
centos-preinstalled/systemctl:     file format elf32-littlearm


Disassembly of section .init:

00004a64 <_init@@Base>:
    4a64:	push	{r3, lr}
    4a68:	bl	8bb0 <fputs@plt+0x3598>
    4a6c:	pop	{r3, pc}

Disassembly of section .plt:

00004a70 <sync@plt-0x14>:
    4a70:	push	{lr}		; (str lr, [sp, #-4]!)
    4a74:	ldr	lr, [pc, #4]	; 4a80 <_init@@Base+0x1c>
    4a78:	add	lr, pc, lr
    4a7c:	ldr	pc, [lr, #8]!
    4a80:	andeq	ip, sl, r0, lsl #2

00004a84 <sync@plt>:
    4a84:	add	ip, pc, #0, 12
    4a88:	add	ip, ip, #172, 20	; 0xac000
    4a8c:	ldr	pc, [ip, #256]!	; 0x100

00004a90 <pipe2@plt>:
    4a90:	add	ip, pc, #0, 12
    4a94:	add	ip, ip, #172, 20	; 0xac000
    4a98:	ldr	pc, [ip, #248]!	; 0xf8

00004a9c <qsort@plt>:
    4a9c:	add	ip, pc, #0, 12
    4aa0:	add	ip, ip, #172, 20	; 0xac000
    4aa4:	ldr	pc, [ip, #240]!	; 0xf0

00004aa8 <sigemptyset@plt>:
    4aa8:	add	ip, pc, #0, 12
    4aac:	add	ip, ip, #172, 20	; 0xac000
    4ab0:	ldr	pc, [ip, #232]!	; 0xe8

00004ab4 <strerror@plt>:
    4ab4:	add	ip, pc, #0, 12
    4ab8:	add	ip, ip, #172, 20	; 0xac000
    4abc:	ldr	pc, [ip, #224]!	; 0xe0

00004ac0 <fileno@plt>:
    4ac0:	add	ip, pc, #0, 12
    4ac4:	add	ip, ip, #172, 20	; 0xac000
    4ac8:	ldr	pc, [ip, #216]!	; 0xd8

00004acc <mkdir@plt>:
    4acc:	add	ip, pc, #0, 12
    4ad0:	add	ip, ip, #172, 20	; 0xac000
    4ad4:	ldr	pc, [ip, #208]!	; 0xd0

00004ad8 <reboot@plt>:
    4ad8:	add	ip, pc, #0, 12
    4adc:	add	ip, ip, #172, 20	; 0xac000
    4ae0:	ldr	pc, [ip, #200]!	; 0xc8

00004ae4 <updwtmpx@plt>:
    4ae4:	add	ip, pc, #0, 12
    4ae8:	add	ip, ip, #172, 20	; 0xac000
    4aec:	ldr	pc, [ip, #192]!	; 0xc0

00004af0 <localtime_r@plt>:
    4af0:	add	ip, pc, #0, 12
    4af4:	add	ip, ip, #172, 20	; 0xac000
    4af8:	ldr	pc, [ip, #184]!	; 0xb8

00004afc <geteuid@plt>:
    4afc:	add	ip, pc, #0, 12
    4b00:	add	ip, ip, #172, 20	; 0xac000
    4b04:	ldr	pc, [ip, #176]!	; 0xb0

00004b08 <abort@plt>:
    4b08:	add	ip, pc, #0, 12
    4b0c:	add	ip, ip, #172, 20	; 0xac000
    4b10:	ldr	pc, [ip, #168]!	; 0xa8

00004b14 <connect@plt>:
    4b14:	add	ip, pc, #0, 12
    4b18:	add	ip, ip, #172, 20	; 0xac000
    4b1c:	ldr	pc, [ip, #160]!	; 0xa0

00004b20 <__gcc_personality_v0@plt>:
    4b20:	add	ip, pc, #0, 12
    4b24:	add	ip, ip, #172, 20	; 0xac000
    4b28:	ldr	pc, [ip, #152]!	; 0x98

00004b2c <getsockname@plt>:
    4b2c:	add	ip, pc, #0, 12
    4b30:	add	ip, ip, #172, 20	; 0xac000
    4b34:	ldr	pc, [ip, #144]!	; 0x90

00004b38 <srand@plt>:
    4b38:	add	ip, pc, #0, 12
    4b3c:	add	ip, ip, #172, 20	; 0xac000
    4b40:	ldr	pc, [ip, #136]!	; 0x88

00004b44 <statfs64@plt>:
    4b44:	add	ip, pc, #0, 12
    4b48:	add	ip, ip, #172, 20	; 0xac000
    4b4c:	ldr	pc, [ip, #128]!	; 0x80

00004b50 <setgroups@plt>:
    4b50:	add	ip, pc, #0, 12
    4b54:	add	ip, ip, #172, 20	; 0xac000
    4b58:	ldr	pc, [ip, #120]!	; 0x78

00004b5c <localtime@plt>:
    4b5c:	add	ip, pc, #0, 12
    4b60:	add	ip, ip, #172, 20	; 0xac000
    4b64:	ldr	pc, [ip, #112]!	; 0x70

00004b68 <signalfd@plt>:
    4b68:	add	ip, pc, #0, 12
    4b6c:	add	ip, ip, #172, 20	; 0xac000
    4b70:	ldr	pc, [ip, #104]!	; 0x68

00004b74 <opendir@plt>:
    4b74:	add	ip, pc, #0, 12
    4b78:	add	ip, ip, #172, 20	; 0xac000
    4b7c:	ldr	pc, [ip, #96]!	; 0x60

00004b80 <memcmp@plt>:
    4b80:	add	ip, pc, #0, 12
    4b84:	add	ip, ip, #172, 20	; 0xac000
    4b88:	ldr	pc, [ip, #88]!	; 0x58

00004b8c <getauxval@plt>:
    4b8c:	add	ip, pc, #0, 12
    4b90:	add	ip, ip, #172, 20	; 0xac000
    4b94:	ldr	pc, [ip, #80]!	; 0x50

00004b98 <security_getenforce@plt>:
    4b98:	add	ip, pc, #0, 12
    4b9c:	add	ip, ip, #172, 20	; 0xac000
    4ba0:	ldr	pc, [ip, #72]!	; 0x48

00004ba4 <sysconf@plt>:
    4ba4:	add	ip, pc, #0, 12
    4ba8:	add	ip, ip, #172, 20	; 0xac000
    4bac:	ldr	pc, [ip, #64]!	; 0x40

00004bb0 <__libc_current_sigrtmin@plt>:
    4bb0:	add	ip, pc, #0, 12
    4bb4:	add	ip, ip, #172, 20	; 0xac000
    4bb8:	ldr	pc, [ip, #56]!	; 0x38

00004bbc <clock_gettime@plt>:
    4bbc:	add	ip, pc, #0, 12
    4bc0:	add	ip, ip, #172, 20	; 0xac000
    4bc4:	ldr	pc, [ip, #48]!	; 0x30

00004bc8 <__libc_start_main@plt>:
    4bc8:	add	ip, pc, #0, 12
    4bcc:	add	ip, ip, #172, 20	; 0xac000
    4bd0:	ldr	pc, [ip, #40]!	; 0x28

00004bd4 <mremap@plt>:
    4bd4:	add	ip, pc, #0, 12
    4bd8:	add	ip, ip, #172, 20	; 0xac000
    4bdc:	ldr	pc, [ip, #32]!

00004be0 <gcry_check_version@plt>:
    4be0:	add	ip, pc, #0, 12
    4be4:	add	ip, ip, #172, 20	; 0xac000
    4be8:	ldr	pc, [ip, #24]!

00004bec <__openat64_2@plt>:
    4bec:	add	ip, pc, #0, 12
    4bf0:	add	ip, ip, #172, 20	; 0xac000
    4bf4:	ldr	pc, [ip, #16]!

00004bf8 <sendfile64@plt>:
    4bf8:	add	ip, pc, #0, 12
    4bfc:	add	ip, ip, #172, 20	; 0xac000
    4c00:	ldr	pc, [ip, #8]!

00004c04 <__rawmemchr@plt>:
    4c04:	add	ip, pc, #0, 12
    4c08:	add	ip, ip, #172, 20	; 0xac000
    4c0c:	ldr	pc, [ip, #0]!

00004c10 <__gmon_start__@plt>:
    4c10:	add	ip, pc, #0, 12
    4c14:	add	ip, ip, #700416	; 0xab000
    4c18:	ldr	pc, [ip, #4088]!	; 0xff8

00004c1c <splice@plt>:
    4c1c:	add	ip, pc, #0, 12
    4c20:	add	ip, ip, #700416	; 0xab000
    4c24:	ldr	pc, [ip, #4080]!	; 0xff0

00004c28 <utmpxname@plt>:
    4c28:	add	ip, pc, #0, 12
    4c2c:	add	ip, ip, #700416	; 0xab000
    4c30:	ldr	pc, [ip, #4072]!	; 0xfe8

00004c34 <selabel_lookup_raw@plt>:
    4c34:	add	ip, pc, #0, 12
    4c38:	add	ip, ip, #700416	; 0xab000
    4c3c:	ldr	pc, [ip, #4064]!	; 0xfe0

00004c40 <socketpair@plt>:
    4c40:	add	ip, pc, #0, 12
    4c44:	add	ip, ip, #700416	; 0xab000
    4c48:	ldr	pc, [ip, #4056]!	; 0xfd8

00004c4c <rename@plt>:
    4c4c:	add	ip, pc, #0, 12
    4c50:	add	ip, ip, #700416	; 0xab000
    4c54:	ldr	pc, [ip, #4048]!	; 0xfd0

00004c58 <strncpy@plt>:
    4c58:	add	ip, pc, #0, 12
    4c5c:	add	ip, ip, #700416	; 0xab000
    4c60:	ldr	pc, [ip, #4040]!	; 0xfc8

00004c64 <fclose@plt>:
    4c64:	add	ip, pc, #0, 12
    4c68:	add	ip, ip, #700416	; 0xab000
    4c6c:	ldr	pc, [ip, #4032]!	; 0xfc0

00004c70 <fgets@plt>:
    4c70:	add	ip, pc, #0, 12
    4c74:	add	ip, ip, #700416	; 0xab000
    4c78:	ldr	pc, [ip, #4024]!	; 0xfb8

00004c7c <recv@plt>:
    4c7c:	add	ip, pc, #0, 12
    4c80:	add	ip, ip, #700416	; 0xab000
    4c84:	ldr	pc, [ip, #4016]!	; 0xfb0

00004c88 <getenv@plt>:
    4c88:	add	ip, pc, #0, 12
    4c8c:	add	ip, ip, #700416	; 0xab000
    4c90:	ldr	pc, [ip, #4008]!	; 0xfa8

00004c94 <__printf_chk@plt>:
    4c94:	add	ip, pc, #0, 12
    4c98:	add	ip, ip, #700416	; 0xab000
    4c9c:	ldr	pc, [ip, #4000]!	; 0xfa0

00004ca0 <waitid@plt>:
    4ca0:	add	ip, pc, #0, 12
    4ca4:	add	ip, ip, #700416	; 0xab000
    4ca8:	ldr	pc, [ip, #3992]!	; 0xf98

00004cac <_IO_getc@plt>:
    4cac:	add	ip, pc, #0, 12
    4cb0:	add	ip, ip, #700416	; 0xab000
    4cb4:	ldr	pc, [ip, #3984]!	; 0xf90

00004cb8 <strchr@plt>:
    4cb8:	add	ip, pc, #0, 12
    4cbc:	add	ip, ip, #700416	; 0xab000
    4cc0:	ldr	pc, [ip, #3976]!	; 0xf88

00004cc4 <get_current_dir_name@plt>:
    4cc4:	add	ip, pc, #0, 12
    4cc8:	add	ip, ip, #700416	; 0xab000
    4ccc:	ldr	pc, [ip, #3968]!	; 0xf80

00004cd0 <putchar@plt>:
    4cd0:	add	ip, pc, #0, 12
    4cd4:	add	ip, ip, #700416	; 0xab000
    4cd8:	ldr	pc, [ip, #3960]!	; 0xf78

00004cdc <flistxattr@plt>:
    4cdc:	add	ip, pc, #0, 12
    4ce0:	add	ip, ip, #700416	; 0xab000
    4ce4:	ldr	pc, [ip, #3952]!	; 0xf70

00004ce8 <strcasecmp@plt>:
    4ce8:	add	ip, pc, #0, 12
    4cec:	add	ip, ip, #700416	; 0xab000
    4cf0:	ldr	pc, [ip, #3944]!	; 0xf68

00004cf4 <dirname@plt>:
    4cf4:	add	ip, pc, #0, 12
    4cf8:	add	ip, ip, #700416	; 0xab000
    4cfc:	ldr	pc, [ip, #3936]!	; 0xf60

00004d00 <freecon@plt>:
    4d00:	add	ip, pc, #0, 12
    4d04:	add	ip, ip, #700416	; 0xab000
    4d08:	ldr	pc, [ip, #3928]!	; 0xf58

00004d0c <fchown@plt>:
    4d0c:	add	ip, pc, #0, 12
    4d10:	add	ip, ip, #700416	; 0xab000
    4d14:	ldr	pc, [ip, #3920]!	; 0xf50

00004d18 <calloc@plt>:
    4d18:	add	ip, pc, #0, 12
    4d1c:	add	ip, ip, #700416	; 0xab000
    4d20:	ldr	pc, [ip, #3912]!	; 0xf48

00004d24 <memalign@plt>:
    4d24:	add	ip, pc, #0, 12
    4d28:	add	ip, ip, #700416	; 0xab000
    4d2c:	ldr	pc, [ip, #3904]!	; 0xf40

00004d30 <__uflow@plt>:
    4d30:	add	ip, pc, #0, 12
    4d34:	add	ip, ip, #700416	; 0xab000
    4d38:	ldr	pc, [ip, #3896]!	; 0xf38

00004d3c <stpcpy@plt>:
    4d3c:	add	ip, pc, #0, 12
    4d40:	add	ip, ip, #700416	; 0xab000
    4d44:	ldr	pc, [ip, #3888]!	; 0xf30

00004d48 <mktime@plt>:
    4d48:	add	ip, pc, #0, 12
    4d4c:	add	ip, ip, #700416	; 0xab000
    4d50:	ldr	pc, [ip, #3880]!	; 0xf28

00004d54 <memset@plt>:
    4d54:	add	ip, pc, #0, 12
    4d58:	add	ip, ip, #700416	; 0xab000
    4d5c:	ldr	pc, [ip, #3872]!	; 0xf20

00004d60 <uname@plt>:
    4d60:	add	ip, pc, #0, 12
    4d64:	add	ip, ip, #700416	; 0xab000
    4d68:	ldr	pc, [ip, #3864]!	; 0xf18

00004d6c <endutxent@plt>:
    4d6c:	add	ip, pc, #0, 12
    4d70:	add	ip, ip, #700416	; 0xab000
    4d74:	ldr	pc, [ip, #3856]!	; 0xf10

00004d78 <freeaddrinfo@plt>:
    4d78:	add	ip, pc, #0, 12
    4d7c:	add	ip, ip, #700416	; 0xab000
    4d80:	ldr	pc, [ip, #3848]!	; 0xf08

00004d84 <strrchr@plt>:
    4d84:	add	ip, pc, #0, 12
    4d88:	add	ip, ip, #700416	; 0xab000
    4d8c:	ldr	pc, [ip, #3840]!	; 0xf00

00004d90 <fsync@plt>:
    4d90:	add	ip, pc, #0, 12
    4d94:	add	ip, ip, #700416	; 0xab000
    4d98:	ldr	pc, [ip, #3832]!	; 0xef8

00004d9c <execvp@plt>:
    4d9c:	add	ip, pc, #0, 12
    4da0:	add	ip, ip, #700416	; 0xab000
    4da4:	ldr	pc, [ip, #3824]!	; 0xef0

00004da8 <strerror_r@plt>:
    4da8:	add	ip, pc, #0, 12
    4dac:	add	ip, ip, #700416	; 0xab000
    4db0:	ldr	pc, [ip, #3816]!	; 0xee8

00004db4 <__ppoll_chk@plt>:
    4db4:	add	ip, pc, #0, 12
    4db8:	add	ip, ip, #700416	; 0xab000
    4dbc:	ldr	pc, [ip, #3808]!	; 0xee0

00004dc0 <strtoll@plt>:
    4dc0:	add	ip, pc, #0, 12
    4dc4:	add	ip, ip, #700416	; 0xab000
    4dc8:	ldr	pc, [ip, #3800]!	; 0xed8

00004dcc <open_memstream@plt>:
    4dcc:	add	ip, pc, #0, 12
    4dd0:	add	ip, ip, #700416	; 0xab000
    4dd4:	ldr	pc, [ip, #3792]!	; 0xed0

00004dd8 <__strndup@plt>:
    4dd8:	add	ip, pc, #0, 12
    4ddc:	add	ip, ip, #700416	; 0xab000
    4de0:	ldr	pc, [ip, #3784]!	; 0xec8

00004de4 <execlp@plt>:
    4de4:	add	ip, pc, #0, 12
    4de8:	add	ip, ip, #700416	; 0xab000
    4dec:	ldr	pc, [ip, #3776]!	; 0xec0

00004df0 <ppoll@plt>:
    4df0:	add	ip, pc, #0, 12
    4df4:	add	ip, ip, #700416	; 0xab000
    4df8:	ldr	pc, [ip, #3768]!	; 0xeb8

00004dfc <__fxstat64@plt>:
    4dfc:	add	ip, pc, #0, 12
    4e00:	add	ip, ip, #700416	; 0xab000
    4e04:	ldr	pc, [ip, #3760]!	; 0xeb0

00004e08 <writev@plt>:
    4e08:	add	ip, pc, #0, 12
    4e0c:	add	ip, ip, #700416	; 0xab000
    4e10:	ldr	pc, [ip, #3752]!	; 0xea8

00004e14 <canonicalize_file_name@plt>:
    4e14:	add	ip, pc, #0, 12
    4e18:	add	ip, ip, #700416	; 0xab000
    4e1c:	ldr	pc, [ip, #3744]!	; 0xea0

00004e20 <usleep@plt>:
    4e20:	add	ip, pc, #0, 12
    4e24:	add	ip, ip, #700416	; 0xab000
    4e28:	ldr	pc, [ip, #3736]!	; 0xe98

00004e2c <_exit@plt>:
    4e2c:	add	ip, pc, #0, 12
    4e30:	add	ip, ip, #700416	; 0xab000
    4e34:	ldr	pc, [ip, #3728]!	; 0xe90

00004e38 <funlockfile@plt>:
    4e38:	add	ip, pc, #0, 12
    4e3c:	add	ip, ip, #700416	; 0xab000
    4e40:	ldr	pc, [ip, #3720]!	; 0xe88

00004e44 <getuid@plt>:
    4e44:	add	ip, pc, #0, 12
    4e48:	add	ip, ip, #700416	; 0xab000
    4e4c:	ldr	pc, [ip, #3712]!	; 0xe80

00004e50 <strtoull@plt>:
    4e50:	add	ip, pc, #0, 12
    4e54:	add	ip, ip, #700416	; 0xab000
    4e58:	ldr	pc, [ip, #3704]!	; 0xe78

00004e5c <free@plt>:
    4e5c:	add	ip, pc, #0, 12
    4e60:	add	ip, ip, #700416	; 0xab000
    4e64:	ldr	pc, [ip, #3696]!	; 0xe70

00004e68 <sendmsg@plt>:
    4e68:	add	ip, pc, #0, 12
    4e6c:	add	ip, ip, #700416	; 0xab000
    4e70:	ldr	pc, [ip, #3688]!	; 0xe68

00004e74 <read@plt>:
    4e74:	add	ip, pc, #0, 12
    4e78:	add	ip, ip, #700416	; 0xab000
    4e7c:	ldr	pc, [ip, #3680]!	; 0xe60

00004e80 <write@plt>:
    4e80:	add	ip, pc, #0, 12
    4e84:	add	ip, ip, #700416	; 0xab000
    4e88:	ldr	pc, [ip, #3672]!	; 0xe58

00004e8c <getopt_long@plt>:
    4e8c:	add	ip, pc, #0, 12
    4e90:	add	ip, ip, #700416	; 0xab000
    4e94:	ldr	pc, [ip, #3664]!	; 0xe50

00004e98 <secure_getenv@plt>:
    4e98:	add	ip, pc, #0, 12
    4e9c:	add	ip, ip, #700416	; 0xab000
    4ea0:	ldr	pc, [ip, #3656]!	; 0xe48

00004ea4 <access@plt>:
    4ea4:	add	ip, pc, #0, 12
    4ea8:	add	ip, ip, #700416	; 0xab000
    4eac:	ldr	pc, [ip, #3648]!	; 0xe40

00004eb0 <openat64@plt>:
    4eb0:	add	ip, pc, #0, 12
    4eb4:	add	ip, ip, #700416	; 0xab000
    4eb8:	ldr	pc, [ip, #3640]!	; 0xe38

00004ebc <__asprintf_chk@plt>:
    4ebc:	add	ip, pc, #0, 12
    4ec0:	add	ip, ip, #700416	; 0xab000
    4ec4:	ldr	pc, [ip, #3632]!	; 0xe30

00004ec8 <getrlimit64@plt>:
    4ec8:	add	ip, pc, #0, 12
    4ecc:	add	ip, ip, #700416	; 0xab000
    4ed0:	ldr	pc, [ip, #3624]!	; 0xe28

00004ed4 <bsearch@plt>:
    4ed4:	add	ip, pc, #0, 12
    4ed8:	add	ip, ip, #700416	; 0xab000
    4edc:	ldr	pc, [ip, #3616]!	; 0xe20

00004ee0 <__memcpy_chk@plt>:
    4ee0:	add	ip, pc, #0, 12
    4ee4:	add	ip, ip, #700416	; 0xab000
    4ee8:	ldr	pc, [ip, #3608]!	; 0xe18

00004eec <tcgetattr@plt>:
    4eec:	add	ip, pc, #0, 12
    4ef0:	add	ip, ip, #700416	; 0xab000
    4ef4:	ldr	pc, [ip, #3600]!	; 0xe10

00004ef8 <symlink@plt>:
    4ef8:	add	ip, pc, #0, 12
    4efc:	add	ip, ip, #700416	; 0xab000
    4f00:	ldr	pc, [ip, #3592]!	; 0xe08

00004f04 <pthread_mutex_unlock@plt>:
    4f04:	add	ip, pc, #0, 12
    4f08:	add	ip, ip, #700416	; 0xab000
    4f0c:	ldr	pc, [ip, #3584]!	; 0xe00

00004f10 <strchrnul@plt>:
    4f10:	add	ip, pc, #0, 12
    4f14:	add	ip, ip, #700416	; 0xab000
    4f18:	ldr	pc, [ip, #3576]!	; 0xdf8

00004f1c <socket@plt>:
    4f1c:	add	ip, pc, #0, 12
    4f20:	add	ip, ip, #700416	; 0xab000
    4f24:	ldr	pc, [ip, #3568]!	; 0xdf0

00004f28 <execl@plt>:
    4f28:	add	ip, pc, #0, 12
    4f2c:	add	ip, ip, #700416	; 0xab000
    4f30:	ldr	pc, [ip, #3560]!	; 0xde8

00004f34 <umask@plt>:
    4f34:	add	ip, pc, #0, 12
    4f38:	add	ip, ip, #700416	; 0xab000
    4f3c:	ldr	pc, [ip, #3552]!	; 0xde0

00004f40 <gcry_md_ctl@plt>:
    4f40:	add	ip, pc, #0, 12
    4f44:	add	ip, ip, #700416	; 0xab000
    4f48:	ldr	pc, [ip, #3544]!	; 0xdd8

00004f4c <getaddrinfo@plt>:
    4f4c:	add	ip, pc, #0, 12
    4f50:	add	ip, ip, #700416	; 0xab000
    4f54:	ldr	pc, [ip, #3536]!	; 0xdd0

00004f58 <fflush@plt>:
    4f58:	add	ip, pc, #0, 12
    4f5c:	add	ip, ip, #700416	; 0xab000
    4f60:	ldr	pc, [ip, #3528]!	; 0xdc8

00004f64 <name_to_handle_at@plt>:
    4f64:	add	ip, pc, #0, 12
    4f68:	add	ip, ip, #700416	; 0xab000
    4f6c:	ldr	pc, [ip, #3520]!	; 0xdc0

00004f70 <ioctl@plt>:
    4f70:	add	ip, pc, #0, 12
    4f74:	add	ip, ip, #700416	; 0xab000
    4f78:	ldr	pc, [ip, #3512]!	; 0xdb8

00004f7c <isatty@plt>:
    4f7c:	add	ip, pc, #0, 12
    4f80:	add	ip, ip, #700416	; 0xab000
    4f84:	ldr	pc, [ip, #3504]!	; 0xdb0

00004f88 <readlinkat@plt>:
    4f88:	add	ip, pc, #0, 12
    4f8c:	add	ip, ip, #700416	; 0xab000
    4f90:	ldr	pc, [ip, #3496]!	; 0xda8

00004f94 <flockfile@plt>:
    4f94:	add	ip, pc, #0, 12
    4f98:	add	ip, ip, #700416	; 0xab000
    4f9c:	ldr	pc, [ip, #3488]!	; 0xda0

00004fa0 <LZ4_decompress_safe_partial@plt>:
    4fa0:	add	ip, pc, #0, 12
    4fa4:	add	ip, ip, #700416	; 0xab000
    4fa8:	ldr	pc, [ip, #3480]!	; 0xd98

00004fac <mempcpy@plt>:
    4fac:	add	ip, pc, #0, 12
    4fb0:	add	ip, ip, #700416	; 0xab000
    4fb4:	ldr	pc, [ip, #3472]!	; 0xd90

00004fb8 <pthread_mutex_lock@plt>:
    4fb8:	add	ip, pc, #0, 12
    4fbc:	add	ip, ip, #700416	; 0xab000
    4fc0:	ldr	pc, [ip, #3464]!	; 0xd88

00004fc4 <strlen@plt>:
    4fc4:	add	ip, pc, #0, 12
    4fc8:	add	ip, ip, #700416	; 0xab000
    4fcc:	ldr	pc, [ip, #3456]!	; 0xd80

00004fd0 <sscanf@plt>:
    4fd0:	add	ip, pc, #0, 12
    4fd4:	add	ip, ip, #700416	; 0xab000
    4fd8:	ldr	pc, [ip, #3448]!	; 0xd78

00004fdc <getutxid@plt>:
    4fdc:	add	ip, pc, #0, 12
    4fe0:	add	ip, ip, #700416	; 0xab000
    4fe4:	ldr	pc, [ip, #3440]!	; 0xd70

00004fe8 <unlink@plt>:
    4fe8:	add	ip, pc, #0, 12
    4fec:	add	ip, ip, #700416	; 0xab000
    4ff0:	ldr	pc, [ip, #3432]!	; 0xd68

00004ff4 <fstatfs64@plt>:
    4ff4:	add	ip, pc, #0, 12
    4ff8:	add	ip, ip, #700416	; 0xab000
    4ffc:	ldr	pc, [ip, #3424]!	; 0xd60

00005000 <strtoul@plt>:
    5000:	add	ip, pc, #0, 12
    5004:	add	ip, ip, #700416	; 0xab000
    5008:	ldr	pc, [ip, #3416]!	; 0xd58

0000500c <execv@plt>:
    500c:	add	ip, pc, #0, 12
    5010:	add	ip, ip, #700416	; 0xab000
    5014:	ldr	pc, [ip, #3408]!	; 0xd50

00005018 <memcpy@plt>:
    5018:	add	ip, pc, #0, 12
    501c:	add	ip, ip, #700416	; 0xab000
    5020:	ldr	pc, [ip, #3400]!	; 0xd48

00005024 <setlocale@plt>:
    5024:	add	ip, pc, #0, 12
    5028:	add	ip, ip, #700416	; 0xab000
    502c:	ldr	pc, [ip, #3392]!	; 0xd40

00005030 <gcry_control@plt>:
    5030:	add	ip, pc, #0, 12
    5034:	add	ip, ip, #700416	; 0xab000
    5038:	ldr	pc, [ip, #3384]!	; 0xd38

0000503c <fopen64@plt>:
    503c:	add	ip, pc, #0, 12
    5040:	add	ip, ip, #700416	; 0xab000
    5044:	ldr	pc, [ip, #3376]!	; 0xd30

00005048 <getpwuid@plt>:
    5048:	add	ip, pc, #0, 12
    504c:	add	ip, ip, #700416	; 0xab000
    5050:	ldr	pc, [ip, #3368]!	; 0xd28

00005054 <setresgid@plt>:
    5054:	add	ip, pc, #0, 12
    5058:	add	ip, ip, #700416	; 0xab000
    505c:	ldr	pc, [ip, #3360]!	; 0xd20

00005060 <is_selinux_enabled@plt>:
    5060:	add	ip, pc, #0, 12
    5064:	add	ip, ip, #700416	; 0xab000
    5068:	ldr	pc, [ip, #3352]!	; 0xd18

0000506c <gcry_md_write@plt>:
    506c:	add	ip, pc, #0, 12
    5070:	add	ip, ip, #700416	; 0xab000
    5074:	ldr	pc, [ip, #3344]!	; 0xd10

00005078 <feof@plt>:
    5078:	add	ip, pc, #0, 12
    507c:	add	ip, ip, #700416	; 0xab000
    5080:	ldr	pc, [ip, #3336]!	; 0xd08

00005084 <getppid@plt>:
    5084:	add	ip, pc, #0, 12
    5088:	add	ip, ip, #700416	; 0xab000
    508c:	ldr	pc, [ip, #3328]!	; 0xd00

00005090 <strtol@plt>:
    5090:	add	ip, pc, #0, 12
    5094:	add	ip, ip, #700416	; 0xab000
    5098:	ldr	pc, [ip, #3320]!	; 0xcf8

0000509c <sigaddset@plt>:
    509c:	add	ip, pc, #0, 12
    50a0:	add	ip, ip, #700416	; 0xab000
    50a4:	ldr	pc, [ip, #3312]!	; 0xcf0

000050a8 <strcpy@plt>:
    50a8:	add	ip, pc, #0, 12
    50ac:	add	ip, ip, #700416	; 0xab000
    50b0:	ldr	pc, [ip, #3304]!	; 0xce8

000050b4 <chroot@plt>:
    50b4:	add	ip, pc, #0, 12
    50b8:	add	ip, ip, #700416	; 0xab000
    50bc:	ldr	pc, [ip, #3296]!	; 0xce0

000050c0 <__vsnprintf_chk@plt>:
    50c0:	add	ip, pc, #0, 12
    50c4:	add	ip, ip, #700416	; 0xab000
    50c8:	ldr	pc, [ip, #3288]!	; 0xcd8

000050cc <pthread_mutex_destroy@plt>:
    50cc:	add	ip, pc, #0, 12
    50d0:	add	ip, ip, #700416	; 0xab000
    50d4:	ldr	pc, [ip, #3280]!	; 0xcd0

000050d8 <open64@plt>:
    50d8:	add	ip, pc, #0, 12
    50dc:	add	ip, ip, #700416	; 0xab000
    50e0:	ldr	pc, [ip, #3272]!	; 0xcc8

000050e4 <memmem@plt>:
    50e4:	add	ip, pc, #0, 12
    50e8:	add	ip, ip, #700416	; 0xab000
    50ec:	ldr	pc, [ip, #3264]!	; 0xcc0

000050f0 <__vfprintf_chk@plt>:
    50f0:	add	ip, pc, #0, 12
    50f4:	add	ip, ip, #700416	; 0xab000
    50f8:	ldr	pc, [ip, #3256]!	; 0xcb8

000050fc <raise@plt>:
    50fc:	add	ip, pc, #0, 12
    5100:	add	ip, ip, #700416	; 0xab000
    5104:	ldr	pc, [ip, #3248]!	; 0xcb0

00005108 <fgetxattr@plt>:
    5108:	add	ip, pc, #0, 12
    510c:	add	ip, ip, #700416	; 0xab000
    5110:	ldr	pc, [ip, #3240]!	; 0xca8

00005114 <lsetxattr@plt>:
    5114:	add	ip, pc, #0, 12
    5118:	add	ip, ip, #700416	; 0xab000
    511c:	ldr	pc, [ip, #3232]!	; 0xca0

00005120 <pwrite64@plt>:
    5120:	add	ip, pc, #0, 12
    5124:	add	ip, ip, #700416	; 0xab000
    5128:	ldr	pc, [ip, #3224]!	; 0xc98

0000512c <pututxline@plt>:
    512c:	add	ip, pc, #0, 12
    5130:	add	ip, ip, #700416	; 0xab000
    5134:	ldr	pc, [ip, #3216]!	; 0xc90

00005138 <setutxent@plt>:
    5138:	add	ip, pc, #0, 12
    513c:	add	ip, ip, #700416	; 0xab000
    5140:	ldr	pc, [ip, #3208]!	; 0xc88

00005144 <inotify_init1@plt>:
    5144:	add	ip, pc, #0, 12
    5148:	add	ip, ip, #700416	; 0xab000
    514c:	ldr	pc, [ip, #3200]!	; 0xc80

00005150 <__snprintf_chk@plt>:
    5150:	add	ip, pc, #0, 12
    5154:	add	ip, ip, #700416	; 0xab000
    5158:	ldr	pc, [ip, #3192]!	; 0xc78

0000515c <posix_fallocate64@plt>:
    515c:	add	ip, pc, #0, 12
    5160:	add	ip, ip, #700416	; 0xab000
    5164:	ldr	pc, [ip, #3184]!	; 0xc70

00005168 <pthread_mutex_init@plt>:
    5168:	add	ip, pc, #0, 12
    516c:	add	ip, ip, #700416	; 0xab000
    5170:	ldr	pc, [ip, #3176]!	; 0xc68

00005174 <dirfd@plt>:
    5174:	add	ip, pc, #0, 12
    5178:	add	ip, ip, #700416	; 0xab000
    517c:	ldr	pc, [ip, #3168]!	; 0xc60

00005180 <fdopen@plt>:
    5180:	add	ip, pc, #0, 12
    5184:	add	ip, ip, #700416	; 0xab000
    5188:	ldr	pc, [ip, #3160]!	; 0xc58

0000518c <strstr@plt>:
    518c:	add	ip, pc, #0, 12
    5190:	add	ip, ip, #700416	; 0xab000
    5194:	ldr	pc, [ip, #3152]!	; 0xc50

00005198 <LZ4_decompress_safe@plt>:
    5198:	add	ip, pc, #0, 12
    519c:	add	ip, ip, #700416	; 0xab000
    51a0:	ldr	pc, [ip, #3144]!	; 0xc48

000051a4 <close@plt>:
    51a4:	add	ip, pc, #0, 12
    51a8:	add	ip, ip, #700416	; 0xab000
    51ac:	ldr	pc, [ip, #3136]!	; 0xc40

000051b0 <parse_printf_format@plt>:
    51b0:	add	ip, pc, #0, 12
    51b4:	add	ip, ip, #700416	; 0xab000
    51b8:	ldr	pc, [ip, #3128]!	; 0xc38

000051bc <fwrite@plt>:
    51bc:	add	ip, pc, #0, 12
    51c0:	add	ip, ip, #700416	; 0xab000
    51c4:	ldr	pc, [ip, #3120]!	; 0xc30

000051c8 <lzma_code@plt>:
    51c8:	add	ip, pc, #0, 12
    51cc:	add	ip, ip, #700416	; 0xab000
    51d0:	ldr	pc, [ip, #3112]!	; 0xc28

000051d4 <closedir@plt>:
    51d4:	add	ip, pc, #0, 12
    51d8:	add	ip, ip, #700416	; 0xab000
    51dc:	ldr	pc, [ip, #3104]!	; 0xc20

000051e0 <gcry_md_setkey@plt>:
    51e0:	add	ip, pc, #0, 12
    51e4:	add	ip, ip, #700416	; 0xab000
    51e8:	ldr	pc, [ip, #3096]!	; 0xc18

000051ec <__ctype_b_loc@plt>:
    51ec:	add	ip, pc, #0, 12
    51f0:	add	ip, ip, #700416	; 0xab000
    51f4:	ldr	pc, [ip, #3088]!	; 0xc10

000051f8 <__xstat64@plt>:
    51f8:	add	ip, pc, #0, 12
    51fc:	add	ip, ip, #700416	; 0xab000
    5200:	ldr	pc, [ip, #3080]!	; 0xc08

00005204 <gcry_md_close@plt>:
    5204:	add	ip, pc, #0, 12
    5208:	add	ip, ip, #700416	; 0xab000
    520c:	ldr	pc, [ip, #3072]!	; 0xc00

00005210 <malloc@plt>:
    5210:	add	ip, pc, #0, 12
    5214:	add	ip, ip, #700416	; 0xab000
    5218:	ldr	pc, [ip, #3064]!	; 0xbf8

0000521c <__tls_get_addr@plt>:
    521c:	add	ip, pc, #0, 12
    5220:	add	ip, ip, #700416	; 0xab000
    5224:	ldr	pc, [ip, #3056]!	; 0xbf0

00005228 <mmap64@plt>:
    5228:	add	ip, pc, #0, 12
    522c:	add	ip, ip, #700416	; 0xab000
    5230:	ldr	pc, [ip, #3048]!	; 0xbe8

00005234 <sigprocmask@plt>:
    5234:	add	ip, pc, #0, 12
    5238:	add	ip, ip, #700416	; 0xab000
    523c:	ldr	pc, [ip, #3040]!	; 0xbe0

00005240 <nl_langinfo@plt>:
    5240:	add	ip, pc, #0, 12
    5244:	add	ip, ip, #700416	; 0xab000
    5248:	ldr	pc, [ip, #3032]!	; 0xbd8

0000524c <__stack_chk_fail@plt>:
    524c:	add	ip, pc, #0, 12
    5250:	add	ip, ip, #700416	; 0xab000
    5254:	ldr	pc, [ip, #3024]!	; 0xbd0

00005258 <sigaction@plt>:
    5258:	add	ip, pc, #0, 12
    525c:	add	ip, ip, #700416	; 0xab000
    5260:	ldr	pc, [ip, #3016]!	; 0xbc8

00005264 <sigdelset@plt>:
    5264:	add	ip, pc, #0, 12
    5268:	add	ip, ip, #700416	; 0xab000
    526c:	ldr	pc, [ip, #3008]!	; 0xbc0

00005270 <gmtime_r@plt>:
    5270:	add	ip, pc, #0, 12
    5274:	add	ip, ip, #700416	; 0xab000
    5278:	ldr	pc, [ip, #3000]!	; 0xbb8

0000527c <__fprintf_chk@plt>:
    527c:	add	ip, pc, #0, 12
    5280:	add	ip, ip, #700416	; 0xab000
    5284:	ldr	pc, [ip, #2992]!	; 0xbb0

00005288 <poll@plt>:
    5288:	add	ip, pc, #0, 12
    528c:	add	ip, ip, #700416	; 0xab000
    5290:	ldr	pc, [ip, #2984]!	; 0xba8

00005294 <strnlen@plt>:
    5294:	add	ip, pc, #0, 12
    5298:	add	ip, ip, #700416	; 0xab000
    529c:	ldr	pc, [ip, #2976]!	; 0xba0

000052a0 <fstatvfs64@plt>:
    52a0:	add	ip, pc, #0, 12
    52a4:	add	ip, ip, #700416	; 0xab000
    52a8:	ldr	pc, [ip, #2968]!	; 0xb98

000052ac <inotify_rm_watch@plt>:
    52ac:	add	ip, pc, #0, 12
    52b0:	add	ip, ip, #700416	; 0xab000
    52b4:	ldr	pc, [ip, #2960]!	; 0xb90

000052b8 <fputc@plt>:
    52b8:	add	ip, pc, #0, 12
    52bc:	add	ip, ip, #700416	; 0xab000
    52c0:	ldr	pc, [ip, #2952]!	; 0xb88

000052c4 <__libc_current_sigrtmax@plt>:
    52c4:	add	ip, pc, #0, 12
    52c8:	add	ip, ip, #700416	; 0xab000
    52cc:	ldr	pc, [ip, #2944]!	; 0xb80

000052d0 <gcry_md_get_algo_dlen@plt>:
    52d0:	add	ip, pc, #0, 12
    52d4:	add	ip, ip, #700416	; 0xab000
    52d8:	ldr	pc, [ip, #2936]!	; 0xb78

000052dc <rmdir@plt>:
    52dc:	add	ip, pc, #0, 12
    52e0:	add	ip, ip, #700416	; 0xab000
    52e4:	ldr	pc, [ip, #2928]!	; 0xb70

000052e8 <lzma_end@plt>:
    52e8:	add	ip, pc, #0, 12
    52ec:	add	ip, ip, #700416	; 0xab000
    52f0:	ldr	pc, [ip, #2920]!	; 0xb68

000052f4 <gcry_md_copy@plt>:
    52f4:	add	ip, pc, #0, 12
    52f8:	add	ip, ip, #700416	; 0xab000
    52fc:	ldr	pc, [ip, #2912]!	; 0xb60

00005300 <rewinddir@plt>:
    5300:	add	ip, pc, #0, 12
    5304:	add	ip, ip, #700416	; 0xab000
    5308:	ldr	pc, [ip, #2904]!	; 0xb58

0000530c <setfscreatecon@plt>:
    530c:	add	ip, pc, #0, 12
    5310:	add	ip, ip, #700416	; 0xab000
    5314:	ldr	pc, [ip, #2896]!	; 0xb50

00005318 <send@plt>:
    5318:	add	ip, pc, #0, 12
    531c:	add	ip, ip, #700416	; 0xab000
    5320:	ldr	pc, [ip, #2888]!	; 0xb48

00005324 <memmove@plt>:
    5324:	add	ip, pc, #0, 12
    5328:	add	ip, ip, #700416	; 0xab000
    532c:	ldr	pc, [ip, #2880]!	; 0xb40

00005330 <fnmatch@plt>:
    5330:	add	ip, pc, #0, 12
    5334:	add	ip, ip, #700416	; 0xab000
    5338:	ldr	pc, [ip, #2872]!	; 0xb38

0000533c <sigfillset@plt>:
    533c:	add	ip, pc, #0, 12
    5340:	add	ip, ip, #700416	; 0xab000
    5344:	ldr	pc, [ip, #2864]!	; 0xb30

00005348 <dup2@plt>:
    5348:	add	ip, pc, #0, 12
    534c:	add	ip, ip, #700416	; 0xab000
    5350:	ldr	pc, [ip, #2856]!	; 0xb28

00005354 <puts@plt>:
    5354:	add	ip, pc, #0, 12
    5358:	add	ip, ip, #700416	; 0xab000
    535c:	ldr	pc, [ip, #2848]!	; 0xb20

00005360 <strftime@plt>:
    5360:	add	ip, pc, #0, 12
    5364:	add	ip, ip, #700416	; 0xab000
    5368:	ldr	pc, [ip, #2840]!	; 0xb18

0000536c <tcsetattr@plt>:
    536c:	add	ip, pc, #0, 12
    5370:	add	ip, ip, #700416	; 0xab000
    5374:	ldr	pc, [ip, #2832]!	; 0xb10

00005378 <gcry_md_reset@plt>:
    5378:	add	ip, pc, #0, 12
    537c:	add	ip, ip, #700416	; 0xab000
    5380:	ldr	pc, [ip, #2824]!	; 0xb08

00005384 <getpid@plt>:
    5384:	add	ip, pc, #0, 12
    5388:	add	ip, ip, #700416	; 0xab000
    538c:	ldr	pc, [ip, #2816]!	; 0xb00

00005390 <prctl@plt>:
    5390:	add	ip, pc, #0, 12
    5394:	add	ip, ip, #700416	; 0xab000
    5398:	ldr	pc, [ip, #2808]!	; 0xaf8

0000539c <getutxent@plt>:
    539c:	add	ip, pc, #0, 12
    53a0:	add	ip, ip, #700416	; 0xab000
    53a4:	ldr	pc, [ip, #2800]!	; 0xaf0

000053a8 <inotify_add_watch@plt>:
    53a8:	add	ip, pc, #0, 12
    53ac:	add	ip, ip, #700416	; 0xab000
    53b0:	ldr	pc, [ip, #2792]!	; 0xae8

000053b4 <fcntl@plt>:
    53b4:	add	ip, pc, #0, 12
    53b8:	add	ip, ip, #700416	; 0xab000
    53bc:	ldr	pc, [ip, #2784]!	; 0xae0

000053c0 <memrchr@plt>:
    53c0:	add	ip, pc, #0, 12
    53c4:	add	ip, ip, #700416	; 0xab000
    53c8:	ldr	pc, [ip, #2776]!	; 0xad8

000053cc <fork@plt>:
    53cc:	add	ip, pc, #0, 12
    53d0:	add	ip, ip, #700416	; 0xab000
    53d4:	ldr	pc, [ip, #2768]!	; 0xad0

000053d8 <recvmsg@plt>:
    53d8:	add	ip, pc, #0, 12
    53dc:	add	ip, ip, #700416	; 0xab000
    53e0:	ldr	pc, [ip, #2760]!	; 0xac8

000053e4 <rand@plt>:
    53e4:	add	ip, pc, #0, 12
    53e8:	add	ip, ip, #700416	; 0xab000
    53ec:	ldr	pc, [ip, #2752]!	; 0xac0

000053f0 <munmap@plt>:
    53f0:	add	ip, pc, #0, 12
    53f4:	add	ip, ip, #700416	; 0xab000
    53f8:	ldr	pc, [ip, #2744]!	; 0xab8

000053fc <strspn@plt>:
    53fc:	add	ip, pc, #0, 12
    5400:	add	ip, ip, #700416	; 0xab000
    5404:	ldr	pc, [ip, #2736]!	; 0xab0

00005408 <__lxstat64@plt>:
    5408:	add	ip, pc, #0, 12
    540c:	add	ip, ip, #700416	; 0xab000
    5410:	ldr	pc, [ip, #2728]!	; 0xaa8

00005414 <readdir64@plt>:
    5414:	add	ip, pc, #0, 12
    5418:	add	ip, ip, #700416	; 0xab000
    541c:	ldr	pc, [ip, #2720]!	; 0xaa0

00005420 <setns@plt>:
    5420:	add	ip, pc, #0, 12
    5424:	add	ip, ip, #700416	; 0xab000
    5428:	ldr	pc, [ip, #2712]!	; 0xa98

0000542c <snprintf@plt>:
    542c:	add	ip, pc, #0, 12
    5430:	add	ip, ip, #700416	; 0xab000
    5434:	ldr	pc, [ip, #2704]!	; 0xa90

00005438 <strcspn@plt>:
    5438:	add	ip, pc, #0, 12
    543c:	add	ip, ip, #700416	; 0xab000
    5440:	ldr	pc, [ip, #2696]!	; 0xa88

00005444 <__sprintf_chk@plt>:
    5444:	add	ip, pc, #0, 12
    5448:	add	ip, ip, #700416	; 0xab000
    544c:	ldr	pc, [ip, #2688]!	; 0xa80

00005450 <fread@plt>:
    5450:	add	ip, pc, #0, 12
    5454:	add	ip, ip, #700416	; 0xab000
    5458:	ldr	pc, [ip, #2680]!	; 0xa78

0000545c <fchdir@plt>:
    545c:	add	ip, pc, #0, 12
    5460:	add	ip, ip, #700416	; 0xab000
    5464:	ldr	pc, [ip, #2672]!	; 0xa70

00005468 <strncmp@plt>:
    5468:	add	ip, pc, #0, 12
    546c:	add	ip, ip, #700416	; 0xab000
    5470:	ldr	pc, [ip, #2664]!	; 0xa68

00005474 <kill@plt>:
    5474:	add	ip, pc, #0, 12
    5478:	add	ip, ip, #700416	; 0xab000
    547c:	ldr	pc, [ip, #2656]!	; 0xa60

00005480 <ferror@plt>:
    5480:	add	ip, pc, #0, 12
    5484:	add	ip, ip, #700416	; 0xab000
    5488:	ldr	pc, [ip, #2648]!	; 0xa58

0000548c <realloc@plt>:
    548c:	add	ip, pc, #0, 12
    5490:	add	ip, ip, #700416	; 0xab000
    5494:	ldr	pc, [ip, #2640]!	; 0xa50

00005498 <ftruncate64@plt>:
    5498:	add	ip, pc, #0, 12
    549c:	add	ip, ip, #700416	; 0xab000
    54a0:	ldr	pc, [ip, #2632]!	; 0xa48

000054a4 <epoll_ctl@plt>:
    54a4:	add	ip, pc, #0, 12
    54a8:	add	ip, ip, #700416	; 0xab000
    54ac:	ldr	pc, [ip, #2624]!	; 0xa40

000054b0 <_IO_putc@plt>:
    54b0:	add	ip, pc, #0, 12
    54b4:	add	ip, ip, #700416	; 0xab000
    54b8:	ldr	pc, [ip, #2616]!	; 0xa38

000054bc <setrlimit64@plt>:
    54bc:	add	ip, pc, #0, 12
    54c0:	add	ip, ip, #700416	; 0xab000
    54c4:	ldr	pc, [ip, #2608]!	; 0xa30

000054c8 <readv@plt>:
    54c8:	add	ip, pc, #0, 12
    54cc:	add	ip, ip, #700416	; 0xab000
    54d0:	ldr	pc, [ip, #2600]!	; 0xa28

000054d4 <getsockopt@plt>:
    54d4:	add	ip, pc, #0, 12
    54d8:	add	ip, ip, #700416	; 0xab000
    54dc:	ldr	pc, [ip, #2592]!	; 0xa20

000054e0 <pipe@plt>:
    54e0:	add	ip, pc, #0, 12
    54e4:	add	ip, ip, #700416	; 0xab000
    54e8:	ldr	pc, [ip, #2584]!	; 0xa18

000054ec <__strdup@plt>:
    54ec:	add	ip, pc, #0, 12
    54f0:	add	ip, ip, #700416	; 0xab000
    54f4:	ldr	pc, [ip, #2576]!	; 0xa10

000054f8 <_Unwind_Resume@plt>:
    54f8:	add	ip, pc, #0, 12
    54fc:	add	ip, ip, #700416	; 0xab000
    5500:	ldr	pc, [ip, #2568]!	; 0xa08

00005504 <syscall@plt>:
    5504:	add	ip, pc, #0, 12
    5508:	add	ip, ip, #700416	; 0xab000
    550c:	ldr	pc, [ip, #2560]!	; 0xa00

00005510 <setsockopt@plt>:
    5510:	add	ip, pc, #0, 12
    5514:	add	ip, ip, #700416	; 0xab000
    5518:	ldr	pc, [ip, #2552]!	; 0x9f8

0000551c <lzma_stream_decoder@plt>:
    551c:	add	ip, pc, #0, 12
    5520:	add	ip, ip, #700416	; 0xab000
    5524:	ldr	pc, [ip, #2544]!	; 0x9f0

00005528 <setresuid@plt>:
    5528:	add	ip, pc, #0, 12
    552c:	add	ip, ip, #700416	; 0xab000
    5530:	ldr	pc, [ip, #2536]!	; 0x9e8

00005534 <futimens@plt>:
    5534:	add	ip, pc, #0, 12
    5538:	add	ip, ip, #700416	; 0xab000
    553c:	ldr	pc, [ip, #2528]!	; 0x9e0

00005540 <__fxstatat64@plt>:
    5540:	add	ip, pc, #0, 12
    5544:	add	ip, ip, #700416	; 0xab000
    5548:	ldr	pc, [ip, #2520]!	; 0x9d8

0000554c <gcry_md_read@plt>:
    554c:	add	ip, pc, #0, 12
    5550:	add	ip, ip, #700416	; 0xab000
    5554:	ldr	pc, [ip, #2512]!	; 0x9d0

00005558 <memchr@plt>:
    5558:	add	ip, pc, #0, 12
    555c:	add	ip, ip, #700416	; 0xab000
    5560:	ldr	pc, [ip, #2504]!	; 0x9c8

00005564 <fchmod@plt>:
    5564:	add	ip, pc, #0, 12
    5568:	add	ip, ip, #700416	; 0xab000
    556c:	ldr	pc, [ip, #2496]!	; 0x9c0

00005570 <setenv@plt>:
    5570:	add	ip, pc, #0, 12
    5574:	add	ip, ip, #700416	; 0xab000
    5578:	ldr	pc, [ip, #2488]!	; 0x9b8

0000557c <strcmp@plt>:
    557c:	add	ip, pc, #0, 12
    5580:	add	ip, ip, #700416	; 0xab000
    5584:	ldr	pc, [ip, #2480]!	; 0x9b0

00005588 <getpwuid_r@plt>:
    5588:	add	ip, pc, #0, 12
    558c:	add	ip, ip, #700416	; 0xab000
    5590:	ldr	pc, [ip, #2472]!	; 0x9a8

00005594 <dup3@plt>:
    5594:	add	ip, pc, #0, 12
    5598:	add	ip, ip, #700416	; 0xab000
    559c:	ldr	pc, [ip, #2464]!	; 0x9a0

000055a0 <fsetxattr@plt>:
    55a0:	add	ip, pc, #0, 12
    55a4:	add	ip, ip, #700416	; 0xab000
    55a8:	ldr	pc, [ip, #2456]!	; 0x998

000055ac <__vasprintf_chk@plt>:
    55ac:	add	ip, pc, #0, 12
    55b0:	add	ip, ip, #700416	; 0xab000
    55b4:	ldr	pc, [ip, #2448]!	; 0x990

000055b8 <__errno_location@plt>:
    55b8:	add	ip, pc, #0, 12
    55bc:	add	ip, ip, #700416	; 0xab000
    55c0:	ldr	pc, [ip, #2440]!	; 0x988

000055c4 <basename@plt>:
    55c4:	add	ip, pc, #0, 12
    55c8:	add	ip, ip, #700416	; 0xab000
    55cc:	ldr	pc, [ip, #2432]!	; 0x980

000055d0 <ttyname_r@plt>:
    55d0:	add	ip, pc, #0, 12
    55d4:	add	ip, ip, #700416	; 0xab000
    55d8:	ldr	pc, [ip, #2424]!	; 0x978

000055dc <gcry_md_open@plt>:
    55dc:	add	ip, pc, #0, 12
    55e0:	add	ip, ip, #700416	; 0xab000
    55e4:	ldr	pc, [ip, #2416]!	; 0x970

000055e8 <__cxa_finalize@plt>:
    55e8:	add	ip, pc, #0, 12
    55ec:	add	ip, ip, #700416	; 0xab000
    55f0:	ldr	pc, [ip, #2408]!	; 0x968

000055f4 <getpwnam@plt>:
    55f4:	add	ip, pc, #0, 12
    55f8:	add	ip, ip, #700416	; 0xab000
    55fc:	ldr	pc, [ip, #2400]!	; 0x960

00005600 <fscanf@plt>:
    5600:	add	ip, pc, #0, 12
    5604:	add	ip, ip, #700416	; 0xab000
    5608:	ldr	pc, [ip, #2392]!	; 0x958

0000560c <fdopendir@plt>:
    560c:	add	ip, pc, #0, 12
    5610:	add	ip, ip, #700416	; 0xab000
    5614:	ldr	pc, [ip, #2384]!	; 0x950

00005618 <fputs@plt>:
    5618:	add	ip, pc, #0, 12
    561c:	add	ip, ip, #700416	; 0xab000
    5620:	ldr	pc, [ip, #2376]!	; 0x948

Disassembly of section .text:

00005628 <__libc_csu_init@@Base-0x7aeec>:
    5628:	push	{r3, lr}
    562c:	mov	r2, #152	; 0x98
    5630:	ldr	r0, [pc, #20]	; 564c <fputs@plt+0x34>
    5634:	ldr	r1, [pc, #20]	; 5650 <fputs@plt+0x38>
    5638:	ldr	r3, [pc, #20]	; 5654 <fputs@plt+0x3c>
    563c:	add	r0, pc, r0
    5640:	add	r1, pc, r1
    5644:	add	r3, pc, r3
    5648:	bl	76bb0 <fputs@plt+0x71598>
    564c:	ldrdeq	r2, [r8], -r0
    5650:	andeq	fp, r7, r8, lsl #31
    5654:	andeq	fp, r7, r8, ror r1
    5658:	push	{r3, lr}
    565c:	movw	r2, #978	; 0x3d2
    5660:	ldr	r0, [pc, #20]	; 567c <fputs@plt+0x64>
    5664:	ldr	r1, [pc, #20]	; 5680 <fputs@plt+0x68>
    5668:	ldr	r3, [pc, #20]	; 5684 <fputs@plt+0x6c>
    566c:	add	r0, pc, r0
    5670:	add	r1, pc, r1
    5674:	add	r3, pc, r3
    5678:	bl	76bb0 <fputs@plt+0x71598>
    567c:	strdeq	ip, [r7], -r4
    5680:	strdeq	ip, [r7], -r8
    5684:	ldrdeq	r1, [r8], -r8
    5688:	push	{r3, lr}
    568c:	mov	r2, #72	; 0x48
    5690:	ldr	r0, [pc, #20]	; 56ac <fputs@plt+0x94>
    5694:	ldr	r1, [pc, #20]	; 56b0 <fputs@plt+0x98>
    5698:	ldr	r3, [pc, #20]	; 56b4 <fputs@plt+0x9c>
    569c:	add	r0, pc, r0
    56a0:	add	r1, pc, r1
    56a4:	add	r3, pc, r3
    56a8:	bl	76bb0 <fputs@plt+0x71598>
    56ac:	ldrdeq	sp, [r8], -r4
    56b0:	andeq	r7, r8, r0, lsr #5
    56b4:			; <UNDEFINED> instruction: 0x000871b4
    56b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56bc:	cmp	r3, #0
    56c0:	sub	sp, sp, #132	; 0x84
    56c4:	ldr	r7, [pc, #736]	; 59ac <fputs@plt+0x394>
    56c8:	mov	ip, r2
    56cc:	moveq	r4, #1
    56d0:	and	r2, r1, #7
    56d4:	add	r7, pc, r7
    56d8:	ubfx	r1, r1, #3, #7
    56dc:	ldr	lr, [sp, #172]	; 0xac
    56e0:	ldr	r5, [sp, #180]	; 0xb4
    56e4:	beq	56f4 <fputs@plt+0xdc>
    56e8:	ldrb	r4, [r3]
    56ec:	rsbs	r4, r4, #1
    56f0:	movcc	r4, #0
    56f4:	cmp	r4, #0
    56f8:	ldrne	fp, [pc, #688]	; 59b0 <fputs@plt+0x398>
    56fc:	addne	fp, pc, fp
    5700:	ldreq	fp, [pc, #684]	; 59b4 <fputs@plt+0x39c>
    5704:	addeq	fp, pc, fp
    5708:	cmp	r3, #0
    570c:	moveq	r4, #1
    5710:	beq	5720 <fputs@plt+0x108>
    5714:	ldrb	r4, [r3]
    5718:	rsbs	r4, r4, #1
    571c:	movcc	r4, #0
    5720:	cmp	r4, #0
    5724:	streq	r3, [sp, #100]	; 0x64
    5728:	ldrne	r4, [pc, #648]	; 59b8 <fputs@plt+0x3a0>
    572c:	addne	r4, pc, r4
    5730:	strne	r4, [sp, #100]	; 0x64
    5734:	cmp	r3, #0
    5738:	moveq	r3, #1
    573c:	beq	574c <fputs@plt+0x134>
    5740:	ldrb	r3, [r3]
    5744:	rsbs	r3, r3, #1
    5748:	movcc	r3, #0
    574c:	cmp	r3, #0
    5750:	ldrne	r4, [pc, #612]	; 59bc <fputs@plt+0x3a4>
    5754:	addne	r4, pc, r4
    5758:	strne	r4, [sp, #104]	; 0x68
    575c:	ldreq	r4, [pc, #604]	; 59c0 <fputs@plt+0x3a8>
    5760:	addeq	r4, pc, r4
    5764:	streq	r4, [sp, #104]	; 0x68
    5768:	ldr	r4, [sp, #168]	; 0xa8
    576c:	cmp	r4, #0
    5770:	ldrne	r4, [pc, #588]	; 59c4 <fputs@plt+0x3ac>
    5774:	addne	r4, pc, r4
    5778:	strne	r4, [sp, #108]	; 0x6c
    577c:	ldreq	r4, [pc, #580]	; 59c8 <fputs@plt+0x3b0>
    5780:	addeq	r4, pc, r4
    5784:	streq	r4, [sp, #108]	; 0x6c
    5788:	ldr	r3, [sp, #168]	; 0xa8
    578c:	adds	r4, r3, #0
    5790:	movne	r4, #1
    5794:	cmp	r4, #0
    5798:	ldreq	r3, [pc, #556]	; 59cc <fputs@plt+0x3b4>
    579c:	addeq	r3, pc, r3
    57a0:	streq	r3, [sp, #112]	; 0x70
    57a4:	ldrne	r3, [pc, #548]	; 59d0 <fputs@plt+0x3b8>
    57a8:	addne	r3, pc, r3
    57ac:	strne	r3, [sp, #112]	; 0x70
    57b0:	cmp	lr, #0
    57b4:	moveq	r3, #1
    57b8:	beq	57c8 <fputs@plt+0x1b0>
    57bc:	ldrb	r3, [lr]
    57c0:	rsbs	r3, r3, #1
    57c4:	movcc	r3, #0
    57c8:	cmp	r3, #0
    57cc:	ldrne	r3, [pc, #512]	; 59d4 <fputs@plt+0x3bc>
    57d0:	addne	r3, pc, r3
    57d4:	strne	r3, [sp, #116]	; 0x74
    57d8:	ldreq	r3, [pc, #504]	; 59d8 <fputs@plt+0x3c0>
    57dc:	addeq	r3, pc, r3
    57e0:	streq	r3, [sp, #116]	; 0x74
    57e4:	cmp	lr, #0
    57e8:	moveq	r3, #1
    57ec:	beq	57fc <fputs@plt+0x1e4>
    57f0:	ldrb	r3, [lr]
    57f4:	rsbs	r3, r3, #1
    57f8:	movcc	r3, #0
    57fc:	cmp	r3, #0
    5800:	streq	lr, [sp, #120]	; 0x78
    5804:	ldrne	r3, [pc, #464]	; 59dc <fputs@plt+0x3c4>
    5808:	addne	r3, pc, r3
    580c:	strne	r3, [sp, #120]	; 0x78
    5810:	cmp	lr, #0
    5814:	moveq	r3, #1
    5818:	beq	5828 <fputs@plt+0x210>
    581c:	ldrb	r3, [lr]
    5820:	rsbs	r3, r3, #1
    5824:	movcc	r3, #0
    5828:	cmp	r3, #0
    582c:	ldrne	lr, [pc, #428]	; 59e0 <fputs@plt+0x3c8>
    5830:	addne	lr, pc, lr
    5834:	strne	lr, [sp, #124]	; 0x7c
    5838:	ldreq	lr, [pc, #420]	; 59e4 <fputs@plt+0x3cc>
    583c:	addeq	lr, pc, lr
    5840:	streq	lr, [sp, #124]	; 0x7c
    5844:	cmp	ip, #0
    5848:	ldrne	lr, [pc, #408]	; 59e8 <fputs@plt+0x3d0>
    584c:	addne	lr, pc, lr
    5850:	strne	lr, [sp, #88]	; 0x58
    5854:	ldreq	lr, [pc, #400]	; 59ec <fputs@plt+0x3d4>
    5858:	addeq	lr, pc, lr
    585c:	streq	lr, [sp, #88]	; 0x58
    5860:	adds	lr, ip, #0
    5864:	movne	lr, #1
    5868:	cmp	lr, #0
    586c:	ldreq	sl, [pc, #380]	; 59f0 <fputs@plt+0x3d8>
    5870:	addeq	sl, pc, sl
    5874:	ldrne	sl, [pc, #376]	; 59f4 <fputs@plt+0x3dc>
    5878:	addne	sl, pc, sl
    587c:	cmp	r5, #0
    5880:	moveq	r3, #1
    5884:	beq	5894 <fputs@plt+0x27c>
    5888:	ldrb	r3, [r5]
    588c:	rsbs	r3, r3, #1
    5890:	movcc	r3, #0
    5894:	cmp	r3, #0
    5898:	ldreq	r9, [sp, #176]	; 0xb0
    589c:	ldrne	r9, [pc, #340]	; 59f8 <fputs@plt+0x3e0>
    58a0:	addne	r9, pc, r9
    58a4:	cmp	r5, #0
    58a8:	moveq	r3, #1
    58ac:	beq	58bc <fputs@plt+0x2a4>
    58b0:	ldrb	r3, [r5]
    58b4:	rsbs	r3, r3, #1
    58b8:	movcc	r3, #0
    58bc:	cmp	r3, #0
    58c0:	moveq	r8, r5
    58c4:	ldrne	r8, [pc, #304]	; 59fc <fputs@plt+0x3e4>
    58c8:	addne	r8, pc, r8
    58cc:	cmp	r5, #0
    58d0:	moveq	r3, #1
    58d4:	beq	58e4 <fputs@plt+0x2cc>
    58d8:	ldrb	r3, [r5]
    58dc:	rsbs	r3, r3, #1
    58e0:	movcc	r3, #0
    58e4:	cmp	r3, #0
    58e8:	ldrne	r3, [pc, #272]	; 5a00 <fputs@plt+0x3e8>
    58ec:	addne	r3, pc, r3
    58f0:	strne	r3, [sp, #92]	; 0x5c
    58f4:	ldreq	r3, [pc, #264]	; 5a04 <fputs@plt+0x3ec>
    58f8:	addeq	r3, pc, r3
    58fc:	streq	r3, [sp, #92]	; 0x5c
    5900:	str	fp, [sp, #12]
    5904:	mvn	r3, #0
    5908:	ldr	fp, [sp, #100]	; 0x64
    590c:	str	r4, [sp, #28]
    5910:	ldr	r4, [sp, #168]	; 0xa8
    5914:	str	fp, [sp, #16]
    5918:	ldr	fp, [sp, #104]	; 0x68
    591c:	str	r4, [sp, #32]
    5920:	ldr	r4, [sp, #116]	; 0x74
    5924:	str	fp, [sp, #20]
    5928:	ldr	fp, [sp, #108]	; 0x6c
    592c:	str	r4, [sp, #40]	; 0x28
    5930:	str	ip, [sp, #60]	; 0x3c
    5934:	str	fp, [sp, #24]
    5938:	ldr	fp, [sp, #112]	; 0x70
    593c:	ldr	ip, [sp, #92]	; 0x5c
    5940:	ldr	r4, [sp, #124]	; 0x7c
    5944:	str	fp, [sp, #36]	; 0x24
    5948:	ldr	fp, [sp, #120]	; 0x78
    594c:	ldr	r5, [pc, #180]	; 5a08 <fputs@plt+0x3f0>
    5950:	ldr	r6, [pc, #180]	; 5a0c <fputs@plt+0x3f4>
    5954:	str	fp, [sp, #44]	; 0x2c
    5958:	ldr	fp, [sp, #88]	; 0x58
    595c:	add	r6, pc, r6
    5960:	str	r2, [sp, #4]
    5964:	mov	r2, #1
    5968:	str	r1, [sp, #8]
    596c:	mov	r1, #2048	; 0x800
    5970:	str	r4, [sp, #48]	; 0x30
    5974:	str	fp, [sp, #52]	; 0x34
    5978:	str	lr, [sp, #56]	; 0x38
    597c:	str	sl, [sp, #64]	; 0x40
    5980:	str	r9, [sp, #68]	; 0x44
    5984:	str	r8, [sp, #72]	; 0x48
    5988:	str	ip, [sp, #76]	; 0x4c
    598c:	str	r6, [sp]
    5990:	ldr	ip, [r7, r5]
    5994:	ldr	ip, [ip]
    5998:	str	ip, [sp, #80]	; 0x50
    599c:	bl	5150 <__snprintf_chk@plt>
    59a0:	mov	r0, #0
    59a4:	add	sp, sp, #132	; 0x84
    59a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    59ac:	andeq	fp, sl, r4, lsr #9
    59b0:	andeq	r4, r8, r4, lsl #27
    59b4:	andeq	r0, r9, r8, ror #29
    59b8:	andeq	r4, r8, r4, asr sp
    59bc:	andeq	r4, r8, ip, lsr #26
    59c0:	andeq	r4, r8, ip, lsr #26
    59c4:	andeq	r0, r9, r4, lsl #29
    59c8:	andeq	r4, r8, r0, lsl #26
    59cc:	andeq	r4, r8, r4, ror #25
    59d0:	andeq	r4, r8, r4, ror #25
    59d4:			; <UNDEFINED> instruction: 0x00084cb0
    59d8:	andeq	r0, r9, r8, lsr #28
    59dc:	andeq	r4, r8, r8, ror ip
    59e0:	andeq	r4, r8, r0, asr ip
    59e4:	andeq	r4, r8, r0, asr ip
    59e8:	andeq	r0, r9, r8, asr #27
    59ec:	andeq	r4, r8, r8, lsr #24
    59f0:	andeq	r4, r8, r0, lsl ip
    59f4:	andeq	r4, r8, r4, lsl ip
    59f8:	andeq	r4, r8, r0, ror #23
    59fc:			; <UNDEFINED> instruction: 0x00084bb8
    5a00:	muleq	r8, r4, fp
    5a04:	muleq	r8, r4, fp
    5a08:	andeq	r0, r0, r8, asr r4
    5a0c:	andeq	r0, r9, r0, asr #25
    5a10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5a14:	sub	sp, sp, #2144	; 0x860
    5a18:	ldr	lr, [pc, #328]	; 5b68 <fputs@plt+0x550>
    5a1c:	sub	sp, sp, #4
    5a20:	ldr	ip, [pc, #324]	; 5b6c <fputs@plt+0x554>
    5a24:	add	r4, sp, #60	; 0x3c
    5a28:	add	lr, pc, lr
    5a2c:	str	r0, [sp, #20]
    5a30:	ldr	sl, [pc, #312]	; 5b70 <fputs@plt+0x558>
    5a34:	add	r5, sp, #32
    5a38:	ldr	r7, [lr, ip]
    5a3c:	mov	r9, r1
    5a40:	ldr	ip, [sp, #2188]	; 0x88c
    5a44:	mov	r1, #0
    5a48:	mov	r8, r2
    5a4c:	mov	r0, r4
    5a50:	ldr	lr, [r7]
    5a54:	mov	r2, #32
    5a58:	str	ip, [sp, #24]
    5a5c:	add	sl, pc, sl
    5a60:	ldr	ip, [sp, #2192]	; 0x890
    5a64:	str	r3, [sp, #16]
    5a68:	str	lr, [sp, #2140]	; 0x85c
    5a6c:	str	ip, [sp, #28]
    5a70:	ldr	fp, [sp, #2184]	; 0x888
    5a74:	ldr	r6, [sp, #2196]	; 0x894
    5a78:	bl	4d54 <memset@plt>
    5a7c:	mov	r2, #28
    5a80:	mov	r0, r5
    5a84:	mov	r1, #0
    5a88:	bl	4d54 <memset@plt>
    5a8c:	ldr	r2, [sl]
    5a90:	ldr	r3, [sp, #16]
    5a94:	cmp	r2, #0
    5a98:	movlt	r0, #0
    5a9c:	blt	5b48 <fputs@plt+0x530>
    5aa0:	stm	sp, {r3, fp}
    5aa4:	mov	r2, r9
    5aa8:	ldr	r3, [sp, #24]
    5aac:	mov	r9, #1
    5ab0:	ldr	ip, [sp, #28]
    5ab4:	ldr	r1, [sp, #20]
    5ab8:	str	r3, [sp, #8]
    5abc:	mov	r3, r8
    5ac0:	add	r8, sp, #92	; 0x5c
    5ac4:	str	ip, [sp, #12]
    5ac8:	mov	r0, r8
    5acc:	bl	56b8 <fputs@plt+0xa0>
    5ad0:	mov	r0, r8
    5ad4:	str	r8, [sp, #60]	; 0x3c
    5ad8:	bl	4fc4 <strlen@plt>
    5adc:	ldr	r3, [pc, #144]	; 5b74 <fputs@plt+0x55c>
    5ae0:	mov	r2, #8
    5ae4:	str	r6, [sp, #76]	; 0x4c
    5ae8:	add	r3, pc, r3
    5aec:	str	r2, [sp, #72]	; 0x48
    5af0:	str	r3, [sp, #68]	; 0x44
    5af4:	str	r0, [sp, #64]	; 0x40
    5af8:	mov	r0, r6
    5afc:	bl	4fc4 <strlen@plt>
    5b00:	ldr	lr, [pc, #112]	; 5b78 <fputs@plt+0x560>
    5b04:	mov	r1, r5
    5b08:	mov	r2, #16384	; 0x4000
    5b0c:	add	lr, pc, lr
    5b10:	mov	r3, #4
    5b14:	str	r4, [sp, #40]	; 0x28
    5b18:	str	lr, [sp, #84]	; 0x54
    5b1c:	str	r9, [sp, #88]	; 0x58
    5b20:	str	r3, [sp, #44]	; 0x2c
    5b24:	str	r0, [sp, #80]	; 0x50
    5b28:	ldr	r0, [sl]
    5b2c:	bl	4e68 <sendmsg@plt>
    5b30:	cmp	r0, #0
    5b34:	movge	r0, r9
    5b38:	bge	5b48 <fputs@plt+0x530>
    5b3c:	bl	55b8 <__errno_location@plt>
    5b40:	ldr	r0, [r0]
    5b44:	rsb	r0, r0, #0
    5b48:	ldr	r2, [sp, #2140]	; 0x85c
    5b4c:	ldr	r3, [r7]
    5b50:	cmp	r2, r3
    5b54:	beq	5b5c <fputs@plt+0x544>
    5b58:	bl	524c <__stack_chk_fail@plt>
    5b5c:	add	sp, sp, #2144	; 0x860
    5b60:	add	sp, sp, #4
    5b64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5b68:	andeq	fp, sl, r0, asr r1
    5b6c:	andeq	r0, r0, r0, asr #8
    5b70:	andeq	fp, sl, r4, ror #14
    5b74:	muleq	r8, r8, r6
    5b78:	andeq	r4, r8, r0, lsl #19
    5b7c:	push	{r3, lr}
    5b80:	movw	r2, #299	; 0x12b
    5b84:	ldr	r0, [pc, #20]	; 5ba0 <fputs@plt+0x588>
    5b88:	ldr	r1, [pc, #20]	; 5ba4 <fputs@plt+0x58c>
    5b8c:	ldr	r3, [pc, #20]	; 5ba8 <fputs@plt+0x590>
    5b90:	add	r0, pc, r0
    5b94:	add	r1, pc, r1
    5b98:	add	r3, pc, r3
    5b9c:	bl	76bb0 <fputs@plt+0x71598>
    5ba0:	andeq	r0, r9, ip, asr fp
    5ba4:	andeq	r0, r9, r8, lsr #22
    5ba8:	andeq	r0, r9, r0, lsl #20
    5bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5bb0:	sub	sp, sp, #252	; 0xfc
    5bb4:	ldr	ip, [pc, #2076]	; 63d8 <fputs@plt+0xdc0>
    5bb8:	mov	r9, r0
    5bbc:	ldr	r0, [pc, #2072]	; 63dc <fputs@plt+0xdc4>
    5bc0:	add	ip, pc, ip
    5bc4:	str	ip, [sp, #52]	; 0x34
    5bc8:	ldr	ip, [sp, #288]	; 0x120
    5bcc:	str	r2, [sp, #32]
    5bd0:	str	r3, [sp, #36]	; 0x24
    5bd4:	str	ip, [sp, #40]	; 0x28
    5bd8:	ldr	ip, [sp, #52]	; 0x34
    5bdc:	ldr	r6, [sp, #300]	; 0x12c
    5be0:	ldr	r3, [ip, r0]
    5be4:	cmp	r6, #0
    5be8:	ldr	ip, [sp, #292]	; 0x124
    5bec:	ldr	r2, [r3]
    5bf0:	str	ip, [sp, #44]	; 0x2c
    5bf4:	ldr	ip, [sp, #296]	; 0x128
    5bf8:	str	r3, [sp, #60]	; 0x3c
    5bfc:	str	r2, [sp, #244]	; 0xf4
    5c00:	str	ip, [sp, #48]	; 0x30
    5c04:	bne	5c28 <fputs@plt+0x610>
    5c08:	ldr	r0, [pc, #2000]	; 63e0 <fputs@plt+0xdc8>
    5c0c:	movw	r2, #545	; 0x221
    5c10:	ldr	r1, [pc, #1996]	; 63e4 <fputs@plt+0xdcc>
    5c14:	ldr	r3, [pc, #1996]	; 63e8 <fputs@plt+0xdd0>
    5c18:	add	r0, pc, r0
    5c1c:	add	r1, pc, r1
    5c20:	add	r3, pc, r3
    5c24:	bl	76bb0 <fputs@plt+0x71598>
    5c28:	ldr	r3, [pc, #1980]	; 63ec <fputs@plt+0xdd4>
    5c2c:	add	r3, pc, r3
    5c30:	ldr	r3, [r3]
    5c34:	cmp	r3, #9
    5c38:	rsbeq	r0, r1, #0
    5c3c:	beq	63b8 <fputs@plt+0xda0>
    5c40:	tst	r9, #1016	; 0x3f8
    5c44:	bne	5c5c <fputs@plt+0x644>
    5c48:	ldr	r3, [pc, #1952]	; 63f0 <fputs@plt+0xdd8>
    5c4c:	and	r9, r9, #7
    5c50:	add	r3, pc, r3
    5c54:	ldr	r3, [r3]
    5c58:	orr	r9, r9, r3
    5c5c:	eor	ip, r1, r1, asr #31
    5c60:	sub	ip, ip, r1, asr #31
    5c64:	ldr	r7, [pc, #1928]	; 63f4 <fputs@plt+0xddc>
    5c68:	str	ip, [sp, #24]
    5c6c:	mov	sl, r9
    5c70:	ldr	ip, [pc, #1920]	; 63f8 <fputs@plt+0xde0>
    5c74:	add	r7, pc, r7
    5c78:	ldr	fp, [pc, #1916]	; 63fc <fputs@plt+0xde4>
    5c7c:	add	ip, pc, ip
    5c80:	str	ip, [sp, #56]	; 0x38
    5c84:	add	fp, pc, fp
    5c88:	ldr	ip, [pc, #1904]	; 6400 <fputs@plt+0xde8>
    5c8c:	add	ip, pc, ip
    5c90:	str	ip, [sp, #20]
    5c94:	mov	r4, r6
    5c98:	add	r6, r6, #1
    5c9c:	ldrb	r3, [r4]
    5ca0:	cmp	r3, #10
    5ca4:	beq	5c94 <fputs@plt+0x67c>
    5ca8:	cmp	r3, #13
    5cac:	beq	5c94 <fputs@plt+0x67c>
    5cb0:	cmp	r3, #0
    5cb4:	beq	5d70 <fputs@plt+0x758>
    5cb8:	mov	r3, r4
    5cbc:	b	5d8c <fputs@plt+0x774>
    5cc0:	add	r0, sp, #144	; 0x90
    5cc4:	str	ip, [sp, #16]
    5cc8:	str	r0, [sp, #96]	; 0x60
    5ccc:	bl	4fc4 <strlen@plt>
    5cd0:	str	r9, [sp, #104]	; 0x68
    5cd4:	str	r0, [sp, #100]	; 0x64
    5cd8:	mov	r0, r9
    5cdc:	bl	4fc4 <strlen@plt>
    5ce0:	ldr	lr, [sp, #52]	; 0x34
    5ce4:	ldr	r3, [pc, #1816]	; 6404 <fputs@plt+0xdec>
    5ce8:	str	r0, [sp, #108]	; 0x6c
    5cec:	ldr	r3, [lr, r3]
    5cf0:	ldr	r3, [r3]
    5cf4:	mov	r0, r3
    5cf8:	str	r3, [sp, #112]	; 0x70
    5cfc:	bl	4fc4 <strlen@plt>
    5d00:	ldr	ip, [sp, #16]
    5d04:	str	ip, [sp, #120]	; 0x78
    5d08:	str	r0, [sp, #116]	; 0x74
    5d0c:	mov	r0, ip
    5d10:	bl	4fc4 <strlen@plt>
    5d14:	str	r4, [sp, #128]	; 0x80
    5d18:	str	r0, [sp, #124]	; 0x7c
    5d1c:	mov	r0, r4
    5d20:	bl	4fc4 <strlen@plt>
    5d24:	ldr	r3, [pc, #1756]	; 6408 <fputs@plt+0xdf0>
    5d28:	add	r3, pc, r3
    5d2c:	ldrb	r3, [r3]
    5d30:	cmp	r3, #0
    5d34:	str	r0, [sp, #132]	; 0x84
    5d38:	addne	r0, r0, #1
    5d3c:	strne	r0, [sp, #132]	; 0x84
    5d40:	ldr	r0, [fp]
    5d44:	mov	r1, r8
    5d48:	mov	r2, #16384	; 0x4000
    5d4c:	bl	4e68 <sendmsg@plt>
    5d50:	cmp	r0, #0
    5d54:	blt	5f80 <fputs@plt+0x968>
    5d58:	ldr	ip, [sp, #20]
    5d5c:	ldrb	r3, [ip]
    5d60:	cmp	r3, #0
    5d64:	bne	5f98 <fputs@plt+0x980>
    5d68:	cmp	r6, #0
    5d6c:	bne	5c94 <fputs@plt+0x67c>
    5d70:	ldr	ip, [sp, #24]
    5d74:	rsb	r0, ip, #0
    5d78:	b	63b8 <fputs@plt+0xda0>
    5d7c:	cmp	r6, #10
    5d80:	beq	5da0 <fputs@plt+0x788>
    5d84:	cmp	r6, #13
    5d88:	beq	5da0 <fputs@plt+0x788>
    5d8c:	mov	r2, r3
    5d90:	ldrb	r6, [r3], #1
    5d94:	cmp	r6, #0
    5d98:	bne	5d7c <fputs@plt+0x764>
    5d9c:	b	5dac <fputs@plt+0x794>
    5da0:	add	r6, r2, #1
    5da4:	mov	r3, #0
    5da8:	strb	r3, [r2]
    5dac:	ldr	r3, [r7]
    5db0:	cmp	r3, #7
    5db4:	beq	5dc8 <fputs@plt+0x7b0>
    5db8:	sub	r3, r3, #3
    5dbc:	cmp	r3, #1
    5dc0:	movhi	r5, #0
    5dc4:	bhi	5e20 <fputs@plt+0x808>
    5dc8:	ldr	ip, [sp, #40]	; 0x28
    5dcc:	mov	r0, sl
    5dd0:	ldr	r1, [sp, #24]
    5dd4:	ldr	r2, [sp, #32]
    5dd8:	str	ip, [sp]
    5ddc:	ldr	ip, [sp, #44]	; 0x2c
    5de0:	str	r4, [sp, #12]
    5de4:	ldr	r3, [sp, #36]	; 0x24
    5de8:	str	ip, [sp, #4]
    5dec:	ldr	ip, [sp, #48]	; 0x30
    5df0:	str	ip, [sp, #8]
    5df4:	bl	5a10 <fputs@plt+0x3f8>
    5df8:	subs	r5, r0, #0
    5dfc:	bge	5e20 <fputs@plt+0x808>
    5e00:	cmn	r5, #11
    5e04:	beq	5e1c <fputs@plt+0x804>
    5e08:	ldr	ip, [sp, #56]	; 0x38
    5e0c:	ldr	r0, [ip]
    5e10:	bl	65fb8 <fputs@plt+0x609a0>
    5e14:	ldr	ip, [sp, #56]	; 0x38
    5e18:	str	r0, [ip]
    5e1c:	bl	766a4 <fputs@plt+0x7108c>
    5e20:	ldr	r3, [pc, #1508]	; 640c <fputs@plt+0xdf4>
    5e24:	add	r3, pc, r3
    5e28:	ldr	r3, [r3]
    5e2c:	sub	r3, r3, #5
    5e30:	cmp	r3, #1
    5e34:	bhi	6030 <fputs@plt+0xa18>
    5e38:	add	r5, sp, #96	; 0x60
    5e3c:	add	r8, sp, #68	; 0x44
    5e40:	mov	r1, #0
    5e44:	mov	r2, #40	; 0x28
    5e48:	mov	r0, r5
    5e4c:	bl	4d54 <memset@plt>
    5e50:	mov	r2, #28
    5e54:	mov	r0, r8
    5e58:	mov	r1, #0
    5e5c:	bl	4d54 <memset@plt>
    5e60:	ldr	r3, [pc, #1448]	; 6410 <fputs@plt+0xdf8>
    5e64:	mov	r2, #5
    5e68:	str	r5, [sp, #76]	; 0x4c
    5e6c:	add	r3, pc, r3
    5e70:	str	r2, [sp, #80]	; 0x50
    5e74:	ldr	r3, [r3]
    5e78:	cmp	r3, #0
    5e7c:	blt	6038 <fputs@plt+0xa20>
    5e80:	add	ip, sp, #144	; 0x90
    5e84:	ldr	r2, [pc, #1416]	; 6414 <fputs@plt+0xdfc>
    5e88:	mov	r1, #15
    5e8c:	str	sl, [sp, #4]
    5e90:	add	r2, pc, r2
    5e94:	mov	r0, ip
    5e98:	str	r2, [sp]
    5e9c:	mov	r3, r1
    5ea0:	mov	r2, #1
    5ea4:	str	ip, [sp, #28]
    5ea8:	bl	5150 <__snprintf_chk@plt>
    5eac:	cmp	r0, #14
    5eb0:	bls	5ed4 <fputs@plt+0x8bc>
    5eb4:	ldr	r0, [pc, #1372]	; 6418 <fputs@plt+0xe00>
    5eb8:	mov	r2, #392	; 0x188
    5ebc:	ldr	r1, [pc, #1368]	; 641c <fputs@plt+0xe04>
    5ec0:	ldr	r3, [pc, #1368]	; 6420 <fputs@plt+0xe08>
    5ec4:	add	r0, pc, r0
    5ec8:	add	r1, pc, r1
    5ecc:	add	r3, pc, r3
    5ed0:	bl	76bb0 <fputs@plt+0x71598>
    5ed4:	mov	r0, #0
    5ed8:	bl	6ff34 <fputs@plt+0x6a91c>
    5edc:	mov	r3, #0
    5ee0:	movw	r2, #16960	; 0x4240
    5ee4:	movt	r2, #15
    5ee8:	bl	7fb48 <fputs@plt+0x7a530>
    5eec:	add	r3, sp, #248	; 0xf8
    5ef0:	str	r0, [r3, #-184]!	; 0xffffff48
    5ef4:	mov	r0, r3
    5ef8:	bl	4b5c <localtime@plt>
    5efc:	subs	r3, r0, #0
    5f00:	beq	6014 <fputs@plt+0x9fc>
    5f04:	add	r9, sp, #180	; 0xb4
    5f08:	ldr	r2, [pc, #1300]	; 6424 <fputs@plt+0xe0c>
    5f0c:	mov	r1, #64	; 0x40
    5f10:	add	r2, pc, r2
    5f14:	mov	r0, r9
    5f18:	bl	5360 <strftime@plt>
    5f1c:	cmp	r0, #0
    5f20:	beq	6014 <fputs@plt+0x9fc>
    5f24:	bl	5384 <getpid@plt>
    5f28:	add	ip, sp, #160	; 0xa0
    5f2c:	ldr	lr, [pc, #1268]	; 6428 <fputs@plt+0xe10>
    5f30:	mov	r1, #17
    5f34:	mov	r3, r1
    5f38:	mov	r2, #1
    5f3c:	add	lr, pc, lr
    5f40:	str	lr, [sp]
    5f44:	str	ip, [sp, #16]
    5f48:	str	r0, [sp, #4]
    5f4c:	mov	r0, ip
    5f50:	bl	5150 <__snprintf_chk@plt>
    5f54:	ldr	ip, [sp, #16]
    5f58:	cmp	r0, #16
    5f5c:	bls	5cc0 <fputs@plt+0x6a8>
    5f60:	ldr	r0, [pc, #1220]	; 642c <fputs@plt+0xe14>
    5f64:	movw	r2, #402	; 0x192
    5f68:	ldr	r1, [pc, #1216]	; 6430 <fputs@plt+0xe18>
    5f6c:	ldr	r3, [pc, #1216]	; 6434 <fputs@plt+0xe1c>
    5f70:	add	r0, pc, r0
    5f74:	add	r1, pc, r1
    5f78:	add	r3, pc, r3
    5f7c:	bl	76bb0 <fputs@plt+0x71598>
    5f80:	bl	55b8 <__errno_location@plt>
    5f84:	ldr	r5, [r0]
    5f88:	rsb	r5, r5, #0
    5f8c:	cmp	r5, #0
    5f90:	bge	6030 <fputs@plt+0xa18>
    5f94:	b	600c <fputs@plt+0x9f4>
    5f98:	ldr	r1, [sp, #108]	; 0x6c
    5f9c:	ldr	r3, [sp, #100]	; 0x64
    5fa0:	ldr	r2, [sp, #116]	; 0x74
    5fa4:	add	r3, r1, r3
    5fa8:	ldr	r1, [sp, #124]	; 0x7c
    5fac:	add	r3, r3, r2
    5fb0:	ldr	r2, [sp, #132]	; 0x84
    5fb4:	add	r3, r3, r1
    5fb8:	add	r3, r3, r2
    5fbc:	cmp	r0, r3
    5fc0:	bcs	5d68 <fputs@plt+0x750>
    5fc4:	mov	r3, #0
    5fc8:	cmp	r0, #0
    5fcc:	beq	5d40 <fputs@plt+0x728>
    5fd0:	add	r1, r5, r3
    5fd4:	ldr	ip, [r1, #4]
    5fd8:	cmp	ip, r0
    5fdc:	movcc	r2, ip
    5fe0:	movcs	r2, r0
    5fe4:	rsb	ip, r2, ip
    5fe8:	str	ip, [r1, #4]
    5fec:	ldr	r1, [r5, r3]
    5ff0:	rsb	r0, r2, r0
    5ff4:	add	r2, r1, r2
    5ff8:	str	r2, [r5, r3]
    5ffc:	add	r3, r3, #8
    6000:	cmp	r3, #40	; 0x28
    6004:	bne	5fc8 <fputs@plt+0x9b0>
    6008:	b	5d40 <fputs@plt+0x728>
    600c:	cmn	r5, #11
    6010:	beq	6028 <fputs@plt+0xa10>
    6014:	ldr	r5, [pc, #1052]	; 6438 <fputs@plt+0xe20>
    6018:	add	r5, pc, r5
    601c:	ldr	r0, [r5]
    6020:	bl	65fb8 <fputs@plt+0x609a0>
    6024:	str	r0, [r5]
    6028:	bl	766a4 <fputs@plt+0x7108c>
    602c:	b	6038 <fputs@plt+0xa20>
    6030:	cmp	r5, #0
    6034:	bgt	5d68 <fputs@plt+0x750>
    6038:	ldr	r3, [pc, #1020]	; 643c <fputs@plt+0xe24>
    603c:	add	r5, sp, #96	; 0x60
    6040:	add	r3, pc, r3
    6044:	ldr	r3, [r3]
    6048:	sub	r2, r3, #6
    604c:	cmp	r3, #4
    6050:	cmpne	r2, #2
    6054:	bls	6060 <fputs@plt+0xa48>
    6058:	cmp	r3, #2
    605c:	bne	61e8 <fputs@plt+0xbd0>
    6060:	ldr	r8, [pc, #984]	; 6440 <fputs@plt+0xe28>
    6064:	mov	r0, r5
    6068:	mov	r1, #0
    606c:	mov	r2, #40	; 0x28
    6070:	add	r8, pc, r8
    6074:	bl	4d54 <memset@plt>
    6078:	ldr	r3, [r8]
    607c:	cmp	r3, #0
    6080:	blt	61d4 <fputs@plt+0xbbc>
    6084:	ldr	r2, [pc, #952]	; 6444 <fputs@plt+0xe2c>
    6088:	add	r9, sp, #160	; 0xa0
    608c:	mov	r1, #15
    6090:	str	sl, [sp, #4]
    6094:	add	r2, pc, r2
    6098:	mov	r0, r9
    609c:	str	r2, [sp]
    60a0:	mov	r3, r1
    60a4:	mov	r2, #1
    60a8:	bl	5150 <__snprintf_chk@plt>
    60ac:	cmp	r0, #14
    60b0:	bls	60d4 <fputs@plt+0xabc>
    60b4:	ldr	r0, [pc, #908]	; 6448 <fputs@plt+0xe30>
    60b8:	mov	r2, #448	; 0x1c0
    60bc:	ldr	r1, [pc, #904]	; 644c <fputs@plt+0xe34>
    60c0:	ldr	r3, [pc, #904]	; 6450 <fputs@plt+0xe38>
    60c4:	add	r0, pc, r0
    60c8:	add	r1, pc, r1
    60cc:	add	r3, pc, r3
    60d0:	bl	76bb0 <fputs@plt+0x71598>
    60d4:	bl	5384 <getpid@plt>
    60d8:	add	lr, sp, #180	; 0xb4
    60dc:	ldr	ip, [pc, #880]	; 6454 <fputs@plt+0xe3c>
    60e0:	mov	r1, #17
    60e4:	mov	r3, r1
    60e8:	mov	r2, #1
    60ec:	add	ip, pc, ip
    60f0:	str	ip, [sp]
    60f4:	str	lr, [sp, #28]
    60f8:	str	r0, [sp, #4]
    60fc:	mov	r0, lr
    6100:	bl	5150 <__snprintf_chk@plt>
    6104:	cmp	r0, #16
    6108:	bls	612c <fputs@plt+0xb14>
    610c:	ldr	r0, [pc, #836]	; 6458 <fputs@plt+0xe40>
    6110:	movw	r2, #449	; 0x1c1
    6114:	ldr	r1, [pc, #832]	; 645c <fputs@plt+0xe44>
    6118:	ldr	r3, [pc, #832]	; 6460 <fputs@plt+0xe48>
    611c:	add	r0, pc, r0
    6120:	add	r1, pc, r1
    6124:	add	r3, pc, r3
    6128:	bl	76bb0 <fputs@plt+0x71598>
    612c:	mov	r0, r9
    6130:	str	r9, [sp, #96]	; 0x60
    6134:	bl	4fc4 <strlen@plt>
    6138:	ldr	ip, [sp, #52]	; 0x34
    613c:	ldr	r3, [pc, #704]	; 6404 <fputs@plt+0xdec>
    6140:	mov	r9, #1
    6144:	str	r0, [sp, #100]	; 0x64
    6148:	ldr	r3, [ip, r3]
    614c:	ldr	r3, [r3]
    6150:	mov	r0, r3
    6154:	str	r3, [sp, #104]	; 0x68
    6158:	bl	4fc4 <strlen@plt>
    615c:	add	lr, sp, #180	; 0xb4
    6160:	str	lr, [sp, #112]	; 0x70
    6164:	str	r0, [sp, #108]	; 0x6c
    6168:	mov	r0, lr
    616c:	bl	4fc4 <strlen@plt>
    6170:	str	r4, [sp, #120]	; 0x78
    6174:	str	r0, [sp, #116]	; 0x74
    6178:	mov	r0, r4
    617c:	bl	4fc4 <strlen@plt>
    6180:	ldr	r3, [pc, #732]	; 6464 <fputs@plt+0xe4c>
    6184:	mov	r1, r5
    6188:	mov	r2, #5
    618c:	add	r3, pc, r3
    6190:	str	r9, [sp, #132]	; 0x84
    6194:	str	r3, [sp, #128]	; 0x80
    6198:	str	r0, [sp, #124]	; 0x7c
    619c:	ldr	r0, [r8]
    61a0:	bl	4e08 <writev@plt>
    61a4:	cmp	r0, #0
    61a8:	bge	61e0 <fputs@plt+0xbc8>
    61ac:	bl	55b8 <__errno_location@plt>
    61b0:	ldr	r3, [r0]
    61b4:	rsb	r3, r3, #0
    61b8:	cmp	r3, #0
    61bc:	bge	61e4 <fputs@plt+0xbcc>
    61c0:	ldr	r0, [r8]
    61c4:	bl	65fb8 <fputs@plt+0x609a0>
    61c8:	str	r0, [r8]
    61cc:	bl	767b4 <fputs@plt+0x7119c>
    61d0:	b	61e8 <fputs@plt+0xbd0>
    61d4:	mov	r3, #0
    61d8:	cmp	r3, r3
    61dc:	b	61e4 <fputs@plt+0xbcc>
    61e0:	cmp	r9, #0
    61e4:	bne	5d68 <fputs@plt+0x750>
    61e8:	mov	r0, r5
    61ec:	mov	r1, #0
    61f0:	mov	r2, #48	; 0x30
    61f4:	bl	4d54 <memset@plt>
    61f8:	ldr	r3, [pc, #616]	; 6468 <fputs@plt+0xe50>
    61fc:	add	r3, pc, r3
    6200:	ldr	r3, [r3]
    6204:	cmp	r3, #0
    6208:	blt	5d68 <fputs@plt+0x750>
    620c:	ldr	r3, [pc, #600]	; 646c <fputs@plt+0xe54>
    6210:	ldr	r8, [pc, r3]
    6214:	cmp	r8, #1
    6218:	movne	r8, #0
    621c:	bne	6250 <fputs@plt+0xc38>
    6220:	add	r9, sp, #160	; 0xa0
    6224:	ldr	r3, [pc, #580]	; 6470 <fputs@plt+0xe58>
    6228:	mov	r1, r8
    622c:	mov	r2, #15
    6230:	add	r3, pc, r3
    6234:	str	sl, [sp]
    6238:	mov	r0, r9
    623c:	bl	5444 <__sprintf_chk@plt>
    6240:	mov	r0, r9
    6244:	str	r9, [sp, #96]	; 0x60
    6248:	bl	4fc4 <strlen@plt>
    624c:	str	r0, [sp, #100]	; 0x64
    6250:	and	r3, sl, #7
    6254:	cmp	r3, #3
    6258:	movgt	r9, #0
    625c:	ldrle	r3, [pc, #528]	; 6474 <fputs@plt+0xe5c>
    6260:	addle	r3, pc, r3
    6264:	ldrble	r9, [r3]
    6268:	ldr	r3, [pc, #520]	; 6478 <fputs@plt+0xe60>
    626c:	and	r9, r9, #1
    6270:	add	r3, pc, r3
    6274:	ldrb	r3, [r3]
    6278:	cmp	r3, #0
    627c:	beq	62dc <fputs@plt+0xcc4>
    6280:	ldr	ip, [sp, #32]
    6284:	mov	r1, #64	; 0x40
    6288:	ldr	r3, [pc, #492]	; 647c <fputs@plt+0xe64>
    628c:	mov	r2, #1
    6290:	add	lr, r8, r2
    6294:	str	lr, [sp, #28]
    6298:	str	ip, [sp, #4]
    629c:	add	r3, pc, r3
    62a0:	ldr	ip, [sp, #36]	; 0x24
    62a4:	str	r3, [sp]
    62a8:	mov	r3, r1
    62ac:	str	ip, [sp, #8]
    62b0:	add	ip, sp, #180	; 0xb4
    62b4:	str	ip, [sp, #16]
    62b8:	mov	r0, ip
    62bc:	bl	5150 <__snprintf_chk@plt>
    62c0:	ldr	ip, [sp, #16]
    62c4:	str	ip, [r5, r8, lsl #3]
    62c8:	mov	r0, ip
    62cc:	bl	4fc4 <strlen@plt>
    62d0:	add	r3, r5, r8, lsl #3
    62d4:	ldr	r8, [sp, #28]
    62d8:	str	r0, [r3, #4]
    62dc:	cmp	r9, #0
    62e0:	beq	6300 <fputs@plt+0xce8>
    62e4:	ldr	r1, [pc, #404]	; 6480 <fputs@plt+0xe68>
    62e8:	add	r3, r5, r8, lsl #3
    62ec:	mov	r2, #7
    62f0:	add	r1, pc, r1
    62f4:	str	r1, [r5, r8, lsl #3]
    62f8:	add	r8, r8, #1
    62fc:	str	r2, [r3, #4]
    6300:	mov	r0, r4
    6304:	str	r4, [r5, r8, lsl #3]
    6308:	bl	4fc4 <strlen@plt>
    630c:	add	r2, r5, r8, lsl #3
    6310:	cmp	r9, #0
    6314:	add	r3, r8, #1
    6318:	str	r0, [r2, #4]
    631c:	beq	633c <fputs@plt+0xd24>
    6320:	ldr	r0, [pc, #348]	; 6484 <fputs@plt+0xe6c>
    6324:	add	r2, r5, r3, lsl #3
    6328:	mov	r1, #4
    632c:	add	r0, pc, r0
    6330:	str	r0, [r5, r3, lsl #3]
    6334:	add	r3, r8, #2
    6338:	str	r1, [r2, #4]
    633c:	ldr	r8, [pc, #324]	; 6488 <fputs@plt+0xe70>
    6340:	add	ip, r5, r3, lsl #3
    6344:	add	r4, r3, #1
    6348:	ldr	r0, [pc, #316]	; 648c <fputs@plt+0xe74>
    634c:	add	r8, pc, r8
    6350:	mov	r1, r5
    6354:	add	r0, pc, r0
    6358:	mov	r2, r4
    635c:	str	r0, [r5, r3, lsl #3]
    6360:	mov	r3, #1
    6364:	ldr	r0, [r8]
    6368:	str	r3, [ip, #4]
    636c:	bl	4e08 <writev@plt>
    6370:	cmp	r0, #0
    6374:	bge	5d68 <fputs@plt+0x750>
    6378:	bl	55b8 <__errno_location@plt>
    637c:	ldr	r3, [r0]
    6380:	cmp	r3, #5
    6384:	bne	5d68 <fputs@plt+0x750>
    6388:	bl	5384 <getpid@plt>
    638c:	cmp	r0, #1
    6390:	bne	5d68 <fputs@plt+0x750>
    6394:	bl	76820 <fputs@plt+0x71208>
    6398:	bl	767b4 <fputs@plt+0x7119c>
    639c:	ldr	r0, [r8]
    63a0:	cmp	r0, #0
    63a4:	blt	5d68 <fputs@plt+0x750>
    63a8:	mov	r1, r5
    63ac:	mov	r2, r4
    63b0:	bl	4e08 <writev@plt>
    63b4:	b	5d68 <fputs@plt+0x750>
    63b8:	ldr	ip, [sp, #60]	; 0x3c
    63bc:	ldr	r2, [sp, #244]	; 0xf4
    63c0:	ldr	r3, [ip]
    63c4:	cmp	r2, r3
    63c8:	beq	63d0 <fputs@plt+0xdb8>
    63cc:	bl	524c <__stack_chk_fail@plt>
    63d0:	add	sp, sp, #252	; 0xfc
    63d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    63d8:			; <UNDEFINED> instruction: 0x000aafb8
    63dc:	andeq	r0, r0, r0, asr #8
    63e0:			; <UNDEFINED> instruction: 0x00085eb8
    63e4:	andeq	r0, r9, r0, lsr #21
    63e8:	strdeq	r0, [r9], -ip
    63ec:			; <UNDEFINED> instruction: 0x000ab8b8
    63f0:	andeq	fp, sl, ip, asr r5
    63f4:	andeq	fp, sl, r0, ror r8
    63f8:	andeq	fp, sl, r4, asr #10
    63fc:	andeq	fp, sl, r8, lsr r5
    6400:	andeq	fp, sl, r2, ror #16
    6404:	andeq	r0, r0, r8, asr r4
    6408:	andeq	fp, sl, r6, asr #15
    640c:	andeq	fp, sl, r0, asr #13
    6410:	andeq	fp, sl, r0, asr r3
    6414:	andeq	r0, r9, r4, ror r8
    6418:	andeq	r0, r9, r8, asr #16
    641c:	strdeq	r0, [r9], -r4
    6420:	andeq	r0, r9, r0, ror #13
    6424:	andeq	r0, r9, ip, ror #16
    6428:	andeq	r0, r9, ip, asr #16
    642c:	andeq	r0, r9, r0, lsr #16
    6430:	andeq	r0, r9, r8, asr #14
    6434:	andeq	r0, r9, r4, lsr r6
    6438:	andeq	fp, sl, r4, lsr #3
    643c:	andeq	fp, sl, r4, lsr #9
    6440:	andeq	fp, sl, r4, asr #2
    6444:	andeq	r0, r9, r0, ror r6
    6448:	andeq	r0, r9, r8, asr #12
    644c:	strdeq	r0, [r9], -r4
    6450:	andeq	r0, r9, r4, lsl #10
    6454:	muleq	r9, ip, r6
    6458:	andeq	r0, r9, r4, ror r6
    645c:	muleq	r9, ip, r5
    6460:	andeq	r0, r9, ip, lsr #9
    6464:	andeq	r4, r8, r0, lsl #6
    6468:			; <UNDEFINED> instruction: 0x000aafb4
    646c:	ldrdeq	fp, [sl], -r4
    6470:	ldrdeq	r0, [r9], -r4
    6474:	muleq	sl, r0, r2
    6478:	andeq	fp, sl, ip, ror r2
    647c:	andeq	r0, r9, r0, ror #10
    6480:	andeq	fp, r7, r0, lsr r1
    6484:	ldrdeq	fp, [r7], -r8
    6488:	andeq	sl, sl, r4, ror #28
    648c:	andeq	r4, r8, r8, lsr r1
    6490:	push	{r4, r5, r6, r7, r8, lr}
    6494:	sub	sp, sp, #24
    6498:	ldr	r4, [pc, #120]	; 6518 <fputs@plt+0xf00>
    649c:	mov	r6, r3
    64a0:	ldr	r5, [sp, #48]	; 0x30
    64a4:	mov	r8, r0
    64a8:	ldr	ip, [sp, #52]	; 0x34
    64ac:	add	r4, pc, r4
    64b0:	str	r1, [sp, #4]
    64b4:	mov	r1, #2048	; 0x800
    64b8:	mov	r7, r2
    64bc:	str	r2, [sp, #8]
    64c0:	mov	r3, r1
    64c4:	str	ip, [sp]
    64c8:	str	r6, [sp, #12]
    64cc:	mov	r0, r4
    64d0:	str	r5, [sp, #16]
    64d4:	mov	r2, #1
    64d8:	bl	5150 <__snprintf_chk@plt>
    64dc:	ldr	lr, [pc, #56]	; 651c <fputs@plt+0xf04>
    64e0:	mov	ip, #0
    64e4:	str	r5, [sp]
    64e8:	add	lr, pc, lr
    64ec:	str	r4, [sp, #12]
    64f0:	str	ip, [sp, #4]
    64f4:	mov	r0, r8
    64f8:	str	ip, [sp, #8]
    64fc:	mov	r2, r7
    6500:	mov	r3, r6
    6504:	mov	r1, ip
    6508:	str	r4, [lr]
    650c:	bl	5bac <fputs@plt+0x594>
    6510:	add	sp, sp, #24
    6514:	pop	{r4, r5, r6, r7, r8, pc}
    6518:	andeq	fp, sl, r8, asr #32
    651c:	andeq	fp, sl, r0
    6520:	push	{r3, lr}
    6524:	movw	r2, #1494	; 0x5d6
    6528:	ldr	r0, [pc, #20]	; 6544 <fputs@plt+0xf2c>
    652c:	ldr	r1, [pc, #20]	; 6548 <fputs@plt+0xf30>
    6530:	ldr	r3, [pc, #20]	; 654c <fputs@plt+0xf34>
    6534:	add	r0, pc, r0
    6538:	add	r1, pc, r1
    653c:	add	r3, pc, r3
    6540:	bl	76bb0 <fputs@plt+0x71598>
    6544:	andeq	ip, r8, ip, lsr pc
    6548:	andeq	r0, r9, ip, asr pc
    654c:	andeq	r0, r9, ip, lsr lr
    6550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6554:	mov	r5, r1
    6558:	ldr	r4, [pc, #3900]	; 749c <fputs@plt+0x1e84>
    655c:	sub	sp, sp, #220	; 0xdc
    6560:	ldr	r1, [pc, #3896]	; 74a0 <fputs@plt+0x1e88>
    6564:	mov	r6, r0
    6568:	add	r4, pc, r4
    656c:	ldr	r3, [pc, #3888]	; 74a4 <fputs@plt+0x1e8c>
    6570:	ldr	ip, [r5]
    6574:	mov	r0, #6
    6578:	ldr	r9, [r4, r1]
    657c:	add	r3, pc, r3
    6580:	ldr	r1, [pc, #3872]	; 74a8 <fputs@plt+0x1e90>
    6584:	mov	r2, #0
    6588:	str	ip, [r3]
    658c:	ldr	r3, [r9]
    6590:	add	r1, pc, r1
    6594:	str	r2, [sp, #68]	; 0x44
    6598:	str	r3, [sp, #212]	; 0xd4
    659c:	bl	5024 <setlocale@plt>
    65a0:	bl	77910 <fputs@plt+0x722f8>
    65a4:	bl	76870 <fputs@plt+0x71258>
    65a8:	mov	r0, #1
    65ac:	bl	4f7c <isatty@plt>
    65b0:	ldr	r3, [pc, #3828]	; 74ac <fputs@plt+0x1e94>
    65b4:	add	r3, pc, r3
    65b8:	adds	r0, r0, #0
    65bc:	movne	r0, #1
    65c0:	cmp	r6, #0
    65c4:	strb	r0, [r3]
    65c8:	blt	8608 <fputs@plt+0x2ff0>
    65cc:	ldr	r3, [pc, #3804]	; 74b0 <fputs@plt+0x1e98>
    65d0:	ldr	r3, [r4, r3]
    65d4:	ldr	r7, [r3]
    65d8:	str	r3, [sp, #32]
    65dc:	cmp	r7, #0
    65e0:	beq	6864 <fputs@plt+0x124c>
    65e4:	ldr	r1, [pc, #3784]	; 74b4 <fputs@plt+0x1e9c>
    65e8:	mov	r0, r7
    65ec:	add	r1, pc, r1
    65f0:	bl	518c <strstr@plt>
    65f4:	cmp	r0, #0
    65f8:	beq	6738 <fputs@plt+0x1120>
    65fc:	ldr	r3, [pc, #3764]	; 74b8 <fputs@plt+0x1ea0>
    6600:	mov	r0, r6
    6604:	mov	r1, r5
    6608:	mov	r2, #2
    660c:	add	r3, pc, r3
    6610:	str	r2, [r3]
    6614:	bl	8f64 <fputs@plt+0x394c>
    6618:	mov	r8, r0
    661c:	cmp	r8, #0
    6620:	ble	6668 <fputs@plt+0x1050>
    6624:	ldr	r3, [pc, #3728]	; 74bc <fputs@plt+0x1ea4>
    6628:	add	r3, pc, r3
    662c:	ldr	r3, [r3]
    6630:	cmp	r3, #19
    6634:	beq	6770 <fputs@plt+0x1158>
    6638:	bl	68e68 <fputs@plt+0x63850>
    663c:	cmp	r0, #0
    6640:	ble	66c4 <fputs@plt+0x10ac>
    6644:	ldr	r3, [pc, #3700]	; 74c0 <fputs@plt+0x1ea8>
    6648:	add	r3, pc, r3
    664c:	ldr	r3, [r3]
    6650:	cmp	r3, #1
    6654:	beq	66c4 <fputs@plt+0x10ac>
    6658:	bl	77b7c <fputs@plt+0x72564>
    665c:	cmp	r0, #5
    6660:	bgt	6830 <fputs@plt+0x1218>
    6664:	mov	r8, #0
    6668:	bl	78a94 <fputs@plt+0x7347c>
    666c:	bl	7c8ac <fputs@plt+0x77294>
    6670:	bl	7cc9c <fputs@plt+0x77684>
    6674:	ldr	r3, [pc, #3656]	; 74c4 <fputs@plt+0x1eac>
    6678:	ldr	r0, [pc, r3]
    667c:	bl	74690 <fputs@plt+0x6f078>
    6680:	ldr	r3, [pc, #3648]	; 74c8 <fputs@plt+0x1eb0>
    6684:	ldr	r0, [pc, r3]
    6688:	bl	74690 <fputs@plt+0x6f078>
    668c:	ldr	r3, [pc, #3640]	; 74cc <fputs@plt+0x1eb4>
    6690:	ldr	r0, [pc, r3]
    6694:	bl	74690 <fputs@plt+0x6f078>
    6698:	cmp	r8, #0
    669c:	add	r0, sp, #68	; 0x44
    66a0:	movlt	r8, #1
    66a4:	bl	d680 <fputs@plt+0x8068>
    66a8:	ldr	r2, [sp, #212]	; 0xd4
    66ac:	mov	r0, r8
    66b0:	ldr	r3, [r9]
    66b4:	cmp	r2, r3
    66b8:	bne	8470 <fputs@plt+0x2e58>
    66bc:	add	sp, sp, #220	; 0xdc
    66c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    66c4:	bl	d6ac <fputs@plt+0x8094>
    66c8:	cmp	r0, #0
    66cc:	beq	67b0 <fputs@plt+0x1198>
    66d0:	ldr	r3, [pc, #3576]	; 74d0 <fputs@plt+0x1eb8>
    66d4:	ldr	r1, [pc, r3]
    66d8:	sub	r3, r1, #1
    66dc:	cmp	r3, #19
    66e0:	addls	pc, pc, r3, lsl #2
    66e4:	b	6de8 <fputs@plt+0x17d0>
    66e8:	b	6ad8 <fputs@plt+0x14c0>
    66ec:	b	6bb0 <fputs@plt+0x1598>
    66f0:	b	6bb0 <fputs@plt+0x1598>
    66f4:	b	6bb0 <fputs@plt+0x1598>
    66f8:	b	6bb0 <fputs@plt+0x1598>
    66fc:	b	6de8 <fputs@plt+0x17d0>
    6700:	b	6de8 <fputs@plt+0x17d0>
    6704:	b	6de8 <fputs@plt+0x17d0>
    6708:	b	6de8 <fputs@plt+0x17d0>
    670c:	b	6ba0 <fputs@plt+0x1588>
    6710:	b	6ba0 <fputs@plt+0x1588>
    6714:	b	6ba0 <fputs@plt+0x1588>
    6718:	b	6ba0 <fputs@plt+0x1588>
    671c:	b	6ba0 <fputs@plt+0x1588>
    6720:	b	6ba0 <fputs@plt+0x1588>
    6724:	b	6ba0 <fputs@plt+0x1588>
    6728:	b	6c88 <fputs@plt+0x1670>
    672c:	b	6c88 <fputs@plt+0x1670>
    6730:	b	6de8 <fputs@plt+0x17d0>
    6734:	b	6c20 <fputs@plt+0x1608>
    6738:	ldr	r1, [pc, #3476]	; 74d4 <fputs@plt+0x1ebc>
    673c:	mov	r0, r7
    6740:	add	r1, pc, r1
    6744:	bl	518c <strstr@plt>
    6748:	cmp	r0, #0
    674c:	beq	67ec <fputs@plt+0x11d4>
    6750:	ldr	r3, [pc, #3456]	; 74d8 <fputs@plt+0x1ec0>
    6754:	mov	r0, r6
    6758:	mov	r1, r5
    675c:	mov	r2, #3
    6760:	add	r3, pc, r3
    6764:	str	r2, [r3]
    6768:	bl	8f64 <fputs@plt+0x394c>
    676c:	b	6618 <fputs@plt+0x1000>
    6770:	add	r0, sp, #104	; 0x68
    6774:	add	r1, sp, #108	; 0x6c
    6778:	bl	7ee74 <fputs@plt+0x7985c>
    677c:	subs	r8, r0, #0
    6780:	blt	6f84 <fputs@plt+0x196c>
    6784:	ldr	r2, [sp, #108]	; 0x6c
    6788:	mov	r0, #1
    678c:	ldr	r3, [sp, #104]	; 0x68
    6790:	cmp	r2, #0
    6794:	ldr	r1, [pc, #3392]	; 74dc <fputs@plt+0x1ec4>
    6798:	movle	r2, #78	; 0x4e
    679c:	cmp	r3, #0
    67a0:	add	r1, pc, r1
    67a4:	movle	r3, #78	; 0x4e
    67a8:	bl	4c94 <__printf_chk@plt>
    67ac:	b	6664 <fputs@plt+0x104c>
    67b0:	ldr	r2, [pc, #3368]	; 74e0 <fputs@plt+0x1ec8>
    67b4:	add	r3, sp, #68	; 0x44
    67b8:	ldr	r0, [pc, #3364]	; 74e4 <fputs@plt+0x1ecc>
    67bc:	add	r2, pc, r2
    67c0:	ldr	r1, [pc, #3360]	; 74e8 <fputs@plt+0x1ed0>
    67c4:	add	r0, pc, r0
    67c8:	ldr	r2, [r2]
    67cc:	add	r1, pc, r1
    67d0:	ldr	r0, [r0]
    67d4:	adds	r2, r2, #0
    67d8:	ldr	r1, [r1]
    67dc:	movne	r2, #1
    67e0:	bl	4d5dc <fputs@plt+0x47fc4>
    67e4:	mov	r8, r0
    67e8:	b	66d0 <fputs@plt+0x10b8>
    67ec:	ldr	r1, [pc, #3320]	; 74ec <fputs@plt+0x1ed4>
    67f0:	mov	r0, r7
    67f4:	add	r1, pc, r1
    67f8:	bl	518c <strstr@plt>
    67fc:	cmp	r0, #0
    6800:	beq	6e1c <fputs@plt+0x1804>
    6804:	bl	6a784 <fputs@plt+0x6516c>
    6808:	cmp	r0, #0
    680c:	beq	6ac4 <fputs@plt+0x14ac>
    6810:	ldr	r3, [pc, #3288]	; 74f0 <fputs@plt+0x1ed8>
    6814:	mov	r2, #5
    6818:	add	r3, pc, r3
    681c:	str	r2, [r3]
    6820:	mov	r0, r6
    6824:	mov	r1, r5
    6828:	bl	8f64 <fputs@plt+0x394c>
    682c:	b	6618 <fputs@plt+0x1000>
    6830:	ldr	lr, [pc, #3260]	; 74f4 <fputs@plt+0x1edc>
    6834:	mov	r0, #6
    6838:	ldr	ip, [pc, #3256]	; 74f8 <fputs@plt+0x1ee0>
    683c:	mov	r1, #0
    6840:	ldr	r2, [pc, #3252]	; 74fc <fputs@plt+0x1ee4>
    6844:	add	lr, pc, lr
    6848:	add	ip, pc, ip
    684c:	movw	r3, #7668	; 0x1df4
    6850:	add	r2, pc, r2
    6854:	str	lr, [sp]
    6858:	str	ip, [sp, #4]
    685c:	bl	76de4 <fputs@plt+0x717cc>
    6860:	b	6664 <fputs@plt+0x104c>
    6864:	ldr	r3, [pc, #3220]	; 7500 <fputs@plt+0x1ee8>
    6868:	mov	r2, #1
    686c:	ldr	sl, [pc, #3216]	; 7504 <fputs@plt+0x1eec>
    6870:	ldr	fp, [pc, #3216]	; 7508 <fputs@plt+0x1ef0>
    6874:	add	r3, pc, r3
    6878:	ldr	ip, [pc, #3212]	; 750c <fputs@plt+0x1ef4>
    687c:	add	sl, pc, sl
    6880:	ldr	r1, [pc, #3208]	; 7510 <fputs@plt+0x1ef8>
    6884:	add	fp, pc, fp
    6888:	add	ip, pc, ip
    688c:	str	r2, [r3]
    6890:	add	r1, pc, r1
    6894:	str	ip, [sp, #24]
    6898:	str	r1, [sp, #36]	; 0x24
    689c:	mov	r7, #0
    68a0:	mov	r0, r6
    68a4:	str	r7, [sp]
    68a8:	mov	r1, r5
    68ac:	mov	r2, sl
    68b0:	mov	r3, fp
    68b4:	bl	4e8c <getopt_long@plt>
    68b8:	cmp	r0, #0
    68bc:	blt	7c18 <fputs@plt+0x2600>
    68c0:	movw	r3, #261	; 0x105
    68c4:	cmp	r0, r3
    68c8:	beq	7ac0 <fputs@plt+0x24a8>
    68cc:	bgt	696c <fputs@plt+0x1354>
    68d0:	cmp	r0, #111	; 0x6f
    68d4:	beq	7a54 <fputs@plt+0x243c>
    68d8:	bgt	69c0 <fputs@plt+0x13a8>
    68dc:	cmp	r0, #102	; 0x66
    68e0:	beq	7a3c <fputs@plt+0x2424>
    68e4:	ble	6d2c <fputs@plt+0x1714>
    68e8:	cmp	r0, #105	; 0x69
    68ec:	beq	7278 <fputs@plt+0x1c60>
    68f0:	ble	7240 <fputs@plt+0x1c28>
    68f4:	cmp	r0, #108	; 0x6c
    68f8:	beq	728c <fputs@plt+0x1c74>
    68fc:	cmp	r0, #110	; 0x6e
    6900:	bne	7220 <fputs@plt+0x1c08>
    6904:	ldr	r3, [pc, #3556]	; 76f0 <fputs@plt+0x20d8>
    6908:	ldr	r1, [pc, #3076]	; 7514 <fputs@plt+0x1efc>
    690c:	ldr	r8, [r4, r3]
    6910:	add	r1, pc, r1
    6914:	ldr	r0, [r8]
    6918:	bl	66254 <fputs@plt+0x60c3c>
    691c:	cmp	r0, #0
    6920:	bge	689c <fputs@plt+0x1284>
    6924:	bl	77b7c <fputs@plt+0x72564>
    6928:	cmp	r0, #2
    692c:	ble	6de0 <fputs@plt+0x17c8>
    6930:	ldr	lr, [pc, #3040]	; 7518 <fputs@plt+0x1f00>
    6934:	mov	r0, #3
    6938:	ldr	ip, [pc, #3036]	; 751c <fputs@plt+0x1f04>
    693c:	mov	r1, #0
    6940:	ldr	r2, [pc, #3032]	; 7520 <fputs@plt+0x1f08>
    6944:	add	lr, pc, lr
    6948:	add	ip, pc, ip
    694c:	movw	r3, #6721	; 0x1a41
    6950:	add	r2, pc, r2
    6954:	str	lr, [sp]
    6958:	str	ip, [sp, #4]
    695c:	ldr	ip, [r8]
    6960:	str	ip, [sp, #8]
    6964:	bl	76de4 <fputs@plt+0x717cc>
    6968:	b	6de0 <fputs@plt+0x17c8>
    696c:	cmp	r0, #272	; 0x110
    6970:	beq	7368 <fputs@plt+0x1d50>
    6974:	bgt	6a04 <fputs@plt+0x13ec>
    6978:	movw	r3, #266	; 0x10a
    697c:	cmp	r0, r3
    6980:	beq	7354 <fputs@plt+0x1d3c>
    6984:	ble	6d5c <fputs@plt+0x1744>
    6988:	movw	r3, #269	; 0x10d
    698c:	cmp	r0, r3
    6990:	beq	7488 <fputs@plt+0x1e70>
    6994:	bgt	6fd8 <fputs@plt+0x19c0>
    6998:	movw	r3, #267	; 0x10b
    699c:	cmp	r0, r3
    69a0:	beq	7474 <fputs@plt+0x1e5c>
    69a4:	cmp	r0, #268	; 0x10c
    69a8:	bne	7220 <fputs@plt+0x1c08>
    69ac:	ldr	r3, [pc, #2928]	; 7524 <fputs@plt+0x1f0c>
    69b0:	mov	r2, #1
    69b4:	add	r3, pc, r3
    69b8:	strb	r2, [r3]
    69bc:	b	689c <fputs@plt+0x1284>
    69c0:	cmp	r0, #116	; 0x74
    69c4:	beq	7904 <fputs@plt+0x22ec>
    69c8:	ble	6d94 <fputs@plt+0x177c>
    69cc:	movw	r3, #258	; 0x102
    69d0:	cmp	r0, r3
    69d4:	beq	73b4 <fputs@plt+0x1d9c>
    69d8:	bgt	700c <fputs@plt+0x19f4>
    69dc:	cmp	r0, #256	; 0x100
    69e0:	beq	72e4 <fputs@plt+0x1ccc>
    69e4:	movw	r3, #257	; 0x101
    69e8:	cmp	r0, r3
    69ec:	bne	7220 <fputs@plt+0x1c08>
    69f0:	ldr	r3, [pc, #2864]	; 7528 <fputs@plt+0x1f10>
    69f4:	mov	r2, #1
    69f8:	add	r3, pc, r3
    69fc:	str	r2, [r3]
    6a00:	b	689c <fputs@plt+0x1284>
    6a04:	movw	r3, #277	; 0x115
    6a08:	cmp	r0, r3
    6a0c:	beq	7a24 <fputs@plt+0x240c>
    6a10:	ble	6cf4 <fputs@plt+0x16dc>
    6a14:	cmp	r0, #280	; 0x118
    6a18:	beq	72b4 <fputs@plt+0x1c9c>
    6a1c:	bgt	7034 <fputs@plt+0x1a1c>
    6a20:	movw	r3, #278	; 0x116
    6a24:	cmp	r0, r3
    6a28:	beq	72a0 <fputs@plt+0x1c88>
    6a2c:	add	r3, r3, #1
    6a30:	cmp	r0, r3
    6a34:	bne	7220 <fputs@plt+0x1c08>
    6a38:	ldr	r0, [pc, #3248]	; 76f0 <fputs@plt+0x20d8>
    6a3c:	add	r7, sp, #216	; 0xd8
    6a40:	add	r8, sp, #100	; 0x64
    6a44:	ldr	r2, [pc, #2784]	; 752c <fputs@plt+0x1f14>
    6a48:	mov	r3, #0
    6a4c:	ldr	r0, [r4, r0]
    6a50:	add	r2, pc, r2
    6a54:	mov	r1, r8
    6a58:	ldr	r0, [r0]
    6a5c:	str	r0, [r7, #-120]!	; 0xffffff88
    6a60:	mov	r0, r7
    6a64:	bl	66788 <fputs@plt+0x61170>
    6a68:	b	6a90 <fputs@plt+0x1478>
    6a6c:	ldr	r0, [sp, #24]
    6a70:	bl	74e94 <fputs@plt+0x6f87c>
    6a74:	cmp	r0, #0
    6a78:	blt	8028 <fputs@plt+0x2a10>
    6a7c:	mov	r0, r7
    6a80:	mov	r1, r8
    6a84:	ldr	r2, [sp, #36]	; 0x24
    6a88:	mov	r3, #0
    6a8c:	bl	66788 <fputs@plt+0x61170>
    6a90:	cmp	r0, #0
    6a94:	beq	689c <fputs@plt+0x1284>
    6a98:	ldr	r1, [sp, #100]	; 0x64
    6a9c:	bl	4dd8 <__strndup@plt>
    6aa0:	subs	r1, r0, #0
    6aa4:	bne	6a6c <fputs@plt+0x1454>
    6aa8:	ldr	r0, [pc, #2688]	; 7530 <fputs@plt+0x1f18>
    6aac:	movw	r1, #6751	; 0x1a5f
    6ab0:	ldr	r2, [pc, #2684]	; 7534 <fputs@plt+0x1f1c>
    6ab4:	add	r0, pc, r0
    6ab8:	add	r2, pc, r2
    6abc:	bl	76f1c <fputs@plt+0x71904>
    6ac0:	b	6618 <fputs@plt+0x1000>
    6ac4:	ldr	r3, [pc, #2668]	; 7538 <fputs@plt+0x1f20>
    6ac8:	mov	r2, #4
    6acc:	add	r3, pc, r3
    6ad0:	str	r2, [r3]
    6ad4:	b	6820 <fputs@plt+0x1208>
    6ad8:	ldr	r3, [pc, #3528]	; 78a8 <fputs@plt+0x2290>
    6adc:	ldr	ip, [sp, #68]	; 0x44
    6ae0:	str	ip, [sp, #32]
    6ae4:	ldr	r7, [r4, r3]
    6ae8:	ldr	r3, [r7]
    6aec:	rsb	r6, r3, r6
    6af0:	cmp	r6, #0
    6af4:	ble	6f14 <fputs@plt+0x18fc>
    6af8:	ldr	r4, [r5, r3, lsl #2]
    6afc:	lsl	sl, r3, #2
    6b00:	ldr	r1, [pc, #2612]	; 753c <fputs@plt+0x1f24>
    6b04:	mov	r0, r4
    6b08:	add	r1, pc, r1
    6b0c:	bl	557c <strcmp@plt>
    6b10:	cmp	r0, #0
    6b14:	bne	6b28 <fputs@plt+0x1510>
    6b18:	add	sl, r5, sl
    6b1c:	ldr	r3, [sl, #4]
    6b20:	cmp	r3, #0
    6b24:	beq	81e4 <fputs@plt+0x2bcc>
    6b28:	ldr	fp, [pc, #2576]	; 7540 <fputs@plt+0x1f28>
    6b2c:	add	fp, pc, fp
    6b30:	b	6b4c <fputs@plt+0x1534>
    6b34:	mov	r0, r4
    6b38:	bl	557c <strcmp@plt>
    6b3c:	cmp	r0, #0
    6b40:	beq	6f14 <fputs@plt+0x18fc>
    6b44:	add	sl, sl, #20
    6b48:	str	sl, [fp]
    6b4c:	ldr	sl, [fp]
    6b50:	ldr	r1, [sl]
    6b54:	cmp	r1, #0
    6b58:	bne	6b34 <fputs@plt+0x151c>
    6b5c:	bl	77b7c <fputs@plt+0x72564>
    6b60:	cmp	r0, #2
    6b64:	ble	6de0 <fputs@plt+0x17c8>
    6b68:	ldr	r2, [pc, #2516]	; 7544 <fputs@plt+0x1f2c>
    6b6c:	mov	r0, #3
    6b70:	ldr	ip, [pc, #2512]	; 7548 <fputs@plt+0x1f30>
    6b74:	mov	r1, #0
    6b78:	add	r2, pc, r2
    6b7c:	str	r2, [sp, #4]
    6b80:	ldr	r2, [pc, #2500]	; 754c <fputs@plt+0x1f34>
    6b84:	add	ip, pc, ip
    6b88:	str	r4, [sp, #8]
    6b8c:	movw	r3, #7367	; 0x1cc7
    6b90:	str	ip, [sp]
    6b94:	add	r2, pc, r2
    6b98:	bl	76de4 <fputs@plt+0x717cc>
    6b9c:	b	6de0 <fputs@plt+0x17c8>
    6ba0:	ldr	r0, [sp, #68]	; 0x44
    6ba4:	bl	1595c <fputs@plt+0x10344>
    6ba8:	mov	r8, r0
    6bac:	b	6668 <fputs@plt+0x1050>
    6bb0:	ldr	r6, [sp, #68]	; 0x44
    6bb4:	mov	r0, r6
    6bb8:	bl	bc7c <fputs@plt+0x6664>
    6bbc:	subs	r8, r0, #0
    6bc0:	blt	6668 <fputs@plt+0x1050>
    6bc4:	bl	4afc <geteuid@plt>
    6bc8:	cmp	r0, #0
    6bcc:	beq	7164 <fputs@plt+0x1b4c>
    6bd0:	ldr	r3, [pc, #2424]	; 7550 <fputs@plt+0x1f38>
    6bd4:	add	r3, pc, r3
    6bd8:	ldrd	r2, [r3]
    6bdc:	orrs	ip, r2, r3
    6be0:	bne	6c0c <fputs@plt+0x15f4>
    6be4:	ldr	r3, [pc, #2408]	; 7554 <fputs@plt+0x1f3c>
    6be8:	add	r3, pc, r3
    6bec:	ldrb	r3, [r3]
    6bf0:	cmp	r3, #0
    6bf4:	bne	6c0c <fputs@plt+0x15f4>
    6bf8:	ldr	r3, [pc, #2392]	; 7558 <fputs@plt+0x1f40>
    6bfc:	add	r3, pc, r3
    6c00:	ldr	r3, [r3]
    6c04:	cmp	r3, #0
    6c08:	ble	83b0 <fputs@plt+0x2d98>
    6c0c:	bl	77b7c <fputs@plt+0x72564>
    6c10:	cmp	r0, #2
    6c14:	bgt	7f30 <fputs@plt+0x2918>
    6c18:	mvn	r8, #0
    6c1c:	b	6668 <fputs@plt+0x1050>
    6c20:	ldr	r3, [pc, #2356]	; 755c <fputs@plt+0x1f44>
    6c24:	ldr	r0, [pc, r3]
    6c28:	cmp	r0, #0
    6c2c:	beq	7e0c <fputs@plt+0x27f4>
    6c30:	ldr	r1, [pc, #2344]	; 7560 <fputs@plt+0x1f48>
    6c34:	add	r1, pc, r1
    6c38:	bl	74b40 <fputs@plt+0x6f528>
    6c3c:	subs	r4, r0, #0
    6c40:	beq	81c8 <fputs@plt+0x2bb0>
    6c44:	ldr	r0, [pc, #2328]	; 7564 <fputs@plt+0x1f4c>
    6c48:	mov	r2, #0
    6c4c:	ldr	r1, [pc, #2324]	; 7568 <fputs@plt+0x1f50>
    6c50:	mov	r3, r2
    6c54:	add	r0, pc, r0
    6c58:	str	r4, [sp, #4]
    6c5c:	add	r1, pc, r1
    6c60:	ldrb	ip, [r0]
    6c64:	ldrd	r0, [r1]
    6c68:	eor	ip, ip, #1
    6c6c:	str	ip, [sp]
    6c70:	bl	d4d8 <fputs@plt+0x7ec0>
    6c74:	subs	r8, r0, #0
    6c78:	blt	7110 <fputs@plt+0x1af8>
    6c7c:	mov	r0, r4
    6c80:	bl	4e5c <free@plt>
    6c84:	b	6668 <fputs@plt+0x1050>
    6c88:	ldr	r0, [sp, #68]	; 0x44
    6c8c:	cmp	r0, #0
    6c90:	beq	6ca4 <fputs@plt+0x168c>
    6c94:	mov	r1, #0
    6c98:	bl	d9c0 <fputs@plt+0x83a8>
    6c9c:	cmp	r0, #0
    6ca0:	bge	6664 <fputs@plt+0x104c>
    6ca4:	ldr	r3, [pc, #2240]	; 756c <fputs@plt+0x1f54>
    6ca8:	ldr	r1, [pc, r3]
    6cac:	sub	r3, r1, #17
    6cb0:	cmp	r3, #1
    6cb4:	bhi	8a4c <fputs@plt+0x3434>
    6cb8:	cmp	r1, #17
    6cbc:	mov	r0, #1
    6cc0:	movne	r1, #15
    6cc4:	moveq	r1, #1
    6cc8:	bl	5474 <kill@plt>
    6ccc:	cmp	r0, #0
    6cd0:	bge	6664 <fputs@plt+0x104c>
    6cd4:	bl	55b8 <__errno_location@plt>
    6cd8:	ldr	r8, [r0]
    6cdc:	bl	77b7c <fputs@plt+0x72564>
    6ce0:	cmp	r0, #2
    6ce4:	bgt	8194 <fputs@plt+0x2b7c>
    6ce8:	cmp	r8, #0
    6cec:	rsbgt	r8, r8, #0
    6cf0:	b	6668 <fputs@plt+0x1050>
    6cf4:	movw	r3, #274	; 0x112
    6cf8:	cmp	r0, r3
    6cfc:	beq	7464 <fputs@plt+0x1e4c>
    6d00:	blt	7448 <fputs@plt+0x1e30>
    6d04:	add	r3, r3, #1
    6d08:	cmp	r0, r3
    6d0c:	beq	737c <fputs@plt+0x1d64>
    6d10:	cmp	r0, #276	; 0x114
    6d14:	bne	7220 <fputs@plt+0x1c08>
    6d18:	ldr	r3, [pc, #2128]	; 7570 <fputs@plt+0x1f58>
    6d1c:	mov	r2, #1
    6d20:	add	r3, pc, r3
    6d24:	strb	r2, [r3]
    6d28:	b	689c <fputs@plt+0x1284>
    6d2c:	cmp	r0, #72	; 0x48
    6d30:	beq	7328 <fputs@plt+0x1d10>
    6d34:	ble	7218 <fputs@plt+0x1c00>
    6d38:	cmp	r0, #77	; 0x4d
    6d3c:	beq	72fc <fputs@plt+0x1ce4>
    6d40:	cmp	r0, #97	; 0x61
    6d44:	bne	7220 <fputs@plt+0x1c08>
    6d48:	ldr	r3, [pc, #2084]	; 7574 <fputs@plt+0x1f5c>
    6d4c:	mov	r2, #1
    6d50:	add	r3, pc, r3
    6d54:	strb	r2, [r3]
    6d58:	b	689c <fputs@plt+0x1284>
    6d5c:	movw	r3, #263	; 0x107
    6d60:	cmp	r0, r3
    6d64:	beq	7bd4 <fputs@plt+0x25bc>
    6d68:	blt	7bbc <fputs@plt+0x25a4>
    6d6c:	cmp	r0, #264	; 0x108
    6d70:	beq	7bf0 <fputs@plt+0x25d8>
    6d74:	add	r3, r3, #2
    6d78:	cmp	r0, r3
    6d7c:	bne	7220 <fputs@plt+0x1c08>
    6d80:	ldr	r3, [pc, #2032]	; 7578 <fputs@plt+0x1f60>
    6d84:	mov	r2, #0
    6d88:	add	r3, pc, r3
    6d8c:	str	r2, [r3]
    6d90:	b	689c <fputs@plt+0x1284>
    6d94:	cmp	r0, #113	; 0x71
    6d98:	beq	7c04 <fputs@plt+0x25ec>
    6d9c:	blt	7af8 <fputs@plt+0x24e0>
    6da0:	cmp	r0, #114	; 0x72
    6da4:	beq	7ad8 <fputs@plt+0x24c0>
    6da8:	cmp	r0, #115	; 0x73
    6dac:	bne	7220 <fputs@plt+0x1c08>
    6db0:	ldr	r3, [pc, #2360]	; 76f0 <fputs@plt+0x20d8>
    6db4:	ldr	r8, [r4, r3]
    6db8:	ldr	r0, [r8]
    6dbc:	bl	6e160 <fputs@plt+0x68b48>
    6dc0:	ldr	r3, [pc, #1972]	; 757c <fputs@plt+0x1f64>
    6dc4:	cmp	r0, #0
    6dc8:	add	r3, pc, r3
    6dcc:	str	r0, [r3]
    6dd0:	bge	689c <fputs@plt+0x1284>
    6dd4:	bl	77b7c <fputs@plt+0x72564>
    6dd8:	cmp	r0, #2
    6ddc:	bgt	8828 <fputs@plt+0x3210>
    6de0:	mvn	r8, #21
    6de4:	b	6668 <fputs@plt+0x1050>
    6de8:	ldr	r0, [pc, #1936]	; 7580 <fputs@plt+0x1f68>
    6dec:	movw	r2, #7727	; 0x1e2f
    6df0:	ldr	r1, [pc, #1932]	; 7584 <fputs@plt+0x1f6c>
    6df4:	ldr	r3, [pc, #1932]	; 7588 <fputs@plt+0x1f70>
    6df8:	add	r0, pc, r0
    6dfc:	add	r1, pc, r1
    6e00:	add	r3, pc, r3
    6e04:	bl	76e48 <fputs@plt+0x71830>
    6e08:	mov	r4, r0
    6e0c:	add	r0, sp, #68	; 0x44
    6e10:	bl	d680 <fputs@plt+0x8068>
    6e14:	mov	r0, r4
    6e18:	bl	54f8 <_Unwind_Resume@plt>
    6e1c:	ldr	r1, [pc, #1896]	; 758c <fputs@plt+0x1f74>
    6e20:	mov	r0, r7
    6e24:	add	r1, pc, r1
    6e28:	bl	518c <strstr@plt>
    6e2c:	cmp	r0, #0
    6e30:	beq	7060 <fputs@plt+0x1a48>
    6e34:	ldr	r3, [pc, #1876]	; 7590 <fputs@plt+0x1f78>
    6e38:	mov	r2, #3
    6e3c:	ldr	r8, [pc, #1872]	; 7594 <fputs@plt+0x1f7c>
    6e40:	add	r3, pc, r3
    6e44:	ldr	r7, [pc, #1868]	; 7598 <fputs@plt+0x1f80>
    6e48:	ldr	fp, [pc, #1868]	; 759c <fputs@plt+0x1f84>
    6e4c:	add	r8, pc, r8
    6e50:	ldr	sl, [pc, #1864]	; 75a0 <fputs@plt+0x1f88>
    6e54:	add	r7, pc, r7
    6e58:	str	r2, [r3]
    6e5c:	add	fp, pc, fp
    6e60:	ldr	r1, [pc, #1852]	; 75a4 <fputs@plt+0x1f8c>
    6e64:	add	sl, pc, sl
    6e68:	ldr	r2, [pc, #1848]	; 75a8 <fputs@plt+0x1f90>
    6e6c:	add	r1, pc, r1
    6e70:	str	r1, [sp, #24]
    6e74:	add	r2, pc, r2
    6e78:	str	r2, [sp, #36]	; 0x24
    6e7c:	mov	r3, #0
    6e80:	mov	r0, r6
    6e84:	str	r3, [sp]
    6e88:	mov	r1, r5
    6e8c:	mov	r2, r8
    6e90:	mov	r3, r7
    6e94:	bl	4e8c <getopt_long@plt>
    6e98:	cmp	r0, #0
    6e9c:	blt	80d8 <fputs@plt+0x2ac0>
    6ea0:	cmp	r0, #99	; 0x63
    6ea4:	beq	7cc0 <fputs@plt+0x26a8>
    6ea8:	ble	6edc <fputs@plt+0x18c4>
    6eac:	cmp	r0, #114	; 0x72
    6eb0:	beq	7c80 <fputs@plt+0x2668>
    6eb4:	bgt	6f94 <fputs@plt+0x197c>
    6eb8:	cmp	r0, #104	; 0x68
    6ebc:	beq	7ca4 <fputs@plt+0x268c>
    6ec0:	cmp	r0, #107	; 0x6b
    6ec4:	bne	7ed0 <fputs@plt+0x28b8>
    6ec8:	ldr	r3, [pc, #1756]	; 75ac <fputs@plt+0x1f94>
    6ecc:	mov	r2, #1
    6ed0:	add	r3, pc, r3
    6ed4:	strb	r2, [r3]
    6ed8:	b	6e7c <fputs@plt+0x1864>
    6edc:	cmp	r0, #72	; 0x48
    6ee0:	beq	7ccc <fputs@plt+0x26b4>
    6ee4:	ble	7150 <fputs@plt+0x1b38>
    6ee8:	cmp	r0, #80	; 0x50
    6eec:	beq	7cfc <fputs@plt+0x26e4>
    6ef0:	cmp	r0, #97	; 0x61
    6ef4:	beq	6e7c <fputs@plt+0x1864>
    6ef8:	cmp	r0, #75	; 0x4b
    6efc:	bne	6fb8 <fputs@plt+0x19a0>
    6f00:	ldr	r3, [pc, #1704]	; 75b0 <fputs@plt+0x1f98>
    6f04:	mov	r2, #5
    6f08:	add	r3, pc, r3
    6f0c:	str	r2, [r3]
    6f10:	b	6e7c <fputs@plt+0x1864>
    6f14:	ldr	r3, [pc, #1688]	; 75b4 <fputs@plt+0x1f9c>
    6f18:	add	r3, pc, r3
    6f1c:	ldr	r3, [r3]
    6f20:	ldr	r2, [r3, #4]
    6f24:	cmp	r2, #1
    6f28:	beq	7dc0 <fputs@plt+0x27a8>
    6f2c:	bcc	7d74 <fputs@plt+0x275c>
    6f30:	cmp	r2, #2
    6f34:	bne	7d4c <fputs@plt+0x2734>
    6f38:	ldr	r2, [r3, #8]
    6f3c:	cmp	r6, r2
    6f40:	beq	7d10 <fputs@plt+0x26f8>
    6f44:	bl	77b7c <fputs@plt+0x72564>
    6f48:	cmp	r0, #2
    6f4c:	ble	6de0 <fputs@plt+0x17c8>
    6f50:	ldr	lr, [pc, #1632]	; 75b8 <fputs@plt+0x1fa0>
    6f54:	mov	r0, #3
    6f58:	ldr	ip, [pc, #1628]	; 75bc <fputs@plt+0x1fa4>
    6f5c:	mov	r1, #0
    6f60:	ldr	r2, [pc, #1624]	; 75c0 <fputs@plt+0x1fa8>
    6f64:	add	lr, pc, lr
    6f68:	add	ip, pc, ip
    6f6c:	movw	r3, #7376	; 0x1cd0
    6f70:	add	r2, pc, r2
    6f74:	str	lr, [sp]
    6f78:	str	ip, [sp, #4]
    6f7c:	bl	76de4 <fputs@plt+0x717cc>
    6f80:	b	6de0 <fputs@plt+0x17c8>
    6f84:	ldr	r0, [pc, #1592]	; 75c4 <fputs@plt+0x1fac>
    6f88:	add	r0, pc, r0
    6f8c:	bl	5354 <puts@plt>
    6f90:	b	6668 <fputs@plt+0x1050>
    6f94:	cmp	r0, #256	; 0x100
    6f98:	beq	7ce0 <fputs@plt+0x26c8>
    6f9c:	movw	r3, #257	; 0x101
    6fa0:	cmp	r0, r3
    6fa4:	moveq	r3, #1
    6fa8:	strbeq	r3, [sl]
    6fac:	beq	6e7c <fputs@plt+0x1864>
    6fb0:	cmp	r0, #116	; 0x74
    6fb4:	beq	6e7c <fputs@plt+0x1864>
    6fb8:	ldr	r0, [pc, #1544]	; 75c8 <fputs@plt+0x1fb0>
    6fbc:	movw	r2, #7013	; 0x1b65
    6fc0:	ldr	r1, [pc, #1540]	; 75cc <fputs@plt+0x1fb4>
    6fc4:	ldr	r3, [pc, #1540]	; 75d0 <fputs@plt+0x1fb8>
    6fc8:	add	r0, pc, r0
    6fcc:	add	r1, pc, r1
    6fd0:	add	r3, pc, r3
    6fd4:	bl	76e48 <fputs@plt+0x71830>
    6fd8:	movw	r3, #270	; 0x10e
    6fdc:	cmp	r0, r3
    6fe0:	beq	73c8 <fputs@plt+0x1db0>
    6fe4:	add	r3, r3, #1
    6fe8:	cmp	r0, r3
    6fec:	bne	7220 <fputs@plt+0x1c08>
    6ff0:	ldr	r2, [pc, #1784]	; 76f0 <fputs@plt+0x20d8>
    6ff4:	ldr	r3, [pc, #1496]	; 75d4 <fputs@plt+0x1fbc>
    6ff8:	ldr	r2, [r4, r2]
    6ffc:	add	r3, pc, r3
    7000:	ldr	r2, [r2]
    7004:	str	r2, [r3]
    7008:	b	689c <fputs@plt+0x1284>
    700c:	movw	r3, #259	; 0x103
    7010:	cmp	r0, r3
    7014:	beq	72d0 <fputs@plt+0x1cb8>
    7018:	cmp	r0, #260	; 0x104
    701c:	bne	7220 <fputs@plt+0x1c08>
    7020:	ldr	r3, [pc, #1456]	; 75d8 <fputs@plt+0x1fc0>
    7024:	mov	r2, #1
    7028:	add	r3, pc, r3
    702c:	strb	r2, [r3]
    7030:	b	689c <fputs@plt+0x1284>
    7034:	movw	r3, #281	; 0x119
    7038:	cmp	r0, r3
    703c:	beq	73dc <fputs@plt+0x1dc4>
    7040:	add	r3, r3, #1
    7044:	cmp	r0, r3
    7048:	bne	7220 <fputs@plt+0x1c08>
    704c:	ldr	r3, [pc, #1416]	; 75dc <fputs@plt+0x1fc4>
    7050:	mov	r2, #1
    7054:	add	r3, pc, r3
    7058:	strb	r2, [r3]
    705c:	b	689c <fputs@plt+0x1284>
    7060:	ldr	r1, [pc, #1400]	; 75e0 <fputs@plt+0x1fc8>
    7064:	mov	r0, r7
    7068:	add	r1, pc, r1
    706c:	bl	518c <strstr@plt>
    7070:	subs	r8, r0, #0
    7074:	beq	7e14 <fputs@plt+0x27fc>
    7078:	bl	53020 <fputs@plt+0x4da08>
    707c:	cmp	r0, #0
    7080:	ble	7eac <fputs@plt+0x2894>
    7084:	ldr	r2, [pc, #1368]	; 75e4 <fputs@plt+0x1fcc>
    7088:	mov	r3, #0
    708c:	ldr	r8, [pc, #1364]	; 75e8 <fputs@plt+0x1fd0>
    7090:	mov	sl, r3
    7094:	ldr	r7, [pc, #1360]	; 75ec <fputs@plt+0x1fd4>
    7098:	add	r2, pc, r2
    709c:	ldr	ip, [pc, #1356]	; 75f0 <fputs@plt+0x1fd8>
    70a0:	add	r8, pc, r8
    70a4:	add	r7, pc, r7
    70a8:	movw	fp, #257	; 0x101
    70ac:	add	ip, pc, ip
    70b0:	str	r3, [r2]
    70b4:	str	ip, [sp, #24]
    70b8:	str	sl, [sp]
    70bc:	mov	r0, r6
    70c0:	mov	r1, r5
    70c4:	mov	r2, r8
    70c8:	mov	r3, r7
    70cc:	bl	4e8c <getopt_long@plt>
    70d0:	cmp	r0, #0
    70d4:	blt	8700 <fputs@plt+0x30e8>
    70d8:	cmp	r0, #256	; 0x100
    70dc:	beq	8060 <fputs@plt+0x2a48>
    70e0:	cmp	r0, fp
    70e4:	beq	807c <fputs@plt+0x2a64>
    70e8:	cmp	r0, #63	; 0x3f
    70ec:	beq	6de0 <fputs@plt+0x17c8>
    70f0:	ldr	r0, [pc, #1276]	; 75f4 <fputs@plt+0x1fdc>
    70f4:	movw	r2, #7090	; 0x1bb2
    70f8:	ldr	r1, [pc, #1272]	; 75f8 <fputs@plt+0x1fe0>
    70fc:	ldr	r3, [pc, #1272]	; 75fc <fputs@plt+0x1fe4>
    7100:	add	r0, pc, r0
    7104:	add	r1, pc, r1
    7108:	add	r3, pc, r3
    710c:	bl	76e48 <fputs@plt+0x71830>
    7110:	bl	77b7c <fputs@plt+0x72564>
    7114:	cmp	r0, #3
    7118:	ble	6c7c <fputs@plt+0x1664>
    711c:	ldr	lr, [pc, #1244]	; 7600 <fputs@plt+0x1fe8>
    7120:	mov	r0, #4
    7124:	ldr	ip, [pc, #1240]	; 7604 <fputs@plt+0x1fec>
    7128:	mov	r1, r8
    712c:	ldr	r2, [pc, #1236]	; 7608 <fputs@plt+0x1ff0>
    7130:	add	lr, pc, lr
    7134:	add	ip, pc, ip
    7138:	movw	r3, #7720	; 0x1e28
    713c:	add	r2, pc, r2
    7140:	str	lr, [sp]
    7144:	str	ip, [sp, #4]
    7148:	bl	76de4 <fputs@plt+0x717cc>
    714c:	b	6c7c <fputs@plt+0x1664>
    7150:	cmp	r0, #63	; 0x3f
    7154:	beq	6de0 <fputs@plt+0x17c8>
    7158:	cmp	r0, #70	; 0x46
    715c:	beq	6e7c <fputs@plt+0x1864>
    7160:	b	6fb8 <fputs@plt+0x19a0>
    7164:	ldr	r3, [pc, #1184]	; 760c <fputs@plt+0x1ff4>
    7168:	add	r3, pc, r3
    716c:	ldrd	r2, [r3]
    7170:	orrs	r1, r2, r3
    7174:	bne	7f64 <fputs@plt+0x294c>
    7178:	ldr	r3, [pc, #1168]	; 7610 <fputs@plt+0x1ff8>
    717c:	add	r3, pc, r3
    7180:	ldrb	r3, [r3]
    7184:	cmp	r3, #0
    7188:	bne	71a0 <fputs@plt+0x1b88>
    718c:	ldr	r3, [pc, #1152]	; 7614 <fputs@plt+0x1ffc>
    7190:	add	r3, pc, r3
    7194:	ldr	r3, [r3]
    7198:	cmp	r3, #0
    719c:	beq	82e8 <fputs@plt+0x2cd0>
    71a0:	ldr	r3, [pc, #1136]	; 7618 <fputs@plt+0x2000>
    71a4:	add	r3, pc, r3
    71a8:	ldrb	r3, [r3]
    71ac:	cmp	r3, #0
    71b0:	beq	808c <fputs@plt+0x2a74>
    71b4:	ldr	r3, [pc, #1120]	; 761c <fputs@plt+0x2004>
    71b8:	add	r3, pc, r3
    71bc:	ldrb	r3, [r3]
    71c0:	cmp	r3, #0
    71c4:	bne	6664 <fputs@plt+0x104c>
    71c8:	ldr	r3, [pc, #1104]	; 7620 <fputs@plt+0x2008>
    71cc:	ldr	r0, [pc, r3]
    71d0:	bl	c47c <fputs@plt+0x6e64>
    71d4:	mov	r8, r0
    71d8:	bl	77b7c <fputs@plt+0x72564>
    71dc:	cmp	r0, #2
    71e0:	ble	6668 <fputs@plt+0x1050>
    71e4:	ldr	lr, [pc, #1080]	; 7624 <fputs@plt+0x200c>
    71e8:	mov	r0, #3
    71ec:	ldr	ip, [pc, #1076]	; 7628 <fputs@plt+0x2010>
    71f0:	mov	r1, r8
    71f4:	ldr	r2, [pc, #1072]	; 762c <fputs@plt+0x2014>
    71f8:	add	lr, pc, lr
    71fc:	add	ip, pc, ip
    7200:	movw	r3, #7620	; 0x1dc4
    7204:	add	r2, pc, r2
    7208:	str	lr, [sp]
    720c:	str	ip, [sp, #4]
    7210:	bl	76de4 <fputs@plt+0x717cc>
    7214:	b	6668 <fputs@plt+0x1050>
    7218:	cmp	r0, #63	; 0x3f
    721c:	beq	6de0 <fputs@plt+0x17c8>
    7220:	ldr	r0, [pc, #1032]	; 7630 <fputs@plt+0x2018>
    7224:	movw	r2, #6786	; 0x1a82
    7228:	ldr	r1, [pc, #1028]	; 7634 <fputs@plt+0x201c>
    722c:	ldr	r3, [pc, #1028]	; 7638 <fputs@plt+0x2020>
    7230:	add	r0, pc, r0
    7234:	add	r1, pc, r1
    7238:	add	r3, pc, r3
    723c:	bl	76e48 <fputs@plt+0x71830>
    7240:	cmp	r0, #104	; 0x68
    7244:	bne	7220 <fputs@plt+0x1c08>
    7248:	ldr	r3, [pc, #1004]	; 763c <fputs@plt+0x2024>
    724c:	add	r3, pc, r3
    7250:	ldrb	r0, [r3]
    7254:	cmp	r0, #0
    7258:	beq	7f28 <fputs@plt+0x2910>
    725c:	ldr	r3, [sp, #32]
    7260:	mov	r0, #1
    7264:	ldr	r1, [pc, #980]	; 7640 <fputs@plt+0x2028>
    7268:	ldr	r2, [r3]
    726c:	add	r1, pc, r1
    7270:	bl	4c94 <__printf_chk@plt>
    7274:	b	6664 <fputs@plt+0x104c>
    7278:	ldr	r3, [pc, #964]	; 7644 <fputs@plt+0x202c>
    727c:	mov	r2, #1
    7280:	add	r3, pc, r3
    7284:	strb	r2, [r3]
    7288:	b	689c <fputs@plt+0x1284>
    728c:	ldr	r3, [pc, #948]	; 7648 <fputs@plt+0x2030>
    7290:	mov	r2, #1
    7294:	add	r3, pc, r3
    7298:	strb	r2, [r3]
    729c:	b	689c <fputs@plt+0x1284>
    72a0:	ldr	r3, [pc, #932]	; 764c <fputs@plt+0x2034>
    72a4:	mov	r2, #1
    72a8:	add	r3, pc, r3
    72ac:	strb	r2, [r3]
    72b0:	b	689c <fputs@plt+0x1284>
    72b4:	ldr	r2, [pc, #1076]	; 76f0 <fputs@plt+0x20d8>
    72b8:	ldr	r3, [pc, #912]	; 7650 <fputs@plt+0x2038>
    72bc:	ldr	r2, [r4, r2]
    72c0:	add	r3, pc, r3
    72c4:	ldr	r2, [r2]
    72c8:	str	r2, [r3]
    72cc:	b	689c <fputs@plt+0x1284>
    72d0:	ldr	r3, [pc, #892]	; 7654 <fputs@plt+0x203c>
    72d4:	mov	r2, #3
    72d8:	add	r3, pc, r3
    72dc:	str	r2, [r3]
    72e0:	b	689c <fputs@plt+0x1284>
    72e4:	ldr	r3, [pc, #876]	; 7658 <fputs@plt+0x2040>
    72e8:	ldr	r2, [pc, #876]	; 765c <fputs@plt+0x2044>
    72ec:	add	r3, pc, r3
    72f0:	add	r2, pc, r2
    72f4:	str	r2, [r3]
    72f8:	b	689c <fputs@plt+0x1284>
    72fc:	ldr	r1, [pc, #860]	; 7660 <fputs@plt+0x2048>
    7300:	mov	r0, #2
    7304:	ldr	r2, [pc, #996]	; 76f0 <fputs@plt+0x20d8>
    7308:	add	r1, pc, r1
    730c:	ldr	r3, [pc, #848]	; 7664 <fputs@plt+0x204c>
    7310:	str	r0, [r1]
    7314:	add	r3, pc, r3
    7318:	ldr	r2, [r4, r2]
    731c:	ldr	r2, [r2]
    7320:	str	r2, [r3]
    7324:	b	689c <fputs@plt+0x1284>
    7328:	ldr	r1, [pc, #824]	; 7668 <fputs@plt+0x2050>
    732c:	mov	r0, #1
    7330:	ldr	r2, [pc, #952]	; 76f0 <fputs@plt+0x20d8>
    7334:	add	r1, pc, r1
    7338:	ldr	r3, [pc, #812]	; 766c <fputs@plt+0x2054>
    733c:	str	r0, [r1]
    7340:	add	r3, pc, r3
    7344:	ldr	r2, [r4, r2]
    7348:	ldr	r2, [r2]
    734c:	str	r2, [r3]
    7350:	b	689c <fputs@plt+0x1284>
    7354:	ldr	r3, [pc, #788]	; 7670 <fputs@plt+0x2058>
    7358:	mov	r2, #1
    735c:	add	r3, pc, r3
    7360:	str	r2, [r3]
    7364:	b	689c <fputs@plt+0x1284>
    7368:	ldr	r3, [pc, #772]	; 7674 <fputs@plt+0x205c>
    736c:	mov	r2, #1
    7370:	add	r3, pc, r3
    7374:	strb	r2, [r3]
    7378:	b	689c <fputs@plt+0x1284>
    737c:	ldr	r0, [pc, #756]	; 7678 <fputs@plt+0x2060>
    7380:	ldr	r1, [pc, #756]	; 767c <fputs@plt+0x2064>
    7384:	add	r0, pc, r0
    7388:	add	r1, pc, r1
    738c:	bl	74ec0 <fputs@plt+0x6f8a8>
    7390:	cmp	r0, #0
    7394:	bge	689c <fputs@plt+0x1284>
    7398:	ldr	r0, [pc, #736]	; 7680 <fputs@plt+0x2068>
    739c:	movw	r1, #6670	; 0x1a0e
    73a0:	ldr	r2, [pc, #732]	; 7684 <fputs@plt+0x206c>
    73a4:	add	r0, pc, r0
    73a8:	add	r2, pc, r2
    73ac:	bl	76f1c <fputs@plt+0x71904>
    73b0:	b	6618 <fputs@plt+0x1000>
    73b4:	ldr	r3, [pc, #716]	; 7688 <fputs@plt+0x2070>
    73b8:	mov	r2, #2
    73bc:	add	r3, pc, r3
    73c0:	str	r2, [r3]
    73c4:	b	689c <fputs@plt+0x1284>
    73c8:	ldr	r3, [pc, #700]	; 768c <fputs@plt+0x2074>
    73cc:	mov	r2, #1
    73d0:	add	r3, pc, r3
    73d4:	strb	r2, [r3]
    73d8:	b	689c <fputs@plt+0x1284>
    73dc:	ldr	r3, [pc, #780]	; 76f0 <fputs@plt+0x20d8>
    73e0:	ldr	r3, [r4, r3]
    73e4:	ldr	r7, [r3]
    73e8:	mov	r0, r7
    73ec:	bl	24748 <fputs@plt+0x1f130>
    73f0:	ldr	r3, [pc, #664]	; 7690 <fputs@plt+0x2078>
    73f4:	cmp	r0, #0
    73f8:	add	r3, pc, r3
    73fc:	str	r0, [r3]
    7400:	bge	689c <fputs@plt+0x1284>
    7404:	bl	77b7c <fputs@plt+0x72564>
    7408:	cmp	r0, #2
    740c:	ble	6de0 <fputs@plt+0x17c8>
    7410:	ldr	r2, [pc, #636]	; 7694 <fputs@plt+0x207c>
    7414:	mov	r0, #3
    7418:	ldr	ip, [pc, #632]	; 7698 <fputs@plt+0x2080>
    741c:	mov	r1, #0
    7420:	add	r2, pc, r2
    7424:	str	r2, [sp, #4]
    7428:	ldr	r2, [pc, #620]	; 769c <fputs@plt+0x2084>
    742c:	add	ip, pc, ip
    7430:	str	r7, [sp, #8]
    7434:	movw	r3, #6772	; 0x1a74
    7438:	str	ip, [sp]
    743c:	add	r2, pc, r2
    7440:	bl	76de4 <fputs@plt+0x717cc>
    7444:	b	6de0 <fputs@plt+0x17c8>
    7448:	ldr	r2, [pc, #672]	; 76f0 <fputs@plt+0x20d8>
    744c:	ldr	r3, [pc, #588]	; 76a0 <fputs@plt+0x2088>
    7450:	ldr	r2, [r4, r2]
    7454:	add	r3, pc, r3
    7458:	ldr	r2, [r2]
    745c:	str	r2, [r3]
    7460:	b	689c <fputs@plt+0x1284>
    7464:	ldr	r3, [pc, #568]	; 76a4 <fputs@plt+0x208c>
    7468:	add	r3, pc, r3
    746c:	strb	r7, [r3]
    7470:	b	689c <fputs@plt+0x1284>
    7474:	ldr	r3, [pc, #556]	; 76a8 <fputs@plt+0x2090>
    7478:	mov	r2, #1
    747c:	add	r3, pc, r3
    7480:	strb	r2, [r3]
    7484:	b	689c <fputs@plt+0x1284>
    7488:	ldr	r3, [pc, #540]	; 76ac <fputs@plt+0x2094>
    748c:	mov	r2, #1
    7490:	add	r3, pc, r3
    7494:	strb	r2, [r3]
    7498:	b	689c <fputs@plt+0x1284>
    749c:	andeq	sl, sl, r0, lsl r6
    74a0:	andeq	r0, r0, r0, asr #8
    74a4:	andeq	sl, sl, r0, lsr pc
    74a8:	strdeq	r3, [r8], -r0
    74ac:			; <UNDEFINED> instruction: 0x000aaeb4
    74b0:	andeq	r0, r0, r8, asr r4
    74b4:	andeq	fp, r7, ip, lsl #1
    74b8:	andeq	sl, sl, r0, asr #20
    74bc:	andeq	sl, sl, r4, lsr #20
    74c0:	andeq	sl, sl, r4, lsl #20
    74c4:	andeq	sl, sl, ip, lsr #28
    74c8:	andeq	sl, sl, ip, lsl lr
    74cc:	strdeq	sl, [sl], -ip
    74d0:	andeq	sl, sl, r8, ror r9
    74d4:	andeq	sl, r7, r0, asr #30
    74d8:	andeq	sl, sl, ip, ror #17
    74dc:	andeq	pc, r7, ip, ror r2	; <UNPREDICTABLE>
    74e0:			; <UNDEFINED> instruction: 0x000aacb0
    74e4:	andeq	sl, sl, ip, ror #25
    74e8:	andeq	sl, sl, ip, lsr #25
    74ec:	muleq	r7, r8, lr
    74f0:	andeq	sl, sl, r4, lsr r8
    74f4:	muleq	r7, r0, pc	; <UNPREDICTABLE>
    74f8:	ldrdeq	pc, [r7], -ip
    74fc:	andeq	sl, r7, ip, lsr #32
    7500:	ldrdeq	sl, [sl], -r8
    7504:	andeq	pc, r7, r0, ror #2
    7508:	andeq	r8, sl, ip, lsr #18
    750c:	andeq	sl, sl, r8, lsl ip
    7510:	strdeq	sp, [r8], -ip
    7514:	andeq	sl, sl, r8, asr #14
    7518:	andeq	pc, r7, ip, ror #22
    751c:	andeq	pc, r7, r4, lsl r0	; <UNPREDICTABLE>
    7520:	andeq	r9, r7, ip, lsr #30
    7524:	andeq	sl, sl, r9, ror #21
    7528:	muleq	sl, r8, sl
    752c:	andeq	sp, r8, ip, lsr ip
    7530:	andeq	r9, r7, r8, asr #27
    7534:	strdeq	pc, [r7], -r8
    7538:	andeq	sl, sl, r0, lsl #11
    753c:	muleq	r7, r8, r9
    7540:	andeq	sl, sl, ip, lsl r5
    7544:	andeq	lr, r7, r8, lsl pc
    7548:	andeq	pc, r7, r4, lsl #21
    754c:	andeq	r9, r7, r8, ror #25
    7550:	andeq	sl, sl, r4, lsl #17
    7554:	muleq	sl, r5, r8
    7558:	andeq	sl, sl, r8, ror #16
    755c:	andeq	sl, sl, ip, asr #16
    7560:			; <UNDEFINED> instruction: 0x0008b1b0
    7564:	andeq	sl, sl, r4, lsr r8
    7568:	strdeq	sl, [sl], -ip
    756c:	andeq	sl, sl, r4, lsr #7
    7570:	andeq	sl, sl, r4, asr r7
    7574:	andeq	sl, sl, r0, lsl r7
    7578:	andeq	sl, sl, r4, ror #13
    757c:	andeq	sl, sl, ip, lsl #5
    7580:			; <UNDEFINED> instruction: 0x0007eeb0
    7584:	andeq	r9, r7, r0, lsl #21
    7588:	andeq	pc, r7, ip, ror #26
    758c:			; <UNDEFINED> instruction: 0x0007a3b0
    7590:	andeq	sl, sl, ip, lsl #4
    7594:	andeq	ip, r7, ip, ror r9
    7598:	muleq	sl, ip, r2
    759c:	strdeq	sl, [sl], -r0
    75a0:	andeq	sl, sl, r4, lsr #12
    75a4:	andeq	sl, sl, r0, ror #3
    75a8:	ldrdeq	sl, [sl], -r8
    75ac:	andeq	sl, sl, sp, lsr #11
    75b0:	andeq	sl, sl, r4, asr #2
    75b4:	andeq	sl, sl, r0, lsr r1
    75b8:	andeq	pc, r7, r4, lsr #13
    75bc:	andeq	lr, r7, r0, asr #22
    75c0:	andeq	r9, r7, ip, lsl #18
    75c4:	andeq	r9, r7, ip, lsl #28
    75c8:	andeq	r9, r7, r8, asr #22
    75cc:			; <UNDEFINED> instruction: 0x000798b0
    75d0:			; <UNDEFINED> instruction: 0x0007f8b4
    75d4:	muleq	sl, ip, r4
    75d8:	andeq	sl, sl, sl, lsr r4
    75dc:	andeq	sl, sl, pc, lsl #8
    75e0:	ldrdeq	r9, [r7], -r0
    75e4:			; <UNDEFINED> instruction: 0x000a9fb4
    75e8:	andeq	r3, r8, r0, ror #7
    75ec:	andeq	r8, sl, r8, lsr #10
    75f0:	ldrdeq	sl, [sl], -ip
    75f4:	andeq	r9, r7, r0, lsl sl
    75f8:	andeq	r9, r7, r8, ror r7
    75fc:	andeq	r9, r7, r0, asr #12
    7600:	andeq	r9, r7, r4, lsr #13
    7604:	andeq	lr, r7, r4, lsr fp
    7608:	andeq	r9, r7, r0, asr #14
    760c:	strdeq	sl, [sl], -r0
    7610:	andeq	sl, sl, r1, lsl #6
    7614:	ldrdeq	sl, [sl], -r4
    7618:	strdeq	sl, [sl], -sl	; <UNPREDICTABLE>
    761c:	andeq	sl, sl, r5, asr #5
    7620:	andeq	r9, sl, r0, lsl #29
    7624:	andeq	pc, r7, r4, lsl r1	; <UNPREDICTABLE>
    7628:	andeq	lr, r7, r4, lsl #20
    762c:	andeq	r9, r7, r8, ror r6
    7630:	andeq	r9, r7, r0, ror #17
    7634:	andeq	r9, r7, r8, asr #12
    7638:	andeq	pc, r7, r8, rrx
    763c:	andeq	sl, sl, r0, asr r2
    7640:	muleq	r7, r8, r8
    7644:	strdeq	sl, [sl], -lr
    7648:	strdeq	sl, [sl], -r5
    764c:	andeq	sl, sl, r9, lsr #3
    7650:	muleq	sl, r0, sp
    7654:			; <UNDEFINED> instruction: 0x000aa1b8
    7658:	andeq	r9, sl, r4, ror #26
    765c:	andeq	lr, r7, r4, lsl r6
    7660:	andeq	sl, sl, r8, lsr #3
    7664:	andeq	sl, sl, r4, ror #2
    7668:	andeq	sl, sl, ip, ror r1
    766c:	andeq	sl, sl, r8, lsr r1
    7670:	andeq	sl, sl, r0, lsl r1
    7674:	andeq	sl, sl, r2, ror #1
    7678:	andeq	sl, sl, ip, lsl r1
    767c:	ldrdeq	fp, [r7], -r0
    7680:	ldrdeq	r9, [r7], -r8
    7684:	andeq	pc, r7, r8, lsl #2
    7688:	ldrdeq	sl, [sl], -r4
    768c:	strheq	sl, [sl], -r8
    7690:	andeq	sl, sl, ip, lsl #1
    7694:	muleq	r7, r8, r5
    7698:	andeq	pc, r7, r4, lsl #1
    769c:	andeq	r9, r7, r0, asr #8
    76a0:	andeq	sl, sl, r4, asr r0
    76a4:	strdeq	r9, [sl], -r4
    76a8:	andeq	r9, sl, r5, ror #31
    76ac:	andeq	sl, sl, ip
    76b0:	andeq	ip, r8, ip, asr sp
    76b4:	andeq	fp, r7, r0, asr fp
    76b8:	andeq	r9, sl, r8, asr #22
    76bc:	andeq	r9, sl, r8, asr #22
    76c0:	andeq	ip, r8, r8, lsr #26
    76c4:	andeq	r8, r7, r4, ror lr
    76c8:	andeq	lr, r7, r4, lsr #21
    76cc:	andeq	r9, sl, ip, lsr sl
    76d0:	andeq	r9, sl, r4, lsr #20
    76d4:	andeq	r9, sl, r0, lsl sl
    76d8:	andeq	sp, r7, r0, ror #29
    76dc:	andeq	lr, r7, ip, lsl #20
    76e0:	andeq	r8, r7, r8, asr #27
    76e4:	andeq	r9, sl, r8, lsl #11
    76e8:	andeq	sp, r7, r0, asr #28
    76ec:	muleq	sl, r0, r9
    76f0:	andeq	r0, r0, r0, ror r4
    76f4:	andeq	r9, sl, r0, ror r9
    76f8:	andeq	ip, r8, r4, asr #22
    76fc:	andeq	r9, sl, r4, lsr r9
    7700:	andeq	ip, r8, ip, lsr #22
    7704:			; <UNDEFINED> instruction: 0x000a98b0
    7708:	andeq	r9, sl, ip, lsl #9
    770c:	andeq	sp, r7, ip, asr sp
    7710:	andeq	sp, r7, r0, lsr #24
    7714:	andeq	sp, r7, r0, lsr #24
    7718:	andeq	r9, sl, r4, ror r8
    771c:	andeq	r9, sl, r8, lsl #17
    7720:	muleq	sl, r4, r8
    7724:	andeq	r9, sl, ip, lsr r8
    7728:	andeq	lr, r7, r0, asr r8
    772c:	muleq	r7, r0, sp
    7730:	andeq	r8, r7, r0, lsl ip
    7734:	andeq	r9, sl, r4, lsr #7
    7738:	andeq	r9, sl, r8, ror r3
    773c:	andeq	fp, r7, ip, lsl r9
    7740:	andeq	r9, sl, r8, asr #6
    7744:	andeq	r9, sl, r8, lsl r3
    7748:	andeq	sp, r7, r0, lsl #27
    774c:	andeq	r8, r7, ip, lsl fp
    7750:	andeq	lr, r7, ip, lsl #26
    7754:	andeq	lr, r7, r8, ror #16
    7758:	andeq	sp, r7, r4, lsr #26
    775c:	ldrdeq	r8, [r7], -r0
    7760:	andeq	lr, r7, ip, lsl r8
    7764:	andeq	r8, r7, ip, lsr sp
    7768:	andeq	r8, r7, r4, lsl #21
    776c:	andeq	fp, r7, ip, ror #24
    7770:	andeq	r9, sl, r0, lsl r2
    7774:	andeq	r2, r8, r4, lsr r6
    7778:	andeq	r7, sl, r0, asr #6
    777c:	andeq	fp, r7, r0, lsl ip
    7780:	andeq	r8, r7, r0, ror #19
    7784:	andeq	lr, r7, r0, lsl r6
    7788:	andeq	fp, r7, ip, ror fp
    778c:	andeq	lr, r7, r0, lsl #14
    7790:	andeq	sp, r7, r8, lsl fp
    7794:	andeq	r8, r7, r8, ror #18
    7798:	andeq	lr, r7, r8, asr #7
    779c:	andeq	r9, r7, r8, asr #23
    77a0:	andeq	r8, r7, ip, lsr #18
    77a4:	andeq	r9, sl, r4, lsl #10
    77a8:	andeq	r9, r8, r4, ror lr
    77ac:	andeq	r9, sl, r0, asr #1
    77b0:	andeq	r9, sl, r8, asr #9
    77b4:	andeq	r9, sl, r0, asr #9
    77b8:	andeq	r9, sl, sp, lsr #9
    77bc:	andeq	r8, r7, r4, ror #16
    77c0:	muleq	r7, r4, r4
    77c4:	andeq	r8, r7, r8, asr #16
    77c8:	andeq	lr, r7, r8, ror r4
    77cc:	andeq	r8, r7, ip, lsr #16
    77d0:	andeq	lr, r7, ip, asr r4
    77d4:			; <UNDEFINED> instruction: 0x0007b7b8
    77d8:	andeq	lr, r7, r4, asr r2
    77dc:	andeq	sp, r7, r0, ror #21
    77e0:			; <UNDEFINED> instruction: 0x000787b8
    77e4:	andeq	r8, sl, ip, asr pc
    77e8:	andeq	r9, sl, r0, lsl r3
    77ec:	andeq	r8, sl, ip, ror #29
    77f0:	strdeq	r9, [sl], -r0
    77f4:	muleq	r7, r4, r3
    77f8:	andeq	sp, r7, r8, lsr #21
    77fc:	andeq	r8, r7, r8, asr #13
    7800:	andeq	r8, r7, r8, lsr #13
    7804:	strdeq	r8, [r7], -ip
    7808:	andeq	lr, r7, r4, lsl #8
    780c:	andeq	sp, r7, r4, asr #16
    7810:	andeq	r8, r7, ip, ror #12
    7814:	andeq	r9, sl, ip, lsl r2
    7818:	andeq	lr, r7, r0, ror #1
    781c:	andeq	fp, r7, r0, ror #15
    7820:	andeq	r8, r7, ip, lsl #12
    7824:	andeq	r8, sl, r0, asr #27
    7828:	andeq	lr, r7, r0, asr #6
    782c:	andeq	sp, r7, r0, lsr r8
    7830:	andeq	r8, r7, r8, lsr #11
    7834:	strdeq	sp, [r7], -r8
    7838:	andeq	sp, r7, r8, lsl #16
    783c:	andeq	r8, r7, ip, asr r5
    7840:			; <UNDEFINED> instruction: 0x000783b4
    7844:			; <UNDEFINED> instruction: 0x000787b8
    7848:	andeq	r8, r7, r0, lsl #10
    784c:	andeq	r8, r7, r0, ror r7
    7850:	ldrdeq	r8, [r7], -r8	; <UNPREDICTABLE>
    7854:	andeq	lr, r7, r0, ror #1
    7858:	muleq	sl, r8, ip
    785c:	andeq	r9, sl, r4, ror r0
    7860:	andeq	sp, r7, r4, ror #14
    7864:	andeq	sp, r7, r0, lsl #30
    7868:	andeq	r8, r7, r0, ror #8
    786c:	andeq	r9, sl, r1, ror r0
    7870:	muleq	sl, r0, lr
    7874:	andeq	r8, r7, r4, lsl #5
    7878:			; <UNDEFINED> instruction: 0x0007deb4
    787c:	andeq	r8, r7, r4, asr #6
    7880:	andeq	r8, r7, r0, ror #4
    7884:	muleq	r7, r4, sp
    7888:	andeq	r8, sl, r8, lsr lr
    788c:	andeq	sp, r7, r0, lsr #25
    7890:	andeq	sp, r7, r0, ror r5
    7894:	andeq	r8, r7, r4, lsl #4
    7898:	ldrdeq	r8, [sl], -ip
    789c:	ldrdeq	sp, [r7], -r0
    78a0:	andeq	sp, r7, ip, lsr #5
    78a4:	muleq	r7, r0, r1
    78a8:	andeq	r0, r0, ip, lsl r4
    78ac:	muleq	r7, ip, r2
    78b0:	strdeq	sp, [r7], -r0
    78b4:	andeq	r8, r7, r8, lsr #2
    78b8:	andeq	r8, r7, r0, lsl r1
    78bc:	muleq	r7, ip, fp
    78c0:	andeq	sp, r7, r0, lsl r1
    78c4:	andeq	sp, r7, ip, asr #28
    78c8:	andeq	sp, r7, ip, lsr r3
    78cc:	strheq	r8, [r7], -r4
    78d0:	andeq	lr, r7, r0, ror #2
    78d4:	andeq	fp, r7, r0
    78d8:	andeq	r8, r7, r4, rrx
    78dc:	andeq	sp, r7, r4, ror ip
    78e0:	strdeq	sp, [r7], -r8
    78e4:	andeq	r8, r7, r4, lsr r0
    78e8:	ldrdeq	r8, [sl], -r4
    78ec:	andeq	sp, r7, r0, lsl #24
    78f0:	andeq	sp, r7, r0, lsr #32
    78f4:	andeq	r7, r7, r0, asr #31
    78f8:	andeq	ip, r7, ip, asr #31
    78fc:	andeq	sp, r7, r4, asr #23
    7900:	andeq	r7, r7, r0, lsl #31
    7904:	ldr	r0, [pc, #-540]	; 76f0 <fputs@plt+0x20d8>
    7908:	add	ip, sp, #84	; 0x54
    790c:	add	r1, sp, #216	; 0xd8
    7910:	str	ip, [sp, #44]	; 0x2c
    7914:	str	r1, [sp, #40]	; 0x28
    7918:	mov	r1, ip
    791c:	ldr	r8, [r4, r0]
    7920:	mov	r3, r7
    7924:	ldr	ip, [sp, #40]	; 0x28
    7928:	ldr	r2, [pc, #-640]	; 76b0 <fputs@plt+0x2098>
    792c:	ldr	r0, [r8]
    7930:	add	r2, pc, r2
    7934:	str	r0, [ip, #-136]!	; 0xffffff78
    7938:	mov	r0, ip
    793c:	str	ip, [sp, #40]	; 0x28
    7940:	bl	66788 <fputs@plt+0x61170>
    7944:	ldr	r1, [pc, #-664]	; 76b4 <fputs@plt+0x209c>
    7948:	ldr	r2, [pc, #-664]	; 76b8 <fputs@plt+0x20a0>
    794c:	ldr	r3, [pc, #-664]	; 76bc <fputs@plt+0x20a4>
    7950:	add	r1, pc, r1
    7954:	ldr	ip, [pc, #-668]	; 76c0 <fputs@plt+0x20a8>
    7958:	add	r2, pc, r2
    795c:	add	r3, pc, r3
    7960:	str	r1, [sp, #48]	; 0x30
    7964:	add	ip, pc, ip
    7968:	str	r2, [sp, #60]	; 0x3c
    796c:	str	r3, [sp, #56]	; 0x38
    7970:	str	ip, [sp, #52]	; 0x34
    7974:	cmp	r0, #0
    7978:	beq	689c <fputs@plt+0x1284>
    797c:	ldr	r1, [sp, #84]	; 0x54
    7980:	bl	4dd8 <__strndup@plt>
    7984:	subs	r7, r0, #0
    7988:	beq	8468 <fputs@plt+0x2e50>
    798c:	ldr	r1, [sp, #48]	; 0x30
    7990:	bl	557c <strcmp@plt>
    7994:	cmp	r0, #0
    7998:	beq	8428 <fputs@plt+0x2e10>
    799c:	mov	r0, r7
    79a0:	bl	7bae0 <fputs@plt+0x764c8>
    79a4:	cmp	r0, #0
    79a8:	blt	79d8 <fputs@plt+0x23c0>
    79ac:	ldr	r0, [sp, #56]	; 0x38
    79b0:	mov	r1, r7
    79b4:	bl	74c54 <fputs@plt+0x6f63c>
    79b8:	cmp	r0, #0
    79bc:	bne	7e90 <fputs@plt+0x2878>
    79c0:	ldr	r0, [sp, #40]	; 0x28
    79c4:	add	r1, sp, #84	; 0x54
    79c8:	ldr	r2, [sp, #52]	; 0x34
    79cc:	mov	r3, #0
    79d0:	bl	66788 <fputs@plt+0x61170>
    79d4:	b	7974 <fputs@plt+0x235c>
    79d8:	ldr	r0, [r8]
    79dc:	bl	7baf8 <fputs@plt+0x764e0>
    79e0:	cmp	r0, #0
    79e4:	blt	86a0 <fputs@plt+0x3088>
    79e8:	ldr	r0, [sp, #60]	; 0x3c
    79ec:	mov	r1, r7
    79f0:	bl	74c54 <fputs@plt+0x6f63c>
    79f4:	cmp	r0, #0
    79f8:	bge	79c0 <fputs@plt+0x23a8>
    79fc:	ldr	r0, [pc, #-832]	; 76c4 <fputs@plt+0x20ac>
    7a00:	movw	r1, #6552	; 0x1998
    7a04:	ldr	r2, [pc, #-836]	; 76c8 <fputs@plt+0x20b0>
    7a08:	add	r0, pc, r0
    7a0c:	add	r2, pc, r2
    7a10:	bl	76f1c <fputs@plt+0x71904>
    7a14:	mov	r8, r0
    7a18:	mov	r0, r7
    7a1c:	bl	4e5c <free@plt>
    7a20:	b	661c <fputs@plt+0x1004>
    7a24:	ldr	r3, [pc, #-864]	; 76cc <fputs@plt+0x20b4>
    7a28:	add	r3, pc, r3
    7a2c:	ldr	r2, [r3]
    7a30:	add	r2, r2, #1
    7a34:	str	r2, [r3]
    7a38:	b	689c <fputs@plt+0x1284>
    7a3c:	ldr	r3, [pc, #-884]	; 76d0 <fputs@plt+0x20b8>
    7a40:	add	r3, pc, r3
    7a44:	ldr	r2, [r3]
    7a48:	add	r2, r2, #1
    7a4c:	str	r2, [r3]
    7a50:	b	689c <fputs@plt+0x1284>
    7a54:	ldr	r3, [pc, #-876]	; 76f0 <fputs@plt+0x20d8>
    7a58:	ldr	r3, [r4, r3]
    7a5c:	ldr	r7, [r3]
    7a60:	mov	r0, r7
    7a64:	bl	579b4 <fputs@plt+0x5239c>
    7a68:	ldr	r3, [pc, #-924]	; 76d4 <fputs@plt+0x20bc>
    7a6c:	cmp	r0, #0
    7a70:	add	r3, pc, r3
    7a74:	str	r0, [r3]
    7a78:	bge	689c <fputs@plt+0x1284>
    7a7c:	bl	77b7c <fputs@plt+0x72564>
    7a80:	cmp	r0, #2
    7a84:	ble	6de0 <fputs@plt+0x17c8>
    7a88:	ldr	r2, [pc, #-952]	; 76d8 <fputs@plt+0x20c0>
    7a8c:	mov	r0, #3
    7a90:	ldr	ip, [pc, #-956]	; 76dc <fputs@plt+0x20c4>
    7a94:	mov	r1, #0
    7a98:	add	r2, pc, r2
    7a9c:	str	r2, [sp, #4]
    7aa0:	ldr	r2, [pc, #-968]	; 76e0 <fputs@plt+0x20c8>
    7aa4:	add	ip, pc, ip
    7aa8:	str	r7, [sp, #8]
    7aac:	movw	r3, #6729	; 0x1a49
    7ab0:	str	ip, [sp]
    7ab4:	add	r2, pc, r2
    7ab8:	bl	76de4 <fputs@plt+0x717cc>
    7abc:	b	6de0 <fputs@plt+0x17c8>
    7ac0:	ldr	r3, [pc, #-996]	; 76e4 <fputs@plt+0x20cc>
    7ac4:	ldr	r2, [pc, #-996]	; 76e8 <fputs@plt+0x20d0>
    7ac8:	add	r3, pc, r3
    7acc:	add	r2, pc, r2
    7ad0:	str	r2, [r3]
    7ad4:	b	689c <fputs@plt+0x1284>
    7ad8:	bl	4afc <geteuid@plt>
    7adc:	cmp	r0, #0
    7ae0:	bne	86c0 <fputs@plt+0x30a8>
    7ae4:	ldr	r3, [pc, #-1024]	; 76ec <fputs@plt+0x20d4>
    7ae8:	mov	r2, #1
    7aec:	add	r3, pc, r3
    7af0:	strb	r2, [r3]
    7af4:	b	689c <fputs@plt+0x1284>
    7af8:	ldr	r3, [pc, #-1040]	; 76f0 <fputs@plt+0x20d8>
    7afc:	ldr	r3, [r4, r3]
    7b00:	ldr	r3, [r3]
    7b04:	cmp	r3, #0
    7b08:	beq	7b18 <fputs@plt+0x2500>
    7b0c:	ldrb	r2, [r3]
    7b10:	cmp	r2, #0
    7b14:	bne	7b2c <fputs@plt+0x2514>
    7b18:	ldr	r7, [pc, #-1068]	; 76f4 <fputs@plt+0x20dc>
    7b1c:	add	r7, pc, r7
    7b20:	ldr	r2, [r7]
    7b24:	cmp	r2, #0
    7b28:	beq	85d4 <fputs@plt+0x2fbc>
    7b2c:	add	r7, sp, #216	; 0xd8
    7b30:	add	r8, sp, #92	; 0x5c
    7b34:	ldr	r2, [pc, #-1092]	; 76f8 <fputs@plt+0x20e0>
    7b38:	str	r3, [r7, #-128]!	; 0xffffff80
    7b3c:	mov	r1, r8
    7b40:	mov	r3, #0
    7b44:	mov	r0, r7
    7b48:	add	r2, pc, r2
    7b4c:	bl	66788 <fputs@plt+0x61170>
    7b50:	ldr	r1, [pc, #-1116]	; 76fc <fputs@plt+0x20e4>
    7b54:	ldr	r2, [pc, #-1116]	; 7700 <fputs@plt+0x20e8>
    7b58:	add	r1, pc, r1
    7b5c:	str	r1, [sp, #40]	; 0x28
    7b60:	add	r2, pc, r2
    7b64:	str	r2, [sp, #44]	; 0x2c
    7b68:	b	7ba0 <fputs@plt+0x2588>
    7b6c:	ldr	r1, [sp, #92]	; 0x5c
    7b70:	bl	4dd8 <__strndup@plt>
    7b74:	subs	r1, r0, #0
    7b78:	beq	800c <fputs@plt+0x29f4>
    7b7c:	ldr	r0, [sp, #40]	; 0x28
    7b80:	bl	74e94 <fputs@plt+0x6f87c>
    7b84:	cmp	r0, #0
    7b88:	blt	8044 <fputs@plt+0x2a2c>
    7b8c:	mov	r0, r7
    7b90:	mov	r1, r8
    7b94:	ldr	r2, [sp, #44]	; 0x2c
    7b98:	mov	r3, #0
    7b9c:	bl	66788 <fputs@plt+0x61170>
    7ba0:	cmp	r0, #0
    7ba4:	bne	7b6c <fputs@plt+0x2554>
    7ba8:	ldr	r3, [pc, #-1196]	; 7704 <fputs@plt+0x20ec>
    7bac:	mov	r2, #1
    7bb0:	add	r3, pc, r3
    7bb4:	strb	r2, [r3]
    7bb8:	b	689c <fputs@plt+0x1284>
    7bbc:	ldr	r3, [pc, #-1212]	; 7708 <fputs@plt+0x20f0>
    7bc0:	ldr	r2, [pc, #-1212]	; 770c <fputs@plt+0x20f4>
    7bc4:	add	r3, pc, r3
    7bc8:	add	r2, pc, r2
    7bcc:	str	r2, [r3]
    7bd0:	b	689c <fputs@plt+0x1284>
    7bd4:	ldr	r0, [pc, #-1228]	; 7710 <fputs@plt+0x20f8>
    7bd8:	add	r0, pc, r0
    7bdc:	bl	5354 <puts@plt>
    7be0:	ldr	r0, [pc, #-1236]	; 7714 <fputs@plt+0x20fc>
    7be4:	add	r0, pc, r0
    7be8:	bl	5354 <puts@plt>
    7bec:	b	6664 <fputs@plt+0x104c>
    7bf0:	ldr	r3, [pc, #-1248]	; 7718 <fputs@plt+0x2100>
    7bf4:	mov	r2, #2
    7bf8:	add	r3, pc, r3
    7bfc:	str	r2, [r3]
    7c00:	b	689c <fputs@plt+0x1284>
    7c04:	ldr	r3, [pc, #-1264]	; 771c <fputs@plt+0x2104>
    7c08:	mov	r2, #1
    7c0c:	add	r3, pc, r3
    7c10:	strb	r2, [r3]
    7c14:	b	689c <fputs@plt+0x1284>
    7c18:	ldr	r3, [pc, #-1280]	; 7720 <fputs@plt+0x2108>
    7c1c:	add	r3, pc, r3
    7c20:	ldr	r3, [r3]
    7c24:	cmp	r3, r7
    7c28:	beq	7d6c <fputs@plt+0x2754>
    7c2c:	ldr	r3, [pc, #-1296]	; 7724 <fputs@plt+0x210c>
    7c30:	add	r3, pc, r3
    7c34:	ldr	r3, [r3]
    7c38:	cmp	r3, r7
    7c3c:	beq	7d6c <fputs@plt+0x2754>
    7c40:	bl	77b7c <fputs@plt+0x72564>
    7c44:	cmp	r0, #2
    7c48:	ble	6de0 <fputs@plt+0x17c8>
    7c4c:	ldr	lr, [pc, #-1324]	; 7728 <fputs@plt+0x2110>
    7c50:	mov	r0, #3
    7c54:	ldr	ip, [pc, #-1328]	; 772c <fputs@plt+0x2114>
    7c58:	mov	r1, r7
    7c5c:	ldr	r2, [pc, #-1332]	; 7730 <fputs@plt+0x2118>
    7c60:	add	lr, pc, lr
    7c64:	add	ip, pc, ip
    7c68:	movw	r3, #6790	; 0x1a86
    7c6c:	add	r2, pc, r2
    7c70:	str	lr, [sp]
    7c74:	str	ip, [sp, #4]
    7c78:	bl	76de4 <fputs@plt+0x717cc>
    7c7c:	b	6de0 <fputs@plt+0x17c8>
    7c80:	bl	6a784 <fputs@plt+0x6516c>
    7c84:	cmp	r0, #0
    7c88:	ldrne	ip, [sp, #36]	; 0x24
    7c8c:	movne	r3, #5
    7c90:	ldreq	r1, [sp, #24]
    7c94:	moveq	r3, #4
    7c98:	strne	r3, [ip]
    7c9c:	streq	r3, [r1]
    7ca0:	b	6e7c <fputs@plt+0x1864>
    7ca4:	ldr	r3, [pc, #-1400]	; 7734 <fputs@plt+0x211c>
    7ca8:	add	r3, pc, r3
    7cac:	ldr	r2, [r3]
    7cb0:	cmp	r2, #2
    7cb4:	movne	r2, #3
    7cb8:	strne	r2, [r3]
    7cbc:	b	6e7c <fputs@plt+0x1864>
    7cc0:	mov	r3, #20
    7cc4:	str	r3, [fp]
    7cc8:	b	6e7c <fputs@plt+0x1864>
    7ccc:	ldr	r3, [pc, #-1436]	; 7738 <fputs@plt+0x2120>
    7cd0:	mov	r2, #2
    7cd4:	add	r3, pc, r3
    7cd8:	str	r2, [r3]
    7cdc:	b	6e7c <fputs@plt+0x1864>
    7ce0:	ldr	r3, [sp, #32]
    7ce4:	mov	r0, #1
    7ce8:	ldr	r1, [pc, #-1460]	; 773c <fputs@plt+0x2124>
    7cec:	ldr	r2, [r3]
    7cf0:	add	r1, pc, r1
    7cf4:	bl	4c94 <__printf_chk@plt>
    7cf8:	b	6664 <fputs@plt+0x104c>
    7cfc:	ldr	r3, [pc, #-1476]	; 7740 <fputs@plt+0x2128>
    7d00:	mov	r2, #3
    7d04:	add	r3, pc, r3
    7d08:	str	r2, [r3]
    7d0c:	b	6e7c <fputs@plt+0x1864>
    7d10:	ldr	r3, [r3, #16]
    7d14:	cmp	r3, #1
    7d18:	bne	7edc <fputs@plt+0x28c4>
    7d1c:	ldr	r1, [sp, #32]
    7d20:	cmp	r1, #0
    7d24:	beq	8790 <fputs@plt+0x3178>
    7d28:	ldr	r3, [pc, #-1516]	; 7744 <fputs@plt+0x212c>
    7d2c:	ldr	r1, [r7]
    7d30:	add	r3, pc, r3
    7d34:	ldr	r0, [sp, #32]
    7d38:	ldr	r3, [r3]
    7d3c:	add	r1, r5, r1, lsl #2
    7d40:	ldr	r3, [r3, #12]
    7d44:	blx	r3
    7d48:	b	6ba8 <fputs@plt+0x1590>
    7d4c:	ldr	r0, [pc, #-1548]	; 7748 <fputs@plt+0x2130>
    7d50:	movw	r2, #7399	; 0x1ce7
    7d54:	ldr	r1, [pc, #-1552]	; 774c <fputs@plt+0x2134>
    7d58:	ldr	r3, [pc, #-1552]	; 7750 <fputs@plt+0x2138>
    7d5c:	add	r0, pc, r0
    7d60:	add	r1, pc, r1
    7d64:	add	r3, pc, r3
    7d68:	bl	76e48 <fputs@plt+0x71830>
    7d6c:	mov	r8, #1
    7d70:	b	6624 <fputs@plt+0x100c>
    7d74:	ldr	r2, [r3, #8]
    7d78:	cmp	r6, r2
    7d7c:	bge	7d10 <fputs@plt+0x26f8>
    7d80:	bl	77b7c <fputs@plt+0x72564>
    7d84:	cmp	r0, #2
    7d88:	ble	6de0 <fputs@plt+0x17c8>
    7d8c:	ldr	lr, [pc, #-1600]	; 7754 <fputs@plt+0x213c>
    7d90:	mov	r0, #3
    7d94:	ldr	ip, [pc, #-1604]	; 7758 <fputs@plt+0x2140>
    7d98:	mov	r1, #0
    7d9c:	ldr	r2, [pc, #-1608]	; 775c <fputs@plt+0x2144>
    7da0:	add	lr, pc, lr
    7da4:	add	ip, pc, ip
    7da8:	movw	r3, #7384	; 0x1cd8
    7dac:	add	r2, pc, r2
    7db0:	str	lr, [sp]
    7db4:	str	ip, [sp, #4]
    7db8:	bl	76de4 <fputs@plt+0x717cc>
    7dbc:	b	6de0 <fputs@plt+0x17c8>
    7dc0:	ldr	r2, [r3, #8]
    7dc4:	cmp	r6, r2
    7dc8:	ble	7d10 <fputs@plt+0x26f8>
    7dcc:	bl	77b7c <fputs@plt+0x72564>
    7dd0:	cmp	r0, #2
    7dd4:	ble	6de0 <fputs@plt+0x17c8>
    7dd8:	ldr	lr, [pc, #-1664]	; 7760 <fputs@plt+0x2148>
    7ddc:	mov	r0, #3
    7de0:	ldr	ip, [pc, #-1668]	; 7764 <fputs@plt+0x214c>
    7de4:	mov	r1, #0
    7de8:	ldr	r2, [pc, #-1672]	; 7768 <fputs@plt+0x2150>
    7dec:	add	lr, pc, lr
    7df0:	add	ip, pc, ip
    7df4:	movw	r3, #7392	; 0x1ce0
    7df8:	add	r2, pc, r2
    7dfc:	str	lr, [sp]
    7e00:	str	ip, [sp, #4]
    7e04:	bl	76de4 <fputs@plt+0x717cc>
    7e08:	b	6de0 <fputs@plt+0x17c8>
    7e0c:	mov	r4, r0
    7e10:	b	6c44 <fputs@plt+0x162c>
    7e14:	ldr	r1, [pc, #-1712]	; 776c <fputs@plt+0x2154>
    7e18:	mov	r0, r7
    7e1c:	add	r1, pc, r1
    7e20:	bl	518c <strstr@plt>
    7e24:	cmp	r0, #0
    7e28:	beq	6864 <fputs@plt+0x124c>
    7e2c:	ldr	ip, [pc, #-1732]	; 7770 <fputs@plt+0x2158>
    7e30:	mov	lr, #19
    7e34:	ldr	r2, [pc, #-1736]	; 7774 <fputs@plt+0x215c>
    7e38:	mov	r0, r6
    7e3c:	add	ip, pc, ip
    7e40:	ldr	r3, [pc, #-1744]	; 7778 <fputs@plt+0x2160>
    7e44:	str	r8, [sp]
    7e48:	mov	r1, r5
    7e4c:	add	r2, pc, r2
    7e50:	add	r3, pc, r3
    7e54:	str	lr, [ip]
    7e58:	bl	4e8c <getopt_long@plt>
    7e5c:	cmp	r0, #0
    7e60:	blt	833c <fputs@plt+0x2d24>
    7e64:	cmp	r0, #63	; 0x3f
    7e68:	beq	6de0 <fputs@plt+0x17c8>
    7e6c:	cmp	r0, #256	; 0x100
    7e70:	bne	8390 <fputs@plt+0x2d78>
    7e74:	ldr	r3, [sp, #32]
    7e78:	mov	r0, #1
    7e7c:	ldr	r1, [pc, #-1800]	; 777c <fputs@plt+0x2164>
    7e80:	ldr	r2, [r3]
    7e84:	add	r1, pc, r1
    7e88:	bl	4c94 <__printf_chk@plt>
    7e8c:	b	6664 <fputs@plt+0x104c>
    7e90:	ldr	r0, [pc, #-1816]	; 7780 <fputs@plt+0x2168>
    7e94:	movw	r1, #6541	; 0x198d
    7e98:	ldr	r2, [pc, #-1820]	; 7784 <fputs@plt+0x216c>
    7e9c:	add	r0, pc, r0
    7ea0:	add	r2, pc, r2
    7ea4:	bl	76f1c <fputs@plt+0x71904>
    7ea8:	b	7a14 <fputs@plt+0x23fc>
    7eac:	ldr	r0, [pc, #-1836]	; 7788 <fputs@plt+0x2170>
    7eb0:	mov	r1, r5
    7eb4:	add	r0, pc, r0
    7eb8:	bl	500c <execv@plt>
    7ebc:	bl	77b7c <fputs@plt+0x72564>
    7ec0:	cmp	r0, #2
    7ec4:	bgt	8250 <fputs@plt+0x2c38>
    7ec8:	mvn	r8, #4
    7ecc:	b	6668 <fputs@plt+0x1050>
    7ed0:	cmp	r0, #102	; 0x66
    7ed4:	bne	6fb8 <fputs@plt+0x19a0>
    7ed8:	b	6e7c <fputs@plt+0x1864>
    7edc:	bl	68e68 <fputs@plt+0x63850>
    7ee0:	cmp	r0, #0
    7ee4:	ble	8284 <fputs@plt+0x2c6c>
    7ee8:	bl	77b7c <fputs@plt+0x72564>
    7eec:	cmp	r0, #5
    7ef0:	ble	6664 <fputs@plt+0x104c>
    7ef4:	ldr	lr, [pc, #-1904]	; 778c <fputs@plt+0x2174>
    7ef8:	mov	r0, #6
    7efc:	ldr	ip, [pc, #-1908]	; 7790 <fputs@plt+0x2178>
    7f00:	mov	r1, #0
    7f04:	ldr	r2, [pc, #-1912]	; 7794 <fputs@plt+0x217c>
    7f08:	add	lr, pc, lr
    7f0c:	add	ip, pc, ip
    7f10:	movw	r3, #7412	; 0x1cf4
    7f14:	add	r2, pc, r2
    7f18:	str	lr, [sp]
    7f1c:	str	ip, [sp, #4]
    7f20:	bl	76de4 <fputs@plt+0x717cc>
    7f24:	b	6664 <fputs@plt+0x104c>
    7f28:	bl	7863c <fputs@plt+0x73024>
    7f2c:	b	725c <fputs@plt+0x1c44>
    7f30:	ldr	lr, [pc, #-1952]	; 7798 <fputs@plt+0x2180>
    7f34:	mov	r0, #3
    7f38:	ldr	ip, [pc, #-1956]	; 779c <fputs@plt+0x2184>
    7f3c:	mov	r1, #0
    7f40:	ldr	r2, [pc, #-1960]	; 77a0 <fputs@plt+0x2188>
    7f44:	add	lr, pc, lr
    7f48:	add	ip, pc, ip
    7f4c:	movw	r3, #7572	; 0x1d94
    7f50:	add	r2, pc, r2
    7f54:	str	lr, [sp]
    7f58:	str	ip, [sp, #4]
    7f5c:	bl	76de4 <fputs@plt+0x717cc>
    7f60:	b	6c18 <fputs@plt+0x1600>
    7f64:	ldr	r3, [pc, #-1992]	; 77a4 <fputs@plt+0x218c>
    7f68:	ldr	r1, [pc, #-1992]	; 77a8 <fputs@plt+0x2190>
    7f6c:	add	r3, pc, r3
    7f70:	add	r1, pc, r1
    7f74:	ldr	r0, [r3]
    7f78:	bl	74b40 <fputs@plt+0x6f528>
    7f7c:	subs	r7, r0, #0
    7f80:	beq	8760 <fputs@plt+0x3148>
    7f84:	ldr	r3, [pc, #-2016]	; 77ac <fputs@plt+0x2194>
    7f88:	ldr	r2, [pc, #-2016]	; 77b0 <fputs@plt+0x2198>
    7f8c:	add	r3, pc, r3
    7f90:	add	r2, pc, r2
    7f94:	ldr	r3, [r3]
    7f98:	ldrd	r0, [r2]
    7f9c:	cmp	r3, #2
    7fa0:	moveq	r2, #72	; 0x48
    7fa4:	beq	7fc0 <fputs@plt+0x29a8>
    7fa8:	cmp	r3, #3
    7fac:	moveq	r2, #80	; 0x50
    7fb0:	beq	7fc0 <fputs@plt+0x29a8>
    7fb4:	cmp	r3, #5
    7fb8:	movne	r2, #114	; 0x72
    7fbc:	moveq	r2, #75	; 0x4b
    7fc0:	ldr	ip, [pc, #-2068]	; 77b4 <fputs@plt+0x219c>
    7fc4:	ldr	r3, [pc, #-2068]	; 77b8 <fputs@plt+0x21a0>
    7fc8:	add	ip, pc, ip
    7fcc:	str	r7, [sp, #4]
    7fd0:	add	r3, pc, r3
    7fd4:	ldrb	ip, [ip]
    7fd8:	ldrb	r3, [r3]
    7fdc:	eor	ip, ip, #1
    7fe0:	str	ip, [sp]
    7fe4:	bl	d4d8 <fputs@plt+0x7ec0>
    7fe8:	subs	r4, r0, #0
    7fec:	blt	82f4 <fputs@plt+0x2cdc>
    7ff0:	bl	77b7c <fputs@plt+0x72564>
    7ff4:	cmp	r0, #5
    7ff8:	bgt	83d8 <fputs@plt+0x2dc0>
    7ffc:	mov	r8, #0
    8000:	mov	r0, r7
    8004:	bl	4e5c <free@plt>
    8008:	b	6668 <fputs@plt+0x1050>
    800c:	ldr	r0, [pc, #-2136]	; 77bc <fputs@plt+0x21a4>
    8010:	movw	r1, #6581	; 0x19b5
    8014:	ldr	r2, [pc, #-2140]	; 77c0 <fputs@plt+0x21a8>
    8018:	add	r0, pc, r0
    801c:	add	r2, pc, r2
    8020:	bl	76f1c <fputs@plt+0x71904>
    8024:	b	6618 <fputs@plt+0x1000>
    8028:	ldr	r0, [pc, #-2156]	; 77c4 <fputs@plt+0x21ac>
    802c:	movw	r1, #6754	; 0x1a62
    8030:	ldr	r2, [pc, #-2160]	; 77c8 <fputs@plt+0x21b0>
    8034:	add	r0, pc, r0
    8038:	add	r2, pc, r2
    803c:	bl	76f1c <fputs@plt+0x71904>
    8040:	b	6618 <fputs@plt+0x1000>
    8044:	ldr	r0, [pc, #-2176]	; 77cc <fputs@plt+0x21b4>
    8048:	movw	r1, #6584	; 0x19b8
    804c:	ldr	r2, [pc, #-2180]	; 77d0 <fputs@plt+0x21b8>
    8050:	add	r0, pc, r0
    8054:	add	r2, pc, r2
    8058:	bl	76f1c <fputs@plt+0x71904>
    805c:	b	6618 <fputs@plt+0x1000>
    8060:	ldr	r1, [sp, #32]
    8064:	mov	r0, #1
    8068:	ldr	r2, [r1]
    806c:	ldr	r1, [pc, #-2208]	; 77d4 <fputs@plt+0x21bc>
    8070:	add	r1, pc, r1
    8074:	bl	4c94 <__printf_chk@plt>
    8078:	b	6664 <fputs@plt+0x104c>
    807c:	ldr	ip, [sp, #24]
    8080:	mov	r2, #1
    8084:	strb	r2, [ip]
    8088:	b	70b8 <fputs@plt+0x1aa0>
    808c:	bl	53020 <fputs@plt+0x4da08>
    8090:	cmp	r0, #0
    8094:	ble	8640 <fputs@plt+0x3028>
    8098:	bl	77b7c <fputs@plt+0x72564>
    809c:	cmp	r0, #6
    80a0:	ble	71b4 <fputs@plt+0x1b9c>
    80a4:	ldr	lr, [pc, #-2260]	; 77d8 <fputs@plt+0x21c0>
    80a8:	mov	r0, #7
    80ac:	ldr	ip, [pc, #-2264]	; 77dc <fputs@plt+0x21c4>
    80b0:	mov	r1, #0
    80b4:	ldr	r2, [pc, #-2268]	; 77e0 <fputs@plt+0x21c8>
    80b8:	add	lr, pc, lr
    80bc:	add	ip, pc, ip
    80c0:	movw	r3, #7608	; 0x1db8
    80c4:	add	r2, pc, r2
    80c8:	str	lr, [sp]
    80cc:	str	ip, [sp, #4]
    80d0:	bl	76de4 <fputs@plt+0x717cc>
    80d4:	b	71b4 <fputs@plt+0x1b9c>
    80d8:	ldr	r3, [pc, #-2104]	; 78a8 <fputs@plt+0x2290>
    80dc:	ldr	r7, [r4, r3]
    80e0:	ldr	r3, [r7]
    80e4:	cmp	r6, r3
    80e8:	ble	8224 <fputs@plt+0x2c0c>
    80ec:	ldr	r2, [pc, #-2320]	; 77e4 <fputs@plt+0x21cc>
    80f0:	add	r2, pc, r2
    80f4:	ldr	r2, [r2]
    80f8:	cmp	r2, #20
    80fc:	beq	8224 <fputs@plt+0x2c0c>
    8100:	ldr	sl, [r5, r3, lsl #2]
    8104:	cmp	sl, #0
    8108:	beq	8a94 <fputs@plt+0x347c>
    810c:	ldrb	r3, [sl]
    8110:	cmp	r3, #110	; 0x6e
    8114:	bne	8474 <fputs@plt+0x2e5c>
    8118:	ldrb	r3, [sl, #1]
    811c:	cmp	r3, #111	; 0x6f
    8120:	bne	8474 <fputs@plt+0x2e5c>
    8124:	ldrb	r3, [sl, #2]
    8128:	cmp	r3, #119	; 0x77
    812c:	bne	8474 <fputs@plt+0x2e5c>
    8130:	ldrb	r3, [sl, #3]
    8134:	cmp	r3, #0
    8138:	bne	8474 <fputs@plt+0x2e5c>
    813c:	ldr	r1, [pc, #-2396]	; 77e8 <fputs@plt+0x21d0>
    8140:	mov	r2, #0
    8144:	mov	r3, #0
    8148:	add	r1, pc, r1
    814c:	strd	r2, [r1]
    8150:	ldr	r3, [r7]
    8154:	cmp	r6, r3
    8158:	ble	8170 <fputs@plt+0x2b58>
    815c:	ldr	r2, [pc, #-2424]	; 77ec <fputs@plt+0x21d4>
    8160:	add	r2, pc, r2
    8164:	ldr	r2, [r2]
    8168:	cmp	r2, #20
    816c:	beq	868c <fputs@plt+0x3074>
    8170:	add	r3, r3, #1
    8174:	cmp	r6, r3
    8178:	ldrgt	r2, [pc, #-2448]	; 77f0 <fputs@plt+0x21d8>
    817c:	addgt	r3, r5, r3, lsl #2
    8180:	addgt	r2, pc, r2
    8184:	strgt	r3, [r2]
    8188:	str	r6, [r7]
    818c:	mov	r8, #1
    8190:	b	6624 <fputs@plt+0x100c>
    8194:	ldr	lr, [pc, #-2472]	; 77f4 <fputs@plt+0x21dc>
    8198:	mov	r1, r8
    819c:	ldr	ip, [pc, #-2476]	; 77f8 <fputs@plt+0x21e0>
    81a0:	mov	r0, #3
    81a4:	ldr	r2, [pc, #-2480]	; 77fc <fputs@plt+0x21e4>
    81a8:	add	lr, pc, lr
    81ac:	add	ip, pc, ip
    81b0:	movw	r3, #7482	; 0x1d3a
    81b4:	add	r2, pc, r2
    81b8:	str	lr, [sp]
    81bc:	str	ip, [sp, #4]
    81c0:	bl	76de4 <fputs@plt+0x717cc>
    81c4:	b	6ba8 <fputs@plt+0x1590>
    81c8:	ldr	r0, [pc, #-2512]	; 7800 <fputs@plt+0x21e8>
    81cc:	movw	r1, #7713	; 0x1e21
    81d0:	ldr	r2, [pc, #-2516]	; 7804 <fputs@plt+0x21ec>
    81d4:	add	r0, pc, r0
    81d8:	add	r2, pc, r2
    81dc:	bl	76f1c <fputs@plt+0x71904>
    81e0:	b	6ba8 <fputs@plt+0x1590>
    81e4:	bl	77b7c <fputs@plt+0x72564>
    81e8:	cmp	r0, #2
    81ec:	ble	6de0 <fputs@plt+0x17c8>
    81f0:	ldr	lr, [pc, #-2544]	; 7808 <fputs@plt+0x21f0>
    81f4:	mov	r0, #3
    81f8:	ldr	ip, [pc, #-2548]	; 780c <fputs@plt+0x21f4>
    81fc:	mov	r1, #0
    8200:	ldr	r2, [pc, #-2552]	; 7810 <fputs@plt+0x21f8>
    8204:	add	lr, pc, lr
    8208:	add	ip, pc, ip
    820c:	movw	r3, #7359	; 0x1cbf
    8210:	add	r2, pc, r2
    8214:	str	lr, [sp]
    8218:	str	ip, [sp, #4]
    821c:	bl	76de4 <fputs@plt+0x717cc>
    8220:	b	6de0 <fputs@plt+0x17c8>
    8224:	mov	r0, #0
    8228:	bl	6ff34 <fputs@plt+0x6a91c>
    822c:	ldr	ip, [pc, #-2592]	; 7814 <fputs@plt+0x21fc>
    8230:	mov	r2, #34560	; 0x8700
    8234:	movt	r2, #915	; 0x393
    8238:	mov	r3, #0
    823c:	add	ip, pc, ip
    8240:	adds	r0, r0, r2
    8244:	adc	r1, r1, r3
    8248:	strd	r0, [ip]
    824c:	b	8150 <fputs@plt+0x2b38>
    8250:	ldr	lr, [pc, #-2624]	; 7818 <fputs@plt+0x2200>
    8254:	mov	r0, #3
    8258:	ldr	ip, [pc, #-2628]	; 781c <fputs@plt+0x2204>
    825c:	mov	r1, #0
    8260:	ldr	r2, [pc, #-2632]	; 7820 <fputs@plt+0x2208>
    8264:	add	lr, pc, lr
    8268:	add	ip, pc, ip
    826c:	movw	r3, #7197	; 0x1c1d
    8270:	add	r2, pc, r2
    8274:	str	lr, [sp]
    8278:	str	ip, [sp, #4]
    827c:	bl	76de4 <fputs@plt+0x717cc>
    8280:	b	7ec8 <fputs@plt+0x28b0>
    8284:	ldr	r3, [pc, #-2664]	; 7824 <fputs@plt+0x220c>
    8288:	add	r3, pc, r3
    828c:	ldr	r3, [r3]
    8290:	ldr	r3, [r3, #16]
    8294:	cmp	r3, #2
    8298:	beq	8628 <fputs@plt+0x3010>
    829c:	ldr	r2, [sp, #32]
    82a0:	cmp	r2, #0
    82a4:	bne	7d28 <fputs@plt+0x2710>
    82a8:	bl	77b7c <fputs@plt+0x72564>
    82ac:	cmp	r0, #2
    82b0:	ble	7ec8 <fputs@plt+0x28b0>
    82b4:	ldr	lr, [pc, #-2708]	; 7828 <fputs@plt+0x2210>
    82b8:	mov	r1, r8
    82bc:	ldr	ip, [pc, #-2712]	; 782c <fputs@plt+0x2214>
    82c0:	mov	r0, #3
    82c4:	ldr	r2, [pc, #-2716]	; 7830 <fputs@plt+0x2218>
    82c8:	add	lr, pc, lr
    82cc:	add	ip, pc, ip
    82d0:	movw	r3, #7417	; 0x1cf9
    82d4:	add	r2, pc, r2
    82d8:	str	lr, [sp]
    82dc:	str	ip, [sp, #4]
    82e0:	bl	76de4 <fputs@plt+0x717cc>
    82e4:	b	7ec8 <fputs@plt+0x28b0>
    82e8:	mov	r0, r6
    82ec:	bl	1595c <fputs@plt+0x10344>
    82f0:	b	6ba8 <fputs@plt+0x1590>
    82f4:	bl	77b7c <fputs@plt+0x72564>
    82f8:	cmp	r0, #3
    82fc:	ble	8330 <fputs@plt+0x2d18>
    8300:	ldr	lr, [pc, #-2772]	; 7834 <fputs@plt+0x221c>
    8304:	mov	r1, r4
    8308:	ldr	ip, [pc, #-2776]	; 7838 <fputs@plt+0x2220>
    830c:	mov	r0, #4
    8310:	ldr	r2, [pc, #-2780]	; 783c <fputs@plt+0x2224>
    8314:	add	lr, pc, lr
    8318:	add	ip, pc, ip
    831c:	movw	r3, #7593	; 0x1da9
    8320:	add	r2, pc, r2
    8324:	str	lr, [sp]
    8328:	str	ip, [sp, #4]
    832c:	bl	76de4 <fputs@plt+0x717cc>
    8330:	mov	r0, r7
    8334:	bl	4e5c <free@plt>
    8338:	b	7178 <fputs@plt+0x1b60>
    833c:	ldr	r3, [pc, #-2716]	; 78a8 <fputs@plt+0x2290>
    8340:	ldr	r3, [r4, r3]
    8344:	ldr	r3, [r3]
    8348:	cmp	r6, r3
    834c:	ble	7d6c <fputs@plt+0x2754>
    8350:	bl	77b7c <fputs@plt+0x72564>
    8354:	cmp	r0, #2
    8358:	ble	6de0 <fputs@plt+0x17c8>
    835c:	ldr	lr, [pc, #-2852]	; 7840 <fputs@plt+0x2228>
    8360:	mov	r0, #3
    8364:	ldr	ip, [pc, #-2856]	; 7844 <fputs@plt+0x222c>
    8368:	mov	r1, #0
    836c:	ldr	r2, [pc, #-2860]	; 7848 <fputs@plt+0x2230>
    8370:	add	lr, pc, lr
    8374:	add	ip, pc, ip
    8378:	movw	r3, #7156	; 0x1bf4
    837c:	add	r2, pc, r2
    8380:	str	lr, [sp]
    8384:	str	ip, [sp, #4]
    8388:	bl	76de4 <fputs@plt+0x717cc>
    838c:	b	6de0 <fputs@plt+0x17c8>
    8390:	ldr	r0, [pc, #-2892]	; 784c <fputs@plt+0x2234>
    8394:	movw	r2, #7152	; 0x1bf0
    8398:	ldr	r1, [pc, #-2896]	; 7850 <fputs@plt+0x2238>
    839c:	ldr	r3, [pc, #-2896]	; 7854 <fputs@plt+0x223c>
    83a0:	add	r0, pc, r0
    83a4:	add	r1, pc, r1
    83a8:	add	r3, pc, r3
    83ac:	bl	76e48 <fputs@plt+0x71830>
    83b0:	ldr	r3, [pc, #-2912]	; 7858 <fputs@plt+0x2240>
    83b4:	ldr	r1, [pc, r3]
    83b8:	sub	r3, r1, #3
    83bc:	cmp	r3, #1
    83c0:	bhi	6c0c <fputs@plt+0x15f4>
    83c4:	mov	r0, r6
    83c8:	bl	e840 <fputs@plt+0x9228>
    83cc:	subs	r8, r0, #0
    83d0:	bge	6668 <fputs@plt+0x1050>
    83d4:	b	6c0c <fputs@plt+0x15f4>
    83d8:	ldr	r3, [pc, #-2948]	; 785c <fputs@plt+0x2244>
    83dc:	add	r0, sp, #168	; 0xa8
    83e0:	mov	r1, #42	; 0x2a
    83e4:	add	r3, pc, r3
    83e8:	ldrd	r2, [r3]
    83ec:	bl	70160 <fputs@plt+0x6ab48>
    83f0:	ldr	r2, [pc, #-2968]	; 7860 <fputs@plt+0x2248>
    83f4:	mov	r1, #0
    83f8:	ldr	ip, [pc, #-2972]	; 7864 <fputs@plt+0x224c>
    83fc:	movw	r3, #7598	; 0x1dae
    8400:	add	r2, pc, r2
    8404:	str	r2, [sp, #4]
    8408:	ldr	r2, [pc, #-2984]	; 7868 <fputs@plt+0x2250>
    840c:	add	ip, pc, ip
    8410:	str	r0, [sp, #8]
    8414:	mov	r0, #6
    8418:	str	ip, [sp]
    841c:	add	r2, pc, r2
    8420:	bl	76de4 <fputs@plt+0x717cc>
    8424:	b	7ffc <fputs@plt+0x29e4>
    8428:	ldr	r3, [pc, #-3012]	; 786c <fputs@plt+0x2254>
    842c:	add	r3, pc, r3
    8430:	ldrb	r3, [r3]
    8434:	cmp	r3, #0
    8438:	beq	8780 <fputs@plt+0x3168>
    843c:	mov	r8, #0
    8440:	mov	r0, r8
    8444:	bl	7babc <fputs@plt+0x764a4>
    8448:	cmp	r0, #0
    844c:	beq	8454 <fputs@plt+0x2e3c>
    8450:	bl	5354 <puts@plt>
    8454:	add	r8, r8, #1
    8458:	cmp	r8, #13
    845c:	bne	8440 <fputs@plt+0x2e28>
    8460:	mov	r8, #0
    8464:	b	7a18 <fputs@plt+0x2400>
    8468:	mvn	r8, #11
    846c:	b	7a18 <fputs@plt+0x2400>
    8470:	bl	524c <__stack_chk_fail@plt>
    8474:	mov	r0, sl
    8478:	mov	r1, #58	; 0x3a
    847c:	bl	4cb8 <strchr@plt>
    8480:	cmp	r0, #0
    8484:	beq	8850 <fputs@plt+0x3238>
    8488:	add	r8, sp, #124	; 0x7c
    848c:	mov	r3, #0
    8490:	mov	r1, r3
    8494:	mov	r2, #44	; 0x2c
    8498:	mov	r0, r8
    849c:	add	ip, sp, #72	; 0x48
    84a0:	str	r3, [sp, #72]	; 0x48
    84a4:	str	ip, [sp, #32]
    84a8:	str	r3, [sp, #20]
    84ac:	bl	4d54 <memset@plt>
    84b0:	bl	55b8 <__errno_location@plt>
    84b4:	ldr	r3, [sp, #20]
    84b8:	add	r1, sp, #72	; 0x48
    84bc:	mov	r2, #10
    84c0:	str	r3, [r0]
    84c4:	mov	fp, r0
    84c8:	mov	r0, sl
    84cc:	bl	5090 <strtol@plt>
    84d0:	ldr	r3, [fp]
    84d4:	cmp	r3, #0
    84d8:	mov	sl, r0
    84dc:	bgt	87dc <fputs@plt+0x31c4>
    84e0:	ldr	r0, [sp, #72]	; 0x48
    84e4:	ldrb	r3, [r0]
    84e8:	cmp	r3, #58	; 0x3a
    84ec:	bne	87dc <fputs@plt+0x31c4>
    84f0:	cmp	sl, #23
    84f4:	bhi	87dc <fputs@plt+0x31c4>
    84f8:	add	r0, r0, #1
    84fc:	add	r1, sp, #72	; 0x48
    8500:	mov	r2, #10
    8504:	bl	5090 <strtol@plt>
    8508:	ldr	r3, [fp]
    850c:	cmp	r3, #0
    8510:	str	r0, [sp, #32]
    8514:	bgt	87dc <fputs@plt+0x31c4>
    8518:	ldr	r3, [sp, #72]	; 0x48
    851c:	ldrb	r0, [r3]
    8520:	cmp	r0, #0
    8524:	bne	87dc <fputs@plt+0x31c4>
    8528:	ldr	r1, [sp, #32]
    852c:	cmp	r1, #59	; 0x3b
    8530:	bhi	87dc <fputs@plt+0x31c4>
    8534:	bl	6ff34 <fputs@plt+0x6a91c>
    8538:	mov	r3, #0
    853c:	movw	r2, #16960	; 0x4240
    8540:	movt	r2, #15
    8544:	strd	r0, [sp, #24]
    8548:	bl	7fb48 <fputs@plt+0x7a530>
    854c:	add	r3, sp, #216	; 0xd8
    8550:	mov	r1, r8
    8554:	str	r0, [r3, #-140]!	; 0xffffff74
    8558:	mov	r0, r3
    855c:	bl	4af0 <localtime_r@plt>
    8560:	cmp	r0, #0
    8564:	beq	8a74 <fputs@plt+0x345c>
    8568:	ldr	r2, [sp, #32]
    856c:	mov	r0, r8
    8570:	mov	r3, #0
    8574:	str	sl, [sp, #132]	; 0x84
    8578:	str	r3, [sp, #124]	; 0x7c
    857c:	str	r2, [sp, #128]	; 0x80
    8580:	bl	4d48 <mktime@plt>
    8584:	cmp	r0, #0
    8588:	str	r0, [sp, #76]	; 0x4c
    858c:	beq	8a2c <fputs@plt+0x3414>
    8590:	movw	r2, #16960	; 0x4240
    8594:	movt	r2, #15
    8598:	mov	sl, #24576	; 0x6000
    859c:	mov	fp, #20
    85a0:	smull	r2, r3, r0, r2
    85a4:	movt	sl, #7639	; 0x1dd7
    85a8:	ldrd	r0, [sp, #24]
    85ac:	b	85b8 <fputs@plt+0x2fa0>
    85b0:	adds	r2, r2, sl
    85b4:	adc	r3, r3, fp
    85b8:	cmp	r1, r3
    85bc:	cmpeq	r0, r2
    85c0:	bcs	85b0 <fputs@plt+0x2f98>
    85c4:	ldr	r1, [pc, #-3420]	; 7870 <fputs@plt+0x2258>
    85c8:	add	r1, pc, r1
    85cc:	strd	r2, [r1]
    85d0:	b	8150 <fputs@plt+0x2b38>
    85d4:	mov	r0, #1
    85d8:	mov	r1, #4
    85dc:	bl	4d18 <calloc@plt>
    85e0:	cmp	r0, #0
    85e4:	str	r0, [r7]
    85e8:	bne	7ba8 <fputs@plt+0x2590>
    85ec:	ldr	r0, [pc, #-3456]	; 7874 <fputs@plt+0x225c>
    85f0:	movw	r1, #6571	; 0x19ab
    85f4:	ldr	r2, [pc, #-3460]	; 7878 <fputs@plt+0x2260>
    85f8:	add	r0, pc, r0
    85fc:	add	r2, pc, r2
    8600:	bl	76f1c <fputs@plt+0x71904>
    8604:	b	6618 <fputs@plt+0x1000>
    8608:	ldr	r0, [pc, #-3476]	; 787c <fputs@plt+0x2264>
    860c:	movw	r2, #7164	; 0x1bfc
    8610:	ldr	r1, [pc, #-3480]	; 7880 <fputs@plt+0x2268>
    8614:	ldr	r3, [pc, #-3480]	; 7884 <fputs@plt+0x226c>
    8618:	add	r0, pc, r0
    861c:	add	r1, pc, r1
    8620:	add	r3, pc, r3
    8624:	bl	76bb0 <fputs@plt+0x71598>
    8628:	ldr	r3, [pc, #-3496]	; 7888 <fputs@plt+0x2270>
    862c:	add	r3, pc, r3
    8630:	ldr	r3, [r3]
    8634:	cmp	r3, #0
    8638:	bgt	7d28 <fputs@plt+0x2710>
    863c:	b	829c <fputs@plt+0x2c84>
    8640:	bl	7eff8 <fputs@plt+0x799e0>
    8644:	subs	r4, r0, #0
    8648:	bge	71b4 <fputs@plt+0x1b9c>
    864c:	bl	77b7c <fputs@plt+0x72564>
    8650:	cmp	r0, #3
    8654:	ble	71b4 <fputs@plt+0x1b9c>
    8658:	ldr	lr, [pc, #-3540]	; 788c <fputs@plt+0x2274>
    865c:	mov	r1, r4
    8660:	ldr	ip, [pc, #-3544]	; 7890 <fputs@plt+0x2278>
    8664:	mov	r0, #4
    8668:	ldr	r2, [pc, #-3548]	; 7894 <fputs@plt+0x227c>
    866c:	add	lr, pc, lr
    8670:	add	ip, pc, ip
    8674:	movw	r3, #7612	; 0x1dbc
    8678:	add	r2, pc, r2
    867c:	str	lr, [sp]
    8680:	str	ip, [sp, #4]
    8684:	bl	76de4 <fputs@plt+0x717cc>
    8688:	b	71b4 <fputs@plt+0x1b9c>
    868c:	ldr	r2, [pc, #-3580]	; 7898 <fputs@plt+0x2280>
    8690:	add	r3, r5, r3, lsl #2
    8694:	add	r2, pc, r2
    8698:	str	r3, [r2]
    869c:	b	8188 <fputs@plt+0x2b70>
    86a0:	bl	77b7c <fputs@plt+0x72564>
    86a4:	cmp	r0, #2
    86a8:	bgt	88d0 <fputs@plt+0x32b8>
    86ac:	bl	77b7c <fputs@plt+0x72564>
    86b0:	cmp	r0, #5
    86b4:	bgt	889c <fputs@plt+0x3284>
    86b8:	mvn	r8, #21
    86bc:	b	7a18 <fputs@plt+0x2400>
    86c0:	bl	77b7c <fputs@plt+0x72564>
    86c4:	cmp	r0, #2
    86c8:	ble	6c18 <fputs@plt+0x1600>
    86cc:	ldr	lr, [pc, #-3640]	; 789c <fputs@plt+0x2284>
    86d0:	mov	r0, #3
    86d4:	ldr	ip, [pc, #-3644]	; 78a0 <fputs@plt+0x2288>
    86d8:	mov	r1, #0
    86dc:	ldr	r2, [pc, #-3648]	; 78a4 <fputs@plt+0x228c>
    86e0:	add	lr, pc, lr
    86e4:	add	ip, pc, ip
    86e8:	movw	r3, #6761	; 0x1a69
    86ec:	add	r2, pc, r2
    86f0:	str	lr, [sp]
    86f4:	str	ip, [sp, #4]
    86f8:	bl	76de4 <fputs@plt+0x717cc>
    86fc:	b	6c18 <fputs@plt+0x1600>
    8700:	ldr	r3, [pc, #-3680]	; 78a8 <fputs@plt+0x2290>
    8704:	ldr	r7, [r4, r3]
    8708:	ldr	r3, [r7]
    870c:	cmp	r6, r3
    8710:	bgt	8908 <fputs@plt+0x32f0>
    8714:	bl	77b7c <fputs@plt+0x72564>
    8718:	cmp	r0, #2
    871c:	ble	6de0 <fputs@plt+0x17c8>
    8720:	ldr	r1, [sp, #32]
    8724:	mov	r0, #3
    8728:	ldr	r2, [pc, #-3716]	; 78ac <fputs@plt+0x2294>
    872c:	movw	r3, #7095	; 0x1bb7
    8730:	ldr	ip, [pc, #-3720]	; 78b0 <fputs@plt+0x2298>
    8734:	ldr	lr, [r1]
    8738:	add	r2, pc, r2
    873c:	str	r2, [sp, #4]
    8740:	add	ip, pc, ip
    8744:	ldr	r2, [pc, #-3736]	; 78b4 <fputs@plt+0x229c>
    8748:	mov	r1, #0
    874c:	str	lr, [sp, #8]
    8750:	str	ip, [sp]
    8754:	add	r2, pc, r2
    8758:	bl	76de4 <fputs@plt+0x717cc>
    875c:	b	6de0 <fputs@plt+0x17c8>
    8760:	ldr	r0, [pc, #-3760]	; 78b8 <fputs@plt+0x22a0>
    8764:	movw	r1, #7581	; 0x1d9d
    8768:	ldr	r2, [pc, #-3764]	; 78bc <fputs@plt+0x22a4>
    876c:	add	r0, pc, r0
    8770:	add	r2, pc, r2
    8774:	bl	76f1c <fputs@plt+0x71904>
    8778:	mov	r8, r0
    877c:	b	8000 <fputs@plt+0x29e8>
    8780:	ldr	r0, [pc, #-3784]	; 78c0 <fputs@plt+0x22a8>
    8784:	add	r0, pc, r0
    8788:	bl	5354 <puts@plt>
    878c:	b	843c <fputs@plt+0x2e24>
    8790:	bl	d6ac <fputs@plt+0x8094>
    8794:	cmp	r0, #0
    8798:	bne	7d28 <fputs@plt+0x2710>
    879c:	bl	77b7c <fputs@plt+0x72564>
    87a0:	cmp	r0, #2
    87a4:	ble	7ec8 <fputs@plt+0x28b0>
    87a8:	ldr	lr, [pc, #-3820]	; 78c4 <fputs@plt+0x22ac>
    87ac:	mov	r1, r8
    87b0:	ldr	ip, [pc, #-3824]	; 78c8 <fputs@plt+0x22b0>
    87b4:	mov	r0, #3
    87b8:	ldr	r2, [pc, #-3828]	; 78cc <fputs@plt+0x22b4>
    87bc:	add	lr, pc, lr
    87c0:	add	ip, pc, ip
    87c4:	movw	r3, #7406	; 0x1cee
    87c8:	add	r2, pc, r2
    87cc:	str	lr, [sp]
    87d0:	str	ip, [sp, #4]
    87d4:	bl	76de4 <fputs@plt+0x717cc>
    87d8:	b	7ec8 <fputs@plt+0x28b0>
    87dc:	bl	77b7c <fputs@plt+0x72564>
    87e0:	cmp	r0, #2
    87e4:	ble	6de0 <fputs@plt+0x17c8>
    87e8:	ldr	lr, [pc, #-3872]	; 78d0 <fputs@plt+0x22b8>
    87ec:	mov	r0, #3
    87f0:	ldr	ip, [pc, #-3876]	; 78d4 <fputs@plt+0x22bc>
    87f4:	mov	r1, #0
    87f8:	add	lr, pc, lr
    87fc:	str	lr, [sp]
    8800:	add	ip, pc, ip
    8804:	str	ip, [sp, #4]
    8808:	ldr	ip, [r7]
    880c:	movw	r3, #7019	; 0x1b6b
    8810:	ldr	r2, [pc, #-3904]	; 78d8 <fputs@plt+0x22c0>
    8814:	ldr	ip, [r5, ip, lsl #2]
    8818:	add	r2, pc, r2
    881c:	str	ip, [sp, #8]
    8820:	bl	76de4 <fputs@plt+0x717cc>
    8824:	b	6de0 <fputs@plt+0x17c8>
    8828:	ldr	lr, [pc, #-3924]	; 78dc <fputs@plt+0x22c4>
    882c:	mov	r0, #3
    8830:	ldr	ip, [pc, #-3928]	; 78e0 <fputs@plt+0x22c8>
    8834:	mov	r1, #0
    8838:	ldr	r2, [pc, #-3932]	; 78e4 <fputs@plt+0x22cc>
    883c:	add	lr, pc, lr
    8840:	add	ip, pc, ip
    8844:	movw	r3, #6696	; 0x1a28
    8848:	add	r2, pc, r2
    884c:	b	6954 <fputs@plt+0x133c>
    8850:	mov	r0, sl
    8854:	add	r1, sp, #112	; 0x70
    8858:	bl	66660 <fputs@plt+0x61048>
    885c:	cmp	r0, #0
    8860:	blt	87dc <fputs@plt+0x31c4>
    8864:	mov	r0, #0
    8868:	bl	6ff34 <fputs@plt+0x6a91c>
    886c:	ldr	r2, [sp, #112]	; 0x70
    8870:	mov	ip, #34560	; 0x8700
    8874:	movt	ip, #915	; 0x393
    8878:	ldr	r8, [sp, #116]	; 0x74
    887c:	ldr	lr, [pc, #-3996]	; 78e8 <fputs@plt+0x22d0>
    8880:	umull	r2, r3, r2, ip
    8884:	add	lr, pc, lr
    8888:	adds	r0, r0, r2
    888c:	mla	r3, ip, r8, r3
    8890:	adc	r1, r1, r3
    8894:	strd	r0, [lr]
    8898:	b	8150 <fputs@plt+0x2b38>
    889c:	ldr	lr, [pc, #-4024]	; 78ec <fputs@plt+0x22d4>
    88a0:	mov	r0, #6
    88a4:	ldr	ip, [pc, #-4028]	; 78f0 <fputs@plt+0x22d8>
    88a8:	mov	r1, #0
    88ac:	ldr	r2, [pc, #-4032]	; 78f4 <fputs@plt+0x22dc>
    88b0:	add	lr, pc, lr
    88b4:	add	ip, pc, ip
    88b8:	movw	r3, #6558	; 0x199e
    88bc:	add	r2, pc, r2
    88c0:	str	lr, [sp]
    88c4:	str	ip, [sp, #4]
    88c8:	bl	76de4 <fputs@plt+0x717cc>
    88cc:	b	86b8 <fputs@plt+0x30a0>
    88d0:	ldr	r2, [pc, #-4064]	; 78f8 <fputs@plt+0x22e0>
    88d4:	mov	r0, #3
    88d8:	ldr	ip, [pc, #-4068]	; 78fc <fputs@plt+0x22e4>
    88dc:	mov	r1, #0
    88e0:	add	r2, pc, r2
    88e4:	str	r2, [sp, #4]
    88e8:	ldr	r2, [pc, #-4080]	; 7900 <fputs@plt+0x22e8>
    88ec:	add	ip, pc, ip
    88f0:	str	r7, [sp, #8]
    88f4:	movw	r3, #6557	; 0x199d
    88f8:	str	ip, [sp]
    88fc:	add	r2, pc, r2
    8900:	bl	76de4 <fputs@plt+0x717cc>
    8904:	b	86ac <fputs@plt+0x3094>
    8908:	add	sl, r3, #1
    890c:	cmp	r6, sl
    8910:	ble	8954 <fputs@plt+0x333c>
    8914:	bl	77b7c <fputs@plt+0x72564>
    8918:	cmp	r0, #2
    891c:	ble	6de0 <fputs@plt+0x17c8>
    8920:	ldr	lr, [pc, #468]	; 8afc <fputs@plt+0x34e4>
    8924:	mov	r0, #3
    8928:	ldr	ip, [pc, #464]	; 8b00 <fputs@plt+0x34e8>
    892c:	mov	r1, #0
    8930:	ldr	r2, [pc, #460]	; 8b04 <fputs@plt+0x34ec>
    8934:	add	lr, pc, lr
    8938:	add	ip, pc, ip
    893c:	movw	r3, #7100	; 0x1bbc
    8940:	add	r2, pc, r2
    8944:	str	lr, [sp]
    8948:	str	ip, [sp, #4]
    894c:	bl	76de4 <fputs@plt+0x717cc>
    8950:	b	6de0 <fputs@plt+0x17c8>
    8954:	ldr	r8, [r5, r3, lsl #2]
    8958:	mov	r0, r8
    895c:	bl	4fc4 <strlen@plt>
    8960:	cmp	r0, #1
    8964:	beq	89bc <fputs@plt+0x33a4>
    8968:	bl	77b7c <fputs@plt+0x72564>
    896c:	cmp	r0, #2
    8970:	ble	6de0 <fputs@plt+0x17c8>
    8974:	ldr	lr, [pc, #396]	; 8b08 <fputs@plt+0x34f0>
    8978:	mov	r0, #3
    897c:	ldr	ip, [pc, #392]	; 8b0c <fputs@plt+0x34f4>
    8980:	mov	r1, #0
    8984:	ldr	r2, [pc, #388]	; 8b10 <fputs@plt+0x34f8>
    8988:	add	lr, pc, lr
    898c:	add	ip, pc, ip
    8990:	movw	r3, #7105	; 0x1bc1
    8994:	add	r2, pc, r2
    8998:	str	lr, [sp]
    899c:	str	ip, [sp, #4]
    89a0:	bl	76de4 <fputs@plt+0x717cc>
    89a4:	b	6de0 <fputs@plt+0x17c8>
    89a8:	mov	r4, r0
    89ac:	mov	r7, #0
    89b0:	mov	r0, r7
    89b4:	bl	4e5c <free@plt>
    89b8:	b	6e0c <fputs@plt+0x17f4>
    89bc:	ldr	r2, [pc, #336]	; 8b14 <fputs@plt+0x34fc>
    89c0:	mov	r3, #0
    89c4:	ldrb	r0, [r8]
    89c8:	add	r2, pc, r2
    89cc:	b	89dc <fputs@plt+0x33c4>
    89d0:	add	r3, r3, #1
    89d4:	cmp	r3, #13
    89d8:	beq	8ab8 <fputs@plt+0x34a0>
    89dc:	ldrb	ip, [r2, r3, lsl #3]
    89e0:	lsl	r1, r3, #3
    89e4:	cmp	ip, r0
    89e8:	bne	89d0 <fputs@plt+0x33b8>
    89ec:	add	r2, r2, r1
    89f0:	ldr	r3, [pc, #288]	; 8b18 <fputs@plt+0x3500>
    89f4:	str	sl, [r7]
    89f8:	mov	r8, #1
    89fc:	ldr	r2, [r2, #4]
    8a00:	add	r3, pc, r3
    8a04:	str	r2, [r3]
    8a08:	b	6624 <fputs@plt+0x100c>
    8a0c:	mov	r3, r0
    8a10:	mov	r4, #0
    8a14:	mov	r0, r4
    8a18:	mov	r4, r3
    8a1c:	bl	4e5c <free@plt>
    8a20:	b	6e0c <fputs@plt+0x17f4>
    8a24:	mov	r4, r0
    8a28:	b	89b0 <fputs@plt+0x3398>
    8a2c:	ldr	r0, [pc, #232]	; 8b1c <fputs@plt+0x3504>
    8a30:	movw	r2, #6926	; 0x1b0e
    8a34:	ldr	r1, [pc, #228]	; 8b20 <fputs@plt+0x3508>
    8a38:	ldr	r3, [pc, #228]	; 8b24 <fputs@plt+0x350c>
    8a3c:	add	r0, pc, r0
    8a40:	add	r1, pc, r1
    8a44:	add	r3, pc, r3
    8a48:	bl	76bb0 <fputs@plt+0x71598>
    8a4c:	ldr	r0, [pc, #212]	; 8b28 <fputs@plt+0x3510>
    8a50:	movw	r2, #7479	; 0x1d37
    8a54:	ldr	r1, [pc, #208]	; 8b2c <fputs@plt+0x3514>
    8a58:	ldr	r3, [pc, #208]	; 8b30 <fputs@plt+0x3518>
    8a5c:	add	r0, pc, r0
    8a60:	add	r1, pc, r1
    8a64:	add	r3, pc, r3
    8a68:	bl	76bb0 <fputs@plt+0x71598>
    8a6c:	mov	r3, r0
    8a70:	b	8a14 <fputs@plt+0x33fc>
    8a74:	ldr	r0, [pc, #184]	; 8b34 <fputs@plt+0x351c>
    8a78:	movw	r2, #6920	; 0x1b08
    8a7c:	ldr	r1, [pc, #180]	; 8b38 <fputs@plt+0x3520>
    8a80:	ldr	r3, [pc, #180]	; 8b3c <fputs@plt+0x3524>
    8a84:	add	r0, pc, r0
    8a88:	add	r1, pc, r1
    8a8c:	add	r3, pc, r3
    8a90:	bl	76bb0 <fputs@plt+0x71598>
    8a94:	ldr	r0, [pc, #164]	; 8b40 <fputs@plt+0x3528>
    8a98:	movw	r2, #6889	; 0x1ae9
    8a9c:	ldr	r1, [pc, #160]	; 8b44 <fputs@plt+0x352c>
    8aa0:	ldr	r3, [pc, #160]	; 8b48 <fputs@plt+0x3530>
    8aa4:	add	r0, pc, r0
    8aa8:	add	r1, pc, r1
    8aac:	add	r3, pc, r3
    8ab0:	bl	76bb0 <fputs@plt+0x71598>
    8ab4:	b	8a24 <fputs@plt+0x340c>
    8ab8:	bl	77b7c <fputs@plt+0x72564>
    8abc:	cmp	r0, #2
    8ac0:	ble	6de0 <fputs@plt+0x17c8>
    8ac4:	ldr	r2, [pc, #128]	; 8b4c <fputs@plt+0x3534>
    8ac8:	mov	r0, #3
    8acc:	ldr	ip, [pc, #124]	; 8b50 <fputs@plt+0x3538>
    8ad0:	mov	r1, #0
    8ad4:	add	r2, pc, r2
    8ad8:	str	r2, [sp, #4]
    8adc:	ldr	r2, [pc, #112]	; 8b54 <fputs@plt+0x353c>
    8ae0:	add	ip, pc, ip
    8ae4:	str	r8, [sp, #8]
    8ae8:	movw	r3, #7114	; 0x1bca
    8aec:	str	ip, [sp]
    8af0:	add	r2, pc, r2
    8af4:	bl	76de4 <fputs@plt+0x717cc>
    8af8:	b	6de0 <fputs@plt+0x17c8>
    8afc:	strdeq	sp, [r7], -ip
    8b00:	strdeq	r8, [r7], -r4
    8b04:	andeq	r7, r7, ip, lsr pc
    8b08:	andeq	sp, r7, r8, lsr #19
    8b0c:	andeq	fp, r7, r8, rrx
    8b10:	andeq	r7, r7, r8, ror #29
    8b14:	andeq	sp, r7, r8, asr #20
    8b18:	andeq	r8, sl, ip, asr #12
    8b1c:			; <UNDEFINED> instruction: 0x0007adb4
    8b20:	andeq	r7, r7, ip, lsr lr
    8b24:	andeq	sp, r7, r4, lsr sl
    8b28:			; <UNDEFINED> instruction: 0x0007d1bc
    8b2c:	andeq	r7, r7, ip, lsl lr
    8b30:	andeq	sp, r7, r4, asr r8
    8b34:	andeq	sl, r7, r4, asr sp
    8b38:	strdeq	r7, [r7], -r4
    8b3c:	andeq	sp, r7, ip, ror #19
    8b40:	andeq	r1, r8, r8, lsr r1
    8b44:	ldrdeq	r7, [r7], -r4
    8b48:	andeq	sp, r7, ip, asr #19
    8b4c:	andeq	sl, r7, r4, asr #30
    8b50:	andeq	sp, r7, r0, asr r8
    8b54:	andeq	r7, r7, ip, lsl #27
    8b58:	mov	fp, #0
    8b5c:	mov	lr, #0
    8b60:	pop	{r1}		; (ldr r1, [sp], #4)
    8b64:	mov	r2, sp
    8b68:	push	{r2}		; (str r2, [sp, #-4]!)
    8b6c:	push	{r0}		; (str r0, [sp, #-4]!)
    8b70:	ldr	sl, [pc, #40]	; 8ba0 <fputs@plt+0x3588>
    8b74:	add	r3, pc, #36	; 0x24
    8b78:	add	sl, sl, r3
    8b7c:	ldr	ip, [pc, #32]	; 8ba4 <fputs@plt+0x358c>
    8b80:	ldr	ip, [sl, ip]
    8b84:	push	{ip}		; (str ip, [sp, #-4]!)
    8b88:	ldr	r3, [pc, #24]	; 8ba8 <fputs@plt+0x3590>
    8b8c:	ldr	r3, [sl, r3]
    8b90:	ldr	r0, [pc, #20]	; 8bac <fputs@plt+0x3594>
    8b94:	ldr	r0, [sl, r0]
    8b98:	bl	4bc8 <__libc_start_main@plt>
    8b9c:	bl	4b08 <abort@plt>
    8ba0:	andeq	r7, sl, r0, ror #31
    8ba4:	andeq	r0, r0, r0, lsl #8
    8ba8:	andeq	r0, r0, r8, lsr r4
    8bac:	andeq	r0, r0, ip, ror r4
    8bb0:	ldr	r3, [pc, #20]	; 8bcc <fputs@plt+0x35b4>
    8bb4:	ldr	r2, [pc, #20]	; 8bd0 <fputs@plt+0x35b8>
    8bb8:	add	r3, pc, r3
    8bbc:	ldr	r2, [r3, r2]
    8bc0:	cmp	r2, #0
    8bc4:	bxeq	lr
    8bc8:	b	4c10 <__gmon_start__@plt>
    8bcc:	andeq	r7, sl, r0, asr #31
    8bd0:	andeq	r0, r0, r8, lsl #8
    8bd4:	ldr	r2, [pc, #60]	; 8c18 <fputs@plt+0x3600>
    8bd8:	ldr	r0, [pc, #60]	; 8c1c <fputs@plt+0x3604>
    8bdc:	add	r2, pc, r2
    8be0:	add	r0, pc, r0
    8be4:	add	r2, r2, #3
    8be8:	rsb	r2, r0, r2
    8bec:	push	{r3, lr}
    8bf0:	cmp	r2, #6
    8bf4:	ldr	r3, [pc, #36]	; 8c20 <fputs@plt+0x3608>
    8bf8:	add	r3, pc, r3
    8bfc:	popls	{r3, pc}
    8c00:	ldr	r2, [pc, #28]	; 8c24 <fputs@plt+0x360c>
    8c04:	ldr	r3, [r3, r2]
    8c08:	cmp	r3, #0
    8c0c:	popeq	{r3, pc}
    8c10:	blx	r3
    8c14:	pop	{r3, pc}
    8c18:	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
    8c1c:	strdeq	r8, [sl], -r4
    8c20:	andeq	r7, sl, r0, lsl #31
    8c24:	andeq	r0, r0, r8, lsl r4
    8c28:	push	{r3, lr}
    8c2c:	ldr	r0, [pc, #64]	; 8c74 <fputs@plt+0x365c>
    8c30:	ldr	r3, [pc, #64]	; 8c78 <fputs@plt+0x3660>
    8c34:	add	r0, pc, r0
    8c38:	ldr	r2, [pc, #60]	; 8c7c <fputs@plt+0x3664>
    8c3c:	add	r3, pc, r3
    8c40:	rsb	r3, r0, r3
    8c44:	add	r2, pc, r2
    8c48:	asr	r3, r3, #2
    8c4c:	add	r3, r3, r3, lsr #31
    8c50:	asrs	r3, r3, #1
    8c54:	popeq	{r3, pc}
    8c58:	ldr	r1, [pc, #32]	; 8c80 <fputs@plt+0x3668>
    8c5c:	ldr	r2, [r2, r1]
    8c60:	cmp	r2, #0
    8c64:	popeq	{r3, pc}
    8c68:	mov	r1, r3
    8c6c:	blx	r2
    8c70:	pop	{r3, pc}
    8c74:	andeq	r8, sl, r0, lsr #11
    8c78:	muleq	sl, r8, r5
    8c7c:	andeq	r7, sl, r4, lsr pc
    8c80:	andeq	r0, r0, r0, lsr #8
    8c84:	ldr	r2, [pc, #76]	; 8cd8 <fputs@plt+0x36c0>
    8c88:	push	{r3, lr}
    8c8c:	add	r2, pc, r2
    8c90:	ldr	r3, [pc, #68]	; 8cdc <fputs@plt+0x36c4>
    8c94:	ldrb	r2, [r2]
    8c98:	add	r3, pc, r3
    8c9c:	cmp	r2, #0
    8ca0:	popne	{r3, pc}
    8ca4:	ldr	r2, [pc, #52]	; 8ce0 <fputs@plt+0x36c8>
    8ca8:	ldr	r3, [r3, r2]
    8cac:	cmp	r3, #0
    8cb0:	beq	8cc0 <fputs@plt+0x36a8>
    8cb4:	ldr	r0, [pc, #40]	; 8ce4 <fputs@plt+0x36cc>
    8cb8:	add	r0, pc, r0
    8cbc:	bl	55e8 <__cxa_finalize@plt>
    8cc0:	bl	8bd4 <fputs@plt+0x35bc>
    8cc4:	ldr	r3, [pc, #28]	; 8ce8 <fputs@plt+0x36d0>
    8cc8:	mov	r2, #1
    8ccc:	add	r3, pc, r3
    8cd0:	strb	r2, [r3]
    8cd4:	pop	{r3, pc}
    8cd8:	andeq	r8, sl, r4, asr #15
    8cdc:	andeq	r7, sl, r0, ror #29
    8ce0:	andeq	r0, r0, r8, ror r4
    8ce4:	andeq	r7, sl, r4, lsr sp
    8ce8:	andeq	r8, sl, r4, lsl #15
    8cec:	ldr	r0, [pc, #52]	; 8d28 <fputs@plt+0x3710>
    8cf0:	push	{r3, lr}
    8cf4:	add	r0, pc, r0
    8cf8:	ldr	r3, [pc, #44]	; 8d2c <fputs@plt+0x3714>
    8cfc:	ldr	r2, [r0]
    8d00:	add	r3, pc, r3
    8d04:	cmp	r2, #0
    8d08:	beq	8d20 <fputs@plt+0x3708>
    8d0c:	ldr	r2, [pc, #28]	; 8d30 <fputs@plt+0x3718>
    8d10:	ldr	r3, [r3, r2]
    8d14:	cmp	r3, #0
    8d18:	beq	8d20 <fputs@plt+0x3708>
    8d1c:	blx	r3
    8d20:	pop	{r3, lr}
    8d24:	b	8c28 <fputs@plt+0x3610>
    8d28:	strdeq	r5, [sl], -r4
    8d2c:	andeq	r7, sl, r8, ror lr
    8d30:	andeq	r0, r0, ip, lsl #8
    8d34:	adds	r3, r1, #0
    8d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d3c:	movne	r3, #1
    8d40:	cmp	r0, #0
    8d44:	movne	ip, #0
    8d48:	andeq	ip, r3, #1
    8d4c:	sub	sp, sp, #28
    8d50:	cmp	ip, #0
    8d54:	mov	r5, r1
    8d58:	bne	8efc <fputs@plt+0x38e4>
    8d5c:	cmp	r3, #0
    8d60:	beq	8ddc <fputs@plt+0x37c4>
    8d64:	ldr	fp, [pc, #432]	; 8f1c <fputs@plt+0x3904>
    8d68:	add	r4, r0, #8
    8d6c:	ldr	sl, [pc, #428]	; 8f20 <fputs@plt+0x3908>
    8d70:	mov	r6, ip
    8d74:	ldr	r9, [pc, #424]	; 8f24 <fputs@plt+0x390c>
    8d78:	add	fp, pc, fp
    8d7c:	ldr	r8, [pc, #420]	; 8f28 <fputs@plt+0x3910>
    8d80:	add	sl, pc, sl
    8d84:	ldr	r7, [pc, #416]	; 8f2c <fputs@plt+0x3914>
    8d88:	add	r9, pc, r9
    8d8c:	ldr	r3, [pc, #412]	; 8f30 <fputs@plt+0x3918>
    8d90:	add	r8, pc, r8
    8d94:	add	r7, pc, r7
    8d98:	add	r3, pc, r3
    8d9c:	str	r3, [sp, #20]
    8da0:	ldr	r3, [r4, #-8]
    8da4:	cmp	r3, #3
    8da8:	addls	pc, pc, r3, lsl #2
    8dac:	b	8eb4 <fputs@plt+0x389c>
    8db0:	b	8e64 <fputs@plt+0x384c>
    8db4:	b	8e1c <fputs@plt+0x3804>
    8db8:	b	8de4 <fputs@plt+0x37cc>
    8dbc:	b	8dc0 <fputs@plt+0x37a8>
    8dc0:	bl	77b7c <fputs@plt+0x72564>
    8dc4:	cmp	r0, #5
    8dc8:	bgt	8ed4 <fputs@plt+0x38bc>
    8dcc:	add	r6, r6, #1
    8dd0:	add	r4, r4, #12
    8dd4:	cmp	r5, r6
    8dd8:	bhi	8da0 <fputs@plt+0x3788>
    8ddc:	add	sp, sp, #28
    8de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8de4:	bl	77b7c <fputs@plt+0x72564>
    8de8:	cmp	r0, #5
    8dec:	ble	8dcc <fputs@plt+0x37b4>
    8df0:	ldr	r3, [sp, #20]
    8df4:	mov	r1, #0
    8df8:	str	r7, [sp]
    8dfc:	mov	r2, r8
    8e00:	mov	r0, #6
    8e04:	str	r3, [sp, #4]
    8e08:	movw	r3, #1962	; 0x7aa
    8e0c:	ldr	lr, [r4, #-4]
    8e10:	str	lr, [sp, #8]
    8e14:	bl	76de4 <fputs@plt+0x717cc>
    8e18:	b	8dcc <fputs@plt+0x37b4>
    8e1c:	bl	77b7c <fputs@plt+0x72564>
    8e20:	cmp	r0, #5
    8e24:	ble	8dcc <fputs@plt+0x37b4>
    8e28:	ldr	r3, [pc, #260]	; 8f34 <fputs@plt+0x391c>
    8e2c:	mov	r1, #0
    8e30:	ldr	lr, [pc, #256]	; 8f38 <fputs@plt+0x3920>
    8e34:	mov	r0, #6
    8e38:	add	r3, pc, r3
    8e3c:	str	r3, [sp]
    8e40:	add	lr, pc, lr
    8e44:	str	lr, [sp, #4]
    8e48:	ldr	lr, [r4, #-4]
    8e4c:	movw	r3, #1959	; 0x7a7
    8e50:	ldr	r2, [pc, #228]	; 8f3c <fputs@plt+0x3924>
    8e54:	str	lr, [sp, #8]
    8e58:	add	r2, pc, r2
    8e5c:	bl	76de4 <fputs@plt+0x717cc>
    8e60:	b	8dcc <fputs@plt+0x37b4>
    8e64:	bl	77b7c <fputs@plt+0x72564>
    8e68:	cmp	r0, #5
    8e6c:	ble	8dcc <fputs@plt+0x37b4>
    8e70:	ldr	r3, [pc, #200]	; 8f40 <fputs@plt+0x3928>
    8e74:	mov	r1, #0
    8e78:	ldr	lr, [pc, #196]	; 8f44 <fputs@plt+0x392c>
    8e7c:	mov	r0, #6
    8e80:	add	r3, pc, r3
    8e84:	str	r3, [sp]
    8e88:	add	lr, pc, lr
    8e8c:	str	lr, [sp, #4]
    8e90:	ldr	lr, [r4, #-4]
    8e94:	movw	r3, #1956	; 0x7a4
    8e98:	ldr	r2, [pc, #168]	; 8f48 <fputs@plt+0x3930>
    8e9c:	str	lr, [sp, #8]
    8ea0:	add	r2, pc, r2
    8ea4:	ldr	lr, [r4]
    8ea8:	str	lr, [sp, #12]
    8eac:	bl	76de4 <fputs@plt+0x717cc>
    8eb0:	b	8dcc <fputs@plt+0x37b4>
    8eb4:	ldr	r0, [pc, #144]	; 8f4c <fputs@plt+0x3934>
    8eb8:	mov	r2, #1968	; 0x7b0
    8ebc:	ldr	r1, [pc, #140]	; 8f50 <fputs@plt+0x3938>
    8ec0:	ldr	r3, [pc, #140]	; 8f54 <fputs@plt+0x393c>
    8ec4:	add	r0, pc, r0
    8ec8:	add	r1, pc, r1
    8ecc:	add	r3, pc, r3
    8ed0:	bl	76e48 <fputs@plt+0x71830>
    8ed4:	str	sl, [sp]
    8ed8:	mov	r1, #0
    8edc:	str	r9, [sp, #4]
    8ee0:	mov	r2, fp
    8ee4:	ldr	lr, [r4, #-4]
    8ee8:	movw	r3, #1965	; 0x7ad
    8eec:	mov	r0, #6
    8ef0:	str	lr, [sp, #8]
    8ef4:	bl	76de4 <fputs@plt+0x717cc>
    8ef8:	b	8dcc <fputs@plt+0x37b4>
    8efc:	ldr	r0, [pc, #84]	; 8f58 <fputs@plt+0x3940>
    8f00:	movw	r2, #1951	; 0x79f
    8f04:	ldr	r1, [pc, #80]	; 8f5c <fputs@plt+0x3944>
    8f08:	ldr	r3, [pc, #80]	; 8f60 <fputs@plt+0x3948>
    8f0c:	add	r0, pc, r0
    8f10:	add	r1, pc, r1
    8f14:	add	r3, pc, r3
    8f18:	bl	76bb0 <fputs@plt+0x71598>
    8f1c:	andeq	r7, r7, r4, lsl #22
    8f20:	andeq	sp, r7, r0, lsl #12
    8f24:	andeq	r7, r7, r0, ror #22
    8f28:	andeq	r7, r7, ip, ror #21
    8f2c:	andeq	sp, r7, ip, ror #11
    8f30:	andeq	r7, r7, r0, lsr fp
    8f34:	andeq	sp, r7, r8, asr #10
    8f38:	andeq	r7, r7, ip, ror sl
    8f3c:	andeq	r7, r7, r4, lsr #20
    8f40:	andeq	sp, r7, r0, lsl #10
    8f44:	andeq	r7, r7, r0, lsl sl
    8f48:	ldrdeq	r7, [r7], -ip
    8f4c:	andeq	r7, r7, r4, ror #20
    8f50:			; <UNDEFINED> instruction: 0x000779b4
    8f54:	andeq	sp, r7, ip, lsr #10
    8f58:	andeq	r7, r7, r4, asr r9
    8f5c:	andeq	r7, r7, ip, ror #18
    8f60:	andeq	sp, r7, r4, ror #9
    8f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f68:	sub	sp, sp, #36	; 0x24
    8f6c:	ldr	r6, [pc, #832]	; 92b4 <fputs@plt+0x3c9c>
    8f70:	subs	r5, r0, #0
    8f74:	ldr	r3, [pc, #828]	; 92b8 <fputs@plt+0x3ca0>
    8f78:	mov	r4, r1
    8f7c:	add	r6, pc, r6
    8f80:	ldr	r3, [r6, r3]
    8f84:	str	r3, [sp, #12]
    8f88:	ldr	r3, [r3]
    8f8c:	str	r3, [sp, #28]
    8f90:	blt	9274 <fputs@plt+0x3c5c>
    8f94:	cmp	r1, #0
    8f98:	beq	9294 <fputs@plt+0x3c7c>
    8f9c:	add	r0, sp, #24
    8fa0:	mov	r1, #0
    8fa4:	bl	7ee74 <fputs@plt+0x7985c>
    8fa8:	cmp	r0, #0
    8fac:	blt	8fc0 <fputs@plt+0x39a8>
    8fb0:	ldr	r3, [sp, #24]
    8fb4:	cmp	r3, #48	; 0x30
    8fb8:	cmpne	r3, #54	; 0x36
    8fbc:	beq	90b4 <fputs@plt+0x3a9c>
    8fc0:	ldr	fp, [pc, #756]	; 92bc <fputs@plt+0x3ca4>
    8fc4:	ldr	sl, [pc, #756]	; 92c0 <fputs@plt+0x3ca8>
    8fc8:	ldr	r9, [pc, #756]	; 92c4 <fputs@plt+0x3cac>
    8fcc:	add	fp, pc, fp
    8fd0:	ldr	r7, [pc, #752]	; 92c8 <fputs@plt+0x3cb0>
    8fd4:	add	sl, pc, sl
    8fd8:	ldr	r1, [pc, #748]	; 92cc <fputs@plt+0x3cb4>
    8fdc:	add	r9, pc, r9
    8fe0:	ldr	r2, [pc, #744]	; 92d0 <fputs@plt+0x3cb8>
    8fe4:	add	r7, pc, r7
    8fe8:	add	r1, pc, r1
    8fec:	str	r1, [sp, #16]
    8ff0:	add	r2, pc, r2
    8ff4:	str	r2, [sp, #20]
    8ff8:	ldr	r2, [pc, #724]	; 92d4 <fputs@plt+0x3cbc>
    8ffc:	mov	r8, #0
    9000:	ldr	r3, [pc, #720]	; 92d8 <fputs@plt+0x3cc0>
    9004:	mov	r0, r5
    9008:	str	r8, [sp]
    900c:	mov	r1, r4
    9010:	add	r2, pc, r2
    9014:	add	r3, pc, r3
    9018:	bl	4e8c <getopt_long@plt>
    901c:	cmp	r0, #0
    9020:	blt	91cc <fputs@plt+0x3bb4>
    9024:	cmp	r0, #110	; 0x6e
    9028:	beq	8ff8 <fputs@plt+0x39e0>
    902c:	ble	9064 <fputs@plt+0x3a4c>
    9030:	cmp	r0, #256	; 0x100
    9034:	beq	9150 <fputs@plt+0x3b38>
    9038:	ble	9094 <fputs@plt+0x3a7c>
    903c:	movw	r2, #258	; 0x102
    9040:	cmp	r0, r2
    9044:	beq	9144 <fputs@plt+0x3b2c>
    9048:	blt	90fc <fputs@plt+0x3ae4>
    904c:	add	r2, r2, #1
    9050:	cmp	r0, r2
    9054:	bne	9114 <fputs@plt+0x3afc>
    9058:	mov	r3, #1
    905c:	strb	r3, [r9]
    9060:	b	8ff8 <fputs@plt+0x39e0>
    9064:	cmp	r0, #102	; 0x66
    9068:	beq	9134 <fputs@plt+0x3b1c>
    906c:	bgt	9108 <fputs@plt+0x3af0>
    9070:	cmp	r0, #63	; 0x3f
    9074:	beq	90c8 <fputs@plt+0x3ab0>
    9078:	cmp	r0, #100	; 0x64
    907c:	bne	9114 <fputs@plt+0x3afc>
    9080:	ldr	r3, [pc, #596]	; 92dc <fputs@plt+0x3cc4>
    9084:	mov	r2, #1
    9088:	add	r3, pc, r3
    908c:	strb	r2, [r3]
    9090:	b	8ff8 <fputs@plt+0x39e0>
    9094:	cmp	r0, #112	; 0x70
    9098:	beq	90e8 <fputs@plt+0x3ad0>
    909c:	cmp	r0, #119	; 0x77
    90a0:	bne	9114 <fputs@plt+0x3afc>
    90a4:	ldr	r2, [sp, #16]
    90a8:	mov	r3, #1
    90ac:	strb	r3, [r2]
    90b0:	b	8ff8 <fputs@plt+0x39e0>
    90b4:	ldr	r3, [pc, #548]	; 92e0 <fputs@plt+0x3cc8>
    90b8:	mov	r2, #2
    90bc:	add	r3, pc, r3
    90c0:	str	r2, [r3]
    90c4:	b	8fc0 <fputs@plt+0x39a8>
    90c8:	mvn	r0, #21
    90cc:	ldr	r1, [sp, #12]
    90d0:	ldr	r2, [sp, #28]
    90d4:	ldr	r3, [r1]
    90d8:	cmp	r2, r3
    90dc:	bne	9270 <fputs@plt+0x3c58>
    90e0:	add	sp, sp, #36	; 0x24
    90e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    90e8:	ldr	r3, [r7]
    90ec:	cmp	r3, #4
    90f0:	movne	r3, #3
    90f4:	strne	r3, [r7]
    90f8:	b	8ff8 <fputs@plt+0x39e0>
    90fc:	mov	r3, #2
    9100:	str	r3, [sl]
    9104:	b	8ff8 <fputs@plt+0x39e0>
    9108:	sub	r3, r0, #104	; 0x68
    910c:	cmp	r3, #1
    9110:	bls	8ff8 <fputs@plt+0x39e0>
    9114:	ldr	r0, [pc, #456]	; 92e4 <fputs@plt+0x3ccc>
    9118:	movw	r2, #6873	; 0x1ad9
    911c:	ldr	r1, [pc, #452]	; 92e8 <fputs@plt+0x3cd0>
    9120:	ldr	r3, [pc, #452]	; 92ec <fputs@plt+0x3cd4>
    9124:	add	r0, pc, r0
    9128:	add	r1, pc, r1
    912c:	add	r3, pc, r3
    9130:	bl	76e48 <fputs@plt+0x71830>
    9134:	ldr	r1, [sp, #20]
    9138:	mov	r3, #2
    913c:	str	r3, [r1]
    9140:	b	8ff8 <fputs@plt+0x39e0>
    9144:	mov	r3, #4
    9148:	str	r3, [fp]
    914c:	b	8ff8 <fputs@plt+0x39e0>
    9150:	ldr	r3, [pc, #408]	; 92f0 <fputs@plt+0x3cd8>
    9154:	ldr	r2, [pc, #408]	; 92f4 <fputs@plt+0x3cdc>
    9158:	add	r3, pc, r3
    915c:	ldr	r3, [r3]
    9160:	ldr	r2, [r6, r2]
    9164:	cmp	r3, #4
    9168:	ldr	r2, [r2]
    916c:	beq	91b8 <fputs@plt+0x3ba0>
    9170:	cmp	r3, #3
    9174:	beq	91a4 <fputs@plt+0x3b8c>
    9178:	ldr	r3, [pc, #376]	; 92f8 <fputs@plt+0x3ce0>
    917c:	ldr	r1, [pc, #376]	; 92fc <fputs@plt+0x3ce4>
    9180:	add	r3, pc, r3
    9184:	add	r1, pc, r1
    9188:	str	r1, [sp]
    918c:	mov	r0, #1
    9190:	ldr	r1, [pc, #360]	; 9300 <fputs@plt+0x3ce8>
    9194:	add	r1, pc, r1
    9198:	bl	4c94 <__printf_chk@plt>
    919c:	mov	r0, #0
    91a0:	b	90cc <fputs@plt+0x3ab4>
    91a4:	ldr	r3, [pc, #344]	; 9304 <fputs@plt+0x3cec>
    91a8:	ldr	r1, [pc, #344]	; 9308 <fputs@plt+0x3cf0>
    91ac:	add	r3, pc, r3
    91b0:	add	r1, pc, r1
    91b4:	b	9188 <fputs@plt+0x3b70>
    91b8:	ldr	r3, [pc, #332]	; 930c <fputs@plt+0x3cf4>
    91bc:	ldr	r1, [pc, #332]	; 9310 <fputs@plt+0x3cf8>
    91c0:	add	r3, pc, r3
    91c4:	add	r1, pc, r1
    91c8:	b	9188 <fputs@plt+0x3b70>
    91cc:	ldr	r3, [pc, #320]	; 9314 <fputs@plt+0x3cfc>
    91d0:	add	r3, pc, r3
    91d4:	ldr	r3, [r3]
    91d8:	cmp	r3, #4
    91dc:	ldr	r3, [pc, #308]	; 9318 <fputs@plt+0x3d00>
    91e0:	ldr	r3, [r6, r3]
    91e4:	beq	923c <fputs@plt+0x3c24>
    91e8:	ldr	r3, [r3]
    91ec:	cmp	r5, r3
    91f0:	movle	r0, #1
    91f4:	ble	90cc <fputs@plt+0x3ab4>
    91f8:	bl	77b7c <fputs@plt+0x72564>
    91fc:	cmp	r0, #2
    9200:	ble	90c8 <fputs@plt+0x3ab0>
    9204:	ldr	lr, [pc, #272]	; 931c <fputs@plt+0x3d04>
    9208:	mov	r0, #3
    920c:	ldr	ip, [pc, #268]	; 9320 <fputs@plt+0x3d08>
    9210:	mov	r1, #0
    9214:	ldr	r2, [pc, #264]	; 9324 <fputs@plt+0x3d0c>
    9218:	add	lr, pc, lr
    921c:	add	ip, pc, ip
    9220:	movw	r3, #6881	; 0x1ae1
    9224:	add	r2, pc, r2
    9228:	str	lr, [sp]
    922c:	str	ip, [sp, #4]
    9230:	bl	76de4 <fputs@plt+0x717cc>
    9234:	mvn	r0, #21
    9238:	b	90cc <fputs@plt+0x3ab4>
    923c:	ldr	r2, [r3]
    9240:	cmp	r5, r2
    9244:	beq	9268 <fputs@plt+0x3c50>
    9248:	add	r1, r2, #1
    924c:	cmp	r1, r5
    9250:	ldreq	r0, [r4, r2, lsl #2]
    9254:	bne	91e8 <fputs@plt+0x3bd0>
    9258:	bl	6d300 <fputs@plt+0x67ce8>
    925c:	cmp	r0, #0
    9260:	movge	r0, #1
    9264:	b	90cc <fputs@plt+0x3ab4>
    9268:	mov	r0, r8
    926c:	b	9258 <fputs@plt+0x3c40>
    9270:	bl	524c <__stack_chk_fail@plt>
    9274:	ldr	r0, [pc, #172]	; 9328 <fputs@plt+0x3d10>
    9278:	movw	r2, #6820	; 0x1aa4
    927c:	ldr	r1, [pc, #168]	; 932c <fputs@plt+0x3d14>
    9280:	ldr	r3, [pc, #168]	; 9330 <fputs@plt+0x3d18>
    9284:	add	r0, pc, r0
    9288:	add	r1, pc, r1
    928c:	add	r3, pc, r3
    9290:	bl	76bb0 <fputs@plt+0x71598>
    9294:	ldr	r0, [pc, #152]	; 9334 <fputs@plt+0x3d1c>
    9298:	movw	r2, #6821	; 0x1aa5
    929c:	ldr	r1, [pc, #148]	; 9338 <fputs@plt+0x3d20>
    92a0:	ldr	r3, [pc, #148]	; 933c <fputs@plt+0x3d24>
    92a4:	add	r0, pc, r0
    92a8:	add	r1, pc, r1
    92ac:	add	r3, pc, r3
    92b0:	bl	76bb0 <fputs@plt+0x71598>
    92b4:	strdeq	r7, [sl], -ip
    92b8:	andeq	r0, r0, r0, asr #8
    92bc:	andeq	r8, sl, r0, lsl #1
    92c0:	andeq	r8, sl, r8, ror r0
    92c4:	andeq	r8, sl, ip, lsr #9
    92c8:	andeq	r8, sl, r8, rrx
    92cc:	muleq	sl, r5, r4
    92d0:	andeq	r8, sl, r4, ror r4
    92d4:	andeq	r7, r7, r4, lsl fp
    92d8:	andeq	r6, sl, r8, lsr #10
    92dc:	andeq	r8, sl, r6, lsl r4
    92e0:	andeq	r8, sl, r8, lsr #7
    92e4:	andeq	r7, r7, ip, ror #19
    92e8:	andeq	r7, r7, r4, asr r7
    92ec:	andeq	sp, r7, r4, lsr r9
    92f0:	strdeq	r7, [sl], -r4
    92f4:	andeq	r0, r0, r8, asr r4
    92f8:	andeq	r1, r8, r0, lsl #6
    92fc:	andeq	r7, r7, r4, asr #15
    9300:	ldrdeq	r7, [r7], -ip
    9304:	ldrdeq	r1, [r8], -r4
    9308:	andeq	r7, r7, r0, lsr #15
    930c:	andeq	r7, r7, r8, ror r7
    9310:	andeq	r7, r7, ip, ror r7
    9314:	andeq	r7, sl, ip, ror lr
    9318:	andeq	r0, r0, ip, lsl r4
    931c:	andeq	sp, r7, r4, ror #18
    9320:	andeq	r7, r7, r0, lsl r9
    9324:	andeq	r7, r7, r8, asr r6
    9328:	ldrdeq	r7, [r7], -r8
    932c:	strdeq	r7, [r7], -r4
    9330:	ldrdeq	sp, [r7], -r4
    9334:	andeq	r7, r7, r4, asr #13
    9338:	ldrdeq	r7, [r7], -r4
    933c:			; <UNDEFINED> instruction: 0x0007d7b4
    9340:	cmp	r0, #0
    9344:	push	{r4, r5, r6, r7, lr}
    9348:	mov	r5, r1
    934c:	sub	sp, sp, #12
    9350:	mov	r4, r2
    9354:	beq	956c <fputs@plt+0x3f54>
    9358:	cmp	r1, #0
    935c:	beq	954c <fputs@plt+0x3f34>
    9360:	cmp	r2, #0
    9364:	beq	952c <fputs@plt+0x3f14>
    9368:	ldr	r6, [pc, #540]	; 958c <fputs@plt+0x3f74>
    936c:	add	r6, pc, r6
    9370:	ldr	r3, [r6]
    9374:	cmp	r3, #2
    9378:	movne	r1, r3
    937c:	beq	93ec <fputs@plt+0x3dd4>
    9380:	ldr	r3, [pc, #520]	; 9590 <fputs@plt+0x3f78>
    9384:	mov	r0, r4
    9388:	add	r3, pc, r3
    938c:	ldr	r2, [r3]
    9390:	bl	25814 <fputs@plt+0x201fc>
    9394:	subs	r4, r0, #0
    9398:	movge	r0, #0
    939c:	blt	93a8 <fputs@plt+0x3d90>
    93a0:	add	sp, sp, #12
    93a4:	pop	{r4, r5, r6, r7, pc}
    93a8:	bl	77b7c <fputs@plt+0x72564>
    93ac:	cmp	r0, #2
    93b0:	movle	r0, r4
    93b4:	ble	93a0 <fputs@plt+0x3d88>
    93b8:	ldr	lr, [pc, #468]	; 9594 <fputs@plt+0x3f7c>
    93bc:	mov	r1, r4
    93c0:	ldr	ip, [pc, #464]	; 9598 <fputs@plt+0x3f80>
    93c4:	movw	r3, #4626	; 0x1212
    93c8:	ldr	r2, [pc, #460]	; 959c <fputs@plt+0x3f84>
    93cc:	add	lr, pc, lr
    93d0:	add	ip, pc, ip
    93d4:	str	lr, [sp]
    93d8:	add	r2, pc, r2
    93dc:	str	ip, [sp, #4]
    93e0:	mov	r0, #3
    93e4:	bl	76de4 <fputs@plt+0x717cc>
    93e8:	b	93a0 <fputs@plt+0x3d88>
    93ec:	bl	24c00 <fputs@plt+0x1f5e8>
    93f0:	subs	r7, r0, #0
    93f4:	blt	9430 <fputs@plt+0x3e18>
    93f8:	bne	9414 <fputs@plt+0x3dfc>
    93fc:	bl	77b7c <fputs@plt+0x72564>
    9400:	cmp	r0, #2
    9404:	bgt	9474 <fputs@plt+0x3e5c>
    9408:	mvn	r0, #19
    940c:	add	sp, sp, #12
    9410:	pop	{r4, r5, r6, r7, pc}
    9414:	mov	r0, r5
    9418:	bl	24c84 <fputs@plt+0x1f66c>
    941c:	subs	r5, r0, #0
    9420:	blt	94a8 <fputs@plt+0x3e90>
    9424:	beq	94ec <fputs@plt+0x3ed4>
    9428:	ldr	r1, [r6]
    942c:	b	9380 <fputs@plt+0x3d68>
    9430:	bl	77b7c <fputs@plt+0x72564>
    9434:	cmp	r0, #2
    9438:	movle	r0, r7
    943c:	ble	93a0 <fputs@plt+0x3d88>
    9440:	ldr	lr, [pc, #344]	; 95a0 <fputs@plt+0x3f88>
    9444:	mov	r1, r7
    9448:	ldr	ip, [pc, #340]	; 95a4 <fputs@plt+0x3f8c>
    944c:	movw	r3, #4613	; 0x1205
    9450:	ldr	r2, [pc, #336]	; 95a8 <fputs@plt+0x3f90>
    9454:	add	lr, pc, lr
    9458:	add	ip, pc, ip
    945c:	str	lr, [sp]
    9460:	add	r2, pc, r2
    9464:	str	ip, [sp, #4]
    9468:	mov	r0, #3
    946c:	bl	76de4 <fputs@plt+0x717cc>
    9470:	b	93a0 <fputs@plt+0x3d88>
    9474:	ldr	lr, [pc, #304]	; 95ac <fputs@plt+0x3f94>
    9478:	mov	r1, #20
    947c:	ldr	ip, [pc, #300]	; 95b0 <fputs@plt+0x3f98>
    9480:	movw	r3, #4615	; 0x1207
    9484:	ldr	r2, [pc, #296]	; 95b4 <fputs@plt+0x3f9c>
    9488:	add	lr, pc, lr
    948c:	add	ip, pc, ip
    9490:	str	lr, [sp]
    9494:	add	r2, pc, r2
    9498:	str	ip, [sp, #4]
    949c:	mov	r0, #3
    94a0:	bl	76de4 <fputs@plt+0x717cc>
    94a4:	b	93a0 <fputs@plt+0x3d88>
    94a8:	bl	77b7c <fputs@plt+0x72564>
    94ac:	cmp	r0, #2
    94b0:	movle	r0, r5
    94b4:	ble	93a0 <fputs@plt+0x3d88>
    94b8:	ldr	lr, [pc, #248]	; 95b8 <fputs@plt+0x3fa0>
    94bc:	mov	r1, r5
    94c0:	ldr	ip, [pc, #244]	; 95bc <fputs@plt+0x3fa4>
    94c4:	movw	r3, #4619	; 0x120b
    94c8:	ldr	r2, [pc, #240]	; 95c0 <fputs@plt+0x3fa8>
    94cc:	add	lr, pc, lr
    94d0:	add	ip, pc, ip
    94d4:	str	lr, [sp]
    94d8:	add	r2, pc, r2
    94dc:	str	ip, [sp, #4]
    94e0:	mov	r0, #3
    94e4:	bl	76de4 <fputs@plt+0x717cc>
    94e8:	b	93a0 <fputs@plt+0x3d88>
    94ec:	bl	77b7c <fputs@plt+0x72564>
    94f0:	cmp	r0, #2
    94f4:	ble	9408 <fputs@plt+0x3df0>
    94f8:	ldr	lr, [pc, #196]	; 95c4 <fputs@plt+0x3fac>
    94fc:	mov	r1, #20
    9500:	ldr	ip, [pc, #192]	; 95c8 <fputs@plt+0x3fb0>
    9504:	movw	r3, #4621	; 0x120d
    9508:	ldr	r2, [pc, #188]	; 95cc <fputs@plt+0x3fb4>
    950c:	add	lr, pc, lr
    9510:	add	ip, pc, ip
    9514:	str	lr, [sp]
    9518:	add	r2, pc, r2
    951c:	str	ip, [sp, #4]
    9520:	mov	r0, #3
    9524:	bl	76de4 <fputs@plt+0x717cc>
    9528:	b	93a0 <fputs@plt+0x3d88>
    952c:	ldr	r0, [pc, #156]	; 95d0 <fputs@plt+0x3fb8>
    9530:	mov	r2, #4608	; 0x1200
    9534:	ldr	r1, [pc, #152]	; 95d4 <fputs@plt+0x3fbc>
    9538:	ldr	r3, [pc, #152]	; 95d8 <fputs@plt+0x3fc0>
    953c:	add	r0, pc, r0
    9540:	add	r1, pc, r1
    9544:	add	r3, pc, r3
    9548:	bl	76bb0 <fputs@plt+0x71598>
    954c:	ldr	r0, [pc, #136]	; 95dc <fputs@plt+0x3fc4>
    9550:	movw	r2, #4607	; 0x11ff
    9554:	ldr	r1, [pc, #132]	; 95e0 <fputs@plt+0x3fc8>
    9558:	ldr	r3, [pc, #132]	; 95e4 <fputs@plt+0x3fcc>
    955c:	add	r0, pc, r0
    9560:	add	r1, pc, r1
    9564:	add	r3, pc, r3
    9568:	bl	76bb0 <fputs@plt+0x71598>
    956c:	ldr	r0, [pc, #116]	; 95e8 <fputs@plt+0x3fd0>
    9570:	movw	r2, #4606	; 0x11fe
    9574:	ldr	r1, [pc, #112]	; 95ec <fputs@plt+0x3fd4>
    9578:	ldr	r3, [pc, #112]	; 95f0 <fputs@plt+0x3fd8>
    957c:	add	r0, pc, r0
    9580:	add	r1, pc, r1
    9584:	add	r3, pc, r3
    9588:	bl	76bb0 <fputs@plt+0x71598>
    958c:	andeq	r8, sl, r0, lsl #2
    9590:	andeq	r8, sl, r0, lsl r1
    9594:	muleq	r7, r0, r3
    9598:	andeq	r7, r7, r0, lsr #16
    959c:	andeq	r7, r7, r4, lsr #9
    95a0:	andeq	r7, r7, r8, lsl #6
    95a4:	andeq	r7, r7, r8, lsl #14
    95a8:	andeq	r7, r7, ip, lsl r4
    95ac:	ldrdeq	r7, [r7], -r4
    95b0:	strdeq	r7, [r7], -r8
    95b4:	andeq	r7, r7, r8, ror #7
    95b8:	muleq	r7, r0, r2
    95bc:	muleq	r7, r0, r6
    95c0:	andeq	r7, r7, r4, lsr #7
    95c4:	andeq	r7, r7, r0, asr r2
    95c8:			; <UNDEFINED> instruction: 0x000776b0
    95cc:	andeq	r7, r7, r4, ror #6
    95d0:	andeq	r7, r7, r0, lsr #12
    95d4:	andeq	r7, r7, ip, lsr r3
    95d8:	muleq	r7, ip, r1
    95dc:	strdeq	r7, [r7], -r0
    95e0:	andeq	r7, r7, ip, lsl r3
    95e4:	andeq	r7, r7, ip, ror r1
    95e8:	andeq	r7, r7, r4, asr #11
    95ec:	strdeq	r7, [r7], -ip
    95f0:	andeq	r7, r7, ip, asr r1
    95f4:	ldr	r3, [pc, #240]	; 96ec <fputs@plt+0x40d4>
    95f8:	mov	ip, #0
    95fc:	push	{r4, r5, r6, lr}
    9600:	add	r3, pc, r3
    9604:	ldr	r5, [pc, #228]	; 96f0 <fputs@plt+0x40d8>
    9608:	sub	sp, sp, #32
    960c:	mov	lr, r1
    9610:	ldr	r6, [pc, #220]	; 96f4 <fputs@plt+0x40dc>
    9614:	ldr	r1, [pc, #220]	; 96f8 <fputs@plt+0x40e0>
    9618:	add	r4, sp, #16
    961c:	ldr	r5, [r3, r5]
    9620:	add	r6, pc, r6
    9624:	str	r2, [sp, #8]
    9628:	mov	r2, lr
    962c:	ldr	r3, [pc, #200]	; 96fc <fputs@plt+0x40e4>
    9630:	add	r1, pc, r1
    9634:	ldr	lr, [r5]
    9638:	add	r3, pc, r3
    963c:	str	r6, [sp]
    9640:	str	r4, [sp, #4]
    9644:	str	lr, [sp, #28]
    9648:	str	ip, [sp, #16]
    964c:	str	ip, [sp, #20]
    9650:	str	ip, [sp, #24]
    9654:	bl	4b8a8 <fputs@plt+0x46290>
    9658:	subs	r6, r0, #0
    965c:	bge	966c <fputs@plt+0x4054>
    9660:	bl	77b7c <fputs@plt+0x72564>
    9664:	cmp	r0, #2
    9668:	bgt	9690 <fputs@plt+0x4078>
    966c:	mov	r0, r4
    9670:	bl	30414 <fputs@plt+0x2adfc>
    9674:	ldr	r2, [sp, #28]
    9678:	ldr	r3, [r5]
    967c:	mov	r0, #0
    9680:	cmp	r2, r3
    9684:	bne	96d4 <fputs@plt+0x40bc>
    9688:	add	sp, sp, #32
    968c:	pop	{r4, r5, r6, pc}
    9690:	mov	r1, r6
    9694:	mov	r0, r4
    9698:	bl	308e8 <fputs@plt+0x2b2d0>
    969c:	ldr	r2, [pc, #92]	; 9700 <fputs@plt+0x40e8>
    96a0:	mov	r1, #0
    96a4:	ldr	ip, [pc, #88]	; 9704 <fputs@plt+0x40ec>
    96a8:	movw	r3, #715	; 0x2cb
    96ac:	add	r2, pc, r2
    96b0:	str	r2, [sp, #4]
    96b4:	ldr	r2, [pc, #76]	; 9708 <fputs@plt+0x40f0>
    96b8:	add	ip, pc, ip
    96bc:	str	r0, [sp, #8]
    96c0:	mov	r0, #3
    96c4:	str	ip, [sp]
    96c8:	add	r2, pc, r2
    96cc:	bl	76de4 <fputs@plt+0x717cc>
    96d0:	b	966c <fputs@plt+0x4054>
    96d4:	bl	524c <__stack_chk_fail@plt>
    96d8:	mov	r5, r0
    96dc:	mov	r0, r4
    96e0:	bl	30414 <fputs@plt+0x2adfc>
    96e4:	mov	r0, r5
    96e8:	bl	54f8 <_Unwind_Resume@plt>
    96ec:	andeq	r7, sl, r8, ror r5
    96f0:	andeq	r0, r0, r0, asr #8
    96f4:	andeq	r7, r7, r4, lsr r6
    96f8:	andeq	r7, r7, r8, ror #11
    96fc:	strdeq	r7, [r7], -ip
    9700:			; <UNDEFINED> instruction: 0x000775b4
    9704:	andeq	sp, r7, r0, ror r1
    9708:			; <UNDEFINED> instruction: 0x000771b4
    970c:	push	{r3, r4, r5, r6, r7, lr}
    9710:	subs	r7, r0, #0
    9714:	mov	r6, r1
    9718:	popeq	{r3, r4, r5, r6, r7, pc}
    971c:	cmp	r1, #0
    9720:	movgt	r4, r7
    9724:	movgt	r5, #0
    9728:	ble	9754 <fputs@plt+0x413c>
    972c:	ldr	r0, [r4, #4]
    9730:	add	r5, r5, #1
    9734:	bl	4e5c <free@plt>
    9738:	ldr	r0, [r4, #8]
    973c:	bl	4e5c <free@plt>
    9740:	ldr	r0, [r4, #12]
    9744:	bl	4e5c <free@plt>
    9748:	cmp	r5, r6
    974c:	add	r4, r4, #32
    9750:	bne	972c <fputs@plt+0x4114>
    9754:	mov	r0, r7
    9758:	pop	{r3, r4, r5, r6, r7, lr}
    975c:	b	4e5c <free@plt>
    9760:	cmp	r0, #0
    9764:	push	{r4, r5, r6, r7, r8, lr}
    9768:	mov	r6, r1
    976c:	mov	r8, r2
    9770:	beq	983c <fputs@plt+0x4224>
    9774:	cmp	r1, #0
    9778:	beq	987c <fputs@plt+0x4264>
    977c:	cmp	r2, #0
    9780:	beq	985c <fputs@plt+0x4244>
    9784:	ldr	r4, [r0]
    9788:	cmp	r4, #0
    978c:	beq	9808 <fputs@plt+0x41f0>
    9790:	ldr	r1, [r4]
    9794:	cmp	r1, #0
    9798:	beq	9808 <fputs@plt+0x41f0>
    979c:	ldr	r7, [pc, #248]	; 989c <fputs@plt+0x4284>
    97a0:	add	r4, r4, #4
    97a4:	add	r7, pc, r7
    97a8:	b	97d8 <fputs@plt+0x41c0>
    97ac:	mov	r1, #0
    97b0:	bl	4ea4 <access@plt>
    97b4:	cmp	r0, #0
    97b8:	beq	9810 <fputs@plt+0x41f8>
    97bc:	mov	r0, r5
    97c0:	bl	4e5c <free@plt>
    97c4:	cmp	r4, #0
    97c8:	beq	9808 <fputs@plt+0x41f0>
    97cc:	ldr	r1, [r4], #4
    97d0:	cmp	r1, #0
    97d4:	beq	9808 <fputs@plt+0x41f0>
    97d8:	ldr	r0, [r7]
    97dc:	mov	r2, r6
    97e0:	bl	6f2d0 <fputs@plt+0x69cb8>
    97e4:	subs	r5, r0, #0
    97e8:	bne	97ac <fputs@plt+0x4194>
    97ec:	ldr	r0, [pc, #172]	; 98a0 <fputs@plt+0x4288>
    97f0:	movw	r1, #2278	; 0x8e6
    97f4:	ldr	r2, [pc, #168]	; 98a4 <fputs@plt+0x428c>
    97f8:	add	r0, pc, r0
    97fc:	add	r2, pc, r2
    9800:	bl	76f1c <fputs@plt+0x71904>
    9804:	pop	{r4, r5, r6, r7, r8, pc}
    9808:	mov	r0, #0
    980c:	pop	{r4, r5, r6, r7, r8, pc}
    9810:	str	r5, [r8]
    9814:	mov	r0, #1
    9818:	pop	{r4, r5, r6, r7, r8, pc}
    981c:	mov	r4, r0
    9820:	mov	r5, #0
    9824:	mov	r0, r5
    9828:	bl	4e5c <free@plt>
    982c:	mov	r0, r4
    9830:	bl	54f8 <_Unwind_Resume@plt>
    9834:	mov	r4, r0
    9838:	b	9824 <fputs@plt+0x420c>
    983c:	ldr	r0, [pc, #100]	; 98a8 <fputs@plt+0x4290>
    9840:	movw	r2, #2269	; 0x8dd
    9844:	ldr	r1, [pc, #96]	; 98ac <fputs@plt+0x4294>
    9848:	ldr	r3, [pc, #96]	; 98b0 <fputs@plt+0x4298>
    984c:	add	r0, pc, r0
    9850:	add	r1, pc, r1
    9854:	add	r3, pc, r3
    9858:	bl	76bb0 <fputs@plt+0x71598>
    985c:	ldr	r0, [pc, #80]	; 98b4 <fputs@plt+0x429c>
    9860:	movw	r2, #2271	; 0x8df
    9864:	ldr	r1, [pc, #76]	; 98b8 <fputs@plt+0x42a0>
    9868:	ldr	r3, [pc, #76]	; 98bc <fputs@plt+0x42a4>
    986c:	add	r0, pc, r0
    9870:	add	r1, pc, r1
    9874:	add	r3, pc, r3
    9878:	bl	76bb0 <fputs@plt+0x71598>
    987c:	ldr	r0, [pc, #60]	; 98c0 <fputs@plt+0x42a8>
    9880:	movw	r2, #2270	; 0x8de
    9884:	ldr	r1, [pc, #56]	; 98c4 <fputs@plt+0x42ac>
    9888:	ldr	r3, [pc, #56]	; 98c8 <fputs@plt+0x42b0>
    988c:	add	r0, pc, r0
    9890:	add	r1, pc, r1
    9894:	add	r3, pc, r3
    9898:	bl	76bb0 <fputs@plt+0x71598>
    989c:	strdeq	r7, [sl], -r4
    98a0:	andeq	r7, r7, r4, lsl #1
    98a4:	andeq	sp, r7, r8, asr #6
    98a8:	andeq	r7, r7, r0, lsl r3
    98ac:	andeq	r7, r7, ip, lsr #32
    98b0:	muleq	r7, r8, pc	; <UNPREDICTABLE>
    98b4:	andeq	r7, r7, r4, lsr #8
    98b8:	andeq	r7, r7, ip
    98bc:	andeq	ip, r7, r8, ror pc
    98c0:	strdeq	r7, [r7], -r8
    98c4:	andeq	r6, r7, ip, ror #31
    98c8:	andeq	ip, r7, r8, asr pc
    98cc:	ldr	ip, [pc, #956]	; 9c90 <fputs@plt+0x4678>
    98d0:	push	{r4, r5, r6, r7, r8, r9, lr}
    98d4:	add	ip, pc, ip
    98d8:	sub	sp, sp, #20
    98dc:	mov	r6, r0
    98e0:	ldr	ip, [ip]
    98e4:	mov	r9, r2
    98e8:	mov	r7, r3
    98ec:	mov	r5, r1
    98f0:	cmp	ip, #1
    98f4:	beq	9a5c <fputs@plt+0x4444>
    98f8:	cmp	ip, #2
    98fc:	beq	99dc <fputs@plt+0x43c4>
    9900:	cmp	ip, #0
    9904:	beq	9928 <fputs@plt+0x4310>
    9908:	ldr	r0, [pc, #900]	; 9c94 <fputs@plt+0x467c>
    990c:	movw	r2, #5961	; 0x1749
    9910:	ldr	r1, [pc, #896]	; 9c98 <fputs@plt+0x4680>
    9914:	ldr	r3, [pc, #896]	; 9c9c <fputs@plt+0x4684>
    9918:	add	r0, pc, r0
    991c:	add	r1, pc, r1
    9920:	add	r3, pc, r3
    9924:	bl	76e48 <fputs@plt+0x71830>
    9928:	ldr	r3, [pc, #880]	; 9ca0 <fputs@plt+0x4688>
    992c:	mov	r2, r0
    9930:	ldr	r1, [pc, #876]	; 9ca4 <fputs@plt+0x468c>
    9934:	add	r3, pc, r3
    9938:	add	r1, pc, r1
    993c:	ldr	r0, [r3]
    9940:	bl	6f2d0 <fputs@plt+0x69cb8>
    9944:	ldr	r3, [pc, #860]	; 9ca8 <fputs@plt+0x4690>
    9948:	mov	r4, r0
    994c:	add	r3, pc, r3
    9950:	ldrb	r5, [r3]
    9954:	cmp	r5, #0
    9958:	bne	9ab8 <fputs@plt+0x44a0>
    995c:	mov	r8, r5
    9960:	cmp	r4, #0
    9964:	beq	9ad8 <fputs@plt+0x44c0>
    9968:	ldr	r3, [pc, #828]	; 9cac <fputs@plt+0x4694>
    996c:	add	r3, pc, r3
    9970:	ldrb	r2, [r3]
    9974:	cmp	r2, #0
    9978:	beq	99ac <fputs@plt+0x4394>
    997c:	cmp	r5, #0
    9980:	beq	9ad8 <fputs@plt+0x44c0>
    9984:	mov	r0, r4
    9988:	mov	r1, #0
    998c:	bl	4ea4 <access@plt>
    9990:	cmp	r0, #0
    9994:	blt	9b64 <fputs@plt+0x454c>
    9998:	bl	77b7c <fputs@plt+0x72564>
    999c:	cmp	r0, #2
    99a0:	bgt	9af8 <fputs@plt+0x44e0>
    99a4:	mvn	r6, #16
    99a8:	b	99b8 <fputs@plt+0x43a0>
    99ac:	str	r4, [r7]
    99b0:	mov	r6, r2
    99b4:	mov	r4, r2
    99b8:	mov	r0, r5
    99bc:	bl	4e5c <free@plt>
    99c0:	mov	r0, r8
    99c4:	bl	4e5c <free@plt>
    99c8:	mov	r0, r4
    99cc:	bl	4e5c <free@plt>
    99d0:	mov	r0, r6
    99d4:	add	sp, sp, #20
    99d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
    99dc:	cmp	r1, #0
    99e0:	beq	9bfc <fputs@plt+0x45e4>
    99e4:	cmp	r2, #0
    99e8:	beq	9c20 <fputs@plt+0x4608>
    99ec:	ldr	r3, [pc, #700]	; 9cb0 <fputs@plt+0x4698>
    99f0:	mov	r2, r0
    99f4:	add	r3, pc, r3
    99f8:	ldr	r0, [r3]
    99fc:	bl	6f2d0 <fputs@plt+0x69cb8>
    9a00:	ldr	r3, [pc, #684]	; 9cb4 <fputs@plt+0x469c>
    9a04:	mov	r4, r0
    9a08:	add	r3, pc, r3
    9a0c:	ldrb	r5, [r3]
    9a10:	cmp	r5, #0
    9a14:	beq	995c <fputs@plt+0x4344>
    9a18:	ldr	r3, [pc, #664]	; 9cb8 <fputs@plt+0x46a0>
    9a1c:	mov	r2, r6
    9a20:	ldr	r1, [pc, #660]	; 9cbc <fputs@plt+0x46a4>
    9a24:	add	r3, pc, r3
    9a28:	add	r1, pc, r1
    9a2c:	ldr	r0, [r3]
    9a30:	bl	6f2d0 <fputs@plt+0x69cb8>
    9a34:	subs	r8, r0, #0
    9a38:	beq	9bd8 <fputs@plt+0x45c0>
    9a3c:	ldr	r3, [pc, #636]	; 9cc0 <fputs@plt+0x46a8>
    9a40:	mov	r1, r9
    9a44:	mov	r2, r6
    9a48:	add	r3, pc, r3
    9a4c:	ldr	r0, [r3]
    9a50:	bl	6f2d0 <fputs@plt+0x69cb8>
    9a54:	mov	r5, r0
    9a58:	b	9960 <fputs@plt+0x4348>
    9a5c:	ldr	r3, [pc, #608]	; 9cc4 <fputs@plt+0x46ac>
    9a60:	mov	r2, r0
    9a64:	ldr	r1, [pc, #604]	; 9cc8 <fputs@plt+0x46b0>
    9a68:	add	r3, pc, r3
    9a6c:	add	r1, pc, r1
    9a70:	ldr	r0, [r3]
    9a74:	bl	6f2d0 <fputs@plt+0x69cb8>
    9a78:	ldr	r3, [pc, #588]	; 9ccc <fputs@plt+0x46b4>
    9a7c:	mov	r4, r0
    9a80:	add	r3, pc, r3
    9a84:	ldrb	r5, [r3]
    9a88:	cmp	r5, #0
    9a8c:	beq	995c <fputs@plt+0x4344>
    9a90:	ldr	r3, [pc, #568]	; 9cd0 <fputs@plt+0x46b8>
    9a94:	mov	r2, r6
    9a98:	ldr	r1, [pc, #564]	; 9cd4 <fputs@plt+0x46bc>
    9a9c:	add	r3, pc, r3
    9aa0:	add	r1, pc, r1
    9aa4:	ldr	r0, [r3]
    9aa8:	bl	6f2d0 <fputs@plt+0x69cb8>
    9aac:	mov	r5, r0
    9ab0:	mov	r8, #0
    9ab4:	b	9960 <fputs@plt+0x4348>
    9ab8:	ldr	r3, [pc, #536]	; 9cd8 <fputs@plt+0x46c0>
    9abc:	mov	r2, r6
    9ac0:	ldr	r1, [pc, #532]	; 9cdc <fputs@plt+0x46c4>
    9ac4:	add	r3, pc, r3
    9ac8:	add	r1, pc, r1
    9acc:	ldr	r0, [r3]
    9ad0:	bl	6f2d0 <fputs@plt+0x69cb8>
    9ad4:	b	9aac <fputs@plt+0x4494>
    9ad8:	ldr	r0, [pc, #512]	; 9ce0 <fputs@plt+0x46c8>
    9adc:	movw	r1, #5964	; 0x174c
    9ae0:	ldr	r2, [pc, #508]	; 9ce4 <fputs@plt+0x46cc>
    9ae4:	add	r0, pc, r0
    9ae8:	add	r2, pc, r2
    9aec:	bl	76f1c <fputs@plt+0x71904>
    9af0:	mov	r6, r0
    9af4:	b	99b8 <fputs@plt+0x43a0>
    9af8:	ldr	r2, [pc, #488]	; 9ce8 <fputs@plt+0x46d0>
    9afc:	mov	r0, #3
    9b00:	ldr	ip, [pc, #484]	; 9cec <fputs@plt+0x46d4>
    9b04:	mov	r1, #17
    9b08:	add	r2, pc, r2
    9b0c:	str	r2, [sp, #4]
    9b10:	ldr	r2, [pc, #472]	; 9cf0 <fputs@plt+0x46d8>
    9b14:	add	ip, pc, ip
    9b18:	str	r5, [sp, #8]
    9b1c:	movw	r3, #5969	; 0x1751
    9b20:	str	r4, [sp, #12]
    9b24:	add	r2, pc, r2
    9b28:	str	ip, [sp]
    9b2c:	bl	76de4 <fputs@plt+0x717cc>
    9b30:	b	9af0 <fputs@plt+0x44d8>
    9b34:	mov	r5, #0
    9b38:	mov	r6, r0
    9b3c:	mov	r8, r5
    9b40:	mov	r4, r5
    9b44:	mov	r0, r5
    9b48:	bl	4e5c <free@plt>
    9b4c:	mov	r0, r8
    9b50:	bl	4e5c <free@plt>
    9b54:	mov	r0, r4
    9b58:	bl	4e5c <free@plt>
    9b5c:	mov	r0, r6
    9b60:	bl	54f8 <_Unwind_Resume@plt>
    9b64:	cmp	r8, #0
    9b68:	beq	9bc8 <fputs@plt+0x45b0>
    9b6c:	mov	r0, r8
    9b70:	mov	r1, #0
    9b74:	bl	4ea4 <access@plt>
    9b78:	cmp	r0, #0
    9b7c:	blt	9bc8 <fputs@plt+0x45b0>
    9b80:	bl	77b7c <fputs@plt+0x72564>
    9b84:	cmp	r0, #2
    9b88:	ble	99a4 <fputs@plt+0x438c>
    9b8c:	ldr	r2, [pc, #352]	; 9cf4 <fputs@plt+0x46dc>
    9b90:	mov	r0, #3
    9b94:	ldr	ip, [pc, #348]	; 9cf8 <fputs@plt+0x46e0>
    9b98:	mov	r1, #17
    9b9c:	add	r2, pc, r2
    9ba0:	str	r2, [sp, #4]
    9ba4:	ldr	r2, [pc, #336]	; 9cfc <fputs@plt+0x46e4>
    9ba8:	add	ip, pc, ip
    9bac:	str	r5, [sp, #8]
    9bb0:	movw	r3, #5972	; 0x1754
    9bb4:	str	r8, [sp, #12]
    9bb8:	add	r2, pc, r2
    9bbc:	str	ip, [sp]
    9bc0:	bl	76de4 <fputs@plt+0x717cc>
    9bc4:	b	9af0 <fputs@plt+0x44d8>
    9bc8:	str	r5, [r7]
    9bcc:	mov	r5, #0
    9bd0:	mov	r6, r5
    9bd4:	b	99b8 <fputs@plt+0x43a0>
    9bd8:	ldr	r0, [pc, #288]	; 9d00 <fputs@plt+0x46e8>
    9bdc:	movw	r1, #5956	; 0x1744
    9be0:	ldr	r2, [pc, #284]	; 9d04 <fputs@plt+0x46ec>
    9be4:	add	r0, pc, r0
    9be8:	add	r2, pc, r2
    9bec:	bl	76f1c <fputs@plt+0x71904>
    9bf0:	mov	r6, r0
    9bf4:	mov	r5, #0
    9bf8:	b	99b8 <fputs@plt+0x43a0>
    9bfc:	ldr	r0, [pc, #260]	; 9d08 <fputs@plt+0x46f0>
    9c00:	movw	r2, #5949	; 0x173d
    9c04:	ldr	r1, [pc, #256]	; 9d0c <fputs@plt+0x46f4>
    9c08:	ldr	r3, [pc, #256]	; 9d10 <fputs@plt+0x46f8>
    9c0c:	add	r0, pc, r0
    9c10:	add	r1, pc, r1
    9c14:	add	r3, pc, r3
    9c18:	bl	76bb0 <fputs@plt+0x71598>
    9c1c:	b	9b38 <fputs@plt+0x4520>
    9c20:	ldr	r0, [pc, #236]	; 9d14 <fputs@plt+0x46fc>
    9c24:	movw	r2, #5950	; 0x173e
    9c28:	ldr	r1, [pc, #232]	; 9d18 <fputs@plt+0x4700>
    9c2c:	ldr	r3, [pc, #232]	; 9d1c <fputs@plt+0x4704>
    9c30:	add	r0, pc, r0
    9c34:	add	r1, pc, r1
    9c38:	add	r3, pc, r3
    9c3c:	bl	76bb0 <fputs@plt+0x71598>
    9c40:	mov	r5, r9
    9c44:	mov	r6, r0
    9c48:	mov	r8, r9
    9c4c:	mov	r4, r9
    9c50:	b	9b44 <fputs@plt+0x452c>
    9c54:	b	9b34 <fputs@plt+0x451c>
    9c58:	mov	r6, r0
    9c5c:	mov	r5, #0
    9c60:	b	9b44 <fputs@plt+0x452c>
    9c64:	b	9c58 <fputs@plt+0x4640>
    9c68:	b	9b34 <fputs@plt+0x451c>
    9c6c:	b	9b34 <fputs@plt+0x451c>
    9c70:	mov	r5, #0
    9c74:	mov	r6, r0
    9c78:	mov	r8, r5
    9c7c:	b	9b44 <fputs@plt+0x452c>
    9c80:	b	9c70 <fputs@plt+0x4658>
    9c84:	b	9c70 <fputs@plt+0x4658>
    9c88:	mov	r6, r0
    9c8c:	b	9b44 <fputs@plt+0x452c>
    9c90:	muleq	sl, r8, fp
    9c94:	ldrdeq	r7, [r7], -r8
    9c98:	andeq	r6, r7, r0, ror #30
    9c9c:	andeq	ip, r7, r0, lsr lr
    9ca0:	andeq	r7, sl, r4, ror #22
    9ca4:	andeq	r7, r7, r4, ror #6
    9ca8:	andeq	r7, sl, r8, lsr #22
    9cac:	andeq	r7, sl, r8, lsl #22
    9cb0:	andeq	r7, sl, r4, lsr #21
    9cb4:	andeq	r7, sl, ip, ror #20
    9cb8:	andeq	r7, sl, r4, ror sl
    9cbc:	andeq	r7, r7, r0, lsr #5
    9cc0:	andeq	r7, sl, r0, asr sl
    9cc4:	andeq	r7, sl, r0, lsr sl
    9cc8:	andeq	r7, r7, ip, asr r2
    9ccc:	strdeq	r7, [sl], -r4
    9cd0:	strdeq	r7, [sl], -ip
    9cd4:	andeq	r7, r7, ip, lsr r2
    9cd8:	ldrdeq	r7, [sl], -r4
    9cdc:	andeq	r7, r7, r8, ror #3
    9ce0:	muleq	r7, r8, sp
    9ce4:	andeq	ip, r7, r0, lsr fp
    9ce8:	strdeq	r7, [r7], -r8
    9cec:	andeq	ip, r7, r4, lsl #22
    9cf0:	andeq	r6, r7, r8, asr sp
    9cf4:	andeq	r7, r7, r4, ror #2
    9cf8:	andeq	ip, r7, r0, ror sl
    9cfc:	andeq	r6, r7, r4, asr #25
    9d00:	muleq	r7, r8, ip
    9d04:	andeq	ip, r7, r0, lsr sl
    9d08:	andeq	r6, r7, r4, lsr pc
    9d0c:	andeq	r6, r7, ip, ror #24
    9d10:	andeq	ip, r7, ip, lsr fp
    9d14:	andeq	r6, r7, ip, lsl pc
    9d18:	andeq	r6, r7, r8, asr #24
    9d1c:	andeq	ip, r7, r8, lsl fp
    9d20:	ldr	r2, [pc, #268]	; 9e34 <fputs@plt+0x481c>
    9d24:	mov	ip, #0
    9d28:	push	{r4, r5, r6, lr}
    9d2c:	add	r2, pc, r2
    9d30:	ldr	lr, [pc, #256]	; 9e38 <fputs@plt+0x4820>
    9d34:	sub	sp, sp, #24
    9d38:	add	r3, sp, #24
    9d3c:	ldr	r5, [pc, #248]	; 9e3c <fputs@plt+0x4824>
    9d40:	ldr	r1, [pc, #248]	; 9e40 <fputs@plt+0x4828>
    9d44:	ldr	r4, [r2, lr]
    9d48:	add	r5, pc, r5
    9d4c:	str	ip, [r3, #-8]!
    9d50:	add	r1, pc, r1
    9d54:	ldr	r2, [pc, #232]	; 9e44 <fputs@plt+0x482c>
    9d58:	ldr	lr, [r4]
    9d5c:	str	r3, [sp, #8]
    9d60:	add	r2, pc, r2
    9d64:	ldr	r3, [pc, #220]	; 9e48 <fputs@plt+0x4830>
    9d68:	str	ip, [sp, #4]
    9d6c:	str	r5, [sp]
    9d70:	add	r3, pc, r3
    9d74:	str	lr, [sp, #20]
    9d78:	bl	4b5d8 <fputs@plt+0x45fc0>
    9d7c:	cmp	r0, #0
    9d80:	blt	9dd8 <fputs@plt+0x47c0>
    9d84:	ldr	r3, [pc, #192]	; 9e4c <fputs@plt+0x4834>
    9d88:	add	r3, pc, r3
    9d8c:	ldrb	r3, [r3]
    9d90:	cmp	r3, #0
    9d94:	beq	9df8 <fputs@plt+0x47e0>
    9d98:	ldr	r5, [sp, #16]
    9d9c:	ldr	r1, [pc, #172]	; 9e50 <fputs@plt+0x4838>
    9da0:	mov	r0, r5
    9da4:	add	r1, pc, r1
    9da8:	bl	557c <strcmp@plt>
    9dac:	adds	r6, r0, #0
    9db0:	movne	r6, #1
    9db4:	mov	r0, r5
    9db8:	bl	4e5c <free@plt>
    9dbc:	ldr	r2, [sp, #20]
    9dc0:	ldr	r3, [r4]
    9dc4:	mov	r0, r6
    9dc8:	cmp	r2, r3
    9dcc:	bne	9e1c <fputs@plt+0x4804>
    9dd0:	add	sp, sp, #24
    9dd4:	pop	{r4, r5, r6, pc}
    9dd8:	ldr	r3, [pc, #116]	; 9e54 <fputs@plt+0x483c>
    9ddc:	add	r3, pc, r3
    9de0:	ldrb	r3, [r3]
    9de4:	cmp	r3, #0
    9de8:	beq	9e04 <fputs@plt+0x47ec>
    9dec:	ldr	r5, [sp, #16]
    9df0:	mov	r6, #0
    9df4:	b	9db4 <fputs@plt+0x479c>
    9df8:	ldr	r0, [sp, #16]
    9dfc:	bl	5354 <puts@plt>
    9e00:	b	9d98 <fputs@plt+0x4780>
    9e04:	ldr	r0, [pc, #76]	; 9e58 <fputs@plt+0x4840>
    9e08:	add	r0, pc, r0
    9e0c:	bl	5354 <puts@plt>
    9e10:	ldr	r5, [sp, #16]
    9e14:	mov	r6, #0
    9e18:	b	9db4 <fputs@plt+0x479c>
    9e1c:	bl	524c <__stack_chk_fail@plt>
    9e20:	mov	r4, r0
    9e24:	ldr	r0, [sp, #16]
    9e28:	bl	4e5c <free@plt>
    9e2c:	mov	r0, r4
    9e30:	bl	54f8 <_Unwind_Resume@plt>
    9e34:	andeq	r6, sl, ip, asr #28
    9e38:	andeq	r0, r0, r0, asr #8
    9e3c:	andeq	r7, r7, r0, asr #32
    9e40:	andeq	r6, r7, r8, asr #29
    9e44:	andeq	r6, r7, r8, ror #31
    9e48:	strdeq	r6, [r7], -r4
    9e4c:	andeq	r7, sl, ip, lsl #14
    9e50:	strdeq	r6, [r7], -r8
    9e54:			; <UNDEFINED> instruction: 0x000a76b8
    9e58:	andeq	r6, r7, ip, lsl #31
    9e5c:	ldr	r3, [pc, #624]	; a0d4 <fputs@plt+0x4abc>
    9e60:	ldr	ip, [pc, #624]	; a0d8 <fputs@plt+0x4ac0>
    9e64:	add	r3, pc, r3
    9e68:	push	{r4, r5, r6, r7, r8, lr}
    9e6c:	subs	r7, r0, #0
    9e70:	ldr	r4, [r3, ip]
    9e74:	sub	sp, sp, #24
    9e78:	mov	r5, r1
    9e7c:	mov	r6, r2
    9e80:	ldr	r3, [r4]
    9e84:	str	r3, [sp, #20]
    9e88:	beq	a0b4 <fputs@plt+0x4a9c>
    9e8c:	cmp	r1, #0
    9e90:	beq	a094 <fputs@plt+0x4a7c>
    9e94:	cmp	r2, #0
    9e98:	beq	a074 <fputs@plt+0x4a5c>
    9e9c:	add	r1, sp, #16
    9ea0:	bl	6d3ac <fputs@plt+0x67d94>
    9ea4:	subs	r8, r0, #0
    9ea8:	blt	9f30 <fputs@plt+0x4918>
    9eac:	mov	r0, r7
    9eb0:	movw	r1, #493	; 0x1ed
    9eb4:	bl	7dfdc <fputs@plt+0x789c4>
    9eb8:	subs	r8, r0, #0
    9ebc:	blt	9f14 <fputs@plt+0x48fc>
    9ec0:	mov	r3, #0
    9ec4:	ldr	r1, [sp, #16]
    9ec8:	mov	r2, r3
    9ecc:	str	r3, [sp]
    9ed0:	mov	r0, r5
    9ed4:	mov	r3, #420	; 0x1a4
    9ed8:	bl	26c60 <fputs@plt+0x21648>
    9edc:	cmn	r0, #2
    9ee0:	mov	r7, r0
    9ee4:	beq	a00c <fputs@plt+0x49f4>
    9ee8:	cmp	r0, #0
    9eec:	blt	9fb0 <fputs@plt+0x4998>
    9ef0:	ldr	r3, [sp, #16]
    9ef4:	mov	r0, #0
    9ef8:	str	r3, [r6]
    9efc:	ldr	r2, [sp, #20]
    9f00:	ldr	r3, [r4]
    9f04:	cmp	r2, r3
    9f08:	bne	a070 <fputs@plt+0x4a58>
    9f0c:	add	sp, sp, #24
    9f10:	pop	{r4, r5, r6, r7, r8, pc}
    9f14:	bl	77b7c <fputs@plt+0x72564>
    9f18:	cmp	r0, #2
    9f1c:	bgt	9f78 <fputs@plt+0x4960>
    9f20:	ldr	r0, [sp, #16]
    9f24:	bl	4e5c <free@plt>
    9f28:	mov	r0, r8
    9f2c:	b	9efc <fputs@plt+0x48e4>
    9f30:	bl	77b7c <fputs@plt+0x72564>
    9f34:	cmp	r0, #2
    9f38:	movle	r0, r8
    9f3c:	ble	9efc <fputs@plt+0x48e4>
    9f40:	ldr	r2, [pc, #404]	; a0dc <fputs@plt+0x4ac4>
    9f44:	mov	r1, r8
    9f48:	ldr	ip, [pc, #400]	; a0e0 <fputs@plt+0x4ac8>
    9f4c:	movw	r3, #5906	; 0x1712
    9f50:	add	r2, pc, r2
    9f54:	str	r2, [sp, #4]
    9f58:	ldr	r2, [pc, #388]	; a0e4 <fputs@plt+0x4acc>
    9f5c:	add	ip, pc, ip
    9f60:	str	r7, [sp, #8]
    9f64:	mov	r0, #3
    9f68:	str	ip, [sp]
    9f6c:	add	r2, pc, r2
    9f70:	bl	76de4 <fputs@plt+0x717cc>
    9f74:	b	9efc <fputs@plt+0x48e4>
    9f78:	ldr	r2, [pc, #360]	; a0e8 <fputs@plt+0x4ad0>
    9f7c:	mov	r1, r8
    9f80:	ldr	ip, [pc, #356]	; a0ec <fputs@plt+0x4ad4>
    9f84:	movw	r3, #5910	; 0x1716
    9f88:	add	r2, pc, r2
    9f8c:	str	r2, [sp, #4]
    9f90:	ldr	r2, [pc, #344]	; a0f0 <fputs@plt+0x4ad8>
    9f94:	add	ip, pc, ip
    9f98:	str	r7, [sp, #8]
    9f9c:	mov	r0, #3
    9fa0:	str	ip, [sp]
    9fa4:	add	r2, pc, r2
    9fa8:	bl	76de4 <fputs@plt+0x717cc>
    9fac:	b	9f20 <fputs@plt+0x4908>
    9fb0:	bl	77b7c <fputs@plt+0x72564>
    9fb4:	cmp	r0, #2
    9fb8:	bgt	9fcc <fputs@plt+0x49b4>
    9fbc:	ldr	r0, [sp, #16]
    9fc0:	bl	4e5c <free@plt>
    9fc4:	mov	r0, r7
    9fc8:	b	9efc <fputs@plt+0x48e4>
    9fcc:	ldr	r2, [sp, #16]
    9fd0:	mov	r1, r7
    9fd4:	ldr	lr, [pc, #280]	; a0f4 <fputs@plt+0x4adc>
    9fd8:	movw	r3, #5924	; 0x1724
    9fdc:	ldr	ip, [pc, #276]	; a0f8 <fputs@plt+0x4ae0>
    9fe0:	mov	r0, #3
    9fe4:	str	r2, [sp, #12]
    9fe8:	add	lr, pc, lr
    9fec:	ldr	r2, [pc, #264]	; a0fc <fputs@plt+0x4ae4>
    9ff0:	add	ip, pc, ip
    9ff4:	str	r5, [sp, #8]
    9ff8:	str	lr, [sp]
    9ffc:	add	r2, pc, r2
    a000:	str	ip, [sp, #4]
    a004:	bl	76de4 <fputs@plt+0x717cc>
    a008:	b	9fbc <fputs@plt+0x49a4>
    a00c:	ldr	r0, [sp, #16]
    a010:	bl	69054 <fputs@plt+0x63a3c>
    a014:	subs	r5, r0, #0
    a018:	bge	9ef0 <fputs@plt+0x48d8>
    a01c:	bl	77b7c <fputs@plt+0x72564>
    a020:	cmp	r0, #2
    a024:	ble	a060 <fputs@plt+0x4a48>
    a028:	ldr	r2, [sp, #16]
    a02c:	mov	r0, #3
    a030:	ldr	lr, [pc, #200]	; a100 <fputs@plt+0x4ae8>
    a034:	mov	r1, r5
    a038:	ldr	ip, [pc, #196]	; a104 <fputs@plt+0x4aec>
    a03c:	movw	r3, #5919	; 0x171f
    a040:	str	r2, [sp, #8]
    a044:	add	lr, pc, lr
    a048:	ldr	r2, [pc, #184]	; a108 <fputs@plt+0x4af0>
    a04c:	add	ip, pc, ip
    a050:	str	lr, [sp]
    a054:	str	ip, [sp, #4]
    a058:	add	r2, pc, r2
    a05c:	bl	76de4 <fputs@plt+0x717cc>
    a060:	ldr	r0, [sp, #16]
    a064:	bl	4e5c <free@plt>
    a068:	mov	r0, r5
    a06c:	b	9efc <fputs@plt+0x48e4>
    a070:	bl	524c <__stack_chk_fail@plt>
    a074:	ldr	r0, [pc, #144]	; a10c <fputs@plt+0x4af4>
    a078:	movw	r2, #5902	; 0x170e
    a07c:	ldr	r1, [pc, #140]	; a110 <fputs@plt+0x4af8>
    a080:	ldr	r3, [pc, #140]	; a114 <fputs@plt+0x4afc>
    a084:	add	r0, pc, r0
    a088:	add	r1, pc, r1
    a08c:	add	r3, pc, r3
    a090:	bl	76bb0 <fputs@plt+0x71598>
    a094:	ldr	r0, [pc, #124]	; a118 <fputs@plt+0x4b00>
    a098:	movw	r2, #5901	; 0x170d
    a09c:	ldr	r1, [pc, #120]	; a11c <fputs@plt+0x4b04>
    a0a0:	ldr	r3, [pc, #120]	; a120 <fputs@plt+0x4b08>
    a0a4:	add	r0, pc, r0
    a0a8:	add	r1, pc, r1
    a0ac:	add	r3, pc, r3
    a0b0:	bl	76bb0 <fputs@plt+0x71598>
    a0b4:	ldr	r0, [pc, #104]	; a124 <fputs@plt+0x4b0c>
    a0b8:	movw	r2, #5900	; 0x170c
    a0bc:	ldr	r1, [pc, #100]	; a128 <fputs@plt+0x4b10>
    a0c0:	ldr	r3, [pc, #100]	; a12c <fputs@plt+0x4b14>
    a0c4:	add	r0, pc, r0
    a0c8:	add	r1, pc, r1
    a0cc:	add	r3, pc, r3
    a0d0:	bl	76bb0 <fputs@plt+0x71598>
    a0d4:	andeq	r6, sl, r4, lsl sp
    a0d8:	andeq	r0, r0, r0, asr #8
    a0dc:	andeq	r6, r7, r0, ror lr
    a0e0:	andeq	r6, r7, r4, lsr r8
    a0e4:	andeq	r6, r7, r0, lsl r9
    a0e8:	andeq	r6, r7, ip, ror #28
    a0ec:	strdeq	r6, [r7], -ip
    a0f0:	ldrdeq	r6, [r7], -r8
    a0f4:	andeq	r6, r7, r8, lsr #15
    a0f8:	andeq	r6, r7, ip, asr lr
    a0fc:	andeq	r6, r7, r0, lsl #17
    a100:	andeq	r6, r7, ip, asr #14
    a104:	ldrdeq	r6, [r7], -r4
    a108:	andeq	r6, r7, r4, lsr #16
    a10c:	andeq	r6, r7, r0, lsr sp
    a110:	strdeq	r6, [r7], -r4
    a114:	andeq	r6, r7, r8, ror r7
    a118:	andeq	r6, r7, r0, lsl #26
    a11c:	ldrdeq	r6, [r7], -r4
    a120:	andeq	r6, r7, r8, asr r7
    a124:	andeq	r6, r7, ip, lsr #27
    a128:			; <UNDEFINED> instruction: 0x000767b4
    a12c:	andeq	r6, r7, r8, lsr r7
    a130:	ldr	ip, [pc, #356]	; a29c <fputs@plt+0x4c84>
    a134:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    a138:	add	fp, sp, #28
    a13c:	ldr	lr, [pc, #348]	; a2a0 <fputs@plt+0x4c88>
    a140:	sub	sp, sp, #24
    a144:	add	ip, pc, ip
    a148:	mov	r7, r3
    a14c:	subs	r5, r0, #0
    a150:	ldr	r4, [ip, lr]
    a154:	mov	r9, r1
    a158:	mov	r8, r2
    a15c:	ldr	r6, [fp, #4]
    a160:	ldr	r3, [r4]
    a164:	str	r3, [fp, #-32]	; 0xffffffe0
    a168:	beq	a27c <fputs@plt+0x4c64>
    a16c:	cmp	r7, #0
    a170:	beq	a25c <fputs@plt+0x4c44>
    a174:	cmp	r6, #0
    a178:	beq	a23c <fputs@plt+0x4c24>
    a17c:	ldr	r3, [pc, #288]	; a2a4 <fputs@plt+0x4c8c>
    a180:	add	r3, pc, r3
    a184:	str	r3, [fp, #-36]	; 0xffffffdc
    a188:	bl	4fc4 <strlen@plt>
    a18c:	mov	r1, r5
    a190:	add	r0, r0, #31
    a194:	bic	r0, r0, #7
    a198:	sub	sp, sp, r0
    a19c:	mov	r0, sp
    a1a0:	mov	r5, sp
    a1a4:	bl	4d3c <stpcpy@plt>
    a1a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a1ac:	cmp	r1, #0
    a1b0:	mov	ip, r0
    a1b4:	beq	a1c0 <fputs@plt+0x4ba8>
    a1b8:	bl	4d3c <stpcpy@plt>
    a1bc:	mov	ip, r0
    a1c0:	mov	r0, r5
    a1c4:	mov	r1, r9
    a1c8:	mov	r2, r8
    a1cc:	mov	r5, #0
    a1d0:	sub	r3, fp, #48	; 0x30
    a1d4:	strb	r5, [ip]
    a1d8:	bl	98cc <fputs@plt+0x42b4>
    a1dc:	cmp	r0, #0
    a1e0:	blt	a210 <fputs@plt+0x4bf8>
    a1e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    a1e8:	sub	r2, fp, #44	; 0x2c
    a1ec:	mov	r1, r0
    a1f0:	bl	9e5c <fputs@plt+0x4844>
    a1f4:	subs	r8, r0, #0
    a1f8:	blt	a228 <fputs@plt+0x4c10>
    a1fc:	ldr	r2, [fp, #-48]	; 0xffffffd0
    a200:	mov	r0, r5
    a204:	ldr	r3, [fp, #-44]	; 0xffffffd4
    a208:	str	r2, [r7]
    a20c:	str	r3, [r6]
    a210:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a214:	ldr	r3, [r4]
    a218:	cmp	r2, r3
    a21c:	bne	a238 <fputs@plt+0x4c20>
    a220:	sub	sp, fp, #28
    a224:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
    a228:	ldr	r0, [fp, #-48]	; 0xffffffd0
    a22c:	bl	4e5c <free@plt>
    a230:	mov	r0, r8
    a234:	b	a210 <fputs@plt+0x4bf8>
    a238:	bl	524c <__stack_chk_fail@plt>
    a23c:	ldr	r0, [pc, #100]	; a2a8 <fputs@plt+0x4c90>
    a240:	movw	r2, #5991	; 0x1767
    a244:	ldr	r1, [pc, #96]	; a2ac <fputs@plt+0x4c94>
    a248:	ldr	r3, [pc, #96]	; a2b0 <fputs@plt+0x4c98>
    a24c:	add	r0, pc, r0
    a250:	add	r1, pc, r1
    a254:	add	r3, pc, r3
    a258:	bl	76bb0 <fputs@plt+0x71598>
    a25c:	ldr	r0, [pc, #80]	; a2b4 <fputs@plt+0x4c9c>
    a260:	movw	r2, #5990	; 0x1766
    a264:	ldr	r1, [pc, #76]	; a2b8 <fputs@plt+0x4ca0>
    a268:	ldr	r3, [pc, #76]	; a2bc <fputs@plt+0x4ca4>
    a26c:	add	r0, pc, r0
    a270:	add	r1, pc, r1
    a274:	add	r3, pc, r3
    a278:	bl	76bb0 <fputs@plt+0x71598>
    a27c:	ldr	r0, [pc, #60]	; a2c0 <fputs@plt+0x4ca8>
    a280:	movw	r2, #5989	; 0x1765
    a284:	ldr	r1, [pc, #56]	; a2c4 <fputs@plt+0x4cac>
    a288:	ldr	r3, [pc, #56]	; a2c8 <fputs@plt+0x4cb0>
    a28c:	add	r0, pc, r0
    a290:	add	r1, pc, r1
    a294:	add	r3, pc, r3
    a298:	bl	76bb0 <fputs@plt+0x71598>
    a29c:	andeq	r6, sl, r4, lsr sl
    a2a0:	andeq	r0, r0, r0, asr #8
    a2a4:	andeq	r6, r7, ip, lsl #26
    a2a8:	andeq	r6, r7, r0, lsr ip
    a2ac:	andeq	r6, r7, ip, lsr #12
    a2b0:	andeq	ip, r7, r4, lsr #14
    a2b4:	andeq	r6, r7, r0, lsl #24
    a2b8:	andeq	r6, r7, ip, lsl #12
    a2bc:	andeq	ip, r7, r4, lsl #14
    a2c0:	strdeq	r6, [r7], -r8
    a2c4:	andeq	r6, r7, ip, ror #11
    a2c8:	andeq	ip, r7, r4, ror #13
    a2cc:	ldr	r2, [pc, #724]	; a5a8 <fputs@plt+0x4f90>
    a2d0:	push	{r4, r5, r6, fp, lr}
    a2d4:	add	fp, sp, #16
    a2d8:	ldr	r3, [pc, #716]	; a5ac <fputs@plt+0x4f94>
    a2dc:	sub	sp, sp, #44	; 0x2c
    a2e0:	add	r2, pc, r2
    a2e4:	subs	r5, r0, #0
    a2e8:	ldr	r4, [r2, r3]
    a2ec:	ldr	r3, [r4]
    a2f0:	str	r3, [fp, #-24]	; 0xffffffe8
    a2f4:	beq	a588 <fputs@plt+0x4f70>
    a2f8:	bl	53cc <fork@plt>
    a2fc:	subs	r6, r0, #0
    a300:	blt	a44c <fputs@plt+0x4e34>
    a304:	bne	a414 <fputs@plt+0x4dfc>
    a308:	ldr	r3, [pc, #672]	; a5b0 <fputs@plt+0x4f98>
    a30c:	sub	r4, fp, #40	; 0x28
    a310:	add	r3, pc, r3
    a314:	ldm	r3, {r0, r1, r2, r3}
    a318:	stm	r4, {r0, r1, r2, r3}
    a31c:	mov	r0, r5
    a320:	bl	747a8 <fputs@plt+0x6f190>
    a324:	add	ip, r5, #4
    a328:	add	r3, r5, #12
    a32c:	lsr	r0, r0, #1
    a330:	add	lr, r0, #2
    a334:	lsl	lr, lr, #2
    a338:	add	r2, lr, #14
    a33c:	bic	r2, r2, #7
    a340:	sub	sp, sp, r2
    a344:	add	r5, sp, #16
    a348:	str	r6, [r5]
    a34c:	mov	r1, r5
    a350:	b	a374 <fputs@plt+0x4d5c>
    a354:	ldr	r2, [ip]
    a358:	cmp	r2, #0
    a35c:	beq	a384 <fputs@plt+0x4d6c>
    a360:	cmp	r3, #4
    a364:	str	r2, [r1, #4]!
    a368:	add	r3, r3, #8
    a36c:	beq	a384 <fputs@plt+0x4d6c>
    a370:	mov	ip, r0
    a374:	ldr	r2, [r3, #-12]
    a378:	mov	r0, r3
    a37c:	cmp	r2, #0
    a380:	bne	a354 <fputs@plt+0x4d3c>
    a384:	add	lr, r5, lr
    a388:	ldr	r0, [pc, #548]	; a5b4 <fputs@plt+0x4f9c>
    a38c:	mov	r3, #0
    a390:	add	r0, pc, r0
    a394:	str	r3, [lr, #-4]
    a398:	bl	4c88 <getenv@plt>
    a39c:	subs	r6, r0, #0
    a3a0:	beq	a558 <fputs@plt+0x4f40>
    a3a4:	ldrb	r3, [r6]
    a3a8:	cmp	r3, #0
    a3ac:	beq	a3f4 <fputs@plt+0x4ddc>
    a3b0:	mov	r0, r6
    a3b4:	mov	r1, r5
    a3b8:	str	r6, [r5]
    a3bc:	bl	4d9c <execvp@plt>
    a3c0:	ldr	r3, [r4], #4
    a3c4:	cmp	r3, #0
    a3c8:	beq	a400 <fputs@plt+0x4de8>
    a3cc:	mov	r0, r3
    a3d0:	str	r3, [r5]
    a3d4:	mov	r1, r5
    a3d8:	bl	4d9c <execvp@plt>
    a3dc:	bl	55b8 <__errno_location@plt>
    a3e0:	ldr	r3, [r0]
    a3e4:	cmp	r3, #2
    a3e8:	bne	a4e0 <fputs@plt+0x4ec8>
    a3ec:	cmp	r4, #0
    a3f0:	beq	a400 <fputs@plt+0x4de8>
    a3f4:	ldr	r3, [r4], #4
    a3f8:	cmp	r3, #0
    a3fc:	bne	a3cc <fputs@plt+0x4db4>
    a400:	bl	77b7c <fputs@plt+0x72564>
    a404:	cmp	r0, #2
    a408:	bgt	a524 <fputs@plt+0x4f0c>
    a40c:	mov	r0, #1
    a410:	bl	4e2c <_exit@plt>
    a414:	ldr	r0, [pc, #412]	; a5b8 <fputs@plt+0x4fa0>
    a418:	mov	r1, r6
    a41c:	mov	r2, #1
    a420:	add	r0, pc, r0
    a424:	bl	6a4d4 <fputs@plt+0x64ebc>
    a428:	subs	r5, r0, #0
    a42c:	blt	a4a0 <fputs@plt+0x4e88>
    a430:	mov	r0, r5
    a434:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a438:	ldr	r3, [r4]
    a43c:	cmp	r2, r3
    a440:	bne	a584 <fputs@plt+0x4f6c>
    a444:	sub	sp, fp, #16
    a448:	pop	{r4, r5, r6, fp, pc}
    a44c:	bl	55b8 <__errno_location@plt>
    a450:	mov	r5, r0
    a454:	bl	77b7c <fputs@plt+0x72564>
    a458:	ldr	r1, [r5]
    a45c:	cmp	r0, #2
    a460:	rsble	r0, r1, #0
    a464:	ble	a434 <fputs@plt+0x4e1c>
    a468:	ldr	lr, [pc, #332]	; a5bc <fputs@plt+0x4fa4>
    a46c:	mov	r0, #3
    a470:	ldr	ip, [pc, #328]	; a5c0 <fputs@plt+0x4fa8>
    a474:	movw	r3, #6065	; 0x17b1
    a478:	ldr	r2, [pc, #324]	; a5c4 <fputs@plt+0x4fac>
    a47c:	add	lr, pc, lr
    a480:	add	ip, pc, ip
    a484:	str	lr, [sp]
    a488:	add	r2, pc, r2
    a48c:	str	ip, [sp, #4]
    a490:	bl	76de4 <fputs@plt+0x717cc>
    a494:	ldr	r1, [r5]
    a498:	rsb	r0, r1, #0
    a49c:	b	a434 <fputs@plt+0x4e1c>
    a4a0:	bl	77b7c <fputs@plt+0x72564>
    a4a4:	cmp	r0, #2
    a4a8:	ble	a430 <fputs@plt+0x4e18>
    a4ac:	ldr	lr, [pc, #276]	; a5c8 <fputs@plt+0x4fb0>
    a4b0:	mov	r1, r5
    a4b4:	ldr	ip, [pc, #272]	; a5cc <fputs@plt+0x4fb4>
    a4b8:	movw	r3, #6121	; 0x17e9
    a4bc:	ldr	r2, [pc, #268]	; a5d0 <fputs@plt+0x4fb8>
    a4c0:	add	lr, pc, lr
    a4c4:	add	ip, pc, ip
    a4c8:	str	lr, [sp]
    a4cc:	add	r2, pc, r2
    a4d0:	str	ip, [sp, #4]
    a4d4:	mov	r0, #3
    a4d8:	bl	76de4 <fputs@plt+0x717cc>
    a4dc:	b	a434 <fputs@plt+0x4e1c>
    a4e0:	bl	77b7c <fputs@plt+0x72564>
    a4e4:	cmp	r0, #2
    a4e8:	ble	a40c <fputs@plt+0x4df4>
    a4ec:	ldr	r2, [pc, #224]	; a5d4 <fputs@plt+0x4fbc>
    a4f0:	mov	r1, #0
    a4f4:	ldr	ip, [pc, #220]	; a5d8 <fputs@plt+0x4fc0>
    a4f8:	movw	r3, #6110	; 0x17de
    a4fc:	add	r2, pc, r2
    a500:	str	r2, [sp, #4]
    a504:	ldr	r2, [pc, #208]	; a5dc <fputs@plt+0x4fc4>
    a508:	add	ip, pc, ip
    a50c:	str	r6, [sp, #8]
    a510:	mov	r0, #3
    a514:	str	ip, [sp]
    a518:	add	r2, pc, r2
    a51c:	bl	76de4 <fputs@plt+0x717cc>
    a520:	b	a40c <fputs@plt+0x4df4>
    a524:	ldr	lr, [pc, #180]	; a5e0 <fputs@plt+0x4fc8>
    a528:	mov	r1, #0
    a52c:	ldr	ip, [pc, #176]	; a5e4 <fputs@plt+0x4fcc>
    a530:	movw	r3, #6115	; 0x17e3
    a534:	ldr	r2, [pc, #172]	; a5e8 <fputs@plt+0x4fd0>
    a538:	add	lr, pc, lr
    a53c:	add	ip, pc, ip
    a540:	str	lr, [sp]
    a544:	add	r2, pc, r2
    a548:	str	ip, [sp, #4]
    a54c:	mov	r0, #3
    a550:	bl	76de4 <fputs@plt+0x717cc>
    a554:	b	a40c <fputs@plt+0x4df4>
    a558:	ldr	r0, [pc, #140]	; a5ec <fputs@plt+0x4fd4>
    a55c:	add	r0, pc, r0
    a560:	bl	4c88 <getenv@plt>
    a564:	subs	r6, r0, #0
    a568:	bne	a3a4 <fputs@plt+0x4d8c>
    a56c:	ldr	r0, [pc, #124]	; a5f0 <fputs@plt+0x4fd8>
    a570:	add	r0, pc, r0
    a574:	bl	4c88 <getenv@plt>
    a578:	subs	r6, r0, #0
    a57c:	beq	a3f4 <fputs@plt+0x4ddc>
    a580:	b	a3a4 <fputs@plt+0x4d8c>
    a584:	bl	524c <__stack_chk_fail@plt>
    a588:	ldr	r0, [pc, #100]	; a5f4 <fputs@plt+0x4fdc>
    a58c:	movw	r2, #6061	; 0x17ad
    a590:	ldr	r1, [pc, #96]	; a5f8 <fputs@plt+0x4fe0>
    a594:	ldr	r3, [pc, #96]	; a5fc <fputs@plt+0x4fe4>
    a598:	add	r0, pc, r0
    a59c:	add	r1, pc, r1
    a5a0:	add	r3, pc, r3
    a5a4:	bl	76bb0 <fputs@plt+0x71598>
    a5a8:	muleq	sl, r8, r8
    a5ac:	andeq	r0, r0, r0, asr #8
    a5b0:	andeq	r6, sl, r8, ror #25
    a5b4:	andeq	r6, r7, ip, lsr #22
    a5b8:	andeq	r6, r7, r4, lsr fp
    a5bc:	andeq	ip, r7, ip, lsl r4
    a5c0:	andeq	r6, r7, r8, lsr #20
    a5c4:	strdeq	r6, [r7], -r4
    a5c8:	ldrdeq	ip, [r7], -r8
    a5cc:	muleq	r7, r8, sl
    a5d0:			; <UNDEFINED> instruction: 0x000763b0
    a5d4:	ldrdeq	r6, [r7], -r8
    a5d8:	muleq	r7, r0, r3
    a5dc:	andeq	r6, r7, r4, ror #6
    a5e0:	andeq	ip, r7, r0, ror #6
    a5e4:			; <UNDEFINED> instruction: 0x000769b4
    a5e8:	andeq	r6, r7, r8, lsr r3
    a5ec:	andeq	r6, r7, r8, ror #18
    a5f0:	andeq	r6, r7, ip, asr r9
    a5f4:	andeq	r6, r7, r8, lsl #18
    a5f8:	andeq	r6, r7, r0, ror #5
    a5fc:	andeq	ip, r7, r8, lsr #8
    a600:	ldr	r2, [pc, #540]	; a824 <fputs@plt+0x520c>
    a604:	mov	r3, #0
    a608:	push	{r4, r5, r6, r7, lr}
    a60c:	subs	r7, r0, #0
    a610:	ldr	r0, [pc, #528]	; a828 <fputs@plt+0x5210>
    a614:	add	r2, pc, r2
    a618:	sub	sp, sp, #44	; 0x2c
    a61c:	mov	r5, r1
    a620:	ldr	r6, [r2, r0]
    a624:	str	r3, [sp, #24]
    a628:	str	r3, [sp, #28]
    a62c:	ldr	r2, [r6]
    a630:	str	r3, [sp, #32]
    a634:	str	r3, [sp, #20]
    a638:	str	r2, [sp, #36]	; 0x24
    a63c:	beq	a7f8 <fputs@plt+0x51e0>
    a640:	cmp	r1, #0
    a644:	beq	a7ac <fputs@plt+0x5194>
    a648:	ldr	r0, [r1]
    a64c:	ldr	r1, [pc, #472]	; a82c <fputs@plt+0x5214>
    a650:	add	r1, pc, r1
    a654:	bl	557c <strcmp@plt>
    a658:	ldr	r2, [pc, #464]	; a830 <fputs@plt+0x5218>
    a65c:	add	r2, pc, r2
    a660:	cmp	r0, #0
    a664:	bne	a79c <fputs@plt+0x5184>
    a668:	ldr	r3, [pc, #452]	; a834 <fputs@plt+0x521c>
    a66c:	mov	r0, r7
    a670:	str	r2, [sp, #4]
    a674:	add	r1, sp, #20
    a678:	add	r3, pc, r3
    a67c:	ldr	r2, [pc, #436]	; a838 <fputs@plt+0x5220>
    a680:	str	r3, [sp]
    a684:	add	r4, sp, #24
    a688:	ldr	r3, [pc, #428]	; a83c <fputs@plt+0x5224>
    a68c:	add	r2, pc, r2
    a690:	add	r3, pc, r3
    a694:	bl	3a4bc <fputs@plt+0x34ea4>
    a698:	cmp	r0, #0
    a69c:	blt	a758 <fputs@plt+0x5140>
    a6a0:	ldr	r3, [pc, #408]	; a840 <fputs@plt+0x5228>
    a6a4:	add	r4, sp, #24
    a6a8:	ldr	r0, [sp, #20]
    a6ac:	add	r3, pc, r3
    a6b0:	ldrb	r1, [r3]
    a6b4:	bl	3aee0 <fputs@plt+0x358c8>
    a6b8:	cmp	r0, #0
    a6bc:	blt	a758 <fputs@plt+0x5140>
    a6c0:	add	r1, r5, #4
    a6c4:	ldr	r0, [sp, #20]
    a6c8:	add	r4, sp, #24
    a6cc:	bl	3d778 <fputs@plt+0x38160>
    a6d0:	cmp	r0, #0
    a6d4:	blt	a758 <fputs@plt+0x5140>
    a6d8:	add	r4, sp, #24
    a6dc:	mov	ip, #0
    a6e0:	ldr	r1, [sp, #20]
    a6e4:	mov	r0, r7
    a6e8:	str	r4, [sp]
    a6ec:	mov	r2, #0
    a6f0:	mov	r3, #0
    a6f4:	str	ip, [sp, #4]
    a6f8:	bl	2c7f0 <fputs@plt+0x271d8>
    a6fc:	subs	r5, r0, #0
    a700:	movge	r5, #0
    a704:	bge	a768 <fputs@plt+0x5150>
    a708:	bl	77b7c <fputs@plt+0x72564>
    a70c:	cmp	r0, #2
    a710:	ble	a768 <fputs@plt+0x5150>
    a714:	mov	r0, r4
    a718:	mov	r1, r5
    a71c:	bl	308e8 <fputs@plt+0x2b2d0>
    a720:	ldr	r2, [pc, #284]	; a844 <fputs@plt+0x522c>
    a724:	mov	r1, #0
    a728:	ldr	ip, [pc, #280]	; a848 <fputs@plt+0x5230>
    a72c:	movw	r3, #5131	; 0x140b
    a730:	add	r2, pc, r2
    a734:	str	r2, [sp, #4]
    a738:	ldr	r2, [pc, #268]	; a84c <fputs@plt+0x5234>
    a73c:	add	ip, pc, ip
    a740:	str	r0, [sp, #8]
    a744:	mov	r0, #3
    a748:	str	ip, [sp]
    a74c:	add	r2, pc, r2
    a750:	bl	76de4 <fputs@plt+0x717cc>
    a754:	b	a768 <fputs@plt+0x5150>
    a758:	add	r4, sp, #24
    a75c:	bl	4d93c <fputs@plt+0x48324>
    a760:	add	r4, sp, #24
    a764:	mov	r5, r0
    a768:	ldr	r0, [sp, #20]
    a76c:	cmp	r0, #0
    a770:	beq	a778 <fputs@plt+0x5160>
    a774:	bl	3a9b0 <fputs@plt+0x35398>
    a778:	mov	r0, r4
    a77c:	bl	30414 <fputs@plt+0x2adfc>
    a780:	ldr	r2, [sp, #36]	; 0x24
    a784:	ldr	r3, [r6]
    a788:	mov	r0, r5
    a78c:	cmp	r2, r3
    a790:	bne	a7a8 <fputs@plt+0x5190>
    a794:	add	sp, sp, #44	; 0x2c
    a798:	pop	{r4, r5, r6, r7, pc}
    a79c:	ldr	r2, [pc, #172]	; a850 <fputs@plt+0x5238>
    a7a0:	add	r2, pc, r2
    a7a4:	b	a668 <fputs@plt+0x5050>
    a7a8:	bl	524c <__stack_chk_fail@plt>
    a7ac:	ldr	r0, [pc, #160]	; a854 <fputs@plt+0x523c>
    a7b0:	movw	r2, #5105	; 0x13f1
    a7b4:	ldr	r1, [pc, #156]	; a858 <fputs@plt+0x5240>
    a7b8:	add	r4, sp, #24
    a7bc:	ldr	r3, [pc, #152]	; a85c <fputs@plt+0x5244>
    a7c0:	add	r0, pc, r0
    a7c4:	add	r1, pc, r1
    a7c8:	add	r3, pc, r3
    a7cc:	bl	76bb0 <fputs@plt+0x71598>
    a7d0:	ldr	r3, [sp, #20]
    a7d4:	mov	r5, r0
    a7d8:	cmp	r3, #0
    a7dc:	beq	a7e8 <fputs@plt+0x51d0>
    a7e0:	mov	r0, r3
    a7e4:	bl	3a9b0 <fputs@plt+0x35398>
    a7e8:	mov	r0, r4
    a7ec:	bl	30414 <fputs@plt+0x2adfc>
    a7f0:	mov	r0, r5
    a7f4:	bl	54f8 <_Unwind_Resume@plt>
    a7f8:	ldr	r0, [pc, #96]	; a860 <fputs@plt+0x5248>
    a7fc:	movw	r2, #5104	; 0x13f0
    a800:	ldr	r1, [pc, #92]	; a864 <fputs@plt+0x524c>
    a804:	add	r4, sp, #24
    a808:	ldr	r3, [pc, #88]	; a868 <fputs@plt+0x5250>
    a80c:	add	r0, pc, r0
    a810:	add	r1, pc, r1
    a814:	add	r3, pc, r3
    a818:	bl	76bb0 <fputs@plt+0x71598>
    a81c:	mov	r5, r0
    a820:	b	a7e8 <fputs@plt+0x51d0>
    a824:	andeq	r6, sl, r4, ror #10
    a828:	andeq	r0, r0, r0, asr #8
    a82c:	andeq	r6, r7, r8, asr r9
    a830:	andeq	r6, r7, r0, lsr #18
    a834:	andeq	r6, r7, ip, ror #13
    a838:	andeq	r6, r7, ip, lsl #11
    a83c:			; <UNDEFINED> instruction: 0x000766b8
    a840:			; <UNDEFINED> instruction: 0x000a69b0
    a844:	andeq	r6, r7, r8, lsl #17
    a848:	muleq	r7, ip, lr
    a84c:	andeq	r6, r7, r0, lsr r1
    a850:	andeq	r6, r7, ip, ror #15
    a854:	andeq	r6, r7, r0, ror #15
    a858:	strheq	r6, [r7], -r8
    a85c:	andeq	ip, r7, r8, asr #2
    a860:	strdeq	r0, [r8], -ip
    a864:	andeq	r6, r7, ip, rrx
    a868:	strdeq	ip, [r7], -ip	; <UNPREDICTABLE>
    a86c:	push	{r3, r4, r5, lr}
    a870:	mov	r5, r1
    a874:	ldr	r4, [r0]
    a878:	mov	r0, r4
    a87c:	bl	7c54c <fputs@plt+0x76f34>
    a880:	ldr	r5, [r5]
    a884:	cmp	r0, #3
    a888:	mov	r0, r5
    a88c:	beq	a8ac <fputs@plt+0x5294>
    a890:	bl	7c54c <fputs@plt+0x76f34>
    a894:	cmp	r0, #3
    a898:	beq	a8c0 <fputs@plt+0x52a8>
    a89c:	mov	r0, r4
    a8a0:	mov	r1, r5
    a8a4:	pop	{r3, r4, r5, lr}
    a8a8:	b	4ce8 <strcasecmp@plt>
    a8ac:	bl	7c54c <fputs@plt+0x76f34>
    a8b0:	cmp	r0, #3
    a8b4:	beq	a89c <fputs@plt+0x5284>
    a8b8:	mov	r0, #1
    a8bc:	pop	{r3, r4, r5, pc}
    a8c0:	mvn	r0, #0
    a8c4:	pop	{r3, r4, r5, pc}
    a8c8:	push	{r3, r4, r5, r6, r7, lr}
    a8cc:	subs	r7, r0, #0
    a8d0:	mov	r6, r1
    a8d4:	beq	a948 <fputs@plt+0x5330>
    a8d8:	cmp	r1, #0
    a8dc:	beq	a968 <fputs@plt+0x5350>
    a8e0:	ldr	r0, [r7]
    a8e4:	cmp	r0, #0
    a8e8:	beq	a934 <fputs@plt+0x531c>
    a8ec:	ldr	r1, [r1]
    a8f0:	cmp	r1, #0
    a8f4:	beq	a92c <fputs@plt+0x5314>
    a8f8:	bl	4ce8 <strcasecmp@plt>
    a8fc:	cmp	r0, #0
    a900:	popne	{r3, r4, r5, r6, r7, pc}
    a904:	ldrd	r4, [r7, #8]
    a908:	ldrd	r2, [r6, #8]
    a90c:	cmp	r5, r3
    a910:	cmpeq	r4, r2
    a914:	bcc	a940 <fputs@plt+0x5328>
    a918:	bhi	a92c <fputs@plt+0x5314>
    a91c:	ldr	r0, [r7, #4]
    a920:	ldr	r1, [r6, #4]
    a924:	pop	{r3, r4, r5, r6, r7, lr}
    a928:	b	557c <strcmp@plt>
    a92c:	mov	r0, #1
    a930:	pop	{r3, r4, r5, r6, r7, pc}
    a934:	ldr	r3, [r1]
    a938:	cmp	r3, #0
    a93c:	beq	a904 <fputs@plt+0x52ec>
    a940:	mvn	r0, #0
    a944:	pop	{r3, r4, r5, r6, r7, pc}
    a948:	ldr	r0, [pc, #56]	; a988 <fputs@plt+0x5370>
    a94c:	movw	r2, #1039	; 0x40f
    a950:	ldr	r1, [pc, #52]	; a98c <fputs@plt+0x5374>
    a954:	ldr	r3, [pc, #52]	; a990 <fputs@plt+0x5378>
    a958:	add	r0, pc, r0
    a95c:	add	r1, pc, r1
    a960:	add	r3, pc, r3
    a964:	bl	76bb0 <fputs@plt+0x71598>
    a968:	ldr	r0, [pc, #36]	; a994 <fputs@plt+0x537c>
    a96c:	mov	r2, #1040	; 0x410
    a970:	ldr	r1, [pc, #32]	; a998 <fputs@plt+0x5380>
    a974:	ldr	r3, [pc, #32]	; a99c <fputs@plt+0x5384>
    a978:	add	r0, pc, r0
    a97c:	add	r1, pc, r1
    a980:	add	r3, pc, r3
    a984:	bl	76bb0 <fputs@plt+0x71598>
    a988:	muleq	r8, r0, lr
    a98c:	andeq	r5, r7, r0, lsr #30
    a990:	andeq	ip, r7, r4, asr #3
    a994:	andeq	r6, r7, ip, ror #26
    a998:	andeq	r5, r7, r0, lsl #30
    a99c:	andeq	ip, r7, r4, lsr #3
    a9a0:	push	{r3, r4, r5, lr}
    a9a4:	subs	r5, r0, #0
    a9a8:	mov	r4, r1
    a9ac:	beq	aa3c <fputs@plt+0x5424>
    a9b0:	cmp	r1, #0
    a9b4:	beq	aa1c <fputs@plt+0x5404>
    a9b8:	ldr	r0, [r5]
    a9bc:	cmp	r0, #0
    a9c0:	beq	aa00 <fputs@plt+0x53e8>
    a9c4:	ldr	r1, [r1]
    a9c8:	cmp	r1, #0
    a9cc:	beq	aa14 <fputs@plt+0x53fc>
    a9d0:	bl	4ce8 <strcasecmp@plt>
    a9d4:	cmp	r0, #0
    a9d8:	popne	{r3, r4, r5, pc}
    a9dc:	ldr	r0, [r5, #12]
    a9e0:	ldr	r1, [r4, #12]
    a9e4:	bl	557c <strcmp@plt>
    a9e8:	cmp	r0, #0
    a9ec:	popne	{r3, r4, r5, pc}
    a9f0:	ldr	r0, [r5, #8]
    a9f4:	ldr	r1, [r4, #8]
    a9f8:	pop	{r3, r4, r5, lr}
    a9fc:	b	557c <strcmp@plt>
    aa00:	ldr	r3, [r1]
    aa04:	cmp	r3, #0
    aa08:	beq	a9dc <fputs@plt+0x53c4>
    aa0c:	mvn	r0, #0
    aa10:	pop	{r3, r4, r5, pc}
    aa14:	mov	r0, #1
    aa18:	pop	{r3, r4, r5, pc}
    aa1c:	ldr	r0, [pc, #56]	; aa5c <fputs@plt+0x5444>
    aa20:	movw	r2, #790	; 0x316
    aa24:	ldr	r1, [pc, #52]	; aa60 <fputs@plt+0x5448>
    aa28:	ldr	r3, [pc, #52]	; aa64 <fputs@plt+0x544c>
    aa2c:	add	r0, pc, r0
    aa30:	add	r1, pc, r1
    aa34:	add	r3, pc, r3
    aa38:	bl	76bb0 <fputs@plt+0x71598>
    aa3c:	ldr	r0, [pc, #36]	; aa68 <fputs@plt+0x5450>
    aa40:	movw	r2, #789	; 0x315
    aa44:	ldr	r1, [pc, #32]	; aa6c <fputs@plt+0x5454>
    aa48:	ldr	r3, [pc, #32]	; aa70 <fputs@plt+0x5458>
    aa4c:	add	r0, pc, r0
    aa50:	add	r1, pc, r1
    aa54:	add	r3, pc, r3
    aa58:	bl	76bb0 <fputs@plt+0x71598>
    aa5c:			; <UNDEFINED> instruction: 0x00076cb8
    aa60:	andeq	r5, r7, ip, asr #28
    aa64:			; <UNDEFINED> instruction: 0x00075dbc
    aa68:	muleq	r8, ip, sp
    aa6c:	andeq	r5, r7, ip, lsr #28
    aa70:	muleq	r7, ip, sp
    aa74:	ldr	ip, [pc, #540]	; ac98 <fputs@plt+0x5680>
    aa78:	push	{r4, r5, r6, r7, r8, lr}
    aa7c:	add	ip, pc, ip
    aa80:	ldr	lr, [pc, #532]	; ac9c <fputs@plt+0x5684>
    aa84:	mov	r7, r3
    aa88:	sub	sp, sp, #40	; 0x28
    aa8c:	subs	r5, r1, #0
    aa90:	mov	r6, r0
    aa94:	mov	r1, #0
    aa98:	ldr	r4, [ip, lr]
    aa9c:	mov	r8, r2
    aaa0:	str	r1, [sp, #24]
    aaa4:	str	r1, [sp, #28]
    aaa8:	ldr	r3, [r4]
    aaac:	str	r3, [sp, #36]	; 0x24
    aab0:	beq	ac3c <fputs@plt+0x5624>
    aab4:	ldr	r2, [pc, #484]	; aca0 <fputs@plt+0x5688>
    aab8:	mov	r0, r5
    aabc:	add	r2, pc, r2
    aac0:	bl	7c5b8 <fputs@plt+0x76fa0>
    aac4:	subs	r5, r0, #0
    aac8:	beq	abec <fputs@plt+0x55d4>
    aacc:	ldr	r1, [pc, #464]	; aca4 <fputs@plt+0x568c>
    aad0:	mov	r3, #0
    aad4:	ldr	r2, [pc, #460]	; aca8 <fputs@plt+0x5690>
    aad8:	mov	r0, r6
    aadc:	add	r1, pc, r1
    aae0:	str	r3, [sp, #4]
    aae4:	add	r2, pc, r2
    aae8:	add	r3, sp, #24
    aaec:	str	r1, [sp]
    aaf0:	str	r2, [sp, #12]
    aaf4:	str	r3, [sp, #8]
    aaf8:	ldr	r1, [pc, #428]	; acac <fputs@plt+0x5694>
    aafc:	ldr	r2, [pc, #428]	; acb0 <fputs@plt+0x5698>
    ab00:	ldr	r3, [pc, #428]	; acb4 <fputs@plt+0x569c>
    ab04:	add	r1, pc, r1
    ab08:	str	r5, [sp, #16]
    ab0c:	add	r2, pc, r2
    ab10:	add	r3, pc, r3
    ab14:	bl	4a534 <fputs@plt+0x44f1c>
    ab18:	cmp	r0, #0
    ab1c:	blt	ab98 <fputs@plt+0x5580>
    ab20:	ldr	r1, [pc, #400]	; acb8 <fputs@plt+0x56a0>
    ab24:	add	r2, sp, #32
    ab28:	ldr	r0, [sp, #24]
    ab2c:	add	r1, pc, r1
    ab30:	bl	40924 <fputs@plt+0x3b30c>
    ab34:	cmp	r0, #0
    ab38:	blt	ac08 <fputs@plt+0x55f0>
    ab3c:	ldr	r3, [pc, #376]	; acbc <fputs@plt+0x56a4>
    ab40:	mov	r1, #0
    ab44:	str	r1, [sp, #4]
    ab48:	add	r1, sp, #28
    ab4c:	add	r3, pc, r3
    ab50:	str	r1, [sp, #8]
    ab54:	str	r3, [sp]
    ab58:	mov	r0, r6
    ab5c:	ldr	r1, [pc, #348]	; acc0 <fputs@plt+0x56a8>
    ab60:	ldr	r3, [pc, #348]	; acc4 <fputs@plt+0x56ac>
    ab64:	ldr	r2, [sp, #32]
    ab68:	add	r1, pc, r1
    ab6c:	add	r3, pc, r3
    ab70:	bl	4b5d8 <fputs@plt+0x45fc0>
    ab74:	cmp	r0, #0
    ab78:	blt	ac20 <fputs@plt+0x5608>
    ab7c:	cmp	r7, #0
    ab80:	beq	abe0 <fputs@plt+0x55c8>
    ab84:	mov	r0, r8
    ab88:	ldr	r1, [sp, #28]
    ab8c:	bl	69360 <fputs@plt+0x63d48>
    ab90:	mov	r6, r0
    ab94:	b	aba4 <fputs@plt+0x558c>
    ab98:	cmp	r7, #0
    ab9c:	beq	ac10 <fputs@plt+0x55f8>
    aba0:	mov	r6, #0
    aba4:	ldr	r0, [sp, #28]
    aba8:	bl	4e5c <free@plt>
    abac:	mov	r0, r5
    abb0:	bl	4e5c <free@plt>
    abb4:	ldr	r0, [sp, #24]
    abb8:	cmp	r0, #0
    abbc:	beq	abc4 <fputs@plt+0x55ac>
    abc0:	bl	3a9b0 <fputs@plt+0x35398>
    abc4:	ldr	r2, [sp, #36]	; 0x24
    abc8:	mov	r0, r6
    abcc:	ldr	r3, [r4]
    abd0:	cmp	r2, r3
    abd4:	bne	ac38 <fputs@plt+0x5620>
    abd8:	add	sp, sp, #40	; 0x28
    abdc:	pop	{r4, r5, r6, r7, r8, pc}
    abe0:	ldr	r0, [sp, #28]
    abe4:	bl	5354 <puts@plt>
    abe8:	b	ab84 <fputs@plt+0x556c>
    abec:	ldr	r0, [pc, #212]	; acc8 <fputs@plt+0x56b0>
    abf0:	movw	r1, #2410	; 0x96a
    abf4:	ldr	r2, [pc, #208]	; accc <fputs@plt+0x56b4>
    abf8:	add	r0, pc, r0
    abfc:	add	r2, pc, r2
    ac00:	bl	76f1c <fputs@plt+0x71904>
    ac04:	b	ab90 <fputs@plt+0x5578>
    ac08:	bl	4d74c <fputs@plt+0x48134>
    ac0c:	b	ab90 <fputs@plt+0x5578>
    ac10:	ldr	r0, [pc, #184]	; acd0 <fputs@plt+0x56b8>
    ac14:	add	r0, pc, r0
    ac18:	bl	5354 <puts@plt>
    ac1c:	b	aba0 <fputs@plt+0x5588>
    ac20:	cmp	r7, #0
    ac24:	bne	aba0 <fputs@plt+0x5588>
    ac28:	ldr	r0, [pc, #164]	; acd4 <fputs@plt+0x56bc>
    ac2c:	add	r0, pc, r0
    ac30:	bl	5354 <puts@plt>
    ac34:	b	aba0 <fputs@plt+0x5588>
    ac38:	bl	524c <__stack_chk_fail@plt>
    ac3c:	ldr	r0, [pc, #148]	; acd8 <fputs@plt+0x56c0>
    ac40:	movw	r2, #2406	; 0x966
    ac44:	ldr	r1, [pc, #144]	; acdc <fputs@plt+0x56c4>
    ac48:	ldr	r3, [pc, #144]	; ace0 <fputs@plt+0x56c8>
    ac4c:	add	r0, pc, r0
    ac50:	add	r1, pc, r1
    ac54:	add	r3, pc, r3
    ac58:	bl	76bb0 <fputs@plt+0x71598>
    ac5c:	mov	r4, r0
    ac60:	ldr	r0, [sp, #28]
    ac64:	bl	4e5c <free@plt>
    ac68:	mov	r0, r5
    ac6c:	bl	4e5c <free@plt>
    ac70:	ldr	r0, [sp, #24]
    ac74:	cmp	r0, #0
    ac78:	beq	ac80 <fputs@plt+0x5668>
    ac7c:	bl	3a9b0 <fputs@plt+0x35398>
    ac80:	mov	r0, r4
    ac84:	bl	54f8 <_Unwind_Resume@plt>
    ac88:	b	ac5c <fputs@plt+0x5644>
    ac8c:	mov	r4, r0
    ac90:	mov	r5, #0
    ac94:	b	ac60 <fputs@plt+0x5648>
    ac98:	strdeq	r6, [sl], -ip
    ac9c:	andeq	r0, r0, r0, asr #8
    aca0:	andeq	r6, r7, ip, lsl r5
    aca4:	andeq	r6, r7, r8, lsl #10
    aca8:	andeq	ip, r7, r8, lsr #26
    acac:	andeq	r6, r7, r4, lsl r1
    acb0:	andeq	r6, r7, ip, lsr r2
    acb4:	andeq	r6, r7, r4, asr r2
    acb8:	andeq	sl, r8, ip, lsl r6
    acbc:	andeq	r6, r7, r0, lsr #9
    acc0:	strheq	r6, [r7], -r0
    acc4:	andeq	r6, r7, r8, asr #1
    acc8:	andeq	r5, r7, r4, lsl #25
    accc:	andeq	fp, r7, r8, ror #29
    acd0:	andeq	r6, r7, r0, lsl #3
    acd4:	andeq	r6, r7, r8, ror #2
    acd8:	ldrdeq	ip, [r7], -r8
    acdc:	andeq	r5, r7, ip, lsr #24
    ace0:	andeq	fp, r7, r8, lsr pc
    ace4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ace8:	sub	sp, sp, #20
    acec:	mov	sl, r1
    acf0:	mov	r6, r2
    acf4:	str	r0, [sp, #8]
    acf8:	str	r3, [sp, #12]
    acfc:	bl	68ca0 <fputs@plt+0x63688>
    ad00:	ldr	r3, [pc, #488]	; aef0 <fputs@plt+0x58d8>
    ad04:	cmp	r0, #20
    ad08:	movcc	r0, #20
    ad0c:	str	r0, [sp, #4]
    ad10:	add	r3, pc, r3
    ad14:	ldrb	r4, [r3]
    ad18:	cmp	r4, #0
    ad1c:	bne	add4 <fputs@plt+0x57bc>
    ad20:	subs	r5, sl, #1
    ad24:	bmi	ae34 <fputs@plt+0x581c>
    ad28:	ldr	fp, [pc, #452]	; aef4 <fputs@plt+0x58dc>
    ad2c:	lsl	sl, sl, #1
    ad30:	ldr	r9, [pc, #448]	; aef8 <fputs@plt+0x58e0>
    ad34:	sub	r7, r0, #3
    ad38:	add	fp, pc, fp
    ad3c:	mov	r8, #1
    ad40:	add	r9, pc, r9
    ad44:	add	r4, r4, #2
    ad48:	cmp	r7, r4
    ad4c:	bcs	ad5c <fputs@plt+0x5744>
    ad50:	ldrb	r3, [fp]
    ad54:	cmp	r3, #0
    ad58:	beq	ae64 <fputs@plt+0x584c>
    ad5c:	ands	r3, r6, r8, lsl r5
    ad60:	moveq	r0, #3
    ad64:	movne	r0, #0
    ad68:	bl	6b9e0 <fputs@plt+0x663c8>
    ad6c:	mov	r2, r0
    ad70:	mov	r1, r9
    ad74:	mov	r0, #1
    ad78:	bl	4c94 <__printf_chk@plt>
    ad7c:	cmp	r4, sl
    ad80:	sub	r5, r5, #1
    ad84:	bne	ad44 <fputs@plt+0x572c>
    ad88:	add	r4, r4, #2
    ad8c:	cmp	r4, r7
    ad90:	bls	ae38 <fputs@plt+0x5820>
    ad94:	ldr	r3, [pc, #352]	; aefc <fputs@plt+0x58e4>
    ad98:	add	r3, pc, r3
    ad9c:	ldrb	r3, [r3]
    ada0:	cmp	r3, #0
    ada4:	bne	ae38 <fputs@plt+0x5820>
    ada8:	ldr	r3, [sp, #4]
    adac:	ldr	r2, [pc, #332]	; af00 <fputs@plt+0x58e8>
    adb0:	tst	r3, #1
    adb4:	add	r2, pc, r2
    adb8:	ldreq	r2, [pc, #324]	; af04 <fputs@plt+0x58ec>
    adbc:	addeq	r2, pc, r2
    adc0:	ldr	r1, [pc, #320]	; af08 <fputs@plt+0x58f0>
    adc4:	mov	r0, #1
    adc8:	add	r1, pc, r1
    adcc:	bl	4c94 <__printf_chk@plt>
    add0:	b	ae28 <fputs@plt+0x5810>
    add4:	mov	r4, #0
    add8:	ldr	r3, [pc, #300]	; af0c <fputs@plt+0x58f4>
    addc:	ldr	r0, [sp, #8]
    ade0:	add	r3, pc, r3
    ade4:	ldrb	r3, [r3]
    ade8:	cmp	r3, #0
    adec:	bne	ae24 <fputs@plt+0x580c>
    adf0:	ldr	r3, [sp, #4]
    adf4:	mov	r2, #100	; 0x64
    adf8:	rsb	r1, r4, r3
    adfc:	bl	6ad4c <fputs@plt+0x65734>
    ae00:	subs	r5, r0, #0
    ae04:	beq	ae90 <fputs@plt+0x5878>
    ae08:	bl	5354 <puts@plt>
    ae0c:	mov	r4, #0
    ae10:	mov	r0, r5
    ae14:	bl	4e5c <free@plt>
    ae18:	mov	r0, r4
    ae1c:	add	sp, sp, #20
    ae20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ae24:	bl	5354 <puts@plt>
    ae28:	mov	r5, #0
    ae2c:	mov	r4, r5
    ae30:	b	ae10 <fputs@plt+0x57f8>
    ae34:	mov	r4, #2
    ae38:	ldr	r3, [sp, #12]
    ae3c:	cmp	r3, #0
    ae40:	moveq	r0, #1
    ae44:	movne	r0, #2
    ae48:	bl	6b9e0 <fputs@plt+0x663c8>
    ae4c:	ldr	r1, [pc, #188]	; af10 <fputs@plt+0x58f8>
    ae50:	mov	r2, r0
    ae54:	mov	r0, #1
    ae58:	add	r1, pc, r1
    ae5c:	bl	4c94 <__printf_chk@plt>
    ae60:	b	add8 <fputs@plt+0x57c0>
    ae64:	ldr	r3, [sp, #4]
    ae68:	ldr	r2, [pc, #164]	; af14 <fputs@plt+0x58fc>
    ae6c:	tst	r3, #1
    ae70:	add	r2, pc, r2
    ae74:	ldreq	r2, [pc, #156]	; af18 <fputs@plt+0x5900>
    ae78:	addeq	r2, pc, r2
    ae7c:	ldr	r1, [pc, #152]	; af1c <fputs@plt+0x5904>
    ae80:	mov	r0, #1
    ae84:	add	r1, pc, r1
    ae88:	bl	4c94 <__printf_chk@plt>
    ae8c:	b	ae28 <fputs@plt+0x5810>
    ae90:	ldr	r0, [pc, #136]	; af20 <fputs@plt+0x5908>
    ae94:	movw	r1, #1487	; 0x5cf
    ae98:	ldr	r2, [pc, #132]	; af24 <fputs@plt+0x590c>
    ae9c:	add	r0, pc, r0
    aea0:	add	r2, pc, r2
    aea4:	bl	76f1c <fputs@plt+0x71904>
    aea8:	mov	r4, r0
    aeac:	b	ae10 <fputs@plt+0x57f8>
    aeb0:	mov	r4, r0
    aeb4:	mov	r5, #0
    aeb8:	mov	r0, r5
    aebc:	bl	4e5c <free@plt>
    aec0:	mov	r0, r4
    aec4:	bl	54f8 <_Unwind_Resume@plt>
    aec8:	b	aeb0 <fputs@plt+0x5898>
    aecc:	b	aeb0 <fputs@plt+0x5898>
    aed0:	b	aeb0 <fputs@plt+0x5898>
    aed4:	b	aeb0 <fputs@plt+0x5898>
    aed8:	b	aeb0 <fputs@plt+0x5898>
    aedc:	b	aeb0 <fputs@plt+0x5898>
    aee0:	b	aeb0 <fputs@plt+0x5898>
    aee4:	b	aeb0 <fputs@plt+0x5898>
    aee8:	mov	r4, r0
    aeec:	b	aeb8 <fputs@plt+0x58a0>
    aef0:	andeq	r6, sl, r1, asr #14
    aef4:	andeq	r6, sl, r1, asr r7
    aef8:	andeq	ip, r7, ip, asr sl
    aefc:	strdeq	r6, [sl], -r1
    af00:	andeq	pc, r7, ip, asr #13
    af04:	andeq	r7, r8, r8, lsr #32
    af08:	andeq	r6, r7, r0, lsr r2
    af0c:	andeq	r6, sl, r9, lsr #13
    af10:	andeq	ip, r7, r4, asr #18
    af14:	andeq	pc, r7, r0, lsl r6	; <UNPREDICTABLE>
    af18:	andeq	r6, r8, ip, ror #30
    af1c:	andeq	r6, r7, r4, ror r1
    af20:	andeq	r5, r7, r0, ror #19
    af24:	andeq	fp, r7, r0, ror #16
    af28:	ldr	r2, [pc, #1100]	; b37c <fputs@plt+0x5d64>
    af2c:	mov	r3, #0
    af30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    af34:	mov	r6, r1
    af38:	add	fp, sp, #32
    af3c:	ldr	r1, [pc, #1084]	; b380 <fputs@plt+0x5d68>
    af40:	sub	sp, sp, #68	; 0x44
    af44:	add	r2, pc, r2
    af48:	mov	r7, r0
    af4c:	mov	r0, r6
    af50:	sub	r4, fp, #64	; 0x40
    af54:	ldr	r5, [r2, r1]
    af58:	str	r3, [fp, #-64]	; 0xffffffc0
    af5c:	str	r3, [fp, #-60]	; 0xffffffc4
    af60:	ldr	r2, [r5]
    af64:	str	r3, [fp, #-56]	; 0xffffffc8
    af68:	str	r3, [fp, #-68]	; 0xffffffbc
    af6c:	str	r2, [fp, #-40]	; 0xffffffd8
    af70:	bl	747a8 <fputs@plt+0x6f190>
    af74:	sub	r2, r0, #2
    af78:	cmp	r2, #1
    af7c:	bls	afec <fputs@plt+0x59d4>
    af80:	bl	77b7c <fputs@plt+0x72564>
    af84:	cmp	r0, #2
    af88:	ble	b294 <fputs@plt+0x5c7c>
    af8c:	ldr	lr, [pc, #1008]	; b384 <fputs@plt+0x5d6c>
    af90:	mov	r0, #3
    af94:	ldr	ip, [pc, #1004]	; b388 <fputs@plt+0x5d70>
    af98:	mov	r1, #0
    af9c:	ldr	r2, [pc, #1000]	; b38c <fputs@plt+0x5d74>
    afa0:	add	lr, pc, lr
    afa4:	add	ip, pc, ip
    afa8:	movw	r3, #5031	; 0x13a7
    afac:	add	r2, pc, r2
    afb0:	str	lr, [sp]
    afb4:	str	ip, [sp, #4]
    afb8:	bl	76de4 <fputs@plt+0x717cc>
    afbc:	ldr	r0, [fp, #-68]	; 0xffffffbc
    afc0:	mvn	r6, #21
    afc4:	bl	4e5c <free@plt>
    afc8:	mov	r0, r4
    afcc:	bl	30414 <fputs@plt+0x2adfc>
    afd0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    afd4:	ldr	r3, [r5]
    afd8:	mov	r0, r6
    afdc:	cmp	r2, r3
    afe0:	bne	b35c <fputs@plt+0x5d44>
    afe4:	sub	sp, fp, #32
    afe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afec:	cmp	r0, #3
    aff0:	ldr	r8, [r6, #4]
    aff4:	bne	b100 <fputs@plt+0x5ae8>
    aff8:	ldr	r6, [r6, #8]
    affc:	cmp	r6, #0
    b000:	beq	b014 <fputs@plt+0x59fc>
    b004:	ldrb	r3, [r6]
    b008:	cmp	r3, #0
    b00c:	bne	b13c <fputs@plt+0x5b24>
    b010:	mov	r6, r3
    b014:	ldr	r3, [pc, #884]	; b390 <fputs@plt+0x5d78>
    b018:	mov	r2, #64	; 0x40
    b01c:	mov	r0, #15
    b020:	mvn	r1, #0
    b024:	add	r3, pc, r3
    b028:	sub	r4, fp, #64	; 0x40
    b02c:	ldr	r3, [r3]
    b030:	strb	r2, [r3]
    b034:	bl	67b90 <fputs@plt+0x62578>
    b038:	subs	r9, r0, #0
    b03c:	blt	b250 <fputs@plt+0x5c38>
    b040:	sub	r4, fp, #64	; 0x40
    b044:	bl	77b7c <fputs@plt+0x72564>
    b048:	cmp	r0, #6
    b04c:	ble	b09c <fputs@plt+0x5a84>
    b050:	ldr	r2, [pc, #828]	; b394 <fputs@plt+0x5d7c>
    b054:	cmp	r6, #0
    b058:	ldr	lr, [pc, #824]	; b398 <fputs@plt+0x5d80>
    b05c:	mov	r0, #7
    b060:	add	r2, pc, r2
    b064:	ldr	ip, [pc, #816]	; b39c <fputs@plt+0x5d84>
    b068:	str	r2, [sp, #4]
    b06c:	add	lr, pc, lr
    b070:	ldr	r2, [pc, #808]	; b3a0 <fputs@plt+0x5d88>
    b074:	movne	lr, r6
    b078:	add	ip, pc, ip
    b07c:	mov	r1, #0
    b080:	str	r8, [sp, #8]
    b084:	movw	r3, #5077	; 0x13d5
    b088:	str	lr, [sp, #12]
    b08c:	add	r2, pc, r2
    b090:	str	ip, [sp]
    b094:	sub	r4, fp, #64	; 0x40
    b098:	bl	76de4 <fputs@plt+0x717cc>
    b09c:	ldr	r1, [pc, #768]	; b3a4 <fputs@plt+0x5d8c>
    b0a0:	mov	r3, #0
    b0a4:	ldr	r2, [pc, #764]	; b3a8 <fputs@plt+0x5d90>
    b0a8:	sub	r4, fp, #64	; 0x40
    b0ac:	add	r1, pc, r1
    b0b0:	str	r3, [sp, #8]
    b0b4:	add	r2, pc, r2
    b0b8:	str	r1, [sp]
    b0bc:	str	r2, [sp, #12]
    b0c0:	mov	r0, r7
    b0c4:	ldr	r1, [pc, #736]	; b3ac <fputs@plt+0x5d94>
    b0c8:	ldr	r2, [pc, #736]	; b3b0 <fputs@plt+0x5d98>
    b0cc:	ldr	r3, [pc, #736]	; b3b4 <fputs@plt+0x5d9c>
    b0d0:	add	r1, pc, r1
    b0d4:	str	r8, [sp, #16]
    b0d8:	add	r2, pc, r2
    b0dc:	str	r6, [sp, #20]
    b0e0:	add	r3, pc, r3
    b0e4:	str	r4, [sp, #4]
    b0e8:	bl	4a534 <fputs@plt+0x44f1c>
    b0ec:	subs	r6, r0, #0
    b0f0:	blt	b2a4 <fputs@plt+0x5c8c>
    b0f4:	ldr	r0, [fp, #-68]	; 0xffffffbc
    b0f8:	mov	r6, #0
    b0fc:	b	afc4 <fputs@plt+0x59ac>
    b100:	ldr	r0, [pc, #688]	; b3b8 <fputs@plt+0x5da0>
    b104:	mov	r3, #0
    b108:	ldr	r1, [pc, #684]	; b3bc <fputs@plt+0x5da4>
    b10c:	sub	r4, fp, #64	; 0x40
    b110:	ldr	r2, [pc, #680]	; b3c0 <fputs@plt+0x5da8>
    b114:	add	r0, pc, r0
    b118:	str	r3, [sp]
    b11c:	add	r1, pc, r1
    b120:	sub	r3, fp, #68	; 0x44
    b124:	add	r2, pc, r2
    b128:	bl	7d9e4 <fputs@plt+0x783cc>
    b12c:	subs	r6, r0, #0
    b130:	blt	b308 <fputs@plt+0x5cf0>
    b134:	ldr	r6, [fp, #-68]	; 0xffffffbc
    b138:	b	affc <fputs@plt+0x59e4>
    b13c:	ldr	r3, [pc, #640]	; b3c4 <fputs@plt+0x5dac>
    b140:	cmp	r8, #0
    b144:	add	r3, pc, r3
    b148:	str	r3, [fp, #-48]	; 0xffffffd0
    b14c:	beq	b34c <fputs@plt+0x5d34>
    b150:	mov	r0, r8
    b154:	bl	4fc4 <strlen@plt>
    b158:	mov	r1, r8
    b15c:	add	r0, r0, #40	; 0x28
    b160:	bic	r3, r0, #7
    b164:	sub	sp, sp, r3
    b168:	add	r2, sp, #24
    b16c:	str	r2, [fp, #-76]	; 0xffffffb4
    b170:	mov	r0, r2
    b174:	bl	4d3c <stpcpy@plt>
    b178:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b17c:	cmp	r1, #0
    b180:	mov	ip, r0
    b184:	beq	b190 <fputs@plt+0x5b78>
    b188:	bl	4d3c <stpcpy@plt>
    b18c:	mov	ip, r0
    b190:	sub	r2, fp, #52	; 0x34
    b194:	ldr	r3, [pc, #556]	; b3c8 <fputs@plt+0x5db0>
    b198:	mov	r0, r8
    b19c:	cmp	r0, #0
    b1a0:	mov	r1, #0
    b1a4:	add	r3, pc, r3
    b1a8:	str	r2, [fp, #-72]	; 0xffffffb8
    b1ac:	mov	r9, r2
    b1b0:	str	r8, [fp, #-52]	; 0xffffffcc
    b1b4:	mov	sl, r1
    b1b8:	str	r6, [fp, #-44]	; 0xffffffd4
    b1bc:	sub	r4, fp, #44	; 0x2c
    b1c0:	str	r3, [fp, #-48]	; 0xffffffd0
    b1c4:	strb	r1, [ip]
    b1c8:	beq	b1e8 <fputs@plt+0x5bd0>
    b1cc:	bl	4fc4 <strlen@plt>
    b1d0:	cmp	r9, r4
    b1d4:	add	sl, r0, sl
    b1d8:	beq	b1e8 <fputs@plt+0x5bd0>
    b1dc:	ldr	r0, [r9, #4]!
    b1e0:	cmp	r0, #0
    b1e4:	bne	b1cc <fputs@plt+0x5bb4>
    b1e8:	add	r3, sl, #15
    b1ec:	mov	r1, r8
    b1f0:	bic	r3, r3, #7
    b1f4:	cmp	r1, #0
    b1f8:	sub	sp, sp, r3
    b1fc:	sub	sl, fp, #52	; 0x34
    b200:	add	r9, sp, #24
    b204:	mov	r3, r9
    b208:	beq	b22c <fputs@plt+0x5c14>
    b20c:	mov	r0, r3
    b210:	bl	4d3c <stpcpy@plt>
    b214:	cmp	r4, sl
    b218:	mov	r3, r0
    b21c:	beq	b22c <fputs@plt+0x5c14>
    b220:	ldr	r1, [sl, #4]!
    b224:	cmp	r1, #0
    b228:	bne	b20c <fputs@plt+0x5bf4>
    b22c:	mov	r2, #0
    b230:	mov	r0, r9
    b234:	ldr	r1, [fp, #-76]	; 0xffffffb4
    b238:	sub	r4, fp, #64	; 0x40
    b23c:	strb	r2, [r3]
    b240:	bl	68da8 <fputs@plt+0x63790>
    b244:	cmp	r0, #0
    b248:	movgt	r6, #0
    b24c:	b	b014 <fputs@plt+0x59fc>
    b250:	sub	r4, fp, #64	; 0x40
    b254:	bl	77b7c <fputs@plt+0x72564>
    b258:	cmp	r0, #3
    b25c:	ble	b040 <fputs@plt+0x5a28>
    b260:	ldr	lr, [pc, #356]	; b3cc <fputs@plt+0x5db4>
    b264:	mov	r1, r9
    b268:	ldr	ip, [pc, #352]	; b3d0 <fputs@plt+0x5db8>
    b26c:	mov	r0, #4
    b270:	ldr	r2, [pc, #348]	; b3d4 <fputs@plt+0x5dbc>
    b274:	add	lr, pc, lr
    b278:	add	ip, pc, ip
    b27c:	movw	r3, #5075	; 0x13d3
    b280:	add	r2, pc, r2
    b284:	str	lr, [sp]
    b288:	str	ip, [sp, #4]
    b28c:	bl	76de4 <fputs@plt+0x717cc>
    b290:	b	b040 <fputs@plt+0x5a28>
    b294:	sub	r4, fp, #64	; 0x40
    b298:	mov	r0, #0
    b29c:	mvn	r6, #21
    b2a0:	b	afc4 <fputs@plt+0x59ac>
    b2a4:	mov	r0, #15
    b2a8:	mvn	r1, #0
    b2ac:	bl	67c78 <fputs@plt+0x62660>
    b2b0:	bl	77b7c <fputs@plt+0x72564>
    b2b4:	cmp	r0, #2
    b2b8:	bgt	b2c4 <fputs@plt+0x5cac>
    b2bc:	ldr	r0, [fp, #-68]	; 0xffffffbc
    b2c0:	b	afc4 <fputs@plt+0x59ac>
    b2c4:	mov	r0, r4
    b2c8:	mov	r1, r6
    b2cc:	bl	308e8 <fputs@plt+0x2b2d0>
    b2d0:	ldr	r2, [pc, #256]	; b3d8 <fputs@plt+0x5dc0>
    b2d4:	mov	r1, #0
    b2d8:	ldr	ip, [pc, #252]	; b3dc <fputs@plt+0x5dc4>
    b2dc:	movw	r3, #5091	; 0x13e3
    b2e0:	add	r2, pc, r2
    b2e4:	str	r2, [sp, #4]
    b2e8:	ldr	r2, [pc, #240]	; b3e0 <fputs@plt+0x5dc8>
    b2ec:	add	ip, pc, ip
    b2f0:	str	r0, [sp, #8]
    b2f4:	mov	r0, #3
    b2f8:	str	ip, [sp]
    b2fc:	add	r2, pc, r2
    b300:	bl	76de4 <fputs@plt+0x717cc>
    b304:	b	b2bc <fputs@plt+0x5ca4>
    b308:	sub	r4, fp, #64	; 0x40
    b30c:	bl	77b7c <fputs@plt+0x72564>
    b310:	cmp	r0, #6
    b314:	ble	b134 <fputs@plt+0x5b1c>
    b318:	ldr	lr, [pc, #196]	; b3e4 <fputs@plt+0x5dcc>
    b31c:	mov	r1, r6
    b320:	ldr	ip, [pc, #192]	; b3e8 <fputs@plt+0x5dd0>
    b324:	mov	r0, #7
    b328:	ldr	r2, [pc, #188]	; b3ec <fputs@plt+0x5dd4>
    b32c:	add	lr, pc, lr
    b330:	add	ip, pc, ip
    b334:	movw	r3, #5044	; 0x13b4
    b338:	add	r2, pc, r2
    b33c:	str	lr, [sp]
    b340:	str	ip, [sp, #4]
    b344:	bl	76de4 <fputs@plt+0x717cc>
    b348:	b	b134 <fputs@plt+0x5b1c>
    b34c:	sub	sp, sp, #8
    b350:	add	ip, sp, #24
    b354:	str	ip, [fp, #-76]	; 0xffffffb4
    b358:	b	b190 <fputs@plt+0x5b78>
    b35c:	bl	524c <__stack_chk_fail@plt>
    b360:	mov	r5, r0
    b364:	ldr	r0, [fp, #-68]	; 0xffffffbc
    b368:	bl	4e5c <free@plt>
    b36c:	mov	r0, r4
    b370:	bl	30414 <fputs@plt+0x2adfc>
    b374:	mov	r0, r5
    b378:	bl	54f8 <_Unwind_Resume@plt>
    b37c:	andeq	r5, sl, r4, lsr ip
    b380:	andeq	r0, r0, r0, asr #8
    b384:	andeq	fp, r7, r0, lsl #19
    b388:	andeq	r6, r7, r0, rrx
    b38c:	ldrdeq	r5, [r7], -r0
    b390:	andeq	r6, sl, r8, lsl #9
    b394:	andeq	r6, r7, r4, rrx
    b398:	muleq	r7, r4, pc	; <UNPREDICTABLE>
    b39c:	andeq	fp, r7, r8, lsr #17
    b3a0:	strdeq	r5, [r7], -r0
    b3a4:	andeq	r6, r7, ip
    b3a8:	andeq	lr, r7, ip, ror ip
    b3ac:	andeq	r5, r7, r8, asr #22
    b3b0:	andeq	r5, r7, r0, ror ip
    b3b4:	andeq	r5, r7, r4, lsl #25
    b3b8:	andeq	r5, r7, ip, lsl #30
    b3bc:	andeq	r5, r7, r4, lsl pc
    b3c0:	andeq	r5, r7, r4, lsl pc
    b3c4:	andeq	r5, r7, r0, lsr #30
    b3c8:	andeq	r7, r8, r4, asr #18
    b3cc:	andeq	fp, r7, ip, lsr #13
    b3d0:	andeq	r5, r7, r8, lsl #28
    b3d4:	strdeq	r5, [r7], -ip
    b3d8:	andeq	r5, r7, r8, lsl #28
    b3dc:	andeq	fp, r7, r4, lsr r6
    b3e0:	andeq	r5, r7, r0, lsl #11
    b3e4:	strdeq	fp, [r7], -r4
    b3e8:	andeq	r5, r7, r0, lsl sp
    b3ec:	andeq	r5, r7, r4, asr #10
    b3f0:	push	{r4, r5, r6, lr}
    b3f4:	mov	r4, r1
    b3f8:	ldr	r5, [r0]
    b3fc:	mov	r1, #46	; 0x2e
    b400:	mov	r0, r5
    b404:	bl	4d84 <strrchr@plt>
    b408:	mov	r1, #46	; 0x2e
    b40c:	mov	r6, r0
    b410:	ldr	r0, [r4]
    b414:	bl	4d84 <strrchr@plt>
    b418:	cmp	r0, #0
    b41c:	cmpne	r6, #0
    b420:	mov	r1, r0
    b424:	beq	b438 <fputs@plt+0x5e20>
    b428:	mov	r0, r6
    b42c:	bl	4ce8 <strcasecmp@plt>
    b430:	cmp	r0, #0
    b434:	popne	{r4, r5, r6, pc}
    b438:	mov	r0, r5
    b43c:	bl	55c4 <basename@plt>
    b440:	mov	r5, r0
    b444:	ldr	r0, [r4]
    b448:	bl	55c4 <basename@plt>
    b44c:	mov	r1, r0
    b450:	mov	r0, r5
    b454:	pop	{r4, r5, r6, lr}
    b458:	b	4ce8 <strcasecmp@plt>
    b45c:	ldr	r3, [pc, #1796]	; bb68 <fputs@plt+0x6550>
    b460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b464:	mov	r9, r1
    b468:	ldr	r1, [pc, #1788]	; bb6c <fputs@plt+0x6554>
    b46c:	sub	sp, sp, #244	; 0xf4
    b470:	add	r3, pc, r3
    b474:	ldr	r2, [pc, #1780]	; bb70 <fputs@plt+0x6558>
    b478:	str	r0, [sp, #40]	; 0x28
    b47c:	mov	fp, #0
    b480:	ldr	r1, [r3, r1]
    b484:	add	r2, pc, r2
    b488:	str	fp, [sp, #72]	; 0x48
    b48c:	ldr	r4, [r2]
    b490:	ldr	r3, [r1]
    b494:	cmp	r4, fp
    b498:	str	r1, [sp, #32]
    b49c:	str	fp, [sp, #76]	; 0x4c
    b4a0:	str	fp, [sp, #80]	; 0x50
    b4a4:	str	r3, [sp, #236]	; 0xec
    b4a8:	bne	b8e8 <fputs@plt+0x62d0>
    b4ac:	ldr	r1, [pc, #1728]	; bb74 <fputs@plt+0x655c>
    b4b0:	add	r1, pc, r1
    b4b4:	bl	557c <strcmp@plt>
    b4b8:	cmp	r0, fp
    b4bc:	beq	b4d8 <fputs@plt+0x5ec0>
    b4c0:	ldr	r1, [pc, #1712]	; bb78 <fputs@plt+0x6560>
    b4c4:	ldr	r0, [sp, #40]	; 0x28
    b4c8:	add	r1, pc, r1
    b4cc:	bl	557c <strcmp@plt>
    b4d0:	cmp	r0, fp
    b4d4:	bne	b8b4 <fputs@plt+0x629c>
    b4d8:	ldr	r3, [pc, #1692]	; bb7c <fputs@plt+0x6564>
    b4dc:	mov	ip, #0
    b4e0:	add	r0, sp, #72	; 0x48
    b4e4:	str	ip, [sp]
    b4e8:	add	r3, pc, r3
    b4ec:	mov	r1, ip
    b4f0:	mov	r2, ip
    b4f4:	str	r0, [sp, #36]	; 0x24
    b4f8:	ldr	r3, [r3]
    b4fc:	str	ip, [sp, #4]
    b500:	str	ip, [sp, #8]
    b504:	bl	24cd8 <fputs@plt+0x1f6c0>
    b508:	cmp	r0, #0
    b50c:	blt	b93c <fputs@plt+0x6324>
    b510:	ldr	r1, [pc, #1640]	; bb80 <fputs@plt+0x6568>
    b514:	mov	r7, #0
    b518:	ldr	r2, [pc, #1636]	; bb84 <fputs@plt+0x656c>
    b51c:	mov	r8, r7
    b520:	add	r1, pc, r1
    b524:	ldr	r3, [pc, #1628]	; bb88 <fputs@plt+0x6570>
    b528:	add	r2, pc, r2
    b52c:	str	r1, [sp, #16]
    b530:	str	r2, [sp, #20]
    b534:	add	r3, pc, r3
    b538:	ldr	r0, [pc, #1612]	; bb8c <fputs@plt+0x6574>
    b53c:	ldr	r1, [pc, #1612]	; bb90 <fputs@plt+0x6578>
    b540:	ldr	r2, [pc, #1612]	; bb94 <fputs@plt+0x657c>
    b544:	add	r0, pc, r0
    b548:	add	r1, pc, r1
    b54c:	str	r7, [sp, #56]	; 0x38
    b550:	add	r2, pc, r2
    b554:	str	r3, [sp, #48]	; 0x30
    b558:	str	r0, [sp, #52]	; 0x34
    b55c:	str	r1, [sp, #60]	; 0x3c
    b560:	str	r2, [sp, #64]	; 0x40
    b564:	ldr	r5, [r9, r8]
    b568:	add	r3, r9, r8
    b56c:	str	r3, [sp, #24]
    b570:	cmp	r5, #0
    b574:	beq	b954 <fputs@plt+0x633c>
    b578:	ldr	r3, [sp, #16]
    b57c:	mov	r0, r5
    b580:	ldr	r1, [sp, #20]
    b584:	add	r2, sp, #84	; 0x54
    b588:	add	sl, r7, #1
    b58c:	str	r2, [sp, #28]
    b590:	str	r3, [sp, #84]	; 0x54
    b594:	mov	r3, #0
    b598:	str	r3, [sp, #88]	; 0x58
    b59c:	str	r3, [sp, #92]	; 0x5c
    b5a0:	str	r3, [sp, #96]	; 0x60
    b5a4:	str	r3, [sp, #100]	; 0x64
    b5a8:	str	r3, [sp, #104]	; 0x68
    b5ac:	bl	65bb8 <fputs@plt+0x605a0>
    b5b0:	cmp	r0, #0
    b5b4:	beq	b698 <fputs@plt+0x6080>
    b5b8:	mov	r0, r5
    b5bc:	bl	6e8a0 <fputs@plt+0x69288>
    b5c0:	cmp	r0, #0
    b5c4:	bne	b698 <fputs@plt+0x6080>
    b5c8:	ldr	r4, [sp, #72]	; 0x48
    b5cc:	cmp	r4, #0
    b5d0:	beq	b6b0 <fputs@plt+0x6098>
    b5d4:	ldr	r1, [r4]
    b5d8:	add	r4, r4, #4
    b5dc:	ldr	r6, [pc, #1460]	; bb98 <fputs@plt+0x6580>
    b5e0:	cmp	r1, #0
    b5e4:	add	r6, pc, r6
    b5e8:	bne	b61c <fputs@plt+0x6004>
    b5ec:	b	b6b0 <fputs@plt+0x6098>
    b5f0:	mov	r1, #0
    b5f4:	bl	4ea4 <access@plt>
    b5f8:	cmp	r0, #0
    b5fc:	mov	r0, fp
    b600:	bge	b8dc <fputs@plt+0x62c4>
    b604:	bl	4e5c <free@plt>
    b608:	cmp	r4, #0
    b60c:	beq	b6b0 <fputs@plt+0x6098>
    b610:	ldr	r1, [r4], #4
    b614:	cmp	r1, #0
    b618:	beq	b6b0 <fputs@plt+0x6098>
    b61c:	ldr	r0, [r6]
    b620:	mov	r2, r5
    b624:	bl	6f2d0 <fputs@plt+0x69cb8>
    b628:	subs	fp, r0, #0
    b62c:	bne	b5f0 <fputs@plt+0x5fd8>
    b630:	ldr	r0, [pc, #1380]	; bb9c <fputs@plt+0x6584>
    b634:	movw	r1, #5252	; 0x1484
    b638:	ldr	r2, [pc, #1376]	; bba0 <fputs@plt+0x6588>
    b63c:	add	r0, pc, r0
    b640:	add	r2, pc, r2
    b644:	bl	76f1c <fputs@plt+0x71904>
    b648:	mov	r6, #0
    b64c:	mov	fp, r0
    b650:	mov	r4, r6
    b654:	str	r6, [sp, #44]	; 0x2c
    b658:	mov	r0, r6
    b65c:	bl	4e5c <free@plt>
    b660:	ldr	r0, [sp, #44]	; 0x2c
    b664:	bl	4e5c <free@plt>
    b668:	mov	r0, r4
    b66c:	bl	4e5c <free@plt>
    b670:	ldr	r0, [sp, #36]	; 0x24
    b674:	bl	257b0 <fputs@plt+0x20198>
    b678:	ldr	r1, [sp, #32]
    b67c:	ldr	r2, [sp, #236]	; 0xec
    b680:	mov	r0, fp
    b684:	ldr	r3, [r1]
    b688:	cmp	r2, r3
    b68c:	bne	bb64 <fputs@plt+0x654c>
    b690:	add	sp, sp, #244	; 0xf4
    b694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b698:	mov	r4, #0
    b69c:	mov	r0, r4
    b6a0:	mov	r7, sl
    b6a4:	bl	4e5c <free@plt>
    b6a8:	lsl	r8, sl, #2
    b6ac:	b	b564 <fputs@plt+0x5f4c>
    b6b0:	ldr	r3, [sp, #48]	; 0x30
    b6b4:	mov	r2, r5
    b6b8:	ldr	r1, [sp, #52]	; 0x34
    b6bc:	ldr	r0, [r3]
    b6c0:	bl	6f2d0 <fputs@plt+0x69cb8>
    b6c4:	subs	r4, r0, #0
    b6c8:	beq	b9a8 <fputs@plt+0x6390>
    b6cc:	bl	4fc4 <strlen@plt>
    b6d0:	mov	r3, #0
    b6d4:	mov	r1, r3
    b6d8:	add	r2, r4, r0
    b6dc:	mov	r0, r4
    b6e0:	strb	r3, [r2, #-8]
    b6e4:	bl	4ea4 <access@plt>
    b6e8:	cmp	r0, #0
    b6ec:	blt	b69c <fputs@plt+0x6084>
    b6f0:	bl	77b7c <fputs@plt+0x72564>
    b6f4:	cmp	r0, #5
    b6f8:	bgt	b90c <fputs@plt+0x62f4>
    b6fc:	ldr	r3, [pc, #1184]	; bba4 <fputs@plt+0x658c>
    b700:	ldr	r1, [pc, r3]
    b704:	cmp	r1, #0
    b708:	beq	b990 <fputs@plt+0x6378>
    b70c:	ldrb	r3, [r1]
    b710:	cmp	r3, #0
    b714:	beq	b8f4 <fputs@plt+0x62dc>
    b718:	ldr	r0, [pc, #1160]	; bba8 <fputs@plt+0x6590>
    b71c:	add	r0, pc, r0
    b720:	bl	66c68 <fputs@plt+0x61650>
    b724:	mov	fp, #3
    b728:	mov	r6, #2
    b72c:	mov	r2, #4
    b730:	str	r0, [sp, #44]	; 0x2c
    b734:	str	r0, [sp, #88]	; 0x58
    b738:	str	r2, [sp, #68]	; 0x44
    b73c:	mov	r0, r4
    b740:	bl	55c4 <basename@plt>
    b744:	add	r1, sp, #240	; 0xf0
    b748:	add	r6, r1, r6, lsl #2
    b74c:	ldr	r1, [pc, #1112]	; bbac <fputs@plt+0x6594>
    b750:	add	r1, pc, r1
    b754:	str	r0, [r6, #-156]	; 0xffffff64
    b758:	ldr	r0, [sp, #40]	; 0x28
    b75c:	bl	557c <strcmp@plt>
    b760:	ldr	ip, [pc, #1096]	; bbb0 <fputs@plt+0x6598>
    b764:	add	ip, pc, ip
    b768:	cmp	r0, #0
    b76c:	beq	b794 <fputs@plt+0x617c>
    b770:	ldr	r1, [pc, #1084]	; bbb4 <fputs@plt+0x659c>
    b774:	ldr	r0, [sp, #40]	; 0x28
    b778:	add	r1, pc, r1
    b77c:	bl	557c <strcmp@plt>
    b780:	ldr	ip, [pc, #1072]	; bbb8 <fputs@plt+0x65a0>
    b784:	add	ip, pc, ip
    b788:	cmp	r0, #0
    b78c:	ldrne	ip, [pc, #1064]	; bbbc <fputs@plt+0x65a4>
    b790:	addne	ip, pc, ip
    b794:	ldr	r0, [sp, #68]	; 0x44
    b798:	add	r3, sp, #240	; 0xf0
    b79c:	ldr	r1, [pc, #1052]	; bbc0 <fputs@plt+0x65a8>
    b7a0:	add	r2, r3, fp, lsl #2
    b7a4:	add	r3, r3, r0, lsl #2
    b7a8:	add	r1, pc, r1
    b7ac:	add	r0, sp, #84	; 0x54
    b7b0:	str	ip, [r2, #-156]	; 0xffffff64
    b7b4:	mov	r2, #0
    b7b8:	str	r2, [r3, #-156]	; 0xffffff64
    b7bc:	bl	74b40 <fputs@plt+0x6f528>
    b7c0:	subs	r6, r0, #0
    b7c4:	beq	b9f8 <fputs@plt+0x63e0>
    b7c8:	bl	77b7c <fputs@plt+0x72564>
    b7cc:	cmp	r0, #5
    b7d0:	ble	b808 <fputs@plt+0x61f0>
    b7d4:	ldr	r2, [pc, #1000]	; bbc4 <fputs@plt+0x65ac>
    b7d8:	mov	r0, #6
    b7dc:	ldr	ip, [pc, #996]	; bbc8 <fputs@plt+0x65b0>
    b7e0:	mov	r1, #0
    b7e4:	add	r2, pc, r2
    b7e8:	str	r2, [sp, #4]
    b7ec:	ldr	r2, [pc, #984]	; bbcc <fputs@plt+0x65b4>
    b7f0:	add	ip, pc, ip
    b7f4:	str	r6, [sp, #8]
    b7f8:	movw	r3, #5286	; 0x14a6
    b7fc:	str	ip, [sp]
    b800:	add	r2, pc, r2
    b804:	bl	76de4 <fputs@plt+0x717cc>
    b808:	bl	53cc <fork@plt>
    b80c:	cmp	r0, #0
    b810:	blt	b9d8 <fputs@plt+0x63c0>
    b814:	beq	bad0 <fputs@plt+0x64b8>
    b818:	add	r1, sp, #108	; 0x6c
    b81c:	bl	69084 <fputs@plt+0x63a6c>
    b820:	subs	fp, r0, #0
    b824:	blt	ba18 <fputs@plt+0x6400>
    b828:	ldr	r3, [sp, #116]	; 0x74
    b82c:	cmp	r3, #1
    b830:	bne	b9d0 <fputs@plt+0x63b8>
    b834:	ldr	r1, [pc, #916]	; bbd0 <fputs@plt+0x65b8>
    b838:	ldr	r0, [sp, #40]	; 0x28
    b83c:	add	r1, pc, r1
    b840:	bl	557c <strcmp@plt>
    b844:	ldr	r3, [sp, #128]	; 0x80
    b848:	cmp	r0, #0
    b84c:	bne	b944 <fputs@plt+0x632c>
    b850:	cmp	r3, #0
    b854:	bne	b95c <fputs@plt+0x6344>
    b858:	ldr	r3, [pc, #884]	; bbd4 <fputs@plt+0x65bc>
    b85c:	add	r3, pc, r3
    b860:	ldrb	r3, [r3]
    b864:	cmp	r3, #0
    b868:	beq	b980 <fputs@plt+0x6368>
    b86c:	mov	r1, #1
    b870:	str	r1, [sp, #56]	; 0x38
    b874:	cmp	sl, #0
    b878:	beq	bb38 <fputs@plt+0x6520>
    b87c:	ldr	r2, [sp, #24]
    b880:	ldr	r3, [r2]
    b884:	cmp	r5, r3
    b888:	bne	bb18 <fputs@plt+0x6500>
    b88c:	mov	r1, r5
    b890:	mov	r0, r9
    b894:	bl	74f48 <fputs@plt+0x6f930>
    b898:	mov	r0, r6
    b89c:	bl	4e5c <free@plt>
    b8a0:	ldr	r0, [sp, #44]	; 0x2c
    b8a4:	bl	4e5c <free@plt>
    b8a8:	mov	r0, r4
    b8ac:	bl	4e5c <free@plt>
    b8b0:	b	b564 <fputs@plt+0x5f4c>
    b8b4:	ldr	r1, [pc, #796]	; bbd8 <fputs@plt+0x65c0>
    b8b8:	ldr	r0, [sp, #40]	; 0x28
    b8bc:	add	r1, pc, r1
    b8c0:	bl	557c <strcmp@plt>
    b8c4:	cmp	r0, fp
    b8c8:	beq	b4d8 <fputs@plt+0x5ec0>
    b8cc:	add	r1, sp, #72	; 0x48
    b8d0:	mov	fp, r4
    b8d4:	str	r1, [sp, #36]	; 0x24
    b8d8:	b	b670 <fputs@plt+0x6058>
    b8dc:	mov	r4, #0
    b8e0:	bl	4e5c <free@plt>
    b8e4:	b	b69c <fputs@plt+0x6084>
    b8e8:	add	r0, sp, #72	; 0x48
    b8ec:	str	r0, [sp, #36]	; 0x24
    b8f0:	b	b670 <fputs@plt+0x6058>
    b8f4:	str	r3, [sp, #44]	; 0x2c
    b8f8:	mov	fp, #2
    b8fc:	mov	r3, #3
    b900:	mov	r6, #1
    b904:	str	r3, [sp, #68]	; 0x44
    b908:	b	b73c <fputs@plt+0x6124>
    b90c:	ldr	r1, [sp, #64]	; 0x40
    b910:	mov	r0, #6
    b914:	ldr	r3, [pc, #704]	; bbdc <fputs@plt+0x65c4>
    b918:	str	r5, [sp, #8]
    b91c:	add	r3, pc, r3
    b920:	str	r1, [sp]
    b924:	str	r3, [sp, #4]
    b928:	mov	r1, #0
    b92c:	ldr	r2, [sp, #60]	; 0x3c
    b930:	movw	r3, #5271	; 0x1497
    b934:	bl	76de4 <fputs@plt+0x717cc>
    b938:	b	b6fc <fputs@plt+0x60e4>
    b93c:	mov	fp, r0
    b940:	b	b670 <fputs@plt+0x6058>
    b944:	cmp	r3, #0
    b948:	beq	b874 <fputs@plt+0x625c>
    b94c:	mvn	fp, #21
    b950:	b	b658 <fputs@plt+0x6040>
    b954:	ldr	fp, [sp, #56]	; 0x38
    b958:	b	b670 <fputs@plt+0x6058>
    b95c:	ldr	r3, [pc, #636]	; bbe0 <fputs@plt+0x65c8>
    b960:	add	r3, pc, r3
    b964:	ldrb	r3, [r3]
    b968:	cmp	r3, #0
    b96c:	bne	b874 <fputs@plt+0x625c>
    b970:	ldr	r0, [pc, #620]	; bbe4 <fputs@plt+0x65cc>
    b974:	add	r0, pc, r0
    b978:	bl	5354 <puts@plt>
    b97c:	b	b874 <fputs@plt+0x625c>
    b980:	ldr	r0, [pc, #608]	; bbe8 <fputs@plt+0x65d0>
    b984:	add	r0, pc, r0
    b988:	bl	5354 <puts@plt>
    b98c:	b	b86c <fputs@plt+0x6254>
    b990:	mov	r2, #3
    b994:	str	r1, [sp, #44]	; 0x2c
    b998:	str	r2, [sp, #68]	; 0x44
    b99c:	mov	fp, #2
    b9a0:	mov	r6, #1
    b9a4:	b	b73c <fputs@plt+0x6124>
    b9a8:	ldr	r0, [pc, #572]	; bbec <fputs@plt+0x65d4>
    b9ac:	movw	r1, #5264	; 0x1490
    b9b0:	ldr	r2, [pc, #568]	; bbf0 <fputs@plt+0x65d8>
    b9b4:	add	r0, pc, r0
    b9b8:	add	r2, pc, r2
    b9bc:	bl	76f1c <fputs@plt+0x71904>
    b9c0:	mov	r6, #0
    b9c4:	mov	fp, r0
    b9c8:	str	r6, [sp, #44]	; 0x2c
    b9cc:	b	b658 <fputs@plt+0x6040>
    b9d0:	mvn	fp, #70	; 0x46
    b9d4:	b	b658 <fputs@plt+0x6040>
    b9d8:	bl	55b8 <__errno_location@plt>
    b9dc:	ldr	fp, [r0]
    b9e0:	bl	77b7c <fputs@plt+0x72564>
    b9e4:	cmp	r0, #2
    b9e8:	bgt	ba58 <fputs@plt+0x6440>
    b9ec:	cmp	fp, #0
    b9f0:	rsbgt	fp, fp, #0
    b9f4:	b	b658 <fputs@plt+0x6040>
    b9f8:	ldr	r0, [pc, #500]	; bbf4 <fputs@plt+0x65dc>
    b9fc:	movw	r1, #5284	; 0x14a4
    ba00:	ldr	r2, [pc, #496]	; bbf8 <fputs@plt+0x65e0>
    ba04:	add	r0, pc, r0
    ba08:	add	r2, pc, r2
    ba0c:	bl	76f1c <fputs@plt+0x71904>
    ba10:	mov	fp, r0
    ba14:	b	b658 <fputs@plt+0x6040>
    ba18:	bl	77b7c <fputs@plt+0x72564>
    ba1c:	cmp	r0, #2
    ba20:	ble	b658 <fputs@plt+0x6040>
    ba24:	ldr	lr, [pc, #464]	; bbfc <fputs@plt+0x65e4>
    ba28:	mov	r0, #3
    ba2c:	ldr	ip, [pc, #460]	; bc00 <fputs@plt+0x65e8>
    ba30:	movw	r3, #5300	; 0x14b4
    ba34:	ldr	r2, [pc, #456]	; bc04 <fputs@plt+0x65ec>
    ba38:	add	lr, pc, lr
    ba3c:	add	ip, pc, ip
    ba40:	ldr	r1, [sp, #56]	; 0x38
    ba44:	add	r2, pc, r2
    ba48:	str	lr, [sp]
    ba4c:	str	ip, [sp, #4]
    ba50:	bl	76de4 <fputs@plt+0x717cc>
    ba54:	b	b658 <fputs@plt+0x6040>
    ba58:	ldr	lr, [pc, #424]	; bc08 <fputs@plt+0x65f0>
    ba5c:	mov	r1, fp
    ba60:	ldr	ip, [pc, #420]	; bc0c <fputs@plt+0x65f4>
    ba64:	mov	r0, #3
    ba68:	ldr	r2, [pc, #416]	; bc10 <fputs@plt+0x65f8>
    ba6c:	add	lr, pc, lr
    ba70:	add	ip, pc, ip
    ba74:	movw	r3, #5290	; 0x14aa
    ba78:	add	r2, pc, r2
    ba7c:	str	lr, [sp]
    ba80:	str	ip, [sp, #4]
    ba84:	bl	76de4 <fputs@plt+0x717cc>
    ba88:	b	ba10 <fputs@plt+0x63f8>
    ba8c:	mov	r3, r0
    ba90:	mov	r6, #0
    ba94:	str	r6, [sp, #44]	; 0x2c
    ba98:	mov	r0, r6
    ba9c:	mov	r5, r3
    baa0:	bl	4e5c <free@plt>
    baa4:	ldr	r0, [sp, #44]	; 0x2c
    baa8:	bl	4e5c <free@plt>
    baac:	mov	r0, r4
    bab0:	bl	4e5c <free@plt>
    bab4:	ldr	r0, [sp, #36]	; 0x24
    bab8:	bl	257b0 <fputs@plt+0x20198>
    babc:	mov	r0, r5
    bac0:	bl	54f8 <_Unwind_Resume@plt>
    bac4:	mov	r3, r0
    bac8:	b	ba98 <fputs@plt+0x6480>
    bacc:	b	ba8c <fputs@plt+0x6474>
    bad0:	add	r1, sp, #84	; 0x54
    bad4:	ldr	r0, [sp, #84]	; 0x54
    bad8:	bl	500c <execv@plt>
    badc:	mov	r0, #1
    bae0:	bl	4e2c <_exit@plt>
    bae4:	mov	r3, r0
    bae8:	mov	r6, #0
    baec:	b	ba98 <fputs@plt+0x6480>
    baf0:	b	ba8c <fputs@plt+0x6474>
    baf4:	mov	r5, r0
    baf8:	b	bab4 <fputs@plt+0x649c>
    bafc:	mov	r6, #0
    bb00:	mov	r3, r0
    bb04:	str	r6, [sp, #44]	; 0x2c
    bb08:	mov	r4, r6
    bb0c:	b	ba98 <fputs@plt+0x6480>
    bb10:	b	bafc <fputs@plt+0x64e4>
    bb14:	b	ba8c <fputs@plt+0x6474>
    bb18:	ldr	r0, [pc, #244]	; bc14 <fputs@plt+0x65fc>
    bb1c:	movw	r2, #5323	; 0x14cb
    bb20:	ldr	r1, [pc, #240]	; bc18 <fputs@plt+0x6600>
    bb24:	ldr	r3, [pc, #240]	; bc1c <fputs@plt+0x6604>
    bb28:	add	r0, pc, r0
    bb2c:	add	r1, pc, r1
    bb30:	add	r3, pc, r3
    bb34:	bl	76bb0 <fputs@plt+0x71598>
    bb38:	ldr	r0, [pc, #224]	; bc20 <fputs@plt+0x6608>
    bb3c:	movw	r2, #5321	; 0x14c9
    bb40:	ldr	r1, [pc, #220]	; bc24 <fputs@plt+0x660c>
    bb44:	ldr	r3, [pc, #220]	; bc28 <fputs@plt+0x6610>
    bb48:	add	r0, pc, r0
    bb4c:	add	r1, pc, r1
    bb50:	add	r3, pc, r3
    bb54:	bl	76bb0 <fputs@plt+0x71598>
    bb58:	b	bafc <fputs@plt+0x64e4>
    bb5c:	b	bafc <fputs@plt+0x64e4>
    bb60:	b	bafc <fputs@plt+0x64e4>
    bb64:	bl	524c <__stack_chk_fail@plt>
    bb68:	andeq	r5, sl, r8, lsl #14
    bb6c:	andeq	r0, r0, r0, asr #8
    bb70:	andeq	r5, sl, r8, ror #31
    bb74:	andeq	r5, r7, r4, ror #24
    bb78:	andeq	r5, r7, r4, asr ip
    bb7c:			; <UNDEFINED> instruction: 0x000a5fb0
    bb80:	andeq	r5, r7, r0, lsl ip
    bb84:			; <UNDEFINED> instruction: 0x00075ab0
    bb88:	andeq	r5, sl, r4, ror #30
    bb8c:	andeq	r5, r7, ip, ror ip
    bb90:	andeq	r5, r7, r4, lsr r3
    bb94:	andeq	sl, r7, ip, asr #30
    bb98:			; <UNDEFINED> instruction: 0x000a5eb4
    bb9c:	andeq	r5, r7, r0, asr #4
    bba0:	andeq	sl, r7, ip, asr lr
    bba4:	muleq	sl, r8, sp
    bba8:	muleq	r7, ip, sl
    bbac:	andeq	r5, r7, r4, asr #19
    bbb0:	andeq	r1, r8, ip, lsl #30
    bbb4:	andeq	r5, r7, r4, lsr #19
    bbb8:	andeq	r5, r7, ip, lsl #19
    bbbc:	andeq	r5, r7, r4, ror r9
    bbc0:	andeq	r6, r8, ip, lsr r6
    bbc4:	muleq	r7, r8, r9
    bbc8:	andeq	sl, r7, ip, lsr #25
    bbcc:	andeq	r5, r7, ip, ror r0
    bbd0:	andeq	r5, r7, r8, ror #17
    bbd4:	andeq	r5, sl, r8, lsr ip
    bbd8:	andeq	r5, r7, r8, ror #16
    bbdc:	andeq	r5, r7, r4, lsr #16
    bbe0:	andeq	r5, sl, r4, lsr fp
    bbe4:	andeq	r5, r7, r0, lsr #16
    bbe8:	andeq	r5, r7, r8, lsl #16
    bbec:	andeq	r4, r7, r8, asr #29
    bbf0:	andeq	sl, r7, r4, ror #21
    bbf4:	andeq	r4, r7, r8, ror lr
    bbf8:	muleq	r7, r4, sl
    bbfc:	andeq	sl, r7, r4, ror #20
    bc00:	andeq	r5, r7, r0, lsr #10
    bc04:	andeq	r4, r7, r8, lsr lr
    bc08:	andeq	sl, r7, r0, lsr sl
    bc0c:	andeq	r5, r7, r8, lsr r4
    bc10:	andeq	r4, r7, r4, lsl #28
    bc14:	andeq	r5, r7, r0, lsl #13
    bc18:	andeq	r4, r7, r0, asr sp
    bc1c:	ldrdeq	sl, [r7], -r0
    bc20:	andeq	r5, r7, r8, asr r6
    bc24:	andeq	r4, r7, r0, lsr sp
    bc28:			; <UNDEFINED> instruction: 0x0007afb0
    bc2c:	push	{r3, r4, r5, r6, r7, lr}
    bc30:	mov	r4, #0
    bc34:	ldr	r7, [pc, #60]	; bc78 <fputs@plt+0x6660>
    bc38:	mov	r6, r0
    bc3c:	mov	r5, r4
    bc40:	add	r7, pc, r7
    bc44:	add	r3, r7, r4
    bc48:	mov	r1, r6
    bc4c:	add	r4, r4, #12
    bc50:	ldr	r0, [r3, #4]
    bc54:	bl	65b84 <fputs@plt+0x6056c>
    bc58:	cmp	r0, #0
    bc5c:	bne	bc70 <fputs@plt+0x6658>
    bc60:	add	r5, r5, #1
    bc64:	cmp	r5, #21
    bc68:	bne	bc44 <fputs@plt+0x662c>
    bc6c:	pop	{r3, r4, r5, r6, r7, pc}
    bc70:	mov	r0, r5
    bc74:	pop	{r3, r4, r5, r6, r7, pc}
    bc78:	andeq	r3, sl, r0, lsl #16
    bc7c:	ldr	r2, [pc, #1900]	; c3f0 <fputs@plt+0x6dd8>
    bc80:	mov	r3, #0
    bc84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bc88:	subs	r6, r0, #0
    bc8c:	ldr	r0, [pc, #1888]	; c3f4 <fputs@plt+0x6ddc>
    bc90:	add	r2, pc, r2
    bc94:	sub	sp, sp, #132	; 0x84
    bc98:	mov	r5, r1
    bc9c:	ldr	r4, [r2, r0]
    bca0:	str	r3, [sp, #72]	; 0x48
    bca4:	str	r3, [sp, #76]	; 0x4c
    bca8:	ldr	r2, [r4]
    bcac:	str	r2, [sp, #124]	; 0x7c
    bcb0:	beq	bd04 <fputs@plt+0x66ec>
    bcb4:	ldr	r2, [pc, #1852]	; c3f8 <fputs@plt+0x6de0>
    bcb8:	add	r2, pc, r2
    bcbc:	ldrb	r1, [r2]
    bcc0:	cmp	r1, r3
    bcc4:	bne	bcfc <fputs@plt+0x66e4>
    bcc8:	ldr	r3, [pc, #1836]	; c3fc <fputs@plt+0x6de4>
    bccc:	add	r3, pc, r3
    bcd0:	ldr	r3, [r3]
    bcd4:	cmp	r3, #0
    bcd8:	ble	bd0c <fputs@plt+0x66f4>
    bcdc:	mov	r5, r1
    bce0:	ldr	r2, [sp, #124]	; 0x7c
    bce4:	mov	r0, r5
    bce8:	ldr	r3, [r4]
    bcec:	cmp	r2, r3
    bcf0:	bne	c0c8 <fputs@plt+0x6ab0>
    bcf4:	add	sp, sp, #132	; 0x84
    bcf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bcfc:	mov	r5, r3
    bd00:	b	bce0 <fputs@plt+0x66c8>
    bd04:	mov	r5, r6
    bd08:	b	bce0 <fputs@plt+0x66c8>
    bd0c:	ldr	r3, [pc, #1772]	; c400 <fputs@plt+0x6de8>
    bd10:	add	r3, pc, r3
    bd14:	ldrd	r2, [r3]
    bd18:	orrs	r0, r2, r3
    bd1c:	bne	bcdc <fputs@plt+0x66c4>
    bd20:	bl	4afc <geteuid@plt>
    bd24:	cmp	r0, #0
    bd28:	bne	bd54 <fputs@plt+0x673c>
    bd2c:	mov	r5, #0
    bd30:	ldr	r0, [sp, #76]	; 0x4c
    bd34:	cmp	r0, #0
    bd38:	beq	bd40 <fputs@plt+0x6728>
    bd3c:	bl	74690 <fputs@plt+0x6f078>
    bd40:	ldr	r0, [sp, #72]	; 0x48
    bd44:	cmp	r0, #0
    bd48:	beq	bce0 <fputs@plt+0x66c8>
    bd4c:	bl	3a9b0 <fputs@plt+0x35398>
    bd50:	b	bce0 <fputs@plt+0x66c8>
    bd54:	bl	68d64 <fputs@plt+0x6374c>
    bd58:	cmp	r0, #0
    bd5c:	beq	bd2c <fputs@plt+0x6714>
    bd60:	ldr	r2, [pc, #1692]	; c404 <fputs@plt+0x6dec>
    bd64:	mov	r3, #0
    bd68:	ldr	r1, [pc, #1688]	; c408 <fputs@plt+0x6df0>
    bd6c:	mov	r0, r6
    bd70:	add	r2, pc, r2
    bd74:	str	r3, [sp, #12]
    bd78:	stm	sp, {r2, r3}
    bd7c:	add	r3, sp, #72	; 0x48
    bd80:	ldr	r2, [pc, #1668]	; c40c <fputs@plt+0x6df4>
    bd84:	add	r1, pc, r1
    bd88:	str	r3, [sp, #8]
    bd8c:	ldr	r3, [pc, #1660]	; c410 <fputs@plt+0x6df8>
    bd90:	add	r2, pc, r2
    bd94:	add	r3, pc, r3
    bd98:	bl	4a534 <fputs@plt+0x44f1c>
    bd9c:	cmp	r0, #0
    bda0:	blt	bd2c <fputs@plt+0x6714>
    bda4:	ldr	r2, [pc, #1640]	; c414 <fputs@plt+0x6dfc>
    bda8:	mov	r1, #97	; 0x61
    bdac:	ldr	r0, [sp, #72]	; 0x48
    bdb0:	add	r2, pc, r2
    bdb4:	bl	3f800 <fputs@plt+0x3a1e8>
    bdb8:	cmp	r0, #0
    bdbc:	blt	c0cc <fputs@plt+0x6ab4>
    bdc0:	add	r0, sp, #84	; 0x54
    bdc4:	ldr	r8, [pc, #1612]	; c418 <fputs@plt+0x6e00>
    bdc8:	str	r0, [sp, #40]	; 0x28
    bdcc:	mov	r1, #0
    bdd0:	ldr	r9, [pc, #1604]	; c41c <fputs@plt+0x6e04>
    bdd4:	add	r3, sp, #80	; 0x50
    bdd8:	ldr	r0, [pc, #1600]	; c420 <fputs@plt+0x6e08>
    bddc:	add	r6, sp, #96	; 0x60
    bde0:	str	r1, [sp, #52]	; 0x34
    bde4:	add	r7, sp, #100	; 0x64
    bde8:	add	r1, sp, #88	; 0x58
    bdec:	add	r0, pc, r0
    bdf0:	str	r3, [sp, #36]	; 0x24
    bdf4:	add	r8, pc, r8
    bdf8:	add	r3, sp, #92	; 0x5c
    bdfc:	str	r1, [sp, #44]	; 0x2c
    be00:	str	r3, [sp, #48]	; 0x30
    be04:	add	r9, pc, r9
    be08:	str	r0, [sp, #56]	; 0x38
    be0c:	ldr	r1, [pc, #1552]	; c424 <fputs@plt+0x6e0c>
    be10:	ldr	r3, [pc, #1552]	; c428 <fputs@plt+0x6e10>
    be14:	ldr	r0, [pc, #1552]	; c42c <fputs@plt+0x6e14>
    be18:	add	r1, pc, r1
    be1c:	add	r3, pc, r3
    be20:	str	r1, [sp, #60]	; 0x3c
    be24:	add	r0, pc, r0
    be28:	str	r3, [sp, #64]	; 0x40
    be2c:	str	r0, [sp, #68]	; 0x44
    be30:	add	r3, sp, #88	; 0x58
    be34:	ldr	r0, [sp, #72]	; 0x48
    be38:	str	r3, [sp]
    be3c:	mov	r1, r8
    be40:	add	r3, sp, #92	; 0x5c
    be44:	add	r2, sp, #80	; 0x50
    be48:	str	r3, [sp, #4]
    be4c:	add	r3, sp, #84	; 0x54
    be50:	str	r6, [sp, #8]
    be54:	str	r7, [sp, #12]
    be58:	bl	40924 <fputs@plt+0x3b30c>
    be5c:	cmp	r0, #0
    be60:	ble	bf98 <fputs@plt+0x6980>
    be64:	ldr	r0, [sp, #92]	; 0x5c
    be68:	mov	r1, r9
    be6c:	mov	sl, #0
    be70:	str	sl, [sp, #120]	; 0x78
    be74:	bl	557c <strcmp@plt>
    be78:	cmp	r0, sl
    be7c:	movne	r0, sl
    be80:	beq	be8c <fputs@plt+0x6874>
    be84:	bl	4e5c <free@plt>
    be88:	b	be30 <fputs@plt+0x6818>
    be8c:	ldr	r0, [sp, #80]	; 0x50
    be90:	ldr	r1, [sp, #56]	; 0x38
    be94:	bl	749a0 <fputs@plt+0x6f388>
    be98:	subs	sl, r0, #0
    be9c:	beq	c2a4 <fputs@plt+0x6c8c>
    bea0:	ldr	fp, [sp, #100]	; 0x64
    bea4:	cmp	fp, #0
    bea8:	blt	c280 <fputs@plt+0x6c68>
    beac:	sub	r3, r5, #2
    beb0:	ldr	r1, [pc, #1400]	; c430 <fputs@plt+0x6e18>
    beb4:	cmp	r3, #3
    beb8:	add	r1, pc, r1
    bebc:	ldrhi	r1, [pc, #1392]	; c434 <fputs@plt+0x6e1c>
    bec0:	addhi	r1, pc, r1
    bec4:	mov	r0, sl
    bec8:	bl	745c0 <fputs@plt+0x6efa8>
    becc:	cmp	r0, #0
    bed0:	beq	bf88 <fputs@plt+0x6970>
    bed4:	mov	r0, fp
    bed8:	add	r1, sp, #120	; 0x78
    bedc:	bl	66990 <fputs@plt+0x61378>
    bee0:	ldr	r0, [sp, #96]	; 0x60
    bee4:	bl	69fa0 <fputs@plt+0x64988>
    bee8:	mov	fp, r0
    beec:	bl	77b7c <fputs@plt+0x72564>
    bef0:	cmp	r0, #3
    bef4:	ble	bf60 <fputs@plt+0x6948>
    bef8:	ldr	r2, [sp, #120]	; 0x78
    befc:	mov	r1, #0
    bf00:	ldr	ip, [sp, #68]	; 0x44
    bf04:	mov	r0, #4
    bf08:	cmp	r2, r1
    bf0c:	ldr	r3, [sp, #84]	; 0x54
    bf10:	ldr	lr, [sp, #100]	; 0x64
    bf14:	movne	ip, r2
    bf18:	str	ip, [sp, #16]
    bf1c:	ldr	ip, [sp, #64]	; 0x40
    bf20:	cmp	fp, r1
    bf24:	ldr	r2, [pc, #1292]	; c438 <fputs@plt+0x6e20>
    bf28:	str	r3, [sp, #8]
    bf2c:	movne	ip, fp
    bf30:	str	ip, [sp, #20]
    bf34:	ldr	ip, [sp, #88]	; 0x58
    bf38:	add	r2, pc, r2
    bf3c:	ldr	r3, [pc, #1272]	; c43c <fputs@plt+0x6e24>
    bf40:	str	r2, [sp]
    bf44:	add	r3, pc, r3
    bf48:	str	lr, [sp, #12]
    bf4c:	str	r3, [sp, #4]
    bf50:	movw	r3, #2910	; 0xb5e
    bf54:	ldr	r2, [sp, #60]	; 0x3c
    bf58:	str	ip, [sp, #24]
    bf5c:	bl	76de4 <fputs@plt+0x717cc>
    bf60:	ldr	r1, [sp, #52]	; 0x34
    bf64:	mov	r0, sl
    bf68:	add	r1, r1, #1
    bf6c:	str	r1, [sp, #52]	; 0x34
    bf70:	bl	74690 <fputs@plt+0x6f078>
    bf74:	mov	r0, fp
    bf78:	bl	4e5c <free@plt>
    bf7c:	ldr	r0, [sp, #120]	; 0x78
    bf80:	bl	4e5c <free@plt>
    bf84:	b	be30 <fputs@plt+0x6818>
    bf88:	mov	r0, sl
    bf8c:	bl	74690 <fputs@plt+0x6f078>
    bf90:	ldr	r0, [sp, #120]	; 0x78
    bf94:	b	be84 <fputs@plt+0x686c>
    bf98:	bne	c0cc <fputs@plt+0x6ab4>
    bf9c:	ldr	r0, [sp, #72]	; 0x48
    bfa0:	bl	3f228 <fputs@plt+0x39c10>
    bfa4:	cmp	r0, #0
    bfa8:	blt	c0cc <fputs@plt+0x6ab4>
    bfac:	add	r0, sp, #76	; 0x4c
    bfb0:	bl	5350c <fputs@plt+0x4def4>
    bfb4:	ldr	r7, [sp, #76]	; 0x4c
    bfb8:	cmp	r7, #0
    bfbc:	beq	c200 <fputs@plt+0x6be8>
    bfc0:	ldr	r3, [r7]
    bfc4:	cmp	r3, #0
    bfc8:	beq	c200 <fputs@plt+0x6be8>
    bfcc:	ldr	r0, [pc, #1132]	; c440 <fputs@plt+0x6e28>
    bfd0:	add	r7, r7, #4
    bfd4:	ldr	sl, [pc, #1128]	; c444 <fputs@plt+0x6e2c>
    bfd8:	add	r0, pc, r0
    bfdc:	ldr	r1, [pc, #1124]	; c448 <fputs@plt+0x6e30>
    bfe0:	str	r0, [sp, #36]	; 0x24
    bfe4:	add	sl, pc, sl
    bfe8:	ldr	r3, [pc, #1116]	; c44c <fputs@plt+0x6e34>
    bfec:	add	r1, pc, r1
    bff0:	ldr	r0, [pc, #1112]	; c450 <fputs@plt+0x6e38>
    bff4:	ldr	fp, [pc, #1112]	; c454 <fputs@plt+0x6e3c>
    bff8:	add	r3, pc, r3
    bffc:	add	r0, pc, r0
    c000:	str	r1, [sp, #40]	; 0x28
    c004:	str	r3, [sp, #44]	; 0x2c
    c008:	add	fp, pc, fp
    c00c:	str	r0, [sp, #48]	; 0x30
    c010:	b	c090 <fputs@plt+0x6a78>
    c014:	bl	4e44 <getuid@plt>
    c018:	ldr	r3, [sp, #96]	; 0x60
    c01c:	cmp	r0, r3
    c020:	beq	c0c0 <fputs@plt+0x6aa8>
    c024:	ldr	r0, [r7, #-4]
    c028:	add	r1, sp, #120	; 0x78
    c02c:	bl	534f8 <fputs@plt+0x4dee0>
    c030:	cmp	r0, #0
    c034:	blt	c0c0 <fputs@plt+0x6aa8>
    c038:	ldr	r9, [sp, #120]	; 0x78
    c03c:	mov	r1, sl
    c040:	mov	r0, r9
    c044:	bl	557c <strcmp@plt>
    c048:	cmp	r0, #0
    c04c:	movne	r0, r9
    c050:	beq	c0d8 <fputs@plt+0x6ac0>
    c054:	bl	4e5c <free@plt>
    c058:	ldr	r0, [sp, #116]	; 0x74
    c05c:	bl	4e5c <free@plt>
    c060:	ldr	r0, [sp, #112]	; 0x70
    c064:	bl	4e5c <free@plt>
    c068:	ldr	r0, [sp, #108]	; 0x6c
    c06c:	bl	4e5c <free@plt>
    c070:	ldr	r0, [sp, #104]	; 0x68
    c074:	bl	4e5c <free@plt>
    c078:	cmp	r7, #0
    c07c:	beq	c200 <fputs@plt+0x6be8>
    c080:	ldr	r3, [r8]
    c084:	add	r7, r7, #4
    c088:	cmp	r3, #0
    c08c:	beq	c200 <fputs@plt+0x6be8>
    c090:	mov	r3, #0
    c094:	mov	r1, r6
    c098:	str	r3, [sp, #104]	; 0x68
    c09c:	mov	r8, r7
    c0a0:	str	r3, [sp, #108]	; 0x6c
    c0a4:	str	r3, [sp, #112]	; 0x70
    c0a8:	str	r3, [sp, #116]	; 0x74
    c0ac:	str	r3, [sp, #120]	; 0x78
    c0b0:	ldr	r0, [r7, #-4]
    c0b4:	bl	53384 <fputs@plt+0x4dd6c>
    c0b8:	cmp	r0, #0
    c0bc:	bge	c014 <fputs@plt+0x69fc>
    c0c0:	ldr	r0, [sp, #120]	; 0x78
    c0c4:	b	c054 <fputs@plt+0x6a3c>
    c0c8:	bl	524c <__stack_chk_fail@plt>
    c0cc:	bl	4d74c <fputs@plt+0x48134>
    c0d0:	mov	r5, r0
    c0d4:	b	bd30 <fputs@plt+0x6718>
    c0d8:	ldr	r0, [r7, #-4]
    c0dc:	add	r1, sp, #104	; 0x68
    c0e0:	bl	534e4 <fputs@plt+0x4decc>
    c0e4:	cmp	r0, #0
    c0e8:	blt	c0c0 <fputs@plt+0x6aa8>
    c0ec:	ldr	r3, [sp, #104]	; 0x68
    c0f0:	ldrb	r2, [r3]
    c0f4:	cmp	r2, #120	; 0x78
    c0f8:	beq	c264 <fputs@plt+0x6c4c>
    c0fc:	cmp	r2, #116	; 0x74
    c100:	bne	c0c0 <fputs@plt+0x6aa8>
    c104:	ldrb	r2, [r3, #1]
    c108:	cmp	r2, #116	; 0x74
    c10c:	bne	c0c0 <fputs@plt+0x6aa8>
    c110:	ldrb	r2, [r3, #2]
    c114:	cmp	r2, #121	; 0x79
    c118:	bne	c0c0 <fputs@plt+0x6aa8>
    c11c:	ldrb	r3, [r3, #3]
    c120:	cmp	r3, #0
    c124:	bne	c0c0 <fputs@plt+0x6aa8>
    c128:	ldr	r0, [r7, #-4]
    c12c:	add	r1, sp, #108	; 0x6c
    c130:	bl	534bc <fputs@plt+0x4dea4>
    c134:	ldr	r0, [r7, #-4]
    c138:	add	r1, sp, #112	; 0x70
    c13c:	bl	534a8 <fputs@plt+0x4de90>
    c140:	ldr	r0, [r7, #-4]
    c144:	add	r1, sp, #116	; 0x74
    c148:	bl	534d0 <fputs@plt+0x4deb8>
    c14c:	ldr	r0, [sp, #96]	; 0x60
    c150:	bl	69fa0 <fputs@plt+0x64988>
    c154:	mov	r9, r0
    c158:	bl	77b7c <fputs@plt+0x72564>
    c15c:	cmp	r0, #3
    c160:	ble	c1dc <fputs@plt+0x6bc4>
    c164:	cmp	r9, #0
    c168:	ldr	r3, [sp, #108]	; 0x6c
    c16c:	movne	r2, r9
    c170:	moveq	r2, fp
    c174:	cmp	r3, #0
    c178:	beq	c188 <fputs@plt+0x6b70>
    c17c:	ldrb	r1, [r3]
    c180:	cmp	r1, #0
    c184:	bne	c1b0 <fputs@plt+0x6b98>
    c188:	ldr	r3, [sp, #112]	; 0x70
    c18c:	cmp	r3, #0
    c190:	beq	c1a0 <fputs@plt+0x6b88>
    c194:	ldrb	r1, [r3]
    c198:	cmp	r1, #0
    c19c:	bne	c1b0 <fputs@plt+0x6b98>
    c1a0:	ldr	r3, [sp, #116]	; 0x74
    c1a4:	ldr	r0, [sp, #36]	; 0x24
    c1a8:	cmp	r3, #0
    c1ac:	moveq	r3, r0
    c1b0:	ldr	r0, [sp, #44]	; 0x2c
    c1b4:	ldr	r1, [sp, #48]	; 0x30
    c1b8:	str	r2, [sp, #8]
    c1bc:	str	r0, [sp]
    c1c0:	mov	r0, #4
    c1c4:	str	r1, [sp, #4]
    c1c8:	mov	r1, #0
    c1cc:	str	r3, [sp, #12]
    c1d0:	movw	r3, #2940	; 0xb7c
    c1d4:	ldr	r2, [sp, #40]	; 0x28
    c1d8:	bl	76de4 <fputs@plt+0x717cc>
    c1dc:	ldr	r1, [sp, #52]	; 0x34
    c1e0:	ldr	r0, [sp, #120]	; 0x78
    c1e4:	add	r1, r1, #1
    c1e8:	str	r1, [sp, #52]	; 0x34
    c1ec:	bl	4e5c <free@plt>
    c1f0:	ldr	r0, [sp, #116]	; 0x74
    c1f4:	bl	4e5c <free@plt>
    c1f8:	mov	r0, r9
    c1fc:	b	c05c <fputs@plt+0x6a44>
    c200:	ldr	r3, [sp, #52]	; 0x34
    c204:	cmp	r3, #0
    c208:	beq	bd2c <fputs@plt+0x6714>
    c20c:	bl	77b7c <fputs@plt+0x72564>
    c210:	cmp	r0, #2
    c214:	ble	c25c <fputs@plt+0x6c44>
    c218:	ldr	ip, [pc, #568]	; c458 <fputs@plt+0x6e40>
    c21c:	mov	lr, #12
    c220:	ldr	r2, [pc, #564]	; c45c <fputs@plt+0x6e44>
    c224:	mov	r0, #3
    c228:	add	ip, pc, ip
    c22c:	ldr	r3, [pc, #556]	; c460 <fputs@plt+0x6e48>
    c230:	add	r2, pc, r2
    c234:	mov	r1, #0
    c238:	mla	r5, lr, r5, ip
    c23c:	add	r3, pc, r3
    c240:	stm	sp, {r2, r3}
    c244:	movw	r3, #2948	; 0xb84
    c248:	ldr	r2, [pc, #532]	; c464 <fputs@plt+0x6e4c>
    c24c:	add	r2, pc, r2
    c250:	ldr	ip, [r5, #4]
    c254:	str	ip, [sp, #8]
    c258:	bl	76de4 <fputs@plt+0x717cc>
    c25c:	mvn	r5, #0
    c260:	b	bd30 <fputs@plt+0x6718>
    c264:	ldrb	r2, [r3, #1]
    c268:	cmp	r2, #49	; 0x31
    c26c:	bne	c0c0 <fputs@plt+0x6aa8>
    c270:	ldrb	r2, [r3, #2]
    c274:	cmp	r2, #49	; 0x31
    c278:	bne	c0c0 <fputs@plt+0x6aa8>
    c27c:	b	c11c <fputs@plt+0x6b04>
    c280:	bl	77b7c <fputs@plt+0x72564>
    c284:	cmp	r0, #2
    c288:	mvnle	r5, #33	; 0x21
    c28c:	bgt	c2c4 <fputs@plt+0x6cac>
    c290:	mov	r0, sl
    c294:	bl	74690 <fputs@plt+0x6f078>
    c298:	ldr	r0, [sp, #120]	; 0x78
    c29c:	bl	4e5c <free@plt>
    c2a0:	b	bd30 <fputs@plt+0x6718>
    c2a4:	ldr	r0, [pc, #444]	; c468 <fputs@plt+0x6e50>
    c2a8:	movw	r1, #2894	; 0xb4e
    c2ac:	ldr	r2, [pc, #440]	; c46c <fputs@plt+0x6e54>
    c2b0:	add	r0, pc, r0
    c2b4:	add	r2, pc, r2
    c2b8:	bl	76f1c <fputs@plt+0x71904>
    c2bc:	mov	r5, r0
    c2c0:	b	c298 <fputs@plt+0x6c80>
    c2c4:	ldr	r2, [pc, #420]	; c470 <fputs@plt+0x6e58>
    c2c8:	mov	r0, #3
    c2cc:	ldr	ip, [pc, #416]	; c474 <fputs@plt+0x6e5c>
    c2d0:	mov	r1, #34	; 0x22
    c2d4:	add	r2, pc, r2
    c2d8:	str	r2, [sp, #4]
    c2dc:	ldr	r2, [pc, #404]	; c478 <fputs@plt+0x6e60>
    c2e0:	add	ip, pc, ip
    c2e4:	str	fp, [sp, #8]
    c2e8:	movw	r3, #2897	; 0xb51
    c2ec:	str	ip, [sp]
    c2f0:	add	r2, pc, r2
    c2f4:	bl	76de4 <fputs@plt+0x717cc>
    c2f8:	mov	r5, r0
    c2fc:	b	c290 <fputs@plt+0x6c78>
    c300:	mov	r3, r0
    c304:	mov	r9, #0
    c308:	ldr	r0, [sp, #120]	; 0x78
    c30c:	mov	r4, r3
    c310:	bl	4e5c <free@plt>
    c314:	ldr	r0, [sp, #116]	; 0x74
    c318:	bl	4e5c <free@plt>
    c31c:	mov	r0, r9
    c320:	bl	4e5c <free@plt>
    c324:	ldr	r0, [sp, #112]	; 0x70
    c328:	bl	4e5c <free@plt>
    c32c:	ldr	r0, [sp, #108]	; 0x6c
    c330:	bl	4e5c <free@plt>
    c334:	ldr	r0, [sp, #104]	; 0x68
    c338:	bl	4e5c <free@plt>
    c33c:	ldr	r0, [sp, #76]	; 0x4c
    c340:	cmp	r0, #0
    c344:	beq	c34c <fputs@plt+0x6d34>
    c348:	bl	74690 <fputs@plt+0x6f078>
    c34c:	ldr	r0, [sp, #72]	; 0x48
    c350:	cmp	r0, #0
    c354:	beq	c35c <fputs@plt+0x6d44>
    c358:	bl	3a9b0 <fputs@plt+0x35398>
    c35c:	mov	r0, r4
    c360:	bl	54f8 <_Unwind_Resume@plt>
    c364:	mov	r4, r0
    c368:	mov	fp, #0
    c36c:	mov	r0, fp
    c370:	bl	4e5c <free@plt>
    c374:	ldr	r0, [sp, #120]	; 0x78
    c378:	bl	4e5c <free@plt>
    c37c:	b	c33c <fputs@plt+0x6d24>
    c380:	b	c364 <fputs@plt+0x6d4c>
    c384:	b	c300 <fputs@plt+0x6ce8>
    c388:	mov	r4, r0
    c38c:	mov	fp, #0
    c390:	mov	r0, sl
    c394:	bl	74690 <fputs@plt+0x6f078>
    c398:	b	c36c <fputs@plt+0x6d54>
    c39c:	b	c300 <fputs@plt+0x6ce8>
    c3a0:	mov	r4, r0
    c3a4:	b	c390 <fputs@plt+0x6d78>
    c3a8:	mov	r4, r0
    c3ac:	b	c33c <fputs@plt+0x6d24>
    c3b0:	b	c300 <fputs@plt+0x6ce8>
    c3b4:	b	c388 <fputs@plt+0x6d70>
    c3b8:	b	c388 <fputs@plt+0x6d70>
    c3bc:	b	c388 <fputs@plt+0x6d70>
    c3c0:	mov	r4, r0
    c3c4:	b	c36c <fputs@plt+0x6d54>
    c3c8:	mov	r3, r0
    c3cc:	b	c308 <fputs@plt+0x6cf0>
    c3d0:	b	c300 <fputs@plt+0x6ce8>
    c3d4:	b	c300 <fputs@plt+0x6ce8>
    c3d8:	mov	r4, r0
    c3dc:	b	c34c <fputs@plt+0x6d34>
    c3e0:	b	c300 <fputs@plt+0x6ce8>
    c3e4:	b	c364 <fputs@plt+0x6d4c>
    c3e8:	b	c388 <fputs@plt+0x6d70>
    c3ec:	b	c364 <fputs@plt+0x6d4c>
    c3f0:	andeq	r4, sl, r8, ror #29
    c3f4:	andeq	r0, r0, r0, asr #8
    c3f8:	andeq	r5, sl, r6, asr #15
    c3fc:	muleq	sl, r8, r7
    c400:	andeq	r5, sl, r8, asr #14
    c404:	andeq	r5, r7, r8, asr #9
    c408:	andeq	r5, r7, r4, ror #8
    c40c:	andeq	r5, r7, r0, ror r4
    c410:	andeq	r5, r7, r4, lsl #9
    c414:	muleq	r7, r8, r4
    c418:	andeq	r5, r7, r4, asr r4
    c41c:	andeq	r5, r7, r0, asr r4
    c420:	andeq	ip, r7, r4, ror #3
    c424:	andeq	r4, r7, r4, ror #20
    c428:	andeq	r5, r7, r4, ror #3
    c42c:	ldrdeq	r5, [r7], -ip
    c430:	andeq	r5, r7, ip, lsl r3
    c434:	andeq	r5, r7, r0, lsr #6
    c438:	andeq	sl, r7, r4, lsl fp
    c43c:	andeq	r5, r7, r8, lsr #6
    c440:	andeq	r5, r7, r8, lsr #32
    c444:	andeq	r5, r7, ip, asr #5
    c448:	muleq	r7, r0, r8
    c44c:	andeq	sl, r7, r4, asr sl
    c450:			; <UNDEFINED> instruction: 0x000752bc
    c454:	strdeq	r4, [r7], -r8
    c458:	andeq	r3, sl, r8, lsl r2
    c45c:	andeq	sl, r7, ip, lsl r8
    c460:	muleq	r7, r8, r0
    c464:	andeq	r4, r7, r0, lsr r6
    c468:	andeq	r4, r7, ip, asr #11
    c46c:	muleq	r7, r8, r7
    c470:	andeq	r4, r7, r8, lsl #31
    c474:	andeq	sl, r7, ip, ror #14
    c478:	andeq	r4, r7, ip, lsl #11
    c47c:	ldr	r3, [pc, #568]	; c6bc <fputs@plt+0x70a4>
    c480:	ldr	r2, [pc, #568]	; c6c0 <fputs@plt+0x70a8>
    c484:	add	r3, pc, r3
    c488:	push	{r4, r5, lr}
    c48c:	sub	sp, sp, #28
    c490:	ldr	r5, [r3, r2]
    c494:	mov	r4, r0
    c498:	ldr	r3, [r5]
    c49c:	str	r3, [sp, #20]
    c4a0:	bl	4a84 <sync@plt>
    c4a4:	movw	r0, #52719	; 0xcdef
    c4a8:	movt	r0, #35243	; 0x89ab
    c4ac:	bl	4ad8 <reboot@plt>
    c4b0:	cmp	r4, #3
    c4b4:	beq	c614 <fputs@plt+0x6ffc>
    c4b8:	cmp	r4, #4
    c4bc:	beq	c528 <fputs@plt+0x6f10>
    c4c0:	cmp	r4, #2
    c4c4:	beq	c4e8 <fputs@plt+0x6ed0>
    c4c8:	ldr	r0, [pc, #500]	; c6c4 <fputs@plt+0x70ac>
    c4cc:	movw	r2, #7546	; 0x1d7a
    c4d0:	ldr	r1, [pc, #496]	; c6c8 <fputs@plt+0x70b0>
    c4d4:	ldr	r3, [pc, #496]	; c6cc <fputs@plt+0x70b4>
    c4d8:	add	r0, pc, r0
    c4dc:	add	r1, pc, r1
    c4e0:	add	r3, pc, r3
    c4e4:	bl	76e48 <fputs@plt+0x71830>
    c4e8:	bl	77b7c <fputs@plt+0x72564>
    c4ec:	cmp	r0, #5
    c4f0:	bgt	c670 <fputs@plt+0x7058>
    c4f4:	movw	r0, #291	; 0x123
    c4f8:	movt	r0, #52719	; 0xcdef
    c4fc:	bl	4ad8 <reboot@plt>
    c500:	bl	55b8 <__errno_location@plt>
    c504:	ldr	r4, [r0]
    c508:	rsb	r4, r4, #0
    c50c:	ldr	r2, [sp, #20]
    c510:	mov	r0, r4
    c514:	ldr	r3, [r5]
    c518:	cmp	r2, r3
    c51c:	bne	c6a4 <fputs@plt+0x708c>
    c520:	add	sp, sp, #28
    c524:	pop	{r4, r5, pc}
    c528:	add	r1, sp, #24
    c52c:	ldr	r0, [pc, #412]	; c6d0 <fputs@plt+0x70b8>
    c530:	mov	r3, #0
    c534:	add	r0, pc, r0
    c538:	str	r3, [r1, #-8]!
    c53c:	bl	7dcac <fputs@plt+0x78694>
    c540:	cmp	r0, #0
    c544:	blt	c5b4 <fputs@plt+0x6f9c>
    c548:	bl	77b7c <fputs@plt+0x72564>
    c54c:	cmp	r0, #5
    c550:	ble	c58c <fputs@plt+0x6f74>
    c554:	ldr	r2, [sp, #16]
    c558:	mov	r0, #6
    c55c:	ldr	lr, [pc, #368]	; c6d4 <fputs@plt+0x70bc>
    c560:	mov	r1, #0
    c564:	ldr	ip, [pc, #364]	; c6d8 <fputs@plt+0x70c0>
    c568:	movw	r3, #7535	; 0x1d6f
    c56c:	str	r2, [sp, #8]
    c570:	add	lr, pc, lr
    c574:	ldr	r2, [pc, #352]	; c6dc <fputs@plt+0x70c4>
    c578:	add	ip, pc, ip
    c57c:	str	lr, [sp]
    c580:	str	ip, [sp, #4]
    c584:	add	r2, pc, r2
    c588:	bl	76de4 <fputs@plt+0x717cc>
    c58c:	ldr	r0, [sp, #16]
    c590:	movw	r1, #57005	; 0xdead
    c594:	movw	r2, #6505	; 0x1969
    c598:	movw	r3, #50132	; 0xc3d4
    c59c:	movt	r1, #65249	; 0xfee1
    c5a0:	movt	r2, #10258	; 0x2812
    c5a4:	str	r0, [sp]
    c5a8:	movt	r3, #41394	; 0xa1b2
    c5ac:	mov	r0, #88	; 0x58
    c5b0:	bl	5504 <syscall@plt>
    c5b4:	bl	77b7c <fputs@plt+0x72564>
    c5b8:	cmp	r0, #5
    c5bc:	ble	c5f0 <fputs@plt+0x6fd8>
    c5c0:	ldr	lr, [pc, #280]	; c6e0 <fputs@plt+0x70c8>
    c5c4:	mov	r0, #6
    c5c8:	ldr	ip, [pc, #276]	; c6e4 <fputs@plt+0x70cc>
    c5cc:	mov	r1, #0
    c5d0:	ldr	r2, [pc, #272]	; c6e8 <fputs@plt+0x70d0>
    c5d4:	add	lr, pc, lr
    c5d8:	add	ip, pc, ip
    c5dc:	movw	r3, #7540	; 0x1d74
    c5e0:	add	r2, pc, r2
    c5e4:	str	lr, [sp]
    c5e8:	str	ip, [sp, #4]
    c5ec:	bl	76de4 <fputs@plt+0x717cc>
    c5f0:	movw	r0, #17767	; 0x4567
    c5f4:	movt	r0, #291	; 0x123
    c5f8:	bl	4ad8 <reboot@plt>
    c5fc:	bl	55b8 <__errno_location@plt>
    c600:	ldr	r4, [r0]
    c604:	ldr	r0, [sp, #16]
    c608:	rsb	r4, r4, #0
    c60c:	bl	4e5c <free@plt>
    c610:	b	c50c <fputs@plt+0x6ef4>
    c614:	bl	77b7c <fputs@plt+0x72564>
    c618:	cmp	r0, #5
    c61c:	bgt	c63c <fputs@plt+0x7024>
    c620:	movw	r0, #65244	; 0xfedc
    c624:	movt	r0, #17185	; 0x4321
    c628:	bl	4ad8 <reboot@plt>
    c62c:	bl	55b8 <__errno_location@plt>
    c630:	ldr	r4, [r0]
    c634:	rsb	r4, r4, #0
    c638:	b	c50c <fputs@plt+0x6ef4>
    c63c:	ldr	lr, [pc, #168]	; c6ec <fputs@plt+0x70d4>
    c640:	mov	r1, #0
    c644:	ldr	ip, [pc, #164]	; c6f0 <fputs@plt+0x70d8>
    c648:	movw	r3, #7527	; 0x1d67
    c64c:	ldr	r2, [pc, #160]	; c6f4 <fputs@plt+0x70dc>
    c650:	add	lr, pc, lr
    c654:	add	ip, pc, ip
    c658:	str	lr, [sp]
    c65c:	add	r2, pc, r2
    c660:	str	ip, [sp, #4]
    c664:	mov	r0, #6
    c668:	bl	76de4 <fputs@plt+0x717cc>
    c66c:	b	c620 <fputs@plt+0x7008>
    c670:	ldr	lr, [pc, #128]	; c6f8 <fputs@plt+0x70e0>
    c674:	mov	r1, #0
    c678:	ldr	ip, [pc, #124]	; c6fc <fputs@plt+0x70e4>
    c67c:	movw	r3, #7522	; 0x1d62
    c680:	ldr	r2, [pc, #120]	; c700 <fputs@plt+0x70e8>
    c684:	add	lr, pc, lr
    c688:	add	ip, pc, ip
    c68c:	str	lr, [sp]
    c690:	add	r2, pc, r2
    c694:	str	ip, [sp, #4]
    c698:	mov	r0, #6
    c69c:	bl	76de4 <fputs@plt+0x717cc>
    c6a0:	b	c4f4 <fputs@plt+0x6edc>
    c6a4:	bl	524c <__stack_chk_fail@plt>
    c6a8:	mov	r4, r0
    c6ac:	ldr	r0, [sp, #16]
    c6b0:	bl	4e5c <free@plt>
    c6b4:	mov	r0, r4
    c6b8:	bl	54f8 <_Unwind_Resume@plt>
    c6bc:	strdeq	r4, [sl], -r4	; <UNPREDICTABLE>
    c6c0:	andeq	r0, r0, r0, asr #8
    c6c4:	strdeq	r4, [r7], -r0
    c6c8:	andeq	r4, r7, r0, lsr #7
    c6cc:	andeq	sl, r7, r0, ror #7
    c6d0:	andeq	r4, r7, ip, asr #28
    c6d4:	andeq	sl, r7, ip, lsr #2
    c6d8:	andeq	r4, r7, r4, lsr #28
    c6dc:	strdeq	r4, [r7], -r8
    c6e0:	andeq	sl, r7, r8, asr #1
    c6e4:	andeq	r4, r7, r4, ror #27
    c6e8:	muleq	r7, ip, r2
    c6ec:	andeq	sl, r7, ip, asr #32
    c6f0:	andeq	r4, r7, ip, lsl sp
    c6f4:	andeq	r4, r7, r0, lsr #4
    c6f8:	andeq	sl, r7, r8, lsl r0
    c6fc:	ldrdeq	r4, [r7], -ip
    c700:	andeq	r4, r7, ip, ror #3
    c704:	ldr	r2, [pc, #440]	; c8c4 <fputs@plt+0x72ac>
    c708:	mov	r3, #0
    c70c:	push	{r4, r5, r6, lr}
    c710:	mov	r4, r0
    c714:	ldr	r0, [pc, #428]	; c8c8 <fputs@plt+0x72b0>
    c718:	add	r2, pc, r2
    c71c:	ldr	r1, [pc, #424]	; c8cc <fputs@plt+0x72b4>
    c720:	sub	sp, sp, #40	; 0x28
    c724:	ldr	r6, [r2, r0]
    c728:	add	r1, pc, r1
    c72c:	str	r3, [sp, #24]
    c730:	ldrb	r0, [r1]
    c734:	ldr	r1, [r6]
    c738:	cmp	r0, r3
    c73c:	str	r3, [sp, #28]
    c740:	str	r3, [sp, #32]
    c744:	str	r1, [sp, #36]	; 0x24
    c748:	str	r3, [sp, #16]
    c74c:	bne	c758 <fputs@plt+0x7140>
    c750:	add	r5, sp, #24
    c754:	bl	7863c <fputs@plt+0x73024>
    c758:	ldr	r2, [pc, #368]	; c8d0 <fputs@plt+0x72b8>
    c75c:	add	r5, sp, #24
    c760:	ldr	r3, [pc, #364]	; c8d4 <fputs@plt+0x72bc>
    c764:	mov	r0, r4
    c768:	add	r2, pc, r2
    c76c:	ldr	r1, [pc, #356]	; c8d8 <fputs@plt+0x72c0>
    c770:	add	r3, pc, r3
    c774:	stm	sp, {r2, r5}
    c778:	str	r3, [sp, #12]
    c77c:	add	r3, sp, #16
    c780:	ldr	r2, [pc, #340]	; c8dc <fputs@plt+0x72c4>
    c784:	add	r1, pc, r1
    c788:	str	r3, [sp, #8]
    c78c:	ldr	r3, [pc, #332]	; c8e0 <fputs@plt+0x72c8>
    c790:	add	r2, pc, r2
    c794:	add	r3, pc, r3
    c798:	bl	4b00c <fputs@plt+0x459f4>
    c79c:	subs	r4, r0, #0
    c7a0:	blt	c840 <fputs@plt+0x7228>
    c7a4:	ldr	r2, [pc, #312]	; c8e4 <fputs@plt+0x72cc>
    c7a8:	mov	r1, #97	; 0x61
    c7ac:	ldr	r0, [sp, #16]
    c7b0:	add	r2, pc, r2
    c7b4:	bl	3f800 <fputs@plt+0x3a1e8>
    c7b8:	cmp	r0, #0
    c7bc:	blt	c834 <fputs@plt+0x721c>
    c7c0:	add	r4, sp, #20
    c7c4:	b	c7d0 <fputs@plt+0x71b8>
    c7c8:	ldr	r0, [sp, #20]
    c7cc:	bl	5354 <puts@plt>
    c7d0:	ldr	r0, [sp, #16]
    c7d4:	mov	r1, #115	; 0x73
    c7d8:	mov	r2, r4
    c7dc:	bl	3e9e8 <fputs@plt+0x393d0>
    c7e0:	cmp	r0, #0
    c7e4:	bgt	c7c8 <fputs@plt+0x71b0>
    c7e8:	bne	c834 <fputs@plt+0x721c>
    c7ec:	ldr	r0, [sp, #16]
    c7f0:	bl	3f228 <fputs@plt+0x39c10>
    c7f4:	cmp	r0, #0
    c7f8:	movge	r4, #0
    c7fc:	blt	c834 <fputs@plt+0x721c>
    c800:	ldr	r0, [sp, #16]
    c804:	cmp	r0, #0
    c808:	beq	c810 <fputs@plt+0x71f8>
    c80c:	bl	3a9b0 <fputs@plt+0x35398>
    c810:	mov	r0, r5
    c814:	bl	30414 <fputs@plt+0x2adfc>
    c818:	ldr	r2, [sp, #36]	; 0x24
    c81c:	ldr	r3, [r6]
    c820:	mov	r0, r4
    c824:	cmp	r2, r3
    c828:	bne	c890 <fputs@plt+0x7278>
    c82c:	add	sp, sp, #40	; 0x28
    c830:	pop	{r4, r5, r6, pc}
    c834:	bl	4d74c <fputs@plt+0x48134>
    c838:	mov	r4, r0
    c83c:	b	c800 <fputs@plt+0x71e8>
    c840:	bl	77b7c <fputs@plt+0x72564>
    c844:	cmp	r0, #2
    c848:	ble	c800 <fputs@plt+0x71e8>
    c84c:	mov	r0, r5
    c850:	mov	r1, r4
    c854:	bl	308e8 <fputs@plt+0x2b2d0>
    c858:	ldr	r2, [pc, #136]	; c8e8 <fputs@plt+0x72d0>
    c85c:	mov	r1, #0
    c860:	ldr	ip, [pc, #132]	; c8ec <fputs@plt+0x72d4>
    c864:	movw	r3, #5002	; 0x138a
    c868:	add	r2, pc, r2
    c86c:	str	r2, [sp, #4]
    c870:	ldr	r2, [pc, #120]	; c8f0 <fputs@plt+0x72d8>
    c874:	add	ip, pc, ip
    c878:	str	r0, [sp, #8]
    c87c:	mov	r0, #3
    c880:	str	ip, [sp]
    c884:	add	r2, pc, r2
    c888:	bl	76de4 <fputs@plt+0x717cc>
    c88c:	b	c800 <fputs@plt+0x71e8>
    c890:	bl	524c <__stack_chk_fail@plt>
    c894:	ldr	r3, [sp, #16]
    c898:	mov	r4, r0
    c89c:	cmp	r3, #0
    c8a0:	beq	c8ac <fputs@plt+0x7294>
    c8a4:	mov	r0, r3
    c8a8:	bl	3a9b0 <fputs@plt+0x35398>
    c8ac:	mov	r0, r5
    c8b0:	bl	30414 <fputs@plt+0x2adfc>
    c8b4:	mov	r0, r4
    c8b8:	bl	54f8 <_Unwind_Resume@plt>
    c8bc:	mov	r4, r0
    c8c0:	b	c8ac <fputs@plt+0x7294>
    c8c4:	andeq	r4, sl, r0, ror #8
    c8c8:	andeq	r0, r0, r0, asr #8
    c8cc:	andeq	r4, sl, r4, ror sp
    c8d0:			; <UNDEFINED> instruction: 0x000818b4
    c8d4:	andeq	r4, r7, r8, ror #24
    c8d8:	muleq	r7, r4, r4
    c8dc:			; <UNDEFINED> instruction: 0x000745b8
    c8e0:	ldrdeq	r4, [r7], -r0
    c8e4:	andeq	fp, r7, ip, asr r0
    c8e8:	andeq	r4, r7, r4, ror fp
    c8ec:	andeq	r9, r7, r8, ror #24
    c8f0:	strdeq	r3, [r7], -r8
    c8f4:	push	{r4, r5, r6, r7, r8, lr}
    c8f8:	mov	r7, r1
    c8fc:	ldr	r4, [pc, #268]	; ca10 <fputs@plt+0x73f8>
    c900:	sub	sp, sp, #8
    c904:	mov	r1, #256	; 0x100
    c908:	movt	r1, #8
    c90c:	add	r4, pc, r4
    c910:	mov	r6, r0
    c914:	bl	50d8 <open64@plt>
    c918:	subs	r5, r0, #0
    c91c:	blt	c9e0 <fputs@plt+0x73c8>
    c920:	ldr	r8, [pc, #236]	; ca14 <fputs@plt+0x73fc>
    c924:	cmp	r7, #0
    c928:	add	r8, pc, r8
    c92c:	beq	c9d4 <fputs@plt+0x73bc>
    c930:	bl	6e34c <fputs@plt+0x68d34>
    c934:	ldr	r7, [pc, #220]	; ca18 <fputs@plt+0x7400>
    c938:	cmp	r0, #0
    c93c:	add	r7, pc, r7
    c940:	beq	c9c8 <fputs@plt+0x73b0>
    c944:	bl	6e34c <fputs@plt+0x68d34>
    c948:	ldr	r3, [pc, #204]	; ca1c <fputs@plt+0x7404>
    c94c:	cmp	r0, #0
    c950:	add	r3, pc, r3
    c954:	beq	c9bc <fputs@plt+0x73a4>
    c958:	ldr	r1, [pc, #192]	; ca20 <fputs@plt+0x7408>
    c95c:	mov	r2, r8
    c960:	str	r3, [sp, #4]
    c964:	mov	r0, #1
    c968:	str	r6, [sp]
    c96c:	mov	r3, r7
    c970:	add	r1, pc, r1
    c974:	bl	4c94 <__printf_chk@plt>
    c978:	ldr	r3, [pc, #164]	; ca24 <fputs@plt+0x740c>
    c97c:	ldr	r3, [r4, r3]
    c980:	ldr	r0, [r3]
    c984:	bl	4f58 <fflush@plt>
    c988:	mov	r3, #0
    c98c:	mov	r0, r5
    c990:	str	r3, [sp]
    c994:	mov	r1, #1
    c998:	mvn	r2, #0
    c99c:	mvn	r3, #0
    c9a0:	bl	2659c <fputs@plt+0x20f84>
    c9a4:	mov	r4, r0
    c9a8:	mov	r0, r5
    c9ac:	bl	65fb8 <fputs@plt+0x609a0>
    c9b0:	mov	r0, r4
    c9b4:	add	sp, sp, #8
    c9b8:	pop	{r4, r5, r6, r7, r8, pc}
    c9bc:	ldr	r3, [pc, #100]	; ca28 <fputs@plt+0x7410>
    c9c0:	add	r3, pc, r3
    c9c4:	b	c958 <fputs@plt+0x7340>
    c9c8:	ldr	r7, [pc, #92]	; ca2c <fputs@plt+0x7414>
    c9cc:	add	r7, pc, r7
    c9d0:	b	c944 <fputs@plt+0x732c>
    c9d4:	ldr	r8, [pc, #84]	; ca30 <fputs@plt+0x7418>
    c9d8:	add	r8, pc, r8
    c9dc:	b	c930 <fputs@plt+0x7318>
    c9e0:	bl	55b8 <__errno_location@plt>
    c9e4:	ldr	r4, [r0]
    c9e8:	rsb	r4, r4, #0
    c9ec:	b	c9a8 <fputs@plt+0x7390>
    c9f0:	mov	r4, r0
    c9f4:	mov	r5, #0
    c9f8:	mov	r0, r5
    c9fc:	bl	65fb8 <fputs@plt+0x609a0>
    ca00:	mov	r0, r4
    ca04:	bl	54f8 <_Unwind_Resume@plt>
    ca08:	mov	r4, r0
    ca0c:	b	c9f8 <fputs@plt+0x73e0>
    ca10:	andeq	r4, sl, ip, ror #4
    ca14:	andeq	sp, r7, r4, ror #22
    ca18:	andeq	r4, r7, r0, asr #21
    ca1c:			; <UNDEFINED> instruction: 0x00074ab4
    ca20:	muleq	r7, ip, sl
    ca24:	andeq	r0, r0, r4, ror #8
    ca28:	andeq	sp, r7, r0, asr #21
    ca2c:			; <UNDEFINED> instruction: 0x0007dab4
    ca30:	andeq	sp, r7, r8, lsr #21
    ca34:	ldr	r2, [pc, #88]	; ca94 <fputs@plt+0x747c>
    ca38:	ldr	r3, [pc, #88]	; ca98 <fputs@plt+0x7480>
    ca3c:	add	r2, pc, r2
    ca40:	add	r3, pc, r3
    ca44:	push	{r4, r5, r6, lr}
    ca48:	ldrb	r5, [r2]
    ca4c:	ldrb	r4, [r3]
    ca50:	bl	68d64 <fputs@plt+0x6374c>
    ca54:	lsl	r5, r5, #3
    ca58:	cmp	r0, #0
    ca5c:	moveq	r6, #8
    ca60:	beq	ca6c <fputs@plt+0x7454>
    ca64:	bl	78af8 <fputs@plt+0x734e0>
    ca68:	lsl	r6, r0, #3
    ca6c:	bl	6e34c <fputs@plt+0x68d34>
    ca70:	ldr	r3, [pc, #36]	; ca9c <fputs@plt+0x7484>
    ca74:	orr	r5, r5, r4
    ca78:	add	r3, pc, r3
    ca7c:	ldrb	r4, [r3]
    ca80:	eor	r4, r4, #1
    ca84:	orr	r4, r5, r4, lsl #2
    ca88:	orr	r4, r4, r6
    ca8c:	orr	r0, r4, r0, lsl #4
    ca90:	pop	{r4, r5, r6, pc}
    ca94:	andeq	r4, sl, sp, asr #20
    ca98:	andeq	r4, sl, r0, lsr #20
    ca9c:	andeq	r4, sl, ip, lsl sl
    caa0:	ldr	r3, [pc, #1912]	; d220 <fputs@plt+0x7c08>
    caa4:	ldr	r2, [pc, #1912]	; d224 <fputs@plt+0x7c0c>
    caa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    caac:	add	r3, pc, r3
    cab0:	adds	r4, r1, #0
    cab4:	sub	sp, sp, #788	; 0x314
    cab8:	mov	fp, r0
    cabc:	movne	r4, #1
    cac0:	str	r1, [sp, #168]	; 0xa8
    cac4:	str	r4, [sp, #72]	; 0x48
    cac8:	mov	r7, r4
    cacc:	ldr	r2, [r3, r2]
    cad0:	cmp	r0, #0
    cad4:	movne	r7, #0
    cad8:	andeq	r7, r7, #1
    cadc:	cmp	r7, #0
    cae0:	ldr	r3, [r2]
    cae4:	str	r2, [sp, #172]	; 0xac
    cae8:	str	r3, [sp, #780]	; 0x30c
    caec:	bne	d1bc <fputs@plt+0x7ba4>
    caf0:	add	r4, r0, r1, lsl #5
    caf4:	str	r4, [sp, #68]	; 0x44
    caf8:	cmp	r0, r4
    cafc:	mov	r4, #4
    cb00:	str	r4, [sp, #64]	; 0x40
    cb04:	bcs	d184 <fputs@plt+0x7b6c>
    cb08:	ldr	fp, [sp, #68]	; 0x44
    cb0c:	add	r6, r0, #32
    cb10:	add	r8, sp, #268	; 0x10c
    cb14:	add	r9, sp, #524	; 0x20c
    cb18:	add	sl, sp, #528	; 0x210
    cb1c:	str	sl, [sp, #44]	; 0x2c
    cb20:	mov	sl, #4
    cb24:	str	r4, [sp, #56]	; 0x38
    cb28:	str	r4, [sp, #52]	; 0x34
    cb2c:	str	r4, [sp, #48]	; 0x30
    cb30:	mov	r4, #6
    cb34:	str	r0, [sp, #76]	; 0x4c
    cb38:	str	r4, [sp, #60]	; 0x3c
    cb3c:	ldrd	r4, [r6, #-24]	; 0xffffffe8
    cb40:	orrs	lr, r4, r5
    cb44:	bne	cfb0 <fputs@plt+0x7998>
    cb48:	ldrd	r4, [r6, #-16]
    cb4c:	orrs	lr, r4, r5
    cb50:	bne	cf10 <fputs@plt+0x78f8>
    cb54:	ldr	r0, [r6, #-28]	; 0xffffffe4
    cb58:	bl	4fc4 <strlen@plt>
    cb5c:	mov	r4, r0
    cb60:	ldr	r0, [r6, #-32]	; 0xffffffe0
    cb64:	cmp	r0, #0
    cb68:	beq	cb74 <fputs@plt+0x755c>
    cb6c:	bl	4fc4 <strlen@plt>
    cb70:	add	r0, r0, #1
    cb74:	ldr	r3, [r6, #-8]
    cb78:	add	r4, r0, r4
    cb7c:	cmp	sl, r4
    cb80:	movcc	sl, r4
    cb84:	cmp	r3, #0
    cb88:	beq	cbb8 <fputs@plt+0x75a0>
    cb8c:	ldr	r2, [r3]
    cb90:	cmp	r2, #0
    cb94:	beq	cbb8 <fputs@plt+0x75a0>
    cb98:	add	r3, r3, #4
    cb9c:	b	cbb0 <fputs@plt+0x7598>
    cba0:	ldr	r2, [r3]
    cba4:	add	r3, r3, #4
    cba8:	cmp	r2, #0
    cbac:	beq	cbb8 <fputs@plt+0x75a0>
    cbb0:	cmp	r3, #0
    cbb4:	bne	cba0 <fputs@plt+0x7588>
    cbb8:	cmp	fp, r6
    cbbc:	add	r6, r6, #32
    cbc0:	bhi	cb3c <fputs@plt+0x7524>
    cbc4:	ldr	fp, [sp, #76]	; 0x4c
    cbc8:	str	sl, [sp, #64]	; 0x40
    cbcc:	ldr	r4, [sp, #72]	; 0x48
    cbd0:	cmp	r4, #0
    cbd4:	beq	d050 <fputs@plt+0x7a38>
    cbd8:	ldr	r3, [pc, #1608]	; d228 <fputs@plt+0x7c10>
    cbdc:	add	r3, pc, r3
    cbe0:	ldrb	r3, [r3]
    cbe4:	cmp	r3, #0
    cbe8:	beq	d0f0 <fputs@plt+0x7ad8>
    cbec:	ldr	r4, [sp, #68]	; 0x44
    cbf0:	cmp	fp, r4
    cbf4:	bcs	cea0 <fputs@plt+0x7888>
    cbf8:	ldr	r4, [pc, #1580]	; d22c <fputs@plt+0x7c14>
    cbfc:	add	r1, sp, #272	; 0x110
    cc00:	ldr	r5, [pc, #1576]	; d230 <fputs@plt+0x7c18>
    cc04:	add	r2, sp, #528	; 0x210
    cc08:	ldr	r6, [pc, #1572]	; d234 <fputs@plt+0x7c1c>
    cc0c:	add	r4, pc, r4
    cc10:	ldr	r7, [pc, #1568]	; d238 <fputs@plt+0x7c20>
    cc14:	add	r5, pc, r5
    cc18:	str	r4, [sp, #164]	; 0xa4
    cc1c:	add	r6, pc, r6
    cc20:	add	r4, fp, #32
    cc24:	ldr	lr, [pc, #1552]	; d23c <fputs@plt+0x7c24>
    cc28:	movw	fp, #12142	; 0x2f6e
    cc2c:	add	r7, pc, r7
    cc30:	movt	fp, #97	; 0x61
    cc34:	add	lr, pc, lr
    cc38:	add	r3, sp, #184	; 0xb8
    cc3c:	str	lr, [sp, #160]	; 0xa0
    cc40:	str	r1, [sp, #152]	; 0x98
    cc44:	add	lr, sp, #188	; 0xbc
    cc48:	add	r1, sp, #192	; 0xc0
    cc4c:	str	r2, [sp, #156]	; 0x9c
    cc50:	str	r3, [sp, #72]	; 0x48
    cc54:	add	r2, sp, #196	; 0xc4
    cc58:	add	r3, sp, #200	; 0xc8
    cc5c:	str	lr, [sp, #76]	; 0x4c
    cc60:	str	r1, [sp, #80]	; 0x50
    cc64:	add	lr, sp, #204	; 0xcc
    cc68:	add	r1, sp, #208	; 0xd0
    cc6c:	str	r2, [sp, #84]	; 0x54
    cc70:	str	r3, [sp, #88]	; 0x58
    cc74:	add	r2, sp, #212	; 0xd4
    cc78:	add	r3, sp, #216	; 0xd8
    cc7c:	str	lr, [sp, #92]	; 0x5c
    cc80:	str	r1, [sp, #96]	; 0x60
    cc84:	add	lr, sp, #220	; 0xdc
    cc88:	add	r1, sp, #228	; 0xe4
    cc8c:	str	r2, [sp, #100]	; 0x64
    cc90:	str	r3, [sp, #104]	; 0x68
    cc94:	add	r2, sp, #232	; 0xe8
    cc98:	add	r3, sp, #236	; 0xec
    cc9c:	str	lr, [sp, #108]	; 0x6c
    cca0:	str	r1, [sp, #112]	; 0x70
    cca4:	add	lr, sp, #240	; 0xf0
    cca8:	add	r1, sp, #244	; 0xf4
    ccac:	str	r2, [sp, #116]	; 0x74
    ccb0:	str	r3, [sp, #120]	; 0x78
    ccb4:	add	r2, sp, #248	; 0xf8
    ccb8:	add	r3, sp, #252	; 0xfc
    ccbc:	str	lr, [sp, #124]	; 0x7c
    ccc0:	str	r1, [sp, #128]	; 0x80
    ccc4:	add	lr, sp, #256	; 0x100
    ccc8:	str	r2, [sp, #132]	; 0x84
    cccc:	add	r1, sp, #260	; 0x104
    ccd0:	str	r3, [sp, #136]	; 0x88
    ccd4:	add	r2, sp, #264	; 0x108
    ccd8:	add	r3, sp, #180	; 0xb4
    ccdc:	str	lr, [sp, #140]	; 0x8c
    cce0:	str	r1, [sp, #144]	; 0x90
    cce4:	str	r2, [sp, #148]	; 0x94
    cce8:	str	r3, [sp, #40]	; 0x28
    ccec:	mov	r8, #0
    ccf0:	mov	r2, #252	; 0xfc
    ccf4:	mov	r1, r8
    ccf8:	add	r0, sp, #272	; 0x110
    ccfc:	str	fp, [sp, #180]	; 0xb4
    cd00:	str	fp, [sp, #268]	; 0x10c
    cd04:	str	r8, [sp, #184]	; 0xb8
    cd08:	str	r8, [sp, #188]	; 0xbc
    cd0c:	str	r8, [sp, #192]	; 0xc0
    cd10:	str	r8, [sp, #196]	; 0xc4
    cd14:	str	r8, [sp, #200]	; 0xc8
    cd18:	str	r8, [sp, #204]	; 0xcc
    cd1c:	str	r8, [sp, #208]	; 0xd0
    cd20:	str	r8, [sp, #212]	; 0xd4
    cd24:	str	r8, [sp, #216]	; 0xd8
    cd28:	strh	r8, [sp, #220]	; 0xdc
    cd2c:	bl	4d54 <memset@plt>
    cd30:	add	lr, sp, #512	; 0x200
    cd34:	mov	r1, r8
    cd38:	mov	r2, #252	; 0xfc
    cd3c:	add	r0, sp, #528	; 0x210
    cd40:	str	r8, [sp, #228]	; 0xe4
    cd44:	str	r8, [sp, #232]	; 0xe8
    cd48:	str	r8, [sp, #236]	; 0xec
    cd4c:	str	r8, [sp, #240]	; 0xf0
    cd50:	str	r8, [sp, #244]	; 0xf4
    cd54:	str	r8, [sp, #248]	; 0xf8
    cd58:	str	r8, [sp, #252]	; 0xfc
    cd5c:	str	r8, [sp, #256]	; 0x100
    cd60:	str	r8, [sp, #260]	; 0x104
    cd64:	strh	r8, [lr, #-248]	; 0xffffff08
    cd68:	str	fp, [sp, #224]	; 0xe0
    cd6c:	str	fp, [sp, #524]	; 0x20c
    cd70:	bl	4d54 <memset@plt>
    cd74:	add	r0, sp, #180	; 0xb4
    cd78:	mov	r1, #42	; 0x2a
    cd7c:	ldrd	r2, [r4, #-24]	; 0xffffffe8
    cd80:	bl	70160 <fputs@plt+0x6ab48>
    cd84:	add	sl, sp, #268	; 0x10c
    cd88:	mov	r1, #256	; 0x100
    cd8c:	ldrd	r2, [r4, #-24]	; 0xffffffe8
    cd90:	mov	r0, sl
    cd94:	bl	701b4 <fputs@plt+0x6ab9c>
    cd98:	add	r9, sp, #224	; 0xe0
    cd9c:	mov	r1, #42	; 0x2a
    cda0:	ldrd	r2, [r4, #-16]
    cda4:	mov	r0, r9
    cda8:	bl	70160 <fputs@plt+0x6ab48>
    cdac:	add	r8, sp, #524	; 0x20c
    cdb0:	mov	r1, #256	; 0x100
    cdb4:	ldrd	r2, [r4, #-16]
    cdb8:	mov	r0, r8
    cdbc:	bl	701b4 <fputs@plt+0x6ab9c>
    cdc0:	ldr	r0, [r4, #-32]	; 0xffffffe0
    cdc4:	cmp	r0, #0
    cdc8:	beq	cf04 <fputs@plt+0x78ec>
    cdcc:	ldr	r1, [sp, #164]	; 0xa4
    cdd0:	mov	r3, #0
    cdd4:	ldr	r2, [r4, #-28]	; 0xffffffe4
    cdd8:	bl	6a1cc <fputs@plt+0x64bb4>
    cddc:	subs	ip, r0, #0
    cde0:	beq	d0d4 <fputs@plt+0x7abc>
    cde4:	str	ip, [sp, #44]	; 0x2c
    cde8:	ldr	lr, [sp, #60]	; 0x3c
    cdec:	mov	r0, #1
    cdf0:	ldr	r2, [sp, #52]	; 0x34
    cdf4:	ldr	r3, [sp, #56]	; 0x38
    cdf8:	str	lr, [sp, #16]
    cdfc:	ldr	lr, [sp, #64]	; 0x40
    ce00:	str	r2, [sp]
    ce04:	str	r3, [sp, #8]
    ce08:	add	r3, sp, #180	; 0xb4
    ce0c:	str	sl, [sp, #4]
    ce10:	ldr	r1, [sp, #160]	; 0xa0
    ce14:	str	r9, [sp, #12]
    ce18:	ldr	r2, [sp, #48]	; 0x30
    ce1c:	str	r8, [sp, #20]
    ce20:	str	lr, [sp, #24]
    ce24:	str	ip, [sp, #28]
    ce28:	bl	4c94 <__printf_chk@plt>
    ce2c:	ldr	r8, [r4, #-8]
    ce30:	cmp	r8, #0
    ce34:	beq	ce80 <fputs@plt+0x7868>
    ce38:	ldr	r3, [r8]
    ce3c:	cmp	r3, #0
    ce40:	beq	ce80 <fputs@plt+0x7868>
    ce44:	mov	r2, r8
    ce48:	b	ce60 <fputs@plt+0x7848>
    ce4c:	ldr	r3, [r8, #4]
    ce50:	cmp	r3, #0
    ce54:	beq	ce80 <fputs@plt+0x7868>
    ce58:	mov	r8, r2
    ce5c:	ldr	r2, [r4, #-8]
    ce60:	cmp	r2, r8
    ce64:	mov	r0, #1
    ce68:	mov	r1, r7
    ce6c:	moveq	r2, r5
    ce70:	movne	r2, r6
    ce74:	bl	4c94 <__printf_chk@plt>
    ce78:	adds	r2, r8, #4
    ce7c:	bne	ce4c <fputs@plt+0x7834>
    ce80:	mov	r0, #10
    ce84:	bl	4cd0 <putchar@plt>
    ce88:	ldr	r0, [sp, #44]	; 0x2c
    ce8c:	bl	4e5c <free@plt>
    ce90:	ldr	r1, [sp, #68]	; 0x44
    ce94:	cmp	r1, r4
    ce98:	add	r4, r4, #32
    ce9c:	bhi	ccec <fputs@plt+0x76d4>
    cea0:	bl	6e34c <fputs@plt+0x68d34>
    cea4:	ldr	r4, [pc, #916]	; d240 <fputs@plt+0x7c28>
    cea8:	add	r4, pc, r4
    ceac:	cmp	r0, #0
    ceb0:	ldrne	r4, [pc, #908]	; d244 <fputs@plt+0x7c2c>
    ceb4:	addne	r4, pc, r4
    ceb8:	bl	6e34c <fputs@plt+0x68d34>
    cebc:	ldr	r5, [pc, #900]	; d248 <fputs@plt+0x7c30>
    cec0:	add	r5, pc, r5
    cec4:	cmp	r0, #0
    cec8:	ldreq	r5, [pc, #892]	; d24c <fputs@plt+0x7c34>
    cecc:	addeq	r5, pc, r5
    ced0:	ldr	r3, [pc, #888]	; d250 <fputs@plt+0x7c38>
    ced4:	add	r3, pc, r3
    ced8:	ldrb	r3, [r3]
    cedc:	cmp	r3, #0
    cee0:	beq	d178 <fputs@plt+0x7b60>
    cee4:	mov	r0, #0
    cee8:	ldr	r4, [sp, #172]	; 0xac
    ceec:	ldr	r2, [sp, #780]	; 0x30c
    cef0:	ldr	r3, [r4]
    cef4:	cmp	r2, r3
    cef8:	bne	d218 <fputs@plt+0x7c00>
    cefc:	add	sp, sp, #788	; 0x314
    cf00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cf04:	str	r0, [sp, #44]	; 0x2c
    cf08:	ldr	ip, [r4, #-28]	; 0xffffffe4
    cf0c:	b	cde8 <fputs@plt+0x77d0>
    cf10:	add	r3, sp, #308	; 0x134
    cf14:	mov	r1, #0
    cf18:	mov	r2, #252	; 0xfc
    cf1c:	ldr	r0, [sp, #44]	; 0x2c
    cf20:	strh	r7, [r3]
    cf24:	str	r7, [sp, #268]	; 0x10c
    cf28:	str	r7, [sp, #272]	; 0x110
    cf2c:	str	r7, [sp, #276]	; 0x114
    cf30:	str	r7, [sp, #280]	; 0x118
    cf34:	str	r7, [sp, #284]	; 0x11c
    cf38:	str	r7, [sp, #288]	; 0x120
    cf3c:	str	r7, [sp, #292]	; 0x124
    cf40:	str	r7, [sp, #296]	; 0x128
    cf44:	str	r7, [sp, #300]	; 0x12c
    cf48:	str	r7, [sp, #304]	; 0x130
    cf4c:	str	r7, [sp, #524]	; 0x20c
    cf50:	bl	4d54 <memset@plt>
    cf54:	mov	r2, r4
    cf58:	mov	r3, r5
    cf5c:	mov	r1, #42	; 0x2a
    cf60:	mov	r0, r8
    cf64:	bl	70160 <fputs@plt+0x6ab48>
    cf68:	mov	r0, r8
    cf6c:	bl	4fc4 <strlen@plt>
    cf70:	ldr	r4, [sp, #56]	; 0x38
    cf74:	mov	r1, #256	; 0x100
    cf78:	ldrd	r2, [r6, #-16]
    cf7c:	add	ip, r0, #1
    cf80:	mov	r0, r9
    cf84:	cmp	r4, ip
    cf88:	movcc	r4, ip
    cf8c:	str	r4, [sp, #56]	; 0x38
    cf90:	bl	701b4 <fputs@plt+0x6ab9c>
    cf94:	mov	r0, r9
    cf98:	bl	4fc4 <strlen@plt>
    cf9c:	ldr	r4, [sp, #60]	; 0x3c
    cfa0:	cmp	r4, r0
    cfa4:	movcc	r4, r0
    cfa8:	str	r4, [sp, #60]	; 0x3c
    cfac:	b	cb54 <fputs@plt+0x753c>
    cfb0:	add	r3, sp, #308	; 0x134
    cfb4:	mov	r1, #0
    cfb8:	mov	r2, #252	; 0xfc
    cfbc:	ldr	r0, [sp, #44]	; 0x2c
    cfc0:	strh	r7, [r3]
    cfc4:	str	r7, [sp, #268]	; 0x10c
    cfc8:	str	r7, [sp, #272]	; 0x110
    cfcc:	str	r7, [sp, #276]	; 0x114
    cfd0:	str	r7, [sp, #280]	; 0x118
    cfd4:	str	r7, [sp, #284]	; 0x11c
    cfd8:	str	r7, [sp, #288]	; 0x120
    cfdc:	str	r7, [sp, #292]	; 0x124
    cfe0:	str	r7, [sp, #296]	; 0x128
    cfe4:	str	r7, [sp, #300]	; 0x12c
    cfe8:	str	r7, [sp, #304]	; 0x130
    cfec:	str	r7, [sp, #524]	; 0x20c
    cff0:	bl	4d54 <memset@plt>
    cff4:	mov	r2, r4
    cff8:	mov	r3, r5
    cffc:	mov	r1, #42	; 0x2a
    d000:	mov	r0, r8
    d004:	bl	70160 <fputs@plt+0x6ab48>
    d008:	mov	r0, r8
    d00c:	bl	4fc4 <strlen@plt>
    d010:	ldr	r4, [sp, #48]	; 0x30
    d014:	mov	r1, #256	; 0x100
    d018:	ldrd	r2, [r6, #-24]	; 0xffffffe8
    d01c:	add	ip, r0, #1
    d020:	mov	r0, r9
    d024:	cmp	r4, ip
    d028:	movcc	r4, ip
    d02c:	str	r4, [sp, #48]	; 0x30
    d030:	bl	701b4 <fputs@plt+0x6ab9c>
    d034:	mov	r0, r9
    d038:	bl	4fc4 <strlen@plt>
    d03c:	ldr	r4, [sp, #52]	; 0x34
    d040:	cmp	r4, r0
    d044:	movcc	r4, r0
    d048:	str	r4, [sp, #52]	; 0x34
    d04c:	b	cb48 <fputs@plt+0x7530>
    d050:	bl	6e34c <fputs@plt+0x68d34>
    d054:	ldr	r4, [pc, #504]	; d254 <fputs@plt+0x7c3c>
    d058:	add	r4, pc, r4
    d05c:	cmp	r0, #0
    d060:	ldreq	r4, [pc, #496]	; d258 <fputs@plt+0x7c40>
    d064:	addeq	r4, pc, r4
    d068:	bl	6e34c <fputs@plt+0x68d34>
    d06c:	ldr	r5, [pc, #488]	; d25c <fputs@plt+0x7c44>
    d070:	add	r5, pc, r5
    d074:	cmp	r0, #0
    d078:	beq	d16c <fputs@plt+0x7b54>
    d07c:	ldr	r3, [pc, #476]	; d260 <fputs@plt+0x7c48>
    d080:	add	r3, pc, r3
    d084:	ldrb	r3, [r3]
    d088:	cmp	r3, #0
    d08c:	bne	cee4 <fputs@plt+0x78cc>
    d090:	ldr	r1, [pc, #460]	; d264 <fputs@plt+0x7c4c>
    d094:	mov	r2, r4
    d098:	ldr	r3, [sp, #168]	; 0xa8
    d09c:	mov	r0, #1
    d0a0:	str	r5, [sp]
    d0a4:	add	r1, pc, r1
    d0a8:	bl	4c94 <__printf_chk@plt>
    d0ac:	ldr	r3, [pc, #436]	; d268 <fputs@plt+0x7c50>
    d0b0:	add	r3, pc, r3
    d0b4:	ldrb	r4, [r3]
    d0b8:	cmp	r4, #0
    d0bc:	bne	cee4 <fputs@plt+0x78cc>
    d0c0:	ldr	r0, [pc, #420]	; d26c <fputs@plt+0x7c54>
    d0c4:	add	r0, pc, r0
    d0c8:	bl	5354 <puts@plt>
    d0cc:	mov	r0, r4
    d0d0:	b	cee8 <fputs@plt+0x78d0>
    d0d4:	ldr	r0, [pc, #404]	; d270 <fputs@plt+0x7c58>
    d0d8:	movw	r1, #1132	; 0x46c
    d0dc:	ldr	r2, [pc, #400]	; d274 <fputs@plt+0x7c5c>
    d0e0:	add	r0, pc, r0
    d0e4:	add	r2, pc, r2
    d0e8:	bl	76f1c <fputs@plt+0x71904>
    d0ec:	b	cee8 <fputs@plt+0x78d0>
    d0f0:	ldr	r4, [sp, #52]	; 0x34
    d0f4:	mov	r0, #1
    d0f8:	ldr	r3, [pc, #376]	; d278 <fputs@plt+0x7c60>
    d0fc:	ldr	r1, [pc, #376]	; d27c <fputs@plt+0x7c64>
    d100:	str	r4, [sp]
    d104:	add	r3, pc, r3
    d108:	ldr	r4, [sp, #56]	; 0x38
    d10c:	add	r1, pc, r1
    d110:	str	r3, [sp, #4]
    d114:	ldr	r3, [pc, #356]	; d280 <fputs@plt+0x7c68>
    d118:	str	r4, [sp, #8]
    d11c:	ldr	r4, [sp, #60]	; 0x3c
    d120:	add	r3, pc, r3
    d124:	str	r1, [sp, #28]
    d128:	str	r3, [sp, #32]
    d12c:	str	r4, [sp, #16]
    d130:	ldr	r4, [sp, #64]	; 0x40
    d134:	ldr	lr, [pc, #328]	; d284 <fputs@plt+0x7c6c>
    d138:	ldr	ip, [pc, #328]	; d288 <fputs@plt+0x7c70>
    d13c:	ldr	r1, [pc, #328]	; d28c <fputs@plt+0x7c74>
    d140:	add	lr, pc, lr
    d144:	ldr	r3, [pc, #324]	; d290 <fputs@plt+0x7c78>
    d148:	add	ip, pc, ip
    d14c:	ldr	r2, [sp, #48]	; 0x30
    d150:	add	r1, pc, r1
    d154:	str	r4, [sp, #24]
    d158:	add	r3, pc, r3
    d15c:	str	lr, [sp, #12]
    d160:	str	ip, [sp, #20]
    d164:	bl	4c94 <__printf_chk@plt>
    d168:	b	cbec <fputs@plt+0x75d4>
    d16c:	ldr	r5, [pc, #288]	; d294 <fputs@plt+0x7c7c>
    d170:	add	r5, pc, r5
    d174:	b	d07c <fputs@plt+0x7a64>
    d178:	mov	r0, #10
    d17c:	bl	4cd0 <putchar@plt>
    d180:	b	d07c <fputs@plt+0x7a64>
    d184:	mov	r4, #6
    d188:	str	r4, [sp, #60]	; 0x3c
    d18c:	mov	r4, #4
    d190:	str	r4, [sp, #56]	; 0x38
    d194:	str	r4, [sp, #52]	; 0x34
    d198:	str	r4, [sp, #48]	; 0x30
    d19c:	b	cbcc <fputs@plt+0x75b4>
    d1a0:	mov	r4, r0
    d1a4:	mov	lr, #0
    d1a8:	str	lr, [sp, #44]	; 0x2c
    d1ac:	ldr	r0, [sp, #44]	; 0x2c
    d1b0:	bl	4e5c <free@plt>
    d1b4:	mov	r0, r4
    d1b8:	bl	54f8 <_Unwind_Resume@plt>
    d1bc:	ldr	r0, [pc, #212]	; d298 <fputs@plt+0x7c80>
    d1c0:	mov	r2, #1072	; 0x430
    d1c4:	ldr	r1, [pc, #208]	; d29c <fputs@plt+0x7c84>
    d1c8:	ldr	r3, [pc, #208]	; d2a0 <fputs@plt+0x7c88>
    d1cc:	add	r0, pc, r0
    d1d0:	add	r1, pc, r1
    d1d4:	add	r3, pc, r3
    d1d8:	bl	76bb0 <fputs@plt+0x71598>
    d1dc:	mov	r4, r0
    d1e0:	b	d1ac <fputs@plt+0x7b94>
    d1e4:	mov	r3, #0
    d1e8:	mov	r4, r0
    d1ec:	str	r3, [sp, #44]	; 0x2c
    d1f0:	b	d1ac <fputs@plt+0x7b94>
    d1f4:	mov	r2, #0
    d1f8:	mov	r4, r0
    d1fc:	str	r2, [sp, #44]	; 0x2c
    d200:	b	d1ac <fputs@plt+0x7b94>
    d204:	mov	r1, #0
    d208:	mov	r4, r0
    d20c:	str	r1, [sp, #44]	; 0x2c
    d210:	b	d1ac <fputs@plt+0x7b94>
    d214:	b	d1a0 <fputs@plt+0x7b88>
    d218:	bl	524c <__stack_chk_fail@plt>
    d21c:	b	d204 <fputs@plt+0x7bec>
    d220:	andeq	r4, sl, ip, asr #1
    d224:	andeq	r0, r0, r0, asr #8
    d228:	andeq	r4, sl, r1, asr #17
    d22c:	andeq	fp, r7, r4, asr #7
    d230:	andeq	sp, r7, ip, ror #16
    d234:	andeq	r7, r8, r0, ror sl
    d238:	andeq	r5, r7, r4, asr #20
    d23c:	andeq	r4, r7, r0, ror #16
    d240:	ldrdeq	sp, [r7], -r8
    d244:	andeq	r4, r7, r4, ror #10
    d248:	andeq	r4, r7, r4, asr #10
    d24c:			; <UNDEFINED> instruction: 0x0007d5b4
    d250:	andeq	r4, sl, r9, asr #11
    d254:	andeq	r4, r7, r8, asr #7
    d258:	andeq	sp, r7, ip, lsl r4
    d25c:	muleq	r7, r4, r3
    d260:	andeq	r4, sl, sp, lsl r4
    d264:	andeq	r4, r7, ip, lsl #8
    d268:			; <UNDEFINED> instruction: 0x000a43b0
    d26c:	andeq	r4, r7, r4, lsl #8
    d270:	muleq	r7, ip, r7
    d274:	andeq	r3, r7, r4, asr #13
    d278:	andeq	r4, r7, r4, ror #6
    d27c:	andeq	r4, r7, r4, ror r3
    d280:	andeq	r4, r7, r8, ror #6
    d284:	andeq	r4, r7, r0, lsr r3
    d288:	andeq	r4, r7, r0, lsr r3
    d28c:	strdeq	r4, [r7], -r0
    d290:	andeq	r4, r7, r8, lsl #6
    d294:	andeq	sp, r7, r0, lsl r3
    d298:	andeq	r4, r7, ip, asr r2
    d29c:	andeq	r3, r7, ip, lsr #13
    d2a0:	strdeq	r9, [r7], -ip
    d2a4:	push	{r4, lr}
    d2a8:	mov	r4, r0
    d2ac:	b	d2b4 <fputs@plt+0x7c9c>
    d2b0:	bl	3a9b0 <fputs@plt+0x35398>
    d2b4:	ldr	r0, [r4]
    d2b8:	bl	72ee8 <fputs@plt+0x6d8d0>
    d2bc:	cmp	r0, #0
    d2c0:	bne	d2b0 <fputs@plt+0x7c98>
    d2c4:	ldr	r0, [r4]
    d2c8:	pop	{r4, lr}
    d2cc:	b	728a0 <fputs@plt+0x6d288>
    d2d0:	ldr	r3, [pc, #456]	; d4a0 <fputs@plt+0x7e88>
    d2d4:	mov	r1, #0
    d2d8:	ldr	ip, [pc, #452]	; d4a4 <fputs@plt+0x7e8c>
    d2dc:	mov	r2, #384	; 0x180
    d2e0:	add	r3, pc, r3
    d2e4:	push	{r4, r5, r6, r7, lr}
    d2e8:	sub	sp, sp, #404	; 0x194
    d2ec:	ldr	r4, [r3, ip]
    d2f0:	add	r5, sp, #12
    d2f4:	mov	r0, r5
    d2f8:	ldr	r3, [r4]
    d2fc:	str	r3, [sp, #396]	; 0x18c
    d300:	bl	4d54 <memset@plt>
    d304:	ldr	r2, [pc, #412]	; d4a8 <fputs@plt+0x7e90>
    d308:	movw	r3, #6505	; 0x1969
    d30c:	mov	r1, #1
    d310:	movt	r3, #777	; 0x309
    d314:	add	r2, pc, r2
    d318:	str	r1, [sp, #16]
    d31c:	str	r3, [sp, #12]
    d320:	ldr	r2, [r2]
    d324:	cmp	r2, #20
    d328:	bhi	d45c <fputs@plt+0x7e44>
    d32c:	ldr	r3, [pc, #376]	; d4ac <fputs@plt+0x7e94>
    d330:	add	r3, pc, r3
    d334:	ldrb	r3, [r3, r2]
    d338:	cmp	r3, #0
    d33c:	beq	d3c8 <fputs@plt+0x7db0>
    d340:	ldr	r0, [pc, #360]	; d4b0 <fputs@plt+0x7e98>
    d344:	movw	r1, #2305	; 0x901
    d348:	movt	r1, #8
    d34c:	str	r3, [sp, #20]
    d350:	add	r0, pc, r0
    d354:	bl	50d8 <open64@plt>
    d358:	subs	r6, r0, #0
    d35c:	blt	d3a0 <fputs@plt+0x7d88>
    d360:	mov	r1, r5
    d364:	mov	r2, #384	; 0x180
    d368:	mov	r3, #0
    d36c:	bl	69c84 <fputs@plt+0x6466c>
    d370:	subs	r5, r0, #0
    d374:	movge	r5, #1
    d378:	blt	d40c <fputs@plt+0x7df4>
    d37c:	mov	r0, r6
    d380:	bl	65fb8 <fputs@plt+0x609a0>
    d384:	ldr	r2, [sp, #396]	; 0x18c
    d388:	ldr	r3, [r4]
    d38c:	mov	r0, r5
    d390:	cmp	r2, r3
    d394:	bne	d458 <fputs@plt+0x7e40>
    d398:	add	sp, sp, #404	; 0x194
    d39c:	pop	{r4, r5, r6, r7, pc}
    d3a0:	bl	55b8 <__errno_location@plt>
    d3a4:	ldr	r5, [r0]
    d3a8:	mov	r7, r0
    d3ac:	cmp	r5, #2
    d3b0:	beq	d450 <fputs@plt+0x7e38>
    d3b4:	bl	77b7c <fputs@plt+0x72564>
    d3b8:	cmp	r0, #2
    d3bc:	bgt	d3d4 <fputs@plt+0x7dbc>
    d3c0:	rsb	r5, r5, #0
    d3c4:	b	d37c <fputs@plt+0x7d64>
    d3c8:	mov	r5, r3
    d3cc:	mvn	r6, #0
    d3d0:	b	d37c <fputs@plt+0x7d64>
    d3d4:	ldr	lr, [pc, #216]	; d4b4 <fputs@plt+0x7e9c>
    d3d8:	mov	r1, r5
    d3dc:	ldr	ip, [pc, #212]	; d4b8 <fputs@plt+0x7ea0>
    d3e0:	mov	r0, #3
    d3e4:	ldr	r2, [pc, #208]	; d4bc <fputs@plt+0x7ea4>
    d3e8:	add	lr, pc, lr
    d3ec:	add	ip, pc, ip
    d3f0:	movw	r3, #7252	; 0x1c54
    d3f4:	add	r2, pc, r2
    d3f8:	str	lr, [sp]
    d3fc:	str	ip, [sp, #4]
    d400:	bl	76de4 <fputs@plt+0x717cc>
    d404:	ldr	r5, [r7]
    d408:	b	d3c0 <fputs@plt+0x7da8>
    d40c:	bl	77b7c <fputs@plt+0x72564>
    d410:	cmp	r0, #2
    d414:	ble	d37c <fputs@plt+0x7d64>
    d418:	ldr	lr, [pc, #160]	; d4c0 <fputs@plt+0x7ea8>
    d41c:	mov	r1, r5
    d420:	ldr	ip, [pc, #156]	; d4c4 <fputs@plt+0x7eac>
    d424:	mov	r0, #3
    d428:	ldr	r2, [pc, #152]	; d4c8 <fputs@plt+0x7eb0>
    d42c:	add	lr, pc, lr
    d430:	add	ip, pc, ip
    d434:	movw	r3, #7258	; 0x1c5a
    d438:	add	r2, pc, r2
    d43c:	str	lr, [sp]
    d440:	str	ip, [sp, #4]
    d444:	bl	76de4 <fputs@plt+0x717cc>
    d448:	mov	r5, r0
    d44c:	b	d37c <fputs@plt+0x7d64>
    d450:	mov	r5, #0
    d454:	b	d37c <fputs@plt+0x7d64>
    d458:	bl	524c <__stack_chk_fail@plt>
    d45c:	ldr	r0, [pc, #104]	; d4cc <fputs@plt+0x7eb4>
    d460:	movw	r2, #7224	; 0x1c38
    d464:	ldr	r1, [pc, #100]	; d4d0 <fputs@plt+0x7eb8>
    d468:	ldr	r3, [pc, #100]	; d4d4 <fputs@plt+0x7ebc>
    d46c:	add	r0, pc, r0
    d470:	add	r1, pc, r1
    d474:	add	r3, pc, r3
    d478:	bl	76bb0 <fputs@plt+0x71598>
    d47c:	mov	r4, r0
    d480:	mvn	r6, #0
    d484:	mov	r0, r6
    d488:	bl	65fb8 <fputs@plt+0x609a0>
    d48c:	mov	r0, r4
    d490:	bl	54f8 <_Unwind_Resume@plt>
    d494:	b	d47c <fputs@plt+0x7e64>
    d498:	mov	r4, r0
    d49c:	b	d484 <fputs@plt+0x7e6c>
    d4a0:	muleq	sl, r8, r8
    d4a4:	andeq	r0, r0, r0, asr #8
    d4a8:	andeq	r3, sl, r8, lsr sp
    d4ac:	andeq	r9, r7, ip, lsl r3
    d4b0:	andeq	r4, r7, r8, asr #3
    d4b4:	muleq	r7, r4, r3
    d4b8:	andeq	r4, r7, ip, lsr r1
    d4bc:	andeq	r3, r7, r8, lsl #9
    d4c0:	andeq	r9, r7, r0, asr r3
    d4c4:	andeq	r4, r7, r8, lsl r1
    d4c8:	andeq	r3, r7, r4, asr #8
    d4cc:	muleq	r7, r0, r0
    d4d0:	andeq	r3, r7, ip, lsl #8
    d4d4:	andeq	r9, r7, r0, lsl #3
    d4d8:	push	{r4, r5, r6, r7, r8, lr}
    d4dc:	sub	sp, sp, #192	; 0xc0
    d4e0:	ldr	lr, [pc, #396]	; d674 <fputs@plt+0x805c>
    d4e4:	add	r7, sp, #60	; 0x3c
    d4e8:	ldr	r6, [pc, #392]	; d678 <fputs@plt+0x8060>
    d4ec:	mov	r4, #1
    d4f0:	add	lr, pc, lr
    d4f4:	ldrb	ip, [sp, #13]
    d4f8:	ldrb	r5, [sp, #216]	; 0xd8
    d4fc:	ldr	r6, [lr, r6]
    d500:	bfi	ip, r3, #0, #1
    d504:	str	r0, [sp, #4]
    d508:	mov	r0, r7
    d50c:	str	r1, [sp, #8]
    d510:	mov	r1, #0
    d514:	ldr	r3, [r6]
    d518:	bfi	ip, r5, #1, #1
    d51c:	strb	r2, [sp, #12]
    d520:	mov	r2, #128	; 0x80
    d524:	strb	ip, [sp, #13]
    d528:	str	r3, [sp, #188]	; 0xbc
    d52c:	ldr	r5, [sp, #220]	; 0xdc
    d530:	bl	4d54 <memset@plt>
    d534:	ldr	ip, [pc, #320]	; d67c <fputs@plt+0x8064>
    d538:	strh	r4, [sp, #60]	; 0x3c
    d53c:	add	ip, pc, ip
    d540:	ldm	ip!, {r0, r1, r2, r3}
    d544:	str	r0, [sp, #62]	; 0x3e
    d548:	ldr	r0, [ip]
    d54c:	ldrb	lr, [ip, #6]
    d550:	ldrh	r8, [ip, #4]
    d554:	str	r1, [sp, #66]	; 0x42
    d558:	mov	r1, #0
    d55c:	str	r2, [sp, #70]	; 0x46
    d560:	mov	r2, #85	; 0x55
    d564:	str	r0, [sp, #78]	; 0x4e
    d568:	add	r0, sp, r2
    d56c:	str	r3, [sp, #74]	; 0x4a
    d570:	strb	lr, [sp, #84]	; 0x54
    d574:	strh	r8, [sp, #82]	; 0x52
    d578:	bl	4d54 <memset@plt>
    d57c:	mov	r3, #0
    d580:	mov	r0, r4
    d584:	mov	r2, r3
    d588:	mov	r1, #2
    d58c:	movt	r1, #8
    d590:	str	r4, [sp, #44]	; 0x2c
    d594:	str	r3, [sp, #24]
    d598:	add	ip, sp, #16
    d59c:	mov	lr, #10
    d5a0:	str	ip, [sp, #40]	; 0x28
    d5a4:	str	r3, [sp, #28]
    d5a8:	mov	ip, #24
    d5ac:	str	r3, [sp, #48]	; 0x30
    d5b0:	str	r3, [sp, #52]	; 0x34
    d5b4:	str	r3, [sp, #56]	; 0x38
    d5b8:	add	r3, sp, #4
    d5bc:	str	r7, [sp, #32]
    d5c0:	str	r3, [sp, #16]
    d5c4:	str	lr, [sp, #20]
    d5c8:	str	ip, [sp, #36]	; 0x24
    d5cc:	bl	4f1c <socket@plt>
    d5d0:	subs	r4, r0, #0
    d5d4:	blt	d64c <fputs@plt+0x8034>
    d5d8:	cmp	r5, #0
    d5dc:	beq	d5ec <fputs@plt+0x7fd4>
    d5e0:	ldrb	r3, [r5]
    d5e4:	cmp	r3, #0
    d5e8:	bne	d62c <fputs@plt+0x8014>
    d5ec:	mov	r0, r4
    d5f0:	add	r1, sp, #32
    d5f4:	mov	r2, #16384	; 0x4000
    d5f8:	bl	4e68 <sendmsg@plt>
    d5fc:	cmp	r0, #0
    d600:	movge	r5, #0
    d604:	blt	d64c <fputs@plt+0x8034>
    d608:	mov	r0, r4
    d60c:	bl	65fb8 <fputs@plt+0x609a0>
    d610:	ldr	r2, [sp, #188]	; 0xbc
    d614:	ldr	r3, [r6]
    d618:	mov	r0, r5
    d61c:	cmp	r2, r3
    d620:	bne	d65c <fputs@plt+0x8044>
    d624:	add	sp, sp, #192	; 0xc0
    d628:	pop	{r4, r5, r6, r7, r8, pc}
    d62c:	mov	r0, r5
    d630:	str	r5, [sp, #24]
    d634:	bl	4fc4 <strlen@plt>
    d638:	ldr	r3, [sp, #44]	; 0x2c
    d63c:	add	r3, r3, #1
    d640:	str	r3, [sp, #44]	; 0x2c
    d644:	str	r0, [sp, #28]
    d648:	b	d5ec <fputs@plt+0x7fd4>
    d64c:	bl	55b8 <__errno_location@plt>
    d650:	ldr	r5, [r0]
    d654:	rsb	r5, r5, #0
    d658:	b	d608 <fputs@plt+0x7ff0>
    d65c:	bl	524c <__stack_chk_fail@plt>
    d660:	mov	r5, r0
    d664:	mov	r0, r4
    d668:	bl	65fb8 <fputs@plt+0x609a0>
    d66c:	mov	r0, r5
    d670:	bl	54f8 <_Unwind_Resume@plt>
    d674:	andeq	r3, sl, r8, lsl #13
    d678:	andeq	r0, r0, r0, asr #8
    d67c:	andeq	r3, r7, r4, asr #32
    d680:	push	{r4, lr}
    d684:	mov	r4, r0
    d688:	ldr	r0, [r0]
    d68c:	cmp	r0, #0
    d690:	popeq	{r4, pc}
    d694:	bl	2cda8 <fputs@plt+0x27790>
    d698:	ldr	r0, [r4]
    d69c:	bl	2ab28 <fputs@plt+0x25510>
    d6a0:	ldr	r0, [r4]
    d6a4:	pop	{r4, lr}
    d6a8:	b	2aae4 <fputs@plt+0x254cc>
    d6ac:	push	{r3, lr}
    d6b0:	bl	68e68 <fputs@plt+0x63850>
    d6b4:	cmp	r0, #0
    d6b8:	ble	d6c4 <fputs@plt+0x80ac>
    d6bc:	mov	r0, #1
    d6c0:	pop	{r3, pc}
    d6c4:	bl	53020 <fputs@plt+0x4da08>
    d6c8:	cmp	r0, #0
    d6cc:	ble	d6bc <fputs@plt+0x80a4>
    d6d0:	ldr	r3, [pc, #48]	; d708 <fputs@plt+0x80f0>
    d6d4:	add	r3, pc, r3
    d6d8:	ldr	r3, [r3]
    d6dc:	cmp	r3, #0
    d6e0:	beq	d6f0 <fputs@plt+0x80d8>
    d6e4:	ldrb	r3, [r3]
    d6e8:	cmp	r3, #0
    d6ec:	bne	d6bc <fputs@plt+0x80a4>
    d6f0:	ldr	r3, [pc, #20]	; d70c <fputs@plt+0x80f4>
    d6f4:	ldr	r0, [pc, r3]
    d6f8:	subs	r3, r0, #1
    d6fc:	rsbs	r0, r3, #0
    d700:	adcs	r0, r0, r3
    d704:	pop	{r3, pc}
    d708:	andeq	r3, sl, r4, asr #27
    d70c:	andeq	r3, sl, r8, ror sp
    d710:	ldr	r2, [pc, #544]	; d938 <fputs@plt+0x8320>
    d714:	mov	r3, #0
    d718:	ldr	r1, [pc, #540]	; d93c <fputs@plt+0x8324>
    d71c:	add	r2, pc, r2
    d720:	push	{r4, r5, r6, lr}
    d724:	subs	r6, r0, #0
    d728:	ldr	r5, [r2, r1]
    d72c:	sub	sp, sp, #48	; 0x30
    d730:	str	r3, [sp, #20]
    d734:	ldr	r2, [r5]
    d738:	str	r3, [sp, #32]
    d73c:	str	r3, [sp, #36]	; 0x24
    d740:	str	r3, [sp, #40]	; 0x28
    d744:	str	r2, [sp, #44]	; 0x2c
    d748:	str	r3, [sp, #24]
    d74c:	beq	d760 <fputs@plt+0x8148>
    d750:	add	r4, sp, #32
    d754:	bl	d6ac <fputs@plt+0x8094>
    d758:	subs	r3, r0, #0
    d75c:	beq	d7e4 <fputs@plt+0x81cc>
    d760:	ldr	r1, [pc, #472]	; d940 <fputs@plt+0x8328>
    d764:	add	r2, sp, #24
    d768:	ldr	r3, [pc, #468]	; d944 <fputs@plt+0x832c>
    d76c:	add	r4, sp, #32
    d770:	add	r1, pc, r1
    d774:	add	r3, pc, r3
    d778:	ldr	r0, [r1]
    d77c:	ldr	r1, [r3]
    d780:	bl	22ca0 <fputs@plt+0x1d688>
    d784:	subs	r6, r0, #0
    d788:	blt	d858 <fputs@plt+0x8240>
    d78c:	ldr	r0, [sp, #24]
    d790:	add	r4, sp, #32
    d794:	str	r0, [sp, #28]
    d798:	cmp	r0, #0
    d79c:	beq	d7a4 <fputs@plt+0x818c>
    d7a0:	bl	5354 <puts@plt>
    d7a4:	mov	r6, #0
    d7a8:	ldr	r0, [sp, #24]
    d7ac:	bl	4e5c <free@plt>
    d7b0:	mov	r0, r4
    d7b4:	bl	30414 <fputs@plt+0x2adfc>
    d7b8:	ldr	r0, [sp, #20]
    d7bc:	cmp	r0, #0
    d7c0:	beq	d7c8 <fputs@plt+0x81b0>
    d7c4:	bl	3a9b0 <fputs@plt+0x35398>
    d7c8:	ldr	r2, [sp, #44]	; 0x2c
    d7cc:	mov	r0, r6
    d7d0:	ldr	r3, [r5]
    d7d4:	cmp	r2, r3
    d7d8:	bne	d8fc <fputs@plt+0x82e4>
    d7dc:	add	sp, sp, #48	; 0x30
    d7e0:	pop	{r4, r5, r6, pc}
    d7e4:	ldr	r2, [pc, #348]	; d948 <fputs@plt+0x8330>
    d7e8:	add	r4, sp, #32
    d7ec:	str	r3, [sp, #12]
    d7f0:	add	r3, sp, #20
    d7f4:	add	r2, pc, r2
    d7f8:	str	r3, [sp, #8]
    d7fc:	str	r2, [sp]
    d800:	mov	r0, r6
    d804:	ldr	r1, [pc, #320]	; d94c <fputs@plt+0x8334>
    d808:	ldr	r2, [pc, #320]	; d950 <fputs@plt+0x8338>
    d80c:	ldr	r3, [pc, #320]	; d954 <fputs@plt+0x833c>
    d810:	add	r1, pc, r1
    d814:	str	r4, [sp, #4]
    d818:	add	r2, pc, r2
    d81c:	add	r3, pc, r3
    d820:	bl	4a534 <fputs@plt+0x44f1c>
    d824:	subs	r6, r0, #0
    d828:	blt	d8ac <fputs@plt+0x8294>
    d82c:	ldr	r1, [pc, #292]	; d958 <fputs@plt+0x8340>
    d830:	add	r2, sp, #28
    d834:	ldr	r0, [sp, #20]
    d838:	add	r1, pc, r1
    d83c:	bl	40924 <fputs@plt+0x3b30c>
    d840:	cmp	r0, #0
    d844:	ldrge	r0, [sp, #28]
    d848:	bge	d798 <fputs@plt+0x8180>
    d84c:	bl	4d74c <fputs@plt+0x48134>
    d850:	mov	r6, r0
    d854:	b	d7a8 <fputs@plt+0x8190>
    d858:	add	r4, sp, #32
    d85c:	bl	77b7c <fputs@plt+0x72564>
    d860:	cmp	r0, #2
    d864:	addle	r4, sp, #32
    d868:	ble	d7a8 <fputs@plt+0x8190>
    d86c:	ldr	lr, [pc, #232]	; d95c <fputs@plt+0x8344>
    d870:	mov	r1, r6
    d874:	ldr	ip, [pc, #228]	; d960 <fputs@plt+0x8348>
    d878:	mov	r0, #3
    d87c:	ldr	r2, [pc, #224]	; d964 <fputs@plt+0x834c>
    d880:	add	lr, pc, lr
    d884:	add	ip, pc, ip
    d888:	movw	r3, #1919	; 0x77f
    d88c:	add	r2, pc, r2
    d890:	str	lr, [sp]
    d894:	str	ip, [sp, #4]
    d898:	add	r4, sp, #32
    d89c:	bl	76de4 <fputs@plt+0x717cc>
    d8a0:	mov	r6, r0
    d8a4:	add	r4, sp, #32
    d8a8:	b	d7a8 <fputs@plt+0x8190>
    d8ac:	bl	77b7c <fputs@plt+0x72564>
    d8b0:	cmp	r0, #2
    d8b4:	ble	d7a8 <fputs@plt+0x8190>
    d8b8:	mov	r0, r4
    d8bc:	rsb	r1, r6, #0
    d8c0:	bl	308e8 <fputs@plt+0x2b2d0>
    d8c4:	ldr	r2, [pc, #156]	; d968 <fputs@plt+0x8350>
    d8c8:	mov	r1, #0
    d8cc:	ldr	ip, [pc, #152]	; d96c <fputs@plt+0x8354>
    d8d0:	movw	r3, #1933	; 0x78d
    d8d4:	add	r2, pc, r2
    d8d8:	str	r2, [sp, #4]
    d8dc:	ldr	r2, [pc, #140]	; d970 <fputs@plt+0x8358>
    d8e0:	add	ip, pc, ip
    d8e4:	str	r0, [sp, #8]
    d8e8:	mov	r0, #3
    d8ec:	str	ip, [sp]
    d8f0:	add	r2, pc, r2
    d8f4:	bl	76de4 <fputs@plt+0x717cc>
    d8f8:	b	d7a8 <fputs@plt+0x8190>
    d8fc:	bl	524c <__stack_chk_fail@plt>
    d900:	mov	r5, r0
    d904:	ldr	r0, [sp, #24]
    d908:	bl	4e5c <free@plt>
    d90c:	mov	r0, r4
    d910:	bl	30414 <fputs@plt+0x2adfc>
    d914:	mov	r4, r5
    d918:	ldr	r0, [sp, #20]
    d91c:	cmp	r0, #0
    d920:	beq	d928 <fputs@plt+0x8310>
    d924:	bl	3a9b0 <fputs@plt+0x35398>
    d928:	mov	r0, r4
    d92c:	bl	54f8 <_Unwind_Resume@plt>
    d930:	mov	r4, r0
    d934:	b	d918 <fputs@plt+0x8300>
    d938:	andeq	r3, sl, ip, asr r4
    d93c:	andeq	r0, r0, r0, asr #8
    d940:	strdeq	r3, [sl], -ip
    d944:	andeq	r3, sl, r4, lsr #26
    d948:	muleq	r7, ip, sp
    d94c:	andeq	r3, r7, r8, lsl #8
    d950:	andeq	r3, r7, r0, lsr r5
    d954:	andeq	r3, r7, r8, asr #10
    d958:	ldrdeq	r9, [r7], -r4
    d95c:			; <UNDEFINED> instruction: 0x000792b8
    d960:	andeq	r3, r7, r8, ror #25
    d964:	strdeq	r2, [r7], -r0
    d968:	ldrdeq	r3, [r7], -r0
    d96c:	andeq	r9, r7, r8, asr r2
    d970:	andeq	r2, r7, ip, lsl #31
    d974:	ldr	r3, [pc, #56]	; d9b4 <fputs@plt+0x839c>
    d978:	add	r3, pc, r3
    d97c:	ldrb	r3, [r3]
    d980:	cmp	r3, #0
    d984:	bxeq	lr
    d988:	ldr	r3, [pc, #40]	; d9b8 <fputs@plt+0x83a0>
    d98c:	add	r3, pc, r3
    d990:	ldr	r3, [r3]
    d994:	cmp	r3, #0
    d998:	bxne	lr
    d99c:	ldr	r3, [pc, #24]	; d9bc <fputs@plt+0x83a4>
    d9a0:	add	r3, pc, r3
    d9a4:	ldr	r3, [r3]
    d9a8:	cmp	r3, #0
    d9ac:	bxne	lr
    d9b0:	b	7cad0 <fputs@plt+0x774b8>
    d9b4:	andeq	r3, sl, r4, ror #13
    d9b8:	andeq	r3, sl, r0, ror #21
    d9bc:	andeq	r3, sl, r0, lsl fp
    d9c0:	ldr	r2, [pc, #884]	; dd3c <fputs@plt+0x8724>
    d9c4:	mov	r3, #0
    d9c8:	push	{r4, r5, r6, r7, lr}
    d9cc:	mov	r6, r0
    d9d0:	ldr	r0, [pc, #872]	; dd40 <fputs@plt+0x8728>
    d9d4:	add	r2, pc, r2
    d9d8:	sub	sp, sp, #44	; 0x2c
    d9dc:	mov	r7, r1
    d9e0:	add	r4, sp, #24
    d9e4:	ldr	r5, [r2, r0]
    d9e8:	str	r3, [sp, #24]
    d9ec:	str	r3, [sp, #28]
    d9f0:	ldr	r2, [r5]
    d9f4:	str	r3, [sp, #32]
    d9f8:	str	r3, [sp, #20]
    d9fc:	str	r2, [sp, #36]	; 0x24
    da00:	bl	d974 <fputs@plt+0x835c>
    da04:	ldr	r3, [pc, #824]	; dd44 <fputs@plt+0x872c>
    da08:	add	r3, pc, r3
    da0c:	ldr	r3, [r3]
    da10:	cmp	r3, #17
    da14:	beq	dc94 <fputs@plt+0x867c>
    da18:	cmp	r3, #18
    da1c:	beq	dc54 <fputs@plt+0x863c>
    da20:	cmp	r3, #1
    da24:	bne	dce8 <fputs@plt+0x86d0>
    da28:	ldr	r4, [r7]
    da2c:	ldr	r1, [pc, #788]	; dd48 <fputs@plt+0x8730>
    da30:	ldr	r7, [pc, #788]	; dd4c <fputs@plt+0x8734>
    da34:	add	r1, pc, r1
    da38:	mov	r0, r4
    da3c:	bl	557c <strcmp@plt>
    da40:	add	r7, pc, r7
    da44:	cmp	r0, #0
    da48:	bne	db38 <fputs@plt+0x8520>
    da4c:	ldr	r3, [pc, #764]	; dd50 <fputs@plt+0x8738>
    da50:	mov	r0, r6
    da54:	ldr	r2, [pc, #760]	; dd54 <fputs@plt+0x873c>
    da58:	add	r1, sp, #20
    da5c:	add	r3, pc, r3
    da60:	str	r3, [sp]
    da64:	ldr	r3, [pc, #748]	; dd58 <fputs@plt+0x8740>
    da68:	add	r2, pc, r2
    da6c:	str	r7, [sp, #4]
    da70:	add	r4, sp, #24
    da74:	add	r3, pc, r3
    da78:	bl	3a4bc <fputs@plt+0x34ea4>
    da7c:	cmp	r0, #0
    da80:	blt	dc40 <fputs@plt+0x8628>
    da84:	ldr	r3, [pc, #720]	; dd5c <fputs@plt+0x8744>
    da88:	add	r4, sp, #24
    da8c:	ldr	r0, [sp, #20]
    da90:	add	r3, pc, r3
    da94:	ldrb	r1, [r3]
    da98:	bl	3aee0 <fputs@plt+0x358c8>
    da9c:	cmp	r0, #0
    daa0:	blt	dc40 <fputs@plt+0x8628>
    daa4:	add	r4, sp, #24
    daa8:	mov	ip, #0
    daac:	ldr	r1, [sp, #20]
    dab0:	mov	r0, r6
    dab4:	str	r4, [sp]
    dab8:	mov	r2, #0
    dabc:	mov	r3, #0
    dac0:	str	ip, [sp, #4]
    dac4:	bl	2c7f0 <fputs@plt+0x271d8>
    dac8:	cmn	r0, #2
    dacc:	mov	r6, r0
    dad0:	beq	dc60 <fputs@plt+0x8648>
    dad4:	cmn	r0, #104	; 0x68
    dad8:	cmnne	r0, #110	; 0x6e
    dadc:	bne	daf8 <fputs@plt+0x84e0>
    dae0:	ldr	r1, [pc, #632]	; dd60 <fputs@plt+0x8748>
    dae4:	mov	r0, r7
    dae8:	add	r1, pc, r1
    daec:	bl	557c <strcmp@plt>
    daf0:	cmp	r0, #0
    daf4:	beq	dc8c <fputs@plt+0x8674>
    daf8:	cmp	r6, #0
    dafc:	movge	r6, #0
    db00:	blt	dc78 <fputs@plt+0x8660>
    db04:	ldr	r0, [sp, #20]
    db08:	cmp	r0, #0
    db0c:	beq	db14 <fputs@plt+0x84fc>
    db10:	bl	3a9b0 <fputs@plt+0x35398>
    db14:	mov	r0, r4
    db18:	bl	30414 <fputs@plt+0x2adfc>
    db1c:	ldr	r2, [sp, #36]	; 0x24
    db20:	ldr	r3, [r5]
    db24:	mov	r0, r6
    db28:	cmp	r2, r3
    db2c:	bne	dce4 <fputs@plt+0x86cc>
    db30:	add	sp, sp, #44	; 0x2c
    db34:	pop	{r4, r5, r6, r7, pc}
    db38:	ldr	r1, [pc, #548]	; dd64 <fputs@plt+0x874c>
    db3c:	mov	r0, r4
    db40:	ldr	r7, [pc, #544]	; dd68 <fputs@plt+0x8750>
    db44:	add	r1, pc, r1
    db48:	bl	557c <strcmp@plt>
    db4c:	add	r7, pc, r7
    db50:	cmp	r0, #0
    db54:	beq	da4c <fputs@plt+0x8434>
    db58:	ldr	r1, [pc, #524]	; dd6c <fputs@plt+0x8754>
    db5c:	mov	r0, r4
    db60:	ldr	r7, [pc, #520]	; dd70 <fputs@plt+0x8758>
    db64:	add	r1, pc, r1
    db68:	bl	557c <strcmp@plt>
    db6c:	add	r7, pc, r7
    db70:	cmp	r0, #0
    db74:	beq	da4c <fputs@plt+0x8434>
    db78:	ldr	r1, [pc, #500]	; dd74 <fputs@plt+0x875c>
    db7c:	mov	r0, r4
    db80:	ldr	r7, [pc, #496]	; dd78 <fputs@plt+0x8760>
    db84:	add	r1, pc, r1
    db88:	bl	557c <strcmp@plt>
    db8c:	add	r7, pc, r7
    db90:	cmp	r0, #0
    db94:	beq	da4c <fputs@plt+0x8434>
    db98:	ldr	r1, [pc, #476]	; dd7c <fputs@plt+0x8764>
    db9c:	mov	r0, r4
    dba0:	ldr	r7, [pc, #472]	; dd80 <fputs@plt+0x8768>
    dba4:	add	r1, pc, r1
    dba8:	bl	557c <strcmp@plt>
    dbac:	add	r7, pc, r7
    dbb0:	cmp	r0, #0
    dbb4:	beq	da4c <fputs@plt+0x8434>
    dbb8:	ldr	r1, [pc, #452]	; dd84 <fputs@plt+0x876c>
    dbbc:	mov	r0, r4
    dbc0:	ldr	r7, [pc, #448]	; dd88 <fputs@plt+0x8770>
    dbc4:	add	r1, pc, r1
    dbc8:	bl	557c <strcmp@plt>
    dbcc:	add	r7, pc, r7
    dbd0:	cmp	r0, #0
    dbd4:	beq	da4c <fputs@plt+0x8434>
    dbd8:	ldr	r1, [pc, #428]	; dd8c <fputs@plt+0x8774>
    dbdc:	mov	r0, r4
    dbe0:	ldr	r7, [pc, #424]	; dd90 <fputs@plt+0x8778>
    dbe4:	add	r1, pc, r1
    dbe8:	bl	557c <strcmp@plt>
    dbec:	add	r7, pc, r7
    dbf0:	cmp	r0, #0
    dbf4:	beq	da4c <fputs@plt+0x8434>
    dbf8:	ldr	r1, [pc, #404]	; dd94 <fputs@plt+0x877c>
    dbfc:	mov	r0, r4
    dc00:	ldr	r7, [pc, #400]	; dd98 <fputs@plt+0x8780>
    dc04:	add	r1, pc, r1
    dc08:	bl	557c <strcmp@plt>
    dc0c:	add	r7, pc, r7
    dc10:	cmp	r0, #0
    dc14:	beq	da4c <fputs@plt+0x8434>
    dc18:	ldr	r1, [pc, #380]	; dd9c <fputs@plt+0x8784>
    dc1c:	mov	r0, r4
    dc20:	ldr	r7, [pc, #376]	; dda0 <fputs@plt+0x8788>
    dc24:	add	r1, pc, r1
    dc28:	bl	557c <strcmp@plt>
    dc2c:	add	r7, pc, r7
    dc30:	cmp	r0, #0
    dc34:	ldrne	r7, [pc, #360]	; dda4 <fputs@plt+0x878c>
    dc38:	addne	r7, pc, r7
    dc3c:	b	da4c <fputs@plt+0x8434>
    dc40:	add	r4, sp, #24
    dc44:	bl	4d93c <fputs@plt+0x48324>
    dc48:	mov	r6, r0
    dc4c:	add	r4, sp, #24
    dc50:	b	db04 <fputs@plt+0x84ec>
    dc54:	ldr	r7, [pc, #332]	; dda8 <fputs@plt+0x8790>
    dc58:	add	r7, pc, r7
    dc5c:	b	da4c <fputs@plt+0x8434>
    dc60:	ldr	r3, [pc, #324]	; ddac <fputs@plt+0x8794>
    dc64:	add	r3, pc, r3
    dc68:	ldr	r3, [r3]
    dc6c:	cmp	r3, #1
    dc70:	mvnne	r6, #98	; 0x62
    dc74:	bne	db04 <fputs@plt+0x84ec>
    dc78:	bl	77b7c <fputs@plt+0x72564>
    dc7c:	cmp	r0, #2
    dc80:	bgt	dca0 <fputs@plt+0x8688>
    dc84:	and	r6, r6, r6, asr #31
    dc88:	b	db04 <fputs@plt+0x84ec>
    dc8c:	mov	r6, r0
    dc90:	b	db04 <fputs@plt+0x84ec>
    dc94:	ldr	r7, [pc, #276]	; ddb0 <fputs@plt+0x8798>
    dc98:	add	r7, pc, r7
    dc9c:	b	da4c <fputs@plt+0x8434>
    dca0:	mov	r0, r4
    dca4:	mov	r1, r6
    dca8:	bl	308e8 <fputs@plt+0x2b2d0>
    dcac:	ldr	r2, [pc, #256]	; ddb4 <fputs@plt+0x879c>
    dcb0:	mov	r1, #0
    dcb4:	ldr	ip, [pc, #252]	; ddb8 <fputs@plt+0x87a0>
    dcb8:	movw	r3, #4932	; 0x1344
    dcbc:	add	r2, pc, r2
    dcc0:	str	r2, [sp, #4]
    dcc4:	ldr	r2, [pc, #240]	; ddbc <fputs@plt+0x87a4>
    dcc8:	add	ip, pc, ip
    dccc:	str	r0, [sp, #8]
    dcd0:	mov	r0, #3
    dcd4:	str	ip, [sp]
    dcd8:	add	r2, pc, r2
    dcdc:	bl	76de4 <fputs@plt+0x717cc>
    dce0:	b	dc84 <fputs@plt+0x866c>
    dce4:	bl	524c <__stack_chk_fail@plt>
    dce8:	ldr	r0, [pc, #208]	; ddc0 <fputs@plt+0x87a8>
    dcec:	movw	r2, #4893	; 0x131d
    dcf0:	ldr	r1, [pc, #204]	; ddc4 <fputs@plt+0x87ac>
    dcf4:	add	r4, sp, #24
    dcf8:	ldr	r3, [pc, #200]	; ddc8 <fputs@plt+0x87b0>
    dcfc:	add	r0, pc, r0
    dd00:	add	r1, pc, r1
    dd04:	add	r3, pc, r3
    dd08:	bl	76bb0 <fputs@plt+0x71598>
    dd0c:	ldr	r3, [sp, #20]
    dd10:	mov	r5, r0
    dd14:	cmp	r3, #0
    dd18:	beq	dd24 <fputs@plt+0x870c>
    dd1c:	mov	r0, r3
    dd20:	bl	3a9b0 <fputs@plt+0x35398>
    dd24:	mov	r0, r4
    dd28:	bl	30414 <fputs@plt+0x2adfc>
    dd2c:	mov	r0, r5
    dd30:	bl	54f8 <_Unwind_Resume@plt>
    dd34:	mov	r5, r0
    dd38:	b	dd24 <fputs@plt+0x870c>
    dd3c:	andeq	r3, sl, r4, lsr #3
    dd40:	andeq	r0, r0, r0, asr #8
    dd44:	andeq	r3, sl, r4, asr #12
    dd48:	andeq	r3, r7, r0, lsl ip
    dd4c:			; <UNDEFINED> instruction: 0x00073bb8
    dd50:	andeq	r3, r7, r8, lsl #6
    dd54:			; <UNDEFINED> instruction: 0x000731b0
    dd58:	ldrdeq	r3, [r7], -r4
    dd5c:	andeq	r3, sl, ip, asr #11
    dd60:	strdeq	r3, [r7], -ip
    dd64:	andeq	r3, r7, ip, lsl #22
    dd68:	andeq	r3, r7, ip, lsr #21
    dd6c:	strdeq	r3, [r7], -r4
    dd70:	andeq	r3, r7, r8, ror sl
    dd74:	andeq	r3, r7, r4, ror #21
    dd78:	andeq	r3, r7, r8, ror sl
    dd7c:	ldrdeq	r3, [r7], -r4
    dd80:	muleq	r7, ip, sp
    dd84:			; <UNDEFINED> instruction: 0x00073abc
    dd88:	andeq	r3, r7, r4, asr #20
    dd8c:	andeq	r3, r7, r8, lsr #21
    dd90:	andeq	r2, r7, r4, asr sp
    dd94:	muleq	r7, r0, sl
    dd98:	andeq	r3, r7, r0, lsl sl
    dd9c:	andeq	sl, r7, ip, ror #24
    dda0:	andeq	r3, r7, r4, asr #19
    dda4:	andeq	r3, r7, r4, lsr #19
    dda8:	andeq	r3, r7, ip, lsl #19
    ddac:	andeq	r3, sl, r8, ror #7
    ddb0:	andeq	r3, r7, r4, asr #18
    ddb4:	andeq	r3, r7, r0, ror #19
    ddb8:	andeq	r8, r7, r8, lsl #12
    ddbc:	andeq	r2, r7, r4, lsr #23
    ddc0:	andeq	r3, r7, r8, lsr #18
    ddc4:	andeq	r2, r7, ip, ror fp
    ddc8:			; <UNDEFINED> instruction: 0x000786bc
    ddcc:	ldr	r2, [pc, #756]	; e0c8 <fputs@plt+0x8ab0>
    ddd0:	mov	r3, #0
    ddd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ddd8:	subs	r7, r1, #0
    dddc:	ldr	r1, [pc, #744]	; e0cc <fputs@plt+0x8ab4>
    dde0:	add	r2, pc, r2
    dde4:	sub	sp, sp, #68	; 0x44
    dde8:	mov	r5, r0
    ddec:	ldr	r1, [r2, r1]
    ddf0:	str	r3, [sp, #48]	; 0x30
    ddf4:	str	r3, [sp, #52]	; 0x34
    ddf8:	ldr	r2, [r1]
    ddfc:	str	r1, [sp, #32]
    de00:	str	r3, [sp, #56]	; 0x38
    de04:	str	r2, [sp, #60]	; 0x3c
    de08:	beq	e074 <fputs@plt+0x8a5c>
    de0c:	mov	r0, r7
    de10:	add	r6, sp, #48	; 0x30
    de14:	bl	747a8 <fputs@plt+0x6f190>
    de18:	cmp	r0, #1
    de1c:	bls	e000 <fputs@plt+0x89e8>
    de20:	adds	r4, r7, #4
    de24:	addeq	r6, sp, #48	; 0x30
    de28:	moveq	r7, r4
    de2c:	beq	df7c <fputs@plt+0x8964>
    de30:	ldr	r0, [r7, #4]
    de34:	cmp	r0, #0
    de38:	beq	e010 <fputs@plt+0x89f8>
    de3c:	ldr	r1, [pc, #652]	; e0d0 <fputs@plt+0x8ab8>
    de40:	mov	r2, #0
    de44:	ldr	r9, [pc, #648]	; e0d4 <fputs@plt+0x8abc>
    de48:	add	r8, sp, #44	; 0x2c
    de4c:	add	r1, pc, r1
    de50:	ldr	sl, [pc, #640]	; e0d8 <fputs@plt+0x8ac0>
    de54:	str	r1, [sp, #16]
    de58:	add	r9, pc, r9
    de5c:	ldr	fp, [pc, #632]	; e0dc <fputs@plt+0x8ac4>
    de60:	add	r6, sp, #48	; 0x30
    de64:	ldr	r3, [pc, #628]	; e0e0 <fputs@plt+0x8ac8>
    de68:	add	sl, pc, sl
    de6c:	ldr	r1, [pc, #624]	; e0e4 <fputs@plt+0x8acc>
    de70:	add	fp, pc, fp
    de74:	add	r3, pc, r3
    de78:	str	r2, [sp, #28]
    de7c:	add	r1, pc, r1
    de80:	str	r3, [sp, #20]
    de84:	str	r1, [sp, #24]
    de88:	b	deb0 <fputs@plt+0x8898>
    de8c:	ldr	r0, [sp, #40]	; 0x28
    de90:	cmp	r0, #0
    de94:	beq	de9c <fputs@plt+0x8884>
    de98:	bl	3a9b0 <fputs@plt+0x35398>
    de9c:	adds	r4, r4, #4
    dea0:	beq	dff8 <fputs@plt+0x89e0>
    dea4:	ldr	r0, [r4]
    dea8:	cmp	r0, #0
    deac:	beq	dff8 <fputs@plt+0x89e0>
    deb0:	mov	r1, r8
    deb4:	mov	r3, #0
    deb8:	str	r3, [sp, #40]	; 0x28
    debc:	bl	66254 <fputs@plt+0x60c3c>
    dec0:	subs	r7, r0, #0
    dec4:	blt	e01c <fputs@plt+0x8a04>
    dec8:	str	sl, [sp]
    decc:	mov	r0, r5
    ded0:	str	fp, [sp, #4]
    ded4:	add	r1, sp, #40	; 0x28
    ded8:	ldr	r2, [sp, #16]
    dedc:	mov	r3, r9
    dee0:	bl	3a4bc <fputs@plt+0x34ea4>
    dee4:	cmp	r0, #0
    dee8:	blt	df64 <fputs@plt+0x894c>
    deec:	ldr	r2, [sp, #20]
    def0:	ldr	r0, [sp, #40]	; 0x28
    def4:	ldrb	r1, [r2]
    def8:	bl	3aee0 <fputs@plt+0x358c8>
    defc:	cmp	r0, #0
    df00:	blt	e064 <fputs@plt+0x8a4c>
    df04:	ldr	r0, [sp, #40]	; 0x28
    df08:	ldr	r1, [sp, #24]
    df0c:	ldr	r2, [sp, #44]	; 0x2c
    df10:	bl	3d624 <fputs@plt+0x3800c>
    df14:	cmp	r0, #0
    df18:	blt	df64 <fputs@plt+0x894c>
    df1c:	mov	r3, #0
    df20:	ldr	r1, [sp, #40]	; 0x28
    df24:	str	r3, [sp, #4]
    df28:	mov	r0, r5
    df2c:	str	r6, [sp]
    df30:	mov	r2, #0
    df34:	mov	r3, #0
    df38:	bl	2c7f0 <fputs@plt+0x271d8>
    df3c:	subs	r7, r0, #0
    df40:	bge	de8c <fputs@plt+0x8874>
    df44:	bl	77b7c <fputs@plt+0x72564>
    df48:	cmp	r0, #2
    df4c:	bgt	dfa4 <fputs@plt+0x898c>
    df50:	ldr	r3, [sp, #28]
    df54:	cmp	r3, #0
    df58:	moveq	r3, r7
    df5c:	str	r3, [sp, #28]
    df60:	b	de8c <fputs@plt+0x8874>
    df64:	bl	4d93c <fputs@plt+0x48324>
    df68:	mov	r7, r0
    df6c:	ldr	r0, [sp, #40]	; 0x28
    df70:	cmp	r0, #0
    df74:	beq	df7c <fputs@plt+0x8964>
    df78:	bl	3a9b0 <fputs@plt+0x35398>
    df7c:	mov	r0, r6
    df80:	bl	30414 <fputs@plt+0x2adfc>
    df84:	ldr	r1, [sp, #32]
    df88:	ldr	r2, [sp, #60]	; 0x3c
    df8c:	mov	r0, r7
    df90:	ldr	r3, [r1]
    df94:	cmp	r2, r3
    df98:	bne	e070 <fputs@plt+0x8a58>
    df9c:	add	sp, sp, #68	; 0x44
    dfa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dfa4:	ldr	r2, [sp, #44]	; 0x2c
    dfa8:	mov	r0, r6
    dfac:	mov	r1, r7
    dfb0:	str	r2, [sp, #36]	; 0x24
    dfb4:	bl	308e8 <fputs@plt+0x2b2d0>
    dfb8:	ldr	r2, [pc, #296]	; e0e8 <fputs@plt+0x8ad0>
    dfbc:	mov	r1, #0
    dfc0:	str	r0, [sp, #12]
    dfc4:	mov	r3, #2208	; 0x8a0
    dfc8:	ldr	r0, [sp, #36]	; 0x24
    dfcc:	add	r2, pc, r2
    dfd0:	ldr	ip, [pc, #276]	; e0ec <fputs@plt+0x8ad4>
    dfd4:	str	r2, [sp, #4]
    dfd8:	ldr	r2, [pc, #272]	; e0f0 <fputs@plt+0x8ad8>
    dfdc:	add	ip, pc, ip
    dfe0:	str	r0, [sp, #8]
    dfe4:	mov	r0, #3
    dfe8:	str	ip, [sp]
    dfec:	add	r2, pc, r2
    dff0:	bl	76de4 <fputs@plt+0x717cc>
    dff4:	b	df50 <fputs@plt+0x8938>
    dff8:	ldr	r7, [sp, #28]
    dffc:	b	df7c <fputs@plt+0x8964>
    e000:	mov	r0, r5
    e004:	mov	r1, r7
    e008:	add	r6, sp, #48	; 0x30
    e00c:	bl	d9c0 <fputs@plt+0x83a8>
    e010:	mov	r7, r0
    e014:	add	r6, sp, #48	; 0x30
    e018:	b	df7c <fputs@plt+0x8964>
    e01c:	bl	77b7c <fputs@plt+0x72564>
    e020:	cmp	r0, #2
    e024:	ble	df6c <fputs@plt+0x8954>
    e028:	ldr	lr, [pc, #196]	; e0f4 <fputs@plt+0x8adc>
    e02c:	mov	r1, r7
    e030:	ldr	ip, [pc, #192]	; e0f8 <fputs@plt+0x8ae0>
    e034:	mov	r0, #3
    e038:	add	lr, pc, lr
    e03c:	str	lr, [sp]
    e040:	add	ip, pc, ip
    e044:	str	ip, [sp, #4]
    e048:	ldr	ip, [r4]
    e04c:	movw	r3, #2186	; 0x88a
    e050:	ldr	r2, [pc, #164]	; e0fc <fputs@plt+0x8ae4>
    e054:	str	ip, [sp, #8]
    e058:	add	r2, pc, r2
    e05c:	bl	76de4 <fputs@plt+0x717cc>
    e060:	b	df68 <fputs@plt+0x8950>
    e064:	mov	r0, #1
    e068:	bl	4d93c <fputs@plt+0x48324>
    e06c:	b	df68 <fputs@plt+0x8950>
    e070:	bl	524c <__stack_chk_fail@plt>
    e074:	ldr	r0, [pc, #132]	; e100 <fputs@plt+0x8ae8>
    e078:	movw	r2, #2174	; 0x87e
    e07c:	ldr	r1, [pc, #128]	; e104 <fputs@plt+0x8aec>
    e080:	add	r6, sp, #48	; 0x30
    e084:	ldr	r3, [pc, #124]	; e108 <fputs@plt+0x8af0>
    e088:	add	r0, pc, r0
    e08c:	add	r1, pc, r1
    e090:	add	r3, pc, r3
    e094:	bl	76bb0 <fputs@plt+0x71598>
    e098:	mov	r4, r0
    e09c:	mov	r0, r6
    e0a0:	bl	30414 <fputs@plt+0x2adfc>
    e0a4:	mov	r0, r4
    e0a8:	bl	54f8 <_Unwind_Resume@plt>
    e0ac:	ldr	r3, [sp, #40]	; 0x28
    e0b0:	mov	r4, r0
    e0b4:	cmp	r3, #0
    e0b8:	beq	e09c <fputs@plt+0x8a84>
    e0bc:	mov	r0, r3
    e0c0:	bl	3a9b0 <fputs@plt+0x35398>
    e0c4:	b	e09c <fputs@plt+0x8a84>
    e0c8:	muleq	sl, r8, sp
    e0cc:	andeq	r0, r0, r0, asr #8
    e0d0:	andeq	r2, r7, ip, asr #27
    e0d4:	strdeq	r2, [r7], -r0
    e0d8:	strdeq	r2, [r7], -ip
    e0dc:	andeq	r3, r7, ip, ror #16
    e0e0:	andeq	r3, sl, r8, ror #3
    e0e4:	andeq	r5, r8, r4, lsl #2
    e0e8:	andeq	r3, r7, ip, lsl r7
    e0ec:	andeq	r8, r7, ip, asr #7
    e0f0:	muleq	r7, r0, r8
    e0f4:	andeq	r8, r7, r0, ror r3
    e0f8:	andeq	r3, r7, ip, ror r6
    e0fc:	andeq	r2, r7, r4, lsr #16
    e100:	andeq	r2, r7, r8, lsl pc
    e104:	strdeq	r2, [r7], -r0
    e108:	andeq	r8, r7, r0, ror #16
    e10c:	ldr	r2, [pc, #912]	; e4a4 <fputs@plt+0x8e8c>
    e110:	mov	r3, #0
    e114:	ldr	ip, [pc, #908]	; e4a8 <fputs@plt+0x8e90>
    e118:	add	r2, pc, r2
    e11c:	push	{r4, r5, r6, r7, r8, r9, lr}
    e120:	mov	r7, r1
    e124:	ldr	r4, [r2, ip]
    e128:	sub	sp, sp, #52	; 0x34
    e12c:	ldr	r2, [pc, #888]	; e4ac <fputs@plt+0x8e94>
    e130:	mov	r6, r0
    e134:	mov	r1, r3
    e138:	ldr	r0, [r7, #4]
    e13c:	ldr	ip, [r4]
    e140:	add	r2, pc, r2
    e144:	str	r3, [sp, #16]
    e148:	str	r3, [sp, #20]
    e14c:	str	ip, [sp, #44]	; 0x2c
    e150:	bl	7c5b8 <fputs@plt+0x76fa0>
    e154:	subs	r5, r0, #0
    e158:	beq	e3bc <fputs@plt+0x8da4>
    e15c:	cmp	r6, #0
    e160:	beq	e170 <fputs@plt+0x8b58>
    e164:	bl	d6ac <fputs@plt+0x8094>
    e168:	subs	ip, r0, #0
    e16c:	beq	e1f4 <fputs@plt+0x8bdc>
    e170:	ldr	r3, [pc, #824]	; e4b0 <fputs@plt+0x8e98>
    e174:	add	r1, sp, #16
    e178:	ldr	r2, [pc, #820]	; e4b4 <fputs@plt+0x8e9c>
    e17c:	add	ip, sp, #20
    e180:	add	r3, pc, r3
    e184:	str	r1, [sp]
    e188:	add	r2, pc, r2
    e18c:	mov	r1, #2
    e190:	ldr	r0, [r3]
    e194:	mov	r3, r5
    e198:	ldr	r2, [r2]
    e19c:	str	ip, [sp, #4]
    e1a0:	bl	22998 <fputs@plt+0x1d380>
    e1a4:	subs	r6, r0, #0
    e1a8:	blt	e378 <fputs@plt+0x8d60>
    e1ac:	ldr	r3, [pc, #772]	; e4b8 <fputs@plt+0x8ea0>
    e1b0:	add	r3, pc, r3
    e1b4:	ldrb	r3, [r3]
    e1b8:	cmp	r3, #0
    e1bc:	beq	e32c <fputs@plt+0x8d14>
    e1c0:	mov	r6, #0
    e1c4:	ldr	r0, [sp, #16]
    e1c8:	ldr	r1, [sp, #20]
    e1cc:	bl	2150c <fputs@plt+0x1bef4>
    e1d0:	mov	r0, r5
    e1d4:	bl	4e5c <free@plt>
    e1d8:	ldr	r2, [sp, #44]	; 0x2c
    e1dc:	ldr	r3, [r4]
    e1e0:	mov	r0, r6
    e1e4:	cmp	r2, r3
    e1e8:	bne	e440 <fputs@plt+0x8e28>
    e1ec:	add	sp, sp, #52	; 0x34
    e1f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    e1f4:	ldr	r3, [pc, #704]	; e4bc <fputs@plt+0x8ea4>
    e1f8:	mov	r0, r6
    e1fc:	ldr	lr, [pc, #700]	; e4c0 <fputs@plt+0x8ea8>
    e200:	add	r1, sp, #28
    e204:	add	r3, pc, r3
    e208:	ldr	r2, [pc, #692]	; e4c4 <fputs@plt+0x8eac>
    e20c:	str	r3, [sp, #4]
    e210:	add	lr, pc, lr
    e214:	ldr	r3, [pc, #684]	; e4c8 <fputs@plt+0x8eb0>
    e218:	add	r2, pc, r2
    e21c:	str	lr, [sp]
    e220:	add	r8, sp, #32
    e224:	add	r3, pc, r3
    e228:	str	ip, [sp, #24]
    e22c:	str	ip, [sp, #28]
    e230:	str	ip, [sp, #32]
    e234:	str	ip, [sp, #36]	; 0x24
    e238:	str	ip, [sp, #40]	; 0x28
    e23c:	bl	3a4bc <fputs@plt+0x34ea4>
    e240:	cmp	r0, #0
    e244:	blt	e33c <fputs@plt+0x8d24>
    e248:	ldr	r3, [pc, #636]	; e4cc <fputs@plt+0x8eb4>
    e24c:	add	r8, sp, #32
    e250:	ldr	r0, [sp, #28]
    e254:	add	r3, pc, r3
    e258:	ldrb	r1, [r3]
    e25c:	bl	3aee0 <fputs@plt+0x358c8>
    e260:	cmp	r0, #0
    e264:	blt	e33c <fputs@plt+0x8d24>
    e268:	ldr	r1, [pc, #608]	; e4d0 <fputs@plt+0x8eb8>
    e26c:	mov	r2, r5
    e270:	ldr	r0, [sp, #28]
    e274:	mov	r3, #1
    e278:	add	r1, pc, r1
    e27c:	add	r8, sp, #32
    e280:	bl	3d624 <fputs@plt+0x3800c>
    e284:	cmp	r0, #0
    e288:	blt	e33c <fputs@plt+0x8d24>
    e28c:	add	r3, sp, #24
    e290:	add	r8, sp, #32
    e294:	str	r3, [sp, #4]
    e298:	mov	r0, r6
    e29c:	ldr	r1, [sp, #28]
    e2a0:	mov	r2, #0
    e2a4:	str	r8, [sp]
    e2a8:	mov	r3, #0
    e2ac:	bl	2c7f0 <fputs@plt+0x271d8>
    e2b0:	subs	r9, r0, #0
    e2b4:	blt	e3d8 <fputs@plt+0x8dc0>
    e2b8:	ldr	r1, [pc, #532]	; e4d4 <fputs@plt+0x8ebc>
    e2bc:	mov	r2, #0
    e2c0:	mov	r3, r2
    e2c4:	ldr	r0, [sp, #24]
    e2c8:	add	r1, pc, r1
    e2cc:	ldrb	r1, [r1]
    e2d0:	bl	4fa38 <fputs@plt+0x4a420>
    e2d4:	cmp	r0, #0
    e2d8:	blt	e3f4 <fputs@plt+0x8ddc>
    e2dc:	ldr	r3, [pc, #500]	; e4d8 <fputs@plt+0x8ec0>
    e2e0:	add	r3, pc, r3
    e2e4:	ldrb	r3, [r3]
    e2e8:	cmp	r3, #0
    e2ec:	bne	e3ec <fputs@plt+0x8dd4>
    e2f0:	mov	r0, r6
    e2f4:	mov	r1, r7
    e2f8:	bl	d9c0 <fputs@plt+0x83a8>
    e2fc:	mov	r6, r0
    e300:	mov	r0, r8
    e304:	bl	30414 <fputs@plt+0x2adfc>
    e308:	ldr	r0, [sp, #28]
    e30c:	cmp	r0, #0
    e310:	beq	e318 <fputs@plt+0x8d00>
    e314:	bl	3a9b0 <fputs@plt+0x35398>
    e318:	ldr	r0, [sp, #24]
    e31c:	cmp	r0, #0
    e320:	beq	e1c4 <fputs@plt+0x8bac>
    e324:	bl	3a9b0 <fputs@plt+0x35398>
    e328:	b	e1c4 <fputs@plt+0x8bac>
    e32c:	ldr	r0, [sp, #16]
    e330:	ldr	r1, [sp, #20]
    e334:	bl	8d34 <fputs@plt+0x371c>
    e338:	b	e1c0 <fputs@plt+0x8ba8>
    e33c:	add	r8, sp, #32
    e340:	bl	4d93c <fputs@plt+0x48324>
    e344:	add	r8, sp, #32
    e348:	mov	r6, r0
    e34c:	mov	r0, r8
    e350:	bl	30414 <fputs@plt+0x2adfc>
    e354:	ldr	r0, [sp, #28]
    e358:	cmp	r0, #0
    e35c:	beq	e364 <fputs@plt+0x8d4c>
    e360:	bl	3a9b0 <fputs@plt+0x35398>
    e364:	ldr	r0, [sp, #24]
    e368:	cmp	r0, #0
    e36c:	beq	e1d0 <fputs@plt+0x8bb8>
    e370:	bl	3a9b0 <fputs@plt+0x35398>
    e374:	b	e1d0 <fputs@plt+0x8bb8>
    e378:	bl	77b7c <fputs@plt+0x72564>
    e37c:	cmp	r0, #2
    e380:	ble	e1d0 <fputs@plt+0x8bb8>
    e384:	ldr	lr, [pc, #336]	; e4dc <fputs@plt+0x8ec4>
    e388:	mov	r1, r6
    e38c:	ldr	ip, [pc, #332]	; e4e0 <fputs@plt+0x8ec8>
    e390:	mov	r0, #3
    e394:	ldr	r2, [pc, #328]	; e4e4 <fputs@plt+0x8ecc>
    e398:	add	lr, pc, lr
    e39c:	add	ip, pc, ip
    e3a0:	movw	r3, #1985	; 0x7c1
    e3a4:	add	r2, pc, r2
    e3a8:	str	lr, [sp]
    e3ac:	str	ip, [sp, #4]
    e3b0:	bl	76de4 <fputs@plt+0x717cc>
    e3b4:	mov	r6, r0
    e3b8:	b	e1d0 <fputs@plt+0x8bb8>
    e3bc:	ldr	r0, [pc, #292]	; e4e8 <fputs@plt+0x8ed0>
    e3c0:	movw	r1, #1980	; 0x7bc
    e3c4:	ldr	r2, [pc, #288]	; e4ec <fputs@plt+0x8ed4>
    e3c8:	add	r0, pc, r0
    e3cc:	add	r2, pc, r2
    e3d0:	bl	76f1c <fputs@plt+0x71904>
    e3d4:	b	e3b4 <fputs@plt+0x8d9c>
    e3d8:	bl	77b7c <fputs@plt+0x72564>
    e3dc:	cmp	r0, #2
    e3e0:	bgt	e3fc <fputs@plt+0x8de4>
    e3e4:	mov	r6, r9
    e3e8:	b	e34c <fputs@plt+0x8d34>
    e3ec:	mov	r6, #0
    e3f0:	b	e300 <fputs@plt+0x8ce8>
    e3f4:	mov	r6, r0
    e3f8:	b	e34c <fputs@plt+0x8d34>
    e3fc:	mov	r0, r8
    e400:	rsb	r1, r9, #0
    e404:	bl	308e8 <fputs@plt+0x2b2d0>
    e408:	ldr	r2, [pc, #224]	; e4f0 <fputs@plt+0x8ed8>
    e40c:	mov	r1, #0
    e410:	ldr	ip, [pc, #220]	; e4f4 <fputs@plt+0x8edc>
    e414:	movw	r3, #2015	; 0x7df
    e418:	add	r2, pc, r2
    e41c:	str	r2, [sp, #4]
    e420:	ldr	r2, [pc, #208]	; e4f8 <fputs@plt+0x8ee0>
    e424:	add	ip, pc, ip
    e428:	str	r0, [sp, #8]
    e42c:	mov	r0, #3
    e430:	str	ip, [sp]
    e434:	add	r2, pc, r2
    e438:	bl	76de4 <fputs@plt+0x717cc>
    e43c:	b	e3e4 <fputs@plt+0x8dcc>
    e440:	bl	524c <__stack_chk_fail@plt>
    e444:	mov	r4, r0
    e448:	mov	r0, r5
    e44c:	bl	4e5c <free@plt>
    e450:	mov	r0, r4
    e454:	bl	54f8 <_Unwind_Resume@plt>
    e458:	mov	r4, r0
    e45c:	mov	r0, r8
    e460:	bl	30414 <fputs@plt+0x2adfc>
    e464:	ldr	r0, [sp, #28]
    e468:	cmp	r0, #0
    e46c:	beq	e474 <fputs@plt+0x8e5c>
    e470:	bl	3a9b0 <fputs@plt+0x35398>
    e474:	ldr	r0, [sp, #24]
    e478:	cmp	r0, #0
    e47c:	beq	e448 <fputs@plt+0x8e30>
    e480:	bl	3a9b0 <fputs@plt+0x35398>
    e484:	b	e448 <fputs@plt+0x8e30>
    e488:	mov	r4, r0
    e48c:	mov	r5, #0
    e490:	b	e448 <fputs@plt+0x8e30>
    e494:	mov	r4, r0
    e498:	b	e474 <fputs@plt+0x8e5c>
    e49c:	mov	r4, r0
    e4a0:	b	e464 <fputs@plt+0x8e4c>
    e4a4:	andeq	r2, sl, r0, ror #20
    e4a8:	andeq	r0, r0, r0, asr #8
    e4ac:			; <UNDEFINED> instruction: 0x00073db0
    e4b0:	andeq	r3, sl, ip, ror #5
    e4b4:	andeq	r3, sl, r0, lsl r3
    e4b8:	andeq	r3, sl, r4, ror #5
    e4bc:	andeq	r3, r7, r4, lsr #10
    e4c0:	andeq	r2, r7, r4, asr fp
    e4c4:	andeq	r2, r7, r0, lsl #20
    e4c8:	andeq	r2, r7, r4, lsr #22
    e4cc:	andeq	r2, sl, r8, lsl #28
    e4d0:	andeq	r3, r7, r4, asr #9
    e4d4:	andeq	r3, sl, ip, asr #3
    e4d8:	andeq	r3, sl, r2, ror r1
    e4dc:	andeq	r8, r7, r0, lsr #7
    e4e0:	andeq	r3, r7, r8, ror #6
    e4e4:	ldrdeq	r2, [r7], -r8
    e4e8:			; <UNDEFINED> instruction: 0x000724b4
    e4ec:	andeq	r8, r7, ip, ror #6
    e4f0:	andeq	r3, r7, r8, lsr #6
    e4f4:	andeq	r8, r7, r4, lsl r3
    e4f8:	andeq	r2, r7, r8, asr #8
    e4fc:	ldr	r2, [pc, #760]	; e7fc <fputs@plt+0x91e4>
    e500:	mov	r3, #0
    e504:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    e508:	mov	r9, r0
    e50c:	ldr	r0, [pc, #748]	; e800 <fputs@plt+0x91e8>
    e510:	add	r2, pc, r2
    e514:	sub	sp, sp, #40	; 0x28
    e518:	mov	r4, r1
    e51c:	ldr	r8, [r2, r0]
    e520:	str	r3, [sp, #20]
    e524:	str	r3, [sp, #24]
    e528:	ldr	r2, [r8]
    e52c:	str	r3, [sp, #28]
    e530:	str	r3, [sp, #32]
    e534:	str	r2, [sp, #36]	; 0x24
    e538:	bl	d974 <fputs@plt+0x835c>
    e53c:	ldr	r3, [pc, #704]	; e804 <fputs@plt+0x91ec>
    e540:	mov	r0, r9
    e544:	ldr	ip, [pc, #700]	; e808 <fputs@plt+0x91f0>
    e548:	add	r1, sp, #20
    e54c:	add	r3, pc, r3
    e550:	ldr	r2, [pc, #692]	; e80c <fputs@plt+0x91f4>
    e554:	str	r3, [sp, #4]
    e558:	add	ip, pc, ip
    e55c:	ldr	r3, [pc, #684]	; e810 <fputs@plt+0x91f8>
    e560:	add	r2, pc, r2
    e564:	str	ip, [sp]
    e568:	add	r3, pc, r3
    e56c:	bl	3a4bc <fputs@plt+0x34ea4>
    e570:	cmp	r0, #0
    e574:	blt	e6cc <fputs@plt+0x90b4>
    e578:	ldr	r3, [pc, #660]	; e814 <fputs@plt+0x91fc>
    e57c:	ldr	r0, [sp, #20]
    e580:	add	r3, pc, r3
    e584:	ldrb	r1, [r3]
    e588:	bl	3aee0 <fputs@plt+0x358c8>
    e58c:	cmp	r0, #0
    e590:	blt	e700 <fputs@plt+0x90e8>
    e594:	ldr	r2, [pc, #636]	; e818 <fputs@plt+0x9200>
    e598:	mov	r1, #0
    e59c:	ldr	r0, [r4, #4]
    e5a0:	add	r2, pc, r2
    e5a4:	bl	7c5b8 <fputs@plt+0x76fa0>
    e5a8:	subs	sl, r0, #0
    e5ac:	beq	e6e0 <fputs@plt+0x90c8>
    e5b0:	ldr	r3, [pc, #612]	; e81c <fputs@plt+0x9204>
    e5b4:	mov	r2, sl
    e5b8:	ldr	r1, [pc, #608]	; e820 <fputs@plt+0x9208>
    e5bc:	add	r5, sp, #24
    e5c0:	add	r3, pc, r3
    e5c4:	ldr	r0, [sp, #20]
    e5c8:	add	r1, pc, r1
    e5cc:	ldrb	r3, [r3]
    e5d0:	bl	3d624 <fputs@plt+0x3800c>
    e5d4:	cmp	r0, #0
    e5d8:	blt	e680 <fputs@plt+0x9068>
    e5dc:	ldr	r2, [pc, #576]	; e824 <fputs@plt+0x920c>
    e5e0:	mov	r1, #97	; 0x61
    e5e4:	ldr	r0, [sp, #20]
    e5e8:	add	r5, sp, #24
    e5ec:	add	r2, pc, r2
    e5f0:	bl	3c384 <fputs@plt+0x36d6c>
    e5f4:	cmp	r0, #0
    e5f8:	blt	e680 <fputs@plt+0x9068>
    e5fc:	cmn	r4, #8
    e600:	beq	e708 <fputs@plt+0x90f0>
    e604:	ldr	r3, [r4, #8]
    e608:	cmp	r3, #0
    e60c:	beq	e708 <fputs@plt+0x90f0>
    e610:	ldr	r7, [pc, #528]	; e828 <fputs@plt+0x9210>
    e614:	add	r4, r4, #12
    e618:	add	r7, pc, r7
    e61c:	b	e664 <fputs@plt+0x904c>
    e620:	ldr	r0, [sp, #20]
    e624:	add	r5, sp, #24
    e628:	ldr	r1, [r4, #-4]
    e62c:	bl	4dc28 <fputs@plt+0x48610>
    e630:	cmp	r0, #0
    e634:	blt	e688 <fputs@plt+0x9070>
    e638:	ldr	r0, [sp, #20]
    e63c:	add	r5, sp, #24
    e640:	bl	3cca0 <fputs@plt+0x37688>
    e644:	cmp	r0, #0
    e648:	blt	e680 <fputs@plt+0x9068>
    e64c:	cmp	r4, #0
    e650:	beq	e708 <fputs@plt+0x90f0>
    e654:	ldr	r3, [r4]
    e658:	add	r4, r4, #4
    e65c:	cmp	r3, #0
    e660:	beq	e708 <fputs@plt+0x90f0>
    e664:	ldr	r0, [sp, #20]
    e668:	mov	r1, #114	; 0x72
    e66c:	mov	r2, r7
    e670:	add	r5, sp, #24
    e674:	bl	3c384 <fputs@plt+0x36d6c>
    e678:	cmp	r0, #0
    e67c:	bge	e620 <fputs@plt+0x9008>
    e680:	add	r5, sp, #24
    e684:	bl	4d93c <fputs@plt+0x48324>
    e688:	add	r5, sp, #24
    e68c:	mov	r4, r0
    e690:	mov	r0, sl
    e694:	bl	4e5c <free@plt>
    e698:	mov	r0, r5
    e69c:	bl	30414 <fputs@plt+0x2adfc>
    e6a0:	ldr	r0, [sp, #20]
    e6a4:	cmp	r0, #0
    e6a8:	beq	e6b0 <fputs@plt+0x9098>
    e6ac:	bl	3a9b0 <fputs@plt+0x35398>
    e6b0:	ldr	r2, [sp, #36]	; 0x24
    e6b4:	mov	r0, r4
    e6b8:	ldr	r3, [r8]
    e6bc:	cmp	r2, r3
    e6c0:	bne	e7a0 <fputs@plt+0x9188>
    e6c4:	add	sp, sp, #40	; 0x28
    e6c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    e6cc:	bl	4d93c <fputs@plt+0x48324>
    e6d0:	mov	r4, r0
    e6d4:	mov	sl, #0
    e6d8:	add	r5, sp, #24
    e6dc:	b	e690 <fputs@plt+0x9078>
    e6e0:	ldr	r0, [pc, #324]	; e82c <fputs@plt+0x9214>
    e6e4:	movw	r1, #4733	; 0x127d
    e6e8:	ldr	r2, [pc, #320]	; e830 <fputs@plt+0x9218>
    e6ec:	add	r5, sp, #24
    e6f0:	add	r0, pc, r0
    e6f4:	add	r2, pc, r2
    e6f8:	bl	76f1c <fputs@plt+0x71904>
    e6fc:	b	e688 <fputs@plt+0x9070>
    e700:	bl	4d93c <fputs@plt+0x48324>
    e704:	b	e6d0 <fputs@plt+0x90b8>
    e708:	ldr	r0, [sp, #20]
    e70c:	add	r5, sp, #24
    e710:	bl	3cca0 <fputs@plt+0x37688>
    e714:	cmp	r0, #0
    e718:	blt	e680 <fputs@plt+0x9068>
    e71c:	add	r5, sp, #24
    e720:	mov	ip, #0
    e724:	ldr	r1, [sp, #20]
    e728:	mov	r0, r9
    e72c:	str	r5, [sp]
    e730:	mov	r2, #0
    e734:	mov	r3, #0
    e738:	str	ip, [sp, #4]
    e73c:	bl	2c7f0 <fputs@plt+0x271d8>
    e740:	subs	r4, r0, #0
    e744:	movge	r4, #0
    e748:	bge	e690 <fputs@plt+0x9078>
    e74c:	bl	77b7c <fputs@plt+0x72564>
    e750:	cmp	r0, #2
    e754:	ble	e690 <fputs@plt+0x9078>
    e758:	mov	r0, r5
    e75c:	mov	r1, r4
    e760:	bl	308e8 <fputs@plt+0x2b2d0>
    e764:	ldr	r2, [pc, #200]	; e834 <fputs@plt+0x921c>
    e768:	mov	r1, #0
    e76c:	ldr	ip, [pc, #196]	; e838 <fputs@plt+0x9220>
    e770:	movw	r3, #4763	; 0x129b
    e774:	add	r2, pc, r2
    e778:	str	r2, [sp, #4]
    e77c:	ldr	r2, [pc, #184]	; e83c <fputs@plt+0x9224>
    e780:	add	ip, pc, ip
    e784:	str	r0, [sp, #12]
    e788:	mov	r0, #3
    e78c:	str	sl, [sp, #8]
    e790:	add	r2, pc, r2
    e794:	str	ip, [sp]
    e798:	bl	76de4 <fputs@plt+0x717cc>
    e79c:	b	e690 <fputs@plt+0x9078>
    e7a0:	bl	524c <__stack_chk_fail@plt>
    e7a4:	add	r5, sp, #24
    e7a8:	mov	r4, r0
    e7ac:	mov	sl, #0
    e7b0:	mov	r0, sl
    e7b4:	bl	4e5c <free@plt>
    e7b8:	mov	r0, r5
    e7bc:	bl	30414 <fputs@plt+0x2adfc>
    e7c0:	ldr	r0, [sp, #20]
    e7c4:	cmp	r0, #0
    e7c8:	beq	e7d0 <fputs@plt+0x91b8>
    e7cc:	bl	3a9b0 <fputs@plt+0x35398>
    e7d0:	mov	r0, r4
    e7d4:	bl	54f8 <_Unwind_Resume@plt>
    e7d8:	mov	r4, r0
    e7dc:	b	e7c0 <fputs@plt+0x91a8>
    e7e0:	mov	r4, r0
    e7e4:	b	e7b0 <fputs@plt+0x9198>
    e7e8:	b	e7a4 <fputs@plt+0x918c>
    e7ec:	b	e7a4 <fputs@plt+0x918c>
    e7f0:	b	e7a4 <fputs@plt+0x918c>
    e7f4:	b	e7a4 <fputs@plt+0x918c>
    e7f8:	b	e7a4 <fputs@plt+0x918c>
    e7fc:	andeq	r2, sl, r8, ror #12
    e800:	andeq	r0, r0, r0, asr #8
    e804:	andeq	r3, r7, r8, lsl r2
    e808:	andeq	r2, r7, ip, lsl #16
    e80c:			; <UNDEFINED> instruction: 0x000726b8
    e810:	andeq	r2, r7, r0, ror #15
    e814:	ldrdeq	r2, [sl], -ip
    e818:	andeq	r2, r7, r8, lsr sl
    e81c:			; <UNDEFINED> instruction: 0x000a2eb4
    e820:	andeq	r3, r7, r4, ror r1
    e824:	andeq	r3, r7, ip, lsl #3
    e828:	andeq	r3, r7, r8, ror #2
    e82c:	andeq	r2, r7, ip, lsl #3
    e830:	strdeq	r7, [r7], -ip
    e834:	andeq	r3, r7, r0, lsl r0
    e838:	andeq	r7, r7, r0, ror sp
    e83c:	andeq	r2, r7, ip, ror #1
    e840:	ldr	r2, [pc, #412]	; e9e4 <fputs@plt+0x93cc>
    e844:	mov	r3, #0
    e848:	ldr	ip, [pc, #408]	; e9e8 <fputs@plt+0x93d0>
    e84c:	add	r2, pc, r2
    e850:	push	{r4, r5, r6, r7, lr}
    e854:	subs	r6, r0, #0
    e858:	ldr	r5, [r2, ip]
    e85c:	sub	sp, sp, #44	; 0x2c
    e860:	mov	r7, r1
    e864:	str	r3, [sp, #24]
    e868:	ldr	r2, [r5]
    e86c:	str	r3, [sp, #28]
    e870:	str	r3, [sp, #32]
    e874:	str	r2, [sp, #36]	; 0x24
    e878:	beq	e9c0 <fputs@plt+0x93a8>
    e87c:	add	r4, sp, #24
    e880:	bl	d974 <fputs@plt+0x835c>
    e884:	sub	r1, r7, #3
    e888:	cmp	r1, #6
    e88c:	addls	pc, pc, r1, lsl #2
    e890:	b	e964 <fputs@plt+0x934c>
    e894:	b	e8b0 <fputs@plt+0x9298>
    e898:	b	e958 <fputs@plt+0x9340>
    e89c:	b	e964 <fputs@plt+0x934c>
    e8a0:	b	e964 <fputs@plt+0x934c>
    e8a4:	b	e934 <fputs@plt+0x931c>
    e8a8:	b	e940 <fputs@plt+0x9328>
    e8ac:	b	e94c <fputs@plt+0x9334>
    e8b0:	ldr	r3, [pc, #308]	; e9ec <fputs@plt+0x93d4>
    e8b4:	add	r3, pc, r3
    e8b8:	ldr	r2, [pc, #304]	; e9f0 <fputs@plt+0x93d8>
    e8bc:	add	r4, sp, #24
    e8c0:	str	r3, [sp]
    e8c4:	mov	r3, #0
    e8c8:	add	r2, pc, r2
    e8cc:	ldr	r1, [pc, #288]	; e9f4 <fputs@plt+0x93dc>
    e8d0:	mov	r0, r6
    e8d4:	ldrb	r2, [r2]
    e8d8:	add	r1, pc, r1
    e8dc:	str	r3, [sp, #8]
    e8e0:	str	r1, [sp, #12]
    e8e4:	str	r2, [sp, #16]
    e8e8:	ldr	r1, [pc, #264]	; e9f8 <fputs@plt+0x93e0>
    e8ec:	ldr	r2, [pc, #264]	; e9fc <fputs@plt+0x93e4>
    e8f0:	ldr	r3, [pc, #264]	; ea00 <fputs@plt+0x93e8>
    e8f4:	add	r1, pc, r1
    e8f8:	str	r4, [sp, #4]
    e8fc:	add	r2, pc, r2
    e900:	add	r3, pc, r3
    e904:	bl	4a534 <fputs@plt+0x44f1c>
    e908:	subs	r6, r0, #0
    e90c:	blt	e970 <fputs@plt+0x9358>
    e910:	mov	r0, r4
    e914:	bl	30414 <fputs@plt+0x2adfc>
    e918:	ldr	r2, [sp, #36]	; 0x24
    e91c:	ldr	r3, [r5]
    e920:	mov	r0, r6
    e924:	cmp	r2, r3
    e928:	bne	e9cc <fputs@plt+0x93b4>
    e92c:	add	sp, sp, #44	; 0x2c
    e930:	pop	{r4, r5, r6, r7, pc}
    e934:	ldr	r3, [pc, #200]	; ea04 <fputs@plt+0x93ec>
    e938:	add	r3, pc, r3
    e93c:	b	e8b8 <fputs@plt+0x92a0>
    e940:	ldr	r3, [pc, #192]	; ea08 <fputs@plt+0x93f0>
    e944:	add	r3, pc, r3
    e948:	b	e8b8 <fputs@plt+0x92a0>
    e94c:	ldr	r3, [pc, #184]	; ea0c <fputs@plt+0x93f4>
    e950:	add	r3, pc, r3
    e954:	b	e8b8 <fputs@plt+0x92a0>
    e958:	ldr	r3, [pc, #176]	; ea10 <fputs@plt+0x93f8>
    e95c:	add	r3, pc, r3
    e960:	b	e8b8 <fputs@plt+0x92a0>
    e964:	mvn	r6, #21
    e968:	add	r4, sp, #24
    e96c:	b	e910 <fputs@plt+0x92f8>
    e970:	bl	77b7c <fputs@plt+0x72564>
    e974:	cmp	r0, #2
    e978:	ble	e910 <fputs@plt+0x92f8>
    e97c:	mov	r0, r4
    e980:	mov	r1, r6
    e984:	bl	308e8 <fputs@plt+0x2b2d0>
    e988:	ldr	r2, [pc, #132]	; ea14 <fputs@plt+0x93fc>
    e98c:	mov	r1, #0
    e990:	ldr	ip, [pc, #128]	; ea18 <fputs@plt+0x9400>
    e994:	movw	r3, #2835	; 0xb13
    e998:	add	r2, pc, r2
    e99c:	str	r2, [sp, #4]
    e9a0:	ldr	r2, [pc, #116]	; ea1c <fputs@plt+0x9404>
    e9a4:	add	ip, pc, ip
    e9a8:	str	r0, [sp, #8]
    e9ac:	mov	r0, #3
    e9b0:	str	ip, [sp]
    e9b4:	add	r2, pc, r2
    e9b8:	bl	76de4 <fputs@plt+0x717cc>
    e9bc:	b	e910 <fputs@plt+0x92f8>
    e9c0:	mvn	r6, #4
    e9c4:	add	r4, sp, #24
    e9c8:	b	e910 <fputs@plt+0x92f8>
    e9cc:	bl	524c <__stack_chk_fail@plt>
    e9d0:	mov	r5, r0
    e9d4:	mov	r0, r4
    e9d8:	bl	30414 <fputs@plt+0x2adfc>
    e9dc:	mov	r0, r5
    e9e0:	bl	54f8 <_Unwind_Resume@plt>
    e9e4:	andeq	r2, sl, ip, lsr #6
    e9e8:	andeq	r0, r0, r0, asr #8
    e9ec:	andeq	r2, r7, ip, asr sp
    e9f0:	muleq	sl, r4, r7
    e9f4:	andeq	r2, r7, ip, lsl #28
    e9f8:	strdeq	r2, [r7], -r4
    e9fc:	andeq	r2, r7, r4, lsl #18
    ea00:	andeq	r2, r7, r8, lsl r9
    ea04:	andeq	r2, r7, r4, ror lr
    ea08:	andeq	r2, r7, r0, ror lr
    ea0c:	andeq	r2, r7, r0, ror lr
    ea10:	andeq	r1, r7, r4, ror #31
    ea14:	andeq	r2, r7, r4, lsl #26
    ea18:	andeq	r7, r7, r4, lsr sp
    ea1c:	andeq	r1, r7, r8, asr #29
    ea20:	ldr	r2, [pc, #864]	; ed88 <fputs@plt+0x9770>
    ea24:	mov	r3, #0
    ea28:	push	{r4, r5, r6, r7, r8, lr}
    ea2c:	mov	r7, r0
    ea30:	ldr	r0, [pc, #852]	; ed8c <fputs@plt+0x9774>
    ea34:	add	r2, pc, r2
    ea38:	sub	sp, sp, #48	; 0x30
    ea3c:	mov	r4, r1
    ea40:	ldr	r6, [r2, r0]
    ea44:	str	r3, [sp, #32]
    ea48:	str	r3, [sp, #36]	; 0x24
    ea4c:	ldr	r2, [r6]
    ea50:	str	r3, [sp, #40]	; 0x28
    ea54:	str	r3, [sp, #16]
    ea58:	str	r2, [sp, #44]	; 0x2c
    ea5c:	str	r3, [sp, #20]
    ea60:	str	r3, [sp, #24]
    ea64:	bl	d974 <fputs@plt+0x835c>
    ea68:	mov	r0, r4
    ea6c:	bl	747a8 <fputs@plt+0x6f190>
    ea70:	cmp	r0, #1
    ea74:	bls	ec20 <fputs@plt+0x9608>
    ea78:	ldr	r2, [pc, #784]	; ed90 <fputs@plt+0x9778>
    ea7c:	mov	r1, #0
    ea80:	ldr	r0, [r4, #4]
    ea84:	add	r2, pc, r2
    ea88:	bl	7c5b8 <fputs@plt+0x76fa0>
    ea8c:	cmp	r0, #0
    ea90:	mov	r5, r0
    ea94:	beq	ec38 <fputs@plt+0x9620>
    ea98:	ldr	r3, [pc, #756]	; ed94 <fputs@plt+0x977c>
    ea9c:	mov	r0, r7
    eaa0:	ldr	ip, [pc, #752]	; ed98 <fputs@plt+0x9780>
    eaa4:	add	r1, sp, #16
    eaa8:	add	r3, pc, r3
    eaac:	ldr	r2, [pc, #744]	; ed9c <fputs@plt+0x9784>
    eab0:	str	r3, [sp, #4]
    eab4:	add	ip, pc, ip
    eab8:	ldr	r3, [pc, #736]	; eda0 <fputs@plt+0x9788>
    eabc:	add	r2, pc, r2
    eac0:	str	ip, [sp]
    eac4:	add	r4, sp, #32
    eac8:	add	r3, pc, r3
    eacc:	bl	3a4bc <fputs@plt+0x34ea4>
    ead0:	cmp	r0, #0
    ead4:	blt	ebbc <fputs@plt+0x95a4>
    ead8:	ldr	r3, [pc, #708]	; eda4 <fputs@plt+0x978c>
    eadc:	add	r4, sp, #32
    eae0:	ldr	r0, [sp, #16]
    eae4:	add	r3, pc, r3
    eae8:	ldrb	r1, [r3]
    eaec:	bl	3aee0 <fputs@plt+0x358c8>
    eaf0:	cmp	r0, #0
    eaf4:	blt	ebbc <fputs@plt+0x95a4>
    eaf8:	ldr	r1, [pc, #680]	; eda8 <fputs@plt+0x9790>
    eafc:	mov	r2, r5
    eb00:	ldr	r0, [sp, #16]
    eb04:	mov	r3, #0
    eb08:	add	r1, pc, r1
    eb0c:	add	r4, sp, #32
    eb10:	bl	3d624 <fputs@plt+0x3800c>
    eb14:	cmp	r0, #0
    eb18:	blt	ebbc <fputs@plt+0x95a4>
    eb1c:	add	r3, sp, #20
    eb20:	add	r4, sp, #32
    eb24:	str	r3, [sp, #4]
    eb28:	mov	r0, r7
    eb2c:	ldr	r1, [sp, #16]
    eb30:	mov	r2, #0
    eb34:	str	r4, [sp]
    eb38:	mov	r3, #0
    eb3c:	bl	2c7f0 <fputs@plt+0x271d8>
    eb40:	subs	r8, r0, #0
    eb44:	blt	ec58 <fputs@plt+0x9640>
    eb48:	ldr	r1, [pc, #604]	; edac <fputs@plt+0x9794>
    eb4c:	add	r2, sp, #28
    eb50:	ldr	r0, [sp, #20]
    eb54:	add	r1, pc, r1
    eb58:	bl	40924 <fputs@plt+0x3b30c>
    eb5c:	cmp	r0, #0
    eb60:	blt	ec6c <fputs@plt+0x9654>
    eb64:	ldr	r3, [pc, #580]	; edb0 <fputs@plt+0x9798>
    eb68:	add	r1, sp, #24
    eb6c:	str	r1, [sp, #8]
    eb70:	mov	r0, r7
    eb74:	add	r3, pc, r3
    eb78:	ldr	r1, [pc, #564]	; edb4 <fputs@plt+0x979c>
    eb7c:	str	r3, [sp]
    eb80:	ldr	r3, [pc, #560]	; edb8 <fputs@plt+0x97a0>
    eb84:	add	r1, pc, r1
    eb88:	ldr	r2, [sp, #28]
    eb8c:	str	r4, [sp, #4]
    eb90:	add	r3, pc, r3
    eb94:	bl	4b5d8 <fputs@plt+0x45fc0>
    eb98:	subs	r7, r0, #0
    eb9c:	blt	ecbc <fputs@plt+0x96a4>
    eba0:	ldr	r3, [pc, #532]	; edbc <fputs@plt+0x97a4>
    eba4:	add	r3, pc, r3
    eba8:	ldrb	r3, [r3]
    ebac:	cmp	r3, #0
    ebb0:	beq	ed0c <fputs@plt+0x96f4>
    ebb4:	mov	r7, #0
    ebb8:	b	ebcc <fputs@plt+0x95b4>
    ebbc:	add	r4, sp, #32
    ebc0:	bl	4d93c <fputs@plt+0x48324>
    ebc4:	add	r4, sp, #32
    ebc8:	mov	r7, r0
    ebcc:	ldr	r0, [sp, #24]
    ebd0:	bl	4e5c <free@plt>
    ebd4:	mov	r0, r5
    ebd8:	bl	4e5c <free@plt>
    ebdc:	ldr	r0, [sp, #20]
    ebe0:	cmp	r0, #0
    ebe4:	beq	ebec <fputs@plt+0x95d4>
    ebe8:	bl	3a9b0 <fputs@plt+0x35398>
    ebec:	ldr	r0, [sp, #16]
    ebf0:	cmp	r0, #0
    ebf4:	beq	ebfc <fputs@plt+0x95e4>
    ebf8:	bl	3a9b0 <fputs@plt+0x35398>
    ebfc:	mov	r0, r4
    ec00:	bl	30414 <fputs@plt+0x2adfc>
    ec04:	ldr	r2, [sp, #44]	; 0x2c
    ec08:	ldr	r3, [r6]
    ec0c:	mov	r0, r7
    ec10:	cmp	r2, r3
    ec14:	bne	ed18 <fputs@plt+0x9700>
    ec18:	add	sp, sp, #48	; 0x30
    ec1c:	pop	{r4, r5, r6, r7, r8, pc}
    ec20:	mov	r0, #1
    ec24:	mov	r1, r0
    ec28:	bl	4d18 <calloc@plt>
    ec2c:	cmp	r0, #0
    ec30:	mov	r5, r0
    ec34:	bne	ea98 <fputs@plt+0x9480>
    ec38:	ldr	r0, [pc, #384]	; edc0 <fputs@plt+0x97a8>
    ec3c:	movw	r1, #4784	; 0x12b0
    ec40:	ldr	r2, [pc, #380]	; edc4 <fputs@plt+0x97ac>
    ec44:	add	r4, sp, #32
    ec48:	add	r0, pc, r0
    ec4c:	add	r2, pc, r2
    ec50:	bl	76f1c <fputs@plt+0x71904>
    ec54:	b	ebc4 <fputs@plt+0x95ac>
    ec58:	bl	77b7c <fputs@plt+0x72564>
    ec5c:	cmp	r0, #2
    ec60:	bgt	ec78 <fputs@plt+0x9660>
    ec64:	mov	r7, r8
    ec68:	b	ebcc <fputs@plt+0x95b4>
    ec6c:	bl	4d74c <fputs@plt+0x48134>
    ec70:	mov	r7, r0
    ec74:	b	ebcc <fputs@plt+0x95b4>
    ec78:	mov	r0, r4
    ec7c:	mov	r1, r8
    ec80:	bl	308e8 <fputs@plt+0x2b2d0>
    ec84:	ldr	r2, [pc, #316]	; edc8 <fputs@plt+0x97b0>
    ec88:	mov	r1, #0
    ec8c:	ldr	ip, [pc, #312]	; edcc <fputs@plt+0x97b4>
    ec90:	movw	r3, #4806	; 0x12c6
    ec94:	add	r2, pc, r2
    ec98:	str	r2, [sp, #4]
    ec9c:	ldr	r2, [pc, #300]	; edd0 <fputs@plt+0x97b8>
    eca0:	add	ip, pc, ip
    eca4:	str	r0, [sp, #8]
    eca8:	mov	r0, #3
    ecac:	str	ip, [sp]
    ecb0:	add	r2, pc, r2
    ecb4:	bl	76de4 <fputs@plt+0x717cc>
    ecb8:	b	ec64 <fputs@plt+0x964c>
    ecbc:	bl	77b7c <fputs@plt+0x72564>
    ecc0:	cmp	r0, #2
    ecc4:	ble	ebcc <fputs@plt+0x95b4>
    ecc8:	mov	r0, r4
    eccc:	mov	r1, r7
    ecd0:	bl	308e8 <fputs@plt+0x2b2d0>
    ecd4:	ldr	r2, [pc, #248]	; edd4 <fputs@plt+0x97bc>
    ecd8:	mov	r1, #0
    ecdc:	ldr	ip, [pc, #244]	; edd8 <fputs@plt+0x97c0>
    ece0:	movw	r3, #4823	; 0x12d7
    ece4:	add	r2, pc, r2
    ece8:	str	r2, [sp, #4]
    ecec:	ldr	r2, [pc, #232]	; eddc <fputs@plt+0x97c4>
    ecf0:	add	ip, pc, ip
    ecf4:	str	r0, [sp, #8]
    ecf8:	mov	r0, #3
    ecfc:	str	ip, [sp]
    ed00:	add	r2, pc, r2
    ed04:	bl	76de4 <fputs@plt+0x717cc>
    ed08:	b	ebcc <fputs@plt+0x95b4>
    ed0c:	ldr	r0, [sp, #24]
    ed10:	bl	5354 <puts@plt>
    ed14:	b	ebb4 <fputs@plt+0x959c>
    ed18:	bl	524c <__stack_chk_fail@plt>
    ed1c:	add	r4, sp, #32
    ed20:	mov	r6, r0
    ed24:	mov	r5, #0
    ed28:	ldr	r0, [sp, #24]
    ed2c:	bl	4e5c <free@plt>
    ed30:	mov	r0, r5
    ed34:	bl	4e5c <free@plt>
    ed38:	ldr	r0, [sp, #20]
    ed3c:	cmp	r0, #0
    ed40:	beq	ed48 <fputs@plt+0x9730>
    ed44:	bl	3a9b0 <fputs@plt+0x35398>
    ed48:	ldr	r0, [sp, #16]
    ed4c:	cmp	r0, #0
    ed50:	beq	ed58 <fputs@plt+0x9740>
    ed54:	bl	3a9b0 <fputs@plt+0x35398>
    ed58:	mov	r0, r4
    ed5c:	bl	30414 <fputs@plt+0x2adfc>
    ed60:	mov	r0, r6
    ed64:	bl	54f8 <_Unwind_Resume@plt>
    ed68:	b	ed1c <fputs@plt+0x9704>
    ed6c:	mov	r6, r0
    ed70:	b	ed58 <fputs@plt+0x9740>
    ed74:	mov	r6, r0
    ed78:	b	ed48 <fputs@plt+0x9730>
    ed7c:	mov	r6, r0
    ed80:	b	ed28 <fputs@plt+0x9710>
    ed84:	b	ed1c <fputs@plt+0x9704>
    ed88:	andeq	r2, sl, r4, asr #2
    ed8c:	andeq	r0, r0, r0, asr #8
    ed90:	andeq	r2, r7, r8, asr #26
    ed94:	andeq	r2, r7, r0, lsr sp
    ed98:			; <UNDEFINED> instruction: 0x000722b0
    ed9c:	andeq	r2, r7, ip, asr r1
    eda0:	andeq	r2, r7, r0, lsl #5
    eda4:	andeq	r2, sl, r8, ror r5
    eda8:	andeq	r2, r7, r4, lsr ip
    edac:	strdeq	r6, [r8], -r4
    edb0:	muleq	r7, r4, ip
    edb4:	muleq	r7, r4, r0
    edb8:	andeq	r2, r7, r4, lsr #1
    edbc:	strdeq	r2, [sl], -r0
    edc0:	andeq	r1, r7, r4, lsr ip
    edc4:	andeq	r7, r7, r8, ror #24
    edc8:	andeq	r2, r7, r4, asr fp
    edcc:	andeq	r7, r7, r4, lsl ip
    edd0:	andeq	r1, r7, ip, asr #23
    edd4:	andeq	r2, r7, r8, lsr #22
    edd8:	andeq	r7, r7, r4, asr #23
    eddc:	andeq	r1, r7, ip, ror fp
    ede0:	ldr	r2, [pc, #904]	; f170 <fputs@plt+0x9b58>
    ede4:	mov	r3, #0
    ede8:	ldr	ip, [pc, #900]	; f174 <fputs@plt+0x9b5c>
    edec:	add	r2, pc, r2
    edf0:	push	{r4, r5, r6, r7, r8, lr}
    edf4:	sub	sp, sp, #48	; 0x30
    edf8:	ldr	r4, [r2, ip]
    edfc:	subs	r6, r0, #0
    ee00:	str	r3, [sp, #16]
    ee04:	mov	r7, r1
    ee08:	str	r3, [sp, #20]
    ee0c:	ldr	r3, [r4]
    ee10:	str	r3, [sp, #44]	; 0x2c
    ee14:	beq	ee24 <fputs@plt+0x980c>
    ee18:	bl	d6ac <fputs@plt+0x8094>
    ee1c:	cmp	r0, #0
    ee20:	beq	eecc <fputs@plt+0x98b4>
    ee24:	ldr	ip, [pc, #844]	; f178 <fputs@plt+0x9b60>
    ee28:	add	lr, sp, #16
    ee2c:	ldr	r1, [pc, #840]	; f17c <fputs@plt+0x9b64>
    ee30:	add	ip, pc, ip
    ee34:	ldr	r0, [pc, #836]	; f180 <fputs@plt+0x9b68>
    ee38:	ldr	r2, [pc, #836]	; f184 <fputs@plt+0x9b6c>
    ee3c:	add	r1, pc, r1
    ee40:	ldr	ip, [ip]
    ee44:	add	r0, pc, r0
    ee48:	ldr	r3, [pc, #824]	; f188 <fputs@plt+0x9b70>
    ee4c:	add	r2, pc, r2
    ee50:	cmp	ip, #0
    ee54:	ldrb	r1, [r1]
    ee58:	add	r3, pc, r3
    ee5c:	ldr	r0, [r0]
    ee60:	movne	ip, #2
    ee64:	moveq	ip, #0
    ee68:	ldr	r2, [r2]
    ee6c:	orr	r1, ip, r1
    ee70:	ldr	r3, [r3]
    ee74:	add	ip, sp, #20
    ee78:	str	lr, [sp]
    ee7c:	str	ip, [sp, #4]
    ee80:	bl	23e64 <fputs@plt+0x1e84c>
    ee84:	subs	r5, r0, #0
    ee88:	blt	f03c <fputs@plt+0x9a24>
    ee8c:	ldr	r3, [pc, #760]	; f18c <fputs@plt+0x9b74>
    ee90:	add	r3, pc, r3
    ee94:	ldrb	r5, [r3]
    ee98:	cmp	r5, #0
    ee9c:	movne	r5, #0
    eea0:	beq	f07c <fputs@plt+0x9a64>
    eea4:	ldr	r0, [sp, #16]
    eea8:	ldr	r1, [sp, #20]
    eeac:	bl	2150c <fputs@plt+0x1bef4>
    eeb0:	ldr	r2, [sp, #44]	; 0x2c
    eeb4:	mov	r0, r5
    eeb8:	ldr	r3, [r4]
    eebc:	cmp	r2, r3
    eec0:	bne	f128 <fputs@plt+0x9b10>
    eec4:	add	sp, sp, #48	; 0x30
    eec8:	pop	{r4, r5, r6, r7, r8, pc}
    eecc:	str	r0, [sp, #24]
    eed0:	add	r8, sp, #32
    eed4:	str	r0, [sp, #28]
    eed8:	str	r0, [sp, #32]
    eedc:	str	r0, [sp, #36]	; 0x24
    eee0:	str	r0, [sp, #40]	; 0x28
    eee4:	bl	d974 <fputs@plt+0x835c>
    eee8:	ldr	r3, [pc, #672]	; f190 <fputs@plt+0x9b78>
    eeec:	mov	r0, r6
    eef0:	ldr	ip, [pc, #668]	; f194 <fputs@plt+0x9b7c>
    eef4:	add	r1, sp, #24
    eef8:	add	r3, pc, r3
    eefc:	ldr	r2, [pc, #660]	; f198 <fputs@plt+0x9b80>
    ef00:	str	r3, [sp, #4]
    ef04:	add	ip, pc, ip
    ef08:	ldr	r3, [pc, #652]	; f19c <fputs@plt+0x9b84>
    ef0c:	add	r2, pc, r2
    ef10:	str	ip, [sp]
    ef14:	add	r8, sp, #32
    ef18:	add	r3, pc, r3
    ef1c:	bl	3a4bc <fputs@plt+0x34ea4>
    ef20:	cmp	r0, #0
    ef24:	blt	f08c <fputs@plt+0x9a74>
    ef28:	ldr	r3, [pc, #624]	; f1a0 <fputs@plt+0x9b88>
    ef2c:	add	r8, sp, #32
    ef30:	ldr	r0, [sp, #24]
    ef34:	add	r3, pc, r3
    ef38:	ldrb	r1, [r3]
    ef3c:	bl	3aee0 <fputs@plt+0x358c8>
    ef40:	cmp	r0, #0
    ef44:	blt	f08c <fputs@plt+0x9a74>
    ef48:	ldr	r3, [pc, #596]	; f1a4 <fputs@plt+0x9b8c>
    ef4c:	add	r8, sp, #32
    ef50:	ldr	r5, [sp, #24]
    ef54:	add	r3, pc, r3
    ef58:	ldr	r0, [r3]
    ef5c:	bl	24724 <fputs@plt+0x1f10c>
    ef60:	ldr	ip, [pc, #576]	; f1a8 <fputs@plt+0x9b90>
    ef64:	mov	r2, r0
    ef68:	ldr	r3, [pc, #572]	; f1ac <fputs@plt+0x9b94>
    ef6c:	mov	r0, r5
    ef70:	add	ip, pc, ip
    ef74:	ldr	r1, [pc, #564]	; f1b0 <fputs@plt+0x9b98>
    ef78:	add	r3, pc, r3
    ef7c:	add	r8, sp, #32
    ef80:	ldr	ip, [ip]
    ef84:	add	r1, pc, r1
    ef88:	ldrb	r3, [r3]
    ef8c:	str	ip, [sp]
    ef90:	bl	3d624 <fputs@plt+0x3800c>
    ef94:	cmp	r0, #0
    ef98:	blt	f08c <fputs@plt+0x9a74>
    ef9c:	add	r3, sp, #28
    efa0:	add	r8, sp, #32
    efa4:	str	r3, [sp, #4]
    efa8:	mov	r0, r6
    efac:	ldr	r1, [sp, #24]
    efb0:	mov	r2, #0
    efb4:	str	r8, [sp]
    efb8:	mov	r3, #0
    efbc:	bl	2c7f0 <fputs@plt+0x271d8>
    efc0:	subs	r5, r0, #0
    efc4:	blt	f0c8 <fputs@plt+0x9ab0>
    efc8:	ldr	r1, [pc, #484]	; f1b4 <fputs@plt+0x9b9c>
    efcc:	mov	r2, #0
    efd0:	mov	r3, r2
    efd4:	ldr	r0, [sp, #28]
    efd8:	add	r1, pc, r1
    efdc:	ldrb	r1, [r1]
    efe0:	bl	4fa38 <fputs@plt+0x4a420>
    efe4:	cmp	r0, #0
    efe8:	blt	f120 <fputs@plt+0x9b08>
    efec:	ldr	r3, [pc, #452]	; f1b8 <fputs@plt+0x9ba0>
    eff0:	add	r3, pc, r3
    eff4:	ldrb	r3, [r3]
    eff8:	cmp	r3, #0
    effc:	bne	f118 <fputs@plt+0x9b00>
    f000:	mov	r0, r6
    f004:	mov	r1, r7
    f008:	bl	d9c0 <fputs@plt+0x83a8>
    f00c:	mov	r5, r0
    f010:	mov	r0, r8
    f014:	bl	30414 <fputs@plt+0x2adfc>
    f018:	ldr	r0, [sp, #28]
    f01c:	cmp	r0, #0
    f020:	beq	f028 <fputs@plt+0x9a10>
    f024:	bl	3a9b0 <fputs@plt+0x35398>
    f028:	ldr	r0, [sp, #24]
    f02c:	cmp	r0, #0
    f030:	beq	eea4 <fputs@plt+0x988c>
    f034:	bl	3a9b0 <fputs@plt+0x35398>
    f038:	b	eea4 <fputs@plt+0x988c>
    f03c:	bl	77b7c <fputs@plt+0x72564>
    f040:	cmp	r0, #2
    f044:	ble	eea4 <fputs@plt+0x988c>
    f048:	ldr	lr, [pc, #364]	; f1bc <fputs@plt+0x9ba4>
    f04c:	mov	r1, r5
    f050:	ldr	ip, [pc, #360]	; f1c0 <fputs@plt+0x9ba8>
    f054:	movw	r3, #5672	; 0x1628
    f058:	ldr	r2, [pc, #356]	; f1c4 <fputs@plt+0x9bac>
    f05c:	add	lr, pc, lr
    f060:	add	ip, pc, ip
    f064:	str	lr, [sp]
    f068:	add	r2, pc, r2
    f06c:	str	ip, [sp, #4]
    f070:	mov	r0, #3
    f074:	bl	76de4 <fputs@plt+0x717cc>
    f078:	b	eea4 <fputs@plt+0x988c>
    f07c:	ldr	r0, [sp, #16]
    f080:	ldr	r1, [sp, #20]
    f084:	bl	8d34 <fputs@plt+0x371c>
    f088:	b	eea4 <fputs@plt+0x988c>
    f08c:	add	r8, sp, #32
    f090:	bl	4d93c <fputs@plt+0x48324>
    f094:	add	r8, sp, #32
    f098:	mov	r5, r0
    f09c:	mov	r0, r8
    f0a0:	bl	30414 <fputs@plt+0x2adfc>
    f0a4:	ldr	r0, [sp, #28]
    f0a8:	cmp	r0, #0
    f0ac:	beq	f0b4 <fputs@plt+0x9a9c>
    f0b0:	bl	3a9b0 <fputs@plt+0x35398>
    f0b4:	ldr	r0, [sp, #24]
    f0b8:	cmp	r0, #0
    f0bc:	beq	eeb0 <fputs@plt+0x9898>
    f0c0:	bl	3a9b0 <fputs@plt+0x35398>
    f0c4:	b	eeb0 <fputs@plt+0x9898>
    f0c8:	bl	77b7c <fputs@plt+0x72564>
    f0cc:	cmp	r0, #2
    f0d0:	ble	f09c <fputs@plt+0x9a84>
    f0d4:	mov	r0, r8
    f0d8:	mov	r1, r5
    f0dc:	bl	308e8 <fputs@plt+0x2b2d0>
    f0e0:	ldr	r2, [pc, #224]	; f1c8 <fputs@plt+0x9bb0>
    f0e4:	mov	r1, #0
    f0e8:	ldr	ip, [pc, #220]	; f1cc <fputs@plt+0x9bb4>
    f0ec:	movw	r3, #5712	; 0x1650
    f0f0:	add	r2, pc, r2
    f0f4:	str	r2, [sp, #4]
    f0f8:	ldr	r2, [pc, #208]	; f1d0 <fputs@plt+0x9bb8>
    f0fc:	add	ip, pc, ip
    f100:	str	r0, [sp, #8]
    f104:	mov	r0, #3
    f108:	str	ip, [sp]
    f10c:	add	r2, pc, r2
    f110:	bl	76de4 <fputs@plt+0x717cc>
    f114:	b	f09c <fputs@plt+0x9a84>
    f118:	mov	r5, #0
    f11c:	b	f010 <fputs@plt+0x99f8>
    f120:	mov	r5, r0
    f124:	b	f09c <fputs@plt+0x9a84>
    f128:	bl	524c <__stack_chk_fail@plt>
    f12c:	mov	r4, r0
    f130:	mov	r0, r8
    f134:	bl	30414 <fputs@plt+0x2adfc>
    f138:	ldr	r0, [sp, #28]
    f13c:	cmp	r0, #0
    f140:	beq	f148 <fputs@plt+0x9b30>
    f144:	bl	3a9b0 <fputs@plt+0x35398>
    f148:	ldr	r0, [sp, #24]
    f14c:	cmp	r0, #0
    f150:	beq	f158 <fputs@plt+0x9b40>
    f154:	bl	3a9b0 <fputs@plt+0x35398>
    f158:	mov	r0, r4
    f15c:	bl	54f8 <_Unwind_Resume@plt>
    f160:	mov	r4, r0
    f164:	b	f148 <fputs@plt+0x9b30>
    f168:	mov	r4, r0
    f16c:	b	f138 <fputs@plt+0x9b20>
    f170:	andeq	r1, sl, ip, lsl #27
    f174:	andeq	r0, r0, r0, asr #8
    f178:	andeq	r2, sl, r4, lsr r6
    f17c:	andeq	r2, sl, r8, lsr r6
    f180:	andeq	r2, sl, r8, lsr #12
    f184:	andeq	r2, sl, ip, asr #12
    f188:	andeq	r2, sl, ip, lsr #12
    f18c:	andeq	r2, sl, r4, lsl #12
    f190:	andeq	r2, r7, r0, asr r9
    f194:	andeq	r1, r7, r0, ror #28
    f198:	andeq	r1, r7, ip, lsl #26
    f19c:	andeq	r1, r7, r0, lsr lr
    f1a0:	andeq	r2, sl, r8, lsr #2
    f1a4:	andeq	r2, sl, r0, lsr r5
    f1a8:	strdeq	r2, [sl], -r4
    f1ac:	strdeq	r2, [sl], -ip
    f1b0:	ldrdeq	r2, [r7], -r8
    f1b4:			; <UNDEFINED> instruction: 0x000a24bc
    f1b8:	andeq	r2, sl, r2, ror #8
    f1bc:	andeq	r7, r7, r4, lsr #9
    f1c0:	ldrdeq	r2, [r7], -r0
    f1c4:	andeq	r1, r7, r4, lsl r8
    f1c8:	andeq	r2, r7, ip, lsr #11
    f1cc:	andeq	r7, r7, r4, lsl #8
    f1d0:	andeq	r1, r7, r0, ror r7
    f1d4:	push	{r3, r4, r5, r6, r7, lr}
    f1d8:	mov	r4, r0
    f1dc:	ldr	r0, [r0]
    f1e0:	mov	r5, r1
    f1e4:	cmp	r0, #0
    f1e8:	beq	f258 <fputs@plt+0x9c40>
    f1ec:	ldr	r1, [r1]
    f1f0:	cmp	r1, #0
    f1f4:	beq	f26c <fputs@plt+0x9c54>
    f1f8:	bl	4ce8 <strcasecmp@plt>
    f1fc:	cmp	r0, #0
    f200:	popne	{r3, r4, r5, r6, r7, pc}
    f204:	ldr	r6, [r4, #4]
    f208:	mov	r1, #46	; 0x2e
    f20c:	mov	r0, r6
    f210:	bl	4d84 <strrchr@plt>
    f214:	ldr	r4, [r5, #4]
    f218:	mov	r1, #46	; 0x2e
    f21c:	mov	r7, r0
    f220:	mov	r0, r4
    f224:	bl	4d84 <strrchr@plt>
    f228:	cmp	r0, #0
    f22c:	cmpne	r7, #0
    f230:	mov	r1, r0
    f234:	beq	f248 <fputs@plt+0x9c30>
    f238:	mov	r0, r7
    f23c:	bl	4ce8 <strcasecmp@plt>
    f240:	cmp	r0, #0
    f244:	popne	{r3, r4, r5, r6, r7, pc}
    f248:	mov	r0, r6
    f24c:	mov	r1, r4
    f250:	pop	{r3, r4, r5, r6, r7, lr}
    f254:	b	4ce8 <strcasecmp@plt>
    f258:	ldr	r3, [r1]
    f25c:	cmp	r3, #0
    f260:	beq	f204 <fputs@plt+0x9bec>
    f264:	mvn	r0, #0
    f268:	pop	{r3, r4, r5, r6, r7, pc}
    f26c:	mov	r0, #1
    f270:	pop	{r3, r4, r5, r6, r7, pc}
    f274:	ldrb	r2, [r0]
    f278:	ldrb	r3, [r1]
    f27c:	cmp	r2, r3
    f280:	beq	f298 <fputs@plt+0x9c80>
    f284:	bgt	f290 <fputs@plt+0x9c78>
    f288:	mov	r0, #1
    f28c:	bx	lr
    f290:	mvn	r0, #0
    f294:	bx	lr
    f298:	ldr	r0, [r0, #4]
    f29c:	ldr	r1, [r1, #4]
    f2a0:	b	4ce8 <strcasecmp@plt>
    f2a4:	push	{r4, r5, r6, lr}
    f2a8:	sub	sp, sp, #24
    f2ac:	mov	r4, r0
    f2b0:	bl	77b7c <fputs@plt+0x72564>
    f2b4:	cmp	r0, #3
    f2b8:	bgt	f2c4 <fputs@plt+0x9cac>
    f2bc:	add	sp, sp, #24
    f2c0:	pop	{r4, r5, r6, pc}
    f2c4:	bl	6e34c <fputs@plt+0x68d34>
    f2c8:	ldr	r5, [pc, #140]	; f35c <fputs@plt+0x9d44>
    f2cc:	add	r5, pc, r5
    f2d0:	cmp	r0, #0
    f2d4:	ldreq	r5, [pc, #132]	; f360 <fputs@plt+0x9d48>
    f2d8:	addeq	r5, pc, r5
    f2dc:	bl	6e34c <fputs@plt+0x68d34>
    f2e0:	ldr	r6, [pc, #124]	; f364 <fputs@plt+0x9d4c>
    f2e4:	add	r6, pc, r6
    f2e8:	cmp	r0, #0
    f2ec:	ldreq	r6, [pc, #116]	; f368 <fputs@plt+0x9d50>
    f2f0:	addeq	r6, pc, r6
    f2f4:	ldr	r3, [pc, #112]	; f36c <fputs@plt+0x9d54>
    f2f8:	ldr	lr, [pc, #112]	; f370 <fputs@plt+0x9d58>
    f2fc:	add	r3, pc, r3
    f300:	add	lr, pc, lr
    f304:	ldr	r3, [r3]
    f308:	cmp	r3, #0
    f30c:	ldrne	lr, [pc, #96]	; f374 <fputs@plt+0x9d5c>
    f310:	addne	lr, pc, lr
    f314:	ldr	r2, [pc, #92]	; f378 <fputs@plt+0x9d60>
    f318:	mov	r1, #0
    f31c:	ldr	ip, [pc, #88]	; f37c <fputs@plt+0x9d64>
    f320:	movw	r3, #2263	; 0x8d7
    f324:	add	r2, pc, r2
    f328:	str	r2, [sp, #4]
    f32c:	ldr	r2, [pc, #76]	; f380 <fputs@plt+0x9d68>
    f330:	add	ip, pc, ip
    f334:	str	r5, [sp, #8]
    f338:	mov	r0, #4
    f33c:	str	r6, [sp, #12]
    f340:	add	r2, pc, r2
    f344:	str	r4, [sp, #16]
    f348:	str	lr, [sp, #20]
    f34c:	str	ip, [sp]
    f350:	bl	76de4 <fputs@plt+0x717cc>
    f354:	add	sp, sp, #24
    f358:	pop	{r4, r5, r6, pc}
    f35c:	andeq	r2, r7, r4, asr r1
    f360:	andeq	fp, r7, r8, lsr #3
    f364:	andeq	r2, r7, r0, lsr #2
    f368:	muleq	r7, r0, r1
    f36c:	andeq	r2, sl, r0, ror r1
    f370:	andeq	fp, r7, r0, lsl #3
    f374:	andeq	r2, r7, ip, ror #10
    f378:	andeq	r2, r7, r0, ror #10
    f37c:	andeq	r7, r7, r4, ror #13
    f380:	andeq	r1, r7, ip, lsr r5
    f384:	push	{r3, r4, r5, lr}
    f388:	mov	r4, r0
    f38c:	ldr	r3, [pc, #184]	; f44c <fputs@plt+0x9e34>
    f390:	add	r3, pc, r3
    f394:	ldrb	r3, [r3]
    f398:	cmp	r3, #0
    f39c:	popne	{r3, r4, r5, pc}
    f3a0:	ldr	r3, [pc, #168]	; f450 <fputs@plt+0x9e38>
    f3a4:	ldr	r0, [pc, r3]
    f3a8:	cmp	r0, #0
    f3ac:	beq	f3ec <fputs@plt+0x9dd4>
    f3b0:	ldr	r1, [pc, #156]	; f454 <fputs@plt+0x9e3c>
    f3b4:	add	r1, pc, r1
    f3b8:	bl	74b40 <fputs@plt+0x6f528>
    f3bc:	subs	r5, r0, #0
    f3c0:	beq	f410 <fputs@plt+0x9df8>
    f3c4:	ldrb	r3, [r5]
    f3c8:	cmp	r3, #0
    f3cc:	beq	f3e8 <fputs@plt+0x9dd0>
    f3d0:	mov	r1, #0
    f3d4:	mov	r2, r1
    f3d8:	bl	7f098 <fputs@plt+0x79a80>
    f3dc:	mov	r0, r5
    f3e0:	pop	{r3, r4, r5, lr}
    f3e4:	b	4e5c <free@plt>
    f3e8:	bl	4e5c <free@plt>
    f3ec:	ldr	r3, [pc, #100]	; f458 <fputs@plt+0x9e40>
    f3f0:	add	r3, pc, r3
    f3f4:	ldr	r0, [r3, r4, lsl #2]
    f3f8:	cmp	r0, #0
    f3fc:	popeq	{r3, r4, r5, pc}
    f400:	mov	r1, #0
    f404:	mov	r2, r1
    f408:	pop	{r3, r4, r5, lr}
    f40c:	b	7f098 <fputs@plt+0x79a80>
    f410:	ldr	r0, [pc, #68]	; f45c <fputs@plt+0x9e44>
    f414:	mov	r1, #276	; 0x114
    f418:	ldr	r2, [pc, #64]	; f460 <fputs@plt+0x9e48>
    f41c:	add	r0, pc, r0
    f420:	add	r2, pc, r2
    f424:	bl	76f1c <fputs@plt+0x71904>
    f428:	b	f3dc <fputs@plt+0x9dc4>
    f42c:	mov	r4, r0
    f430:	mov	r0, r5
    f434:	bl	4e5c <free@plt>
    f438:	mov	r0, r4
    f43c:	bl	54f8 <_Unwind_Resume@plt>
    f440:	mov	r4, r0
    f444:	mov	r5, #0
    f448:	b	f430 <fputs@plt+0x9e18>
    f44c:	strdeq	r2, [sl], -r8
    f450:	andeq	r2, sl, ip, asr #1
    f454:	andeq	r2, r8, r0, lsr sl
    f458:	andeq	pc, r9, ip, lsr ip	; <UNPREDICTABLE>
    f45c:	andeq	r1, r7, r0, ror #8
    f460:	andeq	r6, r7, r0, lsr pc
    f464:	ldr	r3, [pc, #428]	; f618 <fputs@plt+0xa000>
    f468:	ldr	r2, [pc, #428]	; f61c <fputs@plt+0xa004>
    f46c:	add	r3, pc, r3
    f470:	push	{r4, r5, r6, r7, r8, lr}
    f474:	subs	r8, r0, #0
    f478:	ldr	r7, [r3, r2]
    f47c:	sub	sp, sp, #88	; 0x58
    f480:	mov	r6, r1
    f484:	ldr	r3, [r7]
    f488:	str	r3, [sp, #84]	; 0x54
    f48c:	beq	f5f8 <fputs@plt+0x9fe0>
    f490:	cmp	r1, #0
    f494:	beq	f5d8 <fputs@plt+0x9fc0>
    f498:	ldr	r2, [pc, #384]	; f620 <fputs@plt+0xa008>
    f49c:	mov	r1, #114	; 0x72
    f4a0:	add	r2, pc, r2
    f4a4:	bl	3f800 <fputs@plt+0x3a1e8>
    f4a8:	subs	r3, r0, #0
    f4ac:	blt	f5b0 <fputs@plt+0x9f98>
    f4b0:	moveq	r0, r3
    f4b4:	bne	f4d0 <fputs@plt+0x9eb8>
    f4b8:	ldr	r2, [sp, #84]	; 0x54
    f4bc:	ldr	r3, [r7]
    f4c0:	cmp	r2, r3
    f4c4:	bne	f5d4 <fputs@plt+0x9fbc>
    f4c8:	add	sp, sp, #88	; 0x58
    f4cc:	pop	{r4, r5, r6, r7, r8, pc}
    f4d0:	ldr	r1, [pc, #332]	; f624 <fputs@plt+0xa00c>
    f4d4:	mov	r0, r8
    f4d8:	add	r2, sp, #28
    f4dc:	add	r1, pc, r1
    f4e0:	bl	40924 <fputs@plt+0x3b30c>
    f4e4:	cmp	r0, #0
    f4e8:	blt	f5b0 <fputs@plt+0x9f98>
    f4ec:	ldr	r0, [sp, #28]
    f4f0:	bl	54ec <__strdup@plt>
    f4f4:	cmp	r0, #0
    f4f8:	str	r0, [r6, #4]
    f4fc:	beq	f5b8 <fputs@plt+0x9fa0>
    f500:	mov	r0, r8
    f504:	add	r1, r6, #8
    f508:	bl	4201c <fputs@plt+0x3ca04>
    f50c:	cmp	r0, #0
    f510:	blt	f5b0 <fputs@plt+0x9f98>
    f514:	ldr	r1, [pc, #268]	; f628 <fputs@plt+0xa010>
    f518:	add	r3, sp, #64	; 0x40
    f51c:	mov	r0, r8
    f520:	str	r3, [sp]
    f524:	add	r2, sp, #44	; 0x2c
    f528:	add	r3, sp, #56	; 0x38
    f52c:	add	r1, pc, r1
    f530:	str	r3, [sp, #4]
    f534:	add	r3, sp, #72	; 0x48
    f538:	str	r3, [sp, #8]
    f53c:	add	r3, sp, #32
    f540:	str	r3, [sp, #12]
    f544:	add	r3, sp, #36	; 0x24
    f548:	str	r3, [sp, #16]
    f54c:	add	r3, sp, #40	; 0x28
    f550:	str	r3, [sp, #20]
    f554:	add	r3, sp, #48	; 0x30
    f558:	bl	40924 <fputs@plt+0x3b30c>
    f55c:	cmp	r0, #0
    f560:	blt	f5b0 <fputs@plt+0x9f98>
    f564:	ldrd	r4, [sp, #48]	; 0x30
    f568:	mov	r0, r8
    f56c:	ldr	r8, [sp, #44]	; 0x2c
    f570:	ldrd	r2, [sp, #56]	; 0x38
    f574:	ldr	lr, [sp, #32]
    f578:	ldr	ip, [sp, #36]	; 0x24
    f57c:	ldr	r1, [sp, #40]	; 0x28
    f580:	strd	r4, [r6, #16]
    f584:	adds	r4, r8, #0
    f588:	strd	r2, [r6, #24]
    f58c:	movne	r4, #1
    f590:	str	lr, [r6, #32]
    f594:	strb	r4, [r6, #12]
    f598:	str	ip, [r6, #36]	; 0x24
    f59c:	str	r1, [r6, #40]	; 0x28
    f5a0:	bl	3f228 <fputs@plt+0x39c10>
    f5a4:	cmp	r0, #0
    f5a8:	movge	r0, #1
    f5ac:	bge	f4b8 <fputs@plt+0x9ea0>
    f5b0:	bl	4d74c <fputs@plt+0x48134>
    f5b4:	b	f4b8 <fputs@plt+0x9ea0>
    f5b8:	ldr	r0, [pc, #108]	; f62c <fputs@plt+0xa014>
    f5bc:	movw	r1, #3147	; 0xc4b
    f5c0:	ldr	r2, [pc, #104]	; f630 <fputs@plt+0xa018>
    f5c4:	add	r0, pc, r0
    f5c8:	add	r2, pc, r2
    f5cc:	bl	76f1c <fputs@plt+0x71904>
    f5d0:	b	f4b8 <fputs@plt+0x9ea0>
    f5d4:	bl	524c <__stack_chk_fail@plt>
    f5d8:	ldr	r0, [pc, #84]	; f634 <fputs@plt+0xa01c>
    f5dc:	movw	r2, #3133	; 0xc3d
    f5e0:	ldr	r1, [pc, #80]	; f638 <fputs@plt+0xa020>
    f5e4:	ldr	r3, [pc, #80]	; f63c <fputs@plt+0xa024>
    f5e8:	add	r0, pc, r0
    f5ec:	add	r1, pc, r1
    f5f0:	add	r3, pc, r3
    f5f4:	bl	76bb0 <fputs@plt+0x71598>
    f5f8:	ldr	r0, [pc, #64]	; f640 <fputs@plt+0xa028>
    f5fc:	movw	r2, #3132	; 0xc3c
    f600:	ldr	r1, [pc, #60]	; f644 <fputs@plt+0xa02c>
    f604:	ldr	r3, [pc, #60]	; f648 <fputs@plt+0xa030>
    f608:	add	r0, pc, r0
    f60c:	add	r1, pc, r1
    f610:	add	r3, pc, r3
    f614:	bl	76bb0 <fputs@plt+0x71598>
    f618:	andeq	r1, sl, ip, lsl #14
    f61c:	andeq	r0, r0, r0, asr #8
    f620:	andeq	r2, r7, r8, lsr r4
    f624:	andeq	r8, r7, r0, lsr r3
    f628:			; <UNDEFINED> instruction: 0x000723b8
    f62c:			; <UNDEFINED> instruction: 0x000712b8
    f630:	andeq	r7, r7, r4, ror #8
    f634:	muleq	r7, r8, r3
    f638:	muleq	r7, r0, r2
    f63c:	andeq	r7, r7, ip, lsr #11
    f640:	andeq	r2, r7, r8, lsl #16
    f644:	andeq	r1, r7, r0, ror r2
    f648:	andeq	r7, r7, ip, lsl #11
    f64c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f650:	subs	r5, r1, #0
    f654:	ldr	lr, [pc, #1224]	; fb24 <fputs@plt+0xa50c>
    f658:	mov	r6, r3
    f65c:	ldr	r1, [pc, #1220]	; fb28 <fputs@plt+0xa510>
    f660:	sub	sp, sp, #44	; 0x2c
    f664:	add	lr, pc, lr
    f668:	mov	ip, #0
    f66c:	mov	r8, r0
    f670:	ldr	r7, [sp, #80]	; 0x50
    f674:	ldr	r4, [lr, r1]
    f678:	ldr	r9, [sp, #84]	; 0x54
    f67c:	str	ip, [sp, #16]
    f680:	ldr	r3, [r4]
    f684:	str	ip, [sp, #20]
    f688:	str	r3, [sp, #36]	; 0x24
    f68c:	beq	fa38 <fputs@plt+0xa420>
    f690:	cmp	r7, #0
    f694:	beq	fa9c <fputs@plt+0xa484>
    f698:	cmp	r6, #0
    f69c:	beq	fa7c <fputs@plt+0xa464>
    f6a0:	cmp	r2, #0
    f6a4:	bne	f6b8 <fputs@plt+0xa0a0>
    f6a8:	mov	r0, r5
    f6ac:	bl	7c0ec <fputs@plt+0x76ad4>
    f6b0:	subs	r3, r0, #0
    f6b4:	beq	f770 <fputs@plt+0xa158>
    f6b8:	mov	r0, #0
    f6bc:	bl	72820 <fputs@plt+0x6d208>
    f6c0:	subs	r8, r0, #0
    f6c4:	beq	f768 <fputs@plt+0xa150>
    f6c8:	mov	r1, r5
    f6cc:	bl	72a64 <fputs@plt+0x6d44c>
    f6d0:	cmp	r0, #0
    f6d4:	blt	f728 <fputs@plt+0xa110>
    f6d8:	add	fp, sp, #16
    f6dc:	mov	r0, r6
    f6e0:	mov	r1, r5
    f6e4:	mov	r2, fp
    f6e8:	bl	9760 <fputs@plt+0x4148>
    f6ec:	cmp	r0, #0
    f6f0:	blt	f728 <fputs@plt+0xa110>
    f6f4:	beq	f870 <fputs@plt+0xa258>
    f6f8:	cmp	r9, #0
    f6fc:	beq	f71c <fputs@plt+0xa104>
    f700:	ldr	r0, [r6]
    f704:	mov	r1, #0
    f708:	mov	r2, r8
    f70c:	add	r3, sp, #20
    f710:	bl	26354 <fputs@plt+0x20d3c>
    f714:	cmp	r0, #0
    f718:	blt	f728 <fputs@plt+0xa110>
    f71c:	mov	r0, r8
    f720:	bl	728a0 <fputs@plt+0x6d288>
    f724:	b	f820 <fputs@plt+0xa208>
    f728:	mov	r5, r0
    f72c:	mov	r0, r8
    f730:	bl	728a0 <fputs@plt+0x6d288>
    f734:	ldr	r0, [sp, #20]
    f738:	cmp	r0, #0
    f73c:	beq	f744 <fputs@plt+0xa12c>
    f740:	bl	74690 <fputs@plt+0x6f078>
    f744:	ldr	r0, [sp, #16]
    f748:	bl	4e5c <free@plt>
    f74c:	ldr	r2, [sp, #36]	; 0x24
    f750:	ldr	r3, [r4]
    f754:	mov	r0, r5
    f758:	cmp	r2, r3
    f75c:	bne	fa34 <fputs@plt+0xa41c>
    f760:	add	sp, sp, #44	; 0x2c
    f764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f768:	mvn	r5, #11
    f76c:	b	f734 <fputs@plt+0xa11c>
    f770:	mov	r0, r5
    f774:	str	r3, [sp, #24]
    f778:	str	r3, [sp, #28]
    f77c:	str	r3, [sp, #32]
    f780:	bl	7c458 <fputs@plt+0x76e40>
    f784:	subs	sl, r0, #0
    f788:	beq	f8e8 <fputs@plt+0xa2d0>
    f78c:	ldr	r3, [pc, #920]	; fb2c <fputs@plt+0xa514>
    f790:	add	r2, sp, #16
    f794:	ldr	r1, [pc, #916]	; fb30 <fputs@plt+0xa518>
    f798:	add	r6, sp, #24
    f79c:	add	r3, pc, r3
    f7a0:	str	r3, [sp]
    f7a4:	ldr	r3, [pc, #904]	; fb34 <fputs@plt+0xa51c>
    f7a8:	mov	r0, r8
    f7ac:	str	r2, [sp, #8]
    f7b0:	add	r1, pc, r1
    f7b4:	str	r6, [sp, #4]
    f7b8:	mov	r2, sl
    f7bc:	add	r3, pc, r3
    f7c0:	bl	4b5d8 <fputs@plt+0x45fc0>
    f7c4:	subs	fp, r0, #0
    f7c8:	blt	f92c <fputs@plt+0xa314>
    f7cc:	cmp	r9, #0
    f7d0:	beq	f810 <fputs@plt+0xa1f8>
    f7d4:	ldr	r3, [pc, #860]	; fb38 <fputs@plt+0xa520>
    f7d8:	mov	r0, r8
    f7dc:	ldr	r1, [pc, #856]	; fb3c <fputs@plt+0xa524>
    f7e0:	mov	r2, sl
    f7e4:	add	r3, pc, r3
    f7e8:	str	r3, [sp]
    f7ec:	add	r3, sp, #20
    f7f0:	str	r3, [sp, #8]
    f7f4:	ldr	r3, [pc, #836]	; fb40 <fputs@plt+0xa528>
    f7f8:	add	r1, pc, r1
    f7fc:	str	r6, [sp, #4]
    f800:	add	r3, pc, r3
    f804:	bl	4b8a8 <fputs@plt+0x46290>
    f808:	subs	r8, r0, #0
    f80c:	blt	f9bc <fputs@plt+0xa3a4>
    f810:	mov	r0, sl
    f814:	bl	4e5c <free@plt>
    f818:	mov	r0, r6
    f81c:	bl	30414 <fputs@plt+0x2adfc>
    f820:	ldr	r3, [sp, #16]
    f824:	cmp	r3, #0
    f828:	beq	f83c <fputs@plt+0xa224>
    f82c:	ldrb	r2, [r3]
    f830:	cmp	r2, #0
    f834:	bne	f8d4 <fputs@plt+0xa2bc>
    f838:	mov	r3, r2
    f83c:	cmp	r9, #0
    f840:	beq	f8b8 <fputs@plt+0xa2a0>
    f844:	ldr	r2, [sp, #20]
    f848:	cmp	r2, #0
    f84c:	beq	f8b8 <fputs@plt+0xa2a0>
    f850:	ldr	r1, [r2]
    f854:	cmp	r1, #0
    f858:	beq	f8b8 <fputs@plt+0xa2a0>
    f85c:	mov	r3, #0
    f860:	str	r2, [r9]
    f864:	mov	r5, #1
    f868:	str	r3, [sp, #20]
    f86c:	b	f744 <fputs@plt+0xa12c>
    f870:	mov	r0, r5
    f874:	bl	7c2d4 <fputs@plt+0x76cbc>
    f878:	subs	sl, r0, #0
    f87c:	beq	fa18 <fputs@plt+0xa400>
    f880:	mov	r1, r5
    f884:	bl	557c <strcmp@plt>
    f888:	cmp	r0, #0
    f88c:	beq	f920 <fputs@plt+0xa308>
    f890:	mov	r2, fp
    f894:	mov	r0, r6
    f898:	mov	r1, sl
    f89c:	bl	9760 <fputs@plt+0x4148>
    f8a0:	cmp	r0, #0
    f8a4:	bge	f920 <fputs@plt+0xa308>
    f8a8:	mov	r5, r0
    f8ac:	mov	r0, sl
    f8b0:	bl	4e5c <free@plt>
    f8b4:	b	f72c <fputs@plt+0xa114>
    f8b8:	cmp	r3, #0
    f8bc:	bne	fa10 <fputs@plt+0xa3f8>
    f8c0:	bl	77b7c <fputs@plt+0x72564>
    f8c4:	cmp	r0, #2
    f8c8:	bgt	f984 <fputs@plt+0xa36c>
    f8cc:	mov	r5, #0
    f8d0:	b	f734 <fputs@plt+0xa11c>
    f8d4:	str	r3, [r7]
    f8d8:	mov	r2, #0
    f8dc:	mov	r3, #1
    f8e0:	str	r2, [sp, #16]
    f8e4:	b	f83c <fputs@plt+0xa224>
    f8e8:	ldr	r0, [pc, #596]	; fb44 <fputs@plt+0xa52c>
    f8ec:	movw	r1, #2319	; 0x90f
    f8f0:	ldr	r2, [pc, #592]	; fb48 <fputs@plt+0xa530>
    f8f4:	add	r6, sp, #24
    f8f8:	add	r0, pc, r0
    f8fc:	add	r2, pc, r2
    f900:	bl	76f1c <fputs@plt+0x71904>
    f904:	add	r6, sp, #24
    f908:	mov	r5, r0
    f90c:	mov	r0, sl
    f910:	bl	4e5c <free@plt>
    f914:	mov	r0, r6
    f918:	bl	30414 <fputs@plt+0x2adfc>
    f91c:	b	f734 <fputs@plt+0xa11c>
    f920:	mov	r0, sl
    f924:	bl	4e5c <free@plt>
    f928:	b	f6f8 <fputs@plt+0xa0e0>
    f92c:	bl	77b7c <fputs@plt+0x72564>
    f930:	cmp	r0, #2
    f934:	movle	r5, fp
    f938:	ble	f90c <fputs@plt+0xa2f4>
    f93c:	mov	r0, r6
    f940:	mov	r1, fp
    f944:	bl	308e8 <fputs@plt+0x2b2d0>
    f948:	ldr	r2, [pc, #508]	; fb4c <fputs@plt+0xa534>
    f94c:	mov	r1, fp
    f950:	ldr	ip, [pc, #504]	; fb50 <fputs@plt+0xa538>
    f954:	movw	r3, #2330	; 0x91a
    f958:	add	r2, pc, r2
    f95c:	str	r2, [sp, #4]
    f960:	ldr	r2, [pc, #492]	; fb54 <fputs@plt+0xa53c>
    f964:	add	ip, pc, ip
    f968:	str	r0, [sp, #8]
    f96c:	mov	r0, #3
    f970:	str	ip, [sp]
    f974:	add	r2, pc, r2
    f978:	bl	76de4 <fputs@plt+0x717cc>
    f97c:	mov	r5, r0
    f980:	b	f90c <fputs@plt+0xa2f4>
    f984:	ldr	r2, [pc, #460]	; fb58 <fputs@plt+0xa540>
    f988:	mov	r0, #3
    f98c:	ldr	ip, [pc, #456]	; fb5c <fputs@plt+0xa544>
    f990:	mov	r1, #0
    f994:	add	r2, pc, r2
    f998:	str	r2, [sp, #4]
    f99c:	ldr	r2, [pc, #444]	; fb60 <fputs@plt+0xa548>
    f9a0:	add	ip, pc, ip
    f9a4:	str	r5, [sp, #8]
    f9a8:	movw	r3, #2395	; 0x95b
    f9ac:	str	ip, [sp]
    f9b0:	add	r2, pc, r2
    f9b4:	bl	76de4 <fputs@plt+0x717cc>
    f9b8:	b	f8cc <fputs@plt+0xa2b4>
    f9bc:	bl	77b7c <fputs@plt+0x72564>
    f9c0:	cmp	r0, #2
    f9c4:	movle	r5, r8
    f9c8:	ble	f90c <fputs@plt+0xa2f4>
    f9cc:	mov	r0, r6
    f9d0:	mov	r1, r8
    f9d4:	bl	308e8 <fputs@plt+0x2b2d0>
    f9d8:	ldr	r2, [pc, #388]	; fb64 <fputs@plt+0xa54c>
    f9dc:	mov	r1, r8
    f9e0:	ldr	ip, [pc, #384]	; fb68 <fputs@plt+0xa550>
    f9e4:	movw	r3, #2342	; 0x926
    f9e8:	add	r2, pc, r2
    f9ec:	str	r2, [sp, #4]
    f9f0:	ldr	r2, [pc, #372]	; fb6c <fputs@plt+0xa554>
    f9f4:	add	ip, pc, ip
    f9f8:	str	r0, [sp, #8]
    f9fc:	mov	r0, #3
    fa00:	str	ip, [sp]
    fa04:	add	r2, pc, r2
    fa08:	bl	76de4 <fputs@plt+0x717cc>
    fa0c:	b	f97c <fputs@plt+0xa364>
    fa10:	mov	r5, #1
    fa14:	b	f734 <fputs@plt+0xa11c>
    fa18:	ldr	r0, [pc, #336]	; fb70 <fputs@plt+0xa558>
    fa1c:	movw	r1, #2364	; 0x93c
    fa20:	ldr	r2, [pc, #332]	; fb74 <fputs@plt+0xa55c>
    fa24:	add	r0, pc, r0
    fa28:	add	r2, pc, r2
    fa2c:	bl	76f1c <fputs@plt+0x71904>
    fa30:	b	f8a8 <fputs@plt+0xa290>
    fa34:	bl	524c <__stack_chk_fail@plt>
    fa38:	ldr	r0, [pc, #312]	; fb78 <fputs@plt+0xa560>
    fa3c:	movw	r2, #2309	; 0x905
    fa40:	ldr	r1, [pc, #308]	; fb7c <fputs@plt+0xa564>
    fa44:	ldr	r3, [pc, #308]	; fb80 <fputs@plt+0xa568>
    fa48:	add	r0, pc, r0
    fa4c:	add	r1, pc, r1
    fa50:	add	r3, pc, r3
    fa54:	bl	76bb0 <fputs@plt+0x71598>
    fa58:	mov	r4, r0
    fa5c:	ldr	r0, [sp, #20]
    fa60:	cmp	r0, #0
    fa64:	beq	fa6c <fputs@plt+0xa454>
    fa68:	bl	74690 <fputs@plt+0x6f078>
    fa6c:	ldr	r0, [sp, #16]
    fa70:	bl	4e5c <free@plt>
    fa74:	mov	r0, r4
    fa78:	bl	54f8 <_Unwind_Resume@plt>
    fa7c:	ldr	r0, [pc, #256]	; fb84 <fputs@plt+0xa56c>
    fa80:	movw	r2, #2311	; 0x907
    fa84:	ldr	r1, [pc, #252]	; fb88 <fputs@plt+0xa570>
    fa88:	ldr	r3, [pc, #252]	; fb8c <fputs@plt+0xa574>
    fa8c:	add	r0, pc, r0
    fa90:	add	r1, pc, r1
    fa94:	add	r3, pc, r3
    fa98:	bl	76bb0 <fputs@plt+0x71598>
    fa9c:	ldr	r0, [pc, #236]	; fb90 <fputs@plt+0xa578>
    faa0:	movw	r2, #2310	; 0x906
    faa4:	ldr	r1, [pc, #232]	; fb94 <fputs@plt+0xa57c>
    faa8:	ldr	r3, [pc, #232]	; fb98 <fputs@plt+0xa580>
    faac:	add	r0, pc, r0
    fab0:	add	r1, pc, r1
    fab4:	add	r3, pc, r3
    fab8:	bl	76bb0 <fputs@plt+0x71598>
    fabc:	add	r6, sp, #24
    fac0:	mov	r4, r0
    fac4:	mov	sl, #0
    fac8:	mov	r0, sl
    facc:	bl	4e5c <free@plt>
    fad0:	mov	r0, r6
    fad4:	bl	30414 <fputs@plt+0x2adfc>
    fad8:	b	fa5c <fputs@plt+0xa444>
    fadc:	mov	r4, r0
    fae0:	mov	r0, sl
    fae4:	bl	4e5c <free@plt>
    fae8:	mov	r0, r8
    faec:	bl	728a0 <fputs@plt+0x6d288>
    faf0:	b	fa5c <fputs@plt+0xa444>
    faf4:	mov	r4, r0
    faf8:	mov	sl, #0
    fafc:	b	fae0 <fputs@plt+0xa4c8>
    fb00:	mov	r4, r0
    fb04:	b	fac8 <fputs@plt+0xa4b0>
    fb08:	mov	r4, r0
    fb0c:	b	fae8 <fputs@plt+0xa4d0>
    fb10:	mov	r4, r0
    fb14:	mov	r8, #0
    fb18:	b	fae8 <fputs@plt+0xa4d0>
    fb1c:	mov	r4, r0
    fb20:	b	fa6c <fputs@plt+0xa454>
    fb24:	andeq	r1, sl, r4, lsl r5
    fb28:	andeq	r0, r0, r0, asr #8
    fb2c:	andeq	r2, r7, r4, ror #2
    fb30:	andeq	r1, r7, r8, ror #8
    fb34:	andeq	r1, r7, r8, ror r4
    fb38:	andeq	r2, r7, ip, asr #2
    fb3c:	andeq	r1, r7, r0, lsr #8
    fb40:	andeq	r1, r7, r4, lsr r4
    fb44:	andeq	r0, r7, r4, lsl #31
    fb48:	andeq	r6, r7, ip, lsr #28
    fb4c:			; <UNDEFINED> instruction: 0x00071fb8
    fb50:	andeq	r6, r7, r4, asr #27
    fb54:	andeq	r0, r7, r8, lsl #30
    fb58:	andeq	r1, r7, r8, asr #31
    fb5c:	andeq	r6, r7, r8, lsl #27
    fb60:	andeq	r0, r7, ip, asr #29
    fb64:	andeq	r1, r7, r4, asr pc
    fb68:	andeq	r6, r7, r4, lsr sp
    fb6c:	andeq	r0, r7, r8, ror lr
    fb70:	andeq	r0, r7, r8, asr lr
    fb74:	andeq	r6, r7, r0, lsl #26
    fb78:	andeq	r1, r7, ip, lsr r2
    fb7c:	andeq	r0, r7, r0, lsr lr
    fb80:	andeq	r6, r7, ip, ror #27
    fb84:	ldrdeq	r1, [r7], -r0
    fb88:	andeq	r0, r7, ip, ror #27
    fb8c:	andeq	r6, r7, r8, lsr #27
    fb90:	andeq	r1, r7, r4, asr #28
    fb94:	andeq	r0, r7, ip, asr #27
    fb98:	andeq	r6, r7, r8, lsl #27
    fb9c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    fba0:	mov	r9, r1
    fba4:	mov	r6, r0
    fba8:	bl	747a8 <fputs@plt+0x6f190>
    fbac:	adds	r4, r0, #1
    fbb0:	bne	fc84 <fputs@plt+0xa66c>
    fbb4:	lsl	r0, r4, #2
    fbb8:	bl	5210 <malloc@plt>
    fbbc:	subs	r8, r0, #0
    fbc0:	beq	fc98 <fputs@plt+0xa680>
    fbc4:	cmp	r6, #0
    fbc8:	beq	fc70 <fputs@plt+0xa658>
    fbcc:	ldr	r4, [r6]
    fbd0:	cmp	r4, #0
    fbd4:	beq	fc70 <fputs@plt+0xa658>
    fbd8:	ldr	r7, [pc, #212]	; fcb4 <fputs@plt+0xa69c>
    fbdc:	add	r6, r6, #4
    fbe0:	add	r5, r8, #4
    fbe4:	add	r7, pc, r7
    fbe8:	b	fc18 <fputs@plt+0xa600>
    fbec:	bl	54ec <__strdup@plt>
    fbf0:	mov	r3, r5
    fbf4:	add	r5, r5, #4
    fbf8:	cmp	r0, #0
    fbfc:	str	r0, [r5, #-8]
    fc00:	beq	fc4c <fputs@plt+0xa634>
    fc04:	cmp	r6, #0
    fc08:	beq	fc74 <fputs@plt+0xa65c>
    fc0c:	ldr	r4, [r6], #4
    fc10:	cmp	r4, #0
    fc14:	beq	fc74 <fputs@plt+0xa65c>
    fc18:	mov	r0, r4
    fc1c:	bl	6e8b4 <fputs@plt+0x6929c>
    fc20:	mov	r2, r7
    fc24:	subs	r1, r0, #0
    fc28:	mov	r0, r4
    fc2c:	bne	fbec <fputs@plt+0xa5d4>
    fc30:	mov	r0, r4
    fc34:	bl	7c5b8 <fputs@plt+0x76fa0>
    fc38:	mov	r3, r5
    fc3c:	add	r5, r5, #4
    fc40:	cmp	r0, #0
    fc44:	str	r0, [r5, #-8]
    fc48:	bne	fc04 <fputs@plt+0xa5ec>
    fc4c:	mov	r0, r8
    fc50:	bl	74690 <fputs@plt+0x6f078>
    fc54:	ldr	r0, [pc, #92]	; fcb8 <fputs@plt+0xa6a0>
    fc58:	ldr	r2, [pc, #92]	; fcbc <fputs@plt+0xa6a4>
    fc5c:	movw	r1, #5351	; 0x14e7
    fc60:	add	r0, pc, r0
    fc64:	add	r2, pc, r2
    fc68:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
    fc6c:	b	76f1c <fputs@plt+0x71904>
    fc70:	mov	r3, r8
    fc74:	mov	r0, #0
    fc78:	str	r0, [r3]
    fc7c:	str	r8, [r9]
    fc80:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    fc84:	mvn	r0, #0
    fc88:	mov	r1, r4
    fc8c:	bl	7f53c <fputs@plt+0x79f24>
    fc90:	cmp	r0, #3
    fc94:	bhi	fbb4 <fputs@plt+0xa59c>
    fc98:	ldr	r0, [pc, #32]	; fcc0 <fputs@plt+0xa6a8>
    fc9c:	movw	r1, #5336	; 0x14d8
    fca0:	ldr	r2, [pc, #28]	; fcc4 <fputs@plt+0xa6ac>
    fca4:	add	r0, pc, r0
    fca8:	add	r2, pc, r2
    fcac:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
    fcb0:	b	76f1c <fputs@plt+0x71904>
    fcb4:	strdeq	r1, [r7], -r4
    fcb8:	andeq	r0, r7, ip, lsl ip
    fcbc:	andeq	r6, r7, r8, asr lr
    fcc0:	ldrdeq	r0, [r7], -r8
    fcc4:	andeq	r6, r7, r4, lsl lr
    fcc8:	ldr	r3, [pc, #1156]	; 10154 <fputs@plt+0xab3c>
    fccc:	ldr	ip, [pc, #1156]	; 10158 <fputs@plt+0xab40>
    fcd0:	add	r3, pc, r3
    fcd4:	push	{r4, r5, r6, r7, r8, r9, lr}
    fcd8:	mov	r7, r0
    fcdc:	ldr	r5, [r3, ip]
    fce0:	sub	sp, sp, #52	; 0x34
    fce4:	ldr	r0, [r1, #4]
    fce8:	mov	r4, r1
    fcec:	mov	r1, #0
    fcf0:	ldr	r8, [r4]
    fcf4:	ldr	r3, [r5]
    fcf8:	cmp	r0, r1
    fcfc:	str	r1, [sp, #20]
    fd00:	str	r3, [sp, #44]	; 0x2c
    fd04:	beq	fe74 <fputs@plt+0xa85c>
    fd08:	ldr	r2, [pc, #1100]	; 1015c <fputs@plt+0xab44>
    fd0c:	add	r2, pc, r2
    fd10:	bl	7c5b8 <fputs@plt+0x76fa0>
    fd14:	subs	r6, r0, #0
    fd18:	beq	fe44 <fputs@plt+0xa82c>
    fd1c:	add	r0, r4, #8
    fd20:	add	r1, sp, #20
    fd24:	bl	fb9c <fputs@plt+0xa584>
    fd28:	cmp	r0, #0
    fd2c:	blt	fe5c <fputs@plt+0xa844>
    fd30:	ldr	r1, [pc, #1064]	; 10160 <fputs@plt+0xab48>
    fd34:	mov	r0, r8
    fd38:	add	r1, pc, r1
    fd3c:	bl	557c <strcmp@plt>
    fd40:	cmp	r0, #0
    fd44:	beq	fe3c <fputs@plt+0xa824>
    fd48:	ldr	r1, [pc, #1044]	; 10164 <fputs@plt+0xab4c>
    fd4c:	mov	r0, r8
    fd50:	add	r1, pc, r1
    fd54:	bl	557c <strcmp@plt>
    fd58:	cmp	r0, #0
    fd5c:	moveq	r8, r0
    fd60:	bne	100c4 <fputs@plt+0xaaac>
    fd64:	cmp	r7, #0
    fd68:	beq	fd78 <fputs@plt+0xa760>
    fd6c:	bl	d6ac <fputs@plt+0x8094>
    fd70:	cmp	r0, #0
    fd74:	beq	fec4 <fputs@plt+0xa8ac>
    fd78:	ldr	r0, [pc, #1000]	; 10168 <fputs@plt+0xab50>
    fd7c:	mov	ip, #0
    fd80:	ldr	r1, [pc, #996]	; 1016c <fputs@plt+0xab54>
    fd84:	add	r0, pc, r0
    fd88:	ldr	r2, [pc, #992]	; 10170 <fputs@plt+0xab58>
    fd8c:	ldr	r3, [pc, #992]	; 10174 <fputs@plt+0xab5c>
    fd90:	add	r1, pc, r1
    fd94:	ldr	lr, [r0]
    fd98:	add	r2, pc, r2
    fd9c:	ldrb	r1, [r1]
    fda0:	add	r3, pc, r3
    fda4:	cmp	lr, ip
    fda8:	ldr	r0, [r2]
    fdac:	ldr	r2, [r3]
    fdb0:	movne	lr, #2
    fdb4:	moveq	lr, ip
    fdb8:	ldr	r3, [sp, #20]
    fdbc:	orr	r1, lr, r1
    fdc0:	stm	sp, {r6, r8}
    fdc4:	add	lr, sp, #28
    fdc8:	str	lr, [sp, #8]
    fdcc:	add	lr, sp, #32
    fdd0:	str	lr, [sp, #12]
    fdd4:	str	ip, [sp, #28]
    fdd8:	str	ip, [sp, #32]
    fddc:	bl	21f2c <fputs@plt+0x1c914>
    fde0:	subs	r4, r0, #0
    fde4:	blt	fe80 <fputs@plt+0xa868>
    fde8:	ldr	r3, [pc, #904]	; 10178 <fputs@plt+0xab60>
    fdec:	add	r3, pc, r3
    fdf0:	ldrb	r3, [r3]
    fdf4:	cmp	r3, #0
    fdf8:	beq	fe64 <fputs@plt+0xa84c>
    fdfc:	ldr	r0, [sp, #28]
    fe00:	ldr	r1, [sp, #32]
    fe04:	bl	2150c <fputs@plt+0x1bef4>
    fe08:	mov	r0, r6
    fe0c:	bl	4e5c <free@plt>
    fe10:	ldr	r0, [sp, #20]
    fe14:	cmp	r0, #0
    fe18:	beq	fe20 <fputs@plt+0xa808>
    fe1c:	bl	74690 <fputs@plt+0x6f078>
    fe20:	ldr	r2, [sp, #44]	; 0x2c
    fe24:	mov	r0, r4
    fe28:	ldr	r3, [r5]
    fe2c:	cmp	r2, r3
    fe30:	bne	100c0 <fputs@plt+0xaaa8>
    fe34:	add	sp, sp, #52	; 0x34
    fe38:	pop	{r4, r5, r6, r7, r8, r9, pc}
    fe3c:	mov	r8, #4
    fe40:	b	fd64 <fputs@plt+0xa74c>
    fe44:	ldr	r0, [pc, #816]	; 1017c <fputs@plt+0xab64>
    fe48:	movw	r1, #5589	; 0x15d5
    fe4c:	ldr	r2, [pc, #812]	; 10180 <fputs@plt+0xab68>
    fe50:	add	r0, pc, r0
    fe54:	add	r2, pc, r2
    fe58:	bl	76f1c <fputs@plt+0x71904>
    fe5c:	mov	r4, r0
    fe60:	b	fe08 <fputs@plt+0xa7f0>
    fe64:	ldr	r0, [sp, #28]
    fe68:	ldr	r1, [sp, #32]
    fe6c:	bl	8d34 <fputs@plt+0x371c>
    fe70:	b	fdfc <fputs@plt+0xa7e4>
    fe74:	mov	r6, r0
    fe78:	mov	r4, r0
    fe7c:	b	fe08 <fputs@plt+0xa7f0>
    fe80:	bl	77b7c <fputs@plt+0x72564>
    fe84:	cmp	r0, #2
    fe88:	movle	r0, r4
    fe8c:	ble	fe5c <fputs@plt+0xa844>
    fe90:	ldr	lr, [pc, #748]	; 10184 <fputs@plt+0xab6c>
    fe94:	mov	r1, r4
    fe98:	ldr	ip, [pc, #744]	; 10188 <fputs@plt+0xab70>
    fe9c:	mov	r0, #3
    fea0:	ldr	r2, [pc, #740]	; 1018c <fputs@plt+0xab74>
    fea4:	add	lr, pc, lr
    fea8:	add	ip, pc, ip
    feac:	movw	r3, #5609	; 0x15e9
    feb0:	add	r2, pc, r2
    feb4:	str	lr, [sp]
    feb8:	str	ip, [sp, #4]
    febc:	bl	76de4 <fputs@plt+0x717cc>
    fec0:	b	fe5c <fputs@plt+0xa844>
    fec4:	str	r0, [sp, #24]
    fec8:	add	r9, sp, #32
    fecc:	str	r0, [sp, #28]
    fed0:	str	r0, [sp, #32]
    fed4:	str	r0, [sp, #36]	; 0x24
    fed8:	str	r0, [sp, #40]	; 0x28
    fedc:	bl	d974 <fputs@plt+0x835c>
    fee0:	ldr	r3, [pc, #680]	; 10190 <fputs@plt+0xab78>
    fee4:	mov	r0, r7
    fee8:	ldr	ip, [pc, #676]	; 10194 <fputs@plt+0xab7c>
    feec:	add	r1, sp, #28
    fef0:	add	r3, pc, r3
    fef4:	ldr	r2, [pc, #668]	; 10198 <fputs@plt+0xab80>
    fef8:	str	r3, [sp, #4]
    fefc:	add	ip, pc, ip
    ff00:	ldr	r3, [pc, #660]	; 1019c <fputs@plt+0xab84>
    ff04:	add	r2, pc, r2
    ff08:	str	ip, [sp]
    ff0c:	add	r9, sp, #32
    ff10:	add	r3, pc, r3
    ff14:	bl	3a4bc <fputs@plt+0x34ea4>
    ff18:	cmp	r0, #0
    ff1c:	blt	10024 <fputs@plt+0xaa0c>
    ff20:	ldr	r3, [pc, #632]	; 101a0 <fputs@plt+0xab88>
    ff24:	add	r9, sp, #32
    ff28:	ldr	r0, [sp, #28]
    ff2c:	add	r3, pc, r3
    ff30:	ldrb	r1, [r3]
    ff34:	bl	3aee0 <fputs@plt+0x358c8>
    ff38:	cmp	r0, #0
    ff3c:	blt	10024 <fputs@plt+0xaa0c>
    ff40:	ldr	r0, [sp, #28]
    ff44:	add	r9, sp, #32
    ff48:	ldr	r1, [sp, #20]
    ff4c:	bl	3d778 <fputs@plt+0x38160>
    ff50:	cmp	r0, #0
    ff54:	blt	10024 <fputs@plt+0xaa0c>
    ff58:	mov	r0, r8
    ff5c:	add	r9, sp, #32
    ff60:	ldr	r8, [sp, #28]
    ff64:	bl	7c7bc <fputs@plt+0x771a4>
    ff68:	ldr	lr, [pc, #564]	; 101a4 <fputs@plt+0xab8c>
    ff6c:	mov	r3, r0
    ff70:	ldr	ip, [pc, #560]	; 101a8 <fputs@plt+0xab90>
    ff74:	mov	r0, r8
    ff78:	add	lr, pc, lr
    ff7c:	ldr	r1, [pc, #552]	; 101ac <fputs@plt+0xab94>
    ff80:	add	ip, pc, ip
    ff84:	mov	r2, r6
    ff88:	ldrb	lr, [lr]
    ff8c:	add	r1, pc, r1
    ff90:	ldr	ip, [ip]
    ff94:	add	r9, sp, #32
    ff98:	str	lr, [sp]
    ff9c:	str	ip, [sp, #4]
    ffa0:	bl	3d624 <fputs@plt+0x3800c>
    ffa4:	cmp	r0, #0
    ffa8:	blt	10024 <fputs@plt+0xaa0c>
    ffac:	add	r3, sp, #24
    ffb0:	add	r9, sp, #32
    ffb4:	str	r3, [sp, #4]
    ffb8:	mov	r0, r7
    ffbc:	ldr	r1, [sp, #28]
    ffc0:	mov	r2, #0
    ffc4:	str	r9, [sp]
    ffc8:	mov	r3, #0
    ffcc:	bl	2c7f0 <fputs@plt+0x271d8>
    ffd0:	subs	r8, r0, #0
    ffd4:	blt	10060 <fputs@plt+0xaa48>
    ffd8:	ldr	r1, [pc, #464]	; 101b0 <fputs@plt+0xab98>
    ffdc:	mov	r2, #0
    ffe0:	mov	r3, r2
    ffe4:	ldr	r0, [sp, #24]
    ffe8:	add	r1, pc, r1
    ffec:	ldrb	r1, [r1]
    fff0:	bl	4fa38 <fputs@plt+0x4a420>
    fff4:	cmp	r0, #0
    fff8:	blt	1001c <fputs@plt+0xaa04>
    fffc:	ldr	r3, [pc, #432]	; 101b4 <fputs@plt+0xab9c>
   10000:	add	r3, pc, r3
   10004:	ldrb	r3, [r3]
   10008:	cmp	r3, #0
   1000c:	bne	10074 <fputs@plt+0xaa5c>
   10010:	mov	r0, r7
   10014:	mov	r1, r4
   10018:	bl	d9c0 <fputs@plt+0x83a8>
   1001c:	mov	r4, r0
   10020:	b	10034 <fputs@plt+0xaa1c>
   10024:	add	r9, sp, #32
   10028:	bl	4d93c <fputs@plt+0x48324>
   1002c:	add	r9, sp, #32
   10030:	mov	r4, r0
   10034:	mov	r0, r9
   10038:	bl	30414 <fputs@plt+0x2adfc>
   1003c:	ldr	r0, [sp, #28]
   10040:	cmp	r0, #0
   10044:	beq	1004c <fputs@plt+0xaa34>
   10048:	bl	3a9b0 <fputs@plt+0x35398>
   1004c:	ldr	r0, [sp, #24]
   10050:	cmp	r0, #0
   10054:	beq	fe08 <fputs@plt+0xa7f0>
   10058:	bl	3a9b0 <fputs@plt+0x35398>
   1005c:	b	fe08 <fputs@plt+0xa7f0>
   10060:	bl	77b7c <fputs@plt+0x72564>
   10064:	cmp	r0, #2
   10068:	bgt	1007c <fputs@plt+0xaa64>
   1006c:	mov	r4, r8
   10070:	b	10034 <fputs@plt+0xaa1c>
   10074:	mov	r4, #0
   10078:	b	10034 <fputs@plt+0xaa1c>
   1007c:	mov	r0, r9
   10080:	mov	r1, r8
   10084:	bl	308e8 <fputs@plt+0x2b2d0>
   10088:	ldr	r2, [pc, #296]	; 101b8 <fputs@plt+0xaba0>
   1008c:	mov	r1, #0
   10090:	ldr	ip, [pc, #292]	; 101bc <fputs@plt+0xaba4>
   10094:	movw	r3, #5646	; 0x160e
   10098:	add	r2, pc, r2
   1009c:	str	r2, [sp, #4]
   100a0:	ldr	r2, [pc, #280]	; 101c0 <fputs@plt+0xaba8>
   100a4:	add	ip, pc, ip
   100a8:	str	r0, [sp, #8]
   100ac:	mov	r0, #3
   100b0:	str	ip, [sp]
   100b4:	add	r2, pc, r2
   100b8:	bl	76de4 <fputs@plt+0x717cc>
   100bc:	b	1006c <fputs@plt+0xaa54>
   100c0:	bl	524c <__stack_chk_fail@plt>
   100c4:	ldr	r0, [pc, #248]	; 101c4 <fputs@plt+0xabac>
   100c8:	movw	r2, #5600	; 0x15e0
   100cc:	ldr	r1, [pc, #244]	; 101c8 <fputs@plt+0xabb0>
   100d0:	ldr	r3, [pc, #244]	; 101cc <fputs@plt+0xabb4>
   100d4:	add	r0, pc, r0
   100d8:	add	r1, pc, r1
   100dc:	add	r3, pc, r3
   100e0:	bl	76e48 <fputs@plt+0x71830>
   100e4:	mov	r4, r0
   100e8:	mov	r0, r6
   100ec:	bl	4e5c <free@plt>
   100f0:	ldr	r0, [sp, #20]
   100f4:	cmp	r0, #0
   100f8:	beq	10100 <fputs@plt+0xaae8>
   100fc:	bl	74690 <fputs@plt+0x6f078>
   10100:	mov	r0, r4
   10104:	bl	54f8 <_Unwind_Resume@plt>
   10108:	mov	r4, r0
   1010c:	mov	r0, r9
   10110:	bl	30414 <fputs@plt+0x2adfc>
   10114:	ldr	r0, [sp, #28]
   10118:	cmp	r0, #0
   1011c:	beq	10124 <fputs@plt+0xab0c>
   10120:	bl	3a9b0 <fputs@plt+0x35398>
   10124:	ldr	r0, [sp, #24]
   10128:	cmp	r0, #0
   1012c:	beq	100e8 <fputs@plt+0xaad0>
   10130:	bl	3a9b0 <fputs@plt+0x35398>
   10134:	b	100e8 <fputs@plt+0xaad0>
   10138:	mov	r4, r0
   1013c:	mov	r6, #0
   10140:	b	100e8 <fputs@plt+0xaad0>
   10144:	mov	r4, r0
   10148:	b	10124 <fputs@plt+0xab0c>
   1014c:	mov	r4, r0
   10150:	b	10114 <fputs@plt+0xaafc>
   10154:	andeq	r0, sl, r8, lsr #29
   10158:	andeq	r0, r0, r0, asr #8
   1015c:	andeq	r2, r7, r4, ror #3
   10160:	andeq	r1, r7, ip, lsr ip
   10164:	andeq	r1, r7, r0, lsr ip
   10168:	andeq	r1, sl, r0, ror #13
   1016c:	andeq	r1, sl, r4, ror #13
   10170:	ldrdeq	r1, [sl], -r4
   10174:	strdeq	r1, [sl], -r8
   10178:	andeq	r1, sl, r8, lsr #13
   1017c:	andeq	r0, r7, ip, lsr #20
   10180:	ldrdeq	r6, [r7], -r8
   10184:	andeq	r6, r7, r8, lsl #21
   10188:	strdeq	r1, [r7], -r8
   1018c:	andeq	r0, r7, ip, asr #19
   10190:	andeq	r1, r7, ip, asr #21
   10194:	andeq	r0, r7, r8, ror #28
   10198:	andeq	r0, r7, r4, lsl sp
   1019c:	andeq	r0, r7, r8, lsr lr
   101a0:	andeq	r1, sl, r0, lsr r1
   101a4:	strdeq	r1, [sl], -ip
   101a8:	andeq	r1, sl, r4, ror #9
   101ac:	andeq	r1, r7, r8, asr #20
   101b0:	andeq	r1, sl, ip, lsr #9
   101b4:	andeq	r1, sl, r2, asr r4
   101b8:	andeq	r1, r7, r4, lsl #12
   101bc:	andeq	r6, r7, r8, lsl #17
   101c0:	andeq	r0, r7, r8, asr #15
   101c4:			; <UNDEFINED> instruction: 0x000718bc
   101c8:	andeq	r0, r7, r4, lsr #15
   101cc:	andeq	r6, r7, r0, lsr #4
   101d0:	ldr	ip, [pc, #1804]	; 108e4 <fputs@plt+0xb2cc>
   101d4:	mov	r3, #0
   101d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   101dc:	add	ip, pc, ip
   101e0:	ldr	lr, [pc, #1792]	; 108e8 <fputs@plt+0xb2d0>
   101e4:	sub	sp, sp, #148	; 0x94
   101e8:	add	r2, sp, #144	; 0x90
   101ec:	mov	sl, r0
   101f0:	mov	r4, r1
   101f4:	add	r0, r1, #4
   101f8:	ldr	lr, [ip, lr]
   101fc:	add	r5, sp, #96	; 0x60
   10200:	str	r3, [r2, #-76]!	; 0xffffffb4
   10204:	mov	r1, r2
   10208:	str	r3, [sp, #96]	; 0x60
   1020c:	ldr	r2, [lr]
   10210:	str	lr, [sp, #44]	; 0x2c
   10214:	str	r3, [sp, #100]	; 0x64
   10218:	str	r3, [sp, #104]	; 0x68
   1021c:	str	r2, [sp, #140]	; 0x8c
   10220:	bl	fb9c <fputs@plt+0xa584>
   10224:	cmp	r0, #0
   10228:	blt	103fc <fputs@plt+0xade4>
   1022c:	ldr	r0, [r4]
   10230:	add	r5, sp, #96	; 0x60
   10234:	ldr	r1, [sp, #68]	; 0x44
   10238:	bl	b45c <fputs@plt+0x5e44>
   1023c:	cmp	r0, #0
   10240:	blt	103fc <fputs@plt+0xade4>
   10244:	movle	r9, #0
   10248:	movgt	r9, #1
   1024c:	cmp	sl, #0
   10250:	beq	10264 <fputs@plt+0xac4c>
   10254:	add	r5, sp, #96	; 0x60
   10258:	bl	d6ac <fputs@plt+0x8094>
   1025c:	cmp	r0, #0
   10260:	beq	1043c <fputs@plt+0xae24>
   10264:	ldr	r8, [sp, #68]	; 0x44
   10268:	cmp	r8, #0
   1026c:	beq	1085c <fputs@plt+0xb244>
   10270:	ldr	r2, [r8]
   10274:	cmp	r2, #0
   10278:	beq	1085c <fputs@plt+0xb244>
   1027c:	add	r1, sp, #108	; 0x6c
   10280:	ldr	fp, [pc, #1636]	; 108ec <fputs@plt+0xb2d4>
   10284:	ldr	sl, [pc, #1636]	; 108f0 <fputs@plt+0xb2d8>
   10288:	add	r7, r8, #4
   1028c:	str	r1, [sp, #32]
   10290:	add	fp, pc, fp
   10294:	ldr	r3, [pc, #1624]	; 108f4 <fputs@plt+0xb2dc>
   10298:	add	sl, pc, sl
   1029c:	ldr	ip, [pc, #1620]	; 108f8 <fputs@plt+0xb2e0>
   102a0:	ldr	lr, [pc, #1620]	; 108fc <fputs@plt+0xb2e4>
   102a4:	add	r3, pc, r3
   102a8:	ldr	r1, [pc, #1616]	; 10900 <fputs@plt+0xb2e8>
   102ac:	add	ip, pc, ip
   102b0:	add	lr, pc, lr
   102b4:	str	r3, [sp, #28]
   102b8:	add	r1, pc, r1
   102bc:	str	ip, [sp, #36]	; 0x24
   102c0:	str	lr, [sp, #48]	; 0x30
   102c4:	str	r1, [sp, #52]	; 0x34
   102c8:	b	102e4 <fputs@plt+0xaccc>
   102cc:	cmp	r7, #0
   102d0:	beq	106d8 <fputs@plt+0xb0c0>
   102d4:	ldr	r2, [r8, #4]!
   102d8:	add	r7, r7, #4
   102dc:	cmp	r2, #0
   102e0:	beq	106d8 <fputs@plt+0xb0c0>
   102e4:	ldr	r0, [fp]
   102e8:	add	r5, sp, #96	; 0x60
   102ec:	ldr	r1, [sl]
   102f0:	ldr	r3, [sp, #32]
   102f4:	bl	23304 <fputs@plt+0x1dcec>
   102f8:	subs	r6, r0, #0
   102fc:	blt	10708 <fputs@plt+0xb0f0>
   10300:	ldr	r0, [sp, #108]	; 0x6c
   10304:	cmp	r0, #6
   10308:	cmpne	r0, #1
   1030c:	movls	r9, #1
   10310:	bls	1031c <fputs@plt+0xad04>
   10314:	cmp	r0, #8
   10318:	moveq	r9, #1
   1031c:	ldr	r2, [sp, #28]
   10320:	ldrb	r3, [r2]
   10324:	cmp	r3, #0
   10328:	bne	102cc <fputs@plt+0xacb4>
   1032c:	add	r5, sp, #96	; 0x60
   10330:	bl	246d0 <fputs@plt+0x1f0b8>
   10334:	add	r5, sp, #96	; 0x60
   10338:	bl	5354 <puts@plt>
   1033c:	ldr	ip, [sp, #36]	; 0x24
   10340:	ldrb	r3, [ip]
   10344:	cmp	r3, #0
   10348:	beq	102cc <fputs@plt+0xacb4>
   1034c:	ldr	lr, [sp, #48]	; 0x30
   10350:	mov	ip, #0
   10354:	ldr	r4, [r7, #-4]
   10358:	add	r3, sp, #72	; 0x48
   1035c:	mov	r0, ip
   10360:	mov	r2, ip
   10364:	ldrb	r1, [lr]
   10368:	add	r5, sp, #96	; 0x60
   1036c:	str	r3, [sp]
   10370:	add	r3, sp, #76	; 0x4c
   10374:	orr	r1, r1, #4
   10378:	str	r3, [sp, #4]
   1037c:	add	r3, sp, #88	; 0x58
   10380:	str	ip, [sp, #72]	; 0x48
   10384:	str	ip, [sp, #76]	; 0x4c
   10388:	str	r4, [sp, #88]	; 0x58
   1038c:	str	ip, [sp, #92]	; 0x5c
   10390:	bl	225d4 <fputs@plt+0x1cfbc>
   10394:	subs	r6, r0, #0
   10398:	blt	106ec <fputs@plt+0xb0d4>
   1039c:	ldr	r2, [sp, #76]	; 0x4c
   103a0:	cmp	r2, #0
   103a4:	beq	102cc <fputs@plt+0xacb4>
   103a8:	ldr	r1, [pc, #1364]	; 10904 <fputs@plt+0xb2ec>
   103ac:	mov	r4, #0
   103b0:	mov	r6, r4
   103b4:	add	r1, pc, r1
   103b8:	str	r1, [sp, #40]	; 0x28
   103bc:	b	103d0 <fputs@plt+0xadb8>
   103c0:	add	r6, r6, #1
   103c4:	add	r4, r4, #12
   103c8:	cmp	r6, r2
   103cc:	bcs	102cc <fputs@plt+0xacb4>
   103d0:	ldr	r3, [sp, #72]	; 0x48
   103d4:	add	r1, r3, r4
   103d8:	ldr	r0, [r3, r4]
   103dc:	cmp	r0, #1
   103e0:	bne	103c0 <fputs@plt+0xada8>
   103e4:	ldr	r2, [r1, #4]
   103e8:	add	r5, sp, #96	; 0x60
   103ec:	ldr	r1, [sp, #40]	; 0x28
   103f0:	bl	4c94 <__printf_chk@plt>
   103f4:	ldr	r2, [sp, #76]	; 0x4c
   103f8:	b	103c0 <fputs@plt+0xada8>
   103fc:	mov	r6, r0
   10400:	ldr	r0, [sp, #68]	; 0x44
   10404:	add	r5, sp, #96	; 0x60
   10408:	cmp	r0, #0
   1040c:	beq	10414 <fputs@plt+0xadfc>
   10410:	bl	74690 <fputs@plt+0x6f078>
   10414:	mov	r0, r5
   10418:	bl	30414 <fputs@plt+0x2adfc>
   1041c:	ldr	r1, [sp, #44]	; 0x2c
   10420:	ldr	r2, [sp, #140]	; 0x8c
   10424:	mov	r0, r6
   10428:	ldr	r3, [r1]
   1042c:	cmp	r2, r3
   10430:	bne	10874 <fputs@plt+0xb25c>
   10434:	add	sp, sp, #148	; 0x94
   10438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1043c:	ldr	r4, [sp, #68]	; 0x44
   10440:	cmp	r4, #0
   10444:	beq	10868 <fputs@plt+0xb250>
   10448:	ldr	r3, [r4]
   1044c:	cmp	r3, #0
   10450:	beq	10868 <fputs@plt+0xb250>
   10454:	ldr	r2, [pc, #1196]	; 10908 <fputs@plt+0xb2f0>
   10458:	add	ip, sp, #72	; 0x48
   1045c:	ldr	r3, [pc, #1192]	; 1090c <fputs@plt+0xb2f4>
   10460:	add	r5, sp, #96	; 0x60
   10464:	add	r2, pc, r2
   10468:	ldr	lr, [pc, #1184]	; 10910 <fputs@plt+0xb2f8>
   1046c:	str	r2, [sp, #40]	; 0x28
   10470:	add	r3, pc, r3
   10474:	ldr	r1, [pc, #1176]	; 10914 <fputs@plt+0xb2fc>
   10478:	add	lr, pc, lr
   1047c:	ldr	r2, [pc, #1172]	; 10918 <fputs@plt+0xb300>
   10480:	mov	r7, r4
   10484:	add	r1, pc, r1
   10488:	str	r3, [sp, #48]	; 0x30
   1048c:	add	r2, pc, r2
   10490:	str	ip, [sp, #36]	; 0x24
   10494:	str	lr, [sp, #52]	; 0x34
   10498:	str	r1, [sp, #56]	; 0x38
   1049c:	str	r2, [sp, #60]	; 0x3c
   104a0:	b	104cc <fputs@plt+0xaeb4>
   104a4:	ldr	r0, [sp, #72]	; 0x48
   104a8:	cmp	r0, #0
   104ac:	beq	104b4 <fputs@plt+0xae9c>
   104b0:	bl	3a9b0 <fputs@plt+0x35398>
   104b4:	cmp	r4, #0
   104b8:	beq	107b0 <fputs@plt+0xb198>
   104bc:	ldr	r3, [fp, #4]
   104c0:	add	r7, r7, #4
   104c4:	cmp	r3, #0
   104c8:	beq	107b0 <fputs@plt+0xb198>
   104cc:	mov	r3, #0
   104d0:	str	r3, [sp, #72]	; 0x48
   104d4:	ldr	r3, [sp, #56]	; 0x38
   104d8:	mov	r0, sl
   104dc:	ldr	lr, [r4], #4
   104e0:	mov	fp, r7
   104e4:	ldr	ip, [pc, #1072]	; 1091c <fputs@plt+0xb304>
   104e8:	str	r3, [sp]
   104ec:	add	ip, pc, ip
   104f0:	str	lr, [sp, #16]
   104f4:	ldr	r1, [sp, #40]	; 0x28
   104f8:	add	lr, sp, #72	; 0x48
   104fc:	ldr	r2, [sp, #48]	; 0x30
   10500:	str	r5, [sp, #4]
   10504:	ldr	r3, [sp, #52]	; 0x34
   10508:	str	lr, [sp, #8]
   1050c:	str	ip, [sp, #12]
   10510:	bl	4a534 <fputs@plt+0x44f1c>
   10514:	subs	r6, r0, #0
   10518:	blt	107f8 <fputs@plt+0xb1e0>
   1051c:	ldr	r1, [pc, #1020]	; 10920 <fputs@plt+0xb308>
   10520:	add	r2, sp, #76	; 0x4c
   10524:	ldr	r0, [sp, #72]	; 0x48
   10528:	add	r1, pc, r1
   1052c:	bl	40924 <fputs@plt+0x3b30c>
   10530:	cmp	r0, #0
   10534:	blt	10850 <fputs@plt+0xb238>
   10538:	ldr	r1, [sp, #60]	; 0x3c
   1053c:	add	ip, sp, #120	; 0x78
   10540:	ldr	r6, [sp, #76]	; 0x4c
   10544:	add	lr, r1, #16
   10548:	ldm	lr!, {r0, r1, r2, r3}
   1054c:	ldr	lr, [lr]
   10550:	stmia	ip!, {r0, r1, r2, r3}
   10554:	mov	r1, r6
   10558:	add	r0, sp, #120	; 0x78
   1055c:	str	lr, [ip]
   10560:	bl	745c0 <fputs@plt+0x6efa8>
   10564:	ldr	r3, [pc, #952]	; 10924 <fputs@plt+0xb30c>
   10568:	cmp	r0, #0
   1056c:	add	r3, pc, r3
   10570:	movne	r9, #1
   10574:	ldrb	r3, [r3]
   10578:	cmp	r3, #0
   1057c:	bne	104a4 <fputs@plt+0xae8c>
   10580:	mov	r0, r6
   10584:	bl	5354 <puts@plt>
   10588:	ldr	r3, [pc, #920]	; 10928 <fputs@plt+0xb310>
   1058c:	add	r3, pc, r3
   10590:	ldrb	r3, [r3]
   10594:	cmp	r3, #0
   10598:	beq	104a4 <fputs@plt+0xae8c>
   1059c:	ldr	r3, [pc, #904]	; 1092c <fputs@plt+0xb314>
   105a0:	add	r2, sp, #108	; 0x6c
   105a4:	str	r2, [sp, #32]
   105a8:	mov	r0, sl
   105ac:	add	r3, pc, r3
   105b0:	ldr	r8, [r4, #-4]
   105b4:	ldr	r2, [pc, #884]	; 10930 <fputs@plt+0xb318>
   105b8:	mov	ip, #0
   105bc:	ldrb	r1, [r3]
   105c0:	ldr	r3, [pc, #876]	; 10934 <fputs@plt+0xb31c>
   105c4:	add	r2, pc, r2
   105c8:	str	r2, [sp]
   105cc:	add	r3, pc, r3
   105d0:	str	r3, [sp, #12]
   105d4:	ldr	r3, [sp, #32]
   105d8:	str	r1, [sp, #20]
   105dc:	ldr	r2, [pc, #852]	; 10938 <fputs@plt+0xb320>
   105e0:	str	r3, [sp, #4]
   105e4:	add	r3, sp, #80	; 0x50
   105e8:	ldr	r1, [pc, #844]	; 1093c <fputs@plt+0xb324>
   105ec:	add	r2, pc, r2
   105f0:	str	r3, [sp, #8]
   105f4:	ldr	r3, [pc, #836]	; 10940 <fputs@plt+0xb328>
   105f8:	add	r1, pc, r1
   105fc:	str	r8, [sp, #16]
   10600:	add	r3, pc, r3
   10604:	str	ip, [sp, #80]	; 0x50
   10608:	str	ip, [sp, #108]	; 0x6c
   1060c:	str	ip, [sp, #112]	; 0x70
   10610:	str	ip, [sp, #116]	; 0x74
   10614:	bl	4a534 <fputs@plt+0x44f1c>
   10618:	subs	r6, r0, #0
   1061c:	blt	1075c <fputs@plt+0xb144>
   10620:	ldr	r2, [pc, #796]	; 10944 <fputs@plt+0xb32c>
   10624:	mov	r1, #97	; 0x61
   10628:	ldr	r0, [sp, #80]	; 0x50
   1062c:	add	r2, pc, r2
   10630:	bl	3f800 <fputs@plt+0x3a1e8>
   10634:	cmp	r0, #0
   10638:	blt	10698 <fputs@plt+0xb080>
   1063c:	ldr	r8, [pc, #772]	; 10948 <fputs@plt+0xb330>
   10640:	add	r6, sp, #84	; 0x54
   10644:	ldr	ip, [pc, #768]	; 1094c <fputs@plt+0xb334>
   10648:	add	r8, pc, r8
   1064c:	add	ip, pc, ip
   10650:	str	ip, [sp, #28]
   10654:	b	10668 <fputs@plt+0xb050>
   10658:	mov	r0, #1
   1065c:	ldr	r1, [sp, #28]
   10660:	ldr	r2, [sp, #84]	; 0x54
   10664:	bl	4c94 <__printf_chk@plt>
   10668:	ldr	r0, [sp, #80]	; 0x50
   1066c:	mov	r1, r8
   10670:	mov	r2, r6
   10674:	bl	40924 <fputs@plt+0x3b30c>
   10678:	cmp	r0, #0
   1067c:	bgt	10658 <fputs@plt+0xb040>
   10680:	bne	10698 <fputs@plt+0xb080>
   10684:	ldr	r0, [sp, #80]	; 0x50
   10688:	bl	3f228 <fputs@plt+0x39c10>
   1068c:	cmp	r0, #0
   10690:	movge	r6, #0
   10694:	bge	106a0 <fputs@plt+0xb088>
   10698:	bl	4d74c <fputs@plt+0x48134>
   1069c:	mov	r6, r0
   106a0:	ldr	r0, [sp, #32]
   106a4:	bl	30414 <fputs@plt+0x2adfc>
   106a8:	ldr	r0, [sp, #80]	; 0x50
   106ac:	cmp	r0, #0
   106b0:	beq	106b8 <fputs@plt+0xb0a0>
   106b4:	bl	3a9b0 <fputs@plt+0x35398>
   106b8:	cmp	r6, #0
   106bc:	bge	104a4 <fputs@plt+0xae8c>
   106c0:	ldr	r0, [sp, #72]	; 0x48
   106c4:	cmp	r0, #0
   106c8:	beq	106d0 <fputs@plt+0xb0b8>
   106cc:	bl	3a9b0 <fputs@plt+0x35398>
   106d0:	ldr	r0, [sp, #68]	; 0x44
   106d4:	b	10408 <fputs@plt+0xadf0>
   106d8:	ldr	r0, [sp, #68]	; 0x44
   106dc:	add	r5, sp, #96	; 0x60
   106e0:	eor	r6, r9, #1
   106e4:	uxtb	r6, r6
   106e8:	b	10408 <fputs@plt+0xadf0>
   106ec:	add	r5, sp, #96	; 0x60
   106f0:	bl	77b7c <fputs@plt+0x72564>
   106f4:	cmp	r0, #2
   106f8:	bgt	107b8 <fputs@plt+0xb1a0>
   106fc:	ldr	r0, [sp, #68]	; 0x44
   10700:	add	r5, sp, #96	; 0x60
   10704:	b	10408 <fputs@plt+0xadf0>
   10708:	add	r5, sp, #96	; 0x60
   1070c:	bl	77b7c <fputs@plt+0x72564>
   10710:	cmp	r0, #2
   10714:	ble	106fc <fputs@plt+0xb0e4>
   10718:	ldr	lr, [pc, #560]	; 10950 <fputs@plt+0xb338>
   1071c:	mov	r1, r6
   10720:	ldr	ip, [pc, #556]	; 10954 <fputs@plt+0xb33c>
   10724:	mov	r0, #3
   10728:	add	lr, pc, lr
   1072c:	str	lr, [sp]
   10730:	add	ip, pc, ip
   10734:	str	ip, [sp, #4]
   10738:	ldr	ip, [r8]
   1073c:	movw	r3, #5814	; 0x16b6
   10740:	ldr	r2, [pc, #528]	; 10958 <fputs@plt+0xb340>
   10744:	add	r5, sp, #96	; 0x60
   10748:	add	r2, pc, r2
   1074c:	str	ip, [sp, #8]
   10750:	bl	76de4 <fputs@plt+0x717cc>
   10754:	mov	r6, r0
   10758:	b	106fc <fputs@plt+0xb0e4>
   1075c:	bl	77b7c <fputs@plt+0x72564>
   10760:	cmp	r0, #2
   10764:	ble	106a0 <fputs@plt+0xb088>
   10768:	ldr	r0, [sp, #32]
   1076c:	mov	r1, r6
   10770:	bl	308e8 <fputs@plt+0x2b2d0>
   10774:	ldr	r2, [pc, #480]	; 1095c <fputs@plt+0xb344>
   10778:	mov	r1, r6
   1077c:	ldr	ip, [pc, #476]	; 10960 <fputs@plt+0xb348>
   10780:	movw	r3, #5770	; 0x168a
   10784:	add	r2, pc, r2
   10788:	str	r2, [sp, #4]
   1078c:	ldr	r2, [pc, #464]	; 10964 <fputs@plt+0xb34c>
   10790:	add	ip, pc, ip
   10794:	str	r0, [sp, #12]
   10798:	mov	r0, #3
   1079c:	str	r8, [sp, #8]
   107a0:	add	r2, pc, r2
   107a4:	str	ip, [sp]
   107a8:	bl	76de4 <fputs@plt+0x717cc>
   107ac:	b	1069c <fputs@plt+0xb084>
   107b0:	ldr	r0, [sp, #68]	; 0x44
   107b4:	b	106e0 <fputs@plt+0xb0c8>
   107b8:	ldr	r3, [pc, #424]	; 10968 <fputs@plt+0xb350>
   107bc:	mov	r1, r6
   107c0:	ldr	ip, [pc, #420]	; 1096c <fputs@plt+0xb354>
   107c4:	mov	r0, #3
   107c8:	add	r3, pc, r3
   107cc:	str	r4, [sp, #8]
   107d0:	add	ip, pc, ip
   107d4:	str	r3, [sp]
   107d8:	ldr	r2, [sp, #52]	; 0x34
   107dc:	movw	r3, #5745	; 0x1671
   107e0:	str	ip, [sp, #4]
   107e4:	add	r5, sp, #96	; 0x60
   107e8:	bl	76de4 <fputs@plt+0x717cc>
   107ec:	subs	r6, r0, #0
   107f0:	bge	102cc <fputs@plt+0xacb4>
   107f4:	b	106fc <fputs@plt+0xb0e4>
   107f8:	bl	77b7c <fputs@plt+0x72564>
   107fc:	cmp	r0, #2
   10800:	ble	106c0 <fputs@plt+0xb0a8>
   10804:	mov	r0, r5
   10808:	mov	r1, r6
   1080c:	ldr	r4, [r7]
   10810:	bl	308e8 <fputs@plt+0x2b2d0>
   10814:	ldr	r2, [pc, #340]	; 10970 <fputs@plt+0xb358>
   10818:	mov	r1, #0
   1081c:	ldr	ip, [pc, #336]	; 10974 <fputs@plt+0xb35c>
   10820:	movw	r3, #5847	; 0x16d7
   10824:	add	r2, pc, r2
   10828:	str	r2, [sp, #4]
   1082c:	ldr	r2, [pc, #324]	; 10978 <fputs@plt+0xb360>
   10830:	add	ip, pc, ip
   10834:	str	r0, [sp, #12]
   10838:	mov	r0, #3
   1083c:	str	r4, [sp, #8]
   10840:	add	r2, pc, r2
   10844:	str	ip, [sp]
   10848:	bl	76de4 <fputs@plt+0x717cc>
   1084c:	b	106c0 <fputs@plt+0xb0a8>
   10850:	bl	4d74c <fputs@plt+0x48134>
   10854:	mov	r6, r0
   10858:	b	106c0 <fputs@plt+0xb0a8>
   1085c:	mov	r0, r8
   10860:	add	r5, sp, #96	; 0x60
   10864:	b	106e0 <fputs@plt+0xb0c8>
   10868:	mov	r0, r4
   1086c:	add	r5, sp, #96	; 0x60
   10870:	b	106e0 <fputs@plt+0xb0c8>
   10874:	bl	524c <__stack_chk_fail@plt>
   10878:	mov	r4, r0
   1087c:	ldr	r0, [sp, #72]	; 0x48
   10880:	cmp	r0, #0
   10884:	beq	1088c <fputs@plt+0xb274>
   10888:	bl	3a9b0 <fputs@plt+0x35398>
   1088c:	ldr	r0, [sp, #68]	; 0x44
   10890:	cmp	r0, #0
   10894:	beq	1089c <fputs@plt+0xb284>
   10898:	bl	74690 <fputs@plt+0x6f078>
   1089c:	mov	r0, r5
   108a0:	bl	30414 <fputs@plt+0x2adfc>
   108a4:	mov	r0, r4
   108a8:	bl	54f8 <_Unwind_Resume@plt>
   108ac:	mov	r4, r0
   108b0:	b	1088c <fputs@plt+0xb274>
   108b4:	mov	r4, r0
   108b8:	b	1089c <fputs@plt+0xb284>
   108bc:	mov	r4, r0
   108c0:	ldr	r0, [sp, #32]
   108c4:	bl	30414 <fputs@plt+0x2adfc>
   108c8:	ldr	r0, [sp, #80]	; 0x50
   108cc:	cmp	r0, #0
   108d0:	beq	1087c <fputs@plt+0xb264>
   108d4:	bl	3a9b0 <fputs@plt+0x35398>
   108d8:	b	1087c <fputs@plt+0xb264>
   108dc:	mov	r4, r0
   108e0:	b	108c8 <fputs@plt+0xb2b0>
   108e4:	muleq	sl, ip, r9
   108e8:	andeq	r0, r0, r0, asr #8
   108ec:	ldrdeq	r1, [sl], -ip
   108f0:	andeq	r1, sl, r0, lsl #4
   108f4:	strdeq	r1, [sl], -r0
   108f8:	ldrdeq	r1, [sl], -sp
   108fc:	andeq	r1, sl, r4, asr #3
   10900:	andeq	r0, r7, r4, asr #11
   10904:	andeq	r1, r7, r8, ror r6
   10908:			; <UNDEFINED> instruction: 0x000707b4
   1090c:	ldrdeq	r0, [r7], -r8
   10910:	andeq	r0, r7, ip, ror #17
   10914:			; <UNDEFINED> instruction: 0x000715b0
   10918:	andeq	r0, sl, ip, ror #22
   1091c:	andeq	r7, r7, r0, lsr #6
   10920:	andeq	r7, r7, r4, ror #5
   10924:	andeq	r0, sl, r8, lsr #30
   10928:	strdeq	r0, [sl], -sp
   1092c:	andeq	r0, sl, r8, asr #29
   10930:			; <UNDEFINED> instruction: 0x000714b0
   10934:	andeq	r1, r7, r0, ror r1
   10938:	andeq	r0, r7, ip, asr r7
   1093c:	andeq	r0, r7, r0, lsr #12
   10940:	andeq	r0, r7, r4, ror #14
   10944:	andeq	r7, r7, r0, ror #3
   10948:	andeq	r7, r7, r4, asr #3
   1094c:	andeq	r1, r7, r0, ror #7
   10950:	andeq	r6, r7, ip, asr #5
   10954:	andeq	r1, r7, ip, lsr #5
   10958:	andeq	r0, r7, r4, lsr r1
   1095c:	andeq	r1, r7, r4, lsl #6
   10960:	andeq	r6, r7, ip, lsl r2
   10964:	ldrdeq	r0, [r7], -ip
   10968:	strdeq	r5, [r7], -ip
   1096c:	andeq	r1, r7, r8, lsr r2
   10970:	andeq	r1, r7, r4, lsr #4
   10974:	andeq	r6, r7, r4, asr #3
   10978:	andeq	r0, r7, ip, lsr r0
   1097c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10980:	sub	sp, sp, #52	; 0x34
   10984:	ldr	r8, [pc, #888]	; 10d04 <fputs@plt+0xb6ec>
   10988:	subs	fp, r0, #0
   1098c:	ldr	r2, [pc, #884]	; 10d08 <fputs@plt+0xb6f0>
   10990:	mov	r3, #0
   10994:	add	r8, pc, r8
   10998:	mov	r7, r1
   1099c:	ldr	r2, [r8, r2]
   109a0:	str	r3, [sp, #32]
   109a4:	str	r3, [sp, #36]	; 0x24
   109a8:	str	r2, [sp, #20]
   109ac:	ldr	r2, [r2]
   109b0:	str	r3, [sp, #40]	; 0x28
   109b4:	str	r3, [sp, #28]
   109b8:	str	r2, [sp, #44]	; 0x2c
   109bc:	beq	10cd4 <fputs@plt+0xb6bc>
   109c0:	cmp	r7, #0
   109c4:	beq	10cb0 <fputs@plt+0xb698>
   109c8:	ldr	r3, [pc, #828]	; 10d0c <fputs@plt+0xb6f4>
   109cc:	add	r1, sp, #28
   109d0:	ldr	ip, [pc, #824]	; 10d10 <fputs@plt+0xb6f8>
   109d4:	add	r4, sp, #32
   109d8:	add	r3, pc, r3
   109dc:	ldr	r2, [pc, #816]	; 10d14 <fputs@plt+0xb6fc>
   109e0:	str	r3, [sp, #4]
   109e4:	add	ip, pc, ip
   109e8:	ldr	r3, [pc, #808]	; 10d18 <fputs@plt+0xb700>
   109ec:	add	r2, pc, r2
   109f0:	str	ip, [sp]
   109f4:	add	r3, pc, r3
   109f8:	bl	3a4bc <fputs@plt+0x34ea4>
   109fc:	cmp	r0, #0
   10a00:	blt	10b28 <fputs@plt+0xb510>
   10a04:	ldr	r3, [pc, #784]	; 10d1c <fputs@plt+0xb704>
   10a08:	add	r4, sp, #32
   10a0c:	ldr	r0, [sp, #28]
   10a10:	add	r3, pc, r3
   10a14:	ldrb	r1, [r3]
   10a18:	bl	3aee0 <fputs@plt+0x358c8>
   10a1c:	cmp	r0, #0
   10a20:	blt	10b28 <fputs@plt+0xb510>
   10a24:	cmn	r7, #4
   10a28:	beq	10b90 <fputs@plt+0xb578>
   10a2c:	ldr	r3, [r7, #4]
   10a30:	cmp	r3, #0
   10a34:	beq	10b90 <fputs@plt+0xb578>
   10a38:	ldr	r2, [pc, #736]	; 10d20 <fputs@plt+0xb708>
   10a3c:	mov	r1, #97	; 0x61
   10a40:	ldr	r0, [sp, #28]
   10a44:	add	r4, sp, #32
   10a48:	add	r2, pc, r2
   10a4c:	bl	3c384 <fputs@plt+0x36d6c>
   10a50:	cmp	r0, #0
   10a54:	blt	10b28 <fputs@plt+0xb510>
   10a58:	ldr	r0, [r7, #4]
   10a5c:	add	r7, r7, #8
   10a60:	ldr	sl, [pc, #700]	; 10d24 <fputs@plt+0xb70c>
   10a64:	cmp	r0, #0
   10a68:	add	sl, pc, sl
   10a6c:	beq	10b14 <fputs@plt+0xb4fc>
   10a70:	sub	r5, r7, #4
   10a74:	add	r4, sp, #32
   10a78:	bl	7511c <fputs@plt+0x6fb04>
   10a7c:	cmp	r0, #0
   10a80:	beq	10c30 <fputs@plt+0xb618>
   10a84:	ldr	r3, [pc, #668]	; 10d28 <fputs@plt+0xb710>
   10a88:	ldr	r3, [r8, r3]
   10a8c:	ldr	r5, [r3]
   10a90:	cmp	r5, #0
   10a94:	beq	10b00 <fputs@plt+0xb4e8>
   10a98:	ldr	r4, [r5]
   10a9c:	cmp	r4, #0
   10aa0:	beq	10b00 <fputs@plt+0xb4e8>
   10aa4:	ldr	r6, [r7, #-4]
   10aa8:	add	r5, r5, #4
   10aac:	mov	r0, r6
   10ab0:	bl	4fc4 <strlen@plt>
   10ab4:	mov	r9, r0
   10ab8:	b	10ac8 <fputs@plt+0xb4b0>
   10abc:	ldr	r4, [r5], #4
   10ac0:	cmp	r4, #0
   10ac4:	beq	10b00 <fputs@plt+0xb4e8>
   10ac8:	mov	r0, r4
   10acc:	mov	r1, r6
   10ad0:	mov	r2, r9
   10ad4:	bl	5468 <strncmp@plt>
   10ad8:	cmp	r0, #0
   10adc:	bne	10af8 <fputs@plt+0xb4e0>
   10ae0:	add	r2, r4, r9
   10ae4:	cmp	r2, #0
   10ae8:	beq	10af8 <fputs@plt+0xb4e0>
   10aec:	ldrb	r2, [r4, r9]
   10af0:	cmp	r2, #61	; 0x3d
   10af4:	beq	10b70 <fputs@plt+0xb558>
   10af8:	cmp	r5, #0
   10afc:	bne	10abc <fputs@plt+0xb4a4>
   10b00:	cmp	r7, #0
   10b04:	beq	10b14 <fputs@plt+0xb4fc>
   10b08:	ldr	r0, [r7], #4
   10b0c:	cmp	r0, #0
   10b10:	bne	10a70 <fputs@plt+0xb458>
   10b14:	ldr	r0, [sp, #28]
   10b18:	add	r4, sp, #32
   10b1c:	bl	3cca0 <fputs@plt+0x37688>
   10b20:	cmp	r0, #0
   10b24:	bge	10bb0 <fputs@plt+0xb598>
   10b28:	add	r4, sp, #32
   10b2c:	bl	4d93c <fputs@plt+0x48324>
   10b30:	add	r4, sp, #32
   10b34:	mov	r5, r0
   10b38:	ldr	r0, [sp, #28]
   10b3c:	cmp	r0, #0
   10b40:	beq	10b48 <fputs@plt+0xb530>
   10b44:	bl	3a9b0 <fputs@plt+0x35398>
   10b48:	mov	r0, r4
   10b4c:	bl	30414 <fputs@plt+0x2adfc>
   10b50:	ldr	r1, [sp, #20]
   10b54:	ldr	r2, [sp, #44]	; 0x2c
   10b58:	mov	r0, r5
   10b5c:	ldr	r3, [r1]
   10b60:	cmp	r2, r3
   10b64:	bne	10cf8 <fputs@plt+0xb6e0>
   10b68:	add	sp, sp, #52	; 0x34
   10b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b70:	mov	r2, r4
   10b74:	ldr	r0, [sp, #28]
   10b78:	mov	r1, sl
   10b7c:	add	r4, sp, #32
   10b80:	bl	3d624 <fputs@plt+0x3800c>
   10b84:	cmp	r0, #0
   10b88:	bge	10b00 <fputs@plt+0xb4e8>
   10b8c:	b	10b28 <fputs@plt+0xb510>
   10b90:	ldr	r3, [pc, #400]	; 10d28 <fputs@plt+0xb710>
   10b94:	add	r4, sp, #32
   10b98:	ldr	r0, [sp, #28]
   10b9c:	ldr	r3, [r8, r3]
   10ba0:	ldr	r1, [r3]
   10ba4:	bl	3d778 <fputs@plt+0x38160>
   10ba8:	cmp	r0, #0
   10bac:	blt	10b28 <fputs@plt+0xb510>
   10bb0:	add	r4, sp, #32
   10bb4:	mov	ip, #0
   10bb8:	ldr	r1, [sp, #28]
   10bbc:	mov	r0, fp
   10bc0:	str	r4, [sp]
   10bc4:	mov	r2, #0
   10bc8:	mov	r3, #0
   10bcc:	str	ip, [sp, #4]
   10bd0:	bl	2c7f0 <fputs@plt+0x271d8>
   10bd4:	subs	r5, r0, #0
   10bd8:	movge	r5, #0
   10bdc:	bge	10b38 <fputs@plt+0xb520>
   10be0:	bl	77b7c <fputs@plt+0x72564>
   10be4:	cmp	r0, #2
   10be8:	ble	10b38 <fputs@plt+0xb520>
   10bec:	mov	r0, r4
   10bf0:	mov	r1, r5
   10bf4:	bl	308e8 <fputs@plt+0x2b2d0>
   10bf8:	ldr	r2, [pc, #300]	; 10d2c <fputs@plt+0xb714>
   10bfc:	mov	r1, #0
   10c00:	ldr	ip, [pc, #296]	; 10d30 <fputs@plt+0xb718>
   10c04:	movw	r3, #5198	; 0x144e
   10c08:	add	r2, pc, r2
   10c0c:	str	r2, [sp, #4]
   10c10:	ldr	r2, [pc, #284]	; 10d34 <fputs@plt+0xb71c>
   10c14:	add	ip, pc, ip
   10c18:	str	r0, [sp, #8]
   10c1c:	mov	r0, #3
   10c20:	str	ip, [sp]
   10c24:	add	r2, pc, r2
   10c28:	bl	76de4 <fputs@plt+0x717cc>
   10c2c:	b	10b38 <fputs@plt+0xb520>
   10c30:	add	r4, sp, #32
   10c34:	bl	77b7c <fputs@plt+0x72564>
   10c38:	cmp	r0, #2
   10c3c:	ble	10c7c <fputs@plt+0xb664>
   10c40:	ldr	lr, [pc, #240]	; 10d38 <fputs@plt+0xb720>
   10c44:	mov	r0, #3
   10c48:	ldr	ip, [pc, #236]	; 10d3c <fputs@plt+0xb724>
   10c4c:	mov	r1, #0
   10c50:	add	lr, pc, lr
   10c54:	str	lr, [sp]
   10c58:	add	ip, pc, ip
   10c5c:	str	ip, [sp, #4]
   10c60:	ldr	ip, [r5]
   10c64:	movw	r3, #5172	; 0x1434
   10c68:	ldr	r2, [pc, #208]	; 10d40 <fputs@plt+0xb728>
   10c6c:	add	r4, sp, #32
   10c70:	add	r2, pc, r2
   10c74:	str	ip, [sp, #8]
   10c78:	bl	76de4 <fputs@plt+0x717cc>
   10c7c:	mvn	r5, #21
   10c80:	add	r4, sp, #32
   10c84:	b	10b38 <fputs@plt+0xb520>
   10c88:	ldr	r3, [sp, #28]
   10c8c:	mov	r5, r0
   10c90:	cmp	r3, #0
   10c94:	beq	10ca0 <fputs@plt+0xb688>
   10c98:	mov	r0, r3
   10c9c:	bl	3a9b0 <fputs@plt+0x35398>
   10ca0:	mov	r0, r4
   10ca4:	bl	30414 <fputs@plt+0x2adfc>
   10ca8:	mov	r0, r5
   10cac:	bl	54f8 <_Unwind_Resume@plt>
   10cb0:	ldr	r0, [pc, #140]	; 10d44 <fputs@plt+0xb72c>
   10cb4:	movw	r2, #5144	; 0x1418
   10cb8:	ldr	r1, [pc, #136]	; 10d48 <fputs@plt+0xb730>
   10cbc:	add	r4, sp, #32
   10cc0:	ldr	r3, [pc, #132]	; 10d4c <fputs@plt+0xb734>
   10cc4:	add	r0, pc, r0
   10cc8:	add	r1, pc, r1
   10ccc:	add	r3, pc, r3
   10cd0:	bl	76bb0 <fputs@plt+0x71598>
   10cd4:	ldr	r0, [pc, #116]	; 10d50 <fputs@plt+0xb738>
   10cd8:	movw	r2, #5143	; 0x1417
   10cdc:	ldr	r1, [pc, #112]	; 10d54 <fputs@plt+0xb73c>
   10ce0:	add	r4, sp, #32
   10ce4:	ldr	r3, [pc, #108]	; 10d58 <fputs@plt+0xb740>
   10ce8:	add	r0, pc, r0
   10cec:	add	r1, pc, r1
   10cf0:	add	r3, pc, r3
   10cf4:	bl	76bb0 <fputs@plt+0x71598>
   10cf8:	bl	524c <__stack_chk_fail@plt>
   10cfc:	mov	r5, r0
   10d00:	b	10ca0 <fputs@plt+0xb688>
   10d04:	andeq	r0, sl, r4, ror #3
   10d08:	andeq	r0, r0, r0, asr #8
   10d0c:	andeq	r0, r7, r4, lsr #11
   10d10:	andeq	r0, r7, r0, lsl #7
   10d14:	andeq	r0, r7, ip, lsr #4
   10d18:	andeq	r0, r7, r4, asr r3
   10d1c:	andeq	r0, sl, ip, asr #12
   10d20:	andeq	r6, r7, r4, asr #27
   10d24:	andeq	r6, r7, r4, lsr #27
   10d28:	andeq	r0, r0, ip, lsr r4
   10d2c:	ldrdeq	r0, [r7], -r8
   10d30:	andeq	r5, r7, r4, asr #30
   10d34:	andeq	pc, r6, r8, asr ip	; <UNPREDICTABLE>
   10d38:	andeq	r5, r7, r8, lsl #30
   10d3c:	andeq	r0, r7, ip, asr lr
   10d40:	andeq	pc, r6, ip, lsl #24
   10d44:	ldrdeq	r0, [r7], -ip
   10d48:			; <UNDEFINED> instruction: 0x0006fbb4
   10d4c:	andeq	pc, r6, r0, lsl fp	; <UNPREDICTABLE>
   10d50:	andeq	sl, r7, r0, lsr #32
   10d54:	muleq	r6, r0, fp
   10d58:	andeq	pc, r6, ip, ror #21
   10d5c:	ldr	r3, [pc, #244]	; 10e58 <fputs@plt+0xb840>
   10d60:	ldr	r2, [pc, #244]	; 10e5c <fputs@plt+0xb844>
   10d64:	add	r3, pc, r3
   10d68:	push	{r4, r5, r6, lr}
   10d6c:	subs	r5, r1, #0
   10d70:	ldr	r4, [r3, r2]
   10d74:	sub	sp, sp, #16
   10d78:	mov	r1, #0
   10d7c:	str	r1, [sp, #8]
   10d80:	ldr	r3, [r4]
   10d84:	str	r3, [sp, #12]
   10d88:	beq	10e20 <fputs@plt+0xb808>
   10d8c:	cmp	r0, #0
   10d90:	beq	10df8 <fputs@plt+0xb7e0>
   10d94:	ldr	r1, [pc, #196]	; 10e60 <fputs@plt+0xb848>
   10d98:	add	r6, sp, #8
   10d9c:	ldr	r2, [pc, #192]	; 10e64 <fputs@plt+0xb84c>
   10da0:	ldr	r3, [pc, #192]	; 10e68 <fputs@plt+0xb850>
   10da4:	add	r1, pc, r1
   10da8:	str	r5, [sp]
   10dac:	add	r2, pc, r2
   10db0:	add	r3, pc, r3
   10db4:	bl	4d3e0 <fputs@plt+0x47dc8>
   10db8:	and	r5, r0, r0, asr #31
   10dbc:	ldr	r0, [sp, #8]
   10dc0:	cmp	r0, #0
   10dc4:	beq	10ddc <fputs@plt+0xb7c4>
   10dc8:	bl	2cda8 <fputs@plt+0x27790>
   10dcc:	ldr	r0, [sp, #8]
   10dd0:	bl	2ab28 <fputs@plt+0x25510>
   10dd4:	ldr	r0, [sp, #8]
   10dd8:	bl	2aae4 <fputs@plt+0x254cc>
   10ddc:	ldr	r2, [sp, #12]
   10de0:	mov	r0, r5
   10de4:	ldr	r3, [r4]
   10de8:	cmp	r2, r3
   10dec:	bne	10e1c <fputs@plt+0xb804>
   10df0:	add	sp, sp, #16
   10df4:	pop	{r4, r5, r6, pc}
   10df8:	add	r6, sp, #8
   10dfc:	ldr	r1, [r5, #4]
   10e00:	mov	r0, r6
   10e04:	bl	2d570 <fputs@plt+0x27f58>
   10e08:	cmp	r0, #0
   10e0c:	ldrge	r0, [sp, #8]
   10e10:	bge	10d94 <fputs@plt+0xb77c>
   10e14:	mov	r5, r0
   10e18:	b	10dbc <fputs@plt+0xb7a4>
   10e1c:	bl	524c <__stack_chk_fail@plt>
   10e20:	ldr	r0, [pc, #68]	; 10e6c <fputs@plt+0xb854>
   10e24:	movw	r2, #1731	; 0x6c3
   10e28:	ldr	r1, [pc, #64]	; 10e70 <fputs@plt+0xb858>
   10e2c:	add	r6, sp, #8
   10e30:	ldr	r3, [pc, #60]	; 10e74 <fputs@plt+0xb85c>
   10e34:	add	r0, pc, r0
   10e38:	add	r1, pc, r1
   10e3c:	add	r3, pc, r3
   10e40:	bl	76bb0 <fputs@plt+0x71598>
   10e44:	mov	r4, r0
   10e48:	mov	r0, r6
   10e4c:	bl	d680 <fputs@plt+0x8068>
   10e50:	mov	r0, r4
   10e54:	bl	54f8 <_Unwind_Resume@plt>
   10e58:	andeq	pc, r9, r4, lsl lr	; <UNPREDICTABLE>
   10e5c:	andeq	r0, r0, r0, asr #8
   10e60:	andeq	pc, r6, r4, ror lr	; <UNPREDICTABLE>
   10e64:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   10e68:	ldrdeq	lr, [r9], -r0
   10e6c:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   10e70:	andeq	pc, r6, r4, asr #20
   10e74:	ldrdeq	r5, [r7], -r0
   10e78:	push	{r3, r4, r5, lr}
   10e7c:	mov	r5, r0
   10e80:	ldr	r0, [r0]
   10e84:	mov	r4, r1
   10e88:	bl	55c4 <basename@plt>
   10e8c:	subs	r1, r0, #0
   10e90:	beq	10f4c <fputs@plt+0xb934>
   10e94:	cmp	r4, #0
   10e98:	beq	10ebc <fputs@plt+0xb8a4>
   10e9c:	ldr	r3, [r4]
   10ea0:	cmp	r3, #0
   10ea4:	beq	10ebc <fputs@plt+0xb8a4>
   10ea8:	mov	r0, r4
   10eac:	mov	r2, #2
   10eb0:	bl	75038 <fputs@plt+0x6fa20>
   10eb4:	cmp	r0, #0
   10eb8:	beq	10f3c <fputs@plt+0xb924>
   10ebc:	ldr	r3, [pc, #140]	; 10f50 <fputs@plt+0xb938>
   10ec0:	ldr	r4, [pc, r3]
   10ec4:	cmp	r4, #0
   10ec8:	beq	10f00 <fputs@plt+0xb8e8>
   10ecc:	ldr	r3, [r4]
   10ed0:	cmp	r3, #0
   10ed4:	beq	10f00 <fputs@plt+0xb8e8>
   10ed8:	mov	r1, #46	; 0x2e
   10edc:	ldr	r0, [r5]
   10ee0:	bl	4d84 <strrchr@plt>
   10ee4:	subs	r1, r0, #0
   10ee8:	beq	10f3c <fputs@plt+0xb924>
   10eec:	mov	r0, r4
   10ef0:	add	r1, r1, #1
   10ef4:	bl	745c0 <fputs@plt+0x6efa8>
   10ef8:	cmp	r0, #0
   10efc:	beq	10f3c <fputs@plt+0xb924>
   10f00:	ldr	r3, [pc, #76]	; 10f54 <fputs@plt+0xb93c>
   10f04:	ldr	r4, [pc, r3]
   10f08:	cmp	r4, #0
   10f0c:	beq	10f44 <fputs@plt+0xb92c>
   10f10:	ldr	r3, [r4]
   10f14:	cmp	r3, #0
   10f18:	beq	10f44 <fputs@plt+0xb92c>
   10f1c:	ldr	r0, [r5, #4]
   10f20:	bl	246d0 <fputs@plt+0x1f0b8>
   10f24:	mov	r1, r0
   10f28:	mov	r0, r4
   10f2c:	bl	745c0 <fputs@plt+0x6efa8>
   10f30:	adds	r0, r0, #0
   10f34:	movne	r0, #1
   10f38:	pop	{r3, r4, r5, pc}
   10f3c:	mov	r0, #0
   10f40:	pop	{r3, r4, r5, pc}
   10f44:	mov	r0, #1
   10f48:	pop	{r3, r4, r5, pc}
   10f4c:	bl	5628 <fputs@plt+0x10>
   10f50:	andeq	r0, sl, r4, ror #11
   10f54:	muleq	sl, ip, r5
   10f58:	ldr	r2, [pc, #2448]	; 118f0 <fputs@plt+0xc2d8>
   10f5c:	ldr	r3, [pc, #2448]	; 118f4 <fputs@plt+0xc2dc>
   10f60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f64:	add	r2, pc, r2
   10f68:	sub	sp, sp, #124	; 0x7c
   10f6c:	subs	r4, r0, #0
   10f70:	mov	r6, r1
   10f74:	str	r2, [sp, #52]	; 0x34
   10f78:	ldr	r3, [r2, r3]
   10f7c:	str	r3, [sp, #72]	; 0x48
   10f80:	ldr	r3, [r3]
   10f84:	str	r3, [sp, #116]	; 0x74
   10f88:	beq	11888 <fputs@plt+0xc270>
   10f8c:	bl	4afc <geteuid@plt>
   10f90:	cmp	r0, #0
   10f94:	beq	10fcc <fputs@plt+0xb9b4>
   10f98:	bl	77b7c <fputs@plt+0x72564>
   10f9c:	cmp	r0, #2
   10fa0:	mvnle	ip, #0
   10fa4:	strle	ip, [sp, #68]	; 0x44
   10fa8:	bgt	1115c <fputs@plt+0xbb44>
   10fac:	ldr	r1, [sp, #72]	; 0x48
   10fb0:	ldr	r2, [sp, #116]	; 0x74
   10fb4:	ldr	r0, [sp, #68]	; 0x44
   10fb8:	ldr	r3, [r1]
   10fbc:	cmp	r2, r3
   10fc0:	bne	11884 <fputs@plt+0xc26c>
   10fc4:	add	sp, sp, #124	; 0x7c
   10fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10fcc:	ldr	r3, [pc, #2340]	; 118f8 <fputs@plt+0xc2e0>
   10fd0:	add	r3, pc, r3
   10fd4:	ldrb	r3, [r3]
   10fd8:	cmp	r3, #0
   10fdc:	beq	11198 <fputs@plt+0xbb80>
   10fe0:	mov	r0, r6
   10fe4:	bl	747a8 <fputs@plt+0x6f190>
   10fe8:	mov	r3, #0
   10fec:	str	r3, [sp, #100]	; 0x64
   10ff0:	str	r3, [sp, #104]	; 0x68
   10ff4:	str	r3, [sp, #108]	; 0x6c
   10ff8:	cmp	r0, #0
   10ffc:	addne	r5, r6, #4
   11000:	moveq	r5, r0
   11004:	bl	683a0 <fputs@plt+0x62d88>
   11008:	subs	fp, r0, #0
   1100c:	beq	111a8 <fputs@plt+0xbb90>
   11010:	cmp	r5, #0
   11014:	beq	1103c <fputs@plt+0xba24>
   11018:	ldr	r3, [r5]
   1101c:	cmp	r3, #0
   11020:	beq	1103c <fputs@plt+0xba24>
   11024:	mov	r0, r5
   11028:	mov	r1, fp
   1102c:	mov	r2, #2
   11030:	bl	75038 <fputs@plt+0x6fa20>
   11034:	cmp	r0, #0
   11038:	beq	111a0 <fputs@plt+0xbb88>
   1103c:	add	r0, sp, #100	; 0x64
   11040:	add	r1, sp, #108	; 0x6c
   11044:	mov	r2, #1
   11048:	mov	r3, #32
   1104c:	bl	6c644 <fputs@plt+0x6702c>
   11050:	cmp	r0, #0
   11054:	beq	11794 <fputs@plt+0xc17c>
   11058:	ldr	r3, [sp, #100]	; 0x64
   1105c:	mov	r2, #1
   11060:	mov	r0, r4
   11064:	strb	r2, [r3]
   11068:	ldr	r1, [sp, #100]	; 0x64
   1106c:	str	fp, [r1, #4]
   11070:	bl	10d5c <fputs@plt+0xb744>
   11074:	mov	fp, #0
   11078:	mov	r9, #1
   1107c:	add	r0, sp, #104	; 0x68
   11080:	bl	53520 <fputs@plt+0x4df08>
   11084:	ldr	r4, [sp, #104]	; 0x68
   11088:	cmp	r4, #0
   1108c:	beq	116e0 <fputs@plt+0xc0c8>
   11090:	ldr	r3, [r4]
   11094:	cmp	r3, #0
   11098:	beq	116e0 <fputs@plt+0xc0c8>
   1109c:	mov	r6, #0
   110a0:	str	r6, [sp, #112]	; 0x70
   110a4:	ldr	r1, [r4]
   110a8:	cmp	r1, r6
   110ac:	beq	11848 <fputs@plt+0xc230>
   110b0:	ldr	sl, [pc, #2116]	; 118fc <fputs@plt+0xc2e4>
   110b4:	add	lr, sp, #100	; 0x64
   110b8:	add	r2, sp, #108	; 0x6c
   110bc:	add	r4, r4, #4
   110c0:	add	sl, pc, sl
   110c4:	add	r8, sp, #112	; 0x70
   110c8:	str	lr, [sp, #60]	; 0x3c
   110cc:	str	r2, [sp, #44]	; 0x2c
   110d0:	str	fp, [sp, #68]	; 0x44
   110d4:	b	1112c <fputs@plt+0xbb14>
   110d8:	ldr	r0, [r4, #-4]
   110dc:	mov	r1, r8
   110e0:	bl	5365c <fputs@plt+0x4e044>
   110e4:	ldr	r7, [sp, #112]	; 0x70
   110e8:	mov	r1, sl
   110ec:	mov	r0, r7
   110f0:	bl	65b84 <fputs@plt+0x6056c>
   110f4:	cmp	r0, #0
   110f8:	moveq	r0, r7
   110fc:	bne	11664 <fputs@plt+0xc04c>
   11100:	bl	4e5c <free@plt>
   11104:	cmp	r4, #0
   11108:	beq	116dc <fputs@plt+0xc0c4>
   1110c:	ldr	r3, [r4]
   11110:	add	r4, r4, #4
   11114:	cmp	r3, #0
   11118:	beq	116dc <fputs@plt+0xc0c4>
   1111c:	str	r6, [sp, #112]	; 0x70
   11120:	ldr	r1, [r4, #-4]
   11124:	cmp	r1, #0
   11128:	beq	11844 <fputs@plt+0xc22c>
   1112c:	cmp	r5, #0
   11130:	beq	110d8 <fputs@plt+0xbac0>
   11134:	ldr	r3, [r5]
   11138:	cmp	r3, #0
   1113c:	beq	110d8 <fputs@plt+0xbac0>
   11140:	mov	r0, r5
   11144:	mov	r2, #2
   11148:	bl	75038 <fputs@plt+0x6fa20>
   1114c:	cmp	r0, #0
   11150:	bne	110d8 <fputs@plt+0xbac0>
   11154:	ldr	r0, [sp, #112]	; 0x70
   11158:	b	11100 <fputs@plt+0xbae8>
   1115c:	ldr	lr, [pc, #1948]	; 11900 <fputs@plt+0xc2e8>
   11160:	mov	r1, #0
   11164:	ldr	ip, [pc, #1944]	; 11904 <fputs@plt+0xc2ec>
   11168:	movw	r3, #1892	; 0x764
   1116c:	ldr	r2, [pc, #1940]	; 11908 <fputs@plt+0xc2f0>
   11170:	add	lr, pc, lr
   11174:	add	ip, pc, ip
   11178:	str	lr, [sp]
   1117c:	add	r2, pc, r2
   11180:	str	ip, [sp, #4]
   11184:	mov	r0, #3
   11188:	mvn	lr, #0
   1118c:	str	lr, [sp, #68]	; 0x44
   11190:	bl	76de4 <fputs@plt+0x717cc>
   11194:	b	10fac <fputs@plt+0xb994>
   11198:	bl	7863c <fputs@plt+0x73024>
   1119c:	b	10fe0 <fputs@plt+0xb9c8>
   111a0:	mov	r9, r0
   111a4:	b	1107c <fputs@plt+0xba64>
   111a8:	ldr	r0, [pc, #1884]	; 1190c <fputs@plt+0xc2f4>
   111ac:	movw	r1, #1766	; 0x6e6
   111b0:	ldr	r2, [pc, #1880]	; 11910 <fputs@plt+0xc2f8>
   111b4:	add	r0, pc, r0
   111b8:	add	r2, pc, r2
   111bc:	bl	76f1c <fputs@plt+0x71904>
   111c0:	mov	ip, #0
   111c4:	str	r0, [sp, #68]	; 0x44
   111c8:	str	ip, [sp, #80]	; 0x50
   111cc:	mov	r0, fp
   111d0:	bl	4e5c <free@plt>
   111d4:	ldr	r0, [sp, #104]	; 0x68
   111d8:	cmp	r0, #0
   111dc:	beq	111e4 <fputs@plt+0xbbcc>
   111e0:	bl	74690 <fputs@plt+0x6f078>
   111e4:	ldr	ip, [sp, #68]	; 0x44
   111e8:	cmp	ip, #0
   111ec:	blt	10fac <fputs@plt+0xb994>
   111f0:	ldr	ip, [sp, #80]	; 0x50
   111f4:	beq	11764 <fputs@plt+0xc14c>
   111f8:	cmp	ip, #0
   111fc:	beq	11880 <fputs@plt+0xc268>
   11200:	ldr	r1, [sp, #68]	; 0x44
   11204:	mov	r2, #32
   11208:	ldr	r3, [pc, #1796]	; 11914 <fputs@plt+0xc2fc>
   1120c:	ldr	r0, [sp, #80]	; 0x50
   11210:	add	r3, pc, r3
   11214:	add	ip, r0, r1, lsl #5
   11218:	str	ip, [sp, #60]	; 0x3c
   1121c:	bl	4a9c <qsort@plt>
   11220:	ldr	ip, [sp, #60]	; 0x3c
   11224:	ldr	lr, [sp, #80]	; 0x50
   11228:	cmp	ip, lr
   1122c:	bls	11768 <fputs@plt+0xc150>
   11230:	ldr	r3, [pc, #1760]	; 11918 <fputs@plt+0xc300>
   11234:	movw	fp, #52429	; 0xcccd
   11238:	ldr	ip, [sp, #80]	; 0x50
   1123c:	movt	fp, #52428	; 0xcccc
   11240:	ldr	r2, [sp, #80]	; 0x50
   11244:	add	r3, pc, r3
   11248:	add	sl, ip, #64	; 0x40
   1124c:	ldr	ip, [sp, #60]	; 0x3c
   11250:	add	r2, r2, #32
   11254:	ldrb	r3, [r3]
   11258:	str	r2, [sp, #64]	; 0x40
   1125c:	rsb	r2, r2, #31
   11260:	ldr	r9, [sp, #64]	; 0x40
   11264:	add	r2, ip, r2
   11268:	bic	r2, r2, #31
   1126c:	mov	r4, #4
   11270:	add	r2, sl, r2
   11274:	str	r3, [sp, #44]	; 0x2c
   11278:	str	r2, [sp, #48]	; 0x30
   1127c:	mov	r3, fp
   11280:	ldr	r2, [pc, #1684]	; 1191c <fputs@plt+0xc304>
   11284:	mov	fp, r9
   11288:	mov	r7, r4
   1128c:	mov	r8, #0
   11290:	mov	r5, #6
   11294:	mov	r6, #5
   11298:	mov	r9, r3
   1129c:	add	r2, pc, r2
   112a0:	str	r2, [sp, #56]	; 0x38
   112a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   112a8:	bl	4fc4 <strlen@plt>
   112ac:	ldrb	r3, [fp, #-32]	; 0xffffffe0
   112b0:	ldr	sl, [fp, #-24]	; 0xffffffe8
   112b4:	cmp	r3, #0
   112b8:	movne	r3, #7
   112bc:	moveq	r3, #0
   112c0:	add	r0, r3, r0
   112c4:	cmp	r7, r0
   112c8:	movcc	r7, r0
   112cc:	subs	r0, sl, #0
   112d0:	beq	112d8 <fputs@plt+0xbcc0>
   112d4:	bl	4fc4 <strlen@plt>
   112d8:	ldr	r3, [fp, #-16]
   112dc:	cmp	r6, r0
   112e0:	movcc	r6, r0
   112e4:	mov	r0, #1
   112e8:	umull	r1, r3, r9, r3
   112ec:	lsrs	r3, r3, #3
   112f0:	beq	11304 <fputs@plt+0xbcec>
   112f4:	umull	r2, r3, r9, r3
   112f8:	add	r0, r0, #1
   112fc:	lsrs	r3, r3, #3
   11300:	bne	112f4 <fputs@plt+0xbcdc>
   11304:	ldr	r3, [fp, #-12]
   11308:	cmp	r5, r0
   1130c:	movcc	r5, r0
   11310:	mov	r0, #1
   11314:	umull	ip, r3, r9, r3
   11318:	lsrs	r3, r3, #3
   1131c:	beq	11330 <fputs@plt+0xbd18>
   11320:	umull	lr, r3, r9, r3
   11324:	add	r0, r0, #1
   11328:	lsrs	r3, r3, #3
   1132c:	bne	11320 <fputs@plt+0xbd08>
   11330:	ldr	r2, [sp, #44]	; 0x2c
   11334:	cmp	r4, r0
   11338:	movcc	r4, r0
   1133c:	cmp	r2, #0
   11340:	bne	11358 <fputs@plt+0xbd40>
   11344:	mov	r0, sl
   11348:	ldr	r1, [sp, #56]	; 0x38
   1134c:	bl	65b84 <fputs@plt+0x6056c>
   11350:	cmp	r0, #0
   11354:	moveq	r8, #2
   11358:	ldr	r3, [sp, #48]	; 0x30
   1135c:	add	fp, fp, #32
   11360:	cmp	fp, r3
   11364:	bne	112a4 <fputs@plt+0xbc8c>
   11368:	ldr	r3, [pc, #1456]	; 11920 <fputs@plt+0xc308>
   1136c:	str	r8, [sp, #44]	; 0x2c
   11370:	add	r3, pc, r3
   11374:	ldrb	r3, [r3]
   11378:	cmp	r3, #0
   1137c:	bne	113ec <fputs@plt+0xbdd4>
   11380:	cmp	r8, #0
   11384:	bne	117b0 <fputs@plt+0xc198>
   11388:	ldr	r1, [pc, #1428]	; 11924 <fputs@plt+0xc30c>
   1138c:	mov	r0, #1
   11390:	ldr	r3, [pc, #1424]	; 11928 <fputs@plt+0xc310>
   11394:	mov	r2, r7
   11398:	add	r1, pc, r1
   1139c:	ldr	ip, [pc, #1416]	; 1192c <fputs@plt+0xc314>
   113a0:	add	r3, pc, r3
   113a4:	str	r1, [sp, #12]
   113a8:	str	r3, [sp, #20]
   113ac:	add	ip, pc, ip
   113b0:	ldr	r1, [pc, #1400]	; 11930 <fputs@plt+0xc318>
   113b4:	ldr	r3, [pc, #1400]	; 11934 <fputs@plt+0xc31c>
   113b8:	str	ip, [sp, #4]
   113bc:	add	r1, pc, r1
   113c0:	str	r6, [sp]
   113c4:	add	r3, pc, r3
   113c8:	str	r5, [sp, #8]
   113cc:	str	r4, [sp, #16]
   113d0:	bl	4c94 <__printf_chk@plt>
   113d4:	ldr	ip, [sp, #60]	; 0x3c
   113d8:	ldr	lr, [sp, #80]	; 0x50
   113dc:	cmp	ip, lr
   113e0:	bls	115b8 <fputs@plt+0xbfa0>
   113e4:	add	r2, lr, #32
   113e8:	str	r2, [sp, #64]	; 0x40
   113ec:	ldr	ip, [pc, #1348]	; 11938 <fputs@plt+0xc320>
   113f0:	ldr	r8, [sp, #64]	; 0x40
   113f4:	add	ip, pc, ip
   113f8:	str	ip, [sp, #48]	; 0x30
   113fc:	ldr	ip, [pc, #1336]	; 1193c <fputs@plt+0xc324>
   11400:	str	r4, [sp, #56]	; 0x38
   11404:	add	ip, pc, ip
   11408:	str	ip, [sp, #76]	; 0x4c
   1140c:	ldr	ip, [pc, #1324]	; 11940 <fputs@plt+0xc328>
   11410:	str	r5, [sp, #64]	; 0x40
   11414:	add	ip, pc, ip
   11418:	str	ip, [sp, #52]	; 0x34
   1141c:	ldr	ip, [pc, #1312]	; 11944 <fputs@plt+0xc32c>
   11420:	add	ip, pc, ip
   11424:	str	ip, [sp, #84]	; 0x54
   11428:	ldr	ip, [pc, #1304]	; 11948 <fputs@plt+0xc330>
   1142c:	add	ip, pc, ip
   11430:	str	ip, [sp, #88]	; 0x58
   11434:	ldr	ip, [pc, #1296]	; 1194c <fputs@plt+0xc334>
   11438:	add	ip, pc, ip
   1143c:	str	ip, [sp, #92]	; 0x5c
   11440:	b	114b4 <fputs@plt+0xbe9c>
   11444:	cmp	r3, #0
   11448:	sub	r2, r7, #7
   1144c:	beq	11740 <fputs@plt+0xc128>
   11450:	ldr	r1, [r8, #-24]	; 0xffffffe8
   11454:	cmp	r1, #0
   11458:	beq	11734 <fputs@plt+0xc11c>
   1145c:	ldr	ip, [sp, #64]	; 0x40
   11460:	mov	r0, #1
   11464:	str	sl, [sp]
   11468:	str	r6, [sp, #4]
   1146c:	str	ip, [sp, #20]
   11470:	str	r1, [sp, #8]
   11474:	str	fp, [sp, #12]
   11478:	str	r4, [sp, #16]
   1147c:	ldr	ip, [sp, #56]	; 0x38
   11480:	ldr	r1, [r8, #-16]
   11484:	str	r9, [sp, #28]
   11488:	str	ip, [sp, #32]
   1148c:	str	r1, [sp, #24]
   11490:	ldr	ip, [r8, #-12]
   11494:	ldr	r1, [pc, #1204]	; 11950 <fputs@plt+0xc338>
   11498:	str	ip, [sp, #36]	; 0x24
   1149c:	add	r1, pc, r1
   114a0:	bl	4c94 <__printf_chk@plt>
   114a4:	ldr	ip, [sp, #60]	; 0x3c
   114a8:	cmp	ip, r8
   114ac:	add	r8, r8, #32
   114b0:	bls	115b8 <fputs@plt+0xbfa0>
   114b4:	ldr	r9, [r8, #-24]	; 0xffffffe8
   114b8:	ldr	r1, [sp, #48]	; 0x30
   114bc:	mov	r0, r9
   114c0:	bl	65b84 <fputs@plt+0x6056c>
   114c4:	subs	sl, r0, #0
   114c8:	bne	115f8 <fputs@plt+0xbfe0>
   114cc:	mov	r0, r9
   114d0:	ldr	r1, [sp, #76]	; 0x4c
   114d4:	bl	65b84 <fputs@plt+0x6056c>
   114d8:	cmp	r0, #0
   114dc:	beq	116f0 <fputs@plt+0xc0d8>
   114e0:	ldr	fp, [sp, #52]	; 0x34
   114e4:	mov	r5, sl
   114e8:	mov	sl, fp
   114ec:	ldr	r3, [r8, #-16]
   114f0:	ldr	r9, [pc, #1116]	; 11954 <fputs@plt+0xc33c>
   114f4:	cmp	r3, #0
   114f8:	add	r9, pc, r9
   114fc:	mov	r4, r9
   11500:	bne	11630 <fputs@plt+0xc018>
   11504:	ldr	ip, [sp, #44]	; 0x2c
   11508:	cmp	ip, #0
   1150c:	beq	11538 <fputs@plt+0xbf20>
   11510:	ldr	r3, [pc, #1088]	; 11958 <fputs@plt+0xc340>
   11514:	cmp	r5, #0
   11518:	add	r3, pc, r3
   1151c:	bne	1171c <fputs@plt+0xc104>
   11520:	ldr	r1, [pc, #1076]	; 1195c <fputs@plt+0xc344>
   11524:	mov	r0, #1
   11528:	str	fp, [sp]
   1152c:	mov	r2, sl
   11530:	add	r1, pc, r1
   11534:	bl	4c94 <__printf_chk@plt>
   11538:	ldrb	r3, [r8, #-32]	; 0xffffffe0
   1153c:	cmp	r3, #0
   11540:	ldr	r3, [r8, #-28]	; 0xffffffe4
   11544:	bne	11444 <fputs@plt+0xbe2c>
   11548:	cmp	r3, #0
   1154c:	beq	11758 <fputs@plt+0xc140>
   11550:	ldr	r2, [r8, #-24]	; 0xffffffe8
   11554:	cmp	r2, #0
   11558:	beq	1174c <fputs@plt+0xc134>
   1155c:	ldr	ip, [sp, #64]	; 0x40
   11560:	mov	r0, #1
   11564:	str	r2, [sp, #8]
   11568:	mov	r2, r7
   1156c:	str	sl, [sp]
   11570:	str	ip, [sp, #20]
   11574:	str	r6, [sp, #4]
   11578:	str	fp, [sp, #12]
   1157c:	str	r4, [sp, #16]
   11580:	ldr	ip, [sp, #56]	; 0x38
   11584:	ldr	r1, [r8, #-16]
   11588:	str	r9, [sp, #28]
   1158c:	str	ip, [sp, #32]
   11590:	str	r1, [sp, #24]
   11594:	ldr	ip, [r8, #-12]
   11598:	ldr	r1, [pc, #960]	; 11960 <fputs@plt+0xc348>
   1159c:	str	ip, [sp, #36]	; 0x24
   115a0:	add	r1, pc, r1
   115a4:	bl	4c94 <__printf_chk@plt>
   115a8:	ldr	ip, [sp, #60]	; 0x3c
   115ac:	cmp	ip, r8
   115b0:	add	r8, r8, #32
   115b4:	bhi	114b4 <fputs@plt+0xbe9c>
   115b8:	ldr	r3, [pc, #932]	; 11964 <fputs@plt+0xc34c>
   115bc:	add	r3, pc, r3
   115c0:	ldrb	r3, [r3]
   115c4:	cmp	r3, #0
   115c8:	bne	115e0 <fputs@plt+0xbfc8>
   115cc:	ldr	r1, [pc, #916]	; 11968 <fputs@plt+0xc350>
   115d0:	mov	r0, #1
   115d4:	ldr	r2, [sp, #68]	; 0x44
   115d8:	add	r1, pc, r1
   115dc:	bl	4c94 <__printf_chk@plt>
   115e0:	ldr	r0, [sp, #80]	; 0x50
   115e4:	ldr	r1, [sp, #68]	; 0x44
   115e8:	bl	970c <fputs@plt+0x40f4>
   115ec:	mov	ip, #0
   115f0:	str	ip, [sp, #68]	; 0x44
   115f4:	b	10fac <fputs@plt+0xb994>
   115f8:	bl	6e34c <fputs@plt+0x68d34>
   115fc:	ldr	sl, [pc, #872]	; 1196c <fputs@plt+0xc354>
   11600:	add	sl, pc, sl
   11604:	cmp	r0, #0
   11608:	ldreq	sl, [pc, #864]	; 11970 <fputs@plt+0xc358>
   1160c:	addeq	sl, pc, sl
   11610:	bl	6e34c <fputs@plt+0x68d34>
   11614:	ldr	fp, [pc, #856]	; 11974 <fputs@plt+0xc35c>
   11618:	mov	r5, #1
   1161c:	add	fp, pc, fp
   11620:	cmp	r0, #0
   11624:	ldreq	fp, [pc, #844]	; 11978 <fputs@plt+0xc360>
   11628:	addeq	fp, pc, fp
   1162c:	b	114ec <fputs@plt+0xbed4>
   11630:	bl	6e34c <fputs@plt+0x68d34>
   11634:	ldr	r4, [pc, #832]	; 1197c <fputs@plt+0xc364>
   11638:	add	r4, pc, r4
   1163c:	cmp	r0, #0
   11640:	ldreq	r4, [pc, #824]	; 11980 <fputs@plt+0xc368>
   11644:	addeq	r4, pc, r4
   11648:	bl	6e34c <fputs@plt+0x68d34>
   1164c:	ldr	r9, [pc, #816]	; 11984 <fputs@plt+0xc36c>
   11650:	add	r9, pc, r9
   11654:	cmp	r0, #0
   11658:	ldreq	r9, [pc, #808]	; 11988 <fputs@plt+0xc370>
   1165c:	addeq	r9, pc, r9
   11660:	b	11504 <fputs@plt+0xbeec>
   11664:	add	r7, r9, #1
   11668:	add	r0, sp, #100	; 0x64
   1166c:	add	r1, sp, #108	; 0x6c
   11670:	mov	r3, #32
   11674:	mov	r2, r7
   11678:	bl	6c644 <fputs@plt+0x6702c>
   1167c:	cmp	r0, #0
   11680:	beq	117d8 <fputs@plt+0xc1c0>
   11684:	ldr	r2, [sp, #100]	; 0x64
   11688:	lsl	r3, r9, #5
   1168c:	strb	r6, [r2, r9, lsl #5]
   11690:	ldr	ip, [sp, #100]	; 0x64
   11694:	ldr	r0, [r4, #-4]
   11698:	add	fp, ip, r3
   1169c:	str	r3, [sp, #40]	; 0x28
   116a0:	bl	54ec <__strdup@plt>
   116a4:	ldr	r3, [sp, #40]	; 0x28
   116a8:	ldr	r2, [sp, #100]	; 0x64
   116ac:	add	r1, r2, r3
   116b0:	str	r0, [fp, #4]
   116b4:	ldr	r3, [r1, #4]
   116b8:	cmp	r3, #0
   116bc:	beq	11818 <fputs@plt+0xc200>
   116c0:	mov	r0, #0
   116c4:	bl	10d5c <fputs@plt+0xb744>
   116c8:	ldr	r0, [sp, #112]	; 0x70
   116cc:	mov	r9, r7
   116d0:	bl	4e5c <free@plt>
   116d4:	cmp	r4, #0
   116d8:	bne	1110c <fputs@plt+0xbaf4>
   116dc:	ldr	fp, [sp, #68]	; 0x44
   116e0:	ldr	ip, [sp, #100]	; 0x64
   116e4:	str	r9, [sp, #68]	; 0x44
   116e8:	str	ip, [sp, #80]	; 0x50
   116ec:	b	111cc <fputs@plt+0xbbb4>
   116f0:	bl	6e34c <fputs@plt+0x68d34>
   116f4:	ldr	sl, [pc, #656]	; 1198c <fputs@plt+0xc374>
   116f8:	mov	r5, #1
   116fc:	add	sl, pc, sl
   11700:	cmp	r0, #0
   11704:	ldreq	sl, [sp, #92]	; 0x5c
   11708:	bl	6e34c <fputs@plt+0x68d34>
   1170c:	cmp	r0, #0
   11710:	beq	1172c <fputs@plt+0xc114>
   11714:	ldr	fp, [sp, #88]	; 0x58
   11718:	b	114ec <fputs@plt+0xbed4>
   1171c:	mov	r0, #5
   11720:	bl	6b9e0 <fputs@plt+0x663c8>
   11724:	mov	r3, r0
   11728:	b	11520 <fputs@plt+0xbf08>
   1172c:	ldr	fp, [sp, #84]	; 0x54
   11730:	b	114ec <fputs@plt+0xbed4>
   11734:	ldr	r1, [pc, #596]	; 11990 <fputs@plt+0xc378>
   11738:	add	r1, pc, r1
   1173c:	b	1145c <fputs@plt+0xbe44>
   11740:	ldr	r3, [pc, #588]	; 11994 <fputs@plt+0xc37c>
   11744:	add	r3, pc, r3
   11748:	b	11450 <fputs@plt+0xbe38>
   1174c:	ldr	r2, [pc, #580]	; 11998 <fputs@plt+0xc380>
   11750:	add	r2, pc, r2
   11754:	b	1155c <fputs@plt+0xbf44>
   11758:	ldr	r3, [pc, #572]	; 1199c <fputs@plt+0xc384>
   1175c:	add	r3, pc, r3
   11760:	b	11550 <fputs@plt+0xbf38>
   11764:	str	ip, [sp, #60]	; 0x3c
   11768:	ldr	r3, [pc, #560]	; 119a0 <fputs@plt+0xc388>
   1176c:	add	r3, pc, r3
   11770:	ldrb	r3, [r3]
   11774:	cmp	r3, #0
   11778:	bne	115b8 <fputs@plt+0xbfa0>
   1177c:	mov	r4, #4
   11780:	str	r3, [sp, #44]	; 0x2c
   11784:	mov	r7, r4
   11788:	mov	r6, #5
   1178c:	mov	r5, #6
   11790:	b	11388 <fputs@plt+0xbd70>
   11794:	ldr	r0, [pc, #520]	; 119a4 <fputs@plt+0xc38c>
   11798:	movw	r1, #1770	; 0x6ea
   1179c:	ldr	r2, [pc, #516]	; 119a8 <fputs@plt+0xc390>
   117a0:	add	r0, pc, r0
   117a4:	add	r2, pc, r2
   117a8:	bl	76f1c <fputs@plt+0x71904>
   117ac:	b	111c0 <fputs@plt+0xbba8>
   117b0:	ldr	ip, [sp, #52]	; 0x34
   117b4:	mov	r1, #1
   117b8:	ldr	r3, [pc, #492]	; 119ac <fputs@plt+0xc394>
   117bc:	mov	r2, #2
   117c0:	ldr	r0, [pc, #488]	; 119b0 <fputs@plt+0xc398>
   117c4:	ldr	r3, [ip, r3]
   117c8:	add	r0, pc, r0
   117cc:	ldr	r3, [r3]
   117d0:	bl	51bc <fwrite@plt>
   117d4:	b	11388 <fputs@plt+0xbd70>
   117d8:	mov	r1, r9
   117dc:	ldr	r0, [sp, #100]	; 0x64
   117e0:	ldr	fp, [sp, #68]	; 0x44
   117e4:	bl	970c <fputs@plt+0x40f4>
   117e8:	ldr	r0, [pc, #452]	; 119b4 <fputs@plt+0xc39c>
   117ec:	movw	r1, #1793	; 0x701
   117f0:	ldr	r2, [pc, #448]	; 119b8 <fputs@plt+0xc3a0>
   117f4:	add	r0, pc, r0
   117f8:	add	r2, pc, r2
   117fc:	bl	76f1c <fputs@plt+0x71904>
   11800:	str	r0, [sp, #68]	; 0x44
   11804:	mov	ip, #0
   11808:	ldr	r0, [sp, #112]	; 0x70
   1180c:	str	ip, [sp, #80]	; 0x50
   11810:	bl	4e5c <free@plt>
   11814:	b	111cc <fputs@plt+0xbbb4>
   11818:	mov	r0, r2
   1181c:	mov	r1, r9
   11820:	ldr	fp, [sp, #68]	; 0x44
   11824:	bl	970c <fputs@plt+0x40f4>
   11828:	ldr	r0, [pc, #396]	; 119bc <fputs@plt+0xc3a4>
   1182c:	movw	r1, #1800	; 0x708
   11830:	ldr	r2, [pc, #392]	; 119c0 <fputs@plt+0xc3a8>
   11834:	add	r0, pc, r0
   11838:	add	r2, pc, r2
   1183c:	bl	76f1c <fputs@plt+0x71904>
   11840:	b	11800 <fputs@plt+0xc1e8>
   11844:	ldr	fp, [sp, #68]	; 0x44
   11848:	bl	5628 <fputs@plt+0x10>
   1184c:	ldr	r7, [sp, #112]	; 0x70
   11850:	mov	r3, r0
   11854:	mov	r0, r7
   11858:	mov	r4, r3
   1185c:	bl	4e5c <free@plt>
   11860:	mov	r0, fp
   11864:	bl	4e5c <free@plt>
   11868:	ldr	r0, [sp, #104]	; 0x68
   1186c:	cmp	r0, #0
   11870:	beq	11878 <fputs@plt+0xc260>
   11874:	bl	74690 <fputs@plt+0x6f078>
   11878:	mov	r0, r4
   1187c:	bl	54f8 <_Unwind_Resume@plt>
   11880:	bl	5658 <fputs@plt+0x40>
   11884:	bl	524c <__stack_chk_fail@plt>
   11888:	ldr	r0, [pc, #308]	; 119c4 <fputs@plt+0xc3ac>
   1188c:	movw	r2, #1889	; 0x761
   11890:	ldr	r1, [pc, #304]	; 119c8 <fputs@plt+0xc3b0>
   11894:	ldr	r3, [pc, #304]	; 119cc <fputs@plt+0xc3b4>
   11898:	add	r0, pc, r0
   1189c:	add	r1, pc, r1
   118a0:	add	r3, pc, r3
   118a4:	bl	76bb0 <fputs@plt+0x71598>
   118a8:	mov	r4, r0
   118ac:	mov	fp, #0
   118b0:	b	11860 <fputs@plt+0xc248>
   118b4:	mov	r4, r0
   118b8:	b	11860 <fputs@plt+0xc248>
   118bc:	ldr	fp, [sp, #68]	; 0x44
   118c0:	mov	r3, r0
   118c4:	ldr	r7, [sp, #112]	; 0x70
   118c8:	b	11854 <fputs@plt+0xc23c>
   118cc:	b	118a8 <fputs@plt+0xc290>
   118d0:	b	118bc <fputs@plt+0xc2a4>
   118d4:	b	118c0 <fputs@plt+0xc2a8>
   118d8:	b	118bc <fputs@plt+0xc2a4>
   118dc:	b	118bc <fputs@plt+0xc2a4>
   118e0:	ldr	fp, [sp, #68]	; 0x44
   118e4:	mov	r3, r0
   118e8:	b	11854 <fputs@plt+0xc23c>
   118ec:	b	118c0 <fputs@plt+0xc2a8>
   118f0:	andeq	pc, r9, r4, lsl ip	; <UNPREDICTABLE>
   118f4:	andeq	r0, r0, r0, asr #8
   118f8:	andeq	r0, sl, ip, asr #9
   118fc:	andeq	r0, r7, r0, ror #20
   11900:	andeq	r5, r7, r0, lsl r4
   11904:	muleq	r7, ip, r9
   11908:	andeq	pc, r6, r0, lsl #14
   1190c:	andeq	pc, r6, r8, asr #13
   11910:	andeq	r5, r7, r0, lsl r3
   11914:			; <UNDEFINED> instruction: 0xffffe05c
   11918:	andeq	r0, sl, sp, lsl #4
   1191c:	andeq	pc, r6, r0, lsl #22
   11920:	andeq	r0, sl, sp, lsr #2
   11924:			; <UNDEFINED> instruction: 0x000707bc
   11928:			; <UNDEFINED> instruction: 0x000707bc
   1192c:	andeq	r0, r7, r0, lsr #15
   11930:	andeq	r0, r7, r0, ror r7
   11934:	andeq	r0, r7, r0, lsl #15
   11938:	andeq	r0, r7, r0, ror r7
   1193c:	muleq	r6, r8, r9
   11940:	andeq	r9, r7, ip, rrx
   11944:	andeq	r9, r7, r0, rrx
   11948:	ldrdeq	pc, [r6], -r8
   1194c:	andeq	r9, r7, r8, asr #32
   11950:	ldrdeq	r0, [r7], -ip
   11954:	andeq	r8, r7, r8, lsl #31
   11958:	andeq	r0, r8, ip, asr #17
   1195c:	andeq	r0, r7, r0, asr #12
   11960:	strdeq	r0, [r7], -ip
   11964:	andeq	pc, r9, r1, ror #29
   11968:	andeq	r0, r7, r0, ror #11
   1196c:	andeq	pc, r6, r0, lsr #28
   11970:	andeq	r8, r7, r4, ror lr
   11974:	andeq	pc, r6, r8, ror #27
   11978:	andeq	r8, r7, r8, asr lr
   1197c:	andeq	pc, r6, r8, ror #27
   11980:	andeq	r8, r7, ip, lsr lr
   11984:			; <UNDEFINED> instruction: 0x0006fdb4
   11988:	andeq	r8, r7, r4, lsr #28
   1198c:	andeq	r0, r7, ip, lsl #8
   11990:	andeq	pc, r6, r8, asr #17
   11994:			; <UNDEFINED> instruction: 0x0006f8bc
   11998:			; <UNDEFINED> instruction: 0x0006f8b0
   1199c:	andeq	pc, r6, r4, lsr #17
   119a0:	andeq	pc, r9, r1, lsr sp	; <UNPREDICTABLE>
   119a4:	ldrdeq	pc, [r6], -ip
   119a8:	andeq	r4, r7, r4, lsr #26
   119ac:	andeq	r0, r0, r4, ror #8
   119b0:			; <UNDEFINED> instruction: 0x00082cb4
   119b4:	andeq	pc, r6, r8, lsl #1
   119b8:	ldrdeq	r4, [r7], -r0
   119bc:	andeq	pc, r6, r8, asr #32
   119c0:	muleq	r7, r0, ip
   119c4:	andeq	r9, r7, r0, ror r4
   119c8:	andeq	lr, r6, r0, ror #31
   119cc:	andeq	r5, r7, r0, ror #3
   119d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119d4:	sub	sp, sp, #116	; 0x74
   119d8:	ldr	lr, [pc, #1084]	; 11e1c <fputs@plt+0xc804>
   119dc:	mov	r7, r1
   119e0:	ldr	ip, [pc, #1080]	; 11e20 <fputs@plt+0xc808>
   119e4:	mov	r4, r2
   119e8:	add	lr, pc, lr
   119ec:	ldr	r5, [sp, #152]	; 0x98
   119f0:	ldr	r1, [sp, #156]	; 0x9c
   119f4:	subs	r6, r0, #0
   119f8:	ldr	ip, [lr, ip]
   119fc:	mov	r2, lr
   11a00:	mov	r8, r3
   11a04:	str	r5, [sp, #48]	; 0x30
   11a08:	mov	r3, #0
   11a0c:	str	r1, [sp, #32]
   11a10:	ldr	r2, [ip]
   11a14:	str	ip, [sp, #28]
   11a18:	str	r3, [sp, #40]	; 0x28
   11a1c:	str	r3, [sp, #52]	; 0x34
   11a20:	str	r2, [sp, #108]	; 0x6c
   11a24:	str	r3, [sp, #56]	; 0x38
   11a28:	str	r3, [sp, #60]	; 0x3c
   11a2c:	str	r3, [sp, #44]	; 0x2c
   11a30:	beq	11dcc <fputs@plt+0xc7b4>
   11a34:	cmp	r8, #0
   11a38:	beq	11d94 <fputs@plt+0xc77c>
   11a3c:	ldr	r1, [sp, #32]
   11a40:	cmp	r1, #0
   11a44:	beq	11df4 <fputs@plt+0xc7dc>
   11a48:	ldr	r3, [pc, #980]	; 11e24 <fputs@plt+0xc80c>
   11a4c:	add	r2, sp, #52	; 0x34
   11a50:	ldr	ip, [pc, #976]	; 11e28 <fputs@plt+0xc810>
   11a54:	add	r1, sp, #40	; 0x28
   11a58:	add	r3, pc, r3
   11a5c:	str	r2, [sp, #20]
   11a60:	str	r3, [sp, #4]
   11a64:	add	ip, pc, ip
   11a68:	ldr	r2, [pc, #956]	; 11e2c <fputs@plt+0xc814>
   11a6c:	ldr	r3, [pc, #956]	; 11e30 <fputs@plt+0xc818>
   11a70:	add	r2, pc, r2
   11a74:	str	ip, [sp]
   11a78:	add	r3, pc, r3
   11a7c:	bl	3a4bc <fputs@plt+0x34ea4>
   11a80:	cmp	r0, #0
   11a84:	blt	11ccc <fputs@plt+0xc6b4>
   11a88:	ldr	r3, [pc, #932]	; 11e34 <fputs@plt+0xc81c>
   11a8c:	add	r2, sp, #52	; 0x34
   11a90:	ldr	r0, [sp, #40]	; 0x28
   11a94:	add	r3, pc, r3
   11a98:	str	r2, [sp, #20]
   11a9c:	ldr	r1, [r3]
   11aa0:	bl	3d778 <fputs@plt+0x38160>
   11aa4:	cmp	r0, #0
   11aa8:	blt	11ccc <fputs@plt+0xc6b4>
   11aac:	add	r2, sp, #52	; 0x34
   11ab0:	add	ip, sp, #44	; 0x2c
   11ab4:	str	r2, [sp, #20]
   11ab8:	mov	r0, r6
   11abc:	str	r2, [sp]
   11ac0:	mov	r3, #0
   11ac4:	ldr	r1, [sp, #40]	; 0x28
   11ac8:	mov	r2, #0
   11acc:	str	ip, [sp, #4]
   11ad0:	bl	2c7f0 <fputs@plt+0x271d8>
   11ad4:	subs	r6, r0, #0
   11ad8:	blt	11c74 <fputs@plt+0xc65c>
   11adc:	ldr	r2, [pc, #852]	; 11e38 <fputs@plt+0xc820>
   11ae0:	mov	r1, #97	; 0x61
   11ae4:	ldr	r0, [sp, #44]	; 0x2c
   11ae8:	add	r2, pc, r2
   11aec:	bl	3f800 <fputs@plt+0x3a1e8>
   11af0:	cmp	r0, #0
   11af4:	blt	11d2c <fputs@plt+0xc714>
   11af8:	mov	r9, #44	; 0x2c
   11afc:	ldr	sl, [pc, #824]	; 11e3c <fputs@plt+0xc824>
   11b00:	mul	r9, r9, r5
   11b04:	ldr	r3, [pc, #820]	; 11e40 <fputs@plt+0xc828>
   11b08:	ldr	r2, [pc, #820]	; 11e44 <fputs@plt+0xc82c>
   11b0c:	add	r6, sp, #64	; 0x40
   11b10:	add	sl, pc, sl
   11b14:	add	r3, pc, r3
   11b18:	add	r1, sp, #48	; 0x30
   11b1c:	add	r2, pc, r2
   11b20:	str	r3, [sp, #16]
   11b24:	str	r1, [sp, #24]
   11b28:	str	r2, [sp, #36]	; 0x24
   11b2c:	mov	r1, r6
   11b30:	ldr	r0, [sp, #44]	; 0x2c
   11b34:	bl	4d9a8 <fputs@plt+0x48390>
   11b38:	cmp	r0, #0
   11b3c:	ble	11c48 <fputs@plt+0xc630>
   11b40:	ldr	r1, [sp, #68]	; 0x44
   11b44:	str	r7, [sp, #64]	; 0x40
   11b48:	cmp	r1, #0
   11b4c:	beq	11d54 <fputs@plt+0xc73c>
   11b50:	cmp	r4, #0
   11b54:	beq	11b78 <fputs@plt+0xc560>
   11b58:	ldr	r3, [r4]
   11b5c:	cmp	r3, #0
   11b60:	beq	11b78 <fputs@plt+0xc560>
   11b64:	mov	r0, r4
   11b68:	mov	r2, #2
   11b6c:	bl	75038 <fputs@plt+0x6fa20>
   11b70:	cmp	r0, #0
   11b74:	beq	11b2c <fputs@plt+0xc514>
   11b78:	ldr	fp, [sl]
   11b7c:	cmp	fp, #0
   11b80:	beq	11bac <fputs@plt+0xc594>
   11b84:	mov	r1, #46	; 0x2e
   11b88:	ldr	r0, [sp, #68]	; 0x44
   11b8c:	bl	4d84 <strrchr@plt>
   11b90:	subs	r1, r0, #0
   11b94:	beq	11b2c <fputs@plt+0xc514>
   11b98:	mov	r0, fp
   11b9c:	add	r1, r1, #1
   11ba0:	bl	745c0 <fputs@plt+0x6efa8>
   11ba4:	cmp	r0, #0
   11ba8:	beq	11b2c <fputs@plt+0xc514>
   11bac:	ldr	r1, [sp, #16]
   11bb0:	ldrb	r3, [r1]
   11bb4:	cmp	r3, #0
   11bb8:	bne	11bec <fputs@plt+0xc5d4>
   11bbc:	ldr	r3, [sp, #96]	; 0x60
   11bc0:	cmp	r3, #0
   11bc4:	bne	11bec <fputs@plt+0xc5d4>
   11bc8:	ldr	r0, [sp, #80]	; 0x50
   11bcc:	ldr	r1, [sp, #36]	; 0x24
   11bd0:	bl	557c <strcmp@plt>
   11bd4:	cmp	r0, #0
   11bd8:	beq	11b2c <fputs@plt+0xc514>
   11bdc:	ldr	r3, [sp, #88]	; 0x58
   11be0:	ldrb	r3, [r3]
   11be4:	cmp	r3, #0
   11be8:	bne	11b2c <fputs@plt+0xc514>
   11bec:	add	r5, r5, #1
   11bf0:	mov	r0, r8
   11bf4:	add	r1, sp, #48	; 0x30
   11bf8:	mov	r3, #44	; 0x2c
   11bfc:	mov	r2, r5
   11c00:	bl	6bfc8 <fputs@plt+0x669b0>
   11c04:	cmp	r0, #0
   11c08:	beq	11d38 <fputs@plt+0xc720>
   11c0c:	mov	lr, r6
   11c10:	ldr	ip, [r8]
   11c14:	ldm	lr!, {r0, r1, r2, r3}
   11c18:	add	ip, ip, r9
   11c1c:	add	r9, r9, #44	; 0x2c
   11c20:	stmia	ip!, {r0, r1, r2, r3}
   11c24:	ldm	lr!, {r0, r1, r2, r3}
   11c28:	stmia	ip!, {r0, r1, r2, r3}
   11c2c:	ldm	lr, {r0, r1, r2}
   11c30:	stm	ip, {r0, r1, r2}
   11c34:	mov	r1, r6
   11c38:	ldr	r0, [sp, #44]	; 0x2c
   11c3c:	bl	4d9a8 <fputs@plt+0x48390>
   11c40:	cmp	r0, #0
   11c44:	bgt	11b40 <fputs@plt+0xc528>
   11c48:	bne	11d2c <fputs@plt+0xc714>
   11c4c:	ldr	r0, [sp, #44]	; 0x2c
   11c50:	bl	3f228 <fputs@plt+0x39c10>
   11c54:	cmp	r0, #0
   11c58:	blt	11d2c <fputs@plt+0xc714>
   11c5c:	ldr	r3, [sp, #44]	; 0x2c
   11c60:	mov	r2, #0
   11c64:	str	r2, [sp, #44]	; 0x2c
   11c68:	ldr	r2, [sp, #32]
   11c6c:	str	r3, [r2]
   11c70:	b	11c94 <fputs@plt+0xc67c>
   11c74:	bl	77b7c <fputs@plt+0x72564>
   11c78:	cmp	r0, #2
   11c7c:	bgt	11ce8 <fputs@plt+0xc6d0>
   11c80:	mov	r5, r6
   11c84:	ldr	r0, [sp, #44]	; 0x2c
   11c88:	cmp	r0, #0
   11c8c:	beq	11c94 <fputs@plt+0xc67c>
   11c90:	bl	3a9b0 <fputs@plt+0x35398>
   11c94:	ldr	r0, [sp, #20]
   11c98:	bl	30414 <fputs@plt+0x2adfc>
   11c9c:	ldr	r0, [sp, #40]	; 0x28
   11ca0:	cmp	r0, #0
   11ca4:	beq	11cac <fputs@plt+0xc694>
   11ca8:	bl	3a9b0 <fputs@plt+0x35398>
   11cac:	ldr	r1, [sp, #28]
   11cb0:	mov	r0, r5
   11cb4:	ldr	r2, [sp, #108]	; 0x6c
   11cb8:	ldr	r3, [r1]
   11cbc:	cmp	r2, r3
   11cc0:	bne	11d90 <fputs@plt+0xc778>
   11cc4:	add	sp, sp, #116	; 0x74
   11cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ccc:	add	r3, sp, #52	; 0x34
   11cd0:	str	r3, [sp, #20]
   11cd4:	bl	4d93c <fputs@plt+0x48324>
   11cd8:	add	r1, sp, #52	; 0x34
   11cdc:	mov	r5, r0
   11ce0:	str	r1, [sp, #20]
   11ce4:	b	11c84 <fputs@plt+0xc66c>
   11ce8:	ldr	r0, [sp, #20]
   11cec:	mov	r1, r6
   11cf0:	bl	308e8 <fputs@plt+0x2b2d0>
   11cf4:	ldr	r2, [pc, #332]	; 11e48 <fputs@plt+0xc830>
   11cf8:	mov	r1, #0
   11cfc:	ldr	ip, [pc, #328]	; 11e4c <fputs@plt+0xc834>
   11d00:	mov	r3, #564	; 0x234
   11d04:	add	r2, pc, r2
   11d08:	str	r2, [sp, #4]
   11d0c:	ldr	r2, [pc, #316]	; 11e50 <fputs@plt+0xc838>
   11d10:	add	ip, pc, ip
   11d14:	str	r0, [sp, #8]
   11d18:	mov	r0, #3
   11d1c:	str	ip, [sp]
   11d20:	add	r2, pc, r2
   11d24:	bl	76de4 <fputs@plt+0x717cc>
   11d28:	b	11c80 <fputs@plt+0xc668>
   11d2c:	bl	4d74c <fputs@plt+0x48134>
   11d30:	mov	r5, r0
   11d34:	b	11c84 <fputs@plt+0xc66c>
   11d38:	ldr	r0, [pc, #276]	; 11e54 <fputs@plt+0xc83c>
   11d3c:	movw	r1, #579	; 0x243
   11d40:	ldr	r2, [pc, #272]	; 11e58 <fputs@plt+0xc840>
   11d44:	add	r0, pc, r0
   11d48:	add	r2, pc, r2
   11d4c:	bl	76f1c <fputs@plt+0x71904>
   11d50:	b	11d30 <fputs@plt+0xc718>
   11d54:	bl	5628 <fputs@plt+0x10>
   11d58:	ldr	r3, [sp, #44]	; 0x2c
   11d5c:	mov	r4, r0
   11d60:	cmp	r3, #0
   11d64:	beq	11d70 <fputs@plt+0xc758>
   11d68:	mov	r0, r3
   11d6c:	bl	3a9b0 <fputs@plt+0x35398>
   11d70:	ldr	r0, [sp, #20]
   11d74:	bl	30414 <fputs@plt+0x2adfc>
   11d78:	ldr	r0, [sp, #40]	; 0x28
   11d7c:	cmp	r0, #0
   11d80:	beq	11d88 <fputs@plt+0xc770>
   11d84:	bl	3a9b0 <fputs@plt+0x35398>
   11d88:	mov	r0, r4
   11d8c:	bl	54f8 <_Unwind_Resume@plt>
   11d90:	bl	524c <__stack_chk_fail@plt>
   11d94:	add	r3, sp, #52	; 0x34
   11d98:	ldr	r0, [pc, #188]	; 11e5c <fputs@plt+0xc844>
   11d9c:	ldr	r1, [pc, #188]	; 11e60 <fputs@plt+0xc848>
   11da0:	mov	r2, #544	; 0x220
   11da4:	str	r3, [sp, #20]
   11da8:	add	r0, pc, r0
   11dac:	ldr	r3, [pc, #176]	; 11e64 <fputs@plt+0xc84c>
   11db0:	add	r1, pc, r1
   11db4:	add	r3, pc, r3
   11db8:	bl	76bb0 <fputs@plt+0x71598>
   11dbc:	mov	r4, r0
   11dc0:	b	11d78 <fputs@plt+0xc760>
   11dc4:	mov	r4, r0
   11dc8:	b	11d70 <fputs@plt+0xc758>
   11dcc:	add	r3, sp, #52	; 0x34
   11dd0:	ldr	r0, [pc, #144]	; 11e68 <fputs@plt+0xc850>
   11dd4:	ldr	r1, [pc, #144]	; 11e6c <fputs@plt+0xc854>
   11dd8:	movw	r2, #543	; 0x21f
   11ddc:	str	r3, [sp, #20]
   11de0:	add	r0, pc, r0
   11de4:	ldr	r3, [pc, #132]	; 11e70 <fputs@plt+0xc858>
   11de8:	add	r1, pc, r1
   11dec:	add	r3, pc, r3
   11df0:	bl	76bb0 <fputs@plt+0x71598>
   11df4:	add	r3, sp, #52	; 0x34
   11df8:	ldr	r0, [pc, #116]	; 11e74 <fputs@plt+0xc85c>
   11dfc:	ldr	r1, [pc, #116]	; 11e78 <fputs@plt+0xc860>
   11e00:	movw	r2, #545	; 0x221
   11e04:	str	r3, [sp, #20]
   11e08:	add	r0, pc, r0
   11e0c:	ldr	r3, [pc, #104]	; 11e7c <fputs@plt+0xc864>
   11e10:	add	r1, pc, r1
   11e14:	add	r3, pc, r3
   11e18:	bl	76bb0 <fputs@plt+0x71598>
   11e1c:	muleq	r9, r0, r1
   11e20:	andeq	r0, r0, r0, asr #8
   11e24:	andeq	r0, r7, ip, lsl #3
   11e28:	andeq	pc, r6, r0, lsl #6
   11e2c:	andeq	pc, r6, r8, lsr #3
   11e30:	ldrdeq	pc, [r6], -r0
   11e34:	andeq	pc, r9, ip, lsl #20
   11e38:	andeq	r0, r7, ip, lsr #2
   11e3c:	muleq	r9, r4, r9
   11e40:	andeq	pc, r9, ip, asr #18
   11e44:	andeq	r0, r7, r8, lsl #2
   11e48:	strdeq	pc, [r6], -r4
   11e4c:	andeq	r4, r7, ip, ror r9
   11e50:	andeq	lr, r6, ip, asr fp
   11e54:	andeq	lr, r6, r8, lsr fp
   11e58:	andeq	r4, r7, r4, asr #18
   11e5c:	andeq	pc, r6, r8, lsr #28
   11e60:	andeq	lr, r6, ip, asr #21
   11e64:	andeq	r4, r7, r4, lsl r9
   11e68:	andeq	r8, r7, r8, lsr #30
   11e6c:	muleq	r6, r4, sl
   11e70:	ldrdeq	r4, [r7], -ip
   11e74:	ldrdeq	pc, [r6], -r4
   11e78:	andeq	lr, r6, ip, ror #20
   11e7c:			; <UNDEFINED> instruction: 0x000748b4
   11e80:	ldr	ip, [pc, #860]	; 121e4 <fputs@plt+0xcbcc>
   11e84:	cmp	r1, #0
   11e88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e8c:	add	ip, pc, ip
   11e90:	ldr	r4, [pc, #848]	; 121e8 <fputs@plt+0xcbd0>
   11e94:	sub	sp, sp, #36	; 0x24
   11e98:	mov	fp, r3
   11e9c:	mov	r3, #0
   11ea0:	mov	r5, r2
   11ea4:	mov	sl, r0
   11ea8:	ldr	r8, [ip, r4]
   11eac:	mov	r2, ip
   11eb0:	str	r3, [sp, #12]
   11eb4:	str	r3, [sp, #16]
   11eb8:	ldr	r3, [r8]
   11ebc:	str	r3, [sp, #28]
   11ec0:	beq	12168 <fputs@plt+0xcb50>
   11ec4:	ldr	r0, [r1]
   11ec8:	cmp	r0, #0
   11ecc:	beq	12160 <fputs@plt+0xcb48>
   11ed0:	ldr	r9, [pc, #788]	; 121ec <fputs@plt+0xcbd4>
   11ed4:	add	r4, r1, #4
   11ed8:	add	r7, sp, #12
   11edc:	add	r6, sp, #16
   11ee0:	add	r9, pc, r9
   11ee4:	cmp	r5, #0
   11ee8:	mov	r1, #1
   11eec:	beq	12070 <fputs@plt+0xca58>
   11ef0:	mov	r2, r5
   11ef4:	bl	7c5b8 <fputs@plt+0x76fa0>
   11ef8:	cmp	r0, #0
   11efc:	beq	12080 <fputs@plt+0xca68>
   11f00:	ldrb	r3, [r0]
   11f04:	cmp	r3, #0
   11f08:	beq	11f50 <fputs@plt+0xc938>
   11f0c:	cmp	r3, #42	; 0x2a
   11f10:	beq	12040 <fputs@plt+0xca28>
   11f14:	cmp	r3, #63	; 0x3f
   11f18:	beq	12040 <fputs@plt+0xca28>
   11f1c:	cmp	r3, #91	; 0x5b
   11f20:	movne	r2, r0
   11f24:	bne	11f44 <fputs@plt+0xc92c>
   11f28:	b	12040 <fputs@plt+0xca28>
   11f2c:	cmp	r3, #42	; 0x2a
   11f30:	beq	12040 <fputs@plt+0xca28>
   11f34:	cmp	r3, #63	; 0x3f
   11f38:	beq	12040 <fputs@plt+0xca28>
   11f3c:	cmp	r3, #91	; 0x5b
   11f40:	beq	12040 <fputs@plt+0xca28>
   11f44:	ldrb	r3, [r2, #1]!
   11f48:	cmp	r3, #0
   11f4c:	bne	11f2c <fputs@plt+0xc914>
   11f50:	mov	r1, r0
   11f54:	mov	r0, r7
   11f58:	bl	74e94 <fputs@plt+0x6f87c>
   11f5c:	cmp	r0, #0
   11f60:	blt	12054 <fputs@plt+0xca3c>
   11f64:	cmp	r4, #0
   11f68:	beq	11f78 <fputs@plt+0xc960>
   11f6c:	ldr	r0, [r4], #4
   11f70:	cmp	r0, #0
   11f74:	bne	11ee4 <fputs@plt+0xc8cc>
   11f78:	ldr	r2, [sp, #16]
   11f7c:	cmp	r2, #0
   11f80:	beq	120d8 <fputs@plt+0xcac0>
   11f84:	ldr	r3, [r2]
   11f88:	cmp	r3, #0
   11f8c:	beq	120d8 <fputs@plt+0xcac0>
   11f90:	cmp	sl, #0
   11f94:	mov	r1, #0
   11f98:	str	r1, [sp, #20]
   11f9c:	str	r1, [sp, #24]
   11fa0:	beq	120f4 <fputs@plt+0xcadc>
   11fa4:	add	ip, sp, #20
   11fa8:	str	r1, [sp]
   11fac:	mov	r0, sl
   11fb0:	add	r3, sp, #24
   11fb4:	str	ip, [sp, #4]
   11fb8:	bl	119d0 <fputs@plt+0xc3b8>
   11fbc:	subs	r7, r0, #0
   11fc0:	blt	12020 <fputs@plt+0xca08>
   11fc4:	movne	r4, #0
   11fc8:	addne	r6, sp, #12
   11fcc:	movne	r5, r4
   11fd0:	bne	11fe8 <fputs@plt+0xc9d0>
   11fd4:	b	1213c <fputs@plt+0xcb24>
   11fd8:	add	r5, r5, #1
   11fdc:	add	r4, r4, #44	; 0x2c
   11fe0:	cmp	r5, r7
   11fe4:	beq	1213c <fputs@plt+0xcb24>
   11fe8:	ldr	r3, [sp, #24]
   11fec:	mov	r0, r6
   11ff0:	add	r3, r3, r4
   11ff4:	ldr	r1, [r3, #4]
   11ff8:	bl	74ec0 <fputs@plt+0x6f8a8>
   11ffc:	cmp	r0, #0
   12000:	bge	11fd8 <fputs@plt+0xc9c0>
   12004:	ldr	r0, [pc, #484]	; 121f0 <fputs@plt+0xcbd8>
   12008:	movw	r1, #2671	; 0xa6f
   1200c:	ldr	r2, [pc, #480]	; 121f4 <fputs@plt+0xcbdc>
   12010:	add	r0, pc, r0
   12014:	add	r2, pc, r2
   12018:	bl	76f1c <fputs@plt+0x71904>
   1201c:	mov	r7, r0
   12020:	ldr	r0, [sp, #24]
   12024:	bl	4e5c <free@plt>
   12028:	ldr	r0, [sp, #20]
   1202c:	cmp	r0, #0
   12030:	beq	12038 <fputs@plt+0xca20>
   12034:	bl	3a9b0 <fputs@plt+0x35398>
   12038:	ldr	r0, [sp, #16]
   1203c:	b	120a0 <fputs@plt+0xca88>
   12040:	mov	r1, r0
   12044:	mov	r0, r6
   12048:	bl	74e94 <fputs@plt+0x6f87c>
   1204c:	cmp	r0, #0
   12050:	bge	11f64 <fputs@plt+0xc94c>
   12054:	ldr	r0, [pc, #412]	; 121f8 <fputs@plt+0xcbe0>
   12058:	movw	r1, #2653	; 0xa5d
   1205c:	ldr	r2, [pc, #408]	; 121fc <fputs@plt+0xcbe4>
   12060:	add	r0, pc, r0
   12064:	add	r2, pc, r2
   12068:	bl	76f1c <fputs@plt+0x71904>
   1206c:	b	12098 <fputs@plt+0xca80>
   12070:	mov	r2, r9
   12074:	bl	7c5b8 <fputs@plt+0x76fa0>
   12078:	cmp	r0, #0
   1207c:	bne	11f00 <fputs@plt+0xc8e8>
   12080:	ldr	r0, [pc, #376]	; 12200 <fputs@plt+0xcbe8>
   12084:	movw	r1, #2646	; 0xa56
   12088:	ldr	r2, [pc, #372]	; 12204 <fputs@plt+0xcbec>
   1208c:	add	r0, pc, r0
   12090:	add	r2, pc, r2
   12094:	bl	76f1c <fputs@plt+0x71904>
   12098:	mov	r7, r0
   1209c:	ldr	r0, [sp, #16]
   120a0:	cmp	r0, #0
   120a4:	beq	120ac <fputs@plt+0xca94>
   120a8:	bl	74690 <fputs@plt+0x6f078>
   120ac:	ldr	r0, [sp, #12]
   120b0:	cmp	r0, #0
   120b4:	beq	120bc <fputs@plt+0xcaa4>
   120b8:	bl	74690 <fputs@plt+0x6f078>
   120bc:	ldr	r2, [sp, #28]
   120c0:	mov	r0, r7
   120c4:	ldr	r3, [r8]
   120c8:	cmp	r2, r3
   120cc:	bne	121e0 <fputs@plt+0xcbc8>
   120d0:	add	sp, sp, #36	; 0x24
   120d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120d8:	ldr	r3, [sp, #12]
   120dc:	mov	r0, r2
   120e0:	mov	r2, #0
   120e4:	str	r3, [fp]
   120e8:	mov	r7, r2
   120ec:	str	r2, [sp, #12]
   120f0:	b	120a0 <fputs@plt+0xca88>
   120f4:	bl	77b7c <fputs@plt+0x72564>
   120f8:	cmp	r0, #2
   120fc:	movle	r0, #0
   12100:	mvnle	r7, #94	; 0x5e
   12104:	ble	12024 <fputs@plt+0xca0c>
   12108:	ldr	lr, [pc, #248]	; 12208 <fputs@plt+0xcbf0>
   1210c:	mov	r0, #3
   12110:	ldr	ip, [pc, #244]	; 1220c <fputs@plt+0xcbf4>
   12114:	mov	r1, #95	; 0x5f
   12118:	ldr	r2, [pc, #240]	; 12210 <fputs@plt+0xcbf8>
   1211c:	add	lr, pc, lr
   12120:	add	ip, pc, ip
   12124:	movw	r3, #2663	; 0xa67
   12128:	add	r2, pc, r2
   1212c:	str	lr, [sp]
   12130:	str	ip, [sp, #4]
   12134:	bl	76de4 <fputs@plt+0x717cc>
   12138:	b	1201c <fputs@plt+0xca04>
   1213c:	ldr	r0, [sp, #24]
   12140:	bl	4e5c <free@plt>
   12144:	ldr	r0, [sp, #20]
   12148:	cmp	r0, #0
   1214c:	beq	12154 <fputs@plt+0xcb3c>
   12150:	bl	3a9b0 <fputs@plt+0x35398>
   12154:	ldr	r3, [sp, #12]
   12158:	ldr	r0, [sp, #16]
   1215c:	b	120e0 <fputs@plt+0xcac8>
   12160:	mov	r3, r0
   12164:	b	120e0 <fputs@plt+0xcac8>
   12168:	mov	r0, r1
   1216c:	mov	r3, r1
   12170:	b	120e0 <fputs@plt+0xcac8>
   12174:	mov	r4, r0
   12178:	mov	r0, #0
   1217c:	bl	4e5c <free@plt>
   12180:	ldr	r0, [sp, #20]
   12184:	cmp	r0, #0
   12188:	beq	12190 <fputs@plt+0xcb78>
   1218c:	bl	3a9b0 <fputs@plt+0x35398>
   12190:	ldr	r0, [sp, #16]
   12194:	cmp	r0, #0
   12198:	beq	121a0 <fputs@plt+0xcb88>
   1219c:	bl	74690 <fputs@plt+0x6f078>
   121a0:	ldr	r0, [sp, #12]
   121a4:	cmp	r0, #0
   121a8:	beq	121b0 <fputs@plt+0xcb98>
   121ac:	bl	74690 <fputs@plt+0x6f078>
   121b0:	mov	r0, r4
   121b4:	bl	54f8 <_Unwind_Resume@plt>
   121b8:	mov	r4, r0
   121bc:	ldr	r0, [sp, #24]
   121c0:	b	1217c <fputs@plt+0xcb64>
   121c4:	mov	r4, r0
   121c8:	b	12190 <fputs@plt+0xcb78>
   121cc:	b	121b8 <fputs@plt+0xcba0>
   121d0:	b	121b8 <fputs@plt+0xcba0>
   121d4:	b	121b8 <fputs@plt+0xcba0>
   121d8:	mov	r4, r0
   121dc:	b	121a0 <fputs@plt+0xcb88>
   121e0:	bl	524c <__stack_chk_fail@plt>
   121e4:	andeq	lr, r9, ip, ror #25
   121e8:	andeq	r0, r0, r0, asr #8
   121ec:	strdeq	pc, [r6], -r8
   121f0:	andeq	lr, r6, ip, ror #16
   121f4:	andeq	r4, r7, r8, lsr #18
   121f8:	andeq	lr, r6, ip, lsl r8
   121fc:	ldrdeq	r4, [r7], -r8
   12200:	strdeq	lr, [r6], -r0
   12204:	andeq	r4, r7, ip, lsr #17
   12208:	andeq	r4, r7, r0, lsr #16
   1220c:	andeq	pc, r6, r0, lsl fp	; <UNPREDICTABLE>
   12210:	andeq	lr, r6, r4, asr r7
   12214:	ldr	r2, [pc, #800]	; 1253c <fputs@plt+0xcf24>
   12218:	mov	r3, #0
   1221c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12220:	subs	r4, r1, #0
   12224:	ldr	r1, [pc, #788]	; 12540 <fputs@plt+0xcf28>
   12228:	add	r2, pc, r2
   1222c:	sub	sp, sp, #76	; 0x4c
   12230:	mov	r5, r0
   12234:	ldr	r1, [r2, r1]
   12238:	str	r3, [sp, #56]	; 0x38
   1223c:	str	r3, [sp, #60]	; 0x3c
   12240:	ldr	r2, [r1]
   12244:	str	r1, [sp, #40]	; 0x28
   12248:	str	r3, [sp, #64]	; 0x40
   1224c:	str	r3, [sp, #48]	; 0x30
   12250:	str	r2, [sp, #68]	; 0x44
   12254:	beq	12518 <fputs@plt+0xcf00>
   12258:	add	r7, sp, #56	; 0x38
   1225c:	bl	d974 <fputs@plt+0x835c>
   12260:	ldr	r2, [pc, #732]	; 12544 <fputs@plt+0xcf2c>
   12264:	add	r1, r4, #4
   12268:	mov	r0, r5
   1226c:	add	r3, sp, #48	; 0x30
   12270:	add	r2, pc, r2
   12274:	add	r7, sp, #56	; 0x38
   12278:	bl	11e80 <fputs@plt+0xc868>
   1227c:	cmp	r0, #0
   12280:	str	r0, [sp, #36]	; 0x24
   12284:	blt	12474 <fputs@plt+0xce5c>
   12288:	ldr	r4, [sp, #48]	; 0x30
   1228c:	cmp	r4, #0
   12290:	addeq	r7, sp, #56	; 0x38
   12294:	ldreq	r5, [sp, #36]	; 0x24
   12298:	beq	123dc <fputs@plt+0xcdc4>
   1229c:	ldr	r3, [r4]
   122a0:	cmp	r3, #0
   122a4:	beq	124bc <fputs@plt+0xcea4>
   122a8:	ldr	r0, [pc, #664]	; 12548 <fputs@plt+0xcf30>
   122ac:	add	r1, sp, #52	; 0x34
   122b0:	ldr	r9, [pc, #660]	; 1254c <fputs@plt+0xcf34>
   122b4:	add	r4, r4, #4
   122b8:	ldr	sl, [pc, #656]	; 12550 <fputs@plt+0xcf38>
   122bc:	add	r0, pc, r0
   122c0:	ldr	fp, [pc, #652]	; 12554 <fputs@plt+0xcf3c>
   122c4:	add	r9, pc, r9
   122c8:	ldr	r2, [pc, #648]	; 12558 <fputs@plt+0xcf40>
   122cc:	add	sl, pc, sl
   122d0:	ldr	r3, [pc, #644]	; 1255c <fputs@plt+0xcf44>
   122d4:	add	r7, sp, #56	; 0x38
   122d8:	add	r2, pc, r2
   122dc:	str	r0, [sp, #24]
   122e0:	add	r3, pc, r3
   122e4:	str	r1, [sp, #20]
   122e8:	add	fp, pc, fp
   122ec:	str	r2, [sp, #28]
   122f0:	str	r3, [sp, #32]
   122f4:	b	12320 <fputs@plt+0xcd08>
   122f8:	ldr	r0, [sp, #52]	; 0x34
   122fc:	cmp	r0, #0
   12300:	beq	12308 <fputs@plt+0xccf0>
   12304:	bl	3a9b0 <fputs@plt+0x35398>
   12308:	cmp	r4, #0
   1230c:	beq	123c8 <fputs@plt+0xcdb0>
   12310:	ldr	r3, [r6]
   12314:	add	r4, r4, #4
   12318:	cmp	r3, #0
   1231c:	beq	123c8 <fputs@plt+0xcdb0>
   12320:	str	sl, [sp]
   12324:	mov	r0, r5
   12328:	str	fp, [sp, #4]
   1232c:	add	r1, sp, #52	; 0x34
   12330:	ldr	r2, [sp, #24]
   12334:	mov	r3, r9
   12338:	mov	ip, #0
   1233c:	str	ip, [sp, #52]	; 0x34
   12340:	bl	3a4bc <fputs@plt+0x34ea4>
   12344:	cmp	r0, #0
   12348:	blt	12458 <fputs@plt+0xce40>
   1234c:	ldr	r2, [sp, #28]
   12350:	ldr	r0, [sp, #52]	; 0x34
   12354:	ldrb	r1, [r2]
   12358:	bl	3aee0 <fputs@plt+0x358c8>
   1235c:	cmp	r0, #0
   12360:	blt	12458 <fputs@plt+0xce40>
   12364:	ldr	r0, [sp, #52]	; 0x34
   12368:	mov	r6, r4
   1236c:	ldr	r1, [sp, #32]
   12370:	ldr	r2, [r4, #-4]
   12374:	bl	3d624 <fputs@plt+0x3800c>
   12378:	cmp	r0, #0
   1237c:	blt	12458 <fputs@plt+0xce40>
   12380:	mov	r3, #0
   12384:	ldr	r1, [sp, #52]	; 0x34
   12388:	str	r3, [sp, #4]
   1238c:	mov	r0, r5
   12390:	str	r7, [sp]
   12394:	mov	r2, #0
   12398:	mov	r3, #0
   1239c:	bl	2c7f0 <fputs@plt+0x271d8>
   123a0:	subs	r8, r0, #0
   123a4:	bge	122f8 <fputs@plt+0xcce0>
   123a8:	bl	77b7c <fputs@plt+0x72564>
   123ac:	cmp	r0, #2
   123b0:	bgt	12404 <fputs@plt+0xcdec>
   123b4:	ldr	r3, [sp, #36]	; 0x24
   123b8:	cmp	r3, #0
   123bc:	moveq	r3, r8
   123c0:	str	r3, [sp, #36]	; 0x24
   123c4:	b	122f8 <fputs@plt+0xcce0>
   123c8:	ldr	r5, [sp, #36]	; 0x24
   123cc:	ldr	r0, [sp, #48]	; 0x30
   123d0:	cmp	r0, #0
   123d4:	beq	123dc <fputs@plt+0xcdc4>
   123d8:	bl	74690 <fputs@plt+0x6f078>
   123dc:	mov	r0, r7
   123e0:	bl	30414 <fputs@plt+0x2adfc>
   123e4:	ldr	r1, [sp, #40]	; 0x28
   123e8:	ldr	r2, [sp, #68]	; 0x44
   123ec:	mov	r0, r5
   123f0:	ldr	r3, [r1]
   123f4:	cmp	r2, r3
   123f8:	bne	124cc <fputs@plt+0xceb4>
   123fc:	add	sp, sp, #76	; 0x4c
   12400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12404:	ldr	r2, [r4, #-4]
   12408:	mov	r0, r7
   1240c:	mov	r1, r8
   12410:	str	r2, [sp, #44]	; 0x2c
   12414:	bl	308e8 <fputs@plt+0x2b2d0>
   12418:	ldr	r2, [pc, #320]	; 12560 <fputs@plt+0xcf48>
   1241c:	mov	r1, #0
   12420:	str	r0, [sp, #12]
   12424:	movw	r3, #4871	; 0x1307
   12428:	ldr	r0, [sp, #44]	; 0x2c
   1242c:	add	r2, pc, r2
   12430:	ldr	ip, [pc, #300]	; 12564 <fputs@plt+0xcf4c>
   12434:	str	r2, [sp, #4]
   12438:	ldr	r2, [pc, #296]	; 12568 <fputs@plt+0xcf50>
   1243c:	add	ip, pc, ip
   12440:	str	r0, [sp, #8]
   12444:	mov	r0, #3
   12448:	str	ip, [sp]
   1244c:	add	r2, pc, r2
   12450:	bl	76de4 <fputs@plt+0x717cc>
   12454:	b	123b4 <fputs@plt+0xcd9c>
   12458:	bl	4d93c <fputs@plt+0x48324>
   1245c:	mov	r5, r0
   12460:	ldr	r0, [sp, #52]	; 0x34
   12464:	cmp	r0, #0
   12468:	beq	123cc <fputs@plt+0xcdb4>
   1246c:	bl	3a9b0 <fputs@plt+0x35398>
   12470:	b	123cc <fputs@plt+0xcdb4>
   12474:	add	r7, sp, #56	; 0x38
   12478:	bl	77b7c <fputs@plt+0x72564>
   1247c:	cmp	r0, #2
   12480:	ble	12288 <fputs@plt+0xcc70>
   12484:	ldr	lr, [pc, #224]	; 1256c <fputs@plt+0xcf54>
   12488:	mov	r0, #3
   1248c:	ldr	ip, [pc, #220]	; 12570 <fputs@plt+0xcf58>
   12490:	movw	r3, #4845	; 0x12ed
   12494:	ldr	r2, [pc, #216]	; 12574 <fputs@plt+0xcf5c>
   12498:	add	lr, pc, lr
   1249c:	add	ip, pc, ip
   124a0:	ldr	r1, [sp, #36]	; 0x24
   124a4:	add	r2, pc, r2
   124a8:	str	lr, [sp]
   124ac:	str	ip, [sp, #4]
   124b0:	add	r7, sp, #56	; 0x38
   124b4:	bl	76de4 <fputs@plt+0x717cc>
   124b8:	b	12288 <fputs@plt+0xcc70>
   124bc:	mov	r0, r4
   124c0:	ldr	r5, [sp, #36]	; 0x24
   124c4:	add	r7, sp, #56	; 0x38
   124c8:	b	123d8 <fputs@plt+0xcdc0>
   124cc:	bl	524c <__stack_chk_fail@plt>
   124d0:	ldr	r3, [sp, #52]	; 0x34
   124d4:	mov	r4, r0
   124d8:	cmp	r3, #0
   124dc:	beq	124e8 <fputs@plt+0xced0>
   124e0:	mov	r0, r3
   124e4:	bl	3a9b0 <fputs@plt+0x35398>
   124e8:	ldr	r0, [sp, #48]	; 0x30
   124ec:	cmp	r0, #0
   124f0:	beq	124f8 <fputs@plt+0xcee0>
   124f4:	bl	74690 <fputs@plt+0x6f078>
   124f8:	mov	r0, r7
   124fc:	bl	30414 <fputs@plt+0x2adfc>
   12500:	mov	r0, r4
   12504:	bl	54f8 <_Unwind_Resume@plt>
   12508:	mov	r4, r0
   1250c:	b	124f8 <fputs@plt+0xcee0>
   12510:	mov	r4, r0
   12514:	b	124e8 <fputs@plt+0xced0>
   12518:	ldr	r0, [pc, #88]	; 12578 <fputs@plt+0xcf60>
   1251c:	movw	r2, #4839	; 0x12e7
   12520:	ldr	r1, [pc, #84]	; 1257c <fputs@plt+0xcf64>
   12524:	add	r7, sp, #56	; 0x38
   12528:	ldr	r3, [pc, #80]	; 12580 <fputs@plt+0xcf68>
   1252c:	add	r0, pc, r0
   12530:	add	r1, pc, r1
   12534:	add	r3, pc, r3
   12538:	bl	76bb0 <fputs@plt+0x71598>
   1253c:	andeq	lr, r9, r0, asr r9
   12540:	andeq	r0, r0, r0, asr #8
   12544:	andeq	pc, r6, ip, asr r5	; <UNPREDICTABLE>
   12548:	andeq	lr, r6, ip, asr r9
   1254c:	andeq	lr, r6, r4, lsl #21
   12550:	muleq	r6, r8, sl
   12554:	muleq	r6, r8, r9
   12558:	andeq	lr, r9, r4, lsl #27
   1255c:	andeq	r5, r7, ip, lsr #10
   12560:	andeq	pc, r6, r4, ror #16
   12564:	andeq	r3, r7, ip, asr pc
   12568:	andeq	lr, r6, r0, lsr r4
   1256c:	andeq	r3, r7, r0, lsl #30
   12570:	andeq	pc, r6, r8, asr #15
   12574:	ldrdeq	lr, [r6], -r8
   12578:	andeq	lr, r6, r4, ror sl
   1257c:	andeq	lr, r6, ip, asr #6
   12580:	andeq	r4, r7, r0, ror #11
   12584:	ldr	r2, [pc, #904]	; 12914 <fputs@plt+0xd2fc>
   12588:	mov	r3, #0
   1258c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12590:	subs	r5, r0, #0
   12594:	ldr	r0, [pc, #892]	; 12918 <fputs@plt+0xd300>
   12598:	add	r2, pc, r2
   1259c:	sub	sp, sp, #68	; 0x44
   125a0:	mov	r4, r1
   125a4:	ldr	r0, [r2, r0]
   125a8:	str	r3, [sp, #48]	; 0x30
   125ac:	str	r3, [sp, #52]	; 0x34
   125b0:	ldr	r2, [r0]
   125b4:	str	r0, [sp, #32]
   125b8:	str	r3, [sp, #56]	; 0x38
   125bc:	str	r3, [sp, #40]	; 0x28
   125c0:	str	r2, [sp, #60]	; 0x3c
   125c4:	beq	128e8 <fputs@plt+0xd2d0>
   125c8:	cmp	r1, #0
   125cc:	beq	128c4 <fputs@plt+0xd2ac>
   125d0:	add	r6, sp, #48	; 0x30
   125d4:	bl	d974 <fputs@plt+0x835c>
   125d8:	ldr	r3, [pc, #828]	; 1291c <fputs@plt+0xd304>
   125dc:	add	r3, pc, r3
   125e0:	ldr	r2, [r3]
   125e4:	cmp	r2, #0
   125e8:	beq	12860 <fputs@plt+0xd248>
   125ec:	add	r1, r4, #4
   125f0:	mov	r0, r5
   125f4:	mov	r2, #0
   125f8:	add	r3, sp, #40	; 0x28
   125fc:	add	r6, sp, #48	; 0x30
   12600:	bl	11e80 <fputs@plt+0xc868>
   12604:	cmp	r0, #0
   12608:	str	r0, [sp, #28]
   1260c:	blt	12818 <fputs@plt+0xd200>
   12610:	ldr	r4, [sp, #40]	; 0x28
   12614:	cmp	r4, #0
   12618:	addeq	r6, sp, #48	; 0x30
   1261c:	ldreq	r5, [sp, #28]
   12620:	beq	1277c <fputs@plt+0xd164>
   12624:	ldr	r3, [r4]
   12628:	cmp	r3, #0
   1262c:	beq	12870 <fputs@plt+0xd258>
   12630:	ldr	r8, [pc, #744]	; 12920 <fputs@plt+0xd308>
   12634:	add	r0, sp, #44	; 0x2c
   12638:	ldr	r9, [pc, #740]	; 12924 <fputs@plt+0xd30c>
   1263c:	add	r4, r4, #4
   12640:	ldr	sl, [pc, #736]	; 12928 <fputs@plt+0xd310>
   12644:	add	r8, pc, r8
   12648:	ldr	fp, [pc, #732]	; 1292c <fputs@plt+0xd314>
   1264c:	add	r9, pc, r9
   12650:	ldr	r1, [pc, #728]	; 12930 <fputs@plt+0xd318>
   12654:	add	sl, pc, sl
   12658:	ldr	r2, [pc, #724]	; 12934 <fputs@plt+0xd31c>
   1265c:	add	r6, sp, #48	; 0x30
   12660:	add	r1, pc, r1
   12664:	str	r0, [sp, #16]
   12668:	add	r2, pc, r2
   1266c:	add	fp, pc, fp
   12670:	str	r1, [sp, #20]
   12674:	str	r2, [sp, #24]
   12678:	b	126a4 <fputs@plt+0xd08c>
   1267c:	ldr	r0, [sp, #44]	; 0x2c
   12680:	cmp	r0, #0
   12684:	beq	1268c <fputs@plt+0xd074>
   12688:	bl	3a9b0 <fputs@plt+0x35398>
   1268c:	cmp	r4, #0
   12690:	beq	12768 <fputs@plt+0xd150>
   12694:	ldr	r3, [r4]
   12698:	add	r4, r4, #4
   1269c:	cmp	r3, #0
   126a0:	beq	12768 <fputs@plt+0xd150>
   126a4:	str	sl, [sp]
   126a8:	mov	r0, r5
   126ac:	str	fp, [sp, #4]
   126b0:	add	r1, sp, #44	; 0x2c
   126b4:	mov	r2, r8
   126b8:	mov	r3, r9
   126bc:	mov	ip, #0
   126c0:	str	ip, [sp, #44]	; 0x2c
   126c4:	bl	3a4bc <fputs@plt+0x34ea4>
   126c8:	cmp	r0, #0
   126cc:	blt	127fc <fputs@plt+0xd1e4>
   126d0:	ldr	r3, [sp, #20]
   126d4:	ldr	r0, [sp, #44]	; 0x2c
   126d8:	ldrb	r1, [r3]
   126dc:	bl	3aee0 <fputs@plt+0x358c8>
   126e0:	cmp	r0, #0
   126e4:	blt	127fc <fputs@plt+0xd1e4>
   126e8:	ldr	r0, [pc, #584]	; 12938 <fputs@plt+0xd320>
   126ec:	ldr	r3, [pc, #584]	; 1293c <fputs@plt+0xd324>
   126f0:	add	r0, pc, r0
   126f4:	ldr	r2, [sp, #40]	; 0x28
   126f8:	add	r3, pc, r3
   126fc:	ldr	r1, [sp, #24]
   12700:	ldr	ip, [r0]
   12704:	ldr	r2, [r2]
   12708:	ldr	r3, [r3]
   1270c:	ldr	r0, [sp, #44]	; 0x2c
   12710:	str	ip, [sp]
   12714:	bl	3d624 <fputs@plt+0x3800c>
   12718:	cmp	r0, #0
   1271c:	blt	127fc <fputs@plt+0xd1e4>
   12720:	mov	r3, #0
   12724:	ldr	r1, [sp, #44]	; 0x2c
   12728:	str	r3, [sp, #4]
   1272c:	mov	r0, r5
   12730:	str	r6, [sp]
   12734:	mov	r2, #0
   12738:	mov	r3, #0
   1273c:	bl	2c7f0 <fputs@plt+0x271d8>
   12740:	subs	r7, r0, #0
   12744:	bge	1267c <fputs@plt+0xd064>
   12748:	bl	77b7c <fputs@plt+0x72564>
   1274c:	cmp	r0, #2
   12750:	bgt	127a4 <fputs@plt+0xd18c>
   12754:	ldr	r0, [sp, #28]
   12758:	cmp	r0, #0
   1275c:	moveq	r0, r7
   12760:	str	r0, [sp, #28]
   12764:	b	1267c <fputs@plt+0xd064>
   12768:	ldr	r5, [sp, #28]
   1276c:	ldr	r0, [sp, #40]	; 0x28
   12770:	cmp	r0, #0
   12774:	beq	1277c <fputs@plt+0xd164>
   12778:	bl	74690 <fputs@plt+0x6f078>
   1277c:	mov	r0, r6
   12780:	bl	30414 <fputs@plt+0x2adfc>
   12784:	ldr	r1, [sp, #32]
   12788:	ldr	r2, [sp, #60]	; 0x3c
   1278c:	mov	r0, r5
   12790:	ldr	r3, [r1]
   12794:	cmp	r2, r3
   12798:	bne	12880 <fputs@plt+0xd268>
   1279c:	add	sp, sp, #68	; 0x44
   127a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127a4:	ldr	r3, [sp, #40]	; 0x28
   127a8:	mov	r0, r6
   127ac:	mov	r1, r7
   127b0:	ldr	r3, [r3]
   127b4:	str	r3, [sp, #36]	; 0x24
   127b8:	bl	308e8 <fputs@plt+0x2b2d0>
   127bc:	ldr	r2, [pc, #380]	; 12940 <fputs@plt+0xd328>
   127c0:	mov	r1, #0
   127c4:	str	r0, [sp, #12]
   127c8:	movw	r3, #3090	; 0xc12
   127cc:	ldr	r0, [sp, #36]	; 0x24
   127d0:	add	r2, pc, r2
   127d4:	ldr	ip, [pc, #360]	; 12944 <fputs@plt+0xd32c>
   127d8:	str	r2, [sp, #4]
   127dc:	ldr	r2, [pc, #356]	; 12948 <fputs@plt+0xd330>
   127e0:	add	ip, pc, ip
   127e4:	str	r0, [sp, #8]
   127e8:	mov	r0, #3
   127ec:	str	ip, [sp]
   127f0:	add	r2, pc, r2
   127f4:	bl	76de4 <fputs@plt+0x717cc>
   127f8:	b	12754 <fputs@plt+0xd13c>
   127fc:	bl	4d93c <fputs@plt+0x48324>
   12800:	mov	r5, r0
   12804:	ldr	r0, [sp, #44]	; 0x2c
   12808:	cmp	r0, #0
   1280c:	beq	1276c <fputs@plt+0xd154>
   12810:	bl	3a9b0 <fputs@plt+0x35398>
   12814:	b	1276c <fputs@plt+0xd154>
   12818:	add	r6, sp, #48	; 0x30
   1281c:	bl	77b7c <fputs@plt+0x72564>
   12820:	cmp	r0, #2
   12824:	ble	12610 <fputs@plt+0xcff8>
   12828:	ldr	lr, [pc, #284]	; 1294c <fputs@plt+0xd334>
   1282c:	mov	r0, #3
   12830:	ldr	ip, [pc, #280]	; 12950 <fputs@plt+0xd338>
   12834:	movw	r3, #3065	; 0xbf9
   12838:	ldr	r2, [pc, #276]	; 12954 <fputs@plt+0xd33c>
   1283c:	add	lr, pc, lr
   12840:	add	ip, pc, ip
   12844:	ldr	r1, [sp, #28]
   12848:	add	r2, pc, r2
   1284c:	str	lr, [sp]
   12850:	str	ip, [sp, #4]
   12854:	add	r6, sp, #48	; 0x30
   12858:	bl	76de4 <fputs@plt+0x717cc>
   1285c:	b	12610 <fputs@plt+0xcff8>
   12860:	ldr	r2, [pc, #240]	; 12958 <fputs@plt+0xd340>
   12864:	add	r2, pc, r2
   12868:	str	r2, [r3]
   1286c:	b	125ec <fputs@plt+0xcfd4>
   12870:	mov	r0, r4
   12874:	ldr	r5, [sp, #28]
   12878:	add	r6, sp, #48	; 0x30
   1287c:	b	12778 <fputs@plt+0xd160>
   12880:	bl	524c <__stack_chk_fail@plt>
   12884:	ldr	r3, [sp, #44]	; 0x2c
   12888:	mov	r4, r0
   1288c:	cmp	r3, #0
   12890:	beq	1289c <fputs@plt+0xd284>
   12894:	mov	r0, r3
   12898:	bl	3a9b0 <fputs@plt+0x35398>
   1289c:	ldr	r0, [sp, #40]	; 0x28
   128a0:	cmp	r0, #0
   128a4:	beq	128ac <fputs@plt+0xd294>
   128a8:	bl	74690 <fputs@plt+0x6f078>
   128ac:	mov	r0, r6
   128b0:	bl	30414 <fputs@plt+0x2adfc>
   128b4:	mov	r0, r4
   128b8:	bl	54f8 <_Unwind_Resume@plt>
   128bc:	mov	r4, r0
   128c0:	b	1289c <fputs@plt+0xd284>
   128c4:	ldr	r0, [pc, #144]	; 1295c <fputs@plt+0xd344>
   128c8:	mov	r2, #3056	; 0xbf0
   128cc:	ldr	r1, [pc, #140]	; 12960 <fputs@plt+0xd348>
   128d0:	add	r6, sp, #48	; 0x30
   128d4:	ldr	r3, [pc, #136]	; 12964 <fputs@plt+0xd34c>
   128d8:	add	r0, pc, r0
   128dc:	add	r1, pc, r1
   128e0:	add	r3, pc, r3
   128e4:	bl	76bb0 <fputs@plt+0x71598>
   128e8:	ldr	r0, [pc, #120]	; 12968 <fputs@plt+0xd350>
   128ec:	movw	r2, #3055	; 0xbef
   128f0:	ldr	r1, [pc, #116]	; 1296c <fputs@plt+0xd354>
   128f4:	add	r6, sp, #48	; 0x30
   128f8:	ldr	r3, [pc, #112]	; 12970 <fputs@plt+0xd358>
   128fc:	add	r0, pc, r0
   12900:	add	r1, pc, r1
   12904:	add	r3, pc, r3
   12908:	bl	76bb0 <fputs@plt+0x71598>
   1290c:	mov	r4, r0
   12910:	b	128ac <fputs@plt+0xd294>
   12914:	andeq	lr, r9, r0, ror #11
   12918:	andeq	r0, r0, r0, asr #8
   1291c:	andeq	lr, r9, ip, asr #29
   12920:	ldrdeq	lr, [r6], -r4
   12924:	strdeq	lr, [r6], -ip
   12928:	andeq	lr, r6, r0, lsl r7
   1292c:	andeq	pc, r6, r8, asr #12
   12930:	strdeq	lr, [r9], -ip
   12934:	andeq	pc, r6, r8, asr r6	; <UNPREDICTABLE>
   12938:	andeq	lr, r9, r4, ror #18
   1293c:			; <UNDEFINED> instruction: 0x0009edb0
   12940:	strdeq	pc, [r6], -r4
   12944:	andeq	r4, r7, r0, asr #3
   12948:	andeq	lr, r6, ip, lsl #1
   1294c:	andeq	r4, r7, r4, ror #2
   12950:	andeq	pc, r6, r4, lsr #8
   12954:	andeq	lr, r6, r4, lsr r0
   12958:	andeq	r7, r7, r0, lsl r6
   1295c:	andeq	lr, r6, r8, asr #13
   12960:	andeq	sp, r6, r0, lsr #31
   12964:	andeq	r4, r7, r4, lsl r2
   12968:	andeq	r8, r7, ip, lsl #8
   1296c:	andeq	sp, r6, ip, ror pc
   12970:	strdeq	r4, [r7], -r0
   12974:	ldr	r2, [pc, #1904]	; 130ec <fputs@plt+0xdad4>
   12978:	mov	r3, #0
   1297c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12980:	subs	sl, r1, #0
   12984:	ldr	r1, [pc, #1892]	; 130f0 <fputs@plt+0xdad8>
   12988:	add	r2, pc, r2
   1298c:	sub	sp, sp, #108	; 0x6c
   12990:	mov	r6, r0
   12994:	ldr	fp, [r2, r1]
   12998:	str	r3, [sp, #52]	; 0x34
   1299c:	str	r3, [sp, #56]	; 0x38
   129a0:	ldr	r3, [fp]
   129a4:	str	r3, [sp, #100]	; 0x64
   129a8:	beq	13018 <fputs@plt+0xda00>
   129ac:	bl	68d64 <fputs@plt+0x6374c>
   129b0:	subs	r5, r0, #0
   129b4:	beq	12a44 <fputs@plt+0xd42c>
   129b8:	ldr	r3, [pc, #1844]	; 130f4 <fputs@plt+0xdadc>
   129bc:	ldr	r2, [pc, r3]
   129c0:	cmp	r2, #0
   129c4:	beq	12a84 <fputs@plt+0xd46c>
   129c8:	bl	77b7c <fputs@plt+0x72564>
   129cc:	cmp	r0, #2
   129d0:	ble	12a04 <fputs@plt+0xd3ec>
   129d4:	ldr	lr, [pc, #1820]	; 130f8 <fputs@plt+0xdae0>
   129d8:	mov	r0, #3
   129dc:	ldr	ip, [pc, #1816]	; 130fc <fputs@plt+0xdae4>
   129e0:	mov	r1, #0
   129e4:	ldr	r2, [pc, #1812]	; 13100 <fputs@plt+0xdae8>
   129e8:	add	lr, pc, lr
   129ec:	add	ip, pc, ip
   129f0:	movw	r3, #6187	; 0x182b
   129f4:	add	r2, pc, r2
   129f8:	str	lr, [sp]
   129fc:	str	ip, [sp, #4]
   12a00:	bl	76de4 <fputs@plt+0x717cc>
   12a04:	mvn	r8, #21
   12a08:	ldr	r0, [sp, #56]	; 0x38
   12a0c:	cmp	r0, #0
   12a10:	beq	12a18 <fputs@plt+0xd400>
   12a14:	bl	74690 <fputs@plt+0x6f078>
   12a18:	ldr	r0, [sp, #52]	; 0x34
   12a1c:	cmp	r0, #0
   12a20:	beq	12a28 <fputs@plt+0xd410>
   12a24:	bl	74690 <fputs@plt+0x6f078>
   12a28:	ldr	r2, [sp, #100]	; 0x64
   12a2c:	mov	r0, r8
   12a30:	ldr	r3, [fp]
   12a34:	cmp	r2, r3
   12a38:	bne	13014 <fputs@plt+0xd9fc>
   12a3c:	add	sp, sp, #108	; 0x6c
   12a40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a44:	bl	77b7c <fputs@plt+0x72564>
   12a48:	cmp	r0, #2
   12a4c:	ble	12a04 <fputs@plt+0xd3ec>
   12a50:	ldr	lr, [pc, #1708]	; 13104 <fputs@plt+0xdaec>
   12a54:	mov	r0, #3
   12a58:	ldr	ip, [pc, #1704]	; 13108 <fputs@plt+0xdaf0>
   12a5c:	mov	r1, #0
   12a60:	ldr	r2, [pc, #1700]	; 1310c <fputs@plt+0xdaf4>
   12a64:	add	lr, pc, lr
   12a68:	add	ip, pc, ip
   12a6c:	movw	r3, #6182	; 0x1826
   12a70:	add	r2, pc, r2
   12a74:	str	lr, [sp]
   12a78:	str	ip, [sp, #4]
   12a7c:	bl	76de4 <fputs@plt+0x717cc>
   12a80:	b	12a04 <fputs@plt+0xd3ec>
   12a84:	mov	r0, r6
   12a88:	add	r1, sl, #4
   12a8c:	add	r3, sp, #52	; 0x34
   12a90:	bl	11e80 <fputs@plt+0xc868>
   12a94:	subs	r8, r0, #0
   12a98:	blt	12db8 <fputs@plt+0xd7a0>
   12a9c:	ldr	r4, [sp, #52]	; 0x34
   12aa0:	mov	r3, #0
   12aa4:	str	r3, [sp, #60]	; 0x3c
   12aa8:	cmp	r4, r3
   12aac:	str	r3, [sp, #64]	; 0x40
   12ab0:	str	r3, [sp, #88]	; 0x58
   12ab4:	str	r3, [sp, #92]	; 0x5c
   12ab8:	str	r3, [sp, #96]	; 0x60
   12abc:	beq	130ac <fputs@plt+0xda94>
   12ac0:	add	r2, sp, #88	; 0x58
   12ac4:	add	r0, sp, #60	; 0x3c
   12ac8:	add	r1, sp, #64	; 0x40
   12acc:	str	r2, [sp, #20]
   12ad0:	bl	9340 <fputs@plt+0x3d28>
   12ad4:	cmp	r0, #0
   12ad8:	blt	12f78 <fputs@plt+0xd960>
   12adc:	cmp	r6, #0
   12ae0:	beq	12aec <fputs@plt+0xd4d4>
   12ae4:	bl	d6ac <fputs@plt+0x8094>
   12ae8:	mov	r5, r0
   12aec:	ldr	r3, [pc, #1564]	; 13110 <fputs@plt+0xdaf8>
   12af0:	ldr	r2, [pc, #1564]	; 13114 <fputs@plt+0xdafc>
   12af4:	add	r3, pc, r3
   12af8:	str	r3, [sp, #24]
   12afc:	add	r2, pc, r2
   12b00:	ldr	r3, [pc, #1552]	; 13118 <fputs@plt+0xdb00>
   12b04:	str	r2, [sp, #36]	; 0x24
   12b08:	ldr	r2, [pc, #1548]	; 1311c <fputs@plt+0xdb04>
   12b0c:	add	r3, pc, r3
   12b10:	str	r3, [sp, #40]	; 0x28
   12b14:	add	r2, pc, r2
   12b18:	ldr	r3, [pc, #1536]	; 13120 <fputs@plt+0xdb08>
   12b1c:	str	r2, [sp, #44]	; 0x2c
   12b20:	ldr	r2, [pc, #1532]	; 13124 <fputs@plt+0xdb0c>
   12b24:	add	r3, pc, r3
   12b28:	str	r3, [sp, #28]
   12b2c:	add	r2, pc, r2
   12b30:	str	r2, [sp, #32]
   12b34:	b	12bd8 <fputs@plt+0xd5c0>
   12b38:	ldr	r9, [r4, #-4]
   12b3c:	ldr	r1, [sp, #60]	; 0x3c
   12b40:	cmp	r9, #0
   12b44:	ldr	r2, [sp, #64]	; 0x40
   12b48:	beq	13064 <fputs@plt+0xda4c>
   12b4c:	mov	r0, r9
   12b50:	add	r3, sp, #80	; 0x50
   12b54:	bl	98cc <fputs@plt+0x42b4>
   12b58:	subs	r8, r0, #0
   12b5c:	blt	12c5c <fputs@plt+0xd644>
   12b60:	ldr	r8, [sp, #80]	; 0x50
   12b64:	mov	r0, r7
   12b68:	mov	r1, r8
   12b6c:	bl	6f2bc <fputs@plt+0x69ca4>
   12b70:	subs	r1, r0, #0
   12b74:	mov	r0, r8
   12b78:	bne	12b8c <fputs@plt+0xd574>
   12b7c:	bl	4ea4 <access@plt>
   12b80:	cmp	r0, #0
   12b84:	beq	12e80 <fputs@plt+0xd868>
   12b88:	ldr	r0, [sp, #80]	; 0x50
   12b8c:	mov	r1, r7
   12b90:	add	r2, sp, #84	; 0x54
   12b94:	bl	9e5c <fputs@plt+0x4844>
   12b98:	subs	r8, r0, #0
   12b9c:	blt	12dfc <fputs@plt+0xd7e4>
   12ba0:	ldr	r2, [sp, #80]	; 0x50
   12ba4:	ldr	r3, [sp, #84]	; 0x54
   12ba8:	str	r2, [sp, #72]	; 0x48
   12bac:	str	r3, [sp, #76]	; 0x4c
   12bb0:	add	r0, sp, #56	; 0x38
   12bb4:	ldr	r1, [sp, #72]	; 0x48
   12bb8:	ldr	r2, [sp, #76]	; 0x4c
   12bbc:	bl	74d98 <fputs@plt+0x6f780>
   12bc0:	cmp	r0, #0
   12bc4:	blt	12ed0 <fputs@plt+0xd8b8>
   12bc8:	ldr	r0, [sp, #68]	; 0x44
   12bcc:	bl	4e5c <free@plt>
   12bd0:	cmp	r4, #0
   12bd4:	beq	12ec8 <fputs@plt+0xd8b0>
   12bd8:	mov	r9, r4
   12bdc:	ldr	r1, [r4], #4
   12be0:	cmp	r1, #0
   12be4:	beq	12ec8 <fputs@plt+0xd8b0>
   12be8:	add	r3, sp, #104	; 0x68
   12bec:	mov	ip, #0
   12bf0:	mov	r0, r6
   12bf4:	mov	r2, r5
   12bf8:	str	ip, [r3, #-36]!	; 0xffffffdc
   12bfc:	str	ip, [sp, #4]
   12c00:	str	r3, [sp]
   12c04:	ldr	r3, [sp, #20]
   12c08:	bl	f64c <fputs@plt+0xa034>
   12c0c:	cmp	r0, #0
   12c10:	blt	12ee8 <fputs@plt+0xd8d0>
   12c14:	beq	12f6c <fputs@plt+0xd954>
   12c18:	ldr	r7, [sp, #68]	; 0x44
   12c1c:	cmp	r7, #0
   12c20:	beq	12f20 <fputs@plt+0xd908>
   12c24:	ldr	r2, [sp, #24]
   12c28:	ldrb	r3, [r2]
   12c2c:	cmp	r3, #0
   12c30:	bne	12b38 <fputs@plt+0xd520>
   12c34:	ldr	r0, [r4, #-4]
   12c38:	add	ip, sp, #76	; 0x4c
   12c3c:	ldr	r1, [sp, #60]	; 0x3c
   12c40:	add	r3, sp, #72	; 0x48
   12c44:	ldr	r2, [sp, #64]	; 0x40
   12c48:	str	ip, [sp]
   12c4c:	bl	a130 <fputs@plt+0x4b18>
   12c50:	mov	r8, r0
   12c54:	cmp	r8, #0
   12c58:	bge	12bb0 <fputs@plt+0xd598>
   12c5c:	ldr	r0, [sp, #68]	; 0x44
   12c60:	bl	4e5c <free@plt>
   12c64:	ldr	r0, [sp, #20]
   12c68:	bl	257b0 <fputs@plt+0x20198>
   12c6c:	ldr	r0, [sp, #64]	; 0x40
   12c70:	bl	4e5c <free@plt>
   12c74:	ldr	r0, [sp, #60]	; 0x3c
   12c78:	bl	4e5c <free@plt>
   12c7c:	cmp	r8, #0
   12c80:	blt	12a08 <fputs@plt+0xd3f0>
   12c84:	ldr	r0, [sp, #56]	; 0x38
   12c88:	cmp	r0, #0
   12c8c:	beq	12f80 <fputs@plt+0xd968>
   12c90:	ldr	r3, [r0]
   12c94:	cmp	r3, #0
   12c98:	beq	12f88 <fputs@plt+0xd970>
   12c9c:	bl	a2cc <fputs@plt+0x4cb4>
   12ca0:	subs	r8, r0, #0
   12ca4:	blt	12d68 <fputs@plt+0xd750>
   12ca8:	ldr	r5, [sp, #56]	; 0x38
   12cac:	cmp	r5, #0
   12cb0:	add	r7, r5, #4
   12cb4:	beq	12e44 <fputs@plt+0xd82c>
   12cb8:	ldr	r3, [r5]
   12cbc:	cmp	r3, #0
   12cc0:	beq	12e44 <fputs@plt+0xd82c>
   12cc4:	ldr	r0, [r5, #4]
   12cc8:	cmp	r0, #0
   12ccc:	beq	12e44 <fputs@plt+0xd82c>
   12cd0:	ldr	r9, [pc, #1104]	; 13128 <fputs@plt+0xdb10>
   12cd4:	add	r4, r5, #12
   12cd8:	ldr	r3, [pc, #1100]	; 1312c <fputs@plt+0xdb14>
   12cdc:	ldr	r2, [pc, #1100]	; 13130 <fputs@plt+0xdb18>
   12ce0:	add	r9, pc, r9
   12ce4:	add	r3, pc, r3
   12ce8:	str	r3, [sp, #20]
   12cec:	add	r2, pc, r2
   12cf0:	str	r2, [sp, #24]
   12cf4:	b	12d2c <fputs@plt+0xd714>
   12cf8:	bl	77b7c <fputs@plt+0x72564>
   12cfc:	cmp	r0, #3
   12d00:	bgt	12e14 <fputs@plt+0xd7fc>
   12d04:	adds	r5, r5, #8
   12d08:	mov	r7, r4
   12d0c:	beq	12e44 <fputs@plt+0xd82c>
   12d10:	ldr	r3, [r4, #-4]
   12d14:	cmp	r3, #0
   12d18:	beq	12e44 <fputs@plt+0xd82c>
   12d1c:	ldr	r0, [r5, #4]
   12d20:	add	r4, r4, #8
   12d24:	cmp	r0, #0
   12d28:	beq	12e44 <fputs@plt+0xd82c>
   12d2c:	bl	691c4 <fputs@plt+0x63bac>
   12d30:	cmp	r0, #0
   12d34:	bne	12cf8 <fputs@plt+0xd6e0>
   12d38:	ldr	r0, [r7]
   12d3c:	ldr	r1, [r4, #-12]
   12d40:	bl	4c4c <rename@plt>
   12d44:	subs	r8, r0, #0
   12d48:	bge	12d04 <fputs@plt+0xd6ec>
   12d4c:	bl	55b8 <__errno_location@plt>
   12d50:	ldr	r8, [r0]
   12d54:	bl	77b7c <fputs@plt+0x72564>
   12d58:	cmp	r0, #2
   12d5c:	bgt	12fd0 <fputs@plt+0xd9b8>
   12d60:	cmp	r8, #0
   12d64:	rsbgt	r8, r8, #0
   12d68:	ldr	r4, [sp, #56]	; 0x38
   12d6c:	cmp	r4, #0
   12d70:	beq	12a18 <fputs@plt+0xd400>
   12d74:	ldr	r3, [r4]
   12d78:	cmp	r3, #0
   12d7c:	beq	12fc8 <fputs@plt+0xd9b0>
   12d80:	ldr	r0, [r4, #4]
   12d84:	cmp	r0, #0
   12d88:	bne	12da8 <fputs@plt+0xd790>
   12d8c:	b	12fc8 <fputs@plt+0xd9b0>
   12d90:	ldr	r3, [r4]
   12d94:	cmp	r3, #0
   12d98:	beq	12a08 <fputs@plt+0xd3f0>
   12d9c:	ldr	r0, [r4, #4]
   12da0:	cmp	r0, #0
   12da4:	beq	12a08 <fputs@plt+0xd3f0>
   12da8:	bl	66094 <fputs@plt+0x60a7c>
   12dac:	adds	r4, r4, #8
   12db0:	bne	12d90 <fputs@plt+0xd778>
   12db4:	b	12a08 <fputs@plt+0xd3f0>
   12db8:	bl	77b7c <fputs@plt+0x72564>
   12dbc:	cmp	r0, #2
   12dc0:	ble	12a08 <fputs@plt+0xd3f0>
   12dc4:	ldr	lr, [pc, #872]	; 13134 <fputs@plt+0xdb1c>
   12dc8:	mov	r1, r8
   12dcc:	ldr	ip, [pc, #868]	; 13138 <fputs@plt+0xdb20>
   12dd0:	mov	r0, #3
   12dd4:	ldr	r2, [pc, #864]	; 1313c <fputs@plt+0xdb24>
   12dd8:	add	lr, pc, lr
   12ddc:	add	ip, pc, ip
   12de0:	movw	r3, #6193	; 0x1831
   12de4:	add	r2, pc, r2
   12de8:	str	lr, [sp]
   12dec:	str	ip, [sp, #4]
   12df0:	bl	76de4 <fputs@plt+0x717cc>
   12df4:	mov	r8, r0
   12df8:	b	12a08 <fputs@plt+0xd3f0>
   12dfc:	bl	77b7c <fputs@plt+0x72564>
   12e00:	cmp	r0, #2
   12e04:	bgt	12ef0 <fputs@plt+0xd8d8>
   12e08:	ldr	r0, [sp, #80]	; 0x50
   12e0c:	bl	4e5c <free@plt>
   12e10:	b	12c54 <fputs@plt+0xd63c>
   12e14:	ldr	r3, [sp, #20]
   12e18:	mov	r0, #4
   12e1c:	ldr	r2, [sp, #24]
   12e20:	mov	r1, #0
   12e24:	str	r3, [sp]
   12e28:	movw	r3, #6211	; 0x1843
   12e2c:	str	r2, [sp, #4]
   12e30:	mov	r2, r9
   12e34:	ldr	ip, [r4, #-12]
   12e38:	str	ip, [sp, #8]
   12e3c:	bl	76de4 <fputs@plt+0x717cc>
   12e40:	b	12d04 <fputs@plt+0xd6ec>
   12e44:	ldr	r3, [pc, #756]	; 13140 <fputs@plt+0xdb28>
   12e48:	add	r3, pc, r3
   12e4c:	ldrb	r3, [r3]
   12e50:	cmp	r3, #0
   12e54:	bne	12d68 <fputs@plt+0xd750>
   12e58:	cmp	r6, #0
   12e5c:	beq	12d68 <fputs@plt+0xd750>
   12e60:	bl	d6ac <fputs@plt+0x8094>
   12e64:	cmp	r0, #0
   12e68:	bne	12d68 <fputs@plt+0xd750>
   12e6c:	mov	r0, r6
   12e70:	mov	r1, sl
   12e74:	bl	d9c0 <fputs@plt+0x83a8>
   12e78:	mov	r8, r0
   12e7c:	b	12d68 <fputs@plt+0xd750>
   12e80:	ldr	r3, [sp, #80]	; 0x50
   12e84:	add	r0, sp, #51	; 0x33
   12e88:	str	r7, [sp]
   12e8c:	ldr	r1, [sp, #28]
   12e90:	ldr	r2, [sp, #32]
   12e94:	bl	697b8 <fputs@plt+0x641a0>
   12e98:	subs	r8, r0, #0
   12e9c:	blt	12e08 <fputs@plt+0xd7f0>
   12ea0:	ldrb	r3, [sp, #51]	; 0x33
   12ea4:	cmp	r3, #121	; 0x79
   12ea8:	beq	12b88 <fputs@plt+0xd570>
   12eac:	bl	77b7c <fputs@plt+0x72564>
   12eb0:	cmp	r0, #3
   12eb4:	bgt	12f90 <fputs@plt+0xd978>
   12eb8:	ldr	r0, [sp, #80]	; 0x50
   12ebc:	mvn	r8, #0
   12ec0:	bl	4e5c <free@plt>
   12ec4:	b	12c5c <fputs@plt+0xd644>
   12ec8:	mov	r8, #0
   12ecc:	b	12c64 <fputs@plt+0xd64c>
   12ed0:	ldr	r0, [pc, #620]	; 13144 <fputs@plt+0xdb2c>
   12ed4:	movw	r1, #6167	; 0x1817
   12ed8:	ldr	r2, [pc, #616]	; 13148 <fputs@plt+0xdb30>
   12edc:	add	r0, pc, r0
   12ee0:	add	r2, pc, r2
   12ee4:	bl	76f1c <fputs@plt+0x71904>
   12ee8:	mov	r8, r0
   12eec:	b	12c5c <fputs@plt+0xd644>
   12ef0:	ldr	r2, [sp, #40]	; 0x28
   12ef4:	mov	r0, #3
   12ef8:	ldr	r3, [sp, #80]	; 0x50
   12efc:	mov	r1, r8
   12f00:	str	r2, [sp]
   12f04:	ldr	r2, [sp, #44]	; 0x2c
   12f08:	str	r3, [sp, #8]
   12f0c:	movw	r3, #6046	; 0x179e
   12f10:	str	r2, [sp, #4]
   12f14:	ldr	r2, [sp, #36]	; 0x24
   12f18:	bl	76de4 <fputs@plt+0x717cc>
   12f1c:	b	12e08 <fputs@plt+0xd7f0>
   12f20:	bl	77b7c <fputs@plt+0x72564>
   12f24:	cmp	r0, #2
   12f28:	movle	r0, #0
   12f2c:	mvnle	r8, #1
   12f30:	ble	12c60 <fputs@plt+0xd648>
   12f34:	ldr	lr, [pc, #528]	; 1314c <fputs@plt+0xdb34>
   12f38:	mov	r0, #3
   12f3c:	ldr	ip, [pc, #524]	; 13150 <fputs@plt+0xdb38>
   12f40:	mov	r1, #0
   12f44:	add	lr, pc, lr
   12f48:	str	lr, [sp]
   12f4c:	add	ip, pc, ip
   12f50:	str	ip, [sp, #4]
   12f54:	ldr	ip, [r9]
   12f58:	movw	r3, #6154	; 0x180a
   12f5c:	ldr	r2, [pc, #496]	; 13154 <fputs@plt+0xdb3c>
   12f60:	str	ip, [sp, #8]
   12f64:	add	r2, pc, r2
   12f68:	bl	76de4 <fputs@plt+0x717cc>
   12f6c:	ldr	r0, [sp, #68]	; 0x44
   12f70:	mvn	r8, #1
   12f74:	b	12c60 <fputs@plt+0xd648>
   12f78:	mov	r8, r0
   12f7c:	b	12c64 <fputs@plt+0xd64c>
   12f80:	mvn	r8, #1
   12f84:	b	12a18 <fputs@plt+0xd400>
   12f88:	mvn	r8, #1
   12f8c:	b	12a14 <fputs@plt+0xd3fc>
   12f90:	ldr	r2, [pc, #448]	; 13158 <fputs@plt+0xdb40>
   12f94:	mov	r0, #4
   12f98:	ldr	ip, [pc, #444]	; 1315c <fputs@plt+0xdb44>
   12f9c:	mov	r1, #0
   12fa0:	add	r2, pc, r2
   12fa4:	str	r2, [sp, #4]
   12fa8:	ldr	r2, [pc, #432]	; 13160 <fputs@plt+0xdb48>
   12fac:	add	ip, pc, ip
   12fb0:	str	r9, [sp, #8]
   12fb4:	movw	r3, #6038	; 0x1796
   12fb8:	str	ip, [sp]
   12fbc:	add	r2, pc, r2
   12fc0:	bl	76de4 <fputs@plt+0x717cc>
   12fc4:	b	12eb8 <fputs@plt+0xd8a0>
   12fc8:	mov	r0, r4
   12fcc:	b	12a14 <fputs@plt+0xd3fc>
   12fd0:	ldr	lr, [pc, #396]	; 13164 <fputs@plt+0xdb4c>
   12fd4:	mov	r1, r8
   12fd8:	ldr	ip, [pc, #392]	; 13168 <fputs@plt+0xdb50>
   12fdc:	mov	r0, #3
   12fe0:	add	lr, pc, lr
   12fe4:	str	lr, [sp]
   12fe8:	add	ip, pc, ip
   12fec:	str	ip, [sp, #4]
   12ff0:	ldr	ip, [r7]
   12ff4:	movw	r3, #6216	; 0x1848
   12ff8:	ldr	r2, [pc, #364]	; 1316c <fputs@plt+0xdb54>
   12ffc:	str	ip, [sp, #8]
   13000:	add	r2, pc, r2
   13004:	ldr	ip, [r5]
   13008:	str	ip, [sp, #12]
   1300c:	bl	76de4 <fputs@plt+0x717cc>
   13010:	b	12e78 <fputs@plt+0xd860>
   13014:	bl	524c <__stack_chk_fail@plt>
   13018:	ldr	r0, [pc, #336]	; 13170 <fputs@plt+0xdb58>
   1301c:	movw	r2, #6179	; 0x1823
   13020:	ldr	r1, [pc, #332]	; 13174 <fputs@plt+0xdb5c>
   13024:	ldr	r3, [pc, #332]	; 13178 <fputs@plt+0xdb60>
   13028:	add	r0, pc, r0
   1302c:	add	r1, pc, r1
   13030:	add	r3, pc, r3
   13034:	bl	76bb0 <fputs@plt+0x71598>
   13038:	mov	r4, r0
   1303c:	ldr	r0, [sp, #56]	; 0x38
   13040:	cmp	r0, #0
   13044:	beq	1304c <fputs@plt+0xda34>
   13048:	bl	74690 <fputs@plt+0x6f078>
   1304c:	ldr	r0, [sp, #52]	; 0x34
   13050:	cmp	r0, #0
   13054:	beq	1305c <fputs@plt+0xda44>
   13058:	bl	74690 <fputs@plt+0x6f078>
   1305c:	mov	r0, r4
   13060:	bl	54f8 <_Unwind_Resume@plt>
   13064:	ldr	r0, [pc, #272]	; 1317c <fputs@plt+0xdb64>
   13068:	movw	r2, #6021	; 0x1785
   1306c:	ldr	r1, [pc, #268]	; 13180 <fputs@plt+0xdb68>
   13070:	ldr	r3, [pc, #268]	; 13184 <fputs@plt+0xdb6c>
   13074:	add	r0, pc, r0
   13078:	add	r1, pc, r1
   1307c:	add	r3, pc, r3
   13080:	bl	76bb0 <fputs@plt+0x71598>
   13084:	mov	r4, r0
   13088:	ldr	r0, [sp, #68]	; 0x44
   1308c:	bl	4e5c <free@plt>
   13090:	ldr	r0, [sp, #20]
   13094:	bl	257b0 <fputs@plt+0x20198>
   13098:	ldr	r0, [sp, #64]	; 0x40
   1309c:	bl	4e5c <free@plt>
   130a0:	ldr	r0, [sp, #60]	; 0x3c
   130a4:	bl	4e5c <free@plt>
   130a8:	b	1303c <fputs@plt+0xda24>
   130ac:	add	r3, sp, #88	; 0x58
   130b0:	ldr	r0, [pc, #208]	; 13188 <fputs@plt+0xdb70>
   130b4:	ldr	r1, [pc, #208]	; 1318c <fputs@plt+0xdb74>
   130b8:	movw	r2, #6134	; 0x17f6
   130bc:	str	r3, [sp, #20]
   130c0:	add	r0, pc, r0
   130c4:	ldr	r3, [pc, #196]	; 13190 <fputs@plt+0xdb78>
   130c8:	add	r1, pc, r1
   130cc:	add	r3, pc, r3
   130d0:	bl	76bb0 <fputs@plt+0x71598>
   130d4:	mov	r4, r0
   130d8:	b	1304c <fputs@plt+0xda34>
   130dc:	mov	r4, r0
   130e0:	b	13090 <fputs@plt+0xda78>
   130e4:	mov	r4, r0
   130e8:	b	13098 <fputs@plt+0xda80>
   130ec:	strdeq	lr, [r9], -r0
   130f0:	andeq	r0, r0, r0, asr #8
   130f4:	strdeq	lr, [r9], -r4
   130f8:	andeq	r3, r7, r0, lsl #29
   130fc:	andeq	pc, r6, r8, lsl r3	; <UNPREDICTABLE>
   13100:	andeq	sp, r6, r8, lsl #29
   13104:	andeq	r3, r7, r4, lsl #28
   13108:	andeq	pc, r6, r8, ror r2	; <UNPREDICTABLE>
   1310c:	andeq	sp, r6, ip, lsl #28
   13110:	muleq	r9, r5, r9
   13114:	andeq	sp, r6, r0, lsl #27
   13118:	andeq	r3, r7, r8, asr ip
   1311c:	andeq	pc, r6, ip, ror r2	; <UNPREDICTABLE>
   13120:	andeq	pc, r6, r0, lsr #4
   13124:	andeq	pc, r6, ip, lsl r2	; <UNPREDICTABLE>
   13128:	muleq	r6, ip, fp
   1312c:	andeq	r3, r7, r4, lsl #23
   13130:	ldrdeq	pc, [r6], -r4
   13134:	muleq	r7, r0, sl
   13138:	andeq	lr, r6, r8, lsl #29
   1313c:	muleq	r6, r8, sl
   13140:	andeq	lr, r9, sl, lsl #12
   13144:	andeq	sp, r6, r0, lsr #19
   13148:	andeq	r3, r7, r4, ror r6
   1314c:	andeq	r3, r7, r0, lsl r6
   13150:	ldrdeq	lr, [r6], -ip
   13154:	andeq	sp, r6, r8, lsl r9
   13158:	andeq	lr, r6, r4, ror #27
   1315c:			; <UNDEFINED> instruction: 0x000737b8
   13160:	andeq	sp, r6, r0, asr #17
   13164:	andeq	r3, r7, r8, lsl #17
   13168:	andeq	lr, r6, r8, lsl #28
   1316c:	andeq	sp, r6, ip, ror r8
   13170:	andeq	sp, r6, r8, ror pc
   13174:	andeq	sp, r6, r0, asr r8
   13178:	andeq	r3, r7, ip, lsl r8
   1317c:	andeq	sp, r6, r0, lsl ip
   13180:	andeq	sp, r6, r4, lsl #16
   13184:	andeq	r3, r7, r8, lsr #9
   13188:	andeq	lr, r6, r0, ror #24
   1318c:			; <UNDEFINED> instruction: 0x0006d7b4
   13190:	strdeq	r3, [r7], -r8
   13194:	ldr	r2, [pc, #804]	; 134c0 <fputs@plt+0xdea8>
   13198:	mov	r3, #0
   1319c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131a0:	mov	r4, r1
   131a4:	ldr	r1, [pc, #792]	; 134c4 <fputs@plt+0xdeac>
   131a8:	add	r2, pc, r2
   131ac:	sub	sp, sp, #76	; 0x4c
   131b0:	mov	r5, r0
   131b4:	mov	r0, r4
   131b8:	add	r7, sp, #56	; 0x38
   131bc:	ldr	r1, [r2, r1]
   131c0:	str	r3, [sp, #56]	; 0x38
   131c4:	str	r3, [sp, #60]	; 0x3c
   131c8:	ldr	r2, [r1]
   131cc:	str	r1, [sp, #40]	; 0x28
   131d0:	str	r3, [sp, #64]	; 0x40
   131d4:	str	r3, [sp, #48]	; 0x30
   131d8:	str	r2, [sp, #68]	; 0x44
   131dc:	bl	747a8 <fputs@plt+0x6f190>
   131e0:	cmp	r0, #1
   131e4:	bls	13400 <fputs@plt+0xdde8>
   131e8:	add	r7, sp, #56	; 0x38
   131ec:	bl	d974 <fputs@plt+0x835c>
   131f0:	add	r1, r4, #4
   131f4:	mov	r0, r5
   131f8:	mov	r2, #0
   131fc:	add	r3, sp, #48	; 0x30
   13200:	add	r7, sp, #56	; 0x38
   13204:	bl	11e80 <fputs@plt+0xc868>
   13208:	cmp	r0, #0
   1320c:	str	r0, [sp, #36]	; 0x24
   13210:	blt	1341c <fputs@plt+0xde04>
   13214:	ldr	r4, [sp, #48]	; 0x30
   13218:	cmp	r4, #0
   1321c:	addeq	r7, sp, #56	; 0x38
   13220:	ldreq	r5, [sp, #36]	; 0x24
   13224:	beq	1337c <fputs@plt+0xdd64>
   13228:	ldr	r3, [r4]
   1322c:	cmp	r3, #0
   13230:	beq	13464 <fputs@plt+0xde4c>
   13234:	ldr	r0, [pc, #652]	; 134c8 <fputs@plt+0xdeb0>
   13238:	add	r1, sp, #52	; 0x34
   1323c:	ldr	r9, [pc, #648]	; 134cc <fputs@plt+0xdeb4>
   13240:	add	r4, r4, #4
   13244:	ldr	sl, [pc, #644]	; 134d0 <fputs@plt+0xdeb8>
   13248:	add	r0, pc, r0
   1324c:	ldr	fp, [pc, #640]	; 134d4 <fputs@plt+0xdebc>
   13250:	add	r9, pc, r9
   13254:	ldr	r2, [pc, #636]	; 134d8 <fputs@plt+0xdec0>
   13258:	add	sl, pc, sl
   1325c:	ldr	r3, [pc, #632]	; 134dc <fputs@plt+0xdec4>
   13260:	add	r7, sp, #56	; 0x38
   13264:	add	r2, pc, r2
   13268:	str	r0, [sp, #24]
   1326c:	add	r3, pc, r3
   13270:	str	r1, [sp, #20]
   13274:	add	fp, pc, fp
   13278:	str	r2, [sp, #28]
   1327c:	str	r3, [sp, #32]
   13280:	b	132ac <fputs@plt+0xdc94>
   13284:	ldr	r0, [sp, #52]	; 0x34
   13288:	cmp	r0, #0
   1328c:	beq	13294 <fputs@plt+0xdc7c>
   13290:	bl	3a9b0 <fputs@plt+0x35398>
   13294:	cmp	r4, #0
   13298:	beq	133f8 <fputs@plt+0xdde0>
   1329c:	ldr	r3, [r6]
   132a0:	add	r4, r4, #4
   132a4:	cmp	r3, #0
   132a8:	beq	133f8 <fputs@plt+0xdde0>
   132ac:	str	sl, [sp]
   132b0:	mov	r0, r5
   132b4:	str	fp, [sp, #4]
   132b8:	add	r1, sp, #52	; 0x34
   132bc:	ldr	r2, [sp, #24]
   132c0:	mov	r3, r9
   132c4:	mov	ip, #0
   132c8:	str	ip, [sp, #52]	; 0x34
   132cc:	bl	3a4bc <fputs@plt+0x34ea4>
   132d0:	cmp	r0, #0
   132d4:	blt	13354 <fputs@plt+0xdd3c>
   132d8:	ldr	r2, [sp, #28]
   132dc:	ldr	r0, [sp, #52]	; 0x34
   132e0:	ldrb	r1, [r2]
   132e4:	bl	3aee0 <fputs@plt+0x358c8>
   132e8:	cmp	r0, #0
   132ec:	blt	13354 <fputs@plt+0xdd3c>
   132f0:	ldr	r0, [sp, #52]	; 0x34
   132f4:	mov	r6, r4
   132f8:	ldr	r1, [sp, #32]
   132fc:	ldr	r2, [r4, #-4]
   13300:	bl	3d624 <fputs@plt+0x3800c>
   13304:	cmp	r0, #0
   13308:	blt	13354 <fputs@plt+0xdd3c>
   1330c:	mov	r3, #0
   13310:	ldr	r1, [sp, #52]	; 0x34
   13314:	str	r3, [sp, #4]
   13318:	mov	r0, r5
   1331c:	str	r7, [sp]
   13320:	mov	r2, #0
   13324:	mov	r3, #0
   13328:	bl	2c7f0 <fputs@plt+0x271d8>
   1332c:	subs	r8, r0, #0
   13330:	bge	13284 <fputs@plt+0xdc6c>
   13334:	bl	77b7c <fputs@plt+0x72564>
   13338:	cmp	r0, #2
   1333c:	bgt	133a4 <fputs@plt+0xdd8c>
   13340:	ldr	r3, [sp, #36]	; 0x24
   13344:	cmp	r3, #0
   13348:	moveq	r3, r8
   1334c:	str	r3, [sp, #36]	; 0x24
   13350:	b	13284 <fputs@plt+0xdc6c>
   13354:	bl	4d93c <fputs@plt+0x48324>
   13358:	mov	r5, r0
   1335c:	ldr	r0, [sp, #52]	; 0x34
   13360:	cmp	r0, #0
   13364:	beq	1336c <fputs@plt+0xdd54>
   13368:	bl	3a9b0 <fputs@plt+0x35398>
   1336c:	ldr	r0, [sp, #48]	; 0x30
   13370:	cmp	r0, #0
   13374:	beq	1337c <fputs@plt+0xdd64>
   13378:	bl	74690 <fputs@plt+0x6f078>
   1337c:	mov	r0, r7
   13380:	bl	30414 <fputs@plt+0x2adfc>
   13384:	ldr	r1, [sp, #40]	; 0x28
   13388:	ldr	r2, [sp, #68]	; 0x44
   1338c:	mov	r0, r5
   13390:	ldr	r3, [r1]
   13394:	cmp	r2, r3
   13398:	bne	13474 <fputs@plt+0xde5c>
   1339c:	add	sp, sp, #76	; 0x4c
   133a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133a4:	ldr	r2, [r4, #-4]
   133a8:	mov	r0, r7
   133ac:	mov	r1, r8
   133b0:	str	r2, [sp, #44]	; 0x2c
   133b4:	bl	308e8 <fputs@plt+0x2b2d0>
   133b8:	ldr	r2, [pc, #288]	; 134e0 <fputs@plt+0xdec8>
   133bc:	mov	r1, #0
   133c0:	str	r0, [sp, #12]
   133c4:	movw	r3, #4975	; 0x136f
   133c8:	ldr	r0, [sp, #44]	; 0x2c
   133cc:	add	r2, pc, r2
   133d0:	ldr	ip, [pc, #268]	; 134e4 <fputs@plt+0xdecc>
   133d4:	str	r2, [sp, #4]
   133d8:	ldr	r2, [pc, #264]	; 134e8 <fputs@plt+0xded0>
   133dc:	add	ip, pc, ip
   133e0:	str	r0, [sp, #8]
   133e4:	mov	r0, #3
   133e8:	str	ip, [sp]
   133ec:	add	r2, pc, r2
   133f0:	bl	76de4 <fputs@plt+0x717cc>
   133f4:	b	13340 <fputs@plt+0xdd28>
   133f8:	ldr	r5, [sp, #36]	; 0x24
   133fc:	b	1336c <fputs@plt+0xdd54>
   13400:	mov	r0, r5
   13404:	mov	r1, r4
   13408:	add	r7, sp, #56	; 0x38
   1340c:	bl	d9c0 <fputs@plt+0x83a8>
   13410:	mov	r5, r0
   13414:	add	r7, sp, #56	; 0x38
   13418:	b	1336c <fputs@plt+0xdd54>
   1341c:	add	r7, sp, #56	; 0x38
   13420:	bl	77b7c <fputs@plt+0x72564>
   13424:	cmp	r0, #2
   13428:	ble	13214 <fputs@plt+0xdbfc>
   1342c:	ldr	lr, [pc, #184]	; 134ec <fputs@plt+0xded4>
   13430:	mov	r0, #3
   13434:	ldr	ip, [pc, #180]	; 134f0 <fputs@plt+0xded8>
   13438:	movw	r3, #4950	; 0x1356
   1343c:	ldr	r2, [pc, #176]	; 134f4 <fputs@plt+0xdedc>
   13440:	add	lr, pc, lr
   13444:	add	ip, pc, ip
   13448:	ldr	r1, [sp, #36]	; 0x24
   1344c:	add	r2, pc, r2
   13450:	str	lr, [sp]
   13454:	str	ip, [sp, #4]
   13458:	add	r7, sp, #56	; 0x38
   1345c:	bl	76de4 <fputs@plt+0x717cc>
   13460:	b	13214 <fputs@plt+0xdbfc>
   13464:	mov	r0, r4
   13468:	ldr	r5, [sp, #36]	; 0x24
   1346c:	add	r7, sp, #56	; 0x38
   13470:	b	13378 <fputs@plt+0xdd60>
   13474:	bl	524c <__stack_chk_fail@plt>
   13478:	mov	r4, r0
   1347c:	mov	r0, r7
   13480:	bl	30414 <fputs@plt+0x2adfc>
   13484:	mov	r0, r4
   13488:	bl	54f8 <_Unwind_Resume@plt>
   1348c:	mov	r4, r0
   13490:	ldr	r0, [sp, #48]	; 0x30
   13494:	cmp	r0, #0
   13498:	beq	1347c <fputs@plt+0xde64>
   1349c:	bl	74690 <fputs@plt+0x6f078>
   134a0:	b	1347c <fputs@plt+0xde64>
   134a4:	ldr	r3, [sp, #52]	; 0x34
   134a8:	mov	r4, r0
   134ac:	cmp	r3, #0
   134b0:	beq	13490 <fputs@plt+0xde78>
   134b4:	mov	r0, r3
   134b8:	bl	3a9b0 <fputs@plt+0x35398>
   134bc:	b	13490 <fputs@plt+0xde78>
   134c0:	ldrdeq	sp, [r9], -r0
   134c4:	andeq	r0, r0, r0, asr #8
   134c8:	ldrdeq	sp, [r6], -r0
   134cc:	strdeq	sp, [r6], -r8
   134d0:	andeq	sp, r6, ip, lsl #22
   134d4:	andeq	lr, r6, r0, lsr #23
   134d8:	strdeq	sp, [r9], -r8
   134dc:	andeq	r4, r7, r0, lsr #11
   134e0:	andeq	lr, r6, r8, asr sl
   134e4:	strdeq	sp, [r6], -r4
   134e8:	muleq	r6, r0, r4
   134ec:	muleq	r6, r0, r2
   134f0:	andeq	lr, r6, r0, lsr #16
   134f4:	andeq	sp, r6, r0, lsr r4
   134f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   134fc:	mov	sl, r1
   13500:	ldr	lr, [pc, #424]	; 136b0 <fputs@plt+0xe098>
   13504:	sub	sp, sp, #16
   13508:	ldr	ip, [pc, #420]	; 136b4 <fputs@plt+0xe09c>
   1350c:	subs	r5, r0, #0
   13510:	add	lr, pc, lr
   13514:	mov	r6, r2
   13518:	mov	r2, #0
   1351c:	ldr	r9, [lr, ip]
   13520:	mov	r1, lr
   13524:	str	r2, [sp, #8]
   13528:	ldr	r1, [r9]
   1352c:	str	r1, [sp, #12]
   13530:	beq	13650 <fputs@plt+0xe038>
   13534:	cmp	r3, #0
   13538:	beq	13690 <fputs@plt+0xe078>
   1353c:	mov	r1, r3
   13540:	add	r3, sp, #8
   13544:	bl	11e80 <fputs@plt+0xc868>
   13548:	subs	r4, r0, #0
   1354c:	blt	135f0 <fputs@plt+0xdfd8>
   13550:	ldr	r4, [sp, #8]
   13554:	cmp	r4, #0
   13558:	beq	13644 <fputs@plt+0xe02c>
   1355c:	ldr	r1, [r4]
   13560:	cmp	r1, #0
   13564:	beq	13644 <fputs@plt+0xe02c>
   13568:	ldr	r7, [pc, #328]	; 136b8 <fputs@plt+0xe0a0>
   1356c:	add	r4, r4, #4
   13570:	mov	r8, #0
   13574:	add	r7, pc, r7
   13578:	b	13594 <fputs@plt+0xdf7c>
   1357c:	movne	r8, #1
   13580:	cmp	r4, #0
   13584:	beq	135dc <fputs@plt+0xdfc4>
   13588:	ldr	r1, [r4], #4
   1358c:	cmp	r1, #0
   13590:	beq	135dc <fputs@plt+0xdfc4>
   13594:	mov	r0, r5
   13598:	mov	r2, r6
   1359c:	ldrb	r3, [r7]
   135a0:	bl	aa74 <fputs@plt+0x545c>
   135a4:	cmp	r0, #0
   135a8:	bge	1357c <fputs@plt+0xdf64>
   135ac:	mov	sl, r0
   135b0:	ldr	r0, [sp, #8]
   135b4:	cmp	r0, #0
   135b8:	beq	135c0 <fputs@plt+0xdfa8>
   135bc:	bl	74690 <fputs@plt+0x6f078>
   135c0:	ldr	r2, [sp, #12]
   135c4:	mov	r0, sl
   135c8:	ldr	r3, [r9]
   135cc:	cmp	r2, r3
   135d0:	bne	1364c <fputs@plt+0xe034>
   135d4:	add	sp, sp, #16
   135d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   135dc:	cmp	r8, #0
   135e0:	beq	13608 <fputs@plt+0xdff0>
   135e4:	ldr	r0, [sp, #8]
   135e8:	mov	sl, #0
   135ec:	b	135b4 <fputs@plt+0xdf9c>
   135f0:	bl	77b7c <fputs@plt+0x72564>
   135f4:	cmp	r0, #2
   135f8:	bgt	13610 <fputs@plt+0xdff8>
   135fc:	mov	sl, r4
   13600:	ldr	r0, [sp, #8]
   13604:	b	135b4 <fputs@plt+0xdf9c>
   13608:	ldr	r0, [sp, #8]
   1360c:	b	135b4 <fputs@plt+0xdf9c>
   13610:	ldr	lr, [pc, #164]	; 136bc <fputs@plt+0xe0a4>
   13614:	mov	r1, r4
   13618:	ldr	ip, [pc, #160]	; 136c0 <fputs@plt+0xe0a8>
   1361c:	mov	r0, #3
   13620:	ldr	r2, [pc, #156]	; 136c4 <fputs@plt+0xe0ac>
   13624:	add	lr, pc, lr
   13628:	add	ip, pc, ip
   1362c:	movw	r3, #3023	; 0xbcf
   13630:	add	r2, pc, r2
   13634:	str	lr, [sp]
   13638:	str	ip, [sp, #4]
   1363c:	bl	76de4 <fputs@plt+0x717cc>
   13640:	b	135ac <fputs@plt+0xdf94>
   13644:	mov	r0, r4
   13648:	b	135b4 <fputs@plt+0xdf9c>
   1364c:	bl	524c <__stack_chk_fail@plt>
   13650:	ldr	r0, [pc, #112]	; 136c8 <fputs@plt+0xe0b0>
   13654:	movw	r2, #3018	; 0xbca
   13658:	ldr	r1, [pc, #108]	; 136cc <fputs@plt+0xe0b4>
   1365c:	ldr	r3, [pc, #108]	; 136d0 <fputs@plt+0xe0b8>
   13660:	add	r0, pc, r0
   13664:	add	r1, pc, r1
   13668:	add	r3, pc, r3
   1366c:	bl	76bb0 <fputs@plt+0x71598>
   13670:	ldr	r3, [sp, #8]
   13674:	mov	r4, r0
   13678:	cmp	r3, #0
   1367c:	beq	13688 <fputs@plt+0xe070>
   13680:	mov	r0, r3
   13684:	bl	74690 <fputs@plt+0x6f078>
   13688:	mov	r0, r4
   1368c:	bl	54f8 <_Unwind_Resume@plt>
   13690:	ldr	r0, [pc, #60]	; 136d4 <fputs@plt+0xe0bc>
   13694:	movw	r2, #3019	; 0xbcb
   13698:	ldr	r1, [pc, #56]	; 136d8 <fputs@plt+0xe0c0>
   1369c:	ldr	r3, [pc, #56]	; 136dc <fputs@plt+0xe0c4>
   136a0:	add	r0, pc, r0
   136a4:	add	r1, pc, r1
   136a8:	add	r3, pc, r3
   136ac:	bl	76bb0 <fputs@plt+0x71598>
   136b0:	andeq	sp, r9, r8, ror #12
   136b4:	andeq	r0, r0, r0, asr #8
   136b8:	andeq	sp, r9, r0, lsr #30
   136bc:	andeq	r3, r7, r4, lsl #1
   136c0:	andeq	lr, r6, ip, lsr r6
   136c4:	andeq	sp, r6, ip, asr #4
   136c8:	andeq	r7, r7, r8, lsr #13
   136cc:	andeq	sp, r6, r8, lsl r2
   136d0:	muleq	r7, r8, r1
   136d4:	andeq	sp, r6, r0, lsl #18
   136d8:	ldrdeq	sp, [r6], -r8
   136dc:	andeq	r3, r7, r8, asr r1
   136e0:	ldr	r2, [pc, #16]	; 136f8 <fputs@plt+0xe0e0>
   136e4:	add	r3, r1, #4
   136e8:	mov	r1, #1
   136ec:	add	r2, pc, r2
   136f0:	add	r2, r2, #108	; 0x6c
   136f4:	b	134f8 <fputs@plt+0xdee0>
   136f8:	muleq	r6, r4, lr
   136fc:	ldr	r2, [pc, #16]	; 13714 <fputs@plt+0xe0fc>
   13700:	add	r3, r1, #4
   13704:	mov	r1, #3
   13708:	add	r2, pc, r2
   1370c:	add	r2, r2, #116	; 0x74
   13710:	b	134f8 <fputs@plt+0xdee0>
   13714:	andeq	ip, r6, r8, ror lr
   13718:	ldr	r2, [pc, #1092]	; 13b64 <fputs@plt+0xe54c>
   1371c:	mov	r3, #0
   13720:	ldr	ip, [pc, #1088]	; 13b68 <fputs@plt+0xe550>
   13724:	add	r2, pc, r2
   13728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1372c:	subs	sl, r1, #0
   13730:	ldr	r7, [r2, ip]
   13734:	sub	sp, sp, #76	; 0x4c
   13738:	mov	r8, r0
   1373c:	str	r3, [sp, #36]	; 0x24
   13740:	ldr	r2, [r7]
   13744:	str	r3, [sp, #40]	; 0x28
   13748:	str	r3, [sp, #56]	; 0x38
   1374c:	str	r3, [sp, #60]	; 0x3c
   13750:	str	r2, [sp, #68]	; 0x44
   13754:	str	r3, [sp, #64]	; 0x40
   13758:	str	r3, [sp, #44]	; 0x2c
   1375c:	beq	13ad0 <fputs@plt+0xe4b8>
   13760:	ldr	r3, [pc, #1028]	; 13b6c <fputs@plt+0xe554>
   13764:	add	r5, sp, #56	; 0x38
   13768:	add	r3, pc, r3
   1376c:	ldr	r3, [r3]
   13770:	cmp	r3, #0
   13774:	beq	13804 <fputs@plt+0xe1ec>
   13778:	bl	77b7c <fputs@plt+0x72564>
   1377c:	cmp	r0, #2
   13780:	ble	13a08 <fputs@plt+0xe3f0>
   13784:	ldr	lr, [pc, #996]	; 13b70 <fputs@plt+0xe558>
   13788:	mov	r0, #3
   1378c:	ldr	ip, [pc, #992]	; 13b74 <fputs@plt+0xe55c>
   13790:	mov	r1, #0
   13794:	ldr	r2, [pc, #988]	; 13b78 <fputs@plt+0xe560>
   13798:	add	lr, pc, lr
   1379c:	add	ip, pc, ip
   137a0:	movw	r3, #4660	; 0x1234
   137a4:	add	r2, pc, r2
   137a8:	str	lr, [sp]
   137ac:	str	ip, [sp, #4]
   137b0:	add	r5, sp, #56	; 0x38
   137b4:	bl	76de4 <fputs@plt+0x717cc>
   137b8:	add	r5, sp, #56	; 0x38
   137bc:	mvn	r6, #21
   137c0:	ldr	r0, [sp, #44]	; 0x2c
   137c4:	cmp	r0, #0
   137c8:	beq	137d0 <fputs@plt+0xe1b8>
   137cc:	bl	74690 <fputs@plt+0x6f078>
   137d0:	mov	r0, r5
   137d4:	bl	257b0 <fputs@plt+0x20198>
   137d8:	ldr	r0, [sp, #40]	; 0x28
   137dc:	bl	4e5c <free@plt>
   137e0:	ldr	r0, [sp, #36]	; 0x24
   137e4:	bl	4e5c <free@plt>
   137e8:	ldr	r2, [sp, #68]	; 0x44
   137ec:	ldr	r3, [r7]
   137f0:	mov	r0, r6
   137f4:	cmp	r2, r3
   137f8:	bne	13acc <fputs@plt+0xe4b4>
   137fc:	add	sp, sp, #76	; 0x4c
   13800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13804:	add	r0, sp, #36	; 0x24
   13808:	add	r1, sp, #40	; 0x28
   1380c:	mov	r2, r5
   13810:	bl	9340 <fputs@plt+0x3d28>
   13814:	cmp	r0, #0
   13818:	blt	139bc <fputs@plt+0xe3a4>
   1381c:	add	r1, sl, #4
   13820:	mov	r0, r8
   13824:	mov	r2, #0
   13828:	add	r3, sp, #44	; 0x2c
   1382c:	bl	11e80 <fputs@plt+0xc868>
   13830:	subs	r6, r0, #0
   13834:	blt	13980 <fputs@plt+0xe368>
   13838:	cmp	r8, #0
   1383c:	beq	13a14 <fputs@plt+0xe3fc>
   13840:	bl	d6ac <fputs@plt+0x8094>
   13844:	str	r0, [sp, #16]
   13848:	ldr	r3, [pc, #812]	; 13b7c <fputs@plt+0xe564>
   1384c:	add	r3, pc, r3
   13850:	ldrb	r0, [r3]
   13854:	cmp	r0, #0
   13858:	beq	13a20 <fputs@plt+0xe408>
   1385c:	ldr	r9, [sp, #44]	; 0x2c
   13860:	cmp	r9, #0
   13864:	moveq	r6, r9
   13868:	beq	137d0 <fputs@plt+0xe1b8>
   1386c:	ldr	r6, [r9]
   13870:	cmp	r6, #0
   13874:	moveq	r0, r9
   13878:	beq	137cc <fputs@plt+0xe1b4>
   1387c:	ldr	ip, [pc, #764]	; 13b80 <fputs@plt+0xe568>
   13880:	add	r9, r9, #4
   13884:	mov	r4, #1
   13888:	mov	sl, #0
   1388c:	add	ip, pc, ip
   13890:	add	r3, sp, #48	; 0x30
   13894:	str	ip, [sp, #28]
   13898:	add	ip, sp, #52	; 0x34
   1389c:	str	r3, [sp, #20]
   138a0:	str	ip, [sp, #24]
   138a4:	add	ip, sp, #48	; 0x30
   138a8:	str	sl, [sp, #48]	; 0x30
   138ac:	str	sl, [sp, #52]	; 0x34
   138b0:	mov	r0, r8
   138b4:	ldr	r1, [r9, #-4]
   138b8:	mov	r3, r5
   138bc:	str	ip, [sp]
   138c0:	add	ip, sp, #52	; 0x34
   138c4:	ldr	r2, [sp, #16]
   138c8:	mov	fp, r9
   138cc:	str	ip, [sp, #4]
   138d0:	bl	f64c <fputs@plt+0xa034>
   138d4:	cmp	r0, #0
   138d8:	blt	13a70 <fputs@plt+0xe458>
   138dc:	beq	13abc <fputs@plt+0xe4a4>
   138e0:	cmp	r4, #0
   138e4:	beq	139fc <fputs@plt+0xe3e4>
   138e8:	ldr	r0, [sp, #48]	; 0x30
   138ec:	cmp	r0, #0
   138f0:	beq	13904 <fputs@plt+0xe2ec>
   138f4:	mov	r1, #0
   138f8:	bl	c8f4 <fputs@plt+0x72dc>
   138fc:	subs	r4, r0, #0
   13900:	blt	13a28 <fputs@plt+0xe410>
   13904:	ldr	r4, [sp, #52]	; 0x34
   13908:	cmp	r4, #0
   1390c:	beq	139d4 <fputs@plt+0xe3bc>
   13910:	ldr	r0, [r4]
   13914:	cmp	r0, #0
   13918:	beq	13ab4 <fputs@plt+0xe49c>
   1391c:	mov	r1, r4
   13920:	b	13940 <fputs@plt+0xe328>
   13924:	adds	r3, r4, #4
   13928:	beq	139c4 <fputs@plt+0xe3ac>
   1392c:	ldr	r0, [r4, #4]
   13930:	cmp	r0, #0
   13934:	beq	139c4 <fputs@plt+0xe3ac>
   13938:	ldr	r1, [sp, #52]	; 0x34
   1393c:	mov	r4, r3
   13940:	subs	r3, r1, r4
   13944:	rsbs	r1, r3, #0
   13948:	adcs	r1, r1, r3
   1394c:	bl	c8f4 <fputs@plt+0x72dc>
   13950:	subs	r6, r0, #0
   13954:	bge	13924 <fputs@plt+0xe30c>
   13958:	bl	77b7c <fputs@plt+0x72564>
   1395c:	cmp	r0, #3
   13960:	bgt	13a78 <fputs@plt+0xe460>
   13964:	ldr	r0, [sp, #52]	; 0x34
   13968:	cmp	r0, #0
   1396c:	beq	13974 <fputs@plt+0xe35c>
   13970:	bl	74690 <fputs@plt+0x6f078>
   13974:	ldr	r0, [sp, #48]	; 0x30
   13978:	bl	4e5c <free@plt>
   1397c:	b	137c0 <fputs@plt+0xe1a8>
   13980:	bl	77b7c <fputs@plt+0x72564>
   13984:	cmp	r0, #2
   13988:	ble	137c0 <fputs@plt+0xe1a8>
   1398c:	ldr	lr, [pc, #496]	; 13b84 <fputs@plt+0xe56c>
   13990:	mov	r1, r6
   13994:	ldr	ip, [pc, #492]	; 13b88 <fputs@plt+0xe570>
   13998:	mov	r0, #3
   1399c:	ldr	r2, [pc, #488]	; 13b8c <fputs@plt+0xe574>
   139a0:	add	lr, pc, lr
   139a4:	add	ip, pc, ip
   139a8:	movw	r3, #4670	; 0x123e
   139ac:	add	r2, pc, r2
   139b0:	str	lr, [sp]
   139b4:	str	ip, [sp, #4]
   139b8:	bl	76de4 <fputs@plt+0x717cc>
   139bc:	mov	r6, r0
   139c0:	b	137c0 <fputs@plt+0xe1a8>
   139c4:	ldr	r0, [sp, #52]	; 0x34
   139c8:	cmp	r0, #0
   139cc:	beq	139d4 <fputs@plt+0xe3bc>
   139d0:	bl	74690 <fputs@plt+0x6f078>
   139d4:	ldr	r0, [sp, #48]	; 0x30
   139d8:	bl	4e5c <free@plt>
   139dc:	cmp	r9, #0
   139e0:	beq	13ac4 <fputs@plt+0xe4ac>
   139e4:	ldr	r6, [fp]
   139e8:	add	r9, r9, #4
   139ec:	cmp	r6, #0
   139f0:	beq	137c0 <fputs@plt+0xe1a8>
   139f4:	mov	r4, #0
   139f8:	b	138a4 <fputs@plt+0xe28c>
   139fc:	ldr	r0, [sp, #28]
   13a00:	bl	5354 <puts@plt>
   13a04:	b	138e8 <fputs@plt+0xe2d0>
   13a08:	mvn	r6, #21
   13a0c:	add	r5, sp, #56	; 0x38
   13a10:	b	137d0 <fputs@plt+0xe1b8>
   13a14:	mov	r3, #1
   13a18:	str	r3, [sp, #16]
   13a1c:	b	13848 <fputs@plt+0xe230>
   13a20:	bl	7863c <fputs@plt+0x73024>
   13a24:	b	1385c <fputs@plt+0xe244>
   13a28:	bl	77b7c <fputs@plt+0x72564>
   13a2c:	cmp	r0, #3
   13a30:	movle	r6, r4
   13a34:	ble	13964 <fputs@plt+0xe34c>
   13a38:	ldr	r2, [sp, #48]	; 0x30
   13a3c:	mov	r1, r4
   13a40:	ldr	lr, [pc, #328]	; 13b90 <fputs@plt+0xe578>
   13a44:	mov	r0, #4
   13a48:	ldr	ip, [pc, #324]	; 13b94 <fputs@plt+0xe57c>
   13a4c:	movw	r3, #4695	; 0x1257
   13a50:	str	r2, [sp, #8]
   13a54:	add	lr, pc, lr
   13a58:	ldr	r2, [pc, #312]	; 13b98 <fputs@plt+0xe580>
   13a5c:	add	ip, pc, ip
   13a60:	str	lr, [sp]
   13a64:	str	ip, [sp, #4]
   13a68:	add	r2, pc, r2
   13a6c:	bl	76de4 <fputs@plt+0x717cc>
   13a70:	mov	r6, r0
   13a74:	b	13964 <fputs@plt+0xe34c>
   13a78:	ldr	lr, [pc, #284]	; 13b9c <fputs@plt+0xe584>
   13a7c:	mov	r1, r6
   13a80:	ldr	ip, [pc, #280]	; 13ba0 <fputs@plt+0xe588>
   13a84:	mov	r0, #4
   13a88:	add	lr, pc, lr
   13a8c:	str	lr, [sp]
   13a90:	add	ip, pc, ip
   13a94:	str	ip, [sp, #4]
   13a98:	ldr	ip, [r4]
   13a9c:	movw	r3, #4701	; 0x125d
   13aa0:	ldr	r2, [pc, #252]	; 13ba4 <fputs@plt+0xe58c>
   13aa4:	str	ip, [sp, #8]
   13aa8:	add	r2, pc, r2
   13aac:	bl	76de4 <fputs@plt+0x717cc>
   13ab0:	b	13a70 <fputs@plt+0xe458>
   13ab4:	mov	r0, r4
   13ab8:	b	139d0 <fputs@plt+0xe3b8>
   13abc:	mvn	r6, #1
   13ac0:	b	13964 <fputs@plt+0xe34c>
   13ac4:	mov	r6, r9
   13ac8:	b	137c0 <fputs@plt+0xe1a8>
   13acc:	bl	524c <__stack_chk_fail@plt>
   13ad0:	ldr	r0, [pc, #208]	; 13ba8 <fputs@plt+0xe590>
   13ad4:	movw	r2, #4657	; 0x1231
   13ad8:	ldr	r1, [pc, #204]	; 13bac <fputs@plt+0xe594>
   13adc:	add	r5, sp, #56	; 0x38
   13ae0:	ldr	r3, [pc, #200]	; 13bb0 <fputs@plt+0xe598>
   13ae4:	add	r0, pc, r0
   13ae8:	add	r1, pc, r1
   13aec:	add	r3, pc, r3
   13af0:	bl	76bb0 <fputs@plt+0x71598>
   13af4:	mov	r4, r0
   13af8:	ldr	r0, [sp, #44]	; 0x2c
   13afc:	cmp	r0, #0
   13b00:	beq	13b08 <fputs@plt+0xe4f0>
   13b04:	bl	74690 <fputs@plt+0x6f078>
   13b08:	mov	r0, r5
   13b0c:	bl	257b0 <fputs@plt+0x20198>
   13b10:	ldr	r0, [sp, #40]	; 0x28
   13b14:	bl	4e5c <free@plt>
   13b18:	ldr	r0, [sp, #36]	; 0x24
   13b1c:	bl	4e5c <free@plt>
   13b20:	mov	r0, r4
   13b24:	bl	54f8 <_Unwind_Resume@plt>
   13b28:	mov	r4, r0
   13b2c:	ldr	r0, [sp, #48]	; 0x30
   13b30:	bl	4e5c <free@plt>
   13b34:	b	13af8 <fputs@plt+0xe4e0>
   13b38:	mov	r4, r0
   13b3c:	b	13b10 <fputs@plt+0xe4f8>
   13b40:	mov	r4, r0
   13b44:	b	13b08 <fputs@plt+0xe4f0>
   13b48:	ldr	r3, [sp, #52]	; 0x34
   13b4c:	mov	r4, r0
   13b50:	cmp	r3, #0
   13b54:	beq	13b2c <fputs@plt+0xe514>
   13b58:	mov	r0, r3
   13b5c:	bl	74690 <fputs@plt+0x6f078>
   13b60:	b	13b2c <fputs@plt+0xe514>
   13b64:	andeq	sp, r9, r4, asr r4
   13b68:	andeq	r0, r0, r0, asr #8
   13b6c:	andeq	sp, r9, r8, asr #26
   13b70:	ldrdeq	r2, [r7], -ip
   13b74:			; <UNDEFINED> instruction: 0x0006e6b4
   13b78:	ldrdeq	sp, [r6], -r8
   13b7c:	andeq	sp, r9, r0, asr ip
   13b80:	strdeq	r6, [r7], -r4
   13b84:	ldrdeq	r2, [r7], -r4
   13b88:	andeq	lr, r6, r0, asr #5
   13b8c:	ldrdeq	ip, [r6], -r0
   13b90:	andeq	r2, r7, r0, lsr #24
   13b94:	andeq	lr, r6, r0, lsl r4
   13b98:	andeq	ip, r6, r4, lsl lr
   13b9c:	andeq	r2, r7, ip, ror #23
   13ba0:	ldrdeq	lr, [r6], -ip
   13ba4:	ldrdeq	ip, [r6], -r4
   13ba8:			; <UNDEFINED> instruction: 0x0006d4bc
   13bac:	muleq	r6, r4, sp
   13bb0:			; <UNDEFINED> instruction: 0x00072cb0
   13bb4:	ldr	r2, [pc, #3628]	; 149e8 <fputs@plt+0xf3d0>
   13bb8:	mov	r3, #0
   13bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13bc0:	subs	r9, r0, #0
   13bc4:	ldr	r0, [pc, #3616]	; 149ec <fputs@plt+0xf3d4>
   13bc8:	add	r2, pc, r2
   13bcc:	sub	sp, sp, #132	; 0x84
   13bd0:	mov	r5, r1
   13bd4:	ldr	r0, [r2, r0]
   13bd8:	str	r3, [sp, #72]	; 0x48
   13bdc:	str	r3, [sp, #76]	; 0x4c
   13be0:	ldr	r3, [r0]
   13be4:	str	r0, [sp, #60]	; 0x3c
   13be8:	str	r3, [sp, #124]	; 0x7c
   13bec:	beq	149a8 <fputs@plt+0xf390>
   13bf0:	ldr	r3, [pc, #3576]	; 149f0 <fputs@plt+0xf3d8>
   13bf4:	add	r3, pc, r3
   13bf8:	ldrb	r3, [r3]
   13bfc:	cmp	r3, #0
   13c00:	beq	13c2c <fputs@plt+0xe614>
   13c04:	ldr	r3, [pc, #3560]	; 149f4 <fputs@plt+0xf3dc>
   13c08:	add	r3, pc, r3
   13c0c:	ldr	r3, [r3]
   13c10:	cmp	r3, #0
   13c14:	bne	13c2c <fputs@plt+0xe614>
   13c18:	ldr	r3, [pc, #3544]	; 149f8 <fputs@plt+0xf3e0>
   13c1c:	add	r3, pc, r3
   13c20:	ldr	r3, [r3]
   13c24:	cmp	r3, #0
   13c28:	beq	14594 <fputs@plt+0xef7c>
   13c2c:	bl	d974 <fputs@plt+0x835c>
   13c30:	ldr	r3, [pc, #3524]	; 149fc <fputs@plt+0xf3e4>
   13c34:	add	r3, pc, r3
   13c38:	ldr	r3, [r3]
   13c3c:	cmp	r3, #1
   13c40:	beq	142c8 <fputs@plt+0xecb0>
   13c44:	cmp	r3, #20
   13c48:	bhi	14980 <fputs@plt+0xf368>
   13c4c:	add	r3, r3, r3, lsl #1
   13c50:	ldr	r2, [pc, #3496]	; 14a00 <fputs@plt+0xf3e8>
   13c54:	lsl	r3, r3, #2
   13c58:	add	r2, pc, r2
   13c5c:	ldr	r0, [r2, r3]
   13c60:	cmp	r0, #0
   13c64:	beq	14960 <fputs@plt+0xf348>
   13c68:	add	r3, r2, r3
   13c6c:	ldr	r7, [pc, #3472]	; 14a04 <fputs@plt+0xf3ec>
   13c70:	ldr	r3, [r3, #8]
   13c74:	add	r7, pc, r7
   13c78:	str	r3, [sp, #28]
   13c7c:	mov	r1, #0
   13c80:	bl	7493c <fputs@plt+0x6f324>
   13c84:	mov	r2, #0
   13c88:	str	r0, [sp, #76]	; 0x4c
   13c8c:	str	r2, [sp, #24]
   13c90:	ldr	r3, [pc, #3440]	; 14a08 <fputs@plt+0xf3f0>
   13c94:	add	r3, pc, r3
   13c98:	ldrb	r3, [r3]
   13c9c:	cmp	r3, #0
   13ca0:	beq	1426c <fputs@plt+0xec54>
   13ca4:	ldr	r5, [sp, #76]	; 0x4c
   13ca8:	cmp	r5, #0
   13cac:	beq	14174 <fputs@plt+0xeb5c>
   13cb0:	ldr	r3, [r5]
   13cb4:	cmp	r3, #0
   13cb8:	beq	14174 <fputs@plt+0xeb5c>
   13cbc:	cmp	r7, #0
   13cc0:	mov	r3, #0
   13cc4:	ldr	r4, [sp, #72]	; 0x48
   13cc8:	str	r3, [sp, #112]	; 0x70
   13ccc:	str	r3, [sp, #116]	; 0x74
   13cd0:	str	r3, [sp, #120]	; 0x78
   13cd4:	ldr	r6, [r5]
   13cd8:	str	r3, [sp, #80]	; 0x50
   13cdc:	str	r3, [sp, #84]	; 0x54
   13ce0:	beq	147f8 <fputs@plt+0xf1e0>
   13ce4:	cmp	r6, r3
   13ce8:	addeq	r8, sp, #112	; 0x70
   13cec:	beq	14894 <fputs@plt+0xf27c>
   13cf0:	ldr	r3, [sp, #28]
   13cf4:	cmp	r3, #0
   13cf8:	beq	14870 <fputs@plt+0xf258>
   13cfc:	ldr	ip, [pc, #3336]	; 14a0c <fputs@plt+0xf3f4>
   13d00:	add	r5, r5, #4
   13d04:	ldr	r1, [pc, #3332]	; 14a10 <fputs@plt+0xf3f8>
   13d08:	add	r8, sp, #112	; 0x70
   13d0c:	add	ip, pc, ip
   13d10:	ldr	r2, [pc, #3324]	; 14a14 <fputs@plt+0xf3fc>
   13d14:	add	r1, pc, r1
   13d18:	str	ip, [sp, #48]	; 0x30
   13d1c:	str	r1, [sp, #52]	; 0x34
   13d20:	add	r2, pc, r2
   13d24:	ldr	r3, [pc, #3308]	; 14a18 <fputs@plt+0xf400>
   13d28:	ldr	ip, [pc, #3308]	; 14a1c <fputs@plt+0xf404>
   13d2c:	ldr	r1, [pc, #3308]	; 14a20 <fputs@plt+0xf408>
   13d30:	add	r3, pc, r3
   13d34:	add	ip, pc, ip
   13d38:	str	r2, [sp, #56]	; 0x38
   13d3c:	add	r1, pc, r1
   13d40:	str	r3, [sp, #32]
   13d44:	str	ip, [sp, #36]	; 0x24
   13d48:	str	r1, [sp, #40]	; 0x28
   13d4c:	b	13f9c <fputs@plt+0xe984>
   13d50:	ldr	r3, [pc, #3276]	; 14a24 <fputs@plt+0xf40c>
   13d54:	ldr	r0, [sp, #80]	; 0x50
   13d58:	add	r3, pc, r3
   13d5c:	ldrb	r1, [r3]
   13d60:	bl	3aee0 <fputs@plt+0x358c8>
   13d64:	cmp	r0, #0
   13d68:	blt	14004 <fputs@plt+0xe9ec>
   13d6c:	ldr	r1, [pc, #3252]	; 14a28 <fputs@plt+0xf410>
   13d70:	mov	r2, r6
   13d74:	ldr	r0, [sp, #80]	; 0x50
   13d78:	add	r1, pc, r1
   13d7c:	ldr	r3, [sp, #28]
   13d80:	bl	3d624 <fputs@plt+0x3800c>
   13d84:	cmp	r0, #0
   13d88:	blt	14004 <fputs@plt+0xe9ec>
   13d8c:	add	r3, sp, #84	; 0x54
   13d90:	ldr	r1, [sp, #80]	; 0x50
   13d94:	str	r3, [sp, #4]
   13d98:	mov	r0, r9
   13d9c:	str	r8, [sp]
   13da0:	mov	r2, #0
   13da4:	mov	r3, #0
   13da8:	bl	2c7f0 <fputs@plt+0x271d8>
   13dac:	subs	fp, r0, #0
   13db0:	blt	14030 <fputs@plt+0xea18>
   13db4:	ldr	r1, [pc, #3184]	; 14a2c <fputs@plt+0xf414>
   13db8:	add	r2, sp, #88	; 0x58
   13dbc:	ldr	r0, [sp, #84]	; 0x54
   13dc0:	add	r1, pc, r1
   13dc4:	bl	40924 <fputs@plt+0x3b30c>
   13dc8:	cmp	r0, #0
   13dcc:	blt	14150 <fputs@plt+0xeb38>
   13dd0:	add	r3, sp, #128	; 0x80
   13dd4:	ldr	r1, [pc, #3156]	; 14a30 <fputs@plt+0xf418>
   13dd8:	mov	r2, #0
   13ddc:	ldr	ip, [pc, #3152]	; 14a34 <fputs@plt+0xf41c>
   13de0:	add	r1, pc, r1
   13de4:	str	r6, [sp, #16]
   13de8:	str	r2, [r3, #-36]!	; 0xffffffdc
   13dec:	add	ip, pc, ip
   13df0:	stmib	sp, {r2, r3}
   13df4:	mov	r0, r9
   13df8:	str	r1, [sp, #12]
   13dfc:	ldr	r2, [pc, #3124]	; 14a38 <fputs@plt+0xf420>
   13e00:	ldr	r1, [pc, #3124]	; 14a3c <fputs@plt+0xf424>
   13e04:	ldr	r3, [pc, #3124]	; 14a40 <fputs@plt+0xf428>
   13e08:	add	r2, pc, r2
   13e0c:	str	ip, [sp]
   13e10:	add	r1, pc, r1
   13e14:	add	r3, pc, r3
   13e18:	bl	4a534 <fputs@plt+0x44f1c>
   13e1c:	cmp	r0, #0
   13e20:	blt	14138 <fputs@plt+0xeb20>
   13e24:	ldr	r1, [pc, #3096]	; 14a44 <fputs@plt+0xf42c>
   13e28:	add	r2, sp, #96	; 0x60
   13e2c:	ldr	r0, [sp, #92]	; 0x5c
   13e30:	add	r1, pc, r1
   13e34:	bl	40924 <fputs@plt+0x3b30c>
   13e38:	cmp	r0, #0
   13e3c:	blt	14138 <fputs@plt+0xeb20>
   13e40:	ldr	r3, [pc, #3072]	; 14a48 <fputs@plt+0xf430>
   13e44:	mov	r0, #0
   13e48:	mov	r1, #98	; 0x62
   13e4c:	stmib	sp, {r0, r1}
   13e50:	add	r3, pc, r3
   13e54:	ldr	r1, [pc, #3056]	; 14a4c <fputs@plt+0xf434>
   13e58:	str	r3, [sp]
   13e5c:	add	r3, sp, #100	; 0x64
   13e60:	str	r3, [sp, #12]
   13e64:	mov	r0, r9
   13e68:	ldr	r3, [pc, #3040]	; 14a50 <fputs@plt+0xf438>
   13e6c:	add	r1, pc, r1
   13e70:	ldr	r2, [sp, #96]	; 0x60
   13e74:	add	r3, pc, r3
   13e78:	bl	4b2dc <fputs@plt+0x45cc4>
   13e7c:	cmp	r0, #0
   13e80:	blt	14138 <fputs@plt+0xeb20>
   13e84:	ldr	sl, [sp, #100]	; 0x64
   13e88:	ldr	r0, [sp, #92]	; 0x5c
   13e8c:	cmp	r0, #0
   13e90:	beq	13e98 <fputs@plt+0xe880>
   13e94:	bl	3a9b0 <fputs@plt+0x35398>
   13e98:	cmp	sl, #0
   13e9c:	ble	13ea8 <fputs@plt+0xe890>
   13ea0:	mov	r0, r6
   13ea4:	bl	f2a4 <fputs@plt+0x9c8c>
   13ea8:	cmp	r4, #0
   13eac:	beq	13f08 <fputs@plt+0xe8f0>
   13eb0:	bl	77b7c <fputs@plt+0x72564>
   13eb4:	cmp	r0, #6
   13eb8:	ble	13ef4 <fputs@plt+0xe8dc>
   13ebc:	ldr	r2, [sp, #88]	; 0x58
   13ec0:	mov	r0, #7
   13ec4:	ldr	r3, [pc, #2952]	; 14a54 <fputs@plt+0xf43c>
   13ec8:	mov	r1, #0
   13ecc:	ldr	ip, [pc, #2948]	; 14a58 <fputs@plt+0xf440>
   13ed0:	str	r2, [sp, #8]
   13ed4:	add	r3, pc, r3
   13ed8:	ldr	r2, [pc, #2940]	; 14a5c <fputs@plt+0xf444>
   13edc:	add	ip, pc, ip
   13ee0:	str	r3, [sp]
   13ee4:	movw	r3, #2623	; 0xa3f
   13ee8:	str	ip, [sp, #4]
   13eec:	add	r2, pc, r2
   13ef0:	bl	76de4 <fputs@plt+0x717cc>
   13ef4:	mov	r0, r4
   13ef8:	ldr	r1, [sp, #88]	; 0x58
   13efc:	bl	4f9c4 <fputs@plt+0x4a3ac>
   13f00:	cmp	r0, #0
   13f04:	blt	14250 <fputs@plt+0xec38>
   13f08:	mov	fp, #0
   13f0c:	ldr	r0, [sp, #84]	; 0x54
   13f10:	cmp	r0, #0
   13f14:	beq	13f1c <fputs@plt+0xe904>
   13f18:	bl	3a9b0 <fputs@plt+0x35398>
   13f1c:	ldr	r0, [sp, #80]	; 0x50
   13f20:	cmp	r0, #0
   13f24:	beq	13f2c <fputs@plt+0xe914>
   13f28:	bl	3a9b0 <fputs@plt+0x35398>
   13f2c:	ldr	r1, [sp, #24]
   13f30:	mvn	r3, r1
   13f34:	lsr	r3, r3, #31
   13f38:	ands	r3, r3, fp, lsr #31
   13f3c:	beq	13f54 <fputs@plt+0xe93c>
   13f40:	mov	r0, r8
   13f44:	bl	3067c <fputs@plt+0x2b064>
   13f48:	cmp	r0, #0
   13f4c:	bne	14010 <fputs@plt+0xe9f8>
   13f50:	str	fp, [sp, #24]
   13f54:	mov	r0, r8
   13f58:	bl	30414 <fputs@plt+0x2adfc>
   13f5c:	cmp	r5, #0
   13f60:	beq	14174 <fputs@plt+0xeb5c>
   13f64:	ldr	r3, [r5]
   13f68:	add	r5, r5, #4
   13f6c:	cmp	r3, #0
   13f70:	beq	14174 <fputs@plt+0xeb5c>
   13f74:	mov	r3, #0
   13f78:	str	r3, [sp, #112]	; 0x70
   13f7c:	str	r3, [sp, #116]	; 0x74
   13f80:	str	r3, [sp, #120]	; 0x78
   13f84:	ldr	r6, [r5, #-4]
   13f88:	ldr	r4, [sp, #72]	; 0x48
   13f8c:	cmp	r6, r3
   13f90:	str	r3, [sp, #80]	; 0x50
   13f94:	str	r3, [sp, #84]	; 0x54
   13f98:	beq	14894 <fputs@plt+0xf27c>
   13f9c:	bl	77b7c <fputs@plt+0x72564>
   13fa0:	cmp	r0, #6
   13fa4:	ble	13fdc <fputs@plt+0xe9c4>
   13fa8:	ldr	ip, [sp, #56]	; 0x38
   13fac:	mov	r0, #7
   13fb0:	ldr	r3, [sp, #52]	; 0x34
   13fb4:	mov	r1, #0
   13fb8:	str	r7, [sp, #8]
   13fbc:	str	ip, [sp, #4]
   13fc0:	ldr	ip, [sp, #28]
   13fc4:	str	r3, [sp]
   13fc8:	movw	r3, #2575	; 0xa0f
   13fcc:	ldr	r2, [sp, #48]	; 0x30
   13fd0:	str	r6, [sp, #12]
   13fd4:	str	ip, [sp, #16]
   13fd8:	bl	76de4 <fputs@plt+0x717cc>
   13fdc:	ldr	r2, [sp, #40]	; 0x28
   13fe0:	mov	r0, r9
   13fe4:	str	r7, [sp, #4]
   13fe8:	add	r1, sp, #80	; 0x50
   13fec:	ldr	r3, [sp, #36]	; 0x24
   13ff0:	str	r2, [sp]
   13ff4:	ldr	r2, [sp, #32]
   13ff8:	bl	3a4bc <fputs@plt+0x34ea4>
   13ffc:	cmp	r0, #0
   14000:	bge	13d50 <fputs@plt+0xe738>
   14004:	bl	4d93c <fputs@plt+0x48324>
   14008:	mov	fp, r0
   1400c:	b	13f0c <fputs@plt+0xe8f4>
   14010:	ldr	r1, [pc, #2632]	; 14a60 <fputs@plt+0xf448>
   14014:	mov	r0, r8
   14018:	add	r1, pc, r1
   1401c:	bl	30798 <fputs@plt+0x2b180>
   14020:	cmp	r0, #0
   14024:	beq	141cc <fputs@plt+0xebb4>
   14028:	mov	fp, #4
   1402c:	b	13f50 <fputs@plt+0xe938>
   14030:	cmn	fp, #2
   14034:	beq	14158 <fputs@plt+0xeb40>
   14038:	ldr	sl, [pc, #2596]	; 14a64 <fputs@plt+0xf44c>
   1403c:	mov	r4, #0
   14040:	add	sl, pc, sl
   14044:	add	r3, sl, r4, lsl #3
   14048:	mov	r1, r7
   1404c:	ldr	r0, [r3, #4]
   14050:	bl	65b84 <fputs@plt+0x6056c>
   14054:	cmp	r0, #0
   14058:	bne	14140 <fputs@plt+0xeb28>
   1405c:	add	r4, r4, #1
   14060:	cmp	r4, #11
   14064:	bne	14044 <fputs@plt+0xea2c>
   14068:	ldr	r4, [pc, #2552]	; 14a68 <fputs@plt+0xf450>
   1406c:	add	r4, pc, r4
   14070:	bl	77b7c <fputs@plt+0x72564>
   14074:	cmp	r0, #2
   14078:	ble	140c4 <fputs@plt+0xeaac>
   1407c:	mov	r0, r8
   14080:	mov	r1, fp
   14084:	bl	308e8 <fputs@plt+0x2b2d0>
   14088:	ldr	r2, [pc, #2524]	; 14a6c <fputs@plt+0xf454>
   1408c:	mov	r1, #0
   14090:	ldr	ip, [pc, #2520]	; 14a70 <fputs@plt+0xf458>
   14094:	movw	r3, #2606	; 0xa2e
   14098:	add	r2, pc, r2
   1409c:	str	r2, [sp, #4]
   140a0:	ldr	r2, [pc, #2508]	; 14a74 <fputs@plt+0xf45c>
   140a4:	add	ip, pc, ip
   140a8:	str	r0, [sp, #16]
   140ac:	mov	r0, #3
   140b0:	str	r4, [sp, #8]
   140b4:	add	r2, pc, r2
   140b8:	str	r6, [sp, #12]
   140bc:	str	ip, [sp]
   140c0:	bl	76de4 <fputs@plt+0x717cc>
   140c4:	ldr	r1, [pc, #2476]	; 14a78 <fputs@plt+0xf460>
   140c8:	mov	r0, r8
   140cc:	add	r1, pc, r1
   140d0:	bl	30798 <fputs@plt+0x2b180>
   140d4:	cmp	r0, #0
   140d8:	bne	13f0c <fputs@plt+0xe8f4>
   140dc:	ldr	r1, [pc, #2456]	; 14a7c <fputs@plt+0xf464>
   140e0:	mov	r0, r8
   140e4:	add	r1, pc, r1
   140e8:	bl	30798 <fputs@plt+0x2b180>
   140ec:	cmp	r0, #0
   140f0:	bne	13f0c <fputs@plt+0xe8f4>
   140f4:	bl	77b7c <fputs@plt+0x72564>
   140f8:	cmp	r0, #2
   140fc:	ble	13f0c <fputs@plt+0xe8f4>
   14100:	ldr	r2, [pc, #2424]	; 14a80 <fputs@plt+0xf468>
   14104:	mov	r0, #3
   14108:	ldr	ip, [pc, #2420]	; 14a84 <fputs@plt+0xf46c>
   1410c:	mov	r1, #0
   14110:	add	r2, pc, r2
   14114:	str	r2, [sp, #4]
   14118:	ldr	r2, [pc, #2408]	; 14a88 <fputs@plt+0xf470>
   1411c:	add	ip, pc, ip
   14120:	str	r6, [sp, #8]
   14124:	movw	r3, #2610	; 0xa32
   14128:	str	ip, [sp]
   1412c:	add	r2, pc, r2
   14130:	bl	76de4 <fputs@plt+0x717cc>
   14134:	b	13f0c <fputs@plt+0xe8f4>
   14138:	mov	sl, r0
   1413c:	b	13e88 <fputs@plt+0xe870>
   14140:	ldr	r3, [pc, #2372]	; 14a8c <fputs@plt+0xf474>
   14144:	add	r3, pc, r3
   14148:	ldr	r4, [r3, r4, lsl #3]
   1414c:	b	14070 <fputs@plt+0xea58>
   14150:	bl	4d74c <fputs@plt+0x48134>
   14154:	b	14008 <fputs@plt+0xe9f0>
   14158:	ldr	r3, [pc, #2352]	; 14a90 <fputs@plt+0xf478>
   1415c:	add	r3, pc, r3
   14160:	ldr	r3, [r3]
   14164:	cmp	r3, #1
   14168:	beq	14038 <fputs@plt+0xea20>
   1416c:	mvn	fp, #98	; 0x62
   14170:	b	13f0c <fputs@plt+0xe8f4>
   14174:	ldr	r3, [pc, #2328]	; 14a94 <fputs@plt+0xf47c>
   14178:	add	r3, pc, r3
   1417c:	ldrb	r3, [r3]
   14180:	cmp	r3, #0
   14184:	beq	143c8 <fputs@plt+0xedb0>
   14188:	ldr	r4, [sp, #24]
   1418c:	ldr	r0, [sp, #76]	; 0x4c
   14190:	cmp	r0, #0
   14194:	beq	1419c <fputs@plt+0xeb84>
   14198:	bl	74690 <fputs@plt+0x6f078>
   1419c:	ldr	r0, [sp, #72]	; 0x48
   141a0:	cmp	r0, #0
   141a4:	beq	141ac <fputs@plt+0xeb94>
   141a8:	bl	4ed98 <fputs@plt+0x49780>
   141ac:	ldr	ip, [sp, #60]	; 0x3c
   141b0:	mov	r0, r4
   141b4:	ldr	r2, [sp, #124]	; 0x7c
   141b8:	ldr	r3, [ip]
   141bc:	cmp	r2, r3
   141c0:	bne	149c8 <fputs@plt+0xf3b0>
   141c4:	add	sp, sp, #132	; 0x84
   141c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141cc:	ldr	r1, [pc, #2244]	; 14a98 <fputs@plt+0xf480>
   141d0:	mov	r0, r8
   141d4:	add	r1, pc, r1
   141d8:	bl	30798 <fputs@plt+0x2b180>
   141dc:	cmp	r0, #0
   141e0:	bne	14028 <fputs@plt+0xea10>
   141e4:	ldr	r1, [pc, #2224]	; 14a9c <fputs@plt+0xf484>
   141e8:	mov	r0, r8
   141ec:	add	r1, pc, r1
   141f0:	bl	30798 <fputs@plt+0x2b180>
   141f4:	cmp	r0, #0
   141f8:	bne	14028 <fputs@plt+0xea10>
   141fc:	ldr	r1, [pc, #2204]	; 14aa0 <fputs@plt+0xf488>
   14200:	mov	r0, r8
   14204:	add	r1, pc, r1
   14208:	bl	30798 <fputs@plt+0x2b180>
   1420c:	cmp	r0, #0
   14210:	bne	14028 <fputs@plt+0xea10>
   14214:	ldr	r1, [pc, #2184]	; 14aa4 <fputs@plt+0xf48c>
   14218:	mov	r0, r8
   1421c:	add	r1, pc, r1
   14220:	bl	30798 <fputs@plt+0x2b180>
   14224:	cmp	r0, #0
   14228:	movne	fp, #5
   1422c:	bne	13f50 <fputs@plt+0xe938>
   14230:	ldr	r1, [pc, #2160]	; 14aa8 <fputs@plt+0xf490>
   14234:	mov	r0, r8
   14238:	add	r1, pc, r1
   1423c:	bl	30798 <fputs@plt+0x2b180>
   14240:	cmp	r0, #0
   14244:	beq	1490c <fputs@plt+0xf2f4>
   14248:	mov	fp, #3
   1424c:	b	13f50 <fputs@plt+0xe938>
   14250:	ldr	r0, [pc, #2132]	; 14aac <fputs@plt+0xf494>
   14254:	movw	r1, #2626	; 0xa42
   14258:	ldr	r2, [pc, #2128]	; 14ab0 <fputs@plt+0xf498>
   1425c:	add	r0, pc, r0
   14260:	add	r2, pc, r2
   14264:	bl	76f1c <fputs@plt+0x71904>
   14268:	b	14008 <fputs@plt+0xe9f0>
   1426c:	mov	r0, r9
   14270:	add	r1, sp, #72	; 0x48
   14274:	bl	4ede0 <fputs@plt+0x497c8>
   14278:	cmp	r0, #0
   1427c:	str	r0, [sp, #24]
   14280:	bge	13ca4 <fputs@plt+0xe68c>
   14284:	bl	77b7c <fputs@plt+0x72564>
   14288:	cmp	r0, #2
   1428c:	ble	14188 <fputs@plt+0xeb70>
   14290:	ldr	lr, [pc, #2076]	; 14ab4 <fputs@plt+0xf49c>
   14294:	mov	r0, #3
   14298:	ldr	ip, [pc, #2072]	; 14ab8 <fputs@plt+0xf4a0>
   1429c:	movw	r3, #2757	; 0xac5
   142a0:	ldr	r2, [pc, #2068]	; 14abc <fputs@plt+0xf4a4>
   142a4:	add	lr, pc, lr
   142a8:	add	ip, pc, ip
   142ac:	ldr	r1, [sp, #24]
   142b0:	add	r2, pc, r2
   142b4:	str	lr, [sp]
   142b8:	str	ip, [sp, #4]
   142bc:	bl	76de4 <fputs@plt+0x717cc>
   142c0:	mov	r4, r0
   142c4:	b	1418c <fputs@plt+0xeb74>
   142c8:	ldr	r7, [pc, #2032]	; 14ac0 <fputs@plt+0xf4a8>
   142cc:	mov	r4, #0
   142d0:	ldr	r6, [r5]
   142d4:	add	r7, pc, r7
   142d8:	ldr	r0, [r7, r4, lsl #3]
   142dc:	mov	r1, r6
   142e0:	lsl	r8, r4, #3
   142e4:	bl	65b84 <fputs@plt+0x6056c>
   142e8:	cmp	r0, #0
   142ec:	bne	145b0 <fputs@plt+0xef98>
   142f0:	add	r4, r4, #1
   142f4:	cmp	r4, #11
   142f8:	bne	142d8 <fputs@plt+0xecc0>
   142fc:	ldr	r7, [pc, #1984]	; 14ac4 <fputs@plt+0xf4ac>
   14300:	add	r7, pc, r7
   14304:	mov	r0, r6
   14308:	bl	bc2c <fputs@plt+0x6614>
   1430c:	mov	r4, r0
   14310:	mov	r0, r6
   14314:	ldr	r6, [pc, #1964]	; 14ac8 <fputs@plt+0xf4b0>
   14318:	add	r6, pc, r6
   1431c:	mov	r1, r6
   14320:	bl	557c <strcmp@plt>
   14324:	cmp	r0, #0
   14328:	beq	1459c <fputs@plt+0xef84>
   1432c:	lsl	r3, r4, #1
   14330:	ldr	r2, [pc, #1940]	; 14acc <fputs@plt+0xf4b4>
   14334:	add	r1, r3, r4
   14338:	add	r2, pc, r2
   1433c:	add	r2, r2, r1, lsl #2
   14340:	ldr	r2, [r2, #8]
   14344:	cmp	r2, #0
   14348:	str	r2, [sp, #28]
   1434c:	movne	r2, #0
   14350:	beq	147e4 <fputs@plt+0xf1cc>
   14354:	ldr	r1, [pc, #1908]	; 14ad0 <fputs@plt+0xf4b8>
   14358:	add	r3, r3, r4
   1435c:	add	r1, pc, r1
   14360:	ldr	r0, [r1, r3, lsl #2]
   14364:	cmp	r0, #0
   14368:	bne	13c7c <fputs@plt+0xe664>
   1436c:	add	r1, r5, #4
   14370:	mov	r0, r9
   14374:	add	r3, sp, #76	; 0x4c
   14378:	bl	11e80 <fputs@plt+0xc868>
   1437c:	cmp	r0, #0
   14380:	str	r0, [sp, #24]
   14384:	bge	13c90 <fputs@plt+0xe678>
   14388:	bl	77b7c <fputs@plt+0x72564>
   1438c:	cmp	r0, #2
   14390:	ble	13c90 <fputs@plt+0xe678>
   14394:	ldr	lr, [pc, #1848]	; 14ad4 <fputs@plt+0xf4bc>
   14398:	mov	r0, #3
   1439c:	ldr	ip, [pc, #1844]	; 14ad8 <fputs@plt+0xf4c0>
   143a0:	movw	r3, #2751	; 0xabf
   143a4:	ldr	r2, [pc, #1840]	; 14adc <fputs@plt+0xf4c4>
   143a8:	add	lr, pc, lr
   143ac:	add	ip, pc, ip
   143b0:	ldr	r1, [sp, #24]
   143b4:	add	r2, pc, r2
   143b8:	str	lr, [sp]
   143bc:	str	ip, [sp, #4]
   143c0:	bl	76de4 <fputs@plt+0x717cc>
   143c4:	b	13c90 <fputs@plt+0xe678>
   143c8:	ldr	r3, [pc, #1808]	; 14ae0 <fputs@plt+0xf4c8>
   143cc:	ldr	r0, [sp, #72]	; 0x48
   143d0:	add	r3, pc, r3
   143d4:	ldrb	r1, [r3]
   143d8:	bl	4ef38 <fputs@plt+0x49920>
   143dc:	cmp	r0, #0
   143e0:	blt	142c0 <fputs@plt+0xeca8>
   143e4:	ldr	r3, [pc, #1784]	; 14ae4 <fputs@plt+0xf4cc>
   143e8:	add	r3, pc, r3
   143ec:	ldrb	r3, [r3]
   143f0:	cmp	r3, #0
   143f4:	bne	14188 <fputs@plt+0xeb70>
   143f8:	ldr	r1, [pc, #1768]	; 14ae8 <fputs@plt+0xf4d0>
   143fc:	mov	r0, r7
   14400:	add	r1, pc, r1
   14404:	bl	557c <strcmp@plt>
   14408:	cmp	r0, #0
   1440c:	bne	14188 <fputs@plt+0xeb70>
   14410:	ldr	r3, [sp, #76]	; 0x4c
   14414:	cmp	r3, #0
   14418:	ldreq	r4, [sp, #24]
   1441c:	beq	1419c <fputs@plt+0xeb84>
   14420:	ldr	r0, [r3]
   14424:	cmp	r0, #0
   14428:	moveq	r0, r3
   1442c:	ldreq	r4, [sp, #24]
   14430:	beq	14198 <fputs@plt+0xeb80>
   14434:	ldr	r2, [pc, #1712]	; 14aec <fputs@plt+0xf4d4>
   14438:	add	r6, r3, #4
   1443c:	ldr	r3, [pc, #1708]	; 14af0 <fputs@plt+0xf4d8>
   14440:	add	r8, sp, #112	; 0x70
   14444:	add	r2, pc, r2
   14448:	ldr	ip, [pc, #1700]	; 14af4 <fputs@plt+0xf4dc>
   1444c:	add	r3, pc, r3
   14450:	ldr	r1, [pc, #1696]	; 14af8 <fputs@plt+0xf4e0>
   14454:	str	r3, [sp, #36]	; 0x24
   14458:	add	r3, r2, #116	; 0x74
   1445c:	ldr	r2, [pc, #1688]	; 14afc <fputs@plt+0xf4e4>
   14460:	add	ip, pc, ip
   14464:	add	r1, pc, r1
   14468:	str	ip, [sp, #40]	; 0x28
   1446c:	add	r2, pc, r2
   14470:	str	r3, [sp, #28]
   14474:	str	r1, [sp, #44]	; 0x2c
   14478:	str	r2, [sp, #48]	; 0x30
   1447c:	b	144dc <fputs@plt+0xeec4>
   14480:	ldr	r1, [pc, #1656]	; 14b00 <fputs@plt+0xf4e8>
   14484:	ldr	r0, [sp, #104]	; 0x68
   14488:	add	r1, pc, r1
   1448c:	bl	557c <strcmp@plt>
   14490:	cmp	r0, #0
   14494:	bne	145c4 <fputs@plt+0xefac>
   14498:	ldr	r0, [sp, #108]	; 0x6c
   1449c:	cmp	r0, #0
   144a0:	beq	144a8 <fputs@plt+0xee90>
   144a4:	bl	74690 <fputs@plt+0x6f078>
   144a8:	ldr	r0, [sp, #104]	; 0x68
   144ac:	bl	4e5c <free@plt>
   144b0:	mov	r0, fp
   144b4:	bl	4e5c <free@plt>
   144b8:	mov	r0, r5
   144bc:	bl	4e5c <free@plt>
   144c0:	mov	r0, r8
   144c4:	bl	30414 <fputs@plt+0x2adfc>
   144c8:	cmp	r6, #0
   144cc:	beq	14188 <fputs@plt+0xeb70>
   144d0:	ldr	r0, [r6], #4
   144d4:	cmp	r0, #0
   144d8:	beq	14188 <fputs@plt+0xeb70>
   144dc:	mov	r3, #0
   144e0:	ldr	r2, [sp, #36]	; 0x24
   144e4:	mov	r1, r3
   144e8:	str	r3, [sp, #112]	; 0x70
   144ec:	str	r3, [sp, #116]	; 0x74
   144f0:	str	r3, [sp, #120]	; 0x78
   144f4:	str	r3, [sp, #104]	; 0x68
   144f8:	str	r3, [sp, #108]	; 0x6c
   144fc:	bl	7c5b8 <fputs@plt+0x76fa0>
   14500:	subs	fp, r0, #0
   14504:	beq	146e8 <fputs@plt+0xf0d0>
   14508:	bl	7c458 <fputs@plt+0x76e40>
   1450c:	subs	r5, r0, #0
   14510:	beq	14708 <fputs@plt+0xf0f0>
   14514:	ldr	r3, [sp, #48]	; 0x30
   14518:	mov	r0, r9
   1451c:	ldr	r1, [sp, #40]	; 0x28
   14520:	mov	r2, r5
   14524:	stm	sp, {r3, r8}
   14528:	add	r3, sp, #104	; 0x68
   1452c:	str	r3, [sp, #8]
   14530:	ldr	r3, [sp, #44]	; 0x2c
   14534:	bl	4b5d8 <fputs@plt+0x45fc0>
   14538:	subs	r4, r0, #0
   1453c:	bge	14480 <fputs@plt+0xee68>
   14540:	bl	77b7c <fputs@plt+0x72564>
   14544:	cmp	r0, #2
   14548:	ble	14498 <fputs@plt+0xee80>
   1454c:	mov	r1, r4
   14550:	mov	r0, r8
   14554:	bl	308e8 <fputs@plt+0x2b2d0>
   14558:	ldr	r2, [pc, #1444]	; 14b04 <fputs@plt+0xf4ec>
   1455c:	mov	r1, #0
   14560:	ldr	ip, [pc, #1440]	; 14b08 <fputs@plt+0xf4f0>
   14564:	movw	r3, #2482	; 0x9b2
   14568:	add	r2, pc, r2
   1456c:	str	r2, [sp, #4]
   14570:	ldr	r2, [pc, #1428]	; 14b0c <fputs@plt+0xf4f4>
   14574:	add	ip, pc, ip
   14578:	str	r0, [sp, #12]
   1457c:	mov	r0, #3
   14580:	str	fp, [sp, #8]
   14584:	add	r2, pc, r2
   14588:	str	ip, [sp]
   1458c:	bl	76de4 <fputs@plt+0x717cc>
   14590:	b	14498 <fputs@plt+0xee80>
   14594:	bl	7c7e0 <fputs@plt+0x771c8>
   14598:	b	13c2c <fputs@plt+0xe614>
   1459c:	ldr	r2, [pc, #1388]	; 14b10 <fputs@plt+0xf4f8>
   145a0:	lsl	r3, r4, #1
   145a4:	str	r6, [sp, #28]
   145a8:	add	r2, pc, r2
   145ac:	b	14354 <fputs@plt+0xed3c>
   145b0:	ldr	r3, [pc, #1372]	; 14b14 <fputs@plt+0xf4fc>
   145b4:	add	r3, pc, r3
   145b8:	add	r8, r3, r8
   145bc:	ldr	r7, [r8, #4]
   145c0:	b	14304 <fputs@plt+0xecec>
   145c4:	ldr	r3, [pc, #1356]	; 14b18 <fputs@plt+0xf500>
   145c8:	add	r2, sp, #108	; 0x6c
   145cc:	ldr	r1, [pc, #1352]	; 14b1c <fputs@plt+0xf504>
   145d0:	mov	r0, r9
   145d4:	add	r3, pc, r3
   145d8:	str	r3, [sp]
   145dc:	ldr	r3, [pc, #1340]	; 14b20 <fputs@plt+0xf508>
   145e0:	add	r1, pc, r1
   145e4:	str	r2, [sp, #8]
   145e8:	mov	r2, r5
   145ec:	str	r8, [sp, #4]
   145f0:	add	r3, pc, r3
   145f4:	bl	4b8a8 <fputs@plt+0x46290>
   145f8:	subs	r4, r0, #0
   145fc:	blt	14750 <fputs@plt+0xf138>
   14600:	ldr	r0, [sp, #108]	; 0x6c
   14604:	cmp	r0, #0
   14608:	beq	144a8 <fputs@plt+0xee90>
   1460c:	ldr	r1, [r0]
   14610:	cmp	r1, #0
   14614:	beq	144a4 <fputs@plt+0xee8c>
   14618:	ldr	ip, [pc, #1284]	; 14b24 <fputs@plt+0xf50c>
   1461c:	add	r4, r0, #4
   14620:	ldr	r2, [pc, #1280]	; 14b28 <fputs@plt+0xf510>
   14624:	mov	r7, #1
   14628:	add	ip, pc, ip
   1462c:	ldr	r3, [pc, #1272]	; 14b2c <fputs@plt+0xf514>
   14630:	add	r2, pc, r2
   14634:	str	ip, [sp, #56]	; 0x38
   14638:	str	r2, [sp, #64]	; 0x40
   1463c:	add	r3, pc, r3
   14640:	ldr	ip, [pc, #1256]	; 14b30 <fputs@plt+0xf518>
   14644:	ldr	r2, [pc, #1256]	; 14b34 <fputs@plt+0xf51c>
   14648:	add	ip, pc, ip
   1464c:	str	r3, [sp, #68]	; 0x44
   14650:	add	r2, pc, r2
   14654:	str	ip, [sp, #32]
   14658:	str	r2, [sp, #52]	; 0x34
   1465c:	b	14678 <fputs@plt+0xf060>
   14660:	mov	r7, #0
   14664:	cmp	r4, #0
   14668:	beq	14498 <fputs@plt+0xee80>
   1466c:	ldr	r1, [r4], #4
   14670:	cmp	r1, #0
   14674:	beq	14498 <fputs@plt+0xee80>
   14678:	mov	r0, r9
   1467c:	ldr	r2, [sp, #28]
   14680:	mov	r3, #1
   14684:	bl	aa74 <fputs@plt+0x545c>
   14688:	subs	sl, r0, #0
   1468c:	blt	147a4 <fputs@plt+0xf18c>
   14690:	beq	14664 <fputs@plt+0xf04c>
   14694:	cmp	r7, #0
   14698:	beq	146a8 <fputs@plt+0xf090>
   1469c:	bl	77b7c <fputs@plt+0x72564>
   146a0:	cmp	r0, #3
   146a4:	bgt	14724 <fputs@plt+0xf10c>
   146a8:	bl	77b7c <fputs@plt+0x72564>
   146ac:	cmp	r0, #3
   146b0:	ble	14660 <fputs@plt+0xf048>
   146b4:	ldr	r1, [sp, #52]	; 0x34
   146b8:	mov	r0, #4
   146bc:	ldr	ip, [pc, #1140]	; 14b38 <fputs@plt+0xf520>
   146c0:	movw	r3, #2515	; 0x9d3
   146c4:	ldr	r2, [sp, #32]
   146c8:	add	ip, pc, ip
   146cc:	str	r1, [sp]
   146d0:	str	ip, [sp, #4]
   146d4:	mov	r1, #0
   146d8:	ldr	ip, [r4, #-4]
   146dc:	str	ip, [sp, #8]
   146e0:	bl	76de4 <fputs@plt+0x717cc>
   146e4:	b	14660 <fputs@plt+0xf048>
   146e8:	ldr	r0, [pc, #1100]	; 14b3c <fputs@plt+0xf524>
   146ec:	movw	r1, #2467	; 0x9a3
   146f0:	ldr	r2, [pc, #1096]	; 14b40 <fputs@plt+0xf528>
   146f4:	add	r0, pc, r0
   146f8:	add	r2, pc, r2
   146fc:	bl	76f1c <fputs@plt+0x71904>
   14700:	mov	r5, #0
   14704:	b	14498 <fputs@plt+0xee80>
   14708:	ldr	r0, [pc, #1076]	; 14b44 <fputs@plt+0xf52c>
   1470c:	movw	r1, #2471	; 0x9a7
   14710:	ldr	r2, [pc, #1072]	; 14b48 <fputs@plt+0xf530>
   14714:	add	r0, pc, r0
   14718:	add	r2, pc, r2
   1471c:	bl	76f1c <fputs@plt+0x71904>
   14720:	b	14700 <fputs@plt+0xf0e8>
   14724:	ldr	r3, [sp, #64]	; 0x40
   14728:	mov	r0, #4
   1472c:	ldr	ip, [sp, #68]	; 0x44
   14730:	mov	r1, #0
   14734:	str	fp, [sp, #8]
   14738:	str	r3, [sp]
   1473c:	movw	r3, #2511	; 0x9cf
   14740:	str	ip, [sp, #4]
   14744:	ldr	r2, [sp, #56]	; 0x38
   14748:	bl	76de4 <fputs@plt+0x717cc>
   1474c:	b	146a8 <fputs@plt+0xf090>
   14750:	bl	77b7c <fputs@plt+0x72564>
   14754:	cmp	r0, #2
   14758:	ble	14498 <fputs@plt+0xee80>
   1475c:	mov	r1, r4
   14760:	mov	r0, r8
   14764:	bl	308e8 <fputs@plt+0x2b2d0>
   14768:	ldr	r2, [pc, #988]	; 14b4c <fputs@plt+0xf534>
   1476c:	mov	r1, #0
   14770:	ldr	ip, [pc, #984]	; 14b50 <fputs@plt+0xf538>
   14774:	movw	r3, #2498	; 0x9c2
   14778:	add	r2, pc, r2
   1477c:	str	r2, [sp, #4]
   14780:	ldr	r2, [pc, #972]	; 14b54 <fputs@plt+0xf53c>
   14784:	add	ip, pc, ip
   14788:	str	r0, [sp, #12]
   1478c:	mov	r0, #3
   14790:	str	fp, [sp, #8]
   14794:	add	r2, pc, r2
   14798:	str	ip, [sp]
   1479c:	bl	76de4 <fputs@plt+0x717cc>
   147a0:	b	14498 <fputs@plt+0xee80>
   147a4:	bl	77b7c <fputs@plt+0x72564>
   147a8:	cmp	r0, #2
   147ac:	ble	14498 <fputs@plt+0xee80>
   147b0:	ldr	r3, [pc, #928]	; 14b58 <fputs@plt+0xf540>
   147b4:	mov	r1, sl
   147b8:	ldr	ip, [pc, #924]	; 14b5c <fputs@plt+0xf544>
   147bc:	mov	r0, #3
   147c0:	ldr	r2, [pc, #920]	; 14b60 <fputs@plt+0xf548>
   147c4:	add	r3, pc, r3
   147c8:	add	ip, pc, ip
   147cc:	str	r3, [sp]
   147d0:	add	r2, pc, r2
   147d4:	movw	r3, #2505	; 0x9c9
   147d8:	str	ip, [sp, #4]
   147dc:	bl	76de4 <fputs@plt+0x717cc>
   147e0:	b	14498 <fputs@plt+0xee80>
   147e4:	ldr	r1, [pc, #888]	; 14b64 <fputs@plt+0xf54c>
   147e8:	add	r1, pc, r1
   147ec:	ldr	r1, [r1]
   147f0:	str	r1, [sp, #28]
   147f4:	b	14354 <fputs@plt+0xed3c>
   147f8:	ldr	r0, [pc, #872]	; 14b68 <fputs@plt+0xf550>
   147fc:	movw	r2, #2570	; 0xa0a
   14800:	ldr	r1, [pc, #868]	; 14b6c <fputs@plt+0xf554>
   14804:	add	r8, sp, #112	; 0x70
   14808:	ldr	r3, [pc, #864]	; 14b70 <fputs@plt+0xf558>
   1480c:	add	r0, pc, r0
   14810:	add	r1, pc, r1
   14814:	add	r3, pc, r3
   14818:	bl	76bb0 <fputs@plt+0x71598>
   1481c:	mov	r4, r0
   14820:	ldr	r0, [sp, #84]	; 0x54
   14824:	cmp	r0, #0
   14828:	beq	14830 <fputs@plt+0xf218>
   1482c:	bl	3a9b0 <fputs@plt+0x35398>
   14830:	ldr	r0, [sp, #80]	; 0x50
   14834:	cmp	r0, #0
   14838:	beq	14840 <fputs@plt+0xf228>
   1483c:	bl	3a9b0 <fputs@plt+0x35398>
   14840:	mov	r0, r8
   14844:	bl	30414 <fputs@plt+0x2adfc>
   14848:	ldr	r0, [sp, #76]	; 0x4c
   1484c:	cmp	r0, #0
   14850:	beq	14858 <fputs@plt+0xf240>
   14854:	bl	74690 <fputs@plt+0x6f078>
   14858:	ldr	r0, [sp, #72]	; 0x48
   1485c:	cmp	r0, #0
   14860:	beq	14868 <fputs@plt+0xf250>
   14864:	bl	4ed98 <fputs@plt+0x49780>
   14868:	mov	r0, r4
   1486c:	bl	54f8 <_Unwind_Resume@plt>
   14870:	ldr	r0, [pc, #764]	; 14b74 <fputs@plt+0xf55c>
   14874:	movw	r2, #2572	; 0xa0c
   14878:	ldr	r1, [pc, #760]	; 14b78 <fputs@plt+0xf560>
   1487c:	add	r8, sp, #112	; 0x70
   14880:	ldr	r3, [pc, #756]	; 14b7c <fputs@plt+0xf564>
   14884:	add	r0, pc, r0
   14888:	add	r1, pc, r1
   1488c:	add	r3, pc, r3
   14890:	bl	76bb0 <fputs@plt+0x71598>
   14894:	ldr	r0, [pc, #740]	; 14b80 <fputs@plt+0xf568>
   14898:	movw	r2, #2571	; 0xa0b
   1489c:	ldr	r1, [pc, #736]	; 14b84 <fputs@plt+0xf56c>
   148a0:	ldr	r3, [pc, #736]	; 14b88 <fputs@plt+0xf570>
   148a4:	add	r0, pc, r0
   148a8:	add	r1, pc, r1
   148ac:	add	r3, pc, r3
   148b0:	bl	76bb0 <fputs@plt+0x71598>
   148b4:	mov	r4, r0
   148b8:	ldr	r0, [sp, #104]	; 0x68
   148bc:	bl	4e5c <free@plt>
   148c0:	mov	r0, fp
   148c4:	bl	4e5c <free@plt>
   148c8:	mov	r0, r5
   148cc:	bl	4e5c <free@plt>
   148d0:	mov	r0, r8
   148d4:	bl	30414 <fputs@plt+0x2adfc>
   148d8:	b	14848 <fputs@plt+0xf230>
   148dc:	mov	fp, #0
   148e0:	mov	r4, r0
   148e4:	mov	r5, fp
   148e8:	ldr	r0, [sp, #108]	; 0x6c
   148ec:	cmp	r0, #0
   148f0:	beq	148b8 <fputs@plt+0xf2a0>
   148f4:	bl	74690 <fputs@plt+0x6f078>
   148f8:	b	148b8 <fputs@plt+0xf2a0>
   148fc:	mov	r4, r0
   14900:	b	14858 <fputs@plt+0xf240>
   14904:	mov	r4, r0
   14908:	b	148e8 <fputs@plt+0xf2d0>
   1490c:	ldr	r1, [pc, #632]	; 14b8c <fputs@plt+0xf574>
   14910:	mov	r0, r8
   14914:	add	r1, pc, r1
   14918:	bl	30798 <fputs@plt+0x2b180>
   1491c:	cmp	r0, #0
   14920:	bne	14248 <fputs@plt+0xec30>
   14924:	ldr	r1, [pc, #612]	; 14b90 <fputs@plt+0xf578>
   14928:	mov	r0, r8
   1492c:	add	r1, pc, r1
   14930:	bl	30798 <fputs@plt+0x2b180>
   14934:	cmp	r0, #0
   14938:	movne	fp, #6
   1493c:	b	13f50 <fputs@plt+0xe938>
   14940:	mov	r4, r0
   14944:	mov	r5, #0
   14948:	b	148e8 <fputs@plt+0xf2d0>
   1494c:	b	14940 <fputs@plt+0xf328>
   14950:	mov	r4, r0
   14954:	b	14830 <fputs@plt+0xf218>
   14958:	mov	r4, r0
   1495c:	b	14848 <fputs@plt+0xf230>
   14960:	ldr	r0, [pc, #556]	; 14b94 <fputs@plt+0xf57c>
   14964:	movw	r2, #2738	; 0xab2
   14968:	ldr	r1, [pc, #552]	; 14b98 <fputs@plt+0xf580>
   1496c:	ldr	r3, [pc, #552]	; 14b9c <fputs@plt+0xf584>
   14970:	add	r0, pc, r0
   14974:	add	r1, pc, r1
   14978:	add	r3, pc, r3
   1497c:	bl	76bb0 <fputs@plt+0x71598>
   14980:	ldr	r0, [pc, #536]	; 14ba0 <fputs@plt+0xf588>
   14984:	movw	r2, #2737	; 0xab1
   14988:	ldr	r1, [pc, #532]	; 14ba4 <fputs@plt+0xf58c>
   1498c:	ldr	r3, [pc, #532]	; 14ba8 <fputs@plt+0xf590>
   14990:	add	r0, pc, r0
   14994:	add	r1, pc, r1
   14998:	add	r3, pc, r3
   1499c:	bl	76bb0 <fputs@plt+0x71598>
   149a0:	mov	r4, r0
   149a4:	b	14840 <fputs@plt+0xf228>
   149a8:	ldr	r0, [pc, #508]	; 14bac <fputs@plt+0xf594>
   149ac:	movw	r2, #2719	; 0xa9f
   149b0:	ldr	r1, [pc, #504]	; 14bb0 <fputs@plt+0xf598>
   149b4:	ldr	r3, [pc, #504]	; 14bb4 <fputs@plt+0xf59c>
   149b8:	add	r0, pc, r0
   149bc:	add	r1, pc, r1
   149c0:	add	r3, pc, r3
   149c4:	bl	76bb0 <fputs@plt+0x71598>
   149c8:	bl	524c <__stack_chk_fail@plt>
   149cc:	ldr	r3, [sp, #92]	; 0x5c
   149d0:	mov	r4, r0
   149d4:	cmp	r3, #0
   149d8:	beq	14820 <fputs@plt+0xf208>
   149dc:	mov	r0, r3
   149e0:	bl	3a9b0 <fputs@plt+0x35398>
   149e4:	b	14820 <fputs@plt+0xf208>
   149e8:			; <UNDEFINED> instruction: 0x0009cfb0
   149ec:	andeq	r0, r0, r0, asr #8
   149f0:	andeq	sp, r9, r8, ror #8
   149f4:	andeq	sp, r9, r4, ror #16
   149f8:	muleq	r9, r4, r8
   149fc:	andeq	sp, r9, r8, lsl r4
   14a00:	andeq	fp, r9, r8, ror #15
   14a04:	andeq	lr, r6, r0, lsl r2
   14a08:	andeq	sp, r9, sp, asr #15
   14a0c:	andeq	ip, r6, r0, ror fp
   14a10:	andeq	r2, r7, r0, asr r9
   14a14:	strdeq	lr, [r6], -ip
   14a18:	andeq	ip, r6, r8, ror #29
   14a1c:	andeq	sp, r6, r4, lsl r0
   14a20:	andeq	sp, r6, r8, lsr #32
   14a24:	andeq	sp, r9, r4, lsl #6
   14a28:			; <UNDEFINED> instruction: 0x00075fb8
   14a2c:	andeq	r1, r8, r8, lsl #7
   14a30:	andeq	r3, r7, ip, lsr #20
   14a34:	strdeq	sp, [r6], -r8
   14a38:	andeq	ip, r6, r0, asr #30
   14a3c:	andeq	ip, r6, r8, lsl #28
   14a40:	andeq	ip, r6, r0, asr pc
   14a44:	andeq	r1, r8, r8, lsl r3
   14a48:	andeq	lr, r6, r4, lsl #3
   14a4c:	andeq	ip, r6, ip, lsr #27
   14a50:	andeq	ip, r6, r0, asr #27
   14a54:	muleq	r7, r0, r7
   14a58:	andeq	lr, r6, ip, lsl #2
   14a5c:	muleq	r6, r0, r9
   14a60:	andeq	sp, r6, r8, ror #31
   14a64:			; <UNDEFINED> instruction: 0x0009b5bc
   14a68:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   14a6c:	andeq	sp, r6, ip, asr #29
   14a70:	andeq	r2, r7, r0, asr #11
   14a74:	andeq	ip, r6, r8, asr #15
   14a78:	andeq	sp, r6, r4, ror lr
   14a7c:	muleq	r6, r4, lr
   14a80:	andeq	sp, r6, ip, lsl #29
   14a84:	andeq	r2, r7, r8, asr #10
   14a88:	andeq	ip, r6, r0, asr r7
   14a8c:			; <UNDEFINED> instruction: 0x0009b4b8
   14a90:	strdeq	ip, [r9], -r0
   14a94:	andeq	sp, r9, r9, ror #5
   14a98:	andeq	sp, r6, r4, asr lr
   14a9c:	andeq	sp, r6, r8, ror #28
   14aa0:	andeq	sp, r6, r8, ror lr
   14aa4:	andeq	sp, r6, r4, lsr #26
   14aa8:	andeq	sp, r6, r8, ror lr
   14aac:	andeq	ip, r6, r0, lsr #12
   14ab0:	andeq	r2, r7, r4, lsl #8
   14ab4:	andeq	r2, r7, r4, asr #5
   14ab8:	andeq	sp, r6, r0, asr ip
   14abc:	andeq	ip, r6, ip, asr #11
   14ac0:	andeq	fp, r9, r8, lsr #6
   14ac4:	andeq	sp, r6, r4, lsl #23
   14ac8:	andeq	sp, r6, r8, ror fp
   14acc:	andeq	fp, r9, r8, lsl #2
   14ad0:	andeq	fp, r9, r4, ror #1
   14ad4:	andeq	r2, r7, r0, asr #3
   14ad8:			; <UNDEFINED> instruction: 0x0006d8b8
   14adc:	andeq	ip, r6, r8, asr #9
   14ae0:	andeq	sp, r9, r4, asr #1
   14ae4:	andeq	sp, r9, ip, lsr #1
   14ae8:	andeq	sp, r6, ip, lsr #26
   14aec:	andeq	ip, r6, ip, lsr r1
   14af0:	andeq	ip, r6, ip, lsl #23
   14af4:			; <UNDEFINED> instruction: 0x0006c7b8
   14af8:	ldrdeq	ip, [r6], -r0
   14afc:	andeq	sp, r6, ip, asr #25
   14b00:	andeq	sp, r6, r0, ror #25
   14b04:	ldrdeq	sp, [r6], -ip
   14b08:	andeq	ip, r6, r4, lsl #4
   14b0c:	strdeq	ip, [r6], -r8
   14b10:	andeq	sp, r6, r8, asr #18
   14b14:	andeq	fp, r9, r8, asr #32
   14b18:	muleq	r6, ip, fp
   14b1c:	andeq	ip, r6, r8, lsr r6
   14b20:	andeq	ip, r6, r4, asr #12
   14b24:	andeq	ip, r6, r4, asr r2
   14b28:	andeq	ip, r6, r8, asr #2
   14b2c:	andeq	sp, r6, r8, lsl #23
   14b30:	andeq	ip, r6, r4, lsr r2
   14b34:	andeq	ip, r6, r8, lsr #2
   14b38:	muleq	r6, r4, r0
   14b3c:	andeq	ip, r6, r8, lsl #3
   14b40:	andeq	ip, r6, r0, lsl #1
   14b44:	andeq	ip, r6, r8, ror #2
   14b48:	andeq	ip, r6, r0, rrx
   14b4c:	andeq	sp, r6, r4, lsl #20
   14b50:	strdeq	fp, [r6], -r4
   14b54:	andeq	ip, r6, r8, ror #1
   14b58:			; <UNDEFINED> instruction: 0x0006bfb4
   14b5c:	andeq	sp, r6, r0, ror #19
   14b60:	andeq	ip, r6, ip, lsr #1
   14b64:	andeq	ip, r9, r8, ror #16
   14b68:	andeq	sp, r6, r8, lsl #14
   14b6c:	andeq	ip, r6, ip, rrx
   14b70:	andeq	r1, r7, r8, asr #22
   14b74:	andeq	r1, r7, r4, asr #15
   14b78:	strdeq	fp, [r6], -r4
   14b7c:	ldrdeq	r1, [r7], -r0
   14b80:	andeq	r2, r7, r0, lsl #15
   14b84:	ldrdeq	fp, [r6], -r4
   14b88:			; <UNDEFINED> instruction: 0x00071ab0
   14b8c:	andeq	sp, r6, ip, asr #15
   14b90:	ldrdeq	sp, [r6], -ip
   14b94:	andeq	sp, r6, r8, ror #10
   14b98:	andeq	fp, r6, r8, lsl #30
   14b9c:	andeq	r1, r7, r8, lsl ip
   14ba0:	andeq	sp, r6, r8, lsl #10
   14ba4:	andeq	fp, r6, r8, ror #29
   14ba8:	strdeq	r1, [r7], -r8
   14bac:	andeq	r6, r7, r0, asr r3
   14bb0:	andeq	fp, r6, r0, asr #29
   14bb4:	ldrdeq	r1, [r7], -r0
   14bb8:	ldr	r2, [pc, #2704]	; 15650 <fputs@plt+0x10038>
   14bbc:	mov	r3, #0
   14bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bc4:	mov	r4, r1
   14bc8:	add	fp, sp, #32
   14bcc:	ldr	r1, [pc, #2688]	; 15654 <fputs@plt+0x1003c>
   14bd0:	sub	sp, sp, #84	; 0x54
   14bd4:	add	r2, pc, r2
   14bd8:	mov	r6, r0
   14bdc:	mvn	ip, #0
   14be0:	ldr	r5, [r2, r1]
   14be4:	ldr	r0, [r4, #4]
   14be8:	ldr	r9, [r4]
   14bec:	ldr	r2, [r5]
   14bf0:	cmp	r0, r3
   14bf4:	str	r3, [fp, #-92]	; 0xffffffa4
   14bf8:	str	r3, [fp, #-88]	; 0xffffffa8
   14bfc:	str	r3, [fp, #-84]	; 0xffffffac
   14c00:	str	ip, [fp, #-80]	; 0xffffffb0
   14c04:	str	r2, [fp, #-40]	; 0xffffffd8
   14c08:	beq	14ee8 <fputs@plt+0xf8d0>
   14c0c:	add	r0, r4, #4
   14c10:	sub	r1, fp, #92	; 0x5c
   14c14:	bl	fb9c <fputs@plt+0xa584>
   14c18:	cmp	r0, #0
   14c1c:	blt	14eb8 <fputs@plt+0xf8a0>
   14c20:	mov	r0, r9
   14c24:	ldr	r1, [fp, #-92]	; 0xffffffa4
   14c28:	bl	b45c <fputs@plt+0x5e44>
   14c2c:	cmp	r0, #0
   14c30:	blt	14eb8 <fputs@plt+0xf8a0>
   14c34:	ldr	r7, [fp, #-92]	; 0xffffffa4
   14c38:	cmp	r7, #0
   14c3c:	beq	14fc0 <fputs@plt+0xf9a8>
   14c40:	ldr	r8, [r7]
   14c44:	cmp	r8, #0
   14c48:	beq	14f38 <fputs@plt+0xf920>
   14c4c:	ldr	r1, [pc, #2564]	; 15658 <fputs@plt+0x10040>
   14c50:	mov	r0, r9
   14c54:	add	r1, pc, r1
   14c58:	bl	557c <strcmp@plt>
   14c5c:	cmp	r0, #0
   14c60:	beq	14f24 <fputs@plt+0xf90c>
   14c64:	cmp	r6, #0
   14c68:	beq	14c78 <fputs@plt+0xf660>
   14c6c:	bl	d6ac <fputs@plt+0x8094>
   14c70:	cmp	r0, #0
   14c74:	beq	15048 <fputs@plt+0xfa30>
   14c78:	ldr	r2, [pc, #2524]	; 1565c <fputs@plt+0x10044>
   14c7c:	mov	r0, r9
   14c80:	ldr	r3, [pc, #2520]	; 15660 <fputs@plt+0x10048>
   14c84:	add	r2, pc, r2
   14c88:	ldr	r1, [pc, #2516]	; 15664 <fputs@plt+0x1004c>
   14c8c:	add	r3, pc, r3
   14c90:	ldr	r2, [r2]
   14c94:	add	r1, pc, r1
   14c98:	ldrb	r3, [r3]
   14c9c:	cmp	r2, #0
   14ca0:	movne	r2, #2
   14ca4:	moveq	r2, #0
   14ca8:	orr	r7, r2, r3
   14cac:	bl	557c <strcmp@plt>
   14cb0:	cmp	r0, #0
   14cb4:	beq	14fc8 <fputs@plt+0xf9b0>
   14cb8:	ldr	r1, [pc, #2472]	; 15668 <fputs@plt+0x10050>
   14cbc:	mov	r0, r9
   14cc0:	add	r1, pc, r1
   14cc4:	bl	557c <strcmp@plt>
   14cc8:	cmp	r0, #0
   14ccc:	beq	14f40 <fputs@plt+0xf928>
   14cd0:	ldr	r1, [pc, #2452]	; 1566c <fputs@plt+0x10054>
   14cd4:	mov	r0, r9
   14cd8:	add	r1, pc, r1
   14cdc:	bl	557c <strcmp@plt>
   14ce0:	cmp	r0, #0
   14ce4:	beq	15328 <fputs@plt+0xfd10>
   14ce8:	ldr	r1, [pc, #2432]	; 15670 <fputs@plt+0x10058>
   14cec:	mov	r0, r9
   14cf0:	add	r1, pc, r1
   14cf4:	bl	557c <strcmp@plt>
   14cf8:	cmp	r0, #0
   14cfc:	beq	15360 <fputs@plt+0xfd48>
   14d00:	ldr	r1, [pc, #2412]	; 15674 <fputs@plt+0x1005c>
   14d04:	mov	r0, r9
   14d08:	add	r1, pc, r1
   14d0c:	bl	557c <strcmp@plt>
   14d10:	cmp	r0, #0
   14d14:	beq	153d0 <fputs@plt+0xfdb8>
   14d18:	ldr	r1, [pc, #2392]	; 15678 <fputs@plt+0x10060>
   14d1c:	mov	r0, r9
   14d20:	add	r1, pc, r1
   14d24:	bl	557c <strcmp@plt>
   14d28:	cmp	r0, #0
   14d2c:	beq	15448 <fputs@plt+0xfe30>
   14d30:	ldr	r1, [pc, #2372]	; 1567c <fputs@plt+0x10064>
   14d34:	mov	r0, r9
   14d38:	add	r1, pc, r1
   14d3c:	bl	557c <strcmp@plt>
   14d40:	cmp	r0, #0
   14d44:	bne	155a4 <fputs@plt+0xff8c>
   14d48:	ldr	r0, [pc, #2352]	; 15680 <fputs@plt+0x10068>
   14d4c:	sub	ip, fp, #88	; 0x58
   14d50:	ldr	r2, [pc, #2348]	; 15684 <fputs@plt+0x1006c>
   14d54:	mov	r1, r7
   14d58:	add	r0, pc, r0
   14d5c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14d60:	add	r2, pc, r2
   14d64:	ldr	r0, [r0]
   14d68:	ldr	r2, [r2]
   14d6c:	str	ip, [sp]
   14d70:	sub	ip, fp, #84	; 0x54
   14d74:	str	ip, [sp, #4]
   14d78:	bl	21794 <fputs@plt+0x1c17c>
   14d7c:	mov	r8, r0
   14d80:	cmp	r8, #0
   14d84:	blt	15008 <fputs@plt+0xf9f0>
   14d88:	ldr	r3, [pc, #2296]	; 15688 <fputs@plt+0x10070>
   14d8c:	add	r3, pc, r3
   14d90:	ldrb	r3, [r3]
   14d94:	cmp	r3, #0
   14d98:	beq	152e4 <fputs@plt+0xfccc>
   14d9c:	ldr	r8, [fp, #-80]	; 0xffffffb0
   14da0:	cmp	r8, #0
   14da4:	movne	r8, #0
   14da8:	bne	14db8 <fputs@plt+0xf7a0>
   14dac:	bl	77b7c <fputs@plt+0x72564>
   14db0:	cmp	r0, #3
   14db4:	bgt	15414 <fputs@plt+0xfdfc>
   14db8:	ldr	r3, [pc, #2252]	; 1568c <fputs@plt+0x10074>
   14dbc:	add	r3, pc, r3
   14dc0:	ldrb	r3, [r3]
   14dc4:	cmp	r3, #0
   14dc8:	beq	14ea4 <fputs@plt+0xf88c>
   14dcc:	ldr	r3, [pc, #2236]	; 15690 <fputs@plt+0x10078>
   14dd0:	sub	ip, fp, #56	; 0x38
   14dd4:	ldr	r4, [r4]
   14dd8:	add	r3, pc, r3
   14ddc:	add	r3, r3, #36	; 0x24
   14de0:	ldm	r3, {r0, r1, r2, r3}
   14de4:	stm	ip, {r0, r1, r2, r3}
   14de8:	mov	r0, ip
   14dec:	mov	r1, r4
   14df0:	bl	745c0 <fputs@plt+0x6efa8>
   14df4:	cmp	r0, #0
   14df8:	beq	14ea4 <fputs@plt+0xf88c>
   14dfc:	ldr	r7, [fp, #-92]	; 0xffffffa4
   14e00:	mov	r0, r7
   14e04:	bl	747a8 <fputs@plt+0x6f190>
   14e08:	lsl	r3, r0, #2
   14e0c:	ldr	r1, [pc, #2176]	; 15694 <fputs@plt+0x1007c>
   14e10:	add	r3, r3, #18
   14e14:	mov	sl, r0
   14e18:	bic	r3, r3, #7
   14e1c:	mov	r9, sp
   14e20:	mov	r0, r4
   14e24:	sub	sp, sp, r3
   14e28:	add	r1, pc, r1
   14e2c:	add	r8, sp, #16
   14e30:	bl	557c <strcmp@plt>
   14e34:	ldr	r3, [pc, #2140]	; 15698 <fputs@plt+0x10080>
   14e38:	add	r3, pc, r3
   14e3c:	cmp	r0, #0
   14e40:	ldrne	r3, [pc, #2132]	; 1569c <fputs@plt+0x10084>
   14e44:	addne	r3, pc, r3
   14e48:	cmp	sl, #0
   14e4c:	str	r3, [r8]
   14e50:	beq	1549c <fputs@plt+0xfe84>
   14e54:	mov	r0, r7
   14e58:	mov	r4, #0
   14e5c:	mov	r7, r8
   14e60:	b	14e68 <fputs@plt+0xf850>
   14e64:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14e68:	rsb	r3, r8, r7
   14e6c:	add	r4, r4, #1
   14e70:	ldr	r0, [r0, r3]
   14e74:	bl	55c4 <basename@plt>
   14e78:	cmp	r4, sl
   14e7c:	str	r0, [r7, #4]!
   14e80:	bne	14e64 <fputs@plt+0xf84c>
   14e84:	add	r4, r4, #1
   14e88:	mov	r3, #0
   14e8c:	mov	r0, r6
   14e90:	mov	r1, r8
   14e94:	str	r3, [r8, r4, lsl #2]
   14e98:	bl	13bb4 <fputs@plt+0xe59c>
   14e9c:	mov	r8, r0
   14ea0:	mov	sp, r9
   14ea4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   14ea8:	ldr	r1, [fp, #-84]	; 0xffffffac
   14eac:	bl	2150c <fputs@plt+0x1bef4>
   14eb0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14eb4:	b	14ec0 <fputs@plt+0xf8a8>
   14eb8:	mov	r8, r0
   14ebc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14ec0:	cmp	r0, #0
   14ec4:	beq	14ecc <fputs@plt+0xf8b4>
   14ec8:	bl	74690 <fputs@plt+0x6f078>
   14ecc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14ed0:	mov	r0, r8
   14ed4:	ldr	r3, [r5]
   14ed8:	cmp	r2, r3
   14edc:	bne	15564 <fputs@plt+0xff4c>
   14ee0:	sub	sp, fp, #32
   14ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ee8:	mov	r8, r0
   14eec:	b	14ecc <fputs@plt+0xf8b4>
   14ef0:	mov	r0, r8
   14ef4:	bl	55c4 <basename@plt>
   14ef8:	mov	r1, r0
   14efc:	mov	r0, r7
   14f00:	bl	6dc58 <fputs@plt+0x68640>
   14f04:	subs	r8, r0, #0
   14f08:	blt	14f78 <fputs@plt+0xf960>
   14f0c:	adds	r3, r7, #4
   14f10:	beq	14c64 <fputs@plt+0xf64c>
   14f14:	ldr	r8, [r7, #4]
   14f18:	cmp	r8, #0
   14f1c:	beq	14c64 <fputs@plt+0xf64c>
   14f20:	mov	r7, r3
   14f24:	mov	r0, r8
   14f28:	bl	6e8b4 <fputs@plt+0x6929c>
   14f2c:	cmp	r0, #0
   14f30:	beq	14f0c <fputs@plt+0xf8f4>
   14f34:	b	14ef0 <fputs@plt+0xf8d8>
   14f38:	mov	r0, r7
   14f3c:	b	14ec8 <fputs@plt+0xf8b0>
   14f40:	ldr	r0, [pc, #1880]	; 156a0 <fputs@plt+0x10088>
   14f44:	sub	ip, fp, #88	; 0x58
   14f48:	ldr	r2, [pc, #1876]	; 156a4 <fputs@plt+0x1008c>
   14f4c:	mov	r1, r7
   14f50:	add	r0, pc, r0
   14f54:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14f58:	add	r2, pc, r2
   14f5c:	ldr	r0, [r0]
   14f60:	ldr	r2, [r2]
   14f64:	str	ip, [sp]
   14f68:	sub	ip, fp, #84	; 0x54
   14f6c:	str	ip, [sp, #4]
   14f70:	bl	225d4 <fputs@plt+0x1cfbc>
   14f74:	b	14d7c <fputs@plt+0xf764>
   14f78:	bl	77b7c <fputs@plt+0x72564>
   14f7c:	cmp	r0, #2
   14f80:	ble	14eb0 <fputs@plt+0xf898>
   14f84:	ldr	lr, [pc, #1820]	; 156a8 <fputs@plt+0x10090>
   14f88:	mov	r1, r8
   14f8c:	ldr	ip, [pc, #1816]	; 156ac <fputs@plt+0x10094>
   14f90:	mov	r0, #3
   14f94:	ldr	r2, [pc, #1812]	; 156b0 <fputs@plt+0x10098>
   14f98:	add	lr, pc, lr
   14f9c:	add	ip, pc, ip
   14fa0:	movw	r3, #5375	; 0x14ff
   14fa4:	add	r2, pc, r2
   14fa8:	str	lr, [sp]
   14fac:	str	ip, [sp, #4]
   14fb0:	bl	76de4 <fputs@plt+0x717cc>
   14fb4:	subs	r8, r0, #0
   14fb8:	blt	14eb0 <fputs@plt+0xf898>
   14fbc:	b	14c64 <fputs@plt+0xf64c>
   14fc0:	mov	r8, r7
   14fc4:	b	14ecc <fputs@plt+0xf8b4>
   14fc8:	ldr	r0, [pc, #1764]	; 156b4 <fputs@plt+0x1009c>
   14fcc:	sub	ip, fp, #88	; 0x58
   14fd0:	ldr	r2, [pc, #1760]	; 156b8 <fputs@plt+0x100a0>
   14fd4:	mov	r1, r7
   14fd8:	add	r0, pc, r0
   14fdc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14fe0:	add	r2, pc, r2
   14fe4:	ldr	r0, [r0]
   14fe8:	ldr	r2, [r2]
   14fec:	str	ip, [sp]
   14ff0:	sub	ip, fp, #84	; 0x54
   14ff4:	str	ip, [sp, #4]
   14ff8:	bl	22324 <fputs@plt+0x1cd0c>
   14ffc:	mov	r8, r0
   15000:	str	r0, [fp, #-80]	; 0xffffffb0
   15004:	b	14d80 <fputs@plt+0xf768>
   15008:	bl	77b7c <fputs@plt+0x72564>
   1500c:	cmp	r0, #2
   15010:	ble	14ea4 <fputs@plt+0xf88c>
   15014:	ldr	lr, [pc, #1696]	; 156bc <fputs@plt+0x100a4>
   15018:	mov	r0, #3
   1501c:	ldr	ip, [pc, #1692]	; 156c0 <fputs@plt+0x100a8>
   15020:	mov	r1, r8
   15024:	ldr	r2, [pc, #1688]	; 156c4 <fputs@plt+0x100ac>
   15028:	add	lr, pc, lr
   1502c:	add	ip, pc, ip
   15030:	movw	r3, #5441	; 0x1541
   15034:	add	r2, pc, r2
   15038:	str	lr, [sp]
   1503c:	str	ip, [sp, #4]
   15040:	bl	76de4 <fputs@plt+0x717cc>
   15044:	b	14ea4 <fputs@plt+0xf88c>
   15048:	str	r0, [fp, #-76]	; 0xffffffb4
   1504c:	sub	r7, fp, #68	; 0x44
   15050:	str	r0, [fp, #-72]	; 0xffffffb8
   15054:	str	r0, [fp, #-68]	; 0xffffffbc
   15058:	str	r0, [fp, #-64]	; 0xffffffc0
   1505c:	str	r0, [fp, #-60]	; 0xffffffc4
   15060:	bl	d974 <fputs@plt+0x835c>
   15064:	ldr	r1, [pc, #1628]	; 156c8 <fputs@plt+0x100b0>
   15068:	mov	r0, r9
   1506c:	add	r1, pc, r1
   15070:	bl	557c <strcmp@plt>
   15074:	cmp	r0, #0
   15078:	beq	153b4 <fputs@plt+0xfd9c>
   1507c:	ldr	r1, [pc, #1608]	; 156cc <fputs@plt+0x100b4>
   15080:	mov	r0, r9
   15084:	add	r1, pc, r1
   15088:	bl	557c <strcmp@plt>
   1508c:	cmp	r0, #0
   15090:	beq	15398 <fputs@plt+0xfd80>
   15094:	ldr	r1, [pc, #1588]	; 156d0 <fputs@plt+0x100b8>
   15098:	mov	r0, r9
   1509c:	add	r1, pc, r1
   150a0:	bl	557c <strcmp@plt>
   150a4:	cmp	r0, #0
   150a8:	beq	15480 <fputs@plt+0xfe68>
   150ac:	ldr	r1, [pc, #1568]	; 156d4 <fputs@plt+0x100bc>
   150b0:	mov	r0, r9
   150b4:	add	r1, pc, r1
   150b8:	bl	557c <strcmp@plt>
   150bc:	cmp	r0, #0
   150c0:	beq	154f4 <fputs@plt+0xfedc>
   150c4:	ldr	r1, [pc, #1548]	; 156d8 <fputs@plt+0x100c0>
   150c8:	mov	r0, r9
   150cc:	add	r1, pc, r1
   150d0:	bl	557c <strcmp@plt>
   150d4:	cmp	r0, #0
   150d8:	bne	15518 <fputs@plt+0xff00>
   150dc:	ldr	r3, [pc, #1528]	; 156dc <fputs@plt+0x100c4>
   150e0:	ldr	r8, [pc, r3]
   150e4:	cmp	r8, #0
   150e8:	beq	15568 <fputs@plt+0xff50>
   150ec:	ldr	r2, [pc, #1516]	; 156e0 <fputs@plt+0x100c8>
   150f0:	mov	r8, #1
   150f4:	mov	sl, r8
   150f8:	mov	r9, r8
   150fc:	add	r2, pc, r2
   15100:	str	r8, [fp, #-96]	; 0xffffffa0
   15104:	ldr	r3, [pc, #1496]	; 156e4 <fputs@plt+0x100cc>
   15108:	mov	r0, r6
   1510c:	str	r2, [sp, #4]
   15110:	sub	r1, fp, #72	; 0x48
   15114:	add	r3, pc, r3
   15118:	ldr	r2, [pc, #1480]	; 156e8 <fputs@plt+0x100d0>
   1511c:	str	r3, [sp]
   15120:	sub	r7, fp, #68	; 0x44
   15124:	ldr	r3, [pc, #1472]	; 156ec <fputs@plt+0x100d4>
   15128:	add	r2, pc, r2
   1512c:	add	r3, pc, r3
   15130:	bl	3a4bc <fputs@plt+0x34ea4>
   15134:	cmp	r0, #0
   15138:	blt	152f4 <fputs@plt+0xfcdc>
   1513c:	ldr	r3, [pc, #1452]	; 156f0 <fputs@plt+0x100d8>
   15140:	sub	r7, fp, #68	; 0x44
   15144:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15148:	add	r3, pc, r3
   1514c:	ldrb	r1, [r3]
   15150:	bl	3aee0 <fputs@plt+0x358c8>
   15154:	cmp	r0, #0
   15158:	blt	152f4 <fputs@plt+0xfcdc>
   1515c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15160:	sub	r7, fp, #68	; 0x44
   15164:	ldr	r1, [fp, #-92]	; 0xffffffa4
   15168:	bl	3d778 <fputs@plt+0x38160>
   1516c:	cmp	r0, #0
   15170:	blt	152f4 <fputs@plt+0xfcdc>
   15174:	cmp	r8, #0
   15178:	beq	151b0 <fputs@plt+0xfb98>
   1517c:	ldr	r3, [pc, #1392]	; 156f4 <fputs@plt+0x100dc>
   15180:	sub	r7, fp, #68	; 0x44
   15184:	ldr	r8, [fp, #-72]	; 0xffffffb8
   15188:	add	r3, pc, r3
   1518c:	ldr	r0, [r3]
   15190:	bl	24724 <fputs@plt+0x1f10c>
   15194:	ldr	r1, [pc, #1372]	; 156f8 <fputs@plt+0x100e0>
   15198:	mov	r2, r0
   1519c:	mov	r0, r8
   151a0:	add	r1, pc, r1
   151a4:	bl	3d624 <fputs@plt+0x3800c>
   151a8:	cmp	r0, #0
   151ac:	blt	152f4 <fputs@plt+0xfcdc>
   151b0:	ldr	r3, [pc, #1348]	; 156fc <fputs@plt+0x100e4>
   151b4:	sub	r7, fp, #68	; 0x44
   151b8:	ldr	r1, [pc, #1344]	; 15700 <fputs@plt+0x100e8>
   151bc:	add	r3, pc, r3
   151c0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   151c4:	add	r1, pc, r1
   151c8:	ldrb	r2, [r3]
   151cc:	bl	3d624 <fputs@plt+0x3800c>
   151d0:	cmp	r0, #0
   151d4:	blt	152f4 <fputs@plt+0xfcdc>
   151d8:	cmp	sl, #0
   151dc:	beq	15208 <fputs@plt+0xfbf0>
   151e0:	ldr	r3, [pc, #1308]	; 15704 <fputs@plt+0x100ec>
   151e4:	sub	r7, fp, #68	; 0x44
   151e8:	ldr	r1, [pc, #1304]	; 15708 <fputs@plt+0x100f0>
   151ec:	add	r3, pc, r3
   151f0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   151f4:	add	r1, pc, r1
   151f8:	ldr	r2, [r3]
   151fc:	bl	3d624 <fputs@plt+0x3800c>
   15200:	cmp	r0, #0
   15204:	blt	152f4 <fputs@plt+0xfcdc>
   15208:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1520c:	sub	r3, fp, #76	; 0x4c
   15210:	sub	r7, fp, #68	; 0x44
   15214:	str	r3, [sp, #4]
   15218:	str	r7, [sp]
   1521c:	mov	r0, r6
   15220:	mov	r2, #0
   15224:	mov	r3, #0
   15228:	bl	2c7f0 <fputs@plt+0x271d8>
   1522c:	subs	r8, r0, #0
   15230:	blt	154a4 <fputs@plt+0xfe8c>
   15234:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15238:	cmp	r3, #0
   1523c:	beq	1525c <fputs@plt+0xfc44>
   15240:	ldr	r1, [pc, #1220]	; 1570c <fputs@plt+0x100f4>
   15244:	sub	r2, fp, #80	; 0x50
   15248:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1524c:	add	r1, pc, r1
   15250:	bl	40924 <fputs@plt+0x3b30c>
   15254:	cmp	r0, #0
   15258:	blt	1559c <fputs@plt+0xff84>
   1525c:	ldr	r1, [pc, #1196]	; 15710 <fputs@plt+0x100f8>
   15260:	sub	r2, fp, #88	; 0x58
   15264:	ldr	r0, [fp, #-76]	; 0xffffffb4
   15268:	sub	r3, fp, #84	; 0x54
   1526c:	add	r1, pc, r1
   15270:	ldrb	r1, [r1]
   15274:	bl	4fa38 <fputs@plt+0x4a420>
   15278:	cmp	r0, #0
   1527c:	blt	152f8 <fputs@plt+0xfce0>
   15280:	ldr	r3, [pc, #1164]	; 15714 <fputs@plt+0x100fc>
   15284:	add	r3, pc, r3
   15288:	ldrb	r3, [r3]
   1528c:	cmp	r3, #0
   15290:	bne	15510 <fputs@plt+0xfef8>
   15294:	mov	r0, r6
   15298:	mov	r1, r4
   1529c:	bl	d9c0 <fputs@plt+0x83a8>
   152a0:	mov	r8, r0
   152a4:	mov	r0, r7
   152a8:	bl	30414 <fputs@plt+0x2adfc>
   152ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   152b0:	cmp	r0, #0
   152b4:	beq	152bc <fputs@plt+0xfca4>
   152b8:	bl	3a9b0 <fputs@plt+0x35398>
   152bc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   152c0:	cmp	r0, #0
   152c4:	beq	152cc <fputs@plt+0xfcb4>
   152c8:	bl	3a9b0 <fputs@plt+0x35398>
   152cc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   152d0:	cmp	r3, #0
   152d4:	bne	14db8 <fputs@plt+0xf7a0>
   152d8:	cmp	r9, #0
   152dc:	bne	14db8 <fputs@plt+0xf7a0>
   152e0:	b	14dac <fputs@plt+0xf794>
   152e4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   152e8:	ldr	r1, [fp, #-84]	; 0xffffffac
   152ec:	bl	8d34 <fputs@plt+0x371c>
   152f0:	b	14d9c <fputs@plt+0xf784>
   152f4:	bl	4d93c <fputs@plt+0x48324>
   152f8:	mov	r8, r0
   152fc:	mov	r0, r7
   15300:	bl	30414 <fputs@plt+0x2adfc>
   15304:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15308:	cmp	r0, #0
   1530c:	beq	15314 <fputs@plt+0xfcfc>
   15310:	bl	3a9b0 <fputs@plt+0x35398>
   15314:	ldr	r0, [fp, #-76]	; 0xffffffb4
   15318:	cmp	r0, #0
   1531c:	beq	14eb0 <fputs@plt+0xf898>
   15320:	bl	3a9b0 <fputs@plt+0x35398>
   15324:	b	14eb0 <fputs@plt+0xf898>
   15328:	ldr	r0, [pc, #1000]	; 15718 <fputs@plt+0x10100>
   1532c:	sub	ip, fp, #88	; 0x58
   15330:	ldr	r2, [pc, #996]	; 1571c <fputs@plt+0x10104>
   15334:	mov	r1, r7
   15338:	add	r0, pc, r0
   1533c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15340:	add	r2, pc, r2
   15344:	ldr	r0, [r0]
   15348:	ldr	r2, [r2]
   1534c:	str	ip, [sp]
   15350:	sub	ip, fp, #84	; 0x54
   15354:	str	ip, [sp, #4]
   15358:	bl	22870 <fputs@plt+0x1d258>
   1535c:	b	14ffc <fputs@plt+0xf9e4>
   15360:	ldr	r0, [pc, #952]	; 15720 <fputs@plt+0x10108>
   15364:	sub	ip, fp, #88	; 0x58
   15368:	ldr	r2, [pc, #948]	; 15724 <fputs@plt+0x1010c>
   1536c:	mov	r1, r7
   15370:	add	r0, pc, r0
   15374:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15378:	add	r2, pc, r2
   1537c:	ldr	r0, [r0]
   15380:	ldr	r2, [r2]
   15384:	str	ip, [sp]
   15388:	sub	ip, fp, #84	; 0x54
   1538c:	str	ip, [sp, #4]
   15390:	bl	21b1c <fputs@plt+0x1c504>
   15394:	b	14d7c <fputs@plt+0xf764>
   15398:	ldr	r2, [pc, #904]	; 15728 <fputs@plt+0x10110>
   1539c:	mov	r8, r0
   153a0:	mov	sl, r0
   153a4:	str	r0, [fp, #-96]	; 0xffffffa0
   153a8:	add	r2, pc, r2
   153ac:	mov	r9, r0
   153b0:	b	15104 <fputs@plt+0xfaec>
   153b4:	ldr	r2, [pc, #880]	; 1572c <fputs@plt+0x10114>
   153b8:	mov	sl, #1
   153bc:	mov	r8, r0
   153c0:	mov	r9, r0
   153c4:	str	sl, [fp, #-96]	; 0xffffffa0
   153c8:	add	r2, pc, r2
   153cc:	b	15104 <fputs@plt+0xfaec>
   153d0:	ldr	r3, [pc, #856]	; 15730 <fputs@plt+0x10118>
   153d4:	sub	lr, fp, #88	; 0x58
   153d8:	ldr	r0, [pc, #852]	; 15734 <fputs@plt+0x1011c>
   153dc:	mov	r1, r7
   153e0:	add	r3, pc, r3
   153e4:	ldr	r2, [pc, #844]	; 15738 <fputs@plt+0x10120>
   153e8:	add	r0, pc, r0
   153ec:	ldr	ip, [r3]
   153f0:	add	r2, pc, r2
   153f4:	ldr	r0, [r0]
   153f8:	ldr	r2, [r2]
   153fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15400:	stm	sp, {ip, lr}
   15404:	sub	ip, fp, #84	; 0x54
   15408:	str	ip, [sp, #8]
   1540c:	bl	23b64 <fputs@plt+0x1e54c>
   15410:	b	14d7c <fputs@plt+0xf764>
   15414:	ldr	lr, [pc, #800]	; 1573c <fputs@plt+0x10124>
   15418:	mov	r0, #4
   1541c:	ldr	ip, [pc, #796]	; 15740 <fputs@plt+0x10128>
   15420:	mov	r1, #0
   15424:	ldr	r2, [pc, #792]	; 15744 <fputs@plt+0x1012c>
   15428:	add	lr, pc, lr
   1542c:	add	ip, pc, ip
   15430:	movw	r3, #5553	; 0x15b1
   15434:	add	r2, pc, r2
   15438:	str	lr, [sp]
   1543c:	str	ip, [sp, #4]
   15440:	bl	76de4 <fputs@plt+0x717cc>
   15444:	b	14db8 <fputs@plt+0xf7a0>
   15448:	ldr	r0, [pc, #760]	; 15748 <fputs@plt+0x10130>
   1544c:	sub	ip, fp, #88	; 0x58
   15450:	ldr	r2, [pc, #756]	; 1574c <fputs@plt+0x10134>
   15454:	mov	r1, r7
   15458:	add	r0, pc, r0
   1545c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15460:	add	r2, pc, r2
   15464:	ldr	r0, [r0]
   15468:	ldr	r2, [r2]
   1546c:	str	ip, [sp]
   15470:	sub	ip, fp, #84	; 0x54
   15474:	str	ip, [sp, #4]
   15478:	bl	2159c <fputs@plt+0x1bf84>
   1547c:	b	14d7c <fputs@plt+0xf764>
   15480:	ldr	r2, [pc, #712]	; 15750 <fputs@plt+0x10138>
   15484:	mov	sl, #1
   15488:	mov	r8, r0
   1548c:	mov	r9, r0
   15490:	str	sl, [fp, #-96]	; 0xffffffa0
   15494:	add	r2, pc, r2
   15498:	b	15104 <fputs@plt+0xfaec>
   1549c:	mov	r4, #1
   154a0:	b	14e88 <fputs@plt+0xf870>
   154a4:	bl	77b7c <fputs@plt+0x72564>
   154a8:	cmp	r0, #2
   154ac:	ble	152fc <fputs@plt+0xfce4>
   154b0:	mov	r0, r7
   154b4:	mov	r1, r8
   154b8:	bl	308e8 <fputs@plt+0x2b2d0>
   154bc:	ldr	r2, [pc, #656]	; 15754 <fputs@plt+0x1013c>
   154c0:	mov	r1, #0
   154c4:	ldr	ip, [pc, #652]	; 15758 <fputs@plt+0x10140>
   154c8:	movw	r3, #5523	; 0x1593
   154cc:	add	r2, pc, r2
   154d0:	str	r2, [sp, #4]
   154d4:	ldr	r2, [pc, #640]	; 1575c <fputs@plt+0x10144>
   154d8:	add	ip, pc, ip
   154dc:	str	r0, [sp, #8]
   154e0:	mov	r0, #3
   154e4:	str	ip, [sp]
   154e8:	add	r2, pc, r2
   154ec:	bl	76de4 <fputs@plt+0x717cc>
   154f0:	b	152fc <fputs@plt+0xfce4>
   154f4:	ldr	r2, [pc, #612]	; 15760 <fputs@plt+0x10148>
   154f8:	mov	r8, r0
   154fc:	str	r0, [fp, #-96]	; 0xffffffa0
   15500:	mov	r9, r0
   15504:	add	r2, pc, r2
   15508:	mov	sl, #1
   1550c:	b	15104 <fputs@plt+0xfaec>
   15510:	mov	r8, #0
   15514:	b	152a4 <fputs@plt+0xfc8c>
   15518:	ldr	r1, [pc, #580]	; 15764 <fputs@plt+0x1014c>
   1551c:	mov	r0, r9
   15520:	add	r1, pc, r1
   15524:	bl	557c <strcmp@plt>
   15528:	cmp	r0, #0
   1552c:	beq	15580 <fputs@plt+0xff68>
   15530:	ldr	r1, [pc, #560]	; 15768 <fputs@plt+0x10150>
   15534:	mov	r0, r9
   15538:	add	r1, pc, r1
   1553c:	bl	557c <strcmp@plt>
   15540:	cmp	r0, #0
   15544:	bne	15614 <fputs@plt+0xfffc>
   15548:	ldr	r2, [pc, #540]	; 1576c <fputs@plt+0x10154>
   1554c:	mov	r8, r0
   15550:	mov	sl, r0
   15554:	str	r0, [fp, #-96]	; 0xffffffa0
   15558:	add	r2, pc, r2
   1555c:	mov	r9, r0
   15560:	b	15104 <fputs@plt+0xfaec>
   15564:	bl	524c <__stack_chk_fail@plt>
   15568:	ldr	r2, [pc, #512]	; 15770 <fputs@plt+0x10158>
   1556c:	mov	sl, #1
   15570:	mov	r9, sl
   15574:	str	sl, [fp, #-96]	; 0xffffffa0
   15578:	add	r2, pc, r2
   1557c:	b	15104 <fputs@plt+0xfaec>
   15580:	ldr	r2, [pc, #492]	; 15774 <fputs@plt+0x1015c>
   15584:	mov	r8, r0
   15588:	str	r0, [fp, #-96]	; 0xffffffa0
   1558c:	mov	r9, r0
   15590:	add	r2, pc, r2
   15594:	mov	sl, #1
   15598:	b	15104 <fputs@plt+0xfaec>
   1559c:	bl	4d74c <fputs@plt+0x48134>
   155a0:	b	152f8 <fputs@plt+0xfce0>
   155a4:	ldr	r0, [pc, #460]	; 15778 <fputs@plt+0x10160>
   155a8:	movw	r2, #5438	; 0x153e
   155ac:	ldr	r1, [pc, #456]	; 1577c <fputs@plt+0x10164>
   155b0:	ldr	r3, [pc, #456]	; 15780 <fputs@plt+0x10168>
   155b4:	add	r0, pc, r0
   155b8:	add	r1, pc, r1
   155bc:	add	r3, pc, r3
   155c0:	bl	76e48 <fputs@plt+0x71830>
   155c4:	mov	r4, r0
   155c8:	mov	sp, r9
   155cc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   155d0:	cmp	r0, #0
   155d4:	beq	155dc <fputs@plt+0xffc4>
   155d8:	bl	74690 <fputs@plt+0x6f078>
   155dc:	mov	r0, r4
   155e0:	bl	54f8 <_Unwind_Resume@plt>
   155e4:	mov	r4, r0
   155e8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   155ec:	cmp	r0, #0
   155f0:	beq	155cc <fputs@plt+0xffb4>
   155f4:	bl	3a9b0 <fputs@plt+0x35398>
   155f8:	b	155cc <fputs@plt+0xffb4>
   155fc:	mov	r4, r0
   15600:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15604:	cmp	r0, #0
   15608:	beq	155e8 <fputs@plt+0xffd0>
   1560c:	bl	3a9b0 <fputs@plt+0x35398>
   15610:	b	155e8 <fputs@plt+0xffd0>
   15614:	ldr	r0, [pc, #360]	; 15784 <fputs@plt+0x1016c>
   15618:	movw	r2, #5485	; 0x156d
   1561c:	ldr	r1, [pc, #356]	; 15788 <fputs@plt+0x10170>
   15620:	sub	r7, fp, #68	; 0x44
   15624:	ldr	r3, [pc, #352]	; 1578c <fputs@plt+0x10174>
   15628:	add	r0, pc, r0
   1562c:	add	r1, pc, r1
   15630:	add	r3, pc, r3
   15634:	bl	76e48 <fputs@plt+0x71830>
   15638:	mov	r4, r0
   1563c:	mov	r0, r7
   15640:	bl	30414 <fputs@plt+0x2adfc>
   15644:	b	15600 <fputs@plt+0xffe8>
   15648:	mov	r4, r0
   1564c:	b	155cc <fputs@plt+0xffb4>
   15650:	andeq	fp, r9, r4, lsr #31
   15654:	andeq	r0, r0, r0, asr #8
   15658:	andeq	ip, r6, r8, asr #9
   1565c:	andeq	ip, r9, r0, ror #15
   15660:	andeq	ip, r9, r8, ror #15
   15664:	andeq	ip, r6, r0, lsl #9
   15668:	andeq	ip, r6, ip, asr r4
   1566c:	ldrdeq	sp, [r6], -ip
   15670:	ldrdeq	sp, [r6], -r0
   15674:	andeq	r2, r7, r8, lsr r5
   15678:	andeq	sp, r6, r8, lsr #11
   1567c:	muleq	r6, r8, r5
   15680:	andeq	ip, r9, r4, lsl r7
   15684:	andeq	ip, r9, r8, lsr r7
   15688:	andeq	ip, r9, r8, lsl #14
   1568c:	andeq	ip, r9, r7, lsr #13
   15690:	andeq	ip, r9, r0, lsr #4
   15694:	andeq	ip, r6, ip, ror #5
   15698:	andeq	r1, r7, r4, rrx
   1569c:	andeq	r1, r7, r8, lsr r0
   156a0:	andeq	ip, r9, ip, lsl r5
   156a4:	andeq	ip, r9, r0, asr #10
   156a8:	andeq	r1, r7, ip, lsl #18
   156ac:	strdeq	sp, [r6], -r0
   156b0:	ldrdeq	fp, [r6], -r8
   156b4:	muleq	r9, r4, r4
   156b8:			; <UNDEFINED> instruction: 0x0009c4b8
   156bc:	andeq	r1, r7, r8, lsl #21
   156c0:	andeq	ip, r6, r4, lsl #16
   156c4:	andeq	fp, r6, r8, asr #16
   156c8:	andeq	ip, r6, r8, lsr #1
   156cc:	muleq	r6, r8, r0
   156d0:	andeq	sp, r6, r8, lsl r2
   156d4:	andeq	sp, r6, ip, lsl #4
   156d8:	andeq	r2, r7, r4, ror r1
   156dc:	andeq	ip, r9, r4, lsr #7
   156e0:	andeq	sp, r6, r8, ror r1
   156e4:	andeq	fp, r6, r0, asr ip
   156e8:	strdeq	fp, [r6], -r0
   156ec:	andeq	fp, r6, ip, lsl ip
   156f0:	andeq	fp, r9, r4, lsl pc
   156f4:	strdeq	ip, [r9], -ip	; <UNPREDICTABLE>
   156f8:	andeq	r2, r7, ip, ror #12
   156fc:			; <UNDEFINED> instruction: 0x0009c2b8
   15700:	andeq	ip, r6, r0, lsr #10
   15704:	andeq	ip, r9, r8, ror r2
   15708:	strdeq	ip, [r6], -r0
   1570c:	muleq	r6, r8, r4
   15710:	andeq	ip, r9, r8, lsr #4
   15714:	andeq	ip, r9, lr, asr #3
   15718:	andeq	ip, r9, r4, lsr r1
   1571c:	andeq	ip, r9, r8, asr r1
   15720:	strdeq	ip, [r9], -ip	; <UNPREDICTABLE>
   15724:	andeq	ip, r9, r0, lsr #2
   15728:	andeq	ip, r6, r4, ror #28
   1572c:	andeq	ip, r6, r4, lsr lr
   15730:	andeq	ip, r9, r4, lsr #1
   15734:	andeq	ip, r9, r4, lsl #1
   15738:	andeq	ip, r9, r8, lsr #1
   1573c:	andeq	r1, r7, r8, lsl #13
   15740:	andeq	ip, r6, ip, lsr #29
   15744:	andeq	fp, r6, r8, asr #8
   15748:	andeq	ip, r9, r4, lsl r0
   1574c:	andeq	ip, r9, r8, lsr r0
   15750:	andeq	ip, r6, ip, lsl #27
   15754:	ldrdeq	ip, [r6], -r0
   15758:	ldrdeq	r1, [r7], -r8
   1575c:	muleq	r6, r4, r3
   15760:	andeq	ip, r6, r0, lsr sp
   15764:	andeq	ip, r6, r8, lsr #27
   15768:	muleq	r6, r8, sp
   1576c:	andeq	ip, r6, ip, lsl #26
   15770:	andeq	ip, r6, ip, asr #25
   15774:	andeq	ip, r6, r4, asr #25
   15778:	ldrdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   1577c:	andeq	fp, r6, r4, asr #5
   15780:			; <UNDEFINED> instruction: 0x000713b0
   15784:	andeq	ip, r6, r8, ror #6
   15788:	andeq	fp, r6, r0, asr r2
   1578c:	andeq	r1, r7, ip, lsr r3
   15790:	push	{r4, r5, r6, r7, lr}
   15794:	subs	r5, r1, #0
   15798:	sub	sp, sp, #12
   1579c:	mov	r6, r0
   157a0:	beq	1591c <fputs@plt+0x10304>
   157a4:	ldr	r0, [r5]
   157a8:	bl	bc2c <fputs@plt+0x6614>
   157ac:	mov	r4, r0
   157b0:	mov	r0, r6
   157b4:	mov	r1, r4
   157b8:	bl	bc7c <fputs@plt+0x6664>
   157bc:	cmp	r0, #0
   157c0:	blt	157f0 <fputs@plt+0x101d8>
   157c4:	ldr	r3, [pc, #368]	; 1593c <fputs@plt+0x10324>
   157c8:	ldr	r7, [pc, r3]
   157cc:	cmp	r7, #1
   157d0:	ble	157f8 <fputs@plt+0x101e0>
   157d4:	bl	4afc <geteuid@plt>
   157d8:	cmp	r0, #0
   157dc:	beq	157f8 <fputs@plt+0x101e0>
   157e0:	bl	77b7c <fputs@plt+0x72564>
   157e4:	cmp	r0, #2
   157e8:	mvnle	r0, #0
   157ec:	bgt	1588c <fputs@plt+0x10274>
   157f0:	add	sp, sp, #12
   157f4:	pop	{r4, r5, r6, r7, pc}
   157f8:	cmp	r4, #4
   157fc:	beq	1585c <fputs@plt+0x10244>
   15800:	cmp	r7, #1
   15804:	ble	15880 <fputs@plt+0x10268>
   15808:	sub	r3, r4, #2
   1580c:	cmp	r3, #2
   15810:	bls	15900 <fputs@plt+0x102e8>
   15814:	cmp	r3, #4
   15818:	bls	158ec <fputs@plt+0x102d4>
   1581c:	bl	4afc <geteuid@plt>
   15820:	cmp	r0, #0
   15824:	beq	1583c <fputs@plt+0x10224>
   15828:	sub	r2, r4, #3
   1582c:	sub	r3, r4, #7
   15830:	cmp	r3, #2
   15834:	cmphi	r2, #1
   15838:	bls	158c4 <fputs@plt+0x102ac>
   1583c:	mov	r1, r5
   15840:	mov	r0, r6
   15844:	bl	13bb4 <fputs@plt+0xe59c>
   15848:	subs	r5, r0, #0
   1584c:	beq	15910 <fputs@plt+0x102f8>
   15850:	mov	r0, r5
   15854:	add	sp, sp, #12
   15858:	pop	{r4, r5, r6, r7, pc}
   1585c:	ldr	r0, [r5, #4]
   15860:	cmp	r0, #0
   15864:	beq	15800 <fputs@plt+0x101e8>
   15868:	bl	6d300 <fputs@plt+0x67ce8>
   1586c:	cmp	r0, #0
   15870:	blt	157f0 <fputs@plt+0x101d8>
   15874:	ldr	r3, [pc, #196]	; 15940 <fputs@plt+0x10328>
   15878:	ldr	r7, [pc, r3]
   1587c:	b	15800 <fputs@plt+0x101e8>
   15880:	bne	1581c <fputs@plt+0x10204>
   15884:	sub	r3, r4, #2
   15888:	b	15814 <fputs@plt+0x101fc>
   1588c:	ldr	lr, [pc, #176]	; 15944 <fputs@plt+0x1032c>
   15890:	mov	r0, #3
   15894:	ldr	ip, [pc, #172]	; 15948 <fputs@plt+0x10330>
   15898:	mov	r1, #0
   1589c:	ldr	r2, [pc, #168]	; 1594c <fputs@plt+0x10334>
   158a0:	add	lr, pc, lr
   158a4:	add	ip, pc, ip
   158a8:	movw	r3, #2969	; 0xb99
   158ac:	add	r2, pc, r2
   158b0:	str	lr, [sp]
   158b4:	str	ip, [sp, #4]
   158b8:	bl	76de4 <fputs@plt+0x717cc>
   158bc:	mvn	r0, #0
   158c0:	b	157f0 <fputs@plt+0x101d8>
   158c4:	mov	r0, r6
   158c8:	mov	r1, r4
   158cc:	bl	e840 <fputs@plt+0x9228>
   158d0:	cmp	r0, #0
   158d4:	bge	157f0 <fputs@plt+0x101d8>
   158d8:	cmn	r0, #95	; 0x5f
   158dc:	beq	157f0 <fputs@plt+0x101d8>
   158e0:	cmn	r0, #115	; 0x73
   158e4:	bne	1583c <fputs@plt+0x10224>
   158e8:	b	157f0 <fputs@plt+0x101d8>
   158ec:	mov	r0, r6
   158f0:	mov	r1, r5
   158f4:	add	sp, sp, #12
   158f8:	pop	{r4, r5, r6, r7, lr}
   158fc:	b	d9c0 <fputs@plt+0x83a8>
   15900:	mov	r0, r4
   15904:	add	sp, sp, #12
   15908:	pop	{r4, r5, r6, r7, lr}
   1590c:	b	c47c <fputs@plt+0x6e64>
   15910:	mov	r0, r4
   15914:	bl	f384 <fputs@plt+0x9d6c>
   15918:	b	15850 <fputs@plt+0x10238>
   1591c:	ldr	r0, [pc, #44]	; 15950 <fputs@plt+0x10338>
   15920:	mov	r2, #2960	; 0xb90
   15924:	ldr	r1, [pc, #40]	; 15954 <fputs@plt+0x1033c>
   15928:	ldr	r3, [pc, #40]	; 15958 <fputs@plt+0x10340>
   1592c:	add	r0, pc, r0
   15930:	add	r1, pc, r1
   15934:	add	r3, pc, r3
   15938:	bl	76bb0 <fputs@plt+0x71598>
   1593c:	muleq	r9, ip, ip
   15940:	andeq	fp, r9, ip, ror #23
   15944:	andeq	sl, r6, r4, lsr #31
   15948:	andeq	ip, r6, ip, ror #4
   1594c:	ldrdeq	sl, [r6], -r0
   15950:	andeq	fp, r6, r4, ror r6
   15954:	andeq	sl, r6, ip, asr #30
   15958:	andeq	r1, r7, ip, asr r0
   1595c:	cmp	r0, #0
   15960:	push	{lr}		; (str lr, [sp, #-4]!)
   15964:	sub	sp, sp, #12
   15968:	beq	15994 <fputs@plt+0x1037c>
   1596c:	mov	r1, #0
   15970:	bl	13bb4 <fputs@plt+0xe59c>
   15974:	cmp	r0, #0
   15978:	blt	15994 <fputs@plt+0x1037c>
   1597c:	ldr	r3, [pc, #100]	; 159e8 <fputs@plt+0x103d0>
   15980:	ldr	r0, [pc, r3]
   15984:	bl	f384 <fputs@plt+0x9d6c>
   15988:	mov	r0, #0
   1598c:	add	sp, sp, #12
   15990:	pop	{pc}		; (ldr pc, [sp], #4)
   15994:	bl	d2d0 <fputs@plt+0x7cb8>
   15998:	cmp	r0, #0
   1599c:	bgt	1597c <fputs@plt+0x10364>
   159a0:	bl	77b7c <fputs@plt+0x72564>
   159a4:	cmp	r0, #2
   159a8:	mvnle	r0, #4
   159ac:	ble	1598c <fputs@plt+0x10374>
   159b0:	ldr	lr, [pc, #52]	; 159ec <fputs@plt+0x103d4>
   159b4:	mov	r0, #3
   159b8:	ldr	ip, [pc, #48]	; 159f0 <fputs@plt+0x103d8>
   159bc:	mov	r1, #0
   159c0:	ldr	r2, [pc, #44]	; 159f4 <fputs@plt+0x103dc>
   159c4:	add	lr, pc, lr
   159c8:	add	ip, pc, ip
   159cc:	movw	r3, #7500	; 0x1d4c
   159d0:	add	r2, pc, r2
   159d4:	str	lr, [sp]
   159d8:	str	ip, [sp, #4]
   159dc:	bl	76de4 <fputs@plt+0x717cc>
   159e0:	mvn	r0, #4
   159e4:	b	1598c <fputs@plt+0x10374>
   159e8:	andeq	fp, r9, ip, asr #13
   159ec:	andeq	r0, r7, r8, lsr #26
   159f0:	strdeq	ip, [r6], -r8
   159f4:	andeq	sl, r6, ip, lsr #29
   159f8:	ldr	r3, [pc, #2012]	; 161dc <fputs@plt+0x10bc4>
   159fc:	mov	ip, #0
   15a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a04:	add	r3, pc, r3
   15a08:	ldr	lr, [pc, #2000]	; 161e0 <fputs@plt+0x10bc8>
   15a0c:	sub	sp, sp, #156	; 0x9c
   15a10:	mov	r5, r1
   15a14:	add	r1, sp, #136	; 0x88
   15a18:	str	r1, [sp, #80]	; 0x50
   15a1c:	ldr	lr, [r3, lr]
   15a20:	add	r3, sp, #136	; 0x88
   15a24:	ldr	r2, [pc, #1976]	; 161e4 <fputs@plt+0x10bcc>
   15a28:	ldr	r1, [pc, #1976]	; 161e8 <fputs@plt+0x10bd0>
   15a2c:	add	r2, pc, r2
   15a30:	str	lr, [sp, #88]	; 0x58
   15a34:	str	r2, [sp]
   15a38:	add	r1, pc, r1
   15a3c:	str	ip, [sp, #12]
   15a40:	ldr	r2, [pc, #1956]	; 161ec <fputs@plt+0x10bd4>
   15a44:	ldr	lr, [lr]
   15a48:	str	r3, [sp, #4]
   15a4c:	add	r3, sp, #100	; 0x64
   15a50:	str	r3, [sp, #8]
   15a54:	add	r2, pc, r2
   15a58:	ldr	r3, [pc, #1936]	; 161f0 <fputs@plt+0x10bd8>
   15a5c:	str	lr, [sp, #148]	; 0x94
   15a60:	add	r3, pc, r3
   15a64:	str	ip, [sp, #136]	; 0x88
   15a68:	str	ip, [sp, #140]	; 0x8c
   15a6c:	str	ip, [sp, #144]	; 0x90
   15a70:	str	ip, [sp, #100]	; 0x64
   15a74:	str	ip, [sp, #124]	; 0x7c
   15a78:	str	ip, [sp, #128]	; 0x80
   15a7c:	bl	4a534 <fputs@plt+0x44f1c>
   15a80:	subs	r4, r0, #0
   15a84:	blt	15c44 <fputs@plt+0x1062c>
   15a88:	ldr	r2, [pc, #1892]	; 161f4 <fputs@plt+0x10bdc>
   15a8c:	mov	r1, #97	; 0x61
   15a90:	ldr	r0, [sp, #100]	; 0x64
   15a94:	add	r2, pc, r2
   15a98:	bl	3f800 <fputs@plt+0x3a1e8>
   15a9c:	cmp	r0, #0
   15aa0:	blt	15bbc <fputs@plt+0x105a4>
   15aa4:	ldr	fp, [pc, #1868]	; 161f8 <fputs@plt+0x10be0>
   15aa8:	add	r6, r5, #4
   15aac:	mov	sl, #0
   15ab0:	add	ip, sp, #132	; 0x84
   15ab4:	add	fp, pc, fp
   15ab8:	add	r1, sp, #104	; 0x68
   15abc:	add	r2, sp, #108	; 0x6c
   15ac0:	add	r3, sp, #112	; 0x70
   15ac4:	str	ip, [sp, #68]	; 0x44
   15ac8:	add	ip, sp, #116	; 0x74
   15acc:	str	r1, [sp, #48]	; 0x30
   15ad0:	add	r1, sp, #120	; 0x78
   15ad4:	str	r2, [sp, #56]	; 0x38
   15ad8:	add	r2, sp, #124	; 0x7c
   15adc:	str	r3, [sp, #60]	; 0x3c
   15ae0:	add	r3, sp, #128	; 0x80
   15ae4:	str	sl, [sp, #84]	; 0x54
   15ae8:	str	sl, [sp, #44]	; 0x2c
   15aec:	str	ip, [sp, #52]	; 0x34
   15af0:	str	r1, [sp, #64]	; 0x40
   15af4:	str	r2, [sp, #72]	; 0x48
   15af8:	str	r3, [sp, #76]	; 0x4c
   15afc:	add	r2, sp, #108	; 0x6c
   15b00:	add	r3, sp, #112	; 0x70
   15b04:	add	ip, sp, #116	; 0x74
   15b08:	str	r2, [sp]
   15b0c:	str	r3, [sp, #4]
   15b10:	mov	r1, fp
   15b14:	str	ip, [sp, #8]
   15b18:	add	r2, sp, #132	; 0x84
   15b1c:	add	ip, sp, #120	; 0x78
   15b20:	ldr	r0, [sp, #100]	; 0x64
   15b24:	add	r3, sp, #104	; 0x68
   15b28:	str	ip, [sp, #12]
   15b2c:	bl	40924 <fputs@plt+0x3b30c>
   15b30:	cmp	r0, #0
   15b34:	ble	15ba4 <fputs@plt+0x1058c>
   15b38:	add	r4, sp, #104	; 0x68
   15b3c:	mov	r0, r5
   15b40:	ldr	r7, [sp, #132]	; 0x84
   15b44:	ldm	r4, {r4, r8, r9}
   15b48:	bl	747a8 <fputs@plt+0x6f190>
   15b4c:	cmp	r0, #0
   15b50:	bne	15c04 <fputs@plt+0x105ec>
   15b54:	cmp	r4, #0
   15b58:	beq	16138 <fputs@plt+0x10b20>
   15b5c:	ldr	r1, [sp, #44]	; 0x2c
   15b60:	add	r0, sp, #124	; 0x7c
   15b64:	mov	r3, #16
   15b68:	add	r1, r1, #1
   15b6c:	str	r1, [sp, #44]	; 0x2c
   15b70:	ldr	r2, [sp, #44]	; 0x2c
   15b74:	add	r1, sp, #128	; 0x80
   15b78:	bl	6bfc8 <fputs@plt+0x669b0>
   15b7c:	cmp	r0, #0
   15b80:	beq	15cec <fputs@plt+0x106d4>
   15b84:	ldr	r2, [sp, #124]	; 0x7c
   15b88:	add	r3, r2, sl
   15b8c:	str	r7, [r2, sl]
   15b90:	add	sl, sl, #16
   15b94:	str	r4, [r3, #4]
   15b98:	str	r8, [r3, #8]
   15b9c:	str	r9, [r3, #12]
   15ba0:	b	15afc <fputs@plt+0x104e4>
   15ba4:	bne	15bbc <fputs@plt+0x105a4>
   15ba8:	ldr	r0, [sp, #100]	; 0x64
   15bac:	bl	3f228 <fputs@plt+0x39c10>
   15bb0:	subs	r1, r0, #0
   15bb4:	str	r1, [sp, #92]	; 0x5c
   15bb8:	bge	15c58 <fputs@plt+0x10640>
   15bbc:	bl	4d74c <fputs@plt+0x48134>
   15bc0:	mov	r4, r0
   15bc4:	ldr	r0, [sp, #124]	; 0x7c
   15bc8:	bl	4e5c <free@plt>
   15bcc:	ldr	r0, [sp, #100]	; 0x64
   15bd0:	cmp	r0, #0
   15bd4:	beq	15bdc <fputs@plt+0x105c4>
   15bd8:	bl	3a9b0 <fputs@plt+0x35398>
   15bdc:	add	r0, sp, #136	; 0x88
   15be0:	bl	30414 <fputs@plt+0x2adfc>
   15be4:	ldr	ip, [sp, #88]	; 0x58
   15be8:	ldr	r2, [sp, #148]	; 0x94
   15bec:	mov	r0, r4
   15bf0:	ldr	r3, [ip]
   15bf4:	cmp	r2, r3
   15bf8:	bne	161a8 <fputs@plt+0x10b90>
   15bfc:	add	sp, sp, #156	; 0x9c
   15c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c04:	cmp	r4, #0
   15c08:	beq	16138 <fputs@plt+0x10b20>
   15c0c:	cmp	r6, #0
   15c10:	beq	15b5c <fputs@plt+0x10544>
   15c14:	ldr	r3, [r5, #4]
   15c18:	cmp	r3, #0
   15c1c:	beq	15b5c <fputs@plt+0x10544>
   15c20:	mov	r0, r6
   15c24:	mov	r1, r4
   15c28:	mov	r2, #2
   15c2c:	bl	75038 <fputs@plt+0x6fa20>
   15c30:	cmp	r0, #0
   15c34:	bne	15b5c <fputs@plt+0x10544>
   15c38:	mov	ip, #1
   15c3c:	str	ip, [sp, #84]	; 0x54
   15c40:	b	15afc <fputs@plt+0x104e4>
   15c44:	bl	77b7c <fputs@plt+0x72564>
   15c48:	cmp	r0, #2
   15c4c:	bgt	15ca8 <fputs@plt+0x10690>
   15c50:	ldr	r0, [sp, #124]	; 0x7c
   15c54:	b	15bc8 <fputs@plt+0x105b0>
   15c58:	ldr	ip, [sp, #44]	; 0x2c
   15c5c:	ldr	r2, [sp, #124]	; 0x7c
   15c60:	adds	r3, ip, #0
   15c64:	movne	r3, #1
   15c68:	cmp	r2, #0
   15c6c:	str	r2, [sp, #52]	; 0x34
   15c70:	movne	r3, #0
   15c74:	cmp	r3, #0
   15c78:	bne	161ac <fputs@plt+0x10b94>
   15c7c:	ldr	r1, [sp, #44]	; 0x2c
   15c80:	cmp	r1, #0
   15c84:	bne	15d08 <fputs@plt+0x106f0>
   15c88:	ldr	r3, [pc, #1388]	; 161fc <fputs@plt+0x10be4>
   15c8c:	add	r3, pc, r3
   15c90:	ldrb	r3, [r3]
   15c94:	cmp	r3, #0
   15c98:	beq	15fc8 <fputs@plt+0x109b0>
   15c9c:	ldr	r0, [sp, #52]	; 0x34
   15ca0:	ldr	r4, [sp, #92]	; 0x5c
   15ca4:	b	15bc8 <fputs@plt+0x105b0>
   15ca8:	add	r0, sp, #136	; 0x88
   15cac:	mov	r1, r4
   15cb0:	bl	308e8 <fputs@plt+0x2b2d0>
   15cb4:	ldr	r2, [pc, #1348]	; 16200 <fputs@plt+0x10be8>
   15cb8:	mov	r1, #0
   15cbc:	ldr	ip, [pc, #1344]	; 16204 <fputs@plt+0x10bec>
   15cc0:	movw	r3, #2137	; 0x859
   15cc4:	add	r2, pc, r2
   15cc8:	str	r2, [sp, #4]
   15ccc:	ldr	r2, [pc, #1332]	; 16208 <fputs@plt+0x10bf0>
   15cd0:	add	ip, pc, ip
   15cd4:	str	r0, [sp, #8]
   15cd8:	mov	r0, #3
   15cdc:	str	ip, [sp]
   15ce0:	add	r2, pc, r2
   15ce4:	bl	76de4 <fputs@plt+0x717cc>
   15ce8:	b	15c50 <fputs@plt+0x10638>
   15cec:	ldr	r0, [pc, #1304]	; 1620c <fputs@plt+0x10bf4>
   15cf0:	movw	r1, #2154	; 0x86a
   15cf4:	ldr	r2, [pc, #1300]	; 16210 <fputs@plt+0x10bf8>
   15cf8:	add	r0, pc, r0
   15cfc:	add	r2, pc, r2
   15d00:	bl	76f1c <fputs@plt+0x71904>
   15d04:	b	15bc0 <fputs@plt+0x105a8>
   15d08:	ldr	r3, [pc, #1284]	; 16214 <fputs@plt+0x10bfc>
   15d0c:	add	r3, pc, r3
   15d10:	ldrb	r0, [r3]
   15d14:	cmp	r0, #0
   15d18:	beq	16124 <fputs@plt+0x10b0c>
   15d1c:	ldr	r1, [sp, #44]	; 0x2c
   15d20:	ldr	ip, [sp, #52]	; 0x34
   15d24:	ldr	r2, [sp, #52]	; 0x34
   15d28:	add	ip, ip, r1, lsl #4
   15d2c:	str	ip, [sp, #48]	; 0x30
   15d30:	cmp	r2, ip
   15d34:	bcs	15e1c <fputs@plt+0x10804>
   15d38:	ldr	r0, [r2, #4]
   15d3c:	ldr	r2, [r2]
   15d40:	cmp	r0, #0
   15d44:	beq	16168 <fputs@plt+0x10b50>
   15d48:	ldr	r3, [sp, #52]	; 0x34
   15d4c:	ldr	r4, [r3, #8]
   15d50:	cmp	r4, #0
   15d54:	beq	16168 <fputs@plt+0x10b50>
   15d58:	ldr	sl, [r3, #12]
   15d5c:	cmp	sl, #0
   15d60:	beq	16168 <fputs@plt+0x10b50>
   15d64:	mov	r8, #4
   15d68:	movw	r5, #52429	; 0xcccd
   15d6c:	movt	r5, #52428	; 0xcccc
   15d70:	mov	r6, r3
   15d74:	mov	r7, r8
   15d78:	mov	r9, #5
   15d7c:	mov	fp, #3
   15d80:	mov	r3, r2
   15d84:	umull	r2, r3, r5, r3
   15d88:	mov	r2, #1
   15d8c:	lsrs	r3, r3, #3
   15d90:	beq	15da4 <fputs@plt+0x1078c>
   15d94:	umull	ip, r3, r5, r3
   15d98:	add	r2, r2, #1
   15d9c:	lsrs	r3, r3, #3
   15da0:	bne	15d94 <fputs@plt+0x1077c>
   15da4:	cmp	fp, r2
   15da8:	movcc	fp, r2
   15dac:	bl	4fc4 <strlen@plt>
   15db0:	cmp	r7, r0
   15db4:	movcc	r7, r0
   15db8:	mov	r0, r4
   15dbc:	bl	4fc4 <strlen@plt>
   15dc0:	cmp	r8, r0
   15dc4:	movcc	r8, r0
   15dc8:	mov	r0, sl
   15dcc:	bl	4fc4 <strlen@plt>
   15dd0:	ldr	r2, [sp, #48]	; 0x30
   15dd4:	add	r1, r6, #16
   15dd8:	cmp	r9, r0
   15ddc:	movcc	r9, r0
   15de0:	cmp	r2, r1
   15de4:	bls	15e2c <fputs@plt+0x10814>
   15de8:	ldr	r0, [r6, #20]
   15dec:	ldr	r3, [r6, #16]
   15df0:	cmp	r0, #0
   15df4:	beq	16168 <fputs@plt+0x10b50>
   15df8:	ldr	ip, [r6, #24]
   15dfc:	cmp	ip, #0
   15e00:	beq	16168 <fputs@plt+0x10b50>
   15e04:	ldr	sl, [r1, #12]
   15e08:	cmp	sl, #0
   15e0c:	beq	16168 <fputs@plt+0x10b50>
   15e10:	mov	r6, r1
   15e14:	mov	r4, ip
   15e18:	b	15d84 <fputs@plt+0x1076c>
   15e1c:	mov	r8, #4
   15e20:	mov	r9, #5
   15e24:	mov	r7, r8
   15e28:	mov	fp, #3
   15e2c:	ldr	r3, [pc, #996]	; 16218 <fputs@plt+0x10c00>
   15e30:	add	r3, pc, r3
   15e34:	ldrb	r3, [r3]
   15e38:	cmp	r3, #0
   15e3c:	movne	ip, #0
   15e40:	strne	ip, [sp, #56]	; 0x38
   15e44:	beq	160c8 <fputs@plt+0x10ab0>
   15e48:	ldr	r3, [pc, #972]	; 1621c <fputs@plt+0x10c04>
   15e4c:	add	r3, pc, r3
   15e50:	ldrb	r3, [r3]
   15e54:	cmp	r3, #0
   15e58:	beq	16078 <fputs@plt+0x10a60>
   15e5c:	ldr	r3, [sp, #52]	; 0x34
   15e60:	ldr	ip, [sp, #48]	; 0x30
   15e64:	cmp	r3, ip
   15e68:	bcs	15fac <fputs@plt+0x10994>
   15e6c:	ldr	r2, [sp, #52]	; 0x34
   15e70:	ldr	r1, [pc, #936]	; 16220 <fputs@plt+0x10c08>
   15e74:	ldr	r5, [pc, #936]	; 16224 <fputs@plt+0x10c0c>
   15e78:	add	r4, r2, #16
   15e7c:	add	r1, pc, r1
   15e80:	ldr	r3, [pc, #928]	; 16228 <fputs@plt+0x10c10>
   15e84:	str	r1, [sp, #60]	; 0x3c
   15e88:	add	r5, pc, r5
   15e8c:	ldr	ip, [pc, #920]	; 1622c <fputs@plt+0x10c14>
   15e90:	add	r3, pc, r3
   15e94:	ldr	r1, [pc, #916]	; 16230 <fputs@plt+0x10c18>
   15e98:	ldr	r2, [pc, #916]	; 16234 <fputs@plt+0x10c1c>
   15e9c:	add	ip, pc, ip
   15ea0:	add	r1, pc, r1
   15ea4:	str	fp, [sp, #52]	; 0x34
   15ea8:	add	r2, pc, r2
   15eac:	str	r3, [sp, #64]	; 0x40
   15eb0:	str	ip, [sp, #68]	; 0x44
   15eb4:	mov	fp, r5
   15eb8:	str	r1, [sp, #72]	; 0x48
   15ebc:	str	r2, [sp, #76]	; 0x4c
   15ec0:	b	15f34 <fputs@plt+0x1091c>
   15ec4:	ldr	r1, [sp, #56]	; 0x38
   15ec8:	cmp	r1, #0
   15ecc:	ldreq	r3, [r4, #-16]
   15ed0:	bne	15f88 <fputs@plt+0x10970>
   15ed4:	ldr	r2, [r4, #-12]
   15ed8:	mov	sl, #0
   15edc:	str	r2, [sp, #8]
   15ee0:	mov	r0, #1
   15ee4:	stm	sp, {r5, r7}
   15ee8:	str	r6, [sp, #12]
   15eec:	str	r8, [sp, #16]
   15ef0:	ldr	r1, [r4, #-8]
   15ef4:	str	r5, [sp, #24]
   15ef8:	str	r9, [sp, #28]
   15efc:	str	r1, [sp, #20]
   15f00:	ldr	ip, [r4, #-4]
   15f04:	ldr	r1, [pc, #812]	; 16238 <fputs@plt+0x10c20>
   15f08:	ldr	r2, [sp, #52]	; 0x34
   15f0c:	str	r6, [sp, #36]	; 0x24
   15f10:	add	r1, pc, r1
   15f14:	str	ip, [sp, #32]
   15f18:	bl	4c94 <__printf_chk@plt>
   15f1c:	mov	r0, sl
   15f20:	bl	4e5c <free@plt>
   15f24:	ldr	r2, [sp, #48]	; 0x30
   15f28:	cmp	r2, r4
   15f2c:	add	r4, r4, #16
   15f30:	bls	15fac <fputs@plt+0x10994>
   15f34:	ldr	r0, [r4, #-4]
   15f38:	ldr	r1, [sp, #60]	; 0x3c
   15f3c:	bl	557c <strcmp@plt>
   15f40:	cmp	r0, #0
   15f44:	movne	r6, fp
   15f48:	movne	r5, fp
   15f4c:	bne	15ec4 <fputs@plt+0x108ac>
   15f50:	bl	6e34c <fputs@plt+0x68d34>
   15f54:	ldr	r5, [sp, #72]	; 0x48
   15f58:	cmp	r0, #0
   15f5c:	ldr	r3, [sp, #76]	; 0x4c
   15f60:	movne	r5, r3
   15f64:	bl	6e34c <fputs@plt+0x68d34>
   15f68:	ldr	r6, [sp, #64]	; 0x40
   15f6c:	cmp	r0, #0
   15f70:	ldr	ip, [sp, #68]	; 0x44
   15f74:	ldr	r1, [sp, #56]	; 0x38
   15f78:	movne	r6, ip
   15f7c:	cmp	r1, #0
   15f80:	ldreq	r3, [r4, #-16]
   15f84:	beq	15ed4 <fputs@plt+0x108bc>
   15f88:	ldr	r0, [r4, #-12]
   15f8c:	mov	r1, r7
   15f90:	mov	r2, #33	; 0x21
   15f94:	bl	6ad4c <fputs@plt+0x65734>
   15f98:	subs	sl, r0, #0
   15f9c:	ldr	r3, [r4, #-16]
   15fa0:	movne	r2, sl
   15fa4:	bne	15edc <fputs@plt+0x108c4>
   15fa8:	b	15ed4 <fputs@plt+0x108bc>
   15fac:	ldr	r3, [pc, #648]	; 1623c <fputs@plt+0x10c24>
   15fb0:	add	r3, pc, r3
   15fb4:	ldrb	r3, [r3]
   15fb8:	cmp	r3, #0
   15fbc:	beq	16028 <fputs@plt+0x10a10>
   15fc0:	ldr	r4, [sp, #92]	; 0x5c
   15fc4:	b	15c50 <fputs@plt+0x10638>
   15fc8:	bl	6e34c <fputs@plt+0x68d34>
   15fcc:	ldr	r4, [pc, #620]	; 16240 <fputs@plt+0x10c28>
   15fd0:	cmp	r0, #0
   15fd4:	add	r4, pc, r4
   15fd8:	ldreq	r4, [pc, #612]	; 16244 <fputs@plt+0x10c2c>
   15fdc:	addeq	r4, pc, r4
   15fe0:	bl	6e34c <fputs@plt+0x68d34>
   15fe4:	ldr	r2, [pc, #604]	; 16248 <fputs@plt+0x10c30>
   15fe8:	cmp	r0, #0
   15fec:	add	r2, pc, r2
   15ff0:	ldreq	r2, [pc, #596]	; 1624c <fputs@plt+0x10c34>
   15ff4:	addeq	r2, pc, r2
   15ff8:	ldr	r3, [sp, #84]	; 0x54
   15ffc:	cmp	r3, #0
   16000:	bne	1612c <fputs@plt+0x10b14>
   16004:	ldr	r3, [pc, #580]	; 16250 <fputs@plt+0x10c38>
   16008:	add	r3, pc, r3
   1600c:	ldr	r1, [pc, #576]	; 16254 <fputs@plt+0x10c3c>
   16010:	mov	r0, #1
   16014:	str	r2, [sp]
   16018:	mov	r2, r4
   1601c:	add	r1, pc, r1
   16020:	bl	4c94 <__printf_chk@plt>
   16024:	b	15fc0 <fputs@plt+0x109a8>
   16028:	bl	6e34c <fputs@plt+0x68d34>
   1602c:	ldr	r4, [pc, #548]	; 16258 <fputs@plt+0x10c40>
   16030:	cmp	r0, #0
   16034:	add	r4, pc, r4
   16038:	ldreq	r4, [pc, #540]	; 1625c <fputs@plt+0x10c44>
   1603c:	addeq	r4, pc, r4
   16040:	bl	6e34c <fputs@plt+0x68d34>
   16044:	ldr	r3, [pc, #532]	; 16260 <fputs@plt+0x10c48>
   16048:	cmp	r0, #0
   1604c:	add	r3, pc, r3
   16050:	ldreq	r3, [pc, #524]	; 16264 <fputs@plt+0x10c4c>
   16054:	addeq	r3, pc, r3
   16058:	ldr	r1, [pc, #520]	; 16268 <fputs@plt+0x10c50>
   1605c:	mov	r2, r4
   16060:	str	r3, [sp]
   16064:	mov	r0, #1
   16068:	ldr	r3, [sp, #44]	; 0x2c
   1606c:	add	r1, pc, r1
   16070:	bl	4c94 <__printf_chk@plt>
   16074:	b	15fc0 <fputs@plt+0x109a8>
   16078:	ldr	r1, [pc, #492]	; 1626c <fputs@plt+0x10c54>
   1607c:	mov	r0, #1
   16080:	ldr	r3, [pc, #488]	; 16270 <fputs@plt+0x10c58>
   16084:	mov	r2, fp
   16088:	add	r1, pc, r1
   1608c:	ldr	ip, [pc, #480]	; 16274 <fputs@plt+0x10c5c>
   16090:	add	r3, pc, r3
   16094:	str	r1, [sp, #12]
   16098:	str	r3, [sp, #20]
   1609c:	add	ip, pc, ip
   160a0:	ldr	r1, [pc, #464]	; 16278 <fputs@plt+0x10c60>
   160a4:	ldr	r3, [pc, #464]	; 1627c <fputs@plt+0x10c64>
   160a8:	str	r7, [sp]
   160ac:	add	r1, pc, r1
   160b0:	str	r8, [sp, #8]
   160b4:	add	r3, pc, r3
   160b8:	str	r9, [sp, #16]
   160bc:	str	ip, [sp, #4]
   160c0:	bl	4c94 <__printf_chk@plt>
   160c4:	b	15e5c <fputs@plt+0x10844>
   160c8:	add	r4, r7, r8
   160cc:	add	r4, r4, #2
   160d0:	add	r4, r4, r9
   160d4:	add	r4, r4, fp
   160d8:	bl	68ca0 <fputs@plt+0x63688>
   160dc:	cmp	r4, r0
   160e0:	movls	r1, #0
   160e4:	strls	r1, [sp, #56]	; 0x38
   160e8:	bls	15e48 <fputs@plt+0x10830>
   160ec:	bl	68ca0 <fputs@plt+0x63688>
   160f0:	add	r2, r8, r9
   160f4:	movw	r3, #65533	; 0xfffd
   160f8:	movt	r3, #65535	; 0xffff
   160fc:	rsb	r0, fp, r0
   16100:	rsb	r3, r2, r3
   16104:	add	r7, r3, r0
   16108:	cmp	r7, #32
   1610c:	movls	r3, #1
   16110:	movhi	r2, #1
   16114:	strls	r3, [sp, #56]	; 0x38
   16118:	movls	r7, #33	; 0x21
   1611c:	strhi	r2, [sp, #56]	; 0x38
   16120:	b	15e48 <fputs@plt+0x10830>
   16124:	bl	7863c <fputs@plt+0x73024>
   16128:	b	15d1c <fputs@plt+0x10704>
   1612c:	ldr	r3, [pc, #332]	; 16280 <fputs@plt+0x10c68>
   16130:	add	r3, pc, r3
   16134:	b	1600c <fputs@plt+0x109f4>
   16138:	bl	5628 <fputs@plt+0x10>
   1613c:	mov	r4, r0
   16140:	ldr	r0, [sp, #124]	; 0x7c
   16144:	bl	4e5c <free@plt>
   16148:	ldr	r0, [sp, #100]	; 0x64
   1614c:	cmp	r0, #0
   16150:	beq	16158 <fputs@plt+0x10b40>
   16154:	bl	3a9b0 <fputs@plt+0x35398>
   16158:	add	r0, sp, #136	; 0x88
   1615c:	bl	30414 <fputs@plt+0x2adfc>
   16160:	mov	r0, r4
   16164:	bl	54f8 <_Unwind_Resume@plt>
   16168:	ldr	r0, [pc, #276]	; 16284 <fputs@plt+0x10c6c>
   1616c:	movw	r2, #2067	; 0x813
   16170:	ldr	r1, [pc, #272]	; 16288 <fputs@plt+0x10c70>
   16174:	ldr	r3, [pc, #272]	; 1628c <fputs@plt+0x10c74>
   16178:	add	r0, pc, r0
   1617c:	add	r1, pc, r1
   16180:	add	r3, pc, r3
   16184:	bl	76bb0 <fputs@plt+0x71598>
   16188:	mov	r3, r0
   1618c:	mov	sl, #0
   16190:	mov	r0, sl
   16194:	mov	r4, r3
   16198:	bl	4e5c <free@plt>
   1619c:	b	16140 <fputs@plt+0x10b28>
   161a0:	mov	r4, r0
   161a4:	b	16158 <fputs@plt+0x10b40>
   161a8:	bl	524c <__stack_chk_fail@plt>
   161ac:	ldr	r0, [pc, #220]	; 16290 <fputs@plt+0x10c78>
   161b0:	movw	r2, #2046	; 0x7fe
   161b4:	ldr	r1, [pc, #216]	; 16294 <fputs@plt+0x10c7c>
   161b8:	ldr	r3, [pc, #216]	; 16298 <fputs@plt+0x10c80>
   161bc:	add	r0, pc, r0
   161c0:	add	r1, pc, r1
   161c4:	add	r3, pc, r3
   161c8:	bl	76bb0 <fputs@plt+0x71598>
   161cc:	mov	r3, r0
   161d0:	b	16190 <fputs@plt+0x10b78>
   161d4:	b	16188 <fputs@plt+0x10b70>
   161d8:	b	16188 <fputs@plt+0x10b70>
   161dc:	andeq	fp, r9, r4, ror r1
   161e0:	andeq	r0, r0, r0, asr #8
   161e4:	andeq	ip, r6, r4, asr #21
   161e8:	andeq	fp, r6, r0, ror #3
   161ec:	strdeq	fp, [r6], -r4
   161f0:	andeq	fp, r6, r4, lsl #6
   161f4:	andeq	ip, r6, r0, lsl #21
   161f8:	andeq	ip, r6, r0, ror #20
   161fc:	andeq	fp, r9, r1, lsl r8
   16200:	andeq	ip, r6, r8, lsr r8
   16204:	andeq	r0, r7, r4, lsr #17
   16208:	muleq	r6, ip, fp
   1620c:	andeq	sl, r6, r4, lsl #23
   16210:	andeq	r0, r7, r8, ror r8
   16214:	muleq	r9, r0, r7
   16218:	andeq	fp, r9, r9, asr r6
   1621c:	andeq	fp, r9, r1, asr r6
   16220:	andeq	sl, r6, r0, lsr #30
   16224:	strdeq	r4, [r7], -r8
   16228:	strdeq	r4, [r7], -r0
   1622c:	andeq	fp, r6, r8, ror #10
   16230:	andeq	r4, r7, r0, ror #11
   16234:	andeq	fp, r6, r0, ror r5
   16238:	andeq	ip, r6, ip, ror #12
   1623c:	andeq	fp, r9, sp, ror #9
   16240:	andeq	ip, r6, ip, lsl #10
   16244:	andeq	r4, r7, r4, lsr #9
   16248:	andeq	fp, r6, r8, lsl r4
   1624c:	andeq	r4, r7, ip, lsl #9
   16250:	muleq	r6, r4, sp
   16254:	andeq	ip, r6, r4, lsl r5
   16258:	andeq	fp, r6, r4, ror #7
   1625c:	andeq	r4, r7, r4, asr #8
   16260:			; <UNDEFINED> instruction: 0x0006b3b8
   16264:	andeq	r4, r7, ip, lsr #8
   16268:	andeq	ip, r6, ip, lsr #10
   1626c:	andeq	lr, r7, r8, asr r1
   16270:			; <UNDEFINED> instruction: 0x0006babc
   16274:	andeq	fp, r6, r4, ror #7
   16278:			; <UNDEFINED> instruction: 0x0006c4b8
   1627c:	andeq	ip, r6, r4, asr #9
   16280:			; <UNDEFINED> instruction: 0x0006c3b8
   16284:	andeq	ip, r6, ip, asr #7
   16288:	andeq	sl, r6, r0, lsl #14
   1628c:	andeq	sl, r6, ip, ror r5
   16290:	andeq	ip, r6, r4, ror #6
   16294:			; <UNDEFINED> instruction: 0x0006a6bc
   16298:	andeq	sl, r6, r8, lsr r5
   1629c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162a0:	sub	sp, sp, #92	; 0x5c
   162a4:	ldr	ip, [pc, #1636]	; 16910 <fputs@plt+0x112f8>
   162a8:	cmp	r0, #0
   162ac:	str	r0, [sp, #44]	; 0x2c
   162b0:	mov	r4, r3
   162b4:	ldr	r0, [pc, #1624]	; 16914 <fputs@plt+0x112fc>
   162b8:	add	ip, pc, ip
   162bc:	str	r1, [sp, #36]	; 0x24
   162c0:	mov	fp, r2
   162c4:	mov	r3, ip
   162c8:	ldr	r0, [ip, r0]
   162cc:	ldr	r3, [r0]
   162d0:	str	r0, [sp, #32]
   162d4:	str	r3, [sp, #84]	; 0x54
   162d8:	beq	16844 <fputs@plt+0x1122c>
   162dc:	ldr	r2, [sp, #36]	; 0x24
   162e0:	cmp	r2, #0
   162e4:	beq	16824 <fputs@plt+0x1120c>
   162e8:	cmp	r4, #0
   162ec:	beq	16864 <fputs@plt+0x1124c>
   162f0:	mov	r0, r4
   162f4:	bl	74ec0 <fputs@plt+0x6f8a8>
   162f8:	cmp	r0, #0
   162fc:	blt	16708 <fputs@plt+0x110f0>
   16300:	ldr	r0, [sp, #36]	; 0x24
   16304:	mov	r3, #0
   16308:	str	r3, [sp, #72]	; 0x48
   1630c:	str	r3, [sp, #76]	; 0x4c
   16310:	str	r3, [sp, #80]	; 0x50
   16314:	str	r3, [sp, #60]	; 0x3c
   16318:	str	r3, [sp, #64]	; 0x40
   1631c:	bl	7c458 <fputs@plt+0x76e40>
   16320:	subs	sl, r0, #0
   16324:	beq	16744 <fputs@plt+0x1112c>
   16328:	ldr	r1, [pc, #1512]	; 16918 <fputs@plt+0x11300>
   1632c:	add	r9, sp, #72	; 0x48
   16330:	ldr	r3, [pc, #1508]	; 1691c <fputs@plt+0x11304>
   16334:	add	r1, pc, r1
   16338:	ldr	r2, [pc, #1504]	; 16920 <fputs@plt+0x11308>
   1633c:	add	r3, pc, r3
   16340:	str	r1, [sp, #12]
   16344:	str	r3, [sp, #16]
   16348:	add	r3, sp, #60	; 0x3c
   1634c:	ldr	r1, [pc, #1488]	; 16924 <fputs@plt+0x1130c>
   16350:	add	r2, pc, r2
   16354:	str	r3, [sp, #8]
   16358:	ldr	r3, [pc, #1480]	; 16928 <fputs@plt+0x11310>
   1635c:	add	r1, pc, r1
   16360:	str	r2, [sp]
   16364:	mov	r2, sl
   16368:	ldr	r0, [sp, #44]	; 0x2c
   1636c:	add	r3, pc, r3
   16370:	str	r9, [sp, #4]
   16374:	bl	4a534 <fputs@plt+0x44f1c>
   16378:	subs	r5, r0, #0
   1637c:	blt	16478 <fputs@plt+0x10e60>
   16380:	ldr	r2, [pc, #1444]	; 1692c <fputs@plt+0x11314>
   16384:	mov	r1, #97	; 0x61
   16388:	ldr	r0, [sp, #60]	; 0x3c
   1638c:	add	r2, pc, r2
   16390:	bl	3f800 <fputs@plt+0x3a1e8>
   16394:	cmp	r0, #0
   16398:	blt	167dc <fputs@plt+0x111c4>
   1639c:	ldr	r5, [pc, #1420]	; 16930 <fputs@plt+0x11318>
   163a0:	ldr	r6, [pc, #1420]	; 16934 <fputs@plt+0x1131c>
   163a4:	ldr	r7, [pc, #1420]	; 16938 <fputs@plt+0x11320>
   163a8:	add	r5, pc, r5
   163ac:	ldr	r8, [pc, #1416]	; 1693c <fputs@plt+0x11324>
   163b0:	add	r6, pc, r6
   163b4:	ldr	r1, [pc, #1412]	; 16940 <fputs@plt+0x11328>
   163b8:	add	r7, pc, r7
   163bc:	ldr	r2, [pc, #1408]	; 16944 <fputs@plt+0x1132c>
   163c0:	add	r8, pc, r8
   163c4:	add	r1, pc, r1
   163c8:	str	r1, [sp, #28]
   163cc:	add	r2, pc, r2
   163d0:	str	r2, [sp, #40]	; 0x28
   163d4:	b	163f8 <fputs@plt+0x10de0>
   163d8:	ldr	r1, [sp, #40]	; 0x28
   163dc:	bl	40a3c <fputs@plt+0x3b424>
   163e0:	cmp	r0, #0
   163e4:	blt	16728 <fputs@plt+0x11110>
   163e8:	ldr	r0, [sp, #60]	; 0x3c
   163ec:	bl	3f228 <fputs@plt+0x39c10>
   163f0:	cmp	r0, #0
   163f4:	blt	16728 <fputs@plt+0x11110>
   163f8:	ldr	r0, [sp, #60]	; 0x3c
   163fc:	mov	r1, #101	; 0x65
   16400:	mov	r2, r5
   16404:	bl	3f800 <fputs@plt+0x3a1e8>
   16408:	cmp	r0, #0
   1640c:	ble	167d8 <fputs@plt+0x111c0>
   16410:	ldr	r0, [sp, #60]	; 0x3c
   16414:	mov	r1, r6
   16418:	add	r2, sp, #68	; 0x44
   1641c:	bl	40924 <fputs@plt+0x3b30c>
   16420:	cmp	r0, #0
   16424:	blt	16728 <fputs@plt+0x11110>
   16428:	ldr	r3, [r8]
   1642c:	ldr	r1, [sp, #68]	; 0x44
   16430:	ldr	r0, [r7, r3, lsl #2]
   16434:	bl	69360 <fputs@plt+0x63d48>
   16438:	cmp	r0, #0
   1643c:	ldr	r0, [sp, #60]	; 0x3c
   16440:	beq	163d8 <fputs@plt+0x10dc0>
   16444:	mov	r1, #118	; 0x76
   16448:	ldr	r2, [sp, #28]
   1644c:	bl	3f800 <fputs@plt+0x3a1e8>
   16450:	cmp	r0, #0
   16454:	blt	16728 <fputs@plt+0x11110>
   16458:	ldr	r0, [sp, #60]	; 0x3c
   1645c:	add	r1, sp, #64	; 0x40
   16460:	bl	41f08 <fputs@plt+0x3c8f0>
   16464:	cmp	r0, #0
   16468:	blt	16728 <fputs@plt+0x11110>
   1646c:	ldr	r0, [sp, #60]	; 0x3c
   16470:	bl	3f228 <fputs@plt+0x39c10>
   16474:	b	163e0 <fputs@plt+0x10dc8>
   16478:	bl	77b7c <fputs@plt+0x72564>
   1647c:	cmp	r0, #2
   16480:	bgt	1678c <fputs@plt+0x11174>
   16484:	mov	r6, #0
   16488:	mov	r0, sl
   1648c:	bl	4e5c <free@plt>
   16490:	ldr	r0, [sp, #64]	; 0x40
   16494:	cmp	r0, #0
   16498:	beq	164a0 <fputs@plt+0x10e88>
   1649c:	bl	74690 <fputs@plt+0x6f078>
   164a0:	ldr	r0, [sp, #60]	; 0x3c
   164a4:	cmp	r0, #0
   164a8:	beq	164b0 <fputs@plt+0x10e98>
   164ac:	bl	3a9b0 <fputs@plt+0x35398>
   164b0:	mov	r0, r9
   164b4:	bl	30414 <fputs@plt+0x2adfc>
   164b8:	cmp	r5, #0
   164bc:	blt	1668c <fputs@plt+0x11074>
   164c0:	mov	r0, r6
   164c4:	bl	747a8 <fputs@plt+0x6f190>
   164c8:	subs	r1, r0, #0
   164cc:	beq	1666c <fputs@plt+0x11054>
   164d0:	cmp	r6, #0
   164d4:	beq	168f4 <fputs@plt+0x112dc>
   164d8:	ldr	r3, [pc, #1128]	; 16948 <fputs@plt+0x11330>
   164dc:	mov	r0, r6
   164e0:	mov	r2, #4
   164e4:	add	r3, pc, r3
   164e8:	bl	4a9c <qsort@plt>
   164ec:	ldr	r8, [r6]
   164f0:	cmp	r8, #0
   164f4:	beq	16674 <fputs@plt+0x1105c>
   164f8:	ldr	r3, [pc, #1100]	; 1694c <fputs@plt+0x11334>
   164fc:	mov	r5, r6
   16500:	ldr	ip, [sp, #128]	; 0x80
   16504:	ldr	sl, [pc, #1092]	; 16950 <fputs@plt+0x11338>
   16508:	add	r3, pc, r3
   1650c:	ldr	lr, [pc, #1088]	; 16954 <fputs@plt+0x1133c>
   16510:	add	r9, r3, #136	; 0x88
   16514:	ldr	r1, [pc, #1084]	; 16958 <fputs@plt+0x11340>
   16518:	lsl	r7, ip, #1
   1651c:	ldr	r2, [pc, #1080]	; 1695c <fputs@plt+0x11344>
   16520:	add	lr, pc, lr
   16524:	add	r1, pc, r1
   16528:	add	sl, pc, sl
   1652c:	add	r2, pc, r2
   16530:	str	lr, [sp, #28]
   16534:	str	r1, [sp, #40]	; 0x28
   16538:	str	r2, [sp, #48]	; 0x30
   1653c:	b	16558 <fputs@plt+0x10f40>
   16540:	adds	r3, r5, #4
   16544:	beq	16674 <fputs@plt+0x1105c>
   16548:	ldr	r8, [r5, #4]
   1654c:	cmp	r8, #0
   16550:	beq	16674 <fputs@plt+0x1105c>
   16554:	mov	r5, r3
   16558:	ldr	r0, [r4]
   1655c:	mov	r1, r8
   16560:	bl	745c0 <fputs@plt+0x6efa8>
   16564:	cmp	r0, #0
   16568:	beq	165d8 <fputs@plt+0x10fc0>
   1656c:	ldr	r3, [pc, #1004]	; 16960 <fputs@plt+0x11348>
   16570:	add	r3, pc, r3
   16574:	ldrb	r3, [r3]
   16578:	cmp	r3, #0
   1657c:	bne	16540 <fputs@plt+0x10f28>
   16580:	ldr	r2, [r5, #4]
   16584:	add	r1, fp, #1
   16588:	ldr	r0, [pc, #980]	; 16964 <fputs@plt+0x1134c>
   1658c:	mov	r3, #1
   16590:	cmp	r2, #0
   16594:	moveq	r2, r7
   16598:	orrne	r2, r7, #1
   1659c:	add	r0, pc, r0
   165a0:	bl	ace4 <fputs@plt+0x56cc>
   165a4:	cmp	r0, #0
   165a8:	bge	16540 <fputs@plt+0x10f28>
   165ac:	mov	r5, r0
   165b0:	mov	r0, r6
   165b4:	bl	74690 <fputs@plt+0x6f078>
   165b8:	ldr	r1, [sp, #32]
   165bc:	mov	r0, r5
   165c0:	ldr	r2, [sp, #84]	; 0x54
   165c4:	ldr	r3, [r1]
   165c8:	cmp	r2, r3
   165cc:	bne	16820 <fputs@plt+0x11208>
   165d0:	add	sp, sp, #92	; 0x5c
   165d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165d8:	ldrb	r3, [sl]
   165dc:	cmp	r3, #0
   165e0:	beq	16698 <fputs@plt+0x11080>
   165e4:	ldr	r1, [pc, #892]	; 16968 <fputs@plt+0x11350>
   165e8:	mov	r0, #1
   165ec:	add	r1, pc, r1
   165f0:	bl	4c94 <__printf_chk@plt>
   165f4:	ldr	r3, [r5, #4]
   165f8:	mov	r1, fp
   165fc:	ldr	r0, [r5]
   16600:	rsbs	r3, r3, #1
   16604:	ldr	r2, [sp, #128]	; 0x80
   16608:	movcc	r3, #0
   1660c:	bl	ace4 <fputs@plt+0x56cc>
   16610:	cmp	r0, #0
   16614:	blt	165ac <fputs@plt+0x10f94>
   16618:	ldr	r3, [pc, #844]	; 1696c <fputs@plt+0x11354>
   1661c:	ldr	r8, [r5]
   16620:	add	r3, pc, r3
   16624:	ldrb	r3, [r3]
   16628:	cmp	r3, #0
   1662c:	bne	16640 <fputs@plt+0x11028>
   16630:	mov	r0, r8
   16634:	bl	7c54c <fputs@plt+0x76f34>
   16638:	cmp	r0, #3
   1663c:	bne	16540 <fputs@plt+0x10f28>
   16640:	ldr	r3, [r5, #4]
   16644:	mov	r1, r8
   16648:	ldr	r0, [sp, #44]	; 0x2c
   1664c:	add	r2, fp, #1
   16650:	cmp	r3, #0
   16654:	moveq	r3, r7
   16658:	orrne	r3, r7, #1
   1665c:	str	r3, [sp]
   16660:	mov	r3, r4
   16664:	bl	1629c <fputs@plt+0x10c84>
   16668:	b	165a4 <fputs@plt+0x10f8c>
   1666c:	cmp	r6, #0
   16670:	bne	164ec <fputs@plt+0x10ed4>
   16674:	ldr	r3, [pc, #756]	; 16970 <fputs@plt+0x11358>
   16678:	add	r3, pc, r3
   1667c:	ldrb	r3, [r3]
   16680:	cmp	r3, #0
   16684:	beq	167ec <fputs@plt+0x111d4>
   16688:	mov	r5, #0
   1668c:	cmp	r6, #0
   16690:	bne	165b0 <fputs@plt+0x10f98>
   16694:	b	165b8 <fputs@plt+0x10fa0>
   16698:	mov	r1, r8
   1669c:	ldr	r0, [sp, #44]	; 0x2c
   166a0:	mov	r2, r9
   166a4:	mov	r3, #1
   166a8:	bl	aa74 <fputs@plt+0x545c>
   166ac:	cmp	r0, #0
   166b0:	ble	16770 <fputs@plt+0x11158>
   166b4:	bl	6e34c <fputs@plt+0x68d34>
   166b8:	cmp	r0, #0
   166bc:	bne	16734 <fputs@plt+0x1111c>
   166c0:	ldr	r3, [pc, #684]	; 16974 <fputs@plt+0x1135c>
   166c4:	add	r3, pc, r3
   166c8:	str	r3, [sp, #52]	; 0x34
   166cc:	mov	r0, #5
   166d0:	bl	6b9e0 <fputs@plt+0x663c8>
   166d4:	mov	r8, r0
   166d8:	bl	6e34c <fputs@plt+0x68d34>
   166dc:	ldr	r1, [sp, #40]	; 0x28
   166e0:	cmp	r0, #0
   166e4:	ldr	ip, [sp, #48]	; 0x30
   166e8:	mov	r3, r8
   166ec:	ldr	r2, [sp, #52]	; 0x34
   166f0:	mov	r0, #1
   166f4:	movne	r1, ip
   166f8:	str	r1, [sp]
   166fc:	ldr	r1, [sp, #28]
   16700:	bl	4c94 <__printf_chk@plt>
   16704:	b	165f4 <fputs@plt+0x10fdc>
   16708:	ldr	r0, [pc, #616]	; 16978 <fputs@plt+0x11360>
   1670c:	mov	r1, #1616	; 0x650
   16710:	ldr	r2, [pc, #612]	; 1697c <fputs@plt+0x11364>
   16714:	add	r0, pc, r0
   16718:	add	r2, pc, r2
   1671c:	bl	76f1c <fputs@plt+0x71904>
   16720:	mov	r5, r0
   16724:	b	165b8 <fputs@plt+0x10fa0>
   16728:	bl	4d74c <fputs@plt+0x48134>
   1672c:	mov	r5, r0
   16730:	b	16484 <fputs@plt+0x10e6c>
   16734:	ldr	lr, [pc, #580]	; 16980 <fputs@plt+0x11368>
   16738:	add	lr, pc, lr
   1673c:	str	lr, [sp, #52]	; 0x34
   16740:	b	166cc <fputs@plt+0x110b4>
   16744:	ldr	r0, [pc, #568]	; 16984 <fputs@plt+0x1136c>
   16748:	movw	r1, #1524	; 0x5f4
   1674c:	ldr	r2, [pc, #564]	; 16988 <fputs@plt+0x11370>
   16750:	add	r9, sp, #72	; 0x48
   16754:	add	r0, pc, r0
   16758:	add	r2, pc, r2
   1675c:	bl	76f1c <fputs@plt+0x71904>
   16760:	mov	r5, r0
   16764:	mov	r6, #0
   16768:	add	r9, sp, #72	; 0x48
   1676c:	b	16488 <fputs@plt+0x10e70>
   16770:	bl	6e34c <fputs@plt+0x68d34>
   16774:	cmp	r0, #0
   16778:	beq	166c0 <fputs@plt+0x110a8>
   1677c:	ldr	ip, [pc, #520]	; 1698c <fputs@plt+0x11374>
   16780:	add	ip, pc, ip
   16784:	str	ip, [sp, #52]	; 0x34
   16788:	b	166cc <fputs@plt+0x110b4>
   1678c:	mov	r0, r9
   16790:	mov	r1, r5
   16794:	bl	308e8 <fputs@plt+0x2b2d0>
   16798:	ldr	r2, [pc, #496]	; 16990 <fputs@plt+0x11378>
   1679c:	mov	r1, #0
   167a0:	ldr	lr, [sp, #36]	; 0x24
   167a4:	mov	r3, #1536	; 0x600
   167a8:	add	r2, pc, r2
   167ac:	ldr	ip, [pc, #480]	; 16994 <fputs@plt+0x1137c>
   167b0:	str	r2, [sp, #4]
   167b4:	ldr	r2, [pc, #476]	; 16998 <fputs@plt+0x11380>
   167b8:	add	ip, pc, ip
   167bc:	str	r0, [sp, #12]
   167c0:	mov	r0, #3
   167c4:	str	lr, [sp, #8]
   167c8:	add	r2, pc, r2
   167cc:	str	ip, [sp]
   167d0:	bl	76de4 <fputs@plt+0x717cc>
   167d4:	b	16484 <fputs@plt+0x10e6c>
   167d8:	beq	167fc <fputs@plt+0x111e4>
   167dc:	bl	4d74c <fputs@plt+0x48134>
   167e0:	mov	r5, r0
   167e4:	mov	r6, #0
   167e8:	b	16488 <fputs@plt+0x10e70>
   167ec:	ldr	r0, [r4]
   167f0:	ldr	r1, [sp, #36]	; 0x24
   167f4:	bl	74f48 <fputs@plt+0x6f930>
   167f8:	b	16688 <fputs@plt+0x11070>
   167fc:	ldr	r0, [sp, #60]	; 0x3c
   16800:	bl	3f228 <fputs@plt+0x39c10>
   16804:	cmp	r0, #0
   16808:	blt	167dc <fputs@plt+0x111c4>
   1680c:	mov	r3, #0
   16810:	ldr	r6, [sp, #64]	; 0x40
   16814:	mov	r5, r3
   16818:	str	r3, [sp, #64]	; 0x40
   1681c:	b	16488 <fputs@plt+0x10e70>
   16820:	bl	524c <__stack_chk_fail@plt>
   16824:	ldr	r0, [pc, #368]	; 1699c <fputs@plt+0x11384>
   16828:	movw	r2, #1611	; 0x64b
   1682c:	ldr	r1, [pc, #364]	; 169a0 <fputs@plt+0x11388>
   16830:	ldr	r3, [pc, #364]	; 169a4 <fputs@plt+0x1138c>
   16834:	add	r0, pc, r0
   16838:	add	r1, pc, r1
   1683c:	add	r3, pc, r3
   16840:	bl	76bb0 <fputs@plt+0x71598>
   16844:	ldr	r0, [pc, #348]	; 169a8 <fputs@plt+0x11390>
   16848:	movw	r2, #1610	; 0x64a
   1684c:	ldr	r1, [pc, #344]	; 169ac <fputs@plt+0x11394>
   16850:	ldr	r3, [pc, #344]	; 169b0 <fputs@plt+0x11398>
   16854:	add	r0, pc, r0
   16858:	add	r1, pc, r1
   1685c:	add	r3, pc, r3
   16860:	bl	76bb0 <fputs@plt+0x71598>
   16864:	ldr	r0, [pc, #328]	; 169b4 <fputs@plt+0x1139c>
   16868:	movw	r2, #1612	; 0x64c
   1686c:	ldr	r1, [pc, #324]	; 169b8 <fputs@plt+0x113a0>
   16870:	ldr	r3, [pc, #324]	; 169bc <fputs@plt+0x113a4>
   16874:	add	r0, pc, r0
   16878:	add	r1, pc, r1
   1687c:	add	r3, pc, r3
   16880:	bl	76bb0 <fputs@plt+0x71598>
   16884:	mov	r4, r0
   16888:	ldr	r0, [sp, #60]	; 0x3c
   1688c:	cmp	r0, #0
   16890:	beq	16898 <fputs@plt+0x11280>
   16894:	bl	3a9b0 <fputs@plt+0x35398>
   16898:	mov	r0, r9
   1689c:	bl	30414 <fputs@plt+0x2adfc>
   168a0:	cmp	r6, #0
   168a4:	beq	168b0 <fputs@plt+0x11298>
   168a8:	mov	r0, r6
   168ac:	bl	74690 <fputs@plt+0x6f078>
   168b0:	mov	r0, r4
   168b4:	bl	54f8 <_Unwind_Resume@plt>
   168b8:	mov	r4, r0
   168bc:	b	16898 <fputs@plt+0x11280>
   168c0:	mov	r4, r0
   168c4:	b	168a0 <fputs@plt+0x11288>
   168c8:	add	r9, sp, #72	; 0x48
   168cc:	mov	r4, r0
   168d0:	mov	sl, #0
   168d4:	mov	r0, sl
   168d8:	bl	4e5c <free@plt>
   168dc:	ldr	r0, [sp, #64]	; 0x40
   168e0:	cmp	r0, #0
   168e4:	beq	168ec <fputs@plt+0x112d4>
   168e8:	bl	74690 <fputs@plt+0x6f078>
   168ec:	mov	r6, #0
   168f0:	b	16888 <fputs@plt+0x11270>
   168f4:	bl	5658 <fputs@plt+0x40>
   168f8:	mov	r4, r0
   168fc:	b	168a8 <fputs@plt+0x11290>
   16900:	mov	r4, r0
   16904:	b	168d4 <fputs@plt+0x112bc>
   16908:	mov	r4, r0
   1690c:	b	168ec <fputs@plt+0x112d4>
   16910:	andeq	sl, r9, r0, asr #17
   16914:	andeq	r0, r0, r0, asr #8
   16918:	ldrdeq	r1, [r7], -r8
   1691c:	strdeq	sl, [r6], -r8
   16920:	andeq	ip, r6, r0, lsl #5
   16924:			; <UNDEFINED> instruction: 0x0006a8bc
   16928:	andeq	ip, r6, r4, asr #4
   1692c:	andeq	ip, r6, r0, ror r2
   16930:	ldrdeq	fp, [r6], -r8
   16934:	andeq	r1, r7, ip, asr r4
   16938:	andeq	r8, r9, r8, lsr #26
   1693c:	ldrdeq	fp, [r9], -r0
   16940:	andeq	fp, r6, r4, lsl r0
   16944:	andeq	ip, r6, r8, lsr r2
   16948:			; <UNDEFINED> instruction: 0xffff4380
   1694c:	andeq	sl, r6, r8, ror r0
   16950:	andeq	sl, r9, r9, lsr #30
   16954:	andeq	fp, r6, r0, asr r6
   16958:	andeq	r3, r7, ip, asr pc
   1695c:	ldrdeq	sl, [r6], -r8
   16960:	andeq	sl, r9, r1, ror #29
   16964:	andeq	ip, r6, ip, rrx
   16968:	muleq	r7, r0, lr
   1696c:	andeq	sl, r9, r0, asr #28
   16970:	ldrdeq	sl, [r9], -r9
   16974:			; <UNDEFINED> instruction: 0x00073dbc
   16978:	andeq	sl, r6, r8, ror #2
   1697c:			; <UNDEFINED> instruction: 0x000703b4
   16980:	andeq	fp, r6, r8, lsr #27
   16984:	andeq	sl, r6, r8, lsr #2
   16988:	andeq	r0, r7, r4, ror r1
   1698c:	andeq	sl, r6, r0, lsr #25
   16990:	andeq	fp, r6, r0, lsr lr
   16994:	andeq	r0, r7, r4, lsl r1
   16998:	strheq	sl, [r6], -r4
   1699c:	strdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   169a0:	andeq	sl, r6, r4, asr #32
   169a4:	strdeq	r9, [r6], -r0
   169a8:			; <UNDEFINED> instruction: 0x000744b4
   169ac:	andeq	sl, r6, r4, lsr #32
   169b0:	ldrdeq	r9, [r6], -r0
   169b4:	strdeq	fp, [r6], -r0
   169b8:	andeq	sl, r6, r4
   169bc:			; <UNDEFINED> instruction: 0x00069fb0
   169c0:	ldr	r3, [pc, #340]	; 16b1c <fputs@plt+0x11504>
   169c4:	mov	r2, #0
   169c8:	push	{r4, r5, r6, r7, lr}
   169cc:	subs	r6, r0, #0
   169d0:	ldr	r0, [pc, #328]	; 16b20 <fputs@plt+0x11508>
   169d4:	add	r3, pc, r3
   169d8:	sub	sp, sp, #20
   169dc:	ldr	r5, [r3, r0]
   169e0:	str	r2, [sp, #8]
   169e4:	ldr	r3, [r5]
   169e8:	str	r3, [sp, #12]
   169ec:	beq	16ac4 <fputs@plt+0x114ac>
   169f0:	ldr	r0, [r1, #4]
   169f4:	cmp	r0, #0
   169f8:	beq	16a8c <fputs@plt+0x11474>
   169fc:	mov	r1, r2
   16a00:	ldr	r2, [pc, #284]	; 16b24 <fputs@plt+0x1150c>
   16a04:	add	r2, pc, r2
   16a08:	bl	7c5b8 <fputs@plt+0x76fa0>
   16a0c:	subs	r4, r0, #0
   16a10:	movne	r7, r4
   16a14:	beq	16a9c <fputs@plt+0x11484>
   16a18:	ldr	r3, [pc, #264]	; 16b28 <fputs@plt+0x11510>
   16a1c:	add	r3, pc, r3
   16a20:	ldrb	r0, [r3]
   16a24:	cmp	r0, #0
   16a28:	beq	16a84 <fputs@plt+0x1146c>
   16a2c:	mov	r0, r4
   16a30:	bl	5354 <puts@plt>
   16a34:	mov	r2, #0
   16a38:	mov	r0, r6
   16a3c:	mov	r1, r4
   16a40:	str	r2, [sp]
   16a44:	add	r3, sp, #8
   16a48:	bl	1629c <fputs@plt+0x10c84>
   16a4c:	mov	r4, r0
   16a50:	mov	r0, r7
   16a54:	bl	4e5c <free@plt>
   16a58:	ldr	r0, [sp, #8]
   16a5c:	cmp	r0, #0
   16a60:	beq	16a68 <fputs@plt+0x11450>
   16a64:	bl	74690 <fputs@plt+0x6f078>
   16a68:	ldr	r2, [sp, #12]
   16a6c:	mov	r0, r4
   16a70:	ldr	r3, [r5]
   16a74:	cmp	r2, r3
   16a78:	bne	16ac0 <fputs@plt+0x114a8>
   16a7c:	add	sp, sp, #20
   16a80:	pop	{r4, r5, r6, r7, pc}
   16a84:	bl	7863c <fputs@plt+0x73024>
   16a88:	b	16a2c <fputs@plt+0x11414>
   16a8c:	ldr	r4, [pc, #152]	; 16b2c <fputs@plt+0x11514>
   16a90:	mov	r7, r0
   16a94:	add	r4, pc, r4
   16a98:	b	16a18 <fputs@plt+0x11400>
   16a9c:	ldr	r0, [pc, #140]	; 16b30 <fputs@plt+0x11518>
   16aa0:	movw	r1, #1672	; 0x688
   16aa4:	ldr	r2, [pc, #136]	; 16b34 <fputs@plt+0x1151c>
   16aa8:	add	r0, pc, r0
   16aac:	add	r2, pc, r2
   16ab0:	bl	76f1c <fputs@plt+0x71904>
   16ab4:	mov	r4, r0
   16ab8:	mov	r7, #0
   16abc:	b	16a50 <fputs@plt+0x11438>
   16ac0:	bl	524c <__stack_chk_fail@plt>
   16ac4:	ldr	r0, [pc, #108]	; 16b38 <fputs@plt+0x11520>
   16ac8:	movw	r2, #1667	; 0x683
   16acc:	ldr	r1, [pc, #104]	; 16b3c <fputs@plt+0x11524>
   16ad0:	ldr	r3, [pc, #104]	; 16b40 <fputs@plt+0x11528>
   16ad4:	add	r0, pc, r0
   16ad8:	add	r1, pc, r1
   16adc:	add	r3, pc, r3
   16ae0:	bl	76bb0 <fputs@plt+0x71598>
   16ae4:	mov	r4, r0
   16ae8:	mov	r7, #0
   16aec:	mov	r0, r7
   16af0:	bl	4e5c <free@plt>
   16af4:	ldr	r0, [sp, #8]
   16af8:	cmp	r0, #0
   16afc:	beq	16b04 <fputs@plt+0x114ec>
   16b00:	bl	74690 <fputs@plt+0x6f078>
   16b04:	mov	r0, r4
   16b08:	bl	54f8 <_Unwind_Resume@plt>
   16b0c:	b	16ae4 <fputs@plt+0x114cc>
   16b10:	mov	r4, r0
   16b14:	b	16aec <fputs@plt+0x114d4>
   16b18:	b	16ae4 <fputs@plt+0x114cc>
   16b1c:	andeq	sl, r9, r4, lsr #3
   16b20:	andeq	r0, r0, r0, asr #8
   16b24:	ldrdeq	sl, [r6], -r4
   16b28:	andeq	sl, r9, r0, lsl #21
   16b2c:	andeq	fp, r6, r8, ror fp
   16b30:	ldrdeq	r9, [r6], -r4
   16b34:	andeq	pc, r6, r8, lsr r9	; <UNPREDICTABLE>
   16b38:	andeq	r4, r7, r4, lsr r2
   16b3c:	andeq	r9, r6, r4, lsr #27
   16b40:	muleq	r6, ip, fp
   16b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b48:	sub	sp, sp, #412	; 0x19c
   16b4c:	ldr	r4, [pc, #4044]	; 17b20 <fputs@plt+0x12508>
   16b50:	subs	r5, r0, #0
   16b54:	ldr	r3, [pc, #4040]	; 17b24 <fputs@plt+0x1250c>
   16b58:	add	r4, pc, r4
   16b5c:	str	r1, [sp, #76]	; 0x4c
   16b60:	str	r4, [sp, #56]	; 0x38
   16b64:	ldr	r3, [r4, r3]
   16b68:	str	r3, [sp, #64]	; 0x40
   16b6c:	ldr	r3, [r3]
   16b70:	str	r3, [sp, #404]	; 0x194
   16b74:	beq	17ea8 <fputs@plt+0x12890>
   16b78:	ldr	r4, [r5, #8]
   16b7c:	ldr	r1, [pc, #4004]	; 17b28 <fputs@plt+0x12510>
   16b80:	mov	r0, r4
   16b84:	add	r1, pc, r1
   16b88:	bl	65b84 <fputs@plt+0x6056c>
   16b8c:	cmp	r0, #0
   16b90:	bne	176b4 <fputs@plt+0x1209c>
   16b94:	ldr	r1, [pc, #3984]	; 17b2c <fputs@plt+0x12514>
   16b98:	mov	r0, r4
   16b9c:	add	r1, pc, r1
   16ba0:	bl	65b84 <fputs@plt+0x6056c>
   16ba4:	cmp	r0, #0
   16ba8:	bne	16bc4 <fputs@plt+0x115ac>
   16bac:	ldr	r1, [pc, #3964]	; 17b30 <fputs@plt+0x12518>
   16bb0:	mov	r0, r4
   16bb4:	add	r1, pc, r1
   16bb8:	bl	65b84 <fputs@plt+0x6056c>
   16bbc:	cmp	r0, #0
   16bc0:	beq	16e44 <fputs@plt+0x1182c>
   16bc4:	bl	6e34c <fputs@plt+0x68d34>
   16bc8:	cmp	r0, #0
   16bcc:	beq	17768 <fputs@plt+0x12150>
   16bd0:	ldr	r4, [pc, #3932]	; 17b34 <fputs@plt+0x1251c>
   16bd4:	add	r4, pc, r4
   16bd8:	str	r4, [sp, #68]	; 0x44
   16bdc:	bl	6e34c <fputs@plt+0x68d34>
   16be0:	cmp	r0, #0
   16be4:	beq	17758 <fputs@plt+0x12140>
   16be8:	ldr	r4, [pc, #3912]	; 17b38 <fputs@plt+0x12520>
   16bec:	add	r4, pc, r4
   16bf0:	str	r4, [sp, #60]	; 0x3c
   16bf4:	mov	r0, #5
   16bf8:	bl	6b9e0 <fputs@plt+0x663c8>
   16bfc:	ldr	r2, [r5]
   16c00:	cmp	r2, #0
   16c04:	mov	r3, r0
   16c08:	beq	178b4 <fputs@plt+0x1229c>
   16c0c:	ldr	r4, [sp, #60]	; 0x3c
   16c10:	mov	r0, #1
   16c14:	ldr	r1, [pc, #3872]	; 17b3c <fputs@plt+0x12524>
   16c18:	str	r2, [sp, #4]
   16c1c:	str	r4, [sp]
   16c20:	add	r1, pc, r1
   16c24:	ldr	r2, [sp, #68]	; 0x44
   16c28:	bl	4c94 <__printf_chk@plt>
   16c2c:	ldr	r4, [r5, #24]
   16c30:	cmp	r4, #0
   16c34:	beq	16c4c <fputs@plt+0x11634>
   16c38:	ldr	r0, [r5]
   16c3c:	mov	r1, r4
   16c40:	bl	65b84 <fputs@plt+0x6056c>
   16c44:	cmp	r0, #0
   16c48:	beq	17730 <fputs@plt+0x12118>
   16c4c:	mov	r0, #10
   16c50:	bl	4cd0 <putchar@plt>
   16c54:	ldr	r2, [r5, #28]
   16c58:	cmp	r2, #0
   16c5c:	beq	16c70 <fputs@plt+0x11658>
   16c60:	ldr	r1, [pc, #3800]	; 17b40 <fputs@plt+0x12528>
   16c64:	mov	r0, #1
   16c68:	add	r1, pc, r1
   16c6c:	bl	4c94 <__printf_chk@plt>
   16c70:	ldr	r4, [r5, #4]
   16c74:	ldr	r1, [pc, #3784]	; 17b44 <fputs@plt+0x1252c>
   16c78:	mov	r0, r4
   16c7c:	add	r1, pc, r1
   16c80:	bl	65b84 <fputs@plt+0x6056c>
   16c84:	ldr	r1, [pc, #3772]	; 17b48 <fputs@plt+0x12530>
   16c88:	add	r1, pc, r1
   16c8c:	mov	r6, r1
   16c90:	cmp	r0, #0
   16c94:	bne	17614 <fputs@plt+0x11ffc>
   16c98:	ldr	r0, [r5, #40]	; 0x28
   16c9c:	ldr	ip, [r5, #52]	; 0x34
   16ca0:	cmp	r0, #0
   16ca4:	beq	1765c <fputs@plt+0x12044>
   16ca8:	cmp	ip, #0
   16cac:	beq	17670 <fputs@plt+0x12058>
   16cb0:	ldr	r3, [pc, #3732]	; 17b4c <fputs@plt+0x12534>
   16cb4:	cmp	r4, #0
   16cb8:	str	r1, [sp]
   16cbc:	mov	r2, r6
   16cc0:	ldr	r1, [pc, #3720]	; 17b50 <fputs@plt+0x12538>
   16cc4:	add	r3, pc, r3
   16cc8:	str	ip, [sp, #4]
   16ccc:	movne	r3, r4
   16cd0:	mov	r0, #1
   16cd4:	add	r1, pc, r1
   16cd8:	bl	4c94 <__printf_chk@plt>
   16cdc:	ldr	r6, [r5, #48]	; 0x30
   16ce0:	cmp	r6, #0
   16ce4:	beq	16e78 <fputs@plt+0x11860>
   16ce8:	ldr	r3, [r6]
   16cec:	cmp	r3, #0
   16cf0:	beq	16e78 <fputs@plt+0x11860>
   16cf4:	mov	r3, #0
   16cf8:	str	r3, [sp, #84]	; 0x54
   16cfc:	ldr	r0, [r6]
   16d00:	cmp	r0, r3
   16d04:	beq	16e74 <fputs@plt+0x1185c>
   16d08:	ldr	r0, [pc, #3652]	; 17b54 <fputs@plt+0x1253c>
   16d0c:	add	r4, r6, #4
   16d10:	ldr	r1, [pc, #3648]	; 17b58 <fputs@plt+0x12540>
   16d14:	mov	r8, r3
   16d18:	add	r0, pc, r0
   16d1c:	ldr	r2, [pc, #3640]	; 17b5c <fputs@plt+0x12544>
   16d20:	add	r1, pc, r1
   16d24:	str	r0, [sp, #44]	; 0x2c
   16d28:	str	r1, [sp, #72]	; 0x48
   16d2c:	add	r2, pc, r2
   16d30:	ldr	r0, [pc, #3624]	; 17b60 <fputs@plt+0x12548>
   16d34:	ldr	r1, [pc, #3624]	; 17b64 <fputs@plt+0x1254c>
   16d38:	ldr	r9, [pc, #3624]	; 17b68 <fputs@plt+0x12550>
   16d3c:	add	r0, pc, r0
   16d40:	add	r1, pc, r1
   16d44:	str	r2, [sp, #48]	; 0x30
   16d48:	str	r0, [sp, #52]	; 0x34
   16d4c:	add	r9, pc, r9
   16d50:	str	r1, [sp, #40]	; 0x28
   16d54:	b	16e34 <fputs@plt+0x1181c>
   16d58:	cmp	r8, #0
   16d5c:	beq	16db0 <fputs@plt+0x11798>
   16d60:	ldr	r1, [sp, #48]	; 0x30
   16d64:	mov	r0, #1
   16d68:	bl	4c94 <__printf_chk@plt>
   16d6c:	ldr	r0, [sp, #84]	; 0x54
   16d70:	bl	4e5c <free@plt>
   16d74:	add	r1, sp, #408	; 0x198
   16d78:	mov	r3, #0
   16d7c:	str	r3, [r1, #-324]!	; 0xfffffebc
   16d80:	ldr	r0, [r4, #-4]
   16d84:	bl	6e8cc <fputs@plt+0x692b4>
   16d88:	cmp	r0, #0
   16d8c:	blt	17abc <fputs@plt+0x124a4>
   16d90:	mov	r0, #2
   16d94:	ldr	r7, [sp, #84]	; 0x54
   16d98:	bl	6b9e0 <fputs@plt+0x663c8>
   16d9c:	mov	r3, r0
   16da0:	mov	r2, r7
   16da4:	mov	r0, #1
   16da8:	ldr	r1, [sp, #44]	; 0x2c
   16dac:	bl	4c94 <__printf_chk@plt>
   16db0:	ldr	r8, [r6, #4]
   16db4:	mov	r7, r6
   16db8:	cmp	r8, #0
   16dbc:	beq	16e58 <fputs@plt+0x11840>
   16dc0:	ldr	sl, [sp, #84]	; 0x54
   16dc4:	mov	r0, sl
   16dc8:	bl	4fc4 <strlen@plt>
   16dcc:	mov	r1, sl
   16dd0:	mov	fp, r0
   16dd4:	mov	r0, r8
   16dd8:	mov	r2, fp
   16ddc:	bl	5468 <strncmp@plt>
   16de0:	subs	r2, r0, #0
   16de4:	bne	16e58 <fputs@plt+0x11840>
   16de8:	add	r8, r8, fp
   16dec:	cmp	r8, #0
   16df0:	beq	16e58 <fputs@plt+0x11840>
   16df4:	ldr	r0, [r4, #-4]
   16df8:	mov	r8, r2
   16dfc:	bl	55c4 <basename@plt>
   16e00:	ldr	r3, [sp, #40]	; 0x28
   16e04:	mov	r2, r0
   16e08:	mov	r0, #1
   16e0c:	mov	r1, r9
   16e10:	bl	4c94 <__printf_chk@plt>
   16e14:	cmp	r4, #0
   16e18:	beq	16e70 <fputs@plt+0x11858>
   16e1c:	ldr	r3, [r7, #4]
   16e20:	add	r6, r6, #4
   16e24:	add	r4, r4, #4
   16e28:	cmp	r3, #0
   16e2c:	beq	16e70 <fputs@plt+0x11858>
   16e30:	ldr	r3, [sp, #84]	; 0x54
   16e34:	cmp	r3, #0
   16e38:	bne	16d58 <fputs@plt+0x11740>
   16e3c:	ldr	r1, [sp, #72]	; 0x48
   16e40:	b	16d64 <fputs@plt+0x1174c>
   16e44:	ldr	r4, [pc, #3360]	; 17b6c <fputs@plt+0x12554>
   16e48:	add	r4, pc, r4
   16e4c:	str	r4, [sp, #60]	; 0x3c
   16e50:	str	r4, [sp, #68]	; 0x44
   16e54:	b	16bf4 <fputs@plt+0x115dc>
   16e58:	ldr	r0, [r4, #-4]
   16e5c:	mov	r8, #1
   16e60:	bl	55c4 <basename@plt>
   16e64:	ldr	r3, [sp, #52]	; 0x34
   16e68:	mov	r2, r0
   16e6c:	b	16e08 <fputs@plt+0x117f0>
   16e70:	ldr	r0, [sp, #84]	; 0x54
   16e74:	bl	4e5c <free@plt>
   16e78:	ldr	r4, [r5, #8]
   16e7c:	ldr	r6, [r5, #12]
   16e80:	mov	r0, r4
   16e84:	mov	r1, r6
   16e88:	bl	65b84 <fputs@plt+0x6056c>
   16e8c:	cmp	r0, #0
   16e90:	beq	175cc <fputs@plt+0x11fb4>
   16e94:	cmp	r4, #0
   16e98:	ldr	r3, [pc, #3280]	; 17b70 <fputs@plt+0x12558>
   16e9c:	ldr	r1, [pc, #3280]	; 17b74 <fputs@plt+0x1255c>
   16ea0:	mov	r0, #1
   16ea4:	add	r3, pc, r3
   16ea8:	movne	r3, r4
   16eac:	ldr	r4, [sp, #60]	; 0x3c
   16eb0:	add	r1, pc, r1
   16eb4:	ldr	r2, [sp, #68]	; 0x44
   16eb8:	str	r4, [sp]
   16ebc:	bl	4c94 <__printf_chk@plt>
   16ec0:	ldr	r4, [r5, #56]	; 0x38
   16ec4:	cmp	r4, #0
   16ec8:	beq	16ef0 <fputs@plt+0x118d8>
   16ecc:	ldrb	r3, [r4]
   16ed0:	cmp	r3, #0
   16ed4:	beq	16ef0 <fputs@plt+0x118d8>
   16ed8:	ldr	r1, [pc, #3224]	; 17b78 <fputs@plt+0x12560>
   16edc:	mov	r0, r4
   16ee0:	add	r1, pc, r1
   16ee4:	bl	557c <strcmp@plt>
   16ee8:	cmp	r0, #0
   16eec:	bne	178d8 <fputs@plt+0x122c0>
   16ef0:	ldr	r4, [r5, #8]
   16ef4:	ldr	r1, [pc, #3200]	; 17b7c <fputs@plt+0x12564>
   16ef8:	mov	r0, r4
   16efc:	add	r1, pc, r1
   16f00:	bl	65b84 <fputs@plt+0x6056c>
   16f04:	cmp	r0, #0
   16f08:	bne	16f74 <fputs@plt+0x1195c>
   16f0c:	ldr	r1, [pc, #3180]	; 17b80 <fputs@plt+0x12568>
   16f10:	mov	r0, r4
   16f14:	add	r1, pc, r1
   16f18:	bl	65b84 <fputs@plt+0x6056c>
   16f1c:	cmp	r0, #0
   16f20:	bne	16f74 <fputs@plt+0x1195c>
   16f24:	ldr	r1, [pc, #3160]	; 17b84 <fputs@plt+0x1256c>
   16f28:	mov	r0, r4
   16f2c:	add	r1, pc, r1
   16f30:	bl	65b84 <fputs@plt+0x6056c>
   16f34:	cmp	r0, #0
   16f38:	bne	178ac <fputs@plt+0x12294>
   16f3c:	ldr	r1, [pc, #3140]	; 17b88 <fputs@plt+0x12570>
   16f40:	mov	r0, r4
   16f44:	add	r1, pc, r1
   16f48:	bl	65b84 <fputs@plt+0x6056c>
   16f4c:	cmp	r0, #0
   16f50:	bne	178ac <fputs@plt+0x12294>
   16f54:	ldr	r1, [pc, #3120]	; 17b8c <fputs@plt+0x12574>
   16f58:	mov	r0, r4
   16f5c:	add	r1, pc, r1
   16f60:	bl	65b84 <fputs@plt+0x6056c>
   16f64:	cmp	r0, #0
   16f68:	ldrdne	r6, [r5, #64]	; 0x40
   16f6c:	ldrdeq	r6, [r5, #88]	; 0x58
   16f70:	b	16f78 <fputs@plt+0x11960>
   16f74:	ldrd	r6, [r5, #80]	; 0x50
   16f78:	add	r8, sp, #148	; 0x94
   16f7c:	mov	r1, #256	; 0x100
   16f80:	mov	r2, r6
   16f84:	mov	r3, r7
   16f88:	mov	r0, r8
   16f8c:	add	r4, sp, #104	; 0x68
   16f90:	bl	701b4 <fputs@plt+0x6ab9c>
   16f94:	mov	r2, r6
   16f98:	mov	r3, r7
   16f9c:	mov	r1, #42	; 0x2a
   16fa0:	mov	r9, r0
   16fa4:	mov	r0, r4
   16fa8:	bl	70160 <fputs@plt+0x6ab48>
   16fac:	cmp	r9, #0
   16fb0:	beq	176e8 <fputs@plt+0x120d0>
   16fb4:	ldr	r1, [pc, #3028]	; 17b90 <fputs@plt+0x12578>
   16fb8:	mov	r2, r0
   16fbc:	mov	r3, r9
   16fc0:	mov	r0, #1
   16fc4:	add	r1, pc, r1
   16fc8:	bl	4c94 <__printf_chk@plt>
   16fcc:	ldrb	r3, [r5, #168]	; 0xa8
   16fd0:	cmp	r3, #0
   16fd4:	bne	16fe4 <fputs@plt+0x119cc>
   16fd8:	ldrd	r2, [r5, #160]	; 0xa0
   16fdc:	orrs	r0, r2, r3
   16fe0:	bne	179b8 <fputs@plt+0x123a0>
   16fe4:	ldrb	r3, [r5, #192]	; 0xc0
   16fe8:	cmp	r3, #0
   16fec:	bne	16ffc <fputs@plt+0x119e4>
   16ff0:	ldrd	r2, [r5, #184]	; 0xb8
   16ff4:	orrs	r1, r2, r3
   16ff8:	bne	178f0 <fputs@plt+0x122d8>
   16ffc:	ldr	r2, [r5, #220]	; 0xdc
   17000:	cmp	r2, #0
   17004:	beq	17018 <fputs@plt+0x11a00>
   17008:	ldr	r1, [pc, #2948]	; 17b94 <fputs@plt+0x1257c>
   1700c:	mov	r0, #1
   17010:	add	r1, pc, r1
   17014:	bl	4c94 <__printf_chk@plt>
   17018:	ldr	r2, [r5, #224]	; 0xe0
   1701c:	cmp	r2, #0
   17020:	beq	17034 <fputs@plt+0x11a1c>
   17024:	ldr	r1, [pc, #2924]	; 17b98 <fputs@plt+0x12580>
   17028:	mov	r0, #1
   1702c:	add	r1, pc, r1
   17030:	bl	4c94 <__printf_chk@plt>
   17034:	ldr	r2, [r5, #228]	; 0xe4
   17038:	cmp	r2, #0
   1703c:	beq	17050 <fputs@plt+0x11a38>
   17040:	ldr	r1, [pc, #2900]	; 17b9c <fputs@plt+0x12584>
   17044:	mov	r0, #1
   17048:	add	r1, pc, r1
   1704c:	bl	4c94 <__printf_chk@plt>
   17050:	ldr	r4, [r5, #32]
   17054:	cmp	r4, #0
   17058:	beq	170c4 <fputs@plt+0x11aac>
   1705c:	ldr	r3, [r4]
   17060:	cmp	r3, #0
   17064:	beq	170c4 <fputs@plt+0x11aac>
   17068:	ldr	r8, [pc, #2864]	; 17ba0 <fputs@plt+0x12588>
   1706c:	mov	r2, r4
   17070:	ldr	r7, [pc, #2860]	; 17ba4 <fputs@plt+0x1258c>
   17074:	ldr	r6, [pc, #2860]	; 17ba8 <fputs@plt+0x12590>
   17078:	add	r8, pc, r8
   1707c:	add	r7, pc, r7
   17080:	add	r6, pc, r6
   17084:	b	1709c <fputs@plt+0x11a84>
   17088:	ldr	r3, [r4, #4]
   1708c:	cmp	r3, #0
   17090:	beq	170c4 <fputs@plt+0x11aac>
   17094:	mov	r4, r2
   17098:	ldr	r2, [r5, #32]
   1709c:	cmp	r2, r4
   170a0:	str	r3, [sp]
   170a4:	mov	r2, #9
   170a8:	mov	r0, #1
   170ac:	moveq	r3, r8
   170b0:	movne	r3, r7
   170b4:	mov	r1, r6
   170b8:	bl	4c94 <__printf_chk@plt>
   170bc:	adds	r2, r4, #4
   170c0:	bne	17088 <fputs@plt+0x11a70>
   170c4:	ldr	r4, [r5, #216]	; 0xd8
   170c8:	cmp	r4, #0
   170cc:	beq	17150 <fputs@plt+0x11b38>
   170d0:	ldr	r2, [r4]
   170d4:	cmp	r2, #0
   170d8:	beq	17150 <fputs@plt+0x11b38>
   170dc:	ldr	r3, [r4, #4]
   170e0:	cmp	r3, #0
   170e4:	beq	17150 <fputs@plt+0x11b38>
   170e8:	ldr	r8, [pc, #2748]	; 17bac <fputs@plt+0x12594>
   170ec:	mov	r0, r4
   170f0:	ldr	r7, [pc, #2744]	; 17bb0 <fputs@plt+0x12598>
   170f4:	ldr	r6, [pc, #2744]	; 17bb4 <fputs@plt+0x1259c>
   170f8:	add	r8, pc, r8
   170fc:	add	r7, pc, r7
   17100:	add	r6, pc, r6
   17104:	b	17124 <fputs@plt+0x11b0c>
   17108:	ldr	r2, [r4]
   1710c:	cmp	r2, #0
   17110:	beq	17150 <fputs@plt+0x11b38>
   17114:	ldr	r3, [r4, #4]
   17118:	cmp	r3, #0
   1711c:	beq	17150 <fputs@plt+0x11b38>
   17120:	ldr	r0, [r5, #216]	; 0xd8
   17124:	cmp	r0, r4
   17128:	str	r3, [sp]
   1712c:	str	r2, [sp, #4]
   17130:	mov	r0, #1
   17134:	movne	r3, r8
   17138:	moveq	r3, r7
   1713c:	mov	r1, r6
   17140:	mov	r2, #9
   17144:	bl	4c94 <__printf_chk@plt>
   17148:	adds	r4, r4, #8
   1714c:	bne	17108 <fputs@plt+0x11af0>
   17150:	ldrb	r3, [r5, #212]	; 0xd4
   17154:	cmp	r3, #0
   17158:	bne	17714 <fputs@plt+0x120fc>
   1715c:	ldr	r4, [r5, #264]	; 0x108
   17160:	cmp	r4, #0
   17164:	beq	1729c <fputs@plt+0x11c84>
   17168:	ldr	r2, [pc, #2632]	; 17bb8 <fputs@plt+0x125a0>
   1716c:	ldr	r9, [pc, #2632]	; 17bbc <fputs@plt+0x125a4>
   17170:	ldr	r8, [pc, #2632]	; 17bc0 <fputs@plt+0x125a8>
   17174:	add	r2, pc, r2
   17178:	ldr	r3, [pc, #2628]	; 17bc4 <fputs@plt+0x125ac>
   1717c:	add	r9, pc, r9
   17180:	ldr	r7, [pc, #2624]	; 17bc8 <fputs@plt+0x125b0>
   17184:	add	r8, pc, r8
   17188:	ldr	r0, [pc, #2620]	; 17bcc <fputs@plt+0x125b4>
   1718c:	add	r3, pc, r3
   17190:	str	r2, [sp, #40]	; 0x28
   17194:	add	r7, pc, r7
   17198:	add	r0, pc, r0
   1719c:	str	r3, [sp, #44]	; 0x2c
   171a0:	str	r0, [sp, #48]	; 0x30
   171a4:	b	171b4 <fputs@plt+0x11b9c>
   171a8:	ldr	r4, [r4, #44]	; 0x2c
   171ac:	cmp	r4, #0
   171b0:	beq	1729c <fputs@plt+0x11c84>
   171b4:	ldr	r3, [r4, #36]	; 0x24
   171b8:	cmp	r3, #0
   171bc:	beq	171a8 <fputs@plt+0x11b90>
   171c0:	ldr	r0, [r4, #8]
   171c4:	ldr	r1, [sp, #40]	; 0x28
   171c8:	bl	74b40 <fputs@plt+0x6f528>
   171cc:	subs	r6, r0, #0
   171d0:	ldr	r1, [pc, #2552]	; 17bd0 <fputs@plt+0x125b8>
   171d4:	ldr	r2, [r4, #32]
   171d8:	mov	r0, #1
   171dc:	add	r1, pc, r1
   171e0:	ldr	r3, [r4]
   171e4:	movne	r1, r6
   171e8:	str	r1, [sp]
   171ec:	mov	r1, r9
   171f0:	bl	4c94 <__printf_chk@plt>
   171f4:	ldr	r0, [r4, #36]	; 0x24
   171f8:	mov	r2, #0
   171fc:	ldr	r1, [r4, #40]	; 0x28
   17200:	bl	78038 <fputs@plt+0x72a20>
   17204:	ldr	sl, [pc, #2504]	; 17bd4 <fputs@plt+0x125bc>
   17208:	cmp	r0, #0
   1720c:	add	sl, pc, sl
   17210:	mov	fp, sl
   17214:	beq	17528 <fputs@plt+0x11f10>
   17218:	ldr	r0, [r4, #36]	; 0x24
   1721c:	bl	6a2f0 <fputs@plt+0x64cd8>
   17220:	mov	r3, r0
   17224:	mov	r2, fp
   17228:	mov	r0, #1
   1722c:	mov	r1, r8
   17230:	bl	4c94 <__printf_chk@plt>
   17234:	ldr	r0, [r4, #36]	; 0x24
   17238:	cmp	r0, #1
   1723c:	beq	17578 <fputs@plt+0x11f60>
   17240:	ldr	r0, [r4, #40]	; 0x28
   17244:	bl	6a3fc <fputs@plt+0x64de4>
   17248:	mov	r2, r0
   1724c:	ldr	r1, [sp, #44]	; 0x2c
   17250:	mov	r0, #1
   17254:	bl	4c94 <__printf_chk@plt>
   17258:	mov	r2, sl
   1725c:	mov	r0, #1
   17260:	mov	r1, r7
   17264:	bl	4c94 <__printf_chk@plt>
   17268:	ldr	ip, [r5, #108]	; 0x6c
   1726c:	ldr	r3, [r4, #32]
   17270:	cmp	ip, r3
   17274:	beq	1755c <fputs@plt+0x11f44>
   17278:	ldr	r2, [r5, #112]	; 0x70
   1727c:	mov	r0, r6
   17280:	cmp	r2, r3
   17284:	moveq	r3, #0
   17288:	streq	r3, [r5, #112]	; 0x70
   1728c:	bl	4e5c <free@plt>
   17290:	ldr	r4, [r4, #44]	; 0x2c
   17294:	cmp	r4, #0
   17298:	bne	171b4 <fputs@plt+0x11b9c>
   1729c:	ldr	r2, [r5, #108]	; 0x6c
   172a0:	cmp	r2, #0
   172a4:	ble	17748 <fputs@plt+0x12130>
   172a8:	ldr	r1, [pc, #2344]	; 17bd8 <fputs@plt+0x125c0>
   172ac:	mov	r0, #1
   172b0:	add	r1, pc, r1
   172b4:	bl	4c94 <__printf_chk@plt>
   172b8:	ldrb	r3, [r5, #124]	; 0x7c
   172bc:	tst	r3, #1
   172c0:	bne	17a80 <fputs@plt+0x12468>
   172c4:	ldr	r0, [r5, #152]	; 0x98
   172c8:	cmp	r0, #0
   172cc:	ble	17318 <fputs@plt+0x11d00>
   172d0:	bl	6a2f0 <fputs@plt+0x64cd8>
   172d4:	ldr	r1, [pc, #2304]	; 17bdc <fputs@plt+0x125c4>
   172d8:	add	r1, pc, r1
   172dc:	mov	r2, r0
   172e0:	mov	r0, #1
   172e4:	bl	4c94 <__printf_chk@plt>
   172e8:	ldr	r4, [r5, #152]	; 0x98
   172ec:	cmp	r4, #1
   172f0:	beq	17db4 <fputs@plt+0x1279c>
   172f4:	ldr	r0, [r5, #156]	; 0x9c
   172f8:	bl	6a3fc <fputs@plt+0x64de4>
   172fc:	ldr	r1, [pc, #2268]	; 17be0 <fputs@plt+0x125c8>
   17300:	add	r1, pc, r1
   17304:	mov	r2, r0
   17308:	mov	r0, #1
   1730c:	bl	4c94 <__printf_chk@plt>
   17310:	mov	r0, #41	; 0x29
   17314:	bl	4cd0 <putchar@plt>
   17318:	ldr	r3, [r5, #112]	; 0x70
   1731c:	cmp	r3, #0
   17320:	ble	17394 <fputs@plt+0x11d7c>
   17324:	mov	r0, #59	; 0x3b
   17328:	bl	4cd0 <putchar@plt>
   1732c:	ldr	r3, [r5, #112]	; 0x70
   17330:	cmp	r3, #0
   17334:	ble	17394 <fputs@plt+0x11d7c>
   17338:	ldr	r2, [r5, #108]	; 0x6c
   1733c:	cmp	r2, #0
   17340:	mov	r2, #0
   17344:	str	r2, [sp, #84]	; 0x54
   17348:	beq	17608 <fputs@plt+0x11ff0>
   1734c:	ldr	r2, [pc, #2192]	; 17be4 <fputs@plt+0x125cc>
   17350:	add	r2, pc, r2
   17354:	ldr	r1, [pc, #2188]	; 17be8 <fputs@plt+0x125d0>
   17358:	mov	r0, #1
   1735c:	add	r1, pc, r1
   17360:	bl	4c94 <__printf_chk@plt>
   17364:	ldr	r0, [r5, #112]	; 0x70
   17368:	add	r1, sp, #84	; 0x54
   1736c:	bl	66990 <fputs@plt+0x61378>
   17370:	ldr	r2, [sp, #84]	; 0x54
   17374:	cmp	r2, #0
   17378:	beq	17ae0 <fputs@plt+0x124c8>
   1737c:	ldr	r1, [pc, #2152]	; 17bec <fputs@plt+0x125d4>
   17380:	mov	r0, #1
   17384:	add	r1, pc, r1
   17388:	bl	4c94 <__printf_chk@plt>
   1738c:	ldr	r0, [sp, #84]	; 0x54
   17390:	bl	4e5c <free@plt>
   17394:	mov	r0, #10
   17398:	bl	4cd0 <putchar@plt>
   1739c:	ldr	r2, [r5, #116]	; 0x74
   173a0:	cmp	r2, #0
   173a4:	beq	173b8 <fputs@plt+0x11da0>
   173a8:	ldr	r1, [pc, #2112]	; 17bf0 <fputs@plt+0x125d8>
   173ac:	mov	r0, #1
   173b0:	add	r1, pc, r1
   173b4:	bl	4c94 <__printf_chk@plt>
   173b8:	ldr	r4, [r5, #128]	; 0x80
   173bc:	cmp	r4, #0
   173c0:	ble	173e4 <fputs@plt+0x11dcc>
   173c4:	mov	r0, r4
   173c8:	bl	4ab4 <strerror@plt>
   173cc:	ldr	r1, [pc, #2080]	; 17bf4 <fputs@plt+0x125dc>
   173d0:	mov	r2, r4
   173d4:	add	r1, pc, r1
   173d8:	mov	r3, r0
   173dc:	mov	r0, #1
   173e0:	bl	4c94 <__printf_chk@plt>
   173e4:	ldrd	r2, [r5, #248]	; 0xf8
   173e8:	mvn	r6, #0
   173ec:	mvn	r7, #0
   173f0:	cmp	r3, r7
   173f4:	cmpeq	r2, r6
   173f8:	beq	17430 <fputs@plt+0x11e18>
   173fc:	ldr	r1, [pc, #2036]	; 17bf8 <fputs@plt+0x125e0>
   17400:	mov	r0, #1
   17404:	add	r1, pc, r1
   17408:	bl	4c94 <__printf_chk@plt>
   1740c:	mov	r3, #256	; 0x100
   17410:	ldrd	r2, [r3, r5]
   17414:	cmp	r3, r7
   17418:	cmpeq	r2, r6
   1741c:	beq	178cc <fputs@plt+0x122b4>
   17420:	ldr	r1, [pc, #2004]	; 17bfc <fputs@plt+0x125e4>
   17424:	mov	r0, #1
   17428:	add	r1, pc, r1
   1742c:	bl	4c94 <__printf_chk@plt>
   17430:	ldrd	r2, [r5, #232]	; 0xe8
   17434:	mvn	r6, #0
   17438:	mvn	r7, #0
   1743c:	cmp	r3, r7
   17440:	cmpeq	r2, r6
   17444:	beq	1749c <fputs@plt+0x11e84>
   17448:	add	r4, sp, #96	; 0x60
   1744c:	mov	r1, #8
   17450:	mov	r0, r4
   17454:	bl	6a82c <fputs@plt+0x65214>
   17458:	ldr	r1, [pc, #1952]	; 17c00 <fputs@plt+0x125e8>
   1745c:	add	r1, pc, r1
   17460:	mov	r2, r0
   17464:	mov	r0, #1
   17468:	bl	4c94 <__printf_chk@plt>
   1746c:	ldrd	r2, [r5, #240]	; 0xf0
   17470:	cmp	r3, r7
   17474:	cmpeq	r2, r6
   17478:	beq	178c0 <fputs@plt+0x122a8>
   1747c:	mov	r1, #8
   17480:	mov	r0, r4
   17484:	bl	6a82c <fputs@plt+0x65214>
   17488:	ldr	r1, [pc, #1908]	; 17c04 <fputs@plt+0x125ec>
   1748c:	add	r1, pc, r1
   17490:	mov	r2, r0
   17494:	mov	r0, #1
   17498:	bl	4c94 <__printf_chk@plt>
   1749c:	ldr	r2, [r5, #44]	; 0x2c
   174a0:	cmp	r2, #0
   174a4:	beq	174e4 <fputs@plt+0x11ecc>
   174a8:	ldr	r3, [r5, #108]	; 0x6c
   174ac:	cmp	r3, #0
   174b0:	bgt	174c0 <fputs@plt+0x11ea8>
   174b4:	ldr	r3, [r5, #112]	; 0x70
   174b8:	cmp	r3, #0
   174bc:	ble	17ae8 <fputs@plt+0x124d0>
   174c0:	ldr	r1, [pc, #1856]	; 17c08 <fputs@plt+0x125f0>
   174c4:	mov	r0, #1
   174c8:	add	r1, pc, r1
   174cc:	bl	4c94 <__printf_chk@plt>
   174d0:	ldr	r3, [pc, #1844]	; 17c0c <fputs@plt+0x125f4>
   174d4:	add	r3, pc, r3
   174d8:	ldr	r3, [r3]
   174dc:	bics	r4, r3, #2
   174e0:	beq	17808 <fputs@plt+0x121f0>
   174e4:	ldr	r4, [r5]
   174e8:	cmp	r4, #0
   174ec:	beq	17500 <fputs@plt+0x11ee8>
   174f0:	ldr	r3, [pc, #1816]	; 17c10 <fputs@plt+0x125f8>
   174f4:	ldr	r8, [pc, r3]
   174f8:	cmp	r8, #0
   174fc:	beq	17778 <fputs@plt+0x12160>
   17500:	ldrb	r3, [r5, #104]	; 0x68
   17504:	cmp	r3, #0
   17508:	bne	17708 <fputs@plt+0x120f0>
   1750c:	ldr	r4, [sp, #64]	; 0x40
   17510:	ldr	r2, [sp, #404]	; 0x194
   17514:	ldr	r3, [r4]
   17518:	cmp	r2, r3
   1751c:	bne	17eec <fputs@plt+0x128d4>
   17520:	add	sp, sp, #412	; 0x19c
   17524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17528:	bl	6e34c <fputs@plt+0x68d34>
   1752c:	ldr	fp, [pc, #1760]	; 17c14 <fputs@plt+0x125fc>
   17530:	cmp	r0, #0
   17534:	add	fp, pc, fp
   17538:	ldreq	fp, [pc, #1752]	; 17c18 <fputs@plt+0x12600>
   1753c:	addeq	fp, pc, fp
   17540:	bl	6e34c <fputs@plt+0x68d34>
   17544:	ldr	sl, [pc, #1744]	; 17c1c <fputs@plt+0x12604>
   17548:	cmp	r0, #0
   1754c:	add	sl, pc, sl
   17550:	ldreq	sl, [pc, #1736]	; 17c20 <fputs@plt+0x12608>
   17554:	addeq	sl, pc, sl
   17558:	b	17218 <fputs@plt+0x11c00>
   1755c:	ldrd	r0, [r5, #136]	; 0x88
   17560:	ldrd	r2, [r4, #16]
   17564:	cmp	r1, r3
   17568:	cmpeq	r0, r2
   1756c:	beq	175ac <fputs@plt+0x11f94>
   17570:	mov	r3, ip
   17574:	b	17278 <fputs@plt+0x11c60>
   17578:	ldr	r1, [sp, #48]	; 0x30
   1757c:	ldr	r2, [r4, #40]	; 0x28
   17580:	bl	4c94 <__printf_chk@plt>
   17584:	ldr	r0, [r4, #40]	; 0x28
   17588:	mov	r1, #1
   1758c:	bl	77b8c <fputs@plt+0x72574>
   17590:	subs	r2, r0, #0
   17594:	beq	17258 <fputs@plt+0x11c40>
   17598:	ldr	r1, [pc, #1668]	; 17c24 <fputs@plt+0x1260c>
   1759c:	mov	r0, #1
   175a0:	add	r1, pc, r1
   175a4:	bl	4c94 <__printf_chk@plt>
   175a8:	b	17258 <fputs@plt+0x11c40>
   175ac:	ldrd	r2, [r5, #144]	; 0x90
   175b0:	cmp	r1, r3
   175b4:	cmpeq	r0, r2
   175b8:	bne	17570 <fputs@plt+0x11f58>
   175bc:	mov	r3, #0
   175c0:	str	r3, [r5, #108]	; 0x6c
   175c4:	ldr	r3, [r4, #32]
   175c8:	b	17278 <fputs@plt+0x11c60>
   175cc:	cmp	r6, #0
   175d0:	beq	16e94 <fputs@plt+0x1187c>
   175d4:	cmp	r4, #0
   175d8:	ldr	r3, [pc, #1608]	; 17c28 <fputs@plt+0x12610>
   175dc:	ldr	r1, [pc, #1608]	; 17c2c <fputs@plt+0x12614>
   175e0:	mov	r0, #1
   175e4:	add	r3, pc, r3
   175e8:	movne	r3, r4
   175ec:	ldr	r4, [sp, #60]	; 0x3c
   175f0:	add	r1, pc, r1
   175f4:	str	r6, [sp]
   175f8:	ldr	r2, [sp, #68]	; 0x44
   175fc:	str	r4, [sp, #4]
   17600:	bl	4c94 <__printf_chk@plt>
   17604:	b	16ec0 <fputs@plt+0x118a8>
   17608:	ldr	r2, [pc, #1568]	; 17c30 <fputs@plt+0x12618>
   1760c:	add	r2, pc, r2
   17610:	b	17354 <fputs@plt+0x11d3c>
   17614:	bl	6e34c <fputs@plt+0x68d34>
   17618:	ldr	r6, [pc, #1556]	; 17c34 <fputs@plt+0x1261c>
   1761c:	add	r6, pc, r6
   17620:	cmp	r0, #0
   17624:	ldreq	r6, [pc, #1548]	; 17c38 <fputs@plt+0x12620>
   17628:	addeq	r6, pc, r6
   1762c:	bl	6e34c <fputs@plt+0x68d34>
   17630:	ldr	r1, [pc, #1540]	; 17c3c <fputs@plt+0x12624>
   17634:	ldr	r4, [r5, #4]
   17638:	add	r1, pc, r1
   1763c:	cmp	r0, #0
   17640:	bne	16c98 <fputs@plt+0x11680>
   17644:	ldr	r0, [r5, #40]	; 0x28
   17648:	ldr	r1, [pc, #1520]	; 17c40 <fputs@plt+0x12628>
   1764c:	cmp	r0, #0
   17650:	ldr	ip, [r5, #52]	; 0x34
   17654:	add	r1, pc, r1
   17658:	bne	16ca8 <fputs@plt+0x11690>
   1765c:	cmp	ip, #0
   17660:	ldr	r0, [r5, #36]	; 0x24
   17664:	bne	16cb0 <fputs@plt+0x11698>
   17668:	cmp	r0, #0
   1766c:	beq	17e50 <fputs@plt+0x12838>
   17670:	ldr	lr, [r5, #16]
   17674:	cmp	lr, #0
   17678:	beq	17688 <fputs@plt+0x12070>
   1767c:	ldrb	r3, [lr]
   17680:	cmp	r3, #0
   17684:	bne	17d28 <fputs@plt+0x12710>
   17688:	cmp	r4, #0
   1768c:	movne	r3, r4
   17690:	beq	17e44 <fputs@plt+0x1282c>
   17694:	str	r1, [sp]
   17698:	mov	r2, r6
   1769c:	ldr	r1, [pc, #1440]	; 17c44 <fputs@plt+0x1262c>
   176a0:	str	r0, [sp, #4]
   176a4:	mov	r0, #1
   176a8:	add	r1, pc, r1
   176ac:	bl	4c94 <__printf_chk@plt>
   176b0:	b	16cdc <fputs@plt+0x116c4>
   176b4:	bl	6e34c <fputs@plt+0x68d34>
   176b8:	cmp	r0, #0
   176bc:	bne	17884 <fputs@plt+0x1226c>
   176c0:	ldr	r4, [pc, #1408]	; 17c48 <fputs@plt+0x12630>
   176c4:	add	r4, pc, r4
   176c8:	str	r4, [sp, #68]	; 0x44
   176cc:	bl	6e34c <fputs@plt+0x68d34>
   176d0:	cmp	r0, #0
   176d4:	beq	1789c <fputs@plt+0x12284>
   176d8:	ldr	r4, [pc, #1388]	; 17c4c <fputs@plt+0x12634>
   176dc:	add	r4, pc, r4
   176e0:	str	r4, [sp, #60]	; 0x3c
   176e4:	b	16bf4 <fputs@plt+0x115dc>
   176e8:	cmp	r0, #0
   176ec:	beq	17df0 <fputs@plt+0x127d8>
   176f0:	ldr	r1, [pc, #1368]	; 17c50 <fputs@plt+0x12638>
   176f4:	mov	r2, r0
   176f8:	mov	r0, #1
   176fc:	add	r1, pc, r1
   17700:	bl	4c94 <__printf_chk@plt>
   17704:	b	16fcc <fputs@plt+0x119b4>
   17708:	ldr	r0, [r5]
   1770c:	bl	f2a4 <fputs@plt+0x9c8c>
   17710:	b	1750c <fputs@plt+0x11ef4>
   17714:	ldr	r1, [pc, #1336]	; 17c54 <fputs@plt+0x1263c>
   17718:	mov	r0, #1
   1771c:	ldr	r2, [r5, #204]	; 0xcc
   17720:	add	r1, pc, r1
   17724:	ldr	r3, [r5, #208]	; 0xd0
   17728:	bl	4c94 <__printf_chk@plt>
   1772c:	b	1715c <fputs@plt+0x11b44>
   17730:	ldr	r1, [pc, #1312]	; 17c58 <fputs@plt+0x12640>
   17734:	mov	r2, r4
   17738:	mov	r0, #1
   1773c:	add	r1, pc, r1
   17740:	bl	4c94 <__printf_chk@plt>
   17744:	b	16c4c <fputs@plt+0x11634>
   17748:	ldr	r3, [r5, #112]	; 0x70
   1774c:	cmp	r3, #0
   17750:	bgt	1733c <fputs@plt+0x11d24>
   17754:	b	1739c <fputs@plt+0x11d84>
   17758:	ldr	r4, [pc, #1276]	; 17c5c <fputs@plt+0x12644>
   1775c:	add	r4, pc, r4
   17760:	str	r4, [sp, #60]	; 0x3c
   17764:	b	16bf4 <fputs@plt+0x115dc>
   17768:	ldr	r4, [pc, #1264]	; 17c60 <fputs@plt+0x12648>
   1776c:	add	r4, pc, r4
   17770:	str	r4, [sp, #68]	; 0x44
   17774:	b	16bdc <fputs@plt+0x115c4>
   17778:	ldr	r2, [pc, #1252]	; 17c64 <fputs@plt+0x1264c>
   1777c:	ldr	r0, [sp, #56]	; 0x38
   17780:	ldr	r3, [pc, #1248]	; 17c68 <fputs@plt+0x12650>
   17784:	add	r2, pc, r2
   17788:	ldr	r1, [pc, #1244]	; 17c6c <fputs@plt+0x12654>
   1778c:	ldr	r2, [r2]
   17790:	ldr	r3, [r0, r3]
   17794:	add	r1, pc, r1
   17798:	ldrd	r6, [r5, #72]	; 0x48
   1779c:	ldr	fp, [r1]
   177a0:	ldr	r9, [r3]
   177a4:	str	r2, [sp, #36]	; 0x24
   177a8:	bl	4e44 <getuid@plt>
   177ac:	mov	sl, r0
   177b0:	bl	ca34 <fputs@plt+0x741c>
   177b4:	ldr	ip, [pc, #1204]	; 17c70 <fputs@plt+0x12658>
   177b8:	mov	r1, r4
   177bc:	str	fp, [sp, #8]
   177c0:	mov	lr, #1
   177c4:	add	ip, pc, ip
   177c8:	strd	r6, [sp]
   177cc:	ldr	r4, [sp, #76]	; 0x4c
   177d0:	mov	r3, r8
   177d4:	ldr	ip, [ip]
   177d8:	ldr	r2, [sp, #36]	; 0x24
   177dc:	rsbs	ip, ip, #1
   177e0:	str	sl, [sp, #12]
   177e4:	str	r4, [sp, #28]
   177e8:	movcc	ip, #0
   177ec:	str	lr, [sp, #20]
   177f0:	str	ip, [sp, #24]
   177f4:	orr	ip, r0, #64	; 0x40
   177f8:	mov	r0, r9
   177fc:	str	ip, [sp, #16]
   17800:	bl	57558 <fputs@plt+0x51f40>
   17804:	b	17500 <fputs@plt+0x11ee8>
   17808:	bl	68ca0 <fputs@plt+0x63688>
   1780c:	ldr	r2, [r5, #108]	; 0x6c
   17810:	ldr	r1, [r5, #112]	; 0x70
   17814:	ldr	r6, [r5, #44]	; 0x2c
   17818:	cmp	r0, #11
   1781c:	subhi	r4, r0, #11
   17820:	cmp	r2, #0
   17824:	strgt	r2, [sp, #88]	; 0x58
   17828:	movle	r2, #0
   1782c:	movgt	r2, #1
   17830:	cmp	r1, #0
   17834:	addgt	r0, sp, #408	; 0x198
   17838:	addgt	r7, r2, #1
   1783c:	addgt	r3, r0, r2, lsl #2
   17840:	movle	r7, r2
   17844:	strgt	r1, [r3, #-320]	; 0xfffffec0
   17848:	bl	ca34 <fputs@plt+0x741c>
   1784c:	mov	r2, #0
   17850:	str	r2, [sp]
   17854:	add	r2, sp, #88	; 0x58
   17858:	str	r2, [sp, #4]
   1785c:	ldr	r2, [pc, #1040]	; 17c74 <fputs@plt+0x1265c>
   17860:	mov	r3, r4
   17864:	str	r7, [sp, #8]
   17868:	mov	r1, r6
   1786c:	add	r2, pc, r2
   17870:	str	r0, [sp, #12]
   17874:	ldr	r0, [pc, #1020]	; 17c78 <fputs@plt+0x12660>
   17878:	add	r0, pc, r0
   1787c:	bl	7b7f8 <fputs@plt+0x761e0>
   17880:	b	174e4 <fputs@plt+0x11ecc>
   17884:	ldr	r4, [pc, #1008]	; 17c7c <fputs@plt+0x12664>
   17888:	add	r4, pc, r4
   1788c:	str	r4, [sp, #68]	; 0x44
   17890:	bl	6e34c <fputs@plt+0x68d34>
   17894:	cmp	r0, #0
   17898:	bne	176d8 <fputs@plt+0x120c0>
   1789c:	ldr	r4, [pc, #988]	; 17c80 <fputs@plt+0x12668>
   178a0:	add	r4, pc, r4
   178a4:	str	r4, [sp, #60]	; 0x3c
   178a8:	b	16bf4 <fputs@plt+0x115dc>
   178ac:	ldrd	r6, [r5, #96]	; 0x60
   178b0:	b	16f78 <fputs@plt+0x11960>
   178b4:	ldr	r2, [pc, #968]	; 17c84 <fputs@plt+0x1266c>
   178b8:	add	r2, pc, r2
   178bc:	b	16c0c <fputs@plt+0x115f4>
   178c0:	mov	r0, #10
   178c4:	bl	4cd0 <putchar@plt>
   178c8:	b	1749c <fputs@plt+0x11e84>
   178cc:	mov	r0, #10
   178d0:	bl	4cd0 <putchar@plt>
   178d4:	b	17430 <fputs@plt+0x11e18>
   178d8:	ldr	r1, [pc, #936]	; 17c88 <fputs@plt+0x12670>
   178dc:	mov	r2, r4
   178e0:	mov	r0, #1
   178e4:	add	r1, pc, r1
   178e8:	bl	4c94 <__printf_chk@plt>
   178ec:	b	16ef0 <fputs@plt+0x118d8>
   178f0:	mov	r1, #256	; 0x100
   178f4:	mov	r0, r8
   178f8:	bl	701b4 <fputs@plt+0x6ab9c>
   178fc:	mov	r1, #42	; 0x2a
   17900:	ldrd	r2, [r5, #184]	; 0xb8
   17904:	ldr	r7, [pc, #896]	; 17c8c <fputs@plt+0x12674>
   17908:	add	r7, pc, r7
   1790c:	mov	r6, r0
   17910:	mov	r0, r4
   17914:	bl	70160 <fputs@plt+0x6ab48>
   17918:	mov	r4, r0
   1791c:	bl	6e34c <fputs@plt+0x68d34>
   17920:	cmp	r0, #0
   17924:	ldreq	r7, [pc, #868]	; 17c90 <fputs@plt+0x12678>
   17928:	addeq	r7, pc, r7
   1792c:	bl	6e34c <fputs@plt+0x68d34>
   17930:	ldr	r3, [pc, #860]	; 17c94 <fputs@plt+0x1267c>
   17934:	add	r3, pc, r3
   17938:	cmp	r0, #0
   1793c:	ldreq	r3, [pc, #852]	; 17c98 <fputs@plt+0x12680>
   17940:	addeq	r3, pc, r3
   17944:	ldr	r1, [pc, #848]	; 17c9c <fputs@plt+0x12684>
   17948:	cmp	r6, #0
   1794c:	add	r1, pc, r1
   17950:	beq	17e34 <fputs@plt+0x1281c>
   17954:	stmib	sp, {r1, r6}
   17958:	mov	r2, r7
   1795c:	ldr	r1, [pc, #828]	; 17ca0 <fputs@plt+0x12688>
   17960:	mov	r0, #1
   17964:	str	r4, [sp]
   17968:	add	r1, pc, r1
   1796c:	bl	4c94 <__printf_chk@plt>
   17970:	ldrb	r3, [r5, #193]	; 0xc1
   17974:	cmp	r3, #0
   17978:	bne	17e0c <fputs@plt+0x127f4>
   1797c:	ldr	r2, [r5, #196]	; 0xc4
   17980:	cmp	r2, #0
   17984:	beq	16ffc <fputs@plt+0x119e4>
   17988:	ldrb	r3, [r5, #194]	; 0xc2
   1798c:	cmp	r3, #0
   17990:	bne	17d78 <fputs@plt+0x12760>
   17994:	ldr	r3, [pc, #776]	; 17ca4 <fputs@plt+0x1268c>
   17998:	add	r3, pc, r3
   1799c:	ldr	ip, [r5, #200]	; 0xc8
   179a0:	mov	r0, #1
   179a4:	ldr	r1, [pc, #764]	; 17ca8 <fputs@plt+0x12690>
   179a8:	str	ip, [sp]
   179ac:	add	r1, pc, r1
   179b0:	bl	4c94 <__printf_chk@plt>
   179b4:	b	16ffc <fputs@plt+0x119e4>
   179b8:	mov	r1, #256	; 0x100
   179bc:	mov	r0, r8
   179c0:	bl	701b4 <fputs@plt+0x6ab9c>
   179c4:	mov	r1, #42	; 0x2a
   179c8:	ldrd	r2, [r5, #160]	; 0xa0
   179cc:	ldr	r9, [pc, #728]	; 17cac <fputs@plt+0x12694>
   179d0:	add	r9, pc, r9
   179d4:	mov	r6, r0
   179d8:	mov	r0, r4
   179dc:	bl	70160 <fputs@plt+0x6ab48>
   179e0:	mov	r7, r0
   179e4:	bl	6e34c <fputs@plt+0x68d34>
   179e8:	cmp	r0, #0
   179ec:	ldreq	r9, [pc, #700]	; 17cb0 <fputs@plt+0x12698>
   179f0:	addeq	r9, pc, r9
   179f4:	bl	6e34c <fputs@plt+0x68d34>
   179f8:	ldr	r3, [pc, #692]	; 17cb4 <fputs@plt+0x1269c>
   179fc:	add	r3, pc, r3
   17a00:	cmp	r0, #0
   17a04:	ldreq	r3, [pc, #684]	; 17cb8 <fputs@plt+0x126a0>
   17a08:	addeq	r3, pc, r3
   17a0c:	cmp	r6, #0
   17a10:	beq	17e1c <fputs@plt+0x12804>
   17a14:	ldr	r1, [pc, #672]	; 17cbc <fputs@plt+0x126a4>
   17a18:	add	r1, pc, r1
   17a1c:	stmib	sp, {r1, r6}
   17a20:	mov	r2, r9
   17a24:	ldr	r1, [pc, #660]	; 17cc0 <fputs@plt+0x126a8>
   17a28:	mov	r0, #1
   17a2c:	str	r7, [sp]
   17a30:	add	r1, pc, r1
   17a34:	bl	4c94 <__printf_chk@plt>
   17a38:	ldrb	r3, [r5, #169]	; 0xa9
   17a3c:	cmp	r3, #0
   17a40:	bne	17dfc <fputs@plt+0x127e4>
   17a44:	ldr	r2, [r5, #172]	; 0xac
   17a48:	cmp	r2, #0
   17a4c:	beq	16fe4 <fputs@plt+0x119cc>
   17a50:	ldrb	r3, [r5, #170]	; 0xaa
   17a54:	cmp	r3, #0
   17a58:	bne	17d6c <fputs@plt+0x12754>
   17a5c:	ldr	r3, [pc, #608]	; 17cc4 <fputs@plt+0x126ac>
   17a60:	add	r3, pc, r3
   17a64:	ldr	ip, [r5, #176]	; 0xb0
   17a68:	mov	r0, #1
   17a6c:	ldr	r1, [pc, #596]	; 17cc8 <fputs@plt+0x126b0>
   17a70:	str	ip, [sp]
   17a74:	add	r1, pc, r1
   17a78:	bl	4c94 <__printf_chk@plt>
   17a7c:	b	16fe4 <fputs@plt+0x119cc>
   17a80:	add	r1, sp, #408	; 0x198
   17a84:	mov	r3, #0
   17a88:	ldr	r0, [r5, #108]	; 0x6c
   17a8c:	str	r3, [r1, #-324]!	; 0xfffffebc
   17a90:	bl	66990 <fputs@plt+0x61378>
   17a94:	ldr	r2, [sp, #84]	; 0x54
   17a98:	cmp	r2, #0
   17a9c:	beq	17e2c <fputs@plt+0x12814>
   17aa0:	ldr	r1, [pc, #548]	; 17ccc <fputs@plt+0x126b4>
   17aa4:	mov	r0, #1
   17aa8:	add	r1, pc, r1
   17aac:	bl	4c94 <__printf_chk@plt>
   17ab0:	ldr	r0, [sp, #84]	; 0x54
   17ab4:	bl	4e5c <free@plt>
   17ab8:	b	17318 <fputs@plt+0x11d00>
   17abc:	ldr	r0, [pc, #524]	; 17cd0 <fputs@plt+0x126b8>
   17ac0:	movw	r1, #3333	; 0xd05
   17ac4:	ldr	r2, [pc, #520]	; 17cd4 <fputs@plt+0x126bc>
   17ac8:	add	r0, pc, r0
   17acc:	add	r2, pc, r2
   17ad0:	bl	76f1c <fputs@plt+0x71904>
   17ad4:	ldr	r0, [sp, #84]	; 0x54
   17ad8:	bl	4e5c <free@plt>
   17adc:	b	1750c <fputs@plt+0x11ef4>
   17ae0:	mov	r0, r2
   17ae4:	b	17390 <fputs@plt+0x11d78>
   17ae8:	ldr	r3, [pc, #488]	; 17cd8 <fputs@plt+0x126c0>
   17aec:	add	r3, pc, r3
   17af0:	ldr	r3, [r3]
   17af4:	bics	r3, r3, #2
   17af8:	bne	174c0 <fputs@plt+0x11ea8>
   17afc:	ldr	r0, [pc, #472]	; 17cdc <fputs@plt+0x126c4>
   17b00:	mov	r1, r2
   17b04:	mov	r2, r3
   17b08:	add	r0, pc, r0
   17b0c:	bl	79fcc <fputs@plt+0x749b4>
   17b10:	cmp	r0, #0
   17b14:	bne	174e4 <fputs@plt+0x11ecc>
   17b18:	ldr	r2, [r5, #44]	; 0x2c
   17b1c:	b	174c0 <fputs@plt+0x11ea8>
   17b20:	andeq	sl, r9, r0, lsr #32
   17b24:	andeq	r0, r0, r0, asr #8
   17b28:	ldrdeq	fp, [r6], -r4
   17b2c:	andeq	sp, r7, ip, lsl #2
   17b30:	andeq	fp, r6, ip, lsr #21
   17b34:	andeq	fp, r6, ip, lsl #18
   17b38:	andeq	sl, r6, r8, lsl r8
   17b3c:	andeq	fp, r6, ip, asr #20
   17b40:	andeq	fp, r6, r8, lsl sl
   17b44:	andeq	fp, r6, r4, lsr sl
   17b48:	strdeq	r3, [r7], -r8
   17b4c:	andeq	sl, r6, ip, lsr r3
   17b50:	andeq	fp, r6, r4, ror #19
   17b54:	andeq	fp, r6, r8, lsr sl
   17b58:	andeq	fp, r6, r8, lsl #18
   17b5c:	strdeq	fp, [r6], -r0
   17b60:	andeq	r3, r7, r0, asr r7
   17b64:	strdeq	fp, [r6], -r4
   17b68:	andeq	fp, r6, r8, lsl sl
   17b6c:	andeq	r3, r7, r8, lsr r6
   17b70:	andeq	sl, r6, ip, asr r1
   17b74:	ldrdeq	fp, [r6], -r4
   17b78:	andeq	fp, r6, ip, asr #22
   17b7c:	andeq	ip, r7, ip, lsr #27
   17b80:	andeq	fp, r6, ip, asr #14
   17b84:	strdeq	sl, [r6], -r8
   17b88:	andeq	fp, r6, r4, lsl r7
   17b8c:	andeq	fp, r6, ip, asr #16
   17b90:	strdeq	fp, [r6], -r0
   17b94:			; <UNDEFINED> instruction: 0x0006b8b0
   17b98:	andeq	fp, r6, r4, lsr #17
   17b9c:	muleq	r6, r8, r8
   17ba0:	andeq	fp, r6, r4, asr #11
   17ba4:	andeq	r3, r7, r4, lsl #8
   17ba8:	andeq	fp, r6, r0, ror r8
   17bac:	andeq	r3, r7, r8, lsl #7
   17bb0:	andeq	fp, r6, r8, asr #10
   17bb4:	strdeq	fp, [r6], -ip
   17bb8:	andeq	sl, r7, r0, ror ip
   17bbc:			; <UNDEFINED> instruction: 0x0006b7b0
   17bc0:	andeq	fp, r6, r0, asr #15
   17bc4:	ldrdeq	fp, [r6], -ip
   17bc8:	andeq	fp, r6, ip, asr #15
   17bcc:			; <UNDEFINED> instruction: 0x0006b7bc
   17bd0:	andeq	r9, r6, r4, lsr #28
   17bd4:	andeq	r3, r7, r4, ror r2
   17bd8:	andeq	fp, r6, r4, asr #13
   17bdc:			; <UNDEFINED> instruction: 0x0006b6b4
   17be0:	andeq	fp, r6, r8, ror #12
   17be4:	andeq	r3, r7, r0, lsr r1
   17be8:	andeq	fp, r6, ip, lsr r6
   17bec:	andeq	fp, r6, r0, lsl #12
   17bf0:	strdeq	fp, [r6], -r4
   17bf4:	andeq	fp, r6, r4, ror #11
   17bf8:	andeq	fp, r6, r8, asr #11
   17bfc:			; <UNDEFINED> instruction: 0x0006b5b4
   17c00:	muleq	r6, r0, r5
   17c04:	andeq	fp, r6, r0, ror r5
   17c08:	andeq	fp, r6, r4, asr r5
   17c0c:	ldrdeq	r9, [r9], -ip
   17c10:			; <UNDEFINED> instruction: 0x00099fbc
   17c14:	andeq	r9, r6, ip, ror #29
   17c18:	andeq	r2, r7, r4, asr #30
   17c1c:			; <UNDEFINED> instruction: 0x00069eb8
   17c20:	andeq	r2, r7, ip, lsr #30
   17c24:	strdeq	sp, [r7], -r4
   17c28:	andeq	r9, r6, ip, lsl sl
   17c2c:	andeq	fp, r6, ip, ror r1
   17c30:	andeq	fp, r6, r0, asr #32
   17c34:	andeq	r9, r6, r4, lsl #28
   17c38:	andeq	r2, r7, r8, asr lr
   17c3c:	andeq	r9, r6, ip, asr #27
   17c40:	andeq	r2, r7, ip, lsr #28
   17c44:	andeq	fp, r6, ip, ror r0
   17c48:			; <UNDEFINED> instruction: 0x00072dbc
   17c4c:	andeq	r9, r6, r8, lsr #26
   17c50:	andeq	fp, r6, r8, asr #1
   17c54:	andeq	fp, r6, ip, ror #3
   17c58:	andeq	sl, r6, ip, lsr pc
   17c5c:	andeq	r2, r7, r4, lsr #26
   17c60:	andeq	r2, r7, r4, lsl sp
   17c64:	strdeq	r9, [r9], -ip
   17c68:	andeq	r0, r0, r4, ror #8
   17c6c:	andeq	r9, r9, r4, asr #17
   17c70:	andeq	r9, r9, r8, lsr #25
   17c74:	andeq	lr, r6, r0, asr #27
   17c78:	muleq	r6, r4, r1
   17c7c:	muleq	r6, r8, fp
   17c80:	andeq	r2, r7, r0, ror #23
   17c84:	andeq	r9, r6, r8, asr #14
   17c88:			; <UNDEFINED> instruction: 0x0006aeb4
   17c8c:	andeq	r9, r6, r8, lsl fp
   17c90:	andeq	r2, r7, r8, asr fp
   17c94:	ldrdeq	r9, [r6], -r0
   17c98:	andeq	r2, r7, r0, asr #22
   17c9c:	andeq	sl, r6, ip, ror #25
   17ca0:	strdeq	sl, [r6], -r0
   17ca4:	andeq	r2, r7, r8, ror #21
   17ca8:	andeq	sl, r6, ip, lsl #29
   17cac:	andeq	sl, r6, r8, lsr r1
   17cb0:	muleq	r7, r0, sl
   17cb4:	andeq	r9, r6, r8, lsl #20
   17cb8:	andeq	r2, r7, r8, ror sl
   17cbc:	andeq	sl, r6, r0, lsr #24
   17cc0:	andeq	sl, r6, r0, lsr #27
   17cc4:	andeq	r2, r7, r0, lsr #20
   17cc8:	andeq	sl, r6, r4, asr #27
   17ccc:	ldrdeq	sl, [r6], -ip
   17cd0:			; <UNDEFINED> instruction: 0x00068db4
   17cd4:	andeq	lr, r6, r0, lsr lr
   17cd8:	andeq	r9, r9, r4, asr #19
   17cdc:	andeq	sl, r6, r4, lsl #30
   17ce0:	andeq	sl, r6, r8, lsr #19
   17ce4:	andeq	sp, r6, r4, ror pc
   17ce8:	andeq	sp, r6, r8, ror #30
   17cec:	andeq	sl, r6, r0, lsr r9
   17cf0:	muleq	r6, r4, fp
   17cf4:			; <UNDEFINED> instruction: 0x0007d6b0
   17cf8:	andeq	sl, r6, r4, lsl #20
   17cfc:	andeq	sl, r6, ip, ror sl
   17d00:	andeq	r2, r7, r0, ror #12
   17d04:	andeq	r2, r7, r8, asr #12
   17d08:			; <UNDEFINED> instruction: 0x000691b8
   17d0c:	muleq	r6, r8, r1
   17d10:	andeq	sl, r6, ip, asr #17
   17d14:	andeq	r9, r6, r0, lsl #3
   17d18:	andeq	r9, r6, r4, ror r1
   17d1c:	andeq	sl, r6, r8, asr #21
   17d20:	andeq	r8, r6, r0, asr #19
   17d24:	andeq	lr, r6, r0, ror #17
   17d28:	ldr	ip, [r5, #20]
   17d2c:	cmp	ip, #0
   17d30:	beq	17d40 <fputs@plt+0x12728>
   17d34:	ldrb	r3, [ip]
   17d38:	cmp	r3, #0
   17d3c:	bne	17d84 <fputs@plt+0x1276c>
   17d40:	cmp	r4, #0
   17d44:	movne	r3, r4
   17d48:	beq	17e7c <fputs@plt+0x12864>
   17d4c:	str	r1, [sp]
   17d50:	mov	r2, r6
   17d54:	ldr	r1, [pc, #-124]	; 17ce0 <fputs@plt+0x126c8>
   17d58:	stmib	sp, {r0, lr}
   17d5c:	mov	r0, #1
   17d60:	add	r1, pc, r1
   17d64:	bl	4c94 <__printf_chk@plt>
   17d68:	b	16cdc <fputs@plt+0x116c4>
   17d6c:	ldr	r3, [pc, #-144]	; 17ce4 <fputs@plt+0x126cc>
   17d70:	add	r3, pc, r3
   17d74:	b	17a64 <fputs@plt+0x1244c>
   17d78:	ldr	r3, [pc, #-152]	; 17ce8 <fputs@plt+0x126d0>
   17d7c:	add	r3, pc, r3
   17d80:	b	1799c <fputs@plt+0x12384>
   17d84:	cmp	r4, #0
   17d88:	movne	r3, r4
   17d8c:	beq	17e88 <fputs@plt+0x12870>
   17d90:	str	r1, [sp]
   17d94:	mov	r2, r6
   17d98:	ldr	r1, [pc, #-180]	; 17cec <fputs@plt+0x126d4>
   17d9c:	stmib	sp, {r0, lr}
   17da0:	mov	r0, #1
   17da4:	str	ip, [sp, #12]
   17da8:	add	r1, pc, r1
   17dac:	bl	4c94 <__printf_chk@plt>
   17db0:	b	16cdc <fputs@plt+0x116c4>
   17db4:	ldr	r1, [pc, #-204]	; 17cf0 <fputs@plt+0x126d8>
   17db8:	mov	r0, r4
   17dbc:	ldr	r2, [r5, #156]	; 0x9c
   17dc0:	add	r1, pc, r1
   17dc4:	bl	4c94 <__printf_chk@plt>
   17dc8:	ldr	r0, [r5, #156]	; 0x9c
   17dcc:	mov	r1, r4
   17dd0:	bl	77b8c <fputs@plt+0x72574>
   17dd4:	subs	r2, r0, #0
   17dd8:	beq	17310 <fputs@plt+0x11cf8>
   17ddc:	ldr	r1, [pc, #-240]	; 17cf4 <fputs@plt+0x126dc>
   17de0:	mov	r0, r4
   17de4:	add	r1, pc, r1
   17de8:	bl	4c94 <__printf_chk@plt>
   17dec:	b	17310 <fputs@plt+0x11cf8>
   17df0:	mov	r0, #10
   17df4:	bl	4cd0 <putchar@plt>
   17df8:	b	16fcc <fputs@plt+0x119b4>
   17dfc:	ldr	r0, [pc, #-268]	; 17cf8 <fputs@plt+0x126e0>
   17e00:	add	r0, pc, r0
   17e04:	bl	5354 <puts@plt>
   17e08:	b	16fe4 <fputs@plt+0x119cc>
   17e0c:	ldr	r0, [pc, #-280]	; 17cfc <fputs@plt+0x126e4>
   17e10:	add	r0, pc, r0
   17e14:	bl	5354 <puts@plt>
   17e18:	b	16ffc <fputs@plt+0x119e4>
   17e1c:	ldr	r1, [pc, #-292]	; 17d00 <fputs@plt+0x126e8>
   17e20:	add	r1, pc, r1
   17e24:	mov	r6, r1
   17e28:	b	17a1c <fputs@plt+0x12404>
   17e2c:	mov	r0, r2
   17e30:	b	17ab4 <fputs@plt+0x1249c>
   17e34:	ldr	r1, [pc, #-312]	; 17d04 <fputs@plt+0x126ec>
   17e38:	add	r1, pc, r1
   17e3c:	mov	r6, r1
   17e40:	b	17954 <fputs@plt+0x1233c>
   17e44:	ldr	r3, [pc, #-324]	; 17d08 <fputs@plt+0x126f0>
   17e48:	add	r3, pc, r3
   17e4c:	b	17694 <fputs@plt+0x1207c>
   17e50:	cmp	r4, #0
   17e54:	str	r1, [sp]
   17e58:	ldr	r3, [pc, #-340]	; 17d0c <fputs@plt+0x126f4>
   17e5c:	mov	r2, r6
   17e60:	ldr	r1, [pc, #-344]	; 17d10 <fputs@plt+0x126f8>
   17e64:	mov	r0, #1
   17e68:	add	r3, pc, r3
   17e6c:	movne	r3, r4
   17e70:	add	r1, pc, r1
   17e74:	bl	4c94 <__printf_chk@plt>
   17e78:	b	16cdc <fputs@plt+0x116c4>
   17e7c:	ldr	r3, [pc, #-368]	; 17d14 <fputs@plt+0x126fc>
   17e80:	add	r3, pc, r3
   17e84:	b	17d4c <fputs@plt+0x12734>
   17e88:	ldr	r3, [pc, #-376]	; 17d18 <fputs@plt+0x12700>
   17e8c:	add	r3, pc, r3
   17e90:	b	17d90 <fputs@plt+0x12778>
   17e94:	mov	r4, r0
   17e98:	ldr	r0, [sp, #84]	; 0x54
   17e9c:	bl	4e5c <free@plt>
   17ea0:	mov	r0, r4
   17ea4:	bl	54f8 <_Unwind_Resume@plt>
   17ea8:	ldr	r0, [pc, #-404]	; 17d1c <fputs@plt+0x12704>
   17eac:	movw	r2, #3272	; 0xcc8
   17eb0:	ldr	r1, [pc, #-408]	; 17d20 <fputs@plt+0x12708>
   17eb4:	ldr	r3, [pc, #-408]	; 17d24 <fputs@plt+0x1270c>
   17eb8:	add	r0, pc, r0
   17ebc:	add	r1, pc, r1
   17ec0:	add	r3, pc, r3
   17ec4:	bl	76bb0 <fputs@plt+0x71598>
   17ec8:	b	17e94 <fputs@plt+0x1287c>
   17ecc:	mov	r4, r0
   17ed0:	mov	r6, #0
   17ed4:	mov	r0, r6
   17ed8:	bl	4e5c <free@plt>
   17edc:	mov	r0, r4
   17ee0:	bl	54f8 <_Unwind_Resume@plt>
   17ee4:	mov	r4, r0
   17ee8:	b	17ed4 <fputs@plt+0x128bc>
   17eec:	bl	524c <__stack_chk_fail@plt>
   17ef0:	b	17e94 <fputs@plt+0x1287c>
   17ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ef8:	sub	sp, sp, #100	; 0x64
   17efc:	ldr	r5, [pc, #2320]	; 18814 <fputs@plt+0x131fc>
   17f00:	mov	r4, r1
   17f04:	ldr	r2, [pc, #2316]	; 18818 <fputs@plt+0x13200>
   17f08:	mov	r6, r0
   17f0c:	add	r5, pc, r5
   17f10:	ldr	r1, [pc, #2308]	; 1881c <fputs@plt+0x13204>
   17f14:	mov	r3, #0
   17f18:	ldr	r2, [r5, r2]
   17f1c:	add	r1, pc, r1
   17f20:	str	r3, [sp, #56]	; 0x38
   17f24:	ldrb	r0, [r1]
   17f28:	str	r2, [sp, #40]	; 0x28
   17f2c:	ldr	r2, [sp, #40]	; 0x28
   17f30:	cmp	r0, r3
   17f34:	str	r3, [sp, #80]	; 0x50
   17f38:	str	r3, [sp, #84]	; 0x54
   17f3c:	ldr	r1, [r2]
   17f40:	str	r3, [sp, #88]	; 0x58
   17f44:	str	r3, [sp, #60]	; 0x3c
   17f48:	str	r1, [sp, #92]	; 0x5c
   17f4c:	str	r3, [sp, #64]	; 0x40
   17f50:	bne	17f58 <fputs@plt+0x12940>
   17f54:	bl	7863c <fputs@plt+0x73024>
   17f58:	bl	d6ac <fputs@plt+0x8094>
   17f5c:	subs	r3, r0, #0
   17f60:	beq	1804c <fputs@plt+0x12a34>
   17f64:	ldr	r3, [pc, #2228]	; 18820 <fputs@plt+0x13208>
   17f68:	ldr	r0, [r5, r3]
   17f6c:	bl	72810 <fputs@plt+0x6d1f8>
   17f70:	subs	r7, r0, #0
   17f74:	beq	184a8 <fputs@plt+0x12e90>
   17f78:	ldr	r1, [pc, #2212]	; 18824 <fputs@plt+0x1320c>
   17f7c:	mov	r2, r7
   17f80:	ldr	r3, [pc, #2208]	; 18828 <fputs@plt+0x13210>
   17f84:	add	r1, pc, r1
   17f88:	add	r3, pc, r3
   17f8c:	ldr	r0, [r1]
   17f90:	ldr	r1, [r3]
   17f94:	bl	24330 <fputs@plt+0x1ed18>
   17f98:	subs	r5, r0, #0
   17f9c:	blt	185a8 <fputs@plt+0x12f90>
   17fa0:	mov	r0, r7
   17fa4:	bl	72fc8 <fputs@plt+0x6d9b0>
   17fa8:	subs	r8, r0, #0
   17fac:	bne	18790 <fputs@plt+0x13178>
   17fb0:	bl	5210 <malloc@plt>
   17fb4:	str	r0, [sp, #60]	; 0x3c
   17fb8:	add	r5, sp, #72	; 0x48
   17fbc:	mov	r3, #0
   17fc0:	mov	r2, r3
   17fc4:	mov	r0, r7
   17fc8:	mov	r1, r5
   17fcc:	str	r3, [sp, #76]	; 0x4c
   17fd0:	mvn	r3, #1
   17fd4:	str	r3, [sp, #72]	; 0x48
   17fd8:	bl	72778 <fputs@plt+0x6d160>
   17fdc:	subs	r6, r0, #0
   17fe0:	movne	fp, #0
   17fe4:	bne	18004 <fputs@plt+0x129ec>
   17fe8:	b	18614 <fputs@plt+0x12ffc>
   17fec:	mov	r0, r7
   17ff0:	mov	r1, r5
   17ff4:	mov	r2, #0
   17ff8:	bl	72778 <fputs@plt+0x6d160>
   17ffc:	subs	r6, r0, #0
   18000:	beq	181e0 <fputs@plt+0x12bc8>
   18004:	mov	r0, r4
   18008:	bl	747a8 <fputs@plt+0x6f190>
   1800c:	cmp	r0, #0
   18010:	moveq	r1, r0
   18014:	addne	r1, r4, #4
   18018:	mov	r0, r6
   1801c:	bl	10e78 <fputs@plt+0xb860>
   18020:	cmp	r0, #0
   18024:	beq	17fec <fputs@plt+0x129d4>
   18028:	ldr	r3, [sp, #60]	; 0x3c
   1802c:	add	r2, fp, #1
   18030:	ldm	r6, {r0, r1}
   18034:	add	r3, r3, fp, lsl #3
   18038:	mov	fp, r2
   1803c:	stm	r3, {r0, r1}
   18040:	mov	r0, r6
   18044:	bl	4e5c <free@plt>
   18048:	b	17fec <fputs@plt+0x129d4>
   1804c:	ldr	r2, [pc, #2008]	; 1882c <fputs@plt+0x13214>
   18050:	mov	r0, r6
   18054:	str	r3, [sp, #12]
   18058:	add	r3, sp, #80	; 0x50
   1805c:	add	r2, pc, r2
   18060:	str	r3, [sp, #44]	; 0x2c
   18064:	str	r3, [sp, #4]
   18068:	add	r3, sp, #56	; 0x38
   1806c:	str	r2, [sp]
   18070:	str	r3, [sp, #8]
   18074:	ldr	r1, [pc, #1972]	; 18830 <fputs@plt+0x13218>
   18078:	ldr	r2, [pc, #1972]	; 18834 <fputs@plt+0x1321c>
   1807c:	ldr	r3, [pc, #1972]	; 18838 <fputs@plt+0x13220>
   18080:	add	r1, pc, r1
   18084:	add	r2, pc, r2
   18088:	add	r3, pc, r3
   1808c:	bl	4a534 <fputs@plt+0x44f1c>
   18090:	subs	r5, r0, #0
   18094:	blt	18190 <fputs@plt+0x12b78>
   18098:	ldr	r2, [pc, #1948]	; 1883c <fputs@plt+0x13224>
   1809c:	mov	r1, #97	; 0x61
   180a0:	ldr	r0, [sp, #56]	; 0x38
   180a4:	add	r2, pc, r2
   180a8:	bl	3f800 <fputs@plt+0x3a1e8>
   180ac:	cmp	r0, #0
   180b0:	blt	18604 <fputs@plt+0x12fec>
   180b4:	ldr	r2, [pc, #1924]	; 18840 <fputs@plt+0x13228>
   180b8:	add	r1, sp, #68	; 0x44
   180bc:	add	r3, sp, #60	; 0x3c
   180c0:	str	r1, [sp, #16]
   180c4:	add	r2, pc, r2
   180c8:	add	r1, sp, #64	; 0x40
   180cc:	mov	fp, #0
   180d0:	add	r5, sp, #72	; 0x48
   180d4:	str	r2, [sp, #20]
   180d8:	str	r3, [sp, #24]
   180dc:	str	r1, [sp, #28]
   180e0:	b	18150 <fputs@plt+0x12b38>
   180e4:	add	r6, fp, #1
   180e8:	add	r0, sp, #60	; 0x3c
   180ec:	add	r1, sp, #64	; 0x40
   180f0:	mov	r3, #8
   180f4:	mov	r2, r6
   180f8:	bl	6bfc8 <fputs@plt+0x669b0>
   180fc:	cmp	r0, #0
   18100:	beq	18584 <fputs@plt+0x12f6c>
   18104:	ldr	r7, [sp, #60]	; 0x3c
   18108:	lsl	r8, fp, #3
   1810c:	ldr	r0, [sp, #68]	; 0x44
   18110:	add	r9, r7, r8
   18114:	ldr	sl, [sp, #72]	; 0x48
   18118:	bl	246f4 <fputs@plt+0x1f0dc>
   1811c:	str	sl, [r7, fp, lsl #3]
   18120:	ldr	r7, [sp, #60]	; 0x3c
   18124:	str	r0, [r9, #4]
   18128:	mov	r0, r4
   1812c:	add	r8, r7, r8
   18130:	bl	747a8 <fputs@plt+0x6f190>
   18134:	cmp	r0, #0
   18138:	moveq	r1, r0
   1813c:	addne	r1, r4, #4
   18140:	mov	r0, r8
   18144:	bl	10e78 <fputs@plt+0xb860>
   18148:	cmp	r0, #0
   1814c:	movne	fp, r6
   18150:	ldr	r0, [sp, #56]	; 0x38
   18154:	mov	r2, r5
   18158:	ldr	r1, [sp, #20]
   1815c:	add	r3, sp, #68	; 0x44
   18160:	bl	40924 <fputs@plt+0x3b30c>
   18164:	cmp	r0, #0
   18168:	bgt	180e4 <fputs@plt+0x12acc>
   1816c:	bne	1860c <fputs@plt+0x12ff4>
   18170:	ldr	r0, [sp, #56]	; 0x38
   18174:	bl	3f228 <fputs@plt+0x39c10>
   18178:	cmp	r0, #0
   1817c:	bge	181f8 <fputs@plt+0x12be0>
   18180:	bl	4d74c <fputs@plt+0x48134>
   18184:	mov	r4, r0
   18188:	ldr	r0, [sp, #60]	; 0x3c
   1818c:	b	181a4 <fputs@plt+0x12b8c>
   18190:	bl	77b7c <fputs@plt+0x72564>
   18194:	cmp	r0, #2
   18198:	bgt	184d4 <fputs@plt+0x12ebc>
   1819c:	ldr	r0, [sp, #60]	; 0x3c
   181a0:	mov	r4, r5
   181a4:	bl	4e5c <free@plt>
   181a8:	ldr	r0, [sp, #44]	; 0x2c
   181ac:	bl	30414 <fputs@plt+0x2adfc>
   181b0:	ldr	r0, [sp, #56]	; 0x38
   181b4:	cmp	r0, #0
   181b8:	beq	181c0 <fputs@plt+0x12ba8>
   181bc:	bl	3a9b0 <fputs@plt+0x35398>
   181c0:	ldr	r1, [sp, #40]	; 0x28
   181c4:	mov	r0, r4
   181c8:	ldr	r2, [sp, #92]	; 0x5c
   181cc:	ldr	r3, [r1]
   181d0:	cmp	r2, r3
   181d4:	bne	186bc <fputs@plt+0x130a4>
   181d8:	add	sp, sp, #100	; 0x64
   181dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   181e0:	cmp	r8, fp
   181e4:	bcc	18758 <fputs@plt+0x13140>
   181e8:	mov	r0, r7
   181ec:	bl	728a0 <fputs@plt+0x6d288>
   181f0:	add	r3, sp, #80	; 0x50
   181f4:	str	r3, [sp, #44]	; 0x2c
   181f8:	cmp	fp, #0
   181fc:	ldr	r0, [sp, #60]	; 0x3c
   18200:	beq	1854c <fputs@plt+0x12f34>
   18204:	cmp	r0, #0
   18208:	beq	18718 <fputs@plt+0x13100>
   1820c:	ldr	r3, [pc, #1584]	; 18844 <fputs@plt+0x1322c>
   18210:	mov	r1, fp
   18214:	mov	r2, #8
   18218:	add	r3, pc, r3
   1821c:	bl	4a9c <qsort@plt>
   18220:	ldr	r4, [sp, #60]	; 0x3c
   18224:	lsl	r2, fp, #3
   18228:	str	r2, [sp, #52]	; 0x34
   1822c:	add	r3, r4, r2
   18230:	str	r3, [sp, #16]
   18234:	cmp	r3, r4
   18238:	bls	18688 <fputs@plt+0x13070>
   1823c:	add	r5, r4, #8
   18240:	mov	sl, #5
   18244:	mov	r9, #9
   18248:	mov	r6, r3
   1824c:	b	18254 <fputs@plt+0x12c3c>
   18250:	mov	r5, r3
   18254:	ldr	r0, [r5, #-8]
   18258:	bl	55c4 <basename@plt>
   1825c:	bl	4fc4 <strlen@plt>
   18260:	cmp	r9, r0
   18264:	movcc	r9, r0
   18268:	ldr	r0, [r5, #-4]
   1826c:	bl	246d0 <fputs@plt+0x1f0b8>
   18270:	bl	4fc4 <strlen@plt>
   18274:	add	r3, r5, #8
   18278:	cmp	sl, r0
   1827c:	movcc	sl, r0
   18280:	cmp	r6, r5
   18284:	bhi	18250 <fputs@plt+0x12c38>
   18288:	ldr	r3, [pc, #1464]	; 18848 <fputs@plt+0x13230>
   1828c:	add	r3, pc, r3
   18290:	ldrb	r3, [r3]
   18294:	cmp	r3, #0
   18298:	bne	182c4 <fputs@plt+0x12cac>
   1829c:	cmp	r9, #24
   182a0:	addls	r5, sl, r9
   182a4:	addhi	r5, sl, #26
   182a8:	addls	r5, r5, #1
   182ac:	movhi	r6, r9
   182b0:	movls	r6, r9
   182b4:	movhi	r9, #25
   182b8:	bl	68ca0 <fputs@plt+0x63688>
   182bc:	cmp	r0, r5
   182c0:	bhi	18518 <fputs@plt+0x12f00>
   182c4:	ldr	r3, [pc, #1408]	; 1884c <fputs@plt+0x13234>
   182c8:	add	r3, pc, r3
   182cc:	ldrb	r3, [r3]
   182d0:	cmp	r3, #0
   182d4:	beq	18554 <fputs@plt+0x12f3c>
   182d8:	ldr	r1, [sp, #16]
   182dc:	cmp	r1, r4
   182e0:	bls	18448 <fputs@plt+0x12e30>
   182e4:	ldr	r2, [pc, #1380]	; 18850 <fputs@plt+0x13238>
   182e8:	add	r4, r4, #8
   182ec:	ldr	r3, [pc, #1376]	; 18854 <fputs@plt+0x1323c>
   182f0:	ldr	r1, [pc, #1376]	; 18858 <fputs@plt+0x13240>
   182f4:	add	r2, pc, r2
   182f8:	add	r3, pc, r3
   182fc:	str	r2, [sp, #24]
   18300:	add	r1, pc, r1
   18304:	str	r3, [sp, #28]
   18308:	str	r1, [sp, #32]
   1830c:	ldr	r2, [pc, #1352]	; 1885c <fputs@plt+0x13244>
   18310:	ldr	r3, [pc, #1352]	; 18860 <fputs@plt+0x13248>
   18314:	ldr	r1, [pc, #1352]	; 18864 <fputs@plt+0x1324c>
   18318:	add	r2, pc, r2
   1831c:	add	r3, pc, r3
   18320:	str	r2, [sp, #36]	; 0x24
   18324:	add	r1, pc, r1
   18328:	str	r3, [sp, #20]
   1832c:	str	r1, [sp, #48]	; 0x30
   18330:	b	183b8 <fputs@plt+0x12da0>
   18334:	cmp	r3, #9
   18338:	beq	183cc <fputs@plt+0x12db4>
   1833c:	cmp	r3, #0
   18340:	beq	18414 <fputs@plt+0x12dfc>
   18344:	ldr	r7, [sp, #20]
   18348:	mov	r8, r7
   1834c:	ldr	r0, [r4, #-8]
   18350:	bl	55c4 <basename@plt>
   18354:	ldr	r3, [pc, #1292]	; 18868 <fputs@plt+0x13250>
   18358:	add	r3, pc, r3
   1835c:	ldrb	r3, [r3]
   18360:	cmp	r3, #0
   18364:	movne	r5, #0
   18368:	mov	r6, r0
   1836c:	beq	183f8 <fputs@plt+0x12de0>
   18370:	ldr	r0, [r4, #-4]
   18374:	bl	246d0 <fputs@plt+0x1f0b8>
   18378:	ldr	r1, [pc, #1260]	; 1886c <fputs@plt+0x13254>
   1837c:	mov	r3, r6
   18380:	str	r0, [sp, #8]
   18384:	mov	r2, r9
   18388:	str	r8, [sp]
   1838c:	mov	r0, #1
   18390:	str	sl, [sp, #4]
   18394:	add	r1, pc, r1
   18398:	str	r7, [sp, #12]
   1839c:	bl	4c94 <__printf_chk@plt>
   183a0:	mov	r0, r5
   183a4:	bl	4e5c <free@plt>
   183a8:	ldr	r1, [sp, #16]
   183ac:	cmp	r1, r4
   183b0:	add	r4, r4, #8
   183b4:	bls	18448 <fputs@plt+0x12e30>
   183b8:	ldr	r3, [r4, #-4]
   183bc:	sub	r2, r3, #4
   183c0:	cmp	r3, #7
   183c4:	cmpne	r2, #1
   183c8:	bhi	18334 <fputs@plt+0x12d1c>
   183cc:	bl	6e34c <fputs@plt+0x68d34>
   183d0:	ldr	r8, [sp, #32]
   183d4:	cmp	r0, #0
   183d8:	ldr	r2, [sp, #36]	; 0x24
   183dc:	movne	r8, r2
   183e0:	bl	6e34c <fputs@plt+0x68d34>
   183e4:	ldr	r7, [sp, #24]
   183e8:	cmp	r0, #0
   183ec:	ldr	r3, [sp, #28]
   183f0:	movne	r7, r3
   183f4:	b	1834c <fputs@plt+0x12d34>
   183f8:	mov	r1, r9
   183fc:	mov	r2, #33	; 0x21
   18400:	bl	6ad4c <fputs@plt+0x65734>
   18404:	cmp	r0, #0
   18408:	mov	r5, r0
   1840c:	movne	r6, r0
   18410:	b	18370 <fputs@plt+0x12d58>
   18414:	bl	6e34c <fputs@plt+0x68d34>
   18418:	ldr	r8, [pc, #1104]	; 18870 <fputs@plt+0x13258>
   1841c:	cmp	r0, #0
   18420:	add	r8, pc, r8
   18424:	ldrne	r8, [pc, #1096]	; 18874 <fputs@plt+0x1325c>
   18428:	addne	r8, pc, r8
   1842c:	bl	6e34c <fputs@plt+0x68d34>
   18430:	cmp	r0, #0
   18434:	ldrne	r7, [pc, #1084]	; 18878 <fputs@plt+0x13260>
   18438:	addne	r7, pc, r7
   1843c:	bne	1834c <fputs@plt+0x12d34>
   18440:	ldr	r7, [sp, #48]	; 0x30
   18444:	b	1834c <fputs@plt+0x12d34>
   18448:	ldr	r3, [pc, #1068]	; 1887c <fputs@plt+0x13264>
   1844c:	add	r3, pc, r3
   18450:	ldrb	r3, [r3]
   18454:	cmp	r3, #0
   18458:	beq	18534 <fputs@plt+0x12f1c>
   1845c:	bl	d6ac <fputs@plt+0x8094>
   18460:	cmp	r0, #0
   18464:	beq	18184 <fputs@plt+0x12b6c>
   18468:	ldr	r3, [sp, #60]	; 0x3c
   1846c:	ldr	r1, [sp, #52]	; 0x34
   18470:	add	r2, r3, r1
   18474:	cmp	r3, r2
   18478:	bcs	185c4 <fputs@plt+0x12fac>
   1847c:	add	r4, r3, #8
   18480:	mov	r6, r1
   18484:	ldr	r0, [r4, #-8]
   18488:	bl	4e5c <free@plt>
   1848c:	ldr	r0, [sp, #60]	; 0x3c
   18490:	add	r3, r0, r6
   18494:	cmp	r4, r3
   18498:	add	r4, r4, #8
   1849c:	bcc	18484 <fputs@plt+0x12e6c>
   184a0:	mov	r4, #0
   184a4:	b	181a4 <fputs@plt+0x12b8c>
   184a8:	ldr	r0, [pc, #976]	; 18880 <fputs@plt+0x13268>
   184ac:	movw	r1, #1375	; 0x55f
   184b0:	ldr	r2, [pc, #972]	; 18884 <fputs@plt+0x1326c>
   184b4:	add	r0, pc, r0
   184b8:	add	r2, pc, r2
   184bc:	bl	76f1c <fputs@plt+0x71904>
   184c0:	mov	r4, r0
   184c4:	add	r2, sp, #80	; 0x50
   184c8:	ldr	r0, [sp, #60]	; 0x3c
   184cc:	str	r2, [sp, #44]	; 0x2c
   184d0:	b	181a4 <fputs@plt+0x12b8c>
   184d4:	ldr	r0, [sp, #44]	; 0x2c
   184d8:	mov	r1, r5
   184dc:	bl	308e8 <fputs@plt+0x2b2d0>
   184e0:	ldr	r2, [pc, #928]	; 18888 <fputs@plt+0x13270>
   184e4:	mov	r1, #0
   184e8:	ldr	ip, [pc, #924]	; 1888c <fputs@plt+0x13274>
   184ec:	movw	r3, #1413	; 0x585
   184f0:	add	r2, pc, r2
   184f4:	str	r2, [sp, #4]
   184f8:	ldr	r2, [pc, #912]	; 18890 <fputs@plt+0x13278>
   184fc:	add	ip, pc, ip
   18500:	str	r0, [sp, #8]
   18504:	mov	r0, #3
   18508:	str	ip, [sp]
   1850c:	add	r2, pc, r2
   18510:	bl	76de4 <fputs@plt+0x717cc>
   18514:	b	1819c <fputs@plt+0x12b84>
   18518:	bl	68ca0 <fputs@plt+0x63688>
   1851c:	rsb	r0, r5, r0
   18520:	rsb	r6, r9, r6
   18524:	cmp	r0, r6
   18528:	addls	r9, r9, r0
   1852c:	addhi	r9, r9, r6
   18530:	b	182c4 <fputs@plt+0x12cac>
   18534:	ldr	r1, [pc, #856]	; 18894 <fputs@plt+0x1327c>
   18538:	mov	r2, fp
   1853c:	mov	r0, #1
   18540:	add	r1, pc, r1
   18544:	bl	4c94 <__printf_chk@plt>
   18548:	b	1845c <fputs@plt+0x12e44>
   1854c:	mov	r4, r0
   18550:	b	18224 <fputs@plt+0x12c0c>
   18554:	ldr	r3, [pc, #828]	; 18898 <fputs@plt+0x13280>
   18558:	mov	r0, #1
   1855c:	ldr	r1, [pc, #824]	; 1889c <fputs@plt+0x13284>
   18560:	mov	r2, r9
   18564:	add	r3, pc, r3
   18568:	str	r3, [sp, #4]
   1856c:	ldr	r3, [pc, #812]	; 188a0 <fputs@plt+0x13288>
   18570:	add	r1, pc, r1
   18574:	str	sl, [sp]
   18578:	add	r3, pc, r3
   1857c:	bl	4c94 <__printf_chk@plt>
   18580:	b	182d8 <fputs@plt+0x12cc0>
   18584:	ldr	r0, [pc, #792]	; 188a4 <fputs@plt+0x1328c>
   18588:	mov	r1, #1424	; 0x590
   1858c:	ldr	r2, [pc, #788]	; 188a8 <fputs@plt+0x13290>
   18590:	add	r0, pc, r0
   18594:	add	r2, pc, r2
   18598:	bl	76f1c <fputs@plt+0x71904>
   1859c:	mov	r4, r0
   185a0:	ldr	r0, [sp, #60]	; 0x3c
   185a4:	b	181a4 <fputs@plt+0x12b8c>
   185a8:	mov	r0, r7
   185ac:	bl	24300 <fputs@plt+0x1ece8>
   185b0:	bl	77b7c <fputs@plt+0x72564>
   185b4:	cmp	r0, #2
   185b8:	bgt	185d0 <fputs@plt+0x12fb8>
   185bc:	mov	r4, r5
   185c0:	b	184c4 <fputs@plt+0x12eac>
   185c4:	mov	r0, r3
   185c8:	mov	r4, #0
   185cc:	b	181a4 <fputs@plt+0x12b8c>
   185d0:	ldr	lr, [pc, #724]	; 188ac <fputs@plt+0x13294>
   185d4:	mov	r0, #3
   185d8:	ldr	ip, [pc, #720]	; 188b0 <fputs@plt+0x13298>
   185dc:	mov	r1, r5
   185e0:	ldr	r2, [pc, #716]	; 188b4 <fputs@plt+0x1329c>
   185e4:	add	lr, pc, lr
   185e8:	add	ip, pc, ip
   185ec:	movw	r3, #1380	; 0x564
   185f0:	add	r2, pc, r2
   185f4:	str	lr, [sp]
   185f8:	str	ip, [sp, #4]
   185fc:	bl	76de4 <fputs@plt+0x717cc>
   18600:	b	185bc <fputs@plt+0x12fa4>
   18604:	bl	4d74c <fputs@plt+0x48134>
   18608:	b	18184 <fputs@plt+0x12b6c>
   1860c:	bl	4d74c <fputs@plt+0x48134>
   18610:	b	18184 <fputs@plt+0x12b6c>
   18614:	mov	fp, r6
   18618:	b	181e8 <fputs@plt+0x12bd0>
   1861c:	ldr	r7, [sp, #60]	; 0x3c
   18620:	mov	r4, r0
   18624:	add	r1, sp, #80	; 0x50
   18628:	str	r1, [sp, #44]	; 0x2c
   1862c:	mov	r0, r7
   18630:	bl	4e5c <free@plt>
   18634:	ldr	r0, [sp, #44]	; 0x2c
   18638:	bl	30414 <fputs@plt+0x2adfc>
   1863c:	ldr	r0, [sp, #56]	; 0x38
   18640:	cmp	r0, #0
   18644:	beq	1864c <fputs@plt+0x13034>
   18648:	bl	3a9b0 <fputs@plt+0x35398>
   1864c:	mov	r0, r4
   18650:	bl	54f8 <_Unwind_Resume@plt>
   18654:	mov	r4, r0
   18658:	ldr	r7, [sp, #60]	; 0x3c
   1865c:	b	1862c <fputs@plt+0x13014>
   18660:	mov	r4, r0
   18664:	mov	r5, #0
   18668:	mov	r0, r5
   1866c:	bl	4e5c <free@plt>
   18670:	ldr	r7, [sp, #60]	; 0x3c
   18674:	b	1862c <fputs@plt+0x13014>
   18678:	b	18660 <fputs@plt+0x13048>
   1867c:	b	18660 <fputs@plt+0x13048>
   18680:	b	18660 <fputs@plt+0x13048>
   18684:	b	18654 <fputs@plt+0x1303c>
   18688:	ldr	r3, [pc, #552]	; 188b8 <fputs@plt+0x132a0>
   1868c:	add	r3, pc, r3
   18690:	ldrb	r3, [r3]
   18694:	cmp	r3, #0
   18698:	bne	186f4 <fputs@plt+0x130dc>
   1869c:	mov	r6, #9
   186a0:	mov	r5, #15
   186a4:	mov	r9, r6
   186a8:	mov	sl, #5
   186ac:	b	182b8 <fputs@plt+0x12ca0>
   186b0:	b	18654 <fputs@plt+0x1303c>
   186b4:	mov	r4, r0
   186b8:	b	1863c <fputs@plt+0x13024>
   186bc:	bl	524c <__stack_chk_fail@plt>
   186c0:	b	18654 <fputs@plt+0x1303c>
   186c4:	b	18654 <fputs@plt+0x1303c>
   186c8:	add	r2, sp, #80	; 0x50
   186cc:	mov	r4, r0
   186d0:	ldr	r7, [sp, #60]	; 0x3c
   186d4:	str	r2, [sp, #44]	; 0x2c
   186d8:	b	1862c <fputs@plt+0x13014>
   186dc:	add	r3, sp, #80	; 0x50
   186e0:	mov	r4, r0
   186e4:	ldr	r7, [sp, #60]	; 0x3c
   186e8:	str	r3, [sp, #44]	; 0x2c
   186ec:	b	1862c <fputs@plt+0x13014>
   186f0:	b	18654 <fputs@plt+0x1303c>
   186f4:	mov	sl, #5
   186f8:	mov	r9, #9
   186fc:	b	182c4 <fputs@plt+0x12cac>
   18700:	b	18654 <fputs@plt+0x1303c>
   18704:	b	18654 <fputs@plt+0x1303c>
   18708:	mov	r4, r0
   1870c:	b	18668 <fputs@plt+0x13050>
   18710:	b	18660 <fputs@plt+0x13048>
   18714:	b	18654 <fputs@plt+0x1303c>
   18718:	bl	5658 <fputs@plt+0x40>
   1871c:	ldr	r7, [sp, #60]	; 0x3c
   18720:	add	r2, sp, #80	; 0x50
   18724:	str	r2, [sp, #44]	; 0x2c
   18728:	mov	r4, r0
   1872c:	b	1862c <fputs@plt+0x13014>
   18730:	b	1861c <fputs@plt+0x13004>
   18734:	b	18654 <fputs@plt+0x1303c>
   18738:	b	18728 <fputs@plt+0x13110>
   1873c:	b	18654 <fputs@plt+0x1303c>
   18740:	b	186dc <fputs@plt+0x130c4>
   18744:	b	186dc <fputs@plt+0x130c4>
   18748:	b	1861c <fputs@plt+0x13004>
   1874c:	b	18728 <fputs@plt+0x13110>
   18750:	b	18654 <fputs@plt+0x1303c>
   18754:	b	18654 <fputs@plt+0x1303c>
   18758:	ldr	r0, [pc, #348]	; 188bc <fputs@plt+0x132a4>
   1875c:	movw	r2, #1400	; 0x578
   18760:	ldr	r1, [pc, #344]	; 188c0 <fputs@plt+0x132a8>
   18764:	ldr	r3, [pc, #344]	; 188c4 <fputs@plt+0x132ac>
   18768:	add	r0, pc, r0
   1876c:	add	r1, pc, r1
   18770:	add	r3, pc, r3
   18774:	bl	76bb0 <fputs@plt+0x71598>
   18778:	b	1861c <fputs@plt+0x13004>
   1877c:	b	186c8 <fputs@plt+0x130b0>
   18780:	b	186dc <fputs@plt+0x130c4>
   18784:	b	1861c <fputs@plt+0x13004>
   18788:	b	186c8 <fputs@plt+0x130b0>
   1878c:	b	18654 <fputs@plt+0x1303c>
   18790:	mvn	r0, #0
   18794:	mov	r1, r8
   18798:	bl	7f53c <fputs@plt+0x79f24>
   1879c:	cmp	r0, #7
   187a0:	bls	187e8 <fputs@plt+0x131d0>
   187a4:	lsl	r0, r8, #3
   187a8:	bl	5210 <malloc@plt>
   187ac:	cmp	r0, #0
   187b0:	str	r0, [sp, #60]	; 0x3c
   187b4:	bne	17fb8 <fputs@plt+0x129a0>
   187b8:	mov	r0, r7
   187bc:	bl	24300 <fputs@plt+0x1ece8>
   187c0:	ldr	r0, [pc, #256]	; 188c8 <fputs@plt+0x132b0>
   187c4:	movw	r1, #1389	; 0x56d
   187c8:	ldr	r2, [pc, #252]	; 188cc <fputs@plt+0x132b4>
   187cc:	add	r0, pc, r0
   187d0:	add	r2, pc, r2
   187d4:	bl	76f1c <fputs@plt+0x71904>
   187d8:	b	184c0 <fputs@plt+0x12ea8>
   187dc:	b	18654 <fputs@plt+0x1303c>
   187e0:	b	186dc <fputs@plt+0x130c4>
   187e4:	b	186c8 <fputs@plt+0x130b0>
   187e8:	mov	r3, #0
   187ec:	str	r3, [sp, #60]	; 0x3c
   187f0:	b	187b8 <fputs@plt+0x131a0>
   187f4:	b	1861c <fputs@plt+0x13004>
   187f8:	b	18654 <fputs@plt+0x1303c>
   187fc:	b	18654 <fputs@plt+0x1303c>
   18800:	b	18654 <fputs@plt+0x1303c>
   18804:	b	18654 <fputs@plt+0x1303c>
   18808:	b	186c8 <fputs@plt+0x130b0>
   1880c:	b	18654 <fputs@plt+0x1303c>
   18810:	b	18654 <fputs@plt+0x1303c>
   18814:	andeq	r8, r9, ip, ror #24
   18818:	andeq	r0, r0, r0, asr #8
   1881c:	andeq	r9, r9, r0, lsl #11
   18820:	andeq	r0, r0, r4, asr #8
   18824:	andeq	r9, r9, r8, ror #9
   18828:	andeq	r9, r9, r0, lsl r5
   1882c:	andeq	sl, r6, ip, lsl #20
   18830:	muleq	r6, r8, fp
   18834:	andeq	r8, r6, r4, asr #25
   18838:	ldrdeq	r8, [r6], -ip
   1883c:	strdeq	sl, [r6], -r4
   18840:	ldrdeq	sl, [r6], -r4
   18844:			; <UNDEFINED> instruction: 0xffff31d0
   18848:	strdeq	r9, [r9], -sp
   1884c:	ldrdeq	r9, [r9], -r5
   18850:	andeq	r2, r7, ip, lsl #3
   18854:	andeq	r9, r6, ip, lsl #2
   18858:	andeq	r2, r7, r0, lsl #3
   1885c:	andeq	r9, r6, r8, lsl #2
   18860:	andeq	r2, r7, r4, ror #2
   18864:	andeq	r2, r7, ip, asr r1
   18868:	andeq	r9, r9, r1, lsr r1
   1886c:	andeq	sl, r6, r4, lsr #14
   18870:	andeq	r2, r7, r0, rrx
   18874:	strheq	sl, [r6], -r8
   18878:	andeq	r8, r6, ip, asr #31
   1887c:	andeq	r9, r9, r1, asr r0
   18880:	andeq	r8, r6, r8, asr #7
   18884:	strdeq	lr, [r6], -ip
   18888:	andeq	sl, r6, r8, lsl #11
   1888c:			; <UNDEFINED> instruction: 0x0006e2b8
   18890:	andeq	r8, r6, r0, ror r3
   18894:	andeq	sl, r6, r8, lsl #11
   18898:	andeq	r9, r6, r8, ror #11
   1889c:	andeq	sl, r6, r0, lsr r5
   188a0:	andeq	sl, r6, r4, lsr r5
   188a4:	andeq	r8, r6, ip, ror #5
   188a8:	andeq	lr, r6, r0, lsr #4
   188ac:	ldrdeq	lr, [r6], -r0
   188b0:	andeq	sl, r6, ip, asr #8
   188b4:	andeq	r8, r6, ip, lsl #5
   188b8:	strdeq	r8, [r9], -sp
   188bc:	strdeq	sl, [r6], -r0
   188c0:	andeq	r8, r6, r0, lsl r1
   188c4:	muleq	r6, r4, r2
   188c8:	strheq	r8, [r6], -r0
   188cc:	andeq	sp, r6, r4, ror #31
   188d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   188d4:	sub	sp, sp, #76	; 0x4c
   188d8:	ldr	ip, [pc, #924]	; 18c7c <fputs@plt+0x13664>
   188dc:	mov	r7, r1
   188e0:	ldr	lr, [pc, #920]	; 18c80 <fputs@plt+0x13668>
   188e4:	subs	r4, r0, #0
   188e8:	ldr	r1, [sp, #112]	; 0x70
   188ec:	add	ip, pc, ip
   188f0:	str	r3, [sp, #24]
   188f4:	mov	r0, #0
   188f8:	mov	r3, ip
   188fc:	mov	sl, r2
   18900:	str	r1, [sp, #28]
   18904:	ldr	lr, [ip, lr]
   18908:	str	r0, [sp, #48]	; 0x30
   1890c:	ldr	r3, [lr]
   18910:	str	lr, [sp, #20]
   18914:	str	r3, [sp, #68]	; 0x44
   18918:	beq	18c2c <fputs@plt+0x13614>
   1891c:	ldr	r3, [sp, #24]
   18920:	cmp	r3, #0
   18924:	beq	18bec <fputs@plt+0x135d4>
   18928:	cmp	sl, #0
   1892c:	beq	18bb0 <fputs@plt+0x13598>
   18930:	ldr	r1, [sp, #28]
   18934:	cmp	r1, #0
   18938:	beq	18c0c <fputs@plt+0x135f4>
   1893c:	bl	72820 <fputs@plt+0x6d208>
   18940:	cmp	r0, #0
   18944:	str	r0, [sp, #52]	; 0x34
   18948:	beq	189f8 <fputs@plt+0x133e0>
   1894c:	add	r9, sp, #48	; 0x30
   18950:	mov	r1, #0
   18954:	add	r8, sp, #56	; 0x38
   18958:	mov	r0, r4
   1895c:	str	r1, [sp]
   18960:	mov	r3, r9
   18964:	mov	r2, r7
   18968:	str	r8, [sp, #4]
   1896c:	bl	119d0 <fputs@plt+0xc3b8>
   18970:	subs	r5, r0, #0
   18974:	blt	189c8 <fputs@plt+0x133b0>
   18978:	ldr	r0, [sp, #52]	; 0x34
   1897c:	ldr	r1, [sp, #56]	; 0x38
   18980:	bl	72a64 <fputs@plt+0x6d44c>
   18984:	subs	fp, r0, #0
   18988:	blt	18b44 <fputs@plt+0x1352c>
   1898c:	ldr	r3, [pc, #752]	; 18c84 <fputs@plt+0x1366c>
   18990:	add	r3, pc, r3
   18994:	ldrb	r3, [r3]
   18998:	cmp	r3, #0
   1899c:	bne	18a18 <fputs@plt+0x13400>
   189a0:	ldr	r1, [sp, #28]
   189a4:	str	r3, [r1]
   189a8:	mov	r3, #0
   189ac:	ldr	r1, [sp, #48]	; 0x30
   189b0:	ldr	r2, [sp, #52]	; 0x34
   189b4:	str	r3, [sp, #48]	; 0x30
   189b8:	str	r3, [sp, #52]	; 0x34
   189bc:	ldr	r3, [sp, #24]
   189c0:	str	r1, [sl]
   189c4:	str	r2, [r3]
   189c8:	add	r0, sp, #52	; 0x34
   189cc:	bl	d2a4 <fputs@plt+0x7c8c>
   189d0:	ldr	r0, [sp, #48]	; 0x30
   189d4:	bl	4e5c <free@plt>
   189d8:	ldr	r1, [sp, #20]
   189dc:	ldr	r2, [sp, #68]	; 0x44
   189e0:	mov	r0, r5
   189e4:	ldr	r3, [r1]
   189e8:	cmp	r2, r3
   189ec:	bne	18bac <fputs@plt+0x13594>
   189f0:	add	sp, sp, #76	; 0x4c
   189f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189f8:	ldr	r0, [pc, #648]	; 18c88 <fputs@plt+0x13670>
   189fc:	mov	r1, #624	; 0x270
   18a00:	ldr	r2, [pc, #644]	; 18c8c <fputs@plt+0x13674>
   18a04:	add	r0, pc, r0
   18a08:	add	r2, pc, r2
   18a0c:	bl	76f1c <fputs@plt+0x71904>
   18a10:	mov	r5, r0
   18a14:	b	189c8 <fputs@plt+0x133b0>
   18a18:	add	r0, sp, #72	; 0x48
   18a1c:	mov	r3, #0
   18a20:	str	r3, [r0, #-12]!
   18a24:	bl	53520 <fputs@plt+0x4df08>
   18a28:	cmp	r0, #0
   18a2c:	blt	18b64 <fputs@plt+0x1354c>
   18a30:	ldr	r4, [sp, #60]	; 0x3c
   18a34:	cmp	r4, #0
   18a38:	beq	18b58 <fputs@plt+0x13540>
   18a3c:	ldr	r3, [r4]
   18a40:	cmp	r3, #0
   18a44:	beq	18b58 <fputs@plt+0x13540>
   18a48:	ldr	r2, [pc, #576]	; 18c90 <fputs@plt+0x13678>
   18a4c:	add	r1, sp, #64	; 0x40
   18a50:	ldr	r3, [pc, #572]	; 18c94 <fputs@plt+0x1367c>
   18a54:	add	r4, r4, #4
   18a58:	add	r2, pc, r2
   18a5c:	str	r2, [sp, #36]	; 0x24
   18a60:	ldr	r2, [pc, #560]	; 18c98 <fputs@plt+0x13680>
   18a64:	add	r3, pc, r3
   18a68:	str	r1, [sp, #32]
   18a6c:	add	r2, pc, r2
   18a70:	str	r3, [sp, #40]	; 0x28
   18a74:	str	r2, [sp, #44]	; 0x2c
   18a78:	b	18ae8 <fputs@plt+0x134d0>
   18a7c:	ldr	r1, [r4, #-4]
   18a80:	mov	r2, r7
   18a84:	ldr	r0, [sp, #64]	; 0x40
   18a88:	mov	r3, r9
   18a8c:	stm	sp, {r5, r8}
   18a90:	bl	119d0 <fputs@plt+0xc3b8>
   18a94:	subs	r5, r0, #0
   18a98:	blt	18b88 <fputs@plt+0x13570>
   18a9c:	ldr	r0, [sp, #52]	; 0x34
   18aa0:	ldr	r1, [sp, #56]	; 0x38
   18aa4:	bl	72a64 <fputs@plt+0x6d44c>
   18aa8:	subs	fp, r0, #0
   18aac:	blt	18b7c <fputs@plt+0x13564>
   18ab0:	ldr	r0, [sp, #64]	; 0x40
   18ab4:	cmp	r0, #0
   18ab8:	beq	18ad0 <fputs@plt+0x134b8>
   18abc:	bl	2cda8 <fputs@plt+0x27790>
   18ac0:	ldr	r0, [sp, #64]	; 0x40
   18ac4:	bl	2ab28 <fputs@plt+0x25510>
   18ac8:	ldr	r0, [sp, #64]	; 0x40
   18acc:	bl	2aae4 <fputs@plt+0x254cc>
   18ad0:	cmp	r4, #0
   18ad4:	beq	18b54 <fputs@plt+0x1353c>
   18ad8:	ldr	r3, [r6]
   18adc:	add	r4, r4, #4
   18ae0:	cmp	r3, #0
   18ae4:	beq	18b54 <fputs@plt+0x1353c>
   18ae8:	mov	r3, #0
   18aec:	add	r0, sp, #64	; 0x40
   18af0:	str	r3, [sp, #64]	; 0x40
   18af4:	mov	r6, r4
   18af8:	ldr	r1, [r4, #-4]
   18afc:	bl	2d570 <fputs@plt+0x27f58>
   18b00:	subs	fp, r0, #0
   18b04:	bge	18a7c <fputs@plt+0x13464>
   18b08:	bl	77b7c <fputs@plt+0x72564>
   18b0c:	cmp	r0, #2
   18b10:	ble	18ab0 <fputs@plt+0x13498>
   18b14:	ldr	r1, [sp, #40]	; 0x28
   18b18:	mov	r0, #3
   18b1c:	ldr	r2, [sp, #44]	; 0x2c
   18b20:	movw	r3, #650	; 0x28a
   18b24:	str	r1, [sp]
   18b28:	mov	r1, fp
   18b2c:	str	r2, [sp, #4]
   18b30:	ldr	ip, [r4, #-4]
   18b34:	ldr	r2, [sp, #36]	; 0x24
   18b38:	str	ip, [sp, #8]
   18b3c:	bl	76de4 <fputs@plt+0x717cc>
   18b40:	b	18ab0 <fputs@plt+0x13498>
   18b44:	ldr	r0, [sp, #56]	; 0x38
   18b48:	bl	3a9b0 <fputs@plt+0x35398>
   18b4c:	mov	r5, fp
   18b50:	b	189c8 <fputs@plt+0x133b0>
   18b54:	ldr	r4, [sp, #60]	; 0x3c
   18b58:	ldr	r3, [sp, #28]
   18b5c:	str	r4, [r3]
   18b60:	b	189a8 <fputs@plt+0x13390>
   18b64:	mov	r5, r0
   18b68:	ldr	r0, [sp, #60]	; 0x3c
   18b6c:	cmp	r0, #0
   18b70:	beq	189c8 <fputs@plt+0x133b0>
   18b74:	bl	74690 <fputs@plt+0x6f078>
   18b78:	b	189c8 <fputs@plt+0x133b0>
   18b7c:	ldr	r0, [sp, #56]	; 0x38
   18b80:	bl	3a9b0 <fputs@plt+0x35398>
   18b84:	mov	r5, fp
   18b88:	ldr	r0, [sp, #64]	; 0x40
   18b8c:	cmp	r0, #0
   18b90:	beq	18b68 <fputs@plt+0x13550>
   18b94:	bl	2cda8 <fputs@plt+0x27790>
   18b98:	ldr	r0, [sp, #64]	; 0x40
   18b9c:	bl	2ab28 <fputs@plt+0x25510>
   18ba0:	ldr	r0, [sp, #64]	; 0x40
   18ba4:	bl	2aae4 <fputs@plt+0x254cc>
   18ba8:	b	18b68 <fputs@plt+0x13550>
   18bac:	bl	524c <__stack_chk_fail@plt>
   18bb0:	ldr	r0, [pc, #228]	; 18c9c <fputs@plt+0x13684>
   18bb4:	movw	r2, #619	; 0x26b
   18bb8:	ldr	r1, [pc, #224]	; 18ca0 <fputs@plt+0x13688>
   18bbc:	ldr	r3, [pc, #224]	; 18ca4 <fputs@plt+0x1368c>
   18bc0:	add	r0, pc, r0
   18bc4:	add	r1, pc, r1
   18bc8:	add	r3, pc, r3
   18bcc:	bl	76bb0 <fputs@plt+0x71598>
   18bd0:	mov	r4, r0
   18bd4:	add	r0, sp, #52	; 0x34
   18bd8:	bl	d2a4 <fputs@plt+0x7c8c>
   18bdc:	ldr	r0, [sp, #48]	; 0x30
   18be0:	bl	4e5c <free@plt>
   18be4:	mov	r0, r4
   18be8:	bl	54f8 <_Unwind_Resume@plt>
   18bec:	ldr	r0, [pc, #180]	; 18ca8 <fputs@plt+0x13690>
   18bf0:	movw	r2, #618	; 0x26a
   18bf4:	ldr	r1, [pc, #176]	; 18cac <fputs@plt+0x13694>
   18bf8:	ldr	r3, [pc, #176]	; 18cb0 <fputs@plt+0x13698>
   18bfc:	add	r0, pc, r0
   18c00:	add	r1, pc, r1
   18c04:	add	r3, pc, r3
   18c08:	bl	76bb0 <fputs@plt+0x71598>
   18c0c:	ldr	r0, [pc, #160]	; 18cb4 <fputs@plt+0x1369c>
   18c10:	mov	r2, #620	; 0x26c
   18c14:	ldr	r1, [pc, #156]	; 18cb8 <fputs@plt+0x136a0>
   18c18:	ldr	r3, [pc, #156]	; 18cbc <fputs@plt+0x136a4>
   18c1c:	add	r0, pc, r0
   18c20:	add	r1, pc, r1
   18c24:	add	r3, pc, r3
   18c28:	bl	76bb0 <fputs@plt+0x71598>
   18c2c:	ldr	r0, [pc, #140]	; 18cc0 <fputs@plt+0x136a8>
   18c30:	movw	r2, #617	; 0x269
   18c34:	ldr	r1, [pc, #136]	; 18cc4 <fputs@plt+0x136ac>
   18c38:	ldr	r3, [pc, #136]	; 18cc8 <fputs@plt+0x136b0>
   18c3c:	add	r0, pc, r0
   18c40:	add	r1, pc, r1
   18c44:	add	r3, pc, r3
   18c48:	bl	76bb0 <fputs@plt+0x71598>
   18c4c:	mov	r4, r0
   18c50:	b	18bdc <fputs@plt+0x135c4>
   18c54:	mov	r4, r0
   18c58:	ldr	r0, [sp, #60]	; 0x3c
   18c5c:	cmp	r0, #0
   18c60:	beq	18bd4 <fputs@plt+0x135bc>
   18c64:	bl	74690 <fputs@plt+0x6f078>
   18c68:	b	18bd4 <fputs@plt+0x135bc>
   18c6c:	mov	r4, r0
   18c70:	add	r0, sp, #64	; 0x40
   18c74:	bl	d680 <fputs@plt+0x8068>
   18c78:	b	18c58 <fputs@plt+0x13640>
   18c7c:	andeq	r8, r9, ip, lsl #5
   18c80:	andeq	r0, r0, r0, asr #8
   18c84:	andeq	r8, r9, ip, ror #21
   18c88:	andeq	r7, r6, r8, ror lr
   18c8c:	andeq	sp, r6, r0, lsl r9
   18c90:	andeq	r7, r6, r4, lsr #28
   18c94:			; <UNDEFINED> instruction: 0x0006d8b4
   18c98:	muleq	r6, r8, r0
   18c9c:	andeq	r9, r6, ip, lsr #30
   18ca0:			; <UNDEFINED> instruction: 0x00067cb8
   18ca4:	ldrdeq	sp, [r6], -r4
   18ca8:	andeq	r9, r6, r4, ror #29
   18cac:	andeq	r7, r6, ip, ror ip
   18cb0:	muleq	r6, r8, r9
   18cb4:	ldrdeq	r9, [r6], -ip
   18cb8:	andeq	r7, r6, ip, asr ip
   18cbc:	andeq	sp, r6, r8, ror r9
   18cc0:	andeq	r2, r7, ip, asr #1
   18cc4:	andeq	r7, r6, ip, lsr ip
   18cc8:	andeq	sp, r6, r8, asr r9
   18ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cd0:	sub	sp, sp, #140	; 0x8c
   18cd4:	ldr	r2, [pc, #2468]	; 19680 <fputs@plt+0x14068>
   18cd8:	mov	r4, r1
   18cdc:	str	r0, [sp, #32]
   18ce0:	mov	r3, #0
   18ce4:	ldr	r0, [pc, #2456]	; 19684 <fputs@plt+0x1406c>
   18ce8:	add	r2, pc, r2
   18cec:	ldr	r1, [pc, #2452]	; 19688 <fputs@plt+0x14070>
   18cf0:	ldr	r0, [r2, r0]
   18cf4:	add	r1, pc, r1
   18cf8:	str	r3, [sp, #80]	; 0x50
   18cfc:	str	r3, [sp, #84]	; 0x54
   18d00:	str	r0, [sp, #76]	; 0x4c
   18d04:	ldrb	r0, [r1]
   18d08:	ldr	r1, [sp, #76]	; 0x4c
   18d0c:	cmp	r0, r3
   18d10:	str	r3, [sp, #88]	; 0x58
   18d14:	str	r3, [sp, #92]	; 0x5c
   18d18:	ldr	r2, [r1]
   18d1c:	str	r3, [sp, #96]	; 0x60
   18d20:	str	r2, [sp, #132]	; 0x84
   18d24:	beq	193f8 <fputs@plt+0x13de0>
   18d28:	mov	r0, r4
   18d2c:	add	r2, sp, #80	; 0x50
   18d30:	str	r2, [sp, #72]	; 0x48
   18d34:	bl	747a8 <fputs@plt+0x6f190>
   18d38:	cmp	r0, #0
   18d3c:	moveq	r1, r0
   18d40:	addne	r1, r4, #4
   18d44:	add	r2, sp, #80	; 0x50
   18d48:	ldr	r0, [sp, #32]
   18d4c:	str	r2, [sp, #72]	; 0x48
   18d50:	mov	r3, r2
   18d54:	add	r2, sp, #84	; 0x54
   18d58:	str	r2, [sp]
   18d5c:	add	r2, sp, #88	; 0x58
   18d60:	bl	188d0 <fputs@plt+0x132b8>
   18d64:	cmp	r0, #0
   18d68:	blt	194d4 <fputs@plt+0x13ebc>
   18d6c:	mov	r3, #44	; 0x2c
   18d70:	ldr	r4, [sp, #88]	; 0x58
   18d74:	mul	r3, r3, r0
   18d78:	str	r3, [sp, #40]	; 0x28
   18d7c:	add	r3, r4, r3
   18d80:	cmp	r4, r3
   18d84:	bcs	1941c <fputs@plt+0x13e04>
   18d88:	ldr	r3, [pc, #2300]	; 1968c <fputs@plt+0x14074>
   18d8c:	mov	r1, #0
   18d90:	ldr	r2, [pc, #2296]	; 19690 <fputs@plt+0x14078>
   18d94:	mov	sl, r1
   18d98:	add	r3, pc, r3
   18d9c:	str	r3, [sp, #44]	; 0x2c
   18da0:	ldr	r3, [pc, #2284]	; 19694 <fputs@plt+0x1407c>
   18da4:	add	r2, pc, r2
   18da8:	str	r1, [sp, #56]	; 0x38
   18dac:	add	r5, r4, #44	; 0x2c
   18db0:	add	r3, pc, r3
   18db4:	str	r2, [sp, #48]	; 0x30
   18db8:	str	r3, [sp, #52]	; 0x34
   18dbc:	ldr	r1, [pc, #2260]	; 19698 <fputs@plt+0x14080>
   18dc0:	ldr	r2, [pc, #2260]	; 1969c <fputs@plt+0x14084>
   18dc4:	ldr	r3, [pc, #2260]	; 196a0 <fputs@plt+0x14088>
   18dc8:	add	r1, pc, r1
   18dcc:	add	r2, pc, r2
   18dd0:	str	r1, [sp, #60]	; 0x3c
   18dd4:	add	r3, pc, r3
   18dd8:	str	r2, [sp, #64]	; 0x40
   18ddc:	str	r3, [sp, #68]	; 0x44
   18de0:	mov	r3, #0
   18de4:	ldr	r1, [sp, #44]	; 0x2c
   18de8:	str	r3, [sp, #100]	; 0x64
   18dec:	str	r3, [sp, #104]	; 0x68
   18df0:	ldr	r0, [r5, #-40]	; 0xffffffd8
   18df4:	str	r5, [sp, #28]
   18df8:	bl	65bb8 <fputs@plt+0x605a0>
   18dfc:	cmp	r0, #0
   18e00:	beq	18fbc <fputs@plt+0x139a4>
   18e04:	ldr	r0, [sp, #32]
   18e08:	add	r2, sp, #104	; 0x68
   18e0c:	ldr	r1, [r5, #-16]
   18e10:	bl	95f4 <fputs@plt+0x3fdc>
   18e14:	cmp	r0, #0
   18e18:	str	r0, [sp, #56]	; 0x38
   18e1c:	blt	19384 <fputs@plt+0x13d6c>
   18e20:	ldr	r1, [sp, #60]	; 0x3c
   18e24:	add	fp, sp, #120	; 0x78
   18e28:	ldr	r3, [sp, #64]	; 0x40
   18e2c:	mov	ip, #0
   18e30:	ldr	r2, [r5, #-16]
   18e34:	ldr	r0, [sp, #32]
   18e38:	str	r1, [sp]
   18e3c:	str	r3, [sp, #12]
   18e40:	add	r3, sp, #108	; 0x6c
   18e44:	str	fp, [sp, #4]
   18e48:	str	r3, [sp, #8]
   18e4c:	ldr	r1, [sp, #48]	; 0x30
   18e50:	ldr	r3, [sp, #52]	; 0x34
   18e54:	str	ip, [sp, #120]	; 0x78
   18e58:	str	ip, [sp, #124]	; 0x7c
   18e5c:	str	ip, [sp, #128]	; 0x80
   18e60:	str	ip, [sp, #108]	; 0x6c
   18e64:	bl	4b00c <fputs@plt+0x459f4>
   18e68:	subs	r4, r0, #0
   18e6c:	blt	192d4 <fputs@plt+0x13cbc>
   18e70:	ldr	r0, [sp, #108]	; 0x6c
   18e74:	mov	r1, #97	; 0x61
   18e78:	ldr	r2, [sp, #68]	; 0x44
   18e7c:	bl	3f800 <fputs@plt+0x3a1e8>
   18e80:	cmp	r0, #0
   18e84:	blt	19360 <fputs@plt+0x13d48>
   18e88:	ldr	r9, [pc, #2068]	; 196a4 <fputs@plt+0x1408c>
   18e8c:	mov	r4, #0
   18e90:	add	r7, sp, #112	; 0x70
   18e94:	add	r8, sp, #116	; 0x74
   18e98:	add	r9, pc, r9
   18e9c:	add	r6, sp, #100	; 0x64
   18ea0:	b	18ed0 <fputs@plt+0x138b8>
   18ea4:	mov	r0, r6
   18ea8:	ldr	r1, [sp, #112]	; 0x70
   18eac:	bl	74ec0 <fputs@plt+0x6f8a8>
   18eb0:	cmp	r0, #0
   18eb4:	blt	19324 <fputs@plt+0x13d0c>
   18eb8:	mov	r0, r6
   18ebc:	ldr	r1, [sp, #116]	; 0x74
   18ec0:	bl	74ec0 <fputs@plt+0x6f8a8>
   18ec4:	cmp	r0, #0
   18ec8:	blt	19344 <fputs@plt+0x13d2c>
   18ecc:	add	r4, r4, #1
   18ed0:	ldr	r0, [sp, #108]	; 0x6c
   18ed4:	mov	r1, r9
   18ed8:	mov	r2, r7
   18edc:	mov	r3, r8
   18ee0:	bl	40924 <fputs@plt+0x3b30c>
   18ee4:	cmp	r0, #0
   18ee8:	bgt	18ea4 <fputs@plt+0x1388c>
   18eec:	bne	19360 <fputs@plt+0x13d48>
   18ef0:	ldr	r0, [sp, #108]	; 0x6c
   18ef4:	bl	3f228 <fputs@plt+0x39c10>
   18ef8:	cmp	r0, #0
   18efc:	blt	19360 <fputs@plt+0x13d48>
   18f00:	ldr	r0, [sp, #108]	; 0x6c
   18f04:	cmp	r0, #0
   18f08:	beq	18f10 <fputs@plt+0x138f8>
   18f0c:	bl	3a9b0 <fputs@plt+0x35398>
   18f10:	mov	r0, fp
   18f14:	bl	30414 <fputs@plt+0x2adfc>
   18f18:	cmp	r4, #0
   18f1c:	blt	19408 <fputs@plt+0x13df0>
   18f20:	add	r6, r4, sl
   18f24:	add	r0, sp, #92	; 0x5c
   18f28:	add	r1, sp, #96	; 0x60
   18f2c:	mov	r3, #24
   18f30:	mov	r2, r6
   18f34:	bl	6bfc8 <fputs@plt+0x669b0>
   18f38:	cmp	r0, #0
   18f3c:	beq	19368 <fputs@plt+0x13d50>
   18f40:	cmp	r4, #0
   18f44:	addne	sl, sl, sl, lsl #1
   18f48:	movne	r2, #4
   18f4c:	movne	r1, #0
   18f50:	lslne	sl, sl, #3
   18f54:	beq	18fac <fputs@plt+0x13994>
   18f58:	ldr	r3, [sp, #100]	; 0x64
   18f5c:	rsbs	ip, r1, #1
   18f60:	ldr	r0, [sp, #92]	; 0x5c
   18f64:	ldr	r9, [r5, #-44]	; 0xffffffd4
   18f68:	movcc	ip, #0
   18f6c:	ldr	r8, [r3, r1, lsl #3]
   18f70:	add	r1, r1, #1
   18f74:	ldr	r7, [r3, r2]
   18f78:	cmp	r1, r4
   18f7c:	ldr	fp, [r5, #-40]	; 0xffffffd8
   18f80:	add	r3, r0, sl
   18f84:	ldr	lr, [sp, #104]	; 0x68
   18f88:	add	r2, r2, #8
   18f8c:	str	r9, [r0, sl]
   18f90:	add	sl, sl, #24
   18f94:	str	r8, [r3, #8]
   18f98:	str	fp, [r3, #4]
   18f9c:	str	r7, [r3, #12]
   18fa0:	str	lr, [r3, #16]
   18fa4:	strb	ip, [r3, #20]
   18fa8:	bne	18f58 <fputs@plt+0x13940>
   18fac:	ldr	r0, [sp, #100]	; 0x64
   18fb0:	mov	sl, r6
   18fb4:	bl	4e5c <free@plt>
   18fb8:	ldr	r4, [sp, #88]	; 0x58
   18fbc:	ldr	r1, [sp, #40]	; 0x28
   18fc0:	add	r5, r5, #44	; 0x2c
   18fc4:	ldr	r2, [sp, #28]
   18fc8:	add	r3, r4, r1
   18fcc:	cmp	r2, r3
   18fd0:	bcc	18de0 <fputs@plt+0x137c8>
   18fd4:	cmp	sl, #0
   18fd8:	ldr	r0, [sp, #92]	; 0x5c
   18fdc:	beq	19424 <fputs@plt+0x13e0c>
   18fe0:	cmp	r0, #0
   18fe4:	beq	19648 <fputs@plt+0x14030>
   18fe8:	ldr	r3, [pc, #1720]	; 196a8 <fputs@plt+0x14090>
   18fec:	mov	r1, sl
   18ff0:	mov	r2, #24
   18ff4:	add	r3, pc, r3
   18ff8:	bl	4a9c <qsort@plt>
   18ffc:	ldr	r2, [pc, #1704]	; 196ac <fputs@plt+0x14094>
   19000:	add	r3, sl, sl, lsl #1
   19004:	ldr	r5, [sp, #92]	; 0x5c
   19008:	add	r2, pc, r2
   1900c:	add	r3, r5, r3, lsl #3
   19010:	str	r3, [sp, #32]
   19014:	ldrb	r4, [r2]
   19018:	cmp	r5, r3
   1901c:	lsl	r3, r4, #2
   19020:	str	r3, [sp, #44]	; 0x2c
   19024:	bcs	19638 <fputs@plt+0x14020>
   19028:	ldr	fp, [sp, #32]
   1902c:	mov	r1, #6
   19030:	add	r6, r5, #24
   19034:	mov	r9, #4
   19038:	mov	r7, r1
   1903c:	mov	r8, r3
   19040:	str	r1, [sp, #28]
   19044:	str	r5, [sp, #36]	; 0x24
   19048:	ldr	r0, [r6, #-20]	; 0xffffffec
   1904c:	bl	4fc4 <strlen@plt>
   19050:	cmp	r9, r0
   19054:	movcc	r9, r0
   19058:	cmp	r4, #0
   1905c:	beq	19070 <fputs@plt+0x13a58>
   19060:	ldr	r0, [r6, #-16]
   19064:	bl	4fc4 <strlen@plt>
   19068:	cmp	r8, r0
   1906c:	movcc	r8, r0
   19070:	ldr	r0, [r6, #-12]
   19074:	bl	4fc4 <strlen@plt>
   19078:	mov	r5, r0
   1907c:	ldr	r0, [r6, #-24]	; 0xffffffe8
   19080:	cmp	r0, #0
   19084:	beq	19090 <fputs@plt+0x13a78>
   19088:	bl	4fc4 <strlen@plt>
   1908c:	add	r0, r0, #1
   19090:	ldr	r3, [r6, #-8]
   19094:	add	r2, r0, r5
   19098:	cmp	r7, r2
   1909c:	movcc	r7, r2
   190a0:	cmp	r3, #0
   190a4:	beq	190d4 <fputs@plt+0x13abc>
   190a8:	ldr	r2, [r3]
   190ac:	cmp	r2, #0
   190b0:	beq	190d4 <fputs@plt+0x13abc>
   190b4:	add	r3, r3, #4
   190b8:	b	190cc <fputs@plt+0x13ab4>
   190bc:	ldr	r2, [r3]
   190c0:	add	r3, r3, #4
   190c4:	cmp	r2, #0
   190c8:	beq	190d4 <fputs@plt+0x13abc>
   190cc:	cmp	r3, #0
   190d0:	bne	190bc <fputs@plt+0x13aa4>
   190d4:	cmp	fp, r6
   190d8:	add	r6, r6, #24
   190dc:	bhi	19048 <fputs@plt+0x13a30>
   190e0:	ldr	r5, [sp, #36]	; 0x24
   190e4:	str	r7, [sp, #28]
   190e8:	str	r8, [sp, #44]	; 0x2c
   190ec:	ldr	r3, [pc, #1468]	; 196b0 <fputs@plt+0x14098>
   190f0:	add	r3, pc, r3
   190f4:	ldrb	r3, [r3]
   190f8:	cmp	r3, #0
   190fc:	beq	19508 <fputs@plt+0x13ef0>
   19100:	ldr	r2, [sp, #32]
   19104:	cmp	r5, r2
   19108:	bcs	19230 <fputs@plt+0x13c18>
   1910c:	ldr	r1, [pc, #1440]	; 196b4 <fputs@plt+0x1409c>
   19110:	add	r5, r5, #24
   19114:	ldr	r7, [pc, #1436]	; 196b8 <fputs@plt+0x140a0>
   19118:	ldr	r8, [pc, #1436]	; 196bc <fputs@plt+0x140a4>
   1911c:	add	r1, pc, r1
   19120:	ldr	r2, [pc, #1432]	; 196c0 <fputs@plt+0x140a8>
   19124:	add	r7, pc, r7
   19128:	str	r1, [sp, #40]	; 0x28
   1912c:	add	r8, pc, r8
   19130:	ldr	r3, [pc, #1420]	; 196c4 <fputs@plt+0x140ac>
   19134:	add	r2, pc, r2
   19138:	ldr	r1, [pc, #1416]	; 196c8 <fputs@plt+0x140b0>
   1913c:	add	r3, pc, r3
   19140:	str	r2, [sp, #36]	; 0x24
   19144:	add	r1, pc, r1
   19148:	str	r3, [sp, #48]	; 0x30
   1914c:	str	r1, [sp, #52]	; 0x34
   19150:	ldr	r0, [r5, #-24]	; 0xffffffe8
   19154:	cmp	r0, #0
   19158:	beq	194c8 <fputs@plt+0x13eb0>
   1915c:	ldr	r1, [sp, #40]	; 0x28
   19160:	mov	r3, #0
   19164:	ldr	r2, [r5, #-12]
   19168:	bl	6a1cc <fputs@plt+0x64bb4>
   1916c:	subs	r3, r0, #0
   19170:	beq	194e0 <fputs@plt+0x13ec8>
   19174:	mov	fp, r3
   19178:	ldr	r1, [sp, #36]	; 0x24
   1917c:	ldrb	r2, [r1]
   19180:	cmp	r2, #0
   19184:	beq	194a8 <fputs@plt+0x13e90>
   19188:	ldr	r2, [sp, #44]	; 0x2c
   1918c:	mov	r0, #1
   19190:	ldr	r1, [sp, #52]	; 0x34
   19194:	str	r2, [sp]
   19198:	ldr	ip, [r5, #-16]
   1919c:	str	r9, [sp, #8]
   191a0:	ldr	r2, [sp, #28]
   191a4:	str	ip, [sp, #4]
   191a8:	ldr	ip, [r5, #-20]	; 0xffffffec
   191ac:	str	ip, [sp, #12]
   191b0:	bl	4c94 <__printf_chk@plt>
   191b4:	ldr	r4, [r5, #-8]
   191b8:	cmp	r4, #0
   191bc:	beq	19210 <fputs@plt+0x13bf8>
   191c0:	ldr	r3, [r4]
   191c4:	cmp	r3, #0
   191c8:	beq	19210 <fputs@plt+0x13bf8>
   191cc:	ldr	r6, [pc, #1272]	; 196cc <fputs@plt+0x140b4>
   191d0:	mov	r2, r4
   191d4:	add	r6, pc, r6
   191d8:	b	191f0 <fputs@plt+0x13bd8>
   191dc:	ldr	r3, [r4, #4]
   191e0:	cmp	r3, #0
   191e4:	beq	19210 <fputs@plt+0x13bf8>
   191e8:	mov	r4, r2
   191ec:	ldr	r2, [r5, #-8]
   191f0:	cmp	r2, r4
   191f4:	mov	r0, #1
   191f8:	mov	r1, r6
   191fc:	moveq	r2, r7
   19200:	movne	r2, r8
   19204:	bl	4c94 <__printf_chk@plt>
   19208:	adds	r2, r4, #4
   1920c:	bne	191dc <fputs@plt+0x13bc4>
   19210:	mov	r0, #10
   19214:	bl	4cd0 <putchar@plt>
   19218:	mov	r0, fp
   1921c:	bl	4e5c <free@plt>
   19220:	ldr	r3, [sp, #32]
   19224:	cmp	r3, r5
   19228:	add	r5, r5, #24
   1922c:	bhi	19150 <fputs@plt+0x13b38>
   19230:	bl	6e34c <fputs@plt+0x68d34>
   19234:	ldr	r4, [pc, #1172]	; 196d0 <fputs@plt+0x140b8>
   19238:	cmp	r0, #0
   1923c:	add	r4, pc, r4
   19240:	ldrne	r4, [pc, #1164]	; 196d4 <fputs@plt+0x140bc>
   19244:	addne	r4, pc, r4
   19248:	bl	6e34c <fputs@plt+0x68d34>
   1924c:	ldr	r5, [pc, #1156]	; 196d8 <fputs@plt+0x140c0>
   19250:	cmp	r0, #0
   19254:	add	r5, pc, r5
   19258:	ldreq	r5, [pc, #1148]	; 196dc <fputs@plt+0x140c4>
   1925c:	addeq	r5, pc, r5
   19260:	ldr	r3, [pc, #1144]	; 196e0 <fputs@plt+0x140c8>
   19264:	add	r3, pc, r3
   19268:	ldrb	r3, [r3]
   1926c:	cmp	r3, #0
   19270:	beq	19570 <fputs@plt+0x13f58>
   19274:	ldr	r4, [sp, #92]	; 0x5c
   19278:	cmp	r4, #0
   1927c:	beq	195c4 <fputs@plt+0x13fac>
   19280:	add	sl, sl, sl, lsl #1
   19284:	lsl	r5, sl, #3
   19288:	add	r3, r4, r5
   1928c:	cmp	r4, r3
   19290:	bcc	192ac <fputs@plt+0x13c94>
   19294:	b	194fc <fputs@plt+0x13ee4>
   19298:	ldr	r0, [sp, #92]	; 0x5c
   1929c:	add	r4, r4, #24
   192a0:	add	r3, r0, r5
   192a4:	cmp	r4, r3
   192a8:	bcs	19500 <fputs@plt+0x13ee8>
   192ac:	ldr	r0, [r4, #8]
   192b0:	bl	4e5c <free@plt>
   192b4:	ldr	r0, [r4, #12]
   192b8:	bl	4e5c <free@plt>
   192bc:	ldrb	r3, [r4, #20]
   192c0:	cmp	r3, #0
   192c4:	beq	19298 <fputs@plt+0x13c80>
   192c8:	ldr	r0, [r4, #16]
   192cc:	bl	74690 <fputs@plt+0x6f078>
   192d0:	b	19298 <fputs@plt+0x13c80>
   192d4:	bl	77b7c <fputs@plt+0x72564>
   192d8:	cmp	r0, #2
   192dc:	ble	18f00 <fputs@plt+0x138e8>
   192e0:	mov	r0, fp
   192e4:	mov	r1, r4
   192e8:	bl	308e8 <fputs@plt+0x2b2d0>
   192ec:	ldr	r2, [pc, #1008]	; 196e4 <fputs@plt+0x140cc>
   192f0:	mov	r1, #0
   192f4:	ldr	ip, [pc, #1004]	; 196e8 <fputs@plt+0x140d0>
   192f8:	mov	r3, #740	; 0x2e4
   192fc:	add	r2, pc, r2
   19300:	str	r2, [sp, #4]
   19304:	ldr	r2, [pc, #992]	; 196ec <fputs@plt+0x140d4>
   19308:	add	ip, pc, ip
   1930c:	str	r0, [sp, #8]
   19310:	mov	r0, #3
   19314:	str	ip, [sp]
   19318:	add	r2, pc, r2
   1931c:	bl	76de4 <fputs@plt+0x717cc>
   19320:	b	18f00 <fputs@plt+0x138e8>
   19324:	ldr	r0, [pc, #964]	; 196f0 <fputs@plt+0x140d8>
   19328:	mov	r1, #752	; 0x2f0
   1932c:	ldr	r2, [pc, #960]	; 196f4 <fputs@plt+0x140dc>
   19330:	add	r0, pc, r0
   19334:	add	r2, pc, r2
   19338:	bl	76f1c <fputs@plt+0x71904>
   1933c:	mov	r4, r0
   19340:	b	18f00 <fputs@plt+0x138e8>
   19344:	ldr	r0, [pc, #940]	; 196f8 <fputs@plt+0x140e0>
   19348:	mov	r1, #756	; 0x2f4
   1934c:	ldr	r2, [pc, #936]	; 196fc <fputs@plt+0x140e4>
   19350:	add	r0, pc, r0
   19354:	add	r2, pc, r2
   19358:	bl	76f1c <fputs@plt+0x71904>
   1935c:	b	1933c <fputs@plt+0x13d24>
   19360:	bl	4d74c <fputs@plt+0x48134>
   19364:	b	1933c <fputs@plt+0x13d24>
   19368:	ldr	r0, [pc, #912]	; 19700 <fputs@plt+0x140e8>
   1936c:	movw	r1, #917	; 0x395
   19370:	ldr	r2, [pc, #908]	; 19704 <fputs@plt+0x140ec>
   19374:	add	r0, pc, r0
   19378:	add	r2, pc, r2
   1937c:	bl	76f1c <fputs@plt+0x71904>
   19380:	str	r0, [sp, #56]	; 0x38
   19384:	ldr	r0, [sp, #104]	; 0x68
   19388:	cmp	r0, #0
   1938c:	beq	19394 <fputs@plt+0x13d7c>
   19390:	bl	74690 <fputs@plt+0x6f078>
   19394:	ldr	r0, [sp, #100]	; 0x64
   19398:	cmp	r0, #0
   1939c:	beq	193a4 <fputs@plt+0x13d8c>
   193a0:	bl	74690 <fputs@plt+0x6f078>
   193a4:	cmp	sl, #0
   193a8:	bne	19274 <fputs@plt+0x13c5c>
   193ac:	ldr	r5, [sp, #56]	; 0x38
   193b0:	ldr	r0, [sp, #92]	; 0x5c
   193b4:	bl	4e5c <free@plt>
   193b8:	ldr	r0, [sp, #88]	; 0x58
   193bc:	bl	4e5c <free@plt>
   193c0:	ldr	r0, [sp, #84]	; 0x54
   193c4:	cmp	r0, #0
   193c8:	beq	193d0 <fputs@plt+0x13db8>
   193cc:	bl	74690 <fputs@plt+0x6f078>
   193d0:	ldr	r0, [sp, #72]	; 0x48
   193d4:	bl	d2a4 <fputs@plt+0x7c8c>
   193d8:	ldr	r1, [sp, #76]	; 0x4c
   193dc:	ldr	r2, [sp, #132]	; 0x84
   193e0:	mov	r0, r5
   193e4:	ldr	r3, [r1]
   193e8:	cmp	r2, r3
   193ec:	bne	19670 <fputs@plt+0x14058>
   193f0:	add	sp, sp, #140	; 0x8c
   193f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193f8:	add	r3, sp, #80	; 0x50
   193fc:	str	r3, [sp, #72]	; 0x48
   19400:	bl	7863c <fputs@plt+0x73024>
   19404:	b	18d28 <fputs@plt+0x13710>
   19408:	ldr	r0, [sp, #104]	; 0x68
   1940c:	str	r4, [sp, #56]	; 0x38
   19410:	cmp	r0, #0
   19414:	bne	19390 <fputs@plt+0x13d78>
   19418:	b	19394 <fputs@plt+0x13d7c>
   1941c:	mov	r2, #0
   19420:	str	r2, [sp, #56]	; 0x38
   19424:	bl	6e34c <fputs@plt+0x68d34>
   19428:	ldr	r4, [pc, #728]	; 19708 <fputs@plt+0x140f0>
   1942c:	cmp	r0, #0
   19430:	add	r4, pc, r4
   19434:	ldrne	r4, [pc, #720]	; 1970c <fputs@plt+0x140f4>
   19438:	addne	r4, pc, r4
   1943c:	bl	6e34c <fputs@plt+0x68d34>
   19440:	cmp	r0, #0
   19444:	beq	19560 <fputs@plt+0x13f48>
   19448:	ldr	r5, [pc, #704]	; 19710 <fputs@plt+0x140f8>
   1944c:	mov	sl, #0
   19450:	add	r5, pc, r5
   19454:	ldr	r3, [pc, #696]	; 19714 <fputs@plt+0x140fc>
   19458:	add	r3, pc, r3
   1945c:	ldrb	r3, [r3]
   19460:	cmp	r3, #0
   19464:	bne	193a4 <fputs@plt+0x13d8c>
   19468:	ldr	r1, [pc, #680]	; 19718 <fputs@plt+0x14100>
   1946c:	mov	r2, r4
   19470:	str	r5, [sp]
   19474:	mov	r0, #1
   19478:	add	r1, pc, r1
   1947c:	mov	r3, sl
   19480:	bl	4c94 <__printf_chk@plt>
   19484:	ldr	r3, [pc, #656]	; 1971c <fputs@plt+0x14104>
   19488:	add	r3, pc, r3
   1948c:	ldrb	r3, [r3]
   19490:	cmp	r3, #0
   19494:	bne	193a4 <fputs@plt+0x13d8c>
   19498:	ldr	r0, [pc, #640]	; 19720 <fputs@plt+0x14108>
   1949c:	add	r0, pc, r0
   194a0:	bl	5354 <puts@plt>
   194a4:	b	193a4 <fputs@plt+0x13d8c>
   194a8:	str	r9, [sp]
   194ac:	mov	r0, #1
   194b0:	ldr	ip, [r5, #-20]	; 0xffffffec
   194b4:	ldr	r1, [sp, #48]	; 0x30
   194b8:	ldr	r2, [sp, #28]
   194bc:	str	ip, [sp, #4]
   194c0:	bl	4c94 <__printf_chk@plt>
   194c4:	b	191b4 <fputs@plt+0x13b9c>
   194c8:	mov	fp, r0
   194cc:	ldr	r3, [r5, #-12]
   194d0:	b	19178 <fputs@plt+0x13b60>
   194d4:	mov	r5, r0
   194d8:	ldr	r0, [sp, #92]	; 0x5c
   194dc:	b	193b4 <fputs@plt+0x13d9c>
   194e0:	ldr	r0, [pc, #572]	; 19724 <fputs@plt+0x1410c>
   194e4:	movw	r1, #847	; 0x34f
   194e8:	ldr	r2, [pc, #568]	; 19728 <fputs@plt+0x14110>
   194ec:	add	r0, pc, r0
   194f0:	add	r2, pc, r2
   194f4:	bl	76f1c <fputs@plt+0x71904>
   194f8:	b	19274 <fputs@plt+0x13c5c>
   194fc:	mov	r0, r4
   19500:	ldr	r5, [sp, #56]	; 0x38
   19504:	b	193b4 <fputs@plt+0x13d9c>
   19508:	ldr	r3, [sp, #44]	; 0x2c
   1950c:	mov	r0, #1
   19510:	ldr	r1, [pc, #532]	; 1972c <fputs@plt+0x14114>
   19514:	add	r4, r4, r3
   19518:	ldr	r3, [pc, #528]	; 19730 <fputs@plt+0x14118>
   1951c:	add	r1, pc, r1
   19520:	ldr	ip, [pc, #524]	; 19734 <fputs@plt+0x1411c>
   19524:	add	r3, pc, r3
   19528:	str	r1, [sp, #16]
   1952c:	str	r3, [sp, #20]
   19530:	add	ip, pc, ip
   19534:	ldr	r1, [pc, #508]	; 19738 <fputs@plt+0x14120>
   19538:	ldr	r3, [pc, #508]	; 1973c <fputs@plt+0x14124>
   1953c:	str	r4, [sp]
   19540:	add	r1, pc, r1
   19544:	str	r4, [sp, #4]
   19548:	add	r3, pc, r3
   1954c:	ldr	r2, [sp, #28]
   19550:	str	r9, [sp, #12]
   19554:	str	ip, [sp, #8]
   19558:	bl	4c94 <__printf_chk@plt>
   1955c:	b	19100 <fputs@plt+0x13ae8>
   19560:	ldr	r5, [pc, #472]	; 19740 <fputs@plt+0x14128>
   19564:	mov	sl, r0
   19568:	add	r5, pc, r5
   1956c:	b	19454 <fputs@plt+0x13e3c>
   19570:	mov	r0, #10
   19574:	bl	4cd0 <putchar@plt>
   19578:	b	19454 <fputs@plt+0x13e3c>
   1957c:	mov	r4, r0
   19580:	mov	r0, fp
   19584:	bl	4e5c <free@plt>
   19588:	ldr	r0, [sp, #92]	; 0x5c
   1958c:	bl	4e5c <free@plt>
   19590:	ldr	r0, [sp, #88]	; 0x58
   19594:	bl	4e5c <free@plt>
   19598:	ldr	r0, [sp, #84]	; 0x54
   1959c:	cmp	r0, #0
   195a0:	beq	195a8 <fputs@plt+0x13f90>
   195a4:	bl	74690 <fputs@plt+0x6f078>
   195a8:	ldr	r0, [sp, #72]	; 0x48
   195ac:	bl	d2a4 <fputs@plt+0x7c8c>
   195b0:	mov	r0, r4
   195b4:	bl	54f8 <_Unwind_Resume@plt>
   195b8:	mov	r4, r0
   195bc:	mov	fp, #0
   195c0:	b	19580 <fputs@plt+0x13f68>
   195c4:	ldr	r0, [pc, #376]	; 19744 <fputs@plt+0x1412c>
   195c8:	movw	r2, #943	; 0x3af
   195cc:	ldr	r1, [pc, #372]	; 19748 <fputs@plt+0x14130>
   195d0:	ldr	r3, [pc, #372]	; 1974c <fputs@plt+0x14134>
   195d4:	add	r0, pc, r0
   195d8:	add	r1, pc, r1
   195dc:	add	r3, pc, r3
   195e0:	bl	76bb0 <fputs@plt+0x71598>
   195e4:	b	195b8 <fputs@plt+0x13fa0>
   195e8:	mov	r4, r0
   195ec:	ldr	r0, [sp, #104]	; 0x68
   195f0:	cmp	r0, #0
   195f4:	beq	195fc <fputs@plt+0x13fe4>
   195f8:	bl	74690 <fputs@plt+0x6f078>
   195fc:	ldr	r0, [sp, #100]	; 0x64
   19600:	cmp	r0, #0
   19604:	beq	19588 <fputs@plt+0x13f70>
   19608:	bl	74690 <fputs@plt+0x6f078>
   1960c:	b	19588 <fputs@plt+0x13f70>
   19610:	b	195e8 <fputs@plt+0x13fd0>
   19614:	mov	r4, r0
   19618:	mov	r0, fp
   1961c:	bl	30414 <fputs@plt+0x2adfc>
   19620:	b	195ec <fputs@plt+0x13fd4>
   19624:	mov	r4, r0
   19628:	b	195fc <fputs@plt+0x13fe4>
   1962c:	mov	r4, r0
   19630:	b	195a8 <fputs@plt+0x13f90>
   19634:	b	195e8 <fputs@plt+0x13fd0>
   19638:	mov	r3, #6
   1963c:	mov	r9, #4
   19640:	str	r3, [sp, #28]
   19644:	b	190ec <fputs@plt+0x13ad4>
   19648:	bl	5658 <fputs@plt+0x40>
   1964c:	ldr	r3, [sp, #108]	; 0x6c
   19650:	mov	r4, r0
   19654:	cmp	r3, #0
   19658:	beq	19618 <fputs@plt+0x14000>
   1965c:	mov	r0, r3
   19660:	bl	3a9b0 <fputs@plt+0x35398>
   19664:	b	19618 <fputs@plt+0x14000>
   19668:	b	195e8 <fputs@plt+0x13fd0>
   1966c:	b	195e8 <fputs@plt+0x13fd0>
   19670:	bl	524c <__stack_chk_fail@plt>
   19674:	mov	r4, r0
   19678:	b	19588 <fputs@plt+0x13f70>
   1967c:	b	19624 <fputs@plt+0x1400c>
   19680:	muleq	r9, r0, lr
   19684:	andeq	r0, r0, r0, asr #8
   19688:	andeq	r8, r9, r8, lsr #15
   1968c:	muleq	r6, r4, sp
   19690:	andeq	r7, r6, r4, ror lr
   19694:	andeq	r9, r6, r4, lsl #27
   19698:	andeq	r9, r6, ip, lsl #27
   1969c:	muleq	r6, r0, sp
   196a0:	andeq	r9, r6, r4, asr #25
   196a4:	andeq	r9, r6, r0, lsl #24
   196a8:			; <UNDEFINED> instruction: 0xffff19a4
   196ac:	andeq	r8, r9, sl, asr r4
   196b0:	andeq	r8, r9, sp, lsr #7
   196b4:			; <UNDEFINED> instruction: 0x0006eeb4
   196b8:	andeq	r1, r7, ip, asr r3
   196bc:	andeq	fp, r7, r0, ror #10
   196c0:	andeq	r8, r9, lr, lsr #6
   196c4:	andeq	r9, r6, r8, lsl #21
   196c8:	andeq	r9, r6, r0, ror sl
   196cc:	muleq	r6, ip, r4
   196d0:	andeq	r1, r7, r4, asr #4
   196d4:	ldrdeq	r8, [r6], -r4
   196d8:			; <UNDEFINED> instruction: 0x000681b0
   196dc:	andeq	r1, r7, r4, lsr #4
   196e0:	andeq	r8, r9, r9, lsr r2
   196e4:	andeq	r9, r6, r8, ror #16
   196e8:	ldrdeq	sp, [r6], -ip
   196ec:	andeq	r7, r6, r4, ror #10
   196f0:	andeq	r7, r6, ip, asr #10
   196f4:			; <UNDEFINED> instruction: 0x0006d6b0
   196f8:	andeq	r7, r6, ip, lsr #10
   196fc:	muleq	r6, r0, r6
   19700:	andeq	r7, r6, r8, lsl #10
   19704:	andeq	sp, r6, r4, lsl r4
   19708:	andeq	r1, r7, r0, asr r0
   1970c:	andeq	r7, r6, r8, ror #31
   19710:			; <UNDEFINED> instruction: 0x00067fb4
   19714:	andeq	r8, r9, r5, asr #32
   19718:	andeq	r9, r6, r8, asr r7
   1971c:	ldrdeq	r7, [r9], -r8
   19720:	andeq	r9, r6, ip, asr #14
   19724:	muleq	r6, r0, r3
   19728:	andeq	sp, r6, r8, asr #2
   1972c:	andeq	r7, r6, r4, ror #30
   19730:	andeq	r7, r6, r4, ror #30
   19734:	andeq	r9, r6, ip, ror r6
   19738:	andeq	r9, r6, r0, asr r6
   1973c:	andeq	r9, r6, ip, asr r6
   19740:	andeq	r0, r7, r8, lsl pc
   19744:	andeq	r9, r6, r8, asr #12
   19748:	andeq	r7, r6, r4, lsr #5
   1974c:	strdeq	sp, [r6], -r8
   19750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19754:	sub	sp, sp, #204	; 0xcc
   19758:	ldr	r5, [pc, #2756]	; 1a224 <fputs@plt+0x14c0c>
   1975c:	mov	r4, r1
   19760:	ldr	r2, [pc, #2752]	; 1a228 <fputs@plt+0x14c10>
   19764:	mov	r3, #0
   19768:	add	r5, pc, r5
   1976c:	str	r5, [sp, #120]	; 0x78
   19770:	ldr	r6, [sp, #120]	; 0x78
   19774:	mov	r5, r0
   19778:	ldr	r1, [pc, #2732]	; 1a22c <fputs@plt+0x14c14>
   1977c:	ldr	r2, [r6, r2]
   19780:	add	r1, pc, r1
   19784:	str	r3, [sp, #152]	; 0x98
   19788:	ldrb	r0, [r1]
   1978c:	str	r2, [sp, #124]	; 0x7c
   19790:	ldr	r6, [sp, #124]	; 0x7c
   19794:	cmp	r0, r3
   19798:	str	r3, [sp, #156]	; 0x9c
   1979c:	str	r3, [sp, #160]	; 0xa0
   197a0:	ldr	r1, [r6]
   197a4:	str	r1, [sp, #196]	; 0xc4
   197a8:	beq	19adc <fputs@plt+0x144c4>
   197ac:	mov	r0, r4
   197b0:	add	r6, sp, #156	; 0x9c
   197b4:	str	r6, [sp, #116]	; 0x74
   197b8:	bl	747a8 <fputs@plt+0x6f190>
   197bc:	cmp	r0, #0
   197c0:	moveq	r1, r0
   197c4:	addne	r1, r4, #4
   197c8:	add	r6, sp, #156	; 0x9c
   197cc:	add	r2, sp, #160	; 0xa0
   197d0:	mov	r0, r5
   197d4:	str	r2, [sp]
   197d8:	mov	r3, r6
   197dc:	add	r2, sp, #152	; 0x98
   197e0:	str	r6, [sp, #116]	; 0x74
   197e4:	bl	188d0 <fputs@plt+0x132b8>
   197e8:	subs	r5, r0, #0
   197ec:	blt	19a94 <fputs@plt+0x1447c>
   197f0:	ldr	r0, [sp, #152]	; 0x98
   197f4:	beq	19ad4 <fputs@plt+0x144bc>
   197f8:	cmp	r0, #0
   197fc:	beq	1a204 <fputs@plt+0x14bec>
   19800:	ldr	r3, [pc, #2600]	; 1a230 <fputs@plt+0x14c18>
   19804:	mov	r1, r5
   19808:	mov	r2, #44	; 0x2c
   1980c:	add	r3, pc, r3
   19810:	bl	4a9c <qsort@plt>
   19814:	ldr	sl, [sp, #152]	; 0x98
   19818:	mov	r3, #44	; 0x2c
   1981c:	mla	r3, r3, r5, sl
   19820:	cmp	sl, r3
   19824:	str	r3, [sp, #92]	; 0x5c
   19828:	bcs	19fb8 <fputs@plt+0x149a0>
   1982c:	ldr	r3, [pc, #2560]	; 1a234 <fputs@plt+0x14c1c>
   19830:	mov	r5, #0
   19834:	ldr	r9, [pc, #2556]	; 1a238 <fputs@plt+0x14c20>
   19838:	mov	r6, #3
   1983c:	add	r3, pc, r3
   19840:	ldr	fp, [pc, #2548]	; 1a23c <fputs@plt+0x14c24>
   19844:	str	r5, [sp, #100]	; 0x64
   19848:	add	r9, pc, r9
   1984c:	mov	r5, #4
   19850:	str	r6, [sp, #108]	; 0x6c
   19854:	str	r5, [sp, #72]	; 0x48
   19858:	mov	r6, #0
   1985c:	mov	r5, #3
   19860:	str	r6, [sp, #112]	; 0x70
   19864:	str	r5, [sp, #80]	; 0x50
   19868:	mov	r6, #4
   1986c:	mov	r5, #6
   19870:	add	fp, pc, fp
   19874:	ldrb	r7, [r3]
   19878:	add	r4, sl, #44	; 0x2c
   1987c:	add	r8, sp, #180	; 0xb4
   19880:	str	r6, [sp, #64]	; 0x40
   19884:	str	r5, [sp, #76]	; 0x4c
   19888:	b	198c4 <fputs@plt+0x142ac>
   1988c:	add	r3, fp, #52	; 0x34
   19890:	ldm	r3, {r0, r1, r2, r3}
   19894:	stm	r8, {r0, r1, r2, r3}
   19898:	mov	r1, r6
   1989c:	mov	r0, r8
   198a0:	bl	745c0 <fputs@plt+0x6efa8>
   198a4:	ldr	r5, [sp, #100]	; 0x64
   198a8:	cmp	r0, #0
   198ac:	movne	r5, #2
   198b0:	str	r5, [sp, #100]	; 0x64
   198b4:	ldr	r5, [sp, #92]	; 0x5c
   198b8:	cmp	r5, r4
   198bc:	add	r4, r4, #44	; 0x2c
   198c0:	bls	199ac <fputs@plt+0x14394>
   198c4:	ldr	r0, [r4, #-40]	; 0xffffffd8
   198c8:	bl	4fc4 <strlen@plt>
   198cc:	mov	r5, r0
   198d0:	ldr	r0, [r4, #-44]	; 0xffffffd4
   198d4:	cmp	r0, #0
   198d8:	beq	198e4 <fputs@plt+0x142cc>
   198dc:	bl	4fc4 <strlen@plt>
   198e0:	add	r0, r0, #1
   198e4:	ldr	r6, [r4, #-32]	; 0xffffffe0
   198e8:	add	r5, r0, r5
   198ec:	ldr	ip, [sp, #64]	; 0x40
   198f0:	mov	r0, r6
   198f4:	cmp	ip, r5
   198f8:	movcc	ip, r5
   198fc:	str	ip, [sp, #64]	; 0x40
   19900:	bl	4fc4 <strlen@plt>
   19904:	ldr	r5, [r4, #-28]	; 0xffffffe4
   19908:	ldr	lr, [sp, #72]	; 0x48
   1990c:	cmp	lr, r0
   19910:	movcc	lr, r0
   19914:	mov	r0, r5
   19918:	str	lr, [sp, #72]	; 0x48
   1991c:	bl	4fc4 <strlen@plt>
   19920:	ldr	r1, [sp, #76]	; 0x4c
   19924:	cmp	r1, r0
   19928:	movcc	r1, r0
   1992c:	ldr	r0, [r4, #-24]	; 0xffffffe8
   19930:	str	r1, [sp, #76]	; 0x4c
   19934:	bl	4fc4 <strlen@plt>
   19938:	ldr	r2, [sp, #80]	; 0x50
   1993c:	ldr	r3, [r4, #-12]
   19940:	cmp	r2, r0
   19944:	movcc	r2, r0
   19948:	cmp	r3, #0
   1994c:	str	r2, [sp, #80]	; 0x50
   19950:	beq	19978 <fputs@plt+0x14360>
   19954:	ldr	r3, [sp, #112]	; 0x70
   19958:	ldr	r0, [r4, #-8]
   1995c:	add	r3, r3, #1
   19960:	str	r3, [sp, #112]	; 0x70
   19964:	bl	4fc4 <strlen@plt>
   19968:	ldr	ip, [sp, #108]	; 0x6c
   1996c:	cmp	ip, r0
   19970:	movcc	ip, r0
   19974:	str	ip, [sp, #108]	; 0x6c
   19978:	cmp	r7, #0
   1997c:	bne	198b4 <fputs@plt+0x1429c>
   19980:	mov	r0, r5
   19984:	mov	r1, r9
   19988:	bl	557c <strcmp@plt>
   1998c:	cmp	r0, #0
   19990:	bne	1988c <fputs@plt+0x14274>
   19994:	ldr	r5, [sp, #92]	; 0x5c
   19998:	mov	r6, #2
   1999c:	str	r6, [sp, #100]	; 0x64
   199a0:	cmp	r5, r4
   199a4:	add	r4, r4, #44	; 0x2c
   199a8:	bhi	198c4 <fputs@plt+0x142ac>
   199ac:	ldr	r3, [pc, #2188]	; 1a240 <fputs@plt+0x14c28>
   199b0:	add	r3, pc, r3
   199b4:	ldrb	r3, [r3]
   199b8:	cmp	r3, #0
   199bc:	bne	19aec <fputs@plt+0x144d4>
   199c0:	ldr	r3, [pc, #2172]	; 1a244 <fputs@plt+0x14c2c>
   199c4:	add	r3, pc, r3
   199c8:	ldrb	r3, [r3]
   199cc:	cmp	r3, #0
   199d0:	beq	19f58 <fputs@plt+0x14940>
   199d4:	ldr	r5, [sp, #100]	; 0x64
   199d8:	ldr	r6, [sp, #76]	; 0x4c
   199dc:	add	r4, r5, r6
   199e0:	ldr	r6, [sp, #112]	; 0x70
   199e4:	ldr	r5, [sp, #64]	; 0x40
   199e8:	add	r4, r4, #10
   199ec:	cmp	r5, #25
   199f0:	movcs	r5, #25
   199f4:	cmp	r6, #0
   199f8:	ldr	r6, [sp, #80]	; 0x50
   199fc:	add	r4, r4, r6
   19a00:	ldrne	r6, [sp, #108]	; 0x6c
   19a04:	add	r4, r4, r5
   19a08:	addne	r3, r6, #1
   19a0c:	addne	r4, r4, r3
   19a10:	bl	68ca0 <fputs@plt+0x63688>
   19a14:	cmp	r0, r4
   19a18:	strls	r5, [sp, #64]	; 0x40
   19a1c:	movls	r5, #0
   19a20:	strls	r5, [sp, #88]	; 0x58
   19a24:	bls	19af4 <fputs@plt+0x144dc>
   19a28:	bl	68ca0 <fputs@plt+0x63688>
   19a2c:	rsb	r4, r4, r0
   19a30:	str	r4, [sp, #88]	; 0x58
   19a34:	cmp	r4, #24
   19a38:	strls	r5, [sp, #64]	; 0x40
   19a3c:	bls	19af4 <fputs@plt+0x144dc>
   19a40:	subs	r2, r4, #25
   19a44:	beq	1a174 <fputs@plt+0x14b5c>
   19a48:	ldr	r6, [sp, #64]	; 0x40
   19a4c:	lsr	r2, r2, #1
   19a50:	rsb	r3, r5, r6
   19a54:	cmp	r2, r3
   19a58:	movcc	r3, r2
   19a5c:	add	r5, r3, r5
   19a60:	str	r5, [sp, #64]	; 0x40
   19a64:	rsb	r5, r3, r4
   19a68:	str	r5, [sp, #88]	; 0x58
   19a6c:	b	19af4 <fputs@plt+0x144dc>
   19a70:	ldr	r0, [pc, #2000]	; 1a248 <fputs@plt+0x14c30>
   19a74:	movw	r1, #469	; 0x1d5
   19a78:	ldr	r2, [pc, #1996]	; 1a24c <fputs@plt+0x14c34>
   19a7c:	add	r0, pc, r0
   19a80:	add	r2, pc, r2
   19a84:	bl	76f1c <fputs@plt+0x71904>
   19a88:	mov	r5, r0
   19a8c:	mov	r0, r6
   19a90:	bl	4e5c <free@plt>
   19a94:	ldr	r0, [sp, #160]	; 0xa0
   19a98:	cmp	r0, #0
   19a9c:	beq	19aa4 <fputs@plt+0x1448c>
   19aa0:	bl	74690 <fputs@plt+0x6f078>
   19aa4:	ldr	r0, [sp, #116]	; 0x74
   19aa8:	bl	d2a4 <fputs@plt+0x7c8c>
   19aac:	ldr	r0, [sp, #152]	; 0x98
   19ab0:	bl	4e5c <free@plt>
   19ab4:	ldr	r6, [sp, #124]	; 0x7c
   19ab8:	ldr	r2, [sp, #196]	; 0xc4
   19abc:	mov	r0, r5
   19ac0:	ldr	r3, [r6]
   19ac4:	cmp	r2, r3
   19ac8:	bne	1a0dc <fputs@plt+0x14ac4>
   19acc:	add	sp, sp, #204	; 0xcc
   19ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ad4:	mov	sl, r0
   19ad8:	b	19818 <fputs@plt+0x14200>
   19adc:	add	r6, sp, #156	; 0x9c
   19ae0:	str	r6, [sp, #116]	; 0x74
   19ae4:	bl	7863c <fputs@plt+0x73024>
   19ae8:	b	197ac <fputs@plt+0x14194>
   19aec:	mov	r6, #0
   19af0:	str	r6, [sp, #88]	; 0x58
   19af4:	ldr	r5, [sp, #92]	; 0x5c
   19af8:	cmp	sl, r5
   19afc:	bcs	1a1a8 <fputs@plt+0x14b90>
   19b00:	ldr	r5, [pc, #1864]	; 1a250 <fputs@plt+0x14c38>
   19b04:	add	r4, sl, #44	; 0x2c
   19b08:	ldr	r6, [pc, #1860]	; 1a254 <fputs@plt+0x14c3c>
   19b0c:	mov	sl, #0
   19b10:	add	r5, pc, r5
   19b14:	str	r5, [sp, #132]	; 0x84
   19b18:	ldr	r5, [sp, #112]	; 0x70
   19b1c:	add	r6, pc, r6
   19b20:	str	r6, [sp, #128]	; 0x80
   19b24:	ldr	r6, [sp, #108]	; 0x6c
   19b28:	cmp	r5, #0
   19b2c:	ldr	r5, [pc, #1828]	; 1a258 <fputs@plt+0x14c40>
   19b30:	addne	r6, r6, #1
   19b34:	moveq	r6, #0
   19b38:	str	r6, [sp, #104]	; 0x68
   19b3c:	add	r5, pc, r5
   19b40:	ldr	r6, [pc, #1812]	; 1a25c <fputs@plt+0x14c44>
   19b44:	str	r5, [sp, #140]	; 0x8c
   19b48:	add	r6, pc, r6
   19b4c:	ldr	r5, [pc, #1804]	; 1a260 <fputs@plt+0x14c48>
   19b50:	str	r6, [sp, #136]	; 0x88
   19b54:	ldr	r6, [pc, #1800]	; 1a264 <fputs@plt+0x14c4c>
   19b58:	add	r5, pc, r5
   19b5c:	str	r5, [sp, #148]	; 0x94
   19b60:	add	r6, pc, r6
   19b64:	str	r6, [sp, #144]	; 0x90
   19b68:	b	19ba4 <fputs@plt+0x1458c>
   19b6c:	ldr	r1, [pc, #1780]	; 1a268 <fputs@plt+0x14c50>
   19b70:	mov	r0, #1
   19b74:	mov	r2, r6
   19b78:	ldr	r3, [r4, #-36]	; 0xffffffdc
   19b7c:	add	r1, pc, r1
   19b80:	bl	4c94 <__printf_chk@plt>
   19b84:	ldr	r0, [sp, #60]	; 0x3c
   19b88:	bl	4e5c <free@plt>
   19b8c:	mov	r0, fp
   19b90:	bl	4e5c <free@plt>
   19b94:	ldr	r5, [sp, #92]	; 0x5c
   19b98:	cmp	r5, r4
   19b9c:	add	r4, r4, #44	; 0x2c
   19ba0:	bls	19ec0 <fputs@plt+0x148a8>
   19ba4:	cmp	sl, #0
   19ba8:	beq	19ff4 <fputs@plt+0x149dc>
   19bac:	ldr	r3, [pc, #1720]	; 1a26c <fputs@plt+0x14c54>
   19bb0:	add	ip, sp, #164	; 0xa4
   19bb4:	add	sl, sl, #1
   19bb8:	add	r3, pc, r3
   19bbc:	add	r3, r3, #52	; 0x34
   19bc0:	ldm	r3, {r0, r1, r2, r3}
   19bc4:	stm	ip, {r0, r1, r2, r3}
   19bc8:	mov	r0, ip
   19bcc:	ldr	r1, [r4, #-32]	; 0xffffffe0
   19bd0:	bl	745c0 <fputs@plt+0x6efa8>
   19bd4:	cmp	r0, #0
   19bd8:	beq	19bf0 <fputs@plt+0x145d8>
   19bdc:	ldr	r3, [pc, #1676]	; 1a270 <fputs@plt+0x14c58>
   19be0:	add	r3, pc, r3
   19be4:	ldrb	r3, [r3]
   19be8:	cmp	r3, #0
   19bec:	beq	19d94 <fputs@plt+0x1477c>
   19bf0:	ldr	r1, [pc, #1660]	; 1a274 <fputs@plt+0x14c5c>
   19bf4:	ldr	r0, [r4, #-28]	; 0xffffffe4
   19bf8:	add	r1, pc, r1
   19bfc:	bl	557c <strcmp@plt>
   19c00:	cmp	r0, #0
   19c04:	bne	19d54 <fputs@plt+0x1473c>
   19c08:	ldr	r3, [pc, #1640]	; 1a278 <fputs@plt+0x14c60>
   19c0c:	add	r3, pc, r3
   19c10:	ldrb	r3, [r3]
   19c14:	cmp	r3, #0
   19c18:	beq	19e40 <fputs@plt+0x14828>
   19c1c:	ldr	r5, [pc, #1624]	; 1a27c <fputs@plt+0x14c64>
   19c20:	str	r0, [sp, #96]	; 0x60
   19c24:	add	r5, pc, r5
   19c28:	mov	r7, r5
   19c2c:	mov	r8, r5
   19c30:	mov	r9, r5
   19c34:	str	r5, [sp, #84]	; 0x54
   19c38:	str	r5, [sp, #68]	; 0x44
   19c3c:	ldr	r0, [r4, #-44]	; 0xffffffd4
   19c40:	cmp	r0, #0
   19c44:	beq	19d68 <fputs@plt+0x14750>
   19c48:	ldr	r1, [pc, #1584]	; 1a280 <fputs@plt+0x14c68>
   19c4c:	mov	r3, #0
   19c50:	ldr	r2, [r4, #-40]	; 0xffffffd8
   19c54:	add	r1, pc, r1
   19c58:	bl	6a1cc <fputs@plt+0x64bb4>
   19c5c:	subs	r6, r0, #0
   19c60:	beq	19a70 <fputs@plt+0x14458>
   19c64:	str	r6, [sp, #60]	; 0x3c
   19c68:	ldr	r3, [pc, #1556]	; 1a284 <fputs@plt+0x14c6c>
   19c6c:	add	r3, pc, r3
   19c70:	ldrb	fp, [r3]
   19c74:	cmp	fp, #0
   19c78:	bne	19d74 <fputs@plt+0x1475c>
   19c7c:	ldr	ip, [sp, #100]	; 0x64
   19c80:	cmp	ip, #0
   19c84:	beq	19cb8 <fputs@plt+0x146a0>
   19c88:	ldr	lr, [sp, #96]	; 0x60
   19c8c:	cmp	lr, #0
   19c90:	beq	19df4 <fputs@plt+0x147dc>
   19c94:	mov	r0, #5
   19c98:	bl	6b9e0 <fputs@plt+0x663c8>
   19c9c:	mov	r3, r0
   19ca0:	ldr	r1, [pc, #1504]	; 1a288 <fputs@plt+0x14c70>
   19ca4:	mov	r0, #1
   19ca8:	str	r5, [sp]
   19cac:	ldr	r2, [sp, #84]	; 0x54
   19cb0:	add	r1, pc, r1
   19cb4:	bl	4c94 <__printf_chk@plt>
   19cb8:	ldr	r3, [r4, #-12]
   19cbc:	ldr	r1, [pc, #1480]	; 1a28c <fputs@plt+0x14c74>
   19cc0:	cmp	r3, #0
   19cc4:	ldr	r5, [r4, #-32]	; 0xffffffe0
   19cc8:	add	r1, pc, r1
   19ccc:	ldr	lr, [r4, #-28]	; 0xffffffe4
   19cd0:	ldr	ip, [r4, #-24]	; 0xffffffe8
   19cd4:	ldrne	r1, [r4, #-8]
   19cd8:	str	r6, [sp]
   19cdc:	mov	r2, r8
   19ce0:	ldr	r6, [sp, #68]	; 0x44
   19ce4:	mov	r0, #1
   19ce8:	str	r5, [sp, #16]
   19cec:	ldr	r5, [sp, #76]	; 0x4c
   19cf0:	str	r6, [sp, #8]
   19cf4:	ldr	r6, [sp, #72]	; 0x48
   19cf8:	str	r5, [sp, #28]
   19cfc:	ldr	r5, [sp, #104]	; 0x68
   19d00:	str	r6, [sp, #12]
   19d04:	ldr	r6, [sp, #80]	; 0x50
   19d08:	str	r1, [sp, #52]	; 0x34
   19d0c:	ldr	r1, [pc, #1404]	; 1a290 <fputs@plt+0x14c78>
   19d10:	str	r7, [sp, #4]
   19d14:	ldr	r3, [sp, #64]	; 0x40
   19d18:	add	r1, pc, r1
   19d1c:	str	r9, [sp, #20]
   19d20:	str	r8, [sp, #24]
   19d24:	str	lr, [sp, #32]
   19d28:	str	r6, [sp, #36]	; 0x24
   19d2c:	str	ip, [sp, #40]	; 0x28
   19d30:	str	r7, [sp, #44]	; 0x2c
   19d34:	str	r5, [sp, #48]	; 0x30
   19d38:	bl	4c94 <__printf_chk@plt>
   19d3c:	ldr	r6, [sp, #88]	; 0x58
   19d40:	cmp	r6, #0
   19d44:	bne	19b6c <fputs@plt+0x14554>
   19d48:	ldr	r0, [r4, #-36]	; 0xffffffdc
   19d4c:	bl	5354 <puts@plt>
   19d50:	b	19b84 <fputs@plt+0x1456c>
   19d54:	ldr	r5, [pc, #1336]	; 1a294 <fputs@plt+0x14c7c>
   19d58:	mov	r6, #0
   19d5c:	str	r6, [sp, #96]	; 0x60
   19d60:	add	r5, pc, r5
   19d64:	b	19c28 <fputs@plt+0x14610>
   19d68:	str	r0, [sp, #60]	; 0x3c
   19d6c:	ldr	r6, [r4, #-40]	; 0xffffffd8
   19d70:	b	19c68 <fputs@plt+0x14650>
   19d74:	mov	r0, r6
   19d78:	ldr	r1, [sp, #64]	; 0x40
   19d7c:	mov	r2, #33	; 0x21
   19d80:	bl	6ad4c <fputs@plt+0x65734>
   19d84:	subs	r6, r0, #0
   19d88:	beq	19f60 <fputs@plt+0x14948>
   19d8c:	mov	fp, r6
   19d90:	b	19c7c <fputs@plt+0x14664>
   19d94:	bl	6e34c <fputs@plt+0x68d34>
   19d98:	cmp	r0, #0
   19d9c:	beq	19e30 <fputs@plt+0x14818>
   19da0:	ldr	r5, [pc, #1264]	; 1a298 <fputs@plt+0x14c80>
   19da4:	add	r5, pc, r5
   19da8:	str	r5, [sp, #68]	; 0x44
   19dac:	bl	6e34c <fputs@plt+0x68d34>
   19db0:	cmp	r0, #0
   19db4:	beq	19e20 <fputs@plt+0x14808>
   19db8:	ldr	r6, [pc, #1244]	; 1a29c <fputs@plt+0x14c84>
   19dbc:	add	r6, pc, r6
   19dc0:	str	r6, [sp, #84]	; 0x54
   19dc4:	bl	6e34c <fputs@plt+0x68d34>
   19dc8:	cmp	r0, #0
   19dcc:	beq	19e00 <fputs@plt+0x147e8>
   19dd0:	ldr	r5, [pc, #1224]	; 1a2a0 <fputs@plt+0x14c88>
   19dd4:	mov	r6, #1
   19dd8:	ldr	r7, [pc, #1220]	; 1a2a4 <fputs@plt+0x14c8c>
   19ddc:	add	r5, pc, r5
   19de0:	str	r6, [sp, #96]	; 0x60
   19de4:	add	r7, pc, r7
   19de8:	mov	r9, r5
   19dec:	mov	r8, r7
   19df0:	b	19c3c <fputs@plt+0x14624>
   19df4:	ldr	r3, [pc, #1196]	; 1a2a8 <fputs@plt+0x14c90>
   19df8:	add	r3, pc, r3
   19dfc:	b	19ca0 <fputs@plt+0x14688>
   19e00:	ldr	r5, [pc, #1188]	; 1a2ac <fputs@plt+0x14c94>
   19e04:	mov	r6, #1
   19e08:	str	r6, [sp, #96]	; 0x60
   19e0c:	add	r5, pc, r5
   19e10:	mov	r7, r5
   19e14:	mov	r8, r5
   19e18:	mov	r9, r5
   19e1c:	b	19c3c <fputs@plt+0x14624>
   19e20:	ldr	r5, [pc, #1160]	; 1a2b0 <fputs@plt+0x14c98>
   19e24:	add	r5, pc, r5
   19e28:	str	r5, [sp, #84]	; 0x54
   19e2c:	b	19dc4 <fputs@plt+0x147ac>
   19e30:	ldr	r6, [pc, #1148]	; 1a2b4 <fputs@plt+0x14c9c>
   19e34:	add	r6, pc, r6
   19e38:	str	r6, [sp, #68]	; 0x44
   19e3c:	b	19dac <fputs@plt+0x14794>
   19e40:	bl	6e34c <fputs@plt+0x68d34>
   19e44:	cmp	r0, #0
   19e48:	beq	19e8c <fputs@plt+0x14874>
   19e4c:	ldr	r6, [pc, #1124]	; 1a2b8 <fputs@plt+0x14ca0>
   19e50:	add	r6, pc, r6
   19e54:	str	r6, [sp, #84]	; 0x54
   19e58:	bl	6e34c <fputs@plt+0x68d34>
   19e5c:	cmp	r0, #0
   19e60:	beq	19e9c <fputs@plt+0x14884>
   19e64:	ldr	r5, [pc, #1104]	; 1a2bc <fputs@plt+0x14ca4>
   19e68:	mov	r6, #1
   19e6c:	ldr	r9, [pc, #1100]	; 1a2c0 <fputs@plt+0x14ca8>
   19e70:	add	r5, pc, r5
   19e74:	ldr	r8, [sp, #84]	; 0x54
   19e78:	add	r9, pc, r9
   19e7c:	str	r6, [sp, #96]	; 0x60
   19e80:	mov	r7, r5
   19e84:	str	r9, [sp, #68]	; 0x44
   19e88:	b	19c3c <fputs@plt+0x14624>
   19e8c:	ldr	r5, [pc, #1072]	; 1a2c4 <fputs@plt+0x14cac>
   19e90:	add	r5, pc, r5
   19e94:	str	r5, [sp, #84]	; 0x54
   19e98:	b	19e58 <fputs@plt+0x14840>
   19e9c:	ldr	r5, [pc, #1060]	; 1a2c8 <fputs@plt+0x14cb0>
   19ea0:	mov	r6, #1
   19ea4:	ldr	r8, [sp, #84]	; 0x54
   19ea8:	add	r5, pc, r5
   19eac:	str	r6, [sp, #96]	; 0x60
   19eb0:	str	r5, [sp, #68]	; 0x44
   19eb4:	mov	r7, r5
   19eb8:	mov	r9, r5
   19ebc:	b	19c3c <fputs@plt+0x14624>
   19ec0:	ldr	r3, [pc, #1028]	; 1a2cc <fputs@plt+0x14cb4>
   19ec4:	add	r3, pc, r3
   19ec8:	ldrb	r3, [r3]
   19ecc:	cmp	r3, #0
   19ed0:	bne	19f50 <fputs@plt+0x14938>
   19ed4:	ldr	r0, [pc, #1012]	; 1a2d0 <fputs@plt+0x14cb8>
   19ed8:	add	r0, pc, r0
   19edc:	bl	5354 <puts@plt>
   19ee0:	ldr	r6, [sp, #112]	; 0x70
   19ee4:	ldr	r0, [pc, #1000]	; 1a2d4 <fputs@plt+0x14cbc>
   19ee8:	cmp	r6, #0
   19eec:	add	r0, pc, r0
   19ef0:	beq	19fac <fputs@plt+0x14994>
   19ef4:	bl	5354 <puts@plt>
   19ef8:	bl	6e34c <fputs@plt+0x68d34>
   19efc:	ldr	r4, [pc, #980]	; 1a2d8 <fputs@plt+0x14cc0>
   19f00:	cmp	r0, #0
   19f04:	add	r4, pc, r4
   19f08:	beq	19fa0 <fputs@plt+0x14988>
   19f0c:	bl	6e34c <fputs@plt+0x68d34>
   19f10:	ldr	r2, [pc, #964]	; 1a2dc <fputs@plt+0x14cc4>
   19f14:	cmp	r0, #0
   19f18:	add	r2, pc, r2
   19f1c:	beq	19f94 <fputs@plt+0x1497c>
   19f20:	ldr	r3, [pc, #952]	; 1a2e0 <fputs@plt+0x14cc8>
   19f24:	mov	r0, #1
   19f28:	add	r3, pc, r3
   19f2c:	ldrb	r3, [r3]
   19f30:	str	r2, [sp]
   19f34:	mov	r2, r4
   19f38:	cmp	r3, #0
   19f3c:	mov	r3, sl
   19f40:	bne	19f84 <fputs@plt+0x1496c>
   19f44:	ldr	r1, [pc, #920]	; 1a2e4 <fputs@plt+0x14ccc>
   19f48:	add	r1, pc, r1
   19f4c:	bl	4c94 <__printf_chk@plt>
   19f50:	mov	r5, #0
   19f54:	b	19a94 <fputs@plt+0x1447c>
   19f58:	str	r3, [sp, #88]	; 0x58
   19f5c:	b	19af4 <fputs@plt+0x144dc>
   19f60:	ldr	r0, [pc, #896]	; 1a2e8 <fputs@plt+0x14cd0>
   19f64:	movw	r1, #478	; 0x1de
   19f68:	ldr	r2, [pc, #892]	; 1a2ec <fputs@plt+0x14cd4>
   19f6c:	add	r0, pc, r0
   19f70:	add	r2, pc, r2
   19f74:	bl	76f1c <fputs@plt+0x71904>
   19f78:	mov	r5, r0
   19f7c:	ldr	r6, [sp, #60]	; 0x3c
   19f80:	b	19a8c <fputs@plt+0x14474>
   19f84:	ldr	r1, [pc, #868]	; 1a2f0 <fputs@plt+0x14cd8>
   19f88:	add	r1, pc, r1
   19f8c:	bl	4c94 <__printf_chk@plt>
   19f90:	b	19f50 <fputs@plt+0x14938>
   19f94:	ldr	r2, [pc, #856]	; 1a2f4 <fputs@plt+0x14cdc>
   19f98:	add	r2, pc, r2
   19f9c:	b	19f20 <fputs@plt+0x14908>
   19fa0:	ldr	r4, [pc, #848]	; 1a2f8 <fputs@plt+0x14ce0>
   19fa4:	add	r4, pc, r4
   19fa8:	b	19f0c <fputs@plt+0x148f4>
   19fac:	ldr	r0, [pc, #840]	; 1a2fc <fputs@plt+0x14ce4>
   19fb0:	add	r0, pc, r0
   19fb4:	b	19ef4 <fputs@plt+0x148dc>
   19fb8:	mov	r6, #0
   19fbc:	mov	r5, #3
   19fc0:	str	r6, [sp, #100]	; 0x64
   19fc4:	mov	r6, #4
   19fc8:	str	r5, [sp, #108]	; 0x6c
   19fcc:	mov	r5, #0
   19fd0:	str	r6, [sp, #72]	; 0x48
   19fd4:	mov	r6, #3
   19fd8:	str	r5, [sp, #112]	; 0x70
   19fdc:	mov	r5, #4
   19fe0:	str	r6, [sp, #80]	; 0x50
   19fe4:	mov	r6, #6
   19fe8:	str	r5, [sp, #64]	; 0x40
   19fec:	str	r6, [sp, #76]	; 0x4c
   19ff0:	b	199ac <fputs@plt+0x14394>
   19ff4:	ldr	r5, [sp, #128]	; 0x80
   19ff8:	ldrb	r3, [r5]
   19ffc:	cmp	r3, #0
   1a000:	bne	19bac <fputs@plt+0x14594>
   1a004:	ldr	r6, [sp, #100]	; 0x64
   1a008:	cmp	r6, #0
   1a00c:	beq	1a030 <fputs@plt+0x14a18>
   1a010:	ldr	r3, [pc, #744]	; 1a300 <fputs@plt+0x14ce8>
   1a014:	mov	r1, #1
   1a018:	ldr	r5, [sp, #120]	; 0x78
   1a01c:	mov	r2, #2
   1a020:	ldr	r0, [sp, #132]	; 0x84
   1a024:	ldr	r3, [r5, r3]
   1a028:	ldr	r3, [r3]
   1a02c:	bl	51bc <fwrite@plt>
   1a030:	ldr	r5, [sp, #72]	; 0x48
   1a034:	mov	r0, #1
   1a038:	ldr	r6, [sp, #144]	; 0x90
   1a03c:	ldr	ip, [pc, #704]	; 1a304 <fputs@plt+0x14cec>
   1a040:	str	r5, [sp]
   1a044:	ldr	r5, [sp, #76]	; 0x4c
   1a048:	add	ip, pc, ip
   1a04c:	str	r6, [sp, #4]
   1a050:	ldr	r6, [sp, #148]	; 0x94
   1a054:	str	r5, [sp, #8]
   1a058:	ldr	r5, [sp, #80]	; 0x50
   1a05c:	ldr	r1, [sp, #136]	; 0x88
   1a060:	ldr	r2, [sp, #64]	; 0x40
   1a064:	ldr	r3, [sp, #140]	; 0x8c
   1a068:	str	r6, [sp, #12]
   1a06c:	str	r5, [sp, #16]
   1a070:	str	ip, [sp, #20]
   1a074:	bl	4c94 <__printf_chk@plt>
   1a078:	ldr	r6, [sp, #112]	; 0x70
   1a07c:	cmp	r6, #0
   1a080:	bne	1a0bc <fputs@plt+0x14aa4>
   1a084:	ldr	r3, [pc, #636]	; 1a308 <fputs@plt+0x14cf0>
   1a088:	add	r3, pc, r3
   1a08c:	ldrb	r3, [r3]
   1a090:	cmp	r3, #0
   1a094:	bne	1a0ac <fputs@plt+0x14a94>
   1a098:	ldr	r3, [pc, #620]	; 1a30c <fputs@plt+0x14cf4>
   1a09c:	add	r3, pc, r3
   1a0a0:	ldrb	r3, [r3]
   1a0a4:	cmp	r3, #0
   1a0a8:	bne	1a14c <fputs@plt+0x14b34>
   1a0ac:	ldr	r0, [pc, #604]	; 1a310 <fputs@plt+0x14cf8>
   1a0b0:	add	r0, pc, r0
   1a0b4:	bl	5354 <puts@plt>
   1a0b8:	b	19bac <fputs@plt+0x14594>
   1a0bc:	ldr	r1, [pc, #592]	; 1a314 <fputs@plt+0x14cfc>
   1a0c0:	mov	r0, #1
   1a0c4:	ldr	r3, [pc, #588]	; 1a318 <fputs@plt+0x14d00>
   1a0c8:	add	r1, pc, r1
   1a0cc:	ldr	r2, [sp, #108]	; 0x6c
   1a0d0:	add	r3, pc, r3
   1a0d4:	bl	4c94 <__printf_chk@plt>
   1a0d8:	b	1a084 <fputs@plt+0x14a6c>
   1a0dc:	bl	524c <__stack_chk_fail@plt>
   1a0e0:	mov	r6, #0
   1a0e4:	mov	r3, r0
   1a0e8:	mov	fp, r6
   1a0ec:	str	r6, [sp, #60]	; 0x3c
   1a0f0:	ldr	r0, [sp, #60]	; 0x3c
   1a0f4:	mov	r4, r3
   1a0f8:	bl	4e5c <free@plt>
   1a0fc:	mov	r0, fp
   1a100:	bl	4e5c <free@plt>
   1a104:	ldr	r0, [sp, #160]	; 0xa0
   1a108:	cmp	r0, #0
   1a10c:	beq	1a114 <fputs@plt+0x14afc>
   1a110:	bl	74690 <fputs@plt+0x6f078>
   1a114:	ldr	r0, [sp, #116]	; 0x74
   1a118:	bl	d2a4 <fputs@plt+0x7c8c>
   1a11c:	ldr	r0, [sp, #152]	; 0x98
   1a120:	bl	4e5c <free@plt>
   1a124:	mov	r0, r4
   1a128:	bl	54f8 <_Unwind_Resume@plt>
   1a12c:	mov	r5, #0
   1a130:	mov	r3, r0
   1a134:	str	r5, [sp, #60]	; 0x3c
   1a138:	mov	fp, r5
   1a13c:	b	1a0f0 <fputs@plt+0x14ad8>
   1a140:	b	1a12c <fputs@plt+0x14b14>
   1a144:	b	1a0e0 <fputs@plt+0x14ac8>
   1a148:	b	1a12c <fputs@plt+0x14b14>
   1a14c:	ldr	r1, [pc, #456]	; 1a31c <fputs@plt+0x14d04>
   1a150:	mov	r0, #1
   1a154:	ldr	r3, [pc, #452]	; 1a320 <fputs@plt+0x14d08>
   1a158:	add	r1, pc, r1
   1a15c:	ldr	r2, [sp, #88]	; 0x58
   1a160:	add	r3, pc, r3
   1a164:	bl	4c94 <__printf_chk@plt>
   1a168:	b	19bac <fputs@plt+0x14594>
   1a16c:	b	1a12c <fputs@plt+0x14b14>
   1a170:	b	1a0e0 <fputs@plt+0x14ac8>
   1a174:	mov	r6, #25
   1a178:	str	r5, [sp, #64]	; 0x40
   1a17c:	str	r6, [sp, #88]	; 0x58
   1a180:	b	19af4 <fputs@plt+0x144dc>
   1a184:	mov	r3, r0
   1a188:	mov	fp, #0
   1a18c:	b	1a0f0 <fputs@plt+0x14ad8>
   1a190:	b	1a0e0 <fputs@plt+0x14ac8>
   1a194:	mov	r3, r0
   1a198:	b	1a0f0 <fputs@plt+0x14ad8>
   1a19c:	b	1a0e0 <fputs@plt+0x14ac8>
   1a1a0:	b	1a12c <fputs@plt+0x14b14>
   1a1a4:	b	1a12c <fputs@plt+0x14b14>
   1a1a8:	ldr	r3, [pc, #372]	; 1a324 <fputs@plt+0x14d0c>
   1a1ac:	add	r3, pc, r3
   1a1b0:	ldrb	r3, [r3]
   1a1b4:	cmp	r3, #0
   1a1b8:	bne	19f50 <fputs@plt+0x14938>
   1a1bc:	bl	6e34c <fputs@plt+0x68d34>
   1a1c0:	ldr	r4, [pc, #352]	; 1a328 <fputs@plt+0x14d10>
   1a1c4:	cmp	r0, #0
   1a1c8:	add	r4, pc, r4
   1a1cc:	ldreq	r4, [pc, #344]	; 1a32c <fputs@plt+0x14d14>
   1a1d0:	addeq	r4, pc, r4
   1a1d4:	bl	6e34c <fputs@plt+0x68d34>
   1a1d8:	cmp	r0, #0
   1a1dc:	ldrne	r2, [pc, #332]	; 1a330 <fputs@plt+0x14d18>
   1a1e0:	movne	sl, #0
   1a1e4:	addne	r2, pc, r2
   1a1e8:	bne	19f20 <fputs@plt+0x14908>
   1a1ec:	ldr	r2, [pc, #320]	; 1a334 <fputs@plt+0x14d1c>
   1a1f0:	mov	sl, r0
   1a1f4:	add	r2, pc, r2
   1a1f8:	b	19f20 <fputs@plt+0x14908>
   1a1fc:	b	1a184 <fputs@plt+0x14b6c>
   1a200:	b	1a0e0 <fputs@plt+0x14ac8>
   1a204:	bl	5658 <fputs@plt+0x40>
   1a208:	mov	r4, r0
   1a20c:	b	1a104 <fputs@plt+0x14aec>
   1a210:	mov	r4, r0
   1a214:	b	1a11c <fputs@plt+0x14b04>
   1a218:	mov	r4, r0
   1a21c:	b	1a114 <fputs@plt+0x14afc>
   1a220:	b	1a0e0 <fputs@plt+0x14ac8>
   1a224:	andeq	r7, r9, r0, lsl r4
   1a228:	andeq	r0, r0, r0, asr #8
   1a22c:	andeq	r7, r9, ip, lsl sp
   1a230:			; <UNDEFINED> instruction: 0xffff59c0
   1a234:	andeq	r7, r9, r1, ror #24
   1a238:	andeq	r8, r6, r0, lsl lr
   1a23c:	andeq	r7, r9, r8, lsl #15
   1a240:	ldrdeq	r7, [r9], -r9
   1a244:	andeq	r7, r9, r4, lsr #21
   1a248:	andeq	r6, r6, r0, lsl #28
   1a24c:	strdeq	ip, [r6], -r0
   1a250:	andeq	sl, r7, ip, ror #18
   1a254:	andeq	r7, r9, r1, lsl #19
   1a258:	andeq	r7, r6, r4, asr #18
   1a25c:	andeq	r9, r6, r0, lsl r1
   1a260:	andeq	r9, r6, r0, lsr #2
   1a264:	andeq	r9, r6, r0, lsl r1
   1a268:	andeq	r9, r6, r0, lsl r1
   1a26c:	andeq	r7, r9, r0, asr #8
   1a270:	andeq	r7, r9, r1, ror r8
   1a274:	andeq	r8, r6, r0, ror #20
   1a278:	andeq	r7, r9, r5, asr #16
   1a27c:	andeq	r0, r7, ip, asr r8
   1a280:	andeq	lr, r6, ip, ror r3
   1a284:	andeq	r7, r9, sp, lsl r8
   1a288:	andeq	r7, r6, r0, asr #29
   1a28c:			; <UNDEFINED> instruction: 0x000707b8
   1a290:	andeq	r8, r6, r8, lsl #31
   1a294:	andeq	r0, r7, r0, lsr #14
   1a298:	andeq	r7, r6, ip, ror r6
   1a29c:	andeq	r7, r6, ip, asr #26
   1a2a0:	andeq	r7, r6, r8, lsr #12
   1a2a4:	muleq	r7, ip, r6
   1a2a8:	andeq	r7, r7, ip, ror #31
   1a2ac:	andeq	r0, r7, r4, ror r6
   1a2b0:	andeq	r0, r7, ip, asr r6
   1a2b4:	andeq	r0, r7, ip, asr #12
   1a2b8:	ldrdeq	r7, [r6], -r0
   1a2bc:	muleq	r6, r4, r5
   1a2c0:	andeq	r0, r7, r8, lsl #12
   1a2c4:	strdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   1a2c8:	ldrdeq	r0, [r7], -r8
   1a2cc:	ldrdeq	r7, [r9], -r9
   1a2d0:	strdeq	r8, [r6], -r0
   1a2d4:	andeq	r8, r6, r8, asr #26
   1a2d8:	andeq	r7, r6, r4, lsl r5
   1a2dc:	andeq	r7, r6, ip, ror #9
   1a2e0:	andeq	r7, r9, r8, lsr r5
   1a2e4:			; <UNDEFINED> instruction: 0x00068ebc
   1a2e8:	andeq	r6, r6, r0, lsl r9
   1a2ec:	andeq	ip, r6, r0, lsl #18
   1a2f0:	andeq	r8, r6, ip, lsl lr
   1a2f4:	andeq	r0, r7, r8, ror #9
   1a2f8:	ldrdeq	r0, [r7], -ip
   1a2fc:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   1a300:	andeq	r0, r0, r4, ror #8
   1a304:	andeq	r8, r6, r8, lsr ip
   1a308:	andeq	r7, r9, r1, lsl #8
   1a30c:	andeq	r7, r9, r0, lsl #8
   1a310:	andeq	r8, r6, r4, ror #23
   1a314:			; <UNDEFINED> instruction: 0x00068bbc
   1a318:	andeq	r8, r6, r8, lsr #9
   1a31c:	andeq	r8, r6, r4, lsr fp
   1a320:	andeq	r8, r6, r4, lsr fp
   1a324:	strdeq	r7, [r9], -r1
   1a328:	andeq	r7, r6, r8, asr r2
   1a32c:			; <UNDEFINED> instruction: 0x000702b0
   1a330:	andeq	r7, r6, r0, lsr #4
   1a334:	andeq	r0, r7, ip, lsl #5
   1a338:	ldr	r2, [pc, #1632]	; 1a9a0 <fputs@plt+0x15388>
   1a33c:	mov	r3, #0
   1a340:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a344:	mov	sl, r0
   1a348:	ldr	r0, [pc, #1620]	; 1a9a4 <fputs@plt+0x1538c>
   1a34c:	add	r2, pc, r2
   1a350:	sub	sp, sp, #172	; 0xac
   1a354:	mov	r4, r1
   1a358:	ldr	r1, [pc, #1608]	; 1a9a8 <fputs@plt+0x15390>
   1a35c:	ldr	r0, [r2, r0]
   1a360:	add	r1, pc, r1
   1a364:	str	r3, [sp, #72]	; 0x48
   1a368:	str	r3, [sp, #76]	; 0x4c
   1a36c:	str	r0, [sp, #68]	; 0x44
   1a370:	ldr	r5, [sp, #68]	; 0x44
   1a374:	ldrb	r0, [r1]
   1a378:	str	r3, [sp, #80]	; 0x50
   1a37c:	ldr	r2, [r5]
   1a380:	cmp	r0, r3
   1a384:	str	r3, [sp, #84]	; 0x54
   1a388:	str	r3, [sp, #88]	; 0x58
   1a38c:	str	r2, [sp, #164]	; 0xa4
   1a390:	beq	1a82c <fputs@plt+0x15214>
   1a394:	mov	r0, r4
   1a398:	add	r5, sp, #72	; 0x48
   1a39c:	str	r5, [sp, #64]	; 0x40
   1a3a0:	bl	747a8 <fputs@plt+0x6f190>
   1a3a4:	cmp	r0, #0
   1a3a8:	moveq	r1, r0
   1a3ac:	addne	r1, r4, #4
   1a3b0:	add	r4, sp, #72	; 0x48
   1a3b4:	add	r2, sp, #76	; 0x4c
   1a3b8:	mov	r0, sl
   1a3bc:	str	r2, [sp]
   1a3c0:	mov	r3, r4
   1a3c4:	add	r2, sp, #84	; 0x54
   1a3c8:	str	r4, [sp, #64]	; 0x40
   1a3cc:	bl	188d0 <fputs@plt+0x132b8>
   1a3d0:	subs	r4, r0, #0
   1a3d4:	blt	1a7e4 <fputs@plt+0x151cc>
   1a3d8:	add	r0, sp, #128	; 0x80
   1a3dc:	bl	6ffc0 <fputs@plt+0x6a9a8>
   1a3e0:	mov	r3, #44	; 0x2c
   1a3e4:	ldr	r5, [sp, #84]	; 0x54
   1a3e8:	mul	r3, r3, r4
   1a3ec:	str	r3, [sp, #36]	; 0x24
   1a3f0:	add	r3, r5, r3
   1a3f4:	cmp	r5, r3
   1a3f8:	bcs	1a87c <fputs@plt+0x15264>
   1a3fc:	ldr	r4, [pc, #1448]	; 1a9ac <fputs@plt+0x15394>
   1a400:	add	r8, r5, #44	; 0x2c
   1a404:	mov	fp, #0
   1a408:	add	r4, pc, r4
   1a40c:	str	r4, [sp, #40]	; 0x28
   1a410:	ldr	r4, [pc, #1432]	; 1a9b0 <fputs@plt+0x15398>
   1a414:	add	r4, pc, r4
   1a418:	str	r4, [sp, #44]	; 0x2c
   1a41c:	ldr	r4, [pc, #1424]	; 1a9b4 <fputs@plt+0x1539c>
   1a420:	add	r4, pc, r4
   1a424:	str	r4, [sp, #48]	; 0x30
   1a428:	ldr	r4, [pc, #1416]	; 1a9b8 <fputs@plt+0x153a0>
   1a42c:	add	r4, pc, r4
   1a430:	str	r4, [sp, #52]	; 0x34
   1a434:	ldr	r4, [pc, #1408]	; 1a9bc <fputs@plt+0x153a4>
   1a438:	add	r4, pc, r4
   1a43c:	str	r4, [sp, #56]	; 0x38
   1a440:	ldr	r4, [pc, #1400]	; 1a9c0 <fputs@plt+0x153a8>
   1a444:	add	r4, pc, r4
   1a448:	str	r4, [sp, #60]	; 0x3c
   1a44c:	b	1a5f0 <fputs@plt+0x14fd8>
   1a450:	ldr	r3, [pc, #1388]	; 1a9c4 <fputs@plt+0x153ac>
   1a454:	mov	r1, #116	; 0x74
   1a458:	str	r1, [sp, #8]
   1a45c:	mov	r2, r6
   1a460:	add	r3, pc, r3
   1a464:	ldr	r1, [pc, #1372]	; 1a9c8 <fputs@plt+0x153b0>
   1a468:	str	r3, [sp]
   1a46c:	add	r3, sp, #144	; 0x90
   1a470:	str	r3, [sp, #12]
   1a474:	mov	r0, sl
   1a478:	ldr	r3, [pc, #1356]	; 1a9cc <fputs@plt+0x153b4>
   1a47c:	add	r1, pc, r1
   1a480:	str	r5, [sp, #4]
   1a484:	add	r3, pc, r3
   1a488:	bl	4b2dc <fputs@plt+0x45cc4>
   1a48c:	subs	r4, r0, #0
   1a490:	blt	1a738 <fputs@plt+0x15120>
   1a494:	ldrd	r2, [sp, #144]	; 0x90
   1a498:	mov	r4, #0
   1a49c:	ldrd	r6, [sp, #152]	; 0x98
   1a4a0:	strd	r2, [sp, #24]
   1a4a4:	mov	r0, r5
   1a4a8:	bl	30414 <fputs@plt+0x2adfc>
   1a4ac:	cmp	r4, #0
   1a4b0:	bne	1a7a4 <fputs@plt+0x1518c>
   1a4b4:	ldr	r2, [r8, #-16]
   1a4b8:	str	r4, [sp, #116]	; 0x74
   1a4bc:	cmp	r2, #0
   1a4c0:	str	r4, [sp, #120]	; 0x78
   1a4c4:	str	r4, [sp, #124]	; 0x7c
   1a4c8:	beq	1a900 <fputs@plt+0x152e8>
   1a4cc:	ldr	r1, [pc, #1276]	; 1a9d0 <fputs@plt+0x153b8>
   1a4d0:	mov	r3, #116	; 0x74
   1a4d4:	add	r4, sp, #116	; 0x74
   1a4d8:	str	r3, [sp, #8]
   1a4dc:	add	r1, pc, r1
   1a4e0:	add	r3, sp, #96	; 0x60
   1a4e4:	stm	sp, {r1, r4}
   1a4e8:	mov	r0, sl
   1a4ec:	str	r3, [sp, #12]
   1a4f0:	ldr	r1, [sp, #56]	; 0x38
   1a4f4:	ldr	r3, [sp, #60]	; 0x3c
   1a4f8:	bl	4b2dc <fputs@plt+0x45cc4>
   1a4fc:	subs	r5, r0, #0
   1a500:	bge	1a510 <fputs@plt+0x14ef8>
   1a504:	bl	77b7c <fputs@plt+0x72564>
   1a508:	cmp	r0, #2
   1a50c:	bgt	1a6f4 <fputs@plt+0x150dc>
   1a510:	mov	r0, r4
   1a514:	bl	30414 <fputs@plt+0x2adfc>
   1a518:	add	r9, fp, #1
   1a51c:	add	r0, sp, #80	; 0x50
   1a520:	add	r1, sp, #88	; 0x58
   1a524:	mov	r3, #32
   1a528:	mov	r2, r9
   1a52c:	bl	6bfc8 <fputs@plt+0x669b0>
   1a530:	cmp	r0, #0
   1a534:	beq	1a788 <fputs@plt+0x15170>
   1a538:	subs	r2, r6, #1
   1a53c:	mvn	r0, #2
   1a540:	sbc	r3, r7, #0
   1a544:	mvn	r1, #0
   1a548:	cmp	r3, r1
   1a54c:	cmpeq	r2, r0
   1a550:	bhi	1a5a0 <fputs@plt+0x14f88>
   1a554:	ldrd	r2, [sp, #24]
   1a558:	ldrd	r4, [sp, #128]	; 0x80
   1a55c:	subs	r2, r2, #1
   1a560:	sbc	r3, r3, #0
   1a564:	strd	r2, [sp, #16]
   1a568:	ldrd	r2, [sp, #136]	; 0x88
   1a56c:	subs	r4, r4, r2
   1a570:	sbc	r5, r5, r3
   1a574:	ldrd	r2, [sp, #16]
   1a578:	adds	r4, r4, r6
   1a57c:	adc	r5, r5, r7
   1a580:	cmp	r3, r1
   1a584:	cmpeq	r2, r0
   1a588:	bhi	1a59c <fputs@plt+0x14f84>
   1a58c:	ldrd	r2, [sp, #24]
   1a590:	cmp	r3, r5
   1a594:	cmpeq	r2, r4
   1a598:	bls	1a5a0 <fputs@plt+0x14f88>
   1a59c:	strd	r4, [sp, #24]
   1a5a0:	ldr	r4, [r8, #-44]	; 0xffffffd4
   1a5a4:	ldr	r0, [sp, #80]	; 0x50
   1a5a8:	ldr	lr, [r8, #-40]	; 0xffffffd8
   1a5ac:	ldrd	r2, [sp, #96]	; 0x60
   1a5b0:	add	r1, r0, fp, lsl #5
   1a5b4:	ldr	ip, [sp, #92]	; 0x5c
   1a5b8:	str	r4, [r0, fp, lsl #5]
   1a5bc:	mov	fp, r9
   1a5c0:	ldrd	r4, [sp, #24]
   1a5c4:	str	lr, [r1, #4]
   1a5c8:	strd	r2, [r1, #16]
   1a5cc:	strd	r4, [r1, #8]
   1a5d0:	ldr	r5, [sp, #84]	; 0x54
   1a5d4:	str	ip, [r1, #24]
   1a5d8:	ldr	r4, [sp, #36]	; 0x24
   1a5dc:	add	r8, r8, #44	; 0x2c
   1a5e0:	add	r3, r5, r4
   1a5e4:	ldr	r4, [sp, #32]
   1a5e8:	cmp	r4, r3
   1a5ec:	bcs	1a83c <fputs@plt+0x15224>
   1a5f0:	mov	r1, #0
   1a5f4:	mov	r2, #0
   1a5f8:	str	r1, [sp, #92]	; 0x5c
   1a5fc:	mov	r3, #0
   1a600:	ldr	r1, [sp, #40]	; 0x28
   1a604:	strd	r2, [sp, #96]	; 0x60
   1a608:	ldr	r0, [r8, #-40]	; 0xffffffd8
   1a60c:	str	r8, [sp, #32]
   1a610:	bl	65bb8 <fputs@plt+0x605a0>
   1a614:	cmp	r0, #0
   1a618:	beq	1a5d8 <fputs@plt+0x14fc0>
   1a61c:	mov	r0, sl
   1a620:	ldr	r1, [r8, #-16]
   1a624:	add	r2, sp, #92	; 0x5c
   1a628:	bl	95f4 <fputs@plt+0x3fdc>
   1a62c:	subs	r4, r0, #0
   1a630:	blt	1a7a4 <fputs@plt+0x1518c>
   1a634:	cmp	sl, #0
   1a638:	ldr	r6, [r8, #-16]
   1a63c:	mov	r3, #0
   1a640:	str	r3, [sp, #104]	; 0x68
   1a644:	str	r3, [sp, #108]	; 0x6c
   1a648:	str	r3, [sp, #112]	; 0x70
   1a64c:	beq	1a88c <fputs@plt+0x15274>
   1a650:	cmp	r6, #0
   1a654:	beq	1a93c <fputs@plt+0x15324>
   1a658:	ldr	r5, [sp, #52]	; 0x34
   1a65c:	mov	r3, #116	; 0x74
   1a660:	mov	r0, sl
   1a664:	str	r3, [sp, #8]
   1a668:	ldr	r1, [sp, #44]	; 0x2c
   1a66c:	add	r3, sp, #152	; 0x98
   1a670:	str	r5, [sp]
   1a674:	mov	r2, r6
   1a678:	add	r5, sp, #104	; 0x68
   1a67c:	str	r3, [sp, #12]
   1a680:	str	r5, [sp, #4]
   1a684:	ldr	r3, [sp, #48]	; 0x30
   1a688:	bl	4b2dc <fputs@plt+0x45cc4>
   1a68c:	subs	r4, r0, #0
   1a690:	bge	1a450 <fputs@plt+0x14e38>
   1a694:	bl	77b7c <fputs@plt+0x72564>
   1a698:	cmp	r0, #2
   1a69c:	bgt	1a6b0 <fputs@plt+0x15098>
   1a6a0:	mov	r6, #0
   1a6a4:	mov	r7, #0
   1a6a8:	strd	r6, [sp, #24]
   1a6ac:	b	1a4a4 <fputs@plt+0x14e8c>
   1a6b0:	mov	r0, r5
   1a6b4:	mov	r1, r4
   1a6b8:	bl	308e8 <fputs@plt+0x2b2d0>
   1a6bc:	ldr	r2, [pc, #784]	; 1a9d4 <fputs@plt+0x153bc>
   1a6c0:	mov	r1, #0
   1a6c4:	ldr	ip, [pc, #780]	; 1a9d8 <fputs@plt+0x153c0>
   1a6c8:	movw	r3, #977	; 0x3d1
   1a6cc:	add	r2, pc, r2
   1a6d0:	str	r2, [sp, #4]
   1a6d4:	ldr	r2, [pc, #768]	; 1a9dc <fputs@plt+0x153c4>
   1a6d8:	add	ip, pc, ip
   1a6dc:	str	r0, [sp, #8]
   1a6e0:	mov	r0, #3
   1a6e4:	str	ip, [sp]
   1a6e8:	add	r2, pc, r2
   1a6ec:	bl	76de4 <fputs@plt+0x717cc>
   1a6f0:	b	1a6a0 <fputs@plt+0x15088>
   1a6f4:	mov	r1, r5
   1a6f8:	mov	r0, r4
   1a6fc:	bl	308e8 <fputs@plt+0x2b2d0>
   1a700:	ldr	r2, [pc, #728]	; 1a9e0 <fputs@plt+0x153c8>
   1a704:	mov	r1, #0
   1a708:	ldr	ip, [pc, #724]	; 1a9e4 <fputs@plt+0x153cc>
   1a70c:	movw	r3, #1021	; 0x3fd
   1a710:	add	r2, pc, r2
   1a714:	str	r2, [sp, #4]
   1a718:	ldr	r2, [pc, #712]	; 1a9e8 <fputs@plt+0x153d0>
   1a71c:	add	ip, pc, ip
   1a720:	str	r0, [sp, #8]
   1a724:	mov	r0, #3
   1a728:	str	ip, [sp]
   1a72c:	add	r2, pc, r2
   1a730:	bl	76de4 <fputs@plt+0x717cc>
   1a734:	b	1a510 <fputs@plt+0x14ef8>
   1a738:	bl	77b7c <fputs@plt+0x72564>
   1a73c:	cmp	r0, #2
   1a740:	ble	1a6a0 <fputs@plt+0x15088>
   1a744:	mov	r0, r5
   1a748:	mov	r1, r4
   1a74c:	bl	308e8 <fputs@plt+0x2b2d0>
   1a750:	ldr	r2, [pc, #660]	; 1a9ec <fputs@plt+0x153d4>
   1a754:	mov	r1, #0
   1a758:	ldr	ip, [pc, #656]	; 1a9f0 <fputs@plt+0x153d8>
   1a75c:	movw	r3, #991	; 0x3df
   1a760:	add	r2, pc, r2
   1a764:	str	r2, [sp, #4]
   1a768:	ldr	r2, [pc, #644]	; 1a9f4 <fputs@plt+0x153dc>
   1a76c:	add	ip, pc, ip
   1a770:	str	r0, [sp, #8]
   1a774:	mov	r0, #3
   1a778:	str	ip, [sp]
   1a77c:	add	r2, pc, r2
   1a780:	bl	76de4 <fputs@plt+0x717cc>
   1a784:	b	1a6a0 <fputs@plt+0x15088>
   1a788:	ldr	r0, [pc, #616]	; 1a9f8 <fputs@plt+0x153e0>
   1a78c:	movw	r1, #1228	; 0x4cc
   1a790:	ldr	r2, [pc, #612]	; 1a9fc <fputs@plt+0x153e4>
   1a794:	add	r0, pc, r0
   1a798:	add	r2, pc, r2
   1a79c:	bl	76f1c <fputs@plt+0x71904>
   1a7a0:	mov	r4, r0
   1a7a4:	ldr	r0, [sp, #92]	; 0x5c
   1a7a8:	cmp	r0, #0
   1a7ac:	beq	1a7b4 <fputs@plt+0x1519c>
   1a7b0:	bl	74690 <fputs@plt+0x6f078>
   1a7b4:	ldr	r5, [sp, #80]	; 0x50
   1a7b8:	lsl	fp, fp, #5
   1a7bc:	add	r3, r5, fp
   1a7c0:	cmp	r5, r3
   1a7c4:	bcs	1a7e4 <fputs@plt+0x151cc>
   1a7c8:	ldr	r0, [r5, #24]
   1a7cc:	bl	74690 <fputs@plt+0x6f078>
   1a7d0:	ldr	r3, [sp, #80]	; 0x50
   1a7d4:	add	r5, r5, #32
   1a7d8:	add	r3, r3, fp
   1a7dc:	cmp	r5, r3
   1a7e0:	bcc	1a7c8 <fputs@plt+0x151b0>
   1a7e4:	ldr	r0, [sp, #84]	; 0x54
   1a7e8:	bl	4e5c <free@plt>
   1a7ec:	ldr	r0, [sp, #80]	; 0x50
   1a7f0:	bl	4e5c <free@plt>
   1a7f4:	ldr	r0, [sp, #76]	; 0x4c
   1a7f8:	cmp	r0, #0
   1a7fc:	beq	1a804 <fputs@plt+0x151ec>
   1a800:	bl	74690 <fputs@plt+0x6f078>
   1a804:	ldr	r0, [sp, #64]	; 0x40
   1a808:	bl	d2a4 <fputs@plt+0x7c8c>
   1a80c:	ldr	r5, [sp, #68]	; 0x44
   1a810:	ldr	r2, [sp, #164]	; 0xa4
   1a814:	mov	r0, r4
   1a818:	ldr	r3, [r5]
   1a81c:	cmp	r2, r3
   1a820:	bne	1a970 <fputs@plt+0x15358>
   1a824:	add	sp, sp, #172	; 0xac
   1a828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a82c:	add	r5, sp, #72	; 0x48
   1a830:	str	r5, [sp, #64]	; 0x40
   1a834:	bl	7863c <fputs@plt+0x73024>
   1a838:	b	1a394 <fputs@plt+0x14d7c>
   1a83c:	cmp	fp, #0
   1a840:	ldr	r0, [sp, #80]	; 0x50
   1a844:	mov	r4, fp
   1a848:	beq	1a86c <fputs@plt+0x15254>
   1a84c:	cmp	r0, #0
   1a850:	beq	1a960 <fputs@plt+0x15348>
   1a854:	ldr	r3, [pc, #420]	; 1aa00 <fputs@plt+0x153e8>
   1a858:	mov	r1, fp
   1a85c:	mov	r2, #32
   1a860:	add	r3, pc, r3
   1a864:	bl	4a9c <qsort@plt>
   1a868:	ldr	r0, [sp, #80]	; 0x50
   1a86c:	mov	r1, r4
   1a870:	bl	caa0 <fputs@plt+0x7488>
   1a874:	mov	r4, #0
   1a878:	b	1a7b4 <fputs@plt+0x1519c>
   1a87c:	mov	fp, #0
   1a880:	ldr	r0, [sp, #80]	; 0x50
   1a884:	mov	r4, fp
   1a888:	b	1a86c <fputs@plt+0x15254>
   1a88c:	ldr	r0, [pc, #368]	; 1aa04 <fputs@plt+0x153ec>
   1a890:	movw	r2, #963	; 0x3c3
   1a894:	ldr	r1, [pc, #364]	; 1aa08 <fputs@plt+0x153f0>
   1a898:	add	r5, sp, #104	; 0x68
   1a89c:	ldr	r3, [pc, #360]	; 1aa0c <fputs@plt+0x153f4>
   1a8a0:	add	r0, pc, r0
   1a8a4:	add	r1, pc, r1
   1a8a8:	add	r3, pc, r3
   1a8ac:	bl	76bb0 <fputs@plt+0x71598>
   1a8b0:	mov	r4, r0
   1a8b4:	mov	r0, r5
   1a8b8:	bl	30414 <fputs@plt+0x2adfc>
   1a8bc:	ldr	r0, [sp, #92]	; 0x5c
   1a8c0:	cmp	r0, #0
   1a8c4:	beq	1a8cc <fputs@plt+0x152b4>
   1a8c8:	bl	74690 <fputs@plt+0x6f078>
   1a8cc:	ldr	r5, [sp, #84]	; 0x54
   1a8d0:	mov	r0, r5
   1a8d4:	bl	4e5c <free@plt>
   1a8d8:	ldr	r0, [sp, #80]	; 0x50
   1a8dc:	bl	4e5c <free@plt>
   1a8e0:	ldr	r0, [sp, #76]	; 0x4c
   1a8e4:	cmp	r0, #0
   1a8e8:	beq	1a8f0 <fputs@plt+0x152d8>
   1a8ec:	bl	74690 <fputs@plt+0x6f078>
   1a8f0:	ldr	r0, [sp, #64]	; 0x40
   1a8f4:	bl	d2a4 <fputs@plt+0x7c8c>
   1a8f8:	mov	r0, r4
   1a8fc:	bl	54f8 <_Unwind_Resume@plt>
   1a900:	ldr	r0, [pc, #264]	; 1aa10 <fputs@plt+0x153f8>
   1a904:	mov	r2, #1008	; 0x3f0
   1a908:	ldr	r1, [pc, #260]	; 1aa14 <fputs@plt+0x153fc>
   1a90c:	add	r4, sp, #116	; 0x74
   1a910:	ldr	r3, [pc, #256]	; 1aa18 <fputs@plt+0x15400>
   1a914:	add	r0, pc, r0
   1a918:	add	r1, pc, r1
   1a91c:	add	r3, pc, r3
   1a920:	bl	76bb0 <fputs@plt+0x71598>
   1a924:	mov	r5, r0
   1a928:	mov	r0, r4
   1a92c:	bl	30414 <fputs@plt+0x2adfc>
   1a930:	mov	r4, r5
   1a934:	ldr	r0, [sp, #92]	; 0x5c
   1a938:	b	1a8c0 <fputs@plt+0x152a8>
   1a93c:	ldr	r0, [pc, #216]	; 1aa1c <fputs@plt+0x15404>
   1a940:	mov	r2, #964	; 0x3c4
   1a944:	ldr	r1, [pc, #212]	; 1aa20 <fputs@plt+0x15408>
   1a948:	add	r5, sp, #104	; 0x68
   1a94c:	ldr	r3, [pc, #208]	; 1aa24 <fputs@plt+0x1540c>
   1a950:	add	r0, pc, r0
   1a954:	add	r1, pc, r1
   1a958:	add	r3, pc, r3
   1a95c:	bl	76bb0 <fputs@plt+0x71598>
   1a960:	bl	5658 <fputs@plt+0x40>
   1a964:	ldr	r5, [sp, #84]	; 0x54
   1a968:	mov	r4, r0
   1a96c:	b	1a8d0 <fputs@plt+0x152b8>
   1a970:	bl	524c <__stack_chk_fail@plt>
   1a974:	b	1a968 <fputs@plt+0x15350>
   1a978:	mov	r4, r0
   1a97c:	b	1a8f0 <fputs@plt+0x152d8>
   1a980:	mov	r4, r0
   1a984:	b	1a8bc <fputs@plt+0x152a4>
   1a988:	b	1a980 <fputs@plt+0x15368>
   1a98c:	b	1a980 <fputs@plt+0x15368>
   1a990:	b	1a980 <fputs@plt+0x15368>
   1a994:	b	1a980 <fputs@plt+0x15368>
   1a998:	b	1a980 <fputs@plt+0x15368>
   1a99c:	b	1a980 <fputs@plt+0x15368>
   1a9a0:	andeq	r6, r9, ip, lsr #16
   1a9a4:	andeq	r0, r0, r0, asr #8
   1a9a8:	andeq	r7, r9, ip, lsr r1
   1a9ac:	muleq	r6, r0, sl
   1a9b0:	andeq	r6, r6, r4, lsl #16
   1a9b4:	andeq	r8, r6, r0, lsl #21
   1a9b8:	muleq	r6, r4, sl
   1a9bc:	andeq	r6, r6, r0, ror #15
   1a9c0:	andeq	r8, r6, ip, asr sl
   1a9c4:	andeq	r8, r6, r0, lsr #21
   1a9c8:	muleq	r6, ip, r7
   1a9cc:	andeq	r8, r6, ip, lsl sl
   1a9d0:	andeq	r8, r6, ip, lsr sl
   1a9d4:	andeq	r8, r6, ip, lsl #16
   1a9d8:			; <UNDEFINED> instruction: 0x0006c3b8
   1a9dc:	muleq	r6, r4, r1
   1a9e0:	andeq	r8, r6, r8, lsl r8
   1a9e4:	strdeq	r5, [r6], -r4
   1a9e8:	andeq	r6, r6, r0, asr r1
   1a9ec:	andeq	r8, r6, r8, ror r7
   1a9f0:	andeq	ip, r6, r4, lsr #6
   1a9f4:	andeq	r6, r6, r0, lsl #2
   1a9f8:	andeq	r6, r6, r8, ror #1
   1a9fc:	andeq	ip, r6, r4, asr #1
   1aa00:			; <UNDEFINED> instruction: 0xffff0060
   1aa04:	andeq	r0, r7, r8, ror #8
   1aa08:	ldrdeq	r5, [r6], -r8
   1aa0c:	muleq	r6, r0, lr
   1aa10:	muleq	r6, ip, r7
   1aa14:	andeq	r5, r6, r4, ror #30
   1aa18:	andeq	fp, r6, r0, asr sl
   1aa1c:	andeq	ip, r6, r0, ror #14
   1aa20:	andeq	r5, r6, r8, lsr #30
   1aa24:	andeq	r5, r6, r0, ror #27
   1aa28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa2c:	sub	sp, sp, #988	; 0x3dc
   1aa30:	ldr	r4, [pc, #4012]	; 1b9e4 <fputs@plt+0x163cc>
   1aa34:	add	r5, sp, #488	; 0x1e8
   1aa38:	ldr	lr, [pc, #4008]	; 1b9e8 <fputs@plt+0x163d0>
   1aa3c:	mov	r7, r3
   1aa40:	add	r4, pc, r4
   1aa44:	str	r4, [sp, #72]	; 0x48
   1aa48:	ldr	sl, [sp, #72]	; 0x48
   1aa4c:	mov	ip, #0
   1aa50:	str	r5, [sp, #96]	; 0x60
   1aa54:	mov	r4, r2
   1aa58:	str	r0, [sp, #172]	; 0xac
   1aa5c:	mov	r2, #272	; 0x110
   1aa60:	ldr	lr, [sl, lr]
   1aa64:	mov	r0, r5
   1aa68:	ldrb	fp, [sp, #1024]	; 0x400
   1aa6c:	mov	r6, r1
   1aa70:	ldr	sl, [sp, #1032]	; 0x408
   1aa74:	mov	r1, ip
   1aa78:	ldr	r3, [lr]
   1aa7c:	str	ip, [sp, #212]	; 0xd4
   1aa80:	str	ip, [sp, #408]	; 0x198
   1aa84:	str	ip, [sp, #412]	; 0x19c
   1aa88:	str	r3, [sp, #980]	; 0x3d4
   1aa8c:	str	ip, [sp, #416]	; 0x1a0
   1aa90:	str	ip, [sp, #216]	; 0xd8
   1aa94:	str	fp, [sp, #92]	; 0x5c
   1aa98:	add	fp, sp, #512	; 0x200
   1aa9c:	str	lr, [sp, #88]	; 0x58
   1aaa0:	ldr	r5, [sp, #1028]	; 0x404
   1aaa4:	str	sl, [sp, #176]	; 0xb0
   1aaa8:	bl	4d54 <memset@plt>
   1aaac:	add	ip, sp, #984	; 0x3d8
   1aab0:	movw	r1, #65272	; 0xfef8
   1aab4:	cmp	r4, #0
   1aab8:	movt	r1, #65535	; 0xffff
   1aabc:	mvn	r0, #255	; 0xff
   1aac0:	mvn	r2, #0
   1aac4:	mvn	r3, #0
   1aac8:	strd	r2, [fp, #224]	; 0xe0
   1aacc:	strd	r2, [ip, r1]
   1aad0:	strd	r2, [fp, #232]	; 0xe8
   1aad4:	strd	r2, [ip, r0]
   1aad8:	beq	1ccb0 <fputs@plt+0x17698>
   1aadc:	cmp	r5, #0
   1aae0:	beq	1cc54 <fputs@plt+0x1763c>
   1aae4:	add	sl, sp, #408	; 0x198
   1aae8:	str	sl, [sp, #68]	; 0x44
   1aaec:	bl	77b7c <fputs@plt+0x72564>
   1aaf0:	cmp	r0, #6
   1aaf4:	bgt	1ae18 <fputs@plt+0x15800>
   1aaf8:	ldr	r1, [pc, #3820]	; 1b9ec <fputs@plt+0x163d4>
   1aafc:	add	fp, sp, #408	; 0x198
   1ab00:	ldr	r3, [pc, #3816]	; 1b9f0 <fputs@plt+0x163d8>
   1ab04:	mov	r2, r4
   1ab08:	add	r1, pc, r1
   1ab0c:	ldr	r0, [pc, #3808]	; 1b9f4 <fputs@plt+0x163dc>
   1ab10:	add	r3, pc, r3
   1ab14:	str	r1, [sp, #12]
   1ab18:	str	r3, [sp, #16]
   1ab1c:	add	r3, sp, #212	; 0xd4
   1ab20:	ldr	r1, [pc, #3792]	; 1b9f8 <fputs@plt+0x163e0>
   1ab24:	add	r0, pc, r0
   1ab28:	str	r3, [sp, #8]
   1ab2c:	ldr	r3, [pc, #3784]	; 1b9fc <fputs@plt+0x163e4>
   1ab30:	add	r1, pc, r1
   1ab34:	str	r0, [sp]
   1ab38:	mov	r0, r6
   1ab3c:	str	fp, [sp, #4]
   1ab40:	add	r3, pc, r3
   1ab44:	str	fp, [sp, #68]	; 0x44
   1ab48:	bl	4a534 <fputs@plt+0x44f1c>
   1ab4c:	subs	r4, r0, #0
   1ab50:	blt	1b03c <fputs@plt+0x15a24>
   1ab54:	cmp	r7, #0
   1ab58:	beq	1abc0 <fputs@plt+0x155a8>
   1ab5c:	ldr	r2, [pc, #3740]	; 1ba00 <fputs@plt+0x163e8>
   1ab60:	mov	r0, r6
   1ab64:	ldr	r1, [sp, #212]	; 0xd4
   1ab68:	add	r3, sp, #488	; 0x1e8
   1ab6c:	add	r2, pc, r2
   1ab70:	bl	4cf70 <fputs@plt+0x47958>
   1ab74:	subs	r4, r0, #0
   1ab78:	blt	1b0d8 <fputs@plt+0x15ac0>
   1ab7c:	ldr	r1, [pc, #3712]	; 1ba04 <fputs@plt+0x163ec>
   1ab80:	ldr	r0, [sp, #492]	; 0x1ec
   1ab84:	add	r1, pc, r1
   1ab88:	bl	65b84 <fputs@plt+0x6056c>
   1ab8c:	cmp	r0, #0
   1ab90:	beq	1abac <fputs@plt+0x15594>
   1ab94:	ldr	r1, [pc, #3692]	; 1ba08 <fputs@plt+0x163f0>
   1ab98:	ldr	r0, [sp, #496]	; 0x1f0
   1ab9c:	add	r1, pc, r1
   1aba0:	bl	65b84 <fputs@plt+0x6056c>
   1aba4:	cmp	r0, #0
   1aba8:	bne	1b128 <fputs@plt+0x15b10>
   1abac:	ldr	r0, [sp, #212]	; 0xd4
   1abb0:	mov	r1, #1
   1abb4:	bl	40820 <fputs@plt+0x3b208>
   1abb8:	subs	r4, r0, #0
   1abbc:	blt	1b404 <fputs@plt+0x15dec>
   1abc0:	ldr	r2, [pc, #3652]	; 1ba0c <fputs@plt+0x163f4>
   1abc4:	mov	r1, #97	; 0x61
   1abc8:	ldr	r0, [sp, #212]	; 0xd4
   1abcc:	add	r2, pc, r2
   1abd0:	bl	3f800 <fputs@plt+0x3a1e8>
   1abd4:	cmp	r0, #0
   1abd8:	blt	1b08c <fputs@plt+0x15a74>
   1abdc:	ldrb	r3, [r5]
   1abe0:	cmp	r3, #0
   1abe4:	bne	1b454 <fputs@plt+0x15e3c>
   1abe8:	ldr	fp, [pc, #3616]	; 1ba10 <fputs@plt+0x163f8>
   1abec:	mov	r3, #1
   1abf0:	ldr	r4, [pc, #3612]	; 1ba14 <fputs@plt+0x163fc>
   1abf4:	add	fp, pc, fp
   1abf8:	strb	r3, [r5]
   1abfc:	add	r4, pc, r4
   1ac00:	str	fp, [sp, #180]	; 0xb4
   1ac04:	str	r4, [sp, #184]	; 0xb8
   1ac08:	ldr	r5, [pc, #3592]	; 1ba18 <fputs@plt+0x16400>
   1ac0c:	ldr	sl, [pc, #3592]	; 1ba1c <fputs@plt+0x16404>
   1ac10:	ldr	fp, [pc, #3592]	; 1ba20 <fputs@plt+0x16408>
   1ac14:	add	r5, pc, r5
   1ac18:	ldr	r4, [pc, #3588]	; 1ba24 <fputs@plt+0x1640c>
   1ac1c:	add	sl, pc, sl
   1ac20:	add	fp, pc, fp
   1ac24:	str	r5, [sp, #188]	; 0xbc
   1ac28:	add	r4, pc, r4
   1ac2c:	str	sl, [sp, #192]	; 0xc0
   1ac30:	str	fp, [sp, #196]	; 0xc4
   1ac34:	str	r4, [sp, #200]	; 0xc8
   1ac38:	b	1ad0c <fputs@plt+0x156f4>
   1ac3c:	ldr	r3, [pc, #3556]	; 1ba28 <fputs@plt+0x16410>
   1ac40:	add	r0, sp, #216	; 0xd8
   1ac44:	ldr	sl, [sp, #72]	; 0x48
   1ac48:	ldr	r1, [sl, r3]
   1ac4c:	bl	72838 <fputs@plt+0x6d220>
   1ac50:	cmp	r0, #0
   1ac54:	blt	1c57c <fputs@plt+0x16f64>
   1ac58:	ldr	r0, [sp, #216]	; 0xd8
   1ac5c:	ldr	r1, [sp, #220]	; 0xdc
   1ac60:	bl	72a64 <fputs@plt+0x6d44c>
   1ac64:	cmp	r0, #0
   1ac68:	blt	1c598 <fputs@plt+0x16f80>
   1ac6c:	ldr	r9, [sp, #220]	; 0xdc
   1ac70:	ldr	r6, [sp, #212]	; 0xd4
   1ac74:	cmp	r9, #0
   1ac78:	ldr	r4, [sp, #224]	; 0xe0
   1ac7c:	beq	1cd18 <fputs@plt+0x17700>
   1ac80:	cmp	r6, #0
   1ac84:	beq	1cd38 <fputs@plt+0x17720>
   1ac88:	ldr	r3, [pc, #3484]	; 1ba2c <fputs@plt+0x16414>
   1ac8c:	ldr	r0, [pc, r3]
   1ac90:	cmp	r0, #0
   1ac94:	beq	1aca8 <fputs@plt+0x15690>
   1ac98:	mov	r1, r9
   1ac9c:	bl	745c0 <fputs@plt+0x6efa8>
   1aca0:	cmp	r0, #0
   1aca4:	beq	1c02c <fputs@plt+0x16a14>
   1aca8:	ldrb	r5, [r4]
   1acac:	cmp	r5, #40	; 0x28
   1acb0:	beq	1aedc <fputs@plt+0x158c4>
   1acb4:	cmp	r5, #97	; 0x61
   1acb8:	bne	1acc8 <fputs@plt+0x156b0>
   1acbc:	ldrb	r3, [r4, #1]
   1acc0:	cmp	r3, #40	; 0x28
   1acc4:	beq	1b4e4 <fputs@plt+0x15ecc>
   1acc8:	ldr	r3, [pc, #3424]	; 1ba30 <fputs@plt+0x16418>
   1accc:	mov	r0, r9
   1acd0:	mov	r1, r6
   1acd4:	add	r3, pc, r3
   1acd8:	ldrb	r2, [r3]
   1acdc:	bl	4c8e0 <fputs@plt+0x472c8>
   1ace0:	cmp	r0, #0
   1ace4:	blt	1ae84 <fputs@plt+0x1586c>
   1ace8:	beq	1b098 <fputs@plt+0x15a80>
   1acec:	ldr	r0, [sp, #212]	; 0xd4
   1acf0:	bl	3f228 <fputs@plt+0x39c10>
   1acf4:	cmp	r0, #0
   1acf8:	blt	1b08c <fputs@plt+0x15a74>
   1acfc:	ldr	r0, [sp, #212]	; 0xd4
   1ad00:	bl	3f228 <fputs@plt+0x39c10>
   1ad04:	cmp	r0, #0
   1ad08:	blt	1b08c <fputs@plt+0x15a74>
   1ad0c:	ldr	r2, [pc, #3360]	; 1ba34 <fputs@plt+0x1641c>
   1ad10:	mov	r1, #101	; 0x65
   1ad14:	ldr	r0, [sp, #212]	; 0xd4
   1ad18:	add	r2, pc, r2
   1ad1c:	bl	3f800 <fputs@plt+0x3a1e8>
   1ad20:	subs	r4, r0, #0
   1ad24:	ble	1bf58 <fputs@plt+0x16940>
   1ad28:	ldr	r1, [pc, #3336]	; 1ba38 <fputs@plt+0x16420>
   1ad2c:	add	r2, sp, #220	; 0xdc
   1ad30:	ldr	r0, [sp, #212]	; 0xd4
   1ad34:	add	r1, pc, r1
   1ad38:	bl	40924 <fputs@plt+0x3b30c>
   1ad3c:	cmp	r0, #0
   1ad40:	blt	1b08c <fputs@plt+0x15a74>
   1ad44:	ldr	r0, [sp, #212]	; 0xd4
   1ad48:	mov	r1, #0
   1ad4c:	add	r2, sp, #224	; 0xe0
   1ad50:	bl	3f3b8 <fputs@plt+0x39da0>
   1ad54:	cmp	r0, #0
   1ad58:	blt	1b08c <fputs@plt+0x15a74>
   1ad5c:	ldr	r0, [sp, #212]	; 0xd4
   1ad60:	mov	r1, #118	; 0x76
   1ad64:	ldr	r2, [sp, #224]	; 0xe0
   1ad68:	bl	3f800 <fputs@plt+0x3a1e8>
   1ad6c:	cmp	r0, #0
   1ad70:	blt	1b08c <fputs@plt+0x15a74>
   1ad74:	ldr	r5, [sp, #92]	; 0x5c
   1ad78:	cmp	r5, #0
   1ad7c:	bne	1ac3c <fputs@plt+0x15624>
   1ad80:	ldr	r6, [sp, #220]	; 0xdc
   1ad84:	ldr	r4, [sp, #212]	; 0xd4
   1ad88:	cmp	r6, #0
   1ad8c:	ldr	r5, [sp, #224]	; 0xe0
   1ad90:	beq	1ccd8 <fputs@plt+0x176c0>
   1ad94:	cmp	r4, #0
   1ad98:	beq	1ccf8 <fputs@plt+0x176e0>
   1ad9c:	ldrb	r3, [r5]
   1ada0:	cmp	r3, #105	; 0x69
   1ada4:	beq	1b310 <fputs@plt+0x15cf8>
   1ada8:	bhi	1ae58 <fputs@plt+0x15840>
   1adac:	cmp	r3, #97	; 0x61
   1adb0:	beq	1b2bc <fputs@plt+0x15ca4>
   1adb4:	cmp	r3, #98	; 0x62
   1adb8:	beq	1b1d4 <fputs@plt+0x15bbc>
   1adbc:	cmp	r3, #40	; 0x28
   1adc0:	bne	1ae70 <fputs@plt+0x15858>
   1adc4:	ldr	r1, [pc, #3184]	; 1ba3c <fputs@plt+0x16424>
   1adc8:	mov	r0, r6
   1adcc:	add	r1, pc, r1
   1add0:	bl	557c <strcmp@plt>
   1add4:	cmp	r0, #0
   1add8:	bne	1ae70 <fputs@plt+0x15858>
   1addc:	ldr	r1, [pc, #3164]	; 1ba40 <fputs@plt+0x16428>
   1ade0:	mov	r0, r4
   1ade4:	add	r2, sp, #360	; 0x168
   1ade8:	add	r3, sp, #364	; 0x16c
   1adec:	add	r1, pc, r1
   1adf0:	bl	40924 <fputs@plt+0x3b30c>
   1adf4:	cmp	r0, #0
   1adf8:	blt	1ae84 <fputs@plt+0x1586c>
   1adfc:	ldr	r3, [sp, #364]	; 0x16c
   1ae00:	cmp	r3, #0
   1ae04:	beq	1acec <fputs@plt+0x156d4>
   1ae08:	ldrb	r2, [r3]
   1ae0c:	cmp	r2, #0
   1ae10:	strne	r3, [sp, #540]	; 0x21c
   1ae14:	b	1acec <fputs@plt+0x156d4>
   1ae18:	ldr	r2, [pc, #3108]	; 1ba44 <fputs@plt+0x1642c>
   1ae1c:	mov	r0, #7
   1ae20:	ldr	ip, [pc, #3104]	; 1ba48 <fputs@plt+0x16430>
   1ae24:	mov	r1, #0
   1ae28:	add	r2, pc, r2
   1ae2c:	str	r2, [sp, #4]
   1ae30:	ldr	r2, [pc, #3092]	; 1ba4c <fputs@plt+0x16434>
   1ae34:	add	ip, pc, ip
   1ae38:	str	r4, [sp, #8]
   1ae3c:	movw	r3, #4246	; 0x1096
   1ae40:	str	ip, [sp]
   1ae44:	add	r2, pc, r2
   1ae48:	add	sl, sp, #408	; 0x198
   1ae4c:	str	sl, [sp, #68]	; 0x44
   1ae50:	bl	76de4 <fputs@plt+0x717cc>
   1ae54:	b	1aaf8 <fputs@plt+0x154e0>
   1ae58:	cmp	r3, #116	; 0x74
   1ae5c:	beq	1b3b0 <fputs@plt+0x15d98>
   1ae60:	cmp	r3, #117	; 0x75
   1ae64:	beq	1b184 <fputs@plt+0x15b6c>
   1ae68:	cmp	r3, #115	; 0x73
   1ae6c:	beq	1b350 <fputs@plt+0x15d38>
   1ae70:	mov	r0, r4
   1ae74:	mov	r1, r5
   1ae78:	bl	40a3c <fputs@plt+0x3b424>
   1ae7c:	cmp	r0, #0
   1ae80:	bge	1acec <fputs@plt+0x156d4>
   1ae84:	bl	4d74c <fputs@plt+0x48134>
   1ae88:	mov	r4, r0
   1ae8c:	cmp	r4, #0
   1ae90:	bge	1acec <fputs@plt+0x156d4>
   1ae94:	ldr	r0, [sp, #216]	; 0xd8
   1ae98:	cmp	r0, #0
   1ae9c:	beq	1aea4 <fputs@plt+0x1588c>
   1aea0:	bl	728a0 <fputs@plt+0x6d288>
   1aea4:	ldr	r0, [sp, #68]	; 0x44
   1aea8:	bl	30414 <fputs@plt+0x2adfc>
   1aeac:	ldr	r0, [sp, #212]	; 0xd4
   1aeb0:	cmp	r0, #0
   1aeb4:	beq	1aebc <fputs@plt+0x158a4>
   1aeb8:	bl	3a9b0 <fputs@plt+0x35398>
   1aebc:	ldr	sl, [sp, #88]	; 0x58
   1aec0:	mov	r0, r4
   1aec4:	ldr	r2, [sp, #980]	; 0x3d4
   1aec8:	ldr	r3, [sl]
   1aecc:	cmp	r2, r3
   1aed0:	bne	1cc50 <fputs@plt+0x17638>
   1aed4:	add	sp, sp, #988	; 0x3dc
   1aed8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aedc:	ldrb	r3, [r4, #1]
   1aee0:	cmp	r3, #117	; 0x75
   1aee4:	beq	1b460 <fputs@plt+0x15e48>
   1aee8:	cmp	r3, #115	; 0x73
   1aeec:	beq	1b21c <fputs@plt+0x15c04>
   1aef0:	ldr	r1, [pc, #2904]	; 1ba50 <fputs@plt+0x16438>
   1aef4:	mov	r0, r9
   1aef8:	add	r1, pc, r1
   1aefc:	bl	65b84 <fputs@plt+0x6056c>
   1af00:	cmp	r0, #0
   1af04:	beq	1acc8 <fputs@plt+0x156b0>
   1af08:	ldr	r2, [pc, #2884]	; 1ba54 <fputs@plt+0x1643c>
   1af0c:	mov	r0, r6
   1af10:	mov	r1, #114	; 0x72
   1af14:	mov	r3, #0
   1af18:	add	r2, pc, r2
   1af1c:	str	r3, [sp, #244]	; 0xf4
   1af20:	bl	3f800 <fputs@plt+0x3a1e8>
   1af24:	cmp	r0, #0
   1af28:	blt	1bddc <fputs@plt+0x167c4>
   1af2c:	ldr	r1, [pc, #2852]	; 1ba58 <fputs@plt+0x16440>
   1af30:	mov	r0, r6
   1af34:	add	r2, sp, #248	; 0xf8
   1af38:	add	r1, pc, r1
   1af3c:	bl	40924 <fputs@plt+0x3b30c>
   1af40:	cmp	r0, #0
   1af44:	blt	1bddc <fputs@plt+0x167c4>
   1af48:	mov	r0, r6
   1af4c:	add	r1, sp, #244	; 0xf4
   1af50:	bl	4201c <fputs@plt+0x3ca04>
   1af54:	cmp	r0, #0
   1af58:	blt	1bddc <fputs@plt+0x167c4>
   1af5c:	mov	r0, r6
   1af60:	bl	3f228 <fputs@plt+0x39c10>
   1af64:	cmp	r0, #0
   1af68:	blt	1bddc <fputs@plt+0x167c4>
   1af6c:	ldr	r3, [pc, #2792]	; 1ba5c <fputs@plt+0x16444>
   1af70:	add	r3, pc, r3
   1af74:	ldrb	r3, [r3]
   1af78:	cmp	r3, #0
   1af7c:	bne	1afa4 <fputs@plt+0x1598c>
   1af80:	ldr	r3, [sp, #248]	; 0xf8
   1af84:	cmp	r3, #0
   1af88:	bne	1afa4 <fputs@plt+0x1598c>
   1af8c:	ldr	r0, [sp, #244]	; 0xf4
   1af90:	cmp	r0, #0
   1af94:	beq	1acec <fputs@plt+0x156d4>
   1af98:	ldr	r4, [r0]
   1af9c:	cmp	r4, #0
   1afa0:	beq	1bdf0 <fputs@plt+0x167d8>
   1afa4:	ldr	r3, [pc, #2740]	; 1ba60 <fputs@plt+0x16448>
   1afa8:	mov	r0, r9
   1afac:	ldr	fp, [sp, #72]	; 0x48
   1afb0:	ldr	r5, [fp, r3]
   1afb4:	ldr	r1, [r5]
   1afb8:	bl	5618 <fputs@plt>
   1afbc:	mov	r0, #61	; 0x3d
   1afc0:	ldr	r1, [r5]
   1afc4:	bl	52b8 <fputc@plt>
   1afc8:	ldr	r3, [sp, #248]	; 0xf8
   1afcc:	cmp	r3, #0
   1afd0:	beq	1cab0 <fputs@plt+0x17498>
   1afd4:	ldr	r4, [sp, #244]	; 0xf4
   1afd8:	cmp	r4, #0
   1afdc:	beq	1b028 <fputs@plt+0x15a10>
   1afe0:	ldr	r3, [r4]
   1afe4:	cmp	r3, #0
   1afe8:	beq	1b028 <fputs@plt+0x15a10>
   1afec:	add	r4, r4, #4
   1aff0:	b	1b010 <fputs@plt+0x159f8>
   1aff4:	ldr	r3, [r4]
   1aff8:	add	r4, r4, #4
   1affc:	cmp	r3, #0
   1b000:	beq	1b028 <fputs@plt+0x15a10>
   1b004:	mov	r0, #32
   1b008:	ldr	r1, [r5]
   1b00c:	bl	52b8 <fputc@plt>
   1b010:	ldr	r0, [r4, #-4]
   1b014:	mov	r6, r4
   1b018:	ldr	r1, [r5]
   1b01c:	bl	5618 <fputs@plt>
   1b020:	cmp	r4, #0
   1b024:	bne	1aff4 <fputs@plt+0x159dc>
   1b028:	ldr	r1, [r5]
   1b02c:	mov	r0, #10
   1b030:	bl	52b8 <fputc@plt>
   1b034:	mov	r4, #0
   1b038:	b	1bde4 <fputs@plt+0x167cc>
   1b03c:	bl	77b7c <fputs@plt+0x72564>
   1b040:	cmp	r0, #2
   1b044:	ble	1ae94 <fputs@plt+0x1587c>
   1b048:	ldr	r0, [sp, #68]	; 0x44
   1b04c:	mov	r1, r4
   1b050:	bl	308e8 <fputs@plt+0x2b2d0>
   1b054:	ldr	r2, [pc, #2568]	; 1ba64 <fputs@plt+0x1644c>
   1b058:	mov	r1, #0
   1b05c:	ldr	ip, [pc, #2564]	; 1ba68 <fputs@plt+0x16450>
   1b060:	movw	r3, #4258	; 0x10a2
   1b064:	add	r2, pc, r2
   1b068:	str	r2, [sp, #4]
   1b06c:	ldr	r2, [pc, #2552]	; 1ba6c <fputs@plt+0x16454>
   1b070:	add	ip, pc, ip
   1b074:	str	r0, [sp, #8]
   1b078:	mov	r0, #3
   1b07c:	str	ip, [sp]
   1b080:	add	r2, pc, r2
   1b084:	bl	76de4 <fputs@plt+0x717cc>
   1b088:	b	1ae94 <fputs@plt+0x1587c>
   1b08c:	bl	4d74c <fputs@plt+0x48134>
   1b090:	mov	r4, r0
   1b094:	b	1ae94 <fputs@plt+0x1587c>
   1b098:	mov	r0, r6
   1b09c:	mov	r1, r4
   1b0a0:	bl	40a3c <fputs@plt+0x3b424>
   1b0a4:	cmp	r0, #0
   1b0a8:	blt	1ae84 <fputs@plt+0x1586c>
   1b0ac:	ldr	r3, [pc, #2492]	; 1ba70 <fputs@plt+0x16458>
   1b0b0:	add	r3, pc, r3
   1b0b4:	ldrb	r3, [r3]
   1b0b8:	cmp	r3, #0
   1b0bc:	beq	1acec <fputs@plt+0x156d4>
   1b0c0:	ldr	r1, [pc, #2476]	; 1ba74 <fputs@plt+0x1645c>
   1b0c4:	mov	r2, r9
   1b0c8:	mov	r0, #1
   1b0cc:	add	r1, pc, r1
   1b0d0:	bl	4c94 <__printf_chk@plt>
   1b0d4:	b	1acec <fputs@plt+0x156d4>
   1b0d8:	bl	77b7c <fputs@plt+0x72564>
   1b0dc:	cmp	r0, #2
   1b0e0:	ble	1ae94 <fputs@plt+0x1587c>
   1b0e4:	ldr	r0, [sp, #68]	; 0x44
   1b0e8:	mov	r1, r4
   1b0ec:	bl	308e8 <fputs@plt+0x2b2d0>
   1b0f0:	ldr	r2, [pc, #2432]	; 1ba78 <fputs@plt+0x16460>
   1b0f4:	mov	r1, r4
   1b0f8:	ldr	ip, [pc, #2428]	; 1ba7c <fputs@plt+0x16464>
   1b0fc:	movw	r3, #4265	; 0x10a9
   1b100:	add	r2, pc, r2
   1b104:	str	r2, [sp, #4]
   1b108:	ldr	r2, [pc, #2416]	; 1ba80 <fputs@plt+0x16468>
   1b10c:	add	ip, pc, ip
   1b110:	str	r0, [sp, #8]
   1b114:	mov	r0, #3
   1b118:	str	ip, [sp]
   1b11c:	add	r2, pc, r2
   1b120:	bl	76de4 <fputs@plt+0x717cc>
   1b124:	b	1b090 <fputs@plt+0x15a78>
   1b128:	ldr	r1, [pc, #2388]	; 1ba84 <fputs@plt+0x1646c>
   1b12c:	ldr	r0, [sp, #172]	; 0xac
   1b130:	add	r1, pc, r1
   1b134:	bl	557c <strcmp@plt>
   1b138:	cmp	r0, #0
   1b13c:	mov	r4, r0
   1b140:	moveq	r6, #3
   1b144:	movne	r6, #7
   1b148:	bl	77b7c <fputs@plt+0x72564>
   1b14c:	cmp	r6, r0
   1b150:	movgt	r0, r4
   1b154:	ble	1bf10 <fputs@plt+0x168f8>
   1b158:	cmp	r0, #0
   1b15c:	moveq	r4, #4
   1b160:	beq	1ae94 <fputs@plt+0x1587c>
   1b164:	ldr	r1, [pc, #2332]	; 1ba88 <fputs@plt+0x16470>
   1b168:	ldr	r0, [sp, #172]	; 0xac
   1b16c:	add	r1, pc, r1
   1b170:	bl	557c <strcmp@plt>
   1b174:	cmp	r0, #0
   1b178:	beq	1abac <fputs@plt+0x15594>
   1b17c:	mvn	r4, #1
   1b180:	b	1ae94 <fputs@plt+0x1587c>
   1b184:	ldr	r1, [pc, #2304]	; 1ba8c <fputs@plt+0x16474>
   1b188:	mov	r0, r4
   1b18c:	add	r2, sp, #304	; 0x130
   1b190:	add	r1, pc, r1
   1b194:	bl	40924 <fputs@plt+0x3b30c>
   1b198:	cmp	r0, #0
   1b19c:	blt	1ae84 <fputs@plt+0x1586c>
   1b1a0:	ldr	r1, [pc, #2280]	; 1ba90 <fputs@plt+0x16478>
   1b1a4:	mov	r0, r6
   1b1a8:	add	r1, pc, r1
   1b1ac:	bl	557c <strcmp@plt>
   1b1b0:	cmp	r0, #0
   1b1b4:	bne	1b864 <fputs@plt+0x1624c>
   1b1b8:	ldr	r3, [sp, #304]	; 0x130
   1b1bc:	cmp	r3, #0
   1b1c0:	ldrbne	r2, [sp, #612]	; 0x264
   1b1c4:	strne	r3, [sp, #596]	; 0x254
   1b1c8:	orrne	r3, r2, #1
   1b1cc:	strbne	r3, [sp, #612]	; 0x264
   1b1d0:	b	1acec <fputs@plt+0x156d4>
   1b1d4:	ldr	r1, [pc, #2232]	; 1ba94 <fputs@plt+0x1647c>
   1b1d8:	mov	r0, r4
   1b1dc:	add	r2, sp, #300	; 0x12c
   1b1e0:	add	r1, pc, r1
   1b1e4:	bl	40924 <fputs@plt+0x3b30c>
   1b1e8:	cmp	r0, #0
   1b1ec:	blt	1ae84 <fputs@plt+0x1586c>
   1b1f0:	ldr	r1, [pc, #2208]	; 1ba98 <fputs@plt+0x16480>
   1b1f4:	mov	r0, r6
   1b1f8:	add	r1, pc, r1
   1b1fc:	bl	557c <strcmp@plt>
   1b200:	cmp	r0, #0
   1b204:	bne	1b8dc <fputs@plt+0x162c4>
   1b208:	ldr	r3, [sp, #300]	; 0x12c
   1b20c:	adds	r3, r3, #0
   1b210:	movne	r3, #1
   1b214:	strb	r3, [sp, #700]	; 0x2bc
   1b218:	b	1acec <fputs@plt+0x156d4>
   1b21c:	ldr	r1, [pc, #2168]	; 1ba9c <fputs@plt+0x16484>
   1b220:	mov	r0, r9
   1b224:	add	r1, pc, r1
   1b228:	bl	557c <strcmp@plt>
   1b22c:	subs	r3, r0, #0
   1b230:	beq	1c51c <fputs@plt+0x16f04>
   1b234:	ldr	r1, [pc, #2148]	; 1baa0 <fputs@plt+0x16488>
   1b238:	mov	r0, r9
   1b23c:	add	r1, pc, r1
   1b240:	bl	557c <strcmp@plt>
   1b244:	subs	ip, r0, #0
   1b248:	bne	1aef0 <fputs@plt+0x158d8>
   1b24c:	ldr	r1, [pc, #2128]	; 1baa4 <fputs@plt+0x1648c>
   1b250:	mov	r0, r6
   1b254:	add	r2, sp, #236	; 0xec
   1b258:	add	r3, sp, #240	; 0xf0
   1b25c:	add	r1, pc, r1
   1b260:	str	ip, [sp, #236]	; 0xec
   1b264:	str	ip, [sp, #240]	; 0xf0
   1b268:	bl	40924 <fputs@plt+0x3b30c>
   1b26c:	cmp	r0, #0
   1b270:	blt	1ae84 <fputs@plt+0x1586c>
   1b274:	ldr	r3, [pc, #2092]	; 1baa8 <fputs@plt+0x16490>
   1b278:	add	r3, pc, r3
   1b27c:	ldrb	r3, [r3]
   1b280:	cmp	r3, #0
   1b284:	ldr	r3, [sp, #236]	; 0xec
   1b288:	beq	1c8d4 <fputs@plt+0x172bc>
   1b28c:	ldr	r2, [sp, #240]	; 0xf0
   1b290:	cmp	r3, #0
   1b294:	beq	1cbac <fputs@plt+0x17594>
   1b298:	cmp	r2, #0
   1b29c:	beq	1cbb8 <fputs@plt+0x175a0>
   1b2a0:	ldr	r1, [pc, #2052]	; 1baac <fputs@plt+0x16494>
   1b2a4:	mov	r0, #1
   1b2a8:	str	r2, [sp]
   1b2ac:	mov	r2, r9
   1b2b0:	add	r1, pc, r1
   1b2b4:	bl	4c94 <__printf_chk@plt>
   1b2b8:	b	1acec <fputs@plt+0x156d4>
   1b2bc:	ldrb	r3, [r5, #1]
   1b2c0:	cmp	r3, #40	; 0x28
   1b2c4:	beq	1c03c <fputs@plt+0x16a24>
   1b2c8:	cmp	r3, #115	; 0x73
   1b2cc:	bne	1ae70 <fputs@plt+0x15858>
   1b2d0:	ldr	r1, [pc, #2008]	; 1bab0 <fputs@plt+0x16498>
   1b2d4:	mov	r0, r6
   1b2d8:	add	r1, pc, r1
   1b2dc:	bl	557c <strcmp@plt>
   1b2e0:	cmp	r0, #0
   1b2e4:	beq	1c8f0 <fputs@plt+0x172d8>
   1b2e8:	ldr	r1, [pc, #1988]	; 1bab4 <fputs@plt+0x1649c>
   1b2ec:	mov	r0, r6
   1b2f0:	add	r1, pc, r1
   1b2f4:	bl	557c <strcmp@plt>
   1b2f8:	cmp	r0, #0
   1b2fc:	bne	1ae70 <fputs@plt+0x15858>
   1b300:	mov	r0, r4
   1b304:	add	r1, sp, #520	; 0x208
   1b308:	bl	4201c <fputs@plt+0x3ca04>
   1b30c:	b	1ae7c <fputs@plt+0x15864>
   1b310:	ldr	r1, [pc, #1952]	; 1bab8 <fputs@plt+0x164a0>
   1b314:	mov	r0, r4
   1b318:	add	r2, sp, #308	; 0x134
   1b31c:	add	r1, pc, r1
   1b320:	bl	40924 <fputs@plt+0x3b30c>
   1b324:	cmp	r0, #0
   1b328:	blt	1ae84 <fputs@plt+0x1586c>
   1b32c:	ldr	r1, [pc, #1928]	; 1babc <fputs@plt+0x164a4>
   1b330:	mov	r0, r6
   1b334:	add	r1, pc, r1
   1b338:	bl	557c <strcmp@plt>
   1b33c:	cmp	r0, #0
   1b340:	bne	1b8a4 <fputs@plt+0x1628c>
   1b344:	ldr	r3, [sp, #308]	; 0x134
   1b348:	str	r3, [sp, #640]	; 0x280
   1b34c:	b	1acec <fputs@plt+0x156d4>
   1b350:	ldr	r1, [pc, #1896]	; 1bac0 <fputs@plt+0x164a8>
   1b354:	mov	r0, r4
   1b358:	add	r2, sp, #296	; 0x128
   1b35c:	add	r1, pc, r1
   1b360:	bl	40924 <fputs@plt+0x3b30c>
   1b364:	cmp	r0, #0
   1b368:	blt	1ae84 <fputs@plt+0x1586c>
   1b36c:	ldr	r4, [sp, #296]	; 0x128
   1b370:	cmp	r4, #0
   1b374:	beq	1acec <fputs@plt+0x156d4>
   1b378:	ldrb	r3, [r4]
   1b37c:	cmp	r3, #0
   1b380:	beq	1acec <fputs@plt+0x156d4>
   1b384:	ldrb	r3, [r6]
   1b388:	cmp	r3, #73	; 0x49
   1b38c:	bne	1c134 <fputs@plt+0x16b1c>
   1b390:	ldrb	r3, [r6, #1]
   1b394:	cmp	r3, #100	; 0x64
   1b398:	bne	1c134 <fputs@plt+0x16b1c>
   1b39c:	ldrb	r3, [r6, #2]
   1b3a0:	cmp	r3, #0
   1b3a4:	bne	1c134 <fputs@plt+0x16b1c>
   1b3a8:	str	r4, [sp, #488]	; 0x1e8
   1b3ac:	b	1acec <fputs@plt+0x156d4>
   1b3b0:	ldr	r1, [pc, #1804]	; 1bac4 <fputs@plt+0x164ac>
   1b3b4:	mov	r0, r4
   1b3b8:	add	r2, sp, #400	; 0x190
   1b3bc:	add	r1, pc, r1
   1b3c0:	bl	40924 <fputs@plt+0x3b30c>
   1b3c4:	cmp	r0, #0
   1b3c8:	blt	1ae84 <fputs@plt+0x1586c>
   1b3cc:	ldr	r1, [pc, #1780]	; 1bac8 <fputs@plt+0x164b0>
   1b3d0:	mov	r0, r6
   1b3d4:	add	r1, pc, r1
   1b3d8:	bl	557c <strcmp@plt>
   1b3dc:	cmp	r0, #0
   1b3e0:	bne	1b814 <fputs@plt+0x161fc>
   1b3e4:	add	ip, sp, #984	; 0x3d8
   1b3e8:	movw	r3, #64952	; 0xfdb8
   1b3ec:	movt	r3, #65535	; 0xffff
   1b3f0:	movw	r1, #65176	; 0xfe98
   1b3f4:	movt	r1, #65535	; 0xffff
   1b3f8:	ldrd	r2, [r3, ip]
   1b3fc:	strd	r2, [ip, r1]
   1b400:	b	1acec <fputs@plt+0x156d4>
   1b404:	bl	77b7c <fputs@plt+0x72564>
   1b408:	cmp	r0, #2
   1b40c:	ble	1ae94 <fputs@plt+0x1587c>
   1b410:	ldr	r0, [sp, #68]	; 0x44
   1b414:	mov	r1, r4
   1b418:	bl	308e8 <fputs@plt+0x2b2d0>
   1b41c:	ldr	r2, [pc, #1704]	; 1bacc <fputs@plt+0x164b4>
   1b420:	mov	r1, r4
   1b424:	ldr	ip, [pc, #1700]	; 1bad0 <fputs@plt+0x164b8>
   1b428:	movw	r3, #4280	; 0x10b8
   1b42c:	add	r2, pc, r2
   1b430:	str	r2, [sp, #4]
   1b434:	ldr	r2, [pc, #1688]	; 1bad4 <fputs@plt+0x164bc>
   1b438:	add	ip, pc, ip
   1b43c:	str	r0, [sp, #8]
   1b440:	mov	r0, #3
   1b444:	str	ip, [sp]
   1b448:	add	r2, pc, r2
   1b44c:	bl	76de4 <fputs@plt+0x717cc>
   1b450:	b	1b090 <fputs@plt+0x15a78>
   1b454:	mov	r0, #10
   1b458:	bl	4cd0 <putchar@plt>
   1b45c:	b	1abe8 <fputs@plt+0x155d0>
   1b460:	ldrb	r3, [r9]
   1b464:	cmp	r3, #74	; 0x4a
   1b468:	bne	1aef0 <fputs@plt+0x158d8>
   1b46c:	ldrb	r3, [r9, #1]
   1b470:	cmp	r3, #111	; 0x6f
   1b474:	bne	1aef0 <fputs@plt+0x158d8>
   1b478:	ldrb	r3, [r9, #2]
   1b47c:	cmp	r3, #98	; 0x62
   1b480:	bne	1aef0 <fputs@plt+0x158d8>
   1b484:	ldrb	r3, [r9, #3]
   1b488:	cmp	r3, #0
   1b48c:	bne	1aef0 <fputs@plt+0x158d8>
   1b490:	ldr	r1, [pc, #1600]	; 1bad8 <fputs@plt+0x164c0>
   1b494:	mov	r0, r6
   1b498:	add	r2, sp, #228	; 0xe4
   1b49c:	add	r1, pc, r1
   1b4a0:	bl	40924 <fputs@plt+0x3b30c>
   1b4a4:	cmp	r0, #0
   1b4a8:	blt	1ae84 <fputs@plt+0x1586c>
   1b4ac:	ldr	r3, [sp, #228]	; 0xe4
   1b4b0:	cmp	r3, #0
   1b4b4:	bne	1c974 <fputs@plt+0x1735c>
   1b4b8:	ldr	r3, [pc, #1564]	; 1badc <fputs@plt+0x164c4>
   1b4bc:	add	r3, pc, r3
   1b4c0:	ldrb	r3, [r3]
   1b4c4:	cmp	r3, #0
   1b4c8:	beq	1acec <fputs@plt+0x156d4>
   1b4cc:	ldr	r1, [pc, #1548]	; 1bae0 <fputs@plt+0x164c8>
   1b4d0:	mov	r2, r9
   1b4d4:	mov	r0, #1
   1b4d8:	add	r1, pc, r1
   1b4dc:	bl	4c94 <__printf_chk@plt>
   1b4e0:	b	1acec <fputs@plt+0x156d4>
   1b4e4:	ldr	r1, [pc, #1528]	; 1bae4 <fputs@plt+0x164cc>
   1b4e8:	mov	r0, r9
   1b4ec:	add	r1, pc, r1
   1b4f0:	bl	557c <strcmp@plt>
   1b4f4:	cmp	r0, #0
   1b4f8:	beq	1c344 <fputs@plt+0x16d2c>
   1b4fc:	ldr	r1, [pc, #1508]	; 1bae8 <fputs@plt+0x164d0>
   1b500:	mov	r0, r9
   1b504:	add	r1, pc, r1
   1b508:	bl	557c <strcmp@plt>
   1b50c:	cmp	r0, #0
   1b510:	beq	1c4b0 <fputs@plt+0x16e98>
   1b514:	ldr	r1, [pc, #1488]	; 1baec <fputs@plt+0x164d4>
   1b518:	mov	r0, r9
   1b51c:	add	r1, pc, r1
   1b520:	bl	557c <strcmp@plt>
   1b524:	cmp	r0, #0
   1b528:	beq	1b96c <fputs@plt+0x16354>
   1b52c:	ldr	r1, [pc, #1468]	; 1baf0 <fputs@plt+0x164d8>
   1b530:	mov	r0, r9
   1b534:	add	r1, pc, r1
   1b538:	bl	557c <strcmp@plt>
   1b53c:	cmp	r0, #0
   1b540:	beq	1bcf0 <fputs@plt+0x166d8>
   1b544:	ldr	r1, [pc, #1448]	; 1baf4 <fputs@plt+0x164dc>
   1b548:	mov	r0, r9
   1b54c:	mov	r2, #4
   1b550:	add	r1, pc, r1
   1b554:	bl	5468 <strncmp@plt>
   1b558:	subs	r3, r0, #0
   1b55c:	bne	1bdf8 <fputs@plt+0x167e0>
   1b560:	cmn	r9, #4
   1b564:	beq	1bdf8 <fputs@plt+0x167e0>
   1b568:	ldr	r2, [pc, #1416]	; 1baf8 <fputs@plt+0x164e0>
   1b56c:	mov	r1, r5
   1b570:	mov	r0, r6
   1b574:	add	r4, sp, #436	; 0x1b4
   1b578:	add	r2, pc, r2
   1b57c:	add	r5, sp, #440	; 0x1b8
   1b580:	add	sl, sp, #444	; 0x1bc
   1b584:	add	fp, sp, #448	; 0x1c0
   1b588:	str	r4, [sp, #100]	; 0x64
   1b58c:	add	r7, sp, #432	; 0x1b0
   1b590:	add	r4, sp, #452	; 0x1c4
   1b594:	str	r5, [sp, #104]	; 0x68
   1b598:	str	sl, [sp, #108]	; 0x6c
   1b59c:	add	r5, sp, #456	; 0x1c8
   1b5a0:	add	sl, sp, #460	; 0x1cc
   1b5a4:	str	fp, [sp, #112]	; 0x70
   1b5a8:	str	r4, [sp, #116]	; 0x74
   1b5ac:	add	fp, sp, #464	; 0x1d0
   1b5b0:	add	r4, sp, #468	; 0x1d4
   1b5b4:	str	r5, [sp, #120]	; 0x78
   1b5b8:	str	sl, [sp, #124]	; 0x7c
   1b5bc:	add	r5, sp, #472	; 0x1d8
   1b5c0:	str	fp, [sp, #128]	; 0x80
   1b5c4:	add	sl, sp, #476	; 0x1dc
   1b5c8:	str	r4, [sp, #132]	; 0x84
   1b5cc:	add	fp, sp, #480	; 0x1e0
   1b5d0:	add	r4, sp, #484	; 0x1e4
   1b5d4:	str	r3, [sp, #432]	; 0x1b0
   1b5d8:	str	r3, [sp, #436]	; 0x1b4
   1b5dc:	str	r3, [sp, #440]	; 0x1b8
   1b5e0:	str	r3, [sp, #444]	; 0x1bc
   1b5e4:	str	r3, [sp, #448]	; 0x1c0
   1b5e8:	str	r3, [sp, #452]	; 0x1c4
   1b5ec:	str	r3, [sp, #456]	; 0x1c8
   1b5f0:	str	r3, [sp, #460]	; 0x1cc
   1b5f4:	str	r3, [sp, #464]	; 0x1d0
   1b5f8:	str	r3, [sp, #468]	; 0x1d4
   1b5fc:	str	r5, [sp, #136]	; 0x88
   1b600:	str	r3, [sp, #472]	; 0x1d8
   1b604:	str	sl, [sp, #140]	; 0x8c
   1b608:	str	r3, [sp, #476]	; 0x1dc
   1b60c:	str	fp, [sp, #144]	; 0x90
   1b610:	str	r3, [sp, #480]	; 0x1e0
   1b614:	str	r4, [sp, #148]	; 0x94
   1b618:	str	r3, [sp, #484]	; 0x1e4
   1b61c:	bl	3f800 <fputs@plt+0x3a1e8>
   1b620:	cmp	r0, #0
   1b624:	blt	1ae84 <fputs@plt+0x1586c>
   1b628:	ldr	r5, [pc, #1228]	; 1bafc <fputs@plt+0x164e4>
   1b62c:	mov	r4, #0
   1b630:	ldr	sl, [pc, #1224]	; 1bb00 <fputs@plt+0x164e8>
   1b634:	ldr	fp, [pc, #1224]	; 1bb04 <fputs@plt+0x164ec>
   1b638:	add	r5, pc, r5
   1b63c:	add	sl, pc, sl
   1b640:	str	r5, [sp, #152]	; 0x98
   1b644:	add	fp, pc, fp
   1b648:	str	sl, [sp, #156]	; 0x9c
   1b64c:	str	fp, [sp, #160]	; 0xa0
   1b650:	ldr	r5, [pc, #1200]	; 1bb08 <fputs@plt+0x164f0>
   1b654:	ldr	sl, [pc, #1200]	; 1bb0c <fputs@plt+0x164f4>
   1b658:	ldr	fp, [pc, #1200]	; 1bb10 <fputs@plt+0x164f8>
   1b65c:	add	r5, pc, r5
   1b660:	add	sl, pc, sl
   1b664:	str	r5, [sp, #164]	; 0xa4
   1b668:	add	fp, pc, fp
   1b66c:	str	sl, [sp, #168]	; 0xa8
   1b670:	str	fp, [sp, #204]	; 0xcc
   1b674:	b	1b734 <fputs@plt+0x1611c>
   1b678:	mov	r0, r5
   1b67c:	bl	6a3fc <fputs@plt+0x64de4>
   1b680:	cmp	r0, #0
   1b684:	beq	1cf90 <fputs@plt+0x17978>
   1b688:	ldr	r1, [pc, #1156]	; 1bb14 <fputs@plt+0x164fc>
   1b68c:	mov	ip, r0
   1b690:	add	r1, pc, r1
   1b694:	ldr	r0, [sp, #80]	; 0x50
   1b698:	mov	r3, r8
   1b69c:	ldr	r2, [sp, #84]	; 0x54
   1b6a0:	ldr	lr, [sp, #76]	; 0x4c
   1b6a4:	str	sl, [sp, #16]
   1b6a8:	ldr	sl, [sp, #64]	; 0x40
   1b6ac:	str	r1, [sp, #28]
   1b6b0:	ldr	r1, [pc, #1120]	; 1bb18 <fputs@plt+0x16500>
   1b6b4:	str	r0, [sp, #4]
   1b6b8:	mov	r0, #1
   1b6bc:	str	r2, [sp, #8]
   1b6c0:	add	r1, pc, r1
   1b6c4:	str	lr, [sp]
   1b6c8:	mov	r2, r9
   1b6cc:	str	fp, [sp, #12]
   1b6d0:	str	sl, [sp, #20]
   1b6d4:	str	r5, [sp, #24]
   1b6d8:	str	ip, [sp, #32]
   1b6dc:	bl	4c94 <__printf_chk@plt>
   1b6e0:	ldr	r0, [sp, #436]	; 0x1b4
   1b6e4:	bl	4e5c <free@plt>
   1b6e8:	ldr	r0, [sp, #440]	; 0x1b8
   1b6ec:	bl	74690 <fputs@plt+0x6f078>
   1b6f0:	mov	r3, #0
   1b6f4:	mov	r0, r4
   1b6f8:	str	r3, [r7]
   1b6fc:	str	r3, [sp, #436]	; 0x1b4
   1b700:	str	r3, [sp, #440]	; 0x1b8
   1b704:	str	r3, [sp, #444]	; 0x1bc
   1b708:	str	r3, [sp, #448]	; 0x1c0
   1b70c:	str	r3, [sp, #452]	; 0x1c4
   1b710:	str	r3, [sp, #456]	; 0x1c8
   1b714:	str	r3, [sp, #460]	; 0x1cc
   1b718:	str	r3, [sp, #464]	; 0x1d0
   1b71c:	str	r3, [sp, #468]	; 0x1d4
   1b720:	str	r3, [sp, #472]	; 0x1d8
   1b724:	str	r3, [sp, #476]	; 0x1dc
   1b728:	str	r3, [sp, #480]	; 0x1e0
   1b72c:	str	r3, [sp, #484]	; 0x1e4
   1b730:	bl	4e5c <free@plt>
   1b734:	mov	r0, r6
   1b738:	mov	r1, r7
   1b73c:	bl	f464 <fputs@plt+0x9e4c>
   1b740:	cmp	r0, #0
   1b744:	ble	1b9d8 <fputs@plt+0x163c0>
   1b748:	ldr	r0, [sp, #440]	; 0x1b8
   1b74c:	ldr	r1, [sp, #152]	; 0x98
   1b750:	bl	74b40 <fputs@plt+0x6f528>
   1b754:	ldr	r8, [sp, #436]	; 0x1b4
   1b758:	mov	r4, r0
   1b75c:	ldr	r5, [sp, #156]	; 0x9c
   1b760:	movw	r3, #65000	; 0xfde8
   1b764:	cmp	r8, #0
   1b768:	ldr	sl, [sp, #160]	; 0xa0
   1b76c:	ldrb	ip, [sp, #444]	; 0x1bc
   1b770:	movt	r3, #65535	; 0xffff
   1b774:	moveq	r8, r5
   1b778:	cmp	r4, #0
   1b77c:	add	lr, sp, #984	; 0x3d8
   1b780:	ldr	fp, [sp, #164]	; 0xa4
   1b784:	ldr	r5, [sp, #168]	; 0xa8
   1b788:	movne	sl, r4
   1b78c:	cmp	ip, #0
   1b790:	add	r0, sp, #764	; 0x2fc
   1b794:	ldrd	r2, [r3, lr]
   1b798:	mov	r1, #42	; 0x2a
   1b79c:	movne	fp, r5
   1b7a0:	str	sl, [sp, #76]	; 0x4c
   1b7a4:	str	fp, [sp, #80]	; 0x50
   1b7a8:	bl	70160 <fputs@plt+0x6ab48>
   1b7ac:	cmp	r0, #0
   1b7b0:	strne	r0, [sp, #84]	; 0x54
   1b7b4:	beq	1bef4 <fputs@plt+0x168dc>
   1b7b8:	movw	r3, #65008	; 0xfdf0
   1b7bc:	add	fp, sp, #984	; 0x3d8
   1b7c0:	movt	r3, #65535	; 0xffff
   1b7c4:	add	r0, sp, #808	; 0x328
   1b7c8:	mov	r1, #42	; 0x2a
   1b7cc:	ldrd	r2, [r3, fp]
   1b7d0:	bl	70160 <fputs@plt+0x6ab48>
   1b7d4:	cmp	r0, #0
   1b7d8:	movne	fp, r0
   1b7dc:	beq	1bf04 <fputs@plt+0x168ec>
   1b7e0:	ldr	r5, [sp, #468]	; 0x1d4
   1b7e4:	ldr	sl, [sp, #464]	; 0x1d0
   1b7e8:	mov	r0, r5
   1b7ec:	bl	6a2f0 <fputs@plt+0x64cd8>
   1b7f0:	cmp	r5, #1
   1b7f4:	str	r0, [sp, #64]	; 0x40
   1b7f8:	ldr	r5, [sp, #472]	; 0x1d8
   1b7fc:	bne	1b678 <fputs@plt+0x16060>
   1b800:	ldr	r1, [pc, #788]	; 1bb1c <fputs@plt+0x16504>
   1b804:	add	r1, pc, r1
   1b808:	ldr	ip, [pc, #784]	; 1bb20 <fputs@plt+0x16508>
   1b80c:	add	ip, pc, ip
   1b810:	b	1b694 <fputs@plt+0x1607c>
   1b814:	ldr	r1, [pc, #776]	; 1bb24 <fputs@plt+0x1650c>
   1b818:	mov	r0, r6
   1b81c:	add	r1, pc, r1
   1b820:	bl	557c <strcmp@plt>
   1b824:	cmp	r0, #0
   1b828:	beq	1b94c <fputs@plt+0x16334>
   1b82c:	ldr	r1, [pc, #756]	; 1bb28 <fputs@plt+0x16510>
   1b830:	mov	r0, r6
   1b834:	add	r1, pc, r1
   1b838:	bl	557c <strcmp@plt>
   1b83c:	cmp	r0, #0
   1b840:	bne	1c640 <fputs@plt+0x17028>
   1b844:	add	r0, sp, #984	; 0x3d8
   1b848:	movw	r3, #64952	; 0xfdb8
   1b84c:	movt	r3, #65535	; 0xffff
   1b850:	movw	r1, #65120	; 0xfe60
   1b854:	movt	r1, #65535	; 0xffff
   1b858:	ldrd	r2, [r3, r0]
   1b85c:	strd	r2, [r0, r1]
   1b860:	b	1acec <fputs@plt+0x156d4>
   1b864:	ldr	r1, [pc, #704]	; 1bb2c <fputs@plt+0x16514>
   1b868:	mov	r0, r6
   1b86c:	add	r1, pc, r1
   1b870:	bl	557c <strcmp@plt>
   1b874:	cmp	r0, #0
   1b878:	beq	1b940 <fputs@plt+0x16328>
   1b87c:	ldr	r1, [pc, #684]	; 1bb30 <fputs@plt+0x16518>
   1b880:	mov	r0, r6
   1b884:	add	r1, pc, r1
   1b888:	bl	557c <strcmp@plt>
   1b88c:	cmp	r0, #0
   1b890:	bne	1c61c <fputs@plt+0x17004>
   1b894:	ldr	r3, [sp, #304]	; 0x130
   1b898:	cmp	r3, #0
   1b89c:	strne	r3, [sp, #596]	; 0x254
   1b8a0:	b	1acec <fputs@plt+0x156d4>
   1b8a4:	ldr	r1, [pc, #648]	; 1bb34 <fputs@plt+0x1651c>
   1b8a8:	mov	r0, r6
   1b8ac:	add	r1, pc, r1
   1b8b0:	bl	557c <strcmp@plt>
   1b8b4:	cmp	r0, #0
   1b8b8:	beq	1b934 <fputs@plt+0x1631c>
   1b8bc:	ldr	r1, [pc, #628]	; 1bb38 <fputs@plt+0x16520>
   1b8c0:	mov	r0, r6
   1b8c4:	add	r1, pc, r1
   1b8c8:	bl	557c <strcmp@plt>
   1b8cc:	cmp	r0, #0
   1b8d0:	ldreq	r3, [sp, #308]	; 0x134
   1b8d4:	streq	r3, [sp, #616]	; 0x268
   1b8d8:	b	1acec <fputs@plt+0x156d4>
   1b8dc:	ldr	r1, [pc, #600]	; 1bb3c <fputs@plt+0x16524>
   1b8e0:	mov	r0, r6
   1b8e4:	add	r1, pc, r1
   1b8e8:	bl	557c <strcmp@plt>
   1b8ec:	cmp	r0, #0
   1b8f0:	beq	1b920 <fputs@plt+0x16308>
   1b8f4:	ldr	r1, [pc, #580]	; 1bb40 <fputs@plt+0x16528>
   1b8f8:	mov	r0, r6
   1b8fc:	add	r1, pc, r1
   1b900:	bl	557c <strcmp@plt>
   1b904:	cmp	r0, #0
   1b908:	bne	1c70c <fputs@plt+0x170f4>
   1b90c:	ldr	r3, [sp, #300]	; 0x12c
   1b910:	adds	r3, r3, #0
   1b914:	movne	r3, #1
   1b918:	strb	r3, [sp, #656]	; 0x290
   1b91c:	b	1acec <fputs@plt+0x156d4>
   1b920:	ldr	r3, [sp, #300]	; 0x12c
   1b924:	adds	r3, r3, #0
   1b928:	movne	r3, #1
   1b92c:	strb	r3, [sp, #592]	; 0x250
   1b930:	b	1acec <fputs@plt+0x156d4>
   1b934:	ldr	r3, [sp, #308]	; 0x134
   1b938:	str	r3, [sp, #644]	; 0x284
   1b93c:	b	1acec <fputs@plt+0x156d4>
   1b940:	ldr	r3, [sp, #304]	; 0x130
   1b944:	str	r3, [sp, #600]	; 0x258
   1b948:	b	1acec <fputs@plt+0x156d4>
   1b94c:	add	lr, sp, #984	; 0x3d8
   1b950:	movw	r3, #64952	; 0xfdb8
   1b954:	movt	r3, #65535	; 0xffff
   1b958:	movw	r1, #65184	; 0xfea0
   1b95c:	movt	r1, #65535	; 0xffff
   1b960:	ldrd	r2, [r3, lr]
   1b964:	strd	r2, [lr, r1]
   1b968:	b	1acec <fputs@plt+0x156d4>
   1b96c:	ldr	r2, [pc, #464]	; 1bb44 <fputs@plt+0x1652c>
   1b970:	mov	r1, r5
   1b974:	mov	r0, r6
   1b978:	add	r2, pc, r2
   1b97c:	bl	3f800 <fputs@plt+0x3a1e8>
   1b980:	cmp	r0, #0
   1b984:	blt	1ae84 <fputs@plt+0x1586c>
   1b988:	ldr	r8, [pc, #440]	; 1bb48 <fputs@plt+0x16530>
   1b98c:	add	r4, sp, #268	; 0x10c
   1b990:	ldr	r7, [pc, #436]	; 1bb4c <fputs@plt+0x16534>
   1b994:	add	r5, sp, #272	; 0x110
   1b998:	add	r8, pc, r8
   1b99c:	add	r7, pc, r7
   1b9a0:	b	1b9b8 <fputs@plt+0x163a0>
   1b9a4:	mov	r0, #1
   1b9a8:	mov	r1, r7
   1b9ac:	ldr	r2, [sp, #268]	; 0x10c
   1b9b0:	ldr	r3, [sp, #272]	; 0x110
   1b9b4:	bl	4c94 <__printf_chk@plt>
   1b9b8:	mov	r0, r6
   1b9bc:	mov	r1, r8
   1b9c0:	mov	r2, r4
   1b9c4:	mov	r3, r5
   1b9c8:	bl	40924 <fputs@plt+0x3b30c>
   1b9cc:	cmp	r0, #0
   1b9d0:	bgt	1b9a4 <fputs@plt+0x1638c>
   1b9d4:	bne	1ae84 <fputs@plt+0x1586c>
   1b9d8:	mov	r0, r6
   1b9dc:	bl	3f228 <fputs@plt+0x39c10>
   1b9e0:	b	1ae7c <fputs@plt+0x15864>
   1b9e4:	andeq	r6, r9, r8, lsr r1
   1b9e8:	andeq	r0, r0, r0, asr #8
   1b9ec:	andeq	ip, r6, r4, lsl #26
   1b9f0:	andeq	pc, r6, r0, ror r9	; <UNPREDICTABLE>
   1b9f4:	andeq	r7, r6, ip, lsr #21
   1b9f8:	andeq	r6, r6, r8, ror #1
   1b9fc:	andeq	r7, r6, r0, ror sl
   1ba00:	strdeq	r4, [r9], -r4	; <UNPREDICTABLE>
   1ba04:	andeq	r8, r6, ip, lsr #8
   1ba08:	andeq	r7, r6, r8, lsl #1
   1ba0c:	andeq	r7, r6, r0, lsr sl
   1ba10:	andeq	r8, r6, ip, lsl #16
   1ba14:	andeq	r8, r6, r4, lsl r8
   1ba18:	andeq	r8, r6, ip, lsl #16
   1ba1c:	andeq	r8, r6, r0, lsl r8
   1ba20:	andeq	r8, r6, r0, lsl #12
   1ba24:	andeq	r8, r6, ip, lsl r6
   1ba28:	andeq	r0, r0, r4, asr #8
   1ba2c:	andeq	r6, r9, r0, lsl #16
   1ba30:	andeq	r6, r9, ip, lsl #15
   1ba34:	andeq	r6, r6, r8, ror #20
   1ba38:	ldrdeq	ip, [r6], -r8
   1ba3c:	andeq	r8, r6, ip, asr r2
   1ba40:	andeq	r7, r6, ip, lsr #25
   1ba44:	andeq	r8, r6, r8, lsr r1
   1ba48:			; <UNDEFINED> instruction: 0x0006b7b4
   1ba4c:	andeq	r5, r6, r8, lsr sl
   1ba50:	andeq	r8, r6, r8, asr #2
   1ba54:	andeq	r8, r6, ip, lsr r1
   1ba58:	andeq	r6, r6, ip, lsr #15
   1ba5c:	strdeq	r6, [r9], -r0
   1ba60:	andeq	r0, r0, r4, ror #8
   1ba64:	andeq	r7, r6, ip, lsl #30
   1ba68:	andeq	fp, r6, r8, ror r5
   1ba6c:	strdeq	r5, [r6], -ip
   1ba70:			; <UNDEFINED> instruction: 0x000963b0
   1ba74:	andeq	r8, r6, ip, lsl r1
   1ba78:	muleq	r6, r0, lr
   1ba7c:	ldrdeq	fp, [r6], -ip
   1ba80:	andeq	r5, r6, r0, ror #14
   1ba84:	andeq	r7, r6, ip, lsl #29
   1ba88:	andeq	r7, r6, r4, ror lr
   1ba8c:	strdeq	r7, [r7], -r0
   1ba90:	andeq	r8, r6, r8, asr #2
   1ba94:	andeq	r6, r6, r4, lsl #10
   1ba98:	andeq	r8, r6, r0, asr #1
   1ba9c:	muleq	r6, r4, sl
   1baa0:	andeq	r7, r6, ip, ror #27
   1baa4:	andeq	r7, r6, ip, lsr r8
   1baa8:	andeq	r6, r9, r8, ror #3
   1baac:	andeq	r7, r6, r4, lsl #27
   1bab0:	andeq	r6, r6, r8, asr r6
   1bab4:	andeq	r8, r6, r8, asr r1
   1bab8:	andeq	r7, r6, r4, ror #12
   1babc:	andeq	r7, r6, r0, ror #31
   1bac0:			; <UNDEFINED> instruction: 0x0006c4b0
   1bac4:	andeq	lr, r6, r0, lsr #16
   1bac8:	andeq	r7, r6, ip, ror #30
   1bacc:			; <UNDEFINED> instruction: 0x00067bbc
   1bad0:			; <UNDEFINED> instruction: 0x0006b1b0
   1bad4:	andeq	r5, r6, r4, lsr r4
   1bad8:	andeq	r7, r6, r4, ror #22
   1badc:	andeq	r5, r9, r4, lsr #31
   1bae0:	andeq	r7, r6, r8, lsr fp
   1bae4:	andeq	r7, r6, ip, ror #22
   1bae8:	muleq	r6, r8, fp
   1baec:	andeq	r7, r6, r8, lsr r6
   1baf0:	andeq	r7, r6, r0, lsl #23
   1baf4:	muleq	r6, r8, fp
   1baf8:	andeq	r7, r6, r8, ror fp
   1bafc:	andeq	r6, r7, ip, lsr #15
   1bb00:	andeq	r5, r6, r4, asr #19
   1bb04:			; <UNDEFINED> instruction: 0x000659bc
   1bb08:	strdeq	r7, [r6], -r4
   1bb0c:	andeq	r7, r6, ip, ror #17
   1bb10:	andeq	r7, r7, r0, lsl #9
   1bb14:	andeq	r7, r7, r8, asr r4
   1bb18:	andeq	r7, r6, r0, asr #20
   1bb1c:	andeq	lr, r6, ip, ror ip
   1bb20:	andeq	lr, r6, r4, ror ip
   1bb24:	andeq	r7, r6, ip, lsr fp
   1bb28:	andeq	r7, r6, ip, lsr fp
   1bb2c:	andeq	r7, r6, r4, ror sl
   1bb30:	andeq	r7, r6, r8, ror #20
   1bb34:	andeq	r7, r6, r8, ror sl
   1bb38:	andeq	r7, r6, r0, ror sl
   1bb3c:	strdeq	r6, [r6], -r0
   1bb40:	andeq	r7, r6, r4, asr #19
   1bb44:	andeq	r7, r6, r0, lsr #2
   1bb48:	andeq	r7, r6, r0, lsl #2
   1bb4c:	andeq	r7, r6, r8, lsl #14
   1bb50:	andeq	r7, r6, r0, asr #7
   1bb54:	andeq	r7, r6, r0, lsl #7
   1bb58:	muleq	r6, r8, r3
   1bb5c:	andeq	r7, r6, r8, ror r3
   1bb60:	andeq	r7, r6, r8, ror r3
   1bb64:	andeq	r7, r6, r8, lsl #7
   1bb68:	andeq	r7, r6, r8, lsl #7
   1bb6c:	andeq	r7, r6, r0, asr #6
   1bb70:	andeq	r7, r6, ip, lsl r3
   1bb74:	andeq	r5, r6, r4, ror r1
   1bb78:	andeq	r7, r6, r8, lsl r3
   1bb7c:	andeq	r5, r6, r8, lsl #2
   1bb80:	strdeq	r5, [r6], -r8
   1bb84:	andeq	r7, r6, r4, lsr #1
   1bb88:			; <UNDEFINED> instruction: 0x0006a6bc
   1bb8c:	andeq	r4, r6, r0, asr #18
   1bb90:	andeq	r7, r6, r0, ror r0
   1bb94:	andeq	r7, r6, r0, rrx
   1bb98:	andeq	r5, r9, r0, lsl #10
   1bb9c:			; <UNDEFINED> instruction: 0x000648bc
   1bba0:	andeq	sl, r6, r4, lsr #12
   1bba4:			; <UNDEFINED> instruction: 0x000674bc
   1bba8:	andeq	r7, r6, r0, lsr #1
   1bbac:	andeq	r7, r6, r4, lsl #1
   1bbb0:	ldrdeq	r4, [r6], -ip
   1bbb4:	andeq	sl, r6, r0, ror r6
   1bbb8:	ldrdeq	r4, [r6], -r0
   1bbbc:	andeq	sl, r6, r8, ror #12
   1bbc0:	strdeq	r5, [r6], -ip
   1bbc4:	muleq	r6, r4, lr
   1bbc8:	andeq	r7, r6, r8, lsl #1
   1bbcc:	andeq	r7, r6, r8, ror r0
   1bbd0:	andeq	r5, r6, r4, asr r7
   1bbd4:	andeq	r7, r6, ip, asr #32
   1bbd8:	andeq	r7, r6, r8, lsr r0
   1bbdc:	andeq	r6, r6, r0, lsr r9
   1bbe0:	andeq	r7, r6, ip, lsl r2
   1bbe4:	andeq	r7, r6, r8, lsr #4
   1bbe8:	strdeq	r7, [r6], -r4
   1bbec:	andeq	r4, r6, ip, ror #11
   1bbf0:			; <UNDEFINED> instruction: 0x000671b0
   1bbf4:	andeq	sl, r6, r0, ror r4
   1bbf8:			; <UNDEFINED> instruction: 0x000671b4
   1bbfc:	andeq	r6, r6, ip, lsl sp
   1bc00:	strdeq	r6, [r6], -r8
   1bc04:	ldrdeq	r6, [r6], -r4
   1bc08:	andeq	r6, r6, ip, asr #23
   1bc0c:	strdeq	r6, [r6], -r0
   1bc10:	andeq	sl, r6, ip, lsr #13
   1bc14:	andeq	r7, r6, ip, lsr #1
   1bc18:	andeq	r4, r6, r4, ror r4
   1bc1c:	ldrdeq	r6, [r6], -ip
   1bc20:			; <UNDEFINED> instruction: 0x000665bc
   1bc24:	andeq	r6, r6, r0, asr #22
   1bc28:	strdeq	r6, [r6], -r0
   1bc2c:	andeq	r4, r9, r4, lsr #30
   1bc30:			; <UNDEFINED> instruction: 0x00066ab0
   1bc34:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   1bc38:	andeq	sl, r6, ip, asr r0
   1bc3c:	ldrdeq	r4, [r6], -r8
   1bc40:	andeq	sl, r6, r0, asr #32
   1bc44:	ldrdeq	r6, [r6], -r4
   1bc48:	andeq	r6, r6, r0, asr #26
   1bc4c:	andeq	r6, r6, r4, lsl r4
   1bc50:	strdeq	r6, [r6], -r0
   1bc54:	andeq	r4, r6, r0, asr r9
   1bc58:	andeq	r4, r6, ip, asr #18
   1bc5c:	andeq	r6, r6, ip, asr #21
   1bc60:			; <UNDEFINED> instruction: 0x00066bbc
   1bc64:	andeq	r6, r6, r4, ror #26
   1bc68:	andeq	r6, r6, r8, ror #16
   1bc6c:	andeq	r4, r9, r8, ror r8
   1bc70:	andeq	r6, r6, r8, ror #19
   1bc74:	andeq	r6, r6, r4, asr #19
   1bc78:	andeq	r4, r6, ip, lsl r8
   1bc7c:	andeq	r6, r6, r0, asr #19
   1bc80:	andeq	r6, r6, r0, asr #4
   1bc84:	andeq	r6, r6, r0, lsr #4
   1bc88:	strdeq	r6, [r6], -ip
   1bc8c:	andeq	r6, r6, r8, ror sl
   1bc90:	andeq	r6, r6, r8, lsl #13
   1bc94:	andeq	r6, r6, ip, asr #21
   1bc98:	andeq	r3, r6, r4, asr #29
   1bc9c:	andeq	r6, r6, r8, lsl #21
   1bca0:	andeq	r9, r6, r8, asr #26
   1bca4:	andeq	r6, r6, ip, lsl #21
   1bca8:	ldrdeq	r6, [r6], -r4
   1bcac:	andeq	r3, r6, r0, lsl #27
   1bcb0:	andeq	r9, r6, r0, lsr #31
   1bcb4:	andeq	r6, r6, ip, asr #19
   1bcb8:	andeq	r6, r6, ip, lsr r8
   1bcbc:	ldrdeq	sp, [r6], -r0
   1bcc0:	andeq	sp, r6, r4, asr #17
   1bcc4:	andeq	r6, r6, ip, lsl #16
   1bcc8:	andeq	r3, r6, r4, ror ip
   1bccc:	andeq	r9, r6, ip, lsl #22
   1bcd0:	andeq	r6, r6, ip, asr #15
   1bcd4:	andeq	r6, r6, ip, ror #5
   1bcd8:	andeq	r3, r6, r0, lsl ip
   1bcdc:	ldrdeq	r9, [r6], -r0
   1bce0:	andeq	sl, r6, ip, ror #7
   1bce4:			; <UNDEFINED> instruction: 0x00063bb4
   1bce8:	andeq	r9, r6, r4, ror sl
   1bcec:	andeq	sl, r6, ip, lsr r3
   1bcf0:	ldr	r2, [pc, #-424]	; 1bb50 <fputs@plt+0x16538>
   1bcf4:	mov	r1, r5
   1bcf8:	mov	r0, r6
   1bcfc:	add	r2, pc, r2
   1bd00:	bl	3f800 <fputs@plt+0x3a1e8>
   1bd04:	cmp	r0, #0
   1bd08:	blt	1ae84 <fputs@plt+0x1586c>
   1bd0c:	add	r4, sp, #376	; 0x178
   1bd10:	ldr	r7, [pc, #-452]	; 1bb54 <fputs@plt+0x1653c>
   1bd14:	str	r4, [sp, #64]	; 0x40
   1bd18:	movw	r8, #64920	; 0xfd98
   1bd1c:	ldr	r4, [pc, #-460]	; 1bb58 <fputs@plt+0x16540>
   1bd20:	movw	r9, #64928	; 0xfda0
   1bd24:	add	r5, sp, #852	; 0x354
   1bd28:	movt	r8, #65535	; 0xffff
   1bd2c:	add	r4, pc, r4
   1bd30:	movt	r9, #65535	; 0xffff
   1bd34:	add	sl, sp, #276	; 0x114
   1bd38:	add	fp, sp, #368	; 0x170
   1bd3c:	add	r7, pc, r7
   1bd40:	str	r5, [sp, #76]	; 0x4c
   1bd44:	str	r4, [sp, #80]	; 0x50
   1bd48:	b	1bdb4 <fputs@plt+0x1679c>
   1bd4c:	add	r5, sp, #984	; 0x3d8
   1bd50:	mov	r4, #0
   1bd54:	add	r0, sp, #852	; 0x354
   1bd58:	mov	r1, #64	; 0x40
   1bd5c:	ldrd	r2, [r5, r8]
   1bd60:	mov	r5, #0
   1bd64:	strd	r4, [sp]
   1bd68:	ldr	r5, [sp, #276]	; 0x114
   1bd6c:	bl	70654 <fputs@plt+0x6b03c>
   1bd70:	add	r3, sp, #984	; 0x3d8
   1bd74:	mov	r4, r0
   1bd78:	mov	r1, #64	; 0x40
   1bd7c:	add	r0, sp, #916	; 0x394
   1bd80:	ldrd	r2, [r3, r9]
   1bd84:	strd	r2, [sp, #40]	; 0x28
   1bd88:	mov	r2, #0
   1bd8c:	mov	r3, #0
   1bd90:	strd	r2, [sp]
   1bd94:	ldrd	r2, [sp, #40]	; 0x28
   1bd98:	bl	70654 <fputs@plt+0x6b03c>
   1bd9c:	str	r0, [sp]
   1bda0:	mov	r2, r5
   1bda4:	mov	r3, r4
   1bda8:	mov	r0, #1
   1bdac:	ldr	r1, [sp, #80]	; 0x50
   1bdb0:	bl	4c94 <__printf_chk@plt>
   1bdb4:	add	r3, sp, #376	; 0x178
   1bdb8:	mov	r0, r6
   1bdbc:	str	r3, [sp]
   1bdc0:	mov	r1, r7
   1bdc4:	mov	r2, sl
   1bdc8:	mov	r3, fp
   1bdcc:	bl	40924 <fputs@plt+0x3b30c>
   1bdd0:	cmp	r0, #0
   1bdd4:	bgt	1bd4c <fputs@plt+0x16734>
   1bdd8:	b	1b9d4 <fputs@plt+0x163bc>
   1bddc:	bl	4d74c <fputs@plt+0x48134>
   1bde0:	mov	r4, r0
   1bde4:	ldr	r0, [sp, #244]	; 0xf4
   1bde8:	cmp	r0, #0
   1bdec:	beq	1ae8c <fputs@plt+0x15874>
   1bdf0:	bl	74690 <fputs@plt+0x6f078>
   1bdf4:	b	1ae8c <fputs@plt+0x15874>
   1bdf8:	ldr	r1, [pc, #-676]	; 1bb5c <fputs@plt+0x16544>
   1bdfc:	mov	r0, r9
   1be00:	add	r1, pc, r1
   1be04:	bl	557c <strcmp@plt>
   1be08:	cmp	r0, #0
   1be0c:	beq	1c678 <fputs@plt+0x17060>
   1be10:	ldr	r1, [pc, #-696]	; 1bb60 <fputs@plt+0x16548>
   1be14:	mov	r0, r9
   1be18:	add	r1, pc, r1
   1be1c:	bl	557c <strcmp@plt>
   1be20:	cmp	r0, #0
   1be24:	beq	1c7b0 <fputs@plt+0x17198>
   1be28:	ldr	r1, [pc, #-716]	; 1bb64 <fputs@plt+0x1654c>
   1be2c:	mov	r0, r9
   1be30:	add	r1, pc, r1
   1be34:	bl	557c <strcmp@plt>
   1be38:	cmp	r0, #0
   1be3c:	beq	1be58 <fputs@plt+0x16840>
   1be40:	ldr	r1, [pc, #-736]	; 1bb68 <fputs@plt+0x16550>
   1be44:	mov	r0, r9
   1be48:	add	r1, pc, r1
   1be4c:	bl	557c <strcmp@plt>
   1be50:	cmp	r0, #0
   1be54:	bne	1acc8 <fputs@plt+0x156b0>
   1be58:	ldr	r2, [pc, #-756]	; 1bb6c <fputs@plt+0x16554>
   1be5c:	mov	r0, r6
   1be60:	mov	r1, #97	; 0x61
   1be64:	add	r2, pc, r2
   1be68:	bl	3f800 <fputs@plt+0x3a1e8>
   1be6c:	cmp	r0, #0
   1be70:	blt	1ae84 <fputs@plt+0x1586c>
   1be74:	ldr	r4, [pc, #-780]	; 1bb70 <fputs@plt+0x16558>
   1be78:	movw	r7, #64944	; 0xfdb0
   1be7c:	ldr	r8, [pc, #-784]	; 1bb74 <fputs@plt+0x1655c>
   1be80:	movt	r7, #65535	; 0xffff
   1be84:	ldr	r5, [pc, #-788]	; 1bb78 <fputs@plt+0x16560>
   1be88:	add	r4, pc, r4
   1be8c:	add	r8, pc, r8
   1be90:	str	r4, [sp, #64]	; 0x40
   1be94:	add	r5, pc, r5
   1be98:	add	r4, sp, #292	; 0x124
   1be9c:	str	r5, [sp, #76]	; 0x4c
   1bea0:	add	r5, sp, #392	; 0x188
   1bea4:	b	1bed4 <fputs@plt+0x168bc>
   1bea8:	add	fp, sp, #984	; 0x3d8
   1beac:	ldr	ip, [sp, #292]	; 0x124
   1beb0:	mov	r0, #1
   1beb4:	ldr	r1, [sp, #76]	; 0x4c
   1beb8:	ldrd	sl, [fp, r7]
   1bebc:	cmp	ip, #0
   1bec0:	mov	r2, r9
   1bec4:	movne	r3, ip
   1bec8:	moveq	r3, r8
   1becc:	strd	sl, [sp]
   1bed0:	bl	4c94 <__printf_chk@plt>
   1bed4:	mov	r0, r6
   1bed8:	ldr	r1, [sp, #64]	; 0x40
   1bedc:	mov	r2, r4
   1bee0:	mov	r3, r5
   1bee4:	bl	40924 <fputs@plt+0x3b30c>
   1bee8:	cmp	r0, #0
   1beec:	bgt	1bea8 <fputs@plt+0x16890>
   1bef0:	b	1b9d4 <fputs@plt+0x163bc>
   1bef4:	ldr	sl, [pc, #-896]	; 1bb7c <fputs@plt+0x16564>
   1bef8:	add	sl, pc, sl
   1befc:	str	sl, [sp, #84]	; 0x54
   1bf00:	b	1b7b8 <fputs@plt+0x161a0>
   1bf04:	ldr	fp, [pc, #-908]	; 1bb80 <fputs@plt+0x16568>
   1bf08:	add	fp, pc, fp
   1bf0c:	b	1b7e0 <fputs@plt+0x161c8>
   1bf10:	ldr	r2, [pc, #-916]	; 1bb84 <fputs@plt+0x1656c>
   1bf14:	mov	r0, r6
   1bf18:	ldr	ip, [pc, #-920]	; 1bb88 <fputs@plt+0x16570>
   1bf1c:	mov	r1, #0
   1bf20:	add	r2, pc, r2
   1bf24:	str	r2, [sp, #4]
   1bf28:	ldr	r2, [pc, #-932]	; 1bb8c <fputs@plt+0x16574>
   1bf2c:	add	ip, pc, ip
   1bf30:	str	r7, [sp, #8]
   1bf34:	movw	r3, #4269	; 0x10ad
   1bf38:	str	ip, [sp]
   1bf3c:	add	r2, pc, r2
   1bf40:	bl	76de4 <fputs@plt+0x717cc>
   1bf44:	ldr	r1, [pc, #-956]	; 1bb90 <fputs@plt+0x16578>
   1bf48:	ldr	r0, [sp, #172]	; 0xac
   1bf4c:	add	r1, pc, r1
   1bf50:	bl	557c <strcmp@plt>
   1bf54:	b	1b158 <fputs@plt+0x15b40>
   1bf58:	bne	1b08c <fputs@plt+0x15a74>
   1bf5c:	ldr	r0, [sp, #212]	; 0xd4
   1bf60:	bl	3f228 <fputs@plt+0x39c10>
   1bf64:	cmp	r0, #0
   1bf68:	blt	1b08c <fputs@plt+0x15a74>
   1bf6c:	ldr	r5, [sp, #92]	; 0x5c
   1bf70:	ldr	r0, [sp, #172]	; 0xac
   1bf74:	cmp	r5, #0
   1bf78:	beq	1c738 <fputs@plt+0x17120>
   1bf7c:	ldr	r1, [pc, #-1008]	; 1bb94 <fputs@plt+0x1657c>
   1bf80:	add	r1, pc, r1
   1bf84:	bl	557c <strcmp@plt>
   1bf88:	ldr	r3, [pc, #-1016]	; 1bb98 <fputs@plt+0x16580>
   1bf8c:	ldr	r5, [pc, r3]
   1bf90:	cmp	r0, #0
   1bf94:	movne	r6, #4
   1bf98:	moveq	r6, #7
   1bf9c:	cmp	r5, #0
   1bfa0:	beq	1c410 <fputs@plt+0x16df8>
   1bfa4:	ldr	r1, [r5]
   1bfa8:	cmp	r1, #0
   1bfac:	beq	1c410 <fputs@plt+0x16df8>
   1bfb0:	ldr	r7, [pc, #-1052]	; 1bb9c <fputs@plt+0x16584>
   1bfb4:	add	r5, r5, #4
   1bfb8:	ldr	r8, [pc, #-1056]	; 1bba0 <fputs@plt+0x16588>
   1bfbc:	ldr	r9, [pc, #-1056]	; 1bba4 <fputs@plt+0x1658c>
   1bfc0:	add	r7, pc, r7
   1bfc4:	add	r8, pc, r8
   1bfc8:	add	r9, pc, r9
   1bfcc:	b	1bfe8 <fputs@plt+0x169d0>
   1bfd0:	mvn	r4, #5
   1bfd4:	cmp	r5, #0
   1bfd8:	beq	1c410 <fputs@plt+0x16df8>
   1bfdc:	ldr	r1, [r5], #4
   1bfe0:	cmp	r1, #0
   1bfe4:	beq	1c410 <fputs@plt+0x16df8>
   1bfe8:	ldr	r0, [sp, #216]	; 0xd8
   1bfec:	bl	72cc0 <fputs@plt+0x6d6a8>
   1bff0:	cmp	r0, #0
   1bff4:	bne	1bfd4 <fputs@plt+0x169bc>
   1bff8:	bl	77b7c <fputs@plt+0x72564>
   1bffc:	cmp	r6, r0
   1c000:	bgt	1bfd0 <fputs@plt+0x169b8>
   1c004:	str	r8, [sp]
   1c008:	mov	r0, r6
   1c00c:	str	r9, [sp, #4]
   1c010:	mov	r1, #0
   1c014:	ldr	ip, [r5, #-4]
   1c018:	mov	r2, r7
   1c01c:	movw	r3, #4345	; 0x10f9
   1c020:	str	ip, [sp, #8]
   1c024:	bl	76de4 <fputs@plt+0x717cc>
   1c028:	b	1bfd0 <fputs@plt+0x169b8>
   1c02c:	mov	r0, r6
   1c030:	mov	r1, r4
   1c034:	bl	40a3c <fputs@plt+0x3b424>
   1c038:	b	1ae88 <fputs@plt+0x15870>
   1c03c:	ldr	r1, [pc, #-1180]	; 1bba8 <fputs@plt+0x16590>
   1c040:	mov	r0, r6
   1c044:	mov	r2, #4
   1c048:	add	r1, pc, r1
   1c04c:	bl	5468 <strncmp@plt>
   1c050:	cmp	r0, #0
   1c054:	bne	1c21c <fputs@plt+0x16c04>
   1c058:	cmn	r6, #4
   1c05c:	beq	1c21c <fputs@plt+0x16c04>
   1c060:	ldr	r2, [pc, #-1212]	; 1bbac <fputs@plt+0x16594>
   1c064:	mov	r0, r4
   1c068:	mov	r1, #97	; 0x61
   1c06c:	add	r2, pc, r2
   1c070:	bl	3f800 <fputs@plt+0x3a1e8>
   1c074:	cmp	r0, #0
   1c078:	blt	1c964 <fputs@plt+0x1734c>
   1c07c:	mov	r0, #1
   1c080:	mov	r1, #56	; 0x38
   1c084:	bl	4d18 <calloc@plt>
   1c088:	subs	r5, r0, #0
   1c08c:	beq	1cbfc <fputs@plt+0x175e4>
   1c090:	ldr	fp, [pc, #-1256]	; 1bbb0 <fputs@plt+0x16598>
   1c094:	mov	r7, #0
   1c098:	ldr	sl, [pc, #-1260]	; 1bbb4 <fputs@plt+0x1659c>
   1c09c:	ldr	r9, [pc, #-1260]	; 1bbb8 <fputs@plt+0x165a0>
   1c0a0:	add	fp, pc, fp
   1c0a4:	ldr	r8, [pc, #-1264]	; 1bbbc <fputs@plt+0x165a4>
   1c0a8:	add	sl, pc, sl
   1c0ac:	add	r9, pc, r9
   1c0b0:	add	r8, pc, r8
   1c0b4:	b	1c0e4 <fputs@plt+0x16acc>
   1c0b8:	ldr	r3, [sp, #752]	; 0x2f0
   1c0bc:	mov	r0, #1
   1c0c0:	mov	r1, #56	; 0x38
   1c0c4:	cmp	r3, #0
   1c0c8:	str	r3, [r5, #44]	; 0x2c
   1c0cc:	strne	r5, [r3, #48]	; 0x30
   1c0d0:	str	r7, [r5, #48]	; 0x30
   1c0d4:	str	r5, [sp, #752]	; 0x2f0
   1c0d8:	bl	4d18 <calloc@plt>
   1c0dc:	subs	r5, r0, #0
   1c0e0:	beq	1c120 <fputs@plt+0x16b08>
   1c0e4:	mov	r0, r4
   1c0e8:	mov	r1, r5
   1c0ec:	bl	f464 <fputs@plt+0x9e4c>
   1c0f0:	cmp	r0, #0
   1c0f4:	ble	1c5b4 <fputs@plt+0x16f9c>
   1c0f8:	mov	r0, r6
   1c0fc:	bl	54ec <__strdup@plt>
   1c100:	cmp	r0, #0
   1c104:	str	r0, [r5]
   1c108:	bne	1c0b8 <fputs@plt+0x16aa0>
   1c10c:	mov	r0, fp
   1c110:	movw	r1, #3778	; 0xec2
   1c114:	mov	r2, sl
   1c118:	bl	76f1c <fputs@plt+0x71904>
   1c11c:	b	1c0b8 <fputs@plt+0x16aa0>
   1c120:	mov	r0, r9
   1c124:	movw	r1, #3784	; 0xec8
   1c128:	mov	r2, r8
   1c12c:	bl	76f1c <fputs@plt+0x71904>
   1c130:	b	1c0e4 <fputs@plt+0x16acc>
   1c134:	ldr	r1, [pc, #-1404]	; 1bbc0 <fputs@plt+0x165a8>
   1c138:	mov	r0, r6
   1c13c:	add	r1, pc, r1
   1c140:	bl	557c <strcmp@plt>
   1c144:	cmp	r0, #0
   1c148:	streq	r4, [sp, #492]	; 0x1ec
   1c14c:	beq	1acec <fputs@plt+0x156d4>
   1c150:	ldr	r1, [pc, #-1428]	; 1bbc4 <fputs@plt+0x165ac>
   1c154:	mov	r0, r6
   1c158:	add	r1, pc, r1
   1c15c:	bl	557c <strcmp@plt>
   1c160:	cmp	r0, #0
   1c164:	streq	r4, [sp, #496]	; 0x1f0
   1c168:	beq	1acec <fputs@plt+0x156d4>
   1c16c:	ldr	r1, [pc, #-1452]	; 1bbc8 <fputs@plt+0x165b0>
   1c170:	mov	r0, r6
   1c174:	add	r1, pc, r1
   1c178:	bl	557c <strcmp@plt>
   1c17c:	cmp	r0, #0
   1c180:	streq	r4, [sp, #500]	; 0x1f4
   1c184:	beq	1acec <fputs@plt+0x156d4>
   1c188:	ldr	r1, [pc, #-1476]	; 1bbcc <fputs@plt+0x165b4>
   1c18c:	mov	r0, r6
   1c190:	add	r1, pc, r1
   1c194:	bl	557c <strcmp@plt>
   1c198:	cmp	r0, #0
   1c19c:	streq	r4, [sp, #512]	; 0x200
   1c1a0:	beq	1acec <fputs@plt+0x156d4>
   1c1a4:	ldr	r1, [pc, #-1500]	; 1bbd0 <fputs@plt+0x165b8>
   1c1a8:	mov	r0, r6
   1c1ac:	add	r1, pc, r1
   1c1b0:	bl	557c <strcmp@plt>
   1c1b4:	cmp	r0, #0
   1c1b8:	streq	r4, [sp, #524]	; 0x20c
   1c1bc:	beq	1acec <fputs@plt+0x156d4>
   1c1c0:	ldr	r1, [pc, #-1524]	; 1bbd4 <fputs@plt+0x165bc>
   1c1c4:	mov	r0, r6
   1c1c8:	add	r1, pc, r1
   1c1cc:	bl	557c <strcmp@plt>
   1c1d0:	cmp	r0, #0
   1c1d4:	streq	r4, [sp, #528]	; 0x210
   1c1d8:	beq	1acec <fputs@plt+0x156d4>
   1c1dc:	mov	r0, r6
   1c1e0:	ldr	r1, [sp, #196]	; 0xc4
   1c1e4:	bl	557c <strcmp@plt>
   1c1e8:	cmp	r0, #0
   1c1ec:	bne	1cd8c <fputs@plt+0x17774>
   1c1f0:	ldr	r1, [pc, #-1568]	; 1bbd8 <fputs@plt+0x165c0>
   1c1f4:	mov	r0, r4
   1c1f8:	mov	r2, #13
   1c1fc:	add	r1, pc, r1
   1c200:	bl	5468 <strncmp@plt>
   1c204:	cmp	r0, #0
   1c208:	bne	1acec <fputs@plt+0x156d4>
   1c20c:	adds	r4, r4, #13
   1c210:	beq	1acec <fputs@plt+0x156d4>
   1c214:	str	r4, [sp, #532]	; 0x214
   1c218:	b	1acec <fputs@plt+0x156d4>
   1c21c:	ldr	r1, [pc, #-1608]	; 1bbdc <fputs@plt+0x165c4>
   1c220:	mov	r0, r6
   1c224:	add	r1, pc, r1
   1c228:	bl	557c <strcmp@plt>
   1c22c:	cmp	r0, #0
   1c230:	beq	1c84c <fputs@plt+0x17234>
   1c234:	ldr	r1, [pc, #-1628]	; 1bbe0 <fputs@plt+0x165c8>
   1c238:	mov	r0, r6
   1c23c:	add	r1, pc, r1
   1c240:	bl	557c <strcmp@plt>
   1c244:	cmp	r0, #0
   1c248:	beq	1c98c <fputs@plt+0x17374>
   1c24c:	ldr	r1, [pc, #-1648]	; 1bbe4 <fputs@plt+0x165cc>
   1c250:	mov	r0, r6
   1c254:	add	r1, pc, r1
   1c258:	bl	557c <strcmp@plt>
   1c25c:	cmp	r0, #0
   1c260:	bne	1ae70 <fputs@plt+0x15858>
   1c264:	ldr	r2, [pc, #-1668]	; 1bbe8 <fputs@plt+0x165d0>
   1c268:	mov	r0, r4
   1c26c:	mov	r1, #97	; 0x61
   1c270:	add	r2, pc, r2
   1c274:	bl	3f800 <fputs@plt+0x3a1e8>
   1c278:	cmp	r0, #0
   1c27c:	blt	1ae84 <fputs@plt+0x1586c>
   1c280:	ldr	fp, [pc, #-1692]	; 1bbec <fputs@plt+0x165d4>
   1c284:	add	sl, sp, #340	; 0x154
   1c288:	ldr	r6, [pc, #-1696]	; 1bbf0 <fputs@plt+0x165d8>
   1c28c:	add	r8, sp, #348	; 0x15c
   1c290:	add	fp, pc, fp
   1c294:	str	fp, [sp, #64]	; 0x40
   1c298:	ldr	fp, [pc, #-1708]	; 1bbf4 <fputs@plt+0x165dc>
   1c29c:	add	r7, sp, #352	; 0x160
   1c2a0:	add	r9, sp, #344	; 0x158
   1c2a4:	add	r5, sp, #356	; 0x164
   1c2a8:	add	fp, pc, fp
   1c2ac:	str	fp, [sp, #76]	; 0x4c
   1c2b0:	ldr	fp, [pc, #-1728]	; 1bbf8 <fputs@plt+0x165e0>
   1c2b4:	add	r6, pc, r6
   1c2b8:	add	fp, pc, fp
   1c2bc:	str	r7, [sp]
   1c2c0:	mov	r0, r4
   1c2c4:	str	r9, [sp, #4]
   1c2c8:	mov	r1, r6
   1c2cc:	str	r5, [sp, #8]
   1c2d0:	mov	r2, sl
   1c2d4:	mov	r3, r8
   1c2d8:	bl	40924 <fputs@plt+0x3b30c>
   1c2dc:	cmp	r0, #0
   1c2e0:	ble	1c8c4 <fputs@plt+0x172ac>
   1c2e4:	bl	77b7c <fputs@plt+0x72564>
   1c2e8:	cmp	r0, #6
   1c2ec:	bgt	1c5d8 <fputs@plt+0x16fc0>
   1c2f0:	ldr	r3, [sp, #356]	; 0x164
   1c2f4:	cmp	r3, #0
   1c2f8:	bge	1c2bc <fputs@plt+0x16ca4>
   1c2fc:	ldr	r3, [sp, #348]	; 0x15c
   1c300:	cmp	r3, #0
   1c304:	beq	1c314 <fputs@plt+0x16cfc>
   1c308:	ldr	r2, [sp, #684]	; 0x2ac
   1c30c:	cmp	r2, #0
   1c310:	bne	1c2bc <fputs@plt+0x16ca4>
   1c314:	adds	r3, r3, #0
   1c318:	ldr	r1, [sp, #340]	; 0x154
   1c31c:	ldr	r2, [sp, #344]	; 0x158
   1c320:	movne	r3, #1
   1c324:	strb	r3, [sp, #681]	; 0x2a9
   1c328:	ldr	r3, [sp, #352]	; 0x160
   1c32c:	str	r1, [sp, #684]	; 0x2ac
   1c330:	adds	r3, r3, #0
   1c334:	str	r2, [sp, #688]	; 0x2b0
   1c338:	movne	r3, #1
   1c33c:	strb	r3, [sp, #682]	; 0x2aa
   1c340:	b	1c2bc <fputs@plt+0x16ca4>
   1c344:	ldr	r2, [pc, #-1872]	; 1bbfc <fputs@plt+0x165e4>
   1c348:	mov	r1, r5
   1c34c:	mov	r0, r6
   1c350:	add	r2, pc, r2
   1c354:	bl	3f800 <fputs@plt+0x3a1e8>
   1c358:	cmp	r0, #0
   1c35c:	blt	1ae84 <fputs@plt+0x1586c>
   1c360:	ldr	sl, [pc, #-1896]	; 1bc00 <fputs@plt+0x165e8>
   1c364:	add	r4, sp, #252	; 0xfc
   1c368:	ldr	r7, [pc, #-1900]	; 1bc04 <fputs@plt+0x165ec>
   1c36c:	add	r5, sp, #256	; 0x100
   1c370:	ldr	r8, [pc, #-1904]	; 1bc08 <fputs@plt+0x165f0>
   1c374:	add	sl, pc, sl
   1c378:	ldr	r9, [pc, #-1908]	; 1bc0c <fputs@plt+0x165f4>
   1c37c:	add	r7, pc, r7
   1c380:	add	r8, pc, r8
   1c384:	add	r9, pc, r9
   1c388:	b	1c3ac <fputs@plt+0x16d94>
   1c38c:	ldr	r3, [sp, #256]	; 0x100
   1c390:	mov	r0, #1
   1c394:	ldr	r2, [sp, #252]	; 0xfc
   1c398:	mov	r1, r9
   1c39c:	cmp	r3, #0
   1c3a0:	moveq	r3, r7
   1c3a4:	movne	r3, r8
   1c3a8:	bl	4c94 <__printf_chk@plt>
   1c3ac:	mov	r0, r6
   1c3b0:	mov	r1, sl
   1c3b4:	mov	r2, r4
   1c3b8:	mov	r3, r5
   1c3bc:	bl	40924 <fputs@plt+0x3b30c>
   1c3c0:	cmp	r0, #0
   1c3c4:	bgt	1c38c <fputs@plt+0x16d74>
   1c3c8:	b	1b9d4 <fputs@plt+0x163bc>
   1c3cc:	bl	77b7c <fputs@plt+0x72564>
   1c3d0:	cmp	r0, #5
   1c3d4:	ble	1c414 <fputs@plt+0x16dfc>
   1c3d8:	ldr	r2, [sp, #488]	; 0x1e8
   1c3dc:	mov	r0, #6
   1c3e0:	ldr	lr, [pc, #-2008]	; 1bc10 <fputs@plt+0x165f8>
   1c3e4:	mov	r1, #0
   1c3e8:	ldr	ip, [pc, #-2012]	; 1bc14 <fputs@plt+0x165fc>
   1c3ec:	movw	r3, #3588	; 0xe04
   1c3f0:	str	r2, [sp, #8]
   1c3f4:	add	lr, pc, lr
   1c3f8:	ldr	r2, [pc, #-2024]	; 1bc18 <fputs@plt+0x16600>
   1c3fc:	add	ip, pc, ip
   1c400:	str	lr, [sp]
   1c404:	str	ip, [sp, #4]
   1c408:	add	r2, pc, r2
   1c40c:	bl	76de4 <fputs@plt+0x717cc>
   1c410:	ldr	r6, [sp, #520]	; 0x208
   1c414:	mov	r0, r6
   1c418:	bl	74690 <fputs@plt+0x6f078>
   1c41c:	ldr	r0, [sp, #536]	; 0x218
   1c420:	bl	74690 <fputs@plt+0x6f078>
   1c424:	ldr	r0, [sp, #704]	; 0x2c0
   1c428:	bl	74690 <fputs@plt+0x6f078>
   1c42c:	ldr	r5, [sp, #752]	; 0x2f0
   1c430:	cmp	r5, #0
   1c434:	beq	1ae94 <fputs@plt+0x1587c>
   1c438:	mov	r6, #0
   1c43c:	b	1c47c <fputs@plt+0x16e64>
   1c440:	ldr	r2, [r5, #44]	; 0x2c
   1c444:	str	r2, [r3, #44]	; 0x2c
   1c448:	ldr	r0, [r5]
   1c44c:	str	r6, [r5, #48]	; 0x30
   1c450:	str	r6, [r5, #44]	; 0x2c
   1c454:	bl	4e5c <free@plt>
   1c458:	ldr	r0, [r5, #4]
   1c45c:	bl	4e5c <free@plt>
   1c460:	ldr	r0, [r5, #8]
   1c464:	bl	74690 <fputs@plt+0x6f078>
   1c468:	mov	r0, r5
   1c46c:	bl	4e5c <free@plt>
   1c470:	ldr	r5, [sp, #752]	; 0x2f0
   1c474:	cmp	r5, #0
   1c478:	beq	1ae94 <fputs@plt+0x1587c>
   1c47c:	ldr	r3, [r5, #44]	; 0x2c
   1c480:	cmp	r3, #0
   1c484:	ldrne	r2, [r5, #48]	; 0x30
   1c488:	strne	r2, [r3, #48]	; 0x30
   1c48c:	ldr	r3, [r5, #48]	; 0x30
   1c490:	cmp	r3, #0
   1c494:	bne	1c440 <fputs@plt+0x16e28>
   1c498:	ldr	r3, [sp, #752]	; 0x2f0
   1c49c:	cmp	r5, r3
   1c4a0:	bne	1cf70 <fputs@plt+0x17958>
   1c4a4:	ldr	r3, [r5, #44]	; 0x2c
   1c4a8:	str	r3, [sp, #752]	; 0x2f0
   1c4ac:	b	1c448 <fputs@plt+0x16e30>
   1c4b0:	ldr	r2, [pc, #-2204]	; 1bc1c <fputs@plt+0x16604>
   1c4b4:	mov	r1, r5
   1c4b8:	mov	r0, r6
   1c4bc:	add	r2, pc, r2
   1c4c0:	bl	3f800 <fputs@plt+0x3a1e8>
   1c4c4:	cmp	r0, #0
   1c4c8:	blt	1ae84 <fputs@plt+0x1586c>
   1c4cc:	ldr	r8, [pc, #-2228]	; 1bc20 <fputs@plt+0x16608>
   1c4d0:	add	r4, sp, #260	; 0x104
   1c4d4:	ldr	r7, [pc, #-2232]	; 1bc24 <fputs@plt+0x1660c>
   1c4d8:	add	r5, sp, #264	; 0x108
   1c4dc:	add	r8, pc, r8
   1c4e0:	add	r7, pc, r7
   1c4e4:	b	1c4fc <fputs@plt+0x16ee4>
   1c4e8:	mov	r0, #1
   1c4ec:	mov	r1, r7
   1c4f0:	ldr	r2, [sp, #260]	; 0x104
   1c4f4:	ldr	r3, [sp, #264]	; 0x108
   1c4f8:	bl	4c94 <__printf_chk@plt>
   1c4fc:	mov	r0, r6
   1c500:	mov	r1, r8
   1c504:	mov	r2, r4
   1c508:	mov	r3, r5
   1c50c:	bl	40924 <fputs@plt+0x3b30c>
   1c510:	cmp	r0, #0
   1c514:	bgt	1c4e8 <fputs@plt+0x16ed0>
   1c518:	b	1b9d4 <fputs@plt+0x163bc>
   1c51c:	ldr	r1, [pc, #-2300]	; 1bc28 <fputs@plt+0x16610>
   1c520:	mov	r0, r6
   1c524:	add	r2, sp, #232	; 0xe8
   1c528:	add	r1, pc, r1
   1c52c:	bl	40924 <fputs@plt+0x3b30c>
   1c530:	cmp	r0, #0
   1c534:	blt	1ae84 <fputs@plt+0x1586c>
   1c538:	ldr	r3, [pc, #-2324]	; 1bc2c <fputs@plt+0x16614>
   1c53c:	add	r3, pc, r3
   1c540:	ldrb	r3, [r3]
   1c544:	cmp	r3, #0
   1c548:	ldr	r3, [sp, #232]	; 0xe8
   1c54c:	bne	1c564 <fputs@plt+0x16f4c>
   1c550:	cmp	r3, #0
   1c554:	beq	1acec <fputs@plt+0x156d4>
   1c558:	ldrb	r2, [r3]
   1c55c:	cmp	r2, #0
   1c560:	beq	1acec <fputs@plt+0x156d4>
   1c564:	ldr	r1, [pc, #-2364]	; 1bc30 <fputs@plt+0x16618>
   1c568:	mov	r2, r9
   1c56c:	mov	r0, #1
   1c570:	add	r1, pc, r1
   1c574:	bl	4c94 <__printf_chk@plt>
   1c578:	b	1acec <fputs@plt+0x156d4>
   1c57c:	ldr	r0, [pc, #-2384]	; 1bc34 <fputs@plt+0x1661c>
   1c580:	movw	r1, #4310	; 0x10d6
   1c584:	ldr	r2, [pc, #-2388]	; 1bc38 <fputs@plt+0x16620>
   1c588:	add	r0, pc, r0
   1c58c:	add	r2, pc, r2
   1c590:	bl	76f1c <fputs@plt+0x71904>
   1c594:	b	1b090 <fputs@plt+0x15a78>
   1c598:	ldr	r0, [pc, #-2404]	; 1bc3c <fputs@plt+0x16624>
   1c59c:	movw	r1, #4314	; 0x10da
   1c5a0:	ldr	r2, [pc, #-2408]	; 1bc40 <fputs@plt+0x16628>
   1c5a4:	add	r0, pc, r0
   1c5a8:	add	r2, pc, r2
   1c5ac:	bl	76f1c <fputs@plt+0x71904>
   1c5b0:	b	1b090 <fputs@plt+0x15a78>
   1c5b4:	bne	1c958 <fputs@plt+0x17340>
   1c5b8:	mov	r0, r4
   1c5bc:	bl	3f228 <fputs@plt+0x39c10>
   1c5c0:	cmp	r0, #0
   1c5c4:	movge	r4, #0
   1c5c8:	blt	1c958 <fputs@plt+0x17340>
   1c5cc:	mov	r0, r5
   1c5d0:	bl	4e5c <free@plt>
   1c5d4:	b	1ae8c <fputs@plt+0x15874>
   1c5d8:	ldr	ip, [sp, #340]	; 0x154
   1c5dc:	mov	r0, #7
   1c5e0:	ldr	lr, [sp, #348]	; 0x15c
   1c5e4:	mov	r1, #0
   1c5e8:	ldr	r3, [sp, #76]	; 0x4c
   1c5ec:	ldr	r2, [sp, #352]	; 0x160
   1c5f0:	str	lr, [sp, #12]
   1c5f4:	stm	sp, {r3, fp, ip}
   1c5f8:	movw	r3, #3869	; 0xf1d
   1c5fc:	ldr	ip, [sp, #356]	; 0x164
   1c600:	ldr	lr, [sp, #344]	; 0x158
   1c604:	str	r2, [sp, #16]
   1c608:	str	ip, [sp, #24]
   1c60c:	ldr	r2, [sp, #64]	; 0x40
   1c610:	str	lr, [sp, #20]
   1c614:	bl	76de4 <fputs@plt+0x717cc>
   1c618:	b	1c2f0 <fputs@plt+0x16cd8>
   1c61c:	ldr	r1, [pc, #-2528]	; 1bc44 <fputs@plt+0x1662c>
   1c620:	mov	r0, r6
   1c624:	add	r1, pc, r1
   1c628:	bl	557c <strcmp@plt>
   1c62c:	cmp	r0, #0
   1c630:	bne	1c900 <fputs@plt+0x172e8>
   1c634:	ldr	r3, [sp, #304]	; 0x130
   1c638:	str	r3, [sp, #692]	; 0x2b4
   1c63c:	b	1acec <fputs@plt+0x156d4>
   1c640:	ldr	r1, [pc, #-2560]	; 1bc48 <fputs@plt+0x16630>
   1c644:	mov	r0, r6
   1c648:	add	r1, pc, r1
   1c64c:	bl	557c <strcmp@plt>
   1c650:	cmp	r0, #0
   1c654:	bne	1c920 <fputs@plt+0x17308>
   1c658:	add	r4, sp, #984	; 0x3d8
   1c65c:	movw	r3, #64952	; 0xfdb8
   1c660:	movt	r3, #65535	; 0xffff
   1c664:	movw	r1, #65136	; 0xfe70
   1c668:	movt	r1, #65535	; 0xffff
   1c66c:	ldrd	r2, [r3, r4]
   1c670:	strd	r2, [r4, r1]
   1c674:	b	1acec <fputs@plt+0x156d4>
   1c678:	ldr	r2, [pc, #-2612]	; 1bc4c <fputs@plt+0x16634>
   1c67c:	mov	r0, r6
   1c680:	mov	r1, #97	; 0x61
   1c684:	add	r2, pc, r2
   1c688:	bl	3f800 <fputs@plt+0x3a1e8>
   1c68c:	cmp	r0, #0
   1c690:	blt	1ae84 <fputs@plt+0x1586c>
   1c694:	ldr	sl, [pc, #-2636]	; 1bc50 <fputs@plt+0x16638>
   1c698:	add	r4, sp, #280	; 0x118
   1c69c:	ldr	r7, [pc, #-2640]	; 1bc54 <fputs@plt+0x1663c>
   1c6a0:	add	r5, sp, #284	; 0x11c
   1c6a4:	ldr	r8, [pc, #-2644]	; 1bc58 <fputs@plt+0x16640>
   1c6a8:	add	sl, pc, sl
   1c6ac:	ldr	fp, [pc, #-2648]	; 1bc5c <fputs@plt+0x16644>
   1c6b0:	add	r7, pc, r7
   1c6b4:	add	r8, pc, r8
   1c6b8:	add	fp, pc, fp
   1c6bc:	b	1c6ec <fputs@plt+0x170d4>
   1c6c0:	ldr	r3, [sp, #280]	; 0x118
   1c6c4:	mov	r0, #1
   1c6c8:	ldr	ip, [sp, #284]	; 0x11c
   1c6cc:	mov	r1, fp
   1c6d0:	cmp	r3, #0
   1c6d4:	mov	r2, r9
   1c6d8:	moveq	r3, r7
   1c6dc:	cmp	ip, #0
   1c6e0:	moveq	ip, r8
   1c6e4:	str	ip, [sp]
   1c6e8:	bl	4c94 <__printf_chk@plt>
   1c6ec:	mov	r0, r6
   1c6f0:	mov	r1, sl
   1c6f4:	mov	r2, r4
   1c6f8:	mov	r3, r5
   1c6fc:	bl	40924 <fputs@plt+0x3b30c>
   1c700:	cmp	r0, #0
   1c704:	bgt	1c6c0 <fputs@plt+0x170a8>
   1c708:	b	1b9d4 <fputs@plt+0x163bc>
   1c70c:	ldr	r1, [pc, #-2740]	; 1bc60 <fputs@plt+0x16648>
   1c710:	mov	r0, r6
   1c714:	add	r1, pc, r1
   1c718:	bl	557c <strcmp@plt>
   1c71c:	cmp	r0, #0
   1c720:	bne	1acec <fputs@plt+0x156d4>
   1c724:	ldr	r3, [sp, #300]	; 0x12c
   1c728:	adds	r3, r3, #0
   1c72c:	movne	r3, #1
   1c730:	strb	r3, [sp, #680]	; 0x2a8
   1c734:	b	1acec <fputs@plt+0x156d4>
   1c738:	ldr	r1, [pc, #-2780]	; 1bc64 <fputs@plt+0x1664c>
   1c73c:	add	r1, pc, r1
   1c740:	bl	557c <strcmp@plt>
   1c744:	cmp	r0, #0
   1c748:	beq	1cadc <fputs@plt+0x174c4>
   1c74c:	ldr	r1, [pc, #-2796]	; 1bc68 <fputs@plt+0x16650>
   1c750:	ldr	r0, [sp, #172]	; 0xac
   1c754:	add	r1, pc, r1
   1c758:	bl	557c <strcmp@plt>
   1c75c:	cmp	r0, #0
   1c760:	bne	1c410 <fputs@plt+0x16df8>
   1c764:	add	r0, sp, #488	; 0x1e8
   1c768:	ldr	r1, [sp, #176]	; 0xb0
   1c76c:	bl	16b44 <fputs@plt+0x1152c>
   1c770:	ldr	ip, [sp, #496]	; 0x1f0
   1c774:	cmp	ip, #0
   1c778:	beq	1c410 <fputs@plt+0x16df8>
   1c77c:	ldr	r3, [pc, #-2840]	; 1bc6c <fputs@plt+0x16654>
   1c780:	add	r3, pc, r3
   1c784:	add	r3, r3, #68	; 0x44
   1c788:	ldm	r3, {r0, r1, r2}
   1c78c:	add	r3, sp, #420	; 0x1a4
   1c790:	stm	r3, {r0, r1, r2}
   1c794:	mov	r0, r3
   1c798:	mov	r1, ip
   1c79c:	bl	745c0 <fputs@plt+0x6efa8>
   1c7a0:	cmp	r0, #0
   1c7a4:	ldr	r6, [sp, #520]	; 0x208
   1c7a8:	moveq	r4, #3
   1c7ac:	b	1c414 <fputs@plt+0x16dfc>
   1c7b0:	ldr	r2, [pc, #-2888]	; 1bc70 <fputs@plt+0x16658>
   1c7b4:	mov	r0, r6
   1c7b8:	mov	r1, #97	; 0x61
   1c7bc:	add	r2, pc, r2
   1c7c0:	bl	3f800 <fputs@plt+0x3a1e8>
   1c7c4:	cmp	r0, #0
   1c7c8:	blt	1ae84 <fputs@plt+0x1586c>
   1c7cc:	ldr	fp, [pc, #-2912]	; 1bc74 <fputs@plt+0x1665c>
   1c7d0:	movw	r7, #64936	; 0xfda8
   1c7d4:	ldr	r8, [pc, #-2916]	; 1bc78 <fputs@plt+0x16660>
   1c7d8:	movt	r7, #65535	; 0xffff
   1c7dc:	ldr	r4, [pc, #-2920]	; 1bc7c <fputs@plt+0x16664>
   1c7e0:	add	fp, pc, fp
   1c7e4:	add	r8, pc, r8
   1c7e8:	str	fp, [sp, #64]	; 0x40
   1c7ec:	add	r4, pc, r4
   1c7f0:	add	r5, sp, #384	; 0x180
   1c7f4:	str	r4, [sp, #76]	; 0x4c
   1c7f8:	add	r4, sp, #288	; 0x120
   1c7fc:	b	1c82c <fputs@plt+0x17214>
   1c800:	add	fp, sp, #984	; 0x3d8
   1c804:	ldr	ip, [sp, #288]	; 0x120
   1c808:	mov	r0, #1
   1c80c:	ldr	r1, [sp, #76]	; 0x4c
   1c810:	ldrd	sl, [fp, r7]
   1c814:	cmp	ip, #0
   1c818:	mov	r2, r9
   1c81c:	movne	r3, ip
   1c820:	moveq	r3, r8
   1c824:	strd	sl, [sp]
   1c828:	bl	4c94 <__printf_chk@plt>
   1c82c:	mov	r0, r6
   1c830:	ldr	r1, [sp, #64]	; 0x40
   1c834:	mov	r2, r4
   1c838:	mov	r3, r5
   1c83c:	bl	40924 <fputs@plt+0x3b30c>
   1c840:	cmp	r0, #0
   1c844:	bgt	1c800 <fputs@plt+0x171e8>
   1c848:	b	1b9d4 <fputs@plt+0x163bc>
   1c84c:	ldr	r2, [pc, #-3028]	; 1bc80 <fputs@plt+0x16668>
   1c850:	mov	r0, r4
   1c854:	mov	r1, #97	; 0x61
   1c858:	add	r2, pc, r2
   1c85c:	bl	3f800 <fputs@plt+0x3a1e8>
   1c860:	cmp	r0, #0
   1c864:	blt	1ae84 <fputs@plt+0x1586c>
   1c868:	ldr	r8, [pc, #-3052]	; 1bc84 <fputs@plt+0x1666c>
   1c86c:	add	r6, sp, #312	; 0x138
   1c870:	add	r7, sp, #316	; 0x13c
   1c874:	add	r5, sp, #704	; 0x2c0
   1c878:	add	r8, pc, r8
   1c87c:	b	1c8a8 <fputs@plt+0x17290>
   1c880:	mov	r0, r5
   1c884:	ldr	r1, [sp, #312]	; 0x138
   1c888:	bl	74ec0 <fputs@plt+0x6f8a8>
   1c88c:	cmp	r0, #0
   1c890:	blt	1ae88 <fputs@plt+0x15870>
   1c894:	mov	r0, r5
   1c898:	ldr	r1, [sp, #316]	; 0x13c
   1c89c:	bl	74ec0 <fputs@plt+0x6f8a8>
   1c8a0:	cmp	r0, #0
   1c8a4:	blt	1ae88 <fputs@plt+0x15870>
   1c8a8:	mov	r0, r4
   1c8ac:	mov	r1, r8
   1c8b0:	mov	r2, r6
   1c8b4:	mov	r3, r7
   1c8b8:	bl	40924 <fputs@plt+0x3b30c>
   1c8bc:	cmp	r0, #0
   1c8c0:	bgt	1c880 <fputs@plt+0x17268>
   1c8c4:	bne	1ae84 <fputs@plt+0x1586c>
   1c8c8:	mov	r0, r4
   1c8cc:	bl	3f228 <fputs@plt+0x39c10>
   1c8d0:	b	1ae7c <fputs@plt+0x15864>
   1c8d4:	cmp	r3, #0
   1c8d8:	beq	1cac0 <fputs@plt+0x174a8>
   1c8dc:	ldrb	r2, [r3]
   1c8e0:	cmp	r2, #0
   1c8e4:	beq	1cac0 <fputs@plt+0x174a8>
   1c8e8:	ldr	r2, [sp, #240]	; 0xf0
   1c8ec:	b	1b298 <fputs@plt+0x15c80>
   1c8f0:	mov	r0, r4
   1c8f4:	add	r1, sp, #536	; 0x218
   1c8f8:	bl	4201c <fputs@plt+0x3ca04>
   1c8fc:	b	1ae7c <fputs@plt+0x15864>
   1c900:	ldr	r1, [pc, #-3200]	; 1bc88 <fputs@plt+0x16670>
   1c904:	mov	r0, r6
   1c908:	add	r1, pc, r1
   1c90c:	bl	557c <strcmp@plt>
   1c910:	cmp	r0, #0
   1c914:	ldreq	r3, [sp, #304]	; 0x130
   1c918:	streq	r3, [sp, #696]	; 0x2b8
   1c91c:	b	1acec <fputs@plt+0x156d4>
   1c920:	ldr	r1, [pc, #-3228]	; 1bc8c <fputs@plt+0x16674>
   1c924:	mov	r0, r6
   1c928:	add	r1, pc, r1
   1c92c:	bl	557c <strcmp@plt>
   1c930:	cmp	r0, #0
   1c934:	bne	1cb74 <fputs@plt+0x1755c>
   1c938:	add	r5, sp, #984	; 0x3d8
   1c93c:	movw	r3, #64952	; 0xfdb8
   1c940:	movt	r3, #65535	; 0xffff
   1c944:	movw	r1, #65104	; 0xfe50
   1c948:	movt	r1, #65535	; 0xffff
   1c94c:	ldrd	r2, [r3, r5]
   1c950:	strd	r2, [r5, r1]
   1c954:	b	1acec <fputs@plt+0x156d4>
   1c958:	bl	4d74c <fputs@plt+0x48134>
   1c95c:	mov	r4, r0
   1c960:	b	1c5cc <fputs@plt+0x16fb4>
   1c964:	bl	4d74c <fputs@plt+0x48134>
   1c968:	mov	r4, r0
   1c96c:	mov	r5, #0
   1c970:	b	1c5cc <fputs@plt+0x16fb4>
   1c974:	ldr	r1, [pc, #-3308]	; 1bc90 <fputs@plt+0x16678>
   1c978:	mov	r2, r9
   1c97c:	mov	r0, #1
   1c980:	add	r1, pc, r1
   1c984:	bl	4c94 <__printf_chk@plt>
   1c988:	b	1acec <fputs@plt+0x156d4>
   1c98c:	ldr	r2, [pc, #-3328]	; 1bc94 <fputs@plt+0x1667c>
   1c990:	mov	r0, r4
   1c994:	mov	r1, #97	; 0x61
   1c998:	add	r2, pc, r2
   1c99c:	bl	3f800 <fputs@plt+0x3a1e8>
   1c9a0:	cmp	r0, #0
   1c9a4:	blt	1ae84 <fputs@plt+0x1586c>
   1c9a8:	ldr	fp, [pc, #-3352]	; 1bc98 <fputs@plt+0x16680>
   1c9ac:	add	sl, sp, #320	; 0x140
   1c9b0:	ldr	r6, [pc, #-3356]	; 1bc9c <fputs@plt+0x16684>
   1c9b4:	add	r8, sp, #328	; 0x148
   1c9b8:	add	fp, pc, fp
   1c9bc:	str	fp, [sp, #64]	; 0x40
   1c9c0:	ldr	fp, [pc, #-3368]	; 1bca0 <fputs@plt+0x16688>
   1c9c4:	add	r7, sp, #332	; 0x14c
   1c9c8:	add	r9, sp, #324	; 0x144
   1c9cc:	add	r5, sp, #336	; 0x150
   1c9d0:	add	fp, pc, fp
   1c9d4:	str	fp, [sp, #76]	; 0x4c
   1c9d8:	ldr	fp, [pc, #-3388]	; 1bca4 <fputs@plt+0x1668c>
   1c9dc:	add	r6, pc, r6
   1c9e0:	add	fp, pc, fp
   1c9e4:	str	r7, [sp]
   1c9e8:	mov	r0, r4
   1c9ec:	str	r9, [sp, #4]
   1c9f0:	mov	r1, r6
   1c9f4:	str	r5, [sp, #8]
   1c9f8:	mov	r2, sl
   1c9fc:	mov	r3, r8
   1ca00:	bl	40924 <fputs@plt+0x3b30c>
   1ca04:	cmp	r0, #0
   1ca08:	ble	1c8c4 <fputs@plt+0x172ac>
   1ca0c:	bl	77b7c <fputs@plt+0x72564>
   1ca10:	cmp	r0, #6
   1ca14:	bgt	1ca6c <fputs@plt+0x17454>
   1ca18:	ldr	r3, [sp, #336]	; 0x150
   1ca1c:	cmp	r3, #0
   1ca20:	bge	1c9e4 <fputs@plt+0x173cc>
   1ca24:	ldr	r3, [sp, #328]	; 0x148
   1ca28:	cmp	r3, #0
   1ca2c:	beq	1ca3c <fputs@plt+0x17424>
   1ca30:	ldr	r2, [sp, #660]	; 0x294
   1ca34:	cmp	r2, #0
   1ca38:	bne	1c9e4 <fputs@plt+0x173cc>
   1ca3c:	adds	r3, r3, #0
   1ca40:	ldr	r1, [sp, #320]	; 0x140
   1ca44:	ldr	r2, [sp, #324]	; 0x144
   1ca48:	movne	r3, #1
   1ca4c:	strb	r3, [sp, #657]	; 0x291
   1ca50:	ldr	r3, [sp, #332]	; 0x14c
   1ca54:	str	r1, [sp, #660]	; 0x294
   1ca58:	adds	r3, r3, #0
   1ca5c:	str	r2, [sp, #664]	; 0x298
   1ca60:	movne	r3, #1
   1ca64:	strb	r3, [sp, #658]	; 0x292
   1ca68:	b	1c9e4 <fputs@plt+0x173cc>
   1ca6c:	ldr	ip, [sp, #320]	; 0x140
   1ca70:	mov	r0, #7
   1ca74:	ldr	lr, [sp, #328]	; 0x148
   1ca78:	mov	r1, #0
   1ca7c:	ldr	r3, [sp, #76]	; 0x4c
   1ca80:	ldr	r2, [sp, #332]	; 0x14c
   1ca84:	str	lr, [sp, #12]
   1ca88:	stm	sp, {r3, fp, ip}
   1ca8c:	movw	r3, #3844	; 0xf04
   1ca90:	ldr	ip, [sp, #336]	; 0x150
   1ca94:	ldr	lr, [sp, #324]	; 0x144
   1ca98:	str	r2, [sp, #16]
   1ca9c:	str	ip, [sp, #24]
   1caa0:	ldr	r2, [sp, #64]	; 0x40
   1caa4:	str	lr, [sp, #20]
   1caa8:	bl	76de4 <fputs@plt+0x717cc>
   1caac:	b	1ca18 <fputs@plt+0x17400>
   1cab0:	mov	r0, #126	; 0x7e
   1cab4:	ldr	r1, [r5]
   1cab8:	bl	52b8 <fputc@plt>
   1cabc:	b	1afd4 <fputs@plt+0x159bc>
   1cac0:	ldr	r2, [sp, #240]	; 0xf0
   1cac4:	cmp	r2, #0
   1cac8:	beq	1acec <fputs@plt+0x156d4>
   1cacc:	ldrb	r1, [r2]
   1cad0:	cmp	r1, #0
   1cad4:	beq	1acec <fputs@plt+0x156d4>
   1cad8:	b	1b290 <fputs@plt+0x15c78>
   1cadc:	ldr	r6, [sp, #520]	; 0x208
   1cae0:	cmp	r6, #0
   1cae4:	beq	1c3cc <fputs@plt+0x16db4>
   1cae8:	ldr	r7, [pc, #-3656]	; 1bca8 <fputs@plt+0x16690>
   1caec:	ldr	r8, [pc, #-3656]	; 1bcac <fputs@plt+0x16694>
   1caf0:	ldr	r9, [pc, #-3656]	; 1bcb0 <fputs@plt+0x16698>
   1caf4:	add	r7, pc, r7
   1caf8:	ldr	sl, [pc, #-3660]	; 1bcb4 <fputs@plt+0x1669c>
   1cafc:	add	r8, pc, r8
   1cb00:	add	r9, pc, r9
   1cb04:	add	sl, pc, sl
   1cb08:	b	1cb18 <fputs@plt+0x17500>
   1cb0c:	bl	78b14 <fputs@plt+0x734fc>
   1cb10:	cmp	r6, #0
   1cb14:	beq	1c410 <fputs@plt+0x16df8>
   1cb18:	ldr	r5, [r6], #4
   1cb1c:	cmp	r5, #0
   1cb20:	beq	1c410 <fputs@plt+0x16df8>
   1cb24:	mov	r1, r7
   1cb28:	mov	r0, r5
   1cb2c:	mov	r2, #4
   1cb30:	bl	5468 <strncmp@plt>
   1cb34:	subs	r1, r0, #0
   1cb38:	bne	1cb44 <fputs@plt+0x1752c>
   1cb3c:	adds	r0, r5, #4
   1cb40:	bne	1cb0c <fputs@plt+0x174f4>
   1cb44:	bl	77b7c <fputs@plt+0x72564>
   1cb48:	cmp	r0, #5
   1cb4c:	ble	1cb10 <fputs@plt+0x174f8>
   1cb50:	str	r9, [sp]
   1cb54:	mov	r0, #6
   1cb58:	str	sl, [sp, #4]
   1cb5c:	mov	r1, #0
   1cb60:	str	r5, [sp, #8]
   1cb64:	mov	r2, r8
   1cb68:	movw	r3, #3596	; 0xe0c
   1cb6c:	bl	76de4 <fputs@plt+0x717cc>
   1cb70:	b	1cb10 <fputs@plt+0x174f8>
   1cb74:	ldr	r1, [pc, #-3780]	; 1bcb8 <fputs@plt+0x166a0>
   1cb78:	mov	r0, r6
   1cb7c:	add	r1, pc, r1
   1cb80:	bl	557c <strcmp@plt>
   1cb84:	cmp	r0, #0
   1cb88:	bne	1cbc4 <fputs@plt+0x175ac>
   1cb8c:	add	sl, sp, #984	; 0x3d8
   1cb90:	movw	r3, #64952	; 0xfdb8
   1cb94:	movt	r3, #65535	; 0xffff
   1cb98:	movw	r1, #65112	; 0xfe58
   1cb9c:	movt	r1, #65535	; 0xffff
   1cba0:	ldrd	r2, [r3, sl]
   1cba4:	strd	r2, [sl, r1]
   1cba8:	b	1acec <fputs@plt+0x156d4>
   1cbac:	ldr	r3, [pc, #-3832]	; 1bcbc <fputs@plt+0x166a4>
   1cbb0:	add	r3, pc, r3
   1cbb4:	b	1b298 <fputs@plt+0x15c80>
   1cbb8:	ldr	r2, [pc, #-3840]	; 1bcc0 <fputs@plt+0x166a8>
   1cbbc:	add	r2, pc, r2
   1cbc0:	b	1b2a0 <fputs@plt+0x15c88>
   1cbc4:	ldr	r1, [pc, #-3848]	; 1bcc4 <fputs@plt+0x166ac>
   1cbc8:	mov	r0, r6
   1cbcc:	add	r1, pc, r1
   1cbd0:	bl	557c <strcmp@plt>
   1cbd4:	cmp	r0, #0
   1cbd8:	bne	1cc18 <fputs@plt+0x17600>
   1cbdc:	add	fp, sp, #984	; 0x3d8
   1cbe0:	movw	r3, #64952	; 0xfdb8
   1cbe4:	movt	r3, #65535	; 0xffff
   1cbe8:	movw	r1, #65128	; 0xfe68
   1cbec:	movt	r1, #65535	; 0xffff
   1cbf0:	ldrd	r2, [r3, fp]
   1cbf4:	strd	r2, [fp, r1]
   1cbf8:	b	1acec <fputs@plt+0x156d4>
   1cbfc:	ldr	r0, [pc, #-3900]	; 1bcc8 <fputs@plt+0x166b0>
   1cc00:	movw	r1, #3772	; 0xebc
   1cc04:	ldr	r2, [pc, #-3904]	; 1bccc <fputs@plt+0x166b4>
   1cc08:	add	r0, pc, r0
   1cc0c:	add	r2, pc, r2
   1cc10:	bl	76f1c <fputs@plt+0x71904>
   1cc14:	b	1c95c <fputs@plt+0x17344>
   1cc18:	ldr	r1, [pc, #-3920]	; 1bcd0 <fputs@plt+0x166b8>
   1cc1c:	mov	r0, r6
   1cc20:	add	r1, pc, r1
   1cc24:	bl	557c <strcmp@plt>
   1cc28:	cmp	r0, #0
   1cc2c:	bne	1cd58 <fputs@plt+0x17740>
   1cc30:	add	ip, sp, #984	; 0x3d8
   1cc34:	movw	r3, #64952	; 0xfdb8
   1cc38:	movt	r3, #65535	; 0xffff
   1cc3c:	movw	r1, #65200	; 0xfeb0
   1cc40:	movt	r1, #65535	; 0xffff
   1cc44:	ldrd	r2, [r3, ip]
   1cc48:	strd	r2, [ip, r1]
   1cc4c:	b	1acec <fputs@plt+0x156d4>
   1cc50:	bl	524c <__stack_chk_fail@plt>
   1cc54:	ldr	r0, [pc, #-3976]	; 1bcd4 <fputs@plt+0x166bc>
   1cc58:	movw	r2, #4244	; 0x1094
   1cc5c:	ldr	r1, [pc, #-3980]	; 1bcd8 <fputs@plt+0x166c0>
   1cc60:	add	r5, sp, #408	; 0x198
   1cc64:	ldr	r3, [pc, #-3984]	; 1bcdc <fputs@plt+0x166c4>
   1cc68:	add	r0, pc, r0
   1cc6c:	add	r1, pc, r1
   1cc70:	str	r5, [sp, #68]	; 0x44
   1cc74:	add	r3, pc, r3
   1cc78:	bl	76bb0 <fputs@plt+0x71598>
   1cc7c:	mov	r4, r0
   1cc80:	ldr	r0, [sp, #216]	; 0xd8
   1cc84:	cmp	r0, #0
   1cc88:	beq	1cc90 <fputs@plt+0x17678>
   1cc8c:	bl	728a0 <fputs@plt+0x6d288>
   1cc90:	ldr	r0, [sp, #68]	; 0x44
   1cc94:	bl	30414 <fputs@plt+0x2adfc>
   1cc98:	ldr	r0, [sp, #212]	; 0xd4
   1cc9c:	cmp	r0, #0
   1cca0:	beq	1cca8 <fputs@plt+0x17690>
   1cca4:	bl	3a9b0 <fputs@plt+0x35398>
   1cca8:	mov	r0, r4
   1ccac:	bl	54f8 <_Unwind_Resume@plt>
   1ccb0:	ldr	r0, [pc, #-4056]	; 1bce0 <fputs@plt+0x166c8>
   1ccb4:	movw	r2, #4243	; 0x1093
   1ccb8:	ldr	r1, [pc, #-4060]	; 1bce4 <fputs@plt+0x166cc>
   1ccbc:	add	r4, sp, #408	; 0x198
   1ccc0:	ldr	r3, [pc, #-4064]	; 1bce8 <fputs@plt+0x166d0>
   1ccc4:	add	r0, pc, r0
   1ccc8:	add	r1, pc, r1
   1cccc:	str	r4, [sp, #68]	; 0x44
   1ccd0:	add	r3, pc, r3
   1ccd4:	bl	76bb0 <fputs@plt+0x71598>
   1ccd8:	ldr	r0, [pc, #-4084]	; 1bcec <fputs@plt+0x166d4>
   1ccdc:	movw	r2, #3602	; 0xe12
   1cce0:	ldr	r1, [pc, #776]	; 1cff0 <fputs@plt+0x179d8>
   1cce4:	ldr	r3, [pc, #776]	; 1cff4 <fputs@plt+0x179dc>
   1cce8:	add	r0, pc, r0
   1ccec:	add	r1, pc, r1
   1ccf0:	add	r3, pc, r3
   1ccf4:	bl	76bb0 <fputs@plt+0x71598>
   1ccf8:	ldr	r0, [pc, #760]	; 1cff8 <fputs@plt+0x179e0>
   1ccfc:	movw	r2, #3603	; 0xe13
   1cd00:	ldr	r1, [pc, #756]	; 1cffc <fputs@plt+0x179e4>
   1cd04:	ldr	r3, [pc, #756]	; 1d000 <fputs@plt+0x179e8>
   1cd08:	add	r0, pc, r0
   1cd0c:	add	r1, pc, r1
   1cd10:	add	r3, pc, r3
   1cd14:	bl	76bb0 <fputs@plt+0x71598>
   1cd18:	ldr	r0, [pc, #740]	; 1d004 <fputs@plt+0x179ec>
   1cd1c:	movw	r2, #3922	; 0xf52
   1cd20:	ldr	r1, [pc, #736]	; 1d008 <fputs@plt+0x179f0>
   1cd24:	ldr	r3, [pc, #736]	; 1d00c <fputs@plt+0x179f4>
   1cd28:	add	r0, pc, r0
   1cd2c:	add	r1, pc, r1
   1cd30:	add	r3, pc, r3
   1cd34:	bl	76bb0 <fputs@plt+0x71598>
   1cd38:	ldr	r0, [pc, #720]	; 1d010 <fputs@plt+0x179f8>
   1cd3c:	movw	r2, #3923	; 0xf53
   1cd40:	ldr	r1, [pc, #716]	; 1d014 <fputs@plt+0x179fc>
   1cd44:	ldr	r3, [pc, #716]	; 1d018 <fputs@plt+0x17a00>
   1cd48:	add	r0, pc, r0
   1cd4c:	add	r1, pc, r1
   1cd50:	add	r3, pc, r3
   1cd54:	bl	76bb0 <fputs@plt+0x71598>
   1cd58:	mov	r0, r6
   1cd5c:	ldr	r1, [sp, #180]	; 0xb4
   1cd60:	bl	557c <strcmp@plt>
   1cd64:	cmp	r0, #0
   1cd68:	bne	1ce9c <fputs@plt+0x17884>
   1cd6c:	add	lr, sp, #984	; 0x3d8
   1cd70:	movw	r3, #64952	; 0xfdb8
   1cd74:	movt	r3, #65535	; 0xffff
   1cd78:	movw	r1, #65224	; 0xfec8
   1cd7c:	movt	r1, #65535	; 0xffff
   1cd80:	ldrd	r2, [r3, lr]
   1cd84:	strd	r2, [lr, r1]
   1cd88:	b	1acec <fputs@plt+0x156d4>
   1cd8c:	mov	r0, r6
   1cd90:	ldr	r1, [sp, #200]	; 0xc8
   1cd94:	bl	557c <strcmp@plt>
   1cd98:	cmp	r0, #0
   1cd9c:	beq	1c214 <fputs@plt+0x16bfc>
   1cda0:	ldr	r1, [pc, #628]	; 1d01c <fputs@plt+0x17a04>
   1cda4:	mov	r0, r6
   1cda8:	add	r1, pc, r1
   1cdac:	bl	557c <strcmp@plt>
   1cdb0:	cmp	r0, #0
   1cdb4:	streq	r4, [sp, #604]	; 0x25c
   1cdb8:	beq	1acec <fputs@plt+0x156d4>
   1cdbc:	ldr	r1, [pc, #604]	; 1d020 <fputs@plt+0x17a08>
   1cdc0:	mov	r0, r6
   1cdc4:	add	r1, pc, r1
   1cdc8:	bl	557c <strcmp@plt>
   1cdcc:	cmp	r0, #0
   1cdd0:	streq	r4, [sp, #608]	; 0x260
   1cdd4:	beq	1acec <fputs@plt+0x156d4>
   1cdd8:	ldr	r1, [pc, #580]	; 1d024 <fputs@plt+0x17a0c>
   1cddc:	mov	r0, r6
   1cde0:	add	r1, pc, r1
   1cde4:	bl	557c <strcmp@plt>
   1cde8:	cmp	r0, #0
   1cdec:	streq	r4, [sp, #708]	; 0x2c4
   1cdf0:	beq	1acec <fputs@plt+0x156d4>
   1cdf4:	ldr	r1, [pc, #556]	; 1d028 <fputs@plt+0x17a10>
   1cdf8:	mov	r0, r6
   1cdfc:	add	r1, pc, r1
   1ce00:	bl	557c <strcmp@plt>
   1ce04:	cmp	r0, #0
   1ce08:	streq	r4, [sp, #712]	; 0x2c8
   1ce0c:	beq	1acec <fputs@plt+0x156d4>
   1ce10:	ldr	r1, [pc, #532]	; 1d02c <fputs@plt+0x17a14>
   1ce14:	mov	r0, r6
   1ce18:	add	r1, pc, r1
   1ce1c:	bl	557c <strcmp@plt>
   1ce20:	cmp	r0, #0
   1ce24:	streq	r4, [sp, #716]	; 0x2cc
   1ce28:	beq	1acec <fputs@plt+0x156d4>
   1ce2c:	ldr	r1, [pc, #508]	; 1d030 <fputs@plt+0x17a18>
   1ce30:	mov	r0, r6
   1ce34:	add	r1, pc, r1
   1ce38:	bl	557c <strcmp@plt>
   1ce3c:	cmp	r0, #0
   1ce40:	streq	r4, [sp, #516]	; 0x204
   1ce44:	beq	1acec <fputs@plt+0x156d4>
   1ce48:	ldr	r1, [pc, #484]	; 1d034 <fputs@plt+0x17a1c>
   1ce4c:	mov	r0, r6
   1ce50:	add	r1, pc, r1
   1ce54:	bl	557c <strcmp@plt>
   1ce58:	cmp	r0, #0
   1ce5c:	streq	r4, [sp, #504]	; 0x1f8
   1ce60:	beq	1acec <fputs@plt+0x156d4>
   1ce64:	ldr	r1, [pc, #460]	; 1d038 <fputs@plt+0x17a20>
   1ce68:	mov	r0, r6
   1ce6c:	add	r1, pc, r1
   1ce70:	bl	557c <strcmp@plt>
   1ce74:	cmp	r0, #0
   1ce78:	streq	r4, [sp, #508]	; 0x1fc
   1ce7c:	beq	1acec <fputs@plt+0x156d4>
   1ce80:	ldr	r1, [pc, #436]	; 1d03c <fputs@plt+0x17a24>
   1ce84:	mov	r0, r6
   1ce88:	add	r1, pc, r1
   1ce8c:	bl	557c <strcmp@plt>
   1ce90:	cmp	r0, #0
   1ce94:	streq	r4, [sp, #544]	; 0x220
   1ce98:	b	1acec <fputs@plt+0x156d4>
   1ce9c:	mov	r0, r6
   1cea0:	ldr	r1, [sp, #184]	; 0xb8
   1cea4:	bl	557c <strcmp@plt>
   1cea8:	cmp	r0, #0
   1ceac:	bne	1ced0 <fputs@plt+0x178b8>
   1ceb0:	add	r0, sp, #984	; 0x3d8
   1ceb4:	movw	r3, #64952	; 0xfdb8
   1ceb8:	movt	r3, #65535	; 0xffff
   1cebc:	movw	r1, #65272	; 0xfef8
   1cec0:	movt	r1, #65535	; 0xffff
   1cec4:	ldrd	r2, [r3, r0]
   1cec8:	strd	r2, [r0, r1]
   1cecc:	b	1acec <fputs@plt+0x156d4>
   1ced0:	mov	r0, r6
   1ced4:	ldr	r1, [sp, #188]	; 0xbc
   1ced8:	bl	557c <strcmp@plt>
   1cedc:	cmp	r0, #0
   1cee0:	bne	1cf24 <fputs@plt+0x1790c>
   1cee4:	add	r4, sp, #984	; 0x3d8
   1cee8:	movw	r3, #64952	; 0xfdb8
   1ceec:	movt	r3, #65535	; 0xffff
   1cef0:	mvn	r1, #255	; 0xff
   1cef4:	ldrd	r2, [r3, r4]
   1cef8:	strd	r2, [r4, r1]
   1cefc:	b	1acec <fputs@plt+0x156d4>
   1cf00:	mov	r4, r0
   1cf04:	b	1cc90 <fputs@plt+0x17678>
   1cf08:	ldr	r3, [sp, #244]	; 0xf4
   1cf0c:	mov	r4, r0
   1cf10:	cmp	r3, #0
   1cf14:	beq	1cc80 <fputs@plt+0x17668>
   1cf18:	mov	r0, r3
   1cf1c:	bl	74690 <fputs@plt+0x6f078>
   1cf20:	b	1cc80 <fputs@plt+0x17668>
   1cf24:	mov	r0, r6
   1cf28:	ldr	r1, [sp, #192]	; 0xc0
   1cf2c:	bl	557c <strcmp@plt>
   1cf30:	cmp	r0, #0
   1cf34:	bne	1cfbc <fputs@plt+0x179a4>
   1cf38:	movw	r3, #64952	; 0xfdb8
   1cf3c:	add	r5, sp, #984	; 0x3d8
   1cf40:	movt	r3, #65535	; 0xffff
   1cf44:	add	sl, sp, #512	; 0x200
   1cf48:	ldrd	r2, [r3, r5]
   1cf4c:	strd	r2, [sl, #224]	; 0xe0
   1cf50:	b	1acec <fputs@plt+0x156d4>
   1cf54:	mov	r4, r0
   1cf58:	mov	r0, r5
   1cf5c:	bl	4e5c <free@plt>
   1cf60:	b	1cc80 <fputs@plt+0x17668>
   1cf64:	mov	r4, r0
   1cf68:	mov	r5, #0
   1cf6c:	b	1cf58 <fputs@plt+0x17940>
   1cf70:	ldr	r0, [pc, #200]	; 1d040 <fputs@plt+0x17a28>
   1cf74:	movw	r2, #4365	; 0x110d
   1cf78:	ldr	r1, [pc, #196]	; 1d044 <fputs@plt+0x17a2c>
   1cf7c:	ldr	r3, [pc, #196]	; 1d048 <fputs@plt+0x17a30>
   1cf80:	add	r0, pc, r0
   1cf84:	add	r1, pc, r1
   1cf88:	add	r3, pc, r3
   1cf8c:	bl	76bb0 <fputs@plt+0x71598>
   1cf90:	ldr	r1, [sp, #204]	; 0xcc
   1cf94:	b	1b808 <fputs@plt+0x161f0>
   1cf98:	mov	r3, r0
   1cf9c:	mov	r0, r4
   1cfa0:	mov	r4, r3
   1cfa4:	bl	4e5c <free@plt>
   1cfa8:	b	1cc80 <fputs@plt+0x17668>
   1cfac:	mov	r4, r0
   1cfb0:	b	1cc98 <fputs@plt+0x17680>
   1cfb4:	b	1cf98 <fputs@plt+0x17980>
   1cfb8:	b	1cf64 <fputs@plt+0x1794c>
   1cfbc:	ldr	r1, [pc, #136]	; 1d04c <fputs@plt+0x17a34>
   1cfc0:	mov	r0, r6
   1cfc4:	add	r1, pc, r1
   1cfc8:	bl	557c <strcmp@plt>
   1cfcc:	cmp	r0, #0
   1cfd0:	bne	1acec <fputs@plt+0x156d4>
   1cfd4:	movw	r3, #64952	; 0xfdb8
   1cfd8:	add	fp, sp, #984	; 0x3d8
   1cfdc:	movt	r3, #65535	; 0xffff
   1cfe0:	add	ip, sp, #512	; 0x200
   1cfe4:	ldrd	r2, [r3, fp]
   1cfe8:	strd	r2, [ip, #232]	; 0xe8
   1cfec:	b	1acec <fputs@plt+0x156d4>
   1cff0:	muleq	r6, r0, fp
   1cff4:	andeq	r9, r6, r4, asr #17
   1cff8:	andeq	r5, r6, r8, lsl #2
   1cffc:	andeq	r3, r6, r0, ror fp
   1d000:	andeq	r9, r6, r4, lsr #17
   1d004:	strdeq	sl, [r6], -ip
   1d008:	andeq	r3, r6, r0, asr fp
   1d00c:	andeq	r3, r6, ip, ror #21
   1d010:	andeq	r5, r6, r8, asr #1
   1d014:	andeq	r3, r6, r0, lsr fp
   1d018:	andeq	r3, r6, ip, asr #21
   1d01c:	andeq	r6, r6, ip, lsr #9
   1d020:	muleq	r6, ip, r4
   1d024:	andeq	r6, r6, r8, lsl #9
   1d028:	andeq	r6, r6, r8, ror r4
   1d02c:	andeq	r6, r6, r4, ror #8
   1d030:	andeq	r6, r6, r0, asr r4
   1d034:	andeq	r6, r6, r0, asr #8
   1d038:	andeq	r6, r6, r4, lsr r4
   1d03c:	andeq	r6, r6, r8, lsr #8
   1d040:	andeq	r6, r6, r0, ror #10
   1d044:	strdeq	r3, [r6], -r8
   1d048:			; <UNDEFINED> instruction: 0x000697bc
   1d04c:	andeq	r6, r6, r8, ror r4
   1d050:	ldr	r2, [pc, #3032]	; 1dc30 <fputs@plt+0x18618>
   1d054:	mov	r3, #0
   1d058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d05c:	subs	fp, r0, #0
   1d060:	ldr	r0, [pc, #3020]	; 1dc34 <fputs@plt+0x1861c>
   1d064:	add	r2, pc, r2
   1d068:	sub	sp, sp, #452	; 0x1c4
   1d06c:	mov	r7, r1
   1d070:	ldr	r0, [r2, r0]
   1d074:	strb	r3, [sp, #70]	; 0x46
   1d078:	strb	r3, [sp, #71]	; 0x47
   1d07c:	ldr	r3, [r0]
   1d080:	str	r0, [sp, #56]	; 0x38
   1d084:	str	r3, [sp, #444]	; 0x1bc
   1d088:	beq	1dba4 <fputs@plt+0x1858c>
   1d08c:	cmp	r1, #0
   1d090:	beq	1dbf8 <fputs@plt+0x185e0>
   1d094:	ldr	r4, [r1]
   1d098:	ldr	r1, [pc, #2968]	; 1dc38 <fputs@plt+0x18620>
   1d09c:	mov	r0, r4
   1d0a0:	add	r1, pc, r1
   1d0a4:	bl	557c <strcmp@plt>
   1d0a8:	ldr	r1, [pc, #2956]	; 1dc3c <fputs@plt+0x18624>
   1d0ac:	add	r1, pc, r1
   1d0b0:	rsbs	r5, r0, #1
   1d0b4:	mov	r0, r4
   1d0b8:	movcc	r5, #0
   1d0bc:	bl	557c <strcmp@plt>
   1d0c0:	rsbs	r4, r0, #1
   1d0c4:	movcc	r4, #0
   1d0c8:	cmp	r5, #0
   1d0cc:	beq	1d0e4 <fputs@plt+0x17acc>
   1d0d0:	ldr	r3, [pc, #2920]	; 1dc40 <fputs@plt+0x18628>
   1d0d4:	add	r3, pc, r3
   1d0d8:	ldrb	r0, [r3]
   1d0dc:	cmp	r0, #0
   1d0e0:	beq	1d720 <fputs@plt+0x18108>
   1d0e4:	cmp	r4, #0
   1d0e8:	bne	1d6f8 <fputs@plt+0x180e0>
   1d0ec:	cmp	r5, #0
   1d0f0:	beq	1d104 <fputs@plt+0x17aec>
   1d0f4:	mov	r0, r7
   1d0f8:	bl	747a8 <fputs@plt+0x6f190>
   1d0fc:	cmp	r0, #1
   1d100:	bls	1d7fc <fputs@plt+0x181e4>
   1d104:	cmp	r4, #0
   1d108:	bne	1d4c4 <fputs@plt+0x17eac>
   1d10c:	adds	r3, r7, #4
   1d110:	mov	r4, #0
   1d114:	str	r4, [sp, #72]	; 0x48
   1d118:	beq	1dac0 <fputs@plt+0x184a8>
   1d11c:	ldr	r0, [r7, #4]
   1d120:	cmp	r0, r4
   1d124:	beq	1dacc <fputs@plt+0x184b4>
   1d128:	ldr	r1, [pc, #2836]	; 1dc44 <fputs@plt+0x1862c>
   1d12c:	add	r6, r7, #8
   1d130:	ldr	r2, [pc, #2832]	; 1dc48 <fputs@plt+0x18630>
   1d134:	add	sl, sp, #84	; 0x54
   1d138:	add	r1, pc, r1
   1d13c:	ldr	r3, [pc, #2824]	; 1dc4c <fputs@plt+0x18634>
   1d140:	add	r2, pc, r2
   1d144:	str	r1, [sp, #32]
   1d148:	str	r2, [sp, #36]	; 0x24
   1d14c:	add	r3, pc, r3
   1d150:	ldr	ip, [pc, #2808]	; 1dc50 <fputs@plt+0x18638>
   1d154:	ldr	r1, [pc, #2808]	; 1dc54 <fputs@plt+0x1863c>
   1d158:	ldr	r2, [pc, #2808]	; 1dc58 <fputs@plt+0x18640>
   1d15c:	add	ip, pc, ip
   1d160:	add	r1, pc, r1
   1d164:	str	r3, [sp, #40]	; 0x28
   1d168:	add	r2, pc, r2
   1d16c:	str	ip, [sp, #44]	; 0x2c
   1d170:	str	r1, [sp, #48]	; 0x30
   1d174:	str	r2, [sp, #52]	; 0x34
   1d178:	b	1d208 <fputs@plt+0x17bf0>
   1d17c:	ldr	r2, [pc, #2776]	; 1dc5c <fputs@plt+0x18644>
   1d180:	add	r0, sp, #76	; 0x4c
   1d184:	mov	r1, #1
   1d188:	ldr	r3, [sp, #84]	; 0x54
   1d18c:	add	r2, pc, r2
   1d190:	bl	4ebc <__asprintf_chk@plt>
   1d194:	cmp	r0, #0
   1d198:	blt	1d798 <fputs@plt+0x18180>
   1d19c:	ldr	r0, [r7]
   1d1a0:	add	r1, sp, #71	; 0x47
   1d1a4:	add	ip, sp, #70	; 0x46
   1d1a8:	str	r1, [sp, #8]
   1d1ac:	ldr	r2, [sp, #76]	; 0x4c
   1d1b0:	mov	r1, fp
   1d1b4:	ldr	r3, [sp, #80]	; 0x50
   1d1b8:	stm	sp, {r5, ip}
   1d1bc:	bl	1aa28 <fputs@plt+0x15410>
   1d1c0:	subs	r3, r0, #0
   1d1c4:	blt	1d774 <fputs@plt+0x1815c>
   1d1c8:	movle	r2, #0
   1d1cc:	movgt	r2, #1
   1d1d0:	cmp	r4, #0
   1d1d4:	movne	r2, #0
   1d1d8:	andeq	r2, r2, #1
   1d1dc:	cmp	r2, #0
   1d1e0:	ldr	r0, [sp, #80]	; 0x50
   1d1e4:	movne	r4, r3
   1d1e8:	bl	4e5c <free@plt>
   1d1ec:	ldr	r0, [sp, #76]	; 0x4c
   1d1f0:	bl	4e5c <free@plt>
   1d1f4:	cmp	r6, #0
   1d1f8:	beq	1d33c <fputs@plt+0x17d24>
   1d1fc:	ldr	r0, [r6], #4
   1d200:	cmp	r0, #0
   1d204:	beq	1d33c <fputs@plt+0x17d24>
   1d208:	mov	r1, sl
   1d20c:	mov	r3, #0
   1d210:	str	r3, [sp, #76]	; 0x4c
   1d214:	str	r3, [sp, #80]	; 0x50
   1d218:	bl	66254 <fputs@plt+0x60c3c>
   1d21c:	cmp	r0, #0
   1d220:	blt	1d308 <fputs@plt+0x17cf0>
   1d224:	cmp	r5, #0
   1d228:	bne	1d17c <fputs@plt+0x17b64>
   1d22c:	ldr	r3, [sp, #84]	; 0x54
   1d230:	add	r9, sp, #112	; 0x70
   1d234:	ldr	r0, [sp, #48]	; 0x30
   1d238:	ldr	ip, [sp, #44]	; 0x2c
   1d23c:	str	r3, [sp, #24]
   1d240:	str	r0, [sp, #12]
   1d244:	mov	r0, fp
   1d248:	str	r3, [sp, #16]
   1d24c:	add	r3, sp, #88	; 0x58
   1d250:	str	ip, [sp]
   1d254:	str	r3, [sp, #8]
   1d258:	ldr	r1, [sp, #32]
   1d25c:	str	r9, [sp, #4]
   1d260:	ldr	r2, [sp, #36]	; 0x24
   1d264:	ldr	r3, [sp, #40]	; 0x28
   1d268:	str	r5, [sp, #112]	; 0x70
   1d26c:	str	r5, [sp, #116]	; 0x74
   1d270:	str	r5, [sp, #120]	; 0x78
   1d274:	str	r5, [sp, #88]	; 0x58
   1d278:	bl	4a534 <fputs@plt+0x44f1c>
   1d27c:	subs	r8, r0, #0
   1d280:	blt	1d460 <fputs@plt+0x17e48>
   1d284:	ldr	r0, [sp, #88]	; 0x58
   1d288:	add	r2, sp, #92	; 0x5c
   1d28c:	ldr	r1, [sp, #52]	; 0x34
   1d290:	bl	40924 <fputs@plt+0x3b30c>
   1d294:	cmp	r0, #0
   1d298:	blt	1d4b8 <fputs@plt+0x17ea0>
   1d29c:	ldr	r0, [sp, #92]	; 0x5c
   1d2a0:	bl	54ec <__strdup@plt>
   1d2a4:	cmp	r0, #0
   1d2a8:	str	r0, [sp, #92]	; 0x5c
   1d2ac:	strne	r0, [sp, #76]	; 0x4c
   1d2b0:	movne	r8, #0
   1d2b4:	beq	1d77c <fputs@plt+0x18164>
   1d2b8:	ldr	r0, [sp, #88]	; 0x58
   1d2bc:	cmp	r0, #0
   1d2c0:	beq	1d2c8 <fputs@plt+0x17cb0>
   1d2c4:	bl	3a9b0 <fputs@plt+0x35398>
   1d2c8:	mov	r0, r9
   1d2cc:	bl	30414 <fputs@plt+0x2adfc>
   1d2d0:	cmp	r8, #0
   1d2d4:	blt	1d320 <fputs@plt+0x17d08>
   1d2d8:	ldr	r0, [sp, #76]	; 0x4c
   1d2dc:	add	r1, sp, #80	; 0x50
   1d2e0:	bl	7c4f0 <fputs@plt+0x76ed8>
   1d2e4:	cmp	r0, #0
   1d2e8:	bge	1d19c <fputs@plt+0x17b84>
   1d2ec:	ldr	r0, [pc, #2412]	; 1dc60 <fputs@plt+0x18648>
   1d2f0:	movw	r1, #4564	; 0x11d4
   1d2f4:	ldr	r2, [pc, #2408]	; 1dc64 <fputs@plt+0x1864c>
   1d2f8:	add	r0, pc, r0
   1d2fc:	add	r2, pc, r2
   1d300:	bl	76f1c <fputs@plt+0x71904>
   1d304:	b	1d75c <fputs@plt+0x18144>
   1d308:	add	r0, sp, #72	; 0x48
   1d30c:	ldr	r1, [r6, #-4]
   1d310:	bl	74c54 <fputs@plt+0x6f63c>
   1d314:	cmp	r0, #0
   1d318:	blt	1d744 <fputs@plt+0x1812c>
   1d31c:	mov	r8, r4
   1d320:	ldr	r0, [sp, #80]	; 0x50
   1d324:	mov	r4, r8
   1d328:	bl	4e5c <free@plt>
   1d32c:	ldr	r0, [sp, #76]	; 0x4c
   1d330:	bl	4e5c <free@plt>
   1d334:	cmp	r6, #0
   1d338:	bne	1d1fc <fputs@plt+0x17be4>
   1d33c:	ldr	r1, [sp, #72]	; 0x48
   1d340:	cmp	r1, #0
   1d344:	beq	1d7b4 <fputs@plt+0x1819c>
   1d348:	ldr	r3, [r1]
   1d34c:	cmp	r3, #0
   1d350:	beq	1d7b4 <fputs@plt+0x1819c>
   1d354:	add	r3, sp, #448	; 0x1c0
   1d358:	mov	r2, #0
   1d35c:	mov	r0, fp
   1d360:	str	r2, [r3, #-336]!	; 0xfffffeb0
   1d364:	bl	11e80 <fputs@plt+0xc868>
   1d368:	subs	r6, r0, #0
   1d36c:	blt	1d7bc <fputs@plt+0x181a4>
   1d370:	ldr	r6, [sp, #112]	; 0x70
   1d374:	cmp	r6, #0
   1d378:	beq	1d738 <fputs@plt+0x18120>
   1d37c:	ldr	r0, [r6]
   1d380:	cmp	r0, #0
   1d384:	moveq	r0, r6
   1d388:	beq	1d734 <fputs@plt+0x1811c>
   1d38c:	add	r6, r6, #4
   1d390:	add	r8, sp, #70	; 0x46
   1d394:	add	r9, sp, #71	; 0x47
   1d398:	b	1d3f8 <fputs@plt+0x17de0>
   1d39c:	ldr	r0, [r7]
   1d3a0:	mov	r1, fp
   1d3a4:	ldr	r3, [r6, #-4]
   1d3a8:	mov	r2, sl
   1d3ac:	stm	sp, {r5, r8, r9}
   1d3b0:	bl	1aa28 <fputs@plt+0x15410>
   1d3b4:	subs	r3, r0, #0
   1d3b8:	blt	1d8b8 <fputs@plt+0x182a0>
   1d3bc:	movle	r2, #0
   1d3c0:	movgt	r2, #1
   1d3c4:	cmp	r4, #0
   1d3c8:	movne	r2, #0
   1d3cc:	andeq	r2, r2, #1
   1d3d0:	cmp	r2, #0
   1d3d4:	mov	r0, sl
   1d3d8:	movne	r4, r3
   1d3dc:	bl	4e5c <free@plt>
   1d3e0:	cmp	r6, #0
   1d3e4:	beq	1d728 <fputs@plt+0x18110>
   1d3e8:	ldr	r0, [r6], #4
   1d3ec:	cmp	r0, #0
   1d3f0:	beq	1d728 <fputs@plt+0x18110>
   1d3f4:	str	sl, [sp, #60]	; 0x3c
   1d3f8:	bl	7c458 <fputs@plt+0x76e40>
   1d3fc:	subs	sl, r0, #0
   1d400:	bne	1d39c <fputs@plt+0x17d84>
   1d404:	ldr	r0, [pc, #2140]	; 1dc68 <fputs@plt+0x18650>
   1d408:	movw	r1, #4586	; 0x11ea
   1d40c:	ldr	r2, [pc, #2136]	; 1dc6c <fputs@plt+0x18654>
   1d410:	add	r0, pc, r0
   1d414:	add	r2, pc, r2
   1d418:	bl	76f1c <fputs@plt+0x71904>
   1d41c:	mov	r4, r0
   1d420:	mov	r0, sl
   1d424:	bl	4e5c <free@plt>
   1d428:	ldr	r0, [sp, #112]	; 0x70
   1d42c:	cmp	r0, #0
   1d430:	beq	1d438 <fputs@plt+0x17e20>
   1d434:	bl	74690 <fputs@plt+0x6f078>
   1d438:	ldr	r0, [sp, #72]	; 0x48
   1d43c:	bl	4e5c <free@plt>
   1d440:	ldr	r1, [sp, #56]	; 0x38
   1d444:	mov	r0, r4
   1d448:	ldr	r2, [sp, #444]	; 0x1bc
   1d44c:	ldr	r3, [r1]
   1d450:	cmp	r2, r3
   1d454:	bne	1db00 <fputs@plt+0x184e8>
   1d458:	add	sp, sp, #452	; 0x1c4
   1d45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d460:	bl	77b7c <fputs@plt+0x72564>
   1d464:	cmp	r0, #2
   1d468:	ble	1d2b8 <fputs@plt+0x17ca0>
   1d46c:	mov	r0, r9
   1d470:	mov	r1, r8
   1d474:	bl	308e8 <fputs@plt+0x2b2d0>
   1d478:	ldr	r2, [pc, #2032]	; 1dc70 <fputs@plt+0x18658>
   1d47c:	mov	r1, #0
   1d480:	str	r0, [sp, #12]
   1d484:	movw	r3, #4392	; 0x1128
   1d488:	ldr	r0, [sp, #24]
   1d48c:	add	r2, pc, r2
   1d490:	ldr	ip, [pc, #2012]	; 1dc74 <fputs@plt+0x1865c>
   1d494:	str	r2, [sp, #4]
   1d498:	ldr	r2, [pc, #2008]	; 1dc78 <fputs@plt+0x18660>
   1d49c:	add	ip, pc, ip
   1d4a0:	str	r0, [sp, #8]
   1d4a4:	mov	r0, #3
   1d4a8:	str	ip, [sp]
   1d4ac:	add	r2, pc, r2
   1d4b0:	bl	76de4 <fputs@plt+0x717cc>
   1d4b4:	b	1d2b8 <fputs@plt+0x17ca0>
   1d4b8:	bl	4d74c <fputs@plt+0x48134>
   1d4bc:	mov	r8, r0
   1d4c0:	b	1d2b8 <fputs@plt+0x17ca0>
   1d4c4:	mov	r0, r7
   1d4c8:	bl	747a8 <fputs@plt+0x6f190>
   1d4cc:	cmp	r0, #1
   1d4d0:	bhi	1d10c <fputs@plt+0x17af4>
   1d4d4:	ldr	r3, [pc, #1952]	; 1dc7c <fputs@plt+0x18664>
   1d4d8:	add	r3, pc, r3
   1d4dc:	ldrb	r0, [r3]
   1d4e0:	cmp	r0, #0
   1d4e4:	beq	1d8c0 <fputs@plt+0x182a8>
   1d4e8:	mov	r3, #0
   1d4ec:	str	r3, [sp, #112]	; 0x70
   1d4f0:	str	r3, [sp, #116]	; 0x74
   1d4f4:	str	r3, [sp, #120]	; 0x78
   1d4f8:	str	r3, [sp, #124]	; 0x7c
   1d4fc:	str	r3, [sp, #128]	; 0x80
   1d500:	str	r3, [sp, #132]	; 0x84
   1d504:	str	r3, [sp, #136]	; 0x88
   1d508:	str	r3, [sp, #140]	; 0x8c
   1d50c:	bl	683a0 <fputs@plt+0x62d88>
   1d510:	subs	r4, r0, #0
   1d514:	beq	1daa4 <fputs@plt+0x1848c>
   1d518:	add	r3, sp, #112	; 0x70
   1d51c:	ldr	r1, [pc, #1884]	; 1dc80 <fputs@plt+0x18668>
   1d520:	str	r3, [sp]
   1d524:	mov	r0, fp
   1d528:	ldr	r2, [pc, #1876]	; 1dc84 <fputs@plt+0x1866c>
   1d52c:	add	r1, pc, r1
   1d530:	ldr	r3, [pc, #1872]	; 1dc88 <fputs@plt+0x18670>
   1d534:	add	r2, pc, r2
   1d538:	add	r3, pc, r3
   1d53c:	bl	4d3e0 <fputs@plt+0x47dc8>
   1d540:	subs	r5, r0, #0
   1d544:	blt	1da30 <fputs@plt+0x18418>
   1d548:	ldr	r5, [sp, #120]	; 0x78
   1d54c:	ldr	r1, [pc, #1848]	; 1dc8c <fputs@plt+0x18674>
   1d550:	mov	r0, r5
   1d554:	add	r1, pc, r1
   1d558:	bl	65b84 <fputs@plt+0x6056c>
   1d55c:	cmp	r0, #0
   1d560:	bne	1da70 <fputs@plt+0x18458>
   1d564:	ldr	r1, [pc, #1828]	; 1dc90 <fputs@plt+0x18678>
   1d568:	mov	r0, r5
   1d56c:	add	r1, pc, r1
   1d570:	bl	65b84 <fputs@plt+0x6056c>
   1d574:	ldr	r5, [pc, #1816]	; 1dc94 <fputs@plt+0x1867c>
   1d578:	cmp	r0, #0
   1d57c:	add	r5, pc, r5
   1d580:	mov	r6, r5
   1d584:	beq	1d884 <fputs@plt+0x1826c>
   1d588:	mov	r0, #5
   1d58c:	bl	6b9e0 <fputs@plt+0x663c8>
   1d590:	ldr	ip, [pc, #1792]	; 1dc98 <fputs@plt+0x18680>
   1d594:	mov	r3, r0
   1d598:	str	r5, [sp]
   1d59c:	mov	r0, #1
   1d5a0:	add	ip, pc, ip
   1d5a4:	ldr	r1, [pc, #1776]	; 1dc9c <fputs@plt+0x18684>
   1d5a8:	mov	r2, r6
   1d5ac:	ldr	ip, [ip]
   1d5b0:	add	r1, pc, r1
   1d5b4:	cmp	ip, #0
   1d5b8:	moveq	ip, r4
   1d5bc:	str	ip, [sp, #4]
   1d5c0:	bl	4c94 <__printf_chk@plt>
   1d5c4:	ldr	r3, [sp, #120]	; 0x78
   1d5c8:	cmp	r3, #0
   1d5cc:	beq	1dad4 <fputs@plt+0x184bc>
   1d5d0:	ldr	r1, [pc, #1736]	; 1dca0 <fputs@plt+0x18688>
   1d5d4:	mov	r2, r6
   1d5d8:	str	r5, [sp]
   1d5dc:	mov	r0, #1
   1d5e0:	add	r1, pc, r1
   1d5e4:	bl	4c94 <__printf_chk@plt>
   1d5e8:	ldr	r1, [pc, #1716]	; 1dca4 <fputs@plt+0x1868c>
   1d5ec:	mov	r0, #1
   1d5f0:	ldr	r2, [sp, #132]	; 0x84
   1d5f4:	add	r1, pc, r1
   1d5f8:	bl	4c94 <__printf_chk@plt>
   1d5fc:	ldr	r1, [pc, #1700]	; 1dca8 <fputs@plt+0x18690>
   1d600:	mov	r0, #1
   1d604:	ldr	r2, [sp, #128]	; 0x80
   1d608:	add	r1, pc, r1
   1d60c:	bl	4c94 <__printf_chk@plt>
   1d610:	movw	r3, #65224	; 0xfec8
   1d614:	add	ip, sp, #448	; 0x1c0
   1d618:	movt	r3, #65535	; 0xffff
   1d61c:	add	r0, sp, #144	; 0x90
   1d620:	mov	r1, #42	; 0x2a
   1d624:	ldrd	r2, [r3, ip]
   1d628:	bl	70160 <fputs@plt+0x6ab48>
   1d62c:	movw	r3, #65224	; 0xfec8
   1d630:	add	ip, sp, #448	; 0x1c0
   1d634:	movt	r3, #65535	; 0xffff
   1d638:	mov	r5, r0
   1d63c:	mov	r1, #256	; 0x100
   1d640:	add	r0, sp, #188	; 0xbc
   1d644:	ldrd	r2, [r3, ip]
   1d648:	bl	701b4 <fputs@plt+0x6ab9c>
   1d64c:	ldr	r1, [pc, #1624]	; 1dcac <fputs@plt+0x18694>
   1d650:	mov	r3, r0
   1d654:	mov	r2, r5
   1d658:	mov	r0, #1
   1d65c:	add	r1, pc, r1
   1d660:	bl	4c94 <__printf_chk@plt>
   1d664:	ldr	r2, [sp, #124]	; 0x7c
   1d668:	cmp	r2, #0
   1d66c:	beq	1dae0 <fputs@plt+0x184c8>
   1d670:	ldr	r1, [pc, #1592]	; 1dcb0 <fputs@plt+0x18698>
   1d674:	mov	r0, #1
   1d678:	add	r1, pc, r1
   1d67c:	bl	4c94 <__printf_chk@plt>
   1d680:	ldr	r3, [pc, #1580]	; 1dcb4 <fputs@plt+0x1869c>
   1d684:	add	r3, pc, r3
   1d688:	ldr	r3, [r3]
   1d68c:	bics	r0, r3, #2
   1d690:	beq	1d830 <fputs@plt+0x18218>
   1d694:	ldr	r0, [sp, #120]	; 0x78
   1d698:	bl	4e5c <free@plt>
   1d69c:	ldr	r0, [sp, #124]	; 0x7c
   1d6a0:	bl	4e5c <free@plt>
   1d6a4:	mov	r0, r4
   1d6a8:	bl	4e5c <free@plt>
   1d6ac:	ldr	r3, [pc, #1540]	; 1dcb8 <fputs@plt+0x186a0>
   1d6b0:	mov	r2, #1
   1d6b4:	strb	r2, [sp, #70]	; 0x46
   1d6b8:	add	r3, pc, r3
   1d6bc:	ldrb	r4, [r3]
   1d6c0:	cmp	r4, #0
   1d6c4:	bne	1d8c8 <fputs@plt+0x182b0>
   1d6c8:	ldrb	r3, [sp, #71]	; 0x47
   1d6cc:	cmp	r3, #0
   1d6d0:	beq	1d440 <fputs@plt+0x17e28>
   1d6d4:	ldr	r3, [pc, #1504]	; 1dcbc <fputs@plt+0x186a4>
   1d6d8:	add	r3, pc, r3
   1d6dc:	ldrb	r3, [r3]
   1d6e0:	cmp	r3, #0
   1d6e4:	bne	1d440 <fputs@plt+0x17e28>
   1d6e8:	ldr	r0, [pc, #1488]	; 1dcc0 <fputs@plt+0x186a8>
   1d6ec:	add	r0, pc, r0
   1d6f0:	bl	5354 <puts@plt>
   1d6f4:	b	1d440 <fputs@plt+0x17e28>
   1d6f8:	ldr	r3, [pc, #1476]	; 1dcc4 <fputs@plt+0x186ac>
   1d6fc:	add	ip, sp, #96	; 0x60
   1d700:	add	r3, pc, r3
   1d704:	add	r3, r3, #168	; 0xa8
   1d708:	ldm	r3, {r0, r1, r2, r3}
   1d70c:	stm	ip, {r0, r1, r2, r3}
   1d710:	mov	r1, ip
   1d714:	mov	r0, #7
   1d718:	bl	6b30c <fputs@plt+0x65cf4>
   1d71c:	b	1d0ec <fputs@plt+0x17ad4>
   1d720:	bl	7863c <fputs@plt+0x73024>
   1d724:	b	1d0e4 <fputs@plt+0x17acc>
   1d728:	ldr	r0, [sp, #112]	; 0x70
   1d72c:	cmp	r0, #0
   1d730:	beq	1d738 <fputs@plt+0x18120>
   1d734:	bl	74690 <fputs@plt+0x6f078>
   1d738:	ldr	r0, [sp, #72]	; 0x48
   1d73c:	bl	4e5c <free@plt>
   1d740:	b	1d6c8 <fputs@plt+0x180b0>
   1d744:	ldr	r0, [pc, #1404]	; 1dcc8 <fputs@plt+0x186b0>
   1d748:	movw	r1, #4546	; 0x11c2
   1d74c:	ldr	r2, [pc, #1400]	; 1dccc <fputs@plt+0x186b4>
   1d750:	add	r0, pc, r0
   1d754:	add	r2, pc, r2
   1d758:	bl	76f1c <fputs@plt+0x71904>
   1d75c:	mov	r4, r0
   1d760:	ldr	r0, [sp, #80]	; 0x50
   1d764:	bl	4e5c <free@plt>
   1d768:	ldr	r0, [sp, #76]	; 0x4c
   1d76c:	bl	4e5c <free@plt>
   1d770:	b	1d438 <fputs@plt+0x17e20>
   1d774:	mov	r4, r3
   1d778:	b	1d760 <fputs@plt+0x18148>
   1d77c:	ldr	r0, [pc, #1356]	; 1dcd0 <fputs@plt+0x186b8>
   1d780:	movw	r1, #4402	; 0x1132
   1d784:	ldr	r2, [pc, #1352]	; 1dcd4 <fputs@plt+0x186bc>
   1d788:	add	r0, pc, r0
   1d78c:	add	r2, pc, r2
   1d790:	bl	76f1c <fputs@plt+0x71904>
   1d794:	b	1d4bc <fputs@plt+0x17ea4>
   1d798:	ldr	r0, [pc, #1336]	; 1dcd8 <fputs@plt+0x186c0>
   1d79c:	movw	r1, #4552	; 0x11c8
   1d7a0:	ldr	r2, [pc, #1332]	; 1dcdc <fputs@plt+0x186c4>
   1d7a4:	add	r0, pc, r0
   1d7a8:	add	r2, pc, r2
   1d7ac:	bl	76f1c <fputs@plt+0x71904>
   1d7b0:	b	1d75c <fputs@plt+0x18144>
   1d7b4:	mov	r0, r1
   1d7b8:	b	1d73c <fputs@plt+0x18124>
   1d7bc:	bl	77b7c <fputs@plt+0x72564>
   1d7c0:	cmp	r0, #2
   1d7c4:	ble	1d370 <fputs@plt+0x17d58>
   1d7c8:	ldr	lr, [pc, #1296]	; 1dce0 <fputs@plt+0x186c8>
   1d7cc:	mov	r1, r6
   1d7d0:	ldr	ip, [pc, #1292]	; 1dce4 <fputs@plt+0x186cc>
   1d7d4:	mov	r0, #3
   1d7d8:	ldr	r2, [pc, #1288]	; 1dce8 <fputs@plt+0x186d0>
   1d7dc:	add	lr, pc, lr
   1d7e0:	add	ip, pc, ip
   1d7e4:	movw	r3, #4579	; 0x11e3
   1d7e8:	add	r2, pc, r2
   1d7ec:	str	lr, [sp]
   1d7f0:	str	ip, [sp, #4]
   1d7f4:	bl	76de4 <fputs@plt+0x717cc>
   1d7f8:	b	1d370 <fputs@plt+0x17d58>
   1d7fc:	ldr	r0, [r7]
   1d800:	add	r2, sp, #70	; 0x46
   1d804:	add	r3, sp, #71	; 0x47
   1d808:	stmib	sp, {r2, r3}
   1d80c:	ldr	r2, [pc, #1240]	; 1dcec <fputs@plt+0x186d4>
   1d810:	mov	r3, #1
   1d814:	mov	r1, fp
   1d818:	str	r3, [sp]
   1d81c:	add	r2, pc, r2
   1d820:	mov	r3, #0
   1d824:	bl	1aa28 <fputs@plt+0x15410>
   1d828:	mov	r4, r0
   1d82c:	b	1d440 <fputs@plt+0x17e28>
   1d830:	bl	68ca0 <fputs@plt+0x63688>
   1d834:	cmp	r0, #11
   1d838:	ldr	r1, [sp, #124]	; 0x7c
   1d83c:	subhi	r5, r0, #11
   1d840:	ldr	r6, [pc, #1192]	; 1dcf0 <fputs@plt+0x186d8>
   1d844:	movls	r5, #0
   1d848:	cmp	r1, #0
   1d84c:	add	r6, pc, r6
   1d850:	movne	r6, r1
   1d854:	bl	ca34 <fputs@plt+0x741c>
   1d858:	mov	r2, #0
   1d85c:	str	r0, [sp, #4]
   1d860:	str	r2, [sp]
   1d864:	mov	r1, r6
   1d868:	ldr	r0, [pc, #1156]	; 1dcf4 <fputs@plt+0x186dc>
   1d86c:	mov	r3, r5
   1d870:	ldr	r2, [pc, #1152]	; 1dcf8 <fputs@plt+0x186e0>
   1d874:	add	r0, pc, r0
   1d878:	add	r2, pc, r2
   1d87c:	bl	7b71c <fputs@plt+0x76104>
   1d880:	b	1d694 <fputs@plt+0x1807c>
   1d884:	bl	6e34c <fputs@plt+0x68d34>
   1d888:	ldr	r6, [pc, #1132]	; 1dcfc <fputs@plt+0x186e4>
   1d88c:	cmp	r0, #0
   1d890:	add	r6, pc, r6
   1d894:	ldreq	r6, [pc, #1124]	; 1dd00 <fputs@plt+0x186e8>
   1d898:	addeq	r6, pc, r6
   1d89c:	bl	6e34c <fputs@plt+0x68d34>
   1d8a0:	ldr	r5, [pc, #1116]	; 1dd04 <fputs@plt+0x186ec>
   1d8a4:	cmp	r0, #0
   1d8a8:	add	r5, pc, r5
   1d8ac:	ldreq	r5, [pc, #1108]	; 1dd08 <fputs@plt+0x186f0>
   1d8b0:	addeq	r5, pc, r5
   1d8b4:	b	1d588 <fputs@plt+0x17f70>
   1d8b8:	mov	r4, r3
   1d8bc:	b	1d420 <fputs@plt+0x17e08>
   1d8c0:	bl	7863c <fputs@plt+0x73024>
   1d8c4:	b	1d4e8 <fputs@plt+0x17ed0>
   1d8c8:	add	r3, sp, #448	; 0x1c0
   1d8cc:	mov	ip, #0
   1d8d0:	add	lr, sp, #92	; 0x5c
   1d8d4:	str	ip, [sp]
   1d8d8:	str	ip, [r3, #-336]!	; 0xfffffeb0
   1d8dc:	mov	r1, ip
   1d8e0:	str	lr, [sp, #4]
   1d8e4:	mov	r2, ip
   1d8e8:	ldr	r7, [r7]
   1d8ec:	mov	r0, fp
   1d8f0:	str	ip, [sp, #92]	; 0x5c
   1d8f4:	str	r7, [sp, #24]
   1d8f8:	bl	119d0 <fputs@plt+0xc3b8>
   1d8fc:	subs	r4, r0, #0
   1d900:	blt	1da14 <fputs@plt+0x183fc>
   1d904:	ldr	r3, [pc, #1024]	; 1dd0c <fputs@plt+0x186f4>
   1d908:	add	r3, pc, r3
   1d90c:	ldrb	r0, [r3]
   1d910:	cmp	r0, #0
   1d914:	bne	1d91c <fputs@plt+0x18304>
   1d918:	bl	7863c <fputs@plt+0x73024>
   1d91c:	cmp	r4, #0
   1d920:	ldr	r0, [sp, #112]	; 0x70
   1d924:	beq	1d948 <fputs@plt+0x18330>
   1d928:	cmp	r0, #0
   1d92c:	beq	1db6c <fputs@plt+0x18554>
   1d930:	ldr	r3, [pc, #984]	; 1dd10 <fputs@plt+0x186f8>
   1d934:	mov	r1, r4
   1d938:	mov	r2, #44	; 0x2c
   1d93c:	add	r3, pc, r3
   1d940:	bl	4a9c <qsort@plt>
   1d944:	ldr	r0, [sp, #112]	; 0x70
   1d948:	mov	r9, #44	; 0x2c
   1d94c:	mul	r9, r9, r4
   1d950:	add	r3, r0, r9
   1d954:	cmp	r0, r3
   1d958:	bcs	1daf8 <fputs@plt+0x184e0>
   1d95c:	add	r3, sp, #71	; 0x47
   1d960:	add	r5, r0, #44	; 0x2c
   1d964:	add	sl, sp, #70	; 0x46
   1d968:	str	r3, [sp, #28]
   1d96c:	mov	r7, #0
   1d970:	b	1d9dc <fputs@plt+0x183c4>
   1d974:	ldr	ip, [sp, #28]
   1d978:	mov	r1, #0
   1d97c:	ldr	r3, [r5, #-40]	; 0xffffffd8
   1d980:	mov	r2, r6
   1d984:	str	r1, [sp]
   1d988:	mov	r1, fp
   1d98c:	ldr	r0, [sp, #24]
   1d990:	str	sl, [sp, #4]
   1d994:	str	ip, [sp, #8]
   1d998:	bl	1aa28 <fputs@plt+0x15410>
   1d99c:	subs	r4, r0, #0
   1d9a0:	blt	1da0c <fputs@plt+0x183f4>
   1d9a4:	movle	r3, #0
   1d9a8:	movgt	r3, #1
   1d9ac:	cmp	r7, #0
   1d9b0:	movne	r3, #0
   1d9b4:	andeq	r3, r3, #1
   1d9b8:	cmp	r3, #0
   1d9bc:	mov	r0, r6
   1d9c0:	add	r5, r5, #44	; 0x2c
   1d9c4:	movne	r7, r4
   1d9c8:	bl	4e5c <free@plt>
   1d9cc:	ldr	r3, [sp, #112]	; 0x70
   1d9d0:	add	r2, r3, r9
   1d9d4:	cmp	r8, r2
   1d9d8:	bcs	1daec <fputs@plt+0x184d4>
   1d9dc:	ldr	r0, [r5, #-40]	; 0xffffffd8
   1d9e0:	mov	r8, r5
   1d9e4:	bl	7c458 <fputs@plt+0x76e40>
   1d9e8:	subs	r6, r0, #0
   1d9ec:	bne	1d974 <fputs@plt+0x1835c>
   1d9f0:	ldr	r0, [pc, #796]	; 1dd14 <fputs@plt+0x186fc>
   1d9f4:	movw	r1, #4436	; 0x1154
   1d9f8:	ldr	r2, [pc, #792]	; 1dd18 <fputs@plt+0x18700>
   1d9fc:	add	r0, pc, r0
   1da00:	add	r2, pc, r2
   1da04:	bl	76f1c <fputs@plt+0x71904>
   1da08:	mov	r4, r0
   1da0c:	mov	r0, r6
   1da10:	bl	4e5c <free@plt>
   1da14:	ldr	r0, [sp, #112]	; 0x70
   1da18:	bl	4e5c <free@plt>
   1da1c:	ldr	r0, [sp, #92]	; 0x5c
   1da20:	cmp	r0, #0
   1da24:	beq	1d6c8 <fputs@plt+0x180b0>
   1da28:	bl	3a9b0 <fputs@plt+0x35398>
   1da2c:	b	1d6c8 <fputs@plt+0x180b0>
   1da30:	bl	77b7c <fputs@plt+0x72564>
   1da34:	cmp	r0, #2
   1da38:	ble	1d6a4 <fputs@plt+0x1808c>
   1da3c:	ldr	lr, [pc, #728]	; 1dd1c <fputs@plt+0x18704>
   1da40:	mov	r1, r5
   1da44:	ldr	ip, [pc, #724]	; 1dd20 <fputs@plt+0x18708>
   1da48:	mov	r0, #3
   1da4c:	ldr	r2, [pc, #720]	; 1dd24 <fputs@plt+0x1870c>
   1da50:	add	lr, pc, lr
   1da54:	add	ip, pc, ip
   1da58:	movw	r3, #4461	; 0x116d
   1da5c:	add	r2, pc, r2
   1da60:	str	lr, [sp]
   1da64:	str	ip, [sp, #4]
   1da68:	bl	76de4 <fputs@plt+0x717cc>
   1da6c:	b	1d6a4 <fputs@plt+0x1808c>
   1da70:	bl	6e34c <fputs@plt+0x68d34>
   1da74:	ldr	r6, [pc, #684]	; 1dd28 <fputs@plt+0x18710>
   1da78:	cmp	r0, #0
   1da7c:	add	r6, pc, r6
   1da80:	ldreq	r6, [pc, #676]	; 1dd2c <fputs@plt+0x18714>
   1da84:	addeq	r6, pc, r6
   1da88:	bl	6e34c <fputs@plt+0x68d34>
   1da8c:	ldr	r5, [pc, #668]	; 1dd30 <fputs@plt+0x18718>
   1da90:	cmp	r0, #0
   1da94:	add	r5, pc, r5
   1da98:	ldreq	r5, [pc, #660]	; 1dd34 <fputs@plt+0x1871c>
   1da9c:	addeq	r5, pc, r5
   1daa0:	b	1d588 <fputs@plt+0x17f70>
   1daa4:	ldr	r0, [pc, #652]	; 1dd38 <fputs@plt+0x18720>
   1daa8:	movw	r1, #4457	; 0x1169
   1daac:	ldr	r2, [pc, #648]	; 1dd3c <fputs@plt+0x18724>
   1dab0:	add	r0, pc, r0
   1dab4:	add	r2, pc, r2
   1dab8:	bl	76f1c <fputs@plt+0x71904>
   1dabc:	b	1d6a4 <fputs@plt+0x1808c>
   1dac0:	mov	r0, r3
   1dac4:	mov	r4, r3
   1dac8:	b	1d73c <fputs@plt+0x18124>
   1dacc:	mov	r4, r0
   1dad0:	b	1d73c <fputs@plt+0x18124>
   1dad4:	ldr	r3, [pc, #612]	; 1dd40 <fputs@plt+0x18728>
   1dad8:	add	r3, pc, r3
   1dadc:	b	1d5d0 <fputs@plt+0x17fb8>
   1dae0:	ldr	r2, [pc, #604]	; 1dd44 <fputs@plt+0x1872c>
   1dae4:	add	r2, pc, r2
   1dae8:	b	1d670 <fputs@plt+0x18058>
   1daec:	mov	r0, r3
   1daf0:	mov	r4, r7
   1daf4:	b	1da18 <fputs@plt+0x18400>
   1daf8:	mov	r4, #0
   1dafc:	b	1da18 <fputs@plt+0x18400>
   1db00:	bl	524c <__stack_chk_fail@plt>
   1db04:	mov	r4, r0
   1db08:	ldr	r0, [sp, #72]	; 0x48
   1db0c:	bl	4e5c <free@plt>
   1db10:	mov	r0, r4
   1db14:	bl	54f8 <_Unwind_Resume@plt>
   1db18:	mov	r4, r0
   1db1c:	mov	r6, #0
   1db20:	mov	r0, r6
   1db24:	bl	4e5c <free@plt>
   1db28:	ldr	r0, [sp, #112]	; 0x70
   1db2c:	bl	4e5c <free@plt>
   1db30:	ldr	r0, [sp, #92]	; 0x5c
   1db34:	cmp	r0, #0
   1db38:	beq	1db10 <fputs@plt+0x184f8>
   1db3c:	bl	3a9b0 <fputs@plt+0x35398>
   1db40:	b	1db10 <fputs@plt+0x184f8>
   1db44:	mov	r4, r0
   1db48:	b	1db20 <fputs@plt+0x18508>
   1db4c:	mov	r4, r0
   1db50:	b	1db28 <fputs@plt+0x18510>
   1db54:	mov	r5, r0
   1db58:	mov	r4, #0
   1db5c:	mov	r0, r4
   1db60:	bl	4e5c <free@plt>
   1db64:	mov	r0, r5
   1db68:	bl	54f8 <_Unwind_Resume@plt>
   1db6c:	bl	5658 <fputs@plt+0x40>
   1db70:	mov	r5, r0
   1db74:	b	1db5c <fputs@plt+0x18544>
   1db78:	mov	r4, r0
   1db7c:	mov	r0, sl
   1db80:	bl	4e5c <free@plt>
   1db84:	ldr	r0, [sp, #112]	; 0x70
   1db88:	cmp	r0, #0
   1db8c:	beq	1db08 <fputs@plt+0x184f0>
   1db90:	bl	74690 <fputs@plt+0x6f078>
   1db94:	b	1db08 <fputs@plt+0x184f0>
   1db98:	mov	r4, r0
   1db9c:	ldr	sl, [sp, #60]	; 0x3c
   1dba0:	b	1db7c <fputs@plt+0x18564>
   1dba4:	ldr	r0, [pc, #412]	; 1dd48 <fputs@plt+0x18730>
   1dba8:	movw	r2, #4509	; 0x119d
   1dbac:	ldr	r1, [pc, #408]	; 1dd4c <fputs@plt+0x18734>
   1dbb0:	ldr	r3, [pc, #408]	; 1dd50 <fputs@plt+0x18738>
   1dbb4:	add	r0, pc, r0
   1dbb8:	add	r1, pc, r1
   1dbbc:	add	r3, pc, r3
   1dbc0:	bl	76bb0 <fputs@plt+0x71598>
   1dbc4:	ldr	r3, [sp, #88]	; 0x58
   1dbc8:	mov	r4, r0
   1dbcc:	cmp	r3, #0
   1dbd0:	beq	1dbdc <fputs@plt+0x185c4>
   1dbd4:	mov	r0, r3
   1dbd8:	bl	3a9b0 <fputs@plt+0x35398>
   1dbdc:	mov	r0, r9
   1dbe0:	bl	30414 <fputs@plt+0x2adfc>
   1dbe4:	ldr	r0, [sp, #80]	; 0x50
   1dbe8:	bl	4e5c <free@plt>
   1dbec:	ldr	r0, [sp, #76]	; 0x4c
   1dbf0:	bl	4e5c <free@plt>
   1dbf4:	b	1db08 <fputs@plt+0x184f0>
   1dbf8:	ldr	r0, [pc, #340]	; 1dd54 <fputs@plt+0x1873c>
   1dbfc:	movw	r2, #4510	; 0x119e
   1dc00:	ldr	r1, [pc, #336]	; 1dd58 <fputs@plt+0x18740>
   1dc04:	ldr	r3, [pc, #336]	; 1dd5c <fputs@plt+0x18744>
   1dc08:	add	r0, pc, r0
   1dc0c:	add	r1, pc, r1
   1dc10:	add	r3, pc, r3
   1dc14:	bl	76bb0 <fputs@plt+0x71598>
   1dc18:	mov	r4, r0
   1dc1c:	b	1dbdc <fputs@plt+0x185c4>
   1dc20:	mov	r4, r0
   1dc24:	b	1dbe4 <fputs@plt+0x185cc>
   1dc28:	mov	r4, r0
   1dc2c:	b	1db84 <fputs@plt+0x1856c>
   1dc30:	andeq	r3, r9, r4, lsl fp
   1dc34:	andeq	r0, r0, r0, asr #8
   1dc38:	andeq	r5, r6, r0, asr #30
   1dc3c:	andeq	r5, r6, r0, lsl pc
   1dc40:	andeq	r4, r9, r8, asr #7
   1dc44:	andeq	r3, r6, r0, ror #21
   1dc48:	andeq	r3, r6, r8, lsl #24
   1dc4c:	andeq	r3, r6, r8, lsl ip
   1dc50:	andeq	r6, r6, r0, asr #8
   1dc54:	andeq	r5, r7, r0, lsr #28
   1dc58:	andeq	r7, r7, r0, ror #31
   1dc5c:	andeq	r6, r6, ip, ror #7
   1dc60:	andeq	r3, r6, r4, lsl #11
   1dc64:	andeq	r9, r6, r8, asr r5
   1dc68:	andeq	r3, r6, ip, ror #8
   1dc6c:	andeq	r9, r6, r0, asr #8
   1dc70:	andeq	r6, r6, r0, lsr #2
   1dc74:	andeq	r8, r6, r4, asr #28
   1dc78:	ldrdeq	r3, [r6], -r0
   1dc7c:	andeq	r3, r9, r4, asr #31
   1dc80:	andeq	r3, r6, ip, ror #13
   1dc84:	andeq	r3, r6, r4, lsl r8
   1dc88:	andeq	r1, r9, r8, asr #22
   1dc8c:	andeq	r4, r6, r0, lsl r6
   1dc90:	andeq	r3, r6, r0, lsr r8
   1dc94:	andeq	ip, r6, r4, lsl #30
   1dc98:	ldrdeq	r3, [r9], -r8
   1dc9c:	andeq	r5, r6, r4, ror #30
   1dca0:	andeq	r5, r6, r0, asr #30
   1dca4:	andeq	r5, r6, r0, asr #30
   1dca8:	andeq	r5, r6, r4, asr #30
   1dcac:	andeq	r5, r6, r8, lsl #30
   1dcb0:	andeq	r5, r6, r4, lsr #7
   1dcb4:	andeq	r3, r9, ip, lsr #28
   1dcb8:	andeq	r3, r9, r8, lsr #27
   1dcbc:			; <UNDEFINED> instruction: 0x00093dbc
   1dcc0:	andeq	r5, r6, r4, ror #29
   1dcc4:	andeq	r2, r6, r0, lsl #29
   1dcc8:	andeq	r3, r6, ip, lsr #2
   1dccc:	andeq	r9, r6, r0, lsl #2
   1dcd0:	strdeq	r3, [r6], -r4
   1dcd4:	andeq	r8, r6, r4, asr fp
   1dcd8:	ldrdeq	r3, [r6], -r8
   1dcdc:	andeq	r9, r6, ip, lsr #1
   1dce0:	andeq	r9, r6, r8, ror r0
   1dce4:	andeq	r4, r6, r4, lsl #9
   1dce8:	muleq	r6, r4, r0
   1dcec:	andeq	r3, r6, ip, lsr #10
   1dcf0:	andeq	ip, r6, r4, lsr ip
   1dcf4:	muleq	r6, r8, r1
   1dcf8:	ldrdeq	r2, [r6], -ip
   1dcfc:	andeq	r4, r6, r8, ror r2
   1dd00:	andeq	ip, r6, r8, ror #23
   1dd04:	andeq	r3, r6, ip, asr fp
   1dd08:	ldrdeq	ip, [r6], -r0
   1dd0c:	muleq	r9, r4, fp
   1dd10:			; <UNDEFINED> instruction: 0xffff1890
   1dd14:	andeq	r2, r6, r0, lsl #29
   1dd18:			; <UNDEFINED> instruction: 0x00068cbc
   1dd1c:	andeq	r8, r6, r4, asr #27
   1dd20:	muleq	r6, ip, sl
   1dd24:	andeq	r2, r6, r0, lsr #28
   1dd28:	andeq	r3, r6, r4, lsr #19
   1dd2c:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   1dd30:	andeq	r3, r6, r0, ror r9
   1dd34:	andeq	ip, r6, r4, ror #19
   1dd38:	andeq	r2, r6, ip, asr #27
   1dd3c:	andeq	r8, r6, r0, ror #26
   1dd40:	andeq	r3, r6, r8, lsr #10
   1dd44:	andeq	r5, r7, r4
   1dd48:	andeq	sp, r6, r4, asr r1
   1dd4c:	andeq	r2, r6, r4, asr #25
   1dd50:			; <UNDEFINED> instruction: 0x00068fb8
   1dd54:	muleq	r6, r8, r3
   1dd58:	andeq	r2, r6, r0, ror ip
   1dd5c:	andeq	r8, r6, r4, ror #30
   1dd60:	push	{r4, lr}
   1dd64:	subs	r4, r0, #0
   1dd68:	popeq	{r4, pc}
   1dd6c:	ldr	r0, [r4]
   1dd70:	bl	4e5c <free@plt>
   1dd74:	mov	r0, r4
   1dd78:	pop	{r4, lr}
   1dd7c:	b	4e5c <free@plt>
   1dd80:	push	{r4, r5, r6, r7, lr}
   1dd84:	cmp	r0, #0
   1dd88:	ldr	r4, [pc, #416]	; 1df30 <fputs@plt+0x18918>
   1dd8c:	sub	sp, sp, #12
   1dd90:	ldr	r6, [pc, #412]	; 1df34 <fputs@plt+0x1891c>
   1dd94:	mov	r5, r3
   1dd98:	add	r4, pc, r4
   1dd9c:	mov	r3, #0
   1dda0:	ldr	r4, [r4, r6]
   1dda4:	str	r3, [sp]
   1dda8:	ldr	r6, [r4]
   1ddac:	str	r6, [sp, #4]
   1ddb0:	blt	1df10 <fputs@plt+0x188f8>
   1ddb4:	cmp	r0, #2
   1ddb8:	bgt	1def0 <fputs@plt+0x188d8>
   1ddbc:	cmp	r5, #0
   1ddc0:	beq	1ded0 <fputs@plt+0x188b8>
   1ddc4:	cmp	r0, #1
   1ddc8:	beq	1de44 <fputs@plt+0x1882c>
   1ddcc:	cmp	r0, #2
   1ddd0:	bne	1de00 <fputs@plt+0x187e8>
   1ddd4:	cmp	r2, #0
   1ddd8:	bne	1debc <fputs@plt+0x188a4>
   1dddc:	cmp	r1, #0
   1dde0:	mov	r0, sp
   1dde4:	bne	1deb4 <fputs@plt+0x1889c>
   1dde8:	bl	24c00 <fputs@plt+0x1f5e8>
   1ddec:	cmp	r0, #0
   1ddf0:	ldrgt	r0, [sp]
   1ddf4:	bgt	1de1c <fputs@plt+0x18804>
   1ddf8:	mvneq	r0, #1
   1ddfc:	b	1de2c <fputs@plt+0x18814>
   1de00:	cmp	r1, #0
   1de04:	mov	r0, r2
   1de08:	bne	1de88 <fputs@plt+0x18870>
   1de0c:	mov	r2, r1
   1de10:	ldr	r1, [pc, #288]	; 1df38 <fputs@plt+0x18920>
   1de14:	add	r1, pc, r1
   1de18:	bl	6f2d0 <fputs@plt+0x69cb8>
   1de1c:	cmp	r0, #0
   1de20:	beq	1dec4 <fputs@plt+0x188ac>
   1de24:	str	r0, [r5]
   1de28:	mov	r0, #0
   1de2c:	ldr	r2, [sp, #4]
   1de30:	ldr	r3, [r4]
   1de34:	cmp	r2, r3
   1de38:	bne	1decc <fputs@plt+0x188b4>
   1de3c:	add	sp, sp, #12
   1de40:	pop	{r4, r5, r6, r7, pc}
   1de44:	cmp	r2, #0
   1de48:	bne	1debc <fputs@plt+0x188a4>
   1de4c:	cmp	r1, #0
   1de50:	mov	r0, #18
   1de54:	bne	1de9c <fputs@plt+0x18884>
   1de58:	bl	5210 <malloc@plt>
   1de5c:	subs	r7, r0, #0
   1de60:	beq	1de80 <fputs@plt+0x18868>
   1de64:	ldr	r6, [pc, #208]	; 1df3c <fputs@plt+0x18924>
   1de68:	add	r6, pc, r6
   1de6c:	ldm	r6!, {r0, r1, r2, r3}
   1de70:	mov	ip, r7
   1de74:	ldr	r6, [r6]
   1de78:	stmia	ip!, {r0, r1, r2, r3}
   1de7c:	strh	r6, [ip]
   1de80:	mov	r0, r7
   1de84:	b	1de1c <fputs@plt+0x18804>
   1de88:	ldr	r1, [pc, #176]	; 1df40 <fputs@plt+0x18928>
   1de8c:	mov	r2, r3
   1de90:	add	r1, pc, r1
   1de94:	bl	6f2d0 <fputs@plt+0x69cb8>
   1de98:	b	1de1c <fputs@plt+0x18804>
   1de9c:	bl	5210 <malloc@plt>
   1dea0:	subs	r7, r0, #0
   1dea4:	beq	1de80 <fputs@plt+0x18868>
   1dea8:	ldr	r6, [pc, #148]	; 1df44 <fputs@plt+0x1892c>
   1deac:	add	r6, pc, r6
   1deb0:	b	1de6c <fputs@plt+0x18854>
   1deb4:	bl	24c84 <fputs@plt+0x1f66c>
   1deb8:	b	1ddec <fputs@plt+0x187d4>
   1debc:	mvn	r0, #21
   1dec0:	b	1de2c <fputs@plt+0x18814>
   1dec4:	mvn	r0, #11
   1dec8:	b	1de2c <fputs@plt+0x18814>
   1decc:	bl	524c <__stack_chk_fail@plt>
   1ded0:	ldr	r0, [pc, #112]	; 1df48 <fputs@plt+0x18930>
   1ded4:	mov	r2, #80	; 0x50
   1ded8:	ldr	r1, [pc, #108]	; 1df4c <fputs@plt+0x18934>
   1dedc:	ldr	r3, [pc, #108]	; 1df50 <fputs@plt+0x18938>
   1dee0:	add	r0, pc, r0
   1dee4:	add	r1, pc, r1
   1dee8:	add	r3, pc, r3
   1deec:	bl	76bb0 <fputs@plt+0x71598>
   1def0:	ldr	r0, [pc, #92]	; 1df54 <fputs@plt+0x1893c>
   1def4:	mov	r2, #79	; 0x4f
   1def8:	ldr	r1, [pc, #88]	; 1df58 <fputs@plt+0x18940>
   1defc:	ldr	r3, [pc, #88]	; 1df5c <fputs@plt+0x18944>
   1df00:	add	r0, pc, r0
   1df04:	add	r1, pc, r1
   1df08:	add	r3, pc, r3
   1df0c:	bl	76bb0 <fputs@plt+0x71598>
   1df10:	ldr	r0, [pc, #72]	; 1df60 <fputs@plt+0x18948>
   1df14:	mov	r2, #78	; 0x4e
   1df18:	ldr	r1, [pc, #68]	; 1df64 <fputs@plt+0x1894c>
   1df1c:	ldr	r3, [pc, #68]	; 1df68 <fputs@plt+0x18950>
   1df20:	add	r0, pc, r0
   1df24:	add	r1, pc, r1
   1df28:	add	r3, pc, r3
   1df2c:	bl	76bb0 <fputs@plt+0x71598>
   1df30:	andeq	r2, r9, r0, ror #27
   1df34:	andeq	r0, r0, r0, asr #8
   1df38:	andeq	r2, r6, r8, lsl #29
   1df3c:	andeq	r2, r6, r0, ror #28
   1df40:	andeq	r9, r6, ip, asr #2
   1df44:	andeq	r9, r6, r4, asr #2
   1df48:	strdeq	r9, [r6], -r8
   1df4c:	strheq	r9, [r6], -ip
   1df50:	andeq	r8, r6, r8, asr lr
   1df54:	strheq	r9, [r6], -r8
   1df58:	muleq	r6, ip, r0
   1df5c:	andeq	r8, r6, r8, lsr lr
   1df60:	andeq	r9, r6, r4, ror r0
   1df64:	andeq	r9, r6, ip, ror r0
   1df68:	andeq	r8, r6, r8, lsl lr
   1df6c:	push	{r4, lr}
   1df70:	subs	r4, r0, #0
   1df74:	popeq	{r4, pc}
   1df78:	ldr	r0, [r4]
   1df7c:	bl	4e5c <free@plt>
   1df80:	ldr	r0, [r4, #4]
   1df84:	bl	4e5c <free@plt>
   1df88:	ldr	r0, [r4, #12]
   1df8c:	bl	74690 <fputs@plt+0x6f078>
   1df90:	ldr	r0, [r4, #16]
   1df94:	bl	74690 <fputs@plt+0x6f078>
   1df98:	ldr	r0, [r4, #20]
   1df9c:	bl	74690 <fputs@plt+0x6f078>
   1dfa0:	ldr	r0, [r4, #24]
   1dfa4:	bl	74690 <fputs@plt+0x6f078>
   1dfa8:	ldr	r0, [r4, #28]
   1dfac:	bl	4e5c <free@plt>
   1dfb0:	ldr	r0, [r4, #36]	; 0x24
   1dfb4:	bl	4e5c <free@plt>
   1dfb8:	mov	r0, r4
   1dfbc:	pop	{r4, lr}
   1dfc0:	b	4e5c <free@plt>
   1dfc4:	ldr	r3, [pc, #268]	; 1e0d8 <fputs@plt+0x18ac0>
   1dfc8:	cmp	r0, #0
   1dfcc:	ldr	r2, [pc, #264]	; 1e0dc <fputs@plt+0x18ac4>
   1dfd0:	add	r3, pc, r3
   1dfd4:	push	{r4, r5, r6, lr}
   1dfd8:	sub	sp, sp, #8
   1dfdc:	ldr	r6, [r3, r2]
   1dfe0:	mov	r4, r1
   1dfe4:	mov	r1, #0
   1dfe8:	str	r1, [sp]
   1dfec:	ldr	r3, [r6]
   1dff0:	str	r3, [sp, #4]
   1dff4:	beq	1e094 <fputs@plt+0x18a7c>
   1dff8:	mov	r1, sp
   1dffc:	bl	6e8cc <fputs@plt+0x692b4>
   1e000:	cmp	r0, #0
   1e004:	blt	1e07c <fputs@plt+0x18a64>
   1e008:	cmp	r4, #0
   1e00c:	ldr	r5, [sp]
   1e010:	beq	1e088 <fputs@plt+0x18a70>
   1e014:	ldr	r1, [r4]
   1e018:	cmp	r1, #0
   1e01c:	beq	1e088 <fputs@plt+0x18a70>
   1e020:	add	r4, r4, #4
   1e024:	b	1e03c <fputs@plt+0x18a24>
   1e028:	cmp	r4, #0
   1e02c:	beq	1e050 <fputs@plt+0x18a38>
   1e030:	ldr	r1, [r4], #4
   1e034:	cmp	r1, #0
   1e038:	beq	1e074 <fputs@plt+0x18a5c>
   1e03c:	mov	r0, r5
   1e040:	bl	6f2bc <fputs@plt+0x69ca4>
   1e044:	cmp	r0, #0
   1e048:	beq	1e028 <fputs@plt+0x18a10>
   1e04c:	mov	r4, #1
   1e050:	mov	r0, r5
   1e054:	bl	4e5c <free@plt>
   1e058:	ldr	r2, [sp, #4]
   1e05c:	ldr	r3, [r6]
   1e060:	mov	r0, r4
   1e064:	cmp	r2, r3
   1e068:	bne	1e090 <fputs@plt+0x18a78>
   1e06c:	add	sp, sp, #8
   1e070:	pop	{r4, r5, r6, pc}
   1e074:	mov	r4, r1
   1e078:	b	1e050 <fputs@plt+0x18a38>
   1e07c:	mov	r4, r0
   1e080:	ldr	r5, [sp]
   1e084:	b	1e050 <fputs@plt+0x18a38>
   1e088:	mov	r4, #0
   1e08c:	b	1e050 <fputs@plt+0x18a38>
   1e090:	bl	524c <__stack_chk_fail@plt>
   1e094:	ldr	r0, [pc, #68]	; 1e0e0 <fputs@plt+0x18ac8>
   1e098:	mov	r2, #61	; 0x3d
   1e09c:	ldr	r1, [pc, #64]	; 1e0e4 <fputs@plt+0x18acc>
   1e0a0:	ldr	r3, [pc, #64]	; 1e0e8 <fputs@plt+0x18ad0>
   1e0a4:	add	r0, pc, r0
   1e0a8:	add	r1, pc, r1
   1e0ac:	add	r3, pc, r3
   1e0b0:	bl	76bb0 <fputs@plt+0x71598>
   1e0b4:	mov	r4, r0
   1e0b8:	mov	r0, r5
   1e0bc:	bl	4e5c <free@plt>
   1e0c0:	mov	r0, r4
   1e0c4:	bl	54f8 <_Unwind_Resume@plt>
   1e0c8:	mov	r4, r0
   1e0cc:	ldr	r5, [sp]
   1e0d0:	b	1e0b8 <fputs@plt+0x18aa0>
   1e0d4:	b	1e0c8 <fputs@plt+0x18ab0>
   1e0d8:	andeq	r2, r9, r8, lsr #23
   1e0dc:	andeq	r0, r0, r0, asr #8
   1e0e0:	andeq	r9, r6, ip
   1e0e4:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   1e0e8:	andeq	r8, r6, r0, lsl #28
   1e0ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0f0:	sub	sp, sp, #60	; 0x3c
   1e0f4:	ldr	ip, [pc, #1172]	; 1e590 <fputs@plt+0x18f78>
   1e0f8:	subs	fp, r1, #0
   1e0fc:	str	r2, [sp, #16]
   1e100:	ldr	r1, [pc, #1164]	; 1e594 <fputs@plt+0x18f7c>
   1e104:	add	ip, pc, ip
   1e108:	ldr	r2, [sp, #96]	; 0x60
   1e10c:	str	r3, [sp, #20]
   1e110:	mov	r3, ip
   1e114:	str	r0, [sp, #40]	; 0x28
   1e118:	str	r2, [sp, #28]
   1e11c:	ldr	r3, [sp, #100]	; 0x64
   1e120:	ldr	r1, [ip, r1]
   1e124:	str	r3, [sp, #24]
   1e128:	ldr	r3, [r1]
   1e12c:	str	r1, [sp, #32]
   1e130:	str	r3, [sp, #52]	; 0x34
   1e134:	beq	1e4a4 <fputs@plt+0x18e8c>
   1e138:	ldr	r1, [sp, #16]
   1e13c:	cmp	r1, #0
   1e140:	blt	1e570 <fputs@plt+0x18f58>
   1e144:	ldr	r2, [sp, #20]
   1e148:	cmp	r2, #0
   1e14c:	beq	1e520 <fputs@plt+0x18f08>
   1e150:	ldr	r3, [sp, #28]
   1e154:	cmp	r3, #0
   1e158:	beq	1e500 <fputs@plt+0x18ee8>
   1e15c:	ldr	r1, [sp, #24]
   1e160:	cmp	r1, #0
   1e164:	beq	1e4e0 <fputs@plt+0x18ec8>
   1e168:	ldr	r0, [sp, #16]
   1e16c:	bl	560c <fdopendir@plt>
   1e170:	subs	r4, r0, #0
   1e174:	beq	1e3f4 <fputs@plt+0x18ddc>
   1e178:	bl	55b8 <__errno_location@plt>
   1e17c:	mov	r7, #0
   1e180:	mov	r6, r7
   1e184:	add	r2, sp, #48	; 0x30
   1e188:	str	r2, [sp, #36]	; 0x24
   1e18c:	mov	r5, r0
   1e190:	str	r6, [r5]
   1e194:	mov	r0, r4
   1e198:	bl	5414 <readdir64@plt>
   1e19c:	subs	r8, r0, #0
   1e1a0:	beq	1e27c <fputs@plt+0x18c64>
   1e1a4:	add	sl, r8, #19
   1e1a8:	mov	r0, sl
   1e1ac:	bl	6770c <fputs@plt+0x620f4>
   1e1b0:	cmp	r0, #0
   1e1b4:	bne	1e190 <fputs@plt+0x18b78>
   1e1b8:	mov	r0, r4
   1e1bc:	mov	r1, r8
   1e1c0:	bl	6a06c <fputs@plt+0x64a54>
   1e1c4:	ldrb	r3, [r8, #18]
   1e1c8:	cmp	r3, #4
   1e1cc:	beq	1e2b0 <fputs@plt+0x18c98>
   1e1d0:	cmp	r3, #10
   1e1d4:	bne	1e190 <fputs@plt+0x18b78>
   1e1d8:	mov	r0, sl
   1e1dc:	ldr	r1, [sp, #20]
   1e1e0:	str	r6, [sp, #48]	; 0x30
   1e1e4:	bl	6ea04 <fputs@plt+0x693ec>
   1e1e8:	subs	r8, r0, #0
   1e1ec:	beq	1e40c <fputs@plt+0x18df4>
   1e1f0:	add	r1, sp, #48	; 0x30
   1e1f4:	bl	66f28 <fputs@plt+0x61910>
   1e1f8:	cmp	r0, #0
   1e1fc:	blt	1e3b0 <fputs@plt+0x18d98>
   1e200:	ldr	r9, [sp, #48]	; 0x30
   1e204:	mov	r0, r9
   1e208:	bl	6e8a0 <fputs@plt+0x69288>
   1e20c:	cmp	r0, #0
   1e210:	beq	1e3c4 <fputs@plt+0x18dac>
   1e214:	mov	r0, fp
   1e218:	bl	6e8a0 <fputs@plt+0x69288>
   1e21c:	cmp	r0, #0
   1e220:	bne	1e338 <fputs@plt+0x18d20>
   1e224:	mov	r1, fp
   1e228:	mov	r0, sl
   1e22c:	bl	557c <strcmp@plt>
   1e230:	rsbs	sl, r0, #1
   1e234:	mov	r0, r9
   1e238:	movcc	sl, #0
   1e23c:	bl	55c4 <basename@plt>
   1e240:	mov	r1, fp
   1e244:	bl	557c <strcmp@plt>
   1e248:	rsbs	r9, r0, #1
   1e24c:	movcc	r9, #0
   1e250:	and	r3, sl, r9
   1e254:	tst	r3, #255	; 0xff
   1e258:	bne	1e364 <fputs@plt+0x18d4c>
   1e25c:	orr	r9, sl, r9
   1e260:	tst	r9, #255	; 0xff
   1e264:	bne	1e444 <fputs@plt+0x18e2c>
   1e268:	ldr	r0, [sp, #48]	; 0x30
   1e26c:	bl	4e5c <free@plt>
   1e270:	mov	r0, r8
   1e274:	bl	4e5c <free@plt>
   1e278:	b	1e190 <fputs@plt+0x18b78>
   1e27c:	ldr	r3, [r5]
   1e280:	cmp	r3, #0
   1e284:	rsbne	r7, r3, #0
   1e288:	mov	r0, r4
   1e28c:	bl	51d4 <closedir@plt>
   1e290:	ldr	r1, [sp, #32]
   1e294:	mov	r0, r7
   1e298:	ldr	r2, [sp, #52]	; 0x34
   1e29c:	ldr	r3, [r1]
   1e2a0:	cmp	r2, r3
   1e2a4:	bne	1e4cc <fputs@plt+0x18eb4>
   1e2a8:	add	sp, sp, #60	; 0x3c
   1e2ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e2b0:	mov	r2, #51200	; 0xc800
   1e2b4:	ldr	r0, [sp, #16]
   1e2b8:	movt	r2, #8
   1e2bc:	mov	r1, sl
   1e2c0:	bl	4eb0 <openat64@plt>
   1e2c4:	subs	r8, r0, #0
   1e2c8:	blt	1e320 <fputs@plt+0x18d08>
   1e2cc:	mov	r0, sl
   1e2d0:	ldr	r1, [sp, #20]
   1e2d4:	bl	6ea04 <fputs@plt+0x693ec>
   1e2d8:	subs	r9, r0, #0
   1e2dc:	beq	1e434 <fputs@plt+0x18e1c>
   1e2e0:	ldr	r3, [sp, #28]
   1e2e4:	mov	r2, r8
   1e2e8:	ldr	r1, [sp, #24]
   1e2ec:	ldr	r0, [sp, #40]	; 0x28
   1e2f0:	str	r3, [sp]
   1e2f4:	mov	r3, r9
   1e2f8:	str	r1, [sp, #4]
   1e2fc:	mov	r1, fp
   1e300:	bl	1e0ec <fputs@plt+0x18ad4>
   1e304:	subs	r3, r0, #0
   1e308:	bgt	1e424 <fputs@plt+0x18e0c>
   1e30c:	cmp	r7, #0
   1e310:	mov	r0, r9
   1e314:	moveq	r7, r3
   1e318:	bl	4e5c <free@plt>
   1e31c:	b	1e190 <fputs@plt+0x18b78>
   1e320:	ldr	r3, [r5]
   1e324:	cmp	r3, #2
   1e328:	beq	1e190 <fputs@plt+0x18b78>
   1e32c:	cmp	r7, #0
   1e330:	rsbeq	r7, r3, #0
   1e334:	b	1e190 <fputs@plt+0x18b78>
   1e338:	mov	r0, r8
   1e33c:	mov	r1, fp
   1e340:	bl	6f2bc <fputs@plt+0x69ca4>
   1e344:	mov	sl, r0
   1e348:	mov	r1, fp
   1e34c:	mov	r0, r9
   1e350:	bl	6f2bc <fputs@plt+0x69ca4>
   1e354:	mov	r9, r0
   1e358:	and	r3, sl, r9
   1e35c:	tst	r3, #255	; 0xff
   1e360:	beq	1e25c <fputs@plt+0x18c44>
   1e364:	mov	r0, fp
   1e368:	ldr	r1, [sp, #28]
   1e36c:	bl	6ea04 <fputs@plt+0x693ec>
   1e370:	subs	r2, r0, #0
   1e374:	str	r2, [sp, #44]	; 0x2c
   1e378:	beq	1e40c <fputs@plt+0x18df4>
   1e37c:	mov	r1, r8
   1e380:	bl	6f2bc <fputs@plt+0x69ca4>
   1e384:	mov	r3, r0
   1e388:	ldr	r0, [sp, #44]	; 0x2c
   1e38c:	str	r3, [sp, #12]
   1e390:	bl	4e5c <free@plt>
   1e394:	ldr	r3, [sp, #12]
   1e398:	cmp	r3, #0
   1e39c:	beq	1e25c <fputs@plt+0x18c44>
   1e3a0:	ldr	r1, [sp, #24]
   1e3a4:	mov	r3, #1
   1e3a8:	strb	r3, [r1]
   1e3ac:	b	1e268 <fputs@plt+0x18c50>
   1e3b0:	cmn	r0, #2
   1e3b4:	beq	1e268 <fputs@plt+0x18c50>
   1e3b8:	cmp	r7, #0
   1e3bc:	moveq	r7, r0
   1e3c0:	b	1e268 <fputs@plt+0x18c50>
   1e3c4:	mov	r1, r9
   1e3c8:	ldr	r0, [sp, #40]	; 0x28
   1e3cc:	bl	6f988 <fputs@plt+0x6a370>
   1e3d0:	subs	r3, r0, #0
   1e3d4:	beq	1e40c <fputs@plt+0x18df4>
   1e3d8:	ldr	r0, [sp, #48]	; 0x30
   1e3dc:	mov	r9, r3
   1e3e0:	str	r3, [sp, #12]
   1e3e4:	bl	4e5c <free@plt>
   1e3e8:	ldr	r3, [sp, #12]
   1e3ec:	str	r3, [sp, #48]	; 0x30
   1e3f0:	b	1e214 <fputs@plt+0x18bfc>
   1e3f4:	ldr	r0, [sp, #16]
   1e3f8:	bl	65fb8 <fputs@plt+0x609a0>
   1e3fc:	bl	55b8 <__errno_location@plt>
   1e400:	ldr	r7, [r0]
   1e404:	rsb	r7, r7, #0
   1e408:	b	1e290 <fputs@plt+0x18c78>
   1e40c:	mvn	r7, #11
   1e410:	ldr	r0, [sp, #48]	; 0x30
   1e414:	bl	4e5c <free@plt>
   1e418:	mov	r0, r8
   1e41c:	bl	4e5c <free@plt>
   1e420:	b	1e288 <fputs@plt+0x18c70>
   1e424:	mov	r7, #1
   1e428:	mov	r0, r9
   1e42c:	bl	4e5c <free@plt>
   1e430:	b	1e288 <fputs@plt+0x18c70>
   1e434:	mov	r0, r8
   1e438:	bl	65fb8 <fputs@plt+0x609a0>
   1e43c:	mvn	r7, #11
   1e440:	b	1e428 <fputs@plt+0x18e10>
   1e444:	mov	r7, #1
   1e448:	b	1e410 <fputs@plt+0x18df8>
   1e44c:	ldr	r9, [sp, #48]	; 0x30
   1e450:	mov	r5, r0
   1e454:	mov	r0, r9
   1e458:	bl	4e5c <free@plt>
   1e45c:	mov	r0, r8
   1e460:	bl	4e5c <free@plt>
   1e464:	mov	r0, r4
   1e468:	bl	51d4 <closedir@plt>
   1e46c:	mov	r0, r5
   1e470:	bl	54f8 <_Unwind_Resume@plt>
   1e474:	mov	r5, r0
   1e478:	ldr	r0, [sp, #44]	; 0x2c
   1e47c:	bl	4e5c <free@plt>
   1e480:	ldr	r9, [sp, #48]	; 0x30
   1e484:	b	1e454 <fputs@plt+0x18e3c>
   1e488:	mov	r5, r0
   1e48c:	b	1e454 <fputs@plt+0x18e3c>
   1e490:	b	1e488 <fputs@plt+0x18e70>
   1e494:	mov	r5, r0
   1e498:	b	1e464 <fputs@plt+0x18e4c>
   1e49c:	mov	r5, r0
   1e4a0:	b	1e46c <fputs@plt+0x18e54>
   1e4a4:	ldr	r0, [pc, #236]	; 1e598 <fputs@plt+0x18f80>
   1e4a8:	movw	r2, #517	; 0x205
   1e4ac:	ldr	r1, [pc, #232]	; 1e59c <fputs@plt+0x18f84>
   1e4b0:	ldr	r3, [pc, #232]	; 1e5a0 <fputs@plt+0x18f88>
   1e4b4:	add	r0, pc, r0
   1e4b8:	add	r1, pc, r1
   1e4bc:	add	r3, pc, r3
   1e4c0:	bl	76bb0 <fputs@plt+0x71598>
   1e4c4:	b	1e44c <fputs@plt+0x18e34>
   1e4c8:	b	1e49c <fputs@plt+0x18e84>
   1e4cc:	bl	524c <__stack_chk_fail@plt>
   1e4d0:	mov	r2, #0
   1e4d4:	mov	r5, r0
   1e4d8:	str	r2, [sp, #44]	; 0x2c
   1e4dc:	b	1e478 <fputs@plt+0x18e60>
   1e4e0:	ldr	r0, [pc, #188]	; 1e5a4 <fputs@plt+0x18f8c>
   1e4e4:	movw	r2, #521	; 0x209
   1e4e8:	ldr	r1, [pc, #184]	; 1e5a8 <fputs@plt+0x18f90>
   1e4ec:	ldr	r3, [pc, #184]	; 1e5ac <fputs@plt+0x18f94>
   1e4f0:	add	r0, pc, r0
   1e4f4:	add	r1, pc, r1
   1e4f8:	add	r3, pc, r3
   1e4fc:	bl	76bb0 <fputs@plt+0x71598>
   1e500:	ldr	r0, [pc, #168]	; 1e5b0 <fputs@plt+0x18f98>
   1e504:	mov	r2, #520	; 0x208
   1e508:	ldr	r1, [pc, #164]	; 1e5b4 <fputs@plt+0x18f9c>
   1e50c:	ldr	r3, [pc, #164]	; 1e5b8 <fputs@plt+0x18fa0>
   1e510:	add	r0, pc, r0
   1e514:	add	r1, pc, r1
   1e518:	add	r3, pc, r3
   1e51c:	bl	76bb0 <fputs@plt+0x71598>
   1e520:	ldr	r0, [pc, #148]	; 1e5bc <fputs@plt+0x18fa4>
   1e524:	movw	r2, #519	; 0x207
   1e528:	ldr	r1, [pc, #144]	; 1e5c0 <fputs@plt+0x18fa8>
   1e52c:	ldr	r3, [pc, #144]	; 1e5c4 <fputs@plt+0x18fac>
   1e530:	add	r0, pc, r0
   1e534:	add	r1, pc, r1
   1e538:	add	r3, pc, r3
   1e53c:	bl	76bb0 <fputs@plt+0x71598>
   1e540:	mov	r5, r0
   1e544:	mov	r9, #0
   1e548:	mov	r0, r9
   1e54c:	bl	4e5c <free@plt>
   1e550:	b	1e464 <fputs@plt+0x18e4c>
   1e554:	b	1e540 <fputs@plt+0x18f28>
   1e558:	mov	r5, r0
   1e55c:	ldr	r9, [sp, #48]	; 0x30
   1e560:	mov	r8, #0
   1e564:	b	1e454 <fputs@plt+0x18e3c>
   1e568:	mov	r5, r0
   1e56c:	b	1e548 <fputs@plt+0x18f30>
   1e570:	ldr	r0, [pc, #80]	; 1e5c8 <fputs@plt+0x18fb0>
   1e574:	movw	r2, #518	; 0x206
   1e578:	ldr	r1, [pc, #76]	; 1e5cc <fputs@plt+0x18fb4>
   1e57c:	ldr	r3, [pc, #76]	; 1e5d0 <fputs@plt+0x18fb8>
   1e580:	add	r0, pc, r0
   1e584:	add	r1, pc, r1
   1e588:	add	r3, pc, r3
   1e58c:	bl	76bb0 <fputs@plt+0x71598>
   1e590:	andeq	r2, r9, r4, ror sl
   1e594:	andeq	r0, r0, r0, asr #8
   1e598:	andeq	r8, r6, r0, ror fp
   1e59c:	andeq	r8, r6, r8, ror #21
   1e5a0:	ldrdeq	r8, [r6], -ip
   1e5a4:	andeq	r8, r6, r0, lsr #22
   1e5a8:	andeq	r8, r6, ip, lsr #21
   1e5ac:	andeq	r8, r6, r0, lsr #19
   1e5b0:	strdeq	r8, [r6], -r4
   1e5b4:	andeq	r8, r6, ip, lsl #21
   1e5b8:	andeq	r8, r6, r0, lsl #19
   1e5bc:	andeq	r8, r6, r0, lsl #23
   1e5c0:	andeq	r8, r6, ip, ror #20
   1e5c4:	andeq	r8, r6, r0, ror #18
   1e5c8:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   1e5cc:	andeq	r8, r6, ip, lsl sl
   1e5d0:	andeq	r8, r6, r0, lsl r9
   1e5d4:	push	{r4, r5, r6, r7, lr}
   1e5d8:	subs	r6, r1, #0
   1e5dc:	sub	sp, sp, #12
   1e5e0:	mov	r7, r0
   1e5e4:	mov	r4, r2
   1e5e8:	mov	r5, r3
   1e5ec:	beq	1e658 <fputs@plt+0x19040>
   1e5f0:	cmp	r2, #0
   1e5f4:	beq	1e698 <fputs@plt+0x19080>
   1e5f8:	cmp	r3, #0
   1e5fc:	beq	1e678 <fputs@plt+0x19060>
   1e600:	mov	r0, r2
   1e604:	mov	r1, #51200	; 0xc800
   1e608:	movt	r1, #8
   1e60c:	bl	50d8 <open64@plt>
   1e610:	subs	r2, r0, #0
   1e614:	blt	1e638 <fputs@plt+0x19020>
   1e618:	str	r4, [sp]
   1e61c:	mov	r0, r7
   1e620:	str	r5, [sp, #4]
   1e624:	mov	r1, r6
   1e628:	mov	r3, r4
   1e62c:	bl	1e0ec <fputs@plt+0x18ad4>
   1e630:	add	sp, sp, #12
   1e634:	pop	{r4, r5, r6, r7, pc}
   1e638:	bl	55b8 <__errno_location@plt>
   1e63c:	ldr	r0, [r0]
   1e640:	cmp	r0, #2
   1e644:	rsbne	r0, r0, #0
   1e648:	bne	1e630 <fputs@plt+0x19018>
   1e64c:	mov	r0, #0
   1e650:	add	sp, sp, #12
   1e654:	pop	{r4, r5, r6, r7, pc}
   1e658:	ldr	r0, [pc, #88]	; 1e6b8 <fputs@plt+0x190a0>
   1e65c:	movw	r2, #647	; 0x287
   1e660:	ldr	r1, [pc, #84]	; 1e6bc <fputs@plt+0x190a4>
   1e664:	ldr	r3, [pc, #84]	; 1e6c0 <fputs@plt+0x190a8>
   1e668:	add	r0, pc, r0
   1e66c:	add	r1, pc, r1
   1e670:	add	r3, pc, r3
   1e674:	bl	76bb0 <fputs@plt+0x71598>
   1e678:	ldr	r0, [pc, #68]	; 1e6c4 <fputs@plt+0x190ac>
   1e67c:	movw	r2, #649	; 0x289
   1e680:	ldr	r1, [pc, #64]	; 1e6c8 <fputs@plt+0x190b0>
   1e684:	ldr	r3, [pc, #64]	; 1e6cc <fputs@plt+0x190b4>
   1e688:	add	r0, pc, r0
   1e68c:	add	r1, pc, r1
   1e690:	add	r3, pc, r3
   1e694:	bl	76bb0 <fputs@plt+0x71598>
   1e698:	ldr	r0, [pc, #48]	; 1e6d0 <fputs@plt+0x190b8>
   1e69c:	mov	r2, #648	; 0x288
   1e6a0:	ldr	r1, [pc, #44]	; 1e6d4 <fputs@plt+0x190bc>
   1e6a4:	ldr	r3, [pc, #44]	; 1e6d8 <fputs@plt+0x190c0>
   1e6a8:	add	r0, pc, r0
   1e6ac:	add	r1, pc, r1
   1e6b0:	add	r3, pc, r3
   1e6b4:	bl	76bb0 <fputs@plt+0x71598>
   1e6b8:			; <UNDEFINED> instruction: 0x000689bc
   1e6bc:	andeq	r8, r6, r4, lsr r9
   1e6c0:	ldrdeq	r8, [r6], -ip
   1e6c4:	andeq	r8, r6, r8, lsl #19
   1e6c8:	andeq	r8, r6, r4, lsl r9
   1e6cc:			; <UNDEFINED> instruction: 0x000688bc
   1e6d0:	andeq	r8, r6, ip, asr r9
   1e6d4:	strdeq	r8, [r6], -r4
   1e6d8:	muleq	r6, ip, r8
   1e6dc:	ldr	r3, [pc, #260]	; 1e7e8 <fputs@plt+0x191d0>
   1e6e0:	cmp	r1, #0
   1e6e4:	ldr	r2, [pc, #256]	; 1e7ec <fputs@plt+0x191d4>
   1e6e8:	add	r3, pc, r3
   1e6ec:	push	{r4, r5, r6, lr}
   1e6f0:	sub	sp, sp, #8
   1e6f4:	ldr	r5, [r3, r2]
   1e6f8:	ldr	r0, [sp, #28]
   1e6fc:	ldr	r1, [sp, #36]	; 0x24
   1e700:	ldr	r3, [r5]
   1e704:	ldr	r4, [sp, #40]	; 0x28
   1e708:	str	r3, [sp, #4]
   1e70c:	beq	1e788 <fputs@plt+0x19170>
   1e710:	cmp	r0, #0
   1e714:	beq	1e7c8 <fputs@plt+0x191b0>
   1e718:	cmp	r1, #0
   1e71c:	beq	1e7a8 <fputs@plt+0x19190>
   1e720:	mov	r0, r4
   1e724:	mov	r2, sp
   1e728:	bl	24a2c <fputs@plt+0x1f414>
   1e72c:	cmp	r0, #0
   1e730:	blt	1e75c <fputs@plt+0x19144>
   1e734:	ldr	r6, [sp]
   1e738:	mov	r0, r6
   1e73c:	bl	7bca8 <fputs@plt+0x76690>
   1e740:	cmp	r0, #0
   1e744:	beq	1e774 <fputs@plt+0x1915c>
   1e748:	ldr	r0, [r4, #28]
   1e74c:	bl	4e5c <free@plt>
   1e750:	ldr	r3, [sp]
   1e754:	mov	r0, #0
   1e758:	str	r3, [r4, #28]
   1e75c:	ldr	r2, [sp, #4]
   1e760:	ldr	r3, [r5]
   1e764:	cmp	r2, r3
   1e768:	bne	1e784 <fputs@plt+0x1916c>
   1e76c:	add	sp, sp, #8
   1e770:	pop	{r4, r5, r6, pc}
   1e774:	mov	r0, r6
   1e778:	bl	4e5c <free@plt>
   1e77c:	mvn	r0, #21
   1e780:	b	1e75c <fputs@plt+0x19144>
   1e784:	bl	524c <__stack_chk_fail@plt>
   1e788:	ldr	r0, [pc, #96]	; 1e7f0 <fputs@plt+0x191d8>
   1e78c:	movw	r2, #930	; 0x3a2
   1e790:	ldr	r1, [pc, #92]	; 1e7f4 <fputs@plt+0x191dc>
   1e794:	ldr	r3, [pc, #92]	; 1e7f8 <fputs@plt+0x191e0>
   1e798:	add	r0, pc, r0
   1e79c:	add	r1, pc, r1
   1e7a0:	add	r3, pc, r3
   1e7a4:	bl	76bb0 <fputs@plt+0x71598>
   1e7a8:	ldr	r0, [pc, #76]	; 1e7fc <fputs@plt+0x191e4>
   1e7ac:	mov	r2, #932	; 0x3a4
   1e7b0:	ldr	r1, [pc, #72]	; 1e800 <fputs@plt+0x191e8>
   1e7b4:	ldr	r3, [pc, #72]	; 1e804 <fputs@plt+0x191ec>
   1e7b8:	add	r0, pc, r0
   1e7bc:	add	r1, pc, r1
   1e7c0:	add	r3, pc, r3
   1e7c4:	bl	76bb0 <fputs@plt+0x71598>
   1e7c8:	ldr	r0, [pc, #56]	; 1e808 <fputs@plt+0x191f0>
   1e7cc:	movw	r2, #931	; 0x3a3
   1e7d0:	ldr	r1, [pc, #52]	; 1e80c <fputs@plt+0x191f4>
   1e7d4:	ldr	r3, [pc, #52]	; 1e810 <fputs@plt+0x191f8>
   1e7d8:	add	r0, pc, r0
   1e7dc:	add	r1, pc, r1
   1e7e0:	add	r3, pc, r3
   1e7e4:	bl	76bb0 <fputs@plt+0x71598>
   1e7e8:	muleq	r9, r0, r4
   1e7ec:	andeq	r0, r0, r0, asr #8
   1e7f0:	andeq	r8, r6, r8, lsl #17
   1e7f4:	andeq	r8, r6, r4, lsl #16
   1e7f8:	andeq	r8, r6, r4, asr r5
   1e7fc:	andeq	r8, r6, ip, ror r8
   1e800:	andeq	r8, r6, r4, ror #15
   1e804:	andeq	r8, r6, r4, lsr r5
   1e808:	andeq	r8, r6, r4, asr r8
   1e80c:	andeq	r8, r6, r4, asr #15
   1e810:	andeq	r8, r6, r4, lsl r5
   1e814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e818:	add	fp, sp, #32
   1e81c:	ldr	r7, [pc, #1228]	; 1ecf0 <fputs@plt+0x196d8>
   1e820:	sub	sp, sp, #300	; 0x12c
   1e824:	ldr	ip, [pc, #1224]	; 1ecf4 <fputs@plt+0x196dc>
   1e828:	add	r7, pc, r7
   1e82c:	sub	r5, fp, #180	; 0xb4
   1e830:	str	r5, [fp, #-308]	; 0xfffffecc
   1e834:	mov	r6, r3
   1e838:	ldr	ip, [r7, ip]
   1e83c:	mov	r4, r1
   1e840:	mov	r8, r0
   1e844:	mov	r1, #0
   1e848:	mov	r5, r2
   1e84c:	sub	r0, fp, #180	; 0xb4
   1e850:	ldr	r3, [ip]
   1e854:	mov	r2, #140	; 0x8c
   1e858:	str	ip, [fp, #-304]	; 0xfffffed0
   1e85c:	add	sl, r4, #12
   1e860:	add	r9, r4, #16
   1e864:	str	r3, [fp, #-40]	; 0xffffffd8
   1e868:	bl	4d54 <memset@plt>
   1e86c:	ldr	r3, [pc, #1156]	; 1ecf8 <fputs@plt+0x196e0>
   1e870:	add	lr, r4, #20
   1e874:	ldr	ip, [pc, #1152]	; 1ecfc <fputs@plt+0x196e4>
   1e878:	cmp	r8, #0
   1e87c:	ldr	r2, [pc, #1148]	; 1ed00 <fputs@plt+0x196e8>
   1e880:	add	ip, pc, ip
   1e884:	str	ip, [fp, #-180]	; 0xffffff4c
   1e888:	add	r2, pc, r2
   1e88c:	str	r2, [fp, #-176]	; 0xffffff50
   1e890:	ldr	r3, [r7, r3]
   1e894:	ldr	r1, [pc, #1128]	; 1ed04 <fputs@plt+0x196ec>
   1e898:	ldr	r0, [pc, #1128]	; 1ed08 <fputs@plt+0x196f0>
   1e89c:	add	r1, pc, r1
   1e8a0:	ldr	r2, [pc, #1124]	; 1ed0c <fputs@plt+0x196f4>
   1e8a4:	str	r3, [fp, #-172]	; 0xffffff54
   1e8a8:	add	r0, pc, r0
   1e8ac:	str	r3, [fp, #-152]	; 0xffffff68
   1e8b0:	add	r2, pc, r2
   1e8b4:	str	r3, [fp, #-132]	; 0xffffff7c
   1e8b8:	str	ip, [fp, #-160]	; 0xffffff60
   1e8bc:	ldr	r3, [pc, #1100]	; 1ed10 <fputs@plt+0x196f8>
   1e8c0:	str	ip, [fp, #-140]	; 0xffffff74
   1e8c4:	str	ip, [fp, #-120]	; 0xffffff88
   1e8c8:	add	r3, pc, r3
   1e8cc:	str	ip, [fp, #-100]	; 0xffffff9c
   1e8d0:	str	sl, [fp, #-164]	; 0xffffff5c
   1e8d4:	ldr	ip, [pc, #1080]	; 1ed14 <fputs@plt+0x196fc>
   1e8d8:	ldr	sl, [pc, #1080]	; 1ed18 <fputs@plt+0x19700>
   1e8dc:	str	r9, [fp, #-144]	; 0xffffff70
   1e8e0:	add	ip, pc, ip
   1e8e4:	ldr	r9, [pc, #1072]	; 1ed1c <fputs@plt+0x19704>
   1e8e8:	add	sl, pc, sl
   1e8ec:	str	lr, [fp, #-124]	; 0xffffff84
   1e8f0:	str	r1, [fp, #-136]	; 0xffffff78
   1e8f4:	add	r9, pc, r9
   1e8f8:	ldr	lr, [pc, #1056]	; 1ed20 <fputs@plt+0x19708>
   1e8fc:	ldr	r1, [pc, #1056]	; 1ed24 <fputs@plt+0x1970c>
   1e900:	add	lr, pc, lr
   1e904:	str	r4, [fp, #-104]	; 0xffffff98
   1e908:	add	r1, pc, r1
   1e90c:	str	r8, [fp, #-84]	; 0xffffffac
   1e910:	str	r4, [fp, #-64]	; 0xffffffc0
   1e914:	str	r0, [fp, #-156]	; 0xffffff64
   1e918:	str	r1, [fp, #-116]	; 0xffffff8c
   1e91c:	str	r2, [fp, #-112]	; 0xffffff90
   1e920:	str	r3, [fp, #-96]	; 0xffffffa0
   1e924:	str	ip, [fp, #-92]	; 0xffffffa4
   1e928:	str	sl, [fp, #-80]	; 0xffffffb0
   1e92c:	str	r9, [fp, #-76]	; 0xffffffb4
   1e930:	str	lr, [fp, #-72]	; 0xffffffb8
   1e934:	beq	1ec10 <fputs@plt+0x195f8>
   1e938:	cmp	r4, #0
   1e93c:	beq	1ec88 <fputs@plt+0x19670>
   1e940:	cmp	r5, #0
   1e944:	beq	1ec58 <fputs@plt+0x19640>
   1e948:	cmp	r6, #0
   1e94c:	beq	1e9d8 <fputs@plt+0x193c0>
   1e950:	ldrb	r3, [r6]
   1e954:	cmp	r3, #0
   1e958:	beq	1e9d8 <fputs@plt+0x193c0>
   1e95c:	sub	r9, fp, #296	; 0x128
   1e960:	ldr	r3, [pc, #960]	; 1ed28 <fputs@plt+0x19710>
   1e964:	sub	r8, fp, #288	; 0x120
   1e968:	str	r5, [fp, #-288]	; 0xfffffee0
   1e96c:	mov	sl, r9
   1e970:	mov	r0, r6
   1e974:	mov	r5, #0
   1e978:	add	r3, pc, r3
   1e97c:	str	r6, [fp, #-296]	; 0xfffffed8
   1e980:	str	r3, [fp, #-292]	; 0xfffffedc
   1e984:	bl	4fc4 <strlen@plt>
   1e988:	cmp	sl, r8
   1e98c:	add	r5, r0, r5
   1e990:	beq	1e9a0 <fputs@plt+0x19388>
   1e994:	ldr	r0, [sl, #4]!
   1e998:	cmp	r0, #0
   1e99c:	bne	1e984 <fputs@plt+0x1936c>
   1e9a0:	add	r5, r5, #15
   1e9a4:	mov	r1, r6
   1e9a8:	bic	r5, r5, #7
   1e9ac:	sub	sp, sp, r5
   1e9b0:	add	r5, sp, #24
   1e9b4:	mov	r0, r5
   1e9b8:	bl	4d3c <stpcpy@plt>
   1e9bc:	cmp	r9, r8
   1e9c0:	beq	1e9d0 <fputs@plt+0x193b8>
   1e9c4:	ldr	r1, [r9, #4]!
   1e9c8:	cmp	r1, #0
   1e9cc:	bne	1e9b8 <fputs@plt+0x193a0>
   1e9d0:	mov	r3, #0
   1e9d4:	strb	r3, [r0]
   1e9d8:	ldr	ip, [fp, #4]
   1e9dc:	ands	r8, ip, #1
   1e9e0:	bne	1ea40 <fputs@plt+0x19428>
   1e9e4:	sub	r6, fp, #284	; 0x11c
   1e9e8:	mov	r1, r5
   1e9ec:	mov	r0, #3
   1e9f0:	mov	r2, r6
   1e9f4:	bl	5408 <__lxstat64@plt>
   1e9f8:	cmp	r0, #0
   1e9fc:	blt	1eaf8 <fputs@plt+0x194e0>
   1ea00:	mov	r0, r6
   1ea04:	bl	69150 <fputs@plt+0x63b38>
   1ea08:	cmp	r0, #0
   1ea0c:	bne	1eae0 <fputs@plt+0x194c8>
   1ea10:	ldr	r3, [fp, #-268]	; 0xfffffef4
   1ea14:	and	r3, r3, #61440	; 0xf000
   1ea18:	cmp	r3, #32768	; 0x8000
   1ea1c:	beq	1ebb4 <fputs@plt+0x1959c>
   1ea20:	cmp	r3, #40960	; 0xa000
   1ea24:	beq	1ebf0 <fputs@plt+0x195d8>
   1ea28:	cmp	r3, #16384	; 0x4000
   1ea2c:	mov	r8, r0
   1ea30:	mvn	r6, #0
   1ea34:	mvnne	r5, #24
   1ea38:	mvneq	r5, #20
   1ea3c:	b	1eaa8 <fputs@plt+0x19490>
   1ea40:	mov	r1, #33024	; 0x8100
   1ea44:	mov	r0, r5
   1ea48:	movt	r1, #8
   1ea4c:	bl	50d8 <open64@plt>
   1ea50:	subs	r6, r0, #0
   1ea54:	blt	1ea98 <fputs@plt+0x19480>
   1ea58:	sub	r8, fp, #284	; 0x11c
   1ea5c:	mov	r0, #3
   1ea60:	mov	r1, r6
   1ea64:	mov	r2, r8
   1ea68:	bl	4dfc <__fxstat64@plt>
   1ea6c:	cmp	r0, #0
   1ea70:	blt	1ea98 <fputs@plt+0x19480>
   1ea74:	mov	r0, r8
   1ea78:	bl	69150 <fputs@plt+0x63b38>
   1ea7c:	subs	r9, r0, #0
   1ea80:	beq	1eb0c <fputs@plt+0x194f4>
   1ea84:	mov	r8, #0
   1ea88:	mov	r3, #2
   1ea8c:	mov	r5, r8
   1ea90:	str	r3, [r4, #32]
   1ea94:	b	1eaa8 <fputs@plt+0x19490>
   1ea98:	bl	55b8 <__errno_location@plt>
   1ea9c:	mov	r8, #0
   1eaa0:	ldr	r5, [r0]
   1eaa4:	rsb	r5, r5, #0
   1eaa8:	mov	r0, r6
   1eaac:	bl	65fb8 <fputs@plt+0x609a0>
   1eab0:	cmp	r8, #0
   1eab4:	beq	1eac0 <fputs@plt+0x194a8>
   1eab8:	mov	r0, r8
   1eabc:	bl	4c64 <fclose@plt>
   1eac0:	mov	r0, r5
   1eac4:	ldr	r5, [fp, #-304]	; 0xfffffed0
   1eac8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1eacc:	ldr	r3, [r5]
   1ead0:	cmp	r2, r3
   1ead4:	bne	1ec0c <fputs@plt+0x195f4>
   1ead8:	sub	sp, fp, #32
   1eadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eae0:	mov	r8, #0
   1eae4:	mov	r3, #2
   1eae8:	mov	r5, r8
   1eaec:	str	r3, [r4, #32]
   1eaf0:	mvn	r6, #0
   1eaf4:	b	1eaa8 <fputs@plt+0x19490>
   1eaf8:	bl	55b8 <__errno_location@plt>
   1eafc:	mvn	r6, #0
   1eb00:	ldr	r5, [r0]
   1eb04:	rsb	r5, r5, #0
   1eb08:	b	1eaa8 <fputs@plt+0x19490>
   1eb0c:	ldr	r3, [fp, #-268]	; 0xfffffef4
   1eb10:	and	r3, r3, #61440	; 0xf000
   1eb14:	cmp	r3, #16384	; 0x4000
   1eb18:	beq	1ec00 <fputs@plt+0x195e8>
   1eb1c:	cmp	r3, #32768	; 0x8000
   1eb20:	bne	1ebe4 <fputs@plt+0x195cc>
   1eb24:	ldr	r1, [pc, #512]	; 1ed2c <fputs@plt+0x19714>
   1eb28:	mov	r0, r6
   1eb2c:	add	r1, pc, r1
   1eb30:	bl	5180 <fdopen@plt>
   1eb34:	subs	r8, r0, #0
   1eb38:	beq	1ebd4 <fputs@plt+0x195bc>
   1eb3c:	ldr	lr, [pc, #492]	; 1ed30 <fputs@plt+0x19718>
   1eb40:	mov	ip, #1
   1eb44:	mov	r1, r5
   1eb48:	mov	r0, r9
   1eb4c:	sub	r5, fp, #180	; 0xb4
   1eb50:	mov	r3, r9
   1eb54:	ldr	lr, [r7, lr]
   1eb58:	mov	r2, r8
   1eb5c:	str	r5, [sp, #4]
   1eb60:	str	r9, [sp, #16]
   1eb64:	str	lr, [sp]
   1eb68:	str	r4, [sp, #20]
   1eb6c:	str	ip, [sp, #8]
   1eb70:	str	ip, [sp, #12]
   1eb74:	bl	755e4 <fputs@plt+0x6ffcc>
   1eb78:	cmp	r0, #0
   1eb7c:	blt	1ebc8 <fputs@plt+0x195b0>
   1eb80:	mov	r3, #0
   1eb84:	ldr	r0, [r4, #12]
   1eb88:	str	r3, [r4, #32]
   1eb8c:	bl	747a8 <fputs@plt+0x6f190>
   1eb90:	mov	r5, r0
   1eb94:	ldr	r0, [r4, #16]
   1eb98:	bl	747a8 <fputs@plt+0x6f190>
   1eb9c:	add	r5, r5, r0
   1eba0:	ldr	r0, [r4, #20]
   1eba4:	bl	747a8 <fputs@plt+0x6f190>
   1eba8:	add	r5, r5, r0
   1ebac:	mvn	r6, #0
   1ebb0:	b	1eaa8 <fputs@plt+0x19490>
   1ebb4:	mov	r8, r0
   1ebb8:	str	r0, [r4, #32]
   1ebbc:	mov	r5, r0
   1ebc0:	mvn	r6, #0
   1ebc4:	b	1eaa8 <fputs@plt+0x19490>
   1ebc8:	mov	r5, r0
   1ebcc:	mvn	r6, #0
   1ebd0:	b	1eaa8 <fputs@plt+0x19490>
   1ebd4:	bl	55b8 <__errno_location@plt>
   1ebd8:	ldr	r5, [r0]
   1ebdc:	rsb	r5, r5, #0
   1ebe0:	b	1eaa8 <fputs@plt+0x19490>
   1ebe4:	mov	r8, r9
   1ebe8:	mvn	r5, #24
   1ebec:	b	1eaa8 <fputs@plt+0x19490>
   1ebf0:	mov	r8, r0
   1ebf4:	mvn	r6, #0
   1ebf8:	mvn	r5, #39	; 0x27
   1ebfc:	b	1eaa8 <fputs@plt+0x19490>
   1ec00:	mov	r8, r9
   1ec04:	mvn	r5, #20
   1ec08:	b	1eaa8 <fputs@plt+0x19490>
   1ec0c:	bl	524c <__stack_chk_fail@plt>
   1ec10:	ldr	r0, [pc, #284]	; 1ed34 <fputs@plt+0x1971c>
   1ec14:	movw	r2, #971	; 0x3cb
   1ec18:	ldr	r1, [pc, #280]	; 1ed38 <fputs@plt+0x19720>
   1ec1c:	ldr	r3, [pc, #280]	; 1ed3c <fputs@plt+0x19724>
   1ec20:	add	r0, pc, r0
   1ec24:	add	r1, pc, r1
   1ec28:	add	r3, pc, r3
   1ec2c:	bl	76bb0 <fputs@plt+0x71598>
   1ec30:	mov	r7, r0
   1ec34:	mvn	r6, #0
   1ec38:	mov	r0, r6
   1ec3c:	bl	65fb8 <fputs@plt+0x609a0>
   1ec40:	cmp	r8, #0
   1ec44:	beq	1ec50 <fputs@plt+0x19638>
   1ec48:	mov	r0, r8
   1ec4c:	bl	4c64 <fclose@plt>
   1ec50:	mov	r0, r7
   1ec54:	bl	54f8 <_Unwind_Resume@plt>
   1ec58:	ldr	r0, [pc, #224]	; 1ed40 <fputs@plt+0x19728>
   1ec5c:	movw	r2, #973	; 0x3cd
   1ec60:	ldr	r1, [pc, #220]	; 1ed44 <fputs@plt+0x1972c>
   1ec64:	ldr	r3, [pc, #220]	; 1ed48 <fputs@plt+0x19730>
   1ec68:	add	r0, pc, r0
   1ec6c:	add	r1, pc, r1
   1ec70:	add	r3, pc, r3
   1ec74:	bl	76bb0 <fputs@plt+0x71598>
   1ec78:	mov	r7, r0
   1ec7c:	mov	r8, r5
   1ec80:	mvn	r6, #0
   1ec84:	b	1ec38 <fputs@plt+0x19620>
   1ec88:	ldr	r0, [pc, #188]	; 1ed4c <fputs@plt+0x19734>
   1ec8c:	mov	r2, #972	; 0x3cc
   1ec90:	ldr	r1, [pc, #184]	; 1ed50 <fputs@plt+0x19738>
   1ec94:	ldr	r3, [pc, #184]	; 1ed54 <fputs@plt+0x1973c>
   1ec98:	add	r0, pc, r0
   1ec9c:	add	r1, pc, r1
   1eca0:	add	r3, pc, r3
   1eca4:	bl	76bb0 <fputs@plt+0x71598>
   1eca8:	mov	r7, r0
   1ecac:	mov	r8, r4
   1ecb0:	mvn	r6, #0
   1ecb4:	b	1ec38 <fputs@plt+0x19620>
   1ecb8:	b	1ec30 <fputs@plt+0x19618>
   1ecbc:	b	1ec30 <fputs@plt+0x19618>
   1ecc0:	b	1ec30 <fputs@plt+0x19618>
   1ecc4:	b	1ec30 <fputs@plt+0x19618>
   1ecc8:	mov	r7, r0
   1eccc:	mov	r8, #0
   1ecd0:	b	1ec38 <fputs@plt+0x19620>
   1ecd4:	mov	r7, r0
   1ecd8:	b	1ec40 <fputs@plt+0x19628>
   1ecdc:	mov	r7, r0
   1ece0:	mvn	r6, #0
   1ece4:	mov	r8, #0
   1ece8:	b	1ec38 <fputs@plt+0x19620>
   1ecec:	b	1ecdc <fputs@plt+0x196c4>
   1ecf0:	andeq	r2, r9, r0, asr r3
   1ecf4:	andeq	r0, r0, r0, asr #8
   1ecf8:	andeq	r0, r0, r4, lsl r4
   1ecfc:			; <UNDEFINED> instruction: 0x000687bc
   1ed00:			; <UNDEFINED> instruction: 0x000687bc
   1ed04:			; <UNDEFINED> instruction: 0x000687bc
   1ed08:	andeq	r8, r6, r4, lsr #15
   1ed0c:			; <UNDEFINED> instruction: 0xfffffe24
   1ed10:	andeq	r8, r6, ip, lsr #15
   1ed14:	andeq	r0, r0, r0, ror #24
   1ed18:	andeq	r4, r6, r0, lsl #16
   1ed1c:	andeq	r8, r6, r8, lsl #15
   1ed20:	andeq	r1, r0, r4, lsl #11
   1ed24:	andeq	r8, r6, ip, asr r7
   1ed28:	andeq	r4, r7, r0, ror r1
   1ed2c:	muleq	r6, r4, fp
   1ed30:	andeq	r0, r0, r8, lsr #8
   1ed34:	andeq	r8, r7, r8, lsl #5
   1ed38:	andeq	r8, r6, ip, ror r3
   1ed3c:	andeq	r8, r6, r8, lsr #5
   1ed40:	andeq	r8, r6, r8, asr #8
   1ed44:	andeq	r8, r6, r4, lsr r3
   1ed48:	andeq	r8, r6, r0, ror #4
   1ed4c:	andeq	r5, r7, r4, asr #16
   1ed50:	andeq	r8, r6, r4, lsl #6
   1ed54:	andeq	r8, r6, r0, lsr r2
   1ed58:	ldr	ip, [pc, #400]	; 1eef0 <fputs@plt+0x198d8>
   1ed5c:	push	{r4, r5, r6, r7, r8, lr}
   1ed60:	add	ip, pc, ip
   1ed64:	ldr	r4, [pc, #392]	; 1eef4 <fputs@plt+0x198dc>
   1ed68:	sub	sp, sp, #16
   1ed6c:	mov	lr, #0
   1ed70:	mov	r5, r1
   1ed74:	ldr	r8, [sp, #40]	; 0x28
   1ed78:	mov	r6, r2
   1ed7c:	ldr	r4, [ip, r4]
   1ed80:	mov	r7, r3
   1ed84:	str	lr, [sp, #8]
   1ed88:	str	r8, [sp]
   1ed8c:	ldr	ip, [r4]
   1ed90:	str	ip, [sp, #12]
   1ed94:	bl	1e814 <fputs@plt+0x191fc>
   1ed98:	cmn	r0, #40	; 0x28
   1ed9c:	beq	1edc8 <fputs@plt+0x197b0>
   1eda0:	mov	r6, r0
   1eda4:	ldr	r0, [sp, #8]
   1eda8:	bl	4e5c <free@plt>
   1edac:	ldr	r2, [sp, #12]
   1edb0:	ldr	r3, [r4]
   1edb4:	mov	r0, r6
   1edb8:	cmp	r2, r3
   1edbc:	bne	1eed8 <fputs@plt+0x198c0>
   1edc0:	add	sp, sp, #16
   1edc4:	pop	{r4, r5, r6, r7, r8, pc}
   1edc8:	mov	r0, r7
   1edcc:	mov	r1, r6
   1edd0:	add	r2, sp, #8
   1edd4:	bl	671dc <fputs@plt+0x61bc4>
   1edd8:	cmp	r0, #0
   1eddc:	blt	1eda0 <fputs@plt+0x19788>
   1ede0:	ldr	r6, [sp, #8]
   1ede4:	ldr	r1, [pc, #268]	; 1eef8 <fputs@plt+0x198e0>
   1ede8:	mov	r0, r6
   1edec:	add	r1, pc, r1
   1edf0:	bl	6f2bc <fputs@plt+0x69ca4>
   1edf4:	cmp	r0, #0
   1edf8:	mov	r0, r6
   1edfc:	movne	r2, #2
   1ee00:	movne	r6, #0
   1ee04:	strne	r2, [r5, #32]
   1ee08:	bne	1eda8 <fputs@plt+0x19790>
   1ee0c:	bl	55c4 <basename@plt>
   1ee10:	ldr	r6, [r5]
   1ee14:	mov	r1, #1
   1ee18:	mov	r7, r0
   1ee1c:	mov	r0, r6
   1ee20:	bl	7bb10 <fputs@plt+0x764f8>
   1ee24:	cmp	r0, #0
   1ee28:	beq	1ee84 <fputs@plt+0x1986c>
   1ee2c:	mov	r0, r7
   1ee30:	mov	r1, #1
   1ee34:	bl	7bb10 <fputs@plt+0x764f8>
   1ee38:	cmp	r0, #0
   1ee3c:	beq	1eecc <fputs@plt+0x198b4>
   1ee40:	mov	r0, r6
   1ee44:	bl	7c54c <fputs@plt+0x76f34>
   1ee48:	mov	r6, r0
   1ee4c:	mov	r0, r7
   1ee50:	bl	7c54c <fputs@plt+0x76f34>
   1ee54:	lsr	r3, r0, #31
   1ee58:	orrs	r3, r3, r6, lsr #31
   1ee5c:	bne	1eecc <fputs@plt+0x198b4>
   1ee60:	cmp	r6, r0
   1ee64:	bne	1eecc <fputs@plt+0x198b4>
   1ee68:	ldr	r2, [sp, #8]
   1ee6c:	mov	r1, #1
   1ee70:	mov	r0, r3
   1ee74:	mov	r6, r3
   1ee78:	str	r1, [r5, #32]
   1ee7c:	str	r2, [r5, #36]	; 0x24
   1ee80:	b	1eda8 <fputs@plt+0x19790>
   1ee84:	mov	r0, r6
   1ee88:	mov	r1, #2
   1ee8c:	bl	7bb10 <fputs@plt+0x764f8>
   1ee90:	cmp	r0, #0
   1ee94:	bne	1eebc <fputs@plt+0x198a4>
   1ee98:	mov	r0, r6
   1ee9c:	mov	r1, #4
   1eea0:	bl	7bb10 <fputs@plt+0x764f8>
   1eea4:	cmp	r0, #0
   1eea8:	beq	1eecc <fputs@plt+0x198b4>
   1eeac:	mov	r0, r7
   1eeb0:	mov	r1, #4
   1eeb4:	bl	7bb10 <fputs@plt+0x764f8>
   1eeb8:	b	1ee38 <fputs@plt+0x19820>
   1eebc:	mov	r0, r7
   1eec0:	mov	r1, #6
   1eec4:	bl	7bb10 <fputs@plt+0x764f8>
   1eec8:	b	1ee38 <fputs@plt+0x19820>
   1eecc:	ldr	r0, [sp, #8]
   1eed0:	mvn	r6, #21
   1eed4:	b	1eda8 <fputs@plt+0x19790>
   1eed8:	bl	524c <__stack_chk_fail@plt>
   1eedc:	mov	r4, r0
   1eee0:	ldr	r0, [sp, #8]
   1eee4:	bl	4e5c <free@plt>
   1eee8:	mov	r0, r4
   1eeec:	bl	54f8 <_Unwind_Resume@plt>
   1eef0:	andeq	r1, r9, r8, lsl lr
   1eef4:	andeq	r0, r0, r0, asr #8
   1eef8:	muleq	r6, r8, r2
   1eefc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef00:	subs	r7, r0, #0
   1ef04:	sub	sp, sp, #20
   1ef08:	mov	r9, r2
   1ef0c:	mov	r4, r1
   1ef10:	mov	r8, r3
   1ef14:	ldr	r6, [sp, #56]	; 0x38
   1ef18:	beq	1f15c <fputs@plt+0x19b44>
   1ef1c:	cmp	r1, #0
   1ef20:	beq	1f13c <fputs@plt+0x19b24>
   1ef24:	cmp	r2, #0
   1ef28:	beq	1f11c <fputs@plt+0x19b04>
   1ef2c:	ldr	r2, [r1, #32]
   1ef30:	cmn	r2, #1
   1ef34:	movne	r4, #0
   1ef38:	beq	1ef48 <fputs@plt+0x19930>
   1ef3c:	mov	r0, r4
   1ef40:	add	sp, sp, #20
   1ef44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef48:	ldr	r2, [r4, #4]
   1ef4c:	cmp	r2, #0
   1ef50:	beq	1ef64 <fputs@plt+0x1994c>
   1ef54:	str	r6, [sp, #56]	; 0x38
   1ef58:	add	sp, sp, #20
   1ef5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef60:	b	1ed58 <fputs@plt+0x19740>
   1ef64:	ldr	r2, [r4]
   1ef68:	cmp	r2, #0
   1ef6c:	beq	1f194 <fputs@plt+0x19b7c>
   1ef70:	ldr	r5, [r9]
   1ef74:	cmp	r5, #0
   1ef78:	beq	1f008 <fputs@plt+0x199f0>
   1ef7c:	ldr	r0, [r5]
   1ef80:	add	r5, r5, #4
   1ef84:	ldr	sl, [pc, #612]	; 1f1f0 <fputs@plt+0x19bd8>
   1ef88:	cmp	r0, #0
   1ef8c:	add	sl, pc, sl
   1ef90:	bne	1efe0 <fputs@plt+0x199c8>
   1ef94:	b	1f008 <fputs@plt+0x199f0>
   1ef98:	str	r6, [sp]
   1ef9c:	mov	r0, r7
   1efa0:	mov	r1, r4
   1efa4:	mov	r2, fp
   1efa8:	mov	r3, r8
   1efac:	bl	1ed58 <fputs@plt+0x19740>
   1efb0:	cmp	r0, #0
   1efb4:	bge	1f0cc <fputs@plt+0x19ab4>
   1efb8:	cmn	r0, #2
   1efbc:	bne	1f0dc <fputs@plt+0x19ac4>
   1efc0:	mov	r0, fp
   1efc4:	bl	4e5c <free@plt>
   1efc8:	cmp	r5, #0
   1efcc:	beq	1f004 <fputs@plt+0x199ec>
   1efd0:	ldr	r0, [r5], #4
   1efd4:	cmp	r0, #0
   1efd8:	beq	1f004 <fputs@plt+0x199ec>
   1efdc:	ldr	r2, [r4]
   1efe0:	mov	r1, sl
   1efe4:	mov	r3, #0
   1efe8:	bl	6a1cc <fputs@plt+0x64bb4>
   1efec:	subs	fp, r0, #0
   1eff0:	bne	1ef98 <fputs@plt+0x19980>
   1eff4:	mvn	r4, #11
   1eff8:	mov	r0, fp
   1effc:	bl	4e5c <free@plt>
   1f000:	b	1ef3c <fputs@plt+0x19924>
   1f004:	ldr	r2, [r4]
   1f008:	mov	r0, r2
   1f00c:	str	r2, [sp, #12]
   1f010:	bl	7c15c <fputs@plt+0x76b44>
   1f014:	ldr	r2, [sp, #12]
   1f018:	cmp	r0, #0
   1f01c:	beq	1f10c <fputs@plt+0x19af4>
   1f020:	mov	r0, r2
   1f024:	bl	7c2d4 <fputs@plt+0x76cbc>
   1f028:	subs	sl, r0, #0
   1f02c:	beq	1f114 <fputs@plt+0x19afc>
   1f030:	ldr	r9, [r9]
   1f034:	cmp	r9, #0
   1f038:	beq	1f0e4 <fputs@plt+0x19acc>
   1f03c:	ldr	r0, [r9]
   1f040:	add	r9, r9, #4
   1f044:	ldr	fp, [pc, #424]	; 1f1f4 <fputs@plt+0x19bdc>
   1f048:	cmp	r0, #0
   1f04c:	add	fp, pc, fp
   1f050:	bne	1f09c <fputs@plt+0x19a84>
   1f054:	b	1f0e4 <fputs@plt+0x19acc>
   1f058:	str	r6, [sp]
   1f05c:	mov	r0, r7
   1f060:	mov	r1, r4
   1f064:	mov	r2, r5
   1f068:	mov	r3, r8
   1f06c:	bl	1ed58 <fputs@plt+0x19740>
   1f070:	cmp	r0, #0
   1f074:	bge	1f0f4 <fputs@plt+0x19adc>
   1f078:	cmn	r0, #2
   1f07c:	bne	1f104 <fputs@plt+0x19aec>
   1f080:	mov	r0, r5
   1f084:	bl	4e5c <free@plt>
   1f088:	cmp	r9, #0
   1f08c:	beq	1f0e4 <fputs@plt+0x19acc>
   1f090:	ldr	r0, [r9], #4
   1f094:	cmp	r0, #0
   1f098:	beq	1f0e4 <fputs@plt+0x19acc>
   1f09c:	mov	r1, fp
   1f0a0:	mov	r2, sl
   1f0a4:	mov	r3, #0
   1f0a8:	bl	6a1cc <fputs@plt+0x64bb4>
   1f0ac:	subs	r5, r0, #0
   1f0b0:	bne	1f058 <fputs@plt+0x19a40>
   1f0b4:	mvn	r4, #11
   1f0b8:	mov	r0, r5
   1f0bc:	bl	4e5c <free@plt>
   1f0c0:	mov	r0, sl
   1f0c4:	bl	4e5c <free@plt>
   1f0c8:	b	1ef3c <fputs@plt+0x19924>
   1f0cc:	str	fp, [r4, #4]
   1f0d0:	mov	r4, r0
   1f0d4:	mov	fp, #0
   1f0d8:	b	1eff8 <fputs@plt+0x199e0>
   1f0dc:	mov	r4, r0
   1f0e0:	b	1eff8 <fputs@plt+0x199e0>
   1f0e4:	mov	r0, sl
   1f0e8:	mvn	r4, #1
   1f0ec:	bl	4e5c <free@plt>
   1f0f0:	b	1ef3c <fputs@plt+0x19924>
   1f0f4:	str	r5, [r4, #4]
   1f0f8:	mov	r4, r0
   1f0fc:	mov	r5, #0
   1f100:	b	1f0b8 <fputs@plt+0x19aa0>
   1f104:	mov	r4, r0
   1f108:	b	1f0b8 <fputs@plt+0x19aa0>
   1f10c:	mvn	r4, #1
   1f110:	b	1ef3c <fputs@plt+0x19924>
   1f114:	mvn	r4, #11
   1f118:	b	1f0c0 <fputs@plt+0x19aa8>
   1f11c:	ldr	r0, [pc, #212]	; 1f1f8 <fputs@plt+0x19be0>
   1f120:	mov	r2, #1104	; 0x450
   1f124:	ldr	r1, [pc, #208]	; 1f1fc <fputs@plt+0x19be4>
   1f128:	ldr	r3, [pc, #208]	; 1f200 <fputs@plt+0x19be8>
   1f12c:	add	r0, pc, r0
   1f130:	add	r1, pc, r1
   1f134:	add	r3, pc, r3
   1f138:	bl	76bb0 <fputs@plt+0x71598>
   1f13c:	ldr	r0, [pc, #192]	; 1f204 <fputs@plt+0x19bec>
   1f140:	movw	r2, #1103	; 0x44f
   1f144:	ldr	r1, [pc, #188]	; 1f208 <fputs@plt+0x19bf0>
   1f148:	ldr	r3, [pc, #188]	; 1f20c <fputs@plt+0x19bf4>
   1f14c:	add	r0, pc, r0
   1f150:	add	r1, pc, r1
   1f154:	add	r3, pc, r3
   1f158:	bl	76bb0 <fputs@plt+0x71598>
   1f15c:	ldr	r0, [pc, #172]	; 1f210 <fputs@plt+0x19bf8>
   1f160:	movw	r2, #1102	; 0x44e
   1f164:	ldr	r1, [pc, #168]	; 1f214 <fputs@plt+0x19bfc>
   1f168:	ldr	r3, [pc, #168]	; 1f218 <fputs@plt+0x19c00>
   1f16c:	add	r0, pc, r0
   1f170:	add	r1, pc, r1
   1f174:	add	r3, pc, r3
   1f178:	bl	76bb0 <fputs@plt+0x71598>
   1f17c:	mov	r4, r0
   1f180:	mov	sl, #0
   1f184:	mov	r0, sl
   1f188:	bl	4e5c <free@plt>
   1f18c:	mov	r0, r4
   1f190:	bl	54f8 <_Unwind_Resume@plt>
   1f194:	ldr	r0, [pc, #128]	; 1f21c <fputs@plt+0x19c04>
   1f198:	movw	r2, #1113	; 0x459
   1f19c:	ldr	r1, [pc, #124]	; 1f220 <fputs@plt+0x19c08>
   1f1a0:	ldr	r3, [pc, #124]	; 1f224 <fputs@plt+0x19c0c>
   1f1a4:	add	r0, pc, r0
   1f1a8:	add	r1, pc, r1
   1f1ac:	add	r3, pc, r3
   1f1b0:	bl	76bb0 <fputs@plt+0x71598>
   1f1b4:	mov	r4, r0
   1f1b8:	mov	fp, #0
   1f1bc:	mov	r0, fp
   1f1c0:	bl	4e5c <free@plt>
   1f1c4:	mov	r0, r4
   1f1c8:	bl	54f8 <_Unwind_Resume@plt>
   1f1cc:	mov	r4, r0
   1f1d0:	mov	r0, r5
   1f1d4:	bl	4e5c <free@plt>
   1f1d8:	b	1f184 <fputs@plt+0x19b6c>
   1f1dc:	mov	r4, r0
   1f1e0:	mov	r5, #0
   1f1e4:	b	1f1d0 <fputs@plt+0x19bb8>
   1f1e8:	mov	r4, r0
   1f1ec:	b	1f1bc <fputs@plt+0x19ba4>
   1f1f0:	andeq	r3, r7, ip, asr fp
   1f1f4:	muleq	r7, ip, sl
   1f1f8:	andeq	r1, r6, r4, ror sp
   1f1fc:	andeq	r7, r6, r0, ror lr
   1f200:	andeq	r7, r6, r0, ror #24
   1f204:	muleq	r7, r0, r3
   1f208:	andeq	r7, r6, r0, asr lr
   1f20c:	andeq	r7, r6, r0, asr #24
   1f210:	andeq	r7, r7, ip, lsr sp
   1f214:	andeq	r7, r6, r0, lsr lr
   1f218:	andeq	r7, r6, r0, lsr #24
   1f21c:	andeq	r7, r6, ip, ror #29
   1f220:	strdeq	r7, [r6], -r8
   1f224:	andeq	r7, r6, r8, ror #23
   1f228:	push	{r4, r5, r6, lr}
   1f22c:	subs	r5, r1, #0
   1f230:	mov	r6, r0
   1f234:	beq	1f2ac <fputs@plt+0x19c94>
   1f238:	ldr	r4, [r5]
   1f23c:	cmp	r4, #0
   1f240:	beq	1f290 <fputs@plt+0x19c78>
   1f244:	ldrb	r3, [r4]
   1f248:	cmp	r3, #0
   1f24c:	beq	1f290 <fputs@plt+0x19c78>
   1f250:	ldr	r1, [pc, #116]	; 1f2cc <fputs@plt+0x19cb4>
   1f254:	mov	r0, r4
   1f258:	add	r1, pc, r1
   1f25c:	bl	6f2bc <fputs@plt+0x69ca4>
   1f260:	cmp	r0, #0
   1f264:	bne	1f290 <fputs@plt+0x19c78>
   1f268:	cmp	r6, #0
   1f26c:	bne	1f29c <fputs@plt+0x19c84>
   1f270:	mov	r0, r4
   1f274:	mov	r1, #1
   1f278:	bl	6d658 <fputs@plt+0x68040>
   1f27c:	cmp	r0, #0
   1f280:	poplt	{r4, r5, r6, pc}
   1f284:	beq	1f2a4 <fputs@plt+0x19c8c>
   1f288:	mov	r0, r6
   1f28c:	pop	{r4, r5, r6, pc}
   1f290:	mov	r0, #0
   1f294:	str	r0, [r5]
   1f298:	pop	{r4, r5, r6, pc}
   1f29c:	mvn	r0, #21
   1f2a0:	pop	{r4, r5, r6, pc}
   1f2a4:	mvn	r0, #19
   1f2a8:	pop	{r4, r5, r6, pc}
   1f2ac:	ldr	r0, [pc, #28]	; 1f2d0 <fputs@plt+0x19cb8>
   1f2b0:	mov	r2, #181	; 0xb5
   1f2b4:	ldr	r1, [pc, #24]	; 1f2d4 <fputs@plt+0x19cbc>
   1f2b8:	ldr	r3, [pc, #24]	; 1f2d8 <fputs@plt+0x19cc0>
   1f2bc:	add	r0, pc, r0
   1f2c0:	add	r1, pc, r1
   1f2c4:	add	r3, pc, r3
   1f2c8:	bl	76bb0 <fputs@plt+0x71598>
   1f2cc:	muleq	r7, r0, r8
   1f2d0:	andeq	r7, r6, r0, ror #27
   1f2d4:	andeq	r7, r6, r0, ror #25
   1f2d8:	andeq	r7, r6, r0, ror #24
   1f2dc:	push	{r3, r4, r5, lr}
   1f2e0:	subs	r4, r1, #0
   1f2e4:	ldr	r3, [pc, #128]	; 1f36c <fputs@plt+0x19d54>
   1f2e8:	mov	r5, r0
   1f2ec:	add	r3, pc, r3
   1f2f0:	beq	1f34c <fputs@plt+0x19d34>
   1f2f4:	ldr	r2, [pc, #116]	; 1f370 <fputs@plt+0x19d58>
   1f2f8:	ldr	r1, [r3, r2]
   1f2fc:	bl	72838 <fputs@plt+0x6d220>
   1f300:	cmp	r0, #0
   1f304:	poplt	{r3, r4, r5, pc}
   1f308:	mov	r0, r4
   1f30c:	bl	54ec <__strdup@plt>
   1f310:	subs	r4, r0, #0
   1f314:	beq	1f344 <fputs@plt+0x19d2c>
   1f318:	bl	6ebfc <fputs@plt+0x695e4>
   1f31c:	ldr	r0, [r5]
   1f320:	mov	r1, r4
   1f324:	bl	733b4 <fputs@plt+0x6dd9c>
   1f328:	cmp	r0, #0
   1f32c:	blt	1f338 <fputs@plt+0x19d20>
   1f330:	mov	r0, #1
   1f334:	pop	{r3, r4, r5, pc}
   1f338:	cmn	r0, #17
   1f33c:	moveq	r0, #0
   1f340:	pop	{r3, r4, r5, pc}
   1f344:	mvn	r0, #11
   1f348:	pop	{r3, r4, r5, pc}
   1f34c:	ldr	r0, [pc, #32]	; 1f374 <fputs@plt+0x19d5c>
   1f350:	movw	r2, #319	; 0x13f
   1f354:	ldr	r1, [pc, #28]	; 1f378 <fputs@plt+0x19d60>
   1f358:	ldr	r3, [pc, #28]	; 1f37c <fputs@plt+0x19d64>
   1f35c:	add	r0, pc, r0
   1f360:	add	r1, pc, r1
   1f364:	add	r3, pc, r3
   1f368:	bl	76bb0 <fputs@plt+0x71598>
   1f36c:	andeq	r1, r9, ip, lsl #17
   1f370:	andeq	r0, r0, r4, asr #8
   1f374:	andeq	r4, r7, r4, lsl r1
   1f378:	andeq	r7, r6, r0, asr #24
   1f37c:	andeq	r7, r6, r4, lsl #17
   1f380:	push	{r3, r4, r5, lr}
   1f384:	mov	r4, r0
   1f388:	ldr	r0, [r0, #4]
   1f38c:	mov	r5, r1
   1f390:	bl	72bc0 <fputs@plt+0x6d5a8>
   1f394:	cmp	r0, #0
   1f398:	popne	{r3, r4, r5, pc}
   1f39c:	ldr	r0, [r4]
   1f3a0:	mov	r1, r5
   1f3a4:	pop	{r3, r4, r5, lr}
   1f3a8:	b	72bc0 <fputs@plt+0x6d5a8>
   1f3ac:	push	{r4, r5, r6, r7, r8, lr}
   1f3b0:	subs	r8, r0, #0
   1f3b4:	ldr	r7, [pc, #364]	; 1f528 <fputs@plt+0x19f10>
   1f3b8:	mov	r4, r1
   1f3bc:	mov	r6, r2
   1f3c0:	mov	r5, r3
   1f3c4:	add	r7, pc, r7
   1f3c8:	beq	1f508 <fputs@plt+0x19ef0>
   1f3cc:	rsbs	r3, r1, #1
   1f3d0:	movcc	r3, #0
   1f3d4:	cmp	r2, #0
   1f3d8:	cmpeq	r1, #0
   1f3dc:	beq	1f4e8 <fputs@plt+0x19ed0>
   1f3e0:	cmp	r3, #0
   1f3e4:	bne	1f4bc <fputs@plt+0x19ea4>
   1f3e8:	mov	r0, r4
   1f3ec:	mov	r1, #7
   1f3f0:	bl	7bb10 <fputs@plt+0x764f8>
   1f3f4:	cmp	r0, #0
   1f3f8:	beq	1f4b4 <fputs@plt+0x19e9c>
   1f3fc:	mov	r0, r8
   1f400:	mov	r1, r4
   1f404:	bl	1f380 <fputs@plt+0x19d68>
   1f408:	cmp	r0, #0
   1f40c:	beq	1f424 <fputs@plt+0x19e0c>
   1f410:	cmp	r5, #0
   1f414:	beq	1f4ac <fputs@plt+0x19e94>
   1f418:	str	r0, [r5]
   1f41c:	mov	r0, #0
   1f420:	pop	{r4, r5, r6, r7, r8, pc}
   1f424:	ldr	r3, [pc, #256]	; 1f52c <fputs@plt+0x19f14>
   1f428:	mov	r0, r8
   1f42c:	ldr	r1, [r7, r3]
   1f430:	bl	72830 <fputs@plt+0x6d218>
   1f434:	cmp	r0, #0
   1f438:	poplt	{r4, r5, r6, r7, r8, pc}
   1f43c:	mov	r0, #1
   1f440:	mov	r1, #40	; 0x28
   1f444:	bl	4d18 <calloc@plt>
   1f448:	subs	r7, r0, #0
   1f44c:	beq	1f4e0 <fputs@plt+0x19ec8>
   1f450:	mvn	r3, #0
   1f454:	mov	r0, r4
   1f458:	str	r3, [r7, #32]
   1f45c:	bl	54ec <__strdup@plt>
   1f460:	cmp	r0, #0
   1f464:	mov	r1, r0
   1f468:	str	r0, [r7]
   1f46c:	beq	1f4cc <fputs@plt+0x19eb4>
   1f470:	cmp	r6, #0
   1f474:	beq	1f490 <fputs@plt+0x19e78>
   1f478:	mov	r0, r6
   1f47c:	bl	54ec <__strdup@plt>
   1f480:	cmp	r0, #0
   1f484:	str	r0, [r7, #4]
   1f488:	beq	1f4cc <fputs@plt+0x19eb4>
   1f48c:	ldr	r1, [r7]
   1f490:	ldr	r0, [r8]
   1f494:	mov	r2, r7
   1f498:	bl	7296c <fputs@plt+0x6d354>
   1f49c:	subs	r4, r0, #0
   1f4a0:	blt	1f4d0 <fputs@plt+0x19eb8>
   1f4a4:	cmp	r5, #0
   1f4a8:	strne	r7, [r5]
   1f4ac:	mov	r0, #0
   1f4b0:	pop	{r4, r5, r6, r7, r8, pc}
   1f4b4:	mvn	r0, #21
   1f4b8:	pop	{r4, r5, r6, r7, r8, pc}
   1f4bc:	mov	r0, r2
   1f4c0:	bl	55c4 <basename@plt>
   1f4c4:	mov	r4, r0
   1f4c8:	b	1f3e8 <fputs@plt+0x19dd0>
   1f4cc:	mvn	r4, #11
   1f4d0:	mov	r0, r7
   1f4d4:	bl	1df6c <fputs@plt+0x18954>
   1f4d8:	mov	r0, r4
   1f4dc:	pop	{r4, r5, r6, r7, r8, pc}
   1f4e0:	mvn	r0, #11
   1f4e4:	pop	{r4, r5, r6, r7, r8, pc}
   1f4e8:	ldr	r0, [pc, #64]	; 1f530 <fputs@plt+0x19f18>
   1f4ec:	movw	r2, #770	; 0x302
   1f4f0:	ldr	r1, [pc, #60]	; 1f534 <fputs@plt+0x19f1c>
   1f4f4:	ldr	r3, [pc, #60]	; 1f538 <fputs@plt+0x19f20>
   1f4f8:	add	r0, pc, r0
   1f4fc:	add	r1, pc, r1
   1f500:	add	r3, pc, r3
   1f504:	bl	76bb0 <fputs@plt+0x71598>
   1f508:	ldr	r0, [pc, #44]	; 1f53c <fputs@plt+0x19f24>
   1f50c:	movw	r2, #769	; 0x301
   1f510:	ldr	r1, [pc, #40]	; 1f540 <fputs@plt+0x19f28>
   1f514:	ldr	r3, [pc, #40]	; 1f544 <fputs@plt+0x19f2c>
   1f518:	add	r0, pc, r0
   1f51c:	add	r1, pc, r1
   1f520:	add	r3, pc, r3
   1f524:	bl	76bb0 <fputs@plt+0x71598>
   1f528:			; <UNDEFINED> instruction: 0x000917b4
   1f52c:	andeq	r0, r0, r4, asr #8
   1f530:			; <UNDEFINED> instruction: 0x00067bb0
   1f534:	andeq	r7, r6, r4, lsr #21
   1f538:	andeq	r7, r6, r4, ror r9
   1f53c:	muleq	r7, r0, r9
   1f540:	andeq	r7, r6, r4, lsl #21
   1f544:	andeq	r7, r6, r4, asr r9
   1f548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f54c:	sub	sp, sp, #52	; 0x34
   1f550:	ldr	r3, [pc, #500]	; 1f74c <fputs@plt+0x1a134>
   1f554:	cmp	r1, #0
   1f558:	str	r1, [sp, #28]
   1f55c:	mov	sl, r2
   1f560:	add	r3, pc, r3
   1f564:	ldr	r1, [pc, #484]	; 1f750 <fputs@plt+0x1a138>
   1f568:	mov	fp, r0
   1f56c:	ldr	r7, [sp, #104]	; 0x68
   1f570:	mov	r2, r3
   1f574:	ldr	r0, [sp, #92]	; 0x5c
   1f578:	ldr	r1, [r2, r1]
   1f57c:	ldr	r3, [sp, #100]	; 0x64
   1f580:	ldr	r8, [sp, #108]	; 0x6c
   1f584:	ldr	r2, [r1]
   1f588:	str	r1, [sp, #24]
   1f58c:	str	r2, [sp, #44]	; 0x2c
   1f590:	beq	1f72c <fputs@plt+0x1a114>
   1f594:	cmp	r0, #0
   1f598:	beq	1f70c <fputs@plt+0x1a0f4>
   1f59c:	cmp	r3, #0
   1f5a0:	beq	1f6ec <fputs@plt+0x1a0d4>
   1f5a4:	add	r5, sp, #48	; 0x30
   1f5a8:	add	r6, sp, #36	; 0x24
   1f5ac:	ldr	r2, [pc, #416]	; 1f754 <fputs@plt+0x1a13c>
   1f5b0:	str	r3, [r5, #-8]!
   1f5b4:	mov	r1, r6
   1f5b8:	mov	r3, #1
   1f5bc:	mov	r0, r5
   1f5c0:	add	r2, pc, r2
   1f5c4:	bl	66788 <fputs@plt+0x61170>
   1f5c8:	cmp	r0, #0
   1f5cc:	beq	1f670 <fputs@plt+0x1a058>
   1f5d0:	ldr	r9, [pc, #384]	; 1f758 <fputs@plt+0x1a140>
   1f5d4:	add	r8, r8, #24
   1f5d8:	add	r9, pc, r9
   1f5dc:	b	1f62c <fputs@plt+0x1a014>
   1f5e0:	mov	r2, #0
   1f5e4:	mov	r0, r7
   1f5e8:	mov	r3, r2
   1f5ec:	mov	r1, r4
   1f5f0:	bl	1f3ac <fputs@plt+0x19d94>
   1f5f4:	cmp	r0, #0
   1f5f8:	blt	1f668 <fputs@plt+0x1a050>
   1f5fc:	mov	r0, r8
   1f600:	mov	r1, r4
   1f604:	bl	74c54 <fputs@plt+0x6f63c>
   1f608:	cmp	r0, #0
   1f60c:	blt	1f668 <fputs@plt+0x1a050>
   1f610:	mov	r0, r5
   1f614:	mov	r1, r6
   1f618:	mov	r2, r9
   1f61c:	mov	r3, #1
   1f620:	bl	66788 <fputs@plt+0x61170>
   1f624:	cmp	r0, #0
   1f628:	beq	1f670 <fputs@plt+0x1a058>
   1f62c:	ldr	r1, [sp, #36]	; 0x24
   1f630:	bl	4dd8 <__strndup@plt>
   1f634:	subs	r4, r0, #0
   1f638:	bne	1f5e0 <fputs@plt+0x19fc8>
   1f63c:	mvn	r5, #11
   1f640:	mov	r0, r4
   1f644:	bl	4e5c <free@plt>
   1f648:	ldr	r1, [sp, #24]
   1f64c:	mov	r0, r5
   1f650:	ldr	r2, [sp, #44]	; 0x2c
   1f654:	ldr	r3, [r1]
   1f658:	cmp	r2, r3
   1f65c:	bne	1f6d4 <fputs@plt+0x1a0bc>
   1f660:	add	sp, sp, #52	; 0x34
   1f664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f668:	mov	r5, r0
   1f66c:	b	1f640 <fputs@plt+0x1a028>
   1f670:	ldr	r5, [sp, #40]	; 0x28
   1f674:	cmp	r5, #0
   1f678:	beq	1f648 <fputs@plt+0x1a030>
   1f67c:	ldrb	r5, [r5]
   1f680:	cmp	r5, #0
   1f684:	beq	1f648 <fputs@plt+0x1a030>
   1f688:	ldr	r3, [sp, #28]
   1f68c:	mov	r2, #22
   1f690:	ldr	lr, [pc, #196]	; 1f75c <fputs@plt+0x1a144>
   1f694:	mov	r0, fp
   1f698:	str	r2, [sp, #12]
   1f69c:	mov	r1, #3
   1f6a0:	ldr	ip, [pc, #184]	; 1f760 <fputs@plt+0x1a148>
   1f6a4:	add	lr, pc, lr
   1f6a8:	ldr	r2, [pc, #180]	; 1f764 <fputs@plt+0x1a14c>
   1f6ac:	mov	r5, #0
   1f6b0:	add	ip, pc, ip
   1f6b4:	str	r3, [sp, #4]
   1f6b8:	str	sl, [sp, #8]
   1f6bc:	movw	r3, #879	; 0x36f
   1f6c0:	str	lr, [sp]
   1f6c4:	add	r2, pc, r2
   1f6c8:	str	ip, [sp, #16]
   1f6cc:	bl	7515c <fputs@plt+0x6fb44>
   1f6d0:	b	1f648 <fputs@plt+0x1a030>
   1f6d4:	bl	524c <__stack_chk_fail@plt>
   1f6d8:	mov	r5, r0
   1f6dc:	mov	r0, r4
   1f6e0:	bl	4e5c <free@plt>
   1f6e4:	mov	r0, r5
   1f6e8:	bl	54f8 <_Unwind_Resume@plt>
   1f6ec:	ldr	r0, [pc, #116]	; 1f768 <fputs@plt+0x1a150>
   1f6f0:	movw	r2, #858	; 0x35a
   1f6f4:	ldr	r1, [pc, #112]	; 1f76c <fputs@plt+0x1a154>
   1f6f8:	ldr	r3, [pc, #112]	; 1f770 <fputs@plt+0x1a158>
   1f6fc:	add	r0, pc, r0
   1f700:	add	r1, pc, r1
   1f704:	add	r3, pc, r3
   1f708:	bl	76bb0 <fputs@plt+0x71598>
   1f70c:	ldr	r0, [pc, #96]	; 1f774 <fputs@plt+0x1a15c>
   1f710:	movw	r2, #857	; 0x359
   1f714:	ldr	r1, [pc, #92]	; 1f778 <fputs@plt+0x1a160>
   1f718:	ldr	r3, [pc, #92]	; 1f77c <fputs@plt+0x1a164>
   1f71c:	add	r0, pc, r0
   1f720:	add	r1, pc, r1
   1f724:	add	r3, pc, r3
   1f728:	bl	76bb0 <fputs@plt+0x71598>
   1f72c:	ldr	r0, [pc, #76]	; 1f780 <fputs@plt+0x1a168>
   1f730:	mov	r2, #856	; 0x358
   1f734:	ldr	r1, [pc, #72]	; 1f784 <fputs@plt+0x1a16c>
   1f738:	ldr	r3, [pc, #72]	; 1f788 <fputs@plt+0x1a170>
   1f73c:	add	r0, pc, r0
   1f740:	add	r1, pc, r1
   1f744:	add	r3, pc, r3
   1f748:	bl	76bb0 <fputs@plt+0x71598>
   1f74c:	andeq	r1, r9, r8, lsl r6
   1f750:	andeq	r0, r0, r0, asr #8
   1f754:	andeq	r1, r6, r0, ror sl
   1f758:	andeq	r1, r6, r8, asr sl
   1f75c:	andeq	r7, r6, r0, ror r6
   1f760:	andeq	r7, r6, r8, lsl #20
   1f764:	ldrdeq	r7, [r6], -ip
   1f768:	andeq	r7, r6, r8, lsr r9
   1f76c:	andeq	r7, r6, r0, lsr #17
   1f770:			; <UNDEFINED> instruction: 0x000677b8
   1f774:	andeq	r7, r6, r0, lsl r9
   1f778:	andeq	r7, r6, r0, lsl #17
   1f77c:	muleq	r6, r8, r7
   1f780:	andeq	r7, r6, r4, ror #17
   1f784:	andeq	r7, r6, r0, ror #16
   1f788:	andeq	r7, r6, r8, ror r7
   1f78c:	ldr	ip, [pc, #1244]	; 1fc70 <fputs@plt+0x1a658>
   1f790:	cmp	r3, #0
   1f794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f798:	add	ip, pc, ip
   1f79c:	ldr	lr, [pc, #1232]	; 1fc74 <fputs@plt+0x1a65c>
   1f7a0:	sub	sp, sp, #60	; 0x3c
   1f7a4:	mov	r5, r1
   1f7a8:	mov	r6, r0
   1f7ac:	str	r3, [sp, #12]
   1f7b0:	mov	r3, ip
   1f7b4:	ldr	lr, [ip, lr]
   1f7b8:	mov	r8, r2
   1f7bc:	ldr	r1, [sp, #104]	; 0x68
   1f7c0:	ldr	r9, [sp, #96]	; 0x60
   1f7c4:	ldr	r3, [lr]
   1f7c8:	str	lr, [sp, #16]
   1f7cc:	ldr	r7, [sp, #100]	; 0x64
   1f7d0:	str	r1, [sp, #28]
   1f7d4:	str	r3, [sp, #52]	; 0x34
   1f7d8:	beq	1fbc4 <fputs@plt+0x1a5ac>
   1f7dc:	cmp	r9, #0
   1f7e0:	beq	1fc04 <fputs@plt+0x1a5ec>
   1f7e4:	cmp	r5, #0
   1f7e8:	beq	1fbe4 <fputs@plt+0x1a5cc>
   1f7ec:	str	r7, [sp]
   1f7f0:	mov	r0, r5
   1f7f4:	mov	r1, r9
   1f7f8:	ldr	r2, [sp, #12]
   1f7fc:	mov	r3, r8
   1f800:	bl	1eefc <fputs@plt+0x198e4>
   1f804:	cmp	r0, #0
   1f808:	blt	1fa78 <fputs@plt+0x1a460>
   1f80c:	add	r2, sp, #48	; 0x30
   1f810:	ldr	r3, [pc, #1120]	; 1fc78 <fputs@plt+0x1a660>
   1f814:	str	r2, [sp, #24]
   1f818:	and	sl, r7, #2
   1f81c:	ldr	r1, [pc, #1112]	; 1fc7c <fputs@plt+0x1a664>
   1f820:	mov	r4, #65	; 0x41
   1f824:	ldr	r2, [pc, #1108]	; 1fc80 <fputs@plt+0x1a668>
   1f828:	add	r3, pc, r3
   1f82c:	add	r1, pc, r1
   1f830:	str	r9, [sp, #44]	; 0x2c
   1f834:	add	r2, pc, r2
   1f838:	str	r3, [sp, #20]
   1f83c:	str	r1, [sp, #32]
   1f840:	str	r2, [sp, #36]	; 0x24
   1f844:	ldr	r3, [r9, #32]
   1f848:	cmp	r3, #1
   1f84c:	bne	1faf4 <fputs@plt+0x1a4dc>
   1f850:	subs	r4, r4, #1
   1f854:	beq	1f988 <fputs@plt+0x1a370>
   1f858:	cmp	sl, #0
   1f85c:	bne	1f914 <fputs@plt+0x1a2fc>
   1f860:	cmp	r6, #0
   1f864:	ldr	r9, [r9, #4]
   1f868:	blt	1fb80 <fputs@plt+0x1a568>
   1f86c:	cmp	r6, #2
   1f870:	bgt	1fb60 <fputs@plt+0x1a548>
   1f874:	cmp	r9, #0
   1f878:	beq	1fba0 <fputs@plt+0x1a588>
   1f87c:	cmp	r6, #2
   1f880:	bne	1f974 <fputs@plt+0x1a35c>
   1f884:	add	r0, sp, #48	; 0x30
   1f888:	str	sl, [sp, #48]	; 0x30
   1f88c:	bl	24c00 <fputs@plt+0x1f5e8>
   1f890:	cmp	r0, #0
   1f894:	blt	1fa2c <fputs@plt+0x1a414>
   1f898:	ldreq	r0, [sp, #48]	; 0x30
   1f89c:	beq	1fa80 <fputs@plt+0x1a468>
   1f8a0:	ldr	fp, [sp, #48]	; 0x30
   1f8a4:	mov	r0, r9
   1f8a8:	mov	r1, fp
   1f8ac:	bl	6ec88 <fputs@plt+0x69670>
   1f8b0:	cmp	r0, #0
   1f8b4:	mov	r0, fp
   1f8b8:	beq	1fa80 <fputs@plt+0x1a468>
   1f8bc:	mov	r9, #1
   1f8c0:	bl	4e5c <free@plt>
   1f8c4:	cmp	r9, #0
   1f8c8:	bne	1f988 <fputs@plt+0x1a370>
   1f8cc:	ldr	r9, [sp, #44]	; 0x2c
   1f8d0:	cmp	r9, #0
   1f8d4:	beq	1fb40 <fputs@plt+0x1a528>
   1f8d8:	ldr	r3, [r9, #32]
   1f8dc:	cmp	r3, #1
   1f8e0:	beq	1f914 <fputs@plt+0x1a2fc>
   1f8e4:	mvn	r9, #21
   1f8e8:	mov	fp, #0
   1f8ec:	mov	r0, fp
   1f8f0:	bl	4e5c <free@plt>
   1f8f4:	ldr	r1, [sp, #16]
   1f8f8:	mov	r0, r9
   1f8fc:	ldr	r2, [sp, #52]	; 0x34
   1f900:	ldr	r3, [r1]
   1f904:	cmp	r2, r3
   1f908:	bne	1fbc0 <fputs@plt+0x1a5a8>
   1f90c:	add	sp, sp, #60	; 0x3c
   1f910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f914:	ldr	r0, [r9, #36]	; 0x24
   1f918:	cmp	r0, #0
   1f91c:	beq	1f8e4 <fputs@plt+0x1a2cc>
   1f920:	bl	55c4 <basename@plt>
   1f924:	ldr	r1, [r9]
   1f928:	bl	557c <strcmp@plt>
   1f92c:	subs	fp, r0, #0
   1f930:	bne	1f998 <fputs@plt+0x1a380>
   1f934:	ldr	r0, [r9, #4]
   1f938:	bl	4e5c <free@plt>
   1f93c:	ldr	r2, [r9, #36]	; 0x24
   1f940:	mvn	r3, #0
   1f944:	str	fp, [r9, #36]	; 0x24
   1f948:	str	r3, [r9, #32]
   1f94c:	mov	r1, r9
   1f950:	str	r2, [r9, #4]
   1f954:	mov	r0, r5
   1f958:	str	r7, [sp]
   1f95c:	mov	r3, r8
   1f960:	bl	1ed58 <fputs@plt+0x19740>
   1f964:	subs	r9, r0, #0
   1f968:	blt	1f990 <fputs@plt+0x1a378>
   1f96c:	ldr	r9, [sp, #44]	; 0x2c
   1f970:	b	1f844 <fputs@plt+0x1a22c>
   1f974:	mov	r0, r9
   1f978:	ldr	r1, [sp, #20]
   1f97c:	bl	6ec88 <fputs@plt+0x69670>
   1f980:	cmp	r0, #0
   1f984:	beq	1fac8 <fputs@plt+0x1a4b0>
   1f988:	mvn	r9, #39	; 0x27
   1f98c:	b	1f8f4 <fputs@plt+0x1a2dc>
   1f990:	cmn	r9, #18
   1f994:	bne	1f8e8 <fputs@plt+0x1a2d0>
   1f998:	ldr	r3, [sp, #44]	; 0x2c
   1f99c:	ldr	r0, [r3, #36]	; 0x24
   1f9a0:	bl	55c4 <basename@plt>
   1f9a4:	ldr	fp, [sp, #44]	; 0x2c
   1f9a8:	mov	r1, #2
   1f9ac:	mov	r9, r0
   1f9b0:	ldr	r0, [fp]
   1f9b4:	bl	7bb10 <fputs@plt+0x764f8>
   1f9b8:	cmp	r0, #0
   1f9bc:	beq	1f9d4 <fputs@plt+0x1a3bc>
   1f9c0:	mov	r0, r9
   1f9c4:	mov	r1, #4
   1f9c8:	bl	7bb10 <fputs@plt+0x764f8>
   1f9cc:	cmp	r0, #0
   1f9d0:	bne	1fa38 <fputs@plt+0x1a420>
   1f9d4:	mov	fp, r0
   1f9d8:	mov	r1, r9
   1f9dc:	mov	r0, r5
   1f9e0:	mov	r2, #0
   1f9e4:	add	r3, sp, #44	; 0x2c
   1f9e8:	bl	1f3ac <fputs@plt+0x19d94>
   1f9ec:	cmp	r0, #0
   1f9f0:	blt	1fb0c <fputs@plt+0x1a4f4>
   1f9f4:	ldr	r1, [sp, #44]	; 0x2c
   1f9f8:	mov	r0, r5
   1f9fc:	str	r7, [sp]
   1fa00:	mov	r3, r8
   1fa04:	ldr	r2, [sp, #12]
   1fa08:	bl	1eefc <fputs@plt+0x198e4>
   1fa0c:	cmn	r0, #2
   1fa10:	mov	r9, r0
   1fa14:	beq	1fb14 <fputs@plt+0x1a4fc>
   1fa18:	mov	r0, fp
   1fa1c:	bl	4e5c <free@plt>
   1fa20:	cmp	r9, #0
   1fa24:	bge	1f96c <fputs@plt+0x1a354>
   1fa28:	b	1f8f4 <fputs@plt+0x1a2dc>
   1fa2c:	ldr	r0, [sp, #48]	; 0x30
   1fa30:	mov	r9, #1
   1fa34:	b	1f8c0 <fputs@plt+0x1a2a8>
   1fa38:	mov	r1, #0
   1fa3c:	str	r1, [sp, #48]	; 0x30
   1fa40:	ldr	r0, [fp]
   1fa44:	add	r1, sp, #48	; 0x30
   1fa48:	bl	7bcf0 <fputs@plt+0x766d8>
   1fa4c:	cmp	r0, #0
   1fa50:	blt	1fb38 <fputs@plt+0x1a520>
   1fa54:	mov	r0, r9
   1fa58:	ldr	r1, [sp, #48]	; 0x30
   1fa5c:	bl	7c1cc <fputs@plt+0x76bb4>
   1fa60:	subs	r9, r0, #0
   1fa64:	beq	1fb24 <fputs@plt+0x1a50c>
   1fa68:	ldr	r0, [sp, #48]	; 0x30
   1fa6c:	mov	fp, r9
   1fa70:	bl	4e5c <free@plt>
   1fa74:	b	1f9d8 <fputs@plt+0x1a3c0>
   1fa78:	mov	r9, r0
   1fa7c:	b	1f8f4 <fputs@plt+0x1a2dc>
   1fa80:	bl	4e5c <free@plt>
   1fa84:	add	r0, sp, #48	; 0x30
   1fa88:	mov	r3, #0
   1fa8c:	str	r3, [sp, #48]	; 0x30
   1fa90:	bl	24c84 <fputs@plt+0x1f66c>
   1fa94:	cmp	r0, #0
   1fa98:	blt	1fa2c <fputs@plt+0x1a414>
   1fa9c:	ldreq	r0, [sp, #48]	; 0x30
   1faa0:	beq	1fac0 <fputs@plt+0x1a4a8>
   1faa4:	ldr	fp, [sp, #48]	; 0x30
   1faa8:	mov	r0, r9
   1faac:	mov	r1, fp
   1fab0:	bl	6ec88 <fputs@plt+0x69670>
   1fab4:	cmp	r0, #0
   1fab8:	mov	r0, fp
   1fabc:	bne	1f8bc <fputs@plt+0x1a2a4>
   1fac0:	mov	r9, #0
   1fac4:	b	1f8c0 <fputs@plt+0x1a2a8>
   1fac8:	mov	r0, r9
   1facc:	ldr	r1, [sp, #32]
   1fad0:	bl	6ec88 <fputs@plt+0x69670>
   1fad4:	cmp	r0, #0
   1fad8:	bne	1f988 <fputs@plt+0x1a370>
   1fadc:	mov	r0, r9
   1fae0:	ldr	r1, [sp, #36]	; 0x24
   1fae4:	bl	6ec88 <fputs@plt+0x69670>
   1fae8:	adds	r9, r0, #0
   1faec:	movne	r9, #1
   1faf0:	b	1f8c4 <fputs@plt+0x1a2ac>
   1faf4:	ldr	r2, [sp, #28]
   1faf8:	cmp	r2, #0
   1fafc:	beq	1fb1c <fputs@plt+0x1a504>
   1fb00:	str	r9, [r2]
   1fb04:	mov	r9, #0
   1fb08:	b	1f8f4 <fputs@plt+0x1a2dc>
   1fb0c:	mov	r9, r0
   1fb10:	b	1f8ec <fputs@plt+0x1a2d4>
   1fb14:	mvn	r9, #66	; 0x42
   1fb18:	b	1f8ec <fputs@plt+0x1a2d4>
   1fb1c:	ldr	r9, [sp, #28]
   1fb20:	b	1f8f4 <fputs@plt+0x1a2dc>
   1fb24:	mvn	r9, #11
   1fb28:	ldr	r0, [sp, #48]	; 0x30
   1fb2c:	mov	fp, #0
   1fb30:	bl	4e5c <free@plt>
   1fb34:	b	1f8ec <fputs@plt+0x1a2d4>
   1fb38:	mov	r9, r0
   1fb3c:	b	1fb28 <fputs@plt+0x1a510>
   1fb40:	ldr	r0, [pc, #316]	; 1fc84 <fputs@plt+0x1a66c>
   1fb44:	movw	r2, #1174	; 0x496
   1fb48:	ldr	r1, [pc, #312]	; 1fc88 <fputs@plt+0x1a670>
   1fb4c:	ldr	r3, [pc, #312]	; 1fc8c <fputs@plt+0x1a674>
   1fb50:	add	r0, pc, r0
   1fb54:	add	r1, pc, r1
   1fb58:	add	r3, pc, r3
   1fb5c:	bl	76bb0 <fputs@plt+0x71598>
   1fb60:	ldr	r0, [pc, #296]	; 1fc90 <fputs@plt+0x1a678>
   1fb64:	mov	r2, #136	; 0x88
   1fb68:	ldr	r1, [pc, #292]	; 1fc94 <fputs@plt+0x1a67c>
   1fb6c:	ldr	r3, [pc, #292]	; 1fc98 <fputs@plt+0x1a680>
   1fb70:	add	r0, pc, r0
   1fb74:	add	r1, pc, r1
   1fb78:	add	r3, pc, r3
   1fb7c:	bl	76bb0 <fputs@plt+0x71598>
   1fb80:	ldr	r0, [pc, #276]	; 1fc9c <fputs@plt+0x1a684>
   1fb84:	mov	r2, #135	; 0x87
   1fb88:	ldr	r1, [pc, #272]	; 1fca0 <fputs@plt+0x1a688>
   1fb8c:	ldr	r3, [pc, #272]	; 1fca4 <fputs@plt+0x1a68c>
   1fb90:	add	r0, pc, r0
   1fb94:	add	r1, pc, r1
   1fb98:	add	r3, pc, r3
   1fb9c:	bl	76bb0 <fputs@plt+0x71598>
   1fba0:	ldr	r0, [pc, #256]	; 1fca8 <fputs@plt+0x1a690>
   1fba4:	mov	r2, #137	; 0x89
   1fba8:	ldr	r1, [pc, #252]	; 1fcac <fputs@plt+0x1a694>
   1fbac:	ldr	r3, [pc, #252]	; 1fcb0 <fputs@plt+0x1a698>
   1fbb0:	add	r0, pc, r0
   1fbb4:	add	r1, pc, r1
   1fbb8:	add	r3, pc, r3
   1fbbc:	bl	76bb0 <fputs@plt+0x71598>
   1fbc0:	bl	524c <__stack_chk_fail@plt>
   1fbc4:	ldr	r0, [pc, #232]	; 1fcb4 <fputs@plt+0x1a69c>
   1fbc8:	movw	r2, #1208	; 0x4b8
   1fbcc:	ldr	r1, [pc, #228]	; 1fcb8 <fputs@plt+0x1a6a0>
   1fbd0:	ldr	r3, [pc, #228]	; 1fcbc <fputs@plt+0x1a6a4>
   1fbd4:	add	r0, pc, r0
   1fbd8:	add	r1, pc, r1
   1fbdc:	add	r3, pc, r3
   1fbe0:	bl	76bb0 <fputs@plt+0x71598>
   1fbe4:	ldr	r0, [pc, #212]	; 1fcc0 <fputs@plt+0x1a6a8>
   1fbe8:	movw	r2, #1210	; 0x4ba
   1fbec:	ldr	r1, [pc, #208]	; 1fcc4 <fputs@plt+0x1a6ac>
   1fbf0:	ldr	r3, [pc, #208]	; 1fcc8 <fputs@plt+0x1a6b0>
   1fbf4:	add	r0, pc, r0
   1fbf8:	add	r1, pc, r1
   1fbfc:	add	r3, pc, r3
   1fc00:	bl	76bb0 <fputs@plt+0x71598>
   1fc04:	ldr	r0, [pc, #192]	; 1fccc <fputs@plt+0x1a6b4>
   1fc08:	movw	r2, #1209	; 0x4b9
   1fc0c:	ldr	r1, [pc, #188]	; 1fcd0 <fputs@plt+0x1a6b8>
   1fc10:	ldr	r3, [pc, #188]	; 1fcd4 <fputs@plt+0x1a6bc>
   1fc14:	add	r0, pc, r0
   1fc18:	add	r1, pc, r1
   1fc1c:	add	r3, pc, r3
   1fc20:	bl	76bb0 <fputs@plt+0x71598>
   1fc24:	mov	r4, r0
   1fc28:	mov	r0, fp
   1fc2c:	bl	4e5c <free@plt>
   1fc30:	mov	r0, r4
   1fc34:	bl	54f8 <_Unwind_Resume@plt>
   1fc38:	mov	r4, r0
   1fc3c:	ldr	r0, [sp, #48]	; 0x30
   1fc40:	bl	4e5c <free@plt>
   1fc44:	mov	fp, #0
   1fc48:	b	1fc28 <fputs@plt+0x1a610>
   1fc4c:	mov	r4, r0
   1fc50:	mov	fp, #0
   1fc54:	b	1fc28 <fputs@plt+0x1a610>
   1fc58:	mov	r4, r0
   1fc5c:	ldr	r0, [sp, #48]	; 0x30
   1fc60:	bl	4e5c <free@plt>
   1fc64:	mov	r0, r4
   1fc68:	bl	54f8 <_Unwind_Resume@plt>
   1fc6c:	b	1fc4c <fputs@plt+0x1a634>
   1fc70:	andeq	r1, r9, r0, ror #7
   1fc74:	andeq	r0, r0, r0, asr #8
   1fc78:	andeq	r7, r6, ip, lsr #17
   1fc7c:	andeq	r1, r6, r0, ror r4
   1fc80:	andeq	r7, r6, r8, lsr #17
   1fc84:	andeq	r2, r6, r0, lsr lr
   1fc88:	andeq	r7, r6, ip, asr #8
   1fc8c:	andeq	r7, r6, r8, ror #4
   1fc90:	andeq	r7, r6, r8, asr #8
   1fc94:	andeq	r7, r6, ip, lsr #8
   1fc98:	ldrdeq	r7, [r6], -r8
   1fc9c:	andeq	r7, r6, r4, lsl #8
   1fca0:	andeq	r7, r6, ip, lsl #8
   1fca4:			; <UNDEFINED> instruction: 0x000671b8
   1fca8:	andeq	r7, r6, r0, lsl #10
   1fcac:	andeq	r7, r6, ip, ror #7
   1fcb0:	muleq	r6, r8, r1
   1fcb4:	andeq	r1, r6, ip, asr #5
   1fcb8:	andeq	r7, r6, r8, asr #7
   1fcbc:	andeq	r7, r6, r8, ror #4
   1fcc0:			; <UNDEFINED> instruction: 0x000772b4
   1fcc4:	andeq	r7, r6, r8, lsr #7
   1fcc8:	andeq	r7, r6, r8, asr #4
   1fccc:	andeq	r6, r6, r8, lsl #5
   1fcd0:	andeq	r7, r6, r8, lsl #7
   1fcd4:	andeq	r7, r6, r8, lsr #4
   1fcd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fcdc:	subs	r5, r1, #0
   1fce0:	sub	sp, sp, #28
   1fce4:	ldr	r4, [pc, #372]	; 1fe60 <fputs@plt+0x1a848>
   1fce8:	mov	r7, r0
   1fcec:	mov	r6, r2
   1fcf0:	str	r3, [sp, #20]
   1fcf4:	add	r4, pc, r4
   1fcf8:	ldr	r3, [sp, #64]	; 0x40
   1fcfc:	ldr	r8, [sp, #68]	; 0x44
   1fd00:	beq	1fe00 <fputs@plt+0x1a7e8>
   1fd04:	cmp	r2, #0
   1fd08:	beq	1fe40 <fputs@plt+0x1a828>
   1fd0c:	cmp	r3, #0
   1fd10:	beq	1fe20 <fputs@plt+0x1a808>
   1fd14:	ldr	fp, [r5]
   1fd18:	mov	r0, fp
   1fd1c:	bl	72fc8 <fputs@plt+0x6d9b0>
   1fd20:	cmp	r0, #0
   1fd24:	bne	1fdc4 <fputs@plt+0x1a7ac>
   1fd28:	mov	sl, #3
   1fd2c:	mov	r9, #0
   1fd30:	b	1fd38 <fputs@plt+0x1a720>
   1fd34:	ldr	fp, [r5]
   1fd38:	mov	r0, fp
   1fd3c:	bl	72e2c <fputs@plt+0x6d814>
   1fd40:	subs	r4, r0, #0
   1fd44:	beq	1fdb8 <fputs@plt+0x1a7a0>
   1fd48:	mov	r1, fp
   1fd4c:	ldr	r0, [r5, #4]
   1fd50:	ldr	r2, [r4]
   1fd54:	bl	73028 <fputs@plt+0x6da10>
   1fd58:	cmp	r0, #0
   1fd5c:	blt	1fdb0 <fputs@plt+0x1a798>
   1fd60:	str	r4, [sp]
   1fd64:	mov	r0, r7
   1fd68:	str	sl, [sp, #4]
   1fd6c:	mov	r1, r5
   1fd70:	str	r9, [sp, #8]
   1fd74:	mov	r2, r8
   1fd78:	mov	r3, r6
   1fd7c:	bl	1f78c <fputs@plt+0x1a174>
   1fd80:	cmn	r0, #67	; 0x43
   1fd84:	beq	1fdb8 <fputs@plt+0x1a7a0>
   1fd88:	cmp	r0, #0
   1fd8c:	blt	1fdb0 <fputs@plt+0x1a798>
   1fd90:	ldr	r3, [r4, #32]
   1fd94:	cmp	r3, #0
   1fd98:	bne	1fd34 <fputs@plt+0x1a71c>
   1fd9c:	ldr	r1, [r4]
   1fda0:	ldr	r0, [sp, #20]
   1fda4:	bl	1f2dc <fputs@plt+0x19cc4>
   1fda8:	cmp	r0, #0
   1fdac:	bge	1fd34 <fputs@plt+0x1a71c>
   1fdb0:	add	sp, sp, #28
   1fdb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdb8:	mov	r0, #0
   1fdbc:	add	sp, sp, #28
   1fdc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdc4:	ldr	r3, [pc, #152]	; 1fe64 <fputs@plt+0x1a84c>
   1fdc8:	add	r0, r5, #4
   1fdcc:	ldr	r1, [r4, r3]
   1fdd0:	bl	72830 <fputs@plt+0x6d218>
   1fdd4:	cmp	r0, #0
   1fdd8:	blt	1fdb0 <fputs@plt+0x1a798>
   1fddc:	ldr	r0, [r5]
   1fde0:	bl	72fc8 <fputs@plt+0x6d9b0>
   1fde4:	mov	r1, r0
   1fde8:	ldr	r0, [r5, #4]
   1fdec:	bl	72fe4 <fputs@plt+0x6d9cc>
   1fdf0:	cmp	r0, #0
   1fdf4:	blt	1fdb0 <fputs@plt+0x1a798>
   1fdf8:	ldr	fp, [r5]
   1fdfc:	b	1fd28 <fputs@plt+0x1a710>
   1fe00:	ldr	r0, [pc, #96]	; 1fe68 <fputs@plt+0x1a850>
   1fe04:	movw	r2, #1515	; 0x5eb
   1fe08:	ldr	r1, [pc, #92]	; 1fe6c <fputs@plt+0x1a854>
   1fe0c:	ldr	r3, [pc, #92]	; 1fe70 <fputs@plt+0x1a858>
   1fe10:	add	r0, pc, r0
   1fe14:	add	r1, pc, r1
   1fe18:	add	r3, pc, r3
   1fe1c:	bl	76bb0 <fputs@plt+0x71598>
   1fe20:	ldr	r0, [pc, #76]	; 1fe74 <fputs@plt+0x1a85c>
   1fe24:	movw	r2, #1517	; 0x5ed
   1fe28:	ldr	r1, [pc, #72]	; 1fe78 <fputs@plt+0x1a860>
   1fe2c:	ldr	r3, [pc, #72]	; 1fe7c <fputs@plt+0x1a864>
   1fe30:	add	r0, pc, r0
   1fe34:	add	r1, pc, r1
   1fe38:	add	r3, pc, r3
   1fe3c:	bl	76bb0 <fputs@plt+0x71598>
   1fe40:	ldr	r0, [pc, #56]	; 1fe80 <fputs@plt+0x1a868>
   1fe44:	movw	r2, #1516	; 0x5ec
   1fe48:	ldr	r1, [pc, #52]	; 1fe84 <fputs@plt+0x1a86c>
   1fe4c:	ldr	r3, [pc, #52]	; 1fe88 <fputs@plt+0x1a870>
   1fe50:	add	r0, pc, r0
   1fe54:	add	r1, pc, r1
   1fe58:	add	r3, pc, r3
   1fe5c:	bl	76bb0 <fputs@plt+0x71598>
   1fe60:	andeq	r0, r9, r4, lsl #29
   1fe64:	andeq	r0, r0, r4, asr #8
   1fe68:	muleq	r7, r8, r0
   1fe6c:	andeq	r7, r6, ip, lsl #3
   1fe70:	andeq	r6, r6, r8, lsl #29
   1fe74:	ldrdeq	r7, [r6], -r4
   1fe78:	andeq	r7, r6, ip, ror #2
   1fe7c:	andeq	r6, r6, r8, ror #28
   1fe80:	andeq	r1, r6, r0, asr r0
   1fe84:	andeq	r7, r6, ip, asr #2
   1fe88:	andeq	r6, r6, r8, asr #28
   1fe8c:	ldr	r3, [pc, #224]	; 1ff74 <fputs@plt+0x1a95c>
   1fe90:	cmp	r1, #0
   1fe94:	ldr	r2, [pc, #220]	; 1ff78 <fputs@plt+0x1a960>
   1fe98:	add	r3, pc, r3
   1fe9c:	push	{r4, r5, lr}
   1fea0:	sub	sp, sp, #12
   1fea4:	ldr	r5, [r3, r2]
   1fea8:	ldr	r0, [sp, #28]
   1feac:	ldr	r1, [sp, #36]	; 0x24
   1feb0:	ldr	r3, [r5]
   1feb4:	ldr	r4, [sp, #40]	; 0x28
   1feb8:	str	r3, [sp, #4]
   1febc:	beq	1ff54 <fputs@plt+0x1a93c>
   1fec0:	cmp	r0, #0
   1fec4:	beq	1ff34 <fputs@plt+0x1a91c>
   1fec8:	cmp	r1, #0
   1fecc:	beq	1ff14 <fputs@plt+0x1a8fc>
   1fed0:	mov	r0, r4
   1fed4:	mov	r2, sp
   1fed8:	bl	24a2c <fputs@plt+0x1f414>
   1fedc:	cmp	r0, #0
   1fee0:	blt	1fef8 <fputs@plt+0x1a8e0>
   1fee4:	ldr	r0, [r4, #8]
   1fee8:	bl	4e5c <free@plt>
   1feec:	ldr	r3, [sp]
   1fef0:	mov	r0, #0
   1fef4:	str	r3, [r4, #8]
   1fef8:	ldr	r2, [sp, #4]
   1fefc:	ldr	r3, [r5]
   1ff00:	cmp	r2, r3
   1ff04:	bne	1ff10 <fputs@plt+0x1a8f8>
   1ff08:	add	sp, sp, #12
   1ff0c:	pop	{r4, r5, pc}
   1ff10:	bl	524c <__stack_chk_fail@plt>
   1ff14:	ldr	r0, [pc, #96]	; 1ff7c <fputs@plt+0x1a964>
   1ff18:	movw	r2, #902	; 0x386
   1ff1c:	ldr	r1, [pc, #92]	; 1ff80 <fputs@plt+0x1a968>
   1ff20:	ldr	r3, [pc, #92]	; 1ff84 <fputs@plt+0x1a96c>
   1ff24:	add	r0, pc, r0
   1ff28:	add	r1, pc, r1
   1ff2c:	add	r3, pc, r3
   1ff30:	bl	76bb0 <fputs@plt+0x71598>
   1ff34:	ldr	r0, [pc, #76]	; 1ff88 <fputs@plt+0x1a970>
   1ff38:	movw	r2, #901	; 0x385
   1ff3c:	ldr	r1, [pc, #72]	; 1ff8c <fputs@plt+0x1a974>
   1ff40:	ldr	r3, [pc, #72]	; 1ff90 <fputs@plt+0x1a978>
   1ff44:	add	r0, pc, r0
   1ff48:	add	r1, pc, r1
   1ff4c:	add	r3, pc, r3
   1ff50:	bl	76bb0 <fputs@plt+0x71598>
   1ff54:	ldr	r0, [pc, #56]	; 1ff94 <fputs@plt+0x1a97c>
   1ff58:	mov	r2, #900	; 0x384
   1ff5c:	ldr	r1, [pc, #52]	; 1ff98 <fputs@plt+0x1a980>
   1ff60:	ldr	r3, [pc, #52]	; 1ff9c <fputs@plt+0x1a984>
   1ff64:	add	r0, pc, r0
   1ff68:	add	r1, pc, r1
   1ff6c:	add	r3, pc, r3
   1ff70:	bl	76bb0 <fputs@plt+0x71598>
   1ff74:	andeq	r0, r9, r0, ror #25
   1ff78:	andeq	r0, r0, r0, asr #8
   1ff7c:	andeq	r7, r6, r0, lsl r1
   1ff80:	andeq	r7, r6, r8, ror r0
   1ff84:			; <UNDEFINED> instruction: 0x00066db4
   1ff88:	andeq	r7, r6, r8, ror #1
   1ff8c:	andeq	r7, r6, r8, asr r0
   1ff90:	muleq	r6, r4, sp
   1ff94:	strheq	r7, [r6], -ip
   1ff98:	andeq	r7, r6, r8, lsr r0
   1ff9c:	andeq	r6, r6, r4, ror sp
   1ffa0:	ldr	ip, [pc, #280]	; 200c0 <fputs@plt+0x1aaa8>
   1ffa4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ffa8:	subs	r7, r1, #0
   1ffac:	ldr	r1, [pc, #272]	; 200c4 <fputs@plt+0x1aaac>
   1ffb0:	add	ip, pc, ip
   1ffb4:	mov	r6, r3
   1ffb8:	sub	sp, sp, #24
   1ffbc:	mov	r9, r0
   1ffc0:	mov	r8, r2
   1ffc4:	ldr	r5, [ip, r1]
   1ffc8:	ldr	r4, [sp, #56]	; 0x38
   1ffcc:	ldr	sl, [sp, #64]	; 0x40
   1ffd0:	ldr	r3, [r5]
   1ffd4:	str	r3, [sp, #20]
   1ffd8:	beq	200a0 <fputs@plt+0x1aa88>
   1ffdc:	cmp	r6, #0
   1ffe0:	beq	20080 <fputs@plt+0x1aa68>
   1ffe4:	cmp	r4, #0
   1ffe8:	beq	20060 <fputs@plt+0x1aa48>
   1ffec:	mov	r0, r4
   1fff0:	bl	6e8a0 <fputs@plt+0x69288>
   1fff4:	add	r3, sp, #16
   1fff8:	subs	r2, r0, #0
   1fffc:	movne	r2, r4
   20000:	movne	r0, r7
   20004:	movne	r1, #0
   20008:	moveq	r1, r4
   2000c:	moveq	r0, r7
   20010:	bl	1f3ac <fputs@plt+0x19d94>
   20014:	cmp	r0, #0
   20018:	blt	20044 <fputs@plt+0x1aa2c>
   2001c:	ldr	r3, [sp, #60]	; 0x3c
   20020:	mov	r0, r9
   20024:	ldr	ip, [sp, #16]
   20028:	mov	r1, r7
   2002c:	str	sl, [sp, #8]
   20030:	mov	r2, r8
   20034:	str	r3, [sp, #4]
   20038:	mov	r3, r6
   2003c:	str	ip, [sp]
   20040:	bl	1f78c <fputs@plt+0x1a174>
   20044:	ldr	r2, [sp, #20]
   20048:	ldr	r3, [r5]
   2004c:	cmp	r2, r3
   20050:	bne	2005c <fputs@plt+0x1aa44>
   20054:	add	sp, sp, #24
   20058:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2005c:	bl	524c <__stack_chk_fail@plt>
   20060:	ldr	r0, [pc, #96]	; 200c8 <fputs@plt+0x1aab0>
   20064:	movw	r2, #1291	; 0x50b
   20068:	ldr	r1, [pc, #92]	; 200cc <fputs@plt+0x1aab4>
   2006c:	ldr	r3, [pc, #92]	; 200d0 <fputs@plt+0x1aab8>
   20070:	add	r0, pc, r0
   20074:	add	r1, pc, r1
   20078:	add	r3, pc, r3
   2007c:	bl	76bb0 <fputs@plt+0x71598>
   20080:	ldr	r0, [pc, #76]	; 200d4 <fputs@plt+0x1aabc>
   20084:	movw	r2, #1290	; 0x50a
   20088:	ldr	r1, [pc, #72]	; 200d8 <fputs@plt+0x1aac0>
   2008c:	ldr	r3, [pc, #72]	; 200dc <fputs@plt+0x1aac4>
   20090:	add	r0, pc, r0
   20094:	add	r1, pc, r1
   20098:	add	r3, pc, r3
   2009c:	bl	76bb0 <fputs@plt+0x71598>
   200a0:	ldr	r0, [pc, #56]	; 200e0 <fputs@plt+0x1aac8>
   200a4:	movw	r2, #1289	; 0x509
   200a8:	ldr	r1, [pc, #52]	; 200e4 <fputs@plt+0x1aacc>
   200ac:	ldr	r3, [pc, #52]	; 200e8 <fputs@plt+0x1aad0>
   200b0:	add	r0, pc, r0
   200b4:	add	r1, pc, r1
   200b8:	add	r3, pc, r3
   200bc:	bl	76bb0 <fputs@plt+0x71598>
   200c0:	andeq	r0, r9, r8, asr #23
   200c4:	andeq	r0, r0, r0, asr #8
   200c8:			; <UNDEFINED> instruction: 0x00066fb4
   200cc:	andeq	r6, r6, ip, lsr #30
   200d0:	andeq	r6, r6, r4, ror #27
   200d4:	andeq	r0, r6, r0, lsl lr
   200d8:	andeq	r6, r6, ip, lsl #30
   200dc:	andeq	r6, r6, r4, asr #27
   200e0:	strdeq	r6, [r7], -r8
   200e4:	andeq	r6, r6, ip, ror #29
   200e8:	andeq	r6, r6, r4, lsr #27
   200ec:	push	{r4, r5, r6, lr}
   200f0:	subs	r6, r0, #0
   200f4:	ldrne	r4, [r6]
   200f8:	bne	20104 <fputs@plt+0x1aaec>
   200fc:	b	2014c <fputs@plt+0x1ab34>
   20100:	bl	1df6c <fputs@plt+0x18954>
   20104:	mov	r0, r4
   20108:	bl	72ee8 <fputs@plt+0x6d8d0>
   2010c:	subs	r5, r0, #0
   20110:	bne	20100 <fputs@plt+0x1aae8>
   20114:	mov	r0, r4
   20118:	bl	728a0 <fputs@plt+0x6d288>
   2011c:	str	r5, [r6]
   20120:	ldr	r4, [r6, #4]
   20124:	b	2012c <fputs@plt+0x1ab14>
   20128:	bl	1df6c <fputs@plt+0x18954>
   2012c:	mov	r0, r4
   20130:	bl	72ee8 <fputs@plt+0x6d8d0>
   20134:	subs	r5, r0, #0
   20138:	bne	20128 <fputs@plt+0x1ab10>
   2013c:	mov	r0, r4
   20140:	bl	728a0 <fputs@plt+0x6d288>
   20144:	str	r5, [r6, #4]
   20148:	pop	{r4, r5, r6, pc}
   2014c:	ldr	r0, [pc, #24]	; 2016c <fputs@plt+0x1ab54>
   20150:	mov	r2, #744	; 0x2e8
   20154:	ldr	r1, [pc, #20]	; 20170 <fputs@plt+0x1ab58>
   20158:	ldr	r3, [pc, #20]	; 20174 <fputs@plt+0x1ab5c>
   2015c:	add	r0, pc, r0
   20160:	add	r1, pc, r1
   20164:	add	r3, pc, r3
   20168:	bl	76bb0 <fputs@plt+0x71598>
   2016c:	andeq	r6, r7, ip, asr #26
   20170:	andeq	r6, r6, r0, asr #28
   20174:	andeq	r6, r6, r0, ror ip
   20178:	push	{r4, r5, r6, r7, r8, lr}
   2017c:	subs	r6, r3, #0
   20180:	mov	r5, r0
   20184:	mov	r4, r1
   20188:	mov	r8, r2
   2018c:	ldr	r7, [sp, #24]
   20190:	beq	20278 <fputs@plt+0x1ac60>
   20194:	rsbs	r1, r0, #1
   20198:	movcc	r1, #0
   2019c:	cmp	r4, #0
   201a0:	movne	ip, r1
   201a4:	eoreq	ip, r1, #1
   201a8:	cmp	ip, #0
   201ac:	bne	20258 <fputs@plt+0x1ac40>
   201b0:	cmp	r1, #0
   201b4:	bne	20244 <fputs@plt+0x1ac2c>
   201b8:	ldr	r1, [r4]
   201bc:	ldr	r0, [r0]
   201c0:	add	r1, r1, #1
   201c4:	add	r1, r1, r1, lsl #1
   201c8:	lsl	r1, r1, #2
   201cc:	bl	548c <realloc@plt>
   201d0:	subs	r1, r0, #0
   201d4:	beq	20250 <fputs@plt+0x1ac38>
   201d8:	str	r1, [r5]
   201dc:	mov	r0, r6
   201e0:	ldr	r5, [r4]
   201e4:	add	r3, r5, r5, lsl #1
   201e8:	lsl	r3, r3, #2
   201ec:	add	r6, r1, r3
   201f0:	str	r8, [r1, r3]
   201f4:	bl	54ec <__strdup@plt>
   201f8:	cmp	r0, #0
   201fc:	str	r0, [r6, #4]
   20200:	beq	20250 <fputs@plt+0x1ac38>
   20204:	bl	6ebfc <fputs@plt+0x695e4>
   20208:	cmp	r7, #0
   2020c:	beq	2023c <fputs@plt+0x1ac24>
   20210:	mov	r0, r7
   20214:	bl	54ec <__strdup@plt>
   20218:	cmp	r0, #0
   2021c:	str	r0, [r6, #8]
   20220:	ldr	r0, [r6, #4]
   20224:	beq	2024c <fputs@plt+0x1ac34>
   20228:	bl	6ebfc <fputs@plt+0x695e4>
   2022c:	add	r5, r5, #1
   20230:	mov	r0, #0
   20234:	str	r5, [r4]
   20238:	pop	{r4, r5, r6, r7, r8, pc}
   2023c:	str	r7, [r6, #8]
   20240:	b	2022c <fputs@plt+0x1ac14>
   20244:	mov	r0, ip
   20248:	pop	{r4, r5, r6, r7, r8, pc}
   2024c:	bl	4e5c <free@plt>
   20250:	mvn	r0, #11
   20254:	pop	{r4, r5, r6, r7, r8, pc}
   20258:	ldr	r0, [pc, #56]	; 20298 <fputs@plt+0x1ac80>
   2025c:	mov	r2, #215	; 0xd7
   20260:	ldr	r1, [pc, #52]	; 2029c <fputs@plt+0x1ac84>
   20264:	ldr	r3, [pc, #52]	; 202a0 <fputs@plt+0x1ac88>
   20268:	add	r0, pc, r0
   2026c:	add	r1, pc, r1
   20270:	add	r3, pc, r3
   20274:	bl	76bb0 <fputs@plt+0x71598>
   20278:	ldr	r0, [pc, #36]	; 202a4 <fputs@plt+0x1ac8c>
   2027c:	mov	r2, #214	; 0xd6
   20280:	ldr	r1, [pc, #32]	; 202a8 <fputs@plt+0x1ac90>
   20284:	ldr	r3, [pc, #32]	; 202ac <fputs@plt+0x1ac94>
   20288:	add	r0, pc, r0
   2028c:	add	r1, pc, r1
   20290:	add	r3, pc, r3
   20294:	bl	76bb0 <fputs@plt+0x71598>
   20298:	andeq	r6, r6, ip, ror lr
   2029c:	andeq	r6, r6, r4, lsr sp
   202a0:	andeq	r6, r6, ip, lsl #22
   202a4:	andeq	r6, r6, r8, lsr #28
   202a8:	andeq	r6, r6, r4, lsl sp
   202ac:	andeq	r6, r6, ip, ror #21
   202b0:	ldr	ip, [pc, #412]	; 20454 <fputs@plt+0x1ae3c>
   202b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   202b8:	add	ip, pc, ip
   202bc:	ldr	lr, [pc, #404]	; 20458 <fputs@plt+0x1ae40>
   202c0:	sub	sp, sp, #16
   202c4:	mov	r7, r3
   202c8:	mov	r3, #0
   202cc:	subs	r6, r0, #0
   202d0:	mov	r4, r1
   202d4:	ldr	r5, [ip, lr]
   202d8:	mov	r8, r2
   202dc:	str	r3, [sp, #8]
   202e0:	ldr	r9, [sp, #48]	; 0x30
   202e4:	ldr	r3, [r5]
   202e8:	str	r3, [sp, #12]
   202ec:	beq	20400 <fputs@plt+0x1ade8>
   202f0:	cmp	r1, #0
   202f4:	beq	20434 <fputs@plt+0x1ae1c>
   202f8:	mov	r0, r1
   202fc:	movw	r1, #493	; 0x1ed
   20300:	bl	25da8 <fputs@plt+0x20790>
   20304:	mov	r0, r6
   20308:	mov	r1, r4
   2030c:	bl	4ef8 <symlink@plt>
   20310:	cmp	r0, #0
   20314:	blt	20358 <fputs@plt+0x1ad40>
   20318:	str	r6, [sp]
   2031c:	mov	r0, r7
   20320:	mov	r1, r9
   20324:	mov	r3, r4
   20328:	mov	r2, #0
   2032c:	bl	20178 <fputs@plt+0x1ab60>
   20330:	ldr	r0, [sp, #8]
   20334:	mov	r4, #1
   20338:	bl	4e5c <free@plt>
   2033c:	ldr	r2, [sp, #12]
   20340:	ldr	r3, [r5]
   20344:	mov	r0, r4
   20348:	cmp	r2, r3
   2034c:	bne	203fc <fputs@plt+0x1ade4>
   20350:	add	sp, sp, #16
   20354:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20358:	bl	55b8 <__errno_location@plt>
   2035c:	ldr	r3, [r0]
   20360:	cmp	r3, #17
   20364:	rsbne	r4, r3, #0
   20368:	ldrne	r0, [sp, #8]
   2036c:	bne	20338 <fputs@plt+0x1ad20>
   20370:	mov	r0, r4
   20374:	add	r1, sp, #8
   20378:	bl	66f28 <fputs@plt+0x61910>
   2037c:	cmp	r0, #0
   20380:	blt	203e4 <fputs@plt+0x1adcc>
   20384:	ldr	sl, [sp, #8]
   20388:	mov	r1, r6
   2038c:	mov	r0, sl
   20390:	bl	6f2bc <fputs@plt+0x69ca4>
   20394:	cmp	r0, #0
   20398:	bne	203d8 <fputs@plt+0x1adc0>
   2039c:	cmp	r8, #0
   203a0:	beq	203f0 <fputs@plt+0x1add8>
   203a4:	mov	r0, r6
   203a8:	mov	r1, r4
   203ac:	bl	6d524 <fputs@plt+0x67f0c>
   203b0:	cmp	r0, #0
   203b4:	blt	203e4 <fputs@plt+0x1adcc>
   203b8:	mov	r3, #0
   203bc:	mov	r0, r7
   203c0:	str	r3, [sp]
   203c4:	mov	r1, r9
   203c8:	mov	r2, #1
   203cc:	mov	r3, r4
   203d0:	bl	20178 <fputs@plt+0x1ab60>
   203d4:	b	20318 <fputs@plt+0x1ad00>
   203d8:	mov	r0, sl
   203dc:	mov	r4, #0
   203e0:	b	20338 <fputs@plt+0x1ad20>
   203e4:	mov	r4, r0
   203e8:	ldr	r0, [sp, #8]
   203ec:	b	20338 <fputs@plt+0x1ad20>
   203f0:	mov	r0, sl
   203f4:	mvn	r4, #16
   203f8:	b	20338 <fputs@plt+0x1ad20>
   203fc:	bl	524c <__stack_chk_fail@plt>
   20400:	ldr	r0, [pc, #84]	; 2045c <fputs@plt+0x1ae44>
   20404:	movw	r2, #275	; 0x113
   20408:	ldr	r1, [pc, #80]	; 20460 <fputs@plt+0x1ae48>
   2040c:	ldr	r3, [pc, #80]	; 20464 <fputs@plt+0x1ae4c>
   20410:	add	r0, pc, r0
   20414:	add	r1, pc, r1
   20418:	add	r3, pc, r3
   2041c:	bl	76bb0 <fputs@plt+0x71598>
   20420:	mov	r4, r0
   20424:	ldr	r0, [sp, #8]
   20428:	bl	4e5c <free@plt>
   2042c:	mov	r0, r4
   20430:	bl	54f8 <_Unwind_Resume@plt>
   20434:	ldr	r0, [pc, #44]	; 20468 <fputs@plt+0x1ae50>
   20438:	mov	r2, #276	; 0x114
   2043c:	ldr	r1, [pc, #40]	; 2046c <fputs@plt+0x1ae54>
   20440:	ldr	r3, [pc, #40]	; 20470 <fputs@plt+0x1ae58>
   20444:	add	r0, pc, r0
   20448:	add	r1, pc, r1
   2044c:	add	r3, pc, r3
   20450:	bl	76bb0 <fputs@plt+0x71598>
   20454:	andeq	r0, r9, r0, asr #17
   20458:	andeq	r0, r0, r0, asr #8
   2045c:	andeq	r6, r6, ip, ror #25
   20460:	andeq	r6, r6, ip, lsl #23
   20464:	andeq	r6, r6, ip, lsl sl
   20468:	andeq	r0, r6, ip, lsr #20
   2046c:	andeq	r6, r6, r8, asr fp
   20470:	andeq	r6, r6, r8, ror #19
   20474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20478:	sub	sp, sp, #52	; 0x34
   2047c:	ldr	ip, [pc, #668]	; 20720 <fputs@plt+0x1b108>
   20480:	subs	r7, r0, #0
   20484:	mov	fp, r1
   20488:	ldr	r0, [pc, #660]	; 20724 <fputs@plt+0x1b10c>
   2048c:	ldrb	r1, [sp, #88]	; 0x58
   20490:	add	ip, pc, ip
   20494:	str	r3, [sp, #12]
   20498:	mov	r5, r2
   2049c:	mov	r3, ip
   204a0:	ldr	r3, [sp, #96]	; 0x60
   204a4:	str	r1, [sp, #16]
   204a8:	ldr	r0, [ip, r0]
   204ac:	ldr	r2, [sp, #92]	; 0x5c
   204b0:	str	r3, [sp, #24]
   204b4:	ldr	r3, [r0]
   204b8:	str	r0, [sp, #32]
   204bc:	str	r2, [sp, #20]
   204c0:	str	r3, [sp, #44]	; 0x2c
   204c4:	beq	20650 <fputs@plt+0x1b038>
   204c8:	cmp	fp, #0
   204cc:	beq	206a8 <fputs@plt+0x1b090>
   204d0:	ldr	sl, [r7]
   204d4:	mov	r0, sl
   204d8:	bl	7c0ec <fputs@plt+0x76ad4>
   204dc:	cmp	r0, #0
   204e0:	beq	20534 <fputs@plt+0x1af1c>
   204e4:	ldr	r1, [r7, #28]
   204e8:	cmp	r1, #0
   204ec:	beq	20628 <fputs@plt+0x1b010>
   204f0:	mov	r0, sl
   204f4:	bl	7c1cc <fputs@plt+0x76bb4>
   204f8:	subs	sl, r0, #0
   204fc:	strne	sl, [sp, #36]	; 0x24
   20500:	bne	20538 <fputs@plt+0x1af20>
   20504:	mvn	r6, #11
   20508:	str	sl, [sp, #36]	; 0x24
   2050c:	ldr	r0, [sp, #36]	; 0x24
   20510:	bl	4e5c <free@plt>
   20514:	ldr	r1, [sp, #32]
   20518:	ldr	r2, [sp, #44]	; 0x2c
   2051c:	mov	r0, r6
   20520:	ldr	r3, [r1]
   20524:	cmp	r2, r3
   20528:	bne	2064c <fputs@plt+0x1b034>
   2052c:	add	sp, sp, #52	; 0x34
   20530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20534:	str	r0, [sp, #36]	; 0x24
   20538:	cmp	r5, #0
   2053c:	beq	2063c <fputs@plt+0x1b024>
   20540:	ldr	r1, [r5]
   20544:	cmp	r1, #0
   20548:	beq	20644 <fputs@plt+0x1b02c>
   2054c:	ldr	r3, [pc, #468]	; 20728 <fputs@plt+0x1b110>
   20550:	mov	r6, #0
   20554:	add	r5, r5, #4
   20558:	add	r9, sp, #40	; 0x28
   2055c:	add	r3, pc, r3
   20560:	mov	r8, r6
   20564:	str	r3, [sp, #28]
   20568:	b	2058c <fputs@plt+0x1af74>
   2056c:	mov	r0, r4
   20570:	mvn	r6, #21
   20574:	bl	4e5c <free@plt>
   20578:	cmp	r5, #0
   2057c:	beq	2050c <fputs@plt+0x1aef4>
   20580:	ldr	r1, [r5], #4
   20584:	cmp	r1, #0
   20588:	beq	2050c <fputs@plt+0x1aef4>
   2058c:	mov	r0, r7
   20590:	mov	r2, r9
   20594:	str	r8, [sp, #40]	; 0x28
   20598:	bl	24a2c <fputs@plt+0x1f414>
   2059c:	cmp	r0, #0
   205a0:	blt	20618 <fputs@plt+0x1b000>
   205a4:	ldr	r4, [sp, #40]	; 0x28
   205a8:	mov	r1, #7
   205ac:	mov	r0, r4
   205b0:	bl	7bb10 <fputs@plt+0x764f8>
   205b4:	cmp	r0, #0
   205b8:	beq	2056c <fputs@plt+0x1af54>
   205bc:	str	sl, [sp]
   205c0:	mov	r2, r4
   205c4:	str	r8, [sp, #4]
   205c8:	mov	r0, fp
   205cc:	ldr	r1, [sp, #28]
   205d0:	ldr	r3, [sp, #12]
   205d4:	bl	6a1cc <fputs@plt+0x64bb4>
   205d8:	subs	r4, r0, #0
   205dc:	beq	20634 <fputs@plt+0x1b01c>
   205e0:	ldr	r2, [sp, #24]
   205e4:	mov	r1, r4
   205e8:	ldr	r0, [r7, #4]
   205ec:	ldr	r3, [sp, #20]
   205f0:	str	r2, [sp]
   205f4:	ldr	r2, [sp, #16]
   205f8:	bl	202b0 <fputs@plt+0x1ac98>
   205fc:	cmp	r6, #0
   20600:	moveq	r6, r0
   20604:	ldr	r0, [sp, #40]	; 0x28
   20608:	bl	4e5c <free@plt>
   2060c:	mov	r0, r4
   20610:	bl	4e5c <free@plt>
   20614:	b	20578 <fputs@plt+0x1af60>
   20618:	mov	r6, r0
   2061c:	ldr	r0, [sp, #40]	; 0x28
   20620:	bl	4e5c <free@plt>
   20624:	b	2050c <fputs@plt+0x1aef4>
   20628:	str	r1, [sp, #36]	; 0x24
   2062c:	mov	r6, r1
   20630:	b	2050c <fputs@plt+0x1aef4>
   20634:	mvn	r6, #11
   20638:	b	2061c <fputs@plt+0x1b004>
   2063c:	mov	r6, r5
   20640:	b	2050c <fputs@plt+0x1aef4>
   20644:	mov	r6, r1
   20648:	b	2050c <fputs@plt+0x1aef4>
   2064c:	bl	524c <__stack_chk_fail@plt>
   20650:	ldr	r0, [pc, #212]	; 2072c <fputs@plt+0x1b114>
   20654:	movw	r2, #1346	; 0x542
   20658:	ldr	r1, [pc, #208]	; 20730 <fputs@plt+0x1b118>
   2065c:	ldr	r3, [pc, #208]	; 20734 <fputs@plt+0x1b11c>
   20660:	add	r0, pc, r0
   20664:	add	r1, pc, r1
   20668:	add	r3, pc, r3
   2066c:	bl	76bb0 <fputs@plt+0x71598>
   20670:	mov	r5, r0
   20674:	mov	r2, #0
   20678:	str	r2, [sp, #36]	; 0x24
   2067c:	ldr	r0, [sp, #36]	; 0x24
   20680:	bl	4e5c <free@plt>
   20684:	mov	r0, r5
   20688:	bl	54f8 <_Unwind_Resume@plt>
   2068c:	mov	r5, r0
   20690:	str	r7, [sp, #36]	; 0x24
   20694:	b	2067c <fputs@plt+0x1b064>
   20698:	mov	r1, #0
   2069c:	mov	r5, r0
   206a0:	str	r1, [sp, #36]	; 0x24
   206a4:	b	2067c <fputs@plt+0x1b064>
   206a8:	ldr	r0, [pc, #136]	; 20738 <fputs@plt+0x1b120>
   206ac:	movw	r2, #1347	; 0x543
   206b0:	ldr	r1, [pc, #132]	; 2073c <fputs@plt+0x1b124>
   206b4:	ldr	r3, [pc, #132]	; 20740 <fputs@plt+0x1b128>
   206b8:	add	r0, pc, r0
   206bc:	add	r1, pc, r1
   206c0:	add	r3, pc, r3
   206c4:	bl	76bb0 <fputs@plt+0x71598>
   206c8:	ldr	r3, [sp, #40]	; 0x28
   206cc:	mov	r5, r0
   206d0:	mov	r4, #0
   206d4:	mov	r0, r3
   206d8:	bl	4e5c <free@plt>
   206dc:	mov	r0, r4
   206e0:	bl	4e5c <free@plt>
   206e4:	b	2067c <fputs@plt+0x1b064>
   206e8:	mov	r5, r0
   206ec:	ldr	r3, [sp, #40]	; 0x28
   206f0:	mov	r4, #0
   206f4:	b	206d4 <fputs@plt+0x1b0bc>
   206f8:	mov	r3, r4
   206fc:	mov	r5, r0
   20700:	mov	r4, #0
   20704:	b	206d4 <fputs@plt+0x1b0bc>
   20708:	mov	r5, r0
   2070c:	ldr	r3, [sp, #40]	; 0x28
   20710:	b	206d4 <fputs@plt+0x1b0bc>
   20714:	mov	r5, r0
   20718:	str	fp, [sp, #36]	; 0x24
   2071c:	b	2067c <fputs@plt+0x1b064>
   20720:	andeq	r0, r9, r8, ror #13
   20724:	andeq	r0, r0, r0, asr #8
   20728:	andeq	r2, r7, ip, lsl #11
   2072c:	andeq	r2, r6, r0, lsr #6
   20730:	andeq	r6, r6, ip, lsr r9
   20734:	andeq	r6, r6, ip, asr r6
   20738:	andeq	r6, r6, ip, asr #18
   2073c:	andeq	r6, r6, r4, ror #17
   20740:	andeq	r6, r6, r4, lsl #12
   20744:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20748:	sub	sp, sp, #84	; 0x54
   2074c:	ldr	r4, [pc, #1184]	; 20bf4 <fputs@plt+0x1b5dc>
   20750:	subs	r8, r1, #0
   20754:	str	r2, [sp, #28]
   20758:	mov	fp, r3
   2075c:	ldr	r1, [pc, #1172]	; 20bf8 <fputs@plt+0x1b5e0>
   20760:	add	r4, pc, r4
   20764:	ldr	r2, [sp, #120]	; 0x78
   20768:	str	r0, [sp, #36]	; 0x24
   2076c:	ldr	ip, [sp, #132]	; 0x84
   20770:	str	r2, [sp, #24]
   20774:	ldr	r1, [r4, r1]
   20778:	ldrb	sl, [sp, #124]	; 0x7c
   2077c:	str	ip, [sp, #16]
   20780:	ldr	r3, [r1]
   20784:	str	r1, [sp, #32]
   20788:	ldr	r1, [sp, #136]	; 0x88
   2078c:	str	r3, [sp, #76]	; 0x4c
   20790:	str	r1, [sp, #20]
   20794:	beq	20b1c <fputs@plt+0x1b504>
   20798:	ldr	r2, [sp, #28]
   2079c:	cmp	r2, #0
   207a0:	beq	20b5c <fputs@plt+0x1b544>
   207a4:	cmp	fp, #0
   207a8:	beq	20b3c <fputs@plt+0x1b524>
   207ac:	ldr	r0, [r8]
   207b0:	bl	72fc8 <fputs@plt+0x6d9b0>
   207b4:	cmp	r0, #0
   207b8:	bne	207d8 <fputs@plt+0x1b1c0>
   207bc:	ldr	ip, [sp, #32]
   207c0:	ldr	r2, [sp, #76]	; 0x4c
   207c4:	ldr	r3, [ip]
   207c8:	cmp	r2, r3
   207cc:	bne	20b18 <fputs@plt+0x1b500>
   207d0:	add	sp, sp, #84	; 0x54
   207d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   207d8:	ldr	r3, [pc, #1052]	; 20bfc <fputs@plt+0x1b5e4>
   207dc:	add	r0, r8, #4
   207e0:	ldr	r1, [r4, r3]
   207e4:	bl	72830 <fputs@plt+0x6d218>
   207e8:	cmp	r0, #0
   207ec:	blt	207bc <fputs@plt+0x1b1a4>
   207f0:	mov	r3, #0
   207f4:	ldr	ip, [pc, #1028]	; 20c00 <fputs@plt+0x1b5e8>
   207f8:	str	r3, [sp, #40]	; 0x28
   207fc:	ldr	r1, [pc, #1024]	; 20c04 <fputs@plt+0x1b5ec>
   20800:	add	ip, pc, ip
   20804:	ldr	r3, [pc, #1020]	; 20c08 <fputs@plt+0x1b5f0>
   20808:	add	r1, pc, r1
   2080c:	str	ip, [sp, #68]	; 0x44
   20810:	add	r3, pc, r3
   20814:	str	r1, [sp, #52]	; 0x34
   20818:	ldr	r2, [pc, #1004]	; 20c0c <fputs@plt+0x1b5f4>
   2081c:	str	r3, [sp, #60]	; 0x3c
   20820:	mov	r3, sl
   20824:	ldr	ip, [pc, #996]	; 20c10 <fputs@plt+0x1b5f8>
   20828:	mov	sl, fp
   2082c:	ldr	r1, [pc, #992]	; 20c14 <fputs@plt+0x1b5fc>
   20830:	mov	fp, r3
   20834:	add	r2, pc, r2
   20838:	add	ip, pc, ip
   2083c:	add	r1, pc, r1
   20840:	str	r2, [sp, #56]	; 0x38
   20844:	str	ip, [sp, #64]	; 0x40
   20848:	str	r1, [sp, #48]	; 0x30
   2084c:	ldr	r7, [sp, #36]	; 0x24
   20850:	mov	r5, #0
   20854:	ldr	r9, [sp, #28]
   20858:	ldr	r6, [r8]
   2085c:	mov	r0, r6
   20860:	bl	72e2c <fputs@plt+0x6d814>
   20864:	subs	r4, r0, #0
   20868:	beq	20acc <fputs@plt+0x1b4b4>
   2086c:	mov	r1, r6
   20870:	ldr	r0, [r8, #4]
   20874:	ldr	r2, [r4]
   20878:	bl	73028 <fputs@plt+0x6da10>
   2087c:	cmp	r0, #0
   20880:	blt	207bc <fputs@plt+0x1b1a4>
   20884:	ldr	r2, [sp, #128]	; 0x80
   20888:	mov	r0, r7
   2088c:	str	r4, [sp]
   20890:	mov	r1, r8
   20894:	str	r5, [sp, #8]
   20898:	mov	r3, r9
   2089c:	str	r2, [sp, #4]
   208a0:	ldr	r2, [sp, #24]
   208a4:	bl	1f78c <fputs@plt+0x1a174>
   208a8:	cmp	r0, #0
   208ac:	blt	207bc <fputs@plt+0x1b1a4>
   208b0:	ldr	r3, [r4, #32]
   208b4:	cmp	r3, #0
   208b8:	bne	20858 <fputs@plt+0x1b240>
   208bc:	ldr	r5, [r4, #12]
   208c0:	mov	r6, r3
   208c4:	cmp	r5, #0
   208c8:	beq	20ae0 <fputs@plt+0x1b4c8>
   208cc:	ldr	r3, [r5]
   208d0:	cmp	r3, #0
   208d4:	strne	r8, [sp, #44]	; 0x2c
   208d8:	addne	r5, r5, #4
   208dc:	addne	r9, sp, #72	; 0x48
   208e0:	beq	20ae0 <fputs@plt+0x1b4c8>
   208e4:	mov	r3, #0
   208e8:	mov	r0, r4
   208ec:	str	r3, [sp, #72]	; 0x48
   208f0:	mov	r2, r9
   208f4:	ldr	r1, [r5, #-4]
   208f8:	bl	24a2c <fputs@plt+0x1f414>
   208fc:	cmp	r0, #0
   20900:	blt	20a5c <fputs@plt+0x1b444>
   20904:	ldr	r0, [sp, #72]	; 0x48
   20908:	mov	r1, sl
   2090c:	bl	6ea04 <fputs@plt+0x693ec>
   20910:	subs	r7, r0, #0
   20914:	beq	20ad4 <fputs@plt+0x1b4bc>
   20918:	ldr	ip, [sp, #20]
   2091c:	mov	r1, r7
   20920:	ldr	r0, [r4, #4]
   20924:	mov	r2, fp
   20928:	ldr	r3, [sp, #16]
   2092c:	str	ip, [sp]
   20930:	bl	202b0 <fputs@plt+0x1ac98>
   20934:	cmp	r6, #0
   20938:	moveq	r6, r0
   2093c:	ldr	r0, [sp, #72]	; 0x48
   20940:	bl	4e5c <free@plt>
   20944:	mov	r0, r7
   20948:	bl	4e5c <free@plt>
   2094c:	cmp	r5, #0
   20950:	beq	20964 <fputs@plt+0x1b34c>
   20954:	ldr	r3, [r5]
   20958:	add	r5, r5, #4
   2095c:	cmp	r3, #0
   20960:	bne	208e4 <fputs@plt+0x1b2cc>
   20964:	ldr	r3, [sp, #16]
   20968:	mov	r0, r4
   2096c:	ldr	ip, [sp, #20]
   20970:	mov	r1, sl
   20974:	ldr	r2, [r4, #16]
   20978:	str	r3, [sp, #4]
   2097c:	str	fp, [sp]
   20980:	ldr	r3, [sp, #64]	; 0x40
   20984:	str	ip, [sp, #8]
   20988:	ldr	r8, [sp, #44]	; 0x2c
   2098c:	bl	20474 <fputs@plt+0x1ae5c>
   20990:	cmp	r6, #0
   20994:	mov	r7, r0
   20998:	movne	r7, r6
   2099c:	bne	20a94 <fputs@plt+0x1b47c>
   209a0:	ldr	ip, [sp, #16]
   209a4:	mov	r0, r4
   209a8:	ldr	r2, [r4, #20]
   209ac:	mov	r1, sl
   209b0:	str	fp, [sp]
   209b4:	str	ip, [sp, #4]
   209b8:	ldr	ip, [sp, #20]
   209bc:	ldr	r3, [sp, #52]	; 0x34
   209c0:	str	ip, [sp, #8]
   209c4:	bl	20474 <fputs@plt+0x1ae5c>
   209c8:	cmp	r7, #0
   209cc:	moveq	r7, r0
   209d0:	ldr	r0, [r4, #4]
   209d4:	cmp	r0, #0
   209d8:	beq	20ba0 <fputs@plt+0x1b588>
   209dc:	ldr	r2, [sp, #28]
   209e0:	ldr	r1, [r2]
   209e4:	bl	1dfc4 <fputs@plt+0x189ac>
   209e8:	subs	r3, r0, #0
   209ec:	bne	20ac0 <fputs@plt+0x1b4a8>
   209f0:	mov	r0, sl
   209f4:	ldr	r1, [sp, #48]	; 0x30
   209f8:	ldr	r2, [r4]
   209fc:	bl	6a1cc <fputs@plt+0x64bb4>
   20a00:	subs	r5, r0, #0
   20a04:	beq	20b10 <fputs@plt+0x1b4f8>
   20a08:	ldr	r3, [sp, #20]
   20a0c:	mov	r1, r5
   20a10:	ldr	r0, [r4, #4]
   20a14:	mov	r2, fp
   20a18:	str	r3, [sp]
   20a1c:	ldr	r3, [sp, #16]
   20a20:	bl	202b0 <fputs@plt+0x1ac98>
   20a24:	mov	r4, r0
   20a28:	cmp	r7, #0
   20a2c:	mov	r0, r5
   20a30:	movne	r4, r7
   20a34:	bl	4e5c <free@plt>
   20a38:	ldr	ip, [sp, #40]	; 0x28
   20a3c:	cmp	ip, #0
   20a40:	blt	2084c <fputs@plt+0x1b234>
   20a44:	cmp	r4, #0
   20a48:	strlt	r4, [sp, #40]	; 0x28
   20a4c:	ldrge	r1, [sp, #40]	; 0x28
   20a50:	addge	r1, r1, r4
   20a54:	strge	r1, [sp, #40]	; 0x28
   20a58:	b	2084c <fputs@plt+0x1b234>
   20a5c:	ldr	r8, [sp, #44]	; 0x2c
   20a60:	mov	r7, r0
   20a64:	ldr	r0, [sp, #72]	; 0x48
   20a68:	bl	4e5c <free@plt>
   20a6c:	ldr	r1, [sp, #16]
   20a70:	ldr	r3, [sp, #20]
   20a74:	mov	r0, r4
   20a78:	ldr	r2, [r4, #16]
   20a7c:	str	r1, [sp, #4]
   20a80:	mov	r1, sl
   20a84:	str	r3, [sp, #8]
   20a88:	str	fp, [sp]
   20a8c:	ldr	r3, [sp, #60]	; 0x3c
   20a90:	bl	20474 <fputs@plt+0x1ae5c>
   20a94:	ldr	r3, [sp, #16]
   20a98:	mov	r0, r4
   20a9c:	ldr	ip, [sp, #20]
   20aa0:	mov	r1, sl
   20aa4:	ldr	r2, [r4, #20]
   20aa8:	str	r3, [sp, #4]
   20aac:	str	fp, [sp]
   20ab0:	ldr	r3, [sp, #56]	; 0x38
   20ab4:	str	ip, [sp, #8]
   20ab8:	bl	20474 <fputs@plt+0x1ae5c>
   20abc:	b	209d0 <fputs@plt+0x1b3b8>
   20ac0:	mov	r4, r3
   20ac4:	mov	r5, #0
   20ac8:	b	20a28 <fputs@plt+0x1b410>
   20acc:	ldr	r0, [sp, #40]	; 0x28
   20ad0:	b	207bc <fputs@plt+0x1b1a4>
   20ad4:	ldr	r8, [sp, #44]	; 0x2c
   20ad8:	mvn	r7, #11
   20adc:	b	20a64 <fputs@plt+0x1b44c>
   20ae0:	ldr	r3, [sp, #16]
   20ae4:	mov	r0, r4
   20ae8:	ldr	ip, [sp, #20]
   20aec:	mov	r1, sl
   20af0:	ldr	r2, [r4, #16]
   20af4:	str	r3, [sp, #4]
   20af8:	str	fp, [sp]
   20afc:	ldr	r3, [sp, #68]	; 0x44
   20b00:	str	ip, [sp, #8]
   20b04:	bl	20474 <fputs@plt+0x1ae5c>
   20b08:	mov	r7, r0
   20b0c:	b	209a0 <fputs@plt+0x1b388>
   20b10:	mvn	r4, #11
   20b14:	b	20a28 <fputs@plt+0x1b410>
   20b18:	bl	524c <__stack_chk_fail@plt>
   20b1c:	ldr	r0, [pc, #244]	; 20c18 <fputs@plt+0x1b600>
   20b20:	movw	r2, #1466	; 0x5ba
   20b24:	ldr	r1, [pc, #240]	; 20c1c <fputs@plt+0x1b604>
   20b28:	ldr	r3, [pc, #240]	; 20c20 <fputs@plt+0x1b608>
   20b2c:	add	r0, pc, r0
   20b30:	add	r1, pc, r1
   20b34:	add	r3, pc, r3
   20b38:	bl	76bb0 <fputs@plt+0x71598>
   20b3c:	ldr	r0, [pc, #224]	; 20c24 <fputs@plt+0x1b60c>
   20b40:	movw	r2, #1468	; 0x5bc
   20b44:	ldr	r1, [pc, #220]	; 20c28 <fputs@plt+0x1b610>
   20b48:	ldr	r3, [pc, #220]	; 20c2c <fputs@plt+0x1b614>
   20b4c:	add	r0, pc, r0
   20b50:	add	r1, pc, r1
   20b54:	add	r3, pc, r3
   20b58:	bl	76bb0 <fputs@plt+0x71598>
   20b5c:	ldr	r0, [pc, #204]	; 20c30 <fputs@plt+0x1b618>
   20b60:	movw	r2, #1467	; 0x5bb
   20b64:	ldr	r1, [pc, #200]	; 20c34 <fputs@plt+0x1b61c>
   20b68:	ldr	r3, [pc, #200]	; 20c38 <fputs@plt+0x1b620>
   20b6c:	add	r0, pc, r0
   20b70:	add	r1, pc, r1
   20b74:	add	r3, pc, r3
   20b78:	bl	76bb0 <fputs@plt+0x71598>
   20b7c:	mov	r4, r0
   20b80:	mov	r0, r5
   20b84:	bl	4e5c <free@plt>
   20b88:	mov	r0, r4
   20b8c:	bl	54f8 <_Unwind_Resume@plt>
   20b90:	mov	r4, r0
   20b94:	mov	r5, #0
   20b98:	b	20b80 <fputs@plt+0x1b568>
   20b9c:	b	20b90 <fputs@plt+0x1b578>
   20ba0:	mov	r5, r0
   20ba4:	ldr	r1, [pc, #144]	; 20c3c <fputs@plt+0x1b624>
   20ba8:	ldr	r0, [pc, #144]	; 20c40 <fputs@plt+0x1b628>
   20bac:	movw	r2, #1404	; 0x57c
   20bb0:	ldr	r3, [pc, #140]	; 20c44 <fputs@plt+0x1b62c>
   20bb4:	add	r1, pc, r1
   20bb8:	add	r0, pc, r0
   20bbc:	add	r3, pc, r3
   20bc0:	bl	76bb0 <fputs@plt+0x71598>
   20bc4:	mov	r4, r0
   20bc8:	mov	r7, #0
   20bcc:	ldr	r0, [sp, #72]	; 0x48
   20bd0:	bl	4e5c <free@plt>
   20bd4:	mov	r0, r7
   20bd8:	bl	4e5c <free@plt>
   20bdc:	mov	r0, r4
   20be0:	bl	54f8 <_Unwind_Resume@plt>
   20be4:	b	20b7c <fputs@plt+0x1b564>
   20be8:	b	20bc4 <fputs@plt+0x1b5ac>
   20bec:	mov	r4, r0
   20bf0:	b	20bcc <fputs@plt+0x1b5b4>
   20bf4:	andeq	r0, r9, r8, lsl r4
   20bf8:	andeq	r0, r0, r0, asr #8
   20bfc:	andeq	r0, r0, r4, asr #8
   20c00:	andeq	r6, r6, r8, lsl #18
   20c04:	andeq	r6, r6, r8, lsl #18
   20c08:	strdeq	r6, [r6], -r8
   20c0c:	ldrdeq	r6, [r6], -ip
   20c10:	ldrdeq	r6, [r6], -r0
   20c14:	andeq	r2, r7, ip, lsr #5
   20c18:	andeq	r6, r7, ip, ror r3
   20c1c:	andeq	r6, r6, r0, ror r4
   20c20:	andeq	r6, r6, r0, lsl r1
   20c24:			; <UNDEFINED> instruction: 0x000664b8
   20c28:	andeq	r6, r6, r0, asr r4
   20c2c:	strdeq	r6, [r6], -r0
   20c30:	andeq	r0, r6, r4, lsr r3
   20c34:	andeq	r6, r6, r0, lsr r4
   20c38:	ldrdeq	r6, [r6], -r0
   20c3c:	andeq	r6, r6, ip, ror #7
   20c40:	andeq	r6, r6, r4, ror #10
   20c44:	andeq	r6, r6, r4, lsr #3
   20c48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c4c:	sub	sp, sp, #68	; 0x44
   20c50:	ldr	lr, [pc, #1212]	; 21114 <fputs@plt+0x1bafc>
   20c54:	mov	sl, r1
   20c58:	ldr	ip, [pc, #1208]	; 21118 <fputs@plt+0x1bb00>
   20c5c:	mov	fp, r2
   20c60:	ldrb	r1, [sp, #104]	; 0x68
   20c64:	add	lr, pc, lr
   20c68:	str	r3, [sp, #28]
   20c6c:	cmp	r0, #0
   20c70:	mov	r3, lr
   20c74:	str	r0, [sp, #52]	; 0x34
   20c78:	str	r1, [sp, #32]
   20c7c:	ldr	r3, [sp, #112]	; 0x70
   20c80:	ldr	ip, [lr, ip]
   20c84:	ldr	r2, [sp, #108]	; 0x6c
   20c88:	str	r3, [sp, #36]	; 0x24
   20c8c:	str	ip, [sp, #20]
   20c90:	ldr	r3, [ip]
   20c94:	ldr	ip, [sp, #116]	; 0x74
   20c98:	str	r2, [sp, #24]
   20c9c:	str	r3, [sp, #60]	; 0x3c
   20ca0:	str	ip, [sp, #40]	; 0x28
   20ca4:	beq	210f4 <fputs@plt+0x1badc>
   20ca8:	cmp	sl, #0
   20cac:	blt	2102c <fputs@plt+0x1ba14>
   20cb0:	cmp	fp, #0
   20cb4:	beq	210a8 <fputs@plt+0x1ba90>
   20cb8:	ldr	r1, [sp, #28]
   20cbc:	cmp	r1, #0
   20cc0:	beq	21088 <fputs@plt+0x1ba70>
   20cc4:	ldr	r2, [sp, #24]
   20cc8:	cmp	r2, #0
   20ccc:	beq	21068 <fputs@plt+0x1ba50>
   20cd0:	mov	r0, sl
   20cd4:	bl	560c <fdopendir@plt>
   20cd8:	subs	r6, r0, #0
   20cdc:	beq	20f28 <fputs@plt+0x1b910>
   20ce0:	add	r3, sp, #56	; 0x38
   20ce4:	add	ip, sp, #52	; 0x34
   20ce8:	str	r3, [sp, #44]	; 0x2c
   20cec:	mov	r9, #0
   20cf0:	str	ip, [sp, #48]	; 0x30
   20cf4:	bl	5300 <rewinddir@plt>
   20cf8:	bl	55b8 <__errno_location@plt>
   20cfc:	mov	r8, r9
   20d00:	mov	r7, r0
   20d04:	str	r8, [r7]
   20d08:	mov	r0, r6
   20d0c:	bl	5414 <readdir64@plt>
   20d10:	subs	r4, r0, #0
   20d14:	beq	20d78 <fputs@plt+0x1b760>
   20d18:	add	r5, r4, #19
   20d1c:	mov	r0, r5
   20d20:	bl	6770c <fputs@plt+0x620f4>
   20d24:	cmp	r0, #0
   20d28:	bne	20d04 <fputs@plt+0x1b6ec>
   20d2c:	mov	r0, r6
   20d30:	mov	r1, r4
   20d34:	bl	6a06c <fputs@plt+0x64a54>
   20d38:	ldrb	r3, [r4, #18]
   20d3c:	cmp	r3, #4
   20d40:	beq	20dac <fputs@plt+0x1b794>
   20d44:	cmp	r3, #10
   20d48:	bne	20d04 <fputs@plt+0x1b6ec>
   20d4c:	mov	r0, r5
   20d50:	mov	r1, #7
   20d54:	str	r8, [sp, #56]	; 0x38
   20d58:	bl	7bb10 <fputs@plt+0x764f8>
   20d5c:	cmp	r0, #0
   20d60:	moveq	r4, r0
   20d64:	bne	20e30 <fputs@plt+0x1b818>
   20d68:	bl	4e5c <free@plt>
   20d6c:	mov	r0, r4
   20d70:	bl	4e5c <free@plt>
   20d74:	b	20d04 <fputs@plt+0x1b6ec>
   20d78:	ldr	r3, [r7]
   20d7c:	cmp	r3, #0
   20d80:	rsbne	r9, r3, #0
   20d84:	mov	r0, r6
   20d88:	bl	51d4 <closedir@plt>
   20d8c:	ldr	ip, [sp, #20]
   20d90:	mov	r0, r9
   20d94:	ldr	r2, [sp, #60]	; 0x3c
   20d98:	ldr	r3, [ip]
   20d9c:	cmp	r2, r3
   20da0:	bne	210c8 <fputs@plt+0x1bab0>
   20da4:	add	sp, sp, #68	; 0x44
   20da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20dac:	mov	r2, #51200	; 0xc800
   20db0:	mov	r0, sl
   20db4:	movt	r2, #8
   20db8:	mov	r1, r5
   20dbc:	bl	4eb0 <openat64@plt>
   20dc0:	subs	r4, r0, #0
   20dc4:	blt	20ef8 <fputs@plt+0x1b8e0>
   20dc8:	mov	r0, r5
   20dcc:	mov	r1, fp
   20dd0:	bl	6ea04 <fputs@plt+0x693ec>
   20dd4:	subs	r5, r0, #0
   20dd8:	beq	20fb8 <fputs@plt+0x1b9a0>
   20ddc:	ldr	ip, [sp, #36]	; 0x24
   20de0:	mov	r1, r4
   20de4:	ldr	r2, [sp, #32]
   20de8:	ldr	r3, [sp, #24]
   20dec:	str	ip, [sp, #8]
   20df0:	ldr	ip, [sp, #40]	; 0x28
   20df4:	str	r2, [sp]
   20df8:	mov	r2, r5
   20dfc:	str	r3, [sp, #4]
   20e00:	ldr	r0, [sp, #52]	; 0x34
   20e04:	ldr	r3, [sp, #28]
   20e08:	str	ip, [sp, #12]
   20e0c:	bl	20c48 <fputs@plt+0x1b630>
   20e10:	rsbs	r2, r9, #1
   20e14:	mov	r3, r0
   20e18:	mov	r0, r5
   20e1c:	movcc	r2, #0
   20e20:	ands	r2, r2, r3, lsr #31
   20e24:	movne	r9, r3
   20e28:	bl	4e5c <free@plt>
   20e2c:	b	20d04 <fputs@plt+0x1b6ec>
   20e30:	mov	r0, r5
   20e34:	mov	r1, fp
   20e38:	bl	6ea04 <fputs@plt+0x693ec>
   20e3c:	subs	r4, r0, #0
   20e40:	beq	20fc8 <fputs@plt+0x1b9b0>
   20e44:	add	r1, sp, #56	; 0x38
   20e48:	bl	66f28 <fputs@plt+0x61910>
   20e4c:	cmp	r0, #0
   20e50:	blt	20f10 <fputs@plt+0x1b8f8>
   20e54:	ldr	r0, [sp, #52]	; 0x34
   20e58:	ldr	r1, [sp, #56]	; 0x38
   20e5c:	bl	72cc0 <fputs@plt+0x6d6a8>
   20e60:	cmp	r0, #0
   20e64:	beq	20f40 <fputs@plt+0x1b928>
   20e68:	ldr	r1, [sp, #32]
   20e6c:	cmp	r1, #0
   20e70:	bne	20e98 <fputs@plt+0x1b880>
   20e74:	mov	r0, r4
   20e78:	bl	4fe8 <unlink@plt>
   20e7c:	cmp	r0, #0
   20e80:	blt	20f98 <fputs@plt+0x1b980>
   20e84:	mov	r0, r4
   20e88:	bl	6ebfc <fputs@plt+0x695e4>
   20e8c:	mov	r0, r4
   20e90:	ldr	r1, [sp, #28]
   20e94:	bl	673a8 <fputs@plt+0x61d90>
   20e98:	str	r8, [sp]
   20e9c:	mov	r2, #1
   20ea0:	ldr	r0, [sp, #36]	; 0x24
   20ea4:	mov	r3, r4
   20ea8:	ldr	r1, [sp, #40]	; 0x28
   20eac:	bl	20178 <fputs@plt+0x1ab60>
   20eb0:	add	r0, sp, #52	; 0x34
   20eb4:	mov	r1, r4
   20eb8:	bl	1f2dc <fputs@plt+0x19cc4>
   20ebc:	cmp	r0, #0
   20ec0:	blt	20f80 <fputs@plt+0x1b968>
   20ec4:	ldr	r1, [sp, #32]
   20ec8:	ldr	r0, [sp, #56]	; 0x38
   20ecc:	eor	r3, r1, #1
   20ed0:	movle	r3, #0
   20ed4:	andgt	r3, r3, #1
   20ed8:	cmp	r3, #0
   20edc:	ldrne	r3, [sp, #24]
   20ee0:	movne	r2, #1
   20ee4:	strbne	r2, [r3]
   20ee8:	bl	4e5c <free@plt>
   20eec:	mov	r0, r4
   20ef0:	bl	4e5c <free@plt>
   20ef4:	b	20d04 <fputs@plt+0x1b6ec>
   20ef8:	ldr	r3, [r7]
   20efc:	cmp	r3, #2
   20f00:	beq	20d04 <fputs@plt+0x1b6ec>
   20f04:	cmp	r9, #0
   20f08:	rsbeq	r9, r3, #0
   20f0c:	b	20d04 <fputs@plt+0x1b6ec>
   20f10:	cmn	r0, #2
   20f14:	beq	20f20 <fputs@plt+0x1b908>
   20f18:	cmp	r9, #0
   20f1c:	moveq	r9, r0
   20f20:	ldr	r0, [sp, #56]	; 0x38
   20f24:	b	20d68 <fputs@plt+0x1b750>
   20f28:	mov	r0, sl
   20f2c:	bl	65fb8 <fputs@plt+0x609a0>
   20f30:	bl	55b8 <__errno_location@plt>
   20f34:	ldr	r9, [r0]
   20f38:	rsb	r9, r9, #0
   20f3c:	b	20d8c <fputs@plt+0x1b774>
   20f40:	ldr	r3, [sp, #52]	; 0x34
   20f44:	ldr	r0, [sp, #56]	; 0x38
   20f48:	str	r3, [sp, #16]
   20f4c:	bl	55c4 <basename@plt>
   20f50:	ldr	r3, [sp, #16]
   20f54:	mov	r1, r0
   20f58:	mov	r0, r3
   20f5c:	bl	72cc0 <fputs@plt+0x6d6a8>
   20f60:	cmp	r0, #0
   20f64:	bne	20e68 <fputs@plt+0x1b850>
   20f68:	mov	r1, r5
   20f6c:	ldr	r0, [sp, #52]	; 0x34
   20f70:	bl	72cc0 <fputs@plt+0x6d6a8>
   20f74:	cmp	r0, #0
   20f78:	bne	20e68 <fputs@plt+0x1b850>
   20f7c:	b	20f20 <fputs@plt+0x1b908>
   20f80:	mov	r9, r0
   20f84:	ldr	r0, [sp, #56]	; 0x38
   20f88:	bl	4e5c <free@plt>
   20f8c:	mov	r0, r4
   20f90:	bl	4e5c <free@plt>
   20f94:	b	20d84 <fputs@plt+0x1b76c>
   20f98:	ldr	r3, [r7]
   20f9c:	cmp	r3, #2
   20fa0:	beq	20e84 <fputs@plt+0x1b86c>
   20fa4:	cmp	r9, #0
   20fa8:	bne	20f20 <fputs@plt+0x1b908>
   20fac:	rsb	r9, r3, #0
   20fb0:	ldr	r0, [sp, #56]	; 0x38
   20fb4:	b	20d68 <fputs@plt+0x1b750>
   20fb8:	mov	r0, r4
   20fbc:	bl	65fb8 <fputs@plt+0x609a0>
   20fc0:	mvn	r9, #11
   20fc4:	b	20d84 <fputs@plt+0x1b76c>
   20fc8:	mvn	r9, #11
   20fcc:	b	20f84 <fputs@plt+0x1b96c>
   20fd0:	mov	r3, r0
   20fd4:	mov	r0, r5
   20fd8:	mov	r5, r3
   20fdc:	bl	4e5c <free@plt>
   20fe0:	mov	r0, r6
   20fe4:	bl	51d4 <closedir@plt>
   20fe8:	mov	r0, r5
   20fec:	bl	54f8 <_Unwind_Resume@plt>
   20ff0:	ldr	r3, [sp, #56]	; 0x38
   20ff4:	mov	r2, r0
   20ff8:	mov	r0, r3
   20ffc:	mov	r5, r2
   21000:	bl	4e5c <free@plt>
   21004:	mov	r0, r4
   21008:	bl	4e5c <free@plt>
   2100c:	b	20fe0 <fputs@plt+0x1b9c8>
   21010:	b	20ff0 <fputs@plt+0x1b9d8>
   21014:	b	20ff0 <fputs@plt+0x1b9d8>
   21018:	b	20ff0 <fputs@plt+0x1b9d8>
   2101c:	mov	r3, r0
   21020:	mov	r5, #0
   21024:	b	20fd4 <fputs@plt+0x1b9bc>
   21028:	b	2101c <fputs@plt+0x1ba04>
   2102c:	ldr	r0, [pc, #232]	; 2111c <fputs@plt+0x1bb04>
   21030:	mov	r2, #352	; 0x160
   21034:	ldr	r1, [pc, #228]	; 21120 <fputs@plt+0x1bb08>
   21038:	ldr	r3, [pc, #228]	; 21124 <fputs@plt+0x1bb0c>
   2103c:	add	r0, pc, r0
   21040:	add	r1, pc, r1
   21044:	add	r3, pc, r3
   21048:	bl	76bb0 <fputs@plt+0x71598>
   2104c:	mov	r2, r0
   21050:	ldr	r3, [sp, #56]	; 0x38
   21054:	mov	r4, #0
   21058:	b	20ff8 <fputs@plt+0x1b9e0>
   2105c:	mov	r5, r0
   21060:	b	20fe8 <fputs@plt+0x1b9d0>
   21064:	b	20ff0 <fputs@plt+0x1b9d8>
   21068:	ldr	r0, [pc, #184]	; 21128 <fputs@plt+0x1bb10>
   2106c:	movw	r2, #355	; 0x163
   21070:	ldr	r1, [pc, #180]	; 2112c <fputs@plt+0x1bb14>
   21074:	ldr	r3, [pc, #180]	; 21130 <fputs@plt+0x1bb18>
   21078:	add	r0, pc, r0
   2107c:	add	r1, pc, r1
   21080:	add	r3, pc, r3
   21084:	bl	76bb0 <fputs@plt+0x71598>
   21088:	ldr	r0, [pc, #164]	; 21134 <fputs@plt+0x1bb1c>
   2108c:	movw	r2, #354	; 0x162
   21090:	ldr	r1, [pc, #160]	; 21138 <fputs@plt+0x1bb20>
   21094:	ldr	r3, [pc, #160]	; 2113c <fputs@plt+0x1bb24>
   21098:	add	r0, pc, r0
   2109c:	add	r1, pc, r1
   210a0:	add	r3, pc, r3
   210a4:	bl	76bb0 <fputs@plt+0x71598>
   210a8:	ldr	r0, [pc, #144]	; 21140 <fputs@plt+0x1bb28>
   210ac:	movw	r2, #353	; 0x161
   210b0:	ldr	r1, [pc, #140]	; 21144 <fputs@plt+0x1bb2c>
   210b4:	ldr	r3, [pc, #140]	; 21148 <fputs@plt+0x1bb30>
   210b8:	add	r0, pc, r0
   210bc:	add	r1, pc, r1
   210c0:	add	r3, pc, r3
   210c4:	bl	76bb0 <fputs@plt+0x71598>
   210c8:	bl	524c <__stack_chk_fail@plt>
   210cc:	mov	r3, #0
   210d0:	mov	r2, r0
   210d4:	mov	r4, r3
   210d8:	b	20ff8 <fputs@plt+0x1b9e0>
   210dc:	b	20ff0 <fputs@plt+0x1b9d8>
   210e0:	mov	r5, r0
   210e4:	b	20fe0 <fputs@plt+0x1b9c8>
   210e8:	b	2105c <fputs@plt+0x1ba44>
   210ec:	b	20ff0 <fputs@plt+0x1b9d8>
   210f0:	b	20ff0 <fputs@plt+0x1b9d8>
   210f4:	ldr	r0, [pc, #80]	; 2114c <fputs@plt+0x1bb34>
   210f8:	movw	r2, #351	; 0x15f
   210fc:	ldr	r1, [pc, #76]	; 21150 <fputs@plt+0x1bb38>
   21100:	ldr	r3, [pc, #76]	; 21154 <fputs@plt+0x1bb3c>
   21104:	add	r0, pc, r0
   21108:	add	r1, pc, r1
   2110c:	add	r3, pc, r3
   21110:	bl	76bb0 <fputs@plt+0x71598>
   21114:	andeq	pc, r8, r4, lsl pc	; <UNPREDICTABLE>
   21118:	andeq	r0, r0, r0, asr #8
   2111c:	andeq	sp, r6, r4, lsl sl
   21120:	andeq	r5, r6, r0, ror #30
   21124:	andeq	r5, r6, r0, asr #23
   21128:	andeq	r4, r6, r0, lsl lr
   2112c:	andeq	r5, r6, r4, lsr #30
   21130:	andeq	r5, r6, r4, lsl #23
   21134:	andeq	r5, r6, ip, ror #30
   21138:	andeq	r5, r6, r4, lsl #30
   2113c:	andeq	r5, r6, r4, ror #22
   21140:	strdeq	r5, [r6], -r8
   21144:	andeq	r5, r6, r4, ror #29
   21148:	andeq	r5, r6, r4, asr #22
   2114c:	andeq	r6, r6, r0, lsr #32
   21150:	muleq	r6, r8, lr
   21154:	strdeq	r5, [r6], -r8
   21158:	ldr	ip, [pc, #336]	; 212b0 <fputs@plt+0x1bc98>
   2115c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21160:	subs	r5, r1, #0
   21164:	ldr	r1, [pc, #328]	; 212b4 <fputs@plt+0x1bc9c>
   21168:	add	ip, pc, ip
   2116c:	mov	r9, r3
   21170:	sub	sp, sp, #36	; 0x24
   21174:	mov	r3, ip
   21178:	mov	r8, r2
   2117c:	ldr	r1, [ip, r1]
   21180:	mov	r7, r0
   21184:	ldr	sl, [sp, #72]	; 0x48
   21188:	ldr	r3, [r1]
   2118c:	str	r1, [sp, #20]
   21190:	str	r3, [sp, #28]
   21194:	beq	21284 <fputs@plt+0x1bc6c>
   21198:	bl	72fc8 <fputs@plt+0x6d9b0>
   2119c:	cmp	r0, #0
   211a0:	beq	21258 <fputs@plt+0x1bc40>
   211a4:	mov	r1, #18432	; 0x4800
   211a8:	mov	r0, r5
   211ac:	movt	r1, #8
   211b0:	bl	50d8 <open64@plt>
   211b4:	subs	r6, r0, #0
   211b8:	blt	21224 <fputs@plt+0x1bc0c>
   211bc:	mov	r4, #0
   211c0:	add	r1, sp, #27
   211c4:	mov	fp, r4
   211c8:	str	r1, [sp, #16]
   211cc:	b	21208 <fputs@plt+0x1bbf0>
   211d0:	add	r2, sp, #27
   211d4:	str	r8, [sp]
   211d8:	str	r2, [sp, #4]
   211dc:	mov	r0, r7
   211e0:	str	r9, [sp, #8]
   211e4:	mov	r2, r5
   211e8:	str	sl, [sp, #12]
   211ec:	mov	r3, r5
   211f0:	bl	20c48 <fputs@plt+0x1b630>
   211f4:	cmp	r4, #0
   211f8:	ldrb	r3, [sp, #27]
   211fc:	moveq	r4, r0
   21200:	cmp	r3, #0
   21204:	beq	21230 <fputs@plt+0x1bc18>
   21208:	mov	r0, r6
   2120c:	movw	r1, #1030	; 0x406
   21210:	mov	r2, #3
   21214:	strb	fp, [sp, #27]
   21218:	bl	53b4 <fcntl@plt>
   2121c:	subs	r1, r0, #0
   21220:	bge	211d0 <fputs@plt+0x1bbb8>
   21224:	bl	55b8 <__errno_location@plt>
   21228:	ldr	r4, [r0]
   2122c:	rsb	r4, r4, #0
   21230:	mov	r0, r6
   21234:	bl	65fb8 <fputs@plt+0x609a0>
   21238:	ldr	r1, [sp, #20]
   2123c:	ldr	r2, [sp, #28]
   21240:	mov	r0, r4
   21244:	ldr	r3, [r1]
   21248:	cmp	r2, r3
   2124c:	bne	21264 <fputs@plt+0x1bc4c>
   21250:	add	sp, sp, #36	; 0x24
   21254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21258:	mov	r4, r0
   2125c:	mvn	r6, #0
   21260:	b	21230 <fputs@plt+0x1bc18>
   21264:	bl	524c <__stack_chk_fail@plt>
   21268:	mov	r4, r0
   2126c:	mvn	r6, #0
   21270:	mov	r0, r6
   21274:	bl	65fb8 <fputs@plt+0x609a0>
   21278:	mov	r0, r4
   2127c:	bl	54f8 <_Unwind_Resume@plt>
   21280:	b	21268 <fputs@plt+0x1bc50>
   21284:	ldr	r0, [pc, #44]	; 212b8 <fputs@plt+0x1bca0>
   21288:	movw	r2, #478	; 0x1de
   2128c:	ldr	r1, [pc, #40]	; 212bc <fputs@plt+0x1bca4>
   21290:	ldr	r3, [pc, #40]	; 212c0 <fputs@plt+0x1bca8>
   21294:	add	r0, pc, r0
   21298:	add	r1, pc, r1
   2129c:	add	r3, pc, r3
   212a0:	bl	76bb0 <fputs@plt+0x71598>
   212a4:	mov	r4, r0
   212a8:	b	21270 <fputs@plt+0x1bc58>
   212ac:	b	21268 <fputs@plt+0x1bc50>
   212b0:	andeq	pc, r8, r0, lsl sl	; <UNPREDICTABLE>
   212b4:	andeq	r0, r0, r0, asr #8
   212b8:	andeq	r5, r6, r0, ror sp
   212bc:	andeq	r5, r6, r8, lsl #26
   212c0:	ldrdeq	r5, [r6], -r4
   212c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   212c8:	sub	sp, sp, #44	; 0x2c
   212cc:	ldr	lr, [pc, #512]	; 214d4 <fputs@plt+0x1bebc>
   212d0:	subs	ip, r1, #0
   212d4:	str	ip, [sp, #28]
   212d8:	mov	r5, r3
   212dc:	ldr	ip, [pc, #500]	; 214d8 <fputs@plt+0x1bec0>
   212e0:	add	lr, pc, lr
   212e4:	mov	fp, r0
   212e8:	ldr	r4, [sp, #80]	; 0x50
   212ec:	mov	r3, lr
   212f0:	ldr	r6, [sp, #84]	; 0x54
   212f4:	ldr	ip, [lr, ip]
   212f8:	ldrb	r9, [sp, #92]	; 0x5c
   212fc:	ldr	r8, [sp, #96]	; 0x60
   21300:	ldr	r3, [ip]
   21304:	str	ip, [sp, #24]
   21308:	ldr	r7, [sp, #100]	; 0x64
   2130c:	str	r3, [sp, #36]	; 0x24
   21310:	beq	2145c <fputs@plt+0x1be44>
   21314:	cmp	r2, #0
   21318:	beq	2143c <fputs@plt+0x1be24>
   2131c:	cmp	r5, #0
   21320:	beq	2141c <fputs@plt+0x1be04>
   21324:	cmp	r4, #0
   21328:	beq	213fc <fputs@plt+0x1bde4>
   2132c:	ldr	r3, [sp, #88]	; 0x58
   21330:	cmp	r3, #1
   21334:	beq	213c4 <fputs@plt+0x1bdac>
   21338:	add	r3, sp, #40	; 0x28
   2133c:	stm	sp, {r4, r6}
   21340:	mov	r1, r2
   21344:	mov	r2, #0
   21348:	str	r2, [r3, #-8]!
   2134c:	mov	r2, r5
   21350:	bl	1fcd8 <fputs@plt+0x1a6c0>
   21354:	subs	sl, r0, #0
   21358:	ldr	r0, [sp, #32]
   2135c:	blt	213b4 <fputs@plt+0x1bd9c>
   21360:	mov	r1, r4
   21364:	str	r7, [sp]
   21368:	mov	r2, #0
   2136c:	mov	r3, r8
   21370:	bl	21158 <fputs@plt+0x1bb40>
   21374:	mov	sl, r0
   21378:	ldr	r0, [sp, #32]
   2137c:	cmp	r0, #0
   21380:	beq	21388 <fputs@plt+0x1bd70>
   21384:	bl	72950 <fputs@plt+0x6d338>
   21388:	ldr	ip, [sp, #88]	; 0x58
   2138c:	cmp	ip, #2
   21390:	bne	2147c <fputs@plt+0x1be64>
   21394:	mov	r0, sl
   21398:	ldr	r1, [sp, #24]
   2139c:	ldr	r2, [sp, #36]	; 0x24
   213a0:	ldr	r3, [r1]
   213a4:	cmp	r2, r3
   213a8:	bne	213f8 <fputs@plt+0x1bde0>
   213ac:	add	sp, sp, #44	; 0x2c
   213b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213b4:	cmp	r0, #0
   213b8:	beq	21394 <fputs@plt+0x1bd7c>
   213bc:	bl	72950 <fputs@plt+0x6d338>
   213c0:	b	21394 <fputs@plt+0x1bd7c>
   213c4:	ldr	ip, [sp, #88]	; 0x58
   213c8:	mov	r2, r5
   213cc:	str	r6, [sp]
   213d0:	mov	r3, r4
   213d4:	str	r9, [sp, #4]
   213d8:	mov	sl, #0
   213dc:	str	ip, [sp, #8]
   213e0:	str	r8, [sp, #12]
   213e4:	str	r7, [sp, #16]
   213e8:	bl	20744 <fputs@plt+0x1b12c>
   213ec:	cmp	r0, #0
   213f0:	addge	r0, r0, sl
   213f4:	b	21398 <fputs@plt+0x1bd80>
   213f8:	bl	524c <__stack_chk_fail@plt>
   213fc:	ldr	r0, [pc, #216]	; 214dc <fputs@plt+0x1bec4>
   21400:	movw	r2, #2244	; 0x8c4
   21404:	ldr	r1, [pc, #212]	; 214e0 <fputs@plt+0x1bec8>
   21408:	ldr	r3, [pc, #212]	; 214e4 <fputs@plt+0x1becc>
   2140c:	add	r0, pc, r0
   21410:	add	r1, pc, r1
   21414:	add	r3, pc, r3
   21418:	bl	76bb0 <fputs@plt+0x71598>
   2141c:	ldr	r0, [pc, #196]	; 214e8 <fputs@plt+0x1bed0>
   21420:	movw	r2, #2243	; 0x8c3
   21424:	ldr	r1, [pc, #192]	; 214ec <fputs@plt+0x1bed4>
   21428:	ldr	r3, [pc, #192]	; 214f0 <fputs@plt+0x1bed8>
   2142c:	add	r0, pc, r0
   21430:	add	r1, pc, r1
   21434:	add	r3, pc, r3
   21438:	bl	76bb0 <fputs@plt+0x71598>
   2143c:	ldr	r0, [pc, #176]	; 214f4 <fputs@plt+0x1bedc>
   21440:	movw	r2, #2242	; 0x8c2
   21444:	ldr	r1, [pc, #172]	; 214f8 <fputs@plt+0x1bee0>
   21448:	ldr	r3, [pc, #172]	; 214fc <fputs@plt+0x1bee4>
   2144c:	add	r0, pc, r0
   21450:	add	r1, pc, r1
   21454:	add	r3, pc, r3
   21458:	bl	76bb0 <fputs@plt+0x71598>
   2145c:	ldr	r0, [pc, #156]	; 21500 <fputs@plt+0x1bee8>
   21460:	movw	r2, #2241	; 0x8c1
   21464:	ldr	r1, [pc, #152]	; 21504 <fputs@plt+0x1beec>
   21468:	ldr	r3, [pc, #152]	; 21508 <fputs@plt+0x1bef0>
   2146c:	add	r0, pc, r0
   21470:	add	r1, pc, r1
   21474:	add	r3, pc, r3
   21478:	bl	76bb0 <fputs@plt+0x71598>
   2147c:	mov	ip, #1
   21480:	str	r6, [sp]
   21484:	mov	r0, fp
   21488:	str	r9, [sp, #4]
   2148c:	ldr	r1, [sp, #28]
   21490:	mov	r2, r5
   21494:	str	r8, [sp, #12]
   21498:	mov	r3, r4
   2149c:	str	r7, [sp, #16]
   214a0:	str	ip, [sp, #8]
   214a4:	bl	20744 <fputs@plt+0x1b12c>
   214a8:	cmp	sl, #0
   214ac:	blt	21394 <fputs@plt+0x1bd7c>
   214b0:	b	213ec <fputs@plt+0x1bdd4>
   214b4:	ldr	r3, [sp, #32]
   214b8:	mov	r4, r0
   214bc:	cmp	r3, #0
   214c0:	beq	214cc <fputs@plt+0x1beb4>
   214c4:	mov	r0, r3
   214c8:	bl	72950 <fputs@plt+0x6d338>
   214cc:	mov	r0, r4
   214d0:	bl	54f8 <_Unwind_Resume@plt>
   214d4:	muleq	r8, r8, r8
   214d8:	andeq	r0, r0, r0, asr #8
   214dc:	strdeq	r5, [r6], -r8
   214e0:	muleq	r6, r0, fp
   214e4:	andeq	r5, r6, r4, ror sl
   214e8:	andeq	pc, r5, r4, ror sl	; <UNPREDICTABLE>
   214ec:	andeq	r5, r6, r0, ror fp
   214f0:	andeq	r5, r6, r4, asr sl
   214f4:	strdeq	r5, [r6], -r4
   214f8:	andeq	r5, r6, r0, asr fp
   214fc:	andeq	r5, r6, r4, lsr sl
   21500:	andeq	r5, r6, ip, asr #25
   21504:	andeq	r5, r6, r0, lsr fp
   21508:	andeq	r5, r6, r4, lsl sl
   2150c:	push	{r3, r4, r5, r6, r7, lr}
   21510:	rsbs	r5, r0, #1
   21514:	mov	r7, r0
   21518:	mov	r6, r1
   2151c:	movcc	r5, #0
   21520:	adds	r3, r1, #0
   21524:	movne	r3, #1
   21528:	tst	r5, r3
   2152c:	bne	21570 <fputs@plt+0x1bf58>
   21530:	cmp	r5, #0
   21534:	popne	{r3, r4, r5, r6, r7, pc}
   21538:	cmp	r3, #0
   2153c:	movne	r4, r0
   21540:	beq	21564 <fputs@plt+0x1bf4c>
   21544:	ldr	r0, [r4, #4]
   21548:	add	r5, r5, #1
   2154c:	bl	4e5c <free@plt>
   21550:	ldr	r0, [r4, #8]
   21554:	bl	4e5c <free@plt>
   21558:	cmp	r6, r5
   2155c:	add	r4, r4, #12
   21560:	bhi	21544 <fputs@plt+0x1bf2c>
   21564:	mov	r0, r7
   21568:	pop	{r3, r4, r5, r6, r7, lr}
   2156c:	b	4e5c <free@plt>
   21570:	ldr	r0, [pc, #24]	; 21590 <fputs@plt+0x1bf78>
   21574:	mov	r2, #252	; 0xfc
   21578:	ldr	r1, [pc, #20]	; 21594 <fputs@plt+0x1bf7c>
   2157c:	ldr	r3, [pc, #20]	; 21598 <fputs@plt+0x1bf80>
   21580:	add	r0, pc, r0
   21584:	add	r1, pc, r1
   21588:	add	r3, pc, r3
   2158c:	bl	76bb0 <fputs@plt+0x71598>
   21590:	andeq	pc, r5, r0, ror #5
   21594:	andeq	r5, r6, ip, lsl sl
   21598:	andeq	r5, r6, r4, lsr r6
   2159c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215a0:	sub	sp, sp, #28
   215a4:	ldr	lr, [pc, #452]	; 21770 <fputs@plt+0x1c158>
   215a8:	mov	r6, r3
   215ac:	ldr	ip, [pc, #448]	; 21774 <fputs@plt+0x1c15c>
   215b0:	subs	r4, r0, #0
   215b4:	add	lr, pc, lr
   215b8:	str	r2, [sp, #12]
   215bc:	mov	r9, r1
   215c0:	mov	r2, #0
   215c4:	ldr	fp, [lr, ip]
   215c8:	mov	r3, lr
   215cc:	ldr	r7, [sp, #64]	; 0x40
   215d0:	ldr	r8, [sp, #68]	; 0x44
   215d4:	ldr	r3, [fp]
   215d8:	str	r2, [sp, #16]
   215dc:	str	r3, [sp, #20]
   215e0:	blt	21718 <fputs@plt+0x1c100>
   215e4:	cmp	r4, #2
   215e8:	bgt	21740 <fputs@plt+0x1c128>
   215ec:	add	r1, sp, #12
   215f0:	bl	1f228 <fputs@plt+0x19c10>
   215f4:	cmp	r0, #0
   215f8:	blt	216e4 <fputs@plt+0x1c0cc>
   215fc:	mov	r0, r4
   21600:	and	r1, r9, #1
   21604:	ldr	r2, [sp, #12]
   21608:	add	r3, sp, #16
   2160c:	bl	1dd80 <fputs@plt+0x18768>
   21610:	subs	r5, r0, #0
   21614:	blt	216c0 <fputs@plt+0x1c0a8>
   21618:	cmp	r6, #0
   2161c:	beq	216c0 <fputs@plt+0x1c0a8>
   21620:	ldr	r4, [r6]
   21624:	cmp	r4, #0
   21628:	beq	216c0 <fputs@plt+0x1c0a8>
   2162c:	ldr	sl, [pc, #324]	; 21778 <fputs@plt+0x1c160>
   21630:	add	r6, r6, #4
   21634:	ubfx	r9, r9, #1, #1
   21638:	add	sl, pc, sl
   2163c:	b	2165c <fputs@plt+0x1c044>
   21640:	cmp	r5, #0
   21644:	mvneq	r5, #21
   21648:	cmp	r6, #0
   2164c:	beq	216c0 <fputs@plt+0x1c0a8>
   21650:	ldr	r4, [r6], #4
   21654:	cmp	r4, #0
   21658:	beq	216c0 <fputs@plt+0x1c0a8>
   2165c:	mov	r0, r4
   21660:	mov	r1, #7
   21664:	bl	7bb10 <fputs@plt+0x764f8>
   21668:	cmp	r0, #0
   2166c:	beq	21640 <fputs@plt+0x1c028>
   21670:	mov	r0, r4
   21674:	ldr	r1, [sp, #16]
   21678:	bl	6ea04 <fputs@plt+0x693ec>
   2167c:	subs	r4, r0, #0
   21680:	beq	216ec <fputs@plt+0x1c0d4>
   21684:	str	r8, [sp]
   21688:	mov	r0, sl
   2168c:	mov	r1, r4
   21690:	mov	r2, r9
   21694:	mov	r3, r7
   21698:	bl	202b0 <fputs@plt+0x1ac98>
   2169c:	mvn	r2, r5
   216a0:	mov	r3, r0
   216a4:	lsr	r2, r2, #31
   216a8:	mov	r0, r4
   216ac:	ands	r2, r2, r3, lsr #31
   216b0:	movne	r5, r3
   216b4:	bl	4e5c <free@plt>
   216b8:	cmp	r6, #0
   216bc:	bne	21650 <fputs@plt+0x1c038>
   216c0:	ldr	r0, [sp, #16]
   216c4:	bl	4e5c <free@plt>
   216c8:	ldr	r2, [sp, #20]
   216cc:	ldr	r3, [fp]
   216d0:	mov	r0, r5
   216d4:	cmp	r2, r3
   216d8:	bne	216f4 <fputs@plt+0x1c0dc>
   216dc:	add	sp, sp, #28
   216e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216e4:	mov	r5, r0
   216e8:	b	216c0 <fputs@plt+0x1c0a8>
   216ec:	mvn	r5, #11
   216f0:	b	216c0 <fputs@plt+0x1c0a8>
   216f4:	bl	524c <__stack_chk_fail@plt>
   216f8:	mov	r3, r0
   216fc:	mov	r0, r4
   21700:	mov	r4, r3
   21704:	bl	4e5c <free@plt>
   21708:	ldr	r0, [sp, #16]
   2170c:	bl	4e5c <free@plt>
   21710:	mov	r0, r4
   21714:	bl	54f8 <_Unwind_Resume@plt>
   21718:	ldr	r0, [pc, #92]	; 2177c <fputs@plt+0x1c164>
   2171c:	movw	r2, #1566	; 0x61e
   21720:	ldr	r1, [pc, #88]	; 21780 <fputs@plt+0x1c168>
   21724:	ldr	r3, [pc, #88]	; 21784 <fputs@plt+0x1c16c>
   21728:	add	r0, pc, r0
   2172c:	add	r1, pc, r1
   21730:	add	r3, pc, r3
   21734:	bl	76bb0 <fputs@plt+0x71598>
   21738:	mov	r4, r0
   2173c:	b	21708 <fputs@plt+0x1c0f0>
   21740:	ldr	r0, [pc, #64]	; 21788 <fputs@plt+0x1c170>
   21744:	movw	r2, #1567	; 0x61f
   21748:	ldr	r1, [pc, #60]	; 2178c <fputs@plt+0x1c174>
   2174c:	ldr	r3, [pc, #60]	; 21790 <fputs@plt+0x1c178>
   21750:	add	r0, pc, r0
   21754:	add	r1, pc, r1
   21758:	add	r3, pc, r3
   2175c:	bl	76bb0 <fputs@plt+0x71598>
   21760:	mov	r3, r0
   21764:	mov	r4, #0
   21768:	b	216fc <fputs@plt+0x1c0e4>
   2176c:	b	21760 <fputs@plt+0x1c148>
   21770:	andeq	pc, r8, r4, asr #11
   21774:	andeq	r0, r0, r0, asr #8
   21778:	andeq	r5, r6, ip, asr #20
   2177c:	andeq	r5, r6, ip, ror #16
   21780:	andeq	r5, r6, r4, ror r8
   21784:	andeq	r5, r6, ip, asr #25
   21788:	andeq	r5, r6, r8, ror #16
   2178c:	andeq	r5, r6, ip, asr #16
   21790:	andeq	r5, r6, r4, lsr #25
   21794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21798:	sub	sp, sp, #52	; 0x34
   2179c:	ldr	lr, [pc, #856]	; 21afc <fputs@plt+0x1c4e4>
   217a0:	mov	r5, r3
   217a4:	ldr	ip, [pc, #852]	; 21b00 <fputs@plt+0x1c4e8>
   217a8:	subs	r4, r0, #0
   217ac:	add	lr, pc, lr
   217b0:	str	r2, [sp, #20]
   217b4:	mov	r9, r1
   217b8:	mov	r2, #0
   217bc:	ldr	ip, [lr, ip]
   217c0:	mov	r1, lr
   217c4:	ldr	r8, [sp, #88]	; 0x58
   217c8:	ldr	r7, [sp, #92]	; 0x5c
   217cc:	ldr	r3, [ip]
   217d0:	str	ip, [sp, #12]
   217d4:	str	r2, [sp, #28]
   217d8:	str	r2, [sp, #32]
   217dc:	str	r2, [sp, #36]	; 0x24
   217e0:	str	r3, [sp, #44]	; 0x2c
   217e4:	str	r2, [sp, #40]	; 0x28
   217e8:	blt	21a54 <fputs@plt+0x1c43c>
   217ec:	cmp	r4, #2
   217f0:	bgt	21aa8 <fputs@plt+0x1c490>
   217f4:	add	r1, sp, #20
   217f8:	bl	1f228 <fputs@plt+0x19c10>
   217fc:	cmp	r0, #0
   21800:	blt	218f4 <fputs@plt+0x1c2dc>
   21804:	mov	r0, r4
   21808:	and	r1, r9, #1
   2180c:	ldr	r2, [sp, #20]
   21810:	add	r3, sp, #32
   21814:	bl	1dd80 <fputs@plt+0x18768>
   21818:	cmp	r0, #0
   2181c:	blt	218f4 <fputs@plt+0x1c2dc>
   21820:	cmp	r5, #0
   21824:	beq	21940 <fputs@plt+0x1c328>
   21828:	ldr	r4, [r5]
   2182c:	cmp	r4, #0
   21830:	beq	21940 <fputs@plt+0x1c328>
   21834:	add	r3, sp, #36	; 0x24
   21838:	add	r5, r5, #4
   2183c:	str	r3, [sp, #16]
   21840:	add	fp, sp, #40	; 0x28
   21844:	mov	r6, #0
   21848:	b	21868 <fputs@plt+0x1c250>
   2184c:	mov	r0, r4
   21850:	bl	4e5c <free@plt>
   21854:	cmp	r5, #0
   21858:	beq	21940 <fputs@plt+0x1c328>
   2185c:	ldr	r4, [r5], #4
   21860:	cmp	r4, #0
   21864:	beq	21940 <fputs@plt+0x1c328>
   21868:	mov	r0, r4
   2186c:	mov	r1, #7
   21870:	bl	7bb10 <fputs@plt+0x764f8>
   21874:	cmp	r0, #0
   21878:	beq	21a44 <fputs@plt+0x1c42c>
   2187c:	mov	r0, r4
   21880:	ldr	r1, [sp, #32]
   21884:	bl	6ea04 <fputs@plt+0x693ec>
   21888:	subs	r4, r0, #0
   2188c:	beq	21a08 <fputs@plt+0x1c3f0>
   21890:	bl	691c4 <fputs@plt+0x63bac>
   21894:	cmn	r0, #2
   21898:	beq	2184c <fputs@plt+0x1c234>
   2189c:	cmp	r0, #0
   218a0:	blt	21a18 <fputs@plt+0x1c400>
   218a4:	beq	2184c <fputs@plt+0x1c234>
   218a8:	add	r0, sp, #36	; 0x24
   218ac:	mov	r1, fp
   218b0:	add	r2, r6, #2
   218b4:	mov	r3, #4
   218b8:	bl	6c644 <fputs@plt+0x6702c>
   218bc:	cmp	r0, #0
   218c0:	beq	21a08 <fputs@plt+0x1c3f0>
   218c4:	ldr	r0, [r5, #-4]
   218c8:	ldr	sl, [sp, #36]	; 0x24
   218cc:	bl	54ec <__strdup@plt>
   218d0:	str	r0, [sl, r6, lsl #2]
   218d4:	ldr	r3, [sp, #36]	; 0x24
   218d8:	ldr	r3, [r3, r6, lsl #2]
   218dc:	cmp	r3, #0
   218e0:	beq	21a08 <fputs@plt+0x1c3f0>
   218e4:	mov	r0, r4
   218e8:	add	r6, r6, #1
   218ec:	bl	4e5c <free@plt>
   218f0:	b	21854 <fputs@plt+0x1c23c>
   218f4:	mov	fp, r0
   218f8:	ldr	r0, [sp, #36]	; 0x24
   218fc:	cmp	r0, #0
   21900:	beq	21908 <fputs@plt+0x1c2f0>
   21904:	bl	74690 <fputs@plt+0x6f078>
   21908:	ldr	r0, [sp, #32]
   2190c:	bl	4e5c <free@plt>
   21910:	ldr	r0, [sp, #28]
   21914:	cmp	r0, #0
   21918:	beq	21920 <fputs@plt+0x1c308>
   2191c:	bl	72950 <fputs@plt+0x6d338>
   21920:	ldr	r1, [sp, #12]
   21924:	mov	r0, fp
   21928:	ldr	r2, [sp, #44]	; 0x2c
   2192c:	ldr	r3, [r1]
   21930:	cmp	r2, r3
   21934:	bne	21a50 <fputs@plt+0x1c438>
   21938:	add	sp, sp, #52	; 0x34
   2193c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21940:	ldr	r0, [sp, #36]	; 0x24
   21944:	bl	74ff4 <fputs@plt+0x6f9dc>
   21948:	ldr	r5, [sp, #36]	; 0x24
   2194c:	ubfx	r9, r9, #2, #1
   21950:	cmp	r5, #0
   21954:	moveq	fp, r5
   21958:	beq	21a20 <fputs@plt+0x1c408>
   2195c:	ldr	r0, [r5]
   21960:	cmp	r0, #0
   21964:	moveq	fp, r0
   21968:	beq	21a20 <fputs@plt+0x1c408>
   2196c:	mov	fp, #0
   21970:	add	r5, r5, #4
   21974:	add	r6, sp, #28
   21978:	mov	sl, fp
   2197c:	b	219c8 <fputs@plt+0x1c3b0>
   21980:	mov	r0, r6
   21984:	mov	r1, r4
   21988:	bl	1f2dc <fputs@plt+0x19cc4>
   2198c:	cmp	r0, #0
   21990:	blt	21a18 <fputs@plt+0x1c400>
   21994:	str	sl, [sp]
   21998:	mov	r0, r8
   2199c:	mov	r1, r7
   219a0:	mov	r2, #1
   219a4:	mov	r3, r4
   219a8:	bl	20178 <fputs@plt+0x1ab60>
   219ac:	mov	r0, r4
   219b0:	bl	4e5c <free@plt>
   219b4:	cmp	r5, #0
   219b8:	beq	21a20 <fputs@plt+0x1c408>
   219bc:	ldr	r0, [r5], #4
   219c0:	cmp	r0, #0
   219c4:	beq	21a20 <fputs@plt+0x1c408>
   219c8:	ldr	r1, [sp, #32]
   219cc:	bl	6ea04 <fputs@plt+0x693ec>
   219d0:	subs	r4, r0, #0
   219d4:	beq	21a08 <fputs@plt+0x1c3f0>
   219d8:	cmp	r9, #0
   219dc:	bne	21980 <fputs@plt+0x1c368>
   219e0:	bl	4fe8 <unlink@plt>
   219e4:	cmp	r0, #0
   219e8:	bge	21980 <fputs@plt+0x1c368>
   219ec:	bl	55b8 <__errno_location@plt>
   219f0:	ldr	r3, [r0]
   219f4:	cmn	r3, #2
   219f8:	beq	219ac <fputs@plt+0x1c394>
   219fc:	cmp	fp, #0
   21a00:	rsbge	fp, r3, #0
   21a04:	b	219ac <fputs@plt+0x1c394>
   21a08:	mvn	fp, #11
   21a0c:	mov	r0, r4
   21a10:	bl	4e5c <free@plt>
   21a14:	b	218f8 <fputs@plt+0x1c2e0>
   21a18:	mov	fp, r0
   21a1c:	b	21a0c <fputs@plt+0x1c3f4>
   21a20:	ldr	r0, [sp, #28]
   21a24:	mov	r2, r9
   21a28:	ldr	r1, [sp, #32]
   21a2c:	mov	r3, r8
   21a30:	str	r7, [sp]
   21a34:	bl	21158 <fputs@plt+0x1bb40>
   21a38:	cmp	fp, #0
   21a3c:	movge	fp, r0
   21a40:	b	218f8 <fputs@plt+0x1c2e0>
   21a44:	mov	r4, r0
   21a48:	mvn	fp, #21
   21a4c:	b	21a0c <fputs@plt+0x1c3f4>
   21a50:	bl	524c <__stack_chk_fail@plt>
   21a54:	ldr	r0, [pc, #168]	; 21b04 <fputs@plt+0x1c4ec>
   21a58:	movw	r2, #1614	; 0x64e
   21a5c:	ldr	r1, [pc, #164]	; 21b08 <fputs@plt+0x1c4f0>
   21a60:	ldr	r3, [pc, #164]	; 21b0c <fputs@plt+0x1c4f4>
   21a64:	add	r0, pc, r0
   21a68:	add	r1, pc, r1
   21a6c:	add	r3, pc, r3
   21a70:	bl	76bb0 <fputs@plt+0x71598>
   21a74:	mov	r4, r0
   21a78:	ldr	r0, [sp, #36]	; 0x24
   21a7c:	cmp	r0, #0
   21a80:	beq	21a88 <fputs@plt+0x1c470>
   21a84:	bl	74690 <fputs@plt+0x6f078>
   21a88:	ldr	r0, [sp, #32]
   21a8c:	bl	4e5c <free@plt>
   21a90:	ldr	r0, [sp, #28]
   21a94:	cmp	r0, #0
   21a98:	beq	21aa0 <fputs@plt+0x1c488>
   21a9c:	bl	72950 <fputs@plt+0x6d338>
   21aa0:	mov	r0, r4
   21aa4:	bl	54f8 <_Unwind_Resume@plt>
   21aa8:	ldr	r0, [pc, #96]	; 21b10 <fputs@plt+0x1c4f8>
   21aac:	movw	r2, #1615	; 0x64f
   21ab0:	ldr	r1, [pc, #92]	; 21b14 <fputs@plt+0x1c4fc>
   21ab4:	ldr	r3, [pc, #92]	; 21b18 <fputs@plt+0x1c500>
   21ab8:	add	r0, pc, r0
   21abc:	add	r1, pc, r1
   21ac0:	add	r3, pc, r3
   21ac4:	bl	76bb0 <fputs@plt+0x71598>
   21ac8:	mov	r3, r0
   21acc:	mov	r4, #0
   21ad0:	mov	r0, r4
   21ad4:	mov	r4, r3
   21ad8:	bl	4e5c <free@plt>
   21adc:	b	21a78 <fputs@plt+0x1c460>
   21ae0:	mov	r3, r0
   21ae4:	b	21ad0 <fputs@plt+0x1c4b8>
   21ae8:	b	21ac8 <fputs@plt+0x1c4b0>
   21aec:	b	21ac8 <fputs@plt+0x1c4b0>
   21af0:	mov	r4, r0
   21af4:	b	21a88 <fputs@plt+0x1c470>
   21af8:	b	21ae0 <fputs@plt+0x1c4c8>
   21afc:	andeq	pc, r8, ip, asr #7
   21b00:	andeq	r0, r0, r0, asr #8
   21b04:	andeq	r5, r6, r0, lsr r5
   21b08:	andeq	r5, r6, r8, lsr r5
   21b0c:			; <UNDEFINED> instruction: 0x000653b4
   21b10:	andeq	r5, r6, r0, lsl #10
   21b14:	andeq	r5, r6, r4, ror #9
   21b18:	andeq	r5, r6, r0, ror #6
   21b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b20:	sub	sp, sp, #172	; 0xac
   21b24:	ldr	lr, [pc, #992]	; 21f0c <fputs@plt+0x1c8f4>
   21b28:	mov	r4, r3
   21b2c:	ldr	ip, [pc, #988]	; 21f10 <fputs@plt+0x1c8f8>
   21b30:	subs	r5, r0, #0
   21b34:	add	lr, pc, lr
   21b38:	str	r2, [sp, #28]
   21b3c:	mov	sl, r1
   21b40:	mov	r2, #0
   21b44:	ldr	ip, [lr, ip]
   21b48:	mov	r3, lr
   21b4c:	ldr	r7, [sp, #208]	; 0xd0
   21b50:	ldr	r8, [sp, #212]	; 0xd4
   21b54:	ldr	r3, [ip]
   21b58:	str	ip, [sp, #16]
   21b5c:	str	r2, [sp, #44]	; 0x2c
   21b60:	str	r2, [sp, #48]	; 0x30
   21b64:	str	r2, [sp, #52]	; 0x34
   21b68:	str	r3, [sp, #164]	; 0xa4
   21b6c:	str	r2, [sp, #32]
   21b70:	str	r2, [sp, #36]	; 0x24
   21b74:	str	r2, [sp, #40]	; 0x28
   21b78:	blt	21e9c <fputs@plt+0x1c884>
   21b7c:	cmp	r5, #2
   21b80:	bgt	21e4c <fputs@plt+0x1c834>
   21b84:	add	r1, sp, #28
   21b88:	add	r6, sp, #44	; 0x2c
   21b8c:	bl	1f228 <fputs@plt+0x19c10>
   21b90:	cmp	r0, #0
   21b94:	blt	21d48 <fputs@plt+0x1c730>
   21b98:	add	r6, sp, #44	; 0x2c
   21b9c:	mov	r1, r5
   21ba0:	ldr	r2, [sp, #28]
   21ba4:	mov	r0, r6
   21ba8:	bl	25814 <fputs@plt+0x201fc>
   21bac:	cmp	r0, #0
   21bb0:	blt	21d00 <fputs@plt+0x1c6e8>
   21bb4:	mov	r0, r5
   21bb8:	and	r1, sl, #1
   21bbc:	ldr	r2, [sp, #28]
   21bc0:	add	r3, sp, #32
   21bc4:	bl	1dd80 <fputs@plt+0x18768>
   21bc8:	cmp	r0, #0
   21bcc:	blt	21d00 <fputs@plt+0x1c6e8>
   21bd0:	cmp	r4, #0
   21bd4:	beq	21d54 <fputs@plt+0x1c73c>
   21bd8:	ldr	r5, [r4]
   21bdc:	cmp	r5, #0
   21be0:	beq	21d54 <fputs@plt+0x1c73c>
   21be4:	add	r3, sp, #36	; 0x24
   21be8:	add	r1, sp, #40	; 0x28
   21bec:	add	r4, r4, #4
   21bf0:	add	fp, sp, #56	; 0x38
   21bf4:	str	r3, [sp, #20]
   21bf8:	mov	r9, #0
   21bfc:	str	r1, [sp, #24]
   21c00:	b	21c20 <fputs@plt+0x1c608>
   21c04:	mov	r0, r5
   21c08:	bl	4e5c <free@plt>
   21c0c:	cmp	r4, #0
   21c10:	beq	21d54 <fputs@plt+0x1c73c>
   21c14:	ldr	r5, [r4], #4
   21c18:	cmp	r5, #0
   21c1c:	beq	21d54 <fputs@plt+0x1c73c>
   21c20:	mov	r0, r5
   21c24:	bl	6e8a0 <fputs@plt+0x69288>
   21c28:	cmp	r0, #0
   21c2c:	beq	21de8 <fputs@plt+0x1c7d0>
   21c30:	mov	r0, r5
   21c34:	bl	55c4 <basename@plt>
   21c38:	mov	r1, #7
   21c3c:	bl	7bb10 <fputs@plt+0x764f8>
   21c40:	cmp	r0, #0
   21c44:	beq	21de8 <fputs@plt+0x1c7d0>
   21c48:	ldr	r0, [sp, #28]
   21c4c:	ldr	r1, [r4, #-4]
   21c50:	bl	6f988 <fputs@plt+0x6a370>
   21c54:	subs	r5, r0, #0
   21c58:	beq	21dfc <fputs@plt+0x1c7e4>
   21c5c:	mov	r0, #3
   21c60:	mov	r1, r5
   21c64:	mov	r2, fp
   21c68:	bl	5408 <__lxstat64@plt>
   21c6c:	cmp	r0, #0
   21c70:	blt	21e0c <fputs@plt+0x1c7f4>
   21c74:	ldr	r3, [sp, #72]	; 0x48
   21c78:	and	r3, r3, #61440	; 0xf000
   21c7c:	cmp	r3, #40960	; 0xa000
   21c80:	beq	21e1c <fputs@plt+0x1c804>
   21c84:	cmp	r3, #16384	; 0x4000
   21c88:	beq	21e24 <fputs@plt+0x1c80c>
   21c8c:	cmp	r3, #32768	; 0x8000
   21c90:	bne	21e2c <fputs@plt+0x1c814>
   21c94:	ldr	r0, [r4, #-4]
   21c98:	ldr	r1, [sp, #44]	; 0x2c
   21c9c:	bl	1dfc4 <fputs@plt+0x189ac>
   21ca0:	cmp	r0, #0
   21ca4:	blt	21e34 <fputs@plt+0x1c81c>
   21ca8:	bne	21c04 <fputs@plt+0x1c5ec>
   21cac:	add	r0, sp, #36	; 0x24
   21cb0:	add	r1, sp, #40	; 0x28
   21cb4:	add	r2, r9, #2
   21cb8:	mov	r3, #4
   21cbc:	bl	6c644 <fputs@plt+0x6702c>
   21cc0:	cmp	r0, #0
   21cc4:	beq	21dfc <fputs@plt+0x1c7e4>
   21cc8:	ldr	r3, [sp, #36]	; 0x24
   21ccc:	ldr	r0, [r4, #-4]
   21cd0:	str	r3, [sp, #12]
   21cd4:	bl	54ec <__strdup@plt>
   21cd8:	ldr	r3, [sp, #12]
   21cdc:	str	r0, [r3, r9, lsl #2]
   21ce0:	ldr	r3, [sp, #36]	; 0x24
   21ce4:	ldr	r3, [r3, r9, lsl #2]
   21ce8:	cmp	r3, #0
   21cec:	beq	21dfc <fputs@plt+0x1c7e4>
   21cf0:	mov	r0, r5
   21cf4:	add	r9, r9, #1
   21cf8:	bl	4e5c <free@plt>
   21cfc:	b	21c0c <fputs@plt+0x1c5f4>
   21d00:	mov	r4, r0
   21d04:	ldr	r3, [sp, #36]	; 0x24
   21d08:	cmp	r3, #0
   21d0c:	beq	21d18 <fputs@plt+0x1c700>
   21d10:	mov	r0, r3
   21d14:	bl	74690 <fputs@plt+0x6f078>
   21d18:	ldr	r0, [sp, #32]
   21d1c:	bl	4e5c <free@plt>
   21d20:	mov	r0, r6
   21d24:	bl	257b0 <fputs@plt+0x20198>
   21d28:	ldr	r1, [sp, #16]
   21d2c:	ldr	r2, [sp, #164]	; 0xa4
   21d30:	mov	r0, r4
   21d34:	ldr	r3, [r1]
   21d38:	cmp	r2, r3
   21d3c:	bne	21e48 <fputs@plt+0x1c830>
   21d40:	add	sp, sp, #172	; 0xac
   21d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d48:	mov	r4, r0
   21d4c:	add	r6, sp, #44	; 0x2c
   21d50:	b	21d04 <fputs@plt+0x1c6ec>
   21d54:	ldr	r0, [sp, #36]	; 0x24
   21d58:	bl	74ff4 <fputs@plt+0x6f9dc>
   21d5c:	ldr	r4, [sp, #36]	; 0x24
   21d60:	cmp	r4, #0
   21d64:	beq	21d18 <fputs@plt+0x1c700>
   21d68:	ldr	r0, [r4]
   21d6c:	cmp	r0, #0
   21d70:	beq	21e3c <fputs@plt+0x1c824>
   21d74:	add	r4, r4, #4
   21d78:	ubfx	sl, sl, #1, #1
   21d7c:	mov	r5, #0
   21d80:	b	21dcc <fputs@plt+0x1c7b4>
   21d84:	ldr	r0, [r4, #-4]
   21d88:	mov	r1, r9
   21d8c:	str	r8, [sp]
   21d90:	mov	r2, sl
   21d94:	mov	r3, r7
   21d98:	bl	202b0 <fputs@plt+0x1ac98>
   21d9c:	mvn	r3, r5
   21da0:	mov	r1, r0
   21da4:	lsr	r3, r3, #31
   21da8:	mov	r0, r9
   21dac:	ands	r3, r3, r1, lsr #31
   21db0:	movne	r5, r1
   21db4:	bl	4e5c <free@plt>
   21db8:	cmp	r4, #0
   21dbc:	beq	21e04 <fputs@plt+0x1c7ec>
   21dc0:	ldr	r0, [r4], #4
   21dc4:	cmp	r0, #0
   21dc8:	beq	21e04 <fputs@plt+0x1c7ec>
   21dcc:	bl	55c4 <basename@plt>
   21dd0:	ldr	r1, [sp, #32]
   21dd4:	bl	6ea04 <fputs@plt+0x693ec>
   21dd8:	subs	r9, r0, #0
   21ddc:	bne	21d84 <fputs@plt+0x1c76c>
   21de0:	mvn	r4, #11
   21de4:	b	21d04 <fputs@plt+0x1c6ec>
   21de8:	mov	r5, #0
   21dec:	mvn	r4, #21
   21df0:	mov	r0, r5
   21df4:	bl	4e5c <free@plt>
   21df8:	b	21d04 <fputs@plt+0x1c6ec>
   21dfc:	mvn	r4, #11
   21e00:	b	21df0 <fputs@plt+0x1c7d8>
   21e04:	mov	r4, r5
   21e08:	b	21d04 <fputs@plt+0x1c6ec>
   21e0c:	bl	55b8 <__errno_location@plt>
   21e10:	ldr	r4, [r0]
   21e14:	rsb	r4, r4, #0
   21e18:	b	21df0 <fputs@plt+0x1c7d8>
   21e1c:	mvn	r4, #39	; 0x27
   21e20:	b	21df0 <fputs@plt+0x1c7d8>
   21e24:	mvn	r4, #20
   21e28:	b	21df0 <fputs@plt+0x1c7d8>
   21e2c:	mvn	r4, #24
   21e30:	b	21df0 <fputs@plt+0x1c7d8>
   21e34:	mov	r4, r0
   21e38:	b	21df0 <fputs@plt+0x1c7d8>
   21e3c:	mov	r3, r4
   21e40:	mov	r4, r0
   21e44:	b	21d10 <fputs@plt+0x1c6f8>
   21e48:	bl	524c <__stack_chk_fail@plt>
   21e4c:	ldr	r0, [pc, #192]	; 21f14 <fputs@plt+0x1c8fc>
   21e50:	movw	r2, #1700	; 0x6a4
   21e54:	ldr	r1, [pc, #188]	; 21f18 <fputs@plt+0x1c900>
   21e58:	add	r6, sp, #44	; 0x2c
   21e5c:	ldr	r3, [pc, #184]	; 21f1c <fputs@plt+0x1c904>
   21e60:	add	r0, pc, r0
   21e64:	add	r1, pc, r1
   21e68:	add	r3, pc, r3
   21e6c:	bl	76bb0 <fputs@plt+0x71598>
   21e70:	mov	r4, r0
   21e74:	ldr	r0, [sp, #36]	; 0x24
   21e78:	cmp	r0, #0
   21e7c:	beq	21e84 <fputs@plt+0x1c86c>
   21e80:	bl	74690 <fputs@plt+0x6f078>
   21e84:	ldr	r0, [sp, #32]
   21e88:	bl	4e5c <free@plt>
   21e8c:	mov	r0, r6
   21e90:	bl	257b0 <fputs@plt+0x20198>
   21e94:	mov	r0, r4
   21e98:	bl	54f8 <_Unwind_Resume@plt>
   21e9c:	ldr	r0, [pc, #124]	; 21f20 <fputs@plt+0x1c908>
   21ea0:	movw	r2, #1699	; 0x6a3
   21ea4:	ldr	r1, [pc, #120]	; 21f24 <fputs@plt+0x1c90c>
   21ea8:	add	r6, sp, #44	; 0x2c
   21eac:	ldr	r3, [pc, #116]	; 21f28 <fputs@plt+0x1c910>
   21eb0:	add	r0, pc, r0
   21eb4:	add	r1, pc, r1
   21eb8:	add	r3, pc, r3
   21ebc:	bl	76bb0 <fputs@plt+0x71598>
   21ec0:	mov	r4, r0
   21ec4:	mov	r9, #0
   21ec8:	mov	r0, r9
   21ecc:	bl	4e5c <free@plt>
   21ed0:	b	21e74 <fputs@plt+0x1c85c>
   21ed4:	mov	r3, r0
   21ed8:	mov	r5, #0
   21edc:	mov	r0, r5
   21ee0:	mov	r4, r3
   21ee4:	bl	4e5c <free@plt>
   21ee8:	b	21e74 <fputs@plt+0x1c85c>
   21eec:	mov	r4, r0
   21ef0:	b	21e84 <fputs@plt+0x1c86c>
   21ef4:	mov	r4, r0
   21ef8:	b	21ec8 <fputs@plt+0x1c8b0>
   21efc:	mov	r3, r0
   21f00:	b	21edc <fputs@plt+0x1c8c4>
   21f04:	b	21ed4 <fputs@plt+0x1c8bc>
   21f08:	b	21ed4 <fputs@plt+0x1c8bc>
   21f0c:	andeq	pc, r8, r4, asr #32
   21f10:	andeq	r0, r0, r0, asr #8
   21f14:	andeq	r5, r6, r8, asr r1
   21f18:	andeq	r5, r6, ip, lsr r1
   21f1c:	andeq	r4, r6, ip, asr #27
   21f20:	andeq	r5, r6, r4, ror #1
   21f24:	andeq	r5, r6, ip, ror #1
   21f28:	andeq	r4, r6, ip, ror sp
   21f2c:	ldr	ip, [pc, #940]	; 222e0 <fputs@plt+0x1ccc8>
   21f30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21f34:	add	ip, pc, ip
   21f38:	ldr	lr, [pc, #932]	; 222e4 <fputs@plt+0x1cccc>
   21f3c:	sub	sp, sp, #84	; 0x54
   21f40:	mov	r7, r3
   21f44:	mov	r3, ip
   21f48:	str	r2, [sp, #36]	; 0x24
   21f4c:	subs	r6, r0, #0
   21f50:	ldr	lr, [ip, lr]
   21f54:	mov	r0, #0
   21f58:	mov	r9, r1
   21f5c:	ldr	r8, [sp, #120]	; 0x78
   21f60:	str	r0, [sp, #64]	; 0x40
   21f64:	ldr	r3, [lr]
   21f68:	str	lr, [sp, #28]
   21f6c:	str	r0, [sp, #68]	; 0x44
   21f70:	str	r0, [sp, #72]	; 0x48
   21f74:	str	r3, [sp, #76]	; 0x4c
   21f78:	str	r0, [sp, #56]	; 0x38
   21f7c:	str	r0, [sp, #60]	; 0x3c
   21f80:	str	r0, [sp, #44]	; 0x2c
   21f84:	ldr	sl, [sp, #128]	; 0x80
   21f88:	ldr	fp, [sp, #132]	; 0x84
   21f8c:	blt	22270 <fputs@plt+0x1cc58>
   21f90:	cmp	r6, #2
   21f94:	bgt	22248 <fputs@plt+0x1cc30>
   21f98:	cmp	r8, #0
   21f9c:	beq	221f8 <fputs@plt+0x1cbe0>
   21fa0:	ldr	r2, [sp, #124]	; 0x7c
   21fa4:	bics	r2, r2, #4
   21fa8:	beq	21fec <fputs@plt+0x1c9d4>
   21fac:	add	r5, sp, #64	; 0x40
   21fb0:	add	r4, sp, #56	; 0x38
   21fb4:	mvn	r6, #21
   21fb8:	bl	4e5c <free@plt>
   21fbc:	mov	r0, r4
   21fc0:	bl	200ec <fputs@plt+0x1aad4>
   21fc4:	mov	r0, r5
   21fc8:	bl	257b0 <fputs@plt+0x20198>
   21fcc:	ldr	ip, [sp, #28]
   21fd0:	ldr	r2, [sp, #76]	; 0x4c
   21fd4:	mov	r0, r6
   21fd8:	ldr	r3, [ip]
   21fdc:	cmp	r2, r3
   21fe0:	bne	221f4 <fputs@plt+0x1cbdc>
   21fe4:	add	sp, sp, #84	; 0x54
   21fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21fec:	mov	r0, r8
   21ff0:	mov	r1, #7
   21ff4:	add	r5, sp, #64	; 0x40
   21ff8:	add	r4, sp, #56	; 0x38
   21ffc:	bl	7bb10 <fputs@plt+0x764f8>
   22000:	cmp	r0, #0
   22004:	beq	22194 <fputs@plt+0x1cb7c>
   22008:	mov	r0, r6
   2200c:	add	r1, sp, #36	; 0x24
   22010:	add	r5, sp, #64	; 0x40
   22014:	add	r4, sp, #56	; 0x38
   22018:	bl	1f228 <fputs@plt+0x19c10>
   2201c:	cmp	r0, #0
   22020:	blt	22170 <fputs@plt+0x1cb58>
   22024:	add	r5, sp, #64	; 0x40
   22028:	mov	r1, r6
   2202c:	ldr	r2, [sp, #36]	; 0x24
   22030:	add	r4, sp, #56	; 0x38
   22034:	mov	r0, r5
   22038:	bl	25814 <fputs@plt+0x201fc>
   2203c:	cmp	r0, #0
   22040:	blt	22184 <fputs@plt+0x1cb6c>
   22044:	mov	r0, r6
   22048:	and	r1, r9, #1
   2204c:	ldr	r2, [sp, #36]	; 0x24
   22050:	add	r3, sp, #44	; 0x2c
   22054:	add	r4, sp, #56	; 0x38
   22058:	bl	1dd80 <fputs@plt+0x18768>
   2205c:	cmp	r0, #0
   22060:	blt	22184 <fputs@plt+0x1cb6c>
   22064:	add	r4, sp, #56	; 0x38
   22068:	mov	r3, #2
   2206c:	ldr	r2, [sp, #36]	; 0x24
   22070:	mov	r0, r6
   22074:	str	r3, [sp, #4]
   22078:	mov	r1, r4
   2207c:	add	r3, sp, #52	; 0x34
   22080:	str	r8, [sp]
   22084:	str	r3, [sp, #8]
   22088:	mov	r3, r5
   2208c:	bl	1ffa0 <fputs@plt+0x1a988>
   22090:	cmp	r0, #0
   22094:	blt	22164 <fputs@plt+0x1cb4c>
   22098:	ldr	r3, [sp, #52]	; 0x34
   2209c:	ldr	r3, [r3, #32]
   220a0:	cmp	r3, #2
   220a4:	beq	221dc <fputs@plt+0x1cbc4>
   220a8:	cmp	r3, #0
   220ac:	bne	222c0 <fputs@plt+0x1cca8>
   220b0:	cmp	r7, #0
   220b4:	beq	221a4 <fputs@plt+0x1cb8c>
   220b8:	ldr	r3, [r7]
   220bc:	cmp	r3, #0
   220c0:	addne	ip, sp, #48	; 0x30
   220c4:	addne	r7, r7, #4
   220c8:	strne	ip, [sp, #32]
   220cc:	bne	22134 <fputs@plt+0x1cb1c>
   220d0:	b	221a4 <fputs@plt+0x1cb8c>
   220d4:	ldr	r8, [sp, #48]	; 0x30
   220d8:	ldr	r3, [r8, #32]
   220dc:	cmp	r3, #2
   220e0:	beq	221dc <fputs@plt+0x1cbc4>
   220e4:	cmp	r3, #0
   220e8:	bne	22298 <fputs@plt+0x1cc80>
   220ec:	ldr	r1, [sp, #124]	; 0x7c
   220f0:	cmp	r1, #4
   220f4:	addeq	r8, r8, #16
   220f8:	addne	r8, r8, #20
   220fc:	ldr	r0, [r8]
   22100:	bl	74690 <fputs@plt+0x6f078>
   22104:	ldr	r3, [sp, #52]	; 0x34
   22108:	mov	r1, #0
   2210c:	ldr	r0, [r3]
   22110:	bl	7493c <fputs@plt+0x6f324>
   22114:	cmp	r0, #0
   22118:	str	r0, [r8]
   2211c:	beq	221e8 <fputs@plt+0x1cbd0>
   22120:	cmp	r7, #0
   22124:	beq	221a4 <fputs@plt+0x1cb8c>
   22128:	ldr	r3, [r7], #4
   2212c:	cmp	r3, #0
   22130:	beq	221a4 <fputs@plt+0x1cb8c>
   22134:	str	r3, [sp]
   22138:	add	ip, sp, #48	; 0x30
   2213c:	mov	r3, #2
   22140:	ldr	r2, [sp, #36]	; 0x24
   22144:	str	r3, [sp, #4]
   22148:	mov	r0, r6
   2214c:	mov	r1, r4
   22150:	mov	r3, r5
   22154:	str	ip, [sp, #8]
   22158:	bl	1ffa0 <fputs@plt+0x1a988>
   2215c:	cmp	r0, #0
   22160:	bge	220d4 <fputs@plt+0x1cabc>
   22164:	mov	r6, r0
   22168:	ldr	r0, [sp, #44]	; 0x2c
   2216c:	b	21fb8 <fputs@plt+0x1c9a0>
   22170:	mov	r6, r0
   22174:	add	r5, sp, #64	; 0x40
   22178:	ldr	r0, [sp, #44]	; 0x2c
   2217c:	add	r4, sp, #56	; 0x38
   22180:	b	21fb8 <fputs@plt+0x1c9a0>
   22184:	mov	r6, r0
   22188:	add	r4, sp, #56	; 0x38
   2218c:	ldr	r0, [sp, #44]	; 0x2c
   22190:	b	21fb8 <fputs@plt+0x1c9a0>
   22194:	add	r5, sp, #64	; 0x40
   22198:	add	r4, sp, #56	; 0x38
   2219c:	mvn	r6, #21
   221a0:	b	21fb8 <fputs@plt+0x1c9a0>
   221a4:	ldr	r2, [sp, #36]	; 0x24
   221a8:	ubfx	r9, r9, #1, #1
   221ac:	mov	ip, #2
   221b0:	ldr	r3, [sp, #44]	; 0x2c
   221b4:	mov	r0, r6
   221b8:	str	r9, [sp, #4]
   221bc:	str	r2, [sp]
   221c0:	mov	r1, r4
   221c4:	str	sl, [sp, #12]
   221c8:	mov	r2, r5
   221cc:	str	fp, [sp, #16]
   221d0:	str	ip, [sp, #8]
   221d4:	bl	20744 <fputs@plt+0x1b12c>
   221d8:	b	22164 <fputs@plt+0x1cb4c>
   221dc:	ldr	r0, [sp, #44]	; 0x2c
   221e0:	mvn	r6, #107	; 0x6b
   221e4:	b	21fb8 <fputs@plt+0x1c9a0>
   221e8:	ldr	r0, [sp, #44]	; 0x2c
   221ec:	mvn	r6, #11
   221f0:	b	21fb8 <fputs@plt+0x1c9a0>
   221f4:	bl	524c <__stack_chk_fail@plt>
   221f8:	ldr	r0, [pc, #232]	; 222e8 <fputs@plt+0x1ccd0>
   221fc:	mov	r2, #1792	; 0x700
   22200:	ldr	r1, [pc, #228]	; 222ec <fputs@plt+0x1ccd4>
   22204:	add	r5, sp, #64	; 0x40
   22208:	ldr	r3, [pc, #224]	; 222f0 <fputs@plt+0x1ccd8>
   2220c:	add	r0, pc, r0
   22210:	add	r1, pc, r1
   22214:	add	r4, sp, #56	; 0x38
   22218:	add	r3, pc, r3
   2221c:	bl	76bb0 <fputs@plt+0x71598>
   22220:	mov	r6, r0
   22224:	ldr	r0, [sp, #44]	; 0x2c
   22228:	bl	4e5c <free@plt>
   2222c:	mov	r0, r4
   22230:	bl	200ec <fputs@plt+0x1aad4>
   22234:	mov	r4, r6
   22238:	mov	r0, r5
   2223c:	bl	257b0 <fputs@plt+0x20198>
   22240:	mov	r0, r4
   22244:	bl	54f8 <_Unwind_Resume@plt>
   22248:	ldr	r0, [pc, #164]	; 222f4 <fputs@plt+0x1ccdc>
   2224c:	movw	r2, #1791	; 0x6ff
   22250:	ldr	r1, [pc, #160]	; 222f8 <fputs@plt+0x1cce0>
   22254:	add	r5, sp, #64	; 0x40
   22258:	ldr	r3, [pc, #156]	; 222fc <fputs@plt+0x1cce4>
   2225c:	add	r0, pc, r0
   22260:	add	r1, pc, r1
   22264:	add	r4, sp, #56	; 0x38
   22268:	add	r3, pc, r3
   2226c:	bl	76bb0 <fputs@plt+0x71598>
   22270:	ldr	r0, [pc, #136]	; 22300 <fputs@plt+0x1cce8>
   22274:	movw	r2, #1790	; 0x6fe
   22278:	ldr	r1, [pc, #132]	; 22304 <fputs@plt+0x1ccec>
   2227c:	add	r5, sp, #64	; 0x40
   22280:	ldr	r3, [pc, #128]	; 22308 <fputs@plt+0x1ccf0>
   22284:	add	r0, pc, r0
   22288:	add	r1, pc, r1
   2228c:	add	r4, sp, #56	; 0x38
   22290:	add	r3, pc, r3
   22294:	bl	76bb0 <fputs@plt+0x71598>
   22298:	ldr	r0, [pc, #108]	; 2230c <fputs@plt+0x1ccf4>
   2229c:	movw	r2, #1829	; 0x725
   222a0:	ldr	r1, [pc, #104]	; 22310 <fputs@plt+0x1ccf8>
   222a4:	ldr	r3, [pc, #104]	; 22314 <fputs@plt+0x1ccfc>
   222a8:	add	r0, pc, r0
   222ac:	add	r1, pc, r1
   222b0:	add	r3, pc, r3
   222b4:	bl	76bb0 <fputs@plt+0x71598>
   222b8:	mov	r4, r0
   222bc:	b	22238 <fputs@plt+0x1cc20>
   222c0:	ldr	r0, [pc, #80]	; 22318 <fputs@plt+0x1cd00>
   222c4:	movw	r2, #1818	; 0x71a
   222c8:	ldr	r1, [pc, #76]	; 2231c <fputs@plt+0x1cd04>
   222cc:	ldr	r3, [pc, #76]	; 22320 <fputs@plt+0x1cd08>
   222d0:	add	r0, pc, r0
   222d4:	add	r1, pc, r1
   222d8:	add	r3, pc, r3
   222dc:	bl	76bb0 <fputs@plt+0x71598>
   222e0:	andeq	lr, r8, r4, asr #24
   222e4:	andeq	r0, r0, r0, asr #8
   222e8:	andeq	r3, r6, r4, lsl #31
   222ec:	muleq	r6, r0, sp
   222f0:	andeq	r4, r6, ip, ror #23
   222f4:	andeq	r4, r6, ip, asr sp
   222f8:	andeq	r4, r6, r0, asr #26
   222fc:	muleq	r6, ip, fp
   22300:	andeq	r4, r6, r0, lsl sp
   22304:	andeq	r4, r6, r8, lsl sp
   22308:	andeq	r4, r6, r4, ror fp
   2230c:	andeq	r4, r6, ip, asr #29
   22310:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   22314:	andeq	r4, r6, r4, asr fp
   22318:	andeq	r4, r6, r8, ror lr
   2231c:	andeq	r4, r6, ip, asr #25
   22320:	andeq	r4, r6, ip, lsr #22
   22324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22328:	sub	sp, sp, #76	; 0x4c
   2232c:	ldr	lr, [pc, #628]	; 225a8 <fputs@plt+0x1cf90>
   22330:	mov	sl, r1
   22334:	ldr	ip, [pc, #624]	; 225ac <fputs@plt+0x1cf94>
   22338:	subs	r7, r0, #0
   2233c:	ldr	r1, [sp, #112]	; 0x70
   22340:	add	lr, pc, lr
   22344:	str	r2, [sp, #36]	; 0x24
   22348:	mov	r4, r3
   2234c:	mov	r2, lr
   22350:	mov	r3, #0
   22354:	str	r1, [sp, #32]
   22358:	ldr	ip, [lr, ip]
   2235c:	ldr	fp, [sp, #116]	; 0x74
   22360:	str	r3, [sp, #56]	; 0x38
   22364:	ldr	r2, [ip]
   22368:	str	ip, [sp, #28]
   2236c:	str	r3, [sp, #60]	; 0x3c
   22370:	str	r3, [sp, #64]	; 0x40
   22374:	str	r2, [sp, #68]	; 0x44
   22378:	str	r3, [sp, #48]	; 0x30
   2237c:	str	r3, [sp, #52]	; 0x34
   22380:	str	r3, [sp, #40]	; 0x28
   22384:	blt	22578 <fputs@plt+0x1cf60>
   22388:	cmp	r7, #2
   2238c:	bgt	22550 <fputs@plt+0x1cf38>
   22390:	add	r1, sp, #36	; 0x24
   22394:	add	r6, sp, #56	; 0x38
   22398:	add	r5, sp, #48	; 0x30
   2239c:	bl	1f228 <fputs@plt+0x19c10>
   223a0:	cmp	r0, #0
   223a4:	blt	224ac <fputs@plt+0x1ce94>
   223a8:	add	r6, sp, #56	; 0x38
   223ac:	mov	r1, r7
   223b0:	ldr	r2, [sp, #36]	; 0x24
   223b4:	add	r5, sp, #48	; 0x30
   223b8:	mov	r0, r6
   223bc:	bl	25814 <fputs@plt+0x201fc>
   223c0:	cmp	r0, #0
   223c4:	blt	2246c <fputs@plt+0x1ce54>
   223c8:	mov	r0, r7
   223cc:	and	r1, sl, #1
   223d0:	ldr	r2, [sp, #36]	; 0x24
   223d4:	add	r3, sp, #40	; 0x28
   223d8:	add	r5, sp, #48	; 0x30
   223dc:	bl	1dd80 <fputs@plt+0x18768>
   223e0:	cmp	r0, #0
   223e4:	blt	2246c <fputs@plt+0x1ce54>
   223e8:	cmp	r4, #0
   223ec:	beq	224bc <fputs@plt+0x1cea4>
   223f0:	ldr	r3, [r4]
   223f4:	cmp	r3, #0
   223f8:	addne	r4, r4, #4
   223fc:	addne	r5, sp, #48	; 0x30
   22400:	addne	r8, sp, #44	; 0x2c
   22404:	movne	r9, #3
   22408:	bne	2243c <fputs@plt+0x1ce24>
   2240c:	b	224bc <fputs@plt+0x1cea4>
   22410:	ldr	r3, [sp, #44]	; 0x2c
   22414:	ldr	r3, [r3, #32]
   22418:	cmp	r3, #2
   2241c:	beq	22500 <fputs@plt+0x1cee8>
   22420:	cmp	r3, #0
   22424:	bne	22508 <fputs@plt+0x1cef0>
   22428:	cmp	r4, #0
   2242c:	beq	224c0 <fputs@plt+0x1cea8>
   22430:	ldr	r3, [r4], #4
   22434:	cmp	r3, #0
   22438:	beq	224c0 <fputs@plt+0x1cea8>
   2243c:	str	r3, [sp]
   22440:	mov	r0, r7
   22444:	ldr	r2, [sp, #36]	; 0x24
   22448:	mov	r1, r5
   2244c:	str	r9, [sp, #4]
   22450:	mov	r3, r6
   22454:	str	r8, [sp, #8]
   22458:	bl	1ffa0 <fputs@plt+0x1a988>
   2245c:	cmp	r0, #0
   22460:	bge	22410 <fputs@plt+0x1cdf8>
   22464:	mov	r4, r0
   22468:	b	22474 <fputs@plt+0x1ce5c>
   2246c:	add	r5, sp, #48	; 0x30
   22470:	mov	r4, r0
   22474:	ldr	r0, [sp, #40]	; 0x28
   22478:	bl	4e5c <free@plt>
   2247c:	mov	r0, r5
   22480:	bl	200ec <fputs@plt+0x1aad4>
   22484:	mov	r0, r6
   22488:	bl	257b0 <fputs@plt+0x20198>
   2248c:	ldr	r1, [sp, #28]
   22490:	ldr	r2, [sp, #68]	; 0x44
   22494:	mov	r0, r4
   22498:	ldr	r3, [r1]
   2249c:	cmp	r2, r3
   224a0:	bne	2254c <fputs@plt+0x1cf34>
   224a4:	add	sp, sp, #76	; 0x4c
   224a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   224ac:	mov	r4, r0
   224b0:	add	r6, sp, #56	; 0x38
   224b4:	add	r5, sp, #48	; 0x30
   224b8:	b	22474 <fputs@plt+0x1ce5c>
   224bc:	add	r5, sp, #48	; 0x30
   224c0:	ldr	r2, [sp, #36]	; 0x24
   224c4:	ubfx	sl, sl, #1, #1
   224c8:	ldr	r1, [sp, #32]
   224cc:	mov	ip, #1
   224d0:	ldr	r3, [sp, #40]	; 0x28
   224d4:	mov	r0, r7
   224d8:	str	r2, [sp]
   224dc:	mov	r2, r6
   224e0:	str	r1, [sp, #12]
   224e4:	mov	r1, r5
   224e8:	str	sl, [sp, #4]
   224ec:	str	fp, [sp, #16]
   224f0:	str	ip, [sp, #8]
   224f4:	bl	20744 <fputs@plt+0x1b12c>
   224f8:	mov	r4, r0
   224fc:	b	22474 <fputs@plt+0x1ce5c>
   22500:	mvn	r4, #107	; 0x6b
   22504:	b	22474 <fputs@plt+0x1ce5c>
   22508:	ldr	r0, [pc, #160]	; 225b0 <fputs@plt+0x1cf98>
   2250c:	movw	r2, #1887	; 0x75f
   22510:	ldr	r1, [pc, #156]	; 225b4 <fputs@plt+0x1cf9c>
   22514:	ldr	r3, [pc, #156]	; 225b8 <fputs@plt+0x1cfa0>
   22518:	add	r0, pc, r0
   2251c:	add	r1, pc, r1
   22520:	add	r3, pc, r3
   22524:	bl	76bb0 <fputs@plt+0x71598>
   22528:	mov	r4, r0
   2252c:	ldr	r0, [sp, #40]	; 0x28
   22530:	bl	4e5c <free@plt>
   22534:	mov	r0, r5
   22538:	bl	200ec <fputs@plt+0x1aad4>
   2253c:	mov	r0, r6
   22540:	bl	257b0 <fputs@plt+0x20198>
   22544:	mov	r0, r4
   22548:	bl	54f8 <_Unwind_Resume@plt>
   2254c:	bl	524c <__stack_chk_fail@plt>
   22550:	ldr	r0, [pc, #100]	; 225bc <fputs@plt+0x1cfa4>
   22554:	movw	r2, #1866	; 0x74a
   22558:	ldr	r1, [pc, #96]	; 225c0 <fputs@plt+0x1cfa8>
   2255c:	add	r6, sp, #56	; 0x38
   22560:	ldr	r3, [pc, #92]	; 225c4 <fputs@plt+0x1cfac>
   22564:	add	r0, pc, r0
   22568:	add	r1, pc, r1
   2256c:	add	r5, sp, #48	; 0x30
   22570:	add	r3, pc, r3
   22574:	bl	76bb0 <fputs@plt+0x71598>
   22578:	ldr	r0, [pc, #72]	; 225c8 <fputs@plt+0x1cfb0>
   2257c:	movw	r2, #1865	; 0x749
   22580:	ldr	r1, [pc, #68]	; 225cc <fputs@plt+0x1cfb4>
   22584:	add	r6, sp, #56	; 0x38
   22588:	ldr	r3, [pc, #64]	; 225d0 <fputs@plt+0x1cfb8>
   2258c:	add	r0, pc, r0
   22590:	add	r1, pc, r1
   22594:	add	r5, sp, #48	; 0x30
   22598:	add	r3, pc, r3
   2259c:	bl	76bb0 <fputs@plt+0x71598>
   225a0:	mov	r4, r0
   225a4:	b	2253c <fputs@plt+0x1cf24>
   225a8:	andeq	lr, r8, r8, lsr r8
   225ac:	andeq	r0, r0, r0, asr #8
   225b0:	andeq	r4, r6, ip, asr ip
   225b4:	andeq	r4, r6, r4, lsl #21
   225b8:	andeq	r4, r6, r0, lsl #14
   225bc:	andeq	r4, r6, r4, asr sl
   225c0:	andeq	r4, r6, r8, lsr sl
   225c4:			; <UNDEFINED> instruction: 0x000646b0
   225c8:	andeq	r4, r6, r8, lsl #20
   225cc:	andeq	r4, r6, r0, lsl sl
   225d0:	andeq	r4, r6, r8, lsl #13
   225d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   225d8:	sub	sp, sp, #52	; 0x34
   225dc:	ldr	lr, [pc, #620]	; 22850 <fputs@plt+0x1d238>
   225e0:	subs	r8, r0, #0
   225e4:	ldr	ip, [pc, #616]	; 22854 <fputs@plt+0x1d23c>
   225e8:	mov	r5, r3
   225ec:	add	lr, pc, lr
   225f0:	str	r2, [sp, #12]
   225f4:	mov	r3, #0
   225f8:	mov	r9, r1
   225fc:	ldr	ip, [lr, ip]
   22600:	mov	r2, lr
   22604:	ldr	fp, [sp, #88]	; 0x58
   22608:	ldr	sl, [sp, #92]	; 0x5c
   2260c:	ldr	r2, [ip]
   22610:	str	ip, [sp, #8]
   22614:	str	r3, [sp, #32]
   22618:	str	r3, [sp, #36]	; 0x24
   2261c:	str	r3, [sp, #40]	; 0x28
   22620:	str	r2, [sp, #44]	; 0x2c
   22624:	str	r3, [sp, #24]
   22628:	str	r3, [sp, #28]
   2262c:	str	r3, [sp, #16]
   22630:	str	r3, [sp, #20]
   22634:	blt	22818 <fputs@plt+0x1d200>
   22638:	cmp	r8, #2
   2263c:	bgt	227b8 <fputs@plt+0x1d1a0>
   22640:	add	r1, sp, #12
   22644:	add	r7, sp, #32
   22648:	add	r6, sp, #24
   2264c:	bl	1f228 <fputs@plt+0x19c10>
   22650:	cmp	r0, #0
   22654:	blt	22754 <fputs@plt+0x1d13c>
   22658:	add	r7, sp, #32
   2265c:	mov	r1, r8
   22660:	ldr	r2, [sp, #12]
   22664:	add	r6, sp, #24
   22668:	mov	r0, r7
   2266c:	bl	25814 <fputs@plt+0x201fc>
   22670:	cmp	r0, #0
   22674:	blt	22704 <fputs@plt+0x1d0ec>
   22678:	mov	r0, r8
   2267c:	and	r1, r9, #1
   22680:	ldr	r2, [sp, #12]
   22684:	add	r3, sp, #16
   22688:	add	r6, sp, #24
   2268c:	bl	1dd80 <fputs@plt+0x18768>
   22690:	cmp	r0, #0
   22694:	blt	22704 <fputs@plt+0x1d0ec>
   22698:	cmp	r5, #0
   2269c:	beq	22764 <fputs@plt+0x1d14c>
   226a0:	ldr	r4, [r5]
   226a4:	cmp	r4, #0
   226a8:	addne	r5, r5, #4
   226ac:	addne	r6, sp, #24
   226b0:	bne	226e8 <fputs@plt+0x1d0d0>
   226b4:	b	22764 <fputs@plt+0x1d14c>
   226b8:	mov	r2, #0
   226bc:	mov	r1, r4
   226c0:	mov	r3, r2
   226c4:	mov	r0, r6
   226c8:	bl	1f3ac <fputs@plt+0x19d94>
   226cc:	cmp	r0, #0
   226d0:	blt	227ac <fputs@plt+0x1d194>
   226d4:	cmp	r5, #0
   226d8:	beq	22768 <fputs@plt+0x1d150>
   226dc:	ldr	r4, [r5], #4
   226e0:	cmp	r4, #0
   226e4:	beq	22768 <fputs@plt+0x1d150>
   226e8:	mov	r0, r4
   226ec:	mov	r1, #7
   226f0:	bl	7bb10 <fputs@plt+0x764f8>
   226f4:	cmp	r0, #0
   226f8:	bne	226b8 <fputs@plt+0x1d0a0>
   226fc:	mvn	r4, #21
   22700:	b	2270c <fputs@plt+0x1d0f4>
   22704:	add	r6, sp, #24
   22708:	mov	r4, r0
   2270c:	ldr	r0, [sp, #20]
   22710:	cmp	r0, #0
   22714:	beq	2271c <fputs@plt+0x1d104>
   22718:	bl	72950 <fputs@plt+0x6d338>
   2271c:	ldr	r0, [sp, #16]
   22720:	bl	4e5c <free@plt>
   22724:	mov	r0, r6
   22728:	bl	200ec <fputs@plt+0x1aad4>
   2272c:	mov	r0, r7
   22730:	bl	257b0 <fputs@plt+0x20198>
   22734:	ldr	r1, [sp, #8]
   22738:	ldr	r2, [sp, #44]	; 0x2c
   2273c:	mov	r0, r4
   22740:	ldr	r3, [r1]
   22744:	cmp	r2, r3
   22748:	bne	227b4 <fputs@plt+0x1d19c>
   2274c:	add	sp, sp, #52	; 0x34
   22750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22754:	mov	r4, r0
   22758:	add	r7, sp, #32
   2275c:	add	r6, sp, #24
   22760:	b	2270c <fputs@plt+0x1d0f4>
   22764:	add	r6, sp, #24
   22768:	ldr	lr, [sp, #16]
   2276c:	mov	r0, r8
   22770:	ldr	ip, [sp, #12]
   22774:	mov	r1, r6
   22778:	mov	r2, r7
   2277c:	add	r3, sp, #20
   22780:	str	lr, [sp]
   22784:	str	ip, [sp, #4]
   22788:	bl	1fcd8 <fputs@plt+0x1a6c0>
   2278c:	cmp	r0, #0
   22790:	blt	227ac <fputs@plt+0x1d194>
   22794:	ldr	r0, [sp, #20]
   22798:	ubfx	r2, r9, #2, #1
   2279c:	ldr	r1, [sp, #16]
   227a0:	mov	r3, fp
   227a4:	str	sl, [sp]
   227a8:	bl	21158 <fputs@plt+0x1bb40>
   227ac:	mov	r4, r0
   227b0:	b	2270c <fputs@plt+0x1d0f4>
   227b4:	bl	524c <__stack_chk_fail@plt>
   227b8:	ldr	r0, [pc, #152]	; 22858 <fputs@plt+0x1d240>
   227bc:	movw	r2, #1914	; 0x77a
   227c0:	ldr	r1, [pc, #148]	; 2285c <fputs@plt+0x1d244>
   227c4:	add	r7, sp, #32
   227c8:	ldr	r3, [pc, #144]	; 22860 <fputs@plt+0x1d248>
   227cc:	add	r0, pc, r0
   227d0:	add	r1, pc, r1
   227d4:	add	r6, sp, #24
   227d8:	add	r3, pc, r3
   227dc:	bl	76bb0 <fputs@plt+0x71598>
   227e0:	ldr	r3, [sp, #20]
   227e4:	mov	r4, r0
   227e8:	cmp	r3, #0
   227ec:	beq	227f8 <fputs@plt+0x1d1e0>
   227f0:	mov	r0, r3
   227f4:	bl	72950 <fputs@plt+0x6d338>
   227f8:	ldr	r0, [sp, #16]
   227fc:	bl	4e5c <free@plt>
   22800:	mov	r0, r6
   22804:	bl	200ec <fputs@plt+0x1aad4>
   22808:	mov	r0, r7
   2280c:	bl	257b0 <fputs@plt+0x20198>
   22810:	mov	r0, r4
   22814:	bl	54f8 <_Unwind_Resume@plt>
   22818:	ldr	r0, [pc, #68]	; 22864 <fputs@plt+0x1d24c>
   2281c:	movw	r2, #1913	; 0x779
   22820:	ldr	r1, [pc, #64]	; 22868 <fputs@plt+0x1d250>
   22824:	add	r7, sp, #32
   22828:	ldr	r3, [pc, #60]	; 2286c <fputs@plt+0x1d254>
   2282c:	add	r0, pc, r0
   22830:	add	r1, pc, r1
   22834:	add	r6, sp, #24
   22838:	add	r3, pc, r3
   2283c:	bl	76bb0 <fputs@plt+0x71598>
   22840:	mov	r4, r0
   22844:	b	22808 <fputs@plt+0x1d1f0>
   22848:	mov	r4, r0
   2284c:	b	227f8 <fputs@plt+0x1d1e0>
   22850:	andeq	lr, r8, ip, lsl #11
   22854:	andeq	r0, r0, r0, asr #8
   22858:	andeq	r4, r6, ip, ror #15
   2285c:	ldrdeq	r4, [r6], -r0
   22860:	andeq	r4, r6, r4, lsl #9
   22864:	andeq	r4, r6, r8, ror #14
   22868:	andeq	r4, r6, r0, ror r7
   2286c:	andeq	r4, r6, r4, lsr #8
   22870:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22874:	add	fp, sp, #32
   22878:	sub	sp, sp, #44	; 0x2c
   2287c:	ldr	ip, [pc, #268]	; 22990 <fputs@plt+0x1d378>
   22880:	ldr	lr, [pc, #268]	; 22994 <fputs@plt+0x1d37c>
   22884:	str	r1, [fp, #-56]	; 0xffffffc8
   22888:	add	ip, pc, ip
   2288c:	ldr	r1, [fp, #4]
   22890:	mov	r5, r3
   22894:	str	r0, [fp, #-52]	; 0xffffffcc
   22898:	mov	r0, r3
   2289c:	str	r2, [fp, #-60]	; 0xffffffc4
   228a0:	mov	r3, ip
   228a4:	str	r1, [fp, #-64]	; 0xffffffc0
   228a8:	ldr	lr, [ip, lr]
   228ac:	ldr	r2, [fp, #8]
   228b0:	ldr	r3, [lr]
   228b4:	str	lr, [fp, #-48]	; 0xffffffd0
   228b8:	str	r2, [fp, #-68]	; 0xffffffbc
   228bc:	str	r3, [fp, #-40]	; 0xffffffd8
   228c0:	bl	747a8 <fputs@plt+0x6f190>
   228c4:	add	r3, r0, #1
   228c8:	cmp	r0, #0
   228cc:	mov	r4, r0
   228d0:	lsl	r8, r3, #2
   228d4:	add	r3, r8, #14
   228d8:	bic	r3, r3, #7
   228dc:	sub	sp, sp, r3
   228e0:	add	r7, sp, #15
   228e4:	lsr	r7, r7, #3
   228e8:	lsl	r6, r7, #3
   228ec:	beq	22918 <fputs@plt+0x1d300>
   228f0:	mov	sl, #0
   228f4:	mov	r9, sl
   228f8:	ldr	r0, [r5, sl]
   228fc:	add	r9, r9, #1
   22900:	bl	55c4 <basename@plt>
   22904:	cmp	r9, r4
   22908:	str	r0, [r6, sl]
   2290c:	add	sl, sl, #4
   22910:	bne	228f8 <fputs@plt+0x1d2e0>
   22914:	sub	r4, r8, #4
   22918:	mov	r2, #0
   2291c:	str	r2, [r4, r7, lsl #3]
   22920:	ldr	r2, [fp, #-64]	; 0xffffffc0
   22924:	mov	r3, r6
   22928:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2292c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   22930:	str	r2, [sp]
   22934:	ldr	r2, [fp, #-68]	; 0xffffffbc
   22938:	str	r2, [sp, #4]
   2293c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   22940:	bl	225d4 <fputs@plt+0x1cfbc>
   22944:	cmp	r0, #0
   22948:	blt	22970 <fputs@plt+0x1d358>
   2294c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   22950:	ldr	r1, [fp, #-68]	; 0xffffffbc
   22954:	ldr	r0, [fp, #-52]	; 0xffffffcc
   22958:	str	r3, [sp]
   2295c:	mov	r3, r5
   22960:	str	r1, [sp, #4]
   22964:	ldr	r2, [fp, #-60]	; 0xffffffc4
   22968:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2296c:	bl	22324 <fputs@plt+0x1cd0c>
   22970:	ldr	r1, [fp, #-48]	; 0xffffffd0
   22974:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22978:	ldr	r3, [r1]
   2297c:	cmp	r2, r3
   22980:	bne	2298c <fputs@plt+0x1d374>
   22984:	sub	sp, fp, #32
   22988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2298c:	bl	524c <__stack_chk_fail@plt>
   22990:	strdeq	lr, [r8], -r0
   22994:	andeq	r0, r0, r0, asr #8
   22998:	ldr	ip, [pc, #716]	; 22c6c <fputs@plt+0x1d654>
   2299c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   229a0:	subs	r7, r0, #0
   229a4:	add	fp, sp, #32
   229a8:	ldr	r0, [pc, #704]	; 22c70 <fputs@plt+0x1d658>
   229ac:	sub	sp, sp, #68	; 0x44
   229b0:	add	ip, pc, ip
   229b4:	str	r2, [fp, #-80]	; 0xffffffb0
   229b8:	mov	r2, ip
   229bc:	mov	r6, r3
   229c0:	ldr	r0, [ip, r0]
   229c4:	mov	r3, #0
   229c8:	mov	r8, r1
   229cc:	ldr	r9, [fp, #4]
   229d0:	ldr	sl, [fp, #8]
   229d4:	ldr	r2, [r0]
   229d8:	str	r0, [fp, #-84]	; 0xffffffac
   229dc:	str	r3, [fp, #-52]	; 0xffffffcc
   229e0:	str	r3, [fp, #-48]	; 0xffffffd0
   229e4:	str	r3, [fp, #-44]	; 0xffffffd4
   229e8:	str	r2, [fp, #-40]	; 0xffffffd8
   229ec:	str	r3, [fp, #-68]	; 0xffffffbc
   229f0:	str	r3, [fp, #-64]	; 0xffffffc0
   229f4:	str	r3, [fp, #-76]	; 0xffffffb4
   229f8:	blt	22c3c <fputs@plt+0x1d624>
   229fc:	cmp	r7, #2
   22a00:	bgt	22c14 <fputs@plt+0x1d5fc>
   22a04:	cmp	r6, #0
   22a08:	beq	22bc4 <fputs@plt+0x1d5ac>
   22a0c:	mov	r0, r6
   22a10:	sub	r5, fp, #52	; 0x34
   22a14:	sub	r4, fp, #68	; 0x44
   22a18:	bl	7c54c <fputs@plt+0x76f34>
   22a1c:	cmp	r0, #3
   22a20:	bne	22b9c <fputs@plt+0x1d584>
   22a24:	ldr	r1, [pc, #584]	; 22c74 <fputs@plt+0x1d65c>
   22a28:	mov	r0, r6
   22a2c:	add	r1, pc, r1
   22a30:	bl	557c <strcmp@plt>
   22a34:	cmp	r0, #0
   22a38:	beq	22b8c <fputs@plt+0x1d574>
   22a3c:	mov	r0, r7
   22a40:	sub	r1, fp, #80	; 0x50
   22a44:	bl	1f228 <fputs@plt+0x19c10>
   22a48:	cmp	r0, #0
   22a4c:	blt	22b50 <fputs@plt+0x1d538>
   22a50:	sub	r5, fp, #52	; 0x34
   22a54:	mov	r1, r7
   22a58:	ldr	r2, [fp, #-80]	; 0xffffffb0
   22a5c:	sub	r4, fp, #68	; 0x44
   22a60:	mov	r0, r5
   22a64:	bl	25814 <fputs@plt+0x201fc>
   22a68:	cmp	r0, #0
   22a6c:	blt	22b50 <fputs@plt+0x1d538>
   22a70:	mov	r0, r7
   22a74:	mov	r1, #0
   22a78:	ldr	r2, [fp, #-80]	; 0xffffffb0
   22a7c:	sub	r3, fp, #76	; 0x4c
   22a80:	sub	r4, fp, #68	; 0x44
   22a84:	bl	1dd80 <fputs@plt+0x18768>
   22a88:	cmp	r0, #0
   22a8c:	blt	22b50 <fputs@plt+0x1d538>
   22a90:	sub	r4, fp, #68	; 0x44
   22a94:	mov	r3, #0
   22a98:	sub	ip, fp, #72	; 0x48
   22a9c:	str	r3, [sp, #4]
   22aa0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   22aa4:	mov	r0, r7
   22aa8:	str	r6, [sp]
   22aac:	mov	r1, r4
   22ab0:	mov	r3, r5
   22ab4:	str	ip, [sp, #8]
   22ab8:	bl	1ffa0 <fputs@plt+0x1a988>
   22abc:	cmp	r0, #0
   22ac0:	blt	22b50 <fputs@plt+0x1d538>
   22ac4:	ldr	r7, [fp, #-72]	; 0xffffffb8
   22ac8:	ldr	r3, [r7, #32]
   22acc:	cmp	r3, #2
   22ad0:	ldreq	r0, [fp, #-76]	; 0xffffffb4
   22ad4:	mvneq	r6, #107	; 0x6b
   22ad8:	beq	22b58 <fputs@plt+0x1d540>
   22adc:	ldr	r6, [fp, #-76]	; 0xffffffb4
   22ae0:	ldr	r3, [pc, #400]	; 22c78 <fputs@plt+0x1d660>
   22ae4:	cmp	r6, #0
   22ae8:	add	r3, pc, r3
   22aec:	str	r3, [fp, #-56]	; 0xffffffc8
   22af0:	beq	22bb0 <fputs@plt+0x1d598>
   22af4:	mov	r0, r6
   22af8:	bl	4fc4 <strlen@plt>
   22afc:	mov	r1, r6
   22b00:	add	r0, r0, #30
   22b04:	bic	r3, r0, #7
   22b08:	sub	sp, sp, r3
   22b0c:	add	r6, sp, #16
   22b10:	mov	r0, r6
   22b14:	bl	4d3c <stpcpy@plt>
   22b18:	ldr	r1, [fp, #-56]	; 0xffffffc8
   22b1c:	cmp	r1, #0
   22b20:	mov	r3, r0
   22b24:	beq	22b30 <fputs@plt+0x1d518>
   22b28:	bl	4d3c <stpcpy@plt>
   22b2c:	mov	r3, r0
   22b30:	mov	r2, #0
   22b34:	mov	r1, r6
   22b38:	strb	r2, [r3]
   22b3c:	ubfx	r2, r8, #1, #1
   22b40:	ldr	r0, [r7, #4]
   22b44:	mov	r3, r9
   22b48:	str	sl, [sp]
   22b4c:	bl	202b0 <fputs@plt+0x1ac98>
   22b50:	mov	r6, r0
   22b54:	ldr	r0, [fp, #-76]	; 0xffffffb4
   22b58:	bl	4e5c <free@plt>
   22b5c:	mov	r0, r4
   22b60:	bl	200ec <fputs@plt+0x1aad4>
   22b64:	mov	r0, r5
   22b68:	bl	257b0 <fputs@plt+0x20198>
   22b6c:	ldr	r1, [fp, #-84]	; 0xffffffac
   22b70:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22b74:	mov	r0, r6
   22b78:	ldr	r3, [r1]
   22b7c:	cmp	r2, r3
   22b80:	bne	22bc0 <fputs@plt+0x1d5a8>
   22b84:	sub	sp, fp, #32
   22b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b8c:	sub	r5, fp, #52	; 0x34
   22b90:	sub	r4, fp, #68	; 0x44
   22b94:	mvn	r6, #21
   22b98:	b	22b58 <fputs@plt+0x1d540>
   22b9c:	mov	r0, #0
   22ba0:	mvn	r6, #21
   22ba4:	sub	r5, fp, #52	; 0x34
   22ba8:	sub	r4, fp, #68	; 0x44
   22bac:	b	22b58 <fputs@plt+0x1d540>
   22bb0:	sub	sp, sp, #8
   22bb4:	add	r3, sp, #16
   22bb8:	mov	r6, r3
   22bbc:	b	22b30 <fputs@plt+0x1d518>
   22bc0:	bl	524c <__stack_chk_fail@plt>
   22bc4:	ldr	r0, [pc, #176]	; 22c7c <fputs@plt+0x1d664>
   22bc8:	movw	r2, #1988	; 0x7c4
   22bcc:	ldr	r1, [pc, #172]	; 22c80 <fputs@plt+0x1d668>
   22bd0:	sub	r5, fp, #52	; 0x34
   22bd4:	ldr	r3, [pc, #168]	; 22c84 <fputs@plt+0x1d66c>
   22bd8:	add	r0, pc, r0
   22bdc:	add	r1, pc, r1
   22be0:	sub	r4, fp, #68	; 0x44
   22be4:	add	r3, pc, r3
   22be8:	bl	76bb0 <fputs@plt+0x71598>
   22bec:	mov	r6, r0
   22bf0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   22bf4:	bl	4e5c <free@plt>
   22bf8:	mov	r0, r4
   22bfc:	bl	200ec <fputs@plt+0x1aad4>
   22c00:	mov	r4, r6
   22c04:	mov	r0, r5
   22c08:	bl	257b0 <fputs@plt+0x20198>
   22c0c:	mov	r0, r4
   22c10:	bl	54f8 <_Unwind_Resume@plt>
   22c14:	ldr	r0, [pc, #108]	; 22c88 <fputs@plt+0x1d670>
   22c18:	movw	r2, #1987	; 0x7c3
   22c1c:	ldr	r1, [pc, #104]	; 22c8c <fputs@plt+0x1d674>
   22c20:	sub	r5, fp, #52	; 0x34
   22c24:	ldr	r3, [pc, #100]	; 22c90 <fputs@plt+0x1d678>
   22c28:	add	r0, pc, r0
   22c2c:	add	r1, pc, r1
   22c30:	sub	r4, fp, #68	; 0x44
   22c34:	add	r3, pc, r3
   22c38:	bl	76bb0 <fputs@plt+0x71598>
   22c3c:	ldr	r0, [pc, #80]	; 22c94 <fputs@plt+0x1d67c>
   22c40:	movw	r2, #1986	; 0x7c2
   22c44:	ldr	r1, [pc, #76]	; 22c98 <fputs@plt+0x1d680>
   22c48:	sub	r5, fp, #52	; 0x34
   22c4c:	ldr	r3, [pc, #72]	; 22c9c <fputs@plt+0x1d684>
   22c50:	add	r0, pc, r0
   22c54:	add	r1, pc, r1
   22c58:	sub	r4, fp, #68	; 0x44
   22c5c:	add	r3, pc, r3
   22c60:	bl	76bb0 <fputs@plt+0x71598>
   22c64:	mov	r4, r0
   22c68:	b	22c04 <fputs@plt+0x1d5ec>
   22c6c:	andeq	lr, r8, r8, asr #3
   22c70:	andeq	r0, r0, r0, asr #8
   22c74:	andeq	pc, r5, r0, ror #23
   22c78:			; <UNDEFINED> instruction: 0x000646b0
   22c7c:	andeq	r4, r6, ip, asr #8
   22c80:	andeq	r4, r6, r4, asr #7
   22c84:	andeq	r4, r6, r0, lsl r3
   22c88:	muleq	r6, r0, r3
   22c8c:	andeq	r4, r6, r4, ror r3
   22c90:	andeq	r4, r6, r0, asr #5
   22c94:	andeq	r4, r6, r4, asr #6
   22c98:	andeq	r4, r6, ip, asr #6
   22c9c:	muleq	r6, r8, r2
   22ca0:	ldr	r3, [pc, #492]	; 22e94 <fputs@plt+0x1d87c>
   22ca4:	push	{r4, r5, r6, r7, r8, lr}
   22ca8:	add	r3, pc, r3
   22cac:	sub	sp, sp, #56	; 0x38
   22cb0:	ldr	ip, [pc, #480]	; 22e98 <fputs@plt+0x1d880>
   22cb4:	mov	r8, r2
   22cb8:	subs	r6, r0, #0
   22cbc:	str	r1, [sp, #20]
   22cc0:	mov	r1, r3
   22cc4:	ldr	r7, [r1, ip]
   22cc8:	mov	r3, #0
   22ccc:	str	r3, [sp, #40]	; 0x28
   22cd0:	str	r3, [sp, #44]	; 0x2c
   22cd4:	ldr	r2, [r7]
   22cd8:	str	r3, [sp, #48]	; 0x30
   22cdc:	str	r3, [sp, #32]
   22ce0:	str	r2, [sp, #52]	; 0x34
   22ce4:	str	r3, [sp, #36]	; 0x24
   22ce8:	blt	22e3c <fputs@plt+0x1d824>
   22cec:	cmp	r6, #2
   22cf0:	bgt	22df4 <fputs@plt+0x1d7dc>
   22cf4:	cmp	r8, #0
   22cf8:	beq	22e64 <fputs@plt+0x1d84c>
   22cfc:	add	r1, sp, #20
   22d00:	add	r4, sp, #40	; 0x28
   22d04:	add	r5, sp, #32
   22d08:	bl	1f228 <fputs@plt+0x19c10>
   22d0c:	cmp	r0, #0
   22d10:	blt	22dd0 <fputs@plt+0x1d7b8>
   22d14:	add	r4, sp, #40	; 0x28
   22d18:	mov	r1, r6
   22d1c:	ldr	r2, [sp, #20]
   22d20:	add	r5, sp, #32
   22d24:	mov	r0, r4
   22d28:	bl	25814 <fputs@plt+0x201fc>
   22d2c:	cmp	r0, #0
   22d30:	blt	22dc4 <fputs@plt+0x1d7ac>
   22d34:	add	r5, sp, #32
   22d38:	ldr	r3, [pc, #348]	; 22e9c <fputs@plt+0x1d884>
   22d3c:	mov	ip, #2
   22d40:	ldr	r2, [sp, #20]
   22d44:	add	r3, pc, r3
   22d48:	mov	r0, r6
   22d4c:	stm	sp, {r3, ip}
   22d50:	mov	r1, r5
   22d54:	add	ip, sp, #28
   22d58:	mov	r3, r4
   22d5c:	str	ip, [sp, #8]
   22d60:	bl	1ffa0 <fputs@plt+0x1a988>
   22d64:	cmp	r0, #0
   22d68:	movlt	r6, r0
   22d6c:	blt	22d98 <fputs@plt+0x1d780>
   22d70:	ldr	r3, [sp, #28]
   22d74:	ldr	r2, [r3, #32]
   22d78:	cmp	r2, #2
   22d7c:	beq	22de0 <fputs@plt+0x1d7c8>
   22d80:	ldr	r0, [r3]
   22d84:	bl	54ec <__strdup@plt>
   22d88:	cmp	r0, #0
   22d8c:	beq	22de8 <fputs@plt+0x1d7d0>
   22d90:	mov	r6, #0
   22d94:	str	r0, [r8]
   22d98:	mov	r0, r5
   22d9c:	bl	200ec <fputs@plt+0x1aad4>
   22da0:	mov	r0, r4
   22da4:	bl	257b0 <fputs@plt+0x20198>
   22da8:	ldr	r2, [sp, #52]	; 0x34
   22dac:	ldr	r3, [r7]
   22db0:	mov	r0, r6
   22db4:	cmp	r2, r3
   22db8:	bne	22df0 <fputs@plt+0x1d7d8>
   22dbc:	add	sp, sp, #56	; 0x38
   22dc0:	pop	{r4, r5, r6, r7, r8, pc}
   22dc4:	mov	r6, r0
   22dc8:	add	r5, sp, #32
   22dcc:	b	22d98 <fputs@plt+0x1d780>
   22dd0:	mov	r6, r0
   22dd4:	add	r4, sp, #40	; 0x28
   22dd8:	add	r5, sp, #32
   22ddc:	b	22d98 <fputs@plt+0x1d780>
   22de0:	mvn	r6, #107	; 0x6b
   22de4:	b	22d98 <fputs@plt+0x1d780>
   22de8:	mvn	r6, #11
   22dec:	b	22d98 <fputs@plt+0x1d780>
   22df0:	bl	524c <__stack_chk_fail@plt>
   22df4:	ldr	r0, [pc, #164]	; 22ea0 <fputs@plt+0x1d888>
   22df8:	movw	r2, #2030	; 0x7ee
   22dfc:	ldr	r1, [pc, #160]	; 22ea4 <fputs@plt+0x1d88c>
   22e00:	add	r4, sp, #40	; 0x28
   22e04:	ldr	r3, [pc, #156]	; 22ea8 <fputs@plt+0x1d890>
   22e08:	add	r0, pc, r0
   22e0c:	add	r1, pc, r1
   22e10:	add	r5, sp, #32
   22e14:	add	r3, pc, r3
   22e18:	bl	76bb0 <fputs@plt+0x71598>
   22e1c:	mov	r6, r0
   22e20:	mov	r0, r5
   22e24:	bl	200ec <fputs@plt+0x1aad4>
   22e28:	mov	r5, r6
   22e2c:	mov	r0, r4
   22e30:	bl	257b0 <fputs@plt+0x20198>
   22e34:	mov	r0, r5
   22e38:	bl	54f8 <_Unwind_Resume@plt>
   22e3c:	ldr	r0, [pc, #104]	; 22eac <fputs@plt+0x1d894>
   22e40:	movw	r2, #2029	; 0x7ed
   22e44:	ldr	r1, [pc, #100]	; 22eb0 <fputs@plt+0x1d898>
   22e48:	add	r4, sp, #40	; 0x28
   22e4c:	ldr	r3, [pc, #96]	; 22eb4 <fputs@plt+0x1d89c>
   22e50:	add	r0, pc, r0
   22e54:	add	r1, pc, r1
   22e58:	add	r5, sp, #32
   22e5c:	add	r3, pc, r3
   22e60:	bl	76bb0 <fputs@plt+0x71598>
   22e64:	ldr	r0, [pc, #76]	; 22eb8 <fputs@plt+0x1d8a0>
   22e68:	movw	r2, #2031	; 0x7ef
   22e6c:	ldr	r1, [pc, #72]	; 22ebc <fputs@plt+0x1d8a4>
   22e70:	add	r4, sp, #40	; 0x28
   22e74:	ldr	r3, [pc, #68]	; 22ec0 <fputs@plt+0x1d8a8>
   22e78:	add	r0, pc, r0
   22e7c:	add	r1, pc, r1
   22e80:	add	r5, sp, #32
   22e84:	add	r3, pc, r3
   22e88:	bl	76bb0 <fputs@plt+0x71598>
   22e8c:	mov	r5, r0
   22e90:	b	22e2c <fputs@plt+0x1d814>
   22e94:	ldrdeq	sp, [r8], -r0
   22e98:	andeq	r0, r0, r0, asr #8
   22e9c:	andeq	pc, r5, r8, asr #17
   22ea0:			; <UNDEFINED> instruction: 0x000641b0
   22ea4:	muleq	r6, r4, r1
   22ea8:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   22eac:	andeq	r4, r6, r4, asr #2
   22eb0:	andeq	r4, r6, ip, asr #2
   22eb4:	andeq	r3, r6, ip, asr #30
   22eb8:	andeq	r4, r6, ip, lsr #3
   22ebc:	andeq	r4, r6, r4, lsr #2
   22ec0:	andeq	r3, r6, r4, lsr #30
   22ec4:	ldr	ip, [pc, #984]	; 232a4 <fputs@plt+0x1dc8c>
   22ec8:	push	{r4, r5, r6, r7, r8, r9, lr}
   22ecc:	subs	r8, r2, #0
   22ed0:	ldr	r2, [pc, #976]	; 232a8 <fputs@plt+0x1dc90>
   22ed4:	sub	sp, sp, #60	; 0x3c
   22ed8:	add	ip, pc, ip
   22edc:	mov	r5, r3
   22ee0:	str	r1, [sp, #20]
   22ee4:	mov	r6, r0
   22ee8:	ldr	r7, [ip, r2]
   22eec:	mov	r1, #0
   22ef0:	ldr	r9, [sp, #88]	; 0x58
   22ef4:	str	r1, [sp, #44]	; 0x2c
   22ef8:	ldr	r3, [r7]
   22efc:	str	r1, [sp, #48]	; 0x30
   22f00:	str	r3, [sp, #52]	; 0x34
   22f04:	beq	231e8 <fputs@plt+0x1dbd0>
   22f08:	cmp	r5, #0
   22f0c:	beq	231c4 <fputs@plt+0x1dbac>
   22f10:	mov	r0, r5
   22f14:	mov	r1, #7
   22f18:	add	r4, sp, #44	; 0x2c
   22f1c:	bl	7bb10 <fputs@plt+0x764f8>
   22f20:	cmp	r0, #0
   22f24:	beq	230bc <fputs@plt+0x1daa4>
   22f28:	mov	r0, r6
   22f2c:	add	r1, sp, #20
   22f30:	add	r4, sp, #44	; 0x2c
   22f34:	bl	1f228 <fputs@plt+0x19c10>
   22f38:	cmp	r0, #0
   22f3c:	blt	22fdc <fputs@plt+0x1d9c4>
   22f40:	add	r4, sp, #44	; 0x2c
   22f44:	mov	r0, #3
   22f48:	add	ip, sp, #32
   22f4c:	str	r0, [sp, #4]
   22f50:	ldr	r2, [sp, #20]
   22f54:	mov	r3, r8
   22f58:	str	r5, [sp]
   22f5c:	mov	r1, r4
   22f60:	mov	r0, r6
   22f64:	str	ip, [sp, #8]
   22f68:	bl	1ffa0 <fputs@plt+0x1a988>
   22f6c:	cmp	r0, #0
   22f70:	blt	23008 <fputs@plt+0x1d9f0>
   22f74:	cmp	r9, #0
   22f78:	beq	22fb8 <fputs@plt+0x1d9a0>
   22f7c:	ldr	r3, [sp, #32]
   22f80:	ldr	r1, [r3, #32]
   22f84:	cmp	r1, #0
   22f88:	beq	23010 <fputs@plt+0x1d9f8>
   22f8c:	cmp	r1, #2
   22f90:	bne	22fe8 <fputs@plt+0x1d9d0>
   22f94:	ldr	r1, [pc, #784]	; 232ac <fputs@plt+0x1dc94>
   22f98:	ldr	r0, [r3, #4]
   22f9c:	add	r1, pc, r1
   22fa0:	bl	6ec88 <fputs@plt+0x69670>
   22fa4:	cmp	r0, #0
   22fa8:	moveq	r5, #4
   22fac:	movne	r5, #5
   22fb0:	str	r5, [r9]
   22fb4:	mov	r9, #0
   22fb8:	mov	r0, r4
   22fbc:	bl	200ec <fputs@plt+0x1aad4>
   22fc0:	ldr	r2, [sp, #52]	; 0x34
   22fc4:	ldr	r3, [r7]
   22fc8:	mov	r0, r9
   22fcc:	cmp	r2, r3
   22fd0:	bne	231c0 <fputs@plt+0x1dba8>
   22fd4:	add	sp, sp, #60	; 0x3c
   22fd8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22fdc:	mov	r9, r0
   22fe0:	add	r4, sp, #44	; 0x2c
   22fe4:	b	22fb8 <fputs@plt+0x1d9a0>
   22fe8:	ldr	r0, [pc, #704]	; 232b0 <fputs@plt+0x1dc98>
   22fec:	movw	r2, #2106	; 0x83a
   22ff0:	ldr	r1, [pc, #700]	; 232b4 <fputs@plt+0x1dc9c>
   22ff4:	ldr	r3, [pc, #700]	; 232b8 <fputs@plt+0x1dca0>
   22ff8:	add	r0, pc, r0
   22ffc:	add	r1, pc, r1
   23000:	add	r3, pc, r3
   23004:	bl	76e48 <fputs@plt+0x71830>
   23008:	mov	r9, r0
   2300c:	b	22fb8 <fputs@plt+0x1d9a0>
   23010:	cmp	r6, #0
   23014:	ldr	r8, [r3]
   23018:	ldr	r5, [sp, #20]
   2301c:	str	r1, [sp, #36]	; 0x24
   23020:	str	r1, [sp, #40]	; 0x28
   23024:	strb	r1, [sp, #30]
   23028:	strb	r1, [sp, #31]
   2302c:	blt	23264 <fputs@plt+0x1dc4c>
   23030:	cmp	r6, #2
   23034:	bgt	23244 <fputs@plt+0x1dc2c>
   23038:	cmp	r8, #0
   2303c:	beq	2320c <fputs@plt+0x1dbf4>
   23040:	mov	r0, r6
   23044:	mov	r2, r5
   23048:	add	r3, sp, #36	; 0x24
   2304c:	bl	1dd80 <fputs@plt+0x18768>
   23050:	cmp	r0, #0
   23054:	blt	23090 <fputs@plt+0x1da78>
   23058:	mov	r0, r5
   2305c:	mov	r1, r8
   23060:	ldr	r2, [sp, #36]	; 0x24
   23064:	add	r3, sp, #31
   23068:	bl	1e5d4 <fputs@plt+0x18fbc>
   2306c:	cmp	r0, #0
   23070:	blt	23090 <fputs@plt+0x1da78>
   23074:	movne	r5, #0
   23078:	beq	230c8 <fputs@plt+0x1dab0>
   2307c:	ldr	r0, [sp, #40]	; 0x28
   23080:	bl	4e5c <free@plt>
   23084:	ldr	r0, [sp, #36]	; 0x24
   23088:	bl	4e5c <free@plt>
   2308c:	b	22fb0 <fputs@plt+0x1d998>
   23090:	mov	r9, r0
   23094:	ldr	r0, [sp, #40]	; 0x28
   23098:	bl	4e5c <free@plt>
   2309c:	ldr	r0, [sp, #36]	; 0x24
   230a0:	bl	4e5c <free@plt>
   230a4:	b	22fb8 <fputs@plt+0x1d9a0>
   230a8:	mov	r5, r0
   230ac:	mov	r0, r4
   230b0:	bl	200ec <fputs@plt+0x1aad4>
   230b4:	mov	r0, r5
   230b8:	bl	54f8 <_Unwind_Resume@plt>
   230bc:	mvn	r9, #21
   230c0:	add	r4, sp, #44	; 0x2c
   230c4:	b	22fb8 <fputs@plt+0x1d9a0>
   230c8:	mov	r0, r6
   230cc:	mov	r1, #1
   230d0:	mov	r2, r5
   230d4:	add	r3, sp, #40	; 0x28
   230d8:	bl	1dd80 <fputs@plt+0x18768>
   230dc:	cmp	r0, #0
   230e0:	blt	23090 <fputs@plt+0x1da78>
   230e4:	mov	r0, r5
   230e8:	mov	r1, r8
   230ec:	ldr	r2, [sp, #40]	; 0x28
   230f0:	add	r3, sp, #30
   230f4:	bl	1e5d4 <fputs@plt+0x18fbc>
   230f8:	cmp	r0, #0
   230fc:	blt	23090 <fputs@plt+0x1da78>
   23100:	movne	r5, #1
   23104:	bne	2307c <fputs@plt+0x1da64>
   23108:	ldrb	r3, [sp, #31]
   2310c:	cmp	r3, #0
   23110:	bne	231b0 <fputs@plt+0x1db98>
   23114:	ldrb	r3, [sp, #30]
   23118:	cmp	r3, #0
   2311c:	movne	r5, #3
   23120:	bne	2307c <fputs@plt+0x1da64>
   23124:	ldr	r0, [sp, #40]	; 0x28
   23128:	bl	4e5c <free@plt>
   2312c:	ldr	r0, [sp, #36]	; 0x24
   23130:	bl	4e5c <free@plt>
   23134:	ldr	r2, [sp, #32]
   23138:	cmp	r2, #0
   2313c:	beq	23284 <fputs@plt+0x1dc6c>
   23140:	ldr	r3, [r2, #12]
   23144:	cmp	r3, #0
   23148:	beq	23160 <fputs@plt+0x1db48>
   2314c:	ldr	r3, [r3]
   23150:	cmp	r3, #0
   23154:	beq	23160 <fputs@plt+0x1db48>
   23158:	mov	r5, #7
   2315c:	b	22fb0 <fputs@plt+0x1d998>
   23160:	ldr	r3, [r2, #16]
   23164:	cmp	r3, #0
   23168:	beq	23178 <fputs@plt+0x1db60>
   2316c:	ldr	r3, [r3]
   23170:	cmp	r3, #0
   23174:	bne	23158 <fputs@plt+0x1db40>
   23178:	ldr	r3, [r2, #20]
   2317c:	cmp	r3, #0
   23180:	beq	23190 <fputs@plt+0x1db78>
   23184:	ldr	r3, [r3]
   23188:	cmp	r3, #0
   2318c:	bne	23158 <fputs@plt+0x1db40>
   23190:	ldr	r3, [r2, #24]
   23194:	cmp	r3, #0
   23198:	beq	231b8 <fputs@plt+0x1dba0>
   2319c:	ldr	r5, [r3]
   231a0:	cmp	r5, #0
   231a4:	movne	r5, #8
   231a8:	moveq	r5, #6
   231ac:	b	22fb0 <fputs@plt+0x1d998>
   231b0:	mov	r5, #2
   231b4:	b	2307c <fputs@plt+0x1da64>
   231b8:	mov	r5, #6
   231bc:	b	22fb0 <fputs@plt+0x1d998>
   231c0:	bl	524c <__stack_chk_fail@plt>
   231c4:	ldr	r0, [pc, #240]	; 232bc <fputs@plt+0x1dca4>
   231c8:	movw	r2, #2067	; 0x813
   231cc:	ldr	r1, [pc, #236]	; 232c0 <fputs@plt+0x1dca8>
   231d0:	add	r4, sp, #44	; 0x2c
   231d4:	ldr	r3, [pc, #232]	; 232c4 <fputs@plt+0x1dcac>
   231d8:	add	r0, pc, r0
   231dc:	add	r1, pc, r1
   231e0:	add	r3, pc, r3
   231e4:	bl	76bb0 <fputs@plt+0x71598>
   231e8:	ldr	r0, [pc, #216]	; 232c8 <fputs@plt+0x1dcb0>
   231ec:	movw	r2, #2066	; 0x812
   231f0:	ldr	r1, [pc, #212]	; 232cc <fputs@plt+0x1dcb4>
   231f4:	add	r4, sp, #44	; 0x2c
   231f8:	ldr	r3, [pc, #208]	; 232d0 <fputs@plt+0x1dcb8>
   231fc:	add	r0, pc, r0
   23200:	add	r1, pc, r1
   23204:	add	r3, pc, r3
   23208:	bl	76bb0 <fputs@plt+0x71598>
   2320c:	ldr	r0, [pc, #192]	; 232d4 <fputs@plt+0x1dcbc>
   23210:	movw	r2, #674	; 0x2a2
   23214:	ldr	r1, [pc, #188]	; 232d8 <fputs@plt+0x1dcc0>
   23218:	ldr	r3, [pc, #188]	; 232dc <fputs@plt+0x1dcc4>
   2321c:	add	r0, pc, r0
   23220:	add	r1, pc, r1
   23224:	add	r3, pc, r3
   23228:	bl	76bb0 <fputs@plt+0x71598>
   2322c:	mov	r5, r0
   23230:	ldr	r0, [sp, #40]	; 0x28
   23234:	bl	4e5c <free@plt>
   23238:	ldr	r0, [sp, #36]	; 0x24
   2323c:	bl	4e5c <free@plt>
   23240:	b	230ac <fputs@plt+0x1da94>
   23244:	ldr	r0, [pc, #148]	; 232e0 <fputs@plt+0x1dcc8>
   23248:	movw	r2, #673	; 0x2a1
   2324c:	ldr	r1, [pc, #144]	; 232e4 <fputs@plt+0x1dccc>
   23250:	ldr	r3, [pc, #144]	; 232e8 <fputs@plt+0x1dcd0>
   23254:	add	r0, pc, r0
   23258:	add	r1, pc, r1
   2325c:	add	r3, pc, r3
   23260:	bl	76bb0 <fputs@plt+0x71598>
   23264:	ldr	r0, [pc, #128]	; 232ec <fputs@plt+0x1dcd4>
   23268:	mov	r2, #672	; 0x2a0
   2326c:	ldr	r1, [pc, #124]	; 232f0 <fputs@plt+0x1dcd8>
   23270:	ldr	r3, [pc, #124]	; 232f4 <fputs@plt+0x1dcdc>
   23274:	add	r0, pc, r0
   23278:	add	r1, pc, r1
   2327c:	add	r3, pc, r3
   23280:	bl	76bb0 <fputs@plt+0x71598>
   23284:	ldr	r0, [pc, #108]	; 232f8 <fputs@plt+0x1dce0>
   23288:	mov	r2, #116	; 0x74
   2328c:	ldr	r1, [pc, #104]	; 232fc <fputs@plt+0x1dce4>
   23290:	ldr	r3, [pc, #104]	; 23300 <fputs@plt+0x1dce8>
   23294:	add	r0, pc, r0
   23298:	add	r1, pc, r1
   2329c:	add	r3, pc, r3
   232a0:	bl	76bb0 <fputs@plt+0x71598>
   232a4:	andeq	sp, r8, r0, lsr #25
   232a8:	andeq	r0, r0, r0, asr #8
   232ac:	andeq	r4, r6, r0, asr #2
   232b0:	andeq	r4, r6, r8, asr #3
   232b4:	andeq	r3, r6, r4, lsr #31
   232b8:	andeq	r3, r6, r8, lsr #26
   232bc:	andeq	r3, r6, ip, asr #28
   232c0:	andeq	r3, r6, r4, asr #27
   232c4:	andeq	r3, r6, r8, asr #22
   232c8:	andeq	sp, r5, r4, lsr #25
   232cc:	andeq	r3, r6, r0, lsr #27
   232d0:	andeq	r3, r6, r4, lsr #22
   232d4:	andeq	r3, r6, r8, lsl #28
   232d8:	andeq	r3, r6, r0, lsl #27
   232dc:	andeq	r3, r6, r0, lsl sp
   232e0:	andeq	r3, r6, r4, ror #26
   232e4:	andeq	r3, r6, r8, asr #26
   232e8:	ldrdeq	r3, [r6], -r8
   232ec:	andeq	r3, r6, r0, lsr #26
   232f0:	andeq	r3, r6, r8, lsr #26
   232f4:			; <UNDEFINED> instruction: 0x00063cb8
   232f8:	andeq	pc, r5, ip, ror #13
   232fc:	andeq	r3, r6, r0, lsl pc
   23300:	ldrdeq	r3, [r6], -r4
   23304:	ldr	ip, [pc, #336]	; 2345c <fputs@plt+0x1de44>
   23308:	push	{r4, r5, r6, r7, r8, lr}
   2330c:	add	ip, pc, ip
   23310:	sub	sp, sp, #32
   23314:	ldr	lr, [pc, #324]	; 23460 <fputs@plt+0x1de48>
   23318:	mov	r8, r3
   2331c:	subs	r5, r0, #0
   23320:	str	r1, [sp, #12]
   23324:	mov	r1, ip
   23328:	ldr	r6, [r1, lr]
   2332c:	mov	ip, #0
   23330:	mov	r7, r2
   23334:	str	ip, [sp, #16]
   23338:	str	ip, [sp, #20]
   2333c:	ldr	r3, [r6]
   23340:	str	ip, [sp, #24]
   23344:	str	r3, [sp, #28]
   23348:	blt	23438 <fputs@plt+0x1de20>
   2334c:	cmp	r5, #2
   23350:	bgt	23414 <fputs@plt+0x1ddfc>
   23354:	cmp	r2, #0
   23358:	beq	233dc <fputs@plt+0x1ddc4>
   2335c:	add	r1, sp, #12
   23360:	add	r4, sp, #16
   23364:	bl	1f228 <fputs@plt+0x19c10>
   23368:	cmp	r0, #0
   2336c:	blt	233cc <fputs@plt+0x1ddb4>
   23370:	add	r4, sp, #16
   23374:	mov	r1, r5
   23378:	ldr	r2, [sp, #12]
   2337c:	mov	r0, r4
   23380:	bl	25814 <fputs@plt+0x201fc>
   23384:	cmp	r0, #0
   23388:	blt	233a4 <fputs@plt+0x1dd8c>
   2338c:	ldr	r1, [sp, #12]
   23390:	mov	r0, r5
   23394:	str	r8, [sp]
   23398:	mov	r3, r7
   2339c:	mov	r2, r4
   233a0:	bl	22ec4 <fputs@plt+0x1d8ac>
   233a4:	mov	r5, r0
   233a8:	mov	r0, r4
   233ac:	bl	257b0 <fputs@plt+0x20198>
   233b0:	ldr	r2, [sp, #28]
   233b4:	ldr	r3, [r6]
   233b8:	mov	r0, r5
   233bc:	cmp	r2, r3
   233c0:	bne	233d8 <fputs@plt+0x1ddc0>
   233c4:	add	sp, sp, #32
   233c8:	pop	{r4, r5, r6, r7, r8, pc}
   233cc:	mov	r5, r0
   233d0:	add	r4, sp, #16
   233d4:	b	233a8 <fputs@plt+0x1dd90>
   233d8:	bl	524c <__stack_chk_fail@plt>
   233dc:	ldr	r0, [pc, #128]	; 23464 <fputs@plt+0x1de4c>
   233e0:	movw	r2, #2124	; 0x84c
   233e4:	ldr	r1, [pc, #124]	; 23468 <fputs@plt+0x1de50>
   233e8:	add	r4, sp, #16
   233ec:	ldr	r3, [pc, #120]	; 2346c <fputs@plt+0x1de54>
   233f0:	add	r0, pc, r0
   233f4:	add	r1, pc, r1
   233f8:	add	r3, pc, r3
   233fc:	bl	76bb0 <fputs@plt+0x71598>
   23400:	mov	r5, r0
   23404:	mov	r0, r4
   23408:	bl	257b0 <fputs@plt+0x20198>
   2340c:	mov	r0, r5
   23410:	bl	54f8 <_Unwind_Resume@plt>
   23414:	ldr	r0, [pc, #84]	; 23470 <fputs@plt+0x1de58>
   23418:	movw	r2, #2123	; 0x84b
   2341c:	ldr	r1, [pc, #80]	; 23474 <fputs@plt+0x1de5c>
   23420:	add	r4, sp, #16
   23424:	ldr	r3, [pc, #76]	; 23478 <fputs@plt+0x1de60>
   23428:	add	r0, pc, r0
   2342c:	add	r1, pc, r1
   23430:	add	r3, pc, r3
   23434:	bl	76bb0 <fputs@plt+0x71598>
   23438:	ldr	r0, [pc, #60]	; 2347c <fputs@plt+0x1de64>
   2343c:	movw	r2, #2122	; 0x84a
   23440:	ldr	r1, [pc, #56]	; 23480 <fputs@plt+0x1de68>
   23444:	add	r4, sp, #16
   23448:	ldr	r3, [pc, #52]	; 23484 <fputs@plt+0x1de6c>
   2344c:	add	r0, pc, r0
   23450:	add	r1, pc, r1
   23454:	add	r3, pc, r3
   23458:	bl	76bb0 <fputs@plt+0x71598>
   2345c:	andeq	sp, r8, ip, ror #16
   23460:	andeq	r0, r0, r0, asr #8
   23464:	andeq	r3, r6, r4, lsr ip
   23468:	andeq	r3, r6, ip, lsr #23
   2346c:	strdeq	r3, [r6], -r0
   23470:	muleq	r6, r0, fp
   23474:	andeq	r3, r6, r4, ror fp
   23478:			; <UNDEFINED> instruction: 0x00063fb8
   2347c:	andeq	r3, r6, r8, asr #22
   23480:	andeq	r3, r6, r0, asr fp
   23484:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   23488:	ldr	r3, [pc, #1096]	; 238d8 <fputs@plt+0x1e2c0>
   2348c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23490:	sub	sp, sp, #2096	; 0x830
   23494:	ldr	ip, [pc, #1088]	; 238dc <fputs@plt+0x1e2c4>
   23498:	sub	sp, sp, #4
   2349c:	add	r3, pc, r3
   234a0:	subs	r4, r0, #0
   234a4:	str	r1, [sp, #36]	; 0x24
   234a8:	mov	r7, r2
   234ac:	ldr	r8, [r3, ip]
   234b0:	mov	r2, #0
   234b4:	str	r2, [sp, #40]	; 0x28
   234b8:	ldr	r3, [r8]
   234bc:	str	r3, [sp, #2092]	; 0x82c
   234c0:	blt	23898 <fputs@plt+0x1e280>
   234c4:	cmp	r4, #2
   234c8:	bgt	23878 <fputs@plt+0x1e260>
   234cc:	cmp	r7, #0
   234d0:	beq	2383c <fputs@plt+0x1e224>
   234d4:	add	r9, sp, #48	; 0x30
   234d8:	sub	r1, r9, #12
   234dc:	bl	1f228 <fputs@plt+0x19c10>
   234e0:	cmp	r0, #0
   234e4:	blt	2367c <fputs@plt+0x1e064>
   234e8:	mov	r0, r7
   234ec:	mov	r1, #7
   234f0:	bl	7bb10 <fputs@plt+0x764f8>
   234f4:	cmp	r0, #0
   234f8:	beq	23820 <fputs@plt+0x1e208>
   234fc:	cmp	r4, #0
   23500:	beq	23540 <fputs@plt+0x1df28>
   23504:	cmp	r4, #1
   23508:	beq	23760 <fputs@plt+0x1e148>
   2350c:	mov	r5, #1
   23510:	ldr	r0, [sp, #40]	; 0x28
   23514:	cmp	r0, #0
   23518:	beq	23520 <fputs@plt+0x1df08>
   2351c:	bl	74690 <fputs@plt+0x6f078>
   23520:	ldr	r2, [sp, #2092]	; 0x82c
   23524:	mov	r0, r5
   23528:	ldr	r3, [r8]
   2352c:	cmp	r2, r3
   23530:	bne	23838 <fputs@plt+0x1e220>
   23534:	add	sp, sp, #2096	; 0x830
   23538:	add	sp, sp, #4
   2353c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23540:	ldr	r1, [pc, #920]	; 238e0 <fputs@plt+0x1e2c8>
   23544:	sub	r0, r9, #8
   23548:	ldr	r3, [pc, #916]	; 238e4 <fputs@plt+0x1e2cc>
   2354c:	add	r1, pc, r1
   23550:	ldr	r2, [sp, #36]	; 0x24
   23554:	add	r3, pc, r3
   23558:	stm	sp, {r1, r3, r4}
   2355c:	ldr	r1, [pc, #900]	; 238e8 <fputs@plt+0x1e2d0>
   23560:	ldr	r3, [pc, #900]	; 238ec <fputs@plt+0x1e2d4>
   23564:	add	r1, pc, r1
   23568:	add	r3, pc, r3
   2356c:	bl	793ac <fputs@plt+0x73d94>
   23570:	cmp	r0, #0
   23574:	blt	2367c <fputs@plt+0x1e064>
   23578:	ldr	fp, [sp, #40]	; 0x28
   2357c:	cmp	fp, #0
   23580:	beq	2371c <fputs@plt+0x1e104>
   23584:	ldr	r0, [fp]
   23588:	cmp	r0, #0
   2358c:	beq	2371c <fputs@plt+0x1e104>
   23590:	ldr	r3, [pc, #856]	; 238f0 <fputs@plt+0x1e2d8>
   23594:	add	fp, fp, #4
   23598:	ldr	r9, [pc, #852]	; 238f4 <fputs@plt+0x1e2dc>
   2359c:	add	r4, sp, #44	; 0x2c
   235a0:	add	r3, pc, r3
   235a4:	ldr	sl, [pc, #844]	; 238f8 <fputs@plt+0x1e2e0>
   235a8:	str	r3, [sp, #16]
   235ac:	add	r9, pc, r9
   235b0:	ldr	r3, [pc, #836]	; 238fc <fputs@plt+0x1e2e4>
   235b4:	add	sl, pc, sl
   235b8:	add	r3, pc, r3
   235bc:	str	r3, [sp, #20]
   235c0:	ldr	r3, [pc, #824]	; 23900 <fputs@plt+0x1e2e8>
   235c4:	add	r3, pc, r3
   235c8:	str	r3, [sp, #32]
   235cc:	ldr	r1, [sp, #16]
   235d0:	bl	503c <fopen64@plt>
   235d4:	subs	r6, r0, #0
   235d8:	beq	23798 <fputs@plt+0x1e180>
   235dc:	ldr	r3, [pc, #800]	; 23904 <fputs@plt+0x1e2ec>
   235e0:	add	r3, pc, r3
   235e4:	str	r3, [sp, #24]
   235e8:	ldr	r3, [pc, #792]	; 23908 <fputs@plt+0x1e2f0>
   235ec:	add	r3, pc, r3
   235f0:	str	r3, [sp, #28]
   235f4:	mov	r0, r4
   235f8:	mov	r1, #2048	; 0x800
   235fc:	mov	r2, r6
   23600:	bl	4c70 <fgets@plt>
   23604:	cmp	r0, #0
   23608:	beq	236f0 <fputs@plt+0x1e0d8>
   2360c:	mov	r0, r4
   23610:	bl	67080 <fputs@plt+0x61a68>
   23614:	subs	r5, r0, #0
   23618:	beq	235f4 <fputs@plt+0x1dfdc>
   2361c:	ldrb	r1, [r5]
   23620:	cmp	r1, #0
   23624:	beq	235f4 <fputs@plt+0x1dfdc>
   23628:	mov	r0, r9
   2362c:	bl	4cb8 <strchr@plt>
   23630:	cmp	r0, #0
   23634:	bne	235f4 <fputs@plt+0x1dfdc>
   23638:	mov	r0, r5
   2363c:	mov	r1, sl
   23640:	bl	65e50 <fputs@plt+0x60838>
   23644:	cmp	r0, #0
   23648:	beq	23684 <fputs@plt+0x1e06c>
   2364c:	mov	r1, r7
   23650:	mov	r2, #2
   23654:	bl	5330 <fnmatch@plt>
   23658:	cmp	r0, #0
   2365c:	bne	235f4 <fputs@plt+0x1dfdc>
   23660:	bl	77b7c <fputs@plt+0x72564>
   23664:	cmp	r0, #6
   23668:	bgt	237b0 <fputs@plt+0x1e198>
   2366c:	mov	r5, #1
   23670:	mov	r0, r6
   23674:	bl	4c64 <fclose@plt>
   23678:	b	23510 <fputs@plt+0x1def8>
   2367c:	mov	r5, r0
   23680:	b	23510 <fputs@plt+0x1def8>
   23684:	mov	r0, r5
   23688:	ldr	r1, [sp, #20]
   2368c:	bl	65e50 <fputs@plt+0x60838>
   23690:	cmp	r0, #0
   23694:	beq	237e8 <fputs@plt+0x1e1d0>
   23698:	mov	r1, r7
   2369c:	mov	r2, #2
   236a0:	bl	5330 <fnmatch@plt>
   236a4:	subs	r5, r0, #0
   236a8:	bne	235f4 <fputs@plt+0x1dfdc>
   236ac:	bl	77b7c <fputs@plt+0x72564>
   236b0:	cmp	r0, #6
   236b4:	ble	23670 <fputs@plt+0x1e058>
   236b8:	ldr	r2, [pc, #588]	; 2390c <fputs@plt+0x1e2f4>
   236bc:	mov	r0, #7
   236c0:	ldr	ip, [pc, #584]	; 23910 <fputs@plt+0x1e2f8>
   236c4:	mov	r1, #0
   236c8:	add	r2, pc, r2
   236cc:	str	r2, [sp, #4]
   236d0:	ldr	r2, [pc, #572]	; 23914 <fputs@plt+0x1e2fc>
   236d4:	add	ip, pc, ip
   236d8:	str	r7, [sp, #8]
   236dc:	movw	r3, #2210	; 0x8a2
   236e0:	str	ip, [sp]
   236e4:	add	r2, pc, r2
   236e8:	bl	76de4 <fputs@plt+0x717cc>
   236ec:	b	23670 <fputs@plt+0x1e058>
   236f0:	mov	r0, r6
   236f4:	bl	5480 <ferror@plt>
   236f8:	cmp	r0, #0
   236fc:	bne	23828 <fputs@plt+0x1e210>
   23700:	mov	r0, r6
   23704:	bl	4c64 <fclose@plt>
   23708:	cmp	fp, #0
   2370c:	beq	2371c <fputs@plt+0x1e104>
   23710:	ldr	r0, [fp], #4
   23714:	cmp	r0, #0
   23718:	bne	235cc <fputs@plt+0x1dfb4>
   2371c:	bl	77b7c <fputs@plt+0x72564>
   23720:	cmp	r0, #6
   23724:	ble	2350c <fputs@plt+0x1def4>
   23728:	ldr	r2, [pc, #488]	; 23918 <fputs@plt+0x1e300>
   2372c:	mov	r0, #7
   23730:	ldr	ip, [pc, #484]	; 2391c <fputs@plt+0x1e304>
   23734:	mov	r1, #0
   23738:	add	r2, pc, r2
   2373c:	str	r2, [sp, #4]
   23740:	ldr	r2, [pc, #472]	; 23920 <fputs@plt+0x1e308>
   23744:	add	ip, pc, ip
   23748:	str	r7, [sp, #8]
   2374c:	movw	r3, #2222	; 0x8ae
   23750:	str	ip, [sp]
   23754:	add	r2, pc, r2
   23758:	bl	76de4 <fputs@plt+0x717cc>
   2375c:	b	2350c <fputs@plt+0x1def4>
   23760:	ldr	r1, [pc, #444]	; 23924 <fputs@plt+0x1e30c>
   23764:	mov	ip, #0
   23768:	ldr	r3, [pc, #440]	; 23928 <fputs@plt+0x1e310>
   2376c:	sub	r0, r9, #8
   23770:	add	r1, pc, r1
   23774:	ldr	r2, [sp, #36]	; 0x24
   23778:	add	r3, pc, r3
   2377c:	stm	sp, {r1, r3, ip}
   23780:	ldr	r1, [pc, #420]	; 2392c <fputs@plt+0x1e314>
   23784:	ldr	r3, [pc, #420]	; 23930 <fputs@plt+0x1e318>
   23788:	add	r1, pc, r1
   2378c:	add	r3, pc, r3
   23790:	bl	793ac <fputs@plt+0x73d94>
   23794:	b	23570 <fputs@plt+0x1df58>
   23798:	bl	55b8 <__errno_location@plt>
   2379c:	ldr	r5, [r0]
   237a0:	cmp	r5, #2
   237a4:	beq	23708 <fputs@plt+0x1e0f0>
   237a8:	rsb	r5, r5, #0
   237ac:	b	23510 <fputs@plt+0x1def8>
   237b0:	ldr	r2, [pc, #380]	; 23934 <fputs@plt+0x1e31c>
   237b4:	mov	r0, #7
   237b8:	ldr	ip, [pc, #376]	; 23938 <fputs@plt+0x1e320>
   237bc:	mov	r1, #0
   237c0:	add	r2, pc, r2
   237c4:	str	r2, [sp, #4]
   237c8:	ldr	r2, [pc, #364]	; 2393c <fputs@plt+0x1e324>
   237cc:	add	ip, pc, ip
   237d0:	str	r7, [sp, #8]
   237d4:	movw	r3, #2200	; 0x898
   237d8:	str	ip, [sp]
   237dc:	add	r2, pc, r2
   237e0:	bl	76de4 <fputs@plt+0x717cc>
   237e4:	b	2366c <fputs@plt+0x1e054>
   237e8:	bl	77b7c <fputs@plt+0x72564>
   237ec:	cmp	r0, #6
   237f0:	ble	235f4 <fputs@plt+0x1dfdc>
   237f4:	ldr	r3, [sp, #24]
   237f8:	mov	r0, #7
   237fc:	mov	r1, #0
   23800:	str	r5, [sp, #8]
   23804:	ldr	r2, [sp, #32]
   23808:	str	r3, [sp]
   2380c:	ldr	r3, [sp, #28]
   23810:	str	r3, [sp, #4]
   23814:	movw	r3, #2217	; 0x8a9
   23818:	bl	76de4 <fputs@plt+0x717cc>
   2381c:	b	235f4 <fputs@plt+0x1dfdc>
   23820:	mvn	r5, #21
   23824:	b	23510 <fputs@plt+0x1def8>
   23828:	bl	55b8 <__errno_location@plt>
   2382c:	ldr	r5, [r0]
   23830:	rsb	r5, r5, #0
   23834:	b	23670 <fputs@plt+0x1e058>
   23838:	bl	524c <__stack_chk_fail@plt>
   2383c:	ldr	r0, [pc, #252]	; 23940 <fputs@plt+0x1e328>
   23840:	mov	r2, #2144	; 0x860
   23844:	ldr	r1, [pc, #248]	; 23944 <fputs@plt+0x1e32c>
   23848:	ldr	r3, [pc, #248]	; 23948 <fputs@plt+0x1e330>
   2384c:	add	r0, pc, r0
   23850:	add	r1, pc, r1
   23854:	add	r3, pc, r3
   23858:	bl	76bb0 <fputs@plt+0x71598>
   2385c:	mov	r4, r0
   23860:	ldr	r0, [sp, #40]	; 0x28
   23864:	cmp	r0, #0
   23868:	beq	23870 <fputs@plt+0x1e258>
   2386c:	bl	74690 <fputs@plt+0x6f078>
   23870:	mov	r0, r4
   23874:	bl	54f8 <_Unwind_Resume@plt>
   23878:	ldr	r0, [pc, #204]	; 2394c <fputs@plt+0x1e334>
   2387c:	movw	r2, #2143	; 0x85f
   23880:	ldr	r1, [pc, #200]	; 23950 <fputs@plt+0x1e338>
   23884:	ldr	r3, [pc, #200]	; 23954 <fputs@plt+0x1e33c>
   23888:	add	r0, pc, r0
   2388c:	add	r1, pc, r1
   23890:	add	r3, pc, r3
   23894:	bl	76bb0 <fputs@plt+0x71598>
   23898:	ldr	r0, [pc, #184]	; 23958 <fputs@plt+0x1e340>
   2389c:	movw	r2, #2142	; 0x85e
   238a0:	ldr	r1, [pc, #180]	; 2395c <fputs@plt+0x1e344>
   238a4:	ldr	r3, [pc, #180]	; 23960 <fputs@plt+0x1e348>
   238a8:	add	r0, pc, r0
   238ac:	add	r1, pc, r1
   238b0:	add	r3, pc, r3
   238b4:	bl	76bb0 <fputs@plt+0x71598>
   238b8:	cmp	r6, #0
   238bc:	mov	r4, r0
   238c0:	beq	23860 <fputs@plt+0x1e248>
   238c4:	mov	r0, r6
   238c8:	bl	4c64 <fclose@plt>
   238cc:	b	23860 <fputs@plt+0x1e248>
   238d0:	mov	r4, r0
   238d4:	b	238c4 <fputs@plt+0x1e2ac>
   238d8:	ldrdeq	sp, [r8], -ip
   238dc:	andeq	r0, r0, r0, asr #8
   238e0:			; <UNDEFINED> instruction: 0x00063cb4
   238e4:	ldrdeq	r3, [r6], -r4
   238e8:	andeq	r3, r6, r8, ror ip
   238ec:	andeq	r3, r6, ip, ror ip
   238f0:	andeq	r4, r6, r0, lsr #2
   238f4:	andeq	r3, r6, ip, lsl #27
   238f8:	andeq	sp, r5, r0, ror #22
   238fc:	andeq	sp, r5, r4, ror #22
   23900:	ldrdeq	r3, [r6], -ip
   23904:	andeq	r3, r6, r8, lsr #13
   23908:	strdeq	r3, [r6], -r8
   2390c:	strdeq	r3, [r6], -ip
   23910:			; <UNDEFINED> instruction: 0x000635b4
   23914:			; <UNDEFINED> instruction: 0x000638bc
   23918:	andeq	r3, r6, r8, asr #23
   2391c:	andeq	r3, r6, r4, asr #10
   23920:	andeq	r3, r6, ip, asr #16
   23924:	strdeq	r3, [r6], -r4
   23928:	andeq	r3, r6, r0, lsl fp
   2392c:	andeq	r3, r6, r4, asr sl
   23930:			; <UNDEFINED> instruction: 0x00063abc
   23934:	andeq	r3, r6, r8, ror #21
   23938:			; <UNDEFINED> instruction: 0x000634bc
   2393c:	andeq	r3, r6, r4, asr #15
   23940:	ldrdeq	r3, [r6], -r8
   23944:	andeq	r3, r6, r0, asr r7
   23948:	muleq	r6, r8, r5
   2394c:	andeq	r3, r6, r0, lsr r7
   23950:	andeq	r3, r6, r4, lsl r7
   23954:	andeq	r3, r6, ip, asr r5
   23958:	andeq	r3, r6, ip, ror #13
   2395c:	strdeq	r3, [r6], -r4
   23960:	andeq	r3, r6, ip, lsr r5
   23964:	ldr	ip, [pc, #484]	; 23b50 <fputs@plt+0x1e538>
   23968:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2396c:	mov	r7, r1
   23970:	ldr	r1, [pc, #476]	; 23b54 <fputs@plt+0x1e53c>
   23974:	add	ip, pc, ip
   23978:	sub	sp, sp, #44	; 0x2c
   2397c:	mov	fp, r3
   23980:	mov	r3, ip
   23984:	mov	r3, #0
   23988:	ldr	r5, [ip, r1]
   2398c:	mov	sl, r0
   23990:	ldr	r6, [sp, #84]	; 0x54
   23994:	mov	r0, r7
   23998:	str	r3, [sp, #28]
   2399c:	mov	r8, r2
   239a0:	str	r3, [sp, #32]
   239a4:	add	r4, sp, #28
   239a8:	ldr	r3, [r5]
   239ac:	mov	r1, r6
   239b0:	ldr	r9, [sp, #80]	; 0x50
   239b4:	str	r3, [sp, #36]	; 0x24
   239b8:	bl	1f380 <fputs@plt+0x19d68>
   239bc:	cmp	r0, #0
   239c0:	beq	239f0 <fputs@plt+0x1e3d8>
   239c4:	add	r4, sp, #28
   239c8:	mov	r6, #0
   239cc:	mov	r0, r4
   239d0:	bl	200ec <fputs@plt+0x1aad4>
   239d4:	ldr	r2, [sp, #36]	; 0x24
   239d8:	ldr	r3, [r5]
   239dc:	mov	r0, r6
   239e0:	cmp	r2, r3
   239e4:	bne	23b38 <fputs@plt+0x1e520>
   239e8:	add	sp, sp, #44	; 0x2c
   239ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   239f0:	mov	r0, r8
   239f4:	mov	r1, r6
   239f8:	add	r4, sp, #28
   239fc:	bl	1f380 <fputs@plt+0x19d68>
   23a00:	cmp	r0, #0
   23a04:	bne	239c4 <fputs@plt+0x1e3ac>
   23a08:	add	r4, sp, #28
   23a0c:	add	r2, sp, #24
   23a10:	mov	r3, #2
   23a14:	str	r2, [sp, #16]
   23a18:	str	r3, [sp, #4]
   23a1c:	mov	r1, r4
   23a20:	str	r2, [sp, #8]
   23a24:	mov	r0, sl
   23a28:	str	r6, [sp]
   23a2c:	mov	r2, r9
   23a30:	mov	r3, fp
   23a34:	bl	1ffa0 <fputs@plt+0x1a988>
   23a38:	cmp	r0, #0
   23a3c:	blt	23acc <fputs@plt+0x1e4b4>
   23a40:	ldr	r3, [sp, #24]
   23a44:	mov	r0, r6
   23a48:	ldr	r3, [r3]
   23a4c:	mov	r1, r3
   23a50:	str	r3, [sp, #20]
   23a54:	bl	557c <strcmp@plt>
   23a58:	cmp	r0, #0
   23a5c:	beq	23ad4 <fputs@plt+0x1e4bc>
   23a60:	bl	77b7c <fputs@plt+0x72564>
   23a64:	cmp	r0, #6
   23a68:	ble	239c8 <fputs@plt+0x1e3b0>
   23a6c:	ldr	r2, [pc, #228]	; 23b58 <fputs@plt+0x1e540>
   23a70:	mov	r0, #7
   23a74:	ldr	lr, [sp, #20]
   23a78:	mov	r1, #0
   23a7c:	add	r2, pc, r2
   23a80:	ldr	ip, [pc, #212]	; 23b5c <fputs@plt+0x1e544>
   23a84:	str	r2, [sp, #4]
   23a88:	movw	r3, #2293	; 0x8f5
   23a8c:	ldr	r2, [pc, #204]	; 23b60 <fputs@plt+0x1e548>
   23a90:	add	ip, pc, ip
   23a94:	str	r6, [sp, #8]
   23a98:	str	lr, [sp, #12]
   23a9c:	add	r2, pc, r2
   23aa0:	str	ip, [sp]
   23aa4:	bl	76de4 <fputs@plt+0x717cc>
   23aa8:	b	239c8 <fputs@plt+0x1e3b0>
   23aac:	add	r3, sp, #24
   23ab0:	mov	ip, #2
   23ab4:	str	r3, [sp, #8]
   23ab8:	mov	r1, r8
   23abc:	mov	r2, r9
   23ac0:	mov	r3, fp
   23ac4:	str	ip, [sp, #4]
   23ac8:	bl	1ffa0 <fputs@plt+0x1a988>
   23acc:	mov	r6, r0
   23ad0:	b	239cc <fputs@plt+0x1e3b4>
   23ad4:	mov	r0, sl
   23ad8:	mov	r1, r9
   23adc:	mov	r2, r6
   23ae0:	bl	23488 <fputs@plt+0x1de70>
   23ae4:	cmp	r0, #0
   23ae8:	blt	23acc <fputs@plt+0x1e4b4>
   23aec:	str	r6, [sp]
   23af0:	mov	r0, sl
   23af4:	beq	23aac <fputs@plt+0x1e494>
   23af8:	add	r2, sp, #24
   23afc:	mov	ip, #3
   23b00:	str	r2, [sp, #8]
   23b04:	mov	r1, r7
   23b08:	mov	r2, r9
   23b0c:	mov	r3, fp
   23b10:	str	ip, [sp, #4]
   23b14:	bl	1ffa0 <fputs@plt+0x1a988>
   23b18:	cmp	r0, #0
   23b1c:	blt	23acc <fputs@plt+0x1e4b4>
   23b20:	ldr	r3, [sp, #24]
   23b24:	ldr	r3, [r3, #32]
   23b28:	cmp	r3, #2
   23b2c:	movne	r6, r0
   23b30:	mvneq	r6, #107	; 0x6b
   23b34:	b	239cc <fputs@plt+0x1e3b4>
   23b38:	bl	524c <__stack_chk_fail@plt>
   23b3c:	mov	r5, r0
   23b40:	mov	r0, r4
   23b44:	bl	200ec <fputs@plt+0x1aad4>
   23b48:	mov	r0, r5
   23b4c:	bl	54f8 <_Unwind_Resume@plt>
   23b50:	andeq	sp, r8, r4, lsl #4
   23b54:	andeq	r0, r0, r0, asr #8
   23b58:	andeq	r3, r6, r0, asr #17
   23b5c:	andeq	r3, r6, ip, asr #9
   23b60:	andeq	r3, r6, r4, lsl #10
   23b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b68:	sub	sp, sp, #84	; 0x54
   23b6c:	ldr	lr, [pc, #708]	; 23e38 <fputs@plt+0x1e820>
   23b70:	mov	sl, r1
   23b74:	ldr	ip, [pc, #704]	; 23e3c <fputs@plt+0x1e824>
   23b78:	subs	r9, r0, #0
   23b7c:	add	lr, pc, lr
   23b80:	str	r2, [sp, #36]	; 0x24
   23b84:	ldr	r1, [sp, #124]	; 0x7c
   23b88:	mov	r5, r3
   23b8c:	ldr	ip, [lr, ip]
   23b90:	mov	r2, lr
   23b94:	mov	r3, #0
   23b98:	ldr	fp, [sp, #128]	; 0x80
   23b9c:	str	r1, [sp, #32]
   23ba0:	ldr	r2, [ip]
   23ba4:	str	ip, [sp, #28]
   23ba8:	str	r3, [sp, #48]	; 0x30
   23bac:	str	r3, [sp, #52]	; 0x34
   23bb0:	str	r3, [sp, #56]	; 0x38
   23bb4:	str	r2, [sp, #76]	; 0x4c
   23bb8:	str	r3, [sp, #60]	; 0x3c
   23bbc:	str	r3, [sp, #64]	; 0x40
   23bc0:	str	r3, [sp, #68]	; 0x44
   23bc4:	str	r3, [sp, #72]	; 0x48
   23bc8:	str	r3, [sp, #44]	; 0x2c
   23bcc:	blt	23d78 <fputs@plt+0x1e760>
   23bd0:	cmp	r9, #2
   23bd4:	bgt	23dfc <fputs@plt+0x1e7e4>
   23bd8:	ldr	r2, [sp, #120]	; 0x78
   23bdc:	cmp	r2, #2
   23be0:	bgt	23dd0 <fputs@plt+0x1e7b8>
   23be4:	add	r1, sp, #36	; 0x24
   23be8:	add	r8, sp, #64	; 0x40
   23bec:	add	r6, sp, #48	; 0x30
   23bf0:	add	r7, sp, #56	; 0x38
   23bf4:	bl	1f228 <fputs@plt+0x19c10>
   23bf8:	cmp	r0, #0
   23bfc:	blt	23d10 <fputs@plt+0x1e6f8>
   23c00:	add	r8, sp, #64	; 0x40
   23c04:	mov	r1, r9
   23c08:	ldr	r2, [sp, #36]	; 0x24
   23c0c:	add	r6, sp, #48	; 0x30
   23c10:	mov	r0, r8
   23c14:	add	r7, sp, #56	; 0x38
   23c18:	bl	25814 <fputs@plt+0x201fc>
   23c1c:	cmp	r0, #0
   23c20:	blt	23cc4 <fputs@plt+0x1e6ac>
   23c24:	mov	r0, r9
   23c28:	and	r1, sl, #1
   23c2c:	ldr	r2, [sp, #36]	; 0x24
   23c30:	add	r3, sp, #44	; 0x2c
   23c34:	add	r6, sp, #48	; 0x30
   23c38:	add	r7, sp, #56	; 0x38
   23c3c:	bl	1dd80 <fputs@plt+0x18768>
   23c40:	cmp	r0, #0
   23c44:	blt	23cc4 <fputs@plt+0x1e6ac>
   23c48:	cmp	r5, #0
   23c4c:	beq	23d24 <fputs@plt+0x1e70c>
   23c50:	ldr	r4, [r5]
   23c54:	cmp	r4, #0
   23c58:	addne	r5, r5, #4
   23c5c:	addne	r6, sp, #48	; 0x30
   23c60:	addne	r7, sp, #56	; 0x38
   23c64:	bne	23ca8 <fputs@plt+0x1e690>
   23c68:	b	23d24 <fputs@plt+0x1e70c>
   23c6c:	ldr	ip, [sp, #36]	; 0x24
   23c70:	mov	r0, r9
   23c74:	str	r4, [sp, #4]
   23c78:	mov	r1, r6
   23c7c:	mov	r2, r7
   23c80:	mov	r3, r8
   23c84:	str	ip, [sp]
   23c88:	bl	23964 <fputs@plt+0x1e34c>
   23c8c:	cmp	r0, #0
   23c90:	blt	23d6c <fputs@plt+0x1e754>
   23c94:	cmp	r5, #0
   23c98:	beq	23d2c <fputs@plt+0x1e714>
   23c9c:	ldr	r4, [r5], #4
   23ca0:	cmp	r4, #0
   23ca4:	beq	23d2c <fputs@plt+0x1e714>
   23ca8:	mov	r0, r4
   23cac:	mov	r1, #7
   23cb0:	bl	7bb10 <fputs@plt+0x764f8>
   23cb4:	cmp	r0, #0
   23cb8:	bne	23c6c <fputs@plt+0x1e654>
   23cbc:	mvn	r4, #21
   23cc0:	b	23cd0 <fputs@plt+0x1e6b8>
   23cc4:	add	r6, sp, #48	; 0x30
   23cc8:	add	r7, sp, #56	; 0x38
   23ccc:	mov	r4, r0
   23cd0:	ldr	r0, [sp, #44]	; 0x2c
   23cd4:	bl	4e5c <free@plt>
   23cd8:	mov	r0, r8
   23cdc:	bl	257b0 <fputs@plt+0x20198>
   23ce0:	mov	r0, r7
   23ce4:	bl	200ec <fputs@plt+0x1aad4>
   23ce8:	mov	r0, r6
   23cec:	bl	200ec <fputs@plt+0x1aad4>
   23cf0:	ldr	r1, [sp, #28]
   23cf4:	ldr	r2, [sp, #76]	; 0x4c
   23cf8:	mov	r0, r4
   23cfc:	ldr	r3, [r1]
   23d00:	cmp	r2, r3
   23d04:	bne	23d74 <fputs@plt+0x1e75c>
   23d08:	add	sp, sp, #84	; 0x54
   23d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d10:	mov	r4, r0
   23d14:	add	r8, sp, #64	; 0x40
   23d18:	add	r6, sp, #48	; 0x30
   23d1c:	add	r7, sp, #56	; 0x38
   23d20:	b	23cd0 <fputs@plt+0x1e6b8>
   23d24:	add	r6, sp, #48	; 0x30
   23d28:	add	r7, sp, #56	; 0x38
   23d2c:	ldr	r3, [sp, #120]	; 0x78
   23d30:	ubfx	sl, sl, #1, #1
   23d34:	ldr	lr, [sp, #44]	; 0x2c
   23d38:	mov	r0, r9
   23d3c:	ldr	ip, [sp, #36]	; 0x24
   23d40:	mov	r1, r6
   23d44:	str	r3, [sp, #8]
   23d48:	mov	r2, r7
   23d4c:	ldr	r3, [sp, #32]
   23d50:	str	sl, [sp, #12]
   23d54:	str	fp, [sp, #20]
   23d58:	str	r3, [sp, #16]
   23d5c:	mov	r3, r8
   23d60:	str	lr, [sp]
   23d64:	str	ip, [sp, #4]
   23d68:	bl	212c4 <fputs@plt+0x1bcac>
   23d6c:	mov	r4, r0
   23d70:	b	23cd0 <fputs@plt+0x1e6b8>
   23d74:	bl	524c <__stack_chk_fail@plt>
   23d78:	ldr	r0, [pc, #192]	; 23e40 <fputs@plt+0x1e828>
   23d7c:	movw	r2, #2329	; 0x919
   23d80:	ldr	r1, [pc, #188]	; 23e44 <fputs@plt+0x1e82c>
   23d84:	add	r8, sp, #64	; 0x40
   23d88:	ldr	r3, [pc, #184]	; 23e48 <fputs@plt+0x1e830>
   23d8c:	add	r0, pc, r0
   23d90:	add	r1, pc, r1
   23d94:	add	r6, sp, #48	; 0x30
   23d98:	add	r3, pc, r3
   23d9c:	add	r7, sp, #56	; 0x38
   23da0:	bl	76bb0 <fputs@plt+0x71598>
   23da4:	mov	r4, r0
   23da8:	ldr	r0, [sp, #44]	; 0x2c
   23dac:	bl	4e5c <free@plt>
   23db0:	mov	r0, r8
   23db4:	bl	257b0 <fputs@plt+0x20198>
   23db8:	mov	r0, r7
   23dbc:	bl	200ec <fputs@plt+0x1aad4>
   23dc0:	mov	r0, r6
   23dc4:	bl	200ec <fputs@plt+0x1aad4>
   23dc8:	mov	r0, r4
   23dcc:	bl	54f8 <_Unwind_Resume@plt>
   23dd0:	ldr	r0, [pc, #116]	; 23e4c <fputs@plt+0x1e834>
   23dd4:	movw	r2, #2331	; 0x91b
   23dd8:	ldr	r1, [pc, #112]	; 23e50 <fputs@plt+0x1e838>
   23ddc:	add	r8, sp, #64	; 0x40
   23de0:	ldr	r3, [pc, #108]	; 23e54 <fputs@plt+0x1e83c>
   23de4:	add	r0, pc, r0
   23de8:	add	r1, pc, r1
   23dec:	add	r6, sp, #48	; 0x30
   23df0:	add	r3, pc, r3
   23df4:	add	r7, sp, #56	; 0x38
   23df8:	bl	76bb0 <fputs@plt+0x71598>
   23dfc:	ldr	r0, [pc, #84]	; 23e58 <fputs@plt+0x1e840>
   23e00:	movw	r2, #2330	; 0x91a
   23e04:	ldr	r1, [pc, #80]	; 23e5c <fputs@plt+0x1e844>
   23e08:	add	r8, sp, #64	; 0x40
   23e0c:	ldr	r3, [pc, #76]	; 23e60 <fputs@plt+0x1e848>
   23e10:	add	r0, pc, r0
   23e14:	add	r1, pc, r1
   23e18:	add	r6, sp, #48	; 0x30
   23e1c:	add	r3, pc, r3
   23e20:	add	r7, sp, #56	; 0x38
   23e24:	bl	76bb0 <fputs@plt+0x71598>
   23e28:	mov	r4, r0
   23e2c:	b	23dc0 <fputs@plt+0x1e7a8>
   23e30:	mov	r4, r0
   23e34:	b	23db8 <fputs@plt+0x1e7a0>
   23e38:	strdeq	ip, [r8], -ip	; <UNPREDICTABLE>
   23e3c:	andeq	r0, r0, r0, asr #8
   23e40:	andeq	r3, r6, r8, lsl #4
   23e44:	andeq	r3, r6, r0, lsl r2
   23e48:	andeq	r3, r6, r8, asr #2
   23e4c:	andeq	r3, r6, r0, lsl #11
   23e50:			; <UNDEFINED> instruction: 0x000631b8
   23e54:	strdeq	r3, [r6], -r0
   23e58:	andeq	r3, r6, r8, lsr #3
   23e5c:	andeq	r3, r6, ip, lsl #3
   23e60:	andeq	r3, r6, r4, asr #1
   23e64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e68:	sub	sp, sp, #108	; 0x6c
   23e6c:	ldr	lr, [pc, #1120]	; 242d4 <fputs@plt+0x1ecbc>
   23e70:	subs	ip, r0, #0
   23e74:	str	r1, [sp, #48]	; 0x30
   23e78:	str	ip, [sp, #28]
   23e7c:	add	lr, pc, lr
   23e80:	ldr	ip, [pc, #1104]	; 242d8 <fputs@plt+0x1ecc0>
   23e84:	ldr	r1, [sp, #144]	; 0x90
   23e88:	str	r2, [sp, #60]	; 0x3c
   23e8c:	mov	r2, lr
   23e90:	str	r3, [sp, #44]	; 0x2c
   23e94:	mov	r3, #0
   23e98:	ldr	r2, [sp, #148]	; 0x94
   23e9c:	str	r1, [sp, #52]	; 0x34
   23ea0:	ldr	ip, [lr, ip]
   23ea4:	str	r2, [sp, #56]	; 0x38
   23ea8:	str	r3, [sp, #72]	; 0x48
   23eac:	ldr	r2, [ip]
   23eb0:	str	ip, [sp, #32]
   23eb4:	str	r3, [sp, #76]	; 0x4c
   23eb8:	str	r3, [sp, #80]	; 0x50
   23ebc:	str	r2, [sp, #100]	; 0x64
   23ec0:	str	r3, [sp, #84]	; 0x54
   23ec4:	str	r3, [sp, #88]	; 0x58
   23ec8:	str	r3, [sp, #92]	; 0x5c
   23ecc:	str	r3, [sp, #96]	; 0x60
   23ed0:	str	r3, [sp, #68]	; 0x44
   23ed4:	blt	24258 <fputs@plt+0x1ec40>
   23ed8:	ldr	r3, [sp, #28]
   23edc:	cmp	r3, #2
   23ee0:	bgt	2422c <fputs@plt+0x1ec14>
   23ee4:	ldr	ip, [sp, #44]	; 0x2c
   23ee8:	cmp	ip, #2
   23eec:	bgt	242a8 <fputs@plt+0x1ec90>
   23ef0:	add	r1, sp, #60	; 0x3c
   23ef4:	add	fp, sp, #88	; 0x58
   23ef8:	add	r9, sp, #72	; 0x48
   23efc:	add	sl, sp, #80	; 0x50
   23f00:	bl	1f228 <fputs@plt+0x19c10>
   23f04:	cmp	r0, #0
   23f08:	blt	240d4 <fputs@plt+0x1eabc>
   23f0c:	add	fp, sp, #88	; 0x58
   23f10:	ldr	r1, [sp, #28]
   23f14:	ldr	r2, [sp, #60]	; 0x3c
   23f18:	add	r9, sp, #72	; 0x48
   23f1c:	mov	r0, fp
   23f20:	add	sl, sp, #80	; 0x50
   23f24:	bl	25814 <fputs@plt+0x201fc>
   23f28:	cmp	r0, #0
   23f2c:	blt	24048 <fputs@plt+0x1ea30>
   23f30:	ldr	r2, [sp, #48]	; 0x30
   23f34:	add	r3, sp, #68	; 0x44
   23f38:	ldr	r0, [sp, #28]
   23f3c:	add	r9, sp, #72	; 0x48
   23f40:	and	r1, r2, #1
   23f44:	ldr	r2, [sp, #60]	; 0x3c
   23f48:	add	sl, sp, #80	; 0x50
   23f4c:	bl	1dd80 <fputs@plt+0x18768>
   23f50:	cmp	r0, #0
   23f54:	blt	24140 <fputs@plt+0x1eb28>
   23f58:	ldr	r3, [sp, #88]	; 0x58
   23f5c:	cmp	r3, #0
   23f60:	beq	24168 <fputs@plt+0x1eb50>
   23f64:	ldr	r1, [r3]
   23f68:	cmp	r1, #0
   23f6c:	beq	24168 <fputs@plt+0x1eb50>
   23f70:	add	r9, sp, #72	; 0x48
   23f74:	add	sl, sp, #80	; 0x50
   23f78:	mov	r8, #0
   23f7c:	add	r3, r3, #4
   23f80:	str	r3, [sp, #40]	; 0x28
   23f84:	ldr	r0, [sp, #60]	; 0x3c
   23f88:	mov	r2, #0
   23f8c:	bl	6f2d0 <fputs@plt+0x69cb8>
   23f90:	subs	r4, r0, #0
   23f94:	str	r4, [sp, #36]	; 0x24
   23f98:	beq	241c8 <fputs@plt+0x1ebb0>
   23f9c:	bl	4b74 <opendir@plt>
   23fa0:	subs	r6, r0, #0
   23fa4:	beq	24120 <fputs@plt+0x1eb08>
   23fa8:	bl	55b8 <__errno_location@plt>
   23fac:	mov	r7, r0
   23fb0:	str	r8, [r7]
   23fb4:	mov	r0, r6
   23fb8:	bl	5414 <readdir64@plt>
   23fbc:	subs	r5, r0, #0
   23fc0:	beq	24094 <fputs@plt+0x1ea7c>
   23fc4:	add	r4, r5, #19
   23fc8:	mov	r0, r4
   23fcc:	bl	6770c <fputs@plt+0x620f4>
   23fd0:	cmp	r0, #0
   23fd4:	bne	23fb0 <fputs@plt+0x1e998>
   23fd8:	mov	r0, r4
   23fdc:	mov	r1, #7
   23fe0:	bl	7bb10 <fputs@plt+0x764f8>
   23fe4:	cmp	r0, #0
   23fe8:	beq	23fb0 <fputs@plt+0x1e998>
   23fec:	mov	r0, r6
   23ff0:	mov	r1, r5
   23ff4:	bl	6a06c <fputs@plt+0x64a54>
   23ff8:	ldrb	r3, [r5, #18]
   23ffc:	and	r3, r3, #253	; 0xfd
   24000:	cmp	r3, #8
   24004:	bne	23fb0 <fputs@plt+0x1e998>
   24008:	ldr	ip, [sp, #60]	; 0x3c
   2400c:	mov	r1, r9
   24010:	ldr	r0, [sp, #28]
   24014:	mov	r2, sl
   24018:	str	r4, [sp, #4]
   2401c:	mov	r3, fp
   24020:	str	ip, [sp]
   24024:	bl	23964 <fputs@plt+0x1e34c>
   24028:	cmn	r0, #108	; 0x6c
   2402c:	beq	240e8 <fputs@plt+0x1ead0>
   24030:	cmn	r0, #67	; 0x43
   24034:	beq	24104 <fputs@plt+0x1eaec>
   24038:	cmp	r0, #0
   2403c:	bge	23fb0 <fputs@plt+0x1e998>
   24040:	mov	r4, r0
   24044:	b	24154 <fputs@plt+0x1eb3c>
   24048:	add	r9, sp, #72	; 0x48
   2404c:	add	sl, sp, #80	; 0x50
   24050:	mov	r4, r0
   24054:	ldr	r0, [sp, #68]	; 0x44
   24058:	bl	4e5c <free@plt>
   2405c:	mov	r0, fp
   24060:	bl	257b0 <fputs@plt+0x20198>
   24064:	mov	r0, sl
   24068:	bl	200ec <fputs@plt+0x1aad4>
   2406c:	mov	r0, r9
   24070:	bl	200ec <fputs@plt+0x1aad4>
   24074:	mov	r0, r4
   24078:	ldr	r4, [sp, #32]
   2407c:	ldr	r2, [sp, #100]	; 0x64
   24080:	ldr	r3, [r4]
   24084:	cmp	r2, r3
   24088:	bne	24228 <fputs@plt+0x1ec10>
   2408c:	add	sp, sp, #108	; 0x6c
   24090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24094:	ldr	r3, [r7]
   24098:	cmp	r3, #0
   2409c:	bne	24150 <fputs@plt+0x1eb38>
   240a0:	ldr	r0, [sp, #36]	; 0x24
   240a4:	bl	4e5c <free@plt>
   240a8:	mov	r0, r6
   240ac:	bl	51d4 <closedir@plt>
   240b0:	ldr	r4, [sp, #40]	; 0x28
   240b4:	cmp	r4, #0
   240b8:	beq	24170 <fputs@plt+0x1eb58>
   240bc:	ldr	r1, [r4], #4
   240c0:	cmp	r1, #0
   240c4:	str	r4, [sp, #40]	; 0x28
   240c8:	beq	24170 <fputs@plt+0x1eb58>
   240cc:	ldr	r4, [sp, #36]	; 0x24
   240d0:	b	23f84 <fputs@plt+0x1e96c>
   240d4:	mov	r4, r0
   240d8:	add	fp, sp, #88	; 0x58
   240dc:	add	r9, sp, #72	; 0x48
   240e0:	add	sl, sp, #80	; 0x50
   240e4:	b	24054 <fputs@plt+0x1ea3c>
   240e8:	str	r8, [sp]
   240ec:	mov	r3, r4
   240f0:	ldr	r0, [sp, #52]	; 0x34
   240f4:	mov	r2, #2
   240f8:	ldr	r1, [sp, #56]	; 0x38
   240fc:	bl	20178 <fputs@plt+0x1ab60>
   24100:	b	24038 <fputs@plt+0x1ea20>
   24104:	str	r8, [sp]
   24108:	mov	r3, r4
   2410c:	ldr	r0, [sp, #52]	; 0x34
   24110:	mov	r2, #3
   24114:	ldr	r1, [sp, #56]	; 0x38
   24118:	bl	20178 <fputs@plt+0x1ab60>
   2411c:	b	24038 <fputs@plt+0x1ea20>
   24120:	bl	55b8 <__errno_location@plt>
   24124:	ldr	r4, [r0]
   24128:	cmp	r4, #2
   2412c:	beq	241bc <fputs@plt+0x1eba4>
   24130:	rsb	r4, r4, #0
   24134:	ldr	r0, [sp, #36]	; 0x24
   24138:	bl	4e5c <free@plt>
   2413c:	b	24054 <fputs@plt+0x1ea3c>
   24140:	add	r9, sp, #72	; 0x48
   24144:	add	sl, sp, #80	; 0x50
   24148:	mov	r4, r0
   2414c:	b	24054 <fputs@plt+0x1ea3c>
   24150:	rsb	r4, r3, #0
   24154:	ldr	r0, [sp, #36]	; 0x24
   24158:	bl	4e5c <free@plt>
   2415c:	mov	r0, r6
   24160:	bl	51d4 <closedir@plt>
   24164:	b	24054 <fputs@plt+0x1ea3c>
   24168:	add	r9, sp, #72	; 0x48
   2416c:	add	sl, sp, #80	; 0x50
   24170:	ldr	r4, [sp, #48]	; 0x30
   24174:	mov	r1, r9
   24178:	ldr	lr, [sp, #68]	; 0x44
   2417c:	mov	r2, sl
   24180:	ubfx	r3, r4, #1, #1
   24184:	ldr	r4, [sp, #44]	; 0x2c
   24188:	ldr	ip, [sp, #60]	; 0x3c
   2418c:	str	r3, [sp, #12]
   24190:	mov	r3, fp
   24194:	str	r4, [sp, #8]
   24198:	ldr	r4, [sp, #52]	; 0x34
   2419c:	ldr	r0, [sp, #28]
   241a0:	str	lr, [sp]
   241a4:	str	r4, [sp, #16]
   241a8:	ldr	r4, [sp, #56]	; 0x38
   241ac:	str	ip, [sp, #4]
   241b0:	str	r4, [sp, #20]
   241b4:	bl	212c4 <fputs@plt+0x1bcac>
   241b8:	b	24148 <fputs@plt+0x1eb30>
   241bc:	ldr	r0, [sp, #36]	; 0x24
   241c0:	bl	4e5c <free@plt>
   241c4:	b	240b0 <fputs@plt+0x1ea98>
   241c8:	mvn	r4, #11
   241cc:	b	24134 <fputs@plt+0x1eb1c>
   241d0:	mov	r5, r0
   241d4:	ldr	r0, [sp, #36]	; 0x24
   241d8:	bl	4e5c <free@plt>
   241dc:	cmp	r6, #0
   241e0:	beq	241ec <fputs@plt+0x1ebd4>
   241e4:	mov	r0, r6
   241e8:	bl	51d4 <closedir@plt>
   241ec:	mov	r4, r5
   241f0:	ldr	r0, [sp, #68]	; 0x44
   241f4:	bl	4e5c <free@plt>
   241f8:	mov	r0, fp
   241fc:	bl	257b0 <fputs@plt+0x20198>
   24200:	mov	r0, sl
   24204:	bl	200ec <fputs@plt+0x1aad4>
   24208:	mov	r0, r9
   2420c:	bl	200ec <fputs@plt+0x1aad4>
   24210:	mov	r0, r4
   24214:	bl	54f8 <_Unwind_Resume@plt>
   24218:	mov	r4, r0
   2421c:	b	24200 <fputs@plt+0x1ebe8>
   24220:	mov	r4, r0
   24224:	b	24208 <fputs@plt+0x1ebf0>
   24228:	bl	524c <__stack_chk_fail@plt>
   2422c:	ldr	r0, [pc, #168]	; 242dc <fputs@plt+0x1ecc4>
   24230:	movw	r2, #2372	; 0x944
   24234:	ldr	r1, [pc, #164]	; 242e0 <fputs@plt+0x1ecc8>
   24238:	add	fp, sp, #88	; 0x58
   2423c:	ldr	r3, [pc, #160]	; 242e4 <fputs@plt+0x1eccc>
   24240:	add	r0, pc, r0
   24244:	add	r1, pc, r1
   24248:	add	r9, sp, #72	; 0x48
   2424c:	add	r3, pc, r3
   24250:	add	sl, sp, #80	; 0x50
   24254:	bl	76bb0 <fputs@plt+0x71598>
   24258:	ldr	r0, [pc, #136]	; 242e8 <fputs@plt+0x1ecd0>
   2425c:	movw	r2, #2371	; 0x943
   24260:	ldr	r1, [pc, #132]	; 242ec <fputs@plt+0x1ecd4>
   24264:	add	fp, sp, #88	; 0x58
   24268:	ldr	r3, [pc, #128]	; 242f0 <fputs@plt+0x1ecd8>
   2426c:	add	r0, pc, r0
   24270:	add	r1, pc, r1
   24274:	add	r9, sp, #72	; 0x48
   24278:	add	r3, pc, r3
   2427c:	add	sl, sp, #80	; 0x50
   24280:	bl	76bb0 <fputs@plt+0x71598>
   24284:	mov	r5, r0
   24288:	mov	r6, #0
   2428c:	b	241d4 <fputs@plt+0x1ebbc>
   24290:	mov	r5, r0
   24294:	str	r4, [sp, #36]	; 0x24
   24298:	mov	r6, #0
   2429c:	b	241d4 <fputs@plt+0x1ebbc>
   242a0:	mov	r4, r0
   242a4:	b	241f0 <fputs@plt+0x1ebd8>
   242a8:	ldr	r0, [pc, #68]	; 242f4 <fputs@plt+0x1ecdc>
   242ac:	movw	r2, #2373	; 0x945
   242b0:	ldr	r1, [pc, #64]	; 242f8 <fputs@plt+0x1ece0>
   242b4:	add	fp, sp, #88	; 0x58
   242b8:	ldr	r3, [pc, #60]	; 242fc <fputs@plt+0x1ece4>
   242bc:	add	r0, pc, r0
   242c0:	add	r1, pc, r1
   242c4:	add	r9, sp, #72	; 0x48
   242c8:	add	r3, pc, r3
   242cc:	add	sl, sp, #80	; 0x50
   242d0:	bl	76bb0 <fputs@plt+0x71598>
   242d4:	strdeq	ip, [r8], -ip	; <UNPREDICTABLE>
   242d8:	andeq	r0, r0, r0, asr #8
   242dc:	andeq	r2, r6, r8, ror sp
   242e0:	andeq	r2, r6, ip, asr sp
   242e4:	andeq	r2, r6, r0, asr #25
   242e8:	andeq	r2, r6, r8, lsr #26
   242ec:	andeq	r2, r6, r0, lsr sp
   242f0:	muleq	r6, r4, ip
   242f4:	andeq	r3, r6, r8, lsr #1
   242f8:	andeq	r2, r6, r0, ror #25
   242fc:	andeq	r2, r6, r4, asr #24
   24300:	push	{r3, r4, r5, lr}
   24304:	mov	r4, r0
   24308:	b	24310 <fputs@plt+0x1ecf8>
   2430c:	bl	1dd60 <fputs@plt+0x18748>
   24310:	mov	r0, r4
   24314:	bl	72ee8 <fputs@plt+0x6d8d0>
   24318:	subs	r5, r0, #0
   2431c:	bne	2430c <fputs@plt+0x1ecf4>
   24320:	mov	r0, r4
   24324:	bl	728a0 <fputs@plt+0x6d288>
   24328:	mov	r0, r5
   2432c:	pop	{r3, r4, r5, pc}
   24330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24334:	sub	sp, sp, #44	; 0x2c
   24338:	ldr	r3, [pc, #868]	; 246a4 <fputs@plt+0x1f08c>
   2433c:	subs	ip, r0, #0
   24340:	str	ip, [sp, #12]
   24344:	mov	r9, r2
   24348:	add	r3, pc, r3
   2434c:	ldr	ip, [pc, #852]	; 246a8 <fputs@plt+0x1f090>
   24350:	str	r1, [sp, #20]
   24354:	mov	r2, r3
   24358:	mov	r3, #0
   2435c:	ldr	ip, [r2, ip]
   24360:	str	r3, [sp, #24]
   24364:	str	r3, [sp, #28]
   24368:	ldr	r2, [ip]
   2436c:	str	ip, [sp, #16]
   24370:	str	r3, [sp, #32]
   24374:	str	r2, [sp, #36]	; 0x24
   24378:	blt	2467c <fputs@plt+0x1f064>
   2437c:	ldr	ip, [sp, #12]
   24380:	cmp	ip, #2
   24384:	bgt	24608 <fputs@plt+0x1eff0>
   24388:	cmp	r9, #0
   2438c:	beq	24650 <fputs@plt+0x1f038>
   24390:	add	r1, sp, #20
   24394:	add	r3, sp, #24
   24398:	str	r3, [sp, #8]
   2439c:	bl	1f228 <fputs@plt+0x19c10>
   243a0:	cmp	r0, #0
   243a4:	blt	24598 <fputs@plt+0x1ef80>
   243a8:	add	ip, sp, #24
   243ac:	ldr	r1, [sp, #12]
   243b0:	ldr	r2, [sp, #20]
   243b4:	mov	r0, ip
   243b8:	str	ip, [sp, #8]
   243bc:	bl	25814 <fputs@plt+0x201fc>
   243c0:	cmp	r0, #0
   243c4:	blt	245a8 <fputs@plt+0x1ef90>
   243c8:	ldr	fp, [sp, #24]
   243cc:	cmp	fp, #0
   243d0:	beq	24534 <fputs@plt+0x1ef1c>
   243d4:	ldr	r1, [fp]
   243d8:	cmp	r1, #0
   243dc:	beq	24534 <fputs@plt+0x1ef1c>
   243e0:	add	fp, fp, #4
   243e4:	mov	r8, #0
   243e8:	ldr	r0, [sp, #20]
   243ec:	mov	r2, #0
   243f0:	bl	6f2d0 <fputs@plt+0x69cb8>
   243f4:	subs	sl, r0, #0
   243f8:	beq	245bc <fputs@plt+0x1efa4>
   243fc:	bl	4b74 <opendir@plt>
   24400:	subs	r7, r0, #0
   24404:	beq	2453c <fputs@plt+0x1ef24>
   24408:	bl	55b8 <__errno_location@plt>
   2440c:	mov	r6, r0
   24410:	str	r8, [r6]
   24414:	mov	r0, r7
   24418:	bl	5414 <readdir64@plt>
   2441c:	subs	r5, r0, #0
   24420:	beq	24504 <fputs@plt+0x1eeec>
   24424:	add	r4, r5, #19
   24428:	mov	r0, r4
   2442c:	bl	6770c <fputs@plt+0x620f4>
   24430:	cmp	r0, #0
   24434:	bne	24410 <fputs@plt+0x1edf8>
   24438:	mov	r0, r4
   2443c:	mov	r1, #7
   24440:	bl	7bb10 <fputs@plt+0x764f8>
   24444:	cmp	r0, #0
   24448:	beq	24410 <fputs@plt+0x1edf8>
   2444c:	mov	r0, r9
   24450:	mov	r1, r4
   24454:	bl	72bc0 <fputs@plt+0x6d5a8>
   24458:	cmp	r0, #0
   2445c:	bne	24410 <fputs@plt+0x1edf8>
   24460:	mov	r0, r7
   24464:	mov	r1, r5
   24468:	bl	6a06c <fputs@plt+0x64a54>
   2446c:	ldrb	r1, [r5, #18]
   24470:	and	r1, r1, #253	; 0xfd
   24474:	cmp	r1, #8
   24478:	bne	24410 <fputs@plt+0x1edf8>
   2447c:	mov	r0, #1
   24480:	bl	4d18 <calloc@plt>
   24484:	subs	r5, r0, #0
   24488:	beq	24600 <fputs@plt+0x1efe8>
   2448c:	mov	r0, r4
   24490:	mov	r1, sl
   24494:	bl	6ea04 <fputs@plt+0x693ec>
   24498:	cmp	r0, #0
   2449c:	str	r0, [r5]
   244a0:	beq	245c4 <fputs@plt+0x1efac>
   244a4:	ldr	r4, [sp, #20]
   244a8:	bl	55c4 <basename@plt>
   244ac:	add	r2, r5, #4
   244b0:	str	r2, [sp]
   244b4:	ldr	r2, [sp, #8]
   244b8:	mov	r1, r4
   244bc:	mov	r3, r0
   244c0:	ldr	r0, [sp, #12]
   244c4:	bl	22ec4 <fputs@plt+0x1d8ac>
   244c8:	cmp	r0, #0
   244cc:	ldr	r0, [r5]
   244d0:	movlt	r1, #9
   244d4:	strlt	r1, [r5, #4]
   244d8:	bl	55c4 <basename@plt>
   244dc:	mov	r2, r5
   244e0:	mov	r1, r0
   244e4:	mov	r0, r9
   244e8:	bl	7296c <fputs@plt+0x6d354>
   244ec:	cmp	r0, #0
   244f0:	bge	24410 <fputs@plt+0x1edf8>
   244f4:	mov	r4, r0
   244f8:	mov	r0, r5
   244fc:	bl	1dd60 <fputs@plt+0x18748>
   24500:	b	24584 <fputs@plt+0x1ef6c>
   24504:	ldr	r3, [r6]
   24508:	cmp	r3, #0
   2450c:	bne	24580 <fputs@plt+0x1ef68>
   24510:	mov	r0, sl
   24514:	bl	4e5c <free@plt>
   24518:	mov	r0, r7
   2451c:	bl	51d4 <closedir@plt>
   24520:	cmp	fp, #0
   24524:	beq	24534 <fputs@plt+0x1ef1c>
   24528:	ldr	r1, [fp], #4
   2452c:	cmp	r1, #0
   24530:	bne	243e8 <fputs@plt+0x1edd0>
   24534:	mov	r4, #0
   24538:	b	24558 <fputs@plt+0x1ef40>
   2453c:	bl	55b8 <__errno_location@plt>
   24540:	ldr	r4, [r0]
   24544:	cmp	r4, #2
   24548:	beq	245b0 <fputs@plt+0x1ef98>
   2454c:	rsb	r4, r4, #0
   24550:	mov	r0, sl
   24554:	bl	4e5c <free@plt>
   24558:	ldr	r0, [sp, #8]
   2455c:	bl	257b0 <fputs@plt+0x20198>
   24560:	ldr	ip, [sp, #16]
   24564:	ldr	r2, [sp, #36]	; 0x24
   24568:	mov	r0, r4
   2456c:	ldr	r3, [ip]
   24570:	cmp	r2, r3
   24574:	bne	24678 <fputs@plt+0x1f060>
   24578:	add	sp, sp, #44	; 0x2c
   2457c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24580:	rsb	r4, r3, #0
   24584:	mov	r0, sl
   24588:	bl	4e5c <free@plt>
   2458c:	mov	r0, r7
   24590:	bl	51d4 <closedir@plt>
   24594:	b	24558 <fputs@plt+0x1ef40>
   24598:	add	r3, sp, #24
   2459c:	mov	r4, r0
   245a0:	str	r3, [sp, #8]
   245a4:	b	24558 <fputs@plt+0x1ef40>
   245a8:	mov	r4, r0
   245ac:	b	24558 <fputs@plt+0x1ef40>
   245b0:	mov	r0, sl
   245b4:	bl	4e5c <free@plt>
   245b8:	b	24520 <fputs@plt+0x1ef08>
   245bc:	mvn	r4, #11
   245c0:	b	24550 <fputs@plt+0x1ef38>
   245c4:	mvn	r4, #11
   245c8:	b	244f8 <fputs@plt+0x1eee0>
   245cc:	mov	r4, r0
   245d0:	mov	r0, r5
   245d4:	bl	1dd60 <fputs@plt+0x18748>
   245d8:	mov	r0, sl
   245dc:	bl	4e5c <free@plt>
   245e0:	cmp	r7, #0
   245e4:	beq	245f0 <fputs@plt+0x1efd8>
   245e8:	mov	r0, r7
   245ec:	bl	51d4 <closedir@plt>
   245f0:	ldr	r0, [sp, #8]
   245f4:	bl	257b0 <fputs@plt+0x20198>
   245f8:	mov	r0, r4
   245fc:	bl	54f8 <_Unwind_Resume@plt>
   24600:	mvn	r4, #11
   24604:	b	24584 <fputs@plt+0x1ef6c>
   24608:	add	r3, sp, #24
   2460c:	ldr	r0, [pc, #152]	; 246ac <fputs@plt+0x1f094>
   24610:	ldr	r1, [pc, #152]	; 246b0 <fputs@plt+0x1f098>
   24614:	movw	r2, #2471	; 0x9a7
   24618:	str	r3, [sp, #8]
   2461c:	add	r0, pc, r0
   24620:	ldr	r3, [pc, #140]	; 246b4 <fputs@plt+0x1f09c>
   24624:	add	r1, pc, r1
   24628:	add	r3, pc, r3
   2462c:	bl	76bb0 <fputs@plt+0x71598>
   24630:	mov	r4, r0
   24634:	b	245f0 <fputs@plt+0x1efd8>
   24638:	mov	r4, r0
   2463c:	b	245d8 <fputs@plt+0x1efc0>
   24640:	mov	r4, r0
   24644:	mov	r7, #0
   24648:	b	245d8 <fputs@plt+0x1efc0>
   2464c:	b	24640 <fputs@plt+0x1f028>
   24650:	ldr	r0, [pc, #96]	; 246b8 <fputs@plt+0x1f0a0>
   24654:	movw	r2, #2472	; 0x9a8
   24658:	ldr	r1, [pc, #92]	; 246bc <fputs@plt+0x1f0a4>
   2465c:	add	ip, sp, #24
   24660:	ldr	r3, [pc, #88]	; 246c0 <fputs@plt+0x1f0a8>
   24664:	add	r0, pc, r0
   24668:	add	r1, pc, r1
   2466c:	str	ip, [sp, #8]
   24670:	add	r3, pc, r3
   24674:	bl	76bb0 <fputs@plt+0x71598>
   24678:	bl	524c <__stack_chk_fail@plt>
   2467c:	add	r3, sp, #24
   24680:	ldr	r0, [pc, #60]	; 246c4 <fputs@plt+0x1f0ac>
   24684:	ldr	r1, [pc, #60]	; 246c8 <fputs@plt+0x1f0b0>
   24688:	movw	r2, #2470	; 0x9a6
   2468c:	str	r3, [sp, #8]
   24690:	add	r0, pc, r0
   24694:	ldr	r3, [pc, #48]	; 246cc <fputs@plt+0x1f0b4>
   24698:	add	r1, pc, r1
   2469c:	add	r3, pc, r3
   246a0:	bl	76bb0 <fputs@plt+0x71598>
   246a4:	andeq	ip, r8, r0, lsr r8
   246a8:	andeq	r0, r0, r0, asr #8
   246ac:	muleq	r6, ip, r9
   246b0:	andeq	r2, r6, ip, ror r9
   246b4:	andeq	r2, r6, ip, lsr #11
   246b8:	andeq	r3, r7, r8, lsl #2
   246bc:	andeq	r2, r6, r8, lsr r9
   246c0:	andeq	r2, r6, r4, ror #10
   246c4:	andeq	r2, r6, r4, lsl #18
   246c8:	andeq	r2, r6, r8, lsl #18
   246cc:	andeq	r2, r6, r8, lsr r5
   246d0:	cmp	r0, #9
   246d4:	bhi	246e8 <fputs@plt+0x1f0d0>
   246d8:	ldr	r3, [pc, #16]	; 246f0 <fputs@plt+0x1f0d8>
   246dc:	add	r3, pc, r3
   246e0:	ldr	r0, [r3, r0, lsl #2]
   246e4:	bx	lr
   246e8:	mov	r0, #0
   246ec:	bx	lr
   246f0:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   246f4:	mov	r2, r0
   246f8:	ldr	r0, [pc, #8]	; 24708 <fputs@plt+0x1f0f0>
   246fc:	mov	r1, #10
   24700:	add	r0, pc, r0
   24704:	b	6e010 <fputs@plt+0x689f8>
   24708:	andeq	sl, r8, r0, ror pc
   2470c:	mov	r2, r0
   24710:	ldr	r0, [pc, #8]	; 24720 <fputs@plt+0x1f108>
   24714:	mov	r1, #4
   24718:	add	r0, pc, r0
   2471c:	b	6e010 <fputs@plt+0x689f8>
   24720:	andeq	sl, r8, r8, asr #30
   24724:	cmp	r0, #2
   24728:	bhi	2473c <fputs@plt+0x1f124>
   2472c:	ldr	r3, [pc, #16]	; 24744 <fputs@plt+0x1f12c>
   24730:	add	r3, pc, r3
   24734:	ldr	r0, [r3, r0, lsl #2]
   24738:	bx	lr
   2473c:	mov	r0, #0
   24740:	bx	lr
   24744:	andeq	sl, r8, r4, lsr #30
   24748:	mov	r2, r0
   2474c:	ldr	r0, [pc, #8]	; 2475c <fputs@plt+0x1f144>
   24750:	mov	r1, #3
   24754:	add	r0, pc, r0
   24758:	b	6e010 <fputs@plt+0x689f8>
   2475c:	andeq	sl, r8, r0, lsl #30
   24760:	ldr	r1, [pc, #308]	; 2489c <fputs@plt+0x1f284>
   24764:	mov	ip, #0
   24768:	push	{r4, r5, r6, r7, lr}
   2476c:	subs	r6, r2, #0
   24770:	ldr	r2, [pc, #296]	; 248a0 <fputs@plt+0x1f288>
   24774:	add	r1, pc, r1
   24778:	mov	r7, r3
   2477c:	sub	sp, sp, #28
   24780:	mov	r5, r0
   24784:	ldr	r4, [r1, r2]
   24788:	str	ip, [sp, #12]
   2478c:	ldr	r3, [r4]
   24790:	str	r3, [sp, #20]
   24794:	beq	24858 <fputs@plt+0x1f240>
   24798:	ldr	r2, [r6, #8]
   2479c:	cmp	r2, #0
   247a0:	beq	24844 <fputs@plt+0x1f22c>
   247a4:	mov	r6, ip
   247a8:	str	r2, [sp, #8]
   247ac:	cmp	r5, #85	; 0x55
   247b0:	beq	247f8 <fputs@plt+0x1f1e0>
   247b4:	cmp	r5, #117	; 0x75
   247b8:	beq	247ec <fputs@plt+0x1f1d4>
   247bc:	ldr	r0, [sp, #12]
   247c0:	mov	r5, #0
   247c4:	str	r0, [r7]
   247c8:	mov	r0, r6
   247cc:	bl	4e5c <free@plt>
   247d0:	ldr	r2, [sp, #20]
   247d4:	ldr	r3, [r4]
   247d8:	mov	r0, r5
   247dc:	cmp	r2, r3
   247e0:	bne	24854 <fputs@plt+0x1f23c>
   247e4:	add	sp, sp, #28
   247e8:	pop	{r4, r5, r6, r7, pc}
   247ec:	ldr	r0, [sp, #8]
   247f0:	bl	54ec <__strdup@plt>
   247f4:	b	247c0 <fputs@plt+0x1f1a8>
   247f8:	mov	r3, #0
   247fc:	add	r0, sp, #8
   24800:	mov	r2, r3
   24804:	str	r3, [sp]
   24808:	add	r1, sp, #16
   2480c:	bl	69d9c <fputs@plt+0x64784>
   24810:	cmp	r0, #0
   24814:	movlt	r5, r0
   24818:	blt	247c8 <fputs@plt+0x1f1b0>
   2481c:	ldr	r2, [pc, #128]	; 248a4 <fputs@plt+0x1f28c>
   24820:	add	r0, sp, #12
   24824:	mov	r1, #1
   24828:	ldr	r3, [sp, #16]
   2482c:	add	r2, pc, r2
   24830:	bl	4ebc <__asprintf_chk@plt>
   24834:	cmp	r0, #0
   24838:	mvnlt	r5, #11
   2483c:	bge	247bc <fputs@plt+0x1f1a4>
   24840:	b	247c8 <fputs@plt+0x1f1b0>
   24844:	bl	6861c <fputs@plt+0x63004>
   24848:	mov	r6, r0
   2484c:	str	r0, [sp, #8]
   24850:	b	247ac <fputs@plt+0x1f194>
   24854:	bl	524c <__stack_chk_fail@plt>
   24858:	ldr	r0, [pc, #72]	; 248a8 <fputs@plt+0x1f290>
   2485c:	mov	r2, #85	; 0x55
   24860:	ldr	r1, [pc, #68]	; 248ac <fputs@plt+0x1f294>
   24864:	ldr	r3, [pc, #68]	; 248b0 <fputs@plt+0x1f298>
   24868:	add	r0, pc, r0
   2486c:	add	r1, pc, r1
   24870:	add	r3, pc, r3
   24874:	bl	76bb0 <fputs@plt+0x71598>
   24878:	mov	r4, r0
   2487c:	mov	r0, r6
   24880:	bl	4e5c <free@plt>
   24884:	mov	r0, r4
   24888:	bl	54f8 <_Unwind_Resume@plt>
   2488c:	mov	r4, r0
   24890:	mov	r6, #0
   24894:	b	2487c <fputs@plt+0x1f264>
   24898:	b	24878 <fputs@plt+0x1f260>
   2489c:	andeq	ip, r8, r4, lsl #8
   248a0:	andeq	r0, r0, r0, asr #8
   248a4:	andeq	pc, r6, r4, ror #29
   248a8:	andeq	lr, r5, r8, lsl r1
   248ac:	ldrdeq	r2, [r6], -ip
   248b0:			; <UNDEFINED> instruction: 0x00062bb0
   248b4:	ldr	r1, [pc, #172]	; 24968 <fputs@plt+0x1f350>
   248b8:	cmp	r2, #0
   248bc:	ldr	r0, [pc, #168]	; 2496c <fputs@plt+0x1f354>
   248c0:	add	r1, pc, r1
   248c4:	push	{r4, r5, lr}
   248c8:	sub	sp, sp, #12
   248cc:	ldr	r4, [r1, r0]
   248d0:	mov	r5, r3
   248d4:	ldr	r1, [r4]
   248d8:	str	r1, [sp, #4]
   248dc:	beq	24948 <fputs@plt+0x1f330>
   248e0:	ldr	r0, [r2]
   248e4:	mov	r1, sp
   248e8:	bl	7bcf0 <fputs@plt+0x766d8>
   248ec:	cmp	r0, #0
   248f0:	blt	24908 <fputs@plt+0x1f2f0>
   248f4:	ldr	r2, [sp]
   248f8:	cmp	r2, #0
   248fc:	beq	24920 <fputs@plt+0x1f308>
   24900:	mov	r0, #0
   24904:	str	r2, [r5]
   24908:	ldr	r2, [sp, #4]
   2490c:	ldr	r3, [r4]
   24910:	cmp	r2, r3
   24914:	bne	2493c <fputs@plt+0x1f324>
   24918:	add	sp, sp, #12
   2491c:	pop	{r4, r5, pc}
   24920:	mov	r0, #1
   24924:	mov	r1, r0
   24928:	bl	4d18 <calloc@plt>
   2492c:	cmp	r0, #0
   24930:	beq	24940 <fputs@plt+0x1f328>
   24934:	mov	r2, r0
   24938:	b	24900 <fputs@plt+0x1f2e8>
   2493c:	bl	524c <__stack_chk_fail@plt>
   24940:	mvn	r0, #11
   24944:	b	24908 <fputs@plt+0x1f2f0>
   24948:	ldr	r0, [pc, #32]	; 24970 <fputs@plt+0x1f358>
   2494c:	mov	r2, #63	; 0x3f
   24950:	ldr	r1, [pc, #28]	; 24974 <fputs@plt+0x1f35c>
   24954:	ldr	r3, [pc, #28]	; 24978 <fputs@plt+0x1f360>
   24958:	add	r0, pc, r0
   2495c:	add	r1, pc, r1
   24960:	add	r3, pc, r3
   24964:	bl	76bb0 <fputs@plt+0x71598>
   24968:			; <UNDEFINED> instruction: 0x0008c2b8
   2496c:	andeq	r0, r0, r0, asr #8
   24970:	andeq	lr, r5, r8, lsr #32
   24974:	andeq	r2, r6, ip, ror #21
   24978:	andeq	r2, r6, ip, lsr #21
   2497c:	cmp	r2, #0
   24980:	push	{r4, lr}
   24984:	mov	r4, r3
   24988:	beq	249a8 <fputs@plt+0x1f390>
   2498c:	ldr	r0, [r2]
   24990:	bl	7be50 <fputs@plt+0x76838>
   24994:	cmp	r0, #0
   24998:	strne	r0, [r4]
   2499c:	movne	r0, #0
   249a0:	mvneq	r0, #11
   249a4:	pop	{r4, pc}
   249a8:	ldr	r0, [pc, #24]	; 249c8 <fputs@plt+0x1f3b0>
   249ac:	mov	r2, #48	; 0x30
   249b0:	ldr	r1, [pc, #20]	; 249cc <fputs@plt+0x1f3b4>
   249b4:	ldr	r3, [pc, #20]	; 249d0 <fputs@plt+0x1f3b8>
   249b8:	add	r0, pc, r0
   249bc:	add	r1, pc, r1
   249c0:	add	r3, pc, r3
   249c4:	bl	76bb0 <fputs@plt+0x71598>
   249c8:	andeq	sp, r5, r8, asr #31
   249cc:	andeq	r2, r6, ip, lsl #21
   249d0:	andeq	r2, r6, ip, asr #21
   249d4:	cmp	r2, #0
   249d8:	push	{r4, lr}
   249dc:	mov	r4, r3
   249e0:	beq	24a00 <fputs@plt+0x1f3e8>
   249e4:	ldr	r0, [r2]
   249e8:	bl	7bdcc <fputs@plt+0x767b4>
   249ec:	cmp	r0, #0
   249f0:	strne	r0, [r4]
   249f4:	movne	r0, #0
   249f8:	mvneq	r0, #11
   249fc:	pop	{r4, pc}
   24a00:	ldr	r0, [pc, #24]	; 24a20 <fputs@plt+0x1f408>
   24a04:	mov	r2, #34	; 0x22
   24a08:	ldr	r1, [pc, #20]	; 24a24 <fputs@plt+0x1f40c>
   24a0c:	ldr	r3, [pc, #20]	; 24a28 <fputs@plt+0x1f410>
   24a10:	add	r0, pc, r0
   24a14:	add	r1, pc, r1
   24a18:	add	r3, pc, r3
   24a1c:	bl	76bb0 <fputs@plt+0x71598>
   24a20:	andeq	sp, r5, r0, ror pc
   24a24:	andeq	r2, r6, r4, lsr sl
   24a28:	andeq	r2, r6, r4, asr sl
   24a2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a30:	sub	sp, sp, #148	; 0x94
   24a34:	ldr	r4, [pc, #384]	; 24bbc <fputs@plt+0x1f5a4>
   24a38:	add	r6, sp, #8
   24a3c:	ldr	r3, [pc, #380]	; 24bc0 <fputs@plt+0x1f5a8>
   24a40:	mov	r5, r0
   24a44:	add	r4, pc, r4
   24a48:	mov	r7, r1
   24a4c:	mov	r8, r2
   24a50:	mov	r1, #0
   24a54:	ldr	r3, [r4, r3]
   24a58:	mov	r2, #132	; 0x84
   24a5c:	mov	r0, r6
   24a60:	ldr	fp, [pc, #348]	; 24bc4 <fputs@plt+0x1f5ac>
   24a64:	ldr	sl, [pc, #348]	; 24bc8 <fputs@plt+0x1f5b0>
   24a68:	str	r3, [sp, #4]
   24a6c:	add	fp, pc, fp
   24a70:	ldr	r3, [r3]
   24a74:	add	sl, pc, sl
   24a78:	ldr	r9, [pc, #332]	; 24bcc <fputs@plt+0x1f5b4>
   24a7c:	str	r3, [sp, #140]	; 0x8c
   24a80:	bl	4d54 <memset@plt>
   24a84:	ldr	r3, [pc, #324]	; 24bd0 <fputs@plt+0x1f5b8>
   24a88:	mov	r2, #110	; 0x6e
   24a8c:	strb	r2, [sp, #8]
   24a90:	mov	ip, #78	; 0x4e
   24a94:	ldr	lr, [pc, #312]	; 24bd4 <fputs@plt+0x1f5bc>
   24a98:	mov	r0, #112	; 0x70
   24a9c:	ldr	r3, [r4, r3]
   24aa0:	mov	r1, #105	; 0x69
   24aa4:	str	sl, [sp, #36]	; 0x24
   24aa8:	add	lr, pc, lr
   24aac:	strb	ip, [sp, #20]
   24ab0:	mov	r2, #85	; 0x55
   24ab4:	str	r3, [sp, #12]
   24ab8:	add	r9, pc, r9
   24abc:	ldr	r3, [r5]
   24ac0:	mov	sl, #117	; 0x75
   24ac4:	str	r9, [sp, #48]	; 0x30
   24ac8:	mov	r9, #109	; 0x6d
   24acc:	str	lr, [sp, #60]	; 0x3c
   24ad0:	mov	ip, #98	; 0x62
   24ad4:	str	r3, [sp, #16]
   24ad8:	cmp	r7, #0
   24adc:	ldr	r3, [pc, #244]	; 24bd8 <fputs@plt+0x1f5c0>
   24ae0:	str	lr, [sp, #72]	; 0x48
   24ae4:	mov	lr, #72	; 0x48
   24ae8:	strb	r0, [sp, #32]
   24aec:	mov	r0, #118	; 0x76
   24af0:	strb	r1, [sp, #44]	; 0x2c
   24af4:	strb	r2, [sp, #56]	; 0x38
   24af8:	str	fp, [sp, #24]
   24afc:	strb	sl, [sp, #68]	; 0x44
   24b00:	strb	r9, [sp, #80]	; 0x50
   24b04:	ldr	r1, [pc, #208]	; 24bdc <fputs@plt+0x1f5c4>
   24b08:	ldr	r3, [r4, r3]
   24b0c:	ldr	r2, [pc, #204]	; 24be0 <fputs@plt+0x1f5c8>
   24b10:	strb	lr, [sp, #92]	; 0x5c
   24b14:	str	r3, [sp, #84]	; 0x54
   24b18:	ldr	r1, [r4, r1]
   24b1c:	ldr	r3, [pc, #192]	; 24be4 <fputs@plt+0x1f5cc>
   24b20:	strb	ip, [sp, #104]	; 0x68
   24b24:	str	r1, [sp, #96]	; 0x60
   24b28:	ldr	r2, [r4, r2]
   24b2c:	strb	r0, [sp, #116]	; 0x74
   24b30:	str	r2, [sp, #108]	; 0x6c
   24b34:	ldr	r3, [r4, r3]
   24b38:	str	r3, [sp, #120]	; 0x78
   24b3c:	beq	24b9c <fputs@plt+0x1f584>
   24b40:	cmp	r8, #0
   24b44:	beq	24b7c <fputs@plt+0x1f564>
   24b48:	mov	r2, r5
   24b4c:	mov	r3, r8
   24b50:	mov	r0, r7
   24b54:	mov	r1, r6
   24b58:	bl	25928 <fputs@plt+0x20310>
   24b5c:	ldr	ip, [sp, #4]
   24b60:	ldr	r2, [sp, #140]	; 0x8c
   24b64:	ldr	r3, [ip]
   24b68:	cmp	r2, r3
   24b6c:	bne	24b78 <fputs@plt+0x1f560>
   24b70:	add	sp, sp, #148	; 0x94
   24b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24b78:	bl	524c <__stack_chk_fail@plt>
   24b7c:	ldr	r0, [pc, #100]	; 24be8 <fputs@plt+0x1f5d0>
   24b80:	mov	r2, #153	; 0x99
   24b84:	ldr	r1, [pc, #96]	; 24bec <fputs@plt+0x1f5d4>
   24b88:	ldr	r3, [pc, #96]	; 24bf0 <fputs@plt+0x1f5d8>
   24b8c:	add	r0, pc, r0
   24b90:	add	r1, pc, r1
   24b94:	add	r3, pc, r3
   24b98:	bl	76bb0 <fputs@plt+0x71598>
   24b9c:	ldr	r0, [pc, #80]	; 24bf4 <fputs@plt+0x1f5dc>
   24ba0:	mov	r2, #152	; 0x98
   24ba4:	ldr	r1, [pc, #76]	; 24bf8 <fputs@plt+0x1f5e0>
   24ba8:	ldr	r3, [pc, #76]	; 24bfc <fputs@plt+0x1f5e4>
   24bac:	add	r0, pc, r0
   24bb0:	add	r1, pc, r1
   24bb4:	add	r3, pc, r3
   24bb8:	bl	76bb0 <fputs@plt+0x71598>
   24bbc:	andeq	ip, r8, r4, lsr r1
   24bc0:	andeq	r0, r0, r0, asr #8
   24bc4:			; <UNDEFINED> instruction: 0xffffff60
   24bc8:			; <UNDEFINED> instruction: 0xffffff00
   24bcc:			; <UNDEFINED> instruction: 0xfffffdf4
   24bd0:	strdeq	r0, [r0], -r4
   24bd4:			; <UNDEFINED> instruction: 0xfffffcb0
   24bd8:	andeq	r0, r0, r8, asr #8
   24bdc:	andeq	r0, r0, r4, lsr #8
   24be0:	andeq	r0, r0, r0, lsl r4
   24be4:	andeq	r0, r0, ip, asr #8
   24be8:	andeq	r2, r6, ip, asr #8
   24bec:			; <UNDEFINED> instruction: 0x000628b8
   24bf0:	andeq	r2, r6, r0, lsr #17
   24bf4:			; <UNDEFINED> instruction: 0x000628b8
   24bf8:	muleq	r6, r8, r8
   24bfc:	andeq	r2, r6, r0, lsl #17
   24c00:	push	{r4, lr}
   24c04:	mov	r4, r0
   24c08:	ldr	r0, [pc, #100]	; 24c74 <fputs@plt+0x1f65c>
   24c0c:	add	r0, pc, r0
   24c10:	bl	4c88 <getenv@plt>
   24c14:	cmp	r0, #0
   24c18:	beq	24c3c <fputs@plt+0x1f624>
   24c1c:	ldr	r1, [pc, #84]	; 24c78 <fputs@plt+0x1f660>
   24c20:	add	r1, pc, r1
   24c24:	bl	66c68 <fputs@plt+0x61650>
   24c28:	cmp	r0, #0
   24c2c:	beq	24c64 <fputs@plt+0x1f64c>
   24c30:	str	r0, [r4]
   24c34:	mov	r0, #1
   24c38:	pop	{r4, pc}
   24c3c:	ldr	r0, [pc, #56]	; 24c7c <fputs@plt+0x1f664>
   24c40:	add	r0, pc, r0
   24c44:	bl	4c88 <getenv@plt>
   24c48:	subs	r3, r0, #0
   24c4c:	beq	24c6c <fputs@plt+0x1f654>
   24c50:	ldr	r1, [pc, #40]	; 24c80 <fputs@plt+0x1f668>
   24c54:	add	r1, pc, r1
   24c58:	bl	66c68 <fputs@plt+0x61650>
   24c5c:	cmp	r0, #0
   24c60:	bne	24c30 <fputs@plt+0x1f618>
   24c64:	mvn	r0, #11
   24c68:	pop	{r4, pc}
   24c6c:	mov	r0, r3
   24c70:	pop	{r4, pc}
   24c74:	ldrdeq	r2, [r6], -ip
   24c78:	andeq	r2, r6, r8, ror #21
   24c7c:			; <UNDEFINED> instruction: 0x000628b8
   24c80:	andeq	r2, r6, ip, lsr #17
   24c84:	push	{r4, lr}
   24c88:	mov	r4, r0
   24c8c:	ldr	r0, [pc, #60]	; 24cd0 <fputs@plt+0x1f6b8>
   24c90:	add	r0, pc, r0
   24c94:	bl	4c88 <getenv@plt>
   24c98:	subs	r3, r0, #0
   24c9c:	beq	24cc0 <fputs@plt+0x1f6a8>
   24ca0:	ldr	r1, [pc, #44]	; 24cd4 <fputs@plt+0x1f6bc>
   24ca4:	add	r1, pc, r1
   24ca8:	bl	66c68 <fputs@plt+0x61650>
   24cac:	cmp	r0, #0
   24cb0:	beq	24cc8 <fputs@plt+0x1f6b0>
   24cb4:	str	r0, [r4]
   24cb8:	mov	r0, #1
   24cbc:	pop	{r4, pc}
   24cc0:	mov	r0, r3
   24cc4:	pop	{r4, pc}
   24cc8:	mvn	r0, #11
   24ccc:	pop	{r4, pc}
   24cd0:	andeq	r2, r6, r8, lsl #17
   24cd4:	andeq	r2, r6, r4, ror #20
   24cd8:	ldr	ip, [pc, #2540]	; 256cc <fputs@plt+0x200b4>
   24cdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24ce0:	subs	r4, r0, #0
   24ce4:	add	fp, sp, #32
   24ce8:	ldr	r0, [pc, #2528]	; 256d0 <fputs@plt+0x200b8>
   24cec:	sub	sp, sp, #124	; 0x7c
   24cf0:	add	ip, pc, ip
   24cf4:	str	r2, [fp, #-100]	; 0xffffff9c
   24cf8:	mov	r7, r3
   24cfc:	mov	r3, ip
   24d00:	ldr	r0, [ip, r0]
   24d04:	mov	r6, r1
   24d08:	ldr	r9, [fp, #4]
   24d0c:	ldr	r8, [fp, #8]
   24d10:	ldr	r3, [r0]
   24d14:	str	r0, [fp, #-96]	; 0xffffffa0
   24d18:	ldr	sl, [fp, #12]
   24d1c:	str	r3, [fp, #-40]	; 0xffffffd8
   24d20:	beq	255a0 <fputs@plt+0x1ff88>
   24d24:	ldr	r0, [pc, #2472]	; 256d4 <fputs@plt+0x200bc>
   24d28:	add	r0, pc, r0
   24d2c:	bl	4c88 <getenv@plt>
   24d30:	subs	r5, r0, #0
   24d34:	beq	25144 <fputs@plt+0x1fb2c>
   24d38:	ldr	r1, [pc, #2456]	; 256d8 <fputs@plt+0x200c0>
   24d3c:	add	r1, pc, r1
   24d40:	bl	65bb8 <fputs@plt+0x605a0>
   24d44:	cmp	r0, #0
   24d48:	mov	r0, r5
   24d4c:	beq	25664 <fputs@plt+0x2004c>
   24d50:	bl	4fc4 <strlen@plt>
   24d54:	sub	r1, r0, #1
   24d58:	mov	r0, r5
   24d5c:	bl	5294 <strnlen@plt>
   24d60:	mov	ip, #0
   24d64:	mov	r1, r5
   24d68:	add	r3, r0, #15
   24d6c:	mov	r2, r0
   24d70:	bic	r3, r3, #7
   24d74:	sub	sp, sp, r3
   24d78:	add	r3, sp, #39	; 0x27
   24d7c:	lsr	r3, r3, #3
   24d80:	strb	ip, [r0, r3, lsl #3]
   24d84:	lsl	r0, r3, #3
   24d88:	bl	5018 <memcpy@plt>
   24d8c:	bl	6eb88 <fputs@plt+0x69570>
   24d90:	cmp	r0, #0
   24d94:	str	r0, [r4]
   24d98:	beq	250e8 <fputs@plt+0x1fad0>
   24d9c:	cmp	r6, #1
   24da0:	beq	24ffc <fputs@plt+0x1f9e4>
   24da4:	cmp	r8, #0
   24da8:	mov	ip, #0
   24dac:	ldr	r1, [pc, #2344]	; 256dc <fputs@plt+0x200c4>
   24db0:	movne	r0, r8
   24db4:	mvneq	r0, #0
   24db8:	ldr	r3, [pc, #2336]	; 256e0 <fputs@plt+0x200c8>
   24dbc:	cmp	r9, ip
   24dc0:	add	r1, pc, r1
   24dc4:	add	r3, pc, r3
   24dc8:	ldr	lr, [pc, #2324]	; 256e4 <fputs@plt+0x200cc>
   24dcc:	mvneq	r9, #0
   24dd0:	str	r3, [sp, #8]
   24dd4:	cmp	sl, ip
   24dd8:	str	r3, [sp, #12]
   24ddc:	ldr	r3, [pc, #2308]	; 256e8 <fputs@plt+0x200d0>
   24de0:	add	lr, pc, lr
   24de4:	movne	r5, sl
   24de8:	mvneq	r5, #0
   24dec:	str	r9, [sp]
   24df0:	mov	r2, r1
   24df4:	str	r5, [sp, #16]
   24df8:	str	lr, [sp, #4]
   24dfc:	add	r3, pc, r3
   24e00:	str	ip, [sp, #20]
   24e04:	bl	7493c <fputs@plt+0x6f324>
   24e08:	mov	r5, r0
   24e0c:	cmp	r5, #0
   24e10:	beq	250e8 <fputs@plt+0x1fad0>
   24e14:	mov	r0, r4
   24e18:	mov	r1, r5
   24e1c:	bl	74ef8 <fputs@plt+0x6f8e0>
   24e20:	subs	r8, r0, #0
   24e24:	mov	r0, r5
   24e28:	blt	2514c <fputs@plt+0x1fb34>
   24e2c:	bl	74690 <fputs@plt+0x6f078>
   24e30:	ldr	r0, [r4]
   24e34:	mov	r1, r7
   24e38:	bl	6f078 <fputs@plt+0x69a60>
   24e3c:	cmp	r0, #0
   24e40:	beq	250e8 <fputs@plt+0x1fad0>
   24e44:	ldr	r5, [r4]
   24e48:	cmp	r5, #0
   24e4c:	beq	250f0 <fputs@plt+0x1fad8>
   24e50:	ldr	r3, [r5]
   24e54:	cmp	r3, #0
   24e58:	beq	250f0 <fputs@plt+0x1fad8>
   24e5c:	ldr	r1, [pc, #2184]	; 256ec <fputs@plt+0x200d4>
   24e60:	mov	r0, r5
   24e64:	add	r1, pc, r1
   24e68:	bl	74b40 <fputs@plt+0x6f528>
   24e6c:	subs	r5, r0, #0
   24e70:	beq	250e8 <fputs@plt+0x1fad0>
   24e74:	bl	77b7c <fputs@plt+0x72564>
   24e78:	cmp	r0, #6
   24e7c:	bgt	25088 <fputs@plt+0x1fa70>
   24e80:	mov	r0, r5
   24e84:	bl	4e5c <free@plt>
   24e88:	cmp	r6, #0
   24e8c:	movne	r0, #0
   24e90:	beq	24eb0 <fputs@plt+0x1f898>
   24e94:	ldr	r8, [fp, #-96]	; 0xffffffa0
   24e98:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24e9c:	ldr	r3, [r8]
   24ea0:	cmp	r2, r3
   24ea4:	bne	25590 <fputs@plt+0x1ff78>
   24ea8:	sub	sp, fp, #32
   24eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24eb0:	ldr	r0, [pc, #2104]	; 256f0 <fputs@plt+0x200d8>
   24eb4:	add	r0, pc, r0
   24eb8:	bl	4c88 <getenv@plt>
   24ebc:	cmp	r0, #0
   24ec0:	beq	250c0 <fputs@plt+0x1faa8>
   24ec4:	bl	6eb88 <fputs@plt+0x69570>
   24ec8:	cmp	r0, #0
   24ecc:	str	r0, [r4, #4]
   24ed0:	beq	250e8 <fputs@plt+0x1fad0>
   24ed4:	ldr	r3, [r0]
   24ed8:	cmp	r3, #0
   24edc:	beq	250c8 <fputs@plt+0x1fab0>
   24ee0:	ldr	r0, [pc, #2060]	; 256f4 <fputs@plt+0x200dc>
   24ee4:	add	r0, pc, r0
   24ee8:	bl	4c88 <getenv@plt>
   24eec:	subs	r3, r0, #0
   24ef0:	beq	25158 <fputs@plt+0x1fb40>
   24ef4:	bl	6eb88 <fputs@plt+0x69570>
   24ef8:	cmp	r0, #0
   24efc:	str	r0, [r4, #8]
   24f00:	beq	250e8 <fputs@plt+0x1fad0>
   24f04:	ldr	r3, [r0]
   24f08:	cmp	r3, #0
   24f0c:	beq	25160 <fputs@plt+0x1fb48>
   24f10:	ldr	r0, [r4, #4]
   24f14:	mov	r1, r7
   24f18:	bl	6f078 <fputs@plt+0x69a60>
   24f1c:	cmp	r0, #0
   24f20:	beq	250e8 <fputs@plt+0x1fad0>
   24f24:	mov	r1, r7
   24f28:	ldr	r0, [r4, #8]
   24f2c:	bl	6f078 <fputs@plt+0x69a60>
   24f30:	cmp	r0, #0
   24f34:	beq	250e8 <fputs@plt+0x1fad0>
   24f38:	ldr	r5, [r4, #4]
   24f3c:	cmp	r5, #0
   24f40:	beq	25184 <fputs@plt+0x1fb6c>
   24f44:	ldr	r3, [r5]
   24f48:	cmp	r3, #0
   24f4c:	beq	25184 <fputs@plt+0x1fb6c>
   24f50:	ldr	r1, [pc, #1952]	; 256f8 <fputs@plt+0x200e0>
   24f54:	mov	r0, r5
   24f58:	add	r1, pc, r1
   24f5c:	bl	74b40 <fputs@plt+0x6f528>
   24f60:	subs	r5, r0, #0
   24f64:	beq	250e8 <fputs@plt+0x1fad0>
   24f68:	bl	77b7c <fputs@plt+0x72564>
   24f6c:	cmp	r0, #6
   24f70:	bgt	25230 <fputs@plt+0x1fc18>
   24f74:	mov	r0, r5
   24f78:	bl	4e5c <free@plt>
   24f7c:	ldr	r5, [r4, #8]
   24f80:	cmp	r5, #0
   24f84:	beq	251d8 <fputs@plt+0x1fbc0>
   24f88:	ldr	r3, [r5]
   24f8c:	cmp	r3, #0
   24f90:	beq	251d8 <fputs@plt+0x1fbc0>
   24f94:	ldr	r1, [pc, #1888]	; 256fc <fputs@plt+0x200e4>
   24f98:	mov	r0, r5
   24f9c:	add	r1, pc, r1
   24fa0:	bl	74b40 <fputs@plt+0x6f528>
   24fa4:	subs	r4, r0, #0
   24fa8:	beq	250e8 <fputs@plt+0x1fad0>
   24fac:	bl	77b7c <fputs@plt+0x72564>
   24fb0:	cmp	r0, #6
   24fb4:	ble	24fec <fputs@plt+0x1f9d4>
   24fb8:	ldr	r2, [pc, #1856]	; 25700 <fputs@plt+0x200e8>
   24fbc:	mov	r0, #7
   24fc0:	ldr	ip, [pc, #1852]	; 25704 <fputs@plt+0x200ec>
   24fc4:	mov	r1, #0
   24fc8:	add	r2, pc, r2
   24fcc:	str	r2, [sp, #4]
   24fd0:	ldr	r2, [pc, #1840]	; 25708 <fputs@plt+0x200f0>
   24fd4:	add	ip, pc, ip
   24fd8:	str	r4, [sp, #8]
   24fdc:	movw	r3, #406	; 0x196
   24fe0:	str	ip, [sp]
   24fe4:	add	r2, pc, r2
   24fe8:	bl	76de4 <fputs@plt+0x717cc>
   24fec:	mov	r0, r4
   24ff0:	bl	4e5c <free@plt>
   24ff4:	mov	r0, #0
   24ff8:	b	24e94 <fputs@plt+0x1f87c>
   24ffc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   25000:	cmp	r1, #0
   25004:	bne	25268 <fputs@plt+0x1fc50>
   25008:	cmp	r8, #0
   2500c:	ldr	r1, [pc, #1784]	; 2570c <fputs@plt+0x200f4>
   25010:	ldr	r3, [pc, #1784]	; 25710 <fputs@plt+0x200f8>
   25014:	movne	r0, r8
   25018:	mvneq	r0, #0
   2501c:	cmp	r9, #0
   25020:	ldr	r8, [fp, #-100]	; 0xffffff9c
   25024:	add	r3, pc, r3
   25028:	mvneq	r9, #0
   2502c:	add	r1, pc, r1
   25030:	ldr	lr, [pc, #1756]	; 25714 <fputs@plt+0x200fc>
   25034:	cmp	sl, #0
   25038:	ldr	ip, [pc, #1752]	; 25718 <fputs@plt+0x20100>
   2503c:	ldr	r5, [pc, #1752]	; 2571c <fputs@plt+0x20104>
   25040:	movne	r2, sl
   25044:	mvneq	r2, #0
   25048:	str	r3, [sp, #12]
   2504c:	add	lr, pc, lr
   25050:	str	r3, [sp, #16]
   25054:	add	ip, pc, ip
   25058:	ldr	r3, [pc, #1728]	; 25720 <fputs@plt+0x20108>
   2505c:	add	r5, pc, r5
   25060:	str	r2, [sp, #24]
   25064:	mov	r2, r1
   25068:	str	r9, [sp]
   2506c:	add	r3, pc, r3
   25070:	str	r8, [sp, #28]
   25074:	str	lr, [sp, #4]
   25078:	str	ip, [sp, #8]
   2507c:	str	r5, [sp, #20]
   25080:	bl	7493c <fputs@plt+0x6f324>
   25084:	b	24e08 <fputs@plt+0x1f7f0>
   25088:	ldr	r2, [pc, #1684]	; 25724 <fputs@plt+0x2010c>
   2508c:	mov	r0, #7
   25090:	ldr	ip, [pc, #1680]	; 25728 <fputs@plt+0x20110>
   25094:	mov	r1, #0
   25098:	add	r2, pc, r2
   2509c:	str	r2, [sp, #4]
   250a0:	ldr	r2, [pc, #1668]	; 2572c <fputs@plt+0x20114>
   250a4:	add	ip, pc, ip
   250a8:	str	r5, [sp, #8]
   250ac:	mov	r3, #336	; 0x150
   250b0:	str	ip, [sp]
   250b4:	add	r2, pc, r2
   250b8:	bl	76de4 <fputs@plt+0x717cc>
   250bc:	b	24e80 <fputs@plt+0x1f868>
   250c0:	mov	r0, r6
   250c4:	str	r6, [r4, #4]
   250c8:	bl	74690 <fputs@plt+0x6f078>
   250cc:	ldr	r0, [pc, #1628]	; 25730 <fputs@plt+0x20118>
   250d0:	mov	r1, #0
   250d4:	add	r0, pc, r0
   250d8:	bl	7493c <fputs@plt+0x6f324>
   250dc:	cmp	r0, #0
   250e0:	str	r0, [r4, #4]
   250e4:	bne	24ee0 <fputs@plt+0x1f8c8>
   250e8:	mvn	r0, #11
   250ec:	b	24e94 <fputs@plt+0x1f87c>
   250f0:	bl	77b7c <fputs@plt+0x72564>
   250f4:	cmp	r0, #6
   250f8:	ble	25130 <fputs@plt+0x1fb18>
   250fc:	ldr	lr, [pc, #1584]	; 25734 <fputs@plt+0x2011c>
   25100:	mov	r0, #7
   25104:	ldr	ip, [pc, #1580]	; 25738 <fputs@plt+0x20120>
   25108:	mov	r1, #0
   2510c:	ldr	r2, [pc, #1576]	; 2573c <fputs@plt+0x20124>
   25110:	add	lr, pc, lr
   25114:	add	ip, pc, ip
   25118:	movw	r3, #338	; 0x152
   2511c:	add	r2, pc, r2
   25120:	str	lr, [sp]
   25124:	str	ip, [sp, #4]
   25128:	bl	76de4 <fputs@plt+0x717cc>
   2512c:	ldr	r5, [r4]
   25130:	mov	r0, r5
   25134:	bl	74690 <fputs@plt+0x6f078>
   25138:	mov	r3, #0
   2513c:	str	r3, [r4]
   25140:	b	24e88 <fputs@plt+0x1f870>
   25144:	str	r5, [r4]
   25148:	b	24d9c <fputs@plt+0x1f784>
   2514c:	bl	74690 <fputs@plt+0x6f078>
   25150:	mov	r0, r8
   25154:	b	24e94 <fputs@plt+0x1f87c>
   25158:	mov	r0, r3
   2515c:	str	r3, [r4, #8]
   25160:	bl	74690 <fputs@plt+0x6f078>
   25164:	ldr	r0, [pc, #1492]	; 25740 <fputs@plt+0x20128>
   25168:	mov	r1, #0
   2516c:	add	r0, pc, r0
   25170:	bl	7493c <fputs@plt+0x6f324>
   25174:	cmp	r0, #0
   25178:	str	r0, [r4, #8]
   2517c:	bne	24f10 <fputs@plt+0x1f8f8>
   25180:	b	250e8 <fputs@plt+0x1fad0>
   25184:	bl	77b7c <fputs@plt+0x72564>
   25188:	cmp	r0, #6
   2518c:	ble	251c4 <fputs@plt+0x1fbac>
   25190:	ldr	lr, [pc, #1452]	; 25744 <fputs@plt+0x2012c>
   25194:	mov	r0, #7
   25198:	ldr	ip, [pc, #1448]	; 25748 <fputs@plt+0x20130>
   2519c:	mov	r1, #0
   251a0:	ldr	r2, [pc, #1444]	; 2574c <fputs@plt+0x20134>
   251a4:	add	lr, pc, lr
   251a8:	add	ip, pc, ip
   251ac:	movw	r3, #395	; 0x18b
   251b0:	add	r2, pc, r2
   251b4:	str	lr, [sp]
   251b8:	str	ip, [sp, #4]
   251bc:	bl	76de4 <fputs@plt+0x717cc>
   251c0:	ldr	r5, [r4, #4]
   251c4:	mov	r0, r5
   251c8:	bl	74690 <fputs@plt+0x6f078>
   251cc:	mov	r3, #0
   251d0:	str	r3, [r4, #4]
   251d4:	b	24f7c <fputs@plt+0x1f964>
   251d8:	bl	77b7c <fputs@plt+0x72564>
   251dc:	cmp	r0, #6
   251e0:	ble	25218 <fputs@plt+0x1fc00>
   251e4:	ldr	lr, [pc, #1380]	; 25750 <fputs@plt+0x20138>
   251e8:	mov	r0, #7
   251ec:	ldr	ip, [pc, #1376]	; 25754 <fputs@plt+0x2013c>
   251f0:	mov	r1, #0
   251f4:	ldr	r2, [pc, #1372]	; 25758 <fputs@plt+0x20140>
   251f8:	add	lr, pc, lr
   251fc:	add	ip, pc, ip
   25200:	mov	r3, #408	; 0x198
   25204:	add	r2, pc, r2
   25208:	str	lr, [sp]
   2520c:	str	ip, [sp, #4]
   25210:	bl	76de4 <fputs@plt+0x717cc>
   25214:	ldr	r5, [r4, #8]
   25218:	mov	r0, r5
   2521c:	bl	74690 <fputs@plt+0x6f078>
   25220:	mov	r3, #0
   25224:	mov	r0, r3
   25228:	str	r3, [r4, #8]
   2522c:	b	24e94 <fputs@plt+0x1f87c>
   25230:	ldr	r2, [pc, #1316]	; 2575c <fputs@plt+0x20144>
   25234:	mov	r0, #7
   25238:	ldr	ip, [pc, #1312]	; 25760 <fputs@plt+0x20148>
   2523c:	mov	r1, #0
   25240:	add	r2, pc, r2
   25244:	str	r2, [sp, #4]
   25248:	ldr	r2, [pc, #1300]	; 25764 <fputs@plt+0x2014c>
   2524c:	add	ip, pc, ip
   25250:	str	r5, [sp, #8]
   25254:	movw	r3, #393	; 0x189
   25258:	str	ip, [sp]
   2525c:	add	r2, pc, r2
   25260:	bl	76de4 <fputs@plt+0x717cc>
   25264:	b	24f74 <fputs@plt+0x1f95c>
   25268:	ldr	r2, [pc, #1272]	; 25768 <fputs@plt+0x20150>
   2526c:	sub	r1, fp, #64	; 0x40
   25270:	str	r1, [fp, #-116]	; 0xffffff8c
   25274:	sub	r3, fp, #76	; 0x4c
   25278:	add	r2, pc, r2
   2527c:	str	r3, [fp, #-104]	; 0xffffff98
   25280:	add	lr, r2, #12
   25284:	mov	r3, #0
   25288:	ldm	r2, {r0, r1, r2}
   2528c:	sub	ip, fp, #64	; 0x40
   25290:	str	r3, [fp, #-88]	; 0xffffffa8
   25294:	str	r3, [fp, #-84]	; 0xffffffac
   25298:	str	r3, [fp, #-80]	; 0xffffffb0
   2529c:	ldr	r3, [fp, #-104]	; 0xffffff98
   252a0:	stm	r3, {r0, r1, r2}
   252a4:	ldm	lr!, {r0, r1, r2, r3}
   252a8:	stmia	ip!, {r0, r1, r2, r3}
   252ac:	ldm	lr, {r0, r1}
   252b0:	stm	ip, {r0, r1}
   252b4:	sub	r0, fp, #88	; 0x58
   252b8:	bl	24c00 <fputs@plt+0x1f5e8>
   252bc:	cmp	r0, #0
   252c0:	blt	2551c <fputs@plt+0x1ff04>
   252c4:	sub	r0, fp, #84	; 0x54
   252c8:	bl	24c84 <fputs@plt+0x1f66c>
   252cc:	cmp	r0, #0
   252d0:	blt	2551c <fputs@plt+0x1ff04>
   252d4:	ldr	r0, [pc, #1168]	; 2576c <fputs@plt+0x20154>
   252d8:	add	r0, pc, r0
   252dc:	bl	4c88 <getenv@plt>
   252e0:	subs	r3, r0, #0
   252e4:	beq	25538 <fputs@plt+0x1ff20>
   252e8:	ldr	r1, [pc, #1152]	; 25770 <fputs@plt+0x20158>
   252ec:	add	r1, pc, r1
   252f0:	bl	749a0 <fputs@plt+0x6f388>
   252f4:	cmp	r0, #0
   252f8:	str	r0, [fp, #-100]	; 0xffffff9c
   252fc:	beq	2551c <fputs@plt+0x1ff04>
   25300:	ldr	r0, [pc, #1132]	; 25774 <fputs@plt+0x2015c>
   25304:	add	r0, pc, r0
   25308:	bl	4c88 <getenv@plt>
   2530c:	subs	r5, r0, #0
   25310:	beq	25540 <fputs@plt+0x1ff28>
   25314:	ldr	r1, [pc, #1116]	; 25778 <fputs@plt+0x20160>
   25318:	add	r1, pc, r1
   2531c:	bl	66c68 <fputs@plt+0x61650>
   25320:	str	r0, [fp, #-108]	; 0xffffff94
   25324:	ldr	r1, [fp, #-108]	; 0xffffff94
   25328:	cmp	r1, #0
   2532c:	beq	25528 <fputs@plt+0x1ff10>
   25330:	ldr	r0, [pc, #1092]	; 2577c <fputs@plt+0x20164>
   25334:	add	r0, pc, r0
   25338:	bl	4c88 <getenv@plt>
   2533c:	subs	r2, r0, #0
   25340:	beq	25570 <fputs@plt+0x1ff58>
   25344:	ldr	r1, [pc, #1076]	; 25780 <fputs@plt+0x20168>
   25348:	add	r1, pc, r1
   2534c:	bl	749a0 <fputs@plt+0x6f388>
   25350:	str	r0, [fp, #-112]	; 0xffffff90
   25354:	ldr	r1, [fp, #-112]	; 0xffffff90
   25358:	cmp	r1, #0
   2535c:	beq	25528 <fputs@plt+0x1ff10>
   25360:	cmp	r8, #0
   25364:	sub	r5, fp, #80	; 0x50
   25368:	beq	25380 <fputs@plt+0x1fd68>
   2536c:	mov	r1, r8
   25370:	mov	r0, r5
   25374:	bl	74ec0 <fputs@plt+0x6f8a8>
   25378:	cmp	r0, #0
   2537c:	blt	25510 <fputs@plt+0x1fef8>
   25380:	ldr	r1, [fp, #-88]	; 0xffffffa8
   25384:	cmp	r1, #0
   25388:	beq	2539c <fputs@plt+0x1fd84>
   2538c:	mov	r0, r5
   25390:	bl	74ec0 <fputs@plt+0x6f8a8>
   25394:	cmp	r0, #0
   25398:	blt	25510 <fputs@plt+0x1fef8>
   2539c:	ldr	r8, [fp, #-100]	; 0xffffff9c
   253a0:	cmp	r8, #0
   253a4:	beq	253d4 <fputs@plt+0x1fdbc>
   253a8:	ldr	r8, [fp, #-100]	; 0xffffff9c
   253ac:	ldr	r3, [r8]
   253b0:	cmp	r3, #0
   253b4:	beq	253d4 <fputs@plt+0x1fdbc>
   253b8:	ldr	r2, [pc, #964]	; 25784 <fputs@plt+0x2016c>
   253bc:	mov	r0, r5
   253c0:	ldr	r1, [fp, #-100]	; 0xffffff9c
   253c4:	add	r2, pc, r2
   253c8:	bl	74d18 <fputs@plt+0x6f700>
   253cc:	cmp	r0, #0
   253d0:	blt	25510 <fputs@plt+0x1fef8>
   253d4:	sub	r1, fp, #76	; 0x4c
   253d8:	mov	r0, r5
   253dc:	bl	74ef8 <fputs@plt+0x6f8e0>
   253e0:	cmp	r0, #0
   253e4:	blt	25510 <fputs@plt+0x1fef8>
   253e8:	ldr	r1, [fp, #-84]	; 0xffffffac
   253ec:	cmp	r1, #0
   253f0:	beq	25404 <fputs@plt+0x1fdec>
   253f4:	mov	r0, r5
   253f8:	bl	74ec0 <fputs@plt+0x6f8a8>
   253fc:	cmp	r0, #0
   25400:	blt	25510 <fputs@plt+0x1fef8>
   25404:	ldr	r1, [pc, #892]	; 25788 <fputs@plt+0x20170>
   25408:	mov	r0, r5
   2540c:	add	r1, pc, r1
   25410:	bl	74ec0 <fputs@plt+0x6f8a8>
   25414:	cmp	r0, #0
   25418:	blt	25510 <fputs@plt+0x1fef8>
   2541c:	cmp	r9, #0
   25420:	beq	25438 <fputs@plt+0x1fe20>
   25424:	mov	r1, r9
   25428:	mov	r0, r5
   2542c:	bl	74ec0 <fputs@plt+0x6f8a8>
   25430:	cmp	r0, #0
   25434:	blt	25510 <fputs@plt+0x1fef8>
   25438:	ldr	r8, [fp, #-108]	; 0xffffff94
   2543c:	cmp	r8, #0
   25440:	beq	25458 <fputs@plt+0x1fe40>
   25444:	mov	r0, r5
   25448:	ldr	r1, [fp, #-108]	; 0xffffff94
   2544c:	bl	74ec0 <fputs@plt+0x6f8a8>
   25450:	cmp	r0, #0
   25454:	blt	25510 <fputs@plt+0x1fef8>
   25458:	ldr	r8, [fp, #-112]	; 0xffffff90
   2545c:	ldr	r3, [r8]
   25460:	cmp	r3, #0
   25464:	beq	25484 <fputs@plt+0x1fe6c>
   25468:	ldr	r2, [pc, #796]	; 2578c <fputs@plt+0x20174>
   2546c:	mov	r0, r5
   25470:	ldr	r1, [fp, #-112]	; 0xffffff90
   25474:	add	r2, pc, r2
   25478:	bl	74d18 <fputs@plt+0x6f700>
   2547c:	cmp	r0, #0
   25480:	blt	25510 <fputs@plt+0x1fef8>
   25484:	sub	r1, fp, #64	; 0x40
   25488:	mov	r0, r5
   2548c:	bl	74ef8 <fputs@plt+0x6f8e0>
   25490:	cmp	r0, #0
   25494:	blt	25510 <fputs@plt+0x1fef8>
   25498:	cmp	sl, #0
   2549c:	beq	254b4 <fputs@plt+0x1fe9c>
   254a0:	mov	r0, r5
   254a4:	mov	r1, sl
   254a8:	bl	74ec0 <fputs@plt+0x6f8a8>
   254ac:	cmp	r0, #0
   254b0:	blt	25510 <fputs@plt+0x1fef8>
   254b4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   254b8:	bl	6eb2c <fputs@plt+0x69514>
   254bc:	cmp	r0, #0
   254c0:	beq	25594 <fputs@plt+0x1ff7c>
   254c4:	mov	r3, #0
   254c8:	ldr	r5, [fp, #-80]	; 0xffffffb0
   254cc:	mov	r0, r3
   254d0:	str	r3, [fp, #-80]	; 0xffffffb0
   254d4:	bl	4e5c <free@plt>
   254d8:	ldr	r0, [fp, #-112]	; 0xffffff90
   254dc:	bl	74690 <fputs@plt+0x6f078>
   254e0:	ldr	r8, [fp, #-100]	; 0xffffff9c
   254e4:	cmp	r8, #0
   254e8:	beq	254f4 <fputs@plt+0x1fedc>
   254ec:	ldr	r0, [fp, #-100]	; 0xffffff9c
   254f0:	bl	74690 <fputs@plt+0x6f078>
   254f4:	ldr	r0, [fp, #-108]	; 0xffffff94
   254f8:	bl	4e5c <free@plt>
   254fc:	ldr	r0, [fp, #-84]	; 0xffffffac
   25500:	bl	4e5c <free@plt>
   25504:	ldr	r0, [fp, #-88]	; 0xffffffa8
   25508:	bl	4e5c <free@plt>
   2550c:	b	24e0c <fputs@plt+0x1f7f4>
   25510:	ldr	r0, [fp, #-80]	; 0xffffffb0
   25514:	mov	r5, #0
   25518:	b	254d4 <fputs@plt+0x1febc>
   2551c:	mov	r8, #0
   25520:	str	r8, [fp, #-108]	; 0xffffff94
   25524:	str	r8, [fp, #-100]	; 0xffffff9c
   25528:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2552c:	mov	r5, #0
   25530:	bl	4e5c <free@plt>
   25534:	b	254e0 <fputs@plt+0x1fec8>
   25538:	str	r3, [fp, #-100]	; 0xffffff9c
   2553c:	b	25300 <fputs@plt+0x1fce8>
   25540:	ldr	r0, [pc, #584]	; 25790 <fputs@plt+0x20178>
   25544:	add	r0, pc, r0
   25548:	bl	4c88 <getenv@plt>
   2554c:	subs	r3, r0, #0
   25550:	beq	25588 <fputs@plt+0x1ff70>
   25554:	ldr	r1, [pc, #568]	; 25794 <fputs@plt+0x2017c>
   25558:	mov	r3, r5
   2555c:	ldr	r2, [pc, #564]	; 25798 <fputs@plt+0x20180>
   25560:	add	r1, pc, r1
   25564:	add	r2, pc, r2
   25568:	bl	6a1cc <fputs@plt+0x64bb4>
   2556c:	b	25320 <fputs@plt+0x1fd08>
   25570:	ldr	r0, [pc, #548]	; 2579c <fputs@plt+0x20184>
   25574:	ldr	r1, [pc, #548]	; 257a0 <fputs@plt+0x20188>
   25578:	add	r0, pc, r0
   2557c:	add	r1, pc, r1
   25580:	bl	7493c <fputs@plt+0x6f324>
   25584:	b	25350 <fputs@plt+0x1fd38>
   25588:	str	r3, [fp, #-108]	; 0xffffff94
   2558c:	b	25330 <fputs@plt+0x1fd18>
   25590:	bl	524c <__stack_chk_fail@plt>
   25594:	mov	r5, r0
   25598:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2559c:	b	254d4 <fputs@plt+0x1febc>
   255a0:	ldr	r0, [pc, #508]	; 257a4 <fputs@plt+0x2018c>
   255a4:	mov	r2, #251	; 0xfb
   255a8:	ldr	r1, [pc, #504]	; 257a8 <fputs@plt+0x20190>
   255ac:	ldr	r3, [pc, #504]	; 257ac <fputs@plt+0x20194>
   255b0:	add	r0, pc, r0
   255b4:	add	r1, pc, r1
   255b8:	add	r3, pc, r3
   255bc:	bl	76bb0 <fputs@plt+0x71598>
   255c0:	mov	r4, r0
   255c4:	ldr	r0, [fp, #-108]	; 0xffffff94
   255c8:	bl	4e5c <free@plt>
   255cc:	ldr	r0, [fp, #-84]	; 0xffffffac
   255d0:	bl	4e5c <free@plt>
   255d4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   255d8:	bl	4e5c <free@plt>
   255dc:	ldr	r0, [fp, #-120]	; 0xffffff88
   255e0:	bl	74690 <fputs@plt+0x6f078>
   255e4:	mov	r0, r4
   255e8:	bl	54f8 <_Unwind_Resume@plt>
   255ec:	mov	r4, r0
   255f0:	mov	r8, #0
   255f4:	str	r8, [fp, #-112]	; 0xffffff90
   255f8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   255fc:	bl	4e5c <free@plt>
   25600:	ldr	r8, [fp, #-112]	; 0xffffff90
   25604:	cmp	r8, #0
   25608:	beq	25614 <fputs@plt+0x1fffc>
   2560c:	mov	r0, r8
   25610:	bl	74690 <fputs@plt+0x6f078>
   25614:	ldr	r8, [fp, #-100]	; 0xffffff9c
   25618:	cmp	r8, #0
   2561c:	beq	255c4 <fputs@plt+0x1ffac>
   25620:	mov	r0, r8
   25624:	bl	74690 <fputs@plt+0x6f078>
   25628:	b	255c4 <fputs@plt+0x1ffac>
   2562c:	mov	r4, r0
   25630:	mov	r0, r5
   25634:	bl	4e5c <free@plt>
   25638:	mov	r0, r4
   2563c:	bl	54f8 <_Unwind_Resume@plt>
   25640:	mov	r4, r0
   25644:	str	r5, [fp, #-120]	; 0xffffff88
   25648:	b	255dc <fputs@plt+0x1ffc4>
   2564c:	b	2562c <fputs@plt+0x20014>
   25650:	mov	r5, r0
   25654:	mov	r0, r4
   25658:	bl	4e5c <free@plt>
   2565c:	mov	r0, r5
   25660:	bl	54f8 <_Unwind_Resume@plt>
   25664:	bl	6eb88 <fputs@plt+0x69570>
   25668:	cmp	r0, #0
   2566c:	str	r0, [r4]
   25670:	bne	24e34 <fputs@plt+0x1f81c>
   25674:	b	250e8 <fputs@plt+0x1fad0>
   25678:	mov	r4, r0
   2567c:	b	255dc <fputs@plt+0x1ffc4>
   25680:	mov	r8, #0
   25684:	mov	r4, r0
   25688:	str	r8, [fp, #-108]	; 0xffffff94
   2568c:	str	r8, [fp, #-112]	; 0xffffff90
   25690:	str	r8, [fp, #-100]	; 0xffffff9c
   25694:	b	255f8 <fputs@plt+0x1ffe0>
   25698:	b	25680 <fputs@plt+0x20068>
   2569c:	mov	r8, #0
   256a0:	mov	r4, r0
   256a4:	str	r8, [fp, #-108]	; 0xffffff94
   256a8:	str	r8, [fp, #-112]	; 0xffffff90
   256ac:	b	255f8 <fputs@plt+0x1ffe0>
   256b0:	b	255ec <fputs@plt+0x1ffd4>
   256b4:	b	2569c <fputs@plt+0x20084>
   256b8:	b	25680 <fputs@plt+0x20068>
   256bc:	mov	r4, r0
   256c0:	b	25614 <fputs@plt+0x1fffc>
   256c4:	mov	r4, r0
   256c8:	b	255f8 <fputs@plt+0x1ffe0>
   256cc:	andeq	fp, r8, r8, lsl #29
   256d0:	andeq	r0, r0, r0, asr #8
   256d4:	andeq	r2, r6, r8, lsr r9
   256d8:	muleq	r6, r4, r2
   256dc:	ldrdeq	fp, [r5], -ip
   256e0:	andeq	r2, r6, ip, lsl #19
   256e4:	andeq	r2, r6, r0, asr r9
   256e8:	andeq	r2, r6, r0, ror #3
   256ec:	andeq	r2, r6, ip, lsl sl
   256f0:	andeq	r2, r6, r4, lsl #18
   256f4:	andeq	r2, r6, ip, ror #17
   256f8:	andeq	r2, r6, r8, lsr #18
   256fc:	andeq	r2, r6, r4, ror #17
   25700:	andeq	r2, r6, r4, ror #16
   25704:	andeq	r2, r6, ip, asr #9
   25708:	andeq	r2, r6, r0, ror #12
   2570c:	muleq	r5, ip, ip
   25710:	ldrdeq	r2, [r6], -ip
   25714:	andeq	r2, r6, r8, ror r6
   25718:	andeq	r2, r6, ip, lsl #13
   2571c:			; <UNDEFINED> instruction: 0x000626bc
   25720:	andeq	r1, r6, r4, lsl #31
   25724:	ldrdeq	r2, [r6], -r0
   25728:	strdeq	r2, [r6], -ip
   2572c:	muleq	r6, r0, r5
   25730:	andeq	ip, r5, ip, ror #1
   25734:	muleq	r6, r0, r3
   25738:	andeq	r2, r6, ip, lsl #13
   2573c:	andeq	r2, r6, r8, lsr #10
   25740:	andeq	r2, r6, r8, lsl r7
   25744:	strdeq	r2, [r6], -ip
   25748:	andeq	r2, r6, r8, ror #12
   2574c:	muleq	r6, r4, r4
   25750:	andeq	r2, r6, r8, lsr #5
   25754:	andeq	r2, r6, r8, asr r6
   25758:	andeq	r2, r6, r0, asr #8
   2575c:	andeq	r2, r6, r8, lsr #11
   25760:	andeq	r2, r6, r4, asr r2
   25764:	andeq	r2, r6, r8, ror #7
   25768:	andeq	fp, r8, r8, ror #27
   2576c:	muleq	r6, ip, r3
   25770:	andeq	r2, r6, r4, ror #25
   25774:	andeq	r2, r6, r0, lsl #7
   25778:	strdeq	r2, [r6], -r0
   2577c:	andeq	r2, r6, ip, lsr r5
   25780:	andeq	r2, r6, r8, lsl #25
   25784:	andeq	r2, r6, r4, asr #6
   25788:	andeq	r1, r6, r4, ror #23
   2578c:	muleq	r6, r4, r2
   25790:			; <UNDEFINED> instruction: 0x00061fb4
   25794:	andeq	r2, r6, r4, lsr r1
   25798:	andeq	r2, r6, r4, lsr #3
   2579c:	andeq	r2, r6, ip, lsr #2
   257a0:	andeq	r2, r6, ip, lsr r1
   257a4:	andeq	sp, r6, r0, asr #29
   257a8:	muleq	r6, r0, r0
   257ac:	ldrdeq	r2, [r6], -r8
   257b0:	push	{r3, r4, r5, lr}
   257b4:	subs	r4, r0, #0
   257b8:	beq	257e8 <fputs@plt+0x201d0>
   257bc:	ldr	r0, [r4]
   257c0:	mov	r5, #0
   257c4:	bl	74690 <fputs@plt+0x6f078>
   257c8:	ldr	r0, [r4, #4]
   257cc:	str	r5, [r4]
   257d0:	bl	74690 <fputs@plt+0x6f078>
   257d4:	ldr	r0, [r4, #8]
   257d8:	bl	74690 <fputs@plt+0x6f078>
   257dc:	str	r5, [r4, #8]
   257e0:	str	r5, [r4, #4]
   257e4:	pop	{r3, r4, r5, pc}
   257e8:	ldr	r0, [pc, #24]	; 25808 <fputs@plt+0x201f0>
   257ec:	movw	r2, #421	; 0x1a5
   257f0:	ldr	r1, [pc, #20]	; 2580c <fputs@plt+0x201f4>
   257f4:	ldr	r3, [pc, #20]	; 25810 <fputs@plt+0x201f8>
   257f8:	add	r0, pc, r0
   257fc:	add	r1, pc, r1
   25800:	add	r3, pc, r3
   25804:	bl	76bb0 <fputs@plt+0x71598>
   25808:	andeq	sp, r6, r8, ror ip
   2580c:	andeq	r1, r6, r8, asr #28
   25810:			; <UNDEFINED> instruction: 0x00061cb4
   25814:	push	{r4, r5, lr}
   25818:	subs	r5, r0, #0
   2581c:	sub	sp, sp, #20
   25820:	mov	r4, r1
   25824:	beq	258a4 <fputs@plt+0x2028c>
   25828:	cmp	r1, #0
   2582c:	blt	258e4 <fputs@plt+0x202cc>
   25830:	cmp	r1, #2
   25834:	bgt	258c4 <fputs@plt+0x202ac>
   25838:	mov	lr, #0
   2583c:	subs	r1, r1, lr
   25840:	mov	ip, r5
   25844:	mov	r3, r2
   25848:	strb	lr, [ip], #1
   2584c:	movne	r1, #1
   25850:	add	ip, ip, #1
   25854:	subs	r4, r4, #2
   25858:	rsbs	r2, r4, #0
   2585c:	strb	lr, [r5, #1]
   25860:	adcs	r2, r2, r4
   25864:	strb	lr, [ip], #1
   25868:	strb	lr, [ip], #1
   2586c:	strb	lr, [ip], #1
   25870:	strb	lr, [ip], #1
   25874:	strb	lr, [ip], #1
   25878:	strb	lr, [ip], #1
   2587c:	strb	lr, [ip], #1
   25880:	strb	lr, [ip], #1
   25884:	strb	lr, [ip], #1
   25888:	strb	lr, [ip]
   2588c:	str	lr, [sp]
   25890:	str	lr, [sp, #4]
   25894:	str	lr, [sp, #8]
   25898:	bl	24cd8 <fputs@plt+0x1f6c0>
   2589c:	add	sp, sp, #20
   258a0:	pop	{r4, r5, pc}
   258a4:	ldr	r0, [pc, #88]	; 25904 <fputs@plt+0x202ec>
   258a8:	mov	r2, #436	; 0x1b4
   258ac:	ldr	r1, [pc, #84]	; 25908 <fputs@plt+0x202f0>
   258b0:	ldr	r3, [pc, #84]	; 2590c <fputs@plt+0x202f4>
   258b4:	add	r0, pc, r0
   258b8:	add	r1, pc, r1
   258bc:	add	r3, pc, r3
   258c0:	bl	76bb0 <fputs@plt+0x71598>
   258c4:	ldr	r0, [pc, #68]	; 25910 <fputs@plt+0x202f8>
   258c8:	movw	r2, #438	; 0x1b6
   258cc:	ldr	r1, [pc, #64]	; 25914 <fputs@plt+0x202fc>
   258d0:	ldr	r3, [pc, #64]	; 25918 <fputs@plt+0x20300>
   258d4:	add	r0, pc, r0
   258d8:	add	r1, pc, r1
   258dc:	add	r3, pc, r3
   258e0:	bl	76bb0 <fputs@plt+0x71598>
   258e4:	ldr	r0, [pc, #48]	; 2591c <fputs@plt+0x20304>
   258e8:	movw	r2, #437	; 0x1b5
   258ec:	ldr	r1, [pc, #44]	; 25920 <fputs@plt+0x20308>
   258f0:	ldr	r3, [pc, #44]	; 25924 <fputs@plt+0x2030c>
   258f4:	add	r0, pc, r0
   258f8:	add	r1, pc, r1
   258fc:	add	r3, pc, r3
   25900:	bl	76bb0 <fputs@plt+0x71598>
   25904:	andeq	fp, r5, ip, ror #11
   25908:	andeq	r1, r6, ip, lsl #27
   2590c:	andeq	r1, r6, ip, lsl #24
   25910:	andeq	r1, r6, r4, ror #13
   25914:	andeq	r1, r6, ip, ror #26
   25918:	andeq	r1, r6, ip, ror #23
   2591c:	andeq	r1, r6, r0, lsr #13
   25920:	andeq	r1, r6, ip, asr #26
   25924:	andeq	r1, r6, ip, asr #23
   25928:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2592c:	sub	sp, sp, #36	; 0x24
   25930:	ldr	lr, [pc, #592]	; 25b88 <fputs@plt+0x20570>
   25934:	subs	r5, r0, #0
   25938:	ldr	ip, [pc, #588]	; 25b8c <fputs@plt+0x20574>
   2593c:	mov	sl, r1
   25940:	add	lr, pc, lr
   25944:	str	r3, [sp, #20]
   25948:	str	r2, [sp, #8]
   2594c:	ldr	ip, [lr, ip]
   25950:	mov	r3, lr
   25954:	ldr	r3, [ip]
   25958:	str	ip, [sp, #16]
   2595c:	str	r3, [sp, #28]
   25960:	beq	25b34 <fputs@plt+0x2051c>
   25964:	cmp	r1, #0
   25968:	beq	25b54 <fputs@plt+0x2053c>
   2596c:	bl	4fc4 <strlen@plt>
   25970:	add	r4, r0, #1
   25974:	mov	r0, r4
   25978:	bl	5210 <malloc@plt>
   2597c:	subs	r8, r0, #0
   25980:	beq	25b28 <fputs@plt+0x20510>
   25984:	ldrb	r2, [r5]
   25988:	cmp	r2, #0
   2598c:	beq	25b20 <fputs@plt+0x20508>
   25990:	add	r5, r5, #1
   25994:	mov	ip, #0
   25998:	mov	r6, r8
   2599c:	add	r1, sp, #24
   259a0:	str	r1, [sp, #12]
   259a4:	cmp	ip, #0
   259a8:	beq	25ab0 <fputs@plt+0x20498>
   259ac:	cmp	r2, #37	; 0x25
   259b0:	beq	25ac4 <fputs@plt+0x204ac>
   259b4:	ldrb	r0, [sl]
   259b8:	mov	r3, sl
   259bc:	cmp	r0, #0
   259c0:	bne	259d4 <fputs@plt+0x203bc>
   259c4:	b	259dc <fputs@plt+0x203c4>
   259c8:	ldrb	r0, [r3, #12]!
   259cc:	cmp	r0, #0
   259d0:	beq	259dc <fputs@plt+0x203c4>
   259d4:	cmp	r2, r0
   259d8:	bne	259c8 <fputs@plt+0x203b0>
   259dc:	ldr	ip, [r3, #4]
   259e0:	cmp	ip, #0
   259e4:	beq	25ad4 <fputs@plt+0x204bc>
   259e8:	mov	r2, #0
   259ec:	ldr	r1, [r3, #8]
   259f0:	str	r2, [sp, #24]
   259f4:	add	r3, sp, #24
   259f8:	ldr	r2, [sp, #8]
   259fc:	blx	ip
   25a00:	cmp	r0, #0
   25a04:	blt	25af0 <fputs@plt+0x204d8>
   25a08:	ldr	r7, [sp, #24]
   25a0c:	rsb	r8, r6, r8
   25a10:	mov	r0, r7
   25a14:	bl	4fc4 <strlen@plt>
   25a18:	add	r3, r0, r8
   25a1c:	mov	fp, r0
   25a20:	add	r0, r4, r3
   25a24:	str	r3, [sp, #4]
   25a28:	bl	5210 <malloc@plt>
   25a2c:	subs	r9, r0, #0
   25a30:	beq	25b0c <fputs@plt+0x204f4>
   25a34:	mov	r1, r6
   25a38:	mov	r2, r8
   25a3c:	bl	5018 <memcpy@plt>
   25a40:	mov	r2, fp
   25a44:	mov	r1, r7
   25a48:	add	r0, r9, r8
   25a4c:	bl	5018 <memcpy@plt>
   25a50:	mov	r0, r6
   25a54:	bl	4e5c <free@plt>
   25a58:	ldr	r3, [sp, #4]
   25a5c:	mov	r0, r7
   25a60:	mov	r6, r9
   25a64:	add	r8, r9, r3
   25a68:	bl	4e5c <free@plt>
   25a6c:	mov	ip, #0
   25a70:	ldrb	r2, [r5], #1
   25a74:	sub	r4, r4, #1
   25a78:	cmp	r2, #0
   25a7c:	bne	259a4 <fputs@plt+0x2038c>
   25a80:	ldr	r2, [sp, #20]
   25a84:	mov	r4, #0
   25a88:	strb	r4, [r8]
   25a8c:	str	r6, [r2]
   25a90:	ldr	r1, [sp, #16]
   25a94:	mov	r0, r4
   25a98:	ldr	r2, [sp, #28]
   25a9c:	ldr	r3, [r1]
   25aa0:	cmp	r2, r3
   25aa4:	bne	25b30 <fputs@plt+0x20518>
   25aa8:	add	sp, sp, #36	; 0x24
   25aac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ab0:	cmp	r2, #37	; 0x25
   25ab4:	strbne	r2, [r8]
   25ab8:	addne	r8, r8, #1
   25abc:	moveq	ip, #1
   25ac0:	b	25a70 <fputs@plt+0x20458>
   25ac4:	strb	r2, [r8]
   25ac8:	mov	ip, #0
   25acc:	add	r8, r8, #1
   25ad0:	b	25a70 <fputs@plt+0x20458>
   25ad4:	mov	r3, r8
   25ad8:	mov	r1, #37	; 0x25
   25adc:	strb	r1, [r3], #2
   25ae0:	ldrb	r2, [r5, #-1]
   25ae4:	strb	r2, [r8, #1]
   25ae8:	mov	r8, r3
   25aec:	b	25a70 <fputs@plt+0x20458>
   25af0:	mov	r3, r0
   25af4:	mov	r0, r6
   25af8:	mov	r4, r3
   25afc:	bl	4e5c <free@plt>
   25b00:	ldr	r0, [sp, #24]
   25b04:	bl	4e5c <free@plt>
   25b08:	b	25a90 <fputs@plt+0x20478>
   25b0c:	mov	r0, r6
   25b10:	mvn	r4, #11
   25b14:	bl	4e5c <free@plt>
   25b18:	mov	r0, r7
   25b1c:	b	25b04 <fputs@plt+0x204ec>
   25b20:	mov	r6, r8
   25b24:	b	25a80 <fputs@plt+0x20468>
   25b28:	mvn	r4, #11
   25b2c:	b	25a90 <fputs@plt+0x20478>
   25b30:	bl	524c <__stack_chk_fail@plt>
   25b34:	ldr	r0, [pc, #84]	; 25b90 <fputs@plt+0x20578>
   25b38:	mov	r2, #42	; 0x2a
   25b3c:	ldr	r1, [pc, #80]	; 25b94 <fputs@plt+0x2057c>
   25b40:	ldr	r3, [pc, #80]	; 25b98 <fputs@plt+0x20580>
   25b44:	add	r0, pc, r0
   25b48:	add	r1, pc, r1
   25b4c:	add	r3, pc, r3
   25b50:	bl	76bb0 <fputs@plt+0x71598>
   25b54:	ldr	r0, [pc, #64]	; 25b9c <fputs@plt+0x20584>
   25b58:	mov	r2, #43	; 0x2b
   25b5c:	ldr	r1, [pc, #60]	; 25ba0 <fputs@plt+0x20588>
   25b60:	ldr	r3, [pc, #60]	; 25ba4 <fputs@plt+0x2058c>
   25b64:	add	r0, pc, r0
   25b68:	add	r1, pc, r1
   25b6c:	add	r3, pc, r3
   25b70:	bl	76bb0 <fputs@plt+0x71598>
   25b74:	mov	r4, r0
   25b78:	ldr	r0, [sp, #24]
   25b7c:	bl	4e5c <free@plt>
   25b80:	mov	r0, r4
   25b84:	bl	54f8 <_Unwind_Resume@plt>
   25b88:	andeq	fp, r8, r8, lsr r2
   25b8c:	andeq	r0, r0, r0, asr #8
   25b90:	andeq	sp, r6, r8, ror #3
   25b94:	andeq	r1, r6, r0, ror sp
   25b98:	andeq	r1, r6, r8, asr sp
   25b9c:	andeq	r1, r6, ip, ror #26
   25ba0:	andeq	r1, r6, r0, asr sp
   25ba4:	andeq	r1, r6, r8, lsr sp
   25ba8:	cmp	r1, #0
   25bac:	push	{r4, lr}
   25bb0:	movne	r0, r1
   25bb4:	mov	r4, r3
   25bb8:	beq	25bd4 <fputs@plt+0x205bc>
   25bbc:	bl	54ec <__strdup@plt>
   25bc0:	cmp	r0, #0
   25bc4:	strne	r0, [r4]
   25bc8:	movne	r0, #0
   25bcc:	mvneq	r0, #11
   25bd0:	pop	{r4, pc}
   25bd4:	ldr	r0, [pc, #4]	; 25be0 <fputs@plt+0x205c8>
   25bd8:	add	r0, pc, r0
   25bdc:	b	25bbc <fputs@plt+0x205a4>
   25be0:	andeq	r4, r6, r8, lsr #17
   25be4:	ldr	r2, [pc, #128]	; 25c6c <fputs@plt+0x20654>
   25be8:	ldr	r1, [pc, #128]	; 25c70 <fputs@plt+0x20658>
   25bec:	add	r2, pc, r2
   25bf0:	push	{r4, r5, r6, lr}
   25bf4:	sub	sp, sp, #32
   25bf8:	ldr	r5, [r2, r1]
   25bfc:	add	r4, sp, #8
   25c00:	mov	r6, r3
   25c04:	mov	r0, r4
   25c08:	ldr	r2, [r5]
   25c0c:	str	r2, [sp, #28]
   25c10:	bl	52848 <fputs@plt+0x4d230>
   25c14:	cmp	r0, #0
   25c18:	movlt	r3, r0
   25c1c:	blt	25c44 <fputs@plt+0x2062c>
   25c20:	mov	r0, #33	; 0x21
   25c24:	bl	5210 <malloc@plt>
   25c28:	cmp	r0, #0
   25c2c:	beq	25c60 <fputs@plt+0x20648>
   25c30:	str	r0, [sp]
   25c34:	ldm	r4, {r0, r1, r2, r3}
   25c38:	bl	52634 <fputs@plt+0x4d01c>
   25c3c:	mov	r3, #0
   25c40:	str	r0, [r6]
   25c44:	ldr	r2, [sp, #28]
   25c48:	mov	r0, r3
   25c4c:	ldr	r3, [r5]
   25c50:	cmp	r2, r3
   25c54:	bne	25c68 <fputs@plt+0x20650>
   25c58:	add	sp, sp, #32
   25c5c:	pop	{r4, r5, r6, pc}
   25c60:	mvn	r3, #11
   25c64:	b	25c44 <fputs@plt+0x2062c>
   25c68:	bl	524c <__stack_chk_fail@plt>
   25c6c:	andeq	sl, r8, ip, lsl #31
   25c70:	andeq	r0, r0, r0, asr #8
   25c74:	ldr	r2, [pc, #128]	; 25cfc <fputs@plt+0x206e4>
   25c78:	ldr	r1, [pc, #128]	; 25d00 <fputs@plt+0x206e8>
   25c7c:	add	r2, pc, r2
   25c80:	push	{r4, r5, r6, lr}
   25c84:	sub	sp, sp, #32
   25c88:	ldr	r5, [r2, r1]
   25c8c:	add	r4, sp, #8
   25c90:	mov	r6, r3
   25c94:	mov	r0, r4
   25c98:	ldr	r2, [r5]
   25c9c:	str	r2, [sp, #28]
   25ca0:	bl	52a20 <fputs@plt+0x4d408>
   25ca4:	cmp	r0, #0
   25ca8:	movlt	r3, r0
   25cac:	blt	25cd4 <fputs@plt+0x206bc>
   25cb0:	mov	r0, #33	; 0x21
   25cb4:	bl	5210 <malloc@plt>
   25cb8:	cmp	r0, #0
   25cbc:	beq	25cf0 <fputs@plt+0x206d8>
   25cc0:	str	r0, [sp]
   25cc4:	ldm	r4, {r0, r1, r2, r3}
   25cc8:	bl	52634 <fputs@plt+0x4d01c>
   25ccc:	mov	r3, #0
   25cd0:	str	r0, [r6]
   25cd4:	ldr	r2, [sp, #28]
   25cd8:	mov	r0, r3
   25cdc:	ldr	r3, [r5]
   25ce0:	cmp	r2, r3
   25ce4:	bne	25cf8 <fputs@plt+0x206e0>
   25ce8:	add	sp, sp, #32
   25cec:	pop	{r4, r5, r6, pc}
   25cf0:	mvn	r3, #11
   25cf4:	b	25cd4 <fputs@plt+0x206bc>
   25cf8:	bl	524c <__stack_chk_fail@plt>
   25cfc:	strdeq	sl, [r8], -ip
   25d00:	andeq	r0, r0, r0, asr #8
   25d04:	push	{r4, lr}
   25d08:	mov	r4, r3
   25d0c:	bl	683a0 <fputs@plt+0x62d88>
   25d10:	cmp	r0, #0
   25d14:	strne	r0, [r4]
   25d18:	movne	r0, #0
   25d1c:	mvneq	r0, #11
   25d20:	pop	{r4, pc}
   25d24:	ldr	r2, [pc, #116]	; 25da0 <fputs@plt+0x20788>
   25d28:	ldr	r1, [pc, #116]	; 25da4 <fputs@plt+0x2078c>
   25d2c:	add	r2, pc, r2
   25d30:	push	{r4, r5, r6, lr}
   25d34:	sub	sp, sp, #400	; 0x190
   25d38:	ldr	r4, [r2, r1]
   25d3c:	add	r5, sp, #4
   25d40:	mov	r6, r3
   25d44:	mov	r0, r5
   25d48:	ldr	r2, [r4]
   25d4c:	str	r2, [sp, #396]	; 0x18c
   25d50:	bl	4d60 <uname@plt>
   25d54:	cmp	r0, #0
   25d58:	blt	25d8c <fputs@plt+0x20774>
   25d5c:	add	r0, r5, #130	; 0x82
   25d60:	bl	54ec <__strdup@plt>
   25d64:	cmp	r0, #0
   25d68:	strne	r0, [r6]
   25d6c:	mvneq	r0, #11
   25d70:	movne	r0, #0
   25d74:	ldr	r2, [sp, #396]	; 0x18c
   25d78:	ldr	r3, [r4]
   25d7c:	cmp	r2, r3
   25d80:	bne	25d9c <fputs@plt+0x20784>
   25d84:	add	sp, sp, #400	; 0x190
   25d88:	pop	{r4, r5, r6, pc}
   25d8c:	bl	55b8 <__errno_location@plt>
   25d90:	ldr	r0, [r0]
   25d94:	rsb	r0, r0, #0
   25d98:	b	25d74 <fputs@plt+0x2075c>
   25d9c:	bl	524c <__stack_chk_fail@plt>
   25da0:	andeq	sl, r8, ip, asr #28
   25da4:	andeq	r0, r0, r0, asr #8
   25da8:	ldr	r3, [pc, #24]	; 25dc8 <fputs@plt+0x207b0>
   25dac:	mov	r2, r1
   25db0:	ldr	ip, [pc, #20]	; 25dcc <fputs@plt+0x207b4>
   25db4:	mov	r1, r0
   25db8:	add	r3, pc, r3
   25dbc:	mov	r0, #0
   25dc0:	ldr	r3, [r3, ip]
   25dc4:	b	7dd7c <fputs@plt+0x78764>
   25dc8:	andeq	sl, r8, r0, asr #27
   25dcc:	andeq	r0, r0, r0, ror #8
   25dd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25dd4:	subs	fp, r0, #0
   25dd8:	sub	sp, sp, #28
   25ddc:	mov	r9, r1
   25de0:	mov	sl, r2
   25de4:	str	r3, [sp, #20]
   25de8:	beq	26000 <fputs@plt+0x209e8>
   25dec:	cmp	r1, #0
   25df0:	blt	25ed0 <fputs@plt+0x208b8>
   25df4:	cmp	r2, #0
   25df8:	beq	26020 <fputs@plt+0x20a08>
   25dfc:	bl	4b74 <opendir@plt>
   25e00:	subs	r5, r0, #0
   25e04:	beq	25ef4 <fputs@plt+0x208dc>
   25e08:	ldr	r3, [pc, #580]	; 26054 <fputs@plt+0x20a3c>
   25e0c:	mov	r7, #0
   25e10:	add	r3, pc, r3
   25e14:	str	r3, [sp, #16]
   25e18:	bl	55b8 <__errno_location@plt>
   25e1c:	mov	r6, r0
   25e20:	str	r7, [r6]
   25e24:	mov	r0, r5
   25e28:	bl	5414 <readdir64@plt>
   25e2c:	cmp	r0, #0
   25e30:	beq	25e88 <fputs@plt+0x20870>
   25e34:	add	r4, r0, #19
   25e38:	mov	r0, r4
   25e3c:	bl	6770c <fputs@plt+0x620f4>
   25e40:	subs	r3, r0, #0
   25e44:	bne	25e20 <fputs@plt+0x20808>
   25e48:	mov	r0, fp
   25e4c:	ldr	r1, [sp, #16]
   25e50:	mov	r2, r4
   25e54:	bl	6a1cc <fputs@plt+0x64bb4>
   25e58:	subs	r8, r0, #0
   25e5c:	beq	25ea8 <fputs@plt+0x20890>
   25e60:	mov	r1, r4
   25e64:	mov	r0, r9
   25e68:	mov	r2, r8
   25e6c:	ldr	r3, [sp, #20]
   25e70:	blx	sl
   25e74:	cmp	r0, #0
   25e78:	blt	25ec0 <fputs@plt+0x208a8>
   25e7c:	mov	r0, r8
   25e80:	bl	4e5c <free@plt>
   25e84:	b	25e20 <fputs@plt+0x20808>
   25e88:	ldr	r4, [r6]
   25e8c:	cmp	r4, #0
   25e90:	bne	25f24 <fputs@plt+0x2090c>
   25e94:	mov	r0, r5
   25e98:	bl	51d4 <closedir@plt>
   25e9c:	mov	r0, r4
   25ea0:	add	sp, sp, #28
   25ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ea8:	ldr	r0, [pc, #424]	; 26058 <fputs@plt+0x20a40>
   25eac:	mov	r1, #160	; 0xa0
   25eb0:	ldr	r2, [pc, #420]	; 2605c <fputs@plt+0x20a44>
   25eb4:	add	r0, pc, r0
   25eb8:	add	r2, pc, r2
   25ebc:	bl	76f1c <fputs@plt+0x71904>
   25ec0:	mov	r4, r0
   25ec4:	mov	r0, r8
   25ec8:	bl	4e5c <free@plt>
   25ecc:	b	25e94 <fputs@plt+0x2087c>
   25ed0:	mov	r1, fp
   25ed4:	ldr	r0, [sp, #64]	; 0x40
   25ed8:	bl	74ec0 <fputs@plt+0x6f8a8>
   25edc:	cmp	r0, #0
   25ee0:	blt	25fbc <fputs@plt+0x209a4>
   25ee4:	mov	r4, #0
   25ee8:	mov	r0, r4
   25eec:	add	sp, sp, #28
   25ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ef4:	bl	55b8 <__errno_location@plt>
   25ef8:	ldr	r4, [r0]
   25efc:	mov	r5, r0
   25f00:	cmp	r4, #2
   25f04:	beq	25ee4 <fputs@plt+0x208cc>
   25f08:	cmp	r4, #36	; 0x24
   25f0c:	beq	25ee4 <fputs@plt+0x208cc>
   25f10:	bl	77b7c <fputs@plt+0x72564>
   25f14:	cmp	r0, #2
   25f18:	bgt	25f80 <fputs@plt+0x20968>
   25f1c:	rsb	r4, r4, #0
   25f20:	b	25e9c <fputs@plt+0x20884>
   25f24:	bl	77b7c <fputs@plt+0x72564>
   25f28:	cmp	r0, #2
   25f2c:	bgt	25f40 <fputs@plt+0x20928>
   25f30:	cmp	r4, #0
   25f34:	rsbgt	r4, r4, #0
   25f38:	mov	r8, #0
   25f3c:	b	25ec4 <fputs@plt+0x208ac>
   25f40:	ldr	r2, [pc, #280]	; 26060 <fputs@plt+0x20a48>
   25f44:	mov	r1, r4
   25f48:	ldr	ip, [pc, #276]	; 26064 <fputs@plt+0x20a4c>
   25f4c:	mov	r0, #3
   25f50:	add	r2, pc, r2
   25f54:	str	r2, [sp, #4]
   25f58:	ldr	r2, [pc, #264]	; 26068 <fputs@plt+0x20a50>
   25f5c:	add	ip, pc, ip
   25f60:	str	fp, [sp, #8]
   25f64:	mov	r3, #150	; 0x96
   25f68:	str	ip, [sp]
   25f6c:	add	r2, pc, r2
   25f70:	bl	76de4 <fputs@plt+0x717cc>
   25f74:	mov	r4, r0
   25f78:	mov	r8, #0
   25f7c:	b	25ec4 <fputs@plt+0x208ac>
   25f80:	ldr	r2, [pc, #228]	; 2606c <fputs@plt+0x20a54>
   25f84:	mov	r1, r4
   25f88:	ldr	ip, [pc, #224]	; 26070 <fputs@plt+0x20a58>
   25f8c:	mov	r0, #3
   25f90:	add	r2, pc, r2
   25f94:	str	r2, [sp, #4]
   25f98:	ldr	r2, [pc, #212]	; 26074 <fputs@plt+0x20a5c>
   25f9c:	add	ip, pc, ip
   25fa0:	str	fp, [sp, #8]
   25fa4:	mov	r3, #139	; 0x8b
   25fa8:	str	ip, [sp]
   25fac:	add	r2, pc, r2
   25fb0:	bl	76de4 <fputs@plt+0x717cc>
   25fb4:	ldr	r4, [r5]
   25fb8:	b	25f1c <fputs@plt+0x20904>
   25fbc:	ldr	r0, [pc, #180]	; 26078 <fputs@plt+0x20a60>
   25fc0:	mov	r1, #123	; 0x7b
   25fc4:	ldr	r2, [pc, #176]	; 2607c <fputs@plt+0x20a64>
   25fc8:	add	r0, pc, r0
   25fcc:	add	r2, pc, r2
   25fd0:	bl	76f1c <fputs@plt+0x71904>
   25fd4:	mov	r4, r0
   25fd8:	b	25e9c <fputs@plt+0x20884>
   25fdc:	mov	r4, r0
   25fe0:	mov	r8, #0
   25fe4:	mov	r0, r8
   25fe8:	bl	4e5c <free@plt>
   25fec:	mov	r0, r5
   25ff0:	bl	51d4 <closedir@plt>
   25ff4:	mov	r0, r4
   25ff8:	bl	54f8 <_Unwind_Resume@plt>
   25ffc:	b	25fdc <fputs@plt+0x209c4>
   26000:	ldr	r0, [pc, #120]	; 26080 <fputs@plt+0x20a68>
   26004:	mov	r2, #116	; 0x74
   26008:	ldr	r1, [pc, #116]	; 26084 <fputs@plt+0x20a6c>
   2600c:	ldr	r3, [pc, #116]	; 26088 <fputs@plt+0x20a70>
   26010:	add	r0, pc, r0
   26014:	add	r1, pc, r1
   26018:	add	r3, pc, r3
   2601c:	bl	76bb0 <fputs@plt+0x71598>
   26020:	ldr	r0, [pc, #100]	; 2608c <fputs@plt+0x20a74>
   26024:	mov	r2, #128	; 0x80
   26028:	ldr	r1, [pc, #96]	; 26090 <fputs@plt+0x20a78>
   2602c:	ldr	r3, [pc, #96]	; 26094 <fputs@plt+0x20a7c>
   26030:	add	r0, pc, r0
   26034:	add	r1, pc, r1
   26038:	add	r3, pc, r3
   2603c:	bl	76bb0 <fputs@plt+0x71598>
   26040:	b	25fdc <fputs@plt+0x209c4>
   26044:	b	25fdc <fputs@plt+0x209c4>
   26048:	mov	r4, r0
   2604c:	b	25fe4 <fputs@plt+0x209cc>
   26050:	b	25fdc <fputs@plt+0x209c4>
   26054:	ldrdeq	ip, [r6], -r8
   26058:	andeq	r1, r6, ip, ror sl
   2605c:	andeq	r1, r6, r4, lsr fp
   26060:	andeq	r1, r6, r0, lsr #20
   26064:	muleq	r6, r0, sl
   26068:	andeq	r1, r6, r4, asr #19
   2606c:	andeq	r1, r6, r0, asr #19
   26070:	andeq	r1, r6, r0, asr sl
   26074:	andeq	r1, r6, r4, lsl #19
   26078:	andeq	r1, r6, r8, ror #18
   2607c:	andeq	r1, r6, r0, lsr #20
   26080:	andeq	r1, r6, r0, lsr #1
   26084:	andeq	r1, r6, ip, lsl r9
   26088:	andeq	r1, r6, ip, lsl #18
   2608c:	andeq	r1, r6, r4, lsl r9
   26090:	strdeq	r1, [r6], -ip
   26094:	andeq	r1, r6, ip, ror #17
   26098:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2609c:	sub	sp, sp, #12
   260a0:	add	r9, sp, #48	; 0x30
   260a4:	subs	r8, r1, #0
   260a8:	mov	r6, r0
   260ac:	mov	r5, r2
   260b0:	mov	r7, r3
   260b4:	ldm	r9, {r9, sl, fp}
   260b8:	beq	26298 <fputs@plt+0x20c80>
   260bc:	cmp	r2, #0
   260c0:	beq	2626c <fputs@plt+0x20c54>
   260c4:	cmp	r3, #0
   260c8:	beq	26234 <fputs@plt+0x20c1c>
   260cc:	mov	r1, #0
   260d0:	str	r1, [sp]
   260d4:	ldr	r1, [pc, #564]	; 26310 <fputs@plt+0x20cf8>
   260d8:	mov	r0, r8
   260dc:	add	r1, pc, r1
   260e0:	bl	6a1cc <fputs@plt+0x64bb4>
   260e4:	subs	r4, r0, #0
   260e8:	beq	261d4 <fputs@plt+0x20bbc>
   260ec:	cmp	r6, #0
   260f0:	beq	26108 <fputs@plt+0x20af0>
   260f4:	mov	r0, r6
   260f8:	mov	r1, r4
   260fc:	bl	72bc0 <fputs@plt+0x6d5a8>
   26100:	cmp	r0, #0
   26104:	beq	26124 <fputs@plt+0x20b0c>
   26108:	ldr	r1, [sp, #60]	; 0x3c
   2610c:	mov	r0, r4
   26110:	mov	r2, sl
   26114:	mov	r3, fp
   26118:	str	r1, [sp]
   2611c:	mov	r1, r9
   26120:	bl	25dd0 <fputs@plt+0x207b8>
   26124:	mov	r0, r5
   26128:	bl	7c15c <fputs@plt+0x76b44>
   2612c:	cmp	r0, #0
   26130:	bne	2614c <fputs@plt+0x20b34>
   26134:	mov	r6, r0
   26138:	mov	r0, r4
   2613c:	bl	4e5c <free@plt>
   26140:	mov	r0, r6
   26144:	add	sp, sp, #12
   26148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2614c:	mov	r0, r5
   26150:	bl	7c2d4 <fputs@plt+0x76cbc>
   26154:	subs	r5, r0, #0
   26158:	beq	261f0 <fputs@plt+0x20bd8>
   2615c:	ldr	r1, [pc, #432]	; 26314 <fputs@plt+0x20cfc>
   26160:	mov	r2, #0
   26164:	mov	r0, r8
   26168:	str	r2, [sp]
   2616c:	mov	r3, r7
   26170:	add	r1, pc, r1
   26174:	mov	r2, r5
   26178:	bl	6a1cc <fputs@plt+0x64bb4>
   2617c:	subs	r7, r0, #0
   26180:	beq	26218 <fputs@plt+0x20c00>
   26184:	cmp	r6, #0
   26188:	beq	261a0 <fputs@plt+0x20b88>
   2618c:	mov	r0, r6
   26190:	mov	r1, r7
   26194:	bl	72bc0 <fputs@plt+0x6d5a8>
   26198:	cmp	r0, #0
   2619c:	beq	261bc <fputs@plt+0x20ba4>
   261a0:	ldr	r3, [sp, #60]	; 0x3c
   261a4:	mov	r1, r9
   261a8:	mov	r2, sl
   261ac:	mov	r0, r7
   261b0:	str	r3, [sp]
   261b4:	mov	r3, fp
   261b8:	bl	25dd0 <fputs@plt+0x207b8>
   261bc:	mov	r0, r7
   261c0:	mov	r6, #0
   261c4:	bl	4e5c <free@plt>
   261c8:	mov	r0, r5
   261cc:	bl	4e5c <free@plt>
   261d0:	b	26138 <fputs@plt+0x20b20>
   261d4:	ldr	r0, [pc, #316]	; 26318 <fputs@plt+0x20d00>
   261d8:	mov	r1, #188	; 0xbc
   261dc:	ldr	r2, [pc, #312]	; 2631c <fputs@plt+0x20d04>
   261e0:	add	r0, pc, r0
   261e4:	add	r2, pc, r2
   261e8:	bl	76f1c <fputs@plt+0x71904>
   261ec:	b	26134 <fputs@plt+0x20b1c>
   261f0:	ldr	r0, [pc, #296]	; 26320 <fputs@plt+0x20d08>
   261f4:	mov	r1, #199	; 0xc7
   261f8:	ldr	r2, [pc, #292]	; 26324 <fputs@plt+0x20d0c>
   261fc:	add	r0, pc, r0
   26200:	add	r2, pc, r2
   26204:	bl	76f1c <fputs@plt+0x71904>
   26208:	mov	r6, r0
   2620c:	mov	r0, r5
   26210:	bl	4e5c <free@plt>
   26214:	b	26138 <fputs@plt+0x20b20>
   26218:	ldr	r0, [pc, #264]	; 26328 <fputs@plt+0x20d10>
   2621c:	mov	r1, #203	; 0xcb
   26220:	ldr	r2, [pc, #260]	; 2632c <fputs@plt+0x20d14>
   26224:	add	r0, pc, r0
   26228:	add	r2, pc, r2
   2622c:	bl	76f1c <fputs@plt+0x71904>
   26230:	b	26208 <fputs@plt+0x20bf0>
   26234:	ldr	r0, [pc, #244]	; 26330 <fputs@plt+0x20d18>
   26238:	mov	r2, #184	; 0xb8
   2623c:	ldr	r1, [pc, #240]	; 26334 <fputs@plt+0x20d1c>
   26240:	ldr	r3, [pc, #240]	; 26338 <fputs@plt+0x20d20>
   26244:	add	r0, pc, r0
   26248:	add	r1, pc, r1
   2624c:	add	r3, pc, r3
   26250:	bl	76bb0 <fputs@plt+0x71598>
   26254:	mov	r6, r0
   26258:	mov	r4, r7
   2625c:	mov	r0, r4
   26260:	bl	4e5c <free@plt>
   26264:	mov	r0, r6
   26268:	bl	54f8 <_Unwind_Resume@plt>
   2626c:	ldr	r0, [pc, #200]	; 2633c <fputs@plt+0x20d24>
   26270:	mov	r2, #183	; 0xb7
   26274:	ldr	r1, [pc, #196]	; 26340 <fputs@plt+0x20d28>
   26278:	ldr	r3, [pc, #196]	; 26344 <fputs@plt+0x20d2c>
   2627c:	add	r0, pc, r0
   26280:	add	r1, pc, r1
   26284:	add	r3, pc, r3
   26288:	bl	76bb0 <fputs@plt+0x71598>
   2628c:	mov	r6, r0
   26290:	mov	r4, r5
   26294:	b	2625c <fputs@plt+0x20c44>
   26298:	ldr	r0, [pc, #168]	; 26348 <fputs@plt+0x20d30>
   2629c:	mov	r2, #182	; 0xb6
   262a0:	ldr	r1, [pc, #164]	; 2634c <fputs@plt+0x20d34>
   262a4:	ldr	r3, [pc, #164]	; 26350 <fputs@plt+0x20d38>
   262a8:	add	r0, pc, r0
   262ac:	add	r1, pc, r1
   262b0:	add	r3, pc, r3
   262b4:	bl	76bb0 <fputs@plt+0x71598>
   262b8:	mov	r6, r0
   262bc:	mov	r4, r8
   262c0:	b	2625c <fputs@plt+0x20c44>
   262c4:	mov	r6, r0
   262c8:	mov	r7, #0
   262cc:	mov	r0, r7
   262d0:	bl	4e5c <free@plt>
   262d4:	mov	r0, r5
   262d8:	bl	4e5c <free@plt>
   262dc:	b	2625c <fputs@plt+0x20c44>
   262e0:	mov	r6, r0
   262e4:	b	2625c <fputs@plt+0x20c44>
   262e8:	mov	r6, r0
   262ec:	mov	r4, #0
   262f0:	b	2625c <fputs@plt+0x20c44>
   262f4:	mov	r7, #0
   262f8:	mov	r6, r0
   262fc:	mov	r5, r7
   26300:	b	262cc <fputs@plt+0x20cb4>
   26304:	mov	r6, r0
   26308:	b	262cc <fputs@plt+0x20cb4>
   2630c:	b	262c4 <fputs@plt+0x20cac>
   26310:	andeq	ip, r6, ip, lsl #20
   26314:	andeq	ip, r6, r8, ror r9
   26318:	andeq	r1, r6, r0, asr r7
   2631c:	strdeq	r1, [r6], -r4
   26320:	andeq	r1, r6, r4, lsr r7
   26324:	ldrdeq	r1, [r6], -r8
   26328:	andeq	r1, r6, ip, lsl #14
   2632c:			; <UNDEFINED> instruction: 0x000616b0
   26330:	andeq	r1, r6, r0, ror r7
   26334:	andeq	r1, r6, r8, ror #13
   26338:	andeq	r1, r6, r4, lsr #13
   2633c:	andeq	r0, r6, r8, lsr #27
   26340:			; <UNDEFINED> instruction: 0x000616b0
   26344:	andeq	r1, r6, ip, ror #12
   26348:	andeq	sl, r5, r8, ror #19
   2634c:	andeq	r1, r6, r4, lsl #13
   26350:	andeq	r1, r6, r0, asr #12
   26354:	ldr	ip, [pc, #536]	; 26574 <fputs@plt+0x20f5c>
   26358:	cmp	r3, #0
   2635c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26360:	add	ip, pc, ip
   26364:	ldr	lr, [pc, #524]	; 26578 <fputs@plt+0x20f60>
   26368:	sub	sp, sp, #60	; 0x3c
   2636c:	mov	fp, r0
   26370:	mov	r7, r1
   26374:	str	r3, [sp, #28]
   26378:	mov	r3, #0
   2637c:	str	r2, [sp, #16]
   26380:	mov	r2, ip
   26384:	ldr	lr, [ip, lr]
   26388:	str	r3, [sp, #36]	; 0x24
   2638c:	str	r3, [sp, #40]	; 0x28
   26390:	ldr	r2, [lr]
   26394:	str	lr, [sp, #24]
   26398:	str	r2, [sp, #52]	; 0x34
   2639c:	beq	26534 <fputs@plt+0x20f1c>
   263a0:	add	r2, sp, #44	; 0x2c
   263a4:	ldr	r0, [sp, #16]
   263a8:	str	r3, [sp, #48]	; 0x30
   263ac:	mvn	r3, #1
   263b0:	mov	r1, r2
   263b4:	str	r2, [sp, #20]
   263b8:	str	r3, [sp, #44]	; 0x2c
   263bc:	bl	72808 <fputs@plt+0x6d1f0>
   263c0:	subs	r6, r0, #0
   263c4:	beq	26440 <fputs@plt+0x20e28>
   263c8:	ldr	r9, [pc, #428]	; 2657c <fputs@plt+0x20f64>
   263cc:	add	r8, sp, #36	; 0x24
   263d0:	mvn	sl, #0
   263d4:	mov	r5, #0
   263d8:	add	r9, pc, r9
   263dc:	cmp	fp, #0
   263e0:	beq	2642c <fputs@plt+0x20e14>
   263e4:	ldr	r1, [fp]
   263e8:	cmp	r1, #0
   263ec:	beq	2642c <fputs@plt+0x20e14>
   263f0:	add	r4, fp, #4
   263f4:	b	26404 <fputs@plt+0x20dec>
   263f8:	ldr	r1, [r4], #4
   263fc:	cmp	r1, #0
   26400:	beq	2642c <fputs@plt+0x20e14>
   26404:	str	sl, [sp]
   26408:	mov	r0, r7
   2640c:	str	r5, [sp, #4]
   26410:	mov	r2, r6
   26414:	str	r5, [sp, #8]
   26418:	mov	r3, r9
   2641c:	str	r8, [sp, #12]
   26420:	bl	26098 <fputs@plt+0x20a80>
   26424:	cmp	r4, #0
   26428:	bne	263f8 <fputs@plt+0x20de0>
   2642c:	ldr	r0, [sp, #16]
   26430:	add	r1, sp, #44	; 0x2c
   26434:	bl	72808 <fputs@plt+0x6d1f0>
   26438:	subs	r6, r0, #0
   2643c:	bne	263dc <fputs@plt+0x20dc4>
   26440:	ldr	r3, [sp, #36]	; 0x24
   26444:	cmp	r3, #0
   26448:	beq	26510 <fputs@plt+0x20ef8>
   2644c:	ldr	r4, [r3]
   26450:	cmp	r4, #0
   26454:	beq	264fc <fputs@plt+0x20ee4>
   26458:	ldr	r1, [pc, #288]	; 26580 <fputs@plt+0x20f68>
   2645c:	add	r0, sp, #40	; 0x28
   26460:	mov	r2, #0
   26464:	add	r1, pc, r1
   26468:	bl	792e4 <fputs@plt+0x73ccc>
   2646c:	subs	r4, r0, #0
   26470:	blt	264bc <fputs@plt+0x20ea4>
   26474:	ldr	r3, [sp, #40]	; 0x28
   26478:	mov	r4, #1
   2647c:	ldr	r1, [sp, #28]
   26480:	mov	r2, #0
   26484:	str	r2, [sp, #40]	; 0x28
   26488:	str	r3, [r1]
   2648c:	ldr	r0, [sp, #36]	; 0x24
   26490:	cmp	r0, #0
   26494:	beq	2649c <fputs@plt+0x20e84>
   26498:	bl	74690 <fputs@plt+0x6f078>
   2649c:	ldr	r1, [sp, #24]
   264a0:	mov	r0, r4
   264a4:	ldr	r2, [sp, #52]	; 0x34
   264a8:	ldr	r3, [r1]
   264ac:	cmp	r2, r3
   264b0:	bne	26554 <fputs@plt+0x20f3c>
   264b4:	add	sp, sp, #60	; 0x3c
   264b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   264bc:	bl	77b7c <fputs@plt+0x72564>
   264c0:	cmp	r0, #3
   264c4:	ble	264fc <fputs@plt+0x20ee4>
   264c8:	ldr	lr, [pc, #180]	; 26584 <fputs@plt+0x20f6c>
   264cc:	mov	r1, r4
   264d0:	ldr	ip, [pc, #176]	; 26588 <fputs@plt+0x20f70>
   264d4:	mov	r0, #4
   264d8:	ldr	r2, [pc, #172]	; 2658c <fputs@plt+0x20f74>
   264dc:	add	lr, pc, lr
   264e0:	add	ip, pc, ip
   264e4:	mov	r3, #237	; 0xed
   264e8:	add	r2, pc, r2
   264ec:	str	lr, [sp]
   264f0:	str	ip, [sp, #4]
   264f4:	bl	76de4 <fputs@plt+0x717cc>
   264f8:	mov	r4, r0
   264fc:	ldr	r0, [sp, #40]	; 0x28
   26500:	cmp	r0, #0
   26504:	beq	2648c <fputs@plt+0x20e74>
   26508:	bl	74690 <fputs@plt+0x6f078>
   2650c:	b	2648c <fputs@plt+0x20e74>
   26510:	mov	r4, r3
   26514:	b	264fc <fputs@plt+0x20ee4>
   26518:	mov	r4, r0
   2651c:	ldr	r0, [sp, #36]	; 0x24
   26520:	cmp	r0, #0
   26524:	beq	2652c <fputs@plt+0x20f14>
   26528:	bl	74690 <fputs@plt+0x6f078>
   2652c:	mov	r0, r4
   26530:	bl	54f8 <_Unwind_Resume@plt>
   26534:	ldr	r0, [pc, #84]	; 26590 <fputs@plt+0x20f78>
   26538:	mov	r2, #223	; 0xdf
   2653c:	ldr	r1, [pc, #80]	; 26594 <fputs@plt+0x20f7c>
   26540:	ldr	r3, [pc, #80]	; 26598 <fputs@plt+0x20f80>
   26544:	add	r0, pc, r0
   26548:	add	r1, pc, r1
   2654c:	add	r3, pc, r3
   26550:	bl	76bb0 <fputs@plt+0x71598>
   26554:	bl	524c <__stack_chk_fail@plt>
   26558:	ldr	r3, [sp, #40]	; 0x28
   2655c:	mov	r4, r0
   26560:	cmp	r3, #0
   26564:	beq	2651c <fputs@plt+0x20f04>
   26568:	mov	r0, r3
   2656c:	bl	74690 <fputs@plt+0x6f078>
   26570:	b	2651c <fputs@plt+0x20f04>
   26574:	andeq	sl, r8, r8, lsl r8
   26578:	andeq	r0, r0, r0, asr #8
   2657c:	andeq	r1, r6, ip, asr #11
   26580:	andeq	r1, r6, r4, asr #10
   26584:	andeq	r1, r6, ip, lsl r5
   26588:	ldrdeq	r1, [r6], -ip
   2658c:	andeq	r1, r6, r8, asr #8
   26590:	andeq	sl, r5, ip, asr r9
   26594:	andeq	r1, r6, r8, ror #7
   26598:			; <UNDEFINED> instruction: 0x000613bc
   2659c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   265a0:	add	fp, sp, #32
   265a4:	ldr	r6, [pc, #580]	; 267f0 <fputs@plt+0x211d8>
   265a8:	sub	sp, sp, #20
   265ac:	ldr	ip, [pc, #576]	; 267f4 <fputs@plt+0x211dc>
   265b0:	add	r6, pc, r6
   265b4:	mov	r5, r3
   265b8:	subs	sl, r0, #0
   265bc:	mov	r4, r2
   265c0:	ldr	ip, [r6, ip]
   265c4:	mov	r3, r6
   265c8:	mov	r8, r1
   265cc:	ldrb	r2, [fp, #4]
   265d0:	ldr	r3, [ip]
   265d4:	str	ip, [fp, #-52]	; 0xffffffcc
   265d8:	str	r3, [fp, #-40]	; 0xffffffd8
   265dc:	blt	267b0 <fputs@plt+0x21198>
   265e0:	cmp	r1, #0
   265e4:	blt	267d0 <fputs@plt+0x211b8>
   265e8:	and	r3, r4, r5
   265ec:	cmn	r3, #1
   265f0:	movne	r3, #0
   265f4:	moveq	r3, #1
   265f8:	tst	r2, r3
   265fc:	bne	2670c <fputs@plt+0x210f4>
   26600:	mov	ip, #1
   26604:	mov	r7, ip
   26608:	mvn	r2, #0
   2660c:	mvn	r3, #0
   26610:	cmp	r5, r3
   26614:	cmpeq	r4, r2
   26618:	beq	26704 <fputs@plt+0x210ec>
   2661c:	cmp	r4, #1
   26620:	sbcs	r3, r5, #0
   26624:	blt	26758 <fputs@plt+0x21140>
   26628:	movw	r2, #16383	; 0x3fff
   2662c:	mov	r3, #0
   26630:	cmp	r2, r4
   26634:	sbcs	r3, r3, r5
   26638:	movge	r6, r4
   2663c:	movlt	r6, #16384	; 0x4000
   26640:	cmp	r7, #0
   26644:	beq	266b0 <fputs@plt+0x21098>
   26648:	mov	r0, r8
   2664c:	mov	r1, sl
   26650:	mov	r2, #0
   26654:	mov	r3, r6
   26658:	bl	4bf8 <sendfile64@plt>
   2665c:	subs	r9, r0, #0
   26660:	blt	2669c <fputs@plt+0x21084>
   26664:	beq	2677c <fputs@plt+0x21164>
   26668:	mvn	r2, #0
   2666c:	mvn	r3, #0
   26670:	cmp	r5, r3
   26674:	cmpeq	r4, r2
   26678:	beq	26608 <fputs@plt+0x20ff0>
   2667c:	asr	r3, r9, #31
   26680:	mov	r2, r9
   26684:	cmp	r4, r2
   26688:	sbcs	ip, r5, r3
   2668c:	blt	2678c <fputs@plt+0x21174>
   26690:	subs	r4, r4, r2
   26694:	sbc	r5, r5, r3
   26698:	b	26608 <fputs@plt+0x20ff0>
   2669c:	bl	55b8 <__errno_location@plt>
   266a0:	ldr	r3, [r0]
   266a4:	cmp	r3, #38	; 0x26
   266a8:	cmpne	r3, #22
   266ac:	bne	26784 <fputs@plt+0x2116c>
   266b0:	add	r3, r6, #7
   266b4:	str	sp, [fp, #-48]	; 0xffffffd0
   266b8:	bic	r3, r3, #7
   266bc:	mov	r2, r6
   266c0:	sub	sp, sp, r3
   266c4:	mov	r0, sl
   266c8:	mov	r1, sp
   266cc:	bl	4e74 <read@plt>
   266d0:	subs	r9, r0, #0
   266d4:	blt	26740 <fputs@plt+0x21128>
   266d8:	beq	26760 <fputs@plt+0x21148>
   266dc:	mov	r0, r8
   266e0:	mov	r1, sp
   266e4:	mov	r2, r9
   266e8:	mov	r3, #0
   266ec:	bl	69c84 <fputs@plt+0x6466c>
   266f0:	cmp	r0, #0
   266f4:	blt	26774 <fputs@plt+0x2115c>
   266f8:	mov	r7, #0
   266fc:	ldr	sp, [fp, #-48]	; 0xffffffd0
   26700:	b	26668 <fputs@plt+0x21050>
   26704:	mov	r6, #16384	; 0x4000
   26708:	b	26640 <fputs@plt+0x21028>
   2670c:	bl	27194 <fputs@plt+0x21b7c>
   26710:	cmp	r0, #0
   26714:	blt	26734 <fputs@plt+0x2111c>
   26718:	ldr	ip, [fp, #-52]	; 0xffffffcc
   2671c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   26720:	ldr	r3, [ip]
   26724:	cmp	r2, r3
   26728:	bne	267ac <fputs@plt+0x21194>
   2672c:	sub	sp, fp, #32
   26730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26734:	mvn	r4, #0
   26738:	mvn	r5, #0
   2673c:	b	26600 <fputs@plt+0x20fe8>
   26740:	bl	55b8 <__errno_location@plt>
   26744:	ldr	r9, [fp, #-48]	; 0xffffffd0
   26748:	ldr	r0, [r0]
   2674c:	rsb	r0, r0, #0
   26750:	mov	sp, r9
   26754:	b	26718 <fputs@plt+0x21100>
   26758:	mvn	r0, #26
   2675c:	b	26718 <fputs@plt+0x21100>
   26760:	mov	r7, r9
   26764:	ldr	r9, [fp, #-48]	; 0xffffffd0
   26768:	mov	r0, r7
   2676c:	mov	sp, r9
   26770:	b	26718 <fputs@plt+0x21100>
   26774:	ldr	r9, [fp, #-48]	; 0xffffffd0
   26778:	b	26750 <fputs@plt+0x21138>
   2677c:	mov	r0, r9
   26780:	b	26718 <fputs@plt+0x21100>
   26784:	rsb	r0, r3, #0
   26788:	b	26718 <fputs@plt+0x21100>
   2678c:	ldr	r0, [pc, #100]	; 267f8 <fputs@plt+0x211e0>
   26790:	mov	r2, #92	; 0x5c
   26794:	ldr	r1, [pc, #96]	; 267fc <fputs@plt+0x211e4>
   26798:	ldr	r3, [pc, #96]	; 26800 <fputs@plt+0x211e8>
   2679c:	add	r0, pc, r0
   267a0:	add	r1, pc, r1
   267a4:	add	r3, pc, r3
   267a8:	bl	76bb0 <fputs@plt+0x71598>
   267ac:	bl	524c <__stack_chk_fail@plt>
   267b0:	ldr	r0, [pc, #76]	; 26804 <fputs@plt+0x211ec>
   267b4:	mov	r2, #35	; 0x23
   267b8:	ldr	r1, [pc, #72]	; 26808 <fputs@plt+0x211f0>
   267bc:	ldr	r3, [pc, #72]	; 2680c <fputs@plt+0x211f4>
   267c0:	add	r0, pc, r0
   267c4:	add	r1, pc, r1
   267c8:	add	r3, pc, r3
   267cc:	bl	76bb0 <fputs@plt+0x71598>
   267d0:	ldr	r0, [pc, #56]	; 26810 <fputs@plt+0x211f8>
   267d4:	mov	r2, #36	; 0x24
   267d8:	ldr	r1, [pc, #52]	; 26814 <fputs@plt+0x211fc>
   267dc:	ldr	r3, [pc, #52]	; 26818 <fputs@plt+0x21200>
   267e0:	add	r0, pc, r0
   267e4:	add	r1, pc, r1
   267e8:	add	r3, pc, r3
   267ec:	bl	76bb0 <fputs@plt+0x71598>
   267f0:	andeq	sl, r8, r8, asr #11
   267f4:	andeq	r0, r0, r0, asr #8
   267f8:	ldrdeq	r1, [r6], -r4
   267fc:	andeq	r1, r6, r4, lsr #5
   26800:	andeq	r1, r6, ip, lsl #5
   26804:	muleq	r6, r8, r2
   26808:	andeq	r1, r6, r0, lsl #5
   2680c:	andeq	r1, r6, r8, ror #4
   26810:	andeq	r1, r6, r4, lsl #5
   26814:	andeq	r1, r6, r0, ror #4
   26818:	andeq	r1, r6, r8, asr #4
   2681c:	ldr	ip, [pc, #280]	; 2693c <fputs@plt+0x21324>
   26820:	mov	r3, #0
   26824:	push	{r4, r5, r6, lr}
   26828:	subs	r6, r0, #0
   2682c:	ldr	r0, [pc, #268]	; 26940 <fputs@plt+0x21328>
   26830:	add	ip, pc, ip
   26834:	sub	sp, sp, #136	; 0x88
   26838:	mov	r2, #0
   2683c:	mov	r5, r1
   26840:	ldr	r4, [ip, r0]
   26844:	strd	r2, [sp]
   26848:	ldr	r3, [r4]
   2684c:	str	r3, [sp, #132]	; 0x84
   26850:	blt	2691c <fputs@plt+0x21304>
   26854:	cmp	r1, #0
   26858:	blt	268fc <fputs@plt+0x212e4>
   2685c:	mov	r0, #3
   26860:	mov	r1, r6
   26864:	add	r2, sp, #24
   26868:	bl	4dfc <__fxstat64@plt>
   2686c:	cmp	r0, #0
   26870:	blt	268d4 <fputs@plt+0x212bc>
   26874:	add	r3, sp, #96	; 0x60
   26878:	add	r2, sp, #104	; 0x68
   2687c:	ldm	r3, {r0, r1}
   26880:	add	r3, sp, #8
   26884:	stm	r3, {r0, r1}
   26888:	ldm	r2, {r0, r1}
   2688c:	add	r2, sp, #16
   26890:	stm	r2, {r0, r1}
   26894:	mov	r1, r3
   26898:	mov	r0, r5
   2689c:	bl	5534 <futimens@plt>
   268a0:	cmp	r0, #0
   268a4:	blt	268d4 <fputs@plt+0x212bc>
   268a8:	mov	r0, r6
   268ac:	mov	r1, sp
   268b0:	bl	6dccc <fputs@plt+0x686b4>
   268b4:	cmp	r0, #0
   268b8:	movlt	r0, #0
   268bc:	blt	268e0 <fputs@plt+0x212c8>
   268c0:	mov	r0, r5
   268c4:	ldrd	r2, [sp]
   268c8:	bl	6dde4 <fputs@plt+0x687cc>
   268cc:	mov	r0, #0
   268d0:	b	268e0 <fputs@plt+0x212c8>
   268d4:	bl	55b8 <__errno_location@plt>
   268d8:	ldr	r0, [r0]
   268dc:	rsb	r0, r0, #0
   268e0:	ldr	r2, [sp, #132]	; 0x84
   268e4:	ldr	r3, [r4]
   268e8:	cmp	r2, r3
   268ec:	bne	268f8 <fputs@plt+0x212e0>
   268f0:	add	sp, sp, #136	; 0x88
   268f4:	pop	{r4, r5, r6, pc}
   268f8:	bl	524c <__stack_chk_fail@plt>
   268fc:	ldr	r0, [pc, #64]	; 26944 <fputs@plt+0x2132c>
   26900:	mov	r2, #420	; 0x1a4
   26904:	ldr	r1, [pc, #60]	; 26948 <fputs@plt+0x21330>
   26908:	ldr	r3, [pc, #60]	; 2694c <fputs@plt+0x21334>
   2690c:	add	r0, pc, r0
   26910:	add	r1, pc, r1
   26914:	add	r3, pc, r3
   26918:	bl	76bb0 <fputs@plt+0x71598>
   2691c:	ldr	r0, [pc, #44]	; 26950 <fputs@plt+0x21338>
   26920:	movw	r2, #419	; 0x1a3
   26924:	ldr	r1, [pc, #40]	; 26954 <fputs@plt+0x2133c>
   26928:	ldr	r3, [pc, #40]	; 26958 <fputs@plt+0x21340>
   2692c:	add	r0, pc, r0
   26930:	add	r1, pc, r1
   26934:	add	r3, pc, r3
   26938:	bl	76bb0 <fputs@plt+0x71598>
   2693c:	andeq	sl, r8, r8, asr #6
   26940:	andeq	r0, r0, r0, asr #8
   26944:	andeq	r1, r6, r8, asr r1
   26948:	andeq	r1, r6, r4, lsr r1
   2694c:	muleq	r6, ip, r1
   26950:	andeq	r1, r6, ip, lsr #2
   26954:	andeq	r1, r6, r4, lsl r1
   26958:	andeq	r1, r6, ip, ror r1
   2695c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26960:	mov	r5, r0
   26964:	sub	sp, sp, #20
   26968:	mov	r9, r1
   2696c:	mov	r6, #100	; 0x64
   26970:	b	269ac <fputs@plt+0x21394>
   26974:	mov	r0, r5
   26978:	mov	r1, r4
   2697c:	mov	r2, r6
   26980:	bl	4cdc <flistxattr@plt>
   26984:	cmp	r0, #0
   26988:	beq	269e0 <fputs@plt+0x213c8>
   2698c:	bgt	269ec <fputs@plt+0x213d4>
   26990:	bl	55b8 <__errno_location@plt>
   26994:	ldr	r3, [r0]
   26998:	cmp	r3, #34	; 0x22
   2699c:	bne	26abc <fputs@plt+0x214a4>
   269a0:	mov	r0, r4
   269a4:	lsl	r6, r6, #1
   269a8:	bl	4e5c <free@plt>
   269ac:	mov	r0, r6
   269b0:	bl	5210 <malloc@plt>
   269b4:	subs	r4, r0, #0
   269b8:	bne	26974 <fputs@plt+0x2135c>
   269bc:	mov	r6, r4
   269c0:	mvn	r5, #11
   269c4:	mov	r0, r6
   269c8:	bl	4e5c <free@plt>
   269cc:	mov	r0, r4
   269d0:	bl	4e5c <free@plt>
   269d4:	mov	r0, r5
   269d8:	add	sp, sp, #20
   269dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   269e0:	mov	r6, r0
   269e4:	mov	r5, r0
   269e8:	b	269c4 <fputs@plt+0x213ac>
   269ec:	ldr	r2, [pc, #336]	; 26b44 <fputs@plt+0x2152c>
   269f0:	mov	fp, r0
   269f4:	mov	r7, r4
   269f8:	mov	sl, #100	; 0x64
   269fc:	add	r2, pc, r2
   26a00:	mov	r6, #0
   26a04:	str	r2, [sp, #8]
   26a08:	str	r6, [sp, #12]
   26a0c:	mov	r0, r7
   26a10:	bl	4fc4 <strlen@plt>
   26a14:	cmp	r0, fp
   26a18:	mov	r8, r0
   26a1c:	bcs	26b08 <fputs@plt+0x214f0>
   26a20:	mov	r0, r7
   26a24:	ldr	r1, [sp, #8]
   26a28:	mov	r2, #5
   26a2c:	bl	5468 <strncmp@plt>
   26a30:	cmp	r0, #0
   26a34:	bne	26a84 <fputs@plt+0x2146c>
   26a38:	cmn	r7, #5
   26a3c:	beq	26a84 <fputs@plt+0x2146c>
   26a40:	cmp	r6, #0
   26a44:	beq	26ac8 <fputs@plt+0x214b0>
   26a48:	mov	r3, sl
   26a4c:	mov	r0, r5
   26a50:	mov	r1, r7
   26a54:	mov	r2, r6
   26a58:	bl	5108 <fgetxattr@plt>
   26a5c:	subs	r3, r0, #0
   26a60:	blt	26aa4 <fputs@plt+0x2148c>
   26a64:	mov	r2, #0
   26a68:	mov	r0, r9
   26a6c:	str	r2, [sp]
   26a70:	mov	r1, r7
   26a74:	mov	r2, r6
   26a78:	bl	55a0 <fsetxattr@plt>
   26a7c:	cmp	r0, #0
   26a80:	blt	26ae0 <fputs@plt+0x214c8>
   26a84:	rsb	fp, r8, fp
   26a88:	add	r8, r8, #1
   26a8c:	sub	fp, fp, #1
   26a90:	add	r7, r7, r8
   26a94:	cmp	fp, #0
   26a98:	bgt	26a0c <fputs@plt+0x213f4>
   26a9c:	ldr	r5, [sp, #12]
   26aa0:	b	269c4 <fputs@plt+0x213ac>
   26aa4:	bl	55b8 <__errno_location@plt>
   26aa8:	ldr	r0, [r0]
   26aac:	cmp	r0, #34	; 0x22
   26ab0:	beq	26af4 <fputs@plt+0x214dc>
   26ab4:	rsb	r5, r0, #0
   26ab8:	b	269c4 <fputs@plt+0x213ac>
   26abc:	rsb	r5, r3, #0
   26ac0:	mov	r6, #0
   26ac4:	b	269c4 <fputs@plt+0x213ac>
   26ac8:	mov	r0, sl
   26acc:	bl	5210 <malloc@plt>
   26ad0:	subs	r6, r0, #0
   26ad4:	bne	26a48 <fputs@plt+0x21430>
   26ad8:	mvn	r5, #11
   26adc:	b	269c4 <fputs@plt+0x213ac>
   26ae0:	bl	55b8 <__errno_location@plt>
   26ae4:	ldr	r3, [r0]
   26ae8:	rsb	r3, r3, #0
   26aec:	str	r3, [sp, #12]
   26af0:	b	26a84 <fputs@plt+0x2146c>
   26af4:	mov	r0, r6
   26af8:	lsl	sl, sl, #1
   26afc:	bl	4e5c <free@plt>
   26b00:	mov	r6, #0
   26b04:	b	26a94 <fputs@plt+0x2147c>
   26b08:	ldr	r0, [pc, #56]	; 26b48 <fputs@plt+0x21530>
   26b0c:	mov	r2, #468	; 0x1d4
   26b10:	ldr	r1, [pc, #52]	; 26b4c <fputs@plt+0x21534>
   26b14:	ldr	r3, [pc, #52]	; 26b50 <fputs@plt+0x21538>
   26b18:	add	r0, pc, r0
   26b1c:	add	r1, pc, r1
   26b20:	add	r3, pc, r3
   26b24:	bl	76bb0 <fputs@plt+0x71598>
   26b28:	mov	r5, r0
   26b2c:	mov	r0, r6
   26b30:	bl	4e5c <free@plt>
   26b34:	mov	r0, r4
   26b38:	bl	4e5c <free@plt>
   26b3c:	mov	r0, r5
   26b40:	bl	54f8 <_Unwind_Resume@plt>
   26b44:	muleq	r6, r4, r0
   26b48:	andeq	r0, r6, r8, ror #30
   26b4c:	andeq	r0, r6, r8, lsr #30
   26b50:	strdeq	r0, [r6], -r4
   26b54:	cmp	r0, #0
   26b58:	push	{r4, r5, r6, lr}
   26b5c:	mov	r4, r1
   26b60:	sub	sp, sp, #8
   26b64:	mov	r6, r2
   26b68:	beq	26c18 <fputs@plt+0x21600>
   26b6c:	cmp	r1, #0
   26b70:	blt	26be0 <fputs@plt+0x215c8>
   26b74:	mov	r1, #256	; 0x100
   26b78:	movt	r1, #8
   26b7c:	bl	50d8 <open64@plt>
   26b80:	subs	r5, r0, #0
   26b84:	blt	26bd0 <fputs@plt+0x215b8>
   26b88:	str	r6, [sp]
   26b8c:	mov	r1, r4
   26b90:	mvn	r2, #0
   26b94:	mvn	r3, #0
   26b98:	bl	2659c <fputs@plt+0x20f84>
   26b9c:	mov	r6, r0
   26ba0:	mov	r1, r4
   26ba4:	mov	r0, r5
   26ba8:	bl	2681c <fputs@plt+0x21204>
   26bac:	mov	r0, r5
   26bb0:	mov	r1, r4
   26bb4:	bl	2695c <fputs@plt+0x21344>
   26bb8:	mov	r4, r6
   26bbc:	mov	r0, r5
   26bc0:	bl	65fb8 <fputs@plt+0x609a0>
   26bc4:	mov	r0, r4
   26bc8:	add	sp, sp, #8
   26bcc:	pop	{r4, r5, r6, pc}
   26bd0:	bl	55b8 <__errno_location@plt>
   26bd4:	ldr	r4, [r0]
   26bd8:	rsb	r4, r4, #0
   26bdc:	b	26bbc <fputs@plt+0x215a4>
   26be0:	ldr	r0, [pc, #96]	; 26c48 <fputs@plt+0x21630>
   26be4:	movw	r2, #347	; 0x15b
   26be8:	ldr	r1, [pc, #92]	; 26c4c <fputs@plt+0x21634>
   26bec:	ldr	r3, [pc, #92]	; 26c50 <fputs@plt+0x21638>
   26bf0:	add	r0, pc, r0
   26bf4:	add	r1, pc, r1
   26bf8:	add	r3, pc, r3
   26bfc:	bl	76bb0 <fputs@plt+0x71598>
   26c00:	mov	r4, r0
   26c04:	mvn	r5, #0
   26c08:	mov	r0, r5
   26c0c:	bl	65fb8 <fputs@plt+0x609a0>
   26c10:	mov	r0, r4
   26c14:	bl	54f8 <_Unwind_Resume@plt>
   26c18:	ldr	r0, [pc, #52]	; 26c54 <fputs@plt+0x2163c>
   26c1c:	movw	r2, #346	; 0x15a
   26c20:	ldr	r1, [pc, #48]	; 26c58 <fputs@plt+0x21640>
   26c24:	ldr	r3, [pc, #48]	; 26c5c <fputs@plt+0x21644>
   26c28:	add	r0, pc, r0
   26c2c:	add	r1, pc, r1
   26c30:	add	r3, pc, r3
   26c34:	bl	76bb0 <fputs@plt+0x71598>
   26c38:	b	26c00 <fputs@plt+0x215e8>
   26c3c:	b	26c00 <fputs@plt+0x215e8>
   26c40:	mov	r4, r0
   26c44:	b	26c08 <fputs@plt+0x215f0>
   26c48:	andeq	r0, r6, r4, ror lr
   26c4c:	andeq	r0, r6, r0, asr lr
   26c50:	andeq	r0, r6, r8, lsr #28
   26c54:	andeq	r0, r6, r4, lsl lr
   26c58:	andeq	r0, r6, r8, lsl lr
   26c5c:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   26c60:	push	{r4, r5, r6, r7, r8, lr}
   26c64:	subs	r8, r0, #0
   26c68:	mov	r4, r1
   26c6c:	mov	r5, r2
   26c70:	mov	r6, r3
   26c74:	beq	26d80 <fputs@plt+0x21768>
   26c78:	cmp	r1, #0
   26c7c:	beq	26d60 <fputs@plt+0x21748>
   26c80:	mov	r0, #0
   26c84:	bl	4f34 <umask@plt>
   26c88:	movw	r1, #321	; 0x141
   26c8c:	movt	r1, #8
   26c90:	mov	r2, r6
   26c94:	orr	r1, r5, r1
   26c98:	mov	r7, r0
   26c9c:	mov	r0, r4
   26ca0:	bl	50d8 <open64@plt>
   26ca4:	subs	r6, r0, #0
   26ca8:	blt	26cf4 <fputs@plt+0x216dc>
   26cac:	mov	r0, r7
   26cb0:	bl	4f34 <umask@plt>
   26cb4:	ldr	r3, [sp, #24]
   26cb8:	cmp	r3, #0
   26cbc:	bne	26d10 <fputs@plt+0x216f8>
   26cc0:	mov	r0, r8
   26cc4:	mov	r1, r6
   26cc8:	mov	r2, #1
   26ccc:	bl	26b54 <fputs@plt+0x2153c>
   26cd0:	subs	r5, r0, #0
   26cd4:	mov	r0, r6
   26cd8:	blt	26d24 <fputs@plt+0x2170c>
   26cdc:	bl	51a4 <close@plt>
   26ce0:	cmp	r0, #0
   26ce4:	movge	r5, #0
   26ce8:	blt	26d34 <fputs@plt+0x2171c>
   26cec:	mov	r0, r5
   26cf0:	pop	{r4, r5, r6, r7, r8, pc}
   26cf4:	bl	55b8 <__errno_location@plt>
   26cf8:	ldr	r5, [r0]
   26cfc:	mov	r0, r7
   26d00:	bl	4f34 <umask@plt>
   26d04:	rsb	r5, r5, #0
   26d08:	mov	r0, r5
   26d0c:	pop	{r4, r5, r6, r7, r8, pc}
   26d10:	mov	r0, r6
   26d14:	mov	r1, #1
   26d18:	mov	r2, r3
   26d1c:	bl	6debc <fputs@plt+0x688a4>
   26d20:	b	26cc0 <fputs@plt+0x216a8>
   26d24:	bl	51a4 <close@plt>
   26d28:	mov	r0, r4
   26d2c:	bl	4fe8 <unlink@plt>
   26d30:	b	26cec <fputs@plt+0x216d4>
   26d34:	mov	r0, r4
   26d38:	bl	66094 <fputs@plt+0x60a7c>
   26d3c:	bl	55b8 <__errno_location@plt>
   26d40:	ldr	r5, [r0]
   26d44:	rsb	r5, r5, #0
   26d48:	b	26cec <fputs@plt+0x216d4>
   26d4c:	mov	r4, r0
   26d50:	mov	r0, r7
   26d54:	bl	4f34 <umask@plt>
   26d58:	mov	r0, r4
   26d5c:	bl	54f8 <_Unwind_Resume@plt>
   26d60:	ldr	r0, [pc, #56]	; 26da0 <fputs@plt+0x21788>
   26d64:	movw	r2, #365	; 0x16d
   26d68:	ldr	r1, [pc, #52]	; 26da4 <fputs@plt+0x2178c>
   26d6c:	ldr	r3, [pc, #52]	; 26da8 <fputs@plt+0x21790>
   26d70:	add	r0, pc, r0
   26d74:	add	r1, pc, r1
   26d78:	add	r3, pc, r3
   26d7c:	bl	76bb0 <fputs@plt+0x71598>
   26d80:	ldr	r0, [pc, #36]	; 26dac <fputs@plt+0x21794>
   26d84:	mov	r2, #364	; 0x16c
   26d88:	ldr	r1, [pc, #32]	; 26db0 <fputs@plt+0x21798>
   26d8c:	ldr	r3, [pc, #32]	; 26db4 <fputs@plt+0x2179c>
   26d90:	add	r0, pc, r0
   26d94:	add	r1, pc, r1
   26d98:	add	r3, pc, r3
   26d9c:	bl	76bb0 <fputs@plt+0x71598>
   26da0:	andeq	sl, r6, r8, asr #7
   26da4:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   26da8:	andeq	r0, r6, ip, lsr #26
   26dac:	andeq	r0, r6, ip, lsr #25
   26db0:			; <UNDEFINED> instruction: 0x00060cb0
   26db4:	andeq	r0, r6, ip, lsl #26
   26db8:	push	{r3, r4, r5, lr}
   26dbc:	subs	r4, r0, #0
   26dc0:	mov	r5, r1
   26dc4:	beq	26e24 <fputs@plt+0x2180c>
   26dc8:	mov	r1, #16384	; 0x4000
   26dcc:	bl	26e90 <fputs@plt+0x21878>
   26dd0:	cmp	r0, #0
   26dd4:	poplt	{r3, r4, r5, pc}
   26dd8:	mov	r1, r5
   26ddc:	mov	r0, r4
   26de0:	bl	4acc <mkdir@plt>
   26de4:	cmp	r0, #0
   26de8:	blt	26e04 <fputs@plt+0x217ec>
   26dec:	bl	270a8 <fputs@plt+0x21a90>
   26df0:	mov	r1, #0
   26df4:	mov	r0, r4
   26df8:	mov	r2, r1
   26dfc:	pop	{r3, r4, r5, lr}
   26e00:	b	7e050 <fputs@plt+0x78a38>
   26e04:	bl	55b8 <__errno_location@plt>
   26e08:	ldr	r5, [r0]
   26e0c:	bl	270a8 <fputs@plt+0x21a90>
   26e10:	rsb	r5, r5, #0
   26e14:	cmp	r5, #0
   26e18:	bge	26df0 <fputs@plt+0x217d8>
   26e1c:	mov	r0, r5
   26e20:	pop	{r3, r4, r5, pc}
   26e24:	ldr	r0, [pc, #24]	; 26e44 <fputs@plt+0x2182c>
   26e28:	mov	r2, #44	; 0x2c
   26e2c:	ldr	r1, [pc, #20]	; 26e48 <fputs@plt+0x21830>
   26e30:	ldr	r3, [pc, #20]	; 26e4c <fputs@plt+0x21834>
   26e34:	add	r0, pc, r0
   26e38:	add	r1, pc, r1
   26e3c:	add	r3, pc, r3
   26e40:	bl	76bb0 <fputs@plt+0x71598>
   26e44:	andeq	r0, r6, ip, ror r2
   26e48:	andeq	r0, r6, r4, lsl #25
   26e4c:	muleq	r6, r4, ip
   26e50:	push	{r4, lr}
   26e54:	ldr	r4, [pc, #48]	; 26e8c <fputs@plt+0x21874>
   26e58:	add	r4, pc, r4
   26e5c:	ldr	r0, [r4]
   26e60:	cmp	r0, #0
   26e64:	blt	26e74 <fputs@plt+0x2185c>
   26e68:	adds	r0, r0, #0
   26e6c:	movne	r0, #1
   26e70:	pop	{r4, pc}
   26e74:	bl	5060 <is_selinux_enabled@plt>
   26e78:	cmp	r0, #0
   26e7c:	movle	r0, #0
   26e80:	movgt	r0, #1
   26e84:	str	r0, [r4]
   26e88:	b	26e68 <fputs@plt+0x21850>
   26e8c:	andeq	sl, r8, ip, lsr #4
   26e90:	ldr	ip, [pc, #488]	; 27080 <fputs@plt+0x21a68>
   26e94:	mov	r3, #0
   26e98:	push	{r4, r5, r6, r7, r8, lr}
   26e9c:	add	ip, pc, ip
   26ea0:	ldr	r4, [pc, #476]	; 27084 <fputs@plt+0x21a6c>
   26ea4:	sub	sp, sp, #24
   26ea8:	subs	r6, r0, #0
   26eac:	mov	r7, r1
   26eb0:	ldr	r4, [ip, r4]
   26eb4:	str	r3, [sp, #16]
   26eb8:	ldr	ip, [r4]
   26ebc:	str	ip, [sp, #20]
   26ec0:	beq	27028 <fputs@plt+0x21a10>
   26ec4:	ldr	r3, [pc, #444]	; 27088 <fputs@plt+0x21a70>
   26ec8:	ldr	r5, [pc, r3]
   26ecc:	cmp	r5, #0
   26ed0:	beq	26f44 <fputs@plt+0x2192c>
   26ed4:	bl	6e8a0 <fputs@plt+0x69288>
   26ed8:	cmp	r0, #0
   26edc:	bne	26f60 <fputs@plt+0x21948>
   26ee0:	mov	r0, r6
   26ee4:	bl	6ea78 <fputs@plt+0x69460>
   26ee8:	subs	r8, r0, #0
   26eec:	beq	2701c <fputs@plt+0x21a04>
   26ef0:	ldr	r0, [pc, #404]	; 2708c <fputs@plt+0x21a74>
   26ef4:	mov	r3, r7
   26ef8:	add	r1, sp, #16
   26efc:	mov	r2, r8
   26f00:	add	r0, pc, r0
   26f04:	ldr	r0, [r0]
   26f08:	bl	4c34 <selabel_lookup_raw@plt>
   26f0c:	mov	r5, r0
   26f10:	mov	r0, r8
   26f14:	bl	4e5c <free@plt>
   26f18:	cmp	r5, #0
   26f1c:	blt	26f80 <fputs@plt+0x21968>
   26f20:	ldr	r0, [sp, #16]
   26f24:	bl	530c <setfscreatecon@plt>
   26f28:	cmp	r0, #0
   26f2c:	movge	r5, r0
   26f30:	blt	26fb4 <fputs@plt+0x2199c>
   26f34:	ldr	r0, [sp, #16]
   26f38:	cmp	r0, #0
   26f3c:	beq	26f44 <fputs@plt+0x2192c>
   26f40:	bl	4d00 <freecon@plt>
   26f44:	ldr	r2, [sp, #20]
   26f48:	mov	r0, r5
   26f4c:	ldr	r3, [r4]
   26f50:	cmp	r2, r3
   26f54:	bne	27024 <fputs@plt+0x21a0c>
   26f58:	add	sp, sp, #24
   26f5c:	pop	{r4, r5, r6, r7, r8, pc}
   26f60:	mov	r0, r5
   26f64:	mov	r3, r7
   26f68:	add	r1, sp, #16
   26f6c:	mov	r2, r6
   26f70:	bl	4c34 <selabel_lookup_raw@plt>
   26f74:	mov	r5, r0
   26f78:	cmp	r5, #0
   26f7c:	bge	26f20 <fputs@plt+0x21908>
   26f80:	bl	55b8 <__errno_location@plt>
   26f84:	ldr	r5, [r0]
   26f88:	cmp	r5, #2
   26f8c:	beq	26fac <fputs@plt+0x21994>
   26f90:	rsb	r5, r5, #0
   26f94:	cmp	r5, #0
   26f98:	bge	26f34 <fputs@plt+0x2191c>
   26f9c:	bl	4b98 <security_getenforce@plt>
   26fa0:	cmp	r0, #0
   26fa4:	moveq	r5, #0
   26fa8:	b	26f34 <fputs@plt+0x2191c>
   26fac:	mov	r5, #0
   26fb0:	b	26f34 <fputs@plt+0x2191c>
   26fb4:	bl	4b98 <security_getenforce@plt>
   26fb8:	cmp	r0, #1
   26fbc:	movne	r5, #7
   26fc0:	moveq	r5, #3
   26fc4:	bl	77b7c <fputs@plt+0x72564>
   26fc8:	cmp	r5, r0
   26fcc:	ble	26fdc <fputs@plt+0x219c4>
   26fd0:	bl	55b8 <__errno_location@plt>
   26fd4:	ldr	r5, [r0]
   26fd8:	b	26f90 <fputs@plt+0x21978>
   26fdc:	ldr	r2, [sp, #16]
   26fe0:	mov	r0, r5
   26fe4:	ldr	lr, [pc, #164]	; 27090 <fputs@plt+0x21a78>
   26fe8:	mov	r1, #0
   26fec:	ldr	ip, [pc, #160]	; 27094 <fputs@plt+0x21a7c>
   26ff0:	movw	r3, #341	; 0x155
   26ff4:	str	r2, [sp, #8]
   26ff8:	add	lr, pc, lr
   26ffc:	ldr	r2, [pc, #148]	; 27098 <fputs@plt+0x21a80>
   27000:	add	ip, pc, ip
   27004:	str	r6, [sp, #12]
   27008:	str	lr, [sp]
   2700c:	add	r2, pc, r2
   27010:	str	ip, [sp, #4]
   27014:	bl	76de4 <fputs@plt+0x717cc>
   27018:	b	26fd0 <fputs@plt+0x219b8>
   2701c:	mvn	r5, #11
   27020:	b	26f34 <fputs@plt+0x2191c>
   27024:	bl	524c <__stack_chk_fail@plt>
   27028:	ldr	r0, [pc, #108]	; 2709c <fputs@plt+0x21a84>
   2702c:	movw	r2, #315	; 0x13b
   27030:	ldr	r1, [pc, #104]	; 270a0 <fputs@plt+0x21a88>
   27034:	ldr	r3, [pc, #104]	; 270a4 <fputs@plt+0x21a8c>
   27038:	add	r0, pc, r0
   2703c:	add	r1, pc, r1
   27040:	add	r3, pc, r3
   27044:	bl	76bb0 <fputs@plt+0x71598>
   27048:	mov	r4, r0
   2704c:	ldr	r0, [sp, #16]
   27050:	cmp	r0, #0
   27054:	beq	2705c <fputs@plt+0x21a44>
   27058:	bl	4d00 <freecon@plt>
   2705c:	mov	r0, r4
   27060:	bl	54f8 <_Unwind_Resume@plt>
   27064:	mov	r4, r0
   27068:	mov	r0, r8
   2706c:	bl	4e5c <free@plt>
   27070:	b	2704c <fputs@plt+0x21a34>
   27074:	mov	r4, r0
   27078:	mov	r8, #0
   2707c:	b	27068 <fputs@plt+0x21a50>
   27080:	ldrdeq	r9, [r8], -ip
   27084:	andeq	r0, r0, r0, asr #8
   27088:	andeq	sl, r8, ip, ror #11
   2708c:			; <UNDEFINED> instruction: 0x0008a5b4
   27090:	muleq	r6, r0, ip
   27094:	andeq	r0, r6, ip, ror #23
   27098:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   2709c:	andeq	r0, r6, r8, ror r0
   270a0:	andeq	r0, r6, r0, lsr #21
   270a4:	andeq	r0, r6, r8, ror #24
   270a8:	push	{r3, r4, r5, lr}
   270ac:	bl	55b8 <__errno_location@plt>
   270b0:	mov	r4, r0
   270b4:	ldr	r5, [r0]
   270b8:	bl	26e50 <fputs@plt+0x21838>
   270bc:	cmp	r0, #0
   270c0:	bne	270cc <fputs@plt+0x21ab4>
   270c4:	str	r5, [r4]
   270c8:	pop	{r3, r4, r5, pc}
   270cc:	mov	r0, #0
   270d0:	bl	530c <setfscreatecon@plt>
   270d4:	str	r5, [r4]
   270d8:	pop	{r3, r4, r5, pc}
   270dc:	str	r5, [r4]
   270e0:	bl	54f8 <_Unwind_Resume@plt>
   270e4:	ldr	r3, [pc, #148]	; 27180 <fputs@plt+0x21b68>
   270e8:	cmp	r0, #0
   270ec:	ldr	r2, [pc, #144]	; 27184 <fputs@plt+0x21b6c>
   270f0:	add	r3, pc, r3
   270f4:	push	{r4, lr}
   270f8:	sub	sp, sp, #96	; 0x60
   270fc:	ldr	r4, [r3, r2]
   27100:	ldr	r3, [r4]
   27104:	str	r3, [sp, #92]	; 0x5c
   27108:	blt	27160 <fputs@plt+0x21b48>
   2710c:	mov	r1, sp
   27110:	bl	4ff4 <fstatfs64@plt>
   27114:	cmp	r0, #0
   27118:	blt	2714c <fputs@plt+0x21b34>
   2711c:	ldr	r0, [sp]
   27120:	movw	r3, #26686	; 0x683e
   27124:	movt	r3, #37155	; 0x9123
   27128:	subs	r3, r0, r3
   2712c:	rsbs	r0, r3, #0
   27130:	adcs	r0, r0, r3
   27134:	ldr	r2, [sp, #92]	; 0x5c
   27138:	ldr	r3, [r4]
   2713c:	cmp	r2, r3
   27140:	bne	2715c <fputs@plt+0x21b44>
   27144:	add	sp, sp, #96	; 0x60
   27148:	pop	{r4, pc}
   2714c:	bl	55b8 <__errno_location@plt>
   27150:	ldr	r0, [r0]
   27154:	rsb	r0, r0, #0
   27158:	b	27134 <fputs@plt+0x21b1c>
   2715c:	bl	524c <__stack_chk_fail@plt>
   27160:	ldr	r0, [pc, #32]	; 27188 <fputs@plt+0x21b70>
   27164:	mov	r2, #89	; 0x59
   27168:	ldr	r1, [pc, #28]	; 2718c <fputs@plt+0x21b74>
   2716c:	ldr	r3, [pc, #28]	; 27190 <fputs@plt+0x21b78>
   27170:	add	r0, pc, r0
   27174:	add	r1, pc, r1
   27178:	add	r3, pc, r3
   2717c:	bl	76bb0 <fputs@plt+0x71598>
   27180:	andeq	r9, r8, r8, lsl #21
   27184:	andeq	r0, r0, r0, asr #8
   27188:	andeq	r7, r6, r0, ror #17
   2718c:	andeq	r0, r6, r4, ror #22
   27190:			; <UNDEFINED> instruction: 0x00060bb4
   27194:	subs	r2, r0, #0
   27198:	push	{r3, lr}
   2719c:	blt	271f8 <fputs@plt+0x21be0>
   271a0:	cmp	r1, #0
   271a4:	blt	271d8 <fputs@plt+0x21bc0>
   271a8:	mov	r0, r1
   271ac:	movw	r1, #37897	; 0x9409
   271b0:	movt	r1, #16388	; 0x4004
   271b4:	bl	4f70 <ioctl@plt>
   271b8:	cmp	r0, #0
   271bc:	blt	271c8 <fputs@plt+0x21bb0>
   271c0:	mov	r0, #0
   271c4:	pop	{r3, pc}
   271c8:	bl	55b8 <__errno_location@plt>
   271cc:	ldr	r0, [r0]
   271d0:	rsb	r0, r0, #0
   271d4:	pop	{r3, pc}
   271d8:	ldr	r0, [pc, #56]	; 27218 <fputs@plt+0x21c00>
   271dc:	mov	r2, #292	; 0x124
   271e0:	ldr	r1, [pc, #52]	; 2721c <fputs@plt+0x21c04>
   271e4:	ldr	r3, [pc, #52]	; 27220 <fputs@plt+0x21c08>
   271e8:	add	r0, pc, r0
   271ec:	add	r1, pc, r1
   271f0:	add	r3, pc, r3
   271f4:	bl	76bb0 <fputs@plt+0x71598>
   271f8:	ldr	r0, [pc, #36]	; 27224 <fputs@plt+0x21c0c>
   271fc:	movw	r2, #291	; 0x123
   27200:	ldr	r1, [pc, #32]	; 27228 <fputs@plt+0x21c10>
   27204:	ldr	r3, [pc, #32]	; 2722c <fputs@plt+0x21c14>
   27208:	add	r0, pc, r0
   2720c:	add	r1, pc, r1
   27210:	add	r3, pc, r3
   27214:	bl	76bb0 <fputs@plt+0x71598>
   27218:	andeq	r0, r6, r0, lsr #22
   2721c:	andeq	r0, r6, ip, ror #21
   27220:	ldrdeq	r0, [r6], -r8
   27224:	strdeq	r0, [r6], -r4
   27228:	andeq	r0, r6, ip, asr #21
   2722c:			; <UNDEFINED> instruction: 0x00060ab8
   27230:	cmp	r0, #0
   27234:	push	{r3, lr}
   27238:	blt	2726c <fputs@plt+0x21c54>
   2723c:	movw	r1, #37890	; 0x9402
   27240:	mov	r2, #0
   27244:	movt	r1, #20480	; 0x5000
   27248:	bl	4f70 <ioctl@plt>
   2724c:	cmp	r0, #0
   27250:	blt	2725c <fputs@plt+0x21c44>
   27254:	mov	r0, #0
   27258:	pop	{r3, pc}
   2725c:	bl	55b8 <__errno_location@plt>
   27260:	ldr	r0, [r0]
   27264:	rsb	r0, r0, #0
   27268:	pop	{r3, pc}
   2726c:	ldr	r0, [pc, #24]	; 2728c <fputs@plt+0x21c74>
   27270:	movw	r2, #642	; 0x282
   27274:	ldr	r1, [pc, #20]	; 27290 <fputs@plt+0x21c78>
   27278:	ldr	r3, [pc, #20]	; 27294 <fputs@plt+0x21c7c>
   2727c:	add	r0, pc, r0
   27280:	add	r1, pc, r1
   27284:	add	r3, pc, r3
   27288:	bl	76bb0 <fputs@plt+0x71598>
   2728c:	ldrdeq	r7, [r6], -r4
   27290:	andeq	r0, r6, r8, asr sl
   27294:	muleq	r6, r8, sl
   27298:	ldrd	r2, [r0, #8]
   2729c:	orrs	r0, r2, r3
   272a0:	ldrd	r0, [r1, #8]
   272a4:	beq	272d0 <fputs@plt+0x21cb8>
   272a8:	orrs	ip, r0, r1
   272ac:	beq	272e0 <fputs@plt+0x21cc8>
   272b0:	cmp	r3, r1
   272b4:	cmpeq	r2, r0
   272b8:	bcc	272e0 <fputs@plt+0x21cc8>
   272bc:	cmp	r3, r1
   272c0:	cmpeq	r2, r0
   272c4:	movls	r0, #0
   272c8:	movhi	r0, #1
   272cc:	bx	lr
   272d0:	orrs	ip, r0, r1
   272d4:	beq	272bc <fputs@plt+0x21ca4>
   272d8:	mov	r0, #1
   272dc:	bx	lr
   272e0:	mvn	r0, #0
   272e4:	bx	lr
   272e8:	push	{r4, lr}
   272ec:	subs	r4, r0, #0
   272f0:	sub	sp, sp, #8
   272f4:	beq	27430 <fputs@plt+0x21e18>
   272f8:	ldr	r1, [r4, #8]
   272fc:	cmp	r1, #0
   27300:	blt	27360 <fputs@plt+0x21d48>
   27304:	ldr	r0, [r4, #1008]	; 0x3f0
   27308:	cmp	r0, #0
   2730c:	beq	27360 <fputs@plt+0x21d48>
   27310:	ldr	r3, [r4, #992]	; 0x3e0
   27314:	cmp	r3, #0
   27318:	beq	2736c <fputs@plt+0x21d54>
   2731c:	mov	r0, r3
   27320:	bl	516c8 <fputs@plt+0x4c0b0>
   27324:	cmp	r0, #0
   27328:	blt	27358 <fputs@plt+0x21d40>
   2732c:	ldr	r1, [r4, #12]
   27330:	ldr	r3, [r4, #8]
   27334:	cmp	r1, r3
   27338:	beq	27360 <fputs@plt+0x21d48>
   2733c:	cmp	r1, #0
   27340:	blt	27450 <fputs@plt+0x21e38>
   27344:	ldr	r0, [r4, #996]	; 0x3e4
   27348:	cmp	r0, #0
   2734c:	beq	273d4 <fputs@plt+0x21dbc>
   27350:	bl	516c8 <fputs@plt+0x4c0b0>
   27354:	and	r0, r0, r0, asr #31
   27358:	add	sp, sp, #8
   2735c:	pop	{r4, pc}
   27360:	mov	r0, #0
   27364:	add	sp, sp, #8
   27368:	pop	{r4, pc}
   2736c:	ldr	ip, [pc, #252]	; 27470 <fputs@plt+0x21e58>
   27370:	mov	r2, r1
   27374:	str	r4, [sp, #4]
   27378:	add	r1, r4, #992	; 0x3e0
   2737c:	add	ip, pc, ip
   27380:	str	ip, [sp]
   27384:	bl	51420 <fputs@plt+0x4be08>
   27388:	cmp	r0, #0
   2738c:	blt	27358 <fputs@plt+0x21d40>
   27390:	ldr	r1, [pc, #220]	; 27474 <fputs@plt+0x21e5c>
   27394:	ldr	r0, [r4, #992]	; 0x3e0
   27398:	add	r1, pc, r1
   2739c:	bl	524b0 <fputs@plt+0x4ce98>
   273a0:	cmp	r0, #0
   273a4:	blt	27358 <fputs@plt+0x21d40>
   273a8:	ldr	r2, [r4, #1012]	; 0x3f4
   273ac:	ldr	r0, [r4, #992]	; 0x3e0
   273b0:	asr	r3, r2, #31
   273b4:	bl	51a44 <fputs@plt+0x4c42c>
   273b8:	cmp	r0, #0
   273bc:	blt	27358 <fputs@plt+0x21d40>
   273c0:	ldr	r1, [pc, #176]	; 27478 <fputs@plt+0x21e60>
   273c4:	ldr	r0, [r4, #992]	; 0x3e0
   273c8:	add	r1, pc, r1
   273cc:	bl	51630 <fputs@plt+0x4c018>
   273d0:	b	27324 <fputs@plt+0x21d0c>
   273d4:	ldr	lr, [r4, #1008]	; 0x3f0
   273d8:	mov	r2, r1
   273dc:	ldr	ip, [pc, #152]	; 2747c <fputs@plt+0x21e64>
   273e0:	mov	r3, r0
   273e4:	str	r4, [sp, #4]
   273e8:	add	r1, r4, #996	; 0x3e4
   273ec:	add	ip, pc, ip
   273f0:	mov	r0, lr
   273f4:	str	ip, [sp]
   273f8:	bl	51420 <fputs@plt+0x4be08>
   273fc:	cmp	r0, #0
   27400:	blt	27358 <fputs@plt+0x21d40>
   27404:	ldr	r2, [r4, #1012]	; 0x3f4
   27408:	ldr	r0, [r4, #996]	; 0x3e4
   2740c:	asr	r3, r2, #31
   27410:	bl	51a44 <fputs@plt+0x4c42c>
   27414:	cmp	r0, #0
   27418:	blt	27358 <fputs@plt+0x21d40>
   2741c:	ldr	r1, [pc, #92]	; 27480 <fputs@plt+0x21e68>
   27420:	ldr	r0, [r4, #992]	; 0x3e0
   27424:	add	r1, pc, r1
   27428:	bl	51630 <fputs@plt+0x4c018>
   2742c:	b	27354 <fputs@plt+0x21d3c>
   27430:	ldr	r0, [pc, #76]	; 27484 <fputs@plt+0x21e6c>
   27434:	movw	r2, #3129	; 0xc39
   27438:	ldr	r1, [pc, #72]	; 27488 <fputs@plt+0x21e70>
   2743c:	ldr	r3, [pc, #72]	; 2748c <fputs@plt+0x21e74>
   27440:	add	r0, pc, r0
   27444:	add	r1, pc, r1
   27448:	add	r3, pc, r3
   2744c:	bl	76bb0 <fputs@plt+0x71598>
   27450:	ldr	r0, [pc, #56]	; 27490 <fputs@plt+0x21e78>
   27454:	movw	r2, #3158	; 0xc56
   27458:	ldr	r1, [pc, #52]	; 27494 <fputs@plt+0x21e7c>
   2745c:	ldr	r3, [pc, #52]	; 27498 <fputs@plt+0x21e80>
   27460:	add	r0, pc, r0
   27464:	add	r1, pc, r1
   27468:	add	r3, pc, r3
   2746c:	bl	76bb0 <fputs@plt+0x71598>
   27470:	muleq	r0, r4, r9
   27474:	andeq	r2, r0, r4, ror #26
   27478:	muleq	r6, r4, sl
   2747c:	andeq	r4, r0, r4, lsr #18
   27480:	andeq	r0, r6, r8, asr sl
   27484:	andeq	r3, r6, r8, asr #17
   27488:	strdeq	r0, [r6], -r8
   2748c:	andeq	r1, r6, r8, lsr #16
   27490:	andeq	r0, r6, r8, lsl #20
   27494:	ldrdeq	r0, [r6], -r8
   27498:	andeq	r1, r6, r8, lsl #16
   2749c:	ldr	r3, [pc, #580]	; 276e8 <fputs@plt+0x220d0>
   274a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   274a4:	subs	fp, r0, #0
   274a8:	ldr	r0, [pc, #572]	; 276ec <fputs@plt+0x220d4>
   274ac:	add	r3, pc, r3
   274b0:	sub	sp, sp, #28
   274b4:	mov	r6, #0
   274b8:	mov	r4, r1
   274bc:	mov	sl, r2
   274c0:	ldr	r9, [r3, r0]
   274c4:	str	r6, [sp, #12]
   274c8:	str	r6, [sp, #16]
   274cc:	ldr	r3, [r9]
   274d0:	str	r3, [sp, #20]
   274d4:	beq	276a8 <fputs@plt+0x22090>
   274d8:	ldr	r5, [fp]
   274dc:	cmp	r5, #0
   274e0:	beq	27688 <fputs@plt+0x22070>
   274e4:	cmp	r2, #0
   274e8:	beq	276c8 <fputs@plt+0x220b0>
   274ec:	cmp	r1, #0
   274f0:	beq	27558 <fputs@plt+0x21f40>
   274f4:	mov	r0, r1
   274f8:	bl	4fc4 <strlen@plt>
   274fc:	mov	r1, r4
   27500:	mov	r7, r0
   27504:	mov	r0, r5
   27508:	mov	r2, r7
   2750c:	bl	5468 <strncmp@plt>
   27510:	cmp	r0, #0
   27514:	movne	r0, r6
   27518:	bne	27528 <fputs@plt+0x21f10>
   2751c:	ldrb	r3, [r5, r7]
   27520:	cmp	r3, #61	; 0x3d
   27524:	beq	27540 <fputs@plt+0x21f28>
   27528:	ldr	r2, [sp, #20]
   2752c:	ldr	r3, [r9]
   27530:	cmp	r2, r3
   27534:	bne	27684 <fputs@plt+0x2206c>
   27538:	add	sp, sp, #28
   2753c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27540:	ldr	r3, [sl]
   27544:	cmp	r3, #0
   27548:	mvnne	r0, #21
   2754c:	bne	27528 <fputs@plt+0x21f10>
   27550:	add	r7, r7, #1
   27554:	add	r5, r5, r7
   27558:	ldrb	r4, [r5]
   2755c:	cmp	r4, #59	; 0x3b
   27560:	cmpne	r4, #44	; 0x2c
   27564:	beq	2763c <fputs@plt+0x22024>
   27568:	cmp	r4, #0
   2756c:	beq	2763c <fputs@plt+0x22024>
   27570:	add	r8, sp, #16
   27574:	add	r7, sp, #12
   27578:	mov	r6, #0
   2757c:	b	275c4 <fputs@plt+0x21fac>
   27580:	mov	r0, r8
   27584:	mov	r1, r7
   27588:	add	r2, r6, #2
   2758c:	mov	r3, #1
   27590:	bl	6bfc8 <fputs@plt+0x669b0>
   27594:	cmp	r0, #0
   27598:	beq	27654 <fputs@plt+0x2203c>
   2759c:	ldr	r2, [sp, #16]
   275a0:	add	r3, r6, #1
   275a4:	strb	r4, [r2, r6]
   275a8:	ldrb	r4, [r5]
   275ac:	cmp	r4, #44	; 0x2c
   275b0:	cmpne	r4, #59	; 0x3b
   275b4:	beq	27600 <fputs@plt+0x21fe8>
   275b8:	cmp	r4, #0
   275bc:	beq	27600 <fputs@plt+0x21fe8>
   275c0:	mov	r6, r3
   275c4:	cmp	r4, #37	; 0x25
   275c8:	addne	r5, r5, #1
   275cc:	bne	27580 <fputs@plt+0x21f68>
   275d0:	ldrb	r0, [r5, #1]
   275d4:	bl	6755c <fputs@plt+0x61f44>
   275d8:	subs	r4, r0, #0
   275dc:	blt	2765c <fputs@plt+0x22044>
   275e0:	ldrb	r0, [r5, #2]
   275e4:	bl	6755c <fputs@plt+0x61f44>
   275e8:	subs	r3, r0, #0
   275ec:	blt	2766c <fputs@plt+0x22054>
   275f0:	orr	r4, r3, r4, lsl #4
   275f4:	add	r5, r5, #3
   275f8:	uxtb	r4, r4
   275fc:	b	27580 <fputs@plt+0x21f68>
   27600:	ldr	r2, [sp, #16]
   27604:	cmp	r2, #0
   27608:	movne	r1, #0
   2760c:	strbne	r1, [r2, r3]
   27610:	beq	2763c <fputs@plt+0x22024>
   27614:	ldrb	r3, [r5]
   27618:	cmp	r3, #44	; 0x2c
   2761c:	addeq	r5, r5, #1
   27620:	str	r5, [fp]
   27624:	ldr	r0, [sl]
   27628:	bl	4e5c <free@plt>
   2762c:	ldr	r3, [sp, #16]
   27630:	mov	r0, #1
   27634:	str	r3, [sl]
   27638:	b	27528 <fputs@plt+0x21f10>
   2763c:	mov	r0, #1
   27640:	mov	r1, r0
   27644:	bl	4d18 <calloc@plt>
   27648:	cmp	r0, #0
   2764c:	str	r0, [sp, #16]
   27650:	bne	27614 <fputs@plt+0x21ffc>
   27654:	mvn	r0, #11
   27658:	b	27528 <fputs@plt+0x21f10>
   2765c:	ldr	r0, [sp, #16]
   27660:	bl	4e5c <free@plt>
   27664:	mov	r0, r4
   27668:	b	27528 <fputs@plt+0x21f10>
   2766c:	ldr	r0, [sp, #16]
   27670:	str	r3, [sp, #4]
   27674:	bl	4e5c <free@plt>
   27678:	ldr	r3, [sp, #4]
   2767c:	mov	r0, r3
   27680:	b	27528 <fputs@plt+0x21f10>
   27684:	bl	524c <__stack_chk_fail@plt>
   27688:	ldr	r0, [pc, #96]	; 276f0 <fputs@plt+0x220d8>
   2768c:	movw	r2, #430	; 0x1ae
   27690:	ldr	r1, [pc, #92]	; 276f4 <fputs@plt+0x220dc>
   27694:	ldr	r3, [pc, #92]	; 276f8 <fputs@plt+0x220e0>
   27698:	add	r0, pc, r0
   2769c:	add	r1, pc, r1
   276a0:	add	r3, pc, r3
   276a4:	bl	76bb0 <fputs@plt+0x71598>
   276a8:	ldr	r0, [pc, #76]	; 276fc <fputs@plt+0x220e4>
   276ac:	movw	r2, #429	; 0x1ad
   276b0:	ldr	r1, [pc, #72]	; 27700 <fputs@plt+0x220e8>
   276b4:	ldr	r3, [pc, #72]	; 27704 <fputs@plt+0x220ec>
   276b8:	add	r0, pc, r0
   276bc:	add	r1, pc, r1
   276c0:	add	r3, pc, r3
   276c4:	bl	76bb0 <fputs@plt+0x71598>
   276c8:	ldr	r0, [pc, #56]	; 27708 <fputs@plt+0x220f0>
   276cc:	movw	r2, #431	; 0x1af
   276d0:	ldr	r1, [pc, #52]	; 2770c <fputs@plt+0x220f4>
   276d4:	ldr	r3, [pc, #52]	; 27710 <fputs@plt+0x220f8>
   276d8:	add	r0, pc, r0
   276dc:	add	r1, pc, r1
   276e0:	add	r3, pc, r3
   276e4:	bl	76bb0 <fputs@plt+0x71598>
   276e8:	andeq	r9, r8, ip, asr #13
   276ec:	andeq	r0, r0, r0, asr #8
   276f0:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   276f4:	andeq	r0, r6, r0, lsr #15
   276f8:	andeq	r1, r6, r8, lsr #12
   276fc:			; <UNDEFINED> instruction: 0x0006bdb8
   27700:	andeq	r0, r6, r0, lsl #15
   27704:	andeq	r1, r6, r8, lsl #12
   27708:			; <UNDEFINED> instruction: 0x000607b4
   2770c:	andeq	r0, r6, r0, ror #14
   27710:	andeq	r1, r6, r8, ror #11
   27714:	ldr	ip, [pc, #472]	; 278f4 <fputs@plt+0x222dc>
   27718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2771c:	subs	r8, r0, #0
   27720:	ldr	r0, [pc, #464]	; 278f8 <fputs@plt+0x222e0>
   27724:	add	ip, pc, ip
   27728:	mov	r7, r3
   2772c:	sub	sp, sp, #36	; 0x24
   27730:	mov	r3, ip
   27734:	mov	r9, r1
   27738:	ldr	r0, [ip, r0]
   2773c:	mov	r6, r2
   27740:	ldr	r3, [r0]
   27744:	str	r0, [sp, #12]
   27748:	str	r3, [sp, #28]
   2774c:	beq	278d4 <fputs@plt+0x222bc>
   27750:	cmp	r1, #0
   27754:	beq	278b4 <fputs@plt+0x2229c>
   27758:	ldrb	r3, [r1, #240]	; 0xf0
   2775c:	tst	r3, #1
   27760:	beq	277b4 <fputs@plt+0x2219c>
   27764:	ldr	r3, [r1, #244]	; 0xf4
   27768:	ldrd	r0, [r8, #72]	; 0x48
   2776c:	ldrb	r2, [r3, #3]
   27770:	ldr	ip, [r3, #8]
   27774:	cmp	r2, #2
   27778:	ldrb	r2, [r3]
   2777c:	beq	27890 <fputs@plt+0x22278>
   27780:	cmp	r2, #108	; 0x6c
   27784:	ldreq	r4, [r3, #8]
   27788:	revne	r4, ip
   2778c:	mov	ip, #0
   27790:	mov	r2, r4
   27794:	mov	r3, ip
   27798:	cmp	r3, r1
   2779c:	cmpeq	r2, r0
   277a0:	movcc	r2, r0
   277a4:	movcc	r3, r1
   277a8:	mov	r0, #0
   277ac:	strd	r2, [r8, #72]	; 0x48
   277b0:	b	27810 <fputs@plt+0x221f8>
   277b4:	orrs	r1, r6, r7
   277b8:	ldrd	r2, [r8, #72]	; 0x48
   277bc:	mvn	r0, #1
   277c0:	mov	r1, #0
   277c4:	movweq	r6, #30784	; 0x7840
   277c8:	moveq	r7, #0
   277cc:	movteq	r6, #381	; 0x17d
   277d0:	cmp	r3, r1
   277d4:	cmpeq	r2, r0
   277d8:	bhi	2782c <fputs@plt+0x22214>
   277dc:	adds	r2, r2, #1
   277e0:	mov	r0, #-2147483648	; 0x80000000
   277e4:	adc	r3, r3, #0
   277e8:	mov	r1, #0
   277ec:	and	r0, r0, r2
   277f0:	and	r1, r1, r3
   277f4:	orrs	ip, r0, r1
   277f8:	strd	r2, [sp, #16]
   277fc:	bne	27838 <fputs@plt+0x22220>
   27800:	strd	r2, [r8, #72]	; 0x48
   27804:	mov	r0, r9
   27808:	strd	r6, [sp]
   2780c:	bl	3e4d0 <fputs@plt+0x38eb8>
   27810:	ldr	ip, [sp, #12]
   27814:	ldr	r2, [sp, #28]
   27818:	ldr	r3, [ip]
   2781c:	cmp	r2, r3
   27820:	bne	278b0 <fputs@plt+0x22298>
   27824:	add	sp, sp, #36	; 0x24
   27828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2782c:	mov	r2, #-2147483648	; 0x80000000
   27830:	mov	r3, #0
   27834:	strd	r2, [sp, #16]
   27838:	add	fp, sp, #16
   2783c:	mov	sl, #0
   27840:	mvn	r4, #1
   27844:	mov	r5, #0
   27848:	ldr	r0, [r8, #128]	; 0x80
   2784c:	mov	r1, fp
   27850:	bl	72cc0 <fputs@plt+0x6d6a8>
   27854:	ldrd	r2, [sp, #16]
   27858:	cmp	r0, #0
   2785c:	beq	27800 <fputs@plt+0x221e8>
   27860:	cmp	r3, r5
   27864:	cmpeq	r2, r4
   27868:	movhi	r2, #-2147483648	; 0x80000000
   2786c:	movhi	r3, #0
   27870:	bhi	2787c <fputs@plt+0x22264>
   27874:	adds	r2, r2, #1
   27878:	adc	r3, r3, #0
   2787c:	adds	sl, sl, #1
   27880:	strd	r2, [sp, #16]
   27884:	bpl	27848 <fputs@plt+0x22230>
   27888:	mvn	r0, #15
   2788c:	b	27810 <fputs@plt+0x221f8>
   27890:	cmp	r2, #108	; 0x6c
   27894:	ldr	r4, [r3, #12]
   27898:	revne	r4, r4
   2789c:	revne	ip, ip
   278a0:	bne	27790 <fputs@plt+0x22178>
   278a4:	ldr	r4, [r3, #8]
   278a8:	ldr	ip, [r3, #12]
   278ac:	b	27790 <fputs@plt+0x22178>
   278b0:	bl	524c <__stack_chk_fail@plt>
   278b4:	ldr	r0, [pc, #64]	; 278fc <fputs@plt+0x222e4>
   278b8:	movw	r2, #1543	; 0x607
   278bc:	ldr	r1, [pc, #60]	; 27900 <fputs@plt+0x222e8>
   278c0:	ldr	r3, [pc, #60]	; 27904 <fputs@plt+0x222ec>
   278c4:	add	r0, pc, r0
   278c8:	add	r1, pc, r1
   278cc:	add	r3, pc, r3
   278d0:	bl	76bb0 <fputs@plt+0x71598>
   278d4:	ldr	r0, [pc, #44]	; 27908 <fputs@plt+0x222f0>
   278d8:	movw	r2, #1542	; 0x606
   278dc:	ldr	r1, [pc, #40]	; 2790c <fputs@plt+0x222f4>
   278e0:	ldr	r3, [pc, #40]	; 27910 <fputs@plt+0x222f8>
   278e4:	add	r0, pc, r0
   278e8:	add	r1, pc, r1
   278ec:	add	r3, pc, r3
   278f0:	bl	76bb0 <fputs@plt+0x71598>
   278f4:	andeq	r9, r8, r4, asr r4
   278f8:	andeq	r0, r0, r0, asr #8
   278fc:	andeq	sl, r5, ip, asr #10
   27900:	andeq	r0, r6, r4, ror r5
   27904:			; <UNDEFINED> instruction: 0x000613b8
   27908:	andeq	r9, r5, r0, lsl #28
   2790c:	andeq	r0, r6, r4, asr r5
   27910:	muleq	r6, r8, r3
   27914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27918:	subs	r6, r0, #0
   2791c:	sub	sp, sp, #76	; 0x4c
   27920:	mov	r7, r3
   27924:	mov	r4, r1
   27928:	beq	27b58 <fputs@plt+0x22540>
   2792c:	cmp	r1, #0
   27930:	beq	27b38 <fputs@plt+0x22520>
   27934:	ldrb	ip, [r6, #24]
   27938:	tst	ip, #1
   2793c:	bne	2799c <fputs@plt+0x22384>
   27940:	mov	r2, r3
   27944:	bl	32f18 <fputs@plt+0x2d900>
   27948:	mov	r5, r0
   2794c:	cmp	r5, #0
   27950:	ble	27990 <fputs@plt+0x22378>
   27954:	ldrb	r3, [r6, #24]
   27958:	tst	r3, #1
   2795c:	bne	27984 <fputs@plt+0x2236c>
   27960:	ldr	r1, [r4, #260]	; 0x104
   27964:	ldr	r3, [r4, #264]	; 0x108
   27968:	add	r1, r1, #7
   2796c:	ldr	r2, [r7]
   27970:	bic	r1, r1, #7
   27974:	add	r3, r3, #16
   27978:	add	r3, r3, r1
   2797c:	cmp	r2, r3
   27980:	bcc	27990 <fputs@plt+0x22378>
   27984:	bl	77b7c <fputs@plt+0x72564>
   27988:	cmp	r0, #6
   2798c:	bgt	279a8 <fputs@plt+0x22390>
   27990:	mov	r0, r5
   27994:	add	sp, sp, #76	; 0x4c
   27998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2799c:	bl	35c24 <fputs@plt+0x3060c>
   279a0:	mov	r5, r0
   279a4:	b	2794c <fputs@plt+0x22334>
   279a8:	ldr	r3, [r4, #244]	; 0xf4
   279ac:	ldrb	r0, [r3, #1]
   279b0:	bl	30f6c <fputs@plt+0x2b954>
   279b4:	mov	r9, r0
   279b8:	mov	r0, r4
   279bc:	bl	3ad98 <fputs@plt+0x35780>
   279c0:	cmp	r0, #0
   279c4:	movne	r8, r0
   279c8:	beq	27af8 <fputs@plt+0x224e0>
   279cc:	mov	r0, r4
   279d0:	bl	3ad50 <fputs@plt+0x35738>
   279d4:	cmp	r0, #0
   279d8:	movne	r7, r0
   279dc:	beq	27b04 <fputs@plt+0x224ec>
   279e0:	mov	r0, r4
   279e4:	bl	3ac78 <fputs@plt+0x35660>
   279e8:	cmp	r0, #0
   279ec:	movne	r6, r0
   279f0:	beq	27b10 <fputs@plt+0x224f8>
   279f4:	mov	r0, r4
   279f8:	bl	3acc0 <fputs@plt+0x356a8>
   279fc:	cmp	r0, #0
   27a00:	movne	sl, r0
   27a04:	beq	27b1c <fputs@plt+0x22504>
   27a08:	mov	r0, r4
   27a0c:	bl	3ad08 <fputs@plt+0x356f0>
   27a10:	cmp	r0, #0
   27a14:	movne	lr, r0
   27a18:	beq	27aec <fputs@plt+0x224d4>
   27a1c:	ldr	r3, [r4, #244]	; 0xf4
   27a20:	ldrb	r2, [r3, #3]
   27a24:	ldrb	r1, [r3]
   27a28:	cmp	r2, #2
   27a2c:	ldr	r2, [r3, #8]
   27a30:	beq	27ad0 <fputs@plt+0x224b8>
   27a34:	cmp	r1, #108	; 0x6c
   27a38:	ldreq	fp, [r3, #8]
   27a3c:	revne	fp, r2
   27a40:	mov	r0, #0
   27a44:	str	r0, [sp, #68]	; 0x44
   27a48:	ldrd	r0, [r4, #8]
   27a4c:	ldr	r3, [r4, #40]	; 0x28
   27a50:	str	r6, [sp, #20]
   27a54:	ldr	r6, [sp, #68]	; 0x44
   27a58:	cmp	r3, #0
   27a5c:	strd	r0, [sp, #56]	; 0x38
   27a60:	mov	r1, #0
   27a64:	ldr	r2, [pc, #268]	; 27b78 <fputs@plt+0x22560>
   27a68:	mov	r0, #7
   27a6c:	str	r7, [sp, #16]
   27a70:	str	r6, [sp, #36]	; 0x24
   27a74:	add	r2, pc, r2
   27a78:	ldrd	r6, [sp, #56]	; 0x38
   27a7c:	str	r2, [sp, #4]
   27a80:	ldr	r4, [pc, #244]	; 27b7c <fputs@plt+0x22564>
   27a84:	ldr	ip, [pc, #244]	; 27b80 <fputs@plt+0x22568>
   27a88:	ldr	r2, [pc, #244]	; 27b84 <fputs@plt+0x2256c>
   27a8c:	add	r4, pc, r4
   27a90:	add	ip, pc, ip
   27a94:	movne	r4, r3
   27a98:	str	r9, [sp, #8]
   27a9c:	movw	r3, #1623	; 0x657
   27aa0:	str	r8, [sp, #12]
   27aa4:	add	r2, pc, r2
   27aa8:	str	sl, [sp, #24]
   27aac:	str	lr, [sp, #28]
   27ab0:	str	fp, [sp, #32]
   27ab4:	strd	r6, [sp, #40]	; 0x28
   27ab8:	str	r4, [sp, #48]	; 0x30
   27abc:	str	ip, [sp]
   27ac0:	bl	76de4 <fputs@plt+0x717cc>
   27ac4:	mov	r0, r5
   27ac8:	add	sp, sp, #76	; 0x4c
   27acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27ad0:	cmp	r1, #108	; 0x6c
   27ad4:	ldr	fp, [r3, #12]
   27ad8:	beq	27b28 <fputs@plt+0x22510>
   27adc:	rev	r2, r2
   27ae0:	rev	fp, fp
   27ae4:	str	r2, [sp, #68]	; 0x44
   27ae8:	b	27a48 <fputs@plt+0x22430>
   27aec:	ldr	lr, [pc, #148]	; 27b88 <fputs@plt+0x22570>
   27af0:	add	lr, pc, lr
   27af4:	b	27a1c <fputs@plt+0x22404>
   27af8:	ldr	r8, [pc, #140]	; 27b8c <fputs@plt+0x22574>
   27afc:	add	r8, pc, r8
   27b00:	b	279cc <fputs@plt+0x223b4>
   27b04:	ldr	r7, [pc, #132]	; 27b90 <fputs@plt+0x22578>
   27b08:	add	r7, pc, r7
   27b0c:	b	279e0 <fputs@plt+0x223c8>
   27b10:	ldr	r6, [pc, #124]	; 27b94 <fputs@plt+0x2257c>
   27b14:	add	r6, pc, r6
   27b18:	b	279f4 <fputs@plt+0x223dc>
   27b1c:	ldr	sl, [pc, #116]	; 27b98 <fputs@plt+0x22580>
   27b20:	add	sl, pc, sl
   27b24:	b	27a08 <fputs@plt+0x223f0>
   27b28:	ldr	fp, [r3, #8]
   27b2c:	ldr	r3, [r3, #12]
   27b30:	str	r3, [sp, #68]	; 0x44
   27b34:	b	27a48 <fputs@plt+0x22430>
   27b38:	ldr	r0, [pc, #92]	; 27b9c <fputs@plt+0x22584>
   27b3c:	movw	r2, #1603	; 0x643
   27b40:	ldr	r1, [pc, #88]	; 27ba0 <fputs@plt+0x22588>
   27b44:	ldr	r3, [pc, #88]	; 27ba4 <fputs@plt+0x2258c>
   27b48:	add	r0, pc, r0
   27b4c:	add	r1, pc, r1
   27b50:	add	r3, pc, r3
   27b54:	bl	76bb0 <fputs@plt+0x71598>
   27b58:	ldr	r0, [pc, #72]	; 27ba8 <fputs@plt+0x22590>
   27b5c:	movw	r2, #1602	; 0x642
   27b60:	ldr	r1, [pc, #68]	; 27bac <fputs@plt+0x22594>
   27b64:	ldr	r3, [pc, #68]	; 27bb0 <fputs@plt+0x22598>
   27b68:	add	r0, pc, r0
   27b6c:	add	r1, pc, r1
   27b70:	add	r3, pc, r3
   27b74:	bl	76bb0 <fputs@plt+0x71598>
   27b78:	andeq	r0, r6, r0, lsr #8
   27b7c:	andeq	r9, r5, r4, ror r5
   27b80:	andeq	r1, r6, ip, lsr #1
   27b84:	muleq	r6, r8, r3
   27b88:	andeq	r9, r5, r0, lsl r5
   27b8c:	andeq	r9, r5, r4, lsl #10
   27b90:	strdeq	r9, [r5], -r8
   27b94:	andeq	r9, r5, ip, ror #9
   27b98:	andeq	r9, r5, r0, ror #9
   27b9c:	andeq	sl, r5, r8, asr #5
   27ba0:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   27ba4:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   27ba8:	andeq	r3, r6, r0, lsr #3
   27bac:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   27bb0:	andeq	r0, r6, ip, ror pc
   27bb4:	push	{r3, r4, r5, r6, r7, lr}
   27bb8:	subs	r4, r0, #0
   27bbc:	beq	27c88 <fputs@plt+0x22670>
   27bc0:	ldr	r3, [r4, #4]
   27bc4:	sub	r3, r3, #3
   27bc8:	cmp	r3, #1
   27bcc:	bhi	27ca8 <fputs@plt+0x22690>
   27bd0:	mov	r6, #0
   27bd4:	add	r5, r4, #60	; 0x3c
   27bd8:	mov	r7, r6
   27bdc:	ldr	r2, [r4, #56]	; 0x38
   27be0:	cmp	r2, #0
   27be4:	beq	27c80 <fputs@plt+0x22668>
   27be8:	ldr	r1, [r4, #52]	; 0x34
   27bec:	mov	r0, r4
   27bf0:	mov	r2, #0
   27bf4:	mov	r3, r5
   27bf8:	ldr	r1, [r1]
   27bfc:	bl	27914 <fputs@plt+0x222fc>
   27c00:	cmp	r0, #0
   27c04:	poplt	{r3, r4, r5, r6, r7, pc}
   27c08:	beq	27c80 <fputs@plt+0x22668>
   27c0c:	ldrb	r3, [r4, #24]
   27c10:	ldr	r2, [r4, #52]	; 0x34
   27c14:	tst	r3, #1
   27c18:	bne	27c44 <fputs@plt+0x2262c>
   27c1c:	ldr	r1, [r2]
   27c20:	ldr	r0, [r4, #60]	; 0x3c
   27c24:	ldr	ip, [r1, #260]	; 0x104
   27c28:	ldr	r3, [r1, #264]	; 0x108
   27c2c:	add	r1, ip, #7
   27c30:	bic	r1, r1, #7
   27c34:	add	r3, r3, #16
   27c38:	add	r3, r3, r1
   27c3c:	cmp	r0, r3
   27c40:	bcc	27bdc <fputs@plt+0x225c4>
   27c44:	ldr	r3, [r4, #56]	; 0x38
   27c48:	mov	r6, #1
   27c4c:	sub	r3, r3, #1
   27c50:	str	r3, [r4, #56]	; 0x38
   27c54:	ldr	r0, [r2]
   27c58:	bl	3a9b0 <fputs@plt+0x35398>
   27c5c:	ldr	r2, [r4, #56]	; 0x38
   27c60:	ldr	r0, [r4, #52]	; 0x34
   27c64:	lsl	r2, r2, #2
   27c68:	add	r1, r0, #4
   27c6c:	bl	5324 <memmove@plt>
   27c70:	ldr	r2, [r4, #56]	; 0x38
   27c74:	str	r7, [r4, #60]	; 0x3c
   27c78:	cmp	r2, #0
   27c7c:	bne	27be8 <fputs@plt+0x225d0>
   27c80:	mov	r0, r6
   27c84:	pop	{r3, r4, r5, r6, r7, pc}
   27c88:	ldr	r0, [pc, #56]	; 27cc8 <fputs@plt+0x226b0>
   27c8c:	movw	r2, #1631	; 0x65f
   27c90:	ldr	r1, [pc, #52]	; 27ccc <fputs@plt+0x226b4>
   27c94:	ldr	r3, [pc, #52]	; 27cd0 <fputs@plt+0x226b8>
   27c98:	add	r0, pc, r0
   27c9c:	add	r1, pc, r1
   27ca0:	add	r3, pc, r3
   27ca4:	bl	76bb0 <fputs@plt+0x71598>
   27ca8:	ldr	r0, [pc, #36]	; 27cd4 <fputs@plt+0x226bc>
   27cac:	mov	r2, #1632	; 0x660
   27cb0:	ldr	r1, [pc, #32]	; 27cd8 <fputs@plt+0x226c0>
   27cb4:	ldr	r3, [pc, #32]	; 27cdc <fputs@plt+0x226c4>
   27cb8:	add	r0, pc, r0
   27cbc:	add	r1, pc, r1
   27cc0:	add	r3, pc, r3
   27cc4:	bl	76bb0 <fputs@plt+0x71598>
   27cc8:	andeq	r3, r6, r0, ror r0
   27ccc:	andeq	r0, r6, r0, lsr #3
   27cd0:	strdeq	r0, [r6], -r8
   27cd4:	andeq	r0, r6, r4, asr r2
   27cd8:	andeq	r0, r6, r0, lsl #3
   27cdc:	ldrdeq	r0, [r6], -r8
   27ce0:	ldr	r3, [pc, #404]	; 27e7c <fputs@plt+0x22864>
   27ce4:	ldr	r2, [pc, #404]	; 27e80 <fputs@plt+0x22868>
   27ce8:	add	r3, pc, r3
   27cec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27cf0:	subs	r5, r0, #0
   27cf4:	ldr	r9, [r3, r2]
   27cf8:	sub	sp, sp, #20
   27cfc:	mov	r8, #0
   27d00:	mov	r6, r1
   27d04:	str	r8, [sp]
   27d08:	ldr	r3, [r9]
   27d0c:	str	r8, [sp, #4]
   27d10:	str	r8, [sp, #8]
   27d14:	str	r3, [sp, #12]
   27d18:	beq	27e58 <fputs@plt+0x22840>
   27d1c:	cmp	r1, #0
   27d20:	beq	27e38 <fputs@plt+0x22820>
   27d24:	ldr	r4, [r5, #132]	; 0x84
   27d28:	ldrb	r3, [r5, #25]
   27d2c:	cmp	r4, #0
   27d30:	bfc	r3, #1, #1
   27d34:	strb	r3, [r5, #25]
   27d38:	bne	27d4c <fputs@plt+0x22734>
   27d3c:	b	27df4 <fputs@plt+0x227dc>
   27d40:	ldrb	r3, [r5, #25]
   27d44:	tst	r3, #2
   27d48:	bne	27d24 <fputs@plt+0x2270c>
   27d4c:	ldr	ip, [r5, #416]	; 0x1a0
   27d50:	ldr	lr, [r4, #4]
   27d54:	cmp	lr, ip
   27d58:	beq	27ddc <fputs@plt+0x227c4>
   27d5c:	str	ip, [r4, #4]
   27d60:	mov	r0, r6
   27d64:	mov	r1, #1
   27d68:	bl	40820 <fputs@plt+0x3b208>
   27d6c:	cmp	r0, #0
   27d70:	blt	27dfc <fputs@plt+0x227e4>
   27d74:	sub	sl, r4, #32
   27d78:	mov	r0, sl
   27d7c:	bl	4fe50 <fputs@plt+0x4a838>
   27d80:	str	r0, [r5, #1020]	; 0x3fc
   27d84:	mov	r1, r6
   27d88:	ldr	r2, [r4]
   27d8c:	mov	r0, r5
   27d90:	mov	r3, sp
   27d94:	str	r2, [r5, #1024]	; 0x400
   27d98:	ldr	r2, [r4, #-24]	; 0xffffffe8
   27d9c:	str	r2, [r5, #1028]	; 0x404
   27da0:	ldr	ip, [r4]
   27da4:	ldr	r2, [r4, #-24]	; 0xffffffe8
   27da8:	blx	ip
   27dac:	mov	fp, r0
   27db0:	str	r8, [r5, #1028]	; 0x404
   27db4:	mov	r0, sl
   27db8:	str	r8, [r5, #1024]	; 0x400
   27dbc:	bl	50464 <fputs@plt+0x4ae4c>
   27dc0:	str	r0, [r5, #1020]	; 0x3fc
   27dc4:	mov	r1, fp
   27dc8:	mov	r0, r6
   27dcc:	mov	r2, sp
   27dd0:	bl	4da80 <fputs@plt+0x48468>
   27dd4:	cmp	r0, #0
   27dd8:	bne	27dfc <fputs@plt+0x227e4>
   27ddc:	ldr	r4, [r4, #8]
   27de0:	cmp	r4, #0
   27de4:	bne	27d40 <fputs@plt+0x22728>
   27de8:	ldrb	r3, [r5, #25]
   27dec:	tst	r3, #2
   27df0:	bne	27d24 <fputs@plt+0x2270c>
   27df4:	mov	r4, #0
   27df8:	b	27e00 <fputs@plt+0x227e8>
   27dfc:	mov	r4, r0
   27e00:	mov	r0, sp
   27e04:	bl	30414 <fputs@plt+0x2adfc>
   27e08:	ldr	r2, [sp, #12]
   27e0c:	ldr	r3, [r9]
   27e10:	mov	r0, r4
   27e14:	cmp	r2, r3
   27e18:	bne	27e78 <fputs@plt+0x22860>
   27e1c:	add	sp, sp, #20
   27e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e24:	mov	r4, r0
   27e28:	mov	r0, sp
   27e2c:	bl	30414 <fputs@plt+0x2adfc>
   27e30:	mov	r0, r4
   27e34:	bl	54f8 <_Unwind_Resume@plt>
   27e38:	ldr	r0, [pc, #68]	; 27e84 <fputs@plt+0x2286c>
   27e3c:	movw	r2, #2346	; 0x92a
   27e40:	ldr	r1, [pc, #64]	; 27e88 <fputs@plt+0x22870>
   27e44:	ldr	r3, [pc, #64]	; 27e8c <fputs@plt+0x22874>
   27e48:	add	r0, pc, r0
   27e4c:	add	r1, pc, r1
   27e50:	add	r3, pc, r3
   27e54:	bl	76bb0 <fputs@plt+0x71598>
   27e58:	ldr	r0, [pc, #48]	; 27e90 <fputs@plt+0x22878>
   27e5c:	movw	r2, #2345	; 0x929
   27e60:	ldr	r1, [pc, #44]	; 27e94 <fputs@plt+0x2287c>
   27e64:	ldr	r3, [pc, #44]	; 27e98 <fputs@plt+0x22880>
   27e68:	add	r0, pc, r0
   27e6c:	add	r1, pc, r1
   27e70:	add	r3, pc, r3
   27e74:	bl	76bb0 <fputs@plt+0x71598>
   27e78:	bl	524c <__stack_chk_fail@plt>
   27e7c:	muleq	r8, r0, lr
   27e80:	andeq	r0, r0, r0, asr #8
   27e84:	andeq	r9, r5, r8, asr #31
   27e88:	strdeq	pc, [r5], -r0
   27e8c:			; <UNDEFINED> instruction: 0x00060bb0
   27e90:	andeq	r2, r6, r0, lsr #29
   27e94:	ldrdeq	pc, [r5], -r0
   27e98:	muleq	r6, r0, fp
   27e9c:	cmp	r0, #0
   27ea0:	push	{r3, lr}
   27ea4:	beq	27ec0 <fputs@plt+0x228a8>
   27ea8:	ldr	r3, [r0, #4]
   27eac:	sub	r3, r3, #1
   27eb0:	cmp	r3, #3
   27eb4:	movls	r3, #5
   27eb8:	strls	r3, [r0, #4]
   27ebc:	pop	{r3, pc}
   27ec0:	ldr	r0, [pc, #24]	; 27ee0 <fputs@plt+0x228c8>
   27ec4:	movw	r2, #1418	; 0x58a
   27ec8:	ldr	r1, [pc, #20]	; 27ee4 <fputs@plt+0x228cc>
   27ecc:	ldr	r3, [pc, #20]	; 27ee8 <fputs@plt+0x228d0>
   27ed0:	add	r0, pc, r0
   27ed4:	add	r1, pc, r1
   27ed8:	add	r3, pc, r3
   27edc:	bl	76bb0 <fputs@plt+0x71598>
   27ee0:	andeq	r2, r6, r8, lsr lr
   27ee4:	andeq	pc, r5, r8, ror #30
   27ee8:	andeq	r0, r6, r8, lsr sp
   27eec:	push	{r3, r4, r5, lr}
   27ef0:	subs	r4, r0, #0
   27ef4:	beq	27f60 <fputs@plt+0x22948>
   27ef8:	mov	r1, #0
   27efc:	mov	r2, #128	; 0x80
   27f00:	add	r0, r4, #148	; 0x94
   27f04:	mov	r5, r1
   27f08:	bl	4d54 <memset@plt>
   27f0c:	ldr	r0, [r4, #412]	; 0x19c
   27f10:	str	r5, [r4, #276]	; 0x114
   27f14:	bl	74690 <fputs@plt+0x6f078>
   27f18:	ldr	r0, [r4, #408]	; 0x198
   27f1c:	bl	4e5c <free@plt>
   27f20:	mov	ip, #296	; 0x128
   27f24:	mov	r1, #304	; 0x130
   27f28:	mov	r2, #0
   27f2c:	mov	r3, #0
   27f30:	ldr	r0, [r4, #280]	; 0x118
   27f34:	str	r5, [r4, #408]	; 0x198
   27f38:	str	r5, [r4, #412]	; 0x19c
   27f3c:	strd	r2, [r4, ip]
   27f40:	strd	r2, [r4, r1]
   27f44:	bl	4e5c <free@plt>
   27f48:	str	r5, [r4, #280]	; 0x118
   27f4c:	ldr	r0, [r4, #284]	; 0x11c
   27f50:	bl	4e5c <free@plt>
   27f54:	str	r5, [r4, #284]	; 0x11c
   27f58:	str	r5, [r4, #288]	; 0x120
   27f5c:	pop	{r3, r4, r5, pc}
   27f60:	ldr	r0, [pc, #24]	; 27f80 <fputs@plt+0x22968>
   27f64:	movw	r2, #881	; 0x371
   27f68:	ldr	r1, [pc, #20]	; 27f84 <fputs@plt+0x2296c>
   27f6c:	ldr	r3, [pc, #20]	; 27f88 <fputs@plt+0x22970>
   27f70:	add	r0, pc, r0
   27f74:	add	r1, pc, r1
   27f78:	add	r3, pc, r3
   27f7c:	bl	76bb0 <fputs@plt+0x71598>
   27f80:	andeq	r9, r5, r4, ror r7
   27f84:	andeq	pc, r5, r8, asr #29
   27f88:	andeq	r0, r6, r8, lsl #23
   27f8c:	push	{r4, lr}
   27f90:	subs	r4, r0, #0
   27f94:	beq	27fdc <fputs@plt+0x229c4>
   27f98:	ldr	r0, [r4, #992]	; 0x3e0
   27f9c:	cmp	r0, #0
   27fa0:	beq	27fb8 <fputs@plt+0x229a0>
   27fa4:	mov	r1, #0
   27fa8:	bl	51b9c <fputs@plt+0x4c584>
   27fac:	ldr	r0, [r4, #992]	; 0x3e0
   27fb0:	bl	50d74 <fputs@plt+0x4b75c>
   27fb4:	str	r0, [r4, #992]	; 0x3e0
   27fb8:	ldr	r0, [r4, #996]	; 0x3e4
   27fbc:	cmp	r0, #0
   27fc0:	popeq	{r4, pc}
   27fc4:	mov	r1, #0
   27fc8:	bl	51b9c <fputs@plt+0x4c584>
   27fcc:	ldr	r0, [r4, #996]	; 0x3e4
   27fd0:	bl	50d74 <fputs@plt+0x4b75c>
   27fd4:	str	r0, [r4, #996]	; 0x3e4
   27fd8:	pop	{r4, pc}
   27fdc:	ldr	r0, [pc, #24]	; 27ffc <fputs@plt+0x229e4>
   27fe0:	movw	r2, #3181	; 0xc6d
   27fe4:	ldr	r1, [pc, #20]	; 28000 <fputs@plt+0x229e8>
   27fe8:	ldr	r3, [pc, #20]	; 28004 <fputs@plt+0x229ec>
   27fec:	add	r0, pc, r0
   27ff0:	add	r1, pc, r1
   27ff4:	add	r3, pc, r3
   27ff8:	bl	76bb0 <fputs@plt+0x71598>
   27ffc:	andeq	r2, r6, ip, lsl sp
   28000:	andeq	pc, r5, ip, asr #28
   28004:			; <UNDEFINED> instruction: 0x00060ab4
   28008:	push	{r4, lr}
   2800c:	subs	r4, r0, #0
   28010:	beq	28054 <fputs@plt+0x22a3c>
   28014:	bl	27f8c <fputs@plt+0x22974>
   28018:	ldr	r0, [r4, #8]
   2801c:	cmp	r0, #0
   28020:	blt	28028 <fputs@plt+0x22a10>
   28024:	bl	65fb8 <fputs@plt+0x609a0>
   28028:	ldr	r0, [r4, #12]
   2802c:	cmp	r0, #0
   28030:	blt	28044 <fputs@plt+0x22a2c>
   28034:	ldr	r3, [r4, #8]
   28038:	cmp	r0, r3
   2803c:	beq	28044 <fputs@plt+0x22a2c>
   28040:	bl	65fb8 <fputs@plt+0x609a0>
   28044:	mvn	r3, #0
   28048:	str	r3, [r4, #12]
   2804c:	str	r3, [r4, #8]
   28050:	pop	{r4, pc}
   28054:	ldr	r0, [pc, #24]	; 28074 <fputs@plt+0x22a5c>
   28058:	mov	r2, #62	; 0x3e
   2805c:	ldr	r1, [pc, #20]	; 28078 <fputs@plt+0x22a60>
   28060:	ldr	r3, [pc, #20]	; 2807c <fputs@plt+0x22a64>
   28064:	add	r0, pc, r0
   28068:	add	r1, pc, r1
   2806c:	add	r3, pc, r3
   28070:	bl	76bb0 <fputs@plt+0x71598>
   28074:	andeq	r9, r5, r0, lsl #13
   28078:	ldrdeq	pc, [r5], -r4
   2807c:	andeq	r0, r6, r8, lsl #22
   28080:	cmp	r0, #0
   28084:	push	{r3, lr}
   28088:	beq	280e4 <fputs@plt+0x22acc>
   2808c:	ldr	r1, [r0]
   28090:	cmp	r1, #0
   28094:	beq	28104 <fputs@plt+0x22aec>
   28098:	ldrb	r3, [r1]
   2809c:	cmp	r3, #0
   280a0:	beq	280cc <fputs@plt+0x22ab4>
   280a4:	cmp	r3, #44	; 0x2c
   280a8:	addne	r3, r1, #1
   280ac:	bne	280bc <fputs@plt+0x22aa4>
   280b0:	b	280cc <fputs@plt+0x22ab4>
   280b4:	cmp	r2, #44	; 0x2c
   280b8:	beq	280cc <fputs@plt+0x22ab4>
   280bc:	mov	r1, r3
   280c0:	ldrb	r2, [r3], #1
   280c4:	cmp	r2, #0
   280c8:	bne	280b4 <fputs@plt+0x22a9c>
   280cc:	str	r1, [r0]
   280d0:	ldrb	r3, [r1]
   280d4:	cmp	r3, #44	; 0x2c
   280d8:	addeq	r1, r1, #1
   280dc:	streq	r1, [r0]
   280e0:	pop	{r3, pc}
   280e4:	ldr	r0, [pc, #56]	; 28124 <fputs@plt+0x22b0c>
   280e8:	movw	r2, #498	; 0x1f2
   280ec:	ldr	r1, [pc, #52]	; 28128 <fputs@plt+0x22b10>
   280f0:	ldr	r3, [pc, #52]	; 2812c <fputs@plt+0x22b14>
   280f4:	add	r0, pc, r0
   280f8:	add	r1, pc, r1
   280fc:	add	r3, pc, r3
   28100:	bl	76bb0 <fputs@plt+0x71598>
   28104:	ldr	r0, [pc, #36]	; 28130 <fputs@plt+0x22b18>
   28108:	movw	r2, #499	; 0x1f3
   2810c:	ldr	r1, [pc, #32]	; 28134 <fputs@plt+0x22b1c>
   28110:	ldr	r3, [pc, #32]	; 28138 <fputs@plt+0x22b20>
   28114:	add	r0, pc, r0
   28118:	add	r1, pc, r1
   2811c:	add	r3, pc, r3
   28120:	bl	76bb0 <fputs@plt+0x71598>
   28124:	andeq	fp, r6, ip, ror r3
   28128:	andeq	pc, r5, r4, asr #26
   2812c:	andeq	r0, r6, r4, ror #18
   28130:	andeq	pc, r5, r4, ror sp	; <UNPREDICTABLE>
   28134:	andeq	pc, r5, r4, lsr #26
   28138:	andeq	r0, r6, r4, asr #18
   2813c:	ldr	r3, [pc, #328]	; 2828c <fputs@plt+0x22c74>
   28140:	ldr	r2, [pc, #328]	; 28290 <fputs@plt+0x22c78>
   28144:	add	r3, pc, r3
   28148:	push	{r4, r5, r6, lr}
   2814c:	subs	r6, r0, #0
   28150:	ldr	r5, [r3, r2]
   28154:	sub	sp, sp, #8
   28158:	mov	r4, r1
   2815c:	ldr	r3, [r5]
   28160:	str	r3, [sp, #4]
   28164:	beq	2822c <fputs@plt+0x22c14>
   28168:	ldr	r3, [r6, #4]
   2816c:	cmp	r3, #5
   28170:	cmpne	r3, #3
   28174:	bne	2826c <fputs@plt+0x22c54>
   28178:	cmp	r1, #0
   2817c:	beq	2824c <fputs@plt+0x22c34>
   28180:	mov	r0, r1
   28184:	bl	42370 <fputs@plt+0x3cd58>
   28188:	cmp	r0, #0
   2818c:	rsbgt	r0, r0, #0
   28190:	ble	281ac <fputs@plt+0x22b94>
   28194:	ldr	r2, [sp, #4]
   28198:	ldr	r3, [r5]
   2819c:	cmp	r2, r3
   281a0:	bne	28228 <fputs@plt+0x22c10>
   281a4:	add	sp, sp, #8
   281a8:	pop	{r4, r5, r6, pc}
   281ac:	ldr	r1, [pc, #224]	; 28294 <fputs@plt+0x22c7c>
   281b0:	mov	r0, r4
   281b4:	mov	r2, sp
   281b8:	add	r1, pc, r1
   281bc:	bl	40924 <fputs@plt+0x3b30c>
   281c0:	cmp	r0, #0
   281c4:	blt	28194 <fputs@plt+0x22b7c>
   281c8:	ldr	r4, [sp]
   281cc:	mov	r0, r4
   281d0:	bl	30c1c <fputs@plt+0x2b604>
   281d4:	cmp	r0, #0
   281d8:	beq	28218 <fputs@plt+0x22c00>
   281dc:	ldrb	r3, [r4]
   281e0:	cmp	r3, #58	; 0x3a
   281e4:	bne	28218 <fputs@plt+0x22c00>
   281e8:	mov	r0, r4
   281ec:	bl	54ec <__strdup@plt>
   281f0:	cmp	r0, #0
   281f4:	str	r0, [r6, #80]	; 0x50
   281f8:	beq	28220 <fputs@plt+0x22c08>
   281fc:	ldr	r3, [r6, #4]
   28200:	cmp	r3, #3
   28204:	movne	r0, #1
   28208:	moveq	r3, #4
   2820c:	moveq	r0, #1
   28210:	streq	r3, [r6, #4]
   28214:	b	28194 <fputs@plt+0x22b7c>
   28218:	mvn	r0, #73	; 0x49
   2821c:	b	28194 <fputs@plt+0x22b7c>
   28220:	mvn	r0, #11
   28224:	b	28194 <fputs@plt+0x22b7c>
   28228:	bl	524c <__stack_chk_fail@plt>
   2822c:	ldr	r0, [pc, #100]	; 28298 <fputs@plt+0x22c80>
   28230:	movw	r2, #365	; 0x16d
   28234:	ldr	r1, [pc, #96]	; 2829c <fputs@plt+0x22c84>
   28238:	ldr	r3, [pc, #96]	; 282a0 <fputs@plt+0x22c88>
   2823c:	add	r0, pc, r0
   28240:	add	r1, pc, r1
   28244:	add	r3, pc, r3
   28248:	bl	76bb0 <fputs@plt+0x71598>
   2824c:	ldr	r0, [pc, #80]	; 282a4 <fputs@plt+0x22c8c>
   28250:	movw	r2, #367	; 0x16f
   28254:	ldr	r1, [pc, #76]	; 282a8 <fputs@plt+0x22c90>
   28258:	ldr	r3, [pc, #76]	; 282ac <fputs@plt+0x22c94>
   2825c:	add	r0, pc, r0
   28260:	add	r1, pc, r1
   28264:	add	r3, pc, r3
   28268:	bl	76bb0 <fputs@plt+0x71598>
   2826c:	ldr	r0, [pc, #60]	; 282b0 <fputs@plt+0x22c98>
   28270:	movw	r2, #366	; 0x16e
   28274:	ldr	r1, [pc, #56]	; 282b4 <fputs@plt+0x22c9c>
   28278:	ldr	r3, [pc, #56]	; 282b8 <fputs@plt+0x22ca0>
   2827c:	add	r0, pc, r0
   28280:	add	r1, pc, r1
   28284:	add	r3, pc, r3
   28288:	bl	76bb0 <fputs@plt+0x71598>
   2828c:	andeq	r8, r8, r4, lsr sl
   28290:	andeq	r0, r0, r0, asr #8
   28294:	andeq	pc, r5, r4, asr r6	; <UNPREDICTABLE>
   28298:	andeq	r2, r6, ip, asr #21
   2829c:	strdeq	pc, [r5], -ip
   282a0:	andeq	pc, r5, r4, asr fp	; <UNPREDICTABLE>
   282a4:	andeq	pc, r5, r0, lsr #26
   282a8:	ldrdeq	pc, [r5], -ip
   282ac:	andeq	pc, r5, r4, lsr fp	; <UNPREDICTABLE>
   282b0:	andeq	pc, r5, r8, asr #25
   282b4:			; <UNDEFINED> instruction: 0x0005fbbc
   282b8:	andeq	pc, r5, r4, lsl fp	; <UNPREDICTABLE>
   282bc:	push	{r4, lr}
   282c0:	subs	r4, r0, #0
   282c4:	bne	282e0 <fputs@plt+0x22cc8>
   282c8:	b	28344 <fputs@plt+0x22d2c>
   282cc:	ldr	r2, [r4, #40]	; 0x28
   282d0:	sub	r3, r3, #1
   282d4:	str	r3, [r4, #44]	; 0x2c
   282d8:	ldr	r0, [r2, r3, lsl #2]
   282dc:	bl	3a9b0 <fputs@plt+0x35398>
   282e0:	ldr	r3, [r4, #44]	; 0x2c
   282e4:	cmp	r3, #0
   282e8:	bne	282cc <fputs@plt+0x22cb4>
   282ec:	ldr	r0, [r4, #40]	; 0x28
   282f0:	bl	4e5c <free@plt>
   282f4:	ldr	r3, [r4, #56]	; 0x38
   282f8:	mov	r2, #0
   282fc:	str	r2, [r4, #40]	; 0x28
   28300:	cmp	r3, r2
   28304:	str	r2, [r4, #48]	; 0x30
   28308:	beq	2832c <fputs@plt+0x22d14>
   2830c:	ldr	r2, [r4, #52]	; 0x34
   28310:	sub	r3, r3, #1
   28314:	str	r3, [r4, #56]	; 0x38
   28318:	ldr	r0, [r2, r3, lsl #2]
   2831c:	bl	3a9b0 <fputs@plt+0x35398>
   28320:	ldr	r3, [r4, #56]	; 0x38
   28324:	cmp	r3, #0
   28328:	bne	2830c <fputs@plt+0x22cf4>
   2832c:	ldr	r0, [r4, #52]	; 0x34
   28330:	bl	4e5c <free@plt>
   28334:	mov	r3, #0
   28338:	str	r3, [r4, #52]	; 0x34
   2833c:	str	r3, [r4, #64]	; 0x40
   28340:	pop	{r4, pc}
   28344:	ldr	r0, [pc, #24]	; 28364 <fputs@plt+0x22d4c>
   28348:	mov	r2, #76	; 0x4c
   2834c:	ldr	r1, [pc, #20]	; 28368 <fputs@plt+0x22d50>
   28350:	ldr	r3, [pc, #20]	; 2836c <fputs@plt+0x22d54>
   28354:	add	r0, pc, r0
   28358:	add	r1, pc, r1
   2835c:	add	r3, pc, r3
   28360:	bl	76bb0 <fputs@plt+0x71598>
   28364:	muleq	r5, r0, r3
   28368:	andeq	pc, r5, r4, ror #21
   2836c:	andeq	r0, r6, r0, ror #16
   28370:	cmp	r0, #0
   28374:	push	{r3, lr}
   28378:	beq	283cc <fputs@plt+0x22db4>
   2837c:	ldr	r3, [r0, #16]
   28380:	cmp	r3, #0
   28384:	beq	283a4 <fputs@plt+0x22d8c>
   28388:	ldr	r2, [r1]
   2838c:	ldr	r2, [r2, #244]	; 0xf4
   28390:	ldrb	r2, [r2, #3]
   28394:	cmp	r3, r2
   28398:	beq	283a4 <fputs@plt+0x22d8c>
   2839c:	pop	{r3, lr}
   283a0:	b	426c4 <fputs@plt+0x3d0ac>
   283a4:	ldr	r3, [r0, #20]
   283a8:	cmp	r3, #0
   283ac:	beq	283c4 <fputs@plt+0x22dac>
   283b0:	ldr	r2, [r1]
   283b4:	ldr	r2, [r2, #244]	; 0xf4
   283b8:	ldrb	r2, [r2]
   283bc:	cmp	r3, r2
   283c0:	bne	2839c <fputs@plt+0x22d84>
   283c4:	mov	r0, #0
   283c8:	pop	{r3, pc}
   283cc:	ldr	r0, [pc, #24]	; 283ec <fputs@plt+0x22dd4>
   283d0:	movw	r2, #1564	; 0x61c
   283d4:	ldr	r1, [pc, #20]	; 283f0 <fputs@plt+0x22dd8>
   283d8:	ldr	r3, [pc, #20]	; 283f4 <fputs@plt+0x22ddc>
   283dc:	add	r0, pc, r0
   283e0:	add	r1, pc, r1
   283e4:	add	r3, pc, r3
   283e8:	bl	76bb0 <fputs@plt+0x71598>
   283ec:	andeq	r9, r5, r8, lsl #6
   283f0:	andeq	pc, r5, ip, asr sl	; <UNPREDICTABLE>
   283f4:	andeq	pc, r5, r8, lsl #19
   283f8:	subs	ip, r0, #0
   283fc:	push	{r4, lr}
   28400:	beq	28420 <fputs@plt+0x22e08>
   28404:	ldrb	ip, [ip, #24]
   28408:	tst	ip, #1
   2840c:	bne	28418 <fputs@plt+0x22e00>
   28410:	pop	{r4, lr}
   28414:	b	33344 <fputs@plt+0x2dd2c>
   28418:	pop	{r4, lr}
   2841c:	b	369e4 <fputs@plt+0x313cc>
   28420:	ldr	r0, [pc, #24]	; 28440 <fputs@plt+0x22e28>
   28424:	movw	r2, #1666	; 0x682
   28428:	ldr	r1, [pc, #20]	; 28444 <fputs@plt+0x22e2c>
   2842c:	ldr	r3, [pc, #20]	; 28448 <fputs@plt+0x22e30>
   28430:	add	r0, pc, r0
   28434:	add	r1, pc, r1
   28438:	add	r3, pc, r3
   2843c:	bl	76bb0 <fputs@plt+0x71598>
   28440:	ldrdeq	r2, [r6], -r8
   28444:	andeq	pc, r5, r8, lsl #20
   28448:	andeq	pc, r5, ip, asr #18
   2844c:	push	{r4, r5, r6, lr}
   28450:	subs	r4, r0, #0
   28454:	mov	r5, r1
   28458:	beq	2849c <fputs@plt+0x22e84>
   2845c:	cmp	r1, #0
   28460:	addne	r6, r4, #96	; 0x60
   28464:	beq	284bc <fputs@plt+0x22ea4>
   28468:	ldrb	r3, [r4, #25]
   2846c:	mov	r0, r4
   28470:	mov	r1, r6
   28474:	mov	r2, r5
   28478:	bfc	r3, #0, #1
   2847c:	strb	r3, [r4, #25]
   28480:	bl	44d5c <fputs@plt+0x3f744>
   28484:	cmp	r0, #0
   28488:	popne	{r4, r5, r6, pc}
   2848c:	ldrb	r0, [r4, #25]
   28490:	ands	r0, r0, #1
   28494:	bne	28468 <fputs@plt+0x22e50>
   28498:	pop	{r4, r5, r6, pc}
   2849c:	ldr	r0, [pc, #56]	; 284dc <fputs@plt+0x22ec4>
   284a0:	movw	r2, #2391	; 0x957
   284a4:	ldr	r1, [pc, #52]	; 284e0 <fputs@plt+0x22ec8>
   284a8:	ldr	r3, [pc, #52]	; 284e4 <fputs@plt+0x22ecc>
   284ac:	add	r0, pc, r0
   284b0:	add	r1, pc, r1
   284b4:	add	r3, pc, r3
   284b8:	bl	76bb0 <fputs@plt+0x71598>
   284bc:	ldr	r0, [pc, #36]	; 284e8 <fputs@plt+0x22ed0>
   284c0:	movw	r2, #2392	; 0x958
   284c4:	ldr	r1, [pc, #32]	; 284ec <fputs@plt+0x22ed4>
   284c8:	ldr	r3, [pc, #32]	; 284f0 <fputs@plt+0x22ed8>
   284cc:	add	r0, pc, r0
   284d0:	add	r1, pc, r1
   284d4:	add	r3, pc, r3
   284d8:	bl	76bb0 <fputs@plt+0x71598>
   284dc:	andeq	r2, r6, ip, asr r8
   284e0:	andeq	pc, r5, ip, lsl #19
   284e4:	strdeq	r0, [r6], -r4
   284e8:	andeq	r9, r5, r4, asr #18
   284ec:	andeq	pc, r5, ip, ror #18
   284f0:	ldrdeq	r0, [r6], -r4
   284f4:	ldr	r3, [pc, #3636]	; 29330 <fputs@plt+0x23d18>
   284f8:	ldr	r2, [pc, #3636]	; 29334 <fputs@plt+0x23d1c>
   284fc:	add	r3, pc, r3
   28500:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28504:	subs	r4, r0, #0
   28508:	ldr	r2, [r3, r2]
   2850c:	sub	sp, sp, #148	; 0x94
   28510:	ldr	r3, [r2]
   28514:	str	r2, [sp, #32]
   28518:	str	r3, [sp, #140]	; 0x8c
   2851c:	beq	292bc <fputs@plt+0x23ca4>
   28520:	ldr	r5, [pc, #3600]	; 29338 <fputs@plt+0x23d20>
   28524:	ldr	r6, [pc, #3600]	; 2933c <fputs@plt+0x23d24>
   28528:	ldr	sl, [pc, #3600]	; 29340 <fputs@plt+0x23d28>
   2852c:	add	r5, pc, r5
   28530:	ldr	r1, [pc, #3596]	; 29344 <fputs@plt+0x23d2c>
   28534:	add	r6, pc, r6
   28538:	ldr	r2, [pc, #3592]	; 29348 <fputs@plt+0x23d30>
   2853c:	add	sl, pc, sl
   28540:	ldr	r3, [pc, #3588]	; 2934c <fputs@plt+0x23d34>
   28544:	add	r1, pc, r1
   28548:	add	r2, pc, r2
   2854c:	str	r1, [sp, #8]
   28550:	add	r3, pc, r3
   28554:	str	r2, [sp, #12]
   28558:	str	r3, [sp, #16]
   2855c:	mov	r0, r4
   28560:	bl	28008 <fputs@plt+0x229f0>
   28564:	ldr	r3, [r4, #408]	; 0x198
   28568:	cmp	r3, #0
   2856c:	beq	28744 <fputs@plt+0x2312c>
   28570:	mov	r0, r4
   28574:	bl	32c3c <fputs@plt+0x2d624>
   28578:	cmp	r0, #0
   2857c:	blt	28590 <fputs@plt+0x22f78>
   28580:	mov	r0, r4
   28584:	bl	272e8 <fputs@plt+0x21cd0>
   28588:	cmp	r0, #0
   2858c:	bge	290cc <fputs@plt+0x23ab4>
   28590:	rsb	r0, r0, #0
   28594:	str	r0, [r4, #320]	; 0x140
   28598:	ldr	r0, [r4, #312]	; 0x138
   2859c:	mov	r3, #0
   285a0:	str	r3, [sp, #44]	; 0x2c
   285a4:	cmp	r0, r3
   285a8:	beq	285bc <fputs@plt+0x22fa4>
   285ac:	ldr	r3, [r4, #316]	; 0x13c
   285b0:	ldrb	r0, [r0, r3]
   285b4:	cmp	r0, #0
   285b8:	bne	285f0 <fputs@plt+0x22fd8>
   285bc:	bl	4e5c <free@plt>
   285c0:	ldr	r3, [r4, #320]	; 0x140
   285c4:	cmp	r3, #0
   285c8:	mvneq	fp, #110	; 0x6e
   285cc:	rsbne	fp, r3, #0
   285d0:	ldr	ip, [sp, #32]
   285d4:	mov	r0, fp
   285d8:	ldr	r2, [sp, #140]	; 0x8c
   285dc:	ldr	r3, [ip]
   285e0:	cmp	r2, r3
   285e4:	bne	29318 <fputs@plt+0x23d00>
   285e8:	add	sp, sp, #148	; 0x94
   285ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   285f0:	mov	r0, r4
   285f4:	bl	27eec <fputs@plt+0x228d4>
   285f8:	ldr	r7, [r4, #312]	; 0x138
   285fc:	ldr	r3, [r4, #316]	; 0x13c
   28600:	add	r7, r7, r3
   28604:	str	r7, [sp, #48]	; 0x30
   28608:	ldrb	r3, [r7]
   2860c:	cmp	r3, #0
   28610:	beq	2870c <fputs@plt+0x230f4>
   28614:	cmp	r3, #59	; 0x3b
   28618:	addeq	r7, r7, #1
   2861c:	streq	r7, [sp, #48]	; 0x30
   28620:	beq	28608 <fputs@plt+0x22ff0>
   28624:	mov	r0, r7
   28628:	mov	r1, r5
   2862c:	mov	r2, #5
   28630:	bl	5468 <strncmp@plt>
   28634:	cmp	r0, #0
   28638:	bne	28644 <fputs@plt+0x2302c>
   2863c:	adds	r3, r7, #5
   28640:	bne	287b0 <fputs@plt+0x23198>
   28644:	mov	r0, r7
   28648:	mov	r1, r6
   2864c:	mov	r2, #4
   28650:	bl	5468 <strncmp@plt>
   28654:	cmp	r0, #0
   28658:	bne	28664 <fputs@plt+0x2304c>
   2865c:	adds	r3, r7, #4
   28660:	bne	28860 <fputs@plt+0x23248>
   28664:	mov	r0, r7
   28668:	mov	r1, sl
   2866c:	mov	r2, #9
   28670:	bl	5468 <strncmp@plt>
   28674:	cmp	r0, #0
   28678:	bne	28684 <fputs@plt+0x2306c>
   2867c:	adds	r3, r7, #9
   28680:	bne	28968 <fputs@plt+0x23350>
   28684:	mov	r0, r7
   28688:	ldr	r1, [sp, #8]
   2868c:	mov	r2, #7
   28690:	bl	5468 <strncmp@plt>
   28694:	cmp	r0, #0
   28698:	bne	286a4 <fputs@plt+0x2308c>
   2869c:	adds	r3, r7, #7
   286a0:	bne	28b10 <fputs@plt+0x234f8>
   286a4:	mov	r0, r7
   286a8:	ldr	r1, [sp, #12]
   286ac:	mov	r2, #15
   286b0:	bl	5468 <strncmp@plt>
   286b4:	cmp	r0, #0
   286b8:	bne	286c4 <fputs@plt+0x230ac>
   286bc:	adds	r3, r7, #15
   286c0:	bne	28b94 <fputs@plt+0x2357c>
   286c4:	mov	r0, r7
   286c8:	ldr	r1, [sp, #16]
   286cc:	mov	r2, #17
   286d0:	bl	5468 <strncmp@plt>
   286d4:	cmp	r0, #0
   286d8:	bne	286e4 <fputs@plt+0x230cc>
   286dc:	adds	r3, r7, #17
   286e0:	bne	28c44 <fputs@plt+0x2362c>
   286e4:	mov	r0, r7
   286e8:	mov	r1, #59	; 0x3b
   286ec:	bl	4cb8 <strchr@plt>
   286f0:	cmp	r0, #0
   286f4:	str	r0, [sp, #48]	; 0x30
   286f8:	beq	28cf4 <fputs@plt+0x236dc>
   286fc:	mov	r7, r0
   28700:	ldrb	r3, [r7]
   28704:	cmp	r3, #0
   28708:	bne	28614 <fputs@plt+0x22ffc>
   2870c:	ldr	r0, [sp, #44]	; 0x2c
   28710:	cmp	r0, #0
   28714:	beq	2872c <fputs@plt+0x23114>
   28718:	add	r1, r4, #296	; 0x128
   2871c:	bl	526c8 <fputs@plt+0x4d0b0>
   28720:	cmp	r0, #0
   28724:	blt	28cfc <fputs@plt+0x236e4>
   28728:	ldr	r0, [sp, #44]	; 0x2c
   2872c:	ldr	r2, [sp, #48]	; 0x30
   28730:	ldr	r3, [r4, #312]	; 0x138
   28734:	rsb	r3, r3, r2
   28738:	str	r3, [r4, #316]	; 0x13c
   2873c:	bl	4e5c <free@plt>
   28740:	b	2855c <fputs@plt+0x22f44>
   28744:	ldr	r3, [r4, #288]	; 0x120
   28748:	cmp	r3, #0
   2874c:	ldrgt	r3, [r4, #280]	; 0x118
   28750:	ble	2878c <fputs@plt+0x23174>
   28754:	cmp	r3, #0
   28758:	beq	28768 <fputs@plt+0x23150>
   2875c:	mov	r0, r4
   28760:	bl	37854 <fputs@plt+0x3223c>
   28764:	b	28578 <fputs@plt+0x22f60>
   28768:	ldrh	r3, [r4, #148]	; 0x94
   2876c:	cmp	r3, #0
   28770:	bne	28d0c <fputs@plt+0x236f4>
   28774:	ldrh	r3, [r4, #148]	; 0x94
   28778:	cmp	r3, #0
   2877c:	beq	28598 <fputs@plt+0x22f80>
   28780:	mov	r0, r4
   28784:	bl	32ae0 <fputs@plt+0x2d4c8>
   28788:	b	28578 <fputs@plt+0x22f60>
   2878c:	ldr	r3, [r4, #284]	; 0x11c
   28790:	cmp	r3, #0
   28794:	ldr	r3, [r4, #280]	; 0x118
   28798:	bne	28754 <fputs@plt+0x2313c>
   2879c:	cmp	r3, #0
   287a0:	beq	28774 <fputs@plt+0x2315c>
   287a4:	mov	r0, r4
   287a8:	bl	359e4 <fputs@plt+0x303cc>
   287ac:	b	28578 <fputs@plt+0x22f60>
   287b0:	ldr	r8, [pc, #2968]	; 29350 <fputs@plt+0x23d38>
   287b4:	add	ip, sp, #52	; 0x34
   287b8:	ldr	fp, [pc, #2964]	; 29354 <fputs@plt+0x23d3c>
   287bc:	add	r7, sp, #48	; 0x30
   287c0:	ldr	r1, [pc, #2960]	; 29358 <fputs@plt+0x23d40>
   287c4:	add	r9, sp, #44	; 0x2c
   287c8:	str	r3, [sp, #48]	; 0x30
   287cc:	add	r8, pc, r8
   287d0:	add	r1, pc, r1
   287d4:	str	r0, [sp, #52]	; 0x34
   287d8:	str	r0, [sp, #56]	; 0x38
   287dc:	add	fp, pc, fp
   287e0:	str	ip, [sp, #20]
   287e4:	str	r1, [sp, #24]
   287e8:	b	287f0 <fputs@plt+0x231d8>
   287ec:	ldr	r3, [sp, #48]	; 0x30
   287f0:	ldrb	r3, [r3]
   287f4:	cmp	r3, #59	; 0x3b
   287f8:	cmpne	r3, #0
   287fc:	beq	28d8c <fputs@plt+0x23774>
   28800:	mov	r0, r7
   28804:	mov	r1, r8
   28808:	mov	r2, r9
   2880c:	bl	2749c <fputs@plt+0x21e84>
   28810:	cmp	r0, #0
   28814:	blt	28d48 <fputs@plt+0x23730>
   28818:	bne	287ec <fputs@plt+0x231d4>
   2881c:	mov	r0, r7
   28820:	mov	r1, fp
   28824:	add	r2, sp, #52	; 0x34
   28828:	bl	2749c <fputs@plt+0x21e84>
   2882c:	cmp	r0, #0
   28830:	blt	28d48 <fputs@plt+0x23730>
   28834:	bne	287ec <fputs@plt+0x231d4>
   28838:	mov	r0, r7
   2883c:	ldr	r1, [sp, #24]
   28840:	add	r2, sp, #56	; 0x38
   28844:	bl	2749c <fputs@plt+0x21e84>
   28848:	cmp	r0, #0
   2884c:	blt	28d48 <fputs@plt+0x23730>
   28850:	bne	287ec <fputs@plt+0x231d4>
   28854:	mov	r0, r7
   28858:	bl	28080 <fputs@plt+0x22a68>
   2885c:	b	287ec <fputs@plt+0x231d4>
   28860:	ldr	r8, [pc, #2804]	; 2935c <fputs@plt+0x23d44>
   28864:	mov	r1, #32
   28868:	mov	r2, #1
   2886c:	add	ip, sp, #108	; 0x6c
   28870:	str	r1, [sp, #108]	; 0x6c
   28874:	add	r7, sp, #48	; 0x30
   28878:	str	ip, [sp, #24]
   2887c:	add	r9, sp, #44	; 0x2c
   28880:	str	r2, [sp, #116]	; 0x74
   28884:	add	r8, pc, r8
   28888:	ldr	r1, [pc, #2768]	; 29360 <fputs@plt+0x23d48>
   2888c:	ldr	r2, [pc, #2768]	; 29364 <fputs@plt+0x23d4c>
   28890:	ldr	ip, [pc, #2768]	; 29368 <fputs@plt+0x23d50>
   28894:	add	r1, pc, r1
   28898:	add	r2, pc, r2
   2889c:	str	r3, [sp, #48]	; 0x30
   288a0:	add	ip, pc, ip
   288a4:	str	r0, [sp, #60]	; 0x3c
   288a8:	str	r0, [sp, #64]	; 0x40
   288ac:	str	r0, [sp, #68]	; 0x44
   288b0:	str	r0, [sp, #112]	; 0x70
   288b4:	str	r0, [sp, #120]	; 0x78
   288b8:	str	r0, [sp, #124]	; 0x7c
   288bc:	str	r0, [sp, #128]	; 0x80
   288c0:	str	r0, [sp, #132]	; 0x84
   288c4:	str	r0, [sp, #136]	; 0x88
   288c8:	str	r1, [sp, #20]
   288cc:	str	r2, [sp, #28]
   288d0:	str	ip, [sp, #36]	; 0x24
   288d4:	add	fp, sp, #60	; 0x3c
   288d8:	b	288e0 <fputs@plt+0x232c8>
   288dc:	ldr	r3, [sp, #48]	; 0x30
   288e0:	ldrb	r3, [r3]
   288e4:	cmp	r3, #59	; 0x3b
   288e8:	cmpne	r3, #0
   288ec:	beq	28dec <fputs@plt+0x237d4>
   288f0:	mov	r0, r7
   288f4:	mov	r1, r8
   288f8:	mov	r2, r9
   288fc:	bl	2749c <fputs@plt+0x21e84>
   28900:	cmp	r0, #0
   28904:	blt	28d60 <fputs@plt+0x23748>
   28908:	bne	288dc <fputs@plt+0x232c4>
   2890c:	mov	r0, r7
   28910:	ldr	r1, [sp, #20]
   28914:	mov	r2, fp
   28918:	bl	2749c <fputs@plt+0x21e84>
   2891c:	cmp	r0, #0
   28920:	blt	28d60 <fputs@plt+0x23748>
   28924:	bne	288dc <fputs@plt+0x232c4>
   28928:	mov	r0, r7
   2892c:	ldr	r1, [sp, #28]
   28930:	add	r2, sp, #64	; 0x40
   28934:	bl	2749c <fputs@plt+0x21e84>
   28938:	cmp	r0, #0
   2893c:	blt	28d60 <fputs@plt+0x23748>
   28940:	bne	288dc <fputs@plt+0x232c4>
   28944:	mov	r0, r7
   28948:	ldr	r1, [sp, #36]	; 0x24
   2894c:	add	r2, sp, #68	; 0x44
   28950:	bl	2749c <fputs@plt+0x21e84>
   28954:	cmp	r0, #0
   28958:	blt	28d60 <fputs@plt+0x23748>
   2895c:	beq	29228 <fputs@plt+0x23c10>
   28960:	ldr	r3, [sp, #48]	; 0x30
   28964:	b	288d4 <fputs@plt+0x232bc>
   28968:	ldr	r8, [pc, #2556]	; 2936c <fputs@plt+0x23d54>
   2896c:	add	r1, sp, #76	; 0x4c
   28970:	ldr	r2, [pc, #2552]	; 29370 <fputs@plt+0x23d58>
   28974:	add	r7, sp, #48	; 0x30
   28978:	ldr	ip, [pc, #2548]	; 29374 <fputs@plt+0x23d5c>
   2897c:	add	r9, sp, #44	; 0x2c
   28980:	add	r2, pc, r2
   28984:	str	r3, [sp, #48]	; 0x30
   28988:	add	ip, pc, ip
   2898c:	str	r0, [sp, #76]	; 0x4c
   28990:	str	r0, [sp, #20]
   28994:	add	r8, pc, r8
   28998:	str	r0, [sp, #80]	; 0x50
   2899c:	str	r0, [sp, #84]	; 0x54
   289a0:	str	r1, [sp, #28]
   289a4:	str	r2, [sp, #24]
   289a8:	str	ip, [sp, #36]	; 0x24
   289ac:	b	289b4 <fputs@plt+0x2339c>
   289b0:	ldr	r3, [sp, #48]	; 0x30
   289b4:	ldrb	r3, [r3]
   289b8:	cmp	r3, #59	; 0x3b
   289bc:	cmpne	r3, #0
   289c0:	beq	29020 <fputs@plt+0x23a08>
   289c4:	mov	r0, r7
   289c8:	mov	r1, r8
   289cc:	mov	r2, r9
   289d0:	bl	2749c <fputs@plt+0x21e84>
   289d4:	subs	fp, r0, #0
   289d8:	blt	28ad0 <fputs@plt+0x234b8>
   289dc:	bne	289b0 <fputs@plt+0x23398>
   289e0:	mov	r0, r7
   289e4:	ldr	r1, [sp, #24]
   289e8:	add	r2, sp, #76	; 0x4c
   289ec:	bl	2749c <fputs@plt+0x21e84>
   289f0:	subs	fp, r0, #0
   289f4:	blt	28ad0 <fputs@plt+0x234b8>
   289f8:	bne	289b0 <fputs@plt+0x23398>
   289fc:	ldr	r3, [sp, #48]	; 0x30
   28a00:	mov	r2, #4
   28a04:	ldr	r1, [sp, #36]	; 0x24
   28a08:	mov	r0, r3
   28a0c:	str	r3, [sp, #4]
   28a10:	bl	5468 <strncmp@plt>
   28a14:	ldr	r3, [sp, #4]
   28a18:	cmp	r0, #0
   28a1c:	bne	29114 <fputs@plt+0x23afc>
   28a20:	adds	r3, r3, #4
   28a24:	beq	29114 <fputs@plt+0x23afc>
   28a28:	str	r3, [sp, #4]
   28a2c:	bl	55b8 <__errno_location@plt>
   28a30:	mov	r1, r7
   28a34:	mov	r2, #10
   28a38:	str	fp, [r0]
   28a3c:	mov	ip, r0
   28a40:	ldr	r3, [sp, #4]
   28a44:	str	ip, [sp, #4]
   28a48:	mov	r0, r3
   28a4c:	bl	5000 <strtoul@plt>
   28a50:	ldr	ip, [sp, #4]
   28a54:	ldr	r3, [ip]
   28a58:	cmp	r3, #0
   28a5c:	mov	fp, r0
   28a60:	bgt	29120 <fputs@plt+0x23b08>
   28a64:	ldr	r3, [sp, #48]	; 0x30
   28a68:	ldrb	r2, [r3]
   28a6c:	cmp	r2, #61	; 0x3d
   28a70:	bne	29120 <fputs@plt+0x23b08>
   28a74:	cmp	r0, #256	; 0x100
   28a78:	bhi	29120 <fputs@plt+0x23b08>
   28a7c:	ldr	r1, [sp, #20]
   28a80:	add	r3, r3, #1
   28a84:	str	r3, [sp, #48]	; 0x30
   28a88:	cmp	r0, r1
   28a8c:	bcc	28ab4 <fputs@plt+0x2349c>
   28a90:	add	r0, sp, #80	; 0x50
   28a94:	add	r1, sp, #84	; 0x54
   28a98:	add	r2, fp, #2
   28a9c:	mov	r3, #4
   28aa0:	bl	6c644 <fputs@plt+0x6702c>
   28aa4:	cmp	r0, #0
   28aa8:	beq	29214 <fputs@plt+0x23bfc>
   28aac:	add	r2, fp, #1
   28ab0:	str	r2, [sp, #20]
   28ab4:	ldr	r2, [sp, #80]	; 0x50
   28ab8:	mov	r0, r7
   28abc:	mov	r1, #0
   28ac0:	add	r2, r2, fp, lsl #2
   28ac4:	bl	2749c <fputs@plt+0x21e84>
   28ac8:	subs	fp, r0, #0
   28acc:	bge	289b0 <fputs@plt+0x23398>
   28ad0:	ldr	r0, [sp, #80]	; 0x50
   28ad4:	ldr	ip, [sp, #20]
   28ad8:	cmp	ip, #0
   28adc:	beq	28b00 <fputs@plt+0x234e8>
   28ae0:	ldr	r5, [sp, #20]
   28ae4:	mov	r4, #0
   28ae8:	ldr	r0, [r0, r4, lsl #2]
   28aec:	add	r4, r4, #1
   28af0:	bl	4e5c <free@plt>
   28af4:	cmp	r4, r5
   28af8:	ldr	r0, [sp, #80]	; 0x50
   28afc:	bne	28ae8 <fputs@plt+0x234d0>
   28b00:	bl	4e5c <free@plt>
   28b04:	ldr	r0, [sp, #76]	; 0x4c
   28b08:	bl	4e5c <free@plt>
   28b0c:	b	28d00 <fputs@plt+0x236e8>
   28b10:	ldr	r8, [pc, #2144]	; 29378 <fputs@plt+0x23d60>
   28b14:	add	r7, sp, #48	; 0x30
   28b18:	ldr	r1, [pc, #2140]	; 2937c <fputs@plt+0x23d64>
   28b1c:	add	r9, sp, #44	; 0x2c
   28b20:	str	r3, [sp, #48]	; 0x30
   28b24:	add	r8, pc, r8
   28b28:	add	r1, pc, r1
   28b2c:	str	r0, [sp, #88]	; 0x58
   28b30:	str	r1, [sp, #20]
   28b34:	add	fp, sp, #88	; 0x58
   28b38:	b	28b40 <fputs@plt+0x23528>
   28b3c:	ldr	r3, [sp, #48]	; 0x30
   28b40:	ldrb	r3, [r3]
   28b44:	cmp	r3, #59	; 0x3b
   28b48:	cmpne	r3, #0
   28b4c:	beq	28e94 <fputs@plt+0x2387c>
   28b50:	mov	r0, r7
   28b54:	mov	r1, r8
   28b58:	mov	r2, r9
   28b5c:	bl	2749c <fputs@plt+0x21e84>
   28b60:	cmp	r0, #0
   28b64:	blt	28d80 <fputs@plt+0x23768>
   28b68:	bne	28b3c <fputs@plt+0x23524>
   28b6c:	mov	r0, r7
   28b70:	ldr	r1, [sp, #20]
   28b74:	mov	r2, fp
   28b78:	bl	2749c <fputs@plt+0x21e84>
   28b7c:	cmp	r0, #0
   28b80:	blt	28d80 <fputs@plt+0x23768>
   28b84:	bne	28b3c <fputs@plt+0x23524>
   28b88:	mov	r0, r7
   28b8c:	bl	28080 <fputs@plt+0x22a68>
   28b90:	b	28b3c <fputs@plt+0x23524>
   28b94:	ldr	r8, [pc, #2020]	; 29380 <fputs@plt+0x23d68>
   28b98:	add	r7, sp, #48	; 0x30
   28b9c:	ldr	r2, [pc, #2016]	; 29384 <fputs@plt+0x23d6c>
   28ba0:	add	r9, sp, #44	; 0x2c
   28ba4:	ldr	ip, [pc, #2012]	; 29388 <fputs@plt+0x23d70>
   28ba8:	add	r8, pc, r8
   28bac:	add	r2, pc, r2
   28bb0:	str	r3, [sp, #48]	; 0x30
   28bb4:	add	ip, pc, ip
   28bb8:	str	r0, [sp, #92]	; 0x5c
   28bbc:	str	r0, [sp, #96]	; 0x60
   28bc0:	add	fp, sp, #92	; 0x5c
   28bc4:	str	r2, [sp, #20]
   28bc8:	str	ip, [sp, #24]
   28bcc:	b	28bd4 <fputs@plt+0x235bc>
   28bd0:	ldr	r3, [sp, #48]	; 0x30
   28bd4:	ldrb	r3, [r3]
   28bd8:	cmp	r3, #59	; 0x3b
   28bdc:	cmpne	r3, #0
   28be0:	beq	28eb4 <fputs@plt+0x2389c>
   28be4:	mov	r0, r7
   28be8:	mov	r1, r8
   28bec:	mov	r2, r9
   28bf0:	bl	2749c <fputs@plt+0x21e84>
   28bf4:	cmp	r0, #0
   28bf8:	blt	28d18 <fputs@plt+0x23700>
   28bfc:	bne	28bd0 <fputs@plt+0x235b8>
   28c00:	mov	r0, r7
   28c04:	ldr	r1, [sp, #20]
   28c08:	mov	r2, fp
   28c0c:	bl	2749c <fputs@plt+0x21e84>
   28c10:	cmp	r0, #0
   28c14:	blt	28d18 <fputs@plt+0x23700>
   28c18:	bne	28bd0 <fputs@plt+0x235b8>
   28c1c:	mov	r0, r7
   28c20:	ldr	r1, [sp, #24]
   28c24:	add	r2, sp, #96	; 0x60
   28c28:	bl	2749c <fputs@plt+0x21e84>
   28c2c:	cmp	r0, #0
   28c30:	blt	28d18 <fputs@plt+0x23700>
   28c34:	bne	28bd0 <fputs@plt+0x235b8>
   28c38:	mov	r0, r7
   28c3c:	bl	28080 <fputs@plt+0x22a68>
   28c40:	b	28bd0 <fputs@plt+0x235b8>
   28c44:	ldr	r8, [pc, #1856]	; 2938c <fputs@plt+0x23d74>
   28c48:	add	r7, sp, #48	; 0x30
   28c4c:	ldr	r1, [pc, #1852]	; 29390 <fputs@plt+0x23d78>
   28c50:	add	r9, sp, #44	; 0x2c
   28c54:	ldr	r2, [pc, #1848]	; 29394 <fputs@plt+0x23d7c>
   28c58:	add	r8, pc, r8
   28c5c:	add	r1, pc, r1
   28c60:	str	r3, [sp, #48]	; 0x30
   28c64:	add	r2, pc, r2
   28c68:	str	r0, [sp, #100]	; 0x64
   28c6c:	str	r0, [sp, #104]	; 0x68
   28c70:	add	fp, sp, #100	; 0x64
   28c74:	str	r1, [sp, #20]
   28c78:	str	r2, [sp, #24]
   28c7c:	b	28c84 <fputs@plt+0x2366c>
   28c80:	ldr	r3, [sp, #48]	; 0x30
   28c84:	ldrb	r3, [r3]
   28c88:	cmp	r3, #59	; 0x3b
   28c8c:	cmpne	r3, #0
   28c90:	beq	28f5c <fputs@plt+0x23944>
   28c94:	mov	r0, r7
   28c98:	mov	r1, r8
   28c9c:	mov	r2, r9
   28ca0:	bl	2749c <fputs@plt+0x21e84>
   28ca4:	cmp	r0, #0
   28ca8:	blt	28d30 <fputs@plt+0x23718>
   28cac:	bne	28c80 <fputs@plt+0x23668>
   28cb0:	mov	r0, r7
   28cb4:	ldr	r1, [sp, #20]
   28cb8:	mov	r2, fp
   28cbc:	bl	2749c <fputs@plt+0x21e84>
   28cc0:	cmp	r0, #0
   28cc4:	blt	28d30 <fputs@plt+0x23718>
   28cc8:	bne	28c80 <fputs@plt+0x23668>
   28ccc:	mov	r0, r7
   28cd0:	ldr	r1, [sp, #24]
   28cd4:	add	r2, sp, #104	; 0x68
   28cd8:	bl	2749c <fputs@plt+0x21e84>
   28cdc:	cmp	r0, #0
   28ce0:	blt	28d30 <fputs@plt+0x23718>
   28ce4:	bne	28c80 <fputs@plt+0x23668>
   28ce8:	mov	r0, r7
   28cec:	bl	28080 <fputs@plt+0x22a68>
   28cf0:	b	28c80 <fputs@plt+0x23668>
   28cf4:	ldr	r0, [sp, #44]	; 0x2c
   28cf8:	b	285bc <fputs@plt+0x22fa4>
   28cfc:	mov	fp, r0
   28d00:	ldr	r0, [sp, #44]	; 0x2c
   28d04:	bl	4e5c <free@plt>
   28d08:	b	285d0 <fputs@plt+0x22fb8>
   28d0c:	mov	r0, r4
   28d10:	bl	37570 <fputs@plt+0x31f58>
   28d14:	b	28578 <fputs@plt+0x22f60>
   28d18:	mov	fp, r0
   28d1c:	ldr	r0, [sp, #96]	; 0x60
   28d20:	bl	4e5c <free@plt>
   28d24:	ldr	r0, [sp, #92]	; 0x5c
   28d28:	bl	4e5c <free@plt>
   28d2c:	b	28d00 <fputs@plt+0x236e8>
   28d30:	mov	fp, r0
   28d34:	ldr	r0, [sp, #104]	; 0x68
   28d38:	bl	4e5c <free@plt>
   28d3c:	ldr	r0, [sp, #100]	; 0x64
   28d40:	bl	4e5c <free@plt>
   28d44:	b	28d00 <fputs@plt+0x236e8>
   28d48:	mov	fp, r0
   28d4c:	ldr	r0, [sp, #56]	; 0x38
   28d50:	bl	4e5c <free@plt>
   28d54:	ldr	r0, [sp, #52]	; 0x34
   28d58:	bl	4e5c <free@plt>
   28d5c:	b	28d00 <fputs@plt+0x236e8>
   28d60:	mov	fp, r0
   28d64:	ldr	r0, [sp, #68]	; 0x44
   28d68:	bl	4e5c <free@plt>
   28d6c:	ldr	r0, [sp, #64]	; 0x40
   28d70:	bl	4e5c <free@plt>
   28d74:	ldr	r0, [sp, #60]	; 0x3c
   28d78:	bl	4e5c <free@plt>
   28d7c:	b	28d00 <fputs@plt+0x236e8>
   28d80:	mov	fp, r0
   28d84:	ldr	r0, [sp, #88]	; 0x58
   28d88:	b	28d28 <fputs@plt+0x23710>
   28d8c:	ldr	r9, [sp, #52]	; 0x34
   28d90:	ldr	r7, [sp, #56]	; 0x38
   28d94:	cmp	r9, #0
   28d98:	beq	29138 <fputs@plt+0x23b20>
   28d9c:	cmp	r7, #0
   28da0:	bne	2912c <fputs@plt+0x23b14>
   28da4:	mov	r0, r9
   28da8:	bl	4fc4 <strlen@plt>
   28dac:	cmp	r0, #108	; 0x6c
   28db0:	mov	r8, r0
   28db4:	bhi	29180 <fputs@plt+0x23b68>
   28db8:	mov	r3, #1
   28dbc:	mov	r1, r9
   28dc0:	add	r0, r4, #150	; 0x96
   28dc4:	strh	r3, [r4, #148]	; 0x94
   28dc8:	mov	r2, #108	; 0x6c
   28dcc:	add	r8, r8, #2
   28dd0:	bl	4c58 <strncpy@plt>
   28dd4:	mov	r0, r7
   28dd8:	str	r8, [r4, #276]	; 0x114
   28ddc:	bl	4e5c <free@plt>
   28de0:	ldr	r0, [sp, #52]	; 0x34
   28de4:	bl	4e5c <free@plt>
   28de8:	b	2870c <fputs@plt+0x230f4>
   28dec:	ldr	r9, [sp, #60]	; 0x3c
   28df0:	cmp	r9, #0
   28df4:	beq	29298 <fputs@plt+0x23c80>
   28df8:	ldr	r8, [sp, #64]	; 0x40
   28dfc:	cmp	r8, #0
   28e00:	beq	29298 <fputs@plt+0x23c80>
   28e04:	ldr	r7, [sp, #68]	; 0x44
   28e08:	cmp	r7, #0
   28e0c:	beq	28e30 <fputs@plt+0x23818>
   28e10:	ldr	r1, [pc, #1408]	; 29398 <fputs@plt+0x23d80>
   28e14:	mov	r0, r7
   28e18:	add	r1, pc, r1
   28e1c:	bl	557c <strcmp@plt>
   28e20:	cmp	r0, #0
   28e24:	moveq	r3, #2
   28e28:	streq	r3, [sp, #112]	; 0x70
   28e2c:	bne	2908c <fputs@plt+0x23a74>
   28e30:	mov	r0, r9
   28e34:	mov	r1, r8
   28e38:	add	r2, sp, #108	; 0x6c
   28e3c:	add	r3, sp, #72	; 0x48
   28e40:	bl	4f4c <getaddrinfo@plt>
   28e44:	cmn	r0, #11
   28e48:	beq	290e4 <fputs@plt+0x23acc>
   28e4c:	cmp	r0, #0
   28e50:	bne	291a4 <fputs@plt+0x23b8c>
   28e54:	ldr	r7, [sp, #72]	; 0x48
   28e58:	add	r0, r4, #148	; 0x94
   28e5c:	ldr	r1, [r7, #20]
   28e60:	ldr	r2, [r7, #16]
   28e64:	bl	5018 <memcpy@plt>
   28e68:	ldr	r3, [r7, #16]
   28e6c:	mov	r0, r7
   28e70:	str	r3, [r4, #276]	; 0x114
   28e74:	bl	4d78 <freeaddrinfo@plt>
   28e78:	ldr	r0, [sp, #68]	; 0x44
   28e7c:	bl	4e5c <free@plt>
   28e80:	ldr	r0, [sp, #64]	; 0x40
   28e84:	bl	4e5c <free@plt>
   28e88:	ldr	r0, [sp, #60]	; 0x3c
   28e8c:	bl	4e5c <free@plt>
   28e90:	b	2870c <fputs@plt+0x230f4>
   28e94:	ldr	r0, [sp, #88]	; 0x58
   28e98:	cmp	r0, #0
   28e9c:	beq	29220 <fputs@plt+0x23c08>
   28ea0:	ldr	r0, [r4, #280]	; 0x118
   28ea4:	bl	4e5c <free@plt>
   28ea8:	ldr	r3, [sp, #88]	; 0x58
   28eac:	str	r3, [r4, #280]	; 0x118
   28eb0:	b	2870c <fputs@plt+0x230f4>
   28eb4:	ldr	r0, [sp, #92]	; 0x5c
   28eb8:	ldr	r7, [sp, #96]	; 0x60
   28ebc:	adds	r8, r0, #0
   28ec0:	movne	r8, #1
   28ec4:	cmp	r7, #0
   28ec8:	movne	r3, r8
   28ecc:	eoreq	r3, r8, #1
   28ed0:	cmp	r3, #0
   28ed4:	bne	29198 <fputs@plt+0x23b80>
   28ed8:	cmp	r8, #0
   28edc:	beq	291c0 <fputs@plt+0x23ba8>
   28ee0:	bl	69444 <fputs@plt+0x63e2c>
   28ee4:	cmp	r0, #0
   28ee8:	beq	29198 <fputs@plt+0x23b80>
   28eec:	ldr	r0, [r4, #284]	; 0x11c
   28ef0:	bl	4e5c <free@plt>
   28ef4:	ldr	r3, [sp, #92]	; 0x5c
   28ef8:	mov	r2, #0
   28efc:	str	r2, [sp, #92]	; 0x5c
   28f00:	str	r3, [r4, #284]	; 0x11c
   28f04:	ldr	r0, [sp, #96]	; 0x60
   28f08:	cmp	r0, #0
   28f0c:	beq	290b8 <fputs@plt+0x23aa0>
   28f10:	add	r1, r4, #288	; 0x120
   28f14:	bl	66374 <fputs@plt+0x60d5c>
   28f18:	cmp	r0, #0
   28f1c:	blt	28d18 <fputs@plt+0x23700>
   28f20:	ldr	r7, [sp, #96]	; 0x60
   28f24:	ldr	r1, [pc, #1136]	; 2939c <fputs@plt+0x23d84>
   28f28:	mov	r3, #1
   28f2c:	mov	r2, #108	; 0x6c
   28f30:	strh	r3, [r4, #148]	; 0x94
   28f34:	add	r1, pc, r1
   28f38:	add	r0, r4, #150	; 0x96
   28f3c:	bl	4c58 <strncpy@plt>
   28f40:	mov	r0, r7
   28f44:	mov	r3, #33	; 0x21
   28f48:	str	r3, [r4, #276]	; 0x114
   28f4c:	bl	4e5c <free@plt>
   28f50:	ldr	r0, [sp, #92]	; 0x5c
   28f54:	bl	4e5c <free@plt>
   28f58:	b	2870c <fputs@plt+0x230f4>
   28f5c:	ldr	r0, [sp, #100]	; 0x64
   28f60:	ldr	r7, [sp, #104]	; 0x68
   28f64:	adds	r8, r0, #0
   28f68:	movne	r8, #1
   28f6c:	cmp	r7, #0
   28f70:	movne	r3, r8
   28f74:	eoreq	r3, r8, #1
   28f78:	cmp	r3, #0
   28f7c:	bne	2918c <fputs@plt+0x23b74>
   28f80:	cmp	r8, #0
   28f84:	beq	291b0 <fputs@plt+0x23b98>
   28f88:	bl	69444 <fputs@plt+0x63e2c>
   28f8c:	cmp	r0, #0
   28f90:	beq	2918c <fputs@plt+0x23b74>
   28f94:	ldr	r0, [r4, #284]	; 0x11c
   28f98:	bl	4e5c <free@plt>
   28f9c:	ldr	r3, [sp, #100]	; 0x64
   28fa0:	mov	r2, #0
   28fa4:	str	r2, [sp, #100]	; 0x64
   28fa8:	str	r3, [r4, #284]	; 0x11c
   28fac:	ldr	r0, [sp, #104]	; 0x68
   28fb0:	cmp	r0, #0
   28fb4:	beq	290b0 <fputs@plt+0x23a98>
   28fb8:	add	r1, r4, #288	; 0x120
   28fbc:	bl	66374 <fputs@plt+0x60d5c>
   28fc0:	cmp	r0, #0
   28fc4:	blt	28d30 <fputs@plt+0x23718>
   28fc8:	ldr	r0, [r4, #280]	; 0x118
   28fcc:	bl	4e5c <free@plt>
   28fd0:	mov	r0, #27
   28fd4:	bl	5210 <malloc@plt>
   28fd8:	subs	r7, r0, #0
   28fdc:	beq	290d4 <fputs@plt+0x23abc>
   28fe0:	ldr	lr, [pc, #952]	; 293a0 <fputs@plt+0x23d88>
   28fe4:	mov	ip, r7
   28fe8:	add	lr, pc, lr
   28fec:	ldm	lr!, {r0, r1, r2, r3}
   28ff0:	stmia	ip!, {r0, r1, r2, r3}
   28ff4:	ldm	lr, {r0, r1, r2}
   28ff8:	lsr	r3, r2, #16
   28ffc:	stmia	ip!, {r0, r1}
   29000:	ldr	r0, [sp, #104]	; 0x68
   29004:	strh	r2, [ip], #2
   29008:	strb	r3, [ip]
   2900c:	str	r7, [r4, #280]	; 0x118
   29010:	bl	4e5c <free@plt>
   29014:	ldr	r0, [sp, #100]	; 0x64
   29018:	bl	4e5c <free@plt>
   2901c:	b	2870c <fputs@plt+0x230f4>
   29020:	ldr	ip, [sp, #76]	; 0x4c
   29024:	cmp	ip, #0
   29028:	beq	29120 <fputs@plt+0x23b08>
   2902c:	ldr	r3, [sp, #20]
   29030:	cmp	r3, #1
   29034:	bls	291d0 <fputs@plt+0x23bb8>
   29038:	ldr	r0, [sp, #80]	; 0x50
   2903c:	ldr	r3, [r0, #4]
   29040:	cmp	r3, #0
   29044:	beq	290c4 <fputs@plt+0x23aac>
   29048:	add	r2, r0, #4
   2904c:	mov	r3, #1
   29050:	ldr	lr, [sp, #20]
   29054:	b	29064 <fputs@plt+0x23a4c>
   29058:	ldr	r1, [r2, #4]!
   2905c:	cmp	r1, #0
   29060:	beq	290c4 <fputs@plt+0x23aac>
   29064:	add	r3, r3, #1
   29068:	cmp	r3, lr
   2906c:	bne	29058 <fputs@plt+0x23a40>
   29070:	mov	r7, r0
   29074:	ldr	r3, [r7]
   29078:	cmp	r3, #0
   2907c:	beq	291e0 <fputs@plt+0x23bc8>
   29080:	str	ip, [r4, #408]	; 0x198
   29084:	str	r7, [r4, #412]	; 0x19c
   29088:	b	2870c <fputs@plt+0x230f4>
   2908c:	ldr	r1, [pc, #784]	; 293a4 <fputs@plt+0x23d8c>
   29090:	mov	r0, r7
   29094:	add	r1, pc, r1
   29098:	bl	557c <strcmp@plt>
   2909c:	cmp	r0, #0
   290a0:	bne	29208 <fputs@plt+0x23bf0>
   290a4:	mov	r3, #10
   290a8:	str	r3, [sp, #112]	; 0x70
   290ac:	b	28e30 <fputs@plt+0x23818>
   290b0:	str	r0, [r4, #288]	; 0x120
   290b4:	b	28fc8 <fputs@plt+0x239b0>
   290b8:	mov	r7, r0
   290bc:	str	r0, [r4, #288]	; 0x120
   290c0:	b	28f24 <fputs@plt+0x2390c>
   290c4:	mvn	fp, #21
   290c8:	b	28ae0 <fputs@plt+0x234c8>
   290cc:	mov	fp, r0
   290d0:	b	285d0 <fputs@plt+0x22fb8>
   290d4:	str	r7, [r4, #280]	; 0x118
   290d8:	mvn	fp, #11
   290dc:	ldr	r0, [sp, #104]	; 0x68
   290e0:	b	28d38 <fputs@plt+0x23720>
   290e4:	bl	55b8 <__errno_location@plt>
   290e8:	ldr	fp, [r0]
   290ec:	ldr	r0, [sp, #68]	; 0x44
   290f0:	bl	4e5c <free@plt>
   290f4:	ldr	r0, [sp, #64]	; 0x40
   290f8:	bl	4e5c <free@plt>
   290fc:	rsb	fp, fp, #0
   29100:	ldr	r0, [sp, #60]	; 0x3c
   29104:	bl	4e5c <free@plt>
   29108:	cmp	fp, #0
   2910c:	bge	2870c <fputs@plt+0x230f4>
   29110:	b	28d00 <fputs@plt+0x236e8>
   29114:	mov	r0, r7
   29118:	bl	28080 <fputs@plt+0x22a68>
   2911c:	b	289b0 <fputs@plt+0x23398>
   29120:	ldr	r0, [sp, #80]	; 0x50
   29124:	mvn	fp, #21
   29128:	b	28ad4 <fputs@plt+0x234bc>
   2912c:	mov	r0, r7
   29130:	mvn	fp, #21
   29134:	b	28d50 <fputs@plt+0x23738>
   29138:	cmp	r7, #0
   2913c:	beq	2912c <fputs@plt+0x23b14>
   29140:	mov	r0, r7
   29144:	bl	4fc4 <strlen@plt>
   29148:	cmp	r0, #107	; 0x6b
   2914c:	mov	r8, r0
   29150:	bhi	29180 <fputs@plt+0x23b68>
   29154:	mov	r3, #1
   29158:	strb	r9, [r4, #150]	; 0x96
   2915c:	add	r0, r4, #151	; 0x97
   29160:	strh	r3, [r4, #148]	; 0x94
   29164:	mov	r1, r7
   29168:	mov	r2, #107	; 0x6b
   2916c:	bl	4c58 <strncpy@plt>
   29170:	add	r8, r8, #3
   29174:	mov	r0, r7
   29178:	str	r8, [r4, #276]	; 0x114
   2917c:	b	28ddc <fputs@plt+0x237c4>
   29180:	mov	r0, r7
   29184:	mvn	fp, #6
   29188:	b	28d50 <fputs@plt+0x23738>
   2918c:	mov	r0, r7
   29190:	mvn	fp, #21
   29194:	b	28d38 <fputs@plt+0x23720>
   29198:	mov	r0, r7
   2919c:	mvn	fp, #21
   291a0:	b	28d20 <fputs@plt+0x23708>
   291a4:	ldr	r0, [sp, #68]	; 0x44
   291a8:	mvn	fp, #98	; 0x62
   291ac:	b	28d68 <fputs@plt+0x23750>
   291b0:	ldr	r0, [r4, #284]	; 0x11c
   291b4:	bl	4e5c <free@plt>
   291b8:	str	r8, [r4, #284]	; 0x11c
   291bc:	b	28fac <fputs@plt+0x23994>
   291c0:	ldr	r0, [r4, #284]	; 0x11c
   291c4:	bl	4e5c <free@plt>
   291c8:	str	r8, [r4, #284]	; 0x11c
   291cc:	b	28f04 <fputs@plt+0x238ec>
   291d0:	ldr	r7, [sp, #80]	; 0x50
   291d4:	cmp	r7, #0
   291d8:	beq	29080 <fputs@plt+0x23a68>
   291dc:	b	29074 <fputs@plt+0x23a5c>
   291e0:	mov	r0, ip
   291e4:	bl	54ec <__strdup@plt>
   291e8:	str	r0, [r7]
   291ec:	ldr	r0, [sp, #80]	; 0x50
   291f0:	ldr	r3, [r0]
   291f4:	cmp	r3, #0
   291f8:	beq	29270 <fputs@plt+0x23c58>
   291fc:	mov	r7, r0
   29200:	ldr	ip, [sp, #76]	; 0x4c
   29204:	b	29080 <fputs@plt+0x23a68>
   29208:	mov	r0, r7
   2920c:	mvn	fp, #21
   29210:	b	28d68 <fputs@plt+0x23750>
   29214:	ldr	r0, [sp, #80]	; 0x50
   29218:	mvn	fp, #11
   2921c:	b	28ad4 <fputs@plt+0x234bc>
   29220:	mvn	fp, #21
   29224:	b	28d28 <fputs@plt+0x23710>
   29228:	mov	r0, r7
   2922c:	bl	28080 <fputs@plt+0x22a68>
   29230:	b	28960 <fputs@plt+0x23348>
   29234:	mov	r4, r0
   29238:	ldr	r0, [sp, #104]	; 0x68
   2923c:	bl	4e5c <free@plt>
   29240:	ldr	r0, [sp, #100]	; 0x64
   29244:	bl	4e5c <free@plt>
   29248:	ldr	r0, [sp, #44]	; 0x2c
   2924c:	bl	4e5c <free@plt>
   29250:	mov	r0, r4
   29254:	bl	54f8 <_Unwind_Resume@plt>
   29258:	mov	r4, r0
   2925c:	ldr	r0, [sp, #96]	; 0x60
   29260:	bl	4e5c <free@plt>
   29264:	ldr	r0, [sp, #92]	; 0x5c
   29268:	bl	4e5c <free@plt>
   2926c:	b	29248 <fputs@plt+0x23c30>
   29270:	mvn	fp, #11
   29274:	b	28ad4 <fputs@plt+0x234bc>
   29278:	b	29234 <fputs@plt+0x23c1c>
   2927c:	b	29258 <fputs@plt+0x23c40>
   29280:	b	29234 <fputs@plt+0x23c1c>
   29284:	b	29258 <fputs@plt+0x23c40>
   29288:	b	29234 <fputs@plt+0x23c1c>
   2928c:	mov	r4, r0
   29290:	mov	r0, r7
   29294:	b	29260 <fputs@plt+0x23c48>
   29298:	ldr	r0, [sp, #68]	; 0x44
   2929c:	mvn	fp, #21
   292a0:	b	28d68 <fputs@plt+0x23750>
   292a4:	mov	r4, r0
   292a8:	b	29248 <fputs@plt+0x23c30>
   292ac:	b	29258 <fputs@plt+0x23c40>
   292b0:	mov	r4, r0
   292b4:	mov	r0, r7
   292b8:	b	2923c <fputs@plt+0x23c24>
   292bc:	ldr	r0, [pc, #228]	; 293a8 <fputs@plt+0x23d90>
   292c0:	movw	r2, #990	; 0x3de
   292c4:	ldr	r1, [pc, #224]	; 293ac <fputs@plt+0x23d94>
   292c8:	ldr	r3, [pc, #224]	; 293b0 <fputs@plt+0x23d98>
   292cc:	add	r0, pc, r0
   292d0:	add	r1, pc, r1
   292d4:	add	r3, pc, r3
   292d8:	bl	76bb0 <fputs@plt+0x71598>
   292dc:	mov	r4, r0
   292e0:	ldr	r0, [sp, #56]	; 0x38
   292e4:	bl	4e5c <free@plt>
   292e8:	ldr	r0, [sp, #52]	; 0x34
   292ec:	bl	4e5c <free@plt>
   292f0:	b	29248 <fputs@plt+0x23c30>
   292f4:	mov	r4, r0
   292f8:	ldr	r0, [sp, #68]	; 0x44
   292fc:	bl	4e5c <free@plt>
   29300:	ldr	r0, [sp, #64]	; 0x40
   29304:	bl	4e5c <free@plt>
   29308:	ldr	r0, [sp, #60]	; 0x3c
   2930c:	bl	4e5c <free@plt>
   29310:	b	29248 <fputs@plt+0x23c30>
   29314:	b	29258 <fputs@plt+0x23c40>
   29318:	bl	524c <__stack_chk_fail@plt>
   2931c:	mov	r4, r0
   29320:	ldr	r0, [sp, #88]	; 0x58
   29324:	bl	4e5c <free@plt>
   29328:	b	29248 <fputs@plt+0x23c30>
   2932c:	b	29234 <fputs@plt+0x23c1c>
   29330:	andeq	r8, r8, ip, ror r6
   29334:	andeq	r0, r0, r0, asr #8
   29338:	andeq	pc, r5, r8, asr sl	; <UNPREDICTABLE>
   2933c:	andeq	pc, r5, ip, ror #20
   29340:	andeq	pc, r5, ip, lsl #21
   29344:	muleq	r5, r0, sl
   29348:	muleq	r5, r4, sl
   2934c:			; <UNDEFINED> instruction: 0x0005fabc
   29350:	andeq	pc, r5, r0, asr #15
   29354:	ldrdeq	lr, [r5], -r4
   29358:	andeq	pc, r5, r4, asr #15
   2935c:	andeq	pc, r5, r8, lsl #14
   29360:	andeq	sp, r5, ip, asr r8
   29364:	andeq	pc, r5, r0, lsl r7	; <UNPREDICTABLE>
   29368:	andeq	pc, r5, r0, lsl r7	; <UNPREDICTABLE>
   2936c:	strdeq	pc, [r5], -r8
   29370:	andeq	lr, r5, r0, lsr r7
   29374:	andeq	r7, r5, r0, ror #31
   29378:	andeq	pc, r5, r8, ror #8
   2937c:	andeq	lr, r5, r8, lsl #11
   29380:	andeq	pc, r5, r4, ror #7
   29384:	andeq	sp, r5, ip, asr #10
   29388:	strdeq	fp, [r6], -r8
   2938c:	andeq	pc, r5, r4, lsr r3	; <UNPREDICTABLE>
   29390:	muleq	r5, ip, r4
   29394:	andeq	fp, r6, r8, asr #12
   29398:	andeq	pc, r5, r0, lsr #3
   2939c:	strheq	pc, [r5], -r8	; <UNPREDICTABLE>
   293a0:	andeq	pc, r5, r8, lsr r0	; <UNPREDICTABLE>
   293a4:	andeq	lr, r5, ip, lsr #30
   293a8:	andeq	r8, r5, r8, lsl r4
   293ac:	andeq	lr, r5, ip, ror #22
   293b0:	andeq	pc, r5, ip, lsr r7	; <UNPREDICTABLE>
   293b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   293b8:	subs	r7, r0, #0
   293bc:	beq	2949c <fputs@plt+0x23e84>
   293c0:	mov	r0, #1
   293c4:	movw	r1, #1128	; 0x468
   293c8:	bl	4d18 <calloc@plt>
   293cc:	subs	r6, r0, #0
   293d0:	beq	29484 <fputs@plt+0x23e6c>
   293d4:	mov	r8, #392	; 0x188
   293d8:	mov	lr, #968	; 0x3c8
   293dc:	ldrd	r2, [r6, r8]
   293e0:	mov	ip, #976	; 0x3d0
   293e4:	ldrd	sl, [r6, lr]
   293e8:	mov	r0, #805306368	; 0x30000000
   293ec:	mov	r1, #0
   293f0:	orr	r2, r2, r0
   293f4:	orr	r3, r3, r1
   293f8:	strd	r2, [r6, r8]
   293fc:	ldrd	r0, [r6, ip]
   29400:	mov	r4, #1
   29404:	mov	r5, #0
   29408:	orr	r4, r4, sl
   2940c:	orr	r5, r5, fp
   29410:	mov	r2, #16
   29414:	strd	r4, [r6, lr]
   29418:	orr	r2, r2, r0
   2941c:	mov	r4, #1
   29420:	mov	r3, #0
   29424:	orr	r3, r3, r1
   29428:	strd	r2, [r6, ip]
   2942c:	mvn	r3, #0
   29430:	str	r4, [r6]
   29434:	str	r3, [r6, #12]
   29438:	str	r3, [r6, #8]
   2943c:	str	r4, [r6, #16]
   29440:	bl	5384 <getpid@plt>
   29444:	mov	r1, #0
   29448:	str	r0, [r6, #964]	; 0x3c4
   2944c:	add	r0, r6, #424	; 0x1a8
   29450:	bl	5168 <pthread_mutex_init@plt>
   29454:	subs	r5, r0, #0
   29458:	bne	294c4 <fputs@plt+0x23eac>
   2945c:	mov	r2, r4
   29460:	add	r0, r6, #52	; 0x34
   29464:	add	r1, r6, #64	; 0x40
   29468:	mov	r3, #4
   2946c:	bl	6bfc8 <fputs@plt+0x669b0>
   29470:	cmp	r0, #0
   29474:	strne	r6, [r7]
   29478:	beq	2948c <fputs@plt+0x23e74>
   2947c:	mov	r0, r5
   29480:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29484:	mvn	r5, #11
   29488:	b	2947c <fputs@plt+0x23e64>
   2948c:	mov	r0, r6
   29490:	mvn	r5, #11
   29494:	bl	4e5c <free@plt>
   29498:	b	2947c <fputs@plt+0x23e64>
   2949c:	ldr	r0, [pc, #64]	; 294e4 <fputs@plt+0x23ecc>
   294a0:	mov	r2, #165	; 0xa5
   294a4:	ldr	r1, [pc, #60]	; 294e8 <fputs@plt+0x23ed0>
   294a8:	mvn	r5, #21
   294ac:	ldr	r3, [pc, #56]	; 294ec <fputs@plt+0x23ed4>
   294b0:	add	r0, pc, r0
   294b4:	add	r1, pc, r1
   294b8:	add	r3, pc, r3
   294bc:	bl	76ea0 <fputs@plt+0x71888>
   294c0:	b	2947c <fputs@plt+0x23e64>
   294c4:	ldr	r0, [pc, #36]	; 294f0 <fputs@plt+0x23ed8>
   294c8:	mov	r2, #179	; 0xb3
   294cc:	ldr	r1, [pc, #32]	; 294f4 <fputs@plt+0x23edc>
   294d0:	ldr	r3, [pc, #32]	; 294f8 <fputs@plt+0x23ee0>
   294d4:	add	r0, pc, r0
   294d8:	add	r1, pc, r1
   294dc:	add	r3, pc, r3
   294e0:	bl	76bb0 <fputs@plt+0x71598>
   294e4:	andeq	sp, r5, r8, lsr #22
   294e8:	andeq	lr, r5, r8, lsl #19
   294ec:	andeq	lr, r5, r4, lsl r9
   294f0:	andeq	lr, r5, r8, ror #22
   294f4:	andeq	lr, r5, r4, ror #18
   294f8:	strdeq	lr, [r5], -r0
   294fc:	cmp	r0, #0
   29500:	push	{r3, lr}
   29504:	beq	2953c <fputs@plt+0x23f24>
   29508:	ldrb	r3, [r0, #24]
   2950c:	tst	r3, #4
   29510:	bne	29524 <fputs@plt+0x23f0c>
   29514:	mov	r3, #4
   29518:	str	r3, [r0, #4]
   2951c:	mov	r0, #1
   29520:	pop	{r3, pc}
   29524:	tst	r3, #1
   29528:	moveq	r3, #3
   2952c:	streq	r3, [r0, #4]
   29530:	bne	29514 <fputs@plt+0x23efc>
   29534:	mov	r0, #1
   29538:	pop	{r3, pc}
   2953c:	ldr	r0, [pc, #24]	; 2955c <fputs@plt+0x23f44>
   29540:	movw	r2, #413	; 0x19d
   29544:	ldr	r1, [pc, #20]	; 29560 <fputs@plt+0x23f48>
   29548:	ldr	r3, [pc, #20]	; 29564 <fputs@plt+0x23f4c>
   2954c:	add	r0, pc, r0
   29550:	add	r1, pc, r1
   29554:	add	r3, pc, r3
   29558:	bl	76bb0 <fputs@plt+0x71598>
   2955c:			; <UNDEFINED> instruction: 0x000617bc
   29560:	andeq	lr, r5, ip, ror #17
   29564:	andeq	pc, r5, r0, ror #9
   29568:	push	{r4, lr}
   2956c:	subs	r4, r0, #0
   29570:	beq	29584 <fputs@plt+0x23f6c>
   29574:	bl	27eec <fputs@plt+0x228d4>
   29578:	mov	r0, r4
   2957c:	pop	{r4, lr}
   29580:	b	284f4 <fputs@plt+0x22edc>
   29584:	ldr	r0, [pc, #24]	; 295a4 <fputs@plt+0x23f8c>
   29588:	movw	r2, #1029	; 0x405
   2958c:	ldr	r1, [pc, #20]	; 295a8 <fputs@plt+0x23f90>
   29590:	ldr	r3, [pc, #20]	; 295ac <fputs@plt+0x23f94>
   29594:	add	r0, pc, r0
   29598:	add	r1, pc, r1
   2959c:	add	r3, pc, r3
   295a0:	bl	76bb0 <fputs@plt+0x71598>
   295a4:	andeq	r8, r5, r0, asr r1
   295a8:	andeq	lr, r5, r4, lsr #17
   295ac:	andeq	pc, r5, r0, lsl #11
   295b0:	ldr	r3, [pc, #568]	; 297f0 <fputs@plt+0x241d8>
   295b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   295b8:	add	fp, sp, #28
   295bc:	ldr	r2, [pc, #560]	; 297f4 <fputs@plt+0x241dc>
   295c0:	sub	sp, sp, #24
   295c4:	add	r3, pc, r3
   295c8:	subs	r7, r0, #0
   295cc:	mov	r4, r1
   295d0:	ldr	r6, [r3, r2]
   295d4:	ldr	r3, [r6]
   295d8:	str	r3, [fp, #-32]	; 0xffffffe0
   295dc:	beq	29754 <fputs@plt+0x2413c>
   295e0:	cmp	r1, #0
   295e4:	beq	2978c <fputs@plt+0x24174>
   295e8:	mov	r0, r1
   295ec:	mov	r1, #58	; 0x3a
   295f0:	bl	4cb8 <strchr@plt>
   295f4:	cmp	r0, #0
   295f8:	beq	29620 <fputs@plt+0x24008>
   295fc:	adds	r5, r0, #1
   29600:	beq	297b4 <fputs@plt+0x2419c>
   29604:	ldr	r1, [pc, #492]	; 297f8 <fputs@plt+0x241e0>
   29608:	mov	r0, r5
   2960c:	add	r1, pc, r1
   29610:	bl	53fc <strspn@plt>
   29614:	ldrb	r3, [r5, r0]
   29618:	cmp	r3, #0
   2961c:	bne	2968c <fputs@plt+0x24074>
   29620:	mov	r0, r4
   29624:	bl	30fd4 <fputs@plt+0x2b9bc>
   29628:	subs	r4, r0, #0
   2962c:	movne	r8, #0
   29630:	beq	29744 <fputs@plt+0x2412c>
   29634:	mov	r2, #0
   29638:	ldr	r0, [pc, #444]	; 297fc <fputs@plt+0x241e4>
   2963c:	str	r2, [sp]
   29640:	mov	r3, r8
   29644:	ldr	r2, [pc, #436]	; 29800 <fputs@plt+0x241e8>
   29648:	add	r0, pc, r0
   2964c:	mov	r1, r4
   29650:	add	r2, pc, r2
   29654:	bl	6a1cc <fputs@plt+0x64bb4>
   29658:	cmp	r0, #0
   2965c:	str	r0, [r7, #312]	; 0x138
   29660:	movne	r5, #0
   29664:	mvneq	r5, #11
   29668:	mov	r0, r4
   2966c:	bl	4e5c <free@plt>
   29670:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29674:	ldr	r3, [r6]
   29678:	mov	r0, r5
   2967c:	cmp	r2, r3
   29680:	bne	29750 <fputs@plt+0x24138>
   29684:	sub	sp, fp, #28
   29688:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2968c:	mov	r0, r5
   29690:	bl	69444 <fputs@plt+0x63e2c>
   29694:	cmp	r0, #0
   29698:	beq	29620 <fputs@plt+0x24008>
   2969c:	rsb	r1, r4, r5
   296a0:	mov	r0, r4
   296a4:	sub	r1, r1, #1
   296a8:	bl	5294 <strnlen@plt>
   296ac:	mov	ip, #0
   296b0:	mov	r1, r4
   296b4:	add	r3, r0, #15
   296b8:	mov	r2, r0
   296bc:	bic	r3, r3, #7
   296c0:	sub	sp, sp, r3
   296c4:	add	r3, sp, #15
   296c8:	lsr	r3, r3, #3
   296cc:	strb	ip, [r0, r3, lsl #3]
   296d0:	lsl	r0, r3, #3
   296d4:	bl	5018 <memcpy@plt>
   296d8:	bl	30fd4 <fputs@plt+0x2b9bc>
   296dc:	subs	r4, r0, #0
   296e0:	beq	29744 <fputs@plt+0x2412c>
   296e4:	mov	r0, r5
   296e8:	str	r5, [fp, #-36]	; 0xffffffdc
   296ec:	bl	4fc4 <strlen@plt>
   296f0:	ldr	ip, [pc, #268]	; 29804 <fputs@plt+0x241ec>
   296f4:	cmp	r5, #0
   296f8:	add	ip, pc, ip
   296fc:	add	lr, r0, #32
   29700:	ldm	ip!, {r0, r1, r2, r3}
   29704:	bic	lr, lr, #7
   29708:	sub	sp, sp, lr
   2970c:	add	r8, sp, #8
   29710:	add	lr, r8, #17
   29714:	ldr	r9, [ip]
   29718:	mov	ip, r8
   2971c:	stmia	ip!, {r0, r1, r2, r3}
   29720:	strh	r9, [ip]
   29724:	beq	29738 <fputs@plt+0x24120>
   29728:	mov	r0, lr
   2972c:	mov	r1, r5
   29730:	bl	4d3c <stpcpy@plt>
   29734:	mov	lr, r0
   29738:	mov	r3, #0
   2973c:	strb	r3, [lr]
   29740:	b	29634 <fputs@plt+0x2401c>
   29744:	mov	r4, #0
   29748:	mvn	r5, #11
   2974c:	b	29668 <fputs@plt+0x24050>
   29750:	bl	524c <__stack_chk_fail@plt>
   29754:	ldr	r0, [pc, #172]	; 29808 <fputs@plt+0x241f0>
   29758:	movw	r2, #1271	; 0x4f7
   2975c:	ldr	r1, [pc, #168]	; 2980c <fputs@plt+0x241f4>
   29760:	ldr	r3, [pc, #168]	; 29810 <fputs@plt+0x241f8>
   29764:	add	r0, pc, r0
   29768:	add	r1, pc, r1
   2976c:	add	r3, pc, r3
   29770:	bl	76bb0 <fputs@plt+0x71598>
   29774:	mov	r6, r0
   29778:	mov	r4, r7
   2977c:	mov	r0, r4
   29780:	bl	4e5c <free@plt>
   29784:	mov	r0, r6
   29788:	bl	54f8 <_Unwind_Resume@plt>
   2978c:	ldr	r0, [pc, #128]	; 29814 <fputs@plt+0x241fc>
   29790:	movw	r2, #1272	; 0x4f8
   29794:	ldr	r1, [pc, #124]	; 29818 <fputs@plt+0x24200>
   29798:	ldr	r3, [pc, #124]	; 2981c <fputs@plt+0x24204>
   2979c:	add	r0, pc, r0
   297a0:	add	r1, pc, r1
   297a4:	add	r3, pc, r3
   297a8:	bl	76bb0 <fputs@plt+0x71598>
   297ac:	mov	r6, r0
   297b0:	b	2977c <fputs@plt+0x24164>
   297b4:	ldr	r0, [pc, #100]	; 29820 <fputs@plt+0x24208>
   297b8:	movw	r2, #613	; 0x265
   297bc:	ldr	r1, [pc, #96]	; 29824 <fputs@plt+0x2420c>
   297c0:	ldr	r3, [pc, #96]	; 29828 <fputs@plt+0x24210>
   297c4:	add	r0, pc, r0
   297c8:	add	r1, pc, r1
   297cc:	add	r3, pc, r3
   297d0:	bl	76bb0 <fputs@plt+0x71598>
   297d4:	mov	r6, r0
   297d8:	mov	r4, #0
   297dc:	b	2977c <fputs@plt+0x24164>
   297e0:	b	297d4 <fputs@plt+0x241bc>
   297e4:	b	297d4 <fputs@plt+0x241bc>
   297e8:	b	297d4 <fputs@plt+0x241bc>
   297ec:	b	297ac <fputs@plt+0x24194>
   297f0:			; <UNDEFINED> instruction: 0x000875b4
   297f4:	andeq	r0, r0, r0, asr #8
   297f8:	strdeq	pc, [r6], -r0
   297fc:	andeq	lr, r5, r0, asr #20
   29800:	andeq	lr, r5, ip, asr sl
   29804:	andeq	lr, r5, ip, ror r9
   29808:	andeq	r7, r5, r0, lsl #31
   2980c:	ldrdeq	lr, [r5], -r4
   29810:	andeq	lr, r5, ip, ror #12
   29814:	andeq	ip, r5, r4, asr r9
   29818:	muleq	r5, ip, r6
   2981c:	andeq	lr, r5, r4, lsr r6
   29820:	andeq	lr, r5, r8, asr #32
   29824:	andeq	r8, r5, r0, lsr #1
   29828:	andeq	pc, r5, r0, ror #10
   2982c:	push	{r4, r5, r6, lr}
   29830:	subs	r5, r0, #0
   29834:	mov	r4, r1
   29838:	beq	298c4 <fputs@plt+0x242ac>
   2983c:	cmp	r1, #0
   29840:	beq	29890 <fputs@plt+0x24278>
   29844:	mov	r0, r1
   29848:	bl	30fd4 <fputs@plt+0x2b9bc>
   2984c:	subs	r4, r0, #0
   29850:	beq	29888 <fputs@plt+0x24270>
   29854:	ldr	r0, [pc, #164]	; 29900 <fputs@plt+0x242e8>
   29858:	mov	r1, r4
   2985c:	mov	r2, #0
   29860:	add	r0, pc, r0
   29864:	bl	6a1cc <fputs@plt+0x64bb4>
   29868:	cmp	r0, #0
   2986c:	str	r0, [r5, #312]	; 0x138
   29870:	beq	29888 <fputs@plt+0x24270>
   29874:	mov	r5, #0
   29878:	mov	r0, r4
   2987c:	bl	4e5c <free@plt>
   29880:	mov	r0, r5
   29884:	pop	{r4, r5, r6, pc}
   29888:	mvn	r5, #11
   2988c:	b	29878 <fputs@plt+0x24260>
   29890:	ldr	r0, [pc, #108]	; 29904 <fputs@plt+0x242ec>
   29894:	movw	r2, #1342	; 0x53e
   29898:	ldr	r1, [pc, #104]	; 29908 <fputs@plt+0x242f0>
   2989c:	ldr	r3, [pc, #104]	; 2990c <fputs@plt+0x242f4>
   298a0:	add	r0, pc, r0
   298a4:	add	r1, pc, r1
   298a8:	add	r3, pc, r3
   298ac:	bl	76bb0 <fputs@plt+0x71598>
   298b0:	mov	r6, r0
   298b4:	mov	r0, r4
   298b8:	bl	4e5c <free@plt>
   298bc:	mov	r0, r6
   298c0:	bl	54f8 <_Unwind_Resume@plt>
   298c4:	ldr	r0, [pc, #68]	; 29910 <fputs@plt+0x242f8>
   298c8:	movw	r2, #1341	; 0x53d
   298cc:	ldr	r1, [pc, #64]	; 29914 <fputs@plt+0x242fc>
   298d0:	ldr	r3, [pc, #64]	; 29918 <fputs@plt+0x24300>
   298d4:	add	r0, pc, r0
   298d8:	add	r1, pc, r1
   298dc:	add	r3, pc, r3
   298e0:	bl	76bb0 <fputs@plt+0x71598>
   298e4:	mov	r6, r0
   298e8:	mov	r4, r5
   298ec:	b	298b4 <fputs@plt+0x2429c>
   298f0:	mov	r6, r0
   298f4:	mov	r4, #0
   298f8:	b	298b4 <fputs@plt+0x2429c>
   298fc:	b	298b0 <fputs@plt+0x24298>
   29900:	andeq	lr, r5, r8, ror #16
   29904:	andeq	ip, r5, r8, asr r8
   29908:	muleq	r5, r8, r5
   2990c:	andeq	lr, r5, r0, ror #10
   29910:	andeq	r7, r5, r0, lsl lr
   29914:	andeq	lr, r5, r4, ror #10
   29918:	andeq	lr, r5, ip, lsr #10
   2991c:	push	{r4, lr}
   29920:	subs	r4, r0, #0
   29924:	beq	29954 <fputs@plt+0x2433c>
   29928:	dmb	sy
   2992c:	ldrex	r3, [r4]
   29930:	add	r3, r3, #1
   29934:	strex	r2, r3, [r4]
   29938:	cmp	r2, #0
   2993c:	bne	2992c <fputs@plt+0x24314>
   29940:	cmp	r3, #1
   29944:	dmb	sy
   29948:	bls	29978 <fputs@plt+0x24360>
   2994c:	mov	r0, r4
   29950:	pop	{r4, pc}
   29954:	ldr	r0, [pc, #60]	; 29998 <fputs@plt+0x24380>
   29958:	movw	r2, #1430	; 0x596
   2995c:	ldr	r1, [pc, #56]	; 2999c <fputs@plt+0x24384>
   29960:	ldr	r3, [pc, #56]	; 299a0 <fputs@plt+0x24388>
   29964:	add	r0, pc, r0
   29968:	add	r1, pc, r1
   2996c:	add	r3, pc, r3
   29970:	bl	76ea0 <fputs@plt+0x71888>
   29974:	b	2994c <fputs@plt+0x24334>
   29978:	ldr	r0, [pc, #36]	; 299a4 <fputs@plt+0x2438c>
   2997c:	movw	r2, #1432	; 0x598
   29980:	ldr	r1, [pc, #32]	; 299a8 <fputs@plt+0x24390>
   29984:	ldr	r3, [pc, #32]	; 299ac <fputs@plt+0x24394>
   29988:	add	r0, pc, r0
   2998c:	add	r1, pc, r1
   29990:	add	r3, pc, r3
   29994:	bl	76bb0 <fputs@plt+0x71598>
   29998:	andeq	r1, r6, r4, lsr #7
   2999c:	ldrdeq	lr, [r5], -r4
   299a0:	ldrdeq	pc, [r5], -r0
   299a4:	andeq	lr, r5, r8, asr r7
   299a8:			; <UNDEFINED> instruction: 0x0005e4b0
   299ac:	andeq	pc, r5, ip, lsr #5
   299b0:	cmp	r0, #0
   299b4:	push	{r4, r5, r6, lr}
   299b8:	mov	r6, r1
   299bc:	sub	sp, sp, #8
   299c0:	beq	29a54 <fputs@plt+0x2443c>
   299c4:	cmp	r1, #0
   299c8:	beq	29a74 <fputs@plt+0x2445c>
   299cc:	mov	r1, #976	; 0x3d0
   299d0:	mov	r2, #1
   299d4:	ldrd	r4, [r0, r1]
   299d8:	mov	r3, #0
   299dc:	and	r2, r2, r4
   299e0:	and	r3, r3, r5
   299e4:	orrs	r1, r2, r3
   299e8:	beq	29a04 <fputs@plt+0x243ec>
   299ec:	ldrd	r2, [r6, #208]	; 0xd0
   299f0:	orrs	r1, r2, r3
   299f4:	beq	29a38 <fputs@plt+0x24420>
   299f8:	ldrd	r2, [r6, #200]	; 0xc8
   299fc:	orrs	r1, r2, r3
   29a00:	beq	29a28 <fputs@plt+0x24410>
   29a04:	mov	r0, r6
   29a08:	mov	r4, #0
   29a0c:	mov	r5, #0
   29a10:	mvn	r2, #0
   29a14:	mov	r3, #0
   29a18:	strd	r4, [sp]
   29a1c:	bl	3e4d0 <fputs@plt+0x38eb8>
   29a20:	add	sp, sp, #8
   29a24:	pop	{r4, r5, r6, pc}
   29a28:	mov	r0, #1
   29a2c:	bl	6ff34 <fputs@plt+0x6a91c>
   29a30:	strd	r0, [r6, #200]	; 0xc8
   29a34:	b	29a04 <fputs@plt+0x243ec>
   29a38:	mov	r0, #0
   29a3c:	bl	6ff34 <fputs@plt+0x6a91c>
   29a40:	ldrd	r2, [r6, #200]	; 0xc8
   29a44:	strd	r0, [r6, #208]	; 0xd0
   29a48:	orrs	r1, r2, r3
   29a4c:	bne	29a04 <fputs@plt+0x243ec>
   29a50:	b	29a28 <fputs@plt+0x24410>
   29a54:	ldr	r0, [pc, #56]	; 29a94 <fputs@plt+0x2447c>
   29a58:	movw	r2, #1576	; 0x628
   29a5c:	ldr	r1, [pc, #52]	; 29a98 <fputs@plt+0x24480>
   29a60:	ldr	r3, [pc, #52]	; 29a9c <fputs@plt+0x24484>
   29a64:	add	r0, pc, r0
   29a68:	add	r1, pc, r1
   29a6c:	add	r3, pc, r3
   29a70:	bl	76bb0 <fputs@plt+0x71598>
   29a74:	ldr	r0, [pc, #36]	; 29aa0 <fputs@plt+0x24488>
   29a78:	movw	r2, #1577	; 0x629
   29a7c:	ldr	r1, [pc, #32]	; 29aa4 <fputs@plt+0x2448c>
   29a80:	ldr	r3, [pc, #32]	; 29aa8 <fputs@plt+0x24490>
   29a84:	add	r0, pc, r0
   29a88:	add	r1, pc, r1
   29a8c:	add	r3, pc, r3
   29a90:	bl	76bb0 <fputs@plt+0x71598>
   29a94:	andeq	r7, r5, r0, lsl #25
   29a98:	ldrdeq	lr, [r5], -r4
   29a9c:	andeq	lr, r5, r4, ror #5
   29aa0:	andeq	r8, r5, ip, lsl #7
   29aa4:			; <UNDEFINED> instruction: 0x0005e3b4
   29aa8:	andeq	lr, r5, r4, asr #5
   29aac:	subs	r1, r0, #0
   29ab0:	push	{r3, lr}
   29ab4:	beq	29af0 <fputs@plt+0x244d8>
   29ab8:	ldr	r2, [r1, #44]	; 0x2c
   29abc:	cmp	r2, #393216	; 0x60000
   29ac0:	bcs	29ae8 <fputs@plt+0x244d0>
   29ac4:	add	r2, r2, #1
   29ac8:	add	r0, r1, #40	; 0x28
   29acc:	mov	r3, #4
   29ad0:	add	r1, r1, #48	; 0x30
   29ad4:	bl	6bfc8 <fputs@plt+0x669b0>
   29ad8:	cmp	r0, #0
   29adc:	movne	r0, #0
   29ae0:	mvneq	r0, #11
   29ae4:	pop	{r3, pc}
   29ae8:	mvn	r0, #104	; 0x68
   29aec:	pop	{r3, pc}
   29af0:	ldr	r0, [pc, #24]	; 29b10 <fputs@plt+0x244f8>
   29af4:	movw	r2, #1675	; 0x68b
   29af8:	ldr	r1, [pc, #20]	; 29b14 <fputs@plt+0x244fc>
   29afc:	ldr	r3, [pc, #20]	; 29b18 <fputs@plt+0x24500>
   29b00:	add	r0, pc, r0
   29b04:	add	r1, pc, r1
   29b08:	add	r3, pc, r3
   29b0c:	bl	76bb0 <fputs@plt+0x71598>
   29b10:	andeq	r1, r6, r8, lsl #4
   29b14:	andeq	lr, r5, r8, lsr r3
   29b18:	andeq	pc, r5, ip, lsl r1	; <UNPREDICTABLE>
   29b1c:	cmp	r0, #0
   29b20:	push	{r4, lr}
   29b24:	beq	29b3c <fputs@plt+0x24524>
   29b28:	ldr	r4, [r0, #964]	; 0x3c4
   29b2c:	bl	5384 <getpid@plt>
   29b30:	subs	r0, r4, r0
   29b34:	movne	r0, #1
   29b38:	pop	{r4, pc}
   29b3c:	ldr	r0, [pc, #24]	; 29b5c <fputs@plt+0x24544>
   29b40:	movw	r2, #3025	; 0xbd1
   29b44:	ldr	r1, [pc, #20]	; 29b60 <fputs@plt+0x24548>
   29b48:	ldr	r3, [pc, #20]	; 29b64 <fputs@plt+0x2454c>
   29b4c:	add	r0, pc, r0
   29b50:	add	r1, pc, r1
   29b54:	add	r3, pc, r3
   29b58:	bl	76bb0 <fputs@plt+0x71598>
   29b5c:			; <UNDEFINED> instruction: 0x000611bc
   29b60:	andeq	lr, r5, ip, ror #5
   29b64:	muleq	r5, r0, lr
   29b68:	push	{r4, r5, r6, lr}
   29b6c:	subs	r4, r0, #0
   29b70:	mov	r5, r1
   29b74:	beq	29c3c <fputs@plt+0x24624>
   29b78:	ldr	r3, [r4, #4]
   29b7c:	cmp	r3, #0
   29b80:	bne	29c14 <fputs@plt+0x245fc>
   29b84:	cmp	r1, #0
   29b88:	beq	29bec <fputs@plt+0x245d4>
   29b8c:	bl	29b1c <fputs@plt+0x24504>
   29b90:	subs	r6, r0, #0
   29b94:	bne	29bc4 <fputs@plt+0x245ac>
   29b98:	mov	r0, r5
   29b9c:	bl	54ec <__strdup@plt>
   29ba0:	subs	r5, r0, #0
   29ba4:	beq	29bbc <fputs@plt+0x245a4>
   29ba8:	ldr	r0, [r4, #312]	; 0x138
   29bac:	bl	4e5c <free@plt>
   29bb0:	str	r5, [r4, #312]	; 0x138
   29bb4:	mov	r0, r6
   29bb8:	pop	{r4, r5, r6, pc}
   29bbc:	mvn	r0, #11
   29bc0:	pop	{r4, r5, r6, pc}
   29bc4:	ldr	r0, [pc, #152]	; 29c64 <fputs@plt+0x2464c>
   29bc8:	mov	r2, #198	; 0xc6
   29bcc:	ldr	r1, [pc, #148]	; 29c68 <fputs@plt+0x24650>
   29bd0:	ldr	r3, [pc, #148]	; 29c6c <fputs@plt+0x24654>
   29bd4:	add	r0, pc, r0
   29bd8:	add	r1, pc, r1
   29bdc:	add	r3, pc, r3
   29be0:	bl	76ea0 <fputs@plt+0x71888>
   29be4:	mvn	r0, #9
   29be8:	pop	{r4, r5, r6, pc}
   29bec:	ldr	r0, [pc, #124]	; 29c70 <fputs@plt+0x24658>
   29bf0:	mov	r2, #197	; 0xc5
   29bf4:	ldr	r1, [pc, #120]	; 29c74 <fputs@plt+0x2465c>
   29bf8:	ldr	r3, [pc, #120]	; 29c78 <fputs@plt+0x24660>
   29bfc:	add	r0, pc, r0
   29c00:	add	r1, pc, r1
   29c04:	add	r3, pc, r3
   29c08:	bl	76ea0 <fputs@plt+0x71888>
   29c0c:	mvn	r0, #21
   29c10:	pop	{r4, r5, r6, pc}
   29c14:	ldr	r0, [pc, #96]	; 29c7c <fputs@plt+0x24664>
   29c18:	mov	r2, #196	; 0xc4
   29c1c:	ldr	r1, [pc, #92]	; 29c80 <fputs@plt+0x24668>
   29c20:	ldr	r3, [pc, #92]	; 29c84 <fputs@plt+0x2466c>
   29c24:	add	r0, pc, r0
   29c28:	add	r1, pc, r1
   29c2c:	add	r3, pc, r3
   29c30:	bl	76ea0 <fputs@plt+0x71888>
   29c34:	mvn	r0, #0
   29c38:	pop	{r4, r5, r6, pc}
   29c3c:	ldr	r0, [pc, #68]	; 29c88 <fputs@plt+0x24670>
   29c40:	mov	r2, #195	; 0xc3
   29c44:	ldr	r1, [pc, #64]	; 29c8c <fputs@plt+0x24674>
   29c48:	ldr	r3, [pc, #64]	; 29c90 <fputs@plt+0x24678>
   29c4c:	add	r0, pc, r0
   29c50:	add	r1, pc, r1
   29c54:	add	r3, pc, r3
   29c58:	bl	76ea0 <fputs@plt+0x71888>
   29c5c:	mvn	r0, #21
   29c60:	pop	{r4, r5, r6, pc}
   29c64:	andeq	lr, r5, r0, ror #10
   29c68:	andeq	lr, r5, r4, ror #4
   29c6c:	andeq	lr, r5, ip, asr #4
   29c70:	andeq	lr, r5, r0, lsr r5
   29c74:	andeq	lr, r5, ip, lsr r2
   29c78:	andeq	lr, r5, r4, lsr #4
   29c7c:	strdeq	lr, [r5], -r0
   29c80:	andeq	lr, r5, r4, lsl r2
   29c84:	strdeq	lr, [r5], -ip
   29c88:	strheq	r1, [r6], -ip
   29c8c:	andeq	lr, r5, ip, ror #3
   29c90:	ldrdeq	lr, [r5], -r4
   29c94:	push	{r4, lr}
   29c98:	subs	r4, r0, #0
   29c9c:	beq	29cd0 <fputs@plt+0x246b8>
   29ca0:	ldr	r0, [pc, #72]	; 29cf0 <fputs@plt+0x246d8>
   29ca4:	add	r0, pc, r0
   29ca8:	bl	4e98 <secure_getenv@plt>
   29cac:	subs	r1, r0, #0
   29cb0:	mov	r0, r4
   29cb4:	beq	29cc0 <fputs@plt+0x246a8>
   29cb8:	pop	{r4, lr}
   29cbc:	b	29b68 <fputs@plt+0x24550>
   29cc0:	ldr	r1, [pc, #44]	; 29cf4 <fputs@plt+0x246dc>
   29cc4:	pop	{r4, lr}
   29cc8:	add	r1, pc, r1
   29ccc:	b	29b68 <fputs@plt+0x24550>
   29cd0:	ldr	r0, [pc, #32]	; 29cf8 <fputs@plt+0x246e0>
   29cd4:	movw	r2, #1154	; 0x482
   29cd8:	ldr	r1, [pc, #28]	; 29cfc <fputs@plt+0x246e4>
   29cdc:	ldr	r3, [pc, #28]	; 29d00 <fputs@plt+0x246e8>
   29ce0:	add	r0, pc, r0
   29ce4:	add	r1, pc, r1
   29ce8:	add	r3, pc, r3
   29cec:	bl	76bb0 <fputs@plt+0x71598>
   29cf0:	andeq	lr, r5, r8, lsr #9
   29cf4:	muleq	r5, ip, r4
   29cf8:	andeq	r7, r5, r4, lsl #20
   29cfc:	andeq	lr, r5, r8, asr r1
   29d00:	andeq	lr, r5, r0, ror #26
   29d04:	push	{r4, r5, r6, lr}
   29d08:	subs	r4, r0, #0
   29d0c:	beq	29d98 <fputs@plt+0x24780>
   29d10:	ldr	r0, [pc, #160]	; 29db8 <fputs@plt+0x247a0>
   29d14:	add	r0, pc, r0
   29d18:	bl	4e98 <secure_getenv@plt>
   29d1c:	subs	r5, r0, #0
   29d20:	beq	29d34 <fputs@plt+0x2471c>
   29d24:	mov	r0, r4
   29d28:	mov	r1, r5
   29d2c:	pop	{r4, r5, r6, lr}
   29d30:	b	29b68 <fputs@plt+0x24550>
   29d34:	ldr	r0, [pc, #128]	; 29dbc <fputs@plt+0x247a4>
   29d38:	add	r0, pc, r0
   29d3c:	bl	4e98 <secure_getenv@plt>
   29d40:	cmp	r0, #0
   29d44:	beq	29d88 <fputs@plt+0x24770>
   29d48:	bl	30fd4 <fputs@plt+0x2b9bc>
   29d4c:	subs	r6, r0, #0
   29d50:	beq	29d90 <fputs@plt+0x24778>
   29d54:	ldr	r2, [pc, #100]	; 29dc0 <fputs@plt+0x247a8>
   29d58:	mov	r3, r6
   29d5c:	mov	r1, #1
   29d60:	add	r0, r4, #312	; 0x138
   29d64:	add	r2, pc, r2
   29d68:	bl	4ebc <__asprintf_chk@plt>
   29d6c:	mov	r0, r6
   29d70:	bl	4e5c <free@plt>
   29d74:	ldr	r3, [r4, #312]	; 0x138
   29d78:	cmp	r3, #0
   29d7c:	beq	29d90 <fputs@plt+0x24778>
   29d80:	mov	r0, r5
   29d84:	pop	{r4, r5, r6, pc}
   29d88:	mvn	r0, #110	; 0x6e
   29d8c:	pop	{r4, r5, r6, pc}
   29d90:	mvn	r0, #11
   29d94:	pop	{r4, r5, r6, pc}
   29d98:	ldr	r0, [pc, #36]	; 29dc4 <fputs@plt+0x247ac>
   29d9c:	movw	r2, #1201	; 0x4b1
   29da0:	ldr	r1, [pc, #32]	; 29dc8 <fputs@plt+0x247b0>
   29da4:	ldr	r3, [pc, #32]	; 29dcc <fputs@plt+0x247b4>
   29da8:	add	r0, pc, r0
   29dac:	add	r1, pc, r1
   29db0:	add	r3, pc, r3
   29db4:	bl	76bb0 <fputs@plt+0x71598>
   29db8:	andeq	lr, r5, ip, ror r4
   29dbc:	andeq	sp, r5, r0, ror #15
   29dc0:	andeq	lr, r5, r8, asr #8
   29dc4:	andeq	r7, r5, ip, lsr r9
   29dc8:	muleq	r5, r0, r0
   29dcc:	andeq	lr, r5, r0, lsr #28
   29dd0:	push	{r4, lr}
   29dd4:	subs	r4, r0, #0
   29dd8:	beq	29e00 <fputs@plt+0x247e8>
   29ddc:	ldr	r2, [r4, #8]
   29de0:	ldr	r3, [r4, #12]
   29de4:	cmp	r2, r3
   29de8:	bne	29e50 <fputs@plt+0x24838>
   29dec:	bl	29b1c <fputs@plt+0x24504>
   29df0:	cmp	r0, #0
   29df4:	bne	29e28 <fputs@plt+0x24810>
   29df8:	ldr	r0, [r4, #8]
   29dfc:	pop	{r4, pc}
   29e00:	ldr	r0, [pc, #112]	; 29e78 <fputs@plt+0x24860>
   29e04:	movw	r2, #2093	; 0x82d
   29e08:	ldr	r1, [pc, #108]	; 29e7c <fputs@plt+0x24864>
   29e0c:	ldr	r3, [pc, #108]	; 29e80 <fputs@plt+0x24868>
   29e10:	add	r0, pc, r0
   29e14:	add	r1, pc, r1
   29e18:	add	r3, pc, r3
   29e1c:	bl	76ea0 <fputs@plt+0x71888>
   29e20:	mvn	r0, #21
   29e24:	pop	{r4, pc}
   29e28:	ldr	r0, [pc, #84]	; 29e84 <fputs@plt+0x2486c>
   29e2c:	movw	r2, #2095	; 0x82f
   29e30:	ldr	r1, [pc, #80]	; 29e88 <fputs@plt+0x24870>
   29e34:	ldr	r3, [pc, #80]	; 29e8c <fputs@plt+0x24874>
   29e38:	add	r0, pc, r0
   29e3c:	add	r1, pc, r1
   29e40:	add	r3, pc, r3
   29e44:	bl	76ea0 <fputs@plt+0x71888>
   29e48:	mvn	r0, #9
   29e4c:	pop	{r4, pc}
   29e50:	ldr	r0, [pc, #56]	; 29e90 <fputs@plt+0x24878>
   29e54:	movw	r2, #2094	; 0x82e
   29e58:	ldr	r1, [pc, #52]	; 29e94 <fputs@plt+0x2487c>
   29e5c:	ldr	r3, [pc, #52]	; 29e98 <fputs@plt+0x24880>
   29e60:	add	r0, pc, r0
   29e64:	add	r1, pc, r1
   29e68:	add	r3, pc, r3
   29e6c:	bl	76ea0 <fputs@plt+0x71888>
   29e70:	mvn	r0, #0
   29e74:	pop	{r4, pc}
   29e78:	strdeq	r0, [r6], -r8
   29e7c:	andeq	lr, r5, r8, lsr #32
   29e80:	andeq	lr, r5, r4, lsl #30
   29e84:	strdeq	lr, [r5], -ip
   29e88:	andeq	lr, r5, r0
   29e8c:	ldrdeq	lr, [r5], -ip
   29e90:	andeq	lr, r5, r0, lsl r4
   29e94:	ldrdeq	sp, [r5], -r8
   29e98:			; <UNDEFINED> instruction: 0x0005eeb4
   29e9c:	push	{r4, lr}
   29ea0:	subs	r4, r0, #0
   29ea4:	beq	29f2c <fputs@plt+0x24914>
   29ea8:	bl	29b1c <fputs@plt+0x24504>
   29eac:	cmp	r0, #0
   29eb0:	bne	29f54 <fputs@plt+0x2493c>
   29eb4:	ldr	r3, [r4, #4]
   29eb8:	sub	r2, r3, #1
   29ebc:	cmp	r2, #3
   29ec0:	bhi	29ed4 <fputs@plt+0x248bc>
   29ec4:	cmp	r3, #1
   29ec8:	bne	29ee4 <fputs@plt+0x248cc>
   29ecc:	mov	r0, #4
   29ed0:	pop	{r4, pc}
   29ed4:	cmp	r3, #5
   29ed8:	mvnne	r0, #106	; 0x6a
   29edc:	moveq	r0, #0
   29ee0:	pop	{r4, pc}
   29ee4:	cmp	r3, #2
   29ee8:	beq	29f14 <fputs@plt+0x248fc>
   29eec:	sub	r3, r3, #3
   29ef0:	cmp	r3, #1
   29ef4:	pophi	{r4, pc}
   29ef8:	ldr	r0, [r4, #44]	; 0x2c
   29efc:	ldr	r3, [r4, #56]	; 0x38
   29f00:	rsbs	r0, r0, #1
   29f04:	movcc	r0, #0
   29f08:	cmp	r3, #0
   29f0c:	orrne	r0, r0, #4
   29f10:	pop	{r4, pc}
   29f14:	mov	r0, r4
   29f18:	bl	32680 <fputs@plt+0x2d068>
   29f1c:	cmp	r0, #0
   29f20:	movne	r0, #5
   29f24:	moveq	r0, #1
   29f28:	pop	{r4, pc}
   29f2c:	ldr	r0, [pc, #72]	; 29f7c <fputs@plt+0x24964>
   29f30:	movw	r2, #2103	; 0x837
   29f34:	ldr	r1, [pc, #68]	; 29f80 <fputs@plt+0x24968>
   29f38:	ldr	r3, [pc, #68]	; 29f84 <fputs@plt+0x2496c>
   29f3c:	add	r0, pc, r0
   29f40:	add	r1, pc, r1
   29f44:	add	r3, pc, r3
   29f48:	bl	76ea0 <fputs@plt+0x71888>
   29f4c:	mvn	r0, #21
   29f50:	pop	{r4, pc}
   29f54:	ldr	r0, [pc, #44]	; 29f88 <fputs@plt+0x24970>
   29f58:	movw	r2, #2104	; 0x838
   29f5c:	ldr	r1, [pc, #40]	; 29f8c <fputs@plt+0x24974>
   29f60:	ldr	r3, [pc, #40]	; 29f90 <fputs@plt+0x24978>
   29f64:	add	r0, pc, r0
   29f68:	add	r1, pc, r1
   29f6c:	add	r3, pc, r3
   29f70:	bl	76ea0 <fputs@plt+0x71888>
   29f74:	mvn	r0, #9
   29f78:	pop	{r4, pc}
   29f7c:	andeq	r0, r6, ip, asr #27
   29f80:	strdeq	sp, [r5], -ip
   29f84:	andeq	lr, r5, r4, ror #24
   29f88:	ldrdeq	lr, [r5], -r0
   29f8c:	ldrdeq	sp, [r5], -r4
   29f90:	andeq	lr, r5, ip, lsr ip
   29f94:	push	{r3, r4, r5, lr}
   29f98:	subs	r4, r0, #0
   29f9c:	mov	r5, r1
   29fa0:	beq	2a0b8 <fputs@plt+0x24aa0>
   29fa4:	cmp	r1, #0
   29fa8:	beq	2a090 <fputs@plt+0x24a78>
   29fac:	bl	29b1c <fputs@plt+0x24504>
   29fb0:	cmp	r0, #0
   29fb4:	bne	2a068 <fputs@plt+0x24a50>
   29fb8:	ldr	r3, [r4, #4]
   29fbc:	sub	r2, r3, #1
   29fc0:	cmp	r2, #3
   29fc4:	bhi	29fe8 <fputs@plt+0x249d0>
   29fc8:	ldr	r2, [r4, #1116]	; 0x45c
   29fcc:	cmp	r2, #0
   29fd0:	beq	29ff8 <fputs@plt+0x249e0>
   29fd4:	mov	r2, #0
   29fd8:	mov	r3, #0
   29fdc:	mov	r0, #1
   29fe0:	strd	r2, [r5]
   29fe4:	pop	{r3, r4, r5, pc}
   29fe8:	cmp	r3, #5
   29fec:	beq	29fd4 <fputs@plt+0x249bc>
   29ff0:	mvn	r0, #106	; 0x6a
   29ff4:	pop	{r3, r4, r5, pc}
   29ff8:	cmp	r3, #2
   29ffc:	beq	2a054 <fputs@plt+0x24a3c>
   2a000:	sub	r3, r3, #3
   2a004:	cmp	r3, #1
   2a008:	bls	2a020 <fputs@plt+0x24a08>
   2a00c:	mvn	r2, #0
   2a010:	mvn	r3, #0
   2a014:	mov	r0, #0
   2a018:	strd	r2, [r5]
   2a01c:	pop	{r3, r4, r5, pc}
   2a020:	ldr	r3, [r4, #44]	; 0x2c
   2a024:	cmp	r3, #0
   2a028:	bne	29fd4 <fputs@plt+0x249bc>
   2a02c:	ldr	r0, [r4, #124]	; 0x7c
   2a030:	bl	74564 <fputs@plt+0x6ef4c>
   2a034:	cmp	r0, #0
   2a038:	beq	2a00c <fputs@plt+0x249f4>
   2a03c:	ldrd	r2, [r0, #8]
   2a040:	orrs	r1, r2, r3
   2a044:	beq	2a00c <fputs@plt+0x249f4>
   2a048:	strd	r2, [r5]
   2a04c:	mov	r0, #1
   2a050:	pop	{r3, r4, r5, pc}
   2a054:	mov	r3, #368	; 0x170
   2a058:	mov	r0, #1
   2a05c:	ldrd	r2, [r3, r4]
   2a060:	strd	r2, [r5]
   2a064:	pop	{r3, r4, r5, pc}
   2a068:	ldr	r0, [pc, #112]	; 2a0e0 <fputs@plt+0x24ac8>
   2a06c:	movw	r2, #2133	; 0x855
   2a070:	ldr	r1, [pc, #108]	; 2a0e4 <fputs@plt+0x24acc>
   2a074:	ldr	r3, [pc, #108]	; 2a0e8 <fputs@plt+0x24ad0>
   2a078:	add	r0, pc, r0
   2a07c:	add	r1, pc, r1
   2a080:	add	r3, pc, r3
   2a084:	bl	76ea0 <fputs@plt+0x71888>
   2a088:	mvn	r0, #9
   2a08c:	pop	{r3, r4, r5, pc}
   2a090:	ldr	r0, [pc, #84]	; 2a0ec <fputs@plt+0x24ad4>
   2a094:	movw	r2, #2132	; 0x854
   2a098:	ldr	r1, [pc, #80]	; 2a0f0 <fputs@plt+0x24ad8>
   2a09c:	ldr	r3, [pc, #80]	; 2a0f4 <fputs@plt+0x24adc>
   2a0a0:	add	r0, pc, r0
   2a0a4:	add	r1, pc, r1
   2a0a8:	add	r3, pc, r3
   2a0ac:	bl	76ea0 <fputs@plt+0x71888>
   2a0b0:	mvn	r0, #21
   2a0b4:	pop	{r3, r4, r5, pc}
   2a0b8:	ldr	r0, [pc, #56]	; 2a0f8 <fputs@plt+0x24ae0>
   2a0bc:	movw	r2, #2131	; 0x853
   2a0c0:	ldr	r1, [pc, #52]	; 2a0fc <fputs@plt+0x24ae4>
   2a0c4:	ldr	r3, [pc, #52]	; 2a100 <fputs@plt+0x24ae8>
   2a0c8:	add	r0, pc, r0
   2a0cc:	add	r1, pc, r1
   2a0d0:	add	r3, pc, r3
   2a0d4:	bl	76ea0 <fputs@plt+0x71888>
   2a0d8:	mvn	r0, #21
   2a0dc:	pop	{r3, r4, r5, pc}
   2a0e0:	strheq	lr, [r5], -ip
   2a0e4:	andeq	sp, r5, r0, asr #27
   2a0e8:	andeq	lr, r5, r0, asr r9
   2a0ec:	strdeq	lr, [r5], -r0
   2a0f0:	muleq	r5, r8, sp
   2a0f4:	andeq	lr, r5, r8, lsr #18
   2a0f8:	andeq	r0, r6, r0, asr #24
   2a0fc:	andeq	sp, r5, r0, ror sp
   2a100:	andeq	lr, r5, r0, lsl #18
   2a104:	ldr	r3, [pc, #392]	; 2a294 <fputs@plt+0x24c7c>
   2a108:	cmp	r0, #0
   2a10c:	ldr	r2, [pc, #388]	; 2a298 <fputs@plt+0x24c80>
   2a110:	add	r3, pc, r3
   2a114:	push	{r4, r5, r6, r7, lr}
   2a118:	sub	sp, sp, #28
   2a11c:	ldr	r6, [r3, r2]
   2a120:	mov	r4, r1
   2a124:	ldr	r3, [r6]
   2a128:	str	r3, [sp, #20]
   2a12c:	beq	2a274 <fputs@plt+0x24c5c>
   2a130:	cmp	r1, #0
   2a134:	beq	2a254 <fputs@plt+0x24c3c>
   2a138:	mov	r0, r1
   2a13c:	bl	29e9c <fputs@plt+0x24884>
   2a140:	subs	r5, r0, #0
   2a144:	blt	2a1d0 <fputs@plt+0x24bb8>
   2a148:	ldr	r2, [r4, #12]
   2a14c:	ldr	r3, [r4, #8]
   2a150:	cmp	r2, r3
   2a154:	beq	2a234 <fputs@plt+0x24c1c>
   2a158:	and	r1, r5, #1
   2a15c:	ldr	r0, [r4, #992]	; 0x3e0
   2a160:	bl	5189c <fputs@plt+0x4c284>
   2a164:	mov	r7, r5
   2a168:	subs	r5, r0, #0
   2a16c:	blt	2a1d0 <fputs@plt+0x24bb8>
   2a170:	and	r1, r7, #4
   2a174:	ldr	r0, [r4, #996]	; 0x3e4
   2a178:	bl	5189c <fputs@plt+0x4c284>
   2a17c:	mov	r5, r0
   2a180:	cmp	r5, #0
   2a184:	blt	2a1d0 <fputs@plt+0x24bb8>
   2a188:	mov	r0, r4
   2a18c:	add	r1, sp, #8
   2a190:	bl	29f94 <fputs@plt+0x2497c>
   2a194:	subs	r5, r0, #0
   2a198:	blt	2a1d0 <fputs@plt+0x24bb8>
   2a19c:	beq	2a1b4 <fputs@plt+0x24b9c>
   2a1a0:	ldr	r0, [r4, #1000]	; 0x3e8
   2a1a4:	ldrd	r2, [sp, #8]
   2a1a8:	bl	52250 <fputs@plt+0x4cc38>
   2a1ac:	cmp	r0, #0
   2a1b0:	blt	2a248 <fputs@plt+0x24c30>
   2a1b4:	cmp	r5, #0
   2a1b8:	ldr	r0, [r4, #1000]	; 0x3e8
   2a1bc:	movle	r1, #0
   2a1c0:	movgt	r1, #1
   2a1c4:	bl	51b9c <fputs@plt+0x4c584>
   2a1c8:	subs	r5, r0, #0
   2a1cc:	bge	2a1e4 <fputs@plt+0x24bcc>
   2a1d0:	bl	77b7c <fputs@plt+0x72564>
   2a1d4:	cmp	r0, #6
   2a1d8:	bgt	2a200 <fputs@plt+0x24be8>
   2a1dc:	mov	r0, r4
   2a1e0:	bl	27e9c <fputs@plt+0x22884>
   2a1e4:	ldr	r2, [sp, #20]
   2a1e8:	mov	r0, #1
   2a1ec:	ldr	r3, [r6]
   2a1f0:	cmp	r2, r3
   2a1f4:	bne	2a250 <fputs@plt+0x24c38>
   2a1f8:	add	sp, sp, #28
   2a1fc:	pop	{r4, r5, r6, r7, pc}
   2a200:	ldr	lr, [pc, #148]	; 2a29c <fputs@plt+0x24c84>
   2a204:	mov	r1, r5
   2a208:	ldr	ip, [pc, #144]	; 2a2a0 <fputs@plt+0x24c88>
   2a20c:	movw	r3, #3109	; 0xc25
   2a210:	ldr	r2, [pc, #140]	; 2a2a4 <fputs@plt+0x24c8c>
   2a214:	add	lr, pc, lr
   2a218:	add	ip, pc, ip
   2a21c:	str	lr, [sp]
   2a220:	add	r2, pc, r2
   2a224:	str	ip, [sp, #4]
   2a228:	mov	r0, #7
   2a22c:	bl	76de4 <fputs@plt+0x717cc>
   2a230:	b	2a1dc <fputs@plt+0x24bc4>
   2a234:	mov	r1, r5
   2a238:	ldr	r0, [r4, #992]	; 0x3e0
   2a23c:	bl	5189c <fputs@plt+0x4c284>
   2a240:	mov	r5, r0
   2a244:	b	2a180 <fputs@plt+0x24b68>
   2a248:	mov	r5, r0
   2a24c:	b	2a1d0 <fputs@plt+0x24bb8>
   2a250:	bl	524c <__stack_chk_fail@plt>
   2a254:	ldr	r0, [pc, #76]	; 2a2a8 <fputs@plt+0x24c90>
   2a258:	movw	r2, #3069	; 0xbfd
   2a25c:	ldr	r1, [pc, #72]	; 2a2ac <fputs@plt+0x24c94>
   2a260:	ldr	r3, [pc, #72]	; 2a2b0 <fputs@plt+0x24c98>
   2a264:	add	r0, pc, r0
   2a268:	add	r1, pc, r1
   2a26c:	add	r3, pc, r3
   2a270:	bl	76bb0 <fputs@plt+0x71598>
   2a274:	ldr	r0, [pc, #56]	; 2a2b4 <fputs@plt+0x24c9c>
   2a278:	movw	r2, #3068	; 0xbfc
   2a27c:	ldr	r1, [pc, #52]	; 2a2b8 <fputs@plt+0x24ca0>
   2a280:	ldr	r3, [pc, #52]	; 2a2bc <fputs@plt+0x24ca4>
   2a284:	add	r0, pc, r0
   2a288:	add	r1, pc, r1
   2a28c:	add	r3, pc, r3
   2a290:	bl	76bb0 <fputs@plt+0x71598>
   2a294:	andeq	r6, r8, r8, ror #20
   2a298:	andeq	r0, r0, r0, asr #8
   2a29c:	andeq	lr, r5, r8, lsr #15
   2a2a0:	andeq	lr, r5, r8, lsl #1
   2a2a4:	andeq	sp, r5, ip, lsl ip
   2a2a8:	andeq	r0, r6, r4, lsr #21
   2a2ac:	ldrdeq	sp, [r5], -r4
   2a2b0:	strdeq	lr, [r5], -r4
   2a2b4:	andeq	sp, r5, r8, lsl #11
   2a2b8:			; <UNDEFINED> instruction: 0x0005dbb4
   2a2bc:	ldrdeq	lr, [r5], -r4
   2a2c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a2c4:	mov	r6, r2
   2a2c8:	ldr	r5, [pc, #484]	; 2a4b4 <fputs@plt+0x24e9c>
   2a2cc:	sub	sp, sp, #40	; 0x28
   2a2d0:	ldr	ip, [pc, #480]	; 2a4b8 <fputs@plt+0x24ea0>
   2a2d4:	subs	r9, r0, #0
   2a2d8:	add	r5, pc, r5
   2a2dc:	mov	r7, r3
   2a2e0:	mov	r4, r1
   2a2e4:	mov	r3, #0
   2a2e8:	ldr	r8, [r5, ip]
   2a2ec:	mov	r2, r5
   2a2f0:	str	r3, [sp, #20]
   2a2f4:	str	r3, [sp, #24]
   2a2f8:	ldr	r2, [r8]
   2a2fc:	str	r3, [sp, #28]
   2a300:	str	r3, [sp, #32]
   2a304:	str	r2, [sp, #36]	; 0x24
   2a308:	beq	2a494 <fputs@plt+0x24e7c>
   2a30c:	ldr	r3, [r9, #4]
   2a310:	cmp	r3, #5
   2a314:	moveq	r0, #1
   2a318:	beq	2a414 <fputs@plt+0x24dfc>
   2a31c:	sub	r3, r3, #1
   2a320:	cmp	r3, #3
   2a324:	bhi	2a488 <fputs@plt+0x24e70>
   2a328:	bl	29e9c <fputs@plt+0x24884>
   2a32c:	subs	sl, r0, #0
   2a330:	movlt	r0, sl
   2a334:	blt	2a414 <fputs@plt+0x24dfc>
   2a338:	cmp	r4, #0
   2a33c:	beq	2a42c <fputs@plt+0x24e14>
   2a340:	orr	sl, sl, #1
   2a344:	mvn	r4, #0
   2a348:	mvn	r5, #0
   2a34c:	mvn	r2, #0
   2a350:	mvn	r3, #0
   2a354:	cmp	r7, r3
   2a358:	cmpeq	r6, r2
   2a35c:	beq	2a38c <fputs@plt+0x24d74>
   2a360:	cmp	r7, r5
   2a364:	cmpeq	r6, r4
   2a368:	and	r3, r4, r5
   2a36c:	movcs	r2, #0
   2a370:	movcc	r2, #1
   2a374:	cmn	r3, #1
   2a378:	movne	r3, #0
   2a37c:	moveq	r3, #1
   2a380:	orrs	r3, r2, r3
   2a384:	movne	r4, r6
   2a388:	movne	r5, r7
   2a38c:	ldr	r3, [r9, #8]
   2a390:	ldr	r2, [r9, #12]
   2a394:	cmp	r3, r2
   2a398:	str	r3, [sp, #20]
   2a39c:	uxthne	sl, sl
   2a3a0:	strne	r2, [sp, #28]
   2a3a4:	andne	r3, sl, #1
   2a3a8:	strheq	sl, [sp, #24]
   2a3ac:	andne	sl, sl, #4
   2a3b0:	strhne	r3, [sp, #24]
   2a3b4:	moveq	r6, #1
   2a3b8:	movne	r6, #2
   2a3bc:	strhne	sl, [sp, #32]
   2a3c0:	mvn	r2, #0
   2a3c4:	mvn	r3, #0
   2a3c8:	cmp	r5, r3
   2a3cc:	cmpeq	r4, r2
   2a3d0:	moveq	r0, #0
   2a3d4:	beq	2a3e8 <fputs@plt+0x24dd0>
   2a3d8:	mov	r2, r4
   2a3dc:	mov	r3, r5
   2a3e0:	add	r0, sp, #8
   2a3e4:	bl	70018 <fputs@plt+0x6aa00>
   2a3e8:	mov	r2, r0
   2a3ec:	mov	r3, #16
   2a3f0:	mov	r1, r6
   2a3f4:	str	r3, [sp]
   2a3f8:	add	r0, sp, #20
   2a3fc:	mov	r3, #0
   2a400:	bl	4db4 <__ppoll_chk@plt>
   2a404:	cmp	r0, #0
   2a408:	blt	2a478 <fputs@plt+0x24e60>
   2a40c:	movle	r0, #0
   2a410:	movgt	r0, #1
   2a414:	ldr	r2, [sp, #36]	; 0x24
   2a418:	ldr	r3, [r8]
   2a41c:	cmp	r2, r3
   2a420:	bne	2a490 <fputs@plt+0x24e78>
   2a424:	add	sp, sp, #40	; 0x28
   2a428:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a42c:	mov	r0, r9
   2a430:	add	r1, sp, #8
   2a434:	bl	29f94 <fputs@plt+0x2497c>
   2a438:	cmp	r0, #0
   2a43c:	blt	2a414 <fputs@plt+0x24dfc>
   2a440:	mvneq	r4, #0
   2a444:	mvneq	r5, #0
   2a448:	beq	2a34c <fputs@plt+0x24d34>
   2a44c:	mov	r0, #1
   2a450:	bl	6ff34 <fputs@plt+0x6a91c>
   2a454:	ldrd	r4, [sp, #8]
   2a458:	cmp	r1, r5
   2a45c:	cmpeq	r0, r4
   2a460:	movcs	r4, #0
   2a464:	movcs	r5, #0
   2a468:	bcs	2a34c <fputs@plt+0x24d34>
   2a46c:	subs	r4, r4, r0
   2a470:	sbc	r5, r5, r1
   2a474:	b	2a34c <fputs@plt+0x24d34>
   2a478:	bl	55b8 <__errno_location@plt>
   2a47c:	ldr	r0, [r0]
   2a480:	rsb	r0, r0, #0
   2a484:	b	2a414 <fputs@plt+0x24dfc>
   2a488:	mvn	r0, #106	; 0x6a
   2a48c:	b	2a414 <fputs@plt+0x24dfc>
   2a490:	bl	524c <__stack_chk_fail@plt>
   2a494:	ldr	r0, [pc, #32]	; 2a4bc <fputs@plt+0x24ea4>
   2a498:	movw	r2, #2793	; 0xae9
   2a49c:	ldr	r1, [pc, #28]	; 2a4c0 <fputs@plt+0x24ea8>
   2a4a0:	ldr	r3, [pc, #28]	; 2a4c4 <fputs@plt+0x24eac>
   2a4a4:	add	r0, pc, r0
   2a4a8:	add	r1, pc, r1
   2a4ac:	add	r3, pc, r3
   2a4b0:	bl	76bb0 <fputs@plt+0x71598>
   2a4b4:	andeq	r6, r8, r0, lsr #17
   2a4b8:	andeq	r0, r0, r0, asr #8
   2a4bc:	andeq	r0, r6, r4, ror #16
   2a4c0:	muleq	r5, r4, r9
   2a4c4:	strdeq	lr, [r5], -r0
   2a4c8:	push	{r4, r5, r6, lr}
   2a4cc:	subs	r6, r0, #0
   2a4d0:	mov	r4, r2
   2a4d4:	mov	r5, r3
   2a4d8:	beq	2a550 <fputs@plt+0x24f38>
   2a4dc:	bl	29b1c <fputs@plt+0x24504>
   2a4e0:	cmp	r0, #0
   2a4e4:	bne	2a528 <fputs@plt+0x24f10>
   2a4e8:	ldr	r3, [r6, #4]
   2a4ec:	cmp	r3, #5
   2a4f0:	popeq	{r4, r5, r6, pc}
   2a4f4:	sub	r3, r3, #1
   2a4f8:	cmp	r3, #3
   2a4fc:	bhi	2a520 <fputs@plt+0x24f08>
   2a500:	ldr	r1, [r6, #44]	; 0x2c
   2a504:	cmp	r1, #0
   2a508:	popne	{r4, r5, r6, pc}
   2a50c:	mov	r0, r6
   2a510:	mov	r2, r4
   2a514:	mov	r3, r5
   2a518:	pop	{r4, r5, r6, lr}
   2a51c:	b	2a2c0 <fputs@plt+0x24ca8>
   2a520:	mvn	r0, #106	; 0x6a
   2a524:	pop	{r4, r5, r6, pc}
   2a528:	ldr	r0, [pc, #72]	; 2a578 <fputs@plt+0x24f60>
   2a52c:	movw	r2, #2849	; 0xb21
   2a530:	ldr	r1, [pc, #68]	; 2a57c <fputs@plt+0x24f64>
   2a534:	ldr	r3, [pc, #68]	; 2a580 <fputs@plt+0x24f68>
   2a538:	add	r0, pc, r0
   2a53c:	add	r1, pc, r1
   2a540:	add	r3, pc, r3
   2a544:	bl	76ea0 <fputs@plt+0x71888>
   2a548:	mvn	r0, #9
   2a54c:	pop	{r4, r5, r6, pc}
   2a550:	ldr	r0, [pc, #44]	; 2a584 <fputs@plt+0x24f6c>
   2a554:	mov	r2, #2848	; 0xb20
   2a558:	ldr	r1, [pc, #40]	; 2a588 <fputs@plt+0x24f70>
   2a55c:	ldr	r3, [pc, #40]	; 2a58c <fputs@plt+0x24f74>
   2a560:	add	r0, pc, r0
   2a564:	add	r1, pc, r1
   2a568:	add	r3, pc, r3
   2a56c:	bl	76ea0 <fputs@plt+0x71888>
   2a570:	mvn	r0, #21
   2a574:	pop	{r4, r5, r6, pc}
   2a578:	strdeq	sp, [r5], -ip
   2a57c:	andeq	sp, r5, r0, lsl #18
   2a580:			; <UNDEFINED> instruction: 0x0005e4b4
   2a584:	andeq	r0, r6, r8, lsr #15
   2a588:	ldrdeq	sp, [r5], -r8
   2a58c:	andeq	lr, r5, ip, lsl #9
   2a590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a594:	mov	r4, r3
   2a598:	ldr	lr, [pc, #500]	; 2a794 <fputs@plt+0x2517c>
   2a59c:	sub	sp, sp, #28
   2a5a0:	ldr	ip, [pc, #496]	; 2a798 <fputs@plt+0x25180>
   2a5a4:	subs	r6, r0, #0
   2a5a8:	add	lr, pc, lr
   2a5ac:	mov	r9, r1
   2a5b0:	mov	r7, r2
   2a5b4:	ldr	r5, [sp, #64]	; 0x40
   2a5b8:	ldr	r8, [lr, ip]
   2a5bc:	mov	r2, #0
   2a5c0:	mov	r1, lr
   2a5c4:	str	r2, [sp, #12]
   2a5c8:	str	r2, [sp, #16]
   2a5cc:	ldr	r3, [r8]
   2a5d0:	str	r3, [sp, #20]
   2a5d4:	beq	2a71c <fputs@plt+0x25104>
   2a5d8:	cmp	r7, #0
   2a5dc:	beq	2a76c <fputs@plt+0x25154>
   2a5e0:	bl	29b1c <fputs@plt+0x24504>
   2a5e4:	subs	sl, r0, #0
   2a5e8:	bne	2a744 <fputs@plt+0x2512c>
   2a5ec:	mov	r0, r7
   2a5f0:	add	r1, sp, #12
   2a5f4:	add	r2, sp, #16
   2a5f8:	bl	4591c <fputs@plt+0x40304>
   2a5fc:	subs	fp, r0, #0
   2a600:	blt	2a6e0 <fputs@plt+0x250c8>
   2a604:	rsbs	r1, r9, #1
   2a608:	str	r5, [sp]
   2a60c:	mov	r0, r6
   2a610:	mov	r2, #2
   2a614:	movcc	r1, #0
   2a618:	mov	r3, #32
   2a61c:	bl	4fda0 <fputs@plt+0x4a788>
   2a620:	subs	sl, r0, #0
   2a624:	beq	2a710 <fputs@plt+0x250f8>
   2a628:	mov	r3, #984	; 0x3d8
   2a62c:	str	r4, [sl, #32]
   2a630:	ldrd	r4, [r6, r3]
   2a634:	adds	r4, r4, #1
   2a638:	adc	r5, r5, #0
   2a63c:	strd	r4, [r6, r3]
   2a640:	strd	r4, [sl, #40]	; 0x28
   2a644:	ldrb	r3, [r6, #24]
   2a648:	tst	r3, #4
   2a64c:	beq	2a6a8 <fputs@plt+0x25090>
   2a650:	tst	r3, #1
   2a654:	bne	2a67c <fputs@plt+0x25064>
   2a658:	mov	r0, r7
   2a65c:	bl	54ec <__strdup@plt>
   2a660:	cmp	r0, #0
   2a664:	mov	r1, r0
   2a668:	str	r0, [sl, #52]	; 0x34
   2a66c:	beq	2a710 <fputs@plt+0x250f8>
   2a670:	ldr	lr, [sl, #40]	; 0x28
   2a674:	ldr	ip, [sl, #44]	; 0x2c
   2a678:	b	2a688 <fputs@plt+0x25070>
   2a67c:	ldr	r1, [sl, #52]	; 0x34
   2a680:	mov	lr, r4
   2a684:	mov	ip, r5
   2a688:	ldr	r2, [sp, #12]
   2a68c:	mov	r0, r6
   2a690:	ldr	r3, [sp, #16]
   2a694:	str	lr, [sp]
   2a698:	str	ip, [sp, #4]
   2a69c:	bl	2fc54 <fputs@plt+0x2a63c>
   2a6a0:	subs	fp, r0, #0
   2a6a4:	blt	2a6e0 <fputs@plt+0x250c8>
   2a6a8:	ldrb	r2, [r6, #25]
   2a6ac:	add	r0, r6, #96	; 0x60
   2a6b0:	add	r3, sl, #32
   2a6b4:	orr	r2, r2, #1
   2a6b8:	strb	r2, [r6, #25]
   2a6bc:	ldr	r1, [sp, #12]
   2a6c0:	ldr	r2, [sp, #16]
   2a6c4:	bl	45dcc <fputs@plt+0x407b4>
   2a6c8:	subs	fp, r0, #0
   2a6cc:	blt	2a6e0 <fputs@plt+0x250c8>
   2a6d0:	cmp	r9, #0
   2a6d4:	moveq	sl, r9
   2a6d8:	strne	sl, [r9]
   2a6dc:	movne	sl, #0
   2a6e0:	ldr	r0, [sp, #12]
   2a6e4:	ldr	r1, [sp, #16]
   2a6e8:	bl	458e0 <fputs@plt+0x402c8>
   2a6ec:	mov	r0, sl
   2a6f0:	bl	50464 <fputs@plt+0x4ae4c>
   2a6f4:	mov	r0, fp
   2a6f8:	ldr	r2, [sp, #20]
   2a6fc:	ldr	r3, [r8]
   2a700:	cmp	r2, r3
   2a704:	bne	2a718 <fputs@plt+0x25100>
   2a708:	add	sp, sp, #28
   2a70c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a710:	mvn	fp, #11
   2a714:	b	2a6e0 <fputs@plt+0x250c8>
   2a718:	bl	524c <__stack_chk_fail@plt>
   2a71c:	ldr	r0, [pc, #120]	; 2a79c <fputs@plt+0x25184>
   2a720:	movw	r2, #2941	; 0xb7d
   2a724:	ldr	r1, [pc, #116]	; 2a7a0 <fputs@plt+0x25188>
   2a728:	ldr	r3, [pc, #116]	; 2a7a4 <fputs@plt+0x2518c>
   2a72c:	add	r0, pc, r0
   2a730:	add	r1, pc, r1
   2a734:	add	r3, pc, r3
   2a738:	bl	76ea0 <fputs@plt+0x71888>
   2a73c:	mvn	r0, #21
   2a740:	b	2a6f8 <fputs@plt+0x250e0>
   2a744:	ldr	r0, [pc, #92]	; 2a7a8 <fputs@plt+0x25190>
   2a748:	movw	r2, #2943	; 0xb7f
   2a74c:	ldr	r1, [pc, #88]	; 2a7ac <fputs@plt+0x25194>
   2a750:	ldr	r3, [pc, #88]	; 2a7b0 <fputs@plt+0x25198>
   2a754:	add	r0, pc, r0
   2a758:	add	r1, pc, r1
   2a75c:	add	r3, pc, r3
   2a760:	bl	76ea0 <fputs@plt+0x71888>
   2a764:	mvn	r0, #9
   2a768:	b	2a6f8 <fputs@plt+0x250e0>
   2a76c:	ldr	r0, [pc, #64]	; 2a7b4 <fputs@plt+0x2519c>
   2a770:	movw	r2, #2942	; 0xb7e
   2a774:	ldr	r1, [pc, #60]	; 2a7b8 <fputs@plt+0x251a0>
   2a778:	ldr	r3, [pc, #60]	; 2a7bc <fputs@plt+0x251a4>
   2a77c:	add	r0, pc, r0
   2a780:	add	r1, pc, r1
   2a784:	add	r3, pc, r3
   2a788:	bl	76ea0 <fputs@plt+0x71888>
   2a78c:	mvn	r0, #21
   2a790:	b	2a6f8 <fputs@plt+0x250e0>
   2a794:	ldrdeq	r6, [r8], -r0
   2a798:	andeq	r0, r0, r0, asr #8
   2a79c:	ldrdeq	r0, [r6], -ip
   2a7a0:	andeq	sp, r5, ip, lsl #14
   2a7a4:	andeq	lr, r5, r4, lsl r5
   2a7a8:	andeq	sp, r5, r0, ror #19
   2a7ac:	andeq	sp, r5, r4, ror #13
   2a7b0:	andeq	lr, r5, ip, ror #9
   2a7b4:	andeq	sp, r5, r4, ror #22
   2a7b8:			; <UNDEFINED> instruction: 0x0005d6bc
   2a7bc:	andeq	lr, r5, r4, asr #9
   2a7c0:	push	{r4, lr}
   2a7c4:	subs	r4, r0, #0
   2a7c8:	beq	2a834 <fputs@plt+0x2521c>
   2a7cc:	ldr	r3, [r4, #1008]	; 0x3f0
   2a7d0:	cmp	r3, #0
   2a7d4:	beq	2a82c <fputs@plt+0x25214>
   2a7d8:	bl	27f8c <fputs@plt+0x22974>
   2a7dc:	ldr	r0, [r4, #1000]	; 0x3e8
   2a7e0:	cmp	r0, #0
   2a7e4:	beq	2a7fc <fputs@plt+0x251e4>
   2a7e8:	mov	r1, #0
   2a7ec:	bl	51b9c <fputs@plt+0x4c584>
   2a7f0:	ldr	r0, [r4, #1000]	; 0x3e8
   2a7f4:	bl	50d74 <fputs@plt+0x4b75c>
   2a7f8:	str	r0, [r4, #1000]	; 0x3e8
   2a7fc:	ldr	r0, [r4, #1004]	; 0x3ec
   2a800:	cmp	r0, #0
   2a804:	beq	2a81c <fputs@plt+0x25204>
   2a808:	mov	r1, #0
   2a80c:	bl	51b9c <fputs@plt+0x4c584>
   2a810:	ldr	r0, [r4, #1004]	; 0x3ec
   2a814:	bl	50d74 <fputs@plt+0x4b75c>
   2a818:	str	r0, [r4, #1004]	; 0x3ec
   2a81c:	ldr	r0, [r4, #1008]	; 0x3f0
   2a820:	bl	50f50 <fputs@plt+0x4b938>
   2a824:	mov	r3, #1
   2a828:	str	r0, [r4, #1008]	; 0x3f0
   2a82c:	mov	r0, r3
   2a830:	pop	{r4, pc}
   2a834:	ldr	r0, [pc, #32]	; 2a85c <fputs@plt+0x25244>
   2a838:	movw	r2, #3246	; 0xcae
   2a83c:	ldr	r1, [pc, #28]	; 2a860 <fputs@plt+0x25248>
   2a840:	ldr	r3, [pc, #28]	; 2a864 <fputs@plt+0x2524c>
   2a844:	add	r0, pc, r0
   2a848:	add	r1, pc, r1
   2a84c:	add	r3, pc, r3
   2a850:	bl	76ea0 <fputs@plt+0x71888>
   2a854:	mvn	r3, #21
   2a858:	b	2a82c <fputs@plt+0x25214>
   2a85c:	andeq	r0, r6, r4, asr #9
   2a860:	strdeq	sp, [r5], -r4
   2a864:	andeq	lr, r5, r0, lsl r4
   2a868:	push	{r3, r4, r5, lr}
   2a86c:	subs	r5, r0, #0
   2a870:	beq	2aa1c <fputs@plt+0x25404>
   2a874:	ldr	r3, [r5, #1116]	; 0x45c
   2a878:	cmp	r3, #0
   2a87c:	bne	2a9fc <fputs@plt+0x253e4>
   2a880:	mov	r3, #6
   2a884:	str	r3, [r5, #4]
   2a888:	bl	2a7c0 <fputs@plt+0x251a8>
   2a88c:	ldr	r4, [r5, #1120]	; 0x460
   2a890:	cmp	r4, #0
   2a894:	beq	2a8c0 <fputs@plt+0x252a8>
   2a898:	ldrb	r3, [r4, #12]
   2a89c:	tst	r3, #32
   2a8a0:	beq	2a9dc <fputs@plt+0x253c4>
   2a8a4:	mov	r0, r4
   2a8a8:	bl	4fed4 <fputs@plt+0x4a8bc>
   2a8ac:	mov	r0, r4
   2a8b0:	bl	50464 <fputs@plt+0x4ae4c>
   2a8b4:	ldr	r4, [r5, #1120]	; 0x460
   2a8b8:	cmp	r4, #0
   2a8bc:	bne	2a898 <fputs@plt+0x25280>
   2a8c0:	ldr	r3, [r5, #1032]	; 0x408
   2a8c4:	mov	r0, r5
   2a8c8:	cmp	r3, #0
   2a8cc:	movne	r2, #0
   2a8d0:	strne	r2, [r3]
   2a8d4:	bl	28008 <fputs@plt+0x229f0>
   2a8d8:	ldr	r0, [r5, #420]	; 0x1a4
   2a8dc:	cmp	r0, #0
   2a8e0:	beq	2a8ec <fputs@plt+0x252d4>
   2a8e4:	mov	r1, #16777216	; 0x1000000
   2a8e8:	bl	53f0 <munmap@plt>
   2a8ec:	ldr	r0, [r5, #388]	; 0x184
   2a8f0:	bl	4e5c <free@plt>
   2a8f4:	ldr	r0, [r5, #32]
   2a8f8:	bl	4e5c <free@plt>
   2a8fc:	ldr	r0, [r5, #80]	; 0x50
   2a900:	bl	4e5c <free@plt>
   2a904:	ldr	r0, [r5, #360]	; 0x168
   2a908:	bl	4e5c <free@plt>
   2a90c:	ldr	r0, [r5, #312]	; 0x138
   2a910:	bl	4e5c <free@plt>
   2a914:	ldr	r0, [r5, #280]	; 0x118
   2a918:	bl	4e5c <free@plt>
   2a91c:	ldr	r0, [r5, #284]	; 0x11c
   2a920:	bl	4e5c <free@plt>
   2a924:	ldr	r0, [r5, #1096]	; 0x448
   2a928:	bl	4e5c <free@plt>
   2a92c:	ldr	r0, [r5, #1100]	; 0x44c
   2a930:	bl	4e5c <free@plt>
   2a934:	ldr	r0, [r5, #1104]	; 0x450
   2a938:	bl	4e5c <free@plt>
   2a93c:	ldr	r0, [r5, #408]	; 0x198
   2a940:	bl	4e5c <free@plt>
   2a944:	ldr	r0, [r5, #412]	; 0x19c
   2a948:	bl	74690 <fputs@plt+0x6f078>
   2a94c:	ldr	r1, [r5, #404]	; 0x194
   2a950:	ldr	r0, [r5, #400]	; 0x190
   2a954:	bl	66020 <fputs@plt+0x60a08>
   2a958:	ldr	r0, [r5, #400]	; 0x190
   2a95c:	bl	4e5c <free@plt>
   2a960:	mov	r0, r5
   2a964:	bl	282bc <fputs@plt+0x22ca4>
   2a968:	ldr	r0, [r5, #128]	; 0x80
   2a96c:	bl	72950 <fputs@plt+0x6d338>
   2a970:	ldr	r0, [r5, #124]	; 0x7c
   2a974:	bl	74350 <fputs@plt+0x6ed38>
   2a978:	ldr	r3, [r5, #96]	; 0x60
   2a97c:	cmp	r3, #0
   2a980:	bne	2aa7c <fputs@plt+0x25464>
   2a984:	add	r0, r5, #96	; 0x60
   2a988:	bl	4628c <fputs@plt+0x40c74>
   2a98c:	ldr	r0, [r5, #140]	; 0x8c
   2a990:	bl	72950 <fputs@plt+0x6d338>
   2a994:	ldr	r0, [r5, #144]	; 0x90
   2a998:	bl	72950 <fputs@plt+0x6d338>
   2a99c:	ldr	r4, [r5, #136]	; 0x88
   2a9a0:	mov	r0, r4
   2a9a4:	bl	72fc8 <fputs@plt+0x6d9b0>
   2a9a8:	cmp	r0, #0
   2a9ac:	bne	2aa5c <fputs@plt+0x25444>
   2a9b0:	mov	r0, r4
   2a9b4:	bl	728a0 <fputs@plt+0x6d288>
   2a9b8:	mov	r0, r5
   2a9bc:	bl	3731c <fputs@plt+0x31d04>
   2a9c0:	add	r0, r5, #424	; 0x1a8
   2a9c4:	bl	50cc <pthread_mutex_destroy@plt>
   2a9c8:	cmp	r0, #0
   2a9cc:	bne	2aa3c <fputs@plt+0x25424>
   2a9d0:	mov	r0, r5
   2a9d4:	pop	{r3, r4, r5, lr}
   2a9d8:	b	4e5c <free@plt>
   2a9dc:	ldr	r0, [pc, #184]	; 2aa9c <fputs@plt+0x25484>
   2a9e0:	mov	r2, #111	; 0x6f
   2a9e4:	ldr	r1, [pc, #180]	; 2aaa0 <fputs@plt+0x25488>
   2a9e8:	ldr	r3, [pc, #180]	; 2aaa4 <fputs@plt+0x2548c>
   2a9ec:	add	r0, pc, r0
   2a9f0:	add	r1, pc, r1
   2a9f4:	add	r3, pc, r3
   2a9f8:	bl	76bb0 <fputs@plt+0x71598>
   2a9fc:	ldr	r0, [pc, #164]	; 2aaa8 <fputs@plt+0x25490>
   2aa00:	mov	r2, #97	; 0x61
   2aa04:	ldr	r1, [pc, #160]	; 2aaac <fputs@plt+0x25494>
   2aa08:	ldr	r3, [pc, #160]	; 2aab0 <fputs@plt+0x25498>
   2aa0c:	add	r0, pc, r0
   2aa10:	add	r1, pc, r1
   2aa14:	add	r3, pc, r3
   2aa18:	bl	76bb0 <fputs@plt+0x71598>
   2aa1c:	ldr	r0, [pc, #144]	; 2aab4 <fputs@plt+0x2549c>
   2aa20:	mov	r2, #96	; 0x60
   2aa24:	ldr	r1, [pc, #140]	; 2aab8 <fputs@plt+0x254a0>
   2aa28:	ldr	r3, [pc, #140]	; 2aabc <fputs@plt+0x254a4>
   2aa2c:	add	r0, pc, r0
   2aa30:	add	r1, pc, r1
   2aa34:	add	r3, pc, r3
   2aa38:	bl	76bb0 <fputs@plt+0x71598>
   2aa3c:	ldr	r0, [pc, #124]	; 2aac0 <fputs@plt+0x254a8>
   2aa40:	mov	r2, #157	; 0x9d
   2aa44:	ldr	r1, [pc, #120]	; 2aac4 <fputs@plt+0x254ac>
   2aa48:	ldr	r3, [pc, #120]	; 2aac8 <fputs@plt+0x254b0>
   2aa4c:	add	r0, pc, r0
   2aa50:	add	r1, pc, r1
   2aa54:	add	r3, pc, r3
   2aa58:	bl	76bb0 <fputs@plt+0x71598>
   2aa5c:	ldr	r0, [pc, #104]	; 2aacc <fputs@plt+0x254b4>
   2aa60:	mov	r2, #152	; 0x98
   2aa64:	ldr	r1, [pc, #100]	; 2aad0 <fputs@plt+0x254b8>
   2aa68:	ldr	r3, [pc, #100]	; 2aad4 <fputs@plt+0x254bc>
   2aa6c:	add	r0, pc, r0
   2aa70:	add	r1, pc, r1
   2aa74:	add	r3, pc, r3
   2aa78:	bl	76bb0 <fputs@plt+0x71598>
   2aa7c:	ldr	r0, [pc, #84]	; 2aad8 <fputs@plt+0x254c0>
   2aa80:	mov	r2, #146	; 0x92
   2aa84:	ldr	r1, [pc, #80]	; 2aadc <fputs@plt+0x254c4>
   2aa88:	ldr	r3, [pc, #80]	; 2aae0 <fputs@plt+0x254c8>
   2aa8c:	add	r0, pc, r0
   2aa90:	add	r1, pc, r1
   2aa94:	add	r3, pc, r3
   2aa98:	bl	76bb0 <fputs@plt+0x71598>
   2aa9c:	andeq	sp, r5, ip, lsl #18
   2aaa0:	andeq	sp, r5, ip, asr #8
   2aaa4:	andeq	lr, r5, r0, lsl #6
   2aaa8:	ldrdeq	sp, [r5], -ip
   2aaac:	andeq	sp, r5, ip, lsr #8
   2aab0:	andeq	lr, r5, r0, ror #5
   2aab4:			; <UNDEFINED> instruction: 0x00056cb8
   2aab8:	andeq	sp, r5, ip, lsl #8
   2aabc:	andeq	lr, r5, r0, asr #5
   2aac0:	andeq	sp, r5, r0, lsl #18
   2aac4:	andeq	sp, r5, ip, ror #7
   2aac8:	andeq	lr, r5, r0, lsr #5
   2aacc:	andeq	sp, r5, r4, asr #17
   2aad0:	andeq	sp, r5, ip, asr #7
   2aad4:	andeq	lr, r5, r0, lsl #5
   2aad8:	andeq	sp, r5, r8, ror r8
   2aadc:	andeq	sp, r5, ip, lsr #7
   2aae0:	andeq	lr, r5, r0, ror #4
   2aae4:	push	{r3, lr}
   2aae8:	subs	r3, r0, #0
   2aaec:	beq	2ab14 <fputs@plt+0x254fc>
   2aaf0:	dmb	sy
   2aaf4:	ldrex	r2, [r3]
   2aaf8:	sub	r2, r2, #1
   2aafc:	strex	r1, r2, [r3]
   2ab00:	cmp	r1, #0
   2ab04:	bne	2aaf4 <fputs@plt+0x254dc>
   2ab08:	cmp	r2, #0
   2ab0c:	dmb	sy
   2ab10:	beq	2ab1c <fputs@plt+0x25504>
   2ab14:	mov	r0, #0
   2ab18:	pop	{r3, pc}
   2ab1c:	bl	2a868 <fputs@plt+0x25250>
   2ab20:	mov	r0, #0
   2ab24:	pop	{r3, pc}
   2ab28:	push	{r4, lr}
   2ab2c:	subs	r4, r0, #0
   2ab30:	popeq	{r4, pc}
   2ab34:	ldr	r3, [r4, #4]
   2ab38:	cmp	r3, #6
   2ab3c:	popeq	{r4, pc}
   2ab40:	bl	29b1c <fputs@plt+0x24504>
   2ab44:	cmp	r0, #0
   2ab48:	popne	{r4, pc}
   2ab4c:	mov	r3, #6
   2ab50:	mov	r0, r4
   2ab54:	str	r3, [r4, #4]
   2ab58:	bl	2a7c0 <fputs@plt+0x251a8>
   2ab5c:	mov	r0, r4
   2ab60:	bl	282bc <fputs@plt+0x22ca4>
   2ab64:	ldrb	r3, [r4, #24]
   2ab68:	tst	r3, #1
   2ab6c:	popne	{r4, pc}
   2ab70:	mov	r0, r4
   2ab74:	pop	{r4, lr}
   2ab78:	b	28008 <fputs@plt+0x229f0>
   2ab7c:	ldr	ip, [pc, #3840]	; 2ba84 <fputs@plt+0x2646c>
   2ab80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ab84:	mov	r9, r1
   2ab88:	ldr	r1, [pc, #3832]	; 2ba88 <fputs@plt+0x26470>
   2ab8c:	add	ip, pc, ip
   2ab90:	mov	r5, r3
   2ab94:	sub	sp, sp, #236	; 0xec
   2ab98:	mov	r3, ip
   2ab9c:	mov	r6, r0
   2aba0:	ldr	fp, [ip, r1]
   2aba4:	mov	r4, r2
   2aba8:	ldr	r8, [sp, #272]	; 0x110
   2abac:	ldr	r3, [fp]
   2abb0:	str	r3, [sp, #228]	; 0xe4
   2abb4:	bl	2991c <fputs@plt+0x24304>
   2abb8:	cmp	r6, #0
   2abbc:	mov	r7, r0
   2abc0:	beq	2b704 <fputs@plt+0x260ec>
   2abc4:	mov	r0, r6
   2abc8:	bl	29b1c <fputs@plt+0x24504>
   2abcc:	cmp	r0, #0
   2abd0:	bne	2b694 <fputs@plt+0x2607c>
   2abd4:	ldr	r3, [r6, #1016]	; 0x3f8
   2abd8:	cmp	r3, #0
   2abdc:	bne	2b6dc <fputs@plt+0x260c4>
   2abe0:	ldr	r3, [r6, #1020]	; 0x3fc
   2abe4:	cmp	r3, #0
   2abe8:	bne	2b6bc <fputs@plt+0x260a4>
   2abec:	ldr	r3, [r6, #4]
   2abf0:	cmp	r3, #6
   2abf4:	addls	pc, pc, r3, lsl #2
   2abf8:	b	2aef4 <fputs@plt+0x258dc>
   2abfc:	b	2ac48 <fputs@plt+0x25630>
   2ac00:	b	2ac50 <fputs@plt+0x25638>
   2ac04:	b	2ac8c <fputs@plt+0x25674>
   2ac08:	b	2adf4 <fputs@plt+0x257dc>
   2ac0c:	b	2adf4 <fputs@plt+0x257dc>
   2ac10:	b	2ac98 <fputs@plt+0x25680>
   2ac14:	b	2ac18 <fputs@plt+0x25600>
   2ac18:	mvn	r5, #103	; 0x67
   2ac1c:	cmp	r7, #0
   2ac20:	beq	2ac2c <fputs@plt+0x25614>
   2ac24:	mov	r0, r7
   2ac28:	bl	2aae4 <fputs@plt+0x254cc>
   2ac2c:	ldr	r2, [sp, #228]	; 0xe4
   2ac30:	mov	r0, r5
   2ac34:	ldr	r3, [fp]
   2ac38:	cmp	r2, r3
   2ac3c:	bne	2b56c <fputs@plt+0x25f54>
   2ac40:	add	sp, sp, #236	; 0xec
   2ac44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ac48:	mvn	r5, #106	; 0x6a
   2ac4c:	b	2ac1c <fputs@plt+0x25604>
   2ac50:	mov	r0, r6
   2ac54:	bl	33724 <fputs@plt+0x2e10c>
   2ac58:	cmn	r0, #104	; 0x68
   2ac5c:	beq	2aee4 <fputs@plt+0x258cc>
   2ac60:	add	r3, r0, #108	; 0x6c
   2ac64:	cmn	r0, #32
   2ac68:	cmpne	r3, #1
   2ac6c:	bls	2aee4 <fputs@plt+0x258cc>
   2ac70:	cmp	r0, #0
   2ac74:	blt	2b130 <fputs@plt+0x25b18>
   2ac78:	cmp	r8, #0
   2ac7c:	mov	r5, r0
   2ac80:	movne	r3, #0
   2ac84:	strne	r3, [r8]
   2ac88:	b	2ac1c <fputs@plt+0x25604>
   2ac8c:	mov	r0, r6
   2ac90:	bl	33864 <fputs@plt+0x2e24c>
   2ac94:	b	2ac58 <fputs@plt+0x25640>
   2ac98:	ldr	r0, [r6, #128]	; 0x80
   2ac9c:	mov	r3, #0
   2aca0:	str	r3, [sp, #112]	; 0x70
   2aca4:	bl	72e2c <fputs@plt+0x6d814>
   2aca8:	subs	r9, r0, #0
   2acac:	beq	2b140 <fputs@plt+0x25b28>
   2acb0:	ldr	r3, [pc, #3540]	; 2ba8c <fputs@plt+0x26474>
   2acb4:	mov	r2, #0
   2acb8:	str	r2, [sp, #152]	; 0x98
   2acbc:	add	ip, sp, #112	; 0x70
   2acc0:	add	r3, pc, r3
   2acc4:	str	r2, [sp, #156]	; 0x9c
   2acc8:	add	r3, r3, #24
   2accc:	str	r2, [sp, #160]	; 0xa0
   2acd0:	ldrd	r4, [r9, #16]
   2acd4:	add	r8, sp, #152	; 0x98
   2acd8:	ldm	r3, {r0, r1, r2}
   2acdc:	add	r3, sp, #164	; 0xa4
   2ace0:	str	ip, [sp, #4]
   2ace4:	str	r3, [sp]
   2ace8:	stm	r3, {r0, r1, r2}
   2acec:	mov	r2, r4
   2acf0:	mov	r3, r5
   2acf4:	mov	r0, r6
   2acf8:	bl	3bd74 <fputs@plt+0x3675c>
   2acfc:	cmp	r0, #0
   2ad00:	blt	2afac <fputs@plt+0x25994>
   2ad04:	mov	r0, r6
   2ad08:	ldr	r1, [sp, #112]	; 0x70
   2ad0c:	add	r8, sp, #152	; 0x98
   2ad10:	bl	299b0 <fputs@plt+0x24398>
   2ad14:	cmp	r0, #0
   2ad18:	blt	2b138 <fputs@plt+0x25b20>
   2ad1c:	ldrd	r2, [r9, #8]
   2ad20:	orrs	r5, r2, r3
   2ad24:	bne	2af44 <fputs@plt+0x2592c>
   2ad28:	ldr	r0, [r6, #128]	; 0x80
   2ad2c:	add	r1, r9, #16
   2ad30:	add	r8, sp, #152	; 0x98
   2ad34:	bl	72cf8 <fputs@plt+0x6d6e0>
   2ad38:	ldr	r1, [sp, #112]	; 0x70
   2ad3c:	mov	r3, #0
   2ad40:	mov	r2, #0
   2ad44:	sub	r4, r9, #32
   2ad48:	strd	r2, [r9, #16]
   2ad4c:	add	r8, sp, #152	; 0x98
   2ad50:	ldr	r3, [r6, #416]	; 0x1a0
   2ad54:	mov	r0, r4
   2ad58:	str	r1, [r6, #1016]	; 0x3f8
   2ad5c:	add	r3, r3, #1
   2ad60:	str	r3, [r6, #416]	; 0x1a0
   2ad64:	bl	4fe50 <fputs@plt+0x4a838>
   2ad68:	str	r0, [r6, #1020]	; 0x3fc
   2ad6c:	add	r8, sp, #152	; 0x98
   2ad70:	ldr	r2, [r9]
   2ad74:	mov	r0, r6
   2ad78:	mov	r3, r8
   2ad7c:	ldr	r1, [sp, #112]	; 0x70
   2ad80:	str	r2, [r6, #1024]	; 0x400
   2ad84:	ldr	r2, [r9, #-24]	; 0xffffffe8
   2ad88:	str	r2, [r6, #1028]	; 0x404
   2ad8c:	ldr	ip, [r9]
   2ad90:	ldr	r2, [r9, #-24]	; 0xffffffe8
   2ad94:	blx	ip
   2ad98:	mov	r3, #0
   2ad9c:	str	r3, [r6, #1028]	; 0x404
   2ada0:	str	r3, [r6, #1024]	; 0x400
   2ada4:	mov	r5, r0
   2ada8:	str	r3, [r6, #1020]	; 0x3fc
   2adac:	str	r3, [r6, #1016]	; 0x3f8
   2adb0:	ldrb	r3, [r9, #-20]	; 0xffffffec
   2adb4:	tst	r3, #32
   2adb8:	bne	2af30 <fputs@plt+0x25918>
   2adbc:	mov	r0, r4
   2adc0:	bl	50464 <fputs@plt+0x4ae4c>
   2adc4:	mov	r1, r5
   2adc8:	ldr	r0, [sp, #112]	; 0x70
   2adcc:	mov	r2, r8
   2add0:	bl	4da80 <fputs@plt+0x48468>
   2add4:	mov	r5, r0
   2add8:	mov	r0, r8
   2addc:	bl	30414 <fputs@plt+0x2adfc>
   2ade0:	ldr	r0, [sp, #112]	; 0x70
   2ade4:	cmp	r0, #0
   2ade8:	beq	2ac1c <fputs@plt+0x25604>
   2adec:	bl	3a9b0 <fputs@plt+0x35398>
   2adf0:	b	2ac1c <fputs@plt+0x25604>
   2adf4:	ldr	r0, [r6, #124]	; 0x7c
   2adf8:	mov	r3, #0
   2adfc:	str	r3, [sp, #116]	; 0x74
   2ae00:	str	r3, [sp, #120]	; 0x78
   2ae04:	str	r3, [sp, #124]	; 0x7c
   2ae08:	str	r3, [sp, #100]	; 0x64
   2ae0c:	bl	74564 <fputs@plt+0x6ef4c>
   2ae10:	cmp	r0, #0
   2ae14:	str	r0, [sp, #64]	; 0x40
   2ae18:	beq	2af68 <fputs@plt+0x25950>
   2ae1c:	mov	r0, #1
   2ae20:	add	r1, sp, #116	; 0x74
   2ae24:	str	r1, [sp, #80]	; 0x50
   2ae28:	bl	6ff34 <fputs@plt+0x6a91c>
   2ae2c:	ldr	ip, [sp, #64]	; 0x40
   2ae30:	ldrd	r2, [ip, #8]
   2ae34:	cmp	r1, r3
   2ae38:	cmpeq	r0, r2
   2ae3c:	addcc	r1, sp, #116	; 0x74
   2ae40:	strcc	r1, [sp, #80]	; 0x50
   2ae44:	movcc	sl, #0
   2ae48:	bcs	2afb8 <fputs@plt+0x259a0>
   2ae4c:	ldr	r0, [sp, #100]	; 0x64
   2ae50:	cmp	r0, #0
   2ae54:	beq	2ae5c <fputs@plt+0x25844>
   2ae58:	bl	3a9b0 <fputs@plt+0x35398>
   2ae5c:	ldr	r0, [sp, #80]	; 0x50
   2ae60:	bl	30414 <fputs@plt+0x2adfc>
   2ae64:	cmp	sl, #0
   2ae68:	beq	2af78 <fputs@plt+0x25960>
   2ae6c:	mvn	r3, sl
   2ae70:	mov	r5, #0
   2ae74:	lsr	r3, r3, #31
   2ae78:	str	r5, [sp, #60]	; 0x3c
   2ae7c:	cmp	r8, #0
   2ae80:	moveq	r3, #0
   2ae84:	andne	r3, r3, #1
   2ae88:	ldr	r4, [sp, #60]	; 0x3c
   2ae8c:	cmp	r3, #0
   2ae90:	mov	r5, sl
   2ae94:	movne	r3, #0
   2ae98:	strne	r3, [r8]
   2ae9c:	cmp	r4, #0
   2aea0:	beq	2aeac <fputs@plt+0x25894>
   2aea4:	ldr	r0, [sp, #60]	; 0x3c
   2aea8:	bl	3a9b0 <fputs@plt+0x35398>
   2aeac:	cmn	r5, #104	; 0x68
   2aeb0:	cmnne	r5, #107	; 0x6b
   2aeb4:	beq	2aec4 <fputs@plt+0x258ac>
   2aeb8:	cmn	r5, #108	; 0x6c
   2aebc:	cmnne	r5, #32
   2aec0:	bne	2ac1c <fputs@plt+0x25604>
   2aec4:	mov	r0, r6
   2aec8:	bl	27e9c <fputs@plt+0x22884>
   2aecc:	cmp	r8, #0
   2aed0:	moveq	r5, #1
   2aed4:	movne	r3, #0
   2aed8:	movne	r5, #1
   2aedc:	strne	r3, [r8]
   2aee0:	b	2ac1c <fputs@plt+0x25604>
   2aee4:	mov	r0, r6
   2aee8:	bl	27e9c <fputs@plt+0x22884>
   2aeec:	mov	r0, #1
   2aef0:	b	2ac78 <fputs@plt+0x25660>
   2aef4:	ldr	r0, [pc, #2964]	; 2ba90 <fputs@plt+0x26478>
   2aef8:	movw	r2, #2776	; 0xad8
   2aefc:	ldr	r1, [pc, #2960]	; 2ba94 <fputs@plt+0x2647c>
   2af00:	ldr	r3, [pc, #2960]	; 2ba98 <fputs@plt+0x26480>
   2af04:	add	r0, pc, r0
   2af08:	add	r1, pc, r1
   2af0c:	add	r3, pc, r3
   2af10:	bl	76e48 <fputs@plt+0x71830>
   2af14:	mov	r4, r0
   2af18:	cmp	r7, #0
   2af1c:	beq	2af28 <fputs@plt+0x25910>
   2af20:	mov	r0, r7
   2af24:	bl	2aae4 <fputs@plt+0x254cc>
   2af28:	mov	r0, r4
   2af2c:	bl	54f8 <_Unwind_Resume@plt>
   2af30:	mov	r0, r4
   2af34:	bl	4fed4 <fputs@plt+0x4a8bc>
   2af38:	mov	r0, r4
   2af3c:	bl	50464 <fputs@plt+0x4ae4c>
   2af40:	b	2adbc <fputs@plt+0x257a4>
   2af44:	ldr	r0, [r6, #124]	; 0x7c
   2af48:	mov	r1, r9
   2af4c:	add	r2, r9, #24
   2af50:	add	r8, sp, #152	; 0x98
   2af54:	bl	744b8 <fputs@plt+0x6eea0>
   2af58:	mov	r2, #0
   2af5c:	mov	r3, #0
   2af60:	strd	r2, [r9, #8]
   2af64:	b	2ad28 <fputs@plt+0x25710>
   2af68:	add	r2, sp, #116	; 0x74
   2af6c:	ldr	sl, [sp, #64]	; 0x40
   2af70:	str	r2, [sp, #80]	; 0x50
   2af74:	b	2ae5c <fputs@plt+0x25844>
   2af78:	mov	r0, r6
   2af7c:	bl	27bb4 <fputs@plt+0x2259c>
   2af80:	subs	sl, r0, #0
   2af84:	bne	2ae6c <fputs@plt+0x25854>
   2af88:	ldr	r0, [r6, #1116]	; 0x45c
   2af8c:	cmp	r0, #0
   2af90:	beq	2b1d8 <fputs@plt+0x25bc0>
   2af94:	bl	4c300 <fputs@plt+0x46ce8>
   2af98:	mov	r3, #1
   2af9c:	mov	r4, #0
   2afa0:	mov	sl, r3
   2afa4:	str	r4, [sp, #60]	; 0x3c
   2afa8:	b	2ae7c <fputs@plt+0x25864>
   2afac:	mov	r5, r0
   2afb0:	add	r8, sp, #152	; 0x98
   2afb4:	b	2add8 <fputs@plt+0x257c0>
   2afb8:	ldr	r2, [pc, #2780]	; 2ba9c <fputs@plt+0x26484>
   2afbc:	add	r3, sp, #128	; 0x80
   2afc0:	ldrd	r0, [ip, #16]
   2afc4:	add	ip, sp, #100	; 0x64
   2afc8:	add	r2, pc, r2
   2afcc:	str	r3, [sp]
   2afd0:	str	ip, [sp, #4]
   2afd4:	add	ip, sp, #116	; 0x74
   2afd8:	strd	r0, [sp, #72]	; 0x48
   2afdc:	ldm	r2, {r0, r1, r2}
   2afe0:	str	ip, [sp, #80]	; 0x50
   2afe4:	stm	r3, {r0, r1, r2}
   2afe8:	mov	r0, r6
   2afec:	ldrd	r2, [sp, #72]	; 0x48
   2aff0:	bl	3bd74 <fputs@plt+0x3675c>
   2aff4:	subs	sl, r0, #0
   2aff8:	addlt	lr, sp, #116	; 0x74
   2affc:	strlt	lr, [sp, #80]	; 0x50
   2b000:	blt	2ae4c <fputs@plt+0x25834>
   2b004:	mov	r0, r6
   2b008:	ldr	r1, [sp, #100]	; 0x64
   2b00c:	add	r2, sp, #116	; 0x74
   2b010:	str	r2, [sp, #80]	; 0x50
   2b014:	bl	299b0 <fputs@plt+0x24398>
   2b018:	subs	sl, r0, #0
   2b01c:	addlt	r3, sp, #116	; 0x74
   2b020:	strlt	r3, [sp, #80]	; 0x50
   2b024:	blt	2ae4c <fputs@plt+0x25834>
   2b028:	ldr	r0, [r6, #124]	; 0x7c
   2b02c:	add	ip, sp, #116	; 0x74
   2b030:	str	ip, [sp, #80]	; 0x50
   2b034:	bl	74584 <fputs@plt+0x6ef6c>
   2b038:	ldr	lr, [sp, #64]	; 0x40
   2b03c:	cmp	lr, r0
   2b040:	bne	2ba14 <fputs@plt+0x263fc>
   2b044:	ldr	ip, [sp, #64]	; 0x40
   2b048:	mov	r2, #0
   2b04c:	mov	r3, #0
   2b050:	add	lr, sp, #116	; 0x74
   2b054:	add	r1, ip, #16
   2b058:	str	lr, [sp, #80]	; 0x50
   2b05c:	strd	r2, [ip, #8]
   2b060:	ldr	r0, [r6, #128]	; 0x80
   2b064:	bl	72cf8 <fputs@plt+0x6d6e0>
   2b068:	ldr	r0, [sp, #64]	; 0x40
   2b06c:	mov	r2, #0
   2b070:	ldr	r1, [sp, #100]	; 0x64
   2b074:	mov	r3, #0
   2b078:	sub	sl, r0, #32
   2b07c:	strd	r2, [r0, #16]
   2b080:	add	r2, sp, #116	; 0x74
   2b084:	ldr	r3, [r6, #416]	; 0x1a0
   2b088:	mov	r0, sl
   2b08c:	str	r1, [r6, #1016]	; 0x3f8
   2b090:	add	r3, r3, #1
   2b094:	str	r3, [r6, #416]	; 0x1a0
   2b098:	str	r2, [sp, #80]	; 0x50
   2b09c:	bl	4fe50 <fputs@plt+0x4a838>
   2b0a0:	ldr	ip, [sp, #64]	; 0x40
   2b0a4:	add	r3, sp, #116	; 0x74
   2b0a8:	str	r0, [r6, #1020]	; 0x3fc
   2b0ac:	mov	r0, r6
   2b0b0:	ldr	r1, [sp, #100]	; 0x64
   2b0b4:	ldr	r2, [ip]
   2b0b8:	mov	lr, ip
   2b0bc:	str	r3, [sp, #80]	; 0x50
   2b0c0:	str	r2, [r6, #1024]	; 0x400
   2b0c4:	ldr	r2, [ip, #-24]	; 0xffffffe8
   2b0c8:	str	r2, [r6, #1028]	; 0x404
   2b0cc:	ldr	ip, [ip]
   2b0d0:	ldr	r2, [lr, #-24]	; 0xffffffe8
   2b0d4:	blx	ip
   2b0d8:	str	r0, [sp, #72]	; 0x48
   2b0dc:	mov	r3, #0
   2b0e0:	ldr	r0, [sp, #64]	; 0x40
   2b0e4:	str	r3, [r6, #1028]	; 0x404
   2b0e8:	str	r3, [r6, #1024]	; 0x400
   2b0ec:	str	r3, [r6, #1020]	; 0x3fc
   2b0f0:	str	r3, [r6, #1016]	; 0x3f8
   2b0f4:	ldrb	r3, [r0, #-20]	; 0xffffffec
   2b0f8:	tst	r3, #32
   2b0fc:	beq	2b110 <fputs@plt+0x25af8>
   2b100:	mov	r0, sl
   2b104:	bl	4fed4 <fputs@plt+0x4a8bc>
   2b108:	mov	r0, sl
   2b10c:	bl	50464 <fputs@plt+0x4ae4c>
   2b110:	mov	r0, sl
   2b114:	bl	50464 <fputs@plt+0x4ae4c>
   2b118:	ldr	r1, [sp, #72]	; 0x48
   2b11c:	ldr	r0, [sp, #100]	; 0x64
   2b120:	ldr	r2, [sp, #80]	; 0x50
   2b124:	bl	4da80 <fputs@plt+0x48468>
   2b128:	mov	sl, r0
   2b12c:	b	2ae4c <fputs@plt+0x25834>
   2b130:	mov	r5, r0
   2b134:	b	2ac1c <fputs@plt+0x25604>
   2b138:	add	r8, sp, #152	; 0x98
   2b13c:	b	2add4 <fputs@plt+0x257bc>
   2b140:	ldr	ip, [pc, #2392]	; 2baa0 <fputs@plt+0x26488>
   2b144:	mov	r0, r6
   2b148:	ldr	r2, [pc, #2388]	; 2baa4 <fputs@plt+0x2648c>
   2b14c:	add	r1, sp, #112	; 0x70
   2b150:	ldr	r3, [pc, #2384]	; 2baa8 <fputs@plt+0x26490>
   2b154:	add	ip, pc, ip
   2b158:	add	r2, pc, r2
   2b15c:	str	ip, [sp]
   2b160:	add	r3, pc, r3
   2b164:	bl	3aa10 <fputs@plt+0x353f8>
   2b168:	cmp	r0, #0
   2b16c:	blt	2b1cc <fputs@plt+0x25bb4>
   2b170:	mov	r0, r6
   2b174:	ldr	r1, [sp, #112]	; 0x70
   2b178:	bl	3a7b4 <fputs@plt+0x3519c>
   2b17c:	mov	r0, r6
   2b180:	ldr	r1, [sp, #112]	; 0x70
   2b184:	bl	299b0 <fputs@plt+0x24398>
   2b188:	subs	r5, r0, #0
   2b18c:	blt	2ade0 <fputs@plt+0x257c8>
   2b190:	mov	r0, r6
   2b194:	bl	2ab28 <fputs@plt+0x25510>
   2b198:	ldr	r1, [sp, #112]	; 0x70
   2b19c:	mov	r0, r6
   2b1a0:	ldr	r3, [r6, #416]	; 0x1a0
   2b1a4:	str	r1, [r6, #1016]	; 0x3f8
   2b1a8:	add	r3, r3, #1
   2b1ac:	str	r3, [r6, #416]	; 0x1a0
   2b1b0:	bl	27ce0 <fputs@plt+0x226c8>
   2b1b4:	subs	r5, r0, #0
   2b1b8:	beq	2b460 <fputs@plt+0x25e48>
   2b1bc:	ldr	r0, [sp, #112]	; 0x70
   2b1c0:	mov	r3, #0
   2b1c4:	str	r3, [r6, #1016]	; 0x3f8
   2b1c8:	b	2ade4 <fputs@plt+0x257cc>
   2b1cc:	mov	r5, r0
   2b1d0:	ldr	r0, [sp, #112]	; 0x70
   2b1d4:	b	2ade4 <fputs@plt+0x257cc>
   2b1d8:	ldr	r3, [r6, #4]
   2b1dc:	sub	r3, r3, #3
   2b1e0:	cmp	r3, #1
   2b1e4:	bhi	2bcd4 <fputs@plt+0x266bc>
   2b1e8:	str	sl, [sp, #80]	; 0x50
   2b1ec:	b	2b218 <fputs@plt+0x25c00>
   2b1f0:	mov	r0, r6
   2b1f4:	mov	r1, r9
   2b1f8:	mov	r2, r4
   2b1fc:	mov	r3, r5
   2b200:	bl	283f8 <fputs@plt+0x22de0>
   2b204:	cmp	r0, #0
   2b208:	blt	2b494 <fputs@plt+0x25e7c>
   2b20c:	beq	2b49c <fputs@plt+0x25e84>
   2b210:	mov	ip, #1
   2b214:	str	ip, [sp, #80]	; 0x50
   2b218:	ldr	r3, [r6, #44]	; 0x2c
   2b21c:	cmp	r3, #0
   2b220:	beq	2b1f0 <fputs@plt+0x25bd8>
   2b224:	ldr	r0, [r6, #40]	; 0x28
   2b228:	sub	r3, r3, #1
   2b22c:	lsl	r2, r3, #2
   2b230:	mov	r1, r0
   2b234:	ldr	r4, [r1], #4
   2b238:	str	r3, [r6, #44]	; 0x2c
   2b23c:	str	r4, [sp, #60]	; 0x3c
   2b240:	bl	5324 <memmove@plt>
   2b244:	cmp	r4, #0
   2b248:	beq	2af98 <fputs@plt+0x25980>
   2b24c:	ldr	r5, [sp, #60]	; 0x3c
   2b250:	ldr	r3, [r6, #416]	; 0x1a0
   2b254:	str	r5, [r6, #1016]	; 0x3f8
   2b258:	add	r3, r3, #1
   2b25c:	str	r3, [r6, #416]	; 0x1a0
   2b260:	bl	77b7c <fputs@plt+0x72564>
   2b264:	cmp	r0, #6
   2b268:	bgt	2b570 <fputs@plt+0x25f58>
   2b26c:	ldr	r3, [r6, #4]
   2b270:	cmp	r3, #3
   2b274:	beq	2b53c <fputs@plt+0x25f24>
   2b278:	ldr	r4, [sp, #60]	; 0x3c
   2b27c:	ldr	r1, [r4, #244]	; 0xf4
   2b280:	mov	r3, #0
   2b284:	str	r3, [sp, #104]	; 0x68
   2b288:	str	r3, [sp, #140]	; 0x8c
   2b28c:	str	r3, [sp, #144]	; 0x90
   2b290:	str	r3, [sp, #148]	; 0x94
   2b294:	ldrb	r3, [r1, #1]
   2b298:	sub	r3, r3, #2
   2b29c:	cmp	r3, #1
   2b2a0:	bhi	2b534 <fputs@plt+0x25f1c>
   2b2a4:	ldrb	r3, [r6, #24]
   2b2a8:	tst	r3, #1
   2b2ac:	beq	2b2d0 <fputs@plt+0x25cb8>
   2b2b0:	mov	r1, #968	; 0x3c8
   2b2b4:	mov	r2, #8
   2b2b8:	ldrd	r0, [r1, r6]
   2b2bc:	mov	r3, #0
   2b2c0:	and	r2, r2, r0
   2b2c4:	and	r3, r3, r1
   2b2c8:	orrs	ip, r2, r3
   2b2cc:	bne	2b534 <fputs@plt+0x25f1c>
   2b2d0:	ldr	r4, [sp, #60]	; 0x3c
   2b2d4:	ldr	r0, [r4, #28]
   2b2d8:	cmp	r0, #0
   2b2dc:	beq	2b2fc <fputs@plt+0x25ce4>
   2b2e0:	ldr	r1, [r6, #80]	; 0x50
   2b2e4:	cmp	r1, #0
   2b2e8:	beq	2b2fc <fputs@plt+0x25ce4>
   2b2ec:	add	r5, sp, #140	; 0x8c
   2b2f0:	bl	65b84 <fputs@plt+0x6056c>
   2b2f4:	cmp	r0, #0
   2b2f8:	beq	2b534 <fputs@plt+0x25f1c>
   2b2fc:	ldr	r5, [sp, #60]	; 0x3c
   2b300:	ldr	r0, [r6, #128]	; 0x80
   2b304:	add	r1, r5, #8
   2b308:	add	r5, sp, #140	; 0x8c
   2b30c:	bl	72cf8 <fputs@plt+0x6d6e0>
   2b310:	subs	r9, r0, #0
   2b314:	beq	2b534 <fputs@plt+0x25f1c>
   2b318:	ldr	r4, [sp, #60]	; 0x3c
   2b31c:	mov	r3, #0
   2b320:	mov	r2, #0
   2b324:	strd	r2, [r9, #16]
   2b328:	ldr	r3, [r4, #332]	; 0x14c
   2b32c:	sub	r4, r9, #32
   2b330:	cmp	r3, #0
   2b334:	beq	2b358 <fputs@plt+0x25d40>
   2b338:	mov	r1, #968	; 0x3c8
   2b33c:	mov	r2, #1
   2b340:	ldrd	r0, [r1, r6]
   2b344:	mov	r3, #0
   2b348:	and	r2, r2, r0
   2b34c:	and	r3, r3, r1
   2b350:	orrs	r5, r2, r3
   2b354:	beq	2b4ac <fputs@plt+0x25e94>
   2b358:	ldr	r0, [sp, #60]	; 0x3c
   2b35c:	mov	r1, #1
   2b360:	add	r5, sp, #140	; 0x8c
   2b364:	bl	40820 <fputs@plt+0x3b208>
   2b368:	subs	sl, r0, #0
   2b36c:	ldrge	sl, [sp, #60]	; 0x3c
   2b370:	blt	2b534 <fputs@plt+0x25f1c>
   2b374:	ldrd	r2, [r9, #8]
   2b378:	orrs	r0, r2, r3
   2b37c:	beq	2b3a0 <fputs@plt+0x25d88>
   2b380:	ldr	r0, [r6, #124]	; 0x7c
   2b384:	mov	r1, r9
   2b388:	add	r2, r9, #24
   2b38c:	add	r5, sp, #140	; 0x8c
   2b390:	bl	744b8 <fputs@plt+0x6eea0>
   2b394:	mov	r2, #0
   2b398:	mov	r3, #0
   2b39c:	strd	r2, [r9, #8]
   2b3a0:	mov	r0, r4
   2b3a4:	add	r5, sp, #140	; 0x8c
   2b3a8:	bl	4fe50 <fputs@plt+0x4a838>
   2b3ac:	str	r0, [r6, #1020]	; 0x3fc
   2b3b0:	add	r5, sp, #140	; 0x8c
   2b3b4:	ldr	r2, [r9]
   2b3b8:	mov	r0, r6
   2b3bc:	mov	r3, r5
   2b3c0:	mov	r1, sl
   2b3c4:	str	r2, [r6, #1024]	; 0x400
   2b3c8:	ldr	r2, [r9, #-24]	; 0xffffffe8
   2b3cc:	str	r2, [r6, #1028]	; 0x404
   2b3d0:	ldr	ip, [r9]
   2b3d4:	ldr	r2, [r9, #-24]	; 0xffffffe8
   2b3d8:	blx	ip
   2b3dc:	mov	r3, #0
   2b3e0:	str	r3, [r6, #1028]	; 0x404
   2b3e4:	str	r3, [r6, #1024]	; 0x400
   2b3e8:	str	r3, [r6, #1020]	; 0x3fc
   2b3ec:	ldrb	r3, [r9, #-20]	; 0xffffffec
   2b3f0:	str	r0, [sp, #64]	; 0x40
   2b3f4:	tst	r3, #32
   2b3f8:	beq	2b40c <fputs@plt+0x25df4>
   2b3fc:	mov	r0, r4
   2b400:	bl	4fed4 <fputs@plt+0x4a8bc>
   2b404:	mov	r0, r4
   2b408:	bl	50464 <fputs@plt+0x4ae4c>
   2b40c:	mov	r0, r4
   2b410:	bl	50464 <fputs@plt+0x4ae4c>
   2b414:	mov	r0, sl
   2b418:	ldr	r1, [sp, #64]	; 0x40
   2b41c:	mov	r2, r5
   2b420:	bl	4da80 <fputs@plt+0x48468>
   2b424:	mov	sl, r0
   2b428:	mov	r0, r5
   2b42c:	bl	30414 <fputs@plt+0x2adfc>
   2b430:	ldr	r0, [sp, #104]	; 0x68
   2b434:	cmp	r0, #0
   2b438:	beq	2b440 <fputs@plt+0x25e28>
   2b43c:	bl	3a9b0 <fputs@plt+0x35398>
   2b440:	cmp	sl, #0
   2b444:	beq	2b72c <fputs@plt+0x26114>
   2b448:	mov	r2, #0
   2b44c:	cmp	sl, r2
   2b450:	str	r2, [r6, #1016]	; 0x3f8
   2b454:	movlt	r3, #0
   2b458:	movge	r3, #1
   2b45c:	b	2ae7c <fputs@plt+0x25864>
   2b460:	mov	r0, r6
   2b464:	ldr	r1, [sp, #112]	; 0x70
   2b468:	bl	2844c <fputs@plt+0x22e34>
   2b46c:	subs	r5, r0, #0
   2b470:	bne	2b1bc <fputs@plt+0x25ba4>
   2b474:	ldr	r0, [sp, #112]	; 0x70
   2b478:	cmp	r8, #0
   2b47c:	moveq	r5, #1
   2b480:	strne	r0, [r8]
   2b484:	movne	r0, r5
   2b488:	movne	r5, #1
   2b48c:	strne	r0, [sp, #112]	; 0x70
   2b490:	b	2b1c0 <fputs@plt+0x25ba8>
   2b494:	mov	r5, r0
   2b498:	b	2aeac <fputs@plt+0x25894>
   2b49c:	ldr	sl, [sp, #80]	; 0x50
   2b4a0:	mov	r3, #1
   2b4a4:	str	r0, [sp, #60]	; 0x3c
   2b4a8:	b	2ae7c <fputs@plt+0x25864>
   2b4ac:	ldr	r1, [sp, #60]	; 0x3c
   2b4b0:	add	r3, sp, #152	; 0x98
   2b4b4:	ldr	r2, [pc, #1520]	; 2baac <fputs@plt+0x26494>
   2b4b8:	add	r5, sp, #140	; 0x8c
   2b4bc:	ldrd	r0, [r1, #8]
   2b4c0:	add	r2, pc, r2
   2b4c4:	add	r2, r2, #12
   2b4c8:	str	r3, [sp]
   2b4cc:	strd	r0, [sp, #64]	; 0x40
   2b4d0:	add	r1, sp, #104	; 0x68
   2b4d4:	str	r1, [sp, #4]
   2b4d8:	ldm	r2, {r0, r1, r2}
   2b4dc:	stm	r3, {r0, r1, r2}
   2b4e0:	mov	r0, r6
   2b4e4:	ldrd	r2, [sp, #64]	; 0x40
   2b4e8:	bl	3bd74 <fputs@plt+0x3675c>
   2b4ec:	subs	sl, r0, #0
   2b4f0:	blt	2b534 <fputs@plt+0x25f1c>
   2b4f4:	ldr	r5, [sp, #60]	; 0x3c
   2b4f8:	mov	r0, r6
   2b4fc:	ldr	ip, [sp, #104]	; 0x68
   2b500:	ldr	lr, [sp, #60]	; 0x3c
   2b504:	ldrd	r2, [r5, #208]	; 0xd0
   2b508:	add	r5, sp, #140	; 0x8c
   2b50c:	mov	r1, ip
   2b510:	strd	r2, [ip, #208]	; 0xd0
   2b514:	ldrd	r2, [lr, #200]	; 0xc8
   2b518:	strd	r2, [ip, #200]	; 0xc8
   2b51c:	ldrd	r2, [lr, #216]	; 0xd8
   2b520:	strd	r2, [ip, #216]	; 0xd8
   2b524:	bl	299b0 <fputs@plt+0x24398>
   2b528:	subs	sl, r0, #0
   2b52c:	ldrge	sl, [sp, #104]	; 0x68
   2b530:	bge	2b374 <fputs@plt+0x25d5c>
   2b534:	add	r5, sp, #140	; 0x8c
   2b538:	b	2b428 <fputs@plt+0x25e10>
   2b53c:	ldr	r5, [sp, #60]	; 0x3c
   2b540:	ldr	r1, [r5, #244]	; 0xf4
   2b544:	ldrb	r3, [r1, #1]
   2b548:	sub	r3, r3, #2
   2b54c:	cmp	r3, #1
   2b550:	bhi	2b564 <fputs@plt+0x25f4c>
   2b554:	ldrd	r2, [r5, #8]
   2b558:	cmp	r3, #0
   2b55c:	cmpeq	r2, #1
   2b560:	beq	2b280 <fputs@plt+0x25c68>
   2b564:	mvn	sl, #4
   2b568:	b	2b448 <fputs@plt+0x25e30>
   2b56c:	bl	524c <__stack_chk_fail@plt>
   2b570:	ldr	r5, [sp, #60]	; 0x3c
   2b574:	ldr	r3, [r5, #244]	; 0xf4
   2b578:	ldrb	r0, [r3, #1]
   2b57c:	bl	30f6c <fputs@plt+0x2b954>
   2b580:	str	r0, [sp, #84]	; 0x54
   2b584:	ldr	r0, [sp, #60]	; 0x3c
   2b588:	bl	3ad98 <fputs@plt+0x35780>
   2b58c:	cmp	r0, #0
   2b590:	movne	r9, r0
   2b594:	beq	2b9bc <fputs@plt+0x263a4>
   2b598:	ldr	r0, [sp, #60]	; 0x3c
   2b59c:	bl	3ad50 <fputs@plt+0x35738>
   2b5a0:	cmp	r0, #0
   2b5a4:	movne	r5, r0
   2b5a8:	beq	2b9b0 <fputs@plt+0x26398>
   2b5ac:	ldr	r0, [sp, #60]	; 0x3c
   2b5b0:	bl	3ac78 <fputs@plt+0x35660>
   2b5b4:	cmp	r0, #0
   2b5b8:	movne	r4, r0
   2b5bc:	beq	2b9a4 <fputs@plt+0x2638c>
   2b5c0:	ldr	r0, [sp, #60]	; 0x3c
   2b5c4:	bl	3acc0 <fputs@plt+0x356a8>
   2b5c8:	cmp	r0, #0
   2b5cc:	strne	r0, [sp, #64]	; 0x40
   2b5d0:	beq	2b994 <fputs@plt+0x2637c>
   2b5d4:	ldr	r0, [sp, #60]	; 0x3c
   2b5d8:	bl	3ad08 <fputs@plt+0x356f0>
   2b5dc:	cmp	r0, #0
   2b5e0:	strne	r0, [sp, #72]	; 0x48
   2b5e4:	beq	2b978 <fputs@plt+0x26360>
   2b5e8:	ldr	r0, [sp, #60]	; 0x3c
   2b5ec:	ldr	r3, [r0, #244]	; 0xf4
   2b5f0:	ldrb	r2, [r3, #3]
   2b5f4:	cmp	r2, #2
   2b5f8:	beq	2b958 <fputs@plt+0x26340>
   2b5fc:	ldrb	r1, [r3]
   2b600:	ldr	r2, [r3, #8]
   2b604:	cmp	r1, #108	; 0x6c
   2b608:	revne	r2, r2
   2b60c:	mov	lr, #0
   2b610:	ldr	r1, [sp, #60]	; 0x3c
   2b614:	ldr	ip, [r1, #40]	; 0x28
   2b618:	ldrd	r0, [r1, #8]
   2b61c:	cmp	ip, #0
   2b620:	strd	r0, [sp, #88]	; 0x58
   2b624:	beq	2b988 <fputs@plt+0x26370>
   2b628:	str	r5, [sp, #16]
   2b62c:	mov	r0, #7
   2b630:	ldr	r5, [sp, #72]	; 0x48
   2b634:	mov	r1, #0
   2b638:	str	r4, [sp, #20]
   2b63c:	ldr	r4, [sp, #64]	; 0x40
   2b640:	str	r2, [sp, #32]
   2b644:	ldr	r2, [pc, #1124]	; 2bab0 <fputs@plt+0x26498>
   2b648:	ldr	r3, [sp, #84]	; 0x54
   2b64c:	str	r4, [sp, #24]
   2b650:	add	r2, pc, r2
   2b654:	str	r5, [sp, #28]
   2b658:	ldrd	r4, [sp, #88]	; 0x58
   2b65c:	str	lr, [sp, #36]	; 0x24
   2b660:	str	r2, [sp, #4]
   2b664:	ldr	lr, [pc, #1096]	; 2bab4 <fputs@plt+0x2649c>
   2b668:	ldr	r2, [pc, #1096]	; 2bab8 <fputs@plt+0x264a0>
   2b66c:	str	r3, [sp, #8]
   2b670:	add	lr, pc, lr
   2b674:	str	r9, [sp, #12]
   2b678:	movw	r3, #2504	; 0x9c8
   2b67c:	strd	r4, [sp, #40]	; 0x28
   2b680:	add	r2, pc, r2
   2b684:	str	ip, [sp, #48]	; 0x30
   2b688:	str	lr, [sp]
   2b68c:	bl	76de4 <fputs@plt+0x717cc>
   2b690:	b	2b26c <fputs@plt+0x25c54>
   2b694:	ldr	r0, [pc, #1056]	; 2babc <fputs@plt+0x264a4>
   2b698:	movw	r2, #2721	; 0xaa1
   2b69c:	ldr	r1, [pc, #1052]	; 2bac0 <fputs@plt+0x264a8>
   2b6a0:	ldr	r3, [pc, #1052]	; 2bac4 <fputs@plt+0x264ac>
   2b6a4:	add	r0, pc, r0
   2b6a8:	add	r1, pc, r1
   2b6ac:	add	r3, pc, r3
   2b6b0:	bl	76ea0 <fputs@plt+0x71888>
   2b6b4:	mvn	r5, #9
   2b6b8:	b	2ac1c <fputs@plt+0x25604>
   2b6bc:	ldr	r0, [pc, #1028]	; 2bac8 <fputs@plt+0x264b0>
   2b6c0:	movw	r2, #2725	; 0xaa5
   2b6c4:	ldr	r1, [pc, #1024]	; 2bacc <fputs@plt+0x264b4>
   2b6c8:	ldr	r3, [pc, #1024]	; 2bad0 <fputs@plt+0x264b8>
   2b6cc:	add	r0, pc, r0
   2b6d0:	add	r1, pc, r1
   2b6d4:	add	r3, pc, r3
   2b6d8:	bl	76bb0 <fputs@plt+0x71598>
   2b6dc:	ldr	r0, [pc, #1008]	; 2bad4 <fputs@plt+0x264bc>
   2b6e0:	movw	r2, #2724	; 0xaa4
   2b6e4:	ldr	r1, [pc, #1004]	; 2bad8 <fputs@plt+0x264c0>
   2b6e8:	ldr	r3, [pc, #1004]	; 2badc <fputs@plt+0x264c4>
   2b6ec:	add	r0, pc, r0
   2b6f0:	add	r1, pc, r1
   2b6f4:	add	r3, pc, r3
   2b6f8:	bl	76ea0 <fputs@plt+0x71888>
   2b6fc:	mvn	r5, #15
   2b700:	b	2ac1c <fputs@plt+0x25604>
   2b704:	ldr	r0, [pc, #980]	; 2bae0 <fputs@plt+0x264c8>
   2b708:	mov	r2, #2720	; 0xaa0
   2b70c:	ldr	r1, [pc, #976]	; 2bae4 <fputs@plt+0x264cc>
   2b710:	ldr	r3, [pc, #976]	; 2bae8 <fputs@plt+0x264d0>
   2b714:	add	r0, pc, r0
   2b718:	add	r1, pc, r1
   2b71c:	add	r3, pc, r3
   2b720:	bl	76ea0 <fputs@plt+0x71888>
   2b724:	mvn	r5, #21
   2b728:	b	2ac1c <fputs@plt+0x25604>
   2b72c:	mov	r3, #968	; 0x3c8
   2b730:	mov	r0, #8
   2b734:	ldrd	r2, [r3, r6]
   2b738:	mov	r1, #0
   2b73c:	and	r0, r0, r2
   2b740:	and	r1, r1, r3
   2b744:	orrs	r4, r0, r1
   2b748:	bne	2b7ac <fputs@plt+0x26194>
   2b74c:	ldr	r5, [sp, #60]	; 0x3c
   2b750:	ldr	r1, [r5, #332]	; 0x14c
   2b754:	cmp	r1, #0
   2b758:	beq	2b7ac <fputs@plt+0x26194>
   2b75c:	mov	r0, #1
   2b760:	mov	r1, #0
   2b764:	and	r2, r2, r0
   2b768:	and	r3, r3, r1
   2b76c:	orrs	ip, r2, r3
   2b770:	bne	2b7ac <fputs@plt+0x26194>
   2b774:	ldr	r3, [r5, #244]	; 0xf4
   2b778:	ldrb	r3, [r3, #1]
   2b77c:	cmp	r3, #1
   2b780:	beq	2b78c <fputs@plt+0x26174>
   2b784:	mov	sl, #1
   2b788:	b	2b448 <fputs@plt+0x25e30>
   2b78c:	ldr	r1, [pc, #856]	; 2baec <fputs@plt+0x264d4>
   2b790:	mov	r0, r5
   2b794:	ldr	r2, [pc, #852]	; 2baf0 <fputs@plt+0x264d8>
   2b798:	add	r1, pc, r1
   2b79c:	add	r2, pc, r2
   2b7a0:	bl	4ab98 <fputs@plt+0x45580>
   2b7a4:	subs	sl, r0, #0
   2b7a8:	bne	2b448 <fputs@plt+0x25e30>
   2b7ac:	mov	r0, r6
   2b7b0:	ldr	r1, [sp, #60]	; 0x3c
   2b7b4:	bl	27ce0 <fputs@plt+0x226c8>
   2b7b8:	subs	sl, r0, #0
   2b7bc:	bne	2b448 <fputs@plt+0x25e30>
   2b7c0:	mov	r0, r6
   2b7c4:	ldr	r1, [sp, #60]	; 0x3c
   2b7c8:	bl	2844c <fputs@plt+0x22e34>
   2b7cc:	subs	sl, r0, #0
   2b7d0:	bne	2b448 <fputs@plt+0x25e30>
   2b7d4:	mov	r1, #968	; 0x3c8
   2b7d8:	mov	r2, #8
   2b7dc:	ldrd	r0, [r1, r6]
   2b7e0:	mov	r3, #0
   2b7e4:	str	sl, [sp, #108]	; 0x6c
   2b7e8:	and	r2, r2, r0
   2b7ec:	and	r3, r3, r1
   2b7f0:	orrs	lr, r2, r3
   2b7f4:	bne	2b818 <fputs@plt+0x26200>
   2b7f8:	ldrb	r3, [r6, #25]
   2b7fc:	tst	r3, #64	; 0x40
   2b800:	bne	2b818 <fputs@plt+0x26200>
   2b804:	ldr	r4, [sp, #60]	; 0x3c
   2b808:	ldr	r5, [r4, #244]	; 0xf4
   2b80c:	ldrb	r3, [r5, #1]
   2b810:	cmp	r3, #1
   2b814:	beq	2bb60 <fputs@plt+0x26548>
   2b818:	mov	r0, r6
   2b81c:	ldr	r1, [sp, #60]	; 0x3c
   2b820:	bl	49560 <fputs@plt+0x43f48>
   2b824:	subs	sl, r0, #0
   2b828:	mov	r3, #0
   2b82c:	str	r3, [r6, #1016]	; 0x3f8
   2b830:	bne	2bca8 <fputs@plt+0x26690>
   2b834:	cmp	r8, #0
   2b838:	beq	2b860 <fputs@plt+0x26248>
   2b83c:	ldr	r0, [sp, #60]	; 0x3c
   2b840:	mov	r1, #1
   2b844:	bl	40820 <fputs@plt+0x3b208>
   2b848:	cmp	r0, #0
   2b84c:	blt	2b950 <fputs@plt+0x26338>
   2b850:	ldr	r5, [sp, #60]	; 0x3c
   2b854:	str	r5, [r8]
   2b858:	mov	r5, #1
   2b85c:	b	2ac1c <fputs@plt+0x25604>
   2b860:	ldr	r4, [sp, #60]	; 0x3c
   2b864:	ldr	r3, [r4, #244]	; 0xf4
   2b868:	ldrb	r3, [r3, #1]
   2b86c:	cmp	r3, #1
   2b870:	movne	r5, #1
   2b874:	bne	2aea4 <fputs@plt+0x2588c>
   2b878:	bl	77b7c <fputs@plt+0x72564>
   2b87c:	cmp	r0, #6
   2b880:	ble	2b924 <fputs@plt+0x2630c>
   2b884:	ldr	r0, [sp, #60]	; 0x3c
   2b888:	bl	3ad98 <fputs@plt+0x35780>
   2b88c:	cmp	r0, #0
   2b890:	movne	sl, r0
   2b894:	ldreq	sl, [pc, #600]	; 2baf4 <fputs@plt+0x264dc>
   2b898:	addeq	sl, pc, sl
   2b89c:	ldr	r0, [sp, #60]	; 0x3c
   2b8a0:	bl	3ac78 <fputs@plt+0x35660>
   2b8a4:	cmp	r0, #0
   2b8a8:	movne	r9, r0
   2b8ac:	ldreq	r9, [pc, #580]	; 2baf8 <fputs@plt+0x264e0>
   2b8b0:	addeq	r9, pc, r9
   2b8b4:	ldr	r0, [sp, #60]	; 0x3c
   2b8b8:	bl	3acc0 <fputs@plt+0x356a8>
   2b8bc:	cmp	r0, #0
   2b8c0:	movne	r5, r0
   2b8c4:	ldreq	r5, [pc, #560]	; 2bafc <fputs@plt+0x264e4>
   2b8c8:	addeq	r5, pc, r5
   2b8cc:	ldr	r0, [sp, #60]	; 0x3c
   2b8d0:	bl	3ad08 <fputs@plt+0x356f0>
   2b8d4:	cmp	r0, #0
   2b8d8:	movne	r2, r0
   2b8dc:	ldreq	r2, [pc, #540]	; 2bb00 <fputs@plt+0x264e8>
   2b8e0:	addeq	r2, pc, r2
   2b8e4:	ldr	lr, [pc, #536]	; 2bb04 <fputs@plt+0x264ec>
   2b8e8:	mov	r0, #7
   2b8ec:	ldr	ip, [pc, #532]	; 2bb08 <fputs@plt+0x264f0>
   2b8f0:	mov	r1, #0
   2b8f4:	str	r2, [sp, #20]
   2b8f8:	add	lr, pc, lr
   2b8fc:	ldr	r2, [pc, #520]	; 2bb0c <fputs@plt+0x264f4>
   2b900:	add	ip, pc, ip
   2b904:	str	sl, [sp, #8]
   2b908:	mov	r3, #2592	; 0xa20
   2b90c:	str	r9, [sp, #12]
   2b910:	add	r2, pc, r2
   2b914:	str	r5, [sp, #16]
   2b918:	str	lr, [sp]
   2b91c:	str	ip, [sp, #4]
   2b920:	bl	76de4 <fputs@plt+0x717cc>
   2b924:	ldr	r0, [sp, #60]	; 0x3c
   2b928:	ldr	r1, [pc, #480]	; 2bb10 <fputs@plt+0x264f8>
   2b92c:	ldr	r2, [pc, #480]	; 2bb14 <fputs@plt+0x264fc>
   2b930:	add	r1, pc, r1
   2b934:	ldr	r3, [r0, #16]
   2b938:	add	r2, pc, r2
   2b93c:	bl	4ab98 <fputs@plt+0x45580>
   2b940:	cmp	r0, #0
   2b944:	movlt	r5, r0
   2b948:	movge	r5, #1
   2b94c:	b	2aea4 <fputs@plt+0x2588c>
   2b950:	mov	r5, r0
   2b954:	b	2aea4 <fputs@plt+0x2588c>
   2b958:	ldrb	r2, [r3]
   2b95c:	ldr	r1, [r3, #8]
   2b960:	cmp	r2, #108	; 0x6c
   2b964:	ldr	r3, [r3, #12]
   2b968:	beq	2bcb8 <fputs@plt+0x266a0>
   2b96c:	rev	r2, r3
   2b970:	rev	lr, r1
   2b974:	b	2b610 <fputs@plt+0x25ff8>
   2b978:	ldr	lr, [pc, #408]	; 2bb18 <fputs@plt+0x26500>
   2b97c:	add	lr, pc, lr
   2b980:	str	lr, [sp, #72]	; 0x48
   2b984:	b	2b5e8 <fputs@plt+0x25fd0>
   2b988:	ldr	ip, [pc, #396]	; 2bb1c <fputs@plt+0x26504>
   2b98c:	add	ip, pc, ip
   2b990:	b	2b628 <fputs@plt+0x26010>
   2b994:	ldr	ip, [pc, #388]	; 2bb20 <fputs@plt+0x26508>
   2b998:	add	ip, pc, ip
   2b99c:	str	ip, [sp, #64]	; 0x40
   2b9a0:	b	2b5d4 <fputs@plt+0x25fbc>
   2b9a4:	ldr	r4, [pc, #376]	; 2bb24 <fputs@plt+0x2650c>
   2b9a8:	add	r4, pc, r4
   2b9ac:	b	2b5c0 <fputs@plt+0x25fa8>
   2b9b0:	ldr	r5, [pc, #368]	; 2bb28 <fputs@plt+0x26510>
   2b9b4:	add	r5, pc, r5
   2b9b8:	b	2b5ac <fputs@plt+0x25f94>
   2b9bc:	ldr	r9, [pc, #360]	; 2bb2c <fputs@plt+0x26514>
   2b9c0:	add	r9, pc, r9
   2b9c4:	b	2b598 <fputs@plt+0x25f80>
   2b9c8:	mov	r4, r0
   2b9cc:	mov	r0, r8
   2b9d0:	bl	30414 <fputs@plt+0x2adfc>
   2b9d4:	ldr	r0, [sp, #112]	; 0x70
   2b9d8:	cmp	r0, #0
   2b9dc:	beq	2af18 <fputs@plt+0x25900>
   2b9e0:	bl	3a9b0 <fputs@plt+0x35398>
   2b9e4:	b	2af18 <fputs@plt+0x25900>
   2b9e8:	mov	r4, r0
   2b9ec:	ldr	r0, [sp, #80]	; 0x50
   2b9f0:	bl	30414 <fputs@plt+0x2adfc>
   2b9f4:	b	2af18 <fputs@plt+0x25900>
   2b9f8:	ldr	r3, [sp, #100]	; 0x64
   2b9fc:	mov	r4, r0
   2ba00:	cmp	r3, #0
   2ba04:	beq	2b9ec <fputs@plt+0x263d4>
   2ba08:	mov	r0, r3
   2ba0c:	bl	3a9b0 <fputs@plt+0x35398>
   2ba10:	b	2b9ec <fputs@plt+0x263d4>
   2ba14:	ldr	r0, [pc, #276]	; 2bb30 <fputs@plt+0x26518>
   2ba18:	mov	r2, #2208	; 0x8a0
   2ba1c:	ldr	r1, [pc, #272]	; 2bb34 <fputs@plt+0x2651c>
   2ba20:	add	r4, sp, #116	; 0x74
   2ba24:	ldr	r3, [pc, #268]	; 2bb38 <fputs@plt+0x26520>
   2ba28:	add	r0, pc, r0
   2ba2c:	add	r1, pc, r1
   2ba30:	str	r4, [sp, #80]	; 0x50
   2ba34:	add	r3, pc, r3
   2ba38:	bl	76bb0 <fputs@plt+0x71598>
   2ba3c:	mov	r6, r0
   2ba40:	mov	r0, r5
   2ba44:	bl	30414 <fputs@plt+0x2adfc>
   2ba48:	mov	r5, r6
   2ba4c:	ldr	r0, [sp, #104]	; 0x68
   2ba50:	cmp	r0, #0
   2ba54:	beq	2ba5c <fputs@plt+0x26444>
   2ba58:	bl	3a9b0 <fputs@plt+0x35398>
   2ba5c:	ldr	r0, [sp, #60]	; 0x3c
   2ba60:	bl	3a9b0 <fputs@plt+0x35398>
   2ba64:	mov	r4, r5
   2ba68:	b	2af18 <fputs@plt+0x25900>
   2ba6c:	add	r4, sp, #116	; 0x74
   2ba70:	str	r4, [sp, #80]	; 0x50
   2ba74:	mov	r4, r0
   2ba78:	b	2b9ec <fputs@plt+0x263d4>
   2ba7c:	mov	r4, r0
   2ba80:	b	2b9d4 <fputs@plt+0x263bc>
   2ba84:	andeq	r5, r8, ip, ror #31
   2ba88:	andeq	r0, r0, r0, asr #8
   2ba8c:	andeq	r6, r8, r8, asr #7
   2ba90:	andeq	sp, r5, r8, lsl r7
   2ba94:	andeq	ip, r5, r4, lsr pc
   2ba98:	ldrdeq	sp, [r5], -r0
   2ba9c:	andeq	r6, r8, r0, asr #1
   2baa0:			; <UNDEFINED> instruction: 0x0005d4b8
   2baa4:	andeq	sp, r5, ip, ror r4
   2baa8:	muleq	r5, r0, r4
   2baac:	andeq	r5, r8, r8, asr #23
   2bab0:	andeq	ip, r5, r8, lsl #27
   2bab4:	andeq	sp, r5, r4, lsl r5
   2bab8:			; <UNDEFINED> instruction: 0x0005c7bc
   2babc:	muleq	r5, r0, sl
   2bac0:	muleq	r5, r4, r7
   2bac4:	andeq	sp, r5, r0, lsr r6
   2bac8:	andeq	ip, r5, ip, asr #25
   2bacc:	andeq	ip, r5, ip, ror #14
   2bad0:	andeq	sp, r5, r8, lsl #12
   2bad4:	muleq	r5, r4, ip
   2bad8:	andeq	ip, r5, ip, asr #14
   2badc:	andeq	sp, r5, r8, ror #11
   2bae0:	strdeq	pc, [r5], -r4
   2bae4:	andeq	ip, r5, r4, lsr #14
   2bae8:	andeq	sp, r5, r0, asr #11
   2baec:			; <UNDEFINED> instruction: 0x0005ccb8
   2baf0:	andeq	ip, r5, r4, ror #25
   2baf4:	andeq	r5, r5, r8, ror #14
   2baf8:	andeq	r5, r5, r0, asr r7
   2bafc:	andeq	r5, r5, r8, lsr r7
   2bb00:	andeq	r5, r5, r0, lsr #14
   2bb04:	andeq	ip, r5, r4, asr #9
   2bb08:	muleq	r5, r0, ip
   2bb0c:	andeq	ip, r5, ip, lsr #10
   2bb10:	andeq	ip, r5, ip, lsl ip
   2bb14:	andeq	ip, r5, r0, asr #24
   2bb18:	andeq	r5, r5, r4, lsl #13
   2bb1c:	andeq	r5, r5, r4, ror r6
   2bb20:	andeq	r5, r5, r8, ror #12
   2bb24:	andeq	r5, r5, r8, asr r6
   2bb28:	andeq	r5, r5, ip, asr #12
   2bb2c:	andeq	r5, r5, r0, asr #12
   2bb30:	andeq	ip, r5, r4, lsl #19
   2bb34:	andeq	ip, r5, r0, lsl r4
   2bb38:	andeq	sp, r5, r8, lsl #1
   2bb3c:	andeq	ip, r5, r8, asr r9
   2bb40:	andeq	ip, r5, ip, asr #18
   2bb44:	andeq	ip, r5, ip, lsr r9
   2bb48:	andeq	fp, r5, r8, lsl #24
   2bb4c:	muleq	r5, r0, r8
   2bb50:			; <UNDEFINED> instruction: 0x0005c8b4
   2bb54:	andeq	ip, r5, r8, lsr #4
   2bb58:	andeq	ip, r5, r4, asr r1
   2bb5c:	andeq	ip, r5, r8, lsr sp
   2bb60:	ldr	r9, [r4, #20]
   2bb64:	ldr	r1, [pc, #-48]	; 2bb3c <fputs@plt+0x26524>
   2bb68:	mov	r0, r9
   2bb6c:	add	r1, pc, r1
   2bb70:	bl	65b84 <fputs@plt+0x6056c>
   2bb74:	cmp	r0, #0
   2bb78:	beq	2b818 <fputs@plt+0x26200>
   2bb7c:	ldrb	r3, [r5, #2]
   2bb80:	tst	r3, #1
   2bb84:	bne	2b784 <fputs@plt+0x2616c>
   2bb88:	ldr	r5, [r4, #24]
   2bb8c:	ldr	r1, [pc, #-84]	; 2bb40 <fputs@plt+0x26528>
   2bb90:	mov	r0, r5
   2bb94:	add	r1, pc, r1
   2bb98:	bl	65b84 <fputs@plt+0x6056c>
   2bb9c:	cmp	r0, #0
   2bba0:	bne	2bc80 <fputs@plt+0x26668>
   2bba4:	ldr	r1, [pc, #-104]	; 2bb44 <fputs@plt+0x2652c>
   2bba8:	mov	r0, r5
   2bbac:	add	r1, pc, r1
   2bbb0:	bl	65b84 <fputs@plt+0x6056c>
   2bbb4:	cmp	r0, #0
   2bbb8:	beq	2bc58 <fputs@plt+0x26640>
   2bbbc:	add	r5, sp, #176	; 0xb0
   2bbc0:	mov	r0, r5
   2bbc4:	bl	52848 <fputs@plt+0x4d230>
   2bbc8:	cmp	r0, #0
   2bbcc:	blt	2bc50 <fputs@plt+0x26638>
   2bbd0:	ldr	r0, [sp, #60]	; 0x3c
   2bbd4:	add	r1, sp, #108	; 0x6c
   2bbd8:	bl	3a7a8 <fputs@plt+0x35190>
   2bbdc:	cmp	r0, #0
   2bbe0:	blt	2bc50 <fputs@plt+0x26638>
   2bbe4:	add	r3, sp, #192	; 0xc0
   2bbe8:	str	r3, [sp]
   2bbec:	ldm	r5, {r0, r1, r2, r3}
   2bbf0:	ldr	r5, [sp, #108]	; 0x6c
   2bbf4:	bl	52634 <fputs@plt+0x4d01c>
   2bbf8:	ldr	r1, [pc, #-184]	; 2bb48 <fputs@plt+0x26530>
   2bbfc:	mov	r2, r0
   2bc00:	mov	r0, r5
   2bc04:	add	r1, pc, r1
   2bc08:	bl	3d624 <fputs@plt+0x3800c>
   2bc0c:	cmp	r0, #0
   2bc10:	mov	sl, r0
   2bc14:	blt	2bc34 <fputs@plt+0x2661c>
   2bc18:	mov	r0, r6
   2bc1c:	ldr	r1, [sp, #108]	; 0x6c
   2bc20:	mov	r2, #0
   2bc24:	bl	2c39c <fputs@plt+0x26d84>
   2bc28:	cmp	r0, #0
   2bc2c:	movlt	sl, r0
   2bc30:	movge	sl, #1
   2bc34:	ldr	r0, [sp, #108]	; 0x6c
   2bc38:	cmp	r0, #0
   2bc3c:	beq	2bc44 <fputs@plt+0x2662c>
   2bc40:	bl	3a9b0 <fputs@plt+0x35398>
   2bc44:	cmp	sl, #0
   2bc48:	bne	2b448 <fputs@plt+0x25e30>
   2bc4c:	b	2b818 <fputs@plt+0x26200>
   2bc50:	mov	sl, r0
   2bc54:	b	2bc34 <fputs@plt+0x2661c>
   2bc58:	ldr	r2, [pc, #-276]	; 2bb4c <fputs@plt+0x26534>
   2bc5c:	add	r1, sp, #108	; 0x6c
   2bc60:	ldr	r3, [pc, #-280]	; 2bb50 <fputs@plt+0x26538>
   2bc64:	str	r5, [sp]
   2bc68:	add	r2, pc, r2
   2bc6c:	ldr	r0, [sp, #60]	; 0x3c
   2bc70:	add	r3, pc, r3
   2bc74:	str	r9, [sp, #4]
   2bc78:	bl	3bc44 <fputs@plt+0x3662c>
   2bc7c:	b	2bc0c <fputs@plt+0x265f4>
   2bc80:	ldr	r0, [sp, #60]	; 0x3c
   2bc84:	add	r1, sp, #108	; 0x6c
   2bc88:	bl	3a7a8 <fputs@plt+0x35190>
   2bc8c:	b	2bc0c <fputs@plt+0x265f4>
   2bc90:	ldr	r3, [sp, #108]	; 0x6c
   2bc94:	mov	r5, r0
   2bc98:	cmp	r3, #0
   2bc9c:	beq	2ba5c <fputs@plt+0x26444>
   2bca0:	mov	r0, r3
   2bca4:	b	2ba58 <fputs@plt+0x26440>
   2bca8:	cmp	sl, r3
   2bcac:	movlt	r3, #0
   2bcb0:	movge	r3, #1
   2bcb4:	b	2ae7c <fputs@plt+0x25864>
   2bcb8:	mov	r2, r1
   2bcbc:	mov	lr, r3
   2bcc0:	b	2b610 <fputs@plt+0x25ff8>
   2bcc4:	mov	r5, r0
   2bcc8:	b	2ba4c <fputs@plt+0x26434>
   2bccc:	mov	r5, r0
   2bcd0:	b	2ba5c <fputs@plt+0x26444>
   2bcd4:	ldr	r0, [pc, #-392]	; 2bb54 <fputs@plt+0x2653c>
   2bcd8:	movw	r2, #1691	; 0x69b
   2bcdc:	ldr	r1, [pc, #-396]	; 2bb58 <fputs@plt+0x26540>
   2bce0:	ldr	r3, [pc, #-396]	; 2bb5c <fputs@plt+0x26544>
   2bce4:	add	r0, pc, r0
   2bce8:	add	r1, pc, r1
   2bcec:	add	r3, pc, r3
   2bcf0:	bl	76bb0 <fputs@plt+0x71598>
   2bcf4:	push	{lr}		; (str lr, [sp, #-4]!)
   2bcf8:	sub	sp, sp, #12
   2bcfc:	mov	r2, #0
   2bd00:	mov	r3, #0
   2bd04:	str	r1, [sp]
   2bd08:	mov	r1, #0
   2bd0c:	bl	2ab7c <fputs@plt+0x25564>
   2bd10:	add	sp, sp, #12
   2bd14:	pop	{pc}		; (ldr pc, [sp], #4)
   2bd18:	push	{r4, r5, lr}
   2bd1c:	subs	r4, r3, #0
   2bd20:	sub	sp, sp, #12
   2bd24:	beq	2bd9c <fputs@plt+0x26784>
   2bd28:	mov	r0, r4
   2bd2c:	mov	r1, #0
   2bd30:	bl	2bcf4 <fputs@plt+0x266dc>
   2bd34:	subs	r5, r0, #0
   2bd38:	blt	2bd48 <fputs@plt+0x26730>
   2bd3c:	mov	r0, #1
   2bd40:	add	sp, sp, #12
   2bd44:	pop	{r4, r5, pc}
   2bd48:	bl	77b7c <fputs@plt+0x72564>
   2bd4c:	cmp	r0, #6
   2bd50:	bgt	2bd68 <fputs@plt+0x26750>
   2bd54:	mov	r0, r4
   2bd58:	bl	27e9c <fputs@plt+0x22884>
   2bd5c:	mov	r0, #1
   2bd60:	add	sp, sp, #12
   2bd64:	pop	{r4, r5, pc}
   2bd68:	ldr	lr, [pc, #76]	; 2bdbc <fputs@plt+0x267a4>
   2bd6c:	mov	r1, r5
   2bd70:	ldr	ip, [pc, #72]	; 2bdc0 <fputs@plt+0x267a8>
   2bd74:	movw	r3, #3041	; 0xbe1
   2bd78:	ldr	r2, [pc, #68]	; 2bdc4 <fputs@plt+0x267ac>
   2bd7c:	add	lr, pc, lr
   2bd80:	add	ip, pc, ip
   2bd84:	str	lr, [sp]
   2bd88:	add	r2, pc, r2
   2bd8c:	str	ip, [sp, #4]
   2bd90:	mov	r0, #7
   2bd94:	bl	76de4 <fputs@plt+0x717cc>
   2bd98:	b	2bd54 <fputs@plt+0x2673c>
   2bd9c:	ldr	r0, [pc, #36]	; 2bdc8 <fputs@plt+0x267b0>
   2bda0:	movw	r2, #3037	; 0xbdd
   2bda4:	ldr	r1, [pc, #32]	; 2bdcc <fputs@plt+0x267b4>
   2bda8:	ldr	r3, [pc, #32]	; 2bdd0 <fputs@plt+0x267b8>
   2bdac:	add	r0, pc, r0
   2bdb0:	add	r1, pc, r1
   2bdb4:	add	r3, pc, r3
   2bdb8:	bl	76bb0 <fputs@plt+0x71598>
   2bdbc:			; <UNDEFINED> instruction: 0x0005cdb4
   2bdc0:	andeq	ip, r5, ip, lsr #17
   2bdc4:	strheq	ip, [r5], -r4
   2bdc8:	andeq	lr, r5, ip, asr pc
   2bdcc:	andeq	ip, r5, ip, lsl #1
   2bdd0:	andeq	ip, r5, ip, lsr #26
   2bdd4:	push	{r4, lr}
   2bdd8:	subs	r4, r0, #0
   2bddc:	beq	2be54 <fputs@plt+0x2683c>
   2bde0:	ldr	r3, [r4, #4]
   2bde4:	cmp	r3, #0
   2bde8:	beq	2be4c <fputs@plt+0x26834>
   2bdec:	sub	r2, r3, #5
   2bdf0:	cmp	r2, #1
   2bdf4:	bls	2be4c <fputs@plt+0x26834>
   2bdf8:	cmp	r3, #4
   2bdfc:	beq	2be44 <fputs@plt+0x2682c>
   2be00:	mov	r0, r4
   2be04:	mov	r1, #0
   2be08:	bl	2bcf4 <fputs@plt+0x266dc>
   2be0c:	cmp	r0, #0
   2be10:	poplt	{r4, pc}
   2be14:	ldr	r3, [r4, #4]
   2be18:	cmp	r3, #4
   2be1c:	beq	2be44 <fputs@plt+0x2682c>
   2be20:	cmp	r0, #0
   2be24:	bne	2be00 <fputs@plt+0x267e8>
   2be28:	mov	r0, r4
   2be2c:	mvn	r2, #0
   2be30:	mvn	r3, #0
   2be34:	bl	2a4c8 <fputs@plt+0x24eb0>
   2be38:	cmp	r0, #0
   2be3c:	bge	2be00 <fputs@plt+0x267e8>
   2be40:	pop	{r4, pc}
   2be44:	mov	r0, #1
   2be48:	pop	{r4, pc}
   2be4c:	mvn	r0, #106	; 0x6a
   2be50:	pop	{r4, pc}
   2be54:	ldr	r0, [pc, #24]	; 2be74 <fputs@plt+0x2685c>
   2be58:	movw	r2, #1928	; 0x788
   2be5c:	ldr	r1, [pc, #20]	; 2be78 <fputs@plt+0x26860>
   2be60:	ldr	r3, [pc, #20]	; 2be7c <fputs@plt+0x26864>
   2be64:	add	r0, pc, r0
   2be68:	add	r1, pc, r1
   2be6c:	add	r3, pc, r3
   2be70:	bl	76bb0 <fputs@plt+0x71598>
   2be74:	andeq	lr, r5, r4, lsr #29
   2be78:	ldrdeq	fp, [r5], -r4
   2be7c:	muleq	r5, r0, sp
   2be80:	push	{r3, r4, r5, r6, r7, lr}
   2be84:	subs	r6, r0, #0
   2be88:	mov	r7, r1
   2be8c:	beq	2bf0c <fputs@plt+0x268f4>
   2be90:	ldr	r3, [r6, #4]
   2be94:	cmp	r3, #0
   2be98:	beq	2bf5c <fputs@plt+0x26944>
   2be9c:	bl	29b1c <fputs@plt+0x24504>
   2bea0:	cmp	r0, #0
   2bea4:	bne	2bf34 <fputs@plt+0x2691c>
   2bea8:	mov	r3, #968	; 0x3c8
   2beac:	mov	r4, #8
   2beb0:	ldrd	r2, [r3, r6]
   2beb4:	mov	r5, #0
   2beb8:	and	r4, r4, r2
   2bebc:	and	r5, r5, r3
   2bec0:	orrs	r1, r4, r5
   2bec4:	popne	{r3, r4, r5, r6, r7, pc}
   2bec8:	cmp	r7, #104	; 0x68
   2becc:	beq	2bedc <fputs@plt+0x268c4>
   2bed0:	mov	r0, r7
   2bed4:	bl	4484c <fputs@plt+0x3f234>
   2bed8:	pop	{r3, r4, r5, r6, r7, pc}
   2bedc:	mov	r4, #1
   2bee0:	mov	r5, #0
   2bee4:	and	r2, r2, r4
   2bee8:	and	r3, r3, r5
   2beec:	orrs	r1, r2, r3
   2bef0:	popeq	{r3, r4, r5, r6, r7, pc}
   2bef4:	mov	r0, r6
   2bef8:	bl	2bdd4 <fputs@plt+0x267bc>
   2befc:	cmp	r0, #0
   2bf00:	ldrbge	r0, [r6, #24]
   2bf04:	ubfxge	r0, r0, #1, #1
   2bf08:	pop	{r3, r4, r5, r6, r7, pc}
   2bf0c:	ldr	r0, [pc, #112]	; 2bf84 <fputs@plt+0x2696c>
   2bf10:	movw	r2, #1462	; 0x5b6
   2bf14:	ldr	r1, [pc, #108]	; 2bf88 <fputs@plt+0x26970>
   2bf18:	ldr	r3, [pc, #108]	; 2bf8c <fputs@plt+0x26974>
   2bf1c:	add	r0, pc, r0
   2bf20:	add	r1, pc, r1
   2bf24:	add	r3, pc, r3
   2bf28:	bl	76ea0 <fputs@plt+0x71888>
   2bf2c:	mvn	r0, #21
   2bf30:	pop	{r3, r4, r5, r6, r7, pc}
   2bf34:	ldr	r0, [pc, #84]	; 2bf90 <fputs@plt+0x26978>
   2bf38:	movw	r2, #1464	; 0x5b8
   2bf3c:	ldr	r1, [pc, #80]	; 2bf94 <fputs@plt+0x2697c>
   2bf40:	ldr	r3, [pc, #80]	; 2bf98 <fputs@plt+0x26980>
   2bf44:	add	r0, pc, r0
   2bf48:	add	r1, pc, r1
   2bf4c:	add	r3, pc, r3
   2bf50:	bl	76ea0 <fputs@plt+0x71888>
   2bf54:	mvn	r0, #9
   2bf58:	pop	{r3, r4, r5, r6, r7, pc}
   2bf5c:	ldr	r0, [pc, #56]	; 2bf9c <fputs@plt+0x26984>
   2bf60:	movw	r2, #1463	; 0x5b7
   2bf64:	ldr	r1, [pc, #52]	; 2bfa0 <fputs@plt+0x26988>
   2bf68:	ldr	r3, [pc, #52]	; 2bfa4 <fputs@plt+0x2698c>
   2bf6c:	add	r0, pc, r0
   2bf70:	add	r1, pc, r1
   2bf74:	add	r3, pc, r3
   2bf78:	bl	76ea0 <fputs@plt+0x71888>
   2bf7c:	mvn	r0, #106	; 0x6a
   2bf80:	pop	{r3, r4, r5, r6, r7, pc}
   2bf84:	andeq	lr, r5, ip, ror #27
   2bf88:	andeq	fp, r5, ip, lsl pc
   2bf8c:	andeq	fp, r5, ip, lsl lr
   2bf90:	strdeq	ip, [r5], -r0
   2bf94:	strdeq	fp, [r5], -r4
   2bf98:	strdeq	fp, [r5], -r4
   2bf9c:	andeq	ip, r5, ip, ror #13
   2bfa0:	andeq	fp, r5, ip, asr #29
   2bfa4:	andeq	fp, r5, ip, asr #27
   2bfa8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2bfac:	mov	r9, r3
   2bfb0:	ldr	lr, [pc, #940]	; 2c364 <fputs@plt+0x26d4c>
   2bfb4:	sub	sp, sp, #20
   2bfb8:	ldr	ip, [pc, #936]	; 2c368 <fputs@plt+0x26d50>
   2bfbc:	mov	r6, r0
   2bfc0:	add	lr, pc, lr
   2bfc4:	mov	r0, r1
   2bfc8:	mov	r8, r2
   2bfcc:	ldr	r7, [lr, ip]
   2bfd0:	mov	r3, lr
   2bfd4:	ldr	r3, [r7]
   2bfd8:	str	r3, [sp, #12]
   2bfdc:	bl	3a92c <fputs@plt+0x35314>
   2bfe0:	cmp	r6, #0
   2bfe4:	str	r0, [sp, #4]
   2bfe8:	beq	2c320 <fputs@plt+0x26d08>
   2bfec:	cmp	r0, #0
   2bff0:	beq	2c2f4 <fputs@plt+0x26cdc>
   2bff4:	mov	r0, r6
   2bff8:	bl	29b1c <fputs@plt+0x24504>
   2bffc:	cmp	r0, #0
   2c000:	bne	2c2c8 <fputs@plt+0x26cb0>
   2c004:	ldrb	r3, [r6, #24]
   2c008:	tst	r3, #1
   2c00c:	bne	2c27c <fputs@plt+0x26c64>
   2c010:	ldr	r3, [r6, #4]
   2c014:	ldr	r1, [sp, #4]
   2c018:	sub	r3, r3, #1
   2c01c:	cmp	r3, #3
   2c020:	mvnhi	r4, #106	; 0x6a
   2c024:	bhi	2c120 <fputs@plt+0x26b08>
   2c028:	ldr	r3, [r1, #332]	; 0x14c
   2c02c:	cmp	r3, #0
   2c030:	bne	2c14c <fputs@plt+0x26b34>
   2c034:	cmp	r8, #0
   2c038:	beq	2c174 <fputs@plt+0x26b5c>
   2c03c:	mov	r0, r6
   2c040:	mov	r2, #0
   2c044:	mov	r3, #0
   2c048:	bl	27714 <fputs@plt+0x220fc>
   2c04c:	cmp	r0, #0
   2c050:	blt	2c118 <fputs@plt+0x26b00>
   2c054:	mov	r0, r6
   2c058:	add	r1, sp, #4
   2c05c:	bl	28370 <fputs@plt+0x22d58>
   2c060:	cmp	r0, #0
   2c064:	blt	2c118 <fputs@plt+0x26b00>
   2c068:	ldr	r1, [sp, #4]
   2c06c:	ldrb	r3, [r1, #240]	; 0xf0
   2c070:	tst	r3, #2
   2c074:	bne	2c0d8 <fputs@plt+0x26ac0>
   2c078:	ldr	r3, [r6, #4]
   2c07c:	ldr	r0, [r6, #56]	; 0x38
   2c080:	sub	r3, r3, #3
   2c084:	cmp	r3, #1
   2c088:	bls	2c1b4 <fputs@plt+0x26b9c>
   2c08c:	cmp	r0, #393216	; 0x60000
   2c090:	bcs	2c23c <fputs@plt+0x26c24>
   2c094:	add	r2, r0, #1
   2c098:	add	r1, r6, #64	; 0x40
   2c09c:	add	r0, r6, #52	; 0x34
   2c0a0:	mov	r3, #4
   2c0a4:	bl	6bfc8 <fputs@plt+0x669b0>
   2c0a8:	cmp	r0, #0
   2c0ac:	ldreq	r1, [sp, #4]
   2c0b0:	mvneq	r4, #11
   2c0b4:	beq	2c120 <fputs@plt+0x26b08>
   2c0b8:	ldr	r4, [r6, #56]	; 0x38
   2c0bc:	ldr	r0, [sp, #4]
   2c0c0:	add	r3, r4, #1
   2c0c4:	str	r3, [r6, #56]	; 0x38
   2c0c8:	ldr	r5, [r6, #52]	; 0x34
   2c0cc:	bl	3a92c <fputs@plt+0x35314>
   2c0d0:	str	r0, [r5, r4, lsl #2]
   2c0d4:	ldr	r1, [sp, #4]
   2c0d8:	cmp	r8, #0
   2c0dc:	beq	2c1ac <fputs@plt+0x26b94>
   2c0e0:	ldr	r3, [r1, #244]	; 0xf4
   2c0e4:	ldrb	r2, [r3, #3]
   2c0e8:	ldr	r0, [r3, #8]
   2c0ec:	cmp	r2, #2
   2c0f0:	ldrb	r2, [r3]
   2c0f4:	beq	2c194 <fputs@plt+0x26b7c>
   2c0f8:	cmp	r2, #108	; 0x6c
   2c0fc:	ldreq	r2, [r3, #8]
   2c100:	revne	r2, r0
   2c104:	mov	r3, #0
   2c108:	str	r2, [r8]
   2c10c:	mov	r4, #1
   2c110:	str	r3, [r8, #4]
   2c114:	b	2c128 <fputs@plt+0x26b10>
   2c118:	ldr	r1, [sp, #4]
   2c11c:	mov	r4, r0
   2c120:	cmp	r1, #0
   2c124:	beq	2c130 <fputs@plt+0x26b18>
   2c128:	mov	r0, r1
   2c12c:	bl	3a9b0 <fputs@plt+0x35398>
   2c130:	ldr	r2, [sp, #12]
   2c134:	mov	r0, r4
   2c138:	ldr	r3, [r7]
   2c13c:	cmp	r2, r3
   2c140:	bne	2c278 <fputs@plt+0x26c60>
   2c144:	add	sp, sp, #20
   2c148:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2c14c:	mov	r0, r6
   2c150:	mov	r1, #104	; 0x68
   2c154:	bl	2be80 <fputs@plt+0x26868>
   2c158:	cmp	r0, #0
   2c15c:	blt	2c118 <fputs@plt+0x26b00>
   2c160:	ldr	r1, [sp, #4]
   2c164:	mvneq	r4, #94	; 0x5e
   2c168:	beq	2c120 <fputs@plt+0x26b08>
   2c16c:	cmp	r8, #0
   2c170:	bne	2c03c <fputs@plt+0x26a24>
   2c174:	ldrb	r3, [r1, #240]	; 0xf0
   2c178:	tst	r3, #1
   2c17c:	ldreq	r3, [r1, #244]	; 0xf4
   2c180:	ldrbeq	r2, [r3, #2]
   2c184:	orreq	r2, r2, #1
   2c188:	strbeq	r2, [r3, #2]
   2c18c:	ldreq	r1, [sp, #4]
   2c190:	b	2c03c <fputs@plt+0x26a24>
   2c194:	cmp	r2, #108	; 0x6c
   2c198:	ldr	r2, [r3, #12]
   2c19c:	beq	2c230 <fputs@plt+0x26c18>
   2c1a0:	rev	r2, r2
   2c1a4:	rev	r3, r0
   2c1a8:	b	2c108 <fputs@plt+0x26af0>
   2c1ac:	mov	r4, #1
   2c1b0:	b	2c120 <fputs@plt+0x26b08>
   2c1b4:	cmp	r0, #0
   2c1b8:	bne	2c08c <fputs@plt+0x26a74>
   2c1bc:	add	r3, sp, #16
   2c1c0:	mov	r2, r9
   2c1c4:	str	r0, [r3, #-8]!
   2c1c8:	mov	r0, r6
   2c1cc:	bl	27914 <fputs@plt+0x222fc>
   2c1d0:	cmp	r0, #0
   2c1d4:	blt	2c244 <fputs@plt+0x26c2c>
   2c1d8:	ldrb	r3, [r6, #24]
   2c1dc:	ldr	r1, [sp, #4]
   2c1e0:	tst	r3, #1
   2c1e4:	bne	2c0d8 <fputs@plt+0x26ac0>
   2c1e8:	ldr	r3, [r1, #260]	; 0x104
   2c1ec:	ldr	r0, [r1, #264]	; 0x108
   2c1f0:	add	r3, r3, #7
   2c1f4:	ldr	r2, [sp, #8]
   2c1f8:	bic	r3, r3, #7
   2c1fc:	add	r0, r0, #16
   2c200:	add	r3, r0, r3
   2c204:	cmp	r2, r3
   2c208:	bcs	2c0d8 <fputs@plt+0x26ac0>
   2c20c:	mov	r0, r1
   2c210:	ldr	r4, [r6, #52]	; 0x34
   2c214:	bl	3a92c <fputs@plt+0x35314>
   2c218:	str	r0, [r4]
   2c21c:	mov	r2, #1
   2c220:	ldmib	sp, {r1, r3}
   2c224:	str	r2, [r6, #56]	; 0x38
   2c228:	str	r3, [r6, #60]	; 0x3c
   2c22c:	b	2c0d8 <fputs@plt+0x26ac0>
   2c230:	ldr	r2, [r3, #8]
   2c234:	ldr	r3, [r3, #12]
   2c238:	b	2c108 <fputs@plt+0x26af0>
   2c23c:	mvn	r4, #104	; 0x68
   2c240:	b	2c128 <fputs@plt+0x26b10>
   2c244:	cmn	r0, #104	; 0x68
   2c248:	beq	2c268 <fputs@plt+0x26c50>
   2c24c:	add	r3, r0, #108	; 0x6c
   2c250:	cmn	r0, #32
   2c254:	cmpne	r3, #1
   2c258:	bls	2c268 <fputs@plt+0x26c50>
   2c25c:	mov	r4, r0
   2c260:	ldr	r1, [sp, #4]
   2c264:	b	2c120 <fputs@plt+0x26b08>
   2c268:	mov	r0, r6
   2c26c:	bl	27e9c <fputs@plt+0x22884>
   2c270:	mvn	r4, #103	; 0x67
   2c274:	b	2c260 <fputs@plt+0x26c48>
   2c278:	bl	524c <__stack_chk_fail@plt>
   2c27c:	mov	r3, #968	; 0x3c8
   2c280:	mov	r4, #8
   2c284:	ldrd	r2, [r3, r6]
   2c288:	mov	r5, #0
   2c28c:	and	r4, r4, r2
   2c290:	and	r5, r5, r3
   2c294:	orrs	r3, r4, r5
   2c298:	beq	2c010 <fputs@plt+0x269f8>
   2c29c:	ldr	r0, [pc, #200]	; 2c36c <fputs@plt+0x26d54>
   2c2a0:	movw	r2, #1725	; 0x6bd
   2c2a4:	ldr	r1, [pc, #196]	; 2c370 <fputs@plt+0x26d58>
   2c2a8:	ldr	r3, [pc, #196]	; 2c374 <fputs@plt+0x26d5c>
   2c2ac:	add	r0, pc, r0
   2c2b0:	add	r1, pc, r1
   2c2b4:	add	r3, pc, r3
   2c2b8:	bl	76ea0 <fputs@plt+0x71888>
   2c2bc:	ldr	r1, [sp, #4]
   2c2c0:	mvn	r4, #29
   2c2c4:	b	2c120 <fputs@plt+0x26b08>
   2c2c8:	ldr	r0, [pc, #168]	; 2c378 <fputs@plt+0x26d60>
   2c2cc:	movw	r2, #1724	; 0x6bc
   2c2d0:	ldr	r1, [pc, #164]	; 2c37c <fputs@plt+0x26d64>
   2c2d4:	ldr	r3, [pc, #164]	; 2c380 <fputs@plt+0x26d68>
   2c2d8:	add	r0, pc, r0
   2c2dc:	add	r1, pc, r1
   2c2e0:	add	r3, pc, r3
   2c2e4:	bl	76ea0 <fputs@plt+0x71888>
   2c2e8:	ldr	r1, [sp, #4]
   2c2ec:	mvn	r4, #9
   2c2f0:	b	2c120 <fputs@plt+0x26b08>
   2c2f4:	ldr	r0, [pc, #136]	; 2c384 <fputs@plt+0x26d6c>
   2c2f8:	movw	r2, #1723	; 0x6bb
   2c2fc:	ldr	r1, [pc, #132]	; 2c388 <fputs@plt+0x26d70>
   2c300:	ldr	r3, [pc, #132]	; 2c38c <fputs@plt+0x26d74>
   2c304:	add	r0, pc, r0
   2c308:	add	r1, pc, r1
   2c30c:	add	r3, pc, r3
   2c310:	bl	76ea0 <fputs@plt+0x71888>
   2c314:	ldr	r1, [sp, #4]
   2c318:	mvn	r4, #21
   2c31c:	b	2c120 <fputs@plt+0x26b08>
   2c320:	ldr	r0, [pc, #104]	; 2c390 <fputs@plt+0x26d78>
   2c324:	movw	r2, #1722	; 0x6ba
   2c328:	ldr	r1, [pc, #100]	; 2c394 <fputs@plt+0x26d7c>
   2c32c:	ldr	r3, [pc, #100]	; 2c398 <fputs@plt+0x26d80>
   2c330:	add	r0, pc, r0
   2c334:	add	r1, pc, r1
   2c338:	add	r3, pc, r3
   2c33c:	bl	76ea0 <fputs@plt+0x71888>
   2c340:	b	2c314 <fputs@plt+0x26cfc>
   2c344:	ldr	r3, [sp, #4]
   2c348:	mov	r4, r0
   2c34c:	cmp	r3, #0
   2c350:	beq	2c35c <fputs@plt+0x26d44>
   2c354:	mov	r0, r3
   2c358:	bl	3a9b0 <fputs@plt+0x35398>
   2c35c:	mov	r0, r4
   2c360:	bl	54f8 <_Unwind_Resume@plt>
   2c364:			; <UNDEFINED> instruction: 0x00084bb8
   2c368:	andeq	r0, r0, r0, asr #8
   2c36c:	andeq	ip, r5, r4, asr #7
   2c370:	andeq	fp, r5, ip, lsl #23
   2c374:	andeq	ip, r5, r0, ror #17
   2c378:	andeq	fp, r5, ip, asr lr
   2c37c:	andeq	fp, r5, r0, ror #22
   2c380:			; <UNDEFINED> instruction: 0x0005c8b4
   2c384:	andeq	r5, r5, ip, lsl #22
   2c388:	andeq	fp, r5, r4, lsr fp
   2c38c:	andeq	ip, r5, r8, lsl #17
   2c390:	ldrdeq	lr, [r5], -r8
   2c394:	andeq	fp, r5, r8, lsl #22
   2c398:	andeq	ip, r5, ip, asr r8
   2c39c:	mov	r3, #0
   2c3a0:	b	2bfa8 <fputs@plt+0x26990>
   2c3a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c3a8:	mov	r5, r3
   2c3ac:	ldr	r4, [pc, #984]	; 2c78c <fputs@plt+0x27174>
   2c3b0:	sub	sp, sp, #20
   2c3b4:	ldr	ip, [pc, #980]	; 2c790 <fputs@plt+0x27178>
   2c3b8:	mov	r6, r0
   2c3bc:	add	r4, pc, r4
   2c3c0:	mov	r0, r2
   2c3c4:	mov	r8, r1
   2c3c8:	ldr	r9, [sp, #56]	; 0x38
   2c3cc:	ldr	r7, [r4, ip]
   2c3d0:	ldr	r3, [r7]
   2c3d4:	str	r3, [sp, #12]
   2c3d8:	bl	3a92c <fputs@plt+0x35314>
   2c3dc:	cmp	r6, #0
   2c3e0:	str	r0, [sp, #8]
   2c3e4:	beq	2c67c <fputs@plt+0x27064>
   2c3e8:	cmp	r0, #0
   2c3ec:	beq	2c6ec <fputs@plt+0x270d4>
   2c3f0:	ldr	r3, [r0, #244]	; 0xf4
   2c3f4:	ldrb	r2, [r3, #1]
   2c3f8:	cmp	r2, #1
   2c3fc:	bne	2c6c8 <fputs@plt+0x270b0>
   2c400:	ldrb	r3, [r3, #2]
   2c404:	tst	r3, #1
   2c408:	bne	2c6a4 <fputs@plt+0x2708c>
   2c40c:	cmp	r5, #0
   2c410:	beq	2c738 <fputs@plt+0x27120>
   2c414:	mov	r0, r6
   2c418:	bl	29b1c <fputs@plt+0x24504>
   2c41c:	cmp	r0, #0
   2c420:	bne	2c710 <fputs@plt+0x270f8>
   2c424:	ldrb	r3, [r6, #24]
   2c428:	tst	r3, #1
   2c42c:	bne	2c634 <fputs@plt+0x2701c>
   2c430:	ldr	r3, [r6, #4]
   2c434:	sub	r3, r3, #1
   2c438:	cmp	r3, #3
   2c43c:	bhi	2c5d0 <fputs@plt+0x26fb8>
   2c440:	ldr	r3, [pc, #844]	; 2c794 <fputs@plt+0x2717c>
   2c444:	add	r0, r6, #128	; 0x80
   2c448:	ldr	r1, [r4, r3]
   2c44c:	bl	72830 <fputs@plt+0x6d218>
   2c450:	cmp	r0, #0
   2c454:	blt	2c5a0 <fputs@plt+0x26f88>
   2c458:	ldr	r1, [pc, #824]	; 2c798 <fputs@plt+0x27180>
   2c45c:	add	r0, r6, #124	; 0x7c
   2c460:	add	r1, pc, r1
   2c464:	bl	74374 <fputs@plt+0x6ed5c>
   2c468:	cmp	r0, #0
   2c46c:	blt	2c5a0 <fputs@plt+0x26f88>
   2c470:	mov	r0, r6
   2c474:	ldr	r1, [sp, #8]
   2c478:	ldrd	r2, [sp, #64]	; 0x40
   2c47c:	bl	27714 <fputs@plt+0x220fc>
   2c480:	cmp	r0, #0
   2c484:	blt	2c5a0 <fputs@plt+0x26f88>
   2c488:	mov	r0, r6
   2c48c:	add	r1, sp, #8
   2c490:	bl	28370 <fputs@plt+0x22d58>
   2c494:	cmp	r0, #0
   2c498:	blt	2c5a0 <fputs@plt+0x26f88>
   2c49c:	rsbs	r1, r8, #1
   2c4a0:	str	r9, [sp]
   2c4a4:	mov	r0, r6
   2c4a8:	mov	r2, #0
   2c4ac:	movcc	r1, #0
   2c4b0:	mov	r3, #32
   2c4b4:	bl	4fda0 <fputs@plt+0x4a788>
   2c4b8:	subs	r9, r0, #0
   2c4bc:	beq	2c62c <fputs@plt+0x27014>
   2c4c0:	ldr	r3, [sp, #8]
   2c4c4:	str	r5, [r9, #32]
   2c4c8:	ldr	r3, [r3, #244]	; 0xf4
   2c4cc:	ldrb	r2, [r3, #3]
   2c4d0:	ldr	r1, [r3, #8]
   2c4d4:	cmp	r2, #2
   2c4d8:	ldrb	r2, [r3]
   2c4dc:	beq	2c5d8 <fputs@plt+0x26fc0>
   2c4e0:	cmp	r2, #108	; 0x6c
   2c4e4:	ldreq	r2, [r3, #8]
   2c4e8:	revne	r2, r1
   2c4ec:	mov	r3, #0
   2c4f0:	add	sl, r9, #48	; 0x30
   2c4f4:	add	fp, r9, #32
   2c4f8:	str	r2, [r9, #48]	; 0x30
   2c4fc:	str	r3, [r9, #52]	; 0x34
   2c500:	mov	r1, sl
   2c504:	ldr	r0, [r6, #128]	; 0x80
   2c508:	mov	r2, fp
   2c50c:	bl	7296c <fputs@plt+0x6d354>
   2c510:	subs	r4, r0, #0
   2c514:	movlt	r2, #0
   2c518:	movlt	r3, #0
   2c51c:	strdlt	r2, [r9, #48]	; 0x30
   2c520:	blt	2c600 <fputs@plt+0x26fe8>
   2c524:	ldr	r1, [sp, #8]
   2c528:	mov	r0, #448	; 0x1c0
   2c52c:	mvn	r2, #0
   2c530:	mvn	r3, #0
   2c534:	ldrd	r4, [r1, r0]
   2c538:	cmp	r5, r3
   2c53c:	cmpeq	r4, r2
   2c540:	beq	2c60c <fputs@plt+0x26ff4>
   2c544:	mov	r0, #1
   2c548:	bl	6ff34 <fputs@plt+0x6a91c>
   2c54c:	adds	r0, r0, r4
   2c550:	adc	r1, r1, r5
   2c554:	strd	r0, [r9, #40]	; 0x28
   2c558:	orrs	r2, r0, r1
   2c55c:	beq	2c578 <fputs@plt+0x26f60>
   2c560:	mov	r1, fp
   2c564:	ldr	r0, [r6, #124]	; 0x7c
   2c568:	add	r2, r9, #56	; 0x38
   2c56c:	bl	743f4 <fputs@plt+0x6eddc>
   2c570:	cmp	r0, #0
   2c574:	blt	2c5f0 <fputs@plt+0x26fd8>
   2c578:	ldr	r1, [sp, #8]
   2c57c:	mov	r0, r6
   2c580:	mov	r2, sl
   2c584:	bl	2c39c <fputs@plt+0x26d84>
   2c588:	cmp	r0, #0
   2c58c:	mov	r4, r0
   2c590:	blt	2c600 <fputs@plt+0x26fe8>
   2c594:	cmp	r8, #0
   2c598:	strne	r9, [r8]
   2c59c:	b	2c5a4 <fputs@plt+0x26f8c>
   2c5a0:	mov	r4, r0
   2c5a4:	ldr	r0, [sp, #8]
   2c5a8:	cmp	r0, #0
   2c5ac:	beq	2c5b4 <fputs@plt+0x26f9c>
   2c5b0:	bl	3a9b0 <fputs@plt+0x35398>
   2c5b4:	ldr	r2, [sp, #12]
   2c5b8:	mov	r0, r4
   2c5bc:	ldr	r3, [r7]
   2c5c0:	cmp	r2, r3
   2c5c4:	bne	2c628 <fputs@plt+0x27010>
   2c5c8:	add	sp, sp, #20
   2c5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c5d0:	mvn	r4, #106	; 0x6a
   2c5d4:	b	2c5a4 <fputs@plt+0x26f8c>
   2c5d8:	cmp	r2, #108	; 0x6c
   2c5dc:	ldr	r2, [r3, #12]
   2c5e0:	beq	2c61c <fputs@plt+0x27004>
   2c5e4:	rev	r2, r2
   2c5e8:	rev	r3, r1
   2c5ec:	b	2c4f0 <fputs@plt+0x26ed8>
   2c5f0:	mov	r4, r0
   2c5f4:	mov	r2, #0
   2c5f8:	mov	r3, #0
   2c5fc:	strd	r2, [r9, #40]	; 0x28
   2c600:	mov	r0, r9
   2c604:	bl	50464 <fputs@plt+0x4ae4c>
   2c608:	b	2c5a4 <fputs@plt+0x26f8c>
   2c60c:	mov	r2, #0
   2c610:	mov	r3, #0
   2c614:	strd	r2, [r9, #40]	; 0x28
   2c618:	b	2c57c <fputs@plt+0x26f64>
   2c61c:	ldr	r2, [r3, #8]
   2c620:	ldr	r3, [r3, #12]
   2c624:	b	2c4f0 <fputs@plt+0x26ed8>
   2c628:	bl	524c <__stack_chk_fail@plt>
   2c62c:	mvn	r4, #11
   2c630:	b	2c5a4 <fputs@plt+0x26f8c>
   2c634:	mov	r1, #968	; 0x3c8
   2c638:	mov	r2, #8
   2c63c:	ldrd	r0, [r1, r6]
   2c640:	mov	r3, #0
   2c644:	and	r2, r2, r0
   2c648:	and	r3, r3, r1
   2c64c:	orrs	r1, r2, r3
   2c650:	beq	2c430 <fputs@plt+0x26e18>
   2c654:	ldr	r0, [pc, #320]	; 2c79c <fputs@plt+0x27184>
   2c658:	movw	r2, #1871	; 0x74f
   2c65c:	ldr	r1, [pc, #316]	; 2c7a0 <fputs@plt+0x27188>
   2c660:	ldr	r3, [pc, #316]	; 2c7a4 <fputs@plt+0x2718c>
   2c664:	add	r0, pc, r0
   2c668:	add	r1, pc, r1
   2c66c:	add	r3, pc, r3
   2c670:	bl	76ea0 <fputs@plt+0x71888>
   2c674:	mvn	r4, #29
   2c678:	b	2c5a4 <fputs@plt+0x26f8c>
   2c67c:	ldr	r0, [pc, #292]	; 2c7a8 <fputs@plt+0x27190>
   2c680:	movw	r2, #1865	; 0x749
   2c684:	ldr	r1, [pc, #288]	; 2c7ac <fputs@plt+0x27194>
   2c688:	ldr	r3, [pc, #288]	; 2c7b0 <fputs@plt+0x27198>
   2c68c:	add	r0, pc, r0
   2c690:	add	r1, pc, r1
   2c694:	add	r3, pc, r3
   2c698:	bl	76ea0 <fputs@plt+0x71888>
   2c69c:	mvn	r4, #21
   2c6a0:	b	2c5a4 <fputs@plt+0x26f8c>
   2c6a4:	ldr	r0, [pc, #264]	; 2c7b4 <fputs@plt+0x2719c>
   2c6a8:	movw	r2, #1868	; 0x74c
   2c6ac:	ldr	r1, [pc, #260]	; 2c7b8 <fputs@plt+0x271a0>
   2c6b0:	ldr	r3, [pc, #260]	; 2c7bc <fputs@plt+0x271a4>
   2c6b4:	add	r0, pc, r0
   2c6b8:	add	r1, pc, r1
   2c6bc:	add	r3, pc, r3
   2c6c0:	bl	76ea0 <fputs@plt+0x71888>
   2c6c4:	b	2c69c <fputs@plt+0x27084>
   2c6c8:	ldr	r0, [pc, #240]	; 2c7c0 <fputs@plt+0x271a8>
   2c6cc:	movw	r2, #1867	; 0x74b
   2c6d0:	ldr	r1, [pc, #236]	; 2c7c4 <fputs@plt+0x271ac>
   2c6d4:	ldr	r3, [pc, #236]	; 2c7c8 <fputs@plt+0x271b0>
   2c6d8:	add	r0, pc, r0
   2c6dc:	add	r1, pc, r1
   2c6e0:	add	r3, pc, r3
   2c6e4:	bl	76ea0 <fputs@plt+0x71888>
   2c6e8:	b	2c69c <fputs@plt+0x27084>
   2c6ec:	ldr	r0, [pc, #216]	; 2c7cc <fputs@plt+0x271b4>
   2c6f0:	movw	r2, #1866	; 0x74a
   2c6f4:	ldr	r1, [pc, #212]	; 2c7d0 <fputs@plt+0x271b8>
   2c6f8:	ldr	r3, [pc, #212]	; 2c7d4 <fputs@plt+0x271bc>
   2c6fc:	add	r0, pc, r0
   2c700:	add	r1, pc, r1
   2c704:	add	r3, pc, r3
   2c708:	bl	76ea0 <fputs@plt+0x71888>
   2c70c:	b	2c69c <fputs@plt+0x27084>
   2c710:	ldr	r0, [pc, #192]	; 2c7d8 <fputs@plt+0x271c0>
   2c714:	movw	r2, #1870	; 0x74e
   2c718:	ldr	r1, [pc, #188]	; 2c7dc <fputs@plt+0x271c4>
   2c71c:	ldr	r3, [pc, #188]	; 2c7e0 <fputs@plt+0x271c8>
   2c720:	add	r0, pc, r0
   2c724:	add	r1, pc, r1
   2c728:	add	r3, pc, r3
   2c72c:	bl	76ea0 <fputs@plt+0x71888>
   2c730:	mvn	r4, #9
   2c734:	b	2c5a4 <fputs@plt+0x26f8c>
   2c738:	ldr	r0, [pc, #164]	; 2c7e4 <fputs@plt+0x271cc>
   2c73c:	movw	r2, #1869	; 0x74d
   2c740:	ldr	r1, [pc, #160]	; 2c7e8 <fputs@plt+0x271d0>
   2c744:	ldr	r3, [pc, #160]	; 2c7ec <fputs@plt+0x271d4>
   2c748:	add	r0, pc, r0
   2c74c:	add	r1, pc, r1
   2c750:	add	r3, pc, r3
   2c754:	bl	76ea0 <fputs@plt+0x71888>
   2c758:	b	2c69c <fputs@plt+0x27084>
   2c75c:	mov	r4, r0
   2c760:	ldr	r0, [sp, #8]
   2c764:	cmp	r0, #0
   2c768:	beq	2c770 <fputs@plt+0x27158>
   2c76c:	bl	3a9b0 <fputs@plt+0x35398>
   2c770:	mov	r0, r4
   2c774:	bl	54f8 <_Unwind_Resume@plt>
   2c778:	b	2c75c <fputs@plt+0x27144>
   2c77c:	mov	r4, r0
   2c780:	mov	r0, r9
   2c784:	bl	50464 <fputs@plt+0x4ae4c>
   2c788:	b	2c760 <fputs@plt+0x27148>
   2c78c:			; <UNDEFINED> instruction: 0x000847bc
   2c790:	andeq	r0, r0, r0, asr #8
   2c794:	andeq	r0, r0, ip, asr r4
   2c798:			; <UNDEFINED> instruction: 0xffffae30
   2c79c:	andeq	ip, r5, ip
   2c7a0:	ldrdeq	fp, [r5], -r4
   2c7a4:	andeq	ip, r5, ip, ror r5
   2c7a8:	andeq	lr, r5, ip, ror r6
   2c7ac:	andeq	fp, r5, ip, lsr #15
   2c7b0:	andeq	ip, r5, r4, asr r5
   2c7b4:	andeq	ip, r5, ip, lsr #32
   2c7b8:	andeq	fp, r5, r4, lsl #15
   2c7bc:	andeq	ip, r5, ip, lsr #10
   2c7c0:	ldrdeq	fp, [r5], -r8
   2c7c4:	andeq	fp, r5, r0, ror #14
   2c7c8:	andeq	ip, r5, r8, lsl #10
   2c7cc:	andeq	r5, r5, r4, lsl r7
   2c7d0:	andeq	fp, r5, ip, lsr r7
   2c7d4:	andeq	ip, r5, r4, ror #9
   2c7d8:	andeq	fp, r5, r4, lsl sl
   2c7dc:	andeq	fp, r5, r8, lsl r7
   2c7e0:	andeq	ip, r5, r0, asr #9
   2c7e4:	andeq	fp, r5, ip, lsl #23
   2c7e8:	strdeq	fp, [r5], -r0
   2c7ec:	muleq	r5, r8, r4
   2c7f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c7f4:	sub	sp, sp, #44	; 0x2c
   2c7f8:	ldr	lr, [pc, #1348]	; 2cd44 <fputs@plt+0x2772c>
   2c7fc:	mov	r5, r0
   2c800:	ldr	ip, [pc, #1344]	; 2cd48 <fputs@plt+0x27730>
   2c804:	mov	r0, r1
   2c808:	ldr	r1, [sp, #84]	; 0x54
   2c80c:	add	lr, pc, lr
   2c810:	mov	r9, r3
   2c814:	mov	r8, r2
   2c818:	mov	r3, lr
   2c81c:	ldr	r7, [sp, #80]	; 0x50
   2c820:	str	r1, [sp, #4]
   2c824:	ldr	ip, [lr, ip]
   2c828:	ldr	r3, [ip]
   2c82c:	str	ip, [sp]
   2c830:	str	r3, [sp, #36]	; 0x24
   2c834:	bl	3a92c <fputs@plt+0x35314>
   2c838:	cmp	r5, #0
   2c83c:	str	r0, [sp, #20]
   2c840:	beq	2cc6c <fputs@plt+0x27654>
   2c844:	cmp	r0, #0
   2c848:	beq	2ccb4 <fputs@plt+0x2769c>
   2c84c:	ldr	r3, [r0, #244]	; 0xf4
   2c850:	ldrb	r2, [r3, #1]
   2c854:	cmp	r2, #1
   2c858:	bne	2cc90 <fputs@plt+0x27678>
   2c85c:	ldrb	r3, [r3, #2]
   2c860:	tst	r3, #1
   2c864:	bne	2cbfc <fputs@plt+0x275e4>
   2c868:	mov	r0, r7
   2c86c:	bl	303dc <fputs@plt+0x2adc4>
   2c870:	cmp	r0, #0
   2c874:	bne	2cd00 <fputs@plt+0x276e8>
   2c878:	mov	r0, r5
   2c87c:	bl	29b1c <fputs@plt+0x24504>
   2c880:	cmp	r0, #0
   2c884:	bne	2ccd8 <fputs@plt+0x276c0>
   2c888:	ldrb	r3, [r5, #24]
   2c88c:	tst	r3, #1
   2c890:	bne	2cc24 <fputs@plt+0x2760c>
   2c894:	ldr	r3, [r5, #4]
   2c898:	sub	r3, r3, #1
   2c89c:	cmp	r3, #3
   2c8a0:	bhi	2ca78 <fputs@plt+0x27460>
   2c8a4:	mov	r0, r5
   2c8a8:	bl	2bdd4 <fputs@plt+0x267bc>
   2c8ac:	cmp	r0, #0
   2c8b0:	blt	2ca44 <fputs@plt+0x2742c>
   2c8b4:	mov	r2, r8
   2c8b8:	mov	r3, r9
   2c8bc:	mov	r0, r5
   2c8c0:	ldr	r1, [sp, #20]
   2c8c4:	ldr	r4, [r5, #44]	; 0x2c
   2c8c8:	bl	27714 <fputs@plt+0x220fc>
   2c8cc:	cmp	r0, #0
   2c8d0:	blt	2ca44 <fputs@plt+0x2742c>
   2c8d4:	mov	r0, r5
   2c8d8:	add	r1, sp, #20
   2c8dc:	bl	28370 <fputs@plt+0x22d58>
   2c8e0:	cmp	r0, #0
   2c8e4:	blt	2ca44 <fputs@plt+0x2742c>
   2c8e8:	mov	r0, r5
   2c8ec:	ldr	r1, [sp, #20]
   2c8f0:	add	r2, sp, #24
   2c8f4:	mov	r3, #1
   2c8f8:	bl	2bfa8 <fputs@plt+0x26990>
   2c8fc:	cmp	r0, #0
   2c900:	blt	2ca44 <fputs@plt+0x2742c>
   2c904:	ldr	r0, [sp, #20]
   2c908:	mov	r1, #448	; 0x1c0
   2c90c:	mvn	r2, #0
   2c910:	mvn	r3, #0
   2c914:	ldrd	r8, [r0, r1]
   2c918:	cmp	r9, r3
   2c91c:	cmpeq	r8, r2
   2c920:	beq	2ca80 <fputs@plt+0x27468>
   2c924:	mov	r0, #1
   2c928:	bl	6ff34 <fputs@plt+0x6a91c>
   2c92c:	adds	r2, r0, r8
   2c930:	adc	r3, r1, r9
   2c934:	strd	r2, [sp, #8]
   2c938:	ldr	r9, [r5, #44]	; 0x2c
   2c93c:	cmp	r4, r9
   2c940:	bcs	2c9a4 <fputs@plt+0x2738c>
   2c944:	ldr	r8, [r5, #40]	; 0x28
   2c948:	ldrd	r0, [sp, #24]
   2c94c:	add	sl, r8, r4, lsl #2
   2c950:	ldr	r6, [r8, r4, lsl #2]
   2c954:	ldrd	r2, [r6, #8]
   2c958:	cmp	r3, r1
   2c95c:	cmpeq	r2, r0
   2c960:	beq	2cb1c <fputs@plt+0x27504>
   2c964:	ldr	ip, [r6, #244]	; 0xf4
   2c968:	ldrb	r3, [ip, #3]
   2c96c:	cmp	r3, #2
   2c970:	ldrb	r3, [ip]
   2c974:	beq	2caec <fputs@plt+0x274d4>
   2c978:	cmp	r3, #108	; 0x6c
   2c97c:	ldr	r2, [ip, #8]
   2c980:	ldreq	r2, [ip, #8]
   2c984:	revne	r2, r2
   2c988:	mov	r3, #0
   2c98c:	cmp	r1, r3
   2c990:	cmpeq	r0, r2
   2c994:	beq	2ca90 <fputs@plt+0x27478>
   2c998:	add	r4, r4, #1
   2c99c:	cmp	r4, r9
   2c9a0:	bcc	2c944 <fputs@plt+0x2732c>
   2c9a4:	mov	r0, r5
   2c9a8:	mov	r1, #0
   2c9ac:	mov	r2, #0
   2c9b0:	mov	r3, #0
   2c9b4:	bl	283f8 <fputs@plt+0x22de0>
   2c9b8:	cmp	r0, #0
   2c9bc:	blt	2ca1c <fputs@plt+0x27404>
   2c9c0:	bne	2c938 <fputs@plt+0x27320>
   2c9c4:	ldrd	r2, [sp, #8]
   2c9c8:	orrs	r3, r2, r3
   2c9cc:	beq	2cb10 <fputs@plt+0x274f8>
   2c9d0:	mov	r0, #1
   2c9d4:	bl	6ff34 <fputs@plt+0x6a91c>
   2c9d8:	ldrd	r2, [sp, #8]
   2c9dc:	cmp	r1, r3
   2c9e0:	cmpeq	r0, r2
   2c9e4:	bcs	2cbb0 <fputs@plt+0x27598>
   2c9e8:	ldrd	r2, [sp, #8]
   2c9ec:	subs	r2, r2, r0
   2c9f0:	sbc	r3, r3, r1
   2c9f4:	mov	r0, r5
   2c9f8:	mov	r1, #1
   2c9fc:	bl	2a2c0 <fputs@plt+0x24ca8>
   2ca00:	cmp	r0, #0
   2ca04:	blt	2ca44 <fputs@plt+0x2742c>
   2ca08:	beq	2cbb0 <fputs@plt+0x27598>
   2ca0c:	mov	r0, r5
   2ca10:	bl	27bb4 <fputs@plt+0x2259c>
   2ca14:	cmp	r0, #0
   2ca18:	bge	2c938 <fputs@plt+0x27320>
   2ca1c:	cmn	r0, #104	; 0x68
   2ca20:	beq	2ca34 <fputs@plt+0x2741c>
   2ca24:	add	r3, r0, #108	; 0x6c
   2ca28:	cmn	r0, #32
   2ca2c:	cmpne	r3, #1
   2ca30:	bhi	2ca44 <fputs@plt+0x2742c>
   2ca34:	mov	r0, r5
   2ca38:	bl	27e9c <fputs@plt+0x22884>
   2ca3c:	mvn	r4, #103	; 0x67
   2ca40:	b	2ca48 <fputs@plt+0x27430>
   2ca44:	mov	r4, r0
   2ca48:	ldr	r0, [sp, #20]
   2ca4c:	cmp	r0, #0
   2ca50:	beq	2ca58 <fputs@plt+0x27440>
   2ca54:	bl	3a9b0 <fputs@plt+0x35398>
   2ca58:	ldr	r1, [sp]
   2ca5c:	mov	r0, r4
   2ca60:	ldr	r2, [sp, #36]	; 0x24
   2ca64:	ldr	r3, [r1]
   2ca68:	cmp	r2, r3
   2ca6c:	bne	2cbf8 <fputs@plt+0x275e0>
   2ca70:	add	sp, sp, #44	; 0x2c
   2ca74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ca78:	mvn	r4, #106	; 0x6a
   2ca7c:	b	2ca48 <fputs@plt+0x27430>
   2ca80:	mov	r2, #0
   2ca84:	mov	r3, #0
   2ca88:	strd	r2, [sp, #8]
   2ca8c:	b	2c938 <fputs@plt+0x27320>
   2ca90:	ldr	r0, [r5, #80]	; 0x50
   2ca94:	cmp	r0, #0
   2ca98:	beq	2c998 <fputs@plt+0x27380>
   2ca9c:	ldr	r1, [r6, #32]
   2caa0:	cmp	r1, #0
   2caa4:	beq	2c998 <fputs@plt+0x27380>
   2caa8:	bl	557c <strcmp@plt>
   2caac:	cmp	r0, #0
   2cab0:	bne	2c998 <fputs@plt+0x27380>
   2cab4:	sub	r2, r9, #-1073741823	; 0xc0000001
   2cab8:	add	r1, r4, #1
   2cabc:	rsb	r2, r4, r2
   2cac0:	mov	r0, sl
   2cac4:	add	r1, r8, r1, lsl #2
   2cac8:	lsl	r2, r2, #2
   2cacc:	bl	5324 <memmove@plt>
   2cad0:	ldr	r3, [r5, #44]	; 0x2c
   2cad4:	mov	r0, r6
   2cad8:	sub	r3, r3, #1
   2cadc:	str	r3, [r5, #44]	; 0x2c
   2cae0:	bl	3a9b0 <fputs@plt+0x35398>
   2cae4:	mvn	r4, #39	; 0x27
   2cae8:	b	2ca48 <fputs@plt+0x27430>
   2caec:	cmp	r3, #108	; 0x6c
   2caf0:	ldr	lr, [ip, #8]
   2caf4:	ldr	fp, [ip, #12]
   2caf8:	revne	r2, fp
   2cafc:	revne	r3, lr
   2cb00:	bne	2c98c <fputs@plt+0x27374>
   2cb04:	ldr	r2, [ip, #8]
   2cb08:	ldr	r3, [ip, #12]
   2cb0c:	b	2c98c <fputs@plt+0x27374>
   2cb10:	mvn	r2, #0
   2cb14:	mvn	r3, #0
   2cb18:	b	2c9f4 <fputs@plt+0x273dc>
   2cb1c:	sub	r2, r9, #-1073741823	; 0xc0000001
   2cb20:	add	r1, r4, #1
   2cb24:	rsb	r2, r4, r2
   2cb28:	mov	r0, sl
   2cb2c:	add	r1, r8, r1, lsl #2
   2cb30:	lsl	r2, r2, #2
   2cb34:	bl	5324 <memmove@plt>
   2cb38:	ldr	r3, [r5, #44]	; 0x2c
   2cb3c:	sub	r3, r3, #1
   2cb40:	str	r3, [r5, #44]	; 0x2c
   2cb44:	ldr	r3, [r6, #244]	; 0xf4
   2cb48:	ldrb	r3, [r3, #1]
   2cb4c:	cmp	r3, #2
   2cb50:	beq	2cb6c <fputs@plt+0x27554>
   2cb54:	cmp	r3, #3
   2cb58:	mvnne	r4, #4
   2cb5c:	beq	2cbb8 <fputs@plt+0x275a0>
   2cb60:	mov	r0, r6
   2cb64:	bl	3a9b0 <fputs@plt+0x35398>
   2cb68:	b	2ca48 <fputs@plt+0x27430>
   2cb6c:	ldr	r3, [r6, #332]	; 0x14c
   2cb70:	cmp	r3, #0
   2cb74:	beq	2cb98 <fputs@plt+0x27580>
   2cb78:	mov	r1, #968	; 0x3c8
   2cb7c:	mov	r2, #1
   2cb80:	ldrd	r0, [r1, r5]
   2cb84:	mov	r3, #0
   2cb88:	and	r2, r2, r0
   2cb8c:	and	r3, r3, r1
   2cb90:	orrs	r1, r2, r3
   2cb94:	beq	2cbcc <fputs@plt+0x275b4>
   2cb98:	ldr	r2, [sp, #4]
   2cb9c:	cmp	r2, #0
   2cba0:	beq	2cbe8 <fputs@plt+0x275d0>
   2cba4:	str	r6, [r2]
   2cba8:	mov	r4, #1
   2cbac:	b	2ca48 <fputs@plt+0x27430>
   2cbb0:	mvn	r4, #109	; 0x6d
   2cbb4:	b	2ca48 <fputs@plt+0x27430>
   2cbb8:	mov	r0, r7
   2cbbc:	add	r1, r6, #36	; 0x24
   2cbc0:	bl	30694 <fputs@plt+0x2b07c>
   2cbc4:	mov	r4, r0
   2cbc8:	b	2cb60 <fputs@plt+0x27548>
   2cbcc:	ldr	r1, [pc, #376]	; 2cd4c <fputs@plt+0x27734>
   2cbd0:	mov	r0, r7
   2cbd4:	ldr	r2, [pc, #372]	; 2cd50 <fputs@plt+0x27738>
   2cbd8:	add	r1, pc, r1
   2cbdc:	add	r2, pc, r2
   2cbe0:	bl	3060c <fputs@plt+0x2aff4>
   2cbe4:	b	2cbc4 <fputs@plt+0x275ac>
   2cbe8:	mov	r0, r6
   2cbec:	bl	3a9b0 <fputs@plt+0x35398>
   2cbf0:	mov	r4, #1
   2cbf4:	b	2ca48 <fputs@plt+0x27430>
   2cbf8:	bl	524c <__stack_chk_fail@plt>
   2cbfc:	ldr	r0, [pc, #336]	; 2cd54 <fputs@plt+0x2773c>
   2cc00:	movw	r2, #1966	; 0x7ae
   2cc04:	ldr	r1, [pc, #332]	; 2cd58 <fputs@plt+0x27740>
   2cc08:	ldr	r3, [pc, #332]	; 2cd5c <fputs@plt+0x27744>
   2cc0c:	add	r0, pc, r0
   2cc10:	add	r1, pc, r1
   2cc14:	add	r3, pc, r3
   2cc18:	bl	76ea0 <fputs@plt+0x71888>
   2cc1c:	mvn	r4, #21
   2cc20:	b	2ca48 <fputs@plt+0x27430>
   2cc24:	mov	r1, #968	; 0x3c8
   2cc28:	mov	r2, #8
   2cc2c:	ldrd	r0, [r1, r5]
   2cc30:	mov	r3, #0
   2cc34:	and	r2, r2, r0
   2cc38:	and	r3, r3, r1
   2cc3c:	orrs	r1, r2, r3
   2cc40:	beq	2c894 <fputs@plt+0x2727c>
   2cc44:	ldr	r0, [pc, #276]	; 2cd60 <fputs@plt+0x27748>
   2cc48:	movw	r2, #1969	; 0x7b1
   2cc4c:	ldr	r1, [pc, #272]	; 2cd64 <fputs@plt+0x2774c>
   2cc50:	ldr	r3, [pc, #272]	; 2cd68 <fputs@plt+0x27750>
   2cc54:	add	r0, pc, r0
   2cc58:	add	r1, pc, r1
   2cc5c:	add	r3, pc, r3
   2cc60:	bl	76ea0 <fputs@plt+0x71888>
   2cc64:	mvn	r4, #29
   2cc68:	b	2ca48 <fputs@plt+0x27430>
   2cc6c:	ldr	r0, [pc, #248]	; 2cd6c <fputs@plt+0x27754>
   2cc70:	movw	r2, #1963	; 0x7ab
   2cc74:	ldr	r1, [pc, #244]	; 2cd70 <fputs@plt+0x27758>
   2cc78:	ldr	r3, [pc, #244]	; 2cd74 <fputs@plt+0x2775c>
   2cc7c:	add	r0, pc, r0
   2cc80:	add	r1, pc, r1
   2cc84:	add	r3, pc, r3
   2cc88:	bl	76ea0 <fputs@plt+0x71888>
   2cc8c:	b	2cc1c <fputs@plt+0x27604>
   2cc90:	ldr	r0, [pc, #224]	; 2cd78 <fputs@plt+0x27760>
   2cc94:	movw	r2, #1965	; 0x7ad
   2cc98:	ldr	r1, [pc, #220]	; 2cd7c <fputs@plt+0x27764>
   2cc9c:	ldr	r3, [pc, #220]	; 2cd80 <fputs@plt+0x27768>
   2cca0:	add	r0, pc, r0
   2cca4:	add	r1, pc, r1
   2cca8:	add	r3, pc, r3
   2ccac:	bl	76ea0 <fputs@plt+0x71888>
   2ccb0:	b	2cc1c <fputs@plt+0x27604>
   2ccb4:	ldr	r0, [pc, #200]	; 2cd84 <fputs@plt+0x2776c>
   2ccb8:	movw	r2, #1964	; 0x7ac
   2ccbc:	ldr	r1, [pc, #196]	; 2cd88 <fputs@plt+0x27770>
   2ccc0:	ldr	r3, [pc, #196]	; 2cd8c <fputs@plt+0x27774>
   2ccc4:	add	r0, pc, r0
   2ccc8:	add	r1, pc, r1
   2cccc:	add	r3, pc, r3
   2ccd0:	bl	76ea0 <fputs@plt+0x71888>
   2ccd4:	b	2cc1c <fputs@plt+0x27604>
   2ccd8:	ldr	r0, [pc, #176]	; 2cd90 <fputs@plt+0x27778>
   2ccdc:	mov	r2, #1968	; 0x7b0
   2cce0:	ldr	r1, [pc, #172]	; 2cd94 <fputs@plt+0x2777c>
   2cce4:	ldr	r3, [pc, #172]	; 2cd98 <fputs@plt+0x27780>
   2cce8:	add	r0, pc, r0
   2ccec:	add	r1, pc, r1
   2ccf0:	add	r3, pc, r3
   2ccf4:	bl	76ea0 <fputs@plt+0x71888>
   2ccf8:	mvn	r4, #9
   2ccfc:	b	2ca48 <fputs@plt+0x27430>
   2cd00:	ldr	r0, [pc, #148]	; 2cd9c <fputs@plt+0x27784>
   2cd04:	movw	r2, #1967	; 0x7af
   2cd08:	ldr	r1, [pc, #144]	; 2cda0 <fputs@plt+0x27788>
   2cd0c:	ldr	r3, [pc, #144]	; 2cda4 <fputs@plt+0x2778c>
   2cd10:	add	r0, pc, r0
   2cd14:	add	r1, pc, r1
   2cd18:	add	r3, pc, r3
   2cd1c:	bl	76ea0 <fputs@plt+0x71888>
   2cd20:	b	2cc1c <fputs@plt+0x27604>
   2cd24:	ldr	r3, [sp, #20]
   2cd28:	mov	r4, r0
   2cd2c:	cmp	r3, #0
   2cd30:	beq	2cd3c <fputs@plt+0x27724>
   2cd34:	mov	r0, r3
   2cd38:	bl	3a9b0 <fputs@plt+0x35398>
   2cd3c:	mov	r0, r4
   2cd40:	bl	54f8 <_Unwind_Resume@plt>
   2cd44:	andeq	r4, r8, ip, ror #6
   2cd48:	andeq	r0, r0, r0, asr #8
   2cd4c:	andeq	fp, r5, r8, ror r8
   2cd50:	andeq	fp, r5, r4, asr fp
   2cd54:	ldrdeq	fp, [r5], -r4
   2cd58:	andeq	fp, r5, ip, lsr #4
   2cd5c:	andeq	fp, r5, r0, ror #28
   2cd60:	andeq	fp, r5, ip, lsl sl
   2cd64:	andeq	fp, r5, r4, ror #3
   2cd68:	andeq	fp, r5, r8, lsl lr
   2cd6c:	andeq	lr, r5, ip, lsl #1
   2cd70:			; <UNDEFINED> instruction: 0x0005b1bc
   2cd74:	strdeq	fp, [r5], -r0
   2cd78:	andeq	fp, r5, r0, lsl sl
   2cd7c:	muleq	r5, r8, r1
   2cd80:	andeq	fp, r5, ip, asr #27
   2cd84:	andeq	r5, r5, ip, asr #2
   2cd88:	andeq	fp, r5, r4, ror r1
   2cd8c:	andeq	fp, r5, r8, lsr #27
   2cd90:	andeq	fp, r5, ip, asr #8
   2cd94:	andeq	fp, r5, r0, asr r1
   2cd98:	andeq	fp, r5, r4, lsl #27
   2cd9c:	andeq	fp, r5, r4, lsl #20
   2cda0:	andeq	fp, r5, r8, lsr #2
   2cda4:	andeq	fp, r5, ip, asr sp
   2cda8:	push	{r4, lr}
   2cdac:	subs	r4, r0, #0
   2cdb0:	beq	2ce70 <fputs@plt+0x27858>
   2cdb4:	bl	29b1c <fputs@plt+0x24504>
   2cdb8:	cmp	r0, #0
   2cdbc:	bne	2ce98 <fputs@plt+0x27880>
   2cdc0:	ldr	r3, [r4, #4]
   2cdc4:	cmp	r3, #5
   2cdc8:	beq	2cdf4 <fputs@plt+0x277dc>
   2cdcc:	sub	r3, r3, #1
   2cdd0:	cmp	r3, #3
   2cdd4:	bhi	2ce58 <fputs@plt+0x27840>
   2cdd8:	mov	r0, r4
   2cddc:	bl	2bdd4 <fputs@plt+0x267bc>
   2cde0:	cmp	r0, #0
   2cde4:	poplt	{r4, pc}
   2cde8:	ldr	r3, [r4, #56]	; 0x38
   2cdec:	cmp	r3, #0
   2cdf0:	bne	2ce14 <fputs@plt+0x277fc>
   2cdf4:	mov	r0, #0
   2cdf8:	pop	{r4, pc}
   2cdfc:	ldr	ip, [r4, #56]	; 0x38
   2ce00:	cmp	ip, #0
   2ce04:	beq	2cdf4 <fputs@plt+0x277dc>
   2ce08:	bl	2a2c0 <fputs@plt+0x24ca8>
   2ce0c:	cmp	r0, #0
   2ce10:	blt	2ce54 <fputs@plt+0x2783c>
   2ce14:	mov	r0, r4
   2ce18:	bl	27bb4 <fputs@plt+0x2259c>
   2ce1c:	mov	r1, #0
   2ce20:	mvn	r2, #0
   2ce24:	mvn	r3, #0
   2ce28:	subs	ip, r0, #0
   2ce2c:	mov	r0, r4
   2ce30:	bge	2cdfc <fputs@plt+0x277e4>
   2ce34:	cmn	ip, #104	; 0x68
   2ce38:	beq	2ce60 <fputs@plt+0x27848>
   2ce3c:	add	r3, ip, #108	; 0x6c
   2ce40:	cmn	ip, #32
   2ce44:	cmpne	r3, #1
   2ce48:	bls	2ce60 <fputs@plt+0x27848>
   2ce4c:	mov	r0, ip
   2ce50:	pop	{r4, pc}
   2ce54:	pop	{r4, pc}
   2ce58:	mvn	r0, #106	; 0x6a
   2ce5c:	pop	{r4, pc}
   2ce60:	mov	r0, r4
   2ce64:	bl	27e9c <fputs@plt+0x22884>
   2ce68:	mvn	r0, #103	; 0x67
   2ce6c:	pop	{r4, pc}
   2ce70:	ldr	r0, [pc, #72]	; 2cec0 <fputs@plt+0x278a8>
   2ce74:	movw	r2, #2866	; 0xb32
   2ce78:	ldr	r1, [pc, #68]	; 2cec4 <fputs@plt+0x278ac>
   2ce7c:	ldr	r3, [pc, #68]	; 2cec8 <fputs@plt+0x278b0>
   2ce80:	add	r0, pc, r0
   2ce84:	add	r1, pc, r1
   2ce88:	add	r3, pc, r3
   2ce8c:	bl	76ea0 <fputs@plt+0x71888>
   2ce90:	mvn	r0, #21
   2ce94:	pop	{r4, pc}
   2ce98:	ldr	r0, [pc, #44]	; 2cecc <fputs@plt+0x278b4>
   2ce9c:	movw	r2, #2867	; 0xb33
   2cea0:	ldr	r1, [pc, #40]	; 2ced0 <fputs@plt+0x278b8>
   2cea4:	ldr	r3, [pc, #40]	; 2ced4 <fputs@plt+0x278bc>
   2cea8:	add	r0, pc, r0
   2ceac:	add	r1, pc, r1
   2ceb0:	add	r3, pc, r3
   2ceb4:	bl	76ea0 <fputs@plt+0x71888>
   2ceb8:	mvn	r0, #9
   2cebc:	pop	{r4, pc}
   2cec0:	andeq	sp, r5, r8, lsl #29
   2cec4:			; <UNDEFINED> instruction: 0x0005afb8
   2cec8:	andeq	sl, r5, r0, ror pc
   2cecc:	andeq	fp, r5, ip, lsl #5
   2ced0:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   2ced4:	andeq	sl, r5, r8, asr #30
   2ced8:	ldr	r3, [pc, #760]	; 2d1d8 <fputs@plt+0x27bc0>
   2cedc:	ldr	r2, [pc, #760]	; 2d1dc <fputs@plt+0x27bc4>
   2cee0:	add	r3, pc, r3
   2cee4:	push	{r4, r5, r6, lr}
   2cee8:	subs	r4, r0, #0
   2ceec:	ldr	r6, [r3, r2]
   2cef0:	sub	sp, sp, #128	; 0x80
   2cef4:	ldr	r3, [r6]
   2cef8:	str	r3, [sp, #124]	; 0x7c
   2cefc:	beq	2d170 <fputs@plt+0x27b58>
   2cf00:	ldr	r3, [r4, #4]
   2cf04:	cmp	r3, #0
   2cf08:	bne	2d148 <fputs@plt+0x27b30>
   2cf0c:	bl	29b1c <fputs@plt+0x24504>
   2cf10:	cmp	r0, #0
   2cf14:	bne	2d120 <fputs@plt+0x27b08>
   2cf18:	ldrb	r3, [r4, #24]
   2cf1c:	mov	r2, #1
   2cf20:	str	r2, [r4, #4]
   2cf24:	tst	r3, #16
   2cf28:	bne	2cfd4 <fputs@plt+0x279bc>
   2cf2c:	ldr	r0, [r4, #8]
   2cf30:	cmp	r0, #0
   2cf34:	blt	2cfe4 <fputs@plt+0x279cc>
   2cf38:	ldr	r3, [r4, #12]
   2cf3c:	cmp	r3, #0
   2cf40:	blt	2d198 <fputs@plt+0x27b80>
   2cf44:	mov	r1, #1
   2cf48:	bl	67770 <fputs@plt+0x62158>
   2cf4c:	subs	r3, r0, #0
   2cf50:	blt	2d04c <fputs@plt+0x27a34>
   2cf54:	ldr	r0, [r4, #8]
   2cf58:	mov	r1, #1
   2cf5c:	bl	67800 <fputs@plt+0x621e8>
   2cf60:	subs	r3, r0, #0
   2cf64:	blt	2d04c <fputs@plt+0x27a34>
   2cf68:	ldr	r1, [r4, #8]
   2cf6c:	ldr	r0, [r4, #12]
   2cf70:	cmp	r1, r0
   2cf74:	beq	2cfa0 <fputs@plt+0x27988>
   2cf78:	mov	r1, #1
   2cf7c:	bl	67770 <fputs@plt+0x62158>
   2cf80:	subs	r3, r0, #0
   2cf84:	blt	2d04c <fputs@plt+0x27a34>
   2cf88:	ldr	r0, [r4, #12]
   2cf8c:	mov	r1, #1
   2cf90:	bl	67800 <fputs@plt+0x621e8>
   2cf94:	subs	r3, r0, #0
   2cf98:	blt	2d04c <fputs@plt+0x27a34>
   2cf9c:	ldr	r1, [r4, #8]
   2cfa0:	mov	r0, #3
   2cfa4:	add	r2, sp, #16
   2cfa8:	bl	4dfc <__fxstat64@plt>
   2cfac:	cmp	r0, #0
   2cfb0:	blt	2d100 <fputs@plt+0x27ae8>
   2cfb4:	ldr	r3, [r4, #8]
   2cfb8:	mov	r0, r4
   2cfbc:	and	r3, r3, #61440	; 0xf000
   2cfc0:	cmp	r3, #8192	; 0x2000
   2cfc4:	beq	2d110 <fputs@plt+0x27af8>
   2cfc8:	bl	32ed0 <fputs@plt+0x2d8b8>
   2cfcc:	mov	r3, r0
   2cfd0:	b	2cffc <fputs@plt+0x279e4>
   2cfd4:	tst	r3, #4
   2cfd8:	beq	2cf2c <fputs@plt+0x27914>
   2cfdc:	mvn	r4, #21
   2cfe0:	b	2d028 <fputs@plt+0x27a10>
   2cfe4:	ldr	r3, [r4, #312]	; 0x138
   2cfe8:	cmp	r3, #0
   2cfec:	beq	2d05c <fputs@plt+0x27a44>
   2cff0:	mov	r0, r4
   2cff4:	bl	284f4 <fputs@plt+0x22edc>
   2cff8:	mov	r3, r0
   2cffc:	cmp	r3, #0
   2d000:	blt	2d04c <fputs@plt+0x27a34>
   2d004:	ldrb	r2, [r4, #24]
   2d008:	mov	r1, #0
   2d00c:	str	r1, [sp, #16]
   2d010:	ubfx	r3, r2, #2, #1
   2d014:	cmp	r3, r1
   2d018:	beq	2d044 <fputs@plt+0x27a2c>
   2d01c:	tst	r2, #1
   2d020:	movne	r4, r1
   2d024:	beq	2d090 <fputs@plt+0x27a78>
   2d028:	ldr	r2, [sp, #124]	; 0x7c
   2d02c:	mov	r0, r4
   2d030:	ldr	r3, [r6]
   2d034:	cmp	r2, r3
   2d038:	bne	2d11c <fputs@plt+0x27b04>
   2d03c:	add	sp, sp, #128	; 0x80
   2d040:	pop	{r4, r5, r6, pc}
   2d044:	mov	r4, r3
   2d048:	b	2d028 <fputs@plt+0x27a10>
   2d04c:	mov	r0, r4
   2d050:	mov	r4, r3
   2d054:	bl	2ab28 <fputs@plt+0x25510>
   2d058:	b	2d028 <fputs@plt+0x27a10>
   2d05c:	ldrh	r3, [r4, #148]	; 0x94
   2d060:	cmp	r3, #0
   2d064:	bne	2cff0 <fputs@plt+0x279d8>
   2d068:	ldr	r3, [r4, #408]	; 0x198
   2d06c:	cmp	r3, #0
   2d070:	bne	2cff0 <fputs@plt+0x279d8>
   2d074:	ldr	r3, [r4, #280]	; 0x118
   2d078:	cmp	r3, #0
   2d07c:	bne	2cff0 <fputs@plt+0x279d8>
   2d080:	ldr	r3, [r4, #284]	; 0x11c
   2d084:	cmp	r3, #0
   2d088:	bne	2cff0 <fputs@plt+0x279d8>
   2d08c:	b	2cfdc <fputs@plt+0x279c4>
   2d090:	ldr	r2, [pc, #328]	; 2d1e0 <fputs@plt+0x27bc8>
   2d094:	mov	r0, r4
   2d098:	ldr	ip, [pc, #324]	; 2d1e4 <fputs@plt+0x27bcc>
   2d09c:	add	r1, sp, #16
   2d0a0:	ldr	r3, [pc, #320]	; 2d1e8 <fputs@plt+0x27bd0>
   2d0a4:	add	r2, pc, r2
   2d0a8:	add	ip, pc, ip
   2d0ac:	stm	sp, {r2, ip}
   2d0b0:	add	r3, pc, r3
   2d0b4:	bl	3a4bc <fputs@plt+0x34ea4>
   2d0b8:	cmp	r0, #0
   2d0bc:	blt	2d0e8 <fputs@plt+0x27ad0>
   2d0c0:	ldr	r3, [pc, #292]	; 2d1ec <fputs@plt+0x27bd4>
   2d0c4:	mov	r1, #0
   2d0c8:	mov	r0, r4
   2d0cc:	mov	r5, #0
   2d0d0:	mov	r4, #0
   2d0d4:	ldr	r2, [sp, #16]
   2d0d8:	str	r1, [sp]
   2d0dc:	add	r3, pc, r3
   2d0e0:	strd	r4, [sp, #8]
   2d0e4:	bl	2c3a4 <fputs@plt+0x26d8c>
   2d0e8:	mov	r4, r0
   2d0ec:	ldr	r0, [sp, #16]
   2d0f0:	cmp	r0, #0
   2d0f4:	beq	2d028 <fputs@plt+0x27a10>
   2d0f8:	bl	3a9b0 <fputs@plt+0x35398>
   2d0fc:	b	2d028 <fputs@plt+0x27a10>
   2d100:	bl	55b8 <__errno_location@plt>
   2d104:	ldr	r3, [r0]
   2d108:	rsb	r3, r3, #0
   2d10c:	b	2cffc <fputs@plt+0x279e4>
   2d110:	bl	353b8 <fputs@plt+0x2fda0>
   2d114:	mov	r3, r0
   2d118:	b	2cffc <fputs@plt+0x279e4>
   2d11c:	bl	524c <__stack_chk_fail@plt>
   2d120:	ldr	r0, [pc, #200]	; 2d1f0 <fputs@plt+0x27bd8>
   2d124:	movw	r2, #1075	; 0x433
   2d128:	ldr	r1, [pc, #196]	; 2d1f4 <fputs@plt+0x27bdc>
   2d12c:	mvn	r4, #9
   2d130:	ldr	r3, [pc, #192]	; 2d1f8 <fputs@plt+0x27be0>
   2d134:	add	r0, pc, r0
   2d138:	add	r1, pc, r1
   2d13c:	add	r3, pc, r3
   2d140:	bl	76ea0 <fputs@plt+0x71888>
   2d144:	b	2d028 <fputs@plt+0x27a10>
   2d148:	ldr	r0, [pc, #172]	; 2d1fc <fputs@plt+0x27be4>
   2d14c:	movw	r2, #1074	; 0x432
   2d150:	ldr	r1, [pc, #168]	; 2d200 <fputs@plt+0x27be8>
   2d154:	mvn	r4, #0
   2d158:	ldr	r3, [pc, #164]	; 2d204 <fputs@plt+0x27bec>
   2d15c:	add	r0, pc, r0
   2d160:	add	r1, pc, r1
   2d164:	add	r3, pc, r3
   2d168:	bl	76ea0 <fputs@plt+0x71888>
   2d16c:	b	2d028 <fputs@plt+0x27a10>
   2d170:	ldr	r0, [pc, #144]	; 2d208 <fputs@plt+0x27bf0>
   2d174:	movw	r2, #1073	; 0x431
   2d178:	ldr	r1, [pc, #140]	; 2d20c <fputs@plt+0x27bf4>
   2d17c:	mvn	r4, #21
   2d180:	ldr	r3, [pc, #136]	; 2d210 <fputs@plt+0x27bf8>
   2d184:	add	r0, pc, r0
   2d188:	add	r1, pc, r1
   2d18c:	add	r3, pc, r3
   2d190:	bl	76ea0 <fputs@plt+0x71888>
   2d194:	b	2d028 <fputs@plt+0x27a10>
   2d198:	ldr	r0, [pc, #116]	; 2d214 <fputs@plt+0x27bfc>
   2d19c:	movw	r2, #1041	; 0x411
   2d1a0:	ldr	r1, [pc, #112]	; 2d218 <fputs@plt+0x27c00>
   2d1a4:	ldr	r3, [pc, #112]	; 2d21c <fputs@plt+0x27c04>
   2d1a8:	add	r0, pc, r0
   2d1ac:	add	r1, pc, r1
   2d1b0:	add	r3, pc, r3
   2d1b4:	bl	76bb0 <fputs@plt+0x71598>
   2d1b8:	ldr	r3, [sp, #16]
   2d1bc:	mov	r4, r0
   2d1c0:	cmp	r3, #0
   2d1c4:	beq	2d1d0 <fputs@plt+0x27bb8>
   2d1c8:	mov	r0, r3
   2d1cc:	bl	3a9b0 <fputs@plt+0x35398>
   2d1d0:	mov	r0, r4
   2d1d4:	bl	54f8 <_Unwind_Resume@plt>
   2d1d8:	muleq	r8, r8, ip
   2d1dc:	andeq	r0, r0, r0, asr #8
   2d1e0:	andeq	fp, r5, ip, ror #13
   2d1e4:	andeq	fp, r5, r8, lsl r7
   2d1e8:	strdeq	fp, [r5], -r8
   2d1ec:			; <UNDEFINED> instruction: 0xffffb058
   2d1f0:	andeq	fp, r5, r0
   2d1f4:	andeq	sl, r5, r4, lsl #26
   2d1f8:	andeq	fp, r5, ip, ror fp
   2d1fc:			; <UNDEFINED> instruction: 0x0005afb8
   2d200:	ldrdeq	sl, [r5], -ip
   2d204:	andeq	fp, r5, r4, asr fp
   2d208:	andeq	sp, r5, r4, lsl #23
   2d20c:			; <UNDEFINED> instruction: 0x0005acb4
   2d210:	andeq	fp, r5, ip, lsr #22
   2d214:	ldrdeq	fp, [r5], -r4
   2d218:	muleq	r5, r0, ip
   2d21c:	andeq	fp, r5, r0, lsr #19
   2d220:	ldr	r3, [pc, #272]	; 2d338 <fputs@plt+0x27d20>
   2d224:	ldr	r2, [pc, #272]	; 2d33c <fputs@plt+0x27d24>
   2d228:	add	r3, pc, r3
   2d22c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d230:	subs	r7, r0, #0
   2d234:	ldr	r6, [r3, r2]
   2d238:	sub	sp, sp, #12
   2d23c:	ldr	r3, [r6]
   2d240:	str	r3, [sp, #4]
   2d244:	beq	2d310 <fputs@plt+0x27cf8>
   2d248:	mov	r0, sp
   2d24c:	bl	293b4 <fputs@plt+0x23d9c>
   2d250:	cmp	r0, #0
   2d254:	blt	2d2e4 <fputs@plt+0x27ccc>
   2d258:	ldr	r0, [sp]
   2d25c:	bl	29c94 <fputs@plt+0x2467c>
   2d260:	subs	r4, r0, #0
   2d264:	blt	2d2fc <fputs@plt+0x27ce4>
   2d268:	ldr	r1, [sp]
   2d26c:	mov	r8, #976	; 0x3d0
   2d270:	mov	lr, #392	; 0x188
   2d274:	movw	r4, #1026	; 0x402
   2d278:	mov	r5, #0
   2d27c:	mov	r2, #12
   2d280:	ldrb	ip, [r1, #25]
   2d284:	movt	r2, #32
   2d288:	ldrb	r9, [r1, #24]
   2d28c:	mov	r3, #0
   2d290:	mov	r0, r1
   2d294:	orr	r9, r9, #4
   2d298:	strb	r9, [r1, #24]
   2d29c:	ldrd	sl, [r1, r8]
   2d2a0:	mvn	ip, ip, lsl #25
   2d2a4:	mvn	ip, ip, lsr #25
   2d2a8:	bfc	ip, #3, #1
   2d2ac:	orr	r4, r4, sl
   2d2b0:	strb	ip, [r1, #25]
   2d2b4:	orr	r5, r5, fp
   2d2b8:	strd	r4, [r1, r8]
   2d2bc:	ldrd	r4, [r1, lr]
   2d2c0:	orr	r2, r2, r4
   2d2c4:	orr	r3, r3, r5
   2d2c8:	strd	r2, [r1, lr]
   2d2cc:	bl	2ced8 <fputs@plt+0x278c0>
   2d2d0:	subs	r4, r0, #0
   2d2d4:	blt	2d2fc <fputs@plt+0x27ce4>
   2d2d8:	ldr	r3, [sp]
   2d2dc:	mov	r0, #0
   2d2e0:	str	r3, [r7]
   2d2e4:	ldr	r2, [sp, #4]
   2d2e8:	ldr	r3, [r6]
   2d2ec:	cmp	r2, r3
   2d2f0:	bne	2d30c <fputs@plt+0x27cf4>
   2d2f4:	add	sp, sp, #12
   2d2f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d2fc:	ldr	r0, [sp]
   2d300:	bl	2a868 <fputs@plt+0x25250>
   2d304:	mov	r0, r4
   2d308:	b	2d2e4 <fputs@plt+0x27ccc>
   2d30c:	bl	524c <__stack_chk_fail@plt>
   2d310:	ldr	r0, [pc, #40]	; 2d340 <fputs@plt+0x27d28>
   2d314:	movw	r2, #1167	; 0x48f
   2d318:	ldr	r1, [pc, #36]	; 2d344 <fputs@plt+0x27d2c>
   2d31c:	ldr	r3, [pc, #36]	; 2d348 <fputs@plt+0x27d30>
   2d320:	add	r0, pc, r0
   2d324:	add	r1, pc, r1
   2d328:	add	r3, pc, r3
   2d32c:	bl	76ea0 <fputs@plt+0x71888>
   2d330:	mvn	r0, #21
   2d334:	b	2d2e4 <fputs@plt+0x27ccc>
   2d338:	andeq	r3, r8, r0, asr r9
   2d33c:	andeq	r0, r0, r0, asr #8
   2d340:			; <UNDEFINED> instruction: 0x00059cb8
   2d344:	andeq	sl, r5, r8, lsl fp
   2d348:	andeq	fp, r5, r4, lsr #15
   2d34c:	ldr	r3, [pc, #216]	; 2d42c <fputs@plt+0x27e14>
   2d350:	ldr	r2, [pc, #216]	; 2d430 <fputs@plt+0x27e18>
   2d354:	add	r3, pc, r3
   2d358:	push	{r4, r5, r6, lr}
   2d35c:	subs	r5, r0, #0
   2d360:	ldr	r4, [r3, r2]
   2d364:	sub	sp, sp, #8
   2d368:	ldr	r3, [r4]
   2d36c:	str	r3, [sp, #4]
   2d370:	beq	2d404 <fputs@plt+0x27dec>
   2d374:	mov	r0, sp
   2d378:	bl	293b4 <fputs@plt+0x23d9c>
   2d37c:	cmp	r0, #0
   2d380:	blt	2d3d8 <fputs@plt+0x27dc0>
   2d384:	ldr	r0, [sp]
   2d388:	bl	29d04 <fputs@plt+0x246ec>
   2d38c:	cmp	r0, #0
   2d390:	blt	2d3d8 <fputs@plt+0x27dc0>
   2d394:	ldr	r3, [sp]
   2d398:	ldrb	ip, [r3, #24]
   2d39c:	mov	r0, r3
   2d3a0:	ldrb	r1, [r3, #26]
   2d3a4:	ldrb	r2, [r3, #25]
   2d3a8:	orr	ip, ip, #4
   2d3ac:	orr	r1, r1, #1
   2d3b0:	strb	ip, [r3, #24]
   2d3b4:	orr	r2, r2, #8
   2d3b8:	strb	r1, [r3, #26]
   2d3bc:	strb	r2, [r3, #25]
   2d3c0:	bl	2ced8 <fputs@plt+0x278c0>
   2d3c4:	subs	r6, r0, #0
   2d3c8:	blt	2d3f0 <fputs@plt+0x27dd8>
   2d3cc:	ldr	r3, [sp]
   2d3d0:	mov	r0, #0
   2d3d4:	str	r3, [r5]
   2d3d8:	ldr	r2, [sp, #4]
   2d3dc:	ldr	r3, [r4]
   2d3e0:	cmp	r2, r3
   2d3e4:	bne	2d400 <fputs@plt+0x27de8>
   2d3e8:	add	sp, sp, #8
   2d3ec:	pop	{r4, r5, r6, pc}
   2d3f0:	ldr	r0, [sp]
   2d3f4:	bl	2a868 <fputs@plt+0x25250>
   2d3f8:	mov	r0, r6
   2d3fc:	b	2d3d8 <fputs@plt+0x27dc0>
   2d400:	bl	524c <__stack_chk_fail@plt>
   2d404:	ldr	r0, [pc, #40]	; 2d434 <fputs@plt+0x27e1c>
   2d408:	movw	r2, #1238	; 0x4d6
   2d40c:	ldr	r1, [pc, #36]	; 2d438 <fputs@plt+0x27e20>
   2d410:	ldr	r3, [pc, #36]	; 2d43c <fputs@plt+0x27e24>
   2d414:	add	r0, pc, r0
   2d418:	add	r1, pc, r1
   2d41c:	add	r3, pc, r3
   2d420:	bl	76ea0 <fputs@plt+0x71888>
   2d424:	mvn	r0, #21
   2d428:	b	2d3d8 <fputs@plt+0x27dc0>
   2d42c:	andeq	r3, r8, r4, lsr #16
   2d430:	andeq	r0, r0, r0, asr #8
   2d434:	andeq	r9, r5, r4, asr #23
   2d438:	andeq	sl, r5, r4, lsr #20
   2d43c:	andeq	sl, r5, ip, lsl #19
   2d440:	ldr	r3, [pc, #264]	; 2d550 <fputs@plt+0x27f38>
   2d444:	ldr	r2, [pc, #264]	; 2d554 <fputs@plt+0x27f3c>
   2d448:	add	r3, pc, r3
   2d44c:	push	{r4, r5, r6, lr}
   2d450:	subs	r6, r1, #0
   2d454:	ldr	r4, [r3, r2]
   2d458:	sub	sp, sp, #8
   2d45c:	mov	r5, r0
   2d460:	ldr	r3, [r4]
   2d464:	str	r3, [sp, #4]
   2d468:	beq	2d528 <fputs@plt+0x27f10>
   2d46c:	cmp	r0, #0
   2d470:	beq	2d500 <fputs@plt+0x27ee8>
   2d474:	mov	r0, sp
   2d478:	bl	293b4 <fputs@plt+0x23d9c>
   2d47c:	cmp	r0, #0
   2d480:	blt	2d4d4 <fputs@plt+0x27ebc>
   2d484:	mov	r1, r6
   2d488:	ldr	r0, [sp]
   2d48c:	bl	295b0 <fputs@plt+0x23f98>
   2d490:	subs	r6, r0, #0
   2d494:	blt	2d4ec <fputs@plt+0x27ed4>
   2d498:	ldr	r3, [sp]
   2d49c:	ldrb	r2, [r3, #25]
   2d4a0:	mov	r0, r3
   2d4a4:	ldrb	r1, [r3, #24]
   2d4a8:	and	r2, r2, #247	; 0xf7
   2d4ac:	orr	r1, r1, #4
   2d4b0:	orr	r2, r2, #128	; 0x80
   2d4b4:	strb	r1, [r3, #24]
   2d4b8:	strb	r2, [r3, #25]
   2d4bc:	bl	2ced8 <fputs@plt+0x278c0>
   2d4c0:	subs	r6, r0, #0
   2d4c4:	blt	2d4ec <fputs@plt+0x27ed4>
   2d4c8:	ldr	r3, [sp]
   2d4cc:	mov	r0, #0
   2d4d0:	str	r3, [r5]
   2d4d4:	ldr	r2, [sp, #4]
   2d4d8:	ldr	r3, [r4]
   2d4dc:	cmp	r2, r3
   2d4e0:	bne	2d4fc <fputs@plt+0x27ee4>
   2d4e4:	add	sp, sp, #8
   2d4e8:	pop	{r4, r5, r6, pc}
   2d4ec:	ldr	r0, [sp]
   2d4f0:	bl	2a868 <fputs@plt+0x25250>
   2d4f4:	mov	r0, r6
   2d4f8:	b	2d4d4 <fputs@plt+0x27ebc>
   2d4fc:	bl	524c <__stack_chk_fail@plt>
   2d500:	ldr	r0, [pc, #80]	; 2d558 <fputs@plt+0x27f40>
   2d504:	mov	r2, #1312	; 0x520
   2d508:	ldr	r1, [pc, #76]	; 2d55c <fputs@plt+0x27f44>
   2d50c:	ldr	r3, [pc, #76]	; 2d560 <fputs@plt+0x27f48>
   2d510:	add	r0, pc, r0
   2d514:	add	r1, pc, r1
   2d518:	add	r3, pc, r3
   2d51c:	bl	76ea0 <fputs@plt+0x71888>
   2d520:	mvn	r0, #21
   2d524:	b	2d4d4 <fputs@plt+0x27ebc>
   2d528:	ldr	r0, [pc, #52]	; 2d564 <fputs@plt+0x27f4c>
   2d52c:	movw	r2, #1311	; 0x51f
   2d530:	ldr	r1, [pc, #48]	; 2d568 <fputs@plt+0x27f50>
   2d534:	ldr	r3, [pc, #48]	; 2d56c <fputs@plt+0x27f54>
   2d538:	add	r0, pc, r0
   2d53c:	add	r1, pc, r1
   2d540:	add	r3, pc, r3
   2d544:	bl	76ea0 <fputs@plt+0x71888>
   2d548:	mvn	r0, #21
   2d54c:	b	2d4d4 <fputs@plt+0x27ebc>
   2d550:	andeq	r3, r8, r0, lsr r7
   2d554:	andeq	r0, r0, r0, asr #8
   2d558:	andeq	r9, r5, r8, asr #21
   2d55c:	andeq	sl, r5, r8, lsr #18
   2d560:	andeq	fp, r5, r8, ror #15
   2d564:			; <UNDEFINED> instruction: 0x00058bb8
   2d568:	andeq	sl, r5, r0, lsl #18
   2d56c:	andeq	fp, r5, r0, asr #15
   2d570:	ldr	r3, [pc, #320]	; 2d6b8 <fputs@plt+0x280a0>
   2d574:	ldr	r2, [pc, #320]	; 2d6bc <fputs@plt+0x280a4>
   2d578:	add	r3, pc, r3
   2d57c:	push	{r4, r5, r6, lr}
   2d580:	subs	r5, r1, #0
   2d584:	ldr	r4, [r3, r2]
   2d588:	sub	sp, sp, #8
   2d58c:	mov	r6, r0
   2d590:	ldr	r3, [r4]
   2d594:	str	r3, [sp, #4]
   2d598:	beq	2d640 <fputs@plt+0x28028>
   2d59c:	cmp	r0, #0
   2d5a0:	beq	2d690 <fputs@plt+0x28078>
   2d5a4:	mov	r0, r5
   2d5a8:	bl	69444 <fputs@plt+0x63e2c>
   2d5ac:	cmp	r0, #0
   2d5b0:	beq	2d668 <fputs@plt+0x28050>
   2d5b4:	mov	r0, sp
   2d5b8:	bl	293b4 <fputs@plt+0x23d9c>
   2d5bc:	cmp	r0, #0
   2d5c0:	blt	2d614 <fputs@plt+0x27ffc>
   2d5c4:	mov	r1, r5
   2d5c8:	ldr	r0, [sp]
   2d5cc:	bl	2982c <fputs@plt+0x24214>
   2d5d0:	subs	r5, r0, #0
   2d5d4:	blt	2d62c <fputs@plt+0x28014>
   2d5d8:	ldr	r3, [sp]
   2d5dc:	ldrb	r2, [r3, #25]
   2d5e0:	mov	r0, r3
   2d5e4:	ldrb	r1, [r3, #24]
   2d5e8:	and	r2, r2, #247	; 0xf7
   2d5ec:	orr	r1, r1, #4
   2d5f0:	orr	r2, r2, #128	; 0x80
   2d5f4:	strb	r1, [r3, #24]
   2d5f8:	strb	r2, [r3, #25]
   2d5fc:	bl	2ced8 <fputs@plt+0x278c0>
   2d600:	subs	r5, r0, #0
   2d604:	blt	2d62c <fputs@plt+0x28014>
   2d608:	ldr	r3, [sp]
   2d60c:	mov	r0, #0
   2d610:	str	r3, [r6]
   2d614:	ldr	r2, [sp, #4]
   2d618:	ldr	r3, [r4]
   2d61c:	cmp	r2, r3
   2d620:	bne	2d63c <fputs@plt+0x28024>
   2d624:	add	sp, sp, #8
   2d628:	pop	{r4, r5, r6, pc}
   2d62c:	ldr	r0, [sp]
   2d630:	bl	2a868 <fputs@plt+0x25250>
   2d634:	mov	r0, r5
   2d638:	b	2d614 <fputs@plt+0x27ffc>
   2d63c:	bl	524c <__stack_chk_fail@plt>
   2d640:	ldr	r0, [pc, #120]	; 2d6c0 <fputs@plt+0x280a8>
   2d644:	movw	r2, #1363	; 0x553
   2d648:	ldr	r1, [pc, #116]	; 2d6c4 <fputs@plt+0x280ac>
   2d64c:	ldr	r3, [pc, #116]	; 2d6c8 <fputs@plt+0x280b0>
   2d650:	add	r0, pc, r0
   2d654:	add	r1, pc, r1
   2d658:	add	r3, pc, r3
   2d65c:	bl	76ea0 <fputs@plt+0x71888>
   2d660:	mvn	r0, #21
   2d664:	b	2d614 <fputs@plt+0x27ffc>
   2d668:	ldr	r0, [pc, #92]	; 2d6cc <fputs@plt+0x280b4>
   2d66c:	movw	r2, #1365	; 0x555
   2d670:	ldr	r1, [pc, #88]	; 2d6d0 <fputs@plt+0x280b8>
   2d674:	ldr	r3, [pc, #88]	; 2d6d4 <fputs@plt+0x280bc>
   2d678:	add	r0, pc, r0
   2d67c:	add	r1, pc, r1
   2d680:	add	r3, pc, r3
   2d684:	bl	76ea0 <fputs@plt+0x71888>
   2d688:	mvn	r0, #21
   2d68c:	b	2d614 <fputs@plt+0x27ffc>
   2d690:	ldr	r0, [pc, #64]	; 2d6d8 <fputs@plt+0x280c0>
   2d694:	movw	r2, #1364	; 0x554
   2d698:	ldr	r1, [pc, #60]	; 2d6dc <fputs@plt+0x280c4>
   2d69c:	ldr	r3, [pc, #60]	; 2d6e0 <fputs@plt+0x280c8>
   2d6a0:	add	r0, pc, r0
   2d6a4:	add	r1, pc, r1
   2d6a8:	add	r3, pc, r3
   2d6ac:	bl	76ea0 <fputs@plt+0x71888>
   2d6b0:	mvn	r0, #21
   2d6b4:	b	2d614 <fputs@plt+0x27ffc>
   2d6b8:	andeq	r3, r8, r0, lsl #12
   2d6bc:	andeq	r0, r0, r0, asr #8
   2d6c0:	andeq	r8, r5, r8, lsr #21
   2d6c4:	andeq	sl, r5, r8, ror #15
   2d6c8:	andeq	fp, r5, r8, lsr #8
   2d6cc:	andeq	fp, r5, r0, lsl #3
   2d6d0:	andeq	sl, r5, r0, asr #15
   2d6d4:	andeq	fp, r5, r0, lsl #8
   2d6d8:	andeq	r9, r5, r8, lsr r9
   2d6dc:	muleq	r5, r8, r7
   2d6e0:	ldrdeq	fp, [r5], -r8
   2d6e4:	push	{r3, r4, r5, lr}
   2d6e8:	mov	r4, r0
   2d6ec:	ldr	r5, [r0, #1100]	; 0x44c
   2d6f0:	cmp	r5, #0
   2d6f4:	beq	2d700 <fputs@plt+0x280e8>
   2d6f8:	mov	r0, #0
   2d6fc:	pop	{r3, r4, r5, pc}
   2d700:	add	r0, r0, #1088	; 0x440
   2d704:	add	r0, r0, #12
   2d708:	bl	7a4cc <fputs@plt+0x74eb4>
   2d70c:	cmn	r0, #2
   2d710:	popne	{r3, r4, r5, pc}
   2d714:	mov	r0, #2
   2d718:	bl	5210 <malloc@plt>
   2d71c:	subs	r3, r0, #0
   2d720:	beq	2d738 <fputs@plt+0x28120>
   2d724:	mov	r2, #47	; 0x2f
   2d728:	mov	r0, r5
   2d72c:	strh	r2, [r3]
   2d730:	str	r3, [r4, #1100]	; 0x44c
   2d734:	pop	{r3, r4, r5, pc}
   2d738:	mvn	r0, #11
   2d73c:	str	r3, [r4, #1100]	; 0x44c
   2d740:	pop	{r3, r4, r5, pc}
   2d744:	ldr	ip, [pc, #988]	; 2db28 <fputs@plt+0x28510>
   2d748:	mvn	r1, #0
   2d74c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d750:	add	fp, sp, #32
   2d754:	ldr	lr, [pc, #976]	; 2db2c <fputs@plt+0x28514>
   2d758:	sub	sp, sp, #76	; 0x4c
   2d75c:	add	ip, pc, ip
   2d760:	strd	r2, [fp, #-84]	; 0xffffffac
   2d764:	subs	r9, r0, #0
   2d768:	ldr	lr, [ip, lr]
   2d76c:	mvn	r0, #0
   2d770:	strd	r0, [fp, #-68]	; 0xffffffbc
   2d774:	mov	r2, #0
   2d778:	mov	r3, #0
   2d77c:	ldr	sl, [fp, #4]
   2d780:	ldr	r1, [lr]
   2d784:	str	lr, [fp, #-72]	; 0xffffffb8
   2d788:	ldr	r6, [fp, #8]
   2d78c:	strd	r2, [fp, #-60]	; 0xffffffc4
   2d790:	strd	r2, [fp, #-52]	; 0xffffffcc
   2d794:	str	r1, [fp, #-40]	; 0xffffffd8
   2d798:	ldr	r7, [fp, #12]
   2d79c:	beq	2db08 <fputs@plt+0x284f0>
   2d7a0:	cmp	sl, #0
   2d7a4:	beq	2d968 <fputs@plt+0x28350>
   2d7a8:	mov	r0, sl
   2d7ac:	sub	r1, fp, #68	; 0x44
   2d7b0:	bl	35204 <fputs@plt+0x2fbec>
   2d7b4:	subs	r8, r0, #0
   2d7b8:	blt	2d82c <fputs@plt+0x28214>
   2d7bc:	cmp	r6, #0
   2d7c0:	beq	2d7d0 <fputs@plt+0x281b8>
   2d7c4:	ldrb	r3, [r6]
   2d7c8:	cmp	r3, #0
   2d7cc:	bne	2d84c <fputs@plt+0x28234>
   2d7d0:	mvn	r2, #0
   2d7d4:	mvn	r3, #0
   2d7d8:	strd	r2, [fp, #-60]	; 0xffffffc4
   2d7dc:	cmp	r7, #0
   2d7e0:	beq	2d880 <fputs@plt+0x28268>
   2d7e4:	ldrb	r3, [r7]
   2d7e8:	cmp	r3, #0
   2d7ec:	beq	2d880 <fputs@plt+0x28268>
   2d7f0:	mov	r0, r7
   2d7f4:	sub	r1, fp, #52	; 0x34
   2d7f8:	bl	35204 <fputs@plt+0x2fbec>
   2d7fc:	cmp	r0, #0
   2d800:	blt	2d830 <fputs@plt+0x28218>
   2d804:	beq	2d82c <fputs@plt+0x28214>
   2d808:	cmp	r8, #0
   2d80c:	ble	2dacc <fputs@plt+0x284b4>
   2d810:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   2d814:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   2d818:	cmp	r1, r3
   2d81c:	cmpeq	r0, r2
   2d820:	moveq	r5, r0
   2d824:	moveq	r4, r1
   2d828:	beq	2d8a0 <fputs@plt+0x28288>
   2d82c:	mov	r0, #0
   2d830:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2d834:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d838:	ldr	r3, [r1]
   2d83c:	cmp	r2, r3
   2d840:	bne	2db04 <fputs@plt+0x284ec>
   2d844:	sub	sp, fp, #32
   2d848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d84c:	mov	r0, r6
   2d850:	sub	r1, fp, #60	; 0x3c
   2d854:	bl	35204 <fputs@plt+0x2fbec>
   2d858:	cmp	r0, #0
   2d85c:	ble	2d82c <fputs@plt+0x28214>
   2d860:	cmp	r8, #0
   2d864:	ble	2d7dc <fputs@plt+0x281c4>
   2d868:	ldrd	r4, [fp, #-60]	; 0xffffffc4
   2d86c:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   2d870:	cmp	r5, r3
   2d874:	cmpeq	r4, r2
   2d878:	bne	2d82c <fputs@plt+0x28214>
   2d87c:	b	2d7dc <fputs@plt+0x281c4>
   2d880:	cmp	r8, #0
   2d884:	mvn	r2, #0
   2d888:	mov	r3, r2
   2d88c:	str	r2, [fp, #-52]	; 0xffffffcc
   2d890:	str	r2, [fp, #-48]	; 0xffffffd0
   2d894:	ble	2d970 <fputs@plt+0x28358>
   2d898:	ldr	r5, [fp, #-68]	; 0xffffffbc
   2d89c:	ldr	r4, [fp, #-64]	; 0xffffffc0
   2d8a0:	sub	sp, sp, #80	; 0x50
   2d8a4:	mov	r1, #0
   2d8a8:	mov	r2, #64	; 0x40
   2d8ac:	mov	r0, sp
   2d8b0:	bl	4d54 <memset@plt>
   2d8b4:	cmp	r6, #0
   2d8b8:	mov	r2, #64	; 0x40
   2d8bc:	mov	r3, #0
   2d8c0:	mov	r8, r0
   2d8c4:	ldrd	r0, [fp, #-84]	; 0xffffffac
   2d8c8:	str	r5, [r8, #48]	; 0x30
   2d8cc:	mov	r5, #0
   2d8d0:	str	r4, [r8, #52]	; 0x34
   2d8d4:	mov	r4, #32
   2d8d8:	strd	r0, [r8, #24]
   2d8dc:	strd	r2, [r8]
   2d8e0:	strd	r4, [r8, #32]
   2d8e4:	beq	2d8f4 <fputs@plt+0x282dc>
   2d8e8:	ldrb	r3, [r6]
   2d8ec:	cmp	r3, #0
   2d8f0:	bne	2d91c <fputs@plt+0x28304>
   2d8f4:	movw	r2, #32771	; 0x8003
   2d8f8:	mov	r3, #0
   2d8fc:	movw	r1, #38320	; 0x95b0
   2d900:	strd	r2, [r8, #40]	; 0x28
   2d904:	movt	r1, #16416	; 0x4020
   2d908:	ldr	r0, [r9, #8]
   2d90c:	mov	r2, r8
   2d910:	bl	4f70 <ioctl@plt>
   2d914:	cmp	r0, #0
   2d918:	blt	2d958 <fputs@plt+0x28340>
   2d91c:	cmp	r7, #0
   2d920:	beq	2d930 <fputs@plt+0x28318>
   2d924:	ldrb	r3, [r7]
   2d928:	cmp	r3, #0
   2d92c:	bne	2d82c <fputs@plt+0x28214>
   2d930:	movw	r0, #32772	; 0x8004
   2d934:	mov	r1, #0
   2d938:	mov	r2, r8
   2d93c:	strd	r0, [r8, #40]	; 0x28
   2d940:	movw	r1, #38320	; 0x95b0
   2d944:	ldr	r0, [r9, #8]
   2d948:	movt	r1, #16416	; 0x4020
   2d94c:	bl	4f70 <ioctl@plt>
   2d950:	cmp	r0, #0
   2d954:	bge	2d82c <fputs@plt+0x28214>
   2d958:	bl	55b8 <__errno_location@plt>
   2d95c:	ldr	r0, [r0]
   2d960:	rsb	r0, r0, #0
   2d964:	b	2d830 <fputs@plt+0x28218>
   2d968:	mvn	r8, #0
   2d96c:	b	2d7bc <fputs@plt+0x281a4>
   2d970:	str	r2, [fp, #-92]	; 0xffffffa4
   2d974:	str	r3, [fp, #-96]	; 0xffffffa0
   2d978:	cmp	sl, #0
   2d97c:	beq	2dae0 <fputs@plt+0x284c8>
   2d980:	mov	r0, sl
   2d984:	mov	r4, #0
   2d988:	bl	4fc4 <strlen@plt>
   2d98c:	str	r4, [fp, #-88]	; 0xffffffa8
   2d990:	add	r2, r0, #88	; 0x58
   2d994:	add	r3, r0, #1
   2d998:	bic	r2, r2, #7
   2d99c:	add	r0, r0, #49	; 0x31
   2d9a0:	str	r0, [fp, #-76]	; 0xffffffb4
   2d9a4:	add	r0, r2, #7
   2d9a8:	str	r3, [fp, #-100]	; 0xffffff9c
   2d9ac:	mov	r3, r2
   2d9b0:	add	r0, r0, #14
   2d9b4:	mov	r1, #0
   2d9b8:	bic	r0, r0, #7
   2d9bc:	str	r3, [fp, #-104]	; 0xffffff98
   2d9c0:	sub	sp, sp, r0
   2d9c4:	mov	r0, sp
   2d9c8:	bl	4d54 <memset@plt>
   2d9cc:	ldr	r3, [fp, #-104]	; 0xffffff98
   2d9d0:	cmp	sl, #0
   2d9d4:	mov	r5, r0
   2d9d8:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2d9dc:	stm	r5, {r3, r4}
   2d9e0:	ldrd	r2, [fp, #-84]	; 0xffffffac
   2d9e4:	strd	r0, [r5, #48]	; 0x30
   2d9e8:	strd	r2, [r5, #24]
   2d9ec:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2d9f0:	str	r3, [r5, #32]
   2d9f4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2d9f8:	str	r3, [r5, #36]	; 0x24
   2d9fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2da00:	str	r3, [r5, #64]	; 0x40
   2da04:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2da08:	str	r3, [r5, #68]	; 0x44
   2da0c:	beq	2da20 <fputs@plt+0x28408>
   2da10:	mov	r1, sl
   2da14:	ldr	r2, [fp, #-100]	; 0xffffff9c
   2da18:	add	r0, r5, #80	; 0x50
   2da1c:	bl	5018 <memcpy@plt>
   2da20:	cmp	r6, #0
   2da24:	beq	2da34 <fputs@plt+0x2841c>
   2da28:	ldrb	r3, [r6]
   2da2c:	cmp	r3, #0
   2da30:	bne	2da5c <fputs@plt+0x28444>
   2da34:	mov	r2, #32768	; 0x8000
   2da38:	mov	r3, #0
   2da3c:	movw	r1, #38320	; 0x95b0
   2da40:	strd	r2, [r5, #40]	; 0x28
   2da44:	movt	r1, #16416	; 0x4020
   2da48:	ldr	r0, [r9, #8]
   2da4c:	mov	r2, r5
   2da50:	bl	4f70 <ioctl@plt>
   2da54:	cmp	r0, #0
   2da58:	blt	2d958 <fputs@plt+0x28340>
   2da5c:	cmp	r7, #0
   2da60:	beq	2da70 <fputs@plt+0x28458>
   2da64:	ldrb	r3, [r7]
   2da68:	cmp	r3, #0
   2da6c:	bne	2da98 <fputs@plt+0x28480>
   2da70:	movw	r2, #32769	; 0x8001
   2da74:	mov	r3, #0
   2da78:	movw	r1, #38320	; 0x95b0
   2da7c:	strd	r2, [r5, #40]	; 0x28
   2da80:	movt	r1, #16416	; 0x4020
   2da84:	ldr	r0, [r9, #8]
   2da88:	mov	r2, r5
   2da8c:	bl	4f70 <ioctl@plt>
   2da90:	cmp	r0, #0
   2da94:	blt	2d958 <fputs@plt+0x28340>
   2da98:	movw	r0, #32770	; 0x8002
   2da9c:	mov	r1, #0
   2daa0:	mov	r2, r5
   2daa4:	strd	r0, [r5, #40]	; 0x28
   2daa8:	movw	r1, #38320	; 0x95b0
   2daac:	ldr	r0, [r9, #8]
   2dab0:	movt	r1, #16416	; 0x4020
   2dab4:	bl	4f70 <ioctl@plt>
   2dab8:	cmp	r0, #0
   2dabc:	blt	2d958 <fputs@plt+0x28340>
   2dac0:	cmp	r8, #0
   2dac4:	beq	2d82c <fputs@plt+0x28214>
   2dac8:	b	2d898 <fputs@plt+0x28280>
   2dacc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2dad0:	str	r3, [fp, #-92]	; 0xffffffa4
   2dad4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2dad8:	str	r3, [fp, #-96]	; 0xffffffa0
   2dadc:	b	2d978 <fputs@plt+0x28360>
   2dae0:	mov	r3, #80	; 0x50
   2dae4:	mov	r0, #48	; 0x30
   2dae8:	mov	r2, r3
   2daec:	str	r0, [fp, #-76]	; 0xffffffb4
   2daf0:	str	sl, [fp, #-88]	; 0xffffffa8
   2daf4:	mov	r4, sl
   2daf8:	mov	r0, #87	; 0x57
   2dafc:	str	sl, [fp, #-100]	; 0xffffff9c
   2db00:	b	2d9b0 <fputs@plt+0x28398>
   2db04:	bl	524c <__stack_chk_fail@plt>
   2db08:	ldr	r0, [pc, #32]	; 2db30 <fputs@plt+0x28518>
   2db0c:	movw	r2, #1017	; 0x3f9
   2db10:	ldr	r1, [pc, #28]	; 2db34 <fputs@plt+0x2851c>
   2db14:	ldr	r3, [pc, #28]	; 2db38 <fputs@plt+0x28520>
   2db18:	add	r0, pc, r0
   2db1c:	add	r1, pc, r1
   2db20:	add	r3, pc, r3
   2db24:	bl	76bb0 <fputs@plt+0x71598>
   2db28:	andeq	r3, r8, ip, lsl r4
   2db2c:	andeq	r0, r0, r0, asr #8
   2db30:	strdeq	sp, [r5], -r0
   2db34:	muleq	r5, r8, r2
   2db38:			; <UNDEFINED> instruction: 0x0005b6b4
   2db3c:	ldr	r3, [pc, #344]	; 2dc9c <fputs@plt+0x28684>
   2db40:	push	{r4, r5, r6, r7, r8, fp, lr}
   2db44:	add	fp, sp, #24
   2db48:	ldr	r2, [pc, #336]	; 2dca0 <fputs@plt+0x28688>
   2db4c:	sub	sp, sp, #44	; 0x2c
   2db50:	add	r3, pc, r3
   2db54:	subs	r8, r0, #0
   2db58:	mov	r7, r1
   2db5c:	ldr	r6, [r3, r2]
   2db60:	ldr	r3, [r6]
   2db64:	str	r3, [fp, #-32]	; 0xffffffe0
   2db68:	beq	2dc7c <fputs@plt+0x28664>
   2db6c:	cmp	r1, #0
   2db70:	beq	2dc5c <fputs@plt+0x28644>
   2db74:	mov	r1, #968	; 0x3c8
   2db78:	mov	r2, #8
   2db7c:	ldrd	r4, [r8, r1]
   2db80:	mov	r3, #0
   2db84:	and	r2, r2, r4
   2db88:	and	r3, r3, r5
   2db8c:	orrs	r1, r2, r3
   2db90:	beq	2dbf0 <fputs@plt+0x285d8>
   2db94:	ldrb	r3, [r7]
   2db98:	cmp	r3, #0
   2db9c:	beq	2dc4c <fputs@plt+0x28634>
   2dba0:	ldr	r3, [pc, #252]	; 2dca4 <fputs@plt+0x2868c>
   2dba4:	mov	r0, r7
   2dba8:	add	r3, pc, r3
   2dbac:	str	r3, [fp, #-36]	; 0xffffffdc
   2dbb0:	bl	4fc4 <strlen@plt>
   2dbb4:	mov	r1, r7
   2dbb8:	add	r0, r0, #32
   2dbbc:	bic	r3, r0, #7
   2dbc0:	sub	sp, sp, r3
   2dbc4:	add	r7, sp, #24
   2dbc8:	mov	r0, r7
   2dbcc:	bl	4d3c <stpcpy@plt>
   2dbd0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2dbd4:	cmp	r1, #0
   2dbd8:	mov	r3, r0
   2dbdc:	beq	2dbe8 <fputs@plt+0x285d0>
   2dbe0:	bl	4d3c <stpcpy@plt>
   2dbe4:	mov	r3, r0
   2dbe8:	mov	r2, #0
   2dbec:	strb	r2, [r3]
   2dbf0:	ldr	r1, [pc, #176]	; 2dca8 <fputs@plt+0x28690>
   2dbf4:	mov	r2, #0
   2dbf8:	ldr	lr, [pc, #172]	; 2dcac <fputs@plt+0x28694>
   2dbfc:	mov	r0, r8
   2dc00:	add	r1, pc, r1
   2dc04:	str	r2, [sp, #4]
   2dc08:	str	r2, [sp, #8]
   2dc0c:	add	lr, pc, lr
   2dc10:	ldr	ip, [pc, #152]	; 2dcb0 <fputs@plt+0x28698>
   2dc14:	mov	r3, r1
   2dc18:	ldr	r2, [pc, #148]	; 2dcb4 <fputs@plt+0x2869c>
   2dc1c:	add	ip, pc, ip
   2dc20:	str	r7, [sp, #16]
   2dc24:	add	r2, pc, r2
   2dc28:	str	lr, [sp]
   2dc2c:	str	ip, [sp, #12]
   2dc30:	bl	4a534 <fputs@plt+0x44f1c>
   2dc34:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2dc38:	ldr	r3, [r6]
   2dc3c:	cmp	r2, r3
   2dc40:	bne	2dc58 <fputs@plt+0x28640>
   2dc44:	sub	sp, fp, #24
   2dc48:	pop	{r4, r5, r6, r7, r8, fp, pc}
   2dc4c:	ldr	r7, [pc, #100]	; 2dcb8 <fputs@plt+0x286a0>
   2dc50:	add	r7, pc, r7
   2dc54:	b	2dbf0 <fputs@plt+0x285d8>
   2dc58:	bl	524c <__stack_chk_fail@plt>
   2dc5c:	ldr	r0, [pc, #88]	; 2dcbc <fputs@plt+0x286a4>
   2dc60:	movw	r2, #1373	; 0x55d
   2dc64:	ldr	r1, [pc, #84]	; 2dcc0 <fputs@plt+0x286a8>
   2dc68:	ldr	r3, [pc, #84]	; 2dcc4 <fputs@plt+0x286ac>
   2dc6c:	add	r0, pc, r0
   2dc70:	add	r1, pc, r1
   2dc74:	add	r3, pc, r3
   2dc78:	bl	76bb0 <fputs@plt+0x71598>
   2dc7c:	ldr	r0, [pc, #68]	; 2dcc8 <fputs@plt+0x286b0>
   2dc80:	movw	r2, #1372	; 0x55c
   2dc84:	ldr	r1, [pc, #64]	; 2dccc <fputs@plt+0x286b4>
   2dc88:	ldr	r3, [pc, #64]	; 2dcd0 <fputs@plt+0x286b8>
   2dc8c:	add	r0, pc, r0
   2dc90:	add	r1, pc, r1
   2dc94:	add	r3, pc, r3
   2dc98:	bl	76bb0 <fputs@plt+0x71598>
   2dc9c:	andeq	r3, r8, r8, lsr #32
   2dca0:	andeq	r0, r0, r0, asr #8
   2dca4:	andeq	fp, r5, r8, asr r2
   2dca8:	muleq	r5, r0, fp
   2dcac:	andeq	fp, r5, r8, ror #3
   2dcb0:	strdeq	r9, [r5], -r0
   2dcb4:	andeq	sl, r5, r4, lsl #23
   2dcb8:	muleq	r5, r0, r1
   2dcbc:	andeq	sl, r5, r4, ror r6
   2dcc0:	andeq	fp, r5, r4, asr #2
   2dcc4:	andeq	fp, r5, r8, ror r5
   2dcc8:	andeq	sp, r5, ip, ror r0
   2dccc:	andeq	fp, r5, r4, lsr #2
   2dcd0:	andeq	fp, r5, r8, asr r5
   2dcd4:	ldr	r3, [pc, #344]	; 2de34 <fputs@plt+0x2881c>
   2dcd8:	push	{r4, r5, r6, r7, r8, fp, lr}
   2dcdc:	add	fp, sp, #24
   2dce0:	ldr	r2, [pc, #336]	; 2de38 <fputs@plt+0x28820>
   2dce4:	sub	sp, sp, #44	; 0x2c
   2dce8:	add	r3, pc, r3
   2dcec:	subs	r8, r0, #0
   2dcf0:	mov	r7, r1
   2dcf4:	ldr	r6, [r3, r2]
   2dcf8:	ldr	r3, [r6]
   2dcfc:	str	r3, [fp, #-32]	; 0xffffffe0
   2dd00:	beq	2de14 <fputs@plt+0x287fc>
   2dd04:	cmp	r1, #0
   2dd08:	beq	2ddf4 <fputs@plt+0x287dc>
   2dd0c:	mov	r1, #968	; 0x3c8
   2dd10:	mov	r2, #8
   2dd14:	ldrd	r4, [r8, r1]
   2dd18:	mov	r3, #0
   2dd1c:	and	r2, r2, r4
   2dd20:	and	r3, r3, r5
   2dd24:	orrs	r1, r2, r3
   2dd28:	beq	2dd88 <fputs@plt+0x28770>
   2dd2c:	ldrb	r3, [r7]
   2dd30:	cmp	r3, #0
   2dd34:	beq	2dde4 <fputs@plt+0x287cc>
   2dd38:	ldr	r3, [pc, #252]	; 2de3c <fputs@plt+0x28824>
   2dd3c:	mov	r0, r7
   2dd40:	add	r3, pc, r3
   2dd44:	str	r3, [fp, #-36]	; 0xffffffdc
   2dd48:	bl	4fc4 <strlen@plt>
   2dd4c:	mov	r1, r7
   2dd50:	add	r0, r0, #32
   2dd54:	bic	r3, r0, #7
   2dd58:	sub	sp, sp, r3
   2dd5c:	add	r7, sp, #24
   2dd60:	mov	r0, r7
   2dd64:	bl	4d3c <stpcpy@plt>
   2dd68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2dd6c:	cmp	r1, #0
   2dd70:	mov	r3, r0
   2dd74:	beq	2dd80 <fputs@plt+0x28768>
   2dd78:	bl	4d3c <stpcpy@plt>
   2dd7c:	mov	r3, r0
   2dd80:	mov	r2, #0
   2dd84:	strb	r2, [r3]
   2dd88:	ldr	r1, [pc, #176]	; 2de40 <fputs@plt+0x28828>
   2dd8c:	mov	r2, #0
   2dd90:	ldr	lr, [pc, #172]	; 2de44 <fputs@plt+0x2882c>
   2dd94:	mov	r0, r8
   2dd98:	add	r1, pc, r1
   2dd9c:	str	r2, [sp, #4]
   2dda0:	str	r2, [sp, #8]
   2dda4:	add	lr, pc, lr
   2dda8:	ldr	ip, [pc, #152]	; 2de48 <fputs@plt+0x28830>
   2ddac:	mov	r3, r1
   2ddb0:	ldr	r2, [pc, #148]	; 2de4c <fputs@plt+0x28834>
   2ddb4:	add	ip, pc, ip
   2ddb8:	str	r7, [sp, #16]
   2ddbc:	add	r2, pc, r2
   2ddc0:	str	lr, [sp]
   2ddc4:	str	ip, [sp, #12]
   2ddc8:	bl	4a534 <fputs@plt+0x44f1c>
   2ddcc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2ddd0:	ldr	r3, [r6]
   2ddd4:	cmp	r2, r3
   2ddd8:	bne	2ddf0 <fputs@plt+0x287d8>
   2dddc:	sub	sp, fp, #24
   2dde0:	pop	{r4, r5, r6, r7, r8, fp, pc}
   2dde4:	ldr	r7, [pc, #100]	; 2de50 <fputs@plt+0x28838>
   2dde8:	add	r7, pc, r7
   2ddec:	b	2dd88 <fputs@plt+0x28770>
   2ddf0:	bl	524c <__stack_chk_fail@plt>
   2ddf4:	ldr	r0, [pc, #88]	; 2de54 <fputs@plt+0x2883c>
   2ddf8:	movw	r2, #1434	; 0x59a
   2ddfc:	ldr	r1, [pc, #84]	; 2de58 <fputs@plt+0x28840>
   2de00:	ldr	r3, [pc, #84]	; 2de5c <fputs@plt+0x28844>
   2de04:	add	r0, pc, r0
   2de08:	add	r1, pc, r1
   2de0c:	add	r3, pc, r3
   2de10:	bl	76bb0 <fputs@plt+0x71598>
   2de14:	ldr	r0, [pc, #68]	; 2de60 <fputs@plt+0x28848>
   2de18:	movw	r2, #1433	; 0x599
   2de1c:	ldr	r1, [pc, #64]	; 2de64 <fputs@plt+0x2884c>
   2de20:	ldr	r3, [pc, #64]	; 2de68 <fputs@plt+0x28850>
   2de24:	add	r0, pc, r0
   2de28:	add	r1, pc, r1
   2de2c:	add	r3, pc, r3
   2de30:	bl	76bb0 <fputs@plt+0x71598>
   2de34:	muleq	r8, r0, lr
   2de38:	andeq	r0, r0, r0, asr #8
   2de3c:	andeq	fp, r5, r0, asr #1
   2de40:	strdeq	sl, [r5], -r8
   2de44:	andeq	fp, r5, r0, ror r0
   2de48:	andeq	r9, r5, r8, asr sl
   2de4c:	andeq	sl, r5, ip, ror #19
   2de50:	strdeq	sl, [r5], -r8
   2de54:	ldrdeq	sl, [r5], -ip
   2de58:	andeq	sl, r5, ip, lsr #31
   2de5c:	andeq	sl, r5, r8, lsl #31
   2de60:	andeq	ip, r5, r4, ror #29
   2de64:	andeq	sl, r5, ip, lsl #31
   2de68:	andeq	sl, r5, r8, ror #30
   2de6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2de70:	subs	fp, r0, #0
   2de74:	sub	sp, sp, #36	; 0x24
   2de78:	mov	r9, r1
   2de7c:	strd	r2, [sp]
   2de80:	ldr	sl, [sp, #72]	; 0x48
   2de84:	beq	2e574 <fputs@plt+0x28f5c>
   2de88:	cmp	r1, #0
   2de8c:	beq	2e53c <fputs@plt+0x28f24>
   2de90:	cmp	sl, #0
   2de94:	beq	2e594 <fputs@plt+0x28f7c>
   2de98:	ldr	r6, [r1]
   2de9c:	add	r8, r1, #24
   2dea0:	add	r3, r1, r6
   2dea4:	cmp	r8, r3
   2dea8:	bcs	2df8c <fputs@plt+0x28974>
   2deac:	cmp	r1, r8
   2deb0:	bhi	2df8c <fputs@plt+0x28974>
   2deb4:	ldrd	r2, [sp]
   2deb8:	mov	r0, #1024	; 0x400
   2debc:	mov	r1, #0
   2dec0:	and	r2, r2, r0
   2dec4:	and	r3, r3, r1
   2dec8:	strd	r2, [sp, #8]
   2decc:	mov	r0, #1073741824	; 0x40000000
   2ded0:	ldrd	r2, [sp]
   2ded4:	mov	r1, #0
   2ded8:	and	r2, r2, r0
   2dedc:	and	r3, r3, r1
   2dee0:	strd	r2, [sp, #16]
   2dee4:	mov	r0, #536870912	; 0x20000000
   2dee8:	ldrd	r2, [sp]
   2deec:	mov	r1, #0
   2def0:	and	r2, r2, r0
   2def4:	and	r3, r3, r1
   2def8:	strd	r2, [sp, #24]
   2defc:	ldrd	r2, [r8, #8]
   2df00:	mvn	r0, #4096	; 0x1000
   2df04:	mvn	r1, #0
   2df08:	adds	r2, r2, r0
   2df0c:	adc	r3, r3, r1
   2df10:	cmp	r3, #0
   2df14:	cmpeq	r2, #12
   2df18:	bhi	2df68 <fputs@plt+0x28950>
   2df1c:	cmp	r2, #12
   2df20:	addls	pc, pc, r2, lsl #2
   2df24:	b	2df68 <fputs@plt+0x28950>
   2df28:	b	2e288 <fputs@plt+0x28c70>
   2df2c:	b	2e20c <fputs@plt+0x28bf4>
   2df30:	b	2e4a8 <fputs@plt+0x28e90>
   2df34:	b	2e454 <fputs@plt+0x28e3c>
   2df38:	b	2e1c4 <fputs@plt+0x28bac>
   2df3c:	b	2e190 <fputs@plt+0x28b78>
   2df40:	b	2e15c <fputs@plt+0x28b44>
   2df44:	b	2e11c <fputs@plt+0x28b04>
   2df48:	b	2e0c4 <fputs@plt+0x28aac>
   2df4c:	b	2e048 <fputs@plt+0x28a30>
   2df50:	b	2e014 <fputs@plt+0x289fc>
   2df54:	b	2df98 <fputs@plt+0x28980>
   2df58:	b	2df5c <fputs@plt+0x28944>
   2df5c:	ldrd	r2, [sp, #16]
   2df60:	orrs	r3, r2, r3
   2df64:	bne	2e514 <fputs@plt+0x28efc>
   2df68:	ldr	r2, [r8]
   2df6c:	add	r3, r9, r6
   2df70:	add	r2, r2, #7
   2df74:	bic	r2, r2, #7
   2df78:	add	r8, r8, r2
   2df7c:	cmp	r8, r3
   2df80:	bcs	2df8c <fputs@plt+0x28974>
   2df84:	cmp	r9, r8
   2df88:	bls	2defc <fputs@plt+0x288e4>
   2df8c:	mov	r0, #0
   2df90:	add	sp, sp, #36	; 0x24
   2df94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2df98:	ldrd	r2, [sp]
   2df9c:	mov	r0, #67108864	; 0x4000000
   2dfa0:	mov	r1, #0
   2dfa4:	and	r2, r2, r0
   2dfa8:	and	r3, r3, r1
   2dfac:	orrs	ip, r2, r3
   2dfb0:	beq	2dfd0 <fputs@plt+0x289b8>
   2dfb4:	ldr	ip, [r8, #16]
   2dfb8:	cmn	ip, #1
   2dfbc:	strne	ip, [sl, #112]	; 0x70
   2dfc0:	ldrdne	r2, [sl, #8]
   2dfc4:	orrne	r2, r2, r0
   2dfc8:	orrne	r3, r3, r1
   2dfcc:	strdne	r2, [sl, #8]
   2dfd0:	ldrd	r2, [sp]
   2dfd4:	mov	r0, #134217728	; 0x8000000
   2dfd8:	mov	r1, #0
   2dfdc:	and	r2, r2, r0
   2dfe0:	and	r3, r3, r1
   2dfe4:	orrs	ip, r2, r3
   2dfe8:	beq	2e4a0 <fputs@plt+0x28e88>
   2dfec:	ldr	ip, [r8, #20]
   2dff0:	cmn	ip, #1
   2dff4:	beq	2e4a0 <fputs@plt+0x28e88>
   2dff8:	ldrd	r2, [sl, #8]
   2dffc:	str	ip, [sl, #116]	; 0x74
   2e000:	orr	r2, r2, r0
   2e004:	orr	r3, r3, r1
   2e008:	strd	r2, [sl, #8]
   2e00c:	ldr	r6, [r9]
   2e010:	b	2df68 <fputs@plt+0x28950>
   2e014:	ldrd	r2, [sp]
   2e018:	mov	r4, #33554432	; 0x2000000
   2e01c:	mov	r5, #0
   2e020:	and	r2, r2, r4
   2e024:	and	r3, r3, r5
   2e028:	orrs	ip, r2, r3
   2e02c:	beq	2df68 <fputs@plt+0x28950>
   2e030:	add	r0, sl, #120	; 0x78
   2e034:	add	r1, r8, #16
   2e038:	bl	6dc58 <fputs@plt+0x68640>
   2e03c:	cmp	r0, #0
   2e040:	bge	2e1f4 <fputs@plt+0x28bdc>
   2e044:	b	2df90 <fputs@plt+0x28978>
   2e048:	ldrd	r2, [sp]
   2e04c:	mov	r4, #31457280	; 0x1e00000
   2e050:	mov	r5, #0
   2e054:	and	r4, r4, r2
   2e058:	and	r5, r5, r3
   2e05c:	orrs	r3, r4, r5
   2e060:	beq	2df68 <fputs@plt+0x28950>
   2e064:	ldr	r6, [r8, #16]
   2e068:	bl	65740 <fputs@plt+0x60128>
   2e06c:	cmp	r6, r0
   2e070:	bne	2e534 <fputs@plt+0x28f1c>
   2e074:	ldrd	r6, [r8]
   2e078:	ldr	r2, [r8, #16]
   2e07c:	subs	r0, r6, #20
   2e080:	sbc	r1, r7, #0
   2e084:	ands	r3, r2, #31
   2e088:	movne	r3, #1
   2e08c:	add	r2, r3, r2, lsr #5
   2e090:	mov	r3, #0
   2e094:	lsl	r2, r2, #4
   2e098:	cmp	r1, r3
   2e09c:	cmpeq	r0, r2
   2e0a0:	bcc	2e534 <fputs@plt+0x28f1c>
   2e0a4:	sub	r1, r6, #20
   2e0a8:	add	r0, r8, #20
   2e0ac:	bl	6a9bc <fputs@plt+0x653a4>
   2e0b0:	cmp	r0, #0
   2e0b4:	str	r0, [sl, #108]	; 0x6c
   2e0b8:	bne	2e1f4 <fputs@plt+0x28bdc>
   2e0bc:	mvn	r0, #11
   2e0c0:	b	2df90 <fputs@plt+0x28978>
   2e0c4:	ldrd	r2, [sp]
   2e0c8:	mov	r4, #2064384	; 0x1f8000
   2e0cc:	mov	r5, #0
   2e0d0:	and	r4, r4, r2
   2e0d4:	and	r5, r5, r3
   2e0d8:	orrs	r3, r4, r5
   2e0dc:	beq	2df68 <fputs@plt+0x28950>
   2e0e0:	add	r0, sl, #88	; 0x58
   2e0e4:	add	r1, r8, #16
   2e0e8:	bl	6dc58 <fputs@plt+0x68640>
   2e0ec:	cmp	r0, #0
   2e0f0:	blt	2df90 <fputs@plt+0x28978>
   2e0f4:	mov	r0, fp
   2e0f8:	bl	2d6e4 <fputs@plt+0x280cc>
   2e0fc:	cmp	r0, #0
   2e100:	blt	2df90 <fputs@plt+0x28978>
   2e104:	add	r0, sl, #136	; 0x88
   2e108:	ldr	r1, [fp, #1100]	; 0x44c
   2e10c:	bl	6dc58 <fputs@plt+0x68640>
   2e110:	cmp	r0, #0
   2e114:	bge	2e1f4 <fputs@plt+0x28bdc>
   2e118:	b	2df90 <fputs@plt+0x28978>
   2e11c:	ldrd	r2, [sp]
   2e120:	mov	r4, #16384	; 0x4000
   2e124:	mov	r5, #0
   2e128:	and	r2, r2, r4
   2e12c:	and	r3, r3, r5
   2e130:	orrs	r0, r2, r3
   2e134:	beq	2df68 <fputs@plt+0x28950>
   2e138:	mov	r0, r8
   2e13c:	ldr	r1, [r0], #16
   2e140:	sub	r1, r1, #16
   2e144:	str	r1, [sl, #80]	; 0x50
   2e148:	bl	6a9bc <fputs@plt+0x653a4>
   2e14c:	cmp	r0, #0
   2e150:	str	r0, [sl, #76]	; 0x4c
   2e154:	bne	2e1f4 <fputs@plt+0x28bdc>
   2e158:	b	2e0bc <fputs@plt+0x28aa4>
   2e15c:	ldrd	r2, [sp]
   2e160:	mov	r4, #8192	; 0x2000
   2e164:	mov	r5, #0
   2e168:	and	r2, r2, r4
   2e16c:	and	r3, r3, r5
   2e170:	orrs	ip, r2, r3
   2e174:	beq	2df68 <fputs@plt+0x28950>
   2e178:	add	r0, sl, #72	; 0x48
   2e17c:	add	r1, r8, #16
   2e180:	bl	6dc58 <fputs@plt+0x68640>
   2e184:	cmp	r0, #0
   2e188:	bge	2e1f4 <fputs@plt+0x28bdc>
   2e18c:	b	2df90 <fputs@plt+0x28978>
   2e190:	ldrd	r2, [sp]
   2e194:	mov	r4, #2048	; 0x800
   2e198:	mov	r5, #0
   2e19c:	and	r2, r2, r4
   2e1a0:	and	r3, r3, r5
   2e1a4:	orrs	r0, r2, r3
   2e1a8:	beq	2df68 <fputs@plt+0x28950>
   2e1ac:	add	r0, sl, #64	; 0x40
   2e1b0:	add	r1, r8, #16
   2e1b4:	bl	6dc58 <fputs@plt+0x68640>
   2e1b8:	cmp	r0, #0
   2e1bc:	bge	2e1f4 <fputs@plt+0x28bdc>
   2e1c0:	b	2df90 <fputs@plt+0x28978>
   2e1c4:	ldrd	r2, [sp]
   2e1c8:	mov	r4, #4096	; 0x1000
   2e1cc:	mov	r5, #0
   2e1d0:	and	r2, r2, r4
   2e1d4:	and	r3, r3, r5
   2e1d8:	orrs	r1, r2, r3
   2e1dc:	beq	2df68 <fputs@plt+0x28950>
   2e1e0:	add	r0, sl, #68	; 0x44
   2e1e4:	add	r1, r8, #16
   2e1e8:	bl	6dc58 <fputs@plt+0x68640>
   2e1ec:	cmp	r0, #0
   2e1f0:	blt	2df90 <fputs@plt+0x28978>
   2e1f4:	ldrd	r2, [sl, #8]
   2e1f8:	orr	r2, r2, r4
   2e1fc:	orr	r3, r3, r5
   2e200:	strd	r2, [sl, #8]
   2e204:	ldr	r6, [r9]
   2e208:	b	2df68 <fputs@plt+0x28950>
   2e20c:	ldrd	r2, [sp]
   2e210:	mov	r0, #1
   2e214:	mov	r1, #0
   2e218:	and	r2, r2, r0
   2e21c:	and	r3, r3, r1
   2e220:	orrs	ip, r2, r3
   2e224:	beq	2e244 <fputs@plt+0x28c2c>
   2e228:	ldrd	r4, [r8, #16]
   2e22c:	orrs	r2, r4, r5
   2e230:	strne	r4, [sl, #56]	; 0x38
   2e234:	ldrdne	r2, [sl, #8]
   2e238:	orrne	r2, r2, r0
   2e23c:	orrne	r3, r3, r1
   2e240:	strdne	r2, [sl, #8]
   2e244:	ldrd	r2, [sp]
   2e248:	mov	r0, #2
   2e24c:	mov	r1, #0
   2e250:	and	r2, r2, r0
   2e254:	and	r3, r3, r1
   2e258:	orrs	ip, r2, r3
   2e25c:	beq	2e4a0 <fputs@plt+0x28e88>
   2e260:	ldrd	r4, [r8, #24]
   2e264:	orrs	r2, r4, r5
   2e268:	beq	2e4a0 <fputs@plt+0x28e88>
   2e26c:	ldrd	r2, [sl, #8]
   2e270:	str	r4, [sl, #60]	; 0x3c
   2e274:	orr	r2, r2, r0
   2e278:	orr	r3, r3, r1
   2e27c:	strd	r2, [sl, #8]
   2e280:	ldr	r6, [r9]
   2e284:	b	2df68 <fputs@plt+0x28950>
   2e288:	ldrd	r2, [sp]
   2e28c:	mov	r0, #4
   2e290:	mov	r1, #0
   2e294:	and	r2, r2, r0
   2e298:	and	r3, r3, r1
   2e29c:	orrs	ip, r2, r3
   2e2a0:	beq	2e2c0 <fputs@plt+0x28ca8>
   2e2a4:	ldr	ip, [r8, #16]
   2e2a8:	cmn	ip, #1
   2e2ac:	strne	ip, [sl, #16]
   2e2b0:	ldrdne	r2, [sl, #8]
   2e2b4:	orrne	r2, r2, r0
   2e2b8:	orrne	r3, r3, r1
   2e2bc:	strdne	r2, [sl, #8]
   2e2c0:	ldrd	r2, [sp]
   2e2c4:	mov	r0, #8
   2e2c8:	mov	r1, #0
   2e2cc:	and	r2, r2, r0
   2e2d0:	and	r3, r3, r1
   2e2d4:	orrs	ip, r2, r3
   2e2d8:	beq	2e2f8 <fputs@plt+0x28ce0>
   2e2dc:	ldr	ip, [r8, #20]
   2e2e0:	cmn	ip, #1
   2e2e4:	strne	ip, [sl, #20]
   2e2e8:	ldrdne	r2, [sl, #8]
   2e2ec:	orrne	r2, r2, r0
   2e2f0:	orrne	r3, r3, r1
   2e2f4:	strdne	r2, [sl, #8]
   2e2f8:	ldrd	r2, [sp]
   2e2fc:	mov	r0, #16
   2e300:	mov	r1, #0
   2e304:	and	r2, r2, r0
   2e308:	and	r3, r3, r1
   2e30c:	orrs	ip, r2, r3
   2e310:	beq	2e330 <fputs@plt+0x28d18>
   2e314:	ldr	ip, [r8, #24]
   2e318:	cmn	ip, #1
   2e31c:	strne	ip, [sl, #24]
   2e320:	ldrdne	r2, [sl, #8]
   2e324:	orrne	r2, r2, r0
   2e328:	orrne	r3, r3, r1
   2e32c:	strdne	r2, [sl, #8]
   2e330:	ldrd	r2, [sp]
   2e334:	mov	r0, #32
   2e338:	mov	r1, #0
   2e33c:	and	r2, r2, r0
   2e340:	and	r3, r3, r1
   2e344:	orrs	ip, r2, r3
   2e348:	beq	2e368 <fputs@plt+0x28d50>
   2e34c:	ldr	ip, [r8, #28]
   2e350:	cmn	ip, #1
   2e354:	strne	ip, [sl, #28]
   2e358:	ldrdne	r2, [sl, #8]
   2e35c:	orrne	r2, r2, r0
   2e360:	orrne	r3, r3, r1
   2e364:	strdne	r2, [sl, #8]
   2e368:	ldrd	r2, [sp]
   2e36c:	mov	r0, #64	; 0x40
   2e370:	mov	r1, #0
   2e374:	and	r2, r2, r0
   2e378:	and	r3, r3, r1
   2e37c:	orrs	ip, r2, r3
   2e380:	beq	2e3a0 <fputs@plt+0x28d88>
   2e384:	ldr	ip, [r8, #32]
   2e388:	cmn	ip, #1
   2e38c:	strne	ip, [sl, #32]
   2e390:	ldrdne	r2, [sl, #8]
   2e394:	orrne	r2, r2, r0
   2e398:	orrne	r3, r3, r1
   2e39c:	strdne	r2, [sl, #8]
   2e3a0:	ldrd	r2, [sp]
   2e3a4:	mov	r0, #128	; 0x80
   2e3a8:	mov	r1, #0
   2e3ac:	and	r2, r2, r0
   2e3b0:	and	r3, r3, r1
   2e3b4:	orrs	ip, r2, r3
   2e3b8:	beq	2e3d8 <fputs@plt+0x28dc0>
   2e3bc:	ldr	ip, [r8, #36]	; 0x24
   2e3c0:	cmn	ip, #1
   2e3c4:	strne	ip, [sl, #36]	; 0x24
   2e3c8:	ldrdne	r2, [sl, #8]
   2e3cc:	orrne	r2, r2, r0
   2e3d0:	orrne	r3, r3, r1
   2e3d4:	strdne	r2, [sl, #8]
   2e3d8:	ldrd	r2, [sp]
   2e3dc:	mov	r0, #256	; 0x100
   2e3e0:	mov	r1, #0
   2e3e4:	and	r2, r2, r0
   2e3e8:	and	r3, r3, r1
   2e3ec:	orrs	ip, r2, r3
   2e3f0:	beq	2e410 <fputs@plt+0x28df8>
   2e3f4:	ldr	ip, [r8, #40]	; 0x28
   2e3f8:	cmn	ip, #1
   2e3fc:	strne	ip, [sl, #40]	; 0x28
   2e400:	ldrdne	r2, [sl, #8]
   2e404:	orrne	r2, r2, r0
   2e408:	orrne	r3, r3, r1
   2e40c:	strdne	r2, [sl, #8]
   2e410:	ldrd	r2, [sp]
   2e414:	mov	r0, #512	; 0x200
   2e418:	mov	r1, #0
   2e41c:	and	r2, r2, r0
   2e420:	and	r3, r3, r1
   2e424:	orrs	ip, r2, r3
   2e428:	beq	2e4a0 <fputs@plt+0x28e88>
   2e42c:	ldr	ip, [r8, #44]	; 0x2c
   2e430:	cmn	ip, #1
   2e434:	beq	2e4a0 <fputs@plt+0x28e88>
   2e438:	ldrd	r2, [sl, #8]
   2e43c:	str	ip, [sl, #44]	; 0x2c
   2e440:	orr	r2, r2, r0
   2e444:	orr	r3, r3, r1
   2e448:	strd	r2, [sl, #8]
   2e44c:	ldr	r6, [r9]
   2e450:	b	2df68 <fputs@plt+0x28950>
   2e454:	ldrd	r2, [sp, #24]
   2e458:	orrs	r3, r2, r3
   2e45c:	beq	2df68 <fputs@plt+0x28950>
   2e460:	add	r4, r8, #24
   2e464:	mov	r0, r4
   2e468:	bl	30c1c <fputs@plt+0x2b604>
   2e46c:	cmp	r0, #0
   2e470:	beq	2df68 <fputs@plt+0x28950>
   2e474:	mov	r1, r4
   2e478:	add	r0, sl, #128	; 0x80
   2e47c:	bl	74ec0 <fputs@plt+0x6f8a8>
   2e480:	cmp	r0, #0
   2e484:	blt	2df90 <fputs@plt+0x28978>
   2e488:	ldrd	r2, [sl, #8]
   2e48c:	mov	r0, #536870912	; 0x20000000
   2e490:	mov	r1, #0
   2e494:	orr	r2, r2, r0
   2e498:	orr	r3, r3, r1
   2e49c:	strd	r2, [sl, #8]
   2e4a0:	ldr	r6, [r9]
   2e4a4:	b	2df68 <fputs@plt+0x28950>
   2e4a8:	ldrd	r2, [sp, #8]
   2e4ac:	orrs	r3, r2, r3
   2e4b0:	beq	2df68 <fputs@plt+0x28950>
   2e4b4:	mov	r5, r8
   2e4b8:	ldrd	r2, [r5], #16
   2e4bc:	subs	r2, r2, #16
   2e4c0:	sbc	r3, r3, #0
   2e4c4:	lsr	r4, r2, #2
   2e4c8:	orrs	r4, r4, r3, lsl #30
   2e4cc:	bne	2e55c <fputs@plt+0x28f44>
   2e4d0:	mov	r0, r5
   2e4d4:	lsl	r1, r4, #2
   2e4d8:	bl	6a9bc <fputs@plt+0x653a4>
   2e4dc:	subs	r5, r0, #0
   2e4e0:	beq	2e0bc <fputs@plt+0x28aa4>
   2e4e4:	ldr	r0, [sl, #48]	; 0x30
   2e4e8:	bl	4e5c <free@plt>
   2e4ec:	ldrd	r2, [sl, #8]
   2e4f0:	mov	r0, #1024	; 0x400
   2e4f4:	str	r5, [sl, #48]	; 0x30
   2e4f8:	str	r4, [sl, #52]	; 0x34
   2e4fc:	mov	r1, #0
   2e500:	orr	r2, r2, r0
   2e504:	orr	r3, r3, r1
   2e508:	strd	r2, [sl, #8]
   2e50c:	ldr	r6, [r9]
   2e510:	b	2df68 <fputs@plt+0x28950>
   2e514:	add	r0, sl, #140	; 0x8c
   2e518:	add	r1, r8, #16
   2e51c:	bl	6dc58 <fputs@plt+0x68640>
   2e520:	cmp	r0, #0
   2e524:	blt	2df90 <fputs@plt+0x28978>
   2e528:	ldrd	r2, [sl, #8]
   2e52c:	mov	r0, #1073741824	; 0x40000000
   2e530:	b	2e4fc <fputs@plt+0x28ee4>
   2e534:	mvn	r0, #73	; 0x49
   2e538:	b	2df90 <fputs@plt+0x28978>
   2e53c:	ldr	r0, [pc, #112]	; 2e5b4 <fputs@plt+0x28f9c>
   2e540:	movw	r2, #398	; 0x18e
   2e544:	ldr	r1, [pc, #108]	; 2e5b8 <fputs@plt+0x28fa0>
   2e548:	ldr	r3, [pc, #108]	; 2e5bc <fputs@plt+0x28fa4>
   2e54c:	add	r0, pc, r0
   2e550:	add	r1, pc, r1
   2e554:	add	r3, pc, r3
   2e558:	bl	76bb0 <fputs@plt+0x71598>
   2e55c:	mvn	r0, #0
   2e560:	mov	r1, r4
   2e564:	bl	7f53c <fputs@plt+0x79f24>
   2e568:	cmp	r0, #3
   2e56c:	bhi	2e4d0 <fputs@plt+0x28eb8>
   2e570:	b	2e0bc <fputs@plt+0x28aa4>
   2e574:	ldr	r0, [pc, #68]	; 2e5c0 <fputs@plt+0x28fa8>
   2e578:	movw	r2, #397	; 0x18d
   2e57c:	ldr	r1, [pc, #64]	; 2e5c4 <fputs@plt+0x28fac>
   2e580:	ldr	r3, [pc, #64]	; 2e5c8 <fputs@plt+0x28fb0>
   2e584:	add	r0, pc, r0
   2e588:	add	r1, pc, r1
   2e58c:	add	r3, pc, r3
   2e590:	bl	76bb0 <fputs@plt+0x71598>
   2e594:	ldr	r0, [pc, #48]	; 2e5cc <fputs@plt+0x28fb4>
   2e598:	movw	r2, #399	; 0x18f
   2e59c:	ldr	r1, [pc, #44]	; 2e5d0 <fputs@plt+0x28fb8>
   2e5a0:	ldr	r3, [pc, #44]	; 2e5d4 <fputs@plt+0x28fbc>
   2e5a4:	add	r0, pc, r0
   2e5a8:	add	r1, pc, r1
   2e5ac:	add	r3, pc, r3
   2e5b0:	bl	76bb0 <fputs@plt+0x71598>
   2e5b4:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   2e5b8:	andeq	sl, r5, r4, ror #16
   2e5bc:	andeq	sl, r5, r4, ror #15
   2e5c0:	andeq	ip, r5, r4, lsl #15
   2e5c4:	andeq	sl, r5, ip, lsr #16
   2e5c8:	andeq	sl, r5, ip, lsr #15
   2e5cc:	andeq	r8, r6, r4, lsl #18
   2e5d0:	andeq	sl, r5, ip, lsl #16
   2e5d4:	andeq	sl, r5, ip, lsl #15
   2e5d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e5dc:	add	fp, sp, #32
   2e5e0:	ldr	lr, [pc, #912]	; 2e978 <fputs@plt+0x29360>
   2e5e4:	sub	sp, sp, #52	; 0x34
   2e5e8:	ldr	ip, [pc, #908]	; 2e97c <fputs@plt+0x29364>
   2e5ec:	add	lr, pc, lr
   2e5f0:	strd	r2, [fp, #-60]	; 0xffffffc4
   2e5f4:	mov	r6, r1
   2e5f8:	ldr	r4, [fp, #8]
   2e5fc:	ldr	ip, [lr, ip]
   2e600:	mov	r3, lr
   2e604:	ldr	r1, [pc, #884]	; 2e980 <fputs@plt+0x29368>
   2e608:	mov	sl, r0
   2e60c:	mov	r0, r6
   2e610:	str	r4, [fp, #-68]	; 0xffffffbc
   2e614:	ldr	r3, [ip]
   2e618:	add	r1, pc, r1
   2e61c:	str	ip, [fp, #-64]	; 0xffffffc0
   2e620:	ldrb	r9, [fp, #4]
   2e624:	str	r3, [fp, #-40]	; 0xffffffd8
   2e628:	bl	557c <strcmp@plt>
   2e62c:	cmp	r0, #0
   2e630:	beq	2e938 <fputs@plt+0x29320>
   2e634:	mov	r0, r6
   2e638:	sub	r1, fp, #52	; 0x34
   2e63c:	bl	35204 <fputs@plt+0x2fbec>
   2e640:	subs	ip, r0, #0
   2e644:	blt	2e7fc <fputs@plt+0x291e4>
   2e648:	beq	2e81c <fputs@plt+0x29204>
   2e64c:	sub	sp, sp, #64	; 0x40
   2e650:	mov	r2, #0
   2e654:	add	r1, sp, #8
   2e658:	mov	r4, r2
   2e65c:	mov	r7, #48	; 0x30
   2e660:	mov	r3, r1
   2e664:	mov	r8, r1
   2e668:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   2e66c:	str	r2, [r3], #4
   2e670:	add	r3, r3, #4
   2e674:	str	r2, [sp, #12]
   2e678:	str	r2, [r3], #4
   2e67c:	str	r2, [r3], #4
   2e680:	str	r2, [r3], #4
   2e684:	str	r2, [r3], #4
   2e688:	str	r2, [r3], #4
   2e68c:	str	r2, [r3], #4
   2e690:	str	r2, [r3], #4
   2e694:	str	r2, [r3], #4
   2e698:	str	r2, [r3], #4
   2e69c:	str	r2, [r3]
   2e6a0:	strd	r0, [r8, #24]
   2e6a4:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2e6a8:	cmp	r0, #0
   2e6ac:	sbcs	r1, r1, #0
   2e6b0:	blt	2e8a0 <fputs@plt+0x29288>
   2e6b4:	str	r7, [r8]
   2e6b8:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2e6bc:	str	r4, [r8, #4]
   2e6c0:	bl	37390 <fputs@plt+0x31d78>
   2e6c4:	mov	r2, r8
   2e6c8:	strd	r0, [r8, #8]
   2e6cc:	movw	r1, #38276	; 0x9584
   2e6d0:	ldr	r0, [sl, #8]
   2e6d4:	movt	r1, #32816	; 0x8030
   2e6d8:	bl	4f70 <ioctl@plt>
   2e6dc:	cmp	r0, #0
   2e6e0:	blt	2e918 <fputs@plt+0x29300>
   2e6e4:	ldr	r2, [r8, #32]
   2e6e8:	cmp	r9, #0
   2e6ec:	ldr	ip, [sl, #420]	; 0x1a4
   2e6f0:	ldr	r3, [r8, #36]	; 0x24
   2e6f4:	add	r7, ip, r2
   2e6f8:	bne	2e74c <fputs@plt+0x29134>
   2e6fc:	ldrd	r4, [r7, #16]
   2e700:	mov	r1, #0
   2e704:	mov	r0, #2
   2e708:	and	r5, r5, r1
   2e70c:	and	r4, r4, r0
   2e710:	orrs	r1, r4, r5
   2e714:	beq	2e74c <fputs@plt+0x29134>
   2e718:	ldrb	r1, [r6]
   2e71c:	cmp	r1, #58	; 0x3a
   2e720:	mvnne	r4, #2
   2e724:	mvneq	r4, #5
   2e728:	mov	r0, sl
   2e72c:	bl	352b8 <fputs@plt+0x2fca0>
   2e730:	cmp	r9, #0
   2e734:	moveq	r0, r4
   2e738:	beq	2e800 <fputs@plt+0x291e8>
   2e73c:	mov	r0, r9
   2e740:	bl	42dd8 <fputs@plt+0x3d7c0>
   2e744:	mov	r0, r4
   2e748:	b	2e800 <fputs@plt+0x291e8>
   2e74c:	bl	42ecc <fputs@plt+0x3d8b4>
   2e750:	subs	r9, r0, #0
   2e754:	beq	2e940 <fputs@plt+0x29328>
   2e758:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2e75c:	mov	r5, #0
   2e760:	mov	r4, #268435456	; 0x10000000
   2e764:	and	r3, r3, r5
   2e768:	and	r2, r2, r4
   2e76c:	orrs	r5, r2, r3
   2e770:	bne	2e8dc <fputs@plt+0x292c4>
   2e774:	ldrd	r4, [r9, #8]
   2e778:	mov	r1, r7
   2e77c:	ldrd	r6, [fp, #-60]	; 0xffffffc4
   2e780:	mov	r2, #536870912	; 0x20000000
   2e784:	mov	r3, #0
   2e788:	and	r6, r6, r2
   2e78c:	and	r7, r7, r3
   2e790:	orr	r4, r4, r6
   2e794:	orr	r5, r5, r7
   2e798:	mov	r0, sl
   2e79c:	strd	r4, [r9, #8]
   2e7a0:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2e7a4:	str	r9, [sp]
   2e7a8:	bl	2de6c <fputs@plt+0x28854>
   2e7ac:	subs	r4, r0, #0
   2e7b0:	blt	2e92c <fputs@plt+0x29314>
   2e7b4:	mov	r1, #0
   2e7b8:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2e7bc:	mov	r0, r9
   2e7c0:	str	r1, [sp]
   2e7c4:	str	r1, [sp, #4]
   2e7c8:	bl	430f0 <fputs@plt+0x3dad8>
   2e7cc:	subs	r4, r0, #0
   2e7d0:	blt	2e92c <fputs@plt+0x29314>
   2e7d4:	ldr	r5, [fp, #-68]	; 0xffffffbc
   2e7d8:	cmp	r5, #0
   2e7dc:	beq	2e928 <fputs@plt+0x29310>
   2e7e0:	ldr	r4, [fp, #-68]	; 0xffffffbc
   2e7e4:	str	r9, [r4]
   2e7e8:	mov	r9, #0
   2e7ec:	ldr	r2, [r8, #32]
   2e7f0:	mov	r4, r9
   2e7f4:	ldr	r3, [r8, #36]	; 0x24
   2e7f8:	b	2e728 <fputs@plt+0x29110>
   2e7fc:	mov	r0, ip
   2e800:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2e804:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2e808:	ldr	r3, [r5]
   2e80c:	cmp	r2, r3
   2e810:	bne	2e950 <fputs@plt+0x29338>
   2e814:	sub	sp, fp, #32
   2e818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e81c:	mov	r0, r6
   2e820:	str	ip, [fp, #-72]	; 0xffffffb8
   2e824:	bl	4fc4 <strlen@plt>
   2e828:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2e82c:	mov	r4, #15
   2e830:	mov	r1, ip
   2e834:	add	r7, r0, #24
   2e838:	mov	r5, r0
   2e83c:	bic	r7, r7, #7
   2e840:	add	r3, r7, #64	; 0x40
   2e844:	add	r7, r7, #48	; 0x30
   2e848:	sub	sp, sp, r3
   2e84c:	mov	r2, r7
   2e850:	add	r0, sp, #8
   2e854:	bl	4d54 <memset@plt>
   2e858:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2e85c:	add	r3, r5, #17
   2e860:	add	r2, r5, #1
   2e864:	mov	r1, r6
   2e868:	mov	r5, #0
   2e86c:	mov	r8, r0
   2e870:	str	ip, [r0, #52]	; 0x34
   2e874:	str	r3, [r0, #48]	; 0x30
   2e878:	add	r0, r0, #64	; 0x40
   2e87c:	strd	r4, [r8, #56]	; 0x38
   2e880:	str	ip, [fp, #-72]	; 0xffffffb8
   2e884:	bl	5018 <memcpy@plt>
   2e888:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2e88c:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2e890:	cmp	r0, #0
   2e894:	sbcs	r1, r1, #0
   2e898:	mov	r4, ip
   2e89c:	bge	2e6b4 <fputs@plt+0x2909c>
   2e8a0:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2e8a4:	movw	r2, #64508	; 0xfbfc
   2e8a8:	movt	r2, #4095	; 0xfff
   2e8ac:	mov	r3, #0
   2e8b0:	and	r2, r2, r0
   2e8b4:	and	r3, r3, r1
   2e8b8:	orrs	r1, r2, r3
   2e8bc:	beq	2e6b4 <fputs@plt+0x2909c>
   2e8c0:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2e8c4:	mov	r2, #1
   2e8c8:	mov	r3, #0
   2e8cc:	orr	r0, r0, r2
   2e8d0:	orr	r1, r1, r3
   2e8d4:	strd	r0, [fp, #-60]	; 0xffffffc4
   2e8d8:	b	2e6b4 <fputs@plt+0x2909c>
   2e8dc:	ldrd	r4, [r7, #8]
   2e8e0:	add	r0, r9, #124	; 0x7c
   2e8e4:	ldr	r2, [pc, #152]	; 2e984 <fputs@plt+0x2936c>
   2e8e8:	mov	r1, #1
   2e8ec:	add	r2, pc, r2
   2e8f0:	strd	r4, [sp]
   2e8f4:	bl	4ebc <__asprintf_chk@plt>
   2e8f8:	cmp	r0, #0
   2e8fc:	blt	2e940 <fputs@plt+0x29328>
   2e900:	ldrd	r2, [r9, #8]
   2e904:	mov	r4, #268435456	; 0x10000000
   2e908:	mov	r5, #0
   2e90c:	orr	r4, r4, r2
   2e910:	orr	r5, r5, r3
   2e914:	b	2e778 <fputs@plt+0x29160>
   2e918:	bl	55b8 <__errno_location@plt>
   2e91c:	ldr	r0, [r0]
   2e920:	rsb	r0, r0, #0
   2e924:	b	2e800 <fputs@plt+0x291e8>
   2e928:	mov	r4, r5
   2e92c:	ldr	r2, [r8, #32]
   2e930:	ldr	r3, [r8, #36]	; 0x24
   2e934:	b	2e728 <fputs@plt+0x29110>
   2e938:	mvn	r0, #94	; 0x5e
   2e93c:	b	2e800 <fputs@plt+0x291e8>
   2e940:	ldr	r2, [r8, #32]
   2e944:	mvn	r4, #11
   2e948:	ldr	r3, [r8, #36]	; 0x24
   2e94c:	b	2e728 <fputs@plt+0x29110>
   2e950:	bl	524c <__stack_chk_fail@plt>
   2e954:	mov	r4, r0
   2e958:	mov	r0, r9
   2e95c:	bl	42dd8 <fputs@plt+0x3d7c0>
   2e960:	mov	r0, r4
   2e964:	bl	54f8 <_Unwind_Resume@plt>
   2e968:	cmp	r9, #0
   2e96c:	mov	r4, r0
   2e970:	bne	2e958 <fputs@plt+0x29340>
   2e974:	b	2e960 <fputs@plt+0x29348>
   2e978:	andeq	r2, r8, ip, lsl #11
   2e97c:	andeq	r0, r0, r0, asr #8
   2e980:	andeq	sl, r5, r8, ror r1
   2e984:	andeq	sl, r5, ip, ror #9
   2e988:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e98c:	mov	r5, r3
   2e990:	ldr	lr, [pc, #1780]	; 2f08c <fputs@plt+0x29a74>
   2e994:	sub	sp, sp, #84	; 0x54
   2e998:	ldr	ip, [pc, #1776]	; 2f090 <fputs@plt+0x29a78>
   2e99c:	subs	r9, r0, #0
   2e9a0:	add	lr, pc, lr
   2e9a4:	mov	r8, r1
   2e9a8:	mov	r4, r2
   2e9ac:	ldr	sl, [sp, #120]	; 0x78
   2e9b0:	ldr	ip, [lr, ip]
   2e9b4:	mov	r3, lr
   2e9b8:	ldr	r3, [ip]
   2e9bc:	str	ip, [sp, #36]	; 0x24
   2e9c0:	str	r3, [sp, #76]	; 0x4c
   2e9c4:	beq	2efb4 <fputs@plt+0x2999c>
   2e9c8:	cmp	r1, #0
   2e9cc:	beq	2ef8c <fputs@plt+0x29974>
   2e9d0:	mvn	r6, #0
   2e9d4:	mvn	r7, #-2147483648	; 0x80000000
   2e9d8:	and	r6, r6, r4
   2e9dc:	and	r7, r7, r5
   2e9e0:	mvn	r2, #0
   2e9e4:	mov	r3, #0
   2e9e8:	cmp	r7, r3
   2e9ec:	cmpeq	r6, r2
   2e9f0:	bhi	2ef64 <fputs@plt+0x2994c>
   2e9f4:	orrs	r1, r4, r5
   2e9f8:	moveq	fp, #0
   2e9fc:	movne	fp, #1
   2ea00:	cmp	sl, #0
   2ea04:	movne	r3, #0
   2ea08:	andeq	r3, fp, #1
   2ea0c:	cmp	r3, #0
   2ea10:	bne	2ef3c <fputs@plt+0x29924>
   2ea14:	bl	29b1c <fputs@plt+0x24504>
   2ea18:	cmp	r0, #0
   2ea1c:	bne	2f004 <fputs@plt+0x299ec>
   2ea20:	mov	r0, r8
   2ea24:	bl	30c1c <fputs@plt+0x2b604>
   2ea28:	cmp	r0, #0
   2ea2c:	beq	2efdc <fputs@plt+0x299c4>
   2ea30:	ldrb	r6, [r9, #24]
   2ea34:	tst	r6, #4
   2ea38:	beq	2ef14 <fputs@plt+0x298fc>
   2ea3c:	ldr	r1, [pc, #1616]	; 2f094 <fputs@plt+0x29a7c>
   2ea40:	mov	r0, r8
   2ea44:	add	r1, pc, r1
   2ea48:	bl	557c <strcmp@plt>
   2ea4c:	cmp	r0, #0
   2ea50:	beq	2ee98 <fputs@plt+0x29880>
   2ea54:	ldr	r3, [r9, #4]
   2ea58:	sub	r3, r3, #1
   2ea5c:	cmp	r3, #3
   2ea60:	bhi	2eea0 <fputs@plt+0x29888>
   2ea64:	tst	r6, #1
   2ea68:	bne	2eb68 <fputs@plt+0x29550>
   2ea6c:	mov	r6, #268435456	; 0x10000000
   2ea70:	mov	r7, #0
   2ea74:	and	r6, r6, r4
   2ea78:	and	r7, r7, r5
   2ea7c:	orrs	r2, r6, r7
   2ea80:	mov	r3, #0
   2ea84:	str	r3, [sp, #44]	; 0x2c
   2ea88:	str	r3, [sp, #48]	; 0x30
   2ea8c:	str	r3, [sp, #52]	; 0x34
   2ea90:	bne	2ea9c <fputs@plt+0x29484>
   2ea94:	orrs	r3, r4, r5
   2ea98:	bne	2eb08 <fputs@plt+0x294f0>
   2ea9c:	ldr	r1, [pc, #1524]	; 2f098 <fputs@plt+0x29a80>
   2eaa0:	mov	r2, #0
   2eaa4:	ldr	ip, [pc, #1520]	; 2f09c <fputs@plt+0x29a84>
   2eaa8:	add	r1, pc, r1
   2eaac:	ldr	r0, [pc, #1516]	; 2f0a0 <fputs@plt+0x29a88>
   2eab0:	str	r2, [sp, #4]
   2eab4:	add	r2, sp, #44	; 0x2c
   2eab8:	str	r2, [sp, #8]
   2eabc:	add	r0, pc, r0
   2eac0:	ldr	r2, [pc, #1500]	; 2f0a4 <fputs@plt+0x29a8c>
   2eac4:	add	ip, pc, ip
   2eac8:	str	r0, [sp, #12]
   2eacc:	mov	r3, r1
   2ead0:	str	r8, [sp, #16]
   2ead4:	mov	r0, r9
   2ead8:	str	ip, [sp]
   2eadc:	add	r2, pc, r2
   2eae0:	bl	4a534 <fputs@plt+0x44f1c>
   2eae4:	cmp	r0, #0
   2eae8:	blt	2eb24 <fputs@plt+0x2950c>
   2eaec:	ldr	r1, [pc, #1460]	; 2f0a8 <fputs@plt+0x29a90>
   2eaf0:	add	r2, sp, #52	; 0x34
   2eaf4:	ldr	r0, [sp, #44]	; 0x2c
   2eaf8:	add	r1, pc, r1
   2eafc:	bl	40924 <fputs@plt+0x3b30c>
   2eb00:	cmp	r0, #0
   2eb04:	blt	2eb24 <fputs@plt+0x2950c>
   2eb08:	cmp	fp, #0
   2eb0c:	bne	2eb90 <fputs@plt+0x29578>
   2eb10:	cmp	sl, #0
   2eb14:	beq	2eb28 <fputs@plt+0x29510>
   2eb18:	str	fp, [sl]
   2eb1c:	mov	sl, #0
   2eb20:	b	2eb28 <fputs@plt+0x29510>
   2eb24:	mov	sl, r0
   2eb28:	ldr	r0, [sp, #48]	; 0x30
   2eb2c:	cmp	r0, #0
   2eb30:	beq	2eb38 <fputs@plt+0x29520>
   2eb34:	bl	3a9b0 <fputs@plt+0x35398>
   2eb38:	ldr	r0, [sp, #44]	; 0x2c
   2eb3c:	cmp	r0, #0
   2eb40:	beq	2eb48 <fputs@plt+0x29530>
   2eb44:	bl	3a9b0 <fputs@plt+0x35398>
   2eb48:	ldr	r7, [sp, #36]	; 0x24
   2eb4c:	mov	r0, sl
   2eb50:	ldr	r2, [sp, #76]	; 0x4c
   2eb54:	ldr	r3, [r7]
   2eb58:	cmp	r2, r3
   2eb5c:	bne	2ef08 <fputs@plt+0x298f0>
   2eb60:	add	sp, sp, #84	; 0x54
   2eb64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2eb68:	str	sl, [sp, #4]
   2eb6c:	mov	ip, #0
   2eb70:	mov	r0, r9
   2eb74:	mov	r1, r8
   2eb78:	mov	r2, r4
   2eb7c:	mov	r3, r5
   2eb80:	str	ip, [sp]
   2eb84:	bl	2e5d8 <fputs@plt+0x28fc0>
   2eb88:	mov	sl, r0
   2eb8c:	b	2eb48 <fputs@plt+0x29530>
   2eb90:	bl	42ecc <fputs@plt+0x3d8b4>
   2eb94:	subs	fp, r0, #0
   2eb98:	beq	2ef0c <fputs@plt+0x298f4>
   2eb9c:	orrs	ip, r6, r7
   2eba0:	beq	2ebd8 <fputs@plt+0x295c0>
   2eba4:	ldr	r0, [sp, #52]	; 0x34
   2eba8:	cmp	r0, #0
   2ebac:	beq	2ebd8 <fputs@plt+0x295c0>
   2ebb0:	bl	54ec <__strdup@plt>
   2ebb4:	cmp	r0, #0
   2ebb8:	str	r0, [fp, #124]	; 0x7c
   2ebbc:	beq	2f02c <fputs@plt+0x29a14>
   2ebc0:	ldrd	r2, [fp, #8]
   2ebc4:	mov	r0, #268435456	; 0x10000000
   2ebc8:	mov	r1, #0
   2ebcc:	orr	r2, r2, r0
   2ebd0:	orr	r3, r3, r1
   2ebd4:	strd	r2, [fp, #8]
   2ebd8:	mov	r6, #1
   2ebdc:	mov	r7, #0
   2ebe0:	and	r6, r6, r4
   2ebe4:	and	r7, r7, r5
   2ebe8:	orrs	r0, r6, r7
   2ebec:	bne	2edd4 <fputs@plt+0x297bc>
   2ebf0:	cmp	r4, #0
   2ebf4:	sbcs	r1, r5, #0
   2ebf8:	movge	r7, #0
   2ebfc:	strge	r7, [sp, #32]
   2ec00:	blt	2eea8 <fputs@plt+0x29890>
   2ec04:	mov	r2, #8
   2ec08:	mov	r3, #0
   2ec0c:	and	r2, r2, r4
   2ec10:	and	r3, r3, r5
   2ec14:	orrs	r7, r2, r3
   2ec18:	beq	2ecc0 <fputs@plt+0x296a8>
   2ec1c:	ldr	r2, [sp, #52]	; 0x34
   2ec20:	mov	ip, #0
   2ec24:	ldr	r1, [pc, #1152]	; 2f0ac <fputs@plt+0x29a94>
   2ec28:	cmp	r2, ip
   2ec2c:	ldr	r0, [pc, #1148]	; 2f0b0 <fputs@plt+0x29a98>
   2ec30:	add	r1, pc, r1
   2ec34:	ldr	lr, [pc, #1144]	; 2f0b4 <fputs@plt+0x29a9c>
   2ec38:	moveq	r2, r8
   2ec3c:	str	r2, [sp, #16]
   2ec40:	add	r2, sp, #48	; 0x30
   2ec44:	str	r2, [sp, #8]
   2ec48:	ldr	r2, [pc, #1128]	; 2f0b8 <fputs@plt+0x29aa0>
   2ec4c:	add	r0, pc, r0
   2ec50:	add	lr, pc, lr
   2ec54:	str	r0, [sp]
   2ec58:	mov	r3, r1
   2ec5c:	mov	r0, r9
   2ec60:	str	lr, [sp, #12]
   2ec64:	add	r2, pc, r2
   2ec68:	str	ip, [sp, #4]
   2ec6c:	bl	4a534 <fputs@plt+0x44f1c>
   2ec70:	cmp	r0, #0
   2ec74:	blt	2ee88 <fputs@plt+0x29870>
   2ec78:	ldr	r1, [pc, #1084]	; 2f0bc <fputs@plt+0x29aa4>
   2ec7c:	add	r2, sp, #64	; 0x40
   2ec80:	ldr	r0, [sp, #48]	; 0x30
   2ec84:	add	r1, pc, r1
   2ec88:	bl	40924 <fputs@plt+0x3b30c>
   2ec8c:	cmp	r0, #0
   2ec90:	blt	2ee88 <fputs@plt+0x29870>
   2ec94:	ldr	ip, [sp, #64]	; 0x40
   2ec98:	mov	r2, #8
   2ec9c:	ldrd	r6, [fp, #8]
   2eca0:	mov	r3, #0
   2eca4:	ldr	r0, [sp, #48]	; 0x30
   2eca8:	orr	r2, r2, r6
   2ecac:	orr	r3, r3, r7
   2ecb0:	str	ip, [fp, #20]
   2ecb4:	strd	r2, [fp, #8]
   2ecb8:	bl	3a9b0 <fputs@plt+0x35398>
   2ecbc:	str	r0, [sp, #48]	; 0x30
   2ecc0:	mov	r2, #33554432	; 0x2000000
   2ecc4:	mov	r3, #0
   2ecc8:	and	r2, r2, r4
   2eccc:	and	r3, r3, r5
   2ecd0:	orrs	r7, r2, r3
   2ecd4:	beq	2eda0 <fputs@plt+0x29788>
   2ecd8:	ldr	r2, [sp, #52]	; 0x34
   2ecdc:	add	r7, sp, #64	; 0x40
   2ece0:	ldr	r1, [pc, #984]	; 2f0c0 <fputs@plt+0x29aa8>
   2ece4:	mov	r0, r9
   2ece8:	cmp	r2, #0
   2ecec:	ldr	lr, [pc, #976]	; 2f0c4 <fputs@plt+0x29aac>
   2ecf0:	add	r1, pc, r1
   2ecf4:	ldr	ip, [pc, #972]	; 2f0c8 <fputs@plt+0x29ab0>
   2ecf8:	moveq	r2, r8
   2ecfc:	str	r2, [sp, #16]
   2ed00:	add	r2, sp, #48	; 0x30
   2ed04:	str	r2, [sp, #8]
   2ed08:	ldr	r2, [pc, #956]	; 2f0cc <fputs@plt+0x29ab4>
   2ed0c:	add	ip, pc, ip
   2ed10:	add	lr, pc, lr
   2ed14:	str	ip, [sp, #12]
   2ed18:	mov	r3, r1
   2ed1c:	str	lr, [sp]
   2ed20:	str	r7, [sp, #4]
   2ed24:	add	r2, pc, r2
   2ed28:	mov	ip, #0
   2ed2c:	str	ip, [sp, #64]	; 0x40
   2ed30:	str	ip, [sp, #68]	; 0x44
   2ed34:	str	ip, [sp, #72]	; 0x48
   2ed38:	str	ip, [sp, #56]	; 0x38
   2ed3c:	str	ip, [sp, #60]	; 0x3c
   2ed40:	bl	4a534 <fputs@plt+0x44f1c>
   2ed44:	subs	r8, r0, #0
   2ed48:	blt	2eee0 <fputs@plt+0x298c8>
   2ed4c:	ldr	r0, [sp, #48]	; 0x30
   2ed50:	mov	r1, #121	; 0x79
   2ed54:	add	r2, sp, #56	; 0x38
   2ed58:	add	r3, sp, #60	; 0x3c
   2ed5c:	bl	41004 <fputs@plt+0x3b9ec>
   2ed60:	cmp	r0, #0
   2ed64:	blt	2eed0 <fputs@plt+0x298b8>
   2ed68:	ldr	r0, [sp, #56]	; 0x38
   2ed6c:	ldr	r1, [sp, #60]	; 0x3c
   2ed70:	bl	4dd8 <__strndup@plt>
   2ed74:	cmp	r0, #0
   2ed78:	str	r0, [fp, #120]	; 0x78
   2ed7c:	beq	2ef00 <fputs@plt+0x298e8>
   2ed80:	ldrd	r2, [fp, #8]
   2ed84:	mov	r0, #33554432	; 0x2000000
   2ed88:	mov	r1, #0
   2ed8c:	orr	r2, r2, r0
   2ed90:	orr	r3, r3, r1
   2ed94:	strd	r2, [fp, #8]
   2ed98:	mov	r0, r7
   2ed9c:	bl	30414 <fputs@plt+0x2adfc>
   2eda0:	ldr	r6, [sp, #32]
   2eda4:	mov	r1, #0
   2eda8:	mov	r2, r4
   2edac:	mov	r3, r5
   2edb0:	mov	r0, fp
   2edb4:	str	r1, [sp, #4]
   2edb8:	str	r6, [sp]
   2edbc:	bl	430f0 <fputs@plt+0x3dad8>
   2edc0:	cmp	r0, #0
   2edc4:	blt	2ee88 <fputs@plt+0x29870>
   2edc8:	cmp	sl, #0
   2edcc:	bne	2eb18 <fputs@plt+0x29500>
   2edd0:	b	2ee8c <fputs@plt+0x29874>
   2edd4:	ldr	r2, [sp, #52]	; 0x34
   2edd8:	mov	ip, #0
   2eddc:	ldr	r1, [pc, #748]	; 2f0d0 <fputs@plt+0x29ab8>
   2ede0:	cmp	r2, ip
   2ede4:	ldr	lr, [pc, #744]	; 2f0d4 <fputs@plt+0x29abc>
   2ede8:	add	r1, pc, r1
   2edec:	ldr	r0, [pc, #740]	; 2f0d8 <fputs@plt+0x29ac0>
   2edf0:	moveq	r2, r8
   2edf4:	str	r2, [sp, #16]
   2edf8:	add	r2, sp, #48	; 0x30
   2edfc:	str	r2, [sp, #8]
   2ee00:	ldr	r2, [pc, #724]	; 2f0dc <fputs@plt+0x29ac4>
   2ee04:	add	r0, pc, r0
   2ee08:	add	lr, pc, lr
   2ee0c:	str	r0, [sp, #12]
   2ee10:	mov	r3, r1
   2ee14:	str	lr, [sp]
   2ee18:	mov	r0, r9
   2ee1c:	str	ip, [sp, #4]
   2ee20:	add	r2, pc, r2
   2ee24:	bl	4a534 <fputs@plt+0x44f1c>
   2ee28:	cmp	r0, #0
   2ee2c:	blt	2ee88 <fputs@plt+0x29870>
   2ee30:	ldr	r1, [pc, #680]	; 2f0e0 <fputs@plt+0x29ac8>
   2ee34:	add	r2, sp, #64	; 0x40
   2ee38:	ldr	r0, [sp, #48]	; 0x30
   2ee3c:	add	r1, pc, r1
   2ee40:	bl	40924 <fputs@plt+0x3b30c>
   2ee44:	cmp	r0, #0
   2ee48:	blt	2ee88 <fputs@plt+0x29870>
   2ee4c:	orrs	r0, r6, r7
   2ee50:	ldr	r6, [sp, #64]	; 0x40
   2ee54:	str	r6, [sp, #32]
   2ee58:	beq	2ee78 <fputs@plt+0x29860>
   2ee5c:	ldrd	r2, [fp, #8]
   2ee60:	mov	r0, #1
   2ee64:	mov	r1, #0
   2ee68:	str	r6, [fp, #56]	; 0x38
   2ee6c:	orr	r2, r2, r0
   2ee70:	orr	r3, r3, r1
   2ee74:	strd	r2, [fp, #8]
   2ee78:	ldr	r0, [sp, #48]	; 0x30
   2ee7c:	bl	3a9b0 <fputs@plt+0x35398>
   2ee80:	str	r0, [sp, #48]	; 0x30
   2ee84:	b	2ec04 <fputs@plt+0x295ec>
   2ee88:	mov	sl, r0
   2ee8c:	mov	r0, fp
   2ee90:	bl	42dd8 <fputs@plt+0x3d7c0>
   2ee94:	b	2eb28 <fputs@plt+0x29510>
   2ee98:	mvn	sl, #21
   2ee9c:	b	2eb48 <fputs@plt+0x29530>
   2eea0:	mvn	sl, #106	; 0x6a
   2eea4:	b	2eb48 <fputs@plt+0x29530>
   2eea8:	movw	r2, #60404	; 0xebf4
   2eeac:	movt	r2, #4095	; 0xfff
   2eeb0:	mov	r3, #0
   2eeb4:	and	r2, r2, r4
   2eeb8:	and	r3, r3, r5
   2eebc:	orrs	ip, r2, r3
   2eec0:	bne	2edd4 <fputs@plt+0x297bc>
   2eec4:	mov	r6, #0
   2eec8:	str	r6, [sp, #32]
   2eecc:	b	2ec04 <fputs@plt+0x295ec>
   2eed0:	mov	sl, r0
   2eed4:	mov	r0, r7
   2eed8:	bl	30414 <fputs@plt+0x2adfc>
   2eedc:	b	2ee8c <fputs@plt+0x29874>
   2eee0:	ldr	r1, [pc, #508]	; 2f0e4 <fputs@plt+0x29acc>
   2eee4:	mov	r0, r7
   2eee8:	add	r1, pc, r1
   2eeec:	bl	30798 <fputs@plt+0x2b180>
   2eef0:	cmp	r0, #0
   2eef4:	bne	2ed98 <fputs@plt+0x29780>
   2eef8:	mov	sl, r8
   2eefc:	b	2eed4 <fputs@plt+0x298bc>
   2ef00:	mvn	sl, #11
   2ef04:	b	2eed4 <fputs@plt+0x298bc>
   2ef08:	bl	524c <__stack_chk_fail@plt>
   2ef0c:	mvn	sl, #11
   2ef10:	b	2eb28 <fputs@plt+0x29510>
   2ef14:	ldr	r0, [pc, #460]	; 2f0e8 <fputs@plt+0x29ad0>
   2ef18:	movw	r2, #882	; 0x372
   2ef1c:	ldr	r1, [pc, #456]	; 2f0ec <fputs@plt+0x29ad4>
   2ef20:	mvn	sl, #60	; 0x3c
   2ef24:	ldr	r3, [pc, #452]	; 2f0f0 <fputs@plt+0x29ad8>
   2ef28:	add	r0, pc, r0
   2ef2c:	add	r1, pc, r1
   2ef30:	add	r3, pc, r3
   2ef34:	bl	76ea0 <fputs@plt+0x71888>
   2ef38:	b	2eb48 <fputs@plt+0x29530>
   2ef3c:	ldr	r0, [pc, #432]	; 2f0f4 <fputs@plt+0x29adc>
   2ef40:	movw	r2, #879	; 0x36f
   2ef44:	ldr	r1, [pc, #428]	; 2f0f8 <fputs@plt+0x29ae0>
   2ef48:	mvn	sl, #21
   2ef4c:	ldr	r3, [pc, #424]	; 2f0fc <fputs@plt+0x29ae4>
   2ef50:	add	r0, pc, r0
   2ef54:	add	r1, pc, r1
   2ef58:	add	r3, pc, r3
   2ef5c:	bl	76ea0 <fputs@plt+0x71888>
   2ef60:	b	2eb48 <fputs@plt+0x29530>
   2ef64:	ldr	r0, [pc, #404]	; 2f100 <fputs@plt+0x29ae8>
   2ef68:	movw	r2, #878	; 0x36e
   2ef6c:	ldr	r1, [pc, #400]	; 2f104 <fputs@plt+0x29aec>
   2ef70:	mvn	sl, #94	; 0x5e
   2ef74:	ldr	r3, [pc, #396]	; 2f108 <fputs@plt+0x29af0>
   2ef78:	add	r0, pc, r0
   2ef7c:	add	r1, pc, r1
   2ef80:	add	r3, pc, r3
   2ef84:	bl	76ea0 <fputs@plt+0x71888>
   2ef88:	b	2eb48 <fputs@plt+0x29530>
   2ef8c:	ldr	r0, [pc, #376]	; 2f10c <fputs@plt+0x29af4>
   2ef90:	movw	r2, #877	; 0x36d
   2ef94:	ldr	r1, [pc, #372]	; 2f110 <fputs@plt+0x29af8>
   2ef98:	mvn	sl, #21
   2ef9c:	ldr	r3, [pc, #368]	; 2f114 <fputs@plt+0x29afc>
   2efa0:	add	r0, pc, r0
   2efa4:	add	r1, pc, r1
   2efa8:	add	r3, pc, r3
   2efac:	bl	76ea0 <fputs@plt+0x71888>
   2efb0:	b	2eb48 <fputs@plt+0x29530>
   2efb4:	ldr	r0, [pc, #348]	; 2f118 <fputs@plt+0x29b00>
   2efb8:	mov	r2, #876	; 0x36c
   2efbc:	ldr	r1, [pc, #344]	; 2f11c <fputs@plt+0x29b04>
   2efc0:	mvn	sl, #21
   2efc4:	ldr	r3, [pc, #340]	; 2f120 <fputs@plt+0x29b08>
   2efc8:	add	r0, pc, r0
   2efcc:	add	r1, pc, r1
   2efd0:	add	r3, pc, r3
   2efd4:	bl	76ea0 <fputs@plt+0x71888>
   2efd8:	b	2eb48 <fputs@plt+0x29530>
   2efdc:	ldr	r0, [pc, #320]	; 2f124 <fputs@plt+0x29b0c>
   2efe0:	movw	r2, #881	; 0x371
   2efe4:	ldr	r1, [pc, #316]	; 2f128 <fputs@plt+0x29b10>
   2efe8:	mvn	sl, #21
   2efec:	ldr	r3, [pc, #312]	; 2f12c <fputs@plt+0x29b14>
   2eff0:	add	r0, pc, r0
   2eff4:	add	r1, pc, r1
   2eff8:	add	r3, pc, r3
   2effc:	bl	76ea0 <fputs@plt+0x71888>
   2f000:	b	2eb48 <fputs@plt+0x29530>
   2f004:	ldr	r0, [pc, #292]	; 2f130 <fputs@plt+0x29b18>
   2f008:	mov	r2, #880	; 0x370
   2f00c:	ldr	r1, [pc, #288]	; 2f134 <fputs@plt+0x29b1c>
   2f010:	mvn	sl, #9
   2f014:	ldr	r3, [pc, #284]	; 2f138 <fputs@plt+0x29b20>
   2f018:	add	r0, pc, r0
   2f01c:	add	r1, pc, r1
   2f020:	add	r3, pc, r3
   2f024:	bl	76ea0 <fputs@plt+0x71888>
   2f028:	b	2eb48 <fputs@plt+0x29530>
   2f02c:	mvn	sl, #11
   2f030:	b	2ee8c <fputs@plt+0x29874>
   2f034:	mov	r4, r0
   2f038:	mov	r0, fp
   2f03c:	bl	42dd8 <fputs@plt+0x3d7c0>
   2f040:	ldr	r0, [sp, #48]	; 0x30
   2f044:	cmp	r0, #0
   2f048:	beq	2f050 <fputs@plt+0x29a38>
   2f04c:	bl	3a9b0 <fputs@plt+0x35398>
   2f050:	ldr	r0, [sp, #44]	; 0x2c
   2f054:	cmp	r0, #0
   2f058:	beq	2f060 <fputs@plt+0x29a48>
   2f05c:	bl	3a9b0 <fputs@plt+0x35398>
   2f060:	mov	r0, r4
   2f064:	bl	54f8 <_Unwind_Resume@plt>
   2f068:	mov	r4, r0
   2f06c:	b	2f050 <fputs@plt+0x29a38>
   2f070:	mov	r4, r0
   2f074:	b	2f040 <fputs@plt+0x29a28>
   2f078:	b	2f070 <fputs@plt+0x29a58>
   2f07c:	mov	r4, r0
   2f080:	mov	r0, r7
   2f084:	bl	30414 <fputs@plt+0x2adfc>
   2f088:	b	2f038 <fputs@plt+0x29a20>
   2f08c:	ldrdeq	r2, [r8], -r8
   2f090:	andeq	r0, r0, r0, asr #8
   2f094:	andeq	r9, r5, ip, lsr #23
   2f098:	andeq	r9, r5, r8, ror #25
   2f09c:	muleq	r5, ip, r4
   2f0a0:	andeq	r8, r5, r0, asr sp
   2f0a4:	andeq	r9, r5, ip, asr #25
   2f0a8:	andeq	r8, r5, r4, lsl sp
   2f0ac:	andeq	r9, r5, r0, ror #22
   2f0b0:	andeq	sl, r5, r0, asr #6
   2f0b4:			; <UNDEFINED> instruction: 0x00058bbc
   2f0b8:	andeq	r9, r5, r4, asr #22
   2f0bc:	strdeq	r4, [r6], -ip
   2f0c0:	andeq	r9, r5, r0, lsr #21
   2f0c4:	muleq	r5, r4, r2
   2f0c8:	andeq	r8, r5, r0, lsl #22
   2f0cc:	andeq	r9, r5, r4, lsl #21
   2f0d0:	andeq	r9, r5, r8, lsr #19
   2f0d4:	andeq	sl, r5, r8, ror #2
   2f0d8:	andeq	r8, r5, r8, lsl #20
   2f0dc:	andeq	r9, r5, r8, lsl #19
   2f0e0:	andeq	r4, r6, r4, asr #2
   2f0e4:	andeq	sl, r5, r0, ror #1
   2f0e8:	andeq	r9, r5, r0, lsl #30
   2f0ec:	andeq	r9, r5, r8, lsl #29
   2f0f0:	strdeq	sl, [r5], -r8
   2f0f4:	strdeq	r9, [r5], -ip
   2f0f8:	andeq	r9, r5, r0, ror #28
   2f0fc:	ldrdeq	sl, [r5], -r0
   2f100:	andeq	r9, r5, r0, lsr #31
   2f104:	andeq	r9, r5, r8, lsr lr
   2f108:	andeq	sl, r5, r8, lsr #5
   2f10c:	andeq	r8, r5, r4, lsl #1
   2f110:	andeq	r9, r5, r0, lsl lr
   2f114:	andeq	sl, r5, r0, lsl #5
   2f118:	andeq	fp, r5, r0, asr #26
   2f11c:	andeq	r9, r5, r8, ror #27
   2f120:	andeq	sl, r5, r8, asr r2
   2f124:	andeq	r9, r5, r4, lsr #29
   2f128:	andeq	r9, r5, r0, asr #27
   2f12c:	andeq	sl, r5, r0, lsr r2
   2f130:	andeq	r9, r5, ip, lsl r1
   2f134:	muleq	r5, r8, sp
   2f138:	andeq	sl, r5, r8, lsl #4
   2f13c:	ldr	ip, [pc, #988]	; 2f520 <fputs@plt+0x29f08>
   2f140:	ldr	r1, [pc, #988]	; 2f524 <fputs@plt+0x29f0c>
   2f144:	add	ip, pc, ip
   2f148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f14c:	mov	r5, r3
   2f150:	ldr	r7, [ip, r1]
   2f154:	mov	r3, ip
   2f158:	sub	sp, sp, #68	; 0x44
   2f15c:	subs	r9, r0, #0
   2f160:	mov	r4, r2
   2f164:	ldr	r3, [r7]
   2f168:	ldr	r8, [sp, #104]	; 0x68
   2f16c:	str	r3, [sp, #60]	; 0x3c
   2f170:	beq	2f4e0 <fputs@plt+0x29ec8>
   2f174:	mvn	sl, #0
   2f178:	mvn	fp, #-2147483648	; 0x80000000
   2f17c:	and	sl, sl, r4
   2f180:	and	fp, fp, r5
   2f184:	mvn	r2, #0
   2f188:	mov	r3, #0
   2f18c:	cmp	fp, r3
   2f190:	cmpeq	sl, r2
   2f194:	bhi	2f468 <fputs@plt+0x29e50>
   2f198:	cmp	r8, #0
   2f19c:	beq	2f4b8 <fputs@plt+0x29ea0>
   2f1a0:	bl	29b1c <fputs@plt+0x24504>
   2f1a4:	cmp	r0, #0
   2f1a8:	bne	2f490 <fputs@plt+0x29e78>
   2f1ac:	ldr	r3, [r9, #4]
   2f1b0:	sub	r3, r3, #1
   2f1b4:	cmp	r3, #3
   2f1b8:	bhi	2f44c <fputs@plt+0x29e34>
   2f1bc:	ldrb	r1, [r9, #24]
   2f1c0:	tst	r1, #1
   2f1c4:	bne	2f338 <fputs@plt+0x29d20>
   2f1c8:	ldr	r3, [r9, #388]	; 0x184
   2f1cc:	cmp	r3, #0
   2f1d0:	beq	2f1f0 <fputs@plt+0x29bd8>
   2f1d4:	mov	r2, #33554432	; 0x2000000
   2f1d8:	mov	r3, #0
   2f1dc:	and	r2, r2, r4
   2f1e0:	and	r3, r3, r5
   2f1e4:	orrs	r0, r2, r3
   2f1e8:	movne	fp, #1
   2f1ec:	bne	2f21c <fputs@plt+0x29c04>
   2f1f0:	tst	r1, #8
   2f1f4:	mvneq	r4, #60	; 0x3c
   2f1f8:	bne	2f218 <fputs@plt+0x29c00>
   2f1fc:	ldr	r2, [sp, #60]	; 0x3c
   2f200:	mov	r0, r4
   2f204:	ldr	r3, [r7]
   2f208:	cmp	r2, r3
   2f20c:	bne	2f464 <fputs@plt+0x29e4c>
   2f210:	add	sp, sp, #68	; 0x44
   2f214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f218:	mov	fp, #0
   2f21c:	bl	42ecc <fputs@plt+0x3d8b4>
   2f220:	subs	r6, r0, #0
   2f224:	beq	2f454 <fputs@plt+0x29e3c>
   2f228:	ldrb	sl, [r9, #24]
   2f22c:	ubfx	sl, sl, #3, #1
   2f230:	cmp	sl, #0
   2f234:	beq	2f2c8 <fputs@plt+0x29cb0>
   2f238:	ldr	sl, [r9, #376]	; 0x178
   2f23c:	cmp	sl, #0
   2f240:	strgt	sl, [r6, #56]	; 0x38
   2f244:	ldrdgt	r0, [r6, #8]
   2f248:	movgt	r2, #1
   2f24c:	movgt	r3, #0
   2f250:	andgt	r2, r2, r4
   2f254:	andgt	r3, r3, r5
   2f258:	orrgt	r2, r2, r0
   2f25c:	orrgt	r3, r3, r1
   2f260:	strdgt	r2, [r6, #8]
   2f264:	ldr	r1, [r9, #380]	; 0x17c
   2f268:	movle	sl, #0
   2f26c:	cmn	r1, #1
   2f270:	beq	2f298 <fputs@plt+0x29c80>
   2f274:	str	r1, [r6, #20]
   2f278:	mov	r2, #8
   2f27c:	ldrd	r0, [r6, #8]
   2f280:	mov	r3, #0
   2f284:	and	r2, r2, r4
   2f288:	and	r3, r3, r5
   2f28c:	orr	r2, r2, r0
   2f290:	orr	r3, r3, r1
   2f294:	strd	r2, [r6, #8]
   2f298:	ldr	r1, [r9, #384]	; 0x180
   2f29c:	cmn	r1, #1
   2f2a0:	beq	2f2c8 <fputs@plt+0x29cb0>
   2f2a4:	str	r1, [r6, #36]	; 0x24
   2f2a8:	mov	r2, #128	; 0x80
   2f2ac:	ldrd	r0, [r6, #8]
   2f2b0:	mov	r3, #0
   2f2b4:	and	r2, r2, r4
   2f2b8:	and	r3, r3, r5
   2f2bc:	orr	r2, r2, r0
   2f2c0:	orr	r3, r3, r1
   2f2c4:	strd	r2, [r6, #8]
   2f2c8:	cmp	fp, #0
   2f2cc:	beq	2f2fc <fputs@plt+0x29ce4>
   2f2d0:	ldr	r0, [r9, #388]	; 0x184
   2f2d4:	bl	54ec <__strdup@plt>
   2f2d8:	cmp	r0, #0
   2f2dc:	str	r0, [r6, #120]	; 0x78
   2f2e0:	beq	2f45c <fputs@plt+0x29e44>
   2f2e4:	ldrd	r2, [r6, #8]
   2f2e8:	mov	r0, #33554432	; 0x2000000
   2f2ec:	mov	r1, #0
   2f2f0:	orr	r2, r2, r0
   2f2f4:	orr	r3, r3, r1
   2f2f8:	strd	r2, [r6, #8]
   2f2fc:	mov	r1, #0
   2f300:	str	sl, [sp]
   2f304:	mov	r2, r4
   2f308:	mov	r3, r5
   2f30c:	mov	r0, r6
   2f310:	str	r1, [sp, #4]
   2f314:	bl	430f0 <fputs@plt+0x3dad8>
   2f318:	cmp	r0, #0
   2f31c:	strge	r6, [r8]
   2f320:	movge	r4, #0
   2f324:	bge	2f1fc <fputs@plt+0x29be4>
   2f328:	mov	r4, r0
   2f32c:	mov	r0, r6
   2f330:	bl	42dd8 <fputs@plt+0x3d7c0>
   2f334:	b	2f1fc <fputs@plt+0x29be4>
   2f338:	mov	r2, #48	; 0x30
   2f33c:	mov	r3, #0
   2f340:	str	r0, [sp, #16]
   2f344:	str	r0, [sp, #20]
   2f348:	str	r0, [sp, #24]
   2f34c:	str	r0, [sp, #28]
   2f350:	str	r0, [sp, #32]
   2f354:	str	r0, [sp, #36]	; 0x24
   2f358:	str	r0, [sp, #40]	; 0x28
   2f35c:	str	r0, [sp, #44]	; 0x2c
   2f360:	str	r0, [sp, #48]	; 0x30
   2f364:	str	r0, [sp, #52]	; 0x34
   2f368:	strd	r2, [sp, #8]
   2f36c:	bl	42ecc <fputs@plt+0x3d8b4>
   2f370:	subs	r6, r0, #0
   2f374:	beq	2f454 <fputs@plt+0x29e3c>
   2f378:	cmp	r4, #0
   2f37c:	sbcs	r0, r5, #0
   2f380:	blt	2f418 <fputs@plt+0x29e00>
   2f384:	mov	r0, r4
   2f388:	mov	r1, r5
   2f38c:	bl	37390 <fputs@plt+0x31d78>
   2f390:	strd	r0, [sp, #16]
   2f394:	add	r2, sp, #8
   2f398:	movw	r1, #38277	; 0x9585
   2f39c:	ldr	r0, [r9, #8]
   2f3a0:	movt	r1, #32816	; 0x8030
   2f3a4:	bl	4f70 <ioctl@plt>
   2f3a8:	cmp	r0, #0
   2f3ac:	blt	2f408 <fputs@plt+0x29df0>
   2f3b0:	ldr	ip, [r9, #420]	; 0x1a4
   2f3b4:	mov	r0, r9
   2f3b8:	ldr	r1, [sp, #40]	; 0x28
   2f3bc:	mov	r2, r4
   2f3c0:	mov	r3, r5
   2f3c4:	str	r6, [sp]
   2f3c8:	add	r1, ip, r1
   2f3cc:	bl	2de6c <fputs@plt+0x28854>
   2f3d0:	mov	sl, r0
   2f3d4:	ldrd	r2, [sp, #40]	; 0x28
   2f3d8:	mov	r0, r9
   2f3dc:	bl	352b8 <fputs@plt+0x2fca0>
   2f3e0:	cmp	sl, #0
   2f3e4:	blt	2f444 <fputs@plt+0x29e2c>
   2f3e8:	mov	r1, #0
   2f3ec:	mov	r2, r4
   2f3f0:	mov	r3, r5
   2f3f4:	mov	r0, r6
   2f3f8:	str	r1, [sp]
   2f3fc:	str	r1, [sp, #4]
   2f400:	bl	430f0 <fputs@plt+0x3dad8>
   2f404:	b	2f318 <fputs@plt+0x29d00>
   2f408:	bl	55b8 <__errno_location@plt>
   2f40c:	ldr	r4, [r0]
   2f410:	rsb	r4, r4, #0
   2f414:	b	2f32c <fputs@plt+0x29d14>
   2f418:	movw	r2, #64508	; 0xfbfc
   2f41c:	movt	r2, #4095	; 0xfff
   2f420:	and	r2, r2, r4
   2f424:	mov	r3, #0
   2f428:	and	r3, r3, r5
   2f42c:	orrs	r1, r2, r3
   2f430:	movne	r2, #1
   2f434:	movne	r3, #0
   2f438:	orrne	r4, r4, r2
   2f43c:	orrne	r5, r5, r3
   2f440:	b	2f384 <fputs@plt+0x29d6c>
   2f444:	mov	r4, sl
   2f448:	b	2f32c <fputs@plt+0x29d14>
   2f44c:	mvn	r4, #106	; 0x6a
   2f450:	b	2f1fc <fputs@plt+0x29be4>
   2f454:	mvn	r4, #11
   2f458:	b	2f1fc <fputs@plt+0x29be4>
   2f45c:	mvn	r4, #11
   2f460:	b	2f32c <fputs@plt+0x29d14>
   2f464:	bl	524c <__stack_chk_fail@plt>
   2f468:	ldr	r0, [pc, #184]	; 2f528 <fputs@plt+0x29f10>
   2f46c:	movw	r2, #994	; 0x3e2
   2f470:	ldr	r1, [pc, #180]	; 2f52c <fputs@plt+0x29f14>
   2f474:	mvn	r4, #94	; 0x5e
   2f478:	ldr	r3, [pc, #176]	; 2f530 <fputs@plt+0x29f18>
   2f47c:	add	r0, pc, r0
   2f480:	add	r1, pc, r1
   2f484:	add	r3, pc, r3
   2f488:	bl	76ea0 <fputs@plt+0x71888>
   2f48c:	b	2f1fc <fputs@plt+0x29be4>
   2f490:	ldr	r0, [pc, #156]	; 2f534 <fputs@plt+0x29f1c>
   2f494:	mov	r2, #996	; 0x3e4
   2f498:	ldr	r1, [pc, #152]	; 2f538 <fputs@plt+0x29f20>
   2f49c:	mvn	r4, #9
   2f4a0:	ldr	r3, [pc, #148]	; 2f53c <fputs@plt+0x29f24>
   2f4a4:	add	r0, pc, r0
   2f4a8:	add	r1, pc, r1
   2f4ac:	add	r3, pc, r3
   2f4b0:	bl	76ea0 <fputs@plt+0x71888>
   2f4b4:	b	2f1fc <fputs@plt+0x29be4>
   2f4b8:	ldr	r0, [pc, #128]	; 2f540 <fputs@plt+0x29f28>
   2f4bc:	movw	r2, #995	; 0x3e3
   2f4c0:	ldr	r1, [pc, #124]	; 2f544 <fputs@plt+0x29f2c>
   2f4c4:	mvn	r4, #21
   2f4c8:	ldr	r3, [pc, #120]	; 2f548 <fputs@plt+0x29f30>
   2f4cc:	add	r0, pc, r0
   2f4d0:	add	r1, pc, r1
   2f4d4:	add	r3, pc, r3
   2f4d8:	bl	76ea0 <fputs@plt+0x71888>
   2f4dc:	b	2f1fc <fputs@plt+0x29be4>
   2f4e0:	ldr	r0, [pc, #100]	; 2f54c <fputs@plt+0x29f34>
   2f4e4:	movw	r2, #993	; 0x3e1
   2f4e8:	ldr	r1, [pc, #96]	; 2f550 <fputs@plt+0x29f38>
   2f4ec:	mvn	r4, #21
   2f4f0:	ldr	r3, [pc, #92]	; 2f554 <fputs@plt+0x29f3c>
   2f4f4:	add	r0, pc, r0
   2f4f8:	add	r1, pc, r1
   2f4fc:	add	r3, pc, r3
   2f500:	bl	76ea0 <fputs@plt+0x71888>
   2f504:	b	2f1fc <fputs@plt+0x29be4>
   2f508:	mov	r4, r0
   2f50c:	mov	r0, r6
   2f510:	bl	42dd8 <fputs@plt+0x3d7c0>
   2f514:	mov	r0, r4
   2f518:	bl	54f8 <_Unwind_Resume@plt>
   2f51c:	b	2f508 <fputs@plt+0x29ef0>
   2f520:	andeq	r1, r8, r4, lsr sl
   2f524:	andeq	r0, r0, r0, asr #8
   2f528:	muleq	r5, ip, sl
   2f52c:	andeq	r9, r5, r4, lsr r9
   2f530:	strdeq	r9, [r5], -r8
   2f534:	muleq	r5, r0, ip
   2f538:	andeq	r9, r5, ip, lsl #18
   2f53c:	ldrdeq	r9, [r5], -r0
   2f540:	andeq	r7, r5, ip, lsl #22
   2f544:	andeq	r9, r5, r4, ror #17
   2f548:	andeq	r9, r5, r8, lsr #17
   2f54c:	andeq	fp, r5, r4, lsl r8
   2f550:			; <UNDEFINED> instruction: 0x000598bc
   2f554:	andeq	r9, r5, r0, lsl #17
   2f558:	ldr	r3, [pc, #1664]	; 2fbe0 <fputs@plt+0x2a5c8>
   2f55c:	mvn	ip, #0
   2f560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f564:	subs	r6, r0, #0
   2f568:	add	fp, sp, #32
   2f56c:	ldr	r0, [pc, #1648]	; 2fbe4 <fputs@plt+0x2a5cc>
   2f570:	sub	sp, sp, #124	; 0x7c
   2f574:	add	r3, pc, r3
   2f578:	mov	r9, #0
   2f57c:	mov	sl, r1
   2f580:	mov	r8, r2
   2f584:	ldr	r0, [r3, r0]
   2f588:	mov	r7, ip
   2f58c:	str	ip, [fp, #-84]	; 0xffffffac
   2f590:	str	ip, [fp, #-80]	; 0xffffffb0
   2f594:	ldr	r3, [r0]
   2f598:	str	r0, [fp, #-88]	; 0xffffffa8
   2f59c:	str	r9, [fp, #-72]	; 0xffffffb8
   2f5a0:	str	r9, [fp, #-68]	; 0xffffffbc
   2f5a4:	str	r3, [fp, #-40]	; 0xffffffd8
   2f5a8:	str	r9, [fp, #-64]	; 0xffffffc0
   2f5ac:	beq	2fba0 <fputs@plt+0x2a588>
   2f5b0:	mov	r1, #968	; 0x3c8
   2f5b4:	mov	r2, #8
   2f5b8:	ldrd	r4, [r6, r1]
   2f5bc:	mov	r3, #0
   2f5c0:	and	r2, r2, r4
   2f5c4:	and	r3, r3, r5
   2f5c8:	orrs	r0, r2, r3
   2f5cc:	beq	2f5f0 <fputs@plt+0x29fd8>
   2f5d0:	mov	r0, #0
   2f5d4:	ldr	r4, [fp, #-88]	; 0xffffffa8
   2f5d8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f5dc:	ldr	r3, [r4]
   2f5e0:	cmp	r2, r3
   2f5e4:	bne	2fb9c <fputs@plt+0x2a584>
   2f5e8:	sub	sp, fp, #32
   2f5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5f0:	ldr	r2, [r6, #1108]	; 0x454
   2f5f4:	mov	r1, r9
   2f5f8:	str	ip, [fp, #-136]	; 0xffffff78
   2f5fc:	add	r3, r2, #14
   2f600:	bic	r3, r3, #7
   2f604:	sub	sp, sp, r3
   2f608:	add	r0, sp, #16
   2f60c:	bl	4d54 <memset@plt>
   2f610:	cmp	r8, #0
   2f614:	ldr	ip, [fp, #-136]	; 0xffffff78
   2f618:	str	r0, [fp, #-104]	; 0xffffff98
   2f61c:	beq	2fb6c <fputs@plt+0x2a554>
   2f620:	ldr	r4, [pc, #1472]	; 2fbe8 <fputs@plt+0x2a5d0>
   2f624:	mov	r3, #1
   2f628:	ldr	r5, [pc, #1468]	; 2fbec <fputs@plt+0x2a5d4>
   2f62c:	mov	r7, r9
   2f630:	add	r4, pc, r4
   2f634:	str	r4, [fp, #-132]	; 0xffffff7c
   2f638:	add	r5, pc, r5
   2f63c:	ldr	r4, [pc, #1452]	; 2fbf0 <fputs@plt+0x2a5d8>
   2f640:	str	r5, [fp, #-100]	; 0xffffff9c
   2f644:	ldr	r5, [pc, #1448]	; 2fbf4 <fputs@plt+0x2a5dc>
   2f648:	add	r4, pc, r4
   2f64c:	str	r4, [fp, #-108]	; 0xffffff94
   2f650:	add	r5, pc, r5
   2f654:	ldr	r4, [pc, #1436]	; 2fbf8 <fputs@plt+0x2a5e0>
   2f658:	str	r5, [fp, #-112]	; 0xffffff90
   2f65c:	ldr	r5, [pc, #1432]	; 2fbfc <fputs@plt+0x2a5e4>
   2f660:	add	r4, pc, r4
   2f664:	str	r9, [fp, #-128]	; 0xffffff80
   2f668:	add	r5, pc, r5
   2f66c:	str	r4, [fp, #-116]	; 0xffffff8c
   2f670:	str	r5, [fp, #-120]	; 0xffffff88
   2f674:	mov	r4, #32
   2f678:	str	r9, [fp, #-124]	; 0xffffff84
   2f67c:	mov	r5, r3
   2f680:	str	r4, [fp, #-92]	; 0xffffffa4
   2f684:	mov	r4, r0
   2f688:	str	r3, [fp, #-140]	; 0xffffff74
   2f68c:	b	2f704 <fputs@plt+0x2a0ec>
   2f690:	cmp	r3, #4
   2f694:	beq	2f978 <fputs@plt+0x2a360>
   2f698:	ble	2f78c <fputs@plt+0x2a174>
   2f69c:	cmp	r3, #7
   2f6a0:	beq	2f8c0 <fputs@plt+0x2a2a8>
   2f6a4:	bgt	2f878 <fputs@plt+0x2a260>
   2f6a8:	cmp	r3, #6
   2f6ac:	bne	2f6f4 <fputs@plt+0x2a0dc>
   2f6b0:	ldr	r3, [sl, #8]
   2f6b4:	mov	r7, #1
   2f6b8:	ldr	r1, [pc, #1344]	; 2fc00 <fputs@plt+0x2a5e8>
   2f6bc:	mov	r0, r3
   2f6c0:	add	r1, pc, r1
   2f6c4:	str	r3, [fp, #-136]	; 0xffffff78
   2f6c8:	bl	557c <strcmp@plt>
   2f6cc:	ldr	r3, [fp, #-136]	; 0xffffff78
   2f6d0:	ldr	r1, [r6, #1108]	; 0x454
   2f6d4:	ldr	r2, [r6, #1112]	; 0x458
   2f6d8:	str	r3, [sp]
   2f6dc:	ldr	r3, [pc, #1312]	; 2fc04 <fputs@plt+0x2a5ec>
   2f6e0:	add	r3, pc, r3
   2f6e4:	cmp	r0, #0
   2f6e8:	mov	r0, r4
   2f6ec:	movne	r5, #0
   2f6f0:	bl	46634 <fputs@plt+0x4101c>
   2f6f4:	add	r9, r9, #1
   2f6f8:	add	sl, sl, #12
   2f6fc:	cmp	r9, r8
   2f700:	beq	2f9d4 <fputs@plt+0x2a3bc>
   2f704:	ldr	r3, [sl]
   2f708:	cmp	r3, #9
   2f70c:	beq	2f83c <fputs@plt+0x2a224>
   2f710:	ble	2f690 <fputs@plt+0x2a078>
   2f714:	cmp	r3, #137	; 0x89
   2f718:	bgt	2f7e8 <fputs@plt+0x2a1d0>
   2f71c:	cmp	r3, #74	; 0x4a
   2f720:	bge	2f904 <fputs@plt+0x2a2ec>
   2f724:	cmp	r3, #12
   2f728:	sub	r2, r3, #10
   2f72c:	suble	r0, fp, #36	; 0x24
   2f730:	sub	r7, fp, #60	; 0x3c
   2f734:	ldrle	r1, [sl, #8]
   2f738:	addle	r3, r0, r2, lsl #2
   2f73c:	mov	r0, r7
   2f740:	strle	r1, [r3, #-36]	; 0xffffffdc
   2f744:	mov	r1, #6
   2f748:	ldr	r3, [fp, #-112]	; 0xffffff90
   2f74c:	str	r2, [sp, #4]
   2f750:	mov	r2, #1
   2f754:	str	r3, [sp]
   2f758:	mov	r3, r1
   2f75c:	bl	5150 <__snprintf_chk@plt>
   2f760:	cmp	r0, #5
   2f764:	bhi	2fbc0 <fputs@plt+0x2a5a8>
   2f768:	ldr	lr, [sl, #8]
   2f76c:	mov	r3, r7
   2f770:	ldr	r1, [r6, #1108]	; 0x454
   2f774:	mov	r0, r4
   2f778:	ldr	r2, [r6, #1112]	; 0x458
   2f77c:	mov	r7, #1
   2f780:	str	lr, [sp]
   2f784:	bl	46634 <fputs@plt+0x4101c>
   2f788:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f78c:	cmn	r3, #1
   2f790:	blt	2f6f4 <fputs@plt+0x2a0dc>
   2f794:	cmp	r3, #2
   2f798:	ble	2f958 <fputs@plt+0x2a340>
   2f79c:	ldr	r3, [sl, #8]
   2f7a0:	ldr	r1, [pc, #1120]	; 2fc08 <fputs@plt+0x2a5f0>
   2f7a4:	mov	r0, r3
   2f7a8:	add	r1, pc, r1
   2f7ac:	str	r3, [fp, #-136]	; 0xffffff78
   2f7b0:	bl	557c <strcmp@plt>
   2f7b4:	ldr	r3, [fp, #-136]	; 0xffffff78
   2f7b8:	sub	r1, fp, #84	; 0x54
   2f7bc:	cmp	r0, #0
   2f7c0:	mov	r0, r3
   2f7c4:	movne	r5, #0
   2f7c8:	bl	35204 <fputs@plt+0x2fbec>
   2f7cc:	cmp	r0, #0
   2f7d0:	blt	2f5d4 <fputs@plt+0x29fbc>
   2f7d4:	beq	2f9a8 <fputs@plt+0x2a390>
   2f7d8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   2f7dc:	add	r0, r0, #24
   2f7e0:	str	r0, [fp, #-92]	; 0xffffffa4
   2f7e4:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f7e8:	cmp	r3, #201	; 0xc9
   2f7ec:	bgt	2f950 <fputs@plt+0x2a338>
   2f7f0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   2f7f4:	sub	r7, fp, #60	; 0x3c
   2f7f8:	mov	r1, #17
   2f7fc:	sub	r3, r3, #138	; 0x8a
   2f800:	mov	r0, r7
   2f804:	stm	sp, {r2, r3}
   2f808:	mov	r3, r1
   2f80c:	mov	r2, #1
   2f810:	bl	5150 <__snprintf_chk@plt>
   2f814:	cmp	r0, #16
   2f818:	bls	2f768 <fputs@plt+0x2a150>
   2f81c:	ldr	r0, [pc, #1000]	; 2fc0c <fputs@plt+0x2a5f4>
   2f820:	movw	r2, #1290	; 0x50a
   2f824:	ldr	r1, [pc, #996]	; 2fc10 <fputs@plt+0x2a5f8>
   2f828:	ldr	r3, [pc, #996]	; 2fc14 <fputs@plt+0x2a5fc>
   2f82c:	add	r0, pc, r0
   2f830:	add	r1, pc, r1
   2f834:	add	r3, pc, r3
   2f838:	bl	76bb0 <fputs@plt+0x71598>
   2f83c:	ldr	lr, [sl, #8]
   2f840:	ldrb	r3, [lr]
   2f844:	cmp	r3, #47	; 0x2f
   2f848:	bne	2f858 <fputs@plt+0x2a240>
   2f84c:	ldrb	r3, [lr, #1]
   2f850:	cmp	r3, #0
   2f854:	beq	2f6f4 <fputs@plt+0x2a0dc>
   2f858:	ldr	r1, [r6, #1108]	; 0x454
   2f85c:	mov	r0, r4
   2f860:	ldr	r2, [r6, #1112]	; 0x458
   2f864:	mov	r7, #1
   2f868:	ldr	r3, [fp, #-132]	; 0xffffff7c
   2f86c:	str	lr, [sp]
   2f870:	bl	46634 <fputs@plt+0x4101c>
   2f874:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f878:	ldr	r3, [sl, #8]
   2f87c:	mov	r7, #1
   2f880:	ldr	r1, [pc, #912]	; 2fc18 <fputs@plt+0x2a600>
   2f884:	mov	r0, r3
   2f888:	add	r1, pc, r1
   2f88c:	str	r3, [fp, #-136]	; 0xffffff78
   2f890:	bl	557c <strcmp@plt>
   2f894:	ldr	r3, [fp, #-136]	; 0xffffff78
   2f898:	ldr	r1, [r6, #1108]	; 0x454
   2f89c:	ldr	r2, [r6, #1112]	; 0x458
   2f8a0:	str	r3, [sp]
   2f8a4:	ldr	r3, [pc, #880]	; 2fc1c <fputs@plt+0x2a604>
   2f8a8:	add	r3, pc, r3
   2f8ac:	cmp	r0, #0
   2f8b0:	mov	r0, r4
   2f8b4:	movne	r5, #0
   2f8b8:	bl	46634 <fputs@plt+0x4101c>
   2f8bc:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f8c0:	ldr	r3, [sl, #8]
   2f8c4:	mov	r7, #1
   2f8c8:	ldr	r1, [fp, #-120]	; 0xffffff88
   2f8cc:	mov	r0, r3
   2f8d0:	str	r3, [fp, #-136]	; 0xffffff78
   2f8d4:	bl	557c <strcmp@plt>
   2f8d8:	ldr	r3, [fp, #-136]	; 0xffffff78
   2f8dc:	ldr	r1, [r6, #1108]	; 0x454
   2f8e0:	ldr	r2, [r6, #1112]	; 0x458
   2f8e4:	str	r3, [sp]
   2f8e8:	ldr	r3, [pc, #816]	; 2fc20 <fputs@plt+0x2a608>
   2f8ec:	add	r3, pc, r3
   2f8f0:	cmp	r0, #0
   2f8f4:	mov	r0, r4
   2f8f8:	movne	r5, #0
   2f8fc:	bl	46634 <fputs@plt+0x4101c>
   2f900:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f904:	ldr	r0, [fp, #-108]	; 0xffffff94
   2f908:	sub	r7, fp, #60	; 0x3c
   2f90c:	mov	r1, #19
   2f910:	sub	r3, r3, #74	; 0x4a
   2f914:	mov	r2, #1
   2f918:	stm	sp, {r0, r3}
   2f91c:	mov	r0, r7
   2f920:	mov	r3, r1
   2f924:	bl	5150 <__snprintf_chk@plt>
   2f928:	cmp	r0, #18
   2f92c:	bls	2f768 <fputs@plt+0x2a150>
   2f930:	ldr	r0, [pc, #748]	; 2fc24 <fputs@plt+0x2a60c>
   2f934:	movw	r2, #1281	; 0x501
   2f938:	ldr	r1, [pc, #744]	; 2fc28 <fputs@plt+0x2a610>
   2f93c:	ldr	r3, [pc, #744]	; 2fc2c <fputs@plt+0x2a614>
   2f940:	add	r0, pc, r0
   2f944:	add	r1, pc, r1
   2f948:	add	r3, pc, r3
   2f94c:	bl	76bb0 <fputs@plt+0x71598>
   2f950:	cmp	r3, #202	; 0xca
   2f954:	bne	2f6f4 <fputs@plt+0x2a0dc>
   2f958:	ldr	r0, [pc, #720]	; 2fc30 <fputs@plt+0x2a618>
   2f95c:	movw	r2, #1309	; 0x51d
   2f960:	ldr	r1, [pc, #716]	; 2fc34 <fputs@plt+0x2a61c>
   2f964:	ldr	r3, [pc, #716]	; 2fc38 <fputs@plt+0x2a620>
   2f968:	add	r0, pc, r0
   2f96c:	add	r1, pc, r1
   2f970:	add	r3, pc, r3
   2f974:	bl	76e48 <fputs@plt+0x71830>
   2f978:	ldrb	r0, [sl, #4]
   2f97c:	mov	r7, #1
   2f980:	cmp	r0, #4
   2f984:	movne	r5, #0
   2f988:	bl	30f6c <fputs@plt+0x2b954>
   2f98c:	ldr	r1, [r6, #1108]	; 0x454
   2f990:	ldr	r2, [r6, #1112]	; 0x458
   2f994:	ldr	r3, [fp, #-116]	; 0xffffff8c
   2f998:	str	r0, [sp]
   2f99c:	mov	r0, r4
   2f9a0:	bl	46634 <fputs@plt+0x4101c>
   2f9a4:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f9a8:	ldr	r1, [sl, #8]
   2f9ac:	mov	r0, r1
   2f9b0:	str	r1, [fp, #-124]	; 0xffffff84
   2f9b4:	bl	4fc4 <strlen@plt>
   2f9b8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   2f9bc:	add	r3, r0, #24
   2f9c0:	str	r0, [fp, #-128]	; 0xffffff80
   2f9c4:	bic	r3, r3, #7
   2f9c8:	add	r2, r2, r3
   2f9cc:	str	r2, [fp, #-92]	; 0xffffffa4
   2f9d0:	b	2f6f4 <fputs@plt+0x2a0dc>
   2f9d4:	cmp	r7, #0
   2f9d8:	str	r5, [fp, #-140]	; 0xffffff74
   2f9dc:	beq	2fb04 <fputs@plt+0x2a4ec>
   2f9e0:	ldr	r3, [r6, #1108]	; 0x454
   2f9e4:	mov	r9, #0
   2f9e8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   2f9ec:	add	r3, r3, #23
   2f9f0:	ldrd	r4, [fp, #-84]	; 0xffffffac
   2f9f4:	bic	r3, r3, #7
   2f9f8:	add	r0, r0, r3
   2f9fc:	str	r0, [fp, #-92]	; 0xffffffa4
   2fa00:	add	r3, r0, #7
   2fa04:	mov	sl, r0
   2fa08:	add	r3, r3, #14
   2fa0c:	mov	r1, #0
   2fa10:	bic	r3, r3, #7
   2fa14:	ldr	r2, [fp, #-92]	; 0xffffffa4
   2fa18:	sub	sp, sp, r3
   2fa1c:	add	r0, sp, #16
   2fa20:	bl	4d54 <memset@plt>
   2fa24:	mvn	r2, #0
   2fa28:	mvn	r3, #0
   2fa2c:	cmp	r5, r3
   2fa30:	cmpeq	r4, r2
   2fa34:	ldrd	r2, [fp, #4]
   2fa38:	movne	r1, #0
   2fa3c:	mov	r8, r0
   2fa40:	str	r9, [r0, #4]
   2fa44:	strd	r2, [r0, #24]
   2fa48:	addne	r9, r0, #56	; 0x38
   2fa4c:	strdne	r4, [r0, #48]	; 0x30
   2fa50:	movne	r2, #24
   2fa54:	str	sl, [r0]
   2fa58:	movne	r3, #0
   2fa5c:	movne	r0, #14
   2fa60:	addeq	r9, r0, #32
   2fa64:	strdne	r2, [r8, #32]
   2fa68:	strdne	r0, [r8, #40]	; 0x28
   2fa6c:	cmp	r7, #0
   2fa70:	bne	2fb1c <fputs@plt+0x2a504>
   2fa74:	ldr	r4, [fp, #-124]	; 0xffffff84
   2fa78:	cmp	r4, #0
   2fa7c:	beq	2fab0 <fputs@plt+0x2a498>
   2fa80:	ldr	r5, [fp, #-128]	; 0xffffff80
   2fa84:	mov	r1, r4
   2fa88:	add	r0, r9, #16
   2fa8c:	mov	r4, #15
   2fa90:	add	r3, r5, #17
   2fa94:	add	r2, r5, #1
   2fa98:	str	r3, [r9]
   2fa9c:	mov	r5, #0
   2faa0:	mov	r3, #0
   2faa4:	strd	r4, [r9, #8]
   2faa8:	str	r3, [r9, #4]
   2faac:	bl	5018 <memcpy@plt>
   2fab0:	mov	r2, r8
   2fab4:	movw	r1, #38320	; 0x95b0
   2fab8:	ldr	r0, [r6, #8]
   2fabc:	movt	r1, #16416	; 0x4020
   2fac0:	bl	4f70 <ioctl@plt>
   2fac4:	cmp	r0, #0
   2fac8:	blt	2fb5c <fputs@plt+0x2a544>
   2facc:	ldr	r5, [fp, #-140]	; 0xffffff74
   2fad0:	cmp	r5, #0
   2fad4:	beq	2f5d0 <fputs@plt+0x29fb8>
   2fad8:	ldr	lr, [fp, #-72]	; 0xffffffb8
   2fadc:	mov	r0, r6
   2fae0:	ldr	ip, [fp, #-68]	; 0xffffffbc
   2fae4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2fae8:	ldrd	r2, [fp, #4]
   2faec:	str	lr, [sp]
   2faf0:	str	ip, [sp, #4]
   2faf4:	str	r1, [sp, #8]
   2faf8:	bl	2d744 <fputs@plt+0x2812c>
   2fafc:	and	r0, r0, r0, asr #31
   2fb00:	b	2f5d4 <fputs@plt+0x29fbc>
   2fb04:	ldr	r4, [fp, #-92]	; 0xffffffa4
   2fb08:	mov	r9, r7
   2fb0c:	add	r3, r4, #7
   2fb10:	mov	sl, r4
   2fb14:	ldrd	r4, [fp, #-84]	; 0xffffffac
   2fb18:	b	2fa08 <fputs@plt+0x2a3f0>
   2fb1c:	ldr	r0, [r6, #1108]	; 0x454
   2fb20:	mov	r3, #0
   2fb24:	mov	ip, #0
   2fb28:	mov	r2, #9
   2fb2c:	add	r0, r0, #16
   2fb30:	strd	r2, [r9, #8]
   2fb34:	stm	r9, {r0, ip}
   2fb38:	add	r0, r9, #16
   2fb3c:	ldr	r1, [fp, #-104]	; 0xffffff98
   2fb40:	ldr	r2, [r6, #1108]	; 0x454
   2fb44:	bl	5018 <memcpy@plt>
   2fb48:	ldr	r3, [r9]
   2fb4c:	add	r3, r3, #7
   2fb50:	bic	r3, r3, #7
   2fb54:	add	r9, r9, r3
   2fb58:	b	2fa74 <fputs@plt+0x2a45c>
   2fb5c:	bl	55b8 <__errno_location@plt>
   2fb60:	ldr	r0, [r0]
   2fb64:	rsb	r0, r0, #0
   2fb68:	b	2f5d4 <fputs@plt+0x29fbc>
   2fb6c:	mov	sl, #32
   2fb70:	mov	r5, r7
   2fb74:	mov	r1, #1
   2fb78:	mov	r9, r8
   2fb7c:	mov	r4, ip
   2fb80:	str	r8, [fp, #-124]	; 0xffffff84
   2fb84:	str	r8, [fp, #-128]	; 0xffffff80
   2fb88:	mov	r7, r8
   2fb8c:	str	sl, [fp, #-92]	; 0xffffffa4
   2fb90:	mov	r3, #39	; 0x27
   2fb94:	str	r1, [fp, #-140]	; 0xffffff74
   2fb98:	b	2fa08 <fputs@plt+0x2a3f0>
   2fb9c:	bl	524c <__stack_chk_fail@plt>
   2fba0:	ldr	r0, [pc, #148]	; 2fc3c <fputs@plt+0x2a624>
   2fba4:	movw	r2, #1195	; 0x4ab
   2fba8:	ldr	r1, [pc, #144]	; 2fc40 <fputs@plt+0x2a628>
   2fbac:	ldr	r3, [pc, #144]	; 2fc44 <fputs@plt+0x2a62c>
   2fbb0:	add	r0, pc, r0
   2fbb4:	add	r1, pc, r1
   2fbb8:	add	r3, pc, r3
   2fbbc:	bl	76bb0 <fputs@plt+0x71598>
   2fbc0:	ldr	r0, [pc, #128]	; 2fc48 <fputs@plt+0x2a630>
   2fbc4:	movw	r2, #1272	; 0x4f8
   2fbc8:	ldr	r1, [pc, #124]	; 2fc4c <fputs@plt+0x2a634>
   2fbcc:	ldr	r3, [pc, #124]	; 2fc50 <fputs@plt+0x2a638>
   2fbd0:	add	r0, pc, r0
   2fbd4:	add	r1, pc, r1
   2fbd8:	add	r3, pc, r3
   2fbdc:	bl	76bb0 <fputs@plt+0x71598>
   2fbe0:	andeq	r1, r8, r4, lsl #12
   2fbe4:	andeq	r0, r0, r0, asr #8
   2fbe8:	andeq	r9, r5, ip, lsl #20
   2fbec:	andeq	r9, r5, r0, lsl #22
   2fbf0:	andeq	r9, r5, ip, ror #20
   2fbf4:	andeq	r9, r5, r0, lsl #20
   2fbf8:	andeq	r9, r5, r4, lsr #19
   2fbfc:			; <UNDEFINED> instruction: 0x000599b8
   2fc00:	ldrdeq	r9, [r5], -r0
   2fc04:	andeq	r9, r5, r4, lsr r9
   2fc08:	andeq	r8, r5, r8, ror #31
   2fc0c:	andeq	r9, r5, r0, lsr #18
   2fc10:	andeq	r9, r5, r4, lsl #11
   2fc14:	andeq	r9, r5, r4, lsr #20
   2fc18:	andeq	r8, r5, r0, lsr #30
   2fc1c:	andeq	r7, r5, r8, lsl #16
   2fc20:	andeq	r9, r5, r8, asr #14
   2fc24:	andeq	r9, r5, r8, lsl #15
   2fc28:	andeq	r9, r5, r0, ror r4
   2fc2c:	andeq	r9, r5, r0, lsl r9
   2fc30:	andeq	r9, r5, r8, asr r8
   2fc34:	andeq	r9, r5, r8, asr #8
   2fc38:	andeq	r9, r5, r8, ror #17
   2fc3c:	andeq	fp, r5, r8, asr r1
   2fc40:	andeq	r9, r5, r0, lsl #4
   2fc44:	andeq	r9, r5, r0, lsr #13
   2fc48:	andeq	r9, r5, r8, lsl #9
   2fc4c:	andeq	r9, r5, r0, ror #3
   2fc50:	andeq	r9, r5, r0, lsl #13
   2fc54:	subs	ip, r0, #0
   2fc58:	push	{r3, r4, r5, lr}
   2fc5c:	ldrd	r4, [sp, #16]
   2fc60:	beq	2fc8c <fputs@plt+0x2a674>
   2fc64:	ldrb	ip, [ip, #24]
   2fc68:	tst	ip, #1
   2fc6c:	bne	2fc78 <fputs@plt+0x2a660>
   2fc70:	pop	{r3, r4, r5, lr}
   2fc74:	b	2db3c <fputs@plt+0x28524>
   2fc78:	strd	r4, [sp, #16]
   2fc7c:	mov	r1, r2
   2fc80:	mov	r2, r3
   2fc84:	pop	{r3, r4, r5, lr}
   2fc88:	b	2f558 <fputs@plt+0x29f40>
   2fc8c:	ldr	r0, [pc, #24]	; 2fcac <fputs@plt+0x2a694>
   2fc90:	movw	r2, #1396	; 0x574
   2fc94:	ldr	r1, [pc, #20]	; 2fcb0 <fputs@plt+0x2a698>
   2fc98:	ldr	r3, [pc, #20]	; 2fcb4 <fputs@plt+0x2a69c>
   2fc9c:	add	r0, pc, r0
   2fca0:	add	r1, pc, r1
   2fca4:	add	r3, pc, r3
   2fca8:	bl	76bb0 <fputs@plt+0x71598>
   2fcac:	andeq	fp, r5, ip, rrx
   2fcb0:	andeq	r9, r5, r4, lsl r1
   2fcb4:	muleq	r5, ip, r5
   2fcb8:	ldr	ip, [pc, #208]	; 2fd90 <fputs@plt+0x2a778>
   2fcbc:	cmp	r0, #0
   2fcc0:	push	{r4, r5, r6, lr}
   2fcc4:	add	ip, pc, ip
   2fcc8:	ldr	r6, [pc, #196]	; 2fd94 <fputs@plt+0x2a77c>
   2fccc:	sub	sp, sp, #40	; 0x28
   2fcd0:	mov	r1, #0
   2fcd4:	mov	r4, #32
   2fcd8:	mov	r5, #0
   2fcdc:	ldr	r6, [ip, r6]
   2fce0:	strd	r2, [sp, #24]
   2fce4:	str	r1, [sp, #8]
   2fce8:	ldr	r3, [r6]
   2fcec:	str	r1, [sp, #12]
   2fcf0:	str	r1, [sp, #16]
   2fcf4:	str	r3, [sp, #36]	; 0x24
   2fcf8:	str	r1, [sp, #20]
   2fcfc:	strd	r4, [sp]
   2fd00:	beq	2fd70 <fputs@plt+0x2a758>
   2fd04:	mov	r1, #968	; 0x3c8
   2fd08:	mov	r2, #8
   2fd0c:	ldrd	r4, [r0, r1]
   2fd10:	mov	r3, #0
   2fd14:	and	r2, r2, r4
   2fd18:	and	r3, r3, r5
   2fd1c:	orrs	r1, r2, r3
   2fd20:	beq	2fd40 <fputs@plt+0x2a728>
   2fd24:	mov	r0, #0
   2fd28:	ldr	r2, [sp, #36]	; 0x24
   2fd2c:	ldr	r3, [r6]
   2fd30:	cmp	r2, r3
   2fd34:	bne	2fd6c <fputs@plt+0x2a754>
   2fd38:	add	sp, sp, #40	; 0x28
   2fd3c:	pop	{r4, r5, r6, pc}
   2fd40:	ldr	r0, [r0, #8]
   2fd44:	movw	r1, #38321	; 0x95b1
   2fd48:	mov	r2, sp
   2fd4c:	movt	r1, #16416	; 0x4020
   2fd50:	bl	4f70 <ioctl@plt>
   2fd54:	cmp	r0, #0
   2fd58:	bge	2fd24 <fputs@plt+0x2a70c>
   2fd5c:	bl	55b8 <__errno_location@plt>
   2fd60:	ldr	r0, [r0]
   2fd64:	rsb	r0, r0, #0
   2fd68:	b	2fd28 <fputs@plt+0x2a710>
   2fd6c:	bl	524c <__stack_chk_fail@plt>
   2fd70:	ldr	r0, [pc, #32]	; 2fd98 <fputs@plt+0x2a780>
   2fd74:	movw	r2, #1414	; 0x586
   2fd78:	ldr	r1, [pc, #28]	; 2fd9c <fputs@plt+0x2a784>
   2fd7c:	ldr	r3, [pc, #28]	; 2fda0 <fputs@plt+0x2a788>
   2fd80:	add	r0, pc, r0
   2fd84:	add	r1, pc, r1
   2fd88:	add	r3, pc, r3
   2fd8c:	bl	76bb0 <fputs@plt+0x71598>
   2fd90:			; <UNDEFINED> instruction: 0x00080eb4
   2fd94:	andeq	r0, r0, r0, asr #8
   2fd98:	andeq	sl, r5, r8, lsl #31
   2fd9c:	andeq	r9, r5, r0, lsr r0
   2fda0:	ldrdeq	r8, [r5], -r0
   2fda4:	subs	ip, r0, #0
   2fda8:	push	{r4, lr}
   2fdac:	beq	2fdcc <fputs@plt+0x2a7b4>
   2fdb0:	ldrb	ip, [ip, #24]
   2fdb4:	tst	ip, #1
   2fdb8:	bne	2fdc4 <fputs@plt+0x2a7ac>
   2fdbc:	pop	{r4, lr}
   2fdc0:	b	2dcd4 <fputs@plt+0x286bc>
   2fdc4:	pop	{r4, lr}
   2fdc8:	b	2fcb8 <fputs@plt+0x2a6a0>
   2fdcc:	ldr	r0, [pc, #24]	; 2fdec <fputs@plt+0x2a7d4>
   2fdd0:	movw	r2, #1455	; 0x5af
   2fdd4:	ldr	r1, [pc, #20]	; 2fdf0 <fputs@plt+0x2a7d8>
   2fdd8:	ldr	r3, [pc, #20]	; 2fdf4 <fputs@plt+0x2a7dc>
   2fddc:	add	r0, pc, r0
   2fde0:	add	r1, pc, r1
   2fde4:	add	r3, pc, r3
   2fde8:	bl	76bb0 <fputs@plt+0x71598>
   2fdec:	andeq	sl, r5, ip, lsr #30
   2fdf0:	ldrdeq	r8, [r5], -r4
   2fdf4:	andeq	r9, r5, r8, lsr #8
   2fdf8:	cmp	r1, #0
   2fdfc:	rsblt	r1, r1, #0
   2fe00:	mov	r3, r0
   2fe04:	sub	r1, r1, #1
   2fe08:	cmp	r1, #109	; 0x6d
   2fe0c:	addls	pc, pc, r1, lsl #2
   2fe10:	b	300e8 <fputs@plt+0x2aad0>
   2fe14:	b	2ffe4 <fputs@plt+0x2a9cc>
   2fe18:	b	2fff8 <fputs@plt+0x2a9e0>
   2fe1c:	b	3000c <fputs@plt+0x2a9f4>
   2fe20:	b	300e8 <fputs@plt+0x2aad0>
   2fe24:	b	30020 <fputs@plt+0x2aa08>
   2fe28:	b	300e8 <fputs@plt+0x2aad0>
   2fe2c:	b	300e8 <fputs@plt+0x2aad0>
   2fe30:	b	300e8 <fputs@plt+0x2aad0>
   2fe34:	b	300e8 <fputs@plt+0x2aad0>
   2fe38:	b	300e8 <fputs@plt+0x2aad0>
   2fe3c:	b	300e8 <fputs@plt+0x2aad0>
   2fe40:	b	30034 <fputs@plt+0x2aa1c>
   2fe44:	b	2ffe4 <fputs@plt+0x2a9cc>
   2fe48:	b	300e8 <fputs@plt+0x2aad0>
   2fe4c:	b	300e8 <fputs@plt+0x2aad0>
   2fe50:	b	300e8 <fputs@plt+0x2aad0>
   2fe54:	b	30048 <fputs@plt+0x2aa30>
   2fe58:	b	300e8 <fputs@plt+0x2aad0>
   2fe5c:	b	300e8 <fputs@plt+0x2aad0>
   2fe60:	b	300e8 <fputs@plt+0x2aad0>
   2fe64:	b	300e8 <fputs@plt+0x2aad0>
   2fe68:	b	3005c <fputs@plt+0x2aa44>
   2fe6c:	b	300e8 <fputs@plt+0x2aad0>
   2fe70:	b	300e8 <fputs@plt+0x2aad0>
   2fe74:	b	300e8 <fputs@plt+0x2aad0>
   2fe78:	b	300e8 <fputs@plt+0x2aad0>
   2fe7c:	b	300e8 <fputs@plt+0x2aad0>
   2fe80:	b	300e8 <fputs@plt+0x2aad0>
   2fe84:	b	300e8 <fputs@plt+0x2aad0>
   2fe88:	b	300e8 <fputs@plt+0x2aad0>
   2fe8c:	b	300e8 <fputs@plt+0x2aad0>
   2fe90:	b	300e8 <fputs@plt+0x2aad0>
   2fe94:	b	300e8 <fputs@plt+0x2aad0>
   2fe98:	b	300e8 <fputs@plt+0x2aad0>
   2fe9c:	b	300e8 <fputs@plt+0x2aad0>
   2fea0:	b	300e8 <fputs@plt+0x2aad0>
   2fea4:	b	300e8 <fputs@plt+0x2aad0>
   2fea8:	b	300e8 <fputs@plt+0x2aad0>
   2feac:	b	300e8 <fputs@plt+0x2aad0>
   2feb0:	b	300e8 <fputs@plt+0x2aad0>
   2feb4:	b	300e8 <fputs@plt+0x2aad0>
   2feb8:	b	300e8 <fputs@plt+0x2aad0>
   2febc:	b	300e8 <fputs@plt+0x2aad0>
   2fec0:	b	300e8 <fputs@plt+0x2aad0>
   2fec4:	b	300e8 <fputs@plt+0x2aad0>
   2fec8:	b	300e8 <fputs@plt+0x2aad0>
   2fecc:	b	300e8 <fputs@plt+0x2aad0>
   2fed0:	b	300e8 <fputs@plt+0x2aad0>
   2fed4:	b	300e8 <fputs@plt+0x2aad0>
   2fed8:	b	300e8 <fputs@plt+0x2aad0>
   2fedc:	b	300e8 <fputs@plt+0x2aad0>
   2fee0:	b	300e8 <fputs@plt+0x2aad0>
   2fee4:	b	300e8 <fputs@plt+0x2aad0>
   2fee8:	b	300e8 <fputs@plt+0x2aad0>
   2feec:	b	300e8 <fputs@plt+0x2aad0>
   2fef0:	b	300e8 <fputs@plt+0x2aad0>
   2fef4:	b	300e8 <fputs@plt+0x2aad0>
   2fef8:	b	300e8 <fputs@plt+0x2aad0>
   2fefc:	b	300e8 <fputs@plt+0x2aad0>
   2ff00:	b	300e8 <fputs@plt+0x2aad0>
   2ff04:	b	300e8 <fputs@plt+0x2aad0>
   2ff08:	b	30070 <fputs@plt+0x2aa58>
   2ff0c:	b	300e8 <fputs@plt+0x2aad0>
   2ff10:	b	300e8 <fputs@plt+0x2aad0>
   2ff14:	b	300e8 <fputs@plt+0x2aad0>
   2ff18:	b	300e8 <fputs@plt+0x2aad0>
   2ff1c:	b	300e8 <fputs@plt+0x2aad0>
   2ff20:	b	300e8 <fputs@plt+0x2aad0>
   2ff24:	b	300e8 <fputs@plt+0x2aad0>
   2ff28:	b	300e8 <fputs@plt+0x2aad0>
   2ff2c:	b	300e8 <fputs@plt+0x2aad0>
   2ff30:	b	300e8 <fputs@plt+0x2aad0>
   2ff34:	b	300e8 <fputs@plt+0x2aad0>
   2ff38:	b	30084 <fputs@plt+0x2aa6c>
   2ff3c:	b	300e8 <fputs@plt+0x2aad0>
   2ff40:	b	300e8 <fputs@plt+0x2aad0>
   2ff44:	b	300e8 <fputs@plt+0x2aad0>
   2ff48:	b	300e8 <fputs@plt+0x2aad0>
   2ff4c:	b	300e8 <fputs@plt+0x2aad0>
   2ff50:	b	300e8 <fputs@plt+0x2aad0>
   2ff54:	b	300e8 <fputs@plt+0x2aad0>
   2ff58:	b	300e8 <fputs@plt+0x2aad0>
   2ff5c:	b	300e8 <fputs@plt+0x2aad0>
   2ff60:	b	300e8 <fputs@plt+0x2aad0>
   2ff64:	b	300e8 <fputs@plt+0x2aad0>
   2ff68:	b	300e8 <fputs@plt+0x2aad0>
   2ff6c:	b	300e8 <fputs@plt+0x2aad0>
   2ff70:	b	300e8 <fputs@plt+0x2aad0>
   2ff74:	b	300e8 <fputs@plt+0x2aad0>
   2ff78:	b	300e8 <fputs@plt+0x2aad0>
   2ff7c:	b	300e8 <fputs@plt+0x2aad0>
   2ff80:	b	300e8 <fputs@plt+0x2aad0>
   2ff84:	b	300e8 <fputs@plt+0x2aad0>
   2ff88:	b	300e8 <fputs@plt+0x2aad0>
   2ff8c:	b	30098 <fputs@plt+0x2aa80>
   2ff90:	b	300e8 <fputs@plt+0x2aad0>
   2ff94:	b	300e8 <fputs@plt+0x2aad0>
   2ff98:	b	300ac <fputs@plt+0x2aa94>
   2ff9c:	b	300c0 <fputs@plt+0x2aaa8>
   2ffa0:	b	300e8 <fputs@plt+0x2aad0>
   2ffa4:	b	300e8 <fputs@plt+0x2aad0>
   2ffa8:	b	300d4 <fputs@plt+0x2aabc>
   2ffac:	b	300d4 <fputs@plt+0x2aabc>
   2ffb0:	b	300d4 <fputs@plt+0x2aabc>
   2ffb4:	b	2ffcc <fputs@plt+0x2a9b4>
   2ffb8:	b	300e8 <fputs@plt+0x2aad0>
   2ffbc:	b	300e8 <fputs@plt+0x2aad0>
   2ffc0:	b	300e8 <fputs@plt+0x2aad0>
   2ffc4:	b	300e8 <fputs@plt+0x2aad0>
   2ffc8:	b	30070 <fputs@plt+0x2aa58>
   2ffcc:	ldr	r2, [pc, #296]	; 300fc <fputs@plt+0x2aae4>
   2ffd0:	add	r2, pc, r2
   2ffd4:	ldm	r2, {r0, r1, r2}
   2ffd8:	stm	r3, {r0, r1, r2}
   2ffdc:	mov	r0, r3
   2ffe0:	bx	lr
   2ffe4:	ldr	r2, [pc, #276]	; 30100 <fputs@plt+0x2aae8>
   2ffe8:	add	r2, pc, r2
   2ffec:	ldm	r2, {r0, r1, r2}
   2fff0:	stm	r3, {r0, r1, r2}
   2fff4:	b	2ffdc <fputs@plt+0x2a9c4>
   2fff8:	ldr	r2, [pc, #260]	; 30104 <fputs@plt+0x2aaec>
   2fffc:	add	r2, pc, r2
   30000:	ldm	r2, {r0, r1, r2}
   30004:	stm	r3, {r0, r1, r2}
   30008:	b	2ffdc <fputs@plt+0x2a9c4>
   3000c:	ldr	r2, [pc, #244]	; 30108 <fputs@plt+0x2aaf0>
   30010:	add	r2, pc, r2
   30014:	ldm	r2, {r0, r1, r2}
   30018:	stm	r3, {r0, r1, r2}
   3001c:	b	2ffdc <fputs@plt+0x2a9c4>
   30020:	ldr	r2, [pc, #228]	; 3010c <fputs@plt+0x2aaf4>
   30024:	add	r2, pc, r2
   30028:	ldm	r2, {r0, r1, r2}
   3002c:	stm	r3, {r0, r1, r2}
   30030:	b	2ffdc <fputs@plt+0x2a9c4>
   30034:	ldr	r2, [pc, #212]	; 30110 <fputs@plt+0x2aaf8>
   30038:	add	r2, pc, r2
   3003c:	ldm	r2, {r0, r1, r2}
   30040:	stm	r3, {r0, r1, r2}
   30044:	b	2ffdc <fputs@plt+0x2a9c4>
   30048:	ldr	r2, [pc, #196]	; 30114 <fputs@plt+0x2aafc>
   3004c:	add	r2, pc, r2
   30050:	ldm	r2, {r0, r1, r2}
   30054:	stm	r3, {r0, r1, r2}
   30058:	b	2ffdc <fputs@plt+0x2a9c4>
   3005c:	ldr	r2, [pc, #180]	; 30118 <fputs@plt+0x2ab00>
   30060:	add	r2, pc, r2
   30064:	ldm	r2, {r0, r1, r2}
   30068:	stm	r3, {r0, r1, r2}
   3006c:	b	2ffdc <fputs@plt+0x2a9c4>
   30070:	ldr	r2, [pc, #164]	; 3011c <fputs@plt+0x2ab04>
   30074:	add	r2, pc, r2
   30078:	ldm	r2, {r0, r1, r2}
   3007c:	stm	r3, {r0, r1, r2}
   30080:	b	2ffdc <fputs@plt+0x2a9c4>
   30084:	ldr	r2, [pc, #148]	; 30120 <fputs@plt+0x2ab08>
   30088:	add	r2, pc, r2
   3008c:	ldm	r2, {r0, r1, r2}
   30090:	stm	r3, {r0, r1, r2}
   30094:	b	2ffdc <fputs@plt+0x2a9c4>
   30098:	ldr	r2, [pc, #132]	; 30124 <fputs@plt+0x2ab0c>
   3009c:	add	r2, pc, r2
   300a0:	ldm	r2, {r0, r1, r2}
   300a4:	stm	r3, {r0, r1, r2}
   300a8:	b	2ffdc <fputs@plt+0x2a9c4>
   300ac:	ldr	r2, [pc, #116]	; 30128 <fputs@plt+0x2ab10>
   300b0:	add	r2, pc, r2
   300b4:	ldm	r2, {r0, r1, r2}
   300b8:	stm	r3, {r0, r1, r2}
   300bc:	b	2ffdc <fputs@plt+0x2a9c4>
   300c0:	ldr	r2, [pc, #100]	; 3012c <fputs@plt+0x2ab14>
   300c4:	add	r2, pc, r2
   300c8:	ldm	r2, {r0, r1, r2}
   300cc:	stm	r3, {r0, r1, r2}
   300d0:	b	2ffdc <fputs@plt+0x2a9c4>
   300d4:	ldr	r2, [pc, #84]	; 30130 <fputs@plt+0x2ab18>
   300d8:	add	r2, pc, r2
   300dc:	ldm	r2, {r0, r1, r2}
   300e0:	stm	r3, {r0, r1, r2}
   300e4:	b	2ffdc <fputs@plt+0x2a9c4>
   300e8:	mov	r2, #0
   300ec:	str	r2, [r0]
   300f0:	str	r2, [r0, #4]
   300f4:	str	r2, [r0, #8]
   300f8:	b	2ffdc <fputs@plt+0x2a9c4>
   300fc:	andeq	pc, r7, r0, lsl r7	; <UNPREDICTABLE>
   30100:	andeq	pc, r7, r8, lsr #14
   30104:	muleq	r7, ip, r6
   30108:	ldrdeq	pc, [r7], -ip
   3010c:	andeq	pc, r7, r0, ror #13
   30110:	andeq	pc, r7, r4, ror #13
   30114:	andeq	pc, r7, r8, asr r6	; <UNPREDICTABLE>
   30118:	andeq	pc, r7, r8, ror #12
   3011c:	andeq	pc, r7, r0, ror #12
   30120:	andeq	pc, r7, r0, lsr #13
   30124:	muleq	r7, r8, r6
   30128:	andeq	pc, r7, r8, asr #12
   3012c:	andeq	pc, r7, ip, ror #11
   30130:	andeq	pc, r7, r4, ror #11
   30134:	push	{r4, lr}
   30138:	cmp	r0, #0
   3013c:	rsblt	r0, r0, #0
   30140:	mov	r4, r1
   30144:	bl	7e220 <fputs@plt+0x78c08>
   30148:	subs	r1, r0, #0
   3014c:	beq	30170 <fputs@plt+0x2ab58>
   30150:	ldr	r0, [pc, #40]	; 30180 <fputs@plt+0x2ab68>
   30154:	add	r0, pc, r0
   30158:	bl	66c68 <fputs@plt+0x61650>
   3015c:	cmp	r0, #0
   30160:	beq	30178 <fputs@plt+0x2ab60>
   30164:	str	r0, [r4]
   30168:	mov	r0, #1
   3016c:	pop	{r4, pc}
   30170:	mov	r0, r1
   30174:	pop	{r4, pc}
   30178:	mvn	r0, #11
   3017c:	pop	{r4, pc}
   30180:	andeq	r9, r5, ip, asr #2
   30184:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30188:	subs	sl, r0, #0
   3018c:	mov	r9, r1
   30190:	movne	r4, #64	; 0x40
   30194:	movne	r8, #0
   30198:	beq	30294 <fputs@plt+0x2ac7c>
   3019c:	mov	r0, r4
   301a0:	bl	5210 <malloc@plt>
   301a4:	subs	r5, r0, #0
   301a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   301ac:	bl	55b8 <__errno_location@plt>
   301b0:	mov	r1, r5
   301b4:	mov	r2, r4
   301b8:	mov	r6, r0
   301bc:	str	r8, [r0]
   301c0:	mov	r0, r9
   301c4:	bl	4da8 <strerror_r@plt>
   301c8:	ldr	r6, [r6]
   301cc:	cmp	r6, #34	; 0x22
   301d0:	mov	r7, r0
   301d4:	beq	30230 <fputs@plt+0x2ac18>
   301d8:	bl	4fc4 <strlen@plt>
   301dc:	sub	r3, r4, #1
   301e0:	cmp	r0, r3
   301e4:	bcs	30230 <fputs@plt+0x2ac18>
   301e8:	cmp	r6, #0
   301ec:	bne	30288 <fputs@plt+0x2ac70>
   301f0:	cmp	r7, r5
   301f4:	beq	30240 <fputs@plt+0x2ac28>
   301f8:	mov	r0, r5
   301fc:	bl	4e5c <free@plt>
   30200:	ldr	r3, [sl, #8]
   30204:	cmp	r3, #0
   30208:	strle	r7, [sl, #4]
   3020c:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   30210:	mov	r0, r7
   30214:	bl	54ec <__strdup@plt>
   30218:	subs	r4, r0, #0
   3021c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   30220:	ldr	r0, [sl, #4]
   30224:	bl	4e5c <free@plt>
   30228:	str	r4, [sl, #4]
   3022c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30230:	mov	r0, r5
   30234:	lsl	r4, r4, #1
   30238:	bl	4e5c <free@plt>
   3023c:	b	3019c <fputs@plt+0x2ab84>
   30240:	ldr	r3, [sl, #8]
   30244:	cmp	r3, #0
   30248:	ble	3025c <fputs@plt+0x2ac44>
   3024c:	ldr	r0, [sl, #4]
   30250:	bl	4e5c <free@plt>
   30254:	str	r7, [sl, #4]
   30258:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3025c:	ldr	r0, [sl]
   30260:	bl	54ec <__strdup@plt>
   30264:	cmp	r0, #0
   30268:	strne	r0, [sl]
   3026c:	strne	r7, [sl, #4]
   30270:	movne	r3, #1
   30274:	strne	r3, [sl, #8]
   30278:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   3027c:	mov	r0, r7
   30280:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   30284:	b	4e5c <free@plt>
   30288:	mov	r0, r5
   3028c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   30290:	b	4e5c <free@plt>
   30294:	ldr	r0, [pc, #24]	; 302b4 <fputs@plt+0x2ac9c>
   30298:	movw	r2, #371	; 0x173
   3029c:	ldr	r1, [pc, #20]	; 302b8 <fputs@plt+0x2aca0>
   302a0:	ldr	r3, [pc, #20]	; 302bc <fputs@plt+0x2aca4>
   302a4:	add	r0, pc, r0
   302a8:	add	r1, pc, r1
   302ac:	add	r3, pc, r3
   302b0:	bl	76bb0 <fputs@plt+0x71598>
   302b4:	andeq	r8, r5, r8, ror sp
   302b8:	andeq	r9, r5, r8
   302bc:	ldrdeq	r9, [r5], -r4
   302c0:	push	{r4, r5, r6, r7, r8, lr}
   302c4:	subs	r6, r0, #0
   302c8:	ldr	r7, [pc, #248]	; 303c8 <fputs@plt+0x2adb0>
   302cc:	moveq	r5, #22
   302d0:	add	r7, pc, r7
   302d4:	beq	30308 <fputs@plt+0x2acf0>
   302d8:	ldr	r1, [pc, #236]	; 303cc <fputs@plt+0x2adb4>
   302dc:	mov	r2, #13
   302e0:	add	r1, pc, r1
   302e4:	bl	5468 <strncmp@plt>
   302e8:	cmp	r0, #0
   302ec:	bne	30310 <fputs@plt+0x2acf8>
   302f0:	adds	r0, r6, #13
   302f4:	beq	30310 <fputs@plt+0x2acf8>
   302f8:	bl	7e24c <fputs@plt+0x78c34>
   302fc:	cmp	r0, #0
   30300:	movgt	r5, r0
   30304:	movle	r5, #5
   30308:	mov	r0, r5
   3030c:	pop	{r4, r5, r6, r7, r8, pc}
   30310:	ldr	r3, [pc, #184]	; 303d0 <fputs@plt+0x2adb8>
   30314:	add	r3, pc, r3
   30318:	ldr	r3, [r3]
   3031c:	cmp	r3, #0
   30320:	beq	30374 <fputs@plt+0x2ad5c>
   30324:	ldr	r4, [r3]
   30328:	cmp	r4, #0
   3032c:	movne	r8, r3
   30330:	beq	30374 <fputs@plt+0x2ad5c>
   30334:	ldr	r5, [r4, #4]
   30338:	cmn	r5, #120	; 0x78
   3033c:	beq	30368 <fputs@plt+0x2ad50>
   30340:	add	r4, r4, #8
   30344:	ldr	r0, [r4, #-8]
   30348:	mov	r1, r6
   3034c:	bl	557c <strcmp@plt>
   30350:	add	r4, r4, #8
   30354:	cmp	r0, #0
   30358:	beq	30308 <fputs@plt+0x2acf0>
   3035c:	ldr	r5, [r4, #-4]
   30360:	cmn	r5, #120	; 0x78
   30364:	bne	30344 <fputs@plt+0x2ad2c>
   30368:	ldr	r4, [r8, #4]!
   3036c:	cmp	r4, #0
   30370:	bne	30334 <fputs@plt+0x2ad1c>
   30374:	ldr	r2, [pc, #88]	; 303d4 <fputs@plt+0x2adbc>
   30378:	ldr	r3, [pc, #88]	; 303d8 <fputs@plt+0x2adc0>
   3037c:	ldr	r4, [r7, r2]
   30380:	ldr	r7, [r7, r3]
   30384:	cmp	r4, r7
   30388:	bcs	303c0 <fputs@plt+0x2ada8>
   3038c:	ldr	r5, [r4, #4]
   30390:	mov	r1, r6
   30394:	cmn	r5, #120	; 0x78
   30398:	addeq	r4, r4, #15
   3039c:	biceq	r4, r4, #7
   303a0:	beq	303b8 <fputs@plt+0x2ada0>
   303a4:	ldr	r0, [r4]
   303a8:	add	r4, r4, #8
   303ac:	bl	557c <strcmp@plt>
   303b0:	cmp	r0, #0
   303b4:	beq	30308 <fputs@plt+0x2acf0>
   303b8:	cmp	r4, r7
   303bc:	bcc	3038c <fputs@plt+0x2ad74>
   303c0:	mov	r5, #5
   303c4:	b	30308 <fputs@plt+0x2acf0>
   303c8:	andeq	r0, r8, r8, lsr #17
   303cc:	andeq	r8, r5, r0, asr #31
   303d0:	andeq	r1, r8, r4, lsr #3
   303d4:	andeq	r0, r0, r4, ror r4
   303d8:	andeq	r0, r0, r4, lsr r4
   303dc:	cmp	r0, #0
   303e0:	bxeq	lr
   303e4:	ldr	r3, [r0]
   303e8:	cmp	r3, #0
   303ec:	beq	303f8 <fputs@plt+0x2ade0>
   303f0:	mov	r0, #1
   303f4:	bx	lr
   303f8:	ldr	r3, [r0, #4]
   303fc:	cmp	r3, #0
   30400:	bne	303f0 <fputs@plt+0x2add8>
   30404:	ldr	r0, [r0, #8]
   30408:	adds	r0, r0, #0
   3040c:	movne	r0, #1
   30410:	bx	lr
   30414:	push	{r4, lr}
   30418:	subs	r4, r0, #0
   3041c:	popeq	{r4, pc}
   30420:	ldr	r3, [r4, #8]
   30424:	cmp	r3, #0
   30428:	ble	3043c <fputs@plt+0x2ae24>
   3042c:	ldr	r0, [r4]
   30430:	bl	4e5c <free@plt>
   30434:	ldr	r0, [r4, #4]
   30438:	bl	4e5c <free@plt>
   3043c:	mov	r3, #0
   30440:	str	r3, [r4, #4]
   30444:	str	r3, [r4]
   30448:	str	r3, [r4, #8]
   3044c:	pop	{r4, pc}
   30450:	push	{r4, r5, r6, lr}
   30454:	subs	r5, r1, #0
   30458:	mov	r4, r0
   3045c:	mov	r6, r2
   30460:	beq	3049c <fputs@plt+0x2ae84>
   30464:	cmp	r0, #0
   30468:	beq	304ec <fputs@plt+0x2aed4>
   3046c:	ldr	r3, [r0]
   30470:	cmp	r3, #0
   30474:	beq	304a4 <fputs@plt+0x2ae8c>
   30478:	ldr	r0, [pc, #152]	; 30518 <fputs@plt+0x2af00>
   3047c:	mov	r2, #236	; 0xec
   30480:	ldr	r1, [pc, #148]	; 3051c <fputs@plt+0x2af04>
   30484:	mvn	r5, #21
   30488:	ldr	r3, [pc, #144]	; 30520 <fputs@plt+0x2af08>
   3048c:	add	r0, pc, r0
   30490:	add	r1, pc, r1
   30494:	add	r3, pc, r3
   30498:	bl	76ea0 <fputs@plt+0x71888>
   3049c:	mov	r0, r5
   304a0:	pop	{r4, r5, r6, pc}
   304a4:	ldr	r3, [r0, #4]
   304a8:	cmp	r3, #0
   304ac:	bne	30478 <fputs@plt+0x2ae60>
   304b0:	ldr	r3, [r0, #8]
   304b4:	cmp	r3, #0
   304b8:	bne	30478 <fputs@plt+0x2ae60>
   304bc:	mov	r0, r5
   304c0:	bl	54ec <__strdup@plt>
   304c4:	cmp	r0, #0
   304c8:	str	r0, [r4]
   304cc:	beq	30500 <fputs@plt+0x2aee8>
   304d0:	cmp	r6, #0
   304d4:	beq	304e4 <fputs@plt+0x2aecc>
   304d8:	mov	r0, r6
   304dc:	bl	54ec <__strdup@plt>
   304e0:	str	r0, [r4, #4]
   304e4:	mov	r3, #1
   304e8:	str	r3, [r4, #8]
   304ec:	mov	r0, r5
   304f0:	bl	302c0 <fputs@plt+0x2aca8>
   304f4:	rsb	r5, r0, #0
   304f8:	mov	r0, r5
   304fc:	pop	{r4, r5, r6, pc}
   30500:	ldr	r3, [pc, #28]	; 30524 <fputs@plt+0x2af0c>
   30504:	mvn	r5, #11
   30508:	add	r3, pc, r3
   3050c:	ldm	r3, {r0, r1, r2}
   30510:	stm	r4, {r0, r1, r2}
   30514:	b	3049c <fputs@plt+0x2ae84>
   30518:	andeq	r8, r5, r8, asr #28
   3051c:	andeq	r8, r5, r0, lsr #28
   30520:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   30524:			; <UNDEFINED> instruction: 0x00080bbc
   30528:	push	{r3, r4, r5, r6, r7, lr}
   3052c:	subs	r5, r1, #0
   30530:	mov	r4, r0
   30534:	mov	r6, r2
   30538:	mov	r7, r3
   3053c:	beq	30578 <fputs@plt+0x2af60>
   30540:	cmp	r0, #0
   30544:	beq	305d0 <fputs@plt+0x2afb8>
   30548:	ldr	r3, [r0]
   3054c:	cmp	r3, #0
   30550:	beq	30580 <fputs@plt+0x2af68>
   30554:	ldr	r0, [pc, #160]	; 305fc <fputs@plt+0x2afe4>
   30558:	mov	r2, #260	; 0x104
   3055c:	ldr	r1, [pc, #156]	; 30600 <fputs@plt+0x2afe8>
   30560:	mvn	r5, #21
   30564:	ldr	r3, [pc, #152]	; 30604 <fputs@plt+0x2afec>
   30568:	add	r0, pc, r0
   3056c:	add	r1, pc, r1
   30570:	add	r3, pc, r3
   30574:	bl	76ea0 <fputs@plt+0x71888>
   30578:	mov	r0, r5
   3057c:	pop	{r3, r4, r5, r6, r7, pc}
   30580:	ldr	r3, [r0, #4]
   30584:	cmp	r3, #0
   30588:	bne	30554 <fputs@plt+0x2af3c>
   3058c:	ldr	r3, [r0, #8]
   30590:	cmp	r3, #0
   30594:	bne	30554 <fputs@plt+0x2af3c>
   30598:	mov	r0, r5
   3059c:	bl	54ec <__strdup@plt>
   305a0:	cmp	r0, #0
   305a4:	str	r0, [r4]
   305a8:	beq	305e4 <fputs@plt+0x2afcc>
   305ac:	cmp	r6, #0
   305b0:	beq	305c8 <fputs@plt+0x2afb0>
   305b4:	mov	r2, r6
   305b8:	mov	r3, r7
   305bc:	add	r0, r4, #4
   305c0:	mov	r1, #1
   305c4:	bl	55ac <__vasprintf_chk@plt>
   305c8:	mov	r3, #1
   305cc:	str	r3, [r4, #8]
   305d0:	mov	r0, r5
   305d4:	bl	302c0 <fputs@plt+0x2aca8>
   305d8:	rsb	r5, r0, #0
   305dc:	mov	r0, r5
   305e0:	pop	{r3, r4, r5, r6, r7, pc}
   305e4:	ldr	r3, [pc, #28]	; 30608 <fputs@plt+0x2aff0>
   305e8:	mvn	r5, #11
   305ec:	add	r3, pc, r3
   305f0:	ldm	r3, {r0, r1, r2}
   305f4:	stm	r4, {r0, r1, r2}
   305f8:	b	30578 <fputs@plt+0x2af60>
   305fc:	andeq	r8, r5, ip, ror #26
   30600:	andeq	r8, r5, r4, asr #26
   30604:	andeq	r9, r5, r0, lsl #6
   30608:	ldrdeq	r0, [r8], -r8
   3060c:	push	{r2, r3}
   30610:	ldr	r3, [pc, #92]	; 30674 <fputs@plt+0x2b05c>
   30614:	ldr	ip, [pc, #92]	; 30678 <fputs@plt+0x2b060>
   30618:	add	r3, pc, r3
   3061c:	push	{r4, lr}
   30620:	sub	sp, sp, #8
   30624:	ldr	r4, [r3, ip]
   30628:	ldr	r2, [sp, #16]
   3062c:	ldr	r3, [r4]
   30630:	cmp	r2, #0
   30634:	str	r3, [sp, #4]
   30638:	beq	30668 <fputs@plt+0x2b050>
   3063c:	add	r3, sp, #20
   30640:	str	r3, [sp]
   30644:	bl	30528 <fputs@plt+0x2af10>
   30648:	ldr	r2, [sp, #4]
   3064c:	ldr	r3, [r4]
   30650:	cmp	r2, r3
   30654:	bne	30670 <fputs@plt+0x2b058>
   30658:	add	sp, sp, #8
   3065c:	pop	{r4, lr}
   30660:	add	sp, sp, #8
   30664:	bx	lr
   30668:	bl	30450 <fputs@plt+0x2ae38>
   3066c:	b	30648 <fputs@plt+0x2b030>
   30670:	bl	524c <__stack_chk_fail@plt>
   30674:	andeq	r0, r8, r0, ror #10
   30678:	andeq	r0, r0, r0, asr #8
   3067c:	cmp	r0, #0
   30680:	bxeq	lr
   30684:	ldr	r0, [r0]
   30688:	adds	r0, r0, #0
   3068c:	movne	r0, #1
   30690:	bx	lr
   30694:	push	{r3, r4, r5, lr}
   30698:	mov	r5, r0
   3069c:	mov	r0, r1
   306a0:	mov	r4, r1
   306a4:	bl	3067c <fputs@plt+0x2b064>
   306a8:	subs	r3, r0, #0
   306ac:	beq	306f4 <fputs@plt+0x2b0dc>
   306b0:	cmp	r5, #0
   306b4:	beq	3072c <fputs@plt+0x2b114>
   306b8:	ldr	r3, [r5]
   306bc:	cmp	r3, #0
   306c0:	bne	306d0 <fputs@plt+0x2b0b8>
   306c4:	ldr	r3, [r5, #4]
   306c8:	cmp	r3, #0
   306cc:	beq	30740 <fputs@plt+0x2b128>
   306d0:	ldr	r0, [pc, #176]	; 30788 <fputs@plt+0x2b170>
   306d4:	movw	r2, #302	; 0x12e
   306d8:	ldr	r1, [pc, #172]	; 3078c <fputs@plt+0x2b174>
   306dc:	ldr	r3, [pc, #172]	; 30790 <fputs@plt+0x2b178>
   306e0:	add	r0, pc, r0
   306e4:	add	r1, pc, r1
   306e8:	add	r3, pc, r3
   306ec:	bl	76ea0 <fputs@plt+0x71888>
   306f0:	mvn	r3, #21
   306f4:	mov	r0, r3
   306f8:	pop	{r3, r4, r5, pc}
   306fc:	ldr	r0, [r4]
   30700:	bl	54ec <__strdup@plt>
   30704:	cmp	r0, #0
   30708:	str	r0, [r5]
   3070c:	beq	30770 <fputs@plt+0x2b158>
   30710:	ldr	r0, [r4, #4]
   30714:	cmp	r0, #0
   30718:	beq	30724 <fputs@plt+0x2b10c>
   3071c:	bl	54ec <__strdup@plt>
   30720:	str	r0, [r5, #4]
   30724:	mov	r3, #1
   30728:	str	r3, [r5, #8]
   3072c:	ldr	r0, [r4]
   30730:	bl	302c0 <fputs@plt+0x2aca8>
   30734:	rsb	r3, r0, #0
   30738:	mov	r0, r3
   3073c:	pop	{r3, r4, r5, pc}
   30740:	ldr	r3, [r5, #8]
   30744:	cmp	r3, #0
   30748:	bne	306d0 <fputs@plt+0x2b0b8>
   3074c:	ldr	r3, [r4, #8]
   30750:	cmp	r3, #0
   30754:	bne	306fc <fputs@plt+0x2b0e4>
   30758:	ldm	r4, {r0, r1, r2}
   3075c:	stm	r5, {r0, r1, r2}
   30760:	ldr	r0, [r4]
   30764:	bl	302c0 <fputs@plt+0x2aca8>
   30768:	rsb	r3, r0, #0
   3076c:	b	30738 <fputs@plt+0x2b120>
   30770:	ldr	r2, [pc, #28]	; 30794 <fputs@plt+0x2b17c>
   30774:	mvn	r3, #11
   30778:	add	r2, pc, r2
   3077c:	ldm	r2, {r0, r1, r2}
   30780:	stm	r5, {r0, r1, r2}
   30784:	b	306f4 <fputs@plt+0x2b0dc>
   30788:	andeq	r8, r5, ip, lsl #24
   3078c:	andeq	r8, r5, ip, asr #23
   30790:	muleq	r5, r0, fp
   30794:	andeq	r0, r8, ip, asr #18
   30798:	cmp	r0, #0
   3079c:	push	{r3, lr}
   307a0:	popeq	{r3, pc}
   307a4:	ldr	r0, [r0]
   307a8:	bl	65b84 <fputs@plt+0x6056c>
   307ac:	pop	{r3, pc}
   307b0:	cmp	r0, #0
   307b4:	beq	307c8 <fputs@plt+0x2b1b0>
   307b8:	ldr	r0, [r0]
   307bc:	cmp	r0, #0
   307c0:	beq	307c8 <fputs@plt+0x2b1b0>
   307c4:	b	302c0 <fputs@plt+0x2aca8>
   307c8:	mov	r0, #0
   307cc:	bx	lr
   307d0:	push	{r4, r5, r6, lr}
   307d4:	eor	r5, r1, r1, asr #31
   307d8:	sub	r5, r5, r1, asr #31
   307dc:	subs	r4, r0, #0
   307e0:	sub	sp, sp, #16
   307e4:	beq	30890 <fputs@plt+0x2b278>
   307e8:	cmp	r5, #0
   307ec:	beq	3082c <fputs@plt+0x2b214>
   307f0:	ldr	r3, [r4]
   307f4:	cmp	r3, #0
   307f8:	bne	30808 <fputs@plt+0x2b1f0>
   307fc:	ldr	r3, [r4, #4]
   30800:	cmp	r3, #0
   30804:	beq	30838 <fputs@plt+0x2b220>
   30808:	ldr	r0, [pc, #196]	; 308d4 <fputs@plt+0x2b2bc>
   3080c:	movw	r2, #446	; 0x1be
   30810:	ldr	r1, [pc, #192]	; 308d8 <fputs@plt+0x2b2c0>
   30814:	mvn	r5, #21
   30818:	ldr	r3, [pc, #188]	; 308dc <fputs@plt+0x2b2c4>
   3081c:	add	r0, pc, r0
   30820:	add	r1, pc, r1
   30824:	add	r3, pc, r3
   30828:	bl	76ea0 <fputs@plt+0x71888>
   3082c:	mov	r0, r5
   30830:	add	sp, sp, #16
   30834:	pop	{r4, r5, r6, pc}
   30838:	ldr	r3, [r4, #8]
   3083c:	cmp	r3, #0
   30840:	bne	30808 <fputs@plt+0x2b1f0>
   30844:	mov	r1, r5
   30848:	mov	r0, sp
   3084c:	bl	2fdf8 <fputs@plt+0x2a7e0>
   30850:	ldm	sp, {r0, r1, r2}
   30854:	stm	r4, {r0, r1, r2}
   30858:	mov	r0, r4
   3085c:	bl	3067c <fputs@plt+0x2b064>
   30860:	cmp	r0, #0
   30864:	bne	30884 <fputs@plt+0x2b26c>
   30868:	mov	r0, r5
   3086c:	mov	r1, r4
   30870:	bl	30134 <fputs@plt+0x2ab1c>
   30874:	cmp	r0, #0
   30878:	ble	308a0 <fputs@plt+0x2b288>
   3087c:	mov	r3, #1
   30880:	str	r3, [r4, #8]
   30884:	mov	r0, r4
   30888:	mov	r1, r5
   3088c:	bl	30184 <fputs@plt+0x2ab6c>
   30890:	rsb	r5, r5, #0
   30894:	mov	r0, r5
   30898:	add	sp, sp, #16
   3089c:	pop	{r4, r5, r6, pc}
   308a0:	bne	308bc <fputs@plt+0x2b2a4>
   308a4:	ldr	r3, [pc, #52]	; 308e0 <fputs@plt+0x2b2c8>
   308a8:	add	r3, pc, r3
   308ac:	add	r3, r3, #12
   308b0:	ldm	r3, {r0, r1, r2}
   308b4:	stm	r4, {r0, r1, r2}
   308b8:	b	30884 <fputs@plt+0x2b26c>
   308bc:	ldr	r3, [pc, #32]	; 308e4 <fputs@plt+0x2b2cc>
   308c0:	rsb	r5, r5, #0
   308c4:	add	r3, pc, r3
   308c8:	ldm	r3, {r0, r1, r2}
   308cc:	stm	r4, {r0, r1, r2}
   308d0:	b	3082c <fputs@plt+0x2b214>
   308d4:			; <UNDEFINED> instruction: 0x00058ab8
   308d8:	muleq	r5, r0, sl
   308dc:	andeq	r9, r5, r0, ror r0
   308e0:	andeq	r0, r8, ip, lsl r8
   308e4:	andeq	r0, r8, r0, lsl #16
   308e8:	push	{r3, r4, r5, lr}
   308ec:	subs	r4, r0, #0
   308f0:	mov	r5, r1
   308f4:	beq	30918 <fputs@plt+0x2b300>
   308f8:	ldr	r1, [pc, #52]	; 30934 <fputs@plt+0x2b31c>
   308fc:	add	r1, pc, r1
   30900:	bl	30798 <fputs@plt+0x2b180>
   30904:	cmp	r0, #0
   30908:	bne	30928 <fputs@plt+0x2b310>
   3090c:	ldr	r0, [r4, #4]
   30910:	cmp	r0, #0
   30914:	popne	{r3, r4, r5, pc}
   30918:	eor	r0, r5, r5, asr #31
   3091c:	sub	r0, r0, r5, asr #31
   30920:	pop	{r3, r4, r5, lr}
   30924:	b	4ab4 <strerror@plt>
   30928:	ldr	r0, [pc, #8]	; 30938 <fputs@plt+0x2b320>
   3092c:	add	r0, pc, r0
   30930:	pop	{r3, r4, r5, pc}
   30934:	andeq	r1, r5, r4, lsl #14
   30938:	ldrdeq	r8, [r5], -ip
   3093c:	push	{r4, r5, r6}
   30940:	ldrb	r6, [r1]
   30944:	ldrb	r5, [r2]
   30948:	cmp	r6, r5
   3094c:	bne	309a8 <fputs@plt+0x2b390>
   30950:	cmp	r6, #0
   30954:	beq	309c8 <fputs@plt+0x2b3b0>
   30958:	add	r4, r1, #1
   3095c:	add	ip, r2, #1
   30960:	b	30970 <fputs@plt+0x2b358>
   30964:	cmp	r3, #0
   30968:	mov	r6, r3
   3096c:	beq	309c8 <fputs@plt+0x2b3b0>
   30970:	mov	r1, r4
   30974:	mov	r2, ip
   30978:	ldrb	r3, [r4], #1
   3097c:	ldrb	r5, [ip], #1
   30980:	cmp	r3, r5
   30984:	beq	30964 <fputs@plt+0x2b34c>
   30988:	cmp	r0, r6
   3098c:	bne	309ac <fputs@plt+0x2b394>
   30990:	cmp	r3, #0
   30994:	beq	309c8 <fputs@plt+0x2b3b0>
   30998:	rsbs	r0, r5, #1
   3099c:	pop	{r4, r5, r6}
   309a0:	movcc	r0, #0
   309a4:	bx	lr
   309a8:	mov	r3, r6
   309ac:	cmp	r3, #0
   309b0:	bne	309d4 <fputs@plt+0x2b3bc>
   309b4:	cmp	r5, r0
   309b8:	bne	309d4 <fputs@plt+0x2b3bc>
   309bc:	ldrb	r2, [r2, #1]
   309c0:	cmp	r2, #0
   309c4:	bne	309d4 <fputs@plt+0x2b3bc>
   309c8:	mov	r0, #1
   309cc:	pop	{r4, r5, r6}
   309d0:	bx	lr
   309d4:	cmp	r5, #0
   309d8:	movne	r0, #0
   309dc:	bne	309cc <fputs@plt+0x2b3b4>
   309e0:	cmp	r3, r0
   309e4:	movne	r0, r5
   309e8:	bne	309cc <fputs@plt+0x2b3b4>
   309ec:	ldrb	r0, [r1, #1]
   309f0:	rsbs	r0, r0, #1
   309f4:	movcc	r0, #0
   309f8:	b	309cc <fputs@plt+0x2b3b4>
   309fc:	cmp	r0, #0
   30a00:	push	{r4}		; (str r4, [sp, #-4]!)
   30a04:	beq	30a18 <fputs@plt+0x2b400>
   30a08:	ldrb	r3, [r0]
   30a0c:	cmp	r3, #47	; 0x2f
   30a10:	beq	30a20 <fputs@plt+0x2b408>
   30a14:	mov	r0, #0
   30a18:	pop	{r4}		; (ldr r4, [sp], #4)
   30a1c:	bx	lr
   30a20:	ldrb	r3, [r0, #1]
   30a24:	cmp	r3, #0
   30a28:	moveq	r0, #1
   30a2c:	beq	30a18 <fputs@plt+0x2b400>
   30a30:	add	r2, r0, #2
   30a34:	mov	ip, #1
   30a38:	b	30a6c <fputs@plt+0x2b454>
   30a3c:	cmp	r1, #25
   30a40:	sub	r4, r3, #48	; 0x30
   30a44:	mov	ip, #0
   30a48:	bls	30a5c <fputs@plt+0x2b444>
   30a4c:	cmp	r4, #9
   30a50:	bls	30a5c <fputs@plt+0x2b444>
   30a54:	cmp	r3, #95	; 0x5f
   30a58:	bne	30a14 <fputs@plt+0x2b3fc>
   30a5c:	mov	r1, r2
   30a60:	ldrb	r3, [r2], #1
   30a64:	cmp	r3, #0
   30a68:	beq	30a8c <fputs@plt+0x2b474>
   30a6c:	cmp	r3, #47	; 0x2f
   30a70:	bic	r1, r3, #32
   30a74:	sub	r1, r1, #65	; 0x41
   30a78:	bne	30a3c <fputs@plt+0x2b424>
   30a7c:	cmp	ip, #0
   30a80:	mov	ip, #1
   30a84:	beq	30a5c <fputs@plt+0x2b444>
   30a88:	b	30a14 <fputs@plt+0x2b3fc>
   30a8c:	cmp	ip, #0
   30a90:	movne	r0, r3
   30a94:	bne	30a18 <fputs@plt+0x2b400>
   30a98:	rsb	r0, r0, r1
   30a9c:	cmp	r0, #65536	; 0x10000
   30aa0:	movgt	r0, #0
   30aa4:	movle	r0, #1
   30aa8:	b	30a18 <fputs@plt+0x2b400>
   30aac:	push	{r4, r5, r6, lr}
   30ab0:	mov	r4, r1
   30ab4:	mov	r5, r0
   30ab8:	bl	309fc <fputs@plt+0x2b3e4>
   30abc:	cmp	r0, #0
   30ac0:	popeq	{r4, r5, r6, pc}
   30ac4:	mov	r0, r4
   30ac8:	bl	309fc <fputs@plt+0x2b3e4>
   30acc:	cmp	r0, #0
   30ad0:	popeq	{r4, r5, r6, pc}
   30ad4:	ldrb	r3, [r4]
   30ad8:	cmp	r3, #47	; 0x2f
   30adc:	beq	30b28 <fputs@plt+0x2b510>
   30ae0:	mov	r0, r4
   30ae4:	bl	4fc4 <strlen@plt>
   30ae8:	mov	r1, r4
   30aec:	mov	r6, r0
   30af0:	mov	r0, r5
   30af4:	mov	r2, r6
   30af8:	bl	5468 <strncmp@plt>
   30afc:	subs	r2, r0, #0
   30b00:	bne	30b44 <fputs@plt+0x2b52c>
   30b04:	adds	r0, r5, r6
   30b08:	popeq	{r4, r5, r6, pc}
   30b0c:	ldrb	r3, [r5, r6]
   30b10:	cmp	r3, #0
   30b14:	popeq	{r4, r5, r6, pc}
   30b18:	cmp	r3, #47	; 0x2f
   30b1c:	bne	30b3c <fputs@plt+0x2b524>
   30b20:	add	r0, r0, #1
   30b24:	pop	{r4, r5, r6, pc}
   30b28:	ldrb	r3, [r4, #1]
   30b2c:	cmp	r3, #0
   30b30:	bne	30ae0 <fputs@plt+0x2b4c8>
   30b34:	add	r0, r5, #1
   30b38:	pop	{r4, r5, r6, pc}
   30b3c:	mov	r0, r2
   30b40:	pop	{r4, r5, r6, pc}
   30b44:	mov	r0, #0
   30b48:	pop	{r4, r5, r6, pc}
   30b4c:	cmp	r0, #0
   30b50:	push	{r4}		; (str r4, [sp, #-4]!)
   30b54:	beq	30be4 <fputs@plt+0x2b5cc>
   30b58:	ldrb	r3, [r0]
   30b5c:	cmp	r3, #0
   30b60:	beq	30be0 <fputs@plt+0x2b5c8>
   30b64:	add	r2, r0, #1
   30b68:	mov	r4, #0
   30b6c:	mov	r1, #1
   30b70:	cmp	r3, #46	; 0x2e
   30b74:	beq	30bb4 <fputs@plt+0x2b59c>
   30b78:	bic	ip, r3, #32
   30b7c:	sub	ip, ip, #65	; 0x41
   30b80:	cmp	ip, #25
   30b84:	bls	30bec <fputs@plt+0x2b5d4>
   30b88:	cmp	r1, #0
   30b8c:	bne	30ba0 <fputs@plt+0x2b588>
   30b90:	cmp	r3, #47	; 0x2f
   30b94:	bls	30c04 <fputs@plt+0x2b5ec>
   30b98:	cmp	r3, #57	; 0x39
   30b9c:	bls	30bc4 <fputs@plt+0x2b5ac>
   30ba0:	cmp	r3, #95	; 0x5f
   30ba4:	beq	30bec <fputs@plt+0x2b5d4>
   30ba8:	mov	r0, #0
   30bac:	pop	{r4}		; (ldr r4, [sp], #4)
   30bb0:	bx	lr
   30bb4:	cmp	r1, #0
   30bb8:	bne	30ba8 <fputs@plt+0x2b590>
   30bbc:	mov	r4, #1
   30bc0:	mov	r1, r4
   30bc4:	mov	ip, r2
   30bc8:	ldrb	r3, [r2], #1
   30bcc:	cmp	r3, #0
   30bd0:	bne	30b70 <fputs@plt+0x2b558>
   30bd4:	rsb	r0, r0, ip
   30bd8:	cmp	r0, #255	; 0xff
   30bdc:	ble	30c0c <fputs@plt+0x2b5f4>
   30be0:	mov	r0, r3
   30be4:	pop	{r4}		; (ldr r4, [sp], #4)
   30be8:	bx	lr
   30bec:	mov	ip, r2
   30bf0:	ldrb	r3, [r2], #1
   30bf4:	mov	r1, #0
   30bf8:	cmp	r3, #0
   30bfc:	bne	30b70 <fputs@plt+0x2b558>
   30c00:	b	30bd4 <fputs@plt+0x2b5bc>
   30c04:	mov	r0, r1
   30c08:	b	30be4 <fputs@plt+0x2b5cc>
   30c0c:	cmp	r1, #0
   30c10:	moveq	r0, r4
   30c14:	movne	r0, #0
   30c18:	b	30be4 <fputs@plt+0x2b5cc>
   30c1c:	cmp	r0, #0
   30c20:	push	{r4, r5}
   30c24:	beq	30ccc <fputs@plt+0x2b6b4>
   30c28:	ldrb	r3, [r0]
   30c2c:	cmp	r3, #0
   30c30:	beq	30cc8 <fputs@plt+0x2b6b0>
   30c34:	subs	r2, r3, #58	; 0x3a
   30c38:	rsbs	r5, r2, #0
   30c3c:	adcs	r5, r5, r2
   30c40:	cmp	r5, #0
   30c44:	bne	30ce8 <fputs@plt+0x2b6d0>
   30c48:	mov	r2, r0
   30c4c:	add	r2, r2, #1
   30c50:	mov	r4, #0
   30c54:	mov	r1, #1
   30c58:	cmp	r3, #46	; 0x2e
   30c5c:	beq	30cd4 <fputs@plt+0x2b6bc>
   30c60:	bic	ip, r3, #32
   30c64:	sub	ip, ip, #65	; 0x41
   30c68:	cmp	ip, #25
   30c6c:	bls	30ca8 <fputs@plt+0x2b690>
   30c70:	eor	r1, r1, #1
   30c74:	orrs	r1, r1, r5
   30c78:	beq	30c8c <fputs@plt+0x2b674>
   30c7c:	cmp	r3, #47	; 0x2f
   30c80:	bls	30c94 <fputs@plt+0x2b67c>
   30c84:	cmp	r3, #57	; 0x39
   30c88:	bls	30ca8 <fputs@plt+0x2b690>
   30c8c:	cmp	r3, #95	; 0x5f
   30c90:	beq	30ca8 <fputs@plt+0x2b690>
   30c94:	cmp	r3, #45	; 0x2d
   30c98:	beq	30ca8 <fputs@plt+0x2b690>
   30c9c:	mov	r0, #0
   30ca0:	pop	{r4, r5}
   30ca4:	bx	lr
   30ca8:	mov	r1, #0
   30cac:	mov	ip, r2
   30cb0:	ldrb	r3, [r2], #1
   30cb4:	cmp	r3, #0
   30cb8:	bne	30c58 <fputs@plt+0x2b640>
   30cbc:	rsb	r0, r0, ip
   30cc0:	cmp	r0, #255	; 0xff
   30cc4:	ble	30cfc <fputs@plt+0x2b6e4>
   30cc8:	mov	r0, r3
   30ccc:	pop	{r4, r5}
   30cd0:	bx	lr
   30cd4:	cmp	r1, #0
   30cd8:	bne	30c9c <fputs@plt+0x2b684>
   30cdc:	mov	r4, #1
   30ce0:	mov	r1, r4
   30ce4:	b	30cac <fputs@plt+0x2b694>
   30ce8:	ldrb	r3, [r0, #1]
   30cec:	add	r2, r0, #1
   30cf0:	cmp	r3, #0
   30cf4:	bne	30c4c <fputs@plt+0x2b634>
   30cf8:	b	30cc8 <fputs@plt+0x2b6b0>
   30cfc:	cmp	r1, #0
   30d00:	moveq	r0, r4
   30d04:	movne	r0, #0
   30d08:	pop	{r4, r5}
   30d0c:	bx	lr
   30d10:	cmp	r0, #0
   30d14:	push	{r4}		; (str r4, [sp, #-4]!)
   30d18:	beq	30d7c <fputs@plt+0x2b764>
   30d1c:	ldrb	r3, [r0]
   30d20:	cmp	r3, #0
   30d24:	beq	30d78 <fputs@plt+0x2b760>
   30d28:	add	r2, r0, #1
   30d2c:	bic	r1, r3, #32
   30d30:	mov	r4, r2
   30d34:	sub	r1, r1, #65	; 0x41
   30d38:	sub	ip, r3, #48	; 0x30
   30d3c:	cmp	r1, #25
   30d40:	bls	30d54 <fputs@plt+0x2b73c>
   30d44:	cmp	ip, #9
   30d48:	bls	30d54 <fputs@plt+0x2b73c>
   30d4c:	cmp	r3, #95	; 0x5f
   30d50:	bne	30d78 <fputs@plt+0x2b760>
   30d54:	ldrb	r3, [r2], #1
   30d58:	cmp	r3, #0
   30d5c:	bne	30d2c <fputs@plt+0x2b714>
   30d60:	rsb	r0, r0, r4
   30d64:	pop	{r4}		; (ldr r4, [sp], #4)
   30d68:	cmp	r0, #255	; 0xff
   30d6c:	movgt	r0, #0
   30d70:	movle	r0, #1
   30d74:	bx	lr
   30d78:	mov	r0, #0
   30d7c:	pop	{r4}		; (ldr r4, [sp], #4)
   30d80:	bx	lr
   30d84:	rsbs	ip, r0, #1
   30d88:	mov	r2, r1
   30d8c:	movcc	ip, #0
   30d90:	rsbs	r3, r1, #1
   30d94:	movcc	r3, #0
   30d98:	ands	r1, ip, r3
   30d9c:	bne	30db4 <fputs@plt+0x2b79c>
   30da0:	orrs	r3, ip, r3
   30da4:	bne	30db4 <fputs@plt+0x2b79c>
   30da8:	mov	r1, r0
   30dac:	mov	r0, #47	; 0x2f
   30db0:	b	3093c <fputs@plt+0x2b324>
   30db4:	mov	r0, r1
   30db8:	bx	lr
   30dbc:	rsbs	r2, r0, #1
   30dc0:	push	{r4}		; (str r4, [sp, #-4]!)
   30dc4:	movcc	r2, #0
   30dc8:	rsbs	r3, r1, #1
   30dcc:	movcc	r3, #0
   30dd0:	ands	ip, r2, r3
   30dd4:	bne	30e10 <fputs@plt+0x2b7f8>
   30dd8:	orrs	r4, r2, r3
   30ddc:	bne	30e10 <fputs@plt+0x2b7f8>
   30de0:	ldrb	r3, [r0]
   30de4:	ldrb	r2, [r1]
   30de8:	cmp	r3, r2
   30dec:	beq	30e04 <fputs@plt+0x2b7ec>
   30df0:	b	30e1c <fputs@plt+0x2b804>
   30df4:	ldrb	r3, [r0, #1]!
   30df8:	ldrb	r2, [r1, #1]!
   30dfc:	cmp	r3, r2
   30e00:	bne	30e1c <fputs@plt+0x2b804>
   30e04:	cmp	r3, #0
   30e08:	bne	30df4 <fputs@plt+0x2b7dc>
   30e0c:	mov	ip, #1
   30e10:	mov	r0, ip
   30e14:	pop	{r4}		; (ldr r4, [sp], #4)
   30e18:	bx	lr
   30e1c:	cmp	r3, #0
   30e20:	bne	30e30 <fputs@plt+0x2b818>
   30e24:	subs	r3, r2, #46	; 0x2e
   30e28:	rsbs	r4, r3, #0
   30e2c:	adcs	r4, r4, r3
   30e30:	mov	ip, r4
   30e34:	pop	{r4}		; (ldr r4, [sp], #4)
   30e38:	mov	r0, ip
   30e3c:	bx	lr
   30e40:	rsbs	r2, r0, #1
   30e44:	push	{r4}		; (str r4, [sp, #-4]!)
   30e48:	movcc	r2, #0
   30e4c:	rsbs	r3, r1, #1
   30e50:	movcc	r3, #0
   30e54:	ands	ip, r2, r3
   30e58:	bne	30e94 <fputs@plt+0x2b87c>
   30e5c:	orrs	r4, r2, r3
   30e60:	bne	30e94 <fputs@plt+0x2b87c>
   30e64:	ldrb	r3, [r0]
   30e68:	ldrb	r2, [r1]
   30e6c:	cmp	r3, r2
   30e70:	beq	30e88 <fputs@plt+0x2b870>
   30e74:	b	30ea0 <fputs@plt+0x2b888>
   30e78:	ldrb	r3, [r0, #1]!
   30e7c:	ldrb	r2, [r1, #1]!
   30e80:	cmp	r3, r2
   30e84:	bne	30ea0 <fputs@plt+0x2b888>
   30e88:	cmp	r3, #0
   30e8c:	bne	30e78 <fputs@plt+0x2b860>
   30e90:	mov	ip, #1
   30e94:	mov	r0, ip
   30e98:	pop	{r4}		; (ldr r4, [sp], #4)
   30e9c:	bx	lr
   30ea0:	cmp	r3, #0
   30ea4:	bne	30eb4 <fputs@plt+0x2b89c>
   30ea8:	subs	r3, r2, #47	; 0x2f
   30eac:	rsbs	r4, r3, #0
   30eb0:	adcs	r4, r4, r3
   30eb4:	mov	ip, r4
   30eb8:	pop	{r4}		; (ldr r4, [sp], #4)
   30ebc:	mov	r0, ip
   30ec0:	bx	lr
   30ec4:	push	{r3, r4, r5, lr}
   30ec8:	mov	r5, r1
   30ecc:	ldr	r1, [pc, #136]	; 30f5c <fputs@plt+0x2b944>
   30ed0:	mov	r4, r0
   30ed4:	add	r1, pc, r1
   30ed8:	bl	557c <strcmp@plt>
   30edc:	cmp	r0, #0
   30ee0:	beq	30f44 <fputs@plt+0x2b92c>
   30ee4:	ldr	r1, [pc, #116]	; 30f60 <fputs@plt+0x2b948>
   30ee8:	mov	r0, r4
   30eec:	add	r1, pc, r1
   30ef0:	bl	557c <strcmp@plt>
   30ef4:	cmp	r0, #0
   30ef8:	beq	30f38 <fputs@plt+0x2b920>
   30efc:	ldr	r1, [pc, #96]	; 30f64 <fputs@plt+0x2b94c>
   30f00:	mov	r0, r4
   30f04:	add	r1, pc, r1
   30f08:	bl	557c <strcmp@plt>
   30f0c:	cmp	r0, #0
   30f10:	beq	30f50 <fputs@plt+0x2b938>
   30f14:	ldr	r1, [pc, #76]	; 30f68 <fputs@plt+0x2b950>
   30f18:	mov	r0, r4
   30f1c:	add	r1, pc, r1
   30f20:	bl	557c <strcmp@plt>
   30f24:	cmp	r0, #0
   30f28:	moveq	r3, #2
   30f2c:	mvnne	r0, #21
   30f30:	strbeq	r3, [r5]
   30f34:	pop	{r3, r4, r5, pc}
   30f38:	mov	r3, #1
   30f3c:	strb	r3, [r5]
   30f40:	pop	{r3, r4, r5, pc}
   30f44:	mov	r3, #4
   30f48:	strb	r3, [r5]
   30f4c:	pop	{r3, r4, r5, pc}
   30f50:	mov	r3, #3
   30f54:	strb	r3, [r5]
   30f58:	pop	{r3, r4, r5, pc}
   30f5c:	andeq	r5, r5, r4, lsl #4
   30f60:	andeq	r8, r5, r0, lsl #31
   30f64:	andeq	r1, r5, ip, lsr #15
   30f68:	andeq	r8, r5, ip, asr pc
   30f6c:	cmp	r0, #4
   30f70:	beq	30fa0 <fputs@plt+0x2b988>
   30f74:	cmp	r0, #1
   30f78:	beq	30fac <fputs@plt+0x2b994>
   30f7c:	cmp	r0, #3
   30f80:	beq	30fb8 <fputs@plt+0x2b9a0>
   30f84:	cmp	r0, #2
   30f88:	bne	30f98 <fputs@plt+0x2b980>
   30f8c:	ldr	r0, [pc, #48]	; 30fc4 <fputs@plt+0x2b9ac>
   30f90:	add	r0, pc, r0
   30f94:	bx	lr
   30f98:	mov	r0, #0
   30f9c:	bx	lr
   30fa0:	ldr	r0, [pc, #32]	; 30fc8 <fputs@plt+0x2b9b0>
   30fa4:	add	r0, pc, r0
   30fa8:	bx	lr
   30fac:	ldr	r0, [pc, #24]	; 30fcc <fputs@plt+0x2b9b4>
   30fb0:	add	r0, pc, r0
   30fb4:	bx	lr
   30fb8:	ldr	r0, [pc, #16]	; 30fd0 <fputs@plt+0x2b9b8>
   30fbc:	add	r0, pc, r0
   30fc0:	bx	lr
   30fc4:	andeq	r8, r5, r8, ror #29
   30fc8:	andeq	r5, r5, r4, lsr r1
   30fcc:			; <UNDEFINED> instruction: 0x00058ebc
   30fd0:	strdeq	r1, [r5], -r4
   30fd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30fd8:	mov	r6, r0
   30fdc:	bl	4fc4 <strlen@plt>
   30fe0:	add	r0, r0, r0, lsl #1
   30fe4:	add	r0, r0, #1
   30fe8:	bl	5210 <malloc@plt>
   30fec:	subs	r8, r0, #0
   30ff0:	beq	31064 <fputs@plt+0x2ba4c>
   30ff4:	ldrb	r4, [r6]
   30ff8:	cmp	r4, #0
   30ffc:	beq	31098 <fputs@plt+0x2ba80>
   31000:	ldr	sl, [pc, #152]	; 310a0 <fputs@plt+0x2ba88>
   31004:	add	r6, r6, #1
   31008:	mov	r5, r8
   3100c:	mov	r9, #37	; 0x25
   31010:	add	sl, pc, sl
   31014:	sub	r3, r4, #48	; 0x30
   31018:	bic	r2, r4, #32
   3101c:	cmp	r3, #9
   31020:	sub	r2, r2, #65	; 0x41
   31024:	add	r7, r5, #1
   31028:	bls	31048 <fputs@plt+0x2ba30>
   3102c:	cmp	r2, #25
   31030:	mov	r1, r4
   31034:	mov	r0, sl
   31038:	bls	31048 <fputs@plt+0x2ba30>
   3103c:	bl	4cb8 <strchr@plt>
   31040:	cmp	r0, #0
   31044:	beq	3106c <fputs@plt+0x2ba54>
   31048:	strb	r4, [r5]
   3104c:	ldrb	r4, [r6], #1
   31050:	mov	r5, r7
   31054:	cmp	r4, #0
   31058:	bne	31014 <fputs@plt+0x2b9fc>
   3105c:	mov	r3, #0
   31060:	strb	r3, [r7]
   31064:	mov	r0, r8
   31068:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3106c:	strb	r9, [r5]
   31070:	add	r7, r5, #3
   31074:	ldrb	r0, [r6, #-1]
   31078:	lsr	r0, r0, #4
   3107c:	bl	67544 <fputs@plt+0x61f2c>
   31080:	strb	r0, [r5, #1]
   31084:	ldrb	r0, [r6, #-1]
   31088:	and	r0, r0, #15
   3108c:	bl	67544 <fputs@plt+0x61f2c>
   31090:	strb	r0, [r5, #2]
   31094:	b	3104c <fputs@plt+0x2ba34>
   31098:	mov	r7, r8
   3109c:	b	3105c <fputs@plt+0x2ba44>
   310a0:	andeq	r8, r5, r8, ror lr
   310a4:	cmp	r2, #0
   310a8:	push	{r4}		; (str r4, [sp, #-4]!)
   310ac:	beq	310f8 <fputs@plt+0x2bae0>
   310b0:	ldr	r3, [r1]
   310b4:	add	r3, r0, r3, lsl #3
   310b8:	ldr	ip, [r3, #4]
   310bc:	cmp	r2, ip
   310c0:	movcs	r4, #0
   310c4:	bcs	310dc <fputs@plt+0x2bac4>
   310c8:	b	31100 <fputs@plt+0x2bae8>
   310cc:	add	r3, r0, r3, lsl #3
   310d0:	ldr	ip, [r3, #4]
   310d4:	cmp	ip, r2
   310d8:	bhi	31100 <fputs@plt+0x2bae8>
   310dc:	str	r4, [r3]
   310e0:	subs	r2, r2, ip
   310e4:	str	r4, [r3, #4]
   310e8:	ldr	r3, [r1]
   310ec:	add	r3, r3, #1
   310f0:	str	r3, [r1]
   310f4:	bne	310cc <fputs@plt+0x2bab4>
   310f8:	pop	{r4}		; (ldr r4, [sp], #4)
   310fc:	bx	lr
   31100:	ldr	r1, [r3]
   31104:	rsb	ip, r2, ip
   31108:	str	ip, [r3, #4]
   3110c:	add	r2, r1, r2
   31110:	str	r2, [r3]
   31114:	pop	{r4}		; (ldr r4, [sp], #4)
   31118:	bx	lr
   3111c:	push	{r3, r4, r5, r6, r7, lr}
   31120:	mov	r7, r0
   31124:	mov	r0, r2
   31128:	mov	r5, r1
   3112c:	mov	r6, r2
   31130:	bl	4fc4 <strlen@plt>
   31134:	cmp	r0, r5
   31138:	mov	r4, r0
   3113c:	bhi	3117c <fputs@plt+0x2bb64>
   31140:	mov	r1, r6
   31144:	mov	r0, r7
   31148:	mov	r2, r4
   3114c:	bl	4b80 <memcmp@plt>
   31150:	cmp	r0, #0
   31154:	bne	3117c <fputs@plt+0x2bb64>
   31158:	cmp	r5, r4
   3115c:	beq	31184 <fputs@plt+0x2bb6c>
   31160:	cmp	r4, r5
   31164:	popcs	{r3, r4, r5, r6, r7, pc}
   31168:	ldrb	r0, [r7, r4]
   3116c:	subs	r3, r0, #32
   31170:	rsbs	r0, r3, #0
   31174:	adcs	r0, r0, r3
   31178:	pop	{r3, r4, r5, r6, r7, pc}
   3117c:	mov	r0, #0
   31180:	pop	{r3, r4, r5, r6, r7, pc}
   31184:	mov	r0, #1
   31188:	pop	{r3, r4, r5, r6, r7, pc}
   3118c:	push	{r4, r5, r6, lr}
   31190:	mov	r6, r0
   31194:	mov	r0, r2
   31198:	mov	r4, r2
   3119c:	mov	r5, r1
   311a0:	bl	4fc4 <strlen@plt>
   311a4:	cmp	r0, r5
   311a8:	mov	r2, r0
   311ac:	beq	311b8 <fputs@plt+0x2bba0>
   311b0:	mov	r0, #0
   311b4:	pop	{r4, r5, r6, pc}
   311b8:	mov	r0, r6
   311bc:	mov	r1, r4
   311c0:	bl	4b80 <memcmp@plt>
   311c4:	rsbs	r0, r0, #1
   311c8:	movcc	r0, #0
   311cc:	pop	{r4, r5, r6, pc}
   311d0:	push	{r3, r4, r5, lr}
   311d4:	ldrb	r5, [r0, #24]
   311d8:	ubfx	r5, r5, #5, #1
   311dc:	cmp	r5, #0
   311e0:	beq	31208 <fputs@plt+0x2bbf0>
   311e4:	cmp	r2, #0
   311e8:	beq	3121c <fputs@plt+0x2bc04>
   311ec:	ldrb	r3, [r1]
   311f0:	cmp	r3, #32
   311f4:	bne	31270 <fputs@plt+0x2bc58>
   311f8:	sub	r4, r2, #1
   311fc:	tst	r4, #1
   31200:	movne	r5, #0
   31204:	beq	31228 <fputs@plt+0x2bc10>
   31208:	mov	r4, r5
   3120c:	mov	r0, r5
   31210:	bl	4e5c <free@plt>
   31214:	mov	r0, r4
   31218:	pop	{r3, r4, r5, pc}
   3121c:	mov	r5, r2
   31220:	mov	r4, #1
   31224:	b	3120c <fputs@plt+0x2bbf4>
   31228:	add	r0, r1, #1
   3122c:	mov	r1, r4
   31230:	bl	67620 <fputs@plt+0x62008>
   31234:	subs	r5, r0, #0
   31238:	beq	31268 <fputs@plt+0x2bc50>
   3123c:	lsr	r2, r4, #1
   31240:	mov	r1, #0
   31244:	bl	5558 <memchr@plt>
   31248:	cmp	r0, #0
   3124c:	movne	r4, #0
   31250:	bne	3120c <fputs@plt+0x2bbf4>
   31254:	mov	r0, r5
   31258:	bl	78480 <fputs@plt+0x72e68>
   3125c:	adds	r4, r0, #0
   31260:	movne	r4, #1
   31264:	b	3120c <fputs@plt+0x2bbf4>
   31268:	mvn	r4, #11
   3126c:	b	3120c <fputs@plt+0x2bbf4>
   31270:	ldr	r0, [pc, #60]	; 312b4 <fputs@plt+0x2bc9c>
   31274:	movw	r2, #275	; 0x113
   31278:	ldr	r1, [pc, #56]	; 312b8 <fputs@plt+0x2bca0>
   3127c:	ldr	r3, [pc, #56]	; 312bc <fputs@plt+0x2bca4>
   31280:	add	r0, pc, r0
   31284:	add	r1, pc, r1
   31288:	add	r3, pc, r3
   3128c:	bl	76bb0 <fputs@plt+0x71598>
   31290:	mov	r4, r0
   31294:	mov	r5, #0
   31298:	mov	r0, r5
   3129c:	bl	4e5c <free@plt>
   312a0:	mov	r0, r4
   312a4:	bl	54f8 <_Unwind_Resume@plt>
   312a8:	mov	r4, r0
   312ac:	b	31298 <fputs@plt+0x2bc80>
   312b0:	b	31290 <fputs@plt+0x2bc78>
   312b4:			; <UNDEFINED> instruction: 0x00058dbc
   312b8:	andeq	r8, r5, r4, asr #27
   312bc:	andeq	r9, r5, r4, lsl #8
   312c0:	ldr	r3, [pc, #328]	; 31410 <fputs@plt+0x2bdf8>
   312c4:	ldr	ip, [pc, #328]	; 31414 <fputs@plt+0x2bdfc>
   312c8:	add	r3, pc, r3
   312cc:	push	{r4, r5, r6, r7, lr}
   312d0:	sub	sp, sp, #12
   312d4:	ldr	r4, [r3, ip]
   312d8:	mov	r6, r0
   312dc:	ldrb	r5, [r0, #24]
   312e0:	ldr	r3, [r4]
   312e4:	tst	r5, #32
   312e8:	str	r3, [sp, #4]
   312ec:	bne	312fc <fputs@plt+0x2bce4>
   312f0:	ubfx	r5, r5, #3, #1
   312f4:	cmp	r5, #0
   312f8:	beq	31320 <fputs@plt+0x2bd08>
   312fc:	cmp	r2, #0
   31300:	beq	31348 <fputs@plt+0x2bd30>
   31304:	ldrb	r3, [r1]
   31308:	cmp	r3, #32
   3130c:	bne	313cc <fputs@plt+0x2bdb4>
   31310:	sub	r7, r2, #1
   31314:	tst	r7, #1
   31318:	movne	r5, #0
   3131c:	beq	31354 <fputs@plt+0x2bd3c>
   31320:	mov	r6, r5
   31324:	mov	r0, r5
   31328:	bl	4e5c <free@plt>
   3132c:	ldr	r2, [sp, #4]
   31330:	ldr	r3, [r4]
   31334:	mov	r0, r6
   31338:	cmp	r2, r3
   3133c:	bne	313c8 <fputs@plt+0x2bdb0>
   31340:	add	sp, sp, #12
   31344:	pop	{r4, r5, r6, r7, pc}
   31348:	mov	r5, r2
   3134c:	mov	r6, #1
   31350:	b	31324 <fputs@plt+0x2bd0c>
   31354:	add	r0, r1, #1
   31358:	mov	r1, r7
   3135c:	bl	67620 <fputs@plt+0x62008>
   31360:	subs	r5, r0, #0
   31364:	beq	313c0 <fputs@plt+0x2bda8>
   31368:	lsr	r2, r7, #1
   3136c:	mov	r1, #0
   31370:	bl	5558 <memchr@plt>
   31374:	cmp	r0, #0
   31378:	beq	31384 <fputs@plt+0x2bd6c>
   3137c:	mov	r6, #0
   31380:	b	31324 <fputs@plt+0x2bd0c>
   31384:	mov	r0, r5
   31388:	mov	r1, sp
   3138c:	bl	66450 <fputs@plt+0x60e38>
   31390:	cmp	r0, #0
   31394:	blt	3137c <fputs@plt+0x2bd64>
   31398:	ldrb	r3, [r6, #24]
   3139c:	tst	r3, #32
   313a0:	movne	r6, #1
   313a4:	bne	31324 <fputs@plt+0x2bd0c>
   313a8:	ldr	r6, [r6, #380]	; 0x17c
   313ac:	ldr	r3, [sp]
   313b0:	subs	r3, r6, r3
   313b4:	rsbs	r6, r3, #0
   313b8:	adcs	r6, r6, r3
   313bc:	b	31324 <fputs@plt+0x2bd0c>
   313c0:	mvn	r6, #11
   313c4:	b	31324 <fputs@plt+0x2bd0c>
   313c8:	bl	524c <__stack_chk_fail@plt>
   313cc:	ldr	r0, [pc, #68]	; 31418 <fputs@plt+0x2be00>
   313d0:	movw	r2, #305	; 0x131
   313d4:	ldr	r1, [pc, #64]	; 3141c <fputs@plt+0x2be04>
   313d8:	ldr	r3, [pc, #64]	; 31420 <fputs@plt+0x2be08>
   313dc:	add	r0, pc, r0
   313e0:	add	r1, pc, r1
   313e4:	add	r3, pc, r3
   313e8:	bl	76bb0 <fputs@plt+0x71598>
   313ec:	mov	r4, r0
   313f0:	mov	r5, #0
   313f4:	mov	r0, r5
   313f8:	bl	4e5c <free@plt>
   313fc:	mov	r0, r4
   31400:	bl	54f8 <_Unwind_Resume@plt>
   31404:	b	313ec <fputs@plt+0x2bdd4>
   31408:	mov	r4, r0
   3140c:	b	313f4 <fputs@plt+0x2bddc>
   31410:			; <UNDEFINED> instruction: 0x0007f8b0
   31414:	andeq	r0, r0, r0, asr #8
   31418:	andeq	r8, r5, r0, ror #24
   3141c:	andeq	r8, r5, r8, ror #24
   31420:	andeq	r9, r5, r0, asr #5
   31424:	push	{r4, r5, r6, r7, r8, lr}
   31428:	subs	r4, r0, #0
   3142c:	mov	r5, r1
   31430:	beq	314fc <fputs@plt+0x2bee4>
   31434:	cmp	r1, #0
   31438:	beq	314dc <fputs@plt+0x2bec4>
   3143c:	ldr	r3, [r4, #356]	; 0x164
   31440:	cmp	r3, #1
   31444:	bhi	314bc <fputs@plt+0x2bea4>
   31448:	mov	r0, r1
   3144c:	bl	4fc4 <strlen@plt>
   31450:	ldr	r8, [r4, #336]	; 0x150
   31454:	mov	r6, r0
   31458:	add	r0, r0, r8
   3145c:	bl	5210 <malloc@plt>
   31460:	subs	r7, r0, #0
   31464:	beq	314b4 <fputs@plt+0x2be9c>
   31468:	mov	r2, r8
   3146c:	ldr	r1, [r4, #332]	; 0x14c
   31470:	bl	5018 <memcpy@plt>
   31474:	ldr	r0, [r4, #336]	; 0x150
   31478:	mov	r2, r6
   3147c:	mov	r1, r5
   31480:	add	r0, r7, r0
   31484:	bl	5018 <memcpy@plt>
   31488:	ldr	r3, [r4, #336]	; 0x150
   3148c:	ldr	r0, [r4, #360]	; 0x168
   31490:	add	r6, r3, r6
   31494:	str	r7, [r4, #332]	; 0x14c
   31498:	str	r6, [r4, #336]	; 0x150
   3149c:	bl	4e5c <free@plt>
   314a0:	mov	r3, #0
   314a4:	str	r7, [r4, #360]	; 0x168
   314a8:	mov	r0, r3
   314ac:	str	r3, [r4, #356]	; 0x164
   314b0:	pop	{r4, r5, r6, r7, r8, pc}
   314b4:	mvn	r0, #11
   314b8:	pop	{r4, r5, r6, r7, r8, pc}
   314bc:	ldr	r0, [pc, #88]	; 3151c <fputs@plt+0x2bf04>
   314c0:	movw	r2, #338	; 0x152
   314c4:	ldr	r1, [pc, #84]	; 31520 <fputs@plt+0x2bf08>
   314c8:	ldr	r3, [pc, #84]	; 31524 <fputs@plt+0x2bf0c>
   314cc:	add	r0, pc, r0
   314d0:	add	r1, pc, r1
   314d4:	add	r3, pc, r3
   314d8:	bl	76bb0 <fputs@plt+0x71598>
   314dc:	ldr	r0, [pc, #68]	; 31528 <fputs@plt+0x2bf10>
   314e0:	movw	r2, #335	; 0x14f
   314e4:	ldr	r1, [pc, #64]	; 3152c <fputs@plt+0x2bf14>
   314e8:	ldr	r3, [pc, #64]	; 31530 <fputs@plt+0x2bf18>
   314ec:	add	r0, pc, r0
   314f0:	add	r1, pc, r1
   314f4:	add	r3, pc, r3
   314f8:	bl	76bb0 <fputs@plt+0x71598>
   314fc:	ldr	r0, [pc, #48]	; 31534 <fputs@plt+0x2bf1c>
   31500:	movw	r2, #334	; 0x14e
   31504:	ldr	r1, [pc, #44]	; 31538 <fputs@plt+0x2bf20>
   31508:	ldr	r3, [pc, #44]	; 3153c <fputs@plt+0x2bf24>
   3150c:	add	r0, pc, r0
   31510:	add	r1, pc, r1
   31514:	add	r3, pc, r3
   31518:	bl	76bb0 <fputs@plt+0x71598>
   3151c:	andeq	r8, r5, r0, lsr #23
   31520:	andeq	r8, r5, r8, ror fp
   31524:	andeq	r9, r5, r0, lsl #4
   31528:	strdeq	r8, [r5], -r0
   3152c:	andeq	r8, r5, r8, asr fp
   31530:	andeq	r9, r5, r0, ror #3
   31534:	ldrdeq	r0, [r5], -r8
   31538:	andeq	r8, r5, r8, lsr fp
   3153c:	andeq	r9, r5, r0, asr #3
   31540:	ldr	r3, [pc, #308]	; 3167c <fputs@plt+0x2c064>
   31544:	ldr	r2, [pc, #308]	; 31680 <fputs@plt+0x2c068>
   31548:	add	r3, pc, r3
   3154c:	push	{r4, r5, r6, lr}
   31550:	subs	r4, r0, #0
   31554:	ldr	r5, [r3, r2]
   31558:	sub	sp, sp, #120	; 0x78
   3155c:	ldr	r3, [r5]
   31560:	str	r3, [sp, #116]	; 0x74
   31564:	beq	3165c <fputs@plt+0x2c044>
   31568:	ldr	ip, [pc, #276]	; 31684 <fputs@plt+0x2c06c>
   3156c:	add	r6, sp, #76	; 0x4c
   31570:	mov	r1, #38	; 0x26
   31574:	mov	r2, #1
   31578:	add	ip, pc, ip
   3157c:	str	ip, [sp]
   31580:	ldrb	ip, [r4, #296]	; 0x128
   31584:	mov	r0, r6
   31588:	mov	r3, r1
   3158c:	str	ip, [sp, #4]
   31590:	ldrb	ip, [r4, #297]	; 0x129
   31594:	str	ip, [sp, #8]
   31598:	ldrb	ip, [r4, #298]	; 0x12a
   3159c:	str	ip, [sp, #12]
   315a0:	ldrb	ip, [r4, #299]	; 0x12b
   315a4:	str	ip, [sp, #16]
   315a8:	ldrb	ip, [r4, #300]	; 0x12c
   315ac:	str	ip, [sp, #20]
   315b0:	ldrb	ip, [r4, #301]	; 0x12d
   315b4:	str	ip, [sp, #24]
   315b8:	ldrb	ip, [r4, #302]	; 0x12e
   315bc:	str	ip, [sp, #28]
   315c0:	ldrb	ip, [r4, #303]	; 0x12f
   315c4:	str	ip, [sp, #32]
   315c8:	ldrb	ip, [r4, #304]	; 0x130
   315cc:	str	ip, [sp, #36]	; 0x24
   315d0:	ldrb	ip, [r4, #305]	; 0x131
   315d4:	str	ip, [sp, #40]	; 0x28
   315d8:	ldrb	ip, [r4, #306]	; 0x132
   315dc:	str	ip, [sp, #44]	; 0x2c
   315e0:	ldrb	ip, [r4, #307]	; 0x133
   315e4:	str	ip, [sp, #48]	; 0x30
   315e8:	ldrb	ip, [r4, #308]	; 0x134
   315ec:	str	ip, [sp, #52]	; 0x34
   315f0:	ldrb	ip, [r4, #309]	; 0x135
   315f4:	str	ip, [sp, #56]	; 0x38
   315f8:	ldrb	ip, [r4, #310]	; 0x136
   315fc:	str	ip, [sp, #60]	; 0x3c
   31600:	ldrb	ip, [r4, #311]	; 0x137
   31604:	str	ip, [sp, #64]	; 0x40
   31608:	bl	5150 <__snprintf_chk@plt>
   3160c:	cmp	r0, #37	; 0x25
   31610:	bhi	3163c <fputs@plt+0x2c024>
   31614:	mov	r0, r4
   31618:	mov	r1, r6
   3161c:	bl	31424 <fputs@plt+0x2be0c>
   31620:	ldr	r2, [sp, #116]	; 0x74
   31624:	ldr	r3, [r5]
   31628:	cmp	r2, r3
   3162c:	bne	31638 <fputs@plt+0x2c020>
   31630:	add	sp, sp, #120	; 0x78
   31634:	pop	{r4, r5, r6, pc}
   31638:	bl	524c <__stack_chk_fail@plt>
   3163c:	ldr	r0, [pc, #68]	; 31688 <fputs@plt+0x2c070>
   31640:	movw	r2, #362	; 0x16a
   31644:	ldr	r1, [pc, #64]	; 3168c <fputs@plt+0x2c074>
   31648:	ldr	r3, [pc, #64]	; 31690 <fputs@plt+0x2c078>
   3164c:	add	r0, pc, r0
   31650:	add	r1, pc, r1
   31654:	add	r3, pc, r3
   31658:	bl	76bb0 <fputs@plt+0x71598>
   3165c:	ldr	r0, [pc, #48]	; 31694 <fputs@plt+0x2c07c>
   31660:	mov	r2, #360	; 0x168
   31664:	ldr	r1, [pc, #44]	; 31698 <fputs@plt+0x2c080>
   31668:	ldr	r3, [pc, #44]	; 3169c <fputs@plt+0x2c084>
   3166c:	add	r0, pc, r0
   31670:	add	r1, pc, r1
   31674:	add	r3, pc, r3
   31678:	bl	76bb0 <fputs@plt+0x71598>
   3167c:	andeq	pc, r7, r0, lsr r6	; <UNPREDICTABLE>
   31680:	andeq	r0, r0, r0, asr #8
   31684:	andeq	r8, r5, r0, lsr #22
   31688:	muleq	r5, r4, sl
   3168c:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   31690:	andeq	r8, r5, r0, asr #31
   31694:	andeq	r0, r5, r8, ror r0
   31698:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3169c:	andeq	r8, r5, r0, lsr #31
   316a0:	ldr	r3, [pc, #500]	; 3189c <fputs@plt+0x2c284>
   316a4:	ldr	r2, [pc, #500]	; 318a0 <fputs@plt+0x2c288>
   316a8:	add	r3, pc, r3
   316ac:	push	{r4, r5, r6, r7, r8, lr}
   316b0:	subs	r4, r0, #0
   316b4:	ldr	r6, [r3, r2]
   316b8:	sub	sp, sp, #24
   316bc:	mov	r7, #0
   316c0:	mov	r5, r1
   316c4:	str	r7, [sp, #16]
   316c8:	ldr	r3, [r6]
   316cc:	str	r3, [sp, #20]
   316d0:	beq	3187c <fputs@plt+0x2c264>
   316d4:	ldr	r3, [r4, #36]	; 0x24
   316d8:	cmp	r3, r1
   316dc:	bcc	3185c <fputs@plt+0x2c244>
   316e0:	ldr	r3, [r4, #4]
   316e4:	sub	r3, r3, #3
   316e8:	cmp	r3, #1
   316ec:	bhi	3183c <fputs@plt+0x2c224>
   316f0:	bl	29aac <fputs@plt+0x24494>
   316f4:	cmp	r0, #0
   316f8:	blt	3178c <fputs@plt+0x2c174>
   316fc:	ldr	r1, [r4, #36]	; 0x24
   31700:	cmp	r5, r1
   31704:	bcc	317a4 <fputs@plt+0x2c18c>
   31708:	ldr	ip, [r4, #404]	; 0x194
   3170c:	mov	r2, #0
   31710:	ldr	r1, [r4, #32]
   31714:	mov	r0, r4
   31718:	ldr	r3, [r4, #400]	; 0x190
   3171c:	str	r2, [sp, #4]
   31720:	str	r2, [sp, #8]
   31724:	mov	r2, r5
   31728:	str	ip, [sp]
   3172c:	add	ip, sp, #16
   31730:	str	ip, [sp, #12]
   31734:	bl	41dd0 <fputs@plt+0x3c7b8>
   31738:	cmn	r0, #74	; 0x4a
   3173c:	mov	r8, r0
   31740:	beq	317c4 <fputs@plt+0x2c1ac>
   31744:	cmp	r0, #0
   31748:	blt	3181c <fputs@plt+0x2c204>
   3174c:	ldr	r2, [sp, #16]
   31750:	mov	r3, #0
   31754:	ldr	r1, [r4, #36]	; 0x24
   31758:	cmp	r2, r3
   3175c:	str	r7, [r4, #32]
   31760:	rsb	r5, r5, r1
   31764:	str	r3, [r4, #400]	; 0x190
   31768:	str	r5, [r4, #36]	; 0x24
   3176c:	str	r3, [r4, #404]	; 0x194
   31770:	beq	31814 <fputs@plt+0x2c1fc>
   31774:	ldr	r3, [r4, #44]	; 0x2c
   31778:	mov	r0, #1
   3177c:	ldr	r1, [r4, #40]	; 0x28
   31780:	add	ip, r3, r0
   31784:	str	ip, [r4, #44]	; 0x2c
   31788:	str	r2, [r1, r3, lsl #2]
   3178c:	ldr	r2, [sp, #20]
   31790:	ldr	r3, [r6]
   31794:	cmp	r2, r3
   31798:	bne	31838 <fputs@plt+0x2c220>
   3179c:	add	sp, sp, #24
   317a0:	pop	{r4, r5, r6, r7, r8, pc}
   317a4:	ldr	r0, [r4, #32]
   317a8:	rsb	r1, r5, r1
   317ac:	add	r0, r0, r5
   317b0:	bl	6a9bc <fputs@plt+0x653a4>
   317b4:	subs	r7, r0, #0
   317b8:	bne	31708 <fputs@plt+0x2c0f0>
   317bc:	mvn	r0, #11
   317c0:	b	3178c <fputs@plt+0x2c174>
   317c4:	bl	77b7c <fputs@plt+0x72564>
   317c8:	cmp	r0, #6
   317cc:	ble	3174c <fputs@plt+0x2c134>
   317d0:	ldr	r3, [r4, #1104]	; 0x450
   317d4:	cmp	r3, #0
   317d8:	beq	3182c <fputs@plt+0x2c214>
   317dc:	ldr	r2, [pc, #192]	; 318a4 <fputs@plt+0x2c28c>
   317e0:	mvn	r1, #73	; 0x49
   317e4:	ldr	ip, [pc, #188]	; 318a8 <fputs@plt+0x2c290>
   317e8:	mov	r0, #7
   317ec:	add	r2, pc, r2
   317f0:	str	r2, [sp, #4]
   317f4:	ldr	r2, [pc, #176]	; 318ac <fputs@plt+0x2c294>
   317f8:	add	ip, pc, ip
   317fc:	str	r3, [sp, #8]
   31800:	movw	r3, #909	; 0x38d
   31804:	str	ip, [sp]
   31808:	add	r2, pc, r2
   3180c:	bl	76de4 <fputs@plt+0x717cc>
   31810:	b	3174c <fputs@plt+0x2c134>
   31814:	mov	r0, #1
   31818:	b	3178c <fputs@plt+0x2c174>
   3181c:	mov	r0, r7
   31820:	bl	4e5c <free@plt>
   31824:	mov	r0, r8
   31828:	b	3178c <fputs@plt+0x2c174>
   3182c:	ldr	r3, [pc, #124]	; 318b0 <fputs@plt+0x2c298>
   31830:	add	r3, pc, r3
   31834:	b	317dc <fputs@plt+0x2c1c4>
   31838:	bl	524c <__stack_chk_fail@plt>
   3183c:	ldr	r0, [pc, #112]	; 318b4 <fputs@plt+0x2c29c>
   31840:	mov	r2, #888	; 0x378
   31844:	ldr	r1, [pc, #108]	; 318b8 <fputs@plt+0x2c2a0>
   31848:	ldr	r3, [pc, #108]	; 318bc <fputs@plt+0x2c2a4>
   3184c:	add	r0, pc, r0
   31850:	add	r1, pc, r1
   31854:	add	r3, pc, r3
   31858:	bl	76bb0 <fputs@plt+0x71598>
   3185c:	ldr	r0, [pc, #92]	; 318c0 <fputs@plt+0x2c2a8>
   31860:	movw	r2, #887	; 0x377
   31864:	ldr	r1, [pc, #88]	; 318c4 <fputs@plt+0x2c2ac>
   31868:	ldr	r3, [pc, #88]	; 318c8 <fputs@plt+0x2c2b0>
   3186c:	add	r0, pc, r0
   31870:	add	r1, pc, r1
   31874:	add	r3, pc, r3
   31878:	bl	76bb0 <fputs@plt+0x71598>
   3187c:	ldr	r0, [pc, #72]	; 318cc <fputs@plt+0x2c2b4>
   31880:	movw	r2, #886	; 0x376
   31884:	ldr	r1, [pc, #68]	; 318d0 <fputs@plt+0x2c2b8>
   31888:	ldr	r3, [pc, #68]	; 318d4 <fputs@plt+0x2c2bc>
   3188c:	add	r0, pc, r0
   31890:	add	r1, pc, r1
   31894:	add	r3, pc, r3
   31898:	bl	76bb0 <fputs@plt+0x71598>
   3189c:	ldrdeq	pc, [r7], -r0
   318a0:	andeq	r0, r0, r0, asr #8
   318a4:	andeq	r8, r5, ip, lsr #22
   318a8:	andeq	r8, r5, r4, lsl #15
   318ac:	andeq	r8, r5, r0, asr #16
   318b0:	ldrdeq	pc, [r4], -r0
   318b4:	andeq	r6, r5, r0, asr #13
   318b8:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   318bc:	andeq	r8, r5, r0, lsr #28
   318c0:	muleq	r5, r0, sl
   318c4:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   318c8:	andeq	r8, r5, r0, lsl #28
   318cc:	andeq	r9, r5, ip, ror r4
   318d0:			; <UNDEFINED> instruction: 0x000587b8
   318d4:	andeq	r8, r5, r0, ror #27
   318d8:	subs	r3, r0, #0
   318dc:	push	{r4, lr}
   318e0:	beq	31924 <fputs@plt+0x2c30c>
   318e4:	cmp	r1, #0
   318e8:	beq	31964 <fputs@plt+0x2c34c>
   318ec:	cmp	r2, #0
   318f0:	beq	31944 <fputs@plt+0x2c32c>
   318f4:	ldr	r4, [r3, #428]	; 0x1ac
   318f8:	mov	r0, #0
   318fc:	ldr	ip, [r3, #408]	; 0x198
   31900:	str	r1, [ip, r4, lsl #3]
   31904:	ldr	ip, [r3, #428]	; 0x1ac
   31908:	ldr	r1, [r3, #408]	; 0x198
   3190c:	add	r1, r1, ip, lsl #3
   31910:	str	r2, [r1, #4]
   31914:	ldr	r2, [r3, #428]	; 0x1ac
   31918:	add	r2, r2, #1
   3191c:	str	r2, [r3, #428]	; 0x1ac
   31920:	pop	{r4, pc}
   31924:	ldr	r0, [pc, #88]	; 31984 <fputs@plt+0x2c36c>
   31928:	mov	r2, #64	; 0x40
   3192c:	ldr	r1, [pc, #84]	; 31988 <fputs@plt+0x2c370>
   31930:	ldr	r3, [pc, #84]	; 3198c <fputs@plt+0x2c374>
   31934:	add	r0, pc, r0
   31938:	add	r1, pc, r1
   3193c:	add	r3, pc, r3
   31940:	bl	76bb0 <fputs@plt+0x71598>
   31944:	ldr	r0, [pc, #68]	; 31990 <fputs@plt+0x2c378>
   31948:	mov	r2, #66	; 0x42
   3194c:	ldr	r1, [pc, #64]	; 31994 <fputs@plt+0x2c37c>
   31950:	ldr	r3, [pc, #64]	; 31998 <fputs@plt+0x2c380>
   31954:	add	r0, pc, r0
   31958:	add	r1, pc, r1
   3195c:	add	r3, pc, r3
   31960:	bl	76bb0 <fputs@plt+0x71598>
   31964:	ldr	r0, [pc, #48]	; 3199c <fputs@plt+0x2c384>
   31968:	mov	r2, #65	; 0x41
   3196c:	ldr	r1, [pc, #44]	; 319a0 <fputs@plt+0x2c388>
   31970:	ldr	r3, [pc, #44]	; 319a4 <fputs@plt+0x2c38c>
   31974:	add	r0, pc, r0
   31978:	add	r1, pc, r1
   3197c:	add	r3, pc, r3
   31980:	bl	76bb0 <fputs@plt+0x71598>
   31984:	ldrdeq	r0, [r5], -ip
   31988:	andeq	r8, r5, r0, lsl r7
   3198c:	strdeq	r8, [r5], -r4
   31990:	andeq	r6, r5, r0, asr #7
   31994:	strdeq	r8, [r5], -r0
   31998:	ldrdeq	r8, [r5], -r4
   3199c:	strdeq	r1, [r6], -ip
   319a0:	ldrdeq	r8, [r5], -r0
   319a4:			; <UNDEFINED> instruction: 0x00058cb4
   319a8:	cmp	r0, #0
   319ac:	mov	ip, r1
   319b0:	push	{r3, lr}
   319b4:	beq	31a60 <fputs@plt+0x2c448>
   319b8:	cmp	r1, #0
   319bc:	beq	31aa0 <fputs@plt+0x2c488>
   319c0:	ldr	r3, [r0, #4]
   319c4:	sub	r3, r3, #3
   319c8:	cmp	r3, #1
   319cc:	bhi	31a80 <fputs@plt+0x2c468>
   319d0:	ldr	r3, [r0, #36]	; 0x24
   319d4:	cmp	r3, #15
   319d8:	bls	31a40 <fputs@plt+0x2c428>
   319dc:	ldr	r3, [r0, #32]
   319e0:	ldrb	r1, [r3]
   319e4:	ldr	r2, [r3, #4]
   319e8:	cmp	r1, #108	; 0x6c
   319ec:	ldr	r3, [r3, #12]
   319f0:	beq	31a04 <fputs@plt+0x2c3ec>
   319f4:	cmp	r1, #66	; 0x42
   319f8:	bne	31a50 <fputs@plt+0x2c438>
   319fc:	rev	r2, r2
   31a00:	rev	r3, r3
   31a04:	add	r1, r3, #7
   31a08:	adds	r2, r2, #16
   31a0c:	bic	r1, r1, #7
   31a10:	mov	r3, #0
   31a14:	adc	r3, r3, #0
   31a18:	adds	r2, r2, r1
   31a1c:	adc	r3, r3, #0
   31a20:	mvn	r0, #-134217728	; 0xf8000000
   31a24:	mov	r1, #0
   31a28:	cmp	r3, r1
   31a2c:	cmpeq	r2, r0
   31a30:	bhi	31a58 <fputs@plt+0x2c440>
   31a34:	str	r2, [ip]
   31a38:	mov	r0, #0
   31a3c:	pop	{r3, pc}
   31a40:	mov	r3, #24
   31a44:	mov	r0, #0
   31a48:	str	r3, [r1]
   31a4c:	pop	{r3, pc}
   31a50:	mvn	r0, #73	; 0x49
   31a54:	pop	{r3, pc}
   31a58:	mvn	r0, #104	; 0x68
   31a5c:	pop	{r3, pc}
   31a60:	ldr	r0, [pc, #88]	; 31ac0 <fputs@plt+0x2c4a8>
   31a64:	movw	r2, #834	; 0x342
   31a68:	ldr	r1, [pc, #84]	; 31ac4 <fputs@plt+0x2c4ac>
   31a6c:	ldr	r3, [pc, #84]	; 31ac8 <fputs@plt+0x2c4b0>
   31a70:	add	r0, pc, r0
   31a74:	add	r1, pc, r1
   31a78:	add	r3, pc, r3
   31a7c:	bl	76bb0 <fputs@plt+0x71598>
   31a80:	ldr	r0, [pc, #68]	; 31acc <fputs@plt+0x2c4b4>
   31a84:	mov	r2, #836	; 0x344
   31a88:	ldr	r1, [pc, #64]	; 31ad0 <fputs@plt+0x2c4b8>
   31a8c:	ldr	r3, [pc, #64]	; 31ad4 <fputs@plt+0x2c4bc>
   31a90:	add	r0, pc, r0
   31a94:	add	r1, pc, r1
   31a98:	add	r3, pc, r3
   31a9c:	bl	76bb0 <fputs@plt+0x71598>
   31aa0:	ldr	r0, [pc, #48]	; 31ad8 <fputs@plt+0x2c4c0>
   31aa4:	movw	r2, #835	; 0x343
   31aa8:	ldr	r1, [pc, #44]	; 31adc <fputs@plt+0x2c4c4>
   31aac:	ldr	r3, [pc, #44]	; 31ae0 <fputs@plt+0x2c4c8>
   31ab0:	add	r0, pc, r0
   31ab4:	add	r1, pc, r1
   31ab8:	add	r3, pc, r3
   31abc:	bl	76bb0 <fputs@plt+0x71598>
   31ac0:	muleq	r5, r8, r2
   31ac4:	ldrdeq	r8, [r5], -r4
   31ac8:	andeq	r8, r5, r8, asr #23
   31acc:	andeq	r6, r5, ip, ror r4
   31ad0:			; <UNDEFINED> instruction: 0x000585b4
   31ad4:	andeq	r8, r5, r8, lsr #23
   31ad8:	andeq	r8, r5, r0, lsr #17
   31adc:	muleq	r5, r4, r5
   31ae0:	andeq	r8, r5, r8, lsl #23
   31ae4:	ldr	r3, [pc, #1592]	; 32124 <fputs@plt+0x2cb0c>
   31ae8:	ldr	r2, [pc, #1592]	; 32128 <fputs@plt+0x2cb10>
   31aec:	add	r3, pc, r3
   31af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31af4:	subs	r8, r0, #0
   31af8:	ldr	r2, [r3, r2]
   31afc:	sub	sp, sp, #116	; 0x74
   31b00:	ldr	r3, [r2]
   31b04:	str	r2, [sp, #12]
   31b08:	str	r3, [sp, #108]	; 0x6c
   31b0c:	beq	32104 <fputs@plt+0x2caec>
   31b10:	ldrb	sl, [r8, #24]
   31b14:	ubfx	fp, sl, #4, #1
   31b18:	cmp	fp, #0
   31b1c:	bne	31cf8 <fputs@plt+0x2c6e0>
   31b20:	ldr	r6, [r8, #36]	; 0x24
   31b24:	mov	r3, #2
   31b28:	ldr	r9, [r8, #32]
   31b2c:	str	r6, [sp, #8]
   31b30:	ldr	r6, [pc, #1524]	; 3212c <fputs@plt+0x2cb14>
   31b34:	mov	r0, r9
   31b38:	ldr	r1, [sp, #8]
   31b3c:	add	r6, pc, r6
   31b40:	mov	r2, r6
   31b44:	bl	50e4 <memmem@plt>
   31b48:	cmp	r0, #0
   31b4c:	str	r0, [sp, #4]
   31b50:	beq	32038 <fputs@plt+0x2ca20>
   31b54:	mov	r3, #968	; 0x3c8
   31b58:	mov	r4, #1
   31b5c:	ldrd	r2, [r3, r8]
   31b60:	mov	r5, #0
   31b64:	and	r4, r4, r2
   31b68:	and	r5, r5, r3
   31b6c:	orrs	r7, r4, r5
   31b70:	bne	31cc0 <fputs@plt+0x2c6a8>
   31b74:	ldr	r7, [sp, #4]
   31b78:	add	r4, r7, #2
   31b7c:	str	r4, [sp, #16]
   31b80:	ldr	r6, [sp, #4]
   31b84:	rsb	r3, r9, r6
   31b88:	cmp	r3, #35	; 0x23
   31b8c:	bne	31ed0 <fputs@plt+0x2c8b8>
   31b90:	ldr	r1, [pc, #1432]	; 32130 <fputs@plt+0x2cb18>
   31b94:	mov	r0, r9
   31b98:	mov	r2, #3
   31b9c:	add	r1, pc, r1
   31ba0:	bl	4b80 <memcmp@plt>
   31ba4:	cmp	r0, #0
   31ba8:	bne	31ed0 <fputs@plt+0x2c8b8>
   31bac:	tst	sl, #32
   31bb0:	mov	r7, r9
   31bb4:	mov	sl, r0
   31bb8:	moveq	r3, #1
   31bbc:	movne	r3, #2
   31bc0:	str	r3, [r8, #324]	; 0x144
   31bc4:	ldrb	r0, [r7, #3]
   31bc8:	bl	6755c <fputs@plt+0x61f44>
   31bcc:	mov	r5, r0
   31bd0:	ldrb	r0, [r7, #4]
   31bd4:	bl	6755c <fputs@plt+0x61f44>
   31bd8:	lsr	r6, r5, #31
   31bdc:	orrs	r6, r6, r0, lsr #31
   31be0:	bne	31f5c <fputs@plt+0x2c944>
   31be4:	add	r1, sp, #112	; 0x70
   31be8:	uxtb	r5, r5
   31bec:	add	r2, r1, sl, lsr #1
   31bf0:	add	sl, sl, #2
   31bf4:	cmp	sl, #32
   31bf8:	orr	r3, r0, r5, lsl #4
   31bfc:	add	r7, r7, #2
   31c00:	strb	r3, [r2, #-88]	; 0xffffffa8
   31c04:	bne	31bc4 <fputs@plt+0x2c5ac>
   31c08:	add	sl, r8, #296	; 0x128
   31c0c:	add	ip, sp, #88	; 0x58
   31c10:	mov	r7, #0
   31c14:	mov	r5, r6
   31c18:	ldm	sl, {r0, r1, r2, r3}
   31c1c:	mov	r6, #0
   31c20:	strd	r6, [sp, #72]	; 0x48
   31c24:	strd	r6, [sp, #80]	; 0x50
   31c28:	stm	ip, {r0, r1, r2, r3}
   31c2c:	mov	r0, ip
   31c30:	add	r1, sp, #72	; 0x48
   31c34:	mov	r2, #16
   31c38:	bl	4b80 <memcmp@plt>
   31c3c:	cmp	r0, #0
   31c40:	bne	31e9c <fputs@plt+0x2c884>
   31c44:	add	r7, sp, #24
   31c48:	ldm	r7, {r0, r1, r2, r3}
   31c4c:	cmp	fp, #0
   31c50:	stm	sl, {r0, r1, r2, r3}
   31c54:	beq	31c74 <fputs@plt+0x2c65c>
   31c58:	ldr	r7, [sp, #4]
   31c5c:	rsb	fp, r7, fp
   31c60:	cmp	fp, #15
   31c64:	beq	32040 <fputs@plt+0x2ca28>
   31c68:	ldrb	r3, [r8, #24]
   31c6c:	bfi	r3, r5, #1, #1
   31c70:	strb	r3, [r8, #24]
   31c74:	ldr	r6, [sp, #16]
   31c78:	mov	r0, r9
   31c7c:	ldr	r7, [sp, #8]
   31c80:	rsb	r2, r6, r9
   31c84:	add	r2, r2, r7
   31c88:	mov	r1, r6
   31c8c:	str	r2, [r8, #36]	; 0x24
   31c90:	bl	5324 <memmove@plt>
   31c94:	mov	r0, r8
   31c98:	bl	294fc <fputs@plt+0x23ee4>
   31c9c:	cmp	r0, #0
   31ca0:	movge	r0, #1
   31ca4:	ldr	r6, [sp, #12]
   31ca8:	ldr	r2, [sp, #108]	; 0x6c
   31cac:	ldr	r3, [r6]
   31cb0:	cmp	r2, r3
   31cb4:	bne	32100 <fputs@plt+0x2cae8>
   31cb8:	add	sp, sp, #116	; 0x74
   31cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31cc0:	ldr	r7, [sp, #8]
   31cc4:	add	r4, r0, #2
   31cc8:	rsb	r3, r0, r9
   31ccc:	mov	r2, r6
   31cd0:	sub	r1, r7, #2
   31cd4:	mov	r0, r4
   31cd8:	add	r1, r1, r3
   31cdc:	mov	r3, #2
   31ce0:	bl	50e4 <memmem@plt>
   31ce4:	subs	fp, r0, #0
   31ce8:	beq	3207c <fputs@plt+0x2ca64>
   31cec:	add	r6, fp, #2
   31cf0:	str	r6, [sp, #16]
   31cf4:	b	31b80 <fputs@plt+0x2c568>
   31cf8:	ldr	r9, [r8, #36]	; 0x24
   31cfc:	cmp	r9, #0
   31d00:	beq	31fc8 <fputs@plt+0x2c9b0>
   31d04:	ldr	r6, [r8, #32]
   31d08:	ldrb	r0, [r6]
   31d0c:	cmp	r0, #0
   31d10:	bne	32084 <fputs@plt+0x2ca6c>
   31d14:	cmp	r9, #2
   31d18:	bls	31ca4 <fputs@plt+0x2c68c>
   31d1c:	ldr	r7, [pc, #1040]	; 32134 <fputs@plt+0x2cb1c>
   31d20:	mov	r5, #0
   31d24:	ldr	r1, [r8, #328]	; 0x148
   31d28:	add	r7, pc, r7
   31d2c:	str	r7, [sp, #4]
   31d30:	ldr	r7, [pc, #1024]	; 32138 <fputs@plt+0x2cb20>
   31d34:	cmp	r1, #0
   31d38:	ldr	sl, [pc, #1020]	; 3213c <fputs@plt+0x2cb24>
   31d3c:	add	r7, pc, r7
   31d40:	str	r7, [sp, #8]
   31d44:	ldr	r7, [pc, #1012]	; 32140 <fputs@plt+0x2cb28>
   31d48:	moveq	r1, #1
   31d4c:	ldr	fp, [pc, #1008]	; 32144 <fputs@plt+0x2cb2c>
   31d50:	add	sl, pc, sl
   31d54:	add	r7, pc, r7
   31d58:	str	r7, [sp, #16]
   31d5c:	ldr	r7, [pc, #996]	; 32148 <fputs@plt+0x2cb30>
   31d60:	add	fp, pc, fp
   31d64:	streq	r1, [r8, #328]	; 0x148
   31d68:	add	r7, pc, r7
   31d6c:	str	r7, [sp, #20]
   31d70:	b	31e30 <fputs@plt+0x2c818>
   31d74:	mov	r0, r4
   31d78:	mov	r1, r5
   31d7c:	ldr	r2, [sp, #4]
   31d80:	bl	3111c <fputs@plt+0x2bb04>
   31d84:	cmp	r0, #0
   31d88:	bne	31ef0 <fputs@plt+0x2c8d8>
   31d8c:	mov	r0, r4
   31d90:	mov	r1, r5
   31d94:	ldr	r2, [sp, #8]
   31d98:	bl	3111c <fputs@plt+0x2bb04>
   31d9c:	cmp	r0, #0
   31da0:	bne	31f20 <fputs@plt+0x2c908>
   31da4:	mov	r0, r4
   31da8:	mov	r1, r5
   31dac:	ldr	r2, [sp, #16]
   31db0:	bl	3118c <fputs@plt+0x2bb74>
   31db4:	cmp	r0, #0
   31db8:	bne	31ed8 <fputs@plt+0x2c8c0>
   31dbc:	ldr	r2, [pc, #904]	; 3214c <fputs@plt+0x2cb34>
   31dc0:	mov	r0, r4
   31dc4:	mov	r1, r5
   31dc8:	add	r2, pc, r2
   31dcc:	bl	3111c <fputs@plt+0x2bb04>
   31dd0:	cmp	r0, #0
   31dd4:	bne	31ed8 <fputs@plt+0x2c8c0>
   31dd8:	ldr	r2, [pc, #880]	; 32150 <fputs@plt+0x2cb38>
   31ddc:	mov	r0, r4
   31de0:	mov	r1, r5
   31de4:	add	r2, pc, r2
   31de8:	bl	3118c <fputs@plt+0x2bb74>
   31dec:	cmp	r0, #0
   31df0:	beq	31f64 <fputs@plt+0x2c94c>
   31df4:	ldr	r3, [r8, #324]	; 0x144
   31df8:	cmp	r3, #0
   31dfc:	bne	3208c <fputs@plt+0x2ca74>
   31e00:	ldr	r1, [pc, #844]	; 32154 <fputs@plt+0x2cb3c>
   31e04:	mov	r0, r8
   31e08:	add	r1, pc, r1
   31e0c:	bl	31424 <fputs@plt+0x2be0c>
   31e10:	cmp	r0, #0
   31e14:	blt	31ca4 <fputs@plt+0x2c68c>
   31e18:	ldr	r9, [r8, #36]	; 0x24
   31e1c:	add	r1, r7, #2
   31e20:	ldr	r6, [r8, #32]
   31e24:	mov	r5, #1
   31e28:	rsb	r1, r6, r1
   31e2c:	str	r1, [r8, #328]	; 0x148
   31e30:	add	r4, r6, r1
   31e34:	mov	r2, sl
   31e38:	rsb	r1, r1, r9
   31e3c:	mov	r3, #2
   31e40:	mov	r0, r4
   31e44:	bl	50e4 <memmem@plt>
   31e48:	subs	r7, r0, #0
   31e4c:	beq	32060 <fputs@plt+0x2ca48>
   31e50:	rsb	r5, r4, r7
   31e54:	mov	r0, r4
   31e58:	mov	r2, fp
   31e5c:	mov	r1, r5
   31e60:	bl	3111c <fputs@plt+0x2bb04>
   31e64:	cmp	r0, #0
   31e68:	beq	31d74 <fputs@plt+0x2c75c>
   31e6c:	add	r1, r4, #14
   31e70:	sub	r2, r5, #14
   31e74:	mov	r0, r8
   31e78:	bl	311d0 <fputs@plt+0x2bbb8>
   31e7c:	cmp	r0, #0
   31e80:	blt	31ca4 <fputs@plt+0x2c68c>
   31e84:	bne	31f34 <fputs@plt+0x2c91c>
   31e88:	ldr	r1, [pc, #712]	; 32158 <fputs@plt+0x2cb40>
   31e8c:	mov	r0, r8
   31e90:	add	r1, pc, r1
   31e94:	bl	31424 <fputs@plt+0x2be0c>
   31e98:	b	31e10 <fputs@plt+0x2c7f8>
   31e9c:	ldm	sl, {r0, r1, r2, r3}
   31ea0:	add	lr, sp, #56	; 0x38
   31ea4:	add	r7, sp, #24
   31ea8:	add	ip, sp, #40	; 0x28
   31eac:	stm	lr, {r0, r1, r2, r3}
   31eb0:	ldm	r7, {r0, r1, r2, r3}
   31eb4:	stm	ip, {r0, r1, r2, r3}
   31eb8:	mov	r0, lr
   31ebc:	mov	r1, ip
   31ec0:	mov	r2, #16
   31ec4:	bl	4b80 <memcmp@plt>
   31ec8:	cmp	r0, #0
   31ecc:	beq	31c48 <fputs@plt+0x2c630>
   31ed0:	mvn	r0, #0
   31ed4:	b	31ca4 <fputs@plt+0x2c68c>
   31ed8:	mov	r3, #0
   31edc:	mov	r0, r8
   31ee0:	str	r3, [r8, #324]	; 0x144
   31ee4:	ldr	r1, [sp, #20]
   31ee8:	bl	31424 <fputs@plt+0x2be0c>
   31eec:	b	31e10 <fputs@plt+0x2c7f8>
   31ef0:	add	r1, r4, #13
   31ef4:	sub	r2, r5, #13
   31ef8:	mov	r0, r8
   31efc:	bl	312c0 <fputs@plt+0x2bca8>
   31f00:	cmp	r0, #0
   31f04:	blt	31ca4 <fputs@plt+0x2c68c>
   31f08:	bne	31f48 <fputs@plt+0x2c930>
   31f0c:	ldr	r1, [pc, #584]	; 3215c <fputs@plt+0x2cb44>
   31f10:	mov	r0, r8
   31f14:	add	r1, pc, r1
   31f18:	bl	31424 <fputs@plt+0x2be0c>
   31f1c:	b	31e10 <fputs@plt+0x2c7f8>
   31f20:	ldr	r1, [pc, #568]	; 32160 <fputs@plt+0x2cb48>
   31f24:	mov	r0, r8
   31f28:	add	r1, pc, r1
   31f2c:	bl	31424 <fputs@plt+0x2be0c>
   31f30:	b	31e10 <fputs@plt+0x2c7f8>
   31f34:	mov	r3, #2
   31f38:	mov	r0, r8
   31f3c:	str	r3, [r8, #324]	; 0x144
   31f40:	bl	31540 <fputs@plt+0x2bf28>
   31f44:	b	31e10 <fputs@plt+0x2c7f8>
   31f48:	mov	r3, #1
   31f4c:	mov	r0, r8
   31f50:	str	r3, [r8, #324]	; 0x144
   31f54:	bl	31540 <fputs@plt+0x2bf28>
   31f58:	b	31e10 <fputs@plt+0x2c7f8>
   31f5c:	mvn	r0, #21
   31f60:	b	31ca4 <fputs@plt+0x2c68c>
   31f64:	ldr	r2, [pc, #504]	; 32164 <fputs@plt+0x2cb4c>
   31f68:	mov	r0, r4
   31f6c:	mov	r1, r5
   31f70:	add	r2, pc, r2
   31f74:	bl	3111c <fputs@plt+0x2bb04>
   31f78:	cmp	r0, #0
   31f7c:	beq	31fd0 <fputs@plt+0x2c9b8>
   31f80:	ldr	r3, [r8, #324]	; 0x144
   31f84:	cmp	r3, #0
   31f88:	beq	31e00 <fputs@plt+0x2c7e8>
   31f8c:	cmp	r3, #2
   31f90:	add	r1, r4, #4
   31f94:	sub	r2, r5, #4
   31f98:	mov	r0, r8
   31f9c:	beq	32068 <fputs@plt+0x2ca50>
   31fa0:	bl	312c0 <fputs@plt+0x2bca8>
   31fa4:	cmp	r0, #0
   31fa8:	blt	31ca4 <fputs@plt+0x2c68c>
   31fac:	bne	32070 <fputs@plt+0x2ca58>
   31fb0:	ldr	r1, [pc, #432]	; 32168 <fputs@plt+0x2cb50>
   31fb4:	str	r0, [r8, #324]	; 0x144
   31fb8:	mov	r0, r8
   31fbc:	add	r1, pc, r1
   31fc0:	bl	31424 <fputs@plt+0x2be0c>
   31fc4:	b	31e10 <fputs@plt+0x2c7f8>
   31fc8:	mov	r0, r9
   31fcc:	b	31ca4 <fputs@plt+0x2c68c>
   31fd0:	ldr	r2, [pc, #404]	; 3216c <fputs@plt+0x2cb54>
   31fd4:	mov	r0, r4
   31fd8:	mov	r1, r5
   31fdc:	add	r2, pc, r2
   31fe0:	bl	3118c <fputs@plt+0x2bb74>
   31fe4:	cmp	r0, #0
   31fe8:	beq	31e00 <fputs@plt+0x2c7e8>
   31fec:	ldr	r3, [r8, #324]	; 0x144
   31ff0:	cmp	r3, #0
   31ff4:	beq	31e00 <fputs@plt+0x2c7e8>
   31ff8:	mov	r1, #968	; 0x3c8
   31ffc:	mov	r2, #1
   32000:	ldrd	r0, [r1, r8]
   32004:	mov	r3, #0
   32008:	and	r2, r2, r0
   3200c:	and	r3, r3, r1
   32010:	orrs	r1, r2, r3
   32014:	beq	31e00 <fputs@plt+0x2c7e8>
   32018:	ldrb	r3, [r8, #24]
   3201c:	mov	r0, r8
   32020:	ldr	r1, [pc, #328]	; 32170 <fputs@plt+0x2cb58>
   32024:	orr	r3, r3, #2
   32028:	strb	r3, [r8, #24]
   3202c:	add	r1, pc, r1
   32030:	bl	31424 <fputs@plt+0x2be0c>
   32034:	b	31e10 <fputs@plt+0x2c7f8>
   32038:	ldr	r0, [sp, #4]
   3203c:	b	31ca4 <fputs@plt+0x2c68c>
   32040:	ldr	r1, [pc, #300]	; 32174 <fputs@plt+0x2cb5c>
   32044:	mov	r0, r4
   32048:	mov	r2, #13
   3204c:	add	r1, pc, r1
   32050:	bl	4b80 <memcmp@plt>
   32054:	rsbs	r5, r0, #1
   32058:	movcc	r5, #0
   3205c:	b	31c68 <fputs@plt+0x2c650>
   32060:	mov	r0, r5
   32064:	b	31ca4 <fputs@plt+0x2c68c>
   32068:	bl	311d0 <fputs@plt+0x2bbb8>
   3206c:	b	31fa4 <fputs@plt+0x2c98c>
   32070:	mov	r0, r8
   32074:	bl	31540 <fputs@plt+0x2bf28>
   32078:	b	31e10 <fputs@plt+0x2c7f8>
   3207c:	mov	r0, fp
   32080:	b	31ca4 <fputs@plt+0x2c68c>
   32084:	mvn	r0, #4
   32088:	b	31ca4 <fputs@plt+0x2c68c>
   3208c:	ldr	r3, [r8, #356]	; 0x164
   32090:	cmp	r3, #2
   32094:	bhi	320c4 <fputs@plt+0x2caac>
   32098:	add	r2, r8, r3, lsl #3
   3209c:	b	320b0 <fputs@plt+0x2ca98>
   320a0:	add	r3, r3, #1
   320a4:	add	r2, r2, #8
   320a8:	cmp	r3, #3
   320ac:	beq	320c4 <fputs@plt+0x2caac>
   320b0:	ldr	r1, [r2, #336]	; 0x150
   320b4:	cmp	r1, #0
   320b8:	beq	320a0 <fputs@plt+0x2ca88>
   320bc:	mov	r0, #1
   320c0:	b	31ca4 <fputs@plt+0x2c68c>
   320c4:	add	r1, r7, #2
   320c8:	mov	r0, r6
   320cc:	rsb	r2, r1, r6
   320d0:	add	r2, r2, r9
   320d4:	str	r2, [r8, #36]	; 0x24
   320d8:	bl	5324 <memmove@plt>
   320dc:	ldr	r7, [sp, #12]
   320e0:	ldr	r2, [sp, #108]	; 0x6c
   320e4:	ldr	r3, [r7]
   320e8:	cmp	r2, r3
   320ec:	bne	32100 <fputs@plt+0x2cae8>
   320f0:	mov	r0, r8
   320f4:	add	sp, sp, #116	; 0x74
   320f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   320fc:	b	294fc <fputs@plt+0x23ee4>
   32100:	bl	524c <__stack_chk_fail@plt>
   32104:	ldr	r0, [pc, #108]	; 32178 <fputs@plt+0x2cb60>
   32108:	movw	r2, #487	; 0x1e7
   3210c:	ldr	r1, [pc, #104]	; 3217c <fputs@plt+0x2cb64>
   32110:	ldr	r3, [pc, #104]	; 32180 <fputs@plt+0x2cb68>
   32114:	add	r0, pc, r0
   32118:	add	r1, pc, r1
   3211c:	add	r3, pc, r3
   32120:	bl	76bb0 <fputs@plt+0x71598>
   32124:	andeq	pc, r7, ip, lsl #1
   32128:	andeq	r0, r0, r0, asr #8
   3212c:	andeq	r8, r5, r4, lsr r8
   32130:	andeq	r8, r5, ip, asr r8
   32134:	andeq	r8, r5, ip, asr #12
   32138:	andeq	r8, r5, r8, asr #12
   3213c:	andeq	r8, r5, r0, lsr #12
   32140:	andeq	r8, r5, r8, asr r6
   32144:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   32148:	andeq	r8, r5, r0, lsl #12
   3214c:	andeq	r8, r5, ip, ror #11
   32150:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   32154:			; <UNDEFINED> instruction: 0x000585bc
   32158:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3215c:	andeq	r8, r5, r4, asr r4
   32160:	andeq	r8, r5, r4, ror #8
   32164:	andeq	r8, r5, ip, asr r4
   32168:	andeq	r8, r5, ip, lsr #7
   3216c:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   32170:			; <UNDEFINED> instruction: 0x000583bc
   32174:			; <UNDEFINED> instruction: 0x000583b0
   32178:	ldrdeq	pc, [r4], -r0
   3217c:	andeq	r7, r5, r0, lsr pc
   32180:	andeq	r7, r5, r8, asr #27
   32184:	ldr	r3, [pc, #404]	; 32320 <fputs@plt+0x2cd08>
   32188:	ldr	r2, [pc, #404]	; 32324 <fputs@plt+0x2cd0c>
   3218c:	add	r3, pc, r3
   32190:	push	{r4, r5, r6, r7, lr}
   32194:	subs	r5, r0, #0
   32198:	ldr	r7, [r3, r2]
   3219c:	sub	sp, sp, #36	; 0x24
   321a0:	ldr	r3, [r7]
   321a4:	str	r3, [sp, #28]
   321a8:	beq	322fc <fputs@plt+0x2cce4>
   321ac:	ldr	r3, [r5, #4]
   321b0:	cmp	r3, #2
   321b4:	bne	322dc <fputs@plt+0x2ccc4>
   321b8:	ldr	r6, [r5, #356]	; 0x164
   321bc:	cmp	r6, #2
   321c0:	bhi	321e8 <fputs@plt+0x2cbd0>
   321c4:	add	r3, r5, r6, lsl #3
   321c8:	mov	ip, r6
   321cc:	ldr	r4, [r3, #336]	; 0x150
   321d0:	cmp	r4, #0
   321d4:	bne	32204 <fputs@plt+0x2cbec>
   321d8:	add	ip, ip, #1
   321dc:	add	r3, r3, #8
   321e0:	cmp	ip, #3
   321e4:	bne	321cc <fputs@plt+0x2cbb4>
   321e8:	mov	r0, #0
   321ec:	ldr	r2, [sp, #28]
   321f0:	ldr	r3, [r7]
   321f4:	cmp	r2, r3
   321f8:	bne	3231c <fputs@plt+0x2cd04>
   321fc:	add	sp, sp, #36	; 0x24
   32200:	pop	{r4, r5, r6, r7, pc}
   32204:	ldrb	r3, [r5, #24]
   32208:	lsrs	r3, r3, #7
   3220c:	beq	32248 <fputs@plt+0x2cc30>
   32210:	add	r1, r5, r6, lsl #3
   32214:	rsb	r2, r6, #3
   32218:	add	r1, r1, #332	; 0x14c
   3221c:	ldr	r0, [r5, #12]
   32220:	bl	4e08 <writev@plt>
   32224:	mov	r4, r0
   32228:	cmp	r4, #0
   3222c:	bge	32288 <fputs@plt+0x2cc70>
   32230:	bl	55b8 <__errno_location@plt>
   32234:	ldr	r0, [r0]
   32238:	cmp	r0, #11
   3223c:	rsbne	r0, r0, #0
   32240:	bne	321ec <fputs@plt+0x2cbd4>
   32244:	b	321e8 <fputs@plt+0x2cbd0>
   32248:	add	ip, r5, r6, lsl #3
   3224c:	ldr	r0, [r5, #12]
   32250:	mov	r1, sp
   32254:	movw	r2, #16448	; 0x4040
   32258:	add	ip, ip, #332	; 0x14c
   3225c:	str	r3, [sp]
   32260:	str	r3, [sp, #4]
   32264:	rsb	r6, r6, #3
   32268:	str	r3, [sp, #16]
   3226c:	str	r3, [sp, #20]
   32270:	str	r3, [sp, #24]
   32274:	str	ip, [sp, #8]
   32278:	str	r6, [sp, #12]
   3227c:	bl	4e68 <sendmsg@plt>
   32280:	subs	r4, r0, #0
   32284:	blt	322a0 <fputs@plt+0x2cc88>
   32288:	add	r0, r5, #332	; 0x14c
   3228c:	mov	r2, r4
   32290:	add	r1, r5, #356	; 0x164
   32294:	bl	310a4 <fputs@plt+0x2ba8c>
   32298:	mov	r0, #1
   3229c:	b	321ec <fputs@plt+0x2cbd4>
   322a0:	bl	55b8 <__errno_location@plt>
   322a4:	ldr	r3, [r0]
   322a8:	cmp	r3, #88	; 0x58
   322ac:	bne	32228 <fputs@plt+0x2cc10>
   322b0:	ldr	r3, [r5, #356]	; 0x164
   322b4:	ldrb	ip, [r5, #24]
   322b8:	rsb	r2, r3, #3
   322bc:	ldr	r0, [r5, #12]
   322c0:	add	r1, r5, r3, lsl #3
   322c4:	orr	ip, ip, #128	; 0x80
   322c8:	add	r1, r1, #332	; 0x14c
   322cc:	strb	ip, [r5, #24]
   322d0:	bl	4e08 <writev@plt>
   322d4:	mov	r4, r0
   322d8:	b	32228 <fputs@plt+0x2cc10>
   322dc:	ldr	r0, [pc, #68]	; 32328 <fputs@plt+0x2cd10>
   322e0:	mov	r2, #143	; 0x8f
   322e4:	ldr	r1, [pc, #64]	; 3232c <fputs@plt+0x2cd14>
   322e8:	ldr	r3, [pc, #64]	; 32330 <fputs@plt+0x2cd18>
   322ec:	add	r0, pc, r0
   322f0:	add	r1, pc, r1
   322f4:	add	r3, pc, r3
   322f8:	bl	76bb0 <fputs@plt+0x71598>
   322fc:	ldr	r0, [pc, #48]	; 32334 <fputs@plt+0x2cd1c>
   32300:	mov	r2, #142	; 0x8e
   32304:	ldr	r1, [pc, #44]	; 32338 <fputs@plt+0x2cd20>
   32308:	ldr	r3, [pc, #44]	; 3233c <fputs@plt+0x2cd24>
   3230c:	add	r0, pc, r0
   32310:	add	r1, pc, r1
   32314:	add	r3, pc, r3
   32318:	bl	76bb0 <fputs@plt+0x71598>
   3231c:	bl	524c <__stack_chk_fail@plt>
   32320:	andeq	lr, r7, ip, ror #19
   32324:	andeq	r0, r0, r0, asr #8
   32328:	andeq	r8, r5, r0, lsr #2
   3232c:	andeq	r7, r5, r8, asr sp
   32330:	andeq	r7, r5, ip, lsl sp
   32334:	ldrdeq	pc, [r4], -r8
   32338:	andeq	r7, r5, r8, lsr sp
   3233c:	strdeq	r7, [r5], -ip
   32340:	ldr	r2, [pc, #668]	; 325e4 <fputs@plt+0x2cfcc>
   32344:	ldr	r1, [pc, #668]	; 325e8 <fputs@plt+0x2cfd0>
   32348:	add	r2, pc, r2
   3234c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32350:	sub	sp, sp, #4160	; 0x1040
   32354:	ldr	r7, [r2, r1]
   32358:	sub	sp, sp, #12
   3235c:	ldr	r3, [r0, #36]	; 0x24
   32360:	add	r1, sp, #8192	; 0x2000
   32364:	mov	r5, r0
   32368:	ldr	r2, [r7]
   3236c:	lsl	r4, r3, #1
   32370:	cmp	r4, #255	; 0xff
   32374:	str	r2, [r1, #-4028]	; 0xfffff044
   32378:	movls	r4, #256	; 0x100
   3237c:	bls	32388 <fputs@plt+0x2cd70>
   32380:	cmp	r4, #65536	; 0x10000
   32384:	movcs	r4, #65536	; 0x10000
   32388:	cmp	r3, r4
   3238c:	bcs	325c8 <fputs@plt+0x2cfb0>
   32390:	ldr	r0, [r5, #32]
   32394:	mov	r1, r4
   32398:	bl	548c <realloc@plt>
   3239c:	cmp	r0, #0
   323a0:	beq	325d8 <fputs@plt+0x2cfc0>
   323a4:	ldr	r1, [r5, #36]	; 0x24
   323a8:	add	r3, sp, #72	; 0x48
   323ac:	ldrb	ip, [r5, #24]
   323b0:	sub	r6, r3, #52	; 0x34
   323b4:	rsb	r4, r1, r4
   323b8:	str	r0, [r5, #32]
   323bc:	ubfx	ip, ip, #6, #1
   323c0:	add	r0, r0, r1
   323c4:	add	r1, sp, #4160	; 0x1040
   323c8:	movw	r2, #61388	; 0xefcc
   323cc:	add	r1, r1, #8
   323d0:	movt	r2, #65535	; 0xffff
   323d4:	cmp	ip, #0
   323d8:	str	r4, [r6, #4]
   323dc:	str	r0, [r1, r2]
   323e0:	bne	32510 <fputs@plt+0x2cef8>
   323e4:	sub	lr, r3, #44	; 0x2c
   323e8:	str	ip, [r3, #-44]	; 0xffffffd4
   323ec:	str	ip, [r3, #-40]	; 0xffffffd8
   323f0:	movw	r2, #16448	; 0x4040
   323f4:	str	ip, [r3, #-20]	; 0xffffffec
   323f8:	movt	r2, #16384	; 0x4000
   323fc:	ldr	r0, [r5, #8]
   32400:	mov	r1, lr
   32404:	sub	r8, r3, #16
   32408:	mov	r4, #1
   3240c:	movw	r3, #4108	; 0x100c
   32410:	str	r6, [lr, #8]
   32414:	str	r3, [lr, #20]
   32418:	str	r8, [lr, #16]
   3241c:	str	r4, [lr, #12]
   32420:	bl	53d8 <recvmsg@plt>
   32424:	cmp	r0, #0
   32428:	movge	r3, r4
   3242c:	blt	32598 <fputs@plt+0x2cf80>
   32430:	cmp	r0, #0
   32434:	beq	325d0 <fputs@plt+0x2cfb8>
   32438:	cmp	r3, #0
   3243c:	ldr	r3, [r5, #36]	; 0x24
   32440:	add	r0, r3, r0
   32444:	str	r0, [r5, #36]	; 0x24
   32448:	beq	324e0 <fputs@plt+0x2cec8>
   3244c:	add	r6, sp, #28
   32450:	ldr	r3, [r6, #20]
   32454:	cmp	r3, #11
   32458:	bls	324e0 <fputs@plt+0x2cec8>
   3245c:	ldr	r4, [r6, #16]
   32460:	cmp	r4, #0
   32464:	beq	324e0 <fputs@plt+0x2cec8>
   32468:	ldr	sl, [pc, #380]	; 325ec <fputs@plt+0x2cfd4>
   3246c:	ldr	r9, [pc, #380]	; 325f0 <fputs@plt+0x2cfd8>
   32470:	ldr	r8, [pc, #380]	; 325f4 <fputs@plt+0x2cfdc>
   32474:	add	sl, pc, sl
   32478:	add	r9, pc, r9
   3247c:	add	r8, pc, r8
   32480:	ldr	fp, [r4, #4]
   32484:	cmp	fp, #1
   32488:	beq	32570 <fputs@plt+0x2cf58>
   3248c:	bl	77b7c <fputs@plt+0x72564>
   32490:	cmp	r0, #6
   32494:	bgt	32544 <fputs@plt+0x2cf2c>
   32498:	ldr	r3, [r4]
   3249c:	cmp	r3, #11
   324a0:	bls	324e0 <fputs@plt+0x2cec8>
   324a4:	add	r3, r3, #3
   324a8:	ldr	r0, [r6, #16]
   324ac:	bic	r3, r3, #3
   324b0:	ldr	r1, [r6, #20]
   324b4:	add	r4, r4, r3
   324b8:	add	r2, r4, #12
   324bc:	add	r3, r0, r1
   324c0:	cmp	r3, r2
   324c4:	bcc	324e0 <fputs@plt+0x2cec8>
   324c8:	ldr	r2, [r4]
   324cc:	add	r2, r2, #3
   324d0:	bic	r2, r2, #3
   324d4:	add	r2, r4, r2
   324d8:	cmp	r3, r2
   324dc:	bcs	32480 <fputs@plt+0x2ce68>
   324e0:	mov	r0, r5
   324e4:	bl	31ae4 <fputs@plt+0x2c4cc>
   324e8:	cmp	r0, #0
   324ec:	moveq	r0, #1
   324f0:	add	r3, sp, #8192	; 0x2000
   324f4:	ldr	r2, [r3, #-4028]	; 0xfffff044
   324f8:	ldr	r3, [r7]
   324fc:	cmp	r2, r3
   32500:	bne	325e0 <fputs@plt+0x2cfc8>
   32504:	add	sp, sp, #4160	; 0x1040
   32508:	add	sp, sp, #12
   3250c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32510:	mov	r1, r6
   32514:	ldr	r0, [r5, #8]
   32518:	mov	r2, #1
   3251c:	bl	54c8 <readv@plt>
   32520:	cmp	r0, #0
   32524:	movge	r3, #0
   32528:	bge	32430 <fputs@plt+0x2ce18>
   3252c:	bl	55b8 <__errno_location@plt>
   32530:	ldr	r0, [r0]
   32534:	cmp	r0, #11
   32538:	rsbne	r0, r0, #0
   3253c:	moveq	r0, #0
   32540:	b	324f0 <fputs@plt+0x2ced8>
   32544:	str	r9, [sp]
   32548:	mov	r1, #0
   3254c:	str	r8, [sp, #4]
   32550:	mov	r2, sl
   32554:	str	fp, [sp, #8]
   32558:	mov	r3, #572	; 0x23c
   3255c:	ldr	ip, [r4, #8]
   32560:	mov	r0, #7
   32564:	str	ip, [sp, #12]
   32568:	bl	76de4 <fputs@plt+0x717cc>
   3256c:	b	32498 <fputs@plt+0x2ce80>
   32570:	ldr	r3, [r4, #8]
   32574:	cmp	r3, #1
   32578:	bne	3248c <fputs@plt+0x2ce74>
   3257c:	ldr	r1, [r4]
   32580:	add	r0, r4, #12
   32584:	sub	r1, r1, #12
   32588:	lsr	r1, r1, #2
   3258c:	bl	66020 <fputs@plt+0x60a08>
   32590:	mvn	r0, #4
   32594:	b	324f0 <fputs@plt+0x2ced8>
   32598:	bl	55b8 <__errno_location@plt>
   3259c:	ldr	r0, [r0]
   325a0:	cmp	r0, #88	; 0x58
   325a4:	bne	32534 <fputs@plt+0x2cf1c>
   325a8:	ldrb	r3, [r5, #24]
   325ac:	mov	r1, r6
   325b0:	mov	r2, r4
   325b4:	ldr	r0, [r5, #8]
   325b8:	orr	r3, r3, #64	; 0x40
   325bc:	strb	r3, [r5, #24]
   325c0:	bl	54c8 <readv@plt>
   325c4:	b	32520 <fputs@plt+0x2cf08>
   325c8:	mvn	r0, #104	; 0x68
   325cc:	b	324f0 <fputs@plt+0x2ced8>
   325d0:	mvn	r0, #103	; 0x67
   325d4:	b	324f0 <fputs@plt+0x2ced8>
   325d8:	mvn	r0, #11
   325dc:	b	324f0 <fputs@plt+0x2ced8>
   325e0:	bl	524c <__stack_chk_fail@plt>
   325e4:	andeq	lr, r7, r0, lsr r8
   325e8:	andeq	r0, r0, r0, asr #8
   325ec:	ldrdeq	r7, [r5], -r4
   325f0:	andeq	r7, r5, ip, ror #21
   325f4:			; <UNDEFINED> instruction: 0x00057fb0
   325f8:	push	{r4, lr}
   325fc:	subs	r4, r0, #0
   32600:	beq	32628 <fputs@plt+0x2d010>
   32604:	ldr	r3, [r4, #4]
   32608:	cmp	r3, #2
   3260c:	bne	32648 <fputs@plt+0x2d030>
   32610:	bl	31ae4 <fputs@plt+0x2c4cc>
   32614:	cmp	r0, #0
   32618:	popne	{r4, pc}
   3261c:	mov	r0, r4
   32620:	pop	{r4, lr}
   32624:	b	32340 <fputs@plt+0x2cd28>
   32628:	ldr	r0, [pc, #56]	; 32668 <fputs@plt+0x2d050>
   3262c:	mov	r2, #508	; 0x1fc
   32630:	ldr	r1, [pc, #52]	; 3266c <fputs@plt+0x2d054>
   32634:	ldr	r3, [pc, #52]	; 32670 <fputs@plt+0x2d058>
   32638:	add	r0, pc, r0
   3263c:	add	r1, pc, r1
   32640:	add	r3, pc, r3
   32644:	bl	76bb0 <fputs@plt+0x71598>
   32648:	ldr	r0, [pc, #36]	; 32674 <fputs@plt+0x2d05c>
   3264c:	movw	r2, #509	; 0x1fd
   32650:	ldr	r1, [pc, #32]	; 32678 <fputs@plt+0x2d060>
   32654:	ldr	r3, [pc, #32]	; 3267c <fputs@plt+0x2d064>
   32658:	add	r0, pc, r0
   3265c:	add	r1, pc, r1
   32660:	add	r3, pc, r3
   32664:	bl	76bb0 <fputs@plt+0x71598>
   32668:	andeq	pc, r4, ip, lsr #1
   3266c:	andeq	r7, r5, ip, lsl #20
   32670:	andeq	r8, r5, ip, ror r0
   32674:			; <UNDEFINED> instruction: 0x00057db4
   32678:	andeq	r7, r5, ip, ror #19
   3267c:	andeq	r8, r5, ip, asr r0
   32680:	ldr	r3, [r0, #356]	; 0x164
   32684:	cmp	r3, #2
   32688:	bhi	326b0 <fputs@plt+0x2d098>
   3268c:	add	r2, r0, r3, lsl #3
   32690:	ldr	r0, [r2, #336]	; 0x150
   32694:	add	r3, r3, #1
   32698:	add	r2, r2, #8
   3269c:	cmp	r0, #0
   326a0:	bne	326b8 <fputs@plt+0x2d0a0>
   326a4:	cmp	r3, #3
   326a8:	bne	32690 <fputs@plt+0x2d078>
   326ac:	bx	lr
   326b0:	mov	r0, #0
   326b4:	bx	lr
   326b8:	mov	r0, #1
   326bc:	bx	lr
   326c0:	ldr	r3, [pc, #244]	; 327bc <fputs@plt+0x2d1a4>
   326c4:	ldr	r2, [pc, #244]	; 327c0 <fputs@plt+0x2d1a8>
   326c8:	add	r3, pc, r3
   326cc:	push	{r4, r5, r6, lr}
   326d0:	subs	r4, r0, #0
   326d4:	ldr	r6, [r3, r2]
   326d8:	sub	sp, sp, #16
   326dc:	ldr	r3, [r6]
   326e0:	str	r3, [sp, #12]
   326e4:	beq	32798 <fputs@plt+0x2d180>
   326e8:	ldrb	r3, [r4, #24]
   326ec:	add	r5, sp, #16
   326f0:	mov	r2, #4
   326f4:	ldr	r0, [r4, #8]
   326f8:	eor	r3, r3, r2
   326fc:	str	r2, [sp]
   32700:	ubfx	r3, r3, #2, #1
   32704:	mov	r1, #1
   32708:	str	r3, [r5, #-8]!
   3270c:	mov	r2, #16
   32710:	mov	r3, r5
   32714:	bl	5510 <setsockopt@plt>
   32718:	ldrb	r3, [r4, #24]
   3271c:	ldr	r0, [r4, #8]
   32720:	mov	r2, #4
   32724:	tst	r3, #4
   32728:	mov	r1, #1
   3272c:	mov	r3, r5
   32730:	ldreq	ip, [r4, #976]	; 0x3d0
   32734:	movne	ip, #0
   32738:	str	r2, [sp]
   3273c:	mov	r2, #34	; 0x22
   32740:	ubfxeq	ip, ip, #11, #1
   32744:	str	ip, [sp, #8]
   32748:	bl	5510 <setsockopt@plt>
   3274c:	mov	r1, #8388608	; 0x800000
   32750:	ldr	r0, [r4, #8]
   32754:	bl	6ae6c <fputs@plt+0x65854>
   32758:	mov	r1, #8388608	; 0x800000
   3275c:	ldr	r0, [r4, #12]
   32760:	bl	6ad78 <fputs@plt+0x65760>
   32764:	ldr	ip, [sp, #12]
   32768:	ldr	r0, [r6]
   3276c:	mov	r1, #1
   32770:	ldrb	r3, [r4, #24]
   32774:	mov	r2, #0
   32778:	cmp	ip, r0
   3277c:	str	r1, [r4, #16]
   32780:	bfc	r3, #0, #1
   32784:	str	r2, [r4, #20]
   32788:	strb	r3, [r4, #24]
   3278c:	bne	327b8 <fputs@plt+0x2d1a0>
   32790:	add	sp, sp, #16
   32794:	pop	{r4, r5, r6, pc}
   32798:	ldr	r0, [pc, #36]	; 327c4 <fputs@plt+0x2d1ac>
   3279c:	movw	r2, #585	; 0x249
   327a0:	ldr	r1, [pc, #32]	; 327c8 <fputs@plt+0x2d1b0>
   327a4:	ldr	r3, [pc, #32]	; 327cc <fputs@plt+0x2d1b4>
   327a8:	add	r0, pc, r0
   327ac:	add	r1, pc, r1
   327b0:	add	r3, pc, r3
   327b4:	bl	76bb0 <fputs@plt+0x71598>
   327b8:	bl	524c <__stack_chk_fail@plt>
   327bc:			; <UNDEFINED> instruction: 0x0007e4b0
   327c0:	andeq	r0, r0, r0, asr #8
   327c4:	andeq	lr, r4, ip, lsr pc
   327c8:	muleq	r5, ip, r8
   327cc:	andeq	r7, r5, r4, lsl #14
   327d0:	ldr	r3, [pc, #708]	; 32a9c <fputs@plt+0x2d484>
   327d4:	ldr	r2, [pc, #708]	; 32aa0 <fputs@plt+0x2d488>
   327d8:	add	r3, pc, r3
   327dc:	push	{r4, r5, r6, r7, r8, r9, lr}
   327e0:	subs	r6, r0, #0
   327e4:	ldr	r7, [r3, r2]
   327e8:	sub	sp, sp, #36	; 0x24
   327ec:	ldr	r3, [r7]
   327f0:	str	r3, [sp, #28]
   327f4:	beq	32a5c <fputs@plt+0x2d444>
   327f8:	add	r1, r6, #376	; 0x178
   327fc:	ldr	r0, [r6, #8]
   32800:	bl	6ce8c <fputs@plt+0x67874>
   32804:	ldrb	r3, [r6, #24]
   32808:	add	r1, r6, #388	; 0x184
   3280c:	mvn	r2, r0
   32810:	ldr	r0, [r6, #8]
   32814:	lsr	r2, r2, #31
   32818:	bfi	r3, r2, #3, #1
   3281c:	strb	r3, [r6, #24]
   32820:	bl	6cfc8 <fputs@plt+0x679b0>
   32824:	adds	r3, r0, #95	; 0x5f
   32828:	mov	r4, r0
   3282c:	movne	r3, #1
   32830:	ands	r3, r3, r0, lsr #31
   32834:	beq	32844 <fputs@plt+0x2d22c>
   32838:	bl	77b7c <fputs@plt+0x72564>
   3283c:	cmp	r0, #6
   32840:	bgt	3298c <fputs@plt+0x2d374>
   32844:	mov	r3, #2
   32848:	mov	r0, #1
   3284c:	str	r3, [r6, #4]
   32850:	movw	r4, #30784	; 0x7840
   32854:	bl	6ff34 <fputs@plt+0x6a91c>
   32858:	movt	r4, #381	; 0x17d
   3285c:	mov	ip, #368	; 0x170
   32860:	mov	r2, #0
   32864:	mov	r5, #0
   32868:	mov	r3, r2
   3286c:	adds	r4, r4, r0
   32870:	ldr	r0, [r6, #8]
   32874:	adc	r5, r5, r1
   32878:	mov	r1, #1
   3287c:	strd	r4, [r6, ip]
   32880:	bl	52ed8 <fputs@plt+0x4d8c0>
   32884:	cmp	r0, #0
   32888:	ble	329c0 <fputs@plt+0x2d3a8>
   3288c:	ldr	r0, [r6, #12]
   32890:	ldr	r3, [r6, #8]
   32894:	cmp	r0, r3
   32898:	beq	328d0 <fputs@plt+0x2d2b8>
   3289c:	mov	r2, #0
   328a0:	mov	r1, #1
   328a4:	mov	r3, r2
   328a8:	bl	52ed8 <fputs@plt+0x4d8c0>
   328ac:	cmp	r0, #0
   328b0:	bgt	328d0 <fputs@plt+0x2d2b8>
   328b4:	mov	ip, #968	; 0x3c8
   328b8:	mvn	r0, #1
   328bc:	ldrd	r2, [r6, ip]
   328c0:	mvn	r1, #0
   328c4:	and	r2, r2, r0
   328c8:	and	r3, r3, r1
   328cc:	strd	r2, [r6, ip]
   328d0:	ldrb	r3, [r6, #24]
   328d4:	tst	r3, #16
   328d8:	bne	329e0 <fputs@plt+0x2d3c8>
   328dc:	tst	r3, #32
   328e0:	beq	329ec <fputs@plt+0x2d3d4>
   328e4:	ldr	r0, [pc, #440]	; 32aa4 <fputs@plt+0x2d48c>
   328e8:	mov	r1, #9
   328ec:	mov	r4, #9
   328f0:	add	r0, pc, r0
   328f4:	bl	6759c <fputs@plt+0x61f84>
   328f8:	ldr	r1, [pc, #424]	; 32aa8 <fputs@plt+0x2d490>
   328fc:	add	r1, pc, r1
   32900:	mov	r5, r0
   32904:	str	r0, [r6, #360]	; 0x168
   32908:	cmp	r5, #0
   3290c:	beq	32a50 <fputs@plt+0x2d438>
   32910:	mov	r0, #968	; 0x3c8
   32914:	mov	r2, #1
   32918:	ldrd	r8, [r6, r0]
   3291c:	mov	r3, #0
   32920:	and	r2, r2, r8
   32924:	and	r3, r3, r9
   32928:	ldr	r8, [pc, #380]	; 32aac <fputs@plt+0x2d494>
   3292c:	orrs	r0, r2, r3
   32930:	add	r8, pc, r8
   32934:	ldreq	r8, [pc, #372]	; 32ab0 <fputs@plt+0x2d498>
   32938:	addeq	r8, pc, r8
   3293c:	str	r1, [r6, #332]	; 0x14c
   32940:	add	r0, r1, #1
   32944:	bl	4fc4 <strlen@plt>
   32948:	lsl	r4, r4, #1
   3294c:	str	r5, [r6, #340]	; 0x154
   32950:	str	r4, [r6, #344]	; 0x158
   32954:	str	r8, [r6, #348]	; 0x15c
   32958:	add	r3, r0, #1
   3295c:	mov	r0, r8
   32960:	str	r3, [r6, #336]	; 0x150
   32964:	bl	4fc4 <strlen@plt>
   32968:	str	r0, [r6, #352]	; 0x160
   3296c:	mov	r0, r6
   32970:	bl	32184 <fputs@plt+0x2cb6c>
   32974:	ldr	r2, [sp, #28]
   32978:	ldr	r3, [r7]
   3297c:	cmp	r2, r3
   32980:	bne	32a58 <fputs@plt+0x2d440>
   32984:	add	sp, sp, #36	; 0x24
   32988:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3298c:	ldr	lr, [pc, #288]	; 32ab4 <fputs@plt+0x2d49c>
   32990:	mov	r1, r4
   32994:	ldr	ip, [pc, #284]	; 32ab8 <fputs@plt+0x2d4a0>
   32998:	movw	r3, #615	; 0x267
   3299c:	ldr	r2, [pc, #280]	; 32abc <fputs@plt+0x2d4a4>
   329a0:	add	lr, pc, lr
   329a4:	add	ip, pc, ip
   329a8:	str	lr, [sp]
   329ac:	add	r2, pc, r2
   329b0:	str	ip, [sp, #4]
   329b4:	mov	r0, #7
   329b8:	bl	76de4 <fputs@plt+0x717cc>
   329bc:	b	32844 <fputs@plt+0x2d22c>
   329c0:	mov	ip, #968	; 0x3c8
   329c4:	mvn	r0, #1
   329c8:	ldrd	r2, [r6, ip]
   329cc:	mvn	r1, #0
   329d0:	and	r2, r2, r0
   329d4:	and	r3, r3, r1
   329d8:	strd	r2, [r6, ip]
   329dc:	b	3288c <fputs@plt+0x2d274>
   329e0:	mov	r0, r6
   329e4:	bl	325f8 <fputs@plt+0x2cfe0>
   329e8:	b	32974 <fputs@plt+0x2d35c>
   329ec:	bl	4afc <geteuid@plt>
   329f0:	add	r5, sp, #12
   329f4:	ldr	ip, [pc, #196]	; 32ac0 <fputs@plt+0x2d4a8>
   329f8:	mov	r1, #13
   329fc:	mov	r3, r1
   32a00:	mov	r2, #1
   32a04:	add	ip, pc, ip
   32a08:	str	ip, [sp]
   32a0c:	str	r0, [sp, #4]
   32a10:	mov	r0, r5
   32a14:	bl	5150 <__snprintf_chk@plt>
   32a18:	cmp	r0, #12
   32a1c:	bhi	32a7c <fputs@plt+0x2d464>
   32a20:	mov	r0, r5
   32a24:	bl	4fc4 <strlen@plt>
   32a28:	mov	r4, r0
   32a2c:	mov	r0, r5
   32a30:	mov	r1, r4
   32a34:	bl	6759c <fputs@plt+0x61f84>
   32a38:	ldr	r1, [pc, #132]	; 32ac4 <fputs@plt+0x2d4ac>
   32a3c:	add	r1, pc, r1
   32a40:	add	r1, r1, #20
   32a44:	mov	r5, r0
   32a48:	str	r0, [r6, #360]	; 0x168
   32a4c:	b	32908 <fputs@plt+0x2d2f0>
   32a50:	mvn	r0, #11
   32a54:	b	32974 <fputs@plt+0x2d35c>
   32a58:	bl	524c <__stack_chk_fail@plt>
   32a5c:	ldr	r0, [pc, #100]	; 32ac8 <fputs@plt+0x2d4b0>
   32a60:	mov	r2, #660	; 0x294
   32a64:	ldr	r1, [pc, #96]	; 32acc <fputs@plt+0x2d4b4>
   32a68:	ldr	r3, [pc, #96]	; 32ad0 <fputs@plt+0x2d4b8>
   32a6c:	add	r0, pc, r0
   32a70:	add	r1, pc, r1
   32a74:	add	r3, pc, r3
   32a78:	bl	76bb0 <fputs@plt+0x71598>
   32a7c:	ldr	r0, [pc, #80]	; 32ad4 <fputs@plt+0x2d4bc>
   32a80:	movw	r2, #635	; 0x27b
   32a84:	ldr	r1, [pc, #76]	; 32ad8 <fputs@plt+0x2d4c0>
   32a88:	ldr	r3, [pc, #76]	; 32adc <fputs@plt+0x2d4c4>
   32a8c:	add	r0, pc, r0
   32a90:	add	r1, pc, r1
   32a94:	add	r3, pc, r3
   32a98:	bl	76bb0 <fputs@plt+0x71598>
   32a9c:	andeq	lr, r7, r0, lsr #7
   32aa0:	andeq	r0, r0, r0, asr #8
   32aa4:	ldrdeq	r7, [r5], -r0
   32aa8:	muleq	r5, r4, r5
   32aac:	andeq	r7, r5, r4, lsr fp
   32ab0:	andeq	r7, r5, ip, asr #22
   32ab4:	andeq	r7, r5, r8, lsl #13
   32ab8:	andeq	r7, r5, ip, ror #21
   32abc:	muleq	r5, ip, r6
   32ac0:	andeq	r1, r6, ip, lsl #26
   32ac4:	andeq	r7, r5, r4, asr r4
   32ac8:	andeq	lr, r4, r8, ror ip
   32acc:	ldrdeq	r7, [r5], -r8
   32ad0:	andeq	r7, r5, r4, lsl #11
   32ad4:	andeq	r7, r5, r0, asr #20
   32ad8:			; <UNDEFINED> instruction: 0x000575b8
   32adc:	muleq	r5, r8, r4
   32ae0:	push	{r4, lr}
   32ae4:	subs	r4, r0, #0
   32ae8:	beq	32b8c <fputs@plt+0x2d574>
   32aec:	ldr	r3, [r4, #8]
   32af0:	cmp	r3, #0
   32af4:	bge	32bec <fputs@plt+0x2d5d4>
   32af8:	ldr	r3, [r4, #12]
   32afc:	cmp	r3, #0
   32b00:	bge	32bcc <fputs@plt+0x2d5b4>
   32b04:	ldrh	r0, [r4, #148]	; 0x94
   32b08:	cmp	r0, #0
   32b0c:	beq	32bac <fputs@plt+0x2d594>
   32b10:	movw	r1, #2049	; 0x801
   32b14:	mov	r2, #0
   32b18:	movt	r1, #8
   32b1c:	bl	4f1c <socket@plt>
   32b20:	cmp	r0, #0
   32b24:	str	r0, [r4, #8]
   32b28:	blt	32b74 <fputs@plt+0x2d55c>
   32b2c:	str	r0, [r4, #12]
   32b30:	mov	r0, r4
   32b34:	bl	326c0 <fputs@plt+0x2d0a8>
   32b38:	ldr	r0, [r4, #8]
   32b3c:	add	r1, r4, #148	; 0x94
   32b40:	ldr	r2, [r4, #276]	; 0x114
   32b44:	bl	4b14 <connect@plt>
   32b48:	cmp	r0, #0
   32b4c:	blt	32b5c <fputs@plt+0x2d544>
   32b50:	mov	r0, r4
   32b54:	pop	{r4, lr}
   32b58:	b	327d0 <fputs@plt+0x2d1b8>
   32b5c:	bl	55b8 <__errno_location@plt>
   32b60:	ldr	r0, [r0]
   32b64:	cmp	r0, #115	; 0x73
   32b68:	beq	32b84 <fputs@plt+0x2d56c>
   32b6c:	rsb	r0, r0, #0
   32b70:	pop	{r4, pc}
   32b74:	bl	55b8 <__errno_location@plt>
   32b78:	ldr	r0, [r0]
   32b7c:	rsb	r0, r0, #0
   32b80:	pop	{r4, pc}
   32b84:	mov	r0, #1
   32b88:	pop	{r4, pc}
   32b8c:	ldr	r0, [pc, #120]	; 32c0c <fputs@plt+0x2d5f4>
   32b90:	movw	r2, #683	; 0x2ab
   32b94:	ldr	r1, [pc, #116]	; 32c10 <fputs@plt+0x2d5f8>
   32b98:	ldr	r3, [pc, #116]	; 32c14 <fputs@plt+0x2d5fc>
   32b9c:	add	r0, pc, r0
   32ba0:	add	r1, pc, r1
   32ba4:	add	r3, pc, r3
   32ba8:	bl	76bb0 <fputs@plt+0x71598>
   32bac:	ldr	r0, [pc, #100]	; 32c18 <fputs@plt+0x2d600>
   32bb0:	movw	r2, #686	; 0x2ae
   32bb4:	ldr	r1, [pc, #96]	; 32c1c <fputs@plt+0x2d604>
   32bb8:	ldr	r3, [pc, #96]	; 32c20 <fputs@plt+0x2d608>
   32bbc:	add	r0, pc, r0
   32bc0:	add	r1, pc, r1
   32bc4:	add	r3, pc, r3
   32bc8:	bl	76bb0 <fputs@plt+0x71598>
   32bcc:	ldr	r0, [pc, #80]	; 32c24 <fputs@plt+0x2d60c>
   32bd0:	movw	r2, #685	; 0x2ad
   32bd4:	ldr	r1, [pc, #76]	; 32c28 <fputs@plt+0x2d610>
   32bd8:	ldr	r3, [pc, #76]	; 32c2c <fputs@plt+0x2d614>
   32bdc:	add	r0, pc, r0
   32be0:	add	r1, pc, r1
   32be4:	add	r3, pc, r3
   32be8:	bl	76bb0 <fputs@plt+0x71598>
   32bec:	ldr	r0, [pc, #60]	; 32c30 <fputs@plt+0x2d618>
   32bf0:	mov	r2, #684	; 0x2ac
   32bf4:	ldr	r1, [pc, #56]	; 32c34 <fputs@plt+0x2d61c>
   32bf8:	ldr	r3, [pc, #56]	; 32c38 <fputs@plt+0x2d620>
   32bfc:	add	r0, pc, r0
   32c00:	add	r1, pc, r1
   32c04:	add	r3, pc, r3
   32c08:	bl	76bb0 <fputs@plt+0x71598>
   32c0c:	andeq	lr, r4, r8, asr #22
   32c10:	andeq	r7, r5, r8, lsr #9
   32c14:	strdeq	r7, [r5], -r0
   32c18:	andeq	r7, r5, r8, lsl #19
   32c1c:	andeq	r7, r5, r8, lsl #9
   32c20:	ldrdeq	r7, [r5], -r0
   32c24:	andeq	r7, r5, r4, asr r9
   32c28:	andeq	r7, r5, r8, ror #8
   32c2c:			; <UNDEFINED> instruction: 0x000573b0
   32c30:	andeq	r7, r5, r4, lsr #18
   32c34:	andeq	r7, r5, r8, asr #8
   32c38:	muleq	r5, r0, r3
   32c3c:	ldr	r3, [pc, #572]	; 32e80 <fputs@plt+0x2d868>
   32c40:	ldr	r2, [pc, #572]	; 32e84 <fputs@plt+0x2d86c>
   32c44:	add	r3, pc, r3
   32c48:	push	{r4, r5, r6, r7, lr}
   32c4c:	subs	r4, r0, #0
   32c50:	ldr	r5, [r3, r2]
   32c54:	sub	sp, sp, #28
   32c58:	ldr	r3, [r5]
   32c5c:	str	r3, [sp, #20]
   32c60:	beq	32dc0 <fputs@plt+0x2d7a8>
   32c64:	ldr	r3, [r4, #8]
   32c68:	cmp	r3, #0
   32c6c:	bge	32e20 <fputs@plt+0x2d808>
   32c70:	ldr	r3, [r4, #12]
   32c74:	cmp	r3, #0
   32c78:	bge	32e00 <fputs@plt+0x2d7e8>
   32c7c:	ldr	r3, [r4, #408]	; 0x198
   32c80:	cmp	r3, #0
   32c84:	beq	32de0 <fputs@plt+0x2d7c8>
   32c88:	add	r6, sp, #4
   32c8c:	movw	r1, #2049	; 0x801
   32c90:	mov	r0, #1
   32c94:	movt	r1, #8
   32c98:	mov	r3, r6
   32c9c:	mov	r2, #0
   32ca0:	bl	4c40 <socketpair@plt>
   32ca4:	cmp	r0, #0
   32ca8:	blt	32dac <fputs@plt+0x2d794>
   32cac:	bl	53cc <fork@plt>
   32cb0:	subs	r7, r0, #0
   32cb4:	blt	32da4 <fputs@plt+0x2d78c>
   32cb8:	bne	32d68 <fputs@plt+0x2d750>
   32cbc:	bl	66f38 <fputs@plt+0x61920>
   32cc0:	mov	r1, #1
   32cc4:	add	r0, sp, #8
   32cc8:	bl	67890 <fputs@plt+0x62278>
   32ccc:	mov	r2, r7
   32cd0:	mov	r1, r7
   32cd4:	ldr	r0, [sp, #8]
   32cd8:	bl	5594 <dup3@plt>
   32cdc:	subs	r2, r0, #0
   32ce0:	bne	32e40 <fputs@plt+0x2d828>
   32ce4:	ldr	r0, [sp, #8]
   32ce8:	mov	r1, #1
   32cec:	bl	5594 <dup3@plt>
   32cf0:	cmp	r0, #1
   32cf4:	bne	32e60 <fputs@plt+0x2d848>
   32cf8:	ldr	r0, [sp, #8]
   32cfc:	cmp	r0, #1
   32d00:	bls	32d08 <fputs@plt+0x2d6f0>
   32d04:	bl	65fb8 <fputs@plt+0x609a0>
   32d08:	mov	r0, #0
   32d0c:	mov	r1, r0
   32d10:	bl	67800 <fputs@plt+0x621e8>
   32d14:	mov	r1, #0
   32d18:	mov	r0, #1
   32d1c:	bl	67800 <fputs@plt+0x621e8>
   32d20:	mov	r0, #0
   32d24:	mov	r1, r0
   32d28:	bl	67770 <fputs@plt+0x62158>
   32d2c:	mov	r1, #0
   32d30:	mov	r0, #1
   32d34:	bl	67770 <fputs@plt+0x62158>
   32d38:	ldr	r3, [r4, #412]	; 0x19c
   32d3c:	cmp	r3, #0
   32d40:	addeq	r1, sp, #12
   32d44:	streq	r3, [sp, #16]
   32d48:	ldreq	r2, [r4, #408]	; 0x198
   32d4c:	movne	r1, r3
   32d50:	ldrne	r0, [r4, #408]	; 0x198
   32d54:	moveq	r0, r2
   32d58:	streq	r2, [sp, #12]
   32d5c:	bl	4d9c <execvp@plt>
   32d60:	mov	r0, #1
   32d64:	bl	4e2c <_exit@plt>
   32d68:	ldr	r0, [sp, #8]
   32d6c:	bl	65fb8 <fputs@plt+0x609a0>
   32d70:	ldr	r3, [sp, #4]
   32d74:	mov	r0, r4
   32d78:	str	r3, [r4, #8]
   32d7c:	str	r3, [r4, #12]
   32d80:	bl	326c0 <fputs@plt+0x2d0a8>
   32d84:	mov	r0, r4
   32d88:	bl	327d0 <fputs@plt+0x2d1b8>
   32d8c:	ldr	r2, [sp, #20]
   32d90:	ldr	r3, [r5]
   32d94:	cmp	r2, r3
   32d98:	bne	32dbc <fputs@plt+0x2d7a4>
   32d9c:	add	sp, sp, #28
   32da0:	pop	{r4, r5, r6, r7, pc}
   32da4:	mov	r0, r6
   32da8:	bl	67d58 <fputs@plt+0x62740>
   32dac:	bl	55b8 <__errno_location@plt>
   32db0:	ldr	r0, [r0]
   32db4:	rsb	r0, r0, #0
   32db8:	b	32d8c <fputs@plt+0x2d774>
   32dbc:	bl	524c <__stack_chk_fail@plt>
   32dc0:	ldr	r0, [pc, #192]	; 32e88 <fputs@plt+0x2d870>
   32dc4:	movw	r2, #711	; 0x2c7
   32dc8:	ldr	r1, [pc, #188]	; 32e8c <fputs@plt+0x2d874>
   32dcc:	ldr	r3, [pc, #188]	; 32e90 <fputs@plt+0x2d878>
   32dd0:	add	r0, pc, r0
   32dd4:	add	r1, pc, r1
   32dd8:	add	r3, pc, r3
   32ddc:	bl	76bb0 <fputs@plt+0x71598>
   32de0:	ldr	r0, [pc, #172]	; 32e94 <fputs@plt+0x2d87c>
   32de4:	movw	r2, #714	; 0x2ca
   32de8:	ldr	r1, [pc, #168]	; 32e98 <fputs@plt+0x2d880>
   32dec:	ldr	r3, [pc, #168]	; 32e9c <fputs@plt+0x2d884>
   32df0:	add	r0, pc, r0
   32df4:	add	r1, pc, r1
   32df8:	add	r3, pc, r3
   32dfc:	bl	76bb0 <fputs@plt+0x71598>
   32e00:	ldr	r0, [pc, #152]	; 32ea0 <fputs@plt+0x2d888>
   32e04:	movw	r2, #713	; 0x2c9
   32e08:	ldr	r1, [pc, #148]	; 32ea4 <fputs@plt+0x2d88c>
   32e0c:	ldr	r3, [pc, #148]	; 32ea8 <fputs@plt+0x2d890>
   32e10:	add	r0, pc, r0
   32e14:	add	r1, pc, r1
   32e18:	add	r3, pc, r3
   32e1c:	bl	76bb0 <fputs@plt+0x71598>
   32e20:	ldr	r0, [pc, #132]	; 32eac <fputs@plt+0x2d894>
   32e24:	mov	r2, #712	; 0x2c8
   32e28:	ldr	r1, [pc, #128]	; 32eb0 <fputs@plt+0x2d898>
   32e2c:	ldr	r3, [pc, #128]	; 32eb4 <fputs@plt+0x2d89c>
   32e30:	add	r0, pc, r0
   32e34:	add	r1, pc, r1
   32e38:	add	r3, pc, r3
   32e3c:	bl	76bb0 <fputs@plt+0x71598>
   32e40:	ldr	r0, [pc, #112]	; 32eb8 <fputs@plt+0x2d8a0>
   32e44:	mov	r2, #732	; 0x2dc
   32e48:	ldr	r1, [pc, #108]	; 32ebc <fputs@plt+0x2d8a4>
   32e4c:	ldr	r3, [pc, #108]	; 32ec0 <fputs@plt+0x2d8a8>
   32e50:	add	r0, pc, r0
   32e54:	add	r1, pc, r1
   32e58:	add	r3, pc, r3
   32e5c:	bl	76bb0 <fputs@plt+0x71598>
   32e60:	ldr	r0, [pc, #92]	; 32ec4 <fputs@plt+0x2d8ac>
   32e64:	movw	r2, #733	; 0x2dd
   32e68:	ldr	r1, [pc, #88]	; 32ec8 <fputs@plt+0x2d8b0>
   32e6c:	ldr	r3, [pc, #88]	; 32ecc <fputs@plt+0x2d8b4>
   32e70:	add	r0, pc, r0
   32e74:	add	r1, pc, r1
   32e78:	add	r3, pc, r3
   32e7c:	bl	76bb0 <fputs@plt+0x71598>
   32e80:	andeq	sp, r7, r4, lsr pc
   32e84:	andeq	r0, r0, r0, asr #8
   32e88:	andeq	lr, r4, r4, lsl r9
   32e8c:	andeq	r7, r5, r4, ror r2
   32e90:	andeq	r7, r5, r0, lsl r2
   32e94:	andeq	r7, r5, r4, ror r7
   32e98:	andeq	r7, r5, r4, asr r2
   32e9c:	strdeq	r7, [r5], -r0
   32ea0:	andeq	r7, r5, r0, lsr #14
   32ea4:	andeq	r7, r5, r4, lsr r2
   32ea8:	ldrdeq	r7, [r5], -r0
   32eac:	strdeq	r7, [r5], -r0
   32eb0:	andeq	r7, r5, r4, lsl r2
   32eb4:			; <UNDEFINED> instruction: 0x000571b0
   32eb8:	andeq	r7, r5, r4, lsr #14
   32ebc:	strdeq	r7, [r5], -r4
   32ec0:	muleq	r5, r0, r1
   32ec4:	andeq	r7, r5, r0, lsr r7
   32ec8:	ldrdeq	r7, [r5], -r4
   32ecc:	andeq	r7, r5, r0, ror r1
   32ed0:	push	{r4, lr}
   32ed4:	subs	r4, r0, #0
   32ed8:	beq	32eec <fputs@plt+0x2d8d4>
   32edc:	bl	326c0 <fputs@plt+0x2d0a8>
   32ee0:	mov	r0, r4
   32ee4:	pop	{r4, lr}
   32ee8:	b	327d0 <fputs@plt+0x2d1b8>
   32eec:	ldr	r0, [pc, #24]	; 32f0c <fputs@plt+0x2d8f4>
   32ef0:	movw	r2, #762	; 0x2fa
   32ef4:	ldr	r1, [pc, #20]	; 32f10 <fputs@plt+0x2d8f8>
   32ef8:	ldr	r3, [pc, #20]	; 32f14 <fputs@plt+0x2d8fc>
   32efc:	add	r0, pc, r0
   32f00:	add	r1, pc, r1
   32f04:	add	r3, pc, r3
   32f08:	bl	76bb0 <fputs@plt+0x71598>
   32f0c:	andeq	lr, r4, r8, ror #15
   32f10:	andeq	r7, r5, r8, asr #2
   32f14:	andeq	r7, r5, ip, asr r7
   32f18:	ldr	r3, [pc, #968]	; 332e8 <fputs@plt+0x2dcd0>
   32f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32f20:	subs	r9, r0, #0
   32f24:	add	fp, sp, #32
   32f28:	ldr	r0, [pc, #956]	; 332ec <fputs@plt+0x2dcd4>
   32f2c:	sub	sp, sp, #44	; 0x2c
   32f30:	add	r3, pc, r3
   32f34:	mov	r4, r1
   32f38:	mov	r7, r2
   32f3c:	ldr	r8, [r3, r0]
   32f40:	ldr	r3, [r8]
   32f44:	str	r3, [fp, #-40]	; 0xffffffd8
   32f48:	beq	331f8 <fputs@plt+0x2dbe0>
   32f4c:	cmp	r1, #0
   32f50:	beq	33238 <fputs@plt+0x2dc20>
   32f54:	cmp	r2, #0
   32f58:	beq	33218 <fputs@plt+0x2dc00>
   32f5c:	ldr	r3, [r9, #4]
   32f60:	sub	r3, r3, #3
   32f64:	cmp	r3, #1
   32f68:	bhi	33258 <fputs@plt+0x2dc40>
   32f6c:	ldr	r5, [r1, #260]	; 0x104
   32f70:	ldr	r3, [r1, #264]	; 0x108
   32f74:	add	r5, r5, #7
   32f78:	ldr	r2, [r2]
   32f7c:	bic	r5, r5, #7
   32f80:	add	r3, r3, #16
   32f84:	add	r3, r3, r5
   32f88:	cmp	r2, r3
   32f8c:	bcc	32fac <fputs@plt+0x2d994>
   32f90:	mov	r0, #0
   32f94:	ldr	r2, [fp, #-40]	; 0xffffffd8
   32f98:	ldr	r3, [r8]
   32f9c:	cmp	r2, r3
   32fa0:	bne	331f4 <fputs@plt+0x2dbdc>
   32fa4:	sub	sp, fp, #32
   32fa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32fac:	ldrb	r3, [r1, #240]	; 0xf0
   32fb0:	tst	r3, #1
   32fb4:	beq	33278 <fputs@plt+0x2dc60>
   32fb8:	ldr	r2, [r1, #428]	; 0x1ac
   32fbc:	cmp	r2, #0
   32fc0:	bne	330a0 <fputs@plt+0x2da88>
   32fc4:	ldr	r3, [r1, #408]	; 0x198
   32fc8:	cmp	r3, #0
   32fcc:	bne	33298 <fputs@plt+0x2dc80>
   32fd0:	ldr	sl, [r1, #316]	; 0x13c
   32fd4:	add	sl, sl, #1
   32fd8:	cmp	sl, #1
   32fdc:	addls	r3, r1, #412	; 0x19c
   32fe0:	strls	r3, [r1, #408]	; 0x198
   32fe4:	bls	33024 <fputs@plt+0x2da0c>
   32fe8:	mvn	r0, #0
   32fec:	mov	r1, sl
   32ff0:	bl	7f53c <fputs@plt+0x79f24>
   32ff4:	cmp	r0, #7
   32ff8:	bls	332b8 <fputs@plt+0x2dca0>
   32ffc:	lsl	r0, sl, #3
   33000:	bl	5210 <malloc@plt>
   33004:	cmp	r0, #0
   33008:	str	r0, [r4, #408]	; 0x198
   3300c:	bne	33024 <fputs@plt+0x2da0c>
   33010:	mvn	r0, #11
   33014:	ldrb	r3, [r4, #240]	; 0xf0
   33018:	orr	r3, r3, #128	; 0x80
   3301c:	strb	r3, [r4, #240]	; 0xf0
   33020:	b	32f94 <fputs@plt+0x2d97c>
   33024:	add	r2, r5, #16
   33028:	mov	r0, r4
   3302c:	ldr	r1, [r4, #244]	; 0xf4
   33030:	bl	318d8 <fputs@plt+0x2c2c0>
   33034:	cmp	r0, #0
   33038:	blt	33014 <fputs@plt+0x2d9fc>
   3303c:	ldr	r3, [r4, #316]	; 0x13c
   33040:	add	r5, r4, #272	; 0x110
   33044:	cmp	r3, #0
   33048:	movne	r6, #0
   3304c:	bne	33080 <fputs@plt+0x2da68>
   33050:	b	33094 <fputs@plt+0x2da7c>
   33054:	mov	r0, r4
   33058:	ldr	r1, [r5, #4]
   3305c:	ldr	r2, [r5, #12]
   33060:	bl	318d8 <fputs@plt+0x2c2c0>
   33064:	cmp	r0, #0
   33068:	blt	33014 <fputs@plt+0x2d9fc>
   3306c:	ldr	r3, [r4, #316]	; 0x13c
   33070:	add	r6, r6, #1
   33074:	ldr	r5, [r5]
   33078:	cmp	r6, r3
   3307c:	bcs	33094 <fputs@plt+0x2da7c>
   33080:	mov	r0, r5
   33084:	bl	3d8a4 <fputs@plt+0x3828c>
   33088:	cmp	r0, #0
   3308c:	bge	33054 <fputs@plt+0x2da3c>
   33090:	b	33014 <fputs@plt+0x2d9fc>
   33094:	ldr	r2, [r4, #428]	; 0x1ac
   33098:	cmp	sl, r2
   3309c:	bne	332c8 <fputs@plt+0x2dcb0>
   330a0:	lsl	r2, r2, #3
   330a4:	ldr	r1, [r4, #408]	; 0x198
   330a8:	add	r3, r2, #8
   330ac:	sub	sp, sp, r3
   330b0:	mov	r0, sp
   330b4:	mov	r5, sp
   330b8:	bl	5018 <memcpy@plt>
   330bc:	sub	r1, fp, #36	; 0x24
   330c0:	mov	r3, #0
   330c4:	mov	r0, sp
   330c8:	str	r3, [r1, #-36]!	; 0xffffffdc
   330cc:	ldr	r2, [r7]
   330d0:	bl	310a4 <fputs@plt+0x2ba8c>
   330d4:	ldrb	r3, [r9, #24]
   330d8:	lsrs	r3, r3, #7
   330dc:	beq	33114 <fputs@plt+0x2dafc>
   330e0:	ldr	r0, [r9, #12]
   330e4:	mov	r1, r5
   330e8:	ldr	r2, [r4, #428]	; 0x1ac
   330ec:	bl	4e08 <writev@plt>
   330f0:	mov	r6, r0
   330f4:	cmp	r6, #0
   330f8:	bge	33160 <fputs@plt+0x2db48>
   330fc:	bl	55b8 <__errno_location@plt>
   33100:	ldr	r0, [r0]
   33104:	cmp	r0, #11
   33108:	rsbne	r0, r0, #0
   3310c:	bne	32f94 <fputs@plt+0x2d97c>
   33110:	b	32f90 <fputs@plt+0x2d978>
   33114:	ldr	r2, [r4, #332]	; 0x14c
   33118:	str	r3, [fp, #-68]	; 0xffffffbc
   3311c:	cmp	r2, #0
   33120:	str	r3, [fp, #-64]	; 0xffffffc0
   33124:	str	r3, [fp, #-60]	; 0xffffffc4
   33128:	str	r3, [fp, #-56]	; 0xffffffc8
   3312c:	str	r3, [fp, #-52]	; 0xffffffcc
   33130:	str	r3, [fp, #-48]	; 0xffffffd0
   33134:	str	r3, [fp, #-44]	; 0xffffffd4
   33138:	bne	33174 <fputs@plt+0x2db5c>
   3313c:	ldr	r3, [r4, #428]	; 0x1ac
   33140:	sub	r1, fp, #68	; 0x44
   33144:	ldr	r0, [r9, #12]
   33148:	movw	r2, #16448	; 0x4040
   3314c:	str	r5, [fp, #-60]	; 0xffffffc4
   33150:	str	r3, [fp, #-56]	; 0xffffffc8
   33154:	bl	4e68 <sendmsg@plt>
   33158:	subs	r6, r0, #0
   3315c:	blt	331c0 <fputs@plt+0x2dba8>
   33160:	ldr	r3, [r7]
   33164:	mov	r0, #1
   33168:	add	r6, r3, r6
   3316c:	str	r6, [r7]
   33170:	b	32f94 <fputs@plt+0x2d97c>
   33174:	lsl	r3, r2, #2
   33178:	mov	r1, #1
   3317c:	add	r3, r3, #26
   33180:	bic	r3, r3, #7
   33184:	sub	sp, sp, r3
   33188:	str	sp, [fp, #-52]	; 0xffffffcc
   3318c:	str	r1, [sp, #4]
   33190:	mov	r0, sp
   33194:	str	r1, [sp, #8]
   33198:	ldr	r3, [r4, #332]	; 0x14c
   3319c:	add	r3, r3, #3
   331a0:	lsl	r3, r3, #2
   331a4:	str	r3, [r0], #12
   331a8:	ldr	r2, [r4, #332]	; 0x14c
   331ac:	ldr	r1, [r4, #336]	; 0x150
   331b0:	str	r3, [fp, #-48]	; 0xffffffd0
   331b4:	lsl	r2, r2, #2
   331b8:	bl	5018 <memcpy@plt>
   331bc:	b	3313c <fputs@plt+0x2db24>
   331c0:	bl	55b8 <__errno_location@plt>
   331c4:	ldr	r3, [r0]
   331c8:	cmp	r3, #88	; 0x58
   331cc:	bne	330f4 <fputs@plt+0x2dadc>
   331d0:	ldrb	r3, [r9, #24]
   331d4:	mov	r1, r5
   331d8:	ldr	r0, [r9, #12]
   331dc:	orr	r3, r3, #128	; 0x80
   331e0:	strb	r3, [r9, #24]
   331e4:	ldr	r2, [r4, #428]	; 0x1ac
   331e8:	bl	4e08 <writev@plt>
   331ec:	mov	r6, r0
   331f0:	b	330f4 <fputs@plt+0x2dadc>
   331f4:	bl	524c <__stack_chk_fail@plt>
   331f8:	ldr	r0, [pc, #240]	; 332f0 <fputs@plt+0x2dcd8>
   331fc:	mov	r2, #776	; 0x308
   33200:	ldr	r1, [pc, #236]	; 332f4 <fputs@plt+0x2dcdc>
   33204:	ldr	r3, [pc, #236]	; 332f8 <fputs@plt+0x2dce0>
   33208:	add	r0, pc, r0
   3320c:	add	r1, pc, r1
   33210:	add	r3, pc, r3
   33214:	bl	76bb0 <fputs@plt+0x71598>
   33218:	ldr	r0, [pc, #220]	; 332fc <fputs@plt+0x2dce4>
   3321c:	movw	r2, #778	; 0x30a
   33220:	ldr	r1, [pc, #216]	; 33300 <fputs@plt+0x2dce8>
   33224:	ldr	r3, [pc, #216]	; 33304 <fputs@plt+0x2dcec>
   33228:	add	r0, pc, r0
   3322c:	add	r1, pc, r1
   33230:	add	r3, pc, r3
   33234:	bl	76bb0 <fputs@plt+0x71598>
   33238:	ldr	r0, [pc, #200]	; 33308 <fputs@plt+0x2dcf0>
   3323c:	movw	r2, #777	; 0x309
   33240:	ldr	r1, [pc, #196]	; 3330c <fputs@plt+0x2dcf4>
   33244:	ldr	r3, [pc, #196]	; 33310 <fputs@plt+0x2dcf8>
   33248:	add	r0, pc, r0
   3324c:	add	r1, pc, r1
   33250:	add	r3, pc, r3
   33254:	bl	76bb0 <fputs@plt+0x71598>
   33258:	ldr	r0, [pc, #180]	; 33314 <fputs@plt+0x2dcfc>
   3325c:	movw	r2, #779	; 0x30b
   33260:	ldr	r1, [pc, #176]	; 33318 <fputs@plt+0x2dd00>
   33264:	ldr	r3, [pc, #176]	; 3331c <fputs@plt+0x2dd04>
   33268:	add	r0, pc, r0
   3326c:	add	r1, pc, r1
   33270:	add	r3, pc, r3
   33274:	bl	76bb0 <fputs@plt+0x71598>
   33278:	ldr	r0, [pc, #160]	; 33320 <fputs@plt+0x2dd08>
   3327c:	mov	r2, #81	; 0x51
   33280:	ldr	r1, [pc, #156]	; 33324 <fputs@plt+0x2dd0c>
   33284:	ldr	r3, [pc, #156]	; 33328 <fputs@plt+0x2dd10>
   33288:	add	r0, pc, r0
   3328c:	add	r1, pc, r1
   33290:	add	r3, pc, r3
   33294:	bl	76bb0 <fputs@plt+0x71598>
   33298:	ldr	r0, [pc, #140]	; 3332c <fputs@plt+0x2dd14>
   3329c:	mov	r2, #86	; 0x56
   332a0:	ldr	r1, [pc, #136]	; 33330 <fputs@plt+0x2dd18>
   332a4:	ldr	r3, [pc, #136]	; 33334 <fputs@plt+0x2dd1c>
   332a8:	add	r0, pc, r0
   332ac:	add	r1, pc, r1
   332b0:	add	r3, pc, r3
   332b4:	bl	76bb0 <fputs@plt+0x71598>
   332b8:	mov	r3, #0
   332bc:	mvn	r0, #11
   332c0:	str	r3, [r4, #408]	; 0x198
   332c4:	b	33014 <fputs@plt+0x2d9fc>
   332c8:	ldr	r0, [pc, #104]	; 33338 <fputs@plt+0x2dd20>
   332cc:	mov	r2, #113	; 0x71
   332d0:	ldr	r1, [pc, #100]	; 3333c <fputs@plt+0x2dd24>
   332d4:	ldr	r3, [pc, #100]	; 33340 <fputs@plt+0x2dd28>
   332d8:	add	r0, pc, r0
   332dc:	add	r1, pc, r1
   332e0:	add	r3, pc, r3
   332e4:	bl	76bb0 <fputs@plt+0x71598>
   332e8:	andeq	sp, r7, r8, asr #24
   332ec:	andeq	r0, r0, r0, asr #8
   332f0:	andeq	r7, r5, r0, lsl #22
   332f4:	andeq	r6, r5, ip, lsr lr
   332f8:			; <UNDEFINED> instruction: 0x00056cb8
   332fc:	andeq	r7, r5, r8, lsr #7
   33300:	andeq	r6, r5, ip, lsl lr
   33304:	muleq	r5, r8, ip
   33308:	andeq	lr, r4, r8, asr #23
   3330c:	strdeq	r6, [r5], -ip
   33310:	andeq	r6, r5, r8, ror ip
   33314:	andeq	r4, r5, r4, lsr #25
   33318:	ldrdeq	r6, [r5], -ip
   3331c:	andeq	r6, r5, r8, asr ip
   33320:	andeq	r7, r5, ip, asr #6
   33324:			; <UNDEFINED> instruction: 0x00056dbc
   33328:			; <UNDEFINED> instruction: 0x00056cbc
   3332c:	andeq	r7, r5, r8, lsr r3
   33330:	muleq	r5, ip, sp
   33334:	muleq	r5, ip, ip
   33338:	andeq	r7, r5, r4, lsl r3
   3333c:	andeq	r6, r5, ip, ror #26
   33340:	andeq	r6, r5, ip, ror #24
   33344:	ldr	r3, [pc, #940]	; 336f8 <fputs@plt+0x2e0e0>
   33348:	ldr	r2, [pc, #940]	; 336fc <fputs@plt+0x2e0e4>
   3334c:	add	r3, pc, r3
   33350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33354:	sub	sp, sp, #4160	; 0x1040
   33358:	ldr	r2, [r3, r2]
   3335c:	sub	sp, sp, #20
   33360:	add	r1, sp, #8192	; 0x2000
   33364:	subs	r5, r0, #0
   33368:	ldr	r3, [r2]
   3336c:	str	r2, [sp, #20]
   33370:	str	r3, [r1, #-4020]	; 0xfffff04c
   33374:	beq	336d4 <fputs@plt+0x2e0bc>
   33378:	ldr	r3, [r5, #4]
   3337c:	sub	r3, r3, #3
   33380:	cmp	r3, #1
   33384:	bhi	336b4 <fputs@plt+0x2e09c>
   33388:	add	r4, sp, #80	; 0x50
   3338c:	sub	r6, r4, #56	; 0x38
   33390:	mov	r1, r6
   33394:	bl	319a8 <fputs@plt+0x2c390>
   33398:	cmp	r0, #0
   3339c:	blt	3351c <fputs@plt+0x2df04>
   333a0:	add	r2, sp, #4160	; 0x1040
   333a4:	movw	r7, #61384	; 0xefc8
   333a8:	add	r2, r2, #16
   333ac:	movt	r7, #65535	; 0xffff
   333b0:	ldr	r3, [r5, #36]	; 0x24
   333b4:	ldr	r1, [r2, r7]
   333b8:	cmp	r3, r1
   333bc:	bcs	33540 <fputs@plt+0x2df28>
   333c0:	ldr	r0, [r5, #32]
   333c4:	bl	548c <realloc@plt>
   333c8:	cmp	r0, #0
   333cc:	beq	336ac <fputs@plt+0x2e094>
   333d0:	add	r1, sp, #4160	; 0x1040
   333d4:	ldrb	r3, [r5, #24]
   333d8:	add	r1, r1, #16
   333dc:	str	r0, [r5, #32]
   333e0:	ubfx	r3, r3, #6, #1
   333e4:	movw	r2, #61388	; 0xefcc
   333e8:	ldr	ip, [r1, r7]
   333ec:	movt	r2, #65535	; 0xffff
   333f0:	ldr	r1, [r5, #36]	; 0x24
   333f4:	sub	r7, r4, #52	; 0x34
   333f8:	cmp	r3, #0
   333fc:	rsb	ip, r1, ip
   33400:	add	r0, r0, r1
   33404:	add	r1, sp, #4160	; 0x1040
   33408:	str	ip, [r7, #4]
   3340c:	add	r1, r1, #16
   33410:	str	r0, [r1, r2]
   33414:	beq	3354c <fputs@plt+0x2df34>
   33418:	mov	r1, r7
   3341c:	ldr	r0, [r5, #8]
   33420:	mov	r2, #1
   33424:	bl	54c8 <readv@plt>
   33428:	cmp	r0, #0
   3342c:	movge	r3, #0
   33430:	blt	335c8 <fputs@plt+0x2dfb0>
   33434:	cmp	r0, #0
   33438:	beq	336a4 <fputs@plt+0x2e08c>
   3343c:	cmp	r3, #0
   33440:	ldr	r3, [r5, #36]	; 0x24
   33444:	add	r0, r3, r0
   33448:	str	r0, [r5, #36]	; 0x24
   3344c:	beq	334e4 <fputs@plt+0x2decc>
   33450:	add	r7, sp, #36	; 0x24
   33454:	ldr	r3, [r7, #20]
   33458:	cmp	r3, #11
   3345c:	bls	334e4 <fputs@plt+0x2decc>
   33460:	ldr	r4, [r7, #16]
   33464:	cmp	r4, #0
   33468:	beq	334e4 <fputs@plt+0x2decc>
   3346c:	ldr	fp, [pc, #652]	; 33700 <fputs@plt+0x2e0e8>
   33470:	ldr	sl, [pc, #652]	; 33704 <fputs@plt+0x2e0ec>
   33474:	ldr	r9, [pc, #652]	; 33708 <fputs@plt+0x2e0f0>
   33478:	add	fp, pc, fp
   3347c:	add	sl, pc, sl
   33480:	add	r9, pc, r9
   33484:	ldr	r8, [r4, #4]
   33488:	cmp	r8, #1
   3348c:	beq	335e0 <fputs@plt+0x2dfc8>
   33490:	bl	77b7c <fputs@plt+0x72564>
   33494:	cmp	r0, #6
   33498:	bgt	33650 <fputs@plt+0x2e038>
   3349c:	ldr	r3, [r4]
   334a0:	cmp	r3, #11
   334a4:	bls	334e4 <fputs@plt+0x2decc>
   334a8:	add	r3, r3, #3
   334ac:	ldr	r0, [r7, #16]
   334b0:	bic	r3, r3, #3
   334b4:	ldr	r1, [r7, #20]
   334b8:	add	r4, r4, r3
   334bc:	add	r2, r4, #12
   334c0:	add	r3, r0, r1
   334c4:	cmp	r3, r2
   334c8:	bcc	334e4 <fputs@plt+0x2decc>
   334cc:	ldr	r2, [r4]
   334d0:	add	r2, r2, #3
   334d4:	bic	r2, r2, #3
   334d8:	add	r2, r4, r2
   334dc:	cmp	r3, r2
   334e0:	bcs	33484 <fputs@plt+0x2de6c>
   334e4:	mov	r1, r6
   334e8:	mov	r0, r5
   334ec:	bl	319a8 <fputs@plt+0x2c390>
   334f0:	cmp	r0, #0
   334f4:	blt	3351c <fputs@plt+0x2df04>
   334f8:	add	r0, sp, #4160	; 0x1040
   334fc:	movw	r3, #61384	; 0xefc8
   33500:	add	r0, r0, #16
   33504:	movt	r3, #65535	; 0xffff
   33508:	ldr	r2, [r5, #36]	; 0x24
   3350c:	ldr	r1, [r0, r3]
   33510:	cmp	r2, r1
   33514:	movcc	r0, #1
   33518:	bcs	33540 <fputs@plt+0x2df28>
   3351c:	add	r1, sp, #8192	; 0x2000
   33520:	ldr	r2, [r1, #-4020]	; 0xfffff04c
   33524:	ldr	r1, [sp, #20]
   33528:	ldr	r3, [r1]
   3352c:	cmp	r2, r3
   33530:	bne	336f4 <fputs@plt+0x2e0dc>
   33534:	add	sp, sp, #4160	; 0x1040
   33538:	add	sp, sp, #20
   3353c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33540:	mov	r0, r5
   33544:	bl	316a0 <fputs@plt+0x2c088>
   33548:	b	3351c <fputs@plt+0x2df04>
   3354c:	sub	ip, r4, #44	; 0x2c
   33550:	str	r3, [r4, #-44]	; 0xffffffd4
   33554:	str	r3, [r4, #-40]	; 0xffffffd8
   33558:	movw	r2, #16448	; 0x4040
   3355c:	str	r3, [r4, #-20]	; 0xffffffec
   33560:	movt	r2, #16384	; 0x4000
   33564:	ldr	r0, [r5, #8]
   33568:	mov	r1, ip
   3356c:	sub	lr, r4, #16
   33570:	movw	r3, #4108	; 0x100c
   33574:	str	r7, [r4, #-36]	; 0xffffffdc
   33578:	mov	r4, #1
   3357c:	str	r3, [ip, #20]
   33580:	str	lr, [ip, #16]
   33584:	str	r4, [ip, #12]
   33588:	bl	53d8 <recvmsg@plt>
   3358c:	cmp	r0, #0
   33590:	movge	r3, r4
   33594:	bge	33434 <fputs@plt+0x2de1c>
   33598:	bl	55b8 <__errno_location@plt>
   3359c:	ldr	r0, [r0]
   335a0:	cmp	r0, #88	; 0x58
   335a4:	bne	335d0 <fputs@plt+0x2dfb8>
   335a8:	ldrb	r3, [r5, #24]
   335ac:	mov	r1, r7
   335b0:	mov	r2, r4
   335b4:	ldr	r0, [r5, #8]
   335b8:	orr	r3, r3, #64	; 0x40
   335bc:	strb	r3, [r5, #24]
   335c0:	bl	54c8 <readv@plt>
   335c4:	b	33428 <fputs@plt+0x2de10>
   335c8:	bl	55b8 <__errno_location@plt>
   335cc:	ldr	r0, [r0]
   335d0:	cmp	r0, #11
   335d4:	rsbne	r0, r0, #0
   335d8:	moveq	r0, #0
   335dc:	b	3351c <fputs@plt+0x2df04>
   335e0:	ldr	r2, [r4, #8]
   335e4:	cmp	r2, #1
   335e8:	bne	33490 <fputs@plt+0x2de78>
   335ec:	ldr	r3, [r4]
   335f0:	ldrb	r2, [r5, #24]
   335f4:	sub	r3, r3, #12
   335f8:	tst	r2, #2
   335fc:	lsr	r8, r3, #2
   33600:	beq	3367c <fputs@plt+0x2e064>
   33604:	ldr	r1, [r5, #404]	; 0x194
   33608:	ldr	r0, [r5, #400]	; 0x190
   3360c:	add	r1, r1, #4
   33610:	add	r1, r1, r8
   33614:	bl	548c <realloc@plt>
   33618:	subs	ip, r0, #0
   3361c:	beq	33690 <fputs@plt+0x2e078>
   33620:	ldr	r0, [r5, #404]	; 0x194
   33624:	lsl	r2, r8, #2
   33628:	add	r1, r4, #12
   3362c:	str	ip, [sp, #16]
   33630:	add	r0, ip, r0, lsl #2
   33634:	bl	5018 <memcpy@plt>
   33638:	ldr	ip, [sp, #16]
   3363c:	ldr	r2, [r5, #404]	; 0x194
   33640:	str	ip, [r5, #400]	; 0x190
   33644:	add	r3, r2, r8
   33648:	str	r3, [r5, #404]	; 0x194
   3364c:	b	3349c <fputs@plt+0x2de84>
   33650:	str	sl, [sp]
   33654:	mov	r1, #0
   33658:	str	r9, [sp, #4]
   3365c:	mov	r2, fp
   33660:	str	r8, [sp, #8]
   33664:	movw	r3, #1013	; 0x3f5
   33668:	ldr	ip, [r4, #8]
   3366c:	mov	r0, #7
   33670:	str	ip, [sp, #12]
   33674:	bl	76de4 <fputs@plt+0x717cc>
   33678:	b	3349c <fputs@plt+0x2de84>
   3367c:	add	r0, r4, #12
   33680:	mov	r1, r8
   33684:	bl	66020 <fputs@plt+0x60a08>
   33688:	mvn	r0, #4
   3368c:	b	3351c <fputs@plt+0x2df04>
   33690:	add	r0, r4, #12
   33694:	mov	r1, r8
   33698:	bl	66020 <fputs@plt+0x60a08>
   3369c:	mvn	r0, #11
   336a0:	b	3351c <fputs@plt+0x2df04>
   336a4:	mvn	r0, #103	; 0x67
   336a8:	b	3351c <fputs@plt+0x2df04>
   336ac:	mvn	r0, #11
   336b0:	b	3351c <fputs@plt+0x2df04>
   336b4:	ldr	r0, [pc, #80]	; 3370c <fputs@plt+0x2e0f4>
   336b8:	movw	r2, #941	; 0x3ad
   336bc:	ldr	r1, [pc, #76]	; 33710 <fputs@plt+0x2e0f8>
   336c0:	ldr	r3, [pc, #76]	; 33714 <fputs@plt+0x2e0fc>
   336c4:	add	r0, pc, r0
   336c8:	add	r1, pc, r1
   336cc:	add	r3, pc, r3
   336d0:	bl	76bb0 <fputs@plt+0x71598>
   336d4:	ldr	r0, [pc, #60]	; 33718 <fputs@plt+0x2e100>
   336d8:	mov	r2, #940	; 0x3ac
   336dc:	ldr	r1, [pc, #56]	; 3371c <fputs@plt+0x2e104>
   336e0:	ldr	r3, [pc, #56]	; 33720 <fputs@plt+0x2e108>
   336e4:	add	r0, pc, r0
   336e8:	add	r1, pc, r1
   336ec:	add	r3, pc, r3
   336f0:	bl	76bb0 <fputs@plt+0x71598>
   336f4:	bl	524c <__stack_chk_fail@plt>
   336f8:	andeq	sp, r7, ip, lsr #16
   336fc:	andeq	r0, r0, r0, asr #8
   33700:	ldrdeq	r6, [r5], -r0
   33704:	muleq	r5, r8, sl
   33708:	andeq	r6, r5, ip, lsr #31
   3370c:	andeq	r4, r5, r8, asr #16
   33710:	andeq	r6, r5, r0, lsl #19
   33714:	andeq	r6, r5, r0, lsr r8
   33718:	andeq	r7, r5, r4, lsr #12
   3371c:	andeq	r6, r5, r0, ror #18
   33720:	andeq	r6, r5, r0, lsl r8
   33724:	ldr	r3, [pc, #292]	; 33850 <fputs@plt+0x2e238>
   33728:	mov	r2, #0
   3372c:	push	{r4, r5, r6, r7, lr}
   33730:	mov	r4, r0
   33734:	ldr	r0, [pc, #280]	; 33854 <fputs@plt+0x2e23c>
   33738:	add	r3, pc, r3
   3373c:	ldr	r6, [r4, #4]
   33740:	sub	sp, sp, #36	; 0x24
   33744:	ldr	r1, [r4, #12]
   33748:	mov	r5, #4
   3374c:	ldr	r7, [r3, r0]
   33750:	cmp	r6, #1
   33754:	str	r2, [sp, #24]
   33758:	str	r1, [sp, #20]
   3375c:	ldr	r3, [r7]
   33760:	str	r2, [sp, #12]
   33764:	str	r5, [sp, #16]
   33768:	str	r3, [sp, #28]
   3376c:	strh	r5, [sp, #24]
   33770:	bne	33830 <fputs@plt+0x2e218>
   33774:	add	r0, sp, #20
   33778:	mov	r1, r6
   3377c:	bl	5288 <poll@plt>
   33780:	cmp	r0, #0
   33784:	blt	33800 <fputs@plt+0x2e1e8>
   33788:	ldrh	r0, [sp, #26]
   3378c:	ands	r0, r0, #28
   33790:	bne	337ac <fputs@plt+0x2e194>
   33794:	ldr	r2, [sp, #28]
   33798:	ldr	r3, [r7]
   3379c:	cmp	r2, r3
   337a0:	bne	3382c <fputs@plt+0x2e214>
   337a4:	add	sp, sp, #36	; 0x24
   337a8:	pop	{r4, r5, r6, r7, pc}
   337ac:	ldr	r0, [r4, #12]
   337b0:	add	ip, sp, #16
   337b4:	mov	r1, r6
   337b8:	mov	r2, r5
   337bc:	add	r3, sp, #12
   337c0:	str	ip, [sp]
   337c4:	bl	54d4 <getsockopt@plt>
   337c8:	cmp	r0, #0
   337cc:	blt	33810 <fputs@plt+0x2e1f8>
   337d0:	ldr	r3, [sp, #12]
   337d4:	cmp	r3, #0
   337d8:	beq	337ec <fputs@plt+0x2e1d4>
   337dc:	str	r3, [r4, #320]	; 0x140
   337e0:	mov	r0, r4
   337e4:	bl	29568 <fputs@plt+0x23f50>
   337e8:	b	33794 <fputs@plt+0x2e17c>
   337ec:	ldrh	r3, [sp, #26]
   337f0:	tst	r3, #24
   337f4:	beq	33820 <fputs@plt+0x2e208>
   337f8:	mov	r3, #111	; 0x6f
   337fc:	b	337dc <fputs@plt+0x2e1c4>
   33800:	bl	55b8 <__errno_location@plt>
   33804:	ldr	r0, [r0]
   33808:	rsb	r0, r0, #0
   3380c:	b	33794 <fputs@plt+0x2e17c>
   33810:	bl	55b8 <__errno_location@plt>
   33814:	ldr	r3, [r0]
   33818:	str	r3, [r4, #320]	; 0x140
   3381c:	b	337e0 <fputs@plt+0x2e1c8>
   33820:	mov	r0, r4
   33824:	bl	327d0 <fputs@plt+0x2d1b8>
   33828:	b	33794 <fputs@plt+0x2e17c>
   3382c:	bl	524c <__stack_chk_fail@plt>
   33830:	ldr	r0, [pc, #32]	; 33858 <fputs@plt+0x2e240>
   33834:	movw	r2, #1035	; 0x40b
   33838:	ldr	r1, [pc, #28]	; 3385c <fputs@plt+0x2e244>
   3383c:	ldr	r3, [pc, #28]	; 33860 <fputs@plt+0x2e248>
   33840:	add	r0, pc, r0
   33844:	add	r1, pc, r1
   33848:	add	r3, pc, r3
   3384c:	bl	76bb0 <fputs@plt+0x71598>
   33850:	andeq	sp, r7, r0, asr #8
   33854:	andeq	r0, r0, r0, asr #8
   33858:			; <UNDEFINED> instruction: 0x00056dbc
   3385c:	andeq	r6, r5, r4, lsl #16
   33860:	andeq	r6, r5, r0, ror #14
   33864:	push	{r4, lr}
   33868:	subs	r4, r0, #0
   3386c:	beq	338bc <fputs@plt+0x2e2a4>
   33870:	ldr	r3, [r4, #4]
   33874:	cmp	r3, #2
   33878:	bne	338dc <fputs@plt+0x2e2c4>
   3387c:	mov	r0, #1
   33880:	bl	6ff34 <fputs@plt+0x6a91c>
   33884:	mov	r3, #368	; 0x170
   33888:	ldrd	r2, [r3, r4]
   3388c:	cmp	r1, r3
   33890:	cmpeq	r0, r2
   33894:	bcs	338b4 <fputs@plt+0x2e29c>
   33898:	mov	r0, r4
   3389c:	bl	32184 <fputs@plt+0x2cb6c>
   338a0:	cmp	r0, #0
   338a4:	popne	{r4, pc}
   338a8:	mov	r0, r4
   338ac:	pop	{r4, lr}
   338b0:	b	325f8 <fputs@plt+0x2cfe0>
   338b4:	mvn	r0, #109	; 0x6d
   338b8:	pop	{r4, pc}
   338bc:	ldr	r0, [pc, #56]	; 338fc <fputs@plt+0x2e2e4>
   338c0:	movw	r2, #1060	; 0x424
   338c4:	ldr	r1, [pc, #52]	; 33900 <fputs@plt+0x2e2e8>
   338c8:	ldr	r3, [pc, #52]	; 33904 <fputs@plt+0x2e2ec>
   338cc:	add	r0, pc, r0
   338d0:	add	r1, pc, r1
   338d4:	add	r3, pc, r3
   338d8:	bl	76bb0 <fputs@plt+0x71598>
   338dc:	ldr	r0, [pc, #36]	; 33908 <fputs@plt+0x2e2f0>
   338e0:	movw	r2, #1061	; 0x425
   338e4:	ldr	r1, [pc, #32]	; 3390c <fputs@plt+0x2e2f4>
   338e8:	ldr	r3, [pc, #32]	; 33910 <fputs@plt+0x2e2f8>
   338ec:	add	r0, pc, r0
   338f0:	add	r1, pc, r1
   338f4:	add	r3, pc, r3
   338f8:	bl	76bb0 <fputs@plt+0x71598>
   338fc:	andeq	sp, r4, r8, lsl lr
   33900:	andeq	r6, r5, r8, ror r7
   33904:	strdeq	r6, [r5], -r0
   33908:	andeq	r6, r5, r0, lsr #22
   3390c:	andeq	r6, r5, r8, asr r7
   33910:	ldrdeq	r6, [r5], -r0
   33914:	cmp	r0, #0
   33918:	push	{r3, r4, r5, r6, r7, lr}
   3391c:	beq	33984 <fputs@plt+0x2e36c>
   33920:	cmp	r2, #0
   33924:	beq	339a4 <fputs@plt+0x2e38c>
   33928:	ldr	r3, [r0]
   3392c:	mov	r6, #32
   33930:	mov	r7, #0
   33934:	mov	r4, #2
   33938:	add	r3, r3, #7
   3393c:	mov	r5, #0
   33940:	bic	r3, r3, #7
   33944:	str	r3, [r0]
   33948:	mov	ip, #0
   3394c:	strd	r6, [r3]
   33950:	ldr	r3, [r0]
   33954:	strd	r4, [r3, #8]
   33958:	ldr	r3, [r0]
   3395c:	str	r1, [r3, #24]
   33960:	str	ip, [r3, #28]
   33964:	ldr	r3, [r0]
   33968:	str	r2, [r3, #16]
   3396c:	str	ip, [r3, #20]
   33970:	ldr	r3, [r0]
   33974:	ldr	r2, [r3]
   33978:	add	r3, r3, r2
   3397c:	str	r3, [r0]
   33980:	pop	{r3, r4, r5, r6, r7, pc}
   33984:	ldr	r0, [pc, #56]	; 339c4 <fputs@plt+0x2e3ac>
   33988:	mov	r2, #70	; 0x46
   3398c:	ldr	r1, [pc, #52]	; 339c8 <fputs@plt+0x2e3b0>
   33990:	ldr	r3, [pc, #52]	; 339cc <fputs@plt+0x2e3b4>
   33994:	add	r0, pc, r0
   33998:	add	r1, pc, r1
   3399c:	add	r3, pc, r3
   339a0:	bl	76bb0 <fputs@plt+0x71598>
   339a4:	ldr	r0, [pc, #36]	; 339d0 <fputs@plt+0x2e3b8>
   339a8:	mov	r2, #71	; 0x47
   339ac:	ldr	r1, [pc, #32]	; 339d4 <fputs@plt+0x2e3bc>
   339b0:	ldr	r3, [pc, #32]	; 339d8 <fputs@plt+0x2e3c0>
   339b4:	add	r0, pc, r0
   339b8:	add	r1, pc, r1
   339bc:	add	r3, pc, r3
   339c0:	bl	76bb0 <fputs@plt+0x71598>
   339c4:	strdeq	sp, [r5], -r8
   339c8:	andeq	r6, r5, r4, lsr #29
   339cc:	andeq	r6, r5, r8, asr lr
   339d0:	andeq	r4, r5, r0, ror #6
   339d4:	andeq	r6, r5, r4, lsl #29
   339d8:	andeq	r6, r5, r8, lsr lr
   339dc:	cmp	r0, #0
   339e0:	push	{r3, r4, r5, r6, r7, lr}
   339e4:	mov	r6, r1
   339e8:	mov	r7, r2
   339ec:	beq	33a54 <fputs@plt+0x2e43c>
   339f0:	cmp	r1, #0
   339f4:	beq	33a74 <fputs@plt+0x2e45c>
   339f8:	cmp	r2, #0
   339fc:	popeq	{r3, r4, r5, r6, r7, pc}
   33a00:	mov	r3, #976	; 0x3d0
   33a04:	mov	r4, #1
   33a08:	ldrd	r0, [r0, r3]
   33a0c:	mov	r5, #0
   33a10:	and	r0, r0, r4
   33a14:	and	r1, r1, r5
   33a18:	orrs	r3, r0, r1
   33a1c:	popeq	{r3, r4, r5, r6, r7, pc}
   33a20:	ldrd	r0, [r2, #16]
   33a24:	mov	r3, #0
   33a28:	mov	r2, #1000	; 0x3e8
   33a2c:	bl	7fb48 <fputs@plt+0x7a530>
   33a30:	mov	r2, #1000	; 0x3e8
   33a34:	mov	r3, #0
   33a38:	strd	r0, [r6, #208]	; 0xd0
   33a3c:	ldrd	r0, [r7, #8]
   33a40:	bl	7fb48 <fputs@plt+0x7a530>
   33a44:	strd	r0, [r6, #200]	; 0xc8
   33a48:	ldrd	r2, [r7]
   33a4c:	strd	r2, [r6, #216]	; 0xd8
   33a50:	pop	{r3, r4, r5, r6, r7, pc}
   33a54:	ldr	r0, [pc, #56]	; 33a94 <fputs@plt+0x2e47c>
   33a58:	mov	r2, #400	; 0x190
   33a5c:	ldr	r1, [pc, #52]	; 33a98 <fputs@plt+0x2e480>
   33a60:	ldr	r3, [pc, #52]	; 33a9c <fputs@plt+0x2e484>
   33a64:	add	r0, pc, r0
   33a68:	add	r1, pc, r1
   33a6c:	add	r3, pc, r3
   33a70:	bl	76bb0 <fputs@plt+0x71598>
   33a74:	ldr	r0, [pc, #36]	; 33aa0 <fputs@plt+0x2e488>
   33a78:	movw	r2, #401	; 0x191
   33a7c:	ldr	r1, [pc, #32]	; 33aa4 <fputs@plt+0x2e48c>
   33a80:	ldr	r3, [pc, #32]	; 33aa8 <fputs@plt+0x2e490>
   33a84:	add	r0, pc, r0
   33a88:	add	r1, pc, r1
   33a8c:	add	r3, pc, r3
   33a90:	bl	76bb0 <fputs@plt+0x71598>
   33a94:	andeq	r7, r5, r4, lsr #5
   33a98:	ldrdeq	r6, [r5], -r4
   33a9c:			; <UNDEFINED> instruction: 0x000573bc
   33aa0:	andeq	lr, r4, ip, lsl #7
   33aa4:			; <UNDEFINED> instruction: 0x00056db4
   33aa8:	muleq	r5, ip, r3
   33aac:	ldr	r3, [pc, #3548]	; 34890 <fputs@plt+0x2f278>
   33ab0:	ldr	r2, [pc, #3548]	; 34894 <fputs@plt+0x2f27c>
   33ab4:	add	r3, pc, r3
   33ab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33abc:	subs	fp, r0, #0
   33ac0:	ldr	r2, [r3, r2]
   33ac4:	sub	sp, sp, #92	; 0x5c
   33ac8:	mov	r7, #0
   33acc:	mov	r5, r1
   33ad0:	str	r7, [sp, #80]	; 0x50
   33ad4:	ldr	r3, [r2]
   33ad8:	str	r2, [sp, #68]	; 0x44
   33adc:	str	r3, [sp, #84]	; 0x54
   33ae0:	beq	347c8 <fputs@plt+0x2f1b0>
   33ae4:	cmp	r1, #0
   33ae8:	beq	347a8 <fputs@plt+0x2f190>
   33aec:	ldrd	r2, [r5, #40]	; 0x28
   33af0:	movw	r0, #30067	; 0x7573
   33af4:	movw	r1, #30067	; 0x7573
   33af8:	movt	r0, #17474	; 0x4442
   33afc:	movt	r1, #17474	; 0x4442
   33b00:	cmp	r3, r1
   33b04:	cmpeq	r2, r0
   33b08:	bne	3485c <fputs@plt+0x2f244>
   33b0c:	ldr	r6, [r5]
   33b10:	add	r4, r5, #64	; 0x40
   33b14:	str	r7, [sp, #40]	; 0x28
   33b18:	add	r3, r5, r6
   33b1c:	cmp	r4, r3
   33b20:	bcs	34654 <fputs@plt+0x2f03c>
   33b24:	cmp	r5, r4
   33b28:	bhi	34654 <fputs@plt+0x2f03c>
   33b2c:	mov	ip, r6
   33b30:	str	r7, [sp, #44]	; 0x2c
   33b34:	str	r7, [sp, #56]	; 0x38
   33b38:	mov	r8, r7
   33b3c:	str	r7, [sp, #64]	; 0x40
   33b40:	mov	r9, r4
   33b44:	str	r7, [sp, #60]	; 0x3c
   33b48:	mov	r6, r7
   33b4c:	str	r7, [sp, #48]	; 0x30
   33b50:	str	r4, [sp, #72]	; 0x48
   33b54:	str	fp, [sp, #76]	; 0x4c
   33b58:	str	r7, [sp, #32]
   33b5c:	b	33ba4 <fputs@plt+0x2e58c>
   33b60:	cmp	r1, #0
   33b64:	cmpeq	r0, #5
   33b68:	beq	33c30 <fputs@plt+0x2e618>
   33b6c:	movw	sl, #4107	; 0x100b
   33b70:	mov	fp, #0
   33b74:	cmp	r1, fp
   33b78:	cmpeq	r0, sl
   33b7c:	addeq	sl, r9, #16
   33b80:	streq	sl, [sp, #56]	; 0x38
   33b84:	add	r1, r2, #7
   33b88:	add	r2, r5, ip
   33b8c:	bic	r1, r1, #7
   33b90:	add	r9, r9, r1
   33b94:	cmp	r9, r2
   33b98:	bcs	33c74 <fputs@plt+0x2e65c>
   33b9c:	cmp	r5, r9
   33ba0:	bhi	33c74 <fputs@plt+0x2e65c>
   33ba4:	ldrd	r0, [r9, #8]
   33ba8:	ldr	r2, [r9]
   33bac:	cmp	r1, #0
   33bb0:	cmpeq	r0, #4
   33bb4:	beq	33c0c <fputs@plt+0x2e5f4>
   33bb8:	bhi	33b60 <fputs@plt+0x2e548>
   33bbc:	cmp	r1, #0
   33bc0:	cmpeq	r0, #3
   33bc4:	bne	33b84 <fputs@plt+0x2e56c>
   33bc8:	cmp	r8, #0
   33bcc:	ldr	r3, [sp, #32]
   33bd0:	mov	sl, #0
   33bd4:	str	sl, [sp, #44]	; 0x2c
   33bd8:	ldrne	r1, [r9, #24]
   33bdc:	ldreq	r8, [r9, #24]
   33be0:	ldreq	fp, [r9, #16]
   33be4:	addne	r1, r5, r1
   33be8:	ldrne	r6, [r9, #16]
   33bec:	addeq	r8, r5, r8
   33bf0:	strne	r1, [sp, #48]	; 0x30
   33bf4:	moveq	r6, fp
   33bf8:	streq	fp, [sp, #60]	; 0x3c
   33bfc:	add	r3, r3, r6
   33c00:	streq	r8, [sp, #48]	; 0x30
   33c04:	str	r3, [sp, #32]
   33c08:	b	33b84 <fputs@plt+0x2e56c>
   33c0c:	cmp	r8, #0
   33c10:	beq	34654 <fputs@plt+0x2f03c>
   33c14:	ldr	r3, [sp, #32]
   33c18:	mov	fp, #1
   33c1c:	ldr	r1, [r9, #24]
   33c20:	str	fp, [sp, #44]	; 0x2c
   33c24:	add	r3, r3, r1
   33c28:	str	r3, [sp, #32]
   33c2c:	b	33b84 <fputs@plt+0x2e56c>
   33c30:	sub	r2, r2, #16
   33c34:	ldr	r0, [sp, #40]	; 0x28
   33c38:	lsr	r4, r2, #2
   33c3c:	add	sl, r7, r4
   33c40:	lsl	r1, sl, #2
   33c44:	bl	548c <realloc@plt>
   33c48:	subs	lr, r0, #0
   33c4c:	beq	346d4 <fputs@plt+0x2f0bc>
   33c50:	add	r0, lr, r7, lsl #2
   33c54:	lsl	r2, r4, #2
   33c58:	add	r1, r9, #16
   33c5c:	str	lr, [sp, #40]	; 0x28
   33c60:	mov	r7, sl
   33c64:	bl	5018 <memcpy@plt>
   33c68:	ldr	r2, [r9]
   33c6c:	ldr	ip, [r5]
   33c70:	b	33b84 <fputs@plt+0x2e56c>
   33c74:	ldr	ip, [sp, #44]	; 0x2c
   33c78:	str	r6, [sp, #64]	; 0x40
   33c7c:	cmp	ip, #0
   33c80:	ldr	sl, [sp, #32]
   33c84:	ldr	r4, [sp, #72]	; 0x48
   33c88:	ldr	fp, [sp, #76]	; 0x4c
   33c8c:	bne	34654 <fputs@plt+0x2f03c>
   33c90:	cmp	r8, #0
   33c94:	beq	34654 <fputs@plt+0x2f03c>
   33c98:	ldr	r3, [sp, #60]	; 0x3c
   33c9c:	cmp	r3, #15
   33ca0:	bls	34654 <fputs@plt+0x2f03c>
   33ca4:	ldrb	r3, [r8, #3]
   33ca8:	cmp	r3, #2
   33cac:	bne	34598 <fputs@plt+0x2ef80>
   33cb0:	ldrb	r3, [r8]
   33cb4:	cmp	r3, #108	; 0x6c
   33cb8:	bne	34598 <fputs@plt+0x2ef80>
   33cbc:	ldr	ip, [sp, #44]	; 0x2c
   33cc0:	mov	r1, r8
   33cc4:	ldr	r9, [sp, #64]	; 0x40
   33cc8:	mov	r0, fp
   33ccc:	str	sl, [sp, #4]
   33cd0:	ldr	r8, [sp, #56]	; 0x38
   33cd4:	ldr	sl, [sp, #40]	; 0x28
   33cd8:	str	ip, [sp, #16]
   33cdc:	str	ip, [sp, #24]
   33ce0:	add	ip, sp, #80	; 0x50
   33ce4:	str	r9, [sp]
   33ce8:	ldr	r2, [sp, #60]	; 0x3c
   33cec:	str	sl, [sp, #8]
   33cf0:	ldr	r3, [sp, #48]	; 0x30
   33cf4:	str	r7, [sp, #12]
   33cf8:	str	r8, [sp, #20]
   33cfc:	str	ip, [sp, #28]
   33d00:	bl	3a080 <fputs@plt+0x34a68>
   33d04:	cmp	r0, #0
   33d08:	blt	345a0 <fputs@plt+0x2ef88>
   33d0c:	ldr	ip, [sp, #80]	; 0x50
   33d10:	mov	r7, #392	; 0x188
   33d14:	ldrd	r2, [fp, r7]
   33d18:	mov	r1, #0
   33d1c:	mov	r0, #805306368	; 0x30000000
   33d20:	ldrd	r8, [ip, #56]	; 0x38
   33d24:	and	r3, r3, r1
   33d28:	and	r2, r2, r0
   33d2c:	orr	r2, r2, r8
   33d30:	orr	r3, r3, r9
   33d34:	strd	r2, [ip, #56]	; 0x38
   33d38:	ldr	r6, [r5]
   33d3c:	add	r1, r5, r6
   33d40:	cmp	r4, r1
   33d44:	bcs	34728 <fputs@plt+0x2f110>
   33d48:	ldr	r9, [pc, #2888]	; 34898 <fputs@plt+0x2f280>
   33d4c:	mov	sl, #0
   33d50:	ldr	r8, [pc, #2884]	; 3489c <fputs@plt+0x2f284>
   33d54:	add	r9, pc, r9
   33d58:	str	r9, [sp, #60]	; 0x3c
   33d5c:	ldr	r9, [pc, #2876]	; 348a0 <fputs@plt+0x2f288>
   33d60:	add	r8, pc, r8
   33d64:	str	sl, [sp, #56]	; 0x38
   33d68:	add	r9, pc, r9
   33d6c:	str	r8, [sp, #64]	; 0x40
   33d70:	str	r9, [sp, #72]	; 0x48
   33d74:	str	sl, [sp, #44]	; 0x2c
   33d78:	b	33e34 <fputs@plt+0x2e81c>
   33d7c:	movw	r2, #4105	; 0x1009
   33d80:	mov	r3, #0
   33d84:	cmp	r9, r3
   33d88:	cmpeq	r8, r2
   33d8c:	beq	34040 <fputs@plt+0x2ea28>
   33d90:	bhi	33f00 <fputs@plt+0x2e8e8>
   33d94:	movw	r2, #4102	; 0x1006
   33d98:	mov	r3, #0
   33d9c:	cmp	r9, r3
   33da0:	cmpeq	r8, r2
   33da4:	beq	34028 <fputs@plt+0x2ea10>
   33da8:	bcc	34010 <fputs@plt+0x2e9f8>
   33dac:	movw	r2, #4103	; 0x1007
   33db0:	mov	r3, #0
   33db4:	cmp	r9, r3
   33db8:	cmpeq	r8, r2
   33dbc:	beq	341a0 <fputs@plt+0x2eb88>
   33dc0:	movw	r2, #4104	; 0x1008
   33dc4:	mov	r3, #0
   33dc8:	cmp	r9, r3
   33dcc:	cmpeq	r8, r2
   33dd0:	bne	34168 <fputs@plt+0x2eb50>
   33dd4:	ldr	r1, [sp, #80]	; 0x50
   33dd8:	add	r3, r4, #16
   33ddc:	sub	r0, r0, #16
   33de0:	mov	r8, #16384	; 0x4000
   33de4:	mov	r9, #0
   33de8:	str	r0, [r1, #128]	; 0x80
   33dec:	str	r3, [r1, #124]	; 0x7c
   33df0:	ldrd	r2, [fp, r7]
   33df4:	and	r2, r2, r8
   33df8:	and	r3, r3, r9
   33dfc:	ldrd	r8, [r1, #56]	; 0x38
   33e00:	orr	r2, r2, r8
   33e04:	orr	r3, r3, r9
   33e08:	strd	r2, [r1, #56]	; 0x38
   33e0c:	ldr	sl, [r4]
   33e10:	ldr	r6, [r5]
   33e14:	add	sl, sl, #7
   33e18:	add	r3, r5, r6
   33e1c:	bic	sl, sl, #7
   33e20:	add	r4, r4, sl
   33e24:	cmp	r4, r3
   33e28:	bcs	344d4 <fputs@plt+0x2eebc>
   33e2c:	cmp	r5, r4
   33e30:	bhi	344d4 <fputs@plt+0x2eebc>
   33e34:	ldrd	r8, [r4, #8]
   33e38:	movw	r2, #4100	; 0x1004
   33e3c:	ldrd	r0, [r4]
   33e40:	mov	r3, #0
   33e44:	cmp	r9, r3
   33e48:	cmpeq	r8, r2
   33e4c:	mov	sl, r0
   33e50:	beq	340e0 <fputs@plt+0x2eac8>
   33e54:	bhi	33d7c <fputs@plt+0x2e764>
   33e58:	cmp	r9, #0
   33e5c:	cmpeq	r8, #10
   33e60:	beq	34098 <fputs@plt+0x2ea80>
   33e64:	bls	33f7c <fputs@plt+0x2e964>
   33e68:	movw	r2, #4097	; 0x1001
   33e6c:	mov	r3, #0
   33e70:	cmp	r9, r3
   33e74:	cmpeq	r8, r2
   33e78:	beq	342c0 <fputs@plt+0x2eca8>
   33e7c:	bls	33fe8 <fputs@plt+0x2e9d0>
   33e80:	movw	r2, #4098	; 0x1002
   33e84:	mov	r3, #0
   33e88:	cmp	r9, r3
   33e8c:	cmpeq	r8, r2
   33e90:	beq	341b8 <fputs@plt+0x2eba0>
   33e94:	movw	r2, #4099	; 0x1003
   33e98:	mov	r3, #0
   33e9c:	cmp	r9, r3
   33ea0:	cmpeq	r8, r2
   33ea4:	bne	34168 <fputs@plt+0x2eb50>
   33ea8:	ldrd	r2, [fp, r7]
   33eac:	mov	r8, #1024	; 0x400
   33eb0:	mov	r9, #0
   33eb4:	and	r2, r2, r8
   33eb8:	and	r3, r3, r9
   33ebc:	orrs	ip, r2, r3
   33ec0:	beq	33e14 <fputs@plt+0x2e7fc>
   33ec4:	ldr	r3, [sp, #80]	; 0x50
   33ec8:	subs	r0, r0, #16
   33ecc:	sbc	r1, r1, #0
   33ed0:	lsr	r2, r0, #2
   33ed4:	orr	r2, r2, r1, lsl #30
   33ed8:	ldrd	r0, [r3, #56]	; 0x38
   33edc:	str	r2, [r3, #100]	; 0x64
   33ee0:	add	r2, r4, #16
   33ee4:	orr	r0, r0, r8
   33ee8:	str	r2, [r3, #96]	; 0x60
   33eec:	orr	r1, r1, r9
   33ef0:	strd	r0, [r3, #56]	; 0x38
   33ef4:	ldr	sl, [r4]
   33ef8:	ldr	r6, [r5]
   33efc:	b	33e14 <fputs@plt+0x2e7fc>
   33f00:	movw	r2, #4107	; 0x100b
   33f04:	mov	r3, #0
   33f08:	cmp	r9, r3
   33f0c:	cmpeq	r8, r2
   33f10:	beq	33e14 <fputs@plt+0x2e7fc>
   33f14:	bcc	34268 <fputs@plt+0x2ec50>
   33f18:	movw	r2, #4108	; 0x100c
   33f1c:	mov	r3, #0
   33f20:	cmp	r9, r3
   33f24:	cmpeq	r8, r2
   33f28:	beq	34210 <fputs@plt+0x2ebf8>
   33f2c:	movw	r2, #4109	; 0x100d
   33f30:	mov	r3, #0
   33f34:	cmp	r9, r3
   33f38:	cmpeq	r8, r2
   33f3c:	bne	34168 <fputs@plt+0x2eb50>
   33f40:	ldr	ip, [sp, #80]	; 0x50
   33f44:	mov	r0, #1073741824	; 0x40000000
   33f48:	mov	r1, #0
   33f4c:	add	r3, r4, #16
   33f50:	str	r3, [ip, #188]	; 0xbc
   33f54:	ldrd	r2, [fp, r7]
   33f58:	ldrd	r8, [ip, #56]	; 0x38
   33f5c:	and	r2, r2, r0
   33f60:	and	r3, r3, r1
   33f64:	orr	r2, r2, r8
   33f68:	orr	r3, r3, r9
   33f6c:	strd	r2, [ip, #56]	; 0x38
   33f70:	ldr	sl, [r4]
   33f74:	ldr	r6, [r5]
   33f78:	b	33e14 <fputs@plt+0x2e7fc>
   33f7c:	cmp	r9, #0
   33f80:	cmpeq	r8, #4
   33f84:	beq	34468 <fputs@plt+0x2ee50>
   33f88:	cmp	r9, #0
   33f8c:	cmpeq	r8, #5
   33f90:	beq	33e14 <fputs@plt+0x2e7fc>
   33f94:	cmp	r9, #0
   33f98:	cmpeq	r8, #3
   33f9c:	bne	34168 <fputs@plt+0x2eb50>
   33fa0:	ldr	ip, [sp, #80]	; 0x50
   33fa4:	ldrd	r2, [r4, #16]
   33fa8:	ldr	r9, [sp, #44]	; 0x2c
   33fac:	ldr	r8, [ip, #260]	; 0x104
   33fb0:	adds	r0, r2, r9
   33fb4:	mov	r9, #0
   33fb8:	add	r8, r8, #7
   33fbc:	adc	r1, r3, #0
   33fc0:	bic	r8, r8, #7
   33fc4:	add	r8, r8, #16
   33fc8:	str	r8, [sp, #76]	; 0x4c
   33fcc:	cmp	r1, r9
   33fd0:	cmpeq	r0, r8
   33fd4:	bhi	3465c <fputs@plt+0x2f044>
   33fd8:	ldr	r9, [sp, #44]	; 0x2c
   33fdc:	add	r9, r9, r2
   33fe0:	str	r9, [sp, #44]	; 0x2c
   33fe4:	b	33e14 <fputs@plt+0x2e7fc>
   33fe8:	cmp	r9, #0
   33fec:	cmpeq	r8, #4096	; 0x1000
   33ff0:	bne	34168 <fputs@plt+0x2eb50>
   33ff4:	mov	r0, fp
   33ff8:	ldr	r1, [sp, #80]	; 0x50
   33ffc:	add	r2, r4, #16
   34000:	bl	339dc <fputs@plt+0x2e3c4>
   34004:	ldr	sl, [r4]
   34008:	ldr	r6, [r5]
   3400c:	b	33e14 <fputs@plt+0x2e7fc>
   34010:	ldr	ip, [sp, #80]	; 0x50
   34014:	add	r3, r4, #16
   34018:	mov	r0, #4096	; 0x1000
   3401c:	mov	r1, #0
   34020:	str	r3, [ip, #116]	; 0x74
   34024:	b	33f54 <fputs@plt+0x2e93c>
   34028:	ldr	ip, [sp, #80]	; 0x50
   3402c:	add	r3, r4, #16
   34030:	mov	r0, #2048	; 0x800
   34034:	mov	r1, #0
   34038:	str	r3, [ip, #112]	; 0x70
   3403c:	b	33f54 <fputs@plt+0x2e93c>
   34040:	ldr	r1, [sp, #80]	; 0x50
   34044:	add	r3, r4, #16
   34048:	mov	r8, #2064384	; 0x1f8000
   3404c:	mov	r9, #0
   34050:	mov	r0, fp
   34054:	str	r3, [r1, #136]	; 0x88
   34058:	ldrd	r2, [fp, r7]
   3405c:	and	r8, r8, r2
   34060:	and	r9, r9, r3
   34064:	ldrd	r2, [r1, #56]	; 0x38
   34068:	orr	r2, r2, r8
   3406c:	orr	r3, r3, r9
   34070:	strd	r2, [r1, #56]	; 0x38
   34074:	bl	2d6e4 <fputs@plt+0x280cc>
   34078:	subs	r6, r0, #0
   3407c:	blt	34738 <fputs@plt+0x2f120>
   34080:	ldr	r2, [fp, #1100]	; 0x44c
   34084:	ldr	r3, [sp, #80]	; 0x50
   34088:	str	r2, [r3, #184]	; 0xb8
   3408c:	ldr	sl, [r4]
   34090:	ldr	r6, [r5]
   34094:	b	33e14 <fputs@plt+0x2e7fc>
   34098:	add	r9, r4, #16
   3409c:	str	r9, [sp, #56]	; 0x38
   340a0:	mov	r0, r9
   340a4:	bl	30c1c <fputs@plt+0x2b604>
   340a8:	cmp	r0, #0
   340ac:	bne	33e14 <fputs@plt+0x2e7fc>
   340b0:	ldr	r0, [sp, #80]	; 0x50
   340b4:	mvn	r6, #73	; 0x49
   340b8:	cmp	r0, #0
   340bc:	bne	34534 <fputs@plt+0x2ef1c>
   340c0:	ldr	r0, [pc, #2012]	; 348a4 <fputs@plt+0x2f28c>
   340c4:	movw	r2, #391	; 0x187
   340c8:	ldr	r1, [pc, #2008]	; 348a8 <fputs@plt+0x2f290>
   340cc:	ldr	r3, [pc, #2008]	; 348ac <fputs@plt+0x2f294>
   340d0:	add	r0, pc, r0
   340d4:	add	r1, pc, r1
   340d8:	add	r3, pc, r3
   340dc:	bl	76bb0 <fputs@plt+0x71598>
   340e0:	add	r8, r4, #24
   340e4:	mov	r0, r8
   340e8:	bl	30c1c <fputs@plt+0x2b604>
   340ec:	cmp	r0, #0
   340f0:	beq	340b0 <fputs@plt+0x2ea98>
   340f4:	ldrd	r2, [fp, r7]
   340f8:	mov	r1, #0
   340fc:	mov	r0, #536870912	; 0x20000000
   34100:	and	r3, r3, r1
   34104:	and	r2, r2, r0
   34108:	orrs	r1, r2, r3
   3410c:	beq	33e14 <fputs@plt+0x2e7fc>
   34110:	ldr	r3, [sp, #80]	; 0x50
   34114:	ldr	r6, [r3, #176]	; 0xb0
   34118:	mov	r0, r6
   3411c:	bl	747a8 <fputs@plt+0x6f190>
   34120:	add	r3, r0, #2
   34124:	mov	r0, r6
   34128:	lsl	r6, r3, #2
   3412c:	mov	r1, r6
   34130:	bl	548c <realloc@plt>
   34134:	cmp	r0, #0
   34138:	beq	3471c <fputs@plt+0x2f104>
   3413c:	sub	r6, r6, #8
   34140:	mov	r3, r0
   34144:	mov	r2, #0
   34148:	mov	r9, #0
   3414c:	str	r8, [r3, r6]!
   34150:	mov	r8, #536870912	; 0x20000000
   34154:	str	r2, [r3, #4]
   34158:	ldr	r1, [sp, #80]	; 0x50
   3415c:	ldrd	r2, [r1, #56]	; 0x38
   34160:	str	r0, [r1, #176]	; 0xb0
   34164:	b	33e00 <fputs@plt+0x2e7e8>
   34168:	bl	77b7c <fputs@plt+0x72564>
   3416c:	cmp	r0, #6
   34170:	ble	33e14 <fputs@plt+0x2e7fc>
   34174:	ldr	sl, [sp, #64]	; 0x40
   34178:	mov	r0, #7
   3417c:	mov	r1, #0
   34180:	strd	r8, [sp, #8]
   34184:	ldr	r2, [sp, #60]	; 0x3c
   34188:	movw	r3, #766	; 0x2fe
   3418c:	str	sl, [sp]
   34190:	ldr	sl, [sp, #72]	; 0x48
   34194:	str	sl, [sp, #4]
   34198:	bl	76de4 <fputs@plt+0x717cc>
   3419c:	b	34004 <fputs@plt+0x2e9ec>
   341a0:	ldr	ip, [sp, #80]	; 0x50
   341a4:	add	r3, r4, #16
   341a8:	mov	r0, #8192	; 0x2000
   341ac:	mov	r1, #0
   341b0:	str	r3, [ip, #120]	; 0x78
   341b4:	b	33f54 <fputs@plt+0x2e93c>
   341b8:	ldrd	r2, [r4, #16]
   341bc:	orrs	r9, r2, r3
   341c0:	beq	341f0 <fputs@plt+0x2ebd8>
   341c4:	ldr	ip, [sp, #80]	; 0x50
   341c8:	mov	r0, #1
   341cc:	mov	r1, #0
   341d0:	str	r2, [ip, #104]	; 0x68
   341d4:	ldrd	r2, [fp, r7]
   341d8:	ldrd	r8, [ip, #56]	; 0x38
   341dc:	and	r2, r2, r0
   341e0:	and	r3, r3, r1
   341e4:	orr	r2, r2, r8
   341e8:	orr	r3, r3, r9
   341ec:	strd	r2, [ip, #56]	; 0x38
   341f0:	ldrd	r2, [r4, #24]
   341f4:	orrs	sl, r2, r3
   341f8:	beq	34004 <fputs@plt+0x2e9ec>
   341fc:	ldr	ip, [sp, #80]	; 0x50
   34200:	mov	r0, #2
   34204:	mov	r1, #0
   34208:	str	r2, [ip, #108]	; 0x6c
   3420c:	b	33f54 <fputs@plt+0x2e93c>
   34210:	ldr	r3, [r4, #16]
   34214:	cmn	r3, #1
   34218:	beq	34248 <fputs@plt+0x2ec30>
   3421c:	ldr	ip, [sp, #80]	; 0x50
   34220:	mov	r0, #67108864	; 0x4000000
   34224:	mov	r1, #0
   34228:	str	r3, [ip, #160]	; 0xa0
   3422c:	ldrd	r2, [fp, r7]
   34230:	ldrd	r8, [ip, #56]	; 0x38
   34234:	and	r2, r2, r0
   34238:	and	r3, r3, r1
   3423c:	orr	r2, r2, r8
   34240:	orr	r3, r3, r9
   34244:	strd	r2, [ip, #56]	; 0x38
   34248:	ldr	r3, [r4, #20]
   3424c:	cmn	r3, #1
   34250:	beq	34004 <fputs@plt+0x2e9ec>
   34254:	ldr	ip, [sp, #80]	; 0x50
   34258:	mov	r0, #134217728	; 0x8000000
   3425c:	mov	r1, #0
   34260:	str	r3, [ip, #164]	; 0xa4
   34264:	b	33f54 <fputs@plt+0x2e93c>
   34268:	ldr	r6, [r4, #16]
   3426c:	bl	65740 <fputs@plt+0x60128>
   34270:	cmp	r6, r0
   34274:	bne	340b0 <fputs@plt+0x2ea98>
   34278:	ldrd	r2, [r4]
   3427c:	ldr	r0, [r4, #16]
   34280:	subs	r2, r2, #20
   34284:	sbc	r3, r3, #0
   34288:	ands	r1, r0, #31
   3428c:	movne	r1, #1
   34290:	add	r0, r1, r0, lsr #5
   34294:	mov	r1, #0
   34298:	lsl	r0, r0, #4
   3429c:	cmp	r3, r1
   342a0:	cmpeq	r2, r0
   342a4:	bcc	340b0 <fputs@plt+0x2ea98>
   342a8:	ldr	ip, [sp, #80]	; 0x50
   342ac:	add	r3, r4, #20
   342b0:	mov	r0, #31457280	; 0x1e00000
   342b4:	mov	r1, #0
   342b8:	str	r3, [ip, #156]	; 0x9c
   342bc:	b	33f54 <fputs@plt+0x2e93c>
   342c0:	ldr	r3, [r4, #16]
   342c4:	cmn	r3, #1
   342c8:	beq	342f8 <fputs@plt+0x2ece0>
   342cc:	ldr	ip, [sp, #80]	; 0x50
   342d0:	mov	r0, #4
   342d4:	mov	r1, #0
   342d8:	str	r3, [ip, #64]	; 0x40
   342dc:	ldrd	r2, [fp, r7]
   342e0:	ldrd	r8, [ip, #56]	; 0x38
   342e4:	and	r2, r2, r0
   342e8:	and	r3, r3, r1
   342ec:	orr	r2, r2, r8
   342f0:	orr	r3, r3, r9
   342f4:	strd	r2, [ip, #56]	; 0x38
   342f8:	ldr	r3, [r4, #20]
   342fc:	cmn	r3, #1
   34300:	beq	34330 <fputs@plt+0x2ed18>
   34304:	ldr	ip, [sp, #80]	; 0x50
   34308:	mov	r0, #8
   3430c:	mov	r1, #0
   34310:	str	r3, [ip, #68]	; 0x44
   34314:	ldrd	r2, [fp, r7]
   34318:	ldrd	r8, [ip, #56]	; 0x38
   3431c:	and	r2, r2, r0
   34320:	and	r3, r3, r1
   34324:	orr	r2, r2, r8
   34328:	orr	r3, r3, r9
   3432c:	strd	r2, [ip, #56]	; 0x38
   34330:	ldr	r3, [r4, #24]
   34334:	cmn	r3, #1
   34338:	beq	34368 <fputs@plt+0x2ed50>
   3433c:	ldr	ip, [sp, #80]	; 0x50
   34340:	mov	r0, #16
   34344:	mov	r1, #0
   34348:	str	r3, [ip, #72]	; 0x48
   3434c:	ldrd	r2, [fp, r7]
   34350:	ldrd	r8, [ip, #56]	; 0x38
   34354:	and	r2, r2, r0
   34358:	and	r3, r3, r1
   3435c:	orr	r2, r2, r8
   34360:	orr	r3, r3, r9
   34364:	strd	r2, [ip, #56]	; 0x38
   34368:	ldr	r3, [r4, #28]
   3436c:	cmn	r3, #1
   34370:	beq	343a0 <fputs@plt+0x2ed88>
   34374:	ldr	ip, [sp, #80]	; 0x50
   34378:	mov	r0, #32
   3437c:	mov	r1, #0
   34380:	str	r3, [ip, #76]	; 0x4c
   34384:	ldrd	r2, [fp, r7]
   34388:	ldrd	r8, [ip, #56]	; 0x38
   3438c:	and	r2, r2, r0
   34390:	and	r3, r3, r1
   34394:	orr	r2, r2, r8
   34398:	orr	r3, r3, r9
   3439c:	strd	r2, [ip, #56]	; 0x38
   343a0:	ldr	r3, [r4, #32]
   343a4:	cmn	r3, #1
   343a8:	beq	343d8 <fputs@plt+0x2edc0>
   343ac:	ldr	ip, [sp, #80]	; 0x50
   343b0:	mov	r0, #64	; 0x40
   343b4:	mov	r1, #0
   343b8:	str	r3, [ip, #80]	; 0x50
   343bc:	ldrd	r2, [fp, r7]
   343c0:	ldrd	r8, [ip, #56]	; 0x38
   343c4:	and	r2, r2, r0
   343c8:	and	r3, r3, r1
   343cc:	orr	r2, r2, r8
   343d0:	orr	r3, r3, r9
   343d4:	strd	r2, [ip, #56]	; 0x38
   343d8:	ldr	r3, [r4, #36]	; 0x24
   343dc:	cmn	r3, #1
   343e0:	beq	34410 <fputs@plt+0x2edf8>
   343e4:	ldr	ip, [sp, #80]	; 0x50
   343e8:	mov	r0, #128	; 0x80
   343ec:	mov	r1, #0
   343f0:	str	r3, [ip, #84]	; 0x54
   343f4:	ldrd	r2, [fp, r7]
   343f8:	ldrd	r8, [ip, #56]	; 0x38
   343fc:	and	r2, r2, r0
   34400:	and	r3, r3, r1
   34404:	orr	r2, r2, r8
   34408:	orr	r3, r3, r9
   3440c:	strd	r2, [ip, #56]	; 0x38
   34410:	ldr	r3, [r4, #40]	; 0x28
   34414:	cmn	r3, #1
   34418:	beq	34448 <fputs@plt+0x2ee30>
   3441c:	ldr	ip, [sp, #80]	; 0x50
   34420:	mov	r0, #256	; 0x100
   34424:	mov	r1, #0
   34428:	str	r3, [ip, #88]	; 0x58
   3442c:	ldrd	r2, [fp, r7]
   34430:	ldrd	r8, [ip, #56]	; 0x38
   34434:	and	r2, r2, r0
   34438:	and	r3, r3, r1
   3443c:	orr	r2, r2, r8
   34440:	orr	r3, r3, r9
   34444:	strd	r2, [ip, #56]	; 0x38
   34448:	ldr	r3, [r4, #44]	; 0x2c
   3444c:	cmn	r3, #1
   34450:	beq	34004 <fputs@plt+0x2e9ec>
   34454:	ldr	ip, [sp, #80]	; 0x50
   34458:	mov	r0, #512	; 0x200
   3445c:	mov	r1, #0
   34460:	str	r3, [ip, #92]	; 0x5c
   34464:	b	33f54 <fputs@plt+0x2e93c>
   34468:	ldr	r0, [sp, #80]	; 0x50
   3446c:	ldr	sl, [sp, #44]	; 0x2c
   34470:	ldr	r3, [r0, #260]	; 0x104
   34474:	add	r3, r3, #7
   34478:	bic	r3, r3, #7
   3447c:	add	r3, r3, #16
   34480:	cmp	r3, sl
   34484:	bhi	34530 <fputs@plt+0x2ef18>
   34488:	bl	3af84 <fputs@plt+0x3596c>
   3448c:	cmp	r0, #0
   34490:	beq	3471c <fputs@plt+0x2f104>
   34494:	ldr	r3, [r4, #32]
   34498:	ldrb	r1, [r0, #36]	; 0x24
   3449c:	ldr	r8, [sp, #44]	; 0x2c
   344a0:	str	r3, [r0, #32]
   344a4:	orr	r1, r1, #4
   344a8:	ldrd	r2, [r4, #16]
   344ac:	strd	r2, [r0, #24]
   344b0:	ldr	r3, [r4, #24]
   344b4:	strb	r1, [r0, #36]	; 0x24
   344b8:	str	r3, [r0, #12]
   344bc:	ldr	r3, [r4, #24]
   344c0:	ldr	sl, [r4]
   344c4:	add	r8, r8, r3
   344c8:	ldr	r6, [r5]
   344cc:	str	r8, [sp, #44]	; 0x2c
   344d0:	b	33e14 <fputs@plt+0x2e7fc>
   344d4:	ldr	r1, [sp, #80]	; 0x50
   344d8:	ldrd	r2, [r1, #56]	; 0x38
   344dc:	mov	r0, #392	; 0x188
   344e0:	mov	r6, #536870912	; 0x20000000
   344e4:	ldrd	r8, [fp, r0]
   344e8:	mov	r7, #0
   344ec:	mov	r0, r1
   344f0:	and	r6, r6, r8
   344f4:	and	r7, r7, r9
   344f8:	orr	r6, r6, r2
   344fc:	orr	r7, r7, r3
   34500:	strd	r6, [r1, #56]	; 0x38
   34504:	bl	4138c <fputs@plt+0x3bd74>
   34508:	subs	r6, r0, #0
   3450c:	ldr	r0, [sp, #80]	; 0x50
   34510:	blt	340b8 <fputs@plt+0x2eaa0>
   34514:	ldr	r1, [r0, #244]	; 0xf4
   34518:	ldrd	r2, [r5, #48]	; 0x30
   3451c:	ldr	r6, [r1, #8]
   34520:	ldr	r7, [r1, #12]
   34524:	cmp	r7, r3
   34528:	cmpeq	r6, r2
   3452c:	beq	345a8 <fputs@plt+0x2ef90>
   34530:	mvn	r6, #73	; 0x49
   34534:	ldr	ip, [r0, #316]	; 0x13c
   34538:	add	r3, r0, #272	; 0x110
   3453c:	cmp	ip, #0
   34540:	movne	r2, #0
   34544:	mvnne	lr, #0
   34548:	beq	3456c <fputs@plt+0x2ef54>
   3454c:	ldr	r1, [r3, #32]
   34550:	add	r2, r2, #1
   34554:	cmp	r1, #0
   34558:	strge	lr, [r3, #32]
   3455c:	ldr	r3, [r3]
   34560:	ldrge	ip, [r0, #316]	; 0x13c
   34564:	cmp	r2, ip
   34568:	bcc	3454c <fputs@plt+0x2ef34>
   3456c:	bl	3a9b0 <fputs@plt+0x35398>
   34570:	ldr	r0, [sp, #40]	; 0x28
   34574:	bl	4e5c <free@plt>
   34578:	ldr	fp, [sp, #68]	; 0x44
   3457c:	ldr	r2, [sp, #84]	; 0x54
   34580:	mov	r0, r6
   34584:	ldr	r3, [fp]
   34588:	cmp	r2, r3
   3458c:	bne	34858 <fputs@plt+0x2f240>
   34590:	add	sp, sp, #92	; 0x5c
   34594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34598:	mvn	r6, #90	; 0x5a
   3459c:	b	34570 <fputs@plt+0x2ef58>
   345a0:	mov	r6, r0
   345a4:	b	34570 <fputs@plt+0x2ef58>
   345a8:	ldrb	r1, [r1, #2]
   345ac:	ldrd	r8, [r5, #8]
   345b0:	and	r3, r1, #1
   345b4:	eor	ip, r3, #1
   345b8:	and	r2, r8, #1
   345bc:	cmp	ip, r2
   345c0:	bne	34530 <fputs@plt+0x2ef18>
   345c4:	cmp	r3, #0
   345c8:	beq	345e0 <fputs@plt+0x2efc8>
   345cc:	ldrd	r6, [r0, #8]
   345d0:	ldrd	r2, [r5, #56]	; 0x38
   345d4:	cmp	r7, r3
   345d8:	cmpeq	r6, r2
   345dc:	bne	34530 <fputs@plt+0x2ef18>
   345e0:	lsrs	r9, r9, #1
   345e4:	rrx	r8, r8
   345e8:	eor	r1, r8, r1, lsr #1
   345ec:	tst	r1, #1
   345f0:	bne	34530 <fputs@plt+0x2ef18>
   345f4:	ldrd	r2, [r5, #32]
   345f8:	orrs	r9, r2, r3
   345fc:	bne	34740 <fputs@plt+0x2f128>
   34600:	mov	r1, r0
   34604:	mov	r0, fp
   34608:	bl	3a870 <fputs@plt+0x35258>
   3460c:	ldr	r0, [sp, #80]	; 0x50
   34610:	ldr	sl, [sp, #56]	; 0x38
   34614:	cmp	sl, #0
   34618:	strne	sl, [r0, #28]
   3461c:	beq	3477c <fputs@plt+0x2f164>
   34620:	ldrb	r3, [r0, #240]	; 0xf0
   34624:	mov	sl, #0
   34628:	str	r5, [r0, #432]	; 0x1b0
   3462c:	mov	r6, #1
   34630:	orr	r3, r3, #96	; 0x60
   34634:	strb	r3, [r0, #240]	; 0xf0
   34638:	ldr	r3, [fp, #44]	; 0x2c
   3463c:	ldr	r2, [fp, #40]	; 0x28
   34640:	add	r1, r3, r6
   34644:	str	sl, [sp, #40]	; 0x28
   34648:	str	r1, [fp, #44]	; 0x2c
   3464c:	str	r0, [r2, r3, lsl #2]
   34650:	b	34570 <fputs@plt+0x2ef58>
   34654:	mvn	r6, #73	; 0x49
   34658:	b	34570 <fputs@plt+0x2ef58>
   3465c:	mov	r0, ip
   34660:	bl	3af84 <fputs@plt+0x3596c>
   34664:	cmp	r0, #0
   34668:	beq	3471c <fputs@plt+0x2f104>
   3466c:	ldr	r1, [r4, #24]
   34670:	ldr	r2, [r4, #28]
   34674:	ldr	r9, [sp, #76]	; 0x4c
   34678:	and	r2, r1, r2
   3467c:	ldr	sl, [sp, #44]	; 0x2c
   34680:	cmn	r2, #1
   34684:	ldrb	r3, [r0, #36]	; 0x24
   34688:	movne	r2, #0
   3468c:	moveq	r2, #1
   34690:	cmp	r9, sl
   34694:	bfi	r3, r2, #3, #1
   34698:	strb	r3, [r0, #36]	; 0x24
   3469c:	bhi	346dc <fputs@plt+0x2f0c4>
   346a0:	cmp	r2, #0
   346a4:	ldreq	r3, [r4, #24]
   346a8:	addeq	r3, r5, r3
   346ac:	streq	r3, [r0, #4]
   346b0:	ldr	r3, [r4, #16]
   346b4:	str	r3, [r0, #12]
   346b8:	ldrb	r3, [r0, #36]	; 0x24
   346bc:	orr	r3, r3, #4
   346c0:	strb	r3, [r0, #36]	; 0x24
   346c4:	ldr	r2, [r4, #16]
   346c8:	ldr	sl, [r4]
   346cc:	ldr	r6, [r5]
   346d0:	b	33fd8 <fputs@plt+0x2e9c0>
   346d4:	mvn	r6, #11
   346d8:	b	34570 <fputs@plt+0x2ef58>
   346dc:	cmp	r2, #0
   346e0:	bne	34700 <fputs@plt+0x2f0e8>
   346e4:	ldr	r3, [r4, #24]
   346e8:	ldr	r8, [sp, #76]	; 0x4c
   346ec:	ldr	r9, [sp, #44]	; 0x2c
   346f0:	add	r3, r8, r3
   346f4:	rsb	r3, r9, r3
   346f8:	add	r3, r5, r3
   346fc:	str	r3, [r0, #4]
   34700:	ldr	r3, [r4, #16]
   34704:	ldr	sl, [sp, #76]	; 0x4c
   34708:	ldr	r8, [sp, #44]	; 0x2c
   3470c:	rsb	r3, sl, r3
   34710:	add	r3, r3, r8
   34714:	str	r3, [r0, #12]
   34718:	b	346b8 <fputs@plt+0x2f0a0>
   3471c:	ldr	r0, [sp, #80]	; 0x50
   34720:	mvn	r6, #11
   34724:	b	340b8 <fputs@plt+0x2eaa0>
   34728:	mov	r8, #0
   3472c:	mov	r1, ip
   34730:	str	r8, [sp, #56]	; 0x38
   34734:	b	344dc <fputs@plt+0x2eec4>
   34738:	ldr	r0, [sp, #80]	; 0x50
   3473c:	b	340b8 <fputs@plt+0x2eaa0>
   34740:	ldr	ip, [pc, #360]	; 348b0 <fputs@plt+0x2f298>
   34744:	mov	r1, #26
   34748:	strd	r2, [sp, #8]
   3474c:	add	r0, r0, #456	; 0x1c8
   34750:	add	ip, pc, ip
   34754:	mov	r3, r1
   34758:	mov	r2, #1
   3475c:	str	ip, [sp]
   34760:	bl	5150 <__snprintf_chk@plt>
   34764:	ldr	r3, [sp, #80]	; 0x50
   34768:	add	r2, r3, #456	; 0x1c8
   3476c:	mov	r0, r3
   34770:	str	r2, [r3, #172]	; 0xac
   34774:	str	r2, [r3, #32]
   34778:	b	34610 <fputs@plt+0x2eff8>
   3477c:	ldrd	r2, [r5, #24]
   34780:	mvn	r6, #0
   34784:	mvn	r7, #0
   34788:	cmp	r3, r7
   3478c:	cmpeq	r2, r6
   34790:	beq	3484c <fputs@plt+0x2f234>
   34794:	orrs	r9, r2, r3
   34798:	bne	3480c <fputs@plt+0x2f1f4>
   3479c:	ldr	r3, [fp, #80]	; 0x50
   347a0:	str	r3, [r0, #28]
   347a4:	b	34620 <fputs@plt+0x2f008>
   347a8:	ldr	r0, [pc, #260]	; 348b4 <fputs@plt+0x2f29c>
   347ac:	mov	r2, #428	; 0x1ac
   347b0:	ldr	r1, [pc, #256]	; 348b8 <fputs@plt+0x2f2a0>
   347b4:	ldr	r3, [pc, #256]	; 348bc <fputs@plt+0x2f2a4>
   347b8:	add	r0, pc, r0
   347bc:	add	r1, pc, r1
   347c0:	add	r3, pc, r3
   347c4:	bl	76bb0 <fputs@plt+0x71598>
   347c8:	ldr	r0, [pc, #240]	; 348c0 <fputs@plt+0x2f2a8>
   347cc:	movw	r2, #427	; 0x1ab
   347d0:	ldr	r1, [pc, #236]	; 348c4 <fputs@plt+0x2f2ac>
   347d4:	ldr	r3, [pc, #236]	; 348c8 <fputs@plt+0x2f2b0>
   347d8:	add	r0, pc, r0
   347dc:	add	r1, pc, r1
   347e0:	add	r3, pc, r3
   347e4:	bl	76bb0 <fputs@plt+0x71598>
   347e8:	mov	r4, r0
   347ec:	str	r5, [sp, #40]	; 0x28
   347f0:	ldr	r0, [sp, #40]	; 0x28
   347f4:	bl	4e5c <free@plt>
   347f8:	mov	r0, r4
   347fc:	bl	54f8 <_Unwind_Resume@plt>
   34800:	mov	r4, r0
   34804:	str	fp, [sp, #40]	; 0x28
   34808:	b	347f0 <fputs@plt+0x2f1d8>
   3480c:	ldr	ip, [pc, #184]	; 348cc <fputs@plt+0x2f2b4>
   34810:	mov	r1, #26
   34814:	add	r0, r0, #480	; 0x1e0
   34818:	strd	r2, [sp, #8]
   3481c:	add	ip, pc, ip
   34820:	mov	r3, r1
   34824:	mov	r2, #1
   34828:	add	r0, r0, #2
   3482c:	str	ip, [sp]
   34830:	bl	5150 <__snprintf_chk@plt>
   34834:	ldr	r3, [sp, #80]	; 0x50
   34838:	add	r2, r3, #480	; 0x1e0
   3483c:	add	r2, r2, #2
   34840:	mov	r0, r3
   34844:	str	r2, [r3, #28]
   34848:	b	34620 <fputs@plt+0x2f008>
   3484c:	ldr	r8, [sp, #56]	; 0x38
   34850:	str	r8, [r0, #28]
   34854:	b	34620 <fputs@plt+0x2f008>
   34858:	bl	524c <__stack_chk_fail@plt>
   3485c:	ldr	r0, [pc, #108]	; 348d0 <fputs@plt+0x2f2b8>
   34860:	movw	r2, #429	; 0x1ad
   34864:	ldr	r1, [pc, #104]	; 348d4 <fputs@plt+0x2f2bc>
   34868:	ldr	r3, [pc, #104]	; 348d8 <fputs@plt+0x2f2c0>
   3486c:	add	r0, pc, r0
   34870:	add	r1, pc, r1
   34874:	add	r3, pc, r3
   34878:	bl	76bb0 <fputs@plt+0x71598>
   3487c:	mov	r4, r0
   34880:	b	347f0 <fputs@plt+0x2f1d8>
   34884:	mov	r4, r0
   34888:	str	r7, [sp, #40]	; 0x28
   3488c:	b	347f0 <fputs@plt+0x2f1d8>
   34890:	andeq	sp, r7, r4, asr #1
   34894:	andeq	r0, r0, r0, asr #8
   34898:	andeq	r6, r5, r8, ror #21
   3489c:	muleq	r5, r4, r0
   348a0:	andeq	r6, r5, r0, lsr #22
   348a4:	andeq	sp, r4, r0, asr #26
   348a8:	andeq	r6, r5, r8, ror #14
   348ac:	andeq	r6, r5, r4, lsr sp
   348b0:	andeq	r4, r5, r8, lsl #13
   348b4:	andeq	pc, r5, ip, lsl #1
   348b8:	andeq	r6, r5, r0, lsl #1
   348bc:	andeq	r6, r5, r0, asr #13
   348c0:	andeq	r6, r5, r0, lsr r5
   348c4:	andeq	r6, r5, r0, rrx
   348c8:	andeq	r6, r5, r0, lsr #13
   348cc:			; <UNDEFINED> instruction: 0x000545bc
   348d0:	strdeq	r5, [r5], -r4
   348d4:	andeq	r5, r5, ip, asr #31
   348d8:	andeq	r6, r5, ip, lsl #12
   348dc:	ldr	ip, [pc, #432]	; 34a94 <fputs@plt+0x2f47c>
   348e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   348e4:	add	ip, pc, ip
   348e8:	subs	r8, r0, #0
   348ec:	ldr	r0, [pc, #420]	; 34a98 <fputs@plt+0x2f480>
   348f0:	mov	sl, r3
   348f4:	mov	r3, ip
   348f8:	sub	sp, sp, #40	; 0x28
   348fc:	mov	ip, #0
   34900:	ldr	r9, [r3, r0]
   34904:	str	ip, [sp, #8]
   34908:	ldr	r3, [r9]
   3490c:	str	r3, [sp, #36]	; 0x24
   34910:	beq	34a14 <fputs@plt+0x2f3fc>
   34914:	cmp	r1, #0
   34918:	beq	34a74 <fputs@plt+0x2f45c>
   3491c:	cmp	r2, #0
   34920:	beq	34a54 <fputs@plt+0x2f43c>
   34924:	ldrd	r2, [r2, #8]
   34928:	movw	r6, #32773	; 0x8005
   3492c:	mov	r7, #0
   34930:	ldrd	r4, [r1, #56]	; 0x38
   34934:	cmp	r3, r7
   34938:	cmpeq	r2, r6
   3493c:	beq	349f4 <fputs@plt+0x2f3dc>
   34940:	ldr	r2, [pc, #340]	; 34a9c <fputs@plt+0x2f484>
   34944:	add	r3, sp, #24
   34948:	add	r2, pc, r2
   3494c:	mov	ip, r3
   34950:	add	r2, r2, #12
   34954:	ldm	r2, {r0, r1, r2}
   34958:	stm	r3, {r0, r1, r2}
   3495c:	add	r1, sp, #8
   34960:	mov	r2, r4
   34964:	mov	r3, r5
   34968:	str	ip, [sp]
   3496c:	mov	r0, r8
   34970:	str	r1, [sp, #4]
   34974:	bl	3bd74 <fputs@plt+0x3675c>
   34978:	cmp	r0, #0
   3497c:	blt	349c4 <fputs@plt+0x2f3ac>
   34980:	mov	r2, sl
   34984:	mov	r0, r8
   34988:	ldr	r1, [sp, #8]
   3498c:	bl	339dc <fputs@plt+0x2e3c4>
   34990:	mov	r0, r8
   34994:	ldr	r1, [sp, #8]
   34998:	bl	299b0 <fputs@plt+0x24398>
   3499c:	cmp	r0, #0
   349a0:	blt	349c4 <fputs@plt+0x2f3ac>
   349a4:	ldr	r3, [r8, #44]	; 0x2c
   349a8:	mov	r4, #1
   349ac:	ldr	r2, [r8, #40]	; 0x28
   349b0:	ldr	r1, [sp, #8]
   349b4:	add	r0, r3, r4
   349b8:	str	r0, [r8, #44]	; 0x2c
   349bc:	str	r1, [r2, r3, lsl #2]
   349c0:	b	349d8 <fputs@plt+0x2f3c0>
   349c4:	mov	r4, r0
   349c8:	ldr	r0, [sp, #8]
   349cc:	cmp	r0, #0
   349d0:	beq	349d8 <fputs@plt+0x2f3c0>
   349d4:	bl	3a9b0 <fputs@plt+0x35398>
   349d8:	ldr	r2, [sp, #36]	; 0x24
   349dc:	mov	r0, r4
   349e0:	ldr	r3, [r9]
   349e4:	cmp	r2, r3
   349e8:	bne	34a10 <fputs@plt+0x2f3f8>
   349ec:	add	sp, sp, #40	; 0x28
   349f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   349f4:	ldr	r2, [pc, #164]	; 34aa0 <fputs@plt+0x2f488>
   349f8:	add	r3, sp, #12
   349fc:	add	r2, pc, r2
   34a00:	mov	ip, r3
   34a04:	ldm	r2, {r0, r1, r2}
   34a08:	stm	r3, {r0, r1, r2}
   34a0c:	b	3495c <fputs@plt+0x2f344>
   34a10:	bl	524c <__stack_chk_fail@plt>
   34a14:	ldr	r0, [pc, #136]	; 34aa4 <fputs@plt+0x2f48c>
   34a18:	movw	r2, #1265	; 0x4f1
   34a1c:	ldr	r1, [pc, #132]	; 34aa8 <fputs@plt+0x2f490>
   34a20:	ldr	r3, [pc, #132]	; 34aac <fputs@plt+0x2f494>
   34a24:	add	r0, pc, r0
   34a28:	add	r1, pc, r1
   34a2c:	add	r3, pc, r3
   34a30:	bl	76bb0 <fputs@plt+0x71598>
   34a34:	ldr	r3, [sp, #8]
   34a38:	mov	r4, r0
   34a3c:	cmp	r3, #0
   34a40:	beq	34a4c <fputs@plt+0x2f434>
   34a44:	mov	r0, r3
   34a48:	bl	3a9b0 <fputs@plt+0x35398>
   34a4c:	mov	r0, r4
   34a50:	bl	54f8 <_Unwind_Resume@plt>
   34a54:	ldr	r0, [pc, #84]	; 34ab0 <fputs@plt+0x2f498>
   34a58:	movw	r2, #1267	; 0x4f3
   34a5c:	ldr	r1, [pc, #80]	; 34ab4 <fputs@plt+0x2f49c>
   34a60:	ldr	r3, [pc, #80]	; 34ab8 <fputs@plt+0x2f4a0>
   34a64:	add	r0, pc, r0
   34a68:	add	r1, pc, r1
   34a6c:	add	r3, pc, r3
   34a70:	bl	76bb0 <fputs@plt+0x71598>
   34a74:	ldr	r0, [pc, #64]	; 34abc <fputs@plt+0x2f4a4>
   34a78:	movw	r2, #1266	; 0x4f2
   34a7c:	ldr	r1, [pc, #60]	; 34ac0 <fputs@plt+0x2f4a8>
   34a80:	ldr	r3, [pc, #60]	; 34ac4 <fputs@plt+0x2f4ac>
   34a84:	add	r0, pc, r0
   34a88:	add	r1, pc, r1
   34a8c:	add	r3, pc, r3
   34a90:	bl	76bb0 <fputs@plt+0x71598>
   34a94:	muleq	r7, r4, r2
   34a98:	andeq	r0, r0, r0, asr #8
   34a9c:	muleq	r7, r4, r7
   34aa0:	andeq	ip, r7, r0, ror #13
   34aa4:	andeq	r6, r5, r4, ror #5
   34aa8:	andeq	r5, r5, r4, lsl lr
   34aac:	andeq	r5, r5, ip, asr #25
   34ab0:	andeq	ip, r5, r8, lsr #14
   34ab4:	ldrdeq	r5, [r5], -r4
   34ab8:	andeq	r5, r5, ip, lsl #25
   34abc:	andeq	lr, r5, r0, asr #27
   34ac0:			; <UNDEFINED> instruction: 0x00055db4
   34ac4:	andeq	r5, r5, ip, ror #24
   34ac8:	ldr	ip, [pc, #332]	; 34c1c <fputs@plt+0x2f604>
   34acc:	push	{r4, r5, r6, r7, r8, r9, lr}
   34ad0:	add	ip, pc, ip
   34ad4:	ldr	lr, [pc, #324]	; 34c20 <fputs@plt+0x2f608>
   34ad8:	sub	sp, sp, #20
   34adc:	mov	r7, r3
   34ae0:	mov	r3, #0
   34ae4:	subs	r5, r0, #0
   34ae8:	mov	r8, r1
   34aec:	ldr	r4, [ip, lr]
   34af0:	mov	r6, r2
   34af4:	str	r3, [sp, #8]
   34af8:	ldr	r9, [sp, #48]	; 0x30
   34afc:	ldr	r3, [r4]
   34b00:	str	r3, [sp, #12]
   34b04:	beq	34bdc <fputs@plt+0x2f5c4>
   34b08:	ldr	ip, [pc, #276]	; 34c24 <fputs@plt+0x2f60c>
   34b0c:	add	r1, sp, #8
   34b10:	ldr	r2, [pc, #272]	; 34c28 <fputs@plt+0x2f610>
   34b14:	ldr	r3, [pc, #272]	; 34c2c <fputs@plt+0x2f614>
   34b18:	add	ip, pc, ip
   34b1c:	add	r2, pc, r2
   34b20:	str	ip, [sp]
   34b24:	add	r3, pc, r3
   34b28:	bl	3aa10 <fputs@plt+0x353f8>
   34b2c:	cmp	r0, #0
   34b30:	blt	34ba8 <fputs@plt+0x2f590>
   34b34:	ldr	r1, [pc, #244]	; 34c30 <fputs@plt+0x2f618>
   34b38:	mov	r2, r8
   34b3c:	ldr	r0, [sp, #8]
   34b40:	mov	r3, r6
   34b44:	str	r7, [sp]
   34b48:	add	r1, pc, r1
   34b4c:	bl	3d624 <fputs@plt+0x3800c>
   34b50:	cmp	r0, #0
   34b54:	blt	34ba8 <fputs@plt+0x2f590>
   34b58:	mov	r0, r5
   34b5c:	ldr	r1, [sp, #8]
   34b60:	bl	3a870 <fputs@plt+0x35258>
   34b64:	mov	r0, r5
   34b68:	mov	r2, r9
   34b6c:	ldr	r1, [sp, #8]
   34b70:	bl	339dc <fputs@plt+0x2e3c4>
   34b74:	mov	r0, r5
   34b78:	ldr	r1, [sp, #8]
   34b7c:	bl	299b0 <fputs@plt+0x24398>
   34b80:	cmp	r0, #0
   34b84:	blt	34ba8 <fputs@plt+0x2f590>
   34b88:	ldr	r3, [r5, #44]	; 0x2c
   34b8c:	mov	r6, #1
   34b90:	ldr	r2, [r5, #40]	; 0x28
   34b94:	ldr	r1, [sp, #8]
   34b98:	add	r0, r3, r6
   34b9c:	str	r0, [r5, #44]	; 0x2c
   34ba0:	str	r1, [r2, r3, lsl #2]
   34ba4:	b	34bbc <fputs@plt+0x2f5a4>
   34ba8:	mov	r6, r0
   34bac:	ldr	r0, [sp, #8]
   34bb0:	cmp	r0, #0
   34bb4:	beq	34bbc <fputs@plt+0x2f5a4>
   34bb8:	bl	3a9b0 <fputs@plt+0x35398>
   34bbc:	ldr	r2, [sp, #12]
   34bc0:	mov	r0, r6
   34bc4:	ldr	r3, [r4]
   34bc8:	cmp	r2, r3
   34bcc:	bne	34bd8 <fputs@plt+0x2f5c0>
   34bd0:	add	sp, sp, #20
   34bd4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34bd8:	bl	524c <__stack_chk_fail@plt>
   34bdc:	ldr	r0, [pc, #80]	; 34c34 <fputs@plt+0x2f61c>
   34be0:	movw	r2, #1178	; 0x49a
   34be4:	ldr	r1, [pc, #76]	; 34c38 <fputs@plt+0x2f620>
   34be8:	ldr	r3, [pc, #76]	; 34c3c <fputs@plt+0x2f624>
   34bec:	add	r0, pc, r0
   34bf0:	add	r1, pc, r1
   34bf4:	add	r3, pc, r3
   34bf8:	bl	76bb0 <fputs@plt+0x71598>
   34bfc:	ldr	r3, [sp, #8]
   34c00:	mov	r4, r0
   34c04:	cmp	r3, #0
   34c08:	beq	34c14 <fputs@plt+0x2f5fc>
   34c0c:	mov	r0, r3
   34c10:	bl	3a9b0 <fputs@plt+0x35398>
   34c14:	mov	r0, r4
   34c18:	bl	54f8 <_Unwind_Resume@plt>
   34c1c:	andeq	ip, r7, r8, lsr #1
   34c20:	andeq	r0, r0, r0, asr #8
   34c24:	andeq	r4, r5, r8, lsl #10
   34c28:	andeq	r3, r5, ip, lsl #25
   34c2c:	andeq	r3, r5, ip, ror #24
   34c30:	andeq	r5, r5, r4, ror #26
   34c34:	andeq	r6, r5, ip, lsl r1
   34c38:	andeq	r5, r5, ip, asr #24
   34c3c:	andeq	r6, r5, ip, asr r2
   34c40:	ldr	ip, [pc, #272]	; 34d58 <fputs@plt+0x2f740>
   34c44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34c48:	subs	r9, r0, #0
   34c4c:	ldr	r0, [pc, #264]	; 34d5c <fputs@plt+0x2f744>
   34c50:	add	ip, pc, ip
   34c54:	mov	r8, r3
   34c58:	sub	sp, sp, #40	; 0x28
   34c5c:	mov	r3, ip
   34c60:	mov	sl, r2
   34c64:	ldr	r6, [ip, r0]
   34c68:	ldr	r3, [r6]
   34c6c:	str	r3, [sp, #36]	; 0x24
   34c70:	beq	34d38 <fputs@plt+0x2f720>
   34c74:	cmp	r1, #0
   34c78:	beq	34d18 <fputs@plt+0x2f700>
   34c7c:	cmp	r2, #0
   34c80:	beq	34cf8 <fputs@plt+0x2f6e0>
   34c84:	ldrd	r4, [r2, #16]
   34c88:	add	r7, sp, #8
   34c8c:	ldr	r3, [pc, #204]	; 34d60 <fputs@plt+0x2f748>
   34c90:	mov	r1, #1
   34c94:	mov	r2, #25
   34c98:	mov	r0, r7
   34c9c:	add	r3, pc, r3
   34ca0:	strd	r4, [sp]
   34ca4:	bl	5444 <__sprintf_chk@plt>
   34ca8:	ldrd	r4, [sl, #8]
   34cac:	movw	r2, #32771	; 0x8003
   34cb0:	mov	r3, #0
   34cb4:	cmp	r5, r3
   34cb8:	cmpeq	r4, r2
   34cbc:	mov	r1, r7
   34cc0:	mov	r0, r9
   34cc4:	str	r8, [sp]
   34cc8:	movne	r2, r7
   34ccc:	moveq	r2, #0
   34cd0:	moveq	r3, r7
   34cd4:	movne	r3, #0
   34cd8:	bl	34ac8 <fputs@plt+0x2f4b0>
   34cdc:	ldr	r2, [sp, #36]	; 0x24
   34ce0:	ldr	r3, [r6]
   34ce4:	cmp	r2, r3
   34ce8:	bne	34cf4 <fputs@plt+0x2f6dc>
   34cec:	add	sp, sp, #40	; 0x28
   34cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34cf4:	bl	524c <__stack_chk_fail@plt>
   34cf8:	ldr	r0, [pc, #100]	; 34d64 <fputs@plt+0x2f74c>
   34cfc:	movw	r2, #1245	; 0x4dd
   34d00:	ldr	r1, [pc, #96]	; 34d68 <fputs@plt+0x2f750>
   34d04:	ldr	r3, [pc, #96]	; 34d6c <fputs@plt+0x2f754>
   34d08:	add	r0, pc, r0
   34d0c:	add	r1, pc, r1
   34d10:	add	r3, pc, r3
   34d14:	bl	76bb0 <fputs@plt+0x71598>
   34d18:	ldr	r0, [pc, #80]	; 34d70 <fputs@plt+0x2f758>
   34d1c:	movw	r2, #1244	; 0x4dc
   34d20:	ldr	r1, [pc, #76]	; 34d74 <fputs@plt+0x2f75c>
   34d24:	ldr	r3, [pc, #76]	; 34d78 <fputs@plt+0x2f760>
   34d28:	add	r0, pc, r0
   34d2c:	add	r1, pc, r1
   34d30:	add	r3, pc, r3
   34d34:	bl	76bb0 <fputs@plt+0x71598>
   34d38:	ldr	r0, [pc, #60]	; 34d7c <fputs@plt+0x2f764>
   34d3c:	movw	r2, #1243	; 0x4db
   34d40:	ldr	r1, [pc, #56]	; 34d80 <fputs@plt+0x2f768>
   34d44:	ldr	r3, [pc, #56]	; 34d84 <fputs@plt+0x2f76c>
   34d48:	add	r0, pc, r0
   34d4c:	add	r1, pc, r1
   34d50:	add	r3, pc, r3
   34d54:	bl	76bb0 <fputs@plt+0x71598>
   34d58:	andeq	fp, r7, r8, lsr #30
   34d5c:	andeq	r0, r0, r0, asr #8
   34d60:	andeq	r4, r5, ip, lsr r1
   34d64:	andeq	ip, r5, r4, lsl #9
   34d68:	andeq	r5, r5, r0, lsr fp
   34d6c:			; <UNDEFINED> instruction: 0x000561b8
   34d70:	andeq	lr, r5, ip, lsl fp
   34d74:	andeq	r5, r5, r0, lsl fp
   34d78:	muleq	r5, r8, r1
   34d7c:	andeq	r5, r5, r0, asr #31
   34d80:	strdeq	r5, [r5], -r0
   34d84:	andeq	r6, r5, r8, ror r1
   34d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34d8c:	subs	fp, r0, #0
   34d90:	ldr	r4, [pc, #432]	; 34f48 <fputs@plt+0x2f930>
   34d94:	mov	ip, r3
   34d98:	ldr	r0, [pc, #428]	; 34f4c <fputs@plt+0x2f934>
   34d9c:	sub	sp, sp, #84	; 0x54
   34da0:	add	r4, pc, r4
   34da4:	mov	sl, r2
   34da8:	ldr	r0, [r4, r0]
   34dac:	mov	r3, r4
   34db0:	ldr	r3, [r0]
   34db4:	str	r0, [sp, #12]
   34db8:	str	r3, [sp, #76]	; 0x4c
   34dbc:	beq	34ee8 <fputs@plt+0x2f8d0>
   34dc0:	cmp	r1, #0
   34dc4:	beq	34f28 <fputs@plt+0x2f910>
   34dc8:	cmp	r2, #0
   34dcc:	beq	34f08 <fputs@plt+0x2f8f0>
   34dd0:	ldrd	r4, [r2, #8]
   34dd4:	cmp	r5, #0
   34dd8:	cmpeq	r4, #32768	; 0x8000
   34ddc:	beq	34dfc <fputs@plt+0x2f7e4>
   34de0:	ldrd	r6, [r2, #24]
   34de4:	mov	r8, #24
   34de8:	mov	r9, #0
   34dec:	and	r6, r6, r8
   34df0:	and	r7, r7, r9
   34df4:	orrs	r1, r6, r7
   34df8:	beq	34eb4 <fputs@plt+0x2f89c>
   34dfc:	mov	r3, #0
   34e00:	strb	r3, [sp, #48]	; 0x30
   34e04:	movw	r2, #32769	; 0x8001
   34e08:	mov	r3, #0
   34e0c:	cmp	r5, r3
   34e10:	cmpeq	r4, r2
   34e14:	beq	34e34 <fputs@plt+0x2f81c>
   34e18:	ldrd	r2, [sl, #40]	; 0x28
   34e1c:	mov	r1, #0
   34e20:	mov	r0, #24
   34e24:	and	r3, r3, r1
   34e28:	and	r2, r2, r0
   34e2c:	orrs	r1, r2, r3
   34e30:	beq	34e84 <fputs@plt+0x2f86c>
   34e34:	ldrb	r0, [sp, #48]	; 0x30
   34e38:	cmp	r0, #0
   34e3c:	bne	34e5c <fputs@plt+0x2f844>
   34e40:	ldr	r1, [sp, #12]
   34e44:	ldr	r2, [sp, #76]	; 0x4c
   34e48:	ldr	r3, [r1]
   34e4c:	cmp	r2, r3
   34e50:	bne	34ee4 <fputs@plt+0x2f8cc>
   34e54:	add	sp, sp, #84	; 0x54
   34e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34e5c:	add	r6, sp, #80	; 0x50
   34e60:	mov	r3, #0
   34e64:	strb	r3, [r6, #-60]!	; 0xffffffc4
   34e68:	str	ip, [sp]
   34e6c:	mov	r0, fp
   34e70:	add	r1, sl, #48	; 0x30
   34e74:	mov	r3, r6
   34e78:	add	r2, sp, #48	; 0x30
   34e7c:	bl	34ac8 <fputs@plt+0x2f4b0>
   34e80:	b	34e40 <fputs@plt+0x2f828>
   34e84:	ldrd	r4, [sl, #32]
   34e88:	add	r6, sp, #20
   34e8c:	ldr	r3, [pc, #188]	; 34f50 <fputs@plt+0x2f938>
   34e90:	mov	r1, #1
   34e94:	mov	r2, #25
   34e98:	mov	r0, r6
   34e9c:	add	r3, pc, r3
   34ea0:	strd	r4, [sp]
   34ea4:	str	ip, [sp, #8]
   34ea8:	bl	5444 <__sprintf_chk@plt>
   34eac:	ldr	ip, [sp, #8]
   34eb0:	b	34e68 <fputs@plt+0x2f850>
   34eb4:	ldrd	r4, [r2, #16]
   34eb8:	add	r0, sp, #48	; 0x30
   34ebc:	ldr	r3, [pc, #144]	; 34f54 <fputs@plt+0x2f93c>
   34ec0:	mov	r1, #1
   34ec4:	mov	r2, #25
   34ec8:	str	ip, [sp, #8]
   34ecc:	strd	r4, [sp]
   34ed0:	add	r3, pc, r3
   34ed4:	bl	5444 <__sprintf_chk@plt>
   34ed8:	ldrd	r4, [sl, #8]
   34edc:	ldr	ip, [sp, #8]
   34ee0:	b	34e04 <fputs@plt+0x2f7ec>
   34ee4:	bl	524c <__stack_chk_fail@plt>
   34ee8:	ldr	r0, [pc, #104]	; 34f58 <fputs@plt+0x2f940>
   34eec:	movw	r2, #1214	; 0x4be
   34ef0:	ldr	r1, [pc, #100]	; 34f5c <fputs@plt+0x2f944>
   34ef4:	ldr	r3, [pc, #100]	; 34f60 <fputs@plt+0x2f948>
   34ef8:	add	r0, pc, r0
   34efc:	add	r1, pc, r1
   34f00:	add	r3, pc, r3
   34f04:	bl	76bb0 <fputs@plt+0x71598>
   34f08:	ldr	r0, [pc, #84]	; 34f64 <fputs@plt+0x2f94c>
   34f0c:	mov	r2, #1216	; 0x4c0
   34f10:	ldr	r1, [pc, #80]	; 34f68 <fputs@plt+0x2f950>
   34f14:	ldr	r3, [pc, #80]	; 34f6c <fputs@plt+0x2f954>
   34f18:	add	r0, pc, r0
   34f1c:	add	r1, pc, r1
   34f20:	add	r3, pc, r3
   34f24:	bl	76bb0 <fputs@plt+0x71598>
   34f28:	ldr	r0, [pc, #64]	; 34f70 <fputs@plt+0x2f958>
   34f2c:	movw	r2, #1215	; 0x4bf
   34f30:	ldr	r1, [pc, #60]	; 34f74 <fputs@plt+0x2f95c>
   34f34:	ldr	r3, [pc, #60]	; 34f78 <fputs@plt+0x2f960>
   34f38:	add	r0, pc, r0
   34f3c:	add	r1, pc, r1
   34f40:	add	r3, pc, r3
   34f44:	bl	76bb0 <fputs@plt+0x71598>
   34f48:	ldrdeq	fp, [r7], -r8
   34f4c:	andeq	r0, r0, r0, asr #8
   34f50:	andeq	r3, r5, ip, lsr pc
   34f54:	andeq	r3, r5, r8, lsl #30
   34f58:	andeq	r5, r5, r0, lsl lr
   34f5c:	andeq	r5, r5, r0, asr #18
   34f60:	andeq	r5, r5, r8, ror #30
   34f64:	andeq	ip, r5, r4, ror r2
   34f68:	andeq	r5, r5, r0, lsr #18
   34f6c:	andeq	r5, r5, r8, asr #30
   34f70:	andeq	lr, r5, ip, lsl #18
   34f74:	andeq	r5, r5, r0, lsl #18
   34f78:	andeq	r5, r5, r8, lsr #30
   34f7c:	ldr	ip, [pc, #464]	; 35154 <fputs@plt+0x2fb3c>
   34f80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34f84:	subs	r9, r0, #0
   34f88:	ldr	r0, [pc, #456]	; 35158 <fputs@plt+0x2fb40>
   34f8c:	add	ip, pc, ip
   34f90:	mov	r7, r2
   34f94:	sub	sp, sp, #32
   34f98:	mov	r2, ip
   34f9c:	mov	r5, r1
   34fa0:	ldr	r8, [ip, r0]
   34fa4:	ldr	r6, [sp, #64]	; 0x40
   34fa8:	ldr	r2, [r8]
   34fac:	str	r2, [sp, #28]
   34fb0:	beq	35130 <fputs@plt+0x2fb18>
   34fb4:	cmp	r1, #0
   34fb8:	beq	35110 <fputs@plt+0x2faf8>
   34fbc:	cmp	r3, #63	; 0x3f
   34fc0:	bhi	350f0 <fputs@plt+0x2fad8>
   34fc4:	cmp	r6, #0
   34fc8:	beq	350d0 <fputs@plt+0x2fab8>
   34fcc:	cmp	r3, #9
   34fd0:	movw	r2, #29281	; 0x7261
   34fd4:	movt	r2, #103	; 0x67
   34fd8:	str	r2, [sp, #8]
   34fdc:	bls	350c0 <fputs@plt+0x2faa8>
   34fe0:	movw	r2, #52429	; 0xcccd
   34fe4:	movt	r2, #52428	; 0xcccc
   34fe8:	add	r4, sp, #13
   34fec:	umull	r1, r2, r2, r3
   34ff0:	lsr	r2, r2, #3
   34ff4:	add	r1, r2, #48	; 0x30
   34ff8:	strb	r1, [sp, #11]
   34ffc:	add	r2, r2, r2, lsl #2
   35000:	sub	r3, r3, r2, lsl #1
   35004:	add	r3, r3, #48	; 0x30
   35008:	strb	r3, [sp, #12]
   3500c:	add	sl, sp, #8
   35010:	mov	ip, #0
   35014:	str	r6, [sp]
   35018:	mov	r0, r9
   3501c:	mov	r1, r5
   35020:	mov	r3, sl
   35024:	mov	r2, r7
   35028:	strb	ip, [r4]
   3502c:	bl	46634 <fputs@plt+0x4101c>
   35030:	ldr	ip, [pc, #292]	; 3515c <fputs@plt+0x2fb44>
   35034:	mov	r2, #46	; 0x2e
   35038:	str	r2, [sp, #4]
   3503c:	add	ip, pc, ip
   35040:	str	r6, [sp]
   35044:	mov	r3, sl
   35048:	ldm	ip!, {r0, r1, r2}
   3504c:	str	r0, [r4]
   35050:	mov	r0, r9
   35054:	str	r1, [r4, #4]
   35058:	mov	r1, r5
   3505c:	str	r2, [r4, #8]
   35060:	mov	r2, r7
   35064:	bl	4678c <fputs@plt+0x41174>
   35068:	ldr	ip, [pc, #240]	; 35160 <fputs@plt+0x2fb48>
   3506c:	mov	r2, #47	; 0x2f
   35070:	str	r2, [sp, #4]
   35074:	add	ip, pc, ip
   35078:	str	r6, [sp]
   3507c:	mov	r3, sl
   35080:	ldm	ip!, {r0, r1, r2}
   35084:	ldrh	ip, [ip]
   35088:	str	r0, [r4]
   3508c:	mov	r0, r9
   35090:	str	r1, [r4, #4]
   35094:	mov	r1, r5
   35098:	str	r2, [r4, #8]
   3509c:	mov	r2, r7
   350a0:	strh	ip, [r4, #12]
   350a4:	bl	4678c <fputs@plt+0x41174>
   350a8:	ldr	r2, [sp, #28]
   350ac:	ldr	r3, [r8]
   350b0:	cmp	r2, r3
   350b4:	bne	35150 <fputs@plt+0x2fb38>
   350b8:	add	sp, sp, #32
   350bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   350c0:	add	r3, r3, #48	; 0x30
   350c4:	add	r4, sp, #12
   350c8:	strb	r3, [sp, #11]
   350cc:	b	3500c <fputs@plt+0x2f9f4>
   350d0:	ldr	r0, [pc, #140]	; 35164 <fputs@plt+0x2fb4c>
   350d4:	mov	r2, #152	; 0x98
   350d8:	ldr	r1, [pc, #136]	; 35168 <fputs@plt+0x2fb50>
   350dc:	ldr	r3, [pc, #136]	; 3516c <fputs@plt+0x2fb54>
   350e0:	add	r0, pc, r0
   350e4:	add	r1, pc, r1
   350e8:	add	r3, pc, r3
   350ec:	bl	76bb0 <fputs@plt+0x71598>
   350f0:	ldr	r0, [pc, #120]	; 35170 <fputs@plt+0x2fb58>
   350f4:	mov	r2, #151	; 0x97
   350f8:	ldr	r1, [pc, #116]	; 35174 <fputs@plt+0x2fb5c>
   350fc:	ldr	r3, [pc, #116]	; 35178 <fputs@plt+0x2fb60>
   35100:	add	r0, pc, r0
   35104:	add	r1, pc, r1
   35108:	add	r3, pc, r3
   3510c:	bl	76bb0 <fputs@plt+0x71598>
   35110:	ldr	r0, [pc, #100]	; 3517c <fputs@plt+0x2fb64>
   35114:	mov	r2, #150	; 0x96
   35118:	ldr	r1, [pc, #96]	; 35180 <fputs@plt+0x2fb68>
   3511c:	ldr	r3, [pc, #96]	; 35184 <fputs@plt+0x2fb6c>
   35120:	add	r0, pc, r0
   35124:	add	r1, pc, r1
   35128:	add	r3, pc, r3
   3512c:	bl	76bb0 <fputs@plt+0x71598>
   35130:	ldr	r0, [pc, #80]	; 35188 <fputs@plt+0x2fb70>
   35134:	mov	r2, #149	; 0x95
   35138:	ldr	r1, [pc, #76]	; 3518c <fputs@plt+0x2fb74>
   3513c:	ldr	r3, [pc, #76]	; 35190 <fputs@plt+0x2fb78>
   35140:	add	r0, pc, r0
   35144:	add	r1, pc, r1
   35148:	add	r3, pc, r3
   3514c:	bl	76bb0 <fputs@plt+0x71598>
   35150:	bl	524c <__stack_chk_fail@plt>
   35154:	andeq	fp, r7, ip, ror #23
   35158:	andeq	r0, r0, r0, asr #8
   3515c:	andeq	r5, r5, ip, ror r8
   35160:	andeq	r3, r5, ip, asr #31
   35164:	strdeq	r4, [r5], -ip
   35168:	andeq	r5, r5, r8, asr r7
   3516c:	andeq	r5, r5, r8, asr sp
   35170:			; <UNDEFINED> instruction: 0x000557b0
   35174:	andeq	r5, r5, r8, lsr r7
   35178:	andeq	r5, r5, r8, lsr sp
   3517c:	ldrdeq	sp, [r5], -r4
   35180:	andeq	r5, r5, r8, lsl r7
   35184:	andeq	r5, r5, r8, lsl sp
   35188:	andeq	r8, r5, r0, asr #29
   3518c:	strdeq	r5, [r5], -r8
   35190:	strdeq	r5, [r5], -r8
   35194:	push	{r4, r5, r6, lr}
   35198:	subs	r5, r2, #0
   3519c:	mov	r4, r0
   351a0:	mov	r6, r1
   351a4:	beq	351cc <fputs@plt+0x2fbb4>
   351a8:	bl	65b0c <fputs@plt+0x604f4>
   351ac:	sub	r5, r5, #1
   351b0:	add	r3, r5, r0
   351b4:	rsb	r1, r0, #0
   351b8:	and	r1, r1, r3
   351bc:	mov	r0, r6
   351c0:	bl	53f0 <munmap@plt>
   351c4:	cmp	r0, #0
   351c8:	blt	351d8 <fputs@plt+0x2fbc0>
   351cc:	mov	r0, r4
   351d0:	pop	{r4, r5, r6, lr}
   351d4:	b	65fb8 <fputs@plt+0x609a0>
   351d8:	ldr	r0, [pc, #24]	; 351f8 <fputs@plt+0x2fbe0>
   351dc:	movw	r2, #1428	; 0x594
   351e0:	ldr	r1, [pc, #20]	; 351fc <fputs@plt+0x2fbe4>
   351e4:	ldr	r3, [pc, #20]	; 35200 <fputs@plt+0x2fbe8>
   351e8:	add	r0, pc, r0
   351ec:	add	r1, pc, r1
   351f0:	add	r3, pc, r3
   351f4:	bl	76bb0 <fputs@plt+0x71598>
   351f8:	ldrdeq	r5, [r5], -ip
   351fc:	andeq	r5, r5, r0, asr r6
   35200:	andeq	r5, r5, r8, ror #10
   35204:	push	{r3, r4, r5, lr}
   35208:	subs	r4, r0, #0
   3520c:	mov	r5, r1
   35210:	beq	3525c <fputs@plt+0x2fc44>
   35214:	cmp	r1, #0
   35218:	beq	3527c <fputs@plt+0x2fc64>
   3521c:	ldr	r1, [pc, #120]	; 3529c <fputs@plt+0x2fc84>
   35220:	mov	r2, #3
   35224:	add	r1, pc, r1
   35228:	bl	5468 <strncmp@plt>
   3522c:	cmp	r0, #0
   35230:	bne	35254 <fputs@plt+0x2fc3c>
   35234:	adds	r4, r4, #3
   35238:	popeq	{r3, r4, r5, pc}
   3523c:	mov	r0, r4
   35240:	mov	r1, r5
   35244:	bl	66660 <fputs@plt+0x61048>
   35248:	cmp	r0, #0
   3524c:	movge	r0, #1
   35250:	pop	{r3, r4, r5, pc}
   35254:	mov	r0, #0
   35258:	pop	{r3, r4, r5, pc}
   3525c:	ldr	r0, [pc, #60]	; 352a0 <fputs@plt+0x2fc88>
   35260:	mov	r2, #56	; 0x38
   35264:	ldr	r1, [pc, #56]	; 352a4 <fputs@plt+0x2fc8c>
   35268:	ldr	r3, [pc, #56]	; 352a8 <fputs@plt+0x2fc90>
   3526c:	add	r0, pc, r0
   35270:	add	r1, pc, r1
   35274:	add	r3, pc, r3
   35278:	bl	76bb0 <fputs@plt+0x71598>
   3527c:	ldr	r0, [pc, #40]	; 352ac <fputs@plt+0x2fc94>
   35280:	mov	r2, #57	; 0x39
   35284:	ldr	r1, [pc, #36]	; 352b0 <fputs@plt+0x2fc98>
   35288:	ldr	r3, [pc, #36]	; 352b4 <fputs@plt+0x2fc9c>
   3528c:	add	r0, pc, r0
   35290:	add	r1, pc, r1
   35294:	add	r3, pc, r3
   35298:	bl	76bb0 <fputs@plt+0x71598>
   3529c:	andeq	r5, r5, r8, asr #13
   352a0:	andeq	r2, r5, r0, lsr #11
   352a4:	andeq	r5, r5, ip, asr #11
   352a8:	andeq	r5, r5, r0, asr r5
   352ac:	andeq	r3, r6, r0, lsr #13
   352b0:	andeq	r5, r5, ip, lsr #11
   352b4:	andeq	r5, r5, r0, lsr r5
   352b8:	ldr	r1, [pc, #216]	; 35398 <fputs@plt+0x2fd80>
   352bc:	cmp	r0, #0
   352c0:	ldr	ip, [pc, #212]	; 3539c <fputs@plt+0x2fd84>
   352c4:	add	r1, pc, r1
   352c8:	push	{r4, r5, r6, r7, lr}
   352cc:	sub	sp, sp, #44	; 0x2c
   352d0:	ldr	r7, [r1, ip]
   352d4:	mov	r6, #0
   352d8:	strd	r2, [sp, #24]
   352dc:	mov	r4, #32
   352e0:	mov	r5, #0
   352e4:	str	r6, [sp, #8]
   352e8:	ldr	r3, [r7]
   352ec:	str	r6, [sp, #12]
   352f0:	str	r6, [sp, #16]
   352f4:	str	r3, [sp, #36]	; 0x24
   352f8:	str	r6, [sp, #20]
   352fc:	strd	r4, [sp]
   35300:	beq	35378 <fputs@plt+0x2fd60>
   35304:	ldrb	r3, [r0, #24]
   35308:	tst	r3, #1
   3530c:	beq	35358 <fputs@plt+0x2fd40>
   35310:	ldr	r0, [r0, #8]
   35314:	movw	r1, #38275	; 0x9583
   35318:	mov	r2, sp
   3531c:	movt	r1, #16416	; 0x4020
   35320:	bl	4f70 <ioctl@plt>
   35324:	cmp	r0, #0
   35328:	movge	r0, r6
   3532c:	bge	3533c <fputs@plt+0x2fd24>
   35330:	bl	55b8 <__errno_location@plt>
   35334:	ldr	r0, [r0]
   35338:	rsb	r0, r0, #0
   3533c:	ldr	r2, [sp, #36]	; 0x24
   35340:	ldr	r3, [r7]
   35344:	cmp	r2, r3
   35348:	bne	35354 <fputs@plt+0x2fd3c>
   3534c:	add	sp, sp, #44	; 0x2c
   35350:	pop	{r4, r5, r6, r7, pc}
   35354:	bl	524c <__stack_chk_fail@plt>
   35358:	ldr	r0, [pc, #64]	; 353a0 <fputs@plt+0x2fd88>
   3535c:	movw	r2, #1039	; 0x40f
   35360:	ldr	r1, [pc, #60]	; 353a4 <fputs@plt+0x2fd8c>
   35364:	ldr	r3, [pc, #60]	; 353a8 <fputs@plt+0x2fd90>
   35368:	add	r0, pc, r0
   3536c:	add	r1, pc, r1
   35370:	add	r3, pc, r3
   35374:	bl	76bb0 <fputs@plt+0x71598>
   35378:	ldr	r0, [pc, #44]	; 353ac <fputs@plt+0x2fd94>
   3537c:	movw	r2, #1038	; 0x40e
   35380:	ldr	r1, [pc, #40]	; 353b0 <fputs@plt+0x2fd98>
   35384:	ldr	r3, [pc, #40]	; 353b4 <fputs@plt+0x2fd9c>
   35388:	add	r0, pc, r0
   3538c:	add	r1, pc, r1
   35390:	add	r3, pc, r3
   35394:	bl	76bb0 <fputs@plt+0x71598>
   35398:			; <UNDEFINED> instruction: 0x0007b8b4
   3539c:	andeq	r0, r0, r0, asr #8
   353a0:	andeq	r5, r5, r8, lsl #11
   353a4:	ldrdeq	r5, [r5], -r0
   353a8:	andeq	r5, r5, r0, asr #8
   353ac:	andeq	r5, r5, r0, lsl #19
   353b0:			; <UNDEFINED> instruction: 0x000554b0
   353b4:	andeq	r5, r5, r0, lsr #8
   353b8:	ldr	r3, [pc, #1512]	; 359a8 <fputs@plt+0x30390>
   353bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   353c0:	add	fp, sp, #32
   353c4:	ldr	r2, [pc, #1504]	; 359ac <fputs@plt+0x30394>
   353c8:	sub	sp, sp, #52	; 0x34
   353cc:	add	r3, pc, r3
   353d0:	subs	r7, r0, #0
   353d4:	ldr	r2, [r3, r2]
   353d8:	ldr	r3, [r2]
   353dc:	str	r2, [fp, #-64]	; 0xffffffc0
   353e0:	str	r3, [fp, #-40]	; 0xffffffd8
   353e4:	beq	35908 <fputs@plt+0x302f0>
   353e8:	ldrb	r3, [r7, #24]
   353ec:	tst	r3, #16
   353f0:	bne	358d8 <fputs@plt+0x302c0>
   353f4:	ldr	r9, [r7, #1104]	; 0x450
   353f8:	mov	r3, #1
   353fc:	str	r3, [r7, #28]
   35400:	cmp	r9, #0
   35404:	beq	35778 <fputs@plt+0x30160>
   35408:	mov	r0, r9
   3540c:	bl	7e610 <fputs@plt+0x78ff8>
   35410:	subs	r4, r0, #0
   35414:	strne	r4, [fp, #-68]	; 0xffffffbc
   35418:	beq	358e8 <fputs@plt+0x302d0>
   3541c:	mov	r0, r4
   35420:	bl	4fc4 <strlen@plt>
   35424:	ldrb	r3, [r7, #25]
   35428:	tst	r3, #16
   3542c:	add	r5, r0, #24
   35430:	mov	r8, r0
   35434:	bic	r5, r5, #7
   35438:	ldr	r0, [r7, #1096]	; 0x448
   3543c:	addne	r5, r5, #144	; 0x90
   35440:	addeq	r5, r5, #96	; 0x60
   35444:	tst	r3, #32
   35448:	addne	r5, r5, #40	; 0x28
   3544c:	cmp	r0, #0
   35450:	moveq	sl, r0
   35454:	beq	3546c <fputs@plt+0x2fe54>
   35458:	bl	4fc4 <strlen@plt>
   3545c:	add	r3, r0, #24
   35460:	mov	sl, r0
   35464:	bic	r3, r3, #7
   35468:	add	r5, r5, r3
   3546c:	add	r3, r5, #21
   35470:	mov	r2, r5
   35474:	bic	r3, r3, #7
   35478:	mov	r1, #0
   3547c:	sub	sp, sp, r3
   35480:	mov	r9, #0
   35484:	add	r0, sp, #16
   35488:	bl	4d54 <memset@plt>
   3548c:	mov	r1, #968	; 0x3c8
   35490:	mov	ip, #976	; 0x3d0
   35494:	add	lr, r8, #17
   35498:	mov	r6, r0
   3549c:	str	r5, [r0]
   354a0:	mov	r0, #0
   354a4:	str	r0, [r6, #4]
   354a8:	ldrd	r2, [r7, r1]
   354ac:	mov	r5, #0
   354b0:	mov	r1, r4
   354b4:	mov	r4, #16777216	; 0x1000000
   354b8:	strd	r2, [r6, #8]
   354bc:	mvn	r2, #0
   354c0:	mvn	r3, #0
   354c4:	strd	r2, [r6, #24]
   354c8:	ldrd	r2, [r7, ip]
   354cc:	strd	r4, [r6, #56]	; 0x38
   354d0:	add	r4, r6, #96	; 0x60
   354d4:	str	r0, [r6, #100]	; 0x64
   354d8:	add	r0, r6, #112	; 0x70
   354dc:	strd	r2, [r6, #32]
   354e0:	add	r2, r8, #1
   354e4:	str	lr, [r6, #96]	; 0x60
   354e8:	movw	r8, #4109	; 0x100d
   354ec:	strd	r8, [r6, #104]	; 0x68
   354f0:	bl	5018 <memcpy@plt>
   354f4:	ldr	r5, [r6, #96]	; 0x60
   354f8:	ldrb	r3, [r7, #25]
   354fc:	add	r5, r5, #7
   35500:	tst	r3, #16
   35504:	bic	r5, r5, #7
   35508:	add	ip, r4, r5
   3550c:	beq	35548 <fputs@plt+0x2ff30>
   35510:	add	lr, r7, #1040	; 0x410
   35514:	mov	r2, #48	; 0x30
   35518:	mov	r3, #0
   3551c:	movw	r0, #4097	; 0x1001
   35520:	strd	r2, [r4, r5]
   35524:	mov	r1, #0
   35528:	strd	r0, [ip, #8]
   3552c:	add	r4, ip, #16
   35530:	ldm	lr!, {r0, r1, r2, r3}
   35534:	add	ip, ip, #48	; 0x30
   35538:	stmia	r4!, {r0, r1, r2, r3}
   3553c:	ldm	lr, {r0, r1, r2, r3}
   35540:	stm	r4, {r0, r1, r2, r3}
   35544:	ldrb	r3, [r7, #25]
   35548:	tst	r3, #32
   3554c:	bne	35658 <fputs@plt+0x30040>
   35550:	ldr	r3, [r7, #1096]	; 0x448
   35554:	cmp	r3, #0
   35558:	beq	35588 <fputs@plt+0x2ff70>
   3555c:	add	r3, sl, #17
   35560:	movw	r0, #4107	; 0x100b
   35564:	str	r3, [ip]
   35568:	mov	r1, #0
   3556c:	mov	r3, #0
   35570:	strd	r0, [ip, #8]
   35574:	str	r3, [ip, #4]
   35578:	add	r2, sl, #1
   3557c:	add	r0, ip, #16
   35580:	ldr	r1, [r7, #1096]	; 0x448
   35584:	bl	5018 <memcpy@plt>
   35588:	movw	r1, #38272	; 0x9580
   3558c:	ldr	r0, [r7, #8]
   35590:	movt	r1, #49248	; 0xc060
   35594:	mov	r2, r6
   35598:	bl	4f70 <ioctl@plt>
   3559c:	cmp	r0, #0
   355a0:	blt	35768 <fputs@plt+0x30150>
   355a4:	ldr	r8, [r7, #420]	; 0x1a4
   355a8:	cmp	r8, #0
   355ac:	beq	3585c <fputs@plt+0x30244>
   355b0:	ldrd	r2, [r6, #40]	; 0x28
   355b4:	mvn	r0, #0
   355b8:	mov	r1, #0
   355bc:	cmp	r3, r1
   355c0:	cmpeq	r2, r0
   355c4:	ldr	r2, [r6, #64]	; 0x40
   355c8:	bhi	35690 <fputs@plt+0x30078>
   355cc:	ldr	r1, [r7, #420]	; 0x1a4
   355d0:	ldr	r3, [r6, #68]	; 0x44
   355d4:	add	lr, r1, r2
   355d8:	ldr	r5, [r1, r2]
   355dc:	add	ip, lr, #8
   355e0:	add	r5, lr, r5
   355e4:	cmp	ip, r5
   355e8:	bcs	35800 <fputs@plt+0x301e8>
   355ec:	cmp	lr, ip
   355f0:	bhi	35800 <fputs@plt+0x301e8>
   355f4:	mov	r4, #0
   355f8:	b	35604 <fputs@plt+0x2ffec>
   355fc:	cmp	lr, ip
   35600:	bhi	3562c <fputs@plt+0x30014>
   35604:	ldrd	r0, [ip, #8]
   35608:	cmp	r1, #0
   3560c:	cmpeq	r0, #7
   35610:	ldr	r1, [ip]
   35614:	addeq	r4, ip, #16
   35618:	add	r1, r1, #7
   3561c:	bic	r1, r1, #7
   35620:	add	ip, ip, r1
   35624:	cmp	ip, r5
   35628:	bcc	355fc <fputs@plt+0x2ffe4>
   3562c:	cmp	r4, #0
   35630:	beq	35800 <fputs@plt+0x301e8>
   35634:	ldr	r0, [r4]
   35638:	ldr	r1, [r4, #8]
   3563c:	bl	46920 <fputs@plt+0x41308>
   35640:	cmp	r0, #0
   35644:	bne	356c8 <fputs@plt+0x300b0>
   35648:	ldr	r2, [r6, #64]	; 0x40
   3564c:	mvn	r4, #94	; 0x5e
   35650:	ldr	r3, [r6, #68]	; 0x44
   35654:	b	35698 <fputs@plt+0x30080>
   35658:	add	lr, r7, #1072	; 0x430
   3565c:	mov	r2, #40	; 0x28
   35660:	mov	r3, #0
   35664:	movw	r0, #4098	; 0x1002
   35668:	strd	r2, [ip]
   3566c:	mov	r1, #0
   35670:	strd	r0, [ip, #8]
   35674:	add	r4, ip, #16
   35678:	ldm	lr!, {r0, r1, r2, r3}
   3567c:	add	ip, ip, #40	; 0x28
   35680:	stmia	r4!, {r0, r1, r2, r3}
   35684:	ldm	lr, {r0, r1}
   35688:	stm	r4, {r0, r1}
   3568c:	b	35550 <fputs@plt+0x2ff38>
   35690:	ldr	r3, [r6, #68]	; 0x44
   35694:	mvn	r4, #94	; 0x5e
   35698:	mov	r0, r7
   3569c:	bl	352b8 <fputs@plt+0x2fca0>
   356a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   356a4:	bl	4e5c <free@plt>
   356a8:	mov	r0, r4
   356ac:	ldr	r4, [fp, #-64]	; 0xffffffc0
   356b0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   356b4:	ldr	r3, [r4]
   356b8:	cmp	r2, r3
   356bc:	bne	358f0 <fputs@plt+0x302d8>
   356c0:	sub	sp, fp, #32
   356c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   356c8:	ldr	r3, [r4]
   356cc:	add	r0, r7, #80	; 0x50
   356d0:	ldr	r2, [pc, #728]	; 359b0 <fputs@plt+0x30398>
   356d4:	mov	r1, #1
   356d8:	str	r3, [r7, #1108]	; 0x454
   356dc:	add	r2, pc, r2
   356e0:	ldr	r3, [r4, #8]
   356e4:	str	r3, [r7, #1112]	; 0x458
   356e8:	ldrd	r4, [r6, #48]	; 0x30
   356ec:	strd	r4, [sp]
   356f0:	bl	4ebc <__asprintf_chk@plt>
   356f4:	cmp	r0, #0
   356f8:	blt	358ac <fputs@plt+0x30294>
   356fc:	ldrd	r2, [r6, #48]	; 0x30
   35700:	add	ip, r6, #80	; 0x50
   35704:	ldrb	r4, [r7, #24]
   35708:	mov	r0, #2
   3570c:	mov	r1, #108	; 0x6c
   35710:	add	lr, r7, #296	; 0x128
   35714:	orr	r4, r4, #5
   35718:	strd	r2, [r7, #88]	; 0x58
   3571c:	strb	r4, [r7, #24]
   35720:	ldr	r2, [r6, #8]
   35724:	uxtb	r3, r4
   35728:	str	r0, [r7, #16]
   3572c:	str	r1, [r7, #20]
   35730:	bfi	r3, r2, #1, #1
   35734:	strb	r3, [r7, #24]
   35738:	ldm	ip!, {r0, r1, r2, r3}
   3573c:	str	r0, [r7, #296]	; 0x128
   35740:	mov	r0, r7
   35744:	str	r1, [lr, #4]
   35748:	str	r2, [lr, #8]
   3574c:	str	r3, [lr, #12]
   35750:	ldrd	r2, [r6, #64]	; 0x40
   35754:	bl	352b8 <fputs@plt+0x2fca0>
   35758:	mov	r0, r7
   3575c:	bl	294fc <fputs@plt+0x23ee4>
   35760:	mov	r4, r0
   35764:	b	356a0 <fputs@plt+0x30088>
   35768:	bl	55b8 <__errno_location@plt>
   3576c:	ldr	r4, [r0]
   35770:	rsb	r4, r4, #0
   35774:	b	356a0 <fputs@plt+0x30088>
   35778:	sub	r4, fp, #60	; 0x3c
   3577c:	mov	r0, #16
   35780:	str	r9, [fp, #-60]	; 0xffffffc4
   35784:	mov	r1, r4
   35788:	str	r9, [fp, #-56]	; 0xffffffc8
   3578c:	str	r9, [fp, #-52]	; 0xffffffcc
   35790:	str	r9, [fp, #-48]	; 0xffffffd0
   35794:	strb	r9, [fp, #-44]	; 0xffffffd4
   35798:	bl	5390 <prctl@plt>
   3579c:	cmp	r0, #0
   357a0:	blt	3597c <fputs@plt+0x30364>
   357a4:	ldrb	r9, [fp, #-60]	; 0xffffffc4
   357a8:	cmp	r9, #0
   357ac:	bne	35808 <fputs@plt+0x301f0>
   357b0:	ldrb	r3, [r7, #25]
   357b4:	lsrs	r3, r3, #7
   357b8:	beq	357e4 <fputs@plt+0x301cc>
   357bc:	ldr	r4, [pc, #496]	; 359b4 <fputs@plt+0x3039c>
   357c0:	str	r9, [fp, #-68]	; 0xffffffbc
   357c4:	add	r4, pc, r4
   357c8:	mov	r0, r4
   357cc:	bl	7e730 <fputs@plt+0x79118>
   357d0:	cmp	r0, #0
   357d4:	str	r0, [r7, #1104]	; 0x450
   357d8:	bne	3541c <fputs@plt+0x2fe04>
   357dc:	mvn	r4, #11
   357e0:	b	356a0 <fputs@plt+0x30088>
   357e4:	ldrb	r2, [r7, #26]
   357e8:	ands	r9, r2, #1
   357ec:	beq	358bc <fputs@plt+0x302a4>
   357f0:	ldr	r4, [pc, #448]	; 359b8 <fputs@plt+0x303a0>
   357f4:	str	r3, [fp, #-68]	; 0xffffffbc
   357f8:	add	r4, pc, r4
   357fc:	b	357c8 <fputs@plt+0x301b0>
   35800:	mvn	r4, #94	; 0x5e
   35804:	b	35698 <fputs@plt+0x30080>
   35808:	mov	r0, r4
   3580c:	bl	7e610 <fputs@plt+0x78ff8>
   35810:	subs	r5, r0, #0
   35814:	beq	358f4 <fputs@plt+0x302dc>
   35818:	ldrb	r3, [r7, #25]
   3581c:	lsrs	r3, r3, #7
   35820:	bne	358cc <fputs@plt+0x302b4>
   35824:	ldrb	r3, [r7, #26]
   35828:	ldr	r0, [pc, #396]	; 359bc <fputs@plt+0x303a4>
   3582c:	tst	r3, #1
   35830:	add	r0, pc, r0
   35834:	ldreq	r0, [pc, #388]	; 359c0 <fputs@plt+0x303a8>
   35838:	addeq	r0, pc, r0
   3583c:	mov	r1, r5
   35840:	bl	66c68 <fputs@plt+0x61650>
   35844:	subs	r4, r0, #0
   35848:	beq	358f4 <fputs@plt+0x302dc>
   3584c:	mov	r0, r5
   35850:	str	r4, [fp, #-68]	; 0xffffffbc
   35854:	bl	4e5c <free@plt>
   35858:	b	357c8 <fputs@plt+0x301b0>
   3585c:	ldr	r1, [r7, #8]
   35860:	mov	r2, #1
   35864:	mov	r3, r2
   35868:	mov	r4, #0
   3586c:	mov	r5, #0
   35870:	mov	r0, r8
   35874:	str	r1, [sp]
   35878:	mov	r1, #16777216	; 0x1000000
   3587c:	strd	r4, [sp, #8]
   35880:	bl	5228 <mmap64@plt>
   35884:	cmn	r0, #1
   35888:	str	r0, [r7, #420]	; 0x1a4
   3588c:	bne	355b0 <fputs@plt+0x2ff98>
   35890:	str	r8, [r7, #420]	; 0x1a4
   35894:	bl	55b8 <__errno_location@plt>
   35898:	ldr	r2, [r6, #64]	; 0x40
   3589c:	ldr	r3, [r6, #68]	; 0x44
   358a0:	ldr	r4, [r0]
   358a4:	rsb	r4, r4, #0
   358a8:	b	35698 <fputs@plt+0x30080>
   358ac:	ldr	r2, [r6, #64]	; 0x40
   358b0:	mvn	r4, #11
   358b4:	ldr	r3, [r6, #68]	; 0x44
   358b8:	b	35698 <fputs@plt+0x30080>
   358bc:	ldr	r4, [pc, #256]	; 359c4 <fputs@plt+0x303ac>
   358c0:	str	r9, [fp, #-68]	; 0xffffffbc
   358c4:	add	r4, pc, r4
   358c8:	b	357c8 <fputs@plt+0x301b0>
   358cc:	ldr	r0, [pc, #244]	; 359c8 <fputs@plt+0x303b0>
   358d0:	add	r0, pc, r0
   358d4:	b	3583c <fputs@plt+0x30224>
   358d8:	mov	r9, #0
   358dc:	mvn	r4, #21
   358e0:	str	r9, [fp, #-68]	; 0xffffffbc
   358e4:	b	356a0 <fputs@plt+0x30088>
   358e8:	str	r4, [fp, #-68]	; 0xffffffbc
   358ec:	b	357dc <fputs@plt+0x301c4>
   358f0:	bl	524c <__stack_chk_fail@plt>
   358f4:	mov	r0, r5
   358f8:	mov	r8, #0
   358fc:	str	r8, [fp, #-68]	; 0xffffffbc
   35900:	bl	4e5c <free@plt>
   35904:	b	357dc <fputs@plt+0x301c4>
   35908:	ldr	r0, [pc, #188]	; 359cc <fputs@plt+0x303b4>
   3590c:	mov	r2, #852	; 0x354
   35910:	ldr	r1, [pc, #184]	; 359d0 <fputs@plt+0x303b8>
   35914:	ldr	r3, [pc, #184]	; 359d4 <fputs@plt+0x303bc>
   35918:	add	r0, pc, r0
   3591c:	add	r1, pc, r1
   35920:	add	r3, pc, r3
   35924:	bl	76bb0 <fputs@plt+0x71598>
   35928:	mov	r4, r0
   3592c:	str	r7, [fp, #-68]	; 0xffffffbc
   35930:	ldr	r0, [fp, #-68]	; 0xffffffbc
   35934:	bl	4e5c <free@plt>
   35938:	mov	r0, r4
   3593c:	bl	54f8 <_Unwind_Resume@plt>
   35940:	mov	r4, r0
   35944:	b	35930 <fputs@plt+0x30318>
   35948:	mov	r4, r0
   3594c:	mov	r0, r5
   35950:	mov	r5, #0
   35954:	bl	4e5c <free@plt>
   35958:	str	r5, [fp, #-68]	; 0xffffffbc
   3595c:	b	35930 <fputs@plt+0x30318>
   35960:	mov	r4, r0
   35964:	mov	r5, #0
   35968:	b	3594c <fputs@plt+0x30334>
   3596c:	mov	r5, #0
   35970:	mov	r4, r0
   35974:	str	r5, [fp, #-68]	; 0xffffffbc
   35978:	b	35930 <fputs@plt+0x30318>
   3597c:	ldr	r0, [pc, #84]	; 359d8 <fputs@plt+0x303c0>
   35980:	mov	r2, #872	; 0x368
   35984:	ldr	r1, [pc, #80]	; 359dc <fputs@plt+0x303c4>
   35988:	ldr	r3, [pc, #80]	; 359e0 <fputs@plt+0x303c8>
   3598c:	add	r0, pc, r0
   35990:	add	r1, pc, r1
   35994:	add	r3, pc, r3
   35998:	bl	76bb0 <fputs@plt+0x71598>
   3599c:	mov	r4, r0
   359a0:	str	r9, [fp, #-68]	; 0xffffffbc
   359a4:	b	35930 <fputs@plt+0x30318>
   359a8:	andeq	fp, r7, ip, lsr #15
   359ac:	andeq	r0, r0, r0, asr #8
   359b0:	strdeq	r3, [r5], -ip
   359b4:	andeq	r5, r5, ip, asr r1
   359b8:	andeq	r5, r5, r4, lsr r1
   359bc:	andeq	r5, r5, r0, ror #1
   359c0:	ldrdeq	r5, [r5], -r4
   359c4:	andeq	r5, r5, r8, asr r0
   359c8:	andeq	r5, r5, r0, lsr r0
   359cc:	andeq	fp, r4, ip, asr #27
   359d0:	andeq	r4, r5, r0, lsr #30
   359d4:	muleq	r5, r4, r5
   359d8:	andeq	r4, r5, r8, lsr #31
   359dc:	andeq	r4, r5, ip, lsr #29
   359e0:	andeq	r5, r5, r0, lsr #10
   359e4:	push	{r4, lr}
   359e8:	subs	r4, r0, #0
   359ec:	beq	35a60 <fputs@plt+0x30448>
   359f0:	ldr	r3, [r4, #8]
   359f4:	cmp	r3, #0
   359f8:	bge	35ac0 <fputs@plt+0x304a8>
   359fc:	ldr	r3, [r4, #12]
   35a00:	cmp	r3, #0
   35a04:	bge	35aa0 <fputs@plt+0x30488>
   35a08:	ldr	r0, [r4, #280]	; 0x118
   35a0c:	cmp	r0, #0
   35a10:	beq	35a80 <fputs@plt+0x30468>
   35a14:	ldrb	r3, [r4, #24]
   35a18:	tst	r3, #16
   35a1c:	bne	35a58 <fputs@plt+0x30440>
   35a20:	movw	r1, #258	; 0x102
   35a24:	movt	r1, #8
   35a28:	bl	50d8 <open64@plt>
   35a2c:	cmp	r0, #0
   35a30:	str	r0, [r4, #8]
   35a34:	blt	35a48 <fputs@plt+0x30430>
   35a38:	str	r0, [r4, #12]
   35a3c:	mov	r0, r4
   35a40:	pop	{r4, lr}
   35a44:	b	353b8 <fputs@plt+0x2fda0>
   35a48:	bl	55b8 <__errno_location@plt>
   35a4c:	ldr	r0, [r0]
   35a50:	rsb	r0, r0, #0
   35a54:	pop	{r4, pc}
   35a58:	mvn	r0, #21
   35a5c:	pop	{r4, pc}
   35a60:	ldr	r0, [pc, #120]	; 35ae0 <fputs@plt+0x304c8>
   35a64:	movw	r2, #1014	; 0x3f6
   35a68:	ldr	r1, [pc, #116]	; 35ae4 <fputs@plt+0x304cc>
   35a6c:	ldr	r3, [pc, #116]	; 35ae8 <fputs@plt+0x304d0>
   35a70:	add	r0, pc, r0
   35a74:	add	r1, pc, r1
   35a78:	add	r3, pc, r3
   35a7c:	bl	76bb0 <fputs@plt+0x71598>
   35a80:	ldr	r0, [pc, #100]	; 35aec <fputs@plt+0x304d4>
   35a84:	movw	r2, #1017	; 0x3f9
   35a88:	ldr	r1, [pc, #96]	; 35af0 <fputs@plt+0x304d8>
   35a8c:	ldr	r3, [pc, #96]	; 35af4 <fputs@plt+0x304dc>
   35a90:	add	r0, pc, r0
   35a94:	add	r1, pc, r1
   35a98:	add	r3, pc, r3
   35a9c:	bl	76bb0 <fputs@plt+0x71598>
   35aa0:	ldr	r0, [pc, #80]	; 35af8 <fputs@plt+0x304e0>
   35aa4:	mov	r2, #1016	; 0x3f8
   35aa8:	ldr	r1, [pc, #76]	; 35afc <fputs@plt+0x304e4>
   35aac:	ldr	r3, [pc, #76]	; 35b00 <fputs@plt+0x304e8>
   35ab0:	add	r0, pc, r0
   35ab4:	add	r1, pc, r1
   35ab8:	add	r3, pc, r3
   35abc:	bl	76bb0 <fputs@plt+0x71598>
   35ac0:	ldr	r0, [pc, #60]	; 35b04 <fputs@plt+0x304ec>
   35ac4:	movw	r2, #1015	; 0x3f7
   35ac8:	ldr	r1, [pc, #56]	; 35b08 <fputs@plt+0x304f0>
   35acc:	ldr	r3, [pc, #56]	; 35b0c <fputs@plt+0x304f4>
   35ad0:	add	r0, pc, r0
   35ad4:	add	r1, pc, r1
   35ad8:	add	r3, pc, r3
   35adc:	bl	76bb0 <fputs@plt+0x71598>
   35ae0:	andeq	fp, r4, r4, ror ip
   35ae4:	andeq	r4, r5, r8, asr #27
   35ae8:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   35aec:	ldrdeq	r4, [r5], -r0
   35af0:	andeq	r4, r5, r8, lsr #27
   35af4:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   35af8:	andeq	r4, r5, r0, lsl #21
   35afc:	andeq	r4, r5, r8, lsl #27
   35b00:			; <UNDEFINED> instruction: 0x00054cb4
   35b04:	andeq	r4, r5, r0, asr sl
   35b08:	andeq	r4, r5, r8, ror #26
   35b0c:	muleq	r5, r4, ip
   35b10:	push	{r4, r5, r6, lr}
   35b14:	subs	r5, r0, #0
   35b18:	mov	r6, r1
   35b1c:	beq	35bcc <fputs@plt+0x305b4>
   35b20:	cmp	r1, #0
   35b24:	beq	35bec <fputs@plt+0x305d4>
   35b28:	ldr	r1, [r1]
   35b2c:	add	r4, r6, #64	; 0x40
   35b30:	add	r3, r6, r1
   35b34:	cmp	r4, r3
   35b38:	bcc	35b68 <fputs@plt+0x30550>
   35b3c:	b	35bb4 <fputs@plt+0x3059c>
   35b40:	cmp	r3, #0
   35b44:	cmpeq	r2, #4
   35b48:	beq	35ba4 <fputs@plt+0x3058c>
   35b4c:	ldr	r2, [r4]
   35b50:	add	r3, r6, r1
   35b54:	add	r2, r2, #7
   35b58:	bic	r2, r2, #7
   35b5c:	add	r4, r4, r2
   35b60:	cmp	r4, r3
   35b64:	bcs	35bb4 <fputs@plt+0x3059c>
   35b68:	cmp	r6, r4
   35b6c:	bhi	35bb4 <fputs@plt+0x3059c>
   35b70:	ldrd	r2, [r4, #8]
   35b74:	cmp	r3, #0
   35b78:	cmpeq	r2, #5
   35b7c:	bne	35b40 <fputs@plt+0x30528>
   35b80:	ldrd	r2, [r4]
   35b84:	add	r0, r4, #16
   35b88:	subs	r2, r2, #16
   35b8c:	sbc	r3, r3, #0
   35b90:	lsr	r1, r2, #2
   35b94:	orr	r1, r1, r3, lsl #30
   35b98:	bl	66020 <fputs@plt+0x60a08>
   35b9c:	ldr	r1, [r6]
   35ba0:	b	35b4c <fputs@plt+0x30534>
   35ba4:	ldr	r0, [r4, #32]
   35ba8:	bl	65fb8 <fputs@plt+0x609a0>
   35bac:	ldr	r1, [r6]
   35bb0:	b	35b4c <fputs@plt+0x30534>
   35bb4:	ldr	r3, [r5, #420]	; 0x1a4
   35bb8:	mov	r0, r5
   35bbc:	rsb	r2, r3, r6
   35bc0:	pop	{r4, r5, r6, lr}
   35bc4:	asr	r3, r2, #31
   35bc8:	b	352b8 <fputs@plt+0x2fca0>
   35bcc:	ldr	r0, [pc, #56]	; 35c0c <fputs@plt+0x305f4>
   35bd0:	movw	r2, #1051	; 0x41b
   35bd4:	ldr	r1, [pc, #52]	; 35c10 <fputs@plt+0x305f8>
   35bd8:	ldr	r3, [pc, #52]	; 35c14 <fputs@plt+0x305fc>
   35bdc:	add	r0, pc, r0
   35be0:	add	r1, pc, r1
   35be4:	add	r3, pc, r3
   35be8:	bl	76bb0 <fputs@plt+0x71598>
   35bec:	ldr	r0, [pc, #36]	; 35c18 <fputs@plt+0x30600>
   35bf0:	movw	r2, #1052	; 0x41c
   35bf4:	ldr	r1, [pc, #32]	; 35c1c <fputs@plt+0x30604>
   35bf8:	ldr	r3, [pc, #32]	; 35c20 <fputs@plt+0x30608>
   35bfc:	add	r0, pc, r0
   35c00:	add	r1, pc, r1
   35c04:	add	r3, pc, r3
   35c08:	bl	76bb0 <fputs@plt+0x71598>
   35c0c:	andeq	r5, r5, ip, lsr #2
   35c10:	andeq	r4, r5, ip, asr ip
   35c14:	andeq	r4, r5, r0, lsl #24
   35c18:	andeq	sp, r5, r8, asr #24
   35c1c:	andeq	r4, r5, ip, lsr ip
   35c20:	andeq	r4, r5, r0, ror #23
   35c24:	ldr	r3, [pc, #3292]	; 36908 <fputs@plt+0x312f0>
   35c28:	ldr	ip, [pc, #3292]	; 3690c <fputs@plt+0x312f4>
   35c2c:	add	r3, pc, r3
   35c30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35c34:	mov	r7, r2
   35c38:	mov	r2, r3
   35c3c:	sub	sp, sp, #180	; 0xb4
   35c40:	ldr	ip, [r2, ip]
   35c44:	subs	r9, r0, #0
   35c48:	mov	r3, #0
   35c4c:	mov	r8, r1
   35c50:	str	r3, [sp, #112]	; 0x70
   35c54:	ldr	r2, [ip]
   35c58:	str	ip, [sp, #16]
   35c5c:	str	r3, [sp, #116]	; 0x74
   35c60:	str	r3, [sp, #120]	; 0x78
   35c64:	str	r3, [sp, #124]	; 0x7c
   35c68:	str	r2, [sp, #172]	; 0xac
   35c6c:	str	r3, [sp, #128]	; 0x80
   35c70:	str	r3, [sp, #132]	; 0x84
   35c74:	str	r3, [sp, #136]	; 0x88
   35c78:	str	r3, [sp, #140]	; 0x8c
   35c7c:	str	r3, [sp, #144]	; 0x90
   35c80:	str	r3, [sp, #148]	; 0x94
   35c84:	str	r3, [sp, #152]	; 0x98
   35c88:	str	r3, [sp, #156]	; 0x9c
   35c8c:	str	r3, [sp, #160]	; 0xa0
   35c90:	str	r3, [sp, #164]	; 0xa4
   35c94:	beq	367d4 <fputs@plt+0x311bc>
   35c98:	cmp	r1, #0
   35c9c:	beq	36814 <fputs@plt+0x311fc>
   35ca0:	ldr	r3, [r9, #4]
   35ca4:	cmp	r3, #4
   35ca8:	bne	367f4 <fputs@plt+0x311dc>
   35cac:	bl	29aac <fputs@plt+0x24494>
   35cb0:	cmp	r0, #0
   35cb4:	blt	35d84 <fputs@plt+0x3076c>
   35cb8:	ldrb	r3, [r8, #240]	; 0xf0
   35cbc:	tst	r3, #1
   35cc0:	beq	36834 <fputs@plt+0x3121c>
   35cc4:	ldr	r3, [r8, #432]	; 0x1b0
   35cc8:	cmp	r3, #0
   35ccc:	beq	35da8 <fputs@plt+0x30790>
   35cd0:	cmp	r7, #0
   35cd4:	mov	r0, #56	; 0x38
   35cd8:	mov	r1, #0
   35cdc:	mov	sl, #0
   35ce0:	str	r3, [sp, #136]	; 0x88
   35ce4:	strd	r0, [sp, #112]	; 0x70
   35ce8:	str	sl, [sp, #140]	; 0x8c
   35cec:	beq	36044 <fputs@plt+0x30a2c>
   35cf0:	ldrd	r6, [r3, #8]
   35cf4:	mov	r4, #1
   35cf8:	mov	r5, #0
   35cfc:	movw	r1, #38288	; 0x9590
   35d00:	orr	r6, r6, r4
   35d04:	orr	r7, r7, r5
   35d08:	strd	r6, [r3, #8]
   35d0c:	add	r2, sp, #112	; 0x70
   35d10:	ldrd	r6, [sp, #120]	; 0x78
   35d14:	movt	r1, #16440	; 0x4038
   35d18:	ldr	r0, [r9, #12]
   35d1c:	orr	r4, r4, r6
   35d20:	orr	r5, r5, r7
   35d24:	strd	r4, [sp, #120]	; 0x78
   35d28:	bl	4f70 <ioctl@plt>
   35d2c:	cmp	r0, #0
   35d30:	blt	36060 <fputs@plt+0x30a48>
   35d34:	ldr	r6, [r9, #420]	; 0x1a4
   35d38:	ldr	r3, [sp, #144]	; 0x90
   35d3c:	adds	r6, r6, r3
   35d40:	beq	36874 <fputs@plt+0x3125c>
   35d44:	ldrd	r4, [r6, #40]	; 0x28
   35d48:	movw	r2, #30067	; 0x7573
   35d4c:	movw	r3, #30067	; 0x7573
   35d50:	movt	r2, #17474	; 0x4442
   35d54:	movt	r3, #17474	; 0x4442
   35d58:	cmp	r5, r3
   35d5c:	cmpeq	r4, r2
   35d60:	beq	361a0 <fputs@plt+0x30b88>
   35d64:	bl	77b7c <fputs@plt+0x72564>
   35d68:	cmp	r0, #6
   35d6c:	bgt	36100 <fputs@plt+0x30ae8>
   35d70:	mov	r0, r9
   35d74:	mov	r1, r6
   35d78:	bl	35b10 <fputs@plt+0x304f8>
   35d7c:	mov	r4, #1
   35d80:	b	35d88 <fputs@plt+0x30770>
   35d84:	mov	r4, r0
   35d88:	ldr	fp, [sp, #16]
   35d8c:	mov	r0, r4
   35d90:	ldr	r2, [sp, #172]	; 0xac
   35d94:	ldr	r3, [fp]
   35d98:	cmp	r2, r3
   35d9c:	bne	367d0 <fputs@plt+0x311b8>
   35da0:	add	sp, sp, #180	; 0xb4
   35da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35da8:	ldr	r3, [r8, #28]
   35dac:	cmp	r3, #0
   35db0:	str	r3, [sp, #20]
   35db4:	beq	363f8 <fputs@plt+0x30de0>
   35db8:	ldr	r0, [sp, #20]
   35dbc:	add	r1, sp, #64	; 0x40
   35dc0:	bl	35204 <fputs@plt+0x2fbec>
   35dc4:	cmp	r0, #0
   35dc8:	blt	35d84 <fputs@plt+0x3076c>
   35dcc:	ldr	r2, [r8, #4]
   35dd0:	movne	r6, #0
   35dd4:	ldr	r3, [r8, #316]	; 0x13c
   35dd8:	ldr	r2, [r2, #1108]	; 0x454
   35ddc:	add	r3, r3, #1
   35de0:	add	r2, r2, #31
   35de4:	add	r3, r3, r3, lsl #2
   35de8:	bic	r2, r2, #7
   35dec:	add	r3, r2, r3, lsl #3
   35df0:	add	r3, r3, #64	; 0x40
   35df4:	str	r3, [sp, #24]
   35df8:	bne	35e20 <fputs@plt+0x30808>
   35dfc:	ldr	r0, [sp, #20]
   35e00:	mov	r6, #1
   35e04:	bl	4fc4 <strlen@plt>
   35e08:	ldr	sl, [sp, #24]
   35e0c:	add	r3, r0, #24
   35e10:	mov	r5, r0
   35e14:	bic	r3, r3, #7
   35e18:	add	sl, sl, r3
   35e1c:	str	sl, [sp, #24]
   35e20:	ldr	r3, [r8, #332]	; 0x14c
   35e24:	cmp	r3, #0
   35e28:	beq	35e44 <fputs@plt+0x3082c>
   35e2c:	lsl	r3, r3, #2
   35e30:	ldr	fp, [sp, #24]
   35e34:	add	r3, r3, #23
   35e38:	bic	r3, r3, #7
   35e3c:	add	fp, fp, r3
   35e40:	str	fp, [sp, #24]
   35e44:	mov	r0, #8
   35e48:	ldr	r1, [sp, #24]
   35e4c:	bl	4d24 <memalign@plt>
   35e50:	cmp	r0, #0
   35e54:	str	r0, [r8, #432]	; 0x1b0
   35e58:	beq	362c0 <fputs@plt+0x30ca8>
   35e5c:	ldrb	r3, [r8, #240]	; 0xf0
   35e60:	mov	r1, #0
   35e64:	ldr	r2, [sp, #24]
   35e68:	orr	r3, r3, #16
   35e6c:	strb	r3, [r8, #240]	; 0xf0
   35e70:	bl	4d54 <memset@plt>
   35e74:	ldr	r2, [r8, #244]	; 0xf4
   35e78:	ldr	r1, [r8, #432]	; 0x1b0
   35e7c:	ldrb	r3, [r2, #2]
   35e80:	ldrb	r0, [r2, #1]
   35e84:	and	r2, r3, #1
   35e88:	and	r3, r3, #2
   35e8c:	cmp	r0, #4
   35e90:	eor	r2, r2, #1
   35e94:	orr	r2, r2, r3
   35e98:	moveq	r0, #4
   35e9c:	movne	r0, #0
   35ea0:	cmp	r6, #0
   35ea4:	orr	r2, r2, r0
   35ea8:	asr	r3, r2, #31
   35eac:	strd	r2, [r1, #8]
   35eb0:	bne	36190 <fputs@plt+0x30b78>
   35eb4:	ldr	ip, [sp, #20]
   35eb8:	ldr	r1, [r8, #432]	; 0x1b0
   35ebc:	cmp	ip, #0
   35ec0:	ldrdne	r2, [sp, #64]	; 0x40
   35ec4:	mvneq	r2, #0
   35ec8:	mvneq	r3, #0
   35ecc:	strd	r2, [r1, #24]
   35ed0:	ldr	r1, [r8, #432]	; 0x1b0
   35ed4:	movw	r2, #30067	; 0x7573
   35ed8:	movw	r3, #30067	; 0x7573
   35edc:	movt	r2, #17474	; 0x4442
   35ee0:	movt	r3, #17474	; 0x4442
   35ee4:	strd	r2, [r1, #40]	; 0x28
   35ee8:	ldr	r2, [r8, #244]	; 0xf4
   35eec:	ldr	r3, [r8, #432]	; 0x1b0
   35ef0:	ldr	r1, [r2, #8]
   35ef4:	ldr	r2, [r2, #12]
   35ef8:	str	r1, [r3, #48]	; 0x30
   35efc:	str	r2, [r3, #52]	; 0x34
   35f00:	ldrd	r2, [r8, #224]	; 0xe0
   35f04:	ldr	r1, [r8, #432]	; 0x1b0
   35f08:	strd	r2, [r1, #16]
   35f0c:	ldr	r3, [r8, #244]	; 0xf4
   35f10:	ldrb	r3, [r3, #2]
   35f14:	tst	r3, #1
   35f18:	beq	363a8 <fputs@plt+0x30d90>
   35f1c:	ldr	r1, [r8, #432]	; 0x1b0
   35f20:	ldrd	r2, [r8, #8]
   35f24:	strd	r2, [r1, #56]	; 0x38
   35f28:	ldr	r3, [r8, #432]	; 0x1b0
   35f2c:	cmp	r6, #0
   35f30:	add	r2, r3, #64	; 0x40
   35f34:	str	r2, [sp, #56]	; 0x38
   35f38:	bne	3634c <fputs@plt+0x30d34>
   35f3c:	ldr	r2, [r8, #260]	; 0x104
   35f40:	add	sl, sp, #56	; 0x38
   35f44:	ldr	r1, [r8, #244]	; 0xf4
   35f48:	add	r6, r8, #272	; 0x110
   35f4c:	add	r2, r2, #7
   35f50:	mov	r0, sl
   35f54:	bic	r2, r2, #7
   35f58:	add	r2, r2, #16
   35f5c:	bl	33914 <fputs@plt+0x2e2fc>
   35f60:	ldr	r3, [r8, #316]	; 0x13c
   35f64:	cmp	r3, #0
   35f68:	movne	fp, #0
   35f6c:	bne	35ffc <fputs@plt+0x309e4>
   35f70:	b	362d8 <fputs@plt+0x30cc0>
   35f74:	ldr	r5, [sp, #20]
   35f78:	cmp	r5, #0
   35f7c:	beq	36020 <fputs@plt+0x30a08>
   35f80:	ldr	ip, [r6, #12]
   35f84:	ldrd	r2, [r6, #24]
   35f88:	cmp	ip, #0
   35f8c:	beq	36854 <fputs@plt+0x3123c>
   35f90:	ldr	lr, [sp, #56]	; 0x38
   35f94:	mvn	r4, #0
   35f98:	mov	r5, #0
   35f9c:	and	r2, r2, r4
   35fa0:	add	lr, lr, #7
   35fa4:	and	r3, r3, r5
   35fa8:	bic	lr, lr, #7
   35fac:	mov	r5, #0
   35fb0:	str	lr, [sp, #56]	; 0x38
   35fb4:	mov	r4, #40	; 0x28
   35fb8:	strd	r4, [lr]
   35fbc:	ldr	lr, [sp, #56]	; 0x38
   35fc0:	ldr	r5, [lr]
   35fc4:	strd	r2, [lr, #16]
   35fc8:	mov	r3, #0
   35fcc:	mov	r2, #4
   35fd0:	str	r0, [lr, #32]
   35fd4:	strd	r2, [lr, #8]
   35fd8:	add	r3, lr, r5
   35fdc:	str	ip, [lr, #24]
   35fe0:	str	r1, [lr, #28]
   35fe4:	str	r3, [sp, #56]	; 0x38
   35fe8:	ldr	r3, [r8, #316]	; 0x13c
   35fec:	add	fp, fp, #1
   35ff0:	ldr	r6, [r6]
   35ff4:	cmp	fp, r3
   35ff8:	bcs	362d8 <fputs@plt+0x30cc0>
   35ffc:	ldrb	r3, [r6, #36]	; 0x24
   36000:	ubfx	r1, r3, #3, #1
   36004:	cmp	r1, #0
   36008:	bne	362ac <fputs@plt+0x30c94>
   3600c:	ldr	r0, [r6, #32]
   36010:	cmp	r0, #0
   36014:	blt	36020 <fputs@plt+0x30a08>
   36018:	tst	r3, #4
   3601c:	bne	35f74 <fputs@plt+0x3095c>
   36020:	mov	r0, r6
   36024:	bl	3d8a4 <fputs@plt+0x3828c>
   36028:	cmp	r0, #0
   3602c:	blt	362c4 <fputs@plt+0x30cac>
   36030:	mov	r0, sl
   36034:	ldr	r1, [r6, #4]
   36038:	ldr	r2, [r6, #12]
   3603c:	bl	33914 <fputs@plt+0x2e2fc>
   36040:	b	35fe8 <fputs@plt+0x309d0>
   36044:	movw	r1, #38288	; 0x9590
   36048:	ldr	r0, [r9, #12]
   3604c:	movt	r1, #16440	; 0x4038
   36050:	add	r2, sp, #112	; 0x70
   36054:	bl	4f70 <ioctl@plt>
   36058:	cmp	r0, sl
   3605c:	bge	35d7c <fputs@plt+0x30764>
   36060:	mov	r3, #0
   36064:	str	r3, [sp, #72]	; 0x48
   36068:	str	r3, [sp, #76]	; 0x4c
   3606c:	str	r3, [sp, #80]	; 0x50
   36070:	bl	55b8 <__errno_location@plt>
   36074:	ldr	r4, [r0]
   36078:	cmp	r4, #11
   3607c:	cmpne	r4, #4
   36080:	beq	360ec <fputs@plt+0x30ad4>
   36084:	cmp	r4, #6
   36088:	cmpne	r4, #3
   3608c:	bne	36138 <fputs@plt+0x30b20>
   36090:	ldr	r3, [r8, #244]	; 0xf4
   36094:	add	r6, sp, #72	; 0x48
   36098:	ldrb	r3, [r3, #1]
   3609c:	cmp	r3, #1
   360a0:	beq	36210 <fputs@plt+0x30bf8>
   360a4:	bl	77b7c <fputs@plt+0x72564>
   360a8:	cmp	r0, #6
   360ac:	ble	360ec <fputs@plt+0x30ad4>
   360b0:	ldr	lr, [pc, #2136]	; 36910 <fputs@plt+0x312f8>
   360b4:	mov	r0, #7
   360b8:	ldr	ip, [pc, #2132]	; 36914 <fputs@plt+0x312fc>
   360bc:	mov	r1, #0
   360c0:	ldr	r2, [pc, #2128]	; 36918 <fputs@plt+0x31300>
   360c4:	add	lr, pc, lr
   360c8:	add	ip, pc, ip
   360cc:	movw	r3, #1109	; 0x455
   360d0:	add	r2, pc, r2
   360d4:	str	lr, [sp]
   360d8:	add	r6, sp, #72	; 0x48
   360dc:	str	ip, [sp, #4]
   360e0:	ldr	ip, [r8, #28]
   360e4:	str	ip, [sp, #8]
   360e8:	bl	76de4 <fputs@plt+0x717cc>
   360ec:	add	r6, sp, #72	; 0x48
   360f0:	mov	r4, #0
   360f4:	mov	r0, r6
   360f8:	bl	30414 <fputs@plt+0x2adfc>
   360fc:	b	35d88 <fputs@plt+0x30770>
   36100:	ldr	r2, [pc, #2068]	; 3691c <fputs@plt+0x31304>
   36104:	mov	r1, sl
   36108:	ldr	ip, [pc, #2064]	; 36920 <fputs@plt+0x31308>
   3610c:	movw	r3, #1160	; 0x488
   36110:	add	r2, pc, r2
   36114:	str	r2, [sp, #4]
   36118:	ldr	r2, [pc, #2052]	; 36924 <fputs@plt+0x3130c>
   3611c:	add	ip, pc, ip
   36120:	strd	r4, [sp, #8]
   36124:	mov	r0, #7
   36128:	str	ip, [sp]
   3612c:	add	r2, pc, r2
   36130:	bl	76de4 <fputs@plt+0x717cc>
   36134:	b	35d70 <fputs@plt+0x30758>
   36138:	cmp	r4, #99	; 0x63
   3613c:	rsbne	r4, r4, #0
   36140:	addne	r6, sp, #72	; 0x48
   36144:	bne	360f4 <fputs@plt+0x30adc>
   36148:	ldr	r3, [r8, #244]	; 0xf4
   3614c:	add	r6, sp, #72	; 0x48
   36150:	ldrb	r3, [r3, #1]
   36154:	cmp	r3, #1
   36158:	beq	367a4 <fputs@plt+0x3118c>
   3615c:	bl	77b7c <fputs@plt+0x72564>
   36160:	cmp	r0, #6
   36164:	ble	360ec <fputs@plt+0x30ad4>
   36168:	ldr	lr, [pc, #1976]	; 36928 <fputs@plt+0x31310>
   3616c:	mov	r0, #7
   36170:	ldr	ip, [pc, #1972]	; 3692c <fputs@plt+0x31314>
   36174:	mov	r1, #0
   36178:	ldr	r2, [pc, #1968]	; 36930 <fputs@plt+0x31318>
   3617c:	add	lr, pc, lr
   36180:	add	ip, pc, ip
   36184:	mov	r3, #1120	; 0x460
   36188:	add	r2, pc, r2
   3618c:	b	360d4 <fputs@plt+0x30abc>
   36190:	ldr	r1, [r8, #432]	; 0x1b0
   36194:	ldrd	r2, [r8, #232]	; 0xe8
   36198:	strd	r2, [r1, #24]
   3619c:	b	35ed0 <fputs@plt+0x308b8>
   361a0:	mov	r0, r9
   361a4:	mov	r1, r6
   361a8:	bl	33aac <fputs@plt+0x2e494>
   361ac:	subs	r4, r0, #0
   361b0:	bge	35d7c <fputs@plt+0x30764>
   361b4:	mov	r0, r9
   361b8:	mov	r1, r6
   361bc:	bl	35b10 <fputs@plt+0x304f8>
   361c0:	cmn	r4, #91	; 0x5b
   361c4:	cmnne	r4, #74	; 0x4a
   361c8:	bne	35d88 <fputs@plt+0x30770>
   361cc:	bl	77b7c <fputs@plt+0x72564>
   361d0:	cmp	r0, #6
   361d4:	ble	35d7c <fputs@plt+0x30764>
   361d8:	ldr	lr, [pc, #1876]	; 36934 <fputs@plt+0x3131c>
   361dc:	mov	r1, r4
   361e0:	ldr	ip, [pc, #1872]	; 36938 <fputs@plt+0x31320>
   361e4:	movw	r3, #1155	; 0x483
   361e8:	ldr	r2, [pc, #1868]	; 3693c <fputs@plt+0x31324>
   361ec:	add	lr, pc, lr
   361f0:	add	ip, pc, ip
   361f4:	str	lr, [sp]
   361f8:	add	r2, pc, r2
   361fc:	str	ip, [sp, #4]
   36200:	mov	r0, #7
   36204:	mov	r4, #1
   36208:	bl	76de4 <fputs@plt+0x717cc>
   3620c:	b	35d88 <fputs@plt+0x30770>
   36210:	ldr	r1, [pc, #1832]	; 36940 <fputs@plt+0x31328>
   36214:	mov	r0, r6
   36218:	ldr	r2, [pc, #1828]	; 36944 <fputs@plt+0x3132c>
   3621c:	add	r1, pc, r1
   36220:	ldr	r3, [r8, #28]
   36224:	add	r2, pc, r2
   36228:	bl	3060c <fputs@plt+0x2aff4>
   3622c:	ldr	r3, [r8, #244]	; 0xf4
   36230:	ldrb	r2, [r3, #3]
   36234:	ldr	r1, [r3, #8]
   36238:	cmp	r2, #2
   3623c:	ldrb	r2, [r3]
   36240:	beq	3678c <fputs@plt+0x31174>
   36244:	cmp	r2, #108	; 0x6c
   36248:	ldreq	r2, [r3, #8]
   3624c:	revne	r2, r1
   36250:	mov	r3, #0
   36254:	add	r1, sp, #64	; 0x40
   36258:	str	r6, [sp]
   3625c:	mov	r0, r9
   36260:	str	r1, [sp, #4]
   36264:	bl	3bd74 <fputs@plt+0x3675c>
   36268:	cmp	r0, #0
   3626c:	blt	36744 <fputs@plt+0x3112c>
   36270:	mov	r0, r9
   36274:	ldr	r1, [sp, #64]	; 0x40
   36278:	bl	299b0 <fputs@plt+0x24398>
   3627c:	cmp	r0, #0
   36280:	blt	36744 <fputs@plt+0x3112c>
   36284:	ldr	r3, [r9, #44]	; 0x2c
   36288:	mov	r4, #1
   3628c:	ldr	r2, [r9, #40]	; 0x28
   36290:	mov	r0, r6
   36294:	ldr	r1, [sp, #64]	; 0x40
   36298:	add	ip, r3, r4
   3629c:	str	ip, [r9, #44]	; 0x2c
   362a0:	str	r1, [r2, r3, lsl #2]
   362a4:	bl	30414 <fputs@plt+0x2adfc>
   362a8:	b	35d88 <fputs@plt+0x30770>
   362ac:	mov	r0, sl
   362b0:	mov	r1, #0
   362b4:	ldr	r2, [r6, #12]
   362b8:	bl	33914 <fputs@plt+0x2e2fc>
   362bc:	b	35fe8 <fputs@plt+0x309d0>
   362c0:	mvn	r0, #11
   362c4:	ldrb	r3, [r8, #240]	; 0xf0
   362c8:	mov	r4, r0
   362cc:	orr	r3, r3, #128	; 0x80
   362d0:	strb	r3, [r8, #240]	; 0xf0
   362d4:	b	35d88 <fputs@plt+0x30770>
   362d8:	ldr	r3, [r8, #244]	; 0xf4
   362dc:	ldrb	r3, [r3, #1]
   362e0:	cmp	r3, #4
   362e4:	beq	36498 <fputs@plt+0x30e80>
   362e8:	ldr	r3, [r8, #332]	; 0x14c
   362ec:	cmp	r3, #0
   362f0:	bne	36438 <fputs@plt+0x30e20>
   362f4:	ldr	r2, [sp, #56]	; 0x38
   362f8:	ldr	r1, [r8, #432]	; 0x1b0
   362fc:	mov	fp, #0
   36300:	ldr	sl, [sp, #24]
   36304:	mov	r5, fp
   36308:	rsb	r2, r1, r2
   3630c:	asr	r3, r2, #31
   36310:	strd	r2, [r1]
   36314:	ldr	r3, [r8, #432]	; 0x1b0
   36318:	mov	r4, sl
   3631c:	ldrd	r0, [r3]
   36320:	cmp	r1, r5
   36324:	cmpeq	r0, r4
   36328:	bls	35cd0 <fputs@plt+0x306b8>
   3632c:	ldr	r0, [pc, #1556]	; 36948 <fputs@plt+0x31330>
   36330:	movw	r2, #378	; 0x17a
   36334:	ldr	r1, [pc, #1552]	; 3694c <fputs@plt+0x31334>
   36338:	ldr	r3, [pc, #1552]	; 36950 <fputs@plt+0x31338>
   3633c:	add	r0, pc, r0
   36340:	add	r1, pc, r1
   36344:	add	r3, pc, r3
   36348:	bl	76bb0 <fputs@plt+0x71598>
   3634c:	ldr	r4, [sp, #20]
   36350:	cmp	r4, #0
   36354:	beq	368c8 <fputs@plt+0x312b0>
   36358:	add	r3, r3, #71	; 0x47
   3635c:	add	r1, r5, #17
   36360:	bic	r3, r3, #7
   36364:	str	r3, [sp, #56]	; 0x38
   36368:	add	r2, r5, #1
   3636c:	mov	r0, #0
   36370:	str	r1, [r3]
   36374:	mov	r4, #10
   36378:	ldr	ip, [sp, #56]	; 0x38
   3637c:	mov	r5, #0
   36380:	str	r0, [r3, #4]
   36384:	ldr	r1, [sp, #20]
   36388:	add	r0, ip, #16
   3638c:	strd	r4, [ip, #8]
   36390:	bl	5018 <memcpy@plt>
   36394:	ldr	r3, [sp, #56]	; 0x38
   36398:	ldr	r2, [r3]
   3639c:	add	r3, r3, r2
   363a0:	str	r3, [sp, #56]	; 0x38
   363a4:	b	35f3c <fputs@plt+0x30924>
   363a8:	mov	r0, #6
   363ac:	add	r1, sp, #72	; 0x48
   363b0:	bl	4bbc <clock_gettime@plt>
   363b4:	cmp	r0, #0
   363b8:	bne	36894 <fputs@plt+0x3127c>
   363bc:	ldr	r2, [r8, #448]	; 0x1c0
   363c0:	mov	ip, #1000	; 0x3e8
   363c4:	ldr	lr, [r8, #452]	; 0x1c4
   363c8:	mov	r1, #51712	; 0xca00
   363cc:	ldr	r0, [sp, #76]	; 0x4c
   363d0:	movt	r1, #15258	; 0x3b9a
   363d4:	umull	r2, r3, r2, ip
   363d8:	ldr	r4, [sp, #72]	; 0x48
   363dc:	ldr	sl, [r8, #432]	; 0x1b0
   363e0:	adds	r2, r2, r0
   363e4:	mla	r3, ip, lr, r3
   363e8:	adc	r3, r3, r0, asr #31
   363ec:	smlal	r2, r3, r1, r4
   363f0:	strd	r2, [sl, #56]	; 0x38
   363f4:	b	35f28 <fputs@plt+0x30910>
   363f8:	ldr	r4, [r8, #508]	; 0x1fc
   363fc:	cmp	r4, #0
   36400:	str	r4, [sp, #20]
   36404:	bne	35db8 <fputs@plt+0x307a0>
   36408:	ldr	r2, [r8, #4]
   3640c:	ldr	r3, [r8, #316]	; 0x13c
   36410:	ldr	r6, [sp, #20]
   36414:	ldr	r2, [r2, #1108]	; 0x454
   36418:	add	r3, r3, #1
   3641c:	add	r2, r2, #31
   36420:	add	r3, r3, r3, lsl #2
   36424:	bic	r2, r2, #7
   36428:	add	r3, r2, r3, lsl #3
   3642c:	add	r3, r3, #64	; 0x40
   36430:	str	r3, [sp, #24]
   36434:	b	35e20 <fputs@plt+0x30808>
   36438:	ldr	r1, [r8, #336]	; 0x150
   3643c:	cmp	r1, #0
   36440:	beq	368e8 <fputs@plt+0x312d0>
   36444:	ldr	r2, [sp, #56]	; 0x38
   36448:	add	r0, r3, #4
   3644c:	mov	lr, #0
   36450:	mov	r4, #5
   36454:	add	r3, r2, #7
   36458:	lsl	r0, r0, #2
   3645c:	bic	r3, r3, #7
   36460:	str	r3, [sp, #56]	; 0x38
   36464:	sub	r2, r0, #16
   36468:	mov	r5, #0
   3646c:	str	r0, [r3]
   36470:	ldr	ip, [sp, #56]	; 0x38
   36474:	str	lr, [r3, #4]
   36478:	add	r0, ip, #16
   3647c:	strd	r4, [ip, #8]
   36480:	bl	5018 <memcpy@plt>
   36484:	ldr	r3, [sp, #56]	; 0x38
   36488:	ldr	r2, [r3]
   3648c:	add	r2, r3, r2
   36490:	str	r2, [sp, #56]	; 0x38
   36494:	b	362f8 <fputs@plt+0x30ce0>
   36498:	ldr	ip, [r8, #4]
   3649c:	mov	r0, #0
   364a0:	ldr	r4, [sp, #56]	; 0x38
   364a4:	mov	r2, #8
   364a8:	mov	r3, #0
   364ac:	mov	r1, r0
   364b0:	add	r4, r4, #7
   364b4:	ldr	ip, [ip, #1108]	; 0x454
   364b8:	bic	r4, r4, #7
   364bc:	add	r5, r4, #24
   364c0:	strd	r2, [r4, #8]
   364c4:	add	r3, ip, #24
   364c8:	str	r0, [r4, #4]
   364cc:	mov	r0, r5
   364d0:	str	r3, [r4]
   364d4:	add	r3, r4, r3
   364d8:	ldr	r2, [r8, #4]
   364dc:	str	r3, [sp, #56]	; 0x38
   364e0:	ldr	r2, [r2, #1108]	; 0x454
   364e4:	bl	4d54 <memset@plt>
   364e8:	mov	r2, #0
   364ec:	mov	r3, #0
   364f0:	strd	r2, [r4, #16]
   364f4:	ldr	r3, [r8, #244]	; 0xf4
   364f8:	ldr	r4, [r8, #4]
   364fc:	ldrb	r0, [r3, #1]
   36500:	bl	30f6c <fputs@plt+0x2b954>
   36504:	ldr	r3, [pc, #1096]	; 36954 <fputs@plt+0x3133c>
   36508:	ldr	r1, [r4, #1108]	; 0x454
   3650c:	ldr	r2, [r4, #1112]	; 0x458
   36510:	add	r3, pc, r3
   36514:	str	r0, [sp]
   36518:	mov	r0, r5
   3651c:	bl	46634 <fputs@plt+0x4101c>
   36520:	ldr	ip, [r8, #20]
   36524:	cmp	ip, #0
   36528:	beq	3654c <fputs@plt+0x30f34>
   3652c:	ldr	r2, [r8, #4]
   36530:	mov	r0, r5
   36534:	ldr	r3, [pc, #1052]	; 36958 <fputs@plt+0x31340>
   36538:	ldr	r1, [r2, #1108]	; 0x454
   3653c:	add	r3, pc, r3
   36540:	ldr	r2, [r2, #1112]	; 0x458
   36544:	str	ip, [sp]
   36548:	bl	46634 <fputs@plt+0x4101c>
   3654c:	ldr	ip, [r8, #24]
   36550:	cmp	ip, #0
   36554:	beq	36578 <fputs@plt+0x30f60>
   36558:	ldr	r2, [r8, #4]
   3655c:	mov	r0, r5
   36560:	ldr	r3, [pc, #1012]	; 3695c <fputs@plt+0x31344>
   36564:	ldr	r1, [r2, #1108]	; 0x454
   36568:	add	r3, pc, r3
   3656c:	ldr	r2, [r2, #1112]	; 0x458
   36570:	str	ip, [sp]
   36574:	bl	46634 <fputs@plt+0x4101c>
   36578:	ldr	ip, [r8, #16]
   3657c:	cmp	ip, #0
   36580:	beq	365f4 <fputs@plt+0x30fdc>
   36584:	ldr	r2, [r8, #4]
   36588:	mov	r0, r5
   3658c:	ldr	r3, [pc, #972]	; 36960 <fputs@plt+0x31348>
   36590:	ldr	r4, [pc, #972]	; 36964 <fputs@plt+0x3134c>
   36594:	ldr	r1, [r2, #1108]	; 0x454
   36598:	add	r3, pc, r3
   3659c:	ldr	r2, [r2, #1112]	; 0x458
   365a0:	add	r4, pc, r4
   365a4:	str	ip, [sp]
   365a8:	bl	46634 <fputs@plt+0x4101c>
   365ac:	ldr	r2, [r8, #4]
   365b0:	ldr	ip, [r8, #16]
   365b4:	mov	r3, r4
   365b8:	mov	r0, r5
   365bc:	ldr	r1, [r2, #1108]	; 0x454
   365c0:	ldr	r2, [r2, #1112]	; 0x458
   365c4:	str	ip, [sp]
   365c8:	bl	46634 <fputs@plt+0x4101c>
   365cc:	ldr	r2, [r8, #4]
   365d0:	ldr	lr, [r8, #16]
   365d4:	mov	ip, #47	; 0x2f
   365d8:	mov	r3, r4
   365dc:	mov	r0, r5
   365e0:	ldr	r1, [r2, #1108]	; 0x454
   365e4:	ldr	r2, [r2, #1112]	; 0x458
   365e8:	str	lr, [sp]
   365ec:	str	ip, [sp, #4]
   365f0:	bl	4678c <fputs@plt+0x41174>
   365f4:	mov	r0, r8
   365f8:	mov	r1, #1
   365fc:	bl	40820 <fputs@plt+0x3b208>
   36600:	cmp	r0, #0
   36604:	blt	362c4 <fputs@plt+0x30cac>
   36608:	ldr	ip, [pc, #856]	; 36968 <fputs@plt+0x31350>
   3660c:	add	sl, sp, #55	; 0x37
   36610:	ldr	r4, [pc, #852]	; 3696c <fputs@plt+0x31354>
   36614:	add	fp, sp, #60	; 0x3c
   36618:	add	ip, pc, ip
   3661c:	str	sl, [sp, #28]
   36620:	add	sl, sp, #92	; 0x5c
   36624:	add	r6, sp, #72	; 0x48
   36628:	add	r4, pc, r4
   3662c:	str	r6, [sp, #32]
   36630:	str	r4, [sp, #36]	; 0x24
   36634:	mov	r6, ip
   36638:	add	r4, sp, #96	; 0x60
   3663c:	str	r4, [sp, #20]
   36640:	mov	r4, #0
   36644:	str	r9, [sp, #40]	; 0x28
   36648:	str	r7, [sp, #44]	; 0x2c
   3664c:	mov	r0, r8
   36650:	add	r1, sp, #55	; 0x37
   36654:	ldr	r2, [sp, #32]
   36658:	bl	3f3b8 <fputs@plt+0x39da0>
   3665c:	cmp	r0, #0
   36660:	blt	362c4 <fputs@plt+0x30cac>
   36664:	ldrb	r9, [sp, #55]	; 0x37
   36668:	add	ip, sp, #80	; 0x50
   3666c:	add	r3, sp, #84	; 0x54
   36670:	ldm	r6, {r0, r1, r2}
   36674:	stm	r3, {r0, r1, r2}
   36678:	ldr	r2, [ip, #4]!
   3667c:	cmp	r9, r2
   36680:	beq	3674c <fputs@plt+0x31134>
   36684:	cmp	ip, sl
   36688:	bne	36670 <fputs@plt+0x31058>
   3668c:	cmp	r9, #97	; 0x61
   36690:	bne	36738 <fputs@plt+0x31120>
   36694:	ldr	ip, [sp, #36]	; 0x24
   36698:	ldr	r7, [sp, #72]	; 0x48
   3669c:	add	r3, ip, #24
   366a0:	ldr	ip, [sp, #20]
   366a4:	ldm	r3, {r0, r1, r2, r3}
   366a8:	stm	ip, {r0, r1, r2, r3}
   366ac:	mov	r1, r7
   366b0:	add	r0, sp, #96	; 0x60
   366b4:	bl	745c0 <fputs@plt+0x6efa8>
   366b8:	cmp	r0, #0
   366bc:	beq	36738 <fputs@plt+0x31120>
   366c0:	mov	r1, r9
   366c4:	mov	r2, r7
   366c8:	mov	r0, r8
   366cc:	bl	3f800 <fputs@plt+0x3a1e8>
   366d0:	cmp	r0, #0
   366d4:	bge	366fc <fputs@plt+0x310e4>
   366d8:	b	362c4 <fputs@plt+0x30cac>
   366dc:	ldr	ip, [r8, #4]
   366e0:	mov	r0, r5
   366e4:	ldr	lr, [sp, #60]	; 0x3c
   366e8:	mov	r3, r4
   366ec:	ldr	r1, [ip, #1108]	; 0x454
   366f0:	ldr	r2, [ip, #1112]	; 0x458
   366f4:	str	lr, [sp]
   366f8:	bl	34f7c <fputs@plt+0x2f964>
   366fc:	ldr	r1, [sp, #72]	; 0x48
   36700:	mov	r0, r8
   36704:	mov	r2, fp
   36708:	ldrb	r1, [r1]
   3670c:	bl	3e9e8 <fputs@plt+0x393d0>
   36710:	cmp	r0, #0
   36714:	bgt	366dc <fputs@plt+0x310c4>
   36718:	bne	362c4 <fputs@plt+0x30cac>
   3671c:	mov	r0, r8
   36720:	bl	3f228 <fputs@plt+0x39c10>
   36724:	cmp	r0, #0
   36728:	blt	362c4 <fputs@plt+0x30cac>
   3672c:	add	r4, r4, #1
   36730:	cmp	r4, #64	; 0x40
   36734:	bne	3664c <fputs@plt+0x31034>
   36738:	ldr	r9, [sp, #40]	; 0x28
   3673c:	ldr	r7, [sp, #44]	; 0x2c
   36740:	b	362e8 <fputs@plt+0x30cd0>
   36744:	mov	r4, r0
   36748:	b	360f4 <fputs@plt+0x30adc>
   3674c:	mov	r1, r9
   36750:	mov	r0, r8
   36754:	mov	r2, fp
   36758:	bl	3e9e8 <fputs@plt+0x393d0>
   3675c:	cmp	r0, #0
   36760:	blt	362c4 <fputs@plt+0x30cac>
   36764:	ldr	r2, [r8, #4]
   36768:	mov	r0, r5
   3676c:	ldr	ip, [sp, #60]	; 0x3c
   36770:	mov	r3, r4
   36774:	ldr	r1, [r2, #1108]	; 0x454
   36778:	ldr	r2, [r2, #1112]	; 0x458
   3677c:	str	ip, [sp]
   36780:	bl	34f7c <fputs@plt+0x2f964>
   36784:	ldrb	r9, [sp, #55]	; 0x37
   36788:	b	3668c <fputs@plt+0x31074>
   3678c:	cmp	r2, #108	; 0x6c
   36790:	ldr	r2, [r3, #12]
   36794:	beq	367c4 <fputs@plt+0x311ac>
   36798:	rev	r2, r2
   3679c:	rev	r3, r1
   367a0:	b	36254 <fputs@plt+0x30c3c>
   367a4:	ldr	r1, [pc, #452]	; 36970 <fputs@plt+0x31358>
   367a8:	mov	r0, r6
   367ac:	ldr	r2, [pc, #448]	; 36974 <fputs@plt+0x3135c>
   367b0:	add	r1, pc, r1
   367b4:	ldr	r3, [r8, #28]
   367b8:	add	r2, pc, r2
   367bc:	bl	3060c <fputs@plt+0x2aff4>
   367c0:	b	3622c <fputs@plt+0x30c14>
   367c4:	ldr	r2, [r3, #8]
   367c8:	ldr	r3, [r3, #12]
   367cc:	b	36254 <fputs@plt+0x30c3c>
   367d0:	bl	524c <__stack_chk_fail@plt>
   367d4:	ldr	r0, [pc, #412]	; 36978 <fputs@plt+0x31360>
   367d8:	movw	r2, #1068	; 0x42c
   367dc:	ldr	r1, [pc, #408]	; 3697c <fputs@plt+0x31364>
   367e0:	ldr	r3, [pc, #408]	; 36980 <fputs@plt+0x31368>
   367e4:	add	r0, pc, r0
   367e8:	add	r1, pc, r1
   367ec:	add	r3, pc, r3
   367f0:	bl	76bb0 <fputs@plt+0x71598>
   367f4:	ldr	r0, [pc, #392]	; 36984 <fputs@plt+0x3136c>
   367f8:	movw	r2, #1070	; 0x42e
   367fc:	ldr	r1, [pc, #388]	; 36988 <fputs@plt+0x31370>
   36800:	ldr	r3, [pc, #388]	; 3698c <fputs@plt+0x31374>
   36804:	add	r0, pc, r0
   36808:	add	r1, pc, r1
   3680c:	add	r3, pc, r3
   36810:	bl	76bb0 <fputs@plt+0x71598>
   36814:	ldr	r0, [pc, #372]	; 36990 <fputs@plt+0x31378>
   36818:	movw	r2, #1069	; 0x42d
   3681c:	ldr	r1, [pc, #368]	; 36994 <fputs@plt+0x3137c>
   36820:	ldr	r3, [pc, #368]	; 36998 <fputs@plt+0x31380>
   36824:	add	r0, pc, r0
   36828:	add	r1, pc, r1
   3682c:	add	r3, pc, r3
   36830:	bl	76bb0 <fputs@plt+0x71598>
   36834:	ldr	r0, [pc, #352]	; 3699c <fputs@plt+0x31384>
   36838:	mov	r2, #253	; 0xfd
   3683c:	ldr	r1, [pc, #348]	; 369a0 <fputs@plt+0x31388>
   36840:	ldr	r3, [pc, #348]	; 369a4 <fputs@plt+0x3138c>
   36844:	add	r0, pc, r0
   36848:	add	r1, pc, r1
   3684c:	add	r3, pc, r3
   36850:	bl	76bb0 <fputs@plt+0x71598>
   36854:	ldr	r0, [pc, #332]	; 369a8 <fputs@plt+0x31390>
   36858:	mov	r2, #90	; 0x5a
   3685c:	ldr	r1, [pc, #328]	; 369ac <fputs@plt+0x31394>
   36860:	ldr	r3, [pc, #328]	; 369b0 <fputs@plt+0x31398>
   36864:	add	r0, pc, r0
   36868:	add	r1, pc, r1
   3686c:	add	r3, pc, r3
   36870:	bl	76bb0 <fputs@plt+0x71598>
   36874:	ldr	r0, [pc, #312]	; 369b4 <fputs@plt+0x3139c>
   36878:	movw	r2, #1145	; 0x479
   3687c:	ldr	r1, [pc, #308]	; 369b8 <fputs@plt+0x313a0>
   36880:	ldr	r3, [pc, #308]	; 369bc <fputs@plt+0x313a4>
   36884:	add	r0, pc, r0
   36888:	add	r1, pc, r1
   3688c:	add	r3, pc, r3
   36890:	bl	76bb0 <fputs@plt+0x71598>
   36894:	ldr	r0, [pc, #292]	; 369c0 <fputs@plt+0x313a8>
   36898:	movw	r2, #325	; 0x145
   3689c:	ldr	r1, [pc, #288]	; 369c4 <fputs@plt+0x313ac>
   368a0:	ldr	r3, [pc, #288]	; 369c8 <fputs@plt+0x313b0>
   368a4:	add	r0, pc, r0
   368a8:	add	r1, pc, r1
   368ac:	add	r3, pc, r3
   368b0:	bl	76bb0 <fputs@plt+0x71598>
   368b4:	mov	r4, r0
   368b8:	mov	r0, r6
   368bc:	bl	30414 <fputs@plt+0x2adfc>
   368c0:	mov	r0, r4
   368c4:	bl	54f8 <_Unwind_Resume@plt>
   368c8:	ldr	r0, [pc, #252]	; 369cc <fputs@plt+0x313b4>
   368cc:	mov	r2, #104	; 0x68
   368d0:	ldr	r1, [pc, #248]	; 369d0 <fputs@plt+0x313b8>
   368d4:	ldr	r3, [pc, #248]	; 369d4 <fputs@plt+0x313bc>
   368d8:	add	r0, pc, r0
   368dc:	add	r1, pc, r1
   368e0:	add	r3, pc, r3
   368e4:	bl	76bb0 <fputs@plt+0x71598>
   368e8:	ldr	r0, [pc, #232]	; 369d8 <fputs@plt+0x313c0>
   368ec:	mov	r2, #134	; 0x86
   368f0:	ldr	r1, [pc, #228]	; 369dc <fputs@plt+0x313c4>
   368f4:	ldr	r3, [pc, #228]	; 369e0 <fputs@plt+0x313c8>
   368f8:	add	r0, pc, r0
   368fc:	add	r1, pc, r1
   36900:	add	r3, pc, r3
   36904:	bl	76bb0 <fputs@plt+0x71598>
   36908:	andeq	sl, r7, ip, asr #30
   3690c:	andeq	r0, r0, r0, asr #8
   36910:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   36914:	andeq	r4, r5, ip, lsr #18
   36918:	andeq	r4, r5, ip, ror #14
   3691c:	andeq	r4, r5, r0, asr #19
   36920:	andeq	r4, r5, ip, ror sp
   36924:	andeq	r4, r5, r0, lsl r7
   36928:	andeq	r4, r5, ip, lsl sp
   3692c:	ldrdeq	r4, [r5], -ip
   36930:			; <UNDEFINED> instruction: 0x000546b4
   36934:	andeq	r4, r5, ip, lsr #25
   36938:			; <UNDEFINED> instruction: 0x000548b8
   3693c:	andeq	r4, r5, r4, asr #12
   36940:	andeq	r3, r5, r0, asr #7
   36944:			; <UNDEFINED> instruction: 0x000547b4
   36948:	andeq	r4, r5, r4, lsl #13
   3694c:	strdeq	r4, [r5], -ip
   36950:	strdeq	r4, [r5], -ip
   36954:	strdeq	r2, [r5], -r4
   36958:	ldrdeq	r2, [r5], -r8
   3695c:	andeq	r2, r5, ip, asr #21
   36960:	andeq	r0, r5, r8, lsl fp
   36964:	muleq	r5, ip, sl
   36968:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   3696c:			; <UNDEFINED> instruction: 0x0007aab4
   36970:	andeq	r2, r5, ip, lsr #28
   36974:	andeq	r4, r5, r4, lsl #5
   36978:	andeq	r4, r5, r4, lsr #10
   3697c:	andeq	r4, r5, r4, asr r0
   36980:	andeq	r4, r5, ip, lsl r0
   36984:	andeq	r4, r5, r8, ror #2
   36988:	andeq	r4, r5, r4, lsr r0
   3698c:	strdeq	r3, [r5], -ip
   36990:	andeq	fp, r4, ip, ror #11
   36994:	andeq	r4, r5, r4, lsl r0
   36998:	ldrdeq	r3, [r5], -ip
   3699c:	muleq	r5, r0, sp
   369a0:	strdeq	r3, [r5], -r4
   369a4:	strdeq	r3, [r5], -r4
   369a8:			; <UNDEFINED> instruction: 0x000514b0
   369ac:	ldrdeq	r3, [r5], -r4
   369b0:			; <UNDEFINED> instruction: 0x00053fb8
   369b4:	andeq	ip, r5, r0, asr #31
   369b8:			; <UNDEFINED> instruction: 0x00053fb4
   369bc:	andeq	r3, r5, ip, ror pc
   369c0:	andeq	r4, r5, r4, ror #1
   369c4:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   369c8:	muleq	r5, r4, lr
   369cc:	andeq	r0, r5, r4, lsr pc
   369d0:	andeq	r3, r5, r0, ror #30
   369d4:	andeq	r4, r5, r0, lsl #10
   369d8:	andeq	r4, r5, r4, asr #1
   369dc:	andeq	r3, r5, r0, asr #30
   369e0:	andeq	r4, r5, ip, lsl r5
   369e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   369e8:	sub	sp, sp, #116	; 0x74
   369ec:	ldr	lr, [pc, #984]	; 36dcc <fputs@plt+0x317b4>
   369f0:	add	r4, sp, #40	; 0x28
   369f4:	ldr	ip, [pc, #980]	; 36dd0 <fputs@plt+0x317b8>
   369f8:	mov	r9, r3
   369fc:	add	lr, pc, lr
   36a00:	mov	r5, r0
   36a04:	mov	r7, r1
   36a08:	mov	r8, r2
   36a0c:	ldr	r6, [lr, ip]
   36a10:	mov	r3, lr
   36a14:	mov	r0, r4
   36a18:	mov	r1, #0
   36a1c:	mov	r2, #64	; 0x40
   36a20:	mov	sl, #64	; 0x40
   36a24:	ldr	r3, [r6]
   36a28:	mov	fp, #0
   36a2c:	str	r3, [sp, #108]	; 0x6c
   36a30:	bl	4d54 <memset@plt>
   36a34:	cmp	r5, #0
   36a38:	strd	sl, [sp, #40]	; 0x28
   36a3c:	beq	36dac <fputs@plt+0x31794>
   36a40:	mov	r0, r5
   36a44:	bl	29aac <fputs@plt+0x24494>
   36a48:	cmp	r0, #0
   36a4c:	blt	36ac4 <fputs@plt+0x314ac>
   36a50:	cmp	r7, #0
   36a54:	bne	36adc <fputs@plt+0x314c4>
   36a58:	mov	r2, r4
   36a5c:	movw	r1, #38289	; 0x9591
   36a60:	ldr	r0, [r5, #8]
   36a64:	movt	r1, #32832	; 0x8040
   36a68:	bl	4f70 <ioctl@plt>
   36a6c:	cmp	r0, #0
   36a70:	blt	36afc <fputs@plt+0x314e4>
   36a74:	ldr	r0, [r5, #420]	; 0x1a4
   36a78:	movw	r2, #30067	; 0x7573
   36a7c:	ldr	r1, [sp, #80]	; 0x50
   36a80:	movt	r2, #17474	; 0x4442
   36a84:	movw	r3, #30067	; 0x7573
   36a88:	movt	r3, #17474	; 0x4442
   36a8c:	add	sl, r0, r1
   36a90:	ldrd	r8, [sl, #40]	; 0x28
   36a94:	cmp	r9, r3
   36a98:	cmpeq	r8, r2
   36a9c:	beq	36ce0 <fputs@plt+0x316c8>
   36aa0:	orrs	r3, r8, r9
   36aa4:	beq	36b7c <fputs@plt+0x31564>
   36aa8:	bl	77b7c <fputs@plt+0x72564>
   36aac:	cmp	r0, #6
   36ab0:	bgt	36ca8 <fputs@plt+0x31690>
   36ab4:	mov	r0, r5
   36ab8:	mov	r1, sl
   36abc:	bl	35b10 <fputs@plt+0x304f8>
   36ac0:	mov	r0, #1
   36ac4:	ldr	r2, [sp, #108]	; 0x6c
   36ac8:	ldr	r3, [r6]
   36acc:	cmp	r2, r3
   36ad0:	bne	36da8 <fputs@plt+0x31790>
   36ad4:	add	sp, sp, #116	; 0x74
   36ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36adc:	ldrd	r2, [sp, #48]	; 0x30
   36ae0:	mov	r0, #4
   36ae4:	mov	r1, #0
   36ae8:	strd	r8, [sp, #64]	; 0x40
   36aec:	orr	r2, r2, r0
   36af0:	orr	r3, r3, r1
   36af4:	strd	r2, [sp, #48]	; 0x30
   36af8:	b	36a58 <fputs@plt+0x31440>
   36afc:	bl	55b8 <__errno_location@plt>
   36b00:	ldr	r0, [r0]
   36b04:	cmp	r0, #11
   36b08:	beq	36c60 <fputs@plt+0x31648>
   36b0c:	cmp	r0, #75	; 0x4b
   36b10:	rsbne	r0, r0, #0
   36b14:	bne	36ac4 <fputs@plt+0x314ac>
   36b18:	bl	77b7c <fputs@plt+0x72564>
   36b1c:	cmp	r0, #6
   36b20:	ble	36c60 <fputs@plt+0x31648>
   36b24:	ldr	r3, [r5, #1104]	; 0x450
   36b28:	mov	r0, #7
   36b2c:	ldr	r2, [pc, #672]	; 36dd4 <fputs@plt+0x317bc>
   36b30:	mov	r1, #0
   36b34:	ldrd	r4, [sp, #72]	; 0x48
   36b38:	cmp	r3, #0
   36b3c:	add	r2, pc, r2
   36b40:	ldr	lr, [pc, #656]	; 36dd8 <fputs@plt+0x317c0>
   36b44:	str	r2, [sp, #4]
   36b48:	ldr	ip, [pc, #652]	; 36ddc <fputs@plt+0x317c4>
   36b4c:	add	lr, pc, lr
   36b50:	ldr	r2, [pc, #648]	; 36de0 <fputs@plt+0x317c8>
   36b54:	movne	lr, r3
   36b58:	add	ip, pc, ip
   36b5c:	movw	r3, #1353	; 0x549
   36b60:	str	lr, [sp, #8]
   36b64:	add	r2, pc, r2
   36b68:	str	ip, [sp]
   36b6c:	strd	r4, [sp, #16]
   36b70:	bl	76de4 <fputs@plt+0x717cc>
   36b74:	mov	r0, #0
   36b78:	b	36ac4 <fputs@plt+0x314ac>
   36b7c:	ldr	r3, [r0, r1]
   36b80:	add	r4, sl, #64	; 0x40
   36b84:	add	r3, sl, r3
   36b88:	cmp	r4, r3
   36b8c:	bcs	36d3c <fputs@plt+0x31724>
   36b90:	cmp	sl, r4
   36b94:	bhi	36d3c <fputs@plt+0x31724>
   36b98:	mov	r3, #0
   36b9c:	str	r3, [sp, #28]
   36ba0:	ldr	r3, [pc, #572]	; 36de4 <fputs@plt+0x317cc>
   36ba4:	mov	r7, #0
   36ba8:	ldr	fp, [pc, #568]	; 36de8 <fputs@plt+0x317d0>
   36bac:	add	r3, pc, r3
   36bb0:	str	r3, [sp, #32]
   36bb4:	ldr	r3, [pc, #560]	; 36dec <fputs@plt+0x317d4>
   36bb8:	add	fp, pc, fp
   36bbc:	add	r3, pc, r3
   36bc0:	str	r3, [sp, #36]	; 0x24
   36bc4:	b	36c10 <fputs@plt+0x315f8>
   36bc8:	subs	r0, r8, #32768	; 0x8000
   36bcc:	sbc	r1, r9, #0
   36bd0:	cmp	r1, #0
   36bd4:	cmpeq	r0, #6
   36bd8:	bhi	36c28 <fputs@plt+0x31610>
   36bdc:	cmp	r7, #0
   36be0:	bne	36d68 <fputs@plt+0x31750>
   36be4:	mov	r7, r4
   36be8:	ldr	r2, [r4]
   36bec:	ldr	r3, [sl]
   36bf0:	add	r2, r2, #7
   36bf4:	bic	r2, r2, #7
   36bf8:	add	r3, sl, r3
   36bfc:	add	r4, r4, r2
   36c00:	cmp	r4, r3
   36c04:	bcs	36c68 <fputs@plt+0x31650>
   36c08:	cmp	sl, r4
   36c0c:	bhi	36c68 <fputs@plt+0x31650>
   36c10:	ldrd	r8, [r4, #8]
   36c14:	cmp	r9, #0
   36c18:	cmpeq	r8, #4096	; 0x1000
   36c1c:	addeq	r3, r4, #16
   36c20:	streq	r3, [sp, #28]
   36c24:	bne	36bc8 <fputs@plt+0x315b0>
   36c28:	bl	77b7c <fputs@plt+0x72564>
   36c2c:	cmp	r0, #6
   36c30:	ble	36be8 <fputs@plt+0x315d0>
   36c34:	ldr	r3, [sp, #32]
   36c38:	mov	r1, #0
   36c3c:	strd	r8, [sp, #8]
   36c40:	mov	r2, fp
   36c44:	mov	r0, #7
   36c48:	str	r3, [sp]
   36c4c:	ldr	r3, [sp, #36]	; 0x24
   36c50:	str	r3, [sp, #4]
   36c54:	movw	r3, #1320	; 0x528
   36c58:	bl	76de4 <fputs@plt+0x717cc>
   36c5c:	b	36be8 <fputs@plt+0x315d0>
   36c60:	mov	r0, #0
   36c64:	b	36ac4 <fputs@plt+0x314ac>
   36c68:	cmp	r7, #0
   36c6c:	beq	36d3c <fputs@plt+0x31724>
   36c70:	ldr	r4, [r7, #8]
   36c74:	mov	r2, r7
   36c78:	ldr	lr, [pc, #368]	; 36df0 <fputs@plt+0x317d8>
   36c7c:	mov	r0, r5
   36c80:	sub	r4, r4, #32768	; 0x8000
   36c84:	ldr	r3, [sp, #28]
   36c88:	add	lr, pc, lr
   36c8c:	mov	r1, sl
   36c90:	ldr	r4, [lr, r4, lsl #2]
   36c94:	blx	r4
   36c98:	mov	r4, r0
   36c9c:	cmp	r4, #0
   36ca0:	bgt	36ac0 <fputs@plt+0x314a8>
   36ca4:	b	36d4c <fputs@plt+0x31734>
   36ca8:	ldr	r2, [pc, #324]	; 36df4 <fputs@plt+0x317dc>
   36cac:	mov	r1, #0
   36cb0:	ldr	lr, [pc, #320]	; 36df8 <fputs@plt+0x317e0>
   36cb4:	movw	r3, #1373	; 0x55d
   36cb8:	add	r2, pc, r2
   36cbc:	str	r2, [sp, #4]
   36cc0:	ldr	r2, [pc, #308]	; 36dfc <fputs@plt+0x317e4>
   36cc4:	add	lr, pc, lr
   36cc8:	strd	r8, [sp, #8]
   36ccc:	mov	r0, #7
   36cd0:	str	lr, [sp]
   36cd4:	add	r2, pc, r2
   36cd8:	bl	76de4 <fputs@plt+0x717cc>
   36cdc:	b	36ab4 <fputs@plt+0x3149c>
   36ce0:	mov	r0, r5
   36ce4:	mov	r1, sl
   36ce8:	bl	33aac <fputs@plt+0x2e494>
   36cec:	cmn	r0, #91	; 0x5b
   36cf0:	cmnne	r0, #74	; 0x4a
   36cf4:	mov	r4, r0
   36cf8:	bne	36c9c <fputs@plt+0x31684>
   36cfc:	bl	77b7c <fputs@plt+0x72564>
   36d00:	cmp	r0, #6
   36d04:	ble	36ab4 <fputs@plt+0x3149c>
   36d08:	ldr	r7, [pc, #240]	; 36e00 <fputs@plt+0x317e8>
   36d0c:	mov	r1, r4
   36d10:	ldr	lr, [pc, #236]	; 36e04 <fputs@plt+0x317ec>
   36d14:	movw	r3, #1366	; 0x556
   36d18:	add	r7, pc, r7
   36d1c:	ldr	r2, [pc, #228]	; 36e08 <fputs@plt+0x317f0>
   36d20:	add	lr, pc, lr
   36d24:	mov	r0, #7
   36d28:	mov	r4, r7
   36d2c:	add	r2, pc, r2
   36d30:	stm	sp, {r4, lr}
   36d34:	bl	76de4 <fputs@plt+0x717cc>
   36d38:	b	36ab4 <fputs@plt+0x3149c>
   36d3c:	bl	77b7c <fputs@plt+0x72564>
   36d40:	cmp	r0, #6
   36d44:	movle	r4, #0
   36d48:	bgt	36d70 <fputs@plt+0x31758>
   36d4c:	mov	r0, r5
   36d50:	mov	r1, sl
   36d54:	bl	35b10 <fputs@plt+0x304f8>
   36d58:	cmp	r4, #0
   36d5c:	movne	r0, r4
   36d60:	bne	36ac4 <fputs@plt+0x314ac>
   36d64:	b	36ac0 <fputs@plt+0x314a8>
   36d68:	mvn	r4, #73	; 0x49
   36d6c:	b	36d4c <fputs@plt+0x31734>
   36d70:	ldr	r4, [pc, #148]	; 36e0c <fputs@plt+0x317f4>
   36d74:	mov	r1, #0
   36d78:	ldr	lr, [pc, #144]	; 36e10 <fputs@plt+0x317f8>
   36d7c:	movw	r3, #1324	; 0x52c
   36d80:	ldr	r2, [pc, #140]	; 36e14 <fputs@plt+0x317fc>
   36d84:	add	r4, pc, r4
   36d88:	add	lr, pc, lr
   36d8c:	str	r4, [sp]
   36d90:	add	r2, pc, r2
   36d94:	str	lr, [sp, #4]
   36d98:	mov	r0, #7
   36d9c:	mov	r4, r1
   36da0:	bl	76de4 <fputs@plt+0x717cc>
   36da4:	b	36d4c <fputs@plt+0x31734>
   36da8:	bl	524c <__stack_chk_fail@plt>
   36dac:	ldr	r0, [pc, #100]	; 36e18 <fputs@plt+0x31800>
   36db0:	movw	r2, #1336	; 0x538
   36db4:	ldr	r1, [pc, #96]	; 36e1c <fputs@plt+0x31804>
   36db8:	ldr	r3, [pc, #96]	; 36e20 <fputs@plt+0x31808>
   36dbc:	add	r0, pc, r0
   36dc0:	add	r1, pc, r1
   36dc4:	add	r3, pc, r3
   36dc8:	bl	76bb0 <fputs@plt+0x71598>
   36dcc:	andeq	sl, r7, ip, ror r1
   36dd0:	andeq	r0, r0, r0, asr #8
   36dd4:	andeq	r3, r5, r8, asr #31
   36dd8:			; <UNDEFINED> instruction: 0x0004a4b4
   36ddc:	andeq	r3, r5, r8, lsr #24
   36de0:	ldrdeq	r3, [r5], -r8
   36de4:	andeq	r3, r5, ip, asr fp
   36de8:	andeq	r3, r5, r4, lsl #25
   36dec:	andeq	r3, r5, ip, asr #25
   36df0:			; <UNDEFINED> instruction: 0x00078ab8
   36df4:	andeq	r3, r5, r8, lsl lr
   36df8:			; <UNDEFINED> instruction: 0x00053abc
   36dfc:	andeq	r3, r5, r8, ror #22
   36e00:	andeq	r3, r5, r8, ror #20
   36e04:	andeq	r3, r5, r4, lsr #28
   36e08:	andeq	r3, r5, r0, lsl fp
   36e0c:	andeq	r3, r5, r4, lsl #19
   36e10:	ldrdeq	r3, [r5], -ip
   36e14:	andeq	r3, r5, ip, lsr #21
   36e18:	andeq	r3, r5, ip, asr #30
   36e1c:	andeq	r3, r5, ip, ror sl
   36e20:	andeq	r4, r5, r8, lsl r1
   36e24:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   36e28:	subs	r9, r1, #0
   36e2c:	mov	r4, r0
   36e30:	mov	r7, r2
   36e34:	mov	r6, r3
   36e38:	beq	36f10 <fputs@plt+0x318f8>
   36e3c:	cmp	r2, #0
   36e40:	beq	36f70 <fputs@plt+0x31958>
   36e44:	cmp	r3, #0
   36e48:	beq	36f50 <fputs@plt+0x31938>
   36e4c:	cmp	r0, #0
   36e50:	beq	36f08 <fputs@plt+0x318f0>
   36e54:	ldrb	r3, [r0, #24]
   36e58:	tst	r3, #1
   36e5c:	beq	36f08 <fputs@plt+0x318f0>
   36e60:	add	r8, r0, #424	; 0x1a8
   36e64:	mov	r0, r8
   36e68:	bl	4fb8 <pthread_mutex_lock@plt>
   36e6c:	cmp	r0, #0
   36e70:	blt	36f30 <fputs@plt+0x31918>
   36e74:	ldr	r5, [r4, #960]	; 0x3c0
   36e78:	cmp	r5, #0
   36e7c:	beq	36edc <fputs@plt+0x318c4>
   36e80:	add	r3, r5, #27
   36e84:	sub	r5, r5, #1
   36e88:	str	r5, [r4, #960]	; 0x3c0
   36e8c:	ldr	r2, [r4, r3, lsl #4]
   36e90:	add	ip, r4, r3, lsl #4
   36e94:	cmp	r2, #0
   36e98:	blt	36fd8 <fputs@plt+0x319c0>
   36e9c:	ldr	r2, [ip, #8]
   36ea0:	cmp	r2, #0
   36ea4:	ldr	r2, [ip, #4]
   36ea8:	bne	36fb0 <fputs@plt+0x31998>
   36eac:	str	r2, [r9]
   36eb0:	mov	r0, r8
   36eb4:	ldr	r2, [ip, #8]
   36eb8:	str	r2, [r7]
   36ebc:	ldr	r2, [ip, #12]
   36ec0:	str	r2, [r6]
   36ec4:	ldr	r4, [r4, r3, lsl #4]
   36ec8:	bl	4f04 <pthread_mutex_unlock@plt>
   36ecc:	cmp	r0, #0
   36ed0:	blt	36f90 <fputs@plt+0x31978>
   36ed4:	mov	r0, r4
   36ed8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   36edc:	mov	r0, r8
   36ee0:	bl	4f04 <pthread_mutex_unlock@plt>
   36ee4:	cmp	r0, #0
   36ee8:	blt	36ff8 <fputs@plt+0x319e0>
   36eec:	ldr	r0, [r4, #1104]	; 0x450
   36ef0:	bl	7e8c8 <fputs@plt+0x792b0>
   36ef4:	cmp	r0, #0
   36ef8:	strge	r5, [r9]
   36efc:	strge	r5, [r7]
   36f00:	strge	r5, [r6]
   36f04:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   36f08:	mvn	r0, #94	; 0x5e
   36f0c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   36f10:	ldr	r0, [pc, #256]	; 37018 <fputs@plt+0x31a00>
   36f14:	movw	r2, #1387	; 0x56b
   36f18:	ldr	r1, [pc, #252]	; 3701c <fputs@plt+0x31a04>
   36f1c:	ldr	r3, [pc, #252]	; 37020 <fputs@plt+0x31a08>
   36f20:	add	r0, pc, r0
   36f24:	add	r1, pc, r1
   36f28:	add	r3, pc, r3
   36f2c:	bl	76bb0 <fputs@plt+0x71598>
   36f30:	ldr	r0, [pc, #236]	; 37024 <fputs@plt+0x31a0c>
   36f34:	movw	r2, #1394	; 0x572
   36f38:	ldr	r1, [pc, #232]	; 37028 <fputs@plt+0x31a10>
   36f3c:	ldr	r3, [pc, #232]	; 3702c <fputs@plt+0x31a14>
   36f40:	add	r0, pc, r0
   36f44:	add	r1, pc, r1
   36f48:	add	r3, pc, r3
   36f4c:	bl	76bb0 <fputs@plt+0x71598>
   36f50:	ldr	r0, [pc, #216]	; 37030 <fputs@plt+0x31a18>
   36f54:	movw	r2, #1389	; 0x56d
   36f58:	ldr	r1, [pc, #212]	; 37034 <fputs@plt+0x31a1c>
   36f5c:	ldr	r3, [pc, #212]	; 37038 <fputs@plt+0x31a20>
   36f60:	add	r0, pc, r0
   36f64:	add	r1, pc, r1
   36f68:	add	r3, pc, r3
   36f6c:	bl	76bb0 <fputs@plt+0x71598>
   36f70:	ldr	r0, [pc, #196]	; 3703c <fputs@plt+0x31a24>
   36f74:	movw	r2, #1388	; 0x56c
   36f78:	ldr	r1, [pc, #192]	; 37040 <fputs@plt+0x31a28>
   36f7c:	ldr	r3, [pc, #192]	; 37044 <fputs@plt+0x31a2c>
   36f80:	add	r0, pc, r0
   36f84:	add	r1, pc, r1
   36f88:	add	r3, pc, r3
   36f8c:	bl	76bb0 <fputs@plt+0x71598>
   36f90:	ldr	r0, [pc, #176]	; 37048 <fputs@plt+0x31a30>
   36f94:	movw	r2, #1421	; 0x58d
   36f98:	ldr	r1, [pc, #172]	; 3704c <fputs@plt+0x31a34>
   36f9c:	ldr	r3, [pc, #172]	; 37050 <fputs@plt+0x31a38>
   36fa0:	add	r0, pc, r0
   36fa4:	add	r1, pc, r1
   36fa8:	add	r3, pc, r3
   36fac:	bl	76bb0 <fputs@plt+0x71598>
   36fb0:	cmp	r2, #0
   36fb4:	bne	36eac <fputs@plt+0x31894>
   36fb8:	ldr	r0, [pc, #148]	; 37054 <fputs@plt+0x31a3c>
   36fbc:	movw	r2, #1414	; 0x586
   36fc0:	ldr	r1, [pc, #144]	; 37058 <fputs@plt+0x31a40>
   36fc4:	ldr	r3, [pc, #144]	; 3705c <fputs@plt+0x31a44>
   36fc8:	add	r0, pc, r0
   36fcc:	add	r1, pc, r1
   36fd0:	add	r3, pc, r3
   36fd4:	bl	76bb0 <fputs@plt+0x71598>
   36fd8:	ldr	r0, [pc, #128]	; 37060 <fputs@plt+0x31a48>
   36fdc:	movw	r2, #1413	; 0x585
   36fe0:	ldr	r1, [pc, #124]	; 37064 <fputs@plt+0x31a4c>
   36fe4:	ldr	r3, [pc, #124]	; 37068 <fputs@plt+0x31a50>
   36fe8:	add	r0, pc, r0
   36fec:	add	r1, pc, r1
   36ff0:	add	r3, pc, r3
   36ff4:	bl	76bb0 <fputs@plt+0x71598>
   36ff8:	ldr	r0, [pc, #108]	; 3706c <fputs@plt+0x31a54>
   36ffc:	movw	r2, #1399	; 0x577
   37000:	ldr	r1, [pc, #104]	; 37070 <fputs@plt+0x31a58>
   37004:	ldr	r3, [pc, #104]	; 37074 <fputs@plt+0x31a5c>
   37008:	add	r0, pc, r0
   3700c:	add	r1, pc, r1
   37010:	add	r3, pc, r3
   37014:	bl	76bb0 <fputs@plt+0x71598>
   37018:	andeq	r1, r5, ip, lsl #4
   3701c:	andeq	r3, r5, r8, lsl r9
   37020:	andeq	r3, r5, r0, lsl #16
   37024:	andeq	r3, r5, r4, ror #24
   37028:	strdeq	r3, [r5], -r8
   3702c:	andeq	r3, r5, r0, ror #15
   37030:	andeq	r3, r5, r8, lsr ip
   37034:	ldrdeq	r3, [r5], -r8
   37038:	andeq	r3, r5, r0, asr #15
   3703c:	andeq	r3, r5, r0, lsl ip
   37040:			; <UNDEFINED> instruction: 0x000538b8
   37044:	andeq	r3, r5, r0, lsr #15
   37048:	andeq	r3, r5, r8, lsr ip
   3704c:	muleq	r5, r8, r8
   37050:	andeq	r3, r5, r0, lsl #15
   37054:	andeq	r3, r5, r0, asr ip
   37058:	andeq	r3, r5, r0, ror r8
   3705c:	andeq	r3, r5, r8, asr r7
   37060:	andeq	r3, r5, r4, lsr #24
   37064:	andeq	r3, r5, r0, asr r8
   37068:	andeq	r3, r5, r8, lsr r7
   3706c:	ldrdeq	r3, [r5], -r0
   37070:	andeq	r3, r5, r0, lsr r8
   37074:	andeq	r3, r5, r8, lsl r7
   37078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3707c:	sub	sp, sp, #28
   37080:	mov	r5, r1
   37084:	mov	r9, r3
   37088:	mov	r8, r0
   3708c:	mov	sl, r2
   37090:	bl	65b0c <fputs@plt+0x604f4>
   37094:	cmp	r5, #0
   37098:	ldr	r3, [sp, #64]	; 0x40
   3709c:	mov	r4, r0
   370a0:	blt	37228 <fputs@plt+0x31c10>
   370a4:	adds	r2, r9, #0
   370a8:	movne	r2, #1
   370ac:	cmp	sl, #0
   370b0:	movne	r2, #0
   370b4:	cmp	r2, #0
   370b8:	bne	37248 <fputs@plt+0x31c30>
   370bc:	cmp	r8, #0
   370c0:	beq	370d0 <fputs@plt+0x31ab8>
   370c4:	ldrb	r2, [r8, #24]
   370c8:	tst	r2, #1
   370cc:	bne	370e8 <fputs@plt+0x31ad0>
   370d0:	mov	r0, r5
   370d4:	mov	r1, sl
   370d8:	mov	r2, r9
   370dc:	add	sp, sp, #28
   370e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   370e4:	b	35194 <fputs@plt+0x2fb7c>
   370e8:	add	fp, r8, #424	; 0x1a8
   370ec:	str	r3, [sp, #4]
   370f0:	mov	r0, fp
   370f4:	bl	4fb8 <pthread_mutex_lock@plt>
   370f8:	ldr	r3, [sp, #4]
   370fc:	cmp	r0, #0
   37100:	blt	37268 <fputs@plt+0x31c50>
   37104:	ldr	r2, [r8, #960]	; 0x3c0
   37108:	cmp	r2, #31
   3710c:	bhi	371f8 <fputs@plt+0x31be0>
   37110:	movw	r0, #65535	; 0xffff
   37114:	movt	r0, #1
   37118:	add	r0, r4, r0
   3711c:	rsb	ip, r4, #0
   37120:	add	lr, r2, #28
   37124:	and	ip, ip, r0
   37128:	mov	r7, #0
   3712c:	mov	r0, r9
   37130:	mov	r6, ip
   37134:	mov	r1, #0
   37138:	strd	r6, [sp, #8]
   3713c:	cmp	r7, r1
   37140:	cmpeq	r6, r0
   37144:	add	r6, r8, lr, lsl #4
   37148:	add	r2, r2, #1
   3714c:	str	r2, [r8, #960]	; 0x3c0
   37150:	str	r5, [r8, lr, lsl #4]
   37154:	str	sl, [r6, #4]
   37158:	strcs	r9, [r6, #8]
   3715c:	strcs	r3, [r6, #12]
   37160:	bcc	3717c <fputs@plt+0x31b64>
   37164:	mov	r0, fp
   37168:	bl	4f04 <pthread_mutex_unlock@plt>
   3716c:	cmp	r0, #0
   37170:	blt	37288 <fputs@plt+0x31c70>
   37174:	add	sp, sp, #28
   37178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3717c:	mov	r0, r5
   37180:	ldrd	r2, [sp, #8]
   37184:	str	ip, [sp, #4]
   37188:	bl	7ea94 <fputs@plt+0x7947c>
   3718c:	ldr	ip, [sp, #4]
   37190:	cmp	r0, #0
   37194:	blt	372a8 <fputs@plt+0x31c90>
   37198:	str	ip, [sp, #4]
   3719c:	bl	65b0c <fputs@plt+0x604f4>
   371a0:	ldr	ip, [sp, #4]
   371a4:	sub	r9, r9, #1
   371a8:	rsb	r9, ip, r9
   371ac:	mov	r3, r0
   371b0:	rsb	r1, r3, #0
   371b4:	add	r3, r9, r3
   371b8:	add	r0, sl, ip
   371bc:	and	r1, r1, r3
   371c0:	bl	53f0 <munmap@plt>
   371c4:	ldr	ip, [sp, #4]
   371c8:	cmp	r0, #0
   371cc:	strge	ip, [r6, #12]
   371d0:	strge	ip, [r6, #8]
   371d4:	bge	37164 <fputs@plt+0x31b4c>
   371d8:	ldr	r0, [pc, #232]	; 372c8 <fputs@plt+0x31cb0>
   371dc:	movw	r2, #1461	; 0x5b5
   371e0:	ldr	r1, [pc, #228]	; 372cc <fputs@plt+0x31cb4>
   371e4:	ldr	r3, [pc, #228]	; 372d0 <fputs@plt+0x31cb8>
   371e8:	add	r0, pc, r0
   371ec:	add	r1, pc, r1
   371f0:	add	r3, pc, r3
   371f4:	bl	76bb0 <fputs@plt+0x71598>
   371f8:	mov	r0, fp
   371fc:	bl	4f04 <pthread_mutex_unlock@plt>
   37200:	cmp	r0, #0
   37204:	bge	370d0 <fputs@plt+0x31ab8>
   37208:	ldr	r0, [pc, #196]	; 372d4 <fputs@plt+0x31cbc>
   3720c:	movw	r2, #1448	; 0x5a8
   37210:	ldr	r1, [pc, #192]	; 372d8 <fputs@plt+0x31cc0>
   37214:	ldr	r3, [pc, #192]	; 372dc <fputs@plt+0x31cc4>
   37218:	add	r0, pc, r0
   3721c:	add	r1, pc, r1
   37220:	add	r3, pc, r3
   37224:	bl	76bb0 <fputs@plt+0x71598>
   37228:	ldr	r0, [pc, #176]	; 372e0 <fputs@plt+0x31cc8>
   3722c:	movw	r2, #1437	; 0x59d
   37230:	ldr	r1, [pc, #172]	; 372e4 <fputs@plt+0x31ccc>
   37234:	ldr	r3, [pc, #172]	; 372e8 <fputs@plt+0x31cd0>
   37238:	add	r0, pc, r0
   3723c:	add	r1, pc, r1
   37240:	add	r3, pc, r3
   37244:	bl	76bb0 <fputs@plt+0x71598>
   37248:	ldr	r0, [pc, #156]	; 372ec <fputs@plt+0x31cd4>
   3724c:	movw	r2, #1438	; 0x59e
   37250:	ldr	r1, [pc, #152]	; 372f0 <fputs@plt+0x31cd8>
   37254:	ldr	r3, [pc, #152]	; 372f4 <fputs@plt+0x31cdc>
   37258:	add	r0, pc, r0
   3725c:	add	r1, pc, r1
   37260:	add	r3, pc, r3
   37264:	bl	76bb0 <fputs@plt+0x71598>
   37268:	ldr	r0, [pc, #136]	; 372f8 <fputs@plt+0x31ce0>
   3726c:	movw	r2, #1445	; 0x5a5
   37270:	ldr	r1, [pc, #132]	; 372fc <fputs@plt+0x31ce4>
   37274:	ldr	r3, [pc, #132]	; 37300 <fputs@plt+0x31ce8>
   37278:	add	r0, pc, r0
   3727c:	add	r1, pc, r1
   37280:	add	r3, pc, r3
   37284:	bl	76bb0 <fputs@plt+0x71598>
   37288:	ldr	r0, [pc, #116]	; 37304 <fputs@plt+0x31cec>
   3728c:	movw	r2, #1468	; 0x5bc
   37290:	ldr	r1, [pc, #112]	; 37308 <fputs@plt+0x31cf0>
   37294:	ldr	r3, [pc, #112]	; 3730c <fputs@plt+0x31cf4>
   37298:	add	r0, pc, r0
   3729c:	add	r1, pc, r1
   372a0:	add	r3, pc, r3
   372a4:	bl	76bb0 <fputs@plt+0x71598>
   372a8:	ldr	r0, [pc, #96]	; 37310 <fputs@plt+0x31cf8>
   372ac:	movw	r2, #1460	; 0x5b4
   372b0:	ldr	r1, [pc, #92]	; 37314 <fputs@plt+0x31cfc>
   372b4:	ldr	r3, [pc, #92]	; 37318 <fputs@plt+0x31d00>
   372b8:	add	r0, pc, r0
   372bc:	add	r1, pc, r1
   372c0:	add	r3, pc, r3
   372c4:	bl	76bb0 <fputs@plt+0x71598>
   372c8:	andeq	r3, r5, ip, lsl #21
   372cc:	andeq	r3, r5, r0, asr r6
   372d0:	andeq	r3, r5, r8, lsr #11
   372d4:	andeq	r3, r5, r0, asr #19
   372d8:	andeq	r3, r5, r0, lsr #12
   372dc:	andeq	r3, r5, r8, ror r5
   372e0:	andeq	r7, r5, r8, lsl r8
   372e4:	andeq	r3, r5, r0, lsl #12
   372e8:	andeq	r3, r5, r8, asr r5
   372ec:	andeq	r3, r5, r0, ror #19
   372f0:	andeq	r3, r5, r0, ror #11
   372f4:	andeq	r3, r5, r8, lsr r5
   372f8:	andeq	r3, r5, ip, lsr #18
   372fc:	andeq	r3, r5, r0, asr #11
   37300:	andeq	r3, r5, r8, lsl r5
   37304:	andeq	r3, r5, r0, asr #18
   37308:	andeq	r3, r5, r0, lsr #11
   3730c:	strdeq	r3, [r5], -r8
   37310:	muleq	r5, r8, r9
   37314:	andeq	r3, r5, r0, lsl #11
   37318:	ldrdeq	r3, [r5], -r8
   3731c:	push	{r4, r5, r6, lr}
   37320:	subs	r6, r0, #0
   37324:	beq	37364 <fputs@plt+0x31d4c>
   37328:	ldr	r3, [r6, #960]	; 0x3c0
   3732c:	cmp	r3, #0
   37330:	popeq	{r4, r5, r6, pc}
   37334:	mov	r4, r6
   37338:	mov	r5, #0
   3733c:	ldr	r0, [r4, #448]	; 0x1c0
   37340:	add	r5, r5, #1
   37344:	ldr	r1, [r4, #452]	; 0x1c4
   37348:	add	r4, r4, #16
   3734c:	ldr	r2, [r4, #440]	; 0x1b8
   37350:	bl	35194 <fputs@plt+0x2fb7c>
   37354:	ldr	r3, [r6, #960]	; 0x3c0
   37358:	cmp	r3, r5
   3735c:	bhi	3733c <fputs@plt+0x31d24>
   37360:	pop	{r4, r5, r6, pc}
   37364:	ldr	r0, [pc, #24]	; 37384 <fputs@plt+0x31d6c>
   37368:	movw	r2, #1474	; 0x5c2
   3736c:	ldr	r1, [pc, #20]	; 37388 <fputs@plt+0x31d70>
   37370:	ldr	r3, [pc, #20]	; 3738c <fputs@plt+0x31d74>
   37374:	add	r0, pc, r0
   37378:	add	r1, pc, r1
   3737c:	add	r3, pc, r3
   37380:	bl	76bb0 <fputs@plt+0x71598>
   37384:	andeq	sl, r4, r0, ror r3
   37388:	andeq	r3, r5, r4, asr #9
   3738c:	andeq	r3, r5, ip, asr #20
   37390:	mov	r2, #1020	; 0x3fc
   37394:	mov	r3, #0
   37398:	and	r2, r2, r0
   3739c:	and	r3, r3, r1
   373a0:	orrs	ip, r2, r3
   373a4:	push	{r4, r5}
   373a8:	mov	r4, #3
   373ac:	mov	r5, #0
   373b0:	and	r4, r4, r0
   373b4:	and	r5, r5, r1
   373b8:	movne	r2, #2
   373bc:	movne	r3, #0
   373c0:	orrs	ip, r4, r5
   373c4:	movne	r4, #4
   373c8:	movne	r5, #0
   373cc:	orrne	r2, r2, r4
   373d0:	orrne	r3, r3, r5
   373d4:	mov	r4, #2048	; 0x800
   373d8:	mov	r5, #0
   373dc:	and	r4, r4, r0
   373e0:	and	r5, r5, r1
   373e4:	orrs	ip, r4, r5
   373e8:	movne	r4, #64	; 0x40
   373ec:	movne	r5, #0
   373f0:	orrne	r2, r2, r4
   373f4:	orrne	r3, r3, r5
   373f8:	mov	r4, #4096	; 0x1000
   373fc:	mov	r5, #0
   37400:	and	r4, r4, r0
   37404:	and	r5, r5, r1
   37408:	orrs	ip, r4, r5
   3740c:	movne	r4, #32
   37410:	movne	r5, #0
   37414:	orrne	r2, r2, r4
   37418:	orrne	r3, r3, r5
   3741c:	mov	r4, #8192	; 0x2000
   37420:	mov	r5, #0
   37424:	and	r4, r4, r0
   37428:	and	r5, r5, r1
   3742c:	orrs	ip, r4, r5
   37430:	movne	r4, #128	; 0x80
   37434:	movne	r5, #0
   37438:	orrne	r2, r2, r4
   3743c:	orrne	r3, r3, r5
   37440:	mov	r4, #16384	; 0x4000
   37444:	mov	r5, #0
   37448:	and	r4, r4, r0
   3744c:	and	r5, r5, r1
   37450:	orrs	ip, r4, r5
   37454:	movne	r4, #256	; 0x100
   37458:	movne	r5, #0
   3745c:	orrne	r2, r2, r4
   37460:	orrne	r3, r3, r5
   37464:	mov	r4, #2064384	; 0x1f8000
   37468:	mov	r5, #0
   3746c:	and	r4, r4, r0
   37470:	and	r5, r5, r1
   37474:	orrs	ip, r4, r5
   37478:	movne	r4, #512	; 0x200
   3747c:	movne	r5, #0
   37480:	orrne	r2, r2, r4
   37484:	orrne	r3, r3, r5
   37488:	mov	r4, #31457280	; 0x1e00000
   3748c:	mov	r5, #0
   37490:	and	r4, r4, r0
   37494:	and	r5, r5, r1
   37498:	orrs	ip, r4, r5
   3749c:	movne	r4, #1024	; 0x400
   374a0:	movne	r5, #0
   374a4:	orrne	r2, r2, r4
   374a8:	orrne	r3, r3, r5
   374ac:	mov	r4, #33554432	; 0x2000000
   374b0:	mov	r5, #0
   374b4:	and	r4, r4, r0
   374b8:	and	r5, r5, r1
   374bc:	orrs	ip, r4, r5
   374c0:	movne	r4, #2048	; 0x800
   374c4:	movne	r5, #0
   374c8:	orrne	r2, r2, r4
   374cc:	orrne	r3, r3, r5
   374d0:	mov	r4, #201326592	; 0xc000000
   374d4:	mov	r5, #0
   374d8:	and	r4, r4, r0
   374dc:	and	r5, r5, r1
   374e0:	orrs	ip, r4, r5
   374e4:	movne	r4, #4096	; 0x1000
   374e8:	movne	r5, #0
   374ec:	orrne	r2, r2, r4
   374f0:	orrne	r3, r3, r5
   374f4:	mov	r4, #536870912	; 0x20000000
   374f8:	mov	r5, #0
   374fc:	and	r4, r4, r0
   37500:	and	r5, r5, r1
   37504:	orrs	ip, r4, r5
   37508:	movne	r4, #16
   3750c:	movne	r5, #0
   37510:	orrne	r2, r2, r4
   37514:	orrne	r3, r3, r5
   37518:	mov	r4, #1073741824	; 0x40000000
   3751c:	mov	r5, #0
   37520:	and	r4, r4, r0
   37524:	and	r5, r5, r1
   37528:	orrs	ip, r4, r5
   3752c:	movne	r4, #8192	; 0x2000
   37530:	movne	r5, #0
   37534:	orrne	r2, r2, r4
   37538:	orrne	r3, r3, r5
   3753c:	mov	r4, #1024	; 0x400
   37540:	mov	r5, #0
   37544:	and	r0, r0, r4
   37548:	and	r1, r1, r5
   3754c:	orrs	ip, r0, r1
   37550:	pop	{r4, r5}
   37554:	movne	r0, #8
   37558:	movne	r1, #0
   3755c:	orrne	r2, r2, r0
   37560:	orrne	r3, r3, r1
   37564:	mov	r0, r2
   37568:	mov	r1, r3
   3756c:	bx	lr
   37570:	ldr	r2, [pc, #676]	; 3781c <fputs@plt+0x32204>
   37574:	mvn	r3, #0
   37578:	ldr	r1, [pc, #672]	; 37820 <fputs@plt+0x32208>
   3757c:	add	r2, pc, r2
   37580:	push	{r4, r5, r6, lr}
   37584:	subs	r4, r0, #0
   37588:	ldr	r5, [r2, r1]
   3758c:	sub	sp, sp, #152	; 0x98
   37590:	str	r3, [sp, #8]
   37594:	ldr	r2, [r5]
   37598:	str	r3, [sp, #12]
   3759c:	str	r3, [sp, #16]
   375a0:	str	r2, [sp, #148]	; 0x94
   375a4:	beq	3773c <fputs@plt+0x32124>
   375a8:	ldr	r3, [r4, #8]
   375ac:	cmp	r3, #0
   375b0:	bge	37780 <fputs@plt+0x32168>
   375b4:	ldr	r3, [r4, #12]
   375b8:	cmp	r3, #0
   375bc:	bge	377c4 <fputs@plt+0x321ac>
   375c0:	ldr	r0, [r4, #288]	; 0x120
   375c4:	cmp	r0, #0
   375c8:	ble	377a0 <fputs@plt+0x32188>
   375cc:	add	r3, sp, #16
   375d0:	add	r1, sp, #8
   375d4:	str	r3, [sp]
   375d8:	add	r2, sp, #12
   375dc:	mov	r3, #0
   375e0:	bl	6ca54 <fputs@plt+0x6743c>
   375e4:	cmp	r0, #0
   375e8:	blt	376bc <fputs@plt+0x320a4>
   375ec:	movw	r1, #2049	; 0x801
   375f0:	ldrh	r0, [r4, #148]	; 0x94
   375f4:	movt	r1, #8
   375f8:	mov	r2, #0
   375fc:	bl	4f1c <socket@plt>
   37600:	cmp	r0, #0
   37604:	str	r0, [r4, #8]
   37608:	blt	376f4 <fputs@plt+0x320dc>
   3760c:	str	r0, [r4, #12]
   37610:	mov	r0, r4
   37614:	bl	326c0 <fputs@plt+0x2d0a8>
   37618:	bl	53cc <fork@plt>
   3761c:	cmp	r0, #0
   37620:	blt	376f4 <fputs@plt+0x320dc>
   37624:	bne	37684 <fputs@plt+0x3206c>
   37628:	ldr	r0, [sp, #8]
   3762c:	mvn	r2, #0
   37630:	ldr	r1, [sp, #12]
   37634:	ldr	r3, [sp, #16]
   37638:	bl	6cda0 <fputs@plt+0x67788>
   3763c:	cmp	r0, #0
   37640:	blt	37704 <fputs@plt+0x320ec>
   37644:	bl	53cc <fork@plt>
   37648:	cmp	r0, #0
   3764c:	blt	37704 <fputs@plt+0x320ec>
   37650:	bne	3770c <fputs@plt+0x320f4>
   37654:	ldr	r0, [r4, #8]
   37658:	add	r1, r4, #148	; 0x94
   3765c:	ldr	r2, [r4, #276]	; 0x114
   37660:	bl	4b14 <connect@plt>
   37664:	cmp	r0, #0
   37668:	bge	377f4 <fputs@plt+0x321dc>
   3766c:	bl	55b8 <__errno_location@plt>
   37670:	ldr	r3, [r0]
   37674:	cmp	r3, #115	; 0x73
   37678:	bne	37704 <fputs@plt+0x320ec>
   3767c:	mov	r0, #1
   37680:	bl	4e2c <_exit@plt>
   37684:	add	r1, sp, #20
   37688:	bl	69084 <fputs@plt+0x63a6c>
   3768c:	cmp	r0, #0
   37690:	blt	376bc <fputs@plt+0x320a4>
   37694:	ldr	r3, [sp, #28]
   37698:	cmp	r3, #1
   3769c:	bne	37730 <fputs@plt+0x32118>
   376a0:	ldr	r6, [sp, #40]	; 0x28
   376a4:	cmp	r6, #1
   376a8:	beq	376c0 <fputs@plt+0x320a8>
   376ac:	cmp	r6, #0
   376b0:	bne	37730 <fputs@plt+0x32118>
   376b4:	mov	r0, r4
   376b8:	bl	327d0 <fputs@plt+0x2d1b8>
   376bc:	mov	r6, r0
   376c0:	ldr	r0, [sp, #16]
   376c4:	bl	65fb8 <fputs@plt+0x609a0>
   376c8:	ldr	r0, [sp, #12]
   376cc:	bl	65fb8 <fputs@plt+0x609a0>
   376d0:	ldr	r0, [sp, #8]
   376d4:	bl	65fb8 <fputs@plt+0x609a0>
   376d8:	ldr	r2, [sp, #148]	; 0x94
   376dc:	ldr	r3, [r5]
   376e0:	mov	r0, r6
   376e4:	cmp	r2, r3
   376e8:	bne	37738 <fputs@plt+0x32120>
   376ec:	add	sp, sp, #152	; 0x98
   376f0:	pop	{r4, r5, r6, pc}
   376f4:	bl	55b8 <__errno_location@plt>
   376f8:	ldr	r6, [r0]
   376fc:	rsb	r6, r6, #0
   37700:	b	376c0 <fputs@plt+0x320a8>
   37704:	mov	r0, #255	; 0xff
   37708:	bl	4e2c <_exit@plt>
   3770c:	add	r1, sp, #20
   37710:	bl	69084 <fputs@plt+0x63a6c>
   37714:	cmp	r0, #0
   37718:	blt	37704 <fputs@plt+0x320ec>
   3771c:	ldr	r3, [sp, #28]
   37720:	cmp	r3, #1
   37724:	bne	37704 <fputs@plt+0x320ec>
   37728:	ldr	r0, [sp, #40]	; 0x28
   3772c:	bl	4e2c <_exit@plt>
   37730:	mvn	r6, #4
   37734:	b	376c0 <fputs@plt+0x320a8>
   37738:	bl	524c <__stack_chk_fail@plt>
   3773c:	ldr	r0, [pc, #224]	; 37824 <fputs@plt+0x3220c>
   37740:	mov	r2, #37	; 0x25
   37744:	ldr	r1, [pc, #220]	; 37828 <fputs@plt+0x32210>
   37748:	ldr	r3, [pc, #220]	; 3782c <fputs@plt+0x32214>
   3774c:	add	r0, pc, r0
   37750:	add	r1, pc, r1
   37754:	add	r3, pc, r3
   37758:	bl	76bb0 <fputs@plt+0x71598>
   3775c:	mov	r4, r0
   37760:	ldr	r0, [sp, #16]
   37764:	bl	65fb8 <fputs@plt+0x609a0>
   37768:	ldr	r0, [sp, #12]
   3776c:	bl	65fb8 <fputs@plt+0x609a0>
   37770:	ldr	r0, [sp, #8]
   37774:	bl	65fb8 <fputs@plt+0x609a0>
   37778:	mov	r0, r4
   3777c:	bl	54f8 <_Unwind_Resume@plt>
   37780:	ldr	r0, [pc, #168]	; 37830 <fputs@plt+0x32218>
   37784:	mov	r2, #38	; 0x26
   37788:	ldr	r1, [pc, #164]	; 37834 <fputs@plt+0x3221c>
   3778c:	ldr	r3, [pc, #164]	; 37838 <fputs@plt+0x32220>
   37790:	add	r0, pc, r0
   37794:	add	r1, pc, r1
   37798:	add	r3, pc, r3
   3779c:	bl	76bb0 <fputs@plt+0x71598>
   377a0:	ldr	r0, [r4, #284]	; 0x11c
   377a4:	cmp	r0, #0
   377a8:	beq	377fc <fputs@plt+0x321e4>
   377ac:	add	r1, r4, #288	; 0x120
   377b0:	bl	6c83c <fputs@plt+0x67224>
   377b4:	cmp	r0, #0
   377b8:	blt	376bc <fputs@plt+0x320a4>
   377bc:	ldr	r0, [r4, #288]	; 0x120
   377c0:	b	375cc <fputs@plt+0x31fb4>
   377c4:	ldr	r0, [pc, #112]	; 3783c <fputs@plt+0x32224>
   377c8:	mov	r2, #39	; 0x27
   377cc:	ldr	r1, [pc, #108]	; 37840 <fputs@plt+0x32228>
   377d0:	ldr	r3, [pc, #108]	; 37844 <fputs@plt+0x3222c>
   377d4:	add	r0, pc, r0
   377d8:	add	r1, pc, r1
   377dc:	add	r3, pc, r3
   377e0:	bl	76bb0 <fputs@plt+0x71598>
   377e4:	mov	r4, r0
   377e8:	b	37770 <fputs@plt+0x32158>
   377ec:	mov	r4, r0
   377f0:	b	37768 <fputs@plt+0x32150>
   377f4:	mov	r0, #0
   377f8:	bl	4e2c <_exit@plt>
   377fc:	ldr	r0, [pc, #68]	; 37848 <fputs@plt+0x32230>
   37800:	mov	r2, #40	; 0x28
   37804:	ldr	r1, [pc, #64]	; 3784c <fputs@plt+0x32234>
   37808:	ldr	r3, [pc, #64]	; 37850 <fputs@plt+0x32238>
   3780c:	add	r0, pc, r0
   37810:	add	r1, pc, r1
   37814:	add	r3, pc, r3
   37818:	bl	76bb0 <fputs@plt+0x71598>
   3781c:	strdeq	r9, [r7], -ip
   37820:	andeq	r0, r0, r0, asr #8
   37824:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   37828:	andeq	r3, r5, ip, ror #15
   3782c:	andeq	r3, r5, r8, asr #15
   37830:	muleq	r5, r0, sp
   37834:	andeq	r3, r5, r8, lsr #15
   37838:	andeq	r3, r5, r4, lsl #15
   3783c:	andeq	r2, r5, ip, asr sp
   37840:	andeq	r3, r5, r4, ror #14
   37844:	andeq	r3, r5, r0, asr #14
   37848:	andeq	r3, r5, r8, asr r7
   3784c:	andeq	r3, r5, ip, lsr #14
   37850:	andeq	r3, r5, r8, lsl #14
   37854:	ldr	r1, [pc, #1060]	; 37c80 <fputs@plt+0x32668>
   37858:	mov	r2, #0
   3785c:	push	{r4, r5, r6, r7, lr}
   37860:	mov	r4, r0
   37864:	ldr	r0, [pc, #1048]	; 37c84 <fputs@plt+0x3266c>
   37868:	add	r1, pc, r1
   3786c:	ldr	r3, [pc, #1044]	; 37c88 <fputs@plt+0x32670>
   37870:	sub	sp, sp, #212	; 0xd4
   37874:	add	r5, sp, #24
   37878:	cmp	r4, #0
   3787c:	ldr	r6, [r1, r0]
   37880:	add	r3, pc, r3
   37884:	mvn	ip, #0
   37888:	str	r2, [sp, #32]
   3788c:	ldm	r3, {r0, r1}
   37890:	mov	r3, #16
   37894:	ldr	lr, [r6]
   37898:	str	r2, [sp, #36]	; 0x24
   3789c:	str	r2, [sp, #40]	; 0x28
   378a0:	str	r2, [sp, #44]	; 0x2c
   378a4:	str	r2, [sp, #48]	; 0x30
   378a8:	str	r2, [sp, #52]	; 0x34
   378ac:	str	r2, [sp, #56]	; 0x38
   378b0:	str	r2, [sp, #60]	; 0x3c
   378b4:	str	r2, [sp, #72]	; 0x48
   378b8:	add	r2, sp, #32
   378bc:	str	ip, [sp, #8]
   378c0:	stm	r5, {r0, r1}
   378c4:	str	ip, [sp, #12]
   378c8:	str	lr, [sp, #204]	; 0xcc
   378cc:	str	ip, [sp, #16]
   378d0:	str	ip, [sp, #20]
   378d4:	str	r2, [sp, #64]	; 0x40
   378d8:	str	r3, [sp, #68]	; 0x44
   378dc:	beq	37b88 <fputs@plt+0x32570>
   378e0:	ldr	r3, [r4, #8]
   378e4:	cmp	r3, #0
   378e8:	bge	37bdc <fputs@plt+0x325c4>
   378ec:	ldr	r3, [r4, #12]
   378f0:	cmp	r3, #0
   378f4:	bge	37c20 <fputs@plt+0x32608>
   378f8:	ldr	r0, [r4, #288]	; 0x120
   378fc:	cmp	r0, #0
   37900:	ble	37bfc <fputs@plt+0x325e4>
   37904:	add	r3, sp, #16
   37908:	add	r1, sp, #8
   3790c:	str	r3, [sp]
   37910:	add	r2, sp, #12
   37914:	mov	r3, #0
   37918:	bl	6ca54 <fputs@plt+0x6743c>
   3791c:	cmp	r0, #0
   37920:	blt	37ac4 <fputs@plt+0x324ac>
   37924:	mov	r0, #1
   37928:	mov	r1, #2
   3792c:	mov	r2, #0
   37930:	mov	r3, r5
   37934:	bl	4c40 <socketpair@plt>
   37938:	cmp	r0, #0
   3793c:	blt	37b0c <fputs@plt+0x324f4>
   37940:	bl	53cc <fork@plt>
   37944:	subs	r7, r0, #0
   37948:	blt	37b0c <fputs@plt+0x324f4>
   3794c:	bne	379f0 <fputs@plt+0x323d8>
   37950:	ldr	r0, [sp, #24]
   37954:	bl	65fb8 <fputs@plt+0x609a0>
   37958:	str	r0, [sp, #24]
   3795c:	add	r0, sp, #8
   37960:	mvn	r2, #0
   37964:	ldm	r0, {r0, r1, r3}
   37968:	bl	6cda0 <fputs@plt+0x67788>
   3796c:	cmp	r0, #0
   37970:	blt	37b38 <fputs@plt+0x32520>
   37974:	bl	53cc <fork@plt>
   37978:	cmp	r0, #0
   3797c:	blt	37b38 <fputs@plt+0x32520>
   37980:	bne	37b1c <fputs@plt+0x32504>
   37984:	movw	r1, #258	; 0x102
   37988:	ldr	r0, [r4, #280]	; 0x118
   3798c:	movt	r1, #8
   37990:	bl	50d8 <open64@plt>
   37994:	cmp	r0, #0
   37998:	str	r0, [sp, #20]
   3799c:	blt	37b38 <fputs@plt+0x32520>
   379a0:	ldr	r3, [sp, #68]	; 0x44
   379a4:	mov	ip, #16
   379a8:	mov	r2, #1
   379ac:	add	r1, sp, #48	; 0x30
   379b0:	cmp	r3, #11
   379b4:	ldrhi	r3, [sp, #64]	; 0x40
   379b8:	movls	r3, #0
   379bc:	str	ip, [r3]
   379c0:	ldr	r0, [sp, #20]
   379c4:	str	r2, [r3, #4]
   379c8:	str	r2, [r3, #8]
   379cc:	mov	r2, #16384	; 0x4000
   379d0:	str	r0, [r3, #12]
   379d4:	ldr	r0, [sp, #28]
   379d8:	str	ip, [sp, #68]	; 0x44
   379dc:	bl	4e68 <sendmsg@plt>
   379e0:	cmp	r0, #0
   379e4:	blt	37b38 <fputs@plt+0x32520>
   379e8:	mov	r0, #0
   379ec:	bl	4e2c <_exit@plt>
   379f0:	ldr	r0, [sp, #28]
   379f4:	bl	65fb8 <fputs@plt+0x609a0>
   379f8:	str	r0, [sp, #28]
   379fc:	add	r1, sp, #76	; 0x4c
   37a00:	mov	r0, r7
   37a04:	bl	69084 <fputs@plt+0x63a6c>
   37a08:	cmp	r0, #0
   37a0c:	blt	37ac4 <fputs@plt+0x324ac>
   37a10:	ldr	r3, [sp, #84]	; 0x54
   37a14:	cmp	r3, #1
   37a18:	bne	37b7c <fputs@plt+0x32564>
   37a1c:	ldr	r3, [sp, #96]	; 0x60
   37a20:	cmp	r3, #0
   37a24:	bne	37b7c <fputs@plt+0x32564>
   37a28:	mov	r2, #16384	; 0x4000
   37a2c:	ldr	r0, [sp, #24]
   37a30:	movt	r2, #16384	; 0x4000
   37a34:	add	r1, sp, #48	; 0x30
   37a38:	bl	53d8 <recvmsg@plt>
   37a3c:	cmp	r0, #0
   37a40:	blt	37b0c <fputs@plt+0x324f4>
   37a44:	ldr	ip, [sp, #68]	; 0x44
   37a48:	cmp	ip, #11
   37a4c:	bls	37aa8 <fputs@plt+0x32490>
   37a50:	ldr	r0, [sp, #64]	; 0x40
   37a54:	cmp	r0, #0
   37a58:	beq	37aa8 <fputs@plt+0x32490>
   37a5c:	ldr	r2, [r0]
   37a60:	add	ip, r0, ip
   37a64:	ldr	r3, [r0, #4]
   37a68:	cmp	r3, #1
   37a6c:	beq	37b40 <fputs@plt+0x32528>
   37a70:	cmp	r2, #11
   37a74:	bls	37aa8 <fputs@plt+0x32490>
   37a78:	add	r2, r2, #3
   37a7c:	bic	r2, r2, #3
   37a80:	add	r0, r0, r2
   37a84:	add	r3, r0, #12
   37a88:	cmp	ip, r3
   37a8c:	bcc	37aa8 <fputs@plt+0x32490>
   37a90:	ldr	r2, [r0]
   37a94:	add	r3, r2, #3
   37a98:	bic	r3, r3, #3
   37a9c:	add	r3, r0, r3
   37aa0:	cmp	ip, r3
   37aa4:	bcs	37a64 <fputs@plt+0x3244c>
   37aa8:	ldr	r3, [sp, #20]
   37aac:	mov	r0, r4
   37ab0:	mvn	r2, #0
   37ab4:	str	r2, [sp, #20]
   37ab8:	str	r3, [r4, #12]
   37abc:	str	r3, [r4, #8]
   37ac0:	bl	353b8 <fputs@plt+0x2fda0>
   37ac4:	mov	r4, r0
   37ac8:	ldr	r0, [sp, #20]
   37acc:	bl	65fb8 <fputs@plt+0x609a0>
   37ad0:	ldr	r0, [sp, #16]
   37ad4:	bl	65fb8 <fputs@plt+0x609a0>
   37ad8:	ldr	r0, [sp, #12]
   37adc:	bl	65fb8 <fputs@plt+0x609a0>
   37ae0:	ldr	r0, [sp, #8]
   37ae4:	bl	65fb8 <fputs@plt+0x609a0>
   37ae8:	mov	r0, r5
   37aec:	bl	67d58 <fputs@plt+0x62740>
   37af0:	ldr	r2, [sp, #204]	; 0xcc
   37af4:	ldr	r3, [r6]
   37af8:	mov	r0, r4
   37afc:	cmp	r2, r3
   37b00:	bne	37b84 <fputs@plt+0x3256c>
   37b04:	add	sp, sp, #212	; 0xd4
   37b08:	pop	{r4, r5, r6, r7, pc}
   37b0c:	bl	55b8 <__errno_location@plt>
   37b10:	ldr	r4, [r0]
   37b14:	rsb	r4, r4, #0
   37b18:	b	37ac8 <fputs@plt+0x324b0>
   37b1c:	add	r1, sp, #76	; 0x4c
   37b20:	bl	69084 <fputs@plt+0x63a6c>
   37b24:	cmp	r0, #0
   37b28:	blt	37b38 <fputs@plt+0x32520>
   37b2c:	ldr	r3, [sp, #84]	; 0x54
   37b30:	cmp	r3, #1
   37b34:	beq	37b6c <fputs@plt+0x32554>
   37b38:	mov	r0, #1
   37b3c:	bl	4e2c <_exit@plt>
   37b40:	ldr	r3, [r0, #8]
   37b44:	cmp	r3, #1
   37b48:	bne	37a70 <fputs@plt+0x32458>
   37b4c:	sub	r2, r2, #12
   37b50:	lsr	r1, r2, #2
   37b54:	cmp	r1, #1
   37b58:	bne	37b74 <fputs@plt+0x3255c>
   37b5c:	ldr	r3, [r0, #12]
   37b60:	str	r3, [sp, #20]
   37b64:	ldr	r2, [r0]
   37b68:	b	37a70 <fputs@plt+0x32458>
   37b6c:	ldr	r0, [sp, #96]	; 0x60
   37b70:	bl	4e2c <_exit@plt>
   37b74:	add	r0, r0, #12
   37b78:	bl	66020 <fputs@plt+0x60a08>
   37b7c:	mvn	r4, #4
   37b80:	b	37ac8 <fputs@plt+0x324b0>
   37b84:	bl	524c <__stack_chk_fail@plt>
   37b88:	ldr	r0, [pc, #252]	; 37c8c <fputs@plt+0x32674>
   37b8c:	mov	r2, #138	; 0x8a
   37b90:	ldr	r1, [pc, #248]	; 37c90 <fputs@plt+0x32678>
   37b94:	ldr	r3, [pc, #248]	; 37c94 <fputs@plt+0x3267c>
   37b98:	add	r0, pc, r0
   37b9c:	add	r1, pc, r1
   37ba0:	add	r3, pc, r3
   37ba4:	bl	76bb0 <fputs@plt+0x71598>
   37ba8:	mov	r4, r0
   37bac:	ldr	r0, [sp, #20]
   37bb0:	bl	65fb8 <fputs@plt+0x609a0>
   37bb4:	ldr	r0, [sp, #16]
   37bb8:	bl	65fb8 <fputs@plt+0x609a0>
   37bbc:	ldr	r0, [sp, #12]
   37bc0:	bl	65fb8 <fputs@plt+0x609a0>
   37bc4:	ldr	r0, [sp, #8]
   37bc8:	bl	65fb8 <fputs@plt+0x609a0>
   37bcc:	mov	r0, r5
   37bd0:	bl	67d58 <fputs@plt+0x62740>
   37bd4:	mov	r0, r4
   37bd8:	bl	54f8 <_Unwind_Resume@plt>
   37bdc:	ldr	r0, [pc, #180]	; 37c98 <fputs@plt+0x32680>
   37be0:	mov	r2, #139	; 0x8b
   37be4:	ldr	r1, [pc, #176]	; 37c9c <fputs@plt+0x32684>
   37be8:	ldr	r3, [pc, #176]	; 37ca0 <fputs@plt+0x32688>
   37bec:	add	r0, pc, r0
   37bf0:	add	r1, pc, r1
   37bf4:	add	r3, pc, r3
   37bf8:	bl	76bb0 <fputs@plt+0x71598>
   37bfc:	ldr	r0, [r4, #284]	; 0x11c
   37c00:	cmp	r0, #0
   37c04:	beq	37c40 <fputs@plt+0x32628>
   37c08:	add	r1, r4, #288	; 0x120
   37c0c:	bl	6c83c <fputs@plt+0x67224>
   37c10:	cmp	r0, #0
   37c14:	blt	37ac4 <fputs@plt+0x324ac>
   37c18:	ldr	r0, [r4, #288]	; 0x120
   37c1c:	b	37904 <fputs@plt+0x322ec>
   37c20:	ldr	r0, [pc, #124]	; 37ca4 <fputs@plt+0x3268c>
   37c24:	mov	r2, #140	; 0x8c
   37c28:	ldr	r1, [pc, #120]	; 37ca8 <fputs@plt+0x32690>
   37c2c:	ldr	r3, [pc, #120]	; 37cac <fputs@plt+0x32694>
   37c30:	add	r0, pc, r0
   37c34:	add	r1, pc, r1
   37c38:	add	r3, pc, r3
   37c3c:	bl	76bb0 <fputs@plt+0x71598>
   37c40:	ldr	r0, [pc, #104]	; 37cb0 <fputs@plt+0x32698>
   37c44:	mov	r2, #141	; 0x8d
   37c48:	ldr	r1, [pc, #100]	; 37cb4 <fputs@plt+0x3269c>
   37c4c:	ldr	r3, [pc, #100]	; 37cb8 <fputs@plt+0x326a0>
   37c50:	add	r0, pc, r0
   37c54:	add	r1, pc, r1
   37c58:	add	r3, pc, r3
   37c5c:	bl	76bb0 <fputs@plt+0x71598>
   37c60:	mov	r4, r0
   37c64:	b	37bcc <fputs@plt+0x325b4>
   37c68:	mov	r4, r0
   37c6c:	b	37bc4 <fputs@plt+0x325ac>
   37c70:	mov	r4, r0
   37c74:	b	37bbc <fputs@plt+0x325a4>
   37c78:	mov	r4, r0
   37c7c:	b	37bb4 <fputs@plt+0x3259c>
   37c80:	andeq	r9, r7, r0, lsl r3
   37c84:	andeq	r0, r0, r0, asr #8
   37c88:	andeq	r3, r5, r4, ror r6
   37c8c:	andeq	r9, r4, ip, asr #22
   37c90:	andeq	r3, r5, r0, lsr #7
   37c94:	andeq	r3, r5, ip, asr r3
   37c98:	andeq	r2, r5, r4, lsr r9
   37c9c:	andeq	r3, r5, ip, asr #6
   37ca0:	andeq	r3, r5, r8, lsl #6
   37ca4:	andeq	r2, r5, r0, lsl #18
   37ca8:	andeq	r3, r5, r8, lsl #6
   37cac:	andeq	r3, r5, r4, asr #5
   37cb0:	andeq	r3, r5, r4, lsl r3
   37cb4:	andeq	r3, r5, r8, ror #5
   37cb8:	andeq	r3, r5, r4, lsr #5
   37cbc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   37cc0:	subs	r4, r0, #0
   37cc4:	mov	r9, r3
   37cc8:	beq	37fe8 <fputs@plt+0x329d0>
   37ccc:	ldrb	r3, [r4, #240]	; 0xf0
   37cd0:	lsrs	r0, r3, #7
   37cd4:	bne	37f78 <fputs@plt+0x32960>
   37cd8:	ldr	r7, [r4, #260]	; 0x104
   37cdc:	rsb	r6, r1, #0
   37ce0:	add	r5, r7, #15
   37ce4:	add	r7, r7, #16
   37ce8:	add	r1, r5, r1
   37cec:	and	r6, r6, r1
   37cf0:	adds	r8, r6, r2
   37cf4:	bcs	37df4 <fputs@plt+0x327dc>
   37cf8:	cmp	r7, r8
   37cfc:	beq	37f6c <fputs@plt+0x32954>
   37d00:	tst	r3, #8
   37d04:	bne	37ddc <fputs@plt+0x327c4>
   37d08:	add	r0, r8, #7
   37d0c:	bic	r0, r0, #7
   37d10:	bl	5210 <malloc@plt>
   37d14:	subs	r5, r0, #0
   37d18:	beq	37df4 <fputs@plt+0x327dc>
   37d1c:	ldr	r3, [r4, #244]	; 0xf4
   37d20:	mov	ip, r5
   37d24:	ldr	r0, [r3]
   37d28:	ldr	r1, [r3, #4]
   37d2c:	ldr	r2, [r3, #8]
   37d30:	ldr	r3, [r3, #12]
   37d34:	stmia	ip!, {r0, r1, r2, r3}
   37d38:	cmp	r7, r6
   37d3c:	bcc	37f58 <fputs@plt+0x32940>
   37d40:	ldr	r1, [r4, #16]
   37d44:	sub	r8, r8, #16
   37d48:	ldr	ip, [r4, #244]	; 0xf4
   37d4c:	cmp	r1, #0
   37d50:	str	r8, [r4, #260]	; 0x104
   37d54:	str	r5, [r4, #244]	; 0xf4
   37d58:	beq	37e08 <fputs@plt+0x327f0>
   37d5c:	cmp	r5, ip
   37d60:	beq	38008 <fputs@plt+0x329f0>
   37d64:	cmp	ip, r1
   37d68:	bls	37f14 <fputs@plt+0x328fc>
   37d6c:	ldr	r3, [r4, #20]
   37d70:	str	r1, [r4, #16]
   37d74:	cmp	r3, #0
   37d78:	bne	37e20 <fputs@plt+0x32808>
   37d7c:	mov	r2, #0
   37d80:	ldr	r3, [r4, #24]
   37d84:	str	r2, [r4, #20]
   37d88:	cmp	r3, #0
   37d8c:	beq	37f98 <fputs@plt+0x32980>
   37d90:	cmp	r5, ip
   37d94:	bne	37e48 <fputs@plt+0x32830>
   37d98:	ldr	r2, [r4, #28]
   37d9c:	str	r3, [r4, #24]
   37da0:	cmp	r2, #0
   37da4:	beq	37f80 <fputs@plt+0x32968>
   37da8:	ldr	r3, [r4, #32]
   37dac:	str	r2, [r4, #28]
   37db0:	cmp	r3, #0
   37db4:	beq	37fe0 <fputs@plt+0x329c8>
   37db8:	cmp	r5, ip
   37dbc:	bne	37e98 <fputs@plt+0x32880>
   37dc0:	ldr	r2, [r4, #36]	; 0x24
   37dc4:	str	r3, [r4, #32]
   37dc8:	cmp	r2, #0
   37dcc:	movne	r3, r2
   37dd0:	bne	37ed8 <fputs@plt+0x328c0>
   37dd4:	mov	r3, #0
   37dd8:	b	37ed8 <fputs@plt+0x328c0>
   37ddc:	add	r1, r8, #7
   37de0:	ldr	r0, [r4, #244]	; 0xf4
   37de4:	bic	r1, r1, #7
   37de8:	bl	548c <realloc@plt>
   37dec:	subs	r5, r0, #0
   37df0:	bne	37d38 <fputs@plt+0x32720>
   37df4:	ldrb	r3, [r4, #240]	; 0xf0
   37df8:	mov	r0, #0
   37dfc:	orr	r3, r3, #128	; 0x80
   37e00:	strb	r3, [r4, #240]	; 0xf0
   37e04:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37e08:	ldr	r3, [r4, #20]
   37e0c:	str	r1, [r4, #16]
   37e10:	cmp	r3, #0
   37e14:	beq	37d7c <fputs@plt+0x32764>
   37e18:	cmp	r5, ip
   37e1c:	beq	37f88 <fputs@plt+0x32970>
   37e20:	cmp	ip, r3
   37e24:	bhi	37e34 <fputs@plt+0x3281c>
   37e28:	add	r2, ip, r7
   37e2c:	cmp	r3, r2
   37e30:	bcc	37f4c <fputs@plt+0x32934>
   37e34:	mov	r2, r3
   37e38:	ldr	r3, [r4, #24]
   37e3c:	str	r2, [r4, #20]
   37e40:	cmp	r3, #0
   37e44:	beq	37f98 <fputs@plt+0x32980>
   37e48:	cmp	r3, ip
   37e4c:	bcc	37e5c <fputs@plt+0x32844>
   37e50:	add	r2, ip, r7
   37e54:	cmp	r3, r2
   37e58:	bcc	37f40 <fputs@plt+0x32928>
   37e5c:	mov	r2, r3
   37e60:	ldr	r3, [r4, #28]
   37e64:	str	r2, [r4, #24]
   37e68:	cmp	r3, #0
   37e6c:	beq	37f80 <fputs@plt+0x32968>
   37e70:	cmp	ip, r3
   37e74:	bhi	37e84 <fputs@plt+0x3286c>
   37e78:	add	r2, ip, r7
   37e7c:	cmp	r3, r2
   37e80:	bcc	37f34 <fputs@plt+0x3291c>
   37e84:	mov	r2, r3
   37e88:	ldr	r3, [r4, #32]
   37e8c:	str	r2, [r4, #28]
   37e90:	cmp	r3, #0
   37e94:	beq	37fe0 <fputs@plt+0x329c8>
   37e98:	cmp	ip, r3
   37e9c:	bhi	37eac <fputs@plt+0x32894>
   37ea0:	add	r2, ip, r7
   37ea4:	cmp	r3, r2
   37ea8:	bcc	37f28 <fputs@plt+0x32910>
   37eac:	mov	r2, r3
   37eb0:	ldr	r3, [r4, #36]	; 0x24
   37eb4:	str	r2, [r4, #32]
   37eb8:	cmp	r3, #0
   37ebc:	beq	37dd4 <fputs@plt+0x327bc>
   37ec0:	cmp	ip, r3
   37ec4:	bhi	37ed8 <fputs@plt+0x328c0>
   37ec8:	add	r7, ip, r7
   37ecc:	cmp	r3, r7
   37ed0:	rsbcc	r3, ip, r3
   37ed4:	addcc	r3, r5, r3
   37ed8:	ldrb	r2, [r4, #240]	; 0xf0
   37edc:	cmp	r9, #0
   37ee0:	str	r3, [r4, #36]	; 0x24
   37ee4:	orr	r3, r2, #8
   37ee8:	strb	r3, [r4, #240]	; 0xf0
   37eec:	beq	37f0c <fputs@plt+0x328f4>
   37ef0:	ldr	r3, [r4, #552]	; 0x228
   37ef4:	cmp	r3, #9
   37ef8:	bhi	37df4 <fputs@plt+0x327dc>
   37efc:	add	r2, r3, #128	; 0x80
   37f00:	add	r3, r3, #1
   37f04:	str	r3, [r4, #552]	; 0x228
   37f08:	str	r8, [r4, r2, lsl #2]
   37f0c:	add	r0, r5, r6
   37f10:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37f14:	add	r3, ip, r7
   37f18:	cmp	r1, r3
   37f1c:	rsbcc	r1, ip, r1
   37f20:	addcc	r1, r5, r1
   37f24:	b	37d6c <fputs@plt+0x32754>
   37f28:	rsb	r3, ip, r3
   37f2c:	add	r2, r5, r3
   37f30:	b	37eb0 <fputs@plt+0x32898>
   37f34:	rsb	r3, ip, r3
   37f38:	add	r2, r5, r3
   37f3c:	b	37e88 <fputs@plt+0x32870>
   37f40:	rsb	r3, ip, r3
   37f44:	add	r2, r5, r3
   37f48:	b	37e60 <fputs@plt+0x32848>
   37f4c:	rsb	r3, ip, r3
   37f50:	add	r2, r5, r3
   37f54:	b	37e38 <fputs@plt+0x32820>
   37f58:	add	r0, r5, r7
   37f5c:	mov	r1, #0
   37f60:	rsb	r2, r7, r6
   37f64:	bl	4d54 <memset@plt>
   37f68:	b	37d40 <fputs@plt+0x32728>
   37f6c:	ldr	r0, [r4, #244]	; 0xf4
   37f70:	add	r0, r0, r7
   37f74:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37f78:	mov	r0, #0
   37f7c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37f80:	mov	r2, #0
   37f84:	b	37da8 <fputs@plt+0x32790>
   37f88:	ldr	r2, [r4, #24]
   37f8c:	str	r3, [r4, #20]
   37f90:	cmp	r2, #0
   37f94:	bne	37f9c <fputs@plt+0x32984>
   37f98:	mov	r2, #0
   37f9c:	ldr	r3, [r4, #28]
   37fa0:	str	r2, [r4, #24]
   37fa4:	cmp	r3, #0
   37fa8:	beq	37f80 <fputs@plt+0x32968>
   37fac:	cmp	r5, ip
   37fb0:	bne	37e70 <fputs@plt+0x32858>
   37fb4:	ldr	r2, [r4, #32]
   37fb8:	str	r3, [r4, #28]
   37fbc:	cmp	r2, #0
   37fc0:	beq	37fe0 <fputs@plt+0x329c8>
   37fc4:	ldr	r3, [r4, #36]	; 0x24
   37fc8:	str	r2, [r4, #32]
   37fcc:	cmp	r3, #0
   37fd0:	beq	37dd4 <fputs@plt+0x327bc>
   37fd4:	cmp	r5, ip
   37fd8:	bne	37ec0 <fputs@plt+0x328a8>
   37fdc:	b	37ed8 <fputs@plt+0x328c0>
   37fe0:	mov	r2, #0
   37fe4:	b	37fc4 <fputs@plt+0x329ac>
   37fe8:	ldr	r0, [pc, #44]	; 3801c <fputs@plt+0x32a04>
   37fec:	mov	r2, #187	; 0xbb
   37ff0:	ldr	r1, [pc, #40]	; 38020 <fputs@plt+0x32a08>
   37ff4:	ldr	r3, [pc, #40]	; 38024 <fputs@plt+0x32a0c>
   37ff8:	add	r0, pc, r0
   37ffc:	add	r1, pc, r1
   38000:	add	r3, pc, r3
   38004:	bl	76bb0 <fputs@plt+0x71598>
   38008:	ldr	r2, [r4, #20]
   3800c:	str	r1, [r4, #16]
   38010:	cmp	r2, #0
   38014:	bne	37d80 <fputs@plt+0x32768>
   38018:	b	37d7c <fputs@plt+0x32764>
   3801c:	andeq	r9, r4, r8, lsl lr
   38020:			; <UNDEFINED> instruction: 0x000534b4
   38024:	andeq	r3, r5, r4, lsl r4
   38028:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3802c:	subs	r7, r0, #0
   38030:	mov	r4, r2
   38034:	mov	r5, r3
   38038:	ldrb	sl, [sp, #32]
   3803c:	ldr	r8, [sp, #36]	; 0x24
   38040:	ldr	r9, [sp, #40]	; 0x28
   38044:	beq	3813c <fputs@plt+0x32b24>
   38048:	cmp	r5, #0
   3804c:	cmpeq	r4, #255	; 0xff
   38050:	bhi	3812c <fputs@plt+0x32b14>
   38054:	mov	r0, r8
   38058:	bl	4fc4 <strlen@plt>
   3805c:	ldr	r3, [r7, #244]	; 0xf4
   38060:	mov	r1, #8
   38064:	ldrb	r3, [r3, #3]
   38068:	cmp	r3, #2
   3806c:	mov	r6, r0
   38070:	mov	r0, r7
   38074:	beq	380d0 <fputs@plt+0x32ab8>
   38078:	mov	r3, #0
   3807c:	add	r2, r6, #9
   38080:	bl	37cbc <fputs@plt+0x326a4>
   38084:	subs	r3, r0, #0
   38088:	beq	38134 <fputs@plt+0x32b1c>
   3808c:	add	ip, r3, #8
   38090:	strb	r4, [r3]
   38094:	mov	lr, #1
   38098:	mov	r4, #0
   3809c:	strb	sl, [r3, #2]
   380a0:	mov	r1, r8
   380a4:	str	r6, [r3, #4]
   380a8:	add	r2, r6, #1
   380ac:	mov	r0, ip
   380b0:	strb	lr, [r3, #1]
   380b4:	strb	r4, [r3, #3]
   380b8:	bl	5018 <memcpy@plt>
   380bc:	cmp	r9, r4
   380c0:	beq	38124 <fputs@plt+0x32b0c>
   380c4:	str	r0, [r9]
   380c8:	mov	r0, r4
   380cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   380d0:	add	r2, r6, #11
   380d4:	mov	r3, #1
   380d8:	bl	37cbc <fputs@plt+0x326a4>
   380dc:	subs	r7, r0, #0
   380e0:	beq	38134 <fputs@plt+0x32b1c>
   380e4:	mov	r3, r7
   380e8:	mov	r2, r6
   380ec:	strd	r4, [r3], #8
   380f0:	mov	r1, r8
   380f4:	mov	r0, r3
   380f8:	add	r6, r7, r6
   380fc:	bl	5018 <memcpy@plt>
   38100:	cmp	r9, #0
   38104:	strb	sl, [r6, #10]
   38108:	mov	r3, r0
   3810c:	mov	r0, #0
   38110:	strb	r0, [r6, #8]
   38114:	strb	r0, [r6, #9]
   38118:	beq	38124 <fputs@plt+0x32b0c>
   3811c:	str	r3, [r9]
   38120:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38124:	mov	r0, #0
   38128:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3812c:	mvn	r0, #21
   38130:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38134:	mvn	r0, #11
   38138:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3813c:	ldr	r0, [pc, #24]	; 3815c <fputs@plt+0x32b44>
   38140:	movw	r2, #261	; 0x105
   38144:	ldr	r1, [pc, #20]	; 38160 <fputs@plt+0x32b48>
   38148:	ldr	r3, [pc, #20]	; 38164 <fputs@plt+0x32b4c>
   3814c:	add	r0, pc, r0
   38150:	add	r1, pc, r1
   38154:	add	r3, pc, r3
   38158:	bl	76bb0 <fputs@plt+0x71598>
   3815c:	andeq	r9, r4, r4, asr #25
   38160:	andeq	r3, r5, r0, ror #6
   38164:	andeq	r3, r5, r4, lsr #3
   38168:	push	{r3, r4, r5, lr}
   3816c:	subs	r4, r0, #0
   38170:	beq	38218 <fputs@plt+0x32c00>
   38174:	cmp	r1, #0
   38178:	blt	381f4 <fputs@plt+0x32bdc>
   3817c:	ldrb	r3, [r4, #240]	; 0xf0
   38180:	tst	r3, #4
   38184:	beq	381ec <fputs@plt+0x32bd4>
   38188:	mov	r0, r1
   3818c:	mov	r2, #3
   38190:	movw	r1, #1030	; 0x406
   38194:	bl	53b4 <fcntl@plt>
   38198:	subs	r5, r0, #0
   3819c:	blt	381dc <fputs@plt+0x32bc4>
   381a0:	ldr	r1, [r4, #332]	; 0x14c
   381a4:	ldr	r0, [r4, #336]	; 0x150
   381a8:	add	r1, r1, #1
   381ac:	lsl	r1, r1, #2
   381b0:	bl	548c <realloc@plt>
   381b4:	subs	r3, r0, #0
   381b8:	beq	381fc <fputs@plt+0x32be4>
   381bc:	ldr	r2, [r4, #332]	; 0x14c
   381c0:	mov	r0, r5
   381c4:	str	r3, [r4, #336]	; 0x150
   381c8:	str	r5, [r3, r2, lsl #2]
   381cc:	ldrb	r3, [r4, #240]	; 0xf0
   381d0:	orr	r3, r3, #32
   381d4:	strb	r3, [r4, #240]	; 0xf0
   381d8:	pop	{r3, r4, r5, pc}
   381dc:	bl	55b8 <__errno_location@plt>
   381e0:	ldr	r0, [r0]
   381e4:	rsb	r0, r0, #0
   381e8:	pop	{r3, r4, r5, pc}
   381ec:	mvn	r0, #94	; 0x5e
   381f0:	pop	{r3, r4, r5, pc}
   381f4:	mvn	r0, #21
   381f8:	pop	{r3, r4, r5, pc}
   381fc:	ldrb	r3, [r4, #240]	; 0xf0
   38200:	mov	r0, r5
   38204:	orr	r3, r3, #128	; 0x80
   38208:	strb	r3, [r4, #240]	; 0xf0
   3820c:	bl	65fb8 <fputs@plt+0x609a0>
   38210:	mvn	r0, #11
   38214:	pop	{r3, r4, r5, pc}
   38218:	ldr	r0, [pc, #24]	; 38238 <fputs@plt+0x32c20>
   3821c:	movw	r2, #1468	; 0x5bc
   38220:	ldr	r1, [pc, #20]	; 3823c <fputs@plt+0x32c24>
   38224:	ldr	r3, [pc, #20]	; 38240 <fputs@plt+0x32c28>
   38228:	add	r0, pc, r0
   3822c:	add	r1, pc, r1
   38230:	add	r3, pc, r3
   38234:	bl	76bb0 <fputs@plt+0x71598>
   38238:	andeq	r9, r4, r8, ror #23
   3823c:	andeq	r3, r5, r4, lsl #5
   38240:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   38244:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   38248:	subs	r9, r0, #0
   3824c:	sub	sp, sp, #16
   38250:	mov	r6, r1
   38254:	mov	r7, r2
   38258:	mov	r8, r3
   3825c:	beq	384d4 <fputs@plt+0x32ebc>
   38260:	cmp	r1, #0
   38264:	beq	384b4 <fputs@plt+0x32e9c>
   38268:	ldrb	r3, [r1, #36]	; 0x24
   3826c:	tst	r3, #4
   38270:	bne	38494 <fputs@plt+0x32e7c>
   38274:	ldrb	r3, [r9, #240]	; 0xf0
   38278:	lsrs	r3, r3, #7
   3827c:	bne	3845c <fputs@plt+0x32e44>
   38280:	ldr	r0, [r1, #4]
   38284:	ldr	r4, [r1, #32]
   38288:	cmp	r0, #0
   3828c:	beq	3842c <fputs@plt+0x32e14>
   38290:	cmp	r4, #0
   38294:	blt	383a0 <fputs@plt+0x32d88>
   38298:	ldr	r3, [r6, #20]
   3829c:	cmp	r3, #0
   382a0:	bne	38394 <fputs@plt+0x32d7c>
   382a4:	cmp	r7, #0
   382a8:	lslne	r5, r7, #1
   382ac:	moveq	r5, #1
   382b0:	bl	65b0c <fputs@plt+0x604f4>
   382b4:	add	r2, r5, r0
   382b8:	rsb	r3, r0, #0
   382bc:	sub	r2, r2, #1
   382c0:	mov	r0, r4
   382c4:	and	r4, r2, r3
   382c8:	mov	r3, #0
   382cc:	mov	r2, r4
   382d0:	bl	7ea94 <fputs@plt+0x7947c>
   382d4:	cmp	r0, #0
   382d8:	blt	38418 <fputs@plt+0x32e00>
   382dc:	ldr	r0, [r6, #4]
   382e0:	str	r4, [r6, #20]
   382e4:	cmp	r0, #0
   382e8:	ldreq	r4, [r6, #16]
   382ec:	beq	38300 <fputs@plt+0x32ce8>
   382f0:	ldr	r1, [r6, #16]
   382f4:	cmp	r7, r1
   382f8:	bls	3835c <fputs@plt+0x32d44>
   382fc:	mov	r4, r1
   38300:	cmp	r7, #0
   38304:	movne	sl, r7
   38308:	moveq	sl, #1
   3830c:	bl	65b0c <fputs@plt+0x604f4>
   38310:	cmp	r4, #0
   38314:	add	sl, sl, r0
   38318:	rsb	r0, r0, #0
   3831c:	sub	sl, sl, #1
   38320:	and	sl, sl, r0
   38324:	beq	383e0 <fputs@plt+0x32dc8>
   38328:	mov	r1, r4
   3832c:	ldr	r0, [r6, #8]
   38330:	mov	r2, sl
   38334:	mov	r3, #1
   38338:	bl	4bd4 <mremap@plt>
   3833c:	cmn	r0, #1
   38340:	beq	38464 <fputs@plt+0x32e4c>
   38344:	mov	r4, #0
   38348:	mov	r5, #0
   3834c:	str	r0, [r6, #4]
   38350:	str	r0, [r6, #8]
   38354:	str	sl, [r6, #16]
   38358:	strd	r4, [r6, #24]
   3835c:	ldrb	r3, [r6, #36]	; 0x24
   38360:	orr	r3, r3, #2
   38364:	strb	r3, [r6, #36]	; 0x24
   38368:	cmp	r8, #0
   3836c:	beq	38384 <fputs@plt+0x32d6c>
   38370:	ldr	r3, [r6, #4]
   38374:	cmp	r3, #0
   38378:	ldrne	r2, [r6, #12]
   3837c:	addne	r3, r3, r2
   38380:	str	r3, [r8]
   38384:	mov	r0, #0
   38388:	str	r7, [r6, #12]
   3838c:	add	sp, sp, #16
   38390:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38394:	cmp	r3, r7
   38398:	bcs	382e4 <fputs@plt+0x32ccc>
   3839c:	b	382a4 <fputs@plt+0x32c8c>
   383a0:	ldr	r3, [r6, #20]
   383a4:	cmp	r3, #0
   383a8:	bne	3840c <fputs@plt+0x32df4>
   383ac:	cmp	r7, #0
   383b0:	lslne	r4, r7, #1
   383b4:	moveq	r4, #64	; 0x40
   383b8:	mov	r1, r4
   383bc:	bl	548c <realloc@plt>
   383c0:	cmp	r0, #0
   383c4:	beq	38480 <fputs@plt+0x32e68>
   383c8:	ldrb	r3, [r6, #36]	; 0x24
   383cc:	str	r0, [r6, #4]
   383d0:	orr	r3, r3, #1
   383d4:	str	r4, [r6, #20]
   383d8:	strb	r3, [r6, #36]	; 0x24
   383dc:	b	38368 <fputs@plt+0x32d50>
   383e0:	ldr	r3, [r6, #32]
   383e4:	mov	r5, #0
   383e8:	mov	r0, r4
   383ec:	mov	r1, sl
   383f0:	mov	r4, #0
   383f4:	mov	r2, #3
   383f8:	str	r3, [sp]
   383fc:	mov	r3, #1
   38400:	strd	r4, [sp, #8]
   38404:	bl	5228 <mmap64@plt>
   38408:	b	3833c <fputs@plt+0x32d24>
   3840c:	cmp	r7, r3
   38410:	bls	38368 <fputs@plt+0x32d50>
   38414:	b	383ac <fputs@plt+0x32d94>
   38418:	ldrb	r3, [r9, #240]	; 0xf0
   3841c:	orr	r3, r3, #128	; 0x80
   38420:	strb	r3, [r9, #240]	; 0xf0
   38424:	add	sp, sp, #16
   38428:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3842c:	cmp	r4, #0
   38430:	bge	38298 <fputs@plt+0x32c80>
   38434:	ldr	r0, [r9, #4]
   38438:	add	r1, r1, #4
   3843c:	add	r2, r6, #16
   38440:	add	r3, r6, #20
   38444:	bl	36e24 <fputs@plt+0x3180c>
   38448:	mov	r4, r0
   3844c:	ldr	r0, [r6, #4]
   38450:	str	r4, [r6, #32]
   38454:	str	r0, [r6, #8]
   38458:	b	38290 <fputs@plt+0x32c78>
   3845c:	mvn	r0, #11
   38460:	b	3838c <fputs@plt+0x32d74>
   38464:	ldrb	r3, [r9, #240]	; 0xf0
   38468:	orr	r3, r3, #128	; 0x80
   3846c:	strb	r3, [r9, #240]	; 0xf0
   38470:	bl	55b8 <__errno_location@plt>
   38474:	ldr	r0, [r0]
   38478:	rsb	r0, r0, #0
   3847c:	b	3838c <fputs@plt+0x32d74>
   38480:	ldrb	r3, [r9, #240]	; 0xf0
   38484:	mvn	r0, #11
   38488:	orr	r3, r3, #128	; 0x80
   3848c:	strb	r3, [r9, #240]	; 0xf0
   38490:	b	3838c <fputs@plt+0x32d74>
   38494:	ldr	r0, [pc, #88]	; 384f4 <fputs@plt+0x32edc>
   38498:	movw	r2, #1257	; 0x4e9
   3849c:	ldr	r1, [pc, #84]	; 384f8 <fputs@plt+0x32ee0>
   384a0:	ldr	r3, [pc, #84]	; 384fc <fputs@plt+0x32ee4>
   384a4:	add	r0, pc, r0
   384a8:	add	r1, pc, r1
   384ac:	add	r3, pc, r3
   384b0:	bl	76bb0 <fputs@plt+0x71598>
   384b4:	ldr	r0, [pc, #68]	; 38500 <fputs@plt+0x32ee8>
   384b8:	movw	r2, #1256	; 0x4e8
   384bc:	ldr	r1, [pc, #64]	; 38504 <fputs@plt+0x32eec>
   384c0:	ldr	r3, [pc, #64]	; 38508 <fputs@plt+0x32ef0>
   384c4:	add	r0, pc, r0
   384c8:	add	r1, pc, r1
   384cc:	add	r3, pc, r3
   384d0:	bl	76bb0 <fputs@plt+0x71598>
   384d4:	ldr	r0, [pc, #48]	; 3850c <fputs@plt+0x32ef4>
   384d8:	movw	r2, #1255	; 0x4e7
   384dc:	ldr	r1, [pc, #44]	; 38510 <fputs@plt+0x32ef8>
   384e0:	ldr	r3, [pc, #44]	; 38514 <fputs@plt+0x32efc>
   384e4:	add	r0, pc, r0
   384e8:	add	r1, pc, r1
   384ec:	add	r3, pc, r3
   384f0:	bl	76bb0 <fputs@plt+0x71598>
   384f4:	andeq	r3, r5, r8, lsr r0
   384f8:	andeq	r3, r5, r8
   384fc:	andeq	r2, r5, r8, ror #28
   38500:	andeq	r3, r5, r0, lsl r0
   38504:	andeq	r2, r5, r8, ror #31
   38508:	andeq	r2, r5, r8, asr #28
   3850c:	andeq	r9, r4, ip, lsr #18
   38510:	andeq	r2, r5, r8, asr #31
   38514:	andeq	r2, r5, r8, lsr #28
   38518:	push	{r3, r4, r5, lr}
   3851c:	mov	r4, r1
   38520:	mov	r2, r4
   38524:	mov	r1, #0
   38528:	mov	r5, r0
   3852c:	bl	5558 <memchr@plt>
   38530:	cmp	r0, #0
   38534:	beq	38540 <fputs@plt+0x32f28>
   38538:	mov	r0, #0
   3853c:	pop	{r3, r4, r5, pc}
   38540:	ldrb	r0, [r5, r4]
   38544:	rsbs	r0, r0, #1
   38548:	movcc	r0, #0
   3854c:	pop	{r3, r4, r5, pc}
   38550:	cmp	r0, #0
   38554:	push	{r3, lr}
   38558:	beq	3858c <fputs@plt+0x32f74>
   3855c:	ldr	r3, [r0, #400]	; 0x190
   38560:	cmp	r3, #0
   38564:	beq	38584 <fputs@plt+0x32f6c>
   38568:	ldr	r2, [r0, #396]	; 0x18c
   3856c:	cmp	r2, #0
   38570:	beq	385ac <fputs@plt+0x32f94>
   38574:	rsb	r3, r3, r3, lsl #3
   38578:	add	r0, r2, r3, lsl #3
   3857c:	sub	r0, r0, #56	; 0x38
   38580:	pop	{r3, pc}
   38584:	add	r0, r0, #340	; 0x154
   38588:	pop	{r3, pc}
   3858c:	ldr	r0, [pc, #56]	; 385cc <fputs@plt+0x32fb4>
   38590:	mov	r2, #108	; 0x6c
   38594:	ldr	r1, [pc, #52]	; 385d0 <fputs@plt+0x32fb8>
   38598:	ldr	r3, [pc, #52]	; 385d4 <fputs@plt+0x32fbc>
   3859c:	add	r0, pc, r0
   385a0:	add	r1, pc, r1
   385a4:	add	r3, pc, r3
   385a8:	bl	76bb0 <fputs@plt+0x71598>
   385ac:	ldr	r0, [pc, #36]	; 385d8 <fputs@plt+0x32fc0>
   385b0:	mov	r2, #113	; 0x71
   385b4:	ldr	r1, [pc, #32]	; 385dc <fputs@plt+0x32fc4>
   385b8:	ldr	r3, [pc, #32]	; 385e0 <fputs@plt+0x32fc8>
   385bc:	add	r0, pc, r0
   385c0:	add	r1, pc, r1
   385c4:	add	r3, pc, r3
   385c8:	bl	76bb0 <fputs@plt+0x71598>
   385cc:	andeq	r9, r4, r4, ror r8
   385d0:	andeq	r2, r5, r0, lsl pc
   385d4:	andeq	r3, r5, r4, asr r7
   385d8:	andeq	r2, r5, r0, lsr pc
   385dc:	strdeq	r2, [r5], -r0
   385e0:	andeq	r3, r5, r4, lsr r7
   385e4:	push	{r3, r4, r5, lr}
   385e8:	mov	r5, r0
   385ec:	bl	38550 <fputs@plt+0x32f38>
   385f0:	mov	r4, r0
   385f4:	ldr	r0, [r0, #12]
   385f8:	bl	4e5c <free@plt>
   385fc:	ldr	r0, [r4, #52]	; 0x34
   38600:	bl	4e5c <free@plt>
   38604:	ldr	r0, [r4, #32]
   38608:	bl	4e5c <free@plt>
   3860c:	ldr	r3, [r5, #400]	; 0x190
   38610:	cmp	r3, #0
   38614:	subne	r3, r3, #1
   38618:	strne	r3, [r5, #400]	; 0x190
   3861c:	pop	{r3, r4, r5, pc}
   38620:	cmp	r0, #0
   38624:	push	{r4, lr}
   38628:	beq	38684 <fputs@plt+0x3306c>
   3862c:	cmp	r1, #0
   38630:	popeq	{r4, pc}
   38634:	ldr	ip, [r0, #400]	; 0x190
   38638:	ldr	r4, [r0, #396]	; 0x18c
   3863c:	rsb	r2, ip, ip, lsl #3
   38640:	mov	r3, r4
   38644:	add	r2, r4, r2, lsl #3
   38648:	cmp	r4, r2
   3864c:	popcs	{r4, pc}
   38650:	ldr	r2, [r3, #28]
   38654:	add	r3, r3, #56	; 0x38
   38658:	cmp	r2, #0
   3865c:	ldrne	ip, [r2]
   38660:	addne	ip, ip, r1
   38664:	strne	ip, [r2]
   38668:	ldrne	ip, [r0, #400]	; 0x190
   3866c:	ldrne	r4, [r0, #396]	; 0x18c
   38670:	rsb	r2, ip, ip, lsl #3
   38674:	add	r2, r4, r2, lsl #3
   38678:	cmp	r3, r2
   3867c:	bcc	38650 <fputs@plt+0x33038>
   38680:	pop	{r4, pc}
   38684:	ldr	r0, [pc, #24]	; 386a4 <fputs@plt+0x3308c>
   38688:	movw	r2, #1350	; 0x546
   3868c:	ldr	r1, [pc, #20]	; 386a8 <fputs@plt+0x33090>
   38690:	ldr	r3, [pc, #20]	; 386ac <fputs@plt+0x33094>
   38694:	add	r0, pc, r0
   38698:	add	r1, pc, r1
   3869c:	add	r3, pc, r3
   386a0:	bl	76bb0 <fputs@plt+0x71598>
   386a4:	andeq	r9, r4, ip, ror r7
   386a8:	andeq	r2, r5, r8, lsl lr
   386ac:	ldrdeq	r3, [r5], -r8
   386b0:	cmp	r0, #0
   386b4:	push	{r3, lr}
   386b8:	beq	386e8 <fputs@plt+0x330d0>
   386bc:	bl	38550 <fputs@plt+0x32f38>
   386c0:	ldr	r3, [r0, #12]
   386c4:	cmp	r3, #0
   386c8:	beq	386e0 <fputs@plt+0x330c8>
   386cc:	ldr	r2, [r0, #4]
   386d0:	ldrb	r0, [r3, r2]
   386d4:	rsbs	r0, r0, #1
   386d8:	movcc	r0, #0
   386dc:	pop	{r3, pc}
   386e0:	mov	r0, #1
   386e4:	pop	{r3, pc}
   386e8:	ldr	r0, [pc, #24]	; 38708 <fputs@plt+0x330f0>
   386ec:	movw	r2, #3130	; 0xc3a
   386f0:	ldr	r1, [pc, #20]	; 3870c <fputs@plt+0x330f4>
   386f4:	ldr	r3, [pc, #20]	; 38710 <fputs@plt+0x330f8>
   386f8:	add	r0, pc, r0
   386fc:	add	r1, pc, r1
   38700:	add	r3, pc, r3
   38704:	bl	76bb0 <fputs@plt+0x71598>
   38708:	andeq	r9, r4, r8, lsl r7
   3870c:			; <UNDEFINED> instruction: 0x00052db4
   38710:			; <UNDEFINED> instruction: 0x00052ab0
   38714:	cmp	r0, #0
   38718:	push	{r3, r4, r5, r6, r7, lr}
   3871c:	beq	387f8 <fputs@plt+0x331e0>
   38720:	cmp	r1, #0
   38724:	beq	387d8 <fputs@plt+0x331c0>
   38728:	cmp	r2, #0
   3872c:	beq	387b8 <fputs@plt+0x331a0>
   38730:	ldr	r4, [r1]
   38734:	sub	r5, r2, #1
   38738:	rsb	r2, r2, #0
   3873c:	ldr	r7, [r0, #260]	; 0x104
   38740:	add	r5, r5, r4
   38744:	ldr	ip, [r0, #244]	; 0xf4
   38748:	and	r5, r5, r2
   3874c:	add	r3, r5, r3
   38750:	add	r6, ip, #16
   38754:	cmp	r7, r3
   38758:	bcc	387b0 <fputs@plt+0x33198>
   3875c:	cmp	r4, r5
   38760:	bcs	38794 <fputs@plt+0x3317c>
   38764:	ldrb	r0, [r6, r4]
   38768:	add	r2, r6, r4
   3876c:	cmp	r0, #0
   38770:	bne	387b0 <fputs@plt+0x33198>
   38774:	add	ip, ip, #15
   38778:	add	ip, ip, r5
   3877c:	b	3878c <fputs@plt+0x33174>
   38780:	ldrb	r0, [r2, #1]!
   38784:	cmp	r0, #0
   38788:	bne	387b0 <fputs@plt+0x33198>
   3878c:	cmp	r2, ip
   38790:	bne	38780 <fputs@plt+0x33168>
   38794:	ldr	r2, [sp, #24]
   38798:	mov	r0, #1
   3879c:	cmp	r2, #0
   387a0:	addne	r5, r6, r5
   387a4:	strne	r5, [r2]
   387a8:	str	r3, [r1]
   387ac:	pop	{r3, r4, r5, r6, r7, pc}
   387b0:	mvn	r0, #73	; 0x49
   387b4:	pop	{r3, r4, r5, r6, r7, pc}
   387b8:	ldr	r0, [pc, #88]	; 38818 <fputs@plt+0x33200>
   387bc:	mov	r2, #4864	; 0x1300
   387c0:	ldr	r1, [pc, #84]	; 3881c <fputs@plt+0x33204>
   387c4:	ldr	r3, [pc, #84]	; 38820 <fputs@plt+0x33208>
   387c8:	add	r0, pc, r0
   387cc:	add	r1, pc, r1
   387d0:	add	r3, pc, r3
   387d4:	bl	76bb0 <fputs@plt+0x71598>
   387d8:	ldr	r0, [pc, #68]	; 38824 <fputs@plt+0x3320c>
   387dc:	movw	r2, #4863	; 0x12ff
   387e0:	ldr	r1, [pc, #64]	; 38828 <fputs@plt+0x33210>
   387e4:	ldr	r3, [pc, #64]	; 3882c <fputs@plt+0x33214>
   387e8:	add	r0, pc, r0
   387ec:	add	r1, pc, r1
   387f0:	add	r3, pc, r3
   387f4:	bl	76bb0 <fputs@plt+0x71598>
   387f8:	ldr	r0, [pc, #48]	; 38830 <fputs@plt+0x33218>
   387fc:	movw	r2, #4862	; 0x12fe
   38800:	ldr	r1, [pc, #44]	; 38834 <fputs@plt+0x3321c>
   38804:	ldr	r3, [pc, #44]	; 38838 <fputs@plt+0x33220>
   38808:	add	r0, pc, r0
   3880c:	add	r1, pc, r1
   38810:	add	r3, pc, r3
   38814:	bl	76bb0 <fputs@plt+0x71598>
   38818:	andeq	r2, r5, ip, lsr sp
   3881c:	andeq	r2, r5, r4, ror #25
   38820:	andeq	r2, r5, ip, asr ip
   38824:	andeq	r2, r5, r4, lsl sp
   38828:	andeq	r2, r5, r4, asr #25
   3882c:	andeq	r2, r5, ip, lsr ip
   38830:	andeq	r9, r4, r8, lsl #12
   38834:	andeq	r2, r5, r4, lsr #25
   38838:	andeq	r2, r5, ip, lsl ip
   3883c:	push	{r4, r5, r6, lr}
   38840:	subs	r5, r0, #0
   38844:	mov	r6, r1
   38848:	beq	388e4 <fputs@plt+0x332cc>
   3884c:	mov	r0, #576	; 0x240
   38850:	mov	r1, #1
   38854:	bl	4d18 <calloc@plt>
   38858:	subs	r4, r0, #0
   3885c:	beq	388c4 <fputs@plt+0x332ac>
   38860:	mov	r3, r4
   38864:	mov	r2, #108	; 0x6c
   38868:	mov	r1, #1
   3886c:	str	r1, [r3], #560	; 0x230
   38870:	strb	r6, [r4, #561]	; 0x231
   38874:	str	r3, [r4, #244]	; 0xf4
   38878:	strb	r2, [r4, #560]	; 0x230
   3887c:	ldrb	r2, [r5, #16]
   38880:	strb	r2, [r4, #563]	; 0x233
   38884:	ldrb	r3, [r5, #24]
   38888:	ubfx	r3, r3, #1, #1
   3888c:	cmp	r3, #0
   38890:	beq	388cc <fputs@plt+0x332b4>
   38894:	subs	r2, r2, #2
   38898:	ldrb	r1, [r4, #341]	; 0x155
   3889c:	rsbs	ip, r2, #0
   388a0:	mov	r0, r5
   388a4:	adcs	ip, ip, r2
   388a8:	ldrb	r2, [r4, #240]	; 0xf0
   388ac:	bfi	r1, ip, #0, #1
   388b0:	strb	r1, [r4, #341]	; 0x155
   388b4:	bfi	r2, r3, #2, #1
   388b8:	strb	r2, [r4, #240]	; 0xf0
   388bc:	bl	2991c <fputs@plt+0x24304>
   388c0:	str	r0, [r4, #4]
   388c4:	mov	r0, r4
   388c8:	pop	{r4, r5, r6, pc}
   388cc:	ldr	r3, [r5, #4]
   388d0:	sub	r3, r3, #3
   388d4:	cmp	r3, r1
   388d8:	movls	r3, #0
   388dc:	movhi	r3, #1
   388e0:	b	38894 <fputs@plt+0x3327c>
   388e4:	ldr	r0, [pc, #24]	; 38904 <fputs@plt+0x332ec>
   388e8:	movw	r2, #641	; 0x281
   388ec:	ldr	r1, [pc, #20]	; 38908 <fputs@plt+0x332f0>
   388f0:	ldr	r3, [pc, #20]	; 3890c <fputs@plt+0x332f4>
   388f4:	add	r0, pc, r0
   388f8:	add	r1, pc, r1
   388fc:	add	r3, pc, r3
   38900:	bl	76bb0 <fputs@plt+0x71598>
   38904:	andeq	r2, r5, r4, lsl r4
   38908:			; <UNDEFINED> instruction: 0x00052bb8
   3890c:	ldrdeq	r2, [r5], -r4
   38910:	push	{r3, r4, r5, lr}
   38914:	subs	r4, r0, #0
   38918:	mov	r5, r1
   3891c:	beq	38990 <fputs@plt+0x33378>
   38920:	bl	38550 <fputs@plt+0x32f38>
   38924:	ldrb	r3, [r0]
   38928:	cmp	r3, #97	; 0x61
   3892c:	beq	38938 <fputs@plt+0x33320>
   38930:	mov	r0, #0
   38934:	pop	{r3, r4, r5, pc}
   38938:	ldr	r3, [r4, #244]	; 0xf4
   3893c:	ldrb	r2, [r3, #3]
   38940:	cmp	r2, #2
   38944:	beq	3897c <fputs@plt+0x33364>
   38948:	ldr	r2, [r0, #28]
   3894c:	cmp	r2, #0
   38950:	beq	389b0 <fputs@plt+0x33398>
   38954:	ldrb	r1, [r3]
   38958:	ldr	r3, [r0, #20]
   3895c:	cmp	r1, #108	; 0x6c
   38960:	ldr	r0, [r2]
   38964:	revne	r0, r0
   38968:	add	r0, r0, r3
   3896c:	cmp	r0, r5
   38970:	movhi	r0, #0
   38974:	movls	r0, #1
   38978:	pop	{r3, r4, r5, pc}
   3897c:	ldr	r0, [r0, #24]
   38980:	cmp	r0, r5
   38984:	movhi	r0, #0
   38988:	movls	r0, #1
   3898c:	pop	{r3, r4, r5, pc}
   38990:	ldr	r0, [pc, #56]	; 389d0 <fputs@plt+0x333b8>
   38994:	movw	r2, #3139	; 0xc43
   38998:	ldr	r1, [pc, #52]	; 389d4 <fputs@plt+0x333bc>
   3899c:	ldr	r3, [pc, #52]	; 389d8 <fputs@plt+0x333c0>
   389a0:	add	r0, pc, r0
   389a4:	add	r1, pc, r1
   389a8:	add	r3, pc, r3
   389ac:	bl	76bb0 <fputs@plt+0x71598>
   389b0:	ldr	r0, [pc, #36]	; 389dc <fputs@plt+0x333c4>
   389b4:	movw	r2, #3148	; 0xc4c
   389b8:	ldr	r1, [pc, #32]	; 389e0 <fputs@plt+0x333c8>
   389bc:	ldr	r3, [pc, #32]	; 389e4 <fputs@plt+0x333cc>
   389c0:	add	r0, pc, r0
   389c4:	add	r1, pc, r1
   389c8:	add	r3, pc, r3
   389cc:	bl	76bb0 <fputs@plt+0x71598>
   389d0:	andeq	r9, r4, r0, ror r4
   389d4:	andeq	r2, r5, ip, lsl #22
   389d8:	andeq	r2, r5, ip, ror #19
   389dc:	andeq	r2, r5, r0, asr fp
   389e0:	andeq	r2, r5, ip, ror #21
   389e4:	andeq	r2, r5, ip, asr #19
   389e8:	ldr	ip, [pc, #248]	; 38ae8 <fputs@plt+0x334d0>
   389ec:	push	{r4, r5, r6, lr}
   389f0:	subs	r4, r0, #0
   389f4:	ldr	r0, [pc, #240]	; 38aec <fputs@plt+0x334d4>
   389f8:	add	ip, pc, ip
   389fc:	mov	r6, r3
   38a00:	sub	sp, sp, #16
   38a04:	ldr	r5, [ip, r0]
   38a08:	ldr	r3, [r5]
   38a0c:	str	r3, [sp, #12]
   38a10:	beq	38ac8 <fputs@plt+0x334b0>
   38a14:	cmp	r1, #0
   38a18:	beq	38aa8 <fputs@plt+0x33490>
   38a1c:	ldr	r3, [r4, #244]	; 0xf4
   38a20:	ldrb	r3, [r3, #3]
   38a24:	cmp	r3, #2
   38a28:	beq	38a8c <fputs@plt+0x33474>
   38a2c:	mov	r2, #4
   38a30:	add	ip, sp, #8
   38a34:	mov	r3, r2
   38a38:	mov	r0, r4
   38a3c:	str	ip, [sp]
   38a40:	bl	38714 <fputs@plt+0x330fc>
   38a44:	cmp	r0, #0
   38a48:	blt	38a74 <fputs@plt+0x3345c>
   38a4c:	cmp	r6, #0
   38a50:	beq	38a9c <fputs@plt+0x33484>
   38a54:	ldr	r2, [r4, #244]	; 0xf4
   38a58:	ldr	r3, [sp, #8]
   38a5c:	ldrb	r2, [r2]
   38a60:	ldr	r3, [r3]
   38a64:	cmp	r2, #108	; 0x6c
   38a68:	revne	r3, r3
   38a6c:	mov	r0, #0
   38a70:	str	r3, [r6]
   38a74:	ldr	r2, [sp, #12]
   38a78:	ldr	r3, [r5]
   38a7c:	cmp	r2, r3
   38a80:	bne	38aa4 <fputs@plt+0x3348c>
   38a84:	add	sp, sp, #16
   38a88:	pop	{r4, r5, r6, pc}
   38a8c:	cmp	r2, #4
   38a90:	beq	38a2c <fputs@plt+0x33414>
   38a94:	mvn	r0, #73	; 0x49
   38a98:	b	38a74 <fputs@plt+0x3345c>
   38a9c:	mov	r0, r6
   38aa0:	b	38a74 <fputs@plt+0x3345c>
   38aa4:	bl	524c <__stack_chk_fail@plt>
   38aa8:	ldr	r0, [pc, #64]	; 38af0 <fputs@plt+0x334d8>
   38aac:	movw	r2, #4879	; 0x130f
   38ab0:	ldr	r1, [pc, #60]	; 38af4 <fputs@plt+0x334dc>
   38ab4:	ldr	r3, [pc, #60]	; 38af8 <fputs@plt+0x334e0>
   38ab8:	add	r0, pc, r0
   38abc:	add	r1, pc, r1
   38ac0:	add	r3, pc, r3
   38ac4:	bl	76bb0 <fputs@plt+0x71598>
   38ac8:	ldr	r0, [pc, #44]	; 38afc <fputs@plt+0x334e4>
   38acc:	movw	r2, #4878	; 0x130e
   38ad0:	ldr	r1, [pc, #40]	; 38b00 <fputs@plt+0x334e8>
   38ad4:	ldr	r3, [pc, #40]	; 38b04 <fputs@plt+0x334ec>
   38ad8:	add	r0, pc, r0
   38adc:	add	r1, pc, r1
   38ae0:	add	r3, pc, r3
   38ae4:	bl	76bb0 <fputs@plt+0x71598>
   38ae8:	andeq	r8, r7, r0, lsl #3
   38aec:	andeq	r0, r0, r0, asr #8
   38af0:	andeq	r2, r5, r8, ror #20
   38af4:	strdeq	r2, [r5], -r4
   38af8:	andeq	r3, r5, r0, lsr r3
   38afc:	andeq	r9, r4, r8, lsr r3
   38b00:	ldrdeq	r2, [r5], -r4
   38b04:	andeq	r3, r5, r0, lsl r3
   38b08:	push	{r4, lr}
   38b0c:	subs	r4, r0, #0
   38b10:	bne	38b20 <fputs@plt+0x33508>
   38b14:	b	38b48 <fputs@plt+0x33530>
   38b18:	mov	r0, r4
   38b1c:	bl	385e4 <fputs@plt+0x32fcc>
   38b20:	ldr	r3, [r4, #400]	; 0x190
   38b24:	cmp	r3, #0
   38b28:	bne	38b18 <fputs@plt+0x33500>
   38b2c:	ldr	r0, [r4, #396]	; 0x18c
   38b30:	bl	4e5c <free@plt>
   38b34:	mov	r3, #0
   38b38:	str	r3, [r4, #396]	; 0x18c
   38b3c:	str	r3, [r4, #404]	; 0x194
   38b40:	str	r3, [r4, #344]	; 0x158
   38b44:	pop	{r4, pc}
   38b48:	ldr	r0, [pc, #24]	; 38b68 <fputs@plt+0x33550>
   38b4c:	mov	r2, #134	; 0x86
   38b50:	ldr	r1, [pc, #20]	; 38b6c <fputs@plt+0x33554>
   38b54:	ldr	r3, [pc, #20]	; 38b70 <fputs@plt+0x33558>
   38b58:	add	r0, pc, r0
   38b5c:	add	r1, pc, r1
   38b60:	add	r3, pc, r3
   38b64:	bl	76bb0 <fputs@plt+0x71598>
   38b68:			; <UNDEFINED> instruction: 0x000492b8
   38b6c:	andeq	r2, r5, r4, asr r9
   38b70:	andeq	r3, r5, r4, asr r3
   38b74:	push	{r4, r5, r6, r7, lr}
   38b78:	subs	r5, r0, #0
   38b7c:	sub	sp, sp, #12
   38b80:	beq	38dbc <fputs@plt+0x337a4>
   38b84:	ldrb	r3, [r5, #240]	; 0xf0
   38b88:	tst	r3, #8
   38b8c:	bne	38d0c <fputs@plt+0x336f4>
   38b90:	ldr	r3, [r5, #316]	; 0x13c
   38b94:	add	r7, r5, #272	; 0x110
   38b98:	cmp	r3, #0
   38b9c:	movne	r4, r7
   38ba0:	bne	38bfc <fputs@plt+0x335e4>
   38ba4:	b	38c64 <fputs@plt+0x3364c>
   38ba8:	ldrd	r2, [r4, #24]
   38bac:	orrs	r0, r2, r3
   38bb0:	bne	38d9c <fputs@plt+0x33784>
   38bb4:	ldmib	r4, {r2, r3}
   38bb8:	cmp	r2, r3
   38bbc:	bne	38d7c <fputs@plt+0x33764>
   38bc0:	ldr	ip, [r4, #20]
   38bc4:	ldr	r0, [r5, #4]
   38bc8:	ldr	r3, [r4, #16]
   38bcc:	str	ip, [sp]
   38bd0:	bl	37078 <fputs@plt+0x31a60>
   38bd4:	cmp	r7, r4
   38bd8:	beq	38be4 <fputs@plt+0x335cc>
   38bdc:	mov	r0, r4
   38be0:	bl	4e5c <free@plt>
   38be4:	ldr	r3, [r5, #316]	; 0x13c
   38be8:	sub	r3, r3, #1
   38bec:	str	r3, [r5, #316]	; 0x13c
   38bf0:	cmp	r3, #0
   38bf4:	beq	38c64 <fputs@plt+0x3364c>
   38bf8:	mov	r4, r6
   38bfc:	ldr	r1, [r4, #32]
   38c00:	ldr	r6, [r4]
   38c04:	cmp	r1, #0
   38c08:	ldrb	r3, [r4, #36]	; 0x24
   38c0c:	blt	38c48 <fputs@plt+0x33630>
   38c10:	tst	r3, #4
   38c14:	beq	38ba8 <fputs@plt+0x33590>
   38c18:	ldr	r3, [r4, #16]
   38c1c:	cmp	r3, #0
   38c20:	beq	38c3c <fputs@plt+0x33624>
   38c24:	mov	r1, r3
   38c28:	ldr	r0, [r4, #8]
   38c2c:	bl	53f0 <munmap@plt>
   38c30:	cmp	r0, #0
   38c34:	bne	38d5c <fputs@plt+0x33744>
   38c38:	ldr	r1, [r4, #32]
   38c3c:	mov	r0, r1
   38c40:	bl	65fb8 <fputs@plt+0x609a0>
   38c44:	b	38bd4 <fputs@plt+0x335bc>
   38c48:	tst	r3, #2
   38c4c:	bne	38cfc <fputs@plt+0x336e4>
   38c50:	tst	r3, #1
   38c54:	beq	38bd4 <fputs@plt+0x335bc>
   38c58:	ldr	r0, [r4, #4]
   38c5c:	bl	4e5c <free@plt>
   38c60:	b	38bd4 <fputs@plt+0x335bc>
   38c64:	ldrb	r2, [r5, #240]	; 0xf0
   38c68:	mov	r3, #0
   38c6c:	str	r3, [r5, #312]	; 0x138
   38c70:	tst	r2, #64	; 0x40
   38c74:	str	r3, [r5, #324]	; 0x144
   38c78:	str	r3, [r5, #328]	; 0x148
   38c7c:	bne	38d3c <fputs@plt+0x33724>
   38c80:	tst	r2, #16
   38c84:	bne	38d30 <fputs@plt+0x33718>
   38c88:	ldr	r0, [r5, #4]
   38c8c:	bl	2aae4 <fputs@plt+0x254cc>
   38c90:	ldrb	r3, [r5, #240]	; 0xf0
   38c94:	tst	r3, #32
   38c98:	bne	38d18 <fputs@plt+0x33700>
   38c9c:	ldr	r0, [r5, #408]	; 0x198
   38ca0:	add	r3, r5, #412	; 0x19c
   38ca4:	cmp	r0, r3
   38ca8:	beq	38cb0 <fputs@plt+0x33698>
   38cac:	bl	4e5c <free@plt>
   38cb0:	ldr	r0, [r5, #508]	; 0x1fc
   38cb4:	cmp	r0, #0
   38cb8:	beq	38cc8 <fputs@plt+0x336b0>
   38cbc:	bl	4e5c <free@plt>
   38cc0:	mov	r3, #0
   38cc4:	str	r3, [r5, #508]	; 0x1fc
   38cc8:	mov	r0, r5
   38ccc:	bl	38b08 <fputs@plt+0x334f0>
   38cd0:	ldr	r3, [r5, #400]	; 0x190
   38cd4:	cmp	r3, #0
   38cd8:	bne	38ddc <fputs@plt+0x337c4>
   38cdc:	mov	r0, r5
   38ce0:	bl	385e4 <fputs@plt+0x32fcc>
   38ce4:	add	r0, r5, #48	; 0x30
   38ce8:	bl	42cc4 <fputs@plt+0x3d6ac>
   38cec:	mov	r0, r5
   38cf0:	add	sp, sp, #12
   38cf4:	pop	{r4, r5, r6, r7, lr}
   38cf8:	b	4e5c <free@plt>
   38cfc:	ldr	r0, [r4, #8]
   38d00:	ldr	r1, [r4, #16]
   38d04:	bl	53f0 <munmap@plt>
   38d08:	b	38bd4 <fputs@plt+0x335bc>
   38d0c:	ldr	r0, [r5, #244]	; 0xf4
   38d10:	bl	4e5c <free@plt>
   38d14:	b	38b90 <fputs@plt+0x33578>
   38d18:	ldr	r0, [r5, #336]	; 0x150
   38d1c:	ldr	r1, [r5, #332]	; 0x14c
   38d20:	bl	66020 <fputs@plt+0x60a08>
   38d24:	ldr	r0, [r5, #336]	; 0x150
   38d28:	bl	4e5c <free@plt>
   38d2c:	b	38c9c <fputs@plt+0x33684>
   38d30:	ldr	r0, [r5, #432]	; 0x1b0
   38d34:	bl	4e5c <free@plt>
   38d38:	b	38c88 <fputs@plt+0x33670>
   38d3c:	ldr	r0, [r5, #4]
   38d40:	ldr	r2, [r5, #432]	; 0x1b0
   38d44:	ldr	r3, [r0, #420]	; 0x1a4
   38d48:	rsb	r2, r3, r2
   38d4c:	asr	r3, r2, #31
   38d50:	bl	352b8 <fputs@plt+0x2fca0>
   38d54:	ldrb	r2, [r5, #240]	; 0xf0
   38d58:	b	38c80 <fputs@plt+0x33668>
   38d5c:	ldr	r0, [pc, #152]	; 38dfc <fputs@plt+0x337e4>
   38d60:	mov	r2, #74	; 0x4a
   38d64:	ldr	r1, [pc, #148]	; 38e00 <fputs@plt+0x337e8>
   38d68:	ldr	r3, [pc, #148]	; 38e04 <fputs@plt+0x337ec>
   38d6c:	add	r0, pc, r0
   38d70:	add	r1, pc, r1
   38d74:	add	r3, pc, r3
   38d78:	bl	76bb0 <fputs@plt+0x71598>
   38d7c:	ldr	r0, [pc, #132]	; 38e08 <fputs@plt+0x337f0>
   38d80:	mov	r2, #70	; 0x46
   38d84:	ldr	r1, [pc, #128]	; 38e0c <fputs@plt+0x337f4>
   38d88:	ldr	r3, [pc, #128]	; 38e10 <fputs@plt+0x337f8>
   38d8c:	add	r0, pc, r0
   38d90:	add	r1, pc, r1
   38d94:	add	r3, pc, r3
   38d98:	bl	76bb0 <fputs@plt+0x71598>
   38d9c:	ldr	r0, [pc, #112]	; 38e14 <fputs@plt+0x337fc>
   38da0:	mov	r2, #69	; 0x45
   38da4:	ldr	r1, [pc, #108]	; 38e18 <fputs@plt+0x33800>
   38da8:	ldr	r3, [pc, #108]	; 38e1c <fputs@plt+0x33804>
   38dac:	add	r0, pc, r0
   38db0:	add	r1, pc, r1
   38db4:	add	r3, pc, r3
   38db8:	bl	76bb0 <fputs@plt+0x71598>
   38dbc:	ldr	r0, [pc, #92]	; 38e20 <fputs@plt+0x33808>
   38dc0:	mov	r2, #147	; 0x93
   38dc4:	ldr	r1, [pc, #88]	; 38e24 <fputs@plt+0x3380c>
   38dc8:	ldr	r3, [pc, #88]	; 38e28 <fputs@plt+0x33810>
   38dcc:	add	r0, pc, r0
   38dd0:	add	r1, pc, r1
   38dd4:	add	r3, pc, r3
   38dd8:	bl	76bb0 <fputs@plt+0x71598>
   38ddc:	ldr	r0, [pc, #72]	; 38e2c <fputs@plt+0x33814>
   38de0:	mov	r2, #176	; 0xb0
   38de4:	ldr	r1, [pc, #68]	; 38e30 <fputs@plt+0x33818>
   38de8:	ldr	r3, [pc, #68]	; 38e34 <fputs@plt+0x3381c>
   38dec:	add	r0, pc, r0
   38df0:	add	r1, pc, r1
   38df4:	add	r3, pc, r3
   38df8:	bl	76bb0 <fputs@plt+0x71598>
   38dfc:	strdeq	r2, [r5], -r0
   38e00:	andeq	r2, r5, r0, asr #14
   38e04:	strdeq	r2, [r5], -r0
   38e08:			; <UNDEFINED> instruction: 0x000527b0
   38e0c:	andeq	r2, r5, r0, lsr #14
   38e10:	ldrdeq	r2, [r5], -r0
   38e14:	andeq	r2, r5, r8, ror r7
   38e18:	andeq	r2, r5, r0, lsl #14
   38e1c:			; <UNDEFINED> instruction: 0x000525b0
   38e20:	andeq	r9, r4, r4, asr #32
   38e24:	andeq	r2, r5, r0, ror #13
   38e28:			; <UNDEFINED> instruction: 0x000521b8
   38e2c:	muleq	r5, ip, r7
   38e30:	andeq	r2, r5, r0, asr #13
   38e34:	muleq	r5, r8, r1
   38e38:	subs	r1, r0, #0
   38e3c:	push	{r3, r4, r5, lr}
   38e40:	mov	r4, r2
   38e44:	mov	r5, r3
   38e48:	beq	38ef4 <fputs@plt+0x338dc>
   38e4c:	cmp	r5, #0
   38e50:	cmpeq	r4, #255	; 0xff
   38e54:	bhi	38ee4 <fputs@plt+0x338cc>
   38e58:	ldr	r3, [r1, #244]	; 0xf4
   38e5c:	mov	r1, #8
   38e60:	ldrb	r3, [r3, #3]
   38e64:	cmp	r3, #2
   38e68:	beq	38eac <fputs@plt+0x33894>
   38e6c:	mov	r3, #0
   38e70:	mov	r2, r1
   38e74:	bl	37cbc <fputs@plt+0x326a4>
   38e78:	subs	r3, r0, #0
   38e7c:	beq	38eec <fputs@plt+0x338d4>
   38e80:	ldr	r1, [sp, #16]
   38e84:	mov	r2, #0
   38e88:	mov	r0, r2
   38e8c:	strb	r2, [r3, #3]
   38e90:	strb	r4, [r3]
   38e94:	mov	r2, #117	; 0x75
   38e98:	str	r1, [r3, #4]
   38e9c:	mov	r1, #1
   38ea0:	strb	r2, [r3, #2]
   38ea4:	strb	r1, [r3, #1]
   38ea8:	pop	{r3, r4, r5, pc}
   38eac:	mov	r3, #1
   38eb0:	mov	r2, #14
   38eb4:	bl	37cbc <fputs@plt+0x326a4>
   38eb8:	subs	r3, r0, #0
   38ebc:	beq	38eec <fputs@plt+0x338d4>
   38ec0:	ldr	r1, [sp, #16]
   38ec4:	mov	r2, #0
   38ec8:	mov	r0, r2
   38ecc:	strb	r2, [r3, #12]
   38ed0:	strd	r4, [r3]
   38ed4:	mov	r2, #117	; 0x75
   38ed8:	str	r1, [r3, #8]
   38edc:	strb	r2, [r3, #13]
   38ee0:	pop	{r3, r4, r5, pc}
   38ee4:	mvn	r0, #21
   38ee8:	pop	{r3, r4, r5, pc}
   38eec:	mvn	r0, #11
   38ef0:	pop	{r3, r4, r5, pc}
   38ef4:	ldr	r0, [pc, #24]	; 38f14 <fputs@plt+0x338fc>
   38ef8:	movw	r2, #361	; 0x169
   38efc:	ldr	r1, [pc, #20]	; 38f18 <fputs@plt+0x33900>
   38f00:	ldr	r3, [pc, #20]	; 38f1c <fputs@plt+0x33904>
   38f04:	add	r0, pc, r0
   38f08:	add	r1, pc, r1
   38f0c:	add	r3, pc, r3
   38f10:	bl	76bb0 <fputs@plt+0x71598>
   38f14:	andeq	r8, r4, ip, lsl #30
   38f18:	andeq	r2, r5, r8, lsr #11
   38f1c:	andeq	r2, r5, r0, asr #2
   38f20:	push	{r3, r4, r5, lr}
   38f24:	subs	r3, r0, #0
   38f28:	mov	r5, r1
   38f2c:	beq	38fb0 <fputs@plt+0x33998>
   38f30:	ldr	r3, [r3, #244]	; 0xf4
   38f34:	ldrb	r3, [r3, #3]
   38f38:	cmp	r3, #2
   38f3c:	bne	38f90 <fputs@plt+0x33978>
   38f40:	bl	38550 <fputs@plt+0x32f38>
   38f44:	mov	r4, r0
   38f48:	ldrb	r0, [r0, #1]
   38f4c:	ands	r0, r0, #1
   38f50:	popeq	{r3, r4, r5, pc}
   38f54:	ldr	r2, [r4, #36]	; 0x24
   38f58:	mov	r3, #4
   38f5c:	add	r1, r4, #40	; 0x28
   38f60:	add	r0, r4, #32
   38f64:	add	r2, r2, #1
   38f68:	bl	6bfc8 <fputs@plt+0x669b0>
   38f6c:	cmp	r0, #0
   38f70:	ldrne	r3, [r4, #36]	; 0x24
   38f74:	movne	r0, #0
   38f78:	ldrne	r2, [r4, #32]
   38f7c:	mvneq	r0, #11
   38f80:	addne	r1, r3, #1
   38f84:	strne	r1, [r4, #36]	; 0x24
   38f88:	strne	r5, [r2, r3, lsl #2]
   38f8c:	pop	{r3, r4, r5, pc}
   38f90:	ldr	r0, [pc, #56]	; 38fd0 <fputs@plt+0x339b8>
   38f94:	movw	r2, #1330	; 0x532
   38f98:	ldr	r1, [pc, #52]	; 38fd4 <fputs@plt+0x339bc>
   38f9c:	ldr	r3, [pc, #52]	; 38fd8 <fputs@plt+0x339c0>
   38fa0:	add	r0, pc, r0
   38fa4:	add	r1, pc, r1
   38fa8:	add	r3, pc, r3
   38fac:	bl	76bb0 <fputs@plt+0x71598>
   38fb0:	ldr	r0, [pc, #36]	; 38fdc <fputs@plt+0x339c4>
   38fb4:	movw	r2, #1329	; 0x531
   38fb8:	ldr	r1, [pc, #32]	; 38fe0 <fputs@plt+0x339c8>
   38fbc:	ldr	r3, [pc, #32]	; 38fe4 <fputs@plt+0x339cc>
   38fc0:	add	r0, pc, r0
   38fc4:	add	r1, pc, r1
   38fc8:	add	r3, pc, r3
   38fcc:	bl	76bb0 <fputs@plt+0x71598>
   38fd0:	andeq	r2, r5, r0, lsl #12
   38fd4:	andeq	r2, r5, ip, lsl #10
   38fd8:	andeq	r2, r5, r8, lsr #26
   38fdc:	andeq	r8, r4, r0, asr lr
   38fe0:	andeq	r2, r5, ip, ror #9
   38fe4:	andeq	r2, r5, r8, lsl #26
   38fe8:	ldr	r3, [pc, #784]	; 39300 <fputs@plt+0x33ce8>
   38fec:	cmp	r0, #0
   38ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38ff4:	add	fp, sp, #32
   38ff8:	ldr	ip, [pc, #772]	; 39304 <fputs@plt+0x33cec>
   38ffc:	sub	sp, sp, #20
   39000:	add	r3, pc, r3
   39004:	mov	r4, r1
   39008:	mov	r6, r2
   3900c:	ldr	r5, [r3, ip]
   39010:	ldr	r3, [r5]
   39014:	str	r3, [fp, #-40]	; 0xffffffd8
   39018:	beq	39260 <fputs@plt+0x33c48>
   3901c:	cmp	r1, #0
   39020:	beq	392a0 <fputs@plt+0x33c88>
   39024:	cmp	r2, #0
   39028:	beq	39280 <fputs@plt+0x33c68>
   3902c:	ldr	r3, [r0, #244]	; 0xf4
   39030:	ldrb	r3, [r3, #3]
   39034:	cmp	r3, #2
   39038:	movne	r0, #0
   3903c:	beq	39058 <fputs@plt+0x33a40>
   39040:	ldr	r2, [fp, #-40]	; 0xffffffd8
   39044:	ldr	r3, [r5]
   39048:	cmp	r2, r3
   3904c:	bne	3925c <fputs@plt+0x33c44>
   39050:	sub	sp, fp, #32
   39054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39058:	ldrb	r3, [r1]
   3905c:	cmp	r3, #97	; 0x61
   39060:	beq	390cc <fputs@plt+0x33ab4>
   39064:	cmp	r3, #114	; 0x72
   39068:	cmpne	r3, #0
   3906c:	bne	3909c <fputs@plt+0x33a84>
   39070:	ldr	r2, [r4, #44]	; 0x2c
   39074:	ldr	r3, [r4, #36]	; 0x24
   39078:	add	r2, r2, #1
   3907c:	cmp	r2, r3
   39080:	bcc	39124 <fputs@plt+0x33b0c>
   39084:	ldr	r2, [r4, #24]
   39088:	mov	r3, #0
   3908c:	str	r2, [r6]
   39090:	mov	r0, r3
   39094:	str	r3, [r4, #48]	; 0x30
   39098:	b	39040 <fputs@plt+0x33a28>
   3909c:	cmp	r3, #101	; 0x65
   390a0:	beq	39070 <fputs@plt+0x33a58>
   390a4:	cmp	r3, #118	; 0x76
   390a8:	beq	39084 <fputs@plt+0x33a6c>
   390ac:	ldr	r0, [pc, #596]	; 39308 <fputs@plt+0x33cf0>
   390b0:	movw	r2, #3284	; 0xcd4
   390b4:	ldr	r1, [pc, #592]	; 3930c <fputs@plt+0x33cf4>
   390b8:	ldr	r3, [pc, #592]	; 39310 <fputs@plt+0x33cf8>
   390bc:	add	r0, pc, r0
   390c0:	add	r1, pc, r1
   390c4:	add	r3, pc, r3
   390c8:	bl	76e48 <fputs@plt+0x71830>
   390cc:	ldr	r8, [r1, #12]
   390d0:	mov	r0, r8
   390d4:	bl	49d58 <fputs@plt+0x44740>
   390d8:	subs	r7, r0, #0
   390dc:	blt	39200 <fputs@plt+0x33be8>
   390e0:	ldr	r8, [r4, #24]
   390e4:	mov	r1, r7
   390e8:	ldr	r9, [r4, #20]
   390ec:	ldr	sl, [r4, #44]	; 0x2c
   390f0:	rsb	r0, r9, r8
   390f4:	bl	7f53c <fputs@plt+0x79f24>
   390f8:	add	sl, sl, #1
   390fc:	cmp	sl, r0
   39100:	bcs	391f8 <fputs@plt+0x33be0>
   39104:	mla	r9, sl, r7, r9
   39108:	str	r9, [r6]
   3910c:	ldr	r3, [r4, #44]	; 0x2c
   39110:	str	r7, [r4, #48]	; 0x30
   39114:	add	r3, r3, #1
   39118:	str	r3, [r4, #44]	; 0x2c
   3911c:	mov	r0, #0
   39120:	b	39040 <fputs@plt+0x33a28>
   39124:	ldr	r0, [r4, #12]
   39128:	sub	r1, fp, #48	; 0x30
   3912c:	ldr	r3, [r4, #4]
   39130:	add	r0, r0, r3
   39134:	bl	446b4 <fputs@plt+0x3f09c>
   39138:	cmp	r0, #0
   3913c:	blt	39040 <fputs@plt+0x33a28>
   39140:	ldr	r2, [fp, #-48]	; 0xffffffd0
   39144:	sub	r1, fp, #44	; 0x2c
   39148:	ldr	r3, [r4, #4]
   3914c:	ldr	r0, [r4, #12]
   39150:	add	r3, r2, r3
   39154:	add	r0, r0, r3
   39158:	bl	446b4 <fputs@plt+0x3f09c>
   3915c:	cmp	r0, #0
   39160:	blt	39040 <fputs@plt+0x33a28>
   39164:	ldr	r7, [fp, #-44]	; 0xffffffd4
   39168:	mov	r9, sp
   3916c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   39170:	mov	r8, #0
   39174:	add	r0, r7, #8
   39178:	ldr	r3, [r4, #4]
   3917c:	bic	r0, r0, #7
   39180:	ldr	r1, [r4, #12]
   39184:	sub	sp, sp, r0
   39188:	add	r3, r2, r3
   3918c:	add	r1, r1, r3
   39190:	mov	r2, r7
   39194:	mov	r0, sp
   39198:	bl	5018 <memcpy@plt>
   3919c:	strb	r8, [sp, r7]
   391a0:	mov	r0, sp
   391a4:	bl	49a78 <fputs@plt+0x44460>
   391a8:	mov	sp, r9
   391ac:	subs	r2, r0, #0
   391b0:	ble	392c0 <fputs@plt+0x33ca8>
   391b4:	ldr	ip, [r4, #44]	; 0x2c
   391b8:	rsb	r3, r2, #0
   391bc:	ldr	r1, [r4, #32]
   391c0:	mov	r0, r8
   391c4:	ldr	r1, [r1, ip, lsl #2]
   391c8:	sub	r1, r1, #1
   391cc:	add	r2, r1, r2
   391d0:	and	r3, r3, r2
   391d4:	str	r3, [r6]
   391d8:	ldr	r2, [r4, #44]	; 0x2c
   391dc:	ldr	r1, [r4, #32]
   391e0:	add	r2, r2, #1
   391e4:	ldr	r1, [r1, r2, lsl #2]
   391e8:	str	r2, [r4, #44]	; 0x2c
   391ec:	rsb	r3, r3, r1
   391f0:	str	r3, [r4, #48]	; 0x30
   391f4:	b	39040 <fputs@plt+0x33a28>
   391f8:	mov	r2, r8
   391fc:	b	39088 <fputs@plt+0x33a70>
   39200:	ldr	r7, [r4, #44]	; 0x2c
   39204:	ldr	r3, [r4, #36]	; 0x24
   39208:	add	r2, r7, #1
   3920c:	cmp	r2, r3
   39210:	bcs	39084 <fputs@plt+0x33a6c>
   39214:	mov	r0, r8
   39218:	bl	49a78 <fputs@plt+0x44460>
   3921c:	cmp	r0, #0
   39220:	ble	392e0 <fputs@plt+0x33cc8>
   39224:	ldr	r3, [r4, #32]
   39228:	rsb	r2, r0, #0
   3922c:	ldr	r3, [r3, r7, lsl #2]
   39230:	sub	r3, r3, #1
   39234:	add	r0, r3, r0
   39238:	and	r2, r2, r0
   3923c:	str	r2, [r6]
   39240:	ldr	r3, [r4, #44]	; 0x2c
   39244:	ldr	r1, [r4, #32]
   39248:	add	r3, r3, #1
   3924c:	ldr	r1, [r1, r3, lsl #2]
   39250:	rsb	r2, r2, r1
   39254:	str	r2, [r4, #48]	; 0x30
   39258:	b	39118 <fputs@plt+0x33b00>
   3925c:	bl	524c <__stack_chk_fail@plt>
   39260:	ldr	r0, [pc, #172]	; 39314 <fputs@plt+0x33cfc>
   39264:	movw	r2, #3213	; 0xc8d
   39268:	ldr	r1, [pc, #168]	; 39318 <fputs@plt+0x33d00>
   3926c:	ldr	r3, [pc, #168]	; 3931c <fputs@plt+0x33d04>
   39270:	add	r0, pc, r0
   39274:	add	r1, pc, r1
   39278:	add	r3, pc, r3
   3927c:	bl	76bb0 <fputs@plt+0x71598>
   39280:	ldr	r0, [pc, #152]	; 39320 <fputs@plt+0x33d08>
   39284:	movw	r2, #3215	; 0xc8f
   39288:	ldr	r1, [pc, #148]	; 39324 <fputs@plt+0x33d0c>
   3928c:	ldr	r3, [pc, #148]	; 39328 <fputs@plt+0x33d10>
   39290:	add	r0, pc, r0
   39294:	add	r1, pc, r1
   39298:	add	r3, pc, r3
   3929c:	bl	76bb0 <fputs@plt+0x71598>
   392a0:	ldr	r0, [pc, #132]	; 3932c <fputs@plt+0x33d14>
   392a4:	movw	r2, #3214	; 0xc8e
   392a8:	ldr	r1, [pc, #128]	; 39330 <fputs@plt+0x33d18>
   392ac:	ldr	r3, [pc, #128]	; 39334 <fputs@plt+0x33d1c>
   392b0:	add	r0, pc, r0
   392b4:	add	r1, pc, r1
   392b8:	add	r3, pc, r3
   392bc:	bl	76bb0 <fputs@plt+0x71598>
   392c0:	ldr	r0, [pc, #112]	; 39338 <fputs@plt+0x33d20>
   392c4:	movw	r2, #3274	; 0xcca
   392c8:	ldr	r1, [pc, #108]	; 3933c <fputs@plt+0x33d24>
   392cc:	ldr	r3, [pc, #108]	; 39340 <fputs@plt+0x33d28>
   392d0:	add	r0, pc, r0
   392d4:	add	r1, pc, r1
   392d8:	add	r3, pc, r3
   392dc:	bl	76bb0 <fputs@plt+0x71598>
   392e0:	ldr	r0, [pc, #92]	; 39344 <fputs@plt+0x33d2c>
   392e4:	movw	r2, #3233	; 0xca1
   392e8:	ldr	r1, [pc, #88]	; 39348 <fputs@plt+0x33d30>
   392ec:	ldr	r3, [pc, #88]	; 3934c <fputs@plt+0x33d34>
   392f0:	add	r0, pc, r0
   392f4:	add	r1, pc, r1
   392f8:	add	r3, pc, r3
   392fc:	bl	76bb0 <fputs@plt+0x71598>
   39300:	andeq	r7, r7, r8, ror fp
   39304:	andeq	r0, r0, r0, asr #8
   39308:	andeq	r2, r5, r0, lsl r5
   3930c:	strdeq	r2, [r5], -r0
   39310:			; <UNDEFINED> instruction: 0x000523b8
   39314:	andeq	r8, r4, r0, lsr #23
   39318:	andeq	r2, r5, ip, lsr r2
   3931c:	andeq	r2, r5, r4, lsl #4
   39320:	andeq	r2, r5, ip, ror #4
   39324:	andeq	r2, r5, ip, lsl r2
   39328:	andeq	r2, r5, r4, ror #3
   3932c:	strdeq	sp, [r5], -r8
   39330:	strdeq	r2, [r5], -ip
   39334:	andeq	r2, r5, r4, asr #3
   39338:	andeq	r2, r5, ip, ror #5
   3933c:	ldrdeq	r2, [r5], -ip
   39340:	andeq	r2, r5, r4, lsr #3
   39344:	andeq	r2, r5, ip, asr #5
   39348:			; <UNDEFINED> instruction: 0x000521bc
   3934c:	andeq	r2, r5, r4, lsl #3
   39350:	push	{r4, lr}
   39354:	mov	r4, r0
   39358:	bl	38518 <fputs@plt+0x32f00>
   3935c:	cmp	r0, #0
   39360:	popeq	{r4, pc}
   39364:	mov	r0, r4
   39368:	mov	r1, #1
   3936c:	pop	{r4, lr}
   39370:	b	4478c <fputs@plt+0x3f174>
   39374:	ldr	ip, [pc, #320]	; 394bc <fputs@plt+0x33ea4>
   39378:	push	{r4, r5, r6, r7, r8, r9, lr}
   3937c:	add	ip, pc, ip
   39380:	ldr	r4, [pc, #312]	; 394c0 <fputs@plt+0x33ea8>
   39384:	mov	r8, r3
   39388:	sub	sp, sp, #20
   3938c:	subs	r6, r0, #0
   39390:	mov	r7, r2
   39394:	mov	r5, r1
   39398:	ldr	r4, [ip, r4]
   3939c:	ldr	r3, [r4]
   393a0:	str	r3, [sp, #12]
   393a4:	beq	3949c <fputs@plt+0x33e84>
   393a8:	cmp	r1, #0
   393ac:	beq	3947c <fputs@plt+0x33e64>
   393b0:	ldr	r3, [r6, #244]	; 0xf4
   393b4:	ldrb	r3, [r3, #3]
   393b8:	cmp	r3, #2
   393bc:	beq	39444 <fputs@plt+0x33e2c>
   393c0:	mov	r2, #1
   393c4:	add	r9, sp, #8
   393c8:	mov	r3, r2
   393cc:	str	r9, [sp]
   393d0:	bl	38714 <fputs@plt+0x330fc>
   393d4:	cmp	r0, #0
   393d8:	blt	3942c <fputs@plt+0x33e14>
   393dc:	ldr	r3, [sp, #8]
   393e0:	mov	r2, #1
   393e4:	mov	r0, r6
   393e8:	mov	r1, r5
   393ec:	ldrb	r7, [r3]
   393f0:	str	r9, [sp]
   393f4:	add	r3, r7, r2
   393f8:	bl	38714 <fputs@plt+0x330fc>
   393fc:	cmp	r0, #0
   39400:	blt	3942c <fputs@plt+0x33e14>
   39404:	mov	r1, r7
   39408:	ldr	r0, [sp, #8]
   3940c:	bl	39350 <fputs@plt+0x33d38>
   39410:	cmp	r0, #0
   39414:	beq	39470 <fputs@plt+0x33e58>
   39418:	cmp	r8, #0
   3941c:	ldrne	r3, [sp, #8]
   39420:	movne	r0, #0
   39424:	moveq	r0, r8
   39428:	strne	r3, [r8]
   3942c:	ldr	r2, [sp, #12]
   39430:	ldr	r3, [r4]
   39434:	cmp	r2, r3
   39438:	bne	39478 <fputs@plt+0x33e60>
   3943c:	add	sp, sp, #20
   39440:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39444:	cmp	r2, #0
   39448:	beq	39470 <fputs@plt+0x33e58>
   3944c:	add	r3, sp, #8
   39450:	mov	r2, #1
   39454:	str	r3, [sp]
   39458:	mov	r3, r7
   3945c:	bl	38714 <fputs@plt+0x330fc>
   39460:	cmp	r0, #0
   39464:	subge	r7, r7, #1
   39468:	bge	39404 <fputs@plt+0x33dec>
   3946c:	b	3942c <fputs@plt+0x33e14>
   39470:	mvn	r0, #73	; 0x49
   39474:	b	3942c <fputs@plt+0x33e14>
   39478:	bl	524c <__stack_chk_fail@plt>
   3947c:	ldr	r0, [pc, #64]	; 394c4 <fputs@plt+0x33eac>
   39480:	movw	r2, #4985	; 0x1379
   39484:	ldr	r1, [pc, #60]	; 394c8 <fputs@plt+0x33eb0>
   39488:	ldr	r3, [pc, #60]	; 394cc <fputs@plt+0x33eb4>
   3948c:	add	r0, pc, r0
   39490:	add	r1, pc, r1
   39494:	add	r3, pc, r3
   39498:	bl	76bb0 <fputs@plt+0x71598>
   3949c:	ldr	r0, [pc, #44]	; 394d0 <fputs@plt+0x33eb8>
   394a0:	movw	r2, #4984	; 0x1378
   394a4:	ldr	r1, [pc, #40]	; 394d4 <fputs@plt+0x33ebc>
   394a8:	ldr	r3, [pc, #40]	; 394d8 <fputs@plt+0x33ec0>
   394ac:	add	r0, pc, r0
   394b0:	add	r1, pc, r1
   394b4:	add	r3, pc, r3
   394b8:	bl	76bb0 <fputs@plt+0x71598>
   394bc:	strdeq	r7, [r7], -ip
   394c0:	andeq	r0, r0, r0, asr #8
   394c4:	muleq	r5, r4, r0
   394c8:	andeq	r2, r5, r0, lsr #32
   394cc:	strdeq	r1, [r5], -ip
   394d0:	andeq	r8, r4, r4, ror #18
   394d4:	andeq	r2, r5, r0
   394d8:	ldrdeq	r1, [r5], -ip
   394dc:	push	{r4, lr}
   394e0:	mov	r4, r0
   394e4:	bl	38518 <fputs@plt+0x32f00>
   394e8:	cmp	r0, #0
   394ec:	popeq	{r4, pc}
   394f0:	mov	r0, r4
   394f4:	bl	78480 <fputs@plt+0x72e68>
   394f8:	adds	r0, r0, #0
   394fc:	movne	r0, #1
   39500:	pop	{r4, pc}
   39504:	push	{r4, r5, r6, r7, r8, r9, lr}
   39508:	mov	r4, r2
   3950c:	ldr	r5, [pc, #364]	; 39680 <fputs@plt+0x34068>
   39510:	sub	sp, sp, #28
   39514:	ldr	ip, [pc, #360]	; 39684 <fputs@plt+0x3406c>
   39518:	subs	r6, r0, #0
   3951c:	add	r5, pc, r5
   39520:	mov	r7, r1
   39524:	mov	r9, r3
   39528:	ldr	r8, [sp, #56]	; 0x38
   3952c:	mov	r2, r5
   39530:	ldr	r5, [r5, ip]
   39534:	ldr	r2, [r5]
   39538:	str	r2, [sp, #20]
   3953c:	beq	39660 <fputs@plt+0x34048>
   39540:	cmp	r4, #0
   39544:	beq	39640 <fputs@plt+0x34028>
   39548:	ldr	r2, [r6, #244]	; 0xf4
   3954c:	ldrb	r2, [r2, #3]
   39550:	cmp	r2, #2
   39554:	beq	395f4 <fputs@plt+0x33fdc>
   39558:	mov	r1, r4
   3955c:	mov	r2, #4
   39560:	add	r3, sp, #12
   39564:	bl	389e8 <fputs@plt+0x333d0>
   39568:	cmp	r0, #0
   3956c:	blt	395dc <fputs@plt+0x33fc4>
   39570:	ldr	r3, [sp, #12]
   39574:	add	r2, sp, #16
   39578:	mov	r0, r6
   3957c:	str	r2, [sp]
   39580:	mov	r1, r4
   39584:	add	r3, r3, #1
   39588:	mov	r2, #1
   3958c:	bl	38714 <fputs@plt+0x330fc>
   39590:	cmp	r0, #0
   39594:	blt	395dc <fputs@plt+0x33fc4>
   39598:	ldr	r1, [sp, #12]
   3959c:	cmp	r7, #0
   395a0:	beq	39624 <fputs@plt+0x3400c>
   395a4:	ldr	r4, [sp, #16]
   395a8:	mov	r0, r4
   395ac:	bl	38518 <fputs@plt+0x32f00>
   395b0:	cmp	r0, #0
   395b4:	beq	39634 <fputs@plt+0x3401c>
   395b8:	mov	r0, r4
   395bc:	blx	r7
   395c0:	cmp	r0, #0
   395c4:	beq	39634 <fputs@plt+0x3401c>
   395c8:	cmp	r8, #0
   395cc:	moveq	r0, r8
   395d0:	ldrne	r3, [sp, #16]
   395d4:	movne	r0, #0
   395d8:	strne	r3, [r8]
   395dc:	ldr	r2, [sp, #20]
   395e0:	ldr	r3, [r5]
   395e4:	cmp	r2, r3
   395e8:	bne	3963c <fputs@plt+0x34024>
   395ec:	add	sp, sp, #28
   395f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   395f4:	cmp	r3, #0
   395f8:	beq	39634 <fputs@plt+0x3401c>
   395fc:	add	ip, sp, #16
   39600:	mov	r1, r4
   39604:	mov	r2, #1
   39608:	str	ip, [sp]
   3960c:	bl	38714 <fputs@plt+0x330fc>
   39610:	cmp	r0, #0
   39614:	blt	395dc <fputs@plt+0x33fc4>
   39618:	sub	r1, r9, #1
   3961c:	str	r1, [sp, #12]
   39620:	b	3959c <fputs@plt+0x33f84>
   39624:	ldr	r0, [sp, #16]
   39628:	bl	394dc <fputs@plt+0x33ec4>
   3962c:	cmp	r0, #0
   39630:	bne	395c8 <fputs@plt+0x33fb0>
   39634:	mvn	r0, #73	; 0x49
   39638:	b	395dc <fputs@plt+0x33fc4>
   3963c:	bl	524c <__stack_chk_fail@plt>
   39640:	ldr	r0, [pc, #64]	; 39688 <fputs@plt+0x34070>
   39644:	movw	r2, #4935	; 0x1347
   39648:	ldr	r1, [pc, #60]	; 3968c <fputs@plt+0x34074>
   3964c:	ldr	r3, [pc, #60]	; 39690 <fputs@plt+0x34078>
   39650:	add	r0, pc, r0
   39654:	add	r1, pc, r1
   39658:	add	r3, pc, r3
   3965c:	bl	76bb0 <fputs@plt+0x71598>
   39660:	ldr	r0, [pc, #44]	; 39694 <fputs@plt+0x3407c>
   39664:	movw	r2, #4934	; 0x1346
   39668:	ldr	r1, [pc, #40]	; 39698 <fputs@plt+0x34080>
   3966c:	ldr	r3, [pc, #40]	; 3969c <fputs@plt+0x34084>
   39670:	add	r0, pc, r0
   39674:	add	r1, pc, r1
   39678:	add	r3, pc, r3
   3967c:	bl	76bb0 <fputs@plt+0x71598>
   39680:	andeq	r7, r7, ip, asr r6
   39684:	andeq	r0, r0, r0, asr #8
   39688:	ldrdeq	r1, [r5], -r0
   3968c:	andeq	r1, r5, ip, asr lr
   39690:	muleq	r5, r8, fp
   39694:	andeq	r8, r4, r0, lsr #15
   39698:	andeq	r1, r5, ip, lsr lr
   3969c:	andeq	r1, r5, r8, ror fp
   396a0:	ldr	ip, [pc, #1176]	; 39b40 <fputs@plt+0x34528>
   396a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   396a8:	subs	r7, r0, #0
   396ac:	add	fp, sp, #32
   396b0:	ldr	r0, [pc, #1164]	; 39b44 <fputs@plt+0x3452c>
   396b4:	sub	sp, sp, #52	; 0x34
   396b8:	add	ip, pc, ip
   396bc:	str	ip, [fp, #-64]	; 0xffffffc0
   396c0:	mov	r4, r3
   396c4:	mov	r5, r1
   396c8:	ldr	r0, [ip, r0]
   396cc:	mov	r6, r2
   396d0:	ldr	r3, [r0]
   396d4:	str	r0, [fp, #-68]	; 0xffffffbc
   396d8:	str	r3, [fp, #-40]	; 0xffffffd8
   396dc:	beq	39ae0 <fputs@plt+0x344c8>
   396e0:	cmp	r1, #0
   396e4:	beq	39ac0 <fputs@plt+0x344a8>
   396e8:	cmp	r4, #0
   396ec:	beq	39aa0 <fputs@plt+0x34488>
   396f0:	ldr	r3, [r7, #244]	; 0xf4
   396f4:	ldrb	r3, [r3, #3]
   396f8:	cmp	r3, #2
   396fc:	beq	39b00 <fputs@plt+0x344e8>
   39700:	ldr	r8, [r1]
   39704:	sub	ip, fp, #52	; 0x34
   39708:	str	ip, [fp, #-60]	; 0xffffffc4
   3970c:	sub	ip, fp, #44	; 0x2c
   39710:	str	ip, [fp, #-56]	; 0xffffffc8
   39714:	sub	ip, fp, #48	; 0x30
   39718:	str	ip, [fp, #-72]	; 0xffffffb8
   3971c:	cmn	r6, #1
   39720:	beq	39734 <fputs@plt+0x3411c>
   39724:	ldr	r3, [r5]
   39728:	rsb	r3, r8, r3
   3972c:	cmp	r6, r3
   39730:	bls	397d8 <fputs@plt+0x341c0>
   39734:	ldr	sl, [r4]
   39738:	ldrb	r9, [sl]
   3973c:	cmp	r9, #0
   39740:	beq	39a30 <fputs@plt+0x34418>
   39744:	cmp	r9, #115	; 0x73
   39748:	beq	39894 <fputs@plt+0x3427c>
   3974c:	cmp	r9, #111	; 0x6f
   39750:	beq	398b8 <fputs@plt+0x342a0>
   39754:	cmp	r9, #103	; 0x67
   39758:	beq	398e4 <fputs@plt+0x342cc>
   3975c:	mov	r0, r9
   39760:	bl	44874 <fputs@plt+0x3f25c>
   39764:	subs	r3, r0, #0
   39768:	beq	397f8 <fputs@plt+0x341e0>
   3976c:	mov	r0, r9
   39770:	bl	448ec <fputs@plt+0x3f2d4>
   39774:	mov	sl, r0
   39778:	mov	r0, r9
   3977c:	bl	44918 <fputs@plt+0x3f300>
   39780:	cmp	sl, #0
   39784:	cmpgt	r0, #0
   39788:	mov	r3, r0
   3978c:	movgt	r2, #0
   39790:	movle	r2, #1
   39794:	ble	39a80 <fputs@plt+0x34468>
   39798:	str	r2, [sp]
   3979c:	mov	r0, r7
   397a0:	mov	r2, sl
   397a4:	mov	r1, r5
   397a8:	bl	38714 <fputs@plt+0x330fc>
   397ac:	cmp	r0, #0
   397b0:	blt	397dc <fputs@plt+0x341c4>
   397b4:	ldr	r3, [r4]
   397b8:	cmn	r6, #1
   397bc:	add	r3, r3, #1
   397c0:	str	r3, [r4]
   397c4:	beq	39734 <fputs@plt+0x3411c>
   397c8:	ldr	r3, [r5]
   397cc:	rsb	r3, r8, r3
   397d0:	cmp	r6, r3
   397d4:	bhi	39734 <fputs@plt+0x3411c>
   397d8:	mov	r0, #0
   397dc:	ldr	ip, [fp, #-68]	; 0xffffffbc
   397e0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   397e4:	ldr	r3, [ip]
   397e8:	cmp	r2, r3
   397ec:	bne	39a5c <fputs@plt+0x34444>
   397f0:	sub	sp, fp, #32
   397f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   397f8:	cmp	r9, #97	; 0x61
   397fc:	beq	39904 <fputs@plt+0x342ec>
   39800:	cmp	r9, #118	; 0x76
   39804:	beq	399f4 <fputs@plt+0x343dc>
   39808:	cmp	r9, #114	; 0x72
   3980c:	cmpne	r9, #101	; 0x65
   39810:	bne	39a38 <fputs@plt+0x34420>
   39814:	mov	r0, sl
   39818:	sub	r1, fp, #52	; 0x34
   3981c:	bl	446b4 <fputs@plt+0x3f09c>
   39820:	cmp	r0, #0
   39824:	blt	397dc <fputs@plt+0x341c4>
   39828:	ldr	r2, [fp, #-52]	; 0xffffffcc
   3982c:	cmp	r2, #1
   39830:	bls	39a60 <fputs@plt+0x34448>
   39834:	add	r3, r2, #6
   39838:	mov	sl, sp
   3983c:	bic	r3, r3, #7
   39840:	ldr	r1, [r4]
   39844:	sub	sp, sp, r3
   39848:	sub	r2, r2, #1
   3984c:	add	r9, sp, #8
   39850:	add	r1, r1, #1
   39854:	mov	r0, r9
   39858:	bl	4c58 <strncpy@plt>
   3985c:	mov	r0, r7
   39860:	mov	r1, r5
   39864:	mvn	r2, #0
   39868:	sub	r3, fp, #44	; 0x2c
   3986c:	str	r9, [fp, #-44]	; 0xffffffd4
   39870:	bl	396a0 <fputs@plt+0x34088>
   39874:	cmp	r0, #0
   39878:	blt	39a40 <fputs@plt+0x34428>
   3987c:	ldr	r2, [r4]
   39880:	mov	sp, sl
   39884:	ldr	r3, [fp, #-52]	; 0xffffffcc
   39888:	add	r3, r2, r3
   3988c:	str	r3, [r4]
   39890:	b	3971c <fputs@plt+0x34104>
   39894:	mov	r1, #0
   39898:	mov	r0, r7
   3989c:	str	r1, [sp]
   398a0:	mov	r3, r1
   398a4:	mov	r2, r5
   398a8:	bl	39504 <fputs@plt+0x33eec>
   398ac:	cmp	r0, #0
   398b0:	bge	397b4 <fputs@plt+0x3419c>
   398b4:	b	397dc <fputs@plt+0x341c4>
   398b8:	ldr	ip, [fp, #-64]	; 0xffffffc0
   398bc:	mov	r3, #0
   398c0:	ldr	r1, [pc, #640]	; 39b48 <fputs@plt+0x34530>
   398c4:	mov	r0, r7
   398c8:	mov	r2, r5
   398cc:	ldr	r1, [ip, r1]
   398d0:	str	r3, [sp]
   398d4:	bl	39504 <fputs@plt+0x33eec>
   398d8:	cmp	r0, #0
   398dc:	bge	397b4 <fputs@plt+0x3419c>
   398e0:	b	397dc <fputs@plt+0x341c4>
   398e4:	mov	r2, #0
   398e8:	mov	r0, r7
   398ec:	mov	r3, r2
   398f0:	mov	r1, r5
   398f4:	bl	39374 <fputs@plt+0x33d5c>
   398f8:	cmp	r0, #0
   398fc:	bge	397b4 <fputs@plt+0x3419c>
   39900:	b	397dc <fputs@plt+0x341c4>
   39904:	add	r0, sl, #1
   39908:	sub	r1, fp, #52	; 0x34
   3990c:	str	r3, [fp, #-76]	; 0xffffffb4
   39910:	bl	446b4 <fputs@plt+0x3f09c>
   39914:	ldr	r3, [fp, #-76]	; 0xffffffb4
   39918:	cmp	r0, #0
   3991c:	blt	397dc <fputs@plt+0x341c4>
   39920:	ldr	r2, [fp, #-52]	; 0xffffffcc
   39924:	cmp	r2, #0
   39928:	beq	39b20 <fputs@plt+0x34508>
   3992c:	add	r0, r2, #6
   39930:	mov	r9, sp
   39934:	bic	r0, r0, #7
   39938:	ldr	r1, [r4]
   3993c:	sub	sp, sp, r0
   39940:	sub	r2, r2, #1
   39944:	add	sl, sp, #8
   39948:	add	r1, r1, #1
   3994c:	str	r3, [fp, #-76]	; 0xffffffb4
   39950:	mov	r0, sl
   39954:	bl	4c58 <strncpy@plt>
   39958:	ldrb	r0, [sp, #8]
   3995c:	str	sl, [fp, #-48]	; 0xffffffd0
   39960:	bl	448ec <fputs@plt+0x3f2d4>
   39964:	ldr	r3, [fp, #-76]	; 0xffffffb4
   39968:	subs	sl, r0, #0
   3996c:	blt	39a54 <fputs@plt+0x3443c>
   39970:	mov	r2, r3
   39974:	mov	r0, r7
   39978:	mov	r1, r5
   3997c:	sub	r3, fp, #44	; 0x2c
   39980:	bl	389e8 <fputs@plt+0x333d0>
   39984:	cmp	r0, #0
   39988:	blt	39a4c <fputs@plt+0x34434>
   3998c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   39990:	cmp	r3, #67108864	; 0x4000000
   39994:	bhi	39a48 <fputs@plt+0x34430>
   39998:	mov	r1, #0
   3999c:	mov	r2, sl
   399a0:	str	r1, [sp]
   399a4:	mov	r0, r7
   399a8:	mov	r1, r5
   399ac:	mov	r3, #0
   399b0:	bl	38714 <fputs@plt+0x330fc>
   399b4:	cmp	r0, #0
   399b8:	blt	39a4c <fputs@plt+0x34434>
   399bc:	mov	r0, r7
   399c0:	mov	r1, r5
   399c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   399c8:	sub	r3, fp, #48	; 0x30
   399cc:	bl	396a0 <fputs@plt+0x34088>
   399d0:	cmp	r0, #0
   399d4:	blt	39a4c <fputs@plt+0x34434>
   399d8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   399dc:	mov	sp, r9
   399e0:	ldr	r2, [r4]
   399e4:	add	r3, r3, #1
   399e8:	add	r3, r2, r3
   399ec:	str	r3, [r4]
   399f0:	b	3971c <fputs@plt+0x34104>
   399f4:	mov	r2, r3
   399f8:	mov	r0, r7
   399fc:	mov	r1, r5
   39a00:	sub	r3, fp, #44	; 0x2c
   39a04:	bl	39374 <fputs@plt+0x33d5c>
   39a08:	cmp	r0, #0
   39a0c:	blt	397dc <fputs@plt+0x341c4>
   39a10:	mov	r0, r7
   39a14:	mov	r1, r5
   39a18:	mvn	r2, #0
   39a1c:	sub	r3, fp, #44	; 0x2c
   39a20:	bl	396a0 <fputs@plt+0x34088>
   39a24:	cmp	r0, #0
   39a28:	bge	397b4 <fputs@plt+0x3419c>
   39a2c:	b	397dc <fputs@plt+0x341c4>
   39a30:	mov	r0, r9
   39a34:	b	397dc <fputs@plt+0x341c4>
   39a38:	mvn	r0, #21
   39a3c:	b	397dc <fputs@plt+0x341c4>
   39a40:	mov	sp, sl
   39a44:	b	397dc <fputs@plt+0x341c4>
   39a48:	mvn	r0, #73	; 0x49
   39a4c:	mov	sp, r9
   39a50:	b	397dc <fputs@plt+0x341c4>
   39a54:	mov	r0, sl
   39a58:	b	39a4c <fputs@plt+0x34434>
   39a5c:	bl	524c <__stack_chk_fail@plt>
   39a60:	ldr	r0, [pc, #228]	; 39b4c <fputs@plt+0x34534>
   39a64:	movw	r2, #5138	; 0x1412
   39a68:	ldr	r1, [pc, #224]	; 39b50 <fputs@plt+0x34538>
   39a6c:	ldr	r3, [pc, #224]	; 39b54 <fputs@plt+0x3453c>
   39a70:	add	r0, pc, r0
   39a74:	add	r1, pc, r1
   39a78:	add	r3, pc, r3
   39a7c:	bl	76bb0 <fputs@plt+0x71598>
   39a80:	ldr	r0, [pc, #208]	; 39b58 <fputs@plt+0x34540>
   39a84:	movw	r2, #5074	; 0x13d2
   39a88:	ldr	r1, [pc, #204]	; 39b5c <fputs@plt+0x34544>
   39a8c:	ldr	r3, [pc, #204]	; 39b60 <fputs@plt+0x34548>
   39a90:	add	r0, pc, r0
   39a94:	add	r1, pc, r1
   39a98:	add	r3, pc, r3
   39a9c:	bl	76bb0 <fputs@plt+0x71598>
   39aa0:	ldr	r0, [pc, #188]	; 39b64 <fputs@plt+0x3454c>
   39aa4:	movw	r2, #5028	; 0x13a4
   39aa8:	ldr	r1, [pc, #184]	; 39b68 <fputs@plt+0x34550>
   39aac:	ldr	r3, [pc, #184]	; 39b6c <fputs@plt+0x34554>
   39ab0:	add	r0, pc, r0
   39ab4:	add	r1, pc, r1
   39ab8:	add	r3, pc, r3
   39abc:	bl	76bb0 <fputs@plt+0x71598>
   39ac0:	ldr	r0, [pc, #168]	; 39b70 <fputs@plt+0x34558>
   39ac4:	movw	r2, #5027	; 0x13a3
   39ac8:	ldr	r1, [pc, #164]	; 39b74 <fputs@plt+0x3455c>
   39acc:	ldr	r3, [pc, #164]	; 39b78 <fputs@plt+0x34560>
   39ad0:	add	r0, pc, r0
   39ad4:	add	r1, pc, r1
   39ad8:	add	r3, pc, r3
   39adc:	bl	76bb0 <fputs@plt+0x71598>
   39ae0:	ldr	r0, [pc, #148]	; 39b7c <fputs@plt+0x34564>
   39ae4:	movw	r2, #5026	; 0x13a2
   39ae8:	ldr	r1, [pc, #144]	; 39b80 <fputs@plt+0x34568>
   39aec:	ldr	r3, [pc, #144]	; 39b84 <fputs@plt+0x3456c>
   39af0:	add	r0, pc, r0
   39af4:	add	r1, pc, r1
   39af8:	add	r3, pc, r3
   39afc:	bl	76bb0 <fputs@plt+0x71598>
   39b00:	ldr	r0, [pc, #128]	; 39b88 <fputs@plt+0x34570>
   39b04:	movw	r2, #5029	; 0x13a5
   39b08:	ldr	r1, [pc, #124]	; 39b8c <fputs@plt+0x34574>
   39b0c:	ldr	r3, [pc, #124]	; 39b90 <fputs@plt+0x34578>
   39b10:	add	r0, pc, r0
   39b14:	add	r1, pc, r1
   39b18:	add	r3, pc, r3
   39b1c:	bl	76bb0 <fputs@plt+0x71598>
   39b20:	ldr	r0, [pc, #108]	; 39b94 <fputs@plt+0x3457c>
   39b24:	movw	r2, #5088	; 0x13e0
   39b28:	ldr	r1, [pc, #104]	; 39b98 <fputs@plt+0x34580>
   39b2c:	ldr	r3, [pc, #104]	; 39b9c <fputs@plt+0x34584>
   39b30:	add	r0, pc, r0
   39b34:	add	r1, pc, r1
   39b38:	add	r3, pc, r3
   39b3c:	bl	76bb0 <fputs@plt+0x71598>
   39b40:	andeq	r7, r7, r0, asr #9
   39b44:	andeq	r0, r0, r0, asr #8
   39b48:	andeq	r0, r0, ip, lsr #8
   39b4c:			; <UNDEFINED> instruction: 0x00051bb8
   39b50:	andeq	r1, r5, ip, lsr sl
   39b54:			; <UNDEFINED> instruction: 0x000523b0
   39b58:	andeq	r1, r5, ip, ror fp
   39b5c:	andeq	r1, r5, ip, lsl sl
   39b60:	muleq	r5, r0, r3
   39b64:	andeq	r1, r5, r4, lsr fp
   39b68:	strdeq	r1, [r5], -ip
   39b6c:	andeq	r2, r5, r0, ror r3
   39b70:	andeq	r1, r5, r0, asr sl
   39b74:	ldrdeq	r1, [r5], -ip
   39b78:	andeq	r2, r5, r0, asr r3
   39b7c:	andeq	r8, r4, r0, lsr #6
   39b80:			; <UNDEFINED> instruction: 0x000519bc
   39b84:	andeq	r2, r5, r0, lsr r3
   39b88:	andeq	r1, r5, r0, ror #21
   39b8c:	muleq	r5, ip, r9
   39b90:	andeq	r2, r5, r0, lsl r3
   39b94:	strdeq	r1, [r5], -r0
   39b98:	andeq	r1, r5, ip, ror r9
   39b9c:	strdeq	r2, [r5], -r0
   39ba0:	push	{r4, r5, r6, lr}
   39ba4:	subs	r4, r0, #0
   39ba8:	ldr	r5, [sp, #16]
   39bac:	beq	39c80 <fputs@plt+0x34668>
   39bb0:	cmp	r2, #0
   39bb4:	beq	39c60 <fputs@plt+0x34648>
   39bb8:	cmp	r3, #0
   39bbc:	beq	39c40 <fputs@plt+0x34628>
   39bc0:	cmp	r5, #0
   39bc4:	beq	39c20 <fputs@plt+0x34608>
   39bc8:	ldr	ip, [r1]
   39bcc:	cmp	ip, #0
   39bd0:	beq	39c18 <fputs@plt+0x34600>
   39bd4:	sub	r6, ip, #1
   39bd8:	str	r6, [r1]
   39bdc:	mov	r0, #1
   39be0:	add	r6, r6, r6, lsl #1
   39be4:	ldr	ip, [r4, r6, lsl #2]
   39be8:	str	ip, [r2]
   39bec:	ldr	r2, [r1]
   39bf0:	add	r2, r2, r2, lsl #1
   39bf4:	add	r2, r4, r2, lsl #2
   39bf8:	ldr	r2, [r2, #4]
   39bfc:	str	r2, [r3]
   39c00:	ldr	r3, [r1]
   39c04:	add	r3, r3, r3, lsl #1
   39c08:	add	r4, r4, r3, lsl #2
   39c0c:	ldr	r3, [r4, #8]
   39c10:	str	r3, [r5]
   39c14:	pop	{r4, r5, r6, pc}
   39c18:	mov	r0, ip
   39c1c:	pop	{r4, r5, r6, pc}
   39c20:	ldr	r0, [pc, #120]	; 39ca0 <fputs@plt+0x34688>
   39c24:	movw	r2, #2345	; 0x929
   39c28:	ldr	r1, [pc, #116]	; 39ca4 <fputs@plt+0x3468c>
   39c2c:	ldr	r3, [pc, #116]	; 39ca8 <fputs@plt+0x34690>
   39c30:	add	r0, pc, r0
   39c34:	add	r1, pc, r1
   39c38:	add	r3, pc, r3
   39c3c:	bl	76bb0 <fputs@plt+0x71598>
   39c40:	ldr	r0, [pc, #100]	; 39cac <fputs@plt+0x34694>
   39c44:	movw	r2, #2344	; 0x928
   39c48:	ldr	r1, [pc, #96]	; 39cb0 <fputs@plt+0x34698>
   39c4c:	ldr	r3, [pc, #96]	; 39cb4 <fputs@plt+0x3469c>
   39c50:	add	r0, pc, r0
   39c54:	add	r1, pc, r1
   39c58:	add	r3, pc, r3
   39c5c:	bl	76bb0 <fputs@plt+0x71598>
   39c60:	ldr	r0, [pc, #80]	; 39cb8 <fputs@plt+0x346a0>
   39c64:	movw	r2, #2343	; 0x927
   39c68:	ldr	r1, [pc, #76]	; 39cbc <fputs@plt+0x346a4>
   39c6c:	ldr	r3, [pc, #76]	; 39cc0 <fputs@plt+0x346a8>
   39c70:	add	r0, pc, r0
   39c74:	add	r1, pc, r1
   39c78:	add	r3, pc, r3
   39c7c:	bl	76bb0 <fputs@plt+0x71598>
   39c80:	ldr	r0, [pc, #60]	; 39cc4 <fputs@plt+0x346ac>
   39c84:	movw	r2, #2341	; 0x925
   39c88:	ldr	r1, [pc, #56]	; 39cc8 <fputs@plt+0x346b0>
   39c8c:	ldr	r3, [pc, #56]	; 39ccc <fputs@plt+0x346b4>
   39c90:	add	r0, pc, r0
   39c94:	add	r1, pc, r1
   39c98:	add	r3, pc, r3
   39c9c:	bl	76bb0 <fputs@plt+0x71598>
   39ca0:	andeq	r1, r5, ip, lsl sl
   39ca4:	andeq	r1, r5, ip, ror r8
   39ca8:	andeq	r2, r5, r0, asr r1
   39cac:	strdeq	r1, [r5], -r0
   39cb0:	andeq	r1, r5, ip, asr r8
   39cb4:	andeq	r2, r5, r0, lsr r1
   39cb8:	andeq	r1, r5, r8, asr #19
   39cbc:	andeq	r1, r5, ip, lsr r8
   39cc0:	andeq	r2, r5, r0, lsl r1
   39cc4:	andeq	r1, r5, r0, lsr #19
   39cc8:	andeq	r1, r5, ip, lsl r8
   39ccc:	strdeq	r2, [r5], -r0
   39cd0:	push	{r4, lr}
   39cd4:	subs	r4, r0, #0
   39cd8:	beq	39d30 <fputs@plt+0x34718>
   39cdc:	ldr	ip, [r1]
   39ce0:	cmp	ip, #127	; 0x7f
   39ce4:	bhi	39d28 <fputs@plt+0x34710>
   39ce8:	add	ip, ip, ip, lsl #1
   39cec:	mov	r0, #0
   39cf0:	str	r2, [r4, ip, lsl #2]
   39cf4:	ldr	r2, [r1]
   39cf8:	add	r2, r2, r2, lsl #1
   39cfc:	add	r2, r4, r2, lsl #2
   39d00:	str	r3, [r2, #4]
   39d04:	ldr	r3, [r1]
   39d08:	add	r3, r3, r3, lsl #1
   39d0c:	add	r4, r4, r3, lsl #2
   39d10:	ldr	r3, [sp, #8]
   39d14:	str	r3, [r4, #8]
   39d18:	ldr	r3, [r1]
   39d1c:	add	r3, r3, #1
   39d20:	str	r3, [r1]
   39d24:	pop	{r4, pc}
   39d28:	mvn	r0, #21
   39d2c:	pop	{r4, pc}
   39d30:	ldr	r0, [pc, #24]	; 39d50 <fputs@plt+0x34738>
   39d34:	movw	r2, #2326	; 0x916
   39d38:	ldr	r1, [pc, #20]	; 39d54 <fputs@plt+0x3473c>
   39d3c:	ldr	r3, [pc, #20]	; 39d58 <fputs@plt+0x34740>
   39d40:	add	r0, pc, r0
   39d44:	add	r1, pc, r1
   39d48:	add	r3, pc, r3
   39d4c:	bl	76bb0 <fputs@plt+0x71598>
   39d50:	strdeq	r1, [r5], -r0
   39d54:	andeq	r1, r5, ip, ror #14
   39d58:			; <UNDEFINED> instruction: 0x000516bc
   39d5c:	subs	r1, r0, #0
   39d60:	push	{r4, r5, lr}
   39d64:	mov	r4, r2
   39d68:	sub	sp, sp, #12
   39d6c:	mov	r5, r3
   39d70:	beq	39df4 <fputs@plt+0x347dc>
   39d74:	ldr	r3, [r1, #244]	; 0xf4
   39d78:	ldrb	r3, [r3, #3]
   39d7c:	cmp	r3, #2
   39d80:	beq	39db8 <fputs@plt+0x347a0>
   39d84:	mvn	r2, #0
   39d88:	mov	r3, #0
   39d8c:	cmp	r5, r3
   39d90:	cmpeq	r4, r2
   39d94:	bhi	39db0 <fputs@plt+0x34798>
   39d98:	str	r4, [sp]
   39d9c:	mov	r2, #5
   39da0:	mov	r3, #0
   39da4:	bl	38e38 <fputs@plt+0x33820>
   39da8:	add	sp, sp, #12
   39dac:	pop	{r4, r5, pc}
   39db0:	mvn	r0, #94	; 0x5e
   39db4:	b	39da8 <fputs@plt+0x34790>
   39db8:	mov	r2, #18
   39dbc:	mov	r3, #1
   39dc0:	mov	r1, #8
   39dc4:	bl	37cbc <fputs@plt+0x326a4>
   39dc8:	subs	r1, r0, #0
   39dcc:	strdne	r4, [r1, #8]
   39dd0:	movne	r0, #0
   39dd4:	movne	r2, #5
   39dd8:	movne	r3, #0
   39ddc:	movne	ip, #116	; 0x74
   39de0:	strbne	r0, [r1, #16]
   39de4:	mvneq	r0, #11
   39de8:	strdne	r2, [r1]
   39dec:	strbne	ip, [r1, #17]
   39df0:	b	39da8 <fputs@plt+0x34790>
   39df4:	ldr	r0, [pc, #24]	; 39e14 <fputs@plt+0x347fc>
   39df8:	movw	r2, #437	; 0x1b5
   39dfc:	ldr	r1, [pc, #20]	; 39e18 <fputs@plt+0x34800>
   39e00:	ldr	r3, [pc, #20]	; 39e1c <fputs@plt+0x34804>
   39e04:	add	r0, pc, r0
   39e08:	add	r1, pc, r1
   39e0c:	add	r3, pc, r3
   39e10:	bl	76bb0 <fputs@plt+0x71598>
   39e14:	andeq	r8, r4, ip
   39e18:	andeq	r1, r5, r8, lsr #13
   39e1c:	andeq	r1, r5, r4, lsr r6
   39e20:	push	{r4, r5, r6, r7, r8, lr}
   39e24:	subs	r7, r0, #0
   39e28:	sub	sp, sp, #16
   39e2c:	mov	r8, r2
   39e30:	beq	39ff4 <fputs@plt+0x349dc>
   39e34:	ldrb	r3, [r7, #240]	; 0xf0
   39e38:	tst	r3, #1
   39e3c:	beq	39fcc <fputs@plt+0x349b4>
   39e40:	ldr	r3, [r7, #244]	; 0xf4
   39e44:	ldrb	r3, [r3, #1]
   39e48:	cmp	r3, #1
   39e4c:	bne	39fa4 <fputs@plt+0x3498c>
   39e50:	ldr	r0, [r7, #4]
   39e54:	ldr	r3, [r0, #4]
   39e58:	cmp	r3, #0
   39e5c:	beq	39f7c <fputs@plt+0x34964>
   39e60:	cmp	r2, #0
   39e64:	beq	3a01c <fputs@plt+0x34a04>
   39e68:	bl	3883c <fputs@plt+0x33224>
   39e6c:	subs	r6, r0, #0
   39e70:	beq	39f74 <fputs@plt+0x3495c>
   39e74:	ldr	r3, [r6, #244]	; 0xf4
   39e78:	ldrb	r2, [r3, #2]
   39e7c:	orr	r2, r2, #1
   39e80:	strb	r2, [r3, #2]
   39e84:	ldr	r3, [r7, #244]	; 0xf4
   39e88:	ldrb	r2, [r3, #3]
   39e8c:	cmp	r2, #2
   39e90:	ldrb	r2, [r3]
   39e94:	beq	39f48 <fputs@plt+0x34930>
   39e98:	cmp	r2, #108	; 0x6c
   39e9c:	ldr	r4, [r3, #8]
   39ea0:	ldreq	r4, [r3, #8]
   39ea4:	revne	r4, r4
   39ea8:	mov	r5, #0
   39eac:	orrs	r3, r4, r5
   39eb0:	strd	r4, [r6, #8]
   39eb4:	beq	39f6c <fputs@plt+0x34954>
   39eb8:	mov	r2, r4
   39ebc:	mov	r3, r5
   39ec0:	mov	r0, r6
   39ec4:	bl	39d5c <fputs@plt+0x34744>
   39ec8:	subs	r4, r0, #0
   39ecc:	blt	39f34 <fputs@plt+0x3491c>
   39ed0:	ldr	r3, [r7, #32]
   39ed4:	cmp	r3, #0
   39ed8:	beq	39f08 <fputs@plt+0x348f0>
   39edc:	str	r3, [sp, #4]
   39ee0:	mov	r2, #115	; 0x73
   39ee4:	add	r3, r6, #28
   39ee8:	str	r2, [sp]
   39eec:	str	r3, [sp, #8]
   39ef0:	mov	r0, r6
   39ef4:	mov	r2, #6
   39ef8:	mov	r3, #0
   39efc:	bl	38028 <fputs@plt+0x32a10>
   39f00:	subs	r4, r0, #0
   39f04:	blt	39f34 <fputs@plt+0x3491c>
   39f08:	ldr	r2, [r7, #244]	; 0xf4
   39f0c:	mov	r0, #0
   39f10:	ldrb	r3, [r6, #240]	; 0xf0
   39f14:	ldrb	r2, [r2, #2]
   39f18:	bfi	r3, r2, #1, #1
   39f1c:	strb	r3, [r6, #240]	; 0xf0
   39f20:	ldr	r3, [r7, #440]	; 0x1b8
   39f24:	str	r3, [r6, #440]	; 0x1b8
   39f28:	str	r6, [r8]
   39f2c:	add	sp, sp, #16
   39f30:	pop	{r4, r5, r6, r7, r8, pc}
   39f34:	mov	r0, r6
   39f38:	bl	38b74 <fputs@plt+0x3355c>
   39f3c:	mov	r0, r4
   39f40:	add	sp, sp, #16
   39f44:	pop	{r4, r5, r6, r7, r8, pc}
   39f48:	cmp	r2, #108	; 0x6c
   39f4c:	ldr	r1, [r3, #8]
   39f50:	ldr	r2, [r3, #12]
   39f54:	revne	r4, r2
   39f58:	revne	r5, r1
   39f5c:	bne	39eac <fputs@plt+0x34894>
   39f60:	ldr	r4, [r3, #8]
   39f64:	ldr	r5, [r3, #12]
   39f68:	b	39eac <fputs@plt+0x34894>
   39f6c:	mvn	r0, #94	; 0x5e
   39f70:	b	39f2c <fputs@plt+0x34914>
   39f74:	mvn	r0, #11
   39f78:	b	39f2c <fputs@plt+0x34914>
   39f7c:	ldr	r0, [pc, #192]	; 3a044 <fputs@plt+0x34a2c>
   39f80:	movw	r2, #761	; 0x2f9
   39f84:	ldr	r1, [pc, #188]	; 3a048 <fputs@plt+0x34a30>
   39f88:	ldr	r3, [pc, #188]	; 3a04c <fputs@plt+0x34a34>
   39f8c:	add	r0, pc, r0
   39f90:	add	r1, pc, r1
   39f94:	add	r3, pc, r3
   39f98:	bl	76ea0 <fputs@plt+0x71888>
   39f9c:	mvn	r0, #106	; 0x6a
   39fa0:	b	39f2c <fputs@plt+0x34914>
   39fa4:	ldr	r0, [pc, #164]	; 3a050 <fputs@plt+0x34a38>
   39fa8:	mov	r2, #760	; 0x2f8
   39fac:	ldr	r1, [pc, #160]	; 3a054 <fputs@plt+0x34a3c>
   39fb0:	ldr	r3, [pc, #160]	; 3a058 <fputs@plt+0x34a40>
   39fb4:	add	r0, pc, r0
   39fb8:	add	r1, pc, r1
   39fbc:	add	r3, pc, r3
   39fc0:	bl	76ea0 <fputs@plt+0x71888>
   39fc4:	mvn	r0, #21
   39fc8:	b	39f2c <fputs@plt+0x34914>
   39fcc:	ldr	r0, [pc, #136]	; 3a05c <fputs@plt+0x34a44>
   39fd0:	movw	r2, #759	; 0x2f7
   39fd4:	ldr	r1, [pc, #132]	; 3a060 <fputs@plt+0x34a48>
   39fd8:	ldr	r3, [pc, #132]	; 3a064 <fputs@plt+0x34a4c>
   39fdc:	add	r0, pc, r0
   39fe0:	add	r1, pc, r1
   39fe4:	add	r3, pc, r3
   39fe8:	bl	76ea0 <fputs@plt+0x71888>
   39fec:	mvn	r0, #0
   39ff0:	b	39f2c <fputs@plt+0x34914>
   39ff4:	ldr	r0, [pc, #108]	; 3a068 <fputs@plt+0x34a50>
   39ff8:	movw	r2, #758	; 0x2f6
   39ffc:	ldr	r1, [pc, #104]	; 3a06c <fputs@plt+0x34a54>
   3a000:	ldr	r3, [pc, #104]	; 3a070 <fputs@plt+0x34a58>
   3a004:	add	r0, pc, r0
   3a008:	add	r1, pc, r1
   3a00c:	add	r3, pc, r3
   3a010:	bl	76ea0 <fputs@plt+0x71888>
   3a014:	mvn	r0, #21
   3a018:	b	39f2c <fputs@plt+0x34914>
   3a01c:	ldr	r0, [pc, #80]	; 3a074 <fputs@plt+0x34a5c>
   3a020:	movw	r2, #762	; 0x2fa
   3a024:	ldr	r1, [pc, #76]	; 3a078 <fputs@plt+0x34a60>
   3a028:	ldr	r3, [pc, #76]	; 3a07c <fputs@plt+0x34a64>
   3a02c:	add	r0, pc, r0
   3a030:	add	r1, pc, r1
   3a034:	add	r3, pc, r3
   3a038:	bl	76ea0 <fputs@plt+0x71888>
   3a03c:	mvn	r0, #21
   3a040:	b	39f2c <fputs@plt+0x34914>
   3a044:	andeq	r1, r5, r4, lsl r7
   3a048:	andeq	r1, r5, r0, lsr #10
   3a04c:	muleq	r5, ip, r1
   3a050:			; <UNDEFINED> instruction: 0x000516b8
   3a054:	strdeq	r1, [r5], -r8
   3a058:	andeq	r1, r5, r4, ror r1
   3a05c:	andeq	r1, r5, r0, lsl #13
   3a060:	ldrdeq	r1, [r5], -r0
   3a064:	andeq	r1, r5, ip, asr #2
   3a068:	andeq	r1, r5, r0, asr r6
   3a06c:	andeq	r1, r5, r8, lsr #9
   3a070:	andeq	r1, r5, r4, lsr #2
   3a074:	andeq	r7, r4, r4, ror #27
   3a078:	andeq	r1, r5, r0, lsl #9
   3a07c:	strdeq	r1, [r5], -ip
   3a080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a084:	cmp	r0, #0
   3a088:	sub	sp, sp, #20
   3a08c:	mov	sl, r1
   3a090:	mov	r9, r2
   3a094:	mov	r8, r3
   3a098:	str	r0, [sp, #12]
   3a09c:	ldr	r5, [sp, #56]	; 0x38
   3a0a0:	ldr	r6, [sp, #60]	; 0x3c
   3a0a4:	ldr	r7, [sp, #72]	; 0x48
   3a0a8:	beq	3a458 <fputs@plt+0x34e40>
   3a0ac:	rsbs	r4, r1, #1
   3a0b0:	movcc	r4, #0
   3a0b4:	cmp	r2, #0
   3a0b8:	moveq	r4, #0
   3a0bc:	cmp	r4, #0
   3a0c0:	bne	3a434 <fputs@plt+0x34e1c>
   3a0c4:	rsbs	fp, r3, #1
   3a0c8:	movcc	fp, #0
   3a0cc:	cmp	r5, #0
   3a0d0:	moveq	fp, #0
   3a0d4:	cmp	fp, #0
   3a0d8:	bne	3a40c <fputs@plt+0x34df4>
   3a0dc:	ldr	r1, [sp, #64]	; 0x40
   3a0e0:	ldr	r2, [sp, #68]	; 0x44
   3a0e4:	rsbs	r4, r1, #1
   3a0e8:	movcc	r4, #0
   3a0ec:	cmp	r2, #0
   3a0f0:	moveq	r4, #0
   3a0f4:	cmp	r4, #0
   3a0f8:	bne	3a3e8 <fputs@plt+0x34dd0>
   3a0fc:	ldr	r3, [sp, #84]	; 0x54
   3a100:	cmp	r3, #0
   3a104:	beq	3a3b0 <fputs@plt+0x34d98>
   3a108:	cmp	r9, #15
   3a10c:	bls	3a130 <fputs@plt+0x34b18>
   3a110:	cmp	r9, r6
   3a114:	bhi	3a130 <fputs@plt+0x34b18>
   3a118:	cmp	r5, r6
   3a11c:	bhi	3a130 <fputs@plt+0x34b18>
   3a120:	ldrb	r3, [sl, #3]
   3a124:	sub	r3, r3, #1
   3a128:	cmp	r3, #1
   3a12c:	bls	3a148 <fputs@plt+0x34b30>
   3a130:	mvn	r5, #73	; 0x49
   3a134:	mov	r0, r4
   3a138:	bl	4e5c <free@plt>
   3a13c:	mov	r0, r5
   3a140:	add	sp, sp, #20
   3a144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a148:	ldrb	r3, [sl, #1]
   3a14c:	cmp	r3, #0
   3a150:	beq	3a168 <fputs@plt+0x34b50>
   3a154:	ldrb	r3, [sl]
   3a158:	cmp	r3, #108	; 0x6c
   3a15c:	beq	3a170 <fputs@plt+0x34b58>
   3a160:	cmp	r3, #66	; 0x42
   3a164:	beq	3a170 <fputs@plt+0x34b58>
   3a168:	mov	r4, #0
   3a16c:	b	3a130 <fputs@plt+0x34b18>
   3a170:	ldr	r1, [sp, #80]	; 0x50
   3a174:	ldr	r2, [sp, #76]	; 0x4c
   3a178:	add	r3, r1, #3
   3a17c:	bic	r3, r3, #3
   3a180:	cmp	r2, #0
   3a184:	add	r3, r3, #560	; 0x230
   3a188:	str	r3, [sp, #4]
   3a18c:	moveq	r0, r3
   3a190:	beq	3a1b0 <fputs@plt+0x34b98>
   3a194:	ldr	r0, [sp, #76]	; 0x4c
   3a198:	bl	4fc4 <strlen@plt>
   3a19c:	ldr	r1, [sp, #4]
   3a1a0:	str	r0, [sp, #8]
   3a1a4:	add	r0, r1, #1
   3a1a8:	ldr	r2, [sp, #8]
   3a1ac:	add	r0, r0, r2
   3a1b0:	mov	r1, #1
   3a1b4:	bl	4d18 <calloc@plt>
   3a1b8:	subs	r4, r0, #0
   3a1bc:	beq	3a3a8 <fputs@plt+0x34d90>
   3a1c0:	ldrb	r3, [r4, #240]	; 0xf0
   3a1c4:	str	sl, [r4, #244]	; 0xf4
   3a1c8:	orr	r2, r3, #1
   3a1cc:	str	r9, [r4, #252]	; 0xfc
   3a1d0:	mov	r3, #1
   3a1d4:	str	r8, [r4, #248]	; 0xf8
   3a1d8:	str	r5, [r4, #256]	; 0x100
   3a1dc:	strb	r2, [r4, #240]	; 0xf0
   3a1e0:	str	r3, [r4]
   3a1e4:	ldrb	r3, [sl, #3]
   3a1e8:	cmp	r3, #2
   3a1ec:	beq	3a330 <fputs@plt+0x34d18>
   3a1f0:	ldr	r3, [sl, #8]
   3a1f4:	cmp	r3, #0
   3a1f8:	beq	3a130 <fputs@plt+0x34b18>
   3a1fc:	ldrb	r3, [sl]
   3a200:	ldr	r2, [sl, #12]
   3a204:	cmp	r3, #108	; 0x6c
   3a208:	ldreq	r2, [sl, #12]
   3a20c:	revne	r2, r2
   3a210:	str	r2, [r4, #260]	; 0x104
   3a214:	ldrb	r1, [sl]
   3a218:	ldr	r3, [sl, #4]
   3a21c:	cmp	r1, #108	; 0x6c
   3a220:	ldreq	r3, [sl, #4]
   3a224:	revne	r3, r3
   3a228:	add	r2, r2, #7
   3a22c:	str	r3, [r4, #264]	; 0x108
   3a230:	bic	r2, r2, #7
   3a234:	add	r2, r2, #16
   3a238:	add	r3, r2, r3
   3a23c:	cmp	r3, r6
   3a240:	bne	3a130 <fputs@plt+0x34b18>
   3a244:	ldr	r2, [sp, #64]	; 0x40
   3a248:	cmp	r7, #0
   3a24c:	ldr	r3, [sp, #68]	; 0x44
   3a250:	str	r2, [r4, #336]	; 0x150
   3a254:	str	r3, [r4, #332]	; 0x14c
   3a258:	beq	3a2d4 <fputs@plt+0x34cbc>
   3a25c:	ldr	r3, [r7]
   3a260:	cmp	r3, #0
   3a264:	str	r3, [r4, #104]	; 0x68
   3a268:	ldr	lr, [r7, #4]
   3a26c:	str	lr, [r4, #68]	; 0x44
   3a270:	ldr	ip, [r7, #8]
   3a274:	str	ip, [r4, #84]	; 0x54
   3a278:	ble	3a294 <fputs@plt+0x34c7c>
   3a27c:	ldrd	r2, [r4, #56]	; 0x38
   3a280:	mov	r0, #1
   3a284:	mov	r1, #0
   3a288:	orr	r2, r2, r0
   3a28c:	orr	r3, r3, r1
   3a290:	strd	r2, [r4, #56]	; 0x38
   3a294:	cmn	lr, #1
   3a298:	beq	3a2b4 <fputs@plt+0x34c9c>
   3a29c:	ldrd	r2, [r4, #56]	; 0x38
   3a2a0:	mov	r0, #8
   3a2a4:	mov	r1, #0
   3a2a8:	orr	r2, r2, r0
   3a2ac:	orr	r3, r3, r1
   3a2b0:	strd	r2, [r4, #56]	; 0x38
   3a2b4:	cmn	ip, #1
   3a2b8:	beq	3a2d4 <fputs@plt+0x34cbc>
   3a2bc:	ldrd	r2, [r4, #56]	; 0x38
   3a2c0:	mov	r0, #128	; 0x80
   3a2c4:	mov	r1, #0
   3a2c8:	orr	r2, r2, r0
   3a2cc:	orr	r3, r3, r1
   3a2d0:	strd	r2, [r4, #56]	; 0x38
   3a2d4:	ldr	r1, [sp, #76]	; 0x4c
   3a2d8:	cmp	r1, #0
   3a2dc:	beq	3a310 <fputs@plt+0x34cf8>
   3a2e0:	ldr	r2, [sp, #4]
   3a2e4:	ldr	r3, [sp, #8]
   3a2e8:	add	r0, r4, r2
   3a2ec:	str	r0, [r4, #168]	; 0xa8
   3a2f0:	add	r2, r3, #1
   3a2f4:	bl	5018 <memcpy@plt>
   3a2f8:	ldrd	r2, [r4, #56]	; 0x38
   3a2fc:	mov	r0, #33554432	; 0x2000000
   3a300:	mov	r1, #0
   3a304:	orr	r2, r2, r0
   3a308:	orr	r3, r3, r1
   3a30c:	strd	r2, [r4, #56]	; 0x38
   3a310:	ldr	r0, [sp, #12]
   3a314:	bl	2991c <fputs@plt+0x24304>
   3a318:	ldr	r1, [sp, #84]	; 0x54
   3a31c:	str	r0, [r4, #4]
   3a320:	str	r4, [r1]
   3a324:	mov	r4, #0
   3a328:	mov	r5, r4
   3a32c:	b	3a134 <fputs@plt+0x34b1c>
   3a330:	ldr	r2, [sl, #8]
   3a334:	ldr	r3, [sl, #12]
   3a338:	orrs	r1, r2, r3
   3a33c:	beq	3a130 <fputs@plt+0x34b18>
   3a340:	mov	r0, r6
   3a344:	mov	r1, #0
   3a348:	bl	4a2f8 <fputs@plt+0x44ce0>
   3a34c:	cmp	r5, r0
   3a350:	mov	fp, r0
   3a354:	bcc	3a130 <fputs@plt+0x34b18>
   3a358:	rsb	r0, r0, r5
   3a35c:	mov	r1, fp
   3a360:	add	r0, r8, r0
   3a364:	bl	4a320 <fputs@plt+0x44d08>
   3a368:	add	r3, r0, #7
   3a36c:	rsb	fp, fp, r6
   3a370:	bic	r3, r3, #7
   3a374:	str	r0, [r4, #260]	; 0x104
   3a378:	cmp	r3, fp
   3a37c:	bhi	3a130 <fputs@plt+0x34b18>
   3a380:	cmp	r0, #15
   3a384:	bls	3a130 <fputs@plt+0x34b18>
   3a388:	sub	r3, r0, #9
   3a38c:	sub	r6, r6, #16
   3a390:	bic	r3, r3, #7
   3a394:	sub	r0, r0, #16
   3a398:	rsb	r6, r3, r6
   3a39c:	str	r0, [r4, #260]	; 0x104
   3a3a0:	str	r6, [r4, #264]	; 0x108
   3a3a4:	b	3a244 <fputs@plt+0x34c2c>
   3a3a8:	mvn	r5, #11
   3a3ac:	b	3a134 <fputs@plt+0x34b1c>
   3a3b0:	ldr	r0, [pc, #200]	; 3a480 <fputs@plt+0x34e68>
   3a3b4:	mov	r2, #472	; 0x1d8
   3a3b8:	ldr	r1, [pc, #196]	; 3a484 <fputs@plt+0x34e6c>
   3a3bc:	ldr	r3, [pc, #196]	; 3a488 <fputs@plt+0x34e70>
   3a3c0:	add	r0, pc, r0
   3a3c4:	add	r1, pc, r1
   3a3c8:	add	r3, pc, r3
   3a3cc:	bl	76bb0 <fputs@plt+0x71598>
   3a3d0:	mov	r5, r0
   3a3d4:	mov	r4, #0
   3a3d8:	mov	r0, r4
   3a3dc:	bl	4e5c <free@plt>
   3a3e0:	mov	r0, r5
   3a3e4:	bl	54f8 <_Unwind_Resume@plt>
   3a3e8:	ldr	r0, [pc, #156]	; 3a48c <fputs@plt+0x34e74>
   3a3ec:	movw	r2, #471	; 0x1d7
   3a3f0:	ldr	r1, [pc, #152]	; 3a490 <fputs@plt+0x34e78>
   3a3f4:	ldr	r3, [pc, #152]	; 3a494 <fputs@plt+0x34e7c>
   3a3f8:	add	r0, pc, r0
   3a3fc:	add	r1, pc, r1
   3a400:	add	r3, pc, r3
   3a404:	bl	76bb0 <fputs@plt+0x71598>
   3a408:	b	3a3d0 <fputs@plt+0x34db8>
   3a40c:	ldr	r0, [pc, #132]	; 3a498 <fputs@plt+0x34e80>
   3a410:	movw	r2, #470	; 0x1d6
   3a414:	ldr	r1, [pc, #128]	; 3a49c <fputs@plt+0x34e84>
   3a418:	ldr	r3, [pc, #128]	; 3a4a0 <fputs@plt+0x34e88>
   3a41c:	add	r0, pc, r0
   3a420:	add	r1, pc, r1
   3a424:	add	r3, pc, r3
   3a428:	bl	76bb0 <fputs@plt+0x71598>
   3a42c:	mov	r5, r0
   3a430:	b	3a3d8 <fputs@plt+0x34dc0>
   3a434:	ldr	r0, [pc, #104]	; 3a4a4 <fputs@plt+0x34e8c>
   3a438:	movw	r2, #469	; 0x1d5
   3a43c:	ldr	r1, [pc, #100]	; 3a4a8 <fputs@plt+0x34e90>
   3a440:	ldr	r3, [pc, #100]	; 3a4ac <fputs@plt+0x34e94>
   3a444:	add	r0, pc, r0
   3a448:	add	r1, pc, r1
   3a44c:	add	r3, pc, r3
   3a450:	bl	76bb0 <fputs@plt+0x71598>
   3a454:	b	3a3d0 <fputs@plt+0x34db8>
   3a458:	ldr	r0, [pc, #80]	; 3a4b0 <fputs@plt+0x34e98>
   3a45c:	mov	r2, #468	; 0x1d4
   3a460:	ldr	r1, [pc, #76]	; 3a4b4 <fputs@plt+0x34e9c>
   3a464:	ldr	r3, [pc, #76]	; 3a4b8 <fputs@plt+0x34ea0>
   3a468:	add	r0, pc, r0
   3a46c:	add	r1, pc, r1
   3a470:	add	r3, pc, r3
   3a474:	bl	76bb0 <fputs@plt+0x71598>
   3a478:	b	3a3d0 <fputs@plt+0x34db8>
   3a47c:	b	3a42c <fputs@plt+0x34e14>
   3a480:	andeq	ip, r4, r8, lsl ip
   3a484:	andeq	r1, r5, ip, ror #1
   3a488:	andeq	r0, r5, ip, asr #25
   3a48c:	andeq	r1, r5, r0, lsl r3
   3a490:	strheq	r1, [r5], -r4
   3a494:	muleq	r5, r4, ip
   3a498:	andeq	r1, r5, r8, asr #5
   3a49c:	muleq	r5, r0, r0
   3a4a0:	andeq	r0, r5, r0, ror ip
   3a4a4:	andeq	r1, r5, ip, ror r2
   3a4a8:	andeq	r1, r5, r8, rrx
   3a4ac:	andeq	r0, r5, r8, asr #24
   3a4b0:	andeq	r0, r5, r0, lsr #17
   3a4b4:	andeq	r1, r5, r4, asr #32
   3a4b8:	andeq	r0, r5, r4, lsr #24
   3a4bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   3a4c0:	subs	r4, r0, #0
   3a4c4:	sub	sp, sp, #20
   3a4c8:	mov	r9, r1
   3a4cc:	mov	r7, r2
   3a4d0:	mov	r5, r3
   3a4d4:	ldr	r6, [sp, #48]	; 0x30
   3a4d8:	ldr	r8, [sp, #52]	; 0x34
   3a4dc:	beq	3a61c <fputs@plt+0x35004>
   3a4e0:	ldr	r3, [r4, #4]
   3a4e4:	cmp	r3, #0
   3a4e8:	beq	3a67c <fputs@plt+0x35064>
   3a4ec:	cmp	r2, #0
   3a4f0:	bne	3a644 <fputs@plt+0x3502c>
   3a4f4:	mov	r0, r5
   3a4f8:	bl	309fc <fputs@plt+0x2b3e4>
   3a4fc:	cmp	r0, #0
   3a500:	beq	3a72c <fputs@plt+0x35114>
   3a504:	cmp	r6, #0
   3a508:	bne	3a6f4 <fputs@plt+0x350dc>
   3a50c:	mov	r0, r8
   3a510:	bl	30d10 <fputs@plt+0x2b6f8>
   3a514:	cmp	r0, #0
   3a518:	beq	3a6cc <fputs@plt+0x350b4>
   3a51c:	cmp	r9, #0
   3a520:	beq	3a6a4 <fputs@plt+0x3508c>
   3a524:	mov	r0, r4
   3a528:	mov	r1, #1
   3a52c:	bl	3883c <fputs@plt+0x33224>
   3a530:	subs	r4, r0, #0
   3a534:	beq	3a614 <fputs@plt+0x34ffc>
   3a538:	str	r5, [sp, #4]
   3a53c:	mov	r2, #111	; 0x6f
   3a540:	add	r3, r4, #16
   3a544:	str	r2, [sp]
   3a548:	str	r3, [sp, #8]
   3a54c:	mov	r2, #1
   3a550:	mov	r3, #0
   3a554:	bl	38028 <fputs@plt+0x32a10>
   3a558:	subs	r5, r0, #0
   3a55c:	blt	3a600 <fputs@plt+0x34fe8>
   3a560:	str	r8, [sp, #4]
   3a564:	add	r3, r4, #24
   3a568:	mov	r8, #115	; 0x73
   3a56c:	str	r3, [sp, #8]
   3a570:	str	r8, [sp]
   3a574:	mov	r0, r4
   3a578:	mov	r2, #3
   3a57c:	mov	r3, #0
   3a580:	bl	38028 <fputs@plt+0x32a10>
   3a584:	subs	r5, r0, #0
   3a588:	blt	3a600 <fputs@plt+0x34fe8>
   3a58c:	cmp	r6, #0
   3a590:	beq	3a5bc <fputs@plt+0x34fa4>
   3a594:	add	r3, r4, #20
   3a598:	str	r8, [sp]
   3a59c:	str	r3, [sp, #8]
   3a5a0:	mov	r0, r4
   3a5a4:	str	r6, [sp, #4]
   3a5a8:	mov	r2, #2
   3a5ac:	mov	r3, #0
   3a5b0:	bl	38028 <fputs@plt+0x32a10>
   3a5b4:	subs	r5, r0, #0
   3a5b8:	blt	3a600 <fputs@plt+0x34fe8>
   3a5bc:	cmp	r7, #0
   3a5c0:	beq	3a5f0 <fputs@plt+0x34fd8>
   3a5c4:	mov	r2, #115	; 0x73
   3a5c8:	add	r3, r4, #28
   3a5cc:	str	r2, [sp]
   3a5d0:	mov	r0, r4
   3a5d4:	str	r3, [sp, #8]
   3a5d8:	mov	r2, #6
   3a5dc:	str	r7, [sp, #4]
   3a5e0:	mov	r3, #0
   3a5e4:	bl	38028 <fputs@plt+0x32a10>
   3a5e8:	subs	r5, r0, #0
   3a5ec:	blt	3a600 <fputs@plt+0x34fe8>
   3a5f0:	mov	r0, #0
   3a5f4:	str	r4, [r9]
   3a5f8:	add	sp, sp, #20
   3a5fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a600:	mov	r0, r4
   3a604:	bl	38b74 <fputs@plt+0x3355c>
   3a608:	mov	r0, r5
   3a60c:	add	sp, sp, #20
   3a610:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a614:	mvn	r0, #11
   3a618:	b	3a60c <fputs@plt+0x34ff4>
   3a61c:	ldr	r0, [pc, #304]	; 3a754 <fputs@plt+0x3513c>
   3a620:	movw	r2, #711	; 0x2c7
   3a624:	ldr	r1, [pc, #300]	; 3a758 <fputs@plt+0x35140>
   3a628:	ldr	r3, [pc, #300]	; 3a75c <fputs@plt+0x35144>
   3a62c:	add	r0, pc, r0
   3a630:	add	r1, pc, r1
   3a634:	add	r3, pc, r3
   3a638:	bl	76ea0 <fputs@plt+0x71888>
   3a63c:	mvn	r0, #106	; 0x6a
   3a640:	b	3a60c <fputs@plt+0x34ff4>
   3a644:	mov	r0, r2
   3a648:	bl	30c1c <fputs@plt+0x2b604>
   3a64c:	cmp	r0, #0
   3a650:	bne	3a4f4 <fputs@plt+0x34edc>
   3a654:	ldr	r0, [pc, #260]	; 3a760 <fputs@plt+0x35148>
   3a658:	movw	r2, #713	; 0x2c9
   3a65c:	ldr	r1, [pc, #256]	; 3a764 <fputs@plt+0x3514c>
   3a660:	ldr	r3, [pc, #256]	; 3a768 <fputs@plt+0x35150>
   3a664:	add	r0, pc, r0
   3a668:	add	r1, pc, r1
   3a66c:	add	r3, pc, r3
   3a670:	bl	76ea0 <fputs@plt+0x71888>
   3a674:	mvn	r0, #21
   3a678:	b	3a60c <fputs@plt+0x34ff4>
   3a67c:	ldr	r0, [pc, #232]	; 3a76c <fputs@plt+0x35154>
   3a680:	mov	r2, #712	; 0x2c8
   3a684:	ldr	r1, [pc, #228]	; 3a770 <fputs@plt+0x35158>
   3a688:	ldr	r3, [pc, #228]	; 3a774 <fputs@plt+0x3515c>
   3a68c:	add	r0, pc, r0
   3a690:	add	r1, pc, r1
   3a694:	add	r3, pc, r3
   3a698:	bl	76ea0 <fputs@plt+0x71888>
   3a69c:	mvn	r0, #106	; 0x6a
   3a6a0:	b	3a60c <fputs@plt+0x34ff4>
   3a6a4:	ldr	r0, [pc, #204]	; 3a778 <fputs@plt+0x35160>
   3a6a8:	movw	r2, #717	; 0x2cd
   3a6ac:	ldr	r1, [pc, #200]	; 3a77c <fputs@plt+0x35164>
   3a6b0:	ldr	r3, [pc, #200]	; 3a780 <fputs@plt+0x35168>
   3a6b4:	add	r0, pc, r0
   3a6b8:	add	r1, pc, r1
   3a6bc:	add	r3, pc, r3
   3a6c0:	bl	76ea0 <fputs@plt+0x71888>
   3a6c4:	mvn	r0, #21
   3a6c8:	b	3a60c <fputs@plt+0x34ff4>
   3a6cc:	ldr	r0, [pc, #176]	; 3a784 <fputs@plt+0x3516c>
   3a6d0:	mov	r2, #716	; 0x2cc
   3a6d4:	ldr	r1, [pc, #172]	; 3a788 <fputs@plt+0x35170>
   3a6d8:	ldr	r3, [pc, #172]	; 3a78c <fputs@plt+0x35174>
   3a6dc:	add	r0, pc, r0
   3a6e0:	add	r1, pc, r1
   3a6e4:	add	r3, pc, r3
   3a6e8:	bl	76ea0 <fputs@plt+0x71888>
   3a6ec:	mvn	r0, #21
   3a6f0:	b	3a60c <fputs@plt+0x34ff4>
   3a6f4:	mov	r0, r6
   3a6f8:	bl	30b4c <fputs@plt+0x2b534>
   3a6fc:	cmp	r0, #0
   3a700:	bne	3a50c <fputs@plt+0x34ef4>
   3a704:	ldr	r0, [pc, #132]	; 3a790 <fputs@plt+0x35178>
   3a708:	movw	r2, #715	; 0x2cb
   3a70c:	ldr	r1, [pc, #128]	; 3a794 <fputs@plt+0x3517c>
   3a710:	ldr	r3, [pc, #128]	; 3a798 <fputs@plt+0x35180>
   3a714:	add	r0, pc, r0
   3a718:	add	r1, pc, r1
   3a71c:	add	r3, pc, r3
   3a720:	bl	76ea0 <fputs@plt+0x71888>
   3a724:	mvn	r0, #21
   3a728:	b	3a60c <fputs@plt+0x34ff4>
   3a72c:	ldr	r0, [pc, #104]	; 3a79c <fputs@plt+0x35184>
   3a730:	movw	r2, #714	; 0x2ca
   3a734:	ldr	r1, [pc, #100]	; 3a7a0 <fputs@plt+0x35188>
   3a738:	ldr	r3, [pc, #100]	; 3a7a4 <fputs@plt+0x3518c>
   3a73c:	add	r0, pc, r0
   3a740:	add	r1, pc, r1
   3a744:	add	r3, pc, r3
   3a748:	bl	76ea0 <fputs@plt+0x71888>
   3a74c:	mvn	r0, #21
   3a750:	b	3a60c <fputs@plt+0x34ff4>
   3a754:	ldrdeq	r0, [r5], -ip
   3a758:	andeq	r0, r5, r0, lsl #29
   3a75c:	andeq	r0, r5, ip, asr #19
   3a760:	strheq	r1, [r5], -r8
   3a764:	andeq	r0, r5, r8, asr #28
   3a768:	muleq	r5, r4, r9
   3a76c:	andeq	sp, r4, ip, asr #31
   3a770:	andeq	r0, r5, r0, lsr #28
   3a774:	andeq	r0, r5, ip, ror #18
   3a778:	andeq	r7, r4, ip, asr r7
   3a77c:	strdeq	r0, [r5], -r8
   3a780:	andeq	r0, r5, r4, asr #18
   3a784:	andeq	r1, r5, r8, lsr #1
   3a788:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   3a78c:	andeq	r0, r5, ip, lsl r9
   3a790:	andeq	r1, r5, ip, lsr r0
   3a794:	muleq	r5, r8, sp
   3a798:	andeq	r0, r5, r4, ror #17
   3a79c:	andeq	lr, r4, ip, lsr #3
   3a7a0:	andeq	r0, r5, r0, ror sp
   3a7a4:			; <UNDEFINED> instruction: 0x000508bc
   3a7a8:	mov	r2, r1
   3a7ac:	mov	r1, #2
   3a7b0:	b	39e20 <fputs@plt+0x34808>
   3a7b4:	cmp	r0, #0
   3a7b8:	mov	ip, r1
   3a7bc:	push	{r3, r4, r5, r6, r7, lr}
   3a7c0:	beq	3a814 <fputs@plt+0x351fc>
   3a7c4:	cmp	r1, #0
   3a7c8:	beq	3a834 <fputs@plt+0x3521c>
   3a7cc:	ldrb	r7, [ip, #180]	; 0xb4
   3a7d0:	mov	r6, #392	; 0x188
   3a7d4:	ldr	r1, [pc, #120]	; 3a854 <fputs@plt+0x3523c>
   3a7d8:	mov	r4, #805306368	; 0x30000000
   3a7dc:	orr	r7, r7, #2
   3a7e0:	strb	r7, [ip, #180]	; 0xb4
   3a7e4:	add	r1, pc, r1
   3a7e8:	str	r1, [ip, #172]	; 0xac
   3a7ec:	str	r1, [ip, #32]
   3a7f0:	mov	r5, #0
   3a7f4:	ldrd	r0, [r0, r6]
   3a7f8:	ldrd	r2, [ip, #56]	; 0x38
   3a7fc:	and	r0, r0, r4
   3a800:	and	r1, r1, r5
   3a804:	orr	r2, r2, r0
   3a808:	orr	r3, r3, r1
   3a80c:	strd	r2, [ip, #56]	; 0x38
   3a810:	pop	{r3, r4, r5, r6, r7, pc}
   3a814:	ldr	r0, [pc, #60]	; 3a858 <fputs@plt+0x35240>
   3a818:	movw	r2, #890	; 0x37a
   3a81c:	ldr	r1, [pc, #56]	; 3a85c <fputs@plt+0x35244>
   3a820:	ldr	r3, [pc, #56]	; 3a860 <fputs@plt+0x35248>
   3a824:	add	r0, pc, r0
   3a828:	add	r1, pc, r1
   3a82c:	add	r3, pc, r3
   3a830:	bl	76bb0 <fputs@plt+0x71598>
   3a834:	ldr	r0, [pc, #40]	; 3a864 <fputs@plt+0x3524c>
   3a838:	movw	r2, #891	; 0x37b
   3a83c:	ldr	r1, [pc, #36]	; 3a868 <fputs@plt+0x35250>
   3a840:	ldr	r3, [pc, #36]	; 3a86c <fputs@plt+0x35254>
   3a844:	add	r0, pc, r0
   3a848:	add	r1, pc, r1
   3a84c:	add	r3, pc, r3
   3a850:	bl	76bb0 <fputs@plt+0x71598>
   3a854:	andeq	sp, r4, ip, lsl #28
   3a858:	andeq	r0, r5, r4, ror #9
   3a85c:	andeq	r0, r5, r8, lsl #25
   3a860:			; <UNDEFINED> instruction: 0x00050bb8
   3a864:	andeq	r7, r4, ip, asr #11
   3a868:	andeq	r0, r5, r8, ror #24
   3a86c:	muleq	r5, r8, fp
   3a870:	cmp	r0, #0
   3a874:	mov	ip, r1
   3a878:	push	{r3, r4, r5, r6, r7, lr}
   3a87c:	beq	3a8d0 <fputs@plt+0x352b8>
   3a880:	cmp	r1, #0
   3a884:	beq	3a8f0 <fputs@plt+0x352d8>
   3a888:	ldrb	r7, [ip, #180]	; 0xb4
   3a88c:	mov	r6, #392	; 0x188
   3a890:	ldr	r1, [pc, #120]	; 3a910 <fputs@plt+0x352f8>
   3a894:	mov	r4, #805306368	; 0x30000000
   3a898:	orr	r7, r7, #1
   3a89c:	strb	r7, [ip, #180]	; 0xb4
   3a8a0:	add	r1, pc, r1
   3a8a4:	str	r1, [ip, #172]	; 0xac
   3a8a8:	str	r1, [ip, #32]
   3a8ac:	mov	r5, #0
   3a8b0:	ldrd	r0, [r0, r6]
   3a8b4:	ldrd	r2, [ip, #56]	; 0x38
   3a8b8:	and	r0, r0, r4
   3a8bc:	and	r1, r1, r5
   3a8c0:	orr	r2, r2, r0
   3a8c4:	orr	r3, r3, r1
   3a8c8:	strd	r2, [ip, #56]	; 0x38
   3a8cc:	pop	{r3, r4, r5, r6, r7, pc}
   3a8d0:	ldr	r0, [pc, #60]	; 3a914 <fputs@plt+0x352fc>
   3a8d4:	movw	r2, #899	; 0x383
   3a8d8:	ldr	r1, [pc, #56]	; 3a918 <fputs@plt+0x35300>
   3a8dc:	ldr	r3, [pc, #56]	; 3a91c <fputs@plt+0x35304>
   3a8e0:	add	r0, pc, r0
   3a8e4:	add	r1, pc, r1
   3a8e8:	add	r3, pc, r3
   3a8ec:	bl	76bb0 <fputs@plt+0x71598>
   3a8f0:	ldr	r0, [pc, #40]	; 3a920 <fputs@plt+0x35308>
   3a8f4:	mov	r2, #900	; 0x384
   3a8f8:	ldr	r1, [pc, #36]	; 3a924 <fputs@plt+0x3530c>
   3a8fc:	ldr	r3, [pc, #36]	; 3a928 <fputs@plt+0x35310>
   3a900:	add	r0, pc, r0
   3a904:	add	r1, pc, r1
   3a908:	add	r3, pc, r3
   3a90c:	bl	76bb0 <fputs@plt+0x71598>
   3a910:	strdeq	sp, [r4], -r0
   3a914:	andeq	r0, r5, r8, lsr #8
   3a918:	andeq	r0, r5, ip, asr #23
   3a91c:	andeq	r1, r5, ip, ror #8
   3a920:	andeq	r7, r4, r0, lsl r5
   3a924:	andeq	r0, r5, ip, lsr #23
   3a928:	andeq	r1, r5, ip, asr #8
   3a92c:	push	{r4, lr}
   3a930:	subs	r4, r0, #0
   3a934:	beq	3a954 <fputs@plt+0x3533c>
   3a938:	ldr	r3, [r4]
   3a93c:	cmp	r3, #0
   3a940:	addne	r3, r3, #1
   3a944:	strne	r3, [r4]
   3a948:	beq	3a978 <fputs@plt+0x35360>
   3a94c:	mov	r0, r4
   3a950:	pop	{r4, pc}
   3a954:	ldr	r0, [pc, #60]	; 3a998 <fputs@plt+0x35380>
   3a958:	mov	r2, #960	; 0x3c0
   3a95c:	ldr	r1, [pc, #56]	; 3a99c <fputs@plt+0x35384>
   3a960:	ldr	r3, [pc, #56]	; 3a9a0 <fputs@plt+0x35388>
   3a964:	add	r0, pc, r0
   3a968:	add	r1, pc, r1
   3a96c:	add	r3, pc, r3
   3a970:	bl	76ea0 <fputs@plt+0x71888>
   3a974:	b	3a94c <fputs@plt+0x35334>
   3a978:	ldr	r0, [pc, #36]	; 3a9a4 <fputs@plt+0x3538c>
   3a97c:	movw	r2, #962	; 0x3c2
   3a980:	ldr	r1, [pc, #32]	; 3a9a8 <fputs@plt+0x35390>
   3a984:	ldr	r3, [pc, #32]	; 3a9ac <fputs@plt+0x35394>
   3a988:	add	r0, pc, r0
   3a98c:	add	r1, pc, r1
   3a990:	add	r3, pc, r3
   3a994:	bl	76bb0 <fputs@plt+0x71598>
   3a998:	andeq	r7, r4, ip, lsr #9
   3a99c:	andeq	r0, r5, r8, asr #22
   3a9a0:	andeq	r0, r5, r8, ror #12
   3a9a4:	andeq	r0, r5, ip, lsl lr
   3a9a8:	andeq	r0, r5, r4, lsr #22
   3a9ac:	andeq	r0, r5, r4, asr #12
   3a9b0:	push	{r3, lr}
   3a9b4:	subs	r3, r0, #0
   3a9b8:	beq	3a9dc <fputs@plt+0x353c4>
   3a9bc:	ldr	r2, [r3]
   3a9c0:	cmp	r2, #0
   3a9c4:	beq	3a9e4 <fputs@plt+0x353cc>
   3a9c8:	sub	r2, r2, #1
   3a9cc:	str	r2, [r3]
   3a9d0:	cmp	r2, #0
   3a9d4:	bne	3a9dc <fputs@plt+0x353c4>
   3a9d8:	bl	38b74 <fputs@plt+0x3355c>
   3a9dc:	mov	r0, #0
   3a9e0:	pop	{r3, pc}
   3a9e4:	ldr	r0, [pc, #24]	; 3aa04 <fputs@plt+0x353ec>
   3a9e8:	movw	r2, #973	; 0x3cd
   3a9ec:	ldr	r1, [pc, #20]	; 3aa08 <fputs@plt+0x353f0>
   3a9f0:	ldr	r3, [pc, #20]	; 3aa0c <fputs@plt+0x353f4>
   3a9f4:	add	r0, pc, r0
   3a9f8:	add	r1, pc, r1
   3a9fc:	add	r3, pc, r3
   3aa00:	bl	76bb0 <fputs@plt+0x71598>
   3aa04:			; <UNDEFINED> instruction: 0x00050db0
   3aa08:			; <UNDEFINED> instruction: 0x00050ab8
   3aa0c:	andeq	r0, r5, r8, lsl #15
   3aa10:	push	{r4, r5, r6, r7, r8, r9, lr}
   3aa14:	subs	r4, r0, #0
   3aa18:	sub	sp, sp, #20
   3aa1c:	mov	r8, r1
   3aa20:	mov	r5, r2
   3aa24:	mov	r6, r3
   3aa28:	ldr	r7, [sp, #48]	; 0x30
   3aa2c:	beq	3ac08 <fputs@plt+0x355f0>
   3aa30:	ldr	r3, [r4, #4]
   3aa34:	cmp	r3, #0
   3aa38:	beq	3abe0 <fputs@plt+0x355c8>
   3aa3c:	mov	r0, r2
   3aa40:	bl	309fc <fputs@plt+0x2b3e4>
   3aa44:	cmp	r0, #0
   3aa48:	beq	3abb8 <fputs@plt+0x355a0>
   3aa4c:	mov	r0, r6
   3aa50:	bl	30b4c <fputs@plt+0x2b534>
   3aa54:	cmp	r0, #0
   3aa58:	beq	3ab90 <fputs@plt+0x35578>
   3aa5c:	mov	r0, r7
   3aa60:	bl	30d10 <fputs@plt+0x2b6f8>
   3aa64:	cmp	r0, #0
   3aa68:	beq	3ab68 <fputs@plt+0x35550>
   3aa6c:	cmp	r8, #0
   3aa70:	beq	3ab40 <fputs@plt+0x35528>
   3aa74:	mov	r0, r4
   3aa78:	mov	r1, #4
   3aa7c:	bl	3883c <fputs@plt+0x33224>
   3aa80:	subs	r4, r0, #0
   3aa84:	beq	3ab38 <fputs@plt+0x35520>
   3aa88:	ldr	ip, [r4, #244]	; 0xf4
   3aa8c:	mov	lr, #111	; 0x6f
   3aa90:	add	r1, r4, #16
   3aa94:	mov	r2, #1
   3aa98:	mov	r3, #0
   3aa9c:	ldrb	r9, [ip, #2]
   3aaa0:	orr	r9, r9, #1
   3aaa4:	strb	r9, [ip, #2]
   3aaa8:	str	r5, [sp, #4]
   3aaac:	str	lr, [sp]
   3aab0:	str	r1, [sp, #8]
   3aab4:	bl	38028 <fputs@plt+0x32a10>
   3aab8:	subs	r5, r0, #0
   3aabc:	blt	3ab24 <fputs@plt+0x3550c>
   3aac0:	str	r6, [sp, #4]
   3aac4:	add	r3, r4, #20
   3aac8:	mov	r6, #115	; 0x73
   3aacc:	str	r3, [sp, #8]
   3aad0:	str	r6, [sp]
   3aad4:	mov	r0, r4
   3aad8:	mov	r2, #2
   3aadc:	mov	r3, #0
   3aae0:	bl	38028 <fputs@plt+0x32a10>
   3aae4:	subs	r5, r0, #0
   3aae8:	blt	3ab24 <fputs@plt+0x3550c>
   3aaec:	add	r3, r4, #24
   3aaf0:	str	r6, [sp]
   3aaf4:	str	r3, [sp, #8]
   3aaf8:	mov	r0, r4
   3aafc:	str	r7, [sp, #4]
   3ab00:	mov	r2, #3
   3ab04:	mov	r3, #0
   3ab08:	bl	38028 <fputs@plt+0x32a10>
   3ab0c:	subs	r5, r0, #0
   3ab10:	blt	3ab24 <fputs@plt+0x3550c>
   3ab14:	mov	r0, #0
   3ab18:	str	r4, [r8]
   3ab1c:	add	sp, sp, #20
   3ab20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3ab24:	mov	r0, r4
   3ab28:	bl	3a9b0 <fputs@plt+0x35398>
   3ab2c:	mov	r0, r5
   3ab30:	add	sp, sp, #20
   3ab34:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3ab38:	mvn	r0, #11
   3ab3c:	b	3ab30 <fputs@plt+0x35518>
   3ab40:	ldr	r0, [pc, #232]	; 3ac30 <fputs@plt+0x35618>
   3ab44:	movw	r2, #674	; 0x2a2
   3ab48:	ldr	r1, [pc, #228]	; 3ac34 <fputs@plt+0x3561c>
   3ab4c:	ldr	r3, [pc, #228]	; 3ac38 <fputs@plt+0x35620>
   3ab50:	add	r0, pc, r0
   3ab54:	add	r1, pc, r1
   3ab58:	add	r3, pc, r3
   3ab5c:	bl	76ea0 <fputs@plt+0x71888>
   3ab60:	mvn	r0, #21
   3ab64:	b	3ab30 <fputs@plt+0x35518>
   3ab68:	ldr	r0, [pc, #204]	; 3ac3c <fputs@plt+0x35624>
   3ab6c:	movw	r2, #673	; 0x2a1
   3ab70:	ldr	r1, [pc, #200]	; 3ac40 <fputs@plt+0x35628>
   3ab74:	ldr	r3, [pc, #200]	; 3ac44 <fputs@plt+0x3562c>
   3ab78:	add	r0, pc, r0
   3ab7c:	add	r1, pc, r1
   3ab80:	add	r3, pc, r3
   3ab84:	bl	76ea0 <fputs@plt+0x71888>
   3ab88:	mvn	r0, #21
   3ab8c:	b	3ab30 <fputs@plt+0x35518>
   3ab90:	ldr	r0, [pc, #176]	; 3ac48 <fputs@plt+0x35630>
   3ab94:	mov	r2, #672	; 0x2a0
   3ab98:	ldr	r1, [pc, #172]	; 3ac4c <fputs@plt+0x35634>
   3ab9c:	ldr	r3, [pc, #172]	; 3ac50 <fputs@plt+0x35638>
   3aba0:	add	r0, pc, r0
   3aba4:	add	r1, pc, r1
   3aba8:	add	r3, pc, r3
   3abac:	bl	76ea0 <fputs@plt+0x71888>
   3abb0:	mvn	r0, #21
   3abb4:	b	3ab30 <fputs@plt+0x35518>
   3abb8:	ldr	r0, [pc, #148]	; 3ac54 <fputs@plt+0x3563c>
   3abbc:	movw	r2, #671	; 0x29f
   3abc0:	ldr	r1, [pc, #144]	; 3ac58 <fputs@plt+0x35640>
   3abc4:	ldr	r3, [pc, #144]	; 3ac5c <fputs@plt+0x35644>
   3abc8:	add	r0, pc, r0
   3abcc:	add	r1, pc, r1
   3abd0:	add	r3, pc, r3
   3abd4:	bl	76ea0 <fputs@plt+0x71888>
   3abd8:	mvn	r0, #21
   3abdc:	b	3ab30 <fputs@plt+0x35518>
   3abe0:	ldr	r0, [pc, #120]	; 3ac60 <fputs@plt+0x35648>
   3abe4:	movw	r2, #670	; 0x29e
   3abe8:	ldr	r1, [pc, #116]	; 3ac64 <fputs@plt+0x3564c>
   3abec:	ldr	r3, [pc, #116]	; 3ac68 <fputs@plt+0x35650>
   3abf0:	add	r0, pc, r0
   3abf4:	add	r1, pc, r1
   3abf8:	add	r3, pc, r3
   3abfc:	bl	76ea0 <fputs@plt+0x71888>
   3ac00:	mvn	r0, #106	; 0x6a
   3ac04:	b	3ab30 <fputs@plt+0x35518>
   3ac08:	ldr	r0, [pc, #92]	; 3ac6c <fputs@plt+0x35654>
   3ac0c:	movw	r2, #669	; 0x29d
   3ac10:	ldr	r1, [pc, #88]	; 3ac70 <fputs@plt+0x35658>
   3ac14:	ldr	r3, [pc, #88]	; 3ac74 <fputs@plt+0x3565c>
   3ac18:	add	r0, pc, r0
   3ac1c:	add	r1, pc, r1
   3ac20:	add	r3, pc, r3
   3ac24:	bl	76ea0 <fputs@plt+0x71888>
   3ac28:	mvn	r0, #106	; 0x6a
   3ac2c:	b	3ab30 <fputs@plt+0x35518>
   3ac30:	andeq	r7, r4, r0, asr #5
   3ac34:	andeq	r0, r5, ip, asr r9
   3ac38:	strdeq	r1, [r5], -r0
   3ac3c:	andeq	r0, r5, ip, lsl #24
   3ac40:	andeq	r0, r5, r4, lsr r9
   3ac44:	andeq	r1, r5, r8, asr #1
   3ac48:	andeq	r0, r5, r4, lsl ip
   3ac4c:	andeq	r0, r5, ip, lsl #18
   3ac50:	andeq	r1, r5, r0, lsr #1
   3ac54:	andeq	sp, r4, r0, lsr #26
   3ac58:	andeq	r0, r5, r4, ror #17
   3ac5c:	andeq	r1, r5, r8, ror r0
   3ac60:	andeq	sp, r4, r8, ror #20
   3ac64:			; <UNDEFINED> instruction: 0x000508bc
   3ac68:	andeq	r1, r5, r0, asr r0
   3ac6c:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   3ac70:	muleq	r5, r4, r8
   3ac74:	andeq	r1, r5, r8, lsr #32
   3ac78:	push	{r4, lr}
   3ac7c:	subs	r4, r0, #0
   3ac80:	beq	3ac8c <fputs@plt+0x35674>
   3ac84:	ldr	r0, [r4, #16]
   3ac88:	pop	{r4, pc}
   3ac8c:	ldr	r0, [pc, #32]	; 3acb4 <fputs@plt+0x3569c>
   3ac90:	movw	r2, #1037	; 0x40d
   3ac94:	ldr	r1, [pc, #28]	; 3acb8 <fputs@plt+0x356a0>
   3ac98:	ldr	r3, [pc, #28]	; 3acbc <fputs@plt+0x356a4>
   3ac9c:	add	r0, pc, r0
   3aca0:	add	r1, pc, r1
   3aca4:	add	r3, pc, r3
   3aca8:	bl	76ea0 <fputs@plt+0x71888>
   3acac:	mov	r0, r4
   3acb0:	pop	{r4, pc}
   3acb4:	andeq	r7, r4, r4, ror r1
   3acb8:	andeq	r0, r5, r0, lsl r8
   3acbc:	ldrdeq	r0, [r5], -r8
   3acc0:	push	{r4, lr}
   3acc4:	subs	r4, r0, #0
   3acc8:	beq	3acd4 <fputs@plt+0x356bc>
   3accc:	ldr	r0, [r4, #20]
   3acd0:	pop	{r4, pc}
   3acd4:	ldr	r0, [pc, #32]	; 3acfc <fputs@plt+0x356e4>
   3acd8:	movw	r2, #1043	; 0x413
   3acdc:	ldr	r1, [pc, #28]	; 3ad00 <fputs@plt+0x356e8>
   3ace0:	ldr	r3, [pc, #28]	; 3ad04 <fputs@plt+0x356ec>
   3ace4:	add	r0, pc, r0
   3ace8:	add	r1, pc, r1
   3acec:	add	r3, pc, r3
   3acf0:	bl	76ea0 <fputs@plt+0x71888>
   3acf4:	mov	r0, r4
   3acf8:	pop	{r4, pc}
   3acfc:	andeq	r7, r4, ip, lsr #2
   3ad00:	andeq	r0, r5, r8, asr #15
   3ad04:	andeq	r0, r5, r0, asr #7
   3ad08:	push	{r4, lr}
   3ad0c:	subs	r4, r0, #0
   3ad10:	beq	3ad1c <fputs@plt+0x35704>
   3ad14:	ldr	r0, [r4, #24]
   3ad18:	pop	{r4, pc}
   3ad1c:	ldr	r0, [pc, #32]	; 3ad44 <fputs@plt+0x3572c>
   3ad20:	movw	r2, #1049	; 0x419
   3ad24:	ldr	r1, [pc, #28]	; 3ad48 <fputs@plt+0x35730>
   3ad28:	ldr	r3, [pc, #28]	; 3ad4c <fputs@plt+0x35734>
   3ad2c:	add	r0, pc, r0
   3ad30:	add	r1, pc, r1
   3ad34:	add	r3, pc, r3
   3ad38:	bl	76ea0 <fputs@plt+0x71888>
   3ad3c:	mov	r0, r4
   3ad40:	pop	{r4, pc}
   3ad44:	andeq	r7, r4, r4, ror #1
   3ad48:	andeq	r0, r5, r0, lsl #15
   3ad4c:	andeq	r0, r5, r8, lsl #10
   3ad50:	push	{r4, lr}
   3ad54:	subs	r4, r0, #0
   3ad58:	beq	3ad64 <fputs@plt+0x3574c>
   3ad5c:	ldr	r0, [r4, #28]
   3ad60:	pop	{r4, pc}
   3ad64:	ldr	r0, [pc, #32]	; 3ad8c <fputs@plt+0x35774>
   3ad68:	movw	r2, #1055	; 0x41f
   3ad6c:	ldr	r1, [pc, #28]	; 3ad90 <fputs@plt+0x35778>
   3ad70:	ldr	r3, [pc, #28]	; 3ad94 <fputs@plt+0x3577c>
   3ad74:	add	r0, pc, r0
   3ad78:	add	r1, pc, r1
   3ad7c:	add	r3, pc, r3
   3ad80:	bl	76ea0 <fputs@plt+0x71888>
   3ad84:	mov	r0, r4
   3ad88:	pop	{r4, pc}
   3ad8c:	muleq	r4, ip, r0
   3ad90:	andeq	r0, r5, r8, lsr r7
   3ad94:	strdeq	r0, [r5], -ip
   3ad98:	push	{r4, lr}
   3ad9c:	subs	r4, r0, #0
   3ada0:	beq	3adac <fputs@plt+0x35794>
   3ada4:	ldr	r0, [r4, #32]
   3ada8:	pop	{r4, pc}
   3adac:	ldr	r0, [pc, #32]	; 3add4 <fputs@plt+0x357bc>
   3adb0:	movw	r2, #1061	; 0x425
   3adb4:	ldr	r1, [pc, #28]	; 3add8 <fputs@plt+0x357c0>
   3adb8:	ldr	r3, [pc, #28]	; 3addc <fputs@plt+0x357c4>
   3adbc:	add	r0, pc, r0
   3adc0:	add	r1, pc, r1
   3adc4:	add	r3, pc, r3
   3adc8:	bl	76ea0 <fputs@plt+0x71888>
   3adcc:	mov	r0, r4
   3add0:	pop	{r4, pc}
   3add4:	andeq	r7, r4, r4, asr r0
   3add8:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   3addc:	ldrdeq	r0, [r5], -r4
   3ade0:	push	{r4, lr}
   3ade4:	subs	r4, r0, #0
   3ade8:	beq	3ae00 <fputs@plt+0x357e8>
   3adec:	ldrd	r2, [r4, #56]	; 0x38
   3adf0:	orrs	r1, r2, r3
   3adf4:	addne	r0, r4, #48	; 0x30
   3adf8:	moveq	r0, #0
   3adfc:	pop	{r4, pc}
   3ae00:	ldr	r0, [pc, #32]	; 3ae28 <fputs@plt+0x35810>
   3ae04:	movw	r2, #1107	; 0x453
   3ae08:	ldr	r1, [pc, #28]	; 3ae2c <fputs@plt+0x35814>
   3ae0c:	ldr	r3, [pc, #28]	; 3ae30 <fputs@plt+0x35818>
   3ae10:	add	r0, pc, r0
   3ae14:	add	r1, pc, r1
   3ae18:	add	r3, pc, r3
   3ae1c:	bl	76ea0 <fputs@plt+0x71888>
   3ae20:	mov	r0, r4
   3ae24:	pop	{r4, pc}
   3ae28:	andeq	r7, r4, r0
   3ae2c:	muleq	r5, ip, r6
   3ae30:	andeq	r0, r5, r0, lsl #31
   3ae34:	push	{r3, r4, r5, lr}
   3ae38:	subs	r4, r0, #0
   3ae3c:	mov	r5, r2
   3ae40:	beq	3aeac <fputs@plt+0x35894>
   3ae44:	ldr	r3, [r4, #244]	; 0xf4
   3ae48:	ldrb	r3, [r3, #1]
   3ae4c:	cmp	r3, #1
   3ae50:	beq	3ae5c <fputs@plt+0x35844>
   3ae54:	mov	r0, #0
   3ae58:	pop	{r3, r4, r5, pc}
   3ae5c:	cmp	r1, #0
   3ae60:	beq	3ae7c <fputs@plt+0x35864>
   3ae64:	ldr	r0, [r4, #20]
   3ae68:	cmp	r0, #0
   3ae6c:	popeq	{r3, r4, r5, pc}
   3ae70:	bl	557c <strcmp@plt>
   3ae74:	cmp	r0, #0
   3ae78:	bne	3ae54 <fputs@plt+0x3583c>
   3ae7c:	cmp	r5, #0
   3ae80:	beq	3aea4 <fputs@plt+0x3588c>
   3ae84:	ldr	r0, [r4, #24]
   3ae88:	cmp	r0, #0
   3ae8c:	popeq	{r3, r4, r5, pc}
   3ae90:	mov	r1, r5
   3ae94:	bl	557c <strcmp@plt>
   3ae98:	rsbs	r0, r0, #1
   3ae9c:	movcc	r0, #0
   3aea0:	pop	{r3, r4, r5, pc}
   3aea4:	mov	r0, #1
   3aea8:	pop	{r3, r4, r5, pc}
   3aeac:	ldr	r0, [pc, #32]	; 3aed4 <fputs@plt+0x358bc>
   3aeb0:	movw	r2, #1139	; 0x473
   3aeb4:	ldr	r1, [pc, #28]	; 3aed8 <fputs@plt+0x358c0>
   3aeb8:	ldr	r3, [pc, #28]	; 3aedc <fputs@plt+0x358c4>
   3aebc:	add	r0, pc, r0
   3aec0:	add	r1, pc, r1
   3aec4:	add	r3, pc, r3
   3aec8:	bl	76ea0 <fputs@plt+0x71888>
   3aecc:	mvn	r0, #21
   3aed0:	pop	{r3, r4, r5, pc}
   3aed4:	andeq	r6, r4, r4, asr pc
   3aed8:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   3aedc:	muleq	r5, r8, r5
   3aee0:	push	{r3, lr}
   3aee4:	subs	r3, r0, #0
   3aee8:	beq	3af1c <fputs@plt+0x35904>
   3aeec:	ldrb	r2, [r3, #240]	; 0xf0
   3aef0:	ands	r0, r2, #1
   3aef4:	bne	3af44 <fputs@plt+0x3592c>
   3aef8:	ldr	r3, [r3, #244]	; 0xf4
   3aefc:	cmp	r1, #0
   3af00:	moveq	r0, r1
   3af04:	ldrbne	r2, [r3, #2]
   3af08:	ldrbeq	r2, [r3, #2]
   3af0c:	orrne	r2, r2, #4
   3af10:	biceq	r2, r2, #4
   3af14:	strb	r2, [r3, #2]
   3af18:	pop	{r3, pc}
   3af1c:	ldr	r0, [pc, #72]	; 3af6c <fputs@plt+0x35954>
   3af20:	movw	r2, #1191	; 0x4a7
   3af24:	ldr	r1, [pc, #68]	; 3af70 <fputs@plt+0x35958>
   3af28:	ldr	r3, [pc, #68]	; 3af74 <fputs@plt+0x3595c>
   3af2c:	add	r0, pc, r0
   3af30:	add	r1, pc, r1
   3af34:	add	r3, pc, r3
   3af38:	bl	76ea0 <fputs@plt+0x71888>
   3af3c:	mvn	r0, #21
   3af40:	pop	{r3, pc}
   3af44:	ldr	r0, [pc, #44]	; 3af78 <fputs@plt+0x35960>
   3af48:	movw	r2, #1192	; 0x4a8
   3af4c:	ldr	r1, [pc, #40]	; 3af7c <fputs@plt+0x35964>
   3af50:	ldr	r3, [pc, #40]	; 3af80 <fputs@plt+0x35968>
   3af54:	add	r0, pc, r0
   3af58:	add	r1, pc, r1
   3af5c:	add	r3, pc, r3
   3af60:	bl	76ea0 <fputs@plt+0x71888>
   3af64:	mvn	r0, #0
   3af68:	pop	{r3, pc}
   3af6c:	andeq	r6, r4, r4, ror #29
   3af70:	andeq	r0, r5, r0, lsl #11
   3af74:	andeq	r0, r5, ip, asr #26
   3af78:			; <UNDEFINED> instruction: 0x000508b4
   3af7c:	andeq	r0, r5, r8, asr r5
   3af80:	andeq	r0, r5, r4, lsr #26
   3af84:	push	{r4, r5, r6, lr}
   3af88:	subs	r4, r0, #0
   3af8c:	beq	3b01c <fputs@plt+0x35a04>
   3af90:	ldrb	r3, [r4, #240]	; 0xf0
   3af94:	lsrs	r3, r3, #7
   3af98:	bne	3b000 <fputs@plt+0x359e8>
   3af9c:	ldr	r1, [r4, #316]	; 0x13c
   3afa0:	cmp	r1, #0
   3afa4:	beq	3afec <fputs@plt+0x359d4>
   3afa8:	ldr	r6, [r4, #312]	; 0x138
   3afac:	cmp	r6, #0
   3afb0:	beq	3b03c <fputs@plt+0x35a24>
   3afb4:	mov	r0, #1
   3afb8:	mov	r1, #40	; 0x28
   3afbc:	bl	4d18 <calloc@plt>
   3afc0:	subs	r5, r0, #0
   3afc4:	strne	r5, [r6]
   3afc8:	beq	3b008 <fputs@plt+0x359f0>
   3afcc:	mvn	r3, #0
   3afd0:	str	r3, [r5, #32]
   3afd4:	ldr	r3, [r4, #316]	; 0x13c
   3afd8:	mov	r0, r5
   3afdc:	str	r5, [r4, #312]	; 0x138
   3afe0:	add	r3, r3, #1
   3afe4:	str	r3, [r4, #316]	; 0x13c
   3afe8:	pop	{r4, r5, r6, pc}
   3afec:	add	r5, r4, #272	; 0x110
   3aff0:	mov	r2, #40	; 0x28
   3aff4:	mov	r0, r5
   3aff8:	bl	4d54 <memset@plt>
   3affc:	b	3afcc <fputs@plt+0x359b4>
   3b000:	mov	r0, #0
   3b004:	pop	{r4, r5, r6, pc}
   3b008:	ldrb	r3, [r4, #240]	; 0xf0
   3b00c:	mov	r0, r5
   3b010:	orr	r3, r3, #128	; 0x80
   3b014:	strb	r3, [r4, #240]	; 0xf0
   3b018:	pop	{r4, r5, r6, pc}
   3b01c:	ldr	r0, [pc, #56]	; 3b05c <fputs@plt+0x35a44>
   3b020:	movw	r2, #1205	; 0x4b5
   3b024:	ldr	r1, [pc, #52]	; 3b060 <fputs@plt+0x35a48>
   3b028:	ldr	r3, [pc, #52]	; 3b064 <fputs@plt+0x35a4c>
   3b02c:	add	r0, pc, r0
   3b030:	add	r1, pc, r1
   3b034:	add	r3, pc, r3
   3b038:	bl	76bb0 <fputs@plt+0x71598>
   3b03c:	ldr	r0, [pc, #36]	; 3b068 <fputs@plt+0x35a50>
   3b040:	movw	r2, #1214	; 0x4be
   3b044:	ldr	r1, [pc, #32]	; 3b06c <fputs@plt+0x35a54>
   3b048:	ldr	r3, [pc, #32]	; 3b070 <fputs@plt+0x35a58>
   3b04c:	add	r0, pc, r0
   3b050:	add	r1, pc, r1
   3b054:	add	r3, pc, r3
   3b058:	bl	76bb0 <fputs@plt+0x71598>
   3b05c:	andeq	r6, r4, r4, ror #27
   3b060:	andeq	r0, r5, r0, lsl #9
   3b064:	andeq	pc, r4, ip, ror #31
   3b068:	andeq	r0, r5, r8, asr #15
   3b06c:	andeq	r0, r5, r0, ror #8
   3b070:	andeq	pc, r4, ip, asr #31
   3b074:	ldr	ip, [pc, #856]	; 3b3d4 <fputs@plt+0x35dbc>
   3b078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b07c:	add	ip, pc, ip
   3b080:	ldr	r5, [pc, #848]	; 3b3d8 <fputs@plt+0x35dc0>
   3b084:	mov	sl, r3
   3b088:	mov	r3, ip
   3b08c:	sub	sp, sp, #20
   3b090:	subs	r4, r0, #0
   3b094:	mov	r7, r2
   3b098:	ldr	r5, [ip, r5]
   3b09c:	ldrb	r0, [sp, #56]	; 0x38
   3b0a0:	ldr	r3, [r5]
   3b0a4:	str	r3, [sp, #12]
   3b0a8:	beq	3b314 <fputs@plt+0x35cfc>
   3b0ac:	cmp	r1, #0
   3b0b0:	beq	3b354 <fputs@plt+0x35d3c>
   3b0b4:	ldrb	r3, [r4, #240]	; 0xf0
   3b0b8:	tst	r3, #1
   3b0bc:	bne	3b334 <fputs@plt+0x35d1c>
   3b0c0:	lsrs	r3, r3, #7
   3b0c4:	bne	3b1c0 <fputs@plt+0x35ba8>
   3b0c8:	ldr	ip, [r4, #264]	; 0x108
   3b0cc:	rsb	r2, r1, #0
   3b0d0:	sub	r3, ip, #1
   3b0d4:	add	r3, r3, r1
   3b0d8:	and	r3, r2, r3
   3b0dc:	adds	r8, r3, r7
   3b0e0:	rsb	r3, ip, r3
   3b0e4:	add	r6, r3, r7
   3b0e8:	bcs	3b1dc <fputs@plt+0x35bc4>
   3b0ec:	cmp	r6, #0
   3b0f0:	bne	3b12c <fputs@plt+0x35b14>
   3b0f4:	str	r1, [sp, #8]
   3b0f8:	str	r8, [r4, #264]	; 0x108
   3b0fc:	mov	r1, r6
   3b100:	mov	r0, r4
   3b104:	bl	38620 <fputs@plt+0x33008>
   3b108:	cmp	sl, #0
   3b10c:	bne	3b1c8 <fputs@plt+0x35bb0>
   3b110:	ldr	r0, [sp, #8]
   3b114:	ldr	r2, [sp, #12]
   3b118:	ldr	r3, [r5]
   3b11c:	cmp	r2, r3
   3b120:	bne	3b310 <fputs@plt+0x35cf8>
   3b124:	add	sp, sp, #20
   3b128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b12c:	ldr	ip, [r4, #316]	; 0x13c
   3b130:	cmp	ip, #0
   3b134:	beq	3b148 <fputs@plt+0x35b30>
   3b138:	ldr	r9, [r4, #312]	; 0x138
   3b13c:	ldrb	ip, [r9, #36]	; 0x24
   3b140:	tst	ip, #4
   3b144:	beq	3b1f0 <fputs@plt+0x35bd8>
   3b148:	cmp	r3, #0
   3b14c:	beq	3b198 <fputs@plt+0x35b80>
   3b150:	mov	r0, r4
   3b154:	str	r3, [sp, #4]
   3b158:	bl	3af84 <fputs@plt+0x3596c>
   3b15c:	ldr	r3, [sp, #4]
   3b160:	cmp	r0, #0
   3b164:	beq	3b1c0 <fputs@plt+0x35ba8>
   3b168:	cmp	r3, #7
   3b16c:	bhi	3b3b4 <fputs@plt+0x35d9c>
   3b170:	ldr	r2, [r0, #4]
   3b174:	cmp	r2, #0
   3b178:	bne	3b394 <fputs@plt+0x35d7c>
   3b17c:	ldr	r2, [r0, #32]
   3b180:	cmp	r2, #0
   3b184:	bge	3b374 <fputs@plt+0x35d5c>
   3b188:	ldrb	r2, [r0, #36]	; 0x24
   3b18c:	str	r3, [r0, #12]
   3b190:	orr	r3, r2, #12
   3b194:	strb	r3, [r0, #36]	; 0x24
   3b198:	mov	r0, r4
   3b19c:	bl	3af84 <fputs@plt+0x3596c>
   3b1a0:	subs	r1, r0, #0
   3b1a4:	beq	3b1c0 <fputs@plt+0x35ba8>
   3b1a8:	mov	r2, r7
   3b1ac:	mov	r0, r4
   3b1b0:	add	r3, sp, #8
   3b1b4:	bl	38244 <fputs@plt+0x32c2c>
   3b1b8:	cmp	r0, #0
   3b1bc:	bge	3b0f8 <fputs@plt+0x35ae0>
   3b1c0:	mov	r0, #0
   3b1c4:	b	3b114 <fputs@plt+0x35afc>
   3b1c8:	mov	r1, r8
   3b1cc:	mov	r0, r4
   3b1d0:	bl	38f20 <fputs@plt+0x33908>
   3b1d4:	cmp	r0, #0
   3b1d8:	bge	3b110 <fputs@plt+0x35af8>
   3b1dc:	ldrb	r3, [r4, #240]	; 0xf0
   3b1e0:	mov	r0, #0
   3b1e4:	orr	r3, r3, #128	; 0x80
   3b1e8:	strb	r3, [r4, #240]	; 0xf0
   3b1ec:	b	3b114 <fputs@plt+0x35afc>
   3b1f0:	ldr	fp, [r9, #12]
   3b1f4:	sub	ip, fp, #1
   3b1f8:	add	r1, ip, r1
   3b1fc:	and	r2, r1, r2
   3b200:	rsb	ip, fp, r2
   3b204:	cmp	ip, r3
   3b208:	bne	3b148 <fputs@plt+0x35b30>
   3b20c:	cmp	r0, #0
   3b210:	beq	3b21c <fputs@plt+0x35c04>
   3b214:	cmp	fp, #524288	; 0x80000
   3b218:	bhi	3b148 <fputs@plt+0x35b30>
   3b21c:	add	r2, r2, r7
   3b220:	mov	r0, r4
   3b224:	mov	r1, r9
   3b228:	add	r3, sp, #8
   3b22c:	ldr	r7, [r9, #4]
   3b230:	str	ip, [sp, #4]
   3b234:	bl	38244 <fputs@plt+0x32c2c>
   3b238:	ldr	ip, [sp, #4]
   3b23c:	cmp	r0, #0
   3b240:	blt	3b1c0 <fputs@plt+0x35ba8>
   3b244:	cmp	ip, #0
   3b248:	bne	3b2ec <fputs@plt+0x35cd4>
   3b24c:	ldr	r3, [r4, #400]	; 0x190
   3b250:	ldr	r2, [r4, #396]	; 0x18c
   3b254:	rsb	r3, r3, r3, lsl #3
   3b258:	add	r3, r2, r3, lsl #3
   3b25c:	cmp	r2, r3
   3b260:	addcc	r0, r7, fp
   3b264:	bcs	3b2b4 <fputs@plt+0x35c9c>
   3b268:	ldr	r3, [r2, #28]
   3b26c:	ldr	r1, [r9, #4]
   3b270:	cmp	r3, #0
   3b274:	beq	3b294 <fputs@plt+0x35c7c>
   3b278:	cmp	r7, r1
   3b27c:	beq	3b294 <fputs@plt+0x35c7c>
   3b280:	cmp	r7, r3
   3b284:	bhi	3b294 <fputs@plt+0x35c7c>
   3b288:	cmp	r3, r0
   3b28c:	rsbcc	r3, r7, r3
   3b290:	addcc	r3, r1, r3
   3b294:	str	r3, [r2, #28]
   3b298:	add	r2, r2, #56	; 0x38
   3b29c:	ldr	r3, [r4, #400]	; 0x190
   3b2a0:	ldr	r1, [r4, #396]	; 0x18c
   3b2a4:	rsb	r3, r3, r3, lsl #3
   3b2a8:	add	r3, r1, r3, lsl #3
   3b2ac:	cmp	r2, r3
   3b2b0:	bcc	3b268 <fputs@plt+0x35c50>
   3b2b4:	ldr	r3, [r4, #40]	; 0x28
   3b2b8:	ldr	r2, [r9, #4]
   3b2bc:	cmp	r3, #0
   3b2c0:	beq	3b2e4 <fputs@plt+0x35ccc>
   3b2c4:	cmp	r7, r2
   3b2c8:	beq	3b2e4 <fputs@plt+0x35ccc>
   3b2cc:	cmp	r7, r3
   3b2d0:	bhi	3b2e4 <fputs@plt+0x35ccc>
   3b2d4:	add	fp, r7, fp
   3b2d8:	cmp	r3, fp
   3b2dc:	rsbcc	r3, r7, r3
   3b2e0:	addcc	r3, r2, r3
   3b2e4:	str	r3, [r4, #40]	; 0x28
   3b2e8:	b	3b0f8 <fputs@plt+0x35ae0>
   3b2ec:	mov	r2, ip
   3b2f0:	ldr	r0, [sp, #8]
   3b2f4:	mov	r1, #0
   3b2f8:	str	ip, [sp, #4]
   3b2fc:	bl	4d54 <memset@plt>
   3b300:	ldmib	sp, {r3, ip}
   3b304:	add	ip, r3, ip
   3b308:	str	ip, [sp, #8]
   3b30c:	b	3b24c <fputs@plt+0x35c34>
   3b310:	bl	524c <__stack_chk_fail@plt>
   3b314:	ldr	r0, [pc, #192]	; 3b3dc <fputs@plt+0x35dc4>
   3b318:	movw	r2, #1374	; 0x55e
   3b31c:	ldr	r1, [pc, #188]	; 3b3e0 <fputs@plt+0x35dc8>
   3b320:	ldr	r3, [pc, #188]	; 3b3e4 <fputs@plt+0x35dcc>
   3b324:	add	r0, pc, r0
   3b328:	add	r1, pc, r1
   3b32c:	add	r3, pc, r3
   3b330:	bl	76bb0 <fputs@plt+0x71598>
   3b334:	ldr	r0, [pc, #172]	; 3b3e8 <fputs@plt+0x35dd0>
   3b338:	mov	r2, #1376	; 0x560
   3b33c:	ldr	r1, [pc, #168]	; 3b3ec <fputs@plt+0x35dd4>
   3b340:	ldr	r3, [pc, #168]	; 3b3f0 <fputs@plt+0x35dd8>
   3b344:	add	r0, pc, r0
   3b348:	add	r1, pc, r1
   3b34c:	add	r3, pc, r3
   3b350:	bl	76bb0 <fputs@plt+0x71598>
   3b354:	ldr	r0, [pc, #152]	; 3b3f4 <fputs@plt+0x35ddc>
   3b358:	movw	r2, #1375	; 0x55f
   3b35c:	ldr	r1, [pc, #148]	; 3b3f8 <fputs@plt+0x35de0>
   3b360:	ldr	r3, [pc, #148]	; 3b3fc <fputs@plt+0x35de4>
   3b364:	add	r0, pc, r0
   3b368:	add	r1, pc, r1
   3b36c:	add	r3, pc, r3
   3b370:	bl	76bb0 <fputs@plt+0x71598>
   3b374:	ldr	r0, [pc, #132]	; 3b400 <fputs@plt+0x35de8>
   3b378:	movw	r2, #1239	; 0x4d7
   3b37c:	ldr	r1, [pc, #128]	; 3b404 <fputs@plt+0x35dec>
   3b380:	ldr	r3, [pc, #128]	; 3b408 <fputs@plt+0x35df0>
   3b384:	add	r0, pc, r0
   3b388:	add	r1, pc, r1
   3b38c:	add	r3, pc, r3
   3b390:	bl	76bb0 <fputs@plt+0x71598>
   3b394:	ldr	r0, [pc, #112]	; 3b40c <fputs@plt+0x35df4>
   3b398:	movw	r2, #1238	; 0x4d6
   3b39c:	ldr	r1, [pc, #108]	; 3b410 <fputs@plt+0x35df8>
   3b3a0:	ldr	r3, [pc, #108]	; 3b414 <fputs@plt+0x35dfc>
   3b3a4:	add	r0, pc, r0
   3b3a8:	add	r1, pc, r1
   3b3ac:	add	r3, pc, r3
   3b3b0:	bl	76bb0 <fputs@plt+0x71598>
   3b3b4:	ldr	r0, [pc, #92]	; 3b418 <fputs@plt+0x35e00>
   3b3b8:	movw	r2, #1235	; 0x4d3
   3b3bc:	ldr	r1, [pc, #88]	; 3b41c <fputs@plt+0x35e04>
   3b3c0:	ldr	r3, [pc, #88]	; 3b420 <fputs@plt+0x35e08>
   3b3c4:	add	r0, pc, r0
   3b3c8:	add	r1, pc, r1
   3b3cc:	add	r3, pc, r3
   3b3d0:	bl	76bb0 <fputs@plt+0x71598>
   3b3d4:	strdeq	r5, [r7], -ip
   3b3d8:	andeq	r0, r0, r0, asr #8
   3b3dc:	andeq	r6, r4, ip, ror #21
   3b3e0:	andeq	r0, r5, r8, lsl #3
   3b3e4:	andeq	pc, r4, r4, asr #28
   3b3e8:	andeq	r0, r5, r4, asr #9
   3b3ec:	andeq	r0, r5, r8, ror #2
   3b3f0:	andeq	pc, r4, r4, lsr #28
   3b3f4:	andeq	r0, r5, r0, lsr #3
   3b3f8:	andeq	r0, r5, r8, asr #2
   3b3fc:	andeq	pc, r4, r4, lsl #28
   3b400:			; <UNDEFINED> instruction: 0x000504b0
   3b404:	andeq	r0, r5, r8, lsr #2
   3b408:	andeq	pc, r4, r0, ror #26
   3b40c:	andeq	r0, r5, r4, lsl #9
   3b410:	andeq	r0, r5, r8, lsl #2
   3b414:	andeq	pc, r4, r0, asr #26
   3b418:	andeq	r0, r5, ip, asr r4
   3b41c:	andeq	r0, r5, r8, ror #1
   3b420:	andeq	pc, r4, r0, lsr #26
   3b424:	ldr	ip, [pc, #1608]	; 3ba74 <fputs@plt+0x3645c>
   3b428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b42c:	subs	r6, r0, #0
   3b430:	ldr	r0, [pc, #1600]	; 3ba78 <fputs@plt+0x36460>
   3b434:	add	ip, pc, ip
   3b438:	mov	sl, r3
   3b43c:	sub	sp, sp, #44	; 0x2c
   3b440:	mov	r3, ip
   3b444:	mov	r4, r1
   3b448:	ldr	r0, [ip, r0]
   3b44c:	mov	r7, r2
   3b450:	ldr	r3, [r0]
   3b454:	str	r0, [sp, #12]
   3b458:	str	r3, [sp, #36]	; 0x24
   3b45c:	beq	3b874 <fputs@plt+0x3625c>
   3b460:	ldrb	r5, [r6, #240]	; 0xf0
   3b464:	tst	r5, #1
   3b468:	bne	3b91c <fputs@plt+0x36304>
   3b46c:	mov	r0, r1
   3b470:	bl	44874 <fputs@plt+0x3f25c>
   3b474:	cmp	r0, #0
   3b478:	beq	3b984 <fputs@plt+0x3636c>
   3b47c:	lsrs	r5, r5, #7
   3b480:	bne	3b9a8 <fputs@plt+0x36390>
   3b484:	mov	r0, r6
   3b488:	bl	38550 <fputs@plt+0x32f38>
   3b48c:	ldr	r3, [r0, #12]
   3b490:	mov	r5, r0
   3b494:	cmp	r3, #0
   3b498:	beq	3b4ac <fputs@plt+0x35e94>
   3b49c:	ldr	r2, [r0, #4]
   3b4a0:	ldrb	r3, [r3, r2]
   3b4a4:	cmp	r3, #0
   3b4a8:	bne	3b540 <fputs@plt+0x35f28>
   3b4ac:	ldrb	r3, [r5]
   3b4b0:	cmp	r3, #0
   3b4b4:	bne	3b548 <fputs@plt+0x35f30>
   3b4b8:	mov	r2, r3
   3b4bc:	add	r0, r5, #12
   3b4c0:	add	r1, sp, #24
   3b4c4:	strb	r4, [sp, #24]
   3b4c8:	strb	r3, [sp, #25]
   3b4cc:	bl	6be78 <fputs@plt+0x66860>
   3b4d0:	cmp	r0, #0
   3b4d4:	beq	3b968 <fputs@plt+0x36350>
   3b4d8:	ldr	r3, [r6, #244]	; 0xf4
   3b4dc:	ldrb	r3, [r3, #3]
   3b4e0:	cmp	r3, #2
   3b4e4:	sub	r3, r4, #98	; 0x62
   3b4e8:	beq	3b554 <fputs@plt+0x35f3c>
   3b4ec:	cmp	r3, #17
   3b4f0:	addls	pc, pc, r3, lsl #2
   3b4f4:	b	3b710 <fputs@plt+0x360f8>
   3b4f8:	b	3b674 <fputs@plt+0x3605c>
   3b4fc:	b	3b710 <fputs@plt+0x360f8>
   3b500:	b	3b710 <fputs@plt+0x360f8>
   3b504:	b	3b710 <fputs@plt+0x360f8>
   3b508:	b	3b710 <fputs@plt+0x360f8>
   3b50c:	b	3b6a4 <fputs@plt+0x3608c>
   3b510:	b	3b6c4 <fputs@plt+0x360ac>
   3b514:	b	3b710 <fputs@plt+0x360f8>
   3b518:	b	3b710 <fputs@plt+0x360f8>
   3b51c:	b	3b710 <fputs@plt+0x360f8>
   3b520:	b	3b710 <fputs@plt+0x360f8>
   3b524:	b	3b710 <fputs@plt+0x360f8>
   3b528:	b	3b710 <fputs@plt+0x360f8>
   3b52c:	b	3b6f8 <fputs@plt+0x360e0>
   3b530:	b	3b710 <fputs@plt+0x360f8>
   3b534:	b	3b710 <fputs@plt+0x360f8>
   3b538:	b	3b710 <fputs@plt+0x360f8>
   3b53c:	b	3b5a8 <fputs@plt+0x35f90>
   3b540:	cmp	r4, r3
   3b544:	beq	3b4d8 <fputs@plt+0x35ec0>
   3b548:	mvn	r8, #0
   3b54c:	mvn	r4, #5
   3b550:	b	3b64c <fputs@plt+0x36034>
   3b554:	cmp	r3, #17
   3b558:	addls	pc, pc, r3, lsl #2
   3b55c:	b	3b7f4 <fputs@plt+0x361dc>
   3b560:	b	3b754 <fputs@plt+0x3613c>
   3b564:	b	3b7f4 <fputs@plt+0x361dc>
   3b568:	b	3b7f4 <fputs@plt+0x361dc>
   3b56c:	b	3b7f4 <fputs@plt+0x361dc>
   3b570:	b	3b7f4 <fputs@plt+0x361dc>
   3b574:	b	3b7b8 <fputs@plt+0x361a0>
   3b578:	b	3b784 <fputs@plt+0x3616c>
   3b57c:	b	3b7f4 <fputs@plt+0x361dc>
   3b580:	b	3b7f4 <fputs@plt+0x361dc>
   3b584:	b	3b7f4 <fputs@plt+0x361dc>
   3b588:	b	3b7f4 <fputs@plt+0x361dc>
   3b58c:	b	3b7f4 <fputs@plt+0x361dc>
   3b590:	b	3b7f4 <fputs@plt+0x361dc>
   3b594:	b	3b7dc <fputs@plt+0x361c4>
   3b598:	b	3b7f4 <fputs@plt+0x361dc>
   3b59c:	b	3b7f4 <fputs@plt+0x361dc>
   3b5a0:	b	3b7f4 <fputs@plt+0x361dc>
   3b5a4:	b	3b7b8 <fputs@plt+0x361a0>
   3b5a8:	cmp	r7, #0
   3b5ac:	beq	3b958 <fputs@plt+0x36340>
   3b5b0:	mov	r0, r7
   3b5b4:	bl	4fc4 <strlen@plt>
   3b5b8:	add	r0, r0, #5
   3b5bc:	mov	r9, r0
   3b5c0:	mvn	r8, #0
   3b5c4:	mov	fp, #4
   3b5c8:	cmp	r9, #0
   3b5cc:	ble	3b9d4 <fputs@plt+0x363bc>
   3b5d0:	mov	r3, #0
   3b5d4:	mov	r1, fp
   3b5d8:	str	r3, [sp]
   3b5dc:	mov	r0, r6
   3b5e0:	mov	r2, r9
   3b5e4:	bl	3b074 <fputs@plt+0x35a5c>
   3b5e8:	subs	fp, r0, #0
   3b5ec:	beq	3b8cc <fputs@plt+0x362b4>
   3b5f0:	cmp	r4, #115	; 0x73
   3b5f4:	cmpne	r4, #111	; 0x6f
   3b5f8:	mov	r1, r7
   3b5fc:	beq	3b8a0 <fputs@plt+0x36288>
   3b600:	cmp	r4, #103	; 0x67
   3b604:	beq	3b8d4 <fputs@plt+0x362bc>
   3b608:	mov	r2, r9
   3b60c:	bl	5018 <memcpy@plt>
   3b610:	cmp	sl, #0
   3b614:	beq	3b61c <fputs@plt+0x36004>
   3b618:	str	fp, [sl]
   3b61c:	cmp	r4, #104	; 0x68
   3b620:	ldreq	r3, [r6, #332]	; 0x14c
   3b624:	addeq	r3, r3, #1
   3b628:	streq	r3, [r6, #332]	; 0x14c
   3b62c:	ldrb	r3, [r5]
   3b630:	cmp	r3, #97	; 0x61
   3b634:	beq	3b8c0 <fputs@plt+0x362a8>
   3b638:	ldr	r3, [r5, #4]
   3b63c:	mvn	r8, #0
   3b640:	mov	r4, #0
   3b644:	add	r3, r3, #1
   3b648:	str	r3, [r5, #4]
   3b64c:	mov	r0, r8
   3b650:	bl	65fb8 <fputs@plt+0x609a0>
   3b654:	ldr	r1, [sp, #12]
   3b658:	ldr	r2, [sp, #36]	; 0x24
   3b65c:	mov	r0, r4
   3b660:	ldr	r3, [r1]
   3b664:	cmp	r2, r3
   3b668:	bne	3b980 <fputs@plt+0x36368>
   3b66c:	add	sp, sp, #44	; 0x2c
   3b670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b674:	cmp	r7, #0
   3b678:	moveq	r3, r7
   3b67c:	beq	3b68c <fputs@plt+0x36074>
   3b680:	ldr	r3, [r7]
   3b684:	adds	r3, r3, #0
   3b688:	movne	r3, #1
   3b68c:	add	r7, sp, #40	; 0x28
   3b690:	mov	r9, #4
   3b694:	mov	fp, r9
   3b698:	mvn	r8, #0
   3b69c:	str	r3, [r7, #-20]!	; 0xffffffec
   3b6a0:	b	3b5d0 <fputs@plt+0x35fb8>
   3b6a4:	cmp	r7, #0
   3b6a8:	beq	3b948 <fputs@plt+0x36330>
   3b6ac:	mov	r0, r7
   3b6b0:	bl	4fc4 <strlen@plt>
   3b6b4:	add	r9, r0, #2
   3b6b8:	mvn	r8, #0
   3b6bc:	mov	fp, #1
   3b6c0:	b	3b5c8 <fputs@plt+0x35fb0>
   3b6c4:	cmp	r7, #0
   3b6c8:	beq	3b894 <fputs@plt+0x3627c>
   3b6cc:	ldr	r1, [r7]
   3b6d0:	mov	r0, r6
   3b6d4:	bl	38168 <fputs@plt+0x32b50>
   3b6d8:	subs	r8, r0, #0
   3b6dc:	blt	3b940 <fputs@plt+0x36328>
   3b6e0:	ldr	r3, [r6, #332]	; 0x14c
   3b6e4:	add	r7, sp, #40	; 0x28
   3b6e8:	mov	r9, #4
   3b6ec:	mov	fp, r9
   3b6f0:	str	r3, [r7, #-20]!	; 0xffffffec
   3b6f4:	b	3b5d0 <fputs@plt+0x35fb8>
   3b6f8:	cmp	r7, #0
   3b6fc:	beq	3b894 <fputs@plt+0x3627c>
   3b700:	mov	r0, r7
   3b704:	bl	4fc4 <strlen@plt>
   3b708:	add	r9, r0, #5
   3b70c:	b	3b5c0 <fputs@plt+0x35fa8>
   3b710:	mov	r0, r4
   3b714:	bl	448ec <fputs@plt+0x3f2d4>
   3b718:	mov	fp, r0
   3b71c:	mov	r0, r4
   3b720:	bl	44918 <fputs@plt+0x3f300>
   3b724:	cmp	fp, #0
   3b728:	mov	r9, r0
   3b72c:	mvngt	r8, #0
   3b730:	bgt	3b5c8 <fputs@plt+0x35fb0>
   3b734:	ldr	r0, [pc, #832]	; 3ba7c <fputs@plt+0x36464>
   3b738:	movw	r2, #1643	; 0x66b
   3b73c:	ldr	r1, [pc, #828]	; 3ba80 <fputs@plt+0x36468>
   3b740:	ldr	r3, [pc, #828]	; 3ba84 <fputs@plt+0x3646c>
   3b744:	add	r0, pc, r0
   3b748:	add	r1, pc, r1
   3b74c:	add	r3, pc, r3
   3b750:	bl	76bb0 <fputs@plt+0x71598>
   3b754:	cmp	r7, #0
   3b758:	moveq	r3, r7
   3b75c:	beq	3b76c <fputs@plt+0x36154>
   3b760:	ldr	r3, [r7]
   3b764:	adds	r3, r3, #0
   3b768:	movne	r3, #1
   3b76c:	add	r7, sp, #40	; 0x28
   3b770:	mov	r9, #1
   3b774:	mov	fp, r9
   3b778:	mvn	r8, #0
   3b77c:	strb	r3, [r7, #-21]!	; 0xffffffeb
   3b780:	b	3b838 <fputs@plt+0x36220>
   3b784:	cmp	r7, #0
   3b788:	beq	3b894 <fputs@plt+0x3627c>
   3b78c:	ldr	r1, [r7]
   3b790:	mov	r0, r6
   3b794:	bl	38168 <fputs@plt+0x32b50>
   3b798:	subs	r8, r0, #0
   3b79c:	blt	3b940 <fputs@plt+0x36328>
   3b7a0:	ldr	r3, [r6, #332]	; 0x14c
   3b7a4:	add	r7, sp, #40	; 0x28
   3b7a8:	mov	r9, #4
   3b7ac:	mov	fp, r9
   3b7b0:	str	r3, [r7, #-20]!	; 0xffffffec
   3b7b4:	b	3b838 <fputs@plt+0x36220>
   3b7b8:	cmp	r7, #0
   3b7bc:	beq	3b8f4 <fputs@plt+0x362dc>
   3b7c0:	mov	r0, r7
   3b7c4:	bl	4fc4 <strlen@plt>
   3b7c8:	add	r0, r0, #1
   3b7cc:	mov	r9, r0
   3b7d0:	mvn	r8, #0
   3b7d4:	mov	fp, #1
   3b7d8:	b	3b830 <fputs@plt+0x36218>
   3b7dc:	cmp	r7, #0
   3b7e0:	beq	3b894 <fputs@plt+0x3627c>
   3b7e4:	mov	r0, r7
   3b7e8:	bl	4fc4 <strlen@plt>
   3b7ec:	add	r9, r0, #1
   3b7f0:	b	3b7d0 <fputs@plt+0x361b8>
   3b7f4:	add	r0, sp, #28
   3b7f8:	mov	r3, #0
   3b7fc:	strb	r4, [sp, #28]
   3b800:	strb	r3, [sp, #29]
   3b804:	bl	49a78 <fputs@plt+0x44460>
   3b808:	mov	fp, r0
   3b80c:	add	r0, sp, #32
   3b810:	mov	r3, #0
   3b814:	strb	r4, [sp, #32]
   3b818:	strb	r3, [sp, #33]	; 0x21
   3b81c:	bl	49d58 <fputs@plt+0x44740>
   3b820:	cmp	fp, #0
   3b824:	mov	r9, r0
   3b828:	mvngt	r8, #0
   3b82c:	ble	3ba1c <fputs@plt+0x36404>
   3b830:	cmp	r9, #0
   3b834:	ble	3b9fc <fputs@plt+0x363e4>
   3b838:	mov	r3, #0
   3b83c:	mov	r1, fp
   3b840:	str	r3, [sp]
   3b844:	mov	r0, r6
   3b848:	mov	r2, r9
   3b84c:	mov	r3, #1
   3b850:	bl	3b074 <fputs@plt+0x35a5c>
   3b854:	subs	fp, r0, #0
   3b858:	beq	3b8cc <fputs@plt+0x362b4>
   3b85c:	mov	r1, r7
   3b860:	mov	r2, r9
   3b864:	bl	5018 <memcpy@plt>
   3b868:	cmp	sl, #0
   3b86c:	bne	3b618 <fputs@plt+0x36000>
   3b870:	b	3b61c <fputs@plt+0x36004>
   3b874:	ldr	r0, [pc, #524]	; 3ba88 <fputs@plt+0x36470>
   3b878:	movw	r2, #1500	; 0x5dc
   3b87c:	ldr	r1, [pc, #520]	; 3ba8c <fputs@plt+0x36474>
   3b880:	ldr	r3, [pc, #520]	; 3ba90 <fputs@plt+0x36478>
   3b884:	add	r0, pc, r0
   3b888:	add	r1, pc, r1
   3b88c:	add	r3, pc, r3
   3b890:	bl	76ea0 <fputs@plt+0x71888>
   3b894:	mvn	r8, #0
   3b898:	mvn	r4, #21
   3b89c:	b	3b64c <fputs@plt+0x36034>
   3b8a0:	sub	r3, r9, #5
   3b8a4:	sub	r2, r9, #4
   3b8a8:	str	r3, [fp], #4
   3b8ac:	mov	r0, fp
   3b8b0:	bl	5018 <memcpy@plt>
   3b8b4:	cmp	sl, #0
   3b8b8:	bne	3b618 <fputs@plt+0x36000>
   3b8bc:	b	3b61c <fputs@plt+0x36004>
   3b8c0:	mvn	r8, #0
   3b8c4:	mov	r4, #0
   3b8c8:	b	3b64c <fputs@plt+0x36034>
   3b8cc:	mvn	r4, #11
   3b8d0:	b	3b64c <fputs@plt+0x36034>
   3b8d4:	sub	r3, r9, #2
   3b8d8:	sub	r2, r9, #1
   3b8dc:	strb	r3, [fp], #1
   3b8e0:	mov	r0, fp
   3b8e4:	bl	5018 <memcpy@plt>
   3b8e8:	cmp	sl, #0
   3b8ec:	strne	fp, [sl]
   3b8f0:	b	3b62c <fputs@plt+0x36014>
   3b8f4:	ldr	r7, [pc, #408]	; 3ba94 <fputs@plt+0x3647c>
   3b8f8:	mov	r0, #1
   3b8fc:	add	r7, pc, r7
   3b900:	b	3b7cc <fputs@plt+0x361b4>
   3b904:	mov	r4, r0
   3b908:	mvn	r8, #0
   3b90c:	mov	r0, r8
   3b910:	bl	65fb8 <fputs@plt+0x609a0>
   3b914:	mov	r0, r4
   3b918:	bl	54f8 <_Unwind_Resume@plt>
   3b91c:	ldr	r0, [pc, #372]	; 3ba98 <fputs@plt+0x36480>
   3b920:	movw	r2, #1501	; 0x5dd
   3b924:	ldr	r1, [pc, #368]	; 3ba9c <fputs@plt+0x36484>
   3b928:	ldr	r3, [pc, #368]	; 3baa0 <fputs@plt+0x36488>
   3b92c:	add	r0, pc, r0
   3b930:	add	r1, pc, r1
   3b934:	add	r3, pc, r3
   3b938:	bl	76ea0 <fputs@plt+0x71888>
   3b93c:	mvn	r8, #0
   3b940:	mov	r4, r8
   3b944:	b	3b64c <fputs@plt+0x36034>
   3b948:	ldr	r7, [pc, #340]	; 3baa4 <fputs@plt+0x3648c>
   3b94c:	mov	r9, #2
   3b950:	add	r7, pc, r7
   3b954:	b	3b6b8 <fputs@plt+0x360a0>
   3b958:	ldr	r7, [pc, #328]	; 3baa8 <fputs@plt+0x36490>
   3b95c:	mov	r0, #5
   3b960:	add	r7, pc, r7
   3b964:	b	3b5bc <fputs@plt+0x35fa4>
   3b968:	ldrb	r3, [r6, #240]	; 0xf0
   3b96c:	mvn	r8, #0
   3b970:	mvn	r4, #11
   3b974:	orr	r3, r3, #128	; 0x80
   3b978:	strb	r3, [r6, #240]	; 0xf0
   3b97c:	b	3b64c <fputs@plt+0x36034>
   3b980:	bl	524c <__stack_chk_fail@plt>
   3b984:	ldr	r0, [pc, #288]	; 3baac <fputs@plt+0x36494>
   3b988:	movw	r2, #1502	; 0x5de
   3b98c:	ldr	r1, [pc, #284]	; 3bab0 <fputs@plt+0x36498>
   3b990:	ldr	r3, [pc, #284]	; 3bab4 <fputs@plt+0x3649c>
   3b994:	add	r0, pc, r0
   3b998:	add	r1, pc, r1
   3b99c:	add	r3, pc, r3
   3b9a0:	bl	76ea0 <fputs@plt+0x71888>
   3b9a4:	b	3b894 <fputs@plt+0x3627c>
   3b9a8:	ldr	r0, [pc, #264]	; 3bab8 <fputs@plt+0x364a0>
   3b9ac:	movw	r2, #1503	; 0x5df
   3b9b0:	ldr	r1, [pc, #260]	; 3babc <fputs@plt+0x364a4>
   3b9b4:	ldr	r3, [pc, #260]	; 3bac0 <fputs@plt+0x364a8>
   3b9b8:	add	r0, pc, r0
   3b9bc:	add	r1, pc, r1
   3b9c0:	add	r3, pc, r3
   3b9c4:	bl	76ea0 <fputs@plt+0x71888>
   3b9c8:	mvn	r8, #0
   3b9cc:	mvn	r4, #115	; 0x73
   3b9d0:	b	3b64c <fputs@plt+0x36034>
   3b9d4:	ldr	r0, [pc, #232]	; 3bac4 <fputs@plt+0x364ac>
   3b9d8:	movw	r2, #1644	; 0x66c
   3b9dc:	ldr	r1, [pc, #228]	; 3bac8 <fputs@plt+0x364b0>
   3b9e0:	ldr	r3, [pc, #228]	; 3bacc <fputs@plt+0x364b4>
   3b9e4:	add	r0, pc, r0
   3b9e8:	add	r1, pc, r1
   3b9ec:	add	r3, pc, r3
   3b9f0:	bl	76bb0 <fputs@plt+0x71598>
   3b9f4:	mov	r4, r0
   3b9f8:	b	3b90c <fputs@plt+0x362f4>
   3b9fc:	ldr	r0, [pc, #204]	; 3bad0 <fputs@plt+0x364b8>
   3ba00:	movw	r2, #1575	; 0x627
   3ba04:	ldr	r1, [pc, #200]	; 3bad4 <fputs@plt+0x364bc>
   3ba08:	ldr	r3, [pc, #200]	; 3bad8 <fputs@plt+0x364c0>
   3ba0c:	add	r0, pc, r0
   3ba10:	add	r1, pc, r1
   3ba14:	add	r3, pc, r3
   3ba18:	bl	76bb0 <fputs@plt+0x71598>
   3ba1c:	ldr	r0, [pc, #184]	; 3badc <fputs@plt+0x364c4>
   3ba20:	movw	r2, #1574	; 0x626
   3ba24:	ldr	r1, [pc, #180]	; 3bae0 <fputs@plt+0x364c8>
   3ba28:	ldr	r3, [pc, #180]	; 3bae4 <fputs@plt+0x364cc>
   3ba2c:	add	r0, pc, r0
   3ba30:	add	r1, pc, r1
   3ba34:	add	r3, pc, r3
   3ba38:	bl	76bb0 <fputs@plt+0x71598>
   3ba3c:	b	3b904 <fputs@plt+0x362ec>
   3ba40:	b	3b904 <fputs@plt+0x362ec>
   3ba44:	b	3b904 <fputs@plt+0x362ec>
   3ba48:	b	3b904 <fputs@plt+0x362ec>
   3ba4c:	b	3b904 <fputs@plt+0x362ec>
   3ba50:	b	3b904 <fputs@plt+0x362ec>
   3ba54:	b	3b904 <fputs@plt+0x362ec>
   3ba58:	b	3b904 <fputs@plt+0x362ec>
   3ba5c:	b	3b904 <fputs@plt+0x362ec>
   3ba60:	b	3b904 <fputs@plt+0x362ec>
   3ba64:	b	3b904 <fputs@plt+0x362ec>
   3ba68:	b	3b904 <fputs@plt+0x362ec>
   3ba6c:	b	3b904 <fputs@plt+0x362ec>
   3ba70:	b	3b904 <fputs@plt+0x362ec>
   3ba74:	andeq	r5, r7, r4, asr #14
   3ba78:	andeq	r0, r0, r0, asr #8
   3ba7c:	andeq	pc, r4, r0, asr #27
   3ba80:	andeq	pc, r4, r8, ror #26
   3ba84:	andeq	pc, r4, r0, ror r8	; <UNPREDICTABLE>
   3ba88:	andeq	r6, r4, ip, lsl #11
   3ba8c:	andeq	pc, r4, r8, lsr #24
   3ba90:	andeq	pc, r4, r0, lsr r7	; <UNPREDICTABLE>
   3ba94:	andeq	lr, r4, r4, lsl #23
   3ba98:	ldrdeq	pc, [r4], -ip
   3ba9c:	andeq	pc, r4, r0, lsl #23
   3baa0:	andeq	pc, r4, r8, lsl #13
   3baa4:	andeq	lr, r4, r0, lsr fp
   3baa8:	andeq	lr, r4, r0, lsr #22
   3baac:			; <UNDEFINED> instruction: 0x0004feb0
   3bab0:	andeq	pc, r4, r8, lsl fp	; <UNPREDICTABLE>
   3bab4:	andeq	pc, r4, r0, lsr #12
   3bab8:	andeq	pc, r4, r4, lsr #29
   3babc:	strdeq	pc, [r4], -r4
   3bac0:	strdeq	pc, [r4], -ip
   3bac4:	andeq	ip, r4, r0, lsr r3
   3bac8:	andeq	pc, r4, r8, asr #21
   3bacc:	ldrdeq	pc, [r4], -r0
   3bad0:	andeq	ip, r4, r8, lsl #6
   3bad4:	andeq	pc, r4, r0, lsr #21
   3bad8:	andeq	pc, r4, r8, lsr #11
   3badc:	ldrdeq	pc, [r4], -r8
   3bae0:	andeq	pc, r4, r0, lsl #21
   3bae4:	andeq	pc, r4, r8, lsl #11
   3bae8:	ldr	r3, [pc, #308]	; 3bc24 <fputs@plt+0x3660c>
   3baec:	push	{r4, r5, r6, r7, r8, lr}
   3baf0:	mov	r4, r2
   3baf4:	ldr	r2, [pc, #300]	; 3bc28 <fputs@plt+0x36610>
   3baf8:	add	r3, pc, r3
   3bafc:	sub	sp, sp, #24
   3bb00:	mov	r7, r0
   3bb04:	mov	r0, r4
   3bb08:	mov	r6, r1
   3bb0c:	ldr	r5, [r3, r2]
   3bb10:	ldr	r3, [r5]
   3bb14:	str	r3, [sp, #20]
   3bb18:	bl	3067c <fputs@plt+0x2b064>
   3bb1c:	cmp	r0, #0
   3bb20:	beq	3bbfc <fputs@plt+0x365e4>
   3bb24:	cmp	r6, #0
   3bb28:	beq	3bbd4 <fputs@plt+0x365bc>
   3bb2c:	mov	r0, r7
   3bb30:	mov	r1, #3
   3bb34:	add	r2, sp, #16
   3bb38:	bl	39e20 <fputs@plt+0x34808>
   3bb3c:	cmp	r0, #0
   3bb40:	blt	3bba8 <fputs@plt+0x36590>
   3bb44:	ldr	r1, [r4]
   3bb48:	mov	r7, #115	; 0x73
   3bb4c:	ldr	r0, [sp, #16]
   3bb50:	mov	r2, #4
   3bb54:	mov	r3, #0
   3bb58:	str	r7, [sp]
   3bb5c:	add	ip, r0, #36	; 0x24
   3bb60:	stmib	sp, {r1, ip}
   3bb64:	bl	38028 <fputs@plt+0x32a10>
   3bb68:	subs	r8, r0, #0
   3bb6c:	blt	3bbc0 <fputs@plt+0x365a8>
   3bb70:	ldr	r2, [r4, #4]
   3bb74:	cmp	r2, #0
   3bb78:	beq	3bb94 <fputs@plt+0x3657c>
   3bb7c:	ldr	r0, [sp, #16]
   3bb80:	mov	r1, r7
   3bb84:	add	r3, r0, #40	; 0x28
   3bb88:	bl	3b424 <fputs@plt+0x35e0c>
   3bb8c:	subs	r8, r0, #0
   3bb90:	blt	3bbc0 <fputs@plt+0x365a8>
   3bb94:	ldr	r3, [sp, #16]
   3bb98:	mov	r0, #0
   3bb9c:	mvn	r2, #0
   3bba0:	str	r2, [r3, #44]	; 0x2c
   3bba4:	str	r3, [r6]
   3bba8:	ldr	r2, [sp, #20]
   3bbac:	ldr	r3, [r5]
   3bbb0:	cmp	r2, r3
   3bbb4:	bne	3bbd0 <fputs@plt+0x365b8>
   3bbb8:	add	sp, sp, #24
   3bbbc:	pop	{r4, r5, r6, r7, r8, pc}
   3bbc0:	ldr	r0, [sp, #16]
   3bbc4:	bl	38b74 <fputs@plt+0x3355c>
   3bbc8:	mov	r0, r8
   3bbcc:	b	3bba8 <fputs@plt+0x36590>
   3bbd0:	bl	524c <__stack_chk_fail@plt>
   3bbd4:	ldr	r0, [pc, #80]	; 3bc2c <fputs@plt+0x36614>
   3bbd8:	movw	r2, #810	; 0x32a
   3bbdc:	ldr	r1, [pc, #76]	; 3bc30 <fputs@plt+0x36618>
   3bbe0:	ldr	r3, [pc, #76]	; 3bc34 <fputs@plt+0x3661c>
   3bbe4:	add	r0, pc, r0
   3bbe8:	add	r1, pc, r1
   3bbec:	add	r3, pc, r3
   3bbf0:	bl	76ea0 <fputs@plt+0x71888>
   3bbf4:	mvn	r0, #21
   3bbf8:	b	3bba8 <fputs@plt+0x36590>
   3bbfc:	ldr	r0, [pc, #52]	; 3bc38 <fputs@plt+0x36620>
   3bc00:	movw	r2, #809	; 0x329
   3bc04:	ldr	r1, [pc, #48]	; 3bc3c <fputs@plt+0x36624>
   3bc08:	ldr	r3, [pc, #48]	; 3bc40 <fputs@plt+0x36628>
   3bc0c:	add	r0, pc, r0
   3bc10:	add	r1, pc, r1
   3bc14:	add	r3, pc, r3
   3bc18:	bl	76ea0 <fputs@plt+0x71888>
   3bc1c:	mvn	r0, #21
   3bc20:	b	3bba8 <fputs@plt+0x36590>
   3bc24:	andeq	r5, r7, r0, lsl #1
   3bc28:	andeq	r0, r0, r0, asr #8
   3bc2c:	andeq	r6, r4, ip, lsr #4
   3bc30:	andeq	pc, r4, r8, asr #17
   3bc34:	andeq	pc, r4, r0, asr #15
   3bc38:	andeq	pc, r4, r0, ror #24
   3bc3c:	andeq	pc, r4, r0, lsr #17
   3bc40:	muleq	r4, r8, r7
   3bc44:	ldr	ip, [pc, #264]	; 3bd54 <fputs@plt+0x3673c>
   3bc48:	push	{r3}		; (str r3, [sp, #-4]!)
   3bc4c:	add	ip, pc, ip
   3bc50:	push	{r4, r5, r6, r7, r8, lr}
   3bc54:	mov	r7, r0
   3bc58:	ldr	lr, [pc, #248]	; 3bd58 <fputs@plt+0x36740>
   3bc5c:	sub	sp, sp, #28
   3bc60:	subs	r8, r2, #0
   3bc64:	mov	r3, #0
   3bc68:	mov	r5, r1
   3bc6c:	ldr	r2, [sp, #52]	; 0x34
   3bc70:	ldr	r4, [ip, lr]
   3bc74:	str	r3, [sp, #8]
   3bc78:	str	r3, [sp, #12]
   3bc7c:	ldr	r0, [r4]
   3bc80:	str	r3, [sp, #16]
   3bc84:	str	r0, [sp, #20]
   3bc88:	beq	3bd1c <fputs@plt+0x36704>
   3bc8c:	cmp	r1, #0
   3bc90:	beq	3bcf4 <fputs@plt+0x366dc>
   3bc94:	add	ip, sp, #56	; 0x38
   3bc98:	add	r6, sp, #8
   3bc9c:	mov	r1, r8
   3bca0:	str	ip, [sp, #4]
   3bca4:	mov	r3, ip
   3bca8:	mov	r0, r6
   3bcac:	bl	30528 <fputs@plt+0x2af10>
   3bcb0:	mov	r0, r7
   3bcb4:	mov	r1, r5
   3bcb8:	mov	r2, r6
   3bcbc:	bl	3bae8 <fputs@plt+0x364d0>
   3bcc0:	mov	r5, r0
   3bcc4:	ldr	r0, [sp, #8]
   3bcc8:	bl	4e5c <free@plt>
   3bccc:	ldr	r2, [sp, #20]
   3bcd0:	ldr	r3, [r4]
   3bcd4:	mov	r0, r5
   3bcd8:	cmp	r2, r3
   3bcdc:	bne	3bcf0 <fputs@plt+0x366d8>
   3bce0:	add	sp, sp, #28
   3bce4:	pop	{r4, r5, r6, r7, r8, lr}
   3bce8:	add	sp, sp, #4
   3bcec:	bx	lr
   3bcf0:	bl	524c <__stack_chk_fail@plt>
   3bcf4:	ldr	r0, [pc, #96]	; 3bd5c <fputs@plt+0x36744>
   3bcf8:	movw	r2, #847	; 0x34f
   3bcfc:	ldr	r1, [pc, #92]	; 3bd60 <fputs@plt+0x36748>
   3bd00:	ldr	r3, [pc, #92]	; 3bd64 <fputs@plt+0x3674c>
   3bd04:	add	r0, pc, r0
   3bd08:	add	r1, pc, r1
   3bd0c:	add	r3, pc, r3
   3bd10:	bl	76ea0 <fputs@plt+0x71888>
   3bd14:	mvn	r5, #21
   3bd18:	b	3bcc4 <fputs@plt+0x366ac>
   3bd1c:	ldr	r0, [pc, #68]	; 3bd68 <fputs@plt+0x36750>
   3bd20:	movw	r2, #846	; 0x34e
   3bd24:	ldr	r1, [pc, #64]	; 3bd6c <fputs@plt+0x36754>
   3bd28:	ldr	r3, [pc, #64]	; 3bd70 <fputs@plt+0x36758>
   3bd2c:	add	r0, pc, r0
   3bd30:	add	r1, pc, r1
   3bd34:	add	r3, pc, r3
   3bd38:	bl	76ea0 <fputs@plt+0x71888>
   3bd3c:	b	3bd14 <fputs@plt+0x366fc>
   3bd40:	mov	r4, r0
   3bd44:	ldr	r0, [sp, #8]
   3bd48:	bl	4e5c <free@plt>
   3bd4c:	mov	r0, r4
   3bd50:	bl	54f8 <_Unwind_Resume@plt>
   3bd54:	andeq	r4, r7, ip, lsr #30
   3bd58:	andeq	r0, r0, r0, asr #8
   3bd5c:	andeq	r6, r4, ip, lsl #2
   3bd60:	andeq	pc, r4, r8, lsr #15
   3bd64:	andeq	r0, r5, r4, lsl #3
   3bd68:	strdeq	fp, [r4], -r8
   3bd6c:	andeq	pc, r4, r0, lsl #15
   3bd70:	andeq	r0, r5, ip, asr r1
   3bd74:	push	{r4, r5, r6, r7, r8, r9, lr}
   3bd78:	subs	r8, r0, #0
   3bd7c:	sub	sp, sp, #20
   3bd80:	mov	r4, r2
   3bd84:	mov	r5, r3
   3bd88:	ldr	r7, [sp, #48]	; 0x30
   3bd8c:	ldr	r9, [sp, #52]	; 0x34
   3bd90:	beq	3beb4 <fputs@plt+0x3689c>
   3bd94:	mov	r0, r7
   3bd98:	bl	3067c <fputs@plt+0x2b064>
   3bd9c:	cmp	r0, #0
   3bda0:	beq	3bef4 <fputs@plt+0x368dc>
   3bda4:	cmp	r9, #0
   3bda8:	beq	3bed4 <fputs@plt+0x368bc>
   3bdac:	mov	r0, r8
   3bdb0:	mov	r1, #3
   3bdb4:	bl	3883c <fputs@plt+0x33224>
   3bdb8:	subs	r6, r0, #0
   3bdbc:	beq	3beac <fputs@plt+0x36894>
   3bdc0:	ldr	r1, [r6, #244]	; 0xf4
   3bdc4:	mov	r2, r4
   3bdc8:	mov	r3, r5
   3bdcc:	ldrb	ip, [r1, #2]
   3bdd0:	orr	ip, ip, #1
   3bdd4:	strb	ip, [r1, #2]
   3bdd8:	strd	r4, [r6, #8]
   3bddc:	bl	39d5c <fputs@plt+0x34744>
   3bde0:	subs	r4, r0, #0
   3bde4:	blt	3be98 <fputs@plt+0x36880>
   3bde8:	ldr	r3, [r8, #80]	; 0x50
   3bdec:	cmp	r3, #0
   3bdf0:	beq	3be20 <fputs@plt+0x36808>
   3bdf4:	str	r3, [sp, #4]
   3bdf8:	mov	r2, #115	; 0x73
   3bdfc:	add	r3, r6, #28
   3be00:	str	r2, [sp]
   3be04:	str	r3, [sp, #8]
   3be08:	mov	r0, r6
   3be0c:	mov	r2, #6
   3be10:	mov	r3, #0
   3be14:	bl	38028 <fputs@plt+0x32a10>
   3be18:	subs	r4, r0, #0
   3be1c:	blt	3be98 <fputs@plt+0x36880>
   3be20:	ldr	r3, [r7]
   3be24:	add	r2, r6, #36	; 0x24
   3be28:	mov	r5, #115	; 0x73
   3be2c:	str	r2, [sp, #8]
   3be30:	str	r5, [sp]
   3be34:	mov	r0, r6
   3be38:	str	r3, [sp, #4]
   3be3c:	mov	r2, #4
   3be40:	mov	r3, #0
   3be44:	bl	38028 <fputs@plt+0x32a10>
   3be48:	subs	r4, r0, #0
   3be4c:	blt	3be98 <fputs@plt+0x36880>
   3be50:	ldr	r2, [r7, #4]
   3be54:	cmp	r2, #0
   3be58:	beq	3be74 <fputs@plt+0x3685c>
   3be5c:	mov	r1, r5
   3be60:	mov	r0, r6
   3be64:	add	r3, r6, #40	; 0x28
   3be68:	bl	3b424 <fputs@plt+0x35e0c>
   3be6c:	subs	r4, r0, #0
   3be70:	blt	3be98 <fputs@plt+0x36880>
   3be74:	mov	r0, r8
   3be78:	mvn	r3, #0
   3be7c:	mov	r1, r6
   3be80:	str	r3, [r6, #44]	; 0x2c
   3be84:	bl	3a870 <fputs@plt+0x35258>
   3be88:	mov	r0, #0
   3be8c:	str	r6, [r9]
   3be90:	add	sp, sp, #20
   3be94:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3be98:	mov	r0, r6
   3be9c:	bl	38b74 <fputs@plt+0x3355c>
   3bea0:	mov	r0, r4
   3bea4:	add	sp, sp, #20
   3bea8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3beac:	mvn	r0, #11
   3beb0:	b	3bea4 <fputs@plt+0x3688c>
   3beb4:	ldr	r0, [pc, #88]	; 3bf14 <fputs@plt+0x368fc>
   3beb8:	mov	r2, #916	; 0x394
   3bebc:	ldr	r1, [pc, #84]	; 3bf18 <fputs@plt+0x36900>
   3bec0:	ldr	r3, [pc, #84]	; 3bf1c <fputs@plt+0x36904>
   3bec4:	add	r0, pc, r0
   3bec8:	add	r1, pc, r1
   3becc:	add	r3, pc, r3
   3bed0:	bl	76bb0 <fputs@plt+0x71598>
   3bed4:	ldr	r0, [pc, #68]	; 3bf20 <fputs@plt+0x36908>
   3bed8:	movw	r2, #918	; 0x396
   3bedc:	ldr	r1, [pc, #64]	; 3bf24 <fputs@plt+0x3690c>
   3bee0:	ldr	r3, [pc, #64]	; 3bf28 <fputs@plt+0x36910>
   3bee4:	add	r0, pc, r0
   3bee8:	add	r1, pc, r1
   3beec:	add	r3, pc, r3
   3bef0:	bl	76bb0 <fputs@plt+0x71598>
   3bef4:	ldr	r0, [pc, #48]	; 3bf2c <fputs@plt+0x36914>
   3bef8:	movw	r2, #917	; 0x395
   3befc:	ldr	r1, [pc, #44]	; 3bf30 <fputs@plt+0x36918>
   3bf00:	ldr	r3, [pc, #44]	; 3bf34 <fputs@plt+0x3691c>
   3bf04:	add	r0, pc, r0
   3bf08:	add	r1, pc, r1
   3bf0c:	add	r3, pc, r3
   3bf10:	bl	76bb0 <fputs@plt+0x71598>
   3bf14:	andeq	lr, r4, r4, asr #28
   3bf18:	andeq	pc, r4, r8, ror #11
   3bf1c:	ldrdeq	pc, [r4], -r0
   3bf20:	andeq	r5, r4, ip, lsr #30
   3bf24:	andeq	pc, r4, r8, asr #11
   3bf28:	strheq	pc, [r4], -r0	; <UNPREDICTABLE>
   3bf2c:	andeq	pc, r4, r8, ror #18
   3bf30:	andeq	pc, r4, r8, lsr #11
   3bf34:	muleq	r4, r0, r0
   3bf38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bf3c:	add	fp, sp, #32
   3bf40:	ldr	r3, [pc, #988]	; 3c324 <fputs@plt+0x36d0c>
   3bf44:	sub	sp, sp, #44	; 0x2c
   3bf48:	cmp	r0, #0
   3bf4c:	str	r0, [fp, #-56]	; 0xffffffc8
   3bf50:	add	r3, pc, r3
   3bf54:	ldr	r0, [pc, #972]	; 3c328 <fputs@plt+0x36d10>
   3bf58:	mov	r6, r1
   3bf5c:	str	r2, [fp, #-60]	; 0xffffffc4
   3bf60:	ldr	r0, [r3, r0]
   3bf64:	ldr	r3, [r0]
   3bf68:	str	r0, [fp, #-52]	; 0xffffffcc
   3bf6c:	str	r3, [fp, #-40]	; 0xffffffd8
   3bf70:	beq	3c118 <fputs@plt+0x36b00>
   3bf74:	cmp	r1, #0
   3bf78:	beq	3c0f8 <fputs@plt+0x36ae0>
   3bf7c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3bf80:	ldr	r3, [ip, #244]	; 0xf4
   3bf84:	ldrb	r3, [r3, #3]
   3bf88:	cmp	r3, #2
   3bf8c:	beq	3bfb0 <fputs@plt+0x36998>
   3bf90:	mov	r0, #0
   3bf94:	ldr	ip, [fp, #-52]	; 0xffffffcc
   3bf98:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3bf9c:	ldr	r3, [ip]
   3bfa0:	cmp	r2, r3
   3bfa4:	bne	3c138 <fputs@plt+0x36b20>
   3bfa8:	sub	sp, fp, #32
   3bfac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bfb0:	ldr	r4, [r1, #12]
   3bfb4:	cmp	r4, #0
   3bfb8:	beq	3c0c0 <fputs@plt+0x36aa8>
   3bfbc:	ldrb	r3, [r4]
   3bfc0:	cmp	r3, #0
   3bfc4:	beq	3c2cc <fputs@plt+0x36cb4>
   3bfc8:	mov	ip, #0
   3bfcc:	sub	r8, fp, #44	; 0x2c
   3bfd0:	str	ip, [fp, #-48]	; 0xffffffd0
   3bfd4:	mov	r5, ip
   3bfd8:	mov	r7, ip
   3bfdc:	b	3c02c <fputs@plt+0x36a14>
   3bfe0:	ldrb	r3, [r6, #1]
   3bfe4:	mov	sp, r9
   3bfe8:	ands	r3, r3, #1
   3bfec:	bne	3c0cc <fputs@plt+0x36ab4>
   3bff0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   3bff4:	cmp	r0, #0
   3bff8:	addne	r4, r4, r2
   3bffc:	bne	3c01c <fputs@plt+0x36a04>
   3c000:	add	r1, r4, r2
   3c004:	ldrb	r2, [r4, r2]
   3c008:	cmp	r2, #0
   3c00c:	mov	r4, r1
   3c010:	ldrne	ip, [fp, #-48]	; 0xffffffd0
   3c014:	addne	ip, ip, #1
   3c018:	strne	ip, [fp, #-48]	; 0xffffffd0
   3c01c:	ldrb	sl, [r4]
   3c020:	add	r5, r5, #1
   3c024:	cmp	sl, #0
   3c028:	beq	3c080 <fputs@plt+0x36a68>
   3c02c:	mov	r0, r4
   3c030:	mov	r1, r8
   3c034:	bl	446b4 <fputs@plt+0x3f09c>
   3c038:	cmp	r0, #0
   3c03c:	blt	3bf94 <fputs@plt+0x3697c>
   3c040:	ldr	sl, [fp, #-44]	; 0xffffffd4
   3c044:	mov	r9, sp
   3c048:	mov	r1, r4
   3c04c:	add	r3, sl, #8
   3c050:	bic	r3, r3, #7
   3c054:	mov	r2, sl
   3c058:	sub	sp, sp, r3
   3c05c:	add	r3, sp, #8
   3c060:	mov	r0, r3
   3c064:	bl	5018 <memcpy@plt>
   3c068:	strb	r7, [r0, sl]
   3c06c:	bl	4a060 <fputs@plt+0x44a48>
   3c070:	cmp	r0, #0
   3c074:	bge	3bfe0 <fputs@plt+0x369c8>
   3c078:	mov	sp, r9
   3c07c:	b	3bf94 <fputs@plt+0x3697c>
   3c080:	cmp	r3, #0
   3c084:	bne	3c164 <fputs@plt+0x36b4c>
   3c088:	ldr	ip, [fp, #-48]	; 0xffffffd0
   3c08c:	cmp	ip, #0
   3c090:	bne	3c144 <fputs@plt+0x36b2c>
   3c094:	mov	r4, #0
   3c098:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3c09c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3c0a0:	mov	r2, r4
   3c0a4:	str	r4, [sp]
   3c0a8:	mov	r1, #1
   3c0ac:	bl	3b074 <fputs@plt+0x35a5c>
   3c0b0:	cmp	r0, r4
   3c0b4:	beq	3c13c <fputs@plt+0x36b24>
   3c0b8:	mov	r0, r4
   3c0bc:	b	3bf94 <fputs@plt+0x3697c>
   3c0c0:	ldr	r4, [pc, #612]	; 3c32c <fputs@plt+0x36d14>
   3c0c4:	add	r4, pc, r4
   3c0c8:	b	3bfbc <fputs@plt+0x369a4>
   3c0cc:	ldr	r2, [r6, #36]	; 0x24
   3c0d0:	cmp	r2, r5
   3c0d4:	bcs	3bff0 <fputs@plt+0x369d8>
   3c0d8:	ldr	r0, [pc, #592]	; 3c330 <fputs@plt+0x36d18>
   3c0dc:	movw	r2, #2222	; 0x8ae
   3c0e0:	ldr	r1, [pc, #588]	; 3c334 <fputs@plt+0x36d1c>
   3c0e4:	ldr	r3, [pc, #588]	; 3c338 <fputs@plt+0x36d20>
   3c0e8:	add	r0, pc, r0
   3c0ec:	add	r1, pc, r1
   3c0f0:	add	r3, pc, r3
   3c0f4:	bl	76bb0 <fputs@plt+0x71598>
   3c0f8:	ldr	r0, [pc, #572]	; 3c33c <fputs@plt+0x36d24>
   3c0fc:	movw	r2, #2199	; 0x897
   3c100:	ldr	r1, [pc, #568]	; 3c340 <fputs@plt+0x36d28>
   3c104:	ldr	r3, [pc, #568]	; 3c344 <fputs@plt+0x36d2c>
   3c108:	add	r0, pc, r0
   3c10c:	add	r1, pc, r1
   3c110:	add	r3, pc, r3
   3c114:	bl	76bb0 <fputs@plt+0x71598>
   3c118:	ldr	r0, [pc, #552]	; 3c348 <fputs@plt+0x36d30>
   3c11c:	movw	r2, #2198	; 0x896
   3c120:	ldr	r1, [pc, #548]	; 3c34c <fputs@plt+0x36d34>
   3c124:	ldr	r3, [pc, #548]	; 3c350 <fputs@plt+0x36d38>
   3c128:	add	r0, pc, r0
   3c12c:	add	r1, pc, r1
   3c130:	add	r3, pc, r3
   3c134:	bl	76bb0 <fputs@plt+0x71598>
   3c138:	bl	524c <__stack_chk_fail@plt>
   3c13c:	mvn	r0, #11
   3c140:	b	3bf94 <fputs@plt+0x3697c>
   3c144:	ldr	r0, [pc, #520]	; 3c354 <fputs@plt+0x36d3c>
   3c148:	movw	r2, #2235	; 0x8bb
   3c14c:	ldr	r1, [pc, #516]	; 3c358 <fputs@plt+0x36d40>
   3c150:	ldr	r3, [pc, #516]	; 3c35c <fputs@plt+0x36d44>
   3c154:	add	r0, pc, r0
   3c158:	add	r1, pc, r1
   3c15c:	add	r3, pc, r3
   3c160:	bl	76bb0 <fputs@plt+0x71598>
   3c164:	ldr	r3, [r6, #36]	; 0x24
   3c168:	cmp	r5, r3
   3c16c:	bne	3c2e4 <fputs@plt+0x36ccc>
   3c170:	ldr	ip, [fp, #-48]	; 0xffffffd0
   3c174:	cmp	ip, #0
   3c178:	beq	3c094 <fputs@plt+0x36a7c>
   3c17c:	ldr	r3, [r6, #32]
   3c180:	sub	r5, r5, #-1073741823	; 0xc0000001
   3c184:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3c188:	ldr	r3, [r3, r5, lsl #2]
   3c18c:	ldr	r1, [ip, #264]	; 0x108
   3c190:	cmp	r3, r1
   3c194:	bne	3c304 <fputs@plt+0x36cec>
   3c198:	ldr	r0, [r6, #20]
   3c19c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   3c1a0:	rsb	r0, r0, r3
   3c1a4:	bl	4a2f8 <fputs@plt+0x44ce0>
   3c1a8:	mov	r1, #1
   3c1ac:	str	r0, [fp, #-64]	; 0xffffffc0
   3c1b0:	str	sl, [sp]
   3c1b4:	ldr	ip, [fp, #-48]	; 0xffffffd0
   3c1b8:	ldr	lr, [fp, #-64]	; 0xffffffc0
   3c1bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3c1c0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3c1c4:	mul	r2, ip, lr
   3c1c8:	bl	3b074 <fputs@plt+0x35a5c>
   3c1cc:	cmp	r0, #0
   3c1d0:	str	r0, [fp, #-56]	; 0xffffffc8
   3c1d4:	beq	3c13c <fputs@plt+0x36b24>
   3c1d8:	ldr	r9, [r6, #12]
   3c1dc:	cmp	r9, #0
   3c1e0:	beq	3c2c0 <fputs@plt+0x36ca8>
   3c1e4:	ldr	r3, [r6, #36]	; 0x24
   3c1e8:	cmp	r3, #0
   3c1ec:	beq	3bf90 <fputs@plt+0x36978>
   3c1f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3c1f4:	mov	r5, #0
   3c1f8:	mov	sl, r5
   3c1fc:	sub	r3, r3, #1
   3c200:	str	r3, [fp, #-48]	; 0xffffffd0
   3c204:	b	3c21c <fputs@plt+0x36c04>
   3c208:	mov	sp, r7
   3c20c:	ldr	r3, [r6, #36]	; 0x24
   3c210:	add	r5, r5, #1
   3c214:	cmp	r5, r3
   3c218:	bcs	3bf90 <fputs@plt+0x36978>
   3c21c:	mov	r0, r9
   3c220:	mov	r1, r8
   3c224:	bl	446b4 <fputs@plt+0x3f09c>
   3c228:	cmp	r0, #0
   3c22c:	blt	3bf94 <fputs@plt+0x3697c>
   3c230:	ldr	r4, [fp, #-44]	; 0xffffffd4
   3c234:	mov	r7, sp
   3c238:	mov	r1, r9
   3c23c:	add	r3, r4, #8
   3c240:	add	r9, r9, r4
   3c244:	bic	r3, r3, #7
   3c248:	mov	r2, r4
   3c24c:	sub	sp, sp, r3
   3c250:	add	r3, sp, #8
   3c254:	mov	r0, r3
   3c258:	bl	5018 <memcpy@plt>
   3c25c:	mov	ip, #0
   3c260:	strb	ip, [r0, r4]
   3c264:	bl	4a060 <fputs@plt+0x44a48>
   3c268:	cmp	r0, #0
   3c26c:	blt	3c2b8 <fputs@plt+0x36ca0>
   3c270:	bne	3c208 <fputs@plt+0x36bf0>
   3c274:	ldrb	r3, [r9]
   3c278:	cmp	r3, #0
   3c27c:	beq	3c208 <fputs@plt+0x36bf0>
   3c280:	ldr	r2, [r6, #32]
   3c284:	mov	sp, r7
   3c288:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3c28c:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3c290:	ldr	lr, [fp, #-56]	; 0xffffffc8
   3c294:	rsb	r0, sl, r3
   3c298:	ldr	r2, [r2, r5, lsl #2]
   3c29c:	add	sl, sl, #1
   3c2a0:	ldr	r3, [r6, #20]
   3c2a4:	mov	r1, ip
   3c2a8:	mla	r0, ip, r0, lr
   3c2ac:	rsb	r2, r3, r2
   3c2b0:	bl	4a40c <fputs@plt+0x44df4>
   3c2b4:	b	3c20c <fputs@plt+0x36bf4>
   3c2b8:	mov	sp, r7
   3c2bc:	b	3bf94 <fputs@plt+0x3697c>
   3c2c0:	ldr	r9, [pc, #152]	; 3c360 <fputs@plt+0x36d48>
   3c2c4:	add	r9, pc, r9
   3c2c8:	b	3c1e4 <fputs@plt+0x36bcc>
   3c2cc:	ldrb	r3, [r6, #1]
   3c2d0:	tst	r3, #1
   3c2d4:	beq	3c094 <fputs@plt+0x36a7c>
   3c2d8:	ldr	r3, [r6, #36]	; 0x24
   3c2dc:	cmp	r3, #0
   3c2e0:	beq	3c094 <fputs@plt+0x36a7c>
   3c2e4:	ldr	r0, [pc, #120]	; 3c364 <fputs@plt+0x36d4c>
   3c2e8:	movw	r2, #2234	; 0x8ba
   3c2ec:	ldr	r1, [pc, #116]	; 3c368 <fputs@plt+0x36d50>
   3c2f0:	ldr	r3, [pc, #116]	; 3c36c <fputs@plt+0x36d54>
   3c2f4:	add	r0, pc, r0
   3c2f8:	add	r1, pc, r1
   3c2fc:	add	r3, pc, r3
   3c300:	bl	76bb0 <fputs@plt+0x71598>
   3c304:	ldr	r0, [pc, #100]	; 3c370 <fputs@plt+0x36d58>
   3c308:	movw	r2, #2245	; 0x8c5
   3c30c:	ldr	r1, [pc, #96]	; 3c374 <fputs@plt+0x36d5c>
   3c310:	ldr	r3, [pc, #96]	; 3c378 <fputs@plt+0x36d60>
   3c314:	add	r0, pc, r0
   3c318:	add	r1, pc, r1
   3c31c:	add	r3, pc, r3
   3c320:	bl	76bb0 <fputs@plt+0x71598>
   3c324:	andeq	r4, r7, r8, lsr #24
   3c328:	andeq	r0, r0, r0, asr #8
   3c32c:			; <UNDEFINED> instruction: 0x0004e3bc
   3c330:	muleq	r4, ip, r7
   3c334:	andeq	pc, r4, r4, asr #7
   3c338:	andeq	pc, r4, r8, lsl #5
   3c33c:	andeq	sl, r5, r0, lsr #27
   3c340:	andeq	pc, r4, r4, lsr #7
   3c344:	andeq	pc, r4, r8, ror #4
   3c348:	andeq	r5, r4, r8, ror #25
   3c34c:	andeq	pc, r4, r4, lsl #7
   3c350:	andeq	pc, r4, r8, asr #4
   3c354:	andeq	pc, r4, r0, lsl #15
   3c358:	andeq	pc, r4, r8, asr r3	; <UNPREDICTABLE>
   3c35c:	andeq	pc, r4, ip, lsl r2	; <UNPREDICTABLE>
   3c360:			; <UNDEFINED> instruction: 0x0004e1bc
   3c364:			; <UNDEFINED> instruction: 0x0004f5b8
   3c368:			; <UNDEFINED> instruction: 0x0004f1b8
   3c36c:	andeq	pc, r4, ip, ror r0	; <UNPREDICTABLE>
   3c370:	andeq	pc, r4, r4, ror #11
   3c374:	muleq	r4, r8, r1
   3c378:	andeq	pc, r4, ip, asr r0	; <UNPREDICTABLE>
   3c37c:	mov	r3, #0
   3c380:	b	3b424 <fputs@plt+0x35e0c>
   3c384:	ldr	r3, [pc, #2268]	; 3cc68 <fputs@plt+0x37650>
   3c388:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c38c:	subs	r4, r0, #0
   3c390:	ldr	r0, [pc, #2260]	; 3cc6c <fputs@plt+0x37654>
   3c394:	add	r3, pc, r3
   3c398:	sub	sp, sp, #60	; 0x3c
   3c39c:	mov	r5, r1
   3c3a0:	mov	r7, r2
   3c3a4:	ldr	r8, [r3, r0]
   3c3a8:	ldr	r3, [r8]
   3c3ac:	str	r3, [sp, #52]	; 0x34
   3c3b0:	beq	3cc38 <fputs@plt+0x37620>
   3c3b4:	ldrb	r1, [r4, #240]	; 0xf0
   3c3b8:	tst	r1, #1
   3c3bc:	bne	3cbe8 <fputs@plt+0x375d0>
   3c3c0:	cmp	r2, #0
   3c3c4:	beq	3cbc0 <fputs@plt+0x375a8>
   3c3c8:	lsrs	fp, r1, #7
   3c3cc:	bne	3cc10 <fputs@plt+0x375f8>
   3c3d0:	ldr	r2, [r4, #400]	; 0x190
   3c3d4:	add	r0, r4, #396	; 0x18c
   3c3d8:	add	r1, r4, #404	; 0x194
   3c3dc:	mov	r3, #56	; 0x38
   3c3e0:	add	r2, r2, #1
   3c3e4:	bl	6bfc8 <fputs@plt+0x669b0>
   3c3e8:	cmp	r0, #0
   3c3ec:	beq	3cb10 <fputs@plt+0x374f8>
   3c3f0:	mov	r0, r4
   3c3f4:	bl	38550 <fputs@plt+0x32f38>
   3c3f8:	mov	r6, r0
   3c3fc:	mov	r0, r7
   3c400:	bl	54ec <__strdup@plt>
   3c404:	subs	r9, r0, #0
   3c408:	beq	3cb10 <fputs@plt+0x374f8>
   3c40c:	ldr	r3, [r6, #4]
   3c410:	cmp	r5, #97	; 0x61
   3c414:	str	r3, [r6, #8]
   3c418:	ldr	sl, [r4, #264]	; 0x108
   3c41c:	beq	3c468 <fputs@plt+0x36e50>
   3c420:	cmp	r5, #118	; 0x76
   3c424:	beq	3c4f4 <fputs@plt+0x36edc>
   3c428:	cmp	r5, #114	; 0x72
   3c42c:	beq	3c648 <fputs@plt+0x37030>
   3c430:	cmp	r5, #101	; 0x65
   3c434:	beq	3c7b4 <fputs@plt+0x3719c>
   3c438:	mvn	ip, #21
   3c43c:	mov	r0, r9
   3c440:	str	ip, [sp, #12]
   3c444:	bl	4e5c <free@plt>
   3c448:	ldr	ip, [sp, #12]
   3c44c:	mov	r0, ip
   3c450:	ldr	r2, [sp, #52]	; 0x34
   3c454:	ldr	r3, [r8]
   3c458:	cmp	r2, r3
   3c45c:	bne	3cb80 <fputs@plt+0x37568>
   3c460:	add	sp, sp, #60	; 0x3c
   3c464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c468:	mov	r0, r7
   3c46c:	mov	r1, #1
   3c470:	bl	446d8 <fputs@plt+0x3f0c0>
   3c474:	cmp	r0, #0
   3c478:	beq	3c438 <fputs@plt+0x36e20>
   3c47c:	ldr	r3, [r6, #12]
   3c480:	cmp	r3, #0
   3c484:	beq	3c898 <fputs@plt+0x37280>
   3c488:	ldr	r1, [r6, #4]
   3c48c:	ldrb	r2, [r3, r1]
   3c490:	cmp	r2, #0
   3c494:	beq	3c898 <fputs@plt+0x37280>
   3c498:	cmp	r2, #97	; 0x61
   3c49c:	bne	3ca3c <fputs@plt+0x37424>
   3c4a0:	add	ip, r1, #1
   3c4a4:	mov	r0, r7
   3c4a8:	add	fp, r3, ip
   3c4ac:	str	ip, [sp, #12]
   3c4b0:	bl	4fc4 <strlen@plt>
   3c4b4:	mov	r1, r7
   3c4b8:	mov	r3, r0
   3c4bc:	mov	r0, fp
   3c4c0:	mov	r2, r3
   3c4c4:	str	r3, [sp, #8]
   3c4c8:	bl	5468 <strncmp@plt>
   3c4cc:	ldr	r3, [sp, #8]
   3c4d0:	ldr	ip, [sp, #12]
   3c4d4:	cmp	r0, #0
   3c4d8:	bne	3ca3c <fputs@plt+0x37424>
   3c4dc:	add	fp, fp, r3
   3c4e0:	cmp	fp, #0
   3c4e4:	beq	3ca3c <fputs@plt+0x37424>
   3c4e8:	add	r3, r3, ip
   3c4ec:	str	r3, [sp, #20]
   3c4f0:	b	3c8e8 <fputs@plt+0x372d0>
   3c4f4:	mov	r1, fp
   3c4f8:	mov	r0, r7
   3c4fc:	bl	446d8 <fputs@plt+0x3f0c0>
   3c500:	cmp	r0, #0
   3c504:	beq	3cb34 <fputs@plt+0x3751c>
   3c508:	ldrb	r3, [r7]
   3c50c:	cmp	r3, #123	; 0x7b
   3c510:	beq	3cb34 <fputs@plt+0x3751c>
   3c514:	ldr	r3, [r6, #12]
   3c518:	cmp	r3, #0
   3c51c:	beq	3c530 <fputs@plt+0x36f18>
   3c520:	ldr	r2, [r6, #4]
   3c524:	ldrb	r3, [r3, r2]
   3c528:	cmp	r3, #0
   3c52c:	bne	3c9a4 <fputs@plt+0x3738c>
   3c530:	ldrb	r3, [r6]
   3c534:	cmp	r3, #0
   3c538:	bne	3c9ac <fputs@plt+0x37394>
   3c53c:	mov	r2, r3
   3c540:	add	r0, r6, #12
   3c544:	add	r1, sp, #40	; 0x28
   3c548:	strb	r3, [sp, #41]	; 0x29
   3c54c:	mov	r3, #118	; 0x76
   3c550:	strb	r3, [sp, #40]	; 0x28
   3c554:	bl	6be78 <fputs@plt+0x66860>
   3c558:	cmp	r0, #0
   3c55c:	ldrbeq	r3, [r4, #240]	; 0xf0
   3c560:	mvneq	ip, #11
   3c564:	orreq	r3, r3, #128	; 0x80
   3c568:	strbeq	r3, [r4, #240]	; 0xf0
   3c56c:	beq	3c5d8 <fputs@plt+0x36fc0>
   3c570:	ldr	r3, [r4, #244]	; 0xf4
   3c574:	ldrb	r3, [r3, #3]
   3c578:	cmp	r3, #2
   3c57c:	beq	3cae8 <fputs@plt+0x374d0>
   3c580:	mov	r0, r7
   3c584:	bl	4fc4 <strlen@plt>
   3c588:	mov	r3, #0
   3c58c:	mov	r1, #1
   3c590:	str	r3, [sp]
   3c594:	add	r2, r0, #2
   3c598:	mov	fp, r0
   3c59c:	mov	r0, r4
   3c5a0:	bl	3b074 <fputs@plt+0x35a5c>
   3c5a4:	cmp	r0, #0
   3c5a8:	beq	3cb08 <fputs@plt+0x374f0>
   3c5ac:	mov	r1, r7
   3c5b0:	strb	fp, [r0], #1
   3c5b4:	add	r2, fp, #1
   3c5b8:	bl	5018 <memcpy@plt>
   3c5bc:	ldrb	r3, [r6]
   3c5c0:	cmp	r3, #97	; 0x61
   3c5c4:	moveq	ip, #0
   3c5c8:	ldrne	r3, [r6, #4]
   3c5cc:	movne	ip, #0
   3c5d0:	addne	r3, r3, #1
   3c5d4:	strne	r3, [r6, #4]
   3c5d8:	mov	r3, #0
   3c5dc:	mov	r2, r3
   3c5e0:	mov	r7, r3
   3c5e4:	cmp	ip, #0
   3c5e8:	blt	3c43c <fputs@plt+0x36e24>
   3c5ec:	ldr	r1, [r4, #400]	; 0x190
   3c5f0:	mov	r6, #0
   3c5f4:	ldr	ip, [r4, #396]	; 0x18c
   3c5f8:	mov	r0, r6
   3c5fc:	add	fp, r1, #1
   3c600:	str	fp, [r4, #400]	; 0x190
   3c604:	rsb	r1, r1, r1, lsl #3
   3c608:	lsl	r4, r1, #3
   3c60c:	add	r1, ip, r4
   3c610:	strb	r5, [ip, r4]
   3c614:	ldrb	r4, [r1, #1]
   3c618:	str	r9, [r1, #12]
   3c61c:	bfi	r4, r3, #0, #1
   3c620:	str	r7, [r1, #28]
   3c624:	str	sl, [r1, #16]
   3c628:	str	r2, [r1, #20]
   3c62c:	strb	r4, [r1, #1]
   3c630:	str	r6, [r1, #52]	; 0x34
   3c634:	str	r6, [r1, #4]
   3c638:	str	r6, [r1, #40]	; 0x28
   3c63c:	str	r6, [r1, #36]	; 0x24
   3c640:	str	r6, [r1, #32]
   3c644:	b	3c450 <fputs@plt+0x36e38>
   3c648:	mov	r1, fp
   3c64c:	mov	r0, r7
   3c650:	bl	4478c <fputs@plt+0x3f174>
   3c654:	cmp	r0, #0
   3c658:	beq	3cb48 <fputs@plt+0x37530>
   3c65c:	ldr	fp, [r6, #12]
   3c660:	cmp	fp, #0
   3c664:	beq	3c6f0 <fputs@plt+0x370d8>
   3c668:	ldr	ip, [r6, #4]
   3c66c:	ldrb	r3, [fp, ip]
   3c670:	cmp	r3, #0
   3c674:	beq	3c6f0 <fputs@plt+0x370d8>
   3c678:	mov	r0, r7
   3c67c:	str	r3, [sp, #8]
   3c680:	str	ip, [sp, #12]
   3c684:	bl	4fc4 <strlen@plt>
   3c688:	ldr	r3, [sp, #8]
   3c68c:	ldr	ip, [sp, #12]
   3c690:	cmp	r3, #40	; 0x28
   3c694:	str	r0, [sp, #16]
   3c698:	bne	3ca44 <fputs@plt+0x3742c>
   3c69c:	add	r3, ip, #1
   3c6a0:	mov	r2, r0
   3c6a4:	add	r3, fp, r3
   3c6a8:	mov	r1, r7
   3c6ac:	str	r3, [sp, #8]
   3c6b0:	mov	r0, r3
   3c6b4:	bl	5468 <strncmp@plt>
   3c6b8:	ldr	r3, [sp, #8]
   3c6bc:	ldr	ip, [sp, #12]
   3c6c0:	cmp	r0, #0
   3c6c4:	bne	3ca44 <fputs@plt+0x3742c>
   3c6c8:	ldr	r1, [sp, #16]
   3c6cc:	adds	r3, r3, r1
   3c6d0:	beq	3ca48 <fputs@plt+0x37430>
   3c6d4:	add	ip, r1, ip
   3c6d8:	add	fp, fp, ip
   3c6dc:	ldrb	r2, [fp, #1]
   3c6e0:	cmp	r2, #41	; 0x29
   3c6e4:	bne	3cb24 <fputs@plt+0x3750c>
   3c6e8:	add	fp, ip, #2
   3c6ec:	b	3c73c <fputs@plt+0x37124>
   3c6f0:	ldrb	ip, [r6]
   3c6f4:	cmp	ip, #0
   3c6f8:	bne	3ca44 <fputs@plt+0x3742c>
   3c6fc:	str	ip, [sp]
   3c700:	add	r0, r6, #12
   3c704:	add	r1, sp, #48	; 0x30
   3c708:	mov	r2, r7
   3c70c:	add	r3, sp, #44	; 0x2c
   3c710:	strb	ip, [sp, #49]	; 0x31
   3c714:	strb	ip, [sp, #45]	; 0x2d
   3c718:	mov	lr, #40	; 0x28
   3c71c:	mov	ip, #41	; 0x29
   3c720:	strb	lr, [sp, #48]	; 0x30
   3c724:	strb	ip, [sp, #44]	; 0x2c
   3c728:	bl	6be78 <fputs@plt+0x66860>
   3c72c:	cmp	r0, #0
   3c730:	beq	3cba4 <fputs@plt+0x3758c>
   3c734:	ldr	fp, [r6, #12]
   3c738:	rsb	fp, fp, r0
   3c73c:	ldr	r3, [r4, #244]	; 0xf4
   3c740:	ldrb	r3, [r3, #3]
   3c744:	cmp	r3, #2
   3c748:	bne	3ca54 <fputs@plt+0x3743c>
   3c74c:	mov	r0, r7
   3c750:	bl	49a78 <fputs@plt+0x44460>
   3c754:	subs	ip, r0, #0
   3c758:	blt	3cadc <fputs@plt+0x374c4>
   3c75c:	mov	r2, #0
   3c760:	mov	r1, ip
   3c764:	str	r2, [sp]
   3c768:	mov	r3, r2
   3c76c:	mov	r0, r4
   3c770:	bl	3b074 <fputs@plt+0x35a5c>
   3c774:	cmp	r0, #0
   3c778:	beq	3cb84 <fputs@plt+0x3756c>
   3c77c:	mov	r0, r7
   3c780:	bl	4a060 <fputs@plt+0x44a48>
   3c784:	subs	ip, r0, #0
   3c788:	blt	3cadc <fputs@plt+0x374c4>
   3c78c:	ldr	r2, [r4, #264]	; 0x108
   3c790:	movne	r3, #0
   3c794:	moveq	r3, #1
   3c798:	ldrb	r1, [r6]
   3c79c:	cmp	r1, #97	; 0x61
   3c7a0:	moveq	ip, #0
   3c7a4:	movne	ip, #0
   3c7a8:	strne	fp, [r6, #4]
   3c7ac:	mov	r7, #0
   3c7b0:	b	3c5e4 <fputs@plt+0x36fcc>
   3c7b4:	mov	r0, r7
   3c7b8:	bl	44758 <fputs@plt+0x3f140>
   3c7bc:	cmp	r0, #0
   3c7c0:	beq	3cb68 <fputs@plt+0x37550>
   3c7c4:	ldrb	r3, [r6]
   3c7c8:	cmp	r3, #97	; 0x61
   3c7cc:	bne	3ca44 <fputs@plt+0x3742c>
   3c7d0:	ldr	fp, [r6, #12]
   3c7d4:	cmp	fp, #0
   3c7d8:	beq	3cb94 <fputs@plt+0x3757c>
   3c7dc:	ldr	r2, [r6, #4]
   3c7e0:	ldrb	r3, [fp, r2]
   3c7e4:	cmp	r3, #0
   3c7e8:	beq	3ca48 <fputs@plt+0x37430>
   3c7ec:	mov	r0, r7
   3c7f0:	str	r2, [sp, #12]
   3c7f4:	str	r3, [sp, #8]
   3c7f8:	bl	4fc4 <strlen@plt>
   3c7fc:	ldr	r3, [sp, #8]
   3c800:	ldr	r2, [sp, #12]
   3c804:	cmp	r3, #123	; 0x7b
   3c808:	mov	r6, r0
   3c80c:	bne	3ca44 <fputs@plt+0x3742c>
   3c810:	add	r3, r2, #1
   3c814:	mov	r1, r7
   3c818:	add	ip, fp, r3
   3c81c:	mov	r2, r0
   3c820:	str	r3, [sp, #8]
   3c824:	mov	r0, ip
   3c828:	str	ip, [sp, #12]
   3c82c:	bl	5468 <strncmp@plt>
   3c830:	ldr	r3, [sp, #8]
   3c834:	ldr	ip, [sp, #12]
   3c838:	cmp	r0, #0
   3c83c:	bne	3ca44 <fputs@plt+0x3742c>
   3c840:	adds	ip, ip, r6
   3c844:	beq	3cc60 <fputs@plt+0x37648>
   3c848:	add	r6, fp, r6
   3c84c:	ldrb	r3, [r6, r3]
   3c850:	cmp	r3, #125	; 0x7d
   3c854:	bne	3cb24 <fputs@plt+0x3750c>
   3c858:	ldr	r3, [r4, #244]	; 0xf4
   3c85c:	ldrb	r3, [r3, #3]
   3c860:	cmp	r3, #2
   3c864:	beq	3c9b4 <fputs@plt+0x3739c>
   3c868:	mov	r2, r0
   3c86c:	str	r0, [sp]
   3c870:	mov	r3, r0
   3c874:	mov	r1, #8
   3c878:	mov	r0, r4
   3c87c:	bl	3b074 <fputs@plt+0x35a5c>
   3c880:	cmp	r0, #0
   3c884:	beq	3cb84 <fputs@plt+0x3756c>
   3c888:	mov	r3, #0
   3c88c:	mov	r2, r3
   3c890:	mov	ip, r3
   3c894:	b	3c7ac <fputs@plt+0x37194>
   3c898:	ldrb	ip, [r6]
   3c89c:	cmp	ip, #0
   3c8a0:	bne	3ca3c <fputs@plt+0x37424>
   3c8a4:	mov	r3, ip
   3c8a8:	add	r0, r6, #12
   3c8ac:	add	r1, sp, #36	; 0x24
   3c8b0:	mov	r2, r7
   3c8b4:	strb	ip, [sp, #37]	; 0x25
   3c8b8:	mov	ip, #97	; 0x61
   3c8bc:	strb	ip, [sp, #36]	; 0x24
   3c8c0:	bl	6be78 <fputs@plt+0x66860>
   3c8c4:	cmp	r0, #0
   3c8c8:	ldrbeq	r3, [r4, #240]	; 0xf0
   3c8cc:	mvneq	ip, #11
   3c8d0:	orreq	r3, r3, #128	; 0x80
   3c8d4:	strbeq	r3, [r4, #240]	; 0xf0
   3c8d8:	beq	3c43c <fputs@plt+0x36e24>
   3c8dc:	ldr	r3, [r6, #12]
   3c8e0:	rsb	r3, r3, r0
   3c8e4:	str	r3, [sp, #20]
   3c8e8:	ldr	r3, [r4, #244]	; 0xf4
   3c8ec:	ldrb	r3, [r3, #3]
   3c8f0:	cmp	r3, #2
   3c8f4:	beq	3ca84 <fputs@plt+0x3746c>
   3c8f8:	ldrb	r0, [r7]
   3c8fc:	bl	448ec <fputs@plt+0x3f2d4>
   3c900:	subs	ip, r0, #0
   3c904:	blt	3c5d8 <fputs@plt+0x36fc0>
   3c908:	mov	fp, #0
   3c90c:	mov	r1, #4
   3c910:	str	fp, [sp]
   3c914:	mov	r3, fp
   3c918:	mov	r2, r1
   3c91c:	mov	r0, r4
   3c920:	str	ip, [sp, #12]
   3c924:	bl	3b074 <fputs@plt+0x35a5c>
   3c928:	ldr	ip, [sp, #12]
   3c92c:	subs	r7, r0, #0
   3c930:	beq	3cb78 <fputs@plt+0x37560>
   3c934:	ldr	r0, [r4, #312]	; 0x138
   3c938:	mov	r1, ip
   3c93c:	mov	r2, fp
   3c940:	mov	r3, fp
   3c944:	str	r0, [sp, #16]
   3c948:	mov	r0, r4
   3c94c:	ldr	ip, [sp, #16]
   3c950:	ldr	ip, [ip, #4]
   3c954:	str	ip, [sp, #24]
   3c958:	ldr	ip, [sp, #16]
   3c95c:	ldr	ip, [ip, #12]
   3c960:	str	fp, [sp]
   3c964:	str	ip, [sp, #28]
   3c968:	bl	3b074 <fputs@plt+0x35a5c>
   3c96c:	cmp	r0, fp
   3c970:	beq	3cb78 <fputs@plt+0x37560>
   3c974:	ldr	r3, [r4, #312]	; 0x138
   3c978:	ldr	ip, [sp, #16]
   3c97c:	cmp	ip, r3
   3c980:	beq	3ca0c <fputs@plt+0x373f4>
   3c984:	mov	r3, #0
   3c988:	str	r3, [r7]
   3c98c:	mov	r2, r3
   3c990:	ldrb	r1, [r6]
   3c994:	cmp	r1, #97	; 0x61
   3c998:	ldrne	ip, [sp, #20]
   3c99c:	strne	ip, [r6, #4]
   3c9a0:	b	3c5ec <fputs@plt+0x36fd4>
   3c9a4:	cmp	r3, #118	; 0x76
   3c9a8:	beq	3c570 <fputs@plt+0x36f58>
   3c9ac:	mvn	ip, #5
   3c9b0:	b	3c5d8 <fputs@plt+0x36fc0>
   3c9b4:	mov	r0, r7
   3c9b8:	bl	49a78 <fputs@plt+0x44460>
   3c9bc:	subs	ip, r0, #0
   3c9c0:	blt	3cadc <fputs@plt+0x374c4>
   3c9c4:	mov	fp, #0
   3c9c8:	mov	r1, ip
   3c9cc:	str	fp, [sp]
   3c9d0:	mov	r2, fp
   3c9d4:	mov	r3, fp
   3c9d8:	mov	r0, r4
   3c9dc:	bl	3b074 <fputs@plt+0x35a5c>
   3c9e0:	cmp	r0, fp
   3c9e4:	beq	3cb84 <fputs@plt+0x3756c>
   3c9e8:	mov	r0, r7
   3c9ec:	bl	4a060 <fputs@plt+0x44a48>
   3c9f0:	subs	ip, r0, #0
   3c9f4:	blt	3cb3c <fputs@plt+0x37524>
   3c9f8:	mov	ip, fp
   3c9fc:	ldr	r2, [r4, #264]	; 0x108
   3ca00:	movne	r3, #0
   3ca04:	moveq	r3, #1
   3ca08:	b	3c7ac <fputs@plt+0x37194>
   3ca0c:	ldr	r3, [ip, #4]
   3ca10:	ldr	ip, [sp, #24]
   3ca14:	cmp	ip, r3
   3ca18:	beq	3c984 <fputs@plt+0x3736c>
   3ca1c:	cmp	r7, ip
   3ca20:	bcc	3c984 <fputs@plt+0x3736c>
   3ca24:	ldr	r0, [sp, #28]
   3ca28:	add	r2, ip, r0
   3ca2c:	cmp	r7, r2
   3ca30:	rsbcc	r7, ip, r7
   3ca34:	addcc	r7, r3, r7
   3ca38:	b	3c984 <fputs@plt+0x3736c>
   3ca3c:	mvn	ip, #5
   3ca40:	b	3c43c <fputs@plt+0x36e24>
   3ca44:	mov	r3, #0
   3ca48:	mvn	ip, #5
   3ca4c:	mov	r2, r3
   3ca50:	b	3c7ac <fputs@plt+0x37194>
   3ca54:	mov	r7, #0
   3ca58:	mov	r0, r4
   3ca5c:	str	r7, [sp]
   3ca60:	mov	r2, r7
   3ca64:	mov	r3, r7
   3ca68:	mov	r1, #8
   3ca6c:	bl	3b074 <fputs@plt+0x35a5c>
   3ca70:	cmp	r0, r7
   3ca74:	beq	3cb84 <fputs@plt+0x3756c>
   3ca78:	mov	r3, r7
   3ca7c:	mov	r2, r7
   3ca80:	b	3c798 <fputs@plt+0x37180>
   3ca84:	mov	r0, r7
   3ca88:	bl	49a78 <fputs@plt+0x44460>
   3ca8c:	subs	ip, r0, #0
   3ca90:	blt	3c5d8 <fputs@plt+0x36fc0>
   3ca94:	mov	fp, #0
   3ca98:	mov	r1, ip
   3ca9c:	str	fp, [sp]
   3caa0:	mov	r2, fp
   3caa4:	mov	r3, fp
   3caa8:	mov	r0, r4
   3caac:	bl	3b074 <fputs@plt+0x35a5c>
   3cab0:	cmp	r0, fp
   3cab4:	beq	3cb78 <fputs@plt+0x37560>
   3cab8:	mov	r0, r7
   3cabc:	bl	4a060 <fputs@plt+0x44a48>
   3cac0:	subs	ip, r0, #0
   3cac4:	blt	3cb58 <fputs@plt+0x37540>
   3cac8:	mov	r7, fp
   3cacc:	ldr	r2, [r4, #264]	; 0x108
   3cad0:	movne	r3, #0
   3cad4:	moveq	r3, #1
   3cad8:	b	3c990 <fputs@plt+0x37378>
   3cadc:	mov	r3, #0
   3cae0:	mov	r2, r3
   3cae4:	b	3c7ac <fputs@plt+0x37194>
   3cae8:	mov	r3, #0
   3caec:	mov	r0, r4
   3caf0:	mov	r2, r3
   3caf4:	str	r3, [sp]
   3caf8:	mov	r1, #8
   3cafc:	bl	3b074 <fputs@plt+0x35a5c>
   3cb00:	cmp	r0, #0
   3cb04:	bne	3c5bc <fputs@plt+0x36fa4>
   3cb08:	mvn	ip, #11
   3cb0c:	b	3c5d8 <fputs@plt+0x36fc0>
   3cb10:	ldrb	r3, [r4, #240]	; 0xf0
   3cb14:	mvn	r0, #11
   3cb18:	orr	r3, r3, #128	; 0x80
   3cb1c:	strb	r3, [r4, #240]	; 0xf0
   3cb20:	b	3c450 <fputs@plt+0x36e38>
   3cb24:	mov	r3, r0
   3cb28:	mvn	ip, #5
   3cb2c:	mov	r2, r0
   3cb30:	b	3c7ac <fputs@plt+0x37194>
   3cb34:	mvn	ip, #21
   3cb38:	b	3c5d8 <fputs@plt+0x36fc0>
   3cb3c:	mov	r3, fp
   3cb40:	mov	r2, fp
   3cb44:	b	3c7ac <fputs@plt+0x37194>
   3cb48:	mov	r3, #0
   3cb4c:	mvn	ip, #21
   3cb50:	mov	r2, r3
   3cb54:	b	3c7ac <fputs@plt+0x37194>
   3cb58:	mov	r3, fp
   3cb5c:	mov	r2, fp
   3cb60:	mov	r7, fp
   3cb64:	b	3c5e4 <fputs@plt+0x36fcc>
   3cb68:	mov	r3, r0
   3cb6c:	mvn	ip, #21
   3cb70:	mov	r2, r0
   3cb74:	b	3c7ac <fputs@plt+0x37194>
   3cb78:	mvn	ip, #11
   3cb7c:	b	3c43c <fputs@plt+0x36e24>
   3cb80:	bl	524c <__stack_chk_fail@plt>
   3cb84:	mov	r3, #0
   3cb88:	mvn	ip, #11
   3cb8c:	mov	r2, r3
   3cb90:	b	3c7ac <fputs@plt+0x37194>
   3cb94:	mov	r3, fp
   3cb98:	mvn	ip, #5
   3cb9c:	mov	r2, fp
   3cba0:	b	3c7ac <fputs@plt+0x37194>
   3cba4:	ldrb	r1, [r4, #240]	; 0xf0
   3cba8:	mov	r3, r0
   3cbac:	mov	r2, r0
   3cbb0:	mvn	ip, #11
   3cbb4:	orr	r1, r1, #128	; 0x80
   3cbb8:	strb	r1, [r4, #240]	; 0xf0
   3cbbc:	b	3c7ac <fputs@plt+0x37194>
   3cbc0:	ldr	r0, [pc, #168]	; 3cc70 <fputs@plt+0x37658>
   3cbc4:	movw	r2, #2078	; 0x81e
   3cbc8:	ldr	r1, [pc, #164]	; 3cc74 <fputs@plt+0x3765c>
   3cbcc:	ldr	r3, [pc, #164]	; 3cc78 <fputs@plt+0x37660>
   3cbd0:	add	r0, pc, r0
   3cbd4:	add	r1, pc, r1
   3cbd8:	add	r3, pc, r3
   3cbdc:	bl	76ea0 <fputs@plt+0x71888>
   3cbe0:	mvn	r0, #21
   3cbe4:	b	3c450 <fputs@plt+0x36e38>
   3cbe8:	ldr	r0, [pc, #140]	; 3cc7c <fputs@plt+0x37664>
   3cbec:	movw	r2, #2077	; 0x81d
   3cbf0:	ldr	r1, [pc, #136]	; 3cc80 <fputs@plt+0x37668>
   3cbf4:	ldr	r3, [pc, #136]	; 3cc84 <fputs@plt+0x3766c>
   3cbf8:	add	r0, pc, r0
   3cbfc:	add	r1, pc, r1
   3cc00:	add	r3, pc, r3
   3cc04:	bl	76ea0 <fputs@plt+0x71888>
   3cc08:	mvn	r0, #0
   3cc0c:	b	3c450 <fputs@plt+0x36e38>
   3cc10:	ldr	r0, [pc, #112]	; 3cc88 <fputs@plt+0x37670>
   3cc14:	movw	r2, #2079	; 0x81f
   3cc18:	ldr	r1, [pc, #108]	; 3cc8c <fputs@plt+0x37674>
   3cc1c:	ldr	r3, [pc, #108]	; 3cc90 <fputs@plt+0x37678>
   3cc20:	add	r0, pc, r0
   3cc24:	add	r1, pc, r1
   3cc28:	add	r3, pc, r3
   3cc2c:	bl	76ea0 <fputs@plt+0x71888>
   3cc30:	mvn	r0, #115	; 0x73
   3cc34:	b	3c450 <fputs@plt+0x36e38>
   3cc38:	ldr	r0, [pc, #84]	; 3cc94 <fputs@plt+0x3767c>
   3cc3c:	movw	r2, #2076	; 0x81c
   3cc40:	ldr	r1, [pc, #80]	; 3cc98 <fputs@plt+0x37680>
   3cc44:	ldr	r3, [pc, #80]	; 3cc9c <fputs@plt+0x37684>
   3cc48:	add	r0, pc, r0
   3cc4c:	add	r1, pc, r1
   3cc50:	add	r3, pc, r3
   3cc54:	bl	76ea0 <fputs@plt+0x71888>
   3cc58:	mvn	r0, #21
   3cc5c:	b	3c450 <fputs@plt+0x36e38>
   3cc60:	mov	r3, ip
   3cc64:	b	3ca48 <fputs@plt+0x37430>
   3cc68:	andeq	r4, r7, r4, ror #15
   3cc6c:	andeq	r0, r0, r0, asr #8
   3cc70:	andeq	lr, r4, r4, asr #31
   3cc74:	ldrdeq	lr, [r4], -ip
   3cc78:	andeq	lr, r4, ip, asr #14
   3cc7c:	andeq	lr, r4, r0, lsl ip
   3cc80:			; <UNDEFINED> instruction: 0x0004e8b4
   3cc84:	andeq	lr, r4, r4, lsr #14
   3cc88:	andeq	lr, r4, ip, lsr ip
   3cc8c:	andeq	lr, r4, ip, lsl #17
   3cc90:	strdeq	lr, [r4], -ip
   3cc94:	andeq	r5, r4, r8, asr #3
   3cc98:	andeq	lr, r4, r4, ror #16
   3cc9c:	ldrdeq	lr, [r4], -r4
   3cca0:	push	{r4, r5, r6, r7, lr}
   3cca4:	subs	r5, r0, #0
   3cca8:	sub	sp, sp, #12
   3ccac:	beq	3cf04 <fputs@plt+0x378ec>
   3ccb0:	ldrb	r3, [r5, #240]	; 0xf0
   3ccb4:	tst	r3, #1
   3ccb8:	bne	3cedc <fputs@plt+0x378c4>
   3ccbc:	ldr	r2, [r5, #400]	; 0x190
   3ccc0:	cmp	r2, #0
   3ccc4:	beq	3ceb4 <fputs@plt+0x3789c>
   3ccc8:	lsrs	r3, r3, #7
   3cccc:	bne	3cf2c <fputs@plt+0x37914>
   3ccd0:	bl	38550 <fputs@plt+0x32f38>
   3ccd4:	ldrb	r3, [r0]
   3ccd8:	mov	r4, r0
   3ccdc:	cmp	r3, #97	; 0x61
   3cce0:	beq	3cd00 <fputs@plt+0x376e8>
   3cce4:	ldr	r3, [r0, #12]
   3cce8:	cmp	r3, #0
   3ccec:	beq	3cd00 <fputs@plt+0x376e8>
   3ccf0:	ldr	r2, [r0, #4]
   3ccf4:	ldrb	r3, [r3, r2]
   3ccf8:	cmp	r3, #0
   3ccfc:	bne	3ceac <fputs@plt+0x37894>
   3cd00:	ldr	r3, [r5, #400]	; 0x190
   3cd04:	sub	r3, r3, #1
   3cd08:	str	r3, [r5, #400]	; 0x190
   3cd0c:	ldrb	r3, [r4]
   3cd10:	cmp	r3, #97	; 0x61
   3cd14:	beq	3cd5c <fputs@plt+0x37744>
   3cd18:	cmp	r3, #118	; 0x76
   3cd1c:	beq	3cd78 <fputs@plt+0x37760>
   3cd20:	cmp	r3, #114	; 0x72
   3cd24:	cmpne	r3, #101	; 0x65
   3cd28:	bne	3cf54 <fputs@plt+0x3793c>
   3cd2c:	mov	r0, r5
   3cd30:	mov	r1, r4
   3cd34:	mov	r2, #1
   3cd38:	bl	3bf38 <fputs@plt+0x36920>
   3cd3c:	mov	r5, r0
   3cd40:	ldr	r0, [r4, #12]
   3cd44:	bl	4e5c <free@plt>
   3cd48:	ldr	r0, [r4, #32]
   3cd4c:	bl	4e5c <free@plt>
   3cd50:	mov	r0, r5
   3cd54:	add	sp, sp, #12
   3cd58:	pop	{r4, r5, r6, r7, pc}
   3cd5c:	ldr	r3, [r5, #244]	; 0xf4
   3cd60:	ldrb	r3, [r3, #3]
   3cd64:	cmp	r3, #2
   3cd68:	beq	3cde4 <fputs@plt+0x377cc>
   3cd6c:	mov	r5, #0
   3cd70:	ldr	r0, [r4, #12]
   3cd74:	b	3cd44 <fputs@plt+0x3772c>
   3cd78:	ldr	r0, [r4, #12]
   3cd7c:	cmp	r0, #0
   3cd80:	beq	3cf74 <fputs@plt+0x3795c>
   3cd84:	ldr	r2, [r5, #244]	; 0xf4
   3cd88:	ldrb	r2, [r2, #3]
   3cd8c:	cmp	r2, #2
   3cd90:	movne	r5, #0
   3cd94:	bne	3cd44 <fputs@plt+0x3772c>
   3cd98:	bl	4fc4 <strlen@plt>
   3cd9c:	mov	r1, #1
   3cda0:	mov	r6, #0
   3cda4:	mov	r3, r1
   3cda8:	str	r6, [sp]
   3cdac:	mov	r7, r0
   3cdb0:	mov	r0, r5
   3cdb4:	add	r2, r7, r1
   3cdb8:	bl	3b074 <fputs@plt+0x35a5c>
   3cdbc:	cmp	r0, #0
   3cdc0:	ldreq	r0, [r4, #12]
   3cdc4:	mvneq	r5, #11
   3cdc8:	beq	3cd44 <fputs@plt+0x3772c>
   3cdcc:	strb	r6, [r0], #1
   3cdd0:	mov	r2, r7
   3cdd4:	ldr	r1, [r4, #12]
   3cdd8:	mov	r5, r6
   3cddc:	bl	5018 <memcpy@plt>
   3cde0:	b	3cd70 <fputs@plt+0x37758>
   3cde4:	ldrb	r3, [r4, #1]
   3cde8:	ands	r6, r3, #1
   3cdec:	beq	3ce84 <fputs@plt+0x3786c>
   3cdf0:	ldr	r1, [r4, #36]	; 0x24
   3cdf4:	cmp	r1, #0
   3cdf8:	subne	r0, r1, #-1073741823	; 0xc0000001
   3cdfc:	ldrne	r2, [r4, #32]
   3ce00:	moveq	r0, r1
   3ce04:	ldrne	r3, [r4, #20]
   3ce08:	ldrne	r0, [r2, r0, lsl #2]
   3ce0c:	rsbne	r0, r3, r0
   3ce10:	bl	4a2f8 <fputs@plt+0x44ce0>
   3ce14:	ldr	r2, [r4, #36]	; 0x24
   3ce18:	mov	r1, #1
   3ce1c:	mov	r3, r1
   3ce20:	mov	r7, r0
   3ce24:	mov	r0, r5
   3ce28:	mul	r2, r2, r7
   3ce2c:	mov	r5, #0
   3ce30:	str	r5, [sp]
   3ce34:	bl	3b074 <fputs@plt+0x35a5c>
   3ce38:	cmp	r0, #0
   3ce3c:	beq	3cea4 <fputs@plt+0x3788c>
   3ce40:	ldr	r3, [r4, #36]	; 0x24
   3ce44:	cmp	r3, #0
   3ce48:	beq	3cd6c <fputs@plt+0x37754>
   3ce4c:	mov	r6, r0
   3ce50:	ldr	r2, [r4, #32]
   3ce54:	mov	r0, r6
   3ce58:	ldr	r3, [r4, #20]
   3ce5c:	mov	r1, r7
   3ce60:	add	r6, r6, r7
   3ce64:	ldr	r2, [r2, r5, lsl #2]
   3ce68:	add	r5, r5, #1
   3ce6c:	rsb	r2, r3, r2
   3ce70:	bl	4a40c <fputs@plt+0x44df4>
   3ce74:	ldr	r3, [r4, #36]	; 0x24
   3ce78:	cmp	r5, r3
   3ce7c:	bcc	3ce50 <fputs@plt+0x37838>
   3ce80:	b	3cd6c <fputs@plt+0x37754>
   3ce84:	mov	r1, #1
   3ce88:	str	r6, [sp]
   3ce8c:	mov	r0, r5
   3ce90:	mov	r3, r1
   3ce94:	mov	r2, r6
   3ce98:	bl	3b074 <fputs@plt+0x35a5c>
   3ce9c:	cmp	r0, #0
   3cea0:	bne	3cd6c <fputs@plt+0x37754>
   3cea4:	mvn	r5, #11
   3cea8:	b	3cd70 <fputs@plt+0x37758>
   3ceac:	mvn	r0, #21
   3ceb0:	b	3cd54 <fputs@plt+0x3773c>
   3ceb4:	ldr	r0, [pc, #216]	; 3cf94 <fputs@plt+0x3797c>
   3ceb8:	movw	r2, #2293	; 0x8f5
   3cebc:	ldr	r1, [pc, #212]	; 3cf98 <fputs@plt+0x37980>
   3cec0:	ldr	r3, [pc, #212]	; 3cf9c <fputs@plt+0x37984>
   3cec4:	add	r0, pc, r0
   3cec8:	add	r1, pc, r1
   3cecc:	add	r3, pc, r3
   3ced0:	bl	76ea0 <fputs@plt+0x71888>
   3ced4:	mvn	r0, #21
   3ced8:	b	3cd54 <fputs@plt+0x3773c>
   3cedc:	ldr	r0, [pc, #188]	; 3cfa0 <fputs@plt+0x37988>
   3cee0:	movw	r2, #2292	; 0x8f4
   3cee4:	ldr	r1, [pc, #184]	; 3cfa4 <fputs@plt+0x3798c>
   3cee8:	ldr	r3, [pc, #184]	; 3cfa8 <fputs@plt+0x37990>
   3ceec:	add	r0, pc, r0
   3cef0:	add	r1, pc, r1
   3cef4:	add	r3, pc, r3
   3cef8:	bl	76ea0 <fputs@plt+0x71888>
   3cefc:	mvn	r0, #0
   3cf00:	b	3cd54 <fputs@plt+0x3773c>
   3cf04:	ldr	r0, [pc, #160]	; 3cfac <fputs@plt+0x37994>
   3cf08:	movw	r2, #2291	; 0x8f3
   3cf0c:	ldr	r1, [pc, #156]	; 3cfb0 <fputs@plt+0x37998>
   3cf10:	ldr	r3, [pc, #156]	; 3cfb4 <fputs@plt+0x3799c>
   3cf14:	add	r0, pc, r0
   3cf18:	add	r1, pc, r1
   3cf1c:	add	r3, pc, r3
   3cf20:	bl	76ea0 <fputs@plt+0x71888>
   3cf24:	mvn	r0, #21
   3cf28:	b	3cd54 <fputs@plt+0x3773c>
   3cf2c:	ldr	r0, [pc, #132]	; 3cfb8 <fputs@plt+0x379a0>
   3cf30:	movw	r2, #2294	; 0x8f6
   3cf34:	ldr	r1, [pc, #128]	; 3cfbc <fputs@plt+0x379a4>
   3cf38:	ldr	r3, [pc, #128]	; 3cfc0 <fputs@plt+0x379a8>
   3cf3c:	add	r0, pc, r0
   3cf40:	add	r1, pc, r1
   3cf44:	add	r3, pc, r3
   3cf48:	bl	76ea0 <fputs@plt+0x71888>
   3cf4c:	mvn	r0, #115	; 0x73
   3cf50:	b	3cd54 <fputs@plt+0x3773c>
   3cf54:	ldr	r0, [pc, #104]	; 3cfc4 <fputs@plt+0x379ac>
   3cf58:	movw	r2, #2311	; 0x907
   3cf5c:	ldr	r1, [pc, #100]	; 3cfc8 <fputs@plt+0x379b0>
   3cf60:	ldr	r3, [pc, #100]	; 3cfcc <fputs@plt+0x379b4>
   3cf64:	add	r0, pc, r0
   3cf68:	add	r1, pc, r1
   3cf6c:	add	r3, pc, r3
   3cf70:	bl	76e48 <fputs@plt+0x71830>
   3cf74:	ldr	r0, [pc, #84]	; 3cfd0 <fputs@plt+0x379b8>
   3cf78:	movw	r2, #2174	; 0x87e
   3cf7c:	ldr	r1, [pc, #80]	; 3cfd4 <fputs@plt+0x379bc>
   3cf80:	ldr	r3, [pc, #80]	; 3cfd8 <fputs@plt+0x379c0>
   3cf84:	add	r0, pc, r0
   3cf88:	add	r1, pc, r1
   3cf8c:	add	r3, pc, r3
   3cf90:	bl	76bb0 <fputs@plt+0x71598>
   3cf94:	andeq	lr, r4, r0, ror sl
   3cf98:	andeq	lr, r4, r8, ror #11
   3cf9c:	andeq	pc, r4, r4, lsr #32
   3cfa0:	andeq	lr, r4, ip, lsl r9
   3cfa4:	andeq	lr, r4, r0, asr #11
   3cfa8:	strdeq	lr, [r4], -ip
   3cfac:	strdeq	r4, [r4], -ip
   3cfb0:	muleq	r4, r8, r5
   3cfb4:	ldrdeq	lr, [r4], -r4
   3cfb8:	andeq	lr, r4, r0, lsr #18
   3cfbc:	andeq	lr, r4, r0, ror r5
   3cfc0:	andeq	lr, r4, ip, lsr #31
   3cfc4:	andeq	lr, r4, r8, ror #12
   3cfc8:	andeq	lr, r4, r8, asr #10
   3cfcc:	andeq	lr, r4, r4, lsl #31
   3cfd0:	andeq	lr, r4, r4, asr #19
   3cfd4:	andeq	lr, r4, r8, lsr #10
   3cfd8:	andeq	lr, r4, r8, lsl #3
   3cfdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cfe0:	add	fp, sp, #32
   3cfe4:	ldr	r3, [pc, #1572]	; 3d610 <fputs@plt+0x37ff8>
   3cfe8:	sub	sp, sp, #1600	; 0x640
   3cfec:	sub	sp, sp, #12
   3cff0:	subs	r6, r0, #0
   3cff4:	ldr	r0, [pc, #1560]	; 3d614 <fputs@plt+0x37ffc>
   3cff8:	add	r3, pc, r3
   3cffc:	str	r1, [fp, #-1608]	; 0xfffff9b8
   3d000:	mov	r7, r2
   3d004:	mov	r2, #0
   3d008:	ldr	r0, [r3, r0]
   3d00c:	str	r2, [fp, #-1592]	; 0xfffff9c8
   3d010:	ldr	r3, [r0]
   3d014:	str	r0, [fp, #-1616]	; 0xfffff9b0
   3d018:	str	r3, [fp, #-40]	; 0xffffffd8
   3d01c:	beq	3d5ec <fputs@plt+0x37fd4>
   3d020:	subs	r0, r1, #0
   3d024:	beq	3d270 <fputs@plt+0x37c58>
   3d028:	mvn	r5, #0
   3d02c:	str	r5, [fp, #-1600]	; 0xfffff9c0
   3d030:	bl	4fc4 <strlen@plt>
   3d034:	sub	r4, fp, #1584	; 0x630
   3d038:	sub	r9, fp, #1568	; 0x620
   3d03c:	sub	sl, fp, #1600	; 0x640
   3d040:	sub	r4, r4, #4
   3d044:	sub	r9, r9, #4
   3d048:	sub	sl, sl, #4
   3d04c:	sub	r9, r9, #4
   3d050:	sub	r8, r4, #4
   3d054:	sub	sl, sl, #4
   3d058:	mov	r3, r5
   3d05c:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d060:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d064:	str	r0, [fp, #-1596]	; 0xfffff9c4
   3d068:	cmp	r3, #0
   3d06c:	beq	3d090 <fputs@plt+0x37a78>
   3d070:	ldr	r7, [fp, #-1620]	; 0xfffff9ac
   3d074:	ldr	r6, [fp, #-1636]	; 0xfffff99c
   3d078:	ldr	r2, [fp, #-1596]	; 0xfffff9c4
   3d07c:	cmp	r2, #0
   3d080:	cmneq	r3, #1
   3d084:	bne	3d0d8 <fputs@plt+0x37ac0>
   3d088:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d08c:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d090:	sub	r3, r4, #12
   3d094:	mov	r0, r9
   3d098:	str	r3, [sp]
   3d09c:	mov	r1, r8
   3d0a0:	mov	r2, sl
   3d0a4:	sub	r3, r4, #8
   3d0a8:	bl	39ba0 <fputs@plt+0x34588>
   3d0ac:	cmp	r0, #0
   3d0b0:	blt	3d270 <fputs@plt+0x37c58>
   3d0b4:	beq	3d5a8 <fputs@plt+0x37f90>
   3d0b8:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   3d0bc:	bl	3cca0 <fputs@plt+0x37688>
   3d0c0:	cmp	r0, #0
   3d0c4:	blt	3d270 <fputs@plt+0x37c58>
   3d0c8:	ldr	r3, [fp, #-1600]	; 0xfffff9c0
   3d0cc:	cmp	r3, #0
   3d0d0:	bne	3d070 <fputs@plt+0x37a58>
   3d0d4:	b	3d090 <fputs@plt+0x37a78>
   3d0d8:	ldr	r5, [fp, #-1608]	; 0xfffff9b8
   3d0dc:	cmn	r3, #1
   3d0e0:	subne	r3, r3, #1
   3d0e4:	subeq	r2, r2, #1
   3d0e8:	strne	r3, [fp, #-1600]	; 0xfffff9c0
   3d0ec:	addeq	r3, r5, #1
   3d0f0:	streq	r2, [fp, #-1596]	; 0xfffff9c4
   3d0f4:	streq	r3, [fp, #-1608]	; 0xfffff9b8
   3d0f8:	ldrb	r1, [r5]
   3d0fc:	sub	r3, r1, #40	; 0x28
   3d100:	cmp	r3, #83	; 0x53
   3d104:	addls	pc, pc, r3, lsl #2
   3d108:	b	3d26c <fputs@plt+0x37c54>
   3d10c:	b	3d484 <fputs@plt+0x37e6c>
   3d110:	b	3d26c <fputs@plt+0x37c54>
   3d114:	b	3d26c <fputs@plt+0x37c54>
   3d118:	b	3d26c <fputs@plt+0x37c54>
   3d11c:	b	3d26c <fputs@plt+0x37c54>
   3d120:	b	3d26c <fputs@plt+0x37c54>
   3d124:	b	3d26c <fputs@plt+0x37c54>
   3d128:	b	3d26c <fputs@plt+0x37c54>
   3d12c:	b	3d26c <fputs@plt+0x37c54>
   3d130:	b	3d26c <fputs@plt+0x37c54>
   3d134:	b	3d26c <fputs@plt+0x37c54>
   3d138:	b	3d26c <fputs@plt+0x37c54>
   3d13c:	b	3d26c <fputs@plt+0x37c54>
   3d140:	b	3d26c <fputs@plt+0x37c54>
   3d144:	b	3d26c <fputs@plt+0x37c54>
   3d148:	b	3d26c <fputs@plt+0x37c54>
   3d14c:	b	3d26c <fputs@plt+0x37c54>
   3d150:	b	3d26c <fputs@plt+0x37c54>
   3d154:	b	3d26c <fputs@plt+0x37c54>
   3d158:	b	3d26c <fputs@plt+0x37c54>
   3d15c:	b	3d26c <fputs@plt+0x37c54>
   3d160:	b	3d26c <fputs@plt+0x37c54>
   3d164:	b	3d26c <fputs@plt+0x37c54>
   3d168:	b	3d26c <fputs@plt+0x37c54>
   3d16c:	b	3d26c <fputs@plt+0x37c54>
   3d170:	b	3d26c <fputs@plt+0x37c54>
   3d174:	b	3d26c <fputs@plt+0x37c54>
   3d178:	b	3d26c <fputs@plt+0x37c54>
   3d17c:	b	3d26c <fputs@plt+0x37c54>
   3d180:	b	3d26c <fputs@plt+0x37c54>
   3d184:	b	3d26c <fputs@plt+0x37c54>
   3d188:	b	3d26c <fputs@plt+0x37c54>
   3d18c:	b	3d26c <fputs@plt+0x37c54>
   3d190:	b	3d26c <fputs@plt+0x37c54>
   3d194:	b	3d26c <fputs@plt+0x37c54>
   3d198:	b	3d26c <fputs@plt+0x37c54>
   3d19c:	b	3d26c <fputs@plt+0x37c54>
   3d1a0:	b	3d26c <fputs@plt+0x37c54>
   3d1a4:	b	3d26c <fputs@plt+0x37c54>
   3d1a8:	b	3d26c <fputs@plt+0x37c54>
   3d1ac:	b	3d26c <fputs@plt+0x37c54>
   3d1b0:	b	3d26c <fputs@plt+0x37c54>
   3d1b4:	b	3d26c <fputs@plt+0x37c54>
   3d1b8:	b	3d26c <fputs@plt+0x37c54>
   3d1bc:	b	3d26c <fputs@plt+0x37c54>
   3d1c0:	b	3d26c <fputs@plt+0x37c54>
   3d1c4:	b	3d26c <fputs@plt+0x37c54>
   3d1c8:	b	3d26c <fputs@plt+0x37c54>
   3d1cc:	b	3d26c <fputs@plt+0x37c54>
   3d1d0:	b	3d26c <fputs@plt+0x37c54>
   3d1d4:	b	3d26c <fputs@plt+0x37c54>
   3d1d8:	b	3d26c <fputs@plt+0x37c54>
   3d1dc:	b	3d26c <fputs@plt+0x37c54>
   3d1e0:	b	3d26c <fputs@plt+0x37c54>
   3d1e4:	b	3d26c <fputs@plt+0x37c54>
   3d1e8:	b	3d26c <fputs@plt+0x37c54>
   3d1ec:	b	3d26c <fputs@plt+0x37c54>
   3d1f0:	b	3d3a8 <fputs@plt+0x37d90>
   3d1f4:	b	3d380 <fputs@plt+0x37d68>
   3d1f8:	b	3d26c <fputs@plt+0x37c54>
   3d1fc:	b	3d350 <fputs@plt+0x37d38>
   3d200:	b	3d26c <fputs@plt+0x37c54>
   3d204:	b	3d26c <fputs@plt+0x37c54>
   3d208:	b	3d334 <fputs@plt+0x37d1c>
   3d20c:	b	3d380 <fputs@plt+0x37d68>
   3d210:	b	3d380 <fputs@plt+0x37d68>
   3d214:	b	3d26c <fputs@plt+0x37c54>
   3d218:	b	3d26c <fputs@plt+0x37c54>
   3d21c:	b	3d26c <fputs@plt+0x37c54>
   3d220:	b	3d26c <fputs@plt+0x37c54>
   3d224:	b	3d300 <fputs@plt+0x37ce8>
   3d228:	b	3d334 <fputs@plt+0x37d1c>
   3d22c:	b	3d26c <fputs@plt+0x37c54>
   3d230:	b	3d300 <fputs@plt+0x37ce8>
   3d234:	b	3d26c <fputs@plt+0x37c54>
   3d238:	b	3d334 <fputs@plt+0x37d1c>
   3d23c:	b	3d2bc <fputs@plt+0x37ca4>
   3d240:	b	3d380 <fputs@plt+0x37d68>
   3d244:	b	3d25c <fputs@plt+0x37c44>
   3d248:	b	3d26c <fputs@plt+0x37c54>
   3d24c:	b	3d2bc <fputs@plt+0x37ca4>
   3d250:	b	3d28c <fputs@plt+0x37c74>
   3d254:	b	3d26c <fputs@plt+0x37c54>
   3d258:	b	3d484 <fputs@plt+0x37e6c>
   3d25c:	ldr	r5, [r7]
   3d260:	add	r7, r7, #4
   3d264:	cmp	r5, #0
   3d268:	bne	3d550 <fputs@plt+0x37f38>
   3d26c:	mvn	r0, #21
   3d270:	ldr	r6, [fp, #-1616]	; 0xfffff9b0
   3d274:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3d278:	ldr	r3, [r6]
   3d27c:	cmp	r2, r3
   3d280:	bne	3d60c <fputs@plt+0x37ff4>
   3d284:	sub	sp, fp, #32
   3d288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d28c:	ldr	r3, [r7]
   3d290:	mov	r0, r6
   3d294:	mov	r2, r4
   3d298:	add	r7, r7, #4
   3d29c:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d2a0:	strb	r3, [fp, #-1588]	; 0xfffff9cc
   3d2a4:	ldrb	r1, [r5]
   3d2a8:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d2ac:	bl	3c37c <fputs@plt+0x36d64>
   3d2b0:	cmp	r0, #0
   3d2b4:	bge	3d0c8 <fputs@plt+0x37ab0>
   3d2b8:	b	3d270 <fputs@plt+0x37c58>
   3d2bc:	add	r7, r7, #7
   3d2c0:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d2c4:	bic	ip, r7, #7
   3d2c8:	mov	r0, r6
   3d2cc:	sub	r1, fp, #1536	; 0x600
   3d2d0:	add	ip, ip, #8
   3d2d4:	ldrd	r6, [ip, #-8]
   3d2d8:	movw	r3, #63984	; 0xf9f0
   3d2dc:	str	ip, [fp, #-1620]	; 0xfffff9ac
   3d2e0:	movt	r3, #65535	; 0xffff
   3d2e4:	sub	ip, fp, #36	; 0x24
   3d2e8:	mov	r2, r4
   3d2ec:	strd	r6, [r1, #-92]	; 0xffffffa4
   3d2f0:	strd	r6, [ip, r3]
   3d2f4:	ldrb	r1, [r5]
   3d2f8:	bl	3c37c <fputs@plt+0x36d64>
   3d2fc:	b	3d2b0 <fputs@plt+0x37c98>
   3d300:	ldr	r1, [r7]
   3d304:	movw	r3, #63984	; 0xf9f0
   3d308:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d30c:	movt	r3, #65535	; 0xffff
   3d310:	mov	r0, r6
   3d314:	sub	r6, fp, #36	; 0x24
   3d318:	mov	r2, r4
   3d31c:	add	r7, r7, #4
   3d320:	strh	r1, [r6, r3]
   3d324:	ldrb	r1, [r5]
   3d328:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d32c:	bl	3c37c <fputs@plt+0x36d64>
   3d330:	b	3d2b0 <fputs@plt+0x37c98>
   3d334:	mov	r0, r6
   3d338:	ldr	r2, [r7]
   3d33c:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d340:	add	r5, r7, #4
   3d344:	bl	3c37c <fputs@plt+0x36d64>
   3d348:	str	r5, [fp, #-1620]	; 0xfffff9ac
   3d34c:	b	3d2b0 <fputs@plt+0x37c98>
   3d350:	add	r7, r7, #7
   3d354:	mov	r0, r6
   3d358:	bic	r7, r7, #7
   3d35c:	mov	r2, r4
   3d360:	vldr	d7, [r7]
   3d364:	vstr	d7, [r4]
   3d368:	ldrb	r1, [r5]
   3d36c:	add	r7, r7, #8
   3d370:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d374:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d378:	bl	3c37c <fputs@plt+0x36d64>
   3d37c:	b	3d2b0 <fputs@plt+0x37c98>
   3d380:	ldr	r3, [r7]
   3d384:	mov	r0, r6
   3d388:	mov	r2, r4
   3d38c:	add	r7, r7, #4
   3d390:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d394:	str	r3, [fp, #-1588]	; 0xfffff9cc
   3d398:	ldrb	r1, [r5]
   3d39c:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d3a0:	bl	3c37c <fputs@plt+0x36d64>
   3d3a4:	b	3d2b0 <fputs@plt+0x37c98>
   3d3a8:	add	r5, r5, #1
   3d3ac:	mov	r1, r4
   3d3b0:	str	r7, [fp, #-1620]	; 0xfffff9ac
   3d3b4:	mov	r0, r5
   3d3b8:	str	r6, [fp, #-1636]	; 0xfffff99c
   3d3bc:	bl	446b4 <fputs@plt+0x3f09c>
   3d3c0:	cmp	r0, #0
   3d3c4:	blt	3d270 <fputs@plt+0x37c58>
   3d3c8:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   3d3cc:	mov	r6, sp
   3d3d0:	mov	r1, r5
   3d3d4:	add	r0, r3, #8
   3d3d8:	bic	r0, r0, #7
   3d3dc:	mov	r2, r3
   3d3e0:	sub	sp, sp, r0
   3d3e4:	str	r3, [fp, #-1632]	; 0xfffff9a0
   3d3e8:	add	ip, sp, #8
   3d3ec:	mov	r0, ip
   3d3f0:	bl	5018 <memcpy@plt>
   3d3f4:	ldr	r3, [fp, #-1632]	; 0xfffff9a0
   3d3f8:	mov	r1, #0
   3d3fc:	mov	r2, r0
   3d400:	strb	r1, [r0, r3]
   3d404:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   3d408:	mov	r1, #97	; 0x61
   3d40c:	bl	3c384 <fputs@plt+0x36d6c>
   3d410:	cmp	r0, #0
   3d414:	blt	3d5e4 <fputs@plt+0x37fcc>
   3d418:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   3d41c:	mov	sp, r6
   3d420:	cmn	r1, #1
   3d424:	ldreq	r3, [fp, #-1588]	; 0xfffff9cc
   3d428:	ldreq	r2, [fp, #-1608]	; 0xfffff9b8
   3d42c:	ldreq	r0, [fp, #-1596]	; 0xfffff9c4
   3d430:	addeq	r2, r2, r3
   3d434:	ldrne	r2, [fp, #-1608]	; 0xfffff9b8
   3d438:	rsbeq	r3, r3, r0
   3d43c:	ldrne	r3, [fp, #-1596]	; 0xfffff9c4
   3d440:	streq	r2, [fp, #-1608]	; 0xfffff9b8
   3d444:	mov	r0, r9
   3d448:	streq	r3, [fp, #-1596]	; 0xfffff9c4
   3d44c:	str	r1, [sp]
   3d450:	mov	r1, r8
   3d454:	bl	39cd0 <fputs@plt+0x346b8>
   3d458:	cmp	r0, #0
   3d45c:	blt	3d270 <fputs@plt+0x37c58>
   3d460:	ldr	r6, [fp, #-1620]	; 0xfffff9ac
   3d464:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   3d468:	add	r6, r6, #4
   3d46c:	str	r5, [fp, #-1608]	; 0xfffff9b8
   3d470:	ldr	r3, [r6, #-4]
   3d474:	str	r2, [fp, #-1596]	; 0xfffff9c4
   3d478:	str	r6, [fp, #-1620]	; 0xfffff9ac
   3d47c:	str	r3, [fp, #-1600]	; 0xfffff9c0
   3d480:	b	3d068 <fputs@plt+0x37a50>
   3d484:	mov	r0, r5
   3d488:	mov	r1, r4
   3d48c:	bl	446b4 <fputs@plt+0x3f09c>
   3d490:	cmp	r0, #0
   3d494:	blt	3d270 <fputs@plt+0x37c58>
   3d498:	ldr	ip, [fp, #-1588]	; 0xfffff9cc
   3d49c:	add	r1, r5, #1
   3d4a0:	str	sp, [fp, #-1620]	; 0xfffff9ac
   3d4a4:	add	r3, ip, #6
   3d4a8:	sub	ip, ip, #2
   3d4ac:	bic	r3, r3, #7
   3d4b0:	str	r1, [fp, #-1612]	; 0xfffff9b4
   3d4b4:	sub	sp, sp, r3
   3d4b8:	mov	r2, ip
   3d4bc:	add	r3, sp, #8
   3d4c0:	str	ip, [fp, #-1632]	; 0xfffff9a0
   3d4c4:	mov	r0, r3
   3d4c8:	bl	5018 <memcpy@plt>
   3d4cc:	ldr	ip, [fp, #-1632]	; 0xfffff9a0
   3d4d0:	mov	r2, #0
   3d4d4:	strb	r2, [r0, ip]
   3d4d8:	mov	r2, r0
   3d4dc:	ldrb	r1, [r5]
   3d4e0:	mov	r0, r6
   3d4e4:	cmp	r1, #40	; 0x28
   3d4e8:	movne	r1, #101	; 0x65
   3d4ec:	moveq	r1, #114	; 0x72
   3d4f0:	bl	3c384 <fputs@plt+0x36d6c>
   3d4f4:	cmp	r0, #0
   3d4f8:	blt	3d5dc <fputs@plt+0x37fc4>
   3d4fc:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   3d500:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   3d504:	cmn	r1, #1
   3d508:	beq	3d5b0 <fputs@plt+0x37f98>
   3d50c:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   3d510:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   3d514:	str	r1, [sp]
   3d518:	mov	r0, r9
   3d51c:	mov	r1, r8
   3d520:	bl	39cd0 <fputs@plt+0x346b8>
   3d524:	cmp	r0, #0
   3d528:	blt	3d270 <fputs@plt+0x37c58>
   3d52c:	ldr	ip, [fp, #-1612]	; 0xfffff9b4
   3d530:	mvn	r2, #0
   3d534:	ldr	r1, [fp, #-1588]	; 0xfffff9cc
   3d538:	mov	r3, r2
   3d53c:	str	r2, [fp, #-1600]	; 0xfffff9c0
   3d540:	sub	r1, r1, #2
   3d544:	str	ip, [fp, #-1608]	; 0xfffff9b8
   3d548:	str	r1, [fp, #-1596]	; 0xfffff9c4
   3d54c:	b	3d078 <fputs@plt+0x37a60>
   3d550:	mov	r0, r6
   3d554:	mov	r1, #118	; 0x76
   3d558:	mov	r2, r5
   3d55c:	bl	3c384 <fputs@plt+0x36d6c>
   3d560:	cmp	r0, #0
   3d564:	blt	3d270 <fputs@plt+0x37c58>
   3d568:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   3d56c:	mov	r0, r9
   3d570:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   3d574:	mov	r1, r8
   3d578:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   3d57c:	str	ip, [sp]
   3d580:	bl	39cd0 <fputs@plt+0x346b8>
   3d584:	cmp	r0, #0
   3d588:	blt	3d270 <fputs@plt+0x37c58>
   3d58c:	mov	r0, r5
   3d590:	str	r5, [fp, #-1608]	; 0xfffff9b8
   3d594:	bl	4fc4 <strlen@plt>
   3d598:	mvn	r3, #0
   3d59c:	str	r3, [fp, #-1600]	; 0xfffff9c0
   3d5a0:	str	r0, [fp, #-1596]	; 0xfffff9c4
   3d5a4:	b	3d078 <fputs@plt+0x37a60>
   3d5a8:	mov	r0, #1
   3d5ac:	b	3d270 <fputs@plt+0x37c58>
   3d5b0:	ldr	r0, [fp, #-1596]	; 0xfffff9c4
   3d5b4:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   3d5b8:	add	r0, r0, #1
   3d5bc:	ldr	ip, [fp, #-1608]	; 0xfffff9b8
   3d5c0:	rsb	r0, r3, r0
   3d5c4:	sub	r2, r3, #1
   3d5c8:	add	r2, ip, r2
   3d5cc:	str	r0, [fp, #-1596]	; 0xfffff9c4
   3d5d0:	str	r2, [fp, #-1608]	; 0xfffff9b8
   3d5d4:	mov	r3, r0
   3d5d8:	b	3d514 <fputs@plt+0x37efc>
   3d5dc:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   3d5e0:	b	3d270 <fputs@plt+0x37c58>
   3d5e4:	mov	sp, r6
   3d5e8:	b	3d270 <fputs@plt+0x37c58>
   3d5ec:	ldr	r0, [pc, #36]	; 3d618 <fputs@plt+0x38000>
   3d5f0:	mov	r2, #2368	; 0x940
   3d5f4:	ldr	r1, [pc, #32]	; 3d61c <fputs@plt+0x38004>
   3d5f8:	ldr	r3, [pc, #32]	; 3d620 <fputs@plt+0x38008>
   3d5fc:	add	r0, pc, r0
   3d600:	add	r1, pc, r1
   3d604:	add	r3, pc, r3
   3d608:	bl	76bb0 <fputs@plt+0x71598>
   3d60c:	bl	524c <__stack_chk_fail@plt>
   3d610:	andeq	r3, r7, r0, lsl #23
   3d614:	andeq	r0, r0, r0, asr #8
   3d618:	andeq	r4, r4, r4, lsl r8
   3d61c:			; <UNDEFINED> instruction: 0x0004deb0
   3d620:	andeq	sp, r4, r4, ror #19
   3d624:	push	{r1, r2, r3}
   3d628:	subs	ip, r0, #0
   3d62c:	ldr	r3, [pc, #268]	; 3d740 <fputs@plt+0x38128>
   3d630:	ldr	r2, [pc, #268]	; 3d744 <fputs@plt+0x3812c>
   3d634:	add	r3, pc, r3
   3d638:	push	{r4, lr}
   3d63c:	sub	sp, sp, #12
   3d640:	ldr	r4, [r3, r2]
   3d644:	ldr	r1, [sp, #20]
   3d648:	ldr	r3, [r4]
   3d64c:	str	r3, [sp, #4]
   3d650:	beq	3d718 <fputs@plt+0x38100>
   3d654:	cmp	r1, #0
   3d658:	beq	3d6f0 <fputs@plt+0x380d8>
   3d65c:	ldrb	r3, [ip, #240]	; 0xf0
   3d660:	tst	r3, #1
   3d664:	bne	3d6c8 <fputs@plt+0x380b0>
   3d668:	lsrs	r3, r3, #7
   3d66c:	bne	3d6a0 <fputs@plt+0x38088>
   3d670:	add	r2, sp, #24
   3d674:	str	r2, [sp]
   3d678:	bl	3cfdc <fputs@plt+0x379c4>
   3d67c:	ldr	r2, [sp, #4]
   3d680:	ldr	r3, [r4]
   3d684:	cmp	r2, r3
   3d688:	bne	3d69c <fputs@plt+0x38084>
   3d68c:	add	sp, sp, #12
   3d690:	pop	{r4, lr}
   3d694:	add	sp, sp, #12
   3d698:	bx	lr
   3d69c:	bl	524c <__stack_chk_fail@plt>
   3d6a0:	ldr	r0, [pc, #160]	; 3d748 <fputs@plt+0x38130>
   3d6a4:	movw	r2, #2569	; 0xa09
   3d6a8:	ldr	r1, [pc, #156]	; 3d74c <fputs@plt+0x38134>
   3d6ac:	ldr	r3, [pc, #156]	; 3d750 <fputs@plt+0x38138>
   3d6b0:	add	r0, pc, r0
   3d6b4:	add	r1, pc, r1
   3d6b8:	add	r3, pc, r3
   3d6bc:	bl	76ea0 <fputs@plt+0x71888>
   3d6c0:	mvn	r0, #115	; 0x73
   3d6c4:	b	3d67c <fputs@plt+0x38064>
   3d6c8:	ldr	r0, [pc, #132]	; 3d754 <fputs@plt+0x3813c>
   3d6cc:	movw	r2, #2568	; 0xa08
   3d6d0:	ldr	r1, [pc, #128]	; 3d758 <fputs@plt+0x38140>
   3d6d4:	ldr	r3, [pc, #128]	; 3d75c <fputs@plt+0x38144>
   3d6d8:	add	r0, pc, r0
   3d6dc:	add	r1, pc, r1
   3d6e0:	add	r3, pc, r3
   3d6e4:	bl	76ea0 <fputs@plt+0x71888>
   3d6e8:	mvn	r0, #0
   3d6ec:	b	3d67c <fputs@plt+0x38064>
   3d6f0:	ldr	r0, [pc, #104]	; 3d760 <fputs@plt+0x38148>
   3d6f4:	movw	r2, #2567	; 0xa07
   3d6f8:	ldr	r1, [pc, #100]	; 3d764 <fputs@plt+0x3814c>
   3d6fc:	ldr	r3, [pc, #100]	; 3d768 <fputs@plt+0x38150>
   3d700:	add	r0, pc, r0
   3d704:	add	r1, pc, r1
   3d708:	add	r3, pc, r3
   3d70c:	bl	76ea0 <fputs@plt+0x71888>
   3d710:	mvn	r0, #21
   3d714:	b	3d67c <fputs@plt+0x38064>
   3d718:	ldr	r0, [pc, #76]	; 3d76c <fputs@plt+0x38154>
   3d71c:	movw	r2, #2566	; 0xa06
   3d720:	ldr	r1, [pc, #72]	; 3d770 <fputs@plt+0x38158>
   3d724:	ldr	r3, [pc, #72]	; 3d774 <fputs@plt+0x3815c>
   3d728:	add	r0, pc, r0
   3d72c:	add	r1, pc, r1
   3d730:	add	r3, pc, r3
   3d734:	bl	76ea0 <fputs@plt+0x71888>
   3d738:	mvn	r0, #21
   3d73c:	b	3d67c <fputs@plt+0x38064>
   3d740:	andeq	r3, r7, r4, asr #10
   3d744:	andeq	r0, r0, r0, asr #8
   3d748:	andeq	lr, r4, ip, lsr #3
   3d74c:	strdeq	sp, [r4], -ip
   3d750:	andeq	lr, r4, r4, lsl #15
   3d754:	andeq	lr, r4, r0, lsr r1
   3d758:	ldrdeq	sp, [r4], -r4
   3d75c:	andeq	lr, r4, ip, asr r7
   3d760:	andeq	sp, r4, r8, lsr pc
   3d764:	andeq	sp, r4, ip, lsr #27
   3d768:	andeq	lr, r4, r4, lsr r7
   3d76c:	andeq	r4, r4, r8, ror #13
   3d770:	andeq	sp, r4, r4, lsl #27
   3d774:	andeq	lr, r4, ip, lsl #14
   3d778:	push	{r3, r4, r5, lr}
   3d77c:	subs	r5, r0, #0
   3d780:	mov	r4, r1
   3d784:	beq	3d804 <fputs@plt+0x381ec>
   3d788:	ldrb	r3, [r5, #240]	; 0xf0
   3d78c:	tst	r3, #1
   3d790:	bne	3d854 <fputs@plt+0x3823c>
   3d794:	lsrs	r3, r3, #7
   3d798:	bne	3d82c <fputs@plt+0x38214>
   3d79c:	ldr	r2, [pc, #216]	; 3d87c <fputs@plt+0x38264>
   3d7a0:	mov	r1, #97	; 0x61
   3d7a4:	add	r2, pc, r2
   3d7a8:	bl	3c384 <fputs@plt+0x36d6c>
   3d7ac:	cmp	r0, #0
   3d7b0:	poplt	{r3, r4, r5, pc}
   3d7b4:	cmp	r4, #0
   3d7b8:	beq	3d7f8 <fputs@plt+0x381e0>
   3d7bc:	ldr	r2, [r4]
   3d7c0:	cmp	r2, #0
   3d7c4:	beq	3d7f8 <fputs@plt+0x381e0>
   3d7c8:	add	r4, r4, #4
   3d7cc:	b	3d7dc <fputs@plt+0x381c4>
   3d7d0:	ldr	r2, [r4], #4
   3d7d4:	cmp	r2, #0
   3d7d8:	beq	3d7f8 <fputs@plt+0x381e0>
   3d7dc:	mov	r0, r5
   3d7e0:	mov	r1, #115	; 0x73
   3d7e4:	bl	3c37c <fputs@plt+0x36d64>
   3d7e8:	cmp	r0, #0
   3d7ec:	poplt	{r3, r4, r5, pc}
   3d7f0:	cmp	r4, #0
   3d7f4:	bne	3d7d0 <fputs@plt+0x381b8>
   3d7f8:	mov	r0, r5
   3d7fc:	pop	{r3, r4, r5, lr}
   3d800:	b	3cca0 <fputs@plt+0x37688>
   3d804:	ldr	r0, [pc, #116]	; 3d880 <fputs@plt+0x38268>
   3d808:	movw	r2, #2860	; 0xb2c
   3d80c:	ldr	r1, [pc, #112]	; 3d884 <fputs@plt+0x3826c>
   3d810:	ldr	r3, [pc, #112]	; 3d888 <fputs@plt+0x38270>
   3d814:	add	r0, pc, r0
   3d818:	add	r1, pc, r1
   3d81c:	add	r3, pc, r3
   3d820:	bl	76ea0 <fputs@plt+0x71888>
   3d824:	mvn	r0, #21
   3d828:	pop	{r3, r4, r5, pc}
   3d82c:	ldr	r0, [pc, #88]	; 3d88c <fputs@plt+0x38274>
   3d830:	movw	r2, #2862	; 0xb2e
   3d834:	ldr	r1, [pc, #84]	; 3d890 <fputs@plt+0x38278>
   3d838:	ldr	r3, [pc, #84]	; 3d894 <fputs@plt+0x3827c>
   3d83c:	add	r0, pc, r0
   3d840:	add	r1, pc, r1
   3d844:	add	r3, pc, r3
   3d848:	bl	76ea0 <fputs@plt+0x71888>
   3d84c:	mvn	r0, #115	; 0x73
   3d850:	pop	{r3, r4, r5, pc}
   3d854:	ldr	r0, [pc, #60]	; 3d898 <fputs@plt+0x38280>
   3d858:	movw	r2, #2861	; 0xb2d
   3d85c:	ldr	r1, [pc, #56]	; 3d89c <fputs@plt+0x38284>
   3d860:	ldr	r3, [pc, #56]	; 3d8a0 <fputs@plt+0x38288>
   3d864:	add	r0, pc, r0
   3d868:	add	r1, pc, r1
   3d86c:	add	r3, pc, r3
   3d870:	bl	76ea0 <fputs@plt+0x71888>
   3d874:	mvn	r0, #0
   3d878:	pop	{r3, r4, r5, pc}
   3d87c:	andeq	sl, r4, r8, rrx
   3d880:	strdeq	r4, [r4], -ip
   3d884:	muleq	r4, r8, ip
   3d888:	andeq	sp, r4, r8, lsr #18
   3d88c:	andeq	lr, r4, r0, lsr #32
   3d890:	andeq	sp, r4, r0, ror ip
   3d894:	andeq	sp, r4, r0, lsl #18
   3d898:	andeq	sp, r4, r4, lsr #31
   3d89c:	andeq	sp, r4, r8, asr #24
   3d8a0:	ldrdeq	sp, [r4], -r8
   3d8a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d8a8:	subs	r6, r0, #0
   3d8ac:	sub	sp, sp, #16
   3d8b0:	beq	3da20 <fputs@plt+0x38408>
   3d8b4:	ldr	r7, [r6, #4]
   3d8b8:	cmp	r7, #0
   3d8bc:	movne	r0, #0
   3d8c0:	beq	3d8cc <fputs@plt+0x382b4>
   3d8c4:	add	sp, sp, #16
   3d8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d8cc:	ldr	r8, [r6, #12]
   3d8d0:	cmp	r8, #0
   3d8d4:	moveq	r0, r8
   3d8d8:	beq	3d8c4 <fputs@plt+0x382ac>
   3d8dc:	ldr	sl, [r6, #32]
   3d8e0:	cmp	sl, #0
   3d8e4:	blt	3d978 <fputs@plt+0x38360>
   3d8e8:	bl	65b0c <fputs@plt+0x604f4>
   3d8ec:	ldrd	r4, [r6, #24]
   3d8f0:	mov	r3, r7
   3d8f4:	sub	r8, r8, #1
   3d8f8:	mov	r1, r5
   3d8fc:	mov	r9, r0
   3d900:	mov	r0, r4
   3d904:	mov	r2, r9
   3d908:	add	r8, r8, r9
   3d90c:	bl	7fb48 <fputs@plt+0x7a530>
   3d910:	rsb	r1, r9, #0
   3d914:	mov	r3, #2
   3d918:	str	sl, [sp]
   3d91c:	mov	r2, #1
   3d920:	mls	r9, r0, r9, r4
   3d924:	mov	r0, r7
   3d928:	add	r7, r8, r9
   3d92c:	subs	r4, r4, r9
   3d930:	sbc	r5, r5, #0
   3d934:	and	r7, r7, r1
   3d938:	strd	r4, [sp, #8]
   3d93c:	mov	r1, r7
   3d940:	bl	5228 <mmap64@plt>
   3d944:	mov	r3, r0
   3d948:	cmn	r3, #1
   3d94c:	beq	3d9fc <fputs@plt+0x383e4>
   3d950:	ldrb	r2, [r6, #36]	; 0x24
   3d954:	add	r9, r3, r9
   3d958:	mov	r0, #0
   3d95c:	str	r7, [r6, #16]
   3d960:	orr	r2, r2, #2
   3d964:	str	r9, [r6, #4]
   3d968:	str	r3, [r6, #8]
   3d96c:	strb	r2, [r6, #36]	; 0x24
   3d970:	add	sp, sp, #16
   3d974:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d978:	ldrb	r3, [r6, #36]	; 0x24
   3d97c:	tst	r3, #8
   3d980:	mvneq	r0, #21
   3d984:	beq	3d8c4 <fputs@plt+0x382ac>
   3d988:	cmp	r8, #7
   3d98c:	bls	3da0c <fputs@plt+0x383f4>
   3d990:	bl	65b0c <fputs@plt+0x604f4>
   3d994:	ldr	sl, [r6, #24]
   3d998:	ldr	r4, [r6, #28]
   3d99c:	mov	r3, r7
   3d9a0:	mov	r5, #0
   3d9a4:	mov	r1, r4
   3d9a8:	mov	r4, #0
   3d9ac:	mov	r9, r0
   3d9b0:	mov	r0, sl
   3d9b4:	mov	r2, r9
   3d9b8:	bl	7fb48 <fputs@plt+0x7a530>
   3d9bc:	sub	ip, r8, #1
   3d9c0:	add	ip, ip, r9
   3d9c4:	rsb	r1, r9, #0
   3d9c8:	mvn	r3, #0
   3d9cc:	mov	r2, #1
   3d9d0:	str	r3, [sp]
   3d9d4:	mov	r3, #34	; 0x22
   3d9d8:	strd	r4, [sp, #8]
   3d9dc:	mls	r9, r0, r9, sl
   3d9e0:	mov	r0, r7
   3d9e4:	add	r7, ip, r9
   3d9e8:	and	r7, r7, r1
   3d9ec:	mov	r1, r7
   3d9f0:	bl	5228 <mmap64@plt>
   3d9f4:	mov	r3, r0
   3d9f8:	b	3d948 <fputs@plt+0x38330>
   3d9fc:	bl	55b8 <__errno_location@plt>
   3da00:	ldr	r0, [r0]
   3da04:	rsb	r0, r0, #0
   3da08:	b	3d8c4 <fputs@plt+0x382ac>
   3da0c:	ldr	r3, [pc, #44]	; 3da40 <fputs@plt+0x38428>
   3da10:	mov	r0, r7
   3da14:	add	r3, pc, r3
   3da18:	str	r3, [r6, #4]
   3da1c:	b	3d8c4 <fputs@plt+0x382ac>
   3da20:	ldr	r0, [pc, #28]	; 3da44 <fputs@plt+0x3842c>
   3da24:	movw	r2, #3043	; 0xbe3
   3da28:	ldr	r1, [pc, #24]	; 3da48 <fputs@plt+0x38430>
   3da2c:	ldr	r3, [pc, #24]	; 3da4c <fputs@plt+0x38434>
   3da30:	add	r0, pc, r0
   3da34:	add	r1, pc, r1
   3da38:	add	r3, pc, r3
   3da3c:	bl	76bb0 <fputs@plt+0x71598>
   3da40:			; <UNDEFINED> instruction: 0x0004d6b8
   3da44:	andeq	sp, r4, r4, lsr #21
   3da48:	andeq	sp, r4, ip, ror sl
   3da4c:	andeq	lr, r4, r8, lsl #6
   3da50:	push	{r4, r5, r6, r7, r8, lr}
   3da54:	subs	r7, r0, #0
   3da58:	mov	r6, r1
   3da5c:	mov	r8, r3
   3da60:	beq	3db08 <fputs@plt+0x384f0>
   3da64:	ldr	r4, [r7, #324]	; 0x144
   3da68:	cmp	r4, #0
   3da6c:	beq	3dac4 <fputs@plt+0x384ac>
   3da70:	ldr	r1, [r7, #328]	; 0x148
   3da74:	cmp	r1, r6
   3da78:	bhi	3dac4 <fputs@plt+0x384ac>
   3da7c:	ldr	r5, [r4, #12]
   3da80:	add	r2, r6, r2
   3da84:	add	r5, r1, r5
   3da88:	cmp	r5, r2
   3da8c:	bcc	3dab0 <fputs@plt+0x38498>
   3da90:	b	3dad0 <fputs@plt+0x384b8>
   3da94:	cmp	r6, r5
   3da98:	bcc	3dabc <fputs@plt+0x384a4>
   3da9c:	ldr	ip, [r4, #12]
   3daa0:	add	ip, r5, ip
   3daa4:	cmp	ip, r2
   3daa8:	bcs	3dad4 <fputs@plt+0x384bc>
   3daac:	mov	r5, ip
   3dab0:	ldr	r4, [r4]
   3dab4:	cmp	r4, #0
   3dab8:	bne	3da94 <fputs@plt+0x3847c>
   3dabc:	mov	r0, #0
   3dac0:	pop	{r4, r5, r6, r7, r8, pc}
   3dac4:	add	r4, r7, #272	; 0x110
   3dac8:	mov	r1, #0
   3dacc:	b	3da7c <fputs@plt+0x38464>
   3dad0:	mov	r5, r1
   3dad4:	mov	r0, r4
   3dad8:	bl	3d8a4 <fputs@plt+0x3828c>
   3dadc:	cmp	r0, #0
   3dae0:	blt	3dabc <fputs@plt+0x384a4>
   3dae4:	cmp	r8, #0
   3dae8:	mov	r0, r4
   3daec:	rsbne	r6, r5, r6
   3daf0:	ldrne	r3, [r4, #4]
   3daf4:	addne	r6, r3, r6
   3daf8:	strne	r6, [r8]
   3dafc:	str	r4, [r7, #324]	; 0x144
   3db00:	str	r5, [r7, #328]	; 0x148
   3db04:	pop	{r4, r5, r6, r7, r8, pc}
   3db08:	ldr	r0, [pc, #24]	; 3db28 <fputs@plt+0x38510>
   3db0c:	movw	r2, #3174	; 0xc66
   3db10:	ldr	r1, [pc, #20]	; 3db2c <fputs@plt+0x38514>
   3db14:	ldr	r3, [pc, #20]	; 3db30 <fputs@plt+0x38518>
   3db18:	add	r0, pc, r0
   3db1c:	add	r1, pc, r1
   3db20:	add	r3, pc, r3
   3db24:	bl	76bb0 <fputs@plt+0x71598>
   3db28:	strdeq	r4, [r4], -r8
   3db2c:	muleq	r4, r4, r9
   3db30:	andeq	lr, r4, r4, asr #5
   3db34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3db38:	mov	r8, r3
   3db3c:	ldr	r4, [pc, #396]	; 3dcd0 <fputs@plt+0x386b8>
   3db40:	sub	sp, sp, #20
   3db44:	ldr	ip, [pc, #392]	; 3dcd4 <fputs@plt+0x386bc>
   3db48:	subs	r9, r0, #0
   3db4c:	add	r4, pc, r4
   3db50:	mov	r6, r1
   3db54:	ldr	fp, [sp, #56]	; 0x38
   3db58:	ldr	ip, [r4, ip]
   3db5c:	mov	r3, r4
   3db60:	ldr	r3, [ip]
   3db64:	str	ip, [sp, #4]
   3db68:	str	r3, [sp, #12]
   3db6c:	beq	3dc70 <fputs@plt+0x38658>
   3db70:	cmp	r1, #0
   3db74:	beq	3dcb0 <fputs@plt+0x38698>
   3db78:	cmp	r2, #0
   3db7c:	beq	3dc90 <fputs@plt+0x38678>
   3db80:	ldr	r1, [r1]
   3db84:	sub	r5, r2, #1
   3db88:	rsb	r2, r2, #0
   3db8c:	ldr	r3, [r9, #268]	; 0x10c
   3db90:	add	r5, r5, r1
   3db94:	and	r5, r5, r2
   3db98:	add	sl, r5, r8
   3db9c:	rsb	r4, r1, r5
   3dba0:	cmp	sl, r3
   3dba4:	bhi	3dc4c <fputs@plt+0x38634>
   3dba8:	add	r7, sp, #8
   3dbac:	mov	r2, r4
   3dbb0:	mov	r3, r7
   3dbb4:	bl	3da50 <fputs@plt+0x38438>
   3dbb8:	cmp	r0, #0
   3dbbc:	beq	3dc4c <fputs@plt+0x38634>
   3dbc0:	ldr	r3, [sp, #8]
   3dbc4:	cmp	r3, #0
   3dbc8:	beq	3dc00 <fputs@plt+0x385e8>
   3dbcc:	cmp	r4, #0
   3dbd0:	beq	3dc00 <fputs@plt+0x385e8>
   3dbd4:	ldrb	r2, [r3]
   3dbd8:	cmp	r2, #0
   3dbdc:	bne	3dc4c <fputs@plt+0x38634>
   3dbe0:	sub	r2, r3, #1
   3dbe4:	add	r4, r2, r4
   3dbe8:	b	3dbf8 <fputs@plt+0x385e0>
   3dbec:	ldrb	r2, [r3, #1]!
   3dbf0:	cmp	r2, #0
   3dbf4:	bne	3dc4c <fputs@plt+0x38634>
   3dbf8:	cmp	r3, r4
   3dbfc:	bne	3dbec <fputs@plt+0x385d4>
   3dc00:	mov	r0, r9
   3dc04:	mov	r1, r5
   3dc08:	mov	r3, r7
   3dc0c:	mov	r2, r8
   3dc10:	bl	3da50 <fputs@plt+0x38438>
   3dc14:	cmp	r0, #0
   3dc18:	beq	3dc4c <fputs@plt+0x38634>
   3dc1c:	cmp	r8, #0
   3dc20:	beq	3dc30 <fputs@plt+0x38618>
   3dc24:	ldr	r3, [sp, #8]
   3dc28:	cmp	r3, #0
   3dc2c:	beq	3dc4c <fputs@plt+0x38634>
   3dc30:	cmp	fp, #0
   3dc34:	str	sl, [r6]
   3dc38:	ldrne	r3, [sp, #8]
   3dc3c:	movne	r0, #0
   3dc40:	moveq	r0, fp
   3dc44:	strne	r3, [fp]
   3dc48:	b	3dc50 <fputs@plt+0x38638>
   3dc4c:	mvn	r0, #73	; 0x49
   3dc50:	ldr	r1, [sp, #4]
   3dc54:	ldr	r2, [sp, #12]
   3dc58:	ldr	r3, [r1]
   3dc5c:	cmp	r2, r3
   3dc60:	bne	3dc6c <fputs@plt+0x38654>
   3dc64:	add	sp, sp, #20
   3dc68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dc6c:	bl	524c <__stack_chk_fail@plt>
   3dc70:	ldr	r0, [pc, #96]	; 3dcd8 <fputs@plt+0x386c0>
   3dc74:	movw	r2, #3307	; 0xceb
   3dc78:	ldr	r1, [pc, #92]	; 3dcdc <fputs@plt+0x386c4>
   3dc7c:	ldr	r3, [pc, #92]	; 3dce0 <fputs@plt+0x386c8>
   3dc80:	add	r0, pc, r0
   3dc84:	add	r1, pc, r1
   3dc88:	add	r3, pc, r3
   3dc8c:	bl	76bb0 <fputs@plt+0x71598>
   3dc90:	ldr	r0, [pc, #76]	; 3dce4 <fputs@plt+0x386cc>
   3dc94:	movw	r2, #3309	; 0xced
   3dc98:	ldr	r1, [pc, #72]	; 3dce8 <fputs@plt+0x386d0>
   3dc9c:	ldr	r3, [pc, #72]	; 3dcec <fputs@plt+0x386d4>
   3dca0:	add	r0, pc, r0
   3dca4:	add	r1, pc, r1
   3dca8:	add	r3, pc, r3
   3dcac:	bl	76bb0 <fputs@plt+0x71598>
   3dcb0:	ldr	r0, [pc, #56]	; 3dcf0 <fputs@plt+0x386d8>
   3dcb4:	movw	r2, #3308	; 0xcec
   3dcb8:	ldr	r1, [pc, #52]	; 3dcf4 <fputs@plt+0x386dc>
   3dcbc:	ldr	r3, [pc, #52]	; 3dcf8 <fputs@plt+0x386e0>
   3dcc0:	add	r0, pc, r0
   3dcc4:	add	r1, pc, r1
   3dcc8:	add	r3, pc, r3
   3dccc:	bl	76bb0 <fputs@plt+0x71598>
   3dcd0:	andeq	r3, r7, ip, lsr #32
   3dcd4:	andeq	r0, r0, r0, asr #8
   3dcd8:	muleq	r4, r0, r1
   3dcdc:	andeq	sp, r4, ip, lsr #16
   3dce0:	andeq	sp, r4, r0, ror #7
   3dce4:	andeq	sp, r4, r4, ror #16
   3dce8:	andeq	sp, r4, ip, lsl #16
   3dcec:	andeq	sp, r4, r0, asr #7
   3dcf0:	andeq	sp, r4, ip, lsr r8
   3dcf4:	andeq	sp, r4, ip, ror #15
   3dcf8:	andeq	sp, r4, r0, lsr #7
   3dcfc:	ldr	ip, [pc, #1284]	; 3e208 <fputs@plt+0x38bf0>
   3dd00:	cmp	r0, #0
   3dd04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dd08:	add	ip, pc, ip
   3dd0c:	add	fp, sp, #32
   3dd10:	sub	sp, sp, #68	; 0x44
   3dd14:	mov	r5, r1
   3dd18:	str	r0, [fp, #-72]	; 0xffffffb8
   3dd1c:	str	r3, [fp, #-68]	; 0xffffffbc
   3dd20:	mov	r3, ip
   3dd24:	ldr	r0, [pc, #1248]	; 3e20c <fputs@plt+0x38bf4>
   3dd28:	ldr	ip, [fp, #4]
   3dd2c:	str	r2, [fp, #-76]	; 0xffffffb4
   3dd30:	ldr	r7, [fp, #8]
   3dd34:	str	ip, [fp, #-64]	; 0xffffffc0
   3dd38:	ldr	r0, [r3, r0]
   3dd3c:	ldr	r3, [r0]
   3dd40:	str	r0, [fp, #-60]	; 0xffffffc4
   3dd44:	str	r3, [fp, #-40]	; 0xffffffd8
   3dd48:	beq	3e11c <fputs@plt+0x38b04>
   3dd4c:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3dd50:	cmp	ip, #0
   3dd54:	beq	3e0b4 <fputs@plt+0x38a9c>
   3dd58:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3dd5c:	cmp	ip, #0
   3dd60:	beq	3e13c <fputs@plt+0x38b24>
   3dd64:	cmp	r7, #0
   3dd68:	beq	3e0d4 <fputs@plt+0x38abc>
   3dd6c:	cmp	r1, #0
   3dd70:	beq	3de2c <fputs@plt+0x38814>
   3dd74:	ldrb	r3, [r1]
   3dd78:	cmp	r3, #0
   3dd7c:	beq	3de2c <fputs@plt+0x38814>
   3dd80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   3dd84:	mov	r1, #0
   3dd88:	bl	4a2f8 <fputs@plt+0x44ce0>
   3dd8c:	cmp	r0, #0
   3dd90:	str	r0, [fp, #-84]	; 0xffffffac
   3dd94:	beq	3e058 <fputs@plt+0x38a40>
   3dd98:	ldrb	r6, [r5]
   3dd9c:	cmp	r6, #0
   3dda0:	beq	3e1c4 <fputs@plt+0x38bac>
   3dda4:	sub	r8, fp, #44	; 0x2c
   3dda8:	mov	r4, r5
   3ddac:	mov	r6, #0
   3ddb0:	str	r6, [fp, #-56]	; 0xffffffc8
   3ddb4:	mov	r0, r4
   3ddb8:	mov	r1, r8
   3ddbc:	bl	446b4 <fputs@plt+0x3f09c>
   3ddc0:	cmp	r0, #0
   3ddc4:	blt	3de48 <fputs@plt+0x38830>
   3ddc8:	ldr	r9, [fp, #-44]	; 0xffffffd4
   3ddcc:	mov	sl, sp
   3ddd0:	mov	r1, r4
   3ddd4:	add	r3, r9, #8
   3ddd8:	bic	r3, r3, #7
   3dddc:	mov	r2, r9
   3dde0:	sub	sp, sp, r3
   3dde4:	add	r3, sp, #8
   3dde8:	mov	r0, r3
   3ddec:	bl	5018 <memcpy@plt>
   3ddf0:	mov	r1, #0
   3ddf4:	strb	r1, [r0, r9]
   3ddf8:	bl	4a060 <fputs@plt+0x44a48>
   3ddfc:	mov	sp, sl
   3de00:	cmp	r0, #0
   3de04:	blt	3de48 <fputs@plt+0x38830>
   3de08:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3de0c:	beq	3de64 <fputs@plt+0x3884c>
   3de10:	add	r2, r4, r3
   3de14:	ldrb	r3, [r4, r3]
   3de18:	add	r6, r6, #1
   3de1c:	cmp	r3, #0
   3de20:	beq	3de90 <fputs@plt+0x38878>
   3de24:	mov	r4, r2
   3de28:	b	3ddb4 <fputs@plt+0x3879c>
   3de2c:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3de30:	mov	r3, #0
   3de34:	mov	r0, r3
   3de38:	str	r3, [ip]
   3de3c:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3de40:	str	r3, [ip]
   3de44:	str	r3, [r7]
   3de48:	ldr	ip, [fp, #-60]	; 0xffffffc4
   3de4c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3de50:	ldr	r3, [ip]
   3de54:	cmp	r2, r3
   3de58:	bne	3e0b0 <fputs@plt+0x38a98>
   3de5c:	sub	sp, fp, #32
   3de60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3de64:	add	r2, r4, r3
   3de68:	ldrb	r3, [r4, r3]
   3de6c:	cmp	r3, #0
   3de70:	beq	3de8c <fputs@plt+0x38874>
   3de74:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3de78:	add	r6, r6, #1
   3de7c:	mov	r4, r2
   3de80:	add	ip, ip, #1
   3de84:	str	ip, [fp, #-56]	; 0xffffffc8
   3de88:	b	3ddb4 <fputs@plt+0x3879c>
   3de8c:	add	r6, r6, #1
   3de90:	ldr	ip, [fp, #-84]	; 0xffffffac
   3de94:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3de98:	ldr	r2, [fp, #-76]	; 0xffffffb4
   3de9c:	mul	ip, ip, r1
   3dea0:	cmp	r2, ip
   3dea4:	str	ip, [fp, #-88]	; 0xffffffa8
   3dea8:	bcc	3e058 <fputs@plt+0x38a40>
   3deac:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3deb0:	sub	r1, fp, #36	; 0x24
   3deb4:	mov	r2, #1
   3deb8:	ldr	r3, [ip, #320]	; 0x140
   3debc:	mov	r0, ip
   3dec0:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3dec4:	add	r3, ip, r3
   3dec8:	ldr	ip, [fp, #-88]	; 0xffffffa8
   3decc:	rsb	r3, ip, r3
   3ded0:	str	r3, [r1, #-16]!
   3ded4:	sub	r3, fp, #48	; 0x30
   3ded8:	str	r3, [sp]
   3dedc:	ldr	r3, [fp, #-88]	; 0xffffffa8
   3dee0:	bl	3db34 <fputs@plt+0x3851c>
   3dee4:	cmp	r0, #0
   3dee8:	blt	3de48 <fputs@plt+0x38830>
   3deec:	cmp	r6, #0
   3def0:	bne	3e19c <fputs@plt+0x38b84>
   3def4:	lsl	r0, r6, #2
   3def8:	bl	5210 <malloc@plt>
   3defc:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3df00:	cmp	r0, #0
   3df04:	str	r0, [ip]
   3df08:	beq	3e0f4 <fputs@plt+0x38adc>
   3df0c:	mov	r4, #0
   3df10:	str	r4, [r7]
   3df14:	ldrb	r3, [r5]
   3df18:	cmp	r3, r4
   3df1c:	beq	3e064 <fputs@plt+0x38a4c>
   3df20:	sub	r8, fp, #44	; 0x2c
   3df24:	str	r6, [fp, #-92]	; 0xffffffa4
   3df28:	str	r8, [fp, #-80]	; 0xffffffb0
   3df2c:	mov	r6, ip
   3df30:	b	3df9c <fputs@plt+0x38984>
   3df34:	mov	r0, r8
   3df38:	bl	49a78 <fputs@plt+0x44460>
   3df3c:	cmp	r0, #0
   3df40:	beq	3e0fc <fputs@plt+0x38ae4>
   3df44:	ldr	r3, [r7]
   3df48:	cmp	r3, #0
   3df4c:	subne	r3, r3, #-1073741823	; 0xc0000001
   3df50:	rsbne	r4, r0, #0
   3df54:	ldrne	r1, [r6]
   3df58:	ldreq	ip, [fp, #-72]	; 0xffffffb8
   3df5c:	ldrne	r3, [r1, r3, lsl #2]
   3df60:	ldreq	r4, [ip, #320]	; 0x140
   3df64:	subne	r3, r3, #1
   3df68:	addne	r0, r3, r0
   3df6c:	andne	r4, r4, r0
   3df70:	add	r4, r4, sl
   3df74:	ldr	r3, [r7]
   3df78:	mov	sp, r9
   3df7c:	ldr	r2, [r6]
   3df80:	add	r1, r3, #1
   3df84:	str	r1, [r7]
   3df88:	str	r4, [r2, r3, lsl #2]
   3df8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3df90:	ldrb	r3, [r5, r3]!
   3df94:	cmp	r3, #0
   3df98:	beq	3e060 <fputs@plt+0x38a48>
   3df9c:	mov	r0, r5
   3dfa0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3dfa4:	bl	446b4 <fputs@plt+0x3f09c>
   3dfa8:	cmp	r0, #0
   3dfac:	blt	3de48 <fputs@plt+0x38830>
   3dfb0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   3dfb4:	mov	r9, sp
   3dfb8:	mov	r1, r5
   3dfbc:	add	r3, sl, #8
   3dfc0:	bic	r3, r3, #7
   3dfc4:	mov	r2, sl
   3dfc8:	sub	sp, sp, r3
   3dfcc:	add	r8, sp, #8
   3dfd0:	mov	r0, r8
   3dfd4:	bl	5018 <memcpy@plt>
   3dfd8:	mov	r1, #0
   3dfdc:	mov	r0, r8
   3dfe0:	strb	r1, [r8, sl]
   3dfe4:	bl	49d58 <fputs@plt+0x44740>
   3dfe8:	subs	sl, r0, #0
   3dfec:	bge	3df34 <fputs@plt+0x3891c>
   3dff0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3dff4:	cmp	ip, #0
   3dff8:	bne	3e018 <fputs@plt+0x38a00>
   3dffc:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3e000:	ldr	r4, [ip, #320]	; 0x140
   3e004:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3e008:	add	r4, ip, r4
   3e00c:	ldr	ip, [fp, #-88]	; 0xffffffa8
   3e010:	rsb	r4, ip, r4
   3e014:	b	3df74 <fputs@plt+0x3895c>
   3e018:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e01c:	sub	ip, ip, #1
   3e020:	ldr	r1, [fp, #-84]	; 0xffffffac
   3e024:	str	ip, [fp, #-56]	; 0xffffffc8
   3e028:	mla	r0, r1, ip, r0
   3e02c:	bl	4a320 <fputs@plt+0x44d08>
   3e030:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3e034:	cmp	ip, r0
   3e038:	bls	3e0a4 <fputs@plt+0x38a8c>
   3e03c:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3e040:	ldr	r3, [ip, #320]	; 0x140
   3e044:	add	r0, r0, r3
   3e048:	cmp	r4, r0
   3e04c:	bhi	3e0a4 <fputs@plt+0x38a8c>
   3e050:	mov	r4, r0
   3e054:	b	3df74 <fputs@plt+0x3895c>
   3e058:	mvn	r0, #73	; 0x49
   3e05c:	b	3de48 <fputs@plt+0x38830>
   3e060:	ldr	r6, [fp, #-92]	; 0xffffffa4
   3e064:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3e068:	cmp	ip, #0
   3e06c:	bne	3e17c <fputs@plt+0x38b64>
   3e070:	ldr	r3, [r7]
   3e074:	cmp	r6, r3
   3e078:	bne	3e15c <fputs@plt+0x38b44>
   3e07c:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3e080:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3e084:	ldr	r2, [ip]
   3e088:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3e08c:	ldr	r2, [r2]
   3e090:	ldr	r3, [ip, #320]	; 0x140
   3e094:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3e098:	rsb	r3, r3, r2
   3e09c:	str	r3, [ip]
   3e0a0:	b	3de48 <fputs@plt+0x38830>
   3e0a4:	mvn	r0, #73	; 0x49
   3e0a8:	mov	sp, r9
   3e0ac:	b	3de48 <fputs@plt+0x38830>
   3e0b0:	bl	524c <__stack_chk_fail@plt>
   3e0b4:	ldr	r0, [pc, #340]	; 3e210 <fputs@plt+0x38bf8>
   3e0b8:	movw	r2, #3833	; 0xef9
   3e0bc:	ldr	r1, [pc, #336]	; 3e214 <fputs@plt+0x38bfc>
   3e0c0:	ldr	r3, [pc, #336]	; 3e218 <fputs@plt+0x38c00>
   3e0c4:	add	r0, pc, r0
   3e0c8:	add	r1, pc, r1
   3e0cc:	add	r3, pc, r3
   3e0d0:	bl	76bb0 <fputs@plt+0x71598>
   3e0d4:	ldr	r0, [pc, #320]	; 3e21c <fputs@plt+0x38c04>
   3e0d8:	movw	r2, #3835	; 0xefb
   3e0dc:	ldr	r1, [pc, #316]	; 3e220 <fputs@plt+0x38c08>
   3e0e0:	ldr	r3, [pc, #316]	; 3e224 <fputs@plt+0x38c0c>
   3e0e4:	add	r0, pc, r0
   3e0e8:	add	r1, pc, r1
   3e0ec:	add	r3, pc, r3
   3e0f0:	bl	76bb0 <fputs@plt+0x71598>
   3e0f4:	mvn	r0, #11
   3e0f8:	b	3de48 <fputs@plt+0x38830>
   3e0fc:	ldr	r0, [pc, #292]	; 3e228 <fputs@plt+0x38c10>
   3e100:	movw	r2, #3937	; 0xf61
   3e104:	ldr	r1, [pc, #288]	; 3e22c <fputs@plt+0x38c14>
   3e108:	ldr	r3, [pc, #288]	; 3e230 <fputs@plt+0x38c18>
   3e10c:	add	r0, pc, r0
   3e110:	add	r1, pc, r1
   3e114:	add	r3, pc, r3
   3e118:	bl	76bb0 <fputs@plt+0x71598>
   3e11c:	ldr	r0, [pc, #272]	; 3e234 <fputs@plt+0x38c1c>
   3e120:	movw	r2, #3832	; 0xef8
   3e124:	ldr	r1, [pc, #268]	; 3e238 <fputs@plt+0x38c20>
   3e128:	ldr	r3, [pc, #268]	; 3e23c <fputs@plt+0x38c24>
   3e12c:	add	r0, pc, r0
   3e130:	add	r1, pc, r1
   3e134:	add	r3, pc, r3
   3e138:	bl	76bb0 <fputs@plt+0x71598>
   3e13c:	ldr	r0, [pc, #252]	; 3e240 <fputs@plt+0x38c28>
   3e140:	movw	r2, #3834	; 0xefa
   3e144:	ldr	r1, [pc, #248]	; 3e244 <fputs@plt+0x38c2c>
   3e148:	ldr	r3, [pc, #248]	; 3e248 <fputs@plt+0x38c30>
   3e14c:	add	r0, pc, r0
   3e150:	add	r1, pc, r1
   3e154:	add	r3, pc, r3
   3e158:	bl	76bb0 <fputs@plt+0x71598>
   3e15c:	ldr	r0, [pc, #232]	; 3e24c <fputs@plt+0x38c34>
   3e160:	movw	r2, #3948	; 0xf6c
   3e164:	ldr	r1, [pc, #228]	; 3e250 <fputs@plt+0x38c38>
   3e168:	ldr	r3, [pc, #228]	; 3e254 <fputs@plt+0x38c3c>
   3e16c:	add	r0, pc, r0
   3e170:	add	r1, pc, r1
   3e174:	add	r3, pc, r3
   3e178:	bl	76bb0 <fputs@plt+0x71598>
   3e17c:	ldr	r0, [pc, #212]	; 3e258 <fputs@plt+0x38c40>
   3e180:	movw	r2, #3947	; 0xf6b
   3e184:	ldr	r1, [pc, #208]	; 3e25c <fputs@plt+0x38c44>
   3e188:	ldr	r3, [pc, #208]	; 3e260 <fputs@plt+0x38c48>
   3e18c:	add	r0, pc, r0
   3e190:	add	r1, pc, r1
   3e194:	add	r3, pc, r3
   3e198:	bl	76bb0 <fputs@plt+0x71598>
   3e19c:	mvn	r0, #0
   3e1a0:	mov	r1, r6
   3e1a4:	bl	7f53c <fputs@plt+0x79f24>
   3e1a8:	cmp	r0, #3
   3e1ac:	bhi	3def4 <fputs@plt+0x388dc>
   3e1b0:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3e1b4:	mov	r3, #0
   3e1b8:	mvn	r0, #11
   3e1bc:	str	r3, [ip]
   3e1c0:	b	3de48 <fputs@plt+0x38830>
   3e1c4:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3e1c8:	sub	r1, fp, #36	; 0x24
   3e1cc:	mov	r2, #1
   3e1d0:	ldr	r3, [ip, #320]	; 0x140
   3e1d4:	mov	r0, ip
   3e1d8:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3e1dc:	add	r3, ip, r3
   3e1e0:	sub	ip, fp, #48	; 0x30
   3e1e4:	str	r3, [r1, #-16]!
   3e1e8:	mov	r3, r6
   3e1ec:	str	ip, [sp]
   3e1f0:	bl	3db34 <fputs@plt+0x3851c>
   3e1f4:	cmp	r0, #0
   3e1f8:	blt	3de48 <fputs@plt+0x38830>
   3e1fc:	str	r6, [fp, #-56]	; 0xffffffc8
   3e200:	str	r6, [fp, #-88]	; 0xffffffa8
   3e204:	b	3def4 <fputs@plt+0x388dc>
   3e208:	andeq	r2, r7, r0, ror lr
   3e20c:	andeq	r0, r0, r0, asr #8
   3e210:	andeq	sp, r4, ip, lsl #18
   3e214:	andeq	sp, r4, r8, ror #7
   3e218:	andeq	ip, r4, r8, ror #30
   3e21c:			; <UNDEFINED> instruction: 0x0004d7bc
   3e220:	andeq	sp, r4, r8, asr #7
   3e224:	andeq	ip, r4, r8, asr #30
   3e228:	strdeq	sp, [r4], -r8
   3e22c:	andeq	sp, r4, r0, lsr #7
   3e230:	andeq	ip, r4, r0, lsr #30
   3e234:	andeq	r3, r4, r4, ror #25
   3e238:	andeq	sp, r4, r0, lsl #7
   3e23c:	andeq	ip, r4, r0, lsl #30
   3e240:	muleq	r4, r0, r8
   3e244:	andeq	sp, r4, r0, ror #6
   3e248:	andeq	ip, r4, r0, ror #29
   3e24c:	andeq	sp, r4, r0, lsl #17
   3e250:	andeq	sp, r4, r0, asr #6
   3e254:	andeq	ip, r4, r0, asr #29
   3e258:	andeq	sp, r4, r8, asr r8
   3e25c:	andeq	sp, r4, r0, lsr #6
   3e260:	andeq	ip, r4, r0, lsr #29
   3e264:	push	{r4, r5, r6, r7, lr}
   3e268:	subs	ip, r0, #0
   3e26c:	sub	sp, sp, #12
   3e270:	ldr	r5, [sp, #32]
   3e274:	ldr	r4, [sp, #36]	; 0x24
   3e278:	beq	3e314 <fputs@plt+0x38cfc>
   3e27c:	cmp	r1, #0
   3e280:	beq	3e3b4 <fputs@plt+0x38d9c>
   3e284:	cmp	r2, #0
   3e288:	beq	3e394 <fputs@plt+0x38d7c>
   3e28c:	cmp	r3, #0
   3e290:	beq	3e374 <fputs@plt+0x38d5c>
   3e294:	cmp	r5, #0
   3e298:	beq	3e354 <fputs@plt+0x38d3c>
   3e29c:	cmp	r4, #0
   3e2a0:	beq	3e334 <fputs@plt+0x38d1c>
   3e2a4:	ldr	r7, [ip, #244]	; 0xf4
   3e2a8:	ldrb	r7, [r7, #3]
   3e2ac:	cmp	r7, #2
   3e2b0:	beq	3e2d4 <fputs@plt+0x38cbc>
   3e2b4:	mov	r3, #0
   3e2b8:	add	r1, ip, #320	; 0x140
   3e2bc:	str	r3, [sp]
   3e2c0:	mov	r2, #8
   3e2c4:	bl	3db34 <fputs@plt+0x3851c>
   3e2c8:	and	r0, r0, r0, asr #31
   3e2cc:	add	sp, sp, #12
   3e2d0:	pop	{r4, r5, r6, r7, pc}
   3e2d4:	ldr	ip, [r1, #48]	; 0x30
   3e2d8:	cmp	ip, #0
   3e2dc:	bne	3e2f8 <fputs@plt+0x38ce0>
   3e2e0:	str	ip, [r3]
   3e2e4:	mov	r0, ip
   3e2e8:	str	ip, [r5]
   3e2ec:	str	ip, [r4]
   3e2f0:	add	sp, sp, #12
   3e2f4:	pop	{r4, r5, r6, r7, pc}
   3e2f8:	mov	r1, r2
   3e2fc:	str	r5, [sp, #32]
   3e300:	str	r4, [sp, #36]	; 0x24
   3e304:	mov	r2, ip
   3e308:	add	sp, sp, #12
   3e30c:	pop	{r4, r5, r6, r7, lr}
   3e310:	b	3dcfc <fputs@plt+0x386e4>
   3e314:	ldr	r0, [pc, #184]	; 3e3d4 <fputs@plt+0x38dbc>
   3e318:	movw	r2, #3964	; 0xf7c
   3e31c:	ldr	r1, [pc, #180]	; 3e3d8 <fputs@plt+0x38dc0>
   3e320:	ldr	r3, [pc, #180]	; 3e3dc <fputs@plt+0x38dc4>
   3e324:	add	r0, pc, r0
   3e328:	add	r1, pc, r1
   3e32c:	add	r3, pc, r3
   3e330:	bl	76bb0 <fputs@plt+0x71598>
   3e334:	ldr	r0, [pc, #164]	; 3e3e0 <fputs@plt+0x38dc8>
   3e338:	movw	r2, #3969	; 0xf81
   3e33c:	ldr	r1, [pc, #160]	; 3e3e4 <fputs@plt+0x38dcc>
   3e340:	ldr	r3, [pc, #160]	; 3e3e8 <fputs@plt+0x38dd0>
   3e344:	add	r0, pc, r0
   3e348:	add	r1, pc, r1
   3e34c:	add	r3, pc, r3
   3e350:	bl	76bb0 <fputs@plt+0x71598>
   3e354:	ldr	r0, [pc, #144]	; 3e3ec <fputs@plt+0x38dd4>
   3e358:	mov	r2, #3968	; 0xf80
   3e35c:	ldr	r1, [pc, #140]	; 3e3f0 <fputs@plt+0x38dd8>
   3e360:	ldr	r3, [pc, #140]	; 3e3f4 <fputs@plt+0x38ddc>
   3e364:	add	r0, pc, r0
   3e368:	add	r1, pc, r1
   3e36c:	add	r3, pc, r3
   3e370:	bl	76bb0 <fputs@plt+0x71598>
   3e374:	ldr	r0, [pc, #124]	; 3e3f8 <fputs@plt+0x38de0>
   3e378:	movw	r2, #3967	; 0xf7f
   3e37c:	ldr	r1, [pc, #120]	; 3e3fc <fputs@plt+0x38de4>
   3e380:	ldr	r3, [pc, #120]	; 3e400 <fputs@plt+0x38de8>
   3e384:	add	r0, pc, r0
   3e388:	add	r1, pc, r1
   3e38c:	add	r3, pc, r3
   3e390:	bl	76bb0 <fputs@plt+0x71598>
   3e394:	ldr	r0, [pc, #104]	; 3e404 <fputs@plt+0x38dec>
   3e398:	movw	r2, #3966	; 0xf7e
   3e39c:	ldr	r1, [pc, #100]	; 3e408 <fputs@plt+0x38df0>
   3e3a0:	ldr	r3, [pc, #100]	; 3e40c <fputs@plt+0x38df4>
   3e3a4:	add	r0, pc, r0
   3e3a8:	add	r1, pc, r1
   3e3ac:	add	r3, pc, r3
   3e3b0:	bl	76bb0 <fputs@plt+0x71598>
   3e3b4:	ldr	r0, [pc, #84]	; 3e410 <fputs@plt+0x38df8>
   3e3b8:	movw	r2, #3965	; 0xf7d
   3e3bc:	ldr	r1, [pc, #80]	; 3e414 <fputs@plt+0x38dfc>
   3e3c0:	ldr	r3, [pc, #80]	; 3e418 <fputs@plt+0x38e00>
   3e3c4:	add	r0, pc, r0
   3e3c8:	add	r1, pc, r1
   3e3cc:	add	r3, pc, r3
   3e3d0:	bl	76bb0 <fputs@plt+0x71598>
   3e3d4:	andeq	r3, r4, ip, ror #21
   3e3d8:	andeq	sp, r4, r8, lsl #3
   3e3dc:	andeq	sp, r4, r0, ror #21
   3e3e0:	andeq	sp, r4, ip, asr r5
   3e3e4:	andeq	sp, r4, r8, ror #2
   3e3e8:	andeq	sp, r4, r0, asr #21
   3e3ec:	andeq	sp, r4, r8, ror r6
   3e3f0:	andeq	sp, r4, r8, asr #2
   3e3f4:	andeq	sp, r4, r0, lsr #21
   3e3f8:	andeq	sp, r4, ip, asr #12
   3e3fc:	andeq	sp, r4, r8, lsr #2
   3e400:	andeq	sp, r4, r0, lsl #21
   3e404:	strdeq	sp, [r4], -r0
   3e408:	andeq	sp, r4, r8, lsl #2
   3e40c:	andeq	sp, r4, r0, ror #20
   3e410:	andeq	r8, r5, r4, ror #21
   3e414:	andeq	sp, r4, r8, ror #1
   3e418:	andeq	sp, r4, r0, asr #20
   3e41c:	push	{r4, lr}
   3e420:	subs	r4, r0, #0
   3e424:	beq	3e478 <fputs@plt+0x38e60>
   3e428:	ldr	r3, [r4, #32]
   3e42c:	cmp	r3, #0
   3e430:	poplt	{r4, pc}
   3e434:	ldr	r0, [r4, #8]
   3e438:	cmp	r0, #0
   3e43c:	popeq	{r4, pc}
   3e440:	ldrb	r3, [r4, #36]	; 0x24
   3e444:	tst	r3, #2
   3e448:	popeq	{r4, pc}
   3e44c:	ldr	r1, [r4, #16]
   3e450:	bl	53f0 <munmap@plt>
   3e454:	cmp	r0, #0
   3e458:	bne	3e498 <fputs@plt+0x38e80>
   3e45c:	ldrb	r3, [r4, #36]	; 0x24
   3e460:	str	r0, [r4, #8]
   3e464:	bfi	r3, r0, #1, #1
   3e468:	str	r0, [r4, #4]
   3e46c:	str	r0, [r4, #16]
   3e470:	strb	r3, [r4, #36]	; 0x24
   3e474:	pop	{r4, pc}
   3e478:	ldr	r0, [pc, #56]	; 3e4b8 <fputs@plt+0x38ea0>
   3e47c:	movw	r2, #3081	; 0xc09
   3e480:	ldr	r1, [pc, #52]	; 3e4bc <fputs@plt+0x38ea4>
   3e484:	ldr	r3, [pc, #52]	; 3e4c0 <fputs@plt+0x38ea8>
   3e488:	add	r0, pc, r0
   3e48c:	add	r1, pc, r1
   3e490:	add	r3, pc, r3
   3e494:	bl	76bb0 <fputs@plt+0x71598>
   3e498:	ldr	r0, [pc, #36]	; 3e4c4 <fputs@plt+0x38eac>
   3e49c:	movw	r2, #3092	; 0xc14
   3e4a0:	ldr	r1, [pc, #32]	; 3e4c8 <fputs@plt+0x38eb0>
   3e4a4:	ldr	r3, [pc, #32]	; 3e4cc <fputs@plt+0x38eb4>
   3e4a8:	add	r0, pc, r0
   3e4ac:	add	r1, pc, r1
   3e4b0:	add	r3, pc, r3
   3e4b4:	bl	76bb0 <fputs@plt+0x71598>
   3e4b8:	andeq	sp, r4, ip, asr #32
   3e4bc:	andeq	sp, r4, r4, lsr #32
   3e4c0:	andeq	sp, r4, r4, ror #17
   3e4c4:	strheq	sp, [r4], -r4
   3e4c8:	andeq	sp, r4, r4
   3e4cc:	andeq	sp, r4, r4, asr #17
   3e4d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e4d4:	sub	sp, sp, #20
   3e4d8:	mov	r5, r3
   3e4dc:	subs	fp, r0, #0
   3e4e0:	ldr	r3, [sp, #56]	; 0x38
   3e4e4:	mov	r4, r2
   3e4e8:	ldr	r7, [sp, #60]	; 0x3c
   3e4ec:	str	r3, [sp, #8]
   3e4f0:	beq	3e988 <fputs@plt+0x39370>
   3e4f4:	ldrb	r3, [fp, #240]	; 0xf0
   3e4f8:	tst	r3, #1
   3e4fc:	bne	3e954 <fputs@plt+0x3933c>
   3e500:	ldr	r2, [fp, #400]	; 0x190
   3e504:	cmp	r2, #0
   3e508:	bne	3e95c <fputs@plt+0x39344>
   3e50c:	lsrs	r3, r3, #7
   3e510:	bne	3e964 <fputs@plt+0x3934c>
   3e514:	mov	r3, #0
   3e518:	mvn	r2, #0
   3e51c:	cmp	r5, r3
   3e520:	cmpeq	r4, r2
   3e524:	ldr	r3, [fp, #244]	; 0xf4
   3e528:	bls	3e538 <fputs@plt+0x38f20>
   3e52c:	ldrb	r2, [r3, #3]
   3e530:	cmp	r2, #2
   3e534:	bne	3e94c <fputs@plt+0x39334>
   3e538:	ldrb	r3, [r3, #1]
   3e53c:	cmp	r3, #2
   3e540:	beq	3e730 <fputs@plt+0x39118>
   3e544:	mov	r0, fp
   3e548:	add	r1, fp, #340	; 0x154
   3e54c:	mov	r2, #0
   3e550:	bl	3bf38 <fputs@plt+0x36920>
   3e554:	cmp	r0, #0
   3e558:	blt	3e728 <fputs@plt+0x39110>
   3e55c:	ldr	r8, [fp, #352]	; 0x160
   3e560:	cmp	r8, #0
   3e564:	beq	3e574 <fputs@plt+0x38f5c>
   3e568:	ldrb	r3, [r8]
   3e56c:	cmp	r3, #0
   3e570:	bne	3e75c <fputs@plt+0x39144>
   3e574:	ldr	r3, [fp, #332]	; 0x14c
   3e578:	cmp	r3, #0
   3e57c:	beq	3e59c <fputs@plt+0x38f84>
   3e580:	str	r3, [sp]
   3e584:	mov	r0, fp
   3e588:	mov	r2, #9
   3e58c:	mov	r3, #0
   3e590:	bl	38e38 <fputs@plt+0x33820>
   3e594:	cmp	r0, #0
   3e598:	blt	3e728 <fputs@plt+0x39110>
   3e59c:	ldr	r2, [fp, #264]	; 0x108
   3e5a0:	ldr	r3, [fp, #244]	; 0xf4
   3e5a4:	str	r2, [fp, #268]	; 0x10c
   3e5a8:	ldrb	r1, [r3, #3]
   3e5ac:	cmp	r1, #2
   3e5b0:	beq	3e7e0 <fputs@plt+0x391c8>
   3e5b4:	ldr	r2, [fp, #260]	; 0x104
   3e5b8:	str	r2, [r3, #12]
   3e5bc:	ldr	r3, [fp, #244]	; 0xf4
   3e5c0:	ldr	r2, [fp, #264]	; 0x108
   3e5c4:	str	r2, [r3, #4]
   3e5c8:	ldr	r3, [fp, #244]	; 0xf4
   3e5cc:	ldrb	r2, [r3, #3]
   3e5d0:	cmp	r2, #2
   3e5d4:	strne	r4, [r3, #8]
   3e5d8:	beq	3e92c <fputs@plt+0x39314>
   3e5dc:	ldr	r1, [fp, #244]	; 0xf4
   3e5e0:	mov	r2, #4
   3e5e4:	ldrb	r3, [r1, #2]
   3e5e8:	tst	r3, #1
   3e5ec:	mov	r3, #448	; 0x1c0
   3e5f0:	add	r0, fp, r3
   3e5f4:	ldreq	r6, [sp, #8]
   3e5f8:	add	r2, r0, r2
   3e5fc:	movne	r6, #0
   3e600:	movne	r7, r6
   3e604:	str	r6, [fp, r3]
   3e608:	str	r7, [r2]
   3e60c:	ldr	r0, [fp, #260]	; 0x104
   3e610:	add	r2, r0, #7
   3e614:	bic	r2, r2, #7
   3e618:	subs	r2, r2, r0
   3e61c:	bne	3e918 <fputs@plt+0x39300>
   3e620:	ldr	r3, [fp, #28]
   3e624:	cmp	r3, #0
   3e628:	beq	3e6f0 <fputs@plt+0x390d8>
   3e62c:	ldr	r3, [fp, #4]
   3e630:	ldr	r3, [r3, #28]
   3e634:	cmp	r3, #0
   3e638:	beq	3e6f0 <fputs@plt+0x390d8>
   3e63c:	ldr	r2, [fp, #316]	; 0x13c
   3e640:	add	r4, fp, #272	; 0x110
   3e644:	cmp	r2, #0
   3e648:	beq	3e6f0 <fputs@plt+0x390d8>
   3e64c:	mov	r5, #0
   3e650:	b	3e674 <fputs@plt+0x3905c>
   3e654:	ldr	r3, [fp, #4]
   3e658:	ldr	r3, [r3, #28]
   3e65c:	cmp	r3, #0
   3e660:	blt	3e698 <fputs@plt+0x39080>
   3e664:	add	r5, r5, #1
   3e668:	ldr	r4, [r4]
   3e66c:	cmp	r2, r5
   3e670:	bls	3e6f0 <fputs@plt+0x390d8>
   3e674:	ldr	r3, [r4, #32]
   3e678:	cmp	r3, #0
   3e67c:	blt	3e664 <fputs@plt+0x3904c>
   3e680:	ldrb	r3, [r4, #36]	; 0x24
   3e684:	tst	r3, #4
   3e688:	bne	3e664 <fputs@plt+0x3904c>
   3e68c:	ldr	r3, [r4, #12]
   3e690:	cmp	r3, #524288	; 0x80000
   3e694:	bls	3e654 <fputs@plt+0x3903c>
   3e698:	ldr	r3, [fp, #312]	; 0x138
   3e69c:	cmp	r3, r4
   3e6a0:	beq	3e664 <fputs@plt+0x3904c>
   3e6a4:	mov	r0, r4
   3e6a8:	bl	3e41c <fputs@plt+0x38e04>
   3e6ac:	ldr	r0, [r4, #32]
   3e6b0:	ldr	r2, [r4, #12]
   3e6b4:	mov	r3, #0
   3e6b8:	bl	7ea94 <fputs@plt+0x7947c>
   3e6bc:	cmp	r0, #0
   3e6c0:	blt	3e728 <fputs@plt+0x39110>
   3e6c4:	ldr	r0, [r4, #32]
   3e6c8:	add	r5, r5, #1
   3e6cc:	bl	7ea30 <fputs@plt+0x79418>
   3e6d0:	cmp	r0, #0
   3e6d4:	ldrbge	r3, [r4, #36]	; 0x24
   3e6d8:	orrge	r3, r3, #4
   3e6dc:	strbge	r3, [r4, #36]	; 0x24
   3e6e0:	ldr	r2, [fp, #316]	; 0x13c
   3e6e4:	ldr	r4, [r4]
   3e6e8:	cmp	r2, r5
   3e6ec:	bhi	3e674 <fputs@plt+0x3905c>
   3e6f0:	ldr	r2, [fp, #376]	; 0x178
   3e6f4:	mov	r3, #0
   3e6f8:	ldr	r1, [fp, #268]	; 0x10c
   3e6fc:	cmp	r2, r3
   3e700:	str	r3, [fp, #344]	; 0x158
   3e704:	str	r3, [fp, #384]	; 0x180
   3e708:	str	r1, [fp, #364]	; 0x16c
   3e70c:	ldrne	r3, [fp, #372]	; 0x174
   3e710:	ldrne	r2, [r3]
   3e714:	ldrb	r3, [fp, #240]	; 0xf0
   3e718:	mov	r0, #0
   3e71c:	str	r2, [fp, #388]	; 0x184
   3e720:	orr	r3, r3, #1
   3e724:	strb	r3, [fp, #240]	; 0xf0
   3e728:	add	sp, sp, #20
   3e72c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e730:	ldr	r1, [fp, #440]	; 0x1b8
   3e734:	cmp	r1, #0
   3e738:	beq	3e544 <fputs@plt+0x38f2c>
   3e73c:	ldr	r0, [fp, #352]	; 0x160
   3e740:	cmp	r0, #0
   3e744:	beq	3e940 <fputs@plt+0x39328>
   3e748:	bl	557c <strcmp@plt>
   3e74c:	cmp	r0, #0
   3e750:	beq	3e544 <fputs@plt+0x38f2c>
   3e754:	mvn	r0, #41	; 0x29
   3e758:	b	3e728 <fputs@plt+0x39110>
   3e75c:	ldr	r3, [fp, #244]	; 0xf4
   3e760:	ldrb	r3, [r3, #3]
   3e764:	cmp	r3, #2
   3e768:	beq	3e574 <fputs@plt+0x38f5c>
   3e76c:	mov	r0, r8
   3e770:	bl	4fc4 <strlen@plt>
   3e774:	cmp	r0, #255	; 0xff
   3e778:	mov	r9, r0
   3e77c:	bhi	3e978 <fputs@plt+0x39360>
   3e780:	mov	r3, #0
   3e784:	mov	r0, fp
   3e788:	mov	r1, #8
   3e78c:	add	r2, r9, #6
   3e790:	bl	37cbc <fputs@plt+0x326a4>
   3e794:	subs	r3, r0, #0
   3e798:	beq	3e980 <fputs@plt+0x39368>
   3e79c:	strb	r9, [r3, #4]
   3e7a0:	mov	lr, #8
   3e7a4:	mov	r0, #1
   3e7a8:	strb	lr, [r3]
   3e7ac:	strb	r0, [r3, #1]
   3e7b0:	mov	lr, #103	; 0x67
   3e7b4:	mov	r0, #0
   3e7b8:	strb	lr, [r3, #2]
   3e7bc:	strb	r0, [r3, #3]
   3e7c0:	mov	r1, r8
   3e7c4:	add	r0, r3, #5
   3e7c8:	add	r2, r9, #1
   3e7cc:	bl	5018 <memcpy@plt>
   3e7d0:	ldr	r3, [fp, #332]	; 0x14c
   3e7d4:	cmp	r3, #0
   3e7d8:	bne	3e580 <fputs@plt+0x38f68>
   3e7dc:	b	3e59c <fputs@plt+0x38f84>
   3e7e0:	ldr	r1, [fp, #552]	; 0x228
   3e7e4:	cmp	r1, #0
   3e7e8:	beq	3e938 <fputs@plt+0x39320>
   3e7ec:	add	r3, r1, #127	; 0x7f
   3e7f0:	ldr	r0, [fp, #260]	; 0x104
   3e7f4:	ldr	r3, [fp, r3, lsl #2]
   3e7f8:	cmp	r0, r3
   3e7fc:	bne	3e9a8 <fputs@plt+0x39390>
   3e800:	bl	4a2f8 <fputs@plt+0x44ce0>
   3e804:	ldr	r2, [fp, #552]	; 0x228
   3e808:	mov	r1, #1
   3e80c:	mov	r3, #0
   3e810:	mov	r6, r0
   3e814:	mov	r0, fp
   3e818:	mul	r2, r2, r6
   3e81c:	bl	37cbc <fputs@plt+0x326a4>
   3e820:	cmp	r0, #0
   3e824:	beq	3e980 <fputs@plt+0x39368>
   3e828:	ldr	r3, [fp, #552]	; 0x228
   3e82c:	cmp	r3, #0
   3e830:	movne	sl, r0
   3e834:	movne	r9, fp
   3e838:	movne	r8, #0
   3e83c:	beq	3e868 <fputs@plt+0x39250>
   3e840:	mov	r0, sl
   3e844:	ldr	r2, [r9, #512]	; 0x200
   3e848:	mov	r1, r6
   3e84c:	add	r8, r8, #1
   3e850:	bl	4a40c <fputs@plt+0x44df4>
   3e854:	ldr	r3, [fp, #552]	; 0x228
   3e858:	add	sl, sl, r6
   3e85c:	add	r9, r9, #4
   3e860:	cmp	r8, r3
   3e864:	bcc	3e840 <fputs@plt+0x39228>
   3e868:	ldr	r9, [fp, #264]	; 0x108
   3e86c:	ldr	r8, [fp, #352]	; 0x160
   3e870:	cmp	r8, #0
   3e874:	beq	3e96c <fputs@plt+0x39354>
   3e878:	mov	r0, r8
   3e87c:	mov	r6, r8
   3e880:	bl	4fc4 <strlen@plt>
   3e884:	mov	r8, r0
   3e888:	ldr	r3, [fp, #260]	; 0x104
   3e88c:	mov	r1, #1
   3e890:	add	r3, r3, #7
   3e894:	bic	r3, r3, #7
   3e898:	add	r3, r3, #17
   3e89c:	add	r0, r3, r9
   3e8a0:	add	r0, r0, r8
   3e8a4:	bl	4a2f8 <fputs@plt+0x44ce0>
   3e8a8:	mov	r1, #1
   3e8ac:	mov	r3, #0
   3e8b0:	str	r1, [sp]
   3e8b4:	add	r9, r0, r8
   3e8b8:	mov	sl, r0
   3e8bc:	add	r9, r9, r1
   3e8c0:	mov	r0, fp
   3e8c4:	str	r9, [sp, #12]
   3e8c8:	mov	r2, r9
   3e8cc:	bl	3b074 <fputs@plt+0x35a5c>
   3e8d0:	subs	r9, r0, #0
   3e8d4:	beq	3e980 <fputs@plt+0x39368>
   3e8d8:	mov	r0, r9
   3e8dc:	mov	lr, #0
   3e8e0:	mov	r1, r6
   3e8e4:	mov	r2, r8
   3e8e8:	strb	lr, [r0], #1
   3e8ec:	bl	5018 <memcpy@plt>
   3e8f0:	ldr	r2, [fp, #260]	; 0x104
   3e8f4:	add	r0, r8, #1
   3e8f8:	mov	r1, sl
   3e8fc:	add	r0, r9, r0
   3e900:	add	r2, r2, #16
   3e904:	bl	4a40c <fputs@plt+0x44df4>
   3e908:	ldr	r3, [sp, #12]
   3e90c:	str	r9, [fp, #248]	; 0xf8
   3e910:	str	r3, [fp, #256]	; 0x100
   3e914:	b	3e5c8 <fputs@plt+0x38fb0>
   3e918:	add	r1, r1, #16
   3e91c:	add	r0, r1, r0
   3e920:	mov	r1, #0
   3e924:	bl	4d54 <memset@plt>
   3e928:	b	3e620 <fputs@plt+0x39008>
   3e92c:	str	r4, [r3, #8]
   3e930:	str	r5, [r3, #12]
   3e934:	b	3e5dc <fputs@plt+0x38fc4>
   3e938:	mov	r9, r2
   3e93c:	b	3e86c <fputs@plt+0x39254>
   3e940:	ldr	r0, [pc, #128]	; 3e9c8 <fputs@plt+0x393b0>
   3e944:	add	r0, pc, r0
   3e948:	b	3e748 <fputs@plt+0x39130>
   3e94c:	mvn	r0, #94	; 0x5e
   3e950:	b	3e728 <fputs@plt+0x39110>
   3e954:	mvn	r0, #0
   3e958:	b	3e728 <fputs@plt+0x39110>
   3e95c:	mvn	r0, #73	; 0x49
   3e960:	b	3e728 <fputs@plt+0x39110>
   3e964:	mvn	r0, #115	; 0x73
   3e968:	b	3e728 <fputs@plt+0x39110>
   3e96c:	ldr	r6, [pc, #88]	; 3e9cc <fputs@plt+0x393b4>
   3e970:	add	r6, pc, r6
   3e974:	b	3e888 <fputs@plt+0x39270>
   3e978:	mvn	r0, #21
   3e97c:	b	3e728 <fputs@plt+0x39110>
   3e980:	mvn	r0, #11
   3e984:	b	3e728 <fputs@plt+0x39110>
   3e988:	ldr	r0, [pc, #64]	; 3e9d0 <fputs@plt+0x393b8>
   3e98c:	movw	r2, #2941	; 0xb7d
   3e990:	ldr	r1, [pc, #60]	; 3e9d4 <fputs@plt+0x393bc>
   3e994:	ldr	r3, [pc, #60]	; 3e9d8 <fputs@plt+0x393c0>
   3e998:	add	r0, pc, r0
   3e99c:	add	r1, pc, r1
   3e9a0:	add	r3, pc, r3
   3e9a4:	bl	76bb0 <fputs@plt+0x71598>
   3e9a8:	ldr	r0, [pc, #44]	; 3e9dc <fputs@plt+0x393c4>
   3e9ac:	movw	r2, #2897	; 0xb51
   3e9b0:	ldr	r1, [pc, #40]	; 3e9e0 <fputs@plt+0x393c8>
   3e9b4:	ldr	r3, [pc, #40]	; 3e9e4 <fputs@plt+0x393cc>
   3e9b8:	add	r0, pc, r0
   3e9bc:	add	r1, pc, r1
   3e9c0:	add	r3, pc, r3
   3e9c4:	bl	76bb0 <fputs@plt+0x71598>
   3e9c8:	andeq	fp, r4, ip, lsr fp
   3e9cc:	andeq	fp, r4, r0, lsl fp
   3e9d0:	andeq	r3, r4, r8, ror r4
   3e9d4:	andeq	ip, r4, r4, lsl fp
   3e9d8:	andeq	sp, r4, r4, lsl r4
   3e9dc:	andeq	sp, r4, ip, asr #32
   3e9e0:	strdeq	ip, [r4], -r4
   3e9e4:	strdeq	sp, [r4], -r4
   3e9e8:	ldr	r3, [pc, #1984]	; 3f1b0 <fputs@plt+0x39b98>
   3e9ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e9f0:	subs	r4, r0, #0
   3e9f4:	ldr	r0, [pc, #1976]	; 3f1b4 <fputs@plt+0x39b9c>
   3e9f8:	add	r3, pc, r3
   3e9fc:	sub	sp, sp, #44	; 0x2c
   3ea00:	mov	r6, r1
   3ea04:	mov	r8, r2
   3ea08:	ldr	r5, [r3, r0]
   3ea0c:	ldr	r3, [r5]
   3ea10:	str	r3, [sp, #36]	; 0x24
   3ea14:	beq	3f0b8 <fputs@plt+0x39aa0>
   3ea18:	ldrb	r3, [r4, #240]	; 0xf0
   3ea1c:	tst	r3, #1
   3ea20:	beq	3f108 <fputs@plt+0x39af0>
   3ea24:	mov	r0, r1
   3ea28:	bl	44874 <fputs@plt+0x3f25c>
   3ea2c:	cmp	r0, #0
   3ea30:	beq	3f0e0 <fputs@plt+0x39ac8>
   3ea34:	mov	r0, r4
   3ea38:	bl	386b0 <fputs@plt+0x33098>
   3ea3c:	subs	r7, r0, #0
   3ea40:	bne	3eb74 <fputs@plt+0x3955c>
   3ea44:	mov	r0, r4
   3ea48:	ldr	r1, [r4, #320]	; 0x140
   3ea4c:	bl	38910 <fputs@plt+0x332f8>
   3ea50:	cmp	r0, #0
   3ea54:	movne	r0, r7
   3ea58:	beq	3ea74 <fputs@plt+0x3945c>
   3ea5c:	ldr	r2, [sp, #36]	; 0x24
   3ea60:	ldr	r3, [r5]
   3ea64:	cmp	r2, r3
   3ea68:	bne	3f0b4 <fputs@plt+0x39a9c>
   3ea6c:	add	sp, sp, #44	; 0x2c
   3ea70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea74:	mov	r0, r4
   3ea78:	bl	38550 <fputs@plt+0x32f38>
   3ea7c:	ldr	r2, [r0, #12]
   3ea80:	mov	r9, r0
   3ea84:	ldr	r3, [r0, #4]
   3ea88:	ldrb	r7, [r2, r3]
   3ea8c:	cmp	r7, r6
   3ea90:	bne	3eb74 <fputs@plt+0x3955c>
   3ea94:	ldr	r2, [r4, #320]	; 0x140
   3ea98:	ldr	r3, [r4, #244]	; 0xf4
   3ea9c:	str	r2, [sp, #8]
   3eaa0:	ldrb	r3, [r3, #3]
   3eaa4:	cmp	r3, #2
   3eaa8:	beq	3eb7c <fputs@plt+0x39564>
   3eaac:	cmp	r7, #115	; 0x73
   3eab0:	beq	3ef70 <fputs@plt+0x39958>
   3eab4:	cmp	r7, #111	; 0x6f
   3eab8:	beq	3ef70 <fputs@plt+0x39958>
   3eabc:	cmp	r7, #103	; 0x67
   3eac0:	beq	3ec80 <fputs@plt+0x39668>
   3eac4:	mov	r0, r7
   3eac8:	bl	448ec <fputs@plt+0x3f2d4>
   3eacc:	subs	r6, r0, #0
   3ead0:	ble	3f150 <fputs@plt+0x39b38>
   3ead4:	mov	r0, r7
   3ead8:	bl	44918 <fputs@plt+0x3f300>
   3eadc:	subs	r3, r0, #0
   3eae0:	ble	3f130 <fputs@plt+0x39b18>
   3eae4:	add	r1, sp, #12
   3eae8:	mov	r2, r6
   3eaec:	str	r1, [sp]
   3eaf0:	mov	r0, r4
   3eaf4:	add	r1, sp, #8
   3eaf8:	bl	3db34 <fputs@plt+0x3851c>
   3eafc:	cmp	r0, #0
   3eb00:	blt	3ea5c <fputs@plt+0x39444>
   3eb04:	sub	r7, r7, #98	; 0x62
   3eb08:	cmp	r7, #23
   3eb0c:	addls	pc, pc, r7, lsl #2
   3eb10:	b	3ee14 <fputs@plt+0x397fc>
   3eb14:	b	3edf4 <fputs@plt+0x397dc>
   3eb18:	b	3ee14 <fputs@plt+0x397fc>
   3eb1c:	b	3edc0 <fputs@plt+0x397a8>
   3eb20:	b	3ee14 <fputs@plt+0x397fc>
   3eb24:	b	3ee14 <fputs@plt+0x397fc>
   3eb28:	b	3ee14 <fputs@plt+0x397fc>
   3eb2c:	b	3ed88 <fputs@plt+0x39770>
   3eb30:	b	3ed5c <fputs@plt+0x39744>
   3eb34:	b	3ee14 <fputs@plt+0x397fc>
   3eb38:	b	3ee14 <fputs@plt+0x397fc>
   3eb3c:	b	3ee14 <fputs@plt+0x397fc>
   3eb40:	b	3ee14 <fputs@plt+0x397fc>
   3eb44:	b	3ed2c <fputs@plt+0x39714>
   3eb48:	b	3ee14 <fputs@plt+0x397fc>
   3eb4c:	b	3ee14 <fputs@plt+0x397fc>
   3eb50:	b	3ed2c <fputs@plt+0x39714>
   3eb54:	b	3ee14 <fputs@plt+0x397fc>
   3eb58:	b	3ee14 <fputs@plt+0x397fc>
   3eb5c:	b	3edc0 <fputs@plt+0x397a8>
   3eb60:	b	3ed5c <fputs@plt+0x39744>
   3eb64:	b	3ee14 <fputs@plt+0x397fc>
   3eb68:	b	3ee14 <fputs@plt+0x397fc>
   3eb6c:	b	3edc0 <fputs@plt+0x397a8>
   3eb70:	b	3ed18 <fputs@plt+0x39700>
   3eb74:	mvn	r0, #5
   3eb78:	b	3ea5c <fputs@plt+0x39444>
   3eb7c:	ldr	ip, [pc, #1588]	; 3f1b8 <fputs@plt+0x39ba0>
   3eb80:	add	sl, sp, #12
   3eb84:	add	fp, sp, #24
   3eb88:	add	r3, sp, #16
   3eb8c:	add	ip, pc, ip
   3eb90:	mov	r6, sl
   3eb94:	ldm	ip, {r0, r1, r2}
   3eb98:	stm	r3, {r0, r1, r2}
   3eb9c:	ldr	r2, [r6, #4]!
   3eba0:	cmp	r2, r7
   3eba4:	beq	3f014 <fputs@plt+0x399fc>
   3eba8:	cmp	r6, fp
   3ebac:	bne	3eb94 <fputs@plt+0x3957c>
   3ebb0:	add	r0, sp, #28
   3ebb4:	strb	r7, [sp, #28]
   3ebb8:	mov	r6, #0
   3ebbc:	strb	r6, [sp, #29]
   3ebc0:	bl	49d58 <fputs@plt+0x44740>
   3ebc4:	subs	fp, r0, #0
   3ebc8:	ble	3f170 <fputs@plt+0x39b58>
   3ebcc:	ldr	r3, [r9, #48]	; 0x30
   3ebd0:	cmp	fp, r3
   3ebd4:	bne	3ef48 <fputs@plt+0x39930>
   3ebd8:	add	r0, sp, #32
   3ebdc:	strb	r7, [sp, #32]
   3ebe0:	strb	r6, [sp, #33]	; 0x21
   3ebe4:	bl	49a78 <fputs@plt+0x44460>
   3ebe8:	subs	r2, r0, #0
   3ebec:	ble	3f190 <fputs@plt+0x39b78>
   3ebf0:	add	r6, sp, #8
   3ebf4:	str	sl, [sp]
   3ebf8:	mov	r3, fp
   3ebfc:	mov	r0, r4
   3ec00:	mov	r1, r6
   3ec04:	bl	3db34 <fputs@plt+0x3851c>
   3ec08:	cmp	r0, #0
   3ec0c:	blt	3ea5c <fputs@plt+0x39444>
   3ec10:	sub	r7, r7, #98	; 0x62
   3ec14:	cmp	r7, #23
   3ec18:	addls	pc, pc, r7, lsl #2
   3ec1c:	b	3ef50 <fputs@plt+0x39938>
   3ec20:	b	3ef28 <fputs@plt+0x39910>
   3ec24:	b	3ef50 <fputs@plt+0x39938>
   3ec28:	b	3eef4 <fputs@plt+0x398dc>
   3ec2c:	b	3ef50 <fputs@plt+0x39938>
   3ec30:	b	3ef50 <fputs@plt+0x39938>
   3ec34:	b	3ef50 <fputs@plt+0x39938>
   3ec38:	b	3eebc <fputs@plt+0x398a4>
   3ec3c:	b	3ee90 <fputs@plt+0x39878>
   3ec40:	b	3ef50 <fputs@plt+0x39938>
   3ec44:	b	3ef50 <fputs@plt+0x39938>
   3ec48:	b	3ef50 <fputs@plt+0x39938>
   3ec4c:	b	3ef50 <fputs@plt+0x39938>
   3ec50:	b	3ee60 <fputs@plt+0x39848>
   3ec54:	b	3ef50 <fputs@plt+0x39938>
   3ec58:	b	3ef50 <fputs@plt+0x39938>
   3ec5c:	b	3ee60 <fputs@plt+0x39848>
   3ec60:	b	3ef50 <fputs@plt+0x39938>
   3ec64:	b	3ef50 <fputs@plt+0x39938>
   3ec68:	b	3eef4 <fputs@plt+0x398dc>
   3ec6c:	b	3ee90 <fputs@plt+0x39878>
   3ec70:	b	3ef50 <fputs@plt+0x39938>
   3ec74:	b	3ef50 <fputs@plt+0x39938>
   3ec78:	b	3eef4 <fputs@plt+0x398dc>
   3ec7c:	b	3ee34 <fputs@plt+0x3981c>
   3ec80:	add	r7, sp, #8
   3ec84:	mov	r2, #1
   3ec88:	mov	r3, r2
   3ec8c:	add	r6, sp, #12
   3ec90:	mov	r1, r7
   3ec94:	str	r6, [sp]
   3ec98:	mov	r0, r4
   3ec9c:	bl	3db34 <fputs@plt+0x3851c>
   3eca0:	cmp	r0, #0
   3eca4:	blt	3ea5c <fputs@plt+0x39444>
   3eca8:	ldr	r3, [sp, #12]
   3ecac:	mov	r1, r7
   3ecb0:	mov	r2, #1
   3ecb4:	mov	r0, r4
   3ecb8:	ldrb	r7, [r3]
   3ecbc:	str	r6, [sp]
   3ecc0:	add	r3, r7, r2
   3ecc4:	bl	3db34 <fputs@plt+0x3851c>
   3ecc8:	cmp	r0, #0
   3eccc:	blt	3ea5c <fputs@plt+0x39444>
   3ecd0:	mov	r1, r7
   3ecd4:	ldr	r0, [sp, #12]
   3ecd8:	bl	39350 <fputs@plt+0x33d38>
   3ecdc:	cmp	r0, #0
   3ece0:	beq	3ef48 <fputs@plt+0x39930>
   3ece4:	cmp	r8, #0
   3ece8:	ldrne	r3, [sp, #12]
   3ecec:	strne	r3, [r8]
   3ecf0:	ldr	r3, [sp, #8]
   3ecf4:	str	r3, [r4, #320]	; 0x140
   3ecf8:	ldrb	r3, [r9]
   3ecfc:	cmp	r3, #97	; 0x61
   3ed00:	ldrne	r3, [r9, #4]
   3ed04:	movne	r0, #1
   3ed08:	moveq	r0, #1
   3ed0c:	addne	r3, r3, r0
   3ed10:	strne	r3, [r9, #4]
   3ed14:	b	3ea5c <fputs@plt+0x39444>
   3ed18:	cmp	r8, #0
   3ed1c:	ldrne	r3, [sp, #12]
   3ed20:	ldrbne	r3, [r3]
   3ed24:	strbne	r3, [r8]
   3ed28:	b	3ecf0 <fputs@plt+0x396d8>
   3ed2c:	cmp	r8, #0
   3ed30:	beq	3ecf0 <fputs@plt+0x396d8>
   3ed34:	ldr	r2, [r4, #244]	; 0xf4
   3ed38:	ldr	r3, [sp, #12]
   3ed3c:	ldrb	r2, [r2]
   3ed40:	ldrh	r3, [r3]
   3ed44:	cmp	r2, #108	; 0x6c
   3ed48:	lslne	r2, r3, #8
   3ed4c:	orrne	r3, r2, r3, lsr #8
   3ed50:	uxthne	r3, r3
   3ed54:	strh	r3, [r8]
   3ed58:	b	3ecf0 <fputs@plt+0x396d8>
   3ed5c:	cmp	r8, #0
   3ed60:	beq	3ecf0 <fputs@plt+0x396d8>
   3ed64:	ldr	r3, [r4, #244]	; 0xf4
   3ed68:	ldr	r2, [sp, #12]
   3ed6c:	ldrb	r3, [r3]
   3ed70:	ldr	r2, [r2]
   3ed74:	cmp	r3, #108	; 0x6c
   3ed78:	moveq	r3, r2
   3ed7c:	revne	r3, r2
   3ed80:	str	r3, [r8]
   3ed84:	b	3ecf0 <fputs@plt+0x396d8>
   3ed88:	ldr	r2, [r4, #244]	; 0xf4
   3ed8c:	ldr	r3, [sp, #12]
   3ed90:	ldrb	r2, [r2]
   3ed94:	ldr	r3, [r3]
   3ed98:	cmp	r2, #108	; 0x6c
   3ed9c:	revne	r3, r3
   3eda0:	ldr	r2, [r4, #332]	; 0x14c
   3eda4:	cmp	r2, r3
   3eda8:	bls	3ef48 <fputs@plt+0x39930>
   3edac:	cmp	r8, #0
   3edb0:	beq	3ecf0 <fputs@plt+0x396d8>
   3edb4:	ldr	r2, [r4, #336]	; 0x150
   3edb8:	ldr	r3, [r2, r3, lsl #2]
   3edbc:	b	3ed80 <fputs@plt+0x39768>
   3edc0:	cmp	r8, #0
   3edc4:	beq	3ecf0 <fputs@plt+0x396d8>
   3edc8:	ldr	r2, [r4, #244]	; 0xf4
   3edcc:	ldr	r3, [sp, #12]
   3edd0:	ldrb	r2, [r2]
   3edd4:	ldr	r1, [r3]
   3edd8:	cmp	r2, #108	; 0x6c
   3eddc:	ldr	r3, [r3, #4]
   3ede0:	moveq	r2, r1
   3ede4:	revne	r2, r3
   3ede8:	revne	r3, r1
   3edec:	stm	r8, {r2, r3}
   3edf0:	b	3ecf0 <fputs@plt+0x396d8>
   3edf4:	cmp	r8, #0
   3edf8:	beq	3ecf0 <fputs@plt+0x396d8>
   3edfc:	ldr	r3, [sp, #12]
   3ee00:	ldr	r3, [r3]
   3ee04:	adds	r3, r3, #0
   3ee08:	movne	r3, #1
   3ee0c:	str	r3, [r8]
   3ee10:	b	3ecf0 <fputs@plt+0x396d8>
   3ee14:	ldr	r0, [pc, #928]	; 3f1bc <fputs@plt+0x39ba4>
   3ee18:	movw	r2, #3607	; 0xe17
   3ee1c:	ldr	r1, [pc, #924]	; 3f1c0 <fputs@plt+0x39ba8>
   3ee20:	ldr	r3, [pc, #924]	; 3f1c4 <fputs@plt+0x39bac>
   3ee24:	add	r0, pc, r0
   3ee28:	add	r1, pc, r1
   3ee2c:	add	r3, pc, r3
   3ee30:	bl	76e48 <fputs@plt+0x71830>
   3ee34:	cmp	r8, #0
   3ee38:	ldrne	r3, [sp, #12]
   3ee3c:	ldrbne	r3, [r3]
   3ee40:	strbne	r3, [r8]
   3ee44:	mov	r2, r6
   3ee48:	mov	r0, r4
   3ee4c:	mov	r1, r9
   3ee50:	bl	38fe8 <fputs@plt+0x339d0>
   3ee54:	cmp	r0, #0
   3ee58:	bge	3ecf0 <fputs@plt+0x396d8>
   3ee5c:	b	3ea5c <fputs@plt+0x39444>
   3ee60:	cmp	r8, #0
   3ee64:	beq	3ee44 <fputs@plt+0x3982c>
   3ee68:	ldr	r2, [r4, #244]	; 0xf4
   3ee6c:	ldr	r3, [sp, #12]
   3ee70:	ldrb	r2, [r2]
   3ee74:	ldrh	r3, [r3]
   3ee78:	cmp	r2, #108	; 0x6c
   3ee7c:	lslne	r2, r3, #8
   3ee80:	orrne	r3, r2, r3, lsr #8
   3ee84:	uxthne	r3, r3
   3ee88:	strh	r3, [r8]
   3ee8c:	b	3ee44 <fputs@plt+0x3982c>
   3ee90:	cmp	r8, #0
   3ee94:	beq	3ee44 <fputs@plt+0x3982c>
   3ee98:	ldr	r3, [r4, #244]	; 0xf4
   3ee9c:	ldr	r2, [sp, #12]
   3eea0:	ldrb	r3, [r3]
   3eea4:	ldr	r2, [r2]
   3eea8:	cmp	r3, #108	; 0x6c
   3eeac:	moveq	r3, r2
   3eeb0:	revne	r3, r2
   3eeb4:	str	r3, [r8]
   3eeb8:	b	3ee44 <fputs@plt+0x3982c>
   3eebc:	ldr	r2, [r4, #244]	; 0xf4
   3eec0:	ldr	r3, [sp, #12]
   3eec4:	ldrb	r2, [r2]
   3eec8:	ldr	r3, [r3]
   3eecc:	cmp	r2, #108	; 0x6c
   3eed0:	revne	r3, r3
   3eed4:	ldr	r2, [r4, #332]	; 0x14c
   3eed8:	cmp	r2, r3
   3eedc:	bls	3ef48 <fputs@plt+0x39930>
   3eee0:	cmp	r8, #0
   3eee4:	beq	3ee44 <fputs@plt+0x3982c>
   3eee8:	ldr	r2, [r4, #336]	; 0x150
   3eeec:	ldr	r3, [r2, r3, lsl #2]
   3eef0:	b	3eeb4 <fputs@plt+0x3989c>
   3eef4:	cmp	r8, #0
   3eef8:	beq	3ee44 <fputs@plt+0x3982c>
   3eefc:	ldr	r2, [r4, #244]	; 0xf4
   3ef00:	ldr	r3, [sp, #12]
   3ef04:	ldrb	r2, [r2]
   3ef08:	ldr	r1, [r3]
   3ef0c:	cmp	r2, #108	; 0x6c
   3ef10:	ldr	r3, [r3, #4]
   3ef14:	moveq	r2, r1
   3ef18:	revne	r2, r3
   3ef1c:	revne	r3, r1
   3ef20:	stm	r8, {r2, r3}
   3ef24:	b	3ee44 <fputs@plt+0x3982c>
   3ef28:	cmp	r8, #0
   3ef2c:	beq	3ee44 <fputs@plt+0x3982c>
   3ef30:	ldr	r3, [sp, #12]
   3ef34:	ldrb	r3, [r3]
   3ef38:	adds	r3, r3, #0
   3ef3c:	movne	r3, #1
   3ef40:	str	r3, [r8]
   3ef44:	b	3ee44 <fputs@plt+0x3982c>
   3ef48:	mvn	r0, #73	; 0x49
   3ef4c:	b	3ea5c <fputs@plt+0x39444>
   3ef50:	ldr	r0, [pc, #624]	; 3f1c8 <fputs@plt+0x39bb0>
   3ef54:	movw	r2, #3498	; 0xdaa
   3ef58:	ldr	r1, [pc, #620]	; 3f1cc <fputs@plt+0x39bb4>
   3ef5c:	ldr	r3, [pc, #620]	; 3f1d0 <fputs@plt+0x39bb8>
   3ef60:	add	r0, pc, r0
   3ef64:	add	r1, pc, r1
   3ef68:	add	r3, pc, r3
   3ef6c:	bl	76e48 <fputs@plt+0x71830>
   3ef70:	add	r6, sp, #8
   3ef74:	mov	r2, #4
   3ef78:	mov	r3, r2
   3ef7c:	add	sl, sp, #12
   3ef80:	mov	r1, r6
   3ef84:	str	sl, [sp]
   3ef88:	mov	r0, r4
   3ef8c:	bl	3db34 <fputs@plt+0x3851c>
   3ef90:	cmp	r0, #0
   3ef94:	blt	3ea5c <fputs@plt+0x39444>
   3ef98:	ldr	r3, [r4, #244]	; 0xf4
   3ef9c:	ldr	r2, [sp, #12]
   3efa0:	ldrb	r3, [r3]
   3efa4:	ldr	fp, [r2]
   3efa8:	cmp	r3, #108	; 0x6c
   3efac:	revne	fp, fp
   3efb0:	mov	r2, #1
   3efb4:	str	sl, [sp]
   3efb8:	mov	r1, r6
   3efbc:	mov	r0, r4
   3efc0:	add	r3, fp, r2
   3efc4:	bl	3db34 <fputs@plt+0x3851c>
   3efc8:	cmp	r0, #0
   3efcc:	blt	3ea5c <fputs@plt+0x39444>
   3efd0:	ldr	r6, [sp, #12]
   3efd4:	cmp	r7, #111	; 0x6f
   3efd8:	mov	r1, fp
   3efdc:	mov	r0, r6
   3efe0:	beq	3effc <fputs@plt+0x399e4>
   3efe4:	bl	394dc <fputs@plt+0x33ec4>
   3efe8:	cmp	r0, #0
   3efec:	beq	3ef48 <fputs@plt+0x39930>
   3eff0:	cmp	r8, #0
   3eff4:	strne	r6, [r8]
   3eff8:	b	3ecf0 <fputs@plt+0x396d8>
   3effc:	bl	38518 <fputs@plt+0x32f00>
   3f000:	cmp	r0, #0
   3f004:	beq	3ef48 <fputs@plt+0x39930>
   3f008:	mov	r0, r6
   3f00c:	bl	309fc <fputs@plt+0x2b3e4>
   3f010:	b	3efe8 <fputs@plt+0x399d0>
   3f014:	ldr	r3, [r9, #48]	; 0x30
   3f018:	cmp	r3, #0
   3f01c:	beq	3ef48 <fputs@plt+0x39930>
   3f020:	add	r6, sp, #8
   3f024:	str	sl, [sp]
   3f028:	mov	r0, r4
   3f02c:	mov	r2, #1
   3f030:	mov	r1, r6
   3f034:	bl	3db34 <fputs@plt+0x3851c>
   3f038:	cmp	r0, #0
   3f03c:	blt	3ea5c <fputs@plt+0x39444>
   3f040:	cmp	r7, #115	; 0x73
   3f044:	beq	3f0a0 <fputs@plt+0x39a88>
   3f048:	cmp	r7, #111	; 0x6f
   3f04c:	bne	3f08c <fputs@plt+0x39a74>
   3f050:	ldr	r7, [sp, #12]
   3f054:	ldr	r1, [r9, #48]	; 0x30
   3f058:	mov	r0, r7
   3f05c:	sub	r1, r1, #1
   3f060:	bl	38518 <fputs@plt+0x32f00>
   3f064:	cmp	r0, #0
   3f068:	beq	3ef48 <fputs@plt+0x39930>
   3f06c:	mov	r0, r7
   3f070:	bl	309fc <fputs@plt+0x2b3e4>
   3f074:	cmp	r0, #0
   3f078:	beq	3ef48 <fputs@plt+0x39930>
   3f07c:	cmp	r8, #0
   3f080:	ldrne	r3, [sp, #12]
   3f084:	strne	r3, [r8]
   3f088:	b	3ee44 <fputs@plt+0x3982c>
   3f08c:	ldr	r1, [r9, #48]	; 0x30
   3f090:	ldr	r0, [sp, #12]
   3f094:	sub	r1, r1, #1
   3f098:	bl	39350 <fputs@plt+0x33d38>
   3f09c:	b	3f074 <fputs@plt+0x39a5c>
   3f0a0:	ldr	r1, [r9, #48]	; 0x30
   3f0a4:	ldr	r0, [sp, #12]
   3f0a8:	sub	r1, r1, #1
   3f0ac:	bl	394dc <fputs@plt+0x33ec4>
   3f0b0:	b	3f074 <fputs@plt+0x39a5c>
   3f0b4:	bl	524c <__stack_chk_fail@plt>
   3f0b8:	ldr	r0, [pc, #276]	; 3f1d4 <fputs@plt+0x39bbc>
   3f0bc:	movw	r2, #3395	; 0xd43
   3f0c0:	ldr	r1, [pc, #272]	; 3f1d8 <fputs@plt+0x39bc0>
   3f0c4:	ldr	r3, [pc, #272]	; 3f1dc <fputs@plt+0x39bc4>
   3f0c8:	add	r0, pc, r0
   3f0cc:	add	r1, pc, r1
   3f0d0:	add	r3, pc, r3
   3f0d4:	bl	76ea0 <fputs@plt+0x71888>
   3f0d8:	mvn	r0, #21
   3f0dc:	b	3ea5c <fputs@plt+0x39444>
   3f0e0:	ldr	r0, [pc, #248]	; 3f1e0 <fputs@plt+0x39bc8>
   3f0e4:	movw	r2, #3397	; 0xd45
   3f0e8:	ldr	r1, [pc, #244]	; 3f1e4 <fputs@plt+0x39bcc>
   3f0ec:	ldr	r3, [pc, #244]	; 3f1e8 <fputs@plt+0x39bd0>
   3f0f0:	add	r0, pc, r0
   3f0f4:	add	r1, pc, r1
   3f0f8:	add	r3, pc, r3
   3f0fc:	bl	76ea0 <fputs@plt+0x71888>
   3f100:	mvn	r0, #21
   3f104:	b	3ea5c <fputs@plt+0x39444>
   3f108:	ldr	r0, [pc, #220]	; 3f1ec <fputs@plt+0x39bd4>
   3f10c:	movw	r2, #3396	; 0xd44
   3f110:	ldr	r1, [pc, #216]	; 3f1f0 <fputs@plt+0x39bd8>
   3f114:	ldr	r3, [pc, #216]	; 3f1f4 <fputs@plt+0x39bdc>
   3f118:	add	r0, pc, r0
   3f11c:	add	r1, pc, r1
   3f120:	add	r3, pc, r3
   3f124:	bl	76ea0 <fputs@plt+0x71888>
   3f128:	mvn	r0, #0
   3f12c:	b	3ea5c <fputs@plt+0x39444>
   3f130:	ldr	r0, [pc, #192]	; 3f1f8 <fputs@plt+0x39be0>
   3f134:	movw	r2, #3557	; 0xde5
   3f138:	ldr	r1, [pc, #188]	; 3f1fc <fputs@plt+0x39be4>
   3f13c:	ldr	r3, [pc, #188]	; 3f200 <fputs@plt+0x39be8>
   3f140:	add	r0, pc, r0
   3f144:	add	r1, pc, r1
   3f148:	add	r3, pc, r3
   3f14c:	bl	76bb0 <fputs@plt+0x71598>
   3f150:	ldr	r0, [pc, #172]	; 3f204 <fputs@plt+0x39bec>
   3f154:	movw	r2, #3554	; 0xde2
   3f158:	ldr	r1, [pc, #168]	; 3f208 <fputs@plt+0x39bf0>
   3f15c:	ldr	r3, [pc, #168]	; 3f20c <fputs@plt+0x39bf4>
   3f160:	add	r0, pc, r0
   3f164:	add	r1, pc, r1
   3f168:	add	r3, pc, r3
   3f16c:	bl	76bb0 <fputs@plt+0x71598>
   3f170:	ldr	r0, [pc, #152]	; 3f210 <fputs@plt+0x39bf8>
   3f174:	movw	r2, #3442	; 0xd72
   3f178:	ldr	r1, [pc, #148]	; 3f214 <fputs@plt+0x39bfc>
   3f17c:	ldr	r3, [pc, #148]	; 3f218 <fputs@plt+0x39c00>
   3f180:	add	r0, pc, r0
   3f184:	add	r1, pc, r1
   3f188:	add	r3, pc, r3
   3f18c:	bl	76bb0 <fputs@plt+0x71598>
   3f190:	ldr	r0, [pc, #132]	; 3f21c <fputs@plt+0x39c04>
   3f194:	movw	r2, #3447	; 0xd77
   3f198:	ldr	r1, [pc, #128]	; 3f220 <fputs@plt+0x39c08>
   3f19c:	ldr	r3, [pc, #128]	; 3f224 <fputs@plt+0x39c0c>
   3f1a0:	add	r0, pc, r0
   3f1a4:	add	r1, pc, r1
   3f1a8:	add	r3, pc, r3
   3f1ac:	bl	76bb0 <fputs@plt+0x71598>
   3f1b0:	andeq	r2, r7, r0, lsl #3
   3f1b4:	andeq	r0, r0, r0, asr #8
   3f1b8:	strdeq	ip, [r4], -r4
   3f1bc:	andeq	ip, r4, ip, lsr #24
   3f1c0:	andeq	ip, r4, r8, lsl #13
   3f1c4:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   3f1c8:	andeq	ip, r4, r0, ror #21
   3f1cc:	andeq	ip, r4, ip, asr #10
   3f1d0:	andeq	ip, r4, r0, ror #28
   3f1d4:	andeq	r2, r4, r8, asr #26
   3f1d8:	andeq	ip, r4, r4, ror #7
   3f1dc:	strdeq	ip, [r4], -r8
   3f1e0:	andeq	ip, r4, r4, asr r7
   3f1e4:			; <UNDEFINED> instruction: 0x0004c3bc
   3f1e8:	ldrdeq	ip, [r4], -r0
   3f1ec:			; <UNDEFINED> instruction: 0x0004b4bc
   3f1f0:	muleq	r4, r4, r3
   3f1f4:	andeq	ip, r4, r8, lsr #25
   3f1f8:	ldrdeq	r8, [r4], -r4
   3f1fc:	andeq	ip, r4, ip, ror #6
   3f200:	andeq	ip, r4, r0, lsl #25
   3f204:	andeq	ip, r4, r4, lsr #7
   3f208:	andeq	ip, r4, ip, asr #6
   3f20c:	andeq	ip, r4, r0, ror #24
   3f210:	muleq	r4, r4, fp
   3f214:	andeq	ip, r4, ip, lsr #6
   3f218:	andeq	ip, r4, r0, asr #24
   3f21c:	andeq	ip, r4, r4, ror #6
   3f220:	andeq	ip, r4, ip, lsl #6
   3f224:	andeq	ip, r4, r0, lsr #24
   3f228:	push	{r3, r4, r5, lr}
   3f22c:	subs	r4, r0, #0
   3f230:	beq	3f308 <fputs@plt+0x39cf0>
   3f234:	ldrb	r3, [r4, #240]	; 0xf0
   3f238:	tst	r3, #1
   3f23c:	beq	3f2e0 <fputs@plt+0x39cc8>
   3f240:	ldr	r3, [r4, #400]	; 0x190
   3f244:	cmp	r3, #0
   3f248:	beq	3f330 <fputs@plt+0x39d18>
   3f24c:	bl	38550 <fputs@plt+0x32f38>
   3f250:	ldrb	r3, [r0]
   3f254:	cmp	r3, #97	; 0x61
   3f258:	beq	3f358 <fputs@plt+0x39d40>
   3f25c:	ldr	r3, [r0, #12]
   3f260:	cmp	r3, #0
   3f264:	beq	3f278 <fputs@plt+0x39c60>
   3f268:	ldr	r2, [r0, #4]
   3f26c:	ldrb	r3, [r3, r2]
   3f270:	cmp	r3, #0
   3f274:	bne	3f2d8 <fputs@plt+0x39cc0>
   3f278:	ldr	r3, [r4, #244]	; 0xf4
   3f27c:	ldrb	r3, [r3, #3]
   3f280:	cmp	r3, #2
   3f284:	beq	3f2c8 <fputs@plt+0x39cb0>
   3f288:	mov	r0, r4
   3f28c:	bl	385e4 <fputs@plt+0x32fcc>
   3f290:	mov	r0, r4
   3f294:	bl	38550 <fputs@plt+0x32f38>
   3f298:	ldr	r3, [r0, #8]
   3f29c:	mov	r5, r0
   3f2a0:	mov	r1, r5
   3f2a4:	mov	r0, r4
   3f2a8:	ldr	r4, [r5, #4]
   3f2ac:	add	r2, r0, #320	; 0x140
   3f2b0:	str	r3, [r5, #4]
   3f2b4:	bl	38fe8 <fputs@plt+0x339d0>
   3f2b8:	str	r4, [r5, #4]
   3f2bc:	cmp	r0, #0
   3f2c0:	movge	r0, #1
   3f2c4:	pop	{r3, r4, r5, pc}
   3f2c8:	ldr	r3, [r0, #24]
   3f2cc:	ldr	r2, [r4, #320]	; 0x140
   3f2d0:	cmp	r2, r3
   3f2d4:	bcs	3f288 <fputs@plt+0x39c70>
   3f2d8:	mvn	r0, #15
   3f2dc:	pop	{r3, r4, r5, pc}
   3f2e0:	ldr	r0, [pc, #172]	; 3f394 <fputs@plt+0x39d7c>
   3f2e4:	movw	r2, #4187	; 0x105b
   3f2e8:	ldr	r1, [pc, #168]	; 3f398 <fputs@plt+0x39d80>
   3f2ec:	ldr	r3, [pc, #168]	; 3f39c <fputs@plt+0x39d84>
   3f2f0:	add	r0, pc, r0
   3f2f4:	add	r1, pc, r1
   3f2f8:	add	r3, pc, r3
   3f2fc:	bl	76ea0 <fputs@plt+0x71888>
   3f300:	mvn	r0, #0
   3f304:	pop	{r3, r4, r5, pc}
   3f308:	ldr	r0, [pc, #144]	; 3f3a0 <fputs@plt+0x39d88>
   3f30c:	movw	r2, #4186	; 0x105a
   3f310:	ldr	r1, [pc, #140]	; 3f3a4 <fputs@plt+0x39d8c>
   3f314:	ldr	r3, [pc, #140]	; 3f3a8 <fputs@plt+0x39d90>
   3f318:	add	r0, pc, r0
   3f31c:	add	r1, pc, r1
   3f320:	add	r3, pc, r3
   3f324:	bl	76ea0 <fputs@plt+0x71888>
   3f328:	mvn	r0, #21
   3f32c:	pop	{r3, r4, r5, pc}
   3f330:	ldr	r0, [pc, #116]	; 3f3ac <fputs@plt+0x39d94>
   3f334:	movw	r2, #4188	; 0x105c
   3f338:	ldr	r1, [pc, #112]	; 3f3b0 <fputs@plt+0x39d98>
   3f33c:	ldr	r3, [pc, #112]	; 3f3b4 <fputs@plt+0x39d9c>
   3f340:	add	r0, pc, r0
   3f344:	add	r1, pc, r1
   3f348:	add	r3, pc, r3
   3f34c:	bl	76ea0 <fputs@plt+0x71888>
   3f350:	mvn	r0, #5
   3f354:	pop	{r3, r4, r5, pc}
   3f358:	ldr	r3, [r4, #244]	; 0xf4
   3f35c:	ldrb	r2, [r3, #3]
   3f360:	cmp	r2, #2
   3f364:	beq	3f2c8 <fputs@plt+0x39cb0>
   3f368:	ldrb	r2, [r3]
   3f36c:	ldr	r3, [r0, #28]
   3f370:	cmp	r2, #108	; 0x6c
   3f374:	ldr	r2, [r3]
   3f378:	revne	r2, r2
   3f37c:	ldr	r1, [r0, #20]
   3f380:	ldr	r3, [r4, #320]	; 0x140
   3f384:	add	r2, r2, r1
   3f388:	cmp	r2, r3
   3f38c:	beq	3f288 <fputs@plt+0x39c70>
   3f390:	b	3f2d8 <fputs@plt+0x39cc0>
   3f394:	andeq	fp, r4, r4, ror #5
   3f398:			; <UNDEFINED> instruction: 0x0004c1bc
   3f39c:	andeq	ip, r4, r0, lsr r9
   3f3a0:	strdeq	r2, [r4], -r8
   3f3a4:	muleq	r4, r4, r1
   3f3a8:	andeq	ip, r4, r8, lsl #18
   3f3ac:	strdeq	ip, [r4], -r4
   3f3b0:	andeq	ip, r4, ip, ror #2
   3f3b4:	andeq	ip, r4, r0, ror #17
   3f3b8:	ldr	r3, [pc, #1032]	; 3f7c8 <fputs@plt+0x3a1b0>
   3f3bc:	ldr	ip, [pc, #1032]	; 3f7cc <fputs@plt+0x3a1b4>
   3f3c0:	add	r3, pc, r3
   3f3c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f3c8:	subs	r7, r0, #0
   3f3cc:	ldr	r4, [r3, ip]
   3f3d0:	sub	sp, sp, #36	; 0x24
   3f3d4:	mov	r6, r1
   3f3d8:	mov	r5, r2
   3f3dc:	ldr	r3, [r4]
   3f3e0:	str	r3, [sp, #28]
   3f3e4:	beq	3f738 <fputs@plt+0x3a120>
   3f3e8:	ldrb	r3, [r7, #240]	; 0xf0
   3f3ec:	tst	r3, #1
   3f3f0:	beq	3f760 <fputs@plt+0x3a148>
   3f3f4:	bl	386b0 <fputs@plt+0x33098>
   3f3f8:	cmp	r0, #0
   3f3fc:	beq	3f434 <fputs@plt+0x39e1c>
   3f400:	cmp	r6, #0
   3f404:	movne	r3, #0
   3f408:	strbne	r3, [r6]
   3f40c:	cmp	r5, #0
   3f410:	beq	3f518 <fputs@plt+0x39f00>
   3f414:	mov	r0, #0
   3f418:	str	r0, [r5]
   3f41c:	ldr	r2, [sp, #28]
   3f420:	ldr	r3, [r4]
   3f424:	cmp	r2, r3
   3f428:	bne	3f734 <fputs@plt+0x3a11c>
   3f42c:	add	sp, sp, #36	; 0x24
   3f430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f434:	mov	r0, r7
   3f438:	ldr	r1, [r7, #320]	; 0x140
   3f43c:	bl	38910 <fputs@plt+0x332f8>
   3f440:	subs	r9, r0, #0
   3f444:	bne	3f400 <fputs@plt+0x39de8>
   3f448:	mov	r0, r7
   3f44c:	bl	38550 <fputs@plt+0x32f38>
   3f450:	ldr	r2, [r0, #4]
   3f454:	mov	r8, r0
   3f458:	ldr	fp, [r0, #12]
   3f45c:	add	r3, fp, r2
   3f460:	str	r3, [sp, #12]
   3f464:	ldrb	sl, [fp, r2]
   3f468:	str	r2, [sp, #8]
   3f46c:	mov	r0, sl
   3f470:	bl	44874 <fputs@plt+0x3f25c>
   3f474:	ldr	r2, [sp, #8]
   3f478:	cmp	r0, #0
   3f47c:	bne	3f520 <fputs@plt+0x39f08>
   3f480:	cmp	sl, #97	; 0x61
   3f484:	beq	3f634 <fputs@plt+0x3a01c>
   3f488:	cmp	sl, #40	; 0x28
   3f48c:	cmpne	sl, #123	; 0x7b
   3f490:	bne	3f548 <fputs@plt+0x39f30>
   3f494:	cmp	r5, #0
   3f498:	beq	3f4ec <fputs@plt+0x39ed4>
   3f49c:	ldr	r0, [sp, #12]
   3f4a0:	add	r1, sp, #24
   3f4a4:	bl	446b4 <fputs@plt+0x3f09c>
   3f4a8:	cmp	r0, #0
   3f4ac:	blt	3f41c <fputs@plt+0x39e04>
   3f4b0:	ldr	r1, [sp, #24]
   3f4b4:	cmp	r1, #1
   3f4b8:	bls	3f7a8 <fputs@plt+0x3a190>
   3f4bc:	ldr	r3, [r8, #4]
   3f4c0:	sub	r1, r1, #2
   3f4c4:	ldr	r0, [r8, #12]
   3f4c8:	add	r3, r3, #1
   3f4cc:	add	r0, r0, r3
   3f4d0:	bl	4dd8 <__strndup@plt>
   3f4d4:	subs	r7, r0, #0
   3f4d8:	beq	3f724 <fputs@plt+0x3a10c>
   3f4dc:	ldr	r0, [r8, #52]	; 0x34
   3f4e0:	bl	4e5c <free@plt>
   3f4e4:	str	r7, [r8, #52]	; 0x34
   3f4e8:	str	r7, [r5]
   3f4ec:	cmp	r6, #0
   3f4f0:	beq	3f6a0 <fputs@plt+0x3a088>
   3f4f4:	ldr	r2, [r8, #12]
   3f4f8:	mov	r0, #1
   3f4fc:	ldr	r3, [r8, #4]
   3f500:	ldrb	r3, [r2, r3]
   3f504:	cmp	r3, #40	; 0x28
   3f508:	movne	r3, #101	; 0x65
   3f50c:	moveq	r3, #114	; 0x72
   3f510:	strb	r3, [r6]
   3f514:	b	3f41c <fputs@plt+0x39e04>
   3f518:	mov	r0, r5
   3f51c:	b	3f41c <fputs@plt+0x39e04>
   3f520:	cmp	r5, #0
   3f524:	strne	r9, [r5]
   3f528:	cmp	r6, #0
   3f52c:	beq	3f6a0 <fputs@plt+0x3a088>
   3f530:	ldr	r2, [r8, #12]
   3f534:	mov	r0, #1
   3f538:	ldr	r3, [r8, #4]
   3f53c:	ldrb	r3, [r2, r3]
   3f540:	strb	r3, [r6]
   3f544:	b	3f41c <fputs@plt+0x39e04>
   3f548:	cmp	sl, #118	; 0x76
   3f54c:	bne	3f72c <fputs@plt+0x3a114>
   3f550:	cmp	r5, #0
   3f554:	beq	3f61c <fputs@plt+0x3a004>
   3f558:	ldr	r3, [r7, #244]	; 0xf4
   3f55c:	ldrb	r3, [r3, #3]
   3f560:	cmp	r3, #2
   3f564:	bne	3f6a8 <fputs@plt+0x3a090>
   3f568:	ldr	ip, [r8, #48]	; 0x30
   3f56c:	cmp	ip, #1
   3f570:	bls	3f71c <fputs@plt+0x3a104>
   3f574:	add	fp, sp, #24
   3f578:	add	sl, sp, #20
   3f57c:	mov	r9, #2
   3f580:	b	3f594 <fputs@plt+0x39f7c>
   3f584:	ldr	ip, [r8, #48]	; 0x30
   3f588:	add	r9, r9, #1
   3f58c:	cmp	ip, r9
   3f590:	bcc	3f71c <fputs@plt+0x3a104>
   3f594:	ldr	lr, [r7, #320]	; 0x140
   3f598:	mov	r0, r7
   3f59c:	str	sl, [sp]
   3f5a0:	mov	r1, fp
   3f5a4:	rsb	lr, r9, lr
   3f5a8:	mov	r2, #1
   3f5ac:	mov	r3, r9
   3f5b0:	add	ip, lr, ip
   3f5b4:	str	ip, [sp, #24]
   3f5b8:	bl	3db34 <fputs@plt+0x3851c>
   3f5bc:	cmp	r0, #0
   3f5c0:	blt	3f41c <fputs@plt+0x39e04>
   3f5c4:	ldr	r3, [sp, #20]
   3f5c8:	ldrb	r3, [r3]
   3f5cc:	cmp	r3, #0
   3f5d0:	bne	3f584 <fputs@plt+0x39f6c>
   3f5d4:	ldr	r3, [r8, #48]	; 0x30
   3f5d8:	cmp	r9, r3
   3f5dc:	bhi	3f71c <fputs@plt+0x3a104>
   3f5e0:	ldr	r0, [r8, #52]	; 0x34
   3f5e4:	bl	4e5c <free@plt>
   3f5e8:	ldr	r0, [sp, #20]
   3f5ec:	sub	r1, r9, #1
   3f5f0:	add	r0, r0, #1
   3f5f4:	bl	4dd8 <__strndup@plt>
   3f5f8:	cmp	r0, #0
   3f5fc:	str	r0, [r8, #52]	; 0x34
   3f600:	beq	3f724 <fputs@plt+0x3a10c>
   3f604:	mov	r1, #1
   3f608:	bl	4478c <fputs@plt+0x3f174>
   3f60c:	cmp	r0, #0
   3f610:	ldrne	r3, [r8, #52]	; 0x34
   3f614:	strne	r3, [r5]
   3f618:	beq	3f71c <fputs@plt+0x3a104>
   3f61c:	cmp	r6, #0
   3f620:	beq	3f6a0 <fputs@plt+0x3a088>
   3f624:	mov	r3, #118	; 0x76
   3f628:	mov	r0, #1
   3f62c:	strb	r3, [r6]
   3f630:	b	3f41c <fputs@plt+0x39e04>
   3f634:	cmp	r5, #0
   3f638:	beq	3f68c <fputs@plt+0x3a074>
   3f63c:	add	r0, r2, #1
   3f640:	add	r1, sp, #24
   3f644:	add	r0, fp, r0
   3f648:	bl	446b4 <fputs@plt+0x3f09c>
   3f64c:	cmp	r0, #0
   3f650:	blt	3f41c <fputs@plt+0x39e04>
   3f654:	ldr	r1, [sp, #24]
   3f658:	cmp	r1, #0
   3f65c:	beq	3f788 <fputs@plt+0x3a170>
   3f660:	ldr	r3, [r8, #4]
   3f664:	ldr	r0, [r8, #12]
   3f668:	add	r3, r3, #1
   3f66c:	add	r0, r0, r3
   3f670:	bl	4dd8 <__strndup@plt>
   3f674:	subs	r7, r0, #0
   3f678:	beq	3f724 <fputs@plt+0x3a10c>
   3f67c:	ldr	r0, [r8, #52]	; 0x34
   3f680:	bl	4e5c <free@plt>
   3f684:	str	r7, [r8, #52]	; 0x34
   3f688:	str	r7, [r5]
   3f68c:	cmp	r6, #0
   3f690:	movne	r3, #97	; 0x61
   3f694:	movne	r0, #1
   3f698:	strbne	r3, [r6]
   3f69c:	bne	3f41c <fputs@plt+0x39e04>
   3f6a0:	mov	r0, #1
   3f6a4:	b	3f41c <fputs@plt+0x39e04>
   3f6a8:	ldr	r1, [r7, #320]	; 0x140
   3f6ac:	add	r8, sp, #32
   3f6b0:	mov	r2, #1
   3f6b4:	add	r9, sp, #20
   3f6b8:	mov	r3, r2
   3f6bc:	str	r9, [sp]
   3f6c0:	mov	r0, r7
   3f6c4:	str	r1, [r8, #-8]!
   3f6c8:	mov	r1, r8
   3f6cc:	bl	3db34 <fputs@plt+0x3851c>
   3f6d0:	cmp	r0, #0
   3f6d4:	blt	3f41c <fputs@plt+0x39e04>
   3f6d8:	ldr	r3, [sp, #20]
   3f6dc:	mov	r0, r7
   3f6e0:	mov	r2, #1
   3f6e4:	mov	r1, r8
   3f6e8:	ldrb	r7, [r3]
   3f6ec:	str	r9, [sp]
   3f6f0:	add	r3, r7, r2
   3f6f4:	bl	3db34 <fputs@plt+0x3851c>
   3f6f8:	cmp	r0, #0
   3f6fc:	blt	3f41c <fputs@plt+0x39e04>
   3f700:	mov	r1, r7
   3f704:	ldr	r0, [sp, #20]
   3f708:	bl	39350 <fputs@plt+0x33d38>
   3f70c:	cmp	r0, #0
   3f710:	ldrne	r3, [sp, #20]
   3f714:	strne	r3, [r5]
   3f718:	bne	3f61c <fputs@plt+0x3a004>
   3f71c:	mvn	r0, #73	; 0x49
   3f720:	b	3f41c <fputs@plt+0x39e04>
   3f724:	mvn	r0, #11
   3f728:	b	3f41c <fputs@plt+0x39e04>
   3f72c:	mvn	r0, #21
   3f730:	b	3f41c <fputs@plt+0x39e04>
   3f734:	bl	524c <__stack_chk_fail@plt>
   3f738:	ldr	r0, [pc, #144]	; 3f7d0 <fputs@plt+0x3a1b8>
   3f73c:	movw	r2, #4246	; 0x1096
   3f740:	ldr	r1, [pc, #140]	; 3f7d4 <fputs@plt+0x3a1bc>
   3f744:	ldr	r3, [pc, #140]	; 3f7d8 <fputs@plt+0x3a1c0>
   3f748:	add	r0, pc, r0
   3f74c:	add	r1, pc, r1
   3f750:	add	r3, pc, r3
   3f754:	bl	76ea0 <fputs@plt+0x71888>
   3f758:	mvn	r0, #21
   3f75c:	b	3f41c <fputs@plt+0x39e04>
   3f760:	ldr	r0, [pc, #116]	; 3f7dc <fputs@plt+0x3a1c4>
   3f764:	movw	r2, #4247	; 0x1097
   3f768:	ldr	r1, [pc, #112]	; 3f7e0 <fputs@plt+0x3a1c8>
   3f76c:	ldr	r3, [pc, #112]	; 3f7e4 <fputs@plt+0x3a1cc>
   3f770:	add	r0, pc, r0
   3f774:	add	r1, pc, r1
   3f778:	add	r3, pc, r3
   3f77c:	bl	76ea0 <fputs@plt+0x71888>
   3f780:	mvn	r0, #0
   3f784:	b	3f41c <fputs@plt+0x39e04>
   3f788:	ldr	r0, [pc, #88]	; 3f7e8 <fputs@plt+0x3a1d0>
   3f78c:	movw	r2, #4275	; 0x10b3
   3f790:	ldr	r1, [pc, #84]	; 3f7ec <fputs@plt+0x3a1d4>
   3f794:	ldr	r3, [pc, #84]	; 3f7f0 <fputs@plt+0x3a1d8>
   3f798:	add	r0, pc, r0
   3f79c:	add	r1, pc, r1
   3f7a0:	add	r3, pc, r3
   3f7a4:	bl	76bb0 <fputs@plt+0x71598>
   3f7a8:	ldr	r0, [pc, #68]	; 3f7f4 <fputs@plt+0x3a1dc>
   3f7ac:	movw	r2, #4302	; 0x10ce
   3f7b0:	ldr	r1, [pc, #64]	; 3f7f8 <fputs@plt+0x3a1e0>
   3f7b4:	ldr	r3, [pc, #64]	; 3f7fc <fputs@plt+0x3a1e4>
   3f7b8:	add	r0, pc, r0
   3f7bc:	add	r1, pc, r1
   3f7c0:	add	r3, pc, r3
   3f7c4:	bl	76bb0 <fputs@plt+0x71598>
   3f7c8:			; <UNDEFINED> instruction: 0x000717b8
   3f7cc:	andeq	r0, r0, r0, asr #8
   3f7d0:	andeq	r2, r4, r8, asr #13
   3f7d4:	andeq	fp, r4, r4, ror #26
   3f7d8:	andeq	ip, r4, r4, lsl r5
   3f7dc:	andeq	sl, r4, r4, ror #28
   3f7e0:	andeq	fp, r4, ip, lsr sp
   3f7e4:	andeq	ip, r4, ip, ror #9
   3f7e8:	andeq	fp, r4, r8, lsl #29
   3f7ec:	andeq	fp, r4, r4, lsl sp
   3f7f0:	andeq	ip, r4, r4, asr #9
   3f7f4:	andeq	fp, r4, r0, ror lr
   3f7f8:	strdeq	fp, [r4], -r4
   3f7fc:	andeq	ip, r4, r4, lsr #9
   3f800:	ldr	r3, [pc, #2624]	; 40248 <fputs@plt+0x3ac30>
   3f804:	ldr	ip, [pc, #2624]	; 4024c <fputs@plt+0x3ac34>
   3f808:	add	r3, pc, r3
   3f80c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f810:	mov	r5, r2
   3f814:	mov	r2, r3
   3f818:	sub	sp, sp, #60	; 0x3c
   3f81c:	ldr	r7, [r2, ip]
   3f820:	subs	r4, r0, #0
   3f824:	mov	r3, #0
   3f828:	mov	r6, r1
   3f82c:	str	r3, [sp, #28]
   3f830:	ldr	r2, [r7]
   3f834:	str	r3, [sp, #32]
   3f838:	str	r3, [sp, #36]	; 0x24
   3f83c:	str	r2, [sp, #52]	; 0x34
   3f840:	beq	4009c <fputs@plt+0x3aa84>
   3f844:	ldrb	r3, [r4, #240]	; 0xf0
   3f848:	tst	r3, #1
   3f84c:	beq	40074 <fputs@plt+0x3aa5c>
   3f850:	rsbs	r3, r1, #1
   3f854:	movcc	r3, #0
   3f858:	adds	r8, r5, #0
   3f85c:	movne	r8, #1
   3f860:	tst	r3, r8
   3f864:	bne	400c4 <fputs@plt+0x3aaac>
   3f868:	cmp	r5, #0
   3f86c:	orreq	r3, r3, #1
   3f870:	cmp	r3, #0
   3f874:	bne	3f950 <fputs@plt+0x3a338>
   3f878:	ldr	r2, [r4, #400]	; 0x190
   3f87c:	cmp	r2, #127	; 0x7f
   3f880:	bhi	3f9b0 <fputs@plt+0x3a398>
   3f884:	add	r2, r2, #1
   3f888:	add	r0, r4, #396	; 0x18c
   3f88c:	add	r1, r4, #404	; 0x194
   3f890:	mov	r3, #56	; 0x38
   3f894:	bl	6bfc8 <fputs@plt+0x669b0>
   3f898:	cmp	r0, #0
   3f89c:	beq	3fda0 <fputs@plt+0x3a788>
   3f8a0:	mov	r0, r4
   3f8a4:	bl	386b0 <fputs@plt+0x33098>
   3f8a8:	subs	sl, r0, #0
   3f8ac:	bne	3f9a8 <fputs@plt+0x3a390>
   3f8b0:	mov	r0, r4
   3f8b4:	ldr	r1, [r4, #320]	; 0x140
   3f8b8:	bl	38910 <fputs@plt+0x332f8>
   3f8bc:	subs	fp, r0, #0
   3f8c0:	movne	r0, sl
   3f8c4:	beq	3f8e0 <fputs@plt+0x3a2c8>
   3f8c8:	ldr	r2, [sp, #52]	; 0x34
   3f8cc:	ldr	r3, [r7]
   3f8d0:	cmp	r2, r3
   3f8d4:	bne	40068 <fputs@plt+0x3aa50>
   3f8d8:	add	sp, sp, #60	; 0x3c
   3f8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f8e0:	mov	r0, r4
   3f8e4:	bl	38550 <fputs@plt+0x32f38>
   3f8e8:	mov	r9, r0
   3f8ec:	mov	r0, r5
   3f8f0:	bl	54ec <__strdup@plt>
   3f8f4:	subs	r8, r0, #0
   3f8f8:	beq	3fda0 <fputs@plt+0x3a788>
   3f8fc:	ldr	r3, [r9, #4]
   3f900:	cmp	r6, #97	; 0x61
   3f904:	str	r3, [r9, #8]
   3f908:	ldr	r0, [r4, #320]	; 0x140
   3f90c:	str	r0, [sp, #16]
   3f910:	beq	3fab8 <fputs@plt+0x3a4a0>
   3f914:	cmp	r6, #118	; 0x76
   3f918:	beq	3f9b8 <fputs@plt+0x3a3a0>
   3f91c:	cmp	r6, #114	; 0x72
   3f920:	beq	3fbf0 <fputs@plt+0x3a5d8>
   3f924:	cmp	r6, #101	; 0x65
   3f928:	beq	3fce8 <fputs@plt+0x3a6d0>
   3f92c:	mvn	r2, #21
   3f930:	mov	r0, r8
   3f934:	str	r2, [sp, #12]
   3f938:	bl	4e5c <free@plt>
   3f93c:	ldr	r0, [sp, #28]
   3f940:	bl	4e5c <free@plt>
   3f944:	ldr	r2, [sp, #12]
   3f948:	mov	r0, r2
   3f94c:	b	3f8c8 <fputs@plt+0x3a2b0>
   3f950:	add	r1, sp, #44	; 0x2c
   3f954:	add	r2, sp, #48	; 0x30
   3f958:	bl	3f3b8 <fputs@plt+0x39da0>
   3f95c:	cmp	r0, #0
   3f960:	blt	3f8c8 <fputs@plt+0x3a2b0>
   3f964:	cmp	r6, #0
   3f968:	bne	3f99c <fputs@plt+0x3a384>
   3f96c:	cmp	r8, #0
   3f970:	ldreq	r5, [sp, #48]	; 0x30
   3f974:	beq	3f994 <fputs@plt+0x3a37c>
   3f978:	ldr	r6, [sp, #48]	; 0x30
   3f97c:	mov	r0, r5
   3f980:	mov	r1, r6
   3f984:	bl	557c <strcmp@plt>
   3f988:	cmp	r0, #0
   3f98c:	bne	3f9a8 <fputs@plt+0x3a390>
   3f990:	mov	r5, r6
   3f994:	ldrb	r6, [sp, #44]	; 0x2c
   3f998:	b	3f878 <fputs@plt+0x3a260>
   3f99c:	ldrb	r3, [sp, #44]	; 0x2c
   3f9a0:	cmp	r3, r6
   3f9a4:	beq	3f96c <fputs@plt+0x3a354>
   3f9a8:	mvn	r0, #5
   3f9ac:	b	3f8c8 <fputs@plt+0x3a2b0>
   3f9b0:	mvn	r0, #73	; 0x49
   3f9b4:	b	3f8c8 <fputs@plt+0x3a2b0>
   3f9b8:	cmp	r5, #0
   3f9bc:	beq	4014c <fputs@plt+0x3ab34>
   3f9c0:	mov	r1, fp
   3f9c4:	mov	r0, r5
   3f9c8:	bl	446d8 <fputs@plt+0x3f0c0>
   3f9cc:	cmp	r0, #0
   3f9d0:	beq	3ff24 <fputs@plt+0x3a90c>
   3f9d4:	ldrb	r3, [r5]
   3f9d8:	cmp	r3, #123	; 0x7b
   3f9dc:	beq	3ff24 <fputs@plt+0x3a90c>
   3f9e0:	ldr	r3, [r9, #12]
   3f9e4:	cmp	r3, #0
   3f9e8:	beq	3fd98 <fputs@plt+0x3a780>
   3f9ec:	ldr	r2, [r9, #4]
   3f9f0:	ldrb	r3, [r3, r2]
   3f9f4:	cmp	r3, #118	; 0x76
   3f9f8:	bne	3fd98 <fputs@plt+0x3a780>
   3f9fc:	ldr	sl, [r4, #320]	; 0x140
   3fa00:	ldr	r3, [r4, #244]	; 0xf4
   3fa04:	str	sl, [sp, #40]	; 0x28
   3fa08:	ldrb	r3, [r3, #3]
   3fa0c:	cmp	r3, #2
   3fa10:	bne	3fdc8 <fputs@plt+0x3a7b0>
   3fa14:	mov	r0, r5
   3fa18:	bl	4fc4 <strlen@plt>
   3fa1c:	ldr	r2, [r9, #48]	; 0x30
   3fa20:	add	r3, r0, #1
   3fa24:	mov	fp, r0
   3fa28:	cmp	r3, r2
   3fa2c:	bls	3feb8 <fputs@plt+0x3a8a0>
   3fa30:	mvn	r2, #73	; 0x49
   3fa34:	mov	sl, #0
   3fa38:	cmp	r2, #0
   3fa3c:	ble	3f930 <fputs@plt+0x3a318>
   3fa40:	ldr	r3, [r4, #400]	; 0x190
   3fa44:	mov	r0, #1
   3fa48:	ldr	r5, [r4, #396]	; 0x18c
   3fa4c:	mov	r2, #0
   3fa50:	add	r1, r3, r0
   3fa54:	str	r1, [r4, #400]	; 0x190
   3fa58:	rsb	r3, r3, r3, lsl #3
   3fa5c:	lsl	r1, r3, #3
   3fa60:	add	r3, r5, r1
   3fa64:	strb	r6, [r5, r1]
   3fa68:	ldr	r1, [sp, #16]
   3fa6c:	str	r8, [r3, #12]
   3fa70:	str	r2, [r3, #52]	; 0x34
   3fa74:	str	r1, [r3, #16]
   3fa78:	str	r2, [r3, #4]
   3fa7c:	ldr	r8, [r4, #320]	; 0x140
   3fa80:	ldr	r6, [sp, #36]	; 0x24
   3fa84:	ldr	r5, [sp, #28]
   3fa88:	ldr	r1, [sp, #32]
   3fa8c:	str	r8, [r3, #20]
   3fa90:	ldr	r8, [r9, #48]	; 0x30
   3fa94:	ldr	ip, [r4, #320]	; 0x140
   3fa98:	str	sl, [r3, #28]
   3fa9c:	add	ip, r8, ip
   3faa0:	str	r2, [r3, #44]	; 0x2c
   3faa4:	str	ip, [r3, #24]
   3faa8:	str	r6, [r3, #48]	; 0x30
   3faac:	str	r5, [r3, #32]
   3fab0:	str	r1, [r3, #36]	; 0x24
   3fab4:	b	3f8c8 <fputs@plt+0x3a2b0>
   3fab8:	cmp	r5, #0
   3fabc:	beq	4010c <fputs@plt+0x3aaf4>
   3fac0:	mov	r0, r5
   3fac4:	mov	r1, #1
   3fac8:	bl	446d8 <fputs@plt+0x3f0c0>
   3facc:	cmp	r0, #0
   3fad0:	beq	3f92c <fputs@plt+0x3a314>
   3fad4:	ldr	r3, [r9, #12]
   3fad8:	cmp	r3, #0
   3fadc:	beq	3fea8 <fputs@plt+0x3a890>
   3fae0:	ldr	sl, [r9, #4]
   3fae4:	ldrb	r2, [r3, sl]
   3fae8:	cmp	r2, #97	; 0x61
   3faec:	bne	3fea8 <fputs@plt+0x3a890>
   3faf0:	add	sl, sl, #1
   3faf4:	mov	r0, r5
   3faf8:	add	sl, r3, sl
   3fafc:	bl	4fc4 <strlen@plt>
   3fb00:	mov	r1, r5
   3fb04:	mov	fp, r0
   3fb08:	mov	r0, sl
   3fb0c:	mov	r2, fp
   3fb10:	bl	5468 <strncmp@plt>
   3fb14:	cmp	r0, #0
   3fb18:	str	r0, [sp, #20]
   3fb1c:	bne	3fea8 <fputs@plt+0x3a890>
   3fb20:	add	r3, sl, fp
   3fb24:	cmp	r3, #0
   3fb28:	beq	3fea8 <fputs@plt+0x3a890>
   3fb2c:	ldr	r3, [r4, #320]	; 0x140
   3fb30:	ldr	r2, [r4, #244]	; 0xf4
   3fb34:	str	r3, [sp, #40]	; 0x28
   3fb38:	ldrb	r2, [r2, #3]
   3fb3c:	cmp	r2, #2
   3fb40:	beq	3fda8 <fputs@plt+0x3a790>
   3fb44:	add	sl, sp, #40	; 0x28
   3fb48:	mov	r2, #4
   3fb4c:	mov	r3, r2
   3fb50:	add	r0, sp, #44	; 0x2c
   3fb54:	mov	r1, sl
   3fb58:	str	r0, [sp]
   3fb5c:	mov	r0, r4
   3fb60:	bl	3db34 <fputs@plt+0x3851c>
   3fb64:	subs	r2, r0, #0
   3fb68:	blt	3ff2c <fputs@plt+0x3a914>
   3fb6c:	ldr	r2, [r4, #244]	; 0xf4
   3fb70:	ldr	r3, [sp, #44]	; 0x2c
   3fb74:	ldrb	r2, [r2]
   3fb78:	ldr	r3, [r3]
   3fb7c:	cmp	r2, #108	; 0x6c
   3fb80:	revne	r3, r3
   3fb84:	cmp	r3, #67108864	; 0x4000000
   3fb88:	bhi	4006c <fputs@plt+0x3aa54>
   3fb8c:	ldrb	r0, [r5]
   3fb90:	bl	448ec <fputs@plt+0x3f2d4>
   3fb94:	subs	r2, r0, #0
   3fb98:	blt	3fa34 <fputs@plt+0x3a41c>
   3fb9c:	mov	fp, #0
   3fba0:	mov	r1, sl
   3fba4:	str	fp, [sp]
   3fba8:	mov	r3, fp
   3fbac:	mov	r0, r4
   3fbb0:	bl	3db34 <fputs@plt+0x3851c>
   3fbb4:	subs	r2, r0, #0
   3fbb8:	blt	40060 <fputs@plt+0x3aa48>
   3fbbc:	ldr	sl, [sp, #44]	; 0x2c
   3fbc0:	ldr	r3, [sp, #40]	; 0x28
   3fbc4:	str	r3, [r4, #320]	; 0x140
   3fbc8:	ldrb	r3, [r9]
   3fbcc:	cmp	r3, #97	; 0x61
   3fbd0:	beq	3fa40 <fputs@plt+0x3a428>
   3fbd4:	mov	r0, r5
   3fbd8:	bl	4fc4 <strlen@plt>
   3fbdc:	ldr	r3, [r9, #4]
   3fbe0:	add	r3, r3, #1
   3fbe4:	add	r0, r3, r0
   3fbe8:	str	r0, [r9, #4]
   3fbec:	b	3fa40 <fputs@plt+0x3a428>
   3fbf0:	cmp	r5, #0
   3fbf4:	beq	400ec <fputs@plt+0x3aad4>
   3fbf8:	mov	r1, fp
   3fbfc:	mov	r0, r5
   3fc00:	bl	4478c <fputs@plt+0x3f174>
   3fc04:	cmp	r0, #0
   3fc08:	beq	3ff24 <fputs@plt+0x3a90c>
   3fc0c:	ldr	sl, [r9, #12]
   3fc10:	cmp	sl, #0
   3fc14:	beq	3fd98 <fputs@plt+0x3a780>
   3fc18:	ldr	r2, [r9, #4]
   3fc1c:	ldrb	r3, [sl, r2]
   3fc20:	cmp	r3, #0
   3fc24:	beq	3fd98 <fputs@plt+0x3a780>
   3fc28:	mov	r0, r5
   3fc2c:	str	r2, [sp, #12]
   3fc30:	str	r3, [sp, #8]
   3fc34:	bl	4fc4 <strlen@plt>
   3fc38:	ldr	r3, [sp, #8]
   3fc3c:	ldr	r2, [sp, #12]
   3fc40:	cmp	r3, #40	; 0x28
   3fc44:	mov	fp, r0
   3fc48:	bne	3fd98 <fputs@plt+0x3a780>
   3fc4c:	add	ip, r2, #1
   3fc50:	mov	r1, r5
   3fc54:	add	r3, sl, ip
   3fc58:	mov	r2, r0
   3fc5c:	str	r3, [sp, #8]
   3fc60:	mov	r0, r3
   3fc64:	str	ip, [sp, #12]
   3fc68:	bl	5468 <strncmp@plt>
   3fc6c:	ldr	r3, [sp, #8]
   3fc70:	ldr	ip, [sp, #12]
   3fc74:	cmp	r0, #0
   3fc78:	bne	3fd98 <fputs@plt+0x3a780>
   3fc7c:	add	r3, r3, fp
   3fc80:	cmp	r3, #0
   3fc84:	beq	3fd98 <fputs@plt+0x3a780>
   3fc88:	add	sl, sl, fp
   3fc8c:	ldrb	r3, [sl, ip]
   3fc90:	cmp	r3, #41	; 0x29
   3fc94:	bne	3fd98 <fputs@plt+0x3a780>
   3fc98:	mov	r2, r5
   3fc9c:	add	r3, sp, #28
   3fca0:	mov	r0, r4
   3fca4:	str	r3, [sp]
   3fca8:	mov	r1, r9
   3fcac:	add	r3, sp, #32
   3fcb0:	str	r3, [sp, #4]
   3fcb4:	add	r3, sp, #36	; 0x24
   3fcb8:	bl	3e264 <fputs@plt+0x38c4c>
   3fcbc:	subs	r2, r0, #0
   3fcc0:	blt	3fa34 <fputs@plt+0x3a41c>
   3fcc4:	ldrb	r3, [r9]
   3fcc8:	cmp	r3, #97	; 0x61
   3fccc:	beq	3feb0 <fputs@plt+0x3a898>
   3fcd0:	ldr	r3, [r9, #4]
   3fcd4:	mov	r2, #1
   3fcd8:	add	r3, r3, #2
   3fcdc:	add	fp, r3, fp
   3fce0:	str	fp, [r9, #4]
   3fce4:	b	3fa34 <fputs@plt+0x3a41c>
   3fce8:	cmp	r5, #0
   3fcec:	beq	4012c <fputs@plt+0x3ab14>
   3fcf0:	mov	r0, r5
   3fcf4:	bl	44758 <fputs@plt+0x3f140>
   3fcf8:	cmp	r0, #0
   3fcfc:	beq	3ff24 <fputs@plt+0x3a90c>
   3fd00:	ldrb	r3, [r9]
   3fd04:	cmp	r3, #97	; 0x61
   3fd08:	bne	3fd98 <fputs@plt+0x3a780>
   3fd0c:	ldr	sl, [r9, #12]
   3fd10:	cmp	sl, #0
   3fd14:	beq	40050 <fputs@plt+0x3aa38>
   3fd18:	ldr	r3, [r9, #4]
   3fd1c:	ldrb	r2, [sl, r3]
   3fd20:	cmp	r2, #0
   3fd24:	beq	3fa34 <fputs@plt+0x3a41c>
   3fd28:	mov	r0, r5
   3fd2c:	str	r2, [sp, #12]
   3fd30:	str	r3, [sp, #8]
   3fd34:	bl	4fc4 <strlen@plt>
   3fd38:	ldr	r2, [sp, #12]
   3fd3c:	ldr	r3, [sp, #8]
   3fd40:	cmp	r2, #123	; 0x7b
   3fd44:	mov	fp, r0
   3fd48:	bne	3fd98 <fputs@plt+0x3a780>
   3fd4c:	add	ip, r3, #1
   3fd50:	mov	r2, r0
   3fd54:	add	r3, sl, ip
   3fd58:	mov	r1, r5
   3fd5c:	str	r3, [sp, #8]
   3fd60:	mov	r0, r3
   3fd64:	str	ip, [sp, #12]
   3fd68:	bl	5468 <strncmp@plt>
   3fd6c:	ldr	r3, [sp, #8]
   3fd70:	ldr	ip, [sp, #12]
   3fd74:	cmp	r0, #0
   3fd78:	bne	3fd98 <fputs@plt+0x3a780>
   3fd7c:	add	r3, r3, fp
   3fd80:	cmp	r3, #0
   3fd84:	beq	3fd98 <fputs@plt+0x3a780>
   3fd88:	add	sl, sl, fp
   3fd8c:	ldrb	r3, [sl, ip]
   3fd90:	cmp	r3, #125	; 0x7d
   3fd94:	beq	3fc98 <fputs@plt+0x3a680>
   3fd98:	mvn	r2, #5
   3fd9c:	b	3fa34 <fputs@plt+0x3a41c>
   3fda0:	mvn	r0, #11
   3fda4:	b	3f8c8 <fputs@plt+0x3a2b0>
   3fda8:	ldr	r2, [r9, #48]	; 0x30
   3fdac:	cmp	r2, #0
   3fdb0:	bne	3fe68 <fputs@plt+0x3a850>
   3fdb4:	str	r2, [sp, #36]	; 0x24
   3fdb8:	mov	sl, r2
   3fdbc:	str	r2, [sp, #28]
   3fdc0:	str	r2, [sp, #32]
   3fdc4:	b	3fbc4 <fputs@plt+0x3a5ac>
   3fdc8:	add	sl, sp, #40	; 0x28
   3fdcc:	mov	r2, #1
   3fdd0:	mov	r3, r2
   3fdd4:	add	fp, sp, #44	; 0x2c
   3fdd8:	mov	r1, sl
   3fddc:	str	fp, [sp]
   3fde0:	mov	r0, r4
   3fde4:	bl	3db34 <fputs@plt+0x3851c>
   3fde8:	subs	r2, r0, #0
   3fdec:	blt	3fa34 <fputs@plt+0x3a41c>
   3fdf0:	ldr	r3, [sp, #44]	; 0x2c
   3fdf4:	mov	r1, sl
   3fdf8:	mov	r2, #1
   3fdfc:	mov	r0, r4
   3fe00:	ldrb	sl, [r3]
   3fe04:	str	fp, [sp]
   3fe08:	add	r3, sl, r2
   3fe0c:	bl	3db34 <fputs@plt+0x3851c>
   3fe10:	subs	r2, r0, #0
   3fe14:	blt	3fa34 <fputs@plt+0x3a41c>
   3fe18:	mov	r1, sl
   3fe1c:	ldr	r0, [sp, #44]	; 0x2c
   3fe20:	bl	39350 <fputs@plt+0x33d38>
   3fe24:	cmp	r0, #0
   3fe28:	beq	3fa30 <fputs@plt+0x3a418>
   3fe2c:	mov	r1, r5
   3fe30:	ldr	r0, [sp, #44]	; 0x2c
   3fe34:	bl	557c <strcmp@plt>
   3fe38:	cmp	r0, #0
   3fe3c:	bne	3fd98 <fputs@plt+0x3a780>
   3fe40:	ldr	r3, [sp, #40]	; 0x28
   3fe44:	str	r3, [r4, #320]	; 0x140
   3fe48:	ldrb	r3, [r9]
   3fe4c:	cmp	r3, #97	; 0x61
   3fe50:	beq	3feb0 <fputs@plt+0x3a898>
   3fe54:	ldr	r3, [r9, #4]
   3fe58:	mov	r2, #1
   3fe5c:	add	r3, r3, r2
   3fe60:	str	r3, [r9, #4]
   3fe64:	b	3fa34 <fputs@plt+0x3a41c>
   3fe68:	mov	r0, r5
   3fe6c:	str	r2, [sp, #12]
   3fe70:	str	r3, [sp, #8]
   3fe74:	bl	4a060 <fputs@plt+0x44a48>
   3fe78:	ldr	r2, [sp, #12]
   3fe7c:	subs	r1, r0, #0
   3fe80:	beq	3ff34 <fputs@plt+0x3a91c>
   3fe84:	mov	r0, r5
   3fe88:	ldr	sl, [sp, #20]
   3fe8c:	bl	49d58 <fputs@plt+0x44740>
   3fe90:	ldr	r1, [sp, #20]
   3fe94:	ldr	r3, [sp, #8]
   3fe98:	str	r1, [sp, #28]
   3fe9c:	str	r1, [sp, #32]
   3fea0:	str	r0, [sp, #36]	; 0x24
   3fea4:	b	3fbc4 <fputs@plt+0x3a5ac>
   3fea8:	mvn	r2, #5
   3feac:	b	3f930 <fputs@plt+0x3a318>
   3feb0:	mov	r2, #1
   3feb4:	b	3fa34 <fputs@plt+0x3a41c>
   3feb8:	add	r1, sp, #56	; 0x38
   3febc:	add	r2, sl, r2
   3fec0:	sub	r2, r2, #1
   3fec4:	rsb	r2, r0, r2
   3fec8:	mov	r0, r4
   3fecc:	str	r2, [r1, #-8]!
   3fed0:	add	r2, sp, #44	; 0x2c
   3fed4:	str	r2, [sp]
   3fed8:	mov	r2, #1
   3fedc:	bl	3db34 <fputs@plt+0x3851c>
   3fee0:	cmp	r0, #0
   3fee4:	blt	40058 <fputs@plt+0x3aa40>
   3fee8:	ldr	r0, [sp, #44]	; 0x2c
   3feec:	ldrb	r3, [r0]
   3fef0:	cmp	r3, #0
   3fef4:	bne	3fa30 <fputs@plt+0x3a418>
   3fef8:	add	r0, r0, #1
   3fefc:	mov	r1, r5
   3ff00:	mov	r2, fp
   3ff04:	bl	4b80 <memcmp@plt>
   3ff08:	cmp	r0, #0
   3ff0c:	bne	3fd98 <fputs@plt+0x3a780>
   3ff10:	ldr	r3, [r9, #48]	; 0x30
   3ff14:	sub	r3, r3, #1
   3ff18:	rsb	fp, fp, r3
   3ff1c:	str	fp, [sp, #36]	; 0x24
   3ff20:	b	3fe40 <fputs@plt+0x3a828>
   3ff24:	mvn	r2, #21
   3ff28:	b	3fa34 <fputs@plt+0x3a41c>
   3ff2c:	ldr	sl, [sp, #20]
   3ff30:	b	3fa38 <fputs@plt+0x3a420>
   3ff34:	mov	r0, r2
   3ff38:	add	fp, sp, #56	; 0x38
   3ff3c:	bl	4a2f8 <fputs@plt+0x44ce0>
   3ff40:	ldr	r2, [r9, #48]	; 0x30
   3ff44:	ldr	r1, [sp, #40]	; 0x28
   3ff48:	add	r1, r1, r2
   3ff4c:	add	r2, sp, #44	; 0x2c
   3ff50:	str	r2, [sp]
   3ff54:	mov	r2, #1
   3ff58:	mov	sl, r0
   3ff5c:	mov	r3, r0
   3ff60:	rsb	r1, sl, r1
   3ff64:	add	r0, sp, #44	; 0x2c
   3ff68:	str	r1, [fp, #-8]!
   3ff6c:	mov	r1, fp
   3ff70:	str	r0, [sp, #20]
   3ff74:	mov	r0, r4
   3ff78:	bl	3db34 <fputs@plt+0x3851c>
   3ff7c:	cmp	r0, #0
   3ff80:	blt	40058 <fputs@plt+0x3aa40>
   3ff84:	ldr	r0, [sp, #44]	; 0x2c
   3ff88:	mov	r1, sl
   3ff8c:	bl	4a320 <fputs@plt+0x44d08>
   3ff90:	ldr	r3, [r9, #48]	; 0x30
   3ff94:	rsb	r2, sl, r3
   3ff98:	cmp	r0, r2
   3ff9c:	mov	ip, r0
   3ffa0:	bhi	3fa30 <fputs@plt+0x3a418>
   3ffa4:	rsb	r3, r0, r3
   3ffa8:	mov	r1, sl
   3ffac:	str	r3, [sp, #8]
   3ffb0:	mov	r0, r3
   3ffb4:	str	ip, [sp, #12]
   3ffb8:	bl	7f728 <fputs@plt+0x7a110>
   3ffbc:	ldr	r3, [sp, #8]
   3ffc0:	cmp	r1, #0
   3ffc4:	bne	3fa30 <fputs@plt+0x3a418>
   3ffc8:	mov	r0, r3
   3ffcc:	mov	r1, sl
   3ffd0:	bl	7f53c <fputs@plt+0x79f24>
   3ffd4:	ldr	lr, [sp, #40]	; 0x28
   3ffd8:	ldr	ip, [sp, #12]
   3ffdc:	add	r3, sp, #44	; 0x2c
   3ffe0:	mov	r1, fp
   3ffe4:	str	r3, [sp]
   3ffe8:	add	lr, ip, lr
   3ffec:	str	lr, [sp, #48]	; 0x30
   3fff0:	mov	r2, r0
   3fff4:	mov	r0, r4
   3fff8:	mul	r3, sl, r2
   3fffc:	str	r2, [sp, #32]
   40000:	mov	r2, #1
   40004:	bl	3db34 <fputs@plt+0x3851c>
   40008:	cmp	r0, #0
   4000c:	blt	40058 <fputs@plt+0x3aa40>
   40010:	ldr	fp, [sp, #32]
   40014:	cmp	fp, #0
   40018:	bne	40174 <fputs@plt+0x3ab5c>
   4001c:	mov	r0, #0
   40020:	bl	5210 <malloc@plt>
   40024:	cmp	r0, #0
   40028:	str	r0, [sp, #28]
   4002c:	beq	4016c <fputs@plt+0x3ab54>
   40030:	ldr	r3, [sp, #28]
   40034:	mov	sl, #0
   40038:	ldr	r2, [sp, #40]	; 0x28
   4003c:	ldr	r1, [r3]
   40040:	mov	r3, r2
   40044:	rsb	r2, r2, r1
   40048:	str	r2, [sp, #36]	; 0x24
   4004c:	b	3fbc4 <fputs@plt+0x3a5ac>
   40050:	mov	r2, sl
   40054:	b	3fa34 <fputs@plt+0x3a41c>
   40058:	mov	r2, r0
   4005c:	b	3fa34 <fputs@plt+0x3a41c>
   40060:	mov	sl, fp
   40064:	b	3fa38 <fputs@plt+0x3a420>
   40068:	bl	524c <__stack_chk_fail@plt>
   4006c:	mvn	r2, #73	; 0x49
   40070:	b	3f930 <fputs@plt+0x3a318>
   40074:	ldr	r0, [pc, #468]	; 40250 <fputs@plt+0x3ac38>
   40078:	movw	r2, #4085	; 0xff5
   4007c:	ldr	r1, [pc, #464]	; 40254 <fputs@plt+0x3ac3c>
   40080:	ldr	r3, [pc, #464]	; 40258 <fputs@plt+0x3ac40>
   40084:	add	r0, pc, r0
   40088:	add	r1, pc, r1
   4008c:	add	r3, pc, r3
   40090:	bl	76ea0 <fputs@plt+0x71888>
   40094:	mvn	r0, #0
   40098:	b	3f8c8 <fputs@plt+0x3a2b0>
   4009c:	ldr	r0, [pc, #440]	; 4025c <fputs@plt+0x3ac44>
   400a0:	movw	r2, #4084	; 0xff4
   400a4:	ldr	r1, [pc, #436]	; 40260 <fputs@plt+0x3ac48>
   400a8:	ldr	r3, [pc, #436]	; 40264 <fputs@plt+0x3ac4c>
   400ac:	add	r0, pc, r0
   400b0:	add	r1, pc, r1
   400b4:	add	r3, pc, r3
   400b8:	bl	76ea0 <fputs@plt+0x71888>
   400bc:	mvn	r0, #21
   400c0:	b	3f8c8 <fputs@plt+0x3a2b0>
   400c4:	ldr	r0, [pc, #412]	; 40268 <fputs@plt+0x3ac50>
   400c8:	movw	r2, #4086	; 0xff6
   400cc:	ldr	r1, [pc, #408]	; 4026c <fputs@plt+0x3ac54>
   400d0:	ldr	r3, [pc, #408]	; 40270 <fputs@plt+0x3ac58>
   400d4:	add	r0, pc, r0
   400d8:	add	r1, pc, r1
   400dc:	add	r3, pc, r3
   400e0:	bl	76ea0 <fputs@plt+0x71888>
   400e4:	mvn	r0, #21
   400e8:	b	3f8c8 <fputs@plt+0x3a2b0>
   400ec:	ldr	r0, [pc, #384]	; 40274 <fputs@plt+0x3ac5c>
   400f0:	movw	r2, #4004	; 0xfa4
   400f4:	ldr	r1, [pc, #380]	; 40278 <fputs@plt+0x3ac60>
   400f8:	ldr	r3, [pc, #380]	; 4027c <fputs@plt+0x3ac64>
   400fc:	add	r0, pc, r0
   40100:	add	r1, pc, r1
   40104:	add	r3, pc, r3
   40108:	bl	76bb0 <fputs@plt+0x71598>
   4010c:	ldr	r0, [pc, #364]	; 40280 <fputs@plt+0x3ac68>
   40110:	movw	r2, #3635	; 0xe33
   40114:	ldr	r1, [pc, #360]	; 40284 <fputs@plt+0x3ac6c>
   40118:	ldr	r3, [pc, #360]	; 40288 <fputs@plt+0x3ac70>
   4011c:	add	r0, pc, r0
   40120:	add	r1, pc, r1
   40124:	add	r3, pc, r3
   40128:	bl	76bb0 <fputs@plt+0x71598>
   4012c:	ldr	r0, [pc, #344]	; 4028c <fputs@plt+0x3ac74>
   40130:	movw	r2, #4045	; 0xfcd
   40134:	ldr	r1, [pc, #340]	; 40290 <fputs@plt+0x3ac78>
   40138:	ldr	r3, [pc, #340]	; 40294 <fputs@plt+0x3ac7c>
   4013c:	add	r0, pc, r0
   40140:	add	r1, pc, r1
   40144:	add	r3, pc, r3
   40148:	bl	76bb0 <fputs@plt+0x71598>
   4014c:	ldr	r0, [pc, #324]	; 40298 <fputs@plt+0x3ac80>
   40150:	movw	r2, #3755	; 0xeab
   40154:	ldr	r1, [pc, #320]	; 4029c <fputs@plt+0x3ac84>
   40158:	ldr	r3, [pc, #320]	; 402a0 <fputs@plt+0x3ac88>
   4015c:	add	r0, pc, r0
   40160:	add	r1, pc, r1
   40164:	add	r3, pc, r3
   40168:	bl	76bb0 <fputs@plt+0x71598>
   4016c:	mvn	r2, #11
   40170:	b	3fa34 <fputs@plt+0x3a41c>
   40174:	mvn	r0, #0
   40178:	mov	r1, fp
   4017c:	bl	7f53c <fputs@plt+0x79f24>
   40180:	cmp	r0, #3
   40184:	bls	40238 <fputs@plt+0x3ac20>
   40188:	lsl	r0, fp, #2
   4018c:	bl	5210 <malloc@plt>
   40190:	cmp	r0, #0
   40194:	str	r0, [sp, #28]
   40198:	beq	4016c <fputs@plt+0x3ab54>
   4019c:	mov	fp, #0
   401a0:	str	r5, [sp, #20]
   401a4:	mov	r2, r7
   401a8:	mov	r5, fp
   401ac:	mov	r7, r6
   401b0:	mov	r6, r4
   401b4:	mov	r4, fp
   401b8:	b	401ec <fputs@plt+0x3abd4>
   401bc:	cmp	r0, r5
   401c0:	bcc	40214 <fputs@plt+0x3abfc>
   401c4:	ldr	r1, [sp, #28]
   401c8:	add	fp, fp, sl
   401cc:	ldr	ip, [sp, #40]	; 0x28
   401d0:	add	ip, r0, ip
   401d4:	str	ip, [r1, r4, lsl #2]
   401d8:	ldr	r1, [sp, #32]
   401dc:	add	r4, r4, #1
   401e0:	cmp	r4, r1
   401e4:	bcs	40224 <fputs@plt+0x3ac0c>
   401e8:	mov	r5, r0
   401ec:	ldr	r0, [sp, #44]	; 0x2c
   401f0:	mov	r1, sl
   401f4:	str	r2, [sp, #12]
   401f8:	add	r0, r0, fp
   401fc:	bl	4a320 <fputs@plt+0x44d08>
   40200:	ldr	r1, [r9, #48]	; 0x30
   40204:	ldr	r2, [sp, #12]
   40208:	rsb	r1, sl, r1
   4020c:	cmp	r0, r1
   40210:	bls	401bc <fputs@plt+0x3aba4>
   40214:	mov	r4, r6
   40218:	mov	r6, r7
   4021c:	mov	r7, r2
   40220:	b	3fa30 <fputs@plt+0x3a418>
   40224:	mov	r4, r6
   40228:	ldr	r5, [sp, #20]
   4022c:	mov	r6, r7
   40230:	mov	r7, r2
   40234:	b	40030 <fputs@plt+0x3aa18>
   40238:	mov	r3, #0
   4023c:	mvn	r2, #11
   40240:	str	r3, [sp, #28]
   40244:	b	3fa34 <fputs@plt+0x3a41c>
   40248:	andeq	r1, r7, r0, ror r3
   4024c:	andeq	r0, r0, r0, asr #8
   40250:	andeq	sl, r4, r0, asr r5
   40254:	andeq	fp, r4, r8, lsr #8
   40258:	andeq	fp, r4, r8, asr #27
   4025c:	andeq	r1, r4, r4, ror #26
   40260:	andeq	fp, r4, r0, lsl #8
   40264:	andeq	fp, r4, r0, lsr #27
   40268:	muleq	r4, r4, r9
   4026c:	ldrdeq	fp, [r4], -r8
   40270:	andeq	fp, r4, r8, ror sp
   40274:	muleq	r4, r8, sl
   40278:			; <UNDEFINED> instruction: 0x0004b3b0
   4027c:	andeq	fp, r4, r8, lsl #2
   40280:	andeq	fp, r4, r8, ror sl
   40284:	muleq	r4, r0, r3
   40288:	andeq	fp, r4, ip, ror #23
   4028c:	andeq	fp, r4, r8, asr sl
   40290:	andeq	fp, r4, r0, ror r3
   40294:	andeq	fp, r4, ip, lsl #27
   40298:	andeq	fp, r4, r8, lsr sl
   4029c:	andeq	fp, r4, r0, asr r3
   402a0:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   402a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   402a8:	add	fp, sp, #32
   402ac:	ldr	r3, [pc, #1368]	; 4080c <fputs@plt+0x3b1f4>
   402b0:	sub	sp, sp, #1600	; 0x640
   402b4:	sub	sp, sp, #4
   402b8:	subs	r5, r0, #0
   402bc:	ldr	r0, [pc, #1356]	; 40810 <fputs@plt+0x3b1f8>
   402c0:	add	r3, pc, r3
   402c4:	str	r1, [fp, #-1600]	; 0xfffff9c0
   402c8:	mov	r4, #0
   402cc:	mov	r9, r2
   402d0:	ldr	r0, [r3, r0]
   402d4:	str	r4, [fp, #-1584]	; 0xfffff9d0
   402d8:	ldr	r3, [r0]
   402dc:	str	r0, [fp, #-1604]	; 0xfffff9bc
   402e0:	str	r3, [fp, #-40]	; 0xffffffd8
   402e4:	beq	407ec <fputs@plt+0x3b1d4>
   402e8:	subs	r0, r1, #0
   402ec:	beq	404dc <fputs@plt+0x3aec4>
   402f0:	ldrb	r3, [r0]
   402f4:	cmp	r3, #0
   402f8:	beq	404dc <fputs@plt+0x3aec4>
   402fc:	mvn	r7, #0
   40300:	str	r7, [fp, #-1592]	; 0xfffff9c8
   40304:	bl	4fc4 <strlen@plt>
   40308:	sub	r6, fp, #1584	; 0x630
   4030c:	sub	r2, fp, #1568	; 0x620
   40310:	sub	r6, r6, #4
   40314:	sub	r2, r2, #4
   40318:	mov	r3, r7
   4031c:	str	r2, [fp, #-1616]	; 0xfffff9b0
   40320:	sub	r8, r2, #4
   40324:	sub	sl, r2, #12
   40328:	sub	r1, r6, #12
   4032c:	sub	r2, r6, #4
   40330:	str	r1, [fp, #-1608]	; 0xfffff9b8
   40334:	str	r2, [fp, #-1612]	; 0xfffff9b4
   40338:	str	r0, [fp, #-1588]	; 0xfffff9cc
   4033c:	cmp	r3, #0
   40340:	add	r4, r4, #1
   40344:	beq	404fc <fputs@plt+0x3aee4>
   40348:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   4034c:	cmp	r2, #0
   40350:	cmneq	r3, #1
   40354:	beq	404fc <fputs@plt+0x3aee4>
   40358:	ldr	r7, [fp, #-1600]	; 0xfffff9c0
   4035c:	cmn	r3, #1
   40360:	subne	r3, r3, #1
   40364:	subeq	r2, r2, #1
   40368:	strne	r3, [fp, #-1592]	; 0xfffff9c8
   4036c:	addeq	r3, r7, #1
   40370:	streq	r2, [fp, #-1588]	; 0xfffff9cc
   40374:	streq	r3, [fp, #-1600]	; 0xfffff9c0
   40378:	ldrb	r1, [r7]
   4037c:	sub	r3, r1, #40	; 0x28
   40380:	cmp	r3, #83	; 0x53
   40384:	addls	pc, pc, r3, lsl #2
   40388:	b	4076c <fputs@plt+0x3b154>
   4038c:	b	40694 <fputs@plt+0x3b07c>
   40390:	b	4076c <fputs@plt+0x3b154>
   40394:	b	4076c <fputs@plt+0x3b154>
   40398:	b	4076c <fputs@plt+0x3b154>
   4039c:	b	4076c <fputs@plt+0x3b154>
   403a0:	b	4076c <fputs@plt+0x3b154>
   403a4:	b	4076c <fputs@plt+0x3b154>
   403a8:	b	4076c <fputs@plt+0x3b154>
   403ac:	b	4076c <fputs@plt+0x3b154>
   403b0:	b	4076c <fputs@plt+0x3b154>
   403b4:	b	4076c <fputs@plt+0x3b154>
   403b8:	b	4076c <fputs@plt+0x3b154>
   403bc:	b	4076c <fputs@plt+0x3b154>
   403c0:	b	4076c <fputs@plt+0x3b154>
   403c4:	b	4076c <fputs@plt+0x3b154>
   403c8:	b	4076c <fputs@plt+0x3b154>
   403cc:	b	4076c <fputs@plt+0x3b154>
   403d0:	b	4076c <fputs@plt+0x3b154>
   403d4:	b	4076c <fputs@plt+0x3b154>
   403d8:	b	4076c <fputs@plt+0x3b154>
   403dc:	b	4076c <fputs@plt+0x3b154>
   403e0:	b	4076c <fputs@plt+0x3b154>
   403e4:	b	4076c <fputs@plt+0x3b154>
   403e8:	b	4076c <fputs@plt+0x3b154>
   403ec:	b	4076c <fputs@plt+0x3b154>
   403f0:	b	4076c <fputs@plt+0x3b154>
   403f4:	b	4076c <fputs@plt+0x3b154>
   403f8:	b	4076c <fputs@plt+0x3b154>
   403fc:	b	4076c <fputs@plt+0x3b154>
   40400:	b	4076c <fputs@plt+0x3b154>
   40404:	b	4076c <fputs@plt+0x3b154>
   40408:	b	4076c <fputs@plt+0x3b154>
   4040c:	b	4076c <fputs@plt+0x3b154>
   40410:	b	4076c <fputs@plt+0x3b154>
   40414:	b	4076c <fputs@plt+0x3b154>
   40418:	b	4076c <fputs@plt+0x3b154>
   4041c:	b	4076c <fputs@plt+0x3b154>
   40420:	b	4076c <fputs@plt+0x3b154>
   40424:	b	4076c <fputs@plt+0x3b154>
   40428:	b	4076c <fputs@plt+0x3b154>
   4042c:	b	4076c <fputs@plt+0x3b154>
   40430:	b	4076c <fputs@plt+0x3b154>
   40434:	b	4076c <fputs@plt+0x3b154>
   40438:	b	4076c <fputs@plt+0x3b154>
   4043c:	b	4076c <fputs@plt+0x3b154>
   40440:	b	4076c <fputs@plt+0x3b154>
   40444:	b	4076c <fputs@plt+0x3b154>
   40448:	b	4076c <fputs@plt+0x3b154>
   4044c:	b	4076c <fputs@plt+0x3b154>
   40450:	b	4076c <fputs@plt+0x3b154>
   40454:	b	4076c <fputs@plt+0x3b154>
   40458:	b	4076c <fputs@plt+0x3b154>
   4045c:	b	4076c <fputs@plt+0x3b154>
   40460:	b	4076c <fputs@plt+0x3b154>
   40464:	b	4076c <fputs@plt+0x3b154>
   40468:	b	4076c <fputs@plt+0x3b154>
   4046c:	b	4076c <fputs@plt+0x3b154>
   40470:	b	405d4 <fputs@plt+0x3afbc>
   40474:	b	405a8 <fputs@plt+0x3af90>
   40478:	b	4076c <fputs@plt+0x3b154>
   4047c:	b	405a8 <fputs@plt+0x3af90>
   40480:	b	4076c <fputs@plt+0x3b154>
   40484:	b	4076c <fputs@plt+0x3b154>
   40488:	b	405a8 <fputs@plt+0x3af90>
   4048c:	b	405a8 <fputs@plt+0x3af90>
   40490:	b	405a8 <fputs@plt+0x3af90>
   40494:	b	4076c <fputs@plt+0x3b154>
   40498:	b	4076c <fputs@plt+0x3b154>
   4049c:	b	4076c <fputs@plt+0x3b154>
   404a0:	b	4076c <fputs@plt+0x3b154>
   404a4:	b	405a8 <fputs@plt+0x3af90>
   404a8:	b	405a8 <fputs@plt+0x3af90>
   404ac:	b	4076c <fputs@plt+0x3b154>
   404b0:	b	405a8 <fputs@plt+0x3af90>
   404b4:	b	4076c <fputs@plt+0x3b154>
   404b8:	b	405a8 <fputs@plt+0x3af90>
   404bc:	b	405a8 <fputs@plt+0x3af90>
   404c0:	b	405a8 <fputs@plt+0x3af90>
   404c4:	b	4053c <fputs@plt+0x3af24>
   404c8:	b	4076c <fputs@plt+0x3b154>
   404cc:	b	405a8 <fputs@plt+0x3af90>
   404d0:	b	405a8 <fputs@plt+0x3af90>
   404d4:	b	4076c <fputs@plt+0x3b154>
   404d8:	b	40694 <fputs@plt+0x3b07c>
   404dc:	mov	r0, #0
   404e0:	ldr	r1, [fp, #-1604]	; 0xfffff9bc
   404e4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   404e8:	ldr	r3, [r1]
   404ec:	cmp	r2, r3
   404f0:	bne	407e8 <fputs@plt+0x3b1d0>
   404f4:	sub	sp, fp, #32
   404f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   404fc:	ldr	r3, [fp, #-1612]	; 0xfffff9b4
   40500:	mov	r0, r8
   40504:	mov	r1, sl
   40508:	str	r3, [sp]
   4050c:	mov	r3, r6
   40510:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   40514:	bl	39ba0 <fputs@plt+0x34588>
   40518:	cmp	r0, #0
   4051c:	blt	404e0 <fputs@plt+0x3aec8>
   40520:	beq	407c0 <fputs@plt+0x3b1a8>
   40524:	mov	r0, r5
   40528:	bl	3f228 <fputs@plt+0x39c10>
   4052c:	cmp	r0, #0
   40530:	blt	404e0 <fputs@plt+0x3aec8>
   40534:	ldr	r3, [fp, #-1592]	; 0xfffff9c8
   40538:	b	4033c <fputs@plt+0x3ad24>
   4053c:	ldr	r7, [r9]
   40540:	add	r9, r9, #4
   40544:	cmp	r7, #0
   40548:	beq	4076c <fputs@plt+0x3b154>
   4054c:	mov	r0, r5
   40550:	mov	r1, #118	; 0x76
   40554:	mov	r2, r7
   40558:	bl	3f800 <fputs@plt+0x3a1e8>
   4055c:	cmp	r0, #0
   40560:	blt	404e0 <fputs@plt+0x3aec8>
   40564:	beq	405c4 <fputs@plt+0x3afac>
   40568:	ldr	ip, [fp, #-1592]	; 0xfffff9c8
   4056c:	mov	r0, r8
   40570:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   40574:	mov	r1, sl
   40578:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   4057c:	str	ip, [sp]
   40580:	bl	39cd0 <fputs@plt+0x346b8>
   40584:	cmp	r0, #0
   40588:	blt	404e0 <fputs@plt+0x3aec8>
   4058c:	mov	r0, r7
   40590:	str	r7, [fp, #-1600]	; 0xfffff9c0
   40594:	bl	4fc4 <strlen@plt>
   40598:	mvn	r3, #0
   4059c:	str	r3, [fp, #-1592]	; 0xfffff9c8
   405a0:	str	r0, [fp, #-1588]	; 0xfffff9cc
   405a4:	b	4033c <fputs@plt+0x3ad24>
   405a8:	ldr	r2, [r9]
   405ac:	mov	r0, r5
   405b0:	bl	3e9e8 <fputs@plt+0x393d0>
   405b4:	add	r9, r9, #4
   405b8:	cmp	r0, #0
   405bc:	blt	404e0 <fputs@plt+0x3aec8>
   405c0:	bne	40534 <fputs@plt+0x3af1c>
   405c4:	cmp	r4, #1
   405c8:	bls	404dc <fputs@plt+0x3aec4>
   405cc:	mvn	r0, #5
   405d0:	b	404e0 <fputs@plt+0x3aec8>
   405d4:	add	r7, r7, #1
   405d8:	sub	r2, fp, #1568	; 0x620
   405dc:	sub	r2, r2, #4
   405e0:	sub	r1, r2, #8
   405e4:	mov	r0, r7
   405e8:	bl	446b4 <fputs@plt+0x3f09c>
   405ec:	cmp	r0, #0
   405f0:	blt	404e0 <fputs@plt+0x3aec8>
   405f4:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   405f8:	mov	r1, r7
   405fc:	str	sp, [fp, #-1620]	; 0xfffff9ac
   40600:	add	r0, r3, #8
   40604:	bic	r0, r0, #7
   40608:	mov	r2, r3
   4060c:	sub	sp, sp, r0
   40610:	str	r3, [fp, #-1628]	; 0xfffff9a4
   40614:	add	ip, sp, #8
   40618:	mov	r0, ip
   4061c:	bl	5018 <memcpy@plt>
   40620:	ldr	r3, [fp, #-1628]	; 0xfffff9a4
   40624:	mov	r1, #0
   40628:	mov	r2, r0
   4062c:	strb	r1, [r0, r3]
   40630:	mov	r0, r5
   40634:	mov	r1, #97	; 0x61
   40638:	bl	3f800 <fputs@plt+0x3a1e8>
   4063c:	cmp	r0, #0
   40640:	blt	407d0 <fputs@plt+0x3b1b8>
   40644:	beq	407c8 <fputs@plt+0x3b1b0>
   40648:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   4064c:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   40650:	cmn	r1, #1
   40654:	beq	407a0 <fputs@plt+0x3b188>
   40658:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   4065c:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   40660:	str	r1, [sp]
   40664:	mov	r0, r8
   40668:	mov	r1, sl
   4066c:	bl	39cd0 <fputs@plt+0x346b8>
   40670:	cmp	r0, #0
   40674:	blt	404e0 <fputs@plt+0x3aec8>
   40678:	ldr	r3, [r9]
   4067c:	add	r9, r9, #4
   40680:	ldr	r2, [fp, #-1580]	; 0xfffff9d4
   40684:	str	r7, [fp, #-1600]	; 0xfffff9c0
   40688:	str	r3, [fp, #-1592]	; 0xfffff9c8
   4068c:	str	r2, [fp, #-1588]	; 0xfffff9cc
   40690:	b	4033c <fputs@plt+0x3ad24>
   40694:	sub	r3, fp, #1568	; 0x620
   40698:	mov	r0, r7
   4069c:	sub	r3, r3, #4
   406a0:	sub	r1, r3, #8
   406a4:	bl	446b4 <fputs@plt+0x3f09c>
   406a8:	cmp	r0, #0
   406ac:	blt	404e0 <fputs@plt+0x3aec8>
   406b0:	ldr	ip, [fp, #-1580]	; 0xfffff9d4
   406b4:	add	r1, r7, #1
   406b8:	str	sp, [fp, #-1624]	; 0xfffff9a8
   406bc:	add	r3, ip, #6
   406c0:	sub	ip, ip, #2
   406c4:	bic	r3, r3, #7
   406c8:	str	r1, [fp, #-1620]	; 0xfffff9ac
   406cc:	sub	sp, sp, r3
   406d0:	mov	r2, ip
   406d4:	add	r3, sp, #8
   406d8:	str	ip, [fp, #-1628]	; 0xfffff9a4
   406dc:	mov	r0, r3
   406e0:	bl	5018 <memcpy@plt>
   406e4:	ldr	ip, [fp, #-1628]	; 0xfffff9a4
   406e8:	mov	r2, #0
   406ec:	strb	r2, [r0, ip]
   406f0:	mov	r2, r0
   406f4:	ldrb	r1, [r7]
   406f8:	mov	r0, r5
   406fc:	cmp	r1, #40	; 0x28
   40700:	movne	r1, #101	; 0x65
   40704:	moveq	r1, #114	; 0x72
   40708:	bl	3f800 <fputs@plt+0x3a1e8>
   4070c:	cmp	r0, #0
   40710:	blt	407e0 <fputs@plt+0x3b1c8>
   40714:	beq	407d8 <fputs@plt+0x3b1c0>
   40718:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   4071c:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   40720:	cmn	r1, #1
   40724:	beq	40774 <fputs@plt+0x3b15c>
   40728:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   4072c:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   40730:	str	r1, [sp]
   40734:	mov	r0, r8
   40738:	mov	r1, sl
   4073c:	bl	39cd0 <fputs@plt+0x346b8>
   40740:	cmp	r0, #0
   40744:	blt	404e0 <fputs@plt+0x3aec8>
   40748:	ldr	r3, [fp, #-1620]	; 0xfffff9ac
   4074c:	mvn	r2, #0
   40750:	ldr	r1, [fp, #-1580]	; 0xfffff9d4
   40754:	str	r2, [fp, #-1592]	; 0xfffff9c8
   40758:	str	r3, [fp, #-1600]	; 0xfffff9c0
   4075c:	sub	r1, r1, #2
   40760:	mov	r3, r2
   40764:	str	r1, [fp, #-1588]	; 0xfffff9cc
   40768:	b	4033c <fputs@plt+0x3ad24>
   4076c:	mvn	r0, #21
   40770:	b	404e0 <fputs@plt+0x3aec8>
   40774:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   40778:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   4077c:	add	r0, r0, #1
   40780:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   40784:	rsb	r0, r3, r0
   40788:	sub	r2, r3, #1
   4078c:	add	r2, ip, r2
   40790:	str	r0, [fp, #-1588]	; 0xfffff9cc
   40794:	str	r2, [fp, #-1600]	; 0xfffff9c0
   40798:	mov	r3, r0
   4079c:	b	40730 <fputs@plt+0x3b118>
   407a0:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   407a4:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   407a8:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   407ac:	add	r2, r2, r3
   407b0:	str	r2, [fp, #-1600]	; 0xfffff9c0
   407b4:	rsb	r3, r3, r0
   407b8:	str	r3, [fp, #-1588]	; 0xfffff9cc
   407bc:	b	40660 <fputs@plt+0x3b048>
   407c0:	mov	r0, #1
   407c4:	b	404e0 <fputs@plt+0x3aec8>
   407c8:	cmp	r4, #1
   407cc:	mvnhi	r0, #5
   407d0:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   407d4:	b	404e0 <fputs@plt+0x3aec8>
   407d8:	cmp	r4, #1
   407dc:	mvnhi	r0, #5
   407e0:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   407e4:	b	404e0 <fputs@plt+0x3aec8>
   407e8:	bl	524c <__stack_chk_fail@plt>
   407ec:	ldr	r0, [pc, #32]	; 40814 <fputs@plt+0x3b1fc>
   407f0:	movw	r2, #4429	; 0x114d
   407f4:	ldr	r1, [pc, #28]	; 40818 <fputs@plt+0x3b200>
   407f8:	ldr	r3, [pc, #28]	; 4081c <fputs@plt+0x3b204>
   407fc:	add	r0, pc, r0
   40800:	add	r1, pc, r1
   40804:	add	r3, pc, r3
   40808:	bl	76bb0 <fputs@plt+0x71598>
   4080c:			; <UNDEFINED> instruction: 0x000708b8
   40810:	andeq	r0, r0, r0, asr #8
   40814:	andeq	r1, r4, r4, lsl r6
   40818:			; <UNDEFINED> instruction: 0x0004acb0
   4081c:	andeq	sl, r4, ip, asr r9
   40820:	push	{r3, r4, r5, lr}
   40824:	subs	r4, r0, #0
   40828:	mov	r5, r1
   4082c:	beq	408bc <fputs@plt+0x3b2a4>
   40830:	ldrb	r3, [r4, #240]	; 0xf0
   40834:	tst	r3, #1
   40838:	beq	408e4 <fputs@plt+0x3b2cc>
   4083c:	cmp	r1, #0
   40840:	bne	4089c <fputs@plt+0x3b284>
   40844:	bl	38550 <fputs@plt+0x32f38>
   40848:	ldr	r3, [r0, #20]
   4084c:	str	r5, [r0, #44]	; 0x2c
   40850:	str	r5, [r0, #4]
   40854:	str	r3, [r4, #320]	; 0x140
   40858:	ldr	r3, [r0, #36]	; 0x24
   4085c:	mov	r2, #0
   40860:	str	r2, [r0, #44]	; 0x2c
   40864:	cmp	r3, r2
   40868:	ldr	r2, [r0, #20]
   4086c:	ldrne	r3, [r0, #32]
   40870:	ldreq	r1, [r0, #24]
   40874:	ldrne	r1, [r3]
   40878:	ldr	r3, [r0, #12]
   4087c:	rsb	r2, r2, r1
   40880:	str	r2, [r0, #48]	; 0x30
   40884:	cmp	r3, #0
   40888:	beq	408b4 <fputs@plt+0x3b29c>
   4088c:	ldrb	r0, [r3]
   40890:	adds	r0, r0, #0
   40894:	movne	r0, #1
   40898:	pop	{r3, r4, r5, pc}
   4089c:	bl	38b08 <fputs@plt+0x334f0>
   408a0:	mov	r3, #0
   408a4:	mov	r0, r4
   408a8:	str	r3, [r4, #320]	; 0x140
   408ac:	bl	38550 <fputs@plt+0x32f38>
   408b0:	b	40858 <fputs@plt+0x3b240>
   408b4:	mov	r0, r3
   408b8:	pop	{r3, r4, r5, pc}
   408bc:	ldr	r0, [pc, #72]	; 4090c <fputs@plt+0x3b2f4>
   408c0:	movw	r2, #4396	; 0x112c
   408c4:	ldr	r1, [pc, #68]	; 40910 <fputs@plt+0x3b2f8>
   408c8:	ldr	r3, [pc, #68]	; 40914 <fputs@plt+0x3b2fc>
   408cc:	add	r0, pc, r0
   408d0:	add	r1, pc, r1
   408d4:	add	r3, pc, r3
   408d8:	bl	76ea0 <fputs@plt+0x71888>
   408dc:	mvn	r0, #21
   408e0:	pop	{r3, r4, r5, pc}
   408e4:	ldr	r0, [pc, #44]	; 40918 <fputs@plt+0x3b300>
   408e8:	movw	r2, #4397	; 0x112d
   408ec:	ldr	r1, [pc, #40]	; 4091c <fputs@plt+0x3b304>
   408f0:	ldr	r3, [pc, #40]	; 40920 <fputs@plt+0x3b308>
   408f4:	add	r0, pc, r0
   408f8:	add	r1, pc, r1
   408fc:	add	r3, pc, r3
   40900:	bl	76ea0 <fputs@plt+0x71888>
   40904:	mvn	r0, #0
   40908:	pop	{r3, r4, r5, pc}
   4090c:	andeq	r1, r4, r4, asr #10
   40910:	andeq	sl, r4, r0, ror #23
   40914:	andeq	fp, r4, r4, asr r4
   40918:	andeq	r9, r4, r0, ror #25
   4091c:			; <UNDEFINED> instruction: 0x0004abb8
   40920:	andeq	fp, r4, ip, lsr #8
   40924:	push	{r1, r2, r3}
   40928:	subs	ip, r0, #0
   4092c:	ldr	r3, [pc, #220]	; 40a10 <fputs@plt+0x3b3f8>
   40930:	ldr	r2, [pc, #220]	; 40a14 <fputs@plt+0x3b3fc>
   40934:	add	r3, pc, r3
   40938:	push	{r4, lr}
   4093c:	sub	sp, sp, #12
   40940:	ldr	r4, [r3, r2]
   40944:	ldr	r1, [sp, #20]
   40948:	ldr	r3, [r4]
   4094c:	str	r3, [sp, #4]
   40950:	beq	409e8 <fputs@plt+0x3b3d0>
   40954:	ldrb	r3, [ip, #240]	; 0xf0
   40958:	tst	r3, #1
   4095c:	beq	409c0 <fputs@plt+0x3b3a8>
   40960:	cmp	r1, #0
   40964:	beq	40998 <fputs@plt+0x3b380>
   40968:	add	r2, sp, #24
   4096c:	str	r2, [sp]
   40970:	bl	402a4 <fputs@plt+0x3ac8c>
   40974:	ldr	r2, [sp, #4]
   40978:	ldr	r3, [r4]
   4097c:	cmp	r2, r3
   40980:	bne	40994 <fputs@plt+0x3b37c>
   40984:	add	sp, sp, #12
   40988:	pop	{r4, lr}
   4098c:	add	sp, sp, #12
   40990:	bx	lr
   40994:	bl	524c <__stack_chk_fail@plt>
   40998:	ldr	r0, [pc, #120]	; 40a18 <fputs@plt+0x3b400>
   4099c:	movw	r2, #4622	; 0x120e
   409a0:	ldr	r1, [pc, #116]	; 40a1c <fputs@plt+0x3b404>
   409a4:	ldr	r3, [pc, #116]	; 40a20 <fputs@plt+0x3b408>
   409a8:	add	r0, pc, r0
   409ac:	add	r1, pc, r1
   409b0:	add	r3, pc, r3
   409b4:	bl	76ea0 <fputs@plt+0x71888>
   409b8:	mvn	r0, #21
   409bc:	b	40974 <fputs@plt+0x3b35c>
   409c0:	ldr	r0, [pc, #92]	; 40a24 <fputs@plt+0x3b40c>
   409c4:	movw	r2, #4621	; 0x120d
   409c8:	ldr	r1, [pc, #88]	; 40a28 <fputs@plt+0x3b410>
   409cc:	ldr	r3, [pc, #88]	; 40a2c <fputs@plt+0x3b414>
   409d0:	add	r0, pc, r0
   409d4:	add	r1, pc, r1
   409d8:	add	r3, pc, r3
   409dc:	bl	76ea0 <fputs@plt+0x71888>
   409e0:	mvn	r0, #0
   409e4:	b	40974 <fputs@plt+0x3b35c>
   409e8:	ldr	r0, [pc, #64]	; 40a30 <fputs@plt+0x3b418>
   409ec:	movw	r2, #4620	; 0x120c
   409f0:	ldr	r1, [pc, #60]	; 40a34 <fputs@plt+0x3b41c>
   409f4:	ldr	r3, [pc, #60]	; 40a38 <fputs@plt+0x3b420>
   409f8:	add	r0, pc, r0
   409fc:	add	r1, pc, r1
   40a00:	add	r3, pc, r3
   40a04:	bl	76ea0 <fputs@plt+0x71888>
   40a08:	mvn	r0, #21
   40a0c:	b	40974 <fputs@plt+0x3b35c>
   40a10:	andeq	r0, r7, r4, asr #4
   40a14:	andeq	r0, r0, r0, asr #8
   40a18:	muleq	r4, r0, ip
   40a1c:	andeq	sl, r4, r4, lsl #22
   40a20:	andeq	sl, r4, ip, ror #15
   40a24:	andeq	r9, r4, r4, lsl #24
   40a28:	ldrdeq	sl, [r4], -ip
   40a2c:	andeq	sl, r4, r4, asr #15
   40a30:	andeq	r1, r4, r8, lsl r4
   40a34:			; <UNDEFINED> instruction: 0x0004aab4
   40a38:	muleq	r4, ip, r7
   40a3c:	ldr	r3, [pc, #1416]	; 40fcc <fputs@plt+0x3b9b4>
   40a40:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   40a44:	add	fp, sp, #28
   40a48:	ldr	r2, [pc, #1408]	; 40fd0 <fputs@plt+0x3b9b8>
   40a4c:	sub	sp, sp, #16
   40a50:	add	r3, pc, r3
   40a54:	subs	r4, r0, #0
   40a58:	mov	r5, r1
   40a5c:	ldr	r6, [r3, r2]
   40a60:	ldr	r3, [r6]
   40a64:	str	r3, [fp, #-32]	; 0xffffffe0
   40a68:	beq	40f64 <fputs@plt+0x3b94c>
   40a6c:	ldrb	r3, [r4, #240]	; 0xf0
   40a70:	tst	r3, #1
   40a74:	beq	40f3c <fputs@plt+0x3b924>
   40a78:	cmp	r1, #0
   40a7c:	beq	40e30 <fputs@plt+0x3b818>
   40a80:	ldrb	r1, [r5]
   40a84:	cmp	r1, #123	; 0x7b
   40a88:	addls	pc, pc, r1, lsl #2
   40a8c:	b	40e28 <fputs@plt+0x3b810>
   40a90:	b	40cc0 <fputs@plt+0x3b6a8>
   40a94:	b	40e28 <fputs@plt+0x3b810>
   40a98:	b	40e28 <fputs@plt+0x3b810>
   40a9c:	b	40e28 <fputs@plt+0x3b810>
   40aa0:	b	40e28 <fputs@plt+0x3b810>
   40aa4:	b	40e28 <fputs@plt+0x3b810>
   40aa8:	b	40e28 <fputs@plt+0x3b810>
   40aac:	b	40e28 <fputs@plt+0x3b810>
   40ab0:	b	40e28 <fputs@plt+0x3b810>
   40ab4:	b	40e28 <fputs@plt+0x3b810>
   40ab8:	b	40e28 <fputs@plt+0x3b810>
   40abc:	b	40e28 <fputs@plt+0x3b810>
   40ac0:	b	40e28 <fputs@plt+0x3b810>
   40ac4:	b	40e28 <fputs@plt+0x3b810>
   40ac8:	b	40e28 <fputs@plt+0x3b810>
   40acc:	b	40e28 <fputs@plt+0x3b810>
   40ad0:	b	40e28 <fputs@plt+0x3b810>
   40ad4:	b	40e28 <fputs@plt+0x3b810>
   40ad8:	b	40e28 <fputs@plt+0x3b810>
   40adc:	b	40e28 <fputs@plt+0x3b810>
   40ae0:	b	40e28 <fputs@plt+0x3b810>
   40ae4:	b	40e28 <fputs@plt+0x3b810>
   40ae8:	b	40e28 <fputs@plt+0x3b810>
   40aec:	b	40e28 <fputs@plt+0x3b810>
   40af0:	b	40e28 <fputs@plt+0x3b810>
   40af4:	b	40e28 <fputs@plt+0x3b810>
   40af8:	b	40e28 <fputs@plt+0x3b810>
   40afc:	b	40e28 <fputs@plt+0x3b810>
   40b00:	b	40e28 <fputs@plt+0x3b810>
   40b04:	b	40e28 <fputs@plt+0x3b810>
   40b08:	b	40e28 <fputs@plt+0x3b810>
   40b0c:	b	40e28 <fputs@plt+0x3b810>
   40b10:	b	40e28 <fputs@plt+0x3b810>
   40b14:	b	40e28 <fputs@plt+0x3b810>
   40b18:	b	40e28 <fputs@plt+0x3b810>
   40b1c:	b	40e28 <fputs@plt+0x3b810>
   40b20:	b	40e28 <fputs@plt+0x3b810>
   40b24:	b	40e28 <fputs@plt+0x3b810>
   40b28:	b	40e28 <fputs@plt+0x3b810>
   40b2c:	b	40e28 <fputs@plt+0x3b810>
   40b30:	b	40cc8 <fputs@plt+0x3b6b0>
   40b34:	b	40e28 <fputs@plt+0x3b810>
   40b38:	b	40e28 <fputs@plt+0x3b810>
   40b3c:	b	40e28 <fputs@plt+0x3b810>
   40b40:	b	40e28 <fputs@plt+0x3b810>
   40b44:	b	40e28 <fputs@plt+0x3b810>
   40b48:	b	40e28 <fputs@plt+0x3b810>
   40b4c:	b	40e28 <fputs@plt+0x3b810>
   40b50:	b	40e28 <fputs@plt+0x3b810>
   40b54:	b	40e28 <fputs@plt+0x3b810>
   40b58:	b	40e28 <fputs@plt+0x3b810>
   40b5c:	b	40e28 <fputs@plt+0x3b810>
   40b60:	b	40e28 <fputs@plt+0x3b810>
   40b64:	b	40e28 <fputs@plt+0x3b810>
   40b68:	b	40e28 <fputs@plt+0x3b810>
   40b6c:	b	40e28 <fputs@plt+0x3b810>
   40b70:	b	40e28 <fputs@plt+0x3b810>
   40b74:	b	40e28 <fputs@plt+0x3b810>
   40b78:	b	40e28 <fputs@plt+0x3b810>
   40b7c:	b	40e28 <fputs@plt+0x3b810>
   40b80:	b	40e28 <fputs@plt+0x3b810>
   40b84:	b	40e28 <fputs@plt+0x3b810>
   40b88:	b	40e28 <fputs@plt+0x3b810>
   40b8c:	b	40e28 <fputs@plt+0x3b810>
   40b90:	b	40e28 <fputs@plt+0x3b810>
   40b94:	b	40e28 <fputs@plt+0x3b810>
   40b98:	b	40e28 <fputs@plt+0x3b810>
   40b9c:	b	40e28 <fputs@plt+0x3b810>
   40ba0:	b	40e28 <fputs@plt+0x3b810>
   40ba4:	b	40e28 <fputs@plt+0x3b810>
   40ba8:	b	40e28 <fputs@plt+0x3b810>
   40bac:	b	40e28 <fputs@plt+0x3b810>
   40bb0:	b	40e28 <fputs@plt+0x3b810>
   40bb4:	b	40e28 <fputs@plt+0x3b810>
   40bb8:	b	40e28 <fputs@plt+0x3b810>
   40bbc:	b	40e28 <fputs@plt+0x3b810>
   40bc0:	b	40e28 <fputs@plt+0x3b810>
   40bc4:	b	40e28 <fputs@plt+0x3b810>
   40bc8:	b	40e28 <fputs@plt+0x3b810>
   40bcc:	b	40e28 <fputs@plt+0x3b810>
   40bd0:	b	40e28 <fputs@plt+0x3b810>
   40bd4:	b	40e28 <fputs@plt+0x3b810>
   40bd8:	b	40e28 <fputs@plt+0x3b810>
   40bdc:	b	40e28 <fputs@plt+0x3b810>
   40be0:	b	40e28 <fputs@plt+0x3b810>
   40be4:	b	40e28 <fputs@plt+0x3b810>
   40be8:	b	40e28 <fputs@plt+0x3b810>
   40bec:	b	40e28 <fputs@plt+0x3b810>
   40bf0:	b	40e28 <fputs@plt+0x3b810>
   40bf4:	b	40e28 <fputs@plt+0x3b810>
   40bf8:	b	40e28 <fputs@plt+0x3b810>
   40bfc:	b	40e28 <fputs@plt+0x3b810>
   40c00:	b	40e28 <fputs@plt+0x3b810>
   40c04:	b	40e28 <fputs@plt+0x3b810>
   40c08:	b	40e28 <fputs@plt+0x3b810>
   40c0c:	b	40e28 <fputs@plt+0x3b810>
   40c10:	b	40e28 <fputs@plt+0x3b810>
   40c14:	b	40d78 <fputs@plt+0x3b760>
   40c18:	b	40dfc <fputs@plt+0x3b7e4>
   40c1c:	b	40e28 <fputs@plt+0x3b810>
   40c20:	b	40dfc <fputs@plt+0x3b7e4>
   40c24:	b	40e28 <fputs@plt+0x3b810>
   40c28:	b	40e28 <fputs@plt+0x3b810>
   40c2c:	b	40dfc <fputs@plt+0x3b7e4>
   40c30:	b	40dfc <fputs@plt+0x3b7e4>
   40c34:	b	40dfc <fputs@plt+0x3b7e4>
   40c38:	b	40e28 <fputs@plt+0x3b810>
   40c3c:	b	40e28 <fputs@plt+0x3b810>
   40c40:	b	40e28 <fputs@plt+0x3b810>
   40c44:	b	40e28 <fputs@plt+0x3b810>
   40c48:	b	40dfc <fputs@plt+0x3b7e4>
   40c4c:	b	40dfc <fputs@plt+0x3b7e4>
   40c50:	b	40e28 <fputs@plt+0x3b810>
   40c54:	b	40dfc <fputs@plt+0x3b7e4>
   40c58:	b	40e28 <fputs@plt+0x3b810>
   40c5c:	b	40dfc <fputs@plt+0x3b7e4>
   40c60:	b	40dfc <fputs@plt+0x3b7e4>
   40c64:	b	40dfc <fputs@plt+0x3b7e4>
   40c68:	b	40c80 <fputs@plt+0x3b668>
   40c6c:	b	40e28 <fputs@plt+0x3b810>
   40c70:	b	40dfc <fputs@plt+0x3b7e4>
   40c74:	b	40dfc <fputs@plt+0x3b7e4>
   40c78:	b	40e28 <fputs@plt+0x3b810>
   40c7c:	b	40cc8 <fputs@plt+0x3b6b0>
   40c80:	mov	r0, r4
   40c84:	sub	r1, fp, #37	; 0x25
   40c88:	sub	r2, fp, #36	; 0x24
   40c8c:	bl	3f3b8 <fputs@plt+0x39da0>
   40c90:	cmp	r0, #0
   40c94:	ble	40ca8 <fputs@plt+0x3b690>
   40c98:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   40c9c:	cmp	r1, #118	; 0x76
   40ca0:	beq	40ef8 <fputs@plt+0x3b8e0>
   40ca4:	mvn	r0, #5
   40ca8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   40cac:	ldr	r3, [r6]
   40cb0:	cmp	r2, r3
   40cb4:	bne	40f38 <fputs@plt+0x3b920>
   40cb8:	sub	sp, fp, #28
   40cbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   40cc0:	mov	r0, #0
   40cc4:	b	40ca8 <fputs@plt+0x3b690>
   40cc8:	mov	r0, r5
   40ccc:	sub	r1, fp, #36	; 0x24
   40cd0:	bl	446b4 <fputs@plt+0x3f09c>
   40cd4:	cmp	r0, #0
   40cd8:	blt	40ca8 <fputs@plt+0x3b690>
   40cdc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   40ce0:	mov	r8, sp
   40ce4:	add	r1, r5, #1
   40ce8:	add	r3, r7, #6
   40cec:	sub	r7, r7, #2
   40cf0:	bic	r3, r3, #7
   40cf4:	sub	sp, sp, r3
   40cf8:	mov	r2, r7
   40cfc:	mov	r0, sp
   40d00:	bl	5018 <memcpy@plt>
   40d04:	mov	r3, #0
   40d08:	strb	r3, [sp, r7]
   40d0c:	mov	r2, sp
   40d10:	ldrb	r1, [r5]
   40d14:	mov	r0, r4
   40d18:	cmp	r1, #40	; 0x28
   40d1c:	movne	r1, #101	; 0x65
   40d20:	moveq	r1, #114	; 0x72
   40d24:	bl	3f800 <fputs@plt+0x3a1e8>
   40d28:	cmp	r0, #0
   40d2c:	ble	40df4 <fputs@plt+0x3b7dc>
   40d30:	mov	r0, r4
   40d34:	mov	r1, sp
   40d38:	bl	40a3c <fputs@plt+0x3b424>
   40d3c:	cmp	r0, #0
   40d40:	blt	40df4 <fputs@plt+0x3b7dc>
   40d44:	beq	40f8c <fputs@plt+0x3b974>
   40d48:	mov	r0, r4
   40d4c:	bl	3f228 <fputs@plt+0x39c10>
   40d50:	cmp	r0, #0
   40d54:	blt	40df4 <fputs@plt+0x3b7dc>
   40d58:	ldr	r1, [fp, #-36]	; 0xffffffdc
   40d5c:	mov	sp, r8
   40d60:	mov	r0, r4
   40d64:	add	r1, r5, r1
   40d68:	bl	40a3c <fputs@plt+0x3b424>
   40d6c:	cmp	r0, #0
   40d70:	movge	r0, #1
   40d74:	b	40ca8 <fputs@plt+0x3b690>
   40d78:	add	r7, r5, #1
   40d7c:	sub	r1, fp, #36	; 0x24
   40d80:	mov	r0, r7
   40d84:	bl	446b4 <fputs@plt+0x3f09c>
   40d88:	cmp	r0, #0
   40d8c:	blt	40ca8 <fputs@plt+0x3b690>
   40d90:	ldr	r9, [fp, #-36]	; 0xffffffdc
   40d94:	mov	r8, sp
   40d98:	mov	r1, r7
   40d9c:	add	r3, r9, #8
   40da0:	bic	r3, r3, #7
   40da4:	mov	r2, r9
   40da8:	sub	sp, sp, r3
   40dac:	mov	r0, sp
   40db0:	mov	r7, sp
   40db4:	bl	5018 <memcpy@plt>
   40db8:	mov	r3, #0
   40dbc:	mov	r2, sp
   40dc0:	strb	r3, [sp, r9]
   40dc4:	mov	r0, r4
   40dc8:	mov	r1, #97	; 0x61
   40dcc:	bl	3f800 <fputs@plt+0x3a1e8>
   40dd0:	cmp	r0, #0
   40dd4:	bgt	40de0 <fputs@plt+0x3b7c8>
   40dd8:	b	40df4 <fputs@plt+0x3b7dc>
   40ddc:	beq	40ec4 <fputs@plt+0x3b8ac>
   40de0:	mov	r0, r4
   40de4:	mov	r1, r7
   40de8:	bl	40a3c <fputs@plt+0x3b424>
   40dec:	cmp	r0, #0
   40df0:	bge	40ddc <fputs@plt+0x3b7c4>
   40df4:	mov	sp, r8
   40df8:	b	40ca8 <fputs@plt+0x3b690>
   40dfc:	mov	r0, r4
   40e00:	mov	r2, #0
   40e04:	bl	3e9e8 <fputs@plt+0x393d0>
   40e08:	cmp	r0, #0
   40e0c:	ble	40ca8 <fputs@plt+0x3b690>
   40e10:	mov	r0, r4
   40e14:	add	r1, r5, #1
   40e18:	bl	40a3c <fputs@plt+0x3b424>
   40e1c:	cmp	r0, #0
   40e20:	movge	r0, #1
   40e24:	b	40ca8 <fputs@plt+0x3b690>
   40e28:	mvn	r0, #21
   40e2c:	b	40ca8 <fputs@plt+0x3b690>
   40e30:	bl	386b0 <fputs@plt+0x33098>
   40e34:	subs	r7, r0, #0
   40e38:	bne	40ca4 <fputs@plt+0x3b68c>
   40e3c:	mov	r0, r4
   40e40:	ldr	r1, [r4, #320]	; 0x140
   40e44:	bl	38910 <fputs@plt+0x332f8>
   40e48:	cmp	r0, #0
   40e4c:	movne	r0, r7
   40e50:	bne	40ca8 <fputs@plt+0x3b690>
   40e54:	mov	r0, r4
   40e58:	bl	38550 <fputs@plt+0x32f38>
   40e5c:	sub	r1, fp, #36	; 0x24
   40e60:	mov	r7, r0
   40e64:	ldr	r0, [r0, #12]
   40e68:	ldr	r3, [r7, #4]
   40e6c:	add	r0, r0, r3
   40e70:	bl	446b4 <fputs@plt+0x3f09c>
   40e74:	cmp	r0, #0
   40e78:	blt	40ca8 <fputs@plt+0x3b690>
   40e7c:	ldr	r2, [r7, #12]
   40e80:	ldr	r3, [r7, #4]
   40e84:	ldr	r1, [fp, #-36]	; 0xffffffdc
   40e88:	add	r7, r2, r3
   40e8c:	mov	r0, r7
   40e90:	bl	5294 <strnlen@plt>
   40e94:	mov	r1, r7
   40e98:	add	r3, r0, #15
   40e9c:	mov	r2, r0
   40ea0:	bic	r3, r3, #7
   40ea4:	sub	sp, sp, r3
   40ea8:	mov	ip, sp
   40eac:	lsr	r3, ip, #3
   40eb0:	strb	r5, [r0, r3, lsl #3]
   40eb4:	lsl	r0, r3, #3
   40eb8:	bl	5018 <memcpy@plt>
   40ebc:	mov	r5, r0
   40ec0:	b	40a80 <fputs@plt+0x3b468>
   40ec4:	mov	r0, r4
   40ec8:	bl	3f228 <fputs@plt+0x39c10>
   40ecc:	cmp	r0, #0
   40ed0:	blt	40df4 <fputs@plt+0x3b7dc>
   40ed4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   40ed8:	mov	sp, r8
   40edc:	mov	r0, r4
   40ee0:	add	r1, r1, #1
   40ee4:	add	r1, r5, r1
   40ee8:	bl	40a3c <fputs@plt+0x3b424>
   40eec:	cmp	r0, #0
   40ef0:	movge	r0, #1
   40ef4:	b	40ca8 <fputs@plt+0x3b690>
   40ef8:	mov	r0, r4
   40efc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   40f00:	bl	3f800 <fputs@plt+0x3a1e8>
   40f04:	cmp	r0, #0
   40f08:	ble	40ca8 <fputs@plt+0x3b690>
   40f0c:	mov	r0, r4
   40f10:	ldr	r1, [fp, #-36]	; 0xffffffdc
   40f14:	bl	40a3c <fputs@plt+0x3b424>
   40f18:	cmp	r0, #0
   40f1c:	blt	40ca8 <fputs@plt+0x3b690>
   40f20:	beq	40fac <fputs@plt+0x3b994>
   40f24:	mov	r0, r4
   40f28:	bl	3f228 <fputs@plt+0x39c10>
   40f2c:	cmp	r0, #0
   40f30:	bge	40e10 <fputs@plt+0x3b7f8>
   40f34:	b	40ca8 <fputs@plt+0x3b690>
   40f38:	bl	524c <__stack_chk_fail@plt>
   40f3c:	ldr	r0, [pc, #144]	; 40fd4 <fputs@plt+0x3b9bc>
   40f40:	movw	r2, #4635	; 0x121b
   40f44:	ldr	r1, [pc, #140]	; 40fd8 <fputs@plt+0x3b9c0>
   40f48:	ldr	r3, [pc, #140]	; 40fdc <fputs@plt+0x3b9c4>
   40f4c:	add	r0, pc, r0
   40f50:	add	r1, pc, r1
   40f54:	add	r3, pc, r3
   40f58:	bl	76ea0 <fputs@plt+0x71888>
   40f5c:	mvn	r0, #0
   40f60:	b	40ca8 <fputs@plt+0x3b690>
   40f64:	ldr	r0, [pc, #116]	; 40fe0 <fputs@plt+0x3b9c8>
   40f68:	movw	r2, #4634	; 0x121a
   40f6c:	ldr	r1, [pc, #112]	; 40fe4 <fputs@plt+0x3b9cc>
   40f70:	ldr	r3, [pc, #112]	; 40fe8 <fputs@plt+0x3b9d0>
   40f74:	add	r0, pc, r0
   40f78:	add	r1, pc, r1
   40f7c:	add	r3, pc, r3
   40f80:	bl	76ea0 <fputs@plt+0x71888>
   40f84:	mvn	r0, #21
   40f88:	b	40ca8 <fputs@plt+0x3b690>
   40f8c:	ldr	r0, [pc, #88]	; 40fec <fputs@plt+0x3b9d4>
   40f90:	movw	r2, #4773	; 0x12a5
   40f94:	ldr	r1, [pc, #84]	; 40ff0 <fputs@plt+0x3b9d8>
   40f98:	ldr	r3, [pc, #84]	; 40ff4 <fputs@plt+0x3b9dc>
   40f9c:	add	r0, pc, r0
   40fa0:	add	r1, pc, r1
   40fa4:	add	r3, pc, r3
   40fa8:	bl	76bb0 <fputs@plt+0x71598>
   40fac:	ldr	r0, [pc, #68]	; 40ff8 <fputs@plt+0x3b9e0>
   40fb0:	movw	r2, #4740	; 0x1284
   40fb4:	ldr	r1, [pc, #64]	; 40ffc <fputs@plt+0x3b9e4>
   40fb8:	ldr	r3, [pc, #64]	; 41000 <fputs@plt+0x3b9e8>
   40fbc:	add	r0, pc, r0
   40fc0:	add	r1, pc, r1
   40fc4:	add	r3, pc, r3
   40fc8:	bl	76bb0 <fputs@plt+0x71598>
   40fcc:	andeq	r0, r7, r8, lsr #2
   40fd0:	andeq	r0, r0, r0, asr #8
   40fd4:	andeq	r9, r4, r8, lsl #13
   40fd8:	andeq	sl, r4, r0, ror #10
   40fdc:	andeq	sl, r4, r8, lsl #5
   40fe0:	muleq	r4, ip, lr
   40fe4:	andeq	sl, r4, r8, lsr r5
   40fe8:	andeq	sl, r4, r0, ror #4
   40fec:	andeq	sl, r4, r4, ror #21
   40ff0:	andeq	sl, r4, r0, lsl r5
   40ff4:	andeq	sl, r4, r8, lsr r2
   40ff8:	andeq	sl, r4, r4, asr #21
   40ffc:	strdeq	sl, [r4], -r0
   41000:	andeq	sl, r4, r8, lsl r2
   41004:	ldr	ip, [pc, #780]	; 41318 <fputs@plt+0x3bd00>
   41008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4100c:	subs	r4, r0, #0
   41010:	ldr	r0, [pc, #772]	; 4131c <fputs@plt+0x3bd04>
   41014:	add	ip, pc, ip
   41018:	mov	r7, r3
   4101c:	sub	sp, sp, #28
   41020:	mov	r5, r1
   41024:	mov	r8, r2
   41028:	ldr	r6, [ip, r0]
   4102c:	mov	r1, ip
   41030:	ldr	r3, [r6]
   41034:	str	r3, [sp, #20]
   41038:	beq	41240 <fputs@plt+0x3bc28>
   4103c:	ldrb	r3, [r4, #240]	; 0xf0
   41040:	tst	r3, #1
   41044:	beq	41290 <fputs@plt+0x3bc78>
   41048:	mov	r0, r5
   4104c:	bl	4489c <fputs@plt+0x3f284>
   41050:	cmp	r0, #0
   41054:	beq	41268 <fputs@plt+0x3bc50>
   41058:	cmp	r8, #0
   4105c:	beq	411f0 <fputs@plt+0x3bbd8>
   41060:	cmp	r7, #0
   41064:	beq	411c8 <fputs@plt+0x3bbb0>
   41068:	ldr	r3, [r4, #244]	; 0xf4
   4106c:	ldrb	r3, [r3]
   41070:	cmp	r3, #108	; 0x6c
   41074:	bne	41218 <fputs@plt+0x3bc00>
   41078:	mov	r0, r4
   4107c:	mov	r1, #97	; 0x61
   41080:	add	r2, sp, #12
   41084:	strb	r5, [sp, #12]
   41088:	mov	r9, #0
   4108c:	strb	r9, [sp, #13]
   41090:	bl	3f800 <fputs@plt+0x3a1e8>
   41094:	cmp	r0, #0
   41098:	ble	41108 <fputs@plt+0x3baf0>
   4109c:	mov	r0, r4
   410a0:	bl	38550 <fputs@plt+0x32f38>
   410a4:	ldr	sl, [r4, #244]	; 0xf4
   410a8:	ldrb	r3, [sl, #3]
   410ac:	cmp	r3, #2
   410b0:	mov	fp, r0
   410b4:	beq	41198 <fputs@plt+0x3bb80>
   410b8:	mov	r0, r5
   410bc:	bl	448ec <fputs@plt+0x3f2d4>
   410c0:	subs	r2, r0, #0
   410c4:	blt	411bc <fputs@plt+0x3bba4>
   410c8:	ldrb	r1, [sl]
   410cc:	ldr	r3, [fp, #28]
   410d0:	cmp	r1, #108	; 0x6c
   410d4:	ldr	r5, [r3]
   410d8:	revne	r5, r5
   410dc:	cmp	r5, #0
   410e0:	streq	r2, [sp, #8]
   410e4:	bne	41120 <fputs@plt+0x3bb08>
   410e8:	mov	r0, r4
   410ec:	bl	3f228 <fputs@plt+0x39c10>
   410f0:	subs	r9, r0, #0
   410f4:	blt	41140 <fputs@plt+0x3bb28>
   410f8:	ldr	r3, [sp, #8]
   410fc:	mov	r0, #1
   41100:	str	r3, [r8]
   41104:	str	r5, [r7]
   41108:	ldr	r2, [sp, #20]
   4110c:	ldr	r3, [r6]
   41110:	cmp	r2, r3
   41114:	bne	411c4 <fputs@plt+0x3bbac>
   41118:	add	sp, sp, #28
   4111c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41120:	add	r3, sp, #8
   41124:	mov	r0, r4
   41128:	str	r3, [sp]
   4112c:	add	r1, r4, #320	; 0x140
   41130:	mov	r3, r5
   41134:	bl	3db34 <fputs@plt+0x3851c>
   41138:	subs	r9, r0, #0
   4113c:	bge	410e8 <fputs@plt+0x3bad0>
   41140:	ldrb	r3, [r4, #240]	; 0xf0
   41144:	tst	r3, #1
   41148:	beq	412b8 <fputs@plt+0x3bca0>
   4114c:	ldr	r3, [r4, #400]	; 0x190
   41150:	cmp	r3, #0
   41154:	beq	412d8 <fputs@plt+0x3bcc0>
   41158:	mov	r0, r4
   4115c:	bl	38550 <fputs@plt+0x32f38>
   41160:	ldr	r2, [r4, #320]	; 0x140
   41164:	ldr	r3, [r0, #16]
   41168:	cmp	r2, r3
   4116c:	bcc	412f8 <fputs@plt+0x3bce0>
   41170:	str	r3, [r4, #320]	; 0x140
   41174:	mov	r0, r4
   41178:	bl	385e4 <fputs@plt+0x32fcc>
   4117c:	mov	r0, r4
   41180:	bl	38550 <fputs@plt+0x32f38>
   41184:	ldr	r2, [r0, #8]
   41188:	mov	r3, r0
   4118c:	mov	r0, r9
   41190:	str	r2, [r3, #4]
   41194:	b	41108 <fputs@plt+0x3baf0>
   41198:	add	r0, sp, #16
   4119c:	strb	r5, [sp, #16]
   411a0:	strb	r9, [sp, #17]
   411a4:	bl	49a78 <fputs@plt+0x44460>
   411a8:	subs	r2, r0, #0
   411ac:	ldrge	r5, [fp, #24]
   411b0:	ldrge	r3, [fp, #20]
   411b4:	rsbge	r5, r3, r5
   411b8:	bge	410dc <fputs@plt+0x3bac4>
   411bc:	mov	r0, r2
   411c0:	b	41108 <fputs@plt+0x3baf0>
   411c4:	bl	524c <__stack_chk_fail@plt>
   411c8:	ldr	r0, [pc, #336]	; 41320 <fputs@plt+0x3bd08>
   411cc:	movw	r2, #4808	; 0x12c8
   411d0:	ldr	r1, [pc, #332]	; 41324 <fputs@plt+0x3bd0c>
   411d4:	ldr	r3, [pc, #332]	; 41328 <fputs@plt+0x3bd10>
   411d8:	add	r0, pc, r0
   411dc:	add	r1, pc, r1
   411e0:	add	r3, pc, r3
   411e4:	bl	76ea0 <fputs@plt+0x71888>
   411e8:	mvn	r0, #21
   411ec:	b	41108 <fputs@plt+0x3baf0>
   411f0:	ldr	r0, [pc, #308]	; 4132c <fputs@plt+0x3bd14>
   411f4:	movw	r2, #4807	; 0x12c7
   411f8:	ldr	r1, [pc, #304]	; 41330 <fputs@plt+0x3bd18>
   411fc:	ldr	r3, [pc, #304]	; 41334 <fputs@plt+0x3bd1c>
   41200:	add	r0, pc, r0
   41204:	add	r1, pc, r1
   41208:	add	r3, pc, r3
   4120c:	bl	76ea0 <fputs@plt+0x71888>
   41210:	mvn	r0, #21
   41214:	b	41108 <fputs@plt+0x3baf0>
   41218:	ldr	r0, [pc, #280]	; 41338 <fputs@plt+0x3bd20>
   4121c:	movw	r2, #4809	; 0x12c9
   41220:	ldr	r1, [pc, #276]	; 4133c <fputs@plt+0x3bd24>
   41224:	ldr	r3, [pc, #276]	; 41340 <fputs@plt+0x3bd28>
   41228:	add	r0, pc, r0
   4122c:	add	r1, pc, r1
   41230:	add	r3, pc, r3
   41234:	bl	76ea0 <fputs@plt+0x71888>
   41238:	mvn	r0, #94	; 0x5e
   4123c:	b	41108 <fputs@plt+0x3baf0>
   41240:	ldr	r0, [pc, #252]	; 41344 <fputs@plt+0x3bd2c>
   41244:	movw	r2, #4804	; 0x12c4
   41248:	ldr	r1, [pc, #248]	; 41348 <fputs@plt+0x3bd30>
   4124c:	ldr	r3, [pc, #248]	; 4134c <fputs@plt+0x3bd34>
   41250:	add	r0, pc, r0
   41254:	add	r1, pc, r1
   41258:	add	r3, pc, r3
   4125c:	bl	76ea0 <fputs@plt+0x71888>
   41260:	mvn	r0, #21
   41264:	b	41108 <fputs@plt+0x3baf0>
   41268:	ldr	r0, [pc, #224]	; 41350 <fputs@plt+0x3bd38>
   4126c:	movw	r2, #4806	; 0x12c6
   41270:	ldr	r1, [pc, #220]	; 41354 <fputs@plt+0x3bd3c>
   41274:	ldr	r3, [pc, #220]	; 41358 <fputs@plt+0x3bd40>
   41278:	add	r0, pc, r0
   4127c:	add	r1, pc, r1
   41280:	add	r3, pc, r3
   41284:	bl	76ea0 <fputs@plt+0x71888>
   41288:	mvn	r0, #21
   4128c:	b	41108 <fputs@plt+0x3baf0>
   41290:	ldr	r0, [pc, #196]	; 4135c <fputs@plt+0x3bd44>
   41294:	movw	r2, #4805	; 0x12c5
   41298:	ldr	r1, [pc, #192]	; 41360 <fputs@plt+0x3bd48>
   4129c:	ldr	r3, [pc, #192]	; 41364 <fputs@plt+0x3bd4c>
   412a0:	add	r0, pc, r0
   412a4:	add	r1, pc, r1
   412a8:	add	r3, pc, r3
   412ac:	bl	76ea0 <fputs@plt+0x71888>
   412b0:	mvn	r0, #0
   412b4:	b	41108 <fputs@plt+0x3baf0>
   412b8:	ldr	r0, [pc, #168]	; 41368 <fputs@plt+0x3bd50>
   412bc:	movw	r2, #4226	; 0x1082
   412c0:	ldr	r1, [pc, #164]	; 4136c <fputs@plt+0x3bd54>
   412c4:	ldr	r3, [pc, #164]	; 41370 <fputs@plt+0x3bd58>
   412c8:	add	r0, pc, r0
   412cc:	add	r1, pc, r1
   412d0:	add	r3, pc, r3
   412d4:	bl	76bb0 <fputs@plt+0x71598>
   412d8:	ldr	r0, [pc, #148]	; 41374 <fputs@plt+0x3bd5c>
   412dc:	movw	r2, #4227	; 0x1083
   412e0:	ldr	r1, [pc, #144]	; 41378 <fputs@plt+0x3bd60>
   412e4:	ldr	r3, [pc, #144]	; 4137c <fputs@plt+0x3bd64>
   412e8:	add	r0, pc, r0
   412ec:	add	r1, pc, r1
   412f0:	add	r3, pc, r3
   412f4:	bl	76bb0 <fputs@plt+0x71598>
   412f8:	ldr	r0, [pc, #128]	; 41380 <fputs@plt+0x3bd68>
   412fc:	movw	r2, #4231	; 0x1087
   41300:	ldr	r1, [pc, #124]	; 41384 <fputs@plt+0x3bd6c>
   41304:	ldr	r3, [pc, #124]	; 41388 <fputs@plt+0x3bd70>
   41308:	add	r0, pc, r0
   4130c:	add	r1, pc, r1
   41310:	add	r3, pc, r3
   41314:	bl	76bb0 <fputs@plt+0x71598>
   41318:	andeq	pc, r6, r4, ror #22
   4131c:	andeq	r0, r0, r0, asr #8
   41320:	andeq	r1, r5, r0, lsr ip
   41324:	ldrdeq	sl, [r4], -r4
   41328:	andeq	sl, r4, ip, lsr #20
   4132c:	andeq	sl, r4, r8, lsl #17
   41330:	andeq	sl, r4, ip, lsr #5
   41334:	andeq	sl, r4, r4, lsl #20
   41338:	andeq	sl, r4, r4, ror #16
   4133c:	andeq	sl, r4, r4, lsl #5
   41340:	ldrdeq	sl, [r4], -ip
   41344:	andeq	r0, r4, r0, asr #23
   41348:	andeq	sl, r4, ip, asr r2
   4134c:			; <UNDEFINED> instruction: 0x0004a9b4
   41350:	andeq	sl, r4, r0, lsr r7
   41354:	andeq	sl, r4, r4, lsr r2
   41358:	andeq	sl, r4, ip, lsl #19
   4135c:	andeq	r9, r4, r4, lsr r3
   41360:	andeq	sl, r4, ip, lsl #4
   41364:	andeq	sl, r4, r4, ror #18
   41368:	andeq	r9, r4, ip, lsl #6
   4136c:	andeq	sl, r4, r4, ror #3
   41370:	andeq	r9, r4, r4, lsl #28
   41374:	andeq	sl, r4, ip, asr #12
   41378:	andeq	sl, r4, r4, asr #3
   4137c:	andeq	r9, r4, r4, ror #27
   41380:	andeq	sl, r4, r0, lsr #15
   41384:	andeq	sl, r4, r4, lsr #3
   41388:	andeq	r9, r4, r4, asr #27
   4138c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41390:	sub	sp, sp, #76	; 0x4c
   41394:	ldr	r1, [pc, #2564]	; 41da0 <fputs@plt+0x3c788>
   41398:	subs	r6, r0, #0
   4139c:	ldr	r3, [pc, #2560]	; 41da4 <fputs@plt+0x3c78c>
   413a0:	add	r1, pc, r1
   413a4:	str	r1, [sp, #20]
   413a8:	ldr	r2, [sp, #20]
   413ac:	mov	r1, #0
   413b0:	ldr	r3, [r2, r3]
   413b4:	str	r1, [sp, #48]	; 0x30
   413b8:	str	r1, [sp, #52]	; 0x34
   413bc:	str	r3, [sp, #28]
   413c0:	ldr	r3, [r3]
   413c4:	str	r3, [sp, #68]	; 0x44
   413c8:	beq	41d4c <fputs@plt+0x3c734>
   413cc:	ldr	r3, [r6, #244]	; 0xf4
   413d0:	ldrb	r3, [r3, #3]
   413d4:	cmp	r3, #2
   413d8:	beq	419fc <fputs@plt+0x3c3e4>
   413dc:	ldr	r2, [r6, #264]	; 0x108
   413e0:	mov	fp, r1
   413e4:	ldr	r3, [r6, #260]	; 0x104
   413e8:	str	r1, [sp, #32]
   413ec:	str	r2, [r6, #268]	; 0x10c
   413f0:	cmp	r3, #0
   413f4:	mov	r8, #0
   413f8:	str	r8, [sp, #44]	; 0x2c
   413fc:	beq	41690 <fputs@plt+0x3c078>
   41400:	add	r9, sp, #44	; 0x2c
   41404:	mov	r7, r8
   41408:	add	r1, sp, #64	; 0x40
   4140c:	add	r2, sp, #56	; 0x38
   41410:	str	r1, [sp, #16]
   41414:	str	r2, [sp, #24]
   41418:	str	r8, [sp, #36]	; 0x24
   4141c:	ldr	r3, [r6, #244]	; 0xf4
   41420:	ldrb	r3, [r3, #3]
   41424:	cmp	r3, #2
   41428:	bne	41554 <fputs@plt+0x3bf3c>
   4142c:	ldr	r3, [sp, #32]
   41430:	cmp	r3, r7
   41434:	bls	41690 <fputs@plt+0x3c078>
   41438:	cmp	r7, #0
   4143c:	streq	r7, [sp, #44]	; 0x2c
   41440:	bne	416c8 <fputs@plt+0x3c0b0>
   41444:	mov	r2, #8
   41448:	add	lr, sp, #64	; 0x40
   4144c:	mov	r3, r2
   41450:	str	lr, [sp]
   41454:	mov	r0, r6
   41458:	mov	r1, r9
   4145c:	bl	38714 <fputs@plt+0x330fc>
   41460:	cmp	r0, #0
   41464:	blt	419f0 <fputs@plt+0x3c3d8>
   41468:	ldr	r3, [r6, #244]	; 0xf4
   4146c:	ldr	r1, [sp, #64]	; 0x40
   41470:	ldrb	r2, [r3]
   41474:	ldrd	r4, [r1]
   41478:	cmp	r2, #108	; 0x6c
   4147c:	revne	r2, r4
   41480:	revne	r1, r5
   41484:	movne	r5, r2
   41488:	movne	r4, r1
   4148c:	ldrb	r3, [r3, #3]
   41490:	cmp	r3, #2
   41494:	beq	41594 <fputs@plt+0x3bf7c>
   41498:	mov	r0, r6
   4149c:	mov	r1, r9
   414a0:	mov	r2, #0
   414a4:	add	r3, sp, #56	; 0x38
   414a8:	bl	39374 <fputs@plt+0x33d5c>
   414ac:	cmp	r0, #0
   414b0:	blt	419f0 <fputs@plt+0x3c3d8>
   414b4:	cmp	r5, #0
   414b8:	cmpeq	r4, #9
   414bc:	mov	sl, #0
   414c0:	mvn	r3, #0
   414c4:	bhi	41644 <fputs@plt+0x3c02c>
   414c8:	cmp	r4, #9
   414cc:	addls	pc, pc, r4, lsl #2
   414d0:	b	41644 <fputs@plt+0x3c02c>
   414d4:	b	41528 <fputs@plt+0x3bf10>
   414d8:	b	41954 <fputs@plt+0x3c33c>
   414dc:	b	41920 <fputs@plt+0x3c308>
   414e0:	b	418ec <fputs@plt+0x3c2d4>
   414e4:	b	41890 <fputs@plt+0x3c278>
   414e8:	b	41818 <fputs@plt+0x3c200>
   414ec:	b	417e4 <fputs@plt+0x3c1cc>
   414f0:	b	4173c <fputs@plt+0x3c124>
   414f4:	b	414fc <fputs@plt+0x3bee4>
   414f8:	b	416ec <fputs@plt+0x3c0d4>
   414fc:	ldr	r2, [r6, #244]	; 0xf4
   41500:	ldrb	r2, [r2, #3]
   41504:	cmp	r2, #2
   41508:	beq	41528 <fputs@plt+0x3bf10>
   4150c:	ldr	r2, [r6, #352]	; 0x160
   41510:	cmp	r2, #0
   41514:	bne	41528 <fputs@plt+0x3bf10>
   41518:	ldr	r2, [sp, #56]	; 0x38
   4151c:	ldrb	r1, [r2]
   41520:	cmp	r1, #103	; 0x67
   41524:	beq	419a0 <fputs@plt+0x3c388>
   41528:	mvn	r4, #73	; 0x49
   4152c:	mov	r0, sl
   41530:	bl	4e5c <free@plt>
   41534:	ldr	r1, [sp, #28]
   41538:	mov	r0, r4
   4153c:	ldr	r2, [sp, #68]	; 0x44
   41540:	ldr	r3, [r1]
   41544:	cmp	r2, r3
   41548:	bne	41d48 <fputs@plt+0x3c730>
   4154c:	add	sp, sp, #76	; 0x4c
   41550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41554:	add	r0, sp, #64	; 0x40
   41558:	mov	r1, r9
   4155c:	str	r0, [sp]
   41560:	mov	r2, #8
   41564:	mov	r0, r6
   41568:	mov	r3, #1
   4156c:	bl	38714 <fputs@plt+0x330fc>
   41570:	cmp	r0, #0
   41574:	blt	419f0 <fputs@plt+0x3c3d8>
   41578:	ldr	r3, [r6, #244]	; 0xf4
   4157c:	mov	r5, #0
   41580:	ldr	r2, [sp, #64]	; 0x40
   41584:	ldrb	r3, [r3, #3]
   41588:	ldrb	r4, [r2]
   4158c:	cmp	r3, #2
   41590:	bne	41498 <fputs@plt+0x3be80>
   41594:	ldr	r0, [sp, #52]	; 0x34
   41598:	mov	r1, fp
   4159c:	add	r0, r0, r8
   415a0:	bl	4a320 <fputs@plt+0x44d08>
   415a4:	ldr	ip, [sp, #44]	; 0x2c
   415a8:	cmp	r0, ip
   415ac:	bcc	41cf4 <fputs@plt+0x3c6dc>
   415b0:	add	ip, ip, #7
   415b4:	add	r1, sp, #72	; 0x48
   415b8:	bic	ip, ip, #7
   415bc:	add	r2, sp, #64	; 0x40
   415c0:	rsb	sl, ip, r0
   415c4:	str	r2, [sp]
   415c8:	mov	r0, r6
   415cc:	str	ip, [r1, #-12]!
   415d0:	mov	r3, sl
   415d4:	mov	r2, #1
   415d8:	str	ip, [sp, #44]	; 0x2c
   415dc:	bl	38714 <fputs@plt+0x330fc>
   415e0:	cmp	r0, #0
   415e4:	blt	419f0 <fputs@plt+0x3c3d8>
   415e8:	ldr	ip, [sp, #64]	; 0x40
   415ec:	mov	r1, #0
   415f0:	mov	r2, sl
   415f4:	mov	r0, ip
   415f8:	str	ip, [sp, #12]
   415fc:	bl	53c0 <memrchr@plt>
   41600:	ldr	ip, [sp, #12]
   41604:	subs	r3, r0, #0
   41608:	beq	41cf4 <fputs@plt+0x3c6dc>
   4160c:	add	r0, r3, #1
   41610:	str	r3, [sp, #12]
   41614:	rsb	r1, r0, ip
   41618:	add	r1, r1, sl
   4161c:	bl	4dd8 <__strndup@plt>
   41620:	ldr	r3, [sp, #12]
   41624:	subs	sl, r0, #0
   41628:	beq	41cfc <fputs@plt+0x3c6e4>
   4162c:	ldr	r2, [sp, #64]	; 0x40
   41630:	cmp	r5, #0
   41634:	cmpeq	r4, #9
   41638:	str	sl, [sp, #56]	; 0x38
   4163c:	rsb	r3, r2, r3
   41640:	bls	414c8 <fputs@plt+0x3beb0>
   41644:	ldr	r3, [r6, #244]	; 0xf4
   41648:	ldrb	r3, [r3, #3]
   4164c:	cmp	r3, #2
   41650:	beq	41670 <fputs@plt+0x3c058>
   41654:	mov	r0, r6
   41658:	mov	r1, r9
   4165c:	mvn	r2, #0
   41660:	add	r3, sp, #56	; 0x38
   41664:	bl	396a0 <fputs@plt+0x34088>
   41668:	cmp	r0, #0
   4166c:	blt	419e8 <fputs@plt+0x3c3d0>
   41670:	mov	r0, sl
   41674:	add	r7, r7, #1
   41678:	bl	4e5c <free@plt>
   4167c:	ldr	r2, [r6, #260]	; 0x104
   41680:	ldr	r3, [sp, #44]	; 0x2c
   41684:	add	r8, r8, fp
   41688:	cmp	r2, r3
   4168c:	bhi	4141c <fputs@plt+0x3be04>
   41690:	ldr	r2, [r6, #332]	; 0x14c
   41694:	ldr	r3, [sp, #48]	; 0x30
   41698:	cmp	r2, r3
   4169c:	bne	41a70 <fputs@plt+0x3c458>
   416a0:	ldr	r4, [r6, #244]	; 0xf4
   416a4:	ldrb	r3, [r4, #1]
   416a8:	sub	r3, r3, #1
   416ac:	cmp	r3, #3
   416b0:	addls	pc, pc, r3, lsl #2
   416b4:	b	41c18 <fputs@plt+0x3c600>
   416b8:	b	41cb0 <fputs@plt+0x3c698>
   416bc:	b	41ca0 <fputs@plt+0x3c688>
   416c0:	b	41c00 <fputs@plt+0x3c5e8>
   416c4:	b	41cd8 <fputs@plt+0x3c6c0>
   416c8:	ldr	r3, [sp, #52]	; 0x34
   416cc:	rsb	r0, fp, r8
   416d0:	mov	r1, fp
   416d4:	add	r0, r3, r0
   416d8:	bl	4a320 <fputs@plt+0x44d08>
   416dc:	add	r0, r0, #7
   416e0:	bic	r3, r0, #7
   416e4:	str	r3, [sp, #44]	; 0x2c
   416e8:	b	41444 <fputs@plt+0x3be2c>
   416ec:	ldr	r1, [sp, #36]	; 0x24
   416f0:	cmp	r1, #0
   416f4:	bne	41528 <fputs@plt+0x3bf10>
   416f8:	ldr	r2, [sp, #56]	; 0x38
   416fc:	ldrb	r1, [r2]
   41700:	cmp	r1, #117	; 0x75
   41704:	bne	41528 <fputs@plt+0x3bf10>
   41708:	ldrb	r2, [r2, #1]
   4170c:	cmp	r2, #0
   41710:	bne	41528 <fputs@plt+0x3bf10>
   41714:	mov	r2, r3
   41718:	mov	r0, r6
   4171c:	mov	r1, r9
   41720:	add	r3, sp, #48	; 0x30
   41724:	bl	389e8 <fputs@plt+0x333d0>
   41728:	cmp	r0, #0
   4172c:	blt	41528 <fputs@plt+0x3bf10>
   41730:	mov	r2, #1
   41734:	str	r2, [sp, #36]	; 0x24
   41738:	b	41670 <fputs@plt+0x3c058>
   4173c:	ldr	r2, [r6, #32]
   41740:	cmp	r2, #0
   41744:	bne	41528 <fputs@plt+0x3bf10>
   41748:	ldr	r2, [sp, #56]	; 0x38
   4174c:	ldrb	r1, [r2]
   41750:	cmp	r1, #115	; 0x73
   41754:	bne	41528 <fputs@plt+0x3bf10>
   41758:	ldrb	r2, [r2, #1]
   4175c:	cmp	r2, #0
   41760:	bne	41528 <fputs@plt+0x3bf10>
   41764:	ldr	r1, [pc, #1596]	; 41da8 <fputs@plt+0x3c790>
   41768:	add	ip, r6, #32
   4176c:	ldr	lr, [sp, #20]
   41770:	mov	r0, r6
   41774:	mov	r2, r9
   41778:	ldr	r1, [lr, r1]
   4177c:	str	ip, [sp]
   41780:	bl	39504 <fputs@plt+0x33eec>
   41784:	cmp	r0, #0
   41788:	blt	419e8 <fputs@plt+0x3c3d0>
   4178c:	ldr	r3, [r6, #32]
   41790:	ldrb	r2, [r3]
   41794:	cmp	r2, #58	; 0x3a
   41798:	bne	41670 <fputs@plt+0x3c058>
   4179c:	ldr	r1, [r6, #4]
   417a0:	ldrb	r2, [r1, #24]
   417a4:	tst	r2, #4
   417a8:	beq	41670 <fputs@plt+0x3c058>
   417ac:	tst	r2, #1
   417b0:	bne	41670 <fputs@plt+0x3c058>
   417b4:	mov	r2, #392	; 0x188
   417b8:	str	r3, [r6, #172]	; 0xac
   417bc:	ldrd	r0, [r1, r2]
   417c0:	mov	r3, #0
   417c4:	ldrd	r4, [r6, #56]	; 0x38
   417c8:	mov	r2, #268435456	; 0x10000000
   417cc:	and	r3, r3, r1
   417d0:	and	r2, r2, r0
   417d4:	orr	r4, r4, r2
   417d8:	orr	r5, r5, r3
   417dc:	strd	r4, [r6, #56]	; 0x38
   417e0:	b	41670 <fputs@plt+0x3c058>
   417e4:	ldr	r2, [r6, #28]
   417e8:	cmp	r2, #0
   417ec:	bne	41528 <fputs@plt+0x3bf10>
   417f0:	ldr	r2, [sp, #56]	; 0x38
   417f4:	ldrb	r1, [r2]
   417f8:	cmp	r1, #115	; 0x73
   417fc:	bne	41528 <fputs@plt+0x3bf10>
   41800:	ldrb	r2, [r2, #1]
   41804:	cmp	r2, #0
   41808:	bne	41528 <fputs@plt+0x3bf10>
   4180c:	ldr	r1, [pc, #1428]	; 41da8 <fputs@plt+0x3c790>
   41810:	add	ip, r6, #28
   41814:	b	41984 <fputs@plt+0x3c36c>
   41818:	ldrd	r0, [r6, #8]
   4181c:	orrs	r2, r0, r1
   41820:	bne	41528 <fputs@plt+0x3bf10>
   41824:	ldr	r2, [r6, #244]	; 0xf4
   41828:	ldrb	r2, [r2, #3]
   4182c:	cmp	r2, #2
   41830:	ldr	r2, [sp, #56]	; 0x38
   41834:	ldrb	r1, [r2]
   41838:	beq	41a78 <fputs@plt+0x3c460>
   4183c:	cmp	r1, #117	; 0x75
   41840:	bne	41528 <fputs@plt+0x3bf10>
   41844:	ldrb	r2, [r2, #1]
   41848:	cmp	r2, #0
   4184c:	bne	41528 <fputs@plt+0x3bf10>
   41850:	mov	r2, r3
   41854:	mov	r0, r6
   41858:	mov	r1, r9
   4185c:	add	r3, sp, #64	; 0x40
   41860:	bl	389e8 <fputs@plt+0x333d0>
   41864:	cmp	r0, #0
   41868:	blt	419e8 <fputs@plt+0x3c3d0>
   4186c:	ldr	r1, [sp, #64]	; 0x40
   41870:	mov	lr, #0
   41874:	mov	r3, lr
   41878:	str	lr, [r6, #12]
   4187c:	mov	r2, r1
   41880:	str	r1, [r6, #8]
   41884:	orrs	r0, r2, r3
   41888:	bne	41670 <fputs@plt+0x3c058>
   4188c:	b	41528 <fputs@plt+0x3bf10>
   41890:	ldr	r2, [r6, #36]	; 0x24
   41894:	cmp	r2, #0
   41898:	bne	41528 <fputs@plt+0x3bf10>
   4189c:	ldr	r2, [sp, #56]	; 0x38
   418a0:	ldrb	r1, [r2]
   418a4:	cmp	r1, #115	; 0x73
   418a8:	bne	41528 <fputs@plt+0x3bf10>
   418ac:	ldrb	r2, [r2, #1]
   418b0:	cmp	r2, #0
   418b4:	bne	41528 <fputs@plt+0x3bf10>
   418b8:	ldr	r1, [pc, #1260]	; 41dac <fputs@plt+0x3c794>
   418bc:	add	ip, r6, #36	; 0x24
   418c0:	ldr	lr, [sp, #20]
   418c4:	mov	r0, r6
   418c8:	mov	r2, r9
   418cc:	ldr	r1, [lr, r1]
   418d0:	str	ip, [sp]
   418d4:	bl	39504 <fputs@plt+0x33eec>
   418d8:	cmp	r0, #0
   418dc:	blt	419e8 <fputs@plt+0x3c3d0>
   418e0:	mvn	r3, #0
   418e4:	str	r3, [r6, #44]	; 0x2c
   418e8:	b	41670 <fputs@plt+0x3c058>
   418ec:	ldr	r2, [r6, #24]
   418f0:	cmp	r2, #0
   418f4:	bne	41528 <fputs@plt+0x3bf10>
   418f8:	ldr	r2, [sp, #56]	; 0x38
   418fc:	ldrb	r1, [r2]
   41900:	cmp	r1, #115	; 0x73
   41904:	bne	41528 <fputs@plt+0x3bf10>
   41908:	ldrb	r2, [r2, #1]
   4190c:	cmp	r2, #0
   41910:	bne	41528 <fputs@plt+0x3bf10>
   41914:	ldr	r1, [pc, #1172]	; 41db0 <fputs@plt+0x3c798>
   41918:	add	ip, r6, #24
   4191c:	b	41984 <fputs@plt+0x3c36c>
   41920:	ldr	r2, [r6, #20]
   41924:	cmp	r2, #0
   41928:	bne	41528 <fputs@plt+0x3bf10>
   4192c:	ldr	r2, [sp, #56]	; 0x38
   41930:	ldrb	r1, [r2]
   41934:	cmp	r1, #115	; 0x73
   41938:	bne	41528 <fputs@plt+0x3bf10>
   4193c:	ldrb	r2, [r2, #1]
   41940:	cmp	r2, #0
   41944:	bne	41528 <fputs@plt+0x3bf10>
   41948:	ldr	r1, [pc, #1116]	; 41dac <fputs@plt+0x3c794>
   4194c:	add	ip, r6, #20
   41950:	b	41984 <fputs@plt+0x3c36c>
   41954:	ldr	r2, [r6, #16]
   41958:	cmp	r2, #0
   4195c:	bne	41528 <fputs@plt+0x3bf10>
   41960:	ldr	r2, [sp, #56]	; 0x38
   41964:	ldrb	r1, [r2]
   41968:	cmp	r1, #111	; 0x6f
   4196c:	bne	41528 <fputs@plt+0x3bf10>
   41970:	ldrb	r2, [r2, #1]
   41974:	cmp	r2, #0
   41978:	bne	41528 <fputs@plt+0x3bf10>
   4197c:	ldr	r1, [pc, #1072]	; 41db4 <fputs@plt+0x3c79c>
   41980:	add	ip, r6, #16
   41984:	ldr	lr, [sp, #20]
   41988:	mov	r0, r6
   4198c:	mov	r2, r9
   41990:	ldr	r1, [lr, r1]
   41994:	str	ip, [sp]
   41998:	bl	39504 <fputs@plt+0x33eec>
   4199c:	b	41668 <fputs@plt+0x3c050>
   419a0:	ldrb	r2, [r2, #1]
   419a4:	cmp	r2, #0
   419a8:	bne	41528 <fputs@plt+0x3bf10>
   419ac:	mov	r2, r3
   419b0:	mov	r0, r6
   419b4:	mov	r1, r9
   419b8:	add	r3, sp, #64	; 0x40
   419bc:	bl	39374 <fputs@plt+0x33d5c>
   419c0:	cmp	r0, #0
   419c4:	blt	419e8 <fputs@plt+0x3c3d0>
   419c8:	ldr	r0, [sp, #64]	; 0x40
   419cc:	bl	54ec <__strdup@plt>
   419d0:	subs	r4, r0, #0
   419d4:	beq	41d38 <fputs@plt+0x3c720>
   419d8:	ldr	r0, [r6, #352]	; 0x160
   419dc:	bl	4e5c <free@plt>
   419e0:	str	r4, [r6, #352]	; 0x160
   419e4:	b	41670 <fputs@plt+0x3c058>
   419e8:	mov	r4, r0
   419ec:	b	4152c <fputs@plt+0x3bf14>
   419f0:	mov	r4, r0
   419f4:	mov	sl, #0
   419f8:	b	4152c <fputs@plt+0x3bf14>
   419fc:	ldr	r3, [r6, #260]	; 0x104
   41a00:	ldr	r0, [r6, #264]	; 0x108
   41a04:	add	r3, r3, #7
   41a08:	bic	r3, r3, #7
   41a0c:	add	r0, r0, #16
   41a10:	add	r0, r0, r3
   41a14:	bl	4a2f8 <fputs@plt+0x44ce0>
   41a18:	ldr	r5, [r6, #256]	; 0x100
   41a1c:	add	r3, r0, #1
   41a20:	cmp	r5, r3
   41a24:	bcc	41a70 <fputs@plt+0x3c458>
   41a28:	sub	r3, r5, #1
   41a2c:	ldr	ip, [r6, #248]	; 0xf8
   41a30:	rsb	r3, r0, r3
   41a34:	adds	r4, ip, r3
   41a38:	bcs	41a70 <fputs@plt+0x3c458>
   41a3c:	ldrb	r3, [ip, r3]
   41a40:	cmp	r3, #0
   41a44:	subne	r3, r4, #1
   41a48:	subne	r1, ip, #1
   41a4c:	bne	41a64 <fputs@plt+0x3c44c>
   41a50:	b	41af0 <fputs@plt+0x3c4d8>
   41a54:	ldrb	r2, [r4]
   41a58:	sub	r3, r3, #1
   41a5c:	cmp	r2, #0
   41a60:	beq	41af0 <fputs@plt+0x3c4d8>
   41a64:	cmp	r3, r1
   41a68:	mov	r4, r3
   41a6c:	bne	41a54 <fputs@plt+0x3c43c>
   41a70:	mvn	r4, #73	; 0x49
   41a74:	b	41534 <fputs@plt+0x3bf1c>
   41a78:	cmp	r1, #116	; 0x74
   41a7c:	bne	41528 <fputs@plt+0x3bf10>
   41a80:	ldrb	r2, [r2, #1]
   41a84:	cmp	r2, #0
   41a88:	bne	41528 <fputs@plt+0x3bf10>
   41a8c:	cmp	r3, #8
   41a90:	bne	41528 <fputs@plt+0x3bf10>
   41a94:	mov	r2, r3
   41a98:	mov	r0, r6
   41a9c:	add	r3, sp, #64	; 0x40
   41aa0:	mov	r1, r9
   41aa4:	str	r3, [sp]
   41aa8:	mov	r3, r2
   41aac:	bl	38714 <fputs@plt+0x330fc>
   41ab0:	cmp	r0, #0
   41ab4:	blt	419e8 <fputs@plt+0x3c3d0>
   41ab8:	ldr	r2, [r6, #244]	; 0xf4
   41abc:	ldr	r3, [sp, #64]	; 0x40
   41ac0:	ldrb	r1, [r2]
   41ac4:	ldr	r2, [r3]
   41ac8:	cmp	r1, #108	; 0x6c
   41acc:	ldr	r1, [r3, #4]
   41ad0:	moveq	r0, r2
   41ad4:	revne	r0, r1
   41ad8:	revne	r1, r2
   41adc:	mov	r2, r0
   41ae0:	str	r0, [r6, #8]
   41ae4:	mov	r3, r1
   41ae8:	str	r1, [r6, #12]
   41aec:	b	41884 <fputs@plt+0x3c26c>
   41af0:	add	r3, ip, r5
   41af4:	mvn	r1, r0
   41af8:	rsb	r3, r4, r3
   41afc:	add	r0, r4, #1
   41b00:	add	r1, r1, r3
   41b04:	bl	4dd8 <__strndup@plt>
   41b08:	subs	r5, r0, #0
   41b0c:	beq	41d40 <fputs@plt+0x3c728>
   41b10:	ldr	r0, [r6, #352]	; 0x160
   41b14:	bl	4e5c <free@plt>
   41b18:	ldr	r0, [r6, #248]	; 0xf8
   41b1c:	ldr	r2, [r6, #256]	; 0x100
   41b20:	mov	r1, #0
   41b24:	ldr	r3, [r6, #264]	; 0x108
   41b28:	add	r2, r0, r2
   41b2c:	str	r5, [r6, #352]	; 0x160
   41b30:	rsb	r4, r2, r4
   41b34:	ldr	r0, [r6, #260]	; 0x104
   41b38:	add	r3, r4, r3
   41b3c:	str	r3, [r6, #268]	; 0x10c
   41b40:	bl	4a2f8 <fputs@plt+0x44ce0>
   41b44:	ldr	r3, [r6, #260]	; 0x104
   41b48:	subs	fp, r0, #0
   41b4c:	streq	fp, [sp, #32]
   41b50:	beq	413f0 <fputs@plt+0x3bdd8>
   41b54:	add	r5, sp, #72	; 0x48
   41b58:	rsb	r3, fp, r3
   41b5c:	add	r2, sp, #64	; 0x40
   41b60:	mov	r0, r6
   41b64:	str	r2, [sp]
   41b68:	mov	r2, #1
   41b6c:	str	r3, [r5, #-28]!	; 0xffffffe4
   41b70:	mov	r3, fp
   41b74:	mov	r1, r5
   41b78:	bl	38714 <fputs@plt+0x330fc>
   41b7c:	cmp	r0, #0
   41b80:	blt	41d30 <fputs@plt+0x3c718>
   41b84:	ldr	r0, [sp, #64]	; 0x40
   41b88:	mov	r1, fp
   41b8c:	bl	4a320 <fputs@plt+0x44d08>
   41b90:	ldr	r3, [r6, #260]	; 0x104
   41b94:	rsb	r2, fp, r3
   41b98:	cmp	r0, r2
   41b9c:	mov	r7, r0
   41ba0:	bcs	41a70 <fputs@plt+0x3c458>
   41ba4:	rsb	r4, r0, r3
   41ba8:	mov	r1, fp
   41bac:	mov	r0, r4
   41bb0:	bl	7f728 <fputs@plt+0x7a110>
   41bb4:	cmp	r1, #0
   41bb8:	bne	41a70 <fputs@plt+0x3c458>
   41bbc:	add	r2, sp, #52	; 0x34
   41bc0:	mov	r1, r5
   41bc4:	str	r2, [sp]
   41bc8:	mov	r3, r4
   41bcc:	mov	r0, r6
   41bd0:	mov	r2, #1
   41bd4:	str	r7, [sp, #44]	; 0x2c
   41bd8:	bl	38714 <fputs@plt+0x330fc>
   41bdc:	cmp	r0, #0
   41be0:	blt	41d30 <fputs@plt+0x3c718>
   41be4:	ldr	r4, [r6, #260]	; 0x104
   41be8:	mov	r1, fp
   41bec:	rsb	r0, r7, r4
   41bf0:	bl	7f53c <fputs@plt+0x79f24>
   41bf4:	mov	r3, r4
   41bf8:	str	r0, [sp, #32]
   41bfc:	b	413f0 <fputs@plt+0x3bdd8>
   41c00:	ldrd	r2, [r6, #8]
   41c04:	orrs	r1, r2, r3
   41c08:	beq	41a70 <fputs@plt+0x3c458>
   41c0c:	ldr	r3, [r6, #36]	; 0x24
   41c10:	cmp	r3, #0
   41c14:	beq	41a70 <fputs@plt+0x3c458>
   41c18:	ldr	r0, [r6, #16]
   41c1c:	ldr	r1, [pc, #404]	; 41db8 <fputs@plt+0x3c7a0>
   41c20:	add	r1, pc, r1
   41c24:	bl	65b84 <fputs@plt+0x6056c>
   41c28:	cmp	r0, #0
   41c2c:	bne	41a70 <fputs@plt+0x3c458>
   41c30:	ldr	r5, [pc, #388]	; 41dbc <fputs@plt+0x3c7a4>
   41c34:	ldr	r0, [r6, #20]
   41c38:	add	r5, pc, r5
   41c3c:	mov	r1, r5
   41c40:	bl	65b84 <fputs@plt+0x6056c>
   41c44:	cmp	r0, #0
   41c48:	bne	41a70 <fputs@plt+0x3c458>
   41c4c:	mov	r1, r5
   41c50:	ldr	r0, [r6, #32]
   41c54:	bl	65b84 <fputs@plt+0x6056c>
   41c58:	cmp	r0, #0
   41c5c:	bne	41a70 <fputs@plt+0x3c458>
   41c60:	ldr	r2, [r6, #268]	; 0x10c
   41c64:	str	r2, [r6, #364]	; 0x16c
   41c68:	ldrb	r3, [r4, #3]
   41c6c:	cmp	r3, #2
   41c70:	beq	41d04 <fputs@plt+0x3c6ec>
   41c74:	ldrb	r3, [r4, #1]
   41c78:	cmp	r3, #3
   41c7c:	movne	r4, #0
   41c80:	bne	41534 <fputs@plt+0x3bf1c>
   41c84:	ldr	r1, [pc, #308]	; 41dc0 <fputs@plt+0x3c7a8>
   41c88:	mov	r0, r6
   41c8c:	add	r2, r6, #40	; 0x28
   41c90:	mov	r4, #0
   41c94:	add	r1, pc, r1
   41c98:	bl	40924 <fputs@plt+0x3b30c>
   41c9c:	b	41534 <fputs@plt+0x3bf1c>
   41ca0:	ldrd	r2, [r6, #8]
   41ca4:	orrs	r0, r2, r3
   41ca8:	bne	41c18 <fputs@plt+0x3c600>
   41cac:	b	41a70 <fputs@plt+0x3c458>
   41cb0:	ldr	r0, [r6, #16]
   41cb4:	cmp	r0, #0
   41cb8:	beq	41a70 <fputs@plt+0x3c458>
   41cbc:	ldr	r3, [r6, #24]
   41cc0:	cmp	r3, #0
   41cc4:	beq	41a70 <fputs@plt+0x3c458>
   41cc8:	ldrd	r2, [r6, #8]
   41ccc:	orrs	r1, r2, r3
   41cd0:	beq	41c1c <fputs@plt+0x3c604>
   41cd4:	b	41a70 <fputs@plt+0x3c458>
   41cd8:	ldr	r0, [r6, #16]
   41cdc:	cmp	r0, #0
   41ce0:	beq	41a70 <fputs@plt+0x3c458>
   41ce4:	ldr	r3, [r6, #20]
   41ce8:	cmp	r3, #0
   41cec:	bne	41cbc <fputs@plt+0x3c6a4>
   41cf0:	b	41a70 <fputs@plt+0x3c458>
   41cf4:	mvn	r4, #73	; 0x49
   41cf8:	b	419f4 <fputs@plt+0x3c3dc>
   41cfc:	mvn	r4, #11
   41d00:	b	419f4 <fputs@plt+0x3c3dc>
   41d04:	ldr	r1, [r6, #352]	; 0x160
   41d08:	add	r0, r6, #372	; 0x174
   41d0c:	add	r3, r6, #376	; 0x178
   41d10:	str	r0, [sp]
   41d14:	str	r3, [sp, #4]
   41d18:	mov	r0, r6
   41d1c:	add	r3, r6, #388	; 0x184
   41d20:	bl	3dcfc <fputs@plt+0x386e4>
   41d24:	cmp	r0, #0
   41d28:	ldrge	r4, [r6, #244]	; 0xf4
   41d2c:	bge	41c74 <fputs@plt+0x3c65c>
   41d30:	mov	r4, r0
   41d34:	b	41534 <fputs@plt+0x3bf1c>
   41d38:	mvn	r4, #11
   41d3c:	b	4152c <fputs@plt+0x3bf14>
   41d40:	mvn	r4, #11
   41d44:	b	41534 <fputs@plt+0x3bf1c>
   41d48:	bl	524c <__stack_chk_fail@plt>
   41d4c:	ldr	r0, [pc, #112]	; 41dc4 <fputs@plt+0x3c7ac>
   41d50:	movw	r2, #5165	; 0x142d
   41d54:	ldr	r1, [pc, #108]	; 41dc8 <fputs@plt+0x3c7b0>
   41d58:	ldr	r3, [pc, #108]	; 41dcc <fputs@plt+0x3c7b4>
   41d5c:	add	r0, pc, r0
   41d60:	add	r1, pc, r1
   41d64:	add	r3, pc, r3
   41d68:	bl	76bb0 <fputs@plt+0x71598>
   41d6c:	mov	r4, r0
   41d70:	mov	r0, sl
   41d74:	bl	4e5c <free@plt>
   41d78:	mov	r0, r4
   41d7c:	bl	54f8 <_Unwind_Resume@plt>
   41d80:	mov	r4, r0
   41d84:	mov	sl, #0
   41d88:	b	41d70 <fputs@plt+0x3c758>
   41d8c:	b	41d80 <fputs@plt+0x3c768>
   41d90:	b	41d80 <fputs@plt+0x3c768>
   41d94:	b	41d80 <fputs@plt+0x3c768>
   41d98:	b	41d80 <fputs@plt+0x3c768>
   41d9c:	b	41d80 <fputs@plt+0x3c768>
   41da0:	ldrdeq	pc, [r6], -r8
   41da4:	andeq	r0, r0, r0, asr #8
   41da8:	andeq	r0, r0, r8, ror #8
   41dac:	andeq	r0, r0, r4, lsl #8
   41db0:	andeq	r0, r0, r0, lsr r4
   41db4:	andeq	r0, r0, ip, lsr #8
   41db8:			; <UNDEFINED> instruction: 0x000469b4
   41dbc:			; <UNDEFINED> instruction: 0x000469b8
   41dc0:	andeq	r5, r4, r8, ror fp
   41dc4:	strheq	r0, [r4], -r4
   41dc8:	andeq	r9, r4, r0, asr r7
   41dcc:	andeq	r9, r4, r8, ror r5
   41dd0:	ldr	ip, [pc, #296]	; 41f00 <fputs@plt+0x3c8e8>
   41dd4:	push	{r4, r5, r6, r7, r8, r9, lr}
   41dd8:	add	ip, pc, ip
   41ddc:	ldr	r6, [pc, #288]	; 41f04 <fputs@plt+0x3c8ec>
   41de0:	sub	sp, sp, #44	; 0x2c
   41de4:	mov	lr, #0
   41de8:	mov	r5, r1
   41dec:	ldr	r7, [sp, #80]	; 0x50
   41df0:	mov	r4, r2
   41df4:	ldr	r6, [ip, r6]
   41df8:	ldr	r9, [sp, #72]	; 0x48
   41dfc:	ldr	r8, [sp, #76]	; 0x4c
   41e00:	str	r3, [sp, #8]
   41e04:	mov	r3, r1
   41e08:	ldr	ip, [r6]
   41e0c:	str	r7, [sp, #20]
   41e10:	str	lr, [sp, #24]
   41e14:	add	lr, sp, #32
   41e18:	str	r9, [sp, #12]
   41e1c:	str	r8, [sp, #16]
   41e20:	str	r2, [sp]
   41e24:	str	r2, [sp, #4]
   41e28:	str	lr, [sp, #28]
   41e2c:	str	ip, [sp, #36]	; 0x24
   41e30:	ldr	r7, [sp, #84]	; 0x54
   41e34:	bl	3a080 <fputs@plt+0x34a68>
   41e38:	cmp	r0, #0
   41e3c:	blt	41ea4 <fputs@plt+0x3c88c>
   41e40:	ldr	ip, [sp, #32]
   41e44:	movw	r2, #65520	; 0xfff0
   41e48:	movt	r2, #65535	; 0xffff
   41e4c:	ldr	r3, [ip, #260]	; 0x104
   41e50:	add	r3, r3, #7
   41e54:	bic	r3, r3, #7
   41e58:	rsb	r2, r3, r2
   41e5c:	adds	r2, r2, r4
   41e60:	bne	41ebc <fputs@plt+0x3c8a4>
   41e64:	mov	r2, #1
   41e68:	str	r4, [ip, #416]	; 0x1a0
   41e6c:	add	r3, ip, #412	; 0x19c
   41e70:	str	r5, [ip, #412]	; 0x19c
   41e74:	str	r2, [ip, #428]	; 0x1ac
   41e78:	mov	r0, ip
   41e7c:	str	r3, [ip, #408]	; 0x198
   41e80:	bl	4138c <fputs@plt+0x3bd74>
   41e84:	subs	r4, r0, #0
   41e88:	blt	41eec <fputs@plt+0x3c8d4>
   41e8c:	ldr	r3, [sp, #32]
   41e90:	mov	r0, #0
   41e94:	ldrb	r2, [r3, #240]	; 0xf0
   41e98:	orr	r2, r2, #40	; 0x28
   41e9c:	strb	r2, [r3, #240]	; 0xf0
   41ea0:	str	r3, [r7]
   41ea4:	ldr	r2, [sp, #36]	; 0x24
   41ea8:	ldr	r3, [r6]
   41eac:	cmp	r2, r3
   41eb0:	bne	41efc <fputs@plt+0x3c8e4>
   41eb4:	add	sp, sp, #44	; 0x2c
   41eb8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41ebc:	ldrb	r1, [ip, #308]	; 0x134
   41ec0:	add	r3, r3, #16
   41ec4:	add	r3, r5, r3
   41ec8:	str	r2, [ip, #284]	; 0x11c
   41ecc:	str	r3, [ip, #276]	; 0x114
   41ed0:	orr	r2, r1, #4
   41ed4:	mov	r3, #1
   41ed8:	strb	r2, [ip, #308]	; 0x134
   41edc:	str	r3, [ip, #316]	; 0x13c
   41ee0:	mvn	r3, #0
   41ee4:	str	r3, [ip, #304]	; 0x130
   41ee8:	b	41e64 <fputs@plt+0x3c84c>
   41eec:	ldr	r0, [sp, #32]
   41ef0:	bl	38b74 <fputs@plt+0x3355c>
   41ef4:	mov	r0, r4
   41ef8:	b	41ea4 <fputs@plt+0x3c88c>
   41efc:	bl	524c <__stack_chk_fail@plt>
   41f00:	andeq	lr, r6, r0, lsr #27
   41f04:	andeq	r0, r0, r0, asr #8
   41f08:	ldr	r3, [pc, #232]	; 41ff8 <fputs@plt+0x3c9e0>
   41f0c:	ldr	r2, [pc, #232]	; 41ffc <fputs@plt+0x3c9e4>
   41f10:	add	r3, pc, r3
   41f14:	push	{r4, r5, r6, r7, lr}
   41f18:	subs	r5, r0, #0
   41f1c:	ldr	r7, [r3, r2]
   41f20:	sub	sp, sp, #12
   41f24:	mov	r4, r1
   41f28:	ldr	r3, [r7]
   41f2c:	str	r3, [sp, #4]
   41f30:	beq	41fd8 <fputs@plt+0x3c9c0>
   41f34:	cmp	r1, #0
   41f38:	beq	41fb8 <fputs@plt+0x3c9a0>
   41f3c:	ldr	r2, [pc, #188]	; 42000 <fputs@plt+0x3c9e8>
   41f40:	mov	r1, #97	; 0x61
   41f44:	add	r2, pc, r2
   41f48:	bl	3f800 <fputs@plt+0x3a1e8>
   41f4c:	cmp	r0, #0
   41f50:	bgt	41f70 <fputs@plt+0x3c958>
   41f54:	b	41f88 <fputs@plt+0x3c970>
   41f58:	beq	41fa0 <fputs@plt+0x3c988>
   41f5c:	mov	r0, r4
   41f60:	ldr	r1, [sp]
   41f64:	bl	74ec0 <fputs@plt+0x6f8a8>
   41f68:	cmp	r0, #0
   41f6c:	blt	41f88 <fputs@plt+0x3c970>
   41f70:	mov	r0, r5
   41f74:	mov	r1, #115	; 0x73
   41f78:	mov	r2, sp
   41f7c:	bl	3e9e8 <fputs@plt+0x393d0>
   41f80:	cmp	r0, #0
   41f84:	bge	41f58 <fputs@plt+0x3c940>
   41f88:	ldr	r2, [sp, #4]
   41f8c:	ldr	r3, [r7]
   41f90:	cmp	r2, r3
   41f94:	bne	41fb4 <fputs@plt+0x3c99c>
   41f98:	add	sp, sp, #12
   41f9c:	pop	{r4, r5, r6, r7, pc}
   41fa0:	mov	r0, r5
   41fa4:	bl	3f228 <fputs@plt+0x39c10>
   41fa8:	cmp	r0, #0
   41fac:	movge	r0, #1
   41fb0:	b	41f88 <fputs@plt+0x3c970>
   41fb4:	bl	524c <__stack_chk_fail@plt>
   41fb8:	ldr	r0, [pc, #68]	; 42004 <fputs@plt+0x3c9ec>
   41fbc:	movw	r2, #5566	; 0x15be
   41fc0:	ldr	r1, [pc, #64]	; 42008 <fputs@plt+0x3c9f0>
   41fc4:	ldr	r3, [pc, #64]	; 4200c <fputs@plt+0x3c9f4>
   41fc8:	add	r0, pc, r0
   41fcc:	add	r1, pc, r1
   41fd0:	add	r3, pc, r3
   41fd4:	bl	76bb0 <fputs@plt+0x71598>
   41fd8:	ldr	r0, [pc, #48]	; 42010 <fputs@plt+0x3c9f8>
   41fdc:	movw	r2, #5565	; 0x15bd
   41fe0:	ldr	r1, [pc, #44]	; 42014 <fputs@plt+0x3c9fc>
   41fe4:	ldr	r3, [pc, #44]	; 42018 <fputs@plt+0x3ca00>
   41fe8:	add	r0, pc, r0
   41fec:	add	r1, pc, r1
   41ff0:	add	r3, pc, r3
   41ff4:	bl	76bb0 <fputs@plt+0x71598>
   41ff8:	andeq	lr, r6, r8, ror #24
   41ffc:	andeq	r0, r0, r0, asr #8
   42000:	andeq	r5, r4, r8, asr #17
   42004:	andeq	pc, r4, r0, asr #24
   42008:	andeq	r9, r4, r4, ror #9
   4200c:	andeq	r9, r4, r8, lsl #5
   42010:	andeq	pc, r3, r8, lsr #28
   42014:	andeq	r9, r4, r4, asr #9
   42018:	andeq	r9, r4, r8, ror #4
   4201c:	ldr	r3, [pc, #256]	; 42124 <fputs@plt+0x3cb0c>
   42020:	subs	ip, r0, #0
   42024:	ldr	r2, [pc, #252]	; 42128 <fputs@plt+0x3cb10>
   42028:	add	r3, pc, r3
   4202c:	push	{r4, r5, r6, lr}
   42030:	sub	sp, sp, #8
   42034:	ldr	r4, [r3, r2]
   42038:	mov	r5, r1
   4203c:	mov	r1, #0
   42040:	str	r1, [sp]
   42044:	ldr	r3, [r4]
   42048:	str	r3, [sp, #4]
   4204c:	beq	420fc <fputs@plt+0x3cae4>
   42050:	ldrb	r3, [ip, #240]	; 0xf0
   42054:	tst	r3, #1
   42058:	beq	420d4 <fputs@plt+0x3cabc>
   4205c:	cmp	r5, #0
   42060:	beq	420ac <fputs@plt+0x3ca94>
   42064:	mov	r1, sp
   42068:	bl	41f08 <fputs@plt+0x3c8f0>
   4206c:	subs	r6, r0, #0
   42070:	ble	42098 <fputs@plt+0x3ca80>
   42074:	ldr	r3, [sp]
   42078:	mov	r0, #1
   4207c:	str	r3, [r5]
   42080:	ldr	r2, [sp, #4]
   42084:	ldr	r3, [r4]
   42088:	cmp	r2, r3
   4208c:	bne	420a8 <fputs@plt+0x3ca90>
   42090:	add	sp, sp, #8
   42094:	pop	{r4, r5, r6, pc}
   42098:	ldr	r0, [sp]
   4209c:	bl	74690 <fputs@plt+0x6f078>
   420a0:	mov	r0, r6
   420a4:	b	42080 <fputs@plt+0x3ca68>
   420a8:	bl	524c <__stack_chk_fail@plt>
   420ac:	ldr	r0, [pc, #120]	; 4212c <fputs@plt+0x3cb14>
   420b0:	movw	r2, #5599	; 0x15df
   420b4:	ldr	r1, [pc, #116]	; 42130 <fputs@plt+0x3cb18>
   420b8:	ldr	r3, [pc, #116]	; 42134 <fputs@plt+0x3cb1c>
   420bc:	add	r0, pc, r0
   420c0:	add	r1, pc, r1
   420c4:	add	r3, pc, r3
   420c8:	bl	76ea0 <fputs@plt+0x71888>
   420cc:	mvn	r0, #21
   420d0:	b	42080 <fputs@plt+0x3ca68>
   420d4:	ldr	r0, [pc, #92]	; 42138 <fputs@plt+0x3cb20>
   420d8:	movw	r2, #5598	; 0x15de
   420dc:	ldr	r1, [pc, #88]	; 4213c <fputs@plt+0x3cb24>
   420e0:	ldr	r3, [pc, #88]	; 42140 <fputs@plt+0x3cb28>
   420e4:	add	r0, pc, r0
   420e8:	add	r1, pc, r1
   420ec:	add	r3, pc, r3
   420f0:	bl	76ea0 <fputs@plt+0x71888>
   420f4:	mvn	r0, #0
   420f8:	b	42080 <fputs@plt+0x3ca68>
   420fc:	ldr	r0, [pc, #64]	; 42144 <fputs@plt+0x3cb2c>
   42100:	movw	r2, #5597	; 0x15dd
   42104:	ldr	r1, [pc, #60]	; 42148 <fputs@plt+0x3cb30>
   42108:	ldr	r3, [pc, #60]	; 4214c <fputs@plt+0x3cb34>
   4210c:	add	r0, pc, r0
   42110:	add	r1, pc, r1
   42114:	add	r3, pc, r3
   42118:	bl	76ea0 <fputs@plt+0x71888>
   4211c:	mvn	r0, #21
   42120:	b	42080 <fputs@plt+0x3ca68>
   42124:	andeq	lr, r6, r0, asr fp
   42128:	andeq	r0, r0, r0, asr #8
   4212c:	andeq	pc, r4, ip, asr #22
   42130:	strdeq	r9, [r4], -r0
   42134:	andeq	r9, r4, ip, lsr #22
   42138:	strdeq	r8, [r4], -r0
   4213c:	andeq	r9, r4, r8, asr #7
   42140:	andeq	r9, r4, r4, lsl #22
   42144:	andeq	pc, r3, r4, lsl #26
   42148:	andeq	r9, r4, r0, lsr #7
   4214c:	ldrdeq	r9, [r4], -ip
   42150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42154:	sub	sp, sp, #68	; 0x44
   42158:	ldr	lr, [pc, #476]	; 4233c <fputs@plt+0x3cd24>
   4215c:	subs	r8, r0, #0
   42160:	ldr	ip, [pc, #472]	; 42340 <fputs@plt+0x3cd28>
   42164:	add	lr, pc, lr
   42168:	str	r3, [sp, #20]
   4216c:	str	r1, [sp, #8]
   42170:	str	r2, [sp, #16]
   42174:	mov	r3, lr
   42178:	ldr	ip, [lr, ip]
   4217c:	ldr	r3, [ip]
   42180:	str	ip, [sp, #12]
   42184:	str	r3, [sp, #60]	; 0x3c
   42188:	beq	4231c <fputs@plt+0x3cd04>
   4218c:	ldr	ip, [sp, #16]
   42190:	cmp	ip, #0
   42194:	beq	422fc <fputs@plt+0x3cce4>
   42198:	ldr	ip, [sp, #20]
   4219c:	cmp	ip, #0
   421a0:	beq	422d8 <fputs@plt+0x3ccc0>
   421a4:	mov	r1, #1
   421a8:	bl	40820 <fputs@plt+0x3b208>
   421ac:	cmp	r0, #0
   421b0:	blt	42288 <fputs@plt+0x3cc70>
   421b4:	ldr	r4, [pc, #392]	; 42344 <fputs@plt+0x3cd2c>
   421b8:	add	sl, sp, #27
   421bc:	ldr	ip, [pc, #388]	; 42348 <fputs@plt+0x3cd30>
   421c0:	add	r9, sp, #28
   421c4:	add	r4, pc, r4
   421c8:	add	r5, sp, #40	; 0x28
   421cc:	add	r7, sp, #44	; 0x2c
   421d0:	mov	r6, #0
   421d4:	add	ip, pc, ip
   421d8:	str	ip, [sp, #4]
   421dc:	mov	r0, r8
   421e0:	mov	r1, sl
   421e4:	mov	r2, r9
   421e8:	bl	3f3b8 <fputs@plt+0x39da0>
   421ec:	cmp	r0, #0
   421f0:	blt	42288 <fputs@plt+0x3cc70>
   421f4:	beq	422a4 <fputs@plt+0x3cc8c>
   421f8:	ldrb	fp, [sp, #27]
   421fc:	add	r3, sp, #32
   42200:	mov	ip, r9
   42204:	ldm	r4, {r0, r1, r2}
   42208:	stm	r3, {r0, r1, r2}
   4220c:	ldr	r2, [ip, #4]!
   42210:	cmp	r2, fp
   42214:	beq	42248 <fputs@plt+0x3cc30>
   42218:	cmp	ip, r5
   4221c:	bne	42204 <fputs@plt+0x3cbec>
   42220:	cmp	fp, #97	; 0x61
   42224:	bne	422a4 <fputs@plt+0x3cc8c>
   42228:	ldr	ip, [sp, #4]
   4222c:	ldm	ip, {r0, r1, r2, r3}
   42230:	stm	r7, {r0, r1, r2, r3}
   42234:	mov	r0, r7
   42238:	ldr	r1, [sp, #28]
   4223c:	bl	745c0 <fputs@plt+0x6efa8>
   42240:	cmp	r0, #0
   42244:	beq	422a4 <fputs@plt+0x3cc8c>
   42248:	ldr	ip, [sp, #8]
   4224c:	cmp	r6, ip
   42250:	beq	422ac <fputs@plt+0x3cc94>
   42254:	mov	r0, r8
   42258:	mov	r1, #0
   4225c:	bl	40a3c <fputs@plt+0x3b424>
   42260:	cmp	r0, #0
   42264:	blt	42288 <fputs@plt+0x3cc70>
   42268:	add	r6, r6, #1
   4226c:	b	421dc <fputs@plt+0x3cbc4>
   42270:	ldr	r1, [sp, #20]
   42274:	bl	4201c <fputs@plt+0x3ca04>
   42278:	cmp	r0, #0
   4227c:	ldrge	ip, [sp, #16]
   42280:	movge	r0, #0
   42284:	strge	r0, [ip]
   42288:	ldr	ip, [sp, #12]
   4228c:	ldr	r2, [sp, #60]	; 0x3c
   42290:	ldr	r3, [ip]
   42294:	cmp	r2, r3
   42298:	bne	422f8 <fputs@plt+0x3cce0>
   4229c:	add	sp, sp, #68	; 0x44
   422a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   422a4:	mvn	r0, #5
   422a8:	b	42288 <fputs@plt+0x3cc70>
   422ac:	cmp	fp, #97	; 0x61
   422b0:	mov	r0, r8
   422b4:	beq	42270 <fputs@plt+0x3cc58>
   422b8:	mov	r1, fp
   422bc:	ldr	r2, [sp, #16]
   422c0:	bl	3e9e8 <fputs@plt+0x393d0>
   422c4:	cmp	r0, #0
   422c8:	ldrge	ip, [sp, #20]
   422cc:	movge	r0, #0
   422d0:	strge	r0, [ip]
   422d4:	b	42288 <fputs@plt+0x3cc70>
   422d8:	ldr	r0, [pc, #108]	; 4234c <fputs@plt+0x3cd34>
   422dc:	movw	r2, #5619	; 0x15f3
   422e0:	ldr	r1, [pc, #104]	; 42350 <fputs@plt+0x3cd38>
   422e4:	ldr	r3, [pc, #104]	; 42354 <fputs@plt+0x3cd3c>
   422e8:	add	r0, pc, r0
   422ec:	add	r1, pc, r1
   422f0:	add	r3, pc, r3
   422f4:	bl	76bb0 <fputs@plt+0x71598>
   422f8:	bl	524c <__stack_chk_fail@plt>
   422fc:	ldr	r0, [pc, #84]	; 42358 <fputs@plt+0x3cd40>
   42300:	movw	r2, #5618	; 0x15f2
   42304:	ldr	r1, [pc, #80]	; 4235c <fputs@plt+0x3cd44>
   42308:	ldr	r3, [pc, #80]	; 42360 <fputs@plt+0x3cd48>
   4230c:	add	r0, pc, r0
   42310:	add	r1, pc, r1
   42314:	add	r3, pc, r3
   42318:	bl	76bb0 <fputs@plt+0x71598>
   4231c:	ldr	r0, [pc, #64]	; 42364 <fputs@plt+0x3cd4c>
   42320:	movw	r2, #5617	; 0x15f1
   42324:	ldr	r1, [pc, #60]	; 42368 <fputs@plt+0x3cd50>
   42328:	ldr	r3, [pc, #60]	; 4236c <fputs@plt+0x3cd54>
   4232c:	add	r0, pc, r0
   42330:	add	r1, pc, r1
   42334:	add	r3, pc, r3
   42338:	bl	76bb0 <fputs@plt+0x71598>
   4233c:	andeq	lr, r6, r4, lsl sl
   42340:	andeq	r0, r0, r0, asr #8
   42344:			; <UNDEFINED> instruction: 0x00048dbc
   42348:	andeq	lr, r6, r0, lsr pc
   4234c:	andeq	r9, r4, r8, lsr #16
   42350:	andeq	r9, r4, r4, asr #3
   42354:	andeq	r8, r4, r8, lsr pc
   42358:	andeq	r9, r4, r0, lsl #16
   4235c:	andeq	r9, r4, r0, lsr #3
   42360:	andeq	r8, r4, r4, lsl pc
   42364:	andeq	pc, r3, r4, ror #21
   42368:	andeq	r9, r4, r0, lsl #3
   4236c:	strdeq	r8, [r4], -r4
   42370:	cmp	r0, #0
   42374:	push	{r3, lr}
   42378:	beq	423a0 <fputs@plt+0x3cd88>
   4237c:	ldr	r3, [r0, #244]	; 0xf4
   42380:	ldrb	r3, [r3, #1]
   42384:	cmp	r3, #3
   42388:	beq	42394 <fputs@plt+0x3cd7c>
   4238c:	mov	r0, #0
   42390:	pop	{r3, pc}
   42394:	add	r0, r0, #36	; 0x24
   42398:	pop	{r3, lr}
   4239c:	b	307b0 <fputs@plt+0x2b198>
   423a0:	ldr	r0, [pc, #32]	; 423c8 <fputs@plt+0x3cdb0>
   423a4:	movw	r2, #5665	; 0x1621
   423a8:	ldr	r1, [pc, #28]	; 423cc <fputs@plt+0x3cdb4>
   423ac:	ldr	r3, [pc, #28]	; 423d0 <fputs@plt+0x3cdb8>
   423b0:	add	r0, pc, r0
   423b4:	add	r1, pc, r1
   423b8:	add	r3, pc, r3
   423bc:	bl	76ea0 <fputs@plt+0x71888>
   423c0:	mov	r0, #22
   423c4:	pop	{r3, pc}
   423c8:	andeq	pc, r3, r0, ror #20
   423cc:	strdeq	r9, [r4], -ip
   423d0:	strdeq	r8, [r4], -ip
   423d4:	push	{r4, lr}
   423d8:	subs	r4, r0, #0
   423dc:	beq	4240c <fputs@plt+0x3cdf4>
   423e0:	cmp	r1, #0
   423e4:	addne	r0, r4, #340	; 0x154
   423e8:	beq	42404 <fputs@plt+0x3cdec>
   423ec:	ldr	r0, [r0, #12]
   423f0:	cmp	r0, #0
   423f4:	popne	{r4, pc}
   423f8:	ldr	r0, [pc, #52]	; 42434 <fputs@plt+0x3ce1c>
   423fc:	add	r0, pc, r0
   42400:	pop	{r4, pc}
   42404:	bl	38550 <fputs@plt+0x32f38>
   42408:	b	423ec <fputs@plt+0x3cdd4>
   4240c:	ldr	r0, [pc, #36]	; 42438 <fputs@plt+0x3ce20>
   42410:	movw	r2, #5676	; 0x162c
   42414:	ldr	r1, [pc, #32]	; 4243c <fputs@plt+0x3ce24>
   42418:	ldr	r3, [pc, #32]	; 42440 <fputs@plt+0x3ce28>
   4241c:	add	r0, pc, r0
   42420:	add	r1, pc, r1
   42424:	add	r3, pc, r3
   42428:	bl	76ea0 <fputs@plt+0x71888>
   4242c:	mov	r0, r4
   42430:	pop	{r4, pc}
   42434:	andeq	r8, r4, r4, lsl #1
   42438:	strdeq	pc, [r3], -r4
   4243c:	muleq	r4, r0, r0
   42440:	andeq	r8, r4, r0, lsr #30
   42444:	ldr	r3, [pc, #564]	; 42680 <fputs@plt+0x3d068>
   42448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4244c:	subs	r6, r0, #0
   42450:	ldr	r0, [pc, #556]	; 42684 <fputs@plt+0x3d06c>
   42454:	add	r3, pc, r3
   42458:	sub	sp, sp, #28
   4245c:	mov	r4, r1
   42460:	mov	r9, r2
   42464:	ldr	sl, [r3, r0]
   42468:	ldr	r3, [sl]
   4246c:	str	r3, [sp, #20]
   42470:	beq	425c0 <fputs@plt+0x3cfa8>
   42474:	cmp	r1, #0
   42478:	beq	42658 <fputs@plt+0x3d040>
   4247c:	ldrb	r5, [r6, #240]	; 0xf0
   42480:	ands	r5, r5, #1
   42484:	bne	42630 <fputs@plt+0x3d018>
   42488:	ldrb	r3, [r1, #240]	; 0xf0
   4248c:	tst	r3, #1
   42490:	addne	r8, sp, #3
   42494:	addne	r7, sp, #4
   42498:	addne	fp, sp, #8
   4249c:	beq	425e8 <fputs@plt+0x3cfd0>
   424a0:	mov	r0, r4
   424a4:	mov	r1, r8
   424a8:	mov	r2, r7
   424ac:	bl	3f3b8 <fputs@plt+0x39da0>
   424b0:	cmp	r0, #0
   424b4:	blt	42594 <fputs@plt+0x3cf7c>
   424b8:	beq	425ac <fputs@plt+0x3cf94>
   424bc:	ldrb	r5, [sp, #3]
   424c0:	mov	r0, r5
   424c4:	bl	448c4 <fputs@plt+0x3f2ac>
   424c8:	mov	r1, r5
   424cc:	cmp	r0, #0
   424d0:	mov	r0, r4
   424d4:	beq	42548 <fputs@plt+0x3cf30>
   424d8:	ldr	r2, [sp, #4]
   424dc:	bl	3f800 <fputs@plt+0x3a1e8>
   424e0:	cmp	r0, #0
   424e4:	blt	42594 <fputs@plt+0x3cf7c>
   424e8:	mov	r0, r6
   424ec:	ldrb	r1, [sp, #3]
   424f0:	ldr	r2, [sp, #4]
   424f4:	bl	3c384 <fputs@plt+0x36d6c>
   424f8:	cmp	r0, #0
   424fc:	blt	42594 <fputs@plt+0x3cf7c>
   42500:	mov	r0, r6
   42504:	mov	r1, r4
   42508:	mov	r2, #1
   4250c:	bl	42444 <fputs@plt+0x3ce2c>
   42510:	cmp	r0, #0
   42514:	blt	42594 <fputs@plt+0x3cf7c>
   42518:	mov	r0, r6
   4251c:	bl	3cca0 <fputs@plt+0x37688>
   42520:	cmp	r0, #0
   42524:	blt	42594 <fputs@plt+0x3cf7c>
   42528:	mov	r0, r4
   4252c:	bl	3f228 <fputs@plt+0x39c10>
   42530:	cmp	r0, #0
   42534:	blt	42594 <fputs@plt+0x3cf7c>
   42538:	cmp	r9, #0
   4253c:	beq	425b4 <fputs@plt+0x3cf9c>
   42540:	mov	r5, #1
   42544:	b	424a0 <fputs@plt+0x3ce88>
   42548:	mov	r2, fp
   4254c:	bl	3e9e8 <fputs@plt+0x393d0>
   42550:	cmp	r0, #0
   42554:	blt	42594 <fputs@plt+0x3cf7c>
   42558:	beq	42610 <fputs@plt+0x3cff8>
   4255c:	ldrb	r1, [sp, #3]
   42560:	mov	r0, r6
   42564:	and	r3, r1, #247	; 0xf7
   42568:	cmp	r3, #103	; 0x67
   4256c:	beq	42584 <fputs@plt+0x3cf6c>
   42570:	cmp	r1, #115	; 0x73
   42574:	beq	42584 <fputs@plt+0x3cf6c>
   42578:	mov	r2, fp
   4257c:	bl	3c37c <fputs@plt+0x36d64>
   42580:	b	4258c <fputs@plt+0x3cf74>
   42584:	ldr	r2, [sp, #8]
   42588:	bl	3c37c <fputs@plt+0x36d64>
   4258c:	cmp	r0, #0
   42590:	bge	42538 <fputs@plt+0x3cf20>
   42594:	ldr	r2, [sp, #20]
   42598:	ldr	r3, [sl]
   4259c:	cmp	r2, r3
   425a0:	bne	425bc <fputs@plt+0x3cfa4>
   425a4:	add	sp, sp, #28
   425a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   425ac:	mov	r0, r5
   425b0:	b	42594 <fputs@plt+0x3cf7c>
   425b4:	mov	r0, #1
   425b8:	b	42594 <fputs@plt+0x3cf7c>
   425bc:	bl	524c <__stack_chk_fail@plt>
   425c0:	ldr	r0, [pc, #192]	; 42688 <fputs@plt+0x3d070>
   425c4:	movw	r2, #5698	; 0x1642
   425c8:	ldr	r1, [pc, #188]	; 4268c <fputs@plt+0x3d074>
   425cc:	ldr	r3, [pc, #188]	; 42690 <fputs@plt+0x3d078>
   425d0:	add	r0, pc, r0
   425d4:	add	r1, pc, r1
   425d8:	add	r3, pc, r3
   425dc:	bl	76ea0 <fputs@plt+0x71888>
   425e0:	mvn	r0, #21
   425e4:	b	42594 <fputs@plt+0x3cf7c>
   425e8:	ldr	r0, [pc, #164]	; 42694 <fputs@plt+0x3d07c>
   425ec:	movw	r2, #5701	; 0x1645
   425f0:	ldr	r1, [pc, #160]	; 42698 <fputs@plt+0x3d080>
   425f4:	ldr	r3, [pc, #160]	; 4269c <fputs@plt+0x3d084>
   425f8:	add	r0, pc, r0
   425fc:	add	r1, pc, r1
   42600:	add	r3, pc, r3
   42604:	bl	76ea0 <fputs@plt+0x71888>
   42608:	mvn	r0, #0
   4260c:	b	42594 <fputs@plt+0x3cf7c>
   42610:	ldr	r0, [pc, #136]	; 426a0 <fputs@plt+0x3d088>
   42614:	movw	r2, #5756	; 0x167c
   42618:	ldr	r1, [pc, #132]	; 426a4 <fputs@plt+0x3d08c>
   4261c:	ldr	r3, [pc, #132]	; 426a8 <fputs@plt+0x3d090>
   42620:	add	r0, pc, r0
   42624:	add	r1, pc, r1
   42628:	add	r3, pc, r3
   4262c:	bl	76bb0 <fputs@plt+0x71598>
   42630:	ldr	r0, [pc, #116]	; 426ac <fputs@plt+0x3d094>
   42634:	movw	r2, #5700	; 0x1644
   42638:	ldr	r1, [pc, #112]	; 426b0 <fputs@plt+0x3d098>
   4263c:	ldr	r3, [pc, #112]	; 426b4 <fputs@plt+0x3d09c>
   42640:	add	r0, pc, r0
   42644:	add	r1, pc, r1
   42648:	add	r3, pc, r3
   4264c:	bl	76ea0 <fputs@plt+0x71888>
   42650:	mvn	r0, #0
   42654:	b	42594 <fputs@plt+0x3cf7c>
   42658:	ldr	r0, [pc, #88]	; 426b8 <fputs@plt+0x3d0a0>
   4265c:	movw	r2, #5699	; 0x1643
   42660:	ldr	r1, [pc, #84]	; 426bc <fputs@plt+0x3d0a4>
   42664:	ldr	r3, [pc, #84]	; 426c0 <fputs@plt+0x3d0a8>
   42668:	add	r0, pc, r0
   4266c:	add	r1, pc, r1
   42670:	add	r3, pc, r3
   42674:	bl	76ea0 <fputs@plt+0x71888>
   42678:	mvn	r0, #21
   4267c:	b	42594 <fputs@plt+0x3cf7c>
   42680:	andeq	lr, r6, r4, lsr #14
   42684:	andeq	r0, r0, r0, asr #8
   42688:	andeq	pc, r3, r0, asr #16
   4268c:	ldrdeq	r8, [r4], -ip
   42690:	andeq	r9, r4, ip, lsl #14
   42694:	andeq	r9, r4, r8, lsr #10
   42698:			; <UNDEFINED> instruction: 0x00048eb4
   4269c:	andeq	r9, r4, r4, ror #13
   426a0:	andeq	r9, r4, r0, lsl r5
   426a4:	andeq	r8, r4, ip, lsl #29
   426a8:			; <UNDEFINED> instruction: 0x000496bc
   426ac:	andeq	r9, r4, r8, asr #3
   426b0:	andeq	r8, r4, ip, ror #28
   426b4:	muleq	r4, ip, r6
   426b8:			; <UNDEFINED> instruction: 0x000494b0
   426bc:	andeq	r8, r4, r4, asr #28
   426c0:	andeq	r9, r4, r4, ror r6
   426c4:	ldr	r3, [pc, #900]	; 42a50 <fputs@plt+0x3d438>
   426c8:	cmp	r0, #0
   426cc:	ldr	r2, [pc, #896]	; 42a54 <fputs@plt+0x3d43c>
   426d0:	add	r3, pc, r3
   426d4:	push	{r4, r5, r6, r7, lr}
   426d8:	sub	sp, sp, #28
   426dc:	ldr	r7, [r3, r2]
   426e0:	mov	r6, r1
   426e4:	mov	r1, #0
   426e8:	str	r1, [sp, #16]
   426ec:	ldr	r3, [r7]
   426f0:	str	r3, [sp, #20]
   426f4:	beq	42a08 <fputs@plt+0x3d3f0>
   426f8:	cmp	r6, #0
   426fc:	beq	429c8 <fputs@plt+0x3d3b0>
   42700:	ldr	ip, [r6]
   42704:	cmp	ip, #0
   42708:	beq	42a28 <fputs@plt+0x3d410>
   4270c:	ldr	r3, [ip, #244]	; 0xf4
   42710:	ldrb	r1, [r3, #1]
   42714:	sub	r3, r1, #1
   42718:	cmp	r3, #3
   4271c:	addls	pc, pc, r3, lsl #2
   42720:	b	42a48 <fputs@plt+0x3d430>
   42724:	b	42874 <fputs@plt+0x3d25c>
   42728:	b	42828 <fputs@plt+0x3d210>
   4272c:	b	42828 <fputs@plt+0x3d210>
   42730:	b	42734 <fputs@plt+0x3d11c>
   42734:	ldr	r2, [ip, #16]
   42738:	add	r1, sp, #16
   4273c:	ldr	r3, [ip, #20]
   42740:	ldr	ip, [ip, #24]
   42744:	str	ip, [sp]
   42748:	bl	3aa10 <fputs@plt+0x353f8>
   4274c:	cmp	r0, #0
   42750:	blt	4289c <fputs@plt+0x3d284>
   42754:	ldr	r3, [r6]
   42758:	ldr	r0, [sp, #16]
   4275c:	ldr	r2, [r3, #28]
   42760:	cmp	r2, #0
   42764:	beq	42774 <fputs@plt+0x3d15c>
   42768:	ldr	r1, [r0, #28]
   4276c:	cmp	r1, #0
   42770:	beq	4297c <fputs@plt+0x3d364>
   42774:	ldr	r2, [r3, #32]
   42778:	cmp	r2, #0
   4277c:	beq	4278c <fputs@plt+0x3d174>
   42780:	ldr	r1, [r0, #32]
   42784:	cmp	r1, #0
   42788:	beq	42948 <fputs@plt+0x3d330>
   4278c:	ldr	r1, [r3, #244]	; 0xf4
   42790:	mov	r2, #1
   42794:	ldr	r3, [r0, #244]	; 0xf4
   42798:	ldrb	r1, [r1, #2]
   4279c:	ldrb	r0, [r3, #2]
   427a0:	and	r1, r1, #3
   427a4:	orr	r1, r1, r0
   427a8:	strb	r1, [r3, #2]
   427ac:	ldr	r0, [sp, #16]
   427b0:	ldr	r1, [r6]
   427b4:	bl	42444 <fputs@plt+0x3ce2c>
   427b8:	cmp	r0, #0
   427bc:	blt	4289c <fputs@plt+0x3d284>
   427c0:	ldr	r3, [r6]
   427c4:	mov	r2, #448	; 0x1c0
   427c8:	ldrd	r4, [r3, r2]
   427cc:	ldr	r1, [r3, #244]	; 0xf4
   427d0:	orrs	r2, r4, r5
   427d4:	beq	428cc <fputs@plt+0x3d2b4>
   427d8:	ldrb	r3, [r1, #3]
   427dc:	ldr	r0, [sp, #16]
   427e0:	cmp	r3, #2
   427e4:	ldrb	r2, [r1]
   427e8:	ldr	r3, [r1, #8]
   427ec:	beq	428e4 <fputs@plt+0x3d2cc>
   427f0:	cmp	r2, #108	; 0x6c
   427f4:	ldreq	r2, [r1, #8]
   427f8:	revne	r2, r3
   427fc:	mov	r3, #0
   42800:	strd	r4, [sp]
   42804:	bl	3e4d0 <fputs@plt+0x38eb8>
   42808:	cmp	r0, #0
   4280c:	blt	4289c <fputs@plt+0x3d284>
   42810:	ldr	r0, [r6]
   42814:	bl	3a9b0 <fputs@plt+0x35398>
   42818:	ldr	r3, [sp, #16]
   4281c:	mov	r4, #0
   42820:	str	r3, [r6]
   42824:	b	428b0 <fputs@plt+0x3d298>
   42828:	bl	3883c <fputs@plt+0x33224>
   4282c:	cmp	r0, #0
   42830:	str	r0, [sp, #16]
   42834:	beq	429bc <fputs@plt+0x3d3a4>
   42838:	ldr	r3, [r6]
   4283c:	ldrd	r4, [r3, #8]
   42840:	mov	r2, r4
   42844:	mov	r3, r5
   42848:	strd	r4, [r0, #8]
   4284c:	bl	39d5c <fputs@plt+0x34744>
   42850:	cmp	r0, #0
   42854:	blt	4289c <fputs@plt+0x3d284>
   42858:	ldr	r3, [r6]
   4285c:	ldr	r2, [r3, #244]	; 0xf4
   42860:	ldrb	r2, [r2, #1]
   42864:	cmp	r2, #3
   42868:	beq	428fc <fputs@plt+0x3d2e4>
   4286c:	ldr	r0, [sp, #16]
   42870:	b	4275c <fputs@plt+0x3d144>
   42874:	ldr	lr, [ip, #20]
   42878:	add	r1, sp, #16
   4287c:	ldr	r2, [ip, #28]
   42880:	ldr	r3, [ip, #16]
   42884:	str	lr, [sp]
   42888:	ldr	ip, [ip, #24]
   4288c:	str	ip, [sp, #4]
   42890:	bl	3a4bc <fputs@plt+0x34ea4>
   42894:	cmp	r0, #0
   42898:	bge	42754 <fputs@plt+0x3d13c>
   4289c:	mov	r4, r0
   428a0:	ldr	r0, [sp, #16]
   428a4:	cmp	r0, #0
   428a8:	beq	428b0 <fputs@plt+0x3d298>
   428ac:	bl	3a9b0 <fputs@plt+0x35398>
   428b0:	ldr	r2, [sp, #20]
   428b4:	mov	r0, r4
   428b8:	ldr	r3, [r7]
   428bc:	cmp	r2, r3
   428c0:	bne	429c4 <fputs@plt+0x3d3ac>
   428c4:	add	sp, sp, #28
   428c8:	pop	{r4, r5, r6, r7, pc}
   428cc:	ldrb	r3, [r1, #2]
   428d0:	tst	r3, #1
   428d4:	movweq	r4, #30784	; 0x7840
   428d8:	moveq	r5, #0
   428dc:	movteq	r4, #381	; 0x17d
   428e0:	b	427d8 <fputs@plt+0x3d1c0>
   428e4:	cmp	r2, #108	; 0x6c
   428e8:	ldr	r2, [r1, #12]
   428ec:	beq	429b0 <fputs@plt+0x3d398>
   428f0:	rev	r2, r2
   428f4:	rev	r3, r3
   428f8:	b	42800 <fputs@plt+0x3d1e8>
   428fc:	ldr	r2, [r3, #36]	; 0x24
   42900:	ldr	r0, [sp, #16]
   42904:	cmp	r2, #0
   42908:	beq	4275c <fputs@plt+0x3d144>
   4290c:	mov	ip, #115	; 0x73
   42910:	str	r2, [sp, #4]
   42914:	add	r1, r0, #40	; 0x28
   42918:	mov	r2, #4
   4291c:	mov	r3, #0
   42920:	str	ip, [sp]
   42924:	str	r1, [sp, #8]
   42928:	bl	38028 <fputs@plt+0x32a10>
   4292c:	cmp	r0, #0
   42930:	blt	4289c <fputs@plt+0x3d284>
   42934:	ldr	r0, [sp, #16]
   42938:	mvn	r3, #0
   4293c:	str	r3, [r0, #44]	; 0x2c
   42940:	ldr	r3, [r6]
   42944:	b	4275c <fputs@plt+0x3d144>
   42948:	add	r3, r0, #32
   4294c:	str	r2, [sp, #4]
   42950:	str	r3, [sp, #8]
   42954:	mov	r2, #115	; 0x73
   42958:	mov	r3, #0
   4295c:	str	r2, [sp]
   42960:	mov	r2, #7
   42964:	bl	38028 <fputs@plt+0x32a10>
   42968:	cmp	r0, #0
   4296c:	blt	4289c <fputs@plt+0x3d284>
   42970:	ldr	r0, [sp, #16]
   42974:	ldr	r3, [r6]
   42978:	b	4278c <fputs@plt+0x3d174>
   4297c:	add	r3, r0, #28
   42980:	str	r2, [sp, #4]
   42984:	str	r3, [sp, #8]
   42988:	mov	r2, #115	; 0x73
   4298c:	mov	r3, #0
   42990:	str	r2, [sp]
   42994:	mov	r2, #6
   42998:	bl	38028 <fputs@plt+0x32a10>
   4299c:	cmp	r0, #0
   429a0:	blt	4289c <fputs@plt+0x3d284>
   429a4:	ldr	r3, [r6]
   429a8:	ldr	r0, [sp, #16]
   429ac:	b	42774 <fputs@plt+0x3d15c>
   429b0:	ldr	r2, [r1, #8]
   429b4:	ldr	r3, [r1, #12]
   429b8:	b	42800 <fputs@plt+0x3d1e8>
   429bc:	mvn	r4, #11
   429c0:	b	428b0 <fputs@plt+0x3d298>
   429c4:	bl	524c <__stack_chk_fail@plt>
   429c8:	ldr	r0, [pc, #136]	; 42a58 <fputs@plt+0x3d440>
   429cc:	movw	r2, #5810	; 0x16b2
   429d0:	ldr	r1, [pc, #132]	; 42a5c <fputs@plt+0x3d444>
   429d4:	ldr	r3, [pc, #132]	; 42a60 <fputs@plt+0x3d448>
   429d8:	add	r0, pc, r0
   429dc:	add	r1, pc, r1
   429e0:	add	r3, pc, r3
   429e4:	bl	76bb0 <fputs@plt+0x71598>
   429e8:	ldr	r3, [sp, #16]
   429ec:	mov	r4, r0
   429f0:	cmp	r3, #0
   429f4:	beq	42a00 <fputs@plt+0x3d3e8>
   429f8:	mov	r0, r3
   429fc:	bl	3a9b0 <fputs@plt+0x35398>
   42a00:	mov	r0, r4
   42a04:	bl	54f8 <_Unwind_Resume@plt>
   42a08:	ldr	r0, [pc, #84]	; 42a64 <fputs@plt+0x3d44c>
   42a0c:	movw	r2, #5809	; 0x16b1
   42a10:	ldr	r1, [pc, #80]	; 42a68 <fputs@plt+0x3d450>
   42a14:	ldr	r3, [pc, #80]	; 42a6c <fputs@plt+0x3d454>
   42a18:	add	r0, pc, r0
   42a1c:	add	r1, pc, r1
   42a20:	add	r3, pc, r3
   42a24:	bl	76bb0 <fputs@plt+0x71598>
   42a28:	ldr	r0, [pc, #64]	; 42a70 <fputs@plt+0x3d458>
   42a2c:	movw	r2, #5811	; 0x16b3
   42a30:	ldr	r1, [pc, #60]	; 42a74 <fputs@plt+0x3d45c>
   42a34:	ldr	r3, [pc, #60]	; 42a78 <fputs@plt+0x3d460>
   42a38:	add	r0, pc, r0
   42a3c:	add	r1, pc, r1
   42a40:	add	r3, pc, r3
   42a44:	bl	76bb0 <fputs@plt+0x71598>
   42a48:	mvn	r4, #21
   42a4c:	b	428b0 <fputs@plt+0x3d298>
   42a50:	andeq	lr, r6, r8, lsr #9
   42a54:	andeq	r0, r0, r0, asr #8
   42a58:	andeq	pc, r3, r8, lsr r4	; <UNPREDICTABLE>
   42a5c:	ldrdeq	r8, [r4], -r4
   42a60:	andeq	r8, r4, ip, ror #19
   42a64:	strdeq	r8, [r4], -r0
   42a68:	muleq	r4, r4, sl
   42a6c:	andeq	r8, r4, ip, lsr #19
   42a70:	muleq	r4, ip, r1
   42a74:	andeq	r8, r4, r4, ror sl
   42a78:	andeq	r8, r4, ip, lsl #19
   42a7c:	push	{r3, r4, r5, r6, r7, lr}
   42a80:	subs	r6, r0, #0
   42a84:	mov	r7, r1
   42a88:	mov	r4, r2
   42a8c:	beq	42b34 <fputs@plt+0x3d51c>
   42a90:	cmp	r2, #0
   42a94:	blt	42b14 <fputs@plt+0x3d4fc>
   42a98:	ldr	r2, [r6, #108]	; 0x6c
   42a9c:	cmp	r2, #0
   42aa0:	beq	42af4 <fputs@plt+0x3d4dc>
   42aa4:	bl	65740 <fputs@plt+0x60128>
   42aa8:	mov	r5, r0
   42aac:	bl	65740 <fputs@plt+0x60128>
   42ab0:	cmp	r4, r0
   42ab4:	bhi	42aec <fputs@plt+0x3d4d4>
   42ab8:	ands	r3, r5, #31
   42abc:	asr	r0, r4, #5
   42ac0:	ldr	r1, [r6, #108]	; 0x6c
   42ac4:	and	r4, r4, #31
   42ac8:	movne	r3, #1
   42acc:	add	r5, r3, r5, lsr #5
   42ad0:	mov	r2, #1
   42ad4:	mla	r7, r7, r5, r0
   42ad8:	ldr	r3, [r1, r7, lsl #2]
   42adc:	ands	r3, r3, r2, lsl r4
   42ae0:	moveq	r0, #0
   42ae4:	movne	r0, #1
   42ae8:	pop	{r3, r4, r5, r6, r7, pc}
   42aec:	mov	r0, #0
   42af0:	pop	{r3, r4, r5, r6, r7, pc}
   42af4:	ldr	r0, [pc, #88]	; 42b54 <fputs@plt+0x3d53c>
   42af8:	movw	r2, #594	; 0x252
   42afc:	ldr	r1, [pc, #84]	; 42b58 <fputs@plt+0x3d540>
   42b00:	ldr	r3, [pc, #84]	; 42b5c <fputs@plt+0x3d544>
   42b04:	add	r0, pc, r0
   42b08:	add	r1, pc, r1
   42b0c:	add	r3, pc, r3
   42b10:	bl	76bb0 <fputs@plt+0x71598>
   42b14:	ldr	r0, [pc, #68]	; 42b60 <fputs@plt+0x3d548>
   42b18:	movw	r2, #593	; 0x251
   42b1c:	ldr	r1, [pc, #64]	; 42b64 <fputs@plt+0x3d54c>
   42b20:	ldr	r3, [pc, #64]	; 42b68 <fputs@plt+0x3d550>
   42b24:	add	r0, pc, r0
   42b28:	add	r1, pc, r1
   42b2c:	add	r3, pc, r3
   42b30:	bl	76bb0 <fputs@plt+0x71598>
   42b34:	ldr	r0, [pc, #48]	; 42b6c <fputs@plt+0x3d554>
   42b38:	mov	r2, #592	; 0x250
   42b3c:	ldr	r1, [pc, #44]	; 42b70 <fputs@plt+0x3d558>
   42b40:	ldr	r3, [pc, #44]	; 42b74 <fputs@plt+0x3d55c>
   42b44:	add	r0, pc, r0
   42b48:	add	r1, pc, r1
   42b4c:	add	r3, pc, r3
   42b50:	bl	76bb0 <fputs@plt+0x71598>
   42b54:	andeq	r9, r4, ip, lsl #9
   42b58:	andeq	r9, r4, r4, asr r4
   42b5c:	andeq	r9, r4, r4, lsl #13
   42b60:	andeq	r9, r4, ip, asr r4
   42b64:	andeq	r9, r4, r4, lsr r4
   42b68:	andeq	r9, r4, r4, ror #12
   42b6c:	andeq	r4, r5, r4, ror #6
   42b70:	andeq	r9, r4, r4, lsl r4
   42b74:	andeq	r9, r4, r4, asr #12
   42b78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42b7c:	subs	sl, r0, #0
   42b80:	mov	r5, r1
   42b84:	mov	r4, r2
   42b88:	beq	42c88 <fputs@plt+0x3d670>
   42b8c:	cmp	r2, #0
   42b90:	beq	42c68 <fputs@plt+0x3d650>
   42b94:	bl	65740 <fputs@plt+0x60128>
   42b98:	ldr	r1, [pc, #264]	; 42ca8 <fputs@plt+0x3d690>
   42b9c:	add	r1, pc, r1
   42ba0:	ands	r3, r0, #31
   42ba4:	mov	r2, r0
   42ba8:	mov	r0, r4
   42bac:	movne	r3, #1
   42bb0:	add	r6, r3, r2, lsr #5
   42bb4:	bl	53fc <strspn@plt>
   42bb8:	add	r4, r4, r0
   42bbc:	mov	r0, r4
   42bc0:	bl	4fc4 <strlen@plt>
   42bc4:	tst	r0, #7
   42bc8:	bne	42c40 <fputs@plt+0x3d628>
   42bcc:	lsr	r9, r0, #3
   42bd0:	cmp	r6, r9
   42bd4:	bcc	42c40 <fputs@plt+0x3d628>
   42bd8:	ldr	r3, [sl, #108]	; 0x6c
   42bdc:	cmp	r3, #0
   42be0:	beq	42c48 <fputs@plt+0x3d630>
   42be4:	cmp	r9, #0
   42be8:	beq	42c38 <fputs@plt+0x3d620>
   42bec:	sub	r7, r9, #-1073741823	; 0xc0000001
   42bf0:	mov	r8, #0
   42bf4:	mla	r5, r5, r6, r7
   42bf8:	lsl	r7, r5, #2
   42bfc:	add	r6, r4, #8
   42c00:	mov	r5, #0
   42c04:	ldrb	r0, [r4], #1
   42c08:	bl	6755c <fputs@plt+0x61f44>
   42c0c:	cmp	r0, #0
   42c10:	blt	42c40 <fputs@plt+0x3d628>
   42c14:	cmp	r4, r6
   42c18:	orr	r5, r0, r5, lsl #4
   42c1c:	bne	42c04 <fputs@plt+0x3d5ec>
   42c20:	add	r8, r8, #1
   42c24:	ldr	r3, [sl, #108]	; 0x6c
   42c28:	cmp	r8, r9
   42c2c:	str	r5, [r3, r7]
   42c30:	sub	r7, r7, #4
   42c34:	bne	42bfc <fputs@plt+0x3d5e4>
   42c38:	mov	r0, #0
   42c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42c40:	mvn	r0, #21
   42c44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42c48:	lsl	r0, r6, #2
   42c4c:	mov	r1, #4
   42c50:	bl	4d18 <calloc@plt>
   42c54:	cmp	r0, #0
   42c58:	str	r0, [sl, #108]	; 0x6c
   42c5c:	bne	42be4 <fputs@plt+0x3d5cc>
   42c60:	mvn	r0, #11
   42c64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42c68:	ldr	r0, [pc, #60]	; 42cac <fputs@plt+0x3d694>
   42c6c:	mov	r2, #648	; 0x288
   42c70:	ldr	r1, [pc, #56]	; 42cb0 <fputs@plt+0x3d698>
   42c74:	ldr	r3, [pc, #56]	; 42cb4 <fputs@plt+0x3d69c>
   42c78:	add	r0, pc, r0
   42c7c:	add	r1, pc, r1
   42c80:	add	r3, pc, r3
   42c84:	bl	76bb0 <fputs@plt+0x71598>
   42c88:	ldr	r0, [pc, #40]	; 42cb8 <fputs@plt+0x3d6a0>
   42c8c:	movw	r2, #647	; 0x287
   42c90:	ldr	r1, [pc, #36]	; 42cbc <fputs@plt+0x3d6a4>
   42c94:	ldr	r3, [pc, #36]	; 42cc0 <fputs@plt+0x3d6a8>
   42c98:	add	r0, pc, r0
   42c9c:	add	r1, pc, r1
   42ca0:	add	r3, pc, r3
   42ca4:	bl	76bb0 <fputs@plt+0x71598>
   42ca8:	muleq	r3, r4, r4
   42cac:	strdeq	r0, [r5], -r8
   42cb0:	andeq	r9, r4, r0, ror #5
   42cb4:	andeq	r9, r4, r0, ror r5
   42cb8:	andeq	r4, r5, r0, lsl r2
   42cbc:	andeq	r9, r4, r0, asr #5
   42cc0:	andeq	r9, r4, r0, asr r5
   42cc4:	push	{r4, lr}
   42cc8:	subs	r4, r0, #0
   42ccc:	beq	42d0c <fputs@plt+0x3d6f4>
   42cd0:	ldr	r0, [r4, #92]	; 0x5c
   42cd4:	bl	4e5c <free@plt>
   42cd8:	ldr	r0, [r4, #96]	; 0x60
   42cdc:	bl	4e5c <free@plt>
   42ce0:	ldr	r0, [r4, #100]	; 0x64
   42ce4:	bl	4e5c <free@plt>
   42ce8:	ldr	r0, [r4, #104]	; 0x68
   42cec:	bl	4e5c <free@plt>
   42cf0:	ldr	r0, [r4, #144]	; 0x90
   42cf4:	bl	4e5c <free@plt>
   42cf8:	ldr	r0, [r4, #128]	; 0x80
   42cfc:	bl	4e5c <free@plt>
   42d00:	ldr	r0, [r4, #84]	; 0x54
   42d04:	pop	{r4, lr}
   42d08:	b	74690 <fputs@plt+0x6f078>
   42d0c:	ldr	r0, [pc, #24]	; 42d2c <fputs@plt+0x3d714>
   42d10:	mov	r2, #45	; 0x2d
   42d14:	ldr	r1, [pc, #20]	; 42d30 <fputs@plt+0x3d718>
   42d18:	ldr	r3, [pc, #20]	; 42d34 <fputs@plt+0x3d71c>
   42d1c:	add	r0, pc, r0
   42d20:	add	r1, pc, r1
   42d24:	add	r3, pc, r3
   42d28:	bl	76bb0 <fputs@plt+0x71598>
   42d2c:	andeq	r4, r5, ip, lsl #3
   42d30:	andeq	r9, r4, ip, lsr r2
   42d34:	andeq	r9, r4, ip, asr r4
   42d38:	push	{r4, lr}
   42d3c:	subs	r4, r0, #0
   42d40:	beq	42d7c <fputs@plt+0x3d764>
   42d44:	ldrb	r3, [r4]
   42d48:	cmp	r3, #0
   42d4c:	beq	42d6c <fputs@plt+0x3d754>
   42d50:	ldr	r3, [r4, #4]
   42d54:	cmp	r3, #0
   42d58:	addne	r3, r3, #1
   42d5c:	strne	r3, [r4, #4]
   42d60:	beq	42da0 <fputs@plt+0x3d788>
   42d64:	mov	r0, r4
   42d68:	pop	{r4, pc}
   42d6c:	sub	r0, r4, #48	; 0x30
   42d70:	bl	3a92c <fputs@plt+0x35314>
   42d74:	mov	r0, r4
   42d78:	pop	{r4, pc}
   42d7c:	ldr	r0, [pc, #60]	; 42dc0 <fputs@plt+0x3d7a8>
   42d80:	mov	r2, #67	; 0x43
   42d84:	ldr	r1, [pc, #56]	; 42dc4 <fputs@plt+0x3d7ac>
   42d88:	ldr	r3, [pc, #56]	; 42dc8 <fputs@plt+0x3d7b0>
   42d8c:	add	r0, pc, r0
   42d90:	add	r1, pc, r1
   42d94:	add	r3, pc, r3
   42d98:	bl	76ea0 <fputs@plt+0x71888>
   42d9c:	b	42d64 <fputs@plt+0x3d74c>
   42da0:	ldr	r0, [pc, #36]	; 42dcc <fputs@plt+0x3d7b4>
   42da4:	mov	r2, #70	; 0x46
   42da8:	ldr	r1, [pc, #32]	; 42dd0 <fputs@plt+0x3d7b8>
   42dac:	ldr	r3, [pc, #32]	; 42dd4 <fputs@plt+0x3d7bc>
   42db0:	add	r0, pc, r0
   42db4:	add	r1, pc, r1
   42db8:	add	r3, pc, r3
   42dbc:	bl	76bb0 <fputs@plt+0x71598>
   42dc0:	andeq	r4, r5, ip, lsl r1
   42dc4:	andeq	r9, r4, ip, asr #3
   42dc8:	andeq	r9, r4, r4, lsl #8
   42dcc:	strdeq	r9, [r4], -r0
   42dd0:	andeq	r9, r4, r8, lsr #3
   42dd4:	andeq	r9, r4, r0, ror #7
   42dd8:	push	{r3, r4, r5, lr}
   42ddc:	subs	r4, r0, #0
   42de0:	beq	42e0c <fputs@plt+0x3d7f4>
   42de4:	ldrb	r3, [r4]
   42de8:	cmp	r3, #0
   42dec:	beq	42e14 <fputs@plt+0x3d7fc>
   42df0:	ldr	r5, [r4, #4]
   42df4:	cmp	r5, #0
   42df8:	beq	42ea0 <fputs@plt+0x3d888>
   42dfc:	sub	r5, r5, #1
   42e00:	str	r5, [r4, #4]
   42e04:	cmp	r5, #0
   42e08:	beq	42e24 <fputs@plt+0x3d80c>
   42e0c:	mov	r0, #0
   42e10:	pop	{r3, r4, r5, pc}
   42e14:	sub	r0, r4, #48	; 0x30
   42e18:	bl	3a9b0 <fputs@plt+0x35398>
   42e1c:	mov	r0, #0
   42e20:	pop	{r3, r4, r5, pc}
   42e24:	ldr	r0, [r4, #64]	; 0x40
   42e28:	bl	4e5c <free@plt>
   42e2c:	ldr	r0, [r4, #68]	; 0x44
   42e30:	bl	4e5c <free@plt>
   42e34:	ldr	r0, [r4, #72]	; 0x48
   42e38:	bl	4e5c <free@plt>
   42e3c:	ldr	r0, [r4, #76]	; 0x4c
   42e40:	bl	4e5c <free@plt>
   42e44:	ldr	r0, [r4, #88]	; 0x58
   42e48:	bl	4e5c <free@plt>
   42e4c:	ldr	r0, [r4, #108]	; 0x6c
   42e50:	bl	4e5c <free@plt>
   42e54:	ldr	r0, [r4, #120]	; 0x78
   42e58:	bl	4e5c <free@plt>
   42e5c:	ldr	r0, [r4, #124]	; 0x7c
   42e60:	bl	4e5c <free@plt>
   42e64:	ldr	r0, [r4, #136]	; 0x88
   42e68:	bl	4e5c <free@plt>
   42e6c:	ldr	r0, [r4, #140]	; 0x8c
   42e70:	bl	4e5c <free@plt>
   42e74:	ldr	r0, [r4, #48]	; 0x30
   42e78:	bl	4e5c <free@plt>
   42e7c:	ldr	r0, [r4, #128]	; 0x80
   42e80:	bl	74690 <fputs@plt+0x6f078>
   42e84:	mov	r0, r4
   42e88:	str	r5, [r4, #128]	; 0x80
   42e8c:	bl	42cc4 <fputs@plt+0x3d6ac>
   42e90:	mov	r0, r4
   42e94:	bl	4e5c <free@plt>
   42e98:	mov	r0, #0
   42e9c:	pop	{r3, r4, r5, pc}
   42ea0:	ldr	r0, [pc, #24]	; 42ec0 <fputs@plt+0x3d8a8>
   42ea4:	mov	r2, #90	; 0x5a
   42ea8:	ldr	r1, [pc, #20]	; 42ec4 <fputs@plt+0x3d8ac>
   42eac:	ldr	r3, [pc, #20]	; 42ec8 <fputs@plt+0x3d8b0>
   42eb0:	add	r0, pc, r0
   42eb4:	add	r1, pc, r1
   42eb8:	add	r3, pc, r3
   42ebc:	bl	76bb0 <fputs@plt+0x71598>
   42ec0:	strdeq	r9, [r4], -r0
   42ec4:	andeq	r9, r4, r8, lsr #1
   42ec8:	strdeq	r9, [r4], -r4
   42ecc:	push	{r3, lr}
   42ed0:	mov	r1, #152	; 0x98
   42ed4:	mov	r0, #1
   42ed8:	bl	4d18 <calloc@plt>
   42edc:	cmp	r0, #0
   42ee0:	movne	r3, #1
   42ee4:	strbne	r3, [r0]
   42ee8:	strne	r3, [r0, #4]
   42eec:	pop	{r3, pc}
   42ef0:	cmp	r0, #0
   42ef4:	push	{r3, r4, r5, lr}
   42ef8:	beq	42f30 <fputs@plt+0x3d918>
   42efc:	cmp	r1, #0
   42f00:	beq	42f58 <fputs@plt+0x3d940>
   42f04:	ldrd	r2, [r0, #8]
   42f08:	mov	r4, #4
   42f0c:	mov	r5, #0
   42f10:	and	r2, r2, r4
   42f14:	and	r3, r3, r5
   42f18:	orrs	ip, r2, r3
   42f1c:	ldrne	r3, [r0, #16]
   42f20:	movne	r0, #0
   42f24:	mvneq	r0, #60	; 0x3c
   42f28:	strne	r3, [r1]
   42f2c:	pop	{r3, r4, r5, pc}
   42f30:	ldr	r0, [pc, #72]	; 42f80 <fputs@plt+0x3d968>
   42f34:	mov	r2, #175	; 0xaf
   42f38:	ldr	r1, [pc, #68]	; 42f84 <fputs@plt+0x3d96c>
   42f3c:	ldr	r3, [pc, #68]	; 42f88 <fputs@plt+0x3d970>
   42f40:	add	r0, pc, r0
   42f44:	add	r1, pc, r1
   42f48:	add	r3, pc, r3
   42f4c:	bl	76ea0 <fputs@plt+0x71888>
   42f50:	mvn	r0, #21
   42f54:	pop	{r3, r4, r5, pc}
   42f58:	ldr	r0, [pc, #44]	; 42f8c <fputs@plt+0x3d974>
   42f5c:	mov	r2, #176	; 0xb0
   42f60:	ldr	r1, [pc, #40]	; 42f90 <fputs@plt+0x3d978>
   42f64:	ldr	r3, [pc, #40]	; 42f94 <fputs@plt+0x3d97c>
   42f68:	add	r0, pc, r0
   42f6c:	add	r1, pc, r1
   42f70:	add	r3, pc, r3
   42f74:	bl	76ea0 <fputs@plt+0x71888>
   42f78:	mvn	r0, #21
   42f7c:	pop	{r3, r4, r5, pc}
   42f80:	andeq	r3, r5, r8, ror #30
   42f84:	andeq	r9, r4, r8, lsl r0
   42f88:	andeq	r9, r4, r8, ror r2
   42f8c:	andeq	r0, r5, ip, asr r9
   42f90:	strdeq	r8, [r4], -r0
   42f94:	andeq	r9, r4, r0, asr r2
   42f98:	cmp	r0, #0
   42f9c:	push	{r3, r4, r5, lr}
   42fa0:	beq	42fd8 <fputs@plt+0x3d9c0>
   42fa4:	cmp	r1, #0
   42fa8:	beq	43000 <fputs@plt+0x3d9e8>
   42fac:	ldrd	r2, [r0, #8]
   42fb0:	mov	r4, #8
   42fb4:	mov	r5, #0
   42fb8:	and	r2, r2, r4
   42fbc:	and	r3, r3, r5
   42fc0:	orrs	ip, r2, r3
   42fc4:	ldrne	r3, [r0, #20]
   42fc8:	movne	r0, #0
   42fcc:	mvneq	r0, #60	; 0x3c
   42fd0:	strne	r3, [r1]
   42fd4:	pop	{r3, r4, r5, pc}
   42fd8:	ldr	r0, [pc, #72]	; 43028 <fputs@plt+0x3da10>
   42fdc:	mov	r2, #186	; 0xba
   42fe0:	ldr	r1, [pc, #68]	; 4302c <fputs@plt+0x3da14>
   42fe4:	ldr	r3, [pc, #68]	; 43030 <fputs@plt+0x3da18>
   42fe8:	add	r0, pc, r0
   42fec:	add	r1, pc, r1
   42ff0:	add	r3, pc, r3
   42ff4:	bl	76ea0 <fputs@plt+0x71888>
   42ff8:	mvn	r0, #21
   42ffc:	pop	{r3, r4, r5, pc}
   43000:	ldr	r0, [pc, #44]	; 43034 <fputs@plt+0x3da1c>
   43004:	mov	r2, #187	; 0xbb
   43008:	ldr	r1, [pc, #40]	; 43038 <fputs@plt+0x3da20>
   4300c:	ldr	r3, [pc, #40]	; 4303c <fputs@plt+0x3da24>
   43010:	add	r0, pc, r0
   43014:	add	r1, pc, r1
   43018:	add	r3, pc, r3
   4301c:	bl	76ea0 <fputs@plt+0x71888>
   43020:	mvn	r0, #21
   43024:	pop	{r3, r4, r5, pc}
   43028:	andeq	r3, r5, r0, asr #29
   4302c:	andeq	r8, r4, r0, ror pc
   43030:	andeq	r9, r4, r8, ror #3
   43034:	andeq	r8, r4, r0, lsr #31
   43038:	andeq	r8, r4, r8, asr #30
   4303c:	andeq	r9, r4, r0, asr #3
   43040:	push	{r3, r4, r5, r6, r7, lr}
   43044:	subs	r3, r0, #0
   43048:	beq	43088 <fputs@plt+0x3da70>
   4304c:	cmp	r1, #0
   43050:	blt	430b0 <fputs@plt+0x3da98>
   43054:	ldrd	r6, [r3, #8]
   43058:	mov	r4, #2097152	; 0x200000
   4305c:	mov	r5, #0
   43060:	and	r4, r4, r6
   43064:	and	r5, r5, r7
   43068:	orrs	r3, r4, r5
   4306c:	beq	43080 <fputs@plt+0x3da68>
   43070:	mov	r2, r1
   43074:	mov	r1, #2
   43078:	pop	{r3, r4, r5, r6, r7, lr}
   4307c:	b	42a7c <fputs@plt+0x3d464>
   43080:	mvn	r0, #60	; 0x3c
   43084:	pop	{r3, r4, r5, r6, r7, pc}
   43088:	ldr	r0, [pc, #72]	; 430d8 <fputs@plt+0x3dac0>
   4308c:	mov	r2, #604	; 0x25c
   43090:	ldr	r1, [pc, #68]	; 430dc <fputs@plt+0x3dac4>
   43094:	ldr	r3, [pc, #68]	; 430e0 <fputs@plt+0x3dac8>
   43098:	add	r0, pc, r0
   4309c:	add	r1, pc, r1
   430a0:	add	r3, pc, r3
   430a4:	bl	76ea0 <fputs@plt+0x71888>
   430a8:	mvn	r0, #21
   430ac:	pop	{r3, r4, r5, r6, r7, pc}
   430b0:	ldr	r0, [pc, #44]	; 430e4 <fputs@plt+0x3dacc>
   430b4:	movw	r2, #605	; 0x25d
   430b8:	ldr	r1, [pc, #40]	; 430e8 <fputs@plt+0x3dad0>
   430bc:	ldr	r3, [pc, #40]	; 430ec <fputs@plt+0x3dad4>
   430c0:	add	r0, pc, r0
   430c4:	add	r1, pc, r1
   430c8:	add	r3, pc, r3
   430cc:	bl	76ea0 <fputs@plt+0x71888>
   430d0:	mvn	r0, #21
   430d4:	pop	{r3, r4, r5, r6, r7, pc}
   430d8:	andeq	r3, r5, r0, lsl lr
   430dc:	andeq	r8, r4, r0, asr #29
   430e0:	andeq	r8, r4, r0, ror lr
   430e4:	andeq	r8, r4, r0, asr #29
   430e8:	muleq	r4, r8, lr
   430ec:	andeq	r8, r4, r8, asr #28
   430f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   430f4:	add	fp, sp, #32
   430f8:	ldr	r1, [pc, #2764]	; 43bcc <fputs@plt+0x3e5b4>
   430fc:	sub	sp, sp, #2128	; 0x850
   43100:	sub	sp, sp, #12
   43104:	subs	r6, r0, #0
   43108:	ldr	r0, [pc, #2752]	; 43bd0 <fputs@plt+0x3e5b8>
   4310c:	add	r1, pc, r1
   43110:	ldr	r7, [r1, r0]
   43114:	ldr	r1, [r7]
   43118:	str	r1, [fp, #-40]	; 0xffffffd8
   4311c:	beq	43b78 <fputs@plt+0x3e560>
   43120:	ldrb	r1, [r6]
   43124:	cmp	r1, #0
   43128:	beq	43b58 <fputs@plt+0x3e540>
   4312c:	cmp	r2, #0
   43130:	sbcs	r0, r3, #0
   43134:	blt	43158 <fputs@plt+0x3db40>
   43138:	mov	r8, #0
   4313c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   43140:	mov	r0, r8
   43144:	ldr	r3, [r7]
   43148:	cmp	r2, r3
   4314c:	bne	43b54 <fputs@plt+0x3e53c>
   43150:	sub	sp, fp, #32
   43154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43158:	ldrd	r0, [r6, #8]
   4315c:	bic	r8, r2, r0
   43160:	bic	r9, r3, r1
   43164:	orrs	r2, r8, r9
   43168:	beq	43138 <fputs@plt+0x3db20>
   4316c:	ldr	r3, [fp, #4]
   43170:	mov	r2, #1
   43174:	cmp	r3, #0
   43178:	mov	r3, #0
   4317c:	ble	432f4 <fputs@plt+0x3dcdc>
   43180:	ldr	r4, [fp, #4]
   43184:	orr	r0, r0, r2
   43188:	orr	r1, r1, r3
   4318c:	strd	r0, [r6, #8]
   43190:	str	r4, [r6, #56]	; 0x38
   43194:	ldr	r2, [fp, #8]
   43198:	cmp	r2, #0
   4319c:	ble	435c4 <fputs@plt+0x3dfac>
   431a0:	ldr	ip, [fp, #8]
   431a4:	mov	r2, #2
   431a8:	mov	r3, #0
   431ac:	orr	r0, r0, r2
   431b0:	orr	r1, r1, r3
   431b4:	strd	r0, [r6, #8]
   431b8:	str	ip, [r6, #60]	; 0x3c
   431bc:	movw	r2, #2044	; 0x7fc
   431c0:	movt	r2, #480	; 0x1e0
   431c4:	mov	r3, #0
   431c8:	and	r2, r2, r8
   431cc:	and	r3, r3, r9
   431d0:	orrs	r0, r2, r3
   431d4:	beq	433c4 <fputs@plt+0x3ddac>
   431d8:	ldr	r1, [fp, #4]
   431dc:	ldr	r4, [pc, #2544]	; 43bd4 <fputs@plt+0x3e5bc>
   431e0:	cmp	r1, #0
   431e4:	add	r4, pc, r4
   431e8:	bne	43794 <fputs@plt+0x3e17c>
   431ec:	ldr	r1, [pc, #2532]	; 43bd8 <fputs@plt+0x3e5c0>
   431f0:	mov	r0, r4
   431f4:	add	r1, pc, r1
   431f8:	bl	503c <fopen64@plt>
   431fc:	subs	sl, r0, #0
   43200:	beq	4392c <fputs@plt+0x3e314>
   43204:	sub	ip, fp, #2048	; 0x800
   43208:	mov	r0, #60	; 0x3c
   4320c:	mov	r1, #0
   43210:	and	r4, r8, r0
   43214:	and	r5, r9, r1
   43218:	strd	r4, [ip, #-68]	; 0xffffffbc
   4321c:	sub	r4, fp, #2080	; 0x820
   43220:	sub	r5, fp, #2080	; 0x820
   43224:	sub	r4, r4, #4
   43228:	sub	r5, r5, #8
   4322c:	mov	r2, #960	; 0x3c0
   43230:	mov	r3, #0
   43234:	and	r0, r8, r2
   43238:	and	r1, r9, r3
   4323c:	strd	r0, [ip, #-76]	; 0xffffffb4
   43240:	mov	r0, #1024	; 0x400
   43244:	mov	r1, #0
   43248:	and	r0, r0, r8
   4324c:	and	r1, r1, r9
   43250:	strd	r0, [ip, #-84]	; 0xffffffac
   43254:	mov	r0, r5
   43258:	mov	r1, #2048	; 0x800
   4325c:	mov	r2, sl
   43260:	bl	4c70 <fgets@plt>
   43264:	cmp	r0, #0
   43268:	beq	43b2c <fputs@plt+0x3e514>
   4326c:	mov	r0, r5
   43270:	bl	66900 <fputs@plt+0x612e8>
   43274:	sub	r0, fp, #2048	; 0x800
   43278:	ldrd	r0, [r0, #-68]	; 0xffffffbc
   4327c:	orrs	r1, r0, r1
   43280:	beq	43310 <fputs@plt+0x3dcf8>
   43284:	ldr	r1, [pc, #2384]	; 43bdc <fputs@plt+0x3e5c4>
   43288:	mov	r0, r5
   4328c:	mov	r2, #4
   43290:	add	r1, pc, r1
   43294:	bl	5468 <strncmp@plt>
   43298:	cmp	r0, #0
   4329c:	bne	43310 <fputs@plt+0x3dcf8>
   432a0:	ldr	r1, [pc, #2360]	; 43be0 <fputs@plt+0x3e5c8>
   432a4:	mov	r0, r4
   432a8:	add	r1, pc, r1
   432ac:	bl	53fc <strspn@plt>
   432b0:	sub	r1, r4, #12
   432b4:	sub	r3, fp, #2096	; 0x830
   432b8:	str	r1, [sp]
   432bc:	sub	r1, r4, #8
   432c0:	str	r1, [sp, #4]
   432c4:	ldr	r1, [pc, #2328]	; 43be4 <fputs@plt+0x3e5cc>
   432c8:	sub	r3, r3, #4
   432cc:	sub	r2, r3, #4
   432d0:	add	r1, pc, r1
   432d4:	add	r0, r4, r0
   432d8:	bl	4fd0 <sscanf@plt>
   432dc:	cmp	r0, #4
   432e0:	beq	438f0 <fputs@plt+0x3e2d8>
   432e4:	mvn	r8, #4
   432e8:	mov	r0, sl
   432ec:	bl	4c64 <fclose@plt>
   432f0:	b	4313c <fputs@plt+0x3db24>
   432f4:	and	r2, r2, r0
   432f8:	and	r3, r3, r1
   432fc:	orrs	r5, r2, r3
   43300:	beq	43138 <fputs@plt+0x3db20>
   43304:	ldr	ip, [r6, #56]	; 0x38
   43308:	str	ip, [fp, #4]
   4330c:	b	43194 <fputs@plt+0x3db7c>
   43310:	sub	r2, fp, #2048	; 0x800
   43314:	ldrd	r2, [r2, #-76]	; 0xffffffb4
   43318:	orrs	r3, r2, r3
   4331c:	beq	4354c <fputs@plt+0x3df34>
   43320:	ldr	r1, [pc, #2240]	; 43be8 <fputs@plt+0x3e5d0>
   43324:	mov	r0, r5
   43328:	mov	r2, #4
   4332c:	add	r1, pc, r1
   43330:	bl	5468 <strncmp@plt>
   43334:	cmp	r0, #0
   43338:	bne	4354c <fputs@plt+0x3df34>
   4333c:	ldr	r1, [pc, #2216]	; 43bec <fputs@plt+0x3e5d4>
   43340:	mov	r0, r4
   43344:	add	r1, pc, r1
   43348:	bl	53fc <strspn@plt>
   4334c:	sub	r1, r4, #12
   43350:	sub	r3, fp, #2096	; 0x830
   43354:	str	r1, [sp]
   43358:	sub	r1, r4, #8
   4335c:	str	r1, [sp, #4]
   43360:	ldr	r1, [pc, #2184]	; 43bf0 <fputs@plt+0x3e5d8>
   43364:	sub	r3, r3, #4
   43368:	sub	r2, r3, #4
   4336c:	add	r1, pc, r1
   43370:	add	r0, r4, r0
   43374:	bl	4fd0 <sscanf@plt>
   43378:	cmp	r0, #4
   4337c:	bne	432e4 <fputs@plt+0x3dccc>
   43380:	sub	r1, fp, #2048	; 0x800
   43384:	ldrd	r2, [r6, #8]
   43388:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   4338c:	ldrd	r0, [r1, #-76]	; 0xffffffb4
   43390:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   43394:	orr	r2, r2, r0
   43398:	orr	r3, r3, r1
   4339c:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   433a0:	strd	r2, [r6, #8]
   433a4:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   433a8:	str	ip, [r6, #32]
   433ac:	str	lr, [r6, #36]	; 0x24
   433b0:	str	r0, [r6, #40]	; 0x28
   433b4:	str	r3, [r6, #44]	; 0x2c
   433b8:	b	43254 <fputs@plt+0x3dc3c>
   433bc:	mov	r0, sl
   433c0:	bl	4c64 <fclose@plt>
   433c4:	mov	r2, #33554432	; 0x2000000
   433c8:	mov	r3, #0
   433cc:	and	r2, r2, r8
   433d0:	and	r3, r3, r9
   433d4:	orrs	r4, r2, r3
   433d8:	beq	4341c <fputs@plt+0x3de04>
   433dc:	ldr	r5, [fp, #4]
   433e0:	ldr	r4, [pc, #2060]	; 43bf4 <fputs@plt+0x3e5dc>
   433e4:	cmp	r5, #0
   433e8:	add	r4, pc, r4
   433ec:	bne	436fc <fputs@plt+0x3e0e4>
   433f0:	mov	r0, r4
   433f4:	add	r1, r6, #120	; 0x78
   433f8:	bl	7dcac <fputs@plt+0x78694>
   433fc:	cmp	r0, #0
   43400:	blt	43724 <fputs@plt+0x3e10c>
   43404:	ldrd	r2, [r6, #8]
   43408:	mov	r0, #33554432	; 0x2000000
   4340c:	mov	r1, #0
   43410:	orr	r2, r2, r0
   43414:	orr	r3, r3, r1
   43418:	strd	r2, [r6, #8]
   4341c:	mov	r4, #2048	; 0x800
   43420:	mov	r5, #0
   43424:	and	r2, r8, r4
   43428:	and	r3, r9, r5
   4342c:	orrs	ip, r2, r3
   43430:	bne	43744 <fputs@plt+0x3e12c>
   43434:	mov	r4, #8192	; 0x2000
   43438:	mov	r5, #0
   4343c:	and	r2, r8, r4
   43440:	and	r3, r9, r5
   43444:	orrs	r0, r2, r3
   43448:	bne	4376c <fputs@plt+0x3e154>
   4344c:	mov	r2, #16384	; 0x4000
   43450:	mov	r3, #0
   43454:	and	r2, r2, r8
   43458:	and	r3, r3, r9
   4345c:	orrs	r1, r2, r3
   43460:	beq	434b4 <fputs@plt+0x3de9c>
   43464:	ldr	r2, [fp, #4]
   43468:	ldr	r4, [pc, #1928]	; 43bf8 <fputs@plt+0x3e5e0>
   4346c:	cmp	r2, #0
   43470:	add	r4, pc, r4
   43474:	bne	43950 <fputs@plt+0x3e338>
   43478:	mov	r0, r4
   4347c:	add	r1, r6, #76	; 0x4c
   43480:	add	r2, r6, #80	; 0x50
   43484:	bl	7d2f8 <fputs@plt+0x77ce0>
   43488:	cmp	r0, #0
   4348c:	blt	4397c <fputs@plt+0x3e364>
   43490:	ldr	r4, [r6, #80]	; 0x50
   43494:	cmp	r4, #0
   43498:	beq	43a74 <fputs@plt+0x3e45c>
   4349c:	ldrd	r2, [r6, #8]
   434a0:	mov	r0, #16384	; 0x4000
   434a4:	mov	r1, #0
   434a8:	orr	r2, r2, r0
   434ac:	orr	r3, r3, r1
   434b0:	strd	r2, [r6, #8]
   434b4:	ldr	r4, [fp, #8]
   434b8:	cmp	r4, #0
   434bc:	ble	434d8 <fputs@plt+0x3dec0>
   434c0:	mov	r2, #4096	; 0x1000
   434c4:	mov	r3, #0
   434c8:	and	r2, r2, r8
   434cc:	and	r3, r3, r9
   434d0:	orrs	r5, r2, r3
   434d4:	bne	43690 <fputs@plt+0x3e078>
   434d8:	mov	r4, #2064384	; 0x1f8000
   434dc:	mov	r5, #0
   434e0:	and	r4, r4, r8
   434e4:	and	r5, r5, r9
   434e8:	orrs	ip, r4, r5
   434ec:	bne	43828 <fputs@plt+0x3e210>
   434f0:	mov	r4, #67108864	; 0x4000000
   434f4:	mov	r5, #0
   434f8:	and	r2, r8, r4
   434fc:	and	r3, r9, r5
   43500:	orrs	r0, r2, r3
   43504:	bne	43864 <fputs@plt+0x3e24c>
   43508:	mov	r4, #134217728	; 0x8000000
   4350c:	mov	r5, #0
   43510:	and	r8, r8, r4
   43514:	and	r9, r9, r5
   43518:	orrs	r1, r8, r9
   4351c:	beq	43138 <fputs@plt+0x3db20>
   43520:	ldr	r0, [fp, #4]
   43524:	add	r1, r6, #116	; 0x74
   43528:	bl	7e4f0 <fputs@plt+0x78ed8>
   4352c:	cmp	r0, #0
   43530:	blt	43a9c <fputs@plt+0x3e484>
   43534:	ldrd	r2, [r6, #8]
   43538:	mov	r8, #0
   4353c:	orr	r2, r2, r4
   43540:	orr	r3, r3, r5
   43544:	strd	r2, [r6, #8]
   43548:	b	4313c <fputs@plt+0x3db24>
   4354c:	sub	r2, fp, #2048	; 0x800
   43550:	ldrd	r2, [r2, #-84]	; 0xffffffac
   43554:	orrs	r3, r2, r3
   43558:	bne	435f0 <fputs@plt+0x3dfd8>
   4355c:	mov	r2, #2097152	; 0x200000
   43560:	mov	r3, #0
   43564:	and	r2, r2, r8
   43568:	and	r3, r3, r9
   4356c:	orrs	r1, r2, r3
   43570:	beq	437c0 <fputs@plt+0x3e1a8>
   43574:	ldr	r1, [pc, #1664]	; 43bfc <fputs@plt+0x3e5e4>
   43578:	mov	r0, r5
   4357c:	mov	r2, #7
   43580:	add	r1, pc, r1
   43584:	bl	5468 <strncmp@plt>
   43588:	cmp	r0, #0
   4358c:	bne	437c0 <fputs@plt+0x3e1a8>
   43590:	mov	r0, r6
   43594:	mov	r1, #2
   43598:	add	r2, r4, #3
   4359c:	bl	42b78 <fputs@plt+0x3d560>
   435a0:	cmp	r0, #0
   435a4:	blt	43a84 <fputs@plt+0x3e46c>
   435a8:	ldrd	r2, [r6, #8]
   435ac:	mov	r0, #2097152	; 0x200000
   435b0:	mov	r1, #0
   435b4:	orr	r2, r2, r0
   435b8:	orr	r3, r3, r1
   435bc:	strd	r2, [r6, #8]
   435c0:	b	43254 <fputs@plt+0x3dc3c>
   435c4:	mov	r2, #2
   435c8:	mov	r3, #0
   435cc:	and	r2, r2, r0
   435d0:	and	r3, r3, r1
   435d4:	orrs	r4, r2, r3
   435d8:	beq	431bc <fputs@plt+0x3dba4>
   435dc:	ldr	r5, [r6, #56]	; 0x38
   435e0:	cmp	r5, #0
   435e4:	str	r5, [fp, #8]
   435e8:	ble	431bc <fputs@plt+0x3dba4>
   435ec:	b	431a0 <fputs@plt+0x3db88>
   435f0:	ldr	r1, [pc, #1544]	; 43c00 <fputs@plt+0x3e5e8>
   435f4:	mov	r0, r5
   435f8:	mov	r2, #7
   435fc:	add	r1, pc, r1
   43600:	bl	5468 <strncmp@plt>
   43604:	cmp	r0, #0
   43608:	bne	4355c <fputs@plt+0x3df44>
   4360c:	ldr	r2, [pc, #1520]	; 43c04 <fputs@plt+0x3e5ec>
   43610:	add	r3, r4, #3
   43614:	ldr	ip, [pc, #1516]	; 43c08 <fputs@plt+0x3e5f0>
   43618:	sub	r1, r4, #8
   4361c:	add	r2, pc, r2
   43620:	str	r0, [fp, #-2100]	; 0xfffff7cc
   43624:	str	r2, [fp, #-2136]	; 0xfffff7a8
   43628:	add	ip, pc, ip
   4362c:	sub	r0, r4, #12
   43630:	add	r2, r6, #48	; 0x30
   43634:	str	ip, [fp, #-2144]	; 0xfffff7a0
   43638:	str	r0, [fp, #-2148]	; 0xfffff79c
   4363c:	str	r1, [fp, #-2152]	; 0xfffff798
   43640:	str	r2, [fp, #-2156]	; 0xfffff794
   43644:	mov	r0, r3
   43648:	ldr	r1, [fp, #-2136]	; 0xfffff7a8
   4364c:	mov	ip, #0
   43650:	str	r3, [fp, #-2160]	; 0xfffff790
   43654:	str	ip, [fp, #-2092]	; 0xfffff7d4
   43658:	bl	53fc <strspn@plt>
   4365c:	ldr	r3, [fp, #-2160]	; 0xfffff790
   43660:	add	r1, r3, r0
   43664:	ldrb	r3, [r3, r0]
   43668:	str	r1, [fp, #-2140]	; 0xfffff7a4
   4366c:	cmp	r3, #0
   43670:	bne	43994 <fputs@plt+0x3e37c>
   43674:	ldrd	r2, [r6, #8]
   43678:	mov	r0, #1024	; 0x400
   4367c:	mov	r1, #0
   43680:	orr	r2, r2, r0
   43684:	orr	r3, r3, r1
   43688:	strd	r2, [r6, #8]
   4368c:	b	43254 <fputs@plt+0x3dc3c>
   43690:	sub	r0, fp, #2080	; 0x820
   43694:	ldr	r2, [pc, #1392]	; 43c0c <fputs@plt+0x3e5f4>
   43698:	sub	r0, r0, #4
   4369c:	str	r4, [sp]
   436a0:	sub	r0, r0, #8
   436a4:	mov	r1, #1
   436a8:	add	r2, pc, r2
   436ac:	ldr	r3, [fp, #4]
   436b0:	mov	ip, #0
   436b4:	str	ip, [fp, #-2092]	; 0xfffff7d4
   436b8:	bl	4ebc <__asprintf_chk@plt>
   436bc:	cmp	r0, #0
   436c0:	blt	43b24 <fputs@plt+0x3e50c>
   436c4:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   436c8:	add	r1, r6, #68	; 0x44
   436cc:	bl	7dcac <fputs@plt+0x78694>
   436d0:	cmp	r0, #0
   436d4:	blt	43b00 <fputs@plt+0x3e4e8>
   436d8:	ldrd	r2, [r6, #8]
   436dc:	mov	r0, #4096	; 0x1000
   436e0:	mov	r1, #0
   436e4:	orr	r2, r2, r0
   436e8:	orr	r3, r3, r1
   436ec:	strd	r2, [r6, #8]
   436f0:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   436f4:	bl	4e5c <free@plt>
   436f8:	b	434d8 <fputs@plt+0x3dec0>
   436fc:	sub	sp, sp, #40	; 0x28
   43700:	ldr	r3, [pc, #1288]	; 43c10 <fputs@plt+0x3e5f8>
   43704:	add	r4, sp, #8
   43708:	mov	r1, #1
   4370c:	mov	r2, #32
   43710:	str	r5, [sp]
   43714:	mov	r0, r4
   43718:	add	r3, pc, r3
   4371c:	bl	5444 <__sprintf_chk@plt>
   43720:	b	433f0 <fputs@plt+0x3ddd8>
   43724:	add	r3, r0, #2
   43728:	cmn	r0, #22
   4372c:	cmpne	r3, #1
   43730:	bls	4341c <fputs@plt+0x3de04>
   43734:	cmn	r0, #13
   43738:	beq	4341c <fputs@plt+0x3de04>
   4373c:	mov	r8, r0
   43740:	b	4313c <fputs@plt+0x3db24>
   43744:	ldr	r0, [fp, #4]
   43748:	add	r1, r6, #64	; 0x40
   4374c:	bl	66990 <fputs@plt+0x61378>
   43750:	cmp	r0, #0
   43754:	blt	43a8c <fputs@plt+0x3e474>
   43758:	ldrd	r2, [r6, #8]
   4375c:	orr	r2, r2, r4
   43760:	orr	r3, r3, r5
   43764:	strd	r2, [r6, #8]
   43768:	b	43434 <fputs@plt+0x3de1c>
   4376c:	ldr	r0, [fp, #4]
   43770:	add	r1, r6, #72	; 0x48
   43774:	bl	66e34 <fputs@plt+0x6181c>
   43778:	cmp	r0, #0
   4377c:	blt	43ac4 <fputs@plt+0x3e4ac>
   43780:	ldrd	r2, [r6, #8]
   43784:	orr	r2, r2, r4
   43788:	orr	r3, r3, r5
   4378c:	strd	r2, [r6, #8]
   43790:	b	4344c <fputs@plt+0x3de34>
   43794:	ldr	r3, [fp, #4]
   43798:	sub	sp, sp, #40	; 0x28
   4379c:	add	r4, sp, #8
   437a0:	mov	r1, #1
   437a4:	mov	r2, #26
   437a8:	str	r3, [sp]
   437ac:	mov	r0, r4
   437b0:	ldr	r3, [pc, #1116]	; 43c14 <fputs@plt+0x3e5fc>
   437b4:	add	r3, pc, r3
   437b8:	bl	5444 <__sprintf_chk@plt>
   437bc:	b	431ec <fputs@plt+0x3dbd4>
   437c0:	mov	r2, #4194304	; 0x400000
   437c4:	mov	r3, #0
   437c8:	and	r2, r2, r8
   437cc:	and	r3, r3, r9
   437d0:	orrs	ip, r2, r3
   437d4:	beq	4388c <fputs@plt+0x3e274>
   437d8:	ldr	r1, [pc, #1080]	; 43c18 <fputs@plt+0x3e600>
   437dc:	mov	r0, r5
   437e0:	mov	r2, #7
   437e4:	add	r1, pc, r1
   437e8:	bl	5468 <strncmp@plt>
   437ec:	cmp	r0, #0
   437f0:	bne	4388c <fputs@plt+0x3e274>
   437f4:	mov	r0, r6
   437f8:	mov	r1, #1
   437fc:	add	r2, r4, #3
   43800:	bl	42b78 <fputs@plt+0x3d560>
   43804:	cmp	r0, #0
   43808:	blt	43a84 <fputs@plt+0x3e46c>
   4380c:	ldrd	r2, [r6, #8]
   43810:	mov	r0, #4194304	; 0x400000
   43814:	mov	r1, #0
   43818:	orr	r2, r2, r0
   4381c:	orr	r3, r3, r1
   43820:	strd	r2, [r6, #8]
   43824:	b	43254 <fputs@plt+0x3dc3c>
   43828:	mov	r0, #0
   4382c:	ldr	r1, [fp, #4]
   43830:	add	r2, r6, #88	; 0x58
   43834:	bl	7a16c <fputs@plt+0x74b54>
   43838:	cmp	r0, #0
   4383c:	blt	439fc <fputs@plt+0x3e3e4>
   43840:	add	r0, r6, #136	; 0x88
   43844:	bl	7a4cc <fputs@plt+0x74eb4>
   43848:	cmp	r0, #0
   4384c:	blt	4373c <fputs@plt+0x3e124>
   43850:	ldrd	r2, [r6, #8]
   43854:	orr	r2, r2, r4
   43858:	orr	r3, r3, r5
   4385c:	strd	r2, [r6, #8]
   43860:	b	434f0 <fputs@plt+0x3ded8>
   43864:	ldr	r0, [fp, #4]
   43868:	add	r1, r6, #112	; 0x70
   4386c:	bl	7e3bc <fputs@plt+0x78da4>
   43870:	cmp	r0, #0
   43874:	blt	43ad4 <fputs@plt+0x3e4bc>
   43878:	ldrd	r2, [r6, #8]
   4387c:	orr	r2, r2, r4
   43880:	orr	r3, r3, r5
   43884:	strd	r2, [r6, #8]
   43888:	b	43508 <fputs@plt+0x3def0>
   4388c:	mov	r2, #8388608	; 0x800000
   43890:	mov	r3, #0
   43894:	and	r2, r2, r8
   43898:	and	r3, r3, r9
   4389c:	orrs	r0, r2, r3
   438a0:	beq	43a0c <fputs@plt+0x3e3f4>
   438a4:	ldr	r1, [pc, #880]	; 43c1c <fputs@plt+0x3e604>
   438a8:	mov	r0, r5
   438ac:	mov	r2, #7
   438b0:	add	r1, pc, r1
   438b4:	bl	5468 <strncmp@plt>
   438b8:	subs	r1, r0, #0
   438bc:	bne	43a0c <fputs@plt+0x3e3f4>
   438c0:	mov	r0, r6
   438c4:	add	r2, r4, #3
   438c8:	bl	42b78 <fputs@plt+0x3d560>
   438cc:	cmp	r0, #0
   438d0:	blt	43a84 <fputs@plt+0x3e46c>
   438d4:	ldrd	r2, [r6, #8]
   438d8:	mov	r0, #8388608	; 0x800000
   438dc:	mov	r1, #0
   438e0:	orr	r2, r2, r0
   438e4:	orr	r3, r3, r1
   438e8:	strd	r2, [r6, #8]
   438ec:	b	43254 <fputs@plt+0x3dc3c>
   438f0:	sub	r1, fp, #2048	; 0x800
   438f4:	ldrd	r2, [r6, #8]
   438f8:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   438fc:	ldrd	r0, [r1, #-68]	; 0xffffffbc
   43900:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   43904:	orr	r2, r2, r0
   43908:	orr	r3, r3, r1
   4390c:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   43910:	strd	r2, [r6, #8]
   43914:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   43918:	str	ip, [r6, #16]
   4391c:	str	lr, [r6, #20]
   43920:	str	r0, [r6, #24]
   43924:	str	r3, [r6, #28]
   43928:	b	43254 <fputs@plt+0x3dc3c>
   4392c:	bl	55b8 <__errno_location@plt>
   43930:	ldr	r3, [r0]
   43934:	cmp	r3, #2
   43938:	beq	43af8 <fputs@plt+0x3e4e0>
   4393c:	cmp	r3, #13
   43940:	cmpne	r3, #1
   43944:	rsbne	r8, r3, #0
   43948:	bne	4313c <fputs@plt+0x3db24>
   4394c:	b	433c4 <fputs@plt+0x3ddac>
   43950:	ldr	r3, [fp, #4]
   43954:	sub	sp, sp, #40	; 0x28
   43958:	add	r4, sp, #8
   4395c:	mov	r1, #1
   43960:	mov	r2, #27
   43964:	str	r3, [sp]
   43968:	mov	r0, r4
   4396c:	ldr	r3, [pc, #684]	; 43c20 <fputs@plt+0x3e608>
   43970:	add	r3, pc, r3
   43974:	bl	5444 <__sprintf_chk@plt>
   43978:	b	43478 <fputs@plt+0x3de60>
   4397c:	cmn	r0, #2
   43980:	beq	43af8 <fputs@plt+0x3e4e0>
   43984:	cmn	r0, #1
   43988:	cmnne	r0, #13
   4398c:	beq	434b4 <fputs@plt+0x3de9c>
   43990:	b	4373c <fputs@plt+0x3e124>
   43994:	mov	r0, r1
   43998:	ldr	r2, [fp, #-2148]	; 0xfffff79c
   4399c:	ldr	r1, [fp, #-2144]	; 0xfffff7a0
   439a0:	ldr	r3, [fp, #-2152]	; 0xfffff798
   439a4:	bl	4fd0 <sscanf@plt>
   439a8:	cmp	r0, #1
   439ac:	bne	432e4 <fputs@plt+0x3dccc>
   439b0:	ldr	r2, [r6, #52]	; 0x34
   439b4:	sub	r1, fp, #2096	; 0x830
   439b8:	ldr	r0, [fp, #-2156]	; 0xfffff794
   439bc:	sub	r1, r1, #4
   439c0:	mov	r3, #4
   439c4:	add	r2, r2, #1
   439c8:	bl	6bfc8 <fputs@plt+0x669b0>
   439cc:	cmp	r0, #0
   439d0:	beq	43b98 <fputs@plt+0x3e580>
   439d4:	ldr	r3, [r6, #52]	; 0x34
   439d8:	ldr	r2, [r6, #48]	; 0x30
   439dc:	ldr	r1, [fp, #-2096]	; 0xfffff7d0
   439e0:	add	r0, r3, #1
   439e4:	str	r0, [r6, #52]	; 0x34
   439e8:	str	r1, [r2, r3, lsl #2]
   439ec:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   439f0:	ldr	r2, [fp, #-2140]	; 0xfffff7a4
   439f4:	add	r3, r2, r3
   439f8:	b	43644 <fputs@plt+0x3e02c>
   439fc:	cmn	r0, #1
   43a00:	cmnne	r0, #13
   43a04:	beq	434f0 <fputs@plt+0x3ded8>
   43a08:	b	4373c <fputs@plt+0x3e124>
   43a0c:	mov	r2, #16777216	; 0x1000000
   43a10:	mov	r3, #0
   43a14:	and	r2, r2, r8
   43a18:	and	r3, r3, r9
   43a1c:	orrs	r1, r2, r3
   43a20:	beq	43254 <fputs@plt+0x3dc3c>
   43a24:	ldr	r1, [pc, #504]	; 43c24 <fputs@plt+0x3e60c>
   43a28:	mov	r0, r5
   43a2c:	mov	r2, #7
   43a30:	add	r1, pc, r1
   43a34:	bl	5468 <strncmp@plt>
   43a38:	cmp	r0, #0
   43a3c:	bne	43254 <fputs@plt+0x3dc3c>
   43a40:	mov	r1, #3
   43a44:	mov	r0, r6
   43a48:	add	r2, r4, r1
   43a4c:	bl	42b78 <fputs@plt+0x3d560>
   43a50:	cmp	r0, #0
   43a54:	blt	43a84 <fputs@plt+0x3e46c>
   43a58:	ldrd	r2, [r6, #8]
   43a5c:	mov	r0, #16777216	; 0x1000000
   43a60:	mov	r1, #0
   43a64:	orr	r2, r2, r0
   43a68:	orr	r3, r3, r1
   43a6c:	strd	r2, [r6, #8]
   43a70:	b	43254 <fputs@plt+0x3dc3c>
   43a74:	ldr	r0, [r6, #76]	; 0x4c
   43a78:	bl	4e5c <free@plt>
   43a7c:	str	r4, [r6, #76]	; 0x4c
   43a80:	b	434b4 <fputs@plt+0x3de9c>
   43a84:	mov	r8, r0
   43a88:	b	432e8 <fputs@plt+0x3dcd0>
   43a8c:	cmn	r0, #1
   43a90:	cmnne	r0, #13
   43a94:	beq	43434 <fputs@plt+0x3de1c>
   43a98:	b	4373c <fputs@plt+0x3e124>
   43a9c:	cmn	r0, #6
   43aa0:	cmnne	r0, #95	; 0x5f
   43aa4:	beq	43138 <fputs@plt+0x3db20>
   43aa8:	add	r3, r0, #2
   43aac:	cmp	r3, #1
   43ab0:	bls	43138 <fputs@plt+0x3db20>
   43ab4:	cmn	r0, #13
   43ab8:	movne	r8, r0
   43abc:	moveq	r8, #0
   43ac0:	b	4313c <fputs@plt+0x3db24>
   43ac4:	cmn	r0, #1
   43ac8:	cmnne	r0, #13
   43acc:	beq	4344c <fputs@plt+0x3de34>
   43ad0:	b	4373c <fputs@plt+0x3e124>
   43ad4:	cmn	r0, #6
   43ad8:	cmnne	r0, #95	; 0x5f
   43adc:	beq	43508 <fputs@plt+0x3def0>
   43ae0:	add	r3, r0, #2
   43ae4:	cmp	r3, #1
   43ae8:	bls	43508 <fputs@plt+0x3def0>
   43aec:	cmn	r0, #13
   43af0:	bne	4373c <fputs@plt+0x3e124>
   43af4:	b	43508 <fputs@plt+0x3def0>
   43af8:	mvn	r8, #2
   43afc:	b	4313c <fputs@plt+0x3db24>
   43b00:	cmn	r0, #2
   43b04:	beq	43b4c <fputs@plt+0x3e534>
   43b08:	cmn	r0, #1
   43b0c:	cmnne	r0, #13
   43b10:	beq	436f0 <fputs@plt+0x3e0d8>
   43b14:	mov	r8, r0
   43b18:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   43b1c:	bl	4e5c <free@plt>
   43b20:	b	4313c <fputs@plt+0x3db24>
   43b24:	mvn	r8, #11
   43b28:	b	43b18 <fputs@plt+0x3e500>
   43b2c:	mov	r0, sl
   43b30:	bl	5480 <ferror@plt>
   43b34:	cmp	r0, #0
   43b38:	beq	433bc <fputs@plt+0x3dda4>
   43b3c:	bl	55b8 <__errno_location@plt>
   43b40:	ldr	r8, [r0]
   43b44:	rsb	r8, r8, #0
   43b48:	b	432e8 <fputs@plt+0x3dcd0>
   43b4c:	mvn	r8, #2
   43b50:	b	43b18 <fputs@plt+0x3e500>
   43b54:	bl	524c <__stack_chk_fail@plt>
   43b58:	ldr	r0, [pc, #200]	; 43c28 <fputs@plt+0x3e610>
   43b5c:	movw	r2, #691	; 0x2b3
   43b60:	ldr	r1, [pc, #196]	; 43c2c <fputs@plt+0x3e614>
   43b64:	ldr	r3, [pc, #196]	; 43c30 <fputs@plt+0x3e618>
   43b68:	add	r0, pc, r0
   43b6c:	add	r1, pc, r1
   43b70:	add	r3, pc, r3
   43b74:	bl	76bb0 <fputs@plt+0x71598>
   43b78:	ldr	r0, [pc, #180]	; 43c34 <fputs@plt+0x3e61c>
   43b7c:	movw	r2, #690	; 0x2b2
   43b80:	ldr	r1, [pc, #176]	; 43c38 <fputs@plt+0x3e620>
   43b84:	ldr	r3, [pc, #176]	; 43c3c <fputs@plt+0x3e624>
   43b88:	add	r0, pc, r0
   43b8c:	add	r1, pc, r1
   43b90:	add	r3, pc, r3
   43b94:	bl	76bb0 <fputs@plt+0x71598>
   43b98:	mvn	r8, #11
   43b9c:	b	432e8 <fputs@plt+0x3dcd0>
   43ba0:	mov	r4, r0
   43ba4:	mov	r0, sl
   43ba8:	bl	4c64 <fclose@plt>
   43bac:	mov	r0, r4
   43bb0:	bl	54f8 <_Unwind_Resume@plt>
   43bb4:	mov	r4, r0
   43bb8:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   43bbc:	bl	4e5c <free@plt>
   43bc0:	b	43bac <fputs@plt+0x3e594>
   43bc4:	mov	r4, r0
   43bc8:	b	43bac <fputs@plt+0x3e594>
   43bcc:	andeq	sp, r6, ip, ror #20
   43bd0:	andeq	r0, r0, r0, asr #8
   43bd4:	muleq	r4, ip, lr
   43bd8:	andeq	r4, r4, ip, asr #9
   43bdc:	andeq	r8, r4, r0, asr lr
   43be0:	andeq	sp, r3, r8, lsl #27
   43be4:	muleq	r4, r4, lr
   43be8:			; <UNDEFINED> instruction: 0x00048dbc
   43bec:	andeq	sp, r3, ip, ror #25
   43bf0:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   43bf4:	andeq	r8, r4, ip, lsr #25
   43bf8:	andeq	r8, r4, ip, lsr ip
   43bfc:	andeq	r8, r4, r0, lsl #23
   43c00:	strdeq	r8, [r4], -r4
   43c04:	andeq	sp, r3, r4, lsl sl
   43c08:	ldrdeq	r8, [r4], -r0
   43c0c:	andeq	r8, r4, r4, lsr #21
   43c10:	andeq	r8, r4, r8, lsl #20
   43c14:	andeq	r8, r4, ip, lsl r9
   43c18:	andeq	r8, r4, r4, lsr #18
   43c1c:	andeq	r8, r4, r0, ror #16
   43c20:	andeq	r8, r4, r8, asr #15
   43c24:	andeq	r8, r4, r8, ror #13
   43c28:	andeq	r8, r4, r8, asr r5
   43c2c:	strdeq	r8, [r4], -r0
   43c30:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   43c34:	andeq	r3, r5, r0, lsr #6
   43c38:	ldrdeq	r8, [r4], -r0
   43c3c:			; <UNDEFINED> instruction: 0x000483b8
   43c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c44:	subs	r6, r0, #0
   43c48:	sub	sp, sp, #20
   43c4c:	mov	r4, r2
   43c50:	mov	r5, r3
   43c54:	ldr	r7, [sp, #56]	; 0x38
   43c58:	beq	44438 <fputs@plt+0x3ee20>
   43c5c:	cmp	r7, #0
   43c60:	beq	44418 <fputs@plt+0x3ee00>
   43c64:	ldrd	r2, [r6, #8]
   43c68:	bic	r2, r4, r2
   43c6c:	bic	r3, r5, r3
   43c70:	orrs	r0, r2, r3
   43c74:	beq	43c84 <fputs@plt+0x3e66c>
   43c78:	cmp	r4, #0
   43c7c:	sbcs	r1, r5, #0
   43c80:	blt	43ca0 <fputs@plt+0x3e688>
   43c84:	mov	r0, r6
   43c88:	mov	r4, #0
   43c8c:	bl	42d38 <fputs@plt+0x3d720>
   43c90:	str	r0, [r7]
   43c94:	mov	r0, r4
   43c98:	add	sp, sp, #20
   43c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43ca0:	bl	42ecc <fputs@plt+0x3d8b4>
   43ca4:	subs	r8, r0, #0
   43ca8:	beq	44410 <fputs@plt+0x3edf8>
   43cac:	ldrd	sl, [r6, #8]
   43cb0:	mov	r0, #4
   43cb4:	mov	r1, #0
   43cb8:	and	r2, sl, r0
   43cbc:	and	r3, fp, r1
   43cc0:	and	r2, r2, r4
   43cc4:	and	r3, r3, r5
   43cc8:	orrs	ip, r2, r3
   43ccc:	beq	43cec <fputs@plt+0x3e6d4>
   43cd0:	ldr	ip, [r6, #16]
   43cd4:	ldrd	r2, [r8, #8]
   43cd8:	str	ip, [r8, #16]
   43cdc:	orr	r2, r2, r0
   43ce0:	orr	r3, r3, r1
   43ce4:	strd	r2, [r8, #8]
   43ce8:	ldrd	sl, [r6, #8]
   43cec:	mov	r0, #8
   43cf0:	mov	r1, #0
   43cf4:	and	r2, r4, r0
   43cf8:	and	r3, r5, r1
   43cfc:	and	r2, r2, sl
   43d00:	and	r3, r3, fp
   43d04:	orrs	ip, r2, r3
   43d08:	beq	43d28 <fputs@plt+0x3e710>
   43d0c:	ldr	ip, [r6, #20]
   43d10:	ldrd	r2, [r8, #8]
   43d14:	str	ip, [r8, #20]
   43d18:	orr	r2, r2, r0
   43d1c:	orr	r3, r3, r1
   43d20:	strd	r2, [r8, #8]
   43d24:	ldrd	sl, [r6, #8]
   43d28:	mov	r0, #16
   43d2c:	mov	r1, #0
   43d30:	and	r2, r4, r0
   43d34:	and	r3, r5, r1
   43d38:	and	r2, r2, sl
   43d3c:	and	r3, r3, fp
   43d40:	orrs	ip, r2, r3
   43d44:	beq	43d64 <fputs@plt+0x3e74c>
   43d48:	ldr	ip, [r6, #24]
   43d4c:	ldrd	r2, [r8, #8]
   43d50:	str	ip, [r8, #24]
   43d54:	orr	r2, r2, r0
   43d58:	orr	r3, r3, r1
   43d5c:	strd	r2, [r8, #8]
   43d60:	ldrd	sl, [r6, #8]
   43d64:	mov	r0, #32
   43d68:	mov	r1, #0
   43d6c:	and	r2, r4, r0
   43d70:	and	r3, r5, r1
   43d74:	and	r2, r2, sl
   43d78:	and	r3, r3, fp
   43d7c:	orrs	ip, r2, r3
   43d80:	beq	43da0 <fputs@plt+0x3e788>
   43d84:	ldr	ip, [r6, #28]
   43d88:	ldrd	r2, [r8, #8]
   43d8c:	str	ip, [r8, #28]
   43d90:	orr	r2, r2, r0
   43d94:	orr	r3, r3, r1
   43d98:	strd	r2, [r8, #8]
   43d9c:	ldrd	sl, [r6, #8]
   43da0:	mov	r0, #64	; 0x40
   43da4:	mov	r1, #0
   43da8:	and	r2, r4, r0
   43dac:	and	r3, r5, r1
   43db0:	and	r2, r2, sl
   43db4:	and	r3, r3, fp
   43db8:	orrs	ip, r2, r3
   43dbc:	beq	43ddc <fputs@plt+0x3e7c4>
   43dc0:	ldr	ip, [r6, #32]
   43dc4:	ldrd	r2, [r8, #8]
   43dc8:	str	ip, [r8, #32]
   43dcc:	orr	r2, r2, r0
   43dd0:	orr	r3, r3, r1
   43dd4:	strd	r2, [r8, #8]
   43dd8:	ldrd	sl, [r6, #8]
   43ddc:	mov	r0, #128	; 0x80
   43de0:	mov	r1, #0
   43de4:	and	r2, r4, r0
   43de8:	and	r3, r5, r1
   43dec:	and	r2, r2, sl
   43df0:	and	r3, r3, fp
   43df4:	orrs	ip, r2, r3
   43df8:	beq	43e18 <fputs@plt+0x3e800>
   43dfc:	ldr	ip, [r6, #36]	; 0x24
   43e00:	ldrd	r2, [r8, #8]
   43e04:	str	ip, [r8, #36]	; 0x24
   43e08:	orr	r2, r2, r0
   43e0c:	orr	r3, r3, r1
   43e10:	strd	r2, [r8, #8]
   43e14:	ldrd	sl, [r6, #8]
   43e18:	mov	r0, #256	; 0x100
   43e1c:	mov	r1, #0
   43e20:	and	r2, r4, r0
   43e24:	and	r3, r5, r1
   43e28:	and	r2, r2, sl
   43e2c:	and	r3, r3, fp
   43e30:	orrs	ip, r2, r3
   43e34:	beq	43e54 <fputs@plt+0x3e83c>
   43e38:	ldr	ip, [r6, #40]	; 0x28
   43e3c:	ldrd	r2, [r8, #8]
   43e40:	str	ip, [r8, #40]	; 0x28
   43e44:	orr	r2, r2, r0
   43e48:	orr	r3, r3, r1
   43e4c:	strd	r2, [r8, #8]
   43e50:	ldrd	sl, [r6, #8]
   43e54:	mov	r0, #512	; 0x200
   43e58:	mov	r1, #0
   43e5c:	and	r2, r4, r0
   43e60:	and	r3, r5, r1
   43e64:	and	r2, r2, sl
   43e68:	and	r3, r3, fp
   43e6c:	orrs	ip, r2, r3
   43e70:	bne	440f4 <fputs@plt+0x3eadc>
   43e74:	mov	r2, #1024	; 0x400
   43e78:	mov	r3, #0
   43e7c:	and	r2, r2, r4
   43e80:	and	r3, r3, r5
   43e84:	and	r2, r2, sl
   43e88:	and	r3, r3, fp
   43e8c:	orrs	r0, r2, r3
   43e90:	bne	44154 <fputs@plt+0x3eb3c>
   43e94:	mov	r0, #1
   43e98:	mov	r1, #0
   43e9c:	and	r2, r4, r0
   43ea0:	and	r3, r5, r1
   43ea4:	and	r2, r2, sl
   43ea8:	and	r3, r3, fp
   43eac:	orrs	ip, r2, r3
   43eb0:	beq	43ed0 <fputs@plt+0x3e8b8>
   43eb4:	ldr	ip, [r6, #56]	; 0x38
   43eb8:	ldrd	r2, [r8, #8]
   43ebc:	str	ip, [r8, #56]	; 0x38
   43ec0:	orr	r2, r2, r0
   43ec4:	orr	r3, r3, r1
   43ec8:	strd	r2, [r8, #8]
   43ecc:	ldrd	sl, [r6, #8]
   43ed0:	mov	r0, #2
   43ed4:	mov	r1, #0
   43ed8:	and	r2, r4, r0
   43edc:	and	r3, r5, r1
   43ee0:	and	r2, r2, sl
   43ee4:	and	r3, r3, fp
   43ee8:	orrs	ip, r2, r3
   43eec:	bne	44114 <fputs@plt+0x3eafc>
   43ef0:	mov	r2, #2048	; 0x800
   43ef4:	mov	r3, #0
   43ef8:	and	r2, r2, r4
   43efc:	and	r3, r3, r5
   43f00:	and	r2, r2, sl
   43f04:	and	r3, r3, fp
   43f08:	orrs	r0, r2, r3
   43f0c:	bne	441a4 <fputs@plt+0x3eb8c>
   43f10:	mov	r2, #4096	; 0x1000
   43f14:	mov	r3, #0
   43f18:	and	r2, r2, r4
   43f1c:	and	r3, r3, r5
   43f20:	and	r2, r2, sl
   43f24:	and	r3, r3, fp
   43f28:	orrs	r1, r2, r3
   43f2c:	bne	441d8 <fputs@plt+0x3ebc0>
   43f30:	mov	r2, #8192	; 0x2000
   43f34:	mov	r3, #0
   43f38:	and	r2, r2, r4
   43f3c:	and	r3, r3, r5
   43f40:	and	r2, r2, sl
   43f44:	and	r3, r3, fp
   43f48:	orrs	r1, r2, r3
   43f4c:	bne	4420c <fputs@plt+0x3ebf4>
   43f50:	mov	r2, #16384	; 0x4000
   43f54:	mov	r3, #0
   43f58:	and	r2, r2, r4
   43f5c:	and	r3, r3, r5
   43f60:	and	r2, r2, sl
   43f64:	and	r3, r3, fp
   43f68:	orrs	r1, r2, r3
   43f6c:	bne	44240 <fputs@plt+0x3ec28>
   43f70:	mov	r2, #2064384	; 0x1f8000
   43f74:	mov	r3, #0
   43f78:	and	r0, r4, r2
   43f7c:	and	r1, r5, r3
   43f80:	and	r2, r0, sl
   43f84:	and	r3, r1, fp
   43f88:	strd	r0, [sp, #8]
   43f8c:	orrs	r1, r2, r3
   43f90:	bne	44280 <fputs@plt+0x3ec68>
   43f94:	mov	r2, #31457280	; 0x1e00000
   43f98:	mov	r3, #0
   43f9c:	and	r2, r2, r4
   43fa0:	and	r3, r3, r5
   43fa4:	and	r2, r2, sl
   43fa8:	and	r3, r3, fp
   43fac:	orrs	r1, r2, r3
   43fb0:	bne	442f8 <fputs@plt+0x3ece0>
   43fb4:	mov	r2, #33554432	; 0x2000000
   43fb8:	mov	r3, #0
   43fbc:	and	r2, r2, r4
   43fc0:	and	r3, r3, r5
   43fc4:	and	r2, r2, sl
   43fc8:	and	r3, r3, fp
   43fcc:	orrs	ip, r2, r3
   43fd0:	bne	442c4 <fputs@plt+0x3ecac>
   43fd4:	mov	r0, #67108864	; 0x4000000
   43fd8:	mov	r1, #0
   43fdc:	and	r2, r4, r0
   43fe0:	and	r3, r5, r1
   43fe4:	and	r2, r2, sl
   43fe8:	and	r3, r3, fp
   43fec:	orrs	ip, r2, r3
   43ff0:	beq	44010 <fputs@plt+0x3e9f8>
   43ff4:	ldr	ip, [r6, #112]	; 0x70
   43ff8:	ldrd	r2, [r8, #8]
   43ffc:	str	ip, [r8, #112]	; 0x70
   44000:	orr	r2, r2, r0
   44004:	orr	r3, r3, r1
   44008:	strd	r2, [r8, #8]
   4400c:	ldrd	sl, [r6, #8]
   44010:	mov	r0, #134217728	; 0x8000000
   44014:	mov	r1, #0
   44018:	and	r2, r4, r0
   4401c:	and	r3, r5, r1
   44020:	and	r2, r2, sl
   44024:	and	r3, r3, fp
   44028:	orrs	ip, r2, r3
   4402c:	bne	44134 <fputs@plt+0x3eb1c>
   44030:	mov	r2, #268435456	; 0x10000000
   44034:	mov	r3, #0
   44038:	and	r2, r2, r4
   4403c:	and	r3, r3, r5
   44040:	and	r2, r2, sl
   44044:	and	r3, r3, fp
   44048:	orrs	r0, r2, r3
   4404c:	bne	44390 <fputs@plt+0x3ed78>
   44050:	mov	r2, #536870912	; 0x20000000
   44054:	mov	r3, #0
   44058:	and	r2, r2, r4
   4405c:	and	r3, r3, r5
   44060:	and	r2, r2, sl
   44064:	and	r3, r3, fp
   44068:	orrs	r1, r2, r3
   4406c:	bne	4435c <fputs@plt+0x3ed44>
   44070:	mov	r2, #1073741824	; 0x40000000
   44074:	mov	r3, #0
   44078:	and	r2, r2, r4
   4407c:	and	r3, r3, r5
   44080:	and	r2, r2, sl
   44084:	and	r3, r3, fp
   44088:	orrs	ip, r2, r3
   4408c:	bne	443c4 <fputs@plt+0x3edac>
   44090:	mov	r2, #1
   44094:	mov	r3, #0
   44098:	and	r2, r2, sl
   4409c:	and	r3, r3, fp
   440a0:	orrs	r1, r2, r3
   440a4:	mov	r3, #0
   440a8:	mov	r2, #2
   440ac:	and	fp, fp, r3
   440b0:	and	sl, sl, r2
   440b4:	ldrne	r0, [r6, #56]	; 0x38
   440b8:	moveq	r0, #0
   440bc:	orrs	r3, sl, fp
   440c0:	mov	r2, r4
   440c4:	mov	r3, r5
   440c8:	ldrne	r1, [r6, #60]	; 0x3c
   440cc:	moveq	r1, #0
   440d0:	str	r0, [sp]
   440d4:	mov	r0, r8
   440d8:	str	r1, [sp, #4]
   440dc:	bl	430f0 <fputs@plt+0x3dad8>
   440e0:	cmp	r0, #0
   440e4:	blt	443f8 <fputs@plt+0x3ede0>
   440e8:	str	r8, [r7]
   440ec:	mov	r4, #0
   440f0:	b	43c94 <fputs@plt+0x3e67c>
   440f4:	ldr	ip, [r6, #44]	; 0x2c
   440f8:	ldrd	r2, [r8, #8]
   440fc:	str	ip, [r8, #44]	; 0x2c
   44100:	orr	r2, r2, r0
   44104:	orr	r3, r3, r1
   44108:	strd	r2, [r8, #8]
   4410c:	ldrd	sl, [r6, #8]
   44110:	b	43e74 <fputs@plt+0x3e85c>
   44114:	ldr	ip, [r6, #60]	; 0x3c
   44118:	ldrd	r2, [r8, #8]
   4411c:	str	ip, [r8, #60]	; 0x3c
   44120:	orr	r2, r2, r0
   44124:	orr	r3, r3, r1
   44128:	strd	r2, [r8, #8]
   4412c:	ldrd	sl, [r6, #8]
   44130:	b	43ef0 <fputs@plt+0x3e8d8>
   44134:	ldr	ip, [r6, #116]	; 0x74
   44138:	ldrd	r2, [r8, #8]
   4413c:	str	ip, [r8, #116]	; 0x74
   44140:	orr	r2, r2, r0
   44144:	orr	r3, r3, r1
   44148:	strd	r2, [r8, #8]
   4414c:	ldrd	sl, [r6, #8]
   44150:	b	44030 <fputs@plt+0x3ea18>
   44154:	ldr	r9, [r6, #52]	; 0x34
   44158:	ldr	sl, [r6, #48]	; 0x30
   4415c:	cmp	r9, #0
   44160:	bne	44458 <fputs@plt+0x3ee40>
   44164:	mov	r0, sl
   44168:	lsl	r1, r9, #2
   4416c:	bl	6a9bc <fputs@plt+0x653a4>
   44170:	cmp	r0, #0
   44174:	str	r0, [r8, #48]	; 0x30
   44178:	beq	44408 <fputs@plt+0x3edf0>
   4417c:	ldr	ip, [r6, #52]	; 0x34
   44180:	mov	r0, #1024	; 0x400
   44184:	ldrd	r2, [r8, #8]
   44188:	mov	r1, #0
   4418c:	str	ip, [r8, #52]	; 0x34
   44190:	orr	r2, r2, r0
   44194:	orr	r3, r3, r1
   44198:	strd	r2, [r8, #8]
   4419c:	ldrd	sl, [r6, #8]
   441a0:	b	43e94 <fputs@plt+0x3e87c>
   441a4:	ldr	r0, [r6, #64]	; 0x40
   441a8:	bl	54ec <__strdup@plt>
   441ac:	cmp	r0, #0
   441b0:	str	r0, [r8, #64]	; 0x40
   441b4:	beq	44408 <fputs@plt+0x3edf0>
   441b8:	ldrd	r2, [r8, #8]
   441bc:	mov	r0, #2048	; 0x800
   441c0:	mov	r1, #0
   441c4:	orr	r2, r2, r0
   441c8:	orr	r3, r3, r1
   441cc:	strd	r2, [r8, #8]
   441d0:	ldrd	sl, [r6, #8]
   441d4:	b	43f10 <fputs@plt+0x3e8f8>
   441d8:	ldr	r0, [r6, #68]	; 0x44
   441dc:	bl	54ec <__strdup@plt>
   441e0:	cmp	r0, #0
   441e4:	str	r0, [r8, #68]	; 0x44
   441e8:	beq	44408 <fputs@plt+0x3edf0>
   441ec:	ldrd	r2, [r8, #8]
   441f0:	mov	r0, #4096	; 0x1000
   441f4:	mov	r1, #0
   441f8:	orr	r2, r2, r0
   441fc:	orr	r3, r3, r1
   44200:	strd	r2, [r8, #8]
   44204:	ldrd	sl, [r6, #8]
   44208:	b	43f30 <fputs@plt+0x3e918>
   4420c:	ldr	r0, [r6, #72]	; 0x48
   44210:	bl	54ec <__strdup@plt>
   44214:	cmp	r0, #0
   44218:	str	r0, [r8, #72]	; 0x48
   4421c:	beq	44408 <fputs@plt+0x3edf0>
   44220:	ldrd	r2, [r8, #8]
   44224:	mov	r0, #8192	; 0x2000
   44228:	mov	r1, #0
   4422c:	orr	r2, r2, r0
   44230:	orr	r3, r3, r1
   44234:	strd	r2, [r8, #8]
   44238:	ldrd	sl, [r6, #8]
   4423c:	b	43f50 <fputs@plt+0x3e938>
   44240:	ldr	r0, [r6, #76]	; 0x4c
   44244:	ldr	r1, [r6, #80]	; 0x50
   44248:	bl	6a9bc <fputs@plt+0x653a4>
   4424c:	cmp	r0, #0
   44250:	str	r0, [r8, #76]	; 0x4c
   44254:	beq	44408 <fputs@plt+0x3edf0>
   44258:	ldr	ip, [r6, #80]	; 0x50
   4425c:	mov	r0, #16384	; 0x4000
   44260:	ldrd	r2, [r8, #8]
   44264:	mov	r1, #0
   44268:	str	ip, [r8, #80]	; 0x50
   4426c:	orr	r2, r2, r0
   44270:	orr	r3, r3, r1
   44274:	strd	r2, [r8, #8]
   44278:	ldrd	sl, [r6, #8]
   4427c:	b	43f70 <fputs@plt+0x3e958>
   44280:	ldr	r0, [r6, #88]	; 0x58
   44284:	bl	54ec <__strdup@plt>
   44288:	cmp	r0, #0
   4428c:	str	r0, [r8, #88]	; 0x58
   44290:	beq	44408 <fputs@plt+0x3edf0>
   44294:	ldr	r0, [r6, #136]	; 0x88
   44298:	bl	54ec <__strdup@plt>
   4429c:	cmp	r0, #0
   442a0:	str	r0, [r8, #136]	; 0x88
   442a4:	beq	44408 <fputs@plt+0x3edf0>
   442a8:	ldrd	r2, [r8, #8]
   442ac:	ldrd	r0, [sp, #8]
   442b0:	orr	r2, r2, r0
   442b4:	orr	r3, r3, r1
   442b8:	strd	r2, [r8, #8]
   442bc:	ldrd	sl, [r6, #8]
   442c0:	b	43f94 <fputs@plt+0x3e97c>
   442c4:	ldr	r0, [r6, #120]	; 0x78
   442c8:	bl	54ec <__strdup@plt>
   442cc:	cmp	r0, #0
   442d0:	str	r0, [r8, #120]	; 0x78
   442d4:	beq	44408 <fputs@plt+0x3edf0>
   442d8:	ldrd	r2, [r8, #8]
   442dc:	mov	r0, #33554432	; 0x2000000
   442e0:	mov	r1, #0
   442e4:	orr	r2, r2, r0
   442e8:	orr	r3, r3, r1
   442ec:	strd	r2, [r8, #8]
   442f0:	ldrd	sl, [r6, #8]
   442f4:	b	43fd4 <fputs@plt+0x3e9bc>
   442f8:	ldr	r9, [r6, #108]	; 0x6c
   442fc:	bl	65740 <fputs@plt+0x60128>
   44300:	ands	r3, r0, #31
   44304:	mov	r2, r0
   44308:	mov	r0, r9
   4430c:	movne	r3, #1
   44310:	add	r1, r3, r2, lsr #5
   44314:	lsl	r1, r1, #4
   44318:	bl	6a9bc <fputs@plt+0x653a4>
   4431c:	cmp	r0, #0
   44320:	str	r0, [r8, #108]	; 0x6c
   44324:	beq	44408 <fputs@plt+0x3edf0>
   44328:	ldrd	r2, [r6, #8]
   4432c:	mov	r0, #31457280	; 0x1e00000
   44330:	ldrd	sl, [r8, #8]
   44334:	mov	r1, #0
   44338:	and	r2, r2, r0
   4433c:	and	r3, r3, r1
   44340:	and	r2, r2, r4
   44344:	and	r3, r3, r5
   44348:	orr	sl, sl, r2
   4434c:	orr	fp, fp, r3
   44350:	strd	sl, [r8, #8]
   44354:	ldrd	sl, [r6, #8]
   44358:	b	43fb4 <fputs@plt+0x3e99c>
   4435c:	ldr	r0, [r6, #128]	; 0x80
   44360:	bl	746a8 <fputs@plt+0x6f090>
   44364:	cmp	r0, #0
   44368:	str	r0, [r8, #128]	; 0x80
   4436c:	beq	44408 <fputs@plt+0x3edf0>
   44370:	ldrd	r2, [r8, #8]
   44374:	mov	r0, #536870912	; 0x20000000
   44378:	mov	r1, #0
   4437c:	orr	r2, r2, r0
   44380:	orr	r3, r3, r1
   44384:	strd	r2, [r8, #8]
   44388:	ldrd	sl, [r6, #8]
   4438c:	b	44070 <fputs@plt+0x3ea58>
   44390:	ldr	r0, [r6, #124]	; 0x7c
   44394:	bl	54ec <__strdup@plt>
   44398:	cmp	r0, #0
   4439c:	str	r0, [r8, #124]	; 0x7c
   443a0:	beq	44408 <fputs@plt+0x3edf0>
   443a4:	ldrd	r2, [r8, #8]
   443a8:	mov	r0, #268435456	; 0x10000000
   443ac:	mov	r1, #0
   443b0:	orr	r2, r2, r0
   443b4:	orr	r3, r3, r1
   443b8:	strd	r2, [r8, #8]
   443bc:	ldrd	sl, [r6, #8]
   443c0:	b	44050 <fputs@plt+0x3ea38>
   443c4:	ldr	r0, [r6, #140]	; 0x8c
   443c8:	bl	54ec <__strdup@plt>
   443cc:	cmp	r0, #0
   443d0:	str	r0, [r8, #140]	; 0x8c
   443d4:	beq	44408 <fputs@plt+0x3edf0>
   443d8:	ldrd	r2, [r8, #8]
   443dc:	mov	r0, #1073741824	; 0x40000000
   443e0:	mov	r1, #0
   443e4:	orr	r2, r2, r0
   443e8:	orr	r3, r3, r1
   443ec:	strd	r2, [r8, #8]
   443f0:	ldrd	sl, [r6, #8]
   443f4:	b	44090 <fputs@plt+0x3ea78>
   443f8:	mov	r4, r0
   443fc:	mov	r0, r8
   44400:	bl	42dd8 <fputs@plt+0x3d7c0>
   44404:	b	43c94 <fputs@plt+0x3e67c>
   44408:	mvn	r4, #11
   4440c:	b	443fc <fputs@plt+0x3ede4>
   44410:	mvn	r4, #11
   44414:	b	43c94 <fputs@plt+0x3e67c>
   44418:	ldr	r0, [pc, #112]	; 44490 <fputs@plt+0x3ee78>
   4441c:	movw	r2, #962	; 0x3c2
   44420:	ldr	r1, [pc, #108]	; 44494 <fputs@plt+0x3ee7c>
   44424:	ldr	r3, [pc, #108]	; 44498 <fputs@plt+0x3ee80>
   44428:	add	r0, pc, r0
   4442c:	add	r1, pc, r1
   44430:	add	r3, pc, r3
   44434:	bl	76bb0 <fputs@plt+0x71598>
   44438:	ldr	r0, [pc, #92]	; 4449c <fputs@plt+0x3ee84>
   4443c:	movw	r2, #961	; 0x3c1
   44440:	ldr	r1, [pc, #88]	; 444a0 <fputs@plt+0x3ee88>
   44444:	ldr	r3, [pc, #88]	; 444a4 <fputs@plt+0x3ee8c>
   44448:	add	r0, pc, r0
   4444c:	add	r1, pc, r1
   44450:	add	r3, pc, r3
   44454:	bl	76bb0 <fputs@plt+0x71598>
   44458:	mvn	r0, #0
   4445c:	mov	r1, r9
   44460:	bl	7f53c <fputs@plt+0x79f24>
   44464:	cmp	r0, #3
   44468:	bhi	44164 <fputs@plt+0x3eb4c>
   4446c:	mov	r3, #0
   44470:	mvn	r4, #11
   44474:	str	r3, [r8, #48]	; 0x30
   44478:	b	443fc <fputs@plt+0x3ede4>
   4447c:	mov	r4, r0
   44480:	mov	r0, r8
   44484:	bl	42dd8 <fputs@plt+0x3d7c0>
   44488:	mov	r0, r4
   4448c:	bl	54f8 <_Unwind_Resume@plt>
   44490:			; <UNDEFINED> instruction: 0x00042bb0
   44494:	andeq	r7, r4, r0, lsr fp
   44498:	andeq	r7, r4, r0, lsl #22
   4449c:	andeq	r2, r5, r0, ror #20
   444a0:	andeq	r7, r4, r0, lsl fp
   444a4:	andeq	r7, r4, r0, ror #21
   444a8:	ldr	ip, [pc, #496]	; 446a0 <fputs@plt+0x3f088>
   444ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   444b0:	subs	r8, r0, #0
   444b4:	ldr	r0, [pc, #488]	; 446a4 <fputs@plt+0x3f08c>
   444b8:	add	ip, pc, ip
   444bc:	mov	sl, r3
   444c0:	sub	sp, sp, #20
   444c4:	mov	r3, ip
   444c8:	mov	r5, r1
   444cc:	ldr	r7, [ip, r0]
   444d0:	mov	r6, r2
   444d4:	ldr	fp, [sp, #56]	; 0x38
   444d8:	ldr	r3, [r7]
   444dc:	str	r3, [sp, #12]
   444e0:	beq	445d4 <fputs@plt+0x3efbc>
   444e4:	cmp	fp, #0
   444e8:	beq	44680 <fputs@plt+0x3f068>
   444ec:	ldrb	r4, [r8]
   444f0:	mov	r0, r4
   444f4:	bl	44874 <fputs@plt+0x3f25c>
   444f8:	subs	r9, r0, #0
   444fc:	bne	445b0 <fputs@plt+0x3ef98>
   44500:	cmp	r4, #118	; 0x76
   44504:	beq	445b0 <fputs@plt+0x3ef98>
   44508:	cmp	r4, #97	; 0x61
   4450c:	beq	445dc <fputs@plt+0x3efc4>
   44510:	cmp	r4, #40	; 0x28
   44514:	beq	44618 <fputs@plt+0x3f000>
   44518:	cmp	r4, #123	; 0x7b
   4451c:	bne	445d4 <fputs@plt+0x3efbc>
   44520:	cmp	r5, #0
   44524:	beq	445d4 <fputs@plt+0x3efbc>
   44528:	cmp	sl, #31
   4452c:	add	r5, r8, #1
   44530:	bhi	445d4 <fputs@plt+0x3efbc>
   44534:	ldrb	r0, [r8, #1]
   44538:	cmp	r0, #125	; 0x7d
   4453c:	beq	445d4 <fputs@plt+0x3efbc>
   44540:	add	sl, sl, #1
   44544:	add	r9, sp, #8
   44548:	mov	r4, #0
   4454c:	cmp	r4, #0
   44550:	bne	44560 <fputs@plt+0x3ef48>
   44554:	bl	44874 <fputs@plt+0x3f25c>
   44558:	cmp	r0, #0
   4455c:	beq	445d4 <fputs@plt+0x3efbc>
   44560:	str	r9, [sp]
   44564:	mov	r0, r5
   44568:	mov	r1, #0
   4456c:	mov	r2, r6
   44570:	mov	r3, sl
   44574:	bl	444a8 <fputs@plt+0x3ee90>
   44578:	cmp	r0, #0
   4457c:	blt	445bc <fputs@plt+0x3efa4>
   44580:	ldr	r3, [sp, #8]
   44584:	add	r4, r4, #1
   44588:	ldrb	r0, [r5, r3]!
   4458c:	cmp	r0, #125	; 0x7d
   44590:	bne	4454c <fputs@plt+0x3ef34>
   44594:	cmp	r4, #2
   44598:	bne	445d4 <fputs@plt+0x3efbc>
   4459c:	rsb	r5, r8, r5
   445a0:	mov	r0, #0
   445a4:	add	r5, r5, #1
   445a8:	str	r5, [fp]
   445ac:	b	445bc <fputs@plt+0x3efa4>
   445b0:	mov	r0, #0
   445b4:	mov	r3, #1
   445b8:	str	r3, [fp]
   445bc:	ldr	r2, [sp, #12]
   445c0:	ldr	r3, [r7]
   445c4:	cmp	r2, r3
   445c8:	bne	4467c <fputs@plt+0x3f064>
   445cc:	add	sp, sp, #20
   445d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   445d4:	mvn	r0, #21
   445d8:	b	445bc <fputs@plt+0x3efa4>
   445dc:	cmp	r6, #31
   445e0:	bhi	445d4 <fputs@plt+0x3efbc>
   445e4:	add	ip, sp, #8
   445e8:	add	r0, r8, #1
   445ec:	add	r2, r6, #1
   445f0:	mov	r3, sl
   445f4:	mov	r1, #1
   445f8:	str	ip, [sp]
   445fc:	bl	444a8 <fputs@plt+0x3ee90>
   44600:	cmp	r0, #0
   44604:	ldrge	r3, [sp, #8]
   44608:	movge	r0, r9
   4460c:	addge	r3, r3, #1
   44610:	strge	r3, [fp]
   44614:	b	445bc <fputs@plt+0x3efa4>
   44618:	cmp	sl, #31
   4461c:	add	r4, r8, #1
   44620:	bhi	445d4 <fputs@plt+0x3efbc>
   44624:	ldrb	r3, [r8, #1]
   44628:	cmp	r3, #41	; 0x29
   4462c:	beq	44668 <fputs@plt+0x3f050>
   44630:	add	sl, sl, #1
   44634:	add	r5, sp, #8
   44638:	str	r5, [sp]
   4463c:	mov	r0, r4
   44640:	mov	r1, #0
   44644:	mov	r2, r6
   44648:	mov	r3, sl
   4464c:	bl	444a8 <fputs@plt+0x3ee90>
   44650:	cmp	r0, #0
   44654:	blt	445bc <fputs@plt+0x3efa4>
   44658:	ldr	r3, [sp, #8]
   4465c:	ldrb	r2, [r4, r3]!
   44660:	cmp	r2, #41	; 0x29
   44664:	bne	44638 <fputs@plt+0x3f020>
   44668:	rsb	r4, r8, r4
   4466c:	mov	r0, #0
   44670:	add	r4, r4, #1
   44674:	str	r4, [fp]
   44678:	b	445bc <fputs@plt+0x3efa4>
   4467c:	bl	524c <__stack_chk_fail@plt>
   44680:	ldr	r0, [pc, #32]	; 446a8 <fputs@plt+0x3f090>
   44684:	mov	r2, #39	; 0x27
   44688:	ldr	r1, [pc, #28]	; 446ac <fputs@plt+0x3f094>
   4468c:	ldr	r3, [pc, #28]	; 446b0 <fputs@plt+0x3f098>
   44690:	add	r0, pc, r0
   44694:	add	r1, pc, r1
   44698:	add	r3, pc, r3
   4469c:	bl	76bb0 <fputs@plt+0x71598>
   446a0:	andeq	ip, r6, r0, asr #13
   446a4:	andeq	r0, r0, r0, asr #8
   446a8:	andeq	sp, r4, r8, ror r5
   446ac:	andeq	r7, r4, ip, lsl #23
   446b0:	andeq	r7, r4, r4, ror #22
   446b4:	push	{lr}		; (str lr, [sp, #-4]!)
   446b8:	sub	sp, sp, #12
   446bc:	mov	r2, #0
   446c0:	str	r1, [sp]
   446c4:	mov	r3, r2
   446c8:	mov	r1, #1
   446cc:	bl	444a8 <fputs@plt+0x3ee90>
   446d0:	add	sp, sp, #12
   446d4:	pop	{pc}		; (ldr pc, [sp], #4)
   446d8:	ldr	r3, [pc, #112]	; 44750 <fputs@plt+0x3f138>
   446dc:	ldr	r2, [pc, #112]	; 44754 <fputs@plt+0x3f13c>
   446e0:	add	r3, pc, r3
   446e4:	push	{r4, r5, lr}
   446e8:	subs	r5, r0, #0
   446ec:	ldr	r4, [r3, r2]
   446f0:	sub	sp, sp, #20
   446f4:	ldr	r3, [r4]
   446f8:	str	r3, [sp, #12]
   446fc:	beq	44744 <fputs@plt+0x3f12c>
   44700:	mov	r2, #0
   44704:	add	ip, sp, #8
   44708:	mov	r3, r2
   4470c:	str	ip, [sp]
   44710:	bl	444a8 <fputs@plt+0x3ee90>
   44714:	cmp	r0, #0
   44718:	blt	44744 <fputs@plt+0x3f12c>
   4471c:	ldr	r3, [sp, #8]
   44720:	ldrb	r0, [r5, r3]
   44724:	rsbs	r0, r0, #1
   44728:	movcc	r0, #0
   4472c:	ldr	r2, [sp, #12]
   44730:	ldr	r3, [r4]
   44734:	cmp	r2, r3
   44738:	bne	4474c <fputs@plt+0x3f134>
   4473c:	add	sp, sp, #20
   44740:	pop	{r4, r5, pc}
   44744:	mov	r0, #0
   44748:	b	4472c <fputs@plt+0x3f114>
   4474c:	bl	524c <__stack_chk_fail@plt>
   44750:	muleq	r6, r8, r4
   44754:	andeq	r0, r0, r0, asr #8
   44758:	push	{r4, lr}
   4475c:	subs	r4, r0, #0
   44760:	beq	44774 <fputs@plt+0x3f15c>
   44764:	ldrb	r0, [r4]
   44768:	bl	44874 <fputs@plt+0x3f25c>
   4476c:	cmp	r0, #0
   44770:	bne	4477c <fputs@plt+0x3f164>
   44774:	mov	r0, #0
   44778:	pop	{r4, pc}
   4477c:	add	r0, r4, #1
   44780:	mov	r1, #0
   44784:	pop	{r4, lr}
   44788:	b	446d8 <fputs@plt+0x3f0c0>
   4478c:	ldr	r3, [pc, #176]	; 44844 <fputs@plt+0x3f22c>
   44790:	ldr	r2, [pc, #176]	; 44848 <fputs@plt+0x3f230>
   44794:	add	r3, pc, r3
   44798:	push	{r4, r5, r6, r7, r8, lr}
   4479c:	subs	r7, r0, #0
   447a0:	ldr	r8, [r3, r2]
   447a4:	sub	sp, sp, #16
   447a8:	mov	r5, r1
   447ac:	ldr	r3, [r8]
   447b0:	str	r3, [sp, #12]
   447b4:	beq	44830 <fputs@plt+0x3f218>
   447b8:	ldrb	r3, [r7]
   447bc:	cmp	r3, #0
   447c0:	beq	44838 <fputs@plt+0x3f220>
   447c4:	add	r6, sp, #8
   447c8:	mov	r4, r7
   447cc:	b	447e0 <fputs@plt+0x3f1c8>
   447d0:	ldr	r3, [sp, #8]
   447d4:	ldrb	r3, [r4, r3]!
   447d8:	cmp	r3, #0
   447dc:	beq	4481c <fputs@plt+0x3f204>
   447e0:	mov	r2, #0
   447e4:	str	r6, [sp]
   447e8:	mov	r3, r2
   447ec:	mov	r0, r4
   447f0:	mov	r1, r5
   447f4:	bl	444a8 <fputs@plt+0x3ee90>
   447f8:	cmp	r0, #0
   447fc:	bge	447d0 <fputs@plt+0x3f1b8>
   44800:	mov	r0, #0
   44804:	ldr	r2, [sp, #12]
   44808:	ldr	r3, [r8]
   4480c:	cmp	r2, r3
   44810:	bne	44840 <fputs@plt+0x3f228>
   44814:	add	sp, sp, #16
   44818:	pop	{r4, r5, r6, r7, r8, pc}
   4481c:	rsb	r7, r7, r4
   44820:	cmp	r7, #255	; 0xff
   44824:	movgt	r0, #0
   44828:	movle	r0, #1
   4482c:	b	44804 <fputs@plt+0x3f1ec>
   44830:	mov	r0, r7
   44834:	b	44804 <fputs@plt+0x3f1ec>
   44838:	mov	r0, #1
   4483c:	b	44804 <fputs@plt+0x3f1ec>
   44840:	bl	524c <__stack_chk_fail@plt>
   44844:	andeq	ip, r6, r4, ror #7
   44848:	andeq	r0, r0, r0, asr #8
   4484c:	mov	r1, r0
   44850:	ldr	r0, [pc, #24]	; 44870 <fputs@plt+0x3f258>
   44854:	push	{r3, lr}
   44858:	mov	r2, #17
   4485c:	add	r0, pc, r0
   44860:	bl	5558 <memchr@plt>
   44864:	adds	r0, r0, #0
   44868:	movne	r0, #1
   4486c:	pop	{r3, pc}
   44870:	andeq	r7, r4, r0, asr #21
   44874:	mov	r1, r0
   44878:	ldr	r0, [pc, #24]	; 44898 <fputs@plt+0x3f280>
   4487c:	push	{r3, lr}
   44880:	mov	r2, #13
   44884:	add	r0, pc, r0
   44888:	bl	5558 <memchr@plt>
   4488c:	adds	r0, r0, #0
   44890:	movne	r0, #1
   44894:	pop	{r3, pc}
   44898:	andeq	r7, r4, r8, lsl sl
   4489c:	mov	r1, r0
   448a0:	ldr	r0, [pc, #24]	; 448c0 <fputs@plt+0x3f2a8>
   448a4:	push	{r3, lr}
   448a8:	mov	r2, #9
   448ac:	add	r0, pc, r0
   448b0:	bl	5558 <memchr@plt>
   448b4:	adds	r0, r0, #0
   448b8:	movne	r0, #1
   448bc:	pop	{r3, pc}
   448c0:	andeq	r7, r4, r4, lsl #20
   448c4:	mov	r1, r0
   448c8:	ldr	r0, [pc, #24]	; 448e8 <fputs@plt+0x3f2d0>
   448cc:	push	{r3, lr}
   448d0:	mov	r2, #4
   448d4:	add	r0, pc, r0
   448d8:	bl	5558 <memchr@plt>
   448dc:	adds	r0, r0, #0
   448e0:	movne	r0, #1
   448e4:	pop	{r3, pc}
   448e8:	ldrdeq	r7, [r4], -r8
   448ec:	sub	r0, r0, #40	; 0x28
   448f0:	uxtb	r0, r0
   448f4:	cmp	r0, #83	; 0x53
   448f8:	bhi	4490c <fputs@plt+0x3f2f4>
   448fc:	ldr	r3, [pc, #16]	; 44914 <fputs@plt+0x3f2fc>
   44900:	add	r3, pc, r3
   44904:	ldrsb	r0, [r3, r0]
   44908:	bx	lr
   4490c:	mvn	r0, #21
   44910:	bx	lr
   44914:	andeq	r7, r4, r8, asr #18
   44918:	sub	r0, r0, #98	; 0x62
   4491c:	uxtb	r0, r0
   44920:	cmp	r0, #23
   44924:	bhi	44938 <fputs@plt+0x3f320>
   44928:	ldr	r3, [pc, #16]	; 44940 <fputs@plt+0x3f328>
   4492c:	add	r3, pc, r3
   44930:	ldr	r0, [r3, r0, lsl #2]
   44934:	bx	lr
   44938:	mvn	r0, #21
   4493c:	bx	lr
   44940:	muleq	r4, r0, r9
   44944:	ldr	r3, [r0]
   44948:	ldr	r2, [r1]
   4494c:	cmp	r3, r2
   44950:	blt	44960 <fputs@plt+0x3f348>
   44954:	movle	r0, #0
   44958:	movgt	r0, #1
   4495c:	bx	lr
   44960:	mvn	r0, #0
   44964:	bx	lr
   44968:	push	{r3, r4, r5, lr}
   4496c:	subs	r4, r0, #0
   44970:	beq	44b2c <fputs@plt+0x3f514>
   44974:	ldr	r2, [r4, #4]
   44978:	cmp	r2, #0
   4497c:	beq	44b0c <fputs@plt+0x3f4f4>
   44980:	ldr	r3, [r4, #16]
   44984:	cmp	r3, #0
   44988:	bne	44aec <fputs@plt+0x3f4d4>
   4498c:	ldr	r3, [r4]
   44990:	cmp	r3, #0
   44994:	beq	44acc <fputs@plt+0x3f4b4>
   44998:	cmp	r3, #201	; 0xc9
   4499c:	bgt	44aac <fputs@plt+0x3f494>
   449a0:	ldr	r1, [r2, #16]
   449a4:	cmp	r1, #0
   449a8:	beq	449e0 <fputs@plt+0x3f3c8>
   449ac:	ldr	r3, [r4, #12]
   449b0:	cmp	r3, #0
   449b4:	beq	44a68 <fputs@plt+0x3f450>
   449b8:	ldr	r2, [r3, #8]
   449bc:	cmp	r4, r2
   449c0:	ldreq	r2, [r4, #8]
   449c4:	streq	r2, [r3, #8]
   449c8:	bne	44b4c <fputs@plt+0x3f534>
   449cc:	ldr	r3, [r4, #8]
   449d0:	cmp	r3, #0
   449d4:	ldrne	r2, [r4, #12]
   449d8:	strne	r2, [r3, #12]
   449dc:	ldr	r3, [r4]
   449e0:	cmp	r3, #1
   449e4:	beq	44a1c <fputs@plt+0x3f404>
   449e8:	sub	r3, r3, #3
   449ec:	cmp	r3, #198	; 0xc6
   449f0:	bhi	44a10 <fputs@plt+0x3f3f8>
   449f4:	ldr	r5, [r4, #20]
   449f8:	mov	r0, r5
   449fc:	bl	72fc8 <fputs@plt+0x6d9b0>
   44a00:	cmp	r0, #0
   44a04:	bne	44b6c <fputs@plt+0x3f554>
   44a08:	mov	r0, r5
   44a0c:	bl	728a0 <fputs@plt+0x6d288>
   44a10:	mov	r0, r4
   44a14:	pop	{r3, r4, r5, lr}
   44a18:	b	4e5c <free@plt>
   44a1c:	ldr	r2, [r4, #4]
   44a20:	ldr	r3, [r2]
   44a24:	cmp	r3, #4
   44a28:	beq	44a98 <fputs@plt+0x3f480>
   44a2c:	sub	r1, r3, #10
   44a30:	sub	r3, r3, #4
   44a34:	cmp	r3, #4
   44a38:	cmphi	r1, #63	; 0x3f
   44a3c:	ldr	r1, [r4, #20]
   44a40:	bhi	44a58 <fputs@plt+0x3f440>
   44a44:	cmp	r1, #0
   44a48:	beq	44a58 <fputs@plt+0x3f440>
   44a4c:	ldr	r0, [r2, #20]
   44a50:	bl	72cf8 <fputs@plt+0x6d6e0>
   44a54:	ldr	r1, [r4, #20]
   44a58:	mov	r0, r1
   44a5c:	bl	4e5c <free@plt>
   44a60:	ldr	r3, [r4]
   44a64:	b	449e8 <fputs@plt+0x3f3d0>
   44a68:	cmp	r4, r1
   44a6c:	ldreq	r3, [r4, #8]
   44a70:	streq	r3, [r2, #16]
   44a74:	beq	449cc <fputs@plt+0x3f3b4>
   44a78:	ldr	r0, [pc, #268]	; 44b8c <fputs@plt+0x3f574>
   44a7c:	mov	r2, #88	; 0x58
   44a80:	ldr	r1, [pc, #264]	; 44b90 <fputs@plt+0x3f578>
   44a84:	ldr	r3, [pc, #264]	; 44b94 <fputs@plt+0x3f57c>
   44a88:	add	r0, pc, r0
   44a8c:	add	r1, pc, r1
   44a90:	add	r3, pc, r3
   44a94:	bl	76bb0 <fputs@plt+0x71598>
   44a98:	ldrb	r1, [r4, #24]
   44a9c:	ldr	r0, [r2, #20]
   44aa0:	bl	72cf8 <fputs@plt+0x6d6e0>
   44aa4:	ldr	r1, [r4, #20]
   44aa8:	b	44a58 <fputs@plt+0x3f440>
   44aac:	ldr	r0, [pc, #228]	; 44b98 <fputs@plt+0x3f580>
   44ab0:	mov	r2, #79	; 0x4f
   44ab4:	ldr	r1, [pc, #224]	; 44b9c <fputs@plt+0x3f584>
   44ab8:	ldr	r3, [pc, #224]	; 44ba0 <fputs@plt+0x3f588>
   44abc:	add	r0, pc, r0
   44ac0:	add	r1, pc, r1
   44ac4:	add	r3, pc, r3
   44ac8:	bl	76bb0 <fputs@plt+0x71598>
   44acc:	ldr	r0, [pc, #208]	; 44ba4 <fputs@plt+0x3f58c>
   44ad0:	mov	r2, #78	; 0x4e
   44ad4:	ldr	r1, [pc, #204]	; 44ba8 <fputs@plt+0x3f590>
   44ad8:	ldr	r3, [pc, #204]	; 44bac <fputs@plt+0x3f594>
   44adc:	add	r0, pc, r0
   44ae0:	add	r1, pc, r1
   44ae4:	add	r3, pc, r3
   44ae8:	bl	76bb0 <fputs@plt+0x71598>
   44aec:	ldr	r0, [pc, #188]	; 44bb0 <fputs@plt+0x3f598>
   44af0:	mov	r2, #77	; 0x4d
   44af4:	ldr	r1, [pc, #184]	; 44bb4 <fputs@plt+0x3f59c>
   44af8:	ldr	r3, [pc, #184]	; 44bb8 <fputs@plt+0x3f5a0>
   44afc:	add	r0, pc, r0
   44b00:	add	r1, pc, r1
   44b04:	add	r3, pc, r3
   44b08:	bl	76bb0 <fputs@plt+0x71598>
   44b0c:	ldr	r0, [pc, #168]	; 44bbc <fputs@plt+0x3f5a4>
   44b10:	mov	r2, #76	; 0x4c
   44b14:	ldr	r1, [pc, #164]	; 44bc0 <fputs@plt+0x3f5a8>
   44b18:	ldr	r3, [pc, #164]	; 44bc4 <fputs@plt+0x3f5ac>
   44b1c:	add	r0, pc, r0
   44b20:	add	r1, pc, r1
   44b24:	add	r3, pc, r3
   44b28:	bl	76bb0 <fputs@plt+0x71598>
   44b2c:	ldr	r0, [pc, #148]	; 44bc8 <fputs@plt+0x3f5b0>
   44b30:	mov	r2, #75	; 0x4b
   44b34:	ldr	r1, [pc, #144]	; 44bcc <fputs@plt+0x3f5b4>
   44b38:	ldr	r3, [pc, #144]	; 44bd0 <fputs@plt+0x3f5b8>
   44b3c:	add	r0, pc, r0
   44b40:	add	r1, pc, r1
   44b44:	add	r3, pc, r3
   44b48:	bl	76bb0 <fputs@plt+0x71598>
   44b4c:	ldr	r0, [pc, #128]	; 44bd4 <fputs@plt+0x3f5bc>
   44b50:	mov	r2, #85	; 0x55
   44b54:	ldr	r1, [pc, #124]	; 44bd8 <fputs@plt+0x3f5c0>
   44b58:	ldr	r3, [pc, #124]	; 44bdc <fputs@plt+0x3f5c4>
   44b5c:	add	r0, pc, r0
   44b60:	add	r1, pc, r1
   44b64:	add	r3, pc, r3
   44b68:	bl	76bb0 <fputs@plt+0x71598>
   44b6c:	ldr	r0, [pc, #108]	; 44be0 <fputs@plt+0x3f5c8>
   44b70:	mov	r2, #109	; 0x6d
   44b74:	ldr	r1, [pc, #104]	; 44be4 <fputs@plt+0x3f5cc>
   44b78:	ldr	r3, [pc, #104]	; 44be8 <fputs@plt+0x3f5d0>
   44b7c:	add	r0, pc, r0
   44b80:	add	r1, pc, r1
   44b84:	add	r3, pc, r3
   44b88:	bl	76bb0 <fputs@plt+0x71598>
   44b8c:	andeq	r7, r4, r0, lsl #20
   44b90:	andeq	r7, r4, r4, asr r9
   44b94:	ldrdeq	r7, [r4], -r0
   44b98:	andeq	r7, r4, r8, lsl #19
   44b9c:	andeq	r7, r4, r0, lsr #18
   44ba0:	muleq	r4, ip, r8
   44ba4:	andeq	r7, r4, r8, asr #18
   44ba8:	andeq	r7, r4, r0, lsl #18
   44bac:	andeq	r7, r4, ip, ror r8
   44bb0:	andeq	r7, r4, r8, lsl r9
   44bb4:	andeq	r7, r4, r0, ror #17
   44bb8:	andeq	r7, r4, ip, asr r8
   44bbc:	andeq	r7, r4, r8, ror #17
   44bc0:	andeq	r7, r4, r0, asr #17
   44bc4:	andeq	r7, r4, ip, lsr r8
   44bc8:	andeq	r7, r4, r4, asr #18
   44bcc:	andeq	r7, r4, r0, lsr #17
   44bd0:	andeq	r7, r4, ip, lsl r8
   44bd4:	andeq	r7, r4, r0, lsl r9
   44bd8:	andeq	r7, r4, r0, lsl #17
   44bdc:	strdeq	r7, [r4], -ip
   44be0:	andeq	r7, r4, r8, lsr #18
   44be4:	andeq	r7, r4, r0, ror #16
   44be8:	ldrdeq	r7, [r4], -ip
   44bec:	cmp	r0, #0
   44bf0:	push	{r3, lr}
   44bf4:	beq	44c8c <fputs@plt+0x3f674>
   44bf8:	ldr	ip, [r0]
   44bfc:	cmp	ip, #1
   44c00:	bne	44c6c <fputs@plt+0x3f654>
   44c04:	cmp	r1, #4
   44c08:	beq	44c58 <fputs@plt+0x3f640>
   44c0c:	bgt	44c30 <fputs@plt+0x3f618>
   44c10:	cmp	r1, #3
   44c14:	bne	44c38 <fputs@plt+0x3f620>
   44c18:	ldr	r0, [r0, #20]
   44c1c:	mov	r1, r3
   44c20:	bl	557c <strcmp@plt>
   44c24:	rsbs	r0, r0, #1
   44c28:	movcc	r0, #0
   44c2c:	pop	{r3, pc}
   44c30:	cmp	r1, #201	; 0xc9
   44c34:	ble	44c18 <fputs@plt+0x3f600>
   44c38:	ldr	r0, [pc, #108]	; 44cac <fputs@plt+0x3f694>
   44c3c:	movw	r2, #259	; 0x103
   44c40:	ldr	r1, [pc, #104]	; 44cb0 <fputs@plt+0x3f698>
   44c44:	ldr	r3, [pc, #104]	; 44cb4 <fputs@plt+0x3f69c>
   44c48:	add	r0, pc, r0
   44c4c:	add	r1, pc, r1
   44c50:	add	r3, pc, r3
   44c54:	bl	76e48 <fputs@plt+0x71830>
   44c58:	ldrb	r0, [r0, #24]
   44c5c:	subs	r3, r0, r2
   44c60:	rsbs	r0, r3, #0
   44c64:	adcs	r0, r0, r3
   44c68:	pop	{r3, pc}
   44c6c:	ldr	r0, [pc, #68]	; 44cb8 <fputs@plt+0x3f6a0>
   44c70:	mov	r2, #240	; 0xf0
   44c74:	ldr	r1, [pc, #64]	; 44cbc <fputs@plt+0x3f6a4>
   44c78:	ldr	r3, [pc, #64]	; 44cc0 <fputs@plt+0x3f6a8>
   44c7c:	add	r0, pc, r0
   44c80:	add	r1, pc, r1
   44c84:	add	r3, pc, r3
   44c88:	bl	76bb0 <fputs@plt+0x71598>
   44c8c:	ldr	r0, [pc, #48]	; 44cc4 <fputs@plt+0x3f6ac>
   44c90:	mov	r2, #239	; 0xef
   44c94:	ldr	r1, [pc, #44]	; 44cc8 <fputs@plt+0x3f6b0>
   44c98:	ldr	r3, [pc, #44]	; 44ccc <fputs@plt+0x3f6b4>
   44c9c:	add	r0, pc, r0
   44ca0:	add	r1, pc, r1
   44ca4:	add	r3, pc, r3
   44ca8:	bl	76bb0 <fputs@plt+0x71598>
   44cac:	andeq	r7, r4, r4, lsr #17
   44cb0:	muleq	r4, r4, r7
   44cb4:	andeq	r7, r4, ip, lsl sl
   44cb8:	andeq	r7, r4, r0, asr r8
   44cbc:	andeq	r7, r4, r0, ror #14
   44cc0:	andeq	r7, r4, r8, ror #19
   44cc4:	andeq	r7, r4, r4, ror #15
   44cc8:	andeq	r7, r4, r0, asr #14
   44ccc:	andeq	r7, r4, r8, asr #19
   44cd0:	push	{r4, lr}
   44cd4:	subs	r4, r0, #0
   44cd8:	beq	44d30 <fputs@plt+0x3f718>
   44cdc:	ldr	r0, [r4]
   44ce0:	cmp	r0, #0
   44ce4:	popeq	{r4, pc}
   44ce8:	ldr	r3, [r4, #16]
   44cec:	cmp	r3, #0
   44cf0:	beq	44cfc <fputs@plt+0x3f6e4>
   44cf4:	mov	r0, #0
   44cf8:	pop	{r4, pc}
   44cfc:	sub	r0, r0, #3
   44d00:	cmp	r0, #198	; 0xc6
   44d04:	bhi	44d18 <fputs@plt+0x3f700>
   44d08:	ldr	r0, [r4, #20]
   44d0c:	bl	72fc8 <fputs@plt+0x6d9b0>
   44d10:	cmp	r0, #0
   44d14:	bne	44d28 <fputs@plt+0x3f710>
   44d18:	mov	r0, r4
   44d1c:	bl	44968 <fputs@plt+0x3f350>
   44d20:	mov	r0, #1
   44d24:	pop	{r4, pc}
   44d28:	mov	r0, #1
   44d2c:	pop	{r4, pc}
   44d30:	ldr	r0, [pc, #24]	; 44d50 <fputs@plt+0x3f738>
   44d34:	mov	r2, #117	; 0x75
   44d38:	ldr	r1, [pc, #20]	; 44d54 <fputs@plt+0x3f73c>
   44d3c:	ldr	r3, [pc, #20]	; 44d58 <fputs@plt+0x3f740>
   44d40:	add	r0, pc, r0
   44d44:	add	r1, pc, r1
   44d48:	add	r3, pc, r3
   44d4c:	bl	76bb0 <fputs@plt+0x71598>
   44d50:	andeq	r7, r4, r0, asr #14
   44d54:	muleq	r4, ip, r6
   44d58:	andeq	r7, r4, r8, asr #12
   44d5c:	ldr	r3, [pc, #1776]	; 45454 <fputs@plt+0x3fe3c>
   44d60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   44d64:	subs	r8, r2, #0
   44d68:	ldr	r2, [pc, #1768]	; 45458 <fputs@plt+0x3fe40>
   44d6c:	add	r3, pc, r3
   44d70:	sub	sp, sp, #24
   44d74:	mov	r6, r0
   44d78:	mov	r5, r1
   44d7c:	mov	r0, #0
   44d80:	ldr	r7, [r3, r2]
   44d84:	str	r0, [sp]
   44d88:	str	r0, [sp, #4]
   44d8c:	ldr	r3, [r7]
   44d90:	str	r3, [sp, #20]
   44d94:	beq	453e4 <fputs@plt+0x3fdcc>
   44d98:	cmp	r1, #0
   44d9c:	beq	44e2c <fputs@plt+0x3f814>
   44da0:	cmp	r6, #0
   44da4:	beq	44db4 <fputs@plt+0x3f79c>
   44da8:	ldrb	r3, [r6, #25]
   44dac:	tst	r3, #1
   44db0:	bne	44e48 <fputs@plt+0x3f830>
   44db4:	ldr	r3, [r5]
   44db8:	cmp	r3, #7
   44dbc:	beq	45298 <fputs@plt+0x3fc80>
   44dc0:	bgt	44e50 <fputs@plt+0x3f838>
   44dc4:	cmp	r3, #3
   44dc8:	beq	45270 <fputs@plt+0x3fc58>
   44dcc:	ble	44df4 <fputs@plt+0x3f7dc>
   44dd0:	cmp	r3, #5
   44dd4:	beq	452dc <fputs@plt+0x3fcc4>
   44dd8:	bgt	45028 <fputs@plt+0x3fa10>
   44ddc:	ldr	r4, [sp]
   44de0:	ldr	r3, [r8, #244]	; 0xf4
   44de4:	cmp	r4, #0
   44de8:	ldrb	r1, [r3, #1]
   44dec:	bne	451e4 <fputs@plt+0x3fbcc>
   44df0:	b	4503c <fputs@plt+0x3fa24>
   44df4:	cmp	r3, #1
   44df8:	beq	4527c <fputs@plt+0x3fc64>
   44dfc:	bgt	450b0 <fputs@plt+0x3fa98>
   44e00:	cmp	r3, #0
   44e04:	bne	452bc <fputs@plt+0x3fca4>
   44e08:	mov	r0, r6
   44e0c:	ldr	r1, [r5, #16]
   44e10:	mov	r2, r8
   44e14:	bl	44d5c <fputs@plt+0x3f744>
   44e18:	mov	r5, r0
   44e1c:	ldr	r0, [sp]
   44e20:	cmp	r0, #0
   44e24:	beq	44e2c <fputs@plt+0x3f814>
   44e28:	bl	74690 <fputs@plt+0x6f078>
   44e2c:	ldr	r2, [sp, #20]
   44e30:	mov	r0, r5
   44e34:	ldr	r3, [r7]
   44e38:	cmp	r2, r3
   44e3c:	bne	453e0 <fputs@plt+0x3fdc8>
   44e40:	add	sp, sp, #24
   44e44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44e48:	mov	r5, r0
   44e4c:	b	44e2c <fputs@plt+0x3f814>
   44e50:	cmp	r3, #73	; 0x49
   44e54:	bgt	45084 <fputs@plt+0x3fa6c>
   44e58:	cmp	r3, #10
   44e5c:	bge	452a4 <fputs@plt+0x3fc8c>
   44e60:	ldr	r2, [r8, #16]
   44e64:	str	r2, [sp, #4]
   44e68:	sub	r1, r3, #10
   44e6c:	sub	r2, r3, #4
   44e70:	cmp	r2, #4
   44e74:	cmphi	r1, #63	; 0x3f
   44e78:	bls	45030 <fputs@plt+0x3fa18>
   44e7c:	ldr	r4, [r5, #16]
   44e80:	cmp	r4, #0
   44e84:	beq	45064 <fputs@plt+0x3fa4c>
   44e88:	ldr	r2, [r4]
   44e8c:	ldr	r9, [sp, #4]
   44e90:	cmp	r2, #1
   44e94:	ldr	r2, [sp]
   44e98:	beq	44efc <fputs@plt+0x3f8e4>
   44e9c:	b	45404 <fputs@plt+0x3fdec>
   44ea0:	cmp	r3, #10
   44ea4:	bge	45010 <fputs@plt+0x3f9f8>
   44ea8:	cmp	r3, #8
   44eac:	bgt	45000 <fputs@plt+0x3f9e8>
   44eb0:	cmp	r3, #5
   44eb4:	bge	45010 <fputs@plt+0x3f9f8>
   44eb8:	cmp	r3, #3
   44ebc:	beq	44f84 <fputs@plt+0x3f96c>
   44ec0:	cmp	r3, #4
   44ec4:	bne	44f64 <fputs@plt+0x3f94c>
   44ec8:	ldrb	r0, [r4, #24]
   44ecc:	rsbs	r0, r0, #1
   44ed0:	movcc	r0, #0
   44ed4:	cmp	r0, #0
   44ed8:	bne	44f30 <fputs@plt+0x3f918>
   44edc:	ldr	r4, [r4, #8]
   44ee0:	cmp	r4, #0
   44ee4:	beq	45064 <fputs@plt+0x3fa4c>
   44ee8:	ldr	r2, [r4]
   44eec:	ldr	r3, [r5]
   44ef0:	cmp	r2, #1
   44ef4:	ldm	sp, {r2, r9}
   44ef8:	bne	45404 <fputs@plt+0x3fdec>
   44efc:	cmp	r3, #73	; 0x49
   44f00:	ble	44ea0 <fputs@plt+0x3f888>
   44f04:	cmp	r3, #137	; 0x89
   44f08:	ble	44f4c <fputs@plt+0x3f934>
   44f0c:	cmp	r3, #201	; 0xc9
   44f10:	bgt	44f64 <fputs@plt+0x3f94c>
   44f14:	cmp	r9, #0
   44f18:	beq	45378 <fputs@plt+0x3fd60>
   44f1c:	mov	r1, r9
   44f20:	ldr	r0, [r4, #20]
   44f24:	bl	30dbc <fputs@plt+0x2b7a4>
   44f28:	cmp	r0, #0
   44f2c:	beq	44edc <fputs@plt+0x3f8c4>
   44f30:	mov	r0, r6
   44f34:	mov	r1, r4
   44f38:	mov	r2, r8
   44f3c:	bl	44d5c <fputs@plt+0x3f744>
   44f40:	cmp	r0, #0
   44f44:	beq	44edc <fputs@plt+0x3f8c4>
   44f48:	b	44e18 <fputs@plt+0x3f800>
   44f4c:	cmp	r9, #0
   44f50:	beq	45330 <fputs@plt+0x3fd18>
   44f54:	mov	r1, r9
   44f58:	ldr	r0, [r4, #20]
   44f5c:	bl	30d84 <fputs@plt+0x2b76c>
   44f60:	b	44ed4 <fputs@plt+0x3f8bc>
   44f64:	ldr	r0, [pc, #1264]	; 4545c <fputs@plt+0x3fe44>
   44f68:	mov	r2, #225	; 0xe1
   44f6c:	ldr	r1, [pc, #1260]	; 45460 <fputs@plt+0x3fe48>
   44f70:	ldr	r3, [pc, #1260]	; 45464 <fputs@plt+0x3fe4c>
   44f74:	add	r0, pc, r0
   44f78:	add	r1, pc, r1
   44f7c:	add	r3, pc, r3
   44f80:	bl	76e48 <fputs@plt+0x71830>
   44f84:	ldr	sl, [r4, #20]
   44f88:	mov	r1, r9
   44f8c:	mov	r0, sl
   44f90:	bl	65b84 <fputs@plt+0x6056c>
   44f94:	cmp	r0, #0
   44f98:	bne	44f30 <fputs@plt+0x3f918>
   44f9c:	ldrd	r2, [r8, #56]	; 0x38
   44fa0:	mov	r1, #0
   44fa4:	mov	r0, #536870912	; 0x20000000
   44fa8:	and	r3, r3, r1
   44fac:	and	r2, r2, r0
   44fb0:	orrs	r1, r2, r3
   44fb4:	beq	45234 <fputs@plt+0x3fc1c>
   44fb8:	ldr	r9, [r8, #176]	; 0xb0
   44fbc:	cmp	r9, #0
   44fc0:	beq	44edc <fputs@plt+0x3f8c4>
   44fc4:	ldr	r1, [r9]
   44fc8:	cmp	r1, #0
   44fcc:	beq	44edc <fputs@plt+0x3f8c4>
   44fd0:	add	r9, r9, #4
   44fd4:	b	44fec <fputs@plt+0x3f9d4>
   44fd8:	cmp	r9, #0
   44fdc:	beq	44edc <fputs@plt+0x3f8c4>
   44fe0:	ldr	r1, [r9], #4
   44fe4:	cmp	r1, #0
   44fe8:	beq	44edc <fputs@plt+0x3f8c4>
   44fec:	mov	r0, sl
   44ff0:	bl	65b84 <fputs@plt+0x6056c>
   44ff4:	cmp	r0, #0
   44ff8:	beq	44fd8 <fputs@plt+0x3f9c0>
   44ffc:	b	44f30 <fputs@plt+0x3f918>
   45000:	mov	r1, r9
   45004:	ldr	r0, [r4, #20]
   45008:	bl	30e40 <fputs@plt+0x2b828>
   4500c:	b	44ed4 <fputs@plt+0x3f8bc>
   45010:	cmp	r9, #0
   45014:	beq	452e8 <fputs@plt+0x3fcd0>
   45018:	mov	r1, r9
   4501c:	ldr	r0, [r4, #20]
   45020:	bl	65b84 <fputs@plt+0x6056c>
   45024:	b	44ed4 <fputs@plt+0x3f8bc>
   45028:	ldr	r2, [r8, #20]
   4502c:	str	r2, [sp, #4]
   45030:	ldr	r1, [sp, #4]
   45034:	cmp	r1, #0
   45038:	beq	451c0 <fputs@plt+0x3fba8>
   4503c:	ldr	r0, [r5, #20]
   45040:	bl	72bc0 <fputs@plt+0x6d5a8>
   45044:	cmp	r0, #0
   45048:	beq	45064 <fputs@plt+0x3fa4c>
   4504c:	mov	r1, r0
   45050:	mov	r2, r8
   45054:	mov	r0, r6
   45058:	bl	44d5c <fputs@plt+0x3f744>
   4505c:	cmp	r0, #0
   45060:	bne	44e18 <fputs@plt+0x3f800>
   45064:	cmp	r6, #0
   45068:	beq	451ac <fputs@plt+0x3fb94>
   4506c:	ldrb	r3, [r6, #25]
   45070:	tst	r3, #1
   45074:	beq	451ac <fputs@plt+0x3fb94>
   45078:	ldr	r0, [sp]
   4507c:	mov	r5, #0
   45080:	b	44e20 <fputs@plt+0x3f808>
   45084:	cmp	r3, #137	; 0x89
   45088:	ble	45258 <fputs@plt+0x3fc40>
   4508c:	cmp	r3, #201	; 0xc9
   45090:	bgt	452bc <fputs@plt+0x3fca4>
   45094:	sub	r1, r3, #138	; 0x8a
   45098:	mov	r0, r8
   4509c:	add	r2, sp, #4
   450a0:	mov	r3, sp
   450a4:	bl	42150 <fputs@plt+0x3cb38>
   450a8:	ldr	r3, [r5]
   450ac:	b	44e68 <fputs@plt+0x3f850>
   450b0:	cmp	r6, #0
   450b4:	beq	450d0 <fputs@plt+0x3fab8>
   450b8:	ldr	r3, [r5, #20]
   450bc:	ldr	r2, [r6, #416]	; 0x1a0
   450c0:	ldr	r1, [r3, #16]
   450c4:	cmp	r1, r2
   450c8:	beq	453d0 <fputs@plt+0x3fdb8>
   450cc:	str	r2, [r3, #16]
   450d0:	mov	r0, r8
   450d4:	mov	r1, #1
   450d8:	bl	40820 <fputs@plt+0x3b208>
   450dc:	cmp	r0, #0
   450e0:	blt	44e18 <fputs@plt+0x3f800>
   450e4:	ldr	r4, [r5, #20]
   450e8:	ldr	r3, [r4]
   450ec:	cmp	r3, #0
   450f0:	beq	451ac <fputs@plt+0x3fb94>
   450f4:	cmp	r6, #0
   450f8:	mov	r3, #0
   450fc:	sub	sl, r4, #32
   45100:	str	r3, [sp, #8]
   45104:	str	r3, [sp, #12]
   45108:	str	r3, [sp, #16]
   4510c:	beq	453d8 <fputs@plt+0x3fdc0>
   45110:	mov	r0, sl
   45114:	add	r9, sp, #8
   45118:	bl	4fe50 <fputs@plt+0x4a838>
   4511c:	str	r0, [r6, #1020]	; 0x3fc
   45120:	ldr	r3, [r5, #20]
   45124:	ldr	r3, [r3]
   45128:	str	r3, [r6, #1024]	; 0x400
   4512c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   45130:	str	r3, [r6, #1028]	; 0x404
   45134:	ldr	r3, [r5, #20]
   45138:	add	r9, sp, #8
   4513c:	ldr	ip, [r3]
   45140:	ldr	r2, [r4, #-24]	; 0xffffffe8
   45144:	mov	r0, r6
   45148:	mov	r3, r9
   4514c:	mov	r1, r8
   45150:	blx	ip
   45154:	cmp	r6, #0
   45158:	mov	r4, r0
   4515c:	beq	45178 <fputs@plt+0x3fb60>
   45160:	mov	r3, #0
   45164:	mov	r0, sl
   45168:	str	r3, [r6, #1028]	; 0x404
   4516c:	str	r3, [r6, #1024]	; 0x400
   45170:	bl	50464 <fputs@plt+0x4ae4c>
   45174:	str	r0, [r6, #1020]	; 0x3fc
   45178:	mov	r1, r4
   4517c:	mov	r0, r8
   45180:	mov	r2, r9
   45184:	bl	4da80 <fputs@plt+0x48468>
   45188:	cmp	r0, #0
   4518c:	bne	453c0 <fputs@plt+0x3fda8>
   45190:	cmp	r6, #0
   45194:	beq	451a4 <fputs@plt+0x3fb8c>
   45198:	ldrb	r3, [r6, #25]
   4519c:	tst	r3, #1
   451a0:	bne	453c0 <fputs@plt+0x3fda8>
   451a4:	mov	r0, r9
   451a8:	bl	30414 <fputs@plt+0x2adfc>
   451ac:	mov	r0, r6
   451b0:	ldr	r1, [r5, #8]
   451b4:	mov	r2, r8
   451b8:	bl	44d5c <fputs@plt+0x3f744>
   451bc:	b	44e18 <fputs@plt+0x3f800>
   451c0:	ldr	r4, [sp]
   451c4:	cmp	r4, #0
   451c8:	bne	451e4 <fputs@plt+0x3fbcc>
   451cc:	cmp	r3, #4
   451d0:	bne	45064 <fputs@plt+0x3fa4c>
   451d4:	mov	r1, r4
   451d8:	b	4503c <fputs@plt+0x3fa24>
   451dc:	cmp	r4, #0
   451e0:	beq	45064 <fputs@plt+0x3fa4c>
   451e4:	ldr	r1, [r4], #4
   451e8:	cmp	r1, #0
   451ec:	beq	45064 <fputs@plt+0x3fa4c>
   451f0:	ldr	r0, [r5, #20]
   451f4:	bl	72bc0 <fputs@plt+0x6d5a8>
   451f8:	subs	r1, r0, #0
   451fc:	beq	451dc <fputs@plt+0x3fbc4>
   45200:	mov	r0, r6
   45204:	mov	r2, r8
   45208:	bl	44d5c <fputs@plt+0x3f744>
   4520c:	cmp	r0, #0
   45210:	beq	451dc <fputs@plt+0x3fbc4>
   45214:	b	44e18 <fputs@plt+0x3f800>
   45218:	mov	r4, r0
   4521c:	ldr	r0, [sp]
   45220:	cmp	r0, #0
   45224:	beq	4522c <fputs@plt+0x3fc14>
   45228:	bl	74690 <fputs@plt+0x6f078>
   4522c:	mov	r0, r4
   45230:	bl	54f8 <_Unwind_Resume@plt>
   45234:	ldrb	r3, [sl]
   45238:	cmp	r3, #58	; 0x3a
   4523c:	beq	44edc <fputs@plt+0x3f8c4>
   45240:	cmp	r9, #0
   45244:	beq	44edc <fputs@plt+0x3f8c4>
   45248:	ldrb	r3, [r9]
   4524c:	cmp	r3, #58	; 0x3a
   45250:	bne	44edc <fputs@plt+0x3f8c4>
   45254:	b	44f30 <fputs@plt+0x3f918>
   45258:	sub	r1, r3, #74	; 0x4a
   4525c:	mov	r0, r8
   45260:	add	r2, sp, #4
   45264:	mov	r3, sp
   45268:	bl	42150 <fputs@plt+0x3cb38>
   4526c:	b	450a8 <fputs@plt+0x3fa90>
   45270:	ldr	r2, [r8, #32]
   45274:	str	r2, [sp, #4]
   45278:	b	44e7c <fputs@plt+0x3f864>
   4527c:	ldr	r1, [r5, #16]
   45280:	cmp	r1, #0
   45284:	beq	45434 <fputs@plt+0x3fe1c>
   45288:	mov	r0, r6
   4528c:	mov	r2, r8
   45290:	bl	44d5c <fputs@plt+0x3f744>
   45294:	b	44e18 <fputs@plt+0x3f800>
   45298:	ldr	r2, [r8, #24]
   4529c:	str	r2, [sp, #4]
   452a0:	b	45030 <fputs@plt+0x3fa18>
   452a4:	sub	r1, r3, #10
   452a8:	mov	r0, r8
   452ac:	add	r2, sp, #4
   452b0:	mov	r3, sp
   452b4:	bl	42150 <fputs@plt+0x3cb38>
   452b8:	b	450a8 <fputs@plt+0x3fa90>
   452bc:	ldr	r0, [pc, #420]	; 45468 <fputs@plt+0x3fe50>
   452c0:	mov	r2, #388	; 0x184
   452c4:	ldr	r1, [pc, #416]	; 4546c <fputs@plt+0x3fe54>
   452c8:	ldr	r3, [pc, #416]	; 45470 <fputs@plt+0x3fe58>
   452cc:	add	r0, pc, r0
   452d0:	add	r1, pc, r1
   452d4:	add	r3, pc, r3
   452d8:	bl	76e48 <fputs@plt+0x71830>
   452dc:	ldr	r2, [r8, #28]
   452e0:	str	r2, [sp, #4]
   452e4:	b	45030 <fputs@plt+0x3fa18>
   452e8:	cmp	r2, #0
   452ec:	beq	44edc <fputs@plt+0x3f8c4>
   452f0:	ldr	r1, [r2]
   452f4:	cmp	r1, #0
   452f8:	addne	r9, r2, #4
   452fc:	ldrne	sl, [r4, #20]
   45300:	bne	4531c <fputs@plt+0x3fd04>
   45304:	b	44edc <fputs@plt+0x3f8c4>
   45308:	cmp	r9, #0
   4530c:	beq	44edc <fputs@plt+0x3f8c4>
   45310:	ldr	r1, [r9], #4
   45314:	cmp	r1, #0
   45318:	beq	44edc <fputs@plt+0x3f8c4>
   4531c:	mov	r0, sl
   45320:	bl	65b84 <fputs@plt+0x6056c>
   45324:	cmp	r0, #0
   45328:	beq	45308 <fputs@plt+0x3fcf0>
   4532c:	b	44f30 <fputs@plt+0x3f918>
   45330:	cmp	r2, #0
   45334:	beq	44edc <fputs@plt+0x3f8c4>
   45338:	ldr	r1, [r2]
   4533c:	cmp	r1, #0
   45340:	addne	r9, r2, #4
   45344:	ldrne	sl, [r4, #20]
   45348:	bne	45364 <fputs@plt+0x3fd4c>
   4534c:	b	44edc <fputs@plt+0x3f8c4>
   45350:	cmp	r9, #0
   45354:	beq	44edc <fputs@plt+0x3f8c4>
   45358:	ldr	r1, [r9], #4
   4535c:	cmp	r1, #0
   45360:	beq	44edc <fputs@plt+0x3f8c4>
   45364:	mov	r0, sl
   45368:	bl	30d84 <fputs@plt+0x2b76c>
   4536c:	cmp	r0, #0
   45370:	beq	45350 <fputs@plt+0x3fd38>
   45374:	b	44f30 <fputs@plt+0x3f918>
   45378:	cmp	r2, #0
   4537c:	beq	44edc <fputs@plt+0x3f8c4>
   45380:	ldr	r1, [r2]
   45384:	cmp	r1, #0
   45388:	addne	r9, r2, #4
   4538c:	ldrne	sl, [r4, #20]
   45390:	bne	453ac <fputs@plt+0x3fd94>
   45394:	b	44edc <fputs@plt+0x3f8c4>
   45398:	cmp	r9, #0
   4539c:	beq	44edc <fputs@plt+0x3f8c4>
   453a0:	ldr	r1, [r9], #4
   453a4:	cmp	r1, #0
   453a8:	beq	44edc <fputs@plt+0x3f8c4>
   453ac:	mov	r0, sl
   453b0:	bl	30dbc <fputs@plt+0x2b7a4>
   453b4:	cmp	r0, #0
   453b8:	beq	45398 <fputs@plt+0x3fd80>
   453bc:	b	44f30 <fputs@plt+0x3f918>
   453c0:	mov	r5, r0
   453c4:	mov	r0, r9
   453c8:	bl	30414 <fputs@plt+0x2adfc>
   453cc:	b	44e1c <fputs@plt+0x3f804>
   453d0:	mov	r5, #0
   453d4:	b	44e2c <fputs@plt+0x3f814>
   453d8:	mov	r3, r4
   453dc:	b	45138 <fputs@plt+0x3fb20>
   453e0:	bl	524c <__stack_chk_fail@plt>
   453e4:	ldr	r0, [pc, #136]	; 45474 <fputs@plt+0x3fe5c>
   453e8:	movw	r2, #273	; 0x111
   453ec:	ldr	r1, [pc, #132]	; 45478 <fputs@plt+0x3fe60>
   453f0:	ldr	r3, [pc, #132]	; 4547c <fputs@plt+0x3fe64>
   453f4:	add	r0, pc, r0
   453f8:	add	r1, pc, r1
   453fc:	add	r3, pc, r3
   45400:	bl	76bb0 <fputs@plt+0x71598>
   45404:	ldr	r0, [pc, #116]	; 45480 <fputs@plt+0x3fe68>
   45408:	mov	r2, #141	; 0x8d
   4540c:	ldr	r1, [pc, #112]	; 45484 <fputs@plt+0x3fe6c>
   45410:	ldr	r3, [pc, #112]	; 45488 <fputs@plt+0x3fe70>
   45414:	add	r0, pc, r0
   45418:	add	r1, pc, r1
   4541c:	add	r3, pc, r3
   45420:	bl	76bb0 <fputs@plt+0x71598>
   45424:	mov	r4, r0
   45428:	mov	r0, r9
   4542c:	bl	30414 <fputs@plt+0x2adfc>
   45430:	b	4521c <fputs@plt+0x3fc04>
   45434:	ldr	r0, [pc, #80]	; 4548c <fputs@plt+0x3fe74>
   45438:	movw	r2, #305	; 0x131
   4543c:	ldr	r1, [pc, #76]	; 45490 <fputs@plt+0x3fe78>
   45440:	ldr	r3, [pc, #76]	; 45494 <fputs@plt+0x3fe7c>
   45444:	add	r0, pc, r0
   45448:	add	r1, pc, r1
   4544c:	add	r3, pc, r3
   45450:	bl	76bb0 <fputs@plt+0x71598>
   45454:	andeq	fp, r6, ip, lsl #28
   45458:	andeq	r0, r0, r0, asr #8
   4545c:	andeq	r7, r4, r8, ror r5
   45460:	andeq	r7, r4, r8, ror #8
   45464:	andeq	r7, r4, r4, asr r4
   45468:	andeq	r7, r4, r0, asr #4
   4546c:	andeq	r7, r4, r0, lsl r1
   45470:	andeq	r7, r4, ip, ror #1
   45474:	andeq	ip, r3, ip, lsl sl
   45478:	andeq	r6, r4, r8, ror #31
   4547c:	andeq	r6, r4, r4, asr #31
   45480:	strheq	r7, [r4], -r8
   45484:	andeq	r6, r4, r8, asr #31
   45488:			; <UNDEFINED> instruction: 0x00046fb4
   4548c:	strheq	r7, [r4], -ip
   45490:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   45494:	andeq	r6, r4, r4, ror pc
   45498:	push	{r3, r4, r5, lr}
   4549c:	subs	r5, r0, #0
   454a0:	mov	r4, r1
   454a4:	beq	45870 <fputs@plt+0x40258>
   454a8:	cmp	r1, #4
   454ac:	beq	45580 <fputs@plt+0x3ff68>
   454b0:	cmp	r1, #6
   454b4:	beq	455a8 <fputs@plt+0x3ff90>
   454b8:	cmp	r1, #11
   454bc:	beq	455d0 <fputs@plt+0x3ffb8>
   454c0:	cmp	r1, #9
   454c4:	beq	45624 <fputs@plt+0x4000c>
   454c8:	cmp	r1, #14
   454cc:	beq	45678 <fputs@plt+0x40060>
   454d0:	cmp	r1, #4
   454d4:	beq	456f4 <fputs@plt+0x400dc>
   454d8:	cmp	r1, #5
   454dc:	beq	45730 <fputs@plt+0x40118>
   454e0:	cmp	r1, #8
   454e4:	beq	456a0 <fputs@plt+0x40088>
   454e8:	cmp	r1, #9
   454ec:	beq	45798 <fputs@plt+0x40180>
   454f0:	cmp	r1, #13
   454f4:	beq	45818 <fputs@plt+0x40200>
   454f8:	cmp	r1, #14
   454fc:	bne	45790 <fputs@plt+0x40178>
   45500:	ldr	r1, [pc, #904]	; 45890 <fputs@plt+0x40278>
   45504:	mov	r0, r5
   45508:	mov	r2, #3
   4550c:	add	r1, pc, r1
   45510:	bl	5468 <strncmp@plt>
   45514:	cmp	r0, #0
   45518:	bne	45790 <fputs@plt+0x40178>
   4551c:	cmn	r5, #3
   45520:	beq	45790 <fputs@plt+0x40178>
   45524:	ldr	r1, [pc, #872]	; 45894 <fputs@plt+0x4027c>
   45528:	add	r0, r5, #5
   4552c:	mov	r2, #9
   45530:	add	r1, pc, r1
   45534:	bl	5468 <strncmp@plt>
   45538:	cmp	r0, #0
   4553c:	bne	45790 <fputs@plt+0x40178>
   45540:	ldrb	r0, [r5, #3]
   45544:	bl	676f8 <fputs@plt+0x620e0>
   45548:	mov	r4, r0
   4554c:	ldrb	r0, [r5, #4]
   45550:	bl	676f8 <fputs@plt+0x620e0>
   45554:	cmp	r4, #0
   45558:	movgt	r3, #0
   4555c:	movle	r3, #1
   45560:	orrs	r3, r3, r0, lsr #31
   45564:	bne	45790 <fputs@plt+0x40178>
   45568:	add	r4, r4, r4, lsl #2
   4556c:	add	r0, r0, r4, lsl #1
   45570:	add	r0, r0, #138	; 0x8a
   45574:	cmp	r0, #201	; 0xc9
   45578:	mvngt	r0, #21
   4557c:	pop	{r3, r4, r5, pc}
   45580:	ldr	r1, [pc, #784]	; 45898 <fputs@plt+0x40280>
   45584:	mov	r2, r4
   45588:	add	r1, pc, r1
   4558c:	bl	5468 <strncmp@plt>
   45590:	cmp	r0, #0
   45594:	bne	4564c <fputs@plt+0x40034>
   45598:	cmn	r5, #4
   4559c:	beq	4564c <fputs@plt+0x40034>
   455a0:	mov	r0, r4
   455a4:	pop	{r3, r4, r5, pc}
   455a8:	mov	r2, r1
   455ac:	ldr	r1, [pc, #744]	; 4589c <fputs@plt+0x40284>
   455b0:	add	r1, pc, r1
   455b4:	bl	5468 <strncmp@plt>
   455b8:	cmp	r0, #0
   455bc:	bne	455f8 <fputs@plt+0x3ffe0>
   455c0:	cmn	r5, #6
   455c4:	beq	455f8 <fputs@plt+0x3ffe0>
   455c8:	mov	r0, #3
   455cc:	pop	{r3, r4, r5, pc}
   455d0:	mov	r2, r1
   455d4:	ldr	r1, [pc, #708]	; 458a0 <fputs@plt+0x40288>
   455d8:	add	r1, pc, r1
   455dc:	bl	5468 <strncmp@plt>
   455e0:	cmp	r0, #0
   455e4:	bne	45790 <fputs@plt+0x40178>
   455e8:	cmn	r5, #11
   455ec:	beq	45790 <fputs@plt+0x40178>
   455f0:	mov	r0, #5
   455f4:	pop	{r3, r4, r5, pc}
   455f8:	ldr	r1, [pc, #676]	; 458a4 <fputs@plt+0x4028c>
   455fc:	mov	r0, r5
   45600:	mov	r2, #6
   45604:	add	r1, pc, r1
   45608:	bl	5468 <strncmp@plt>
   4560c:	cmp	r0, #0
   45610:	bne	45790 <fputs@plt+0x40178>
   45614:	cmn	r5, #6
   45618:	beq	45790 <fputs@plt+0x40178>
   4561c:	mov	r0, #7
   45620:	pop	{r3, r4, r5, pc}
   45624:	mov	r2, r1
   45628:	ldr	r1, [pc, #632]	; 458a8 <fputs@plt+0x40290>
   4562c:	add	r1, pc, r1
   45630:	bl	5468 <strncmp@plt>
   45634:	cmp	r0, #0
   45638:	bne	45798 <fputs@plt+0x40180>
   4563c:	cmn	r5, #9
   45640:	beq	45798 <fputs@plt+0x40180>
   45644:	mov	r0, #6
   45648:	pop	{r3, r4, r5, pc}
   4564c:	ldr	r1, [pc, #600]	; 458ac <fputs@plt+0x40294>
   45650:	mov	r0, r5
   45654:	mov	r2, #4
   45658:	add	r1, pc, r1
   4565c:	bl	5468 <strncmp@plt>
   45660:	cmp	r0, #0
   45664:	bne	456f4 <fputs@plt+0x400dc>
   45668:	cmn	r5, #4
   4566c:	beq	456f4 <fputs@plt+0x400dc>
   45670:	mov	r0, #8
   45674:	pop	{r3, r4, r5, pc}
   45678:	mov	r2, r1
   4567c:	ldr	r1, [pc, #556]	; 458b0 <fputs@plt+0x40298>
   45680:	add	r1, pc, r1
   45684:	bl	5468 <strncmp@plt>
   45688:	cmp	r0, #0
   4568c:	bne	45500 <fputs@plt+0x3fee8>
   45690:	cmn	r5, #14
   45694:	beq	45500 <fputs@plt+0x3fee8>
   45698:	mov	r0, #9
   4569c:	pop	{r3, r4, r5, pc}
   456a0:	ldr	r1, [pc, #524]	; 458b4 <fputs@plt+0x4029c>
   456a4:	mov	r2, #3
   456a8:	add	r1, pc, r1
   456ac:	bl	5468 <strncmp@plt>
   456b0:	cmp	r0, #0
   456b4:	bne	45790 <fputs@plt+0x40178>
   456b8:	cmn	r5, #3
   456bc:	beq	45790 <fputs@plt+0x40178>
   456c0:	ldr	r1, [pc, #496]	; 458b8 <fputs@plt+0x402a0>
   456c4:	add	r0, r5, #4
   456c8:	mov	r2, #4
   456cc:	add	r1, pc, r1
   456d0:	bl	5468 <strncmp@plt>
   456d4:	cmp	r0, #0
   456d8:	bne	45790 <fputs@plt+0x40178>
   456dc:	ldrb	r0, [r5, #3]
   456e0:	bl	676f8 <fputs@plt+0x620e0>
   456e4:	cmp	r0, #0
   456e8:	blt	45790 <fputs@plt+0x40178>
   456ec:	add	r0, r0, #74	; 0x4a
   456f0:	pop	{r3, r4, r5, pc}
   456f4:	ldr	r1, [pc, #448]	; 458bc <fputs@plt+0x402a4>
   456f8:	mov	r0, r5
   456fc:	mov	r2, #3
   45700:	add	r1, pc, r1
   45704:	bl	5468 <strncmp@plt>
   45708:	cmp	r0, #0
   4570c:	bne	45790 <fputs@plt+0x40178>
   45710:	cmn	r5, #3
   45714:	beq	45790 <fputs@plt+0x40178>
   45718:	ldrb	r0, [r5, #3]
   4571c:	bl	676f8 <fputs@plt+0x620e0>
   45720:	cmp	r0, #0
   45724:	blt	45790 <fputs@plt+0x40178>
   45728:	add	r0, r0, #10
   4572c:	pop	{r3, r4, r5, pc}
   45730:	ldr	r1, [pc, #392]	; 458c0 <fputs@plt+0x402a8>
   45734:	mov	r2, #3
   45738:	add	r1, pc, r1
   4573c:	bl	5468 <strncmp@plt>
   45740:	cmp	r0, #0
   45744:	bne	45790 <fputs@plt+0x40178>
   45748:	cmn	r5, #3
   4574c:	beq	45790 <fputs@plt+0x40178>
   45750:	ldrb	r0, [r5, #3]
   45754:	bl	676f8 <fputs@plt+0x620e0>
   45758:	mov	r4, r0
   4575c:	ldrb	r0, [r5, #4]
   45760:	bl	676f8 <fputs@plt+0x620e0>
   45764:	cmp	r4, #0
   45768:	movgt	r3, #0
   4576c:	movle	r3, #1
   45770:	orrs	r3, r3, r0, lsr #31
   45774:	bne	45790 <fputs@plt+0x40178>
   45778:	add	r4, r4, #1
   4577c:	add	r4, r4, r4, lsl #2
   45780:	add	r0, r0, r4, lsl #1
   45784:	cmp	r0, #73	; 0x49
   45788:	mvngt	r0, #21
   4578c:	pop	{r3, r4, r5, pc}
   45790:	mvn	r0, #21
   45794:	pop	{r3, r4, r5, pc}
   45798:	ldr	r1, [pc, #292]	; 458c4 <fputs@plt+0x402ac>
   4579c:	mov	r0, r5
   457a0:	mov	r2, #3
   457a4:	add	r1, pc, r1
   457a8:	bl	5468 <strncmp@plt>
   457ac:	cmp	r0, #0
   457b0:	bne	45790 <fputs@plt+0x40178>
   457b4:	cmn	r5, #3
   457b8:	beq	45790 <fputs@plt+0x40178>
   457bc:	ldr	r1, [pc, #260]	; 458c8 <fputs@plt+0x402b0>
   457c0:	add	r0, r5, #5
   457c4:	mov	r2, #4
   457c8:	add	r1, pc, r1
   457cc:	bl	5468 <strncmp@plt>
   457d0:	cmp	r0, #0
   457d4:	bne	45790 <fputs@plt+0x40178>
   457d8:	ldrb	r0, [r5, #3]
   457dc:	bl	676f8 <fputs@plt+0x620e0>
   457e0:	mov	r4, r0
   457e4:	ldrb	r0, [r5, #4]
   457e8:	bl	676f8 <fputs@plt+0x620e0>
   457ec:	cmp	r4, #0
   457f0:	movgt	r3, #0
   457f4:	movle	r3, #1
   457f8:	orrs	r3, r3, r0, lsr #31
   457fc:	bne	45790 <fputs@plt+0x40178>
   45800:	add	r4, r4, r4, lsl #2
   45804:	add	r0, r0, r4, lsl #1
   45808:	add	r0, r0, #74	; 0x4a
   4580c:	cmp	r0, #137	; 0x89
   45810:	mvngt	r0, #21
   45814:	pop	{r3, r4, r5, pc}
   45818:	ldr	r1, [pc, #172]	; 458cc <fputs@plt+0x402b4>
   4581c:	mov	r0, r5
   45820:	mov	r2, #3
   45824:	add	r1, pc, r1
   45828:	bl	5468 <strncmp@plt>
   4582c:	cmp	r0, #0
   45830:	bne	45790 <fputs@plt+0x40178>
   45834:	cmn	r5, #3
   45838:	beq	45790 <fputs@plt+0x40178>
   4583c:	ldr	r1, [pc, #140]	; 458d0 <fputs@plt+0x402b8>
   45840:	add	r0, r5, #4
   45844:	mov	r2, #9
   45848:	add	r1, pc, r1
   4584c:	bl	5468 <strncmp@plt>
   45850:	cmp	r0, #0
   45854:	bne	45790 <fputs@plt+0x40178>
   45858:	ldrb	r0, [r5, #3]
   4585c:	bl	676f8 <fputs@plt+0x620e0>
   45860:	cmp	r0, #0
   45864:	blt	45790 <fputs@plt+0x40178>
   45868:	add	r0, r0, #138	; 0x8a
   4586c:	pop	{r3, r4, r5, pc}
   45870:	ldr	r0, [pc, #92]	; 458d4 <fputs@plt+0x402bc>
   45874:	mov	r2, #652	; 0x28c
   45878:	ldr	r1, [pc, #88]	; 458d8 <fputs@plt+0x402c0>
   4587c:	ldr	r3, [pc, #88]	; 458dc <fputs@plt+0x402c4>
   45880:	add	r0, pc, r0
   45884:	add	r1, pc, r1
   45888:	add	r3, pc, r3
   4588c:	bl	76bb0 <fputs@plt+0x71598>
   45890:	andeq	r7, r4, r4, lsr #32
   45894:	andeq	r7, r4, r4
   45898:	andeq	r0, r5, ip, lsl #11
   4589c:	andeq	r6, r4, ip, lsr #12
   458a0:	andeq	r6, r4, ip, ror #9
   458a4:	andeq	r3, r4, r0, lsr sl
   458a8:	andeq	r3, r4, r8, ror #19
   458ac:	andeq	r1, r4, r8, asr sl
   458b0:	andeq	r6, r4, r0, lsr #29
   458b4:	andeq	r6, r4, r8, lsl #29
   458b8:	andeq	r1, r4, r4, ror #19
   458bc:	andeq	r6, r4, r0, lsr lr
   458c0:	strdeq	r6, [r4], -r8
   458c4:	andeq	r6, r4, ip, lsl #27
   458c8:	andeq	r1, r4, r8, ror #17
   458cc:	andeq	r6, r4, ip, lsl #26
   458d0:	andeq	r6, r4, ip, ror #25
   458d4:	andeq	sp, r4, r4, asr #31
   458d8:	andeq	r6, r4, ip, asr fp
   458dc:			; <UNDEFINED> instruction: 0x00046ab8
   458e0:	push	{r3, r4, r5, r6, r7, lr}
   458e4:	subs	r6, r1, #0
   458e8:	mov	r7, r0
   458ec:	movne	r5, r0
   458f0:	movne	r4, #0
   458f4:	beq	45910 <fputs@plt+0x402f8>
   458f8:	ldr	r0, [r5, #8]
   458fc:	add	r4, r4, #1
   45900:	bl	4e5c <free@plt>
   45904:	cmp	r4, r6
   45908:	add	r5, r5, #12
   4590c:	bne	458f8 <fputs@plt+0x402e0>
   45910:	mov	r0, r7
   45914:	pop	{r3, r4, r5, r6, r7, lr}
   45918:	b	4e5c <free@plt>
   4591c:	ldr	r3, [pc, #1132]	; 45d90 <fputs@plt+0x40778>
   45920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45924:	add	r3, pc, r3
   45928:	sub	sp, sp, #60	; 0x3c
   4592c:	subs	r7, r0, #0
   45930:	ldr	r0, [pc, #1116]	; 45d94 <fputs@plt+0x4077c>
   45934:	str	r2, [sp, #24]
   45938:	mov	r2, r3
   4593c:	str	r1, [sp, #20]
   45940:	mov	r3, #0
   45944:	ldr	r0, [r2, r0]
   45948:	str	r3, [sp, #36]	; 0x24
   4594c:	str	r3, [sp, #40]	; 0x28
   45950:	ldr	r2, [r0]
   45954:	str	r0, [sp, #16]
   45958:	str	r3, [sp, #44]	; 0x2c
   4595c:	str	r2, [sp, #52]	; 0x34
   45960:	beq	45ccc <fputs@plt+0x406b4>
   45964:	ldr	r2, [sp, #20]
   45968:	cmp	r2, #0
   4596c:	beq	45d10 <fputs@plt+0x406f8>
   45970:	ldr	ip, [sp, #24]
   45974:	cmp	ip, #0
   45978:	beq	45d68 <fputs@plt+0x40750>
   4597c:	ldrb	r0, [r7]
   45980:	cmp	r0, #0
   45984:	streq	r0, [sp, #12]
   45988:	beq	45bb0 <fputs@plt+0x40598>
   4598c:	add	r8, sp, #44	; 0x2c
   45990:	add	fp, sp, #48	; 0x30
   45994:	add	r1, sp, #35	; 0x23
   45998:	str	r3, [sp, #4]
   4599c:	str	r1, [sp, #28]
   459a0:	str	r3, [sp, #12]
   459a4:	mov	r2, #0
   459a8:	str	r2, [sp, #48]	; 0x30
   459ac:	ldrb	r3, [r7]
   459b0:	cmp	r3, #32
   459b4:	bne	459d0 <fputs@plt+0x403b8>
   459b8:	add	r3, r7, #1
   459bc:	mov	r7, r3
   459c0:	add	r3, r3, #1
   459c4:	ldrb	r2, [r7]
   459c8:	cmp	r2, #32
   459cc:	beq	459bc <fputs@plt+0x403a4>
   459d0:	mov	r0, r7
   459d4:	mov	r1, #61	; 0x3d
   459d8:	bl	4cb8 <strchr@plt>
   459dc:	subs	r4, r0, #0
   459e0:	beq	45c90 <fputs@plt+0x40678>
   459e4:	mov	r0, r7
   459e8:	rsb	r1, r7, r4
   459ec:	bl	45498 <fputs@plt+0x3fe80>
   459f0:	cmp	r0, #0
   459f4:	str	r0, [sp, #8]
   459f8:	blt	45c90 <fputs@plt+0x40678>
   459fc:	ldrb	r9, [r4, #1]
   45a00:	subs	r3, r9, #39	; 0x27
   45a04:	rsbs	r9, r3, #0
   45a08:	adcs	r9, r9, r3
   45a0c:	add	sl, r9, #1
   45a10:	add	r7, r4, sl
   45a14:	ldrb	r3, [r4, sl]
   45a18:	cmp	r3, #0
   45a1c:	addne	r4, r7, #1
   45a20:	movne	r2, #0
   45a24:	movne	r6, r7
   45a28:	movne	r5, r2
   45a2c:	bne	45a80 <fputs@plt+0x40468>
   45a30:	b	45ac0 <fputs@plt+0x404a8>
   45a34:	cmp	r3, #39	; 0x27
   45a38:	beq	45c78 <fputs@plt+0x40660>
   45a3c:	mov	r0, r8
   45a40:	mov	r1, fp
   45a44:	add	r2, r5, #2
   45a48:	mov	r3, #1
   45a4c:	bl	6bfc8 <fputs@plt+0x669b0>
   45a50:	cmp	r0, #0
   45a54:	beq	45c14 <fputs@plt+0x405fc>
   45a58:	ldrb	r1, [r4, #-1]
   45a5c:	mov	r2, #0
   45a60:	ldr	r3, [sp, #44]	; 0x2c
   45a64:	strb	r1, [r3, r5]
   45a68:	add	r5, r5, #1
   45a6c:	ldrb	r3, [r6, #1]!
   45a70:	mov	r7, r4
   45a74:	add	r4, r4, #1
   45a78:	cmp	r3, #0
   45a7c:	beq	45ac4 <fputs@plt+0x404ac>
   45a80:	cmp	r2, #0
   45a84:	bne	45a3c <fputs@plt+0x40424>
   45a88:	cmp	r3, #92	; 0x5c
   45a8c:	beq	45ab8 <fputs@plt+0x404a0>
   45a90:	cmp	r9, #0
   45a94:	bne	45a34 <fputs@plt+0x4041c>
   45a98:	cmp	r3, #44	; 0x2c
   45a9c:	bne	45a3c <fputs@plt+0x40424>
   45aa0:	ldr	r3, [sp, #44]	; 0x2c
   45aa4:	cmp	r3, #0
   45aa8:	beq	45bf8 <fputs@plt+0x405e0>
   45aac:	strb	r9, [r3, r5]
   45ab0:	mov	r7, r6
   45ab4:	b	45adc <fputs@plt+0x404c4>
   45ab8:	mov	r2, #1
   45abc:	b	45a6c <fputs@plt+0x40454>
   45ac0:	mov	r5, r3
   45ac4:	cmp	r9, #0
   45ac8:	bne	45cb4 <fputs@plt+0x4069c>
   45acc:	ldr	r3, [sp, #44]	; 0x2c
   45ad0:	cmp	r3, #0
   45ad4:	strbne	r9, [r3, r5]
   45ad8:	beq	45bfc <fputs@plt+0x405e4>
   45adc:	ldr	r3, [sp, #44]	; 0x2c
   45ae0:	cmp	r3, #0
   45ae4:	beq	45bfc <fputs@plt+0x405e4>
   45ae8:	ldr	r3, [sp, #8]
   45aec:	cmp	r3, #4
   45af0:	movne	r1, #0
   45af4:	strbne	r1, [sp, #35]	; 0x23
   45af8:	beq	45c4c <fputs@plt+0x40634>
   45afc:	ldr	r2, [sp, #12]
   45b00:	add	r0, sp, #36	; 0x24
   45b04:	add	r1, sp, #40	; 0x28
   45b08:	mov	r3, #12
   45b0c:	add	r4, r2, #1
   45b10:	mov	r2, r4
   45b14:	bl	6bfc8 <fputs@plt+0x669b0>
   45b18:	cmp	r0, #0
   45b1c:	beq	45c14 <fputs@plt+0x405fc>
   45b20:	ldr	ip, [sp, #4]
   45b24:	ldr	r3, [sp, #36]	; 0x24
   45b28:	ldr	r1, [sp, #8]
   45b2c:	str	r1, [r3, ip]
   45b30:	ldr	r0, [sp, #36]	; 0x24
   45b34:	ldr	r1, [sp, #44]	; 0x2c
   45b38:	ldrb	r2, [sp, #35]	; 0x23
   45b3c:	add	r3, r0, ip
   45b40:	mov	ip, #0
   45b44:	str	ip, [sp, #44]	; 0x2c
   45b48:	str	r1, [r3, #8]
   45b4c:	strb	r2, [r3, #4]
   45b50:	ldrb	r3, [r7, r9]
   45b54:	cmp	r3, ip
   45b58:	beq	45cac <fputs@plt+0x40694>
   45b5c:	cmp	r3, #44	; 0x2c
   45b60:	bne	45ca0 <fputs@plt+0x40688>
   45b64:	ldrb	r3, [r7, sl]
   45b68:	add	r7, r7, sl
   45b6c:	ldr	r1, [sp, #4]
   45b70:	cmp	r3, ip
   45b74:	str	r4, [sp, #12]
   45b78:	add	r1, r1, #12
   45b7c:	str	r1, [sp, #4]
   45b80:	bne	459a4 <fputs@plt+0x4038c>
   45b84:	cmp	r4, #0
   45b88:	beq	45bb0 <fputs@plt+0x40598>
   45b8c:	cmp	r0, #0
   45b90:	beq	45d3c <fputs@plt+0x40724>
   45b94:	ldr	r3, [pc, #508]	; 45d98 <fputs@plt+0x40780>
   45b98:	mov	r1, r4
   45b9c:	mov	r2, #12
   45ba0:	add	r3, pc, r3
   45ba4:	bl	4a9c <qsort@plt>
   45ba8:	ldr	r0, [sp, #36]	; 0x24
   45bac:	str	r4, [sp, #12]
   45bb0:	mov	r2, r0
   45bb4:	mov	r3, #0
   45bb8:	ldr	lr, [sp, #12]
   45bbc:	b	45bd0 <fputs@plt+0x405b8>
   45bc0:	ldr	ip, [r2]
   45bc4:	ldr	r1, [r2, #12]!
   45bc8:	cmp	ip, r1
   45bcc:	beq	45c98 <fputs@plt+0x40680>
   45bd0:	add	r3, r3, #1
   45bd4:	cmp	lr, r3
   45bd8:	bhi	45bc0 <fputs@plt+0x405a8>
   45bdc:	ldr	r2, [sp, #20]
   45be0:	mov	r5, #0
   45be4:	ldr	r3, [sp, #12]
   45be8:	ldr	ip, [sp, #24]
   45bec:	str	r0, [r2]
   45bf0:	str	r3, [ip]
   45bf4:	b	45c24 <fputs@plt+0x4060c>
   45bf8:	mov	r7, r6
   45bfc:	mov	r0, #1
   45c00:	mov	r1, r0
   45c04:	bl	4d18 <calloc@plt>
   45c08:	cmp	r0, #0
   45c0c:	str	r0, [sp, #44]	; 0x2c
   45c10:	bne	45ae8 <fputs@plt+0x404d0>
   45c14:	ldr	r0, [sp, #36]	; 0x24
   45c18:	mvn	r5, #11
   45c1c:	ldr	r1, [sp, #12]
   45c20:	bl	458e0 <fputs@plt+0x402c8>
   45c24:	ldr	r0, [sp, #44]	; 0x2c
   45c28:	bl	4e5c <free@plt>
   45c2c:	ldr	r1, [sp, #16]
   45c30:	ldr	r2, [sp, #52]	; 0x34
   45c34:	mov	r0, r5
   45c38:	ldr	r3, [r1]
   45c3c:	cmp	r2, r3
   45c40:	bne	45d5c <fputs@plt+0x40744>
   45c44:	add	sp, sp, #60	; 0x3c
   45c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45c4c:	ldr	r4, [sp, #44]	; 0x2c
   45c50:	add	r1, sp, #35	; 0x23
   45c54:	mov	r0, r4
   45c58:	bl	30ec4 <fputs@plt+0x2b8ac>
   45c5c:	cmp	r0, #0
   45c60:	blt	45cc0 <fputs@plt+0x406a8>
   45c64:	mov	r0, r4
   45c68:	bl	4e5c <free@plt>
   45c6c:	mov	ip, #0
   45c70:	str	ip, [sp, #44]	; 0x2c
   45c74:	b	45afc <fputs@plt+0x404e4>
   45c78:	ldr	r3, [sp, #44]	; 0x2c
   45c7c:	cmp	r3, #0
   45c80:	beq	45bf8 <fputs@plt+0x405e0>
   45c84:	strb	r2, [r3, r5]
   45c88:	mov	r7, r6
   45c8c:	b	45adc <fputs@plt+0x404c4>
   45c90:	mvn	r5, #21
   45c94:	b	45c24 <fputs@plt+0x4060c>
   45c98:	mvn	r5, #21
   45c9c:	b	45c1c <fputs@plt+0x40604>
   45ca0:	str	r4, [sp, #12]
   45ca4:	mvn	r5, #21
   45ca8:	b	45c1c <fputs@plt+0x40604>
   45cac:	str	r4, [sp, #12]
   45cb0:	b	45b84 <fputs@plt+0x4056c>
   45cb4:	ldr	r0, [sp, #36]	; 0x24
   45cb8:	mvn	r5, #21
   45cbc:	b	45c1c <fputs@plt+0x40604>
   45cc0:	mov	r5, r0
   45cc4:	ldr	r0, [sp, #36]	; 0x24
   45cc8:	b	45c1c <fputs@plt+0x40604>
   45ccc:	ldr	r0, [pc, #200]	; 45d9c <fputs@plt+0x40784>
   45cd0:	movw	r2, #782	; 0x30e
   45cd4:	ldr	r1, [pc, #196]	; 45da0 <fputs@plt+0x40788>
   45cd8:	ldr	r3, [pc, #196]	; 45da4 <fputs@plt+0x4078c>
   45cdc:	add	r0, pc, r0
   45ce0:	add	r1, pc, r1
   45ce4:	add	r3, pc, r3
   45ce8:	bl	76bb0 <fputs@plt+0x71598>
   45cec:	ldr	r4, [sp, #44]	; 0x2c
   45cf0:	mov	r5, r0
   45cf4:	mov	r0, r4
   45cf8:	bl	4e5c <free@plt>
   45cfc:	mov	r0, r5
   45d00:	bl	54f8 <_Unwind_Resume@plt>
   45d04:	ldr	r4, [sp, #44]	; 0x2c
   45d08:	mov	r5, r0
   45d0c:	b	45cf4 <fputs@plt+0x406dc>
   45d10:	ldr	r0, [pc, #144]	; 45da8 <fputs@plt+0x40790>
   45d14:	movw	r2, #783	; 0x30f
   45d18:	ldr	r1, [pc, #140]	; 45dac <fputs@plt+0x40794>
   45d1c:	ldr	r3, [pc, #140]	; 45db0 <fputs@plt+0x40798>
   45d20:	add	r0, pc, r0
   45d24:	add	r1, pc, r1
   45d28:	add	r3, pc, r3
   45d2c:	bl	76bb0 <fputs@plt+0x71598>
   45d30:	b	45cec <fputs@plt+0x406d4>
   45d34:	b	45cec <fputs@plt+0x406d4>
   45d38:	b	45cec <fputs@plt+0x406d4>
   45d3c:	ldr	r0, [pc, #112]	; 45db4 <fputs@plt+0x4079c>
   45d40:	movw	r2, #978	; 0x3d2
   45d44:	ldr	r1, [pc, #108]	; 45db8 <fputs@plt+0x407a0>
   45d48:	ldr	r3, [pc, #108]	; 45dbc <fputs@plt+0x407a4>
   45d4c:	add	r0, pc, r0
   45d50:	add	r1, pc, r1
   45d54:	add	r3, pc, r3
   45d58:	bl	76bb0 <fputs@plt+0x71598>
   45d5c:	bl	524c <__stack_chk_fail@plt>
   45d60:	b	45cec <fputs@plt+0x406d4>
   45d64:	b	45d08 <fputs@plt+0x406f0>
   45d68:	ldr	r0, [pc, #80]	; 45dc0 <fputs@plt+0x407a8>
   45d6c:	mov	r2, #784	; 0x310
   45d70:	ldr	r1, [pc, #76]	; 45dc4 <fputs@plt+0x407ac>
   45d74:	ldr	r3, [pc, #76]	; 45dc8 <fputs@plt+0x407b0>
   45d78:	add	r0, pc, r0
   45d7c:	add	r1, pc, r1
   45d80:	add	r3, pc, r3
   45d84:	bl	76bb0 <fputs@plt+0x71598>
   45d88:	b	45cec <fputs@plt+0x406d4>
   45d8c:	b	45cec <fputs@plt+0x406d4>
   45d90:	andeq	fp, r6, r4, asr r2
   45d94:	andeq	r0, r0, r0, asr #8
   45d98:			; <UNDEFINED> instruction: 0xffffed9c
   45d9c:	andeq	r2, r4, r4, lsl #12
   45da0:	andeq	r6, r4, r0, lsl #14
   45da4:	andeq	r6, r4, ip, asr #12
   45da8:	andeq	r6, r4, r0, lsr #16
   45dac:			; <UNDEFINED> instruction: 0x000466bc
   45db0:	andeq	r6, r4, r8, lsl #12
   45db4:	andeq	fp, r3, r4, lsl fp
   45db8:	andeq	fp, r3, r8, lsl fp
   45dbc:	andeq	r6, r4, ip, lsl #18
   45dc0:	ldrdeq	r6, [r4], -r4
   45dc4:	andeq	r6, r4, r4, ror #12
   45dc8:			; <UNDEFINED> instruction: 0x000465b0
   45dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45dd0:	subs	r5, r0, #0
   45dd4:	sub	sp, sp, #12
   45dd8:	mov	sl, r2
   45ddc:	ldr	r2, [pc, #892]	; 46160 <fputs@plt+0x40b48>
   45de0:	str	r3, [sp]
   45de4:	add	r2, pc, r2
   45de8:	str	r2, [sp, #4]
   45dec:	beq	460d8 <fputs@plt+0x40ac0>
   45df0:	ldr	r3, [sp]
   45df4:	cmp	r3, #0
   45df8:	beq	46140 <fputs@plt+0x40b28>
   45dfc:	cmp	sl, #0
   45e00:	beq	46000 <fputs@plt+0x409e8>
   45e04:	ldr	r3, [r5]
   45e08:	ldr	fp, [r1]
   45e0c:	cmp	r3, #1
   45e10:	ldrb	r7, [r1, #4]
   45e14:	ldr	r6, [r1, #8]
   45e18:	bhi	460f8 <fputs@plt+0x40ae0>
   45e1c:	sub	r3, fp, #3
   45e20:	cmp	r3, #198	; 0xc6
   45e24:	bhi	45ee0 <fputs@plt+0x408c8>
   45e28:	mov	r8, r1
   45e2c:	mov	r9, #0
   45e30:	ldr	r4, [r5, #16]
   45e34:	cmp	r4, #0
   45e38:	bne	45e4c <fputs@plt+0x40834>
   45e3c:	b	45f00 <fputs@plt+0x408e8>
   45e40:	ldr	r4, [r4, #8]
   45e44:	cmp	r4, #0
   45e48:	beq	45f00 <fputs@plt+0x408e8>
   45e4c:	ldr	r3, [r4]
   45e50:	cmp	fp, r3
   45e54:	bne	45e40 <fputs@plt+0x40828>
   45e58:	cmp	fp, #4
   45e5c:	beq	46058 <fputs@plt+0x40a40>
   45e60:	sub	r2, fp, #10
   45e64:	sub	r3, fp, #4
   45e68:	cmp	r3, #4
   45e6c:	cmphi	r2, #63	; 0x3f
   45e70:	bls	45fdc <fputs@plt+0x409c4>
   45e74:	ldr	r5, [r4, #16]
   45e78:	cmp	r5, #0
   45e7c:	bne	45e90 <fputs@plt+0x40878>
   45e80:	b	45f4c <fputs@plt+0x40934>
   45e84:	ldr	r5, [r5, #8]
   45e88:	cmp	r5, #0
   45e8c:	beq	45f4c <fputs@plt+0x40934>
   45e90:	mov	r0, r5
   45e94:	mov	r1, fp
   45e98:	mov	r2, r7
   45e9c:	mov	r3, r6
   45ea0:	bl	44bec <fputs@plt+0x3f5d4>
   45ea4:	cmp	r0, #0
   45ea8:	beq	45e84 <fputs@plt+0x4086c>
   45eac:	add	r9, r9, #1
   45eb0:	cmp	r9, sl
   45eb4:	beq	46000 <fputs@plt+0x409e8>
   45eb8:	ldr	r3, [r5]
   45ebc:	ldr	fp, [r8, #12]
   45ec0:	cmp	r3, #1
   45ec4:	ldrb	r7, [r8, #16]
   45ec8:	ldr	r6, [r8, #20]
   45ecc:	bhi	460f8 <fputs@plt+0x40ae0>
   45ed0:	sub	r3, fp, #3
   45ed4:	add	r8, r8, #12
   45ed8:	cmp	r3, #198	; 0xc6
   45edc:	bls	45e30 <fputs@plt+0x40818>
   45ee0:	ldr	r0, [pc, #636]	; 46164 <fputs@plt+0x40b4c>
   45ee4:	movw	r2, #455	; 0x1c7
   45ee8:	ldr	r1, [pc, #632]	; 46168 <fputs@plt+0x40b50>
   45eec:	ldr	r3, [pc, #632]	; 4616c <fputs@plt+0x40b54>
   45ef0:	add	r0, pc, r0
   45ef4:	add	r1, pc, r1
   45ef8:	add	r3, pc, r3
   45efc:	bl	76bb0 <fputs@plt+0x71598>
   45f00:	mov	r0, #1
   45f04:	mov	r1, #28
   45f08:	bl	4d18 <calloc@plt>
   45f0c:	subs	r4, r0, #0
   45f10:	beq	4606c <fputs@plt+0x40a54>
   45f14:	str	fp, [r4]
   45f18:	str	r5, [r4, #4]
   45f1c:	ldr	r3, [r5, #16]
   45f20:	cmp	r3, #0
   45f24:	str	r3, [r4, #8]
   45f28:	strne	r4, [r3, #12]
   45f2c:	cmp	fp, #4
   45f30:	str	r4, [r5, #16]
   45f34:	beq	460c0 <fputs@plt+0x40aa8>
   45f38:	sub	r2, fp, #10
   45f3c:	sub	r3, fp, #4
   45f40:	cmp	r3, #4
   45f44:	cmphi	r2, #63	; 0x3f
   45f48:	bls	46074 <fputs@plt+0x40a5c>
   45f4c:	mov	r0, #1
   45f50:	mov	r1, #28
   45f54:	bl	4d18 <calloc@plt>
   45f58:	subs	r5, r0, #0
   45f5c:	beq	46090 <fputs@plt+0x40a78>
   45f60:	cmp	r6, #0
   45f64:	mov	r3, #1
   45f68:	strb	r7, [r5, #24]
   45f6c:	str	r3, [r5]
   45f70:	beq	45f88 <fputs@plt+0x40970>
   45f74:	mov	r0, r6
   45f78:	bl	54ec <__strdup@plt>
   45f7c:	cmp	r0, #0
   45f80:	str	r0, [r5, #20]
   45f84:	beq	460b8 <fputs@plt+0x40aa0>
   45f88:	str	r4, [r5, #4]
   45f8c:	ldr	r0, [r4, #20]
   45f90:	cmp	r0, #0
   45f94:	beq	460a0 <fputs@plt+0x40a88>
   45f98:	cmp	fp, #4
   45f9c:	mov	r2, r5
   45fa0:	moveq	r1, r7
   45fa4:	ldrne	r1, [r5, #20]
   45fa8:	bl	7296c <fputs@plt+0x6d354>
   45fac:	cmp	r0, #0
   45fb0:	bge	45eac <fputs@plt+0x40894>
   45fb4:	mov	r6, r0
   45fb8:	mov	r0, r4
   45fbc:	bl	44cd0 <fputs@plt+0x3f6b8>
   45fc0:	ldr	r0, [r5, #20]
   45fc4:	bl	4e5c <free@plt>
   45fc8:	mov	r0, r5
   45fcc:	bl	4e5c <free@plt>
   45fd0:	mov	r0, r6
   45fd4:	add	sp, sp, #12
   45fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45fdc:	ldr	r0, [r4, #20]
   45fe0:	mov	r1, r6
   45fe4:	bl	72bc0 <fputs@plt+0x6d5a8>
   45fe8:	mov	r5, r0
   45fec:	cmp	r5, #0
   45ff0:	beq	45f4c <fputs@plt+0x40934>
   45ff4:	add	r9, r9, #1
   45ff8:	cmp	r9, sl
   45ffc:	bne	45eb8 <fputs@plt+0x408a0>
   46000:	ldr	r3, [r5]
   46004:	cmp	r3, #1
   46008:	bhi	46118 <fputs@plt+0x40b00>
   4600c:	mov	r0, #1
   46010:	mov	r1, #28
   46014:	bl	4d18 <calloc@plt>
   46018:	subs	r3, r0, #0
   4601c:	beq	46138 <fputs@plt+0x40b20>
   46020:	str	r5, [r3, #4]
   46024:	mov	r2, #2
   46028:	str	r2, [r3]
   4602c:	mov	r0, #1
   46030:	ldr	r2, [r5, #16]
   46034:	cmp	r2, #0
   46038:	str	r2, [r3, #8]
   4603c:	strne	r3, [r2, #12]
   46040:	ldr	r2, [sp]
   46044:	str	r2, [r3, #20]
   46048:	str	r3, [r2, #24]
   4604c:	str	r3, [r5, #16]
   46050:	add	sp, sp, #12
   46054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46058:	ldr	r0, [r4, #20]
   4605c:	mov	r1, r7
   46060:	bl	72bc0 <fputs@plt+0x6d5a8>
   46064:	mov	r5, r0
   46068:	b	45fec <fputs@plt+0x409d4>
   4606c:	mvn	r6, #11
   46070:	b	45fd0 <fputs@plt+0x409b8>
   46074:	ldr	r3, [pc, #244]	; 46170 <fputs@plt+0x40b58>
   46078:	ldr	r2, [sp, #4]
   4607c:	ldr	r0, [r2, r3]
   46080:	bl	72810 <fputs@plt+0x6d1f8>
   46084:	cmp	r0, #0
   46088:	str	r0, [r4, #20]
   4608c:	bne	45f4c <fputs@plt+0x40934>
   46090:	mov	r0, r4
   46094:	mvn	r6, #11
   46098:	bl	44cd0 <fputs@plt+0x3f6b8>
   4609c:	b	45fd0 <fputs@plt+0x409b8>
   460a0:	ldr	r3, [r4, #16]
   460a4:	cmp	r3, #0
   460a8:	str	r3, [r5, #8]
   460ac:	strne	r5, [r3, #12]
   460b0:	str	r5, [r4, #16]
   460b4:	b	45eac <fputs@plt+0x40894>
   460b8:	mvn	r6, #11
   460bc:	b	45fb8 <fputs@plt+0x409a0>
   460c0:	mov	r0, #0
   460c4:	bl	72810 <fputs@plt+0x6d1f8>
   460c8:	cmp	r0, #0
   460cc:	str	r0, [r4, #20]
   460d0:	bne	45f4c <fputs@plt+0x40934>
   460d4:	b	46090 <fputs@plt+0x40a78>
   460d8:	ldr	r0, [pc, #148]	; 46174 <fputs@plt+0x40b5c>
   460dc:	movw	r2, #963	; 0x3c3
   460e0:	ldr	r1, [pc, #144]	; 46178 <fputs@plt+0x40b60>
   460e4:	ldr	r3, [pc, #144]	; 4617c <fputs@plt+0x40b64>
   460e8:	add	r0, pc, r0
   460ec:	add	r1, pc, r1
   460f0:	add	r3, pc, r3
   460f4:	bl	76bb0 <fputs@plt+0x71598>
   460f8:	ldr	r0, [pc, #128]	; 46180 <fputs@plt+0x40b68>
   460fc:	movw	r2, #454	; 0x1c6
   46100:	ldr	r1, [pc, #124]	; 46184 <fputs@plt+0x40b6c>
   46104:	ldr	r3, [pc, #124]	; 46188 <fputs@plt+0x40b70>
   46108:	add	r0, pc, r0
   4610c:	add	r1, pc, r1
   46110:	add	r3, pc, r3
   46114:	bl	76bb0 <fputs@plt+0x71598>
   46118:	ldr	r0, [pc, #108]	; 4618c <fputs@plt+0x40b74>
   4611c:	movw	r2, #602	; 0x25a
   46120:	ldr	r1, [pc, #104]	; 46190 <fputs@plt+0x40b78>
   46124:	ldr	r3, [pc, #104]	; 46194 <fputs@plt+0x40b7c>
   46128:	add	r0, pc, r0
   4612c:	add	r1, pc, r1
   46130:	add	r3, pc, r3
   46134:	bl	76bb0 <fputs@plt+0x71598>
   46138:	mvn	r0, #11
   4613c:	b	45fd4 <fputs@plt+0x409bc>
   46140:	ldr	r0, [pc, #80]	; 46198 <fputs@plt+0x40b80>
   46144:	mov	r2, #964	; 0x3c4
   46148:	ldr	r1, [pc, #76]	; 4619c <fputs@plt+0x40b84>
   4614c:	ldr	r3, [pc, #76]	; 461a0 <fputs@plt+0x40b88>
   46150:	add	r0, pc, r0
   46154:	add	r1, pc, r1
   46158:	add	r3, pc, r3
   4615c:	bl	76bb0 <fputs@plt+0x71598>
   46160:	muleq	r6, r4, sp
   46164:	andeq	r6, r4, ip, lsr #13
   46168:	andeq	r6, r4, ip, ror #9
   4616c:	andeq	r6, r4, ip, ror r4
   46170:	andeq	r0, r0, r4, asr #8
   46174:	andeq	sp, r4, r0, asr fp
   46178:	strdeq	r6, [r4], -r4
   4617c:	andeq	r6, r4, ip, asr #10
   46180:	andeq	r6, r4, r4, asr r4
   46184:	ldrdeq	r6, [r4], -r4
   46188:	andeq	r6, r4, r4, ror #4
   4618c:	andeq	r6, r4, r4, lsr r4
   46190:			; <UNDEFINED> instruction: 0x000462b4
   46194:	andeq	r6, r4, ip, lsl r5
   46198:	andeq	r2, r4, r4, lsl #3
   4619c:	andeq	r6, r4, ip, lsl #5
   461a0:	andeq	r6, r4, r4, ror #9
   461a4:	cmp	r0, #0
   461a8:	push	{r4, lr}
   461ac:	beq	46208 <fputs@plt+0x40bf0>
   461b0:	cmp	r1, #0
   461b4:	beq	46248 <fputs@plt+0x40c30>
   461b8:	ldr	r0, [r1, #24]
   461bc:	cmp	r0, #0
   461c0:	popeq	{r4, pc}
   461c4:	ldr	r3, [r0]
   461c8:	cmp	r3, #2
   461cc:	bne	46228 <fputs@plt+0x40c10>
   461d0:	mov	r3, #0
   461d4:	str	r3, [r1, #24]
   461d8:	ldr	r4, [r0, #4]
   461dc:	bl	44968 <fputs@plt+0x3f350>
   461e0:	b	461f8 <fputs@plt+0x40be0>
   461e4:	mov	r0, r4
   461e8:	ldr	r4, [r4, #4]
   461ec:	bl	44cd0 <fputs@plt+0x3f6b8>
   461f0:	cmp	r0, #0
   461f4:	beq	46200 <fputs@plt+0x40be8>
   461f8:	cmp	r4, #0
   461fc:	bne	461e4 <fputs@plt+0x40bcc>
   46200:	mov	r0, #1
   46204:	pop	{r4, pc}
   46208:	ldr	r0, [pc, #88]	; 46268 <fputs@plt+0x40c50>
   4620c:	mov	r2, #984	; 0x3d8
   46210:	ldr	r1, [pc, #84]	; 4626c <fputs@plt+0x40c54>
   46214:	ldr	r3, [pc, #84]	; 46270 <fputs@plt+0x40c58>
   46218:	add	r0, pc, r0
   4621c:	add	r1, pc, r1
   46220:	add	r3, pc, r3
   46224:	bl	76bb0 <fputs@plt+0x71598>
   46228:	ldr	r0, [pc, #68]	; 46274 <fputs@plt+0x40c5c>
   4622c:	movw	r2, #991	; 0x3df
   46230:	ldr	r1, [pc, #64]	; 46278 <fputs@plt+0x40c60>
   46234:	ldr	r3, [pc, #64]	; 4627c <fputs@plt+0x40c64>
   46238:	add	r0, pc, r0
   4623c:	add	r1, pc, r1
   46240:	add	r3, pc, r3
   46244:	bl	76bb0 <fputs@plt+0x71598>
   46248:	ldr	r0, [pc, #48]	; 46280 <fputs@plt+0x40c68>
   4624c:	movw	r2, #985	; 0x3d9
   46250:	ldr	r1, [pc, #44]	; 46284 <fputs@plt+0x40c6c>
   46254:	ldr	r3, [pc, #44]	; 46288 <fputs@plt+0x40c70>
   46258:	add	r0, pc, r0
   4625c:	add	r1, pc, r1
   46260:	add	r3, pc, r3
   46264:	bl	76bb0 <fputs@plt+0x71598>
   46268:	andeq	sp, r4, r0, lsr #20
   4626c:	andeq	r6, r4, r4, asr #3
   46270:	andeq	r6, r4, ip, lsl #3
   46274:	andeq	r6, r4, ip, ror r3
   46278:	andeq	r6, r4, r4, lsr #3
   4627c:	andeq	r6, r4, ip, ror #2
   46280:	andeq	r2, r4, ip, ror r0
   46284:	andeq	r6, r4, r4, lsl #3
   46288:	andeq	r6, r4, ip, asr #2
   4628c:	ldr	r3, [pc, #244]	; 46388 <fputs@plt+0x40d70>
   46290:	ldr	r2, [pc, #244]	; 4638c <fputs@plt+0x40d74>
   46294:	add	r3, pc, r3
   46298:	push	{r4, r5, r6, lr}
   4629c:	subs	r4, r0, #0
   462a0:	ldr	r6, [r3, r2]
   462a4:	sub	sp, sp, #16
   462a8:	ldr	r3, [r6]
   462ac:	str	r3, [sp, #12]
   462b0:	beq	462f4 <fputs@plt+0x40cdc>
   462b4:	ldr	r3, [r4]
   462b8:	sub	r2, r3, #10
   462bc:	sub	r3, r3, #4
   462c0:	cmp	r3, #4
   462c4:	cmphi	r2, #63	; 0x3f
   462c8:	bhi	462d4 <fputs@plt+0x40cbc>
   462cc:	b	4630c <fputs@plt+0x40cf4>
   462d0:	bl	4628c <fputs@plt+0x40c74>
   462d4:	ldr	r0, [r4, #16]
   462d8:	cmp	r0, #0
   462dc:	bne	462d0 <fputs@plt+0x40cb8>
   462e0:	ldr	r3, [r4]
   462e4:	cmp	r3, #0
   462e8:	beq	462f4 <fputs@plt+0x40cdc>
   462ec:	mov	r0, r4
   462f0:	bl	44968 <fputs@plt+0x3f350>
   462f4:	ldr	r2, [sp, #12]
   462f8:	ldr	r3, [r6]
   462fc:	cmp	r2, r3
   46300:	bne	46384 <fputs@plt+0x40d6c>
   46304:	add	sp, sp, #16
   46308:	pop	{r4, r5, r6, pc}
   4630c:	add	r5, sp, #4
   46310:	mov	r3, #0
   46314:	mov	r2, r3
   46318:	ldr	r0, [r4, #20]
   4631c:	mov	r1, r5
   46320:	str	r3, [sp, #8]
   46324:	mvn	r3, #1
   46328:	str	r3, [sp, #4]
   4632c:	bl	72778 <fputs@plt+0x6d160>
   46330:	cmp	r0, #0
   46334:	beq	46354 <fputs@plt+0x40d3c>
   46338:	bl	4628c <fputs@plt+0x40c74>
   4633c:	ldr	r0, [r4, #20]
   46340:	mov	r1, r5
   46344:	mov	r2, #0
   46348:	bl	72778 <fputs@plt+0x6d160>
   4634c:	cmp	r0, #0
   46350:	bne	46338 <fputs@plt+0x40d20>
   46354:	ldr	r0, [r4, #20]
   46358:	bl	72fc8 <fputs@plt+0x6d9b0>
   4635c:	cmp	r0, #0
   46360:	beq	462d4 <fputs@plt+0x40cbc>
   46364:	ldr	r0, [pc, #36]	; 46390 <fputs@plt+0x40d78>
   46368:	movw	r2, #1060	; 0x424
   4636c:	ldr	r1, [pc, #32]	; 46394 <fputs@plt+0x40d7c>
   46370:	ldr	r3, [pc, #32]	; 46398 <fputs@plt+0x40d80>
   46374:	add	r0, pc, r0
   46378:	add	r1, pc, r1
   4637c:	add	r3, pc, r3
   46380:	bl	76bb0 <fputs@plt+0x71598>
   46384:	bl	524c <__stack_chk_fail@plt>
   46388:	andeq	sl, r6, r4, ror #17
   4638c:	andeq	r0, r0, r0, asr #8
   46390:	andeq	r6, r4, r0, lsr r1
   46394:	andeq	r6, r4, r8, rrx
   46398:			; <UNDEFINED> instruction: 0x000462b0
   4639c:	ldr	ip, [pc, #596]	; 465f8 <fputs@plt+0x40fe0>
   463a0:	cmp	r1, #0
   463a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   463a8:	add	ip, pc, ip
   463ac:	ldr	r6, [pc, #584]	; 465fc <fputs@plt+0x40fe4>
   463b0:	sub	sp, sp, #60	; 0x3c
   463b4:	str	r3, [sp, #8]
   463b8:	str	r0, [sp, #20]
   463bc:	str	r2, [sp, #32]
   463c0:	ldr	r6, [ip, r6]
   463c4:	ldr	r3, [r6]
   463c8:	str	r6, [sp, #36]	; 0x24
   463cc:	str	r3, [sp, #52]	; 0x34
   463d0:	beq	46594 <fputs@plt+0x40f7c>
   463d4:	ldr	r7, [sp, #32]
   463d8:	cmp	r7, #0
   463dc:	beq	46574 <fputs@plt+0x40f5c>
   463e0:	lsl	r1, r1, #3
   463e4:	mov	r3, #0
   463e8:	mov	r2, r1
   463ec:	cmp	r3, #0
   463f0:	cmpeq	r2, #1
   463f4:	bls	4656c <fputs@plt+0x40f54>
   463f8:	clz	r1, r1
   463fc:	add	r8, r1, #32
   46400:	eor	r8, r8, #63	; 0x3f
   46404:	add	r8, r8, #7
   46408:	lsr	r8, r8, #3
   4640c:	cmp	r8, #8
   46410:	bhi	465d8 <fputs@plt+0x40fc0>
   46414:	ldr	sl, [sp, #32]
   46418:	mul	r1, sl, r8
   4641c:	cmp	r1, #64	; 0x40
   46420:	bhi	465b8 <fputs@plt+0x40fa0>
   46424:	mov	r9, #0
   46428:	ldr	ip, [pc, #464]	; 46600 <fputs@plt+0x40fe8>
   4642c:	subs	sl, r2, #1
   46430:	mov	r0, r9
   46434:	mov	r1, r9
   46438:	sbc	fp, r3, #0
   4643c:	add	ip, pc, ip
   46440:	strd	sl, [sp, #24]
   46444:	str	ip, [sp, #16]
   46448:	add	fp, sp, #44	; 0x2c
   4644c:	str	fp, [sp, #12]
   46450:	cmp	r8, #0
   46454:	beq	46558 <fputs@plt+0x40f40>
   46458:	mov	sl, #0
   4645c:	mov	r6, #0
   46460:	mov	r7, #0
   46464:	b	464a0 <fputs@plt+0x40e88>
   46468:	rsb	r3, r1, #8
   4646c:	sub	r1, r1, #1
   46470:	add	r2, sp, #56	; 0x38
   46474:	lsl	r5, r7, #8
   46478:	add	r3, r2, r3
   4647c:	add	sl, sl, #1
   46480:	orr	r5, r5, r6, lsr #24
   46484:	lsl	r4, r6, #8
   46488:	cmp	sl, r8
   4648c:	ldrb	r6, [r3, #-12]
   46490:	mov	r7, #0
   46494:	orr	r7, r7, r5
   46498:	orr	r6, r6, r4
   4649c:	beq	464d4 <fputs@plt+0x40ebc>
   464a0:	cmp	r1, #0
   464a4:	bne	46468 <fputs@plt+0x40e50>
   464a8:	ldr	ip, [sp, #16]
   464ac:	add	fp, r0, #1
   464b0:	ldr	r1, [sp, #8]
   464b4:	add	r3, ip, r0, lsl #4
   464b8:	ldr	r2, [sp, #96]	; 0x60
   464bc:	add	r0, sp, #44	; 0x2c
   464c0:	bl	73478 <fputs@plt+0x6de60>
   464c4:	mov	r0, fp
   464c8:	mov	r1, #7
   464cc:	mov	r3, #0
   464d0:	b	46470 <fputs@plt+0x40e58>
   464d4:	ldrd	sl, [sp, #24]
   464d8:	mov	ip, #1
   464dc:	and	r6, r6, sl
   464e0:	and	r3, r6, #63	; 0x3f
   464e4:	sub	r2, r3, #32
   464e8:	lsr	r6, r6, #6
   464ec:	lsl	r2, ip, r2
   464f0:	str	r2, [sp, #4]
   464f4:	ldr	r7, [sp, #4]
   464f8:	lsl	r6, r6, #3
   464fc:	rsb	r2, r3, #32
   46500:	lsl	r3, ip, r3
   46504:	orr	r2, r7, ip, lsr r2
   46508:	str	r3, [sp]
   4650c:	str	r2, [sp, #4]
   46510:	ldr	fp, [sp, #20]
   46514:	add	r9, r9, #1
   46518:	ldr	ip, [sp, #32]
   4651c:	ldrd	r2, [fp, r6]
   46520:	cmp	r9, ip
   46524:	ldrd	sl, [sp]
   46528:	orr	r3, r3, fp
   4652c:	ldr	fp, [sp, #20]
   46530:	orr	r2, r2, sl
   46534:	strd	r2, [fp, r6]
   46538:	bne	46450 <fputs@plt+0x40e38>
   4653c:	ldr	ip, [sp, #36]	; 0x24
   46540:	ldr	r2, [sp, #52]	; 0x34
   46544:	ldr	r3, [ip]
   46548:	cmp	r2, r3
   4654c:	bne	465b4 <fputs@plt+0x40f9c>
   46550:	add	sp, sp, #60	; 0x3c
   46554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46558:	mov	sl, #1
   4655c:	mov	fp, #0
   46560:	mov	r6, r8
   46564:	strd	sl, [sp]
   46568:	b	46510 <fputs@plt+0x40ef8>
   4656c:	mov	r8, #0
   46570:	b	46424 <fputs@plt+0x40e0c>
   46574:	ldr	r0, [pc, #136]	; 46604 <fputs@plt+0x40fec>
   46578:	mov	r2, #54	; 0x36
   4657c:	ldr	r1, [pc, #132]	; 46608 <fputs@plt+0x40ff0>
   46580:	ldr	r3, [pc, #132]	; 4660c <fputs@plt+0x40ff4>
   46584:	add	r0, pc, r0
   46588:	add	r1, pc, r1
   4658c:	add	r3, pc, r3
   46590:	bl	76bb0 <fputs@plt+0x71598>
   46594:	ldr	r0, [pc, #116]	; 46610 <fputs@plt+0x40ff8>
   46598:	mov	r2, #53	; 0x35
   4659c:	ldr	r1, [pc, #112]	; 46614 <fputs@plt+0x40ffc>
   465a0:	ldr	r3, [pc, #112]	; 46618 <fputs@plt+0x41000>
   465a4:	add	r0, pc, r0
   465a8:	add	r1, pc, r1
   465ac:	add	r3, pc, r3
   465b0:	bl	76bb0 <fputs@plt+0x71598>
   465b4:	bl	524c <__stack_chk_fail@plt>
   465b8:	ldr	r0, [pc, #92]	; 4661c <fputs@plt+0x41004>
   465bc:	mov	r2, #67	; 0x43
   465c0:	ldr	r1, [pc, #88]	; 46620 <fputs@plt+0x41008>
   465c4:	ldr	r3, [pc, #88]	; 46624 <fputs@plt+0x4100c>
   465c8:	add	r0, pc, r0
   465cc:	add	r1, pc, r1
   465d0:	add	r3, pc, r3
   465d4:	bl	76bb0 <fputs@plt+0x71598>
   465d8:	ldr	r0, [pc, #72]	; 46628 <fputs@plt+0x41010>
   465dc:	mov	r2, #62	; 0x3e
   465e0:	ldr	r1, [pc, #68]	; 4662c <fputs@plt+0x41014>
   465e4:	ldr	r3, [pc, #68]	; 46630 <fputs@plt+0x41018>
   465e8:	add	r0, pc, r0
   465ec:	add	r1, pc, r1
   465f0:	add	r3, pc, r3
   465f4:	bl	76bb0 <fputs@plt+0x71598>
   465f8:	ldrdeq	sl, [r6], -r0
   465fc:	andeq	r0, r0, r0, asr #8
   46600:	andeq	r6, r4, r4, asr #4
   46604:	andeq	r6, r4, r4, asr #3
   46608:	muleq	r4, ip, r1
   4660c:	andeq	r6, r4, ip, lsl r2
   46610:	andeq	ip, r4, r0, asr r8
   46614:	andeq	r6, r4, ip, ror r1
   46618:	strdeq	r6, [r4], -ip
   4661c:	andeq	r6, r4, r0, lsr #3
   46620:	andeq	r6, r4, r8, asr r1
   46624:	ldrdeq	r6, [r4], -r8
   46628:	andeq	r6, r4, r8, ror #2
   4662c:	andeq	r6, r4, r8, lsr r1
   46630:			; <UNDEFINED> instruction: 0x000461b8
   46634:	ldr	ip, [pc, #292]	; 46760 <fputs@plt+0x41148>
   46638:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4663c:	subs	r8, r0, #0
   46640:	add	fp, sp, #32
   46644:	ldr	r0, [pc, #280]	; 46764 <fputs@plt+0x4114c>
   46648:	sub	sp, sp, #20
   4664c:	add	ip, pc, ip
   46650:	mov	r5, r3
   46654:	mov	r3, ip
   46658:	mov	r7, r1
   4665c:	ldr	r6, [ip, r0]
   46660:	mov	r9, r2
   46664:	ldr	r4, [fp, #4]
   46668:	ldr	r3, [r6]
   4666c:	str	r3, [fp, #-40]	; 0xffffffd8
   46670:	beq	466fc <fputs@plt+0x410e4>
   46674:	cmp	r5, #0
   46678:	beq	46740 <fputs@plt+0x41128>
   4667c:	cmp	r4, #0
   46680:	beq	46720 <fputs@plt+0x41108>
   46684:	mov	r0, r5
   46688:	bl	4fc4 <strlen@plt>
   4668c:	mov	sl, r0
   46690:	mov	r0, r4
   46694:	bl	4fc4 <strlen@plt>
   46698:	mov	r1, r5
   4669c:	add	r5, r0, sl
   466a0:	add	r3, r5, #16
   466a4:	add	r5, r5, #1
   466a8:	bic	r3, r3, #7
   466ac:	sub	sp, sp, r3
   466b0:	add	sl, sp, #8
   466b4:	mov	r0, sl
   466b8:	bl	4d3c <stpcpy@plt>
   466bc:	mov	r3, #58	; 0x3a
   466c0:	mov	r1, r4
   466c4:	strb	r3, [r0], #1
   466c8:	bl	50a8 <strcpy@plt>
   466cc:	mov	r3, sl
   466d0:	mov	r2, r9
   466d4:	mov	r0, r8
   466d8:	str	r5, [sp]
   466dc:	mov	r1, r7
   466e0:	bl	4639c <fputs@plt+0x40d84>
   466e4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   466e8:	ldr	r3, [r6]
   466ec:	cmp	r2, r3
   466f0:	bne	4671c <fputs@plt+0x41104>
   466f4:	sub	sp, fp, #32
   466f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   466fc:	ldr	r0, [pc, #100]	; 46768 <fputs@plt+0x41150>
   46700:	mov	r2, #94	; 0x5e
   46704:	ldr	r1, [pc, #96]	; 4676c <fputs@plt+0x41154>
   46708:	ldr	r3, [pc, #96]	; 46770 <fputs@plt+0x41158>
   4670c:	add	r0, pc, r0
   46710:	add	r1, pc, r1
   46714:	add	r3, pc, r3
   46718:	bl	76bb0 <fputs@plt+0x71598>
   4671c:	bl	524c <__stack_chk_fail@plt>
   46720:	ldr	r0, [pc, #76]	; 46774 <fputs@plt+0x4115c>
   46724:	mov	r2, #96	; 0x60
   46728:	ldr	r1, [pc, #72]	; 46778 <fputs@plt+0x41160>
   4672c:	ldr	r3, [pc, #72]	; 4677c <fputs@plt+0x41164>
   46730:	add	r0, pc, r0
   46734:	add	r1, pc, r1
   46738:	add	r3, pc, r3
   4673c:	bl	76bb0 <fputs@plt+0x71598>
   46740:	ldr	r0, [pc, #56]	; 46780 <fputs@plt+0x41168>
   46744:	mov	r2, #95	; 0x5f
   46748:	ldr	r1, [pc, #52]	; 46784 <fputs@plt+0x4116c>
   4674c:	ldr	r3, [pc, #52]	; 46788 <fputs@plt+0x41170>
   46750:	add	r0, pc, r0
   46754:	add	r1, pc, r1
   46758:	add	r3, pc, r3
   4675c:	bl	76bb0 <fputs@plt+0x71598>
   46760:	andeq	sl, r6, ip, lsr #10
   46764:	andeq	r0, r0, r0, asr #8
   46768:	muleq	r4, r4, r0
   4676c:	andeq	r6, r4, r4, lsl r0
   46770:	andeq	r5, r4, ip, ror #31
   46774:			; <UNDEFINED> instruction: 0x0003afb4
   46778:	strdeq	r5, [r4], -r0
   4677c:	andeq	r5, r4, r8, asr #31
   46780:	muleq	r4, r8, r0
   46784:	ldrdeq	r5, [r4], -r0
   46788:	andeq	r5, r4, r8, lsr #31
   4678c:	ldr	ip, [pc, #352]	; 468f4 <fputs@plt+0x412dc>
   46790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46794:	subs	r7, r0, #0
   46798:	add	fp, sp, #32
   4679c:	ldr	r0, [pc, #340]	; 468f8 <fputs@plt+0x412e0>
   467a0:	sub	sp, sp, #28
   467a4:	add	ip, pc, ip
   467a8:	mov	r5, r3
   467ac:	mov	r3, ip
   467b0:	mov	r8, r1
   467b4:	ldr	r0, [ip, r0]
   467b8:	mov	r9, r2
   467bc:	ldr	r4, [fp, #4]
   467c0:	ldrb	r6, [fp, #8]
   467c4:	ldr	r3, [r0]
   467c8:	str	r0, [fp, #-48]	; 0xffffffd0
   467cc:	str	r3, [fp, #-40]	; 0xffffffd8
   467d0:	beq	46890 <fputs@plt+0x41278>
   467d4:	cmp	r5, #0
   467d8:	beq	468d4 <fputs@plt+0x412bc>
   467dc:	cmp	r4, #0
   467e0:	beq	468b4 <fputs@plt+0x4129c>
   467e4:	mov	r0, r5
   467e8:	bl	4fc4 <strlen@plt>
   467ec:	mov	sl, r0
   467f0:	mov	r0, r4
   467f4:	bl	4fc4 <strlen@plt>
   467f8:	mov	r1, r5
   467fc:	add	r0, sl, r0
   46800:	add	r3, r0, #16
   46804:	bic	r3, r3, #7
   46808:	sub	sp, sp, r3
   4680c:	add	r5, sp, #8
   46810:	mov	r0, r5
   46814:	bl	4d3c <stpcpy@plt>
   46818:	mov	r1, r4
   4681c:	mov	r3, #58	; 0x3a
   46820:	mov	r4, r0
   46824:	strb	r3, [r4], #1
   46828:	mov	r0, r4
   4682c:	bl	50a8 <strcpy@plt>
   46830:	b	46854 <fputs@plt+0x4123c>
   46834:	strb	r3, [r0]
   46838:	mov	r1, r8
   4683c:	rsb	r3, r5, r0
   46840:	mov	r2, r9
   46844:	str	r3, [sp]
   46848:	mov	r0, r7
   4684c:	mov	r3, r5
   46850:	bl	4639c <fputs@plt+0x40d84>
   46854:	mov	r0, r4
   46858:	mov	r1, r6
   4685c:	bl	4d84 <strrchr@plt>
   46860:	cmp	r0, #0
   46864:	cmpne	r4, r0
   46868:	movne	r3, #0
   4686c:	moveq	r3, #1
   46870:	bne	46834 <fputs@plt+0x4121c>
   46874:	ldr	r1, [fp, #-48]	; 0xffffffd0
   46878:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4687c:	ldr	r3, [r1]
   46880:	cmp	r2, r3
   46884:	bne	468b0 <fputs@plt+0x41298>
   46888:	sub	sp, fp, #32
   4688c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46890:	ldr	r0, [pc, #100]	; 468fc <fputs@plt+0x412e4>
   46894:	mov	r2, #109	; 0x6d
   46898:	ldr	r1, [pc, #96]	; 46900 <fputs@plt+0x412e8>
   4689c:	ldr	r3, [pc, #96]	; 46904 <fputs@plt+0x412ec>
   468a0:	add	r0, pc, r0
   468a4:	add	r1, pc, r1
   468a8:	add	r3, pc, r3
   468ac:	bl	76bb0 <fputs@plt+0x71598>
   468b0:	bl	524c <__stack_chk_fail@plt>
   468b4:	ldr	r0, [pc, #76]	; 46908 <fputs@plt+0x412f0>
   468b8:	mov	r2, #111	; 0x6f
   468bc:	ldr	r1, [pc, #72]	; 4690c <fputs@plt+0x412f4>
   468c0:	ldr	r3, [pc, #72]	; 46910 <fputs@plt+0x412f8>
   468c4:	add	r0, pc, r0
   468c8:	add	r1, pc, r1
   468cc:	add	r3, pc, r3
   468d0:	bl	76bb0 <fputs@plt+0x71598>
   468d4:	ldr	r0, [pc, #56]	; 46914 <fputs@plt+0x412fc>
   468d8:	mov	r2, #110	; 0x6e
   468dc:	ldr	r1, [pc, #52]	; 46918 <fputs@plt+0x41300>
   468e0:	ldr	r3, [pc, #52]	; 4691c <fputs@plt+0x41304>
   468e4:	add	r0, pc, r0
   468e8:	add	r1, pc, r1
   468ec:	add	r3, pc, r3
   468f0:	bl	76bb0 <fputs@plt+0x71598>
   468f4:	ldrdeq	sl, [r6], -r4
   468f8:	andeq	r0, r0, r0, asr #8
   468fc:	andeq	r5, r4, r0, lsl #30
   46900:	andeq	r5, r4, r0, lsl #29
   46904:	andeq	r5, r4, r8, ror #28
   46908:	andeq	sl, r3, r0, lsr #28
   4690c:	andeq	r5, r4, ip, asr lr
   46910:	andeq	r5, r4, r4, asr #28
   46914:	andeq	sl, r4, r4, lsl #30
   46918:	andeq	r5, r4, ip, lsr lr
   4691c:	andeq	r5, r4, r4, lsr #28
   46920:	cmp	r0, #0
   46924:	bxeq	lr
   46928:	cmp	r1, #0
   4692c:	beq	4696c <fputs@plt+0x41354>
   46930:	lsl	r0, r0, #3
   46934:	mov	r3, #0
   46938:	mov	r2, r0
   4693c:	cmp	r3, #0
   46940:	cmpeq	r2, #1
   46944:	bls	46988 <fputs@plt+0x41370>
   46948:	clz	r0, r0
   4694c:	add	r0, r0, #32
   46950:	eor	r0, r0, #63	; 0x3f
   46954:	add	r0, r0, #7
   46958:	lsr	r0, r0, #3
   4695c:	cmp	r0, #8
   46960:	bls	46974 <fputs@plt+0x4135c>
   46964:	mov	r0, #0
   46968:	bx	lr
   4696c:	mov	r0, r1
   46970:	bx	lr
   46974:	mul	r0, r1, r0
   46978:	cmp	r0, #64	; 0x40
   4697c:	movhi	r0, #0
   46980:	movls	r0, #1
   46984:	bx	lr
   46988:	mov	r0, #1
   4698c:	bx	lr
   46990:	ldr	ip, [pc, #364]	; 46b04 <fputs@plt+0x414ec>
   46994:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46998:	subs	r5, r0, #0
   4699c:	ldr	r0, [pc, #356]	; 46b08 <fputs@plt+0x414f0>
   469a0:	add	ip, pc, ip
   469a4:	mov	r9, r3
   469a8:	sub	sp, sp, #16
   469ac:	mov	r4, r2
   469b0:	mov	r7, r1
   469b4:	ldr	r6, [ip, r0]
   469b8:	mov	r2, ip
   469bc:	ldr	r8, [sp, #48]	; 0x30
   469c0:	ldr	r3, [r6]
   469c4:	str	r3, [sp, #12]
   469c8:	beq	46ac4 <fputs@plt+0x414ac>
   469cc:	cmp	r1, #0
   469d0:	beq	46aa4 <fputs@plt+0x4148c>
   469d4:	cmp	r4, #0
   469d8:	beq	46ae4 <fputs@plt+0x414cc>
   469dc:	ldr	r2, [r4, #16]
   469e0:	ldr	r3, [r4, #-24]	; 0xffffffe8
   469e4:	cmp	r2, #0
   469e8:	str	r3, [sp, #8]
   469ec:	beq	46a64 <fputs@plt+0x4144c>
   469f0:	sub	sl, r4, #32
   469f4:	mov	r0, sl
   469f8:	bl	4fe50 <fputs@plt+0x4a838>
   469fc:	add	ip, sp, #16
   46a00:	mov	r1, r7
   46a04:	ldr	r3, [ip, #-8]!
   46a08:	str	r3, [r5, #1028]	; 0x404
   46a0c:	str	r0, [r5, #1020]	; 0x3fc
   46a10:	mov	r0, r5
   46a14:	ldr	r2, [r4, #4]
   46a18:	str	ip, [sp]
   46a1c:	str	r8, [sp, #4]
   46a20:	ldr	ip, [r4, #16]
   46a24:	blx	ip
   46a28:	mov	r3, #0
   46a2c:	str	r3, [r5, #1028]	; 0x404
   46a30:	mov	r4, r0
   46a34:	mov	r0, sl
   46a38:	bl	50464 <fputs@plt+0x4ae4c>
   46a3c:	cmp	r4, #0
   46a40:	str	r0, [r5, #1020]	; 0x3fc
   46a44:	movlt	r0, r4
   46a48:	blt	46a78 <fputs@plt+0x41460>
   46a4c:	mov	r0, r8
   46a50:	bl	3067c <fputs@plt+0x2b064>
   46a54:	cmp	r0, #0
   46a58:	bne	46a90 <fputs@plt+0x41478>
   46a5c:	cmp	r4, #0
   46a60:	beq	46a78 <fputs@plt+0x41460>
   46a64:	cmp	r9, #0
   46a68:	moveq	r0, #1
   46a6c:	ldrne	r3, [sp, #8]
   46a70:	movne	r0, #1
   46a74:	strne	r3, [r9]
   46a78:	ldr	r2, [sp, #12]
   46a7c:	ldr	r3, [r6]
   46a80:	cmp	r2, r3
   46a84:	bne	46aa0 <fputs@plt+0x41488>
   46a88:	add	sp, sp, #16
   46a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46a90:	mov	r0, r8
   46a94:	bl	307b0 <fputs@plt+0x2b198>
   46a98:	rsb	r0, r0, #0
   46a9c:	b	46a78 <fputs@plt+0x41460>
   46aa0:	bl	524c <__stack_chk_fail@plt>
   46aa4:	ldr	r0, [pc, #96]	; 46b0c <fputs@plt+0x414f4>
   46aa8:	mov	r2, #45	; 0x2d
   46aac:	ldr	r1, [pc, #92]	; 46b10 <fputs@plt+0x414f8>
   46ab0:	ldr	r3, [pc, #92]	; 46b14 <fputs@plt+0x414fc>
   46ab4:	add	r0, pc, r0
   46ab8:	add	r1, pc, r1
   46abc:	add	r3, pc, r3
   46ac0:	bl	76bb0 <fputs@plt+0x71598>
   46ac4:	ldr	r0, [pc, #76]	; 46b18 <fputs@plt+0x41500>
   46ac8:	mov	r2, #44	; 0x2c
   46acc:	ldr	r1, [pc, #72]	; 46b1c <fputs@plt+0x41504>
   46ad0:	ldr	r3, [pc, #72]	; 46b20 <fputs@plt+0x41508>
   46ad4:	add	r0, pc, r0
   46ad8:	add	r1, pc, r1
   46adc:	add	r3, pc, r3
   46ae0:	bl	76bb0 <fputs@plt+0x71598>
   46ae4:	ldr	r0, [pc, #56]	; 46b24 <fputs@plt+0x4150c>
   46ae8:	mov	r2, #46	; 0x2e
   46aec:	ldr	r1, [pc, #52]	; 46b28 <fputs@plt+0x41510>
   46af0:	ldr	r3, [pc, #52]	; 46b2c <fputs@plt+0x41514>
   46af4:	add	r0, pc, r0
   46af8:	add	r1, pc, r1
   46afc:	add	r3, pc, r3
   46b00:	bl	76bb0 <fputs@plt+0x71598>
   46b04:	ldrdeq	sl, [r6], -r8
   46b08:	andeq	r0, r0, r0, asr #8
   46b0c:	strdeq	r0, [r4], -ip
   46b10:	andeq	r5, r4, r8, lsl #29
   46b14:	andeq	r5, r4, r0, lsl #27
   46b18:	andeq	r4, r4, r4, lsr r2
   46b1c:	andeq	r5, r4, r8, ror #28
   46b20:	andeq	r5, r4, r0, ror #26
   46b24:			; <UNDEFINED> instruction: 0x000503b4
   46b28:	andeq	r5, r4, r8, asr #28
   46b2c:	andeq	r5, r4, r0, asr #26
   46b30:	ldr	ip, [pc, #432]	; 46ce8 <fputs@plt+0x416d0>
   46b34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46b38:	subs	r8, r0, #0
   46b3c:	ldr	r0, [pc, #424]	; 46cec <fputs@plt+0x416d4>
   46b40:	add	ip, pc, ip
   46b44:	mov	r6, r3
   46b48:	sub	sp, sp, #24
   46b4c:	mov	r7, r2
   46b50:	ldr	r4, [ip, r0]
   46b54:	ldr	r3, [r4]
   46b58:	str	r3, [sp, #20]
   46b5c:	beq	46c74 <fputs@plt+0x4165c>
   46b60:	cmp	r1, #0
   46b64:	beq	46cb4 <fputs@plt+0x4169c>
   46b68:	cmp	r2, #0
   46b6c:	beq	46c94 <fputs@plt+0x4167c>
   46b70:	cmp	r6, #0
   46b74:	bne	46c38 <fputs@plt+0x41620>
   46b78:	ldr	r3, [r1, #28]
   46b7c:	cmp	r3, #0
   46b80:	beq	46ba4 <fputs@plt+0x4158c>
   46b84:	mov	r5, #1
   46b88:	ldr	r2, [sp, #20]
   46b8c:	mov	r0, r5
   46b90:	ldr	r3, [r4]
   46b94:	cmp	r2, r3
   46b98:	bne	46c70 <fputs@plt+0x41658>
   46b9c:	add	sp, sp, #24
   46ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46ba4:	ldr	r3, [r1, #32]
   46ba8:	cmp	r3, #0
   46bac:	bne	46b84 <fputs@plt+0x4156c>
   46bb0:	ldr	r3, [r1, #20]
   46bb4:	cmp	r3, #0
   46bb8:	bne	46b84 <fputs@plt+0x4156c>
   46bbc:	ldr	r5, [r1, #24]
   46bc0:	cmp	r5, #0
   46bc4:	addne	sl, sp, #8
   46bc8:	movne	r9, #0
   46bcc:	beq	46c30 <fputs@plt+0x41618>
   46bd0:	cmp	r6, #0
   46bd4:	str	r9, [sp, #8]
   46bd8:	str	r9, [sp, #12]
   46bdc:	str	r9, [sp, #16]
   46be0:	beq	46bf0 <fputs@plt+0x415d8>
   46be4:	ldrb	r3, [r5, #8]
   46be8:	cmp	r3, #0
   46bec:	beq	46c1c <fputs@plt+0x41604>
   46bf0:	str	sl, [sp]
   46bf4:	mov	r0, r8
   46bf8:	mov	r1, r7
   46bfc:	mov	r2, r5
   46c00:	mov	r3, #0
   46c04:	bl	46990 <fputs@plt+0x41378>
   46c08:	cmp	r0, #0
   46c0c:	bne	46c60 <fputs@plt+0x41648>
   46c10:	ldrb	r3, [r8, #25]
   46c14:	tst	r3, #4
   46c18:	bne	46c60 <fputs@plt+0x41648>
   46c1c:	mov	r0, sl
   46c20:	bl	30414 <fputs@plt+0x2adfc>
   46c24:	ldr	r5, [r5, #24]
   46c28:	cmp	r5, #0
   46c2c:	bne	46bd0 <fputs@plt+0x415b8>
   46c30:	mov	r5, #0
   46c34:	b	46b88 <fputs@plt+0x41570>
   46c38:	ldr	ip, [r1, #20]
   46c3c:	cmp	ip, #0
   46c40:	beq	46bbc <fputs@plt+0x415a4>
   46c44:	ldrb	r3, [ip, #4]
   46c48:	cmp	r3, #0
   46c4c:	bne	46b84 <fputs@plt+0x4156c>
   46c50:	ldr	ip, [ip, #16]
   46c54:	cmp	ip, #0
   46c58:	bne	46c44 <fputs@plt+0x4162c>
   46c5c:	b	46bbc <fputs@plt+0x415a4>
   46c60:	mov	r5, r0
   46c64:	mov	r0, sl
   46c68:	bl	30414 <fputs@plt+0x2adfc>
   46c6c:	b	46b88 <fputs@plt+0x41570>
   46c70:	bl	524c <__stack_chk_fail@plt>
   46c74:	ldr	r0, [pc, #116]	; 46cf0 <fputs@plt+0x416d8>
   46c78:	movw	r2, #841	; 0x349
   46c7c:	ldr	r1, [pc, #112]	; 46cf4 <fputs@plt+0x416dc>
   46c80:	ldr	r3, [pc, #112]	; 46cf8 <fputs@plt+0x416e0>
   46c84:	add	r0, pc, r0
   46c88:	add	r1, pc, r1
   46c8c:	add	r3, pc, r3
   46c90:	bl	76bb0 <fputs@plt+0x71598>
   46c94:	ldr	r0, [pc, #96]	; 46cfc <fputs@plt+0x416e4>
   46c98:	movw	r2, #843	; 0x34b
   46c9c:	ldr	r1, [pc, #92]	; 46d00 <fputs@plt+0x416e8>
   46ca0:	ldr	r3, [pc, #92]	; 46d04 <fputs@plt+0x416ec>
   46ca4:	add	r0, pc, r0
   46ca8:	add	r1, pc, r1
   46cac:	add	r3, pc, r3
   46cb0:	bl	76bb0 <fputs@plt+0x71598>
   46cb4:	ldr	r0, [pc, #76]	; 46d08 <fputs@plt+0x416f0>
   46cb8:	movw	r2, #842	; 0x34a
   46cbc:	ldr	r1, [pc, #72]	; 46d0c <fputs@plt+0x416f4>
   46cc0:	ldr	r3, [pc, #72]	; 46d10 <fputs@plt+0x416f8>
   46cc4:	add	r0, pc, r0
   46cc8:	add	r1, pc, r1
   46ccc:	add	r3, pc, r3
   46cd0:	bl	76bb0 <fputs@plt+0x71598>
   46cd4:	mov	r4, r0
   46cd8:	mov	r0, sl
   46cdc:	bl	30414 <fputs@plt+0x2adfc>
   46ce0:	mov	r0, r4
   46ce4:	bl	54f8 <_Unwind_Resume@plt>
   46ce8:	andeq	sl, r6, r8, lsr r0
   46cec:	andeq	r0, r0, r0, asr #8
   46cf0:	andeq	r4, r4, r4, lsl #1
   46cf4:			; <UNDEFINED> instruction: 0x00045cb8
   46cf8:	andeq	r5, r4, ip, lsr #22
   46cfc:	andeq	r0, r4, ip, lsl #8
   46d00:	muleq	r4, r8, ip
   46d04:	andeq	r5, r4, ip, lsl #22
   46d08:	andeq	r5, r4, r8, lsr r4
   46d0c:	andeq	r5, r4, r8, ror ip
   46d10:	andeq	r5, r4, ip, ror #21
   46d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46d18:	subs	r4, r0, #0
   46d1c:	sub	sp, sp, #28
   46d20:	mov	r6, r1
   46d24:	mov	r5, r2
   46d28:	ldr	sl, [sp, #64]	; 0x40
   46d2c:	ldr	r9, [sp, #68]	; 0x44
   46d30:	ldr	r8, [sp, #72]	; 0x48
   46d34:	ldr	r7, [sp, #76]	; 0x4c
   46d38:	ldr	fp, [sp, #80]	; 0x50
   46d3c:	beq	46f98 <fputs@plt+0x41980>
   46d40:	cmp	r1, #0
   46d44:	beq	46f78 <fputs@plt+0x41960>
   46d48:	cmp	r2, #0
   46d4c:	beq	46f58 <fputs@plt+0x41940>
   46d50:	cmp	r3, #0
   46d54:	beq	46f38 <fputs@plt+0x41920>
   46d58:	cmp	sl, #0
   46d5c:	beq	46f18 <fputs@plt+0x41900>
   46d60:	cmp	r9, #0
   46d64:	beq	46ef8 <fputs@plt+0x418e0>
   46d68:	cmp	r8, #0
   46d6c:	beq	46ed8 <fputs@plt+0x418c0>
   46d70:	ldr	r2, [r2, #16]
   46d74:	cmp	r2, #0
   46d78:	beq	46df0 <fputs@plt+0x417d8>
   46d7c:	mov	r0, r1
   46d80:	str	r3, [sp, #20]
   46d84:	bl	4fe50 <fputs@plt+0x4a838>
   46d88:	str	r7, [r4, #1028]	; 0x404
   46d8c:	ldr	r3, [sp, #20]
   46d90:	mov	r2, sl
   46d94:	mov	r1, r3
   46d98:	mov	r3, r9
   46d9c:	str	r0, [r4, #1020]	; 0x3fc
   46da0:	mov	r0, r4
   46da4:	str	r8, [sp]
   46da8:	stmib	sp, {r7, fp}
   46dac:	ldr	ip, [r5, #16]
   46db0:	blx	ip
   46db4:	mov	r3, #0
   46db8:	str	r3, [r4, #1028]	; 0x404
   46dbc:	mov	r5, r0
   46dc0:	mov	r0, r6
   46dc4:	bl	50464 <fputs@plt+0x4ae4c>
   46dc8:	cmp	r5, #0
   46dcc:	str	r0, [r4, #1020]	; 0x3fc
   46dd0:	blt	46de4 <fputs@plt+0x417cc>
   46dd4:	mov	r0, fp
   46dd8:	bl	3067c <fputs@plt+0x2b064>
   46ddc:	cmp	r0, #0
   46de0:	bne	46e84 <fputs@plt+0x4186c>
   46de4:	mov	r0, r5
   46de8:	add	sp, sp, #28
   46dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46df0:	ldr	r0, [r5, #12]
   46df4:	ldrb	r3, [r0]
   46df8:	cmp	r3, #97	; 0x61
   46dfc:	beq	46e58 <fputs@plt+0x41840>
   46e00:	mov	r1, #0
   46e04:	bl	446d8 <fputs@plt+0x3f0c0>
   46e08:	cmp	r0, #0
   46e0c:	beq	46fd8 <fputs@plt+0x419c0>
   46e10:	ldr	r3, [r5, #12]
   46e14:	ldrb	r4, [r3]
   46e18:	mov	r0, r4
   46e1c:	bl	44874 <fputs@plt+0x3f25c>
   46e20:	cmp	r0, #0
   46e24:	beq	46fb8 <fputs@plt+0x419a0>
   46e28:	cmp	r4, #111	; 0x6f
   46e2c:	beq	46eac <fputs@plt+0x41894>
   46e30:	cmp	r4, #115	; 0x73
   46e34:	beq	46e98 <fputs@plt+0x41880>
   46e38:	cmp	r4, #103	; 0x67
   46e3c:	beq	46e98 <fputs@plt+0x41880>
   46e40:	mov	r0, r8
   46e44:	mov	r1, r4
   46e48:	mov	r2, r7
   46e4c:	add	sp, sp, #28
   46e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46e54:	b	3c37c <fputs@plt+0x36d64>
   46e58:	ldrb	r3, [r0, #1]
   46e5c:	cmp	r3, #115	; 0x73
   46e60:	bne	46e00 <fputs@plt+0x417e8>
   46e64:	ldrb	r3, [r0, #2]
   46e68:	cmp	r3, #0
   46e6c:	bne	46e00 <fputs@plt+0x417e8>
   46e70:	mov	r0, r8
   46e74:	ldr	r1, [r7]
   46e78:	add	sp, sp, #28
   46e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46e80:	b	3d778 <fputs@plt+0x38160>
   46e84:	mov	r0, fp
   46e88:	bl	307b0 <fputs@plt+0x2b198>
   46e8c:	rsb	r0, r0, #0
   46e90:	add	sp, sp, #28
   46e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46e98:	ldr	r7, [r7]
   46e9c:	cmp	r7, #0
   46ea0:	ldreq	r7, [pc, #336]	; 46ff8 <fputs@plt+0x419e0>
   46ea4:	addeq	r7, pc, r7
   46ea8:	b	46e40 <fputs@plt+0x41828>
   46eac:	ldr	r7, [r7]
   46eb0:	cmp	r7, #0
   46eb4:	bne	46e40 <fputs@plt+0x41828>
   46eb8:	ldr	r0, [pc, #316]	; 46ffc <fputs@plt+0x419e4>
   46ebc:	mov	r2, #468	; 0x1d4
   46ec0:	ldr	r1, [pc, #312]	; 47000 <fputs@plt+0x419e8>
   46ec4:	ldr	r3, [pc, #312]	; 47004 <fputs@plt+0x419ec>
   46ec8:	add	r0, pc, r0
   46ecc:	add	r1, pc, r1
   46ed0:	add	r3, pc, r3
   46ed4:	bl	76bb0 <fputs@plt+0x71598>
   46ed8:	ldr	r0, [pc, #296]	; 47008 <fputs@plt+0x419f0>
   46edc:	movw	r2, #434	; 0x1b2
   46ee0:	ldr	r1, [pc, #292]	; 4700c <fputs@plt+0x419f4>
   46ee4:	ldr	r3, [pc, #292]	; 47010 <fputs@plt+0x419f8>
   46ee8:	add	r0, pc, r0
   46eec:	add	r1, pc, r1
   46ef0:	add	r3, pc, r3
   46ef4:	bl	76bb0 <fputs@plt+0x71598>
   46ef8:	ldr	r0, [pc, #276]	; 47014 <fputs@plt+0x419fc>
   46efc:	movw	r2, #433	; 0x1b1
   46f00:	ldr	r1, [pc, #272]	; 47018 <fputs@plt+0x41a00>
   46f04:	ldr	r3, [pc, #272]	; 4701c <fputs@plt+0x41a04>
   46f08:	add	r0, pc, r0
   46f0c:	add	r1, pc, r1
   46f10:	add	r3, pc, r3
   46f14:	bl	76bb0 <fputs@plt+0x71598>
   46f18:	ldr	r0, [pc, #256]	; 47020 <fputs@plt+0x41a08>
   46f1c:	mov	r2, #432	; 0x1b0
   46f20:	ldr	r1, [pc, #252]	; 47024 <fputs@plt+0x41a0c>
   46f24:	ldr	r3, [pc, #252]	; 47028 <fputs@plt+0x41a10>
   46f28:	add	r0, pc, r0
   46f2c:	add	r1, pc, r1
   46f30:	add	r3, pc, r3
   46f34:	bl	76bb0 <fputs@plt+0x71598>
   46f38:	ldr	r0, [pc, #236]	; 4702c <fputs@plt+0x41a14>
   46f3c:	movw	r2, #431	; 0x1af
   46f40:	ldr	r1, [pc, #232]	; 47030 <fputs@plt+0x41a18>
   46f44:	ldr	r3, [pc, #232]	; 47034 <fputs@plt+0x41a1c>
   46f48:	add	r0, pc, r0
   46f4c:	add	r1, pc, r1
   46f50:	add	r3, pc, r3
   46f54:	bl	76bb0 <fputs@plt+0x71598>
   46f58:	ldr	r0, [pc, #216]	; 47038 <fputs@plt+0x41a20>
   46f5c:	movw	r2, #430	; 0x1ae
   46f60:	ldr	r1, [pc, #212]	; 4703c <fputs@plt+0x41a24>
   46f64:	ldr	r3, [pc, #212]	; 47040 <fputs@plt+0x41a28>
   46f68:	add	r0, pc, r0
   46f6c:	add	r1, pc, r1
   46f70:	add	r3, pc, r3
   46f74:	bl	76bb0 <fputs@plt+0x71598>
   46f78:	ldr	r0, [pc, #196]	; 47044 <fputs@plt+0x41a2c>
   46f7c:	movw	r2, #429	; 0x1ad
   46f80:	ldr	r1, [pc, #192]	; 47048 <fputs@plt+0x41a30>
   46f84:	ldr	r3, [pc, #192]	; 4704c <fputs@plt+0x41a34>
   46f88:	add	r0, pc, r0
   46f8c:	add	r1, pc, r1
   46f90:	add	r3, pc, r3
   46f94:	bl	76bb0 <fputs@plt+0x71598>
   46f98:	ldr	r0, [pc, #176]	; 47050 <fputs@plt+0x41a38>
   46f9c:	mov	r2, #428	; 0x1ac
   46fa0:	ldr	r1, [pc, #172]	; 47054 <fputs@plt+0x41a3c>
   46fa4:	ldr	r3, [pc, #172]	; 47058 <fputs@plt+0x41a40>
   46fa8:	add	r0, pc, r0
   46fac:	add	r1, pc, r1
   46fb0:	add	r3, pc, r3
   46fb4:	bl	76bb0 <fputs@plt+0x71598>
   46fb8:	ldr	r0, [pc, #156]	; 4705c <fputs@plt+0x41a44>
   46fbc:	movw	r2, #457	; 0x1c9
   46fc0:	ldr	r1, [pc, #152]	; 47060 <fputs@plt+0x41a48>
   46fc4:	ldr	r3, [pc, #152]	; 47064 <fputs@plt+0x41a4c>
   46fc8:	add	r0, pc, r0
   46fcc:	add	r1, pc, r1
   46fd0:	add	r3, pc, r3
   46fd4:	bl	76bb0 <fputs@plt+0x71598>
   46fd8:	ldr	r0, [pc, #136]	; 47068 <fputs@plt+0x41a50>
   46fdc:	mov	r2, #456	; 0x1c8
   46fe0:	ldr	r1, [pc, #132]	; 4706c <fputs@plt+0x41a54>
   46fe4:	ldr	r3, [pc, #132]	; 47070 <fputs@plt+0x41a58>
   46fe8:	add	r0, pc, r0
   46fec:	add	r1, pc, r1
   46ff0:	add	r3, pc, r3
   46ff4:	bl	76bb0 <fputs@plt+0x71598>
   46ff8:	ldrdeq	r3, [r4], -ip
   46ffc:	andeq	ip, r4, r8, lsr #11
   47000:	andeq	r5, r4, r4, ror sl
   47004:	andeq	r5, r4, ip, asr #20
   47008:	muleq	r4, r4, r0
   4700c:	andeq	r5, r4, r4, asr sl
   47010:	andeq	r5, r4, ip, lsr #20
   47014:	andeq	pc, r3, r8, ror #1
   47018:	andeq	r5, r4, r4, lsr sl
   4701c:	andeq	r5, r4, ip, lsl #20
   47020:	andeq	r2, r4, ip, ror #1
   47024:	andeq	r5, r4, r4, lsl sl
   47028:	andeq	r5, r4, ip, ror #19
   4702c:	andeq	r0, r4, r8, ror #2
   47030:	strdeq	r5, [r4], -r4
   47034:	andeq	r5, r4, ip, asr #19
   47038:	muleq	r3, ip, r6
   4703c:	ldrdeq	r5, [r4], -r4
   47040:	andeq	r5, r4, ip, lsr #19
   47044:	ldrdeq	r5, [r4], -ip
   47048:			; <UNDEFINED> instruction: 0x000459b4
   4704c:	andeq	r5, r4, ip, lsl #19
   47050:	andeq	r3, r4, r0, ror #26
   47054:	muleq	r4, r4, r9
   47058:	andeq	r5, r4, ip, ror #18
   4705c:	ldrdeq	r5, [r4], -r4
   47060:	andeq	r5, r4, r4, ror r9
   47064:	andeq	r5, r4, ip, asr #18
   47068:	andeq	r5, r4, r4, lsl #19
   4706c:	andeq	r5, r4, r4, asr r9
   47070:	andeq	r5, r4, ip, lsr #18
   47074:	ldr	ip, [pc, #808]	; 473a4 <fputs@plt+0x41d8c>
   47078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4707c:	subs	r8, r0, #0
   47080:	ldr	r0, [pc, #800]	; 473a8 <fputs@plt+0x41d90>
   47084:	sub	sp, sp, #36	; 0x24
   47088:	add	ip, pc, ip
   4708c:	mov	r9, r3
   47090:	str	r2, [sp, #16]
   47094:	mov	r6, r1
   47098:	ldr	r0, [ip, r0]
   4709c:	mov	r3, ip
   470a0:	ldr	sl, [sp, #72]	; 0x48
   470a4:	ldr	r3, [r0]
   470a8:	str	r0, [sp, #20]
   470ac:	str	r3, [sp, #28]
   470b0:	beq	47384 <fputs@plt+0x41d6c>
   470b4:	cmp	r1, #0
   470b8:	beq	47364 <fputs@plt+0x41d4c>
   470bc:	ldr	r1, [sp, #16]
   470c0:	cmp	r1, #0
   470c4:	beq	47344 <fputs@plt+0x41d2c>
   470c8:	cmp	r9, #0
   470cc:	beq	47324 <fputs@plt+0x41d0c>
   470d0:	ldr	r2, [sp, #16]
   470d4:	ldr	r7, [r2, #28]
   470d8:	cmp	r7, #0
   470dc:	beq	47310 <fputs@plt+0x41cf8>
   470e0:	ldrb	fp, [r8, #25]
   470e4:	mov	r3, #0
   470e8:	str	r3, [sp, #24]
   470ec:	ubfx	fp, fp, #2, #1
   470f0:	cmp	fp, r3
   470f4:	bne	4721c <fputs@plt+0x41c04>
   470f8:	add	r3, sp, #24
   470fc:	str	r3, [sp, #12]
   47100:	sub	r4, r7, #32
   47104:	mov	r0, r4
   47108:	bl	4fe50 <fputs@plt+0x4a838>
   4710c:	mov	r1, r6
   47110:	add	r3, sp, #24
   47114:	str	r0, [r8, #1020]	; 0x3fc
   47118:	mov	r0, r8
   4711c:	ldr	r2, [r7, #-24]	; 0xffffffe8
   47120:	str	r2, [r8, #1028]	; 0x404
   47124:	ldr	r2, [r7, #-24]	; 0xffffffe8
   47128:	str	sl, [sp]
   4712c:	ldr	ip, [r7, #4]
   47130:	blx	ip
   47134:	mov	r2, #0
   47138:	str	r2, [r8, #1028]	; 0x404
   4713c:	mov	r5, r0
   47140:	mov	r0, r4
   47144:	bl	50464 <fputs@plt+0x4ae4c>
   47148:	cmp	r5, #0
   4714c:	str	r0, [r8, #1020]	; 0x3fc
   47150:	blt	472f4 <fputs@plt+0x41cdc>
   47154:	mov	r0, sl
   47158:	bl	3067c <fputs@plt+0x2b064>
   4715c:	cmp	r0, #0
   47160:	bne	472fc <fputs@plt+0x41ce4>
   47164:	ldr	r0, [sp, #24]
   47168:	cmp	r0, #0
   4716c:	beq	47248 <fputs@plt+0x41c30>
   47170:	ldr	fp, [r0]
   47174:	cmp	fp, #0
   47178:	beq	47248 <fputs@plt+0x41c30>
   4717c:	add	r4, r0, #4
   47180:	b	471c0 <fputs@plt+0x41ba8>
   47184:	mov	r1, r6
   47188:	bl	30aac <fputs@plt+0x2b494>
   4718c:	cmp	r0, #0
   47190:	beq	4723c <fputs@plt+0x41c24>
   47194:	mov	r1, fp
   47198:	mov	r0, r9
   4719c:	bl	733b4 <fputs@plt+0x6dd9c>
   471a0:	cmn	r0, #17
   471a4:	movne	r5, r0
   471a8:	moveq	r5, #0
   471ac:	cmp	r4, #0
   471b0:	beq	471ec <fputs@plt+0x41bd4>
   471b4:	ldr	fp, [r4], #4
   471b8:	cmp	fp, #0
   471bc:	beq	471ec <fputs@plt+0x41bd4>
   471c0:	cmp	r5, #0
   471c4:	mov	r0, fp
   471c8:	blt	471e0 <fputs@plt+0x41bc8>
   471cc:	bl	309fc <fputs@plt+0x2b3e4>
   471d0:	cmp	r0, #0
   471d4:	mov	r0, fp
   471d8:	bne	47184 <fputs@plt+0x41b6c>
   471dc:	mvn	r5, #21
   471e0:	bl	4e5c <free@plt>
   471e4:	cmp	r4, #0
   471e8:	bne	471b4 <fputs@plt+0x41b9c>
   471ec:	ldr	r0, [sp, #24]
   471f0:	bl	4e5c <free@plt>
   471f4:	cmp	r5, #0
   471f8:	blt	472f4 <fputs@plt+0x41cdc>
   471fc:	ldr	r7, [r7, #12]
   47200:	ldrb	r3, [r8, #25]
   47204:	cmp	r7, #0
   47208:	beq	4725c <fputs@plt+0x41c44>
   4720c:	tst	r3, #4
   47210:	mov	r1, #0
   47214:	str	r1, [sp, #24]
   47218:	beq	47100 <fputs@plt+0x41ae8>
   4721c:	mov	r0, #0
   47220:	ldr	r1, [sp, #20]
   47224:	ldr	r2, [sp, #28]
   47228:	ldr	r3, [r1]
   4722c:	cmp	r2, r3
   47230:	bne	47320 <fputs@plt+0x41d08>
   47234:	add	sp, sp, #36	; 0x24
   47238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4723c:	mov	r0, fp
   47240:	bl	4e5c <free@plt>
   47244:	b	471ac <fputs@plt+0x41b94>
   47248:	bl	4e5c <free@plt>
   4724c:	ldr	r7, [r7, #12]
   47250:	ldrb	r3, [r8, #25]
   47254:	cmp	r7, #0
   47258:	bne	4720c <fputs@plt+0x41bf4>
   4725c:	ubfx	r3, r3, #2, #1
   47260:	cmp	r3, #0
   47264:	bne	4721c <fputs@plt+0x41c04>
   47268:	ldr	r1, [sp, #16]
   4726c:	ldr	r4, [r1, #8]
   47270:	cmp	r4, #0
   47274:	beq	4721c <fputs@plt+0x41c04>
   47278:	ldr	r5, [r4]
   4727c:	mov	r1, r6
   47280:	mov	r0, r5
   47284:	bl	30aac <fputs@plt+0x2b494>
   47288:	cmp	r0, #0
   4728c:	beq	472e4 <fputs@plt+0x41ccc>
   47290:	mov	r0, r5
   47294:	bl	54ec <__strdup@plt>
   47298:	subs	r1, r0, #0
   4729c:	beq	47318 <fputs@plt+0x41d00>
   472a0:	mov	r0, r9
   472a4:	bl	733b4 <fputs@plt+0x6dd9c>
   472a8:	adds	r3, r0, #17
   472ac:	movne	r3, #1
   472b0:	ands	r3, r3, r0, lsr #31
   472b4:	bne	47220 <fputs@plt+0x41c08>
   472b8:	str	sl, [sp]
   472bc:	mov	r0, r8
   472c0:	mov	r1, r6
   472c4:	mov	r2, r4
   472c8:	mov	r3, r9
   472cc:	bl	47074 <fputs@plt+0x41a5c>
   472d0:	cmp	r0, #0
   472d4:	blt	47220 <fputs@plt+0x41c08>
   472d8:	ldrb	r3, [r8, #25]
   472dc:	tst	r3, #4
   472e0:	bne	4721c <fputs@plt+0x41c04>
   472e4:	ldr	r4, [r4, #12]
   472e8:	cmp	r4, #0
   472ec:	bne	47278 <fputs@plt+0x41c60>
   472f0:	b	4721c <fputs@plt+0x41c04>
   472f4:	mov	r0, r5
   472f8:	b	47220 <fputs@plt+0x41c08>
   472fc:	mov	r0, sl
   47300:	bl	307b0 <fputs@plt+0x2b198>
   47304:	rsb	r0, r0, #0
   47308:	cmp	r0, #0
   4730c:	blt	47220 <fputs@plt+0x41c08>
   47310:	ldrb	r3, [r8, #25]
   47314:	b	4725c <fputs@plt+0x41c44>
   47318:	mvn	r0, #11
   4731c:	b	47220 <fputs@plt+0x41c08>
   47320:	bl	524c <__stack_chk_fail@plt>
   47324:	ldr	r0, [pc, #128]	; 473ac <fputs@plt+0x41d94>
   47328:	mov	r2, #179	; 0xb3
   4732c:	ldr	r1, [pc, #124]	; 473b0 <fputs@plt+0x41d98>
   47330:	ldr	r3, [pc, #124]	; 473b4 <fputs@plt+0x41d9c>
   47334:	add	r0, pc, r0
   47338:	add	r1, pc, r1
   4733c:	add	r3, pc, r3
   47340:	bl	76bb0 <fputs@plt+0x71598>
   47344:	ldr	r0, [pc, #108]	; 473b8 <fputs@plt+0x41da0>
   47348:	mov	r2, #178	; 0xb2
   4734c:	ldr	r1, [pc, #104]	; 473bc <fputs@plt+0x41da4>
   47350:	ldr	r3, [pc, #104]	; 473c0 <fputs@plt+0x41da8>
   47354:	add	r0, pc, r0
   47358:	add	r1, pc, r1
   4735c:	add	r3, pc, r3
   47360:	bl	76bb0 <fputs@plt+0x71598>
   47364:	ldr	r0, [pc, #88]	; 473c4 <fputs@plt+0x41dac>
   47368:	mov	r2, #177	; 0xb1
   4736c:	ldr	r1, [pc, #84]	; 473c8 <fputs@plt+0x41db0>
   47370:	ldr	r3, [pc, #84]	; 473cc <fputs@plt+0x41db4>
   47374:	add	r0, pc, r0
   47378:	add	r1, pc, r1
   4737c:	add	r3, pc, r3
   47380:	bl	76bb0 <fputs@plt+0x71598>
   47384:	ldr	r0, [pc, #68]	; 473d0 <fputs@plt+0x41db8>
   47388:	mov	r2, #176	; 0xb0
   4738c:	ldr	r1, [pc, #64]	; 473d4 <fputs@plt+0x41dbc>
   47390:	ldr	r3, [pc, #64]	; 473d8 <fputs@plt+0x41dc0>
   47394:	add	r0, pc, r0
   47398:	add	r1, pc, r1
   4739c:	add	r3, pc, r3
   473a0:	bl	76bb0 <fputs@plt+0x71598>
   473a4:	strdeq	r9, [r6], -r0
   473a8:	andeq	r0, r0, r0, asr #8
   473ac:	ldrdeq	r0, [r4], -r8
   473b0:	andeq	r5, r4, r8, lsl #12
   473b4:	andeq	r5, r4, r0, asr #10
   473b8:	andeq	r4, r4, r8, lsr #27
   473bc:	andeq	r5, r4, r8, ror #11
   473c0:	andeq	r5, r4, r0, lsr #10
   473c4:	andeq	r1, r4, ip, asr #26
   473c8:	andeq	r5, r4, r8, asr #11
   473cc:	andeq	r5, r4, r0, lsl #10
   473d0:	andeq	r3, r4, r4, ror r9
   473d4:	andeq	r5, r4, r8, lsr #11
   473d8:	andeq	r5, r4, r0, ror #9
   473dc:	push	{r4, r5, r6, r7, r8, lr}
   473e0:	subs	r8, r0, #0
   473e4:	ldr	ip, [pc, #268]	; 474f8 <fputs@plt+0x41ee0>
   473e8:	sub	sp, sp, #8
   473ec:	mov	r5, r1
   473f0:	mov	r4, r2
   473f4:	mov	r7, r3
   473f8:	add	ip, pc, ip
   473fc:	beq	474d8 <fputs@plt+0x41ec0>
   47400:	cmp	r1, #0
   47404:	beq	47498 <fputs@plt+0x41e80>
   47408:	cmp	r2, #0
   4740c:	beq	47478 <fputs@plt+0x41e60>
   47410:	cmp	r3, #0
   47414:	beq	474b8 <fputs@plt+0x41ea0>
   47418:	ldr	r3, [pc, #220]	; 474fc <fputs@plt+0x41ee4>
   4741c:	ldr	r0, [ip, r3]
   47420:	bl	72820 <fputs@plt+0x6d208>
   47424:	subs	r6, r0, #0
   47428:	beq	47470 <fputs@plt+0x41e58>
   4742c:	ldr	r3, [sp, #32]
   47430:	mov	r2, r4
   47434:	mov	r0, r8
   47438:	mov	r1, r5
   4743c:	str	r3, [sp]
   47440:	mov	r3, r6
   47444:	bl	47074 <fputs@plt+0x41a5c>
   47448:	subs	r4, r0, #0
   4744c:	strge	r6, [r7]
   47450:	movge	r0, #0
   47454:	blt	47460 <fputs@plt+0x41e48>
   47458:	add	sp, sp, #8
   4745c:	pop	{r4, r5, r6, r7, r8, pc}
   47460:	mov	r0, r6
   47464:	bl	72950 <fputs@plt+0x6d338>
   47468:	mov	r0, r4
   4746c:	b	47458 <fputs@plt+0x41e40>
   47470:	mvn	r0, #11
   47474:	b	47458 <fputs@plt+0x41e40>
   47478:	ldr	r0, [pc, #128]	; 47500 <fputs@plt+0x41ee8>
   4747c:	mov	r2, #223	; 0xdf
   47480:	ldr	r1, [pc, #124]	; 47504 <fputs@plt+0x41eec>
   47484:	ldr	r3, [pc, #124]	; 47508 <fputs@plt+0x41ef0>
   47488:	add	r0, pc, r0
   4748c:	add	r1, pc, r1
   47490:	add	r3, pc, r3
   47494:	bl	76bb0 <fputs@plt+0x71598>
   47498:	ldr	r0, [pc, #108]	; 4750c <fputs@plt+0x41ef4>
   4749c:	mov	r2, #222	; 0xde
   474a0:	ldr	r1, [pc, #104]	; 47510 <fputs@plt+0x41ef8>
   474a4:	ldr	r3, [pc, #104]	; 47514 <fputs@plt+0x41efc>
   474a8:	add	r0, pc, r0
   474ac:	add	r1, pc, r1
   474b0:	add	r3, pc, r3
   474b4:	bl	76bb0 <fputs@plt+0x71598>
   474b8:	ldr	r0, [pc, #88]	; 47518 <fputs@plt+0x41f00>
   474bc:	mov	r2, #224	; 0xe0
   474c0:	ldr	r1, [pc, #84]	; 4751c <fputs@plt+0x41f04>
   474c4:	ldr	r3, [pc, #84]	; 47520 <fputs@plt+0x41f08>
   474c8:	add	r0, pc, r0
   474cc:	add	r1, pc, r1
   474d0:	add	r3, pc, r3
   474d4:	bl	76bb0 <fputs@plt+0x71598>
   474d8:	ldr	r0, [pc, #68]	; 47524 <fputs@plt+0x41f0c>
   474dc:	mov	r2, #221	; 0xdd
   474e0:	ldr	r1, [pc, #64]	; 47528 <fputs@plt+0x41f10>
   474e4:	ldr	r3, [pc, #64]	; 4752c <fputs@plt+0x41f14>
   474e8:	add	r0, pc, r0
   474ec:	add	r1, pc, r1
   474f0:	add	r3, pc, r3
   474f4:	bl	76bb0 <fputs@plt+0x71598>
   474f8:	andeq	r9, r6, r0, lsl #15
   474fc:	andeq	r0, r0, r4, asr #8
   47500:	andeq	r4, r4, r4, ror ip
   47504:			; <UNDEFINED> instruction: 0x000454b4
   47508:	andeq	r5, r4, r8, asr #8
   4750c:	andeq	r1, r4, r8, lsl ip
   47510:	muleq	r4, r4, r4
   47514:	andeq	r5, r4, r8, lsr #8
   47518:	andeq	r5, r4, r4, lsl #10
   4751c:	andeq	r5, r4, r4, ror r4
   47520:	andeq	r5, r4, r8, lsl #8
   47524:	andeq	r3, r4, r0, lsr #16
   47528:	andeq	r5, r4, r4, asr r4
   4752c:	andeq	r5, r4, r8, ror #7
   47530:	push	{r4, r5, r6, r7, r8, lr}
   47534:	subs	r8, r0, #0
   47538:	sub	sp, sp, #24
   4753c:	mov	r4, r1
   47540:	mov	r7, r2
   47544:	mov	r6, r3
   47548:	ldr	r5, [sp, #48]	; 0x30
   4754c:	beq	47640 <fputs@plt+0x42028>
   47550:	cmp	r1, #0
   47554:	beq	476c0 <fputs@plt+0x420a8>
   47558:	cmp	r2, #0
   4755c:	beq	476a0 <fputs@plt+0x42088>
   47560:	cmp	r3, #0
   47564:	beq	47680 <fputs@plt+0x42068>
   47568:	cmp	r5, #0
   4756c:	beq	47660 <fputs@plt+0x42048>
   47570:	ldr	r2, [pc, #360]	; 476e0 <fputs@plt+0x420c8>
   47574:	mov	r0, r1
   47578:	mov	r1, #101	; 0x65
   4757c:	add	r2, pc, r2
   47580:	bl	3c384 <fputs@plt+0x36d6c>
   47584:	cmp	r0, #0
   47588:	blt	47618 <fputs@plt+0x42000>
   4758c:	ldr	r1, [pc, #336]	; 476e4 <fputs@plt+0x420cc>
   47590:	mov	r0, r4
   47594:	ldr	r2, [r5, #8]
   47598:	add	r1, pc, r1
   4759c:	bl	3d624 <fputs@plt+0x3800c>
   475a0:	cmp	r0, #0
   475a4:	blt	47618 <fputs@plt+0x42000>
   475a8:	mov	r0, r4
   475ac:	mov	r1, #118	; 0x76
   475b0:	ldr	r2, [r5, #12]
   475b4:	bl	3c384 <fputs@plt+0x36d6c>
   475b8:	cmp	r0, #0
   475bc:	blt	47618 <fputs@plt+0x42000>
   475c0:	ldr	ip, [r6, #4]
   475c4:	mov	r3, r7
   475c8:	ldr	lr, [sp, #56]	; 0x38
   475cc:	sub	r1, r6, #32
   475d0:	mov	r2, r5
   475d4:	mov	r0, r8
   475d8:	str	ip, [sp]
   475dc:	ldr	ip, [r5, #8]
   475e0:	str	r4, [sp, #8]
   475e4:	str	ip, [sp, #4]
   475e8:	ldr	ip, [r5, #24]
   475ec:	str	lr, [sp, #16]
   475f0:	ldr	lr, [sp, #52]	; 0x34
   475f4:	add	ip, lr, ip
   475f8:	str	ip, [sp, #12]
   475fc:	bl	46d14 <fputs@plt+0x416fc>
   47600:	cmp	r0, #0
   47604:	blt	47618 <fputs@plt+0x42000>
   47608:	ldrb	r3, [r8, #25]
   4760c:	tst	r3, #4
   47610:	movne	r0, #0
   47614:	beq	47620 <fputs@plt+0x42008>
   47618:	add	sp, sp, #24
   4761c:	pop	{r4, r5, r6, r7, r8, pc}
   47620:	mov	r0, r4
   47624:	bl	3cca0 <fputs@plt+0x37688>
   47628:	cmp	r0, #0
   4762c:	blt	47618 <fputs@plt+0x42000>
   47630:	mov	r0, r4
   47634:	bl	3cca0 <fputs@plt+0x37688>
   47638:	and	r0, r0, r0, asr #31
   4763c:	b	47618 <fputs@plt+0x42000>
   47640:	ldr	r0, [pc, #160]	; 476e8 <fputs@plt+0x420d0>
   47644:	movw	r2, #678	; 0x2a6
   47648:	ldr	r1, [pc, #156]	; 476ec <fputs@plt+0x420d4>
   4764c:	ldr	r3, [pc, #156]	; 476f0 <fputs@plt+0x420d8>
   47650:	add	r0, pc, r0
   47654:	add	r1, pc, r1
   47658:	add	r3, pc, r3
   4765c:	bl	76bb0 <fputs@plt+0x71598>
   47660:	ldr	r0, [pc, #140]	; 476f4 <fputs@plt+0x420dc>
   47664:	movw	r2, #682	; 0x2aa
   47668:	ldr	r1, [pc, #136]	; 476f8 <fputs@plt+0x420e0>
   4766c:	ldr	r3, [pc, #136]	; 476fc <fputs@plt+0x420e4>
   47670:	add	r0, pc, r0
   47674:	add	r1, pc, r1
   47678:	add	r3, pc, r3
   4767c:	bl	76bb0 <fputs@plt+0x71598>
   47680:	ldr	r0, [pc, #120]	; 47700 <fputs@plt+0x420e8>
   47684:	movw	r2, #681	; 0x2a9
   47688:	ldr	r1, [pc, #116]	; 47704 <fputs@plt+0x420ec>
   4768c:	ldr	r3, [pc, #116]	; 47708 <fputs@plt+0x420f0>
   47690:	add	r0, pc, r0
   47694:	add	r1, pc, r1
   47698:	add	r3, pc, r3
   4769c:	bl	76bb0 <fputs@plt+0x71598>
   476a0:	ldr	r0, [pc, #100]	; 4770c <fputs@plt+0x420f4>
   476a4:	mov	r2, #680	; 0x2a8
   476a8:	ldr	r1, [pc, #96]	; 47710 <fputs@plt+0x420f8>
   476ac:	ldr	r3, [pc, #96]	; 47714 <fputs@plt+0x420fc>
   476b0:	add	r0, pc, r0
   476b4:	add	r1, pc, r1
   476b8:	add	r3, pc, r3
   476bc:	bl	76bb0 <fputs@plt+0x71598>
   476c0:	ldr	r0, [pc, #80]	; 47718 <fputs@plt+0x42100>
   476c4:	movw	r2, #679	; 0x2a7
   476c8:	ldr	r1, [pc, #76]	; 4771c <fputs@plt+0x42104>
   476cc:	ldr	r3, [pc, #76]	; 47720 <fputs@plt+0x42108>
   476d0:	add	r0, pc, r0
   476d4:	add	r1, pc, r1
   476d8:	add	r3, pc, r3
   476dc:	bl	76bb0 <fputs@plt+0x71598>
   476e0:	andeq	sl, r3, r4, lsl #4
   476e4:	andeq	r0, r4, r4, ror r2
   476e8:			; <UNDEFINED> instruction: 0x000436b8
   476ec:	andeq	r5, r4, ip, ror #5
   476f0:	andeq	r5, r4, r4, ror #4
   476f4:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   476f8:	andeq	r5, r4, ip, asr #5
   476fc:	andeq	r5, r4, r4, asr #4
   47700:	andeq	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
   47704:	andeq	r5, r4, ip, lsr #5
   47708:	andeq	r5, r4, r4, lsr #4
   4770c:	andeq	pc, r3, r0, lsl #20
   47710:	andeq	r5, r4, ip, lsl #5
   47714:	andeq	r5, r4, r4, lsl #4
   47718:	andeq	r0, r4, ip, lsr #17
   4771c:	andeq	r5, r4, ip, ror #4
   47720:	andeq	r5, r4, r4, ror #3
   47724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47728:	subs	r8, r0, #0
   4772c:	sub	sp, sp, #20
   47730:	mov	sl, r1
   47734:	mov	fp, r2
   47738:	mov	r9, r3
   4773c:	beq	47824 <fputs@plt+0x4220c>
   47740:	cmp	r1, #0
   47744:	beq	47884 <fputs@plt+0x4226c>
   47748:	cmp	r2, #0
   4774c:	beq	47864 <fputs@plt+0x4224c>
   47750:	cmp	r3, #0
   47754:	beq	47844 <fputs@plt+0x4222c>
   47758:	ldr	r3, [r3, #12]
   4775c:	mov	r4, #2
   47760:	mov	r5, #0
   47764:	ldr	r2, [r3, #4]
   47768:	ldr	r6, [r3, #1]
   4776c:	ubfx	r7, r2, #8, #24
   47770:	and	r6, r6, r4
   47774:	and	r7, r7, r5
   47778:	orrs	r1, r6, r7
   4777c:	bne	47818 <fputs@plt+0x42200>
   47780:	ldrb	r7, [r3, #32]
   47784:	add	r6, r3, #32
   47788:	cmp	r7, #62	; 0x3e
   4778c:	bne	477a0 <fputs@plt+0x42188>
   47790:	b	47818 <fputs@plt+0x42200>
   47794:	ldrb	r7, [r6, #32]!
   47798:	cmp	r7, #62	; 0x3e
   4779c:	beq	47818 <fputs@plt+0x42200>
   477a0:	cmp	r7, #87	; 0x57
   477a4:	cmpne	r7, #80	; 0x50
   477a8:	moveq	r7, #0
   477ac:	movne	r7, #1
   477b0:	bne	47794 <fputs@plt+0x4217c>
   477b4:	ldr	r1, [r6, #4]
   477b8:	ldr	r2, [r6, #1]
   477bc:	ubfx	r3, r1, #8, #24
   477c0:	and	r2, r2, r4
   477c4:	and	r3, r3, r5
   477c8:	orrs	r1, r2, r3
   477cc:	bne	47794 <fputs@plt+0x4217c>
   477d0:	ldr	r2, [sp, #56]	; 0x38
   477d4:	mov	r0, r8
   477d8:	ldr	r3, [sp, #60]	; 0x3c
   477dc:	mov	r1, sl
   477e0:	str	r6, [sp]
   477e4:	str	r2, [sp, #4]
   477e8:	mov	r2, fp
   477ec:	str	r3, [sp, #8]
   477f0:	mov	r3, r9
   477f4:	bl	47530 <fputs@plt+0x41f18>
   477f8:	cmp	r0, #0
   477fc:	blt	47810 <fputs@plt+0x421f8>
   47800:	ldrb	r3, [r8, #25]
   47804:	tst	r3, #4
   47808:	beq	47794 <fputs@plt+0x4217c>
   4780c:	mov	r0, r7
   47810:	add	sp, sp, #20
   47814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47818:	mov	r0, #1
   4781c:	add	sp, sp, #20
   47820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47824:	ldr	r0, [pc, #120]	; 478a4 <fputs@plt+0x4228c>
   47828:	movw	r2, #726	; 0x2d6
   4782c:	ldr	r1, [pc, #116]	; 478a8 <fputs@plt+0x42290>
   47830:	ldr	r3, [pc, #116]	; 478ac <fputs@plt+0x42294>
   47834:	add	r0, pc, r0
   47838:	add	r1, pc, r1
   4783c:	add	r3, pc, r3
   47840:	bl	76bb0 <fputs@plt+0x71598>
   47844:	ldr	r0, [pc, #100]	; 478b0 <fputs@plt+0x42298>
   47848:	movw	r2, #729	; 0x2d9
   4784c:	ldr	r1, [pc, #96]	; 478b4 <fputs@plt+0x4229c>
   47850:	ldr	r3, [pc, #96]	; 478b8 <fputs@plt+0x422a0>
   47854:	add	r0, pc, r0
   47858:	add	r1, pc, r1
   4785c:	add	r3, pc, r3
   47860:	bl	76bb0 <fputs@plt+0x71598>
   47864:	ldr	r0, [pc, #80]	; 478bc <fputs@plt+0x422a4>
   47868:	mov	r2, #728	; 0x2d8
   4786c:	ldr	r1, [pc, #76]	; 478c0 <fputs@plt+0x422a8>
   47870:	ldr	r3, [pc, #76]	; 478c4 <fputs@plt+0x422ac>
   47874:	add	r0, pc, r0
   47878:	add	r1, pc, r1
   4787c:	add	r3, pc, r3
   47880:	bl	76bb0 <fputs@plt+0x71598>
   47884:	ldr	r0, [pc, #60]	; 478c8 <fputs@plt+0x422b0>
   47888:	movw	r2, #727	; 0x2d7
   4788c:	ldr	r1, [pc, #56]	; 478cc <fputs@plt+0x422b4>
   47890:	ldr	r3, [pc, #56]	; 478d0 <fputs@plt+0x422b8>
   47894:	add	r0, pc, r0
   47898:	add	r1, pc, r1
   4789c:	add	r3, pc, r3
   478a0:	bl	76bb0 <fputs@plt+0x71598>
   478a4:	ldrdeq	r3, [r4], -r4
   478a8:	andeq	r5, r4, r8, lsl #2
   478ac:	andeq	r5, r4, ip, lsr #1
   478b0:	andeq	pc, r4, r4, asr r6	; <UNPREDICTABLE>
   478b4:	andeq	r5, r4, r8, ror #1
   478b8:	andeq	r5, r4, ip, lsl #1
   478bc:	andeq	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
   478c0:	andeq	r5, r4, r8, asr #1
   478c4:	andeq	r5, r4, ip, rrx
   478c8:	andeq	r0, r4, r8, ror #13
   478cc:	andeq	r5, r4, r8, lsr #1
   478d0:	andeq	r5, r4, ip, asr #32
   478d4:	ldr	ip, [pc, #852]	; 47c30 <fputs@plt+0x42618>
   478d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   478dc:	subs	r4, r0, #0
   478e0:	ldr	r0, [pc, #844]	; 47c34 <fputs@plt+0x4261c>
   478e4:	add	ip, pc, ip
   478e8:	mov	r6, r3
   478ec:	sub	sp, sp, #52	; 0x34
   478f0:	mov	r3, ip
   478f4:	mov	r5, r1
   478f8:	ldr	r0, [ip, r0]
   478fc:	ldrb	r8, [sp, #88]	; 0x58
   47900:	ldr	r7, [sp, #92]	; 0x5c
   47904:	ldr	r3, [r0]
   47908:	str	r0, [sp, #24]
   4790c:	str	r3, [sp, #44]	; 0x2c
   47910:	beq	47b90 <fputs@plt+0x42578>
   47914:	cmp	r1, #0
   47918:	beq	47c10 <fputs@plt+0x425f8>
   4791c:	cmp	r2, #0
   47920:	beq	47bf0 <fputs@plt+0x425d8>
   47924:	cmp	r6, #0
   47928:	beq	47bd0 <fputs@plt+0x425b8>
   4792c:	cmp	r7, #0
   47930:	beq	47bb0 <fputs@plt+0x42598>
   47934:	mov	r1, r2
   47938:	ldr	r0, [r4, #136]	; 0x88
   4793c:	bl	72bc0 <fputs@plt+0x6d5a8>
   47940:	cmp	r0, #0
   47944:	beq	47b0c <fputs@plt+0x424f4>
   47948:	ldr	fp, [r0, #24]
   4794c:	cmp	fp, #0
   47950:	beq	47b58 <fputs@plt+0x42540>
   47954:	ldr	r1, [pc, #732]	; 47c38 <fputs@plt+0x42620>
   47958:	mov	sl, #0
   4795c:	ldr	r3, [pc, #728]	; 47c3c <fputs@plt+0x42624>
   47960:	mov	r9, sl
   47964:	add	r1, pc, r1
   47968:	str	r1, [sp, #28]
   4796c:	add	r3, pc, r3
   47970:	ldr	r1, [pc, #712]	; 47c40 <fputs@plt+0x42628>
   47974:	str	r3, [sp, #32]
   47978:	ldr	r3, [pc, #708]	; 47c44 <fputs@plt+0x4262c>
   4797c:	add	r1, pc, r1
   47980:	str	r1, [sp, #36]	; 0x24
   47984:	add	r3, pc, r3
   47988:	ldr	r1, [pc, #696]	; 47c48 <fputs@plt+0x42630>
   4798c:	str	r3, [sp, #12]
   47990:	ldr	r3, [pc, #692]	; 47c4c <fputs@plt+0x42634>
   47994:	add	r1, pc, r1
   47998:	str	r1, [sp, #16]
   4799c:	add	r3, pc, r3
   479a0:	str	r3, [sp, #20]
   479a4:	b	47a74 <fputs@plt+0x4245c>
   479a8:	mov	r0, r9
   479ac:	ldr	r1, [fp, #4]
   479b0:	bl	65b84 <fputs@plt+0x6056c>
   479b4:	cmp	r0, #0
   479b8:	bne	47a2c <fputs@plt+0x42414>
   479bc:	cmp	r9, #0
   479c0:	beq	479e4 <fputs@plt+0x423cc>
   479c4:	mov	r0, r5
   479c8:	bl	3cca0 <fputs@plt+0x37688>
   479cc:	cmp	r0, #0
   479d0:	blt	47b0c <fputs@plt+0x424f4>
   479d4:	mov	r0, r5
   479d8:	bl	3cca0 <fputs@plt+0x37688>
   479dc:	cmp	r0, #0
   479e0:	blt	47b0c <fputs@plt+0x424f4>
   479e4:	mov	r0, r5
   479e8:	mov	r1, #101	; 0x65
   479ec:	ldr	r2, [sp, #12]
   479f0:	bl	3c384 <fputs@plt+0x36d6c>
   479f4:	cmp	r0, #0
   479f8:	blt	47b0c <fputs@plt+0x424f4>
   479fc:	mov	r0, r5
   47a00:	ldr	r1, [sp, #16]
   47a04:	ldr	r2, [fp, #4]
   47a08:	bl	3d624 <fputs@plt+0x3800c>
   47a0c:	cmp	r0, #0
   47a10:	blt	47b0c <fputs@plt+0x424f4>
   47a14:	mov	r0, r5
   47a18:	mov	r1, #97	; 0x61
   47a1c:	ldr	r2, [sp, #20]
   47a20:	bl	3c384 <fputs@plt+0x36d6c>
   47a24:	cmp	r0, #0
   47a28:	blt	47b0c <fputs@plt+0x424f4>
   47a2c:	ldr	lr, [sp, #40]	; 0x28
   47a30:	mov	r0, r4
   47a34:	str	r7, [sp, #4]
   47a38:	mov	r1, r5
   47a3c:	mov	r2, r6
   47a40:	mov	r3, fp
   47a44:	str	lr, [sp]
   47a48:	bl	47724 <fputs@plt+0x4210c>
   47a4c:	cmp	r0, #0
   47a50:	blt	47b0c <fputs@plt+0x424f4>
   47a54:	ldrb	r3, [r4, #25]
   47a58:	tst	r3, #4
   47a5c:	bne	47b60 <fputs@plt+0x42548>
   47a60:	ldr	r9, [fp, #4]
   47a64:	mov	sl, #1
   47a68:	ldr	fp, [fp, #24]
   47a6c:	cmp	fp, #0
   47a70:	beq	47b28 <fputs@plt+0x42510>
   47a74:	cmp	r8, #0
   47a78:	beq	47a88 <fputs@plt+0x42470>
   47a7c:	ldrb	r3, [fp, #8]
   47a80:	cmp	r3, #0
   47a84:	beq	47a68 <fputs@plt+0x42450>
   47a88:	str	r7, [sp]
   47a8c:	mov	r0, r4
   47a90:	mov	r1, r6
   47a94:	mov	r2, fp
   47a98:	add	r3, sp, #40	; 0x28
   47a9c:	bl	46990 <fputs@plt+0x41378>
   47aa0:	cmp	r0, #0
   47aa4:	blt	47b0c <fputs@plt+0x424f4>
   47aa8:	ldrb	r3, [r4, #25]
   47aac:	tst	r3, #4
   47ab0:	bne	47b60 <fputs@plt+0x42548>
   47ab4:	cmp	r0, #0
   47ab8:	beq	47a68 <fputs@plt+0x42450>
   47abc:	cmp	sl, #0
   47ac0:	bne	479a8 <fputs@plt+0x42390>
   47ac4:	mov	r0, r5
   47ac8:	mov	r1, #101	; 0x65
   47acc:	ldr	r2, [sp, #28]
   47ad0:	bl	3c384 <fputs@plt+0x36d6c>
   47ad4:	cmp	r0, #0
   47ad8:	blt	47b0c <fputs@plt+0x424f4>
   47adc:	mov	r0, r5
   47ae0:	ldr	r1, [sp, #32]
   47ae4:	mov	r2, r6
   47ae8:	bl	3d624 <fputs@plt+0x3800c>
   47aec:	cmp	r0, #0
   47af0:	blt	47b0c <fputs@plt+0x424f4>
   47af4:	mov	r0, r5
   47af8:	mov	r1, #97	; 0x61
   47afc:	ldr	r2, [sp, #36]	; 0x24
   47b00:	bl	3c384 <fputs@plt+0x36d6c>
   47b04:	cmp	r0, #0
   47b08:	bge	479a8 <fputs@plt+0x42390>
   47b0c:	ldr	r1, [sp, #24]
   47b10:	ldr	r2, [sp, #44]	; 0x2c
   47b14:	ldr	r3, [r1]
   47b18:	cmp	r2, r3
   47b1c:	bne	47b8c <fputs@plt+0x42574>
   47b20:	add	sp, sp, #52	; 0x34
   47b24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47b28:	cmp	r9, #0
   47b2c:	beq	47b50 <fputs@plt+0x42538>
   47b30:	mov	r0, r5
   47b34:	bl	3cca0 <fputs@plt+0x37688>
   47b38:	cmp	r0, #0
   47b3c:	blt	47b0c <fputs@plt+0x424f4>
   47b40:	mov	r0, r5
   47b44:	bl	3cca0 <fputs@plt+0x37688>
   47b48:	cmp	r0, #0
   47b4c:	blt	47b0c <fputs@plt+0x424f4>
   47b50:	cmp	sl, #0
   47b54:	bne	47b68 <fputs@plt+0x42550>
   47b58:	mov	r0, #1
   47b5c:	b	47b0c <fputs@plt+0x424f4>
   47b60:	mov	r0, #0
   47b64:	b	47b0c <fputs@plt+0x424f4>
   47b68:	mov	r0, r5
   47b6c:	bl	3cca0 <fputs@plt+0x37688>
   47b70:	cmp	r0, #0
   47b74:	blt	47b0c <fputs@plt+0x424f4>
   47b78:	mov	r0, r5
   47b7c:	bl	3cca0 <fputs@plt+0x37688>
   47b80:	cmp	r0, #0
   47b84:	movge	r0, #1
   47b88:	b	47b0c <fputs@plt+0x424f4>
   47b8c:	bl	524c <__stack_chk_fail@plt>
   47b90:	ldr	r0, [pc, #184]	; 47c50 <fputs@plt+0x42638>
   47b94:	movw	r2, #997	; 0x3e5
   47b98:	ldr	r1, [pc, #180]	; 47c54 <fputs@plt+0x4263c>
   47b9c:	ldr	r3, [pc, #180]	; 47c58 <fputs@plt+0x42640>
   47ba0:	add	r0, pc, r0
   47ba4:	add	r1, pc, r1
   47ba8:	add	r3, pc, r3
   47bac:	bl	76bb0 <fputs@plt+0x71598>
   47bb0:	ldr	r0, [pc, #164]	; 47c5c <fputs@plt+0x42644>
   47bb4:	movw	r2, #1001	; 0x3e9
   47bb8:	ldr	r1, [pc, #160]	; 47c60 <fputs@plt+0x42648>
   47bbc:	ldr	r3, [pc, #160]	; 47c64 <fputs@plt+0x4264c>
   47bc0:	add	r0, pc, r0
   47bc4:	add	r1, pc, r1
   47bc8:	add	r3, pc, r3
   47bcc:	bl	76bb0 <fputs@plt+0x71598>
   47bd0:	ldr	r0, [pc, #144]	; 47c68 <fputs@plt+0x42650>
   47bd4:	mov	r2, #1000	; 0x3e8
   47bd8:	ldr	r1, [pc, #140]	; 47c6c <fputs@plt+0x42654>
   47bdc:	ldr	r3, [pc, #140]	; 47c70 <fputs@plt+0x42658>
   47be0:	add	r0, pc, r0
   47be4:	add	r1, pc, r1
   47be8:	add	r3, pc, r3
   47bec:	bl	76bb0 <fputs@plt+0x71598>
   47bf0:	ldr	r0, [pc, #124]	; 47c74 <fputs@plt+0x4265c>
   47bf4:	movw	r2, #999	; 0x3e7
   47bf8:	ldr	r1, [pc, #120]	; 47c78 <fputs@plt+0x42660>
   47bfc:	ldr	r3, [pc, #120]	; 47c7c <fputs@plt+0x42664>
   47c00:	add	r0, pc, r0
   47c04:	add	r1, pc, r1
   47c08:	add	r3, pc, r3
   47c0c:	bl	76bb0 <fputs@plt+0x71598>
   47c10:	ldr	r0, [pc, #104]	; 47c80 <fputs@plt+0x42668>
   47c14:	movw	r2, #998	; 0x3e6
   47c18:	ldr	r1, [pc, #100]	; 47c84 <fputs@plt+0x4266c>
   47c1c:	ldr	r3, [pc, #100]	; 47c88 <fputs@plt+0x42670>
   47c20:	add	r0, pc, r0
   47c24:	add	r1, pc, r1
   47c28:	add	r3, pc, r3
   47c2c:	bl	76bb0 <fputs@plt+0x71598>
   47c30:	muleq	r6, r4, r2
   47c34:	andeq	r0, r0, r0, asr #8
   47c38:	andeq	r5, r4, ip, ror r0
   47c3c:	ldrdeq	sp, [r4], -ip
   47c40:	andeq	r5, r4, r0, ror r0
   47c44:	andeq	r5, r4, r4, ror r0
   47c48:	andeq	pc, r3, r8, ror lr	; <UNPREDICTABLE>
   47c4c:	andeq	sl, r3, r0, ror #24
   47c50:	andeq	r3, r4, r8, ror #2
   47c54:	muleq	r4, ip, sp
   47c58:	andeq	r4, r4, r4, lsr ip
   47c5c:	strdeq	sl, [r3], -r0
   47c60:	andeq	r4, r4, ip, ror sp
   47c64:	andeq	r4, r4, r4, lsl ip
   47c68:	ldrdeq	pc, [r3], -r0
   47c6c:	andeq	r4, r4, ip, asr sp
   47c70:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   47c74:	andeq	r1, r4, r0, asr #9
   47c78:	andeq	r4, r4, ip, lsr sp
   47c7c:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   47c80:	andeq	r0, r4, ip, asr r3
   47c84:	andeq	r4, r4, ip, lsl sp
   47c88:			; <UNDEFINED> instruction: 0x00044bb4
   47c8c:	cmp	r0, #0
   47c90:	push	{r4, r5, r6, r7, r8, r9, lr}
   47c94:	mov	r8, r2
   47c98:	sub	sp, sp, #12
   47c9c:	mov	r9, r3
   47ca0:	beq	47d70 <fputs@plt+0x42758>
   47ca4:	cmp	r1, #0
   47ca8:	beq	47db0 <fputs@plt+0x42798>
   47cac:	cmp	r2, #0
   47cb0:	beq	47d90 <fputs@plt+0x42778>
   47cb4:	ldrb	r3, [r0, #25]
   47cb8:	ubfx	r3, r3, #3, #1
   47cbc:	cmp	r3, #0
   47cc0:	bne	47d40 <fputs@plt+0x42728>
   47cc4:	ldr	r2, [r2, #20]
   47cc8:	mov	r6, #4
   47ccc:	mov	r7, #0
   47cd0:	ldr	r4, [r2, #1]
   47cd4:	ldr	r2, [r2, #4]
   47cd8:	and	r6, r6, r4
   47cdc:	ubfx	r5, r2, #8, #24
   47ce0:	and	r7, r7, r5
   47ce4:	orrs	r2, r6, r7
   47ce8:	bne	47d40 <fputs@plt+0x42728>
   47cec:	lsr	r6, r5, #8
   47cf0:	mov	r7, r3
   47cf4:	orrs	r3, r6, r7
   47cf8:	beq	47d4c <fputs@plt+0x42734>
   47cfc:	sub	r6, r6, #1
   47d00:	mov	r0, r1
   47d04:	mov	r1, r6
   47d08:	bl	4bd08 <fputs@plt+0x466f0>
   47d0c:	cmp	r0, #0
   47d10:	blt	47d44 <fputs@plt+0x4272c>
   47d14:	bne	47d40 <fputs@plt+0x42728>
   47d18:	ldr	ip, [r8, #8]
   47d1c:	mov	r0, r9
   47d20:	ldr	r1, [pc, #168]	; 47dd0 <fputs@plt+0x427b8>
   47d24:	ldr	r2, [pc, #168]	; 47dd4 <fputs@plt+0x427bc>
   47d28:	ldr	r3, [r8, #4]
   47d2c:	add	r1, pc, r1
   47d30:	add	r2, pc, r2
   47d34:	str	ip, [sp]
   47d38:	bl	3060c <fputs@plt+0x2aff4>
   47d3c:	b	47d44 <fputs@plt+0x4272c>
   47d40:	mov	r0, #0
   47d44:	add	sp, sp, #12
   47d48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47d4c:	ldr	r3, [r8, #12]
   47d50:	mov	r7, #0
   47d54:	ldr	r3, [r3, #12]
   47d58:	ldrh	r6, [r3, #6]
   47d5c:	uxth	r6, r6
   47d60:	orrs	r2, r6, r7
   47d64:	moveq	r6, #21
   47d68:	beq	47d00 <fputs@plt+0x426e8>
   47d6c:	b	47cfc <fputs@plt+0x426e4>
   47d70:	ldr	r0, [pc, #96]	; 47dd8 <fputs@plt+0x427c0>
   47d74:	movw	r2, #299	; 0x12b
   47d78:	ldr	r1, [pc, #92]	; 47ddc <fputs@plt+0x427c4>
   47d7c:	ldr	r3, [pc, #92]	; 47de0 <fputs@plt+0x427c8>
   47d80:	add	r0, pc, r0
   47d84:	add	r1, pc, r1
   47d88:	add	r3, pc, r3
   47d8c:	bl	76bb0 <fputs@plt+0x71598>
   47d90:	ldr	r0, [pc, #76]	; 47de4 <fputs@plt+0x427cc>
   47d94:	movw	r2, #301	; 0x12d
   47d98:	ldr	r1, [pc, #72]	; 47de8 <fputs@plt+0x427d0>
   47d9c:	ldr	r3, [pc, #72]	; 47dec <fputs@plt+0x427d4>
   47da0:	add	r0, pc, r0
   47da4:	add	r1, pc, r1
   47da8:	add	r3, pc, r3
   47dac:	bl	76bb0 <fputs@plt+0x71598>
   47db0:	ldr	r0, [pc, #56]	; 47df0 <fputs@plt+0x427d8>
   47db4:	mov	r2, #300	; 0x12c
   47db8:	ldr	r1, [pc, #52]	; 47df4 <fputs@plt+0x427dc>
   47dbc:	ldr	r3, [pc, #52]	; 47df8 <fputs@plt+0x427e0>
   47dc0:	add	r0, pc, r0
   47dc4:	add	r1, pc, r1
   47dc8:	add	r3, pc, r3
   47dcc:	bl	76bb0 <fputs@plt+0x71598>
   47dd0:	ldrdeq	sl, [r3], -r4
   47dd4:	strdeq	r4, [r4], -r8
   47dd8:	andeq	r2, r4, r8, lsl #31
   47ddc:			; <UNDEFINED> instruction: 0x00044bbc
   47de0:	andeq	r4, r4, r8, lsr #23
   47de4:	andeq	pc, r4, r8, lsl #2
   47de8:	muleq	r4, ip, fp
   47dec:	andeq	r4, r4, r8, lsl #23
   47df0:	andeq	sl, r3, r0, asr r0
   47df4:	andeq	r4, r4, ip, ror fp
   47df8:	andeq	r4, r4, r8, ror #22
   47dfc:	ldr	ip, [pc, #3848]	; 48d0c <fputs@plt+0x436f4>
   47e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e04:	subs	r5, r0, #0
   47e08:	ldr	r0, [pc, #3840]	; 48d10 <fputs@plt+0x436f8>
   47e0c:	sub	sp, sp, #140	; 0x8c
   47e10:	add	ip, pc, ip
   47e14:	mov	sl, r3
   47e18:	str	r2, [sp, #36]	; 0x24
   47e1c:	mov	fp, r1
   47e20:	ldr	r0, [ip, r0]
   47e24:	mov	r3, ip
   47e28:	ldr	r9, [sp, #176]	; 0xb0
   47e2c:	ldr	r3, [r0]
   47e30:	str	r0, [sp, #40]	; 0x28
   47e34:	str	r3, [sp, #132]	; 0x84
   47e38:	beq	49530 <fputs@plt+0x43f18>
   47e3c:	cmp	r1, #0
   47e40:	beq	490d8 <fputs@plt+0x43ac0>
   47e44:	ldr	r4, [sp, #36]	; 0x24
   47e48:	cmp	r4, #0
   47e4c:	beq	490b8 <fputs@plt+0x43aa0>
   47e50:	cmp	r9, #0
   47e54:	beq	4910c <fputs@plt+0x43af4>
   47e58:	ldr	r0, [r5, #136]	; 0x88
   47e5c:	ldr	r1, [sp, #36]	; 0x24
   47e60:	bl	72bc0 <fputs@plt+0x6d5a8>
   47e64:	cmp	r0, #0
   47e68:	str	r0, [sp, #44]	; 0x2c
   47e6c:	beq	4811c <fputs@plt+0x42b04>
   47e70:	ldr	ip, [sp, #44]	; 0x2c
   47e74:	ldr	r4, [ip, #20]
   47e78:	cmp	r4, #0
   47e7c:	beq	47f80 <fputs@plt+0x42968>
   47e80:	ldrb	r6, [r5, #25]
   47e84:	mov	r3, #0
   47e88:	add	r7, sp, #108	; 0x6c
   47e8c:	str	r3, [sp, #108]	; 0x6c
   47e90:	ubfx	r6, r6, #2, #1
   47e94:	str	r3, [sp, #112]	; 0x70
   47e98:	cmp	r6, r3
   47e9c:	str	r3, [sp, #116]	; 0x74
   47ea0:	beq	47ec0 <fputs@plt+0x428a8>
   47ea4:	b	48140 <fputs@plt+0x42b28>
   47ea8:	ldrb	r3, [r5, #25]
   47eac:	str	r6, [sp, #108]	; 0x6c
   47eb0:	tst	r3, #4
   47eb4:	str	r6, [sp, #112]	; 0x70
   47eb8:	str	r6, [sp, #116]	; 0x74
   47ebc:	bne	48140 <fputs@plt+0x42b28>
   47ec0:	cmp	sl, #0
   47ec4:	beq	47ed4 <fputs@plt+0x428bc>
   47ec8:	ldrb	r3, [r4, #4]
   47ecc:	cmp	r3, #0
   47ed0:	beq	47f6c <fputs@plt+0x42954>
   47ed4:	mov	lr, #1
   47ed8:	strb	lr, [r9]
   47edc:	ldr	r3, [r5, #416]	; 0x1a0
   47ee0:	ldr	r2, [r4, #12]
   47ee4:	cmp	r2, r3
   47ee8:	beq	47f6c <fputs@plt+0x42954>
   47eec:	str	r3, [r4, #12]
   47ef0:	mov	r0, fp
   47ef4:	mov	r1, #1
   47ef8:	bl	40820 <fputs@plt+0x3b208>
   47efc:	cmp	r0, #0
   47f00:	blt	4814c <fputs@plt+0x42b34>
   47f04:	sub	r8, r4, #32
   47f08:	mov	r0, r8
   47f0c:	bl	4fe50 <fputs@plt+0x4a838>
   47f10:	str	r0, [r5, #1020]	; 0x3fc
   47f14:	mov	r1, fp
   47f18:	ldr	r2, [r4, #8]
   47f1c:	mov	r0, r5
   47f20:	mov	r3, r7
   47f24:	str	r2, [r5, #1024]	; 0x400
   47f28:	ldr	r2, [r4, #-24]	; 0xffffffe8
   47f2c:	str	r2, [r5, #1028]	; 0x404
   47f30:	ldr	ip, [r4, #8]
   47f34:	ldr	r2, [r4, #-24]	; 0xffffffe8
   47f38:	blx	ip
   47f3c:	str	r0, [sp, #32]
   47f40:	mov	r0, r8
   47f44:	str	r6, [r5, #1028]	; 0x404
   47f48:	str	r6, [r5, #1024]	; 0x400
   47f4c:	bl	50464 <fputs@plt+0x4ae4c>
   47f50:	str	r0, [r5, #1020]	; 0x3fc
   47f54:	mov	r2, r7
   47f58:	ldr	r1, [sp, #32]
   47f5c:	mov	r0, fp
   47f60:	bl	4da80 <fputs@plt+0x48468>
   47f64:	cmp	r0, #0
   47f68:	bne	4814c <fputs@plt+0x42b34>
   47f6c:	mov	r0, r7
   47f70:	bl	30414 <fputs@plt+0x2adfc>
   47f74:	ldr	r4, [r4, #16]
   47f78:	cmp	r4, #0
   47f7c:	bne	47ea8 <fputs@plt+0x42890>
   47f80:	ldrb	r4, [r5, #25]
   47f84:	ubfx	r4, r4, #2, #1
   47f88:	cmp	r4, #0
   47f8c:	bne	4811c <fputs@plt+0x42b04>
   47f90:	ldr	r3, [fp, #20]
   47f94:	cmp	r3, #0
   47f98:	beq	4811c <fputs@plt+0x42b04>
   47f9c:	ldr	r2, [fp, #24]
   47fa0:	cmp	r2, #0
   47fa4:	beq	4811c <fputs@plt+0x42b04>
   47fa8:	ldr	r1, [sp, #36]	; 0x24
   47fac:	add	r7, sp, #108	; 0x6c
   47fb0:	ldr	r0, [r5, #140]	; 0x8c
   47fb4:	str	r3, [sp, #112]	; 0x70
   47fb8:	str	r1, [sp, #108]	; 0x6c
   47fbc:	mov	r1, r7
   47fc0:	str	r2, [sp, #116]	; 0x74
   47fc4:	bl	72bc0 <fputs@plt+0x6d5a8>
   47fc8:	subs	r6, r0, #0
   47fcc:	beq	4815c <fputs@plt+0x42b44>
   47fd0:	cmp	sl, #0
   47fd4:	add	r8, sp, #92	; 0x5c
   47fd8:	str	r4, [sp, #92]	; 0x5c
   47fdc:	str	r4, [sp, #96]	; 0x60
   47fe0:	str	r4, [sp, #100]	; 0x64
   47fe4:	beq	47ff8 <fputs@plt+0x429e0>
   47fe8:	ldr	r3, [r6, #12]
   47fec:	ldrb	r3, [r3, #8]
   47ff0:	cmp	r3, #0
   47ff4:	beq	48108 <fputs@plt+0x42af0>
   47ff8:	mov	r0, r5
   47ffc:	mov	r1, fp
   48000:	mov	r2, r6
   48004:	mov	r3, r8
   48008:	bl	47c8c <fputs@plt+0x42674>
   4800c:	subs	r1, r0, #0
   48010:	blt	4851c <fputs@plt+0x42f04>
   48014:	ldr	r1, [fp, #16]
   48018:	mov	r0, r5
   4801c:	ldr	r2, [r6, #12]
   48020:	add	r3, sp, #80	; 0x50
   48024:	str	r8, [sp]
   48028:	bl	46990 <fputs@plt+0x41378>
   4802c:	subs	r1, r0, #0
   48030:	ble	4851c <fputs@plt+0x42f04>
   48034:	ldrb	r3, [r5, #25]
   48038:	tst	r3, #4
   4803c:	bne	48108 <fputs@plt+0x42af0>
   48040:	mov	r1, #1
   48044:	strb	r1, [r9]
   48048:	ldr	r3, [r5, #416]	; 0x1a0
   4804c:	ldr	r2, [r6, #16]
   48050:	cmp	r2, r3
   48054:	beq	48108 <fputs@plt+0x42af0>
   48058:	str	r3, [r6, #16]
   4805c:	mov	r0, fp
   48060:	bl	40820 <fputs@plt+0x3b208>
   48064:	cmp	r0, #0
   48068:	blt	4876c <fputs@plt+0x43154>
   4806c:	mov	r0, fp
   48070:	mov	r1, #1
   48074:	bl	423d4 <fputs@plt+0x3cdbc>
   48078:	subs	ip, r0, #0
   4807c:	beq	490a4 <fputs@plt+0x43a8c>
   48080:	ldr	r3, [r6, #20]
   48084:	mov	r1, ip
   48088:	ldr	r0, [pc, #3204]	; 48d14 <fputs@plt+0x436fc>
   4808c:	ldr	r4, [r3, #12]
   48090:	add	r0, pc, r0
   48094:	str	r3, [sp, #24]
   48098:	cmp	r4, #0
   4809c:	str	ip, [sp, #28]
   480a0:	movne	r0, r4
   480a4:	bl	557c <strcmp@plt>
   480a8:	ldr	r3, [sp, #24]
   480ac:	ldr	ip, [sp, #28]
   480b0:	cmp	r0, #0
   480b4:	beq	4849c <fputs@plt+0x42e84>
   480b8:	cmp	r4, #0
   480bc:	ldr	r3, [r6, #4]
   480c0:	ldr	r2, [r6, #8]
   480c4:	beq	48a90 <fputs@plt+0x43478>
   480c8:	str	r2, [sp, #4]
   480cc:	mov	r0, fp
   480d0:	ldr	r1, [pc, #3136]	; 48d18 <fputs@plt+0x43700>
   480d4:	ldr	r2, [pc, #3136]	; 48d1c <fputs@plt+0x43704>
   480d8:	str	r3, [sp]
   480dc:	add	r1, pc, r1
   480e0:	mov	r3, ip
   480e4:	str	r4, [sp, #8]
   480e8:	add	r2, pc, r2
   480ec:	bl	4ab98 <fputs@plt+0x45580>
   480f0:	mov	r4, r0
   480f4:	mov	r0, r8
   480f8:	bl	30414 <fputs@plt+0x2adfc>
   480fc:	cmp	r4, #0
   48100:	bne	48120 <fputs@plt+0x42b08>
   48104:	b	48110 <fputs@plt+0x42af8>
   48108:	mov	r0, r8
   4810c:	bl	30414 <fputs@plt+0x2adfc>
   48110:	ldrb	r3, [r5, #25]
   48114:	tst	r3, #4
   48118:	beq	4815c <fputs@plt+0x42b44>
   4811c:	mov	r4, #0
   48120:	mov	r0, r4
   48124:	ldr	r4, [sp, #40]	; 0x28
   48128:	ldr	r2, [sp, #132]	; 0x84
   4812c:	ldr	r3, [r4]
   48130:	cmp	r2, r3
   48134:	bne	48a9c <fputs@plt+0x43484>
   48138:	add	sp, sp, #140	; 0x8c
   4813c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48140:	mov	r0, r7
   48144:	bl	30414 <fputs@plt+0x2adfc>
   48148:	b	47f80 <fputs@plt+0x42968>
   4814c:	mov	r4, r0
   48150:	mov	r0, r7
   48154:	bl	30414 <fputs@plt+0x2adfc>
   48158:	b	48120 <fputs@plt+0x42b08>
   4815c:	ldr	r1, [pc, #3004]	; 48d20 <fputs@plt+0x43708>
   48160:	ldr	r0, [fp, #20]
   48164:	add	r1, pc, r1
   48168:	bl	557c <strcmp@plt>
   4816c:	cmp	r0, #0
   48170:	bne	4852c <fputs@plt+0x42f14>
   48174:	ldr	r0, [fp, #24]
   48178:	ldrb	r3, [r0]
   4817c:	subs	r6, r3, #71	; 0x47
   48180:	bne	48288 <fputs@plt+0x42c70>
   48184:	ldrb	r6, [r0, #1]
   48188:	subs	r6, r6, #101	; 0x65
   4818c:	bne	48288 <fputs@plt+0x42c70>
   48190:	ldrb	r6, [r0, #2]
   48194:	subs	r6, r6, #116	; 0x74
   48198:	bne	48288 <fputs@plt+0x42c70>
   4819c:	ldrb	r2, [r0, #3]
   481a0:	cmp	r2, #0
   481a4:	moveq	r6, #1
   481a8:	bne	48290 <fputs@plt+0x42c78>
   481ac:	mov	r0, fp
   481b0:	mov	r1, #1
   481b4:	bl	40820 <fputs@plt+0x3b208>
   481b8:	cmp	r0, #0
   481bc:	blt	4858c <fputs@plt+0x42f74>
   481c0:	ldr	r4, [sp, #36]	; 0x24
   481c4:	mov	r0, fp
   481c8:	ldr	r1, [pc, #2900]	; 48d24 <fputs@plt+0x4370c>
   481cc:	add	r2, sp, #112	; 0x70
   481d0:	add	r3, sp, #116	; 0x74
   481d4:	add	r1, pc, r1
   481d8:	str	r4, [sp, #108]	; 0x6c
   481dc:	bl	40924 <fputs@plt+0x3b30c>
   481e0:	cmp	r0, #0
   481e4:	blt	4877c <fputs@plt+0x43164>
   481e8:	mov	r1, r7
   481ec:	ldr	r0, [r5, #144]	; 0x90
   481f0:	bl	72bc0 <fputs@plt+0x6d5a8>
   481f4:	subs	r7, r0, #0
   481f8:	beq	48230 <fputs@plt+0x42c18>
   481fc:	cmp	sl, #0
   48200:	mov	r3, #0
   48204:	str	r3, [sp, #92]	; 0x5c
   48208:	str	r3, [sp, #96]	; 0x60
   4820c:	str	r3, [sp, #100]	; 0x64
   48210:	str	r3, [sp, #72]	; 0x48
   48214:	beq	485f0 <fputs@plt+0x42fd8>
   48218:	ldr	r3, [r7, #12]
   4821c:	ldrb	r3, [r3, #8]
   48220:	cmp	r3, #0
   48224:	bne	485f0 <fputs@plt+0x42fd8>
   48228:	add	r0, sp, #92	; 0x5c
   4822c:	bl	30414 <fputs@plt+0x2adfc>
   48230:	ldrb	r3, [r5, #25]
   48234:	tst	r3, #4
   48238:	bne	4811c <fputs@plt+0x42b04>
   4823c:	ldrb	r3, [r9]
   48240:	cmp	r3, #0
   48244:	bne	4811c <fputs@plt+0x42b04>
   48248:	ldr	r1, [sp, #44]	; 0x2c
   4824c:	mov	r3, sl
   48250:	ldr	r2, [fp, #16]
   48254:	mov	r0, r5
   48258:	bl	46b30 <fputs@plt+0x41518>
   4825c:	cmp	r0, #0
   48260:	blt	4858c <fputs@plt+0x42f74>
   48264:	ldrb	r4, [r5, #25]
   48268:	ubfx	r4, r4, #2, #1
   4826c:	cmp	r4, #0
   48270:	bne	4811c <fputs@plt+0x42b04>
   48274:	cmp	r0, #0
   48278:	beq	4811c <fputs@plt+0x42b04>
   4827c:	mov	r3, #1
   48280:	strb	r3, [r9]
   48284:	b	48120 <fputs@plt+0x42b08>
   48288:	rsbs	r6, r6, #1
   4828c:	movcc	r6, #0
   48290:	cmp	r3, #83	; 0x53
   48294:	beq	48474 <fputs@plt+0x42e5c>
   48298:	ldr	r1, [pc, #2696]	; 48d28 <fputs@plt+0x43710>
   4829c:	add	r1, pc, r1
   482a0:	bl	557c <strcmp@plt>
   482a4:	cmp	r0, #0
   482a8:	bne	48230 <fputs@plt+0x42c18>
   482ac:	mov	r0, fp
   482b0:	mov	r1, #1
   482b4:	bl	40820 <fputs@plt+0x3b208>
   482b8:	cmp	r0, #0
   482bc:	blt	4858c <fputs@plt+0x42f74>
   482c0:	ldr	r1, [pc, #2660]	; 48d2c <fputs@plt+0x43714>
   482c4:	mov	r0, fp
   482c8:	add	r2, sp, #72	; 0x48
   482cc:	add	r1, pc, r1
   482d0:	bl	40924 <fputs@plt+0x3b30c>
   482d4:	cmp	r0, #0
   482d8:	blt	493dc <fputs@plt+0x43dc4>
   482dc:	ldr	r7, [sp, #72]	; 0x48
   482e0:	add	r1, sp, #136	; 0x88
   482e4:	ldr	r4, [sp, #44]	; 0x2c
   482e8:	mov	r0, fp
   482ec:	ldrb	r3, [r7]
   482f0:	cmp	r3, #0
   482f4:	streq	r3, [sp, #72]	; 0x48
   482f8:	moveq	r7, r3
   482fc:	ldr	r6, [r4, #24]
   48300:	mov	r3, #0
   48304:	str	r3, [r1, #-60]!	; 0xffffffc4
   48308:	bl	3a7a8 <fputs@plt+0x35190>
   4830c:	cmp	r0, #0
   48310:	blt	48a78 <fputs@plt+0x43460>
   48314:	ldr	r2, [pc, #2580]	; 48d30 <fputs@plt+0x43718>
   48318:	mov	r1, #97	; 0x61
   4831c:	ldr	r0, [sp, #76]	; 0x4c
   48320:	add	r2, pc, r2
   48324:	bl	3c384 <fputs@plt+0x36d6c>
   48328:	cmp	r0, #0
   4832c:	blt	48a78 <fputs@plt+0x43460>
   48330:	cmp	r7, #0
   48334:	beq	48a38 <fputs@plt+0x43420>
   48338:	ldr	r1, [pc, #2548]	; 48d34 <fputs@plt+0x4371c>
   4833c:	mov	r0, r7
   48340:	add	r1, pc, r1
   48344:	bl	557c <strcmp@plt>
   48348:	cmp	r0, #0
   4834c:	beq	48a38 <fputs@plt+0x43420>
   48350:	ldr	r1, [pc, #2528]	; 48d38 <fputs@plt+0x43720>
   48354:	mov	r0, r7
   48358:	add	r1, pc, r1
   4835c:	bl	557c <strcmp@plt>
   48360:	cmp	r0, #0
   48364:	beq	48a38 <fputs@plt+0x43420>
   48368:	ldr	r1, [pc, #2508]	; 48d3c <fputs@plt+0x43724>
   4836c:	mov	r0, r7
   48370:	add	r1, pc, r1
   48374:	bl	557c <strcmp@plt>
   48378:	rsbs	r0, r0, #1
   4837c:	movcc	r0, #0
   48380:	str	r0, [sp, #32]
   48384:	cmp	r6, #0
   48388:	beq	48a44 <fputs@plt+0x4342c>
   4838c:	add	r4, sp, #80	; 0x50
   48390:	add	r8, sp, #92	; 0x5c
   48394:	str	r4, [sp, #36]	; 0x24
   48398:	mov	r4, #0
   4839c:	b	48448 <fputs@plt+0x42e30>
   483a0:	ldr	r1, [fp, #16]
   483a4:	mov	r0, r5
   483a8:	str	r8, [sp]
   483ac:	mov	r2, r6
   483b0:	add	r3, sp, #80	; 0x50
   483b4:	bl	46990 <fputs@plt+0x41378>
   483b8:	subs	r1, r0, #0
   483bc:	blt	493b0 <fputs@plt+0x43d98>
   483c0:	ldrb	r3, [r5, #25]
   483c4:	tst	r3, #4
   483c8:	bne	493a0 <fputs@plt+0x43d88>
   483cc:	cmp	r1, #0
   483d0:	beq	48468 <fputs@plt+0x42e50>
   483d4:	cmp	r7, #0
   483d8:	mov	ip, #1
   483dc:	strb	ip, [r9]
   483e0:	beq	483f8 <fputs@plt+0x42de0>
   483e4:	ldr	r0, [r6, #4]
   483e8:	mov	r1, r7
   483ec:	bl	557c <strcmp@plt>
   483f0:	cmp	r0, #0
   483f4:	bne	48468 <fputs@plt+0x42e50>
   483f8:	ldr	ip, [sp, #80]	; 0x50
   483fc:	mov	r0, r5
   48400:	ldr	r2, [fp, #16]
   48404:	mov	r3, r6
   48408:	ldr	r1, [sp, #76]	; 0x4c
   4840c:	str	r8, [sp, #4]
   48410:	str	ip, [sp]
   48414:	bl	47724 <fputs@plt+0x4210c>
   48418:	subs	r1, r0, #0
   4841c:	blt	493b0 <fputs@plt+0x43d98>
   48420:	ldrb	r3, [r5, #25]
   48424:	tst	r3, #4
   48428:	bne	493a0 <fputs@plt+0x43d88>
   4842c:	mov	r0, r8
   48430:	bl	30414 <fputs@plt+0x2adfc>
   48434:	mov	lr, #1
   48438:	str	lr, [sp, #32]
   4843c:	ldr	r6, [r6, #24]
   48440:	cmp	r6, #0
   48444:	beq	48a44 <fputs@plt+0x4342c>
   48448:	cmp	sl, #0
   4844c:	str	r4, [sp, #92]	; 0x5c
   48450:	str	r4, [sp, #96]	; 0x60
   48454:	str	r4, [sp, #100]	; 0x64
   48458:	beq	483a0 <fputs@plt+0x42d88>
   4845c:	ldrb	r3, [r6, #8]
   48460:	cmp	r3, #0
   48464:	bne	483a0 <fputs@plt+0x42d88>
   48468:	mov	r0, r8
   4846c:	bl	30414 <fputs@plt+0x2adfc>
   48470:	b	4843c <fputs@plt+0x42e24>
   48474:	ldrb	r3, [r0, #1]
   48478:	cmp	r3, #101	; 0x65
   4847c:	bne	48298 <fputs@plt+0x42c80>
   48480:	ldrb	r3, [r0, #2]
   48484:	cmp	r3, #116	; 0x74
   48488:	bne	48298 <fputs@plt+0x42c80>
   4848c:	ldrb	r3, [r0, #3]
   48490:	cmp	r3, #0
   48494:	beq	481ac <fputs@plt+0x42b94>
   48498:	b	48298 <fputs@plt+0x42c80>
   4849c:	ldr	r3, [r3, #16]
   484a0:	cmp	r3, #0
   484a4:	beq	48b38 <fputs@plt+0x43520>
   484a8:	str	r3, [fp, #440]	; 0x1b8
   484ac:	ldr	r3, [r6, #20]
   484b0:	ldr	r1, [r3, #20]
   484b4:	cmp	r1, #0
   484b8:	beq	48b20 <fputs@plt+0x43508>
   484bc:	ldr	r3, [r6, #12]
   484c0:	sub	r4, r3, #32
   484c4:	mov	r0, r4
   484c8:	bl	4fe50 <fputs@plt+0x4a838>
   484cc:	str	r0, [r5, #1020]	; 0x3fc
   484d0:	mov	r1, fp
   484d4:	ldr	ip, [r6, #20]
   484d8:	mov	r0, r5
   484dc:	ldr	r2, [sp, #80]	; 0x50
   484e0:	mov	r3, r8
   484e4:	ldr	ip, [ip, #20]
   484e8:	str	r2, [r5, #1028]	; 0x404
   484ec:	str	ip, [r5, #1024]	; 0x400
   484f0:	ldr	ip, [r6, #20]
   484f4:	ldr	ip, [ip, #20]
   484f8:	blx	ip
   484fc:	mov	r3, #0
   48500:	mov	r6, r0
   48504:	str	r3, [r5, #1028]	; 0x404
   48508:	mov	r0, r4
   4850c:	str	r3, [r5, #1024]	; 0x400
   48510:	bl	50464 <fputs@plt+0x4ae4c>
   48514:	mov	r1, r6
   48518:	str	r0, [r5, #1020]	; 0x3fc
   4851c:	mov	r0, fp
   48520:	mov	r2, r8
   48524:	bl	4da80 <fputs@plt+0x48468>
   48528:	b	480f0 <fputs@plt+0x42ad8>
   4852c:	ldr	r1, [pc, #2060]	; 48d40 <fputs@plt+0x43728>
   48530:	mov	r0, fp
   48534:	ldr	r2, [pc, #2056]	; 48d44 <fputs@plt+0x4372c>
   48538:	add	r1, pc, r1
   4853c:	add	r2, pc, r2
   48540:	bl	3ae34 <fputs@plt+0x3581c>
   48544:	subs	r4, r0, #0
   48548:	mov	r0, fp
   4854c:	beq	48594 <fputs@plt+0x42f7c>
   48550:	mov	r1, #1
   48554:	bl	423d4 <fputs@plt+0x3cdbc>
   48558:	cmp	r0, #0
   4855c:	beq	486e4 <fputs@plt+0x430cc>
   48560:	ldrb	r3, [r0]
   48564:	cmp	r3, #0
   48568:	beq	486e4 <fputs@plt+0x430cc>
   4856c:	ldr	r1, [pc, #2004]	; 48d48 <fputs@plt+0x43730>
   48570:	mov	r0, fp
   48574:	ldr	r2, [pc, #2000]	; 48d4c <fputs@plt+0x43734>
   48578:	add	r1, pc, r1
   4857c:	add	r2, pc, r2
   48580:	bl	4ab98 <fputs@plt+0x45580>
   48584:	mov	r4, r0
   48588:	b	48120 <fputs@plt+0x42b08>
   4858c:	mov	r4, r0
   48590:	b	48120 <fputs@plt+0x42b08>
   48594:	ldr	r1, [pc, #1972]	; 48d50 <fputs@plt+0x43738>
   48598:	ldr	r2, [pc, #1972]	; 48d54 <fputs@plt+0x4373c>
   4859c:	add	r1, pc, r1
   485a0:	add	r2, pc, r2
   485a4:	bl	3ae34 <fputs@plt+0x3581c>
   485a8:	cmp	r0, #0
   485ac:	beq	48230 <fputs@plt+0x42c18>
   485b0:	mov	r0, fp
   485b4:	mov	r1, #1
   485b8:	bl	423d4 <fputs@plt+0x3cdbc>
   485bc:	cmp	r0, #0
   485c0:	beq	48820 <fputs@plt+0x43208>
   485c4:	ldrb	r3, [r0]
   485c8:	cmp	r3, #0
   485cc:	beq	48820 <fputs@plt+0x43208>
   485d0:	ldr	r1, [pc, #1920]	; 48d58 <fputs@plt+0x43740>
   485d4:	mov	r0, fp
   485d8:	ldr	r2, [pc, #1916]	; 48d5c <fputs@plt+0x43744>
   485dc:	add	r1, pc, r1
   485e0:	add	r2, pc, r2
   485e4:	bl	4ab98 <fputs@plt+0x45580>
   485e8:	mov	r4, r0
   485ec:	b	48120 <fputs@plt+0x42b08>
   485f0:	ldr	r1, [fp, #16]
   485f4:	cmp	r1, #0
   485f8:	beq	49468 <fputs@plt+0x43e50>
   485fc:	add	r4, sp, #76	; 0x4c
   48600:	ldr	r2, [r7, #12]
   48604:	add	r8, sp, #92	; 0x5c
   48608:	mov	r0, r5
   4860c:	mov	r3, r4
   48610:	str	r8, [sp]
   48614:	bl	46990 <fputs@plt+0x41378>
   48618:	cmp	r0, #0
   4861c:	ble	48818 <fputs@plt+0x43200>
   48620:	ldrb	r3, [r5, #25]
   48624:	tst	r3, #4
   48628:	bne	4879c <fputs@plt+0x43184>
   4862c:	ldr	r3, [r7, #20]
   48630:	ldr	ip, [sp, #76]	; 0x4c
   48634:	cmp	r3, #0
   48638:	str	ip, [sp, #48]	; 0x30
   4863c:	beq	494c4 <fputs@plt+0x43eac>
   48640:	ldr	r3, [r3, #24]
   48644:	mov	r2, #1
   48648:	ldr	ip, [r7, #12]
   4864c:	mov	r0, fp
   48650:	strb	r2, [r9]
   48654:	add	r1, sp, #72	; 0x48
   48658:	sub	ip, ip, #32
   4865c:	str	r3, [sp, #52]	; 0x34
   48660:	str	ip, [sp, #32]
   48664:	bl	3a7a8 <fputs@plt+0x35190>
   48668:	cmp	r0, #0
   4866c:	blt	486bc <fputs@plt+0x430a4>
   48670:	ldr	lr, [sp, #48]	; 0x30
   48674:	cmp	r6, #0
   48678:	ldr	r0, [sp, #52]	; 0x34
   4867c:	add	lr, lr, r0
   48680:	str	lr, [sp, #36]	; 0x24
   48684:	bne	48b7c <fputs@plt+0x43564>
   48688:	str	r6, [sp, #76]	; 0x4c
   4868c:	ldr	r3, [r7, #20]
   48690:	strb	r6, [sp, #71]	; 0x47
   48694:	ldrb	r3, [r3]
   48698:	cmp	r3, #87	; 0x57
   4869c:	beq	48aa0 <fputs@plt+0x43488>
   486a0:	ldr	r1, [pc, #1720]	; 48d60 <fputs@plt+0x43748>
   486a4:	mov	r0, fp
   486a8:	ldr	r2, [pc, #1716]	; 48d64 <fputs@plt+0x4374c>
   486ac:	ldr	r3, [r7, #8]
   486b0:	add	r1, pc, r1
   486b4:	add	r2, pc, r2
   486b8:	bl	4ab98 <fputs@plt+0x45580>
   486bc:	mov	r4, r0
   486c0:	ldr	r0, [sp, #72]	; 0x48
   486c4:	cmp	r0, #0
   486c8:	beq	486d0 <fputs@plt+0x430b8>
   486cc:	bl	3a9b0 <fputs@plt+0x35398>
   486d0:	mov	r0, r8
   486d4:	bl	30414 <fputs@plt+0x2adfc>
   486d8:	cmp	r4, #0
   486dc:	bne	48120 <fputs@plt+0x42b08>
   486e0:	b	48230 <fputs@plt+0x42c18>
   486e4:	add	r3, sp, #136	; 0x88
   486e8:	mov	ip, #0
   486ec:	add	r4, sp, #80	; 0x50
   486f0:	ldr	r1, [fp, #16]
   486f4:	str	ip, [r3, #-60]!	; 0xffffffc4
   486f8:	mov	r0, r5
   486fc:	str	r4, [sp]
   48700:	ldr	r2, [sp, #44]	; 0x2c
   48704:	str	r4, [sp, #32]
   48708:	str	ip, [sp, #80]	; 0x50
   4870c:	str	ip, [sp, #84]	; 0x54
   48710:	str	ip, [sp, #88]	; 0x58
   48714:	str	ip, [sp, #72]	; 0x48
   48718:	bl	473dc <fputs@plt+0x41dc4>
   4871c:	subs	r1, r0, #0
   48720:	blt	48a24 <fputs@plt+0x4340c>
   48724:	ldrb	r1, [r5, #25]
   48728:	ubfx	r6, r1, #2, #1
   4872c:	cmp	r6, #0
   48730:	movne	r4, #0
   48734:	beq	488a0 <fputs@plt+0x43288>
   48738:	ldr	r0, [sp, #76]	; 0x4c
   4873c:	cmp	r0, #0
   48740:	beq	48748 <fputs@plt+0x43130>
   48744:	bl	72950 <fputs@plt+0x6d338>
   48748:	ldr	r0, [sp, #72]	; 0x48
   4874c:	cmp	r0, #0
   48750:	beq	48758 <fputs@plt+0x43140>
   48754:	bl	3a9b0 <fputs@plt+0x35398>
   48758:	ldr	r0, [sp, #32]
   4875c:	bl	30414 <fputs@plt+0x2adfc>
   48760:	cmp	r4, #0
   48764:	beq	48230 <fputs@plt+0x42c18>
   48768:	b	48120 <fputs@plt+0x42b08>
   4876c:	mov	r4, r0
   48770:	mov	r0, r8
   48774:	bl	30414 <fputs@plt+0x2adfc>
   48778:	b	48120 <fputs@plt+0x42b08>
   4877c:	ldr	r1, [pc, #1508]	; 48d68 <fputs@plt+0x43750>
   48780:	mov	r0, fp
   48784:	ldr	r2, [pc, #1504]	; 48d6c <fputs@plt+0x43754>
   48788:	add	r1, pc, r1
   4878c:	add	r2, pc, r2
   48790:	bl	4ab98 <fputs@plt+0x45580>
   48794:	mov	r4, r0
   48798:	b	48120 <fputs@plt+0x42b08>
   4879c:	mov	r1, #0
   487a0:	mov	r0, fp
   487a4:	mov	r2, r8
   487a8:	bl	4da80 <fputs@plt+0x48468>
   487ac:	b	486bc <fputs@plt+0x430a4>
   487b0:	ldr	r0, [r6, #12]
   487b4:	bl	446d8 <fputs@plt+0x3f0c0>
   487b8:	cmp	r0, #0
   487bc:	beq	48ff8 <fputs@plt+0x439e0>
   487c0:	ldr	r3, [r6, #12]
   487c4:	ldrb	r4, [r3]
   487c8:	mov	r0, r4
   487cc:	bl	44874 <fputs@plt+0x3f25c>
   487d0:	cmp	r0, #0
   487d4:	beq	48fd8 <fputs@plt+0x439c0>
   487d8:	sub	r2, r4, #103	; 0x67
   487dc:	uxtb	r2, r2
   487e0:	cmp	r2, #12
   487e4:	bhi	48800 <fputs@plt+0x431e8>
   487e8:	mov	r1, #1
   487ec:	movw	r3, #4353	; 0x1101
   487f0:	lsl	r2, r1, r2
   487f4:	and	r3, r2, r3
   487f8:	cmp	r3, #0
   487fc:	bne	49038 <fputs@plt+0x43a20>
   48800:	mov	r1, r4
   48804:	ldr	r2, [sp, #36]	; 0x24
   48808:	mov	r0, fp
   4880c:	bl	3e9e8 <fputs@plt+0x393d0>
   48810:	cmp	r0, #0
   48814:	bge	48f84 <fputs@plt+0x4396c>
   48818:	mov	r1, r0
   4881c:	b	487a0 <fputs@plt+0x43188>
   48820:	cmp	sl, #0
   48824:	mov	r3, #0
   48828:	str	r3, [sp, #92]	; 0x5c
   4882c:	str	r3, [sp, #96]	; 0x60
   48830:	str	r3, [sp, #100]	; 0x64
   48834:	str	r3, [sp, #72]	; 0x48
   48838:	str	r3, [sp, #76]	; 0x4c
   4883c:	bne	48228 <fputs@plt+0x42c10>
   48840:	ldr	r2, [sp, #44]	; 0x2c
   48844:	ldr	r3, [r2, #32]
   48848:	cmp	r3, #0
   4884c:	beq	48228 <fputs@plt+0x42c10>
   48850:	ldr	r1, [fp, #16]
   48854:	add	r8, sp, #92	; 0x5c
   48858:	mov	r0, r5
   4885c:	str	r8, [sp]
   48860:	add	r3, sp, #76	; 0x4c
   48864:	bl	473dc <fputs@plt+0x41dc4>
   48868:	cmp	r0, #0
   4886c:	blt	4940c <fputs@plt+0x43df4>
   48870:	ldrb	r3, [r5, #25]
   48874:	tst	r3, #4
   48878:	beq	4912c <fputs@plt+0x43b14>
   4887c:	ldr	r0, [sp, #76]	; 0x4c
   48880:	cmp	r0, #0
   48884:	beq	4888c <fputs@plt+0x43274>
   48888:	bl	72950 <fputs@plt+0x6d338>
   4888c:	ldr	r0, [sp, #72]	; 0x48
   48890:	cmp	r0, #0
   48894:	beq	486d0 <fputs@plt+0x430b8>
   48898:	bl	3a9b0 <fputs@plt+0x35398>
   4889c:	b	486d0 <fputs@plt+0x430b8>
   488a0:	add	r8, sp, #92	; 0x5c
   488a4:	ubfx	r1, r1, #3, #1
   488a8:	mov	r0, r8
   488ac:	bl	53aec <fputs@plt+0x4e4d4>
   488b0:	cmp	r0, #0
   488b4:	blt	48a30 <fputs@plt+0x43418>
   488b8:	cmp	sl, #0
   488bc:	bne	488d0 <fputs@plt+0x432b8>
   488c0:	ldr	r4, [sp, #44]	; 0x2c
   488c4:	ldr	r6, [r4, #32]
   488c8:	adds	r6, r6, #0
   488cc:	movne	r6, #1
   488d0:	mov	r1, r6
   488d4:	mov	r0, r8
   488d8:	bl	53b7c <fputs@plt+0x4e564>
   488dc:	cmp	r0, #0
   488e0:	blt	48a30 <fputs@plt+0x43418>
   488e4:	ldr	r4, [sp, #76]	; 0x4c
   488e8:	mov	r0, r4
   488ec:	bl	72fc8 <fputs@plt+0x6d9b0>
   488f0:	ldr	r4, [sp, #44]	; 0x2c
   488f4:	ldr	r7, [r4, #24]
   488f8:	rsbs	r4, r0, #1
   488fc:	movcc	r4, #0
   48900:	cmp	r7, #0
   48904:	beq	48c8c <fputs@plt+0x43674>
   48908:	ldr	ip, [pc, #1120]	; 48d70 <fputs@plt+0x43758>
   4890c:	mov	r6, #0
   48910:	ldr	lr, [pc, #1116]	; 48d74 <fputs@plt+0x4375c>
   48914:	add	ip, pc, ip
   48918:	str	r9, [sp, #36]	; 0x24
   4891c:	add	lr, pc, lr
   48920:	str	ip, [sp, #48]	; 0x30
   48924:	str	lr, [sp, #52]	; 0x34
   48928:	b	489a4 <fputs@plt+0x4338c>
   4892c:	ldr	r9, [r7, #4]
   48930:	mov	r0, r6
   48934:	mov	r1, r9
   48938:	bl	65b84 <fputs@plt+0x6056c>
   4893c:	cmp	r0, #0
   48940:	bne	4897c <fputs@plt+0x43364>
   48944:	cmp	r6, #0
   48948:	beq	48964 <fputs@plt+0x4334c>
   4894c:	ldr	r0, [sp, #52]	; 0x34
   48950:	mov	r1, #1
   48954:	mov	r2, #14
   48958:	ldr	r3, [sp, #92]	; 0x5c
   4895c:	bl	51bc <fwrite@plt>
   48960:	ldr	r9, [r7, #4]
   48964:	mov	r3, r9
   48968:	ldr	r0, [sp, #92]	; 0x5c
   4896c:	mov	r1, #1
   48970:	ldr	r2, [sp, #48]	; 0x30
   48974:	bl	527c <__fprintf_chk@plt>
   48978:	ldr	r4, [r7, #12]
   4897c:	mov	r1, r4
   48980:	mov	r0, r8
   48984:	bl	53cd0 <fputs@plt+0x4e6b8>
   48988:	cmp	r0, #0
   4898c:	blt	48cfc <fputs@plt+0x436e4>
   48990:	ldr	r6, [r7, #4]
   48994:	mov	r4, #0
   48998:	ldr	r7, [r7, #24]
   4899c:	cmp	r7, #0
   489a0:	beq	48c68 <fputs@plt+0x43650>
   489a4:	cmp	sl, #0
   489a8:	beq	489b8 <fputs@plt+0x433a0>
   489ac:	ldrb	r3, [r7, #8]
   489b0:	cmp	r3, #0
   489b4:	beq	48998 <fputs@plt+0x43380>
   489b8:	ldr	r2, [sp, #32]
   489bc:	mov	r0, r5
   489c0:	ldr	r1, [fp, #16]
   489c4:	mov	r3, #0
   489c8:	str	r2, [sp]
   489cc:	mov	r2, r7
   489d0:	bl	46990 <fputs@plt+0x41378>
   489d4:	cmp	r0, #0
   489d8:	blt	48c30 <fputs@plt+0x43618>
   489dc:	ldrb	ip, [r5, #25]
   489e0:	ubfx	ip, ip, #2, #1
   489e4:	cmp	ip, #0
   489e8:	bne	48c1c <fputs@plt+0x43604>
   489ec:	cmp	r0, #0
   489f0:	beq	48998 <fputs@plt+0x43380>
   489f4:	ldr	r4, [r7, #12]
   489f8:	mov	r0, #2
   489fc:	ldr	r1, [r4, #4]
   48a00:	ldr	r2, [r4, #1]
   48a04:	ubfx	r3, r1, #8, #24
   48a08:	mov	r1, #0
   48a0c:	and	r2, r2, r0
   48a10:	and	r3, r3, r1
   48a14:	orrs	r1, r2, r3
   48a18:	beq	4892c <fputs@plt+0x43314>
   48a1c:	mov	r4, ip
   48a20:	b	48998 <fputs@plt+0x43380>
   48a24:	mov	r0, fp
   48a28:	ldr	r2, [sp, #32]
   48a2c:	bl	4da80 <fputs@plt+0x48468>
   48a30:	mov	r4, r0
   48a34:	b	48738 <fputs@plt+0x43120>
   48a38:	mov	r4, #1
   48a3c:	str	r4, [sp, #32]
   48a40:	b	48384 <fputs@plt+0x42d6c>
   48a44:	ldr	r4, [sp, #32]
   48a48:	cmp	r4, #0
   48a4c:	bne	49418 <fputs@plt+0x43e00>
   48a50:	ldr	r1, [pc, #800]	; 48d78 <fputs@plt+0x43760>
   48a54:	mov	r3, r7
   48a58:	ldr	r2, [pc, #796]	; 48d7c <fputs@plt+0x43764>
   48a5c:	mov	r0, fp
   48a60:	add	r1, pc, r1
   48a64:	add	r2, pc, r2
   48a68:	bl	4ab98 <fputs@plt+0x45580>
   48a6c:	cmp	r0, #0
   48a70:	movge	r4, #1
   48a74:	bge	48a7c <fputs@plt+0x43464>
   48a78:	mov	r4, r0
   48a7c:	ldr	r0, [sp, #76]	; 0x4c
   48a80:	cmp	r0, #0
   48a84:	beq	486d8 <fputs@plt+0x430c0>
   48a88:	bl	3a9b0 <fputs@plt+0x35398>
   48a8c:	b	486d8 <fputs@plt+0x430c0>
   48a90:	ldr	r4, [pc, #744]	; 48d80 <fputs@plt+0x43768>
   48a94:	add	r4, pc, r4
   48a98:	b	480c8 <fputs@plt+0x42ab0>
   48a9c:	bl	524c <__stack_chk_fail@plt>
   48aa0:	ldr	r3, [r5, #416]	; 0x1a0
   48aa4:	ldr	r2, [r7, #16]
   48aa8:	cmp	r2, r3
   48aac:	beq	48be4 <fputs@plt+0x435cc>
   48ab0:	str	r3, [r7, #16]
   48ab4:	mov	r2, r4
   48ab8:	mov	r0, fp
   48abc:	add	r1, sp, #71	; 0x47
   48ac0:	bl	3f3b8 <fputs@plt+0x39da0>
   48ac4:	cmp	r0, #0
   48ac8:	blt	486bc <fputs@plt+0x430a4>
   48acc:	ldrb	r3, [sp, #71]	; 0x47
   48ad0:	cmp	r3, #118	; 0x76
   48ad4:	beq	48e58 <fputs@plt+0x43840>
   48ad8:	ldr	r3, [r7, #20]
   48adc:	ldr	r6, [sp, #76]	; 0x4c
   48ae0:	ldr	r4, [r3, #12]
   48ae4:	cmp	r4, #0
   48ae8:	ldr	r3, [r7, #8]
   48aec:	ldreq	r4, [pc, #656]	; 48d84 <fputs@plt+0x4376c>
   48af0:	addeq	r4, pc, r4
   48af4:	cmp	r6, #0
   48af8:	ldreq	r6, [pc, #648]	; 48d88 <fputs@plt+0x43770>
   48afc:	addeq	r6, pc, r6
   48b00:	ldr	r1, [pc, #644]	; 48d8c <fputs@plt+0x43774>
   48b04:	mov	r0, fp
   48b08:	ldr	r2, [pc, #640]	; 48d90 <fputs@plt+0x43778>
   48b0c:	stm	sp, {r4, r6}
   48b10:	add	r1, pc, r1
   48b14:	add	r2, pc, r2
   48b18:	bl	4ab98 <fputs@plt+0x45580>
   48b1c:	b	486bc <fputs@plt+0x430a4>
   48b20:	mov	r0, fp
   48b24:	bl	4a6ec <fputs@plt+0x450d4>
   48b28:	cmp	r0, #0
   48b2c:	movlt	r4, r0
   48b30:	movge	r4, #1
   48b34:	b	48770 <fputs@plt+0x43158>
   48b38:	ldr	r3, [pc, #596]	; 48d94 <fputs@plt+0x4377c>
   48b3c:	add	r3, pc, r3
   48b40:	b	484a8 <fputs@plt+0x42e90>
   48b44:	ldr	r4, [sp, #76]	; 0x4c
   48b48:	mov	r5, r0
   48b4c:	cmp	r4, #0
   48b50:	beq	48b5c <fputs@plt+0x43544>
   48b54:	mov	r0, r4
   48b58:	bl	72950 <fputs@plt+0x6d338>
   48b5c:	ldr	r0, [sp, #72]	; 0x48
   48b60:	cmp	r0, #0
   48b64:	beq	48b6c <fputs@plt+0x43554>
   48b68:	bl	3a9b0 <fputs@plt+0x35398>
   48b6c:	ldr	r0, [sp, #32]
   48b70:	bl	30414 <fputs@plt+0x2adfc>
   48b74:	mov	r0, r5
   48b78:	bl	54f8 <_Unwind_Resume@plt>
   48b7c:	ldr	r3, [r7, #20]
   48b80:	mov	r1, #118	; 0x76
   48b84:	ldr	r0, [sp, #72]	; 0x48
   48b88:	ldr	r2, [r3, #12]
   48b8c:	bl	3c384 <fputs@plt+0x36d6c>
   48b90:	cmp	r0, #0
   48b94:	blt	486bc <fputs@plt+0x430a4>
   48b98:	ldr	ip, [r7, #4]
   48b9c:	mov	r0, r5
   48ba0:	ldr	r2, [r7, #20]
   48ba4:	ldr	r3, [fp, #16]
   48ba8:	ldr	r4, [sp, #36]	; 0x24
   48bac:	str	ip, [sp]
   48bb0:	ldr	ip, [sp, #72]	; 0x48
   48bb4:	ldr	lr, [r7, #8]
   48bb8:	ldr	r1, [sp, #32]
   48bbc:	str	r4, [sp, #12]
   48bc0:	str	lr, [sp, #4]
   48bc4:	str	r8, [sp, #16]
   48bc8:	str	ip, [sp, #8]
   48bcc:	bl	46d14 <fputs@plt+0x416fc>
   48bd0:	subs	r1, r0, #0
   48bd4:	blt	487a0 <fputs@plt+0x43188>
   48bd8:	ldrb	r3, [r5, #25]
   48bdc:	tst	r3, #4
   48be0:	beq	48bec <fputs@plt+0x435d4>
   48be4:	mov	r4, #0
   48be8:	b	486c0 <fputs@plt+0x430a8>
   48bec:	ldr	r0, [sp, #72]	; 0x48
   48bf0:	bl	3cca0 <fputs@plt+0x37688>
   48bf4:	cmp	r0, #0
   48bf8:	blt	486bc <fputs@plt+0x430a4>
   48bfc:	mov	r0, r5
   48c00:	ldr	r1, [sp, #72]	; 0x48
   48c04:	mov	r2, #0
   48c08:	bl	2c39c <fputs@plt+0x26d84>
   48c0c:	cmp	r0, #0
   48c10:	movlt	r4, r0
   48c14:	movge	r4, #1
   48c18:	b	486c0 <fputs@plt+0x430a8>
   48c1c:	ldr	r9, [sp, #36]	; 0x24
   48c20:	mov	r4, #0
   48c24:	mov	r0, r8
   48c28:	bl	54184 <fputs@plt+0x4eb6c>
   48c2c:	b	48738 <fputs@plt+0x43120>
   48c30:	mov	r1, r0
   48c34:	ldr	r2, [sp, #32]
   48c38:	mov	r0, fp
   48c3c:	ldr	r9, [sp, #36]	; 0x24
   48c40:	bl	4da80 <fputs@plt+0x48468>
   48c44:	mov	r4, r0
   48c48:	b	48c24 <fputs@plt+0x4360c>
   48c4c:	b	48b44 <fputs@plt+0x4352c>
   48c50:	b	48b44 <fputs@plt+0x4352c>
   48c54:	b	48b44 <fputs@plt+0x4352c>
   48c58:	b	48b44 <fputs@plt+0x4352c>
   48c5c:	b	48b44 <fputs@plt+0x4352c>
   48c60:	b	48b44 <fputs@plt+0x4352c>
   48c64:	b	48b44 <fputs@plt+0x4352c>
   48c68:	cmp	r6, #0
   48c6c:	ldr	r9, [sp, #36]	; 0x24
   48c70:	beq	48c8c <fputs@plt+0x43674>
   48c74:	ldr	r0, [pc, #284]	; 48d98 <fputs@plt+0x43780>
   48c78:	mov	r1, #1
   48c7c:	mov	r2, #14
   48c80:	ldr	r3, [sp, #92]	; 0x5c
   48c84:	add	r0, pc, r0
   48c88:	bl	51bc <fwrite@plt>
   48c8c:	cmp	r4, #0
   48c90:	bne	49498 <fputs@plt+0x43e80>
   48c94:	mov	r3, #1
   48c98:	strb	r3, [r9]
   48c9c:	mov	r0, r8
   48ca0:	ldr	r1, [sp, #76]	; 0x4c
   48ca4:	ldr	r2, [fp, #16]
   48ca8:	bl	53c00 <fputs@plt+0x4e5e8>
   48cac:	subs	r4, r0, #0
   48cb0:	blt	48c24 <fputs@plt+0x4360c>
   48cb4:	mov	r0, r8
   48cb8:	mov	r1, r5
   48cbc:	mov	r2, fp
   48cc0:	add	r3, sp, #72	; 0x48
   48cc4:	bl	5400c <fputs@plt+0x4e9f4>
   48cc8:	subs	r4, r0, #0
   48ccc:	blt	48c24 <fputs@plt+0x4360c>
   48cd0:	mov	r0, r5
   48cd4:	ldr	r1, [sp, #72]	; 0x48
   48cd8:	mov	r2, #0
   48cdc:	bl	2c39c <fputs@plt+0x26d84>
   48ce0:	cmp	r0, #0
   48ce4:	movlt	r4, r0
   48ce8:	movge	r4, #1
   48cec:	b	48c24 <fputs@plt+0x4360c>
   48cf0:	b	48b44 <fputs@plt+0x4352c>
   48cf4:	mov	r5, r0
   48cf8:	b	48b4c <fputs@plt+0x43534>
   48cfc:	mov	r4, r0
   48d00:	ldr	r9, [sp, #36]	; 0x24
   48d04:	b	48c24 <fputs@plt+0x4360c>
   48d08:	b	48b44 <fputs@plt+0x4352c>
   48d0c:	andeq	r8, r6, r8, ror #26
   48d10:	andeq	r0, r0, r0, asr #8
   48d14:	strdeq	r2, [r4], -r0
   48d18:	andeq	r1, r4, r4, asr #9
   48d1c:	andeq	r4, r4, r4, ror sl
   48d20:	andeq	sl, r3, ip, asr #8
   48d24:	andeq	r1, r4, ip, asr fp
   48d28:	andeq	sl, r3, r4, lsr r3
   48d2c:	andeq	pc, r3, r0, asr #10
   48d30:	ldrdeq	sl, [r3], -ip
   48d34:	andeq	sl, r3, r0, ror r2
   48d38:	andeq	r0, r4, ip, ror #2
   48d3c:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   48d40:	andeq	r4, r4, ip, lsl #14
   48d44:	andeq	r4, r4, r4, asr #14
   48d48:	andeq	r1, r4, r8, lsr #32
   48d4c:	andeq	r4, r4, r0, lsl #15
   48d50:	andeq	r4, r4, r8, lsl #14
   48d54:	andeq	r4, r4, r8, lsr #14
   48d58:	andeq	r0, r4, r4, asr #31
   48d5c:	andeq	r4, r4, ip, lsl r7
   48d60:	andeq	r1, r4, ip, lsl #1
   48d64:	andeq	r4, r4, ip, lsl #10
   48d68:	andeq	r0, r4, r8, lsl lr
   48d6c:	andeq	r4, r4, r8, lsl #8
   48d70:	andeq	r4, r4, r8, ror r3
   48d74:	andeq	r7, r4, ip, ror #8
   48d78:	andeq	r0, r4, r4, lsl #25
   48d7c:	andeq	r4, r4, r4, lsl #4
   48d80:	andeq	r1, r4, ip, ror #19
   48d84:	muleq	r4, r0, r9
   48d88:	andeq	r1, r4, r4, lsl #19
   48d8c:	muleq	r4, r0, sl
   48d90:	andeq	r4, r4, ip, asr #1
   48d94:	andeq	r1, r4, r4, asr #18
   48d98:	andeq	r7, r4, r4, lsl #2
   48d9c:	andeq	r1, r4, r4, lsl r6
   48da0:	andeq	r1, r4, r4, lsl #12
   48da4:			; <UNDEFINED> instruction: 0x000439b4
   48da8:	andeq	r3, r4, r4, asr r9
   48dac:	ldrdeq	r3, [r4], -r8
   48db0:	andeq	r3, r4, r4, ror #18
   48db4:	andeq	r3, r4, r4, lsr r9
   48db8:			; <UNDEFINED> instruction: 0x000437b8
   48dbc:	andeq	ip, r3, r8, asr #31
   48dc0:	andeq	r3, r4, r4, lsl r9
   48dc4:	muleq	r4, r8, r7
   48dc8:	andeq	pc, r3, r4, lsl #31
   48dcc:	andeq	r3, r4, ip, lsr #17
   48dd0:	andeq	r3, r4, r0, lsr r7
   48dd4:	andeq	sl, r4, r8, lsr #7
   48dd8:	andeq	r3, r4, r4, ror r8
   48ddc:	andeq	r3, r4, r8, lsr r8
   48de0:	andeq	r8, r3, r8, lsr #26
   48de4:	andeq	r3, r4, r4, asr r8
   48de8:	andeq	r3, r4, r8, lsl r8
   48dec:	andeq	r3, r4, r0, lsr sl
   48df0:	andeq	r3, r4, r0, lsr #16
   48df4:	andeq	r3, r4, r4, ror #15
   48df8:	muleq	r4, r0, fp
   48dfc:	strdeq	r3, [r4], -r8
   48e00:	andeq	r3, r4, r8, asr #12
   48e04:	andeq	r3, r4, r0, lsl #10
   48e08:	andeq	lr, r3, ip, lsl ip
   48e0c:	ldrdeq	r3, [r4], -ip
   48e10:	muleq	r4, r4, r4
   48e14:			; <UNDEFINED> instruction: 0x000401b8
   48e18:	andeq	r3, r4, r8, lsr r8
   48e1c:	andeq	sp, r3, r4, lsr ip
   48e20:	andeq	r3, r4, r0, asr #9
   48e24:	andeq	r3, r4, r8, lsl r4
   48e28:	andeq	r9, r3, ip, lsr #2
   48e2c:	andeq	r3, r4, r4, ror #8
   48e30:	andeq	r3, r4, r8, ror #5
   48e34:	andeq	r3, r4, ip, ror #8
   48e38:	andeq	r3, r4, r4, asr #8
   48e3c:	andeq	r3, r4, r8, asr #5
   48e40:	muleq	r3, r8, fp
   48e44:	andeq	r3, r4, r4, lsr #8
   48e48:	andeq	r3, r4, r8, lsr #5
   48e4c:	andeq	r1, r4, r8, asr #15
   48e50:	strdeq	r3, [r4], -ip
   48e54:	andeq	r3, r4, r0, asr #7
   48e58:	ldr	r3, [r7, #20]
   48e5c:	ldr	r6, [sp, #76]	; 0x4c
   48e60:	ldr	r0, [pc, #-204]	; 48d9c <fputs@plt+0x43784>
   48e64:	ldr	r4, [r3, #12]
   48e68:	cmp	r6, #0
   48e6c:	add	r0, pc, r0
   48e70:	ldr	r1, [pc, #-216]	; 48da0 <fputs@plt+0x43788>
   48e74:	movne	r0, r6
   48e78:	cmp	r4, #0
   48e7c:	add	r1, pc, r1
   48e80:	movne	r1, r4
   48e84:	bl	557c <strcmp@plt>
   48e88:	cmp	r0, #0
   48e8c:	bne	48ae4 <fputs@plt+0x434cc>
   48e90:	mov	r2, r4
   48e94:	mov	r0, fp
   48e98:	mov	r1, #118	; 0x76
   48e9c:	bl	3f800 <fputs@plt+0x3a1e8>
   48ea0:	cmp	r0, #0
   48ea4:	blt	486bc <fputs@plt+0x430a4>
   48ea8:	mov	r0, r5
   48eac:	mov	r1, fp
   48eb0:	mov	r2, r7
   48eb4:	mov	r3, r8
   48eb8:	bl	47c8c <fputs@plt+0x42674>
   48ebc:	subs	r1, r0, #0
   48ec0:	blt	487a0 <fputs@plt+0x43188>
   48ec4:	ldr	r4, [sp, #32]
   48ec8:	ldr	r6, [r7, #20]
   48ecc:	cmp	r4, #0
   48ed0:	ldr	r4, [fp, #16]
   48ed4:	str	r4, [sp, #56]	; 0x38
   48ed8:	ldr	r4, [r7, #4]
   48edc:	str	r4, [sp, #60]	; 0x3c
   48ee0:	ldr	r4, [r7, #8]
   48ee4:	beq	494e8 <fputs@plt+0x43ed0>
   48ee8:	cmp	r6, #0
   48eec:	beq	494c8 <fputs@plt+0x43eb0>
   48ef0:	ldr	ip, [sp, #56]	; 0x38
   48ef4:	cmp	ip, #0
   48ef8:	beq	49508 <fputs@plt+0x43ef0>
   48efc:	ldr	lr, [sp, #60]	; 0x3c
   48f00:	cmp	lr, #0
   48f04:	beq	49080 <fputs@plt+0x43a68>
   48f08:	cmp	r4, #0
   48f0c:	beq	49018 <fputs@plt+0x43a00>
   48f10:	ldr	r1, [r6, #20]
   48f14:	cmp	r1, #0
   48f18:	beq	487b0 <fputs@plt+0x43198>
   48f1c:	ldr	r0, [sp, #32]
   48f20:	bl	4fe50 <fputs@plt+0x4a838>
   48f24:	str	r0, [r5, #1020]	; 0x3fc
   48f28:	mov	r3, r4
   48f2c:	ldr	r0, [sp, #36]	; 0x24
   48f30:	ldr	r1, [sp, #56]	; 0x38
   48f34:	ldr	r2, [sp, #60]	; 0x3c
   48f38:	str	r0, [r5, #1028]	; 0x404
   48f3c:	str	r0, [sp, #4]
   48f40:	mov	r0, r5
   48f44:	str	fp, [sp]
   48f48:	str	r8, [sp, #8]
   48f4c:	ldr	ip, [r6, #20]
   48f50:	blx	ip
   48f54:	mov	r4, r0
   48f58:	mov	r3, #0
   48f5c:	ldr	r0, [sp, #32]
   48f60:	str	r3, [r5, #1028]	; 0x404
   48f64:	bl	50464 <fputs@plt+0x4ae4c>
   48f68:	cmp	r4, #0
   48f6c:	str	r0, [r5, #1020]	; 0x3fc
   48f70:	blt	48fd0 <fputs@plt+0x439b8>
   48f74:	mov	r0, r8
   48f78:	bl	3067c <fputs@plt+0x2b064>
   48f7c:	cmp	r0, #0
   48f80:	bne	48fb8 <fputs@plt+0x439a0>
   48f84:	ldrb	r3, [r5, #25]
   48f88:	tst	r3, #4
   48f8c:	bne	48be4 <fputs@plt+0x435cc>
   48f90:	mov	r0, fp
   48f94:	bl	3f228 <fputs@plt+0x39c10>
   48f98:	b	48bf4 <fputs@plt+0x435dc>
   48f9c:	mov	r4, r0
   48fa0:	mov	r0, r8
   48fa4:	bl	30414 <fputs@plt+0x2adfc>
   48fa8:	mov	r0, r4
   48fac:	bl	54f8 <_Unwind_Resume@plt>
   48fb0:	mov	r5, r0
   48fb4:	b	48b5c <fputs@plt+0x43544>
   48fb8:	mov	r0, r8
   48fbc:	bl	307b0 <fputs@plt+0x2b198>
   48fc0:	rsb	r1, r0, #0
   48fc4:	cmp	r1, #0
   48fc8:	bge	48f84 <fputs@plt+0x4396c>
   48fcc:	b	487a0 <fputs@plt+0x43188>
   48fd0:	mov	r1, r4
   48fd4:	b	487a0 <fputs@plt+0x43188>
   48fd8:	ldr	r0, [pc, #-572]	; 48da4 <fputs@plt+0x4378c>
   48fdc:	movw	r2, #518	; 0x206
   48fe0:	ldr	r1, [pc, #-576]	; 48da8 <fputs@plt+0x43790>
   48fe4:	ldr	r3, [pc, #-576]	; 48dac <fputs@plt+0x43794>
   48fe8:	add	r0, pc, r0
   48fec:	add	r1, pc, r1
   48ff0:	add	r3, pc, r3
   48ff4:	bl	76bb0 <fputs@plt+0x71598>
   48ff8:	ldr	r0, [pc, #-592]	; 48db0 <fputs@plt+0x43798>
   48ffc:	movw	r2, #517	; 0x205
   49000:	ldr	r1, [pc, #-596]	; 48db4 <fputs@plt+0x4379c>
   49004:	ldr	r3, [pc, #-596]	; 48db8 <fputs@plt+0x437a0>
   49008:	add	r0, pc, r0
   4900c:	add	r1, pc, r1
   49010:	add	r3, pc, r3
   49014:	bl	76bb0 <fputs@plt+0x71598>
   49018:	ldr	r0, [pc, #-612]	; 48dbc <fputs@plt+0x437a4>
   4901c:	movw	r2, #497	; 0x1f1
   49020:	ldr	r1, [pc, #-616]	; 48dc0 <fputs@plt+0x437a8>
   49024:	ldr	r3, [pc, #-616]	; 48dc4 <fputs@plt+0x437ac>
   49028:	add	r0, pc, r0
   4902c:	add	r1, pc, r1
   49030:	add	r3, pc, r3
   49034:	bl	76bb0 <fputs@plt+0x71598>
   49038:	mov	r1, r4
   4903c:	mov	r0, fp
   49040:	add	r2, sp, #80	; 0x50
   49044:	bl	3e9e8 <fputs@plt+0x393d0>
   49048:	cmp	r0, #0
   4904c:	blt	48818 <fputs@plt+0x43200>
   49050:	ldr	r0, [sp, #80]	; 0x50
   49054:	bl	54ec <__strdup@plt>
   49058:	subs	r4, r0, #0
   4905c:	beq	49528 <fputs@plt+0x43f10>
   49060:	ldr	r2, [sp, #48]	; 0x30
   49064:	ldr	r1, [sp, #52]	; 0x34
   49068:	ldr	r0, [r2, r1]
   4906c:	bl	4e5c <free@plt>
   49070:	ldr	ip, [sp, #48]	; 0x30
   49074:	ldr	r3, [sp, #52]	; 0x34
   49078:	str	r4, [ip, r3]
   4907c:	b	48f84 <fputs@plt+0x4396c>
   49080:	ldr	r0, [pc, #-704]	; 48dc8 <fputs@plt+0x437b0>
   49084:	mov	r2, #496	; 0x1f0
   49088:	ldr	r1, [pc, #-708]	; 48dcc <fputs@plt+0x437b4>
   4908c:	ldr	r3, [pc, #-708]	; 48dd0 <fputs@plt+0x437b8>
   49090:	add	r0, pc, r0
   49094:	add	r1, pc, r1
   49098:	add	r3, pc, r3
   4909c:	bl	76bb0 <fputs@plt+0x71598>
   490a0:	b	48b44 <fputs@plt+0x4352c>
   490a4:	mvn	r4, #21
   490a8:	b	48770 <fputs@plt+0x43158>
   490ac:	mov	r5, r0
   490b0:	b	48b6c <fputs@plt+0x43554>
   490b4:	b	48f9c <fputs@plt+0x43984>
   490b8:	ldr	r0, [pc, #-748]	; 48dd4 <fputs@plt+0x437bc>
   490bc:	movw	r2, #1214	; 0x4be
   490c0:	ldr	r1, [pc, #-752]	; 48dd8 <fputs@plt+0x437c0>
   490c4:	ldr	r3, [pc, #-752]	; 48ddc <fputs@plt+0x437c4>
   490c8:	add	r0, pc, r0
   490cc:	add	r1, pc, r1
   490d0:	add	r3, pc, r3
   490d4:	bl	76bb0 <fputs@plt+0x71598>
   490d8:	ldr	r0, [pc, #-768]	; 48de0 <fputs@plt+0x437c8>
   490dc:	movw	r2, #1213	; 0x4bd
   490e0:	ldr	r1, [pc, #-772]	; 48de4 <fputs@plt+0x437cc>
   490e4:	ldr	r3, [pc, #-772]	; 48de8 <fputs@plt+0x437d0>
   490e8:	add	r0, pc, r0
   490ec:	add	r1, pc, r1
   490f0:	add	r3, pc, r3
   490f4:	bl	76bb0 <fputs@plt+0x71598>
   490f8:	mov	r4, r0
   490fc:	mov	r0, r7
   49100:	bl	30414 <fputs@plt+0x2adfc>
   49104:	mov	r0, r4
   49108:	bl	54f8 <_Unwind_Resume@plt>
   4910c:	ldr	r0, [pc, #-808]	; 48dec <fputs@plt+0x437d4>
   49110:	movw	r2, #1215	; 0x4bf
   49114:	ldr	r1, [pc, #-812]	; 48df0 <fputs@plt+0x437d8>
   49118:	ldr	r3, [pc, #-812]	; 48df4 <fputs@plt+0x437dc>
   4911c:	add	r0, pc, r0
   49120:	add	r1, pc, r1
   49124:	add	r3, pc, r3
   49128:	bl	76bb0 <fputs@plt+0x71598>
   4912c:	mov	r0, fp
   49130:	add	r1, sp, #72	; 0x48
   49134:	bl	3a7a8 <fputs@plt+0x35190>
   49138:	cmp	r0, #0
   4913c:	blt	4940c <fputs@plt+0x43df4>
   49140:	ldr	r2, [pc, #-848]	; 48df8 <fputs@plt+0x437e0>
   49144:	mov	r1, #97	; 0x61
   49148:	ldr	r0, [sp, #72]	; 0x48
   4914c:	add	r2, pc, r2
   49150:	bl	3c384 <fputs@plt+0x36d6c>
   49154:	cmp	r0, #0
   49158:	blt	4940c <fputs@plt+0x43df4>
   4915c:	add	r3, sp, #80	; 0x50
   49160:	str	r3, [sp, #32]
   49164:	ldr	r0, [sp, #76]	; 0x4c
   49168:	mvn	r2, #1
   4916c:	ldr	r1, [sp, #32]
   49170:	mov	r3, #0
   49174:	str	r2, [sp, #80]	; 0x50
   49178:	str	r3, [sp, #84]	; 0x54
   4917c:	bl	72808 <fputs@plt+0x6d1f0>
   49180:	subs	r7, r0, #0
   49184:	beq	49370 <fputs@plt+0x43d58>
   49188:	ldr	ip, [sp, #72]	; 0x48
   4918c:	cmp	ip, #0
   49190:	str	ip, [sp, #36]	; 0x24
   49194:	bne	49230 <fputs@plt+0x43c18>
   49198:	b	49350 <fputs@plt+0x43d38>
   4919c:	ldrb	r6, [r5, #25]
   491a0:	ubfx	r6, r6, #2, #1
   491a4:	cmp	r6, #0
   491a8:	bne	4933c <fputs@plt+0x43d24>
   491ac:	mov	r0, r7
   491b0:	bl	4fc4 <strlen@plt>
   491b4:	cmp	r0, #65536	; 0x10000
   491b8:	bhi	492e4 <fputs@plt+0x43ccc>
   491bc:	add	r2, r0, #1
   491c0:	str	r2, [sp, #28]
   491c4:	mov	r0, r2
   491c8:	bl	5210 <malloc@plt>
   491cc:	ldr	r2, [sp, #28]
   491d0:	subs	r6, r0, #0
   491d4:	beq	492d4 <fputs@plt+0x43cbc>
   491d8:	mov	r1, r7
   491dc:	bl	5018 <memcpy@plt>
   491e0:	ldrb	r3, [r6]
   491e4:	cmp	r3, #47	; 0x2f
   491e8:	bne	4927c <fputs@plt+0x43c64>
   491ec:	ldrb	r3, [r6, #1]
   491f0:	cmp	r3, #0
   491f4:	bne	4927c <fputs@plt+0x43c64>
   491f8:	mov	r0, r6
   491fc:	bl	4e5c <free@plt>
   49200:	ldrb	r3, [r5, #25]
   49204:	tst	r3, #4
   49208:	bne	4887c <fputs@plt+0x43264>
   4920c:	ldr	r0, [sp, #76]	; 0x4c
   49210:	ldr	r1, [sp, #32]
   49214:	bl	72808 <fputs@plt+0x6d1f0>
   49218:	subs	r7, r0, #0
   4921c:	beq	49370 <fputs@plt+0x43d58>
   49220:	ldr	lr, [sp, #72]	; 0x48
   49224:	cmp	lr, #0
   49228:	str	lr, [sp, #36]	; 0x24
   4922c:	beq	49350 <fputs@plt+0x43d38>
   49230:	mov	r0, #0
   49234:	str	r8, [sp, #4]
   49238:	str	r0, [sp]
   4923c:	mov	r2, r7
   49240:	mov	r0, r5
   49244:	ldr	r1, [sp, #36]	; 0x24
   49248:	mov	r3, r7
   4924c:	bl	478d4 <fputs@plt+0x422bc>
   49250:	cmp	r0, #0
   49254:	bge	4919c <fputs@plt+0x43b84>
   49258:	mov	r4, r0
   4925c:	mov	r6, #0
   49260:	b	492d8 <fputs@plt+0x43cc0>
   49264:	ldrb	r3, [r5, #25]
   49268:	tst	r3, #4
   4926c:	bne	491f8 <fputs@plt+0x43be0>
   49270:	ldrb	r3, [r6]
   49274:	cmp	r3, #47	; 0x2f
   49278:	beq	491ec <fputs@plt+0x43bd4>
   4927c:	mov	r0, r6
   49280:	mov	r1, #47	; 0x2f
   49284:	bl	4d84 <strrchr@plt>
   49288:	subs	r3, r0, #0
   4928c:	beq	491f8 <fputs@plt+0x43be0>
   49290:	subs	r2, r3, r6
   49294:	mov	lr, #0
   49298:	rsbs	ip, r2, #0
   4929c:	mov	r0, r5
   492a0:	adcs	ip, ip, r2
   492a4:	ldr	r1, [sp, #36]	; 0x24
   492a8:	mov	r2, r6
   492ac:	strb	lr, [r3, ip]
   492b0:	mov	ip, #1
   492b4:	mov	r3, r7
   492b8:	str	ip, [sp]
   492bc:	str	r8, [sp, #4]
   492c0:	bl	478d4 <fputs@plt+0x422bc>
   492c4:	cmp	r0, #0
   492c8:	bge	49264 <fputs@plt+0x43c4c>
   492cc:	mov	r4, r0
   492d0:	b	492d8 <fputs@plt+0x43cc0>
   492d4:	mvn	r4, #11
   492d8:	mov	r0, r6
   492dc:	bl	4e5c <free@plt>
   492e0:	b	4887c <fputs@plt+0x43264>
   492e4:	ldr	r0, [pc, #-1264]	; 48dfc <fputs@plt+0x437e4>
   492e8:	movw	r2, #1125	; 0x465
   492ec:	ldr	r1, [pc, #-1268]	; 48e00 <fputs@plt+0x437e8>
   492f0:	ldr	r3, [pc, #-1268]	; 48e04 <fputs@plt+0x437ec>
   492f4:	add	r0, pc, r0
   492f8:	add	r1, pc, r1
   492fc:	add	r3, pc, r3
   49300:	bl	76bb0 <fputs@plt+0x71598>
   49304:	mov	r3, r0
   49308:	mov	r0, r6
   4930c:	mov	r4, r3
   49310:	bl	4e5c <free@plt>
   49314:	ldr	r0, [sp, #76]	; 0x4c
   49318:	cmp	r0, #0
   4931c:	beq	49324 <fputs@plt+0x43d0c>
   49320:	bl	72950 <fputs@plt+0x6d338>
   49324:	ldr	r0, [sp, #72]	; 0x48
   49328:	cmp	r0, #0
   4932c:	beq	48fa0 <fputs@plt+0x43988>
   49330:	bl	3a9b0 <fputs@plt+0x35398>
   49334:	b	48fa0 <fputs@plt+0x43988>
   49338:	b	49304 <fputs@plt+0x43cec>
   4933c:	mov	r6, #0
   49340:	b	491f8 <fputs@plt+0x43be0>
   49344:	mov	r3, r0
   49348:	mov	r6, #0
   4934c:	b	49308 <fputs@plt+0x43cf0>
   49350:	ldr	r0, [pc, #-1360]	; 48e08 <fputs@plt+0x437f0>
   49354:	movw	r2, #1112	; 0x458
   49358:	ldr	r1, [pc, #-1364]	; 48e0c <fputs@plt+0x437f4>
   4935c:	ldr	r3, [pc, #-1364]	; 48e10 <fputs@plt+0x437f8>
   49360:	add	r0, pc, r0
   49364:	add	r1, pc, r1
   49368:	add	r3, pc, r3
   4936c:	bl	76bb0 <fputs@plt+0x71598>
   49370:	ldr	r0, [sp, #72]	; 0x48
   49374:	bl	3cca0 <fputs@plt+0x37688>
   49378:	cmp	r0, #0
   4937c:	blt	4940c <fputs@plt+0x43df4>
   49380:	mov	r0, r5
   49384:	ldr	r1, [sp, #72]	; 0x48
   49388:	mov	r2, #0
   4938c:	bl	2c39c <fputs@plt+0x26d84>
   49390:	cmp	r0, #0
   49394:	movlt	r4, r0
   49398:	movge	r4, #1
   4939c:	b	4887c <fputs@plt+0x43264>
   493a0:	mov	r4, #0
   493a4:	mov	r0, r8
   493a8:	bl	30414 <fputs@plt+0x2adfc>
   493ac:	b	48a7c <fputs@plt+0x43464>
   493b0:	mov	r0, fp
   493b4:	mov	r2, r8
   493b8:	bl	4da80 <fputs@plt+0x48468>
   493bc:	mov	r4, r0
   493c0:	b	493a4 <fputs@plt+0x43d8c>
   493c4:	mov	r4, r0
   493c8:	ldr	r0, [sp, #76]	; 0x4c
   493cc:	cmp	r0, #0
   493d0:	beq	48fa8 <fputs@plt+0x43990>
   493d4:	bl	3a9b0 <fputs@plt+0x35398>
   493d8:	b	48fa8 <fputs@plt+0x43990>
   493dc:	ldr	r1, [pc, #-1488]	; 48e14 <fputs@plt+0x437fc>
   493e0:	mov	r0, fp
   493e4:	ldr	r2, [pc, #-1492]	; 48e18 <fputs@plt+0x43800>
   493e8:	add	r1, pc, r1
   493ec:	add	r2, pc, r2
   493f0:	bl	4ab98 <fputs@plt+0x45580>
   493f4:	mov	r4, r0
   493f8:	b	48120 <fputs@plt+0x42b08>
   493fc:	mov	r4, r0
   49400:	mov	r0, r8
   49404:	bl	30414 <fputs@plt+0x2adfc>
   49408:	b	493c8 <fputs@plt+0x43db0>
   4940c:	mov	r4, r0
   49410:	b	4887c <fputs@plt+0x43264>
   49414:	b	49344 <fputs@plt+0x43d2c>
   49418:	ldr	r0, [sp, #76]	; 0x4c
   4941c:	bl	3cca0 <fputs@plt+0x37688>
   49420:	cmp	r0, #0
   49424:	blt	48a78 <fputs@plt+0x43460>
   49428:	mov	r0, r5
   4942c:	ldr	r1, [sp, #76]	; 0x4c
   49430:	mov	r2, #0
   49434:	bl	2c39c <fputs@plt+0x26d84>
   49438:	b	48a6c <fputs@plt+0x43454>
   4943c:	mov	r4, r0
   49440:	b	49314 <fputs@plt+0x43cfc>
   49444:	mov	r4, r0
   49448:	b	49324 <fputs@plt+0x43d0c>
   4944c:	ldr	r3, [sp, #72]	; 0x48
   49450:	mov	r4, r0
   49454:	cmp	r3, #0
   49458:	beq	48fa0 <fputs@plt+0x43988>
   4945c:	mov	r0, r3
   49460:	bl	3a9b0 <fputs@plt+0x35398>
   49464:	b	48fa0 <fputs@plt+0x43988>
   49468:	ldr	r0, [pc, #-1620]	; 48e1c <fputs@plt+0x43804>
   4946c:	mov	r2, #88	; 0x58
   49470:	ldr	r1, [pc, #-1624]	; 48e20 <fputs@plt+0x43808>
   49474:	add	r8, sp, #92	; 0x5c
   49478:	ldr	r3, [pc, #-1628]	; 48e24 <fputs@plt+0x4380c>
   4947c:	add	r0, pc, r0
   49480:	add	r1, pc, r1
   49484:	add	r3, pc, r3
   49488:	bl	76bb0 <fputs@plt+0x71598>
   4948c:	b	48b44 <fputs@plt+0x4352c>
   49490:	b	48b44 <fputs@plt+0x4352c>
   49494:	b	48b44 <fputs@plt+0x4352c>
   49498:	mov	r0, r5
   4949c:	ldr	r1, [sp, #44]	; 0x2c
   494a0:	ldr	r2, [fp, #16]
   494a4:	mov	r3, sl
   494a8:	bl	46b30 <fputs@plt+0x41518>
   494ac:	subs	r4, r0, #0
   494b0:	ble	48c24 <fputs@plt+0x4360c>
   494b4:	ldrb	r3, [r5, #25]
   494b8:	tst	r3, #4
   494bc:	bne	48c20 <fputs@plt+0x43608>
   494c0:	b	48c94 <fputs@plt+0x4367c>
   494c4:	bl	5688 <fputs@plt+0x70>
   494c8:	ldr	r0, [pc, #-1704]	; 48e28 <fputs@plt+0x43810>
   494cc:	movw	r2, #494	; 0x1ee
   494d0:	ldr	r1, [pc, #-1708]	; 48e2c <fputs@plt+0x43814>
   494d4:	ldr	r3, [pc, #-1708]	; 48e30 <fputs@plt+0x43818>
   494d8:	add	r0, pc, r0
   494dc:	add	r1, pc, r1
   494e0:	add	r3, pc, r3
   494e4:	bl	76bb0 <fputs@plt+0x71598>
   494e8:	ldr	r0, [pc, #-1724]	; 48e34 <fputs@plt+0x4381c>
   494ec:	movw	r2, #493	; 0x1ed
   494f0:	ldr	r1, [pc, #-1728]	; 48e38 <fputs@plt+0x43820>
   494f4:	ldr	r3, [pc, #-1728]	; 48e3c <fputs@plt+0x43824>
   494f8:	add	r0, pc, r0
   494fc:	add	r1, pc, r1
   49500:	add	r3, pc, r3
   49504:	bl	76bb0 <fputs@plt+0x71598>
   49508:	ldr	r0, [pc, #-1744]	; 48e40 <fputs@plt+0x43828>
   4950c:	movw	r2, #495	; 0x1ef
   49510:	ldr	r1, [pc, #-1748]	; 48e44 <fputs@plt+0x4382c>
   49514:	ldr	r3, [pc, #-1748]	; 48e48 <fputs@plt+0x43830>
   49518:	add	r0, pc, r0
   4951c:	add	r1, pc, r1
   49520:	add	r3, pc, r3
   49524:	bl	76bb0 <fputs@plt+0x71598>
   49528:	mvn	r1, #11
   4952c:	b	487a0 <fputs@plt+0x43188>
   49530:	ldr	r0, [pc, #-1772]	; 48e4c <fputs@plt+0x43834>
   49534:	movw	r2, #1212	; 0x4bc
   49538:	ldr	r1, [pc, #-1776]	; 48e50 <fputs@plt+0x43838>
   4953c:	ldr	r3, [pc, #-1776]	; 48e54 <fputs@plt+0x4383c>
   49540:	add	r0, pc, r0
   49544:	add	r1, pc, r1
   49548:	add	r3, pc, r3
   4954c:	bl	76bb0 <fputs@plt+0x71598>
   49550:	ldr	r4, [sp, #76]	; 0x4c
   49554:	b	48cf4 <fputs@plt+0x436dc>
   49558:	b	48f9c <fputs@plt+0x43984>
   4955c:	b	48b44 <fputs@plt+0x4352c>
   49560:	ldr	r3, [pc, #848]	; 498b8 <fputs@plt+0x442a0>
   49564:	mov	r2, #0
   49568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4956c:	subs	r6, r0, #0
   49570:	ldr	r0, [pc, #836]	; 498bc <fputs@plt+0x442a4>
   49574:	add	r3, pc, r3
   49578:	sub	sp, sp, #20
   4957c:	mov	r7, r1
   49580:	ldr	r8, [r3, r0]
   49584:	strb	r2, [sp, #11]
   49588:	ldr	r3, [r8]
   4958c:	str	r3, [sp, #12]
   49590:	beq	49818 <fputs@plt+0x44200>
   49594:	cmp	r1, #0
   49598:	beq	497e0 <fputs@plt+0x441c8>
   4959c:	mov	r3, #968	; 0x3c8
   495a0:	mov	r4, #8
   495a4:	ldrd	sl, [r6, r3]
   495a8:	mov	r5, #0
   495ac:	and	r4, r4, sl
   495b0:	and	r5, r5, fp
   495b4:	orrs	r3, r4, r5
   495b8:	bne	495cc <fputs@plt+0x43fb4>
   495bc:	ldr	r3, [r1, #244]	; 0xf4
   495c0:	ldrb	r3, [r3, #1]
   495c4:	cmp	r3, #1
   495c8:	beq	495f8 <fputs@plt+0x43fe0>
   495cc:	mov	r4, r2
   495d0:	mov	r5, r2
   495d4:	mov	r0, r4
   495d8:	bl	4e5c <free@plt>
   495dc:	ldr	r2, [sp, #12]
   495e0:	ldr	r3, [r8]
   495e4:	mov	r0, r5
   495e8:	cmp	r2, r3
   495ec:	bne	4983c <fputs@plt+0x44224>
   495f0:	add	sp, sp, #20
   495f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   495f8:	ldr	r0, [r6, #136]	; 0x88
   495fc:	bl	72fc8 <fputs@plt+0x6d9b0>
   49600:	cmp	r0, #0
   49604:	beq	49728 <fputs@plt+0x44110>
   49608:	ldrb	r3, [r6, #24]
   4960c:	tst	r3, #4
   49610:	beq	49620 <fputs@plt+0x44008>
   49614:	ldr	r4, [r7, #28]
   49618:	cmp	r4, #0
   4961c:	beq	49734 <fputs@plt+0x4411c>
   49620:	ldr	r4, [r7, #16]
   49624:	cmp	r4, #0
   49628:	beq	49890 <fputs@plt+0x44278>
   4962c:	ldr	r5, [r7, #24]
   49630:	cmp	r5, #0
   49634:	beq	49870 <fputs@plt+0x44258>
   49638:	mov	r0, r4
   4963c:	bl	4fc4 <strlen@plt>
   49640:	cmp	r0, #65536	; 0x10000
   49644:	bhi	49844 <fputs@plt+0x4422c>
   49648:	add	r0, r0, #1
   4964c:	bl	5210 <malloc@plt>
   49650:	subs	r4, r0, #0
   49654:	beq	497b0 <fputs@plt+0x44198>
   49658:	add	r5, sp, #11
   4965c:	mov	r9, #0
   49660:	b	4967c <fputs@plt+0x44064>
   49664:	ldrb	r3, [r4, #1]
   49668:	cmp	r3, #0
   4966c:	bne	496d0 <fputs@plt+0x440b8>
   49670:	ldrb	r3, [r6, #25]
   49674:	tst	r3, #4
   49678:	beq	4973c <fputs@plt+0x44124>
   4967c:	ldrb	r2, [r6, #25]
   49680:	mov	r0, r6
   49684:	mov	r1, r7
   49688:	mov	r3, #0
   4968c:	bfc	r2, #2, #1
   49690:	strb	r2, [r6, #25]
   49694:	ldr	r2, [r7, #16]
   49698:	str	r5, [sp]
   4969c:	bl	47dfc <fputs@plt+0x427e4>
   496a0:	cmp	r0, #0
   496a4:	bne	49720 <fputs@plt+0x44108>
   496a8:	mov	r0, r4
   496ac:	ldr	r1, [r7, #16]
   496b0:	bl	50a8 <strcpy@plt>
   496b4:	ldrb	r3, [r4]
   496b8:	cmp	r3, #47	; 0x2f
   496bc:	bne	496d0 <fputs@plt+0x440b8>
   496c0:	b	49664 <fputs@plt+0x4404c>
   496c4:	ldrb	r3, [r4]
   496c8:	cmp	r3, #47	; 0x2f
   496cc:	beq	49664 <fputs@plt+0x4404c>
   496d0:	mov	r0, r4
   496d4:	mov	r1, #47	; 0x2f
   496d8:	bl	4d84 <strrchr@plt>
   496dc:	cmp	r0, #0
   496e0:	beq	49670 <fputs@plt+0x44058>
   496e4:	subs	r2, r0, r4
   496e8:	rsbs	r3, r2, #0
   496ec:	adcs	r3, r3, r2
   496f0:	strb	r9, [r0, r3]
   496f4:	ldrb	r3, [r6, #25]
   496f8:	tst	r3, #4
   496fc:	bne	4967c <fputs@plt+0x44064>
   49700:	str	r5, [sp]
   49704:	mov	r0, r6
   49708:	mov	r1, r7
   4970c:	mov	r2, r4
   49710:	mov	r3, #1
   49714:	bl	47dfc <fputs@plt+0x427e4>
   49718:	cmp	r0, #0
   4971c:	beq	496c4 <fputs@plt+0x440ac>
   49720:	mov	r5, r0
   49724:	b	495d4 <fputs@plt+0x43fbc>
   49728:	mov	r4, r0
   4972c:	mov	r5, r0
   49730:	b	495d4 <fputs@plt+0x43fbc>
   49734:	mov	r5, r4
   49738:	b	495d4 <fputs@plt+0x43fbc>
   4973c:	ldrb	r5, [sp, #11]
   49740:	cmp	r5, #0
   49744:	beq	495d4 <fputs@plt+0x43fbc>
   49748:	ldr	r1, [pc, #368]	; 498c0 <fputs@plt+0x442a8>
   4974c:	mov	r0, r7
   49750:	ldr	r2, [pc, #364]	; 498c4 <fputs@plt+0x442ac>
   49754:	add	r1, pc, r1
   49758:	add	r2, pc, r2
   4975c:	bl	3ae34 <fputs@plt+0x3581c>
   49760:	cmp	r0, #0
   49764:	bne	49788 <fputs@plt+0x44170>
   49768:	ldr	r1, [pc, #344]	; 498c8 <fputs@plt+0x442b0>
   4976c:	mov	r0, r7
   49770:	ldr	r2, [pc, #340]	; 498cc <fputs@plt+0x442b4>
   49774:	add	r1, pc, r1
   49778:	add	r2, pc, r2
   4977c:	bl	3ae34 <fputs@plt+0x3581c>
   49780:	cmp	r0, #0
   49784:	beq	497b8 <fputs@plt+0x441a0>
   49788:	ldr	r1, [pc, #320]	; 498d0 <fputs@plt+0x442b8>
   4978c:	mov	r0, r7
   49790:	ldr	r2, [pc, #316]	; 498d4 <fputs@plt+0x442bc>
   49794:	add	r1, pc, r1
   49798:	add	r2, pc, r2
   4979c:	bl	4ab98 <fputs@plt+0x45580>
   497a0:	cmp	r0, #0
   497a4:	movlt	r5, r0
   497a8:	movge	r5, #1
   497ac:	b	495d4 <fputs@plt+0x43fbc>
   497b0:	mvn	r5, #11
   497b4:	b	495d4 <fputs@plt+0x43fbc>
   497b8:	ldr	ip, [r7, #20]
   497bc:	mov	r0, r7
   497c0:	ldr	r1, [pc, #272]	; 498d8 <fputs@plt+0x442c0>
   497c4:	ldr	r2, [pc, #272]	; 498dc <fputs@plt+0x442c4>
   497c8:	ldr	r3, [r7, #24]
   497cc:	add	r1, pc, r1
   497d0:	add	r2, pc, r2
   497d4:	str	ip, [sp]
   497d8:	bl	4ab98 <fputs@plt+0x45580>
   497dc:	b	497a0 <fputs@plt+0x44188>
   497e0:	ldr	r0, [pc, #248]	; 498e0 <fputs@plt+0x442c8>
   497e4:	movw	r2, #1331	; 0x533
   497e8:	ldr	r1, [pc, #244]	; 498e4 <fputs@plt+0x442cc>
   497ec:	ldr	r3, [pc, #244]	; 498e8 <fputs@plt+0x442d0>
   497f0:	add	r0, pc, r0
   497f4:	add	r1, pc, r1
   497f8:	add	r3, pc, r3
   497fc:	bl	76bb0 <fputs@plt+0x71598>
   49800:	mov	r8, r0
   49804:	mov	r4, #0
   49808:	mov	r0, r4
   4980c:	bl	4e5c <free@plt>
   49810:	mov	r0, r8
   49814:	bl	54f8 <_Unwind_Resume@plt>
   49818:	ldr	r0, [pc, #204]	; 498ec <fputs@plt+0x442d4>
   4981c:	movw	r2, #1330	; 0x532
   49820:	ldr	r1, [pc, #200]	; 498f0 <fputs@plt+0x442d8>
   49824:	ldr	r3, [pc, #200]	; 498f4 <fputs@plt+0x442dc>
   49828:	add	r0, pc, r0
   4982c:	add	r1, pc, r1
   49830:	add	r3, pc, r3
   49834:	bl	76bb0 <fputs@plt+0x71598>
   49838:	b	49800 <fputs@plt+0x441e8>
   4983c:	bl	524c <__stack_chk_fail@plt>
   49840:	b	49800 <fputs@plt+0x441e8>
   49844:	ldr	r0, [pc, #172]	; 498f8 <fputs@plt+0x442e0>
   49848:	movw	r2, #1350	; 0x546
   4984c:	ldr	r1, [pc, #168]	; 498fc <fputs@plt+0x442e4>
   49850:	ldr	r3, [pc, #168]	; 49900 <fputs@plt+0x442e8>
   49854:	add	r0, pc, r0
   49858:	add	r1, pc, r1
   4985c:	add	r3, pc, r3
   49860:	bl	76bb0 <fputs@plt+0x71598>
   49864:	mov	r8, r0
   49868:	b	49808 <fputs@plt+0x441f0>
   4986c:	b	49800 <fputs@plt+0x441e8>
   49870:	ldr	r0, [pc, #140]	; 49904 <fputs@plt+0x442ec>
   49874:	movw	r2, #1347	; 0x543
   49878:	ldr	r1, [pc, #136]	; 49908 <fputs@plt+0x442f0>
   4987c:	ldr	r3, [pc, #136]	; 4990c <fputs@plt+0x442f4>
   49880:	add	r0, pc, r0
   49884:	add	r1, pc, r1
   49888:	add	r3, pc, r3
   4988c:	bl	76bb0 <fputs@plt+0x71598>
   49890:	ldr	r0, [pc, #120]	; 49910 <fputs@plt+0x442f8>
   49894:	movw	r2, #1346	; 0x542
   49898:	ldr	r1, [pc, #116]	; 49914 <fputs@plt+0x442fc>
   4989c:	ldr	r3, [pc, #116]	; 49918 <fputs@plt+0x44300>
   498a0:	add	r0, pc, r0
   498a4:	add	r1, pc, r1
   498a8:	add	r3, pc, r3
   498ac:	bl	76bb0 <fputs@plt+0x71598>
   498b0:	b	49800 <fputs@plt+0x441e8>
   498b4:	b	49864 <fputs@plt+0x4424c>
   498b8:	andeq	r7, r6, r4, lsl #12
   498bc:	andeq	r0, r0, r0, asr #8
   498c0:	andeq	r8, r3, ip, asr lr
   498c4:	ldrdeq	r3, [r4], -r0
   498c8:	andeq	r8, r3, ip, lsr lr
   498cc:	ldrdeq	r3, [r4], -r4
   498d0:	andeq	pc, r3, ip, ror pc	; <UNPREDICTABLE>
   498d4:	muleq	r4, r4, r5
   498d8:	andeq	lr, r3, ip, lsr #26
   498dc:	andeq	r3, r4, r0, lsl #11
   498e0:	andeq	r8, r3, r0, lsr #12
   498e4:	andeq	r3, r4, ip, asr #2
   498e8:	andeq	r3, r4, r0, lsr r0
   498ec:	andeq	r1, r4, r0, ror #9
   498f0:	andeq	r3, r4, r4, lsl r1
   498f4:	strdeq	r2, [r4], -r8
   498f8:	muleq	r4, r8, r4
   498fc:	andeq	r3, r4, r8, ror #1
   49900:	andeq	r2, r4, ip, asr #31
   49904:	muleq	r4, ip, r4
   49908:	strheq	r3, [r4], -ip
   4990c:	andeq	r2, r4, r0, lsr #31
   49910:	andeq	r3, r4, r4, ror r4
   49914:	muleq	r4, ip, r0
   49918:	andeq	r2, r4, r0, lsl #31
   4991c:	push	{r3, r4, r5, lr}
   49920:	subs	r5, r0, #0
   49924:	mov	r4, r1
   49928:	beq	499e0 <fputs@plt+0x443c8>
   4992c:	cmp	r1, #0
   49930:	popeq	{r3, r4, r5, pc}
   49934:	ldr	r3, [r1, #8]
   49938:	cmp	r3, #0
   4993c:	popne	{r3, r4, r5, pc}
   49940:	ldr	r3, [r1, #20]
   49944:	cmp	r3, #0
   49948:	popne	{r3, r4, r5, pc}
   4994c:	ldr	r3, [r1, #24]
   49950:	cmp	r3, #0
   49954:	popne	{r3, r4, r5, pc}
   49958:	ldr	r3, [r1, #28]
   4995c:	cmp	r3, #0
   49960:	popne	{r3, r4, r5, pc}
   49964:	ldr	r3, [r1, #32]
   49968:	cmp	r3, #0
   4996c:	popne	{r3, r4, r5, pc}
   49970:	ldr	r0, [r5, #136]	; 0x88
   49974:	ldr	r1, [r1]
   49978:	bl	72cf8 <fputs@plt+0x6d6e0>
   4997c:	cmp	r4, r0
   49980:	bne	49a00 <fputs@plt+0x443e8>
   49984:	ldr	r3, [r4, #4]
   49988:	cmp	r3, #0
   4998c:	beq	499c0 <fputs@plt+0x443a8>
   49990:	ldr	r2, [r4, #12]
   49994:	cmp	r2, #0
   49998:	ldrne	r1, [r4, #16]
   4999c:	strne	r1, [r2, #16]
   499a0:	ldr	r2, [r4, #16]
   499a4:	cmp	r2, #0
   499a8:	beq	49a20 <fputs@plt+0x44408>
   499ac:	ldr	r3, [r4, #12]
   499b0:	str	r3, [r2, #12]
   499b4:	mov	r3, #0
   499b8:	str	r3, [r4, #16]
   499bc:	str	r3, [r4, #12]
   499c0:	ldr	r0, [r4]
   499c4:	bl	4e5c <free@plt>
   499c8:	mov	r0, r5
   499cc:	ldr	r1, [r4, #4]
   499d0:	bl	4991c <fputs@plt+0x44304>
   499d4:	mov	r0, r4
   499d8:	pop	{r3, r4, r5, lr}
   499dc:	b	4e5c <free@plt>
   499e0:	ldr	r0, [pc, #108]	; 49a54 <fputs@plt+0x4443c>
   499e4:	movw	r2, #1454	; 0x5ae
   499e8:	ldr	r1, [pc, #104]	; 49a58 <fputs@plt+0x44440>
   499ec:	ldr	r3, [pc, #104]	; 49a5c <fputs@plt+0x44444>
   499f0:	add	r0, pc, r0
   499f4:	add	r1, pc, r1
   499f8:	add	r3, pc, r3
   499fc:	bl	76bb0 <fputs@plt+0x71598>
   49a00:	ldr	r0, [pc, #88]	; 49a60 <fputs@plt+0x44448>
   49a04:	movw	r2, #1466	; 0x5ba
   49a08:	ldr	r1, [pc, #84]	; 49a64 <fputs@plt+0x4444c>
   49a0c:	ldr	r3, [pc, #84]	; 49a68 <fputs@plt+0x44450>
   49a10:	add	r0, pc, r0
   49a14:	add	r1, pc, r1
   49a18:	add	r3, pc, r3
   49a1c:	bl	76bb0 <fputs@plt+0x71598>
   49a20:	ldr	r2, [r3, #8]
   49a24:	cmp	r4, r2
   49a28:	ldreq	r2, [r4, #12]
   49a2c:	streq	r2, [r3, #8]
   49a30:	beq	499b4 <fputs@plt+0x4439c>
   49a34:	ldr	r0, [pc, #48]	; 49a6c <fputs@plt+0x44454>
   49a38:	movw	r2, #1469	; 0x5bd
   49a3c:	ldr	r1, [pc, #44]	; 49a70 <fputs@plt+0x44458>
   49a40:	ldr	r3, [pc, #44]	; 49a74 <fputs@plt+0x4445c>
   49a44:	add	r0, pc, r0
   49a48:	add	r1, pc, r1
   49a4c:	add	r3, pc, r3
   49a50:	bl	76bb0 <fputs@plt+0x71598>
   49a54:	strdeq	r7, [r3], -r4
   49a58:	andeq	r2, r4, ip, asr #30
   49a5c:	muleq	r4, r8, lr
   49a60:	andeq	r3, r4, r8, ror #6
   49a64:	andeq	r2, r4, ip, lsr #30
   49a68:	andeq	r2, r4, r8, ror lr
   49a6c:	muleq	r3, ip, sl
   49a70:	strdeq	r2, [r4], -r8
   49a74:	andeq	r2, r4, r4, asr #28
   49a78:	ldr	r3, [pc, #696]	; 49d38 <fputs@plt+0x44720>
   49a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49a80:	add	fp, sp, #32
   49a84:	ldr	r1, [pc, #688]	; 49d3c <fputs@plt+0x44724>
   49a88:	sub	sp, sp, #12
   49a8c:	add	r3, pc, r3
   49a90:	mov	r4, r0
   49a94:	ldr	r7, [r3, r1]
   49a98:	ldrb	r2, [r0]
   49a9c:	ldr	r3, [r7]
   49aa0:	cmp	r2, #0
   49aa4:	str	r3, [fp, #-40]	; 0xffffffd8
   49aa8:	beq	49d2c <fputs@plt+0x44714>
   49aac:	sub	r6, fp, #44	; 0x2c
   49ab0:	mov	r5, #1
   49ab4:	mov	r8, #0
   49ab8:	mov	r0, r4
   49abc:	mov	r1, r6
   49ac0:	bl	446b4 <fputs@plt+0x3f09c>
   49ac4:	cmp	r0, #0
   49ac8:	blt	49c58 <fputs@plt+0x44640>
   49acc:	ldrb	r3, [r4]
   49ad0:	sub	r3, r3, #40	; 0x28
   49ad4:	cmp	r3, #83	; 0x53
   49ad8:	addls	pc, pc, r3, lsl #2
   49adc:	b	49d0c <fputs@plt+0x446f4>
   49ae0:	b	49cf4 <fputs@plt+0x446dc>
   49ae4:	b	49d0c <fputs@plt+0x446f4>
   49ae8:	b	49d0c <fputs@plt+0x446f4>
   49aec:	b	49d0c <fputs@plt+0x446f4>
   49af0:	b	49d0c <fputs@plt+0x446f4>
   49af4:	b	49d0c <fputs@plt+0x446f4>
   49af8:	b	49d0c <fputs@plt+0x446f4>
   49afc:	b	49d0c <fputs@plt+0x446f4>
   49b00:	b	49d0c <fputs@plt+0x446f4>
   49b04:	b	49d0c <fputs@plt+0x446f4>
   49b08:	b	49d0c <fputs@plt+0x446f4>
   49b0c:	b	49d0c <fputs@plt+0x446f4>
   49b10:	b	49d0c <fputs@plt+0x446f4>
   49b14:	b	49d0c <fputs@plt+0x446f4>
   49b18:	b	49d0c <fputs@plt+0x446f4>
   49b1c:	b	49d0c <fputs@plt+0x446f4>
   49b20:	b	49d0c <fputs@plt+0x446f4>
   49b24:	b	49d0c <fputs@plt+0x446f4>
   49b28:	b	49d0c <fputs@plt+0x446f4>
   49b2c:	b	49d0c <fputs@plt+0x446f4>
   49b30:	b	49d0c <fputs@plt+0x446f4>
   49b34:	b	49d0c <fputs@plt+0x446f4>
   49b38:	b	49d0c <fputs@plt+0x446f4>
   49b3c:	b	49d0c <fputs@plt+0x446f4>
   49b40:	b	49d0c <fputs@plt+0x446f4>
   49b44:	b	49d0c <fputs@plt+0x446f4>
   49b48:	b	49d0c <fputs@plt+0x446f4>
   49b4c:	b	49d0c <fputs@plt+0x446f4>
   49b50:	b	49d0c <fputs@plt+0x446f4>
   49b54:	b	49d0c <fputs@plt+0x446f4>
   49b58:	b	49d0c <fputs@plt+0x446f4>
   49b5c:	b	49d0c <fputs@plt+0x446f4>
   49b60:	b	49d0c <fputs@plt+0x446f4>
   49b64:	b	49d0c <fputs@plt+0x446f4>
   49b68:	b	49d0c <fputs@plt+0x446f4>
   49b6c:	b	49d0c <fputs@plt+0x446f4>
   49b70:	b	49d0c <fputs@plt+0x446f4>
   49b74:	b	49d0c <fputs@plt+0x446f4>
   49b78:	b	49d0c <fputs@plt+0x446f4>
   49b7c:	b	49d0c <fputs@plt+0x446f4>
   49b80:	b	49d0c <fputs@plt+0x446f4>
   49b84:	b	49d0c <fputs@plt+0x446f4>
   49b88:	b	49d0c <fputs@plt+0x446f4>
   49b8c:	b	49d0c <fputs@plt+0x446f4>
   49b90:	b	49d0c <fputs@plt+0x446f4>
   49b94:	b	49d0c <fputs@plt+0x446f4>
   49b98:	b	49d0c <fputs@plt+0x446f4>
   49b9c:	b	49d0c <fputs@plt+0x446f4>
   49ba0:	b	49d0c <fputs@plt+0x446f4>
   49ba4:	b	49d0c <fputs@plt+0x446f4>
   49ba8:	b	49d0c <fputs@plt+0x446f4>
   49bac:	b	49d0c <fputs@plt+0x446f4>
   49bb0:	b	49d0c <fputs@plt+0x446f4>
   49bb4:	b	49d0c <fputs@plt+0x446f4>
   49bb8:	b	49d0c <fputs@plt+0x446f4>
   49bbc:	b	49d0c <fputs@plt+0x446f4>
   49bc0:	b	49d0c <fputs@plt+0x446f4>
   49bc4:	b	49c88 <fputs@plt+0x44670>
   49bc8:	b	49c80 <fputs@plt+0x44668>
   49bcc:	b	49d0c <fputs@plt+0x446f4>
   49bd0:	b	49c78 <fputs@plt+0x44660>
   49bd4:	b	49d0c <fputs@plt+0x446f4>
   49bd8:	b	49d0c <fputs@plt+0x446f4>
   49bdc:	b	49c80 <fputs@plt+0x44668>
   49be0:	b	49c70 <fputs@plt+0x44658>
   49be4:	b	49c70 <fputs@plt+0x44658>
   49be8:	b	49d0c <fputs@plt+0x446f4>
   49bec:	b	49d0c <fputs@plt+0x446f4>
   49bf0:	b	49d0c <fputs@plt+0x446f4>
   49bf4:	b	49d0c <fputs@plt+0x446f4>
   49bf8:	b	49c30 <fputs@plt+0x44618>
   49bfc:	b	49c80 <fputs@plt+0x44668>
   49c00:	b	49d0c <fputs@plt+0x446f4>
   49c04:	b	49c30 <fputs@plt+0x44618>
   49c08:	b	49d0c <fputs@plt+0x446f4>
   49c0c:	b	49c80 <fputs@plt+0x44668>
   49c10:	b	49c78 <fputs@plt+0x44660>
   49c14:	b	49c70 <fputs@plt+0x44658>
   49c18:	b	49c78 <fputs@plt+0x44660>
   49c1c:	b	49d0c <fputs@plt+0x446f4>
   49c20:	b	49c78 <fputs@plt+0x44660>
   49c24:	b	49c80 <fputs@plt+0x44668>
   49c28:	b	49d0c <fputs@plt+0x446f4>
   49c2c:	b	49cf4 <fputs@plt+0x446dc>
   49c30:	mov	r0, #2
   49c34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   49c38:	cmp	r5, r0
   49c3c:	movcc	r5, r0
   49c40:	ldrb	r3, [r4, r3]!
   49c44:	cmp	r3, #0
   49c48:	beq	49c54 <fputs@plt+0x4463c>
   49c4c:	cmp	r5, #8
   49c50:	bne	49ab8 <fputs@plt+0x444a0>
   49c54:	mov	r0, r5
   49c58:	ldr	r2, [fp, #-40]	; 0xffffffd8
   49c5c:	ldr	r3, [r7]
   49c60:	cmp	r2, r3
   49c64:	bne	49d34 <fputs@plt+0x4471c>
   49c68:	sub	sp, fp, #32
   49c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49c70:	mov	r0, #4
   49c74:	b	49c34 <fputs@plt+0x4461c>
   49c78:	mov	r0, #8
   49c7c:	b	49c34 <fputs@plt+0x4461c>
   49c80:	mov	r0, #1
   49c84:	b	49c34 <fputs@plt+0x4461c>
   49c88:	ldr	r9, [fp, #-44]	; 0xffffffd4
   49c8c:	add	r1, r4, #1
   49c90:	mov	sl, sp
   49c94:	add	r3, r9, #7
   49c98:	sub	r9, r9, #1
   49c9c:	bic	r3, r3, #7
   49ca0:	mov	r2, r9
   49ca4:	sub	sp, sp, r3
   49ca8:	mov	r0, sp
   49cac:	bl	5018 <memcpy@plt>
   49cb0:	strb	r8, [sp, r9]
   49cb4:	mov	r0, sp
   49cb8:	bl	49a78 <fputs@plt+0x44460>
   49cbc:	mov	sp, sl
   49cc0:	cmp	r0, #0
   49cc4:	blt	49c58 <fputs@plt+0x44640>
   49cc8:	sub	r3, r0, #1
   49ccc:	cmp	r3, #7
   49cd0:	bls	49c34 <fputs@plt+0x4461c>
   49cd4:	ldr	r0, [pc, #100]	; 49d40 <fputs@plt+0x44728>
   49cd8:	mov	r2, #183	; 0xb7
   49cdc:	ldr	r1, [pc, #96]	; 49d44 <fputs@plt+0x4472c>
   49ce0:	ldr	r3, [pc, #96]	; 49d48 <fputs@plt+0x44730>
   49ce4:	add	r0, pc, r0
   49ce8:	add	r1, pc, r1
   49cec:	add	r3, pc, r3
   49cf0:	bl	76bb0 <fputs@plt+0x71598>
   49cf4:	ldr	r9, [fp, #-44]	; 0xffffffd4
   49cf8:	mov	sl, sp
   49cfc:	add	r1, r4, #1
   49d00:	add	r3, r9, #6
   49d04:	sub	r9, r9, #2
   49d08:	b	49c9c <fputs@plt+0x44684>
   49d0c:	ldr	r0, [pc, #56]	; 49d4c <fputs@plt+0x44734>
   49d10:	mov	r2, #177	; 0xb1
   49d14:	ldr	r1, [pc, #52]	; 49d50 <fputs@plt+0x44738>
   49d18:	ldr	r3, [pc, #52]	; 49d54 <fputs@plt+0x4473c>
   49d1c:	add	r0, pc, r0
   49d20:	add	r1, pc, r1
   49d24:	add	r3, pc, r3
   49d28:	bl	76e48 <fputs@plt+0x71830>
   49d2c:	mov	r0, #1
   49d30:	b	49c58 <fputs@plt+0x44640>
   49d34:	bl	524c <__stack_chk_fail@plt>
   49d38:	andeq	r7, r6, ip, ror #1
   49d3c:	andeq	r0, r0, r0, asr #8
   49d40:	strdeq	r3, [r4], -ip
   49d44:	ldrdeq	r3, [r4], -r0
   49d48:	andeq	r3, r4, r4, asr #4
   49d4c:	andeq	r3, r4, r4, lsl #5
   49d50:	muleq	r4, r8, r2
   49d54:	andeq	r3, r4, ip, lsl #4
   49d58:	ldr	r3, [pc, #748]	; 4a04c <fputs@plt+0x44a34>
   49d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49d60:	add	fp, sp, #32
   49d64:	ldr	r2, [pc, #740]	; 4a050 <fputs@plt+0x44a38>
   49d68:	sub	sp, sp, #20
   49d6c:	add	r3, pc, r3
   49d70:	mov	r9, r0
   49d74:	ldr	r2, [r3, r2]
   49d78:	ldrb	r6, [r0]
   49d7c:	ldr	r3, [r2]
   49d80:	cmp	r6, #0
   49d84:	str	r2, [fp, #-48]	; 0xffffffd0
   49d88:	str	r3, [fp, #-40]	; 0xffffffd8
   49d8c:	beq	49fb8 <fputs@plt+0x449a0>
   49d90:	mov	r6, #0
   49d94:	sub	r8, fp, #44	; 0x2c
   49d98:	mov	r7, r6
   49d9c:	mov	r4, r0
   49da0:	mov	r0, r4
   49da4:	mov	r1, r8
   49da8:	bl	446b4 <fputs@plt+0x3f09c>
   49dac:	cmp	r0, #0
   49db0:	blt	49fd4 <fputs@plt+0x449bc>
   49db4:	ldr	r5, [fp, #-44]	; 0xffffffd4
   49db8:	mov	sl, sp
   49dbc:	mov	r1, r4
   49dc0:	add	r0, r5, #8
   49dc4:	bic	r0, r0, #7
   49dc8:	mov	r2, r5
   49dcc:	sub	sp, sp, r0
   49dd0:	mov	r0, sp
   49dd4:	bl	5018 <memcpy@plt>
   49dd8:	strb	r7, [sp, r5]
   49ddc:	mov	r0, sp
   49de0:	bl	49a78 <fputs@plt+0x44460>
   49de4:	cmp	r0, #0
   49de8:	blt	4a038 <fputs@plt+0x44a20>
   49dec:	ldrb	r2, [r4]
   49df0:	sub	r6, r6, #1
   49df4:	add	r6, r6, r0
   49df8:	rsb	r0, r0, #0
   49dfc:	sub	r2, r2, #40	; 0x28
   49e00:	and	r6, r0, r6
   49e04:	mov	sp, sl
   49e08:	cmp	r2, #83	; 0x53
   49e0c:	addls	pc, pc, r2, lsl #2
   49e10:	b	4a018 <fputs@plt+0x44a00>
   49e14:	b	49f64 <fputs@plt+0x4494c>
   49e18:	b	4a018 <fputs@plt+0x44a00>
   49e1c:	b	4a018 <fputs@plt+0x44a00>
   49e20:	b	4a018 <fputs@plt+0x44a00>
   49e24:	b	4a018 <fputs@plt+0x44a00>
   49e28:	b	4a018 <fputs@plt+0x44a00>
   49e2c:	b	4a018 <fputs@plt+0x44a00>
   49e30:	b	4a018 <fputs@plt+0x44a00>
   49e34:	b	4a018 <fputs@plt+0x44a00>
   49e38:	b	4a018 <fputs@plt+0x44a00>
   49e3c:	b	4a018 <fputs@plt+0x44a00>
   49e40:	b	4a018 <fputs@plt+0x44a00>
   49e44:	b	4a018 <fputs@plt+0x44a00>
   49e48:	b	4a018 <fputs@plt+0x44a00>
   49e4c:	b	4a018 <fputs@plt+0x44a00>
   49e50:	b	4a018 <fputs@plt+0x44a00>
   49e54:	b	4a018 <fputs@plt+0x44a00>
   49e58:	b	4a018 <fputs@plt+0x44a00>
   49e5c:	b	4a018 <fputs@plt+0x44a00>
   49e60:	b	4a018 <fputs@plt+0x44a00>
   49e64:	b	4a018 <fputs@plt+0x44a00>
   49e68:	b	4a018 <fputs@plt+0x44a00>
   49e6c:	b	4a018 <fputs@plt+0x44a00>
   49e70:	b	4a018 <fputs@plt+0x44a00>
   49e74:	b	4a018 <fputs@plt+0x44a00>
   49e78:	b	4a018 <fputs@plt+0x44a00>
   49e7c:	b	4a018 <fputs@plt+0x44a00>
   49e80:	b	4a018 <fputs@plt+0x44a00>
   49e84:	b	4a018 <fputs@plt+0x44a00>
   49e88:	b	4a018 <fputs@plt+0x44a00>
   49e8c:	b	4a018 <fputs@plt+0x44a00>
   49e90:	b	4a018 <fputs@plt+0x44a00>
   49e94:	b	4a018 <fputs@plt+0x44a00>
   49e98:	b	4a018 <fputs@plt+0x44a00>
   49e9c:	b	4a018 <fputs@plt+0x44a00>
   49ea0:	b	4a018 <fputs@plt+0x44a00>
   49ea4:	b	4a018 <fputs@plt+0x44a00>
   49ea8:	b	4a018 <fputs@plt+0x44a00>
   49eac:	b	4a018 <fputs@plt+0x44a00>
   49eb0:	b	4a018 <fputs@plt+0x44a00>
   49eb4:	b	4a018 <fputs@plt+0x44a00>
   49eb8:	b	4a018 <fputs@plt+0x44a00>
   49ebc:	b	4a018 <fputs@plt+0x44a00>
   49ec0:	b	4a018 <fputs@plt+0x44a00>
   49ec4:	b	4a018 <fputs@plt+0x44a00>
   49ec8:	b	4a018 <fputs@plt+0x44a00>
   49ecc:	b	4a018 <fputs@plt+0x44a00>
   49ed0:	b	4a018 <fputs@plt+0x44a00>
   49ed4:	b	4a018 <fputs@plt+0x44a00>
   49ed8:	b	4a018 <fputs@plt+0x44a00>
   49edc:	b	4a018 <fputs@plt+0x44a00>
   49ee0:	b	4a018 <fputs@plt+0x44a00>
   49ee4:	b	4a018 <fputs@plt+0x44a00>
   49ee8:	b	4a018 <fputs@plt+0x44a00>
   49eec:	b	4a018 <fputs@plt+0x44a00>
   49ef0:	b	4a018 <fputs@plt+0x44a00>
   49ef4:	b	4a018 <fputs@plt+0x44a00>
   49ef8:	b	49ff0 <fputs@plt+0x449d8>
   49efc:	b	4a010 <fputs@plt+0x449f8>
   49f00:	b	4a018 <fputs@plt+0x44a00>
   49f04:	b	4a008 <fputs@plt+0x449f0>
   49f08:	b	4a018 <fputs@plt+0x44a00>
   49f0c:	b	4a018 <fputs@plt+0x44a00>
   49f10:	b	49ff0 <fputs@plt+0x449d8>
   49f14:	b	4a000 <fputs@plt+0x449e8>
   49f18:	b	4a000 <fputs@plt+0x449e8>
   49f1c:	b	4a018 <fputs@plt+0x44a00>
   49f20:	b	4a018 <fputs@plt+0x44a00>
   49f24:	b	4a018 <fputs@plt+0x44a00>
   49f28:	b	4a018 <fputs@plt+0x44a00>
   49f2c:	b	49ff8 <fputs@plt+0x449e0>
   49f30:	b	49ff0 <fputs@plt+0x449d8>
   49f34:	b	4a018 <fputs@plt+0x44a00>
   49f38:	b	49ff8 <fputs@plt+0x449e0>
   49f3c:	b	4a018 <fputs@plt+0x44a00>
   49f40:	b	49ff0 <fputs@plt+0x449d8>
   49f44:	b	4a008 <fputs@plt+0x449f0>
   49f48:	b	4a000 <fputs@plt+0x449e8>
   49f4c:	b	49ff0 <fputs@plt+0x449d8>
   49f50:	b	4a018 <fputs@plt+0x44a00>
   49f54:	b	4a008 <fputs@plt+0x449f0>
   49f58:	b	4a010 <fputs@plt+0x449f8>
   49f5c:	b	4a018 <fputs@plt+0x44a00>
   49f60:	b	49f64 <fputs@plt+0x4494c>
   49f64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   49f68:	mov	r5, sp
   49f6c:	add	r1, r4, #1
   49f70:	add	r2, r3, #6
   49f74:	sub	sl, r3, #2
   49f78:	bic	r2, r2, #7
   49f7c:	sub	sp, sp, r2
   49f80:	mov	r2, sl
   49f84:	mov	r0, sp
   49f88:	bl	5018 <memcpy@plt>
   49f8c:	strb	r7, [sp, sl]
   49f90:	mov	r0, sp
   49f94:	bl	49d58 <fputs@plt+0x44740>
   49f98:	cmp	r0, #0
   49f9c:	blt	4a040 <fputs@plt+0x44a28>
   49fa0:	add	r6, r6, r0
   49fa4:	mov	sp, r5
   49fa8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   49fac:	ldrb	r3, [r4, r3]!
   49fb0:	cmp	r3, #0
   49fb4:	bne	49da0 <fputs@plt+0x44788>
   49fb8:	mov	r0, r9
   49fbc:	bl	49a78 <fputs@plt+0x44460>
   49fc0:	cmp	r0, #0
   49fc4:	addge	r6, r6, r0
   49fc8:	rsbge	r0, r0, #0
   49fcc:	subge	r6, r6, #1
   49fd0:	andge	r0, r6, r0
   49fd4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   49fd8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   49fdc:	ldr	r3, [r1]
   49fe0:	cmp	r2, r3
   49fe4:	bne	4a048 <fputs@plt+0x44a30>
   49fe8:	sub	sp, fp, #32
   49fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49ff0:	mvn	r0, #21
   49ff4:	b	49fd4 <fputs@plt+0x449bc>
   49ff8:	add	r6, r6, #2
   49ffc:	b	49fa8 <fputs@plt+0x44990>
   4a000:	add	r6, r6, #4
   4a004:	b	49fa8 <fputs@plt+0x44990>
   4a008:	add	r6, r6, #8
   4a00c:	b	49fa8 <fputs@plt+0x44990>
   4a010:	add	r6, r6, #1
   4a014:	b	49fa8 <fputs@plt+0x44990>
   4a018:	ldr	r0, [pc, #52]	; 4a054 <fputs@plt+0x44a3c>
   4a01c:	mov	r2, #100	; 0x64
   4a020:	ldr	r1, [pc, #48]	; 4a058 <fputs@plt+0x44a40>
   4a024:	ldr	r3, [pc, #48]	; 4a05c <fputs@plt+0x44a44>
   4a028:	add	r0, pc, r0
   4a02c:	add	r1, pc, r1
   4a030:	add	r3, pc, r3
   4a034:	bl	76e48 <fputs@plt+0x71830>
   4a038:	mov	sp, sl
   4a03c:	b	49fd4 <fputs@plt+0x449bc>
   4a040:	mov	sp, r5
   4a044:	b	49fd4 <fputs@plt+0x449bc>
   4a048:	bl	524c <__stack_chk_fail@plt>
   4a04c:	andeq	r6, r6, ip, lsl #28
   4a050:	andeq	r0, r0, r0, asr #8
   4a054:	andeq	r2, r4, r8, ror pc
   4a058:	andeq	r2, r4, ip, lsl #31
   4a05c:	strdeq	r2, [r4], -ip
   4a060:	ldr	r3, [pc, #624]	; 4a2d8 <fputs@plt+0x44cc0>
   4a064:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4a068:	add	fp, sp, #28
   4a06c:	ldr	r2, [pc, #616]	; 4a2dc <fputs@plt+0x44cc4>
   4a070:	sub	sp, sp, #8
   4a074:	add	r3, pc, r3
   4a078:	subs	r4, r0, #0
   4a07c:	ldr	r6, [r3, r2]
   4a080:	ldr	r3, [r6]
   4a084:	str	r3, [fp, #-32]	; 0xffffffe0
   4a088:	beq	4a2b4 <fputs@plt+0x44c9c>
   4a08c:	ldrb	r3, [r4]
   4a090:	cmp	r3, #0
   4a094:	subne	r5, fp, #36	; 0x24
   4a098:	movne	r7, #0
   4a09c:	beq	4a268 <fputs@plt+0x44c50>
   4a0a0:	mov	r0, r4
   4a0a4:	mov	r1, r5
   4a0a8:	bl	446b4 <fputs@plt+0x3f09c>
   4a0ac:	cmp	r0, #0
   4a0b0:	blt	4a274 <fputs@plt+0x44c5c>
   4a0b4:	ldrb	r3, [r4]
   4a0b8:	sub	r3, r3, #40	; 0x28
   4a0bc:	cmp	r3, #83	; 0x53
   4a0c0:	addls	pc, pc, r3, lsl #2
   4a0c4:	b	4a28c <fputs@plt+0x44c74>
   4a0c8:	b	4a218 <fputs@plt+0x44c00>
   4a0cc:	b	4a28c <fputs@plt+0x44c74>
   4a0d0:	b	4a28c <fputs@plt+0x44c74>
   4a0d4:	b	4a28c <fputs@plt+0x44c74>
   4a0d8:	b	4a28c <fputs@plt+0x44c74>
   4a0dc:	b	4a28c <fputs@plt+0x44c74>
   4a0e0:	b	4a28c <fputs@plt+0x44c74>
   4a0e4:	b	4a28c <fputs@plt+0x44c74>
   4a0e8:	b	4a28c <fputs@plt+0x44c74>
   4a0ec:	b	4a28c <fputs@plt+0x44c74>
   4a0f0:	b	4a28c <fputs@plt+0x44c74>
   4a0f4:	b	4a28c <fputs@plt+0x44c74>
   4a0f8:	b	4a28c <fputs@plt+0x44c74>
   4a0fc:	b	4a28c <fputs@plt+0x44c74>
   4a100:	b	4a28c <fputs@plt+0x44c74>
   4a104:	b	4a28c <fputs@plt+0x44c74>
   4a108:	b	4a28c <fputs@plt+0x44c74>
   4a10c:	b	4a28c <fputs@plt+0x44c74>
   4a110:	b	4a28c <fputs@plt+0x44c74>
   4a114:	b	4a28c <fputs@plt+0x44c74>
   4a118:	b	4a28c <fputs@plt+0x44c74>
   4a11c:	b	4a28c <fputs@plt+0x44c74>
   4a120:	b	4a28c <fputs@plt+0x44c74>
   4a124:	b	4a28c <fputs@plt+0x44c74>
   4a128:	b	4a28c <fputs@plt+0x44c74>
   4a12c:	b	4a28c <fputs@plt+0x44c74>
   4a130:	b	4a28c <fputs@plt+0x44c74>
   4a134:	b	4a28c <fputs@plt+0x44c74>
   4a138:	b	4a28c <fputs@plt+0x44c74>
   4a13c:	b	4a28c <fputs@plt+0x44c74>
   4a140:	b	4a28c <fputs@plt+0x44c74>
   4a144:	b	4a28c <fputs@plt+0x44c74>
   4a148:	b	4a28c <fputs@plt+0x44c74>
   4a14c:	b	4a28c <fputs@plt+0x44c74>
   4a150:	b	4a28c <fputs@plt+0x44c74>
   4a154:	b	4a28c <fputs@plt+0x44c74>
   4a158:	b	4a28c <fputs@plt+0x44c74>
   4a15c:	b	4a28c <fputs@plt+0x44c74>
   4a160:	b	4a28c <fputs@plt+0x44c74>
   4a164:	b	4a28c <fputs@plt+0x44c74>
   4a168:	b	4a28c <fputs@plt+0x44c74>
   4a16c:	b	4a28c <fputs@plt+0x44c74>
   4a170:	b	4a28c <fputs@plt+0x44c74>
   4a174:	b	4a28c <fputs@plt+0x44c74>
   4a178:	b	4a28c <fputs@plt+0x44c74>
   4a17c:	b	4a28c <fputs@plt+0x44c74>
   4a180:	b	4a28c <fputs@plt+0x44c74>
   4a184:	b	4a28c <fputs@plt+0x44c74>
   4a188:	b	4a28c <fputs@plt+0x44c74>
   4a18c:	b	4a28c <fputs@plt+0x44c74>
   4a190:	b	4a28c <fputs@plt+0x44c74>
   4a194:	b	4a28c <fputs@plt+0x44c74>
   4a198:	b	4a28c <fputs@plt+0x44c74>
   4a19c:	b	4a28c <fputs@plt+0x44c74>
   4a1a0:	b	4a28c <fputs@plt+0x44c74>
   4a1a4:	b	4a28c <fputs@plt+0x44c74>
   4a1a8:	b	4a28c <fputs@plt+0x44c74>
   4a1ac:	b	4a270 <fputs@plt+0x44c58>
   4a1b0:	b	4a258 <fputs@plt+0x44c40>
   4a1b4:	b	4a28c <fputs@plt+0x44c74>
   4a1b8:	b	4a258 <fputs@plt+0x44c40>
   4a1bc:	b	4a28c <fputs@plt+0x44c74>
   4a1c0:	b	4a28c <fputs@plt+0x44c74>
   4a1c4:	b	4a270 <fputs@plt+0x44c58>
   4a1c8:	b	4a258 <fputs@plt+0x44c40>
   4a1cc:	b	4a258 <fputs@plt+0x44c40>
   4a1d0:	b	4a28c <fputs@plt+0x44c74>
   4a1d4:	b	4a28c <fputs@plt+0x44c74>
   4a1d8:	b	4a28c <fputs@plt+0x44c74>
   4a1dc:	b	4a28c <fputs@plt+0x44c74>
   4a1e0:	b	4a258 <fputs@plt+0x44c40>
   4a1e4:	b	4a270 <fputs@plt+0x44c58>
   4a1e8:	b	4a28c <fputs@plt+0x44c74>
   4a1ec:	b	4a258 <fputs@plt+0x44c40>
   4a1f0:	b	4a28c <fputs@plt+0x44c74>
   4a1f4:	b	4a270 <fputs@plt+0x44c58>
   4a1f8:	b	4a258 <fputs@plt+0x44c40>
   4a1fc:	b	4a258 <fputs@plt+0x44c40>
   4a200:	b	4a270 <fputs@plt+0x44c58>
   4a204:	b	4a28c <fputs@plt+0x44c74>
   4a208:	b	4a258 <fputs@plt+0x44c40>
   4a20c:	b	4a258 <fputs@plt+0x44c40>
   4a210:	b	4a28c <fputs@plt+0x44c74>
   4a214:	b	4a218 <fputs@plt+0x44c00>
   4a218:	ldr	r8, [fp, #-36]	; 0xffffffdc
   4a21c:	mov	r9, sp
   4a220:	add	r1, r4, #1
   4a224:	add	r3, r8, #6
   4a228:	sub	r8, r8, #2
   4a22c:	bic	r3, r3, #7
   4a230:	sub	sp, sp, r3
   4a234:	mov	r2, r8
   4a238:	mov	r0, sp
   4a23c:	bl	5018 <memcpy@plt>
   4a240:	strb	r7, [sp, r8]
   4a244:	mov	r0, sp
   4a248:	bl	4a060 <fputs@plt+0x44a48>
   4a24c:	cmp	r0, #0
   4a250:	ble	4a2ac <fputs@plt+0x44c94>
   4a254:	mov	sp, r9
   4a258:	ldr	r3, [fp, #-36]	; 0xffffffdc
   4a25c:	ldrb	r3, [r4, r3]!
   4a260:	cmp	r3, #0
   4a264:	bne	4a0a0 <fputs@plt+0x44a88>
   4a268:	mov	r0, #1
   4a26c:	b	4a274 <fputs@plt+0x44c5c>
   4a270:	mov	r0, #0
   4a274:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4a278:	ldr	r3, [r6]
   4a27c:	cmp	r2, r3
   4a280:	bne	4a2d4 <fputs@plt+0x44cbc>
   4a284:	sub	sp, fp, #28
   4a288:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4a28c:	ldr	r0, [pc, #76]	; 4a2e0 <fputs@plt+0x44cc8>
   4a290:	mov	r2, #242	; 0xf2
   4a294:	ldr	r1, [pc, #72]	; 4a2e4 <fputs@plt+0x44ccc>
   4a298:	ldr	r3, [pc, #72]	; 4a2e8 <fputs@plt+0x44cd0>
   4a29c:	add	r0, pc, r0
   4a2a0:	add	r1, pc, r1
   4a2a4:	add	r3, pc, r3
   4a2a8:	bl	76e48 <fputs@plt+0x71830>
   4a2ac:	mov	sp, r9
   4a2b0:	b	4a274 <fputs@plt+0x44c5c>
   4a2b4:	ldr	r0, [pc, #48]	; 4a2ec <fputs@plt+0x44cd4>
   4a2b8:	mov	r2, #197	; 0xc5
   4a2bc:	ldr	r1, [pc, #44]	; 4a2f0 <fputs@plt+0x44cd8>
   4a2c0:	ldr	r3, [pc, #44]	; 4a2f4 <fputs@plt+0x44cdc>
   4a2c4:	add	r0, pc, r0
   4a2c8:	add	r1, pc, r1
   4a2cc:	add	r3, pc, r3
   4a2d0:	bl	76bb0 <fputs@plt+0x71598>
   4a2d4:	bl	524c <__stack_chk_fail@plt>
   4a2d8:	andeq	r6, r6, r4, lsl #22
   4a2dc:	andeq	r0, r0, r0, asr #8
   4a2e0:	andeq	r2, r4, r4, lsl #26
   4a2e4:	andeq	r2, r4, r8, lsl sp
   4a2e8:	andeq	r2, r4, r4, asr #25
   4a2ec:	andeq	r1, r4, r0, lsr #6
   4a2f0:	strdeq	r2, [r4], -r0
   4a2f4:	muleq	r4, ip, ip
   4a2f8:	add	r0, r0, r1
   4a2fc:	cmp	r0, #255	; 0xff
   4a300:	bls	4a318 <fputs@plt+0x44d00>
   4a304:	add	r0, r0, r1
   4a308:	cmp	r0, #65536	; 0x10000
   4a30c:	movcs	r0, #4
   4a310:	movcc	r0, #2
   4a314:	bx	lr
   4a318:	mov	r0, #1
   4a31c:	bx	lr
   4a320:	ldr	r3, [pc, #196]	; 4a3ec <fputs@plt+0x44dd4>
   4a324:	cmp	r0, #0
   4a328:	ldr	r2, [pc, #192]	; 4a3f0 <fputs@plt+0x44dd8>
   4a32c:	add	r3, pc, r3
   4a330:	push	{r4, r5, lr}
   4a334:	sub	sp, sp, #20
   4a338:	ldr	r5, [r3, r2]
   4a33c:	mov	r4, r1
   4a340:	ldr	r3, [r5]
   4a344:	str	r3, [sp, #12]
   4a348:	beq	4a3ac <fputs@plt+0x44d94>
   4a34c:	cmp	r1, #1
   4a350:	beq	4a3a0 <fputs@plt+0x44d88>
   4a354:	mov	r1, r0
   4a358:	mov	r2, r4
   4a35c:	mov	r0, sp
   4a360:	mov	r3, #8
   4a364:	bl	4ee0 <__memcpy_chk@plt>
   4a368:	cmp	r4, #2
   4a36c:	ldrheq	r0, [sp]
   4a370:	beq	4a388 <fputs@plt+0x44d70>
   4a374:	cmp	r4, #4
   4a378:	beq	4a384 <fputs@plt+0x44d6c>
   4a37c:	cmp	r4, #8
   4a380:	bne	4a3cc <fputs@plt+0x44db4>
   4a384:	ldr	r0, [sp]
   4a388:	ldr	r2, [sp, #12]
   4a38c:	ldr	r3, [r5]
   4a390:	cmp	r2, r3
   4a394:	bne	4a3a8 <fputs@plt+0x44d90>
   4a398:	add	sp, sp, #20
   4a39c:	pop	{r4, r5, pc}
   4a3a0:	ldrb	r0, [r0]
   4a3a4:	b	4a388 <fputs@plt+0x44d70>
   4a3a8:	bl	524c <__stack_chk_fail@plt>
   4a3ac:	ldr	r0, [pc, #64]	; 4a3f4 <fputs@plt+0x44ddc>
   4a3b0:	movw	r2, #269	; 0x10d
   4a3b4:	ldr	r1, [pc, #60]	; 4a3f8 <fputs@plt+0x44de0>
   4a3b8:	ldr	r3, [pc, #60]	; 4a3fc <fputs@plt+0x44de4>
   4a3bc:	add	r0, pc, r0
   4a3c0:	add	r1, pc, r1
   4a3c4:	add	r3, pc, r3
   4a3c8:	bl	76bb0 <fputs@plt+0x71598>
   4a3cc:	ldr	r0, [pc, #44]	; 4a400 <fputs@plt+0x44de8>
   4a3d0:	movw	r2, #283	; 0x11b
   4a3d4:	ldr	r1, [pc, #40]	; 4a404 <fputs@plt+0x44dec>
   4a3d8:	ldr	r3, [pc, #40]	; 4a408 <fputs@plt+0x44df0>
   4a3dc:	add	r0, pc, r0
   4a3e0:	add	r1, pc, r1
   4a3e4:	add	r3, pc, r3
   4a3e8:	bl	76e48 <fputs@plt+0x71830>
   4a3ec:	andeq	r6, r6, ip, asr #16
   4a3f0:	andeq	r0, r0, r0, asr #8
   4a3f4:	strheq	r9, [r4], -r4
   4a3f8:	strdeq	r2, [r4], -r8
   4a3fc:	andeq	r2, r4, r8, lsl #23
   4a400:	andeq	r2, r4, r4, lsl ip
   4a404:	ldrdeq	r2, [r4], -r8
   4a408:	andeq	r2, r4, r8, ror #22
   4a40c:	ldr	r3, [pc, #244]	; 4a508 <fputs@plt+0x44ef0>
   4a410:	cmp	r0, #0
   4a414:	ldr	ip, [pc, #240]	; 4a50c <fputs@plt+0x44ef4>
   4a418:	add	r3, pc, r3
   4a41c:	push	{r4, r5, r6, lr}
   4a420:	sub	sp, sp, #16
   4a424:	ldr	r6, [r3, ip]
   4a428:	ldr	r3, [r6]
   4a42c:	str	r3, [sp, #12]
   4a430:	beq	4a46c <fputs@plt+0x44e54>
   4a434:	cmp	r1, #8
   4a438:	bne	4a490 <fputs@plt+0x44e78>
   4a43c:	mov	r3, #0
   4a440:	str	r2, [sp]
   4a444:	str	r3, [sp, #4]
   4a448:	mov	r2, r1
   4a44c:	mov	r1, sp
   4a450:	bl	5018 <memcpy@plt>
   4a454:	ldr	r2, [sp, #12]
   4a458:	ldr	r3, [r6]
   4a45c:	cmp	r2, r3
   4a460:	bne	4a48c <fputs@plt+0x44e74>
   4a464:	add	sp, sp, #16
   4a468:	pop	{r4, r5, r6, pc}
   4a46c:	ldr	r0, [pc, #156]	; 4a510 <fputs@plt+0x44ef8>
   4a470:	movw	r2, #293	; 0x125
   4a474:	ldr	r1, [pc, #152]	; 4a514 <fputs@plt+0x44efc>
   4a478:	ldr	r3, [pc, #152]	; 4a518 <fputs@plt+0x44f00>
   4a47c:	add	r0, pc, r0
   4a480:	add	r1, pc, r1
   4a484:	add	r3, pc, r3
   4a488:	bl	76bb0 <fputs@plt+0x71598>
   4a48c:	bl	524c <__stack_chk_fail@plt>
   4a490:	lsl	r3, r1, #3
   4a494:	mov	r5, #0
   4a498:	lsr	r4, r2, r3
   4a49c:	orrs	r3, r4, r5
   4a4a0:	bne	4a4e8 <fputs@plt+0x44ed0>
   4a4a4:	cmp	r1, #1
   4a4a8:	strbeq	r2, [r0]
   4a4ac:	beq	4a454 <fputs@plt+0x44e3c>
   4a4b0:	cmp	r1, #2
   4a4b4:	strheq	r2, [sp]
   4a4b8:	beq	4a448 <fputs@plt+0x44e30>
   4a4bc:	cmp	r1, #4
   4a4c0:	streq	r2, [sp]
   4a4c4:	beq	4a448 <fputs@plt+0x44e30>
   4a4c8:	ldr	r0, [pc, #76]	; 4a51c <fputs@plt+0x44f04>
   4a4cc:	movw	r2, #306	; 0x132
   4a4d0:	ldr	r1, [pc, #72]	; 4a520 <fputs@plt+0x44f08>
   4a4d4:	ldr	r3, [pc, #72]	; 4a524 <fputs@plt+0x44f0c>
   4a4d8:	add	r0, pc, r0
   4a4dc:	add	r1, pc, r1
   4a4e0:	add	r3, pc, r3
   4a4e4:	bl	76e48 <fputs@plt+0x71830>
   4a4e8:	ldr	r0, [pc, #56]	; 4a528 <fputs@plt+0x44f10>
   4a4ec:	movw	r2, #294	; 0x126
   4a4f0:	ldr	r1, [pc, #52]	; 4a52c <fputs@plt+0x44f14>
   4a4f4:	ldr	r3, [pc, #52]	; 4a530 <fputs@plt+0x44f18>
   4a4f8:	add	r0, pc, r0
   4a4fc:	add	r1, pc, r1
   4a500:	add	r3, pc, r3
   4a504:	bl	76bb0 <fputs@plt+0x71598>
   4a508:	andeq	r6, r6, r0, ror #14
   4a50c:	andeq	r0, r0, r0, asr #8
   4a510:	strdeq	r8, [r4], -r4
   4a514:	andeq	r2, r4, r8, lsr fp
   4a518:	andeq	r2, r4, r0, lsl #22
   4a51c:	andeq	r2, r4, r8, lsl fp
   4a520:	ldrdeq	r2, [r4], -ip
   4a524:	andeq	r2, r4, r4, lsr #21
   4a528:	andeq	r2, r4, ip, lsl #22
   4a52c:			; <UNDEFINED> instruction: 0x00042abc
   4a530:	andeq	r2, r4, r4, lsl #21
   4a534:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a538:	mov	r9, r3
   4a53c:	ldr	lr, [pc, #392]	; 4a6cc <fputs@plt+0x450b4>
   4a540:	sub	sp, sp, #36	; 0x24
   4a544:	ldr	ip, [pc, #388]	; 4a6d0 <fputs@plt+0x450b8>
   4a548:	subs	r4, r0, #0
   4a54c:	add	lr, pc, lr
   4a550:	mov	r6, r2
   4a554:	mov	r8, r1
   4a558:	mov	r2, #0
   4a55c:	ldr	ip, [lr, ip]
   4a560:	mov	r3, lr
   4a564:	ldr	r7, [sp, #72]	; 0x48
   4a568:	ldr	sl, [sp, #76]	; 0x4c
   4a56c:	ldr	r3, [ip]
   4a570:	str	ip, [sp, #12]
   4a574:	str	r2, [sp, #20]
   4a578:	ldr	fp, [sp, #80]	; 0x50
   4a57c:	ldr	r5, [sp, #84]	; 0x54
   4a580:	str	r3, [sp, #28]
   4a584:	beq	4a684 <fputs@plt+0x4506c>
   4a588:	bl	29b1c <fputs@plt+0x24504>
   4a58c:	cmp	r0, #0
   4a590:	bne	4a65c <fputs@plt+0x45044>
   4a594:	ldr	r3, [r4, #4]
   4a598:	sub	r3, r3, #1
   4a59c:	cmp	r3, #3
   4a5a0:	bhi	4a650 <fputs@plt+0x45038>
   4a5a4:	str	r9, [sp]
   4a5a8:	mov	r2, r8
   4a5ac:	str	r7, [sp, #4]
   4a5b0:	mov	r3, r6
   4a5b4:	mov	r0, r4
   4a5b8:	add	r1, sp, #20
   4a5bc:	bl	3a4bc <fputs@plt+0x34ea4>
   4a5c0:	cmp	r0, #0
   4a5c4:	blt	4a5f8 <fputs@plt+0x44fe0>
   4a5c8:	cmp	r5, #0
   4a5cc:	beq	4a5dc <fputs@plt+0x44fc4>
   4a5d0:	ldrb	r3, [r5]
   4a5d4:	cmp	r3, #0
   4a5d8:	bne	4a62c <fputs@plt+0x45014>
   4a5dc:	ldr	r1, [sp, #20]
   4a5e0:	mov	r0, r4
   4a5e4:	str	sl, [sp]
   4a5e8:	mov	r2, #0
   4a5ec:	mov	r3, #0
   4a5f0:	str	fp, [sp, #4]
   4a5f4:	bl	2c7f0 <fputs@plt+0x271d8>
   4a5f8:	mov	r4, r0
   4a5fc:	ldr	r0, [sp, #20]
   4a600:	cmp	r0, #0
   4a604:	beq	4a60c <fputs@plt+0x44ff4>
   4a608:	bl	3a9b0 <fputs@plt+0x35398>
   4a60c:	ldr	r1, [sp, #12]
   4a610:	mov	r0, r4
   4a614:	ldr	r2, [sp, #28]
   4a618:	ldr	r3, [r1]
   4a61c:	cmp	r2, r3
   4a620:	bne	4a658 <fputs@plt+0x45040>
   4a624:	add	sp, sp, #36	; 0x24
   4a628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a62c:	add	r3, sp, #88	; 0x58
   4a630:	mov	r1, r5
   4a634:	ldr	r0, [sp, #20]
   4a638:	mov	r2, r3
   4a63c:	str	r3, [sp, #24]
   4a640:	bl	3cfdc <fputs@plt+0x379c4>
   4a644:	cmp	r0, #0
   4a648:	bge	4a5dc <fputs@plt+0x44fc4>
   4a64c:	b	4a5f8 <fputs@plt+0x44fe0>
   4a650:	mvn	r4, #106	; 0x6a
   4a654:	b	4a5fc <fputs@plt+0x44fe4>
   4a658:	bl	524c <__stack_chk_fail@plt>
   4a65c:	ldr	r0, [pc, #112]	; 4a6d4 <fputs@plt+0x450bc>
   4a660:	mov	r2, #75	; 0x4b
   4a664:	ldr	r1, [pc, #108]	; 4a6d8 <fputs@plt+0x450c0>
   4a668:	ldr	r3, [pc, #108]	; 4a6dc <fputs@plt+0x450c4>
   4a66c:	add	r0, pc, r0
   4a670:	add	r1, pc, r1
   4a674:	add	r3, pc, r3
   4a678:	bl	76ea0 <fputs@plt+0x71888>
   4a67c:	mvn	r4, #9
   4a680:	b	4a5fc <fputs@plt+0x44fe4>
   4a684:	ldr	r0, [pc, #84]	; 4a6e0 <fputs@plt+0x450c8>
   4a688:	mov	r2, #74	; 0x4a
   4a68c:	ldr	r1, [pc, #80]	; 4a6e4 <fputs@plt+0x450cc>
   4a690:	ldr	r3, [pc, #80]	; 4a6e8 <fputs@plt+0x450d0>
   4a694:	add	r0, pc, r0
   4a698:	add	r1, pc, r1
   4a69c:	add	r3, pc, r3
   4a6a0:	bl	76ea0 <fputs@plt+0x71888>
   4a6a4:	mvn	r4, #21
   4a6a8:	b	4a5fc <fputs@plt+0x44fe4>
   4a6ac:	ldr	r3, [sp, #20]
   4a6b0:	mov	r4, r0
   4a6b4:	cmp	r3, #0
   4a6b8:	beq	4a6c4 <fputs@plt+0x450ac>
   4a6bc:	mov	r0, r3
   4a6c0:	bl	3a9b0 <fputs@plt+0x35398>
   4a6c4:	mov	r0, r4
   4a6c8:	bl	54f8 <_Unwind_Resume@plt>
   4a6cc:	andeq	r6, r6, ip, lsr #12
   4a6d0:	andeq	r0, r0, r0, asr #8
   4a6d4:	andeq	sp, r3, r8, asr #21
   4a6d8:	andeq	r2, r4, r8, asr sl
   4a6dc:	andeq	r2, r4, ip, asr fp
   4a6e0:	andeq	r0, r4, r4, ror r6
   4a6e4:	andeq	r2, r4, r0, lsr sl
   4a6e8:	andeq	r2, r4, r4, lsr fp
   4a6ec:	push	{r1, r2, r3}
   4a6f0:	mov	r2, #0
   4a6f4:	ldr	r3, [pc, #512]	; 4a8fc <fputs@plt+0x452e4>
   4a6f8:	push	{r4, r5, r6, lr}
   4a6fc:	subs	r4, r0, #0
   4a700:	ldr	r0, [pc, #504]	; 4a900 <fputs@plt+0x452e8>
   4a704:	add	r3, pc, r3
   4a708:	sub	sp, sp, #20
   4a70c:	ldr	r5, [r3, r0]
   4a710:	ldr	r6, [sp, #36]	; 0x24
   4a714:	str	r2, [sp, #4]
   4a718:	ldr	r3, [r5]
   4a71c:	str	r3, [sp, #12]
   4a720:	beq	4a81c <fputs@plt+0x45204>
   4a724:	ldrb	r3, [r4, #240]	; 0xf0
   4a728:	tst	r3, #1
   4a72c:	beq	4a890 <fputs@plt+0x45278>
   4a730:	ldr	r3, [r4, #244]	; 0xf4
   4a734:	ldrb	r3, [r3, #1]
   4a738:	cmp	r3, #1
   4a73c:	bne	4a844 <fputs@plt+0x4522c>
   4a740:	ldr	r0, [r4, #4]
   4a744:	cmp	r0, #0
   4a748:	beq	4a8b8 <fputs@plt+0x452a0>
   4a74c:	bl	29b1c <fputs@plt+0x24504>
   4a750:	cmp	r0, #0
   4a754:	bne	4a868 <fputs@plt+0x45250>
   4a758:	ldr	r3, [r4, #4]
   4a75c:	ldr	r3, [r3, #4]
   4a760:	sub	r3, r3, #1
   4a764:	cmp	r3, #3
   4a768:	bhi	4a810 <fputs@plt+0x451f8>
   4a76c:	ldr	r3, [r4, #244]	; 0xf4
   4a770:	ldrb	r3, [r3, #2]
   4a774:	tst	r3, #1
   4a778:	beq	4a7b4 <fputs@plt+0x4519c>
   4a77c:	mov	r4, r0
   4a780:	ldr	r0, [sp, #4]
   4a784:	cmp	r0, #0
   4a788:	beq	4a790 <fputs@plt+0x45178>
   4a78c:	bl	3a9b0 <fputs@plt+0x35398>
   4a790:	ldr	r2, [sp, #12]
   4a794:	mov	r0, r4
   4a798:	ldr	r3, [r5]
   4a79c:	cmp	r2, r3
   4a7a0:	bne	4a818 <fputs@plt+0x45200>
   4a7a4:	add	sp, sp, #20
   4a7a8:	pop	{r4, r5, r6, lr}
   4a7ac:	add	sp, sp, #12
   4a7b0:	bx	lr
   4a7b4:	mov	r0, r4
   4a7b8:	add	r1, sp, #4
   4a7bc:	bl	3a7a8 <fputs@plt+0x35190>
   4a7c0:	cmp	r0, #0
   4a7c4:	blt	4a77c <fputs@plt+0x45164>
   4a7c8:	cmp	r6, #0
   4a7cc:	beq	4a7fc <fputs@plt+0x451e4>
   4a7d0:	ldrb	r3, [r6]
   4a7d4:	cmp	r3, #0
   4a7d8:	beq	4a7fc <fputs@plt+0x451e4>
   4a7dc:	add	r3, sp, #40	; 0x28
   4a7e0:	mov	r1, r6
   4a7e4:	ldr	r0, [sp, #4]
   4a7e8:	mov	r2, r3
   4a7ec:	str	r3, [sp, #8]
   4a7f0:	bl	3cfdc <fputs@plt+0x379c4>
   4a7f4:	cmp	r0, #0
   4a7f8:	blt	4a77c <fputs@plt+0x45164>
   4a7fc:	ldr	r0, [r4, #4]
   4a800:	mov	r2, #0
   4a804:	ldr	r1, [sp, #4]
   4a808:	bl	2c39c <fputs@plt+0x26d84>
   4a80c:	b	4a77c <fputs@plt+0x45164>
   4a810:	mvn	r4, #106	; 0x6a
   4a814:	b	4a780 <fputs@plt+0x45168>
   4a818:	bl	524c <__stack_chk_fail@plt>
   4a81c:	ldr	r0, [pc, #224]	; 4a904 <fputs@plt+0x452ec>
   4a820:	mov	r2, #104	; 0x68
   4a824:	ldr	r1, [pc, #220]	; 4a908 <fputs@plt+0x452f0>
   4a828:	ldr	r3, [pc, #220]	; 4a90c <fputs@plt+0x452f4>
   4a82c:	add	r0, pc, r0
   4a830:	add	r1, pc, r1
   4a834:	add	r3, pc, r3
   4a838:	bl	76ea0 <fputs@plt+0x71888>
   4a83c:	mvn	r4, #21
   4a840:	b	4a780 <fputs@plt+0x45168>
   4a844:	ldr	r0, [pc, #196]	; 4a910 <fputs@plt+0x452f8>
   4a848:	mov	r2, #106	; 0x6a
   4a84c:	ldr	r1, [pc, #192]	; 4a914 <fputs@plt+0x452fc>
   4a850:	ldr	r3, [pc, #192]	; 4a918 <fputs@plt+0x45300>
   4a854:	add	r0, pc, r0
   4a858:	add	r1, pc, r1
   4a85c:	add	r3, pc, r3
   4a860:	bl	76ea0 <fputs@plt+0x71888>
   4a864:	b	4a83c <fputs@plt+0x45224>
   4a868:	ldr	r0, [pc, #172]	; 4a91c <fputs@plt+0x45304>
   4a86c:	mov	r2, #108	; 0x6c
   4a870:	ldr	r1, [pc, #168]	; 4a920 <fputs@plt+0x45308>
   4a874:	ldr	r3, [pc, #168]	; 4a924 <fputs@plt+0x4530c>
   4a878:	add	r0, pc, r0
   4a87c:	add	r1, pc, r1
   4a880:	add	r3, pc, r3
   4a884:	bl	76ea0 <fputs@plt+0x71888>
   4a888:	mvn	r4, #9
   4a88c:	b	4a780 <fputs@plt+0x45168>
   4a890:	ldr	r0, [pc, #144]	; 4a928 <fputs@plt+0x45310>
   4a894:	mov	r2, #105	; 0x69
   4a898:	ldr	r1, [pc, #140]	; 4a92c <fputs@plt+0x45314>
   4a89c:	ldr	r3, [pc, #140]	; 4a930 <fputs@plt+0x45318>
   4a8a0:	add	r0, pc, r0
   4a8a4:	add	r1, pc, r1
   4a8a8:	add	r3, pc, r3
   4a8ac:	bl	76ea0 <fputs@plt+0x71888>
   4a8b0:	mvn	r4, #0
   4a8b4:	b	4a780 <fputs@plt+0x45168>
   4a8b8:	ldr	r0, [pc, #116]	; 4a934 <fputs@plt+0x4531c>
   4a8bc:	mov	r2, #107	; 0x6b
   4a8c0:	ldr	r1, [pc, #112]	; 4a938 <fputs@plt+0x45320>
   4a8c4:	ldr	r3, [pc, #112]	; 4a93c <fputs@plt+0x45324>
   4a8c8:	add	r0, pc, r0
   4a8cc:	add	r1, pc, r1
   4a8d0:	add	r3, pc, r3
   4a8d4:	bl	76ea0 <fputs@plt+0x71888>
   4a8d8:	b	4a83c <fputs@plt+0x45224>
   4a8dc:	ldr	r3, [sp, #4]
   4a8e0:	mov	r4, r0
   4a8e4:	cmp	r3, #0
   4a8e8:	beq	4a8f4 <fputs@plt+0x452dc>
   4a8ec:	mov	r0, r3
   4a8f0:	bl	3a9b0 <fputs@plt+0x35398>
   4a8f4:	mov	r0, r4
   4a8f8:	bl	54f8 <_Unwind_Resume@plt>
   4a8fc:	andeq	r6, r6, r4, ror r4
   4a900:	andeq	r0, r0, r0, asr #8
   4a904:	andeq	r0, r4, r8, lsr #28
   4a908:	muleq	r4, r8, r8
   4a90c:	andeq	r2, r4, ip, asr #19
   4a910:	andeq	r0, r4, r8, lsl lr
   4a914:	andeq	r2, r4, r0, ror r8
   4a918:	andeq	r2, r4, r4, lsr #19
   4a91c:	andeq	r2, r4, r4, lsl #17
   4a920:	andeq	r2, r4, ip, asr #16
   4a924:	andeq	r2, r4, r0, lsl #19
   4a928:			; <UNDEFINED> instruction: 0x00040dbc
   4a92c:	andeq	r2, r4, r4, lsr #16
   4a930:	andeq	r2, r4, r8, asr r9
   4a934:	andeq	r2, r4, r8, lsr #16
   4a938:	strdeq	r2, [r4], -ip
   4a93c:	andeq	r2, r4, r0, lsr r9
   4a940:	ldr	r3, [pc, #512]	; 4ab48 <fputs@plt+0x45530>
   4a944:	ldr	r2, [pc, #512]	; 4ab4c <fputs@plt+0x45534>
   4a948:	add	r3, pc, r3
   4a94c:	push	{r4, r5, r6, lr}
   4a950:	subs	r4, r0, #0
   4a954:	ldr	r5, [r3, r2]
   4a958:	sub	sp, sp, #8
   4a95c:	mov	r6, r1
   4a960:	mov	r1, #0
   4a964:	str	r1, [sp]
   4a968:	ldr	r3, [r5]
   4a96c:	str	r3, [sp, #4]
   4a970:	beq	4aa90 <fputs@plt+0x45478>
   4a974:	ldrb	r3, [r4, #240]	; 0xf0
   4a978:	tst	r3, #1
   4a97c:	beq	4aab4 <fputs@plt+0x4549c>
   4a980:	ldr	r3, [r4, #244]	; 0xf4
   4a984:	ldrb	r3, [r3, #1]
   4a988:	cmp	r3, #1
   4a98c:	bne	4aa44 <fputs@plt+0x4542c>
   4a990:	mov	r0, r6
   4a994:	bl	3067c <fputs@plt+0x2b064>
   4a998:	cmp	r0, #0
   4a99c:	beq	4aa6c <fputs@plt+0x45454>
   4a9a0:	ldr	r0, [r4, #4]
   4a9a4:	cmp	r0, #0
   4a9a8:	beq	4ab04 <fputs@plt+0x454ec>
   4a9ac:	bl	29b1c <fputs@plt+0x24504>
   4a9b0:	cmp	r0, #0
   4a9b4:	bne	4aadc <fputs@plt+0x454c4>
   4a9b8:	ldr	r3, [r4, #4]
   4a9bc:	ldr	r3, [r3, #4]
   4a9c0:	sub	r3, r3, #1
   4a9c4:	cmp	r3, #3
   4a9c8:	bhi	4aa38 <fputs@plt+0x45420>
   4a9cc:	ldr	r3, [r4, #244]	; 0xf4
   4a9d0:	ldrb	r3, [r3, #2]
   4a9d4:	tst	r3, #1
   4a9d8:	beq	4aa0c <fputs@plt+0x453f4>
   4a9dc:	mov	r4, r0
   4a9e0:	ldr	r0, [sp]
   4a9e4:	cmp	r0, #0
   4a9e8:	beq	4a9f0 <fputs@plt+0x453d8>
   4a9ec:	bl	3a9b0 <fputs@plt+0x35398>
   4a9f0:	ldr	r2, [sp, #4]
   4a9f4:	mov	r0, r4
   4a9f8:	ldr	r3, [r5]
   4a9fc:	cmp	r2, r3
   4aa00:	bne	4aa40 <fputs@plt+0x45428>
   4aa04:	add	sp, sp, #8
   4aa08:	pop	{r4, r5, r6, pc}
   4aa0c:	mov	r2, r6
   4aa10:	mov	r0, r4
   4aa14:	mov	r1, sp
   4aa18:	bl	3bae8 <fputs@plt+0x364d0>
   4aa1c:	cmp	r0, #0
   4aa20:	blt	4a9dc <fputs@plt+0x453c4>
   4aa24:	ldr	r0, [r4, #4]
   4aa28:	mov	r2, #0
   4aa2c:	ldr	r1, [sp]
   4aa30:	bl	2c39c <fputs@plt+0x26d84>
   4aa34:	b	4a9dc <fputs@plt+0x453c4>
   4aa38:	mvn	r4, #106	; 0x6a
   4aa3c:	b	4a9e0 <fputs@plt+0x453c8>
   4aa40:	bl	524c <__stack_chk_fail@plt>
   4aa44:	ldr	r0, [pc, #260]	; 4ab50 <fputs@plt+0x45538>
   4aa48:	mov	r2, #142	; 0x8e
   4aa4c:	ldr	r1, [pc, #256]	; 4ab54 <fputs@plt+0x4553c>
   4aa50:	ldr	r3, [pc, #256]	; 4ab58 <fputs@plt+0x45540>
   4aa54:	add	r0, pc, r0
   4aa58:	add	r1, pc, r1
   4aa5c:	add	r3, pc, r3
   4aa60:	bl	76ea0 <fputs@plt+0x71888>
   4aa64:	mvn	r4, #21
   4aa68:	b	4a9e0 <fputs@plt+0x453c8>
   4aa6c:	ldr	r0, [pc, #232]	; 4ab5c <fputs@plt+0x45544>
   4aa70:	mov	r2, #143	; 0x8f
   4aa74:	ldr	r1, [pc, #228]	; 4ab60 <fputs@plt+0x45548>
   4aa78:	ldr	r3, [pc, #228]	; 4ab64 <fputs@plt+0x4554c>
   4aa7c:	add	r0, pc, r0
   4aa80:	add	r1, pc, r1
   4aa84:	add	r3, pc, r3
   4aa88:	bl	76ea0 <fputs@plt+0x71888>
   4aa8c:	b	4aa64 <fputs@plt+0x4544c>
   4aa90:	ldr	r0, [pc, #208]	; 4ab68 <fputs@plt+0x45550>
   4aa94:	mov	r2, #140	; 0x8c
   4aa98:	ldr	r1, [pc, #204]	; 4ab6c <fputs@plt+0x45554>
   4aa9c:	ldr	r3, [pc, #204]	; 4ab70 <fputs@plt+0x45558>
   4aaa0:	add	r0, pc, r0
   4aaa4:	add	r1, pc, r1
   4aaa8:	add	r3, pc, r3
   4aaac:	bl	76ea0 <fputs@plt+0x71888>
   4aab0:	b	4aa64 <fputs@plt+0x4544c>
   4aab4:	ldr	r0, [pc, #184]	; 4ab74 <fputs@plt+0x4555c>
   4aab8:	mov	r2, #141	; 0x8d
   4aabc:	ldr	r1, [pc, #180]	; 4ab78 <fputs@plt+0x45560>
   4aac0:	ldr	r3, [pc, #180]	; 4ab7c <fputs@plt+0x45564>
   4aac4:	add	r0, pc, r0
   4aac8:	add	r1, pc, r1
   4aacc:	add	r3, pc, r3
   4aad0:	bl	76ea0 <fputs@plt+0x71888>
   4aad4:	mvn	r4, #0
   4aad8:	b	4a9e0 <fputs@plt+0x453c8>
   4aadc:	ldr	r0, [pc, #156]	; 4ab80 <fputs@plt+0x45568>
   4aae0:	mov	r2, #145	; 0x91
   4aae4:	ldr	r1, [pc, #152]	; 4ab84 <fputs@plt+0x4556c>
   4aae8:	ldr	r3, [pc, #152]	; 4ab88 <fputs@plt+0x45570>
   4aaec:	add	r0, pc, r0
   4aaf0:	add	r1, pc, r1
   4aaf4:	add	r3, pc, r3
   4aaf8:	bl	76ea0 <fputs@plt+0x71888>
   4aafc:	mvn	r4, #9
   4ab00:	b	4a9e0 <fputs@plt+0x453c8>
   4ab04:	ldr	r0, [pc, #128]	; 4ab8c <fputs@plt+0x45574>
   4ab08:	mov	r2, #144	; 0x90
   4ab0c:	ldr	r1, [pc, #124]	; 4ab90 <fputs@plt+0x45578>
   4ab10:	ldr	r3, [pc, #124]	; 4ab94 <fputs@plt+0x4557c>
   4ab14:	add	r0, pc, r0
   4ab18:	add	r1, pc, r1
   4ab1c:	add	r3, pc, r3
   4ab20:	bl	76ea0 <fputs@plt+0x71888>
   4ab24:	b	4aa64 <fputs@plt+0x4544c>
   4ab28:	ldr	r3, [sp]
   4ab2c:	mov	r4, r0
   4ab30:	cmp	r3, #0
   4ab34:	beq	4ab40 <fputs@plt+0x45528>
   4ab38:	mov	r0, r3
   4ab3c:	bl	3a9b0 <fputs@plt+0x35398>
   4ab40:	mov	r0, r4
   4ab44:	bl	54f8 <_Unwind_Resume@plt>
   4ab48:	andeq	r6, r6, r0, lsr r2
   4ab4c:	andeq	r0, r0, r0, asr #8
   4ab50:	andeq	r0, r4, r8, lsl ip
   4ab54:	andeq	r2, r4, r0, ror r6
   4ab58:	andeq	r2, r4, r8, lsl r6
   4ab5c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4ab60:	andeq	r2, r4, r8, asr #12
   4ab64:	strdeq	r2, [r4], -r0
   4ab68:			; <UNDEFINED> instruction: 0x00040bb4
   4ab6c:	andeq	r2, r4, r4, lsr #12
   4ab70:	andeq	r2, r4, ip, asr #11
   4ab74:	muleq	r4, r8, fp
   4ab78:	andeq	r2, r4, r0, lsl #12
   4ab7c:	andeq	r2, r4, r8, lsr #11
   4ab80:	andeq	r2, r4, r0, lsl r6
   4ab84:	ldrdeq	r2, [r4], -r8
   4ab88:	andeq	r2, r4, r0, lsl #11
   4ab8c:	ldrdeq	r2, [r4], -ip
   4ab90:			; <UNDEFINED> instruction: 0x000425b0
   4ab94:	andeq	r2, r4, r8, asr r5
   4ab98:	push	{r2, r3}
   4ab9c:	ldr	r3, [pc, #512]	; 4ada4 <fputs@plt+0x4578c>
   4aba0:	ldr	r2, [pc, #512]	; 4ada8 <fputs@plt+0x45790>
   4aba4:	add	r3, pc, r3
   4aba8:	push	{r4, r5, r6, r7, r8, lr}
   4abac:	subs	r4, r0, #0
   4abb0:	mov	r0, r3
   4abb4:	sub	sp, sp, #24
   4abb8:	ldr	r6, [r0, r2]
   4abbc:	mov	r3, #0
   4abc0:	mov	r7, r1
   4abc4:	ldr	r8, [sp, #48]	; 0x30
   4abc8:	str	r3, [sp, #8]
   4abcc:	ldr	r2, [r6]
   4abd0:	str	r3, [sp, #12]
   4abd4:	str	r3, [sp, #16]
   4abd8:	str	r2, [sp, #20]
   4abdc:	beq	4ace0 <fputs@plt+0x456c8>
   4abe0:	ldrb	r3, [r4, #240]	; 0xf0
   4abe4:	tst	r3, #1
   4abe8:	beq	4ad10 <fputs@plt+0x456f8>
   4abec:	ldr	r3, [r4, #244]	; 0xf4
   4abf0:	ldrb	r3, [r3, #1]
   4abf4:	cmp	r3, #1
   4abf8:	bne	4ad68 <fputs@plt+0x45750>
   4abfc:	ldr	r0, [r4, #4]
   4ac00:	cmp	r0, #0
   4ac04:	beq	4ad40 <fputs@plt+0x45728>
   4ac08:	add	r5, sp, #8
   4ac0c:	bl	29b1c <fputs@plt+0x24504>
   4ac10:	cmp	r0, #0
   4ac14:	bne	4acb0 <fputs@plt+0x45698>
   4ac18:	ldr	r3, [r4, #4]
   4ac1c:	ldr	r3, [r3, #4]
   4ac20:	sub	r3, r3, #1
   4ac24:	cmp	r3, #3
   4ac28:	bhi	4aca0 <fputs@plt+0x45688>
   4ac2c:	ldr	r3, [r4, #244]	; 0xf4
   4ac30:	ldrb	r3, [r3, #2]
   4ac34:	tst	r3, #1
   4ac38:	addne	r5, sp, #8
   4ac3c:	beq	4ac70 <fputs@plt+0x45658>
   4ac40:	mov	r4, r0
   4ac44:	mov	r0, r5
   4ac48:	bl	30414 <fputs@plt+0x2adfc>
   4ac4c:	ldr	r2, [sp, #20]
   4ac50:	ldr	r3, [r6]
   4ac54:	mov	r0, r4
   4ac58:	cmp	r2, r3
   4ac5c:	bne	4acac <fputs@plt+0x45694>
   4ac60:	add	sp, sp, #24
   4ac64:	pop	{r4, r5, r6, r7, r8, lr}
   4ac68:	add	sp, sp, #8
   4ac6c:	bx	lr
   4ac70:	add	ip, sp, #52	; 0x34
   4ac74:	add	r5, sp, #8
   4ac78:	mov	r1, r7
   4ac7c:	mov	r2, r8
   4ac80:	mov	r3, ip
   4ac84:	mov	r0, r5
   4ac88:	str	ip, [sp, #4]
   4ac8c:	bl	30528 <fputs@plt+0x2af10>
   4ac90:	mov	r0, r4
   4ac94:	mov	r1, r5
   4ac98:	bl	4a940 <fputs@plt+0x45328>
   4ac9c:	b	4ac40 <fputs@plt+0x45628>
   4aca0:	mvn	r4, #106	; 0x6a
   4aca4:	add	r5, sp, #8
   4aca8:	b	4ac44 <fputs@plt+0x4562c>
   4acac:	bl	524c <__stack_chk_fail@plt>
   4acb0:	ldr	r0, [pc, #244]	; 4adac <fputs@plt+0x45794>
   4acb4:	mov	r2, #173	; 0xad
   4acb8:	ldr	r1, [pc, #240]	; 4adb0 <fputs@plt+0x45798>
   4acbc:	add	r5, sp, #8
   4acc0:	ldr	r3, [pc, #236]	; 4adb4 <fputs@plt+0x4579c>
   4acc4:	add	r0, pc, r0
   4acc8:	add	r1, pc, r1
   4accc:	add	r3, pc, r3
   4acd0:	bl	76ea0 <fputs@plt+0x71888>
   4acd4:	mvn	r4, #9
   4acd8:	add	r5, sp, #8
   4acdc:	b	4ac44 <fputs@plt+0x4562c>
   4ace0:	ldr	r0, [pc, #208]	; 4adb8 <fputs@plt+0x457a0>
   4ace4:	mov	r2, #169	; 0xa9
   4ace8:	ldr	r1, [pc, #204]	; 4adbc <fputs@plt+0x457a4>
   4acec:	add	r5, sp, #8
   4acf0:	ldr	r3, [pc, #200]	; 4adc0 <fputs@plt+0x457a8>
   4acf4:	add	r0, pc, r0
   4acf8:	add	r1, pc, r1
   4acfc:	add	r3, pc, r3
   4ad00:	bl	76ea0 <fputs@plt+0x71888>
   4ad04:	mvn	r4, #21
   4ad08:	add	r5, sp, #8
   4ad0c:	b	4ac44 <fputs@plt+0x4562c>
   4ad10:	ldr	r0, [pc, #172]	; 4adc4 <fputs@plt+0x457ac>
   4ad14:	mov	r2, #170	; 0xaa
   4ad18:	ldr	r1, [pc, #168]	; 4adc8 <fputs@plt+0x457b0>
   4ad1c:	add	r5, sp, #8
   4ad20:	ldr	r3, [pc, #164]	; 4adcc <fputs@plt+0x457b4>
   4ad24:	add	r0, pc, r0
   4ad28:	add	r1, pc, r1
   4ad2c:	add	r3, pc, r3
   4ad30:	bl	76ea0 <fputs@plt+0x71888>
   4ad34:	mvn	r4, #0
   4ad38:	add	r5, sp, #8
   4ad3c:	b	4ac44 <fputs@plt+0x4562c>
   4ad40:	ldr	r0, [pc, #136]	; 4add0 <fputs@plt+0x457b8>
   4ad44:	mov	r2, #172	; 0xac
   4ad48:	ldr	r1, [pc, #132]	; 4add4 <fputs@plt+0x457bc>
   4ad4c:	add	r5, sp, #8
   4ad50:	ldr	r3, [pc, #128]	; 4add8 <fputs@plt+0x457c0>
   4ad54:	add	r0, pc, r0
   4ad58:	add	r1, pc, r1
   4ad5c:	add	r3, pc, r3
   4ad60:	bl	76ea0 <fputs@plt+0x71888>
   4ad64:	b	4ad04 <fputs@plt+0x456ec>
   4ad68:	ldr	r0, [pc, #108]	; 4addc <fputs@plt+0x457c4>
   4ad6c:	mov	r2, #171	; 0xab
   4ad70:	ldr	r1, [pc, #104]	; 4ade0 <fputs@plt+0x457c8>
   4ad74:	add	r5, sp, #8
   4ad78:	ldr	r3, [pc, #100]	; 4ade4 <fputs@plt+0x457cc>
   4ad7c:	add	r0, pc, r0
   4ad80:	add	r1, pc, r1
   4ad84:	add	r3, pc, r3
   4ad88:	bl	76ea0 <fputs@plt+0x71888>
   4ad8c:	b	4ad04 <fputs@plt+0x456ec>
   4ad90:	mov	r4, r0
   4ad94:	mov	r0, r5
   4ad98:	bl	30414 <fputs@plt+0x2adfc>
   4ad9c:	mov	r0, r4
   4ada0:	bl	54f8 <_Unwind_Resume@plt>
   4ada4:	ldrdeq	r5, [r6], -r4
   4ada8:	andeq	r0, r0, r0, asr #8
   4adac:	andeq	r2, r4, r8, lsr r4
   4adb0:	andeq	r2, r4, r0, lsl #8
   4adb4:	andeq	r2, r4, r4, asr #7
   4adb8:	andeq	r0, r4, r0, ror #18
   4adbc:	ldrdeq	r2, [r4], -r0
   4adc0:	muleq	r4, r4, r3
   4adc4:	andeq	r0, r4, r8, lsr r9
   4adc8:	andeq	r2, r4, r0, lsr #7
   4adcc:	andeq	r2, r4, r4, ror #6
   4add0:	muleq	r4, ip, r3
   4add4:	andeq	r2, r4, r0, ror r3
   4add8:	andeq	r2, r4, r4, lsr r3
   4addc:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4ade0:	andeq	r2, r4, r8, asr #6
   4ade4:	andeq	r2, r4, ip, lsl #6
   4ade8:	ldr	ip, [pc, #472]	; 4afc8 <fputs@plt+0x459b0>
   4adec:	mov	r3, #0
   4adf0:	push	{r4, r5, r6, r7, r8, lr}
   4adf4:	subs	r4, r0, #0
   4adf8:	ldr	r0, [pc, #460]	; 4afcc <fputs@plt+0x459b4>
   4adfc:	add	ip, pc, ip
   4ae00:	mov	r7, r2
   4ae04:	sub	sp, sp, #16
   4ae08:	mov	r8, r1
   4ae0c:	ldr	r6, [ip, r0]
   4ae10:	str	r3, [sp]
   4ae14:	str	r3, [sp, #4]
   4ae18:	ldr	r2, [r6]
   4ae1c:	str	r3, [sp, #8]
   4ae20:	str	r2, [sp, #12]
   4ae24:	beq	4aef4 <fputs@plt+0x458dc>
   4ae28:	ldrb	r3, [r4, #240]	; 0xf0
   4ae2c:	tst	r3, #1
   4ae30:	beq	4af68 <fputs@plt+0x45950>
   4ae34:	ldr	r3, [r4, #244]	; 0xf4
   4ae38:	ldrb	r3, [r3, #1]
   4ae3c:	cmp	r3, #1
   4ae40:	bne	4af1c <fputs@plt+0x45904>
   4ae44:	ldr	r0, [r4, #4]
   4ae48:	cmp	r0, #0
   4ae4c:	beq	4af90 <fputs@plt+0x45978>
   4ae50:	bl	29b1c <fputs@plt+0x24504>
   4ae54:	cmp	r0, #0
   4ae58:	bne	4af40 <fputs@plt+0x45928>
   4ae5c:	ldr	r3, [r4, #4]
   4ae60:	ldr	r3, [r3, #4]
   4ae64:	sub	r3, r3, #1
   4ae68:	cmp	r3, #3
   4ae6c:	bhi	4aee8 <fputs@plt+0x458d0>
   4ae70:	ldr	r3, [r4, #244]	; 0xf4
   4ae74:	ldrb	r3, [r3, #2]
   4ae78:	tst	r3, #1
   4ae7c:	beq	4aea8 <fputs@plt+0x45890>
   4ae80:	mov	r4, r0
   4ae84:	mov	r0, sp
   4ae88:	bl	30414 <fputs@plt+0x2adfc>
   4ae8c:	ldr	r2, [sp, #12]
   4ae90:	ldr	r3, [r6]
   4ae94:	mov	r0, r4
   4ae98:	cmp	r2, r3
   4ae9c:	bne	4aef0 <fputs@plt+0x458d8>
   4aea0:	add	sp, sp, #16
   4aea4:	pop	{r4, r5, r6, r7, r8, pc}
   4aea8:	mov	r0, r7
   4aeac:	bl	3067c <fputs@plt+0x2b064>
   4aeb0:	cmp	r0, #0
   4aeb4:	beq	4aecc <fputs@plt+0x458b4>
   4aeb8:	mov	r0, r4
   4aebc:	mov	r1, r7
   4aec0:	bl	4a940 <fputs@plt+0x45328>
   4aec4:	mov	r4, r0
   4aec8:	b	4ae84 <fputs@plt+0x4586c>
   4aecc:	mov	r1, r8
   4aed0:	mov	r0, sp
   4aed4:	bl	307d0 <fputs@plt+0x2b1b8>
   4aed8:	mov	r0, r4
   4aedc:	mov	r1, sp
   4aee0:	bl	4a940 <fputs@plt+0x45328>
   4aee4:	b	4ae80 <fputs@plt+0x45868>
   4aee8:	mvn	r4, #106	; 0x6a
   4aeec:	b	4ae84 <fputs@plt+0x4586c>
   4aef0:	bl	524c <__stack_chk_fail@plt>
   4aef4:	ldr	r0, [pc, #212]	; 4afd0 <fputs@plt+0x459b8>
   4aef8:	mov	r2, #195	; 0xc3
   4aefc:	ldr	r1, [pc, #208]	; 4afd4 <fputs@plt+0x459bc>
   4af00:	ldr	r3, [pc, #208]	; 4afd8 <fputs@plt+0x459c0>
   4af04:	add	r0, pc, r0
   4af08:	add	r1, pc, r1
   4af0c:	add	r3, pc, r3
   4af10:	bl	76ea0 <fputs@plt+0x71888>
   4af14:	mvn	r4, #21
   4af18:	b	4ae84 <fputs@plt+0x4586c>
   4af1c:	ldr	r0, [pc, #184]	; 4afdc <fputs@plt+0x459c4>
   4af20:	mov	r2, #197	; 0xc5
   4af24:	ldr	r1, [pc, #180]	; 4afe0 <fputs@plt+0x459c8>
   4af28:	ldr	r3, [pc, #180]	; 4afe4 <fputs@plt+0x459cc>
   4af2c:	add	r0, pc, r0
   4af30:	add	r1, pc, r1
   4af34:	add	r3, pc, r3
   4af38:	bl	76ea0 <fputs@plt+0x71888>
   4af3c:	b	4af14 <fputs@plt+0x458fc>
   4af40:	ldr	r0, [pc, #160]	; 4afe8 <fputs@plt+0x459d0>
   4af44:	mov	r2, #199	; 0xc7
   4af48:	ldr	r1, [pc, #156]	; 4afec <fputs@plt+0x459d4>
   4af4c:	ldr	r3, [pc, #156]	; 4aff0 <fputs@plt+0x459d8>
   4af50:	add	r0, pc, r0
   4af54:	add	r1, pc, r1
   4af58:	add	r3, pc, r3
   4af5c:	bl	76ea0 <fputs@plt+0x71888>
   4af60:	mvn	r4, #9
   4af64:	b	4ae84 <fputs@plt+0x4586c>
   4af68:	ldr	r0, [pc, #132]	; 4aff4 <fputs@plt+0x459dc>
   4af6c:	mov	r2, #196	; 0xc4
   4af70:	ldr	r1, [pc, #128]	; 4aff8 <fputs@plt+0x459e0>
   4af74:	ldr	r3, [pc, #128]	; 4affc <fputs@plt+0x459e4>
   4af78:	add	r0, pc, r0
   4af7c:	add	r1, pc, r1
   4af80:	add	r3, pc, r3
   4af84:	bl	76ea0 <fputs@plt+0x71888>
   4af88:	mvn	r4, #0
   4af8c:	b	4ae84 <fputs@plt+0x4586c>
   4af90:	ldr	r0, [pc, #104]	; 4b000 <fputs@plt+0x459e8>
   4af94:	mov	r2, #198	; 0xc6
   4af98:	ldr	r1, [pc, #100]	; 4b004 <fputs@plt+0x459ec>
   4af9c:	ldr	r3, [pc, #100]	; 4b008 <fputs@plt+0x459f0>
   4afa0:	add	r0, pc, r0
   4afa4:	add	r1, pc, r1
   4afa8:	add	r3, pc, r3
   4afac:	bl	76ea0 <fputs@plt+0x71888>
   4afb0:	b	4af14 <fputs@plt+0x458fc>
   4afb4:	mov	r4, r0
   4afb8:	mov	r0, sp
   4afbc:	bl	30414 <fputs@plt+0x2adfc>
   4afc0:	mov	r0, r4
   4afc4:	bl	54f8 <_Unwind_Resume@plt>
   4afc8:	andeq	r5, r6, ip, ror sp
   4afcc:	andeq	r0, r0, r0, asr #8
   4afd0:	andeq	r0, r4, r0, asr r7
   4afd4:	andeq	r2, r4, r0, asr #3
   4afd8:	andeq	r2, r4, r0, lsr #3
   4afdc:	andeq	r0, r4, r0, asr #14
   4afe0:	muleq	r4, r8, r1
   4afe4:	andeq	r2, r4, r8, ror r1
   4afe8:	andeq	r2, r4, ip, lsr #3
   4afec:	andeq	r2, r4, r4, ror r1
   4aff0:	andeq	r2, r4, r4, asr r1
   4aff4:	andeq	r0, r4, r4, ror #13
   4aff8:	andeq	r2, r4, ip, asr #2
   4affc:	andeq	r2, r4, ip, lsr #2
   4b000:	andeq	r2, r4, r0, asr r1
   4b004:	andeq	r2, r4, r4, lsr #2
   4b008:	andeq	r2, r4, r4, lsl #2
   4b00c:	ldr	ip, [pc, #616]	; 4b27c <fputs@plt+0x45c64>
   4b010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b014:	subs	r5, r0, #0
   4b018:	ldr	r0, [pc, #608]	; 4b280 <fputs@plt+0x45c68>
   4b01c:	add	ip, pc, ip
   4b020:	mov	r4, r3
   4b024:	sub	sp, sp, #44	; 0x2c
   4b028:	mov	r3, ip
   4b02c:	mov	sl, r2
   4b030:	ldr	r0, [ip, r0]
   4b034:	mov	r2, #0
   4b038:	mov	r9, r1
   4b03c:	ldr	r6, [sp, #80]	; 0x50
   4b040:	ldr	fp, [sp, #84]	; 0x54
   4b044:	ldr	r3, [r0]
   4b048:	str	r0, [sp, #28]
   4b04c:	str	r2, [sp, #32]
   4b050:	ldr	r8, [sp, #88]	; 0x58
   4b054:	ldr	r7, [sp, #92]	; 0x5c
   4b058:	str	r3, [sp, #36]	; 0x24
   4b05c:	beq	4b1b4 <fputs@plt+0x45b9c>
   4b060:	cmp	r4, #0
   4b064:	beq	4b074 <fputs@plt+0x45a5c>
   4b068:	ldrb	r3, [r4]
   4b06c:	cmp	r3, #0
   4b070:	bne	4b154 <fputs@plt+0x45b3c>
   4b074:	mov	r0, r6
   4b078:	bl	30d10 <fputs@plt+0x2b6f8>
   4b07c:	cmp	r0, #0
   4b080:	beq	4b254 <fputs@plt+0x45c3c>
   4b084:	cmp	r8, #0
   4b088:	beq	4b22c <fputs@plt+0x45c14>
   4b08c:	mov	r0, r7
   4b090:	mov	r1, #0
   4b094:	bl	446d8 <fputs@plt+0x3f0c0>
   4b098:	cmp	r0, #0
   4b09c:	beq	4b204 <fputs@plt+0x45bec>
   4b0a0:	mov	r0, r5
   4b0a4:	bl	29b1c <fputs@plt+0x24504>
   4b0a8:	cmp	r0, #0
   4b0ac:	bne	4b1dc <fputs@plt+0x45bc4>
   4b0b0:	ldr	r3, [r5, #4]
   4b0b4:	sub	r3, r3, #1
   4b0b8:	cmp	r3, #3
   4b0bc:	bhi	4b1a8 <fputs@plt+0x45b90>
   4b0c0:	cmp	r4, #0
   4b0c4:	beq	4b18c <fputs@plt+0x45b74>
   4b0c8:	ldr	r3, [pc, #436]	; 4b284 <fputs@plt+0x45c6c>
   4b0cc:	mov	r0, r5
   4b0d0:	ldr	ip, [pc, #432]	; 4b288 <fputs@plt+0x45c70>
   4b0d4:	mov	r1, r9
   4b0d8:	add	r3, pc, r3
   4b0dc:	str	r3, [sp, #12]
   4b0e0:	add	r3, sp, #32
   4b0e4:	str	r3, [sp, #8]
   4b0e8:	ldr	r3, [pc, #412]	; 4b28c <fputs@plt+0x45c74>
   4b0ec:	add	ip, pc, ip
   4b0f0:	str	fp, [sp, #4]
   4b0f4:	mov	r2, sl
   4b0f8:	str	r4, [sp, #16]
   4b0fc:	add	r3, pc, r3
   4b100:	str	r6, [sp, #20]
   4b104:	str	ip, [sp]
   4b108:	bl	4a534 <fputs@plt+0x44f1c>
   4b10c:	cmp	r0, #0
   4b110:	blt	4b138 <fputs@plt+0x45b20>
   4b114:	mov	r2, r7
   4b118:	ldr	r0, [sp, #32]
   4b11c:	mov	r1, #118	; 0x76
   4b120:	bl	3f800 <fputs@plt+0x3a1e8>
   4b124:	subs	r4, r0, #0
   4b128:	blt	4b198 <fputs@plt+0x45b80>
   4b12c:	ldr	r3, [sp, #32]
   4b130:	mov	r0, #0
   4b134:	str	r3, [r8]
   4b138:	ldr	r1, [sp, #28]
   4b13c:	ldr	r2, [sp, #36]	; 0x24
   4b140:	ldr	r3, [r1]
   4b144:	cmp	r2, r3
   4b148:	bne	4b1b0 <fputs@plt+0x45b98>
   4b14c:	add	sp, sp, #44	; 0x2c
   4b150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b154:	mov	r0, r4
   4b158:	bl	30b4c <fputs@plt+0x2b534>
   4b15c:	cmp	r0, #0
   4b160:	bne	4b074 <fputs@plt+0x45a5c>
   4b164:	ldr	r0, [pc, #292]	; 4b290 <fputs@plt+0x45c78>
   4b168:	movw	r2, #257	; 0x101
   4b16c:	ldr	r1, [pc, #288]	; 4b294 <fputs@plt+0x45c7c>
   4b170:	ldr	r3, [pc, #288]	; 4b298 <fputs@plt+0x45c80>
   4b174:	add	r0, pc, r0
   4b178:	add	r1, pc, r1
   4b17c:	add	r3, pc, r3
   4b180:	bl	76ea0 <fputs@plt+0x71888>
   4b184:	mvn	r0, #21
   4b188:	b	4b138 <fputs@plt+0x45b20>
   4b18c:	ldr	r4, [pc, #264]	; 4b29c <fputs@plt+0x45c84>
   4b190:	add	r4, pc, r4
   4b194:	b	4b0c8 <fputs@plt+0x45ab0>
   4b198:	ldr	r0, [sp, #32]
   4b19c:	bl	3a9b0 <fputs@plt+0x35398>
   4b1a0:	mov	r0, r4
   4b1a4:	b	4b138 <fputs@plt+0x45b20>
   4b1a8:	mvn	r0, #106	; 0x6a
   4b1ac:	b	4b138 <fputs@plt+0x45b20>
   4b1b0:	bl	524c <__stack_chk_fail@plt>
   4b1b4:	ldr	r0, [pc, #228]	; 4b2a0 <fputs@plt+0x45c88>
   4b1b8:	mov	r2, #256	; 0x100
   4b1bc:	ldr	r1, [pc, #224]	; 4b2a4 <fputs@plt+0x45c8c>
   4b1c0:	ldr	r3, [pc, #224]	; 4b2a8 <fputs@plt+0x45c90>
   4b1c4:	add	r0, pc, r0
   4b1c8:	add	r1, pc, r1
   4b1cc:	add	r3, pc, r3
   4b1d0:	bl	76ea0 <fputs@plt+0x71888>
   4b1d4:	mvn	r0, #21
   4b1d8:	b	4b138 <fputs@plt+0x45b20>
   4b1dc:	ldr	r0, [pc, #200]	; 4b2ac <fputs@plt+0x45c94>
   4b1e0:	movw	r2, #261	; 0x105
   4b1e4:	ldr	r1, [pc, #196]	; 4b2b0 <fputs@plt+0x45c98>
   4b1e8:	ldr	r3, [pc, #196]	; 4b2b4 <fputs@plt+0x45c9c>
   4b1ec:	add	r0, pc, r0
   4b1f0:	add	r1, pc, r1
   4b1f4:	add	r3, pc, r3
   4b1f8:	bl	76ea0 <fputs@plt+0x71888>
   4b1fc:	mvn	r0, #9
   4b200:	b	4b138 <fputs@plt+0x45b20>
   4b204:	ldr	r0, [pc, #172]	; 4b2b8 <fputs@plt+0x45ca0>
   4b208:	mov	r2, #260	; 0x104
   4b20c:	ldr	r1, [pc, #168]	; 4b2bc <fputs@plt+0x45ca4>
   4b210:	ldr	r3, [pc, #168]	; 4b2c0 <fputs@plt+0x45ca8>
   4b214:	add	r0, pc, r0
   4b218:	add	r1, pc, r1
   4b21c:	add	r3, pc, r3
   4b220:	bl	76ea0 <fputs@plt+0x71888>
   4b224:	mvn	r0, #21
   4b228:	b	4b138 <fputs@plt+0x45b20>
   4b22c:	ldr	r0, [pc, #144]	; 4b2c4 <fputs@plt+0x45cac>
   4b230:	movw	r2, #259	; 0x103
   4b234:	ldr	r1, [pc, #140]	; 4b2c8 <fputs@plt+0x45cb0>
   4b238:	ldr	r3, [pc, #140]	; 4b2cc <fputs@plt+0x45cb4>
   4b23c:	add	r0, pc, r0
   4b240:	add	r1, pc, r1
   4b244:	add	r3, pc, r3
   4b248:	bl	76ea0 <fputs@plt+0x71888>
   4b24c:	mvn	r0, #21
   4b250:	b	4b138 <fputs@plt+0x45b20>
   4b254:	ldr	r0, [pc, #116]	; 4b2d0 <fputs@plt+0x45cb8>
   4b258:	movw	r2, #258	; 0x102
   4b25c:	ldr	r1, [pc, #112]	; 4b2d4 <fputs@plt+0x45cbc>
   4b260:	ldr	r3, [pc, #112]	; 4b2d8 <fputs@plt+0x45cc0>
   4b264:	add	r0, pc, r0
   4b268:	add	r1, pc, r1
   4b26c:	add	r3, pc, r3
   4b270:	bl	76ea0 <fputs@plt+0x71888>
   4b274:	mvn	r0, #21
   4b278:	b	4b138 <fputs@plt+0x45b20>
   4b27c:	andeq	r5, r6, ip, asr fp
   4b280:	andeq	r0, r0, r0, asr #8
   4b284:	andeq	lr, r3, r8, asr ip
   4b288:	andeq	r1, r4, ip, lsr ip
   4b28c:			; <UNDEFINED> instruction: 0x000374b4
   4b290:	andeq	r1, r4, r4, lsr #31
   4b294:	andeq	r1, r4, r0, asr pc
   4b298:	andeq	r1, r4, r8, asr #29
   4b29c:	strdeq	pc, [r3], -r0
   4b2a0:	andeq	pc, r3, r4, asr #22
   4b2a4:	andeq	r1, r4, r0, lsl #30
   4b2a8:	andeq	r1, r4, r8, ror lr
   4b2ac:	andeq	ip, r3, r8, asr #30
   4b2b0:	ldrdeq	r1, [r4], -r8
   4b2b4:	andeq	r1, r4, r0, asr lr
   4b2b8:	andeq	r1, r4, r0, asr #30
   4b2bc:			; <UNDEFINED> instruction: 0x00041eb0
   4b2c0:	andeq	r1, r4, r8, lsr #28
   4b2c4:	andeq	ip, r3, r0, asr #26
   4b2c8:	andeq	r1, r4, r8, lsl #29
   4b2cc:	andeq	r1, r4, r0, lsl #28
   4b2d0:	andeq	r0, r4, r0, lsr #10
   4b2d4:	andeq	r1, r4, r0, ror #28
   4b2d8:	ldrdeq	r1, [r4], -r8
   4b2dc:	ldr	ip, [pc, #660]	; 4b578 <fputs@plt+0x45f60>
   4b2e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b2e4:	subs	r5, r0, #0
   4b2e8:	ldr	r0, [pc, #652]	; 4b57c <fputs@plt+0x45f64>
   4b2ec:	add	ip, pc, ip
   4b2f0:	mov	r4, r3
   4b2f4:	sub	sp, sp, #52	; 0x34
   4b2f8:	mov	r3, ip
   4b2fc:	mov	sl, r2
   4b300:	ldr	r0, [ip, r0]
   4b304:	mov	r2, #0
   4b308:	mov	r9, r1
   4b30c:	ldr	r6, [sp, #88]	; 0x58
   4b310:	ldr	fp, [sp, #92]	; 0x5c
   4b314:	ldr	r3, [r0]
   4b318:	str	r0, [sp, #28]
   4b31c:	str	r2, [sp, #36]	; 0x24
   4b320:	ldrb	r7, [sp, #96]	; 0x60
   4b324:	ldr	r8, [sp, #100]	; 0x64
   4b328:	str	r3, [sp, #44]	; 0x2c
   4b32c:	beq	4b4ec <fputs@plt+0x45ed4>
   4b330:	cmp	r4, #0
   4b334:	beq	4b344 <fputs@plt+0x45d2c>
   4b338:	ldrb	r3, [r4]
   4b33c:	cmp	r3, #0
   4b340:	bne	4b450 <fputs@plt+0x45e38>
   4b344:	mov	r0, r6
   4b348:	bl	30d10 <fputs@plt+0x2b6f8>
   4b34c:	cmp	r0, #0
   4b350:	beq	4b4a0 <fputs@plt+0x45e88>
   4b354:	mov	r0, r7
   4b358:	bl	4489c <fputs@plt+0x3f284>
   4b35c:	cmp	r0, #0
   4b360:	beq	4b534 <fputs@plt+0x45f1c>
   4b364:	cmp	r8, #0
   4b368:	beq	4b510 <fputs@plt+0x45ef8>
   4b36c:	mov	r0, r5
   4b370:	bl	29b1c <fputs@plt+0x24504>
   4b374:	cmp	r0, #0
   4b378:	bne	4b4c4 <fputs@plt+0x45eac>
   4b37c:	ldr	r3, [r5, #4]
   4b380:	sub	r3, r3, #1
   4b384:	cmp	r3, #3
   4b388:	bhi	4b494 <fputs@plt+0x45e7c>
   4b38c:	cmp	r4, #0
   4b390:	beq	4b488 <fputs@plt+0x45e70>
   4b394:	ldr	r3, [pc, #484]	; 4b580 <fputs@plt+0x45f68>
   4b398:	mov	r0, r5
   4b39c:	ldr	ip, [pc, #480]	; 4b584 <fputs@plt+0x45f6c>
   4b3a0:	mov	r1, r9
   4b3a4:	add	r3, pc, r3
   4b3a8:	str	r3, [sp, #12]
   4b3ac:	add	r3, sp, #36	; 0x24
   4b3b0:	str	r3, [sp, #8]
   4b3b4:	ldr	r3, [pc, #460]	; 4b588 <fputs@plt+0x45f70>
   4b3b8:	add	ip, pc, ip
   4b3bc:	str	fp, [sp, #4]
   4b3c0:	mov	r2, sl
   4b3c4:	str	r4, [sp, #16]
   4b3c8:	add	r3, pc, r3
   4b3cc:	str	r6, [sp, #20]
   4b3d0:	str	ip, [sp]
   4b3d4:	bl	4a534 <fputs@plt+0x44f1c>
   4b3d8:	cmp	r0, #0
   4b3dc:	blt	4b41c <fputs@plt+0x45e04>
   4b3e0:	ldr	r0, [sp, #36]	; 0x24
   4b3e4:	mov	r1, #118	; 0x76
   4b3e8:	add	r2, sp, #40	; 0x28
   4b3ec:	mov	r3, #0
   4b3f0:	strb	r7, [sp, #40]	; 0x28
   4b3f4:	strb	r3, [sp, #41]	; 0x29
   4b3f8:	bl	3f800 <fputs@plt+0x3a1e8>
   4b3fc:	cmp	r0, #0
   4b400:	blt	4b41c <fputs@plt+0x45e04>
   4b404:	mov	r1, r7
   4b408:	mov	r2, r8
   4b40c:	ldr	r0, [sp, #36]	; 0x24
   4b410:	bl	3e9e8 <fputs@plt+0x393d0>
   4b414:	and	r4, r0, r0, asr #31
   4b418:	b	4b420 <fputs@plt+0x45e08>
   4b41c:	mov	r4, r0
   4b420:	ldr	r0, [sp, #36]	; 0x24
   4b424:	cmp	r0, #0
   4b428:	beq	4b430 <fputs@plt+0x45e18>
   4b42c:	bl	3a9b0 <fputs@plt+0x35398>
   4b430:	ldr	r1, [sp, #28]
   4b434:	mov	r0, r4
   4b438:	ldr	r2, [sp, #44]	; 0x2c
   4b43c:	ldr	r3, [r1]
   4b440:	cmp	r2, r3
   4b444:	bne	4b49c <fputs@plt+0x45e84>
   4b448:	add	sp, sp, #52	; 0x34
   4b44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b450:	mov	r0, r4
   4b454:	bl	30b4c <fputs@plt+0x2b534>
   4b458:	cmp	r0, #0
   4b45c:	bne	4b344 <fputs@plt+0x45d2c>
   4b460:	ldr	r0, [pc, #292]	; 4b58c <fputs@plt+0x45f74>
   4b464:	movw	r2, #293	; 0x125
   4b468:	ldr	r1, [pc, #288]	; 4b590 <fputs@plt+0x45f78>
   4b46c:	ldr	r3, [pc, #288]	; 4b594 <fputs@plt+0x45f7c>
   4b470:	add	r0, pc, r0
   4b474:	add	r1, pc, r1
   4b478:	add	r3, pc, r3
   4b47c:	bl	76ea0 <fputs@plt+0x71888>
   4b480:	mvn	r4, #21
   4b484:	b	4b420 <fputs@plt+0x45e08>
   4b488:	ldr	r4, [pc, #264]	; 4b598 <fputs@plt+0x45f80>
   4b48c:	add	r4, pc, r4
   4b490:	b	4b394 <fputs@plt+0x45d7c>
   4b494:	mvn	r4, #106	; 0x6a
   4b498:	b	4b420 <fputs@plt+0x45e08>
   4b49c:	bl	524c <__stack_chk_fail@plt>
   4b4a0:	ldr	r0, [pc, #244]	; 4b59c <fputs@plt+0x45f84>
   4b4a4:	movw	r2, #294	; 0x126
   4b4a8:	ldr	r1, [pc, #240]	; 4b5a0 <fputs@plt+0x45f88>
   4b4ac:	ldr	r3, [pc, #240]	; 4b5a4 <fputs@plt+0x45f8c>
   4b4b0:	add	r0, pc, r0
   4b4b4:	add	r1, pc, r1
   4b4b8:	add	r3, pc, r3
   4b4bc:	bl	76ea0 <fputs@plt+0x71888>
   4b4c0:	b	4b480 <fputs@plt+0x45e68>
   4b4c4:	ldr	r0, [pc, #220]	; 4b5a8 <fputs@plt+0x45f90>
   4b4c8:	movw	r2, #297	; 0x129
   4b4cc:	ldr	r1, [pc, #216]	; 4b5ac <fputs@plt+0x45f94>
   4b4d0:	ldr	r3, [pc, #216]	; 4b5b0 <fputs@plt+0x45f98>
   4b4d4:	add	r0, pc, r0
   4b4d8:	add	r1, pc, r1
   4b4dc:	add	r3, pc, r3
   4b4e0:	bl	76ea0 <fputs@plt+0x71888>
   4b4e4:	mvn	r4, #9
   4b4e8:	b	4b420 <fputs@plt+0x45e08>
   4b4ec:	ldr	r0, [pc, #192]	; 4b5b4 <fputs@plt+0x45f9c>
   4b4f0:	mov	r2, #292	; 0x124
   4b4f4:	ldr	r1, [pc, #188]	; 4b5b8 <fputs@plt+0x45fa0>
   4b4f8:	ldr	r3, [pc, #188]	; 4b5bc <fputs@plt+0x45fa4>
   4b4fc:	add	r0, pc, r0
   4b500:	add	r1, pc, r1
   4b504:	add	r3, pc, r3
   4b508:	bl	76ea0 <fputs@plt+0x71888>
   4b50c:	b	4b480 <fputs@plt+0x45e68>
   4b510:	ldr	r0, [pc, #168]	; 4b5c0 <fputs@plt+0x45fa8>
   4b514:	mov	r2, #296	; 0x128
   4b518:	ldr	r1, [pc, #164]	; 4b5c4 <fputs@plt+0x45fac>
   4b51c:	ldr	r3, [pc, #164]	; 4b5c8 <fputs@plt+0x45fb0>
   4b520:	add	r0, pc, r0
   4b524:	add	r1, pc, r1
   4b528:	add	r3, pc, r3
   4b52c:	bl	76ea0 <fputs@plt+0x71888>
   4b530:	b	4b480 <fputs@plt+0x45e68>
   4b534:	ldr	r0, [pc, #144]	; 4b5cc <fputs@plt+0x45fb4>
   4b538:	movw	r2, #295	; 0x127
   4b53c:	ldr	r1, [pc, #140]	; 4b5d0 <fputs@plt+0x45fb8>
   4b540:	ldr	r3, [pc, #140]	; 4b5d4 <fputs@plt+0x45fbc>
   4b544:	add	r0, pc, r0
   4b548:	add	r1, pc, r1
   4b54c:	add	r3, pc, r3
   4b550:	bl	76ea0 <fputs@plt+0x71888>
   4b554:	b	4b480 <fputs@plt+0x45e68>
   4b558:	ldr	r3, [sp, #36]	; 0x24
   4b55c:	mov	r4, r0
   4b560:	cmp	r3, #0
   4b564:	beq	4b570 <fputs@plt+0x45f58>
   4b568:	mov	r0, r3
   4b56c:	bl	3a9b0 <fputs@plt+0x35398>
   4b570:	mov	r0, r4
   4b574:	bl	54f8 <_Unwind_Resume@plt>
   4b578:	andeq	r5, r6, ip, lsl #17
   4b57c:	andeq	r0, r0, r0, asr #8
   4b580:	andeq	lr, r3, ip, lsl #19
   4b584:	andeq	r1, r4, r0, ror r9
   4b588:	andeq	r7, r3, r8, ror #3
   4b58c:	andeq	r1, r4, r8, lsr #25
   4b590:	andeq	r1, r4, r4, asr ip
   4b594:	andeq	r1, r4, r0, ror #23
   4b598:	strdeq	lr, [r3], -r4
   4b59c:	ldrdeq	r0, [r4], -r4
   4b5a0:	andeq	r1, r4, r4, lsl ip
   4b5a4:	andeq	r1, r4, r0, lsr #23
   4b5a8:	andeq	ip, r3, r0, ror #24
   4b5ac:	strdeq	r1, [r4], -r0
   4b5b0:	andeq	r1, r4, ip, ror fp
   4b5b4:	andeq	pc, r3, ip, lsl #16
   4b5b8:	andeq	r1, r4, r8, asr #23
   4b5bc:	andeq	r1, r4, r4, asr fp
   4b5c0:	andeq	r0, r4, r8, ror #10
   4b5c4:	andeq	r1, r4, r4, lsr #23
   4b5c8:	andeq	r1, r4, r0, lsr fp
   4b5cc:	andeq	r0, r4, r4, ror #8
   4b5d0:	andeq	r1, r4, r0, lsl #23
   4b5d4:	andeq	r1, r4, ip, lsl #22
   4b5d8:	ldr	ip, [pc, #624]	; 4b850 <fputs@plt+0x46238>
   4b5dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b5e0:	subs	r5, r0, #0
   4b5e4:	ldr	r0, [pc, #616]	; 4b854 <fputs@plt+0x4623c>
   4b5e8:	add	ip, pc, ip
   4b5ec:	mov	r4, r3
   4b5f0:	sub	sp, sp, #44	; 0x2c
   4b5f4:	mov	r3, ip
   4b5f8:	mov	sl, r2
   4b5fc:	ldr	r6, [ip, r0]
   4b600:	mov	r2, #0
   4b604:	mov	r9, r1
   4b608:	ldr	r7, [sp, #80]	; 0x50
   4b60c:	ldr	fp, [sp, #84]	; 0x54
   4b610:	ldr	r3, [r6]
   4b614:	str	r2, [sp, #28]
   4b618:	ldr	r8, [sp, #88]	; 0x58
   4b61c:	str	r3, [sp, #36]	; 0x24
   4b620:	beq	4b7c0 <fputs@plt+0x461a8>
   4b624:	cmp	r4, #0
   4b628:	beq	4b638 <fputs@plt+0x46020>
   4b62c:	ldrb	r3, [r4]
   4b630:	cmp	r3, #0
   4b634:	bne	4b744 <fputs@plt+0x4612c>
   4b638:	mov	r0, r7
   4b63c:	bl	30d10 <fputs@plt+0x2b6f8>
   4b640:	cmp	r0, #0
   4b644:	beq	4b79c <fputs@plt+0x46184>
   4b648:	cmp	r8, #0
   4b64c:	beq	4b80c <fputs@plt+0x461f4>
   4b650:	mov	r0, r5
   4b654:	bl	29b1c <fputs@plt+0x24504>
   4b658:	cmp	r0, #0
   4b65c:	bne	4b7e4 <fputs@plt+0x461cc>
   4b660:	ldr	r3, [r5, #4]
   4b664:	sub	r3, r3, #1
   4b668:	cmp	r3, #3
   4b66c:	bhi	4b788 <fputs@plt+0x46170>
   4b670:	cmp	r4, #0
   4b674:	beq	4b77c <fputs@plt+0x46164>
   4b678:	ldr	r3, [pc, #472]	; 4b858 <fputs@plt+0x46240>
   4b67c:	mov	r0, r5
   4b680:	ldr	ip, [pc, #468]	; 4b85c <fputs@plt+0x46244>
   4b684:	mov	r1, r9
   4b688:	add	r3, pc, r3
   4b68c:	str	r3, [sp, #12]
   4b690:	add	r3, sp, #28
   4b694:	str	r3, [sp, #8]
   4b698:	ldr	r3, [pc, #448]	; 4b860 <fputs@plt+0x46248>
   4b69c:	add	ip, pc, ip
   4b6a0:	str	fp, [sp, #4]
   4b6a4:	mov	r2, sl
   4b6a8:	str	r4, [sp, #16]
   4b6ac:	add	r3, pc, r3
   4b6b0:	str	r7, [sp, #20]
   4b6b4:	str	ip, [sp]
   4b6b8:	bl	4a534 <fputs@plt+0x44f1c>
   4b6bc:	cmp	r0, #0
   4b6c0:	blt	4b714 <fputs@plt+0x460fc>
   4b6c4:	ldr	r2, [pc, #408]	; 4b864 <fputs@plt+0x4624c>
   4b6c8:	mov	r1, #118	; 0x76
   4b6cc:	ldr	r0, [sp, #28]
   4b6d0:	add	r2, pc, r2
   4b6d4:	bl	3f800 <fputs@plt+0x3a1e8>
   4b6d8:	cmp	r0, #0
   4b6dc:	blt	4b714 <fputs@plt+0x460fc>
   4b6e0:	ldr	r0, [sp, #28]
   4b6e4:	mov	r1, #115	; 0x73
   4b6e8:	add	r2, sp, #32
   4b6ec:	bl	3e9e8 <fputs@plt+0x393d0>
   4b6f0:	cmp	r0, #0
   4b6f4:	blt	4b714 <fputs@plt+0x460fc>
   4b6f8:	ldr	r0, [sp, #32]
   4b6fc:	bl	54ec <__strdup@plt>
   4b700:	cmp	r0, #0
   4b704:	beq	4b790 <fputs@plt+0x46178>
   4b708:	str	r0, [r8]
   4b70c:	mov	r4, #0
   4b710:	b	4b718 <fputs@plt+0x46100>
   4b714:	mov	r4, r0
   4b718:	ldr	r0, [sp, #28]
   4b71c:	cmp	r0, #0
   4b720:	beq	4b728 <fputs@plt+0x46110>
   4b724:	bl	3a9b0 <fputs@plt+0x35398>
   4b728:	ldr	r2, [sp, #36]	; 0x24
   4b72c:	mov	r0, r4
   4b730:	ldr	r3, [r6]
   4b734:	cmp	r2, r3
   4b738:	bne	4b798 <fputs@plt+0x46180>
   4b73c:	add	sp, sp, #44	; 0x2c
   4b740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b744:	mov	r0, r4
   4b748:	bl	30b4c <fputs@plt+0x2b534>
   4b74c:	cmp	r0, #0
   4b750:	bne	4b638 <fputs@plt+0x46020>
   4b754:	ldr	r0, [pc, #268]	; 4b868 <fputs@plt+0x46250>
   4b758:	mov	r2, #332	; 0x14c
   4b75c:	ldr	r1, [pc, #264]	; 4b86c <fputs@plt+0x46254>
   4b760:	ldr	r3, [pc, #264]	; 4b870 <fputs@plt+0x46258>
   4b764:	add	r0, pc, r0
   4b768:	add	r1, pc, r1
   4b76c:	add	r3, pc, r3
   4b770:	bl	76ea0 <fputs@plt+0x71888>
   4b774:	mvn	r4, #21
   4b778:	b	4b718 <fputs@plt+0x46100>
   4b77c:	ldr	r4, [pc, #240]	; 4b874 <fputs@plt+0x4625c>
   4b780:	add	r4, pc, r4
   4b784:	b	4b678 <fputs@plt+0x46060>
   4b788:	mvn	r4, #106	; 0x6a
   4b78c:	b	4b718 <fputs@plt+0x46100>
   4b790:	mvn	r4, #11
   4b794:	b	4b718 <fputs@plt+0x46100>
   4b798:	bl	524c <__stack_chk_fail@plt>
   4b79c:	ldr	r0, [pc, #212]	; 4b878 <fputs@plt+0x46260>
   4b7a0:	movw	r2, #333	; 0x14d
   4b7a4:	ldr	r1, [pc, #208]	; 4b87c <fputs@plt+0x46264>
   4b7a8:	ldr	r3, [pc, #208]	; 4b880 <fputs@plt+0x46268>
   4b7ac:	add	r0, pc, r0
   4b7b0:	add	r1, pc, r1
   4b7b4:	add	r3, pc, r3
   4b7b8:	bl	76ea0 <fputs@plt+0x71888>
   4b7bc:	b	4b774 <fputs@plt+0x4615c>
   4b7c0:	ldr	r0, [pc, #188]	; 4b884 <fputs@plt+0x4626c>
   4b7c4:	movw	r2, #331	; 0x14b
   4b7c8:	ldr	r1, [pc, #184]	; 4b888 <fputs@plt+0x46270>
   4b7cc:	ldr	r3, [pc, #184]	; 4b88c <fputs@plt+0x46274>
   4b7d0:	add	r0, pc, r0
   4b7d4:	add	r1, pc, r1
   4b7d8:	add	r3, pc, r3
   4b7dc:	bl	76ea0 <fputs@plt+0x71888>
   4b7e0:	b	4b774 <fputs@plt+0x4615c>
   4b7e4:	ldr	r0, [pc, #164]	; 4b890 <fputs@plt+0x46278>
   4b7e8:	movw	r2, #335	; 0x14f
   4b7ec:	ldr	r1, [pc, #160]	; 4b894 <fputs@plt+0x4627c>
   4b7f0:	ldr	r3, [pc, #160]	; 4b898 <fputs@plt+0x46280>
   4b7f4:	add	r0, pc, r0
   4b7f8:	add	r1, pc, r1
   4b7fc:	add	r3, pc, r3
   4b800:	bl	76ea0 <fputs@plt+0x71888>
   4b804:	mvn	r4, #9
   4b808:	b	4b718 <fputs@plt+0x46100>
   4b80c:	ldr	r0, [pc, #136]	; 4b89c <fputs@plt+0x46284>
   4b810:	movw	r2, #334	; 0x14e
   4b814:	ldr	r1, [pc, #132]	; 4b8a0 <fputs@plt+0x46288>
   4b818:	ldr	r3, [pc, #132]	; 4b8a4 <fputs@plt+0x4628c>
   4b81c:	add	r0, pc, r0
   4b820:	add	r1, pc, r1
   4b824:	add	r3, pc, r3
   4b828:	bl	76ea0 <fputs@plt+0x71888>
   4b82c:	b	4b774 <fputs@plt+0x4615c>
   4b830:	ldr	r3, [sp, #28]
   4b834:	mov	r4, r0
   4b838:	cmp	r3, #0
   4b83c:	beq	4b848 <fputs@plt+0x46230>
   4b840:	mov	r0, r3
   4b844:	bl	3a9b0 <fputs@plt+0x35398>
   4b848:	mov	r0, r4
   4b84c:	bl	54f8 <_Unwind_Resume@plt>
   4b850:	muleq	r6, r0, r5
   4b854:	andeq	r0, r0, r0, asr #8
   4b858:	andeq	lr, r3, r8, lsr #13
   4b85c:	andeq	r1, r4, ip, lsl #13
   4b860:	andeq	r6, r3, r4, lsl #30
   4b864:	andeq	ip, r3, ip, lsr r1
   4b868:			; <UNDEFINED> instruction: 0x000419b4
   4b86c:	andeq	r1, r4, r0, ror #18
   4b870:	andeq	r1, r4, r8, lsr #20
   4b874:	andeq	lr, r3, r0, lsl #26
   4b878:	ldrdeq	pc, [r3], -r8
   4b87c:	andeq	r1, r4, r8, lsl r9
   4b880:	andeq	r1, r4, r0, ror #19
   4b884:	andeq	pc, r3, r8, lsr r5	; <UNPREDICTABLE>
   4b888:	strdeq	r1, [r4], -r4
   4b88c:			; <UNDEFINED> instruction: 0x000419bc
   4b890:	andeq	ip, r3, r0, asr #18
   4b894:	ldrdeq	r1, [r4], -r0
   4b898:	muleq	r4, r8, r9
   4b89c:			; <UNDEFINED> instruction: 0x0003b7bc
   4b8a0:	andeq	r1, r4, r8, lsr #17
   4b8a4:	andeq	r1, r4, r0, ror r9
   4b8a8:	ldr	ip, [pc, #580]	; 4baf4 <fputs@plt+0x464dc>
   4b8ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b8b0:	subs	r5, r0, #0
   4b8b4:	ldr	r0, [pc, #572]	; 4baf8 <fputs@plt+0x464e0>
   4b8b8:	add	ip, pc, ip
   4b8bc:	mov	r4, r3
   4b8c0:	sub	sp, sp, #36	; 0x24
   4b8c4:	mov	r3, ip
   4b8c8:	mov	sl, r2
   4b8cc:	ldr	r6, [ip, r0]
   4b8d0:	mov	r2, #0
   4b8d4:	mov	r9, r1
   4b8d8:	ldr	r7, [sp, #72]	; 0x48
   4b8dc:	ldr	fp, [sp, #76]	; 0x4c
   4b8e0:	ldr	r3, [r6]
   4b8e4:	str	r2, [sp, #24]
   4b8e8:	ldr	r8, [sp, #80]	; 0x50
   4b8ec:	str	r3, [sp, #28]
   4b8f0:	beq	4bab0 <fputs@plt+0x46498>
   4b8f4:	cmp	r4, #0
   4b8f8:	beq	4b908 <fputs@plt+0x462f0>
   4b8fc:	ldrb	r3, [r4]
   4b900:	cmp	r3, #0
   4b904:	bne	4b9f0 <fputs@plt+0x463d8>
   4b908:	mov	r0, r7
   4b90c:	bl	30d10 <fputs@plt+0x2b6f8>
   4b910:	cmp	r0, #0
   4b914:	beq	4ba8c <fputs@plt+0x46474>
   4b918:	cmp	r8, #0
   4b91c:	beq	4ba68 <fputs@plt+0x46450>
   4b920:	mov	r0, r5
   4b924:	bl	29b1c <fputs@plt+0x24504>
   4b928:	cmp	r0, #0
   4b92c:	bne	4ba40 <fputs@plt+0x46428>
   4b930:	ldr	r3, [r5, #4]
   4b934:	sub	r3, r3, #1
   4b938:	cmp	r3, #3
   4b93c:	bhi	4ba34 <fputs@plt+0x4641c>
   4b940:	cmp	r4, #0
   4b944:	beq	4ba28 <fputs@plt+0x46410>
   4b948:	ldr	r3, [pc, #428]	; 4bafc <fputs@plt+0x464e4>
   4b94c:	mov	r0, r5
   4b950:	ldr	ip, [pc, #424]	; 4bb00 <fputs@plt+0x464e8>
   4b954:	mov	r1, r9
   4b958:	add	r3, pc, r3
   4b95c:	str	r3, [sp, #12]
   4b960:	add	r3, sp, #24
   4b964:	str	r3, [sp, #8]
   4b968:	ldr	r3, [pc, #404]	; 4bb04 <fputs@plt+0x464ec>
   4b96c:	add	ip, pc, ip
   4b970:	str	fp, [sp, #4]
   4b974:	mov	r2, sl
   4b978:	str	r4, [sp, #16]
   4b97c:	add	r3, pc, r3
   4b980:	str	r7, [sp, #20]
   4b984:	str	ip, [sp]
   4b988:	bl	4a534 <fputs@plt+0x44f1c>
   4b98c:	cmp	r0, #0
   4b990:	blt	4b9c0 <fputs@plt+0x463a8>
   4b994:	ldr	r0, [sp, #24]
   4b998:	mov	r1, #118	; 0x76
   4b99c:	mov	r2, #0
   4b9a0:	bl	3f800 <fputs@plt+0x3a1e8>
   4b9a4:	cmp	r0, #0
   4b9a8:	blt	4b9c0 <fputs@plt+0x463a8>
   4b9ac:	mov	r1, r8
   4b9b0:	ldr	r0, [sp, #24]
   4b9b4:	bl	4201c <fputs@plt+0x3ca04>
   4b9b8:	and	r4, r0, r0, asr #31
   4b9bc:	b	4b9c4 <fputs@plt+0x463ac>
   4b9c0:	mov	r4, r0
   4b9c4:	ldr	r0, [sp, #24]
   4b9c8:	cmp	r0, #0
   4b9cc:	beq	4b9d4 <fputs@plt+0x463bc>
   4b9d0:	bl	3a9b0 <fputs@plt+0x35398>
   4b9d4:	ldr	r2, [sp, #28]
   4b9d8:	mov	r0, r4
   4b9dc:	ldr	r3, [r6]
   4b9e0:	cmp	r2, r3
   4b9e4:	bne	4ba3c <fputs@plt+0x46424>
   4b9e8:	add	sp, sp, #36	; 0x24
   4b9ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b9f0:	mov	r0, r4
   4b9f4:	bl	30b4c <fputs@plt+0x2b534>
   4b9f8:	cmp	r0, #0
   4b9fc:	bne	4b908 <fputs@plt+0x462f0>
   4ba00:	ldr	r0, [pc, #256]	; 4bb08 <fputs@plt+0x464f0>
   4ba04:	movw	r2, #373	; 0x175
   4ba08:	ldr	r1, [pc, #252]	; 4bb0c <fputs@plt+0x464f4>
   4ba0c:	ldr	r3, [pc, #252]	; 4bb10 <fputs@plt+0x464f8>
   4ba10:	add	r0, pc, r0
   4ba14:	add	r1, pc, r1
   4ba18:	add	r3, pc, r3
   4ba1c:	bl	76ea0 <fputs@plt+0x71888>
   4ba20:	mvn	r4, #21
   4ba24:	b	4b9c4 <fputs@plt+0x463ac>
   4ba28:	ldr	r4, [pc, #228]	; 4bb14 <fputs@plt+0x464fc>
   4ba2c:	add	r4, pc, r4
   4ba30:	b	4b948 <fputs@plt+0x46330>
   4ba34:	mvn	r4, #106	; 0x6a
   4ba38:	b	4b9c4 <fputs@plt+0x463ac>
   4ba3c:	bl	524c <__stack_chk_fail@plt>
   4ba40:	ldr	r0, [pc, #208]	; 4bb18 <fputs@plt+0x46500>
   4ba44:	mov	r2, #376	; 0x178
   4ba48:	ldr	r1, [pc, #204]	; 4bb1c <fputs@plt+0x46504>
   4ba4c:	ldr	r3, [pc, #204]	; 4bb20 <fputs@plt+0x46508>
   4ba50:	add	r0, pc, r0
   4ba54:	add	r1, pc, r1
   4ba58:	add	r3, pc, r3
   4ba5c:	bl	76ea0 <fputs@plt+0x71888>
   4ba60:	mvn	r4, #9
   4ba64:	b	4b9c4 <fputs@plt+0x463ac>
   4ba68:	ldr	r0, [pc, #180]	; 4bb24 <fputs@plt+0x4650c>
   4ba6c:	movw	r2, #375	; 0x177
   4ba70:	ldr	r1, [pc, #176]	; 4bb28 <fputs@plt+0x46510>
   4ba74:	ldr	r3, [pc, #176]	; 4bb2c <fputs@plt+0x46514>
   4ba78:	add	r0, pc, r0
   4ba7c:	add	r1, pc, r1
   4ba80:	add	r3, pc, r3
   4ba84:	bl	76ea0 <fputs@plt+0x71888>
   4ba88:	b	4ba20 <fputs@plt+0x46408>
   4ba8c:	ldr	r0, [pc, #156]	; 4bb30 <fputs@plt+0x46518>
   4ba90:	movw	r2, #374	; 0x176
   4ba94:	ldr	r1, [pc, #152]	; 4bb34 <fputs@plt+0x4651c>
   4ba98:	ldr	r3, [pc, #152]	; 4bb38 <fputs@plt+0x46520>
   4ba9c:	add	r0, pc, r0
   4baa0:	add	r1, pc, r1
   4baa4:	add	r3, pc, r3
   4baa8:	bl	76ea0 <fputs@plt+0x71888>
   4baac:	b	4ba20 <fputs@plt+0x46408>
   4bab0:	ldr	r0, [pc, #132]	; 4bb3c <fputs@plt+0x46524>
   4bab4:	mov	r2, #372	; 0x174
   4bab8:	ldr	r1, [pc, #128]	; 4bb40 <fputs@plt+0x46528>
   4babc:	ldr	r3, [pc, #128]	; 4bb44 <fputs@plt+0x4652c>
   4bac0:	add	r0, pc, r0
   4bac4:	add	r1, pc, r1
   4bac8:	add	r3, pc, r3
   4bacc:	bl	76ea0 <fputs@plt+0x71888>
   4bad0:	b	4ba20 <fputs@plt+0x46408>
   4bad4:	ldr	r3, [sp, #24]
   4bad8:	mov	r4, r0
   4badc:	cmp	r3, #0
   4bae0:	beq	4baec <fputs@plt+0x464d4>
   4bae4:	mov	r0, r3
   4bae8:	bl	3a9b0 <fputs@plt+0x35398>
   4baec:	mov	r0, r4
   4baf0:	bl	54f8 <_Unwind_Resume@plt>
   4baf4:	andeq	r5, r6, r0, asr #5
   4baf8:	andeq	r0, r0, r0, asr #8
   4bafc:	ldrdeq	lr, [r3], -r8
   4bb00:			; <UNDEFINED> instruction: 0x000413bc
   4bb04:	andeq	r6, r3, r4, lsr ip
   4bb08:	andeq	r1, r4, r8, lsl #14
   4bb0c:			; <UNDEFINED> instruction: 0x000416b4
   4bb10:	andeq	r1, r4, r0, ror #14
   4bb14:	andeq	lr, r3, r4, asr sl
   4bb18:	andeq	ip, r3, r4, ror #13
   4bb1c:	andeq	r1, r4, r4, ror r6
   4bb20:	andeq	r1, r4, r0, lsr #14
   4bb24:	andeq	fp, r3, r0, ror #10
   4bb28:	andeq	r1, r4, ip, asr #12
   4bb2c:	strdeq	r1, [r4], -r8
   4bb30:	andeq	pc, r3, r8, ror #25
   4bb34:	andeq	r1, r4, r8, lsr #12
   4bb38:	ldrdeq	r1, [r4], -r4
   4bb3c:	andeq	pc, r3, r8, asr #4
   4bb40:	andeq	r1, r4, r4, lsl #12
   4bb44:			; <UNDEFINED> instruction: 0x000416b0
   4bb48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bb4c:	subs	sl, r0, #0
   4bb50:	mov	r4, r2
   4bb54:	mov	r5, r3
   4bb58:	ldr	r8, [sp, #32]
   4bb5c:	beq	4bcb0 <fputs@plt+0x46698>
   4bb60:	ldrb	r3, [sl, #240]	; 0xf0
   4bb64:	tst	r3, #1
   4bb68:	beq	4bc38 <fputs@plt+0x46620>
   4bb6c:	ldr	r0, [sl, #4]
   4bb70:	cmp	r0, #0
   4bb74:	beq	4bc88 <fputs@plt+0x46670>
   4bb78:	bl	29b1c <fputs@plt+0x24504>
   4bb7c:	subs	r9, r0, #0
   4bb80:	bne	4bc60 <fputs@plt+0x46648>
   4bb84:	ldr	r3, [sl, #4]
   4bb88:	ldr	r3, [r3, #4]
   4bb8c:	sub	r3, r3, #1
   4bb90:	cmp	r3, #3
   4bb94:	bhi	4bc30 <fputs@plt+0x46618>
   4bb98:	mov	r0, sl
   4bb9c:	bl	3ade0 <fputs@plt+0x357c8>
   4bba0:	subs	r3, r0, #0
   4bba4:	beq	4bbd4 <fputs@plt+0x465bc>
   4bba8:	ldrd	r2, [r3, #8]
   4bbac:	bic	r6, r4, r2
   4bbb0:	bic	r7, r5, r3
   4bbb4:	orrs	r1, r6, r7
   4bbb8:	beq	4bc20 <fputs@plt+0x46608>
   4bbbc:	mov	r6, #1
   4bbc0:	mov	r7, #0
   4bbc4:	and	r2, r2, r6
   4bbc8:	and	r3, r3, r7
   4bbcc:	orrs	r1, r2, r3
   4bbd0:	bne	4bbf8 <fputs@plt+0x465e0>
   4bbd4:	ldr	r1, [sl, #32]
   4bbd8:	ldr	r0, [sl, #4]
   4bbdc:	cmp	r1, #0
   4bbe0:	beq	4bc0c <fputs@plt+0x465f4>
   4bbe4:	str	r8, [sp, #32]
   4bbe8:	mov	r2, r4
   4bbec:	mov	r3, r5
   4bbf0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bbf4:	b	2e988 <fputs@plt+0x29370>
   4bbf8:	str	r8, [sp, #32]
   4bbfc:	mov	r2, r4
   4bc00:	mov	r3, r5
   4bc04:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bc08:	b	43c40 <fputs@plt+0x3e628>
   4bc0c:	mov	r2, r4
   4bc10:	mov	r3, r5
   4bc14:	str	r8, [sp, #32]
   4bc18:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4bc1c:	b	2f13c <fputs@plt+0x29b24>
   4bc20:	bl	42d38 <fputs@plt+0x3d720>
   4bc24:	str	r0, [r8]
   4bc28:	mov	r0, r9
   4bc2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4bc30:	mvn	r9, #106	; 0x6a
   4bc34:	b	4bc28 <fputs@plt+0x46610>
   4bc38:	ldr	r0, [pc, #152]	; 4bcd8 <fputs@plt+0x466c0>
   4bc3c:	movw	r2, #447	; 0x1bf
   4bc40:	ldr	r1, [pc, #148]	; 4bcdc <fputs@plt+0x466c4>
   4bc44:	mvn	r9, #0
   4bc48:	ldr	r3, [pc, #144]	; 4bce0 <fputs@plt+0x466c8>
   4bc4c:	add	r0, pc, r0
   4bc50:	add	r1, pc, r1
   4bc54:	add	r3, pc, r3
   4bc58:	bl	76ea0 <fputs@plt+0x71888>
   4bc5c:	b	4bc28 <fputs@plt+0x46610>
   4bc60:	ldr	r0, [pc, #124]	; 4bce4 <fputs@plt+0x466cc>
   4bc64:	movw	r2, #449	; 0x1c1
   4bc68:	ldr	r1, [pc, #120]	; 4bce8 <fputs@plt+0x466d0>
   4bc6c:	mvn	r9, #9
   4bc70:	ldr	r3, [pc, #116]	; 4bcec <fputs@plt+0x466d4>
   4bc74:	add	r0, pc, r0
   4bc78:	add	r1, pc, r1
   4bc7c:	add	r3, pc, r3
   4bc80:	bl	76ea0 <fputs@plt+0x71888>
   4bc84:	b	4bc28 <fputs@plt+0x46610>
   4bc88:	ldr	r0, [pc, #96]	; 4bcf0 <fputs@plt+0x466d8>
   4bc8c:	mov	r2, #448	; 0x1c0
   4bc90:	ldr	r1, [pc, #92]	; 4bcf4 <fputs@plt+0x466dc>
   4bc94:	mvn	r9, #21
   4bc98:	ldr	r3, [pc, #88]	; 4bcf8 <fputs@plt+0x466e0>
   4bc9c:	add	r0, pc, r0
   4bca0:	add	r1, pc, r1
   4bca4:	add	r3, pc, r3
   4bca8:	bl	76ea0 <fputs@plt+0x71888>
   4bcac:	b	4bc28 <fputs@plt+0x46610>
   4bcb0:	ldr	r0, [pc, #68]	; 4bcfc <fputs@plt+0x466e4>
   4bcb4:	movw	r2, #446	; 0x1be
   4bcb8:	ldr	r1, [pc, #64]	; 4bd00 <fputs@plt+0x466e8>
   4bcbc:	mvn	r9, #21
   4bcc0:	ldr	r3, [pc, #60]	; 4bd04 <fputs@plt+0x466ec>
   4bcc4:	add	r0, pc, r0
   4bcc8:	add	r1, pc, r1
   4bccc:	add	r3, pc, r3
   4bcd0:	bl	76ea0 <fputs@plt+0x71888>
   4bcd4:	b	4bc28 <fputs@plt+0x46610>
   4bcd8:	andeq	pc, r3, r0, lsl sl	; <UNPREDICTABLE>
   4bcdc:	andeq	r1, r4, r8, ror r4
   4bce0:	muleq	r4, r0, r5
   4bce4:	andeq	r1, r4, r8, lsl #9
   4bce8:	andeq	r1, r4, r0, asr r4
   4bcec:	andeq	r1, r4, r8, ror #10
   4bcf0:	andeq	r1, r4, r4, asr r4
   4bcf4:	andeq	r1, r4, r8, lsr #8
   4bcf8:	andeq	r1, r4, r0, asr #10
   4bcfc:	muleq	r3, r0, r9
   4bd00:	andeq	r1, r4, r0, lsl #8
   4bd04:	andeq	r1, r4, r8, lsl r5
   4bd08:	ldr	r3, [pc, #556]	; 4bf3c <fputs@plt+0x46924>
   4bd0c:	ldr	r2, [pc, #556]	; 4bf40 <fputs@plt+0x46928>
   4bd10:	add	r3, pc, r3
   4bd14:	push	{r4, r5, r6, lr}
   4bd18:	subs	r4, r0, #0
   4bd1c:	ldr	r5, [r3, r2]
   4bd20:	sub	sp, sp, #24
   4bd24:	mov	r6, r1
   4bd28:	mov	r1, #0
   4bd2c:	str	r1, [sp, #12]
   4bd30:	ldr	r3, [r5]
   4bd34:	str	r3, [sp, #20]
   4bd38:	beq	4bed0 <fputs@plt+0x468b8>
   4bd3c:	ldrb	r3, [r4, #240]	; 0xf0
   4bd40:	tst	r3, #1
   4bd44:	beq	4bea8 <fputs@plt+0x46890>
   4bd48:	ldr	r0, [r4, #4]
   4bd4c:	cmp	r0, #0
   4bd50:	beq	4be80 <fputs@plt+0x46868>
   4bd54:	bl	29b1c <fputs@plt+0x24504>
   4bd58:	cmp	r0, #0
   4bd5c:	bne	4bef4 <fputs@plt+0x468dc>
   4bd60:	ldr	r3, [r4, #4]
   4bd64:	ldr	r3, [r3, #4]
   4bd68:	sub	r3, r3, #1
   4bd6c:	cmp	r3, #3
   4bd70:	bhi	4be74 <fputs@plt+0x4685c>
   4bd74:	cmp	r6, #0
   4bd78:	mov	r0, r4
   4bd7c:	mov	r2, #12
   4bd80:	blt	4bde4 <fputs@plt+0x467cc>
   4bd84:	add	r1, sp, #12
   4bd88:	movt	r2, #32
   4bd8c:	mov	r3, #0
   4bd90:	str	r1, [sp]
   4bd94:	bl	4bb48 <fputs@plt+0x46530>
   4bd98:	cmp	r0, #0
   4bd9c:	blt	4bdfc <fputs@plt+0x467e4>
   4bda0:	mov	r1, r6
   4bda4:	ldr	r0, [sp, #12]
   4bda8:	bl	43040 <fputs@plt+0x3da28>
   4bdac:	cmp	r0, #0
   4bdb0:	ble	4be04 <fputs@plt+0x467ec>
   4bdb4:	mov	r4, #1
   4bdb8:	ldr	r0, [sp, #12]
   4bdbc:	cmp	r0, #0
   4bdc0:	beq	4bdc8 <fputs@plt+0x467b0>
   4bdc4:	bl	42dd8 <fputs@plt+0x3d7c0>
   4bdc8:	ldr	r2, [sp, #20]
   4bdcc:	mov	r0, r4
   4bdd0:	ldr	r3, [r5]
   4bdd4:	cmp	r2, r3
   4bdd8:	bne	4be7c <fputs@plt+0x46864>
   4bddc:	add	sp, sp, #24
   4bde0:	pop	{r4, r5, r6, pc}
   4bde4:	add	r1, sp, #12
   4bde8:	mov	r3, #0
   4bdec:	str	r1, [sp]
   4bdf0:	bl	4bb48 <fputs@plt+0x46530>
   4bdf4:	cmp	r0, #0
   4bdf8:	bge	4be08 <fputs@plt+0x467f0>
   4bdfc:	mov	r4, r0
   4be00:	b	4bdb8 <fputs@plt+0x467a0>
   4be04:	beq	4be4c <fputs@plt+0x46834>
   4be08:	bl	4e44 <getuid@plt>
   4be0c:	mov	r4, r0
   4be10:	add	r6, sp, #16
   4be14:	ldr	r0, [sp, #12]
   4be18:	mov	r1, r6
   4be1c:	bl	42f98 <fputs@plt+0x3d980>
   4be20:	cmp	r0, #0
   4be24:	blt	4be5c <fputs@plt+0x46844>
   4be28:	ldr	r3, [sp, #16]
   4be2c:	cmp	r3, r4
   4be30:	beq	4bdb4 <fputs@plt+0x4679c>
   4be34:	cmp	r4, #0
   4be38:	beq	4be44 <fputs@plt+0x4682c>
   4be3c:	cmp	r3, #0
   4be40:	beq	4bdb4 <fputs@plt+0x4679c>
   4be44:	mov	r4, #0
   4be48:	b	4bdb8 <fputs@plt+0x467a0>
   4be4c:	bl	4e44 <getuid@plt>
   4be50:	subs	r4, r0, #0
   4be54:	beq	4bdb8 <fputs@plt+0x467a0>
   4be58:	b	4be10 <fputs@plt+0x467f8>
   4be5c:	mov	r1, r6
   4be60:	ldr	r0, [sp, #12]
   4be64:	bl	42ef0 <fputs@plt+0x3d8d8>
   4be68:	cmp	r0, #0
   4be6c:	blt	4be44 <fputs@plt+0x4682c>
   4be70:	b	4be28 <fputs@plt+0x46810>
   4be74:	mvn	r4, #106	; 0x6a
   4be78:	b	4bdb8 <fputs@plt+0x467a0>
   4be7c:	bl	524c <__stack_chk_fail@plt>
   4be80:	ldr	r0, [pc, #188]	; 4bf44 <fputs@plt+0x4692c>
   4be84:	mov	r2, #484	; 0x1e4
   4be88:	ldr	r1, [pc, #184]	; 4bf48 <fputs@plt+0x46930>
   4be8c:	ldr	r3, [pc, #184]	; 4bf4c <fputs@plt+0x46934>
   4be90:	add	r0, pc, r0
   4be94:	add	r1, pc, r1
   4be98:	add	r3, pc, r3
   4be9c:	bl	76ea0 <fputs@plt+0x71888>
   4bea0:	mvn	r4, #21
   4bea4:	b	4bdb8 <fputs@plt+0x467a0>
   4bea8:	ldr	r0, [pc, #160]	; 4bf50 <fputs@plt+0x46938>
   4beac:	movw	r2, #483	; 0x1e3
   4beb0:	ldr	r1, [pc, #156]	; 4bf54 <fputs@plt+0x4693c>
   4beb4:	ldr	r3, [pc, #156]	; 4bf58 <fputs@plt+0x46940>
   4beb8:	add	r0, pc, r0
   4bebc:	add	r1, pc, r1
   4bec0:	add	r3, pc, r3
   4bec4:	bl	76ea0 <fputs@plt+0x71888>
   4bec8:	mvn	r4, #0
   4becc:	b	4bdb8 <fputs@plt+0x467a0>
   4bed0:	ldr	r0, [pc, #132]	; 4bf5c <fputs@plt+0x46944>
   4bed4:	movw	r2, #482	; 0x1e2
   4bed8:	ldr	r1, [pc, #128]	; 4bf60 <fputs@plt+0x46948>
   4bedc:	ldr	r3, [pc, #128]	; 4bf64 <fputs@plt+0x4694c>
   4bee0:	add	r0, pc, r0
   4bee4:	add	r1, pc, r1
   4bee8:	add	r3, pc, r3
   4beec:	bl	76ea0 <fputs@plt+0x71888>
   4bef0:	b	4bea0 <fputs@plt+0x46888>
   4bef4:	ldr	r0, [pc, #108]	; 4bf68 <fputs@plt+0x46950>
   4bef8:	movw	r2, #485	; 0x1e5
   4befc:	ldr	r1, [pc, #104]	; 4bf6c <fputs@plt+0x46954>
   4bf00:	ldr	r3, [pc, #104]	; 4bf70 <fputs@plt+0x46958>
   4bf04:	add	r0, pc, r0
   4bf08:	add	r1, pc, r1
   4bf0c:	add	r3, pc, r3
   4bf10:	bl	76ea0 <fputs@plt+0x71888>
   4bf14:	mvn	r4, #9
   4bf18:	b	4bdb8 <fputs@plt+0x467a0>
   4bf1c:	ldr	r3, [sp, #12]
   4bf20:	mov	r4, r0
   4bf24:	cmp	r3, #0
   4bf28:	beq	4bf34 <fputs@plt+0x4691c>
   4bf2c:	mov	r0, r3
   4bf30:	bl	42dd8 <fputs@plt+0x3d7c0>
   4bf34:	mov	r0, r4
   4bf38:	bl	54f8 <_Unwind_Resume@plt>
   4bf3c:	andeq	r4, r6, r8, ror #28
   4bf40:	andeq	r0, r0, r0, asr #8
   4bf44:	andeq	r1, r4, r0, ror #4
   4bf48:	andeq	r1, r4, r4, lsr r2
   4bf4c:	andeq	r1, r4, r8, lsl r3
   4bf50:	andeq	pc, r3, r4, lsr #15
   4bf54:	andeq	r1, r4, ip, lsl #4
   4bf58:	strdeq	r1, [r4], -r0
   4bf5c:	andeq	pc, r3, r4, ror r7	; <UNPREDICTABLE>
   4bf60:	andeq	r1, r4, r4, ror #3
   4bf64:	andeq	r1, r4, r8, asr #5
   4bf68:	strdeq	r1, [r4], -r8
   4bf6c:	andeq	r1, r4, r0, asr #3
   4bf70:	andeq	r1, r4, r4, lsr #5
   4bf74:	cmp	r0, #0
   4bf78:	push	{r3, lr}
   4bf7c:	beq	4bffc <fputs@plt+0x469e4>
   4bf80:	ldrb	r3, [r0, #36]	; 0x24
   4bf84:	cmp	r3, #0
   4bf88:	popeq	{r3, pc}
   4bf8c:	ldr	r3, [r0, #20]
   4bf90:	ldr	r1, [r0, #4]
   4bf94:	cmp	r3, #0
   4bf98:	ldrne	r2, [r0, #24]
   4bf9c:	strne	r2, [r3, #24]
   4bfa0:	ldr	r3, [r0, #24]
   4bfa4:	cmp	r3, #0
   4bfa8:	beq	4bfc8 <fputs@plt+0x469b0>
   4bfac:	ldr	r2, [r0, #20]
   4bfb0:	str	r2, [r3, #20]
   4bfb4:	mov	r3, #0
   4bfb8:	str	r3, [r0, #24]
   4bfbc:	str	r3, [r0, #20]
   4bfc0:	strb	r3, [r0, #36]	; 0x24
   4bfc4:	pop	{r3, pc}
   4bfc8:	ldr	r3, [r1, #1116]	; 0x45c
   4bfcc:	cmp	r0, r3
   4bfd0:	ldreq	r3, [r0, #20]
   4bfd4:	streq	r3, [r1, #1116]	; 0x45c
   4bfd8:	beq	4bfb4 <fputs@plt+0x4699c>
   4bfdc:	ldr	r0, [pc, #56]	; 4c01c <fputs@plt+0x46a04>
   4bfe0:	mov	r2, #79	; 0x4f
   4bfe4:	ldr	r1, [pc, #52]	; 4c020 <fputs@plt+0x46a08>
   4bfe8:	ldr	r3, [pc, #52]	; 4c024 <fputs@plt+0x46a0c>
   4bfec:	add	r0, pc, r0
   4bff0:	add	r1, pc, r1
   4bff4:	add	r3, pc, r3
   4bff8:	bl	76bb0 <fputs@plt+0x71598>
   4bffc:	ldr	r0, [pc, #36]	; 4c028 <fputs@plt+0x46a10>
   4c000:	mov	r2, #74	; 0x4a
   4c004:	ldr	r1, [pc, #32]	; 4c02c <fputs@plt+0x46a14>
   4c008:	ldr	r3, [pc, #32]	; 4c030 <fputs@plt+0x46a18>
   4c00c:	add	r0, pc, r0
   4c010:	add	r1, pc, r1
   4c014:	add	r3, pc, r3
   4c018:	bl	76bb0 <fputs@plt+0x71598>
   4c01c:	strdeq	r7, [r3], -r4
   4c020:	andeq	r1, r4, r0, ror r2
   4c024:	andeq	r1, r4, r4, asr #7
   4c028:	andeq	r1, r4, ip, asr #4
   4c02c:	andeq	r1, r4, r0, asr r2
   4c030:	andeq	r1, r4, r4, lsr #7
   4c034:	cmp	r0, #0
   4c038:	push	{r3, lr}
   4c03c:	beq	4c084 <fputs@plt+0x46a6c>
   4c040:	ldrb	r3, [r0, #36]	; 0x24
   4c044:	cmp	r3, #0
   4c048:	popne	{r3, pc}
   4c04c:	ldr	r3, [r0, #8]
   4c050:	cmp	r3, #0
   4c054:	popeq	{r3, pc}
   4c058:	ldr	r2, [r0, #4]
   4c05c:	mov	r1, #0
   4c060:	ldr	r3, [r2, #1116]	; 0x45c
   4c064:	cmp	r3, #0
   4c068:	str	r3, [r0, #20]
   4c06c:	strne	r0, [r3, #24]
   4c070:	mov	r3, #1
   4c074:	str	r1, [r0, #24]
   4c078:	str	r0, [r2, #1116]	; 0x45c
   4c07c:	strb	r3, [r0, #36]	; 0x24
   4c080:	pop	{r3, pc}
   4c084:	ldr	r0, [pc, #24]	; 4c0a4 <fputs@plt+0x46a8c>
   4c088:	mov	r2, #61	; 0x3d
   4c08c:	ldr	r1, [pc, #20]	; 4c0a8 <fputs@plt+0x46a90>
   4c090:	ldr	r3, [pc, #20]	; 4c0ac <fputs@plt+0x46a94>
   4c094:	add	r0, pc, r0
   4c098:	add	r1, pc, r1
   4c09c:	add	r3, pc, r3
   4c0a0:	bl	76bb0 <fputs@plt+0x71598>
   4c0a4:	andeq	r1, r4, r4, asr #3
   4c0a8:	andeq	r1, r4, r8, asr #3
   4c0ac:	andeq	r1, r4, r4, lsl #6
   4c0b0:	push	{r4, lr}
   4c0b4:	subs	r4, r0, #0
   4c0b8:	beq	4c0d8 <fputs@plt+0x46ac0>
   4c0bc:	ldr	r3, [r4]
   4c0c0:	cmp	r3, #0
   4c0c4:	addne	r3, r3, #1
   4c0c8:	strne	r3, [r4]
   4c0cc:	beq	4c0fc <fputs@plt+0x46ae4>
   4c0d0:	mov	r0, r4
   4c0d4:	pop	{r4, pc}
   4c0d8:	ldr	r0, [pc, #60]	; 4c11c <fputs@plt+0x46b04>
   4c0dc:	mov	r2, #110	; 0x6e
   4c0e0:	ldr	r1, [pc, #56]	; 4c120 <fputs@plt+0x46b08>
   4c0e4:	ldr	r3, [pc, #56]	; 4c124 <fputs@plt+0x46b0c>
   4c0e8:	add	r0, pc, r0
   4c0ec:	add	r1, pc, r1
   4c0f0:	add	r3, pc, r3
   4c0f4:	bl	76ea0 <fputs@plt+0x71888>
   4c0f8:	b	4c0d0 <fputs@plt+0x46ab8>
   4c0fc:	ldr	r0, [pc, #36]	; 4c128 <fputs@plt+0x46b10>
   4c100:	mov	r2, #112	; 0x70
   4c104:	ldr	r1, [pc, #32]	; 4c12c <fputs@plt+0x46b14>
   4c108:	ldr	r3, [pc, #32]	; 4c130 <fputs@plt+0x46b18>
   4c10c:	add	r0, pc, r0
   4c110:	add	r1, pc, r1
   4c114:	add	r3, pc, r3
   4c118:	bl	76bb0 <fputs@plt+0x71598>
   4c11c:	andeq	r1, r4, r0, ror r1
   4c120:	andeq	r1, r4, r4, ror r1
   4c124:	andeq	r1, r4, r0, asr #2
   4c128:	andeq	r1, r4, r8, ror r1
   4c12c:	andeq	r1, r4, r0, asr r1
   4c130:	andeq	r1, r4, ip, lsl r1
   4c134:	ldr	r3, [pc, #280]	; 4c254 <fputs@plt+0x46c3c>
   4c138:	cmp	r1, #0
   4c13c:	ldr	r2, [pc, #276]	; 4c258 <fputs@plt+0x46c40>
   4c140:	add	r3, pc, r3
   4c144:	push	{r4, r5, r6, r7, lr}
   4c148:	sub	sp, sp, #12
   4c14c:	ldr	r5, [r3, r2]
   4c150:	mov	r4, r0
   4c154:	mov	r0, #0
   4c158:	str	r0, [sp]
   4c15c:	ldr	r3, [r5]
   4c160:	str	r3, [sp, #4]
   4c164:	beq	4c1f4 <fputs@plt+0x46bdc>
   4c168:	cmp	r4, #0
   4c16c:	beq	4c1c8 <fputs@plt+0x46bb0>
   4c170:	ldr	r0, [r4, #16]
   4c174:	mov	r2, sp
   4c178:	bl	72d8c <fputs@plt+0x6d774>
   4c17c:	subs	r7, r0, #0
   4c180:	beq	4c1e4 <fputs@plt+0x46bcc>
   4c184:	ldr	r0, [r4, #16]
   4c188:	bl	72fc8 <fputs@plt+0x6d9b0>
   4c18c:	cmp	r0, #0
   4c190:	beq	4c1d8 <fputs@plt+0x46bc0>
   4c194:	ldr	r0, [sp]
   4c198:	mov	r6, #1
   4c19c:	strb	r6, [r4, #37]	; 0x25
   4c1a0:	bl	4e5c <free@plt>
   4c1a4:	mov	r0, r7
   4c1a8:	bl	50464 <fputs@plt+0x4ae4c>
   4c1ac:	ldr	r2, [sp, #4]
   4c1b0:	mov	r0, r6
   4c1b4:	ldr	r3, [r5]
   4c1b8:	cmp	r2, r3
   4c1bc:	bne	4c1f0 <fputs@plt+0x46bd8>
   4c1c0:	add	sp, sp, #12
   4c1c4:	pop	{r4, r5, r6, r7, pc}
   4c1c8:	mov	r0, r4
   4c1cc:	mov	r6, r4
   4c1d0:	bl	4e5c <free@plt>
   4c1d4:	b	4c1ac <fputs@plt+0x46b94>
   4c1d8:	mov	r0, r4
   4c1dc:	bl	4c034 <fputs@plt+0x46a1c>
   4c1e0:	b	4c194 <fputs@plt+0x46b7c>
   4c1e4:	mov	r6, r7
   4c1e8:	ldr	r0, [sp]
   4c1ec:	b	4c1d0 <fputs@plt+0x46bb8>
   4c1f0:	bl	524c <__stack_chk_fail@plt>
   4c1f4:	ldr	r0, [pc, #96]	; 4c25c <fputs@plt+0x46c44>
   4c1f8:	mov	r2, #210	; 0xd2
   4c1fc:	ldr	r1, [pc, #92]	; 4c260 <fputs@plt+0x46c48>
   4c200:	ldr	r3, [pc, #92]	; 4c264 <fputs@plt+0x46c4c>
   4c204:	add	r0, pc, r0
   4c208:	add	r1, pc, r1
   4c20c:	add	r3, pc, r3
   4c210:	bl	76ea0 <fputs@plt+0x71888>
   4c214:	ldr	r0, [sp]
   4c218:	mvn	r6, #21
   4c21c:	b	4c1d0 <fputs@plt+0x46bb8>
   4c220:	mov	r4, r0
   4c224:	mov	r7, #0
   4c228:	ldr	r0, [sp]
   4c22c:	bl	4e5c <free@plt>
   4c230:	cmp	r7, #0
   4c234:	beq	4c240 <fputs@plt+0x46c28>
   4c238:	mov	r0, r7
   4c23c:	bl	50464 <fputs@plt+0x4ae4c>
   4c240:	mov	r0, r4
   4c244:	bl	54f8 <_Unwind_Resume@plt>
   4c248:	mov	r4, r0
   4c24c:	b	4c228 <fputs@plt+0x46c10>
   4c250:	b	4c220 <fputs@plt+0x46c08>
   4c254:	andeq	r4, r6, r8, lsr sl
   4c258:	andeq	r0, r0, r0, asr #8
   4c25c:	andeq	sl, r3, r0, lsr #28
   4c260:	andeq	r1, r4, r8, asr r0
   4c264:	andeq	r1, r4, r8, ror r1
   4c268:	push	{r4, lr}
   4c26c:	subs	r4, r0, #0
   4c270:	beq	4c290 <fputs@plt+0x46c78>
   4c274:	ldr	r3, [r4]
   4c278:	cmp	r3, #0
   4c27c:	beq	4c2d4 <fputs@plt+0x46cbc>
   4c280:	cmp	r3, #1
   4c284:	bls	4c29c <fputs@plt+0x46c84>
   4c288:	sub	r3, r3, #1
   4c28c:	str	r3, [r4]
   4c290:	mov	r0, #0
   4c294:	pop	{r4, pc}
   4c298:	bl	4c134 <fputs@plt+0x46b1c>
   4c29c:	ldr	r0, [r4, #16]
   4c2a0:	bl	72e98 <fputs@plt+0x6d880>
   4c2a4:	subs	r1, r0, #0
   4c2a8:	mov	r0, r4
   4c2ac:	bne	4c298 <fputs@plt+0x46c80>
   4c2b0:	bl	4bf74 <fputs@plt+0x4695c>
   4c2b4:	ldr	r0, [r4, #16]
   4c2b8:	bl	728a0 <fputs@plt+0x6d288>
   4c2bc:	ldr	r0, [r4, #4]
   4c2c0:	bl	2aae4 <fputs@plt+0x254cc>
   4c2c4:	mov	r0, r4
   4c2c8:	bl	4e5c <free@plt>
   4c2cc:	mov	r0, #0
   4c2d0:	pop	{r4, pc}
   4c2d4:	ldr	r0, [pc, #24]	; 4c2f4 <fputs@plt+0x46cdc>
   4c2d8:	mov	r2, #125	; 0x7d
   4c2dc:	ldr	r1, [pc, #20]	; 4c2f8 <fputs@plt+0x46ce0>
   4c2e0:	ldr	r3, [pc, #20]	; 4c2fc <fputs@plt+0x46ce4>
   4c2e4:	add	r0, pc, r0
   4c2e8:	add	r1, pc, r1
   4c2ec:	add	r3, pc, r3
   4c2f0:	bl	76bb0 <fputs@plt+0x71598>
   4c2f4:	andeq	r0, r4, r0, lsr #31
   4c2f8:	andeq	r0, r4, r8, ror pc
   4c2fc:	andeq	r0, r4, r8, asr pc
   4c300:	push	{r4, r5, lr}
   4c304:	subs	r4, r0, #0
   4c308:	sub	sp, sp, #12
   4c30c:	beq	4c3b8 <fputs@plt+0x46da0>
   4c310:	ldrb	r3, [r4, #36]	; 0x24
   4c314:	cmp	r3, #0
   4c318:	beq	4c3f8 <fputs@plt+0x46de0>
   4c31c:	ldr	r3, [r4, #8]
   4c320:	cmp	r3, #0
   4c324:	beq	4c3d8 <fputs@plt+0x46dc0>
   4c328:	bl	4bf74 <fputs@plt+0x4695c>
   4c32c:	mov	r0, r4
   4c330:	bl	4c0b0 <fputs@plt+0x46a98>
   4c334:	ldr	r3, [r4, #8]
   4c338:	mov	r0, r4
   4c33c:	ldr	r1, [r4, #12]
   4c340:	blx	r3
   4c344:	subs	r5, r0, #0
   4c348:	blt	4c378 <fputs@plt+0x46d60>
   4c34c:	beq	4c360 <fputs@plt+0x46d48>
   4c350:	mov	r0, r4
   4c354:	add	sp, sp, #12
   4c358:	pop	{r4, r5, lr}
   4c35c:	b	4c268 <fputs@plt+0x46c50>
   4c360:	mov	r0, r4
   4c364:	bl	4c034 <fputs@plt+0x46a1c>
   4c368:	mov	r0, r4
   4c36c:	add	sp, sp, #12
   4c370:	pop	{r4, r5, lr}
   4c374:	b	4c268 <fputs@plt+0x46c50>
   4c378:	bl	77b7c <fputs@plt+0x72564>
   4c37c:	cmp	r0, #6
   4c380:	ble	4c350 <fputs@plt+0x46d38>
   4c384:	ldr	lr, [pc, #140]	; 4c418 <fputs@plt+0x46e00>
   4c388:	mov	r1, r5
   4c38c:	ldr	ip, [pc, #136]	; 4c41c <fputs@plt+0x46e04>
   4c390:	mov	r3, #312	; 0x138
   4c394:	ldr	r2, [pc, #132]	; 4c420 <fputs@plt+0x46e08>
   4c398:	add	lr, pc, lr
   4c39c:	add	ip, pc, ip
   4c3a0:	str	lr, [sp]
   4c3a4:	add	r2, pc, r2
   4c3a8:	str	ip, [sp, #4]
   4c3ac:	mov	r0, #7
   4c3b0:	bl	76de4 <fputs@plt+0x717cc>
   4c3b4:	b	4c350 <fputs@plt+0x46d38>
   4c3b8:	ldr	r0, [pc, #100]	; 4c424 <fputs@plt+0x46e0c>
   4c3bc:	movw	r2, #302	; 0x12e
   4c3c0:	ldr	r1, [pc, #96]	; 4c428 <fputs@plt+0x46e10>
   4c3c4:	ldr	r3, [pc, #96]	; 4c42c <fputs@plt+0x46e14>
   4c3c8:	add	r0, pc, r0
   4c3cc:	add	r1, pc, r1
   4c3d0:	add	r3, pc, r3
   4c3d4:	bl	76bb0 <fputs@plt+0x71598>
   4c3d8:	ldr	r0, [pc, #80]	; 4c430 <fputs@plt+0x46e18>
   4c3dc:	mov	r2, #304	; 0x130
   4c3e0:	ldr	r1, [pc, #76]	; 4c434 <fputs@plt+0x46e1c>
   4c3e4:	ldr	r3, [pc, #76]	; 4c438 <fputs@plt+0x46e20>
   4c3e8:	add	r0, pc, r0
   4c3ec:	add	r1, pc, r1
   4c3f0:	add	r3, pc, r3
   4c3f4:	bl	76bb0 <fputs@plt+0x71598>
   4c3f8:	ldr	r0, [pc, #60]	; 4c43c <fputs@plt+0x46e24>
   4c3fc:	movw	r2, #303	; 0x12f
   4c400:	ldr	r1, [pc, #56]	; 4c440 <fputs@plt+0x46e28>
   4c404:	ldr	r3, [pc, #56]	; 4c444 <fputs@plt+0x46e2c>
   4c408:	add	r0, pc, r0
   4c40c:	add	r1, pc, r1
   4c410:	add	r3, pc, r3
   4c414:	bl	76bb0 <fputs@plt+0x71598>
   4c418:	andeq	r0, r4, r4, lsl #29
   4c41c:			; <UNDEFINED> instruction: 0x00040fb0
   4c420:			; <UNDEFINED> instruction: 0x00040ebc
   4c424:	muleq	r4, r0, lr
   4c428:	muleq	r4, r4, lr
   4c42c:	andeq	r0, r4, r0, lsr #31
   4c430:	andeq	r0, r4, r4, asr pc
   4c434:	andeq	r0, r4, r4, ror lr
   4c438:	andeq	r0, r4, r0, lsl #31
   4c43c:	andeq	r0, r4, r4, lsr #30
   4c440:	andeq	r0, r4, r4, asr lr
   4c444:	andeq	r0, r4, r0, ror #30
   4c448:	push	{r4, lr}
   4c44c:	subs	r4, r0, #0
   4c450:	sub	sp, sp, #8
   4c454:	beq	4c4d0 <fputs@plt+0x46eb8>
   4c458:	cmp	r1, #0
   4c45c:	beq	4c4b0 <fputs@plt+0x46e98>
   4c460:	bl	77b7c <fputs@plt+0x72564>
   4c464:	cmp	r0, #2
   4c468:	ble	4c49c <fputs@plt+0x46e84>
   4c46c:	ldr	lr, [pc, #124]	; 4c4f0 <fputs@plt+0x46ed8>
   4c470:	mov	r0, #3
   4c474:	ldr	ip, [pc, #120]	; 4c4f4 <fputs@plt+0x46edc>
   4c478:	mov	r1, #0
   4c47c:	ldr	r2, [pc, #116]	; 4c4f8 <fputs@plt+0x46ee0>
   4c480:	add	lr, pc, lr
   4c484:	add	ip, pc, ip
   4c488:	movw	r3, #1604	; 0x644
   4c48c:	add	r2, pc, r2
   4c490:	str	lr, [sp]
   4c494:	str	ip, [sp, #4]
   4c498:	bl	76de4 <fputs@plt+0x717cc>
   4c49c:	mov	r0, r4
   4c4a0:	bl	2ab28 <fputs@plt+0x25510>
   4c4a4:	mov	r0, #0
   4c4a8:	add	sp, sp, #8
   4c4ac:	pop	{r4, pc}
   4c4b0:	ldr	r0, [pc, #68]	; 4c4fc <fputs@plt+0x46ee4>
   4c4b4:	movw	r2, #1602	; 0x642
   4c4b8:	ldr	r1, [pc, #64]	; 4c500 <fputs@plt+0x46ee8>
   4c4bc:	ldr	r3, [pc, #64]	; 4c504 <fputs@plt+0x46eec>
   4c4c0:	add	r0, pc, r0
   4c4c4:	add	r1, pc, r1
   4c4c8:	add	r3, pc, r3
   4c4cc:	bl	76bb0 <fputs@plt+0x71598>
   4c4d0:	ldr	r0, [pc, #48]	; 4c508 <fputs@plt+0x46ef0>
   4c4d4:	movw	r2, #1601	; 0x641
   4c4d8:	ldr	r1, [pc, #44]	; 4c50c <fputs@plt+0x46ef4>
   4c4dc:	ldr	r3, [pc, #44]	; 4c510 <fputs@plt+0x46ef8>
   4c4e0:	add	r0, pc, r0
   4c4e4:	add	r1, pc, r1
   4c4e8:	add	r3, pc, r3
   4c4ec:	bl	76bb0 <fputs@plt+0x71598>
   4c4f0:	andeq	r1, r4, r8, ror #29
   4c4f4:	andeq	r1, r4, r4, ror r0
   4c4f8:	andeq	r1, r4, r8, asr #32
   4c4fc:	andeq	r5, r3, r0, asr r9
   4c500:	andeq	r1, r4, r0, lsl r0
   4c504:	ldrdeq	r0, [r4], -r4
   4c508:	andeq	lr, r3, r8, lsr #16
   4c50c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4c510:			; <UNDEFINED> instruction: 0x00040fb4
   4c514:	ldr	r3, [pc, #220]	; 4c5f8 <fputs@plt+0x46fe0>
   4c518:	cmp	r0, #0
   4c51c:	ldr	r2, [pc, #216]	; 4c5fc <fputs@plt+0x46fe4>
   4c520:	add	r3, pc, r3
   4c524:	push	{r4, r5, lr}
   4c528:	sub	sp, sp, #36	; 0x24
   4c52c:	ldr	r4, [r3, r2]
   4c530:	ldr	r3, [r4]
   4c534:	str	r3, [sp, #28]
   4c538:	beq	4c5d8 <fputs@plt+0x46fc0>
   4c53c:	bl	29dd0 <fputs@plt+0x247b8>
   4c540:	subs	r3, r0, #0
   4c544:	movlt	r0, r3
   4c548:	blt	4c590 <fputs@plt+0x46f78>
   4c54c:	add	r3, sp, #12
   4c550:	mov	r1, #1
   4c554:	str	r3, [sp]
   4c558:	mov	r2, #17
   4c55c:	add	r3, sp, #16
   4c560:	mov	ip, #12
   4c564:	str	ip, [sp, #12]
   4c568:	bl	54d4 <getsockopt@plt>
   4c56c:	cmp	r0, #0
   4c570:	blt	4c5bc <fputs@plt+0x46fa4>
   4c574:	ldr	r3, [sp, #12]
   4c578:	cmp	r3, #12
   4c57c:	bne	4c5cc <fputs@plt+0x46fb4>
   4c580:	ldr	r5, [sp, #20]
   4c584:	cmp	r5, #0
   4c588:	moveq	r0, #1
   4c58c:	bne	4c5a8 <fputs@plt+0x46f90>
   4c590:	ldr	r2, [sp, #28]
   4c594:	ldr	r3, [r4]
   4c598:	cmp	r2, r3
   4c59c:	bne	4c5d4 <fputs@plt+0x46fbc>
   4c5a0:	add	sp, sp, #36	; 0x24
   4c5a4:	pop	{r4, r5, pc}
   4c5a8:	bl	4afc <geteuid@plt>
   4c5ac:	cmp	r5, r0
   4c5b0:	moveq	r0, #1
   4c5b4:	mvnne	r0, #0
   4c5b8:	b	4c590 <fputs@plt+0x46f78>
   4c5bc:	bl	55b8 <__errno_location@plt>
   4c5c0:	ldr	r0, [r0]
   4c5c4:	rsb	r0, r0, #0
   4c5c8:	b	4c590 <fputs@plt+0x46f78>
   4c5cc:	mvn	r0, #6
   4c5d0:	b	4c590 <fputs@plt+0x46f78>
   4c5d4:	bl	524c <__stack_chk_fail@plt>
   4c5d8:	ldr	r0, [pc, #32]	; 4c600 <fputs@plt+0x46fe8>
   4c5dc:	movw	r2, #490	; 0x1ea
   4c5e0:	ldr	r1, [pc, #28]	; 4c604 <fputs@plt+0x46fec>
   4c5e4:	ldr	r3, [pc, #28]	; 4c608 <fputs@plt+0x46ff0>
   4c5e8:	add	r0, pc, r0
   4c5ec:	add	r1, pc, r1
   4c5f0:	add	r3, pc, r3
   4c5f4:	bl	76bb0 <fputs@plt+0x71598>
   4c5f8:	andeq	r4, r6, r8, asr r6
   4c5fc:	andeq	r0, r0, r0, asr #8
   4c600:	andeq	sl, r4, r0, asr #17
   4c604:	andeq	r0, r4, r8, ror #29
   4c608:			; <UNDEFINED> instruction: 0x00041db4
   4c60c:	ldr	r3, [pc, #264]	; 4c71c <fputs@plt+0x47104>
   4c610:	mov	r2, #0
   4c614:	ldr	r1, [pc, #260]	; 4c720 <fputs@plt+0x47108>
   4c618:	add	r3, pc, r3
   4c61c:	push	{r4, r5, r6, lr}
   4c620:	subs	r5, r0, #0
   4c624:	ldr	r4, [r3, r1]
   4c628:	sub	sp, sp, #8
   4c62c:	str	r2, [sp]
   4c630:	ldr	r3, [r4]
   4c634:	str	r3, [sp, #4]
   4c638:	beq	4c6dc <fputs@plt+0x470c4>
   4c63c:	bl	4afc <geteuid@plt>
   4c640:	cmp	r0, #0
   4c644:	beq	4c680 <fputs@plt+0x47068>
   4c648:	mov	r0, r5
   4c64c:	bl	2d220 <fputs@plt+0x27c08>
   4c650:	mov	r6, r0
   4c654:	ldr	r0, [sp]
   4c658:	cmp	r0, #0
   4c65c:	beq	4c664 <fputs@plt+0x4704c>
   4c660:	bl	2aae4 <fputs@plt+0x254cc>
   4c664:	ldr	r2, [sp, #4]
   4c668:	mov	r0, r6
   4c66c:	ldr	r3, [r4]
   4c670:	cmp	r2, r3
   4c674:	bne	4c6d8 <fputs@plt+0x470c0>
   4c678:	add	sp, sp, #8
   4c67c:	pop	{r4, r5, r6, pc}
   4c680:	mov	r0, sp
   4c684:	bl	293b4 <fputs@plt+0x23d9c>
   4c688:	cmp	r0, #0
   4c68c:	blt	4c650 <fputs@plt+0x47038>
   4c690:	ldr	r1, [pc, #140]	; 4c724 <fputs@plt+0x4710c>
   4c694:	ldr	r0, [sp]
   4c698:	add	r1, pc, r1
   4c69c:	bl	29b68 <fputs@plt+0x24550>
   4c6a0:	cmp	r0, #0
   4c6a4:	blt	4c650 <fputs@plt+0x47038>
   4c6a8:	ldr	r0, [sp]
   4c6ac:	bl	2ced8 <fputs@plt+0x278c0>
   4c6b0:	cmp	r0, #0
   4c6b4:	blt	4c648 <fputs@plt+0x47030>
   4c6b8:	ldr	r0, [sp]
   4c6bc:	bl	4c514 <fputs@plt+0x46efc>
   4c6c0:	cmp	r0, #0
   4c6c4:	blt	4c650 <fputs@plt+0x47038>
   4c6c8:	ldr	r3, [sp]
   4c6cc:	mov	r6, #0
   4c6d0:	str	r3, [r5]
   4c6d4:	b	4c664 <fputs@plt+0x4704c>
   4c6d8:	bl	524c <__stack_chk_fail@plt>
   4c6dc:	ldr	r0, [pc, #68]	; 4c728 <fputs@plt+0x47110>
   4c6e0:	movw	r2, #513	; 0x201
   4c6e4:	ldr	r1, [pc, #64]	; 4c72c <fputs@plt+0x47114>
   4c6e8:	ldr	r3, [pc, #64]	; 4c730 <fputs@plt+0x47118>
   4c6ec:	add	r0, pc, r0
   4c6f0:	add	r1, pc, r1
   4c6f4:	add	r3, pc, r3
   4c6f8:	bl	76bb0 <fputs@plt+0x71598>
   4c6fc:	ldr	r3, [sp]
   4c700:	mov	r4, r0
   4c704:	cmp	r3, #0
   4c708:	beq	4c714 <fputs@plt+0x470fc>
   4c70c:	mov	r0, r3
   4c710:	bl	2aae4 <fputs@plt+0x254cc>
   4c714:	mov	r0, r4
   4c718:	bl	54f8 <_Unwind_Resume@plt>
   4c71c:	andeq	r4, r6, r0, ror #10
   4c720:	andeq	r0, r0, r0, asr #8
   4c724:	andeq	r1, r4, r4, asr r0
   4c728:	strdeq	r0, [r4], -r8
   4c72c:	andeq	r0, r4, r4, ror #27
   4c730:	andeq	r1, r4, r4, asr #25
   4c734:	ldr	r3, [pc, #388]	; 4c8c0 <fputs@plt+0x472a8>
   4c738:	mov	r2, #0
   4c73c:	ldr	r1, [pc, #384]	; 4c8c4 <fputs@plt+0x472ac>
   4c740:	add	r3, pc, r3
   4c744:	push	{r4, r5, r6, r7, lr}
   4c748:	subs	r6, r0, #0
   4c74c:	ldr	r4, [r3, r1]
   4c750:	sub	sp, sp, #12
   4c754:	str	r2, [sp]
   4c758:	ldr	r3, [r4]
   4c75c:	str	r3, [sp, #4]
   4c760:	beq	4c860 <fputs@plt+0x47248>
   4c764:	ldr	r0, [pc, #348]	; 4c8c8 <fputs@plt+0x472b0>
   4c768:	add	r0, pc, r0
   4c76c:	bl	4e98 <secure_getenv@plt>
   4c770:	cmp	r0, #0
   4c774:	beq	4c840 <fputs@plt+0x47228>
   4c778:	bl	30fd4 <fputs@plt+0x2b9bc>
   4c77c:	subs	r5, r0, #0
   4c780:	beq	4c854 <fputs@plt+0x4723c>
   4c784:	mov	r0, sp
   4c788:	bl	293b4 <fputs@plt+0x23d9c>
   4c78c:	cmp	r0, #0
   4c790:	blt	4c808 <fputs@plt+0x471f0>
   4c794:	ldr	r0, [pc, #304]	; 4c8cc <fputs@plt+0x472b4>
   4c798:	mov	r1, r5
   4c79c:	ldr	r2, [pc, #300]	; 4c8d0 <fputs@plt+0x472b8>
   4c7a0:	mov	r3, #0
   4c7a4:	add	r0, pc, r0
   4c7a8:	ldr	r7, [sp]
   4c7ac:	add	r2, pc, r2
   4c7b0:	bl	6a1cc <fputs@plt+0x64bb4>
   4c7b4:	ldr	r3, [sp]
   4c7b8:	str	r0, [r7, #312]	; 0x138
   4c7bc:	ldr	r2, [r3, #312]	; 0x138
   4c7c0:	cmp	r2, #0
   4c7c4:	beq	4c854 <fputs@plt+0x4723c>
   4c7c8:	mov	r0, r3
   4c7cc:	bl	2ced8 <fputs@plt+0x278c0>
   4c7d0:	cmp	r0, #0
   4c7d4:	blt	4c800 <fputs@plt+0x471e8>
   4c7d8:	ldr	r0, [sp]
   4c7dc:	bl	4c514 <fputs@plt+0x46efc>
   4c7e0:	cmp	r0, #0
   4c7e4:	blt	4c808 <fputs@plt+0x471f0>
   4c7e8:	ldr	r2, [sp]
   4c7ec:	mov	r3, #0
   4c7f0:	mov	r7, r3
   4c7f4:	str	r3, [sp]
   4c7f8:	str	r2, [r6]
   4c7fc:	b	4c80c <fputs@plt+0x471f4>
   4c800:	mov	r0, r6
   4c804:	bl	2d34c <fputs@plt+0x27d34>
   4c808:	mov	r7, r0
   4c80c:	mov	r0, r5
   4c810:	bl	4e5c <free@plt>
   4c814:	ldr	r0, [sp]
   4c818:	cmp	r0, #0
   4c81c:	beq	4c824 <fputs@plt+0x4720c>
   4c820:	bl	2aae4 <fputs@plt+0x254cc>
   4c824:	ldr	r2, [sp, #4]
   4c828:	mov	r0, r7
   4c82c:	ldr	r3, [r4]
   4c830:	cmp	r2, r3
   4c834:	bne	4c85c <fputs@plt+0x47244>
   4c838:	add	sp, sp, #12
   4c83c:	pop	{r4, r5, r6, r7, pc}
   4c840:	mov	r0, r6
   4c844:	bl	2d34c <fputs@plt+0x27d34>
   4c848:	mov	r7, r0
   4c84c:	mov	r5, #0
   4c850:	b	4c80c <fputs@plt+0x471f4>
   4c854:	mvn	r7, #11
   4c858:	b	4c80c <fputs@plt+0x471f4>
   4c85c:	bl	524c <__stack_chk_fail@plt>
   4c860:	ldr	r0, [pc, #108]	; 4c8d4 <fputs@plt+0x472bc>
   4c864:	movw	r2, #573	; 0x23d
   4c868:	ldr	r1, [pc, #104]	; 4c8d8 <fputs@plt+0x472c0>
   4c86c:	ldr	r3, [pc, #104]	; 4c8dc <fputs@plt+0x472c4>
   4c870:	add	r0, pc, r0
   4c874:	add	r1, pc, r1
   4c878:	add	r3, pc, r3
   4c87c:	bl	76bb0 <fputs@plt+0x71598>
   4c880:	mov	r4, r0
   4c884:	mov	r5, r6
   4c888:	mov	r0, r5
   4c88c:	bl	4e5c <free@plt>
   4c890:	ldr	r0, [sp]
   4c894:	cmp	r0, #0
   4c898:	beq	4c8a0 <fputs@plt+0x47288>
   4c89c:	bl	2aae4 <fputs@plt+0x254cc>
   4c8a0:	mov	r0, r4
   4c8a4:	bl	54f8 <_Unwind_Resume@plt>
   4c8a8:	mov	r4, r0
   4c8ac:	mov	r5, #0
   4c8b0:	b	4c888 <fputs@plt+0x47270>
   4c8b4:	b	4c8a8 <fputs@plt+0x47290>
   4c8b8:	mov	r4, r0
   4c8bc:	b	4c888 <fputs@plt+0x47270>
   4c8c0:	andeq	r4, r6, r8, lsr r4
   4c8c4:	andeq	r0, r0, r0, asr #8
   4c8c8:			; <UNDEFINED> instruction: 0x0003adb0
   4c8cc:	andeq	r0, r4, r8, ror #30
   4c8d0:	andeq	r0, r4, ip, ror #30
   4c8d4:	andeq	r0, r4, r4, ror lr
   4c8d8:	andeq	r0, r4, r0, ror #24
   4c8dc:	andeq	r0, r4, r0, ror fp
   4c8e0:	ldr	r3, [pc, #1528]	; 4cee0 <fputs@plt+0x478c8>
   4c8e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c8e8:	subs	r9, r0, #0
   4c8ec:	ldr	r0, [pc, #1520]	; 4cee4 <fputs@plt+0x478cc>
   4c8f0:	add	r3, pc, r3
   4c8f4:	sub	sp, sp, #116	; 0x74
   4c8f8:	mov	sl, r1
   4c8fc:	mov	r4, r2
   4c900:	ldr	r8, [r3, r0]
   4c904:	ldr	r3, [r8]
   4c908:	str	r3, [sp, #108]	; 0x6c
   4c90c:	beq	4cec0 <fputs@plt+0x478a8>
   4c910:	cmp	r1, #0
   4c914:	beq	4cea0 <fputs@plt+0x47888>
   4c918:	mov	r0, r1
   4c91c:	add	r2, sp, #24
   4c920:	add	r1, sp, #23
   4c924:	bl	3f3b8 <fputs@plt+0x39da0>
   4c928:	cmp	r0, #0
   4c92c:	blt	4c9c0 <fputs@plt+0x473a8>
   4c930:	ldrb	r3, [sp, #23]
   4c934:	sub	r3, r3, #97	; 0x61
   4c938:	cmp	r3, #20
   4c93c:	addls	pc, pc, r3, lsl #2
   4c940:	b	4cc60 <fputs@plt+0x47648>
   4c944:	b	4ca28 <fputs@plt+0x47410>
   4c948:	b	4cadc <fputs@plt+0x474c4>
   4c94c:	b	4cc60 <fputs@plt+0x47648>
   4c950:	b	4cb24 <fputs@plt+0x4750c>
   4c954:	b	4cc60 <fputs@plt+0x47648>
   4c958:	b	4cc60 <fputs@plt+0x47648>
   4c95c:	b	4cc60 <fputs@plt+0x47648>
   4c960:	b	4cc60 <fputs@plt+0x47648>
   4c964:	b	4cb60 <fputs@plt+0x47548>
   4c968:	b	4cc60 <fputs@plt+0x47648>
   4c96c:	b	4cc60 <fputs@plt+0x47648>
   4c970:	b	4cc60 <fputs@plt+0x47648>
   4c974:	b	4cc60 <fputs@plt+0x47648>
   4c978:	b	4cc60 <fputs@plt+0x47648>
   4c97c:	b	4cc60 <fputs@plt+0x47648>
   4c980:	b	4cc60 <fputs@plt+0x47648>
   4c984:	b	4cc60 <fputs@plt+0x47648>
   4c988:	b	4cc60 <fputs@plt+0x47648>
   4c98c:	b	4cb98 <fputs@plt+0x47580>
   4c990:	b	4cbec <fputs@plt+0x475d4>
   4c994:	b	4c9d8 <fputs@plt+0x473c0>
   4c998:	bne	4c9c0 <fputs@plt+0x473a8>
   4c99c:	tst	fp, r4
   4c9a0:	bne	4ce44 <fputs@plt+0x4782c>
   4c9a4:	eor	r3, fp, #1
   4c9a8:	orrs	r3, r4, r3
   4c9ac:	bne	4ce5c <fputs@plt+0x47844>
   4c9b0:	mov	r0, sl
   4c9b4:	bl	3f228 <fputs@plt+0x39c10>
   4c9b8:	cmp	r0, #0
   4c9bc:	movge	r0, #1
   4c9c0:	ldr	r2, [sp, #108]	; 0x6c
   4c9c4:	ldr	r3, [r8]
   4c9c8:	cmp	r2, r3
   4c9cc:	bne	4ce9c <fputs@plt+0x47884>
   4c9d0:	add	sp, sp, #116	; 0x74
   4c9d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c9d8:	mov	r0, sl
   4c9dc:	mov	r1, #117	; 0x75
   4c9e0:	add	r2, sp, #32
   4c9e4:	bl	3e9e8 <fputs@plt+0x393d0>
   4c9e8:	cmp	r0, #0
   4c9ec:	blt	4c9c0 <fputs@plt+0x473a8>
   4c9f0:	ldr	r1, [pc, #1264]	; 4cee8 <fputs@plt+0x478d0>
   4c9f4:	mov	r0, r9
   4c9f8:	add	r1, pc, r1
   4c9fc:	bl	518c <strstr@plt>
   4ca00:	cmp	r0, #0
   4ca04:	beq	4ce0c <fputs@plt+0x477f4>
   4ca08:	ldr	r1, [pc, #1244]	; 4ceec <fputs@plt+0x478d4>
   4ca0c:	mov	r2, r9
   4ca10:	mov	r0, #1
   4ca14:	ldr	r3, [sp, #32]
   4ca18:	add	r1, pc, r1
   4ca1c:	bl	4c94 <__printf_chk@plt>
   4ca20:	mov	r0, #1
   4ca24:	b	4c9c0 <fputs@plt+0x473a8>
   4ca28:	ldr	r2, [sp, #24]
   4ca2c:	ldrb	r1, [r2]
   4ca30:	cmp	r1, #115	; 0x73
   4ca34:	bne	4cc68 <fputs@plt+0x47650>
   4ca38:	ldrb	r3, [r2, #1]
   4ca3c:	cmp	r3, #0
   4ca40:	bne	4cc60 <fputs@plt+0x47648>
   4ca44:	mov	r0, sl
   4ca48:	mov	r1, #97	; 0x61
   4ca4c:	bl	3f800 <fputs@plt+0x3a1e8>
   4ca50:	cmp	r0, #0
   4ca54:	blt	4c9c0 <fputs@plt+0x473a8>
   4ca58:	ldr	r3, [pc, #1168]	; 4cef0 <fputs@plt+0x478d8>
   4ca5c:	mov	fp, #1
   4ca60:	ldr	r7, [pc, #1164]	; 4cef4 <fputs@plt+0x478dc>
   4ca64:	add	r5, sp, #32
   4ca68:	add	r3, pc, r3
   4ca6c:	ldr	r6, [pc, #1156]	; 4cef8 <fputs@plt+0x478e0>
   4ca70:	str	r3, [sp, #8]
   4ca74:	add	r7, pc, r7
   4ca78:	ldr	r3, [pc, #1148]	; 4cefc <fputs@plt+0x478e4>
   4ca7c:	add	r6, pc, r6
   4ca80:	add	r3, pc, r3
   4ca84:	str	r3, [sp, #12]
   4ca88:	b	4caa0 <fputs@plt+0x47488>
   4ca8c:	mov	r0, #1
   4ca90:	mov	r1, r6
   4ca94:	ldr	r3, [sp, #32]
   4ca98:	mov	fp, #0
   4ca9c:	bl	4c94 <__printf_chk@plt>
   4caa0:	mov	r0, sl
   4caa4:	mov	r1, #115	; 0x73
   4caa8:	mov	r2, r5
   4caac:	bl	3e9e8 <fputs@plt+0x393d0>
   4cab0:	cmp	r0, #0
   4cab4:	ble	4c998 <fputs@plt+0x47380>
   4cab8:	cmp	fp, #0
   4cabc:	moveq	r2, r7
   4cac0:	beq	4ca8c <fputs@plt+0x47474>
   4cac4:	mov	r2, r9
   4cac8:	mov	r0, #1
   4cacc:	ldr	r1, [sp, #8]
   4cad0:	bl	4c94 <__printf_chk@plt>
   4cad4:	ldr	r2, [sp, #12]
   4cad8:	b	4ca8c <fputs@plt+0x47474>
   4cadc:	mov	r0, sl
   4cae0:	mov	r1, #98	; 0x62
   4cae4:	add	r2, sp, #32
   4cae8:	bl	3e9e8 <fputs@plt+0x393d0>
   4caec:	cmp	r0, #0
   4caf0:	blt	4c9c0 <fputs@plt+0x473a8>
   4caf4:	ldr	r3, [sp, #32]
   4caf8:	cmp	r3, #0
   4cafc:	bne	4cd08 <fputs@plt+0x476f0>
   4cb00:	ldr	r3, [pc, #1016]	; 4cf00 <fputs@plt+0x478e8>
   4cb04:	add	r3, pc, r3
   4cb08:	ldr	r1, [pc, #1012]	; 4cf04 <fputs@plt+0x478ec>
   4cb0c:	mov	r2, r9
   4cb10:	mov	r0, #1
   4cb14:	add	r1, pc, r1
   4cb18:	bl	4c94 <__printf_chk@plt>
   4cb1c:	mov	r0, #1
   4cb20:	b	4c9c0 <fputs@plt+0x473a8>
   4cb24:	mov	r0, sl
   4cb28:	mov	r1, #100	; 0x64
   4cb2c:	add	r2, sp, #32
   4cb30:	bl	3e9e8 <fputs@plt+0x393d0>
   4cb34:	cmp	r0, #0
   4cb38:	blt	4c9c0 <fputs@plt+0x473a8>
   4cb3c:	ldrd	r4, [sp, #32]
   4cb40:	mov	r2, r9
   4cb44:	ldr	r1, [pc, #956]	; 4cf08 <fputs@plt+0x478f0>
   4cb48:	mov	r0, #1
   4cb4c:	strd	r4, [sp]
   4cb50:	add	r1, pc, r1
   4cb54:	bl	4c94 <__printf_chk@plt>
   4cb58:	mov	r0, #1
   4cb5c:	b	4c9c0 <fputs@plt+0x473a8>
   4cb60:	mov	r0, sl
   4cb64:	mov	r1, #105	; 0x69
   4cb68:	add	r2, sp, #32
   4cb6c:	bl	3e9e8 <fputs@plt+0x393d0>
   4cb70:	cmp	r0, #0
   4cb74:	blt	4c9c0 <fputs@plt+0x473a8>
   4cb78:	ldr	r1, [pc, #908]	; 4cf0c <fputs@plt+0x478f4>
   4cb7c:	mov	r2, r9
   4cb80:	mov	r0, #1
   4cb84:	ldr	r3, [sp, #32]
   4cb88:	add	r1, pc, r1
   4cb8c:	bl	4c94 <__printf_chk@plt>
   4cb90:	mov	r0, #1
   4cb94:	b	4c9c0 <fputs@plt+0x473a8>
   4cb98:	mov	r0, sl
   4cb9c:	mov	r1, #115	; 0x73
   4cba0:	add	r2, sp, #32
   4cba4:	bl	3e9e8 <fputs@plt+0x393d0>
   4cba8:	cmp	r0, #0
   4cbac:	blt	4c9c0 <fputs@plt+0x473a8>
   4cbb0:	cmp	r4, #0
   4cbb4:	ldr	r3, [sp, #32]
   4cbb8:	bne	4cbd0 <fputs@plt+0x475b8>
   4cbbc:	cmp	r3, #0
   4cbc0:	beq	4cb1c <fputs@plt+0x47504>
   4cbc4:	ldrb	r2, [r3]
   4cbc8:	cmp	r2, #0
   4cbcc:	beq	4cb1c <fputs@plt+0x47504>
   4cbd0:	ldr	r1, [pc, #824]	; 4cf10 <fputs@plt+0x478f8>
   4cbd4:	mov	r2, r9
   4cbd8:	mov	r0, #1
   4cbdc:	add	r1, pc, r1
   4cbe0:	bl	4c94 <__printf_chk@plt>
   4cbe4:	mov	r0, #1
   4cbe8:	b	4c9c0 <fputs@plt+0x473a8>
   4cbec:	mov	r0, sl
   4cbf0:	mov	r1, #116	; 0x74
   4cbf4:	add	r2, sp, #32
   4cbf8:	bl	3e9e8 <fputs@plt+0x393d0>
   4cbfc:	cmp	r0, #0
   4cc00:	blt	4c9c0 <fputs@plt+0x473a8>
   4cc04:	ldr	r1, [pc, #776]	; 4cf14 <fputs@plt+0x478fc>
   4cc08:	mov	r0, r9
   4cc0c:	add	r1, pc, r1
   4cc10:	bl	65bb8 <fputs@plt+0x605a0>
   4cc14:	cmp	r0, #0
   4cc18:	beq	4cdb8 <fputs@plt+0x477a0>
   4cc1c:	ldrd	r2, [sp, #32]
   4cc20:	add	r0, sp, #44	; 0x2c
   4cc24:	mov	r1, #42	; 0x2a
   4cc28:	bl	70160 <fputs@plt+0x6ab48>
   4cc2c:	adds	r2, r0, #0
   4cc30:	movne	r2, #1
   4cc34:	orrs	r4, r2, r4
   4cc38:	beq	4cb1c <fputs@plt+0x47504>
   4cc3c:	cmp	r2, #0
   4cc40:	movne	r3, r0
   4cc44:	beq	4ce6c <fputs@plt+0x47854>
   4cc48:	ldr	r1, [pc, #712]	; 4cf18 <fputs@plt+0x47900>
   4cc4c:	mov	r2, r9
   4cc50:	mov	r0, #1
   4cc54:	add	r1, pc, r1
   4cc58:	bl	4c94 <__printf_chk@plt>
   4cc5c:	b	4cb1c <fputs@plt+0x47504>
   4cc60:	mov	r0, #0
   4cc64:	b	4c9c0 <fputs@plt+0x473a8>
   4cc68:	cmp	r1, #121	; 0x79
   4cc6c:	bne	4cd14 <fputs@plt+0x476fc>
   4cc70:	ldrb	r3, [r2, #1]
   4cc74:	cmp	r3, #0
   4cc78:	bne	4cc60 <fputs@plt+0x47648>
   4cc7c:	mov	r0, sl
   4cc80:	add	r2, sp, #28
   4cc84:	add	r3, sp, #32
   4cc88:	bl	41004 <fputs@plt+0x3b9ec>
   4cc8c:	cmp	r0, #0
   4cc90:	blt	4c9c0 <fputs@plt+0x473a8>
   4cc94:	cmp	r4, #0
   4cc98:	bne	4cca8 <fputs@plt+0x47690>
   4cc9c:	ldr	r3, [sp, #32]
   4cca0:	cmp	r3, #0
   4cca4:	beq	4cb1c <fputs@plt+0x47504>
   4cca8:	ldr	r1, [pc, #620]	; 4cf1c <fputs@plt+0x47904>
   4ccac:	mov	r2, r9
   4ccb0:	mov	r0, #1
   4ccb4:	ldr	r5, [pc, #612]	; 4cf20 <fputs@plt+0x47908>
   4ccb8:	add	r1, pc, r1
   4ccbc:	mov	r4, #0
   4ccc0:	bl	4c94 <__printf_chk@plt>
   4ccc4:	ldr	r3, [sp, #32]
   4ccc8:	add	r5, pc, r5
   4cccc:	cmp	r3, #0
   4ccd0:	beq	4ccf8 <fputs@plt+0x476e0>
   4ccd4:	ldr	r3, [sp, #28]
   4ccd8:	mov	r0, #1
   4ccdc:	mov	r1, r5
   4cce0:	ldrb	r2, [r3, r4]
   4cce4:	add	r4, r4, r0
   4cce8:	bl	4c94 <__printf_chk@plt>
   4ccec:	ldr	r3, [sp, #32]
   4ccf0:	cmp	r3, r4
   4ccf4:	bhi	4ccd4 <fputs@plt+0x476bc>
   4ccf8:	ldr	r0, [pc, #548]	; 4cf24 <fputs@plt+0x4790c>
   4ccfc:	add	r0, pc, r0
   4cd00:	bl	5354 <puts@plt>
   4cd04:	b	4cb1c <fputs@plt+0x47504>
   4cd08:	ldr	r3, [pc, #536]	; 4cf28 <fputs@plt+0x47910>
   4cd0c:	add	r3, pc, r3
   4cd10:	b	4cb08 <fputs@plt+0x474f0>
   4cd14:	cmp	r1, #117	; 0x75
   4cd18:	bne	4cc60 <fputs@plt+0x47648>
   4cd1c:	ldrb	r3, [r2, #1]
   4cd20:	cmp	r3, #0
   4cd24:	bne	4cc60 <fputs@plt+0x47648>
   4cd28:	mov	r0, sl
   4cd2c:	add	r2, sp, #28
   4cd30:	add	r3, sp, #32
   4cd34:	bl	41004 <fputs@plt+0x3b9ec>
   4cd38:	cmp	r0, #0
   4cd3c:	blt	4c9c0 <fputs@plt+0x473a8>
   4cd40:	cmp	r4, #0
   4cd44:	bne	4cd54 <fputs@plt+0x4773c>
   4cd48:	ldr	r3, [sp, #32]
   4cd4c:	cmp	r3, #0
   4cd50:	beq	4cb1c <fputs@plt+0x47504>
   4cd54:	ldr	r1, [pc, #464]	; 4cf2c <fputs@plt+0x47914>
   4cd58:	mov	r2, r9
   4cd5c:	mov	r0, #1
   4cd60:	ldr	r5, [pc, #456]	; 4cf30 <fputs@plt+0x47918>
   4cd64:	add	r1, pc, r1
   4cd68:	mov	r4, #0
   4cd6c:	bl	4c94 <__printf_chk@plt>
   4cd70:	ldr	r3, [sp, #32]
   4cd74:	add	r5, pc, r5
   4cd78:	cmp	r3, #0
   4cd7c:	beq	4cda4 <fputs@plt+0x4778c>
   4cd80:	ldr	r3, [sp, #28]
   4cd84:	mov	r0, #1
   4cd88:	mov	r1, r5
   4cd8c:	ldr	r2, [r3, r4, lsl #2]
   4cd90:	add	r4, r4, r0
   4cd94:	bl	4c94 <__printf_chk@plt>
   4cd98:	ldr	r3, [sp, #32]
   4cd9c:	cmp	r3, r4
   4cda0:	bhi	4cd80 <fputs@plt+0x47768>
   4cda4:	ldr	r0, [pc, #392]	; 4cf34 <fputs@plt+0x4791c>
   4cda8:	add	r0, pc, r0
   4cdac:	bl	5354 <puts@plt>
   4cdb0:	mov	r0, #1
   4cdb4:	b	4c9c0 <fputs@plt+0x473a8>
   4cdb8:	ldr	r1, [pc, #376]	; 4cf38 <fputs@plt+0x47920>
   4cdbc:	mov	r0, r9
   4cdc0:	add	r1, pc, r1
   4cdc4:	bl	518c <strstr@plt>
   4cdc8:	cmp	r0, #0
   4cdcc:	beq	4ce78 <fputs@plt+0x47860>
   4cdd0:	ldrd	r2, [sp, #32]
   4cdd4:	mov	r1, #64	; 0x40
   4cdd8:	mov	r6, #0
   4cddc:	mov	r7, #0
   4cde0:	add	r0, sp, #44	; 0x2c
   4cde4:	strd	r6, [sp]
   4cde8:	bl	70654 <fputs@plt+0x6b03c>
   4cdec:	ldr	r1, [pc, #328]	; 4cf3c <fputs@plt+0x47924>
   4cdf0:	mov	r2, r9
   4cdf4:	add	r1, pc, r1
   4cdf8:	mov	r3, r0
   4cdfc:	mov	r0, #1
   4ce00:	bl	4c94 <__printf_chk@plt>
   4ce04:	mov	r0, #1
   4ce08:	b	4c9c0 <fputs@plt+0x473a8>
   4ce0c:	ldr	r1, [pc, #300]	; 4cf40 <fputs@plt+0x47928>
   4ce10:	mov	r0, r9
   4ce14:	add	r1, pc, r1
   4ce18:	bl	518c <strstr@plt>
   4ce1c:	cmp	r0, #0
   4ce20:	bne	4ca08 <fputs@plt+0x473f0>
   4ce24:	ldr	r1, [pc, #280]	; 4cf44 <fputs@plt+0x4792c>
   4ce28:	mov	r2, r9
   4ce2c:	mov	r0, #1
   4ce30:	ldr	r3, [sp, #32]
   4ce34:	add	r1, pc, r1
   4ce38:	bl	4c94 <__printf_chk@plt>
   4ce3c:	mov	r0, #1
   4ce40:	b	4c9c0 <fputs@plt+0x473a8>
   4ce44:	ldr	r1, [pc, #252]	; 4cf48 <fputs@plt+0x47930>
   4ce48:	mov	r2, r9
   4ce4c:	mov	r0, #1
   4ce50:	add	r1, pc, r1
   4ce54:	bl	4c94 <__printf_chk@plt>
   4ce58:	b	4c9a4 <fputs@plt+0x4738c>
   4ce5c:	ldr	r0, [pc, #232]	; 4cf4c <fputs@plt+0x47934>
   4ce60:	add	r0, pc, r0
   4ce64:	bl	5354 <puts@plt>
   4ce68:	b	4c9b0 <fputs@plt+0x47398>
   4ce6c:	ldr	r3, [pc, #220]	; 4cf50 <fputs@plt+0x47938>
   4ce70:	add	r3, pc, r3
   4ce74:	b	4cc48 <fputs@plt+0x47630>
   4ce78:	ldrd	r4, [sp, #32]
   4ce7c:	mov	r2, r9
   4ce80:	ldr	r1, [pc, #204]	; 4cf54 <fputs@plt+0x4793c>
   4ce84:	mov	r0, #1
   4ce88:	add	r1, pc, r1
   4ce8c:	strd	r4, [sp]
   4ce90:	bl	4c94 <__printf_chk@plt>
   4ce94:	mov	r0, #1
   4ce98:	b	4c9c0 <fputs@plt+0x473a8>
   4ce9c:	bl	524c <__stack_chk_fail@plt>
   4cea0:	ldr	r0, [pc, #176]	; 4cf58 <fputs@plt+0x47940>
   4cea4:	movw	r2, #631	; 0x277
   4cea8:	ldr	r1, [pc, #172]	; 4cf5c <fputs@plt+0x47944>
   4ceac:	ldr	r3, [pc, #172]	; 4cf60 <fputs@plt+0x47948>
   4ceb0:	add	r0, pc, r0
   4ceb4:	add	r1, pc, r1
   4ceb8:	add	r3, pc, r3
   4cebc:	bl	76bb0 <fputs@plt+0x71598>
   4cec0:	ldr	r0, [pc, #156]	; 4cf64 <fputs@plt+0x4794c>
   4cec4:	movw	r2, #630	; 0x276
   4cec8:	ldr	r1, [pc, #152]	; 4cf68 <fputs@plt+0x47950>
   4cecc:	ldr	r3, [pc, #152]	; 4cf6c <fputs@plt+0x47954>
   4ced0:	add	r0, pc, r0
   4ced4:	add	r1, pc, r1
   4ced8:	add	r3, pc, r3
   4cedc:	bl	76bb0 <fputs@plt+0x71598>
   4cee0:	andeq	r4, r6, r8, lsl #5
   4cee4:	andeq	r0, r0, r0, asr #8
   4cee8:	andeq	r0, r4, r8, asr #26
   4ceec:	andeq	r0, r4, r0, lsr sp
   4cef0:	strdeq	r0, [r4], -ip
   4cef4:	andeq	r5, r4, r0, ror r3
   4cef8:	andeq	r5, r3, r8, ror #25
   4cefc:	andeq	sp, r3, r0, lsl #20
   4cf00:	andeq	r6, r3, ip, asr #8
   4cf04:	andeq	r6, r3, ip, lsl #10
   4cf08:	andeq	r0, r4, ip, lsl #24
   4cf0c:	andeq	r0, r4, ip, asr #23
   4cf10:	andeq	r6, r3, r4, asr #8
   4cf14:	andeq	r6, r3, r0, lsr #15
   4cf18:	andeq	r6, r3, ip, asr #7
   4cf1c:	andeq	r0, r4, ip, lsr #21
   4cf20:	andeq	r0, r4, r0, lsr #21
   4cf24:	andeq	sp, r3, r4, lsl #15
   4cf28:	andeq	r6, r3, r0, asr #4
   4cf2c:	andeq	r0, r4, r0, lsl #20
   4cf30:	strdeq	r0, [r4], -ip
   4cf34:	ldrdeq	sp, [r3], -r8
   4cf38:	andeq	r0, r4, ip, ror #18
   4cf3c:	andeq	r6, r3, ip, lsr #4
   4cf40:	andeq	r1, r4, r0, lsr r2
   4cf44:	ldrdeq	r6, [r3], -r4
   4cf48:	andeq	r0, r4, r4, lsl r9
   4cf4c:	andeq	sp, r3, r0, lsr #12
   4cf50:	andeq	sp, r3, r0, lsl r6
   4cf54:	andeq	r0, r4, ip, lsr #17
   4cf58:	andeq	r9, r3, r0, asr #2
   4cf5c:	andeq	r0, r4, r0, lsr #12
   4cf60:	andeq	r1, r4, r4, asr #9
   4cf64:	andeq	sl, r3, r4, asr r1
   4cf68:	andeq	r0, r4, r0, lsl #12
   4cf6c:	andeq	r1, r4, r4, lsr #9
   4cf70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cf74:	sub	sp, sp, #92	; 0x5c
   4cf78:	ldr	ip, [pc, #1064]	; 4d3a8 <fputs@plt+0x47d90>
   4cf7c:	cmp	r0, #0
   4cf80:	str	r0, [sp, #16]
   4cf84:	mov	r7, r2
   4cf88:	ldr	r0, [pc, #1052]	; 4d3ac <fputs@plt+0x47d94>
   4cf8c:	add	ip, pc, ip
   4cf90:	str	r3, [sp, #12]
   4cf94:	mov	r6, r1
   4cf98:	mov	r2, ip
   4cf9c:	mov	r3, #0
   4cfa0:	ldr	r0, [ip, r0]
   4cfa4:	str	r3, [sp, #72]	; 0x48
   4cfa8:	str	r3, [sp, #76]	; 0x4c
   4cfac:	ldr	r2, [r0]
   4cfb0:	str	r0, [sp, #28]
   4cfb4:	str	r3, [sp, #80]	; 0x50
   4cfb8:	str	r2, [sp, #84]	; 0x54
   4cfbc:	beq	4d384 <fputs@plt+0x47d6c>
   4cfc0:	cmp	r6, #0
   4cfc4:	beq	4d354 <fputs@plt+0x47d3c>
   4cfc8:	cmp	r7, #0
   4cfcc:	beq	4d330 <fputs@plt+0x47d18>
   4cfd0:	ldr	r2, [pc, #984]	; 4d3b0 <fputs@plt+0x47d98>
   4cfd4:	mov	r0, r6
   4cfd8:	mov	r1, #97	; 0x61
   4cfdc:	add	r9, sp, #72	; 0x48
   4cfe0:	add	r2, pc, r2
   4cfe4:	bl	3f800 <fputs@plt+0x3a1e8>
   4cfe8:	cmp	r0, #0
   4cfec:	blt	4d2e4 <fputs@plt+0x47ccc>
   4cff0:	ldr	r8, [pc, #956]	; 4d3b4 <fputs@plt+0x47d9c>
   4cff4:	add	r9, sp, #72	; 0x48
   4cff8:	ldr	r2, [pc, #952]	; 4d3b8 <fputs@plt+0x47da0>
   4cffc:	add	sl, sp, #36	; 0x24
   4d000:	add	r8, pc, r8
   4d004:	add	r3, sp, #40	; 0x28
   4d008:	add	r2, pc, r2
   4d00c:	str	r3, [sp, #24]
   4d010:	str	r2, [sp, #20]
   4d014:	mov	r0, r6
   4d018:	mov	r1, #101	; 0x65
   4d01c:	mov	r2, r8
   4d020:	bl	3f800 <fputs@plt+0x3a1e8>
   4d024:	cmp	r0, #0
   4d028:	mov	r0, r6
   4d02c:	ble	4d2dc <fputs@plt+0x47cc4>
   4d030:	mov	r1, #115	; 0x73
   4d034:	mov	r2, sl
   4d038:	bl	3e9e8 <fputs@plt+0x393d0>
   4d03c:	cmp	r0, #0
   4d040:	blt	4d10c <fputs@plt+0x47af4>
   4d044:	ldr	r0, [r7]
   4d048:	cmp	r0, #0
   4d04c:	beq	4d138 <fputs@plt+0x47b20>
   4d050:	ldr	r5, [sp, #36]	; 0x24
   4d054:	add	fp, r7, #16
   4d058:	mov	r4, r7
   4d05c:	b	4d070 <fputs@plt+0x47a58>
   4d060:	mov	r4, fp
   4d064:	ldr	r0, [fp], #16
   4d068:	cmp	r0, #0
   4d06c:	beq	4d138 <fputs@plt+0x47b20>
   4d070:	mov	r1, r5
   4d074:	bl	557c <strcmp@plt>
   4d078:	cmp	r0, #0
   4d07c:	bne	4d060 <fputs@plt+0x47a48>
   4d080:	mov	r1, r0
   4d084:	add	r2, sp, #40	; 0x28
   4d088:	mov	r0, r6
   4d08c:	bl	3f3b8 <fputs@plt+0x39da0>
   4d090:	cmp	r0, #0
   4d094:	blt	4d10c <fputs@plt+0x47af4>
   4d098:	mov	r0, r6
   4d09c:	mov	r1, #118	; 0x76
   4d0a0:	ldr	r2, [sp, #40]	; 0x28
   4d0a4:	bl	3f800 <fputs@plt+0x3a1e8>
   4d0a8:	cmp	r0, #0
   4d0ac:	blt	4d10c <fputs@plt+0x47af4>
   4d0b0:	ldr	ip, [r4, #8]
   4d0b4:	ldr	r2, [sp, #12]
   4d0b8:	ldr	r4, [r4, #12]
   4d0bc:	cmp	ip, #0
   4d0c0:	add	r3, r2, r4
   4d0c4:	beq	4d148 <fputs@plt+0x47b30>
   4d0c8:	str	r3, [sp]
   4d0cc:	mov	r2, r6
   4d0d0:	ldr	r1, [sp, #36]	; 0x24
   4d0d4:	mov	r3, r9
   4d0d8:	ldr	r0, [sp, #16]
   4d0dc:	blx	ip
   4d0e0:	mov	r5, r0
   4d0e4:	cmp	r5, #0
   4d0e8:	blt	4d110 <fputs@plt+0x47af8>
   4d0ec:	mov	r0, r6
   4d0f0:	bl	3f228 <fputs@plt+0x39c10>
   4d0f4:	cmp	r0, #0
   4d0f8:	blt	4d10c <fputs@plt+0x47af4>
   4d0fc:	mov	r0, r6
   4d100:	bl	3f228 <fputs@plt+0x39c10>
   4d104:	cmp	r0, #0
   4d108:	bge	4d014 <fputs@plt+0x479fc>
   4d10c:	mov	r5, r0
   4d110:	mov	r0, r9
   4d114:	bl	30414 <fputs@plt+0x2adfc>
   4d118:	ldr	r1, [sp, #28]
   4d11c:	ldr	r2, [sp, #84]	; 0x54
   4d120:	mov	r0, r5
   4d124:	ldr	r3, [r1]
   4d128:	cmp	r2, r3
   4d12c:	bne	4d378 <fputs@plt+0x47d60>
   4d130:	add	sp, sp, #92	; 0x5c
   4d134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d138:	mov	r0, r6
   4d13c:	ldr	r1, [sp, #20]
   4d140:	bl	40a3c <fputs@plt+0x3b424>
   4d144:	b	4d0f4 <fputs@plt+0x47adc>
   4d148:	mov	r2, ip
   4d14c:	mov	r0, r6
   4d150:	add	r1, sp, #35	; 0x23
   4d154:	bl	3f3b8 <fputs@plt+0x39da0>
   4d158:	subs	r5, r0, #0
   4d15c:	blt	4d110 <fputs@plt+0x47af8>
   4d160:	ldrb	r3, [sp, #35]	; 0x23
   4d164:	sub	r3, r3, #97	; 0x61
   4d168:	cmp	r3, #20
   4d16c:	addls	pc, pc, r3, lsl #2
   4d170:	b	4d0e4 <fputs@plt+0x47acc>
   4d174:	b	4d1f0 <fputs@plt+0x47bd8>
   4d178:	b	4d228 <fputs@plt+0x47c10>
   4d17c:	b	4d0e4 <fputs@plt+0x47acc>
   4d180:	b	4d0e4 <fputs@plt+0x47acc>
   4d184:	b	4d0e4 <fputs@plt+0x47acc>
   4d188:	b	4d0e4 <fputs@plt+0x47acc>
   4d18c:	b	4d0e4 <fputs@plt+0x47acc>
   4d190:	b	4d0e4 <fputs@plt+0x47acc>
   4d194:	b	4d0e4 <fputs@plt+0x47acc>
   4d198:	b	4d0e4 <fputs@plt+0x47acc>
   4d19c:	b	4d0e4 <fputs@plt+0x47acc>
   4d1a0:	b	4d0e4 <fputs@plt+0x47acc>
   4d1a4:	b	4d0e4 <fputs@plt+0x47acc>
   4d1a8:	b	4d0e4 <fputs@plt+0x47acc>
   4d1ac:	b	4d0e4 <fputs@plt+0x47acc>
   4d1b0:	b	4d0e4 <fputs@plt+0x47acc>
   4d1b4:	b	4d0e4 <fputs@plt+0x47acc>
   4d1b8:	b	4d0e4 <fputs@plt+0x47acc>
   4d1bc:	b	4d258 <fputs@plt+0x47c40>
   4d1c0:	b	4d2b4 <fputs@plt+0x47c9c>
   4d1c4:	b	4d1c8 <fputs@plt+0x47bb0>
   4d1c8:	mov	r0, r6
   4d1cc:	mov	r1, #117	; 0x75
   4d1d0:	add	r2, sp, #56	; 0x38
   4d1d4:	bl	3e9e8 <fputs@plt+0x393d0>
   4d1d8:	subs	r5, r0, #0
   4d1dc:	blt	4d110 <fputs@plt+0x47af8>
   4d1e0:	ldr	r3, [sp, #56]	; 0x38
   4d1e4:	ldr	r1, [sp, #12]
   4d1e8:	str	r3, [r1, r4]
   4d1ec:	b	4d0e4 <fputs@plt+0x47acc>
   4d1f0:	add	r1, sp, #88	; 0x58
   4d1f4:	mov	r3, #0
   4d1f8:	mov	r0, r6
   4d1fc:	str	r3, [r1, #-40]!	; 0xffffffd8
   4d200:	bl	41f08 <fputs@plt+0x3c8f0>
   4d204:	subs	r5, r0, #0
   4d208:	blt	4d2ec <fputs@plt+0x47cd4>
   4d20c:	ldr	r3, [sp, #12]
   4d210:	ldr	r0, [r3, r4]
   4d214:	bl	74690 <fputs@plt+0x6f078>
   4d218:	ldr	r3, [sp, #48]	; 0x30
   4d21c:	ldr	r1, [sp, #12]
   4d220:	str	r3, [r1, r4]
   4d224:	b	4d0e4 <fputs@plt+0x47acc>
   4d228:	mov	r0, r6
   4d22c:	mov	r1, #98	; 0x62
   4d230:	add	r2, sp, #52	; 0x34
   4d234:	bl	3e9e8 <fputs@plt+0x393d0>
   4d238:	subs	r5, r0, #0
   4d23c:	blt	4d110 <fputs@plt+0x47af8>
   4d240:	ldr	r3, [sp, #52]	; 0x34
   4d244:	ldr	r2, [sp, #12]
   4d248:	adds	r3, r3, #0
   4d24c:	movne	r3, #1
   4d250:	strb	r3, [r2, r4]
   4d254:	b	4d0e4 <fputs@plt+0x47acc>
   4d258:	mov	r0, r6
   4d25c:	mov	r1, #115	; 0x73
   4d260:	add	r2, sp, #44	; 0x2c
   4d264:	bl	3e9e8 <fputs@plt+0x393d0>
   4d268:	subs	r5, r0, #0
   4d26c:	blt	4d110 <fputs@plt+0x47af8>
   4d270:	ldr	r0, [sp, #44]	; 0x2c
   4d274:	cmp	r0, #0
   4d278:	beq	4d0e4 <fputs@plt+0x47acc>
   4d27c:	ldrb	r3, [r0]
   4d280:	cmp	r3, #0
   4d284:	beq	4d0e4 <fputs@plt+0x47acc>
   4d288:	bl	54ec <__strdup@plt>
   4d28c:	subs	r3, r0, #0
   4d290:	beq	4d300 <fputs@plt+0x47ce8>
   4d294:	ldr	r1, [sp, #12]
   4d298:	ldr	r0, [r1, r4]
   4d29c:	str	r3, [sp, #8]
   4d2a0:	bl	4e5c <free@plt>
   4d2a4:	ldr	r3, [sp, #8]
   4d2a8:	ldr	r2, [sp, #12]
   4d2ac:	str	r3, [r2, r4]
   4d2b0:	b	4d0e4 <fputs@plt+0x47acc>
   4d2b4:	mov	r0, r6
   4d2b8:	mov	r1, #116	; 0x74
   4d2bc:	add	r2, sp, #64	; 0x40
   4d2c0:	bl	3e9e8 <fputs@plt+0x393d0>
   4d2c4:	subs	r5, r0, #0
   4d2c8:	blt	4d110 <fputs@plt+0x47af8>
   4d2cc:	ldrd	r2, [sp, #64]	; 0x40
   4d2d0:	ldr	r1, [sp, #12]
   4d2d4:	strd	r2, [r1, r4]
   4d2d8:	b	4d0e4 <fputs@plt+0x47acc>
   4d2dc:	bl	3f228 <fputs@plt+0x39c10>
   4d2e0:	b	4d10c <fputs@plt+0x47af4>
   4d2e4:	add	r9, sp, #72	; 0x48
   4d2e8:	b	4d10c <fputs@plt+0x47af4>
   4d2ec:	ldr	r0, [sp, #48]	; 0x30
   4d2f0:	cmp	r0, #0
   4d2f4:	beq	4d0e4 <fputs@plt+0x47acc>
   4d2f8:	bl	74690 <fputs@plt+0x6f078>
   4d2fc:	b	4d0e4 <fputs@plt+0x47acc>
   4d300:	mvn	r5, #11
   4d304:	b	4d110 <fputs@plt+0x47af8>
   4d308:	ldr	r3, [sp, #48]	; 0x30
   4d30c:	mov	r4, r0
   4d310:	cmp	r3, #0
   4d314:	beq	4d320 <fputs@plt+0x47d08>
   4d318:	mov	r0, r3
   4d31c:	bl	74690 <fputs@plt+0x6f078>
   4d320:	mov	r0, r9
   4d324:	bl	30414 <fputs@plt+0x2adfc>
   4d328:	mov	r0, r4
   4d32c:	bl	54f8 <_Unwind_Resume@plt>
   4d330:	ldr	r0, [pc, #132]	; 4d3bc <fputs@plt+0x47da4>
   4d334:	movw	r2, #1005	; 0x3ed
   4d338:	ldr	r1, [pc, #128]	; 4d3c0 <fputs@plt+0x47da8>
   4d33c:	add	r9, sp, #72	; 0x48
   4d340:	ldr	r3, [pc, #124]	; 4d3c4 <fputs@plt+0x47dac>
   4d344:	add	r0, pc, r0
   4d348:	add	r1, pc, r1
   4d34c:	add	r3, pc, r3
   4d350:	bl	76bb0 <fputs@plt+0x71598>
   4d354:	ldr	r0, [pc, #108]	; 4d3c8 <fputs@plt+0x47db0>
   4d358:	mov	r2, #1004	; 0x3ec
   4d35c:	ldr	r1, [pc, #104]	; 4d3cc <fputs@plt+0x47db4>
   4d360:	add	r9, sp, #72	; 0x48
   4d364:	ldr	r3, [pc, #100]	; 4d3d0 <fputs@plt+0x47db8>
   4d368:	add	r0, pc, r0
   4d36c:	add	r1, pc, r1
   4d370:	add	r3, pc, r3
   4d374:	bl	76bb0 <fputs@plt+0x71598>
   4d378:	bl	524c <__stack_chk_fail@plt>
   4d37c:	mov	r4, r0
   4d380:	b	4d320 <fputs@plt+0x47d08>
   4d384:	ldr	r0, [pc, #72]	; 4d3d4 <fputs@plt+0x47dbc>
   4d388:	movw	r2, #1003	; 0x3eb
   4d38c:	ldr	r1, [pc, #68]	; 4d3d8 <fputs@plt+0x47dc0>
   4d390:	add	r9, sp, #72	; 0x48
   4d394:	ldr	r3, [pc, #64]	; 4d3dc <fputs@plt+0x47dc4>
   4d398:	add	r0, pc, r0
   4d39c:	add	r1, pc, r1
   4d3a0:	add	r3, pc, r3
   4d3a4:	bl	76bb0 <fputs@plt+0x71598>
   4d3a8:	andeq	r3, r6, ip, ror #23
   4d3ac:	andeq	r0, r0, r0, asr #8
   4d3b0:	andeq	r5, r3, ip, lsl r6
   4d3b4:	andeq	r4, r3, r0, lsl #15
   4d3b8:	strdeq	r5, [r3], -ip
   4d3bc:	ldrdeq	fp, [r3], -r4
   4d3c0:	andeq	r0, r4, ip, lsl #3
   4d3c4:	andeq	r0, r4, ip, lsl #31
   4d3c8:	andeq	r4, r3, r8, lsr #21
   4d3cc:	andeq	r0, r4, r8, ror #2
   4d3d0:	andeq	r0, r4, r8, ror #30
   4d3d4:	andeq	sp, r3, r0, ror r9
   4d3d8:	andeq	r0, r4, r8, lsr r1
   4d3dc:	andeq	r0, r4, r8, lsr pc
   4d3e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4d3e4:	mov	r6, r3
   4d3e8:	ldr	lr, [pc, #420]	; 4d594 <fputs@plt+0x47f7c>
   4d3ec:	sub	sp, sp, #48	; 0x30
   4d3f0:	ldr	r4, [pc, #416]	; 4d598 <fputs@plt+0x47f80>
   4d3f4:	subs	r7, r0, #0
   4d3f8:	add	lr, pc, lr
   4d3fc:	mov	ip, #0
   4d400:	ldr	r8, [sp, #80]	; 0x50
   4d404:	ldr	r5, [lr, r4]
   4d408:	str	ip, [sp, #28]
   4d40c:	str	ip, [sp, #32]
   4d410:	ldr	r3, [r5]
   4d414:	str	ip, [sp, #36]	; 0x24
   4d418:	str	ip, [sp, #40]	; 0x28
   4d41c:	str	r3, [sp, #44]	; 0x2c
   4d420:	beq	4d568 <fputs@plt+0x47f50>
   4d424:	cmp	r1, #0
   4d428:	beq	4d544 <fputs@plt+0x47f2c>
   4d42c:	cmp	r2, #0
   4d430:	beq	4d520 <fputs@plt+0x47f08>
   4d434:	cmp	r6, #0
   4d438:	beq	4d4d4 <fputs@plt+0x47ebc>
   4d43c:	ldr	r3, [pc, #344]	; 4d59c <fputs@plt+0x47f84>
   4d440:	add	r4, sp, #32
   4d444:	ldr	lr, [pc, #340]	; 4d5a0 <fputs@plt+0x47f88>
   4d448:	add	r3, pc, r3
   4d44c:	ldr	ip, [pc, #336]	; 4d5a4 <fputs@plt+0x47f8c>
   4d450:	str	r3, [sp, #16]
   4d454:	add	r3, sp, #28
   4d458:	str	r3, [sp, #8]
   4d45c:	add	lr, pc, lr
   4d460:	ldr	r3, [pc, #320]	; 4d5a8 <fputs@plt+0x47f90>
   4d464:	add	ip, pc, ip
   4d468:	str	lr, [sp]
   4d46c:	str	ip, [sp, #12]
   4d470:	add	r3, pc, r3
   4d474:	str	r4, [sp, #4]
   4d478:	bl	4a534 <fputs@plt+0x44f1c>
   4d47c:	cmp	r0, #0
   4d480:	blt	4d498 <fputs@plt+0x47e80>
   4d484:	mov	r0, r7
   4d488:	mov	r2, r6
   4d48c:	mov	r3, r8
   4d490:	ldr	r1, [sp, #28]
   4d494:	bl	4cf70 <fputs@plt+0x47958>
   4d498:	mov	r6, r0
   4d49c:	mov	r0, r4
   4d4a0:	bl	30414 <fputs@plt+0x2adfc>
   4d4a4:	ldr	r0, [sp, #28]
   4d4a8:	cmp	r0, #0
   4d4ac:	beq	4d4b4 <fputs@plt+0x47e9c>
   4d4b0:	bl	3a9b0 <fputs@plt+0x35398>
   4d4b4:	ldr	r2, [sp, #44]	; 0x2c
   4d4b8:	mov	r0, r6
   4d4bc:	ldr	r3, [r5]
   4d4c0:	cmp	r2, r3
   4d4c4:	bne	4d4d0 <fputs@plt+0x47eb8>
   4d4c8:	add	sp, sp, #48	; 0x30
   4d4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d4d0:	bl	524c <__stack_chk_fail@plt>
   4d4d4:	ldr	r0, [pc, #208]	; 4d5ac <fputs@plt+0x47f94>
   4d4d8:	movw	r2, #1108	; 0x454
   4d4dc:	ldr	r1, [pc, #204]	; 4d5b0 <fputs@plt+0x47f98>
   4d4e0:	add	r4, sp, #32
   4d4e4:	ldr	r3, [pc, #200]	; 4d5b4 <fputs@plt+0x47f9c>
   4d4e8:	add	r0, pc, r0
   4d4ec:	add	r1, pc, r1
   4d4f0:	add	r3, pc, r3
   4d4f4:	bl	76bb0 <fputs@plt+0x71598>
   4d4f8:	mov	r5, r0
   4d4fc:	mov	r0, r4
   4d500:	bl	30414 <fputs@plt+0x2adfc>
   4d504:	mov	r4, r5
   4d508:	ldr	r0, [sp, #28]
   4d50c:	cmp	r0, #0
   4d510:	beq	4d518 <fputs@plt+0x47f00>
   4d514:	bl	3a9b0 <fputs@plt+0x35398>
   4d518:	mov	r0, r4
   4d51c:	bl	54f8 <_Unwind_Resume@plt>
   4d520:	ldr	r0, [pc, #144]	; 4d5b8 <fputs@plt+0x47fa0>
   4d524:	movw	r2, #1107	; 0x453
   4d528:	ldr	r1, [pc, #140]	; 4d5bc <fputs@plt+0x47fa4>
   4d52c:	add	r4, sp, #32
   4d530:	ldr	r3, [pc, #136]	; 4d5c0 <fputs@plt+0x47fa8>
   4d534:	add	r0, pc, r0
   4d538:	add	r1, pc, r1
   4d53c:	add	r3, pc, r3
   4d540:	bl	76bb0 <fputs@plt+0x71598>
   4d544:	ldr	r0, [pc, #120]	; 4d5c4 <fputs@plt+0x47fac>
   4d548:	movw	r2, #1106	; 0x452
   4d54c:	ldr	r1, [pc, #116]	; 4d5c8 <fputs@plt+0x47fb0>
   4d550:	add	r4, sp, #32
   4d554:	ldr	r3, [pc, #112]	; 4d5cc <fputs@plt+0x47fb4>
   4d558:	add	r0, pc, r0
   4d55c:	add	r1, pc, r1
   4d560:	add	r3, pc, r3
   4d564:	bl	76bb0 <fputs@plt+0x71598>
   4d568:	ldr	r0, [pc, #96]	; 4d5d0 <fputs@plt+0x47fb8>
   4d56c:	movw	r2, #1105	; 0x451
   4d570:	ldr	r1, [pc, #92]	; 4d5d4 <fputs@plt+0x47fbc>
   4d574:	add	r4, sp, #32
   4d578:	ldr	r3, [pc, #88]	; 4d5d8 <fputs@plt+0x47fc0>
   4d57c:	add	r0, pc, r0
   4d580:	add	r1, pc, r1
   4d584:	add	r3, pc, r3
   4d588:	bl	76bb0 <fputs@plt+0x71598>
   4d58c:	mov	r4, r0
   4d590:	b	4d508 <fputs@plt+0x47ef0>
   4d594:	andeq	r3, r6, r0, lsl #15
   4d598:	andeq	r0, r0, r0, asr #8
   4d59c:	andeq	sp, r3, r8, lsr r0
   4d5a0:	andeq	r5, r3, r4, ror r1
   4d5a4:	andeq	sl, r3, r8, lsr #7
   4d5a8:	andeq	r5, r3, r0, asr #2
   4d5ac:	andeq	fp, r3, r0, lsr lr
   4d5b0:	andeq	pc, r3, r8, ror #31
   4d5b4:	andeq	pc, r3, ip, lsr pc	; <UNPREDICTABLE>
   4d5b8:	andeq	r9, r3, ip, ror fp
   4d5bc:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   4d5c0:	strdeq	pc, [r3], -r0
   4d5c4:	andeq	lr, r3, ip, ror #10
   4d5c8:	andeq	pc, r3, r8, ror pc	; <UNPREDICTABLE>
   4d5cc:	andeq	pc, r3, ip, asr #29
   4d5d0:	andeq	sp, r3, ip, lsl #15
   4d5d4:	andeq	pc, r3, r4, asr pc	; <UNPREDICTABLE>
   4d5d8:	andeq	pc, r3, r8, lsr #29
   4d5dc:	subs	ip, r0, #0
   4d5e0:	push	{r3, lr}
   4d5e4:	blt	4d660 <fputs@plt+0x48048>
   4d5e8:	cmp	ip, #2
   4d5ec:	bgt	4d6f0 <fputs@plt+0x480d8>
   4d5f0:	cmp	r3, #0
   4d5f4:	beq	4d6d0 <fputs@plt+0x480b8>
   4d5f8:	rsbs	r0, r1, #1
   4d5fc:	movcc	r0, #0
   4d600:	cmp	ip, #0
   4d604:	eoreq	r0, r0, #1
   4d608:	cmp	r0, #0
   4d60c:	bne	4d6a8 <fputs@plt+0x48090>
   4d610:	cmp	ip, #0
   4d614:	moveq	r0, #0
   4d618:	andne	r0, r2, #1
   4d61c:	cmp	r0, #0
   4d620:	bne	4d680 <fputs@plt+0x48068>
   4d624:	cmp	ip, #1
   4d628:	mov	r0, r3
   4d62c:	beq	4d650 <fputs@plt+0x48038>
   4d630:	cmp	ip, #2
   4d634:	bne	4d640 <fputs@plt+0x48028>
   4d638:	pop	{r3, lr}
   4d63c:	b	2d570 <fputs@plt+0x27f58>
   4d640:	cmp	r2, #0
   4d644:	beq	4d658 <fputs@plt+0x48040>
   4d648:	pop	{r3, lr}
   4d64c:	b	4c734 <fputs@plt+0x4711c>
   4d650:	pop	{r3, lr}
   4d654:	b	2d440 <fputs@plt+0x27e28>
   4d658:	pop	{r3, lr}
   4d65c:	b	4c60c <fputs@plt+0x46ff4>
   4d660:	ldr	r0, [pc, #168]	; 4d710 <fputs@plt+0x480f8>
   4d664:	movw	r2, #1163	; 0x48b
   4d668:	ldr	r1, [pc, #164]	; 4d714 <fputs@plt+0x480fc>
   4d66c:	ldr	r3, [pc, #164]	; 4d718 <fputs@plt+0x48100>
   4d670:	add	r0, pc, r0
   4d674:	add	r1, pc, r1
   4d678:	add	r3, pc, r3
   4d67c:	bl	76bb0 <fputs@plt+0x71598>
   4d680:	ldr	r0, [pc, #148]	; 4d71c <fputs@plt+0x48104>
   4d684:	mov	r2, #1168	; 0x490
   4d688:	ldr	r1, [pc, #144]	; 4d720 <fputs@plt+0x48108>
   4d68c:	ldr	r3, [pc, #144]	; 4d724 <fputs@plt+0x4810c>
   4d690:	add	r0, pc, r0
   4d694:	add	r1, pc, r1
   4d698:	add	r3, pc, r3
   4d69c:	bl	76ea0 <fputs@plt+0x71888>
   4d6a0:	mvn	r0, #94	; 0x5e
   4d6a4:	pop	{r3, pc}
   4d6a8:	ldr	r0, [pc, #120]	; 4d728 <fputs@plt+0x48110>
   4d6ac:	movw	r2, #1167	; 0x48f
   4d6b0:	ldr	r1, [pc, #116]	; 4d72c <fputs@plt+0x48114>
   4d6b4:	ldr	r3, [pc, #116]	; 4d730 <fputs@plt+0x48118>
   4d6b8:	add	r0, pc, r0
   4d6bc:	add	r1, pc, r1
   4d6c0:	add	r3, pc, r3
   4d6c4:	bl	76ea0 <fputs@plt+0x71888>
   4d6c8:	mvn	r0, #21
   4d6cc:	pop	{r3, pc}
   4d6d0:	ldr	r0, [pc, #92]	; 4d734 <fputs@plt+0x4811c>
   4d6d4:	movw	r2, #1165	; 0x48d
   4d6d8:	ldr	r1, [pc, #88]	; 4d738 <fputs@plt+0x48120>
   4d6dc:	ldr	r3, [pc, #88]	; 4d73c <fputs@plt+0x48124>
   4d6e0:	add	r0, pc, r0
   4d6e4:	add	r1, pc, r1
   4d6e8:	add	r3, pc, r3
   4d6ec:	bl	76bb0 <fputs@plt+0x71598>
   4d6f0:	ldr	r0, [pc, #72]	; 4d740 <fputs@plt+0x48128>
   4d6f4:	movw	r2, #1164	; 0x48c
   4d6f8:	ldr	r1, [pc, #68]	; 4d744 <fputs@plt+0x4812c>
   4d6fc:	ldr	r3, [pc, #68]	; 4d748 <fputs@plt+0x48130>
   4d700:	add	r0, pc, r0
   4d704:	add	r1, pc, r1
   4d708:	add	r3, pc, r3
   4d70c:	bl	76bb0 <fputs@plt+0x71598>
   4d710:	andeq	r0, r4, r8, lsl #2
   4d714:	andeq	pc, r3, r0, ror #28
   4d718:	andeq	r0, r4, r0, lsl #25
   4d71c:	andeq	r0, r4, r4, asr #2
   4d720:	andeq	pc, r3, r0, asr #28
   4d724:	andeq	r0, r4, r0, ror #24
   4d728:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4d72c:	andeq	pc, r3, r8, lsl lr	; <UNPREDICTABLE>
   4d730:	andeq	r0, r4, r8, lsr ip
   4d734:	andeq	sp, r3, r8, lsr #12
   4d738:	strdeq	pc, [r3], -r0
   4d73c:	andeq	r0, r4, r0, lsl ip
   4d740:	andeq	r0, r4, r8, lsl #1
   4d744:	ldrdeq	pc, [r3], -r0
   4d748:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4d74c:	push	{r4, lr}
   4d750:	sub	sp, sp, #8
   4d754:	mov	r4, r0
   4d758:	bl	77b7c <fputs@plt+0x72564>
   4d75c:	cmp	r0, #2
   4d760:	bgt	4d774 <fputs@plt+0x4815c>
   4d764:	eor	r0, r4, r4, asr #31
   4d768:	rsb	r0, r0, r4, asr #31
   4d76c:	add	sp, sp, #8
   4d770:	pop	{r4, pc}
   4d774:	ldr	lr, [pc, #48]	; 4d7ac <fputs@plt+0x48194>
   4d778:	mov	r1, r4
   4d77c:	ldr	ip, [pc, #44]	; 4d7b0 <fputs@plt+0x48198>
   4d780:	movw	r3, #1256	; 0x4e8
   4d784:	ldr	r2, [pc, #40]	; 4d7b4 <fputs@plt+0x4819c>
   4d788:	add	lr, pc, lr
   4d78c:	add	ip, pc, ip
   4d790:	str	lr, [sp]
   4d794:	add	r2, pc, r2
   4d798:	str	ip, [sp, #4]
   4d79c:	mov	r0, #3
   4d7a0:	bl	76de4 <fputs@plt+0x717cc>
   4d7a4:	add	sp, sp, #8
   4d7a8:	pop	{r4, pc}
   4d7ac:	andeq	r0, r4, r8, asr #24
   4d7b0:	andeq	r0, r4, r4, ror r0
   4d7b4:	andeq	pc, r3, r0, asr #26
   4d7b8:	ldr	r3, [pc, #332]	; 4d90c <fputs@plt+0x482f4>
   4d7bc:	cmp	r0, #0
   4d7c0:	ldr	r0, [pc, #328]	; 4d910 <fputs@plt+0x482f8>
   4d7c4:	add	r3, pc, r3
   4d7c8:	push	{r4, r5, lr}
   4d7cc:	sub	sp, sp, #36	; 0x24
   4d7d0:	ldr	r5, [r3, r0]
   4d7d4:	mov	r4, r2
   4d7d8:	ldr	r3, [r5]
   4d7dc:	str	r3, [sp, #28]
   4d7e0:	beq	4d8ec <fputs@plt+0x482d4>
   4d7e4:	cmp	r1, #0
   4d7e8:	beq	4d8cc <fputs@plt+0x482b4>
   4d7ec:	cmp	r2, #0
   4d7f0:	beq	4d8ac <fputs@plt+0x48294>
   4d7f4:	mov	r0, r1
   4d7f8:	ldr	r1, [pc, #276]	; 4d914 <fputs@plt+0x482fc>
   4d7fc:	add	r3, sp, #16
   4d800:	add	r2, sp, #24
   4d804:	str	r3, [sp]
   4d808:	add	r1, pc, r1
   4d80c:	add	r3, sp, #20
   4d810:	str	r3, [sp, #4]
   4d814:	add	r3, sp, #12
   4d818:	bl	40924 <fputs@plt+0x3b30c>
   4d81c:	cmp	r0, #0
   4d820:	blt	4d8a0 <fputs@plt+0x48288>
   4d824:	ldr	r0, [r4, #4]
   4d828:	ldr	r1, [sp, #12]
   4d82c:	bl	72cf8 <fputs@plt+0x6d6e0>
   4d830:	cmp	r0, #0
   4d834:	beq	4d86c <fputs@plt+0x48254>
   4d838:	bl	4e5c <free@plt>
   4d83c:	ldr	r0, [sp, #20]
   4d840:	cmp	r0, #0
   4d844:	beq	4d854 <fputs@plt+0x4823c>
   4d848:	ldrb	r3, [r0]
   4d84c:	cmp	r3, #0
   4d850:	bne	4d894 <fputs@plt+0x4827c>
   4d854:	ldr	r0, [sp, #16]
   4d858:	cmp	r0, #0
   4d85c:	beq	4d86c <fputs@plt+0x48254>
   4d860:	ldrb	r3, [r0]
   4d864:	cmp	r3, #0
   4d868:	bne	4d888 <fputs@plt+0x48270>
   4d86c:	ldr	r2, [sp, #28]
   4d870:	mov	r0, #0
   4d874:	ldr	r3, [r5]
   4d878:	cmp	r2, r3
   4d87c:	bne	4d8a8 <fputs@plt+0x48290>
   4d880:	add	sp, sp, #36	; 0x24
   4d884:	pop	{r4, r5, pc}
   4d888:	bl	54ec <__strdup@plt>
   4d88c:	str	r0, [r4, #8]
   4d890:	b	4d86c <fputs@plt+0x48254>
   4d894:	bl	54ec <__strdup@plt>
   4d898:	str	r0, [r4, #12]
   4d89c:	b	4d854 <fputs@plt+0x4823c>
   4d8a0:	bl	4d74c <fputs@plt+0x48134>
   4d8a4:	b	4d86c <fputs@plt+0x48254>
   4d8a8:	bl	524c <__stack_chk_fail@plt>
   4d8ac:	ldr	r0, [pc, #100]	; 4d918 <fputs@plt+0x48300>
   4d8b0:	movw	r2, #1619	; 0x653
   4d8b4:	ldr	r1, [pc, #96]	; 4d91c <fputs@plt+0x48304>
   4d8b8:	ldr	r3, [pc, #96]	; 4d920 <fputs@plt+0x48308>
   4d8bc:	add	r0, pc, r0
   4d8c0:	add	r1, pc, r1
   4d8c4:	add	r3, pc, r3
   4d8c8:	bl	76bb0 <fputs@plt+0x71598>
   4d8cc:	ldr	r0, [pc, #80]	; 4d924 <fputs@plt+0x4830c>
   4d8d0:	movw	r2, #1618	; 0x652
   4d8d4:	ldr	r1, [pc, #76]	; 4d928 <fputs@plt+0x48310>
   4d8d8:	ldr	r3, [pc, #76]	; 4d92c <fputs@plt+0x48314>
   4d8dc:	add	r0, pc, r0
   4d8e0:	add	r1, pc, r1
   4d8e4:	add	r3, pc, r3
   4d8e8:	bl	76bb0 <fputs@plt+0x71598>
   4d8ec:	ldr	r0, [pc, #60]	; 4d930 <fputs@plt+0x48318>
   4d8f0:	movw	r2, #1617	; 0x651
   4d8f4:	ldr	r1, [pc, #56]	; 4d934 <fputs@plt+0x4831c>
   4d8f8:	ldr	r3, [pc, #56]	; 4d938 <fputs@plt+0x48320>
   4d8fc:	add	r0, pc, r0
   4d900:	add	r1, pc, r1
   4d904:	add	r3, pc, r3
   4d908:	bl	76bb0 <fputs@plt+0x71598>
   4d90c:			; <UNDEFINED> instruction: 0x000633b4
   4d910:	andeq	r0, r0, r0, asr #8
   4d914:	andeq	r0, r4, r8, lsl r0
   4d918:	ldrdeq	r3, [r4], -r0
   4d91c:	andeq	pc, r3, r4, lsl ip	; <UNPREDICTABLE>
   4d920:	andeq	r0, r4, r0, lsl #20
   4d924:	andeq	r4, r3, r4, lsr r5
   4d928:	strdeq	pc, [r3], -r4
   4d92c:	andeq	r0, r4, r0, ror #19
   4d930:	andeq	sp, r3, ip, lsl #8
   4d934:	ldrdeq	pc, [r3], -r4
   4d938:	andeq	r0, r4, r0, asr #19
   4d93c:	push	{r4, lr}
   4d940:	sub	sp, sp, #8
   4d944:	mov	r4, r0
   4d948:	bl	77b7c <fputs@plt+0x72564>
   4d94c:	cmp	r0, #2
   4d950:	bgt	4d964 <fputs@plt+0x4834c>
   4d954:	eor	r0, r4, r4, asr #31
   4d958:	rsb	r0, r0, r4, asr #31
   4d95c:	add	sp, sp, #8
   4d960:	pop	{r4, pc}
   4d964:	ldr	lr, [pc, #48]	; 4d99c <fputs@plt+0x48384>
   4d968:	mov	r1, r4
   4d96c:	ldr	ip, [pc, #44]	; 4d9a0 <fputs@plt+0x48388>
   4d970:	movw	r3, #1260	; 0x4ec
   4d974:	ldr	r2, [pc, #40]	; 4d9a4 <fputs@plt+0x4838c>
   4d978:	add	lr, pc, lr
   4d97c:	add	ip, pc, ip
   4d980:	str	lr, [sp]
   4d984:	add	r2, pc, r2
   4d988:	str	ip, [sp, #4]
   4d98c:	mov	r0, #3
   4d990:	bl	76de4 <fputs@plt+0x717cc>
   4d994:	add	sp, sp, #8
   4d998:	pop	{r4, pc}
   4d99c:	andeq	r0, r4, r4, lsr r9
   4d9a0:	andeq	pc, r3, ip, lsr #29
   4d9a4:	andeq	pc, r3, r0, asr fp	; <UNPREDICTABLE>
   4d9a8:	cmp	r0, #0
   4d9ac:	push	{lr}		; (str lr, [sp, #-4]!)
   4d9b0:	sub	sp, sp, #36	; 0x24
   4d9b4:	beq	4da24 <fputs@plt+0x4840c>
   4d9b8:	cmp	r1, #0
   4d9bc:	beq	4da44 <fputs@plt+0x4842c>
   4d9c0:	mov	r2, r1
   4d9c4:	add	r3, r1, #12
   4d9c8:	mov	ip, #0
   4d9cc:	str	ip, [r2], #4
   4d9d0:	str	r3, [sp]
   4d9d4:	add	ip, r1, #16
   4d9d8:	add	r3, r1, #20
   4d9dc:	str	ip, [sp, #4]
   4d9e0:	str	r3, [sp, #8]
   4d9e4:	add	ip, r1, #24
   4d9e8:	add	r3, r1, #28
   4d9ec:	str	ip, [sp, #12]
   4d9f0:	str	r3, [sp, #16]
   4d9f4:	add	ip, r1, #32
   4d9f8:	add	r3, r1, #36	; 0x24
   4d9fc:	str	ip, [sp, #20]
   4da00:	str	r3, [sp, #24]
   4da04:	add	ip, r1, #40	; 0x28
   4da08:	add	r3, r1, #8
   4da0c:	ldr	r1, [pc, #80]	; 4da64 <fputs@plt+0x4844c>
   4da10:	str	ip, [sp, #28]
   4da14:	add	r1, pc, r1
   4da18:	bl	40924 <fputs@plt+0x3b30c>
   4da1c:	add	sp, sp, #36	; 0x24
   4da20:	pop	{pc}		; (ldr pc, [sp], #4)
   4da24:	ldr	r0, [pc, #60]	; 4da68 <fputs@plt+0x48450>
   4da28:	mov	r2, #1264	; 0x4f0
   4da2c:	ldr	r1, [pc, #56]	; 4da6c <fputs@plt+0x48454>
   4da30:	ldr	r3, [pc, #56]	; 4da70 <fputs@plt+0x48458>
   4da34:	add	r0, pc, r0
   4da38:	add	r1, pc, r1
   4da3c:	add	r3, pc, r3
   4da40:	bl	76bb0 <fputs@plt+0x71598>
   4da44:	ldr	r0, [pc, #40]	; 4da74 <fputs@plt+0x4845c>
   4da48:	movw	r2, #1265	; 0x4f1
   4da4c:	ldr	r1, [pc, #36]	; 4da78 <fputs@plt+0x48460>
   4da50:	ldr	r3, [pc, #36]	; 4da7c <fputs@plt+0x48464>
   4da54:	add	r0, pc, r0
   4da58:	add	r1, pc, r1
   4da5c:	add	r3, pc, r3
   4da60:	bl	76bb0 <fputs@plt+0x71598>
   4da64:	andeq	r4, r3, r0, lsl #4
   4da68:	strdeq	pc, [r3], -r0
   4da6c:	muleq	r3, ip, sl
   4da70:	andeq	pc, r3, ip, lsl sl	; <UNPREDICTABLE>
   4da74:	andeq	r5, r4, ip, lsr #10
   4da78:	andeq	pc, r3, ip, ror sl	; <UNPREDICTABLE>
   4da7c:	strdeq	pc, [r3], -ip
   4da80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4da84:	subs	r4, r0, #0
   4da88:	sub	sp, sp, #44	; 0x2c
   4da8c:	mov	r5, r1
   4da90:	mov	r6, r2
   4da94:	beq	4dbdc <fputs@plt+0x485c4>
   4da98:	cmp	r1, #0
   4da9c:	blt	4db9c <fputs@plt+0x48584>
   4daa0:	mov	r0, r2
   4daa4:	bl	3067c <fputs@plt+0x2b064>
   4daa8:	cmp	r0, #0
   4daac:	moveq	r0, r5
   4dab0:	beq	4db94 <fputs@plt+0x4857c>
   4dab4:	ldr	r3, [r4, #244]	; 0xf4
   4dab8:	ldrb	r3, [r3, #1]
   4dabc:	cmp	r3, #1
   4dac0:	beq	4dbcc <fputs@plt+0x485b4>
   4dac4:	bl	77b7c <fputs@plt+0x72564>
   4dac8:	cmp	r0, #6
   4dacc:	movle	r0, #1
   4dad0:	ble	4db94 <fputs@plt+0x4857c>
   4dad4:	ldr	r3, [r4, #244]	; 0xf4
   4dad8:	ldrb	r0, [r3, #1]
   4dadc:	bl	30f6c <fputs@plt+0x2b954>
   4dae0:	ldr	r8, [r4, #32]
   4dae4:	cmp	r8, #0
   4dae8:	mov	fp, r0
   4daec:	beq	4dbc0 <fputs@plt+0x485a8>
   4daf0:	ldr	r7, [r4, #16]
   4daf4:	cmp	r7, #0
   4daf8:	beq	4dbb4 <fputs@plt+0x4859c>
   4dafc:	ldr	r3, [r4, #20]
   4db00:	mov	r1, r5
   4db04:	ldr	r9, [pc, #240]	; 4dbfc <fputs@plt+0x485e4>
   4db08:	mov	r0, r6
   4db0c:	cmp	r3, #0
   4db10:	ldr	sl, [pc, #232]	; 4dc00 <fputs@plt+0x485e8>
   4db14:	add	r9, pc, r9
   4db18:	movne	r9, r3
   4db1c:	ldr	r3, [r4, #24]
   4db20:	add	sl, pc, sl
   4db24:	cmp	r3, #0
   4db28:	movne	sl, r3
   4db2c:	ldr	r3, [r4, #352]	; 0x160
   4db30:	ldr	r4, [pc, #204]	; 4dc04 <fputs@plt+0x485ec>
   4db34:	cmp	r3, #0
   4db38:	add	r4, pc, r4
   4db3c:	movne	r4, r3
   4db40:	bl	308e8 <fputs@plt+0x2b2d0>
   4db44:	ldr	r2, [pc, #188]	; 4dc08 <fputs@plt+0x485f0>
   4db48:	mov	r1, #0
   4db4c:	ldr	ip, [pc, #184]	; 4dc0c <fputs@plt+0x485f4>
   4db50:	movw	r3, #1304	; 0x518
   4db54:	add	r2, pc, r2
   4db58:	str	r2, [sp, #4]
   4db5c:	ldr	r2, [pc, #172]	; 4dc10 <fputs@plt+0x485f8>
   4db60:	add	ip, pc, ip
   4db64:	str	fp, [sp, #8]
   4db68:	str	r8, [sp, #12]
   4db6c:	add	r2, pc, r2
   4db70:	str	r7, [sp, #16]
   4db74:	str	r9, [sp, #20]
   4db78:	str	sl, [sp, #24]
   4db7c:	str	r4, [sp, #28]
   4db80:	str	ip, [sp]
   4db84:	str	r0, [sp, #32]
   4db88:	mov	r0, #7
   4db8c:	bl	76de4 <fputs@plt+0x717cc>
   4db90:	mov	r0, #1
   4db94:	add	sp, sp, #44	; 0x2c
   4db98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4db9c:	ldr	r3, [r4, #244]	; 0xf4
   4dba0:	ldrb	r3, [r3, #1]
   4dba4:	cmp	r3, #1
   4dba8:	bne	4dac4 <fputs@plt+0x484ac>
   4dbac:	bl	4ade8 <fputs@plt+0x457d0>
   4dbb0:	b	4dac4 <fputs@plt+0x484ac>
   4dbb4:	ldr	r7, [pc, #88]	; 4dc14 <fputs@plt+0x485fc>
   4dbb8:	add	r7, pc, r7
   4dbbc:	b	4dafc <fputs@plt+0x484e4>
   4dbc0:	ldr	r8, [pc, #80]	; 4dc18 <fputs@plt+0x48600>
   4dbc4:	add	r8, pc, r8
   4dbc8:	b	4daf0 <fputs@plt+0x484d8>
   4dbcc:	mov	r0, r4
   4dbd0:	mov	r1, r6
   4dbd4:	bl	4a940 <fputs@plt+0x45328>
   4dbd8:	b	4dac4 <fputs@plt+0x484ac>
   4dbdc:	ldr	r0, [pc, #56]	; 4dc1c <fputs@plt+0x48604>
   4dbe0:	movw	r2, #1285	; 0x505
   4dbe4:	ldr	r1, [pc, #52]	; 4dc20 <fputs@plt+0x48608>
   4dbe8:	ldr	r3, [pc, #52]	; 4dc24 <fputs@plt+0x4860c>
   4dbec:	add	r0, pc, r0
   4dbf0:	add	r1, pc, r1
   4dbf4:	add	r3, pc, r3
   4dbf8:	bl	76bb0 <fputs@plt+0x71598>
   4dbfc:	andeq	r3, r3, ip, ror #9
   4dc00:	andeq	r3, r3, r0, ror #9
   4dc04:	andeq	r3, r3, r8, asr #9
   4dc08:	strdeq	pc, [r3], -r8
   4dc0c:			; <UNDEFINED> instruction: 0x000407b4
   4dc10:	andeq	pc, r3, r8, ror #18
   4dc14:	andeq	r3, r3, r8, asr #8
   4dc18:	andeq	r3, r3, ip, lsr r4
   4dc1c:	andeq	r4, r3, r4, lsr #4
   4dc20:	andeq	pc, r3, r4, ror #17
   4dc24:	andeq	pc, r3, r8, ror r8	; <UNPREDICTABLE>
   4dc28:	ldr	r3, [pc, #3932]	; 4eb8c <fputs@plt+0x49574>
   4dc2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dc30:	add	fp, sp, #32
   4dc34:	ldr	r2, [pc, #3924]	; 4eb90 <fputs@plt+0x49578>
   4dc38:	sub	sp, sp, #148	; 0x94
   4dc3c:	add	r3, pc, r3
   4dc40:	subs	r7, r0, #0
   4dc44:	mov	r4, r1
   4dc48:	ldr	sl, [r3, r2]
   4dc4c:	ldr	r3, [sl]
   4dc50:	str	r3, [fp, #-40]	; 0xffffffd8
   4dc54:	beq	4e2d0 <fputs@plt+0x48cb8>
   4dc58:	cmp	r1, #0
   4dc5c:	beq	4e2b0 <fputs@plt+0x48c98>
   4dc60:	mov	r0, r1
   4dc64:	mov	r1, #61	; 0x3d
   4dc68:	bl	4cb8 <strchr@plt>
   4dc6c:	subs	r5, r0, #0
   4dc70:	beq	4de4c <fputs@plt+0x48834>
   4dc74:	rsb	r1, r4, r5
   4dc78:	mov	r0, r4
   4dc7c:	bl	5294 <strnlen@plt>
   4dc80:	mov	r9, #0
   4dc84:	mov	r1, r4
   4dc88:	add	r6, r5, #1
   4dc8c:	add	r3, r0, #15
   4dc90:	mov	r2, r0
   4dc94:	bic	r3, r3, #7
   4dc98:	sub	sp, sp, r3
   4dc9c:	add	r3, sp, #23
   4dca0:	lsr	r3, r3, #3
   4dca4:	strb	r9, [r0, r3, lsl #3]
   4dca8:	lsl	r0, r3, #3
   4dcac:	bl	5018 <memcpy@plt>
   4dcb0:	ldr	r1, [pc, #3804]	; 4eb94 <fputs@plt+0x4957c>
   4dcb4:	add	r1, pc, r1
   4dcb8:	mov	r8, r0
   4dcbc:	bl	557c <strcmp@plt>
   4dcc0:	cmp	r0, r9
   4dcc4:	bne	4dd58 <fputs@plt+0x48740>
   4dcc8:	cmp	r6, r9
   4dccc:	beq	4de08 <fputs@plt+0x487f0>
   4dcd0:	ldrb	r3, [r5, #1]
   4dcd4:	cmp	r3, r9
   4dcd8:	beq	4de08 <fputs@plt+0x487f0>
   4dcdc:	ldr	r1, [pc, #3764]	; 4eb98 <fputs@plt+0x49580>
   4dce0:	mov	r0, r6
   4dce4:	add	r1, pc, r1
   4dce8:	bl	65bb8 <fputs@plt+0x605a0>
   4dcec:	subs	r4, r0, #0
   4dcf0:	beq	4df54 <fputs@plt+0x4893c>
   4dcf4:	ldr	r1, [pc, #3744]	; 4eb9c <fputs@plt+0x49584>
   4dcf8:	mov	r0, r6
   4dcfc:	sub	r2, fp, #156	; 0x9c
   4dd00:	add	r1, pc, r1
   4dd04:	bl	4fd0 <sscanf@plt>
   4dd08:	cmp	r0, #1
   4dd0c:	beq	4dfe0 <fputs@plt+0x489c8>
   4dd10:	bl	77b7c <fputs@plt+0x72564>
   4dd14:	cmp	r0, #2
   4dd18:	ble	4de58 <fputs@plt+0x48840>
   4dd1c:	ldr	r2, [pc, #3708]	; 4eba0 <fputs@plt+0x49588>
   4dd20:	mov	r0, #3
   4dd24:	ldr	ip, [pc, #3704]	; 4eba4 <fputs@plt+0x4958c>
   4dd28:	mov	r1, #0
   4dd2c:	add	r2, pc, r2
   4dd30:	str	r2, [sp, #4]
   4dd34:	ldr	r2, [pc, #3692]	; 4eba8 <fputs@plt+0x49590>
   4dd38:	add	ip, pc, ip
   4dd3c:	str	r6, [sp, #8]
   4dd40:	movw	r3, #1339	; 0x53b
   4dd44:	str	ip, [sp]
   4dd48:	add	r2, pc, r2
   4dd4c:	bl	76de4 <fputs@plt+0x717cc>
   4dd50:	mvn	r0, #21
   4dd54:	b	4de5c <fputs@plt+0x48844>
   4dd58:	ldr	r1, [pc, #3660]	; 4ebac <fputs@plt+0x49594>
   4dd5c:	mov	r0, r8
   4dd60:	add	r1, pc, r1
   4dd64:	bl	557c <strcmp@plt>
   4dd68:	cmp	r0, #0
   4dd6c:	str	r0, [fp, #-160]	; 0xffffff60
   4dd70:	beq	4de74 <fputs@plt+0x4885c>
   4dd74:	mov	r0, r7
   4dd78:	mov	r1, #115	; 0x73
   4dd7c:	mov	r2, r8
   4dd80:	bl	3c37c <fputs@plt+0x36d64>
   4dd84:	cmp	r0, #0
   4dd88:	blt	4de00 <fputs@plt+0x487e8>
   4dd8c:	ldr	ip, [pc, #3612]	; 4ebb0 <fputs@plt+0x49598>
   4dd90:	add	ip, pc, ip
   4dd94:	str	ip, [fp, #-160]	; 0xffffff60
   4dd98:	ldr	lr, [fp, #-160]	; 0xffffff60
   4dd9c:	sub	ip, fp, #76	; 0x4c
   4dda0:	ldm	lr!, {r0, r1, r2, r3}
   4dda4:	stmia	ip!, {r0, r1, r2, r3}
   4dda8:	ldm	lr!, {r0, r1, r2, r3}
   4ddac:	ldr	lr, [lr]
   4ddb0:	stmia	ip!, {r0, r1, r2, r3}
   4ddb4:	sub	r0, fp, #76	; 0x4c
   4ddb8:	mov	r1, r8
   4ddbc:	str	lr, [ip]
   4ddc0:	bl	745c0 <fputs@plt+0x6efa8>
   4ddc4:	cmp	r0, #0
   4ddc8:	beq	4e060 <fputs@plt+0x48a48>
   4ddcc:	mov	r0, r6
   4ddd0:	bl	660c8 <fputs@plt+0x60ab0>
   4ddd4:	subs	r3, r0, #0
   4ddd8:	blt	4df98 <fputs@plt+0x48980>
   4dddc:	ldr	r1, [pc, #3536]	; 4ebb4 <fputs@plt+0x4959c>
   4dde0:	mov	r0, r7
   4dde4:	ldr	r2, [pc, #3532]	; 4ebb8 <fputs@plt+0x495a0>
   4dde8:	add	r1, pc, r1
   4ddec:	add	r2, pc, r2
   4ddf0:	bl	3d624 <fputs@plt+0x3800c>
   4ddf4:	cmp	r0, #0
   4ddf8:	movge	r0, #0
   4ddfc:	bge	4de5c <fputs@plt+0x48844>
   4de00:	bl	4d93c <fputs@plt+0x48324>
   4de04:	b	4de5c <fputs@plt+0x48844>
   4de08:	ldr	r2, [pc, #3500]	; 4ebbc <fputs@plt+0x495a4>
   4de0c:	mov	r0, r7
   4de10:	mov	r1, #115	; 0x73
   4de14:	add	r2, pc, r2
   4de18:	bl	3c37c <fputs@plt+0x36d64>
   4de1c:	cmp	r0, #0
   4de20:	blt	4de00 <fputs@plt+0x487e8>
   4de24:	mvn	r2, #0
   4de28:	mvn	r3, #0
   4de2c:	ldr	r1, [pc, #3468]	; 4ebc0 <fputs@plt+0x495a8>
   4de30:	mov	r0, r7
   4de34:	strd	r2, [sp]
   4de38:	ldr	r2, [pc, #3460]	; 4ebc4 <fputs@plt+0x495ac>
   4de3c:	add	r1, pc, r1
   4de40:	add	r2, pc, r2
   4de44:	bl	3d624 <fputs@plt+0x3800c>
   4de48:	b	4ddf4 <fputs@plt+0x487dc>
   4de4c:	bl	77b7c <fputs@plt+0x72564>
   4de50:	cmp	r0, #2
   4de54:	bgt	4ded4 <fputs@plt+0x488bc>
   4de58:	mvn	r0, #21
   4de5c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4de60:	ldr	r3, [sl]
   4de64:	cmp	r2, r3
   4de68:	bne	4e25c <fputs@plt+0x48c44>
   4de6c:	sub	sp, fp, #32
   4de70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4de74:	mov	r0, r6
   4de78:	sub	r1, fp, #156	; 0x9c
   4de7c:	bl	70d68 <fputs@plt+0x6b750>
   4de80:	subs	r4, r0, #0
   4de84:	blt	4df0c <fputs@plt+0x488f4>
   4de88:	ldr	r2, [pc, #3384]	; 4ebc8 <fputs@plt+0x495b0>
   4de8c:	mov	r0, r7
   4de90:	mov	r1, #115	; 0x73
   4de94:	add	r2, pc, r2
   4de98:	bl	3c37c <fputs@plt+0x36d64>
   4de9c:	cmp	r0, #0
   4dea0:	blt	4de00 <fputs@plt+0x487e8>
   4dea4:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4dea8:	mov	r0, r7
   4deac:	ldr	r1, [pc, #3352]	; 4ebcc <fputs@plt+0x495b4>
   4deb0:	ldr	r2, [pc, #3352]	; 4ebd0 <fputs@plt+0x495b8>
   4deb4:	add	r1, pc, r1
   4deb8:	strd	r4, [sp]
   4debc:	add	r2, pc, r2
   4dec0:	bl	3d624 <fputs@plt+0x3800c>
   4dec4:	cmp	r0, #0
   4dec8:	ldrge	r0, [fp, #-160]	; 0xffffff60
   4decc:	bge	4de5c <fputs@plt+0x48844>
   4ded0:	b	4de00 <fputs@plt+0x487e8>
   4ded4:	ldr	r2, [pc, #3320]	; 4ebd4 <fputs@plt+0x495bc>
   4ded8:	mov	r1, r5
   4dedc:	ldr	ip, [pc, #3316]	; 4ebd8 <fputs@plt+0x495c0>
   4dee0:	movw	r3, #1318	; 0x526
   4dee4:	add	r2, pc, r2
   4dee8:	str	r2, [sp, #4]
   4deec:	ldr	r2, [pc, #3304]	; 4ebdc <fputs@plt+0x495c4>
   4def0:	add	ip, pc, ip
   4def4:	str	r4, [sp, #8]
   4def8:	mov	r0, #3
   4defc:	str	ip, [sp]
   4df00:	add	r2, pc, r2
   4df04:	bl	76de4 <fputs@plt+0x717cc>
   4df08:	b	4de58 <fputs@plt+0x48840>
   4df0c:	bl	77b7c <fputs@plt+0x72564>
   4df10:	cmp	r0, #2
   4df14:	movle	r0, r4
   4df18:	ble	4de5c <fputs@plt+0x48844>
   4df1c:	ldr	r2, [pc, #3260]	; 4ebe0 <fputs@plt+0x495c8>
   4df20:	mov	r1, r4
   4df24:	ldr	ip, [pc, #3256]	; 4ebe4 <fputs@plt+0x495cc>
   4df28:	movw	r3, #1362	; 0x552
   4df2c:	add	r2, pc, r2
   4df30:	str	r2, [sp, #4]
   4df34:	ldr	r2, [pc, #3244]	; 4ebe8 <fputs@plt+0x495d0>
   4df38:	add	ip, pc, ip
   4df3c:	str	r6, [sp, #8]
   4df40:	mov	r0, #3
   4df44:	str	ip, [sp]
   4df48:	add	r2, pc, r2
   4df4c:	bl	76de4 <fputs@plt+0x717cc>
   4df50:	b	4de5c <fputs@plt+0x48844>
   4df54:	bl	77b7c <fputs@plt+0x72564>
   4df58:	cmp	r0, #2
   4df5c:	ble	4de58 <fputs@plt+0x48840>
   4df60:	ldr	lr, [pc, #3204]	; 4ebec <fputs@plt+0x495d4>
   4df64:	mov	r1, r4
   4df68:	ldr	ip, [pc, #3200]	; 4ebf0 <fputs@plt+0x495d8>
   4df6c:	mov	r0, #3
   4df70:	ldr	r2, [pc, #3196]	; 4ebf4 <fputs@plt+0x495dc>
   4df74:	add	lr, pc, lr
   4df78:	add	ip, pc, ip
   4df7c:	movw	r3, #1349	; 0x545
   4df80:	add	r2, pc, r2
   4df84:	str	lr, [sp]
   4df88:	str	ip, [sp, #4]
   4df8c:	bl	76de4 <fputs@plt+0x717cc>
   4df90:	mvn	r0, #21
   4df94:	b	4de5c <fputs@plt+0x48844>
   4df98:	bl	77b7c <fputs@plt+0x72564>
   4df9c:	cmp	r0, #2
   4dfa0:	ble	4de58 <fputs@plt+0x48840>
   4dfa4:	ldr	r2, [pc, #3148]	; 4ebf8 <fputs@plt+0x495e0>
   4dfa8:	mov	r1, r9
   4dfac:	ldr	ip, [pc, #3144]	; 4ebfc <fputs@plt+0x495e4>
   4dfb0:	mov	r0, #3
   4dfb4:	add	r2, pc, r2
   4dfb8:	str	r2, [sp, #4]
   4dfbc:	ldr	r2, [pc, #3132]	; 4ec00 <fputs@plt+0x495e8>
   4dfc0:	add	ip, pc, ip
   4dfc4:	str	r4, [sp, #8]
   4dfc8:	movw	r3, #1386	; 0x56a
   4dfcc:	str	ip, [sp]
   4dfd0:	add	r2, pc, r2
   4dfd4:	bl	76de4 <fputs@plt+0x717cc>
   4dfd8:	mvn	r0, #21
   4dfdc:	b	4de5c <fputs@plt+0x48844>
   4dfe0:	vldr	d7, [fp, #-156]	; 0xffffff64
   4dfe4:	vcmpe.f64	d7, #0.0
   4dfe8:	vmrs	APSR_nzcv, fpscr
   4dfec:	bls	4dd10 <fputs@plt+0x486f8>
   4dff0:	ldr	r2, [pc, #3084]	; 4ec04 <fputs@plt+0x495ec>
   4dff4:	mov	r0, r7
   4dff8:	mov	r1, #115	; 0x73
   4dffc:	add	r2, pc, r2
   4e000:	bl	3c37c <fputs@plt+0x36d64>
   4e004:	cmp	r0, #0
   4e008:	blt	4de00 <fputs@plt+0x487e8>
   4e00c:	ldrd	r0, [fp, #-156]	; 0xffffff64
   4e010:	bl	7fb98 <fputs@plt+0x7a580>
   4e014:	movw	ip, #16960	; 0x4240
   4e018:	movt	ip, #15
   4e01c:	mov	r2, #100	; 0x64
   4e020:	mov	r3, #0
   4e024:	ldr	r6, [pc, #3036]	; 4ec08 <fputs@plt+0x495f0>
   4e028:	ldr	r8, [pc, #3036]	; 4ec0c <fputs@plt+0x495f4>
   4e02c:	add	r6, pc, r6
   4e030:	add	r8, pc, r8
   4e034:	umull	r4, r5, r0, ip
   4e038:	mla	r5, ip, r1, r5
   4e03c:	mov	r0, r4
   4e040:	mov	r1, r5
   4e044:	bl	7fb48 <fputs@plt+0x7a530>
   4e048:	mov	r2, r8
   4e04c:	strd	r0, [sp]
   4e050:	mov	r0, r7
   4e054:	mov	r1, r6
   4e058:	bl	3d624 <fputs@plt+0x3800c>
   4e05c:	b	4ddf4 <fputs@plt+0x487dc>
   4e060:	ldr	r1, [pc, #2984]	; 4ec10 <fputs@plt+0x495f8>
   4e064:	mov	r0, r8
   4e068:	add	r1, pc, r1
   4e06c:	bl	557c <strcmp@plt>
   4e070:	cmp	r0, #0
   4e074:	beq	4e150 <fputs@plt+0x48b38>
   4e078:	ldr	r1, [pc, #2964]	; 4ec14 <fputs@plt+0x495fc>
   4e07c:	mov	r0, r8
   4e080:	add	r1, pc, r1
   4e084:	bl	557c <strcmp@plt>
   4e088:	cmp	r0, #0
   4e08c:	bne	4e0f0 <fputs@plt+0x48ad8>
   4e090:	cmp	r6, #0
   4e094:	beq	4e0bc <fputs@plt+0x48aa4>
   4e098:	ldrb	r3, [r5, #1]
   4e09c:	cmp	r3, #0
   4e0a0:	beq	4e0bc <fputs@plt+0x48aa4>
   4e0a4:	ldr	r1, [pc, #2924]	; 4ec18 <fputs@plt+0x49600>
   4e0a8:	mov	r0, r6
   4e0ac:	add	r1, pc, r1
   4e0b0:	bl	557c <strcmp@plt>
   4e0b4:	cmp	r0, #0
   4e0b8:	bne	4e1f8 <fputs@plt+0x48be0>
   4e0bc:	mvn	r2, #0
   4e0c0:	str	r2, [fp, #-156]	; 0xffffff64
   4e0c4:	mov	r3, r2
   4e0c8:	str	r2, [fp, #-152]	; 0xffffff68
   4e0cc:	str	r2, [sp]
   4e0d0:	mov	r0, r7
   4e0d4:	ldr	r1, [pc, #2880]	; 4ec1c <fputs@plt+0x49604>
   4e0d8:	ldr	r2, [pc, #2880]	; 4ec20 <fputs@plt+0x49608>
   4e0dc:	str	r3, [sp, #4]
   4e0e0:	add	r1, pc, r1
   4e0e4:	add	r2, pc, r2
   4e0e8:	bl	3d624 <fputs@plt+0x3800c>
   4e0ec:	b	4ddf4 <fputs@plt+0x487dc>
   4e0f0:	ldr	ip, [fp, #-160]	; 0xffffff60
   4e0f4:	add	r3, ip, #36	; 0x24
   4e0f8:	ldm	r3, {r0, r1, r2}
   4e0fc:	sub	r3, fp, #144	; 0x90
   4e100:	stm	r3, {r0, r1, r2}
   4e104:	mov	r0, r3
   4e108:	mov	r1, r8
   4e10c:	bl	745c0 <fputs@plt+0x6efa8>
   4e110:	cmp	r0, #0
   4e114:	beq	4e194 <fputs@plt+0x48b7c>
   4e118:	mov	r0, r6
   4e11c:	sub	r1, fp, #156	; 0x9c
   4e120:	bl	7ac78 <fputs@plt+0x75660>
   4e124:	cmp	r0, #0
   4e128:	blt	4e334 <fputs@plt+0x48d1c>
   4e12c:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e130:	mov	r0, r7
   4e134:	ldr	r1, [pc, #2792]	; 4ec24 <fputs@plt+0x4960c>
   4e138:	ldr	r2, [pc, #2792]	; 4ec28 <fputs@plt+0x49610>
   4e13c:	add	r1, pc, r1
   4e140:	strd	r4, [sp]
   4e144:	add	r2, pc, r2
   4e148:	bl	3d624 <fputs@plt+0x3800c>
   4e14c:	b	4ddf4 <fputs@plt+0x487dc>
   4e150:	sub	r1, fp, #156	; 0x9c
   4e154:	mov	r0, r6
   4e158:	mov	r2, #1024	; 0x400
   4e15c:	mov	r3, #0
   4e160:	str	r1, [sp]
   4e164:	bl	67dc8 <fputs@plt+0x627b0>
   4e168:	cmp	r0, #0
   4e16c:	blt	4e2f0 <fputs@plt+0x48cd8>
   4e170:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e174:	mov	r0, r7
   4e178:	ldr	r1, [pc, #2732]	; 4ec2c <fputs@plt+0x49614>
   4e17c:	ldr	r2, [pc, #2732]	; 4ec30 <fputs@plt+0x49618>
   4e180:	add	r1, pc, r1
   4e184:	strd	r4, [sp]
   4e188:	add	r2, pc, r2
   4e18c:	bl	3d624 <fputs@plt+0x3800c>
   4e190:	b	4ddf4 <fputs@plt+0x487dc>
   4e194:	ldr	r9, [pc, #2712]	; 4ec34 <fputs@plt+0x4961c>
   4e198:	add	r9, pc, r9
   4e19c:	add	r3, r9, #48	; 0x30
   4e1a0:	ldm	r3, {r0, r1, r2}
   4e1a4:	sub	r3, fp, #132	; 0x84
   4e1a8:	stm	r3, {r0, r1, r2}
   4e1ac:	mov	r0, r3
   4e1b0:	mov	r1, r8
   4e1b4:	bl	745c0 <fputs@plt+0x6efa8>
   4e1b8:	cmp	r0, #0
   4e1bc:	beq	4e260 <fputs@plt+0x48c48>
   4e1c0:	mov	r0, r6
   4e1c4:	sub	r1, fp, #156	; 0x9c
   4e1c8:	bl	7ad24 <fputs@plt+0x7570c>
   4e1cc:	cmp	r0, #0
   4e1d0:	blt	4e444 <fputs@plt+0x48e2c>
   4e1d4:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e1d8:	mov	r0, r7
   4e1dc:	ldr	r1, [pc, #2644]	; 4ec38 <fputs@plt+0x49620>
   4e1e0:	ldr	r2, [pc, #2644]	; 4ec3c <fputs@plt+0x49624>
   4e1e4:	add	r1, pc, r1
   4e1e8:	strd	r4, [sp]
   4e1ec:	add	r2, pc, r2
   4e1f0:	bl	3d624 <fputs@plt+0x3800c>
   4e1f4:	b	4ddf4 <fputs@plt+0x487dc>
   4e1f8:	mov	r0, r6
   4e1fc:	sub	r1, fp, #156	; 0x9c
   4e200:	bl	66660 <fputs@plt+0x61048>
   4e204:	subs	r5, r0, #0
   4e208:	ldrge	r2, [fp, #-156]	; 0xffffff64
   4e20c:	ldrge	r3, [fp, #-152]	; 0xffffff68
   4e210:	bge	4e0cc <fputs@plt+0x48ab4>
   4e214:	bl	77b7c <fputs@plt+0x72564>
   4e218:	cmp	r0, #2
   4e21c:	movle	r0, r5
   4e220:	ble	4de5c <fputs@plt+0x48844>
   4e224:	ldr	r2, [pc, #2580]	; 4ec40 <fputs@plt+0x49628>
   4e228:	mov	r1, r5
   4e22c:	ldr	ip, [pc, #2576]	; 4ec44 <fputs@plt+0x4962c>
   4e230:	movw	r3, #1410	; 0x582
   4e234:	add	r2, pc, r2
   4e238:	str	r2, [sp, #4]
   4e23c:	ldr	r2, [pc, #2564]	; 4ec48 <fputs@plt+0x49630>
   4e240:	add	ip, pc, ip
   4e244:	str	r4, [sp, #8]
   4e248:	mov	r0, #3
   4e24c:	str	ip, [sp]
   4e250:	add	r2, pc, r2
   4e254:	bl	76de4 <fputs@plt+0x717cc>
   4e258:	b	4de5c <fputs@plt+0x48844>
   4e25c:	bl	524c <__stack_chk_fail@plt>
   4e260:	add	lr, r9, #60	; 0x3c
   4e264:	sub	ip, fp, #96	; 0x60
   4e268:	ldm	lr!, {r0, r1, r2, r3}
   4e26c:	ldr	lr, [lr]
   4e270:	stmia	ip!, {r0, r1, r2, r3}
   4e274:	sub	r0, fp, #96	; 0x60
   4e278:	mov	r1, r8
   4e27c:	str	lr, [ip]
   4e280:	bl	745c0 <fputs@plt+0x6efa8>
   4e284:	cmp	r0, #0
   4e288:	str	r0, [fp, #-160]	; 0xffffff60
   4e28c:	beq	4e37c <fputs@plt+0x48d64>
   4e290:	ldr	r1, [pc, #2484]	; 4ec4c <fputs@plt+0x49634>
   4e294:	mov	r0, r7
   4e298:	ldr	r2, [pc, #2480]	; 4ec50 <fputs@plt+0x49638>
   4e29c:	mov	r3, r6
   4e2a0:	add	r1, pc, r1
   4e2a4:	add	r2, pc, r2
   4e2a8:	bl	3d624 <fputs@plt+0x3800c>
   4e2ac:	b	4ddf4 <fputs@plt+0x487dc>
   4e2b0:	ldr	r0, [pc, #2460]	; 4ec54 <fputs@plt+0x4963c>
   4e2b4:	movw	r2, #1314	; 0x522
   4e2b8:	ldr	r1, [pc, #2456]	; 4ec58 <fputs@plt+0x49640>
   4e2bc:	ldr	r3, [pc, #2456]	; 4ec5c <fputs@plt+0x49644>
   4e2c0:	add	r0, pc, r0
   4e2c4:	add	r1, pc, r1
   4e2c8:	add	r3, pc, r3
   4e2cc:	bl	76bb0 <fputs@plt+0x71598>
   4e2d0:	ldr	r0, [pc, #2440]	; 4ec60 <fputs@plt+0x49648>
   4e2d4:	movw	r2, #1313	; 0x521
   4e2d8:	ldr	r1, [pc, #2436]	; 4ec64 <fputs@plt+0x4964c>
   4e2dc:	ldr	r3, [pc, #2436]	; 4ec68 <fputs@plt+0x49650>
   4e2e0:	add	r0, pc, r0
   4e2e4:	add	r1, pc, r1
   4e2e8:	add	r3, pc, r3
   4e2ec:	bl	76bb0 <fputs@plt+0x71598>
   4e2f0:	bl	77b7c <fputs@plt+0x72564>
   4e2f4:	cmp	r0, #2
   4e2f8:	ble	4de58 <fputs@plt+0x48840>
   4e2fc:	ldr	r2, [pc, #2408]	; 4ec6c <fputs@plt+0x49654>
   4e300:	mov	r1, #0
   4e304:	ldr	ip, [pc, #2404]	; 4ec70 <fputs@plt+0x49658>
   4e308:	movw	r3, #1397	; 0x575
   4e30c:	add	r2, pc, r2
   4e310:	str	r2, [sp, #4]
   4e314:	ldr	r2, [pc, #2392]	; 4ec74 <fputs@plt+0x4965c>
   4e318:	add	ip, pc, ip
   4e31c:	str	r4, [sp, #8]
   4e320:	mov	r0, #3
   4e324:	str	ip, [sp]
   4e328:	add	r2, pc, r2
   4e32c:	bl	76de4 <fputs@plt+0x717cc>
   4e330:	b	4de58 <fputs@plt+0x48840>
   4e334:	bl	77b7c <fputs@plt+0x72564>
   4e338:	cmp	r0, #2
   4e33c:	ble	4de58 <fputs@plt+0x48840>
   4e340:	ldr	r2, [pc, #2352]	; 4ec78 <fputs@plt+0x49660>
   4e344:	mov	r1, #0
   4e348:	ldr	ip, [pc, #2348]	; 4ec7c <fputs@plt+0x49664>
   4e34c:	movw	r3, #1421	; 0x58d
   4e350:	add	r2, pc, r2
   4e354:	str	r2, [sp, #4]
   4e358:	ldr	r2, [pc, #2336]	; 4ec80 <fputs@plt+0x49668>
   4e35c:	add	ip, pc, ip
   4e360:	str	r8, [sp, #8]
   4e364:	mov	r0, #3
   4e368:	str	r6, [sp, #12]
   4e36c:	add	r2, pc, r2
   4e370:	str	ip, [sp]
   4e374:	bl	76de4 <fputs@plt+0x717cc>
   4e378:	b	4de58 <fputs@plt+0x48840>
   4e37c:	ldr	r1, [pc, #2304]	; 4ec84 <fputs@plt+0x4966c>
   4e380:	mov	r0, r8
   4e384:	add	r1, pc, r1
   4e388:	bl	557c <strcmp@plt>
   4e38c:	cmp	r0, #0
   4e390:	str	r0, [fp, #-164]	; 0xffffff5c
   4e394:	bne	4e4ac <fputs@plt+0x48e94>
   4e398:	cmp	r6, #0
   4e39c:	beq	4e48c <fputs@plt+0x48e74>
   4e3a0:	ldrb	r3, [r5, #1]
   4e3a4:	cmp	r3, #0
   4e3a8:	beq	4e48c <fputs@plt+0x48e74>
   4e3ac:	mov	r0, r6
   4e3b0:	mov	r1, #32
   4e3b4:	bl	4cb8 <strchr@plt>
   4e3b8:	subs	r4, r0, #0
   4e3bc:	beq	4e850 <fputs@plt+0x49238>
   4e3c0:	rsb	r1, r6, r4
   4e3c4:	mov	r0, r6
   4e3c8:	bl	5294 <strnlen@plt>
   4e3cc:	ldr	ip, [fp, #-164]	; 0xffffff5c
   4e3d0:	mov	r1, r6
   4e3d4:	add	r4, r4, #1
   4e3d8:	add	r2, r0, #15
   4e3dc:	mov	r3, r0
   4e3e0:	bic	r2, r2, #7
   4e3e4:	sub	sp, sp, r2
   4e3e8:	mov	r2, r0
   4e3ec:	add	r0, sp, #23
   4e3f0:	lsr	r0, r0, #3
   4e3f4:	strb	ip, [r3, r0, lsl #3]
   4e3f8:	lsl	r0, r0, #3
   4e3fc:	bl	5018 <memcpy@plt>
   4e400:	mov	r6, r0
   4e404:	ldr	r1, [pc, #2172]	; 4ec88 <fputs@plt+0x49670>
   4e408:	mov	r0, r6
   4e40c:	add	r1, pc, r1
   4e410:	bl	6ec88 <fputs@plt+0x69670>
   4e414:	subs	r5, r0, #0
   4e418:	beq	4e808 <fputs@plt+0x491f0>
   4e41c:	ldr	r1, [pc, #2152]	; 4ec8c <fputs@plt+0x49674>
   4e420:	mov	r0, r7
   4e424:	ldr	r2, [pc, #2148]	; 4ec90 <fputs@plt+0x49678>
   4e428:	mov	r3, #1
   4e42c:	str	r6, [sp]
   4e430:	add	r1, pc, r1
   4e434:	str	r4, [sp, #4]
   4e438:	add	r2, pc, r2
   4e43c:	bl	3d624 <fputs@plt+0x3800c>
   4e440:	b	4ddf4 <fputs@plt+0x487dc>
   4e444:	bl	77b7c <fputs@plt+0x72564>
   4e448:	cmp	r0, #2
   4e44c:	ble	4de58 <fputs@plt+0x48840>
   4e450:	ldr	r2, [pc, #2108]	; 4ec94 <fputs@plt+0x4967c>
   4e454:	mov	r1, #0
   4e458:	ldr	ip, [pc, #2104]	; 4ec98 <fputs@plt+0x49680>
   4e45c:	movw	r3, #1432	; 0x598
   4e460:	add	r2, pc, r2
   4e464:	str	r2, [sp, #4]
   4e468:	ldr	r2, [pc, #2092]	; 4ec9c <fputs@plt+0x49684>
   4e46c:	add	ip, pc, ip
   4e470:	str	r8, [sp, #8]
   4e474:	mov	r0, #3
   4e478:	str	r6, [sp, #12]
   4e47c:	add	r2, pc, r2
   4e480:	str	ip, [sp]
   4e484:	bl	76de4 <fputs@plt+0x717cc>
   4e488:	b	4de58 <fputs@plt+0x48840>
   4e48c:	ldr	r1, [pc, #2060]	; 4eca0 <fputs@plt+0x49688>
   4e490:	mov	r0, r7
   4e494:	ldr	r2, [pc, #2056]	; 4eca4 <fputs@plt+0x4968c>
   4e498:	mov	r3, #0
   4e49c:	add	r1, pc, r1
   4e4a0:	add	r2, pc, r2
   4e4a4:	bl	3d624 <fputs@plt+0x3800c>
   4e4a8:	b	4ddf4 <fputs@plt+0x487dc>
   4e4ac:	add	r3, r9, #80	; 0x50
   4e4b0:	ldm	r3, {r0, r1, r2}
   4e4b4:	sub	r3, fp, #120	; 0x78
   4e4b8:	stm	r3, {r0, r1, r2}
   4e4bc:	mov	r0, r3
   4e4c0:	mov	r1, r8
   4e4c4:	bl	745c0 <fputs@plt+0x6efa8>
   4e4c8:	cmp	r0, #0
   4e4cc:	str	r0, [fp, #-164]	; 0xffffff5c
   4e4d0:	beq	4e5c0 <fputs@plt+0x48fa8>
   4e4d4:	cmp	r6, #0
   4e4d8:	beq	4e5a0 <fputs@plt+0x48f88>
   4e4dc:	ldrb	r3, [r5, #1]
   4e4e0:	cmp	r3, #0
   4e4e4:	beq	4e5a0 <fputs@plt+0x48f88>
   4e4e8:	mov	r0, r6
   4e4ec:	mov	r1, #32
   4e4f0:	bl	4cb8 <strchr@plt>
   4e4f4:	subs	r4, r0, #0
   4e4f8:	beq	4e8a0 <fputs@plt+0x49288>
   4e4fc:	rsb	r1, r6, r4
   4e500:	mov	r0, r6
   4e504:	bl	5294 <strnlen@plt>
   4e508:	ldr	ip, [fp, #-160]	; 0xffffff60
   4e50c:	mov	r1, r6
   4e510:	add	r4, r4, #1
   4e514:	mov	r3, r0
   4e518:	add	r0, r0, #15
   4e51c:	bic	r0, r0, #7
   4e520:	mov	r2, r3
   4e524:	sub	sp, sp, r0
   4e528:	add	r0, sp, #23
   4e52c:	lsr	r0, r0, #3
   4e530:	strb	ip, [r3, r0, lsl #3]
   4e534:	lsl	r0, r0, #3
   4e538:	bl	5018 <memcpy@plt>
   4e53c:	ldr	r1, [pc, #1892]	; 4eca8 <fputs@plt+0x49690>
   4e540:	add	r1, pc, r1
   4e544:	mov	r6, r0
   4e548:	bl	6ec88 <fputs@plt+0x69670>
   4e54c:	subs	r5, r0, #0
   4e550:	beq	4e85c <fputs@plt+0x49244>
   4e554:	sub	r3, fp, #156	; 0x9c
   4e558:	mov	r0, r4
   4e55c:	str	r3, [sp]
   4e560:	mov	r2, #1000	; 0x3e8
   4e564:	mov	r3, #0
   4e568:	bl	67dc8 <fputs@plt+0x627b0>
   4e56c:	cmp	r0, #0
   4e570:	blt	4e698 <fputs@plt+0x49080>
   4e574:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e578:	mov	r0, r7
   4e57c:	ldr	r1, [pc, #1832]	; 4ecac <fputs@plt+0x49694>
   4e580:	mov	r3, #1
   4e584:	ldr	r2, [pc, #1828]	; 4ecb0 <fputs@plt+0x49698>
   4e588:	str	r6, [sp]
   4e58c:	add	r1, pc, r1
   4e590:	strd	r4, [sp, #8]
   4e594:	add	r2, pc, r2
   4e598:	bl	3d624 <fputs@plt+0x3800c>
   4e59c:	b	4ddf4 <fputs@plt+0x487dc>
   4e5a0:	ldr	r1, [pc, #1804]	; 4ecb4 <fputs@plt+0x4969c>
   4e5a4:	mov	r0, r7
   4e5a8:	ldr	r2, [pc, #1800]	; 4ecb8 <fputs@plt+0x496a0>
   4e5ac:	mov	r3, #0
   4e5b0:	add	r1, pc, r1
   4e5b4:	add	r2, pc, r2
   4e5b8:	bl	3d624 <fputs@plt+0x3800c>
   4e5bc:	b	4ddf4 <fputs@plt+0x487dc>
   4e5c0:	ldr	r1, [pc, #1780]	; 4ecbc <fputs@plt+0x496a4>
   4e5c4:	mov	r0, r8
   4e5c8:	add	r1, pc, r1
   4e5cc:	bl	557c <strcmp@plt>
   4e5d0:	cmp	r0, #0
   4e5d4:	str	r0, [fp, #-160]	; 0xffffff60
   4e5d8:	bne	4e7b0 <fputs@plt+0x49198>
   4e5dc:	cmp	r6, #0
   4e5e0:	beq	4e5a0 <fputs@plt+0x48f88>
   4e5e4:	ldrb	r3, [r5, #1]
   4e5e8:	cmp	r3, #0
   4e5ec:	beq	4e5a0 <fputs@plt+0x48f88>
   4e5f0:	mov	r0, r6
   4e5f4:	mov	r1, #32
   4e5f8:	bl	4cb8 <strchr@plt>
   4e5fc:	subs	r4, r0, #0
   4e600:	beq	4e768 <fputs@plt+0x49150>
   4e604:	rsb	r1, r6, r4
   4e608:	mov	r0, r6
   4e60c:	bl	5294 <strnlen@plt>
   4e610:	ldr	ip, [fp, #-160]	; 0xffffff60
   4e614:	mov	r1, r6
   4e618:	add	r4, r4, #1
   4e61c:	mov	r3, r0
   4e620:	add	r0, r0, #15
   4e624:	bic	r0, r0, #7
   4e628:	mov	r2, r3
   4e62c:	sub	sp, sp, r0
   4e630:	add	r0, sp, #23
   4e634:	lsr	r0, r0, #3
   4e638:	strb	ip, [r3, r0, lsl #3]
   4e63c:	lsl	r0, r0, #3
   4e640:	bl	5018 <memcpy@plt>
   4e644:	ldr	r1, [pc, #1652]	; 4ecc0 <fputs@plt+0x496a8>
   4e648:	add	r1, pc, r1
   4e64c:	mov	r6, r0
   4e650:	bl	6ec88 <fputs@plt+0x69670>
   4e654:	cmp	r0, #0
   4e658:	beq	4e724 <fputs@plt+0x4910c>
   4e65c:	mov	r0, r4
   4e660:	sub	r1, fp, #156	; 0x9c
   4e664:	bl	66660 <fputs@plt+0x61048>
   4e668:	cmp	r0, #0
   4e66c:	blt	4e6dc <fputs@plt+0x490c4>
   4e670:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e674:	mov	r0, r7
   4e678:	ldr	r1, [pc, #1604]	; 4ecc4 <fputs@plt+0x496ac>
   4e67c:	mov	r3, r6
   4e680:	ldr	r2, [pc, #1600]	; 4ecc8 <fputs@plt+0x496b0>
   4e684:	add	r1, pc, r1
   4e688:	strd	r4, [sp]
   4e68c:	add	r2, pc, r2
   4e690:	bl	3d624 <fputs@plt+0x3800c>
   4e694:	b	4ddf4 <fputs@plt+0x487dc>
   4e698:	bl	77b7c <fputs@plt+0x72564>
   4e69c:	cmp	r0, #2
   4e6a0:	ble	4de58 <fputs@plt+0x48840>
   4e6a4:	ldr	r2, [pc, #1568]	; 4eccc <fputs@plt+0x496b4>
   4e6a8:	mov	r1, #0
   4e6ac:	ldr	ip, [pc, #1564]	; 4ecd0 <fputs@plt+0x496b8>
   4e6b0:	movw	r3, #1489	; 0x5d1
   4e6b4:	add	r2, pc, r2
   4e6b8:	str	r2, [sp, #4]
   4e6bc:	ldr	r2, [pc, #1552]	; 4ecd4 <fputs@plt+0x496bc>
   4e6c0:	add	ip, pc, ip
   4e6c4:	str	r4, [sp, #8]
   4e6c8:	mov	r0, #3
   4e6cc:	str	ip, [sp]
   4e6d0:	add	r2, pc, r2
   4e6d4:	bl	76de4 <fputs@plt+0x717cc>
   4e6d8:	b	4de58 <fputs@plt+0x48840>
   4e6dc:	bl	77b7c <fputs@plt+0x72564>
   4e6e0:	cmp	r0, #2
   4e6e4:	ble	4de58 <fputs@plt+0x48840>
   4e6e8:	ldr	r2, [pc, #1512]	; 4ecd8 <fputs@plt+0x496c0>
   4e6ec:	mov	r1, #0
   4e6f0:	ldr	ip, [pc, #1508]	; 4ecdc <fputs@plt+0x496c4>
   4e6f4:	mov	r3, #1520	; 0x5f0
   4e6f8:	add	r2, pc, r2
   4e6fc:	str	r2, [sp, #4]
   4e700:	ldr	r2, [pc, #1496]	; 4ece0 <fputs@plt+0x496c8>
   4e704:	add	ip, pc, ip
   4e708:	str	r8, [sp, #8]
   4e70c:	mov	r0, #3
   4e710:	str	r4, [sp, #12]
   4e714:	add	r2, pc, r2
   4e718:	str	ip, [sp]
   4e71c:	bl	76de4 <fputs@plt+0x717cc>
   4e720:	b	4de58 <fputs@plt+0x48840>
   4e724:	bl	77b7c <fputs@plt+0x72564>
   4e728:	cmp	r0, #2
   4e72c:	ble	4de58 <fputs@plt+0x48840>
   4e730:	ldr	r2, [pc, #1452]	; 4ece4 <fputs@plt+0x496cc>
   4e734:	mov	r1, #0
   4e738:	ldr	ip, [pc, #1448]	; 4ece8 <fputs@plt+0x496d0>
   4e73c:	movw	r3, #1514	; 0x5ea
   4e740:	add	r2, pc, r2
   4e744:	str	r2, [sp, #4]
   4e748:	ldr	r2, [pc, #1436]	; 4ecec <fputs@plt+0x496d4>
   4e74c:	add	ip, pc, ip
   4e750:	str	r6, [sp, #8]
   4e754:	mov	r0, #3
   4e758:	str	ip, [sp]
   4e75c:	add	r2, pc, r2
   4e760:	bl	76de4 <fputs@plt+0x717cc>
   4e764:	b	4de58 <fputs@plt+0x48840>
   4e768:	bl	77b7c <fputs@plt+0x72564>
   4e76c:	cmp	r0, #2
   4e770:	ble	4de58 <fputs@plt+0x48840>
   4e774:	ldr	r2, [pc, #1396]	; 4ecf0 <fputs@plt+0x496d8>
   4e778:	mov	r1, r4
   4e77c:	ldr	ip, [pc, #1392]	; 4ecf4 <fputs@plt+0x496dc>
   4e780:	movw	r3, #1509	; 0x5e5
   4e784:	add	r2, pc, r2
   4e788:	str	r2, [sp, #4]
   4e78c:	ldr	r2, [pc, #1380]	; 4ecf8 <fputs@plt+0x496e0>
   4e790:	add	ip, pc, ip
   4e794:	str	r8, [sp, #8]
   4e798:	mov	r0, #3
   4e79c:	str	r6, [sp, #12]
   4e7a0:	add	r2, pc, r2
   4e7a4:	str	ip, [sp]
   4e7a8:	bl	76de4 <fputs@plt+0x717cc>
   4e7ac:	b	4de58 <fputs@plt+0x48840>
   4e7b0:	mov	r0, r8
   4e7b4:	bl	6e064 <fputs@plt+0x68a4c>
   4e7b8:	cmp	r0, #0
   4e7bc:	blt	4e940 <fputs@plt+0x49328>
   4e7c0:	ldr	r1, [pc, #1332]	; 4ecfc <fputs@plt+0x496e4>
   4e7c4:	mov	r0, r6
   4e7c8:	add	r1, pc, r1
   4e7cc:	bl	557c <strcmp@plt>
   4e7d0:	cmp	r0, #0
   4e7d4:	bne	4e8e8 <fputs@plt+0x492d0>
   4e7d8:	mvn	r2, #0
   4e7dc:	mvn	r3, #0
   4e7e0:	strd	r2, [fp, #-156]	; 0xffffff64
   4e7e4:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4e7e8:	mov	r0, r7
   4e7ec:	ldr	r1, [pc, #1292]	; 4ed00 <fputs@plt+0x496e8>
   4e7f0:	ldr	r2, [pc, #1292]	; 4ed04 <fputs@plt+0x496ec>
   4e7f4:	add	r1, pc, r1
   4e7f8:	strd	r4, [sp]
   4e7fc:	add	r2, pc, r2
   4e800:	bl	3d624 <fputs@plt+0x3800c>
   4e804:	b	4ddf4 <fputs@plt+0x487dc>
   4e808:	bl	77b7c <fputs@plt+0x72564>
   4e80c:	cmp	r0, #2
   4e810:	ble	4de58 <fputs@plt+0x48840>
   4e814:	ldr	r2, [pc, #1260]	; 4ed08 <fputs@plt+0x496f0>
   4e818:	mov	r1, r5
   4e81c:	ldr	ip, [pc, #1256]	; 4ed0c <fputs@plt+0x496f4>
   4e820:	mov	r0, #3
   4e824:	add	r2, pc, r2
   4e828:	str	r2, [sp, #4]
   4e82c:	ldr	r2, [pc, #1244]	; 4ed10 <fputs@plt+0x496f8>
   4e830:	add	ip, pc, ip
   4e834:	str	r6, [sp, #8]
   4e838:	movw	r3, #1458	; 0x5b2
   4e83c:	str	ip, [sp]
   4e840:	add	r2, pc, r2
   4e844:	bl	76de4 <fputs@plt+0x717cc>
   4e848:	mvn	r0, #21
   4e84c:	b	4de5c <fputs@plt+0x48844>
   4e850:	ldr	r4, [pc, #1212]	; 4ed14 <fputs@plt+0x496fc>
   4e854:	add	r4, pc, r4
   4e858:	b	4e404 <fputs@plt+0x48dec>
   4e85c:	bl	77b7c <fputs@plt+0x72564>
   4e860:	cmp	r0, #2
   4e864:	ble	4de58 <fputs@plt+0x48840>
   4e868:	ldr	r2, [pc, #1192]	; 4ed18 <fputs@plt+0x49700>
   4e86c:	mov	r1, r5
   4e870:	ldr	ip, [pc, #1188]	; 4ed1c <fputs@plt+0x49704>
   4e874:	movw	r3, #1483	; 0x5cb
   4e878:	add	r2, pc, r2
   4e87c:	str	r2, [sp, #4]
   4e880:	ldr	r2, [pc, #1176]	; 4ed20 <fputs@plt+0x49708>
   4e884:	add	ip, pc, ip
   4e888:	str	r6, [sp, #8]
   4e88c:	mov	r0, #3
   4e890:	str	ip, [sp]
   4e894:	add	r2, pc, r2
   4e898:	bl	76de4 <fputs@plt+0x717cc>
   4e89c:	b	4de58 <fputs@plt+0x48840>
   4e8a0:	bl	77b7c <fputs@plt+0x72564>
   4e8a4:	cmp	r0, #2
   4e8a8:	ble	4de58 <fputs@plt+0x48840>
   4e8ac:	ldr	r2, [pc, #1136]	; 4ed24 <fputs@plt+0x4970c>
   4e8b0:	mov	r1, r4
   4e8b4:	ldr	ip, [pc, #1132]	; 4ed28 <fputs@plt+0x49710>
   4e8b8:	movw	r3, #1478	; 0x5c6
   4e8bc:	add	r2, pc, r2
   4e8c0:	str	r2, [sp, #4]
   4e8c4:	ldr	r2, [pc, #1120]	; 4ed2c <fputs@plt+0x49714>
   4e8c8:	add	ip, pc, ip
   4e8cc:	str	r8, [sp, #8]
   4e8d0:	mov	r0, #3
   4e8d4:	str	r6, [sp, #12]
   4e8d8:	add	r2, pc, r2
   4e8dc:	str	ip, [sp]
   4e8e0:	bl	76de4 <fputs@plt+0x717cc>
   4e8e4:	b	4de58 <fputs@plt+0x48840>
   4e8e8:	mov	r0, r6
   4e8ec:	sub	r1, fp, #156	; 0x9c
   4e8f0:	bl	66660 <fputs@plt+0x61048>
   4e8f4:	cmp	r0, #0
   4e8f8:	bge	4e7e4 <fputs@plt+0x491cc>
   4e8fc:	bl	77b7c <fputs@plt+0x72564>
   4e900:	cmp	r0, #2
   4e904:	ble	4de58 <fputs@plt+0x48840>
   4e908:	ldr	r2, [pc, #1056]	; 4ed30 <fputs@plt+0x49718>
   4e90c:	movw	r3, #1534	; 0x5fe
   4e910:	ldr	ip, [pc, #1052]	; 4ed34 <fputs@plt+0x4971c>
   4e914:	mov	r0, #3
   4e918:	add	r2, pc, r2
   4e91c:	str	r2, [sp, #4]
   4e920:	ldr	r2, [pc, #1040]	; 4ed38 <fputs@plt+0x49720>
   4e924:	add	ip, pc, ip
   4e928:	ldr	r1, [fp, #-164]	; 0xffffff5c
   4e92c:	str	r6, [sp, #8]
   4e930:	add	r2, pc, r2
   4e934:	str	ip, [sp]
   4e938:	bl	76de4 <fputs@plt+0x717cc>
   4e93c:	b	4de58 <fputs@plt+0x48840>
   4e940:	ldr	r1, [pc, #1012]	; 4ed3c <fputs@plt+0x49724>
   4e944:	mov	r0, r8
   4e948:	add	r1, pc, r1
   4e94c:	bl	557c <strcmp@plt>
   4e950:	subs	r5, r0, #0
   4e954:	beq	4e9a0 <fputs@plt+0x49388>
   4e958:	add	r9, r9, #92	; 0x5c
   4e95c:	sub	r3, fp, #108	; 0x6c
   4e960:	ldm	r9, {r0, r1, r2}
   4e964:	stm	r3, {r0, r1, r2}
   4e968:	mov	r0, r3
   4e96c:	mov	r1, r8
   4e970:	bl	745c0 <fputs@plt+0x6efa8>
   4e974:	cmp	r0, #0
   4e978:	beq	4e9d4 <fputs@plt+0x493bc>
   4e97c:	ldr	r1, [pc, #956]	; 4ed40 <fputs@plt+0x49728>
   4e980:	mov	r0, r7
   4e984:	ldr	r2, [pc, #952]	; 4ed44 <fputs@plt+0x4972c>
   4e988:	mov	r3, #1
   4e98c:	str	r6, [sp]
   4e990:	add	r1, pc, r1
   4e994:	add	r2, pc, r2
   4e998:	bl	3d624 <fputs@plt+0x3800c>
   4e99c:	b	4ddf4 <fputs@plt+0x487dc>
   4e9a0:	mov	r0, r6
   4e9a4:	sub	r1, fp, #156	; 0x9c
   4e9a8:	bl	66540 <fputs@plt+0x60f28>
   4e9ac:	cmp	r0, #0
   4e9b0:	blt	4ea4c <fputs@plt+0x49434>
   4e9b4:	ldr	r1, [pc, #908]	; 4ed48 <fputs@plt+0x49730>
   4e9b8:	mov	r0, r7
   4e9bc:	ldr	r2, [pc, #904]	; 4ed4c <fputs@plt+0x49734>
   4e9c0:	add	r1, pc, r1
   4e9c4:	ldr	r3, [fp, #-156]	; 0xffffff64
   4e9c8:	add	r2, pc, r2
   4e9cc:	bl	3d624 <fputs@plt+0x3800c>
   4e9d0:	b	4ddf4 <fputs@plt+0x487dc>
   4e9d4:	ldr	r1, [pc, #884]	; 4ed50 <fputs@plt+0x49738>
   4e9d8:	mov	r0, r8
   4e9dc:	add	r1, pc, r1
   4e9e0:	bl	557c <strcmp@plt>
   4e9e4:	cmp	r0, #0
   4e9e8:	beq	4eacc <fputs@plt+0x494b4>
   4e9ec:	ldr	r1, [pc, #864]	; 4ed54 <fputs@plt+0x4973c>
   4e9f0:	mov	r0, r8
   4e9f4:	add	r1, pc, r1
   4e9f8:	bl	557c <strcmp@plt>
   4e9fc:	cmp	r0, #0
   4ea00:	beq	4ea94 <fputs@plt+0x4947c>
   4ea04:	bl	77b7c <fputs@plt+0x72564>
   4ea08:	cmp	r0, #2
   4ea0c:	ble	4de58 <fputs@plt+0x48840>
   4ea10:	ldr	r2, [pc, #832]	; 4ed58 <fputs@plt+0x49740>
   4ea14:	mov	r0, #3
   4ea18:	ldr	ip, [pc, #828]	; 4ed5c <fputs@plt+0x49744>
   4ea1c:	mov	r1, #0
   4ea20:	add	r2, pc, r2
   4ea24:	str	r2, [sp, #4]
   4ea28:	ldr	r2, [pc, #816]	; 4ed60 <fputs@plt+0x49748>
   4ea2c:	add	ip, pc, ip
   4ea30:	str	r4, [sp, #8]
   4ea34:	movw	r3, #1579	; 0x62b
   4ea38:	str	ip, [sp]
   4ea3c:	add	r2, pc, r2
   4ea40:	bl	76de4 <fputs@plt+0x717cc>
   4ea44:	mvn	r0, #21
   4ea48:	b	4de5c <fputs@plt+0x48844>
   4ea4c:	bl	77b7c <fputs@plt+0x72564>
   4ea50:	cmp	r0, #2
   4ea54:	ble	4de58 <fputs@plt+0x48840>
   4ea58:	ldr	r2, [pc, #772]	; 4ed64 <fputs@plt+0x4974c>
   4ea5c:	mov	r1, r5
   4ea60:	ldr	ip, [pc, #768]	; 4ed68 <fputs@plt+0x49750>
   4ea64:	movw	r3, #1546	; 0x60a
   4ea68:	add	r2, pc, r2
   4ea6c:	str	r2, [sp, #4]
   4ea70:	ldr	r2, [pc, #756]	; 4ed6c <fputs@plt+0x49754>
   4ea74:	add	ip, pc, ip
   4ea78:	str	r8, [sp, #8]
   4ea7c:	mov	r0, #3
   4ea80:	str	r6, [sp, #12]
   4ea84:	add	r2, pc, r2
   4ea88:	str	ip, [sp]
   4ea8c:	bl	76de4 <fputs@plt+0x717cc>
   4ea90:	b	4de58 <fputs@plt+0x48840>
   4ea94:	mov	r0, r6
   4ea98:	sub	r1, fp, #156	; 0x9c
   4ea9c:	bl	70d68 <fputs@plt+0x6b750>
   4eaa0:	cmp	r0, #0
   4eaa4:	blt	4eaf8 <fputs@plt+0x494e0>
   4eaa8:	ldrd	r4, [fp, #-156]	; 0xffffff64
   4eaac:	mov	r0, r7
   4eab0:	ldr	r1, [pc, #696]	; 4ed70 <fputs@plt+0x49758>
   4eab4:	ldr	r2, [pc, #696]	; 4ed74 <fputs@plt+0x4975c>
   4eab8:	add	r1, pc, r1
   4eabc:	strd	r4, [sp]
   4eac0:	add	r2, pc, r2
   4eac4:	bl	3d624 <fputs@plt+0x3800c>
   4eac8:	b	4ddf4 <fputs@plt+0x487dc>
   4eacc:	mov	r0, r6
   4ead0:	bl	6e160 <fputs@plt+0x68b48>
   4ead4:	subs	r3, r0, #0
   4ead8:	blt	4eb40 <fputs@plt+0x49528>
   4eadc:	ldr	r1, [pc, #660]	; 4ed78 <fputs@plt+0x49760>
   4eae0:	mov	r0, r7
   4eae4:	ldr	r2, [pc, #656]	; 4ed7c <fputs@plt+0x49764>
   4eae8:	add	r1, pc, r1
   4eaec:	add	r2, pc, r2
   4eaf0:	bl	3d624 <fputs@plt+0x3800c>
   4eaf4:	b	4ddf4 <fputs@plt+0x487dc>
   4eaf8:	bl	77b7c <fputs@plt+0x72564>
   4eafc:	cmp	r0, #2
   4eb00:	ble	4de58 <fputs@plt+0x48840>
   4eb04:	ldr	r2, [pc, #628]	; 4ed80 <fputs@plt+0x49768>
   4eb08:	mov	r1, #0
   4eb0c:	ldr	ip, [pc, #624]	; 4ed84 <fputs@plt+0x4976c>
   4eb10:	movw	r3, #1572	; 0x624
   4eb14:	add	r2, pc, r2
   4eb18:	str	r2, [sp, #4]
   4eb1c:	ldr	r2, [pc, #612]	; 4ed88 <fputs@plt+0x49770>
   4eb20:	add	ip, pc, ip
   4eb24:	str	r8, [sp, #8]
   4eb28:	mov	r0, #3
   4eb2c:	str	r6, [sp, #12]
   4eb30:	add	r2, pc, r2
   4eb34:	str	ip, [sp]
   4eb38:	bl	76de4 <fputs@plt+0x717cc>
   4eb3c:	b	4de58 <fputs@plt+0x48840>
   4eb40:	bl	77b7c <fputs@plt+0x72564>
   4eb44:	cmp	r0, #2
   4eb48:	ble	4de58 <fputs@plt+0x48840>
   4eb4c:	ldr	r2, [pc, #568]	; 4ed8c <fputs@plt+0x49774>
   4eb50:	mov	r0, #3
   4eb54:	ldr	ip, [pc, #564]	; 4ed90 <fputs@plt+0x49778>
   4eb58:	mov	r1, #0
   4eb5c:	add	r2, pc, r2
   4eb60:	str	r2, [sp, #4]
   4eb64:	ldr	r2, [pc, #552]	; 4ed94 <fputs@plt+0x4977c>
   4eb68:	add	ip, pc, ip
   4eb6c:	str	r8, [sp, #8]
   4eb70:	movw	r3, #1561	; 0x619
   4eb74:	str	r6, [sp, #12]
   4eb78:	add	r2, pc, r2
   4eb7c:	str	ip, [sp]
   4eb80:	bl	76de4 <fputs@plt+0x717cc>
   4eb84:	mvn	r0, #21
   4eb88:	b	4de5c <fputs@plt+0x48844>
   4eb8c:	andeq	r2, r6, ip, lsr pc
   4eb90:	andeq	r0, r0, r0, asr #8
   4eb94:	andeq	pc, r3, r0, lsr #24
   4eb98:	andeq	pc, r3, r0, lsl #24
   4eb9c:	andeq	pc, r3, r0, ror #23
   4eba0:			; <UNDEFINED> instruction: 0x0003fbbc
   4eba4:	andeq	r0, r4, ip, lsl #12
   4eba8:	andeq	pc, r3, ip, lsl #15
   4ebac:	ldrdeq	pc, [r3], -r8
   4ebb0:	andeq	r3, r6, r4, lsl #7
   4ebb4:	andeq	r4, r3, ip, lsl r8
   4ebb8:	strdeq	r3, [r3], -r8
   4ebbc:	andeq	pc, r3, ip, ror #21
   4ebc0:	andeq	r4, r3, r8, asr #15
   4ebc4:	muleq	r3, ip, sp
   4ebc8:	andeq	pc, r3, ip, ror #21
   4ebcc:	andeq	r4, r3, r0, asr r7
   4ebd0:	andeq	fp, r3, r0, lsr #26
   4ebd4:	ldrdeq	pc, [r3], -r8
   4ebd8:	andeq	r0, r4, r4, asr r4
   4ebdc:	ldrdeq	pc, [r3], -r4
   4ebe0:	andeq	pc, r3, r0, lsr #20
   4ebe4:	andeq	r0, r4, ip, lsl #8
   4ebe8:	andeq	pc, r3, ip, lsl #11
   4ebec:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4ebf0:	muleq	r3, ip, r9
   4ebf4:	andeq	pc, r3, r4, asr r5	; <UNPREDICTABLE>
   4ebf8:	andeq	pc, r3, r0, ror #19
   4ebfc:	andeq	r0, r4, r4, lsl #7
   4ec00:	andeq	pc, r3, r4, lsl #10
   4ec04:	andeq	pc, r3, r4, lsl #18
   4ec08:	ldrdeq	r4, [r3], -r8
   4ec0c:	andeq	fp, r3, ip, lsr #23
   4ec10:			; <UNDEFINED> instruction: 0x000353b8
   4ec14:			; <UNDEFINED> instruction: 0x000353bc
   4ec18:	ldrdeq	pc, [r3], -ip
   4ec1c:	andeq	r4, r3, r4, lsr #10
   4ec20:	strdeq	fp, [r3], -r8
   4ec24:	andeq	r4, r3, r8, asr #9
   4ec28:	muleq	r3, r8, sl
   4ec2c:	andeq	r4, r3, r4, lsl #9
   4ec30:	andeq	fp, r3, r4, asr sl
   4ec34:	andeq	r2, r6, ip, ror pc
   4ec38:	andeq	r4, r3, r0, lsr #8
   4ec3c:	strdeq	fp, [r3], -r0
   4ec40:			; <UNDEFINED> instruction: 0x0003f7b0
   4ec44:	andeq	r0, r4, r4, lsl #2
   4ec48:	andeq	pc, r3, r4, lsl #5
   4ec4c:	andeq	r4, r3, r4, ror #6
   4ec50:	andeq	r9, r3, r8, ror #10
   4ec54:	strdeq	pc, [r3], -r0
   4ec58:	andeq	pc, r3, r0, lsl r2	; <UNPREDICTABLE>
   4ec5c:	andeq	pc, r3, r8, ror #3
   4ec60:	andeq	r3, r3, r0, lsr fp
   4ec64:	strdeq	pc, [r3], -r0
   4ec68:	andeq	pc, r3, r8, asr #3
   4ec6c:			; <UNDEFINED> instruction: 0x0003f6b0
   4ec70:	andeq	r0, r4, ip, lsr #32
   4ec74:	andeq	pc, r3, ip, lsr #3
   4ec78:	andeq	pc, r3, r4, asr #13
   4ec7c:	andeq	pc, r3, r8, ror #31
   4ec80:	andeq	pc, r3, r8, ror #2
   4ec84:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   4ec88:	andeq	pc, r3, r8, lsr #12
   4ec8c:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   4ec90:	andeq	r4, r3, r4, lsr #14
   4ec94:			; <UNDEFINED> instruction: 0x0003f5b4
   4ec98:	ldrdeq	pc, [r3], -r8
   4ec9c:	andeq	pc, r3, r8, asr r0	; <UNPREDICTABLE>
   4eca0:	andeq	r4, r3, r8, ror #2
   4eca4:			; <UNDEFINED> instruction: 0x000346bc
   4eca8:	strdeq	pc, [r3], -r4
   4ecac:	andeq	r4, r3, r8, ror r0
   4ecb0:	andeq	pc, r3, ip, ror #9
   4ecb4:	andeq	r4, r3, r4, asr r0
   4ecb8:	andeq	pc, r3, ip, asr #9
   4ecbc:	andeq	r4, r3, r8, asr #23
   4ecc0:	andeq	pc, r3, ip, ror #7
   4ecc4:	andeq	r3, r3, r0, lsl #31
   4ecc8:	strdeq	pc, [r3], -r4
   4eccc:	andeq	pc, r3, ip, lsr #7
   4ecd0:	andeq	pc, r3, r4, lsl #25
   4ecd4:	andeq	lr, r3, r4, lsl #28
   4ecd8:	andeq	pc, r3, ip, lsl r3	; <UNPREDICTABLE>
   4ecdc:	andeq	pc, r3, r0, asr #24
   4ece0:	andeq	lr, r3, r0, asr #27
   4ece4:	strdeq	pc, [r3], -ip
   4ece8:	strdeq	pc, [r3], -r8
   4ecec:	andeq	lr, r3, r8, ror sp
   4ecf0:	muleq	r3, r0, r2
   4ecf4:			; <UNDEFINED> instruction: 0x0003fbb4
   4ecf8:	andeq	lr, r3, r4, lsr sp
   4ecfc:	andeq	pc, r3, r0, asr #5
   4ed00:	andeq	r3, r3, r0, lsl lr
   4ed04:	andeq	fp, r3, r0, ror #7
   4ed08:	andeq	pc, r3, r8, lsl r2	; <UNPREDICTABLE>
   4ed0c:	andeq	pc, r3, r4, lsl fp	; <UNPREDICTABLE>
   4ed10:	muleq	r3, r4, ip
   4ed14:	andeq	fp, r3, ip, lsr #24
   4ed18:	andeq	pc, r3, r4, asr #3
   4ed1c:	andeq	pc, r3, r0, asr #21
   4ed20:	andeq	lr, r3, r0, asr #24
   4ed24:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   4ed28:	andeq	pc, r3, ip, ror sl	; <UNPREDICTABLE>
   4ed2c:	strdeq	lr, [r3], -ip
   4ed30:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   4ed34:	andeq	pc, r3, r0, lsr #20
   4ed38:	andeq	lr, r3, r4, lsr #23
   4ed3c:	andeq	pc, r3, r8, ror #2
   4ed40:	andeq	r3, r3, r4, ror ip
   4ed44:	andeq	r2, r3, r4, asr #20
   4ed48:	andeq	r3, r3, r4, asr #24
   4ed4c:			; <UNDEFINED> instruction: 0x00033fb8
   4ed50:	ldrdeq	pc, [r3], -ip
   4ed54:	ldrdeq	pc, [r3], -r0
   4ed58:	andeq	pc, r3, ip, asr #1
   4ed5c:	andeq	pc, r3, r8, lsl r9	; <UNPREDICTABLE>
   4ed60:	muleq	r3, r8, sl
   4ed64:	andeq	lr, r3, ip, lsr #31
   4ed68:	ldrdeq	pc, [r3], -r0
   4ed6c:	andeq	lr, r3, r0, asr sl
   4ed70:	andeq	r3, r3, ip, asr #22
   4ed74:	andeq	fp, r3, ip, lsl r1
   4ed78:	andeq	r3, r3, ip, lsl fp
   4ed7c:	muleq	r3, r4, lr
   4ed80:			; <UNDEFINED> instruction: 0x0003efbc
   4ed84:	andeq	pc, r3, r4, lsr #16
   4ed88:	andeq	lr, r3, r4, lsr #19
   4ed8c:			; <UNDEFINED> instruction: 0x0003eeb8
   4ed90:	ldrdeq	pc, [r3], -ip
   4ed94:	andeq	lr, r3, ip, asr r9
   4ed98:	push	{r4, lr}
   4ed9c:	subs	r4, r0, #0
   4eda0:	popeq	{r4, pc}
   4eda4:	ldr	r0, [r4, #4]
   4eda8:	bl	72950 <fputs@plt+0x6d338>
   4edac:	ldr	r0, [r4, #20]
   4edb0:	bl	50464 <fputs@plt+0x4ae4c>
   4edb4:	ldr	r0, [r4, #16]
   4edb8:	bl	50464 <fputs@plt+0x4ae4c>
   4edbc:	ldr	r0, [r4]
   4edc0:	bl	2aae4 <fputs@plt+0x254cc>
   4edc4:	ldr	r0, [r4, #8]
   4edc8:	bl	4e5c <free@plt>
   4edcc:	ldr	r0, [r4, #12]
   4edd0:	bl	4e5c <free@plt>
   4edd4:	mov	r0, r4
   4edd8:	pop	{r4, lr}
   4eddc:	b	4e5c <free@plt>
   4ede0:	push	{r4, r5, r6, lr}
   4ede4:	subs	r5, r0, #0
   4ede8:	sub	sp, sp, #8
   4edec:	mov	r6, r1
   4edf0:	beq	4eed8 <fputs@plt+0x498c0>
   4edf4:	cmp	r1, #0
   4edf8:	beq	4eeb8 <fputs@plt+0x498a0>
   4edfc:	mov	r0, #1
   4ee00:	mov	r1, #24
   4ee04:	bl	4d18 <calloc@plt>
   4ee08:	subs	r4, r0, #0
   4ee0c:	beq	4eeb0 <fputs@plt+0x49898>
   4ee10:	mov	r0, r5
   4ee14:	bl	2991c <fputs@plt+0x24304>
   4ee18:	mov	r1, r4
   4ee1c:	str	r0, [r1], #16
   4ee20:	ldrb	r2, [r5, #24]
   4ee24:	tst	r2, #4
   4ee28:	bne	4ee8c <fputs@plt+0x49874>
   4ee2c:	ldr	r2, [pc, #216]	; 4ef0c <fputs@plt+0x498f4>
   4ee30:	add	r2, pc, r2
   4ee34:	ldr	r3, [pc, #212]	; 4ef10 <fputs@plt+0x498f8>
   4ee38:	mov	r0, r5
   4ee3c:	str	r4, [sp]
   4ee40:	add	r3, pc, r3
   4ee44:	bl	2a590 <fputs@plt+0x24f78>
   4ee48:	cmp	r0, #0
   4ee4c:	blt	4ee98 <fputs@plt+0x49880>
   4ee50:	ldr	r2, [pc, #188]	; 4ef14 <fputs@plt+0x498fc>
   4ee54:	mov	r0, r5
   4ee58:	ldr	r3, [pc, #184]	; 4ef18 <fputs@plt+0x49900>
   4ee5c:	add	r1, r4, #20
   4ee60:	str	r4, [sp]
   4ee64:	add	r2, pc, r2
   4ee68:	add	r3, pc, r3
   4ee6c:	bl	2a590 <fputs@plt+0x24f78>
   4ee70:	cmp	r0, #0
   4ee74:	blt	4ee98 <fputs@plt+0x49880>
   4ee78:	mov	r5, #0
   4ee7c:	str	r4, [r6]
   4ee80:	mov	r0, r5
   4ee84:	add	sp, sp, #8
   4ee88:	pop	{r4, r5, r6, pc}
   4ee8c:	ldr	r2, [pc, #136]	; 4ef1c <fputs@plt+0x49904>
   4ee90:	add	r2, pc, r2
   4ee94:	b	4ee34 <fputs@plt+0x4981c>
   4ee98:	mov	r5, r0
   4ee9c:	mov	r0, r4
   4eea0:	bl	4ed98 <fputs@plt+0x49780>
   4eea4:	mov	r0, r5
   4eea8:	add	sp, sp, #8
   4eeac:	pop	{r4, r5, r6, pc}
   4eeb0:	mvn	r5, #11
   4eeb4:	b	4ee80 <fputs@plt+0x49868>
   4eeb8:	ldr	r0, [pc, #96]	; 4ef20 <fputs@plt+0x49908>
   4eebc:	mov	r2, #1664	; 0x680
   4eec0:	ldr	r1, [pc, #92]	; 4ef24 <fputs@plt+0x4990c>
   4eec4:	ldr	r3, [pc, #92]	; 4ef28 <fputs@plt+0x49910>
   4eec8:	add	r0, pc, r0
   4eecc:	add	r1, pc, r1
   4eed0:	add	r3, pc, r3
   4eed4:	bl	76bb0 <fputs@plt+0x71598>
   4eed8:	ldr	r0, [pc, #76]	; 4ef2c <fputs@plt+0x49914>
   4eedc:	movw	r2, #1663	; 0x67f
   4eee0:	ldr	r1, [pc, #72]	; 4ef30 <fputs@plt+0x49918>
   4eee4:	ldr	r3, [pc, #72]	; 4ef34 <fputs@plt+0x4991c>
   4eee8:	add	r0, pc, r0
   4eeec:	add	r1, pc, r1
   4eef0:	add	r3, pc, r3
   4eef4:	bl	76bb0 <fputs@plt+0x71598>
   4eef8:	mov	r5, r0
   4eefc:	mov	r0, r4
   4ef00:	bl	4ed98 <fputs@plt+0x49780>
   4ef04:	mov	r0, r5
   4ef08:	bl	54f8 <_Unwind_Resume@plt>
   4ef0c:	andeq	lr, r3, r8, ror #26
   4ef10:			; <UNDEFINED> instruction: 0xffffe970
   4ef14:	andeq	lr, r3, r4, lsr #27
   4ef18:			; <UNDEFINED> instruction: 0xffffd5d8
   4ef1c:	andeq	lr, r3, r4, ror ip
   4ef20:	andeq	r8, r3, r0, lsl r1
   4ef24:	andeq	lr, r3, r8, lsl #12
   4ef28:	andeq	pc, r3, ip, asr r4	; <UNPREDICTABLE>
   4ef2c:	andeq	fp, r3, r0, lsr #28
   4ef30:	andeq	lr, r3, r8, ror #11
   4ef34:	andeq	pc, r3, ip, lsr r4	; <UNPREDICTABLE>
   4ef38:	ldr	r3, [pc, #2372]	; 4f884 <fputs@plt+0x4a26c>
   4ef3c:	ldr	r2, [pc, #2372]	; 4f888 <fputs@plt+0x4a270>
   4ef40:	add	r3, pc, r3
   4ef44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ef48:	subs	r4, r0, #0
   4ef4c:	ldr	r2, [r3, r2]
   4ef50:	sub	sp, sp, #68	; 0x44
   4ef54:	mov	r5, r1
   4ef58:	ldr	r3, [r2]
   4ef5c:	str	r2, [sp, #40]	; 0x28
   4ef60:	str	r3, [sp, #60]	; 0x3c
   4ef64:	beq	4f774 <fputs@plt+0x4a15c>
   4ef68:	ldr	fp, [pc, #2332]	; 4f88c <fputs@plt+0x4a274>
   4ef6c:	mov	r7, #0
   4ef70:	ldr	r8, [pc, #2328]	; 4f890 <fputs@plt+0x4a278>
   4ef74:	ldr	r9, [pc, #2328]	; 4f894 <fputs@plt+0x4a27c>
   4ef78:	add	fp, pc, fp
   4ef7c:	ldr	r6, [pc, #2324]	; 4f898 <fputs@plt+0x4a280>
   4ef80:	add	r8, pc, r8
   4ef84:	ldr	r1, [pc, #2320]	; 4f89c <fputs@plt+0x4a284>
   4ef88:	add	r9, pc, r9
   4ef8c:	ldr	r2, [pc, #2316]	; 4f8a0 <fputs@plt+0x4a288>
   4ef90:	add	r6, pc, r6
   4ef94:	add	r1, pc, r1
   4ef98:	str	r1, [sp, #32]
   4ef9c:	add	r2, pc, r2
   4efa0:	str	r2, [sp, #36]	; 0x24
   4efa4:	ldr	r0, [r4, #4]
   4efa8:	bl	72fc8 <fputs@plt+0x6d9b0>
   4efac:	cmp	r0, #0
   4efb0:	beq	4effc <fputs@plt+0x499e4>
   4efb4:	ldr	sl, [r4]
   4efb8:	b	4efd8 <fputs@plt+0x499c0>
   4efbc:	bne	4f01c <fputs@plt+0x49a04>
   4efc0:	mov	r0, sl
   4efc4:	mvn	r2, #0
   4efc8:	mvn	r3, #0
   4efcc:	bl	2a4c8 <fputs@plt+0x24eb0>
   4efd0:	cmp	r0, #0
   4efd4:	blt	4efec <fputs@plt+0x499d4>
   4efd8:	mov	r0, sl
   4efdc:	mov	r1, #0
   4efe0:	bl	2bcf4 <fputs@plt+0x266dc>
   4efe4:	cmp	r0, #0
   4efe8:	bge	4efbc <fputs@plt+0x499a4>
   4efec:	mov	r7, r0
   4eff0:	bl	77b7c <fputs@plt+0x72564>
   4eff4:	cmp	r0, #2
   4eff8:	bgt	4f514 <fputs@plt+0x49efc>
   4effc:	ldr	r1, [sp, #40]	; 0x28
   4f000:	mov	r0, r7
   4f004:	ldr	r2, [sp, #60]	; 0x3c
   4f008:	ldr	r3, [r1]
   4f00c:	cmp	r2, r3
   4f010:	bne	4f7a0 <fputs@plt+0x4a188>
   4f014:	add	sp, sp, #68	; 0x44
   4f018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f01c:	ldr	sl, [r4, #12]
   4f020:	cmp	sl, #0
   4f024:	beq	4f0bc <fputs@plt+0x49aa4>
   4f028:	cmp	r5, #0
   4f02c:	bne	4f1c4 <fputs@plt+0x49bac>
   4f030:	ldr	r1, [pc, #2156]	; 4f8a4 <fputs@plt+0x4a28c>
   4f034:	mov	r0, sl
   4f038:	add	r1, pc, r1
   4f03c:	bl	557c <strcmp@plt>
   4f040:	cmp	r0, #0
   4f044:	bne	4f288 <fputs@plt+0x49c70>
   4f048:	bl	77b7c <fputs@plt+0x72564>
   4f04c:	cmp	r0, #2
   4f050:	bgt	4f2f4 <fputs@plt+0x49cdc>
   4f054:	mvn	sl, #124	; 0x7c
   4f058:	cmp	r7, #0
   4f05c:	moveq	r7, sl
   4f060:	bl	55b8 <__errno_location@plt>
   4f064:	mov	r3, #0
   4f068:	str	r3, [r0]
   4f06c:	bl	77b7c <fputs@plt+0x72564>
   4f070:	cmp	r0, #6
   4f074:	ble	4f0bc <fputs@plt+0x49aa4>
   4f078:	ldr	r3, [r4, #12]
   4f07c:	mov	r1, sl
   4f080:	ldr	ip, [r4, #8]
   4f084:	mov	r0, #7
   4f088:	cmp	r3, #0
   4f08c:	ldr	r2, [sp, #32]
   4f090:	moveq	r3, r9
   4f094:	str	r3, [sp, #8]
   4f098:	ldr	r3, [sp, #36]	; 0x24
   4f09c:	cmp	ip, #0
   4f0a0:	str	r2, [sp]
   4f0a4:	mov	r2, fp
   4f0a8:	moveq	ip, r8
   4f0ac:	str	ip, [sp, #12]
   4f0b0:	str	r3, [sp, #4]
   4f0b4:	movw	r3, #1863	; 0x747
   4f0b8:	bl	76de4 <fputs@plt+0x717cc>
   4f0bc:	ldr	r0, [r4, #8]
   4f0c0:	mov	sl, #0
   4f0c4:	bl	4e5c <free@plt>
   4f0c8:	str	sl, [r4, #8]
   4f0cc:	ldr	r0, [r4, #12]
   4f0d0:	bl	4e5c <free@plt>
   4f0d4:	str	sl, [r4, #12]
   4f0d8:	b	4efa4 <fputs@plt+0x4998c>
   4f0dc:	mov	r4, r6
   4f0e0:	mov	r5, r8
   4f0e4:	mov	r6, r2
   4f0e8:	mov	r8, r9
   4f0ec:	mov	r9, ip
   4f0f0:	bl	77b7c <fputs@plt+0x72564>
   4f0f4:	cmp	r0, #2
   4f0f8:	ble	4f148 <fputs@plt+0x49b30>
   4f0fc:	ldr	r2, [pc, #1956]	; 4f8a8 <fputs@plt+0x4a290>
   4f100:	cmp	sl, #0
   4f104:	ldr	r1, [sp, #44]	; 0x2c
   4f108:	mov	r0, #3
   4f10c:	add	r2, pc, r2
   4f110:	ldr	r3, [pc, #1940]	; 4f8ac <fputs@plt+0x4a294>
   4f114:	ldr	ip, [pc, #1940]	; 4f8b0 <fputs@plt+0x4a298>
   4f118:	str	r2, [sp, #4]
   4f11c:	add	r3, pc, r3
   4f120:	ldr	r2, [pc, #1932]	; 4f8b4 <fputs@plt+0x4a29c>
   4f124:	movne	r3, sl
   4f128:	add	ip, pc, ip
   4f12c:	str	r1, [sp, #8]
   4f130:	str	r3, [sp, #12]
   4f134:	mov	r1, #0
   4f138:	movw	r3, #1783	; 0x6f7
   4f13c:	str	ip, [sp]
   4f140:	add	r2, pc, r2
   4f144:	bl	76de4 <fputs@plt+0x717cc>
   4f148:	ldr	r1, [pc, #1896]	; 4f8b8 <fputs@plt+0x4a2a0>
   4f14c:	ldr	r0, [sp, #48]	; 0x30
   4f150:	add	r1, pc, r1
   4f154:	bl	65b84 <fputs@plt+0x6056c>
   4f158:	cmp	r0, #0
   4f15c:	beq	4f1b0 <fputs@plt+0x49b98>
   4f160:	bl	77b7c <fputs@plt+0x72564>
   4f164:	cmp	r0, #5
   4f168:	ble	4f1b0 <fputs@plt+0x49b98>
   4f16c:	ldr	r2, [pc, #1864]	; 4f8bc <fputs@plt+0x4a2a4>
   4f170:	cmp	sl, #0
   4f174:	ldr	r3, [pc, #1860]	; 4f8c0 <fputs@plt+0x4a2a8>
   4f178:	mov	r0, #6
   4f17c:	add	r2, pc, r2
   4f180:	ldr	ip, [pc, #1852]	; 4f8c4 <fputs@plt+0x4a2ac>
   4f184:	str	r2, [sp, #4]
   4f188:	add	r3, pc, r3
   4f18c:	ldr	r2, [pc, #1844]	; 4f8c8 <fputs@plt+0x4a2b0>
   4f190:	movne	r3, sl
   4f194:	add	ip, pc, ip
   4f198:	str	r3, [sp, #8]
   4f19c:	mov	r1, #0
   4f1a0:	movw	r3, #1789	; 0x6fd
   4f1a4:	str	ip, [sp]
   4f1a8:	add	r2, pc, r2
   4f1ac:	bl	76de4 <fputs@plt+0x717cc>
   4f1b0:	mov	r0, sl
   4f1b4:	bl	4e5c <free@plt>
   4f1b8:	ldr	r0, [sp, #56]	; 0x38
   4f1bc:	bl	4e5c <free@plt>
   4f1c0:	ldr	sl, [r4, #12]
   4f1c4:	ldr	r1, [pc, #1792]	; 4f8cc <fputs@plt+0x4a2b4>
   4f1c8:	mov	r0, sl
   4f1cc:	add	r1, pc, r1
   4f1d0:	bl	557c <strcmp@plt>
   4f1d4:	cmp	r0, #0
   4f1d8:	beq	4f054 <fputs@plt+0x49a3c>
   4f1dc:	ldr	r1, [pc, #1772]	; 4f8d0 <fputs@plt+0x4a2b8>
   4f1e0:	mov	r0, sl
   4f1e4:	add	r1, pc, r1
   4f1e8:	bl	557c <strcmp@plt>
   4f1ec:	cmp	r0, #0
   4f1f0:	beq	4f3a8 <fputs@plt+0x49d90>
   4f1f4:	mov	r0, sl
   4f1f8:	mov	r1, r6
   4f1fc:	bl	557c <strcmp@plt>
   4f200:	cmp	r0, #0
   4f204:	beq	4f41c <fputs@plt+0x49e04>
   4f208:	ldr	r1, [pc, #1732]	; 4f8d4 <fputs@plt+0x4a2bc>
   4f20c:	mov	r0, sl
   4f210:	add	r1, pc, r1
   4f214:	bl	557c <strcmp@plt>
   4f218:	cmp	r0, #0
   4f21c:	beq	4f424 <fputs@plt+0x49e0c>
   4f220:	ldr	r1, [pc, #1712]	; 4f8d8 <fputs@plt+0x4a2c0>
   4f224:	mov	r0, sl
   4f228:	add	r1, pc, r1
   4f22c:	bl	557c <strcmp@plt>
   4f230:	cmp	r0, #0
   4f234:	beq	4f42c <fputs@plt+0x49e14>
   4f238:	ldr	r1, [pc, #1692]	; 4f8dc <fputs@plt+0x4a2c4>
   4f23c:	mov	r0, sl
   4f240:	add	r1, pc, r1
   4f244:	bl	557c <strcmp@plt>
   4f248:	cmp	r0, #0
   4f24c:	beq	4f434 <fputs@plt+0x49e1c>
   4f250:	ldr	r1, [pc, #1672]	; 4f8e0 <fputs@plt+0x4a2c8>
   4f254:	mov	r0, sl
   4f258:	add	r1, pc, r1
   4f25c:	bl	557c <strcmp@plt>
   4f260:	cmp	r0, #0
   4f264:	beq	4f280 <fputs@plt+0x49c68>
   4f268:	ldr	r1, [pc, #1652]	; 4f8e4 <fputs@plt+0x4a2cc>
   4f26c:	mov	r0, sl
   4f270:	add	r1, pc, r1
   4f274:	bl	557c <strcmp@plt>
   4f278:	cmp	r0, #0
   4f27c:	bne	4f41c <fputs@plt+0x49e04>
   4f280:	mov	sl, r0
   4f284:	b	4f060 <fputs@plt+0x49a48>
   4f288:	ldr	r1, [pc, #1624]	; 4f8e8 <fputs@plt+0x4a2d0>
   4f28c:	mov	r0, sl
   4f290:	add	r1, pc, r1
   4f294:	bl	557c <strcmp@plt>
   4f298:	cmp	r0, #0
   4f29c:	bne	4f33c <fputs@plt+0x49d24>
   4f2a0:	bl	77b7c <fputs@plt+0x72564>
   4f2a4:	cmp	r0, #2
   4f2a8:	ble	4f3a8 <fputs@plt+0x49d90>
   4f2ac:	ldr	r3, [r4, #8]
   4f2b0:	cmp	r3, #0
   4f2b4:	beq	4f558 <fputs@plt+0x49f40>
   4f2b8:	ldr	r2, [pc, #1580]	; 4f8ec <fputs@plt+0x4a2d4>
   4f2bc:	mov	r0, #3
   4f2c0:	ldr	ip, [pc, #1576]	; 4f8f0 <fputs@plt+0x4a2d8>
   4f2c4:	mov	r1, #0
   4f2c8:	add	r2, pc, r2
   4f2cc:	str	r2, [sp, #4]
   4f2d0:	ldr	r2, [pc, #1564]	; 4f8f4 <fputs@plt+0x4a2dc>
   4f2d4:	add	ip, pc, ip
   4f2d8:	str	r3, [sp, #8]
   4f2dc:	movw	r3, #1801	; 0x709
   4f2e0:	str	ip, [sp]
   4f2e4:	add	r2, pc, r2
   4f2e8:	bl	76de4 <fputs@plt+0x717cc>
   4f2ec:	ldr	sl, [r4, #12]
   4f2f0:	b	4f1c4 <fputs@plt+0x49bac>
   4f2f4:	ldr	r3, [r4, #8]
   4f2f8:	cmp	r3, #0
   4f2fc:	beq	4f54c <fputs@plt+0x49f34>
   4f300:	ldr	r2, [pc, #1520]	; 4f8f8 <fputs@plt+0x4a2e0>
   4f304:	mov	r0, #3
   4f308:	ldr	ip, [pc, #1516]	; 4f8fc <fputs@plt+0x4a2e4>
   4f30c:	mov	r1, #0
   4f310:	add	r2, pc, r2
   4f314:	str	r2, [sp, #4]
   4f318:	ldr	r2, [pc, #1504]	; 4f900 <fputs@plt+0x4a2e8>
   4f31c:	add	ip, pc, ip
   4f320:	str	r3, [sp, #8]
   4f324:	movw	r3, #1799	; 0x707
   4f328:	str	ip, [sp]
   4f32c:	add	r2, pc, r2
   4f330:	bl	76de4 <fputs@plt+0x717cc>
   4f334:	ldr	sl, [r4, #12]
   4f338:	b	4f1c4 <fputs@plt+0x49bac>
   4f33c:	ldr	r1, [pc, #1472]	; 4f904 <fputs@plt+0x4a2ec>
   4f340:	mov	r0, sl
   4f344:	add	r1, pc, r1
   4f348:	bl	557c <strcmp@plt>
   4f34c:	cmp	r0, #0
   4f350:	bne	4f3b0 <fputs@plt+0x49d98>
   4f354:	bl	77b7c <fputs@plt+0x72564>
   4f358:	cmp	r0, #2
   4f35c:	ble	4f1f4 <fputs@plt+0x49bdc>
   4f360:	ldr	r3, [r4, #8]
   4f364:	cmp	r3, #0
   4f368:	beq	4f734 <fputs@plt+0x4a11c>
   4f36c:	ldr	r2, [pc, #1428]	; 4f908 <fputs@plt+0x4a2f0>
   4f370:	mov	r0, #3
   4f374:	ldr	ip, [pc, #1424]	; 4f90c <fputs@plt+0x4a2f4>
   4f378:	mov	r1, #0
   4f37c:	add	r2, pc, r2
   4f380:	str	r2, [sp, #4]
   4f384:	ldr	r2, [pc, #1412]	; 4f910 <fputs@plt+0x4a2f8>
   4f388:	add	ip, pc, ip
   4f38c:	str	r3, [sp, #8]
   4f390:	movw	r3, #1803	; 0x70b
   4f394:	str	ip, [sp]
   4f398:	add	r2, pc, r2
   4f39c:	bl	76de4 <fputs@plt+0x717cc>
   4f3a0:	ldr	sl, [r4, #12]
   4f3a4:	b	4f1c4 <fputs@plt+0x49bac>
   4f3a8:	mvn	sl, #61	; 0x3d
   4f3ac:	b	4f058 <fputs@plt+0x49a40>
   4f3b0:	ldr	r1, [pc, #1372]	; 4f914 <fputs@plt+0x4a2fc>
   4f3b4:	mov	r0, sl
   4f3b8:	add	r1, pc, r1
   4f3bc:	bl	557c <strcmp@plt>
   4f3c0:	cmp	r0, #0
   4f3c4:	bne	4f43c <fputs@plt+0x49e24>
   4f3c8:	bl	77b7c <fputs@plt+0x72564>
   4f3cc:	cmp	r0, #2
   4f3d0:	ble	4f1f4 <fputs@plt+0x49bdc>
   4f3d4:	ldr	r3, [r4, #8]
   4f3d8:	cmp	r3, #0
   4f3dc:	beq	4f740 <fputs@plt+0x4a128>
   4f3e0:	ldr	r2, [pc, #1328]	; 4f918 <fputs@plt+0x4a300>
   4f3e4:	mov	r0, #3
   4f3e8:	ldr	ip, [pc, #1324]	; 4f91c <fputs@plt+0x4a304>
   4f3ec:	mov	r1, #0
   4f3f0:	add	r2, pc, r2
   4f3f4:	str	r2, [sp, #4]
   4f3f8:	ldr	r2, [pc, #1312]	; 4f920 <fputs@plt+0x4a308>
   4f3fc:	add	ip, pc, ip
   4f400:	str	r3, [sp, #8]
   4f404:	movw	r3, #1805	; 0x70d
   4f408:	str	ip, [sp]
   4f40c:	add	r2, pc, r2
   4f410:	bl	76de4 <fputs@plt+0x717cc>
   4f414:	ldr	sl, [r4, #12]
   4f418:	b	4f1c4 <fputs@plt+0x49bac>
   4f41c:	mvn	sl, #4
   4f420:	b	4f058 <fputs@plt+0x49a40>
   4f424:	mvn	sl, #7
   4f428:	b	4f058 <fputs@plt+0x49a40>
   4f42c:	mvn	sl, #70	; 0x46
   4f430:	b	4f058 <fputs@plt+0x49a40>
   4f434:	mvn	sl, #94	; 0x5e
   4f438:	b	4f058 <fputs@plt+0x49a40>
   4f43c:	ldr	r1, [pc, #1248]	; 4f924 <fputs@plt+0x4a30c>
   4f440:	mov	r0, sl
   4f444:	add	r1, pc, r1
   4f448:	bl	557c <strcmp@plt>
   4f44c:	cmp	r0, #0
   4f450:	bne	4f4a8 <fputs@plt+0x49e90>
   4f454:	bl	77b7c <fputs@plt+0x72564>
   4f458:	cmp	r0, #2
   4f45c:	ble	4f1f4 <fputs@plt+0x49bdc>
   4f460:	ldr	r3, [r4, #8]
   4f464:	cmp	r3, #0
   4f468:	beq	4f74c <fputs@plt+0x4a134>
   4f46c:	ldr	r2, [pc, #1204]	; 4f928 <fputs@plt+0x4a310>
   4f470:	mov	r0, #3
   4f474:	ldr	ip, [pc, #1200]	; 4f92c <fputs@plt+0x4a314>
   4f478:	mov	r1, #0
   4f47c:	add	r2, pc, r2
   4f480:	str	r2, [sp, #4]
   4f484:	ldr	r2, [pc, #1188]	; 4f930 <fputs@plt+0x4a318>
   4f488:	add	ip, pc, ip
   4f48c:	str	r3, [sp, #8]
   4f490:	movw	r3, #1807	; 0x70f
   4f494:	str	ip, [sp]
   4f498:	add	r2, pc, r2
   4f49c:	bl	76de4 <fputs@plt+0x717cc>
   4f4a0:	ldr	sl, [r4, #12]
   4f4a4:	b	4f1c4 <fputs@plt+0x49bac>
   4f4a8:	ldr	r1, [pc, #1156]	; 4f934 <fputs@plt+0x4a31c>
   4f4ac:	mov	r0, sl
   4f4b0:	add	r1, pc, r1
   4f4b4:	bl	557c <strcmp@plt>
   4f4b8:	cmp	r0, #0
   4f4bc:	bne	4f564 <fputs@plt+0x49f4c>
   4f4c0:	bl	77b7c <fputs@plt+0x72564>
   4f4c4:	cmp	r0, #2
   4f4c8:	ble	4f1f4 <fputs@plt+0x49bdc>
   4f4cc:	ldr	r3, [r4, #8]
   4f4d0:	cmp	r3, #0
   4f4d4:	beq	4f794 <fputs@plt+0x4a17c>
   4f4d8:	ldr	r2, [pc, #1112]	; 4f938 <fputs@plt+0x4a320>
   4f4dc:	mov	r0, #3
   4f4e0:	ldr	ip, [pc, #1108]	; 4f93c <fputs@plt+0x4a324>
   4f4e4:	mov	r1, #0
   4f4e8:	add	r2, pc, r2
   4f4ec:	str	r2, [sp, #4]
   4f4f0:	ldr	r2, [pc, #1096]	; 4f940 <fputs@plt+0x4a328>
   4f4f4:	add	ip, pc, ip
   4f4f8:	str	r3, [sp, #8]
   4f4fc:	movw	r3, #1809	; 0x711
   4f500:	str	ip, [sp]
   4f504:	add	r2, pc, r2
   4f508:	bl	76de4 <fputs@plt+0x717cc>
   4f50c:	ldr	sl, [r4, #12]
   4f510:	b	4f1c4 <fputs@plt+0x49bac>
   4f514:	ldr	lr, [pc, #1064]	; 4f944 <fputs@plt+0x4a32c>
   4f518:	mov	r1, r7
   4f51c:	ldr	ip, [pc, #1060]	; 4f948 <fputs@plt+0x4a330>
   4f520:	mov	r0, #3
   4f524:	ldr	r2, [pc, #1056]	; 4f94c <fputs@plt+0x4a334>
   4f528:	add	lr, pc, lr
   4f52c:	add	ip, pc, ip
   4f530:	movw	r3, #1853	; 0x73d
   4f534:	add	r2, pc, r2
   4f538:	str	lr, [sp]
   4f53c:	str	ip, [sp, #4]
   4f540:	bl	76de4 <fputs@plt+0x717cc>
   4f544:	mov	r7, r0
   4f548:	b	4effc <fputs@plt+0x499e4>
   4f54c:	ldr	r3, [pc, #1020]	; 4f950 <fputs@plt+0x4a338>
   4f550:	add	r3, pc, r3
   4f554:	b	4f300 <fputs@plt+0x49ce8>
   4f558:	ldr	r3, [pc, #1012]	; 4f954 <fputs@plt+0x4a33c>
   4f55c:	add	r3, pc, r3
   4f560:	b	4f2b8 <fputs@plt+0x49ca0>
   4f564:	ldr	r1, [pc, #1004]	; 4f958 <fputs@plt+0x4a340>
   4f568:	mov	r0, sl
   4f56c:	add	r1, pc, r1
   4f570:	bl	557c <strcmp@plt>
   4f574:	cmp	r0, #0
   4f578:	beq	4f1f4 <fputs@plt+0x49bdc>
   4f57c:	ldr	r1, [pc, #984]	; 4f95c <fputs@plt+0x4a344>
   4f580:	mov	r0, sl
   4f584:	add	r1, pc, r1
   4f588:	bl	557c <strcmp@plt>
   4f58c:	cmp	r0, #0
   4f590:	beq	4f1f4 <fputs@plt+0x49bdc>
   4f594:	ldr	r1, [r4, #8]
   4f598:	cmp	r1, #0
   4f59c:	beq	4f83c <fputs@plt+0x4a224>
   4f5a0:	mov	r0, r1
   4f5a4:	mov	r3, #0
   4f5a8:	str	r3, [sp, #56]	; 0x38
   4f5ac:	bl	7c458 <fputs@plt+0x76e40>
   4f5b0:	subs	sl, r0, #0
   4f5b4:	beq	4f7d0 <fputs@plt+0x4a1b8>
   4f5b8:	ldr	r3, [pc, #928]	; 4f960 <fputs@plt+0x4a348>
   4f5bc:	add	r1, sp, #56	; 0x38
   4f5c0:	ldr	r0, [r4]
   4f5c4:	mov	r2, #0
   4f5c8:	add	r3, pc, r3
   4f5cc:	str	r1, [sp, #8]
   4f5d0:	str	r3, [sp]
   4f5d4:	ldr	r1, [pc, #904]	; 4f964 <fputs@plt+0x4a34c>
   4f5d8:	ldr	r3, [pc, #904]	; 4f968 <fputs@plt+0x4a350>
   4f5dc:	str	r2, [sp, #4]
   4f5e0:	add	r1, pc, r1
   4f5e4:	mov	r2, sl
   4f5e8:	add	r3, pc, r3
   4f5ec:	bl	4b5d8 <fputs@plt+0x45fc0>
   4f5f0:	str	r0, [sp, #44]	; 0x2c
   4f5f4:	mov	r0, sl
   4f5f8:	bl	4e5c <free@plt>
   4f5fc:	ldr	r3, [sp, #44]	; 0x2c
   4f600:	cmp	r3, #0
   4f604:	blt	4f7d8 <fputs@plt+0x4a1c0>
   4f608:	ldr	lr, [r4, #8]
   4f60c:	ldr	r1, [sp, #56]	; 0x38
   4f610:	cmp	lr, #0
   4f614:	str	lr, [sp, #44]	; 0x2c
   4f618:	str	r1, [sp, #48]	; 0x30
   4f61c:	beq	4f7b0 <fputs@plt+0x4a198>
   4f620:	ldr	r0, [sp, #44]	; 0x2c
   4f624:	bl	6e1dc <fputs@plt+0x68bc4>
   4f628:	ldr	r3, [sp, #48]	; 0x30
   4f62c:	mov	sl, r0
   4f630:	cmp	r3, #0
   4f634:	beq	4f0f0 <fputs@plt+0x49ad8>
   4f638:	ldr	lr, [sp, #48]	; 0x30
   4f63c:	ldrb	r3, [lr]
   4f640:	cmp	r3, #0
   4f644:	beq	4f0f0 <fputs@plt+0x49ad8>
   4f648:	ldr	r2, [pc, #796]	; 4f96c <fputs@plt+0x4a354>
   4f64c:	mov	r3, #0
   4f650:	mov	ip, r9
   4f654:	mov	r9, r8
   4f658:	add	r2, pc, r2
   4f65c:	mov	r8, r5
   4f660:	mov	r5, r2
   4f664:	mov	r2, r6
   4f668:	mov	r6, r4
   4f66c:	mov	r4, r3
   4f670:	b	4f680 <fputs@plt+0x4a068>
   4f674:	add	r4, r4, #1
   4f678:	cmp	r4, #7
   4f67c:	beq	4f0dc <fputs@plt+0x49ac4>
   4f680:	ldr	r1, [r5, r4, lsl #3]
   4f684:	ldr	r0, [sp, #48]	; 0x30
   4f688:	str	r2, [sp, #24]
   4f68c:	str	ip, [sp, #28]
   4f690:	bl	557c <strcmp@plt>
   4f694:	lsl	r1, r4, #3
   4f698:	ldr	r2, [sp, #24]
   4f69c:	str	r1, [sp, #52]	; 0x34
   4f6a0:	ldr	ip, [sp, #28]
   4f6a4:	cmp	r0, #0
   4f6a8:	bne	4f674 <fputs@plt+0x4a05c>
   4f6ac:	mov	r4, r6
   4f6b0:	mov	r5, r8
   4f6b4:	mov	r6, r2
   4f6b8:	mov	r8, r9
   4f6bc:	mov	r9, ip
   4f6c0:	bl	77b7c <fputs@plt+0x72564>
   4f6c4:	cmp	r0, #2
   4f6c8:	ble	4f148 <fputs@plt+0x49b30>
   4f6cc:	ldr	r3, [pc, #668]	; 4f970 <fputs@plt+0x4a358>
   4f6d0:	cmp	sl, #0
   4f6d4:	ldr	r2, [sp, #52]	; 0x34
   4f6d8:	add	r3, pc, r3
   4f6dc:	add	r3, r3, r2
   4f6e0:	ldr	r1, [r3, #4]
   4f6e4:	movne	r3, sl
   4f6e8:	ldreq	r3, [pc, #644]	; 4f974 <fputs@plt+0x4a35c>
   4f6ec:	addeq	r3, pc, r3
   4f6f0:	ldr	r2, [pc, #640]	; 4f978 <fputs@plt+0x4a360>
   4f6f4:	mov	r0, #3
   4f6f8:	ldr	lr, [sp, #44]	; 0x2c
   4f6fc:	add	r2, pc, r2
   4f700:	ldr	ip, [pc, #628]	; 4f97c <fputs@plt+0x4a364>
   4f704:	str	r2, [sp, #4]
   4f708:	ldr	r2, [pc, #624]	; 4f980 <fputs@plt+0x4a368>
   4f70c:	add	ip, pc, ip
   4f710:	str	r1, [sp, #12]
   4f714:	mov	r1, #0
   4f718:	str	r3, [sp, #16]
   4f71c:	add	r2, pc, r2
   4f720:	str	lr, [sp, #8]
   4f724:	movw	r3, #1775	; 0x6ef
   4f728:	str	ip, [sp]
   4f72c:	bl	76de4 <fputs@plt+0x717cc>
   4f730:	b	4f148 <fputs@plt+0x49b30>
   4f734:	ldr	r3, [pc, #584]	; 4f984 <fputs@plt+0x4a36c>
   4f738:	add	r3, pc, r3
   4f73c:	b	4f36c <fputs@plt+0x49d54>
   4f740:	ldr	r3, [pc, #576]	; 4f988 <fputs@plt+0x4a370>
   4f744:	add	r3, pc, r3
   4f748:	b	4f3e0 <fputs@plt+0x49dc8>
   4f74c:	ldr	r3, [pc, #568]	; 4f98c <fputs@plt+0x4a374>
   4f750:	add	r3, pc, r3
   4f754:	b	4f46c <fputs@plt+0x49e54>
   4f758:	mov	r4, r0
   4f75c:	mov	r0, sl
   4f760:	bl	4e5c <free@plt>
   4f764:	ldr	r0, [sp, #56]	; 0x38
   4f768:	bl	4e5c <free@plt>
   4f76c:	mov	r0, r4
   4f770:	bl	54f8 <_Unwind_Resume@plt>
   4f774:	ldr	r0, [pc, #532]	; 4f990 <fputs@plt+0x4a378>
   4f778:	movw	r2, #1846	; 0x736
   4f77c:	ldr	r1, [pc, #528]	; 4f994 <fputs@plt+0x4a37c>
   4f780:	ldr	r3, [pc, #528]	; 4f998 <fputs@plt+0x4a380>
   4f784:	add	r0, pc, r0
   4f788:	add	r1, pc, r1
   4f78c:	add	r3, pc, r3
   4f790:	bl	76bb0 <fputs@plt+0x71598>
   4f794:	ldr	r3, [pc, #512]	; 4f99c <fputs@plt+0x4a384>
   4f798:	add	r3, pc, r3
   4f79c:	b	4f4d8 <fputs@plt+0x49ec0>
   4f7a0:	bl	524c <__stack_chk_fail@plt>
   4f7a4:	mov	r4, r0
   4f7a8:	mov	sl, #0
   4f7ac:	b	4f75c <fputs@plt+0x4a144>
   4f7b0:	ldr	r0, [pc, #488]	; 4f9a0 <fputs@plt+0x4a388>
   4f7b4:	mov	r2, #1760	; 0x6e0
   4f7b8:	ldr	r1, [pc, #484]	; 4f9a4 <fputs@plt+0x4a38c>
   4f7bc:	ldr	r3, [pc, #484]	; 4f9a8 <fputs@plt+0x4a390>
   4f7c0:	add	r0, pc, r0
   4f7c4:	add	r1, pc, r1
   4f7c8:	add	r3, pc, r3
   4f7cc:	bl	76bb0 <fputs@plt+0x71598>
   4f7d0:	mvn	r2, #11
   4f7d4:	str	r2, [sp, #44]	; 0x2c
   4f7d8:	bl	77b7c <fputs@plt+0x72564>
   4f7dc:	cmp	r0, #6
   4f7e0:	ble	4f608 <fputs@plt+0x49ff0>
   4f7e4:	ldr	r3, [pc, #448]	; 4f9ac <fputs@plt+0x4a394>
   4f7e8:	mov	r0, #7
   4f7ec:	ldr	ip, [pc, #444]	; 4f9b0 <fputs@plt+0x4a398>
   4f7f0:	add	r3, pc, r3
   4f7f4:	str	r3, [sp]
   4f7f8:	add	ip, pc, ip
   4f7fc:	str	ip, [sp, #4]
   4f800:	ldr	ip, [r4, #8]
   4f804:	movw	r3, #1817	; 0x719
   4f808:	ldr	r2, [pc, #420]	; 4f9b4 <fputs@plt+0x4a39c>
   4f80c:	ldr	r1, [sp, #44]	; 0x2c
   4f810:	add	r2, pc, r2
   4f814:	str	ip, [sp, #8]
   4f818:	bl	76de4 <fputs@plt+0x717cc>
   4f81c:	b	4f608 <fputs@plt+0x49ff0>
   4f820:	mov	r4, r0
   4f824:	ldr	sl, [sp, #44]	; 0x2c
   4f828:	b	4f75c <fputs@plt+0x4a144>
   4f82c:	mov	r4, r0
   4f830:	b	4f764 <fputs@plt+0x4a14c>
   4f834:	b	4f758 <fputs@plt+0x4a140>
   4f838:	b	4f7a4 <fputs@plt+0x4a18c>
   4f83c:	str	r1, [sp, #28]
   4f840:	bl	77b7c <fputs@plt+0x72564>
   4f844:	ldr	r1, [sp, #28]
   4f848:	cmp	r0, #2
   4f84c:	ble	4f1f4 <fputs@plt+0x49bdc>
   4f850:	ldr	r3, [pc, #352]	; 4f9b8 <fputs@plt+0x4a3a0>
   4f854:	mov	r0, #3
   4f858:	ldr	ip, [pc, #348]	; 4f9bc <fputs@plt+0x4a3a4>
   4f85c:	ldr	r2, [pc, #348]	; 4f9c0 <fputs@plt+0x4a3a8>
   4f860:	add	r3, pc, r3
   4f864:	add	ip, pc, ip
   4f868:	str	r3, [sp]
   4f86c:	add	r2, pc, r2
   4f870:	movw	r3, #1821	; 0x71d
   4f874:	str	ip, [sp, #4]
   4f878:	bl	76de4 <fputs@plt+0x717cc>
   4f87c:	ldr	sl, [r4, #12]
   4f880:	b	4f1c4 <fputs@plt+0x49bac>
   4f884:	andeq	r1, r6, r8, lsr ip
   4f888:	andeq	r0, r0, r0, asr #8
   4f88c:	andeq	lr, r3, ip, asr r5
   4f890:	andeq	r2, r3, r0, lsl #1
   4f894:	andeq	r2, r3, r8, ror r0
   4f898:	andeq	lr, r3, ip, asr #26
   4f89c:	andeq	lr, r3, r0, asr #8
   4f8a0:	ldrdeq	lr, [r3], -r4
   4f8a4:	andeq	lr, r3, r0, ror #24
   4f8a8:	andeq	lr, r3, r4, lsl #27
   4f8ac:	andeq	r1, r3, r4, ror #29
   4f8b0:	andeq	pc, r3, r0, ror #2
   4f8b4:	muleq	r3, r4, r3
   4f8b8:	ldrdeq	lr, [r3], -r8
   4f8bc:	andeq	lr, r3, r4, ror #26
   4f8c0:	andeq	r1, r3, r8, ror lr
   4f8c4:	strdeq	pc, [r3], -r4
   4f8c8:	andeq	lr, r3, ip, lsr #6
   4f8cc:	andeq	lr, r3, ip, asr #21
   4f8d0:	ldrdeq	lr, [r3], -r8
   4f8d4:	andeq	lr, r3, ip, lsl fp
   4f8d8:	andeq	lr, r3, r0, lsr #22
   4f8dc:	andeq	lr, r3, r0, lsr fp
   4f8e0:	andeq	lr, r3, r4, ror #22
   4f8e4:	andeq	lr, r3, r4, asr fp
   4f8e8:	andeq	lr, r3, ip, lsr #20
   4f8ec:	strdeq	lr, [r3], -ip
   4f8f0:	strheq	pc, [r3], -ip	; <UNPREDICTABLE>
   4f8f4:	strdeq	lr, [r3], -r0
   4f8f8:	muleq	r3, r4, r9
   4f8fc:	andeq	pc, r3, r4, ror r0	; <UNPREDICTABLE>
   4f900:	andeq	lr, r3, r8, lsr #3
   4f904:	muleq	r3, r8, r9
   4f908:	andeq	lr, r3, ip, ror #18
   4f90c:	andeq	pc, r3, r8
   4f910:	andeq	lr, r3, ip, lsr r1
   4f914:	andeq	lr, r3, r4, ror r9
   4f918:	andeq	lr, r3, r4, asr #18
   4f91c:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   4f920:	andeq	lr, r3, r8, asr #1
   4f924:	andeq	lr, r3, r4, lsl #18
   4f928:	ldrdeq	lr, [r3], -r4
   4f92c:	andeq	lr, r3, r8, lsl #30
   4f930:	andeq	lr, r3, ip, lsr r0
   4f934:	andeq	lr, r3, r0, asr #17
   4f938:	muleq	r3, r4, r8
   4f93c:	muleq	r3, ip, lr
   4f940:	ldrdeq	sp, [r3], -r0
   4f944:	andeq	sp, r3, ip, lsr #29
   4f948:	andeq	lr, r3, ip, asr #14
   4f94c:	andeq	sp, r3, r0, lsr #31
   4f950:			; <UNDEFINED> instruction: 0x00031ab0
   4f954:	andeq	r1, r3, r4, lsr #21
   4f958:	andeq	lr, r3, r0, asr r8
   4f95c:	andeq	lr, r3, r0, asr #16
   4f960:	andeq	r3, r3, r8, ror #25
   4f964:	andeq	r1, r3, r8, lsr r6
   4f968:	andeq	lr, r3, r4, ror #15
   4f96c:	andeq	r0, r6, r4, lsl #2
   4f970:	andeq	r0, r6, r4, lsl #1
   4f974:	andeq	r1, r3, r4, lsl r9
   4f978:	andeq	lr, r3, r8, lsr r7
   4f97c:	andeq	lr, r3, ip, ror fp
   4f980:			; <UNDEFINED> instruction: 0x0003ddb8
   4f984:	andeq	r1, r3, r8, asr #17
   4f988:			; <UNDEFINED> instruction: 0x000318bc
   4f98c:			; <UNDEFINED> instruction: 0x000318b0
   4f990:	andeq	r1, r4, r8, lsl #20
   4f994:	andeq	sp, r3, ip, asr #26
   4f998:			; <UNDEFINED> instruction: 0x0003dcb8
   4f99c:	andeq	r1, r3, r8, ror #16
   4f9a0:	andeq	lr, r3, r0, ror #12
   4f9a4:	andeq	sp, r3, r0, lsl sp
   4f9a8:	andeq	lr, r3, ip, lsl ip
   4f9ac:	andeq	lr, r3, r0, lsr #23
   4f9b0:	strdeq	lr, [r3], -r8
   4f9b4:	andeq	sp, r3, r4, asr #25
   4f9b8:	andeq	lr, r3, r0, lsr fp
   4f9bc:	ldrdeq	lr, [r3], -ip
   4f9c0:	andeq	sp, r3, r8, ror #24
   4f9c4:	push	{r3, r4, r5, lr}
   4f9c8:	subs	r4, r0, #0
   4f9cc:	ldr	r3, [pc, #80]	; 4fa24 <fputs@plt+0x4a40c>
   4f9d0:	mov	r5, r1
   4f9d4:	add	r3, pc, r3
   4f9d8:	beq	4fa04 <fputs@plt+0x4a3ec>
   4f9dc:	ldr	r2, [pc, #68]	; 4fa28 <fputs@plt+0x4a410>
   4f9e0:	add	r0, r4, #4
   4f9e4:	ldr	r1, [r3, r2]
   4f9e8:	bl	72838 <fputs@plt+0x6d220>
   4f9ec:	cmp	r0, #0
   4f9f0:	poplt	{r3, r4, r5, pc}
   4f9f4:	ldr	r0, [r4, #4]
   4f9f8:	mov	r1, r5
   4f9fc:	pop	{r3, r4, r5, lr}
   4fa00:	b	733e0 <fputs@plt+0x6ddc8>
   4fa04:	ldr	r0, [pc, #32]	; 4fa2c <fputs@plt+0x4a414>
   4fa08:	movw	r2, #1879	; 0x757
   4fa0c:	ldr	r1, [pc, #28]	; 4fa30 <fputs@plt+0x4a418>
   4fa10:	ldr	r3, [pc, #28]	; 4fa34 <fputs@plt+0x4a41c>
   4fa14:	add	r0, pc, r0
   4fa18:	add	r1, pc, r1
   4fa1c:	add	r3, pc, r3
   4fa20:	bl	76bb0 <fputs@plt+0x71598>
   4fa24:	andeq	r1, r6, r4, lsr #3
   4fa28:	andeq	r0, r0, r4, asr #8
   4fa2c:	andeq	r1, r4, r8, ror r7
   4fa30:			; <UNDEFINED> instruction: 0x0003dabc
   4fa34:	andeq	sp, r3, r8, ror #20
   4fa38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fa3c:	sub	sp, sp, #68	; 0x44
   4fa40:	ldr	lr, [pc, #768]	; 4fd48 <fputs@plt+0x4a730>
   4fa44:	mov	r5, r1
   4fa48:	ldr	ip, [pc, #764]	; 4fd4c <fputs@plt+0x4a734>
   4fa4c:	mov	fp, r2
   4fa50:	add	lr, pc, lr
   4fa54:	str	r3, [sp, #20]
   4fa58:	ldr	r7, [pc, #752]	; 4fd50 <fputs@plt+0x4a738>
   4fa5c:	mov	r1, #97	; 0x61
   4fa60:	ldr	ip, [lr, ip]
   4fa64:	mov	r3, lr
   4fa68:	add	r7, pc, r7
   4fa6c:	mov	r6, r0
   4fa70:	ldr	r3, [ip]
   4fa74:	mov	r2, r7
   4fa78:	str	ip, [sp, #32]
   4fa7c:	str	r3, [sp, #60]	; 0x3c
   4fa80:	bl	3f800 <fputs@plt+0x3a1e8>
   4fa84:	cmp	r0, #0
   4fa88:	blt	4fc30 <fputs@plt+0x4a618>
   4fa8c:	ldr	ip, [pc, #704]	; 4fd54 <fputs@plt+0x4a73c>
   4fa90:	add	sl, sp, #48	; 0x30
   4fa94:	add	r9, sp, #52	; 0x34
   4fa98:	add	r8, sp, #56	; 0x38
   4fa9c:	add	ip, pc, ip
   4faa0:	str	ip, [sp, #24]
   4faa4:	ldr	ip, [pc, #684]	; 4fd58 <fputs@plt+0x4a740>
   4faa8:	add	ip, pc, ip
   4faac:	str	ip, [sp, #28]
   4fab0:	ldr	ip, [pc, #676]	; 4fd5c <fputs@plt+0x4a744>
   4fab4:	add	ip, pc, ip
   4fab8:	str	ip, [sp, #36]	; 0x24
   4fabc:	ldr	ip, [pc, #668]	; 4fd60 <fputs@plt+0x4a748>
   4fac0:	add	ip, pc, ip
   4fac4:	str	ip, [sp, #40]	; 0x28
   4fac8:	ldr	ip, [pc, #660]	; 4fd64 <fputs@plt+0x4a74c>
   4facc:	add	ip, pc, ip
   4fad0:	str	ip, [sp, #44]	; 0x2c
   4fad4:	b	4fb28 <fputs@plt+0x4a510>
   4fad8:	ldr	r4, [sp, #48]	; 0x30
   4fadc:	ldr	r1, [sp, #24]
   4fae0:	mov	r0, r4
   4fae4:	bl	557c <strcmp@plt>
   4fae8:	cmp	r0, #0
   4faec:	bne	4fb58 <fputs@plt+0x4a540>
   4faf0:	bl	77b7c <fputs@plt+0x72564>
   4faf4:	cmp	r0, #5
   4faf8:	bgt	4fc50 <fputs@plt+0x4a638>
   4fafc:	mov	r0, r4
   4fb00:	bl	2470c <fputs@plt+0x1f0f4>
   4fb04:	ldr	ip, [sp, #56]	; 0x38
   4fb08:	ldr	r3, [sp, #52]	; 0x34
   4fb0c:	ldr	r1, [sp, #20]
   4fb10:	str	ip, [sp]
   4fb14:	mov	r2, r0
   4fb18:	mov	r0, fp
   4fb1c:	bl	20178 <fputs@plt+0x1ab60>
   4fb20:	cmp	r0, #0
   4fb24:	blt	4fc34 <fputs@plt+0x4a61c>
   4fb28:	str	r8, [sp]
   4fb2c:	mov	r0, r6
   4fb30:	mov	r1, r7
   4fb34:	mov	r2, sl
   4fb38:	mov	r3, r9
   4fb3c:	bl	40924 <fputs@plt+0x3b30c>
   4fb40:	subs	r4, r0, #0
   4fb44:	ble	4fc18 <fputs@plt+0x4a600>
   4fb48:	cmp	r5, #0
   4fb4c:	beq	4fad8 <fputs@plt+0x4a4c0>
   4fb50:	ldr	r0, [sp, #48]	; 0x30
   4fb54:	b	4fb00 <fputs@plt+0x4a4e8>
   4fb58:	mov	r0, r4
   4fb5c:	ldr	r1, [sp, #28]
   4fb60:	bl	557c <strcmp@plt>
   4fb64:	cmp	r0, #0
   4fb68:	bne	4fbb8 <fputs@plt+0x4a5a0>
   4fb6c:	bl	77b7c <fputs@plt+0x72564>
   4fb70:	cmp	r0, #5
   4fb74:	ble	4fafc <fputs@plt+0x4a4e4>
   4fb78:	ldr	r2, [sp, #52]	; 0x34
   4fb7c:	mov	r0, #6
   4fb80:	ldr	r3, [pc, #480]	; 4fd68 <fputs@plt+0x4a750>
   4fb84:	mov	r1, r5
   4fb88:	ldr	ip, [pc, #476]	; 4fd6c <fputs@plt+0x4a754>
   4fb8c:	str	r2, [sp, #8]
   4fb90:	add	r3, pc, r3
   4fb94:	ldr	r2, [pc, #468]	; 4fd70 <fputs@plt+0x4a758>
   4fb98:	add	ip, pc, ip
   4fb9c:	str	r3, [sp]
   4fba0:	movw	r3, #1911	; 0x777
   4fba4:	str	ip, [sp, #4]
   4fba8:	add	r2, pc, r2
   4fbac:	bl	76de4 <fputs@plt+0x717cc>
   4fbb0:	ldr	r0, [sp, #48]	; 0x30
   4fbb4:	b	4fb00 <fputs@plt+0x4a4e8>
   4fbb8:	mov	r0, r4
   4fbbc:	ldr	r1, [sp, #36]	; 0x24
   4fbc0:	bl	557c <strcmp@plt>
   4fbc4:	cmp	r0, #0
   4fbc8:	bne	4fc98 <fputs@plt+0x4a680>
   4fbcc:	bl	77b7c <fputs@plt+0x72564>
   4fbd0:	cmp	r0, #5
   4fbd4:	ble	4fafc <fputs@plt+0x4a4e4>
   4fbd8:	ldr	r2, [sp, #52]	; 0x34
   4fbdc:	mov	r0, #6
   4fbe0:	ldr	r3, [pc, #396]	; 4fd74 <fputs@plt+0x4a75c>
   4fbe4:	mov	r1, r5
   4fbe8:	ldr	ip, [pc, #392]	; 4fd78 <fputs@plt+0x4a760>
   4fbec:	str	r2, [sp, #8]
   4fbf0:	add	r3, pc, r3
   4fbf4:	ldr	r2, [pc, #384]	; 4fd7c <fputs@plt+0x4a764>
   4fbf8:	add	ip, pc, ip
   4fbfc:	str	r3, [sp]
   4fc00:	movw	r3, #1913	; 0x779
   4fc04:	str	ip, [sp, #4]
   4fc08:	add	r2, pc, r2
   4fc0c:	bl	76de4 <fputs@plt+0x717cc>
   4fc10:	ldr	r0, [sp, #48]	; 0x30
   4fc14:	b	4fb00 <fputs@plt+0x4a4e8>
   4fc18:	bne	4fc30 <fputs@plt+0x4a618>
   4fc1c:	mov	r0, r6
   4fc20:	bl	3f228 <fputs@plt+0x39c10>
   4fc24:	cmp	r0, #0
   4fc28:	movge	r0, r4
   4fc2c:	bge	4fc34 <fputs@plt+0x4a61c>
   4fc30:	bl	4d74c <fputs@plt+0x48134>
   4fc34:	ldr	ip, [sp, #32]
   4fc38:	ldr	r2, [sp, #60]	; 0x3c
   4fc3c:	ldr	r3, [ip]
   4fc40:	cmp	r2, r3
   4fc44:	bne	4fd44 <fputs@plt+0x4a72c>
   4fc48:	add	sp, sp, #68	; 0x44
   4fc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fc50:	ldr	r2, [sp, #56]	; 0x38
   4fc54:	mov	r0, #6
   4fc58:	ldr	ip, [sp, #52]	; 0x34
   4fc5c:	mov	r1, r5
   4fc60:	ldr	lr, [pc, #280]	; 4fd80 <fputs@plt+0x4a768>
   4fc64:	str	r2, [sp, #12]
   4fc68:	ldr	r3, [pc, #276]	; 4fd84 <fputs@plt+0x4a76c>
   4fc6c:	add	lr, pc, lr
   4fc70:	ldr	r2, [pc, #272]	; 4fd88 <fputs@plt+0x4a770>
   4fc74:	add	r3, pc, r3
   4fc78:	str	lr, [sp]
   4fc7c:	str	r3, [sp, #4]
   4fc80:	add	r2, pc, r2
   4fc84:	movw	r3, #1909	; 0x775
   4fc88:	str	ip, [sp, #8]
   4fc8c:	bl	76de4 <fputs@plt+0x717cc>
   4fc90:	ldr	r0, [sp, #48]	; 0x30
   4fc94:	b	4fb00 <fputs@plt+0x4a4e8>
   4fc98:	mov	r0, r4
   4fc9c:	ldr	r1, [sp, #40]	; 0x28
   4fca0:	bl	557c <strcmp@plt>
   4fca4:	cmp	r0, #0
   4fca8:	bne	4fcf8 <fputs@plt+0x4a6e0>
   4fcac:	bl	77b7c <fputs@plt+0x72564>
   4fcb0:	cmp	r0, #5
   4fcb4:	ble	4fafc <fputs@plt+0x4a4e4>
   4fcb8:	ldr	r2, [sp, #52]	; 0x34
   4fcbc:	mov	r0, #6
   4fcc0:	ldr	r3, [pc, #196]	; 4fd8c <fputs@plt+0x4a774>
   4fcc4:	mov	r1, r5
   4fcc8:	ldr	ip, [pc, #192]	; 4fd90 <fputs@plt+0x4a778>
   4fccc:	str	r2, [sp, #8]
   4fcd0:	add	r3, pc, r3
   4fcd4:	ldr	r2, [pc, #184]	; 4fd94 <fputs@plt+0x4a77c>
   4fcd8:	add	ip, pc, ip
   4fcdc:	str	r3, [sp]
   4fce0:	movw	r3, #1915	; 0x77b
   4fce4:	str	ip, [sp, #4]
   4fce8:	add	r2, pc, r2
   4fcec:	bl	76de4 <fputs@plt+0x717cc>
   4fcf0:	ldr	r0, [sp, #48]	; 0x30
   4fcf4:	b	4fb00 <fputs@plt+0x4a4e8>
   4fcf8:	bl	77b7c <fputs@plt+0x72564>
   4fcfc:	cmp	r0, #4
   4fd00:	ble	4fafc <fputs@plt+0x4a4e4>
   4fd04:	ldr	ip, [sp, #52]	; 0x34
   4fd08:	mov	r0, #5
   4fd0c:	ldr	r2, [pc, #132]	; 4fd98 <fputs@plt+0x4a780>
   4fd10:	mov	r1, r5
   4fd14:	ldr	r3, [pc, #128]	; 4fd9c <fputs@plt+0x4a784>
   4fd18:	add	r2, pc, r2
   4fd1c:	str	r4, [sp, #8]
   4fd20:	add	r3, pc, r3
   4fd24:	str	r2, [sp]
   4fd28:	str	r3, [sp, #4]
   4fd2c:	movw	r3, #1917	; 0x77d
   4fd30:	ldr	r2, [sp, #44]	; 0x2c
   4fd34:	str	ip, [sp, #12]
   4fd38:	bl	76de4 <fputs@plt+0x717cc>
   4fd3c:	ldr	r0, [sp, #48]	; 0x30
   4fd40:	b	4fb00 <fputs@plt+0x4a4e8>
   4fd44:	bl	524c <__stack_chk_fail@plt>
   4fd48:	andeq	r1, r6, r8, lsr #2
   4fd4c:	andeq	r0, r0, r0, asr #8
   4fd50:	andeq	lr, r3, r4, lsr #10
   4fd54:	andeq	r7, r3, r4, lsl #18
   4fd58:	andeq	r7, r3, r0, lsl #18
   4fd5c:			; <UNDEFINED> instruction: 0x000326b4
   4fd60:	strdeq	r7, [r3], -r0
   4fd64:	andeq	sp, r3, r8, lsl #20
   4fd68:	andeq	sp, r3, r0, ror r8
   4fd6c:	andeq	lr, r3, ip, lsl r4
   4fd70:	andeq	sp, r3, ip, lsr #18
   4fd74:	andeq	sp, r3, r0, lsl r8
   4fd78:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   4fd7c:	andeq	sp, r3, ip, asr #17
   4fd80:	muleq	r3, r4, r7
   4fd84:	andeq	lr, r3, r0, lsr #6
   4fd88:	andeq	sp, r3, r4, asr r8
   4fd8c:	andeq	sp, r3, r0, lsr r7
   4fd90:	andeq	r0, r3, r0, lsl ip
   4fd94:	andeq	sp, r3, ip, ror #15
   4fd98:	andeq	sp, r3, r8, ror #13
   4fd9c:	andeq	lr, r3, r8, lsr #5
   4fda0:	push	{r3, r4, r5, r6, r7, lr}
   4fda4:	subs	r5, r0, #0
   4fda8:	mov	r6, r1
   4fdac:	mov	r7, r2
   4fdb0:	beq	4fe24 <fputs@plt+0x4a80c>
   4fdb4:	add	r0, r3, #32
   4fdb8:	mov	r1, #1
   4fdbc:	bl	4d18 <calloc@plt>
   4fdc0:	subs	r4, r0, #0
   4fdc4:	beq	4fe10 <fputs@plt+0x4a7f8>
   4fdc8:	ldrb	r3, [r4, #12]
   4fdcc:	cmp	r6, #0
   4fdd0:	ldr	r1, [sp, #24]
   4fdd4:	mov	r2, #1
   4fdd8:	bfi	r3, r7, #0, #5
   4fddc:	str	r5, [r4, #4]
   4fde0:	bfi	r3, r6, #5, #1
   4fde4:	str	r2, [r4]
   4fde8:	str	r1, [r4, #8]
   4fdec:	strb	r3, [r4, #12]
   4fdf0:	beq	4fe18 <fputs@plt+0x4a800>
   4fdf4:	ldr	r3, [r5, #1120]	; 0x460
   4fdf8:	cmp	r3, #0
   4fdfc:	str	r3, [r4, #20]
   4fe00:	strne	r4, [r3, #24]
   4fe04:	mov	r3, #0
   4fe08:	str	r3, [r4, #24]
   4fe0c:	str	r4, [r5, #1120]	; 0x460
   4fe10:	mov	r0, r4
   4fe14:	pop	{r3, r4, r5, r6, r7, pc}
   4fe18:	mov	r0, r5
   4fe1c:	bl	2991c <fputs@plt+0x24304>
   4fe20:	b	4fdf4 <fputs@plt+0x4a7dc>
   4fe24:	ldr	r0, [pc, #24]	; 4fe44 <fputs@plt+0x4a82c>
   4fe28:	mov	r2, #36	; 0x24
   4fe2c:	ldr	r1, [pc, #20]	; 4fe48 <fputs@plt+0x4a830>
   4fe30:	ldr	r3, [pc, #20]	; 4fe4c <fputs@plt+0x4a834>
   4fe34:	add	r0, pc, r0
   4fe38:	add	r1, pc, r1
   4fe3c:	add	r3, pc, r3
   4fe40:	bl	76bb0 <fputs@plt+0x71598>
   4fe44:	ldrdeq	sl, [r3], -r4
   4fe48:	andeq	lr, r3, r4, ror #11
   4fe4c:	andeq	lr, r3, r4, ror #12
   4fe50:	push	{r4, lr}
   4fe54:	subs	r4, r0, #0
   4fe58:	beq	4fe78 <fputs@plt+0x4a860>
   4fe5c:	ldr	r3, [r4]
   4fe60:	cmp	r3, #0
   4fe64:	addne	r3, r3, #1
   4fe68:	strne	r3, [r4]
   4fe6c:	beq	4fe9c <fputs@plt+0x4a884>
   4fe70:	mov	r0, r4
   4fe74:	pop	{r4, pc}
   4fe78:	ldr	r0, [pc, #60]	; 4febc <fputs@plt+0x4a8a4>
   4fe7c:	mov	r2, #57	; 0x39
   4fe80:	ldr	r1, [pc, #56]	; 4fec0 <fputs@plt+0x4a8a8>
   4fe84:	ldr	r3, [pc, #56]	; 4fec4 <fputs@plt+0x4a8ac>
   4fe88:	add	r0, pc, r0
   4fe8c:	add	r1, pc, r1
   4fe90:	add	r3, pc, r3
   4fe94:	bl	76ea0 <fputs@plt+0x71888>
   4fe98:	b	4fe70 <fputs@plt+0x4a858>
   4fe9c:	ldr	r0, [pc, #36]	; 4fec8 <fputs@plt+0x4a8b0>
   4fea0:	mov	r2, #59	; 0x3b
   4fea4:	ldr	r1, [pc, #32]	; 4fecc <fputs@plt+0x4a8b4>
   4fea8:	ldr	r3, [pc, #32]	; 4fed0 <fputs@plt+0x4a8b8>
   4feac:	add	r0, pc, r0
   4feb0:	add	r1, pc, r1
   4feb4:	add	r3, pc, r3
   4feb8:	bl	76bb0 <fputs@plt+0x71598>
   4febc:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   4fec0:	muleq	r3, r0, r5
   4fec4:	andeq	lr, r3, r4, lsr #12
   4fec8:	muleq	r3, r4, r5
   4fecc:	andeq	lr, r3, ip, ror #10
   4fed0:	andeq	lr, r3, r0, lsl #12
   4fed4:	ldr	r3, [pc, #1312]	; 503fc <fputs@plt+0x4ade4>
   4fed8:	ldr	r2, [pc, #1312]	; 50400 <fputs@plt+0x4ade8>
   4fedc:	add	r3, pc, r3
   4fee0:	push	{r4, r5, r6, r7, lr}
   4fee4:	subs	r4, r0, #0
   4fee8:	ldr	r5, [r3, r2]
   4feec:	sub	sp, sp, #36	; 0x24
   4fef0:	ldr	r3, [r5]
   4fef4:	str	r3, [sp, #28]
   4fef8:	beq	503d8 <fputs@plt+0x4adc0>
   4fefc:	ldr	r0, [r4, #4]
   4ff00:	cmp	r0, #0
   4ff04:	beq	4ffe8 <fputs@plt+0x4a9d0>
   4ff08:	ldrb	r3, [r4, #12]
   4ff0c:	sbfx	r3, r3, #0, #5
   4ff10:	cmp	r3, #6
   4ff14:	addls	pc, pc, r3, lsl #2
   4ff18:	b	5022c <fputs@plt+0x4ac14>
   4ff1c:	b	50000 <fputs@plt+0x4a9e8>
   4ff20:	b	501b0 <fputs@plt+0x4ab98>
   4ff24:	b	50030 <fputs@plt+0x4aa18>
   4ff28:	b	50068 <fputs@plt+0x4aa50>
   4ff2c:	b	500ac <fputs@plt+0x4aa94>
   4ff30:	b	500f0 <fputs@plt+0x4aad8>
   4ff34:	b	4ff38 <fputs@plt+0x4a920>
   4ff38:	ldr	r2, [r4, #32]
   4ff3c:	cmp	r2, #0
   4ff40:	beq	4ff94 <fputs@plt+0x4a97c>
   4ff44:	ldr	r3, [r4, #36]	; 0x24
   4ff48:	cmp	r3, #0
   4ff4c:	ldrne	r1, [r4, #40]	; 0x28
   4ff50:	strne	r1, [r3, #8]
   4ff54:	ldr	r3, [r4, #40]	; 0x28
   4ff58:	cmp	r3, #0
   4ff5c:	beq	50330 <fputs@plt+0x4ad18>
   4ff60:	ldr	r2, [r4, #36]	; 0x24
   4ff64:	str	r2, [r3, #4]
   4ff68:	ldr	r3, [r4, #4]
   4ff6c:	mov	r2, #0
   4ff70:	str	r2, [r4, #40]	; 0x28
   4ff74:	str	r2, [r4, #36]	; 0x24
   4ff78:	ldrb	r2, [r3, #25]
   4ff7c:	orr	r2, r2, #4
   4ff80:	strb	r2, [r3, #25]
   4ff84:	ldr	r0, [r4, #4]
   4ff88:	ldr	r1, [r4, #32]
   4ff8c:	bl	4991c <fputs@plt+0x44304>
   4ff90:	ldr	r0, [r4, #4]
   4ff94:	ldr	r3, [r4, #20]
   4ff98:	mov	r1, #0
   4ff9c:	ldrb	r2, [r4, #12]
   4ffa0:	cmp	r3, r1
   4ffa4:	str	r1, [r4, #4]
   4ffa8:	orr	r2, r2, #31
   4ffac:	strb	r2, [r4, #12]
   4ffb0:	ldrne	r2, [r4, #24]
   4ffb4:	strne	r2, [r3, #24]
   4ffb8:	ldr	r3, [r4, #24]
   4ffbc:	cmp	r3, #0
   4ffc0:	beq	501f8 <fputs@plt+0x4abe0>
   4ffc4:	ldr	r2, [r4, #20]
   4ffc8:	str	r2, [r3, #20]
   4ffcc:	ldrb	r2, [r4, #12]
   4ffd0:	mov	r3, #0
   4ffd4:	str	r3, [r4, #24]
   4ffd8:	tst	r2, #32
   4ffdc:	str	r3, [r4, #20]
   4ffe0:	bne	4ffe8 <fputs@plt+0x4a9d0>
   4ffe4:	bl	2aae4 <fputs@plt+0x254cc>
   4ffe8:	ldr	r2, [sp, #28]
   4ffec:	ldr	r3, [r5]
   4fff0:	cmp	r2, r3
   4fff4:	bne	503f8 <fputs@plt+0x4ade0>
   4fff8:	add	sp, sp, #36	; 0x24
   4fffc:	pop	{r4, r5, r6, r7, pc}
   50000:	ldrd	r2, [r4, #48]	; 0x30
   50004:	orrs	r1, r2, r3
   50008:	bne	50298 <fputs@plt+0x4ac80>
   5000c:	ldrd	r2, [r4, #40]	; 0x28
   50010:	orrs	r1, r2, r3
   50014:	beq	4ff94 <fputs@plt+0x4a97c>
   50018:	ldr	r0, [r0, #124]	; 0x7c
   5001c:	add	r1, r4, #32
   50020:	add	r2, r4, #56	; 0x38
   50024:	bl	744b8 <fputs@plt+0x6eea0>
   50028:	ldr	r0, [r4, #4]
   5002c:	b	4ff94 <fputs@plt+0x4a97c>
   50030:	ldrb	r3, [r0, #24]
   50034:	tst	r3, #4
   50038:	bne	502ac <fputs@plt+0x4ac94>
   5003c:	ldrb	r3, [r0, #25]
   50040:	add	r1, r4, #32
   50044:	orr	r3, r3, #1
   50048:	strb	r3, [r0, #25]
   5004c:	ldr	r0, [r4, #4]
   50050:	add	r0, r0, #96	; 0x60
   50054:	bl	461a4 <fputs@plt+0x40b8c>
   50058:	ldr	r0, [r4, #52]	; 0x34
   5005c:	bl	4e5c <free@plt>
   50060:	ldr	r0, [r4, #4]
   50064:	b	4ff94 <fputs@plt+0x4a97c>
   50068:	ldr	r2, [r4, #32]
   5006c:	cmp	r2, #0
   50070:	beq	4ff94 <fputs@plt+0x4a97c>
   50074:	ldr	r3, [r4, #48]	; 0x30
   50078:	cmp	r3, #0
   5007c:	ldrne	r1, [r4, #52]	; 0x34
   50080:	strne	r1, [r3, #20]
   50084:	ldr	r3, [r4, #52]	; 0x34
   50088:	cmp	r3, #0
   5008c:	beq	50368 <fputs@plt+0x4ad50>
   50090:	ldr	r2, [r4, #48]	; 0x30
   50094:	str	r2, [r3, #16]
   50098:	mov	r2, #0
   5009c:	ldr	r3, [r4, #4]
   500a0:	str	r2, [r4, #52]	; 0x34
   500a4:	str	r2, [r4, #48]	; 0x30
   500a8:	b	4ff78 <fputs@plt+0x4a960>
   500ac:	ldr	r2, [r4, #32]
   500b0:	cmp	r2, #0
   500b4:	beq	4ff94 <fputs@plt+0x4a97c>
   500b8:	ldr	r3, [r4, #44]	; 0x2c
   500bc:	cmp	r3, #0
   500c0:	ldrne	r1, [r4, #48]	; 0x30
   500c4:	strne	r1, [r3, #16]
   500c8:	ldr	r3, [r4, #48]	; 0x30
   500cc:	cmp	r3, #0
   500d0:	beq	502f8 <fputs@plt+0x4ace0>
   500d4:	ldr	r2, [r4, #44]	; 0x2c
   500d8:	str	r2, [r3, #12]
   500dc:	mov	r2, #0
   500e0:	ldr	r3, [r4, #4]
   500e4:	str	r2, [r4, #48]	; 0x30
   500e8:	str	r2, [r4, #44]	; 0x2c
   500ec:	b	4ff78 <fputs@plt+0x4a960>
   500f0:	ldr	r3, [r4, #32]
   500f4:	ldr	r0, [r4, #36]	; 0x24
   500f8:	cmp	r3, #0
   500fc:	beq	50250 <fputs@plt+0x4ac38>
   50100:	cmp	r0, #0
   50104:	beq	50250 <fputs@plt+0x4ac38>
   50108:	ldr	r6, [r4, #44]	; 0x2c
   5010c:	cmp	r6, #0
   50110:	beq	50250 <fputs@plt+0x4ac38>
   50114:	ldrb	r3, [r6]
   50118:	cmp	r3, #62	; 0x3e
   5011c:	beq	50250 <fputs@plt+0x4ac38>
   50120:	add	r7, sp, #4
   50124:	b	50170 <fputs@plt+0x4ab58>
   50128:	cmp	r3, #77	; 0x4d
   5012c:	movne	r0, #0
   50130:	bne	50160 <fputs@plt+0x4ab48>
   50134:	ldr	r2, [r4, #32]
   50138:	mov	r1, r7
   5013c:	ldr	r0, [r4, #36]	; 0x24
   50140:	ldr	r3, [r4, #4]
   50144:	ldr	r2, [r2]
   50148:	str	r0, [sp, #8]
   5014c:	str	r2, [sp, #4]
   50150:	ldr	r2, [r6, #8]
   50154:	str	r2, [sp, #12]
   50158:	ldr	r0, [r3, #140]	; 0x8c
   5015c:	bl	72cf8 <fputs@plt+0x6d6e0>
   50160:	bl	4e5c <free@plt>
   50164:	ldrb	r3, [r6, #32]!
   50168:	cmp	r3, #62	; 0x3e
   5016c:	beq	5024c <fputs@plt+0x4ac34>
   50170:	cmp	r3, #80	; 0x50
   50174:	beq	50180 <fputs@plt+0x4ab68>
   50178:	cmp	r3, #87	; 0x57
   5017c:	bne	50128 <fputs@plt+0x4ab10>
   50180:	ldr	r2, [r4, #32]
   50184:	mov	r1, r7
   50188:	ldr	r0, [r4, #36]	; 0x24
   5018c:	ldr	r3, [r4, #4]
   50190:	ldr	r2, [r2]
   50194:	str	r0, [sp, #8]
   50198:	str	r2, [sp, #4]
   5019c:	ldr	r2, [r6, #8]
   501a0:	str	r2, [sp, #12]
   501a4:	ldr	r0, [r3, #144]	; 0x90
   501a8:	bl	72cf8 <fputs@plt+0x6d6e0>
   501ac:	b	50160 <fputs@plt+0x4ab48>
   501b0:	ldrb	r3, [r0, #25]
   501b4:	orr	r3, r3, #2
   501b8:	strb	r3, [r0, #25]
   501bc:	ldr	r3, [r4, #40]	; 0x28
   501c0:	ldr	r1, [r4, #4]
   501c4:	cmp	r3, #0
   501c8:	ldrne	r2, [r4, #44]	; 0x2c
   501cc:	strne	r2, [r3, #12]
   501d0:	ldr	r3, [r4, #44]	; 0x2c
   501d4:	cmp	r3, #0
   501d8:	beq	502c0 <fputs@plt+0x4aca8>
   501dc:	ldr	r2, [r4, #40]	; 0x28
   501e0:	str	r2, [r3, #8]
   501e4:	mov	r3, #0
   501e8:	ldr	r0, [r4, #4]
   501ec:	str	r3, [r4, #44]	; 0x2c
   501f0:	str	r3, [r4, #40]	; 0x28
   501f4:	b	4ff94 <fputs@plt+0x4a97c>
   501f8:	ldr	r3, [r0, #1120]	; 0x460
   501fc:	cmp	r4, r3
   50200:	ldreq	r3, [r4, #20]
   50204:	streq	r3, [r0, #1120]	; 0x460
   50208:	beq	4ffcc <fputs@plt+0x4a9b4>
   5020c:	ldr	r0, [pc, #496]	; 50404 <fputs@plt+0x4adec>
   50210:	mov	r2, #192	; 0xc0
   50214:	ldr	r1, [pc, #492]	; 50408 <fputs@plt+0x4adf0>
   50218:	ldr	r3, [pc, #492]	; 5040c <fputs@plt+0x4adf4>
   5021c:	add	r0, pc, r0
   50220:	add	r1, pc, r1
   50224:	add	r3, pc, r3
   50228:	bl	76bb0 <fputs@plt+0x71598>
   5022c:	ldr	r0, [pc, #476]	; 50410 <fputs@plt+0x4adf8>
   50230:	mov	r2, #185	; 0xb9
   50234:	ldr	r1, [pc, #472]	; 50414 <fputs@plt+0x4adfc>
   50238:	ldr	r3, [pc, #472]	; 50418 <fputs@plt+0x4ae00>
   5023c:	add	r0, pc, r0
   50240:	add	r1, pc, r1
   50244:	add	r3, pc, r3
   50248:	bl	76e48 <fputs@plt+0x71830>
   5024c:	ldr	r0, [r4, #36]	; 0x24
   50250:	bl	4e5c <free@plt>
   50254:	ldr	r2, [r4, #32]
   50258:	cmp	r2, #0
   5025c:	beq	4ff90 <fputs@plt+0x4a978>
   50260:	ldr	r3, [r4, #56]	; 0x38
   50264:	cmp	r3, #0
   50268:	ldrne	r1, [r4, #60]	; 0x3c
   5026c:	strne	r1, [r3, #28]
   50270:	ldr	r3, [r4, #60]	; 0x3c
   50274:	cmp	r3, #0
   50278:	beq	503a0 <fputs@plt+0x4ad88>
   5027c:	ldr	r2, [r4, #56]	; 0x38
   50280:	str	r2, [r3, #24]
   50284:	mov	r2, #0
   50288:	ldr	r3, [r4, #4]
   5028c:	str	r2, [r4, #60]	; 0x3c
   50290:	str	r2, [r4, #56]	; 0x38
   50294:	b	4ff78 <fputs@plt+0x4a960>
   50298:	ldr	r0, [r0, #128]	; 0x80
   5029c:	add	r1, r4, #48	; 0x30
   502a0:	bl	72cf8 <fputs@plt+0x6d6e0>
   502a4:	ldr	r0, [r4, #4]
   502a8:	b	5000c <fputs@plt+0x4a9f4>
   502ac:	ldr	r1, [r4, #52]	; 0x34
   502b0:	ldrd	r2, [r4, #40]	; 0x28
   502b4:	bl	2fda4 <fputs@plt+0x2a78c>
   502b8:	ldr	r0, [r4, #4]
   502bc:	b	5003c <fputs@plt+0x4aa24>
   502c0:	ldr	r2, [r1, #132]	; 0x84
   502c4:	add	r3, r4, #32
   502c8:	cmp	r2, r3
   502cc:	ldreq	r3, [r4, #40]	; 0x28
   502d0:	streq	r3, [r1, #132]	; 0x84
   502d4:	beq	501e4 <fputs@plt+0x4abcc>
   502d8:	ldr	r0, [pc, #316]	; 5041c <fputs@plt+0x4ae04>
   502dc:	mov	r2, #87	; 0x57
   502e0:	ldr	r1, [pc, #312]	; 50420 <fputs@plt+0x4ae08>
   502e4:	ldr	r3, [pc, #312]	; 50424 <fputs@plt+0x4ae0c>
   502e8:	add	r0, pc, r0
   502ec:	add	r1, pc, r1
   502f0:	add	r3, pc, r3
   502f4:	bl	76bb0 <fputs@plt+0x71598>
   502f8:	ldr	r1, [r2, #28]
   502fc:	add	r3, r4, #32
   50300:	cmp	r1, r3
   50304:	ldreq	r3, [r4, #44]	; 0x2c
   50308:	streq	r3, [r2, #28]
   5030c:	beq	500dc <fputs@plt+0x4aac4>
   50310:	ldr	r0, [pc, #272]	; 50428 <fputs@plt+0x4ae10>
   50314:	mov	r2, #116	; 0x74
   50318:	ldr	r1, [pc, #268]	; 5042c <fputs@plt+0x4ae14>
   5031c:	ldr	r3, [pc, #268]	; 50430 <fputs@plt+0x4ae18>
   50320:	add	r0, pc, r0
   50324:	add	r1, pc, r1
   50328:	add	r3, pc, r3
   5032c:	bl	76bb0 <fputs@plt+0x71598>
   50330:	ldr	r1, [r2, #32]
   50334:	add	r3, r4, #32
   50338:	cmp	r1, r3
   5033c:	ldreq	r3, [r4, #36]	; 0x24
   50340:	streq	r3, [r2, #32]
   50344:	beq	4ff68 <fputs@plt+0x4a950>
   50348:	ldr	r0, [pc, #228]	; 50434 <fputs@plt+0x4ae1c>
   5034c:	mov	r2, #127	; 0x7f
   50350:	ldr	r1, [pc, #224]	; 50438 <fputs@plt+0x4ae20>
   50354:	ldr	r3, [pc, #224]	; 5043c <fputs@plt+0x4ae24>
   50358:	add	r0, pc, r0
   5035c:	add	r1, pc, r1
   50360:	add	r3, pc, r3
   50364:	bl	76bb0 <fputs@plt+0x71598>
   50368:	ldr	r1, [r2, #20]
   5036c:	add	r3, r4, #32
   50370:	cmp	r1, r3
   50374:	ldreq	r3, [r4, #48]	; 0x30
   50378:	streq	r3, [r2, #20]
   5037c:	beq	50098 <fputs@plt+0x4aa80>
   50380:	ldr	r0, [pc, #184]	; 50440 <fputs@plt+0x4ae28>
   50384:	mov	r2, #105	; 0x69
   50388:	ldr	r1, [pc, #180]	; 50444 <fputs@plt+0x4ae2c>
   5038c:	ldr	r3, [pc, #180]	; 50448 <fputs@plt+0x4ae30>
   50390:	add	r0, pc, r0
   50394:	add	r1, pc, r1
   50398:	add	r3, pc, r3
   5039c:	bl	76bb0 <fputs@plt+0x71598>
   503a0:	ldr	r1, [r2, #24]
   503a4:	add	r3, r4, #32
   503a8:	cmp	r1, r3
   503ac:	ldreq	r3, [r4, #56]	; 0x38
   503b0:	streq	r3, [r2, #24]
   503b4:	beq	50284 <fputs@plt+0x4ac6c>
   503b8:	ldr	r0, [pc, #140]	; 5044c <fputs@plt+0x4ae34>
   503bc:	mov	r2, #176	; 0xb0
   503c0:	ldr	r1, [pc, #136]	; 50450 <fputs@plt+0x4ae38>
   503c4:	ldr	r3, [pc, #136]	; 50454 <fputs@plt+0x4ae3c>
   503c8:	add	r0, pc, r0
   503cc:	add	r1, pc, r1
   503d0:	add	r3, pc, r3
   503d4:	bl	76bb0 <fputs@plt+0x71598>
   503d8:	ldr	r0, [pc, #120]	; 50458 <fputs@plt+0x4ae40>
   503dc:	mov	r2, #68	; 0x44
   503e0:	ldr	r1, [pc, #116]	; 5045c <fputs@plt+0x4ae44>
   503e4:	ldr	r3, [pc, #116]	; 50460 <fputs@plt+0x4ae48>
   503e8:	add	r0, pc, r0
   503ec:	add	r1, pc, r1
   503f0:	add	r3, pc, r3
   503f4:	bl	76bb0 <fputs@plt+0x71598>
   503f8:	bl	524c <__stack_chk_fail@plt>
   503fc:	muleq	r6, ip, ip
   50400:	andeq	r0, r0, r0, asr #8
   50404:	andeq	r3, r3, r4, asr #5
   50408:	strdeq	lr, [r3], -ip
   5040c:	andeq	lr, r3, r4, ror #3
   50410:	andeq	lr, r3, r4, lsl r2
   50414:	ldrdeq	lr, [r3], -ip
   50418:	andeq	lr, r3, r4, asr #3
   5041c:	strdeq	r3, [r3], -r8
   50420:	andeq	lr, r3, r0, lsr r1
   50424:	andeq	lr, r3, r8, lsl r1
   50428:	andeq	r3, r3, r0, asr #3
   5042c:	strdeq	lr, [r3], -r8
   50430:	andeq	lr, r3, r0, ror #1
   50434:	andeq	r3, r3, r8, lsl #3
   50438:	andeq	lr, r3, r0, asr #1
   5043c:	andeq	lr, r3, r8, lsr #1
   50440:	andeq	r3, r3, r0, asr r1
   50444:	andeq	lr, r3, r8, lsl #1
   50448:	andeq	lr, r3, r0, ror r0
   5044c:	andeq	r3, r3, r8, lsl r1
   50450:	andeq	lr, r3, r0, asr r0
   50454:	andeq	lr, r3, r8, lsr r0
   50458:	andeq	ip, r3, ip, ror r5
   5045c:	andeq	lr, r3, r0, lsr r0
   50460:	andeq	lr, r3, r8, lsl r0
   50464:	push	{r4, lr}
   50468:	subs	r4, r0, #0
   5046c:	beq	5048c <fputs@plt+0x4ae74>
   50470:	ldr	r3, [r4]
   50474:	cmp	r3, #0
   50478:	beq	504b0 <fputs@plt+0x4ae98>
   5047c:	cmp	r3, #1
   50480:	bls	50494 <fputs@plt+0x4ae7c>
   50484:	sub	r3, r3, #1
   50488:	str	r3, [r4]
   5048c:	mov	r0, #0
   50490:	pop	{r4, pc}
   50494:	bl	4fed4 <fputs@plt+0x4a8bc>
   50498:	ldr	r0, [r4, #16]
   5049c:	bl	4e5c <free@plt>
   504a0:	mov	r0, r4
   504a4:	bl	4e5c <free@plt>
   504a8:	mov	r0, #0
   504ac:	pop	{r4, pc}
   504b0:	ldr	r0, [pc, #24]	; 504d0 <fputs@plt+0x4aeb8>
   504b4:	mov	r2, #203	; 0xcb
   504b8:	ldr	r1, [pc, #20]	; 504d4 <fputs@plt+0x4aebc>
   504bc:	ldr	r3, [pc, #20]	; 504d8 <fputs@plt+0x4aec0>
   504c0:	add	r0, pc, r0
   504c4:	add	r1, pc, r1
   504c8:	add	r3, pc, r3
   504cc:	bl	76bb0 <fputs@plt+0x71598>
   504d0:	andeq	sp, r3, r0, lsl #31
   504d4:	andeq	sp, r3, r8, asr pc
   504d8:	andeq	sp, r3, r4, asr #31
   504dc:	push	{r3, r4, r5, lr}
   504e0:	ldr	r3, [r0, #12]
   504e4:	cmp	r3, #0
   504e8:	beq	50574 <fputs@plt+0x4af5c>
   504ec:	ldr	r3, [r1, #12]
   504f0:	cmp	r3, #0
   504f4:	beq	50594 <fputs@plt+0x4af7c>
   504f8:	ldrb	r3, [r0, #20]
   504fc:	lsrs	r3, r3, #5
   50500:	ldrb	r3, [r1, #20]
   50504:	beq	5055c <fputs@plt+0x4af44>
   50508:	lsrs	r3, r3, #5
   5050c:	beq	5056c <fputs@plt+0x4af54>
   50510:	ldrd	r4, [r0, #48]	; 0x30
   50514:	ldrd	r2, [r1, #48]	; 0x30
   50518:	cmp	r5, r3
   5051c:	cmpeq	r4, r2
   50520:	bcc	5056c <fputs@plt+0x4af54>
   50524:	bhi	50564 <fputs@plt+0x4af4c>
   50528:	ldrd	r2, [r0, #24]
   5052c:	ldrd	r4, [r1, #24]
   50530:	cmp	r2, r4
   50534:	sbcs	ip, r3, r5
   50538:	blt	5056c <fputs@plt+0x4af54>
   5053c:	cmp	r4, r2
   50540:	sbcs	ip, r5, r3
   50544:	blt	50564 <fputs@plt+0x4af4c>
   50548:	cmp	r0, r1
   5054c:	bcc	5056c <fputs@plt+0x4af54>
   50550:	movls	r0, #0
   50554:	movhi	r0, #1
   50558:	pop	{r3, r4, r5, pc}
   5055c:	lsrs	r3, r3, #5
   50560:	beq	50510 <fputs@plt+0x4aef8>
   50564:	mov	r0, #1
   50568:	pop	{r3, r4, r5, pc}
   5056c:	mvn	r0, #0
   50570:	pop	{r3, r4, r5, pc}
   50574:	ldr	r0, [pc, #56]	; 505b4 <fputs@plt+0x4af9c>
   50578:	mov	r2, #231	; 0xe7
   5057c:	ldr	r1, [pc, #52]	; 505b8 <fputs@plt+0x4afa0>
   50580:	ldr	r3, [pc, #52]	; 505bc <fputs@plt+0x4afa4>
   50584:	add	r0, pc, r0
   50588:	add	r1, pc, r1
   5058c:	add	r3, pc, r3
   50590:	bl	76bb0 <fputs@plt+0x71598>
   50594:	ldr	r0, [pc, #36]	; 505c0 <fputs@plt+0x4afa8>
   50598:	mov	r2, #232	; 0xe8
   5059c:	ldr	r1, [pc, #32]	; 505c4 <fputs@plt+0x4afac>
   505a0:	ldr	r3, [pc, #32]	; 505c8 <fputs@plt+0x4afb0>
   505a4:	add	r0, pc, r0
   505a8:	add	r1, pc, r1
   505ac:	add	r3, pc, r3
   505b0:	bl	76bb0 <fputs@plt+0x71598>
   505b4:	muleq	r3, r4, r3
   505b8:	andeq	lr, r3, r8, asr r1
   505bc:	andeq	lr, r3, ip, ror r0
   505c0:	andeq	lr, r3, r0, lsl #7
   505c4:	andeq	lr, r3, r8, lsr r1
   505c8:	andeq	lr, r3, ip, asr r0
   505cc:	ldr	r3, [pc, #296]	; 506fc <fputs@plt+0x4b0e4>
   505d0:	ldr	ip, [pc, #296]	; 50700 <fputs@plt+0x4b0e8>
   505d4:	add	r3, pc, r3
   505d8:	push	{r4, r5, lr}
   505dc:	subs	r4, r0, #0
   505e0:	mov	r0, r3
   505e4:	sub	sp, sp, #28
   505e8:	ldr	r5, [r0, ip]
   505ec:	mov	r3, #0
   505f0:	str	r3, [sp]
   505f4:	str	r3, [sp, #4]
   505f8:	ldr	r0, [r5]
   505fc:	str	r3, [sp, #8]
   50600:	str	r3, [sp, #12]
   50604:	str	r0, [sp, #20]
   50608:	beq	506dc <fputs@plt+0x4b0c4>
   5060c:	ldrb	r3, [r4, #20]
   50610:	tst	r3, #31
   50614:	bne	506bc <fputs@plt+0x4b0a4>
   50618:	cmp	r1, #0
   5061c:	beq	5069c <fputs@plt+0x4b084>
   50620:	ldrb	r3, [r4, #80]	; 0x50
   50624:	cmn	r1, #1
   50628:	ldr	r0, [r4, #4]
   5062c:	str	r2, [sp]
   50630:	orreq	r2, r2, #1073741824	; 0x40000000
   50634:	streq	r2, [sp]
   50638:	tst	r3, #1
   5063c:	str	r4, [sp, #8]
   50640:	mov	r3, sp
   50644:	movne	r1, #3
   50648:	moveq	r1, #1
   5064c:	ldr	r2, [r4, #68]	; 0x44
   50650:	ldr	r0, [r0, #4]
   50654:	bl	54a4 <epoll_ctl@plt>
   50658:	cmp	r0, #0
   5065c:	blt	50688 <fputs@plt+0x4b070>
   50660:	ldrb	r3, [r4, #80]	; 0x50
   50664:	mov	r0, #0
   50668:	orr	r3, r3, #1
   5066c:	strb	r3, [r4, #80]	; 0x50
   50670:	ldr	r2, [sp, #20]
   50674:	ldr	r3, [r5]
   50678:	cmp	r2, r3
   5067c:	bne	50698 <fputs@plt+0x4b080>
   50680:	add	sp, sp, #28
   50684:	pop	{r4, r5, pc}
   50688:	bl	55b8 <__errno_location@plt>
   5068c:	ldr	r0, [r0]
   50690:	rsb	r0, r0, #0
   50694:	b	50670 <fputs@plt+0x4b058>
   50698:	bl	524c <__stack_chk_fail@plt>
   5069c:	ldr	r0, [pc, #96]	; 50704 <fputs@plt+0x4b0ec>
   506a0:	movw	r2, #498	; 0x1f2
   506a4:	ldr	r1, [pc, #92]	; 50708 <fputs@plt+0x4b0f0>
   506a8:	ldr	r3, [pc, #92]	; 5070c <fputs@plt+0x4b0f4>
   506ac:	add	r0, pc, r0
   506b0:	add	r1, pc, r1
   506b4:	add	r3, pc, r3
   506b8:	bl	76bb0 <fputs@plt+0x71598>
   506bc:	ldr	r0, [pc, #76]	; 50710 <fputs@plt+0x4b0f8>
   506c0:	movw	r2, #497	; 0x1f1
   506c4:	ldr	r1, [pc, #72]	; 50714 <fputs@plt+0x4b0fc>
   506c8:	ldr	r3, [pc, #72]	; 50718 <fputs@plt+0x4b100>
   506cc:	add	r0, pc, r0
   506d0:	add	r1, pc, r1
   506d4:	add	r3, pc, r3
   506d8:	bl	76bb0 <fputs@plt+0x71598>
   506dc:	ldr	r0, [pc, #56]	; 5071c <fputs@plt+0x4b104>
   506e0:	mov	r2, #496	; 0x1f0
   506e4:	ldr	r1, [pc, #52]	; 50720 <fputs@plt+0x4b108>
   506e8:	ldr	r3, [pc, #52]	; 50724 <fputs@plt+0x4b10c>
   506ec:	add	r0, pc, r0
   506f0:	add	r1, pc, r1
   506f4:	add	r3, pc, r3
   506f8:	bl	76bb0 <fputs@plt+0x71598>
   506fc:	andeq	r0, r6, r4, lsr #11
   50700:	andeq	r0, r0, r0, asr #8
   50704:	andeq	lr, r3, r4, ror r3
   50708:	andeq	lr, r3, r0, lsr r0
   5070c:	andeq	sp, r3, r0, asr lr
   50710:	andeq	lr, r3, r4, ror #4
   50714:	andeq	lr, r3, r0, lsl r0
   50718:	andeq	sp, r3, r0, lsr lr
   5071c:	andeq	r7, r3, r0, lsr #2
   50720:	strdeq	sp, [r3], -r0
   50724:	andeq	sp, r3, r0, lsl lr
   50728:	ldr	r2, [pc, #228]	; 50814 <fputs@plt+0x4b1fc>
   5072c:	mov	r3, #0
   50730:	ldr	r1, [pc, #224]	; 50818 <fputs@plt+0x4b200>
   50734:	add	r2, pc, r2
   50738:	push	{r4, r5, r6, lr}
   5073c:	subs	r4, r0, #0
   50740:	ldr	r5, [r2, r1]
   50744:	sub	sp, sp, #24
   50748:	str	r3, [sp]
   5074c:	ldr	r2, [r5]
   50750:	str	r3, [sp, #4]
   50754:	str	r3, [sp, #8]
   50758:	str	r3, [sp, #12]
   5075c:	str	r2, [sp, #20]
   50760:	beq	507f4 <fputs@plt+0x4b1dc>
   50764:	ldr	r6, [r4, #8]
   50768:	mov	r2, #2048	; 0x800
   5076c:	add	r1, r4, #192	; 0xc0
   50770:	movt	r2, #8
   50774:	mov	r0, r6
   50778:	bl	4b68 <signalfd@plt>
   5077c:	subs	r2, r0, #0
   50780:	blt	507e0 <fputs@plt+0x4b1c8>
   50784:	cmp	r6, #0
   50788:	str	r2, [r4, #8]
   5078c:	blt	507ac <fputs@plt+0x4b194>
   50790:	mov	r0, #0
   50794:	ldr	r2, [sp, #20]
   50798:	ldr	r3, [r5]
   5079c:	cmp	r2, r3
   507a0:	bne	507f0 <fputs@plt+0x4b1d8>
   507a4:	add	sp, sp, #24
   507a8:	pop	{r4, r5, r6, pc}
   507ac:	mov	ip, #1
   507b0:	ldr	r0, [r4, #4]
   507b4:	mov	r1, ip
   507b8:	mov	r3, sp
   507bc:	str	ip, [sp]
   507c0:	mov	ip, #6
   507c4:	str	ip, [sp, #8]
   507c8:	bl	54a4 <epoll_ctl@plt>
   507cc:	cmp	r0, #0
   507d0:	bge	50790 <fputs@plt+0x4b178>
   507d4:	ldr	r0, [r4, #8]
   507d8:	bl	65fb8 <fputs@plt+0x609a0>
   507dc:	str	r0, [r4, #8]
   507e0:	bl	55b8 <__errno_location@plt>
   507e4:	ldr	r0, [r0]
   507e8:	rsb	r0, r0, #0
   507ec:	b	50794 <fputs@plt+0x4b17c>
   507f0:	bl	524c <__stack_chk_fail@plt>
   507f4:	ldr	r0, [pc, #32]	; 5081c <fputs@plt+0x4b204>
   507f8:	movw	r2, #605	; 0x25d
   507fc:	ldr	r1, [pc, #28]	; 50820 <fputs@plt+0x4b208>
   50800:	ldr	r3, [pc, #28]	; 50824 <fputs@plt+0x4b20c>
   50804:	add	r0, pc, r0
   50808:	add	r1, pc, r1
   5080c:	add	r3, pc, r3
   50810:	bl	76bb0 <fputs@plt+0x71598>
   50814:	andeq	r0, r6, r4, asr #8
   50818:	andeq	r0, r0, r0, asr #8
   5081c:	andeq	r8, r3, r8, lsl r8
   50820:	ldrdeq	sp, [r3], -r8
   50824:	andeq	sp, r3, r8, asr #26
   50828:	cmp	r0, #0
   5082c:	push	{r3, lr}
   50830:	beq	50880 <fputs@plt+0x4b268>
   50834:	sub	r1, r1, #1
   50838:	cmp	r1, #4
   5083c:	addls	pc, pc, r1, lsl #2
   50840:	b	508a0 <fputs@plt+0x4b288>
   50844:	b	50860 <fputs@plt+0x4b248>
   50848:	b	50868 <fputs@plt+0x4b250>
   5084c:	b	50870 <fputs@plt+0x4b258>
   50850:	b	50878 <fputs@plt+0x4b260>
   50854:	b	50858 <fputs@plt+0x4b240>
   50858:	add	r0, r0, #152	; 0x98
   5085c:	pop	{r3, pc}
   50860:	add	r0, r0, #24
   50864:	pop	{r3, pc}
   50868:	add	r0, r0, #56	; 0x38
   5086c:	pop	{r3, pc}
   50870:	add	r0, r0, #88	; 0x58
   50874:	pop	{r3, pc}
   50878:	add	r0, r0, #120	; 0x78
   5087c:	pop	{r3, pc}
   50880:	ldr	r0, [pc, #32]	; 508a8 <fputs@plt+0x4b290>
   50884:	mov	r2, #568	; 0x238
   50888:	ldr	r1, [pc, #28]	; 508ac <fputs@plt+0x4b294>
   5088c:	ldr	r3, [pc, #28]	; 508b0 <fputs@plt+0x4b298>
   50890:	add	r0, pc, r0
   50894:	add	r1, pc, r1
   50898:	add	r3, pc, r3
   5089c:	bl	76bb0 <fputs@plt+0x71598>
   508a0:	mov	r0, #0
   508a4:	pop	{r3, pc}
   508a8:	andeq	r8, r3, ip, lsl #15
   508ac:	andeq	sp, r3, ip, asr #28
   508b0:			; <UNDEFINED> instruction: 0x0003ddb0
   508b4:	ldr	r3, [pc, #460]	; 50a88 <fputs@plt+0x4b470>
   508b8:	ldr	r2, [pc, #460]	; 50a8c <fputs@plt+0x4b474>
   508bc:	add	r3, pc, r3
   508c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   508c4:	subs	r6, r0, #0
   508c8:	ldr	r8, [r3, r2]
   508cc:	sub	sp, sp, #28
   508d0:	ldr	r3, [r8]
   508d4:	str	r3, [sp, #20]
   508d8:	beq	50a08 <fputs@plt+0x4b3f0>
   508dc:	ldrb	r3, [r6, #20]
   508e0:	sbfx	r3, r3, #0, #5
   508e4:	cmp	r3, #10
   508e8:	beq	50a28 <fputs@plt+0x4b410>
   508ec:	ldrb	r3, [r6, #21]
   508f0:	and	r2, r3, #1
   508f4:	cmp	r2, r1
   508f8:	beq	5096c <fputs@plt+0x4b354>
   508fc:	cmp	r1, #0
   50900:	bfi	r3, r1, #0, #1
   50904:	strb	r3, [r6, #21]
   50908:	ldr	r3, [r6, #4]
   5090c:	bne	50988 <fputs@plt+0x4b370>
   50910:	mov	r1, r6
   50914:	add	r2, r6, #32
   50918:	ldr	r0, [r3, #16]
   5091c:	bl	744b8 <fputs@plt+0x6eea0>
   50920:	cmp	r0, #0
   50924:	beq	50a68 <fputs@plt+0x4b450>
   50928:	ldrb	r7, [r6, #20]
   5092c:	sub	r5, sp, #4
   50930:	ldr	sl, [pc, #344]	; 50a90 <fputs@plt+0x4b478>
   50934:	add	fp, sp, #16
   50938:	sbfx	r7, r7, #0, #5
   5093c:	add	sl, pc, sl
   50940:	mov	r4, sl
   50944:	mov	ip, sp
   50948:	ldm	r4!, {r0, r1, r2, r3}
   5094c:	ldr	r4, [r4]
   50950:	stmia	ip!, {r0, r1, r2, r3}
   50954:	str	r4, [ip]
   50958:	ldr	r3, [r5, #4]!
   5095c:	cmp	r3, r7
   50960:	beq	509bc <fputs@plt+0x4b3a4>
   50964:	cmp	r5, fp
   50968:	bne	50940 <fputs@plt+0x4b328>
   5096c:	mov	r0, #0
   50970:	ldr	r2, [sp, #20]
   50974:	ldr	r3, [r8]
   50978:	cmp	r2, r3
   5097c:	bne	50a04 <fputs@plt+0x4b3ec>
   50980:	add	sp, sp, #28
   50984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50988:	mov	r0, #344	; 0x158
   5098c:	mov	r1, r6
   50990:	ldrd	r4, [r3, r0]
   50994:	add	r2, r6, #32
   50998:	strd	r4, [r6, #40]	; 0x28
   5099c:	ldr	r0, [r3, #16]
   509a0:	bl	743f4 <fputs@plt+0x6eddc>
   509a4:	cmp	r0, #0
   509a8:	bge	50928 <fputs@plt+0x4b310>
   509ac:	ldrb	r3, [r6, #21]
   509b0:	bfc	r3, #0, #1
   509b4:	strb	r3, [r6, #21]
   509b8:	b	50970 <fputs@plt+0x4b358>
   509bc:	mov	r1, r7
   509c0:	ldr	r0, [r6, #4]
   509c4:	bl	50828 <fputs@plt+0x4b210>
   509c8:	subs	r4, r0, #0
   509cc:	beq	50a48 <fputs@plt+0x4b430>
   509d0:	mov	r1, r6
   509d4:	add	r2, r6, #88	; 0x58
   509d8:	ldr	r0, [r4, #4]
   509dc:	bl	744f0 <fputs@plt+0x6eed8>
   509e0:	mov	r1, r6
   509e4:	ldr	r0, [r4, #8]
   509e8:	add	r2, r6, #92	; 0x5c
   509ec:	bl	744f0 <fputs@plt+0x6eed8>
   509f0:	ldrb	r3, [r4, #24]
   509f4:	mov	r0, #0
   509f8:	orr	r3, r3, #1
   509fc:	strb	r3, [r4, #24]
   50a00:	b	50970 <fputs@plt+0x4b358>
   50a04:	bl	524c <__stack_chk_fail@plt>
   50a08:	ldr	r0, [pc, #132]	; 50a94 <fputs@plt+0x4b47c>
   50a0c:	movw	r2, #746	; 0x2ea
   50a10:	ldr	r1, [pc, #128]	; 50a98 <fputs@plt+0x4b480>
   50a14:	ldr	r3, [pc, #128]	; 50a9c <fputs@plt+0x4b484>
   50a18:	add	r0, pc, r0
   50a1c:	add	r1, pc, r1
   50a20:	add	r3, pc, r3
   50a24:	bl	76bb0 <fputs@plt+0x71598>
   50a28:	ldr	r0, [pc, #112]	; 50aa0 <fputs@plt+0x4b488>
   50a2c:	movw	r2, #747	; 0x2eb
   50a30:	ldr	r1, [pc, #108]	; 50aa4 <fputs@plt+0x4b48c>
   50a34:	ldr	r3, [pc, #108]	; 50aa8 <fputs@plt+0x4b490>
   50a38:	add	r0, pc, r0
   50a3c:	add	r1, pc, r1
   50a40:	add	r3, pc, r3
   50a44:	bl	76bb0 <fputs@plt+0x71598>
   50a48:	ldr	r0, [pc, #92]	; 50aac <fputs@plt+0x4b494>
   50a4c:	movw	r2, #769	; 0x301
   50a50:	ldr	r1, [pc, #88]	; 50ab0 <fputs@plt+0x4b498>
   50a54:	ldr	r3, [pc, #88]	; 50ab4 <fputs@plt+0x4b49c>
   50a58:	add	r0, pc, r0
   50a5c:	add	r1, pc, r1
   50a60:	add	r3, pc, r3
   50a64:	bl	76bb0 <fputs@plt+0x71598>
   50a68:	ldr	r0, [pc, #72]	; 50ab8 <fputs@plt+0x4b4a0>
   50a6c:	movw	r2, #763	; 0x2fb
   50a70:	ldr	r1, [pc, #68]	; 50abc <fputs@plt+0x4b4a4>
   50a74:	ldr	r3, [pc, #68]	; 50ac0 <fputs@plt+0x4b4a8>
   50a78:	add	r0, pc, r0
   50a7c:	add	r1, pc, r1
   50a80:	add	r3, pc, r3
   50a84:	bl	76bb0 <fputs@plt+0x71598>
   50a88:			; <UNDEFINED> instruction: 0x000602bc
   50a8c:	andeq	r0, r0, r0, asr #8
   50a90:	andeq	sp, r3, r8, lsl #23
   50a94:	strdeq	r6, [r3], -r4
   50a98:	andeq	sp, r3, r4, asr #25
   50a9c:	andeq	sp, r3, ip, asr #22
   50aa0:	andeq	sp, r3, r4, lsr #30
   50aa4:	andeq	sp, r3, r4, lsr #25
   50aa8:	andeq	sp, r3, ip, lsr #22
   50aac:	andeq	r0, r4, r4, lsr r7
   50ab0:	andeq	sp, r3, r4, lsl #25
   50ab4:	andeq	sp, r3, ip, lsl #22
   50ab8:	strdeq	sp, [r3], -ip
   50abc:	andeq	sp, r3, r4, ror #24
   50ac0:	andeq	sp, r3, ip, ror #21
   50ac4:	cmp	r0, #0
   50ac8:	push	{r4, lr}
   50acc:	beq	50ae4 <fputs@plt+0x4b4cc>
   50ad0:	ldr	r4, [r0, #340]	; 0x154
   50ad4:	bl	5384 <getpid@plt>
   50ad8:	subs	r0, r4, r0
   50adc:	movne	r0, #1
   50ae0:	pop	{r4, pc}
   50ae4:	ldr	r0, [pc, #24]	; 50b04 <fputs@plt+0x4b4ec>
   50ae8:	movw	r2, #463	; 0x1cf
   50aec:	ldr	r1, [pc, #20]	; 50b08 <fputs@plt+0x4b4f0>
   50af0:	ldr	r3, [pc, #20]	; 50b0c <fputs@plt+0x4b4f4>
   50af4:	add	r0, pc, r0
   50af8:	add	r1, pc, r1
   50afc:	add	r3, pc, r3
   50b00:	bl	76bb0 <fputs@plt+0x71598>
   50b04:	andeq	r8, r3, r8, lsr #10
   50b08:	andeq	sp, r3, r8, ror #23
   50b0c:	strdeq	sp, [r3], -r8
   50b10:	push	{r4, lr}
   50b14:	subs	r4, r0, #0
   50b18:	beq	50b38 <fputs@plt+0x4b520>
   50b1c:	ldr	r0, [r4]
   50b20:	bl	65fb8 <fputs@plt+0x609a0>
   50b24:	ldr	r0, [r4, #4]
   50b28:	bl	74350 <fputs@plt+0x6ed38>
   50b2c:	ldr	r0, [r4, #8]
   50b30:	pop	{r4, lr}
   50b34:	b	74350 <fputs@plt+0x6ed38>
   50b38:	ldr	r0, [pc, #24]	; 50b58 <fputs@plt+0x4b540>
   50b3c:	movw	r2, #357	; 0x165
   50b40:	ldr	r1, [pc, #20]	; 50b5c <fputs@plt+0x4b544>
   50b44:	ldr	r3, [pc, #20]	; 50b60 <fputs@plt+0x4b548>
   50b48:	add	r0, pc, r0
   50b4c:	add	r1, pc, r1
   50b50:	add	r3, pc, r3
   50b54:	bl	76bb0 <fputs@plt+0x71598>
   50b58:	andeq	r0, r4, r4, asr #12
   50b5c:	muleq	r3, r4, fp
   50b60:	andeq	sp, r3, r8, lsl #19
   50b64:	push	{r3, r4, r5, lr}
   50b68:	subs	r4, r0, #0
   50b6c:	beq	50bd0 <fputs@plt+0x4b5b8>
   50b70:	ldrb	r5, [r4, #20]
   50b74:	sbfx	r5, r5, #0, #5
   50b78:	cmp	r5, #0
   50b7c:	bne	50bf0 <fputs@plt+0x4b5d8>
   50b80:	ldrb	r0, [r4, #80]	; 0x50
   50b84:	ands	r0, r0, #1
   50b88:	popeq	{r3, r4, r5, pc}
   50b8c:	ldr	r0, [r4, #4]
   50b90:	mov	r1, #2
   50b94:	ldr	r2, [r4, #68]	; 0x44
   50b98:	mov	r3, r5
   50b9c:	ldr	r0, [r0, #4]
   50ba0:	bl	54a4 <epoll_ctl@plt>
   50ba4:	cmp	r0, #0
   50ba8:	blt	50bc0 <fputs@plt+0x4b5a8>
   50bac:	ldrb	r3, [r4, #80]	; 0x50
   50bb0:	mov	r0, r5
   50bb4:	bfi	r3, r5, #0, #1
   50bb8:	strb	r3, [r4, #80]	; 0x50
   50bbc:	pop	{r3, r4, r5, pc}
   50bc0:	bl	55b8 <__errno_location@plt>
   50bc4:	ldr	r0, [r0]
   50bc8:	rsb	r0, r0, #0
   50bcc:	pop	{r3, r4, r5, pc}
   50bd0:	ldr	r0, [pc, #56]	; 50c10 <fputs@plt+0x4b5f8>
   50bd4:	movw	r2, #474	; 0x1da
   50bd8:	ldr	r1, [pc, #52]	; 50c14 <fputs@plt+0x4b5fc>
   50bdc:	ldr	r3, [pc, #52]	; 50c18 <fputs@plt+0x4b600>
   50be0:	add	r0, pc, r0
   50be4:	add	r1, pc, r1
   50be8:	add	r3, pc, r3
   50bec:	bl	76bb0 <fputs@plt+0x71598>
   50bf0:	ldr	r0, [pc, #36]	; 50c1c <fputs@plt+0x4b604>
   50bf4:	movw	r2, #475	; 0x1db
   50bf8:	ldr	r1, [pc, #32]	; 50c20 <fputs@plt+0x4b608>
   50bfc:	ldr	r3, [pc, #32]	; 50c24 <fputs@plt+0x4b60c>
   50c00:	add	r0, pc, r0
   50c04:	add	r1, pc, r1
   50c08:	add	r3, pc, r3
   50c0c:	bl	76bb0 <fputs@plt+0x71598>
   50c10:	andeq	r6, r3, ip, lsr #24
   50c14:	strdeq	sp, [r3], -ip
   50c18:	andeq	sp, r3, r8, lsr sl
   50c1c:	andeq	sp, r3, r0, lsr sp
   50c20:	ldrdeq	sp, [r3], -ip
   50c24:	andeq	sp, r3, r8, lsl sl
   50c28:	push	{r4, lr}
   50c2c:	subs	r4, r0, #0
   50c30:	beq	50c50 <fputs@plt+0x4b638>
   50c34:	ldr	r3, [r4]
   50c38:	cmp	r3, #0
   50c3c:	addne	r3, r3, #1
   50c40:	strne	r3, [r4]
   50c44:	beq	50c74 <fputs@plt+0x4b65c>
   50c48:	mov	r0, r4
   50c4c:	pop	{r4, pc}
   50c50:	ldr	r0, [pc, #60]	; 50c94 <fputs@plt+0x4b67c>
   50c54:	mov	r2, #440	; 0x1b8
   50c58:	ldr	r1, [pc, #56]	; 50c98 <fputs@plt+0x4b680>
   50c5c:	ldr	r3, [pc, #56]	; 50c9c <fputs@plt+0x4b684>
   50c60:	add	r0, pc, r0
   50c64:	add	r1, pc, r1
   50c68:	add	r3, pc, r3
   50c6c:	bl	76ea0 <fputs@plt+0x71888>
   50c70:	b	50c48 <fputs@plt+0x4b630>
   50c74:	ldr	r0, [pc, #36]	; 50ca0 <fputs@plt+0x4b688>
   50c78:	movw	r2, #442	; 0x1ba
   50c7c:	ldr	r1, [pc, #32]	; 50ca4 <fputs@plt+0x4b68c>
   50c80:	ldr	r3, [pc, #32]	; 50ca8 <fputs@plt+0x4b690>
   50c84:	add	r0, pc, r0
   50c88:	add	r1, pc, r1
   50c8c:	add	r3, pc, r3
   50c90:	bl	76bb0 <fputs@plt+0x71598>
   50c94:			; <UNDEFINED> instruction: 0x000383bc
   50c98:	andeq	sp, r3, ip, ror sl
   50c9c:	andeq	sp, r3, ip, lsl #17
   50ca0:	ldrdeq	sp, [r3], -r4
   50ca4:	andeq	sp, r3, r8, asr sl
   50ca8:	andeq	sp, r3, r8, ror #16
   50cac:	push	{r3, r4, r5, r6, r7, lr}
   50cb0:	subs	r5, r0, #0
   50cb4:	mov	r6, r1
   50cb8:	mov	r7, r2
   50cbc:	beq	50d48 <fputs@plt+0x4b730>
   50cc0:	mov	r0, #1
   50cc4:	mov	r1, #208	; 0xd0
   50cc8:	bl	4d18 <calloc@plt>
   50ccc:	subs	r4, r0, #0
   50cd0:	beq	50d34 <fputs@plt+0x4b71c>
   50cd4:	ldrb	r1, [r4, #21]
   50cd8:	cmp	r6, #0
   50cdc:	ldrb	r3, [r4, #20]
   50ce0:	mov	r2, #1
   50ce4:	bfi	r1, r6, #2, #1
   50ce8:	str	r5, [r4, #4]
   50cec:	bfi	r3, r7, #0, #5
   50cf0:	strb	r1, [r4, #21]
   50cf4:	strb	r3, [r4, #20]
   50cf8:	mvn	r3, #0
   50cfc:	str	r2, [r4]
   50d00:	str	r3, [r4, #36]	; 0x24
   50d04:	str	r3, [r4, #32]
   50d08:	beq	50d3c <fputs@plt+0x4b724>
   50d0c:	ldr	r3, [r5, #420]	; 0x1a4
   50d10:	cmp	r3, #0
   50d14:	str	r3, [r4, #56]	; 0x38
   50d18:	strne	r4, [r3, #60]	; 0x3c
   50d1c:	mov	r3, #0
   50d20:	str	r3, [r4, #60]	; 0x3c
   50d24:	ldr	r3, [r5, #416]	; 0x1a0
   50d28:	str	r4, [r5, #420]	; 0x1a4
   50d2c:	add	r3, r3, #1
   50d30:	str	r3, [r5, #416]	; 0x1a0
   50d34:	mov	r0, r4
   50d38:	pop	{r3, r4, r5, r6, r7, pc}
   50d3c:	mov	r0, r5
   50d40:	bl	50c28 <fputs@plt+0x4b610>
   50d44:	b	50d0c <fputs@plt+0x4b6f4>
   50d48:	ldr	r0, [pc, #24]	; 50d68 <fputs@plt+0x4b750>
   50d4c:	movw	r2, #782	; 0x30e
   50d50:	ldr	r1, [pc, #20]	; 50d6c <fputs@plt+0x4b754>
   50d54:	ldr	r3, [pc, #20]	; 50d70 <fputs@plt+0x4b758>
   50d58:	add	r0, pc, r0
   50d5c:	add	r1, pc, r1
   50d60:	add	r3, pc, r3
   50d64:	bl	76bb0 <fputs@plt+0x71598>
   50d68:	andeq	r8, r3, r4, asr #5
   50d6c:	andeq	sp, r3, r4, lsl #19
   50d70:	andeq	sp, r3, r8, lsl #15
   50d74:	push	{r4, lr}
   50d78:	subs	r4, r0, #0
   50d7c:	beq	50dc0 <fputs@plt+0x4b7a8>
   50d80:	ldr	r3, [r4]
   50d84:	cmp	r3, #0
   50d88:	beq	50dd4 <fputs@plt+0x4b7bc>
   50d8c:	sub	r3, r3, #1
   50d90:	str	r3, [r4]
   50d94:	cmp	r3, #0
   50d98:	bne	50dc0 <fputs@plt+0x4b7a8>
   50d9c:	ldrb	r3, [r4, #21]
   50da0:	tst	r3, #2
   50da4:	beq	50dc8 <fputs@plt+0x4b7b0>
   50da8:	ldrb	r3, [r4, #20]
   50dac:	tst	r3, #31
   50db0:	bne	50db8 <fputs@plt+0x4b7a0>
   50db4:	bl	50b64 <fputs@plt+0x4b54c>
   50db8:	mov	r0, r4
   50dbc:	bl	50fb0 <fputs@plt+0x4b998>
   50dc0:	mov	r0, #0
   50dc4:	pop	{r4, pc}
   50dc8:	bl	513d0 <fputs@plt+0x4bdb8>
   50dcc:	mov	r0, #0
   50dd0:	pop	{r4, pc}
   50dd4:	ldr	r0, [pc, #24]	; 50df4 <fputs@plt+0x4b7dc>
   50dd8:	movw	r2, #1242	; 0x4da
   50ddc:	ldr	r1, [pc, #20]	; 50df8 <fputs@plt+0x4b7e0>
   50de0:	ldr	r3, [pc, #20]	; 50dfc <fputs@plt+0x4b7e4>
   50de4:	add	r0, pc, r0
   50de8:	add	r1, pc, r1
   50dec:	add	r3, pc, r3
   50df0:	bl	76bb0 <fputs@plt+0x71598>
   50df4:	andeq	sp, r3, r4, lsl #25
   50df8:	strdeq	sp, [r3], -r8
   50dfc:	ldrdeq	sp, [r3], -r0
   50e00:	push	{r3, r4, r5, lr}
   50e04:	subs	r5, r0, #0
   50e08:	bne	50e2c <fputs@plt+0x4b814>
   50e0c:	b	50eec <fputs@plt+0x4b8d4>
   50e10:	ldrb	r3, [r4, #21]
   50e14:	tst	r3, #4
   50e18:	beq	50ecc <fputs@plt+0x4b8b4>
   50e1c:	mov	r0, r4
   50e20:	bl	50fb0 <fputs@plt+0x4b998>
   50e24:	mov	r0, r4
   50e28:	bl	50d74 <fputs@plt+0x4b75c>
   50e2c:	ldr	r4, [r5, #420]	; 0x1a4
   50e30:	cmp	r4, #0
   50e34:	bne	50e10 <fputs@plt+0x4b7f8>
   50e38:	ldr	r2, [r5, #416]	; 0x1a0
   50e3c:	cmp	r2, #0
   50e40:	bne	50f0c <fputs@plt+0x4b8f4>
   50e44:	ldr	r3, [r5, #392]	; 0x188
   50e48:	cmp	r3, #0
   50e4c:	strne	r2, [r3]
   50e50:	ldr	r0, [r5, #4]
   50e54:	bl	65fb8 <fputs@plt+0x609a0>
   50e58:	ldr	r0, [r5, #8]
   50e5c:	bl	65fb8 <fputs@plt+0x609a0>
   50e60:	ldr	r0, [r5, #12]
   50e64:	bl	65fb8 <fputs@plt+0x609a0>
   50e68:	add	r0, r5, #24
   50e6c:	bl	50b10 <fputs@plt+0x4b4f8>
   50e70:	add	r0, r5, #56	; 0x38
   50e74:	bl	50b10 <fputs@plt+0x4b4f8>
   50e78:	add	r0, r5, #88	; 0x58
   50e7c:	bl	50b10 <fputs@plt+0x4b4f8>
   50e80:	add	r0, r5, #120	; 0x78
   50e84:	bl	50b10 <fputs@plt+0x4b4f8>
   50e88:	add	r0, r5, #152	; 0x98
   50e8c:	bl	50b10 <fputs@plt+0x4b4f8>
   50e90:	ldr	r0, [r5, #16]
   50e94:	bl	74350 <fputs@plt+0x6ed38>
   50e98:	ldr	r0, [r5, #20]
   50e9c:	bl	74350 <fputs@plt+0x6ed38>
   50ea0:	ldr	r0, [r5, #336]	; 0x150
   50ea4:	bl	74350 <fputs@plt+0x6ed38>
   50ea8:	ldr	r0, [r5, #320]	; 0x140
   50eac:	bl	4e5c <free@plt>
   50eb0:	ldr	r0, [r5, #324]	; 0x144
   50eb4:	bl	728a0 <fputs@plt+0x6d288>
   50eb8:	ldr	r0, [r5, #332]	; 0x14c
   50ebc:	bl	728a0 <fputs@plt+0x6d288>
   50ec0:	mov	r0, r5
   50ec4:	pop	{r3, r4, r5, lr}
   50ec8:	b	4e5c <free@plt>
   50ecc:	ldr	r0, [pc, #88]	; 50f2c <fputs@plt+0x4b914>
   50ed0:	movw	r2, #370	; 0x172
   50ed4:	ldr	r1, [pc, #84]	; 50f30 <fputs@plt+0x4b918>
   50ed8:	ldr	r3, [pc, #84]	; 50f34 <fputs@plt+0x4b91c>
   50edc:	add	r0, pc, r0
   50ee0:	add	r1, pc, r1
   50ee4:	add	r3, pc, r3
   50ee8:	bl	76bb0 <fputs@plt+0x71598>
   50eec:	ldr	r0, [pc, #68]	; 50f38 <fputs@plt+0x4b920>
   50ef0:	movw	r2, #367	; 0x16f
   50ef4:	ldr	r1, [pc, #64]	; 50f3c <fputs@plt+0x4b924>
   50ef8:	ldr	r3, [pc, #64]	; 50f40 <fputs@plt+0x4b928>
   50efc:	add	r0, pc, r0
   50f00:	add	r1, pc, r1
   50f04:	add	r3, pc, r3
   50f08:	bl	76bb0 <fputs@plt+0x71598>
   50f0c:	ldr	r0, [pc, #48]	; 50f44 <fputs@plt+0x4b92c>
   50f10:	movw	r2, #375	; 0x177
   50f14:	ldr	r1, [pc, #44]	; 50f48 <fputs@plt+0x4b930>
   50f18:	ldr	r3, [pc, #44]	; 50f4c <fputs@plt+0x4b934>
   50f1c:	add	r0, pc, r0
   50f20:	add	r1, pc, r1
   50f24:	add	r3, pc, r3
   50f28:	bl	76bb0 <fputs@plt+0x71598>
   50f2c:	andeq	r7, r3, ip, lsl r4
   50f30:	andeq	sp, r3, r0, lsl #16
   50f34:	strdeq	sp, [r3], -r4
   50f38:	andeq	r8, r3, r0, lsr #2
   50f3c:	andeq	sp, r3, r0, ror #15
   50f40:	ldrdeq	sp, [r3], -r4
   50f44:	andeq	sp, r3, ip, asr fp
   50f48:	andeq	sp, r3, r0, asr #15
   50f4c:			; <UNDEFINED> instruction: 0x0003d6b4
   50f50:	push	{r3, lr}
   50f54:	subs	r3, r0, #0
   50f58:	beq	50f7c <fputs@plt+0x4b964>
   50f5c:	ldr	r2, [r3]
   50f60:	cmp	r2, #0
   50f64:	beq	50f84 <fputs@plt+0x4b96c>
   50f68:	sub	r2, r2, #1
   50f6c:	str	r2, [r3]
   50f70:	cmp	r2, #0
   50f74:	bne	50f7c <fputs@plt+0x4b964>
   50f78:	bl	50e00 <fputs@plt+0x4b7e8>
   50f7c:	mov	r0, #0
   50f80:	pop	{r3, pc}
   50f84:	ldr	r0, [pc, #24]	; 50fa4 <fputs@plt+0x4b98c>
   50f88:	movw	r2, #453	; 0x1c5
   50f8c:	ldr	r1, [pc, #20]	; 50fa8 <fputs@plt+0x4b990>
   50f90:	ldr	r3, [pc, #20]	; 50fac <fputs@plt+0x4b994>
   50f94:	add	r0, pc, r0
   50f98:	add	r1, pc, r1
   50f9c:	add	r3, pc, r3
   50fa0:	bl	76bb0 <fputs@plt+0x71598>
   50fa4:	andeq	sp, r3, r4, asr #21
   50fa8:	andeq	sp, r3, r8, asr #14
   50fac:	muleq	r3, ip, r6
   50fb0:	push	{r3, r4, r5, lr}
   50fb4:	subs	r4, r0, #0
   50fb8:	beq	512b0 <fputs@plt+0x4bc98>
   50fbc:	ldr	r0, [r4, #4]
   50fc0:	cmp	r0, #0
   50fc4:	popeq	{r3, r4, r5, pc}
   50fc8:	ldr	r3, [r0, #416]	; 0x1a0
   50fcc:	cmp	r3, #0
   50fd0:	beq	512d0 <fputs@plt+0x4bcb8>
   50fd4:	ldrb	r3, [r4, #20]
   50fd8:	sbfx	r1, r3, #0, #5
   50fdc:	cmp	r1, #10
   50fe0:	addls	pc, pc, r1, lsl #2
   50fe4:	b	51280 <fputs@plt+0x4bc68>
   50fe8:	b	5114c <fputs@plt+0x4bb34>
   50fec:	b	51168 <fputs@plt+0x4bb50>
   50ff0:	b	51168 <fputs@plt+0x4bb50>
   50ff4:	b	51168 <fputs@plt+0x4bb50>
   50ff8:	b	51168 <fputs@plt+0x4bb50>
   50ffc:	b	51168 <fputs@plt+0x4bb50>
   51000:	b	51014 <fputs@plt+0x4b9fc>
   51004:	b	511a8 <fputs@plt+0x4bb90>
   51008:	b	5108c <fputs@plt+0x4ba74>
   5100c:	b	51238 <fputs@plt+0x4bc20>
   51010:	b	51134 <fputs@plt+0x4bb1c>
   51014:	ldr	r2, [r4, #200]	; 0xc8
   51018:	cmp	r2, #0
   5101c:	ble	5108c <fputs@plt+0x4ba74>
   51020:	ldr	r1, [r0, #320]	; 0x140
   51024:	cmp	r1, #0
   51028:	movne	r3, #0
   5102c:	strne	r3, [r1, r2, lsl #2]
   51030:	ldrbne	r3, [r4, #20]
   51034:	ldrne	r0, [r4, #4]
   51038:	lsrs	r3, r3, #5
   5103c:	beq	5108c <fputs@plt+0x4ba74>
   51040:	ldr	r3, [r0, #320]	; 0x140
   51044:	ldr	r1, [r4, #200]	; 0xc8
   51048:	cmp	r3, #0
   5104c:	beq	51068 <fputs@plt+0x4ba50>
   51050:	ldr	r3, [r3, r1, lsl #2]
   51054:	cmp	r3, #0
   51058:	beq	51068 <fputs@plt+0x4ba50>
   5105c:	ldrb	r3, [r3, #20]
   51060:	lsrs	r3, r3, #5
   51064:	bne	5108c <fputs@plt+0x4ba74>
   51068:	cmp	r1, #17
   5106c:	beq	512a0 <fputs@plt+0x4bc88>
   51070:	add	r0, r0, #192	; 0xc0
   51074:	bl	5264 <sigdelset@plt>
   51078:	cmp	r0, #0
   5107c:	bne	512f0 <fputs@plt+0x4bcd8>
   51080:	ldr	r0, [r4, #4]
   51084:	bl	50728 <fputs@plt+0x4b110>
   51088:	ldr	r0, [r4, #4]
   5108c:	ldrb	r3, [r4, #21]
   51090:	tst	r3, #1
   51094:	bne	5111c <fputs@plt+0x4bb04>
   51098:	ldr	r3, [r4, #12]
   5109c:	cmp	r3, #0
   510a0:	beq	510b8 <fputs@plt+0x4baa0>
   510a4:	ldr	r0, [r0, #20]
   510a8:	mov	r1, r4
   510ac:	add	r2, r4, #36	; 0x24
   510b0:	bl	744b8 <fputs@plt+0x6eea0>
   510b4:	ldr	r0, [r4, #4]
   510b8:	ldr	r3, [r4, #56]	; 0x38
   510bc:	mov	r1, #0
   510c0:	ldrb	r2, [r4, #20]
   510c4:	cmp	r3, r1
   510c8:	str	r1, [r4, #4]
   510cc:	orr	r2, r2, #31
   510d0:	strb	r2, [r4, #20]
   510d4:	ldrne	r2, [r4, #60]	; 0x3c
   510d8:	strne	r2, [r3, #60]	; 0x3c
   510dc:	ldr	r3, [r4, #60]	; 0x3c
   510e0:	cmp	r3, #0
   510e4:	beq	5124c <fputs@plt+0x4bc34>
   510e8:	ldr	r2, [r4, #56]	; 0x38
   510ec:	str	r2, [r3, #56]	; 0x38
   510f0:	mov	r3, #0
   510f4:	str	r3, [r4, #60]	; 0x3c
   510f8:	str	r3, [r4, #56]	; 0x38
   510fc:	ldr	r3, [r0, #416]	; 0x1a0
   51100:	sub	r3, r3, #1
   51104:	str	r3, [r0, #416]	; 0x1a0
   51108:	ldrb	r3, [r4, #21]
   5110c:	tst	r3, #4
   51110:	popne	{r3, r4, r5, pc}
   51114:	pop	{r3, r4, r5, lr}
   51118:	b	50f50 <fputs@plt+0x4b938>
   5111c:	ldr	r0, [r0, #16]
   51120:	mov	r1, r4
   51124:	add	r2, r4, #32
   51128:	bl	744b8 <fputs@plt+0x6eea0>
   5112c:	ldr	r0, [r4, #4]
   51130:	b	51098 <fputs@plt+0x4ba80>
   51134:	ldr	r0, [r0, #336]	; 0x150
   51138:	mov	r1, r4
   5113c:	add	r2, r4, #68	; 0x44
   51140:	bl	744b8 <fputs@plt+0x6eea0>
   51144:	ldr	r0, [r4, #4]
   51148:	b	5108c <fputs@plt+0x4ba74>
   5114c:	ldr	r3, [r4, #68]	; 0x44
   51150:	cmp	r3, #0
   51154:	blt	5108c <fputs@plt+0x4ba74>
   51158:	mov	r0, r4
   5115c:	bl	50b64 <fputs@plt+0x4b54c>
   51160:	ldr	r0, [r4, #4]
   51164:	b	5108c <fputs@plt+0x4ba74>
   51168:	bl	50828 <fputs@plt+0x4b210>
   5116c:	subs	r5, r0, #0
   51170:	beq	51330 <fputs@plt+0x4bd18>
   51174:	mov	r1, r4
   51178:	add	r2, r4, #88	; 0x58
   5117c:	ldr	r0, [r5, #4]
   51180:	bl	744b8 <fputs@plt+0x6eea0>
   51184:	ldr	r0, [r5, #8]
   51188:	mov	r1, r4
   5118c:	add	r2, r4, #92	; 0x5c
   51190:	bl	744b8 <fputs@plt+0x6eea0>
   51194:	ldrb	r3, [r5, #24]
   51198:	orr	r3, r3, #1
   5119c:	strb	r3, [r5, #24]
   511a0:	ldr	r0, [r4, #4]
   511a4:	b	5108c <fputs@plt+0x4ba74>
   511a8:	ldr	r1, [r4, #196]	; 0xc4
   511ac:	cmp	r1, #0
   511b0:	ble	5108c <fputs@plt+0x4ba74>
   511b4:	lsrs	r3, r3, #5
   511b8:	beq	51228 <fputs@plt+0x4bc10>
   511bc:	ldr	r3, [r0, #328]	; 0x148
   511c0:	cmp	r3, #0
   511c4:	beq	51310 <fputs@plt+0x4bcf8>
   511c8:	sub	r3, r3, #1
   511cc:	str	r3, [r0, #328]	; 0x148
   511d0:	ldr	r0, [r4, #4]
   511d4:	ldr	r3, [r0, #320]	; 0x140
   511d8:	cmp	r3, #0
   511dc:	beq	511f8 <fputs@plt+0x4bbe0>
   511e0:	ldr	r3, [r3, #68]	; 0x44
   511e4:	cmp	r3, #0
   511e8:	beq	511f8 <fputs@plt+0x4bbe0>
   511ec:	ldrb	r3, [r3, #20]
   511f0:	lsrs	r3, r3, #5
   511f4:	bne	51224 <fputs@plt+0x4bc0c>
   511f8:	ldr	r3, [r0, #328]	; 0x148
   511fc:	cmp	r3, #0
   51200:	bne	51224 <fputs@plt+0x4bc0c>
   51204:	add	r0, r0, #192	; 0xc0
   51208:	mov	r1, #17
   5120c:	bl	5264 <sigdelset@plt>
   51210:	cmp	r0, #0
   51214:	bne	51350 <fputs@plt+0x4bd38>
   51218:	ldr	r0, [r4, #4]
   5121c:	bl	50728 <fputs@plt+0x4b110>
   51220:	ldr	r0, [r4, #4]
   51224:	ldr	r1, [r4, #196]	; 0xc4
   51228:	ldr	r0, [r0, #324]	; 0x144
   5122c:	bl	72cf8 <fputs@plt+0x6d6e0>
   51230:	ldr	r0, [r4, #4]
   51234:	b	5108c <fputs@plt+0x4ba74>
   51238:	ldr	r0, [r0, #332]	; 0x14c
   5123c:	mov	r1, r4
   51240:	bl	72cf8 <fputs@plt+0x6d6e0>
   51244:	ldr	r0, [r4, #4]
   51248:	b	5108c <fputs@plt+0x4ba74>
   5124c:	ldr	r3, [r0, #420]	; 0x1a4
   51250:	cmp	r4, r3
   51254:	ldreq	r3, [r4, #56]	; 0x38
   51258:	streq	r3, [r0, #420]	; 0x1a4
   5125c:	beq	510f0 <fputs@plt+0x4bad8>
   51260:	ldr	r0, [pc, #264]	; 51370 <fputs@plt+0x4bd58>
   51264:	mov	r2, #728	; 0x2d8
   51268:	ldr	r1, [pc, #260]	; 51374 <fputs@plt+0x4bd5c>
   5126c:	ldr	r3, [pc, #260]	; 51378 <fputs@plt+0x4bd60>
   51270:	add	r0, pc, r0
   51274:	add	r1, pc, r1
   51278:	add	r3, pc, r3
   5127c:	bl	76bb0 <fputs@plt+0x71598>
   51280:	ldr	r0, [pc, #244]	; 5137c <fputs@plt+0x4bd64>
   51284:	movw	r2, #715	; 0x2cb
   51288:	ldr	r1, [pc, #240]	; 51380 <fputs@plt+0x4bd68>
   5128c:	ldr	r3, [pc, #240]	; 51384 <fputs@plt+0x4bd6c>
   51290:	add	r0, pc, r0
   51294:	add	r1, pc, r1
   51298:	add	r3, pc, r3
   5129c:	bl	76e48 <fputs@plt+0x71830>
   512a0:	ldr	r3, [r0, #328]	; 0x148
   512a4:	cmp	r3, #0
   512a8:	bne	5108c <fputs@plt+0x4ba74>
   512ac:	b	51070 <fputs@plt+0x4ba58>
   512b0:	ldr	r0, [pc, #208]	; 51388 <fputs@plt+0x4bd70>
   512b4:	movw	r2, #633	; 0x279
   512b8:	ldr	r1, [pc, #204]	; 5138c <fputs@plt+0x4bd74>
   512bc:	ldr	r3, [pc, #204]	; 51390 <fputs@plt+0x4bd78>
   512c0:	add	r0, pc, r0
   512c4:	add	r1, pc, r1
   512c8:	add	r3, pc, r3
   512cc:	bl	76bb0 <fputs@plt+0x71598>
   512d0:	ldr	r0, [pc, #188]	; 51394 <fputs@plt+0x4bd7c>
   512d4:	movw	r2, #638	; 0x27e
   512d8:	ldr	r1, [pc, #184]	; 51398 <fputs@plt+0x4bd80>
   512dc:	ldr	r3, [pc, #184]	; 5139c <fputs@plt+0x4bd84>
   512e0:	add	r0, pc, r0
   512e4:	add	r1, pc, r1
   512e8:	add	r3, pc, r3
   512ec:	bl	76bb0 <fputs@plt+0x71598>
   512f0:	ldr	r0, [pc, #168]	; 513a0 <fputs@plt+0x4bd88>
   512f4:	movw	r2, #671	; 0x29f
   512f8:	ldr	r1, [pc, #164]	; 513a4 <fputs@plt+0x4bd8c>
   512fc:	ldr	r3, [pc, #164]	; 513a8 <fputs@plt+0x4bd90>
   51300:	add	r0, pc, r0
   51304:	add	r1, pc, r1
   51308:	add	r3, pc, r3
   5130c:	bl	76bb0 <fputs@plt+0x71598>
   51310:	ldr	r0, [pc, #148]	; 513ac <fputs@plt+0x4bd94>
   51314:	mov	r2, #684	; 0x2ac
   51318:	ldr	r1, [pc, #144]	; 513b0 <fputs@plt+0x4bd98>
   5131c:	ldr	r3, [pc, #144]	; 513b4 <fputs@plt+0x4bd9c>
   51320:	add	r0, pc, r0
   51324:	add	r1, pc, r1
   51328:	add	r3, pc, r3
   5132c:	bl	76bb0 <fputs@plt+0x71598>
   51330:	ldr	r0, [pc, #128]	; 513b8 <fputs@plt+0x4bda0>
   51334:	mov	r2, #656	; 0x290
   51338:	ldr	r1, [pc, #124]	; 513bc <fputs@plt+0x4bda4>
   5133c:	ldr	r3, [pc, #124]	; 513c0 <fputs@plt+0x4bda8>
   51340:	add	r0, pc, r0
   51344:	add	r1, pc, r1
   51348:	add	r3, pc, r3
   5134c:	bl	76bb0 <fputs@plt+0x71598>
   51350:	ldr	r0, [pc, #108]	; 513c4 <fputs@plt+0x4bdac>
   51354:	movw	r2, #689	; 0x2b1
   51358:	ldr	r1, [pc, #104]	; 513c8 <fputs@plt+0x4bdb0>
   5135c:	ldr	r3, [pc, #104]	; 513cc <fputs@plt+0x4bdb4>
   51360:	add	r0, pc, r0
   51364:	add	r1, pc, r1
   51368:	add	r3, pc, r3
   5136c:	bl	76bb0 <fputs@plt+0x71598>
   51370:	andeq	r2, r3, r0, ror r2
   51374:	andeq	sp, r3, ip, ror #8
   51378:	andeq	sp, r3, r4, lsr #8
   5137c:			; <UNDEFINED> instruction: 0x0003d8bc
   51380:	andeq	sp, r3, ip, asr #8
   51384:	andeq	sp, r3, r4, lsl #8
   51388:	andeq	r6, r3, ip, asr #10
   5138c:	andeq	sp, r3, ip, lsl r4
   51390:	ldrdeq	sp, [r3], -r4
   51394:	andeq	sp, r3, ip, asr #15
   51398:	strdeq	sp, [r3], -ip
   5139c:			; <UNDEFINED> instruction: 0x0003d3b4
   513a0:	andeq	sp, r3, r4, asr #15
   513a4:	ldrdeq	sp, [r3], -ip
   513a8:	muleq	r3, r4, r3
   513ac:	ldrdeq	sp, [r3], -r8
   513b0:			; <UNDEFINED> instruction: 0x0003d3bc
   513b4:	andeq	sp, r3, r4, ror r3
   513b8:	andeq	pc, r3, ip, asr #28
   513bc:	muleq	r3, ip, r3
   513c0:	andeq	sp, r3, r4, asr r3
   513c4:	andeq	sp, r3, r0, asr #15
   513c8:	andeq	sp, r3, ip, ror r3
   513cc:	andeq	sp, r3, r4, lsr r3
   513d0:	push	{r4, lr}
   513d4:	subs	r4, r0, #0
   513d8:	beq	513f4 <fputs@plt+0x4bddc>
   513dc:	bl	50fb0 <fputs@plt+0x4b998>
   513e0:	ldr	r0, [r4, #16]
   513e4:	bl	4e5c <free@plt>
   513e8:	mov	r0, r4
   513ec:	pop	{r4, lr}
   513f0:	b	4e5c <free@plt>
   513f4:	ldr	r0, [pc, #24]	; 51414 <fputs@plt+0x4bdfc>
   513f8:	mov	r2, #736	; 0x2e0
   513fc:	ldr	r1, [pc, #20]	; 51418 <fputs@plt+0x4be00>
   51400:	ldr	r3, [pc, #20]	; 5141c <fputs@plt+0x4be04>
   51404:	add	r0, pc, r0
   51408:	add	r1, pc, r1
   5140c:	add	r3, pc, r3
   51410:	bl	76bb0 <fputs@plt+0x71598>
   51414:	andeq	r6, r3, r8, lsl #8
   51418:	ldrdeq	sp, [r3], -r8
   5141c:	andeq	sp, r3, r4, lsr #5
   51420:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   51424:	subs	r4, r0, #0
   51428:	mov	r6, r1
   5142c:	mov	r7, r2
   51430:	mov	r5, r3
   51434:	ldr	r8, [sp, #32]
   51438:	beq	51570 <fputs@plt+0x4bf58>
   5143c:	cmp	r2, #0
   51440:	blt	51548 <fputs@plt+0x4bf30>
   51444:	bic	r3, r3, #8192	; 0x2000
   51448:	bic	r3, r3, #-2147483617	; 0x8000001f
   5144c:	cmp	r3, #0
   51450:	bne	51520 <fputs@plt+0x4bf08>
   51454:	cmp	r8, #0
   51458:	beq	514f8 <fputs@plt+0x4bee0>
   5145c:	ldr	r3, [r4, #376]	; 0x178
   51460:	cmp	r3, #5
   51464:	beq	515c0 <fputs@plt+0x4bfa8>
   51468:	bl	50ac4 <fputs@plt+0x4b4ac>
   5146c:	subs	r9, r0, #0
   51470:	bne	51598 <fputs@plt+0x4bf80>
   51474:	rsbs	r1, r6, #1
   51478:	mov	r0, r4
   5147c:	mov	r2, r9
   51480:	movcc	r1, #0
   51484:	bl	50cac <fputs@plt+0x4b694>
   51488:	subs	r4, r0, #0
   5148c:	beq	514f0 <fputs@plt+0x4bed8>
   51490:	ldr	ip, [sp, #36]	; 0x24
   51494:	mov	r1, #1
   51498:	ldrb	r3, [r4, #20]
   5149c:	mov	r2, r5
   514a0:	str	r5, [r4, #72]	; 0x48
   514a4:	bfi	r3, r1, #5, #3
   514a8:	str	r7, [r4, #68]	; 0x44
   514ac:	str	r8, [r4, #64]	; 0x40
   514b0:	str	ip, [r4, #8]
   514b4:	strb	r3, [r4, #20]
   514b8:	bl	505cc <fputs@plt+0x4afb4>
   514bc:	subs	r5, r0, #0
   514c0:	blt	514e0 <fputs@plt+0x4bec8>
   514c4:	cmp	r6, #0
   514c8:	beq	514d8 <fputs@plt+0x4bec0>
   514cc:	str	r4, [r6]
   514d0:	mov	r0, r9
   514d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   514d8:	mov	r0, r6
   514dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   514e0:	mov	r0, r4
   514e4:	bl	513d0 <fputs@plt+0x4bdb8>
   514e8:	mov	r0, r5
   514ec:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   514f0:	mvn	r0, #11
   514f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   514f8:	ldr	r0, [pc, #232]	; 515e8 <fputs@plt+0x4bfd0>
   514fc:	movw	r2, #817	; 0x331
   51500:	ldr	r1, [pc, #228]	; 515ec <fputs@plt+0x4bfd4>
   51504:	ldr	r3, [pc, #228]	; 515f0 <fputs@plt+0x4bfd8>
   51508:	add	r0, pc, r0
   5150c:	add	r1, pc, r1
   51510:	add	r3, pc, r3
   51514:	bl	76ea0 <fputs@plt+0x71888>
   51518:	mvn	r0, #21
   5151c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51520:	ldr	r0, [pc, #204]	; 515f4 <fputs@plt+0x4bfdc>
   51524:	mov	r2, #816	; 0x330
   51528:	ldr	r1, [pc, #200]	; 515f8 <fputs@plt+0x4bfe0>
   5152c:	ldr	r3, [pc, #200]	; 515fc <fputs@plt+0x4bfe4>
   51530:	add	r0, pc, r0
   51534:	add	r1, pc, r1
   51538:	add	r3, pc, r3
   5153c:	bl	76ea0 <fputs@plt+0x71888>
   51540:	mvn	r0, #21
   51544:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51548:	ldr	r0, [pc, #176]	; 51600 <fputs@plt+0x4bfe8>
   5154c:	movw	r2, #815	; 0x32f
   51550:	ldr	r1, [pc, #172]	; 51604 <fputs@plt+0x4bfec>
   51554:	ldr	r3, [pc, #172]	; 51608 <fputs@plt+0x4bff0>
   51558:	add	r0, pc, r0
   5155c:	add	r1, pc, r1
   51560:	add	r3, pc, r3
   51564:	bl	76ea0 <fputs@plt+0x71888>
   51568:	mvn	r0, #21
   5156c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51570:	ldr	r0, [pc, #148]	; 5160c <fputs@plt+0x4bff4>
   51574:	movw	r2, #814	; 0x32e
   51578:	ldr	r1, [pc, #144]	; 51610 <fputs@plt+0x4bff8>
   5157c:	ldr	r3, [pc, #144]	; 51614 <fputs@plt+0x4bffc>
   51580:	add	r0, pc, r0
   51584:	add	r1, pc, r1
   51588:	add	r3, pc, r3
   5158c:	bl	76ea0 <fputs@plt+0x71888>
   51590:	mvn	r0, #21
   51594:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51598:	ldr	r0, [pc, #120]	; 51618 <fputs@plt+0x4c000>
   5159c:	movw	r2, #819	; 0x333
   515a0:	ldr	r1, [pc, #116]	; 5161c <fputs@plt+0x4c004>
   515a4:	ldr	r3, [pc, #116]	; 51620 <fputs@plt+0x4c008>
   515a8:	add	r0, pc, r0
   515ac:	add	r1, pc, r1
   515b0:	add	r3, pc, r3
   515b4:	bl	76ea0 <fputs@plt+0x71888>
   515b8:	mvn	r0, #9
   515bc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   515c0:	ldr	r0, [pc, #92]	; 51624 <fputs@plt+0x4c00c>
   515c4:	movw	r2, #818	; 0x332
   515c8:	ldr	r1, [pc, #88]	; 51628 <fputs@plt+0x4c010>
   515cc:	ldr	r3, [pc, #88]	; 5162c <fputs@plt+0x4c014>
   515d0:	add	r0, pc, r0
   515d4:	add	r1, pc, r1
   515d8:	add	r3, pc, r3
   515dc:	bl	76ea0 <fputs@plt+0x71888>
   515e0:	mvn	r0, #115	; 0x73
   515e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   515e8:	andeq	r6, r3, ip, asr #27
   515ec:	ldrdeq	sp, [r3], -r4
   515f0:	ldrdeq	sp, [r3], -r4
   515f4:	andeq	sp, r3, r4, lsr r6
   515f8:	andeq	sp, r3, ip, lsr #3
   515fc:	andeq	sp, r3, ip, lsr #1
   51600:	strdeq	sp, [r3], -r8
   51604:	andeq	sp, r3, r4, lsl #3
   51608:	andeq	sp, r3, r4, lsl #1
   5160c:	muleq	r3, ip, sl
   51610:	andeq	sp, r3, ip, asr r1
   51614:	andeq	sp, r3, ip, asr r0
   51618:	andeq	sp, r3, ip, lsr #12
   5161c:	andeq	sp, r3, r4, lsr r1
   51620:	andeq	sp, r3, r4, lsr r0
   51624:	andeq	sp, r3, r4, ror #11
   51628:	andeq	sp, r3, ip, lsl #2
   5162c:	andeq	sp, r3, ip
   51630:	push	{r3, r4, r5, lr}
   51634:	subs	r4, r0, #0
   51638:	mov	r5, r1
   5163c:	beq	51660 <fputs@plt+0x4c048>
   51640:	ldr	r0, [r4, #4]
   51644:	bl	50ac4 <fputs@plt+0x4b4ac>
   51648:	cmp	r0, #0
   5164c:	bne	51688 <fputs@plt+0x4c070>
   51650:	add	r0, r4, #16
   51654:	mov	r1, r5
   51658:	pop	{r3, r4, r5, lr}
   5165c:	b	6dc58 <fputs@plt+0x68640>
   51660:	ldr	r0, [pc, #72]	; 516b0 <fputs@plt+0x4c098>
   51664:	movw	r2, #1267	; 0x4f3
   51668:	ldr	r1, [pc, #68]	; 516b4 <fputs@plt+0x4c09c>
   5166c:	ldr	r3, [pc, #68]	; 516b8 <fputs@plt+0x4c0a0>
   51670:	add	r0, pc, r0
   51674:	add	r1, pc, r1
   51678:	add	r3, pc, r3
   5167c:	bl	76ea0 <fputs@plt+0x71888>
   51680:	mvn	r0, #21
   51684:	pop	{r3, r4, r5, pc}
   51688:	ldr	r0, [pc, #44]	; 516bc <fputs@plt+0x4c0a4>
   5168c:	movw	r2, #1268	; 0x4f4
   51690:	ldr	r1, [pc, #40]	; 516c0 <fputs@plt+0x4c0a8>
   51694:	ldr	r3, [pc, #40]	; 516c4 <fputs@plt+0x4c0ac>
   51698:	add	r0, pc, r0
   5169c:	add	r1, pc, r1
   516a0:	add	r3, pc, r3
   516a4:	bl	76ea0 <fputs@plt+0x71888>
   516a8:	mvn	r0, #9
   516ac:	pop	{r3, r4, r5, pc}
   516b0:	muleq	r3, ip, r1
   516b4:	andeq	sp, r3, ip, rrx
   516b8:	andeq	ip, r3, r4, lsr #30
   516bc:	strdeq	sp, [r3], -ip
   516c0:	andeq	sp, r3, r4, asr #32
   516c4:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   516c8:	push	{r3, r4, r5, r6, r7, lr}
   516cc:	subs	r4, r0, #0
   516d0:	mov	r5, r1
   516d4:	beq	517a0 <fputs@plt+0x4c188>
   516d8:	cmp	r1, #0
   516dc:	blt	51818 <fputs@plt+0x4c200>
   516e0:	ldrb	r3, [r4, #20]
   516e4:	tst	r3, #31
   516e8:	bne	517f0 <fputs@plt+0x4c1d8>
   516ec:	ldr	r0, [r4, #4]
   516f0:	bl	50ac4 <fputs@plt+0x4b4ac>
   516f4:	subs	r7, r0, #0
   516f8:	bne	517c8 <fputs@plt+0x4c1b0>
   516fc:	ldr	r6, [r4, #68]	; 0x44
   51700:	cmp	r6, r5
   51704:	beq	51784 <fputs@plt+0x4c16c>
   51708:	ldrb	r1, [r4, #20]
   5170c:	sbfx	r1, r1, #5, #3
   51710:	uxtb	r3, r1
   51714:	cmp	r3, #0
   51718:	beq	5176c <fputs@plt+0x4c154>
   5171c:	ldrb	r3, [r4, #80]	; 0x50
   51720:	tst	r3, #1
   51724:	beq	51840 <fputs@plt+0x4c228>
   51728:	bfi	r3, r7, #0, #1
   5172c:	str	r5, [r4, #68]	; 0x44
   51730:	sxtb	r1, r1
   51734:	strb	r3, [r4, #80]	; 0x50
   51738:	mov	r0, r4
   5173c:	ldr	r2, [r4, #72]	; 0x48
   51740:	bl	505cc <fputs@plt+0x4afb4>
   51744:	cmp	r0, #0
   51748:	blt	5178c <fputs@plt+0x4c174>
   5174c:	ldr	r0, [r4, #4]
   51750:	mov	r2, r6
   51754:	mov	r1, #2
   51758:	mov	r3, r7
   5175c:	ldr	r0, [r0, #4]
   51760:	bl	54a4 <epoll_ctl@plt>
   51764:	mov	r0, r7
   51768:	pop	{r3, r4, r5, r6, r7, pc}
   5176c:	ldrb	r2, [r4, #80]	; 0x50
   51770:	mov	r0, r3
   51774:	str	r5, [r4, #68]	; 0x44
   51778:	bfi	r2, r3, #0, #1
   5177c:	strb	r2, [r4, #80]	; 0x50
   51780:	pop	{r3, r4, r5, r6, r7, pc}
   51784:	mov	r0, r7
   51788:	pop	{r3, r4, r5, r6, r7, pc}
   5178c:	ldrb	r3, [r4, #80]	; 0x50
   51790:	str	r6, [r4, #68]	; 0x44
   51794:	orr	r3, r3, #1
   51798:	strb	r3, [r4, #80]	; 0x50
   5179c:	pop	{r3, r4, r5, r6, r7, pc}
   517a0:	ldr	r0, [pc, #184]	; 51860 <fputs@plt+0x4c248>
   517a4:	movw	r2, #1309	; 0x51d
   517a8:	ldr	r1, [pc, #180]	; 51864 <fputs@plt+0x4c24c>
   517ac:	ldr	r3, [pc, #180]	; 51868 <fputs@plt+0x4c250>
   517b0:	add	r0, pc, r0
   517b4:	add	r1, pc, r1
   517b8:	add	r3, pc, r3
   517bc:	bl	76ea0 <fputs@plt+0x71888>
   517c0:	mvn	r0, #21
   517c4:	pop	{r3, r4, r5, r6, r7, pc}
   517c8:	ldr	r0, [pc, #156]	; 5186c <fputs@plt+0x4c254>
   517cc:	mov	r2, #1312	; 0x520
   517d0:	ldr	r1, [pc, #152]	; 51870 <fputs@plt+0x4c258>
   517d4:	ldr	r3, [pc, #152]	; 51874 <fputs@plt+0x4c25c>
   517d8:	add	r0, pc, r0
   517dc:	add	r1, pc, r1
   517e0:	add	r3, pc, r3
   517e4:	bl	76ea0 <fputs@plt+0x71888>
   517e8:	mvn	r0, #9
   517ec:	pop	{r3, r4, r5, r6, r7, pc}
   517f0:	ldr	r0, [pc, #128]	; 51878 <fputs@plt+0x4c260>
   517f4:	movw	r2, #1311	; 0x51f
   517f8:	ldr	r1, [pc, #124]	; 5187c <fputs@plt+0x4c264>
   517fc:	ldr	r3, [pc, #124]	; 51880 <fputs@plt+0x4c268>
   51800:	add	r0, pc, r0
   51804:	add	r1, pc, r1
   51808:	add	r3, pc, r3
   5180c:	bl	76ea0 <fputs@plt+0x71888>
   51810:	mvn	r0, #32
   51814:	pop	{r3, r4, r5, r6, r7, pc}
   51818:	ldr	r0, [pc, #100]	; 51884 <fputs@plt+0x4c26c>
   5181c:	movw	r2, #1310	; 0x51e
   51820:	ldr	r1, [pc, #96]	; 51888 <fputs@plt+0x4c270>
   51824:	ldr	r3, [pc, #96]	; 5188c <fputs@plt+0x4c274>
   51828:	add	r0, pc, r0
   5182c:	add	r1, pc, r1
   51830:	add	r3, pc, r3
   51834:	bl	76ea0 <fputs@plt+0x71888>
   51838:	mvn	r0, #21
   5183c:	pop	{r3, r4, r5, r6, r7, pc}
   51840:	ldr	r0, [pc, #72]	; 51890 <fputs@plt+0x4c278>
   51844:	movw	r2, #1324	; 0x52c
   51848:	ldr	r1, [pc, #68]	; 51894 <fputs@plt+0x4c27c>
   5184c:	ldr	r3, [pc, #68]	; 51898 <fputs@plt+0x4c280>
   51850:	add	r0, pc, r0
   51854:	add	r1, pc, r1
   51858:	add	r3, pc, r3
   5185c:	bl	76bb0 <fputs@plt+0x71598>
   51860:	andeq	r6, r3, ip, asr r0
   51864:	andeq	ip, r3, ip, lsr #30
   51868:	andeq	ip, r3, r4, lsl #28
   5186c:			; <UNDEFINED> instruction: 0x0003d4bc
   51870:	andeq	ip, r3, r4, lsl #30
   51874:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   51878:	andeq	sp, r3, r0, lsr r1
   5187c:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   51880:			; <UNDEFINED> instruction: 0x0003cdb4
   51884:	andeq	sp, r3, r8, lsr #4
   51888:			; <UNDEFINED> instruction: 0x0003ceb4
   5188c:	andeq	ip, r3, ip, lsl #27
   51890:	ldrdeq	sp, [r3], -r0
   51894:	andeq	ip, r3, ip, lsl #29
   51898:	andeq	ip, r3, r4, ror #26
   5189c:	push	{r3, r4, r5, lr}
   518a0:	subs	r4, r0, #0
   518a4:	mov	r5, r1
   518a8:	beq	519e0 <fputs@plt+0x4c3c8>
   518ac:	ldrb	r3, [r4, #20]
   518b0:	tst	r3, #31
   518b4:	bne	519b8 <fputs@plt+0x4c3a0>
   518b8:	bic	r3, r1, #8192	; 0x2000
   518bc:	bic	r3, r3, #-2147483617	; 0x8000001f
   518c0:	cmp	r3, #0
   518c4:	bne	51990 <fputs@plt+0x4c378>
   518c8:	ldr	r0, [r4, #4]
   518cc:	ldr	r3, [r0, #376]	; 0x178
   518d0:	cmp	r3, #5
   518d4:	beq	51968 <fputs@plt+0x4c350>
   518d8:	bl	50ac4 <fputs@plt+0x4b4ac>
   518dc:	cmp	r0, #0
   518e0:	bne	51940 <fputs@plt+0x4c328>
   518e4:	ldr	r3, [r4, #72]	; 0x48
   518e8:	cmp	r3, r5
   518ec:	beq	51934 <fputs@plt+0x4c31c>
   518f0:	ldrb	r1, [r4, #20]
   518f4:	sbfx	r1, r1, #5, #3
   518f8:	tst	r1, #255	; 0xff
   518fc:	beq	51918 <fputs@plt+0x4c300>
   51900:	sxtb	r1, r1
   51904:	mov	r0, r4
   51908:	mov	r2, r5
   5190c:	bl	505cc <fputs@plt+0x4afb4>
   51910:	cmp	r0, #0
   51914:	blt	51930 <fputs@plt+0x4c318>
   51918:	str	r5, [r4, #72]	; 0x48
   5191c:	mov	r0, r4
   51920:	mov	r1, #0
   51924:	bl	508b4 <fputs@plt+0x4b29c>
   51928:	mov	r0, #0
   5192c:	pop	{r3, r4, r5, pc}
   51930:	pop	{r3, r4, r5, pc}
   51934:	cmp	r3, #0
   51938:	popge	{r3, r4, r5, pc}
   5193c:	b	518f0 <fputs@plt+0x4c2d8>
   51940:	ldr	r0, [pc, #192]	; 51a08 <fputs@plt+0x4c3f0>
   51944:	movw	r2, #1359	; 0x54f
   51948:	ldr	r1, [pc, #188]	; 51a0c <fputs@plt+0x4c3f4>
   5194c:	ldr	r3, [pc, #188]	; 51a10 <fputs@plt+0x4c3f8>
   51950:	add	r0, pc, r0
   51954:	add	r1, pc, r1
   51958:	add	r3, pc, r3
   5195c:	bl	76ea0 <fputs@plt+0x71888>
   51960:	mvn	r0, #9
   51964:	pop	{r3, r4, r5, pc}
   51968:	ldr	r0, [pc, #164]	; 51a14 <fputs@plt+0x4c3fc>
   5196c:	movw	r2, #1358	; 0x54e
   51970:	ldr	r1, [pc, #160]	; 51a18 <fputs@plt+0x4c400>
   51974:	ldr	r3, [pc, #160]	; 51a1c <fputs@plt+0x4c404>
   51978:	add	r0, pc, r0
   5197c:	add	r1, pc, r1
   51980:	add	r3, pc, r3
   51984:	bl	76ea0 <fputs@plt+0x71888>
   51988:	mvn	r0, #115	; 0x73
   5198c:	pop	{r3, r4, r5, pc}
   51990:	ldr	r0, [pc, #136]	; 51a20 <fputs@plt+0x4c408>
   51994:	movw	r2, #1357	; 0x54d
   51998:	ldr	r1, [pc, #132]	; 51a24 <fputs@plt+0x4c40c>
   5199c:	ldr	r3, [pc, #132]	; 51a28 <fputs@plt+0x4c410>
   519a0:	add	r0, pc, r0
   519a4:	add	r1, pc, r1
   519a8:	add	r3, pc, r3
   519ac:	bl	76ea0 <fputs@plt+0x71888>
   519b0:	mvn	r0, #21
   519b4:	pop	{r3, r4, r5, pc}
   519b8:	ldr	r0, [pc, #108]	; 51a2c <fputs@plt+0x4c414>
   519bc:	movw	r2, #1356	; 0x54c
   519c0:	ldr	r1, [pc, #104]	; 51a30 <fputs@plt+0x4c418>
   519c4:	ldr	r3, [pc, #104]	; 51a34 <fputs@plt+0x4c41c>
   519c8:	add	r0, pc, r0
   519cc:	add	r1, pc, r1
   519d0:	add	r3, pc, r3
   519d4:	bl	76ea0 <fputs@plt+0x71888>
   519d8:	mvn	r0, #32
   519dc:	pop	{r3, r4, r5, pc}
   519e0:	ldr	r0, [pc, #80]	; 51a38 <fputs@plt+0x4c420>
   519e4:	movw	r2, #1355	; 0x54b
   519e8:	ldr	r1, [pc, #76]	; 51a3c <fputs@plt+0x4c424>
   519ec:	ldr	r3, [pc, #76]	; 51a40 <fputs@plt+0x4c428>
   519f0:	add	r0, pc, r0
   519f4:	add	r1, pc, r1
   519f8:	add	r3, pc, r3
   519fc:	bl	76ea0 <fputs@plt+0x71888>
   51a00:	mvn	r0, #21
   51a04:	pop	{r3, r4, r5, pc}
   51a08:	andeq	sp, r3, r4, asr #6
   51a0c:	andeq	ip, r3, ip, lsl #27
   51a10:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   51a14:	andeq	sp, r3, r0, lsl #7
   51a18:	andeq	ip, r3, r4, ror #26
   51a1c:			; <UNDEFINED> instruction: 0x0003cbb4
   51a20:	andeq	sp, r3, r4, asr #3
   51a24:	andeq	ip, r3, ip, lsr sp
   51a28:	andeq	ip, r3, ip, lsl #23
   51a2c:	andeq	ip, r3, r8, ror #30
   51a30:	andeq	ip, r3, r4, lsl sp
   51a34:	andeq	ip, r3, r4, ror #22
   51a38:	andeq	r5, r3, ip, lsl lr
   51a3c:	andeq	ip, r3, ip, ror #25
   51a40:	andeq	ip, r3, ip, lsr fp
   51a44:	push	{r4, r5, r6, lr}
   51a48:	subs	r6, r0, #0
   51a4c:	mov	r4, r2
   51a50:	mov	r5, r3
   51a54:	beq	51b28 <fputs@plt+0x4c510>
   51a58:	ldr	r0, [r6, #4]
   51a5c:	ldr	r3, [r0, #376]	; 0x178
   51a60:	cmp	r3, #5
   51a64:	beq	51b00 <fputs@plt+0x4c4e8>
   51a68:	bl	50ac4 <fputs@plt+0x4b4ac>
   51a6c:	cmp	r0, #0
   51a70:	bne	51b50 <fputs@plt+0x4c538>
   51a74:	ldrd	r2, [r6, #24]
   51a78:	cmp	r3, r5
   51a7c:	cmpeq	r2, r4
   51a80:	beq	51ac4 <fputs@plt+0x4c4ac>
   51a84:	ldrb	r3, [r6, #21]
   51a88:	strd	r4, [r6, #24]
   51a8c:	tst	r3, #1
   51a90:	bne	51acc <fputs@plt+0x4c4b4>
   51a94:	ldr	r3, [r6, #12]
   51a98:	cmp	r3, #0
   51a9c:	beq	51ab4 <fputs@plt+0x4c49c>
   51aa0:	ldr	r3, [r6, #4]
   51aa4:	mov	r1, r6
   51aa8:	add	r2, r6, #36	; 0x24
   51aac:	ldr	r0, [r3, #20]
   51ab0:	bl	744f0 <fputs@plt+0x6eed8>
   51ab4:	ldrb	r3, [r6, #20]
   51ab8:	sbfx	r3, r3, #0, #5
   51abc:	cmp	r3, #10
   51ac0:	beq	51ae4 <fputs@plt+0x4c4cc>
   51ac4:	mov	r0, #0
   51ac8:	pop	{r4, r5, r6, pc}
   51acc:	ldr	r3, [r6, #4]
   51ad0:	mov	r1, r6
   51ad4:	add	r2, r6, #32
   51ad8:	ldr	r0, [r3, #16]
   51adc:	bl	744f0 <fputs@plt+0x6eed8>
   51ae0:	b	51a94 <fputs@plt+0x4c47c>
   51ae4:	ldr	r3, [r6, #4]
   51ae8:	mov	r1, r6
   51aec:	add	r2, r6, #68	; 0x44
   51af0:	ldr	r0, [r3, #336]	; 0x150
   51af4:	bl	744f0 <fputs@plt+0x6eed8>
   51af8:	mov	r0, #0
   51afc:	pop	{r4, r5, r6, pc}
   51b00:	ldr	r0, [pc, #112]	; 51b78 <fputs@plt+0x4c560>
   51b04:	movw	r2, #1405	; 0x57d
   51b08:	ldr	r1, [pc, #108]	; 51b7c <fputs@plt+0x4c564>
   51b0c:	ldr	r3, [pc, #108]	; 51b80 <fputs@plt+0x4c568>
   51b10:	add	r0, pc, r0
   51b14:	add	r1, pc, r1
   51b18:	add	r3, pc, r3
   51b1c:	bl	76ea0 <fputs@plt+0x71888>
   51b20:	mvn	r0, #115	; 0x73
   51b24:	pop	{r4, r5, r6, pc}
   51b28:	ldr	r0, [pc, #84]	; 51b84 <fputs@plt+0x4c56c>
   51b2c:	movw	r2, #1404	; 0x57c
   51b30:	ldr	r1, [pc, #80]	; 51b88 <fputs@plt+0x4c570>
   51b34:	ldr	r3, [pc, #80]	; 51b8c <fputs@plt+0x4c574>
   51b38:	add	r0, pc, r0
   51b3c:	add	r1, pc, r1
   51b40:	add	r3, pc, r3
   51b44:	bl	76ea0 <fputs@plt+0x71888>
   51b48:	mvn	r0, #21
   51b4c:	pop	{r4, r5, r6, pc}
   51b50:	ldr	r0, [pc, #56]	; 51b90 <fputs@plt+0x4c578>
   51b54:	movw	r2, #1406	; 0x57e
   51b58:	ldr	r1, [pc, #52]	; 51b94 <fputs@plt+0x4c57c>
   51b5c:	ldr	r3, [pc, #52]	; 51b98 <fputs@plt+0x4c580>
   51b60:	add	r0, pc, r0
   51b64:	add	r1, pc, r1
   51b68:	add	r3, pc, r3
   51b6c:	bl	76ea0 <fputs@plt+0x71888>
   51b70:	mvn	r0, #9
   51b74:	pop	{r4, r5, r6, pc}
   51b78:	andeq	sp, r3, r8, ror #3
   51b7c:	andeq	ip, r3, ip, asr #23
   51b80:	andeq	ip, r3, r8, asr #22
   51b84:	ldrdeq	r5, [r3], -r4
   51b88:	andeq	ip, r3, r4, lsr #23
   51b8c:	andeq	ip, r3, r0, lsr #22
   51b90:	andeq	sp, r3, r4, lsr r1
   51b94:	andeq	ip, r3, ip, ror fp
   51b98:	strdeq	ip, [r3], -r8
   51b9c:	push	{r4, r5, r6, lr}
   51ba0:	subs	r4, r0, #0
   51ba4:	mov	r5, r1
   51ba8:	beq	520e0 <fputs@plt+0x4cac8>
   51bac:	add	r3, r1, #1
   51bb0:	cmp	r3, #2
   51bb4:	bhi	520b8 <fputs@plt+0x4caa0>
   51bb8:	ldr	r0, [r4, #4]
   51bbc:	bl	50ac4 <fputs@plt+0x4b4ac>
   51bc0:	cmp	r0, #0
   51bc4:	bne	52090 <fputs@plt+0x4ca78>
   51bc8:	ldr	r0, [r4, #4]
   51bcc:	ldr	r3, [r0, #376]	; 0x178
   51bd0:	cmp	r3, #5
   51bd4:	beq	51ce4 <fputs@plt+0x4c6cc>
   51bd8:	ldrb	r1, [r4, #20]
   51bdc:	sbfx	r3, r1, #5, #3
   51be0:	sxtb	r2, r3
   51be4:	uxtb	r3, r3
   51be8:	cmp	r2, r5
   51bec:	beq	51ca4 <fputs@plt+0x4c68c>
   51bf0:	cmp	r5, #0
   51bf4:	sbfx	r1, r1, #0, #5
   51bf8:	bne	51cac <fputs@plt+0x4c694>
   51bfc:	cmp	r1, #10
   51c00:	addls	pc, pc, r1, lsl #2
   51c04:	b	51f54 <fputs@plt+0x4c93c>
   51c08:	b	51cf4 <fputs@plt+0x4c6dc>
   51c0c:	b	51d7c <fputs@plt+0x4c764>
   51c10:	b	51d7c <fputs@plt+0x4c764>
   51c14:	b	51d7c <fputs@plt+0x4c764>
   51c18:	b	51d7c <fputs@plt+0x4c764>
   51c1c:	b	51d7c <fputs@plt+0x4c764>
   51c20:	b	51dc4 <fputs@plt+0x4c7ac>
   51c24:	b	51d2c <fputs@plt+0x4c714>
   51c28:	b	51d04 <fputs@plt+0x4c6ec>
   51c2c:	b	51d04 <fputs@plt+0x4c6ec>
   51c30:	b	51e40 <fputs@plt+0x4c828>
   51c34:	cmp	r3, #0
   51c38:	bne	51c6c <fputs@plt+0x4c654>
   51c3c:	ldr	r3, [r0, #320]	; 0x140
   51c40:	cmp	r3, #0
   51c44:	beq	52024 <fputs@plt+0x4ca0c>
   51c48:	ldr	r3, [r3, #68]	; 0x44
   51c4c:	cmp	r3, #0
   51c50:	beq	52024 <fputs@plt+0x4ca0c>
   51c54:	ldrb	r3, [r3, #20]
   51c58:	lsrs	r3, r3, #5
   51c5c:	beq	52024 <fputs@plt+0x4ca0c>
   51c60:	ldr	r3, [r0, #328]	; 0x148
   51c64:	add	r3, r3, #1
   51c68:	str	r3, [r0, #328]	; 0x148
   51c6c:	ldrb	r3, [r4, #20]
   51c70:	bfi	r3, r5, #5, #3
   51c74:	strb	r3, [r4, #20]
   51c78:	ldrb	r3, [r4, #21]
   51c7c:	tst	r3, #1
   51c80:	bne	51d14 <fputs@plt+0x4c6fc>
   51c84:	ldr	r3, [r4, #12]
   51c88:	cmp	r3, #0
   51c8c:	beq	51ca4 <fputs@plt+0x4c68c>
   51c90:	ldr	r3, [r4, #4]
   51c94:	mov	r1, r4
   51c98:	add	r2, r4, #36	; 0x24
   51c9c:	ldr	r0, [r3, #20]
   51ca0:	bl	744f0 <fputs@plt+0x6eed8>
   51ca4:	mov	r0, #0
   51ca8:	pop	{r4, r5, r6, pc}
   51cac:	cmp	r1, #10
   51cb0:	addls	pc, pc, r1, lsl #2
   51cb4:	b	51f34 <fputs@plt+0x4c91c>
   51cb8:	b	51e60 <fputs@plt+0x4c848>
   51cbc:	b	51e9c <fputs@plt+0x4c884>
   51cc0:	b	51e9c <fputs@plt+0x4c884>
   51cc4:	b	51e9c <fputs@plt+0x4c884>
   51cc8:	b	51e9c <fputs@plt+0x4c884>
   51ccc:	b	51e9c <fputs@plt+0x4c884>
   51cd0:	b	51ed4 <fputs@plt+0x4c8bc>
   51cd4:	b	51c34 <fputs@plt+0x4c61c>
   51cd8:	b	51c6c <fputs@plt+0x4c654>
   51cdc:	b	51c6c <fputs@plt+0x4c654>
   51ce0:	b	51e7c <fputs@plt+0x4c864>
   51ce4:	cmp	r5, #0
   51ce8:	beq	51ca4 <fputs@plt+0x4c68c>
   51cec:	mvn	r0, #115	; 0x73
   51cf0:	pop	{r4, r5, r6, pc}
   51cf4:	mov	r0, r4
   51cf8:	bl	50b64 <fputs@plt+0x4b54c>
   51cfc:	cmp	r0, #0
   51d00:	poplt	{r4, r5, r6, pc}
   51d04:	ldrb	r3, [r4, #20]
   51d08:	bfc	r3, #5, #3
   51d0c:	strb	r3, [r4, #20]
   51d10:	b	51c78 <fputs@plt+0x4c660>
   51d14:	ldr	r3, [r4, #4]
   51d18:	mov	r1, r4
   51d1c:	add	r2, r4, #32
   51d20:	ldr	r0, [r3, #16]
   51d24:	bl	744f0 <fputs@plt+0x6eed8>
   51d28:	b	51c84 <fputs@plt+0x4c66c>
   51d2c:	ldr	r3, [r0, #320]	; 0x140
   51d30:	cmp	r3, #0
   51d34:	beq	51d50 <fputs@plt+0x4c738>
   51d38:	ldr	r3, [r3, #68]	; 0x44
   51d3c:	cmp	r3, #0
   51d40:	beq	51d50 <fputs@plt+0x4c738>
   51d44:	ldrb	r3, [r3, #20]
   51d48:	lsrs	r3, r3, #5
   51d4c:	bne	51f74 <fputs@plt+0x4c95c>
   51d50:	ldr	r3, [r0, #328]	; 0x148
   51d54:	cmp	r3, #0
   51d58:	bne	51f74 <fputs@plt+0x4c95c>
   51d5c:	ldr	r0, [pc, #1092]	; 521a8 <fputs@plt+0x4cb90>
   51d60:	movw	r2, #1494	; 0x5d6
   51d64:	ldr	r1, [pc, #1088]	; 521ac <fputs@plt+0x4cb94>
   51d68:	ldr	r3, [pc, #1088]	; 521b0 <fputs@plt+0x4cb98>
   51d6c:	add	r0, pc, r0
   51d70:	add	r1, pc, r1
   51d74:	add	r3, pc, r3
   51d78:	bl	76bb0 <fputs@plt+0x71598>
   51d7c:	ldrb	r3, [r4, #20]
   51d80:	bfc	r3, #5, #3
   51d84:	strb	r3, [r4, #20]
   51d88:	bl	50828 <fputs@plt+0x4b210>
   51d8c:	subs	r5, r0, #0
   51d90:	beq	52148 <fputs@plt+0x4cb30>
   51d94:	mov	r1, r4
   51d98:	add	r2, r4, #88	; 0x58
   51d9c:	ldr	r0, [r5, #4]
   51da0:	bl	744f0 <fputs@plt+0x6eed8>
   51da4:	ldr	r0, [r5, #8]
   51da8:	mov	r1, r4
   51dac:	add	r2, r4, #92	; 0x5c
   51db0:	bl	744f0 <fputs@plt+0x6eed8>
   51db4:	ldrb	r3, [r5, #24]
   51db8:	orr	r3, r3, #1
   51dbc:	strb	r3, [r5, #24]
   51dc0:	b	51c78 <fputs@plt+0x4c660>
   51dc4:	ldr	r3, [r0, #320]	; 0x140
   51dc8:	ldr	r1, [r4, #200]	; 0xc8
   51dcc:	cmp	r3, #0
   51dd0:	beq	51ffc <fputs@plt+0x4c9e4>
   51dd4:	ldr	r3, [r3, r1, lsl #2]
   51dd8:	cmp	r3, #0
   51ddc:	beq	51ffc <fputs@plt+0x4c9e4>
   51de0:	ldrb	r3, [r3, #20]
   51de4:	lsrs	r3, r3, #5
   51de8:	beq	51ffc <fputs@plt+0x4c9e4>
   51dec:	ldrb	r3, [r4, #20]
   51df0:	bfc	r3, #5, #3
   51df4:	strb	r3, [r4, #20]
   51df8:	ldr	r3, [r0, #320]	; 0x140
   51dfc:	cmp	r3, #0
   51e00:	beq	51e1c <fputs@plt+0x4c804>
   51e04:	ldr	r3, [r3, r1, lsl #2]
   51e08:	cmp	r3, #0
   51e0c:	beq	51e1c <fputs@plt+0x4c804>
   51e10:	ldrb	r3, [r3, #20]
   51e14:	lsrs	r3, r3, #5
   51e18:	bne	51c78 <fputs@plt+0x4c660>
   51e1c:	cmp	r1, #17
   51e20:	beq	52070 <fputs@plt+0x4ca58>
   51e24:	add	r0, r0, #192	; 0xc0
   51e28:	bl	5264 <sigdelset@plt>
   51e2c:	cmp	r0, #0
   51e30:	bne	52128 <fputs@plt+0x4cb10>
   51e34:	ldr	r0, [r4, #4]
   51e38:	bl	50728 <fputs@plt+0x4b110>
   51e3c:	b	51c78 <fputs@plt+0x4c660>
   51e40:	ldrb	r3, [r4, #20]
   51e44:	mov	r1, r4
   51e48:	add	r2, r4, #68	; 0x44
   51e4c:	bfc	r3, #5, #3
   51e50:	strb	r3, [r4, #20]
   51e54:	ldr	r0, [r0, #336]	; 0x150
   51e58:	bl	744f0 <fputs@plt+0x6eed8>
   51e5c:	b	51c78 <fputs@plt+0x4c660>
   51e60:	mov	r0, r4
   51e64:	mov	r1, r5
   51e68:	ldr	r2, [r4, #72]	; 0x48
   51e6c:	bl	505cc <fputs@plt+0x4afb4>
   51e70:	cmp	r0, #0
   51e74:	bge	51c6c <fputs@plt+0x4c654>
   51e78:	pop	{r4, r5, r6, pc}
   51e7c:	ldrb	r3, [r4, #20]
   51e80:	mov	r1, r4
   51e84:	add	r2, r4, #68	; 0x44
   51e88:	bfi	r3, r5, #5, #3
   51e8c:	strb	r3, [r4, #20]
   51e90:	ldr	r0, [r0, #336]	; 0x150
   51e94:	bl	744f0 <fputs@plt+0x6eed8>
   51e98:	b	51c78 <fputs@plt+0x4c660>
   51e9c:	ldrb	r3, [r4, #20]
   51ea0:	bfi	r3, r5, #5, #3
   51ea4:	strb	r3, [r4, #20]
   51ea8:	bl	50828 <fputs@plt+0x4b210>
   51eac:	subs	r5, r0, #0
   51eb0:	bne	51d94 <fputs@plt+0x4c77c>
   51eb4:	ldr	r0, [pc, #760]	; 521b4 <fputs@plt+0x4cb9c>
   51eb8:	movw	r2, #1543	; 0x607
   51ebc:	ldr	r1, [pc, #756]	; 521b8 <fputs@plt+0x4cba0>
   51ec0:	ldr	r3, [pc, #756]	; 521bc <fputs@plt+0x4cba4>
   51ec4:	add	r0, pc, r0
   51ec8:	add	r1, pc, r1
   51ecc:	add	r3, pc, r3
   51ed0:	bl	76bb0 <fputs@plt+0x71598>
   51ed4:	ldr	r3, [r0, #320]	; 0x140
   51ed8:	ldr	r1, [r4, #200]	; 0xc8
   51edc:	cmp	r3, #0
   51ee0:	beq	51efc <fputs@plt+0x4c8e4>
   51ee4:	ldr	r3, [r3, r1, lsl #2]
   51ee8:	cmp	r3, #0
   51eec:	beq	51efc <fputs@plt+0x4c8e4>
   51ef0:	ldrb	r3, [r3, #20]
   51ef4:	lsrs	r3, r3, #5
   51ef8:	bne	51c6c <fputs@plt+0x4c654>
   51efc:	cmp	r1, #17
   51f00:	beq	52060 <fputs@plt+0x4ca48>
   51f04:	add	r0, r0, #192	; 0xc0
   51f08:	bl	509c <sigaddset@plt>
   51f0c:	subs	r6, r0, #0
   51f10:	bne	52168 <fputs@plt+0x4cb50>
   51f14:	ldr	r0, [r4, #4]
   51f18:	bl	50728 <fputs@plt+0x4b110>
   51f1c:	cmp	r0, #0
   51f20:	bge	51c6c <fputs@plt+0x4c654>
   51f24:	ldrb	r3, [r4, #20]
   51f28:	bfi	r3, r6, #5, #3
   51f2c:	strb	r3, [r4, #20]
   51f30:	pop	{r4, r5, r6, pc}
   51f34:	ldr	r0, [pc, #644]	; 521c0 <fputs@plt+0x4cba8>
   51f38:	movw	r2, #1596	; 0x63c
   51f3c:	ldr	r1, [pc, #640]	; 521c4 <fputs@plt+0x4cbac>
   51f40:	ldr	r3, [pc, #640]	; 521c8 <fputs@plt+0x4cbb0>
   51f44:	add	r0, pc, r0
   51f48:	add	r1, pc, r1
   51f4c:	add	r3, pc, r3
   51f50:	bl	76e48 <fputs@plt+0x71830>
   51f54:	ldr	r0, [pc, #624]	; 521cc <fputs@plt+0x4cbb4>
   51f58:	mov	r2, #1520	; 0x5f0
   51f5c:	ldr	r1, [pc, #620]	; 521d0 <fputs@plt+0x4cbb8>
   51f60:	ldr	r3, [pc, #620]	; 521d4 <fputs@plt+0x4cbbc>
   51f64:	add	r0, pc, r0
   51f68:	add	r1, pc, r1
   51f6c:	add	r3, pc, r3
   51f70:	bl	76e48 <fputs@plt+0x71830>
   51f74:	ldrb	r3, [r4, #20]
   51f78:	bfc	r3, #5, #3
   51f7c:	strb	r3, [r4, #20]
   51f80:	ldr	r3, [r0, #328]	; 0x148
   51f84:	cmp	r3, #0
   51f88:	beq	52108 <fputs@plt+0x4caf0>
   51f8c:	sub	r3, r3, #1
   51f90:	str	r3, [r0, #328]	; 0x148
   51f94:	ldr	r0, [r4, #4]
   51f98:	ldr	r3, [r0, #320]	; 0x140
   51f9c:	cmp	r3, #0
   51fa0:	beq	51fbc <fputs@plt+0x4c9a4>
   51fa4:	ldr	r3, [r3, #68]	; 0x44
   51fa8:	cmp	r3, #0
   51fac:	beq	51fbc <fputs@plt+0x4c9a4>
   51fb0:	ldrb	r3, [r3, #20]
   51fb4:	lsrs	r3, r3, #5
   51fb8:	bne	51c78 <fputs@plt+0x4c660>
   51fbc:	ldr	r3, [r0, #328]	; 0x148
   51fc0:	cmp	r3, #0
   51fc4:	bne	51c78 <fputs@plt+0x4c660>
   51fc8:	add	r0, r0, #192	; 0xc0
   51fcc:	mov	r1, #17
   51fd0:	bl	5264 <sigdelset@plt>
   51fd4:	cmp	r0, #0
   51fd8:	beq	51e34 <fputs@plt+0x4c81c>
   51fdc:	ldr	r0, [pc, #500]	; 521d8 <fputs@plt+0x4cbc0>
   51fe0:	movw	r2, #1502	; 0x5de
   51fe4:	ldr	r1, [pc, #496]	; 521dc <fputs@plt+0x4cbc4>
   51fe8:	ldr	r3, [pc, #496]	; 521e0 <fputs@plt+0x4cbc8>
   51fec:	add	r0, pc, r0
   51ff0:	add	r1, pc, r1
   51ff4:	add	r3, pc, r3
   51ff8:	bl	76bb0 <fputs@plt+0x71598>
   51ffc:	cmp	r1, #17
   52000:	beq	52080 <fputs@plt+0x4ca68>
   52004:	ldr	r0, [pc, #472]	; 521e4 <fputs@plt+0x4cbcc>
   52008:	movw	r2, #1479	; 0x5c7
   5200c:	ldr	r1, [pc, #468]	; 521e8 <fputs@plt+0x4cbd0>
   52010:	ldr	r3, [pc, #468]	; 521ec <fputs@plt+0x4cbd4>
   52014:	add	r0, pc, r0
   52018:	add	r1, pc, r1
   5201c:	add	r3, pc, r3
   52020:	bl	76bb0 <fputs@plt+0x71598>
   52024:	ldr	r3, [r0, #328]	; 0x148
   52028:	cmp	r3, #0
   5202c:	bne	51c64 <fputs@plt+0x4c64c>
   52030:	add	r0, r0, #192	; 0xc0
   52034:	ldr	r1, [r4, #200]	; 0xc8
   52038:	bl	509c <sigaddset@plt>
   5203c:	subs	r6, r0, #0
   52040:	bne	52188 <fputs@plt+0x4cb70>
   52044:	ldr	r0, [r4, #4]
   52048:	bl	50728 <fputs@plt+0x4b110>
   5204c:	cmp	r0, #0
   52050:	blt	51f24 <fputs@plt+0x4c90c>
   52054:	ldr	r0, [r4, #4]
   52058:	ldr	r3, [r0, #328]	; 0x148
   5205c:	b	51c64 <fputs@plt+0x4c64c>
   52060:	ldr	r3, [r0, #328]	; 0x148
   52064:	cmp	r3, #0
   52068:	bne	51c6c <fputs@plt+0x4c654>
   5206c:	b	51f04 <fputs@plt+0x4c8ec>
   52070:	ldr	r3, [r0, #328]	; 0x148
   52074:	cmp	r3, #0
   52078:	bne	51c78 <fputs@plt+0x4c660>
   5207c:	b	51e24 <fputs@plt+0x4c80c>
   52080:	ldr	r3, [r0, #328]	; 0x148
   52084:	cmp	r3, #0
   52088:	bne	51dec <fputs@plt+0x4c7d4>
   5208c:	b	52004 <fputs@plt+0x4c9ec>
   52090:	ldr	r0, [pc, #344]	; 521f0 <fputs@plt+0x4cbd8>
   52094:	movw	r2, #1439	; 0x59f
   52098:	ldr	r1, [pc, #340]	; 521f4 <fputs@plt+0x4cbdc>
   5209c:	ldr	r3, [pc, #340]	; 521f8 <fputs@plt+0x4cbe0>
   520a0:	add	r0, pc, r0
   520a4:	add	r1, pc, r1
   520a8:	add	r3, pc, r3
   520ac:	bl	76ea0 <fputs@plt+0x71888>
   520b0:	mvn	r0, #9
   520b4:	pop	{r4, r5, r6, pc}
   520b8:	ldr	r0, [pc, #316]	; 521fc <fputs@plt+0x4cbe4>
   520bc:	movw	r2, #1438	; 0x59e
   520c0:	ldr	r1, [pc, #312]	; 52200 <fputs@plt+0x4cbe8>
   520c4:	ldr	r3, [pc, #312]	; 52204 <fputs@plt+0x4cbec>
   520c8:	add	r0, pc, r0
   520cc:	add	r1, pc, r1
   520d0:	add	r3, pc, r3
   520d4:	bl	76ea0 <fputs@plt+0x71888>
   520d8:	mvn	r0, #21
   520dc:	pop	{r4, r5, r6, pc}
   520e0:	ldr	r0, [pc, #288]	; 52208 <fputs@plt+0x4cbf0>
   520e4:	movw	r2, #1437	; 0x59d
   520e8:	ldr	r1, [pc, #284]	; 5220c <fputs@plt+0x4cbf4>
   520ec:	ldr	r3, [pc, #284]	; 52210 <fputs@plt+0x4cbf8>
   520f0:	add	r0, pc, r0
   520f4:	add	r1, pc, r1
   520f8:	add	r3, pc, r3
   520fc:	bl	76ea0 <fputs@plt+0x71888>
   52100:	mvn	r0, #21
   52104:	pop	{r4, r5, r6, pc}
   52108:	ldr	r0, [pc, #260]	; 52214 <fputs@plt+0x4cbfc>
   5210c:	movw	r2, #1498	; 0x5da
   52110:	ldr	r1, [pc, #256]	; 52218 <fputs@plt+0x4cc00>
   52114:	ldr	r3, [pc, #256]	; 5221c <fputs@plt+0x4cc04>
   52118:	add	r0, pc, r0
   5211c:	add	r1, pc, r1
   52120:	add	r3, pc, r3
   52124:	bl	76bb0 <fputs@plt+0x71598>
   52128:	ldr	r0, [pc, #240]	; 52220 <fputs@plt+0x4cc08>
   5212c:	movw	r2, #1484	; 0x5cc
   52130:	ldr	r1, [pc, #236]	; 52224 <fputs@plt+0x4cc0c>
   52134:	ldr	r3, [pc, #236]	; 52228 <fputs@plt+0x4cc10>
   52138:	add	r0, pc, r0
   5213c:	add	r1, pc, r1
   52140:	add	r3, pc, r3
   52144:	bl	76bb0 <fputs@plt+0x71598>
   52148:	ldr	r0, [pc, #220]	; 5222c <fputs@plt+0x4cc14>
   5214c:	movw	r2, #1470	; 0x5be
   52150:	ldr	r1, [pc, #216]	; 52230 <fputs@plt+0x4cc18>
   52154:	ldr	r3, [pc, #216]	; 52234 <fputs@plt+0x4cc1c>
   52158:	add	r0, pc, r0
   5215c:	add	r1, pc, r1
   52160:	add	r3, pc, r3
   52164:	bl	76bb0 <fputs@plt+0x71598>
   52168:	ldr	r0, [pc, #200]	; 52238 <fputs@plt+0x4cc20>
   5216c:	movw	r2, #1554	; 0x612
   52170:	ldr	r1, [pc, #196]	; 5223c <fputs@plt+0x4cc24>
   52174:	ldr	r3, [pc, #196]	; 52240 <fputs@plt+0x4cc28>
   52178:	add	r0, pc, r0
   5217c:	add	r1, pc, r1
   52180:	add	r3, pc, r3
   52184:	bl	76bb0 <fputs@plt+0x71598>
   52188:	ldr	r0, [pc, #180]	; 52244 <fputs@plt+0x4cc2c>
   5218c:	movw	r2, #1570	; 0x622
   52190:	ldr	r1, [pc, #176]	; 52248 <fputs@plt+0x4cc30>
   52194:	ldr	r3, [pc, #176]	; 5224c <fputs@plt+0x4cc34>
   52198:	add	r0, pc, r0
   5219c:	add	r1, pc, r1
   521a0:	add	r3, pc, r3
   521a4:	bl	76bb0 <fputs@plt+0x71598>
   521a8:	muleq	r3, ip, r0
   521ac:	andeq	ip, r3, r0, ror r9
   521b0:	andeq	ip, r3, ip, lsl #16
   521b4:	andeq	pc, r3, r8, asr #5
   521b8:	andeq	ip, r3, r8, lsl r8
   521bc:			; <UNDEFINED> instruction: 0x0003c6b4
   521c0:	andeq	ip, r3, r8, lsl #24
   521c4:	muleq	r3, r8, r7
   521c8:	andeq	ip, r3, r4, lsr r6
   521cc:	andeq	ip, r3, r8, ror #23
   521d0:	andeq	ip, r3, r8, ror r7
   521d4:	andeq	ip, r3, r4, lsl r6
   521d8:	andeq	ip, r3, r4, lsr fp
   521dc:	strdeq	ip, [r3], -r0
   521e0:	andeq	ip, r3, ip, lsl #11
   521e4:	andeq	ip, r3, ip, asr #27
   521e8:	andeq	ip, r3, r8, asr #13
   521ec:	andeq	ip, r3, r4, ror #10
   521f0:	strdeq	ip, [r3], -r4
   521f4:	andeq	ip, r3, ip, lsr r6
   521f8:	ldrdeq	ip, [r3], -r8
   521fc:	andeq	ip, r3, r4, lsr #25
   52200:	andeq	ip, r3, r4, lsl r6
   52204:			; <UNDEFINED> instruction: 0x0003c4b0
   52208:	andeq	r5, r3, ip, lsl r7
   5220c:	andeq	ip, r3, ip, ror #11
   52210:	andeq	ip, r3, r8, lsl #9
   52214:	andeq	ip, r3, r0, ror #19
   52218:	andeq	ip, r3, r4, asr #11
   5221c:	andeq	ip, r3, r0, ror #8
   52220:	andeq	ip, r3, ip, lsl #19
   52224:	andeq	ip, r3, r4, lsr #11
   52228:	andeq	ip, r3, r0, asr #8
   5222c:	andeq	pc, r3, r4, lsr r0	; <UNPREDICTABLE>
   52230:	andeq	ip, r3, r4, lsl #11
   52234:	andeq	ip, r3, r0, lsr #8
   52238:	andeq	ip, r3, r4, lsr ip
   5223c:	andeq	ip, r3, r4, ror #10
   52240:	andeq	ip, r3, r0, lsl #8
   52244:	andeq	ip, r3, r4, lsl ip
   52248:	andeq	ip, r3, r4, asr #10
   5224c:	andeq	ip, r3, r0, ror #7
   52250:	ldr	r1, [pc, #516]	; 5245c <fputs@plt+0x4ce44>
   52254:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52258:	subs	r5, r0, #0
   5225c:	ldr	r0, [pc, #508]	; 52460 <fputs@plt+0x4ce48>
   52260:	sub	sp, sp, #32
   52264:	add	r1, pc, r1
   52268:	strd	r2, [sp]
   5226c:	ldr	r8, [r1, r0]
   52270:	mov	r3, r1
   52274:	ldr	r3, [r8]
   52278:	str	r3, [sp, #28]
   5227c:	beq	52434 <fputs@plt+0x4ce1c>
   52280:	ldrd	r0, [sp]
   52284:	mvn	r2, #0
   52288:	mvn	r3, #0
   5228c:	cmp	r1, r3
   52290:	cmpeq	r0, r2
   52294:	beq	5240c <fputs@plt+0x4cdf4>
   52298:	ldrb	r7, [r5, #20]
   5229c:	add	r4, sp, #4
   522a0:	ldr	r9, [pc, #444]	; 52464 <fputs@plt+0x4ce4c>
   522a4:	add	sl, sp, #24
   522a8:	sbfx	r7, r7, #0, #5
   522ac:	add	r6, sp, #8
   522b0:	add	r9, pc, r9
   522b4:	mov	lr, r9
   522b8:	mov	ip, r6
   522bc:	ldm	lr!, {r0, r1, r2, r3}
   522c0:	ldr	lr, [lr]
   522c4:	stmia	ip!, {r0, r1, r2, r3}
   522c8:	str	lr, [ip]
   522cc:	ldr	r3, [r4, #4]!
   522d0:	cmp	r3, r7
   522d4:	beq	5231c <fputs@plt+0x4cd04>
   522d8:	cmp	r4, sl
   522dc:	bne	522b4 <fputs@plt+0x4cc9c>
   522e0:	ldr	r0, [pc, #384]	; 52468 <fputs@plt+0x4ce50>
   522e4:	movw	r2, #1624	; 0x658
   522e8:	ldr	r1, [pc, #380]	; 5246c <fputs@plt+0x4ce54>
   522ec:	ldr	r3, [pc, #380]	; 52470 <fputs@plt+0x4ce58>
   522f0:	add	r0, pc, r0
   522f4:	add	r1, pc, r1
   522f8:	add	r3, pc, r3
   522fc:	bl	76ea0 <fputs@plt+0x71888>
   52300:	mvn	r0, #32
   52304:	ldr	r2, [sp, #28]
   52308:	ldr	r3, [r8]
   5230c:	cmp	r2, r3
   52310:	bne	52398 <fputs@plt+0x4cd80>
   52314:	add	sp, sp, #32
   52318:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5231c:	ldr	r0, [r5, #4]
   52320:	ldr	r3, [r0, #376]	; 0x178
   52324:	cmp	r3, #5
   52328:	beq	523e4 <fputs@plt+0x4cdcc>
   5232c:	bl	50ac4 <fputs@plt+0x4b4ac>
   52330:	subs	r6, r0, #0
   52334:	bne	523bc <fputs@plt+0x4cda4>
   52338:	ldrd	r2, [sp]
   5233c:	mov	r1, r6
   52340:	mov	r0, r5
   52344:	strd	r2, [r5, #72]	; 0x48
   52348:	bl	508b4 <fputs@plt+0x4b29c>
   5234c:	ldrb	r1, [r5, #20]
   52350:	ldr	r0, [r5, #4]
   52354:	sbfx	r1, r1, #0, #5
   52358:	bl	50828 <fputs@plt+0x4b210>
   5235c:	subs	r4, r0, #0
   52360:	beq	5239c <fputs@plt+0x4cd84>
   52364:	mov	r1, r5
   52368:	add	r2, r5, #88	; 0x58
   5236c:	ldr	r0, [r4, #4]
   52370:	bl	744f0 <fputs@plt+0x6eed8>
   52374:	mov	r1, r5
   52378:	ldr	r0, [r4, #8]
   5237c:	add	r2, r5, #92	; 0x5c
   52380:	bl	744f0 <fputs@plt+0x6eed8>
   52384:	ldrb	r3, [r4, #24]
   52388:	mov	r0, r6
   5238c:	orr	r3, r3, #1
   52390:	strb	r3, [r4, #24]
   52394:	b	52304 <fputs@plt+0x4ccec>
   52398:	bl	524c <__stack_chk_fail@plt>
   5239c:	ldr	r0, [pc, #208]	; 52474 <fputs@plt+0x4ce5c>
   523a0:	movw	r2, #1633	; 0x661
   523a4:	ldr	r1, [pc, #204]	; 52478 <fputs@plt+0x4ce60>
   523a8:	ldr	r3, [pc, #204]	; 5247c <fputs@plt+0x4ce64>
   523ac:	add	r0, pc, r0
   523b0:	add	r1, pc, r1
   523b4:	add	r3, pc, r3
   523b8:	bl	76bb0 <fputs@plt+0x71598>
   523bc:	ldr	r0, [pc, #188]	; 52480 <fputs@plt+0x4ce68>
   523c0:	movw	r2, #1626	; 0x65a
   523c4:	ldr	r1, [pc, #184]	; 52484 <fputs@plt+0x4ce6c>
   523c8:	ldr	r3, [pc, #184]	; 52488 <fputs@plt+0x4ce70>
   523cc:	add	r0, pc, r0
   523d0:	add	r1, pc, r1
   523d4:	add	r3, pc, r3
   523d8:	bl	76ea0 <fputs@plt+0x71888>
   523dc:	mvn	r0, #9
   523e0:	b	52304 <fputs@plt+0x4ccec>
   523e4:	ldr	r0, [pc, #160]	; 5248c <fputs@plt+0x4ce74>
   523e8:	movw	r2, #1625	; 0x659
   523ec:	ldr	r1, [pc, #156]	; 52490 <fputs@plt+0x4ce78>
   523f0:	ldr	r3, [pc, #156]	; 52494 <fputs@plt+0x4ce7c>
   523f4:	add	r0, pc, r0
   523f8:	add	r1, pc, r1
   523fc:	add	r3, pc, r3
   52400:	bl	76ea0 <fputs@plt+0x71888>
   52404:	mvn	r0, #115	; 0x73
   52408:	b	52304 <fputs@plt+0x4ccec>
   5240c:	ldr	r0, [pc, #132]	; 52498 <fputs@plt+0x4ce80>
   52410:	movw	r2, #1623	; 0x657
   52414:	ldr	r1, [pc, #128]	; 5249c <fputs@plt+0x4ce84>
   52418:	ldr	r3, [pc, #128]	; 524a0 <fputs@plt+0x4ce88>
   5241c:	add	r0, pc, r0
   52420:	add	r1, pc, r1
   52424:	add	r3, pc, r3
   52428:	bl	76ea0 <fputs@plt+0x71888>
   5242c:	mvn	r0, #21
   52430:	b	52304 <fputs@plt+0x4ccec>
   52434:	ldr	r0, [pc, #104]	; 524a4 <fputs@plt+0x4ce8c>
   52438:	movw	r2, #1622	; 0x656
   5243c:	ldr	r1, [pc, #100]	; 524a8 <fputs@plt+0x4ce90>
   52440:	ldr	r3, [pc, #100]	; 524ac <fputs@plt+0x4ce94>
   52444:	add	r0, pc, r0
   52448:	add	r1, pc, r1
   5244c:	add	r3, pc, r3
   52450:	bl	76ea0 <fputs@plt+0x71888>
   52454:	mvn	r0, #21
   52458:	b	52304 <fputs@plt+0x4ccec>
   5245c:	andeq	lr, r5, r4, lsl r9
   52460:	andeq	r0, r0, r0, asr #8
   52464:	andeq	ip, r3, r4, lsl r2
   52468:			; <UNDEFINED> instruction: 0x0003cbbc
   5246c:	andeq	ip, r3, ip, ror #7
   52470:	andeq	ip, r3, r0, lsr #4
   52474:	andeq	lr, r3, r0, ror #27
   52478:	andeq	ip, r3, r0, lsr r3
   5247c:	andeq	ip, r3, r4, ror #2
   52480:	andeq	ip, r3, r8, asr #17
   52484:	andeq	ip, r3, r0, lsl r3
   52488:	andeq	ip, r3, r4, asr #2
   5248c:	andeq	ip, r3, r4, lsl #18
   52490:	andeq	ip, r3, r8, ror #5
   52494:	andeq	ip, r3, ip, lsl r1
   52498:	ldrdeq	ip, [r3], -r0
   5249c:	andeq	ip, r3, r0, asr #5
   524a0:	strdeq	ip, [r3], -r4
   524a4:	andeq	r5, r3, r8, asr #7
   524a8:	muleq	r3, r8, r2
   524ac:	andeq	ip, r3, ip, asr #1
   524b0:	push	{r3, r4, r5, lr}
   524b4:	subs	r4, r0, #0
   524b8:	mov	r5, r1
   524bc:	beq	525d8 <fputs@plt+0x4cfc0>
   524c0:	ldrb	r3, [r4, #20]
   524c4:	sbfx	r3, r3, #0, #5
   524c8:	cmp	r3, #10
   524cc:	beq	525b0 <fputs@plt+0x4cf98>
   524d0:	ldr	r0, [r4, #4]
   524d4:	ldr	r3, [r0, #376]	; 0x178
   524d8:	cmp	r3, #5
   524dc:	beq	52588 <fputs@plt+0x4cf70>
   524e0:	bl	50ac4 <fputs@plt+0x4b4ac>
   524e4:	cmp	r0, #0
   524e8:	bne	52560 <fputs@plt+0x4cf48>
   524ec:	ldr	r3, [r4, #12]
   524f0:	cmp	r3, r5
   524f4:	popeq	{r3, r4, r5, pc}
   524f8:	cmp	r5, #0
   524fc:	beq	52510 <fputs@plt+0x4cef8>
   52500:	cmp	r3, #0
   52504:	beq	52510 <fputs@plt+0x4cef8>
   52508:	str	r5, [r4, #12]
   5250c:	pop	{r3, r4, r5, pc}
   52510:	ldr	r0, [r4, #4]
   52514:	ldr	r1, [pc, #228]	; 52600 <fputs@plt+0x4cfe8>
   52518:	add	r0, r0, #20
   5251c:	add	r1, pc, r1
   52520:	bl	74374 <fputs@plt+0x6ed5c>
   52524:	cmp	r0, #0
   52528:	poplt	{r3, r4, r5, pc}
   5252c:	ldr	r3, [r4, #4]
   52530:	cmp	r5, #0
   52534:	str	r5, [r4, #12]
   52538:	mov	r1, r4
   5253c:	add	r2, r4, #36	; 0x24
   52540:	ldr	r0, [r3, #20]
   52544:	beq	52554 <fputs@plt+0x4cf3c>
   52548:	bl	743f4 <fputs@plt+0x6eddc>
   5254c:	and	r0, r0, r0, asr #31
   52550:	pop	{r3, r4, r5, pc}
   52554:	bl	744b8 <fputs@plt+0x6eea0>
   52558:	mov	r0, r5
   5255c:	pop	{r3, r4, r5, pc}
   52560:	ldr	r0, [pc, #156]	; 52604 <fputs@plt+0x4cfec>
   52564:	movw	r2, #1703	; 0x6a7
   52568:	ldr	r1, [pc, #152]	; 52608 <fputs@plt+0x4cff0>
   5256c:	ldr	r3, [pc, #152]	; 5260c <fputs@plt+0x4cff4>
   52570:	add	r0, pc, r0
   52574:	add	r1, pc, r1
   52578:	add	r3, pc, r3
   5257c:	bl	76ea0 <fputs@plt+0x71888>
   52580:	mvn	r0, #9
   52584:	pop	{r3, r4, r5, pc}
   52588:	ldr	r0, [pc, #128]	; 52610 <fputs@plt+0x4cff8>
   5258c:	movw	r2, #1702	; 0x6a6
   52590:	ldr	r1, [pc, #124]	; 52614 <fputs@plt+0x4cffc>
   52594:	ldr	r3, [pc, #124]	; 52618 <fputs@plt+0x4d000>
   52598:	add	r0, pc, r0
   5259c:	add	r1, pc, r1
   525a0:	add	r3, pc, r3
   525a4:	bl	76ea0 <fputs@plt+0x71888>
   525a8:	mvn	r0, #115	; 0x73
   525ac:	pop	{r3, r4, r5, pc}
   525b0:	ldr	r0, [pc, #100]	; 5261c <fputs@plt+0x4d004>
   525b4:	movw	r2, #1701	; 0x6a5
   525b8:	ldr	r1, [pc, #96]	; 52620 <fputs@plt+0x4d008>
   525bc:	ldr	r3, [pc, #96]	; 52624 <fputs@plt+0x4d00c>
   525c0:	add	r0, pc, r0
   525c4:	add	r1, pc, r1
   525c8:	add	r3, pc, r3
   525cc:	bl	76ea0 <fputs@plt+0x71888>
   525d0:	mvn	r0, #32
   525d4:	pop	{r3, r4, r5, pc}
   525d8:	ldr	r0, [pc, #72]	; 52628 <fputs@plt+0x4d010>
   525dc:	movw	r2, #1700	; 0x6a4
   525e0:	ldr	r1, [pc, #68]	; 5262c <fputs@plt+0x4d014>
   525e4:	ldr	r3, [pc, #68]	; 52630 <fputs@plt+0x4d018>
   525e8:	add	r0, pc, r0
   525ec:	add	r1, pc, r1
   525f0:	add	r3, pc, r3
   525f4:	bl	76ea0 <fputs@plt+0x71888>
   525f8:	mvn	r0, #21
   525fc:	pop	{r3, r4, r5, pc}
   52600:			; <UNDEFINED> instruction: 0xffffdfb8
   52604:	andeq	ip, r3, r4, lsr #14
   52608:	andeq	ip, r3, ip, ror #2
   5260c:	andeq	ip, r3, r8, lsl #2
   52610:	andeq	ip, r3, r0, ror #14
   52614:	andeq	ip, r3, r4, asr #2
   52618:	andeq	ip, r3, r0, ror #1
   5261c:	muleq	r3, ip, r3
   52620:	andeq	ip, r3, ip, lsl r1
   52624:	strheq	ip, [r3], -r8
   52628:	andeq	r5, r3, r4, lsr #4
   5262c:	strdeq	ip, [r3], -r4
   52630:	muleq	r3, r0, r0
   52634:	push	{r4, r5, r6, r7, r8, lr}
   52638:	sub	sp, sp, #16
   5263c:	add	ip, sp, #16
   52640:	ldr	r8, [sp, #40]	; 0x28
   52644:	stmdb	ip, {r0, r1, r2, r3}
   52648:	cmp	r8, #0
   5264c:	subne	r5, sp, #1
   52650:	addne	r7, sp, #15
   52654:	movne	r4, r8
   52658:	beq	52698 <fputs@plt+0x4d080>
   5265c:	ldrb	r6, [r5, #1]!
   52660:	add	r4, r4, #2
   52664:	lsr	r0, r6, #4
   52668:	bl	67544 <fputs@plt+0x61f2c>
   5266c:	strb	r0, [r4, #-2]
   52670:	and	r0, r6, #15
   52674:	bl	67544 <fputs@plt+0x61f2c>
   52678:	cmp	r5, r7
   5267c:	strb	r0, [r4, #-1]
   52680:	bne	5265c <fputs@plt+0x4d044>
   52684:	mov	r3, #0
   52688:	strb	r3, [r8, #32]
   5268c:	mov	r0, r8
   52690:	add	sp, sp, #16
   52694:	pop	{r4, r5, r6, r7, r8, pc}
   52698:	ldr	r0, [pc, #28]	; 526bc <fputs@plt+0x4d0a4>
   5269c:	mov	r2, #33	; 0x21
   526a0:	ldr	r1, [pc, #24]	; 526c0 <fputs@plt+0x4d0a8>
   526a4:	ldr	r3, [pc, #24]	; 526c4 <fputs@plt+0x4d0ac>
   526a8:	add	r0, pc, r0
   526ac:	add	r1, pc, r1
   526b0:	add	r3, pc, r3
   526b4:	bl	76ea0 <fputs@plt+0x71888>
   526b8:	b	5268c <fputs@plt+0x4d074>
   526bc:	andeq	r5, r3, r4, ror #2
   526c0:	andeq	ip, r3, r0, lsl #19
   526c4:	andeq	ip, r3, r8, ror #18
   526c8:	ldr	r3, [pc, #344]	; 52828 <fputs@plt+0x4d210>
   526cc:	ldr	r2, [pc, #344]	; 5282c <fputs@plt+0x4d214>
   526d0:	add	r3, pc, r3
   526d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   526d8:	subs	r6, r0, #0
   526dc:	ldr	sl, [r3, r2]
   526e0:	sub	sp, sp, #28
   526e4:	mov	r9, r1
   526e8:	ldr	r3, [sl]
   526ec:	str	r3, [sp, #20]
   526f0:	beq	527fc <fputs@plt+0x4d1e4>
   526f4:	cmp	r1, #0
   526f8:	movne	r8, #0
   526fc:	movne	r4, r8
   52700:	movne	r5, r8
   52704:	bne	5274c <fputs@plt+0x4d134>
   52708:	b	527d4 <fputs@plt+0x4d1bc>
   5270c:	bl	6755c <fputs@plt+0x61f44>
   52710:	add	r7, r4, #1
   52714:	subs	fp, r0, #0
   52718:	blt	527b4 <fputs@plt+0x4d19c>
   5271c:	ldrb	r0, [r6, r7]
   52720:	add	r4, r4, #2
   52724:	bl	6755c <fputs@plt+0x61f44>
   52728:	cmp	r0, #0
   5272c:	blt	527b4 <fputs@plt+0x4d19c>
   52730:	add	r2, sp, #24
   52734:	orr	fp, r0, fp, lsl #4
   52738:	add	r3, r2, r5
   5273c:	add	r5, r5, #1
   52740:	cmp	r5, #15
   52744:	strb	fp, [r3, #-24]	; 0xffffffe8
   52748:	bhi	5278c <fputs@plt+0x4d174>
   5274c:	ldrb	r0, [r6, r4]
   52750:	cmp	r0, #45	; 0x2d
   52754:	bne	5270c <fputs@plt+0x4d0f4>
   52758:	cmp	r4, #8
   5275c:	beq	5277c <fputs@plt+0x4d164>
   52760:	cmp	r4, #18
   52764:	cmpne	r4, #13
   52768:	beq	52774 <fputs@plt+0x4d15c>
   5276c:	cmp	r4, #23
   52770:	bne	527b4 <fputs@plt+0x4d19c>
   52774:	cmp	r8, #0
   52778:	beq	527b4 <fputs@plt+0x4d19c>
   5277c:	cmp	r5, #15
   52780:	add	r4, r4, #1
   52784:	mov	r8, #1
   52788:	bls	5274c <fputs@plt+0x4d134>
   5278c:	cmp	r8, #0
   52790:	moveq	r8, #32
   52794:	movne	r8, #36	; 0x24
   52798:	cmp	r8, r4
   5279c:	bne	527b4 <fputs@plt+0x4d19c>
   527a0:	ldrb	ip, [r6, r4]
   527a4:	cmp	ip, #0
   527a8:	ldmeq	sp, {r0, r1, r2, r3}
   527ac:	stmeq	r9, {r0, r1, r2, r3}
   527b0:	beq	527b8 <fputs@plt+0x4d1a0>
   527b4:	mvn	ip, #21
   527b8:	ldr	r2, [sp, #20]
   527bc:	mov	r0, ip
   527c0:	ldr	r3, [sl]
   527c4:	cmp	r2, r3
   527c8:	bne	52824 <fputs@plt+0x4d20c>
   527cc:	add	sp, sp, #28
   527d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   527d4:	ldr	r0, [pc, #84]	; 52830 <fputs@plt+0x4d218>
   527d8:	mov	r2, #51	; 0x33
   527dc:	ldr	r1, [pc, #80]	; 52834 <fputs@plt+0x4d21c>
   527e0:	ldr	r3, [pc, #80]	; 52838 <fputs@plt+0x4d220>
   527e4:	add	r0, pc, r0
   527e8:	add	r1, pc, r1
   527ec:	add	r3, pc, r3
   527f0:	bl	76ea0 <fputs@plt+0x71888>
   527f4:	mvn	ip, #21
   527f8:	b	527b8 <fputs@plt+0x4d1a0>
   527fc:	ldr	r0, [pc, #56]	; 5283c <fputs@plt+0x4d224>
   52800:	mov	r2, #50	; 0x32
   52804:	ldr	r1, [pc, #52]	; 52840 <fputs@plt+0x4d228>
   52808:	ldr	r3, [pc, #52]	; 52844 <fputs@plt+0x4d22c>
   5280c:	add	r0, pc, r0
   52810:	add	r1, pc, r1
   52814:	add	r3, pc, r3
   52818:	bl	76ea0 <fputs@plt+0x71888>
   5281c:	mvn	ip, #21
   52820:	b	527b8 <fputs@plt+0x4d1a0>
   52824:	bl	524c <__stack_chk_fail@plt>
   52828:	andeq	lr, r5, r8, lsr #9
   5282c:	andeq	r0, r0, r0, asr #8
   52830:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   52834:	andeq	ip, r3, r4, asr #16
   52838:	muleq	r3, r4, r8
   5283c:	andeq	r5, r3, r0
   52840:	andeq	ip, r3, ip, lsl r8
   52844:	andeq	ip, r3, ip, ror #16
   52848:	ldr	r3, [pc, #424]	; 529f8 <fputs@plt+0x4d3e0>
   5284c:	ldr	r2, [pc, #424]	; 529fc <fputs@plt+0x4d3e4>
   52850:	add	r3, pc, r3
   52854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52858:	subs	r6, r0, #0
   5285c:	ldr	r8, [r3, r2]
   52860:	sub	sp, sp, #60	; 0x3c
   52864:	ldr	r3, [r8]
   52868:	str	r3, [sp, #52]	; 0x34
   5286c:	beq	529a8 <fputs@plt+0x4d390>
   52870:	ldr	r0, [pc, #392]	; 52a00 <fputs@plt+0x4d3e8>
   52874:	ldr	r9, [pc, #392]	; 52a04 <fputs@plt+0x4d3ec>
   52878:	add	r0, pc, r0
   5287c:	bl	521c <__tls_get_addr@plt>
   52880:	ldrb	r3, [r9, r0]
   52884:	cmp	r3, #0
   52888:	beq	528c8 <fputs@plt+0x4d2b0>
   5288c:	ldr	r3, [pc, #372]	; 52a08 <fputs@plt+0x4d3f0>
   52890:	mvn	fp, #0
   52894:	mov	r4, #0
   52898:	add	r2, r0, r3
   5289c:	ldm	r2, {r0, r1, r2, r3}
   528a0:	stm	r6, {r0, r1, r2, r3}
   528a4:	mov	r0, fp
   528a8:	bl	65fb8 <fputs@plt+0x609a0>
   528ac:	ldr	r2, [sp, #52]	; 0x34
   528b0:	ldr	r3, [r8]
   528b4:	mov	r0, r4
   528b8:	cmp	r2, r3
   528bc:	bne	529a4 <fputs@plt+0x4d38c>
   528c0:	add	sp, sp, #60	; 0x3c
   528c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   528c8:	ldr	r0, [pc, #316]	; 52a0c <fputs@plt+0x4d3f4>
   528cc:	mov	r1, #256	; 0x100
   528d0:	movt	r1, #8
   528d4:	add	r0, pc, r0
   528d8:	bl	50d8 <open64@plt>
   528dc:	subs	fp, r0, #0
   528e0:	blt	52984 <fputs@plt+0x4d36c>
   528e4:	add	r4, sp, #16
   528e8:	mov	r2, #33	; 0x21
   528ec:	mov	r3, #0
   528f0:	mov	r1, r4
   528f4:	bl	69a34 <fputs@plt+0x6441c>
   528f8:	cmp	r0, #0
   528fc:	blt	5299c <fputs@plt+0x4d384>
   52900:	cmp	r0, #33	; 0x21
   52904:	bne	52994 <fputs@plt+0x4d37c>
   52908:	ldrb	r3, [sp, #48]	; 0x30
   5290c:	cmp	r3, #10
   52910:	bne	52994 <fputs@plt+0x4d37c>
   52914:	sub	r7, sp, #1
   52918:	add	sl, sp, #48	; 0x30
   5291c:	ldrb	r0, [r4]
   52920:	bl	6755c <fputs@plt+0x61f44>
   52924:	mov	r5, r0
   52928:	ldrb	r0, [r4, #1]
   5292c:	bl	6755c <fputs@plt+0x61f44>
   52930:	lsr	r3, r5, #31
   52934:	orrs	r3, r3, r0, lsr #31
   52938:	bne	52994 <fputs@plt+0x4d37c>
   5293c:	add	r4, r4, #2
   52940:	orr	r5, r0, r5, lsl #4
   52944:	cmp	r4, sl
   52948:	strb	r5, [r7, #1]!
   5294c:	bne	5291c <fputs@plt+0x4d304>
   52950:	ldr	r0, [pc, #184]	; 52a10 <fputs@plt+0x4d3f8>
   52954:	mov	r4, r3
   52958:	ldr	r5, [pc, #168]	; 52a08 <fputs@plt+0x4d3f0>
   5295c:	add	r0, pc, r0
   52960:	bl	521c <__tls_get_addr@plt>
   52964:	mov	r3, #1
   52968:	mov	lr, r0
   5296c:	strb	r3, [r9, r0]
   52970:	ldm	sp, {r0, r1, r2, r3}
   52974:	add	lr, lr, r5
   52978:	stm	r6, {r0, r1, r2, r3}
   5297c:	stm	lr, {r0, r1, r2, r3}
   52980:	b	528a4 <fputs@plt+0x4d28c>
   52984:	bl	55b8 <__errno_location@plt>
   52988:	ldr	r4, [r0]
   5298c:	rsb	r4, r4, #0
   52990:	b	528a4 <fputs@plt+0x4d28c>
   52994:	mvn	r4, #4
   52998:	b	528a4 <fputs@plt+0x4d28c>
   5299c:	mov	r4, r0
   529a0:	b	528a4 <fputs@plt+0x4d28c>
   529a4:	bl	524c <__stack_chk_fail@plt>
   529a8:	ldr	r0, [pc, #100]	; 52a14 <fputs@plt+0x4d3fc>
   529ac:	mov	r2, #115	; 0x73
   529b0:	ldr	r1, [pc, #96]	; 52a18 <fputs@plt+0x4d400>
   529b4:	ldr	r3, [pc, #96]	; 52a1c <fputs@plt+0x4d404>
   529b8:	add	r0, pc, r0
   529bc:	add	r1, pc, r1
   529c0:	add	r3, pc, r3
   529c4:	bl	76ea0 <fputs@plt+0x71888>
   529c8:	mvn	fp, #0
   529cc:	mvn	r4, #21
   529d0:	b	528a4 <fputs@plt+0x4d28c>
   529d4:	mov	r4, r0
   529d8:	mov	r0, fp
   529dc:	bl	65fb8 <fputs@plt+0x609a0>
   529e0:	mov	r0, r4
   529e4:	bl	54f8 <_Unwind_Resume@plt>
   529e8:	mov	r4, r0
   529ec:	mvn	fp, #0
   529f0:	b	529d8 <fputs@plt+0x4d3c0>
   529f4:	b	529e8 <fputs@plt+0x4d3d0>
   529f8:	andeq	lr, r5, r8, lsr #6
   529fc:	andeq	r0, r0, r0, asr #8
   52a00:	andeq	lr, r5, ip, ror #13
   52a04:	andeq	r0, r0, r9
   52a08:	andeq	r0, r0, r0, lsl r0
   52a0c:	andeq	ip, r3, ip, ror r7
   52a10:	andeq	lr, r5, r8, lsl #12
   52a14:	andeq	r4, r3, r0, lsr #12
   52a18:	andeq	ip, r3, r0, ror r6
   52a1c:	ldrdeq	ip, [r3], -r8
   52a20:	ldr	r3, [pc, #472]	; 52c00 <fputs@plt+0x4d5e8>
   52a24:	ldr	r2, [pc, #472]	; 52c04 <fputs@plt+0x4d5ec>
   52a28:	add	r3, pc, r3
   52a2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52a30:	subs	r7, r0, #0
   52a34:	ldr	r2, [r3, r2]
   52a38:	sub	sp, sp, #68	; 0x44
   52a3c:	ldr	r3, [r2]
   52a40:	str	r2, [sp, #4]
   52a44:	str	r3, [sp, #60]	; 0x3c
   52a48:	beq	52bb0 <fputs@plt+0x4d598>
   52a4c:	ldr	r0, [pc, #436]	; 52c08 <fputs@plt+0x4d5f0>
   52a50:	ldr	r9, [pc, #436]	; 52c0c <fputs@plt+0x4d5f4>
   52a54:	add	r0, pc, r0
   52a58:	bl	521c <__tls_get_addr@plt>
   52a5c:	ldrb	r3, [r9, r0]
   52a60:	cmp	r3, #0
   52a64:	beq	52aa8 <fputs@plt+0x4d490>
   52a68:	ldr	r3, [pc, #416]	; 52c10 <fputs@plt+0x4d5f8>
   52a6c:	mvn	sl, #0
   52a70:	mov	r4, #0
   52a74:	add	r2, r0, r3
   52a78:	ldm	r2, {r0, r1, r2, r3}
   52a7c:	stm	r7, {r0, r1, r2, r3}
   52a80:	mov	r0, sl
   52a84:	bl	65fb8 <fputs@plt+0x609a0>
   52a88:	ldr	r1, [sp, #4]
   52a8c:	ldr	r2, [sp, #60]	; 0x3c
   52a90:	mov	r0, r4
   52a94:	ldr	r3, [r1]
   52a98:	cmp	r2, r3
   52a9c:	bne	52bac <fputs@plt+0x4d594>
   52aa0:	add	sp, sp, #68	; 0x44
   52aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52aa8:	ldr	r0, [pc, #356]	; 52c14 <fputs@plt+0x4d5fc>
   52aac:	mov	r1, #256	; 0x100
   52ab0:	movt	r1, #8
   52ab4:	add	r0, pc, r0
   52ab8:	bl	50d8 <open64@plt>
   52abc:	subs	sl, r0, #0
   52ac0:	blt	52b54 <fputs@plt+0x4d53c>
   52ac4:	add	r4, sp, #24
   52ac8:	mov	r2, #36	; 0x24
   52acc:	mov	r3, #0
   52ad0:	mov	r1, r4
   52ad4:	bl	69a34 <fputs@plt+0x6441c>
   52ad8:	cmp	r0, #0
   52adc:	blt	52ba4 <fputs@plt+0x4d58c>
   52ae0:	cmp	r0, #36	; 0x24
   52ae4:	bne	52b9c <fputs@plt+0x4d584>
   52ae8:	add	r8, sp, #59	; 0x3b
   52aec:	add	r5, sp, #7
   52af0:	add	fp, sp, #23
   52af4:	b	52b30 <fputs@plt+0x4d518>
   52af8:	bl	6755c <fputs@plt+0x61f44>
   52afc:	mov	r6, r0
   52b00:	ldrb	r0, [r4, #1]
   52b04:	bl	6755c <fputs@plt+0x61f44>
   52b08:	lsr	r3, r6, #31
   52b0c:	orrs	r3, r3, r0, lsr #31
   52b10:	bne	52b9c <fputs@plt+0x4d584>
   52b14:	orr	r6, r0, r6, lsl #4
   52b18:	strb	r6, [r5, #1]!
   52b1c:	cmp	r5, fp
   52b20:	add	r4, r4, #2
   52b24:	beq	52b64 <fputs@plt+0x4d54c>
   52b28:	cmp	r4, r8
   52b2c:	bcs	52b9c <fputs@plt+0x4d584>
   52b30:	ldrb	r0, [r4]
   52b34:	cmp	r0, #45	; 0x2d
   52b38:	bne	52af8 <fputs@plt+0x4d4e0>
   52b3c:	add	r3, r4, #1
   52b40:	cmp	r3, r8
   52b44:	bcs	52b9c <fputs@plt+0x4d584>
   52b48:	ldrb	r0, [r4, #1]
   52b4c:	mov	r4, r3
   52b50:	b	52af8 <fputs@plt+0x4d4e0>
   52b54:	bl	55b8 <__errno_location@plt>
   52b58:	ldr	r4, [r0]
   52b5c:	rsb	r4, r4, #0
   52b60:	b	52a80 <fputs@plt+0x4d468>
   52b64:	ldr	r0, [pc, #172]	; 52c18 <fputs@plt+0x4d600>
   52b68:	mov	r4, r3
   52b6c:	ldr	r5, [pc, #156]	; 52c10 <fputs@plt+0x4d5f8>
   52b70:	add	r0, pc, r0
   52b74:	bl	521c <__tls_get_addr@plt>
   52b78:	add	ip, sp, #8
   52b7c:	mov	r3, #1
   52b80:	mov	lr, r0
   52b84:	strb	r3, [r9, r0]
   52b88:	ldm	ip, {r0, r1, r2, r3}
   52b8c:	add	lr, lr, r5
   52b90:	stm	r7, {r0, r1, r2, r3}
   52b94:	stm	lr, {r0, r1, r2, r3}
   52b98:	b	52a80 <fputs@plt+0x4d468>
   52b9c:	mvn	r4, #4
   52ba0:	b	52a80 <fputs@plt+0x4d468>
   52ba4:	mov	r4, r0
   52ba8:	b	52a80 <fputs@plt+0x4d468>
   52bac:	bl	524c <__stack_chk_fail@plt>
   52bb0:	ldr	r0, [pc, #100]	; 52c1c <fputs@plt+0x4d604>
   52bb4:	mov	r2, #165	; 0xa5
   52bb8:	ldr	r1, [pc, #96]	; 52c20 <fputs@plt+0x4d608>
   52bbc:	ldr	r3, [pc, #96]	; 52c24 <fputs@plt+0x4d60c>
   52bc0:	add	r0, pc, r0
   52bc4:	add	r1, pc, r1
   52bc8:	add	r3, pc, r3
   52bcc:	bl	76ea0 <fputs@plt+0x71888>
   52bd0:	mvn	sl, #0
   52bd4:	mvn	r4, #21
   52bd8:	b	52a80 <fputs@plt+0x4d468>
   52bdc:	mov	r4, r0
   52be0:	mvn	sl, #0
   52be4:	mov	r0, sl
   52be8:	bl	65fb8 <fputs@plt+0x609a0>
   52bec:	mov	r0, r4
   52bf0:	bl	54f8 <_Unwind_Resume@plt>
   52bf4:	mov	r4, r0
   52bf8:	b	52be4 <fputs@plt+0x4d5cc>
   52bfc:	b	52bdc <fputs@plt+0x4d5c4>
   52c00:	andeq	lr, r5, r0, asr r1
   52c04:	andeq	r0, r0, r0, asr #8
   52c08:	andeq	lr, r5, r0, lsl r5
   52c0c:	andeq	r0, r0, r8
   52c10:	andeq	r0, r0, r0, lsr #32
   52c14:	andeq	ip, r3, ip, lsr #11
   52c18:	strdeq	lr, [r5], -r4
   52c1c:	andeq	r4, r3, r8, lsl r4
   52c20:	andeq	ip, r3, r8, ror #8
   52c24:	andeq	ip, r3, r8, lsr #8
   52c28:	ldr	r3, [pc, #204]	; 52cfc <fputs@plt+0x4d6e4>
   52c2c:	ldr	r2, [pc, #204]	; 52d00 <fputs@plt+0x4d6e8>
   52c30:	add	r3, pc, r3
   52c34:	push	{r4, r5, r6, r7, r8, lr}
   52c38:	subs	r5, r0, #0
   52c3c:	ldr	r6, [r3, r2]
   52c40:	sub	sp, sp, #56	; 0x38
   52c44:	ldr	r3, [r6]
   52c48:	str	r3, [sp, #52]	; 0x34
   52c4c:	beq	52cd4 <fputs@plt+0x4d6bc>
   52c50:	mov	r1, #16
   52c54:	mov	r0, sp
   52c58:	bl	69b44 <fputs@plt+0x6452c>
   52c5c:	cmp	r0, #0
   52c60:	movlt	r8, r0
   52c64:	blt	52cb4 <fputs@plt+0x4d69c>
   52c68:	ldm	sp, {r0, r1, r2, r3}
   52c6c:	add	ip, sp, #16
   52c70:	ldrb	r7, [sp, #6]
   52c74:	mov	r8, #0
   52c78:	ldrb	r4, [sp, #8]
   52c7c:	and	r7, r7, #15
   52c80:	and	r4, r4, #63	; 0x3f
   52c84:	orr	r7, r7, #64	; 0x40
   52c88:	stm	ip, {r0, r1, r2, r3}
   52c8c:	orr	r4, r4, #128	; 0x80
   52c90:	strb	r7, [sp, #22]
   52c94:	strb	r4, [sp, #24]
   52c98:	ldm	ip, {r0, r1, r2, r3}
   52c9c:	add	ip, sp, #32
   52ca0:	stm	ip, {r0, r1, r2, r3}
   52ca4:	strb	r7, [sp, #38]	; 0x26
   52ca8:	strb	r4, [sp, #40]	; 0x28
   52cac:	ldm	ip, {r0, r1, r2, r3}
   52cb0:	stm	r5, {r0, r1, r2, r3}
   52cb4:	mov	r0, r8
   52cb8:	ldr	r2, [sp, #52]	; 0x34
   52cbc:	ldr	r3, [r6]
   52cc0:	cmp	r2, r3
   52cc4:	bne	52cd0 <fputs@plt+0x4d6b8>
   52cc8:	add	sp, sp, #56	; 0x38
   52ccc:	pop	{r4, r5, r6, r7, r8, pc}
   52cd0:	bl	524c <__stack_chk_fail@plt>
   52cd4:	ldr	r0, [pc, #40]	; 52d04 <fputs@plt+0x4d6ec>
   52cd8:	mov	r2, #217	; 0xd9
   52cdc:	ldr	r1, [pc, #36]	; 52d08 <fputs@plt+0x4d6f0>
   52ce0:	mvn	r8, #21
   52ce4:	ldr	r3, [pc, #32]	; 52d0c <fputs@plt+0x4d6f4>
   52ce8:	add	r0, pc, r0
   52cec:	add	r1, pc, r1
   52cf0:	add	r3, pc, r3
   52cf4:	bl	76ea0 <fputs@plt+0x71888>
   52cf8:	b	52cb4 <fputs@plt+0x4d69c>
   52cfc:	andeq	sp, r5, r8, asr #30
   52d00:	andeq	r0, r0, r0, asr #8
   52d04:	strdeq	r4, [r3], -r0
   52d08:	andeq	ip, r3, r0, asr #6
   52d0c:	andeq	ip, r3, r4, lsl r3
   52d10:	ldr	r3, [pc, #416]	; 52eb8 <fputs@plt+0x4d8a0>
   52d14:	ldr	ip, [pc, #416]	; 52ebc <fputs@plt+0x4d8a4>
   52d18:	add	r3, pc, r3
   52d1c:	push	{r4, r5, r6, r7, r8, lr}
   52d20:	subs	r6, r0, #0
   52d24:	ldr	r4, [r3, ip]
   52d28:	sub	sp, sp, #128	; 0x80
   52d2c:	mov	r5, r1
   52d30:	mov	r7, r2
   52d34:	ldr	r3, [r4]
   52d38:	str	r3, [sp, #124]	; 0x7c
   52d3c:	blt	52e90 <fputs@plt+0x4d878>
   52d40:	cmp	r1, #0
   52d44:	blt	52e68 <fputs@plt+0x4d850>
   52d48:	mov	r0, #3
   52d4c:	mov	r1, r6
   52d50:	add	r2, sp, #16
   52d54:	bl	4dfc <__fxstat64@plt>
   52d58:	cmp	r0, #0
   52d5c:	blt	52de8 <fputs@plt+0x4d7d0>
   52d60:	ldr	r3, [sp, #32]
   52d64:	and	r3, r3, #61440	; 0xf000
   52d68:	cmp	r3, #49152	; 0xc000
   52d6c:	movne	r0, #0
   52d70:	beq	52d8c <fputs@plt+0x4d774>
   52d74:	ldr	r1, [sp, #124]	; 0x7c
   52d78:	ldr	r3, [r4]
   52d7c:	cmp	r1, r3
   52d80:	bne	52e64 <fputs@plt+0x4d84c>
   52d84:	add	sp, sp, #128	; 0x80
   52d88:	pop	{r4, r5, r6, r7, r8, pc}
   52d8c:	cmp	r5, #0
   52d90:	bne	52df8 <fputs@plt+0x4d7e0>
   52d94:	cmp	r7, #0
   52d98:	movlt	r0, #1
   52d9c:	blt	52d74 <fputs@plt+0x4d75c>
   52da0:	add	r3, sp, #12
   52da4:	mov	r0, r6
   52da8:	str	r3, [sp]
   52dac:	mov	r1, #1
   52db0:	mov	r2, #30
   52db4:	add	r3, sp, #8
   52db8:	mov	lr, #0
   52dbc:	mov	ip, #4
   52dc0:	str	lr, [sp, #8]
   52dc4:	str	ip, [sp, #12]
   52dc8:	bl	54d4 <getsockopt@plt>
   52dcc:	cmp	r0, #0
   52dd0:	blt	52de8 <fputs@plt+0x4d7d0>
   52dd4:	ldr	r3, [sp, #12]
   52dd8:	cmp	r3, #4
   52ddc:	beq	52e4c <fputs@plt+0x4d834>
   52de0:	mvn	r0, #21
   52de4:	b	52d74 <fputs@plt+0x4d75c>
   52de8:	bl	55b8 <__errno_location@plt>
   52dec:	ldr	r0, [r0]
   52df0:	rsb	r0, r0, #0
   52df4:	b	52d74 <fputs@plt+0x4d75c>
   52df8:	add	r3, sp, #12
   52dfc:	mov	r0, r6
   52e00:	str	r3, [sp]
   52e04:	mov	r1, #1
   52e08:	mov	r2, #3
   52e0c:	add	r3, sp, #8
   52e10:	mov	r8, #0
   52e14:	mov	ip, #4
   52e18:	str	r8, [sp, #8]
   52e1c:	str	ip, [sp, #12]
   52e20:	bl	54d4 <getsockopt@plt>
   52e24:	cmp	r0, r8
   52e28:	blt	52de8 <fputs@plt+0x4d7d0>
   52e2c:	ldr	r3, [sp, #12]
   52e30:	cmp	r3, #4
   52e34:	bne	52de0 <fputs@plt+0x4d7c8>
   52e38:	ldr	r3, [sp, #8]
   52e3c:	cmp	r5, r3
   52e40:	movne	r0, r8
   52e44:	bne	52d74 <fputs@plt+0x4d75c>
   52e48:	b	52d94 <fputs@plt+0x4d77c>
   52e4c:	ldr	r0, [sp, #8]
   52e50:	rsbs	r0, r0, #1
   52e54:	movcc	r0, #0
   52e58:	cmp	r7, #0
   52e5c:	eorne	r0, r0, #1
   52e60:	b	52d74 <fputs@plt+0x4d75c>
   52e64:	bl	524c <__stack_chk_fail@plt>
   52e68:	ldr	r0, [pc, #80]	; 52ec0 <fputs@plt+0x4d8a8>
   52e6c:	mov	r2, #163	; 0xa3
   52e70:	ldr	r1, [pc, #76]	; 52ec4 <fputs@plt+0x4d8ac>
   52e74:	ldr	r3, [pc, #76]	; 52ec8 <fputs@plt+0x4d8b0>
   52e78:	add	r0, pc, r0
   52e7c:	add	r1, pc, r1
   52e80:	add	r3, pc, r3
   52e84:	bl	76ea0 <fputs@plt+0x71888>
   52e88:	mvn	r0, #21
   52e8c:	b	52d74 <fputs@plt+0x4d75c>
   52e90:	ldr	r0, [pc, #52]	; 52ecc <fputs@plt+0x4d8b4>
   52e94:	mov	r2, #162	; 0xa2
   52e98:	ldr	r1, [pc, #48]	; 52ed0 <fputs@plt+0x4d8b8>
   52e9c:	ldr	r3, [pc, #48]	; 52ed4 <fputs@plt+0x4d8bc>
   52ea0:	add	r0, pc, r0
   52ea4:	add	r1, pc, r1
   52ea8:	add	r3, pc, r3
   52eac:	bl	76ea0 <fputs@plt+0x71888>
   52eb0:	mvn	r0, #21
   52eb4:	b	52d74 <fputs@plt+0x4d75c>
   52eb8:	andeq	sp, r5, r0, ror #28
   52ebc:	andeq	r0, r0, r0, asr #8
   52ec0:	andeq	fp, r3, r8, lsr #27
   52ec4:	andeq	ip, r3, r4, asr #4
   52ec8:	andeq	ip, r3, ip, lsr #6
   52ecc:			; <UNDEFINED> instruction: 0x0003bbb0
   52ed0:	andeq	ip, r3, ip, lsl r2
   52ed4:	andeq	ip, r3, r4, lsl #6
   52ed8:	ldr	ip, [pc, #288]	; 53000 <fputs@plt+0x4d9e8>
   52edc:	push	{r4, r5, r6, r7, r8, lr}
   52ee0:	add	ip, pc, ip
   52ee4:	ldr	lr, [pc, #280]	; 53004 <fputs@plt+0x4d9ec>
   52ee8:	sub	sp, sp, #136	; 0x88
   52eec:	subs	r6, r0, #0
   52ef0:	mov	r4, r1
   52ef4:	ldr	r5, [ip, lr]
   52ef8:	ldr	ip, [r5]
   52efc:	str	ip, [sp, #132]	; 0x84
   52f00:	blt	52fd8 <fputs@plt+0x4d9c0>
   52f04:	cmp	r1, #0
   52f08:	blt	52fb0 <fputs@plt+0x4d998>
   52f0c:	mov	r1, r2
   52f10:	mov	r2, r3
   52f14:	bl	52d10 <fputs@plt+0x4d6f8>
   52f18:	cmp	r0, #0
   52f1c:	ble	52f84 <fputs@plt+0x4d96c>
   52f20:	cmp	r4, #0
   52f24:	moveq	r0, #1
   52f28:	beq	52f84 <fputs@plt+0x4d96c>
   52f2c:	add	r8, sp, #4
   52f30:	mov	r7, #128	; 0x80
   52f34:	mov	r2, r7
   52f38:	mov	r1, #0
   52f3c:	mov	r0, r8
   52f40:	bl	4d54 <memset@plt>
   52f44:	add	r2, sp, #136	; 0x88
   52f48:	mov	r1, r8
   52f4c:	mov	r0, r6
   52f50:	str	r7, [r2, #-136]!	; 0xffffff78
   52f54:	mov	r2, sp
   52f58:	bl	4b2c <getsockname@plt>
   52f5c:	cmp	r0, #0
   52f60:	blt	52f9c <fputs@plt+0x4d984>
   52f64:	ldr	r3, [sp]
   52f68:	cmp	r3, #1
   52f6c:	mvnls	r0, #21
   52f70:	bls	52f84 <fputs@plt+0x4d96c>
   52f74:	ldrh	r0, [sp, #4]
   52f78:	subs	r3, r0, r4
   52f7c:	rsbs	r0, r3, #0
   52f80:	adcs	r0, r0, r3
   52f84:	ldr	r2, [sp, #132]	; 0x84
   52f88:	ldr	r3, [r5]
   52f8c:	cmp	r2, r3
   52f90:	bne	52fac <fputs@plt+0x4d994>
   52f94:	add	sp, sp, #136	; 0x88
   52f98:	pop	{r4, r5, r6, r7, r8, pc}
   52f9c:	bl	55b8 <__errno_location@plt>
   52fa0:	ldr	r0, [r0]
   52fa4:	rsb	r0, r0, #0
   52fa8:	b	52f84 <fputs@plt+0x4d96c>
   52fac:	bl	524c <__stack_chk_fail@plt>
   52fb0:	ldr	r0, [pc, #80]	; 53008 <fputs@plt+0x4d9f0>
   52fb4:	mov	r2, #206	; 0xce
   52fb8:	ldr	r1, [pc, #76]	; 5300c <fputs@plt+0x4d9f4>
   52fbc:	ldr	r3, [pc, #76]	; 53010 <fputs@plt+0x4d9f8>
   52fc0:	add	r0, pc, r0
   52fc4:	add	r1, pc, r1
   52fc8:	add	r3, pc, r3
   52fcc:	bl	76ea0 <fputs@plt+0x71888>
   52fd0:	mvn	r0, #21
   52fd4:	b	52f84 <fputs@plt+0x4d96c>
   52fd8:	ldr	r0, [pc, #52]	; 53014 <fputs@plt+0x4d9fc>
   52fdc:	mov	r2, #205	; 0xcd
   52fe0:	ldr	r1, [pc, #48]	; 53018 <fputs@plt+0x4da00>
   52fe4:	ldr	r3, [pc, #48]	; 5301c <fputs@plt+0x4da04>
   52fe8:	add	r0, pc, r0
   52fec:	add	r1, pc, r1
   52ff0:	add	r3, pc, r3
   52ff4:	bl	76ea0 <fputs@plt+0x71888>
   52ff8:	mvn	r0, #21
   52ffc:	b	52f84 <fputs@plt+0x4d96c>
   53000:	muleq	r5, r8, ip
   53004:	andeq	r0, r0, r0, asr #8
   53008:	andeq	ip, r3, r0, asr #2
   5300c:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   53010:	andeq	ip, r3, r8, ror #1
   53014:	andeq	fp, r3, r8, ror #20
   53018:	ldrdeq	ip, [r3], -r4
   5301c:	andeq	ip, r3, r0, asr #1
   53020:	ldr	r3, [pc, #104]	; 53090 <fputs@plt+0x4da78>
   53024:	mov	r0, #3
   53028:	ldr	ip, [pc, #100]	; 53094 <fputs@plt+0x4da7c>
   5302c:	add	r3, pc, r3
   53030:	ldr	r1, [pc, #96]	; 53098 <fputs@plt+0x4da80>
   53034:	push	{r4, lr}
   53038:	sub	sp, sp, #112	; 0x70
   5303c:	ldr	r4, [r3, ip]
   53040:	add	r1, pc, r1
   53044:	mov	r2, sp
   53048:	ldr	r3, [r4]
   5304c:	str	r3, [sp, #108]	; 0x6c
   53050:	bl	5408 <__lxstat64@plt>
   53054:	cmp	r0, #0
   53058:	movlt	r0, #0
   5305c:	blt	53074 <fputs@plt+0x4da5c>
   53060:	ldr	r0, [sp, #16]
   53064:	and	r0, r0, #61440	; 0xf000
   53068:	subs	r3, r0, #16384	; 0x4000
   5306c:	rsbs	r0, r3, #0
   53070:	adcs	r0, r0, r3
   53074:	ldr	r2, [sp, #108]	; 0x6c
   53078:	ldr	r3, [r4]
   5307c:	cmp	r2, r3
   53080:	bne	5308c <fputs@plt+0x4da74>
   53084:	add	sp, sp, #112	; 0x70
   53088:	pop	{r4, pc}
   5308c:	bl	524c <__stack_chk_fail@plt>
   53090:	andeq	sp, r5, ip, asr #22
   53094:	andeq	r0, r0, r0, asr #8
   53098:	andeq	sp, r2, r0, ror ip
   5309c:	cmp	r0, #0
   530a0:	push	{r3, lr}
   530a4:	blt	530b8 <fputs@plt+0x4daa0>
   530a8:	cmp	r1, #0
   530ac:	beq	530e0 <fputs@plt+0x4dac8>
   530b0:	pop	{r3, lr}
   530b4:	b	7a810 <fputs@plt+0x751f8>
   530b8:	ldr	r0, [pc, #68]	; 53104 <fputs@plt+0x4daec>
   530bc:	mov	r2, #38	; 0x26
   530c0:	ldr	r1, [pc, #64]	; 53108 <fputs@plt+0x4daf0>
   530c4:	ldr	r3, [pc, #64]	; 5310c <fputs@plt+0x4daf4>
   530c8:	add	r0, pc, r0
   530cc:	add	r1, pc, r1
   530d0:	add	r3, pc, r3
   530d4:	bl	76ea0 <fputs@plt+0x71888>
   530d8:	mvn	r0, #21
   530dc:	pop	{r3, pc}
   530e0:	ldr	r0, [pc, #40]	; 53110 <fputs@plt+0x4daf8>
   530e4:	mov	r2, #39	; 0x27
   530e8:	ldr	r1, [pc, #36]	; 53114 <fputs@plt+0x4dafc>
   530ec:	ldr	r3, [pc, #36]	; 53118 <fputs@plt+0x4db00>
   530f0:	add	r0, pc, r0
   530f4:	add	r1, pc, r1
   530f8:	add	r3, pc, r3
   530fc:	bl	76ea0 <fputs@plt+0x71888>
   53100:	b	530d8 <fputs@plt+0x4dac0>
   53104:	andeq	r9, r3, ip, lsr #1
   53108:	andeq	ip, r3, r0, lsl r1
   5310c:	andeq	ip, r3, r4, asr #6
   53110:	andeq	r5, r3, r8, asr #16
   53114:	andeq	ip, r3, r8, ror #1
   53118:	andeq	ip, r3, ip, lsl r3
   5311c:	ldr	r3, [pc, #260]	; 53228 <fputs@plt+0x4dc10>
   53120:	ldr	r2, [pc, #260]	; 5322c <fputs@plt+0x4dc14>
   53124:	add	r3, pc, r3
   53128:	push	{r4, r5, r6, lr}
   5312c:	subs	r6, r1, #0
   53130:	ldr	r4, [r3, r2]
   53134:	sub	sp, sp, #8
   53138:	mov	r5, r0
   5313c:	ldr	r3, [r4]
   53140:	str	r3, [sp, #4]
   53144:	beq	531f4 <fputs@plt+0x4dbdc>
   53148:	cmp	r0, #0
   5314c:	beq	53198 <fputs@plt+0x4db80>
   53150:	bl	7e85c <fputs@plt+0x79244>
   53154:	cmp	r0, #0
   53158:	beq	531d0 <fputs@plt+0x4dbb8>
   5315c:	ldr	r0, [pc, #204]	; 53230 <fputs@plt+0x4dc18>
   53160:	mov	r1, r5
   53164:	add	r0, pc, r0
   53168:	bl	66c68 <fputs@plt+0x61650>
   5316c:	mov	r5, r0
   53170:	cmp	r5, #0
   53174:	beq	531e8 <fputs@plt+0x4dbd0>
   53178:	mov	r0, #0
   5317c:	str	r5, [r6]
   53180:	ldr	r2, [sp, #4]
   53184:	ldr	r3, [r4]
   53188:	cmp	r2, r3
   5318c:	bne	531f0 <fputs@plt+0x4dbd8>
   53190:	add	sp, sp, #8
   53194:	pop	{r4, r5, r6, pc}
   53198:	add	r1, sp, #8
   5319c:	str	r0, [r1, #-8]!
   531a0:	mov	r1, sp
   531a4:	bl	5309c <fputs@plt+0x4da84>
   531a8:	subs	r5, r0, #0
   531ac:	blt	531d8 <fputs@plt+0x4dbc0>
   531b0:	ldr	r0, [pc, #124]	; 53234 <fputs@plt+0x4dc1c>
   531b4:	ldr	r1, [sp]
   531b8:	add	r0, pc, r0
   531bc:	bl	66c68 <fputs@plt+0x61650>
   531c0:	mov	r5, r0
   531c4:	ldr	r0, [sp]
   531c8:	bl	4e5c <free@plt>
   531cc:	b	53170 <fputs@plt+0x4db58>
   531d0:	mvn	r0, #21
   531d4:	b	53180 <fputs@plt+0x4db68>
   531d8:	ldr	r0, [sp]
   531dc:	bl	4e5c <free@plt>
   531e0:	mov	r0, r5
   531e4:	b	53180 <fputs@plt+0x4db68>
   531e8:	mvn	r0, #11
   531ec:	b	53180 <fputs@plt+0x4db68>
   531f0:	bl	524c <__stack_chk_fail@plt>
   531f4:	ldr	r0, [pc, #60]	; 53238 <fputs@plt+0x4dc20>
   531f8:	movw	r2, #327	; 0x147
   531fc:	ldr	r1, [pc, #56]	; 5323c <fputs@plt+0x4dc24>
   53200:	ldr	r3, [pc, #56]	; 53240 <fputs@plt+0x4dc28>
   53204:	add	r0, pc, r0
   53208:	add	r1, pc, r1
   5320c:	add	r3, pc, r3
   53210:	bl	76bb0 <fputs@plt+0x71598>
   53214:	mov	r4, r0
   53218:	ldr	r0, [sp]
   5321c:	bl	4e5c <free@plt>
   53220:	mov	r0, r4
   53224:	bl	54f8 <_Unwind_Resume@plt>
   53228:	andeq	sp, r5, r4, asr sl
   5322c:	andeq	r0, r0, r0, asr #8
   53230:	strheq	ip, [r3], -r8
   53234:	andeq	ip, r3, r4, rrx
   53238:	muleq	r3, r4, r7
   5323c:	ldrdeq	fp, [r3], -r4
   53240:	andeq	ip, r3, ip, lsl r2
   53244:	ldr	ip, [pc, #288]	; 5336c <fputs@plt+0x4dd54>
   53248:	mov	r3, #0
   5324c:	push	{r4, r5, r6, lr}
   53250:	add	ip, pc, ip
   53254:	ldr	lr, [pc, #276]	; 53370 <fputs@plt+0x4dd58>
   53258:	sub	sp, sp, #24
   5325c:	subs	r6, r2, #0
   53260:	mov	r5, r1
   53264:	ldr	r4, [ip, lr]
   53268:	str	r3, [sp, #12]
   5326c:	str	r3, [sp, #16]
   53270:	ldr	r3, [r4]
   53274:	str	r3, [sp, #20]
   53278:	beq	53324 <fputs@plt+0x4dd0c>
   5327c:	add	r1, sp, #12
   53280:	bl	5311c <fputs@plt+0x4db04>
   53284:	cmp	r0, #0
   53288:	blt	53314 <fputs@plt+0x4dcfc>
   5328c:	ldr	r1, [pc, #224]	; 53374 <fputs@plt+0x4dd5c>
   53290:	mov	r3, #0
   53294:	ldr	r0, [sp, #12]
   53298:	mov	r2, r5
   5329c:	str	r3, [sp]
   532a0:	add	r1, pc, r1
   532a4:	add	r3, sp, #16
   532a8:	bl	7d9e4 <fputs@plt+0x783cc>
   532ac:	cmp	r0, #0
   532b0:	blt	53314 <fputs@plt+0x4dcfc>
   532b4:	ldr	r3, [sp, #16]
   532b8:	cmp	r3, #0
   532bc:	beq	53308 <fputs@plt+0x4dcf0>
   532c0:	ldrb	r2, [r3]
   532c4:	cmp	r2, #0
   532c8:	beq	53308 <fputs@plt+0x4dcf0>
   532cc:	mov	r2, #0
   532d0:	str	r3, [r6]
   532d4:	mov	r0, r2
   532d8:	mov	r5, r2
   532dc:	str	r2, [sp, #16]
   532e0:	bl	4e5c <free@plt>
   532e4:	ldr	r0, [sp, #12]
   532e8:	bl	4e5c <free@plt>
   532ec:	ldr	r2, [sp, #20]
   532f0:	ldr	r3, [r4]
   532f4:	mov	r0, r5
   532f8:	cmp	r2, r3
   532fc:	bne	53320 <fputs@plt+0x4dd08>
   53300:	add	sp, sp, #24
   53304:	pop	{r4, r5, r6, pc}
   53308:	mov	r0, r3
   5330c:	mvn	r5, #1
   53310:	b	532e0 <fputs@plt+0x4dcc8>
   53314:	mov	r5, r0
   53318:	ldr	r0, [sp, #16]
   5331c:	b	532e0 <fputs@plt+0x4dcc8>
   53320:	bl	524c <__stack_chk_fail@plt>
   53324:	ldr	r0, [pc, #76]	; 53378 <fputs@plt+0x4dd60>
   53328:	movw	r2, #433	; 0x1b1
   5332c:	ldr	r1, [pc, #72]	; 5337c <fputs@plt+0x4dd64>
   53330:	ldr	r3, [pc, #72]	; 53380 <fputs@plt+0x4dd68>
   53334:	add	r0, pc, r0
   53338:	add	r1, pc, r1
   5333c:	add	r3, pc, r3
   53340:	bl	76ea0 <fputs@plt+0x71888>
   53344:	ldr	r0, [sp, #16]
   53348:	mvn	r5, #21
   5334c:	b	532e0 <fputs@plt+0x4dcc8>
   53350:	mov	r4, r0
   53354:	ldr	r0, [sp, #16]
   53358:	bl	4e5c <free@plt>
   5335c:	ldr	r0, [sp, #12]
   53360:	bl	4e5c <free@plt>
   53364:	mov	r0, r4
   53368:	bl	54f8 <_Unwind_Resume@plt>
   5336c:	andeq	sp, r5, r8, lsr #18
   53370:	andeq	r0, r0, r0, asr #8
   53374:	andeq	fp, r3, r8, ror pc
   53378:	andeq	r4, r3, r8, asr fp
   5337c:	andeq	fp, r3, r4, lsr #29
   53380:	muleq	r3, r8, r0
   53384:	ldr	r2, [pc, #256]	; 5348c <fputs@plt+0x4de74>
   53388:	mov	r3, #0
   5338c:	ldr	ip, [pc, #252]	; 53490 <fputs@plt+0x4de78>
   53390:	add	r2, pc, r2
   53394:	push	{r4, r5, r6, lr}
   53398:	sub	sp, sp, #24
   5339c:	ldr	r4, [r2, ip]
   533a0:	subs	r6, r1, #0
   533a4:	str	r3, [sp, #12]
   533a8:	str	r3, [sp, #16]
   533ac:	ldr	r3, [r4]
   533b0:	str	r3, [sp, #20]
   533b4:	beq	53444 <fputs@plt+0x4de2c>
   533b8:	add	r1, sp, #12
   533bc:	bl	5311c <fputs@plt+0x4db04>
   533c0:	cmp	r0, #0
   533c4:	blt	53408 <fputs@plt+0x4ddf0>
   533c8:	mov	r2, #0
   533cc:	ldr	r1, [pc, #192]	; 53494 <fputs@plt+0x4de7c>
   533d0:	str	r2, [sp]
   533d4:	add	r3, sp, #16
   533d8:	ldr	r2, [pc, #184]	; 53498 <fputs@plt+0x4de80>
   533dc:	add	r1, pc, r1
   533e0:	ldr	r0, [sp, #12]
   533e4:	add	r2, pc, r2
   533e8:	bl	7d9e4 <fputs@plt+0x783cc>
   533ec:	cmp	r0, #0
   533f0:	blt	53408 <fputs@plt+0x4ddf0>
   533f4:	ldr	r0, [sp, #16]
   533f8:	cmp	r0, #0
   533fc:	beq	53438 <fputs@plt+0x4de20>
   53400:	mov	r1, r6
   53404:	bl	66450 <fputs@plt+0x60e38>
   53408:	mov	r5, r0
   5340c:	ldr	r0, [sp, #16]
   53410:	bl	4e5c <free@plt>
   53414:	ldr	r0, [sp, #12]
   53418:	bl	4e5c <free@plt>
   5341c:	ldr	r2, [sp, #20]
   53420:	ldr	r3, [r4]
   53424:	mov	r0, r5
   53428:	cmp	r2, r3
   5342c:	bne	53440 <fputs@plt+0x4de28>
   53430:	add	sp, sp, #24
   53434:	pop	{r4, r5, r6, pc}
   53438:	mvn	r5, #4
   5343c:	b	53410 <fputs@plt+0x4ddf8>
   53440:	bl	524c <__stack_chk_fail@plt>
   53444:	ldr	r0, [pc, #80]	; 5349c <fputs@plt+0x4de84>
   53448:	movw	r2, #413	; 0x19d
   5344c:	ldr	r1, [pc, #76]	; 534a0 <fputs@plt+0x4de88>
   53450:	ldr	r3, [pc, #76]	; 534a4 <fputs@plt+0x4de8c>
   53454:	add	r0, pc, r0
   53458:	add	r1, pc, r1
   5345c:	add	r3, pc, r3
   53460:	bl	76ea0 <fputs@plt+0x71888>
   53464:	ldr	r0, [sp, #16]
   53468:	mvn	r5, #21
   5346c:	b	53410 <fputs@plt+0x4ddf8>
   53470:	mov	r4, r0
   53474:	ldr	r0, [sp, #16]
   53478:	bl	4e5c <free@plt>
   5347c:	ldr	r0, [sp, #12]
   53480:	bl	4e5c <free@plt>
   53484:	mov	r0, r4
   53488:	bl	54f8 <_Unwind_Resume@plt>
   5348c:	andeq	sp, r5, r8, ror #15
   53490:	andeq	r0, r0, r0, asr #8
   53494:	andeq	fp, r3, ip, lsr lr
   53498:	andeq	fp, r3, ip, ror #29
   5349c:	andeq	r0, r4, r0, ror r4
   534a0:	andeq	fp, r3, r4, lsl #27
   534a4:	andeq	fp, r3, r4, lsr #31
   534a8:	mov	r2, r1
   534ac:	ldr	r1, [pc, #4]	; 534b8 <fputs@plt+0x4dea0>
   534b0:	add	r1, pc, r1
   534b4:	b	53244 <fputs@plt+0x4dc2c>
   534b8:	andeq	fp, r3, r4, lsr #28
   534bc:	mov	r2, r1
   534c0:	ldr	r1, [pc, #4]	; 534cc <fputs@plt+0x4deb4>
   534c4:	add	r1, pc, r1
   534c8:	b	53244 <fputs@plt+0x4dc2c>
   534cc:	andeq	fp, r3, ip, lsl #29
   534d0:	mov	r2, r1
   534d4:	ldr	r1, [pc, #4]	; 534e0 <fputs@plt+0x4dec8>
   534d8:	add	r1, pc, r1
   534dc:	b	53244 <fputs@plt+0x4dc2c>
   534e0:	andeq	fp, r3, r8, lsl lr
   534e4:	mov	r2, r1
   534e8:	ldr	r1, [pc, #4]	; 534f4 <fputs@plt+0x4dedc>
   534ec:	add	r1, pc, r1
   534f0:	b	53244 <fputs@plt+0x4dc2c>
   534f4:	strdeq	r0, [r4], -r4
   534f8:	mov	r2, r1
   534fc:	ldr	r1, [pc, #4]	; 53508 <fputs@plt+0x4def0>
   53500:	add	r1, pc, r1
   53504:	b	53244 <fputs@plt+0x4dc2c>
   53508:	strdeq	fp, [r3], -r8
   5350c:	mov	r1, r0
   53510:	ldr	r0, [pc, #4]	; 5351c <fputs@plt+0x4df04>
   53514:	add	r0, pc, r0
   53518:	b	6c430 <fputs@plt+0x66e18>
   5351c:	andeq	fp, r3, r8, lsl #26
   53520:	ldr	r3, [pc, #280]	; 53640 <fputs@plt+0x4e028>
   53524:	ldr	r2, [pc, #280]	; 53644 <fputs@plt+0x4e02c>
   53528:	add	r3, pc, r3
   5352c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   53530:	subs	sl, r0, #0
   53534:	ldr	r9, [r3, r2]
   53538:	sub	sp, sp, #8
   5353c:	mov	r5, #0
   53540:	str	r5, [sp]
   53544:	ldr	r3, [r9]
   53548:	str	r3, [sp, #4]
   5354c:	beq	53618 <fputs@plt+0x4e000>
   53550:	ldr	r0, [pc, #240]	; 53648 <fputs@plt+0x4e030>
   53554:	mov	r1, sp
   53558:	add	r0, pc, r0
   5355c:	bl	6c430 <fputs@plt+0x66e18>
   53560:	subs	r8, r0, #0
   53564:	movlt	r0, r8
   53568:	blt	535f4 <fputs@plt+0x4dfdc>
   5356c:	ldr	r6, [sp]
   53570:	cmp	r6, #0
   53574:	beq	535ec <fputs@plt+0x4dfd4>
   53578:	ldr	r4, [r6]
   5357c:	cmp	r4, #0
   53580:	beq	5360c <fputs@plt+0x4dff4>
   53584:	ldr	r7, [pc, #192]	; 5364c <fputs@plt+0x4e034>
   53588:	mov	r8, r5
   5358c:	mov	r5, r6
   53590:	add	r7, pc, r7
   53594:	b	535ac <fputs@plt+0x4df94>
   53598:	mov	r0, r4
   5359c:	bl	4e5c <free@plt>
   535a0:	ldr	r4, [r5, #4]!
   535a4:	cmp	r4, #0
   535a8:	beq	535e0 <fputs@plt+0x4dfc8>
   535ac:	mov	r0, r4
   535b0:	mov	r1, r7
   535b4:	mov	r2, #5
   535b8:	bl	5468 <strncmp@plt>
   535bc:	cmp	r0, #0
   535c0:	bne	535cc <fputs@plt+0x4dfb4>
   535c4:	cmn	r4, #5
   535c8:	bne	53598 <fputs@plt+0x4df80>
   535cc:	str	r4, [r6], #4
   535d0:	add	r8, r8, #1
   535d4:	ldr	r4, [r5, #4]!
   535d8:	cmp	r4, #0
   535dc:	bne	535ac <fputs@plt+0x4df94>
   535e0:	mov	r3, #0
   535e4:	str	r3, [r6]
   535e8:	ldr	r6, [sp]
   535ec:	mov	r0, r8
   535f0:	str	r6, [sl]
   535f4:	ldr	r2, [sp, #4]
   535f8:	ldr	r3, [r9]
   535fc:	cmp	r2, r3
   53600:	bne	53614 <fputs@plt+0x4dffc>
   53604:	add	sp, sp, #8
   53608:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5360c:	mov	r8, r4
   53610:	b	535e0 <fputs@plt+0x4dfc8>
   53614:	bl	524c <__stack_chk_fail@plt>
   53618:	ldr	r0, [pc, #48]	; 53650 <fputs@plt+0x4e038>
   5361c:	movw	r2, #759	; 0x2f7
   53620:	ldr	r1, [pc, #44]	; 53654 <fputs@plt+0x4e03c>
   53624:	ldr	r3, [pc, #44]	; 53658 <fputs@plt+0x4e040>
   53628:	add	r0, pc, r0
   5362c:	add	r1, pc, r1
   53630:	add	r3, pc, r3
   53634:	bl	76ea0 <fputs@plt+0x71888>
   53638:	mvn	r0, #21
   5363c:	b	535f4 <fputs@plt+0x4dfdc>
   53640:	andeq	sp, r5, r0, asr r6
   53644:	andeq	r0, r0, r0, asr #8
   53648:	andeq	fp, r3, r0, asr #28
   5364c:	andeq	fp, r3, r0, lsr #28
   53650:	andeq	fp, r3, r4, ror #26
   53654:			; <UNDEFINED> instruction: 0x0003bbb0
   53658:	muleq	r3, r4, fp
   5365c:	ldr	r3, [pc, #408]	; 537fc <fputs@plt+0x4e1e4>
   53660:	mov	r2, #0
   53664:	push	{r4, r5, r6, r7, r8, fp, lr}
   53668:	mov	r7, r1
   5366c:	add	fp, sp, #24
   53670:	ldr	r1, [pc, #392]	; 53800 <fputs@plt+0x4e1e8>
   53674:	sub	sp, sp, #28
   53678:	add	r3, pc, r3
   5367c:	mov	r4, r0
   53680:	ldr	r6, [r3, r1]
   53684:	str	r2, [fp, #-44]	; 0xffffffd4
   53688:	ldr	r3, [r6]
   5368c:	str	r3, [fp, #-32]	; 0xffffffe0
   53690:	bl	69444 <fputs@plt+0x63e2c>
   53694:	cmp	r0, #0
   53698:	beq	53798 <fputs@plt+0x4e180>
   5369c:	cmp	r7, #0
   536a0:	beq	537c4 <fputs@plt+0x4e1ac>
   536a4:	cmp	r4, #0
   536a8:	str	r4, [fp, #-36]	; 0xffffffdc
   536ac:	beq	5378c <fputs@plt+0x4e174>
   536b0:	mov	r0, r4
   536b4:	bl	4fc4 <strlen@plt>
   536b8:	add	r0, r0, #23
   536bc:	ldr	lr, [pc, #320]	; 53804 <fputs@plt+0x4e1ec>
   536c0:	add	r3, r0, #14
   536c4:	bic	r3, r3, #7
   536c8:	ldr	r8, [fp, #-36]	; 0xffffffdc
   536cc:	add	lr, pc, lr
   536d0:	sub	sp, sp, r3
   536d4:	add	r4, sp, #8
   536d8:	cmp	r8, #0
   536dc:	ldm	lr!, {r0, r1, r2, r3}
   536e0:	mov	ip, r4
   536e4:	add	r5, r4, #22
   536e8:	stmia	ip!, {r0, r1, r2, r3}
   536ec:	ldm	lr, {r0, r1}
   536f0:	lsr	r3, r1, #16
   536f4:	str	r0, [ip], #4
   536f8:	strh	r1, [ip], #2
   536fc:	strb	r3, [ip]
   53700:	beq	53714 <fputs@plt+0x4e0fc>
   53704:	mov	r0, r5
   53708:	mov	r1, r8
   5370c:	bl	4d3c <stpcpy@plt>
   53710:	mov	r5, r0
   53714:	ldr	r1, [pc, #236]	; 53808 <fputs@plt+0x4e1f0>
   53718:	mov	ip, #0
   5371c:	ldr	r2, [pc, #232]	; 5380c <fputs@plt+0x4e1f4>
   53720:	mov	r0, r4
   53724:	strb	ip, [r5]
   53728:	add	r1, pc, r1
   5372c:	sub	r3, fp, #44	; 0x2c
   53730:	add	r2, pc, r2
   53734:	str	ip, [sp]
   53738:	bl	7d9e4 <fputs@plt+0x783cc>
   5373c:	cmp	r0, #0
   53740:	blt	53780 <fputs@plt+0x4e168>
   53744:	ldr	r2, [fp, #-44]	; 0xffffffd4
   53748:	cmp	r2, #0
   5374c:	strne	r2, [r7]
   53750:	movne	r0, #0
   53754:	moveq	r0, r2
   53758:	movne	r4, r0
   5375c:	mvneq	r4, #4
   53760:	bl	4e5c <free@plt>
   53764:	ldr	r2, [fp, #-32]	; 0xffffffe0
   53768:	ldr	r3, [r6]
   5376c:	mov	r0, r4
   53770:	cmp	r2, r3
   53774:	bne	53794 <fputs@plt+0x4e17c>
   53778:	sub	sp, fp, #24
   5377c:	pop	{r4, r5, r6, r7, r8, fp, pc}
   53780:	mov	r4, r0
   53784:	ldr	r0, [fp, #-44]	; 0xffffffd4
   53788:	b	53760 <fputs@plt+0x4e148>
   5378c:	mov	r0, #23
   53790:	b	536bc <fputs@plt+0x4e0a4>
   53794:	bl	524c <__stack_chk_fail@plt>
   53798:	ldr	r0, [pc, #112]	; 53810 <fputs@plt+0x4e1f8>
   5379c:	movw	r2, #791	; 0x317
   537a0:	ldr	r1, [pc, #108]	; 53814 <fputs@plt+0x4e1fc>
   537a4:	ldr	r3, [pc, #108]	; 53818 <fputs@plt+0x4e200>
   537a8:	add	r0, pc, r0
   537ac:	add	r1, pc, r1
   537b0:	add	r3, pc, r3
   537b4:	bl	76ea0 <fputs@plt+0x71888>
   537b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   537bc:	mvn	r4, #21
   537c0:	b	53760 <fputs@plt+0x4e148>
   537c4:	ldr	r0, [pc, #80]	; 5381c <fputs@plt+0x4e204>
   537c8:	mov	r2, #792	; 0x318
   537cc:	ldr	r1, [pc, #76]	; 53820 <fputs@plt+0x4e208>
   537d0:	ldr	r3, [pc, #76]	; 53824 <fputs@plt+0x4e20c>
   537d4:	add	r0, pc, r0
   537d8:	add	r1, pc, r1
   537dc:	add	r3, pc, r3
   537e0:	bl	76ea0 <fputs@plt+0x71888>
   537e4:	b	537b8 <fputs@plt+0x4e1a0>
   537e8:	mov	r4, r0
   537ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   537f0:	bl	4e5c <free@plt>
   537f4:	mov	r0, r4
   537f8:	bl	54f8 <_Unwind_Resume@plt>
   537fc:	andeq	sp, r5, r0, lsl #10
   53800:	andeq	r0, r0, r0, asr #8
   53804:	andeq	fp, r3, ip, asr #25
   53808:	strdeq	fp, [r3], -r0
   5380c:	andeq	fp, r3, r8, asr #23
   53810:	andeq	r5, r3, r0, asr r0
   53814:	andeq	fp, r3, r0, lsr sl
   53818:	andeq	fp, r3, r8, lsr ip
   5381c:	andeq	fp, r3, r4, ror #23
   53820:	andeq	fp, r3, r4, lsl #20
   53824:	andeq	fp, r3, ip, lsl #24
   53828:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5382c:	mov	r6, #1
   53830:	ldrd	r4, [sp, #32]
   53834:	mov	r7, #0
   53838:	mov	r8, r1
   5383c:	mov	r9, r0
   53840:	and	r6, r6, r4
   53844:	and	r7, r7, r5
   53848:	orrs	r1, r6, r7
   5384c:	mov	sl, r2
   53850:	bne	5391c <fputs@plt+0x4e304>
   53854:	cmp	sl, #77	; 0x4d
   53858:	beq	5393c <fputs@plt+0x4e324>
   5385c:	subs	r3, sl, #87	; 0x57
   53860:	rsbs	r6, r3, #0
   53864:	adcs	r6, r6, r3
   53868:	cmp	sl, #80	; 0x50
   5386c:	movne	r3, r6
   53870:	orreq	r3, r6, #1
   53874:	cmp	r3, #0
   53878:	moveq	r6, r3
   5387c:	beq	538c8 <fputs@plt+0x4e2b0>
   53880:	mov	r0, #16
   53884:	mov	r1, #0
   53888:	and	r0, r0, r4
   5388c:	and	r1, r1, r5
   53890:	orrs	r3, r0, r1
   53894:	bne	5395c <fputs@plt+0x4e344>
   53898:	mov	r2, #64	; 0x40
   5389c:	mov	r3, #0
   538a0:	and	r2, r2, r4
   538a4:	and	r3, r3, r5
   538a8:	orrs	r1, r2, r3
   538ac:	bne	539b0 <fputs@plt+0x4e398>
   538b0:	mov	r2, #32
   538b4:	mov	r3, #0
   538b8:	and	r2, r2, r4
   538bc:	and	r3, r3, r5
   538c0:	orrs	r1, r2, r3
   538c4:	beq	53994 <fputs@plt+0x4e37c>
   538c8:	ldrb	r3, [r8]
   538cc:	cmp	r3, #0
   538d0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   538d4:	cmp	sl, #77	; 0x4d
   538d8:	movne	sl, r6
   538dc:	orreq	sl, r6, #1
   538e0:	cmp	sl, #0
   538e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   538e8:	mov	r3, #0
   538ec:	mov	r2, #4
   538f0:	and	r5, r5, r3
   538f4:	and	r4, r4, r2
   538f8:	orrs	r3, r4, r5
   538fc:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   53900:	ldr	r0, [pc, #196]	; 539cc <fputs@plt+0x4e3b4>
   53904:	mov	r1, #1
   53908:	ldr	r3, [r9]
   5390c:	mov	r2, #73	; 0x49
   53910:	add	r0, pc, r0
   53914:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   53918:	b	51bc <fwrite@plt>
   5391c:	ldr	r0, [pc, #172]	; 539d0 <fputs@plt+0x4e3b8>
   53920:	mov	r1, #1
   53924:	mov	r2, #69	; 0x45
   53928:	ldr	r3, [r9]
   5392c:	add	r0, pc, r0
   53930:	bl	51bc <fwrite@plt>
   53934:	cmp	sl, #77	; 0x4d
   53938:	bne	5385c <fputs@plt+0x4e244>
   5393c:	mov	r2, #8
   53940:	mov	r3, #0
   53944:	and	r2, r2, r4
   53948:	and	r3, r3, r5
   5394c:	orrs	r1, r2, r3
   53950:	bne	53978 <fputs@plt+0x4e360>
   53954:	mov	r6, #0
   53958:	b	538c8 <fputs@plt+0x4e2b0>
   5395c:	ldr	r0, [pc, #112]	; 539d4 <fputs@plt+0x4e3bc>
   53960:	mov	r1, #1
   53964:	mov	r2, #87	; 0x57
   53968:	ldr	r3, [r9]
   5396c:	add	r0, pc, r0
   53970:	bl	51bc <fwrite@plt>
   53974:	b	538c8 <fputs@plt+0x4e2b0>
   53978:	ldr	r0, [pc, #88]	; 539d8 <fputs@plt+0x4e3c0>
   5397c:	mov	r1, #1
   53980:	mov	r2, #73	; 0x49
   53984:	ldr	r3, [r9]
   53988:	add	r0, pc, r0
   5398c:	bl	51bc <fwrite@plt>
   53990:	b	53954 <fputs@plt+0x4e33c>
   53994:	ldr	r0, [pc, #64]	; 539dc <fputs@plt+0x4e3c4>
   53998:	mov	r1, #1
   5399c:	mov	r2, #87	; 0x57
   539a0:	ldr	r3, [r9]
   539a4:	add	r0, pc, r0
   539a8:	bl	51bc <fwrite@plt>
   539ac:	b	538c8 <fputs@plt+0x4e2b0>
   539b0:	ldr	r0, [pc, #40]	; 539e0 <fputs@plt+0x4e3c8>
   539b4:	mov	r1, #1
   539b8:	mov	r2, #93	; 0x5d
   539bc:	ldr	r3, [r9]
   539c0:	add	r0, pc, r0
   539c4:	bl	51bc <fwrite@plt>
   539c8:	b	538c8 <fputs@plt+0x4e2b0>
   539cc:	andeq	fp, r3, r8, lsr #26
   539d0:	andeq	fp, r3, r8, ror #22
   539d4:			; <UNDEFINED> instruction: 0x0003bbbc
   539d8:	andeq	fp, r3, r4, asr fp
   539dc:	andeq	fp, r3, ip, lsr ip
   539e0:	andeq	fp, r3, r0, asr #23
   539e4:	ldr	r3, [pc, #236]	; 53ad8 <fputs@plt+0x4e4c0>
   539e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   539ec:	mov	r4, r1
   539f0:	ldr	r1, [pc, #228]	; 53adc <fputs@plt+0x4e4c4>
   539f4:	add	r3, pc, r3
   539f8:	mov	r5, r0
   539fc:	ldrb	r0, [r4]
   53a00:	sub	sp, sp, #20
   53a04:	mov	r6, r2
   53a08:	ldr	sl, [r3, r1]
   53a0c:	cmp	r0, #0
   53a10:	ldr	r3, [sl]
   53a14:	str	r3, [sp, #12]
   53a18:	beq	53ab8 <fputs@plt+0x4e4a0>
   53a1c:	ldr	r8, [pc, #188]	; 53ae0 <fputs@plt+0x4e4c8>
   53a20:	add	r7, sp, #8
   53a24:	ldr	fp, [pc, #184]	; 53ae4 <fputs@plt+0x4e4cc>
   53a28:	ldr	r9, [pc, #184]	; 53ae8 <fputs@plt+0x4e4d0>
   53a2c:	add	r8, pc, r8
   53a30:	add	fp, pc, fp
   53a34:	add	r9, pc, r9
   53a38:	b	53a60 <fputs@plt+0x4e448>
   53a3c:	mov	r3, r6
   53a40:	ldr	r0, [r5]
   53a44:	mov	r1, #1
   53a48:	mov	r2, r9
   53a4c:	bl	527c <__fprintf_chk@plt>
   53a50:	ldr	r3, [sp, #8]
   53a54:	ldrb	r3, [r4, r3]!
   53a58:	cmp	r3, #0
   53a5c:	beq	53ab8 <fputs@plt+0x4e4a0>
   53a60:	mov	r0, r4
   53a64:	mov	r1, r7
   53a68:	bl	446b4 <fputs@plt+0x3f09c>
   53a6c:	cmp	r0, #0
   53a70:	blt	53abc <fputs@plt+0x4e4a4>
   53a74:	ldr	r0, [r5]
   53a78:	mov	r1, #1
   53a7c:	ldr	r3, [sp, #8]
   53a80:	mov	r2, r8
   53a84:	str	r4, [sp]
   53a88:	bl	527c <__fprintf_chk@plt>
   53a8c:	cmp	r6, #0
   53a90:	bne	53a3c <fputs@plt+0x4e424>
   53a94:	ldr	r3, [r5]
   53a98:	mov	r0, fp
   53a9c:	mov	r1, #1
   53aa0:	mov	r2, #3
   53aa4:	bl	51bc <fwrite@plt>
   53aa8:	ldr	r3, [sp, #8]
   53aac:	ldrb	r3, [r4, r3]!
   53ab0:	cmp	r3, #0
   53ab4:	bne	53a60 <fputs@plt+0x4e448>
   53ab8:	mov	r0, #0
   53abc:	ldr	r2, [sp, #12]
   53ac0:	ldr	r3, [sl]
   53ac4:	cmp	r2, r3
   53ac8:	bne	53ad4 <fputs@plt+0x4e4bc>
   53acc:	add	sp, sp, #20
   53ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53ad4:	bl	524c <__stack_chk_fail@plt>
   53ad8:	andeq	sp, r5, r4, lsl #3
   53adc:	andeq	r0, r0, r0, asr #8
   53ae0:	andeq	fp, r3, r8, asr ip
   53ae4:	andeq	fp, r3, r4, lsl #24
   53ae8:	andeq	fp, r3, r4, ror #24
   53aec:	push	{r3, r4, r5, lr}
   53af0:	subs	r4, r0, #0
   53af4:	mov	r5, r1
   53af8:	beq	53b4c <fputs@plt+0x4e534>
   53afc:	mov	r1, #0
   53b00:	mov	r2, #16
   53b04:	bl	4d54 <memset@plt>
   53b08:	strb	r5, [r4, #12]
   53b0c:	add	r0, r4, #4
   53b10:	add	r1, r4, #8
   53b14:	bl	4dcc <open_memstream@plt>
   53b18:	cmp	r0, #0
   53b1c:	str	r0, [r4]
   53b20:	beq	53b44 <fputs@plt+0x4e52c>
   53b24:	mov	r3, r0
   53b28:	ldr	r0, [pc, #60]	; 53b6c <fputs@plt+0x4e554>
   53b2c:	mov	r1, #1
   53b30:	mov	r2, #150	; 0x96
   53b34:	add	r0, pc, r0
   53b38:	bl	51bc <fwrite@plt>
   53b3c:	mov	r0, #0
   53b40:	pop	{r3, r4, r5, pc}
   53b44:	mvn	r0, #11
   53b48:	pop	{r3, r4, r5, pc}
   53b4c:	ldr	r0, [pc, #28]	; 53b70 <fputs@plt+0x4e558>
   53b50:	mov	r2, #30
   53b54:	ldr	r1, [pc, #24]	; 53b74 <fputs@plt+0x4e55c>
   53b58:	ldr	r3, [pc, #24]	; 53b78 <fputs@plt+0x4e560>
   53b5c:	add	r0, pc, r0
   53b60:	add	r1, pc, r1
   53b64:	add	r3, pc, r3
   53b68:	bl	76bb0 <fputs@plt+0x71598>
   53b6c:	andeq	fp, r3, r0, lsr #23
   53b70:	andeq	lr, r2, r4, lsr #28
   53b74:	andeq	fp, r3, ip, asr #22
   53b78:	andeq	fp, r3, ip, lsl #18
   53b7c:	push	{r3, r4, r5, lr}
   53b80:	subs	r4, r0, #0
   53b84:	mov	r5, r1
   53b88:	beq	53bcc <fputs@plt+0x4e5b4>
   53b8c:	ldr	r0, [pc, #88]	; 53bec <fputs@plt+0x4e5d4>
   53b90:	mov	r1, #1
   53b94:	movw	r2, #1099	; 0x44b
   53b98:	ldr	r3, [r4]
   53b9c:	add	r0, pc, r0
   53ba0:	bl	51bc <fwrite@plt>
   53ba4:	cmp	r5, #0
   53ba8:	beq	53bc4 <fputs@plt+0x4e5ac>
   53bac:	ldr	r0, [pc, #60]	; 53bf0 <fputs@plt+0x4e5d8>
   53bb0:	mov	r1, #1
   53bb4:	ldr	r3, [r4]
   53bb8:	movw	r2, #478	; 0x1de
   53bbc:	add	r0, pc, r0
   53bc0:	bl	51bc <fwrite@plt>
   53bc4:	mov	r0, #0
   53bc8:	pop	{r3, r4, r5, pc}
   53bcc:	ldr	r0, [pc, #32]	; 53bf4 <fputs@plt+0x4e5dc>
   53bd0:	mov	r2, #46	; 0x2e
   53bd4:	ldr	r1, [pc, #28]	; 53bf8 <fputs@plt+0x4e5e0>
   53bd8:	ldr	r3, [pc, #28]	; 53bfc <fputs@plt+0x4e5e4>
   53bdc:	add	r0, pc, r0
   53be0:	add	r1, pc, r1
   53be4:	add	r3, pc, r3
   53be8:	bl	76bb0 <fputs@plt+0x71598>
   53bec:	ldrdeq	fp, [r3], -r0
   53bf0:	strdeq	fp, [r3], -ip
   53bf4:	andeq	lr, r2, r4, lsr #27
   53bf8:	andeq	fp, r3, ip, asr #21
   53bfc:	andeq	fp, r3, r4, asr r8
   53c00:	push	{r4, r5, r6, r7, r8, lr}
   53c04:	subs	r8, r0, #0
   53c08:	mov	r5, r1
   53c0c:	mov	r6, r2
   53c10:	beq	53c74 <fputs@plt+0x4e65c>
   53c14:	cmp	r2, #0
   53c18:	beq	53c94 <fputs@plt+0x4e67c>
   53c1c:	ldr	r7, [pc, #144]	; 53cb4 <fputs@plt+0x4e69c>
   53c20:	add	r7, pc, r7
   53c24:	b	53c30 <fputs@plt+0x4e618>
   53c28:	mov	r0, r4
   53c2c:	bl	4e5c <free@plt>
   53c30:	mov	r0, r5
   53c34:	bl	72ee8 <fputs@plt+0x6d8d0>
   53c38:	subs	r4, r0, #0
   53c3c:	beq	53c70 <fputs@plt+0x4e658>
   53c40:	mov	r1, r6
   53c44:	bl	30aac <fputs@plt+0x2b494>
   53c48:	subs	r3, r0, #0
   53c4c:	beq	53c28 <fputs@plt+0x4e610>
   53c50:	ldrb	ip, [r3]
   53c54:	cmp	ip, #0
   53c58:	beq	53c28 <fputs@plt+0x4e610>
   53c5c:	ldr	r0, [r8]
   53c60:	mov	r1, #1
   53c64:	mov	r2, r7
   53c68:	bl	527c <__fprintf_chk@plt>
   53c6c:	b	53c28 <fputs@plt+0x4e610>
   53c70:	pop	{r4, r5, r6, r7, r8, pc}
   53c74:	ldr	r0, [pc, #60]	; 53cb8 <fputs@plt+0x4e6a0>
   53c78:	mov	r2, #61	; 0x3d
   53c7c:	ldr	r1, [pc, #56]	; 53cbc <fputs@plt+0x4e6a4>
   53c80:	ldr	r3, [pc, #56]	; 53cc0 <fputs@plt+0x4e6a8>
   53c84:	add	r0, pc, r0
   53c88:	add	r1, pc, r1
   53c8c:	add	r3, pc, r3
   53c90:	bl	76bb0 <fputs@plt+0x71598>
   53c94:	ldr	r0, [pc, #40]	; 53cc4 <fputs@plt+0x4e6ac>
   53c98:	mov	r2, #62	; 0x3e
   53c9c:	ldr	r1, [pc, #36]	; 53cc8 <fputs@plt+0x4e6b0>
   53ca0:	ldr	r3, [pc, #36]	; 53ccc <fputs@plt+0x4e6b4>
   53ca4:	add	r0, pc, r0
   53ca8:	add	r1, pc, r1
   53cac:	add	r3, pc, r3
   53cb0:	bl	76bb0 <fputs@plt+0x71598>
   53cb4:	andeq	ip, r3, r8, ror r1
   53cb8:	strdeq	lr, [r2], -ip
   53cbc:	andeq	fp, r3, r4, lsr #20
   53cc0:	andeq	ip, r3, r8, lsl r2
   53cc4:	andeq	r5, r3, ip, lsl r4
   53cc8:	andeq	fp, r3, r4, lsl #20
   53ccc:	strdeq	ip, [r3], -r8
   53cd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53cd4:	subs	r9, r0, #0
   53cd8:	sub	sp, sp, #28
   53cdc:	mov	r8, r1
   53ce0:	beq	53f7c <fputs@plt+0x4e964>
   53ce4:	cmp	r1, #0
   53ce8:	beq	53f9c <fputs@plt+0x4e984>
   53cec:	ldrb	r3, [r1]
   53cf0:	cmp	r3, #62	; 0x3e
   53cf4:	beq	53e10 <fputs@plt+0x4e7f8>
   53cf8:	ldr	fp, [pc, #700]	; 53fbc <fputs@plt+0x4e9a4>
   53cfc:	ldr	sl, [pc, #700]	; 53fc0 <fputs@plt+0x4e9a8>
   53d00:	ldr	r1, [pc, #700]	; 53fc4 <fputs@plt+0x4e9ac>
   53d04:	add	fp, pc, fp
   53d08:	ldr	r2, [pc, #696]	; 53fc8 <fputs@plt+0x4e9b0>
   53d0c:	add	sl, pc, sl
   53d10:	add	r1, pc, r1
   53d14:	str	r1, [sp, #8]
   53d18:	add	r2, pc, r2
   53d1c:	ldr	r1, [pc, #680]	; 53fcc <fputs@plt+0x4e9b4>
   53d20:	str	r2, [sp, #12]
   53d24:	ldr	r2, [pc, #676]	; 53fd0 <fputs@plt+0x4e9b8>
   53d28:	add	r1, pc, r1
   53d2c:	str	r1, [sp, #16]
   53d30:	add	r2, pc, r2
   53d34:	str	r2, [sp, #20]
   53d38:	cmp	r3, #60	; 0x3c
   53d3c:	beq	53f18 <fputs@plt+0x4e900>
   53d40:	ldr	r2, [r8, #4]
   53d44:	mov	r6, #2
   53d48:	ldr	r4, [r8, #1]
   53d4c:	mov	r7, #0
   53d50:	ubfx	r5, r2, #8, #24
   53d54:	and	r4, r4, r6
   53d58:	and	r5, r5, r7
   53d5c:	orrs	r2, r4, r5
   53d60:	bne	53e04 <fputs@plt+0x4e7ec>
   53d64:	sub	r2, r3, #77	; 0x4d
   53d68:	cmp	r2, #10
   53d6c:	addls	pc, pc, r2, lsl #2
   53d70:	b	53e04 <fputs@plt+0x4e7ec>
   53d74:	b	53e1c <fputs@plt+0x4e804>
   53d78:	b	53e04 <fputs@plt+0x4e7ec>
   53d7c:	b	53e04 <fputs@plt+0x4e7ec>
   53d80:	b	53da0 <fputs@plt+0x4e788>
   53d84:	b	53e04 <fputs@plt+0x4e7ec>
   53d88:	b	53e04 <fputs@plt+0x4e7ec>
   53d8c:	b	53eac <fputs@plt+0x4e894>
   53d90:	b	53e04 <fputs@plt+0x4e7ec>
   53d94:	b	53e04 <fputs@plt+0x4e7ec>
   53d98:	b	53e04 <fputs@plt+0x4e7ec>
   53d9c:	b	53da0 <fputs@plt+0x4e788>
   53da0:	cmp	r3, #87	; 0x57
   53da4:	ldr	r0, [r9]
   53da8:	ldr	r3, [r8, #8]
   53dac:	ldr	r2, [r8, #12]
   53db0:	ldrne	r1, [sp, #20]
   53db4:	beq	53f58 <fputs@plt+0x4e940>
   53db8:	str	r2, [sp]
   53dbc:	str	r1, [sp, #4]
   53dc0:	mov	r1, #1
   53dc4:	ldr	r2, [sp, #12]
   53dc8:	bl	527c <__fprintf_chk@plt>
   53dcc:	ldr	ip, [r8, #1]
   53dd0:	ldr	r3, [r8, #4]
   53dd4:	mov	r0, r9
   53dd8:	ldrb	r2, [r8]
   53ddc:	add	r1, r9, #12
   53de0:	ubfx	r3, r3, #8, #24
   53de4:	str	ip, [sp]
   53de8:	str	r3, [sp, #4]
   53dec:	bl	53828 <fputs@plt+0x4e210>
   53df0:	ldr	r0, [sp, #16]
   53df4:	mov	r1, #1
   53df8:	mov	r2, #14
   53dfc:	ldr	r3, [r9]
   53e00:	bl	51bc <fwrite@plt>
   53e04:	ldrb	r3, [r8, #32]!
   53e08:	cmp	r3, #62	; 0x3e
   53e0c:	bne	53d38 <fputs@plt+0x4e720>
   53e10:	mov	r0, #0
   53e14:	add	sp, sp, #28
   53e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53e1c:	ldr	r2, [pc, #432]	; 53fd4 <fputs@plt+0x4e9bc>
   53e20:	mov	r1, #1
   53e24:	ldr	r0, [r9]
   53e28:	add	r2, pc, r2
   53e2c:	ldr	r3, [r8, #8]
   53e30:	bl	527c <__fprintf_chk@plt>
   53e34:	ldr	r1, [r8, #12]
   53e38:	cmp	r1, #0
   53e3c:	beq	53f70 <fputs@plt+0x4e958>
   53e40:	ldr	r2, [pc, #400]	; 53fd8 <fputs@plt+0x4e9c0>
   53e44:	mov	r0, r9
   53e48:	add	r2, pc, r2
   53e4c:	bl	539e4 <fputs@plt+0x4e3cc>
   53e50:	ldr	r1, [r8, #16]
   53e54:	cmp	r1, #0
   53e58:	beq	53f64 <fputs@plt+0x4e94c>
   53e5c:	ldr	r2, [pc, #376]	; 53fdc <fputs@plt+0x4e9c4>
   53e60:	mov	r0, r9
   53e64:	add	r2, pc, r2
   53e68:	bl	539e4 <fputs@plt+0x4e3cc>
   53e6c:	ldr	ip, [r8, #1]
   53e70:	ldr	r3, [r8, #4]
   53e74:	mov	r0, r9
   53e78:	ldrb	r2, [r8]
   53e7c:	add	r1, r9, #12
   53e80:	ubfx	r3, r3, #8, #24
   53e84:	str	ip, [sp]
   53e88:	str	r3, [sp, #4]
   53e8c:	bl	53828 <fputs@plt+0x4e210>
   53e90:	ldr	r0, [pc, #328]	; 53fe0 <fputs@plt+0x4e9c8>
   53e94:	mov	r1, #1
   53e98:	mov	r2, #12
   53e9c:	ldr	r3, [r9]
   53ea0:	add	r0, pc, r0
   53ea4:	bl	51bc <fwrite@plt>
   53ea8:	b	53e04 <fputs@plt+0x4e7ec>
   53eac:	mov	r2, fp
   53eb0:	ldr	r3, [r8, #8]
   53eb4:	ldr	r0, [r9]
   53eb8:	mov	r1, #1
   53ebc:	bl	527c <__fprintf_chk@plt>
   53ec0:	ldr	r1, [r8, #12]
   53ec4:	ldr	r3, [sp, #8]
   53ec8:	mov	r2, #0
   53ecc:	cmp	r1, r2
   53ed0:	mov	r0, r9
   53ed4:	moveq	r1, r3
   53ed8:	bl	539e4 <fputs@plt+0x4e3cc>
   53edc:	ldr	ip, [r8, #1]
   53ee0:	ldr	r3, [r8, #4]
   53ee4:	mov	r0, r9
   53ee8:	ldrb	r2, [r8]
   53eec:	add	r1, r9, #12
   53ef0:	ubfx	r3, r3, #8, #24
   53ef4:	str	ip, [sp]
   53ef8:	str	r3, [sp, #4]
   53efc:	bl	53828 <fputs@plt+0x4e210>
   53f00:	mov	r0, sl
   53f04:	mov	r1, #1
   53f08:	mov	r2, #12
   53f0c:	ldr	r3, [r9]
   53f10:	bl	51bc <fwrite@plt>
   53f14:	b	53e04 <fputs@plt+0x4e7ec>
   53f18:	ldr	ip, [r8, #4]
   53f1c:	mov	r1, #0
   53f20:	ldr	r2, [r8, #1]
   53f24:	mov	r0, #1
   53f28:	ubfx	r3, ip, #8, #24
   53f2c:	and	r2, r2, r0
   53f30:	and	r3, r3, r1
   53f34:	orrs	r1, r2, r3
   53f38:	beq	53e04 <fputs@plt+0x4e7ec>
   53f3c:	ldr	r0, [pc, #160]	; 53fe4 <fputs@plt+0x4e9cc>
   53f40:	mov	r1, #1
   53f44:	mov	r2, #68	; 0x44
   53f48:	ldr	r3, [r9]
   53f4c:	add	r0, pc, r0
   53f50:	bl	51bc <fwrite@plt>
   53f54:	b	53e04 <fputs@plt+0x4e7ec>
   53f58:	ldr	r1, [pc, #136]	; 53fe8 <fputs@plt+0x4e9d0>
   53f5c:	add	r1, pc, r1
   53f60:	b	53db8 <fputs@plt+0x4e7a0>
   53f64:	ldr	r1, [pc, #128]	; 53fec <fputs@plt+0x4e9d4>
   53f68:	add	r1, pc, r1
   53f6c:	b	53e5c <fputs@plt+0x4e844>
   53f70:	ldr	r1, [pc, #120]	; 53ff0 <fputs@plt+0x4e9d8>
   53f74:	add	r1, pc, r1
   53f78:	b	53e40 <fputs@plt+0x4e828>
   53f7c:	ldr	r0, [pc, #112]	; 53ff4 <fputs@plt+0x4e9dc>
   53f80:	mov	r2, #124	; 0x7c
   53f84:	ldr	r1, [pc, #108]	; 53ff8 <fputs@plt+0x4e9e0>
   53f88:	ldr	r3, [pc, #108]	; 53ffc <fputs@plt+0x4e9e4>
   53f8c:	add	r0, pc, r0
   53f90:	add	r1, pc, r1
   53f94:	add	r3, pc, r3
   53f98:	bl	76bb0 <fputs@plt+0x71598>
   53f9c:	ldr	r0, [pc, #92]	; 54000 <fputs@plt+0x4e9e8>
   53fa0:	mov	r2, #125	; 0x7d
   53fa4:	ldr	r1, [pc, #88]	; 54004 <fputs@plt+0x4e9ec>
   53fa8:	ldr	r3, [pc, #88]	; 54008 <fputs@plt+0x4e9f0>
   53fac:	add	r0, pc, r0
   53fb0:	add	r1, pc, r1
   53fb4:	add	r3, pc, r3
   53fb8:	bl	76bb0 <fputs@plt+0x71598>
   53fbc:	andeq	ip, r3, ip, ror #2
   53fc0:	andeq	ip, r3, ip, ror r1
   53fc4:	andeq	r6, r3, r0, ror r7
   53fc8:	andeq	ip, r3, r8, lsl r1
   53fcc:	andeq	ip, r3, r8, lsr r1
   53fd0:	andeq	ip, r3, r8, lsl #1
   53fd4:	andeq	fp, r3, r0, ror #31
   53fd8:	andeq	r7, r3, r0, lsl r7
   53fdc:	andeq	r9, r3, ip, asr lr
   53fe0:	andeq	fp, r3, r0, lsl #31
   53fe4:	andeq	fp, r3, r4, ror lr
   53fe8:	andeq	fp, r3, r0, asr lr
   53fec:	andeq	r6, r3, r8, lsl r5
   53ff0:	andeq	r6, r3, ip, lsl #10
   53ff4:	strdeq	lr, [r2], -r4
   53ff8:	andeq	fp, r3, ip, lsl r7
   53ffc:	andeq	fp, r3, r0, lsr pc
   54000:	andeq	lr, r2, r8, asr r6
   54004:	strdeq	fp, [r3], -ip
   54008:	andeq	fp, r3, r0, lsl pc
   5400c:	ldr	r1, [pc, #316]	; 54150 <fputs@plt+0x4eb38>
   54010:	push	{r4, r5, r6, r7, r8, lr}
   54014:	subs	r4, r0, #0
   54018:	ldr	r0, [pc, #308]	; 54154 <fputs@plt+0x4eb3c>
   5401c:	add	r1, pc, r1
   54020:	mov	r7, r3
   54024:	sub	sp, sp, #8
   54028:	mov	r6, r2
   5402c:	ldr	r5, [r1, r0]
   54030:	ldr	r3, [r5]
   54034:	str	r3, [sp, #4]
   54038:	beq	54130 <fputs@plt+0x4eb18>
   5403c:	cmp	r2, #0
   54040:	beq	54110 <fputs@plt+0x4eaf8>
   54044:	cmp	r7, #0
   54048:	beq	540f0 <fputs@plt+0x4ead8>
   5404c:	ldr	r0, [pc, #260]	; 54158 <fputs@plt+0x4eb40>
   54050:	mov	r1, #1
   54054:	mov	r2, #8
   54058:	ldr	r3, [r4]
   5405c:	add	r0, pc, r0
   54060:	bl	51bc <fwrite@plt>
   54064:	ldr	r0, [r4]
   54068:	bl	4f58 <fflush@plt>
   5406c:	ldr	r0, [r4]
   54070:	bl	5480 <ferror@plt>
   54074:	subs	r8, r0, #0
   54078:	bne	540d4 <fputs@plt+0x4eabc>
   5407c:	mov	r0, r6
   54080:	mov	r1, sp
   54084:	bl	3a7a8 <fputs@plt+0x35190>
   54088:	cmp	r0, #0
   5408c:	movlt	r8, r0
   54090:	blt	540b8 <fputs@plt+0x4eaa0>
   54094:	ldr	r1, [pc, #192]	; 5415c <fputs@plt+0x4eb44>
   54098:	ldr	r2, [r4, #4]
   5409c:	ldr	r0, [sp]
   540a0:	add	r1, pc, r1
   540a4:	bl	3d624 <fputs@plt+0x3800c>
   540a8:	subs	r3, r0, #0
   540ac:	ldrge	r3, [sp]
   540b0:	strge	r3, [r7]
   540b4:	blt	540dc <fputs@plt+0x4eac4>
   540b8:	ldr	r2, [sp, #4]
   540bc:	mov	r0, r8
   540c0:	ldr	r3, [r5]
   540c4:	cmp	r2, r3
   540c8:	bne	540ec <fputs@plt+0x4ead4>
   540cc:	add	sp, sp, #8
   540d0:	pop	{r4, r5, r6, r7, r8, pc}
   540d4:	mvn	r8, #11
   540d8:	b	540b8 <fputs@plt+0x4eaa0>
   540dc:	ldr	r0, [sp]
   540e0:	mov	r8, r3
   540e4:	bl	3a9b0 <fputs@plt+0x35398>
   540e8:	b	540b8 <fputs@plt+0x4eaa0>
   540ec:	bl	524c <__stack_chk_fail@plt>
   540f0:	ldr	r0, [pc, #104]	; 54160 <fputs@plt+0x4eb48>
   540f4:	mov	r2, #180	; 0xb4
   540f8:	ldr	r1, [pc, #100]	; 54164 <fputs@plt+0x4eb4c>
   540fc:	ldr	r3, [pc, #100]	; 54168 <fputs@plt+0x4eb50>
   54100:	add	r0, pc, r0
   54104:	add	r1, pc, r1
   54108:	add	r3, pc, r3
   5410c:	bl	76bb0 <fputs@plt+0x71598>
   54110:	ldr	r0, [pc, #84]	; 5416c <fputs@plt+0x4eb54>
   54114:	mov	r2, #179	; 0xb3
   54118:	ldr	r1, [pc, #80]	; 54170 <fputs@plt+0x4eb58>
   5411c:	ldr	r3, [pc, #80]	; 54174 <fputs@plt+0x4eb5c>
   54120:	add	r0, pc, r0
   54124:	add	r1, pc, r1
   54128:	add	r3, pc, r3
   5412c:	bl	76bb0 <fputs@plt+0x71598>
   54130:	ldr	r0, [pc, #64]	; 54178 <fputs@plt+0x4eb60>
   54134:	mov	r2, #178	; 0xb2
   54138:	ldr	r1, [pc, #60]	; 5417c <fputs@plt+0x4eb64>
   5413c:	ldr	r3, [pc, #60]	; 54180 <fputs@plt+0x4eb68>
   54140:	add	r0, pc, r0
   54144:	add	r1, pc, r1
   54148:	add	r3, pc, r3
   5414c:	bl	76bb0 <fputs@plt+0x71598>
   54150:	andeq	ip, r5, ip, asr fp
   54154:	andeq	r0, r0, r0, asr #8
   54158:	andeq	fp, r3, ip, lsr lr
   5415c:	andeq	r3, r3, ip, ror #14
   54160:	andeq	r3, r3, ip, ror lr
   54164:	andeq	fp, r3, r8, lsr #11
   54168:	andeq	fp, r3, r4, asr r3
   5416c:	strdeq	sp, [r2], -r0
   54170:	andeq	fp, r3, r8, lsl #11
   54174:	andeq	fp, r3, r4, lsr r3
   54178:	andeq	lr, r2, r0, asr #16
   5417c:	andeq	fp, r3, r8, ror #10
   54180:	andeq	fp, r3, r4, lsl r3
   54184:	push	{r4, lr}
   54188:	subs	r4, r0, #0
   5418c:	beq	541c4 <fputs@plt+0x4ebac>
   54190:	ldr	r0, [r4]
   54194:	cmp	r0, #0
   54198:	beq	541a0 <fputs@plt+0x4eb88>
   5419c:	bl	4c64 <fclose@plt>
   541a0:	ldr	r0, [r4, #4]
   541a4:	cmp	r0, #0
   541a8:	beq	541b0 <fputs@plt+0x4eb98>
   541ac:	bl	4e5c <free@plt>
   541b0:	mov	r0, r4
   541b4:	mov	r1, #0
   541b8:	mov	r2, #16
   541bc:	pop	{r4, lr}
   541c0:	b	4d54 <memset@plt>
   541c4:	ldr	r0, [pc, #24]	; 541e4 <fputs@plt+0x4ebcc>
   541c8:	mov	r2, #203	; 0xcb
   541cc:	ldr	r1, [pc, #20]	; 541e8 <fputs@plt+0x4ebd0>
   541d0:	ldr	r3, [pc, #20]	; 541ec <fputs@plt+0x4ebd4>
   541d4:	add	r0, pc, r0
   541d8:	add	r1, pc, r1
   541dc:	add	r3, pc, r3
   541e0:	bl	76bb0 <fputs@plt+0x71598>
   541e4:	andeq	lr, r2, ip, lsr #15
   541e8:	ldrdeq	fp, [r3], -r4
   541ec:	andeq	fp, r3, r8, lsr #5
   541f0:	ldr	r3, [pc, #344]	; 54350 <fputs@plt+0x4ed38>
   541f4:	ldr	r2, [pc, #344]	; 54354 <fputs@plt+0x4ed3c>
   541f8:	add	r3, pc, r3
   541fc:	push	{r4, r5, r6, lr}
   54200:	subs	r6, r1, #0
   54204:	ldr	r5, [r3, r2]
   54208:	sub	sp, sp, #24
   5420c:	mov	r4, r0
   54210:	ldr	r3, [r5]
   54214:	str	r3, [sp, #20]
   54218:	beq	542f0 <fputs@plt+0x4ecd8>
   5421c:	cmp	r0, #0
   54220:	beq	54310 <fputs@plt+0x4ecf8>
   54224:	mov	r0, r6
   54228:	mov	r1, #0
   5422c:	bl	5d81c <fputs@plt+0x58204>
   54230:	ldr	r1, [pc, #288]	; 54358 <fputs@plt+0x4ed40>
   54234:	mov	r0, r6
   54238:	add	r2, sp, #12
   5423c:	add	r1, pc, r1
   54240:	add	r3, sp, #16
   54244:	bl	5c154 <fputs@plt+0x56b3c>
   54248:	subs	r6, r0, #0
   5424c:	blt	5429c <fputs@plt+0x4ec84>
   54250:	ldr	r2, [sp, #16]
   54254:	cmp	r2, #7
   54258:	bls	54330 <fputs@plt+0x4ed18>
   5425c:	ldr	r0, [sp, #12]
   54260:	sub	r2, r2, #8
   54264:	mov	r1, #1
   54268:	mov	r3, r4
   5426c:	add	r0, r0, #8
   54270:	bl	51bc <fwrite@plt>
   54274:	mov	r1, r4
   54278:	mov	r0, #10
   5427c:	bl	52b8 <fputc@plt>
   54280:	mov	r0, #0
   54284:	ldr	r2, [sp, #20]
   54288:	ldr	r3, [r5]
   5428c:	cmp	r2, r3
   54290:	bne	542ec <fputs@plt+0x4ecd4>
   54294:	add	sp, sp, #24
   54298:	pop	{r4, r5, r6, pc}
   5429c:	cmn	r6, #2
   542a0:	moveq	r0, #0
   542a4:	beq	54284 <fputs@plt+0x4ec6c>
   542a8:	bl	77b7c <fputs@plt+0x72564>
   542ac:	cmp	r0, #2
   542b0:	movle	r0, r6
   542b4:	ble	54284 <fputs@plt+0x4ec6c>
   542b8:	ldr	lr, [pc, #156]	; 5435c <fputs@plt+0x4ed44>
   542bc:	mov	r1, r6
   542c0:	ldr	ip, [pc, #152]	; 54360 <fputs@plt+0x4ed48>
   542c4:	movw	r3, #861	; 0x35d
   542c8:	ldr	r2, [pc, #148]	; 54364 <fputs@plt+0x4ed4c>
   542cc:	add	lr, pc, lr
   542d0:	add	ip, pc, ip
   542d4:	str	lr, [sp]
   542d8:	add	r2, pc, r2
   542dc:	str	ip, [sp, #4]
   542e0:	mov	r0, #3
   542e4:	bl	76de4 <fputs@plt+0x717cc>
   542e8:	b	54284 <fputs@plt+0x4ec6c>
   542ec:	bl	524c <__stack_chk_fail@plt>
   542f0:	ldr	r0, [pc, #112]	; 54368 <fputs@plt+0x4ed50>
   542f4:	movw	r2, #850	; 0x352
   542f8:	ldr	r1, [pc, #108]	; 5436c <fputs@plt+0x4ed54>
   542fc:	ldr	r3, [pc, #108]	; 54370 <fputs@plt+0x4ed58>
   54300:	add	r0, pc, r0
   54304:	add	r1, pc, r1
   54308:	add	r3, pc, r3
   5430c:	bl	76bb0 <fputs@plt+0x71598>
   54310:	ldr	r0, [pc, #92]	; 54374 <fputs@plt+0x4ed5c>
   54314:	movw	r2, #851	; 0x353
   54318:	ldr	r1, [pc, #88]	; 54378 <fputs@plt+0x4ed60>
   5431c:	ldr	r3, [pc, #88]	; 5437c <fputs@plt+0x4ed64>
   54320:	add	r0, pc, r0
   54324:	add	r1, pc, r1
   54328:	add	r3, pc, r3
   5432c:	bl	76bb0 <fputs@plt+0x71598>
   54330:	ldr	r0, [pc, #72]	; 54380 <fputs@plt+0x4ed68>
   54334:	mov	r2, #864	; 0x360
   54338:	ldr	r1, [pc, #68]	; 54384 <fputs@plt+0x4ed6c>
   5433c:	ldr	r3, [pc, #68]	; 54388 <fputs@plt+0x4ed70>
   54340:	add	r0, pc, r0
   54344:	add	r1, pc, r1
   54348:	add	r3, pc, r3
   5434c:	bl	76bb0 <fputs@plt+0x71598>
   54350:	andeq	ip, r5, r0, lsl #19
   54354:	andeq	r0, r0, r0, asr #8
   54358:	andeq	fp, r3, r4, lsl #27
   5435c:	andeq	ip, r3, r0, asr r4
   54360:	strdeq	fp, [r3], -r8
   54364:	ldrdeq	fp, [r3], -r0
   54368:	andeq	fp, r3, r4, lsr #25
   5436c:	andeq	fp, r3, r4, lsr #25
   54370:	andeq	fp, r3, r8, ror #24
   54374:	andeq	ip, r2, r8, lsr r6
   54378:	andeq	fp, r3, r4, lsl #25
   5437c:	andeq	fp, r3, r8, asr #24
   54380:	andeq	fp, r3, r0, lsr #25
   54384:	andeq	fp, r3, r4, ror #24
   54388:	andeq	fp, r3, r8, lsr #24
   5438c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   54390:	subs	r9, r0, #0
   54394:	mov	r7, r1
   54398:	mov	r4, r2
   5439c:	mov	r6, r3
   543a0:	ldr	r8, [sp, #32]
   543a4:	beq	544ac <fputs@plt+0x4ee94>
   543a8:	cmp	r2, #0
   543ac:	beq	5448c <fputs@plt+0x4ee74>
   543b0:	cmp	r3, #0
   543b4:	beq	5446c <fputs@plt+0x4ee54>
   543b8:	cmp	r8, #0
   543bc:	beq	5444c <fputs@plt+0x4ee34>
   543c0:	mov	r0, r2
   543c4:	bl	4fc4 <strlen@plt>
   543c8:	cmp	r0, r7
   543cc:	mov	r5, r0
   543d0:	bhi	543ec <fputs@plt+0x4edd4>
   543d4:	mov	r1, r4
   543d8:	mov	r0, r9
   543dc:	mov	r2, r5
   543e0:	bl	4b80 <memcmp@plt>
   543e4:	subs	r4, r0, #0
   543e8:	beq	543f4 <fputs@plt+0x4eddc>
   543ec:	mov	r0, #0
   543f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   543f4:	rsb	r7, r5, r7
   543f8:	add	r0, r7, #1
   543fc:	bl	5210 <malloc@plt>
   54400:	subs	sl, r0, #0
   54404:	beq	54430 <fputs@plt+0x4ee18>
   54408:	add	r1, r9, r5
   5440c:	mov	r2, r7
   54410:	bl	5018 <memcpy@plt>
   54414:	strb	r4, [sl, r7]
   54418:	ldr	r0, [r6]
   5441c:	bl	4e5c <free@plt>
   54420:	str	sl, [r6]
   54424:	mov	r0, #1
   54428:	str	r7, [r8]
   5442c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54430:	ldr	r0, [pc, #148]	; 544cc <fputs@plt+0x4eeb4>
   54434:	mov	r1, #84	; 0x54
   54438:	ldr	r2, [pc, #144]	; 544d0 <fputs@plt+0x4eeb8>
   5443c:	add	r0, pc, r0
   54440:	add	r2, pc, r2
   54444:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   54448:	b	76f1c <fputs@plt+0x71904>
   5444c:	ldr	r0, [pc, #128]	; 544d4 <fputs@plt+0x4eebc>
   54450:	mov	r2, #72	; 0x48
   54454:	ldr	r1, [pc, #124]	; 544d8 <fputs@plt+0x4eec0>
   54458:	ldr	r3, [pc, #124]	; 544dc <fputs@plt+0x4eec4>
   5445c:	add	r0, pc, r0
   54460:	add	r1, pc, r1
   54464:	add	r3, pc, r3
   54468:	bl	76bb0 <fputs@plt+0x71598>
   5446c:	ldr	r0, [pc, #108]	; 544e0 <fputs@plt+0x4eec8>
   54470:	mov	r2, #71	; 0x47
   54474:	ldr	r1, [pc, #104]	; 544e4 <fputs@plt+0x4eecc>
   54478:	ldr	r3, [pc, #104]	; 544e8 <fputs@plt+0x4eed0>
   5447c:	add	r0, pc, r0
   54480:	add	r1, pc, r1
   54484:	add	r3, pc, r3
   54488:	bl	76bb0 <fputs@plt+0x71598>
   5448c:	ldr	r0, [pc, #88]	; 544ec <fputs@plt+0x4eed4>
   54490:	mov	r2, #70	; 0x46
   54494:	ldr	r1, [pc, #84]	; 544f0 <fputs@plt+0x4eed8>
   54498:	ldr	r3, [pc, #84]	; 544f4 <fputs@plt+0x4eedc>
   5449c:	add	r0, pc, r0
   544a0:	add	r1, pc, r1
   544a4:	add	r3, pc, r3
   544a8:	bl	76bb0 <fputs@plt+0x71598>
   544ac:	ldr	r0, [pc, #68]	; 544f8 <fputs@plt+0x4eee0>
   544b0:	mov	r2, #69	; 0x45
   544b4:	ldr	r1, [pc, #64]	; 544fc <fputs@plt+0x4eee4>
   544b8:	ldr	r3, [pc, #64]	; 54500 <fputs@plt+0x4eee8>
   544bc:	add	r0, pc, r0
   544c0:	add	r1, pc, r1
   544c4:	add	r3, pc, r3
   544c8:	bl	76bb0 <fputs@plt+0x71598>
   544cc:	andeq	fp, r3, ip, ror #22
   544d0:	andeq	fp, r3, r4, lsl fp
   544d4:	muleq	r3, r4, fp
   544d8:	andeq	fp, r3, r8, asr #22
   544dc:	andeq	ip, r3, r8, lsl r3
   544e0:	andeq	r1, r3, r4, lsl sp
   544e4:	andeq	fp, r3, r8, lsr #22
   544e8:	strdeq	ip, [r3], -r8
   544ec:	andeq	fp, r3, ip, asr #22
   544f0:	andeq	fp, r3, r8, lsl #22
   544f4:	ldrdeq	ip, [r3], -r8
   544f8:	andeq	r9, r3, r4, asr #22
   544fc:	andeq	fp, r3, r8, ror #21
   54500:			; <UNDEFINED> instruction: 0x0003c2b8
   54504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54508:	tst	r3, #16
   5450c:	sub	sp, sp, #84	; 0x54
   54510:	mov	r9, r1
   54514:	str	r3, [sp, #32]
   54518:	str	r0, [sp, #36]	; 0x24
   5451c:	str	r2, [sp, #28]
   54520:	ldr	r3, [sp, #120]	; 0x78
   54524:	ldr	r5, [sp, #128]	; 0x80
   54528:	beq	54570 <fputs@plt+0x4ef58>
   5452c:	cmp	r3, #3
   54530:	bgt	54810 <fputs@plt+0x4f1f8>
   54534:	ldr	r2, [pc, #848]	; 5488c <fputs@plt+0x4f274>
   54538:	cmp	r5, #0
   5453c:	ldr	r3, [pc, #844]	; 54890 <fputs@plt+0x4f278>
   54540:	add	r2, pc, r2
   54544:	str	r2, [sp, #40]	; 0x28
   54548:	add	r3, pc, r3
   5454c:	str	r3, [sp, #44]	; 0x2c
   54550:	bne	54588 <fputs@plt+0x4ef70>
   54554:	ldr	r1, [sp, #36]	; 0x24
   54558:	mov	r0, #10
   5455c:	str	r5, [sp, #52]	; 0x34
   54560:	bl	52b8 <fputc@plt>
   54564:	ldr	r0, [sp, #52]	; 0x34
   54568:	add	sp, sp, #84	; 0x54
   5456c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54570:	ldr	r3, [pc, #796]	; 54894 <fputs@plt+0x4f27c>
   54574:	add	r3, pc, r3
   54578:	str	r3, [sp, #40]	; 0x28
   5457c:	str	r3, [sp, #44]	; 0x2c
   54580:	cmp	r5, #0
   54584:	beq	54554 <fputs@plt+0x4ef3c>
   54588:	ldr	r2, [sp, #124]	; 0x7c
   5458c:	add	r5, r2, r5
   54590:	cmp	r2, r5
   54594:	bcs	5487c <fputs@plt+0x4f264>
   54598:	ldr	r3, [pc, #760]	; 54898 <fputs@plt+0x4f280>
   5459c:	mov	r7, #0
   545a0:	ldr	r2, [pc, #756]	; 5489c <fputs@plt+0x4f284>
   545a4:	add	r3, pc, r3
   545a8:	str	r3, [sp, #56]	; 0x38
   545ac:	add	r2, pc, r2
   545b0:	ldr	r3, [pc, #744]	; 548a0 <fputs@plt+0x4f288>
   545b4:	str	r2, [sp, #60]	; 0x3c
   545b8:	ldr	r2, [pc, #740]	; 548a4 <fputs@plt+0x4f28c>
   545bc:	add	r3, pc, r3
   545c0:	ldr	r6, [sp, #124]	; 0x7c
   545c4:	add	r2, pc, r2
   545c8:	str	r3, [sp, #64]	; 0x40
   545cc:	str	r2, [sp, #68]	; 0x44
   545d0:	ldr	r3, [pc, #720]	; 548a8 <fputs@plt+0x4f290>
   545d4:	ldr	r2, [pc, #720]	; 548ac <fputs@plt+0x4f294>
   545d8:	add	r3, pc, r3
   545dc:	str	r7, [sp, #52]	; 0x34
   545e0:	add	r2, pc, r2
   545e4:	str	r3, [sp, #72]	; 0x48
   545e8:	str	r2, [sp, #76]	; 0x4c
   545ec:	cmp	r7, #0
   545f0:	movle	fp, #0
   545f4:	movgt	fp, #1
   545f8:	cmp	r6, r5
   545fc:	bcs	54790 <fputs@plt+0x4f178>
   54600:	ldrb	r3, [r6]
   54604:	cmp	r3, #10
   54608:	beq	54790 <fputs@plt+0x4f178>
   5460c:	add	r3, r6, #1
   54610:	b	54624 <fputs@plt+0x4f00c>
   54614:	ldrb	r2, [r3]
   54618:	add	r3, r3, #1
   5461c:	cmp	r2, #10
   54620:	beq	54770 <fputs@plt+0x4f158>
   54624:	cmp	r3, r5
   54628:	mov	r4, r3
   5462c:	bne	54614 <fputs@plt+0x4effc>
   54630:	rsb	r8, r6, r5
   54634:	cmp	r8, #0
   54638:	blt	54848 <fputs@plt+0x4f230>
   5463c:	cmp	r7, #2
   54640:	moveq	sl, #1
   54644:	beq	54660 <fputs@plt+0x4f048>
   54648:	ldr	r2, [sp, #124]	; 0x7c
   5464c:	add	sl, r4, #1
   54650:	add	r3, r2, #300	; 0x12c
   54654:	cmp	sl, r3
   54658:	movcc	sl, #0
   5465c:	movcs	sl, #1
   54660:	ldr	r3, [sp, #32]
   54664:	tst	r3, #9
   54668:	bne	54688 <fputs@plt+0x4f070>
   5466c:	add	r3, r9, #1
   54670:	ldr	r2, [sp, #28]
   54674:	add	r3, r3, r8
   54678:	cmp	r3, r2
   5467c:	bcs	546d0 <fputs@plt+0x4f0b8>
   54680:	cmp	sl, #0
   54684:	bne	546d0 <fputs@plt+0x4f0b8>
   54688:	ldr	r3, [sp, #60]	; 0x3c
   5468c:	mov	r1, #1
   54690:	ldr	r2, [sp, #44]	; 0x2c
   54694:	ldr	r0, [sp, #36]	; 0x24
   54698:	str	r3, [sp]
   5469c:	ldr	r3, [sp, #40]	; 0x28
   546a0:	str	r2, [sp, #4]
   546a4:	str	r8, [sp, #8]
   546a8:	str	r3, [sp, #16]
   546ac:	ldr	r2, [sp, #56]	; 0x38
   546b0:	str	r6, [sp, #12]
   546b4:	mul	r3, r9, fp
   546b8:	bl	527c <__fprintf_chk@plt>
   546bc:	add	r6, r4, #1
   546c0:	add	r7, r7, #1
   546c4:	cmp	r6, r5
   546c8:	bcc	545ec <fputs@plt+0x4efd4>
   546cc:	b	54564 <fputs@plt+0x4ef4c>
   546d0:	ldr	r2, [sp, #28]
   546d4:	cmp	r9, r2
   546d8:	bcs	54778 <fputs@plt+0x4f160>
   546dc:	rsb	r2, r9, r2
   546e0:	cmp	r2, #2
   546e4:	bls	54778 <fputs@plt+0x4f160>
   546e8:	add	r3, r8, #3
   546ec:	cmp	r2, r3
   546f0:	bhi	5479c <fputs@plt+0x4f184>
   546f4:	cmp	sl, #0
   546f8:	mov	r0, r6
   546fc:	mov	r1, r8
   54700:	moveq	r3, #90	; 0x5a
   54704:	movne	r3, #100	; 0x64
   54708:	bl	6aa1c <fputs@plt+0x65404>
   5470c:	cmp	r0, #0
   54710:	str	r0, [sp, #48]	; 0x30
   54714:	beq	547d8 <fputs@plt+0x4f1c0>
   54718:	ldr	r2, [sp, #72]	; 0x48
   5471c:	mov	r1, #1
   54720:	ldr	r3, [sp, #44]	; 0x2c
   54724:	ldr	r0, [sp, #36]	; 0x24
   54728:	str	r2, [sp]
   5472c:	str	r3, [sp, #4]
   54730:	ldr	r2, [sp, #48]	; 0x30
   54734:	ldr	r3, [sp, #40]	; 0x28
   54738:	str	r2, [sp, #8]
   5473c:	str	r3, [sp, #12]
   54740:	ldr	r2, [sp, #68]	; 0x44
   54744:	mul	r3, r9, fp
   54748:	bl	527c <__fprintf_chk@plt>
   5474c:	ldr	r0, [sp, #48]	; 0x30
   54750:	bl	4e5c <free@plt>
   54754:	cmp	sl, #0
   54758:	mov	r2, #1
   5475c:	str	r2, [sp, #52]	; 0x34
   54760:	beq	546bc <fputs@plt+0x4f0a4>
   54764:	ldr	r0, [sp, #52]	; 0x34
   54768:	add	sp, sp, #84	; 0x54
   5476c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54770:	rsb	r8, r6, r4
   54774:	b	54634 <fputs@plt+0x4f01c>
   54778:	ldr	r0, [sp, #64]	; 0x40
   5477c:	mov	r1, #1
   54780:	mov	r2, #4
   54784:	ldr	r3, [sp, #36]	; 0x24
   54788:	bl	51bc <fwrite@plt>
   5478c:	b	54754 <fputs@plt+0x4f13c>
   54790:	mov	r4, r6
   54794:	mov	r8, #0
   54798:	b	5463c <fputs@plt+0x4f024>
   5479c:	ldr	r3, [sp, #44]	; 0x2c
   547a0:	mov	r1, #1
   547a4:	ldr	r2, [pc, #260]	; 548b0 <fputs@plt+0x4f298>
   547a8:	ldr	r0, [sp, #36]	; 0x24
   547ac:	stmib	sp, {r3, r8}
   547b0:	add	r2, pc, r2
   547b4:	ldr	r3, [sp, #40]	; 0x28
   547b8:	str	r2, [sp]
   547bc:	ldr	r2, [pc, #240]	; 548b4 <fputs@plt+0x4f29c>
   547c0:	str	r3, [sp, #16]
   547c4:	str	r6, [sp, #12]
   547c8:	add	r2, pc, r2
   547cc:	mul	r3, r9, fp
   547d0:	bl	527c <__fprintf_chk@plt>
   547d4:	b	54754 <fputs@plt+0x4f13c>
   547d8:	ldr	r2, [sp, #44]	; 0x2c
   547dc:	mov	r1, #1
   547e0:	ldr	r3, [sp, #40]	; 0x28
   547e4:	ldr	ip, [pc, #204]	; 548b8 <fputs@plt+0x4f2a0>
   547e8:	stmib	sp, {r2, r8}
   547ec:	add	ip, pc, ip
   547f0:	str	r3, [sp, #16]
   547f4:	ldr	r0, [sp, #36]	; 0x24
   547f8:	str	r6, [sp, #12]
   547fc:	ldr	r2, [sp, #76]	; 0x4c
   54800:	mul	r3, r9, fp
   54804:	str	ip, [sp]
   54808:	bl	527c <__fprintf_chk@plt>
   5480c:	b	5474c <fputs@plt+0x4f134>
   54810:	cmp	r3, #5
   54814:	bgt	54834 <fputs@plt+0x4f21c>
   54818:	ldr	r2, [pc, #156]	; 548bc <fputs@plt+0x4f2a4>
   5481c:	ldr	r3, [pc, #156]	; 548c0 <fputs@plt+0x4f2a8>
   54820:	add	r2, pc, r2
   54824:	str	r2, [sp, #40]	; 0x28
   54828:	add	r3, pc, r3
   5482c:	str	r3, [sp, #44]	; 0x2c
   54830:	b	54580 <fputs@plt+0x4ef68>
   54834:	ldr	r2, [pc, #136]	; 548c4 <fputs@plt+0x4f2ac>
   54838:	add	r2, pc, r2
   5483c:	str	r2, [sp, #40]	; 0x28
   54840:	str	r2, [sp, #44]	; 0x2c
   54844:	b	54580 <fputs@plt+0x4ef68>
   54848:	ldr	r0, [pc, #120]	; 548c8 <fputs@plt+0x4f2b0>
   5484c:	mov	r2, #141	; 0x8d
   54850:	ldr	r1, [pc, #116]	; 548cc <fputs@plt+0x4f2b4>
   54854:	ldr	r3, [pc, #116]	; 548d0 <fputs@plt+0x4f2b8>
   54858:	add	r0, pc, r0
   5485c:	add	r1, pc, r1
   54860:	add	r3, pc, r3
   54864:	bl	76bb0 <fputs@plt+0x71598>
   54868:	mov	r4, r0
   5486c:	ldr	r0, [sp, #48]	; 0x30
   54870:	bl	4e5c <free@plt>
   54874:	mov	r0, r4
   54878:	bl	54f8 <_Unwind_Resume@plt>
   5487c:	mov	r3, #0
   54880:	str	r3, [sp, #52]	; 0x34
   54884:	b	54564 <fputs@plt+0x4ef4c>
   54888:	b	54868 <fputs@plt+0x4f250>
   5488c:	andeq	ip, r2, r4, asr #29
   54890:	ldrdeq	ip, [r2], -r8
   54894:	andeq	r5, r3, ip, lsl #30
   54898:	andeq	fp, r3, r4, ror #20
   5489c:	ldrdeq	r5, [r3], -r4
   548a0:	andeq	fp, r3, r8, ror sl
   548a4:	andeq	fp, r3, r4, ror #20
   548a8:	andeq	r5, r3, r8, lsr #29
   548ac:	andeq	fp, r3, r8, lsr #20
   548b0:	ldrdeq	r5, [r3], -r0
   548b4:	andeq	fp, r3, r0, asr r8
   548b8:	muleq	r3, r4, ip
   548bc:	andeq	ip, r2, r4, ror #23
   548c0:	strdeq	ip, [r2], -r0
   548c4:	andeq	r5, r3, r8, asr #24
   548c8:	andeq	fp, r3, r4, lsr #15
   548cc:	andeq	fp, r3, ip, asr #14
   548d0:	andeq	fp, r3, r8, ror #29
   548d4:	ldr	r3, [pc, #288]	; 549fc <fputs@plt+0x4f3e4>
   548d8:	mov	ip, #0
   548dc:	push	{r4, r5, r6, lr}
   548e0:	add	r3, pc, r3
   548e4:	ldr	lr, [pc, #276]	; 54a00 <fputs@plt+0x4f3e8>
   548e8:	sub	sp, sp, #8
   548ec:	add	r2, sp, #8
   548f0:	mov	r4, r0
   548f4:	mov	r0, r1
   548f8:	mov	r1, sp
   548fc:	ldr	r5, [r3, lr]
   54900:	str	ip, [r2, #-8]!
   54904:	ldr	r3, [r5]
   54908:	str	r3, [sp, #4]
   5490c:	bl	5d5fc <fputs@plt+0x57fe4>
   54910:	cmp	r0, #0
   54914:	blt	5499c <fputs@plt+0x4f384>
   54918:	ldr	r0, [sp]
   5491c:	bl	67080 <fputs@plt+0x61a68>
   54920:	ldr	r1, [pc, #220]	; 54a04 <fputs@plt+0x4f3ec>
   54924:	ldr	r2, [pc, #220]	; 54a08 <fputs@plt+0x4f3f0>
   54928:	add	r1, pc, r1
   5492c:	add	r2, pc, r2
   54930:	bl	6ba0c <fputs@plt+0x663f4>
   54934:	subs	r6, r0, #0
   54938:	beq	549a8 <fputs@plt+0x4f390>
   5493c:	ldr	r0, [pc, #200]	; 54a0c <fputs@plt+0x4f3f4>
   54940:	mov	r1, #1
   54944:	mov	r2, #3
   54948:	mov	r3, r4
   5494c:	add	r0, pc, r0
   54950:	bl	51bc <fwrite@plt>
   54954:	mov	r0, r6
   54958:	mov	r1, r4
   5495c:	bl	5618 <fputs@plt>
   54960:	mov	r1, r4
   54964:	mov	r0, #10
   54968:	bl	52b8 <fputc@plt>
   5496c:	mov	r4, #0
   54970:	mov	r0, r6
   54974:	bl	4e5c <free@plt>
   54978:	ldr	r0, [sp]
   5497c:	bl	4e5c <free@plt>
   54980:	ldr	r2, [sp, #4]
   54984:	ldr	r3, [r5]
   54988:	mov	r0, r4
   5498c:	cmp	r2, r3
   54990:	bne	549c8 <fputs@plt+0x4f3b0>
   54994:	add	sp, sp, #8
   54998:	pop	{r4, r5, r6, pc}
   5499c:	mov	r4, r0
   549a0:	mov	r6, #0
   549a4:	b	54970 <fputs@plt+0x4f358>
   549a8:	ldr	r0, [pc, #96]	; 54a10 <fputs@plt+0x4f3f8>
   549ac:	mov	r1, #56	; 0x38
   549b0:	ldr	r2, [pc, #92]	; 54a14 <fputs@plt+0x4f3fc>
   549b4:	add	r0, pc, r0
   549b8:	add	r2, pc, r2
   549bc:	bl	76f1c <fputs@plt+0x71904>
   549c0:	mov	r4, r0
   549c4:	b	54970 <fputs@plt+0x4f358>
   549c8:	bl	524c <__stack_chk_fail@plt>
   549cc:	mov	r4, r0
   549d0:	mov	r0, r6
   549d4:	bl	4e5c <free@plt>
   549d8:	ldr	r0, [sp]
   549dc:	bl	4e5c <free@plt>
   549e0:	mov	r0, r4
   549e4:	bl	54f8 <_Unwind_Resume@plt>
   549e8:	mov	r4, r0
   549ec:	mov	r6, #0
   549f0:	b	549d0 <fputs@plt+0x4f3b8>
   549f4:	b	549e8 <fputs@plt+0x4f3d0>
   549f8:	b	549e8 <fputs@plt+0x4f3d0>
   549fc:	muleq	r5, r8, r2
   54a00:	andeq	r0, r0, r0, asr #8
   54a04:	andeq	r5, r3, r4, ror #22
   54a08:	andeq	fp, r3, r0, lsl r7
   54a0c:	strdeq	fp, [r3], -r8
   54a10:	strdeq	fp, [r3], -r4
   54a14:	andeq	fp, r3, ip, asr #10
   54a18:	ldr	r3, [pc, #1432]	; 54fb8 <fputs@plt+0x4f9a0>
   54a1c:	ldr	r2, [pc, #1432]	; 54fbc <fputs@plt+0x4f9a4>
   54a20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54a24:	add	r3, pc, r3
   54a28:	sub	sp, sp, #156	; 0x9c
   54a2c:	subs	r9, r0, #0
   54a30:	str	r1, [sp, #16]
   54a34:	mov	r1, #0
   54a38:	ldr	r2, [r3, r2]
   54a3c:	ldr	r8, [sp, #192]	; 0xc0
   54a40:	str	r1, [sp, #68]	; 0x44
   54a44:	ldr	r3, [r2]
   54a48:	str	r2, [sp, #44]	; 0x2c
   54a4c:	str	r3, [sp, #148]	; 0x94
   54a50:	beq	54f68 <fputs@plt+0x4f950>
   54a54:	ldr	r2, [sp, #16]
   54a58:	cmp	r2, #0
   54a5c:	beq	54f98 <fputs@plt+0x4f980>
   54a60:	ldr	r0, [sp, #16]
   54a64:	bl	5d81c <fputs@plt+0x58204>
   54a68:	add	r3, sp, #60	; 0x3c
   54a6c:	add	r1, sp, #64	; 0x40
   54a70:	str	r1, [sp, #24]
   54a74:	ldr	r1, [pc, #1348]	; 54fc0 <fputs@plt+0x4f9a8>
   54a78:	mov	r2, r3
   54a7c:	str	r3, [sp, #20]
   54a80:	add	r3, sp, #64	; 0x40
   54a84:	ldr	r0, [sp, #16]
   54a88:	add	r1, pc, r1
   54a8c:	bl	5c154 <fputs@plt+0x56b3c>
   54a90:	cmn	r0, #2
   54a94:	mov	r4, r0
   54a98:	beq	54ca0 <fputs@plt+0x4f688>
   54a9c:	cmp	r0, #0
   54aa0:	blt	54c60 <fputs@plt+0x4f648>
   54aa4:	add	r2, sp, #76	; 0x4c
   54aa8:	str	r2, [sp]
   54aac:	ldr	r2, [pc, #1296]	; 54fc4 <fputs@plt+0x4f9ac>
   54ab0:	add	r3, sp, #72	; 0x48
   54ab4:	ldr	r0, [sp, #60]	; 0x3c
   54ab8:	mov	ip, #0
   54abc:	ldr	r1, [sp, #64]	; 0x40
   54ac0:	add	r2, pc, r2
   54ac4:	str	ip, [sp, #72]	; 0x48
   54ac8:	bl	5438c <fputs@plt+0x4ed74>
   54acc:	subs	r4, r0, #0
   54ad0:	blt	54df8 <fputs@plt+0x4f7e0>
   54ad4:	add	r4, sp, #80	; 0x50
   54ad8:	ldr	r0, [sp, #72]	; 0x48
   54adc:	mov	r1, r4
   54ae0:	bl	66660 <fputs@plt+0x61048>
   54ae4:	subs	r5, r0, #0
   54ae8:	blt	54edc <fputs@plt+0x4f8c4>
   54aec:	ldr	r0, [sp, #72]	; 0x48
   54af0:	bl	4e5c <free@plt>
   54af4:	ldr	r0, [sp, #16]
   54af8:	add	r1, sp, #68	; 0x44
   54afc:	bl	5b8e8 <fputs@plt+0x562d0>
   54b00:	subs	r4, r0, #0
   54b04:	blt	54e48 <fputs@plt+0x4f830>
   54b08:	tst	r8, #128	; 0x80
   54b0c:	add	r0, sp, #96	; 0x60
   54b10:	mov	r1, #49	; 0x31
   54b14:	ldrd	r2, [sp, #80]	; 0x50
   54b18:	beq	54dac <fputs@plt+0x4f794>
   54b1c:	bl	70198 <fputs@plt+0x6ab80>
   54b20:	ldr	ip, [sp, #68]	; 0x44
   54b24:	mov	r3, r0
   54b28:	ldr	r2, [pc, #1176]	; 54fc8 <fputs@plt+0x4f9b0>
   54b2c:	mov	r0, r9
   54b30:	mov	r1, #1
   54b34:	add	r2, pc, r2
   54b38:	str	ip, [sp]
   54b3c:	bl	527c <__fprintf_chk@plt>
   54b40:	ldr	r0, [sp, #16]
   54b44:	bl	5c8bc <fputs@plt+0x572a4>
   54b48:	ldr	r2, [pc, #1148]	; 54fcc <fputs@plt+0x4f9b4>
   54b4c:	ldr	r3, [pc, #1148]	; 54fd0 <fputs@plt+0x4f9b8>
   54b50:	ldr	r1, [pc, #1148]	; 54fd4 <fputs@plt+0x4f9bc>
   54b54:	add	r2, pc, r2
   54b58:	add	r3, pc, r3
   54b5c:	str	r2, [sp, #28]
   54b60:	add	r1, pc, r1
   54b64:	str	r3, [sp, #32]
   54b68:	str	r1, [sp, #48]	; 0x30
   54b6c:	ldr	r2, [pc, #1124]	; 54fd8 <fputs@plt+0x4f9c0>
   54b70:	ldr	r3, [pc, #1124]	; 54fdc <fputs@plt+0x4f9c4>
   54b74:	ldr	r1, [pc, #1124]	; 54fe0 <fputs@plt+0x4f9c8>
   54b78:	add	r2, pc, r2
   54b7c:	add	r3, pc, r3
   54b80:	str	r2, [sp, #36]	; 0x24
   54b84:	add	r1, pc, r1
   54b88:	str	r3, [sp, #40]	; 0x28
   54b8c:	str	r1, [sp, #52]	; 0x34
   54b90:	ldr	r0, [sp, #16]
   54b94:	add	r1, sp, #60	; 0x3c
   54b98:	add	r2, sp, #64	; 0x40
   54b9c:	bl	5c68c <fputs@plt+0x57074>
   54ba0:	cmp	r0, #0
   54ba4:	ble	54d98 <fputs@plt+0x4f780>
   54ba8:	ldr	r4, [sp, #60]	; 0x3c
   54bac:	mov	r1, #61	; 0x3d
   54bb0:	ldr	r5, [sp, #64]	; 0x40
   54bb4:	mov	r0, r4
   54bb8:	mov	r2, r5
   54bbc:	bl	5558 <memchr@plt>
   54bc0:	subs	r7, r0, #0
   54bc4:	beq	54db4 <fputs@plt+0x4f79c>
   54bc8:	tst	r8, #16
   54bcc:	rsb	r6, r4, r7
   54bd0:	beq	54d80 <fputs@plt+0x4f768>
   54bd4:	mov	r0, r4
   54bd8:	ldr	r1, [sp, #32]
   54bdc:	mov	r2, #8
   54be0:	bl	5468 <strncmp@plt>
   54be4:	cmp	r0, #0
   54be8:	bne	54d8c <fputs@plt+0x4f774>
   54bec:	cmn	r4, #8
   54bf0:	ldreq	sl, [sp, #52]	; 0x34
   54bf4:	moveq	fp, sl
   54bf8:	ldrne	sl, [sp, #36]	; 0x24
   54bfc:	ldrne	fp, [sp, #40]	; 0x28
   54c00:	tst	r8, #1
   54c04:	bne	54d20 <fputs@plt+0x4f708>
   54c08:	cmp	r5, #300	; 0x12c
   54c0c:	bcc	54d08 <fputs@plt+0x4f6f0>
   54c10:	tst	r8, #8
   54c14:	bne	54d08 <fputs@plt+0x4f6f0>
   54c18:	sub	r2, r5, #1
   54c1c:	rsb	r7, r7, r4
   54c20:	add	r2, r2, r7
   54c24:	add	r0, sp, #88	; 0x58
   54c28:	mov	r1, #8
   54c2c:	mov	r3, #0
   54c30:	bl	6a82c <fputs@plt+0x65214>
   54c34:	ldr	r2, [pc, #936]	; 54fe4 <fputs@plt+0x4f9cc>
   54c38:	mov	r3, fp
   54c3c:	str	r0, [sp, #8]
   54c40:	mov	r1, #1
   54c44:	str	r6, [sp]
   54c48:	mov	r0, r9
   54c4c:	str	r4, [sp, #4]
   54c50:	add	r2, pc, r2
   54c54:	str	sl, [sp, #12]
   54c58:	bl	527c <__fprintf_chk@plt>
   54c5c:	b	54b90 <fputs@plt+0x4f578>
   54c60:	cmn	r0, #99	; 0x63
   54c64:	movne	r5, #3
   54c68:	moveq	r5, #7
   54c6c:	bl	77b7c <fputs@plt+0x72564>
   54c70:	cmp	r5, r0
   54c74:	ble	54e8c <fputs@plt+0x4f874>
   54c78:	ldr	r0, [sp, #68]	; 0x44
   54c7c:	bl	4e5c <free@plt>
   54c80:	ldr	r1, [sp, #44]	; 0x2c
   54c84:	ldr	r2, [sp, #148]	; 0x94
   54c88:	mov	r0, r4
   54c8c:	ldr	r3, [r1]
   54c90:	cmp	r2, r3
   54c94:	bne	54f50 <fputs@plt+0x4f938>
   54c98:	add	sp, sp, #156	; 0x9c
   54c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54ca0:	bl	77b7c <fputs@plt+0x72564>
   54ca4:	cmp	r0, #6
   54ca8:	bgt	54e14 <fputs@plt+0x4f7fc>
   54cac:	add	r4, sp, #80	; 0x50
   54cb0:	mov	r1, r4
   54cb4:	ldr	r0, [sp, #16]
   54cb8:	bl	5be60 <fputs@plt+0x56848>
   54cbc:	subs	r4, r0, #0
   54cc0:	bge	54af4 <fputs@plt+0x4f4dc>
   54cc4:	cmn	r4, #99	; 0x63
   54cc8:	movne	r5, #3
   54ccc:	moveq	r5, #7
   54cd0:	bl	77b7c <fputs@plt+0x72564>
   54cd4:	cmp	r5, r0
   54cd8:	bgt	54c78 <fputs@plt+0x4f660>
   54cdc:	rsb	r0, r4, #0
   54ce0:	bl	4ab4 <strerror@plt>
   54ce4:	ldr	lr, [pc, #764]	; 54fe8 <fputs@plt+0x4f9d0>
   54ce8:	ldr	ip, [pc, #764]	; 54fec <fputs@plt+0x4f9d4>
   54cec:	mov	r1, #0
   54cf0:	ldr	r2, [pc, #760]	; 54ff0 <fputs@plt+0x4f9d8>
   54cf4:	add	lr, pc, lr
   54cf8:	add	ip, pc, ip
   54cfc:	movw	r3, #433	; 0x1b1
   54d00:	add	r2, pc, r2
   54d04:	b	54eb4 <fputs@plt+0x4f89c>
   54d08:	mov	r0, r4
   54d0c:	mov	r1, r5
   54d10:	mov	r2, #1
   54d14:	bl	783ac <fputs@plt+0x72d94>
   54d18:	cmp	r0, #0
   54d1c:	beq	54c18 <fputs@plt+0x4f600>
   54d20:	ldr	r2, [pc, #716]	; 54ff4 <fputs@plt+0x4f9dc>
   54d24:	mov	r3, fp
   54d28:	str	r6, [sp]
   54d2c:	mov	r0, r9
   54d30:	str	r4, [sp, #4]
   54d34:	mov	r1, #1
   54d38:	add	r2, pc, r2
   54d3c:	bl	527c <__fprintf_chk@plt>
   54d40:	ldr	r3, [sp, #64]	; 0x40
   54d44:	mov	r2, #0
   54d48:	add	r7, r7, #1
   54d4c:	str	r2, [sp]
   54d50:	sub	r3, r3, #1
   54d54:	str	r7, [sp, #4]
   54d58:	rsb	r3, r6, r3
   54d5c:	add	r1, r6, #5
   54d60:	str	r3, [sp, #8]
   54d64:	mov	r0, r9
   54d68:	mov	r3, #8
   54d6c:	bl	54504 <fputs@plt+0x4eeec>
   54d70:	mov	r0, sl
   54d74:	mov	r1, r9
   54d78:	bl	5618 <fputs@plt>
   54d7c:	b	54b90 <fputs@plt+0x4f578>
   54d80:	ldr	sl, [sp, #28]
   54d84:	mov	fp, sl
   54d88:	b	54c00 <fputs@plt+0x4f5e8>
   54d8c:	ldr	sl, [sp, #48]	; 0x30
   54d90:	mov	fp, sl
   54d94:	b	54c00 <fputs@plt+0x4f5e8>
   54d98:	bne	54e84 <fputs@plt+0x4f86c>
   54d9c:	tst	r8, #32
   54da0:	bne	54ecc <fputs@plt+0x4f8b4>
   54da4:	mov	r4, #0
   54da8:	b	54c78 <fputs@plt+0x4f660>
   54dac:	bl	7017c <fputs@plt+0x6ab64>
   54db0:	b	54b20 <fputs@plt+0x4f508>
   54db4:	bl	77b7c <fputs@plt+0x72564>
   54db8:	cmp	r0, #2
   54dbc:	ble	54df0 <fputs@plt+0x4f7d8>
   54dc0:	ldr	lr, [pc, #560]	; 54ff8 <fputs@plt+0x4f9e0>
   54dc4:	mov	r0, #3
   54dc8:	ldr	ip, [pc, #556]	; 54ffc <fputs@plt+0x4f9e4>
   54dcc:	mov	r1, #0
   54dd0:	ldr	r2, [pc, #552]	; 55000 <fputs@plt+0x4f9e8>
   54dd4:	add	lr, pc, lr
   54dd8:	add	ip, pc, ip
   54ddc:	movw	r3, #455	; 0x1c7
   54de0:	add	r2, pc, r2
   54de4:	str	lr, [sp]
   54de8:	str	ip, [sp, #4]
   54dec:	bl	76de4 <fputs@plt+0x717cc>
   54df0:	mvn	r4, #21
   54df4:	b	54c78 <fputs@plt+0x4f660>
   54df8:	bl	77b7c <fputs@plt+0x72564>
   54dfc:	cmp	r0, #6
   54e00:	bgt	54f1c <fputs@plt+0x4f904>
   54e04:	add	r4, sp, #80	; 0x50
   54e08:	ldr	r0, [sp, #72]	; 0x48
   54e0c:	bl	4e5c <free@plt>
   54e10:	b	54cb0 <fputs@plt+0x4f698>
   54e14:	ldr	lr, [pc, #488]	; 55004 <fputs@plt+0x4f9ec>
   54e18:	mov	r0, #7
   54e1c:	ldr	ip, [pc, #484]	; 55008 <fputs@plt+0x4f9f0>
   54e20:	mov	r1, #0
   54e24:	ldr	r2, [pc, #480]	; 5500c <fputs@plt+0x4f9f4>
   54e28:	add	lr, pc, lr
   54e2c:	add	ip, pc, ip
   54e30:	movw	r3, #410	; 0x19a
   54e34:	add	r2, pc, r2
   54e38:	str	lr, [sp]
   54e3c:	str	ip, [sp, #4]
   54e40:	bl	76de4 <fputs@plt+0x717cc>
   54e44:	b	54cac <fputs@plt+0x4f694>
   54e48:	bl	77b7c <fputs@plt+0x72564>
   54e4c:	cmp	r0, #2
   54e50:	ble	54c78 <fputs@plt+0x4f660>
   54e54:	ldr	lr, [pc, #436]	; 55010 <fputs@plt+0x4f9f8>
   54e58:	mov	r1, r4
   54e5c:	ldr	ip, [pc, #432]	; 55014 <fputs@plt+0x4f9fc>
   54e60:	mov	r0, #3
   54e64:	ldr	r2, [pc, #428]	; 55018 <fputs@plt+0x4fa00>
   54e68:	add	lr, pc, lr
   54e6c:	add	ip, pc, ip
   54e70:	mov	r3, #440	; 0x1b8
   54e74:	add	r2, pc, r2
   54e78:	str	lr, [sp]
   54e7c:	str	ip, [sp, #4]
   54e80:	bl	76de4 <fputs@plt+0x717cc>
   54e84:	mov	r4, r0
   54e88:	b	54c78 <fputs@plt+0x4f660>
   54e8c:	rsb	r0, r4, #0
   54e90:	bl	4ab4 <strerror@plt>
   54e94:	ldr	lr, [pc, #384]	; 5501c <fputs@plt+0x4fa04>
   54e98:	ldr	ip, [pc, #384]	; 55020 <fputs@plt+0x4fa08>
   54e9c:	mov	r1, #0
   54ea0:	ldr	r2, [pc, #380]	; 55024 <fputs@plt+0x4fa0c>
   54ea4:	add	lr, pc, lr
   54ea8:	add	ip, pc, ip
   54eac:	movw	r3, #413	; 0x19d
   54eb0:	add	r2, pc, r2
   54eb4:	str	r0, [sp, #8]
   54eb8:	mov	r0, r5
   54ebc:	str	lr, [sp]
   54ec0:	str	ip, [sp, #4]
   54ec4:	bl	76de4 <fputs@plt+0x717cc>
   54ec8:	b	54c78 <fputs@plt+0x4f660>
   54ecc:	mov	r0, r9
   54ed0:	ldr	r1, [sp, #16]
   54ed4:	bl	548d4 <fputs@plt+0x4f2bc>
   54ed8:	b	54da4 <fputs@plt+0x4f78c>
   54edc:	bl	77b7c <fputs@plt+0x72564>
   54ee0:	cmp	r0, #6
   54ee4:	ble	54e08 <fputs@plt+0x4f7f0>
   54ee8:	ldr	lr, [pc, #312]	; 55028 <fputs@plt+0x4fa10>
   54eec:	mov	r1, r5
   54ef0:	ldr	ip, [pc, #308]	; 5502c <fputs@plt+0x4fa14>
   54ef4:	mov	r0, #7
   54ef8:	ldr	r2, [pc, #304]	; 55030 <fputs@plt+0x4fa18>
   54efc:	add	lr, pc, lr
   54f00:	add	ip, pc, ip
   54f04:	movw	r3, #425	; 0x1a9
   54f08:	add	r2, pc, r2
   54f0c:	str	lr, [sp]
   54f10:	str	ip, [sp, #4]
   54f14:	bl	76de4 <fputs@plt+0x717cc>
   54f18:	b	54e08 <fputs@plt+0x4f7f0>
   54f1c:	ldr	lr, [pc, #272]	; 55034 <fputs@plt+0x4fa1c>
   54f20:	mov	r1, r4
   54f24:	ldr	ip, [pc, #268]	; 55038 <fputs@plt+0x4fa20>
   54f28:	mov	r0, #7
   54f2c:	ldr	r2, [pc, #264]	; 5503c <fputs@plt+0x4fa24>
   54f30:	add	lr, pc, lr
   54f34:	add	ip, pc, ip
   54f38:	movw	r3, #421	; 0x1a5
   54f3c:	add	r2, pc, r2
   54f40:	str	lr, [sp]
   54f44:	str	ip, [sp, #4]
   54f48:	bl	76de4 <fputs@plt+0x717cc>
   54f4c:	b	54e04 <fputs@plt+0x4f7ec>
   54f50:	bl	524c <__stack_chk_fail@plt>
   54f54:	mov	r4, r0
   54f58:	ldr	r0, [sp, #68]	; 0x44
   54f5c:	bl	4e5c <free@plt>
   54f60:	mov	r0, r4
   54f64:	bl	54f8 <_Unwind_Resume@plt>
   54f68:	ldr	r0, [pc, #208]	; 55040 <fputs@plt+0x4fa28>
   54f6c:	movw	r2, #403	; 0x193
   54f70:	ldr	r1, [pc, #204]	; 55044 <fputs@plt+0x4fa2c>
   54f74:	ldr	r3, [pc, #204]	; 55048 <fputs@plt+0x4fa30>
   54f78:	add	r0, pc, r0
   54f7c:	add	r1, pc, r1
   54f80:	add	r3, pc, r3
   54f84:	bl	76bb0 <fputs@plt+0x71598>
   54f88:	mov	r4, r0
   54f8c:	ldr	r0, [sp, #72]	; 0x48
   54f90:	bl	4e5c <free@plt>
   54f94:	b	54f58 <fputs@plt+0x4f940>
   54f98:	ldr	r0, [pc, #172]	; 5504c <fputs@plt+0x4fa34>
   54f9c:	mov	r2, #404	; 0x194
   54fa0:	ldr	r1, [pc, #168]	; 55050 <fputs@plt+0x4fa38>
   54fa4:	ldr	r3, [pc, #168]	; 55054 <fputs@plt+0x4fa3c>
   54fa8:	add	r0, pc, r0
   54fac:	add	r1, pc, r1
   54fb0:	add	r3, pc, r3
   54fb4:	bl	76bb0 <fputs@plt+0x71598>
   54fb8:	andeq	ip, r5, r4, asr r1
   54fbc:	andeq	r0, r0, r0, asr #8
   54fc0:	andeq	fp, r3, r0, asr #11
   54fc4:	strdeq	fp, [r3], -r4
   54fc8:	andeq	fp, r3, r0, lsr r6
   54fcc:	andeq	r5, r3, ip, lsr #18
   54fd0:	andeq	fp, r3, r8, lsr #12
   54fd4:	andeq	r5, r3, r0, lsr #18
   54fd8:	andeq	ip, r2, ip, lsl #17
   54fdc:	muleq	r2, ip, r8
   54fe0:	strdeq	r5, [r3], -ip
   54fe4:	andeq	fp, r3, r8, asr #10
   54fe8:	muleq	r3, r4, sl
   54fec:	andeq	fp, r3, r8, lsr #8
   54ff0:	andeq	fp, r3, r8, lsr #5
   54ff4:	andeq	fp, r3, r4, asr r4
   54ff8:			; <UNDEFINED> instruction: 0x0003b9b4
   54ffc:	muleq	r3, r8, r3
   55000:	andeq	fp, r3, r8, asr #3
   55004:	andeq	fp, r3, r0, ror #18
   55008:	andeq	fp, r3, r8, lsr r2
   5500c:	andeq	fp, r3, r4, ror r1
   55010:	andeq	fp, r3, r0, lsr #18
   55014:	ldrdeq	fp, [r3], -ip
   55018:	andeq	fp, r3, r4, lsr r1
   5501c:	andeq	fp, r3, r4, ror #17
   55020:	andeq	fp, r3, r0, ror #3
   55024:	strdeq	fp, [r3], -r8
   55028:	andeq	fp, r3, ip, lsl #17
   5502c:	strdeq	fp, [r3], -r8
   55030:	andeq	fp, r3, r0, lsr #1
   55034:	andeq	fp, r3, r8, asr r8
   55038:	muleq	r3, ip, r1
   5503c:	andeq	fp, r3, ip, rrx
   55040:	andeq	fp, r2, r0, ror #19
   55044:	andeq	fp, r3, ip, lsr #32
   55048:	andeq	fp, r3, ip, lsl #15
   5504c:	strdeq	sl, [r3], -ip
   55050:	strdeq	sl, [r3], -ip
   55054:	andeq	fp, r3, ip, asr r7
   55058:	cmp	r0, #0
   5505c:	push	{r3, lr}
   55060:	beq	55090 <fputs@plt+0x4fa78>
   55064:	ands	r2, r2, #1
   55068:	bne	55088 <fputs@plt+0x4fa70>
   5506c:	cmp	r1, #300	; 0x12c
   55070:	bcs	55080 <fputs@plt+0x4fa68>
   55074:	mov	r2, #1
   55078:	pop	{r3, lr}
   5507c:	b	783ac <fputs@plt+0x72d94>
   55080:	mov	r0, r2
   55084:	pop	{r3, pc}
   55088:	mov	r0, #1
   5508c:	pop	{r3, pc}
   55090:	ldr	r0, [pc, #24]	; 550b0 <fputs@plt+0x4fa98>
   55094:	mov	r2, #97	; 0x61
   55098:	ldr	r1, [pc, #20]	; 550b4 <fputs@plt+0x4fa9c>
   5509c:	ldr	r3, [pc, #20]	; 550b8 <fputs@plt+0x4faa0>
   550a0:	add	r0, pc, r0
   550a4:	add	r1, pc, r1
   550a8:	add	r3, pc, r3
   550ac:	bl	76bb0 <fputs@plt+0x71598>
   550b0:	ldrdeq	lr, [r3], -r0
   550b4:	andeq	sl, r3, r4, lsl #30
   550b8:	andeq	sl, r3, r0, asr lr
   550bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   550c0:	sub	sp, sp, #284	; 0x11c
   550c4:	ldr	ip, [pc, #2340]	; 559f0 <fputs@plt+0x503d8>
   550c8:	cmp	r0, #0
   550cc:	str	r0, [sp, #32]
   550d0:	mov	r4, r1
   550d4:	ldr	r0, [pc, #2328]	; 559f4 <fputs@plt+0x503dc>
   550d8:	add	ip, pc, ip
   550dc:	str	r2, [sp, #28]
   550e0:	str	ip, [sp, #20]
   550e4:	str	r3, [sp, #40]	; 0x28
   550e8:	mov	r3, #0
   550ec:	ldr	r0, [ip, r0]
   550f0:	str	r3, [sp, #68]	; 0x44
   550f4:	str	r3, [sp, #72]	; 0x48
   550f8:	ldr	r2, [r0]
   550fc:	str	r0, [sp, #24]
   55100:	str	r3, [sp, #76]	; 0x4c
   55104:	str	r3, [sp, #80]	; 0x50
   55108:	str	r2, [sp, #276]	; 0x114
   5510c:	str	r3, [sp, #84]	; 0x54
   55110:	str	r3, [sp, #88]	; 0x58
   55114:	str	r3, [sp, #92]	; 0x5c
   55118:	str	r3, [sp, #96]	; 0x60
   5511c:	str	r3, [sp, #100]	; 0x64
   55120:	str	r3, [sp, #104]	; 0x68
   55124:	str	r3, [sp, #108]	; 0x6c
   55128:	str	r3, [sp, #112]	; 0x70
   5512c:	str	r3, [sp, #116]	; 0x74
   55130:	str	r3, [sp, #120]	; 0x78
   55134:	str	r3, [sp, #124]	; 0x7c
   55138:	str	r3, [sp, #128]	; 0x80
   5513c:	str	r3, [sp, #132]	; 0x84
   55140:	str	r3, [sp, #136]	; 0x88
   55144:	beq	559d0 <fputs@plt+0x503b8>
   55148:	cmp	r4, #0
   5514c:	beq	559b0 <fputs@plt+0x50398>
   55150:	ldr	r2, [sp, #320]	; 0x140
   55154:	movw	r1, #301	; 0x12d
   55158:	mov	r0, r4
   5515c:	tst	r2, #9
   55160:	movne	r1, #0
   55164:	bl	5d81c <fputs@plt+0x58204>
   55168:	mov	r0, r4
   5516c:	bl	5c8bc <fputs@plt+0x572a4>
   55170:	ldr	r9, [pc, #2176]	; 559f8 <fputs@plt+0x503e0>
   55174:	add	r5, sp, #60	; 0x3c
   55178:	ldr	r3, [pc, #2172]	; 559fc <fputs@plt+0x503e4>
   5517c:	add	r6, sp, #64	; 0x40
   55180:	ldr	ip, [pc, #2168]	; 55a00 <fputs@plt+0x503e8>
   55184:	add	r9, pc, r9
   55188:	add	r3, pc, r3
   5518c:	ldr	r1, [pc, #2160]	; 55a04 <fputs@plt+0x503ec>
   55190:	str	r3, [sp, #16]
   55194:	add	ip, pc, ip
   55198:	ldr	r2, [pc, #2152]	; 55a08 <fputs@plt+0x503f0>
   5519c:	add	r1, pc, r1
   551a0:	ldr	r3, [pc, #2148]	; 55a0c <fputs@plt+0x503f4>
   551a4:	add	r2, pc, r2
   551a8:	str	ip, [sp, #36]	; 0x24
   551ac:	add	r3, pc, r3
   551b0:	str	r1, [sp, #44]	; 0x2c
   551b4:	str	r2, [sp, #48]	; 0x30
   551b8:	str	r3, [sp, #52]	; 0x34
   551bc:	add	r8, sp, #100	; 0x64
   551c0:	add	r7, sp, #136	; 0x88
   551c4:	add	fp, sp, #68	; 0x44
   551c8:	add	sl, sp, #104	; 0x68
   551cc:	mov	r0, r4
   551d0:	mov	r1, r5
   551d4:	mov	r2, r6
   551d8:	bl	5c68c <fputs@plt+0x57074>
   551dc:	cmp	r0, #0
   551e0:	ble	553b8 <fputs@plt+0x4fda0>
   551e4:	ldr	r0, [sp, #60]	; 0x3c
   551e8:	mov	r2, r9
   551ec:	ldr	r1, [sp, #64]	; 0x40
   551f0:	mov	r3, r8
   551f4:	str	r7, [sp]
   551f8:	bl	5438c <fputs@plt+0x4ed74>
   551fc:	cmp	r0, #0
   55200:	blt	5534c <fputs@plt+0x4fd34>
   55204:	bne	551cc <fputs@plt+0x4fbb4>
   55208:	ldr	r0, [sp, #60]	; 0x3c
   5520c:	mov	r3, fp
   55210:	ldr	r2, [sp, #16]
   55214:	ldr	r1, [sp, #64]	; 0x40
   55218:	str	sl, [sp]
   5521c:	bl	5438c <fputs@plt+0x4ed74>
   55220:	cmp	r0, #0
   55224:	blt	5534c <fputs@plt+0x4fd34>
   55228:	bne	551cc <fputs@plt+0x4fbb4>
   5522c:	add	r3, sp, #108	; 0x6c
   55230:	ldr	r0, [sp, #60]	; 0x3c
   55234:	str	r3, [sp]
   55238:	add	r3, sp, #72	; 0x48
   5523c:	ldr	r1, [sp, #64]	; 0x40
   55240:	ldr	r2, [sp, #36]	; 0x24
   55244:	bl	5438c <fputs@plt+0x4ed74>
   55248:	cmp	r0, #0
   5524c:	blt	5534c <fputs@plt+0x4fd34>
   55250:	bne	551c8 <fputs@plt+0x4fbb0>
   55254:	add	r3, sp, #112	; 0x70
   55258:	ldr	r0, [sp, #60]	; 0x3c
   5525c:	str	r3, [sp]
   55260:	add	r3, sp, #76	; 0x4c
   55264:	ldr	r1, [sp, #64]	; 0x40
   55268:	ldr	r2, [sp, #44]	; 0x2c
   5526c:	bl	5438c <fputs@plt+0x4ed74>
   55270:	cmp	r0, #0
   55274:	blt	5534c <fputs@plt+0x4fd34>
   55278:	bne	551c4 <fputs@plt+0x4fbac>
   5527c:	add	r3, sp, #116	; 0x74
   55280:	ldr	r0, [sp, #60]	; 0x3c
   55284:	str	r3, [sp]
   55288:	add	r3, sp, #80	; 0x50
   5528c:	ldr	r1, [sp, #64]	; 0x40
   55290:	ldr	r2, [sp, #48]	; 0x30
   55294:	bl	5438c <fputs@plt+0x4ed74>
   55298:	cmp	r0, #0
   5529c:	blt	5534c <fputs@plt+0x4fd34>
   552a0:	bne	551c0 <fputs@plt+0x4fba8>
   552a4:	add	r3, sp, #120	; 0x78
   552a8:	ldr	r0, [sp, #60]	; 0x3c
   552ac:	str	r3, [sp]
   552b0:	add	r3, sp, #84	; 0x54
   552b4:	ldr	r1, [sp, #64]	; 0x40
   552b8:	ldr	r2, [sp, #52]	; 0x34
   552bc:	bl	5438c <fputs@plt+0x4ed74>
   552c0:	cmp	r0, #0
   552c4:	blt	5534c <fputs@plt+0x4fd34>
   552c8:	bne	551bc <fputs@plt+0x4fba4>
   552cc:	add	r2, sp, #128	; 0x80
   552d0:	str	r2, [sp]
   552d4:	ldr	r2, [pc, #1844]	; 55a10 <fputs@plt+0x503f8>
   552d8:	add	r3, sp, #92	; 0x5c
   552dc:	ldr	r0, [sp, #60]	; 0x3c
   552e0:	ldr	r1, [sp, #64]	; 0x40
   552e4:	add	r2, pc, r2
   552e8:	bl	5438c <fputs@plt+0x4ed74>
   552ec:	cmp	r0, #0
   552f0:	blt	5534c <fputs@plt+0x4fd34>
   552f4:	bne	551bc <fputs@plt+0x4fba4>
   552f8:	add	r2, sp, #132	; 0x84
   552fc:	str	r2, [sp]
   55300:	ldr	r2, [pc, #1804]	; 55a14 <fputs@plt+0x503fc>
   55304:	add	r3, sp, #96	; 0x60
   55308:	ldr	r0, [sp, #60]	; 0x3c
   5530c:	ldr	r1, [sp, #64]	; 0x40
   55310:	add	r2, pc, r2
   55314:	bl	5438c <fputs@plt+0x4ed74>
   55318:	cmp	r0, #0
   5531c:	blt	5534c <fputs@plt+0x4fd34>
   55320:	bne	551bc <fputs@plt+0x4fba4>
   55324:	add	r2, sp, #124	; 0x7c
   55328:	str	r2, [sp]
   5532c:	ldr	r2, [pc, #1764]	; 55a18 <fputs@plt+0x50400>
   55330:	add	r3, sp, #88	; 0x58
   55334:	ldr	r0, [sp, #60]	; 0x3c
   55338:	ldr	r1, [sp, #64]	; 0x40
   5533c:	add	r2, pc, r2
   55340:	bl	5438c <fputs@plt+0x4ed74>
   55344:	cmp	r0, #0
   55348:	bge	551bc <fputs@plt+0x4fba4>
   5534c:	mov	r6, r0
   55350:	ldr	r0, [sp, #100]	; 0x64
   55354:	bl	4e5c <free@plt>
   55358:	ldr	r0, [sp, #96]	; 0x60
   5535c:	bl	4e5c <free@plt>
   55360:	ldr	r0, [sp, #92]	; 0x5c
   55364:	bl	4e5c <free@plt>
   55368:	ldr	r0, [sp, #88]	; 0x58
   5536c:	bl	4e5c <free@plt>
   55370:	ldr	r0, [sp, #84]	; 0x54
   55374:	bl	4e5c <free@plt>
   55378:	ldr	r0, [sp, #80]	; 0x50
   5537c:	bl	4e5c <free@plt>
   55380:	ldr	r0, [sp, #76]	; 0x4c
   55384:	bl	4e5c <free@plt>
   55388:	ldr	r0, [sp, #72]	; 0x48
   5538c:	bl	4e5c <free@plt>
   55390:	ldr	r0, [sp, #68]	; 0x44
   55394:	bl	4e5c <free@plt>
   55398:	ldr	ip, [sp, #24]
   5539c:	ldr	r2, [sp, #276]	; 0x114
   553a0:	mov	r0, r6
   553a4:	ldr	r3, [ip]
   553a8:	cmp	r2, r3
   553ac:	bne	55958 <fputs@plt+0x50340>
   553b0:	add	sp, sp, #284	; 0x11c
   553b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   553b8:	bne	5534c <fputs@plt+0x4fd34>
   553bc:	ldr	r6, [sp, #88]	; 0x58
   553c0:	cmp	r6, #0
   553c4:	beq	55350 <fputs@plt+0x4fd38>
   553c8:	ldr	ip, [sp, #320]	; 0x140
   553cc:	ands	r5, ip, #1
   553d0:	beq	554f8 <fputs@plt+0x4fee0>
   553d4:	ldr	r3, [sp, #136]	; 0x88
   553d8:	cmp	r3, #1
   553dc:	movne	r8, #6
   553e0:	beq	556bc <fputs@plt+0x500a4>
   553e4:	ldr	r1, [sp, #28]
   553e8:	cmp	r1, #3
   553ec:	beq	55508 <fputs@plt+0x4fef0>
   553f0:	ldr	r2, [sp, #320]	; 0x140
   553f4:	tst	r2, #128	; 0x80
   553f8:	bne	554d4 <fputs@plt+0x4febc>
   553fc:	ldr	r3, [pc, #1560]	; 55a1c <fputs@plt+0x50404>
   55400:	ldr	r1, [sp, #20]
   55404:	ldr	r7, [r1, r3]
   55408:	ldr	r0, [sp, #92]	; 0x5c
   5540c:	add	r6, sp, #144	; 0x90
   55410:	cmp	r0, #0
   55414:	beq	556dc <fputs@plt+0x500c4>
   55418:	mov	r1, r6
   5541c:	bl	66660 <fputs@plt+0x61048>
   55420:	cmp	r0, #0
   55424:	blt	556dc <fputs@plt+0x500c4>
   55428:	ldrd	r0, [sp, #144]	; 0x90
   5542c:	movw	r2, #16960	; 0x4240
   55430:	mov	r3, #0
   55434:	movt	r2, #15
   55438:	bl	7fb48 <fputs@plt+0x7a530>
   5543c:	ldr	r2, [sp, #28]
   55440:	cmp	r2, #1
   55444:	str	r0, [sp, #140]	; 0x8c
   55448:	beq	5577c <fputs@plt+0x50164>
   5544c:	cmp	r2, #2
   55450:	bne	55730 <fputs@plt+0x50118>
   55454:	add	r0, sp, #140	; 0x8c
   55458:	add	r1, sp, #168	; 0xa8
   5545c:	blx	r7
   55460:	add	r6, sp, #212	; 0xd4
   55464:	ldr	r2, [pc, #1460]	; 55a20 <fputs@plt+0x50408>
   55468:	mov	r3, r0
   5546c:	mov	r1, #64	; 0x40
   55470:	add	r2, pc, r2
   55474:	mov	r0, r6
   55478:	bl	5360 <strftime@plt>
   5547c:	cmp	r0, #0
   55480:	ble	554e4 <fputs@plt+0x4fecc>
   55484:	mov	r0, r6
   55488:	bl	4fc4 <strlen@plt>
   5548c:	ldr	ip, [pc, #1424]	; 55a24 <fputs@plt+0x5040c>
   55490:	movw	r2, #16960	; 0x4240
   55494:	mov	r3, #0
   55498:	movt	r2, #15
   5549c:	add	ip, pc, ip
   554a0:	str	ip, [sp]
   554a4:	mov	r7, r0
   554a8:	ldrd	r0, [sp, #144]	; 0x90
   554ac:	bl	7fb48 <fputs@plt+0x7a530>
   554b0:	add	r9, r6, r7
   554b4:	rsb	r7, r7, #64	; 0x40
   554b8:	mov	r0, r9
   554bc:	mov	r1, r7
   554c0:	strd	r2, [sp, #8]
   554c4:	mov	r2, #1
   554c8:	mvn	r3, #0
   554cc:	bl	5150 <__snprintf_chk@plt>
   554d0:	b	55760 <fputs@plt+0x50148>
   554d4:	ldr	r3, [pc, #1356]	; 55a28 <fputs@plt+0x50410>
   554d8:	ldr	ip, [sp, #20]
   554dc:	ldr	r7, [ip, r3]
   554e0:	b	55408 <fputs@plt+0x4fdf0>
   554e4:	bl	77b7c <fputs@plt+0x72564>
   554e8:	cmp	r0, #2
   554ec:	bgt	557a8 <fputs@plt+0x50190>
   554f0:	mvn	r6, #21
   554f4:	b	55350 <fputs@plt+0x4fd38>
   554f8:	add	r0, sp, #88	; 0x58
   554fc:	add	r1, sp, #124	; 0x7c
   55500:	bl	6bbbc <fputs@plt+0x665a4>
   55504:	b	553d4 <fputs@plt+0x4fdbc>
   55508:	ldr	r0, [sp, #96]	; 0x60
   5550c:	add	r6, sp, #168	; 0xa8
   55510:	cmp	r0, #0
   55514:	beq	5589c <fputs@plt+0x50284>
   55518:	mov	r1, r6
   5551c:	bl	66660 <fputs@plt+0x61048>
   55520:	cmp	r0, #0
   55524:	blt	5589c <fputs@plt+0x50284>
   55528:	ldrd	r6, [sp, #168]	; 0xa8
   5552c:	mov	r3, #0
   55530:	movw	r2, #16960	; 0x4240
   55534:	movt	r2, #15
   55538:	ldr	r9, [pc, #1260]	; 55a2c <fputs@plt+0x50414>
   5553c:	mov	r0, r6
   55540:	mov	r1, r7
   55544:	bl	7fb48 <fputs@plt+0x7a530>
   55548:	movw	r2, #16960	; 0x4240
   5554c:	mov	r3, #0
   55550:	movt	r2, #15
   55554:	add	r9, pc, r9
   55558:	strd	r0, [sp]
   5555c:	mov	r0, r6
   55560:	mov	r1, r7
   55564:	bl	7fb48 <fputs@plt+0x7a530>
   55568:	ldr	r0, [sp, #32]
   5556c:	mov	r1, #1
   55570:	strd	r2, [sp, #8]
   55574:	mov	r2, r9
   55578:	bl	527c <__fprintf_chk@plt>
   5557c:	mov	r6, #14
   55580:	ldr	r0, [sp, #68]	; 0x44
   55584:	cmp	r0, #0
   55588:	beq	555a0 <fputs@plt+0x4ff88>
   5558c:	ldr	r1, [sp, #104]	; 0x68
   55590:	ldr	r2, [sp, #320]	; 0x140
   55594:	bl	55058 <fputs@plt+0x4fa40>
   55598:	cmp	r0, #0
   5559c:	bne	5586c <fputs@plt+0x50254>
   555a0:	ldr	r0, [sp, #72]	; 0x48
   555a4:	cmp	r0, #0
   555a8:	beq	555c0 <fputs@plt+0x4ffa8>
   555ac:	ldr	r1, [sp, #108]	; 0x6c
   555b0:	ldr	r2, [sp, #320]	; 0x140
   555b4:	bl	55058 <fputs@plt+0x4fa40>
   555b8:	cmp	r0, #0
   555bc:	bne	5583c <fputs@plt+0x50224>
   555c0:	ldr	r0, [sp, #76]	; 0x4c
   555c4:	cmp	r0, #0
   555c8:	beq	555e0 <fputs@plt+0x4ffc8>
   555cc:	ldr	r1, [sp, #112]	; 0x70
   555d0:	ldr	r2, [sp, #320]	; 0x140
   555d4:	bl	55058 <fputs@plt+0x4fa40>
   555d8:	cmp	r0, #0
   555dc:	bne	5580c <fputs@plt+0x501f4>
   555e0:	ldr	r0, [pc, #1096]	; 55a30 <fputs@plt+0x50418>
   555e4:	mov	r1, #1
   555e8:	mov	r2, #8
   555ec:	ldr	r3, [sp, #32]
   555f0:	add	r0, pc, r0
   555f4:	bl	51bc <fwrite@plt>
   555f8:	ldr	r0, [sp, #80]	; 0x50
   555fc:	cmp	r0, #0
   55600:	beq	55618 <fputs@plt+0x50000>
   55604:	ldr	r1, [sp, #116]	; 0x74
   55608:	ldr	r2, [sp, #320]	; 0x140
   5560c:	bl	55058 <fputs@plt+0x4fa40>
   55610:	cmp	r0, #0
   55614:	bne	558f8 <fputs@plt+0x502e0>
   55618:	ldr	r0, [sp, #84]	; 0x54
   5561c:	cmp	r0, #0
   55620:	beq	55638 <fputs@plt+0x50020>
   55624:	ldr	r1, [sp, #120]	; 0x78
   55628:	ldr	r2, [sp, #320]	; 0x140
   5562c:	bl	55058 <fputs@plt+0x4fa40>
   55630:	cmp	r0, #0
   55634:	bne	55928 <fputs@plt+0x50310>
   55638:	cmp	r5, #0
   5563c:	bne	5565c <fputs@plt+0x50044>
   55640:	ldr	r5, [sp, #124]	; 0x7c
   55644:	mov	r2, #1
   55648:	ldr	r0, [sp, #88]	; 0x58
   5564c:	mov	r1, r5
   55650:	bl	783ac <fputs@plt+0x72d94>
   55654:	subs	r3, r0, #0
   55658:	beq	557dc <fputs@plt+0x501c4>
   5565c:	ldr	r0, [pc, #976]	; 55a34 <fputs@plt+0x5041c>
   55660:	mov	r1, #1
   55664:	mov	r2, #2
   55668:	ldr	r3, [sp, #32]
   5566c:	add	r0, pc, r0
   55670:	bl	51bc <fwrite@plt>
   55674:	ldr	r3, [sp, #88]	; 0x58
   55678:	add	r1, r6, #2
   5567c:	ldr	ip, [sp, #124]	; 0x7c
   55680:	ldr	r2, [sp, #40]	; 0x28
   55684:	str	r3, [sp, #4]
   55688:	str	r8, [sp]
   5568c:	ldr	r0, [sp, #32]
   55690:	ldr	r3, [sp, #320]	; 0x140
   55694:	str	ip, [sp, #8]
   55698:	bl	54504 <fputs@plt+0x4eeec>
   5569c:	mov	r6, r0
   556a0:	ldr	r3, [sp, #320]	; 0x140
   556a4:	tst	r3, #32
   556a8:	beq	55350 <fputs@plt+0x4fd38>
   556ac:	ldr	r0, [sp, #32]
   556b0:	mov	r1, r4
   556b4:	bl	548d4 <fputs@plt+0x4f2bc>
   556b8:	b	55350 <fputs@plt+0x4fd38>
   556bc:	ldr	r3, [sp, #100]	; 0x64
   556c0:	ldrb	r3, [r3]
   556c4:	sub	r3, r3, #48	; 0x30
   556c8:	uxtb	r8, r3
   556cc:	cmp	r8, #7
   556d0:	movls	r8, r3
   556d4:	movhi	r8, #6
   556d8:	b	553e4 <fputs@plt+0x4fdcc>
   556dc:	mov	r1, r6
   556e0:	mov	r0, r4
   556e4:	bl	5be60 <fputs@plt+0x56848>
   556e8:	subs	r6, r0, #0
   556ec:	bge	55428 <fputs@plt+0x4fe10>
   556f0:	bl	77b7c <fputs@plt+0x72564>
   556f4:	cmp	r0, #2
   556f8:	ble	55350 <fputs@plt+0x4fd38>
   556fc:	ldr	lr, [pc, #820]	; 55a38 <fputs@plt+0x50420>
   55700:	mov	r1, r6
   55704:	ldr	ip, [pc, #816]	; 55a3c <fputs@plt+0x50424>
   55708:	mov	r0, #3
   5570c:	ldr	r2, [pc, #812]	; 55a40 <fputs@plt+0x50428>
   55710:	add	lr, pc, lr
   55714:	add	ip, pc, ip
   55718:	mov	r3, #324	; 0x144
   5571c:	add	r2, pc, r2
   55720:	str	lr, [sp]
   55724:	str	ip, [sp, #4]
   55728:	bl	76de4 <fputs@plt+0x717cc>
   5572c:	b	5534c <fputs@plt+0x4fd34>
   55730:	add	r0, sp, #140	; 0x8c
   55734:	add	r1, sp, #168	; 0xa8
   55738:	blx	r7
   5573c:	add	r6, sp, #212	; 0xd4
   55740:	ldr	r2, [pc, #764]	; 55a44 <fputs@plt+0x5042c>
   55744:	mov	r3, r0
   55748:	mov	r1, #64	; 0x40
   5574c:	add	r2, pc, r2
   55750:	mov	r0, r6
   55754:	bl	5360 <strftime@plt>
   55758:	cmp	r0, #0
   5575c:	ble	554e4 <fputs@plt+0x4fecc>
   55760:	mov	r0, r6
   55764:	ldr	r1, [sp, #32]
   55768:	bl	5618 <fputs@plt>
   5576c:	mov	r0, r6
   55770:	bl	4fc4 <strlen@plt>
   55774:	mov	r6, r0
   55778:	b	55580 <fputs@plt+0x4ff68>
   5577c:	add	r0, sp, #140	; 0x8c
   55780:	add	r1, sp, #168	; 0xa8
   55784:	blx	r7
   55788:	add	r6, sp, #212	; 0xd4
   5578c:	ldr	r2, [pc, #692]	; 55a48 <fputs@plt+0x50430>
   55790:	mov	r3, r0
   55794:	mov	r1, #64	; 0x40
   55798:	add	r2, pc, r2
   5579c:	mov	r0, r6
   557a0:	bl	5360 <strftime@plt>
   557a4:	b	55758 <fputs@plt+0x50140>
   557a8:	ldr	lr, [pc, #668]	; 55a4c <fputs@plt+0x50434>
   557ac:	mov	r0, #3
   557b0:	ldr	ip, [pc, #664]	; 55a50 <fputs@plt+0x50438>
   557b4:	mov	r1, #0
   557b8:	ldr	r2, [pc, #660]	; 55a54 <fputs@plt+0x5043c>
   557bc:	add	lr, pc, lr
   557c0:	add	ip, pc, ip
   557c4:	mov	r3, #344	; 0x158
   557c8:	add	r2, pc, r2
   557cc:	str	lr, [sp]
   557d0:	str	ip, [sp, #4]
   557d4:	bl	76de4 <fputs@plt+0x717cc>
   557d8:	b	554f0 <fputs@plt+0x4fed8>
   557dc:	mov	r2, r5
   557e0:	add	r0, sp, #212	; 0xd4
   557e4:	mov	r1, #8
   557e8:	bl	6a82c <fputs@plt+0x65214>
   557ec:	ldr	r2, [pc, #612]	; 55a58 <fputs@plt+0x50440>
   557f0:	mov	r3, r0
   557f4:	mov	r1, #1
   557f8:	ldr	r0, [sp, #32]
   557fc:	add	r2, pc, r2
   55800:	bl	527c <__fprintf_chk@plt>
   55804:	mov	r6, #0
   55808:	b	556a0 <fputs@plt+0x50088>
   5580c:	ldr	ip, [sp, #76]	; 0x4c
   55810:	mov	r1, #1
   55814:	ldr	r2, [pc, #576]	; 55a5c <fputs@plt+0x50444>
   55818:	ldr	r3, [sp, #112]	; 0x70
   5581c:	ldr	r0, [sp, #32]
   55820:	add	r2, pc, r2
   55824:	str	ip, [sp]
   55828:	bl	527c <__fprintf_chk@plt>
   5582c:	ldr	r3, [sp, #112]	; 0x70
   55830:	add	r3, r3, #1
   55834:	add	r6, r6, r3
   55838:	b	555f8 <fputs@plt+0x4ffe0>
   5583c:	ldr	ip, [sp, #72]	; 0x48
   55840:	mov	r1, #1
   55844:	ldr	r2, [pc, #532]	; 55a60 <fputs@plt+0x50448>
   55848:	ldr	r3, [sp, #108]	; 0x6c
   5584c:	ldr	r0, [sp, #32]
   55850:	add	r2, pc, r2
   55854:	str	ip, [sp]
   55858:	bl	527c <__fprintf_chk@plt>
   5585c:	ldr	r3, [sp, #108]	; 0x6c
   55860:	add	r3, r3, #1
   55864:	add	r6, r6, r3
   55868:	b	555f8 <fputs@plt+0x4ffe0>
   5586c:	ldr	ip, [sp, #68]	; 0x44
   55870:	mov	r1, #1
   55874:	ldr	r2, [pc, #488]	; 55a64 <fputs@plt+0x5044c>
   55878:	ldr	r3, [sp, #104]	; 0x68
   5587c:	ldr	r0, [sp, #32]
   55880:	add	r2, pc, r2
   55884:	str	ip, [sp]
   55888:	bl	527c <__fprintf_chk@plt>
   5588c:	ldr	r3, [sp, #104]	; 0x68
   55890:	add	r3, r3, #1
   55894:	add	r6, r6, r3
   55898:	b	555a0 <fputs@plt+0x4ff88>
   5589c:	mov	r1, r6
   558a0:	mov	r0, r4
   558a4:	add	r2, sp, #152	; 0x98
   558a8:	bl	5bfac <fputs@plt+0x56994>
   558ac:	subs	r6, r0, #0
   558b0:	bge	55528 <fputs@plt+0x4ff10>
   558b4:	bl	77b7c <fputs@plt+0x72564>
   558b8:	cmp	r0, #2
   558bc:	movle	r0, r6
   558c0:	ble	5534c <fputs@plt+0x4fd34>
   558c4:	ldr	lr, [pc, #412]	; 55a68 <fputs@plt+0x50450>
   558c8:	mov	r1, r6
   558cc:	ldr	ip, [pc, #408]	; 55a6c <fputs@plt+0x50454>
   558d0:	mov	r0, #3
   558d4:	ldr	r2, [pc, #404]	; 55a70 <fputs@plt+0x50458>
   558d8:	add	lr, pc, lr
   558dc:	add	ip, pc, ip
   558e0:	movw	r3, #299	; 0x12b
   558e4:	add	r2, pc, r2
   558e8:	str	lr, [sp]
   558ec:	str	ip, [sp, #4]
   558f0:	bl	76de4 <fputs@plt+0x717cc>
   558f4:	b	5534c <fputs@plt+0x4fd34>
   558f8:	ldr	ip, [sp, #80]	; 0x50
   558fc:	mov	r1, #1
   55900:	ldr	r2, [pc, #364]	; 55a74 <fputs@plt+0x5045c>
   55904:	ldr	r3, [sp, #116]	; 0x74
   55908:	ldr	r0, [sp, #32]
   5590c:	add	r2, pc, r2
   55910:	str	ip, [sp]
   55914:	bl	527c <__fprintf_chk@plt>
   55918:	ldr	r3, [sp, #116]	; 0x74
   5591c:	add	r3, r3, #2
   55920:	add	r6, r6, r3
   55924:	b	55638 <fputs@plt+0x50020>
   55928:	ldr	ip, [sp, #84]	; 0x54
   5592c:	mov	r1, #1
   55930:	ldr	r2, [pc, #320]	; 55a78 <fputs@plt+0x50460>
   55934:	ldr	r3, [sp, #120]	; 0x78
   55938:	ldr	r0, [sp, #32]
   5593c:	add	r2, pc, r2
   55940:	str	ip, [sp]
   55944:	bl	527c <__fprintf_chk@plt>
   55948:	ldr	r3, [sp, #120]	; 0x78
   5594c:	add	r3, r3, #2
   55950:	add	r6, r6, r3
   55954:	b	55638 <fputs@plt+0x50020>
   55958:	bl	524c <__stack_chk_fail@plt>
   5595c:	mov	r4, r0
   55960:	ldr	r0, [sp, #100]	; 0x64
   55964:	bl	4e5c <free@plt>
   55968:	ldr	r0, [sp, #96]	; 0x60
   5596c:	bl	4e5c <free@plt>
   55970:	ldr	r0, [sp, #92]	; 0x5c
   55974:	bl	4e5c <free@plt>
   55978:	ldr	r0, [sp, #88]	; 0x58
   5597c:	bl	4e5c <free@plt>
   55980:	ldr	r0, [sp, #84]	; 0x54
   55984:	bl	4e5c <free@plt>
   55988:	ldr	r0, [sp, #80]	; 0x50
   5598c:	bl	4e5c <free@plt>
   55990:	ldr	r0, [sp, #76]	; 0x4c
   55994:	bl	4e5c <free@plt>
   55998:	ldr	r0, [sp, #72]	; 0x48
   5599c:	bl	4e5c <free@plt>
   559a0:	ldr	r0, [sp, #68]	; 0x44
   559a4:	bl	4e5c <free@plt>
   559a8:	mov	r0, r4
   559ac:	bl	54f8 <_Unwind_Resume@plt>
   559b0:	ldr	r0, [pc, #196]	; 55a7c <fputs@plt+0x50464>
   559b4:	mov	r2, #209	; 0xd1
   559b8:	ldr	r1, [pc, #192]	; 55a80 <fputs@plt+0x50468>
   559bc:	ldr	r3, [pc, #192]	; 55a84 <fputs@plt+0x5046c>
   559c0:	add	r0, pc, r0
   559c4:	add	r1, pc, r1
   559c8:	add	r3, pc, r3
   559cc:	bl	76bb0 <fputs@plt+0x71598>
   559d0:	ldr	r0, [pc, #176]	; 55a88 <fputs@plt+0x50470>
   559d4:	mov	r2, #208	; 0xd0
   559d8:	ldr	r1, [pc, #172]	; 55a8c <fputs@plt+0x50474>
   559dc:	ldr	r3, [pc, #172]	; 55a90 <fputs@plt+0x50478>
   559e0:	add	r0, pc, r0
   559e4:	add	r1, pc, r1
   559e8:	add	r3, pc, r3
   559ec:	bl	76bb0 <fputs@plt+0x71598>
   559f0:	andeq	fp, r5, r0, lsr #21
   559f4:	andeq	r0, r0, r0, asr #8
   559f8:	andeq	fp, r3, r4, lsr r0
   559fc:	andeq	fp, r3, ip, lsr r0
   55a00:	andeq	fp, r3, ip, lsr r0
   55a04:	andeq	fp, r3, r8, asr #32
   55a08:	andeq	fp, r3, r8, asr #32
   55a0c:	andeq	fp, r3, r8, asr #32
   55a10:	ldrdeq	sl, [r3], -r0
   55a14:	strdeq	sl, [r3], -r0
   55a18:	andeq	sl, r3, r4, asr #28
   55a1c:	strdeq	r0, [r0], -ip
   55a20:	andeq	sl, r3, r4, lsr #28
   55a24:	andeq	sl, r3, r8, lsl #28
   55a28:	andeq	r0, r0, r0, asr r4
   55a2c:	strdeq	sl, [r3], -r4
   55a30:	ldrdeq	sl, [r3], -ip
   55a34:	andeq	r1, r4, r0, lsr #2
   55a38:	andeq	sl, r3, ip, ror #31
   55a3c:	andeq	sl, r3, r4, asr #22
   55a40:	andeq	sl, r3, ip, lsl #17
   55a44:	andeq	sl, r3, r8, asr #22
   55a48:	andeq	sl, r3, r8, ror #21
   55a4c:	andeq	sl, r3, r0, asr #30
   55a50:	andeq	sl, r3, ip, ror #21
   55a54:	andeq	sl, r3, r0, ror #15
   55a58:	andeq	sl, r3, r4, ror #21
   55a5c:	andeq	sl, r3, r4, lsr #21
   55a60:	andeq	sl, r3, r4, ror sl
   55a64:	andeq	sl, r3, r4, asr #20
   55a68:	andeq	sl, r3, r4, lsr #28
   55a6c:	andeq	sl, r3, r4, asr #18
   55a70:	andeq	sl, r3, r4, asr #13
   55a74:	andeq	sl, r3, ip, asr #19
   55a78:	muleq	r3, ip, r9
   55a7c:	andeq	sl, r3, r4, ror #11
   55a80:	andeq	sl, r3, r4, ror #11
   55a84:	muleq	r3, r8, r5
   55a88:	andeq	sl, r2, r8, ror pc
   55a8c:	andeq	sl, r3, r4, asr #11
   55a90:	andeq	sl, r3, r8, ror r5
   55a94:	cmp	r0, #0
   55a98:	push	{r4, lr}
   55a9c:	mov	r4, r1
   55aa0:	beq	55af8 <fputs@plt+0x504e0>
   55aa4:	cmp	r1, #0
   55aa8:	beq	55ad8 <fputs@plt+0x504c0>
   55aac:	ldr	r3, [r1]
   55ab0:	tst	r3, #64	; 0x40
   55ab4:	beq	55ad0 <fputs@plt+0x504b8>
   55ab8:	mov	r1, r0
   55abc:	mov	r0, #10
   55ac0:	bl	52b8 <fputc@plt>
   55ac4:	ldr	r3, [r4]
   55ac8:	bic	r3, r3, #64	; 0x40
   55acc:	str	r3, [r4]
   55ad0:	mov	r0, #0
   55ad4:	pop	{r4, pc}
   55ad8:	ldr	r0, [pc, #56]	; 55b18 <fputs@plt+0x50500>
   55adc:	movw	r2, #917	; 0x395
   55ae0:	ldr	r1, [pc, #52]	; 55b1c <fputs@plt+0x50504>
   55ae4:	ldr	r3, [pc, #52]	; 55b20 <fputs@plt+0x50508>
   55ae8:	add	r0, pc, r0
   55aec:	add	r1, pc, r1
   55af0:	add	r3, pc, r3
   55af4:	bl	76bb0 <fputs@plt+0x71598>
   55af8:	ldr	r0, [pc, #36]	; 55b24 <fputs@plt+0x5050c>
   55afc:	mov	r2, #916	; 0x394
   55b00:	ldr	r1, [pc, #32]	; 55b28 <fputs@plt+0x50510>
   55b04:	ldr	r3, [pc, #32]	; 55b2c <fputs@plt+0x50514>
   55b08:	add	r0, pc, r0
   55b0c:	add	r1, pc, r1
   55b10:	add	r3, pc, r3
   55b14:	bl	76bb0 <fputs@plt+0x71598>
   55b18:	andeq	sl, r3, ip, lsl #16
   55b1c:			; <UNDEFINED> instruction: 0x0003a4bc
   55b20:	strdeq	sl, [r3], -r0
   55b24:	andeq	sl, r2, r0, asr lr
   55b28:	muleq	r3, ip, r4
   55b2c:	ldrdeq	sl, [r3], -r0
   55b30:	ldr	r3, [pc, #884]	; 55eac <fputs@plt+0x50894>
   55b34:	ldr	r2, [pc, #884]	; 55eb0 <fputs@plt+0x50898>
   55b38:	add	r3, pc, r3
   55b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55b40:	subs	r7, r1, #0
   55b44:	ldr	r2, [r3, r2]
   55b48:	sub	sp, sp, #132	; 0x84
   55b4c:	mov	r1, #0
   55b50:	mov	r5, r0
   55b54:	str	r1, [sp, #36]	; 0x24
   55b58:	ldr	r3, [r2]
   55b5c:	str	r2, [sp, #28]
   55b60:	str	r3, [sp, #124]	; 0x7c
   55b64:	beq	55e78 <fputs@plt+0x50860>
   55b68:	mov	r0, r7
   55b6c:	bl	5d81c <fputs@plt+0x58204>
   55b70:	mov	r0, r7
   55b74:	add	r1, sp, #48	; 0x30
   55b78:	bl	5be60 <fputs@plt+0x56848>
   55b7c:	subs	r4, r0, #0
   55b80:	blt	55d44 <fputs@plt+0x5072c>
   55b84:	add	r6, sp, #72	; 0x48
   55b88:	mov	r0, r7
   55b8c:	add	r1, sp, #56	; 0x38
   55b90:	mov	r2, r6
   55b94:	bl	5bfac <fputs@plt+0x56994>
   55b98:	subs	r4, r0, #0
   55b9c:	blt	55d10 <fputs@plt+0x506f8>
   55ba0:	mov	r0, r7
   55ba4:	add	r1, sp, #36	; 0x24
   55ba8:	bl	5b8e8 <fputs@plt+0x562d0>
   55bac:	subs	r4, r0, #0
   55bb0:	blt	55d88 <fputs@plt+0x50770>
   55bb4:	add	r3, sp, #88	; 0x58
   55bb8:	str	r3, [sp]
   55bbc:	ldm	r6, {r0, r1, r2, r3}
   55bc0:	ldr	r4, [sp, #36]	; 0x24
   55bc4:	ldrd	r8, [sp, #48]	; 0x30
   55bc8:	ldrd	sl, [sp, #56]	; 0x38
   55bcc:	bl	52634 <fputs@plt+0x4d01c>
   55bd0:	ldr	r2, [pc, #732]	; 55eb4 <fputs@plt+0x5089c>
   55bd4:	mov	r3, r4
   55bd8:	str	r0, [sp, #16]
   55bdc:	mov	r1, #1
   55be0:	strd	r8, [sp]
   55be4:	mov	r0, r5
   55be8:	strd	sl, [sp, #8]
   55bec:	add	r2, pc, r2
   55bf0:	bl	527c <__fprintf_chk@plt>
   55bf4:	mov	r0, r7
   55bf8:	bl	5c8bc <fputs@plt+0x572a4>
   55bfc:	ldr	sl, [pc, #692]	; 55eb8 <fputs@plt+0x508a0>
   55c00:	add	r8, sp, #40	; 0x28
   55c04:	add	r9, sp, #44	; 0x2c
   55c08:	add	fp, sp, #64	; 0x40
   55c0c:	add	sl, pc, sl
   55c10:	mov	r0, r7
   55c14:	mov	r1, r8
   55c18:	mov	r2, r9
   55c1c:	bl	5c68c <fputs@plt+0x57074>
   55c20:	cmp	r0, #0
   55c24:	ble	55e14 <fputs@plt+0x507fc>
   55c28:	ldr	r4, [sp, #44]	; 0x2c
   55c2c:	ldr	r6, [sp, #40]	; 0x28
   55c30:	cmp	r4, #8
   55c34:	bls	55c58 <fputs@plt+0x50640>
   55c38:	mov	r1, sl
   55c3c:	mov	r2, #9
   55c40:	mov	r0, r6
   55c44:	bl	5468 <strncmp@plt>
   55c48:	cmp	r0, #0
   55c4c:	bne	55c58 <fputs@plt+0x50640>
   55c50:	cmn	r6, #9
   55c54:	bne	55c10 <fputs@plt+0x505f8>
   55c58:	mov	r0, r6
   55c5c:	mov	r1, r4
   55c60:	mov	r2, #0
   55c64:	bl	783ac <fputs@plt+0x72d94>
   55c68:	cmp	r0, #0
   55c6c:	bne	55dfc <fputs@plt+0x507e4>
   55c70:	mov	r2, r4
   55c74:	mov	r0, r6
   55c78:	mov	r1, #61	; 0x3d
   55c7c:	bl	5558 <memchr@plt>
   55c80:	subs	r4, r0, #0
   55c84:	beq	55e2c <fputs@plt+0x50814>
   55c88:	mov	r0, r6
   55c8c:	mov	r2, #1
   55c90:	rsb	r1, r6, r4
   55c94:	mov	r3, r5
   55c98:	bl	51bc <fwrite@plt>
   55c9c:	mov	r0, #10
   55ca0:	mov	r1, r5
   55ca4:	bl	52b8 <fputc@plt>
   55ca8:	ldr	ip, [sp, #44]	; 0x2c
   55cac:	mov	r0, fp
   55cb0:	ldr	r3, [sp, #40]	; 0x28
   55cb4:	mov	r1, #8
   55cb8:	sub	ip, ip, #1
   55cbc:	mov	r2, #1
   55cc0:	rsb	r3, r4, r3
   55cc4:	mov	lr, #0
   55cc8:	add	ip, ip, r3
   55ccc:	mov	r3, r5
   55cd0:	str	lr, [sp, #68]	; 0x44
   55cd4:	str	ip, [sp, #64]	; 0x40
   55cd8:	bl	51bc <fwrite@plt>
   55cdc:	ldr	r1, [sp, #44]	; 0x2c
   55ce0:	add	r0, r4, #1
   55ce4:	ldr	ip, [sp, #40]	; 0x28
   55ce8:	mov	r2, #1
   55cec:	sub	r1, r1, #1
   55cf0:	mov	r3, r5
   55cf4:	rsb	r4, r4, ip
   55cf8:	add	r1, r1, r4
   55cfc:	bl	51bc <fwrite@plt>
   55d00:	mov	r0, #10
   55d04:	mov	r1, r5
   55d08:	bl	52b8 <fputc@plt>
   55d0c:	b	55c10 <fputs@plt+0x505f8>
   55d10:	bl	77b7c <fputs@plt+0x72564>
   55d14:	cmp	r0, #2
   55d18:	bgt	55dc8 <fputs@plt+0x507b0>
   55d1c:	ldr	r0, [sp, #36]	; 0x24
   55d20:	bl	4e5c <free@plt>
   55d24:	ldr	r1, [sp, #28]
   55d28:	ldr	r2, [sp, #124]	; 0x7c
   55d2c:	mov	r0, r4
   55d30:	ldr	r3, [r1]
   55d34:	cmp	r2, r3
   55d38:	bne	55e74 <fputs@plt+0x5085c>
   55d3c:	add	sp, sp, #132	; 0x84
   55d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55d44:	bl	77b7c <fputs@plt+0x72564>
   55d48:	cmp	r0, #2
   55d4c:	ble	55d1c <fputs@plt+0x50704>
   55d50:	ldr	lr, [pc, #356]	; 55ebc <fputs@plt+0x508a4>
   55d54:	mov	r1, r4
   55d58:	ldr	ip, [pc, #352]	; 55ec0 <fputs@plt+0x508a8>
   55d5c:	mov	r0, #3
   55d60:	ldr	r2, [pc, #348]	; 55ec4 <fputs@plt+0x508ac>
   55d64:	add	lr, pc, lr
   55d68:	add	ip, pc, ip
   55d6c:	movw	r3, #513	; 0x201
   55d70:	add	r2, pc, r2
   55d74:	str	lr, [sp]
   55d78:	str	ip, [sp, #4]
   55d7c:	bl	76de4 <fputs@plt+0x717cc>
   55d80:	mov	r4, r0
   55d84:	b	55d1c <fputs@plt+0x50704>
   55d88:	bl	77b7c <fputs@plt+0x72564>
   55d8c:	cmp	r0, #2
   55d90:	ble	55d1c <fputs@plt+0x50704>
   55d94:	ldr	lr, [pc, #300]	; 55ec8 <fputs@plt+0x508b0>
   55d98:	mov	r1, r4
   55d9c:	ldr	ip, [pc, #296]	; 55ecc <fputs@plt+0x508b4>
   55da0:	mov	r0, #3
   55da4:	ldr	r2, [pc, #292]	; 55ed0 <fputs@plt+0x508b8>
   55da8:	add	lr, pc, lr
   55dac:	add	ip, pc, ip
   55db0:	movw	r3, #521	; 0x209
   55db4:	add	r2, pc, r2
   55db8:	str	lr, [sp]
   55dbc:	str	ip, [sp, #4]
   55dc0:	bl	76de4 <fputs@plt+0x717cc>
   55dc4:	b	55d80 <fputs@plt+0x50768>
   55dc8:	ldr	lr, [pc, #260]	; 55ed4 <fputs@plt+0x508bc>
   55dcc:	mov	r1, r4
   55dd0:	ldr	ip, [pc, #256]	; 55ed8 <fputs@plt+0x508c0>
   55dd4:	mov	r0, #3
   55dd8:	ldr	r2, [pc, #252]	; 55edc <fputs@plt+0x508c4>
   55ddc:	add	lr, pc, lr
   55de0:	add	ip, pc, ip
   55de4:	movw	r3, #517	; 0x205
   55de8:	add	r2, pc, r2
   55dec:	str	lr, [sp]
   55df0:	str	ip, [sp, #4]
   55df4:	bl	76de4 <fputs@plt+0x717cc>
   55df8:	b	55d80 <fputs@plt+0x50768>
   55dfc:	mov	r0, r6
   55e00:	mov	r1, r4
   55e04:	mov	r2, #1
   55e08:	mov	r3, r5
   55e0c:	bl	51bc <fwrite@plt>
   55e10:	b	55d00 <fputs@plt+0x506e8>
   55e14:	bne	55d80 <fputs@plt+0x50768>
   55e18:	mov	r1, r5
   55e1c:	mov	r0, #10
   55e20:	bl	52b8 <fputc@plt>
   55e24:	mov	r4, #0
   55e28:	b	55d1c <fputs@plt+0x50704>
   55e2c:	bl	77b7c <fputs@plt+0x72564>
   55e30:	cmp	r0, #2
   55e34:	bgt	55e40 <fputs@plt+0x50828>
   55e38:	mvn	r4, #21
   55e3c:	b	55d1c <fputs@plt+0x50704>
   55e40:	ldr	lr, [pc, #152]	; 55ee0 <fputs@plt+0x508c8>
   55e44:	mov	r0, #3
   55e48:	ldr	ip, [pc, #148]	; 55ee4 <fputs@plt+0x508cc>
   55e4c:	mov	r1, #0
   55e50:	ldr	r2, [pc, #144]	; 55ee8 <fputs@plt+0x508d0>
   55e54:	add	lr, pc, lr
   55e58:	add	ip, pc, ip
   55e5c:	movw	r3, #549	; 0x225
   55e60:	add	r2, pc, r2
   55e64:	str	lr, [sp]
   55e68:	str	ip, [sp, #4]
   55e6c:	bl	76de4 <fputs@plt+0x717cc>
   55e70:	b	55e38 <fputs@plt+0x50820>
   55e74:	bl	524c <__stack_chk_fail@plt>
   55e78:	ldr	r0, [pc, #108]	; 55eec <fputs@plt+0x508d4>
   55e7c:	movw	r2, #507	; 0x1fb
   55e80:	ldr	r1, [pc, #104]	; 55ef0 <fputs@plt+0x508d8>
   55e84:	ldr	r3, [pc, #104]	; 55ef4 <fputs@plt+0x508dc>
   55e88:	add	r0, pc, r0
   55e8c:	add	r1, pc, r1
   55e90:	add	r3, pc, r3
   55e94:	bl	76bb0 <fputs@plt+0x71598>
   55e98:	mov	r4, r0
   55e9c:	ldr	r0, [sp, #36]	; 0x24
   55ea0:	bl	4e5c <free@plt>
   55ea4:	mov	r0, r4
   55ea8:	bl	54f8 <_Unwind_Resume@plt>
   55eac:	andeq	fp, r5, r0, asr #32
   55eb0:	andeq	r0, r0, r0, asr #8
   55eb4:	andeq	sl, r3, r0, lsl r7
   55eb8:	andeq	sl, r3, r0, asr #14
   55ebc:	andeq	sl, r3, r4, lsl #3
   55ec0:	strdeq	sl, [r3], -r0
   55ec4:	andeq	sl, r3, r8, lsr r2
   55ec8:	andeq	sl, r3, r0, asr #2
   55ecc:	muleq	r3, ip, r3
   55ed0:	strdeq	sl, [r3], -r4
   55ed4:	andeq	sl, r3, ip, lsl #2
   55ed8:	andeq	sl, r3, r0, asr #8
   55edc:	andeq	sl, r3, r0, asr #3
   55ee0:	muleq	r3, r4, r0
   55ee4:	andeq	sl, r3, r8, lsl r3
   55ee8:	andeq	sl, r3, r8, asr #2
   55eec:	andeq	sl, r3, ip, lsl r1
   55ef0:	andeq	sl, r3, ip, lsl r1
   55ef4:	andeq	sl, r3, r8, lsr #17
   55ef8:	push	{r4, r5, r6, r7, r8, lr}
   55efc:	subs	r6, r0, #0
   55f00:	mov	r5, r1
   55f04:	mov	r4, r2
   55f08:	beq	56098 <fputs@plt+0x50a80>
   55f0c:	cmp	r1, #0
   55f10:	beq	560b8 <fputs@plt+0x50aa0>
   55f14:	tst	r3, #1
   55f18:	bne	55f24 <fputs@plt+0x5090c>
   55f1c:	cmp	r2, #4096	; 0x1000
   55f20:	bcs	5607c <fputs@plt+0x50a64>
   55f24:	mov	r0, r5
   55f28:	mov	r1, r4
   55f2c:	mov	r2, #1
   55f30:	bl	783ac <fputs@plt+0x72d94>
   55f34:	cmp	r0, #0
   55f38:	beq	55fc0 <fputs@plt+0x509a8>
   55f3c:	mov	r0, #34	; 0x22
   55f40:	mov	r1, r6
   55f44:	bl	52b8 <fputc@plt>
   55f48:	ldr	r7, [pc, #392]	; 560d8 <fputs@plt+0x50ac0>
   55f4c:	ldr	r8, [pc, #392]	; 560dc <fputs@plt+0x50ac4>
   55f50:	cmp	r4, #0
   55f54:	add	r7, pc, r7
   55f58:	add	r8, pc, r8
   55f5c:	bne	55f7c <fputs@plt+0x50964>
   55f60:	b	55fb0 <fputs@plt+0x50998>
   55f64:	mov	r0, r6
   55f68:	mov	r1, #1
   55f6c:	mov	r2, r7
   55f70:	bl	527c <__fprintf_chk@plt>
   55f74:	subs	r4, r4, #1
   55f78:	beq	55fb0 <fputs@plt+0x50998>
   55f7c:	ldrb	r3, [r5], #1
   55f80:	cmp	r3, #34	; 0x22
   55f84:	cmpne	r3, #92	; 0x5c
   55f88:	beq	56048 <fputs@plt+0x50a30>
   55f8c:	cmp	r3, #10
   55f90:	beq	56064 <fputs@plt+0x50a4c>
   55f94:	cmp	r3, #31
   55f98:	bls	55f64 <fputs@plt+0x5094c>
   55f9c:	mov	r0, r3
   55fa0:	mov	r1, r6
   55fa4:	bl	52b8 <fputc@plt>
   55fa8:	subs	r4, r4, #1
   55fac:	bne	55f7c <fputs@plt+0x50964>
   55fb0:	mov	r1, r6
   55fb4:	mov	r0, #34	; 0x22
   55fb8:	pop	{r4, r5, r6, r7, r8, lr}
   55fbc:	b	52b8 <fputc@plt>
   55fc0:	ldr	r0, [pc, #280]	; 560e0 <fputs@plt+0x50ac8>
   55fc4:	mov	r1, #1
   55fc8:	mov	r2, #2
   55fcc:	mov	r3, r6
   55fd0:	add	r0, pc, r0
   55fd4:	bl	51bc <fwrite@plt>
   55fd8:	cmp	r4, #0
   55fdc:	beq	5602c <fputs@plt+0x50a14>
   55fe0:	ldr	r2, [pc, #252]	; 560e4 <fputs@plt+0x50acc>
   55fe4:	mov	r0, r6
   55fe8:	ldrb	r3, [r5], #1
   55fec:	mov	r1, #1
   55ff0:	add	r2, pc, r2
   55ff4:	ldr	r7, [pc, #236]	; 560e8 <fputs@plt+0x50ad0>
   55ff8:	bl	527c <__fprintf_chk@plt>
   55ffc:	subs	r4, r4, #1
   56000:	add	r7, pc, r7
   56004:	add	r5, r5, #1
   56008:	beq	5602c <fputs@plt+0x50a14>
   5600c:	ldrb	r3, [r5, #-1]
   56010:	mov	r0, r6
   56014:	mov	r1, #1
   56018:	mov	r2, r7
   5601c:	bl	527c <__fprintf_chk@plt>
   56020:	subs	r4, r4, #1
   56024:	add	r5, r5, #1
   56028:	bne	5600c <fputs@plt+0x509f4>
   5602c:	ldr	r0, [pc, #184]	; 560ec <fputs@plt+0x50ad4>
   56030:	mov	r3, r6
   56034:	mov	r1, #1
   56038:	mov	r2, #2
   5603c:	add	r0, pc, r0
   56040:	pop	{r4, r5, r6, r7, r8, lr}
   56044:	b	51bc <fwrite@plt>
   56048:	mov	r1, r6
   5604c:	mov	r0, #92	; 0x5c
   56050:	bl	52b8 <fputc@plt>
   56054:	ldrb	r0, [r5, #-1]
   56058:	mov	r1, r6
   5605c:	bl	52b8 <fputc@plt>
   56060:	b	55f74 <fputs@plt+0x5095c>
   56064:	mov	r0, r8
   56068:	mov	r1, #1
   5606c:	mov	r2, #2
   56070:	mov	r3, r6
   56074:	bl	51bc <fwrite@plt>
   56078:	b	55f74 <fputs@plt+0x5095c>
   5607c:	ldr	r0, [pc, #108]	; 560f0 <fputs@plt+0x50ad8>
   56080:	mov	r3, r6
   56084:	mov	r1, #1
   56088:	mov	r2, #4
   5608c:	add	r0, pc, r0
   56090:	pop	{r4, r5, r6, r7, r8, lr}
   56094:	b	51bc <fwrite@plt>
   56098:	ldr	r0, [pc, #84]	; 560f4 <fputs@plt+0x50adc>
   5609c:	movw	r2, #577	; 0x241
   560a0:	ldr	r1, [pc, #80]	; 560f8 <fputs@plt+0x50ae0>
   560a4:	ldr	r3, [pc, #80]	; 560fc <fputs@plt+0x50ae4>
   560a8:	add	r0, pc, r0
   560ac:	add	r1, pc, r1
   560b0:	add	r3, pc, r3
   560b4:	bl	76bb0 <fputs@plt+0x71598>
   560b8:	ldr	r0, [pc, #64]	; 56100 <fputs@plt+0x50ae8>
   560bc:	movw	r2, #578	; 0x242
   560c0:	ldr	r1, [pc, #60]	; 56104 <fputs@plt+0x50aec>
   560c4:	ldr	r3, [pc, #60]	; 56108 <fputs@plt+0x50af0>
   560c8:	add	r0, pc, r0
   560cc:	add	r1, pc, r1
   560d0:	add	r3, pc, r3
   560d4:	bl	76bb0 <fputs@plt+0x71598>
   560d8:	andeq	sl, r3, r0, lsr #8
   560dc:	andeq	sl, r3, r8, lsl r4
   560e0:	muleq	r3, r0, r3
   560e4:	andeq	lr, r3, r0, lsr #14
   560e8:	andeq	sl, r3, r8, ror #6
   560ec:	andeq	sl, r3, r8, lsr #6
   560f0:	andeq	sl, r3, ip, asr #5
   560f4:			; <UNDEFINED> instruction: 0x0002a8b0
   560f8:	strdeq	r9, [r3], -ip
   560fc:	andeq	sl, r3, r0, asr #13
   56100:	andeq	sp, r3, r8, lsr #7
   56104:	ldrdeq	r9, [r3], -ip
   56108:	andeq	sl, r3, r0, lsr #13
   5610c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56110:	sub	sp, sp, #172	; 0xac
   56114:	ldr	sl, [pc, #1736]	; 567e4 <fputs@plt+0x511cc>
   56118:	subs	r8, r1, #0
   5611c:	ldr	r3, [pc, #1732]	; 567e8 <fputs@plt+0x511d0>
   56120:	mov	r9, r0
   56124:	add	sl, pc, sl
   56128:	str	r2, [sp, #48]	; 0x30
   5612c:	mov	r2, #0
   56130:	ldr	r3, [sl, r3]
   56134:	str	r2, [sp, #80]	; 0x50
   56138:	str	r3, [sp, #52]	; 0x34
   5613c:	ldr	r3, [r3]
   56140:	str	r3, [sp, #164]	; 0xa4
   56144:	beq	567ac <fputs@plt+0x51194>
   56148:	ldr	r5, [sp, #208]	; 0xd0
   5614c:	mov	r0, r8
   56150:	tst	r5, #1
   56154:	moveq	r1, #4096	; 0x1000
   56158:	movne	r1, #0
   5615c:	bl	5d81c <fputs@plt+0x58204>
   56160:	mov	r0, r8
   56164:	add	r1, sp, #96	; 0x60
   56168:	bl	5be60 <fputs@plt+0x56848>
   5616c:	subs	r4, r0, #0
   56170:	blt	56308 <fputs@plt+0x50cf0>
   56174:	add	r5, sp, #112	; 0x70
   56178:	mov	r0, r8
   5617c:	add	r1, sp, #104	; 0x68
   56180:	mov	r2, r5
   56184:	bl	5bfac <fputs@plt+0x56994>
   56188:	subs	r4, r0, #0
   5618c:	blt	562d4 <fputs@plt+0x50cbc>
   56190:	mov	r0, r8
   56194:	add	r1, sp, #80	; 0x50
   56198:	bl	5b8e8 <fputs@plt+0x562d0>
   5619c:	subs	r4, r0, #0
   561a0:	blt	566a8 <fputs@plt+0x51090>
   561a4:	ldr	r4, [sp, #48]	; 0x30
   561a8:	cmp	r4, #7
   561ac:	beq	5671c <fputs@plt+0x51104>
   561b0:	ldr	r4, [sp, #48]	; 0x30
   561b4:	cmp	r4, #8
   561b8:	beq	56700 <fputs@plt+0x510e8>
   561bc:	add	r3, sp, #128	; 0x80
   561c0:	str	r3, [sp]
   561c4:	ldm	r5, {r0, r1, r2, r3}
   561c8:	ldr	fp, [sp, #80]	; 0x50
   561cc:	ldrd	r6, [sp, #96]	; 0x60
   561d0:	ldrd	r4, [sp, #104]	; 0x68
   561d4:	bl	52634 <fputs@plt+0x4d01c>
   561d8:	ldr	r2, [pc, #1548]	; 567ec <fputs@plt+0x511d4>
   561dc:	mov	r3, fp
   561e0:	str	r0, [sp, #16]
   561e4:	mov	r1, #1
   561e8:	strd	r6, [sp]
   561ec:	mov	r0, r9
   561f0:	strd	r4, [sp, #8]
   561f4:	add	r2, pc, r2
   561f8:	bl	527c <__fprintf_chk@plt>
   561fc:	ldr	r3, [pc, #1516]	; 567f0 <fputs@plt+0x511d8>
   56200:	ldr	r0, [sl, r3]
   56204:	bl	72810 <fputs@plt+0x6d1f8>
   56208:	cmp	r0, #0
   5620c:	str	r0, [sp, #32]
   56210:	beq	567a4 <fputs@plt+0x5118c>
   56214:	mov	r0, r8
   56218:	bl	5c8bc <fputs@plt+0x572a4>
   5621c:	ldr	r7, [pc, #1488]	; 567f4 <fputs@plt+0x511dc>
   56220:	add	r4, sp, #84	; 0x54
   56224:	add	r5, sp, #88	; 0x58
   56228:	add	r7, pc, r7
   5622c:	mov	r0, r8
   56230:	mov	r1, r4
   56234:	mov	r2, r5
   56238:	bl	5c68c <fputs@plt+0x57074>
   5623c:	cmp	r0, #0
   56240:	ble	563d0 <fputs@plt+0x50db8>
   56244:	ldr	r6, [sp, #88]	; 0x58
   56248:	ldr	fp, [sp, #84]	; 0x54
   5624c:	cmp	r6, #8
   56250:	bls	5626c <fputs@plt+0x50c54>
   56254:	mov	r1, r7
   56258:	mov	r2, #9
   5625c:	mov	r0, fp
   56260:	bl	4b80 <memcmp@plt>
   56264:	cmp	r0, #0
   56268:	beq	5622c <fputs@plt+0x50c14>
   5626c:	mov	r1, #61	; 0x3d
   56270:	mov	r2, r6
   56274:	mov	r0, fp
   56278:	bl	5558 <memchr@plt>
   5627c:	subs	r1, r0, #0
   56280:	beq	5622c <fputs@plt+0x50c14>
   56284:	mov	r0, fp
   56288:	rsb	r1, fp, r1
   5628c:	bl	4dd8 <__strndup@plt>
   56290:	subs	r6, r0, #0
   56294:	beq	566e8 <fputs@plt+0x510d0>
   56298:	ldr	r0, [sp, #32]
   5629c:	mov	r1, r6
   562a0:	bl	72bc0 <fputs@plt+0x6d5a8>
   562a4:	cmp	r0, #0
   562a8:	bne	56380 <fputs@plt+0x50d68>
   562ac:	ldr	r0, [sp, #32]
   562b0:	mov	r1, r6
   562b4:	mov	r2, #1
   562b8:	bl	7296c <fputs@plt+0x6d354>
   562bc:	cmp	r0, #0
   562c0:	str	r0, [sp, #40]	; 0x28
   562c4:	bge	5622c <fputs@plt+0x50c14>
   562c8:	mov	r0, r6
   562cc:	bl	4e5c <free@plt>
   562d0:	b	563b0 <fputs@plt+0x50d98>
   562d4:	bl	77b7c <fputs@plt+0x72564>
   562d8:	cmp	r0, #2
   562dc:	bgt	5634c <fputs@plt+0x50d34>
   562e0:	ldr	r0, [sp, #80]	; 0x50
   562e4:	bl	4e5c <free@plt>
   562e8:	ldr	r5, [sp, #52]	; 0x34
   562ec:	ldr	r2, [sp, #164]	; 0xa4
   562f0:	mov	r0, r4
   562f4:	ldr	r3, [r5]
   562f8:	cmp	r2, r3
   562fc:	bne	567e0 <fputs@plt+0x511c8>
   56300:	add	sp, sp, #172	; 0xac
   56304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56308:	bl	77b7c <fputs@plt+0x72564>
   5630c:	cmp	r0, #2
   56310:	ble	562e0 <fputs@plt+0x50cc8>
   56314:	ldr	lr, [pc, #1244]	; 567f8 <fputs@plt+0x511e0>
   56318:	mov	r1, r4
   5631c:	ldr	ip, [pc, #1240]	; 567fc <fputs@plt+0x511e4>
   56320:	mov	r0, #3
   56324:	ldr	r2, [pc, #1236]	; 56800 <fputs@plt+0x511e8>
   56328:	add	lr, pc, lr
   5632c:	add	ip, pc, ip
   56330:	movw	r3, #647	; 0x287
   56334:	add	r2, pc, r2
   56338:	str	lr, [sp]
   5633c:	str	ip, [sp, #4]
   56340:	bl	76de4 <fputs@plt+0x717cc>
   56344:	mov	r4, r0
   56348:	b	562e0 <fputs@plt+0x50cc8>
   5634c:	ldr	lr, [pc, #1200]	; 56804 <fputs@plt+0x511ec>
   56350:	mov	r1, r4
   56354:	ldr	ip, [pc, #1196]	; 56808 <fputs@plt+0x511f0>
   56358:	mov	r0, #3
   5635c:	ldr	r2, [pc, #1192]	; 5680c <fputs@plt+0x511f4>
   56360:	add	lr, pc, lr
   56364:	add	ip, pc, ip
   56368:	movw	r3, #651	; 0x28b
   5636c:	add	r2, pc, r2
   56370:	str	lr, [sp]
   56374:	str	ip, [sp, #4]
   56378:	bl	76de4 <fputs@plt+0x717cc>
   5637c:	b	56344 <fputs@plt+0x50d2c>
   56380:	add	r2, r0, #1
   56384:	mov	r1, r6
   56388:	ldr	r0, [sp, #32]
   5638c:	bl	72b20 <fputs@plt+0x6d508>
   56390:	str	r0, [sp, #40]	; 0x28
   56394:	mov	r0, r6
   56398:	bl	4e5c <free@plt>
   5639c:	ldr	r0, [sp, #40]	; 0x28
   563a0:	cmp	r0, #0
   563a4:	bge	5622c <fputs@plt+0x50c14>
   563a8:	b	563b0 <fputs@plt+0x50d98>
   563ac:	bl	4e5c <free@plt>
   563b0:	ldr	r0, [sp, #32]
   563b4:	bl	72f64 <fputs@plt+0x6d94c>
   563b8:	cmp	r0, #0
   563bc:	bne	563ac <fputs@plt+0x50d94>
   563c0:	ldr	r0, [sp, #32]
   563c4:	bl	728a0 <fputs@plt+0x6d288>
   563c8:	ldr	r4, [sp, #40]	; 0x28
   563cc:	b	562e0 <fputs@plt+0x50cc8>
   563d0:	str	r0, [sp, #40]	; 0x28
   563d4:	bne	56344 <fputs@plt+0x50d2c>
   563d8:	ldr	r1, [pc, #1072]	; 56810 <fputs@plt+0x511f8>
   563dc:	ldr	r2, [pc, #1072]	; 56814 <fputs@plt+0x511fc>
   563e0:	add	r1, pc, r1
   563e4:	ldr	r3, [pc, #1068]	; 56818 <fputs@plt+0x51200>
   563e8:	add	r2, pc, r2
   563ec:	str	r1, [sp, #72]	; 0x48
   563f0:	str	r2, [sp, #64]	; 0x40
   563f4:	add	r3, pc, r3
   563f8:	ldr	r0, [pc, #1052]	; 5681c <fputs@plt+0x51204>
   563fc:	ldr	r1, [pc, #1052]	; 56820 <fputs@plt+0x51208>
   56400:	ldr	r2, [pc, #1052]	; 56824 <fputs@plt+0x5120c>
   56404:	add	r0, pc, r0
   56408:	add	r1, pc, r1
   5640c:	str	r3, [sp, #76]	; 0x4c
   56410:	add	r2, pc, r2
   56414:	str	r0, [sp, #56]	; 0x38
   56418:	str	r1, [sp, #68]	; 0x44
   5641c:	str	r2, [sp, #60]	; 0x3c
   56420:	mov	r0, r8
   56424:	bl	5c8bc <fputs@plt+0x572a4>
   56428:	mov	r6, #1
   5642c:	add	r3, sp, #92	; 0x5c
   56430:	str	r3, [sp, #44]	; 0x2c
   56434:	mov	r0, r8
   56438:	mov	r1, r4
   5643c:	mov	r2, r5
   56440:	bl	5c68c <fputs@plt+0x57074>
   56444:	cmp	r0, #0
   56448:	ble	56674 <fputs@plt+0x5105c>
   5644c:	ldr	fp, [sp, #88]	; 0x58
   56450:	ldr	r7, [sp, #84]	; 0x54
   56454:	cmp	fp, #8
   56458:	bls	56474 <fputs@plt+0x50e5c>
   5645c:	ldr	r1, [sp, #56]	; 0x38
   56460:	mov	r2, #9
   56464:	mov	r0, r7
   56468:	bl	4b80 <memcmp@plt>
   5646c:	cmp	r0, #0
   56470:	beq	56434 <fputs@plt+0x50e1c>
   56474:	mov	r2, fp
   56478:	mov	r0, r7
   5647c:	mov	r1, #61	; 0x3d
   56480:	bl	5558 <memchr@plt>
   56484:	subs	fp, r0, #0
   56488:	beq	56434 <fputs@plt+0x50e1c>
   5648c:	cmp	r6, #0
   56490:	beq	564b8 <fputs@plt+0x50ea0>
   56494:	ldr	r0, [sp, #48]	; 0x30
   56498:	cmp	r0, #7
   5649c:	beq	56604 <fputs@plt+0x50fec>
   564a0:	ldr	r0, [sp, #64]	; 0x40
   564a4:	mov	r1, #1
   564a8:	mov	r2, #2
   564ac:	mov	r3, r9
   564b0:	bl	51bc <fwrite@plt>
   564b4:	ldr	r7, [sp, #84]	; 0x54
   564b8:	rsb	r6, r7, fp
   564bc:	mov	r0, r7
   564c0:	mov	r1, r6
   564c4:	bl	4dd8 <__strndup@plt>
   564c8:	subs	r7, r0, #0
   564cc:	beq	566f4 <fputs@plt+0x510dc>
   564d0:	ldr	r0, [sp, #32]
   564d4:	mov	r1, r7
   564d8:	add	r2, sp, #92	; 0x5c
   564dc:	bl	72c44 <fputs@plt+0x6d62c>
   564e0:	subs	r3, r0, #0
   564e4:	beq	565f4 <fputs@plt+0x50fdc>
   564e8:	cmp	r3, #1
   564ec:	mov	r0, r9
   564f0:	ldr	r1, [sp, #84]	; 0x54
   564f4:	mov	r2, r6
   564f8:	ldr	r3, [sp, #208]	; 0xd0
   564fc:	beq	5661c <fputs@plt+0x51004>
   56500:	bl	55ef8 <fputs@plt+0x508e0>
   56504:	ldr	r0, [sp, #68]	; 0x44
   56508:	mov	r1, #1
   5650c:	mov	r2, #5
   56510:	mov	r3, r9
   56514:	bl	51bc <fwrite@plt>
   56518:	ldr	r2, [sp, #88]	; 0x58
   5651c:	add	r1, fp, #1
   56520:	mov	r0, r9
   56524:	ldr	r3, [sp, #208]	; 0xd0
   56528:	sub	r2, r2, #1
   5652c:	rsb	r2, r6, r2
   56530:	bl	55ef8 <fputs@plt+0x508e0>
   56534:	add	fp, r6, #1
   56538:	mov	r0, r8
   5653c:	mov	r1, r4
   56540:	mov	r2, r5
   56544:	bl	5c68c <fputs@plt+0x57074>
   56548:	cmp	r0, #0
   5654c:	ble	565bc <fputs@plt+0x50fa4>
   56550:	ldr	r3, [sp, #88]	; 0x58
   56554:	cmp	fp, r3
   56558:	bhi	56538 <fputs@plt+0x50f20>
   5655c:	ldr	sl, [sp, #84]	; 0x54
   56560:	mov	r1, r7
   56564:	mov	r2, r6
   56568:	mov	r0, sl
   5656c:	bl	4b80 <memcmp@plt>
   56570:	cmp	r0, #0
   56574:	bne	56538 <fputs@plt+0x50f20>
   56578:	ldrb	r3, [sl, r6]
   5657c:	cmp	r3, #61	; 0x3d
   56580:	bne	56538 <fputs@plt+0x50f20>
   56584:	ldr	r0, [sp, #60]	; 0x3c
   56588:	mov	r1, #1
   5658c:	mov	r2, #2
   56590:	mov	r3, r9
   56594:	bl	51bc <fwrite@plt>
   56598:	ldr	r2, [sp, #88]	; 0x58
   5659c:	mov	r0, r9
   565a0:	ldr	r1, [sp, #84]	; 0x54
   565a4:	sub	r2, r2, #1
   565a8:	ldr	r3, [sp, #208]	; 0xd0
   565ac:	rsb	r2, r6, r2
   565b0:	add	r1, r1, fp
   565b4:	bl	55ef8 <fputs@plt+0x508e0>
   565b8:	b	56538 <fputs@plt+0x50f20>
   565bc:	ldr	r0, [pc, #612]	; 56828 <fputs@plt+0x51210>
   565c0:	mov	r1, #1
   565c4:	mov	r2, #2
   565c8:	mov	r3, r9
   565cc:	add	r0, pc, r0
   565d0:	bl	51bc <fwrite@plt>
   565d4:	ldr	r0, [sp, #32]
   565d8:	mov	r1, r7
   565dc:	bl	72cf8 <fputs@plt+0x6d6e0>
   565e0:	ldr	r0, [sp, #92]	; 0x5c
   565e4:	bl	4e5c <free@plt>
   565e8:	mov	r0, r7
   565ec:	bl	4e5c <free@plt>
   565f0:	b	56420 <fputs@plt+0x50e08>
   565f4:	mov	r0, r7
   565f8:	mov	r6, r3
   565fc:	bl	4e5c <free@plt>
   56600:	b	56434 <fputs@plt+0x50e1c>
   56604:	ldr	r0, [sp, #76]	; 0x4c
   56608:	mov	r1, #1
   5660c:	mov	r2, #3
   56610:	mov	r3, r9
   56614:	bl	51bc <fwrite@plt>
   56618:	b	564b4 <fputs@plt+0x50e9c>
   5661c:	bl	55ef8 <fputs@plt+0x508e0>
   56620:	ldr	r0, [sp, #72]	; 0x48
   56624:	mov	r1, #1
   56628:	mov	r2, #3
   5662c:	mov	r3, r9
   56630:	bl	51bc <fwrite@plt>
   56634:	ldr	r2, [sp, #88]	; 0x58
   56638:	add	r1, fp, #1
   5663c:	mov	r0, r9
   56640:	ldr	r3, [sp, #208]	; 0xd0
   56644:	sub	r2, r2, #1
   56648:	rsb	r2, r6, r2
   5664c:	bl	55ef8 <fputs@plt+0x508e0>
   56650:	ldr	r0, [sp, #32]
   56654:	mov	r1, r7
   56658:	bl	72cf8 <fputs@plt+0x6d6e0>
   5665c:	ldr	r0, [sp, #92]	; 0x5c
   56660:	mov	r6, #1
   56664:	bl	4e5c <free@plt>
   56668:	mov	r0, r7
   5666c:	bl	4e5c <free@plt>
   56670:	b	56434 <fputs@plt+0x50e1c>
   56674:	ldr	r4, [sp, #48]	; 0x30
   56678:	cmp	r4, #7
   5667c:	beq	56788 <fputs@plt+0x51170>
   56680:	ldr	r4, [sp, #48]	; 0x30
   56684:	mov	r3, r9
   56688:	cmp	r4, #8
   5668c:	beq	56770 <fputs@plt+0x51158>
   56690:	ldr	r0, [pc, #404]	; 5682c <fputs@plt+0x51214>
   56694:	mov	r1, #1
   56698:	mov	r2, #3
   5669c:	add	r0, pc, r0
   566a0:	bl	51bc <fwrite@plt>
   566a4:	b	563b0 <fputs@plt+0x50d98>
   566a8:	bl	77b7c <fputs@plt+0x72564>
   566ac:	cmp	r0, #2
   566b0:	ble	562e0 <fputs@plt+0x50cc8>
   566b4:	ldr	lr, [pc, #372]	; 56830 <fputs@plt+0x51218>
   566b8:	mov	r1, r4
   566bc:	ldr	ip, [pc, #368]	; 56834 <fputs@plt+0x5121c>
   566c0:	mov	r0, #3
   566c4:	ldr	r2, [pc, #364]	; 56838 <fputs@plt+0x51220>
   566c8:	add	lr, pc, lr
   566cc:	add	ip, pc, ip
   566d0:	movw	r3, #655	; 0x28f
   566d4:	add	r2, pc, r2
   566d8:	str	lr, [sp]
   566dc:	str	ip, [sp, #4]
   566e0:	bl	76de4 <fputs@plt+0x717cc>
   566e4:	b	56344 <fputs@plt+0x50d2c>
   566e8:	mvn	r5, #11
   566ec:	str	r5, [sp, #40]	; 0x28
   566f0:	b	563b0 <fputs@plt+0x50d98>
   566f4:	mvn	r4, #11
   566f8:	str	r4, [sp, #40]	; 0x28
   566fc:	b	563b0 <fputs@plt+0x50d98>
   56700:	ldr	r0, [pc, #308]	; 5683c <fputs@plt+0x51224>
   56704:	mov	r1, #1
   56708:	mov	r2, #6
   5670c:	mov	r3, r9
   56710:	add	r0, pc, r0
   56714:	bl	51bc <fwrite@plt>
   56718:	b	561bc <fputs@plt+0x50ba4>
   5671c:	add	r3, sp, #128	; 0x80
   56720:	str	r3, [sp]
   56724:	ldm	r5, {r0, r1, r2, r3}
   56728:	ldrd	r4, [sp, #96]	; 0x60
   5672c:	ldr	r6, [sp, #80]	; 0x50
   56730:	strd	r4, [sp, #24]
   56734:	ldrd	r4, [sp, #104]	; 0x68
   56738:	strd	r4, [sp, #32]
   5673c:	bl	52634 <fputs@plt+0x4d01c>
   56740:	ldrd	r4, [sp, #24]
   56744:	mov	r3, r6
   56748:	ldr	r2, [pc, #240]	; 56840 <fputs@plt+0x51228>
   5674c:	mov	r1, #1
   56750:	str	r0, [sp, #16]
   56754:	mov	r0, r9
   56758:	strd	r4, [sp]
   5675c:	add	r2, pc, r2
   56760:	ldrd	r4, [sp, #32]
   56764:	strd	r4, [sp, #8]
   56768:	bl	527c <__fprintf_chk@plt>
   5676c:	b	561fc <fputs@plt+0x50be4>
   56770:	ldr	r0, [pc, #204]	; 56844 <fputs@plt+0x5122c>
   56774:	mov	r1, #1
   56778:	mov	r2, #3
   5677c:	add	r0, pc, r0
   56780:	bl	51bc <fwrite@plt>
   56784:	b	563b0 <fputs@plt+0x50d98>
   56788:	ldr	r0, [pc, #184]	; 56848 <fputs@plt+0x51230>
   5678c:	mov	r3, r9
   56790:	mov	r1, #1
   56794:	mov	r2, #3
   56798:	add	r0, pc, r0
   5679c:	bl	51bc <fwrite@plt>
   567a0:	b	563b0 <fputs@plt+0x50d98>
   567a4:	mvn	r4, #11
   567a8:	b	562e0 <fputs@plt+0x50cc8>
   567ac:	ldr	r0, [pc, #152]	; 5684c <fputs@plt+0x51234>
   567b0:	movw	r2, #641	; 0x281
   567b4:	ldr	r1, [pc, #148]	; 56850 <fputs@plt+0x51238>
   567b8:	ldr	r3, [pc, #148]	; 56854 <fputs@plt+0x5123c>
   567bc:	add	r0, pc, r0
   567c0:	add	r1, pc, r1
   567c4:	add	r3, pc, r3
   567c8:	bl	76bb0 <fputs@plt+0x71598>
   567cc:	mov	r4, r0
   567d0:	ldr	r0, [sp, #80]	; 0x50
   567d4:	bl	4e5c <free@plt>
   567d8:	mov	r0, r4
   567dc:	bl	54f8 <_Unwind_Resume@plt>
   567e0:	bl	524c <__stack_chk_fail@plt>
   567e4:	andeq	sl, r5, r4, asr sl
   567e8:	andeq	r0, r0, r0, asr #8
   567ec:	andeq	sl, r3, r0, lsl #4
   567f0:	andeq	r0, r0, r4, asr #8
   567f4:	andeq	sl, r3, r4, lsr #2
   567f8:	muleq	r3, r8, r3
   567fc:	andeq	r9, r3, ip, lsr #30
   56800:	andeq	r9, r3, r4, ror ip
   56804:	andeq	sl, r3, r0, ror #6
   56808:			; <UNDEFINED> instruction: 0x00039ebc
   5680c:	andeq	r9, r3, ip, lsr ip
   56810:	andeq	sl, r3, r4, lsl #1
   56814:	andeq	ip, r2, ip, asr #4
   56818:	andeq	sl, r3, ip, rrx
   5681c:	andeq	r9, r3, r8, asr #30
   56820:	andeq	sl, r3, r0, rrx
   56824:	andeq	ip, r2, r4, lsr #4
   56828:	muleq	r3, r8, sp
   5682c:	ldrdeq	r9, [r3], -ip
   56830:	strdeq	r9, [r3], -r8
   56834:	andeq	r9, r3, ip, ror sl
   56838:	ldrdeq	r9, [r3], -r4
   5683c:	ldrdeq	r9, [r3], -ip
   56840:	andeq	r9, r3, r0, lsr #24
   56844:	strdeq	r9, [r3], -r8
   56848:	ldrdeq	r9, [r3], -r8
   5684c:	andeq	r9, r3, r8, ror #15
   56850:	andeq	r9, r3, r8, ror #15
   56854:	andeq	r9, r3, r4, lsl #15
   56858:	push	{r4, r5, r6, r7, lr}
   5685c:	subs	r4, r2, #0
   56860:	sub	sp, sp, #20
   56864:	ldr	r5, [pc, #192]	; 5692c <fputs@plt+0x51314>
   56868:	mov	r7, r0
   5686c:	add	r5, pc, r5
   56870:	ldr	r6, [sp, #44]	; 0x2c
   56874:	blt	5690c <fputs@plt+0x512f4>
   56878:	cmp	r4, #9
   5687c:	bgt	568ec <fputs@plt+0x512d4>
   56880:	cmp	r3, #0
   56884:	beq	568d8 <fputs@plt+0x512c0>
   56888:	ldr	ip, [pc, #160]	; 56930 <fputs@plt+0x51318>
   5688c:	mov	r0, r7
   56890:	ldr	r2, [sp, #40]	; 0x28
   56894:	add	ip, pc, ip
   56898:	str	r2, [sp]
   5689c:	mov	r2, r4
   568a0:	ldr	ip, [ip, r4, lsl #2]
   568a4:	blx	ip
   568a8:	ldr	r3, [pc, #132]	; 56934 <fputs@plt+0x5131c>
   568ac:	ldr	r3, [r5, r3]
   568b0:	mov	r4, r0
   568b4:	ldr	r0, [r3]
   568b8:	bl	4f58 <fflush@plt>
   568bc:	cmp	r6, #0
   568c0:	cmpne	r4, #0
   568c4:	mov	r0, r4
   568c8:	movgt	r3, #1
   568cc:	strbgt	r3, [r6]
   568d0:	add	sp, sp, #20
   568d4:	pop	{r4, r5, r6, r7, pc}
   568d8:	str	r1, [sp, #12]
   568dc:	bl	68ca0 <fputs@plt+0x63688>
   568e0:	ldr	r1, [sp, #12]
   568e4:	mov	r3, r0
   568e8:	b	56888 <fputs@plt+0x51270>
   568ec:	ldr	r0, [pc, #68]	; 56938 <fputs@plt+0x51320>
   568f0:	movw	r2, #901	; 0x385
   568f4:	ldr	r1, [pc, #64]	; 5693c <fputs@plt+0x51324>
   568f8:	ldr	r3, [pc, #64]	; 56940 <fputs@plt+0x51328>
   568fc:	add	r0, pc, r0
   56900:	add	r1, pc, r1
   56904:	add	r3, pc, r3
   56908:	bl	76bb0 <fputs@plt+0x71598>
   5690c:	ldr	r0, [pc, #48]	; 56944 <fputs@plt+0x5132c>
   56910:	mov	r2, #900	; 0x384
   56914:	ldr	r1, [pc, #44]	; 56948 <fputs@plt+0x51330>
   56918:	ldr	r3, [pc, #44]	; 5694c <fputs@plt+0x51334>
   5691c:	add	r0, pc, r0
   56920:	add	r1, pc, r1
   56924:	add	r3, pc, r3
   56928:	bl	76bb0 <fputs@plt+0x71598>
   5692c:	andeq	sl, r5, ip, lsl #6
   56930:	andeq	r8, r5, r8, lsr #30
   56934:	andeq	r0, r0, r4, ror #8
   56938:	andeq	r9, r3, ip, lsl #23
   5693c:	andeq	r9, r3, r8, lsr #13
   56940:	muleq	r3, r0, r6
   56944:	andeq	r9, r3, r0, ror #22
   56948:	andeq	r9, r3, r8, lsl #13
   5694c:	andeq	r9, r3, r0, ror r6
   56950:	ldr	r3, [pc, #884]	; 56ccc <fputs@plt+0x516b4>
   56954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56958:	add	fp, sp, #32
   5695c:	ldr	r2, [pc, #876]	; 56cd0 <fputs@plt+0x516b8>
   56960:	sub	sp, sp, #28
   56964:	add	r3, pc, r3
   56968:	subs	r7, r0, #0
   5696c:	mov	r4, r1
   56970:	ldr	r2, [r3, r2]
   56974:	ldr	r3, [r2]
   56978:	str	r2, [fp, #-56]	; 0xffffffc8
   5697c:	str	r3, [fp, #-40]	; 0xffffffd8
   56980:	beq	56cac <fputs@plt+0x51694>
   56984:	cmp	r1, #0
   56988:	beq	56c8c <fputs@plt+0x51674>
   5698c:	mov	r0, r1
   56990:	bl	4fc4 <strlen@plt>
   56994:	ldr	r3, [pc, #824]	; 56cd4 <fputs@plt+0x516bc>
   56998:	add	r3, pc, r3
   5699c:	add	r0, r0, #29
   569a0:	bic	ip, r0, #7
   569a4:	ldm	r3, {r0, r1, r2, r3}
   569a8:	sub	sp, sp, ip
   569ac:	mov	ip, sp
   569b0:	mov	r6, sp
   569b4:	lsr	lr, r3, #16
   569b8:	stmia	ip!, {r0, r1, r2}
   569bc:	mov	r1, r4
   569c0:	strh	r3, [ip], #2
   569c4:	add	r0, sp, #14
   569c8:	strb	lr, [ip]
   569cc:	bl	4d3c <stpcpy@plt>
   569d0:	mov	r2, #0
   569d4:	mov	r3, r0
   569d8:	mov	r0, r4
   569dc:	strb	r2, [r3]
   569e0:	bl	4fc4 <strlen@plt>
   569e4:	ldr	r3, [pc, #748]	; 56cd8 <fputs@plt+0x516c0>
   569e8:	add	r3, pc, r3
   569ec:	add	r0, r0, #29
   569f0:	bic	ip, r0, #7
   569f4:	ldm	r3, {r0, r1, r2, r3}
   569f8:	sub	sp, sp, ip
   569fc:	mov	ip, sp
   56a00:	mov	r8, sp
   56a04:	lsr	lr, r3, #16
   56a08:	stmia	ip!, {r0, r1, r2}
   56a0c:	mov	r1, r4
   56a10:	strh	r3, [ip], #2
   56a14:	add	r0, sp, #14
   56a18:	strb	lr, [ip]
   56a1c:	bl	4d3c <stpcpy@plt>
   56a20:	mov	r2, #0
   56a24:	mov	r3, r0
   56a28:	mov	r0, r4
   56a2c:	strb	r2, [r3]
   56a30:	bl	4fc4 <strlen@plt>
   56a34:	ldr	r3, [pc, #672]	; 56cdc <fputs@plt+0x516c4>
   56a38:	cmp	r4, #0
   56a3c:	add	r3, pc, r3
   56a40:	add	r2, r0, #20
   56a44:	ldm	r3, {r0, r1}
   56a48:	bic	r3, r2, #7
   56a4c:	sub	sp, sp, r3
   56a50:	add	r3, sp, #5
   56a54:	mov	r5, sp
   56a58:	str	r0, [sp]
   56a5c:	strh	r1, [sp, #4]
   56a60:	beq	56a74 <fputs@plt+0x5145c>
   56a64:	mov	r0, r3
   56a68:	mov	r1, r4
   56a6c:	bl	4d3c <stpcpy@plt>
   56a70:	mov	r3, r0
   56a74:	mov	r2, #0
   56a78:	mov	r0, r4
   56a7c:	strb	r2, [r3]
   56a80:	str	r4, [fp, #-44]	; 0xffffffd4
   56a84:	bl	4fc4 <strlen@plt>
   56a88:	ldr	lr, [pc, #592]	; 56ce0 <fputs@plt+0x516c8>
   56a8c:	cmp	r4, #0
   56a90:	add	lr, pc, lr
   56a94:	add	r0, r0, #35	; 0x23
   56a98:	bic	ip, r0, #7
   56a9c:	ldm	lr!, {r0, r1, r2, r3}
   56aa0:	sub	sp, sp, ip
   56aa4:	add	sl, sp, #20
   56aa8:	mov	ip, sp
   56aac:	mov	r9, sp
   56ab0:	stmia	ip!, {r0, r1, r2, r3}
   56ab4:	ldm	lr, {r0, r1}
   56ab8:	str	r0, [ip], #4
   56abc:	strb	r1, [ip]
   56ac0:	beq	56ad4 <fputs@plt+0x514bc>
   56ac4:	mov	r0, sl
   56ac8:	mov	r1, r4
   56acc:	bl	4d3c <stpcpy@plt>
   56ad0:	mov	sl, r0
   56ad4:	mov	r2, #0
   56ad8:	mov	r1, r6
   56adc:	strb	r2, [sl]
   56ae0:	mov	r0, r7
   56ae4:	bl	5b150 <fputs@plt+0x55b38>
   56ae8:	subs	sl, r0, #0
   56aec:	beq	56b10 <fputs@plt+0x514f8>
   56af0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   56af4:	mov	r0, sl
   56af8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   56afc:	ldr	r3, [r1]
   56b00:	cmp	r2, r3
   56b04:	bne	56c88 <fputs@plt+0x51670>
   56b08:	sub	sp, fp, #32
   56b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56b10:	mov	r0, r7
   56b14:	bl	5b79c <fputs@plt+0x56184>
   56b18:	subs	sl, r0, #0
   56b1c:	bne	56af0 <fputs@plt+0x514d8>
   56b20:	ldr	r1, [pc, #444]	; 56ce4 <fputs@plt+0x516cc>
   56b24:	mov	r2, sl
   56b28:	mov	r0, r7
   56b2c:	add	r1, pc, r1
   56b30:	bl	5b150 <fputs@plt+0x55b38>
   56b34:	subs	sl, r0, #0
   56b38:	bne	56af0 <fputs@plt+0x514d8>
   56b3c:	ldr	r6, [pc, #420]	; 56ce8 <fputs@plt+0x516d0>
   56b40:	mov	r2, sl
   56b44:	mov	r0, r7
   56b48:	add	r6, pc, r6
   56b4c:	mov	r1, r6
   56b50:	bl	5b150 <fputs@plt+0x55b38>
   56b54:	subs	sl, r0, #0
   56b58:	bne	56af0 <fputs@plt+0x514d8>
   56b5c:	mov	r2, sl
   56b60:	mov	r1, r8
   56b64:	mov	r0, r7
   56b68:	bl	5b150 <fputs@plt+0x55b38>
   56b6c:	subs	sl, r0, #0
   56b70:	bne	56af0 <fputs@plt+0x514d8>
   56b74:	mov	r0, r7
   56b78:	bl	5b79c <fputs@plt+0x56184>
   56b7c:	subs	sl, r0, #0
   56b80:	bne	56af0 <fputs@plt+0x514d8>
   56b84:	ldr	r1, [pc, #352]	; 56cec <fputs@plt+0x516d4>
   56b88:	mov	r2, sl
   56b8c:	mov	r0, r7
   56b90:	add	r1, pc, r1
   56b94:	bl	5b150 <fputs@plt+0x55b38>
   56b98:	subs	sl, r0, #0
   56b9c:	bne	56af0 <fputs@plt+0x514d8>
   56ba0:	mov	r2, sl
   56ba4:	mov	r1, r5
   56ba8:	mov	r0, r7
   56bac:	bl	5b150 <fputs@plt+0x55b38>
   56bb0:	subs	sl, r0, #0
   56bb4:	bne	56af0 <fputs@plt+0x514d8>
   56bb8:	mov	r0, r7
   56bbc:	bl	5b79c <fputs@plt+0x56184>
   56bc0:	subs	sl, r0, #0
   56bc4:	bne	56af0 <fputs@plt+0x514d8>
   56bc8:	mov	r2, sl
   56bcc:	mov	r1, r6
   56bd0:	mov	r0, r7
   56bd4:	bl	5b150 <fputs@plt+0x55b38>
   56bd8:	subs	sl, r0, #0
   56bdc:	bne	56af0 <fputs@plt+0x514d8>
   56be0:	mov	r1, r9
   56be4:	mov	r0, r7
   56be8:	mov	r2, #0
   56bec:	bl	5b150 <fputs@plt+0x55b38>
   56bf0:	subs	sl, r0, #0
   56bf4:	bne	56af0 <fputs@plt+0x514d8>
   56bf8:	ldr	r1, [pc, #240]	; 56cf0 <fputs@plt+0x516d8>
   56bfc:	mov	r0, r4
   56c00:	add	r1, pc, r1
   56c04:	bl	65bb8 <fputs@plt+0x605a0>
   56c08:	cmp	r0, #0
   56c0c:	beq	56af0 <fputs@plt+0x514d8>
   56c10:	mov	r0, r4
   56c14:	str	r4, [fp, #-44]	; 0xffffffd4
   56c18:	bl	4fc4 <strlen@plt>
   56c1c:	ldr	r3, [pc, #208]	; 56cf4 <fputs@plt+0x516dc>
   56c20:	cmp	r4, #0
   56c24:	add	r3, pc, r3
   56c28:	add	ip, r0, #30
   56c2c:	ldm	r3, {r0, r1, r2, r3}
   56c30:	bic	ip, ip, #7
   56c34:	sub	sp, sp, ip
   56c38:	add	ip, sp, #15
   56c3c:	mov	r5, sp
   56c40:	stm	sp, {r0, r1, r2, r3}
   56c44:	beq	56c58 <fputs@plt+0x51640>
   56c48:	mov	r0, ip
   56c4c:	mov	r1, r4
   56c50:	bl	4d3c <stpcpy@plt>
   56c54:	mov	ip, r0
   56c58:	mov	r3, #0
   56c5c:	mov	r0, r7
   56c60:	strb	r3, [ip]
   56c64:	bl	5b79c <fputs@plt+0x56184>
   56c68:	subs	sl, r0, #0
   56c6c:	bne	56af0 <fputs@plt+0x514d8>
   56c70:	mov	r2, sl
   56c74:	mov	r0, r7
   56c78:	mov	r1, r5
   56c7c:	bl	5b150 <fputs@plt+0x55b38>
   56c80:	mov	sl, r0
   56c84:	b	56af0 <fputs@plt+0x514d8>
   56c88:	bl	524c <__stack_chk_fail@plt>
   56c8c:	ldr	r0, [pc, #100]	; 56cf8 <fputs@plt+0x516e0>
   56c90:	movw	r2, #1034	; 0x40a
   56c94:	ldr	r1, [pc, #96]	; 56cfc <fputs@plt+0x516e4>
   56c98:	ldr	r3, [pc, #96]	; 56d00 <fputs@plt+0x516e8>
   56c9c:	add	r0, pc, r0
   56ca0:	add	r1, pc, r1
   56ca4:	add	r3, pc, r3
   56ca8:	bl	76bb0 <fputs@plt+0x71598>
   56cac:	ldr	r0, [pc, #80]	; 56d04 <fputs@plt+0x516ec>
   56cb0:	movw	r2, #1033	; 0x409
   56cb4:	ldr	r1, [pc, #76]	; 56d08 <fputs@plt+0x516f0>
   56cb8:	ldr	r3, [pc, #76]	; 56d0c <fputs@plt+0x516f4>
   56cbc:	add	r0, pc, r0
   56cc0:	add	r1, pc, r1
   56cc4:	add	r3, pc, r3
   56cc8:	bl	76bb0 <fputs@plt+0x71598>
   56ccc:	andeq	sl, r5, r4, lsl r2
   56cd0:	andeq	r0, r0, r0, asr #8
   56cd4:	andeq	r9, r3, r8, lsl #22
   56cd8:	andeq	r9, r3, r8, asr #21
   56cdc:	andeq	r9, r3, r8, lsr fp
   56ce0:	andeq	r9, r3, r0, lsr sl
   56ce4:	andeq	r9, r3, ip, lsr #19
   56ce8:			; <UNDEFINED> instruction: 0x000399bc
   56cec:	andeq	r9, r3, ip, ror r9
   56cf0:	andeq	r9, r3, r4, lsl r9
   56cf4:	strdeq	r9, [r3], -r8
   56cf8:	strdeq	r0, [r3], -r4
   56cfc:	andeq	r9, r3, r8, lsl #6
   56d00:			; <UNDEFINED> instruction: 0x00039ab4
   56d04:	andeq	r9, r3, r8, ror #5
   56d08:	andeq	r9, r3, r8, ror #5
   56d0c:	muleq	r3, r4, sl
   56d10:	ldr	r3, [pc, #944]	; 570c8 <fputs@plt+0x51ab0>
   56d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56d18:	subs	r6, r0, #0
   56d1c:	add	fp, sp, #32
   56d20:	ldr	r0, [pc, #932]	; 570cc <fputs@plt+0x51ab4>
   56d24:	sub	sp, sp, #60	; 0x3c
   56d28:	add	r3, pc, r3
   56d2c:	str	r2, [fp, #-76]	; 0xffffffb4
   56d30:	mov	r4, r1
   56d34:	ldr	r0, [r3, r0]
   56d38:	ldr	r3, [r0]
   56d3c:	str	r0, [fp, #-72]	; 0xffffffb8
   56d40:	str	r3, [fp, #-40]	; 0xffffffd8
   56d44:	beq	570a8 <fputs@plt+0x51a90>
   56d48:	cmp	r1, #0
   56d4c:	beq	57088 <fputs@plt+0x51a70>
   56d50:	mov	r0, r1
   56d54:	bl	4fc4 <strlen@plt>
   56d58:	ldr	ip, [pc, #880]	; 570d0 <fputs@plt+0x51ab8>
   56d5c:	add	ip, pc, ip
   56d60:	add	lr, r0, #34	; 0x22
   56d64:	ldm	ip!, {r0, r1, r2, r3}
   56d68:	bic	lr, lr, #7
   56d6c:	sub	sp, sp, lr
   56d70:	add	r5, sp, #8
   56d74:	ldr	lr, [ip]
   56d78:	mov	ip, r5
   56d7c:	stmia	ip!, {r0, r1, r2, r3}
   56d80:	mov	r1, r4
   56d84:	str	lr, [ip]
   56d88:	add	r0, r5, #19
   56d8c:	bl	4d3c <stpcpy@plt>
   56d90:	mov	r2, #0
   56d94:	mov	r3, r0
   56d98:	mov	r0, r4
   56d9c:	strb	r2, [r3]
   56da0:	bl	4fc4 <strlen@plt>
   56da4:	ldr	r3, [pc, #808]	; 570d4 <fputs@plt+0x51abc>
   56da8:	add	r3, pc, r3
   56dac:	add	r0, r0, #25
   56db0:	bic	ip, r0, #7
   56db4:	ldm	r3, {r0, r1, r2}
   56db8:	sub	sp, sp, ip
   56dbc:	add	r7, sp, #8
   56dc0:	mov	r3, r7
   56dc4:	lsr	ip, r2, #16
   56dc8:	stmia	r3!, {r0, r1}
   56dcc:	mov	r1, r4
   56dd0:	strh	r2, [r3], #2
   56dd4:	add	r0, r7, #10
   56dd8:	strb	ip, [r3]
   56ddc:	bl	4d3c <stpcpy@plt>
   56de0:	mov	r2, #0
   56de4:	mov	r3, r0
   56de8:	mov	r0, r4
   56dec:	strb	r2, [r3]
   56df0:	bl	4fc4 <strlen@plt>
   56df4:	ldr	ip, [pc, #732]	; 570d8 <fputs@plt+0x51ac0>
   56df8:	cmp	r4, #0
   56dfc:	add	ip, pc, ip
   56e00:	add	lr, r0, #34	; 0x22
   56e04:	ldm	ip!, {r0, r1, r2, r3}
   56e08:	bic	lr, lr, #7
   56e0c:	sub	sp, sp, lr
   56e10:	add	r9, sp, #8
   56e14:	add	lr, r9, #19
   56e18:	ldr	r8, [ip]
   56e1c:	mov	ip, r9
   56e20:	stmia	ip!, {r0, r1, r2, r3}
   56e24:	str	r8, [ip]
   56e28:	beq	56e3c <fputs@plt+0x51824>
   56e2c:	mov	r0, lr
   56e30:	mov	r1, r4
   56e34:	bl	4d3c <stpcpy@plt>
   56e38:	mov	lr, r0
   56e3c:	mov	r3, #0
   56e40:	mov	r0, r4
   56e44:	strb	r3, [lr]
   56e48:	str	r4, [fp, #-64]	; 0xffffffc0
   56e4c:	bl	4fc4 <strlen@plt>
   56e50:	ldr	sl, [pc, #644]	; 570dc <fputs@plt+0x51ac4>
   56e54:	cmp	r4, #0
   56e58:	add	sl, pc, sl
   56e5c:	add	r0, r0, #40	; 0x28
   56e60:	bic	ip, r0, #7
   56e64:	ldm	sl!, {r0, r1, r2, r3}
   56e68:	sub	sp, sp, ip
   56e6c:	add	r8, sp, #8
   56e70:	add	lr, r8, #25
   56e74:	mov	ip, r8
   56e78:	stmia	ip!, {r0, r1, r2, r3}
   56e7c:	ldm	sl, {r0, r1, r2}
   56e80:	stmia	ip!, {r0, r1}
   56e84:	strh	r2, [ip]
   56e88:	beq	56e9c <fputs@plt+0x51884>
   56e8c:	mov	r0, lr
   56e90:	mov	r1, r4
   56e94:	bl	4d3c <stpcpy@plt>
   56e98:	mov	lr, r0
   56e9c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   56ea0:	sub	sl, fp, #60	; 0x3c
   56ea4:	ldr	r3, [pc, #564]	; 570e0 <fputs@plt+0x51ac8>
   56ea8:	mov	ip, #0
   56eac:	mov	r1, #1
   56eb0:	strb	ip, [lr]
   56eb4:	add	r3, pc, r3
   56eb8:	str	r2, [sp]
   56ebc:	mov	r0, sl
   56ec0:	mov	r2, #18
   56ec4:	str	ip, [fp, #-80]	; 0xffffffb0
   56ec8:	bl	5444 <__sprintf_chk@plt>
   56ecc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   56ed0:	mov	r1, r5
   56ed4:	mov	r0, r6
   56ed8:	mov	r2, ip
   56edc:	bl	5b150 <fputs@plt+0x55b38>
   56ee0:	subs	r5, r0, #0
   56ee4:	beq	56f08 <fputs@plt+0x518f0>
   56ee8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   56eec:	mov	r0, r5
   56ef0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   56ef4:	ldr	r3, [r1]
   56ef8:	cmp	r2, r3
   56efc:	bne	57084 <fputs@plt+0x51a6c>
   56f00:	sub	sp, fp, #32
   56f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56f08:	mov	r2, r5
   56f0c:	mov	r0, r6
   56f10:	mov	r1, sl
   56f14:	bl	5b150 <fputs@plt+0x55b38>
   56f18:	subs	r5, r0, #0
   56f1c:	bne	56ee8 <fputs@plt+0x518d0>
   56f20:	mov	r0, r6
   56f24:	bl	5b79c <fputs@plt+0x56184>
   56f28:	subs	r5, r0, #0
   56f2c:	bne	56ee8 <fputs@plt+0x518d0>
   56f30:	mov	r2, r5
   56f34:	mov	r1, r7
   56f38:	mov	r0, r6
   56f3c:	bl	5b150 <fputs@plt+0x55b38>
   56f40:	subs	r5, r0, #0
   56f44:	bne	56ee8 <fputs@plt+0x518d0>
   56f48:	mov	r2, r5
   56f4c:	mov	r0, r6
   56f50:	mov	r1, sl
   56f54:	bl	5b150 <fputs@plt+0x55b38>
   56f58:	subs	r5, r0, #0
   56f5c:	bne	56ee8 <fputs@plt+0x518d0>
   56f60:	mov	r0, r6
   56f64:	bl	5b79c <fputs@plt+0x56184>
   56f68:	subs	r5, r0, #0
   56f6c:	bne	56ee8 <fputs@plt+0x518d0>
   56f70:	mov	r2, r5
   56f74:	mov	r1, r9
   56f78:	mov	r0, r6
   56f7c:	bl	5b150 <fputs@plt+0x55b38>
   56f80:	subs	r5, r0, #0
   56f84:	bne	56ee8 <fputs@plt+0x518d0>
   56f88:	mov	r2, r5
   56f8c:	mov	r0, r6
   56f90:	mov	r1, sl
   56f94:	bl	5b150 <fputs@plt+0x55b38>
   56f98:	subs	r5, r0, #0
   56f9c:	bne	56ee8 <fputs@plt+0x518d0>
   56fa0:	ldr	r1, [pc, #316]	; 570e4 <fputs@plt+0x51acc>
   56fa4:	mov	r2, r5
   56fa8:	mov	r0, r6
   56fac:	add	r1, pc, r1
   56fb0:	bl	5b150 <fputs@plt+0x55b38>
   56fb4:	subs	r5, r0, #0
   56fb8:	bne	56ee8 <fputs@plt+0x518d0>
   56fbc:	mov	r0, r6
   56fc0:	bl	5b79c <fputs@plt+0x56184>
   56fc4:	subs	r5, r0, #0
   56fc8:	bne	56ee8 <fputs@plt+0x518d0>
   56fcc:	mov	r1, r8
   56fd0:	mov	r0, r6
   56fd4:	mov	r2, #0
   56fd8:	bl	5b150 <fputs@plt+0x55b38>
   56fdc:	subs	r5, r0, #0
   56fe0:	bne	56ee8 <fputs@plt+0x518d0>
   56fe4:	mov	r2, r5
   56fe8:	mov	r0, r6
   56fec:	mov	r1, sl
   56ff0:	bl	5b150 <fputs@plt+0x55b38>
   56ff4:	subs	r5, r0, #0
   56ff8:	bne	56ee8 <fputs@plt+0x518d0>
   56ffc:	ldr	r1, [pc, #228]	; 570e8 <fputs@plt+0x51ad0>
   57000:	mov	r2, r5
   57004:	mov	r0, r6
   57008:	add	r1, pc, r1
   5700c:	bl	5b150 <fputs@plt+0x55b38>
   57010:	subs	r5, r0, #0
   57014:	bne	56ee8 <fputs@plt+0x518d0>
   57018:	ldr	r1, [pc, #204]	; 570ec <fputs@plt+0x51ad4>
   5701c:	mov	r0, r4
   57020:	add	r1, pc, r1
   57024:	bl	65bb8 <fputs@plt+0x605a0>
   57028:	cmp	r0, #0
   5702c:	beq	56ee8 <fputs@plt+0x518d0>
   57030:	ldr	r0, [pc, #184]	; 570f0 <fputs@plt+0x51ad8>
   57034:	mov	r1, r4
   57038:	add	r0, pc, r0
   5703c:	bl	66c68 <fputs@plt+0x61650>
   57040:	mov	r4, r0
   57044:	mov	r0, r6
   57048:	bl	5b79c <fputs@plt+0x56184>
   5704c:	subs	r5, r0, #0
   57050:	bne	56ee8 <fputs@plt+0x518d0>
   57054:	mov	r2, r5
   57058:	mov	r1, r4
   5705c:	mov	r0, r6
   57060:	bl	5b150 <fputs@plt+0x55b38>
   57064:	subs	r5, r0, #0
   57068:	bne	56ee8 <fputs@plt+0x518d0>
   5706c:	mov	r2, r5
   57070:	mov	r0, r6
   57074:	mov	r1, sl
   57078:	bl	5b150 <fputs@plt+0x55b38>
   5707c:	mov	r5, r0
   57080:	b	56ee8 <fputs@plt+0x518d0>
   57084:	bl	524c <__stack_chk_fail@plt>
   57088:	ldr	r0, [pc, #100]	; 570f4 <fputs@plt+0x51adc>
   5708c:	movw	r2, #1081	; 0x439
   57090:	ldr	r1, [pc, #96]	; 570f8 <fputs@plt+0x51ae0>
   57094:	ldr	r3, [pc, #96]	; 570fc <fputs@plt+0x51ae4>
   57098:	add	r0, pc, r0
   5709c:	add	r1, pc, r1
   570a0:	add	r3, pc, r3
   570a4:	bl	76bb0 <fputs@plt+0x71598>
   570a8:	ldr	r0, [pc, #80]	; 57100 <fputs@plt+0x51ae8>
   570ac:	movw	r2, #1080	; 0x438
   570b0:	ldr	r1, [pc, #76]	; 57104 <fputs@plt+0x51aec>
   570b4:	ldr	r3, [pc, #76]	; 57108 <fputs@plt+0x51af0>
   570b8:	add	r0, pc, r0
   570bc:	add	r1, pc, r1
   570c0:	add	r3, pc, r3
   570c4:	bl	76bb0 <fputs@plt+0x71598>
   570c8:	andeq	r9, r5, r0, asr lr
   570cc:	andeq	r0, r0, r0, asr #8
   570d0:	ldrdeq	r9, [r3], -r0
   570d4:	muleq	r3, r8, r7
   570d8:	andeq	r9, r3, r0, asr r7
   570dc:	andeq	r9, r3, r8, lsl #14
   570e0:	andeq	r9, r3, r8, asr #13
   570e4:	andeq	r9, r3, r8, asr r5
   570e8:	strdeq	r9, [r3], -ip
   570ec:	strdeq	r9, [r3], -r4
   570f0:	andeq	r9, r3, r4, ror #9
   570f4:	strdeq	r0, [r3], -r8
   570f8:	andeq	r8, r3, ip, lsl #30
   570fc:	andeq	r8, r3, ip, lsl #29
   57100:	andeq	r8, r3, ip, ror #29
   57104:	andeq	r8, r3, ip, ror #29
   57108:	andeq	r8, r3, ip, ror #28
   5710c:	ldr	r3, [pc, #1024]	; 57514 <fputs@plt+0x51efc>
   57110:	ldr	r2, [pc, #1024]	; 57518 <fputs@plt+0x51f00>
   57114:	push	{r4, r5, r6, r7, r8, r9, lr}
   57118:	mov	r7, r0
   5711c:	ldr	r0, [pc, #1016]	; 5751c <fputs@plt+0x51f04>
   57120:	add	r3, pc, r3
   57124:	add	r2, pc, r2
   57128:	mov	r4, r1
   5712c:	sub	sp, sp, #276	; 0x114
   57130:	ldr	r8, [r3, r0]
   57134:	add	r6, sp, #224	; 0xe0
   57138:	ldm	r2, {r0, r1, r2}
   5713c:	mov	r3, r6
   57140:	ldr	ip, [r8]
   57144:	stmia	r3!, {r0, r1}
   57148:	add	r0, sp, #234	; 0xea
   5714c:	strh	r2, [r3]
   57150:	mov	r1, #0
   57154:	mov	r2, #32
   57158:	str	ip, [sp, #268]	; 0x10c
   5715c:	bl	4d54 <memset@plt>
   57160:	cmp	r7, #0
   57164:	beq	574b0 <fputs@plt+0x51e98>
   57168:	cmp	r4, #0
   5716c:	beq	573c0 <fputs@plt+0x51da8>
   57170:	ldr	r2, [pc, #936]	; 57520 <fputs@plt+0x51f08>
   57174:	add	r5, sp, #32
   57178:	mvn	r3, #0
   5717c:	str	r3, [sp, #16]
   57180:	add	r2, pc, r2
   57184:	str	r3, [sp, #20]
   57188:	str	r3, [sp, #24]
   5718c:	ldm	r2, {r0, r1}
   57190:	stm	r5, {r0, r1}
   57194:	mov	r0, r4
   57198:	bl	69444 <fputs@plt+0x63e2c>
   5719c:	cmp	r0, #0
   571a0:	beq	57450 <fputs@plt+0x51e38>
   571a4:	mov	r0, r4
   571a8:	add	r1, sp, #28
   571ac:	bl	6c83c <fputs@plt+0x67224>
   571b0:	cmp	r0, #0
   571b4:	blt	57294 <fputs@plt+0x51c7c>
   571b8:	add	r3, sp, #24
   571bc:	ldr	r0, [sp, #28]
   571c0:	str	r3, [sp]
   571c4:	add	r1, sp, #16
   571c8:	add	r2, sp, #20
   571cc:	mov	r3, #0
   571d0:	bl	6ca54 <fputs@plt+0x6743c>
   571d4:	cmp	r0, #0
   571d8:	blt	57294 <fputs@plt+0x51c7c>
   571dc:	mov	r0, #1
   571e0:	mov	r1, #2
   571e4:	mov	r2, #0
   571e8:	mov	r3, r5
   571ec:	bl	4c40 <socketpair@plt>
   571f0:	cmp	r0, #0
   571f4:	blt	573ac <fputs@plt+0x51d94>
   571f8:	bl	53cc <fork@plt>
   571fc:	subs	r9, r0, #0
   57200:	blt	573ac <fputs@plt+0x51d94>
   57204:	bne	57418 <fputs@plt+0x51e00>
   57208:	ldr	r0, [sp, #32]
   5720c:	bl	65fb8 <fputs@plt+0x609a0>
   57210:	str	r0, [sp, #32]
   57214:	add	r0, sp, #16
   57218:	mvn	r2, #0
   5721c:	ldm	r0, {r0, r1, r3}
   57220:	bl	6cda0 <fputs@plt+0x67788>
   57224:	cmp	r0, #0
   57228:	blt	5728c <fputs@plt+0x51c74>
   5722c:	ldr	r0, [pc, #752]	; 57524 <fputs@plt+0x51f0c>
   57230:	mov	r1, #256	; 0x100
   57234:	movt	r1, #8
   57238:	add	r0, pc, r0
   5723c:	bl	50d8 <open64@plt>
   57240:	subs	r6, r0, #0
   57244:	blt	5728c <fputs@plt+0x51c74>
   57248:	add	r9, sp, #184	; 0xb8
   5724c:	mov	r2, #36	; 0x24
   57250:	mov	r3, #0
   57254:	mov	r1, r9
   57258:	bl	69a34 <fputs@plt+0x6441c>
   5725c:	mov	r4, r0
   57260:	mov	r0, r6
   57264:	bl	65fb8 <fputs@plt+0x609a0>
   57268:	cmp	r4, #36	; 0x24
   5726c:	bne	5728c <fputs@plt+0x51c74>
   57270:	mov	r1, r9
   57274:	mov	r2, r4
   57278:	ldr	r0, [sp, #36]	; 0x24
   5727c:	mov	r3, #16384	; 0x4000
   57280:	bl	5318 <send@plt>
   57284:	cmp	r0, #36	; 0x24
   57288:	beq	5745c <fputs@plt+0x51e44>
   5728c:	mov	r0, #1
   57290:	bl	4e2c <_exit@plt>
   57294:	ldr	r3, [sp, #24]
   57298:	mov	r9, r0
   5729c:	mov	r0, r3
   572a0:	bl	65fb8 <fputs@plt+0x609a0>
   572a4:	ldr	r0, [sp, #20]
   572a8:	bl	65fb8 <fputs@plt+0x609a0>
   572ac:	ldr	r0, [sp, #16]
   572b0:	bl	65fb8 <fputs@plt+0x609a0>
   572b4:	mov	r0, r5
   572b8:	bl	67d58 <fputs@plt+0x62740>
   572bc:	cmp	r9, #0
   572c0:	addge	r4, sp, #40	; 0x28
   572c4:	blt	57364 <fputs@plt+0x51d4c>
   572c8:	add	r3, sp, #233	; 0xe9
   572cc:	str	r3, [sp]
   572d0:	ldm	r4, {r0, r1, r2, r3}
   572d4:	bl	52634 <fputs@plt+0x4d01c>
   572d8:	mov	r0, r6
   572dc:	bl	4fc4 <strlen@plt>
   572e0:	mov	r1, r6
   572e4:	mov	r2, r0
   572e8:	mov	r0, r7
   572ec:	bl	5b150 <fputs@plt+0x55b38>
   572f0:	subs	r9, r0, #0
   572f4:	blt	57320 <fputs@plt+0x51d08>
   572f8:	mov	r0, r7
   572fc:	bl	5b6ec <fputs@plt+0x560d4>
   57300:	and	r9, r0, r0, asr #31
   57304:	ldr	r2, [sp, #268]	; 0x10c
   57308:	mov	r0, r9
   5730c:	ldr	r3, [r8]
   57310:	cmp	r2, r3
   57314:	bne	574ac <fputs@plt+0x51e94>
   57318:	add	sp, sp, #276	; 0x114
   5731c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   57320:	bl	77b7c <fputs@plt+0x72564>
   57324:	cmp	r0, #2
   57328:	ble	57304 <fputs@plt+0x51cec>
   5732c:	ldr	lr, [pc, #500]	; 57528 <fputs@plt+0x51f10>
   57330:	mov	r1, r9
   57334:	ldr	ip, [pc, #496]	; 5752c <fputs@plt+0x51f14>
   57338:	mov	r0, #3
   5733c:	ldr	r2, [pc, #492]	; 57530 <fputs@plt+0x51f18>
   57340:	add	lr, pc, lr
   57344:	add	ip, pc, ip
   57348:	movw	r3, #1219	; 0x4c3
   5734c:	add	r2, pc, r2
   57350:	str	lr, [sp]
   57354:	str	ip, [sp, #4]
   57358:	bl	76de4 <fputs@plt+0x717cc>
   5735c:	mov	r9, r0
   57360:	b	57304 <fputs@plt+0x51cec>
   57364:	bl	77b7c <fputs@plt+0x72564>
   57368:	cmp	r0, #2
   5736c:	ble	57304 <fputs@plt+0x51cec>
   57370:	ldr	r2, [pc, #444]	; 57534 <fputs@plt+0x51f1c>
   57374:	mov	r1, r9
   57378:	ldr	ip, [pc, #440]	; 57538 <fputs@plt+0x51f20>
   5737c:	mov	r0, #3
   57380:	add	r2, pc, r2
   57384:	str	r2, [sp, #4]
   57388:	ldr	r2, [pc, #428]	; 5753c <fputs@plt+0x51f24>
   5738c:	add	ip, pc, ip
   57390:	str	r4, [sp, #8]
   57394:	movw	r3, #1209	; 0x4b9
   57398:	str	ip, [sp]
   5739c:	add	r2, pc, r2
   573a0:	bl	76de4 <fputs@plt+0x717cc>
   573a4:	mov	r9, r0
   573a8:	b	57304 <fputs@plt+0x51cec>
   573ac:	bl	55b8 <__errno_location@plt>
   573b0:	ldr	r3, [sp, #24]
   573b4:	ldr	r9, [r0]
   573b8:	rsb	r9, r9, #0
   573bc:	b	5729c <fputs@plt+0x51c84>
   573c0:	add	r4, sp, #40	; 0x28
   573c4:	mov	r0, r4
   573c8:	bl	52a20 <fputs@plt+0x4d408>
   573cc:	subs	r9, r0, #0
   573d0:	bge	572c8 <fputs@plt+0x51cb0>
   573d4:	bl	77b7c <fputs@plt+0x72564>
   573d8:	cmp	r0, #2
   573dc:	ble	57304 <fputs@plt+0x51cec>
   573e0:	ldr	lr, [pc, #344]	; 57540 <fputs@plt+0x51f28>
   573e4:	mov	r1, r9
   573e8:	ldr	ip, [pc, #340]	; 57544 <fputs@plt+0x51f2c>
   573ec:	mov	r0, #3
   573f0:	ldr	r2, [pc, #336]	; 57548 <fputs@plt+0x51f30>
   573f4:	add	lr, pc, lr
   573f8:	add	ip, pc, ip
   573fc:	movw	r3, #1213	; 0x4bd
   57400:	add	r2, pc, r2
   57404:	str	lr, [sp]
   57408:	str	ip, [sp, #4]
   5740c:	bl	76de4 <fputs@plt+0x717cc>
   57410:	mov	r9, r0
   57414:	b	57304 <fputs@plt+0x51cec>
   57418:	ldr	r0, [sp, #36]	; 0x24
   5741c:	bl	65fb8 <fputs@plt+0x609a0>
   57420:	str	r0, [sp, #36]	; 0x24
   57424:	add	r1, sp, #56	; 0x38
   57428:	mov	r0, r9
   5742c:	bl	69084 <fputs@plt+0x63a6c>
   57430:	cmp	r0, #0
   57434:	blt	57294 <fputs@plt+0x51c7c>
   57438:	ldr	r3, [sp, #64]	; 0x40
   5743c:	cmp	r3, #1
   57440:	beq	57464 <fputs@plt+0x51e4c>
   57444:	ldr	r3, [sp, #24]
   57448:	mvn	r9, #4
   5744c:	b	5729c <fputs@plt+0x51c84>
   57450:	mvn	r3, #0
   57454:	mvn	r9, #21
   57458:	b	5729c <fputs@plt+0x51c84>
   5745c:	mov	r0, #0
   57460:	bl	4e2c <_exit@plt>
   57464:	ldr	r3, [sp, #76]	; 0x4c
   57468:	cmp	r3, #0
   5746c:	bne	57444 <fputs@plt+0x51e2c>
   57470:	add	r9, sp, #184	; 0xb8
   57474:	ldr	r0, [sp, #32]
   57478:	mov	r2, #36	; 0x24
   5747c:	mov	r1, r9
   57480:	bl	4c7c <recv@plt>
   57484:	cmp	r0, #36	; 0x24
   57488:	bne	57444 <fputs@plt+0x51e2c>
   5748c:	mov	r0, r9
   57490:	add	r1, sp, #40	; 0x28
   57494:	mov	r3, #0
   57498:	strb	r3, [sp, #220]	; 0xdc
   5749c:	bl	526c8 <fputs@plt+0x4d0b0>
   574a0:	and	r9, r0, r0, asr #31
   574a4:	ldr	r3, [sp, #24]
   574a8:	b	5729c <fputs@plt+0x51c84>
   574ac:	bl	524c <__stack_chk_fail@plt>
   574b0:	ldr	r0, [pc, #148]	; 5754c <fputs@plt+0x51f34>
   574b4:	movw	r2, #1204	; 0x4b4
   574b8:	ldr	r1, [pc, #144]	; 57550 <fputs@plt+0x51f38>
   574bc:	ldr	r3, [pc, #144]	; 57554 <fputs@plt+0x51f3c>
   574c0:	add	r0, pc, r0
   574c4:	add	r1, pc, r1
   574c8:	add	r3, pc, r3
   574cc:	bl	76bb0 <fputs@plt+0x71598>
   574d0:	mov	r4, r0
   574d4:	ldr	r0, [sp, #24]
   574d8:	bl	65fb8 <fputs@plt+0x609a0>
   574dc:	ldr	r0, [sp, #20]
   574e0:	bl	65fb8 <fputs@plt+0x609a0>
   574e4:	ldr	r0, [sp, #16]
   574e8:	bl	65fb8 <fputs@plt+0x609a0>
   574ec:	mov	r0, r5
   574f0:	bl	67d58 <fputs@plt+0x62740>
   574f4:	mov	r0, r4
   574f8:	bl	54f8 <_Unwind_Resume@plt>
   574fc:	mov	r4, r0
   57500:	b	574ec <fputs@plt+0x51ed4>
   57504:	mov	r4, r0
   57508:	b	574e4 <fputs@plt+0x51ecc>
   5750c:	mov	r4, r0
   57510:	b	574dc <fputs@plt+0x51ec4>
   57514:	andeq	r9, r5, r8, asr sl
   57518:	andeq	r9, r3, r8, lsr #4
   5751c:	andeq	r0, r0, r0, asr #8
   57520:	andeq	r8, r3, r0, ror #26
   57524:	andeq	r7, r3, r8, lsr #28
   57528:	andeq	r9, r3, r8, asr r4
   5752c:	andeq	r9, r3, r8, lsl #5
   57530:	andeq	r8, r3, ip, asr ip
   57534:	andeq	r9, r3, r4, lsl #4
   57538:	andeq	r9, r3, ip, lsl #8
   5753c:	andeq	r8, r3, ip, lsl #24
   57540:	andeq	r9, r3, r4, lsr #7
   57544:			; <UNDEFINED> instruction: 0x000391b8
   57548:	andeq	r8, r3, r8, lsr #23
   5754c:	andeq	r8, r3, r4, ror #21
   57550:	andeq	r8, r3, r4, ror #21
   57554:	andeq	r9, r3, r4, lsl #4
   57558:	ldr	ip, [pc, #1036]	; 5796c <fputs@plt+0x52354>
   5755c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57560:	subs	r5, r2, #0
   57564:	ldr	r2, [pc, #1028]	; 57970 <fputs@plt+0x52358>
   57568:	add	ip, pc, ip
   5756c:	mov	r9, r3
   57570:	sub	sp, sp, #92	; 0x5c
   57574:	mov	r3, ip
   57578:	mov	r6, r1
   5757c:	ldr	r2, [ip, r2]
   57580:	mov	r1, #0
   57584:	mov	r7, r0
   57588:	str	r1, [sp, #40]	; 0x28
   5758c:	ldr	fp, [sp, #136]	; 0x88
   57590:	ldr	r3, [r2]
   57594:	str	r2, [sp, #16]
   57598:	ldrb	r8, [sp, #152]	; 0x98
   5759c:	str	r3, [sp, #84]	; 0x54
   575a0:	ldr	sl, [sp, #156]	; 0x9c
   575a4:	blt	57854 <fputs@plt+0x5223c>
   575a8:	cmp	r5, #9
   575ac:	bgt	578b0 <fputs@plt+0x52298>
   575b0:	cmp	r6, #0
   575b4:	beq	57890 <fputs@plt+0x52278>
   575b8:	cmp	fp, #0
   575bc:	moveq	r4, fp
   575c0:	bne	575e4 <fputs@plt+0x51fcc>
   575c4:	ldr	r1, [sp, #16]
   575c8:	mov	r0, r4
   575cc:	ldr	r2, [sp, #84]	; 0x54
   575d0:	ldr	r3, [r1]
   575d4:	cmp	r2, r3
   575d8:	bne	57850 <fputs@plt+0x52238>
   575dc:	add	sp, sp, #92	; 0x5c
   575e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   575e4:	add	r0, sp, #40	; 0x28
   575e8:	ldr	r1, [sp, #148]	; 0x94
   575ec:	bl	5bd9c <fputs@plt+0x56784>
   575f0:	cmp	r0, #0
   575f4:	blt	57794 <fputs@plt+0x5217c>
   575f8:	ldr	r0, [sp, #40]	; 0x28
   575fc:	mov	r1, #0
   57600:	bl	5710c <fputs@plt+0x51af4>
   57604:	cmp	r0, #0
   57608:	blt	57794 <fputs@plt+0x5217c>
   5760c:	cmp	r8, #0
   57610:	mov	r1, r6
   57614:	ldr	r0, [sp, #40]	; 0x28
   57618:	beq	577ac <fputs@plt+0x52194>
   5761c:	bl	56950 <fputs@plt+0x51338>
   57620:	cmp	r0, #0
   57624:	blt	57794 <fputs@plt+0x5217c>
   57628:	bl	77b7c <fputs@plt+0x72564>
   5762c:	cmp	r0, #6
   57630:	bgt	578f0 <fputs@plt+0x522d8>
   57634:	ldr	r6, [sp, #40]	; 0x28
   57638:	ldr	r0, [sp, #144]	; 0x90
   5763c:	cmp	r6, #0
   57640:	str	r0, [sp, #44]	; 0x2c
   57644:	beq	578d0 <fputs@plt+0x522b8>
   57648:	mov	r0, r6
   5764c:	bl	5bad0 <fputs@plt+0x564b8>
   57650:	subs	r4, r0, #0
   57654:	blt	57798 <fputs@plt+0x52180>
   57658:	mov	r0, r6
   5765c:	mov	r2, fp
   57660:	mov	r3, #0
   57664:	bl	5b8e0 <fputs@plt+0x562c8>
   57668:	subs	r4, r0, #0
   5766c:	blt	57798 <fputs@plt+0x52180>
   57670:	ldr	r1, [sp, #144]	; 0x90
   57674:	mov	r8, #0
   57678:	ldr	ip, [pc, #756]	; 57974 <fputs@plt+0x5235c>
   5767c:	add	r2, sp, #64	; 0x40
   57680:	and	r1, r1, #4
   57684:	add	r3, sp, #56	; 0x38
   57688:	add	ip, pc, ip
   5768c:	str	r1, [sp, #24]
   57690:	str	r8, [sp, #20]
   57694:	str	r2, [sp, #28]
   57698:	str	r3, [sp, #32]
   5769c:	str	ip, [sp, #36]	; 0x24
   576a0:	cmp	r4, #0
   576a4:	beq	57744 <fputs@plt+0x5212c>
   576a8:	ldrd	r2, [sp, #128]	; 0x80
   576ac:	orrs	r3, r2, r3
   576b0:	beq	576ec <fputs@plt+0x520d4>
   576b4:	mov	r0, r6
   576b8:	add	r1, sp, #48	; 0x30
   576bc:	mov	r2, #0
   576c0:	bl	5bfac <fputs@plt+0x56994>
   576c4:	cmn	r0, #116	; 0x74
   576c8:	mov	r4, r0
   576cc:	beq	57724 <fputs@plt+0x5210c>
   576d0:	cmp	r0, #0
   576d4:	blt	57798 <fputs@plt+0x52180>
   576d8:	ldrd	r2, [sp, #48]	; 0x30
   576dc:	ldrd	r0, [sp, #128]	; 0x80
   576e0:	cmp	r1, r3
   576e4:	cmpeq	r0, r2
   576e8:	bhi	57724 <fputs@plt+0x5210c>
   576ec:	mov	r0, r7
   576f0:	add	r1, sp, #44	; 0x2c
   576f4:	add	r8, r8, #1
   576f8:	bl	55a94 <fputs@plt+0x5047c>
   576fc:	ldr	ip, [sp, #44]	; 0x2c
   57700:	mov	r0, r7
   57704:	str	sl, [sp, #4]
   57708:	mov	r1, r6
   5770c:	mov	r2, r5
   57710:	mov	r3, r9
   57714:	str	ip, [sp]
   57718:	bl	56858 <fputs@plt+0x51240>
   5771c:	subs	r4, r0, #0
   57720:	blt	57798 <fputs@plt+0x52180>
   57724:	mov	r2, #1
   57728:	str	r2, [sp, #20]
   5772c:	mov	r0, r6
   57730:	bl	5b8d8 <fputs@plt+0x562c0>
   57734:	subs	r4, r0, #0
   57738:	blt	57798 <fputs@plt+0x52180>
   5773c:	cmp	r4, #0
   57740:	bne	576a8 <fputs@plt+0x52090>
   57744:	ldr	r1, [sp, #24]
   57748:	cmp	r1, #0
   5774c:	cmpne	fp, r8
   57750:	bls	57760 <fputs@plt+0x52148>
   57754:	ldrd	r2, [sp, #128]	; 0x80
   57758:	orrs	r3, r2, r3
   5775c:	bne	577b8 <fputs@plt+0x521a0>
   57760:	ldr	r3, [sp, #44]	; 0x2c
   57764:	tst	r3, #2
   57768:	beq	57798 <fputs@plt+0x52180>
   5776c:	mov	r0, r6
   57770:	mvn	r2, #0
   57774:	mvn	r3, #0
   57778:	bl	5d108 <fputs@plt+0x57af0>
   5777c:	subs	r4, r0, #0
   57780:	blt	57798 <fputs@plt+0x52180>
   57784:	ldr	r0, [sp, #20]
   57788:	cmp	r0, #0
   5778c:	beq	576a0 <fputs@plt+0x52088>
   57790:	b	5772c <fputs@plt+0x52114>
   57794:	mov	r4, r0
   57798:	ldr	r0, [sp, #40]	; 0x28
   5779c:	cmp	r0, #0
   577a0:	beq	575c4 <fputs@plt+0x51fac>
   577a4:	bl	5bb68 <fputs@plt+0x56550>
   577a8:	b	575c4 <fputs@plt+0x51fac>
   577ac:	ldr	r2, [sp, #140]	; 0x8c
   577b0:	bl	56d10 <fputs@plt+0x516f8>
   577b4:	b	57620 <fputs@plt+0x52008>
   577b8:	add	r0, sp, #64	; 0x40
   577bc:	mov	r2, #0
   577c0:	mov	r3, #0
   577c4:	strd	r2, [sp, #56]	; 0x38
   577c8:	bl	52a20 <fputs@plt+0x4d408>
   577cc:	subs	r4, r0, #0
   577d0:	blt	57798 <fputs@plt+0x52180>
   577d4:	add	r3, sp, #56	; 0x38
   577d8:	str	r3, [sp, #8]
   577dc:	add	r3, sp, #72	; 0x48
   577e0:	mov	ip, #0
   577e4:	str	ip, [sp, #12]
   577e8:	ldr	ip, [sp, #28]
   577ec:	ldm	r3, {r0, r1}
   577f0:	ldm	ip, {r2, r3}
   577f4:	stm	sp, {r0, r1}
   577f8:	mov	r0, r6
   577fc:	bl	5d380 <fputs@plt+0x57d68>
   57800:	subs	r4, r0, #0
   57804:	blt	57798 <fputs@plt+0x52180>
   57808:	beq	57820 <fputs@plt+0x52208>
   5780c:	ldrd	r2, [sp, #56]	; 0x38
   57810:	ldrd	r0, [sp, #128]	; 0x80
   57814:	cmp	r1, r3
   57818:	cmpeq	r0, r2
   5781c:	bcc	5782c <fputs@plt+0x52214>
   57820:	mov	r0, #0
   57824:	str	r0, [sp, #24]
   57828:	b	57760 <fputs@plt+0x52148>
   5782c:	mov	r0, r7
   57830:	add	r1, sp, #44	; 0x2c
   57834:	bl	55a94 <fputs@plt+0x5047c>
   57838:	ldr	r0, [sp, #36]	; 0x24
   5783c:	mov	r1, #1
   57840:	mov	r2, #99	; 0x63
   57844:	mov	r3, r7
   57848:	bl	51bc <fwrite@plt>
   5784c:	b	57820 <fputs@plt+0x52208>
   57850:	bl	524c <__stack_chk_fail@plt>
   57854:	ldr	r0, [pc, #284]	; 57978 <fputs@plt+0x52360>
   57858:	movw	r2, #1244	; 0x4dc
   5785c:	ldr	r1, [pc, #280]	; 5797c <fputs@plt+0x52364>
   57860:	ldr	r3, [pc, #280]	; 57980 <fputs@plt+0x52368>
   57864:	add	r0, pc, r0
   57868:	add	r1, pc, r1
   5786c:	add	r3, pc, r3
   57870:	bl	76bb0 <fputs@plt+0x71598>
   57874:	mov	r4, r0
   57878:	ldr	r0, [sp, #40]	; 0x28
   5787c:	cmp	r0, #0
   57880:	beq	57888 <fputs@plt+0x52270>
   57884:	bl	5bb68 <fputs@plt+0x56550>
   57888:	mov	r0, r4
   5788c:	bl	54f8 <_Unwind_Resume@plt>
   57890:	ldr	r0, [pc, #236]	; 57984 <fputs@plt+0x5236c>
   57894:	movw	r2, #1246	; 0x4de
   57898:	ldr	r1, [pc, #232]	; 57988 <fputs@plt+0x52370>
   5789c:	ldr	r3, [pc, #232]	; 5798c <fputs@plt+0x52374>
   578a0:	add	r0, pc, r0
   578a4:	add	r1, pc, r1
   578a8:	add	r3, pc, r3
   578ac:	bl	76bb0 <fputs@plt+0x71598>
   578b0:	ldr	r0, [pc, #216]	; 57990 <fputs@plt+0x52378>
   578b4:	movw	r2, #1245	; 0x4dd
   578b8:	ldr	r1, [pc, #212]	; 57994 <fputs@plt+0x5237c>
   578bc:	ldr	r3, [pc, #212]	; 57998 <fputs@plt+0x52380>
   578c0:	add	r0, pc, r0
   578c4:	add	r1, pc, r1
   578c8:	add	r3, pc, r3
   578cc:	bl	76bb0 <fputs@plt+0x71598>
   578d0:	ldr	r0, [pc, #196]	; 5799c <fputs@plt+0x52384>
   578d4:	mov	r2, #944	; 0x3b0
   578d8:	ldr	r1, [pc, #192]	; 579a0 <fputs@plt+0x52388>
   578dc:	ldr	r3, [pc, #192]	; 579a4 <fputs@plt+0x5238c>
   578e0:	add	r0, pc, r0
   578e4:	add	r1, pc, r1
   578e8:	add	r3, pc, r3
   578ec:	bl	76bb0 <fputs@plt+0x71598>
   578f0:	ldr	r0, [sp, #40]	; 0x28
   578f4:	bl	5b85c <fputs@plt+0x56244>
   578f8:	mov	r4, r0
   578fc:	bl	77b7c <fputs@plt+0x72564>
   57900:	cmp	r0, #6
   57904:	bgt	5792c <fputs@plt+0x52314>
   57908:	mov	r0, r4
   5790c:	bl	4e5c <free@plt>
   57910:	b	57634 <fputs@plt+0x5201c>
   57914:	mov	r3, r0
   57918:	mov	r4, #0
   5791c:	mov	r0, r4
   57920:	mov	r4, r3
   57924:	bl	4e5c <free@plt>
   57928:	b	57878 <fputs@plt+0x52260>
   5792c:	ldr	r2, [pc, #116]	; 579a8 <fputs@plt+0x52390>
   57930:	mov	r0, #7
   57934:	ldr	ip, [pc, #112]	; 579ac <fputs@plt+0x52394>
   57938:	mov	r1, #0
   5793c:	add	r2, pc, r2
   57940:	str	r2, [sp, #4]
   57944:	ldr	r2, [pc, #100]	; 579b0 <fputs@plt+0x52398>
   57948:	add	ip, pc, ip
   5794c:	str	r4, [sp, #8]
   57950:	movw	r3, #1270	; 0x4f6
   57954:	str	ip, [sp]
   57958:	add	r2, pc, r2
   5795c:	bl	76de4 <fputs@plt+0x717cc>
   57960:	b	57908 <fputs@plt+0x522f0>
   57964:	mov	r3, r0
   57968:	b	5791c <fputs@plt+0x52304>
   5796c:	andeq	r9, r5, r0, lsl r6
   57970:	andeq	r0, r0, r0, asr #8
   57974:	andeq	r8, r3, r0, ror pc
   57978:	andeq	r8, r3, r8, lsl ip
   5797c:	andeq	r8, r3, r0, asr #14
   57980:	andeq	r8, r3, r0, lsl r7
   57984:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   57988:	andeq	r8, r3, r4, lsl #14
   5798c:	ldrdeq	r8, [r3], -r4
   57990:	andeq	r8, r3, r8, asr #23
   57994:	andeq	r8, r3, r4, ror #13
   57998:			; <UNDEFINED> instruction: 0x000386b4
   5799c:	andeq	r8, r3, r4, asr #13
   579a0:	andeq	r8, r3, r4, asr #13
   579a4:	andeq	r8, r3, r0, asr #28
   579a8:	andeq	r8, r3, r8, lsr #25
   579ac:	andeq	r8, r3, ip, asr #11
   579b0:	andeq	r8, r3, r0, asr r6
   579b4:	mov	r2, r0
   579b8:	ldr	r0, [pc, #8]	; 579c8 <fputs@plt+0x523b0>
   579bc:	mov	r1, #10
   579c0:	add	r0, pc, r0
   579c4:	b	6e010 <fputs@plt+0x689f8>
   579c8:	ldrdeq	r7, [r5], -r4
   579cc:	push	{r4, lr}
   579d0:	subs	r4, r0, #0
   579d4:	bne	579e0 <fputs@plt+0x523c8>
   579d8:	b	57a70 <fputs@plt+0x52458>
   579dc:	bl	579cc <fputs@plt+0x523b4>
   579e0:	ldr	r0, [r4, #32]
   579e4:	cmp	r0, #0
   579e8:	bne	579dc <fputs@plt+0x523c4>
   579ec:	ldr	r2, [r4, #4]
   579f0:	cmp	r2, #0
   579f4:	beq	57a28 <fputs@plt+0x52410>
   579f8:	ldr	r3, [r4, #8]
   579fc:	cmp	r3, #0
   57a00:	ldrne	r1, [r4, #12]
   57a04:	strne	r1, [r3, #12]
   57a08:	ldr	r3, [r4, #12]
   57a0c:	cmp	r3, #0
   57a10:	beq	57a3c <fputs@plt+0x52424>
   57a14:	ldr	r2, [r4, #8]
   57a18:	str	r2, [r3, #8]
   57a1c:	mov	r3, #0
   57a20:	str	r3, [r4, #12]
   57a24:	str	r3, [r4, #8]
   57a28:	ldr	r0, [r4, #16]
   57a2c:	bl	4e5c <free@plt>
   57a30:	mov	r0, r4
   57a34:	pop	{r4, lr}
   57a38:	b	4e5c <free@plt>
   57a3c:	ldr	r3, [r2, #32]
   57a40:	cmp	r4, r3
   57a44:	ldreq	r3, [r4, #8]
   57a48:	streq	r3, [r2, #32]
   57a4c:	beq	57a1c <fputs@plt+0x52404>
   57a50:	ldr	r0, [pc, #56]	; 57a90 <fputs@plt+0x52478>
   57a54:	mov	r2, #231	; 0xe7
   57a58:	ldr	r1, [pc, #52]	; 57a94 <fputs@plt+0x5247c>
   57a5c:	ldr	r3, [pc, #52]	; 57a98 <fputs@plt+0x52480>
   57a60:	add	r0, pc, r0
   57a64:	add	r1, pc, r1
   57a68:	add	r3, pc, r3
   57a6c:	bl	76bb0 <fputs@plt+0x71598>
   57a70:	ldr	r0, [pc, #36]	; 57a9c <fputs@plt+0x52484>
   57a74:	mov	r2, #225	; 0xe1
   57a78:	ldr	r1, [pc, #32]	; 57aa0 <fputs@plt+0x52488>
   57a7c:	ldr	r3, [pc, #32]	; 57aa4 <fputs@plt+0x5248c>
   57a80:	add	r0, pc, r0
   57a84:	add	r1, pc, r1
   57a88:	add	r3, pc, r3
   57a8c:	bl	76bb0 <fputs@plt+0x71598>
   57a90:	andeq	fp, r2, r0, lsl #21
   57a94:	andeq	r8, r3, ip, lsl #29
   57a98:	andeq	r9, r3, r4, asr fp
   57a9c:	muleq	r2, r0, r3
   57aa0:	andeq	r8, r3, ip, ror #28
   57aa4:	andeq	r9, r3, r4, lsr fp
   57aa8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57aac:	subs	r8, r0, #0
   57ab0:	beq	57bbc <fputs@plt+0x525a4>
   57ab4:	ldr	r3, [r8]
   57ab8:	cmp	r3, #0
   57abc:	beq	57bac <fputs@plt+0x52594>
   57ac0:	ldr	r4, [r8, #32]
   57ac4:	cmp	r4, #0
   57ac8:	beq	57ba0 <fputs@plt+0x52588>
   57acc:	ldr	fp, [pc, #276]	; 57be8 <fputs@plt+0x525d0>
   57ad0:	mov	r9, #0
   57ad4:	ldr	sl, [pc, #272]	; 57bec <fputs@plt+0x525d4>
   57ad8:	mov	r5, r9
   57adc:	add	fp, pc, fp
   57ae0:	add	sl, pc, sl
   57ae4:	b	57b2c <fputs@plt+0x52514>
   57ae8:	ldr	r1, [r8]
   57aec:	mov	r9, #1
   57af0:	cmp	r1, r9
   57af4:	movne	r1, fp
   57af8:	moveq	r1, sl
   57afc:	bl	6a1cc <fputs@plt+0x64bb4>
   57b00:	mov	r7, r0
   57b04:	mov	r0, r5
   57b08:	bl	4e5c <free@plt>
   57b0c:	mov	r0, r6
   57b10:	bl	4e5c <free@plt>
   57b14:	cmp	r7, #0
   57b18:	beq	57ba0 <fputs@plt+0x52588>
   57b1c:	ldr	r4, [r4, #8]
   57b20:	mov	r5, r7
   57b24:	cmp	r4, #0
   57b28:	beq	57b64 <fputs@plt+0x5254c>
   57b2c:	mov	r0, r4
   57b30:	bl	57aa8 <fputs@plt+0x52490>
   57b34:	mov	r3, #0
   57b38:	subs	r6, r0, #0
   57b3c:	mov	r0, r5
   57b40:	mov	r2, r6
   57b44:	beq	57b94 <fputs@plt+0x5257c>
   57b48:	cmp	r5, #0
   57b4c:	bne	57ae8 <fputs@plt+0x524d0>
   57b50:	ldr	r4, [r4, #8]
   57b54:	mov	r7, r6
   57b58:	mov	r5, r7
   57b5c:	cmp	r4, #0
   57b60:	bne	57b2c <fputs@plt+0x52514>
   57b64:	cmp	r9, #0
   57b68:	moveq	r6, r7
   57b6c:	beq	57b98 <fputs@plt+0x52580>
   57b70:	ldr	r0, [pc, #120]	; 57bf0 <fputs@plt+0x525d8>
   57b74:	mov	r3, r4
   57b78:	ldr	r2, [pc, #116]	; 57bf4 <fputs@plt+0x525dc>
   57b7c:	mov	r1, r7
   57b80:	add	r0, pc, r0
   57b84:	add	r2, pc, r2
   57b88:	bl	6a1cc <fputs@plt+0x64bb4>
   57b8c:	mov	r6, r0
   57b90:	mov	r0, r7
   57b94:	bl	4e5c <free@plt>
   57b98:	mov	r0, r6
   57b9c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57ba0:	mov	r6, #0
   57ba4:	mov	r0, r6
   57ba8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57bac:	ldr	r0, [r8, #16]
   57bb0:	ldr	r1, [r8, #20]
   57bb4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57bb8:	b	4dd8 <__strndup@plt>
   57bbc:	mov	r0, #5
   57bc0:	bl	5210 <malloc@plt>
   57bc4:	subs	r3, r0, #0
   57bc8:	beq	57ba0 <fputs@plt+0x52588>
   57bcc:	ldr	r2, [pc, #36]	; 57bf8 <fputs@plt+0x525e0>
   57bd0:	mov	r6, r3
   57bd4:	add	r2, pc, r2
   57bd8:	ldm	r2, {r0, r1}
   57bdc:	str	r0, [r3]
   57be0:	strb	r1, [r3, #4]
   57be4:	b	57b98 <fputs@plt+0x52580>
   57be8:	andeq	r8, r3, r8, lsr lr
   57bec:	andeq	r8, r3, ip, lsr #28
   57bf0:	andeq	r8, r3, r4, lsr #27
   57bf4:	andeq	r5, r3, r8, ror #6
   57bf8:	andeq	r8, r3, r8, asr #26
   57bfc:	ldr	r3, [pc, #1024]	; 58004 <fputs@plt+0x529ec>
   57c00:	ldr	ip, [pc, #1024]	; 58008 <fputs@plt+0x529f0>
   57c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57c08:	add	r3, pc, r3
   57c0c:	sub	sp, sp, #76	; 0x4c
   57c10:	subs	r4, r0, #0
   57c14:	mov	r5, #0
   57c18:	mov	sl, r1
   57c1c:	str	r4, [sp, #40]	; 0x28
   57c20:	mov	r4, #0
   57c24:	ldr	ip, [r3, ip]
   57c28:	mov	r9, r2
   57c2c:	strd	r4, [sp, #48]	; 0x30
   57c30:	ldr	r6, [sp, #128]	; 0x80
   57c34:	ldr	r3, [ip]
   57c38:	ldr	r5, [sp, #124]	; 0x7c
   57c3c:	str	ip, [sp, #28]
   57c40:	ldr	r8, [sp, #120]	; 0x78
   57c44:	str	r5, [sp, #36]	; 0x24
   57c48:	str	r6, [sp, #32]
   57c4c:	str	r3, [sp, #68]	; 0x44
   57c50:	beq	57fc4 <fputs@plt+0x529ac>
   57c54:	cmp	r1, #0
   57c58:	beq	57fa4 <fputs@plt+0x5298c>
   57c5c:	cmp	r2, #0
   57c60:	beq	57f84 <fputs@plt+0x5296c>
   57c64:	ldr	ip, [r1]
   57c68:	cmp	ip, #0
   57c6c:	beq	57ca0 <fputs@plt+0x52688>
   57c70:	cmp	ip, #1
   57c74:	beq	57e40 <fputs@plt+0x52828>
   57c78:	cmp	ip, #2
   57c7c:	beq	57d14 <fputs@plt+0x526fc>
   57c80:	ldr	r0, [pc, #900]	; 5800c <fputs@plt+0x529f4>
   57c84:	movw	r2, #571	; 0x23b
   57c88:	ldr	r1, [pc, #896]	; 58010 <fputs@plt+0x529f8>
   57c8c:	ldr	r3, [pc, #896]	; 58014 <fputs@plt+0x529fc>
   57c90:	add	r0, pc, r0
   57c94:	add	r1, pc, r1
   57c98:	add	r3, pc, r3
   57c9c:	bl	76bb0 <fputs@plt+0x71598>
   57ca0:	ldrd	r4, [sl, #24]
   57ca4:	add	r0, sp, #56	; 0x38
   57ca8:	ldr	r1, [r1, #16]
   57cac:	mov	r3, ip
   57cb0:	ldr	r2, [sl, #20]
   57cb4:	str	r0, [sp, #12]
   57cb8:	mov	r0, r9
   57cbc:	str	ip, [sp, #8]
   57cc0:	strd	r4, [sp]
   57cc4:	bl	5e8ec <fputs@plt+0x592d4>
   57cc8:	cmp	r0, #0
   57ccc:	ble	57cf8 <fputs@plt+0x526e0>
   57cd0:	ldrd	r4, [sp, #112]	; 0x70
   57cd4:	mov	r0, r9
   57cd8:	ldr	r6, [sp, #32]
   57cdc:	ldrd	r2, [sp, #56]	; 0x38
   57ce0:	strd	r4, [sp]
   57ce4:	ldr	r5, [sp, #36]	; 0x24
   57ce8:	str	r8, [sp, #8]
   57cec:	str	r6, [sp, #16]
   57cf0:	str	r5, [sp, #12]
   57cf4:	bl	60504 <fputs@plt+0x5aeec>
   57cf8:	ldr	ip, [sp, #28]
   57cfc:	ldr	r2, [sp, #68]	; 0x44
   57d00:	ldr	r3, [ip]
   57d04:	cmp	r2, r3
   57d08:	bne	57f60 <fputs@plt+0x52948>
   57d0c:	add	sp, sp, #76	; 0x4c
   57d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57d14:	ldr	r1, [r1, #32]
   57d18:	cmp	r1, #0
   57d1c:	beq	57f3c <fputs@plt+0x52924>
   57d20:	ldrd	r4, [sp, #112]	; 0x70
   57d24:	mov	r3, #0
   57d28:	str	r8, [sp, #8]
   57d2c:	str	r3, [sp, #12]
   57d30:	add	r3, sp, #48	; 0x30
   57d34:	strd	r4, [sp]
   57d38:	str	r3, [sp, #16]
   57d3c:	bl	57bfc <fputs@plt+0x525e4>
   57d40:	cmp	r0, #0
   57d44:	ble	57cf8 <fputs@plt+0x526e0>
   57d48:	ldrd	r6, [sp, #48]	; 0x30
   57d4c:	cmp	r7, r5
   57d50:	cmpeq	r6, r4
   57d54:	movcs	r3, #0
   57d58:	movcc	r3, #1
   57d5c:	cmp	r8, #1
   57d60:	beq	57d78 <fputs@plt+0x52760>
   57d64:	ldrd	r4, [sp, #112]	; 0x70
   57d68:	cmp	r7, r5
   57d6c:	cmpeq	r6, r4
   57d70:	movls	r3, #0
   57d74:	movhi	r3, #1
   57d78:	cmp	r3, #0
   57d7c:	bne	57fe4 <fputs@plt+0x529cc>
   57d80:	ldr	r4, [sl, #32]
   57d84:	ldr	fp, [r4, #8]
   57d88:	cmp	fp, #0
   57d8c:	beq	57f44 <fputs@plt+0x5292c>
   57d90:	cmp	r4, fp
   57d94:	beq	57f44 <fputs@plt+0x5292c>
   57d98:	add	r5, sp, #56	; 0x38
   57d9c:	str	sl, [sp, #24]
   57da0:	str	r5, [sp, #44]	; 0x2c
   57da4:	ldr	sl, [sp, #40]	; 0x28
   57da8:	b	57dec <fputs@plt+0x527d4>
   57dac:	cmp	r1, r7
   57db0:	cmpeq	r0, r6
   57db4:	bhi	57f64 <fputs@plt+0x5294c>
   57db8:	movcs	r3, #0
   57dbc:	movcc	r3, #1
   57dc0:	cmp	r3, #0
   57dc4:	strdne	r0, [sp, #48]	; 0x30
   57dc8:	movne	r4, fp
   57dcc:	ldr	fp, [fp, #8]
   57dd0:	movne	r6, r0
   57dd4:	movne	r7, r1
   57dd8:	cmp	fp, #0
   57ddc:	ldreq	ip, [sp, #24]
   57de0:	ldreq	fp, [ip, #32]
   57de4:	cmp	r4, fp
   57de8:	beq	57f44 <fputs@plt+0x5292c>
   57dec:	strd	r6, [sp]
   57df0:	mov	r0, sl
   57df4:	str	r8, [sp, #8]
   57df8:	mov	r1, fp
   57dfc:	mov	r6, #0
   57e00:	mov	r2, r9
   57e04:	str	r6, [sp, #12]
   57e08:	str	r5, [sp, #16]
   57e0c:	bl	57bfc <fputs@plt+0x525e4>
   57e10:	cmp	r0, #0
   57e14:	ble	57cf8 <fputs@plt+0x526e0>
   57e18:	cmp	r8, #1
   57e1c:	ldrd	r0, [sp, #56]	; 0x38
   57e20:	ldrd	r6, [sp, #48]	; 0x30
   57e24:	bne	57dac <fputs@plt+0x52794>
   57e28:	cmp	r1, r7
   57e2c:	cmpeq	r0, r6
   57e30:	bcc	57f64 <fputs@plt+0x5294c>
   57e34:	movls	r3, #0
   57e38:	movhi	r3, #1
   57e3c:	b	57dc0 <fputs@plt+0x527a8>
   57e40:	ldr	r7, [r1, #32]
   57e44:	cmp	r7, #0
   57e48:	beq	57f3c <fputs@plt+0x52924>
   57e4c:	add	ip, sp, #56	; 0x38
   57e50:	mov	r6, #0
   57e54:	str	ip, [sp, #44]	; 0x2c
   57e58:	ldr	sl, [sp, #40]	; 0x28
   57e5c:	mov	fp, ip
   57e60:	b	57e80 <fputs@plt+0x52868>
   57e64:	ldr	r2, [sp, #56]	; 0x38
   57e68:	ldr	r3, [sp, #60]	; 0x3c
   57e6c:	str	r2, [sp, #48]	; 0x30
   57e70:	str	r3, [sp, #52]	; 0x34
   57e74:	ldr	r7, [r7, #8]
   57e78:	cmp	r7, #0
   57e7c:	beq	57ee8 <fputs@plt+0x528d0>
   57e80:	ldrd	r4, [sp, #112]	; 0x70
   57e84:	mov	r0, sl
   57e88:	str	r8, [sp, #8]
   57e8c:	mov	r1, r7
   57e90:	str	r6, [sp, #12]
   57e94:	mov	r2, r9
   57e98:	strd	r4, [sp]
   57e9c:	str	fp, [sp, #16]
   57ea0:	bl	57bfc <fputs@plt+0x525e4>
   57ea4:	cmp	r0, #0
   57ea8:	blt	57cf8 <fputs@plt+0x526e0>
   57eac:	beq	57e74 <fputs@plt+0x5285c>
   57eb0:	ldrd	r4, [sp, #48]	; 0x30
   57eb4:	orrs	ip, r4, r5
   57eb8:	beq	57e64 <fputs@plt+0x5284c>
   57ebc:	cmp	r8, #1
   57ec0:	ldrd	r2, [sp, #56]	; 0x38
   57ec4:	beq	57ed8 <fputs@plt+0x528c0>
   57ec8:	cmp	r5, r3
   57ecc:	cmpeq	r4, r2
   57ed0:	bcs	57e74 <fputs@plt+0x5285c>
   57ed4:	b	57e6c <fputs@plt+0x52854>
   57ed8:	cmp	r5, r3
   57edc:	cmpeq	r4, r2
   57ee0:	bhi	57e6c <fputs@plt+0x52854>
   57ee4:	b	57e74 <fputs@plt+0x5285c>
   57ee8:	ldrd	r2, [sp, #48]	; 0x30
   57eec:	orrs	r1, r2, r3
   57ef0:	beq	57f3c <fputs@plt+0x52924>
   57ef4:	ldr	r5, [sp, #44]	; 0x2c
   57ef8:	mov	r0, r9
   57efc:	mov	r1, #3
   57f00:	str	r5, [sp]
   57f04:	bl	5ded8 <fputs@plt+0x588c0>
   57f08:	cmp	r0, #0
   57f0c:	blt	57cf8 <fputs@plt+0x526e0>
   57f10:	ldr	r6, [sp, #36]	; 0x24
   57f14:	ldr	r7, [sp, #32]
   57f18:	cmp	r6, #0
   57f1c:	ldrne	r3, [sp, #56]	; 0x38
   57f20:	strne	r3, [r6]
   57f24:	cmp	r7, #0
   57f28:	ldrdne	r2, [sp, #48]	; 0x30
   57f2c:	movne	r0, #1
   57f30:	moveq	r0, #1
   57f34:	strdne	r2, [r7]
   57f38:	b	57cf8 <fputs@plt+0x526e0>
   57f3c:	mov	r0, #0
   57f40:	b	57cf8 <fputs@plt+0x526e0>
   57f44:	orrs	r1, r6, r7
   57f48:	beq	57c80 <fputs@plt+0x52668>
   57f4c:	add	r4, sp, #56	; 0x38
   57f50:	mov	r2, r6
   57f54:	mov	r3, r7
   57f58:	str	r4, [sp, #44]	; 0x2c
   57f5c:	b	57ef4 <fputs@plt+0x528dc>
   57f60:	bl	524c <__stack_chk_fail@plt>
   57f64:	ldr	r0, [pc, #172]	; 58018 <fputs@plt+0x52a00>
   57f68:	movw	r2, #563	; 0x233
   57f6c:	ldr	r1, [pc, #168]	; 5801c <fputs@plt+0x52a04>
   57f70:	ldr	r3, [pc, #168]	; 58020 <fputs@plt+0x52a08>
   57f74:	add	r0, pc, r0
   57f78:	add	r1, pc, r1
   57f7c:	add	r3, pc, r3
   57f80:	bl	76bb0 <fputs@plt+0x71598>
   57f84:	ldr	r0, [pc, #152]	; 58024 <fputs@plt+0x52a0c>
   57f88:	mov	r2, #508	; 0x1fc
   57f8c:	ldr	r1, [pc, #148]	; 58028 <fputs@plt+0x52a10>
   57f90:	ldr	r3, [pc, #148]	; 5802c <fputs@plt+0x52a14>
   57f94:	add	r0, pc, r0
   57f98:	add	r1, pc, r1
   57f9c:	add	r3, pc, r3
   57fa0:	bl	76bb0 <fputs@plt+0x71598>
   57fa4:	ldr	r0, [pc, #132]	; 58030 <fputs@plt+0x52a18>
   57fa8:	movw	r2, #507	; 0x1fb
   57fac:	ldr	r1, [pc, #128]	; 58034 <fputs@plt+0x52a1c>
   57fb0:	ldr	r3, [pc, #128]	; 58038 <fputs@plt+0x52a20>
   57fb4:	add	r0, pc, r0
   57fb8:	add	r1, pc, r1
   57fbc:	add	r3, pc, r3
   57fc0:	bl	76bb0 <fputs@plt+0x71598>
   57fc4:	ldr	r0, [pc, #112]	; 5803c <fputs@plt+0x52a24>
   57fc8:	movw	r2, #506	; 0x1fa
   57fcc:	ldr	r1, [pc, #108]	; 58040 <fputs@plt+0x52a28>
   57fd0:	ldr	r3, [pc, #108]	; 58044 <fputs@plt+0x52a2c>
   57fd4:	add	r0, pc, r0
   57fd8:	add	r1, pc, r1
   57fdc:	add	r3, pc, r3
   57fe0:	bl	76bb0 <fputs@plt+0x71598>
   57fe4:	ldr	r0, [pc, #92]	; 58048 <fputs@plt+0x52a30>
   57fe8:	movw	r2, #553	; 0x229
   57fec:	ldr	r1, [pc, #88]	; 5804c <fputs@plt+0x52a34>
   57ff0:	ldr	r3, [pc, #88]	; 58050 <fputs@plt+0x52a38>
   57ff4:	add	r0, pc, r0
   57ff8:	add	r1, pc, r1
   57ffc:	add	r3, pc, r3
   58000:	bl	76bb0 <fputs@plt+0x71598>
   58004:	andeq	r8, r5, r0, ror pc
   58008:	andeq	r0, r0, r0, asr #8
   5800c:	muleq	r3, r8, ip
   58010:	andeq	r8, r3, ip, asr ip
   58014:	andeq	r8, r3, r4, lsr ip
   58018:	andeq	r8, r3, r4, lsl #20
   5801c:	andeq	r8, r3, r8, ror r9
   58020:	andeq	r8, r3, r0, asr r9
   58024:	andeq	r8, r2, r4, asr #19
   58028:	andeq	r8, r3, r8, asr r9
   5802c:	andeq	r8, r3, r0, lsr r9
   58030:	andeq	r9, r2, ip, asr lr
   58034:	andeq	r8, r3, r8, lsr r9
   58038:	andeq	r8, r3, r0, lsl r9
   5803c:	ldrdeq	r7, [r3], -r0
   58040:	andeq	r8, r3, r8, lsl r9
   58044:	strdeq	r8, [r3], -r0
   58048:	andeq	r8, r3, ip, lsr r9
   5804c:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   58050:	ldrdeq	r8, [r3], -r0
   58054:	ldr	ip, [pc, #1204]	; 58510 <fputs@plt+0x52ef8>
   58058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5805c:	add	ip, pc, ip
   58060:	sub	sp, sp, #108	; 0x6c
   58064:	subs	r8, r0, #0
   58068:	mov	r6, r3
   5806c:	ldr	r0, [pc, #1184]	; 58514 <fputs@plt+0x52efc>
   58070:	mov	r3, ip
   58074:	ldr	ip, [sp, #144]	; 0x90
   58078:	str	r1, [sp, #40]	; 0x28
   5807c:	mov	r7, r2
   58080:	str	ip, [sp, #48]	; 0x30
   58084:	ldr	r0, [r3, r0]
   58088:	ldr	ip, [sp, #148]	; 0x94
   5808c:	ldr	r3, [r0]
   58090:	str	r0, [sp, #44]	; 0x2c
   58094:	str	ip, [sp, #52]	; 0x34
   58098:	str	r3, [sp, #100]	; 0x64
   5809c:	beq	584d0 <fputs@plt+0x52eb8>
   580a0:	ldr	ip, [sp, #40]	; 0x28
   580a4:	cmp	ip, #0
   580a8:	beq	584b0 <fputs@plt+0x52e98>
   580ac:	cmp	r2, #0
   580b0:	beq	58490 <fputs@plt+0x52e78>
   580b4:	ldr	ip, [sp, #40]	; 0x28
   580b8:	ldr	r4, [ip]
   580bc:	cmp	r4, #0
   580c0:	beq	581b4 <fputs@plt+0x52b9c>
   580c4:	cmp	r4, #1
   580c8:	beq	582c8 <fputs@plt+0x52cb0>
   580cc:	cmp	r4, #2
   580d0:	bne	584f0 <fputs@plt+0x52ed8>
   580d4:	ldr	ip, [sp, #40]	; 0x28
   580d8:	ldr	fp, [ip, #32]
   580dc:	cmp	fp, #0
   580e0:	beq	582c0 <fputs@plt+0x52ca8>
   580e4:	mov	r4, #0
   580e8:	mov	r5, #0
   580ec:	add	r9, sp, #56	; 0x38
   580f0:	mov	sl, #0
   580f4:	b	58108 <fputs@plt+0x52af0>
   580f8:	ldrd	r4, [sp, #56]	; 0x38
   580fc:	ldr	fp, [fp, #8]
   58100:	cmp	fp, #0
   58104:	beq	58160 <fputs@plt+0x52b48>
   58108:	str	sl, [sp]
   5810c:	mov	r0, r8
   58110:	str	r9, [sp, #4]
   58114:	mov	r1, fp
   58118:	mov	r2, r7
   5811c:	mov	r3, r6
   58120:	bl	58054 <fputs@plt+0x52a3c>
   58124:	cmp	r0, #0
   58128:	ble	58188 <fputs@plt+0x52b70>
   5812c:	orrs	r1, r4, r5
   58130:	beq	580f8 <fputs@plt+0x52ae0>
   58134:	cmp	r6, #1
   58138:	ldrd	r2, [sp, #56]	; 0x38
   5813c:	beq	581a4 <fputs@plt+0x52b8c>
   58140:	cmp	r3, r5
   58144:	cmpeq	r2, r4
   58148:	bcs	580fc <fputs@plt+0x52ae4>
   5814c:	ldr	fp, [fp, #8]
   58150:	mov	r4, r2
   58154:	mov	r5, r3
   58158:	cmp	fp, #0
   5815c:	bne	58108 <fputs@plt+0x52af0>
   58160:	ldr	ip, [sp, #48]	; 0x30
   58164:	mov	r0, r8
   58168:	strd	r4, [sp]
   5816c:	mov	r2, r7
   58170:	str	r6, [sp, #8]
   58174:	str	ip, [sp, #12]
   58178:	ldr	ip, [sp, #52]	; 0x34
   5817c:	ldr	r1, [sp, #40]	; 0x28
   58180:	str	ip, [sp, #16]
   58184:	bl	57bfc <fputs@plt+0x525e4>
   58188:	ldr	ip, [sp, #44]	; 0x2c
   5818c:	ldr	r2, [sp, #100]	; 0x64
   58190:	ldr	r3, [ip]
   58194:	cmp	r2, r3
   58198:	bne	5848c <fputs@plt+0x52e74>
   5819c:	add	sp, sp, #108	; 0x6c
   581a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   581a4:	cmp	r3, r5
   581a8:	cmpeq	r2, r4
   581ac:	bhi	5814c <fputs@plt+0x52b34>
   581b0:	b	580fc <fputs@plt+0x52ae4>
   581b4:	ldrd	sl, [ip, #24]
   581b8:	mov	r0, r7
   581bc:	ldr	r1, [ip, #16]
   581c0:	mov	r3, r4
   581c4:	ldr	r2, [ip, #20]
   581c8:	add	ip, sp, #56	; 0x38
   581cc:	str	r4, [sp, #8]
   581d0:	str	ip, [sp, #12]
   581d4:	strd	sl, [sp]
   581d8:	bl	5e8ec <fputs@plt+0x592d4>
   581dc:	cmp	r0, #0
   581e0:	ble	58188 <fputs@plt+0x52b70>
   581e4:	ldr	r1, [r8, #16]
   581e8:	cmp	r1, #0
   581ec:	beq	5828c <fputs@plt+0x52c74>
   581f0:	cmp	r1, #1
   581f4:	beq	5842c <fputs@plt+0x52e14>
   581f8:	ldrb	r3, [r8, #20]
   581fc:	cmp	r3, #0
   58200:	beq	58248 <fputs@plt+0x52c30>
   58204:	add	r3, r8, #32
   58208:	ldr	r4, [r7, #160]	; 0xa0
   5820c:	add	lr, sp, #64	; 0x40
   58210:	add	ip, sp, #80	; 0x50
   58214:	ldm	r3, {r0, r1, r2, r3}
   58218:	stm	lr, {r0, r1, r2, r3}
   5821c:	ldr	r0, [r4, #72]!	; 0x48
   58220:	ldr	r1, [r4, #4]
   58224:	ldr	r2, [r4, #8]
   58228:	ldr	r3, [r4, #12]
   5822c:	stmia	ip!, {r0, r1, r2, r3}
   58230:	mov	r0, lr
   58234:	add	r1, sp, #80	; 0x50
   58238:	mov	r2, #16
   5823c:	bl	4b80 <memcmp@plt>
   58240:	cmp	r0, #0
   58244:	beq	58460 <fputs@plt+0x52e48>
   58248:	ldrb	r3, [r8, #22]
   5824c:	cmp	r3, #0
   58250:	bne	583e4 <fputs@plt+0x52dcc>
   58254:	ldrb	r1, [r8, #21]
   58258:	cmp	r1, #0
   5825c:	beq	58370 <fputs@plt+0x52d58>
   58260:	ldr	ip, [sp, #48]	; 0x30
   58264:	mov	r0, r7
   58268:	ldrd	r4, [r8, #48]	; 0x30
   5826c:	ldrd	r2, [sp, #56]	; 0x38
   58270:	str	ip, [sp, #12]
   58274:	ldr	ip, [sp, #52]	; 0x34
   58278:	str	r6, [sp, #8]
   5827c:	strd	r4, [sp]
   58280:	str	ip, [sp, #16]
   58284:	bl	609a4 <fputs@plt+0x5b38c>
   58288:	b	58188 <fputs@plt+0x52b70>
   5828c:	ldr	ip, [sp, #48]	; 0x30
   58290:	mov	r0, r7
   58294:	ldrd	r2, [sp, #56]	; 0x38
   58298:	str	ip, [sp, #12]
   5829c:	ldr	ip, [sp, #52]	; 0x34
   582a0:	strd	r2, [sp]
   582a4:	mov	r2, #0
   582a8:	mov	r3, #0
   582ac:	str	ip, [sp, #16]
   582b0:	mov	ip, #1
   582b4:	str	ip, [sp, #8]
   582b8:	bl	602b8 <fputs@plt+0x5aca0>
   582bc:	b	58188 <fputs@plt+0x52b70>
   582c0:	mov	r0, fp
   582c4:	b	58188 <fputs@plt+0x52b70>
   582c8:	ldr	ip, [sp, #40]	; 0x28
   582cc:	ldr	fp, [ip, #32]
   582d0:	cmp	fp, #0
   582d4:	addne	r9, sp, #56	; 0x38
   582d8:	movne	r4, #0
   582dc:	movne	r5, #0
   582e0:	movne	sl, #0
   582e4:	bne	582fc <fputs@plt+0x52ce4>
   582e8:	b	58368 <fputs@plt+0x52d50>
   582ec:	ldrd	r4, [sp, #56]	; 0x38
   582f0:	ldr	fp, [fp, #8]
   582f4:	cmp	fp, #0
   582f8:	beq	58360 <fputs@plt+0x52d48>
   582fc:	str	sl, [sp]
   58300:	mov	r0, r8
   58304:	str	r9, [sp, #4]
   58308:	mov	r1, fp
   5830c:	mov	r2, r7
   58310:	mov	r3, r6
   58314:	bl	58054 <fputs@plt+0x52a3c>
   58318:	cmp	r0, #0
   5831c:	blt	58188 <fputs@plt+0x52b70>
   58320:	beq	582f0 <fputs@plt+0x52cd8>
   58324:	orrs	r1, r4, r5
   58328:	beq	582ec <fputs@plt+0x52cd4>
   5832c:	cmp	r6, #1
   58330:	ldrd	r2, [sp, #56]	; 0x38
   58334:	beq	58350 <fputs@plt+0x52d38>
   58338:	cmp	r5, r3
   5833c:	cmpeq	r4, r2
   58340:	bcs	582f0 <fputs@plt+0x52cd8>
   58344:	mov	r4, r2
   58348:	mov	r5, r3
   5834c:	b	582f0 <fputs@plt+0x52cd8>
   58350:	cmp	r5, r3
   58354:	cmpeq	r4, r2
   58358:	bhi	58344 <fputs@plt+0x52d2c>
   5835c:	b	582f0 <fputs@plt+0x52cd8>
   58360:	orrs	r2, r4, r5
   58364:	bne	583a0 <fputs@plt+0x52d88>
   58368:	mov	r0, #0
   5836c:	b	58188 <fputs@plt+0x52b70>
   58370:	ldr	ip, [sp, #48]	; 0x30
   58374:	mov	r0, r7
   58378:	ldrd	r4, [sp, #56]	; 0x38
   5837c:	mov	r2, #0
   58380:	str	r6, [sp, #8]
   58384:	mov	r3, #0
   58388:	str	ip, [sp, #12]
   5838c:	ldr	ip, [sp, #52]	; 0x34
   58390:	strd	r4, [sp]
   58394:	str	ip, [sp, #16]
   58398:	bl	602b8 <fputs@plt+0x5aca0>
   5839c:	b	58188 <fputs@plt+0x52b70>
   583a0:	str	r9, [sp]
   583a4:	mov	r0, r7
   583a8:	mov	r1, #3
   583ac:	mov	r2, r4
   583b0:	mov	r3, r5
   583b4:	bl	5ded8 <fputs@plt+0x588c0>
   583b8:	cmp	r0, #0
   583bc:	blt	58188 <fputs@plt+0x52b70>
   583c0:	ldr	ip, [sp, #48]	; 0x30
   583c4:	mov	r0, #1
   583c8:	cmp	ip, #0
   583cc:	ldrne	r3, [sp, #56]	; 0x38
   583d0:	strne	r3, [ip]
   583d4:	ldr	ip, [sp, #52]	; 0x34
   583d8:	cmp	ip, #0
   583dc:	strdne	r4, [ip]
   583e0:	b	58188 <fputs@plt+0x52b70>
   583e4:	add	r3, r8, #64	; 0x40
   583e8:	ldrd	r4, [sp, #56]	; 0x38
   583ec:	ldr	ip, [sp, #48]	; 0x30
   583f0:	ldm	r3, {r0, r1, r2, r3}
   583f4:	stm	sp, {r0, r1, r2, r3}
   583f8:	mov	r2, r4
   583fc:	mov	r3, r5
   58400:	ldrd	r4, [r8, #56]	; 0x38
   58404:	str	ip, [sp, #28]
   58408:	mov	r0, r7
   5840c:	ldr	ip, [sp, #52]	; 0x34
   58410:	str	r6, [sp, #24]
   58414:	strd	r4, [sp, #16]
   58418:	str	ip, [sp, #32]
   5841c:	bl	60600 <fputs@plt+0x5afe8>
   58420:	cmn	r0, #2
   58424:	bne	58188 <fputs@plt+0x52b70>
   58428:	b	58254 <fputs@plt+0x52c3c>
   5842c:	ldr	ip, [sp, #48]	; 0x30
   58430:	mov	r0, r7
   58434:	ldrd	r8, [sp, #56]	; 0x38
   58438:	mov	r1, r4
   5843c:	str	r4, [sp, #8]
   58440:	mov	r2, #0
   58444:	str	ip, [sp, #12]
   58448:	mov	r3, #0
   5844c:	ldr	ip, [sp, #52]	; 0x34
   58450:	strd	r8, [sp]
   58454:	str	ip, [sp, #16]
   58458:	bl	602b8 <fputs@plt+0x5aca0>
   5845c:	b	58188 <fputs@plt+0x52b70>
   58460:	ldr	ip, [sp, #48]	; 0x30
   58464:	mov	r0, r7
   58468:	ldrd	r4, [r8, #24]
   5846c:	ldrd	r2, [sp, #56]	; 0x38
   58470:	str	ip, [sp, #12]
   58474:	ldr	ip, [sp, #52]	; 0x34
   58478:	str	r6, [sp, #8]
   5847c:	strd	r4, [sp]
   58480:	str	ip, [sp, #16]
   58484:	bl	608a8 <fputs@plt+0x5b290>
   58488:	b	58188 <fputs@plt+0x52b70>
   5848c:	bl	524c <__stack_chk_fail@plt>
   58490:	ldr	r0, [pc, #128]	; 58518 <fputs@plt+0x52f00>
   58494:	movw	r2, #597	; 0x255
   58498:	ldr	r1, [pc, #124]	; 5851c <fputs@plt+0x52f04>
   5849c:	ldr	r3, [pc, #124]	; 58520 <fputs@plt+0x52f08>
   584a0:	add	r0, pc, r0
   584a4:	add	r1, pc, r1
   584a8:	add	r3, pc, r3
   584ac:	bl	76bb0 <fputs@plt+0x71598>
   584b0:	ldr	r0, [pc, #108]	; 58524 <fputs@plt+0x52f0c>
   584b4:	mov	r2, #596	; 0x254
   584b8:	ldr	r1, [pc, #104]	; 58528 <fputs@plt+0x52f10>
   584bc:	ldr	r3, [pc, #104]	; 5852c <fputs@plt+0x52f14>
   584c0:	add	r0, pc, r0
   584c4:	add	r1, pc, r1
   584c8:	add	r3, pc, r3
   584cc:	bl	76bb0 <fputs@plt+0x71598>
   584d0:	ldr	r0, [pc, #88]	; 58530 <fputs@plt+0x52f18>
   584d4:	movw	r2, #595	; 0x253
   584d8:	ldr	r1, [pc, #84]	; 58534 <fputs@plt+0x52f1c>
   584dc:	ldr	r3, [pc, #84]	; 58538 <fputs@plt+0x52f20>
   584e0:	add	r0, pc, r0
   584e4:	add	r1, pc, r1
   584e8:	add	r3, pc, r3
   584ec:	bl	76bb0 <fputs@plt+0x71598>
   584f0:	ldr	r0, [pc, #68]	; 5853c <fputs@plt+0x52f24>
   584f4:	movw	r2, #661	; 0x295
   584f8:	ldr	r1, [pc, #64]	; 58540 <fputs@plt+0x52f28>
   584fc:	ldr	r3, [pc, #64]	; 58544 <fputs@plt+0x52f2c>
   58500:	add	r0, pc, r0
   58504:	add	r1, pc, r1
   58508:	add	r3, pc, r3
   5850c:	bl	76bb0 <fputs@plt+0x71598>
   58510:	andeq	r8, r5, ip, lsl fp
   58514:	andeq	r0, r0, r0, asr #8
   58518:			; <UNDEFINED> instruction: 0x000284b8
   5851c:	andeq	r8, r3, ip, asr #8
   58520:	andeq	r8, r3, r8, lsl #28
   58524:	andeq	r9, r2, r0, asr r9
   58528:	andeq	r8, r3, ip, lsr #8
   5852c:	andeq	r8, r3, r8, ror #27
   58530:	andeq	r7, r3, r4, asr #21
   58534:	andeq	r8, r3, ip, lsl #8
   58538:	andeq	r8, r3, r8, asr #27
   5853c:	andeq	r8, r3, ip, lsr #9
   58540:	andeq	r8, r3, ip, ror #7
   58544:	andeq	r8, r3, r8, lsr #27
   58548:	push	{r4, r5, r6, lr}
   5854c:	cmp	r0, #0
   58550:	sub	sp, sp, #24
   58554:	mov	ip, r1
   58558:	mov	lr, r3
   5855c:	ldr	r6, [sp, #40]	; 0x28
   58560:	beq	58648 <fputs@plt+0x53030>
   58564:	cmp	r1, #0
   58568:	beq	58628 <fputs@plt+0x53010>
   5856c:	cmp	r3, #0
   58570:	beq	58608 <fputs@plt+0x52ff0>
   58574:	cmp	r6, #0
   58578:	beq	585e8 <fputs@plt+0x52fd0>
   5857c:	ldr	r1, [r0, #104]	; 0x68
   58580:	ldrd	r4, [ip, #176]	; 0xb0
   58584:	cmp	r1, #0
   58588:	beq	585c8 <fputs@plt+0x52fb0>
   5858c:	cmp	r2, #1
   58590:	beq	585bc <fputs@plt+0x52fa4>
   58594:	subs	r4, r4, #1
   58598:	sbc	r5, r5, #0
   5859c:	str	r2, [sp, #8]
   585a0:	mov	r2, ip
   585a4:	strd	r4, [sp]
   585a8:	str	lr, [sp, #12]
   585ac:	str	r6, [sp, #16]
   585b0:	bl	57bfc <fputs@plt+0x525e4>
   585b4:	add	sp, sp, #24
   585b8:	pop	{r4, r5, r6, pc}
   585bc:	adds	r4, r4, #1
   585c0:	adc	r5, r5, #0
   585c4:	b	5859c <fputs@plt+0x52f84>
   585c8:	str	r2, [sp]
   585cc:	mov	r0, ip
   585d0:	mov	r2, r4
   585d4:	mov	r3, r5
   585d8:	str	lr, [sp, #4]
   585dc:	str	r6, [sp, #8]
   585e0:	bl	60038 <fputs@plt+0x5aa20>
   585e4:	b	585b4 <fputs@plt+0x52f9c>
   585e8:	ldr	r0, [pc, #120]	; 58668 <fputs@plt+0x53050>
   585ec:	movw	r2, #730	; 0x2da
   585f0:	ldr	r1, [pc, #116]	; 5866c <fputs@plt+0x53054>
   585f4:	ldr	r3, [pc, #116]	; 58670 <fputs@plt+0x53058>
   585f8:	add	r0, pc, r0
   585fc:	add	r1, pc, r1
   58600:	add	r3, pc, r3
   58604:	bl	76bb0 <fputs@plt+0x71598>
   58608:	ldr	r0, [pc, #100]	; 58674 <fputs@plt+0x5305c>
   5860c:	movw	r2, #729	; 0x2d9
   58610:	ldr	r1, [pc, #96]	; 58678 <fputs@plt+0x53060>
   58614:	ldr	r3, [pc, #96]	; 5867c <fputs@plt+0x53064>
   58618:	add	r0, pc, r0
   5861c:	add	r1, pc, r1
   58620:	add	r3, pc, r3
   58624:	bl	76bb0 <fputs@plt+0x71598>
   58628:	ldr	r0, [pc, #80]	; 58680 <fputs@plt+0x53068>
   5862c:	mov	r2, #728	; 0x2d8
   58630:	ldr	r1, [pc, #76]	; 58684 <fputs@plt+0x5306c>
   58634:	ldr	r3, [pc, #76]	; 58688 <fputs@plt+0x53070>
   58638:	add	r0, pc, r0
   5863c:	add	r1, pc, r1
   58640:	add	r3, pc, r3
   58644:	bl	76bb0 <fputs@plt+0x71598>
   58648:	ldr	r0, [pc, #60]	; 5868c <fputs@plt+0x53074>
   5864c:	movw	r2, #727	; 0x2d7
   58650:	ldr	r1, [pc, #56]	; 58690 <fputs@plt+0x53078>
   58654:	ldr	r3, [pc, #56]	; 58694 <fputs@plt+0x5307c>
   58658:	add	r0, pc, r0
   5865c:	add	r1, pc, r1
   58660:	add	r3, pc, r3
   58664:	bl	76bb0 <fputs@plt+0x71598>
   58668:	ldrdeq	r8, [r3], -r0
   5866c:	strdeq	r8, [r3], -r4
   58670:	andeq	r8, r3, ip, asr #26
   58674:	andeq	lr, r2, r0, asr #19
   58678:	ldrdeq	r8, [r3], -r4
   5867c:	andeq	r8, r3, ip, lsr #26
   58680:	andeq	r8, r2, r0, lsr #6
   58684:			; <UNDEFINED> instruction: 0x000382b4
   58688:	andeq	r8, r3, ip, lsl #26
   5868c:	andeq	r7, r3, ip, asr #18
   58690:	muleq	r3, r4, r2
   58694:	andeq	r8, r3, ip, ror #25
   58698:	push	{r4, r5, lr}
   5869c:	subs	r4, r0, #0
   586a0:	sub	sp, sp, #20
   586a4:	mov	r5, r1
   586a8:	beq	58778 <fputs@plt+0x53160>
   586ac:	cmp	r1, #0
   586b0:	beq	58798 <fputs@plt+0x53180>
   586b4:	ldr	r1, [r1, #40]	; 0x28
   586b8:	ldr	r0, [r4, #8]
   586bc:	bl	72cf8 <fputs@plt+0x6d6e0>
   586c0:	bl	77b7c <fputs@plt+0x72564>
   586c4:	cmp	r0, #6
   586c8:	bgt	58710 <fputs@plt+0x530f8>
   586cc:	ldr	r3, [r4, #88]	; 0x58
   586d0:	cmp	r3, r5
   586d4:	moveq	r3, #0
   586d8:	moveq	r2, #0
   586dc:	strdeq	r2, [r4, #96]	; 0x60
   586e0:	moveq	r1, #0
   586e4:	ldr	r3, [r4, #152]	; 0x98
   586e8:	streq	r1, [r4, #88]	; 0x58
   586ec:	cmp	r3, r5
   586f0:	beq	5874c <fputs@plt+0x53134>
   586f4:	mov	r0, r5
   586f8:	bl	5dbec <fputs@plt+0x585d4>
   586fc:	ldr	r3, [r4, #124]	; 0x7c
   58700:	add	r3, r3, #1
   58704:	str	r3, [r4, #124]	; 0x7c
   58708:	add	sp, sp, #20
   5870c:	pop	{r4, r5, pc}
   58710:	ldr	lr, [pc, #160]	; 587b8 <fputs@plt+0x531a0>
   58714:	mov	r1, #0
   58718:	ldr	ip, [pc, #156]	; 587bc <fputs@plt+0x531a4>
   5871c:	movw	r3, #1347	; 0x543
   58720:	add	lr, pc, lr
   58724:	str	lr, [sp]
   58728:	add	ip, pc, ip
   5872c:	str	ip, [sp, #4]
   58730:	ldr	ip, [r5, #40]	; 0x28
   58734:	mov	r0, #7
   58738:	ldr	r2, [pc, #128]	; 587c0 <fputs@plt+0x531a8>
   5873c:	str	ip, [sp, #8]
   58740:	add	r2, pc, r2
   58744:	bl	76de4 <fputs@plt+0x717cc>
   58748:	b	586cc <fputs@plt+0x530b4>
   5874c:	ldr	r0, [r4, #8]
   58750:	ldr	r1, [r5, #40]	; 0x28
   58754:	bl	732f4 <fputs@plt+0x6dcdc>
   58758:	mov	r3, #0
   5875c:	mov	r2, #0
   58760:	strd	r2, [r4, #160]	; 0xa0
   58764:	cmp	r0, #0
   58768:	str	r0, [r4, #152]	; 0x98
   5876c:	moveq	r3, #1
   58770:	strbeq	r3, [r4, #174]	; 0xae
   58774:	b	586f4 <fputs@plt+0x530dc>
   58778:	ldr	r0, [pc, #68]	; 587c4 <fputs@plt+0x531ac>
   5877c:	movw	r2, #1342	; 0x53e
   58780:	ldr	r1, [pc, #64]	; 587c8 <fputs@plt+0x531b0>
   58784:	ldr	r3, [pc, #64]	; 587cc <fputs@plt+0x531b4>
   58788:	add	r0, pc, r0
   5878c:	add	r1, pc, r1
   58790:	add	r3, pc, r3
   58794:	bl	76bb0 <fputs@plt+0x71598>
   58798:	ldr	r0, [pc, #48]	; 587d0 <fputs@plt+0x531b8>
   5879c:	movw	r2, #1343	; 0x53f
   587a0:	ldr	r1, [pc, #44]	; 587d4 <fputs@plt+0x531bc>
   587a4:	ldr	r3, [pc, #44]	; 587d8 <fputs@plt+0x531c0>
   587a8:	add	r0, pc, r0
   587ac:	add	r1, pc, r1
   587b0:	add	r3, pc, r3
   587b4:	bl	76bb0 <fputs@plt+0x71598>
   587b8:	andeq	r8, r3, r4, lsr #1
   587bc:	andeq	r8, r3, r8, lsr #5
   587c0:			; <UNDEFINED> instruction: 0x000381b0
   587c4:	andeq	r7, r3, ip, lsl r8
   587c8:	andeq	r8, r3, r4, ror #2
   587cc:	andeq	r8, r3, ip, ror #27
   587d0:			; <UNDEFINED> instruction: 0x000281b0
   587d4:	andeq	r8, r3, r4, asr #2
   587d8:	andeq	r8, r3, ip, asr #27
   587dc:	push	{r4, r5, lr}
   587e0:	subs	r5, r0, #0
   587e4:	sub	sp, sp, #20
   587e8:	mov	r4, r1
   587ec:	beq	588d4 <fputs@plt+0x532bc>
   587f0:	ldr	r1, [r1, #4]
   587f4:	cmp	r1, #0
   587f8:	ble	58818 <fputs@plt+0x53200>
   587fc:	ldr	r0, [r5, #184]	; 0xb8
   58800:	bl	72cf8 <fputs@plt+0x6d6e0>
   58804:	ldr	r0, [r5, #120]	; 0x78
   58808:	cmp	r0, #0
   5880c:	blt	58818 <fputs@plt+0x53200>
   58810:	ldr	r1, [r4, #4]
   58814:	bl	52ac <inotify_rm_watch@plt>
   58818:	ldr	r0, [r5, #180]	; 0xb4
   5881c:	ldr	r1, [r4]
   58820:	bl	72cf8 <fputs@plt+0x6d6e0>
   58824:	ldrb	r5, [r4, #8]
   58828:	cmp	r5, #0
   5882c:	bne	5888c <fputs@plt+0x53274>
   58830:	bl	77b7c <fputs@plt+0x72564>
   58834:	cmp	r0, #6
   58838:	ble	58874 <fputs@plt+0x5325c>
   5883c:	ldr	r2, [r4]
   58840:	mov	r1, r5
   58844:	ldr	lr, [pc, #168]	; 588f4 <fputs@plt+0x532dc>
   58848:	mov	r0, #7
   5884c:	ldr	ip, [pc, #164]	; 588f8 <fputs@plt+0x532e0>
   58850:	movw	r3, #1643	; 0x66b
   58854:	str	r2, [sp, #8]
   58858:	add	lr, pc, lr
   5885c:	ldr	r2, [pc, #152]	; 588fc <fputs@plt+0x532e4>
   58860:	add	ip, pc, ip
   58864:	str	lr, [sp]
   58868:	str	ip, [sp, #4]
   5886c:	add	r2, pc, r2
   58870:	bl	76de4 <fputs@plt+0x717cc>
   58874:	ldr	r0, [r4]
   58878:	bl	4e5c <free@plt>
   5887c:	mov	r0, r4
   58880:	add	sp, sp, #20
   58884:	pop	{r4, r5, lr}
   58888:	b	4e5c <free@plt>
   5888c:	bl	77b7c <fputs@plt+0x72564>
   58890:	cmp	r0, #6
   58894:	ble	58874 <fputs@plt+0x5325c>
   58898:	ldr	r2, [r4]
   5889c:	mov	r1, #0
   588a0:	ldr	lr, [pc, #88]	; 58900 <fputs@plt+0x532e8>
   588a4:	movw	r3, #1641	; 0x669
   588a8:	ldr	ip, [pc, #84]	; 58904 <fputs@plt+0x532ec>
   588ac:	mov	r0, #7
   588b0:	str	r2, [sp, #8]
   588b4:	add	lr, pc, lr
   588b8:	ldr	r2, [pc, #72]	; 58908 <fputs@plt+0x532f0>
   588bc:	add	ip, pc, ip
   588c0:	str	lr, [sp]
   588c4:	str	ip, [sp, #4]
   588c8:	add	r2, pc, r2
   588cc:	bl	76de4 <fputs@plt+0x717cc>
   588d0:	b	58874 <fputs@plt+0x5325c>
   588d4:	ldr	r0, [pc, #48]	; 5890c <fputs@plt+0x532f4>
   588d8:	movw	r2, #1629	; 0x65d
   588dc:	ldr	r1, [pc, #44]	; 58910 <fputs@plt+0x532f8>
   588e0:	ldr	r3, [pc, #44]	; 58914 <fputs@plt+0x532fc>
   588e4:	add	r0, pc, r0
   588e8:	add	r1, pc, r1
   588ec:	add	r3, pc, r3
   588f0:	bl	76bb0 <fputs@plt+0x71598>
   588f4:	andeq	r7, r3, r0, lsl #31
   588f8:	andeq	r8, r3, r0, lsr #3
   588fc:	andeq	r8, r3, r4, lsl #1
   58900:	andeq	r7, r3, r4, lsr #30
   58904:	andeq	r8, r3, r8, lsr #2
   58908:	andeq	r8, r3, r8, lsr #32
   5890c:	andeq	r7, r3, r0, asr #13
   58910:	andeq	r8, r3, r8
   58914:	andeq	r8, r3, r4, lsr #25
   58918:	ldr	r3, [pc, #332]	; 58a6c <fputs@plt+0x53454>
   5891c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58920:	subs	r9, r0, #0
   58924:	add	fp, sp, #32
   58928:	ldr	r0, [pc, #320]	; 58a70 <fputs@plt+0x53458>
   5892c:	sub	sp, sp, #20
   58930:	add	r3, pc, r3
   58934:	mov	sl, r1
   58938:	ldr	r8, [r3, r0]
   5893c:	ldr	r3, [r8]
   58940:	str	r3, [fp, #-40]	; 0xffffffd8
   58944:	beq	58a08 <fputs@plt+0x533f0>
   58948:	cmp	r1, #0
   5894c:	beq	58a4c <fputs@plt+0x53434>
   58950:	cmp	r2, #0
   58954:	beq	58a2c <fputs@plt+0x53414>
   58958:	sub	r5, fp, #52	; 0x34
   5895c:	ldr	r3, [pc, #272]	; 58a74 <fputs@plt+0x5345c>
   58960:	sub	r7, fp, #44	; 0x2c
   58964:	mov	r0, r1
   58968:	mov	r6, r5
   5896c:	mov	r4, #0
   58970:	add	r3, pc, r3
   58974:	str	r1, [fp, #-52]	; 0xffffffcc
   58978:	str	r2, [fp, #-44]	; 0xffffffd4
   5897c:	str	r3, [fp, #-48]	; 0xffffffd0
   58980:	bl	4fc4 <strlen@plt>
   58984:	cmp	r6, r7
   58988:	add	r4, r0, r4
   5898c:	beq	5899c <fputs@plt+0x53384>
   58990:	ldr	r0, [r6, #4]!
   58994:	cmp	r0, #0
   58998:	bne	58980 <fputs@plt+0x53368>
   5899c:	add	r4, r4, #15
   589a0:	mov	r1, sl
   589a4:	bic	r4, r4, #7
   589a8:	sub	sp, sp, r4
   589ac:	mov	r4, sp
   589b0:	mov	r0, sp
   589b4:	bl	4d3c <stpcpy@plt>
   589b8:	cmp	r7, r5
   589bc:	beq	589cc <fputs@plt+0x533b4>
   589c0:	ldr	r1, [r5, #4]!
   589c4:	cmp	r1, #0
   589c8:	bne	589b4 <fputs@plt+0x5339c>
   589cc:	mov	r3, #0
   589d0:	mov	r1, r4
   589d4:	strb	r3, [r0]
   589d8:	ldr	r0, [r9, #8]
   589dc:	bl	72bc0 <fputs@plt+0x6d5a8>
   589e0:	subs	r1, r0, #0
   589e4:	beq	589f0 <fputs@plt+0x533d8>
   589e8:	mov	r0, r9
   589ec:	bl	58698 <fputs@plt+0x53080>
   589f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   589f4:	ldr	r3, [r8]
   589f8:	cmp	r2, r3
   589fc:	bne	58a28 <fputs@plt+0x53410>
   58a00:	sub	sp, fp, #32
   58a04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58a08:	ldr	r0, [pc, #104]	; 58a78 <fputs@plt+0x53460>
   58a0c:	movw	r2, #1329	; 0x531
   58a10:	ldr	r1, [pc, #100]	; 58a7c <fputs@plt+0x53464>
   58a14:	ldr	r3, [pc, #100]	; 58a80 <fputs@plt+0x53468>
   58a18:	add	r0, pc, r0
   58a1c:	add	r1, pc, r1
   58a20:	add	r3, pc, r3
   58a24:	bl	76bb0 <fputs@plt+0x71598>
   58a28:	bl	524c <__stack_chk_fail@plt>
   58a2c:	ldr	r0, [pc, #80]	; 58a84 <fputs@plt+0x5346c>
   58a30:	movw	r2, #1331	; 0x533
   58a34:	ldr	r1, [pc, #76]	; 58a88 <fputs@plt+0x53470>
   58a38:	ldr	r3, [pc, #76]	; 58a8c <fputs@plt+0x53474>
   58a3c:	add	r0, pc, r0
   58a40:	add	r1, pc, r1
   58a44:	add	r3, pc, r3
   58a48:	bl	76bb0 <fputs@plt+0x71598>
   58a4c:	ldr	r0, [pc, #60]	; 58a90 <fputs@plt+0x53478>
   58a50:	movw	r2, #1330	; 0x532
   58a54:	ldr	r1, [pc, #56]	; 58a94 <fputs@plt+0x5347c>
   58a58:	ldr	r3, [pc, #56]	; 58a98 <fputs@plt+0x53480>
   58a5c:	add	r0, pc, r0
   58a60:	add	r1, pc, r1
   58a64:	add	r3, pc, r3
   58a68:	bl	76bb0 <fputs@plt+0x71598>
   58a6c:	andeq	r8, r5, r8, asr #4
   58a70:	andeq	r0, r0, r0, asr #8
   58a74:	andeq	sl, r3, r8, ror r1
   58a78:	andeq	r7, r3, ip, lsl #11
   58a7c:	ldrdeq	r7, [r3], -r4
   58a80:	andeq	r8, r3, ip, lsr fp
   58a84:	andeq	lr, r2, r4, ror #11
   58a88:			; <UNDEFINED> instruction: 0x00037eb0
   58a8c:	andeq	r8, r3, r8, lsl fp
   58a90:	andeq	r0, r3, r4, ror #12
   58a94:	muleq	r3, r0, lr
   58a98:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   58a9c:	ldr	r3, [pc, #448]	; 58c64 <fputs@plt+0x5364c>
   58aa0:	push	{r4, r5, r6, r7, r8, fp, lr}
   58aa4:	add	fp, sp, #24
   58aa8:	ldr	r2, [pc, #440]	; 58c68 <fputs@plt+0x53650>
   58aac:	sub	sp, sp, #20
   58ab0:	add	r3, pc, r3
   58ab4:	mov	r6, r1
   58ab8:	subs	r5, r0, #0
   58abc:	ldr	r7, [r3, r2]
   58ac0:	ldr	r1, [pc, #420]	; 58c6c <fputs@plt+0x53654>
   58ac4:	ldr	r3, [r7]
   58ac8:	add	r1, pc, r1
   58acc:	str	r1, [fp, #-36]	; 0xffffffdc
   58ad0:	str	r3, [fp, #-32]	; 0xffffffe0
   58ad4:	beq	58c48 <fputs@plt+0x53630>
   58ad8:	bl	4fc4 <strlen@plt>
   58adc:	mov	r1, r5
   58ae0:	add	r0, r0, #23
   58ae4:	bic	r0, r0, #7
   58ae8:	sub	sp, sp, r0
   58aec:	mov	r0, sp
   58af0:	mov	r4, sp
   58af4:	bl	4d3c <stpcpy@plt>
   58af8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   58afc:	cmp	r1, #0
   58b00:	mov	r3, r0
   58b04:	beq	58b10 <fputs@plt+0x534f8>
   58b08:	bl	4d3c <stpcpy@plt>
   58b0c:	mov	r3, r0
   58b10:	ldr	r2, [pc, #344]	; 58c70 <fputs@plt+0x53658>
   58b14:	mov	r1, #0
   58b18:	mov	r0, r4
   58b1c:	strb	r1, [r3]
   58b20:	add	r2, pc, r2
   58b24:	str	r2, [fp, #-36]	; 0xffffffdc
   58b28:	bl	4fc4 <strlen@plt>
   58b2c:	mov	r1, r4
   58b30:	add	r0, r0, #16
   58b34:	bic	r0, r0, #7
   58b38:	sub	sp, sp, r0
   58b3c:	mov	r0, sp
   58b40:	mov	r8, sp
   58b44:	bl	4d3c <stpcpy@plt>
   58b48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   58b4c:	cmp	r1, #0
   58b50:	mov	r3, r0
   58b54:	beq	58b60 <fputs@plt+0x53548>
   58b58:	bl	4d3c <stpcpy@plt>
   58b5c:	mov	r3, r0
   58b60:	ldr	r2, [pc, #268]	; 58c74 <fputs@plt+0x5365c>
   58b64:	cmp	r5, #0
   58b68:	mov	r1, #0
   58b6c:	strb	r1, [r3]
   58b70:	add	r2, pc, r2
   58b74:	str	r2, [fp, #-36]	; 0xffffffdc
   58b78:	beq	58c38 <fputs@plt+0x53620>
   58b7c:	mov	r0, r5
   58b80:	bl	4fc4 <strlen@plt>
   58b84:	mov	r1, r5
   58b88:	add	r0, r0, #16
   58b8c:	bic	r0, r0, #7
   58b90:	sub	sp, sp, r0
   58b94:	mov	r0, sp
   58b98:	mov	r5, sp
   58b9c:	bl	4d3c <stpcpy@plt>
   58ba0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   58ba4:	cmp	r1, #0
   58ba8:	mov	r3, r0
   58bac:	beq	58bb8 <fputs@plt+0x535a0>
   58bb0:	bl	4d3c <stpcpy@plt>
   58bb4:	mov	r3, r0
   58bb8:	mov	r1, r4
   58bbc:	mov	r0, r6
   58bc0:	mov	r4, #0
   58bc4:	strb	r4, [r3]
   58bc8:	bl	557c <strcmp@plt>
   58bcc:	cmp	r0, r4
   58bd0:	beq	58c1c <fputs@plt+0x53604>
   58bd4:	mov	r1, r8
   58bd8:	mov	r0, r6
   58bdc:	bl	557c <strcmp@plt>
   58be0:	cmp	r0, r4
   58be4:	beq	58c1c <fputs@plt+0x53604>
   58be8:	mov	r0, r5
   58bec:	bl	4fc4 <strlen@plt>
   58bf0:	mov	r1, r5
   58bf4:	mov	r8, r0
   58bf8:	mov	r0, r6
   58bfc:	mov	r2, r8
   58c00:	bl	5468 <strncmp@plt>
   58c04:	cmp	r0, r4
   58c08:	bne	58c58 <fputs@plt+0x53640>
   58c0c:	add	r6, r6, r8
   58c10:	subs	r0, r6, r4
   58c14:	movne	r0, #1
   58c18:	b	58c20 <fputs@plt+0x53608>
   58c1c:	mov	r0, #1
   58c20:	ldr	r2, [fp, #-32]	; 0xffffffe0
   58c24:	ldr	r3, [r7]
   58c28:	cmp	r2, r3
   58c2c:	bne	58c60 <fputs@plt+0x53648>
   58c30:	sub	sp, fp, #24
   58c34:	pop	{r4, r5, r6, r7, r8, fp, pc}
   58c38:	sub	sp, sp, #8
   58c3c:	mov	r3, sp
   58c40:	mov	r5, sp
   58c44:	b	58bb8 <fputs@plt+0x535a0>
   58c48:	sub	sp, sp, #8
   58c4c:	mov	r4, sp
   58c50:	mov	r3, sp
   58c54:	b	58b10 <fputs@plt+0x534f8>
   58c58:	mov	r0, r4
   58c5c:	b	58c20 <fputs@plt+0x53608>
   58c60:	bl	524c <__stack_chk_fail@plt>
   58c64:	andeq	r8, r5, r8, asr #1
   58c68:	andeq	r0, r0, r0, asr #8
   58c6c:	andeq	r7, r3, r0, asr pc
   58c70:	andeq	r9, r3, r8, lsl #2
   58c74:	andeq	lr, r3, r4, lsl #19
   58c78:	cmp	r0, #0
   58c7c:	push	{r4, lr}
   58c80:	beq	58c98 <fputs@plt+0x53680>
   58c84:	ldr	r4, [r0, #116]	; 0x74
   58c88:	bl	5384 <getpid@plt>
   58c8c:	subs	r0, r4, r0
   58c90:	movne	r0, #1
   58c94:	pop	{r4, pc}
   58c98:	ldr	r0, [pc, #24]	; 58cb8 <fputs@plt+0x536a0>
   58c9c:	mov	r2, #57	; 0x39
   58ca0:	ldr	r1, [pc, #20]	; 58cbc <fputs@plt+0x536a4>
   58ca4:	ldr	r3, [pc, #20]	; 58cc0 <fputs@plt+0x536a8>
   58ca8:	add	r0, pc, r0
   58cac:	add	r1, pc, r1
   58cb0:	add	r3, pc, r3
   58cb4:	bl	76bb0 <fputs@plt+0x71598>
   58cb8:	strdeq	r7, [r3], -ip
   58cbc:	andeq	r7, r3, r4, asr #24
   58cc0:	andeq	r8, r3, ip, lsl #14
   58cc4:	push	{r3, r4, r5, lr}
   58cc8:	mov	r4, r0
   58ccc:	mov	r5, r1
   58cd0:	mov	r0, #1
   58cd4:	mov	r1, #40	; 0x28
   58cd8:	bl	4d18 <calloc@plt>
   58cdc:	cmp	r0, #0
   58ce0:	popeq	{r3, r4, r5, pc}
   58ce4:	cmp	r4, #0
   58ce8:	str	r5, [r0]
   58cec:	popeq	{r3, r4, r5, pc}
   58cf0:	str	r4, [r0, #4]
   58cf4:	ldr	r3, [r4, #32]
   58cf8:	cmp	r3, #0
   58cfc:	str	r3, [r0, #8]
   58d00:	strne	r0, [r3, #12]
   58d04:	mov	r3, #0
   58d08:	str	r3, [r0, #12]
   58d0c:	str	r0, [r4, #32]
   58d10:	pop	{r3, r4, r5, pc}
   58d14:	ldr	r3, [pc, #180]	; 58dd0 <fputs@plt+0x537b8>
   58d18:	ldr	r2, [pc, #180]	; 58dd4 <fputs@plt+0x537bc>
   58d1c:	add	r3, pc, r3
   58d20:	push	{r4, r5, r6, r7, r8, lr}
   58d24:	subs	r6, r0, #0
   58d28:	ldr	r8, [r3, r2]
   58d2c:	sub	sp, sp, #16
   58d30:	ldr	r3, [r8]
   58d34:	str	r3, [sp, #12]
   58d38:	beq	58dac <fputs@plt+0x53794>
   58d3c:	add	r7, sp, #4
   58d40:	mov	r3, #0
   58d44:	mov	r2, r3
   58d48:	str	r3, [r6, #88]	; 0x58
   58d4c:	mov	r1, r7
   58d50:	mov	r4, #0
   58d54:	mov	r5, #0
   58d58:	ldr	r0, [r6, #8]
   58d5c:	strd	r4, [r6, #96]	; 0x60
   58d60:	mvn	ip, #1
   58d64:	str	r3, [sp, #8]
   58d68:	str	ip, [sp, #4]
   58d6c:	bl	72778 <fputs@plt+0x6d160>
   58d70:	cmp	r0, #0
   58d74:	beq	58d94 <fputs@plt+0x5377c>
   58d78:	bl	5fcf4 <fputs@plt+0x5a6dc>
   58d7c:	ldr	r0, [r6, #8]
   58d80:	mov	r1, r7
   58d84:	mov	r2, #0
   58d88:	bl	72778 <fputs@plt+0x6d160>
   58d8c:	cmp	r0, #0
   58d90:	bne	58d78 <fputs@plt+0x53760>
   58d94:	ldr	r2, [sp, #12]
   58d98:	ldr	r3, [r8]
   58d9c:	cmp	r2, r3
   58da0:	bne	58dcc <fputs@plt+0x537b4>
   58da4:	add	sp, sp, #16
   58da8:	pop	{r4, r5, r6, r7, r8, pc}
   58dac:	ldr	r0, [pc, #36]	; 58dd8 <fputs@plt+0x537c0>
   58db0:	mov	r2, #111	; 0x6f
   58db4:	ldr	r1, [pc, #32]	; 58ddc <fputs@plt+0x537c4>
   58db8:	ldr	r3, [pc, #32]	; 58de0 <fputs@plt+0x537c8>
   58dbc:	add	r0, pc, r0
   58dc0:	add	r1, pc, r1
   58dc4:	add	r3, pc, r3
   58dc8:	bl	76bb0 <fputs@plt+0x71598>
   58dcc:	bl	524c <__stack_chk_fail@plt>
   58dd0:	andeq	r7, r5, ip, asr lr
   58dd4:	andeq	r0, r0, r0, asr #8
   58dd8:	andeq	r7, r3, r8, ror #3
   58ddc:	andeq	r7, r3, r0, lsr fp
   58de0:	andeq	r8, r3, r0, ror r4
   58de4:	push	{r4, lr}
   58de8:	subs	r4, r0, #0
   58dec:	beq	58e08 <fputs@plt+0x537f0>
   58df0:	bl	58d14 <fputs@plt+0x536fc>
   58df4:	add	r0, r4, #16
   58df8:	mov	r1, #0
   58dfc:	mov	r2, #72	; 0x48
   58e00:	pop	{r4, lr}
   58e04:	b	4d54 <memset@plt>
   58e08:	ldr	r0, [pc, #24]	; 58e28 <fputs@plt+0x53810>
   58e0c:	mov	r2, #121	; 0x79
   58e10:	ldr	r1, [pc, #20]	; 58e2c <fputs@plt+0x53814>
   58e14:	ldr	r3, [pc, #20]	; 58e30 <fputs@plt+0x53818>
   58e18:	add	r0, pc, r0
   58e1c:	add	r1, pc, r1
   58e20:	add	r3, pc, r3
   58e24:	bl	76bb0 <fputs@plt+0x71598>
   58e28:	andeq	r7, r3, ip, lsl #3
   58e2c:	ldrdeq	r7, [r3], -r4
   58e30:	ldrdeq	r8, [r3], -r0
   58e34:	cmp	r0, #0
   58e38:	push	{r4, lr}
   58e3c:	mov	r4, r2
   58e40:	beq	58e80 <fputs@plt+0x53868>
   58e44:	cmp	r1, #0
   58e48:	beq	58ec0 <fputs@plt+0x538a8>
   58e4c:	cmp	r2, #0
   58e50:	beq	58ea0 <fputs@plt+0x53888>
   58e54:	mov	r0, r1
   58e58:	bl	4b74 <opendir@plt>
   58e5c:	subs	r3, r0, #0
   58e60:	beq	58e70 <fputs@plt+0x53858>
   58e64:	mov	r0, #0
   58e68:	str	r3, [r4]
   58e6c:	pop	{r4, pc}
   58e70:	bl	55b8 <__errno_location@plt>
   58e74:	ldr	r0, [r0]
   58e78:	rsb	r0, r0, #0
   58e7c:	pop	{r4, pc}
   58e80:	ldr	r0, [pc, #88]	; 58ee0 <fputs@plt+0x538c8>
   58e84:	movw	r2, #1404	; 0x57c
   58e88:	ldr	r1, [pc, #84]	; 58ee4 <fputs@plt+0x538cc>
   58e8c:	ldr	r3, [pc, #84]	; 58ee8 <fputs@plt+0x538d0>
   58e90:	add	r0, pc, r0
   58e94:	add	r1, pc, r1
   58e98:	add	r3, pc, r3
   58e9c:	bl	76bb0 <fputs@plt+0x71598>
   58ea0:	ldr	r0, [pc, #68]	; 58eec <fputs@plt+0x538d4>
   58ea4:	movw	r2, #1406	; 0x57e
   58ea8:	ldr	r1, [pc, #64]	; 58ef0 <fputs@plt+0x538d8>
   58eac:	ldr	r3, [pc, #64]	; 58ef4 <fputs@plt+0x538dc>
   58eb0:	add	r0, pc, r0
   58eb4:	add	r1, pc, r1
   58eb8:	add	r3, pc, r3
   58ebc:	bl	76bb0 <fputs@plt+0x71598>
   58ec0:	ldr	r0, [pc, #48]	; 58ef8 <fputs@plt+0x538e0>
   58ec4:	movw	r2, #1405	; 0x57d
   58ec8:	ldr	r1, [pc, #44]	; 58efc <fputs@plt+0x538e4>
   58ecc:	ldr	r3, [pc, #44]	; 58f00 <fputs@plt+0x538e8>
   58ed0:	add	r0, pc, r0
   58ed4:	add	r1, pc, r1
   58ed8:	add	r3, pc, r3
   58edc:	bl	76bb0 <fputs@plt+0x71598>
   58ee0:	andeq	r7, r3, r4, lsl r1
   58ee4:	andeq	r7, r3, ip, asr sl
   58ee8:	andeq	r8, r3, r4, ror r5
   58eec:	andeq	lr, r2, r8, lsr #2
   58ef0:	andeq	r7, r3, ip, lsr sl
   58ef4:	andeq	r8, r3, r4, asr r5
   58ef8:	andeq	lr, r2, r0, ror #3
   58efc:	andeq	r7, r3, ip, lsl sl
   58f00:	andeq	r8, r3, r4, lsr r5
   58f04:	push	{r4, r5, r6, lr}
   58f08:	subs	r5, r0, #0
   58f0c:	sub	sp, sp, #16
   58f10:	mov	r4, r1
   58f14:	beq	590bc <fputs@plt+0x53aa4>
   58f18:	cmp	r1, #0
   58f1c:	beq	5909c <fputs@plt+0x53a84>
   58f20:	cmp	r2, #0
   58f24:	blt	5907c <fputs@plt+0x53a64>
   58f28:	ldr	r1, [r1, #4]
   58f2c:	cmp	r1, #0
   58f30:	ble	58f3c <fputs@plt+0x53924>
   58f34:	add	sp, sp, #16
   58f38:	pop	{r4, r5, r6, pc}
   58f3c:	ldr	r0, [r5, #120]	; 0x78
   58f40:	cmp	r0, #0
   58f44:	blt	58f34 <fputs@plt+0x5391c>
   58f48:	mov	r1, r2
   58f4c:	mov	r2, r3
   58f50:	bl	6faa0 <fputs@plt+0x6a488>
   58f54:	cmp	r0, #0
   58f58:	str	r0, [r4, #4]
   58f5c:	blt	58fa8 <fputs@plt+0x53990>
   58f60:	mov	r1, r0
   58f64:	mov	r2, r4
   58f68:	ldr	r0, [r5, #184]	; 0xb8
   58f6c:	bl	7296c <fputs@plt+0x6d354>
   58f70:	cmn	r0, #17
   58f74:	mov	r6, r0
   58f78:	beq	58ff8 <fputs@plt+0x539e0>
   58f7c:	cmp	r0, #0
   58f80:	bge	58f34 <fputs@plt+0x5391c>
   58f84:	bl	77b7c <fputs@plt+0x72564>
   58f88:	cmp	r0, #6
   58f8c:	bgt	59040 <fputs@plt+0x53a28>
   58f90:	ldr	r0, [r5, #120]	; 0x78
   58f94:	ldr	r1, [r4, #4]
   58f98:	bl	52ac <inotify_rm_watch@plt>
   58f9c:	mvn	r3, #0
   58fa0:	str	r3, [r4, #4]
   58fa4:	b	58f34 <fputs@plt+0x5391c>
   58fa8:	bl	55b8 <__errno_location@plt>
   58fac:	ldr	r5, [r0]
   58fb0:	bl	77b7c <fputs@plt+0x72564>
   58fb4:	cmp	r0, #6
   58fb8:	ble	58f34 <fputs@plt+0x5391c>
   58fbc:	ldr	r2, [pc, #280]	; 590dc <fputs@plt+0x53ac4>
   58fc0:	mov	r1, r5
   58fc4:	ldr	lr, [r4]
   58fc8:	movw	r3, #1455	; 0x5af
   58fcc:	add	r2, pc, r2
   58fd0:	ldr	ip, [pc, #264]	; 590e0 <fputs@plt+0x53ac8>
   58fd4:	str	r2, [sp, #4]
   58fd8:	mov	r0, #7
   58fdc:	ldr	r2, [pc, #256]	; 590e4 <fputs@plt+0x53acc>
   58fe0:	add	ip, pc, ip
   58fe4:	str	lr, [sp, #8]
   58fe8:	str	ip, [sp]
   58fec:	add	r2, pc, r2
   58ff0:	bl	76de4 <fputs@plt+0x717cc>
   58ff4:	b	58f34 <fputs@plt+0x5391c>
   58ff8:	bl	77b7c <fputs@plt+0x72564>
   58ffc:	cmp	r0, #6
   59000:	ble	58f84 <fputs@plt+0x5396c>
   59004:	ldr	r2, [r4]
   59008:	mov	r1, r6
   5900c:	ldr	lr, [pc, #212]	; 590e8 <fputs@plt+0x53ad0>
   59010:	movw	r3, #1461	; 0x5b5
   59014:	ldr	ip, [pc, #208]	; 590ec <fputs@plt+0x53ad4>
   59018:	mov	r0, #7
   5901c:	str	r2, [sp, #8]
   59020:	add	lr, pc, lr
   59024:	ldr	r2, [pc, #196]	; 590f0 <fputs@plt+0x53ad8>
   59028:	add	ip, pc, ip
   5902c:	str	lr, [sp]
   59030:	str	ip, [sp, #4]
   59034:	add	r2, pc, r2
   59038:	bl	76de4 <fputs@plt+0x717cc>
   5903c:	b	58f84 <fputs@plt+0x5396c>
   59040:	ldr	r2, [r4]
   59044:	mov	r1, r6
   59048:	ldr	lr, [pc, #164]	; 590f4 <fputs@plt+0x53adc>
   5904c:	movw	r3, #1463	; 0x5b7
   59050:	ldr	ip, [pc, #160]	; 590f8 <fputs@plt+0x53ae0>
   59054:	mov	r0, #7
   59058:	str	r2, [sp, #8]
   5905c:	add	lr, pc, lr
   59060:	ldr	r2, [pc, #148]	; 590fc <fputs@plt+0x53ae4>
   59064:	add	ip, pc, ip
   59068:	str	lr, [sp]
   5906c:	str	ip, [sp, #4]
   59070:	add	r2, pc, r2
   59074:	bl	76de4 <fputs@plt+0x717cc>
   59078:	b	58f90 <fputs@plt+0x53978>
   5907c:	ldr	r0, [pc, #124]	; 59100 <fputs@plt+0x53ae8>
   59080:	movw	r2, #1444	; 0x5a4
   59084:	ldr	r1, [pc, #120]	; 59104 <fputs@plt+0x53aec>
   59088:	ldr	r3, [pc, #120]	; 59108 <fputs@plt+0x53af0>
   5908c:	add	r0, pc, r0
   59090:	add	r1, pc, r1
   59094:	add	r3, pc, r3
   59098:	bl	76bb0 <fputs@plt+0x71598>
   5909c:	ldr	r0, [pc, #104]	; 5910c <fputs@plt+0x53af4>
   590a0:	movw	r2, #1443	; 0x5a3
   590a4:	ldr	r1, [pc, #100]	; 59110 <fputs@plt+0x53af8>
   590a8:	ldr	r3, [pc, #100]	; 59114 <fputs@plt+0x53afc>
   590ac:	add	r0, pc, r0
   590b0:	add	r1, pc, r1
   590b4:	add	r3, pc, r3
   590b8:	bl	76bb0 <fputs@plt+0x71598>
   590bc:	ldr	r0, [pc, #84]	; 59118 <fputs@plt+0x53b00>
   590c0:	movw	r2, #1442	; 0x5a2
   590c4:	ldr	r1, [pc, #80]	; 5911c <fputs@plt+0x53b04>
   590c8:	ldr	r3, [pc, #80]	; 59120 <fputs@plt+0x53b08>
   590cc:	add	r0, pc, r0
   590d0:	add	r1, pc, r1
   590d4:	add	r3, pc, r3
   590d8:	bl	76bb0 <fputs@plt+0x71598>
   590dc:	andeq	r7, r3, r8, asr sl
   590e0:	andeq	r8, r3, r4, ror #4
   590e4:	andeq	r7, r3, r4, lsl #18
   590e8:	andeq	r8, r3, r4, lsr #4
   590ec:	andeq	r7, r3, r4, lsr sl
   590f0:			; <UNDEFINED> instruction: 0x000378bc
   590f4:	andeq	r8, r3, r8, ror #3
   590f8:	andeq	r7, r3, r4, asr #20
   590fc:	andeq	r7, r3, r0, lsl #17
   59100:	andeq	r5, r3, r4, asr #19
   59104:	andeq	r7, r3, r0, ror #16
   59108:	andeq	r8, r3, r0, lsl #8
   5910c:	andeq	r8, r2, r4, ror #26
   59110:	andeq	r7, r3, r0, asr #16
   59114:	andeq	r8, r3, r0, ror #7
   59118:	ldrdeq	r6, [r3], -r8
   5911c:	andeq	r7, r3, r0, lsr #16
   59120:	andeq	r8, r3, r0, asr #7
   59124:	ldr	r3, [pc, #220]	; 59208 <fputs@plt+0x53bf0>
   59128:	ldr	r2, [pc, #220]	; 5920c <fputs@plt+0x53bf4>
   5912c:	add	r3, pc, r3
   59130:	push	{r4, r5, lr}
   59134:	subs	r5, r0, #0
   59138:	ldr	r4, [r3, r2]
   5913c:	sub	sp, sp, #100	; 0x64
   59140:	ldr	r3, [r4]
   59144:	str	r3, [sp, #92]	; 0x5c
   59148:	beq	591e4 <fputs@plt+0x53bcc>
   5914c:	ldrb	r3, [r5, #172]	; 0xac
   59150:	cmp	r3, #0
   59154:	beq	59170 <fputs@plt+0x53b58>
   59158:	ldr	r2, [sp, #92]	; 0x5c
   5915c:	ldr	r3, [r4]
   59160:	cmp	r2, r3
   59164:	bne	59204 <fputs@plt+0x53bec>
   59168:	add	sp, sp, #100	; 0x64
   5916c:	pop	{r4, r5, pc}
   59170:	mov	r0, r1
   59174:	mov	r1, sp
   59178:	bl	4ff4 <fstatfs64@plt>
   5917c:	cmp	r0, #0
   59180:	blt	59158 <fputs@plt+0x53b40>
   59184:	ldr	r3, [sp]
   59188:	movw	r1, #19778	; 0x4d42
   5918c:	movw	r2, #29253	; 0x7245
   59190:	movt	r1, #65363	; 0xff53
   59194:	movt	r2, #29557	; 0x7375
   59198:	cmp	r3, r2
   5919c:	cmpne	r3, r1
   591a0:	movne	r2, #0
   591a4:	moveq	r2, #1
   591a8:	beq	591d4 <fputs@plt+0x53bbc>
   591ac:	movw	r2, #22092	; 0x564c
   591b0:	cmp	r3, r2
   591b4:	beq	591dc <fputs@plt+0x53bc4>
   591b8:	movw	r2, #26985	; 0x6969
   591bc:	cmp	r3, r2
   591c0:	beq	591dc <fputs@plt+0x53bc4>
   591c4:	movw	r2, #20859	; 0x517b
   591c8:	subs	r3, r3, r2
   591cc:	rsbs	r2, r3, #0
   591d0:	adcs	r2, r2, r3
   591d4:	strb	r2, [r5, #172]	; 0xac
   591d8:	b	59158 <fputs@plt+0x53b40>
   591dc:	mov	r2, #1
   591e0:	b	591d4 <fputs@plt+0x53bbc>
   591e4:	ldr	r0, [pc, #36]	; 59210 <fputs@plt+0x53bf8>
   591e8:	movw	r2, #1172	; 0x494
   591ec:	ldr	r1, [pc, #32]	; 59214 <fputs@plt+0x53bfc>
   591f0:	ldr	r3, [pc, #32]	; 59218 <fputs@plt+0x53c00>
   591f4:	add	r0, pc, r0
   591f8:	add	r1, pc, r1
   591fc:	add	r3, pc, r3
   59200:	bl	76bb0 <fputs@plt+0x71598>
   59204:	bl	524c <__stack_chk_fail@plt>
   59208:	andeq	r7, r5, ip, asr #20
   5920c:	andeq	r0, r0, r0, asr #8
   59210:			; <UNDEFINED> instruction: 0x00036db0
   59214:	strdeq	r7, [r3], -r8
   59218:	andeq	r8, r3, r4, ror r1
   5921c:	push	{r4, r5, r6, lr}
   59220:	subs	r4, r1, #0
   59224:	mov	r5, r0
   59228:	sub	sp, sp, #8
   5922c:	movge	r0, r4
   59230:	blt	5923c <fputs@plt+0x53c24>
   59234:	add	sp, sp, #8
   59238:	pop	{r4, r5, r6, pc}
   5923c:	add	r0, r5, #188	; 0xbc
   59240:	mov	r1, #0
   59244:	str	r2, [sp, #4]
   59248:	bl	72828 <fputs@plt+0x6d210>
   5924c:	ldr	r2, [sp, #4]
   59250:	cmp	r0, #0
   59254:	blt	59234 <fputs@plt+0x53c1c>
   59258:	cmp	r2, #0
   5925c:	beq	592a4 <fputs@plt+0x53c8c>
   59260:	mov	r0, r2
   59264:	bl	54ec <__strdup@plt>
   59268:	subs	r6, r0, #0
   5926c:	beq	592ac <fputs@plt+0x53c94>
   59270:	mov	r1, r4
   59274:	ldr	r0, [r5, #188]	; 0xbc
   59278:	mov	r2, r6
   5927c:	bl	7296c <fputs@plt+0x6d354>
   59280:	subs	r4, r0, #0
   59284:	movge	r0, #0
   59288:	bge	59234 <fputs@plt+0x53c1c>
   5928c:	mov	r0, r6
   59290:	bl	4e5c <free@plt>
   59294:	cmn	r4, #17
   59298:	movne	r0, r4
   5929c:	moveq	r0, #0
   592a0:	b	59234 <fputs@plt+0x53c1c>
   592a4:	mov	r6, r2
   592a8:	b	59270 <fputs@plt+0x53c58>
   592ac:	mvn	r0, #11
   592b0:	b	59234 <fputs@plt+0x53c1c>
   592b4:	ldr	r3, [pc, #932]	; 59660 <fputs@plt+0x54048>
   592b8:	ldr	r2, [pc, #932]	; 59664 <fputs@plt+0x5404c>
   592bc:	add	r3, pc, r3
   592c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   592c4:	subs	sl, r0, #0
   592c8:	ldr	fp, [r3, r2]
   592cc:	sub	sp, sp, #148	; 0x94
   592d0:	mov	r9, #0
   592d4:	mov	r8, r1
   592d8:	str	r9, [sp, #28]
   592dc:	ldr	r3, [fp]
   592e0:	str	r3, [sp, #140]	; 0x8c
   592e4:	beq	59640 <fputs@plt+0x54028>
   592e8:	cmp	r1, #0
   592ec:	beq	59620 <fputs@plt+0x54008>
   592f0:	mov	r0, #3
   592f4:	add	r2, sp, #32
   592f8:	bl	51f8 <__xstat64@plt>
   592fc:	cmp	r0, #0
   59300:	blt	59344 <fputs@plt+0x53d2c>
   59304:	ldr	r3, [sp, #48]	; 0x30
   59308:	and	r3, r3, #61440	; 0xf000
   5930c:	cmp	r3, #16384	; 0x4000
   59310:	beq	59364 <fputs@plt+0x53d4c>
   59314:	cmp	r3, #32768	; 0x8000
   59318:	beq	593ec <fputs@plt+0x53dd4>
   5931c:	bl	77b7c <fputs@plt+0x72564>
   59320:	cmp	r0, #6
   59324:	mvnle	r0, #76	; 0x4c
   59328:	bgt	59468 <fputs@plt+0x53e50>
   5932c:	ldr	r2, [sp, #140]	; 0x8c
   59330:	ldr	r3, [fp]
   59334:	cmp	r2, r3
   59338:	bne	5961c <fputs@plt+0x54004>
   5933c:	add	sp, sp, #148	; 0x94
   59340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59344:	bl	55b8 <__errno_location@plt>
   59348:	mov	r4, r0
   5934c:	bl	77b7c <fputs@plt+0x72564>
   59350:	ldr	r1, [r4]
   59354:	cmp	r0, #6
   59358:	bgt	593b0 <fputs@plt+0x53d98>
   5935c:	rsb	r0, r1, #0
   59360:	b	5932c <fputs@plt+0x53d14>
   59364:	bl	77b7c <fputs@plt+0x72564>
   59368:	cmp	r0, #6
   5936c:	mvnle	r0, #20
   59370:	ble	5932c <fputs@plt+0x53d14>
   59374:	ldr	r2, [pc, #748]	; 59668 <fputs@plt+0x54050>
   59378:	mov	r1, r9
   5937c:	ldr	ip, [pc, #744]	; 5966c <fputs@plt+0x54054>
   59380:	mov	r0, #7
   59384:	add	r2, pc, r2
   59388:	str	r2, [sp, #4]
   5938c:	ldr	r2, [pc, #732]	; 59670 <fputs@plt+0x54058>
   59390:	add	ip, pc, ip
   59394:	str	r8, [sp, #8]
   59398:	movw	r3, #1238	; 0x4d6
   5939c:	str	ip, [sp]
   593a0:	add	r2, pc, r2
   593a4:	bl	76de4 <fputs@plt+0x717cc>
   593a8:	mvn	r0, #20
   593ac:	b	5932c <fputs@plt+0x53d14>
   593b0:	ldr	r2, [pc, #700]	; 59674 <fputs@plt+0x5405c>
   593b4:	mov	r0, #7
   593b8:	ldr	ip, [pc, #696]	; 59678 <fputs@plt+0x54060>
   593bc:	movw	r3, #1234	; 0x4d2
   593c0:	add	r2, pc, r2
   593c4:	str	r2, [sp, #4]
   593c8:	ldr	r2, [pc, #684]	; 5967c <fputs@plt+0x54064>
   593cc:	add	ip, pc, ip
   593d0:	str	r8, [sp, #8]
   593d4:	str	ip, [sp]
   593d8:	add	r2, pc, r2
   593dc:	bl	76de4 <fputs@plt+0x717cc>
   593e0:	ldr	r1, [r4]
   593e4:	rsb	r0, r1, #0
   593e8:	b	5932c <fputs@plt+0x53d14>
   593ec:	mov	r1, r8
   593f0:	ldr	r0, [sl, #8]
   593f4:	bl	72bc0 <fputs@plt+0x6d5a8>
   593f8:	cmp	r0, #0
   593fc:	mov	r1, r0
   59400:	str	r0, [sp, #28]
   59404:	beq	5942c <fputs@plt+0x53e14>
   59408:	ldrd	r6, [r0, #48]	; 0x30
   5940c:	ldrd	r4, [sp, #32]
   59410:	cmp	r7, r5
   59414:	cmpeq	r6, r4
   59418:	beq	594a4 <fputs@plt+0x53e8c>
   5941c:	mov	r0, sl
   59420:	bl	58698 <fputs@plt+0x53080>
   59424:	mov	r3, #0
   59428:	str	r3, [sp, #28]
   5942c:	ldr	r0, [sl, #8]
   59430:	bl	72fc8 <fputs@plt+0x6d9b0>
   59434:	cmp	r0, #7168	; 0x1c00
   59438:	bcc	594c8 <fputs@plt+0x53eb0>
   5943c:	bl	77b7c <fputs@plt+0x72564>
   59440:	cmp	r0, #6
   59444:	mvnle	r9, #108	; 0x6c
   59448:	bgt	59590 <fputs@plt+0x53f78>
   5944c:	mov	r0, sl
   59450:	mov	r2, r8
   59454:	mov	r1, r9
   59458:	bl	5921c <fputs@plt+0x53c04>
   5945c:	cmp	r0, #0
   59460:	movge	r0, r9
   59464:	b	5932c <fputs@plt+0x53d14>
   59468:	ldr	r2, [pc, #528]	; 59680 <fputs@plt+0x54068>
   5946c:	mov	r1, r9
   59470:	ldr	ip, [pc, #524]	; 59684 <fputs@plt+0x5406c>
   59474:	mov	r0, #7
   59478:	add	r2, pc, r2
   5947c:	str	r2, [sp, #4]
   59480:	ldr	r2, [pc, #512]	; 59688 <fputs@plt+0x54070>
   59484:	add	ip, pc, ip
   59488:	str	r8, [sp, #8]
   5948c:	movw	r3, #1242	; 0x4da
   59490:	str	ip, [sp]
   59494:	add	r2, pc, r2
   59498:	bl	76de4 <fputs@plt+0x717cc>
   5949c:	mvn	r0, #76	; 0x4c
   594a0:	b	5932c <fputs@plt+0x53d14>
   594a4:	ldrd	r2, [r0, #144]	; 0x90
   594a8:	ldrd	r4, [sp, #128]	; 0x80
   594ac:	cmp	r3, r5
   594b0:	cmpeq	r2, r4
   594b4:	bne	5941c <fputs@plt+0x53e04>
   594b8:	ldr	r3, [sl, #144]	; 0x90
   594bc:	mov	r0, r9
   594c0:	str	r3, [r1, #336]	; 0x150
   594c4:	b	5932c <fputs@plt+0x53d14>
   594c8:	mov	r4, #0
   594cc:	str	r4, [sp]
   594d0:	str	r4, [sp, #4]
   594d4:	mov	r1, r4
   594d8:	ldr	ip, [sl, #12]
   594dc:	mov	r2, r4
   594e0:	str	r4, [sp, #12]
   594e4:	mov	r3, r4
   594e8:	mov	r0, r8
   594ec:	str	ip, [sp, #8]
   594f0:	add	ip, sp, #28
   594f4:	str	ip, [sp, #16]
   594f8:	bl	60ebc <fputs@plt+0x5b8a4>
   594fc:	subs	r9, r0, #0
   59500:	blt	595cc <fputs@plt+0x53fb4>
   59504:	ldr	r2, [sp, #28]
   59508:	ldr	r0, [sl, #8]
   5950c:	ldr	r1, [r2, #40]	; 0x28
   59510:	bl	7296c <fputs@plt+0x6d354>
   59514:	subs	r9, r0, #0
   59518:	blt	59610 <fputs@plt+0x53ff8>
   5951c:	ldr	r3, [sl, #144]	; 0x90
   59520:	ldr	r5, [sp, #28]
   59524:	str	r3, [r5, #336]	; 0x150
   59528:	bl	77b7c <fputs@plt+0x72564>
   5952c:	cmp	r0, #6
   59530:	ble	59570 <fputs@plt+0x53f58>
   59534:	ldr	lr, [pc, #336]	; 5968c <fputs@plt+0x54074>
   59538:	mov	r1, r4
   5953c:	ldr	ip, [pc, #332]	; 59690 <fputs@plt+0x54078>
   59540:	mov	r0, #7
   59544:	add	lr, pc, lr
   59548:	str	lr, [sp]
   5954c:	add	ip, pc, ip
   59550:	str	ip, [sp, #4]
   59554:	ldr	ip, [r5, #40]	; 0x28
   59558:	movw	r3, #1288	; 0x508
   5955c:	ldr	r2, [pc, #304]	; 59694 <fputs@plt+0x5407c>
   59560:	str	ip, [sp, #8]
   59564:	add	r2, pc, r2
   59568:	bl	76de4 <fputs@plt+0x717cc>
   5956c:	ldr	r5, [sp, #28]
   59570:	mov	r0, sl
   59574:	ldr	r1, [r5]
   59578:	bl	59124 <fputs@plt+0x53b0c>
   5957c:	ldr	r3, [sl, #124]	; 0x7c
   59580:	mov	r0, #0
   59584:	add	r3, r3, #1
   59588:	str	r3, [sl, #124]	; 0x7c
   5958c:	b	5932c <fputs@plt+0x53d14>
   59590:	ldr	r2, [pc, #256]	; 59698 <fputs@plt+0x54080>
   59594:	mov	r1, #0
   59598:	ldr	ip, [pc, #252]	; 5969c <fputs@plt+0x54084>
   5959c:	movw	r3, #1267	; 0x4f3
   595a0:	add	r2, pc, r2
   595a4:	str	r2, [sp, #4]
   595a8:	ldr	r2, [pc, #240]	; 596a0 <fputs@plt+0x54088>
   595ac:	add	ip, pc, ip
   595b0:	str	r8, [sp, #8]
   595b4:	mov	r0, #7
   595b8:	str	ip, [sp]
   595bc:	add	r2, pc, r2
   595c0:	mvn	r9, #108	; 0x6c
   595c4:	bl	76de4 <fputs@plt+0x717cc>
   595c8:	b	5944c <fputs@plt+0x53e34>
   595cc:	bl	77b7c <fputs@plt+0x72564>
   595d0:	cmp	r0, #6
   595d4:	ble	5944c <fputs@plt+0x53e34>
   595d8:	ldr	r2, [pc, #196]	; 596a4 <fputs@plt+0x5408c>
   595dc:	mov	r1, r9
   595e0:	ldr	ip, [pc, #192]	; 596a8 <fputs@plt+0x54090>
   595e4:	movw	r3, #1274	; 0x4fa
   595e8:	add	r2, pc, r2
   595ec:	str	r2, [sp, #4]
   595f0:	ldr	r2, [pc, #180]	; 596ac <fputs@plt+0x54094>
   595f4:	add	ip, pc, ip
   595f8:	str	r8, [sp, #8]
   595fc:	mov	r0, #7
   59600:	str	ip, [sp]
   59604:	add	r2, pc, r2
   59608:	bl	76de4 <fputs@plt+0x717cc>
   5960c:	b	5944c <fputs@plt+0x53e34>
   59610:	ldr	r0, [sp, #28]
   59614:	bl	5dbec <fputs@plt+0x585d4>
   59618:	b	5944c <fputs@plt+0x53e34>
   5961c:	bl	524c <__stack_chk_fail@plt>
   59620:	ldr	r0, [pc, #136]	; 596b0 <fputs@plt+0x54098>
   59624:	movw	r2, #1231	; 0x4cf
   59628:	ldr	r1, [pc, #132]	; 596b4 <fputs@plt+0x5409c>
   5962c:	ldr	r3, [pc, #132]	; 596b8 <fputs@plt+0x540a0>
   59630:	add	r0, pc, r0
   59634:	add	r1, pc, r1
   59638:	add	r3, pc, r3
   5963c:	bl	76bb0 <fputs@plt+0x71598>
   59640:	ldr	r0, [pc, #116]	; 596bc <fputs@plt+0x540a4>
   59644:	movw	r2, #1230	; 0x4ce
   59648:	ldr	r1, [pc, #112]	; 596c0 <fputs@plt+0x540a8>
   5964c:	ldr	r3, [pc, #112]	; 596c4 <fputs@plt+0x540ac>
   59650:	add	r0, pc, r0
   59654:	add	r1, pc, r1
   59658:	add	r3, pc, r3
   5965c:	bl	76bb0 <fputs@plt+0x71598>
   59660:			; <UNDEFINED> instruction: 0x000578bc
   59664:	andeq	r0, r0, r0, asr #8
   59668:	andeq	r7, r3, ip, lsl #15
   5966c:			; <UNDEFINED> instruction: 0x000381bc
   59670:	andeq	r7, r3, r0, asr r5
   59674:	andeq	r7, r3, r0, lsr r7
   59678:	andeq	r8, r3, r0, lsl #3
   5967c:	andeq	r7, r3, r8, lsl r5
   59680:	andeq	r7, r3, r0, asr #13
   59684:	andeq	r8, r3, r8, asr #1
   59688:	andeq	r7, r3, ip, asr r4
   5968c:	andeq	r8, r3, r8
   59690:	andeq	r7, r3, ip, ror #12
   59694:	andeq	r7, r3, ip, lsl #7
   59698:	andeq	r7, r3, r8, asr #11
   5969c:	andeq	r7, r3, r0, lsr #31
   596a0:	andeq	r7, r3, r4, lsr r3
   596a4:	andeq	r7, r3, ip, lsr #11
   596a8:	andeq	r7, r3, r8, asr pc
   596ac:	andeq	r7, r3, ip, ror #5
   596b0:	andeq	sp, r2, r0, lsl #21
   596b4:			; <UNDEFINED> instruction: 0x000372bc
   596b8:	muleq	r3, r8, lr
   596bc:	andeq	r6, r3, r4, asr r9
   596c0:	muleq	r3, ip, r2
   596c4:	andeq	r7, r3, r8, ror lr
   596c8:	ldr	r3, [pc, #636]	; 5994c <fputs@plt+0x54334>
   596cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   596d0:	subs	r4, r0, #0
   596d4:	add	fp, sp, #32
   596d8:	ldr	r0, [pc, #624]	; 59950 <fputs@plt+0x54338>
   596dc:	sub	sp, sp, #52	; 0x34
   596e0:	add	r3, pc, r3
   596e4:	mov	r7, r1
   596e8:	mov	r6, r2
   596ec:	ldr	r5, [r3, r0]
   596f0:	ldr	r3, [r5]
   596f4:	str	r3, [fp, #-40]	; 0xffffffd8
   596f8:	beq	5990c <fputs@plt+0x542f4>
   596fc:	cmp	r1, #0
   59700:	beq	598ec <fputs@plt+0x542d4>
   59704:	cmp	r2, #0
   59708:	beq	598cc <fputs@plt+0x542b4>
   5970c:	ldrb	r3, [r4, #173]	; 0xad
   59710:	cmp	r3, #0
   59714:	beq	59734 <fputs@plt+0x5411c>
   59718:	mov	r0, #0
   5971c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   59720:	ldr	r3, [r5]
   59724:	cmp	r2, r3
   59728:	bne	598c8 <fputs@plt+0x542b0>
   5972c:	sub	sp, fp, #32
   59730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59734:	ldr	r1, [pc, #536]	; 59954 <fputs@plt+0x5433c>
   59738:	mov	r0, r2
   5973c:	add	r1, pc, r1
   59740:	bl	65bb8 <fputs@plt+0x605a0>
   59744:	ldr	r8, [r4, #168]	; 0xa8
   59748:	cmp	r0, #0
   5974c:	beq	598ac <fputs@plt+0x54294>
   59750:	tst	r8, #12
   59754:	beq	597b0 <fputs@plt+0x54198>
   59758:	tst	r8, #4
   5975c:	bne	59890 <fputs@plt+0x54278>
   59760:	tst	r8, #8
   59764:	beq	59718 <fputs@plt+0x54100>
   59768:	bl	4e44 <getuid@plt>
   5976c:	sub	r8, fp, #60	; 0x3c
   59770:	ldr	ip, [pc, #480]	; 59958 <fputs@plt+0x54340>
   59774:	mov	r1, #18
   59778:	mov	r3, r1
   5977c:	mov	r2, #1
   59780:	add	ip, pc, ip
   59784:	str	ip, [sp]
   59788:	str	r0, [sp, #4]
   5978c:	mov	r0, r8
   59790:	bl	5150 <__snprintf_chk@plt>
   59794:	cmp	r0, #17
   59798:	bhi	5992c <fputs@plt+0x54314>
   5979c:	mov	r0, r8
   597a0:	mov	r1, r6
   597a4:	bl	58a9c <fputs@plt+0x53484>
   597a8:	cmp	r0, #0
   597ac:	beq	59718 <fputs@plt+0x54100>
   597b0:	sub	r9, fp, #72	; 0x48
   597b4:	ldr	r3, [pc, #416]	; 5995c <fputs@plt+0x54344>
   597b8:	sub	r8, fp, #64	; 0x40
   597bc:	str	r6, [fp, #-64]	; 0xffffffc0
   597c0:	mov	sl, r9
   597c4:	mov	r0, r7
   597c8:	mov	r6, #0
   597cc:	add	r3, pc, r3
   597d0:	str	r7, [fp, #-72]	; 0xffffffb8
   597d4:	str	r3, [fp, #-68]	; 0xffffffbc
   597d8:	bl	4fc4 <strlen@plt>
   597dc:	cmp	sl, r8
   597e0:	add	r6, r0, r6
   597e4:	beq	597f4 <fputs@plt+0x541dc>
   597e8:	ldr	r0, [sl, #4]!
   597ec:	cmp	r0, #0
   597f0:	bne	597d8 <fputs@plt+0x541c0>
   597f4:	add	r6, r6, #15
   597f8:	mov	r1, r7
   597fc:	bic	r6, r6, #7
   59800:	sub	sp, sp, r6
   59804:	add	r6, sp, #8
   59808:	mov	r0, r6
   5980c:	bl	4d3c <stpcpy@plt>
   59810:	cmp	r8, r9
   59814:	beq	59824 <fputs@plt+0x5420c>
   59818:	ldr	r1, [r9, #4]!
   5981c:	cmp	r1, #0
   59820:	bne	5980c <fputs@plt+0x541f4>
   59824:	mov	r3, #0
   59828:	strb	r3, [r0]
   5982c:	ldrb	r7, [r4, #175]	; 0xaf
   59830:	tst	r7, #1
   59834:	beq	5986c <fputs@plt+0x54254>
   59838:	tst	r7, #2
   5983c:	bne	5985c <fputs@plt+0x54244>
   59840:	ldr	r1, [pc, #280]	; 59960 <fputs@plt+0x54348>
   59844:	mov	r0, r6
   59848:	add	r1, pc, r1
   5984c:	bl	6ec88 <fputs@plt+0x69670>
   59850:	cmp	r0, #0
   59854:	orrne	r7, r7, #2
   59858:	strbne	r7, [r4, #175]	; 0xaf
   5985c:	mov	r0, r4
   59860:	mov	r1, r6
   59864:	bl	592b4 <fputs@plt+0x53c9c>
   59868:	b	5971c <fputs@plt+0x54104>
   5986c:	ldr	r1, [pc, #240]	; 59964 <fputs@plt+0x5434c>
   59870:	mov	r0, r6
   59874:	add	r1, pc, r1
   59878:	bl	6ec88 <fputs@plt+0x69670>
   5987c:	cmp	r0, #0
   59880:	beq	59838 <fputs@plt+0x54220>
   59884:	orr	r7, r7, #1
   59888:	strb	r7, [r4, #175]	; 0xaf
   5988c:	b	5985c <fputs@plt+0x54244>
   59890:	ldr	r0, [pc, #208]	; 59968 <fputs@plt+0x54350>
   59894:	mov	r1, r6
   59898:	add	r0, pc, r0
   5989c:	bl	58a9c <fputs@plt+0x53484>
   598a0:	cmp	r0, #0
   598a4:	beq	59760 <fputs@plt+0x54148>
   598a8:	b	597b0 <fputs@plt+0x54198>
   598ac:	ldr	r1, [pc, #184]	; 5996c <fputs@plt+0x54354>
   598b0:	mov	r0, r6
   598b4:	add	r1, pc, r1
   598b8:	bl	65bb8 <fputs@plt+0x605a0>
   598bc:	cmp	r0, #0
   598c0:	bne	59750 <fputs@plt+0x54138>
   598c4:	b	59718 <fputs@plt+0x54100>
   598c8:	bl	524c <__stack_chk_fail@plt>
   598cc:	ldr	r0, [pc, #156]	; 59970 <fputs@plt+0x54358>
   598d0:	movw	r2, #1309	; 0x51d
   598d4:	ldr	r1, [pc, #152]	; 59974 <fputs@plt+0x5435c>
   598d8:	ldr	r3, [pc, #152]	; 59978 <fputs@plt+0x54360>
   598dc:	add	r0, pc, r0
   598e0:	add	r1, pc, r1
   598e4:	add	r3, pc, r3
   598e8:	bl	76bb0 <fputs@plt+0x71598>
   598ec:	ldr	r0, [pc, #136]	; 5997c <fputs@plt+0x54364>
   598f0:	movw	r2, #1308	; 0x51c
   598f4:	ldr	r1, [pc, #132]	; 59980 <fputs@plt+0x54368>
   598f8:	ldr	r3, [pc, #132]	; 59984 <fputs@plt+0x5436c>
   598fc:	add	r0, pc, r0
   59900:	add	r1, pc, r1
   59904:	add	r3, pc, r3
   59908:	bl	76bb0 <fputs@plt+0x71598>
   5990c:	ldr	r0, [pc, #116]	; 59988 <fputs@plt+0x54370>
   59910:	movw	r2, #1307	; 0x51b
   59914:	ldr	r1, [pc, #112]	; 5998c <fputs@plt+0x54374>
   59918:	ldr	r3, [pc, #112]	; 59990 <fputs@plt+0x54378>
   5991c:	add	r0, pc, r0
   59920:	add	r1, pc, r1
   59924:	add	r3, pc, r3
   59928:	bl	76bb0 <fputs@plt+0x71598>
   5992c:	ldr	r0, [pc, #96]	; 59994 <fputs@plt+0x5437c>
   59930:	mov	r2, #1216	; 0x4c0
   59934:	ldr	r1, [pc, #92]	; 59998 <fputs@plt+0x54380>
   59938:	ldr	r3, [pc, #92]	; 5999c <fputs@plt+0x54384>
   5993c:	add	r0, pc, r0
   59940:	add	r1, pc, r1
   59944:	add	r3, pc, r3
   59948:	bl	76bb0 <fputs@plt+0x71598>
   5994c:	muleq	r5, r8, r4
   59950:	andeq	r0, r0, r0, asr #8
   59954:	ldrdeq	r7, [r3], -ip
   59958:	andeq	r7, r3, r8, asr #8
   5995c:	andeq	r9, r3, ip, lsl r3
   59960:	strdeq	r7, [r3], -ip
   59964:			; <UNDEFINED> instruction: 0x000373bc
   59968:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   5996c:	andeq	r8, r3, ip, ror #6
   59970:	andeq	sp, r2, r4, asr #14
   59974:	andeq	r7, r3, r0, lsl r0
   59978:	andeq	r7, r3, r0, lsr ip
   5997c:	andeq	pc, r2, r4, asr #15
   59980:	strdeq	r6, [r3], -r0
   59984:	andeq	r7, r3, r0, lsl ip
   59988:	andeq	r6, r3, r8, lsl #13
   5998c:	ldrdeq	r6, [r3], -r0
   59990:	strdeq	r7, [r3], -r0
   59994:	muleq	r3, r4, r2
   59998:			; <UNDEFINED> instruction: 0x00036fb0
   5999c:	andeq	r6, r3, r4, asr #30
   599a0:	ldr	r3, [pc, #1024]	; 59da8 <fputs@plt+0x54790>
   599a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   599a8:	subs	r4, r0, #0
   599ac:	ldr	r0, [pc, #1016]	; 59dac <fputs@plt+0x54794>
   599b0:	add	r3, pc, r3
   599b4:	sub	sp, sp, #100	; 0x64
   599b8:	mov	r5, r2
   599bc:	mov	r7, r1
   599c0:	mov	r2, #0
   599c4:	ldr	r8, [r3, r0]
   599c8:	str	r2, [sp, #20]
   599cc:	ldr	r3, [r8]
   599d0:	str	r3, [sp, #92]	; 0x5c
   599d4:	beq	59d4c <fputs@plt+0x54734>
   599d8:	cmp	r1, #0
   599dc:	beq	59d20 <fputs@plt+0x54708>
   599e0:	cmp	r5, #0
   599e4:	beq	59cd8 <fputs@plt+0x546c0>
   599e8:	bl	77b7c <fputs@plt+0x72564>
   599ec:	cmp	r0, #6
   599f0:	bgt	59b8c <fputs@plt+0x54574>
   599f4:	ldr	r3, [r4, #168]	; 0xa8
   599f8:	tst	r3, #1
   599fc:	beq	59a5c <fputs@plt+0x54444>
   59a00:	add	r6, sp, #40	; 0x28
   59a04:	mov	r0, r6
   59a08:	bl	52848 <fputs@plt+0x4d230>
   59a0c:	cmp	r0, #0
   59a10:	blt	59bc8 <fputs@plt+0x545b0>
   59a14:	add	r9, sp, #24
   59a18:	mov	r0, r5
   59a1c:	mov	r1, r9
   59a20:	bl	526c8 <fputs@plt+0x4d0b0>
   59a24:	cmp	r0, #0
   59a28:	blt	59bc8 <fputs@plt+0x545b0>
   59a2c:	ldm	r9, {r0, r1, r2, r3}
   59a30:	add	lr, sp, #72	; 0x48
   59a34:	add	ip, sp, #56	; 0x38
   59a38:	stm	lr, {r0, r1, r2, r3}
   59a3c:	ldm	r6, {r0, r1, r2, r3}
   59a40:	stm	ip, {r0, r1, r2, r3}
   59a44:	mov	r0, lr
   59a48:	mov	r1, ip
   59a4c:	mov	r2, #16
   59a50:	bl	4b80 <memcmp@plt>
   59a54:	cmp	r0, #0
   59a58:	bne	59bc8 <fputs@plt+0x545b0>
   59a5c:	ldr	r1, [pc, #844]	; 59db0 <fputs@plt+0x54798>
   59a60:	mov	r0, r7
   59a64:	mov	r2, r5
   59a68:	mov	r3, #0
   59a6c:	add	r1, pc, r1
   59a70:	bl	6a1cc <fputs@plt+0x64bb4>
   59a74:	subs	r6, r0, #0
   59a78:	beq	59b80 <fputs@plt+0x54568>
   59a7c:	mov	r0, r4
   59a80:	mov	r1, r6
   59a84:	add	r2, sp, #20
   59a88:	bl	58e34 <fputs@plt+0x5381c>
   59a8c:	cmp	r0, #0
   59a90:	blt	59b14 <fputs@plt+0x544fc>
   59a94:	ldr	r0, [r4, #180]	; 0xb4
   59a98:	mov	r1, r6
   59a9c:	bl	72bc0 <fputs@plt+0x6d5a8>
   59aa0:	subs	r5, r0, #0
   59aa4:	beq	59c28 <fputs@plt+0x54610>
   59aa8:	ldrb	r3, [r5, #8]
   59aac:	cmp	r3, #0
   59ab0:	bne	59b0c <fputs@plt+0x544f4>
   59ab4:	ldr	r3, [r4, #144]	; 0x90
   59ab8:	ldr	r0, [sp, #20]
   59abc:	str	r3, [r5, #12]
   59ac0:	bl	5174 <dirfd@plt>
   59ac4:	movw	r3, #12230	; 0x2fc6
   59ac8:	mov	r1, r5
   59acc:	movt	r3, #256	; 0x100
   59ad0:	mov	r2, r0
   59ad4:	mov	r0, r4
   59ad8:	bl	58f04 <fputs@plt+0x538ec>
   59adc:	ldrb	r3, [r4, #173]	; 0xad
   59ae0:	cmp	r3, #0
   59ae4:	bne	59af8 <fputs@plt+0x544e0>
   59ae8:	mov	r1, r5
   59aec:	mov	r0, r4
   59af0:	ldr	r2, [sp, #20]
   59af4:	bl	59e00 <fputs@plt+0x547e8>
   59af8:	ldr	r0, [sp, #20]
   59afc:	bl	5174 <dirfd@plt>
   59b00:	mov	r1, r0
   59b04:	mov	r0, r4
   59b08:	bl	59124 <fputs@plt+0x53b0c>
   59b0c:	mov	r4, #0
   59b10:	b	59b4c <fputs@plt+0x54534>
   59b14:	bl	55b8 <__errno_location@plt>
   59b18:	ldr	r7, [r0]
   59b1c:	bl	77b7c <fputs@plt+0x72564>
   59b20:	cmp	r0, #6
   59b24:	bgt	59bec <fputs@plt+0x545d4>
   59b28:	cmp	r7, #0
   59b2c:	rsbgt	r7, r7, #0
   59b30:	mov	r2, r6
   59b34:	mov	r0, r4
   59b38:	mov	r1, r7
   59b3c:	bl	5921c <fputs@plt+0x53c04>
   59b40:	cmp	r0, #0
   59b44:	movlt	r4, r0
   59b48:	movge	r4, r7
   59b4c:	ldr	r0, [sp, #20]
   59b50:	cmp	r0, #0
   59b54:	beq	59b5c <fputs@plt+0x54544>
   59b58:	bl	51d4 <closedir@plt>
   59b5c:	mov	r0, r6
   59b60:	bl	4e5c <free@plt>
   59b64:	ldr	r2, [sp, #92]	; 0x5c
   59b68:	ldr	r3, [r8]
   59b6c:	mov	r0, r4
   59b70:	cmp	r2, r3
   59b74:	bne	59cd4 <fputs@plt+0x546bc>
   59b78:	add	sp, sp, #100	; 0x64
   59b7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   59b80:	mov	r2, r5
   59b84:	mvn	r7, #11
   59b88:	b	59b34 <fputs@plt+0x5451c>
   59b8c:	ldr	r2, [pc, #544]	; 59db4 <fputs@plt+0x5479c>
   59b90:	mov	r0, #7
   59b94:	ldr	ip, [pc, #540]	; 59db8 <fputs@plt+0x547a0>
   59b98:	mov	r1, #0
   59b9c:	add	r2, pc, r2
   59ba0:	str	r2, [sp, #4]
   59ba4:	ldr	r2, [pc, #528]	; 59dbc <fputs@plt+0x547a4>
   59ba8:	add	ip, pc, ip
   59bac:	str	r7, [sp, #8]
   59bb0:	movw	r3, #1479	; 0x5c7
   59bb4:	str	r5, [sp, #12]
   59bb8:	add	r2, pc, r2
   59bbc:	str	ip, [sp]
   59bc0:	bl	76de4 <fputs@plt+0x717cc>
   59bc4:	b	599f4 <fputs@plt+0x543dc>
   59bc8:	ldr	r1, [pc, #496]	; 59dc0 <fputs@plt+0x547a8>
   59bcc:	mov	r0, r7
   59bd0:	add	r1, pc, r1
   59bd4:	bl	6ec88 <fputs@plt+0x69670>
   59bd8:	cmp	r0, #0
   59bdc:	bne	59a5c <fputs@plt+0x54444>
   59be0:	mov	r6, r0
   59be4:	mov	r4, r0
   59be8:	b	59b4c <fputs@plt+0x54534>
   59bec:	ldr	r2, [pc, #464]	; 59dc4 <fputs@plt+0x547ac>
   59bf0:	mov	r1, r7
   59bf4:	ldr	ip, [pc, #460]	; 59dc8 <fputs@plt+0x547b0>
   59bf8:	mov	r0, #7
   59bfc:	add	r2, pc, r2
   59c00:	str	r2, [sp, #4]
   59c04:	ldr	r2, [pc, #448]	; 59dcc <fputs@plt+0x547b4>
   59c08:	add	ip, pc, ip
   59c0c:	str	r6, [sp, #8]
   59c10:	movw	r3, #1493	; 0x5d5
   59c14:	str	ip, [sp]
   59c18:	add	r2, pc, r2
   59c1c:	bl	76de4 <fputs@plt+0x717cc>
   59c20:	mov	r7, r0
   59c24:	b	59b30 <fputs@plt+0x54518>
   59c28:	mov	r0, #1
   59c2c:	mov	r1, #16
   59c30:	bl	4d18 <calloc@plt>
   59c34:	subs	r5, r0, #0
   59c38:	beq	59c80 <fputs@plt+0x54668>
   59c3c:	str	r6, [r5]
   59c40:	mov	r3, #0
   59c44:	mov	r1, r6
   59c48:	strb	r3, [r5, #8]
   59c4c:	mov	r2, r5
   59c50:	ldr	r0, [r4, #180]	; 0xb4
   59c54:	bl	7296c <fputs@plt+0x6d354>
   59c58:	cmp	r0, #0
   59c5c:	blt	59cc4 <fputs@plt+0x546ac>
   59c60:	ldr	r3, [r4, #124]	; 0x7c
   59c64:	add	r3, r3, #1
   59c68:	str	r3, [r4, #124]	; 0x7c
   59c6c:	bl	77b7c <fputs@plt+0x72564>
   59c70:	cmp	r0, #6
   59c74:	bgt	59c88 <fputs@plt+0x54670>
   59c78:	mov	r6, #0
   59c7c:	b	59ab4 <fputs@plt+0x5449c>
   59c80:	mvn	r7, #11
   59c84:	b	59b30 <fputs@plt+0x54518>
   59c88:	ldr	lr, [pc, #320]	; 59dd0 <fputs@plt+0x547b8>
   59c8c:	mov	r0, #7
   59c90:	ldr	ip, [pc, #316]	; 59dd4 <fputs@plt+0x547bc>
   59c94:	mov	r1, #0
   59c98:	add	lr, pc, lr
   59c9c:	str	lr, [sp]
   59ca0:	add	ip, pc, ip
   59ca4:	str	ip, [sp, #4]
   59ca8:	ldr	ip, [r5]
   59cac:	movw	r3, #1517	; 0x5ed
   59cb0:	ldr	r2, [pc, #288]	; 59dd8 <fputs@plt+0x547c0>
   59cb4:	str	ip, [sp, #8]
   59cb8:	add	r2, pc, r2
   59cbc:	bl	76de4 <fputs@plt+0x717cc>
   59cc0:	b	59c78 <fputs@plt+0x54660>
   59cc4:	mov	r0, r5
   59cc8:	mvn	r7, #11
   59ccc:	bl	4e5c <free@plt>
   59cd0:	b	59b30 <fputs@plt+0x54518>
   59cd4:	bl	524c <__stack_chk_fail@plt>
   59cd8:	ldr	r0, [pc, #252]	; 59ddc <fputs@plt+0x547c4>
   59cdc:	movw	r2, #1477	; 0x5c5
   59ce0:	ldr	r1, [pc, #248]	; 59de0 <fputs@plt+0x547c8>
   59ce4:	ldr	r3, [pc, #248]	; 59de4 <fputs@plt+0x547cc>
   59ce8:	add	r0, pc, r0
   59cec:	add	r1, pc, r1
   59cf0:	add	r3, pc, r3
   59cf4:	bl	76bb0 <fputs@plt+0x71598>
   59cf8:	mov	r8, r0
   59cfc:	mov	r6, r5
   59d00:	ldr	r0, [sp, #20]
   59d04:	cmp	r0, #0
   59d08:	beq	59d10 <fputs@plt+0x546f8>
   59d0c:	bl	51d4 <closedir@plt>
   59d10:	mov	r0, r6
   59d14:	bl	4e5c <free@plt>
   59d18:	mov	r0, r8
   59d1c:	bl	54f8 <_Unwind_Resume@plt>
   59d20:	ldr	r0, [pc, #192]	; 59de8 <fputs@plt+0x547d0>
   59d24:	movw	r2, #1476	; 0x5c4
   59d28:	ldr	r1, [pc, #188]	; 59dec <fputs@plt+0x547d4>
   59d2c:	ldr	r3, [pc, #188]	; 59df0 <fputs@plt+0x547d8>
   59d30:	add	r0, pc, r0
   59d34:	add	r1, pc, r1
   59d38:	add	r3, pc, r3
   59d3c:	bl	76bb0 <fputs@plt+0x71598>
   59d40:	mov	r8, r0
   59d44:	mov	r6, #0
   59d48:	b	59d00 <fputs@plt+0x546e8>
   59d4c:	ldr	r0, [pc, #160]	; 59df4 <fputs@plt+0x547dc>
   59d50:	movw	r2, #1475	; 0x5c3
   59d54:	ldr	r1, [pc, #156]	; 59df8 <fputs@plt+0x547e0>
   59d58:	ldr	r3, [pc, #156]	; 59dfc <fputs@plt+0x547e4>
   59d5c:	add	r0, pc, r0
   59d60:	add	r1, pc, r1
   59d64:	add	r3, pc, r3
   59d68:	bl	76bb0 <fputs@plt+0x71598>
   59d6c:	b	59d40 <fputs@plt+0x54728>
   59d70:	b	59d40 <fputs@plt+0x54728>
   59d74:	b	59d40 <fputs@plt+0x54728>
   59d78:	b	59d40 <fputs@plt+0x54728>
   59d7c:	mov	r8, r0
   59d80:	b	59d00 <fputs@plt+0x546e8>
   59d84:	b	59d40 <fputs@plt+0x54728>
   59d88:	mov	r8, r0
   59d8c:	mov	r6, #0
   59d90:	b	59d10 <fputs@plt+0x546f8>
   59d94:	mov	r8, r0
   59d98:	b	59d10 <fputs@plt+0x546f8>
   59d9c:	b	59d40 <fputs@plt+0x54728>
   59da0:	b	59d40 <fputs@plt+0x54728>
   59da4:	b	59d40 <fputs@plt+0x54728>
   59da8:	andeq	r7, r5, r8, asr #3
   59dac:	andeq	r0, r0, r0, asr #8
   59db0:	andeq	r9, r3, ip, ror r0
   59db4:	andeq	r7, r3, r4, asr #1
   59db8:	andeq	r7, r3, r0, lsr r7
   59dbc:	andeq	r6, r3, r8, lsr sp
   59dc0:	andeq	sp, r2, ip, lsl #10
   59dc4:	andeq	r7, r3, ip, ror r0
   59dc8:	ldrdeq	r7, [r3], -r0
   59dcc:	ldrdeq	r6, [r3], -r8
   59dd0:	andeq	r7, r3, r0, asr #12
   59dd4:	strdeq	r6, [r3], -ip
   59dd8:	andeq	r6, r3, r8, lsr ip
   59ddc:	andeq	r6, r3, r0, ror pc
   59de0:	andeq	r6, r3, r4, lsl #24
   59de4:	strdeq	r7, [r3], -r0
   59de8:	muleq	r2, r0, r3
   59dec:			; <UNDEFINED> instruction: 0x00036bbc
   59df0:	andeq	r7, r3, r8, lsr #15
   59df4:	andeq	r6, r3, r8, asr #4
   59df8:	muleq	r3, r0, fp
   59dfc:	andeq	r7, r3, ip, ror r7
   59e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59e04:	sub	sp, sp, #84	; 0x54
   59e08:	ldr	r3, [pc, #628]	; 5a084 <fputs@plt+0x54a6c>
   59e0c:	cmp	r0, #0
   59e10:	str	r0, [sp, #32]
   59e14:	mov	r8, r2
   59e18:	ldr	r0, [pc, #616]	; 5a088 <fputs@plt+0x54a70>
   59e1c:	add	r3, pc, r3
   59e20:	str	r1, [sp, #28]
   59e24:	ldr	r0, [r3, r0]
   59e28:	ldr	r3, [r0]
   59e2c:	str	r0, [sp, #36]	; 0x24
   59e30:	str	r3, [sp, #76]	; 0x4c
   59e34:	beq	5a064 <fputs@plt+0x54a4c>
   59e38:	ldr	r3, [sp, #28]
   59e3c:	cmp	r3, #0
   59e40:	beq	5a044 <fputs@plt+0x54a2c>
   59e44:	cmp	r2, #0
   59e48:	beq	5a020 <fputs@plt+0x54a08>
   59e4c:	bl	55b8 <__errno_location@plt>
   59e50:	mov	r9, #0
   59e54:	mov	r7, r0
   59e58:	mov	r0, r8
   59e5c:	str	r9, [r7]
   59e60:	bl	5414 <readdir64@plt>
   59e64:	subs	fp, r0, #0
   59e68:	beq	59f28 <fputs@plt+0x54910>
   59e6c:	ldr	r3, [pc, #536]	; 5a08c <fputs@plt+0x54a74>
   59e70:	add	sl, sp, #48	; 0x30
   59e74:	ldr	r5, [pc, #532]	; 5a090 <fputs@plt+0x54a78>
   59e78:	add	r6, sp, #60	; 0x3c
   59e7c:	add	r3, pc, r3
   59e80:	str	r3, [sp, #40]	; 0x28
   59e84:	ldr	r3, [pc, #520]	; 5a094 <fputs@plt+0x54a7c>
   59e88:	add	r5, pc, r5
   59e8c:	add	r4, sp, #52	; 0x34
   59e90:	add	r3, pc, r3
   59e94:	str	r3, [sp, #44]	; 0x2c
   59e98:	ldr	r3, [pc, #504]	; 5a098 <fputs@plt+0x54a80>
   59e9c:	add	r3, pc, r3
   59ea0:	str	r3, [sp, #20]
   59ea4:	add	r3, sp, #72	; 0x48
   59ea8:	str	r3, [sp, #24]
   59eac:	ldrb	ip, [fp, #18]
   59eb0:	mov	r3, sl
   59eb4:	ldm	r5, {r0, r1, r2}
   59eb8:	stm	r4, {r0, r1, r2}
   59ebc:	ldr	r2, [r3, #4]!
   59ec0:	cmp	ip, r2
   59ec4:	beq	59ed4 <fputs@plt+0x548bc>
   59ec8:	cmp	r3, r6
   59ecc:	bne	59eb4 <fputs@plt+0x5489c>
   59ed0:	b	59f04 <fputs@plt+0x548ec>
   59ed4:	add	r2, fp, #19
   59ed8:	ldr	r1, [sp, #40]	; 0x28
   59edc:	str	r2, [sp, #16]
   59ee0:	mov	r0, r2
   59ee4:	bl	65bb8 <fputs@plt+0x605a0>
   59ee8:	ldr	r2, [sp, #16]
   59eec:	cmp	r0, #0
   59ef0:	beq	59f94 <fputs@plt+0x5497c>
   59ef4:	ldr	r3, [sp, #28]
   59ef8:	ldr	r0, [sp, #32]
   59efc:	ldr	r1, [r3]
   59f00:	bl	596c8 <fputs@plt+0x540b0>
   59f04:	ldr	r1, [sp, #28]
   59f08:	ldrb	r3, [r1, #8]
   59f0c:	cmp	r3, #0
   59f10:	bne	59f5c <fputs@plt+0x54944>
   59f14:	str	r9, [r7]
   59f18:	mov	r0, r8
   59f1c:	bl	5414 <readdir64@plt>
   59f20:	subs	fp, r0, #0
   59f24:	bne	59eac <fputs@plt+0x54894>
   59f28:	ldr	r4, [r7]
   59f2c:	cmp	r4, #0
   59f30:	ble	59f40 <fputs@plt+0x54928>
   59f34:	bl	77b7c <fputs@plt+0x72564>
   59f38:	cmp	r0, #6
   59f3c:	bgt	59fb4 <fputs@plt+0x5499c>
   59f40:	ldr	r1, [sp, #36]	; 0x24
   59f44:	ldr	r2, [sp, #76]	; 0x4c
   59f48:	ldr	r3, [r1]
   59f4c:	cmp	r2, r3
   59f50:	bne	5a040 <fputs@plt+0x54a28>
   59f54:	add	sp, sp, #84	; 0x54
   59f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59f5c:	ldrb	lr, [fp, #18]
   59f60:	add	r3, sp, #64	; 0x40
   59f64:	mov	ip, r6
   59f68:	ldr	r1, [sp, #20]
   59f6c:	add	r2, r1, #12
   59f70:	ldm	r2, {r0, r1, r2}
   59f74:	stm	r3, {r0, r1, r2}
   59f78:	ldr	r2, [ip, #4]!
   59f7c:	cmp	lr, r2
   59f80:	beq	59ff4 <fputs@plt+0x549dc>
   59f84:	ldr	r2, [sp, #24]
   59f88:	cmp	ip, r2
   59f8c:	bne	59f68 <fputs@plt+0x54950>
   59f90:	b	59f14 <fputs@plt+0x548fc>
   59f94:	mov	r0, r2
   59f98:	ldr	r1, [sp, #44]	; 0x2c
   59f9c:	str	r2, [sp, #16]
   59fa0:	bl	65bb8 <fputs@plt+0x605a0>
   59fa4:	ldr	r2, [sp, #16]
   59fa8:	cmp	r0, #0
   59fac:	bne	59ef4 <fputs@plt+0x548dc>
   59fb0:	b	59f04 <fputs@plt+0x548ec>
   59fb4:	ldr	r3, [sp, #28]
   59fb8:	mov	r1, r4
   59fbc:	ldr	r2, [pc, #216]	; 5a09c <fputs@plt+0x54a84>
   59fc0:	mov	r0, #7
   59fc4:	ldr	ip, [pc, #212]	; 5a0a0 <fputs@plt+0x54a88>
   59fc8:	ldr	lr, [r3]
   59fcc:	add	r2, pc, r2
   59fd0:	str	r2, [sp, #4]
   59fd4:	add	ip, pc, ip
   59fd8:	ldr	r2, [pc, #196]	; 5a0a4 <fputs@plt+0x54a8c>
   59fdc:	movw	r3, #1436	; 0x59c
   59fe0:	str	lr, [sp, #8]
   59fe4:	str	ip, [sp]
   59fe8:	add	r2, pc, r2
   59fec:	bl	76de4 <fputs@plt+0x717cc>
   59ff0:	b	59f40 <fputs@plt+0x54928>
   59ff4:	add	fp, fp, #19
   59ff8:	mov	r0, fp
   59ffc:	bl	6c6f8 <fputs@plt+0x670e0>
   5a000:	cmp	r0, #0
   5a004:	beq	59f14 <fputs@plt+0x548fc>
   5a008:	ldr	r3, [sp, #28]
   5a00c:	mov	r2, fp
   5a010:	ldr	r0, [sp, #32]
   5a014:	ldr	r1, [r3]
   5a018:	bl	599a0 <fputs@plt+0x54388>
   5a01c:	b	59f14 <fputs@plt+0x548fc>
   5a020:	ldr	r0, [pc, #128]	; 5a0a8 <fputs@plt+0x54a90>
   5a024:	movw	r2, #1423	; 0x58f
   5a028:	ldr	r1, [pc, #124]	; 5a0ac <fputs@plt+0x54a94>
   5a02c:	ldr	r3, [pc, #124]	; 5a0b0 <fputs@plt+0x54a98>
   5a030:	add	r0, pc, r0
   5a034:	add	r1, pc, r1
   5a038:	add	r3, pc, r3
   5a03c:	bl	76bb0 <fputs@plt+0x71598>
   5a040:	bl	524c <__stack_chk_fail@plt>
   5a044:	ldr	r0, [pc, #104]	; 5a0b4 <fputs@plt+0x54a9c>
   5a048:	movw	r2, #1422	; 0x58e
   5a04c:	ldr	r1, [pc, #100]	; 5a0b8 <fputs@plt+0x54aa0>
   5a050:	ldr	r3, [pc, #100]	; 5a0bc <fputs@plt+0x54aa4>
   5a054:	add	r0, pc, r0
   5a058:	add	r1, pc, r1
   5a05c:	add	r3, pc, r3
   5a060:	bl	76bb0 <fputs@plt+0x71598>
   5a064:	ldr	r0, [pc, #84]	; 5a0c0 <fputs@plt+0x54aa8>
   5a068:	movw	r2, #1421	; 0x58d
   5a06c:	ldr	r1, [pc, #80]	; 5a0c4 <fputs@plt+0x54aac>
   5a070:	ldr	r3, [pc, #80]	; 5a0c8 <fputs@plt+0x54ab0>
   5a074:	add	r0, pc, r0
   5a078:	add	r1, pc, r1
   5a07c:	add	r3, pc, r3
   5a080:	bl	76bb0 <fputs@plt+0x71598>
   5a084:	andeq	r6, r5, ip, asr sp
   5a088:	andeq	r0, r0, r0, asr #8
   5a08c:	muleq	r3, ip, fp
   5a090:	andeq	r6, r3, r4, lsr #18
   5a094:	muleq	r3, r0, sp
   5a098:	andeq	r6, r3, r0, lsl r9
   5a09c:	andeq	r6, r3, r4, ror #25
   5a0a0:	andeq	r7, r3, r0, lsl #5
   5a0a4:	andeq	r6, r3, r8, lsl #18
   5a0a8:	andeq	r7, r3, ip, asr r1
   5a0ac:			; <UNDEFINED> instruction: 0x000368bc
   5a0b0:	andeq	r6, r3, r0, lsl #16
   5a0b4:			; <UNDEFINED> instruction: 0x00027dbc
   5a0b8:	muleq	r3, r8, r8
   5a0bc:	ldrdeq	r6, [r3], -ip
   5a0c0:	andeq	r5, r3, r0, lsr pc
   5a0c4:	andeq	r6, r3, r8, ror r8
   5a0c8:			; <UNDEFINED> instruction: 0x000367bc
   5a0cc:	ldr	r3, [pc, #976]	; 5a4a4 <fputs@plt+0x54e8c>
   5a0d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5a0d4:	subs	r5, r0, #0
   5a0d8:	add	fp, sp, #28
   5a0dc:	ldr	r0, [pc, #964]	; 5a4a8 <fputs@plt+0x54e90>
   5a0e0:	sub	sp, sp, #32
   5a0e4:	add	r3, pc, r3
   5a0e8:	mov	r6, #0
   5a0ec:	mov	r4, r1
   5a0f0:	mov	r8, r2
   5a0f4:	ldr	r7, [r3, r0]
   5a0f8:	str	r6, [fp, #-44]	; 0xffffffd4
   5a0fc:	ldr	r3, [r7]
   5a100:	str	r3, [fp, #-32]	; 0xffffffe0
   5a104:	beq	5a444 <fputs@plt+0x54e2c>
   5a108:	cmp	r1, #0
   5a10c:	beq	5a484 <fputs@plt+0x54e6c>
   5a110:	bl	77b7c <fputs@plt+0x72564>
   5a114:	cmp	r0, #6
   5a118:	bgt	5a28c <fputs@plt+0x54c74>
   5a11c:	ldr	r3, [r5, #168]	; 0xa8
   5a120:	tst	r3, #2
   5a124:	bne	5a1e4 <fputs@plt+0x54bcc>
   5a128:	ldr	r6, [r5, #4]
   5a12c:	cmp	r6, #0
   5a130:	beq	5a18c <fputs@plt+0x54b74>
   5a134:	mov	r0, r6
   5a138:	str	r4, [fp, #-36]	; 0xffffffdc
   5a13c:	bl	4fc4 <strlen@plt>
   5a140:	mov	r9, r0
   5a144:	mov	r0, r4
   5a148:	bl	4fc4 <strlen@plt>
   5a14c:	mov	r1, r6
   5a150:	add	r0, r0, r9
   5a154:	add	r9, r0, #15
   5a158:	bic	r9, r9, #7
   5a15c:	sub	sp, sp, r9
   5a160:	add	r4, sp, #16
   5a164:	mov	r0, r4
   5a168:	bl	4d3c <stpcpy@plt>
   5a16c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5a170:	cmp	r1, #0
   5a174:	mov	r3, r0
   5a178:	beq	5a184 <fputs@plt+0x54b6c>
   5a17c:	bl	4d3c <stpcpy@plt>
   5a180:	mov	r3, r0
   5a184:	mov	r2, #0
   5a188:	strb	r2, [r3]
   5a18c:	mov	r0, r5
   5a190:	mov	r1, r4
   5a194:	sub	r2, fp, #44	; 0x2c
   5a198:	bl	58e34 <fputs@plt+0x5381c>
   5a19c:	cmn	r0, #2
   5a1a0:	mov	r6, r0
   5a1a4:	movne	r3, #0
   5a1a8:	moveq	r3, #1
   5a1ac:	tst	r8, r3
   5a1b0:	beq	5a204 <fputs@plt+0x54bec>
   5a1b4:	mov	r6, #0
   5a1b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5a1bc:	cmp	r0, #0
   5a1c0:	beq	5a1c8 <fputs@plt+0x54bb0>
   5a1c4:	bl	51d4 <closedir@plt>
   5a1c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   5a1cc:	mov	r0, r6
   5a1d0:	ldr	r3, [r7]
   5a1d4:	cmp	r2, r3
   5a1d8:	bne	5a440 <fputs@plt+0x54e28>
   5a1dc:	sub	sp, fp, #28
   5a1e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5a1e4:	ldr	r1, [pc, #704]	; 5a4ac <fputs@plt+0x54e94>
   5a1e8:	mov	r0, r4
   5a1ec:	add	r1, pc, r1
   5a1f0:	bl	6ec88 <fputs@plt+0x69670>
   5a1f4:	cmp	r0, #0
   5a1f8:	bne	5a128 <fputs@plt+0x54b10>
   5a1fc:	mvn	r6, #21
   5a200:	b	5a1b8 <fputs@plt+0x54ba0>
   5a204:	cmp	r0, #0
   5a208:	blt	5a2c4 <fputs@plt+0x54cac>
   5a20c:	ldr	r0, [r5, #180]	; 0xb4
   5a210:	mov	r1, r4
   5a214:	bl	72bc0 <fputs@plt+0x6d5a8>
   5a218:	subs	r8, r0, #0
   5a21c:	beq	5a374 <fputs@plt+0x54d5c>
   5a220:	ldrb	r3, [r8, #8]
   5a224:	cmp	r3, #0
   5a228:	beq	5a1b4 <fputs@plt+0x54b9c>
   5a22c:	ldr	r3, [r8, #4]
   5a230:	cmp	r3, #0
   5a234:	ble	5a324 <fputs@plt+0x54d0c>
   5a238:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5a23c:	bl	5174 <dirfd@plt>
   5a240:	movw	r3, #902	; 0x386
   5a244:	mov	r1, r8
   5a248:	movt	r3, #256	; 0x100
   5a24c:	mov	r2, r0
   5a250:	mov	r0, r5
   5a254:	bl	58f04 <fputs@plt+0x538ec>
   5a258:	ldrb	r3, [r5, #173]	; 0xad
   5a25c:	cmp	r3, #0
   5a260:	bne	5a274 <fputs@plt+0x54c5c>
   5a264:	mov	r1, r8
   5a268:	mov	r0, r5
   5a26c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   5a270:	bl	59e00 <fputs@plt+0x547e8>
   5a274:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5a278:	bl	5174 <dirfd@plt>
   5a27c:	mov	r1, r0
   5a280:	mov	r0, r5
   5a284:	bl	59124 <fputs@plt+0x53b0c>
   5a288:	b	5a1b4 <fputs@plt+0x54b9c>
   5a28c:	ldr	r2, [pc, #540]	; 5a4b0 <fputs@plt+0x54e98>
   5a290:	mov	r1, r6
   5a294:	ldr	ip, [pc, #536]	; 5a4b4 <fputs@plt+0x54e9c>
   5a298:	mov	r0, #7
   5a29c:	add	r2, pc, r2
   5a2a0:	str	r2, [sp, #4]
   5a2a4:	ldr	r2, [pc, #524]	; 5a4b8 <fputs@plt+0x54ea0>
   5a2a8:	add	ip, pc, ip
   5a2ac:	str	r4, [sp, #8]
   5a2b0:	mov	r3, #1552	; 0x610
   5a2b4:	str	ip, [sp]
   5a2b8:	add	r2, pc, r2
   5a2bc:	bl	76de4 <fputs@plt+0x717cc>
   5a2c0:	b	5a11c <fputs@plt+0x54b04>
   5a2c4:	bl	77b7c <fputs@plt+0x72564>
   5a2c8:	cmp	r0, #6
   5a2cc:	bgt	5a2ec <fputs@plt+0x54cd4>
   5a2d0:	mov	r0, r5
   5a2d4:	mov	r2, r4
   5a2d8:	mov	r1, r6
   5a2dc:	bl	5921c <fputs@plt+0x53c04>
   5a2e0:	cmp	r0, #0
   5a2e4:	movlt	r6, r0
   5a2e8:	b	5a1b8 <fputs@plt+0x54ba0>
   5a2ec:	ldr	r2, [pc, #456]	; 5a4bc <fputs@plt+0x54ea4>
   5a2f0:	mov	r0, #7
   5a2f4:	ldr	ip, [pc, #452]	; 5a4c0 <fputs@plt+0x54ea8>
   5a2f8:	mov	r1, r6
   5a2fc:	add	r2, pc, r2
   5a300:	str	r2, [sp, #4]
   5a304:	ldr	r2, [pc, #440]	; 5a4c4 <fputs@plt+0x54eac>
   5a308:	add	ip, pc, ip
   5a30c:	str	r4, [sp, #8]
   5a310:	movw	r3, #1565	; 0x61d
   5a314:	str	ip, [sp]
   5a318:	add	r2, pc, r2
   5a31c:	bl	76de4 <fputs@plt+0x717cc>
   5a320:	b	5a2d0 <fputs@plt+0x54cb8>
   5a324:	ldr	r0, [r5, #120]	; 0x78
   5a328:	cmp	r0, #0
   5a32c:	blt	5a238 <fputs@plt+0x54c20>
   5a330:	movw	r2, #902	; 0x386
   5a334:	ldr	r1, [r8]
   5a338:	movt	r2, #256	; 0x100
   5a33c:	bl	53a8 <inotify_add_watch@plt>
   5a340:	cmp	r0, #0
   5a344:	str	r0, [r8, #4]
   5a348:	ble	5a238 <fputs@plt+0x54c20>
   5a34c:	mov	r1, r0
   5a350:	mov	r2, r8
   5a354:	ldr	r0, [r5, #184]	; 0xb8
   5a358:	bl	7296c <fputs@plt+0x6d354>
   5a35c:	cmp	r0, #0
   5a360:	bge	5a238 <fputs@plt+0x54c20>
   5a364:	ldr	r0, [r5, #120]	; 0x78
   5a368:	ldr	r1, [r8, #4]
   5a36c:	bl	52ac <inotify_rm_watch@plt>
   5a370:	b	5a238 <fputs@plt+0x54c20>
   5a374:	mov	r0, #1
   5a378:	mov	r1, #16
   5a37c:	bl	4d18 <calloc@plt>
   5a380:	subs	r8, r0, #0
   5a384:	beq	5a410 <fputs@plt+0x54df8>
   5a388:	mov	r3, #1
   5a38c:	mov	r0, r4
   5a390:	strb	r3, [r8, #8]
   5a394:	bl	54ec <__strdup@plt>
   5a398:	cmp	r0, #0
   5a39c:	str	r0, [r8]
   5a3a0:	beq	5a418 <fputs@plt+0x54e00>
   5a3a4:	mov	r1, r0
   5a3a8:	mov	r2, r8
   5a3ac:	ldr	r0, [r5, #180]	; 0xb4
   5a3b0:	bl	7296c <fputs@plt+0x6d354>
   5a3b4:	cmp	r0, #0
   5a3b8:	blt	5a428 <fputs@plt+0x54e10>
   5a3bc:	ldr	r3, [r5, #124]	; 0x7c
   5a3c0:	add	r3, r3, #1
   5a3c4:	str	r3, [r5, #124]	; 0x7c
   5a3c8:	bl	77b7c <fputs@plt+0x72564>
   5a3cc:	cmp	r0, #6
   5a3d0:	ble	5a22c <fputs@plt+0x54c14>
   5a3d4:	ldr	lr, [pc, #236]	; 5a4c8 <fputs@plt+0x54eb0>
   5a3d8:	mov	r0, #7
   5a3dc:	ldr	ip, [pc, #232]	; 5a4cc <fputs@plt+0x54eb4>
   5a3e0:	mov	r1, #0
   5a3e4:	add	lr, pc, lr
   5a3e8:	str	lr, [sp]
   5a3ec:	add	ip, pc, ip
   5a3f0:	str	ip, [sp, #4]
   5a3f4:	ldr	ip, [r8]
   5a3f8:	movw	r3, #1594	; 0x63a
   5a3fc:	ldr	r2, [pc, #204]	; 5a4d0 <fputs@plt+0x54eb8>
   5a400:	str	ip, [sp, #8]
   5a404:	add	r2, pc, r2
   5a408:	bl	76de4 <fputs@plt+0x717cc>
   5a40c:	b	5a22c <fputs@plt+0x54c14>
   5a410:	mvn	r6, #11
   5a414:	b	5a2d0 <fputs@plt+0x54cb8>
   5a418:	mov	r0, r8
   5a41c:	mvn	r6, #11
   5a420:	bl	4e5c <free@plt>
   5a424:	b	5a2d0 <fputs@plt+0x54cb8>
   5a428:	ldr	r0, [r8]
   5a42c:	mvn	r6, #11
   5a430:	bl	4e5c <free@plt>
   5a434:	mov	r0, r8
   5a438:	bl	4e5c <free@plt>
   5a43c:	b	5a2d0 <fputs@plt+0x54cb8>
   5a440:	bl	524c <__stack_chk_fail@plt>
   5a444:	ldr	r0, [pc, #136]	; 5a4d4 <fputs@plt+0x54ebc>
   5a448:	movw	r2, #1549	; 0x60d
   5a44c:	ldr	r1, [pc, #132]	; 5a4d8 <fputs@plt+0x54ec0>
   5a450:	ldr	r3, [pc, #132]	; 5a4dc <fputs@plt+0x54ec4>
   5a454:	add	r0, pc, r0
   5a458:	add	r1, pc, r1
   5a45c:	add	r3, pc, r3
   5a460:	bl	76bb0 <fputs@plt+0x71598>
   5a464:	ldr	r3, [fp, #-44]	; 0xffffffd4
   5a468:	mov	r4, r0
   5a46c:	cmp	r3, #0
   5a470:	beq	5a47c <fputs@plt+0x54e64>
   5a474:	mov	r0, r3
   5a478:	bl	51d4 <closedir@plt>
   5a47c:	mov	r0, r4
   5a480:	bl	54f8 <_Unwind_Resume@plt>
   5a484:	ldr	r0, [pc, #84]	; 5a4e0 <fputs@plt+0x54ec8>
   5a488:	movw	r2, #1550	; 0x60e
   5a48c:	ldr	r1, [pc, #80]	; 5a4e4 <fputs@plt+0x54ecc>
   5a490:	ldr	r3, [pc, #80]	; 5a4e8 <fputs@plt+0x54ed0>
   5a494:	add	r0, pc, r0
   5a498:	add	r1, pc, r1
   5a49c:	add	r3, pc, r3
   5a4a0:	bl	76bb0 <fputs@plt+0x71598>
   5a4a4:	muleq	r5, r4, sl
   5a4a8:	andeq	r0, r0, r0, asr #8
   5a4ac:	strdeq	ip, [r2], -r0
   5a4b0:	andeq	r6, r3, r4, asr #20
   5a4b4:	andeq	r7, r3, ip, ror #1
   5a4b8:	andeq	r6, r3, r8, lsr r6
   5a4bc:	andeq	r6, r3, r8, lsl #20
   5a4c0:	andeq	r7, r3, ip, lsl #1
   5a4c4:	ldrdeq	r6, [r3], -r8
   5a4c8:			; <UNDEFINED> instruction: 0x00036fb0
   5a4cc:	andeq	r6, r3, r0, asr #18
   5a4d0:	andeq	r6, r3, ip, ror #9
   5a4d4:	andeq	r5, r3, r0, asr fp
   5a4d8:	muleq	r3, r8, r4
   5a4dc:	andeq	r7, r3, r4, lsr #1
   5a4e0:	ldrdeq	r8, [r3], -ip
   5a4e4:	andeq	r6, r3, r8, asr r4
   5a4e8:	andeq	r7, r3, r4, rrx
   5a4ec:	push	{r3, r4, r5, lr}
   5a4f0:	subs	r5, r0, #0
   5a4f4:	beq	5a538 <fputs@plt+0x54f20>
   5a4f8:	ldr	r4, [pc, #88]	; 5a558 <fputs@plt+0x54f40>
   5a4fc:	add	r4, pc, r4
   5a500:	ldrb	r3, [r4]
   5a504:	cmp	r3, #0
   5a508:	beq	5a530 <fputs@plt+0x54f18>
   5a50c:	mov	r1, r4
   5a510:	mov	r2, #1
   5a514:	mov	r0, r5
   5a518:	bl	5a0cc <fputs@plt+0x54ab4>
   5a51c:	mov	r0, r4
   5a520:	mov	r1, #0
   5a524:	bl	4c04 <__rawmemchr@plt>
   5a528:	adds	r4, r0, #1
   5a52c:	bne	5a500 <fputs@plt+0x54ee8>
   5a530:	mov	r0, #0
   5a534:	pop	{r3, r4, r5, pc}
   5a538:	ldr	r0, [pc, #28]	; 5a55c <fputs@plt+0x54f44>
   5a53c:	movw	r2, #1656	; 0x678
   5a540:	ldr	r1, [pc, #24]	; 5a560 <fputs@plt+0x54f48>
   5a544:	ldr	r3, [pc, #24]	; 5a564 <fputs@plt+0x54f4c>
   5a548:	add	r0, pc, r0
   5a54c:	add	r1, pc, r1
   5a550:	add	r3, pc, r3
   5a554:	bl	76bb0 <fputs@plt+0x71598>
   5a558:	andeq	r6, r3, ip, ror #27
   5a55c:	andeq	r5, r3, ip, asr sl
   5a560:	andeq	r6, r3, r4, lsr #7
   5a564:	andeq	r6, r3, r0, lsr lr
   5a568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a56c:	mov	r9, r3
   5a570:	ldr	r6, [pc, #212]	; 5a64c <fputs@plt+0x55034>
   5a574:	sub	sp, sp, #28
   5a578:	ldr	ip, [pc, #208]	; 5a650 <fputs@plt+0x55038>
   5a57c:	mov	r7, #0
   5a580:	add	r6, pc, r6
   5a584:	ldr	r4, [r2, #8]
   5a588:	ldr	r5, [r2, #12]
   5a58c:	mov	sl, r1
   5a590:	ldr	fp, [r6, ip]
   5a594:	subs	r4, r4, #64	; 0x40
   5a598:	mov	r3, r6
   5a59c:	sbc	r5, r5, #0
   5a5a0:	mov	r6, r4
   5a5a4:	cmp	r5, r7
   5a5a8:	cmpeq	r4, r6
   5a5ac:	ldr	r3, [fp]
   5a5b0:	ldr	r8, [sp, #64]	; 0x40
   5a5b4:	str	r3, [sp, #20]
   5a5b8:	bne	5a640 <fputs@plt+0x55028>
   5a5bc:	ldrb	r3, [r2, #1]
   5a5c0:	ands	r3, r3, #3
   5a5c4:	bne	5a5f0 <fputs@plt+0x54fd8>
   5a5c8:	mov	r0, r3
   5a5cc:	add	r2, r2, #64	; 0x40
   5a5d0:	str	r2, [r9]
   5a5d4:	str	r4, [r8]
   5a5d8:	ldr	r2, [sp, #20]
   5a5dc:	ldr	r3, [fp]
   5a5e0:	cmp	r2, r3
   5a5e4:	bne	5a648 <fputs@plt+0x55030>
   5a5e8:	add	sp, sp, #28
   5a5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a5f0:	ldr	lr, [r0]
   5a5f4:	add	r1, r2, #64	; 0x40
   5a5f8:	mov	r0, r3
   5a5fc:	mov	r2, r4
   5a600:	add	ip, sl, #284	; 0x11c
   5a604:	mov	r3, r5
   5a608:	add	r4, sl, #280	; 0x118
   5a60c:	str	lr, [sp, #12]
   5a610:	stm	sp, {r4, ip}
   5a614:	add	ip, sp, #16
   5a618:	str	ip, [sp, #8]
   5a61c:	bl	64104 <fputs@plt+0x5eaec>
   5a620:	cmp	r0, #0
   5a624:	blt	5a5d8 <fputs@plt+0x54fc0>
   5a628:	ldr	r2, [sl, #280]	; 0x118
   5a62c:	mov	r0, #0
   5a630:	ldr	r3, [sp, #16]
   5a634:	str	r2, [r9]
   5a638:	str	r3, [r8]
   5a63c:	b	5a5d8 <fputs@plt+0x54fc0>
   5a640:	mvn	r0, #6
   5a644:	b	5a5d8 <fputs@plt+0x54fc0>
   5a648:	bl	524c <__stack_chk_fail@plt>
   5a64c:	strdeq	r6, [r5], -r8
   5a650:	andeq	r0, r0, r0, asr #8
   5a654:	ldr	r3, [pc, #320]	; 5a79c <fputs@plt+0x55184>
   5a658:	ldr	r2, [pc, #320]	; 5a7a0 <fputs@plt+0x55188>
   5a65c:	add	r3, pc, r3
   5a660:	push	{r4, r5, r6, r7, lr}
   5a664:	subs	r5, r0, #0
   5a668:	ldr	r7, [r3, r2]
   5a66c:	sub	sp, sp, #20
   5a670:	ldr	r3, [r7]
   5a674:	str	r3, [sp, #12]
   5a678:	beq	5a764 <fputs@plt+0x5514c>
   5a67c:	ldrb	r3, [r5, #173]	; 0xad
   5a680:	cmp	r3, #0
   5a684:	bne	5a6bc <fputs@plt+0x550a4>
   5a688:	ldr	r1, [r5]
   5a68c:	cmp	r1, #0
   5a690:	beq	5a744 <fputs@plt+0x5512c>
   5a694:	mov	r2, #1
   5a698:	bl	5a0cc <fputs@plt+0x54ab4>
   5a69c:	mov	r5, r0
   5a6a0:	ldr	r2, [sp, #12]
   5a6a4:	mov	r0, r5
   5a6a8:	ldr	r3, [r7]
   5a6ac:	cmp	r2, r3
   5a6b0:	bne	5a760 <fputs@plt+0x55148>
   5a6b4:	add	sp, sp, #20
   5a6b8:	pop	{r4, r5, r6, r7, pc}
   5a6bc:	add	r6, sp, #4
   5a6c0:	mov	r3, #0
   5a6c4:	mov	r2, r3
   5a6c8:	ldr	r0, [r5, #8]
   5a6cc:	mov	r1, r6
   5a6d0:	str	r3, [sp, #8]
   5a6d4:	mvn	r3, #1
   5a6d8:	str	r3, [sp, #4]
   5a6dc:	bl	72778 <fputs@plt+0x6d160>
   5a6e0:	cmp	r0, #0
   5a6e4:	bne	5a724 <fputs@plt+0x5510c>
   5a6e8:	b	5a750 <fputs@plt+0x55138>
   5a6ec:	mov	r0, r5
   5a6f0:	mov	r1, r4
   5a6f4:	mov	r2, #1
   5a6f8:	bl	5a0cc <fputs@plt+0x54ab4>
   5a6fc:	cmp	r0, #0
   5a700:	blt	5a758 <fputs@plt+0x55140>
   5a704:	mov	r0, r4
   5a708:	bl	4e5c <free@plt>
   5a70c:	ldr	r0, [r5, #8]
   5a710:	mov	r1, r6
   5a714:	mov	r2, #0
   5a718:	bl	72778 <fputs@plt+0x6d160>
   5a71c:	cmp	r0, #0
   5a720:	beq	5a750 <fputs@plt+0x55138>
   5a724:	ldr	r0, [r0, #40]	; 0x28
   5a728:	bl	682c0 <fputs@plt+0x62ca8>
   5a72c:	subs	r4, r0, #0
   5a730:	bne	5a6ec <fputs@plt+0x550d4>
   5a734:	mvn	r5, #11
   5a738:	mov	r0, r4
   5a73c:	bl	4e5c <free@plt>
   5a740:	b	5a6a0 <fputs@plt+0x55088>
   5a744:	bl	5a4ec <fputs@plt+0x54ed4>
   5a748:	mov	r5, r0
   5a74c:	b	5a6a0 <fputs@plt+0x55088>
   5a750:	mov	r5, #0
   5a754:	b	5a6a0 <fputs@plt+0x55088>
   5a758:	mov	r5, r0
   5a75c:	b	5a738 <fputs@plt+0x55120>
   5a760:	bl	524c <__stack_chk_fail@plt>
   5a764:	ldr	r0, [pc, #56]	; 5a7a4 <fputs@plt+0x5518c>
   5a768:	mov	r2, #2176	; 0x880
   5a76c:	ldr	r1, [pc, #52]	; 5a7a8 <fputs@plt+0x55190>
   5a770:	ldr	r3, [pc, #52]	; 5a7ac <fputs@plt+0x55194>
   5a774:	add	r0, pc, r0
   5a778:	add	r1, pc, r1
   5a77c:	add	r3, pc, r3
   5a780:	bl	76bb0 <fputs@plt+0x71598>
   5a784:	mov	r5, r0
   5a788:	mov	r0, r4
   5a78c:	bl	4e5c <free@plt>
   5a790:	mov	r0, r5
   5a794:	bl	54f8 <_Unwind_Resume@plt>
   5a798:	b	5a784 <fputs@plt+0x5516c>
   5a79c:	andeq	r6, r5, ip, lsl r5
   5a7a0:	andeq	r0, r0, r0, asr #8
   5a7a4:	andeq	r5, r3, r0, lsr r8
   5a7a8:	andeq	r6, r3, r8, ror r1
   5a7ac:	andeq	r6, r3, ip, ror #27
   5a7b0:	ldr	r3, [pc, #1964]	; 5af64 <fputs@plt+0x5594c>
   5a7b4:	ldr	r2, [pc, #1964]	; 5af68 <fputs@plt+0x55950>
   5a7b8:	add	r3, pc, r3
   5a7bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a7c0:	subs	r9, r0, #0
   5a7c4:	ldr	r2, [r3, r2]
   5a7c8:	sub	sp, sp, #220	; 0xdc
   5a7cc:	mov	fp, r1
   5a7d0:	ldr	r3, [r2]
   5a7d4:	str	r2, [sp, #40]	; 0x28
   5a7d8:	str	r3, [sp, #212]	; 0xd4
   5a7dc:	beq	5aed8 <fputs@plt+0x558c0>
   5a7e0:	bl	58c78 <fputs@plt+0x53660>
   5a7e4:	subs	r4, r0, #0
   5a7e8:	bne	5aeb0 <fputs@plt+0x55898>
   5a7ec:	add	r1, sp, #72	; 0x48
   5a7f0:	ldr	r0, [r9, #8]
   5a7f4:	mov	r2, r4
   5a7f8:	mvn	r3, #1
   5a7fc:	str	r1, [sp, #36]	; 0x24
   5a800:	str	r4, [sp, #76]	; 0x4c
   5a804:	str	r3, [sp, #72]	; 0x48
   5a808:	bl	72778 <fputs@plt+0x6d160>
   5a80c:	subs	sl, r0, #0
   5a810:	beq	5ae60 <fputs@plt+0x55848>
   5a814:	ldr	r2, [pc, #1872]	; 5af6c <fputs@plt+0x55954>
   5a818:	ldr	r3, [pc, #1872]	; 5af70 <fputs@plt+0x55958>
   5a81c:	ldr	r1, [pc, #1872]	; 5af74 <fputs@plt+0x5595c>
   5a820:	add	r2, pc, r2
   5a824:	add	r3, pc, r3
   5a828:	str	r2, [sp, #44]	; 0x2c
   5a82c:	add	r1, pc, r1
   5a830:	str	r4, [sp, #32]
   5a834:	str	r3, [sp, #48]	; 0x30
   5a838:	str	r1, [sp, #52]	; 0x34
   5a83c:	ldr	ip, [sl, #160]	; 0xa0
   5a840:	ldr	r3, [sl, #20]
   5a844:	ldr	r0, [ip, #152]	; 0x98
   5a848:	cmp	fp, r3
   5a84c:	ldr	r1, [ip, #156]	; 0x9c
   5a850:	strdne	r0, [sl, #32]
   5a854:	beq	5ac1c <fputs@plt+0x55604>
   5a858:	str	fp, [sl, #20]
   5a85c:	ldr	r1, [r9, #104]	; 0x68
   5a860:	cmp	r1, #0
   5a864:	beq	5acc4 <fputs@plt+0x556ac>
   5a868:	add	r4, sp, #64	; 0x40
   5a86c:	add	r5, sp, #60	; 0x3c
   5a870:	str	r4, [sp, #4]
   5a874:	mov	r0, r9
   5a878:	str	r5, [sp]
   5a87c:	mov	r2, sl
   5a880:	mov	r3, fp
   5a884:	bl	58054 <fputs@plt+0x52a3c>
   5a888:	mov	r4, r0
   5a88c:	cmp	r4, #0
   5a890:	ble	5ac68 <fputs@plt+0x55650>
   5a894:	mov	r0, sl
   5a898:	ldr	r1, [sp, #60]	; 0x3c
   5a89c:	ldrd	r2, [sp, #64]	; 0x40
   5a8a0:	bl	5fd34 <fputs@plt+0x5a71c>
   5a8a4:	ldr	r3, [r9, #16]
   5a8a8:	cmp	r3, #2
   5a8ac:	bne	5aaa8 <fputs@plt+0x55490>
   5a8b0:	ldr	r3, [sl, #24]
   5a8b4:	cmp	r3, #3
   5a8b8:	bne	5ae90 <fputs@plt+0x55878>
   5a8bc:	add	r7, sp, #192	; 0xc0
   5a8c0:	add	r8, sp, #176	; 0xb0
   5a8c4:	b	5a91c <fputs@plt+0x55304>
   5a8c8:	cmp	r0, #0
   5a8cc:	bne	5aaa8 <fputs@plt+0x55490>
   5a8d0:	add	r3, sp, #64	; 0x40
   5a8d4:	mov	r0, r9
   5a8d8:	str	r3, [sp]
   5a8dc:	mov	r1, sl
   5a8e0:	mov	r2, fp
   5a8e4:	add	r3, sp, #60	; 0x3c
   5a8e8:	bl	58548 <fputs@plt+0x52f30>
   5a8ec:	cmp	r0, #0
   5a8f0:	ble	5ac64 <fputs@plt+0x5564c>
   5a8f4:	ldrd	r2, [sp, #64]	; 0x40
   5a8f8:	mov	r0, sl
   5a8fc:	ldr	r1, [sp, #60]	; 0x3c
   5a900:	bl	5fd34 <fputs@plt+0x5a71c>
   5a904:	ldr	r3, [r9, #16]
   5a908:	cmp	r3, #2
   5a90c:	bne	5aaa8 <fputs@plt+0x55490>
   5a910:	ldr	r3, [sl, #24]
   5a914:	cmp	r3, #3
   5a918:	bne	5ae90 <fputs@plt+0x55878>
   5a91c:	ldrb	r6, [r9, #22]
   5a920:	cmp	r6, #0
   5a924:	beq	5a978 <fputs@plt+0x55360>
   5a928:	add	r2, sl, #208	; 0xd0
   5a92c:	add	ip, r9, #64	; 0x40
   5a930:	ldm	r2, {r0, r1, r2, r3}
   5a934:	stm	r7, {r0, r1, r2, r3}
   5a938:	ldm	ip, {r0, r1, r2, r3}
   5a93c:	stm	r8, {r0, r1, r2, r3}
   5a940:	mov	r0, r7
   5a944:	mov	r1, r8
   5a948:	mov	r2, #16
   5a94c:	bl	4b80 <memcmp@plt>
   5a950:	cmp	r0, #0
   5a954:	bne	5a978 <fputs@plt+0x55360>
   5a958:	ldrb	r3, [r9, #21]
   5a95c:	cmp	r3, #0
   5a960:	beq	5a978 <fputs@plt+0x55360>
   5a964:	ldrd	r4, [sl, #192]	; 0xc0
   5a968:	ldrd	r2, [r9, #48]	; 0x30
   5a96c:	cmp	r5, r3
   5a970:	cmpeq	r4, r2
   5a974:	beq	5aca0 <fputs@plt+0x55688>
   5a978:	ldrb	r3, [r9, #20]
   5a97c:	cmp	r3, #0
   5a980:	beq	5a9e0 <fputs@plt+0x553c8>
   5a984:	ldr	r3, [sl, #160]	; 0xa0
   5a988:	add	lr, r9, #32
   5a98c:	add	ip, sp, #160	; 0xa0
   5a990:	ldr	r0, [r3, #72]!	; 0x48
   5a994:	ldr	r1, [r3, #4]
   5a998:	ldr	r2, [r3, #8]
   5a99c:	ldr	r3, [r3, #12]
   5a9a0:	stmia	ip!, {r0, r1, r2, r3}
   5a9a4:	add	ip, sp, #144	; 0x90
   5a9a8:	ldm	lr, {r0, r1, r2, r3}
   5a9ac:	stm	ip, {r0, r1, r2, r3}
   5a9b0:	mov	r1, ip
   5a9b4:	add	r0, sp, #160	; 0xa0
   5a9b8:	mov	r2, #16
   5a9bc:	bl	4b80 <memcmp@plt>
   5a9c0:	cmp	r0, #0
   5a9c4:	bne	5a9e0 <fputs@plt+0x553c8>
   5a9c8:	ldrd	r0, [sl, #184]	; 0xb8
   5a9cc:	ldrd	r2, [r9, #24]
   5a9d0:	cmp	r1, r3
   5a9d4:	cmpeq	r0, r2
   5a9d8:	bcc	5ac98 <fputs@plt+0x55680>
   5a9dc:	bhi	5aaa0 <fputs@plt+0x55488>
   5a9e0:	cmp	r6, #0
   5a9e4:	beq	5aa38 <fputs@plt+0x55420>
   5a9e8:	add	r2, sl, #208	; 0xd0
   5a9ec:	add	lr, sp, #128	; 0x80
   5a9f0:	add	ip, r9, #64	; 0x40
   5a9f4:	ldm	r2, {r0, r1, r2, r3}
   5a9f8:	stm	lr, {r0, r1, r2, r3}
   5a9fc:	ldm	ip, {r0, r1, r2, r3}
   5aa00:	add	ip, sp, #112	; 0x70
   5aa04:	stm	ip, {r0, r1, r2, r3}
   5aa08:	mov	r0, lr
   5aa0c:	mov	r1, ip
   5aa10:	mov	r2, #16
   5aa14:	bl	4b80 <memcmp@plt>
   5aa18:	cmp	r0, #0
   5aa1c:	bne	5aa38 <fputs@plt+0x55420>
   5aa20:	ldrd	r0, [sl, #200]	; 0xc8
   5aa24:	ldrd	r2, [r9, #56]	; 0x38
   5aa28:	cmp	r1, r3
   5aa2c:	cmpeq	r0, r2
   5aa30:	bcc	5ac98 <fputs@plt+0x55680>
   5aa34:	bhi	5aaa0 <fputs@plt+0x55488>
   5aa38:	ldrb	r3, [r9, #21]
   5aa3c:	cmp	r3, #0
   5aa40:	beq	5aa5c <fputs@plt+0x55444>
   5aa44:	ldrd	r4, [sl, #192]	; 0xc0
   5aa48:	ldrd	r2, [r9, #48]	; 0x30
   5aa4c:	cmp	r5, r3
   5aa50:	cmpeq	r4, r2
   5aa54:	bcc	5ac98 <fputs@plt+0x55680>
   5aa58:	bhi	5aaa0 <fputs@plt+0x55488>
   5aa5c:	ldrb	r0, [r9, #23]
   5aa60:	cmp	r0, #0
   5aa64:	beq	5aa84 <fputs@plt+0x5546c>
   5aa68:	ldrd	r4, [sl, #224]	; 0xe0
   5aa6c:	ldrd	r2, [r9, #80]	; 0x50
   5aa70:	cmp	r5, r3
   5aa74:	cmpeq	r4, r2
   5aa78:	bcc	5ac98 <fputs@plt+0x55680>
   5aa7c:	bhi	5aaa0 <fputs@plt+0x55488>
   5aa80:	mov	r0, #0
   5aa84:	cmp	fp, #1
   5aa88:	lsrne	r0, r0, #31
   5aa8c:	bne	5a8c8 <fputs@plt+0x552b0>
   5aa90:	cmp	r0, #0
   5aa94:	movle	r0, #0
   5aa98:	movgt	r0, #1
   5aa9c:	b	5a8c8 <fputs@plt+0x552b0>
   5aaa0:	mov	r0, #1
   5aaa4:	b	5aa84 <fputs@plt+0x5546c>
   5aaa8:	ldr	r2, [sp, #32]
   5aaac:	cmp	r2, #0
   5aab0:	beq	5ad6c <fputs@plt+0x55754>
   5aab4:	mov	r0, sl
   5aab8:	ldr	r1, [sp, #32]
   5aabc:	bl	5fdb0 <fputs@plt+0x5a798>
   5aac0:	cmp	fp, #1
   5aac4:	lsreq	r0, r0, #31
   5aac8:	beq	5aad8 <fputs@plt+0x554c0>
   5aacc:	cmp	r0, #0
   5aad0:	movle	r0, #0
   5aad4:	movgt	r0, #1
   5aad8:	cmp	r0, #0
   5aadc:	bne	5ad6c <fputs@plt+0x55754>
   5aae0:	ldr	r0, [r9, #8]
   5aae4:	add	r1, sp, #72	; 0x48
   5aae8:	mov	r2, #0
   5aaec:	bl	72778 <fputs@plt+0x6d160>
   5aaf0:	subs	sl, r0, #0
   5aaf4:	bne	5a83c <fputs@plt+0x55224>
   5aaf8:	ldr	r1, [sp, #32]
   5aafc:	cmp	r1, #0
   5ab00:	beq	5ae60 <fputs@plt+0x55848>
   5ab04:	ldrd	r2, [r1, #176]	; 0xb0
   5ab08:	mov	r0, r1
   5ab0c:	add	r1, sp, #64	; 0x40
   5ab10:	str	r1, [sp]
   5ab14:	mov	r1, #3
   5ab18:	bl	5ded8 <fputs@plt+0x588c0>
   5ab1c:	cmp	r0, #0
   5ab20:	blt	5ac00 <fputs@plt+0x555e8>
   5ab24:	ldr	ip, [sp, #64]	; 0x40
   5ab28:	cmp	ip, #0
   5ab2c:	beq	5af00 <fputs@plt+0x558e8>
   5ab30:	ldrb	r3, [ip]
   5ab34:	cmp	r3, #3
   5ab38:	bne	5af20 <fputs@plt+0x55908>
   5ab3c:	mov	r8, #2
   5ab40:	str	r8, [r9, #16]
   5ab44:	ldr	r2, [ip, #16]
   5ab48:	add	r5, r9, #32
   5ab4c:	ldr	r3, [ip, #20]
   5ab50:	mov	r7, ip
   5ab54:	add	r4, r9, #64	; 0x40
   5ab58:	mov	r6, #1
   5ab5c:	str	r2, [r9, #24]
   5ab60:	mov	sl, #0
   5ab64:	ldr	r2, [sp, #32]
   5ab68:	mov	fp, #0
   5ab6c:	str	r3, [r9, #28]
   5ab70:	ldr	r3, [r2, #160]	; 0xa0
   5ab74:	ldr	r0, [r3, #72]!	; 0x48
   5ab78:	ldr	r1, [r3, #4]
   5ab7c:	ldr	r2, [r3, #8]
   5ab80:	ldr	r3, [r3, #12]
   5ab84:	stmia	r5!, {r0, r1, r2, r3}
   5ab88:	ldr	r2, [ip, #24]
   5ab8c:	ldr	r3, [ip, #28]
   5ab90:	str	r2, [r9, #48]	; 0x30
   5ab94:	str	r3, [r9, #52]	; 0x34
   5ab98:	ldr	r2, [ip, #32]
   5ab9c:	ldr	r3, [ip, #36]	; 0x24
   5aba0:	str	r2, [r9, #56]	; 0x38
   5aba4:	str	r3, [r9, #60]	; 0x3c
   5aba8:	ldr	r0, [r7, #40]!	; 0x28
   5abac:	ldr	r2, [r7, #8]
   5abb0:	ldr	r3, [r7, #12]
   5abb4:	ldr	r1, [r7, #4]
   5abb8:	stmia	r4!, {r0, r1, r2, r3}
   5abbc:	ldr	r3, [ip, #60]	; 0x3c
   5abc0:	ldr	r2, [ip, #56]	; 0x38
   5abc4:	str	r2, [r9, #80]	; 0x50
   5abc8:	str	r3, [r9, #84]	; 0x54
   5abcc:	ldr	r3, [sp, #32]
   5abd0:	strb	r6, [r9, #23]
   5abd4:	strb	r6, [r9, #22]
   5abd8:	str	r3, [r9, #88]	; 0x58
   5abdc:	strb	r6, [r9, #21]
   5abe0:	strb	r6, [r9, #20]
   5abe4:	strd	sl, [r9, #96]	; 0x60
   5abe8:	ldr	r3, [r3, #24]
   5abec:	cmp	r3, #3
   5abf0:	bne	5af44 <fputs@plt+0x5592c>
   5abf4:	ldr	r2, [sp, #32]
   5abf8:	mov	r0, r6
   5abfc:	str	r8, [r2, #24]
   5ac00:	ldr	r1, [sp, #40]	; 0x28
   5ac04:	ldr	r2, [sp, #212]	; 0xd4
   5ac08:	ldr	r3, [r1]
   5ac0c:	cmp	r2, r3
   5ac10:	bne	5af40 <fputs@plt+0x55928>
   5ac14:	add	sp, sp, #220	; 0xdc
   5ac18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ac1c:	ldr	lr, [sl, #24]
   5ac20:	cmp	lr, #1
   5ac24:	beq	5ad74 <fputs@plt+0x5575c>
   5ac28:	ldrd	r2, [sl, #176]	; 0xb0
   5ac2c:	strd	r0, [sl, #32]
   5ac30:	orrs	r1, r2, r3
   5ac34:	beq	5a858 <fputs@plt+0x55240>
   5ac38:	cmp	lr, #3
   5ac3c:	beq	5a8a4 <fputs@plt+0x5528c>
   5ac40:	add	r4, sp, #64	; 0x40
   5ac44:	mov	r0, r9
   5ac48:	str	r4, [sp]
   5ac4c:	mov	r1, sl
   5ac50:	mov	r2, fp
   5ac54:	add	r3, sp, #60	; 0x3c
   5ac58:	bl	58548 <fputs@plt+0x52f30>
   5ac5c:	cmp	r0, #0
   5ac60:	bgt	5a894 <fputs@plt+0x5527c>
   5ac64:	mov	r4, r0
   5ac68:	cmp	r4, #0
   5ac6c:	beq	5ac8c <fputs@plt+0x55674>
   5ac70:	bl	77b7c <fputs@plt+0x72564>
   5ac74:	cmp	r0, #6
   5ac78:	bgt	5ad98 <fputs@plt+0x55780>
   5ac7c:	mov	r1, sl
   5ac80:	mov	r0, r9
   5ac84:	bl	58698 <fputs@plt+0x53080>
   5ac88:	b	5aae0 <fputs@plt+0x554c8>
   5ac8c:	mov	r3, #1
   5ac90:	str	r3, [sl, #24]
   5ac94:	b	5aae0 <fputs@plt+0x554c8>
   5ac98:	mvn	r0, #0
   5ac9c:	b	5aa84 <fputs@plt+0x5546c>
   5aca0:	ldrb	r3, [r9, #23]
   5aca4:	cmp	r3, #0
   5aca8:	beq	5a978 <fputs@plt+0x55360>
   5acac:	ldrd	r4, [sl, #224]	; 0xe0
   5acb0:	ldrd	r2, [r9, #80]	; 0x50
   5acb4:	cmp	r5, r3
   5acb8:	cmpeq	r4, r2
   5acbc:	bne	5a978 <fputs@plt+0x55360>
   5acc0:	b	5aa84 <fputs@plt+0x5546c>
   5acc4:	ldr	r3, [r9, #16]
   5acc8:	cmp	r3, #0
   5accc:	moveq	r3, #1
   5acd0:	streq	r3, [sp]
   5acd4:	beq	5adcc <fputs@plt+0x557b4>
   5acd8:	cmp	r3, #1
   5acdc:	beq	5adc8 <fputs@plt+0x557b0>
   5ace0:	ldrb	r3, [r9, #20]
   5ace4:	cmp	r3, #0
   5ace8:	beq	5ad2c <fputs@plt+0x55714>
   5acec:	add	r3, r9, #32
   5acf0:	add	r4, sp, #96	; 0x60
   5acf4:	add	lr, sp, #80	; 0x50
   5acf8:	ldm	r3, {r0, r1, r2, r3}
   5acfc:	stm	r4, {r0, r1, r2, r3}
   5ad00:	ldr	r0, [ip, #72]!	; 0x48
   5ad04:	ldr	r1, [ip, #4]
   5ad08:	ldr	r2, [ip, #8]
   5ad0c:	ldr	r3, [ip, #12]
   5ad10:	stmia	lr!, {r0, r1, r2, r3}
   5ad14:	mov	r0, r4
   5ad18:	add	r1, sp, #80	; 0x50
   5ad1c:	mov	r2, #16
   5ad20:	bl	4b80 <memcmp@plt>
   5ad24:	cmp	r0, #0
   5ad28:	beq	5ae68 <fputs@plt+0x55850>
   5ad2c:	ldrb	r3, [r9, #22]
   5ad30:	cmp	r3, #0
   5ad34:	bne	5ae18 <fputs@plt+0x55800>
   5ad38:	add	r5, sp, #60	; 0x3c
   5ad3c:	add	r4, sp, #64	; 0x40
   5ad40:	ldrb	r3, [r9, #21]
   5ad44:	cmp	r3, #0
   5ad48:	beq	5adf4 <fputs@plt+0x557dc>
   5ad4c:	ldrd	r2, [r9, #48]	; 0x30
   5ad50:	mov	r0, sl
   5ad54:	str	r4, [sp, #8]
   5ad58:	str	fp, [sp]
   5ad5c:	str	r5, [sp, #4]
   5ad60:	bl	5fb58 <fputs@plt+0x5a540>
   5ad64:	mov	r4, r0
   5ad68:	b	5a88c <fputs@plt+0x55274>
   5ad6c:	str	sl, [sp, #32]
   5ad70:	b	5aae0 <fputs@plt+0x554c8>
   5ad74:	ldrd	r2, [sl, #32]
   5ad78:	cmp	r1, r3
   5ad7c:	cmpeq	r0, r2
   5ad80:	beq	5ac8c <fputs@plt+0x55674>
   5ad84:	ldrd	r2, [sl, #176]	; 0xb0
   5ad88:	strd	r0, [sl, #32]
   5ad8c:	orrs	r1, r2, r3
   5ad90:	bne	5ac40 <fputs@plt+0x55628>
   5ad94:	b	5a858 <fputs@plt+0x55240>
   5ad98:	ldr	r1, [sp, #48]	; 0x30
   5ad9c:	movw	r3, #827	; 0x33b
   5ada0:	ldr	r2, [sp, #52]	; 0x34
   5ada4:	mov	r0, #7
   5ada8:	str	r1, [sp]
   5adac:	mov	r1, r4
   5adb0:	str	r2, [sp, #4]
   5adb4:	ldr	ip, [sl, #40]	; 0x28
   5adb8:	ldr	r2, [sp, #44]	; 0x2c
   5adbc:	str	ip, [sp, #8]
   5adc0:	bl	76de4 <fputs@plt+0x717cc>
   5adc4:	b	5ac7c <fputs@plt+0x55664>
   5adc8:	str	r1, [sp]
   5adcc:	add	r4, sp, #64	; 0x40
   5add0:	add	r5, sp, #60	; 0x3c
   5add4:	str	r4, [sp, #8]
   5add8:	mov	r0, sl
   5addc:	str	r5, [sp, #4]
   5ade0:	mov	r2, #0
   5ade4:	mov	r3, #0
   5ade8:	bl	60038 <fputs@plt+0x5aa20>
   5adec:	mov	r4, r0
   5adf0:	b	5a88c <fputs@plt+0x55274>
   5adf4:	str	r4, [sp, #8]
   5adf8:	mov	r0, sl
   5adfc:	str	fp, [sp]
   5ae00:	mov	r2, #0
   5ae04:	str	r5, [sp, #4]
   5ae08:	mov	r3, #0
   5ae0c:	bl	60038 <fputs@plt+0x5aa20>
   5ae10:	mov	r4, r0
   5ae14:	b	5a88c <fputs@plt+0x55274>
   5ae18:	ldrd	r2, [r9, #56]	; 0x38
   5ae1c:	add	r1, r9, #72	; 0x48
   5ae20:	str	fp, [sp, #16]
   5ae24:	add	r4, sp, #64	; 0x40
   5ae28:	add	r5, sp, #60	; 0x3c
   5ae2c:	str	r4, [sp, #24]
   5ae30:	strd	r2, [sp, #8]
   5ae34:	add	r3, r9, #64	; 0x40
   5ae38:	str	r5, [sp, #20]
   5ae3c:	ldm	r1, {r0, r1}
   5ae40:	stm	sp, {r0, r1}
   5ae44:	mov	r0, sl
   5ae48:	ldm	r3, {r2, r3}
   5ae4c:	bl	5fbc4 <fputs@plt+0x5a5ac>
   5ae50:	cmn	r0, #2
   5ae54:	movne	r4, r0
   5ae58:	bne	5a88c <fputs@plt+0x55274>
   5ae5c:	b	5ad40 <fputs@plt+0x55728>
   5ae60:	mov	r0, #0
   5ae64:	b	5ac00 <fputs@plt+0x555e8>
   5ae68:	ldrd	r2, [r9, #24]
   5ae6c:	add	r4, sp, #64	; 0x40
   5ae70:	add	r5, sp, #60	; 0x3c
   5ae74:	str	r4, [sp, #8]
   5ae78:	str	fp, [sp]
   5ae7c:	mov	r0, sl
   5ae80:	str	r5, [sp, #4]
   5ae84:	bl	5faec <fputs@plt+0x5a4d4>
   5ae88:	mov	r4, r0
   5ae8c:	b	5a88c <fputs@plt+0x55274>
   5ae90:	ldr	r0, [pc, #224]	; 5af78 <fputs@plt+0x55960>
   5ae94:	movw	r2, #445	; 0x1bd
   5ae98:	ldr	r1, [pc, #220]	; 5af7c <fputs@plt+0x55964>
   5ae9c:	ldr	r3, [pc, #220]	; 5af80 <fputs@plt+0x55968>
   5aea0:	add	r0, pc, r0
   5aea4:	add	r1, pc, r1
   5aea8:	add	r3, pc, r3
   5aeac:	bl	76bb0 <fputs@plt+0x71598>
   5aeb0:	ldr	r0, [pc, #204]	; 5af84 <fputs@plt+0x5596c>
   5aeb4:	mov	r2, #820	; 0x334
   5aeb8:	ldr	r1, [pc, #200]	; 5af88 <fputs@plt+0x55970>
   5aebc:	ldr	r3, [pc, #200]	; 5af8c <fputs@plt+0x55974>
   5aec0:	add	r0, pc, r0
   5aec4:	add	r1, pc, r1
   5aec8:	add	r3, pc, r3
   5aecc:	bl	76ea0 <fputs@plt+0x71888>
   5aed0:	mvn	r0, #9
   5aed4:	b	5ac00 <fputs@plt+0x555e8>
   5aed8:	ldr	r0, [pc, #176]	; 5af90 <fputs@plt+0x55978>
   5aedc:	movw	r2, #819	; 0x333
   5aee0:	ldr	r1, [pc, #172]	; 5af94 <fputs@plt+0x5597c>
   5aee4:	ldr	r3, [pc, #172]	; 5af98 <fputs@plt+0x55980>
   5aee8:	add	r0, pc, r0
   5aeec:	add	r1, pc, r1
   5aef0:	add	r3, pc, r3
   5aef4:	bl	76ea0 <fputs@plt+0x71888>
   5aef8:	mvn	r0, #21
   5aefc:	b	5ac00 <fputs@plt+0x555e8>
   5af00:	ldr	r0, [pc, #148]	; 5af9c <fputs@plt+0x55984>
   5af04:	mov	r2, #147	; 0x93
   5af08:	ldr	r1, [pc, #144]	; 5afa0 <fputs@plt+0x55988>
   5af0c:	ldr	r3, [pc, #144]	; 5afa4 <fputs@plt+0x5598c>
   5af10:	add	r0, pc, r0
   5af14:	add	r1, pc, r1
   5af18:	add	r3, pc, r3
   5af1c:	bl	76bb0 <fputs@plt+0x71598>
   5af20:	ldr	r0, [pc, #128]	; 5afa8 <fputs@plt+0x55990>
   5af24:	mov	r2, #131	; 0x83
   5af28:	ldr	r1, [pc, #124]	; 5afac <fputs@plt+0x55994>
   5af2c:	ldr	r3, [pc, #124]	; 5afb0 <fputs@plt+0x55998>
   5af30:	add	r0, pc, r0
   5af34:	add	r1, pc, r1
   5af38:	add	r3, pc, r3
   5af3c:	bl	76bb0 <fputs@plt+0x71598>
   5af40:	bl	524c <__stack_chk_fail@plt>
   5af44:	ldr	r0, [pc, #104]	; 5afb4 <fputs@plt+0x5599c>
   5af48:	mov	r2, #155	; 0x9b
   5af4c:	ldr	r1, [pc, #100]	; 5afb8 <fputs@plt+0x559a0>
   5af50:	ldr	r3, [pc, #100]	; 5afbc <fputs@plt+0x559a4>
   5af54:	add	r0, pc, r0
   5af58:	add	r1, pc, r1
   5af5c:	add	r3, pc, r3
   5af60:	bl	76bb0 <fputs@plt+0x71598>
   5af64:	andeq	r6, r5, r0, asr #7
   5af68:	andeq	r0, r0, r0, asr #8
   5af6c:	ldrdeq	r6, [r3], -r0
   5af70:	andeq	r6, r3, ip, asr ip
   5af74:	andeq	r6, r3, r8, asr r5
   5af78:	andeq	r5, r3, r0, asr #29
   5af7c:	andeq	r5, r3, ip, asr #20
   5af80:	strdeq	r6, [r3], -ip
   5af84:	andeq	r5, r3, r8, lsl #29
   5af88:	andeq	r5, r3, ip, lsr #20
   5af8c:	andeq	r6, r3, r0, ror #9
   5af90:	strheq	r5, [r3], -ip
   5af94:	andeq	r5, r3, r4, lsl #20
   5af98:			; <UNDEFINED> instruction: 0x000364b8
   5af9c:	andeq	sl, r3, r8, lsr r2
   5afa0:	ldrdeq	r5, [r3], -ip
   5afa4:			; <UNDEFINED> instruction: 0x000363b0
   5afa8:	andeq	r5, r3, ip, ror lr
   5afac:			; <UNDEFINED> instruction: 0x000359bc
   5afb0:	andeq	r6, r3, r4, lsl #12
   5afb4:	andeq	r5, r3, ip, lsl #28
   5afb8:	muleq	r3, r8, r9
   5afbc:	andeq	r6, r3, ip, ror #6
   5afc0:	push	{r4, r5, r6, r7, r8, lr}
   5afc4:	subs	r7, r0, #0
   5afc8:	mov	r8, r1
   5afcc:	mov	r4, r2
   5afd0:	mov	r5, r3
   5afd4:	beq	5b06c <fputs@plt+0x55a54>
   5afd8:	bl	58c78 <fputs@plt+0x53660>
   5afdc:	cmp	r0, #0
   5afe0:	bne	5b044 <fputs@plt+0x55a2c>
   5afe4:	orrs	r3, r4, r5
   5afe8:	bne	5b008 <fputs@plt+0x559f0>
   5afec:	ldr	r3, [r7, #16]
   5aff0:	cmp	r3, #2
   5aff4:	popeq	{r4, r5, r6, r7, r8, pc}
   5aff8:	mov	r0, r7
   5affc:	mov	r1, r8
   5b000:	pop	{r4, r5, r6, r7, r8, lr}
   5b004:	b	5a7b0 <fputs@plt+0x55198>
   5b008:	mov	r6, r0
   5b00c:	b	5b024 <fputs@plt+0x55a0c>
   5b010:	subs	r4, r4, #1
   5b014:	add	r6, r6, #1
   5b018:	sbc	r5, r5, #0
   5b01c:	orrs	r3, r4, r5
   5b020:	beq	5b03c <fputs@plt+0x55a24>
   5b024:	mov	r0, r7
   5b028:	mov	r1, r8
   5b02c:	bl	5a7b0 <fputs@plt+0x55198>
   5b030:	cmp	r0, #0
   5b034:	poplt	{r4, r5, r6, r7, r8, pc}
   5b038:	bne	5b010 <fputs@plt+0x559f8>
   5b03c:	mov	r0, r6
   5b040:	pop	{r4, r5, r6, r7, r8, pc}
   5b044:	ldr	r0, [pc, #72]	; 5b094 <fputs@plt+0x55a7c>
   5b048:	movw	r2, #873	; 0x369
   5b04c:	ldr	r1, [pc, #68]	; 5b098 <fputs@plt+0x55a80>
   5b050:	ldr	r3, [pc, #68]	; 5b09c <fputs@plt+0x55a84>
   5b054:	add	r0, pc, r0
   5b058:	add	r1, pc, r1
   5b05c:	add	r3, pc, r3
   5b060:	bl	76ea0 <fputs@plt+0x71888>
   5b064:	mvn	r0, #9
   5b068:	pop	{r4, r5, r6, r7, r8, pc}
   5b06c:	ldr	r0, [pc, #44]	; 5b0a0 <fputs@plt+0x55a88>
   5b070:	mov	r2, #872	; 0x368
   5b074:	ldr	r1, [pc, #40]	; 5b0a4 <fputs@plt+0x55a8c>
   5b078:	ldr	r3, [pc, #40]	; 5b0a8 <fputs@plt+0x55a90>
   5b07c:	add	r0, pc, r0
   5b080:	add	r1, pc, r1
   5b084:	add	r3, pc, r3
   5b088:	bl	76ea0 <fputs@plt+0x71888>
   5b08c:	mvn	r0, #21
   5b090:	pop	{r4, r5, r6, r7, r8, pc}
   5b094:	strdeq	r5, [r3], -r4
   5b098:	muleq	r3, r8, r8
   5b09c:	andeq	r6, r3, r0, asr #7
   5b0a0:	andeq	r4, r3, r8, lsr #30
   5b0a4:	andeq	r5, r3, r0, ror r8
   5b0a8:	muleq	r3, r8, r3
   5b0ac:	push	{r3, r4, r5, lr}
   5b0b0:	subs	r5, r0, #0
   5b0b4:	beq	5b120 <fputs@plt+0x55b08>
   5b0b8:	ldrb	r4, [r5]
   5b0bc:	cmp	r4, #0
   5b0c0:	beq	5b118 <fputs@plt+0x55b00>
   5b0c4:	ldr	r1, [pc, #116]	; 5b140 <fputs@plt+0x55b28>
   5b0c8:	mov	r2, #2
   5b0cc:	add	r1, pc, r1
   5b0d0:	bl	5468 <strncmp@plt>
   5b0d4:	cmp	r0, #0
   5b0d8:	bne	5b0e4 <fputs@plt+0x55acc>
   5b0dc:	cmn	r5, #2
   5b0e0:	popne	{r3, r4, r5, pc}
   5b0e4:	cmp	r4, #95	; 0x5f
   5b0e8:	beq	5b104 <fputs@plt+0x55aec>
   5b0ec:	sub	r3, r4, #65	; 0x41
   5b0f0:	cmp	r3, #25
   5b0f4:	bls	5b104 <fputs@plt+0x55aec>
   5b0f8:	sub	r4, r4, #48	; 0x30
   5b0fc:	cmp	r4, #9
   5b100:	bhi	5b118 <fputs@plt+0x55b00>
   5b104:	ldrb	r4, [r5, #1]!
   5b108:	cmp	r4, #0
   5b10c:	bne	5b0e4 <fputs@plt+0x55acc>
   5b110:	mov	r0, #1
   5b114:	pop	{r3, r4, r5, pc}
   5b118:	mov	r0, #0
   5b11c:	pop	{r3, r4, r5, pc}
   5b120:	ldr	r0, [pc, #28]	; 5b144 <fputs@plt+0x55b2c>
   5b124:	mov	r2, #1968	; 0x7b0
   5b128:	ldr	r1, [pc, #24]	; 5b148 <fputs@plt+0x55b30>
   5b12c:	ldr	r3, [pc, #24]	; 5b14c <fputs@plt+0x55b34>
   5b130:	add	r0, pc, r0
   5b134:	add	r1, pc, r1
   5b138:	add	r3, pc, r3
   5b13c:	bl	76bb0 <fputs@plt+0x71598>
   5b140:	andeq	r5, r3, r0, lsl #26
   5b144:			; <UNDEFINED> instruction: 0x00034eb8
   5b148:			; <UNDEFINED> instruction: 0x000357bc
   5b14c:	andeq	r5, r3, r4, lsl r7
   5b150:	ldr	r3, [pc, #1296]	; 5b668 <fputs@plt+0x56050>
   5b154:	ldr	ip, [pc, #1296]	; 5b66c <fputs@plt+0x56054>
   5b158:	add	r3, pc, r3
   5b15c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b160:	subs	r8, r0, #0
   5b164:	ldr	ip, [r3, ip]
   5b168:	sub	sp, sp, #28
   5b16c:	mov	sl, r1
   5b170:	mov	r6, r2
   5b174:	ldr	r3, [ip]
   5b178:	str	ip, [sp, #4]
   5b17c:	str	r3, [sp, #20]
   5b180:	beq	5b578 <fputs@plt+0x55f60>
   5b184:	bl	58c78 <fputs@plt+0x53660>
   5b188:	cmp	r0, #0
   5b18c:	bne	5b5a0 <fputs@plt+0x55f88>
   5b190:	cmp	sl, #0
   5b194:	beq	5b5c8 <fputs@plt+0x55fb0>
   5b198:	cmp	r6, #0
   5b19c:	bne	5b1ac <fputs@plt+0x55b94>
   5b1a0:	mov	r0, sl
   5b1a4:	bl	4fc4 <strlen@plt>
   5b1a8:	mov	r6, r0
   5b1ac:	cmp	r6, #1
   5b1b0:	bls	5b1d8 <fputs@plt+0x55bc0>
   5b1b4:	ldr	r1, [pc, #1204]	; 5b670 <fputs@plt+0x56058>
   5b1b8:	mov	r0, sl
   5b1bc:	mov	r2, #2
   5b1c0:	add	r1, pc, r1
   5b1c4:	bl	5468 <strncmp@plt>
   5b1c8:	cmp	r0, #0
   5b1cc:	bne	5b218 <fputs@plt+0x55c00>
   5b1d0:	cmn	sl, #2
   5b1d4:	beq	5b218 <fputs@plt+0x55c00>
   5b1d8:	ldr	r0, [pc, #1172]	; 5b674 <fputs@plt+0x5605c>
   5b1dc:	mov	r2, #255	; 0xff
   5b1e0:	ldr	r1, [pc, #1168]	; 5b678 <fputs@plt+0x56060>
   5b1e4:	ldr	r3, [pc, #1168]	; 5b67c <fputs@plt+0x56064>
   5b1e8:	add	r0, pc, r0
   5b1ec:	add	r1, pc, r1
   5b1f0:	add	r3, pc, r3
   5b1f4:	bl	76ea0 <fputs@plt+0x71888>
   5b1f8:	mvn	r0, #21
   5b1fc:	ldr	r1, [sp, #4]
   5b200:	ldr	r2, [sp, #20]
   5b204:	ldr	r3, [r1]
   5b208:	cmp	r2, r3
   5b20c:	bne	5b574 <fputs@plt+0x55f5c>
   5b210:	add	sp, sp, #28
   5b214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b218:	add	r1, sl, r6
   5b21c:	cmp	sl, r1
   5b220:	bcs	5b1d8 <fputs@plt+0x55bc0>
   5b224:	ldrb	r3, [sl]
   5b228:	cmp	r3, #61	; 0x3d
   5b22c:	addne	r2, sl, #1
   5b230:	beq	5b1d8 <fputs@plt+0x55bc0>
   5b234:	cmp	r3, #95	; 0x5f
   5b238:	beq	5b254 <fputs@plt+0x55c3c>
   5b23c:	sub	r0, r3, #65	; 0x41
   5b240:	cmp	r0, #25
   5b244:	bls	5b254 <fputs@plt+0x55c3c>
   5b248:	sub	r3, r3, #48	; 0x30
   5b24c:	cmp	r3, #9
   5b250:	bhi	5b1d8 <fputs@plt+0x55bc0>
   5b254:	cmp	r2, r1
   5b258:	mov	r0, r2
   5b25c:	beq	5b1d8 <fputs@plt+0x55bc0>
   5b260:	ldrb	r3, [r2], #1
   5b264:	cmp	r3, #61	; 0x3d
   5b268:	bne	5b234 <fputs@plt+0x55c1c>
   5b26c:	cmp	sl, r0
   5b270:	bcs	5b1d8 <fputs@plt+0x55bc0>
   5b274:	ldr	r0, [r8, #104]	; 0x68
   5b278:	cmp	r0, #0
   5b27c:	beq	5b4e8 <fputs@plt+0x55ed0>
   5b280:	ldr	r3, [r8, #108]	; 0x6c
   5b284:	cmp	r3, #0
   5b288:	beq	5b508 <fputs@plt+0x55ef0>
   5b28c:	ldr	r3, [r8, #112]	; 0x70
   5b290:	cmp	r3, #0
   5b294:	beq	5b52c <fputs@plt+0x55f14>
   5b298:	ldr	r3, [r8, #104]	; 0x68
   5b29c:	ldr	r3, [r3]
   5b2a0:	cmp	r3, #2
   5b2a4:	bne	5b554 <fputs@plt+0x55f3c>
   5b2a8:	ldr	r3, [r8, #108]	; 0x6c
   5b2ac:	ldr	r3, [r3]
   5b2b0:	cmp	r3, #1
   5b2b4:	bne	5b610 <fputs@plt+0x55ff8>
   5b2b8:	ldr	r3, [r8, #112]	; 0x70
   5b2bc:	ldr	r3, [r3]
   5b2c0:	cmp	r3, #2
   5b2c4:	bne	5b4c8 <fputs@plt+0x55eb0>
   5b2c8:	mov	r1, r6
   5b2cc:	add	r3, sp, #16
   5b2d0:	mov	r0, sl
   5b2d4:	add	r2, sp, #12
   5b2d8:	mov	r7, #0
   5b2dc:	str	r7, [sp, #12]
   5b2e0:	str	r7, [sp, #16]
   5b2e4:	bl	61d24 <fputs@plt+0x5c70c>
   5b2e8:	ldr	r3, [r8, #112]	; 0x70
   5b2ec:	ldr	r5, [sp, #12]
   5b2f0:	str	r3, [sp]
   5b2f4:	ldr	r1, [sp]
   5b2f8:	ldr	r3, [sp, #16]
   5b2fc:	ldr	fp, [r1, #32]
   5b300:	orr	r4, r7, r3
   5b304:	cmp	fp, r7
   5b308:	beq	5b3b8 <fputs@plt+0x55da0>
   5b30c:	ldr	r3, [fp]
   5b310:	cmp	r3, #1
   5b314:	bne	5b630 <fputs@plt+0x56018>
   5b318:	ldr	r7, [fp, #32]
   5b31c:	cmp	r7, #0
   5b320:	beq	5b3ac <fputs@plt+0x55d94>
   5b324:	ldr	r3, [r7]
   5b328:	cmp	r3, #0
   5b32c:	bne	5b5f0 <fputs@plt+0x55fd8>
   5b330:	ldrd	r0, [r7, #24]
   5b334:	cmp	r1, r5
   5b338:	cmpeq	r0, r4
   5b33c:	beq	5b410 <fputs@plt+0x55df8>
   5b340:	ldr	r9, [r7, #16]
   5b344:	ldr	lr, [r7, #20]
   5b348:	cmp	lr, #0
   5b34c:	beq	5b444 <fputs@plt+0x55e2c>
   5b350:	ldrb	r2, [sl]
   5b354:	ldrb	r3, [r9]
   5b358:	cmp	r3, r2
   5b35c:	bne	5b3a0 <fputs@plt+0x55d88>
   5b360:	cmp	r3, #61	; 0x3d
   5b364:	beq	5b3cc <fputs@plt+0x55db4>
   5b368:	mov	r0, r9
   5b36c:	mov	r1, sl
   5b370:	mov	r3, #0
   5b374:	b	5b380 <fputs@plt+0x55d68>
   5b378:	cmp	r2, #61	; 0x3d
   5b37c:	beq	5b3cc <fputs@plt+0x55db4>
   5b380:	add	r3, r3, #1
   5b384:	cmp	lr, r3
   5b388:	cmphi	r6, r3
   5b38c:	bls	5b444 <fputs@plt+0x55e2c>
   5b390:	ldrb	r2, [r1, #1]!
   5b394:	ldrb	ip, [r0, #1]!
   5b398:	cmp	r2, ip
   5b39c:	beq	5b378 <fputs@plt+0x55d60>
   5b3a0:	ldr	r7, [r7, #8]
   5b3a4:	cmp	r7, #0
   5b3a8:	bne	5b324 <fputs@plt+0x55d0c>
   5b3ac:	ldr	fp, [fp, #8]
   5b3b0:	cmp	fp, #0
   5b3b4:	bne	5b30c <fputs@plt+0x55cf4>
   5b3b8:	ldr	r0, [sp]
   5b3bc:	mov	r1, #1
   5b3c0:	bl	58cc4 <fputs@plt+0x536ac>
   5b3c4:	subs	fp, r0, #0
   5b3c8:	beq	5b478 <fputs@plt+0x55e60>
   5b3cc:	mov	r0, fp
   5b3d0:	mov	r1, #0
   5b3d4:	bl	58cc4 <fputs@plt+0x536ac>
   5b3d8:	subs	r7, r0, #0
   5b3dc:	beq	5b464 <fputs@plt+0x55e4c>
   5b3e0:	strd	r4, [r7, #24]
   5b3e4:	mov	r0, sl
   5b3e8:	str	r6, [r7, #20]
   5b3ec:	mov	r1, r6
   5b3f0:	bl	6a9bc <fputs@plt+0x653a4>
   5b3f4:	cmp	r0, #0
   5b3f8:	str	r0, [r7, #16]
   5b3fc:	beq	5b464 <fputs@plt+0x55e4c>
   5b400:	mov	r0, r8
   5b404:	bl	58d14 <fputs@plt+0x536fc>
   5b408:	mov	r0, #0
   5b40c:	b	5b1fc <fputs@plt+0x55be4>
   5b410:	ldr	lr, [r7, #20]
   5b414:	ldr	r9, [r7, #16]
   5b418:	cmp	lr, r6
   5b41c:	bne	5b348 <fputs@plt+0x55d30>
   5b420:	mov	r1, sl
   5b424:	mov	r2, r6
   5b428:	mov	r0, r9
   5b42c:	bl	4b80 <memcmp@plt>
   5b430:	cmp	r0, #0
   5b434:	beq	5b1fc <fputs@plt+0x55be4>
   5b438:	mov	lr, r6
   5b43c:	cmp	lr, #0
   5b440:	bne	5b350 <fputs@plt+0x55d38>
   5b444:	ldr	r0, [pc, #564]	; 5b680 <fputs@plt+0x56068>
   5b448:	mov	r2, #204	; 0xcc
   5b44c:	ldr	r1, [pc, #560]	; 5b684 <fputs@plt+0x5606c>
   5b450:	ldr	r3, [pc, #560]	; 5b688 <fputs@plt+0x56070>
   5b454:	add	r0, pc, r0
   5b458:	add	r1, pc, r1
   5b45c:	add	r3, pc, r3
   5b460:	bl	76e48 <fputs@plt+0x71830>
   5b464:	ldr	r3, [fp, #32]
   5b468:	cmp	r3, #0
   5b46c:	bne	5b478 <fputs@plt+0x55e60>
   5b470:	mov	r0, fp
   5b474:	bl	579cc <fputs@plt+0x523b4>
   5b478:	ldr	r0, [r8, #112]	; 0x70
   5b47c:	cmp	r0, #0
   5b480:	beq	5b490 <fputs@plt+0x55e78>
   5b484:	ldr	r3, [r0, #32]
   5b488:	cmp	r3, #0
   5b48c:	beq	5b650 <fputs@plt+0x56038>
   5b490:	ldr	r0, [r8, #108]	; 0x6c
   5b494:	cmp	r0, #0
   5b498:	beq	5b4a8 <fputs@plt+0x55e90>
   5b49c:	ldr	r3, [r0, #32]
   5b4a0:	cmp	r3, #0
   5b4a4:	beq	5b658 <fputs@plt+0x56040>
   5b4a8:	ldr	r0, [r8, #104]	; 0x68
   5b4ac:	cmp	r0, #0
   5b4b0:	beq	5b4c0 <fputs@plt+0x55ea8>
   5b4b4:	ldr	r3, [r0, #32]
   5b4b8:	cmp	r3, #0
   5b4bc:	beq	5b660 <fputs@plt+0x56048>
   5b4c0:	mvn	r0, #11
   5b4c4:	b	5b1fc <fputs@plt+0x55be4>
   5b4c8:	ldr	r0, [pc, #444]	; 5b68c <fputs@plt+0x56074>
   5b4cc:	movw	r2, #283	; 0x11b
   5b4d0:	ldr	r1, [pc, #440]	; 5b690 <fputs@plt+0x56078>
   5b4d4:	ldr	r3, [pc, #440]	; 5b694 <fputs@plt+0x5607c>
   5b4d8:	add	r0, pc, r0
   5b4dc:	add	r1, pc, r1
   5b4e0:	add	r3, pc, r3
   5b4e4:	bl	76bb0 <fputs@plt+0x71598>
   5b4e8:	mov	r1, #2
   5b4ec:	bl	58cc4 <fputs@plt+0x536ac>
   5b4f0:	cmp	r0, #0
   5b4f4:	str	r0, [r8, #104]	; 0x68
   5b4f8:	beq	5b4c0 <fputs@plt+0x55ea8>
   5b4fc:	ldr	r3, [r8, #108]	; 0x6c
   5b500:	cmp	r3, #0
   5b504:	bne	5b28c <fputs@plt+0x55c74>
   5b508:	ldr	r0, [r8, #104]	; 0x68
   5b50c:	mov	r1, #1
   5b510:	bl	58cc4 <fputs@plt+0x536ac>
   5b514:	cmp	r0, #0
   5b518:	str	r0, [r8, #108]	; 0x6c
   5b51c:	beq	5b4c0 <fputs@plt+0x55ea8>
   5b520:	ldr	r3, [r8, #112]	; 0x70
   5b524:	cmp	r3, #0
   5b528:	bne	5b298 <fputs@plt+0x55c80>
   5b52c:	ldr	r0, [r8, #108]	; 0x6c
   5b530:	mov	r1, #2
   5b534:	bl	58cc4 <fputs@plt+0x536ac>
   5b538:	cmp	r0, #0
   5b53c:	str	r0, [r8, #112]	; 0x70
   5b540:	beq	5b4c0 <fputs@plt+0x55ea8>
   5b544:	ldr	r3, [r8, #104]	; 0x68
   5b548:	ldr	r3, [r3]
   5b54c:	cmp	r3, #2
   5b550:	beq	5b2a8 <fputs@plt+0x55c90>
   5b554:	ldr	r0, [pc, #316]	; 5b698 <fputs@plt+0x56080>
   5b558:	movw	r2, #281	; 0x119
   5b55c:	ldr	r1, [pc, #312]	; 5b69c <fputs@plt+0x56084>
   5b560:	ldr	r3, [pc, #312]	; 5b6a0 <fputs@plt+0x56088>
   5b564:	add	r0, pc, r0
   5b568:	add	r1, pc, r1
   5b56c:	add	r3, pc, r3
   5b570:	bl	76bb0 <fputs@plt+0x71598>
   5b574:	bl	524c <__stack_chk_fail@plt>
   5b578:	ldr	r0, [pc, #292]	; 5b6a4 <fputs@plt+0x5608c>
   5b57c:	mov	r2, #248	; 0xf8
   5b580:	ldr	r1, [pc, #288]	; 5b6a8 <fputs@plt+0x56090>
   5b584:	ldr	r3, [pc, #288]	; 5b6ac <fputs@plt+0x56094>
   5b588:	add	r0, pc, r0
   5b58c:	add	r1, pc, r1
   5b590:	add	r3, pc, r3
   5b594:	bl	76ea0 <fputs@plt+0x71888>
   5b598:	mvn	r0, #21
   5b59c:	b	5b1fc <fputs@plt+0x55be4>
   5b5a0:	ldr	r0, [pc, #264]	; 5b6b0 <fputs@plt+0x56098>
   5b5a4:	mov	r2, #249	; 0xf9
   5b5a8:	ldr	r1, [pc, #260]	; 5b6b4 <fputs@plt+0x5609c>
   5b5ac:	ldr	r3, [pc, #260]	; 5b6b8 <fputs@plt+0x560a0>
   5b5b0:	add	r0, pc, r0
   5b5b4:	add	r1, pc, r1
   5b5b8:	add	r3, pc, r3
   5b5bc:	bl	76ea0 <fputs@plt+0x71888>
   5b5c0:	mvn	r0, #9
   5b5c4:	b	5b1fc <fputs@plt+0x55be4>
   5b5c8:	ldr	r0, [pc, #236]	; 5b6bc <fputs@plt+0x560a4>
   5b5cc:	mov	r2, #250	; 0xfa
   5b5d0:	ldr	r1, [pc, #232]	; 5b6c0 <fputs@plt+0x560a8>
   5b5d4:	ldr	r3, [pc, #232]	; 5b6c4 <fputs@plt+0x560ac>
   5b5d8:	add	r0, pc, r0
   5b5dc:	add	r1, pc, r1
   5b5e0:	add	r3, pc, r3
   5b5e4:	bl	76ea0 <fputs@plt+0x71888>
   5b5e8:	mvn	r0, #21
   5b5ec:	b	5b1fc <fputs@plt+0x55be4>
   5b5f0:	ldr	r0, [pc, #208]	; 5b6c8 <fputs@plt+0x560b0>
   5b5f4:	movw	r2, #291	; 0x123
   5b5f8:	ldr	r1, [pc, #204]	; 5b6cc <fputs@plt+0x560b4>
   5b5fc:	ldr	r3, [pc, #204]	; 5b6d0 <fputs@plt+0x560b8>
   5b600:	add	r0, pc, r0
   5b604:	add	r1, pc, r1
   5b608:	add	r3, pc, r3
   5b60c:	bl	76bb0 <fputs@plt+0x71598>
   5b610:	ldr	r0, [pc, #188]	; 5b6d4 <fputs@plt+0x560bc>
   5b614:	movw	r2, #282	; 0x11a
   5b618:	ldr	r1, [pc, #184]	; 5b6d8 <fputs@plt+0x560c0>
   5b61c:	ldr	r3, [pc, #184]	; 5b6dc <fputs@plt+0x560c4>
   5b620:	add	r0, pc, r0
   5b624:	add	r1, pc, r1
   5b628:	add	r3, pc, r3
   5b62c:	bl	76bb0 <fputs@plt+0x71598>
   5b630:	ldr	r0, [pc, #168]	; 5b6e0 <fputs@plt+0x560c8>
   5b634:	mov	r2, #288	; 0x120
   5b638:	ldr	r1, [pc, #164]	; 5b6e4 <fputs@plt+0x560cc>
   5b63c:	ldr	r3, [pc, #164]	; 5b6e8 <fputs@plt+0x560d0>
   5b640:	add	r0, pc, r0
   5b644:	add	r1, pc, r1
   5b648:	add	r3, pc, r3
   5b64c:	bl	76bb0 <fputs@plt+0x71598>
   5b650:	bl	579cc <fputs@plt+0x523b4>
   5b654:	b	5b490 <fputs@plt+0x55e78>
   5b658:	bl	579cc <fputs@plt+0x523b4>
   5b65c:	b	5b4a8 <fputs@plt+0x55e90>
   5b660:	bl	579cc <fputs@plt+0x523b4>
   5b664:	b	5b4c0 <fputs@plt+0x55ea8>
   5b668:	andeq	r5, r5, r0, lsr #20
   5b66c:	andeq	r0, r0, r0, asr #8
   5b670:	andeq	r5, r3, ip, lsl #24
   5b674:	andeq	r5, r3, r8, ror #23
   5b678:	andeq	r5, r3, r4, lsl #14
   5b67c:	andeq	r6, r3, r8, ror #7
   5b680:	andeq	r5, r3, ip, lsr sl
   5b684:	muleq	r3, r8, r4
   5b688:	andeq	r5, r3, r8, lsl #31
   5b68c:	andeq	r5, r3, ip, asr r9
   5b690:	andeq	r5, r3, r4, lsl r4
   5b694:	strdeq	r6, [r3], -r8
   5b698:	andeq	r5, r3, r8, lsl #17
   5b69c:	andeq	r5, r3, r8, lsl #7
   5b6a0:	andeq	r6, r3, ip, rrx
   5b6a4:	andeq	r4, r3, ip, lsl sl
   5b6a8:	andeq	r5, r3, r4, ror #6
   5b6ac:	andeq	r6, r3, r8, asr #32
   5b6b0:	muleq	r3, r8, r7
   5b6b4:	andeq	r5, r3, ip, lsr r3
   5b6b8:	andeq	r6, r3, r0, lsr #32
   5b6bc:	andeq	r2, r3, r8, lsr #20
   5b6c0:	andeq	r5, r3, r4, lsl r3
   5b6c4:	strdeq	r5, [r3], -r8
   5b6c8:	andeq	r5, r3, r4, ror r8
   5b6cc:	andeq	r5, r3, ip, ror #5
   5b6d0:	ldrdeq	r5, [r3], -r0
   5b6d4:	strdeq	r5, [r3], -r0
   5b6d8:	andeq	r5, r3, ip, asr #5
   5b6dc:			; <UNDEFINED> instruction: 0x00035fb0
   5b6e0:	andeq	r5, r3, r8, lsl r8
   5b6e4:	andeq	r5, r3, ip, lsr #5
   5b6e8:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   5b6ec:	push	{r4, lr}
   5b6f0:	subs	r4, r0, #0
   5b6f4:	beq	5b734 <fputs@plt+0x5611c>
   5b6f8:	bl	58c78 <fputs@plt+0x53660>
   5b6fc:	subs	r3, r0, #0
   5b700:	bne	5b75c <fputs@plt+0x56144>
   5b704:	ldr	r0, [r4, #104]	; 0x68
   5b708:	cmp	r0, #0
   5b70c:	popeq	{r4, pc}
   5b710:	ldr	r0, [r4, #108]	; 0x6c
   5b714:	cmp	r0, #0
   5b718:	popeq	{r4, pc}
   5b71c:	ldr	r0, [r0, #32]
   5b720:	cmp	r0, #0
   5b724:	strne	r3, [r4, #108]	; 0x6c
   5b728:	strne	r3, [r4, #112]	; 0x70
   5b72c:	movne	r0, r3
   5b730:	pop	{r4, pc}
   5b734:	ldr	r0, [pc, #72]	; 5b784 <fputs@plt+0x5616c>
   5b738:	movw	r2, #341	; 0x155
   5b73c:	ldr	r1, [pc, #68]	; 5b788 <fputs@plt+0x56170>
   5b740:	ldr	r3, [pc, #68]	; 5b78c <fputs@plt+0x56174>
   5b744:	add	r0, pc, r0
   5b748:	add	r1, pc, r1
   5b74c:	add	r3, pc, r3
   5b750:	bl	76ea0 <fputs@plt+0x71888>
   5b754:	mvn	r0, #21
   5b758:	pop	{r4, pc}
   5b75c:	ldr	r0, [pc, #44]	; 5b790 <fputs@plt+0x56178>
   5b760:	movw	r2, #342	; 0x156
   5b764:	ldr	r1, [pc, #40]	; 5b794 <fputs@plt+0x5617c>
   5b768:	ldr	r3, [pc, #40]	; 5b798 <fputs@plt+0x56180>
   5b76c:	add	r0, pc, r0
   5b770:	add	r1, pc, r1
   5b774:	add	r3, pc, r3
   5b778:	bl	76ea0 <fputs@plt+0x71888>
   5b77c:	mvn	r0, #9
   5b780:	pop	{r4, pc}
   5b784:	andeq	r4, r3, r0, ror #16
   5b788:	andeq	r5, r3, r8, lsr #3
   5b78c:	andeq	r5, r3, r4, lsr #25
   5b790:	ldrdeq	r5, [r3], -ip
   5b794:	andeq	r5, r3, r0, lsl #3
   5b798:	andeq	r5, r3, ip, ror ip
   5b79c:	push	{r4, lr}
   5b7a0:	subs	r4, r0, #0
   5b7a4:	beq	5b81c <fputs@plt+0x56204>
   5b7a8:	bl	58c78 <fputs@plt+0x53660>
   5b7ac:	cmp	r0, #0
   5b7b0:	bne	5b7f4 <fputs@plt+0x561dc>
   5b7b4:	ldr	r3, [r4, #104]	; 0x68
   5b7b8:	cmp	r3, #0
   5b7bc:	beq	5b7ec <fputs@plt+0x561d4>
   5b7c0:	ldr	r3, [r4, #108]	; 0x6c
   5b7c4:	cmp	r3, #0
   5b7c8:	beq	5b7ec <fputs@plt+0x561d4>
   5b7cc:	ldr	r3, [r4, #112]	; 0x70
   5b7d0:	cmp	r3, #0
   5b7d4:	beq	5b7ec <fputs@plt+0x561d4>
   5b7d8:	ldr	r3, [r3, #32]
   5b7dc:	cmp	r3, #0
   5b7e0:	beq	5b7ec <fputs@plt+0x561d4>
   5b7e4:	str	r0, [r4, #112]	; 0x70
   5b7e8:	pop	{r4, pc}
   5b7ec:	mov	r0, r3
   5b7f0:	pop	{r4, pc}
   5b7f4:	ldr	r0, [pc, #72]	; 5b844 <fputs@plt+0x5622c>
   5b7f8:	movw	r2, #361	; 0x169
   5b7fc:	ldr	r1, [pc, #68]	; 5b848 <fputs@plt+0x56230>
   5b800:	ldr	r3, [pc, #68]	; 5b84c <fputs@plt+0x56234>
   5b804:	add	r0, pc, r0
   5b808:	add	r1, pc, r1
   5b80c:	add	r3, pc, r3
   5b810:	bl	76ea0 <fputs@plt+0x71888>
   5b814:	mvn	r0, #9
   5b818:	pop	{r4, pc}
   5b81c:	ldr	r0, [pc, #44]	; 5b850 <fputs@plt+0x56238>
   5b820:	mov	r2, #360	; 0x168
   5b824:	ldr	r1, [pc, #40]	; 5b854 <fputs@plt+0x5623c>
   5b828:	ldr	r3, [pc, #40]	; 5b858 <fputs@plt+0x56240>
   5b82c:	add	r0, pc, r0
   5b830:	add	r1, pc, r1
   5b834:	add	r3, pc, r3
   5b838:	bl	76ea0 <fputs@plt+0x71888>
   5b83c:	mvn	r0, #21
   5b840:	pop	{r4, pc}
   5b844:	andeq	r5, r3, r4, asr #10
   5b848:	andeq	r5, r3, r8, ror #1
   5b84c:	strdeq	r4, [r3], -r0
   5b850:	andeq	r4, r3, r8, ror r7
   5b854:	andeq	r5, r3, r0, asr #1
   5b858:	andeq	r4, r3, r8, asr #31
   5b85c:	cmp	r0, #0
   5b860:	push	{r3, lr}
   5b864:	beq	5b874 <fputs@plt+0x5625c>
   5b868:	ldr	r0, [r0, #104]	; 0x68
   5b86c:	pop	{r3, lr}
   5b870:	b	57aa8 <fputs@plt+0x52490>
   5b874:	ldr	r0, [pc, #24]	; 5b894 <fputs@plt+0x5627c>
   5b878:	movw	r2, #425	; 0x1a9
   5b87c:	ldr	r1, [pc, #20]	; 5b898 <fputs@plt+0x56280>
   5b880:	ldr	r3, [pc, #20]	; 5b89c <fputs@plt+0x56284>
   5b884:	add	r0, pc, r0
   5b888:	add	r1, pc, r1
   5b88c:	add	r3, pc, r3
   5b890:	bl	76bb0 <fputs@plt+0x71598>
   5b894:	andeq	r4, r3, r0, lsr #14
   5b898:	andeq	r5, r3, r8, rrx
   5b89c:	andeq	r4, r3, r0, ror #31
   5b8a0:	push	{r4, lr}
   5b8a4:	subs	r4, r0, #0
   5b8a8:	popeq	{r4, pc}
   5b8ac:	ldr	r0, [r4, #104]	; 0x68
   5b8b0:	cmp	r0, #0
   5b8b4:	beq	5b8bc <fputs@plt+0x562a4>
   5b8b8:	bl	579cc <fputs@plt+0x523b4>
   5b8bc:	mov	r3, #0
   5b8c0:	mov	r0, r4
   5b8c4:	str	r3, [r4, #112]	; 0x70
   5b8c8:	str	r3, [r4, #108]	; 0x6c
   5b8cc:	str	r3, [r4, #104]	; 0x68
   5b8d0:	pop	{r4, lr}
   5b8d4:	b	58d14 <fputs@plt+0x536fc>
   5b8d8:	mov	r1, #1
   5b8dc:	b	5a7b0 <fputs@plt+0x55198>
   5b8e0:	mov	r1, #0
   5b8e4:	b	5afc0 <fputs@plt+0x559a8>
   5b8e8:	ldr	r3, [pc, #432]	; 5baa0 <fputs@plt+0x56488>
   5b8ec:	ldr	r2, [pc, #432]	; 5baa4 <fputs@plt+0x5648c>
   5b8f0:	add	r3, pc, r3
   5b8f4:	push	{r4, r5, r6, r7, lr}
   5b8f8:	subs	r6, r0, #0
   5b8fc:	ldr	r4, [r3, r2]
   5b900:	sub	sp, sp, #124	; 0x7c
   5b904:	mov	r5, r1
   5b908:	ldr	r3, [r4]
   5b90c:	str	r3, [sp, #116]	; 0x74
   5b910:	beq	5ba78 <fputs@plt+0x56460>
   5b914:	bl	58c78 <fputs@plt+0x53660>
   5b918:	cmp	r0, #0
   5b91c:	bne	5ba50 <fputs@plt+0x56438>
   5b920:	cmp	r5, #0
   5b924:	beq	5ba28 <fputs@plt+0x56410>
   5b928:	ldr	r0, [r6, #88]	; 0x58
   5b92c:	cmp	r0, #0
   5b930:	beq	5ba1c <fputs@plt+0x56404>
   5b934:	ldrd	r2, [r0, #176]	; 0xb0
   5b938:	orrs	r1, r2, r3
   5b93c:	beq	5ba1c <fputs@plt+0x56404>
   5b940:	add	ip, sp, #40	; 0x28
   5b944:	mov	r1, #3
   5b948:	str	ip, [sp]
   5b94c:	bl	5ded8 <fputs@plt+0x588c0>
   5b950:	cmp	r0, #0
   5b954:	blt	5ba04 <fputs@plt+0x563ec>
   5b958:	ldr	r3, [r6, #88]	; 0x58
   5b95c:	add	r7, sp, #80	; 0x50
   5b960:	add	r6, sp, #44	; 0x2c
   5b964:	ldr	ip, [r3, #160]	; 0xa0
   5b968:	str	r7, [sp]
   5b96c:	ldr	r1, [ip, #76]	; 0x4c
   5b970:	ldr	r2, [ip, #80]	; 0x50
   5b974:	ldr	r3, [ip, #84]	; 0x54
   5b978:	ldr	r0, [ip, #72]	; 0x48
   5b97c:	bl	52634 <fputs@plt+0x4d01c>
   5b980:	ldr	ip, [sp, #40]	; 0x28
   5b984:	str	r6, [sp]
   5b988:	ldr	r1, [ip, #44]	; 0x2c
   5b98c:	ldr	r2, [ip, #48]	; 0x30
   5b990:	ldr	r3, [ip, #52]	; 0x34
   5b994:	ldr	r0, [ip, #40]	; 0x28
   5b998:	bl	52634 <fputs@plt+0x4d01c>
   5b99c:	ldr	ip, [sp, #40]	; 0x28
   5b9a0:	mov	r0, r5
   5b9a4:	ldr	r2, [pc, #252]	; 5baa8 <fputs@plt+0x56490>
   5b9a8:	mov	r3, r7
   5b9ac:	mov	r1, #1
   5b9b0:	ldr	r5, [ip, #16]
   5b9b4:	add	r2, pc, r2
   5b9b8:	ldr	lr, [ip, #20]
   5b9bc:	str	r6, [sp, #8]
   5b9c0:	stm	sp, {r5, lr}
   5b9c4:	ldr	r5, [ip, #32]
   5b9c8:	ldr	lr, [ip, #36]	; 0x24
   5b9cc:	str	r5, [sp, #16]
   5b9d0:	str	lr, [sp, #20]
   5b9d4:	ldr	lr, [ip, #28]
   5b9d8:	ldr	r5, [ip, #24]
   5b9dc:	str	lr, [sp, #28]
   5b9e0:	str	r5, [sp, #24]
   5b9e4:	ldr	lr, [ip, #56]	; 0x38
   5b9e8:	ldr	ip, [ip, #60]	; 0x3c
   5b9ec:	str	lr, [sp, #32]
   5b9f0:	str	ip, [sp, #36]	; 0x24
   5b9f4:	bl	4ebc <__asprintf_chk@plt>
   5b9f8:	cmp	r0, #0
   5b9fc:	movge	r0, #0
   5ba00:	mvnlt	r0, #11
   5ba04:	ldr	r2, [sp, #116]	; 0x74
   5ba08:	ldr	r3, [r4]
   5ba0c:	cmp	r2, r3
   5ba10:	bne	5ba24 <fputs@plt+0x5640c>
   5ba14:	add	sp, sp, #124	; 0x7c
   5ba18:	pop	{r4, r5, r6, r7, pc}
   5ba1c:	mvn	r0, #98	; 0x62
   5ba20:	b	5ba04 <fputs@plt+0x563ec>
   5ba24:	bl	524c <__stack_chk_fail@plt>
   5ba28:	ldr	r0, [pc, #124]	; 5baac <fputs@plt+0x56494>
   5ba2c:	movw	r2, #914	; 0x392
   5ba30:	ldr	r1, [pc, #120]	; 5bab0 <fputs@plt+0x56498>
   5ba34:	ldr	r3, [pc, #120]	; 5bab4 <fputs@plt+0x5649c>
   5ba38:	add	r0, pc, r0
   5ba3c:	add	r1, pc, r1
   5ba40:	add	r3, pc, r3
   5ba44:	bl	76ea0 <fputs@plt+0x71888>
   5ba48:	mvn	r0, #21
   5ba4c:	b	5ba04 <fputs@plt+0x563ec>
   5ba50:	ldr	r0, [pc, #96]	; 5bab8 <fputs@plt+0x564a0>
   5ba54:	movw	r2, #913	; 0x391
   5ba58:	ldr	r1, [pc, #92]	; 5babc <fputs@plt+0x564a4>
   5ba5c:	ldr	r3, [pc, #92]	; 5bac0 <fputs@plt+0x564a8>
   5ba60:	add	r0, pc, r0
   5ba64:	add	r1, pc, r1
   5ba68:	add	r3, pc, r3
   5ba6c:	bl	76ea0 <fputs@plt+0x71888>
   5ba70:	mvn	r0, #9
   5ba74:	b	5ba04 <fputs@plt+0x563ec>
   5ba78:	ldr	r0, [pc, #68]	; 5bac4 <fputs@plt+0x564ac>
   5ba7c:	mov	r2, #912	; 0x390
   5ba80:	ldr	r1, [pc, #64]	; 5bac8 <fputs@plt+0x564b0>
   5ba84:	ldr	r3, [pc, #64]	; 5bacc <fputs@plt+0x564b4>
   5ba88:	add	r0, pc, r0
   5ba8c:	add	r1, pc, r1
   5ba90:	add	r3, pc, r3
   5ba94:	bl	76ea0 <fputs@plt+0x71888>
   5ba98:	mvn	r0, #21
   5ba9c:	b	5ba04 <fputs@plt+0x563ec>
   5baa0:	andeq	r5, r5, r8, lsl #5
   5baa4:	andeq	r0, r0, r0, asr #8
   5baa8:	strdeq	r5, [r3], -r4
   5baac:	andeq	r5, r3, r8, ror #8
   5bab0:			; <UNDEFINED> instruction: 0x00034eb4
   5bab4:	andeq	r5, r3, r4, lsl sl
   5bab8:	andeq	r5, r3, r8, ror #5
   5babc:	andeq	r4, r3, ip, lsl #29
   5bac0:	andeq	r5, r3, ip, ror #19
   5bac4:	andeq	r4, r3, ip, lsl r5
   5bac8:	andeq	r4, r3, r4, ror #28
   5bacc:	andeq	r5, r3, r4, asr #19
   5bad0:	push	{r3, r4, r5, lr}
   5bad4:	subs	r4, r0, #0
   5bad8:	beq	5bb00 <fputs@plt+0x564e8>
   5badc:	bl	58c78 <fputs@plt+0x53660>
   5bae0:	subs	r5, r0, #0
   5bae4:	bne	5bb28 <fputs@plt+0x56510>
   5bae8:	mov	r0, r4
   5baec:	bl	58de4 <fputs@plt+0x537cc>
   5baf0:	mov	r3, #1
   5baf4:	mov	r0, r5
   5baf8:	str	r3, [r4, #16]
   5bafc:	pop	{r3, r4, r5, pc}
   5bb00:	ldr	r0, [pc, #72]	; 5bb50 <fputs@plt+0x56538>
   5bb04:	movw	r2, #1160	; 0x488
   5bb08:	ldr	r1, [pc, #68]	; 5bb54 <fputs@plt+0x5653c>
   5bb0c:	ldr	r3, [pc, #68]	; 5bb58 <fputs@plt+0x56540>
   5bb10:	add	r0, pc, r0
   5bb14:	add	r1, pc, r1
   5bb18:	add	r3, pc, r3
   5bb1c:	bl	76ea0 <fputs@plt+0x71888>
   5bb20:	mvn	r0, #21
   5bb24:	pop	{r3, r4, r5, pc}
   5bb28:	ldr	r0, [pc, #44]	; 5bb5c <fputs@plt+0x56544>
   5bb2c:	movw	r2, #1161	; 0x489
   5bb30:	ldr	r1, [pc, #40]	; 5bb60 <fputs@plt+0x56548>
   5bb34:	ldr	r3, [pc, #40]	; 5bb64 <fputs@plt+0x5654c>
   5bb38:	add	r0, pc, r0
   5bb3c:	add	r1, pc, r1
   5bb40:	add	r3, pc, r3
   5bb44:	bl	76ea0 <fputs@plt+0x71888>
   5bb48:	mvn	r0, #9
   5bb4c:	pop	{r3, r4, r5, pc}
   5bb50:	muleq	r3, r4, r4
   5bb54:	ldrdeq	r4, [r3], -ip
   5bb58:	andeq	r4, r3, r4, lsl #27
   5bb5c:	andeq	r5, r3, r0, lsl r2
   5bb60:			; <UNDEFINED> instruction: 0x00034db4
   5bb64:	andeq	r4, r3, ip, asr sp
   5bb68:	push	{r4, r5, r6, lr}
   5bb6c:	subs	r4, r0, #0
   5bb70:	sub	sp, sp, #16
   5bb74:	beq	5bc64 <fputs@plt+0x5664c>
   5bb78:	bl	5b8a0 <fputs@plt+0x56288>
   5bb7c:	b	5bb84 <fputs@plt+0x5656c>
   5bb80:	bl	5dbec <fputs@plt+0x585d4>
   5bb84:	ldr	r0, [r4, #8]
   5bb88:	bl	72ee8 <fputs@plt+0x6d8d0>
   5bb8c:	cmp	r0, #0
   5bb90:	bne	5bb80 <fputs@plt+0x56568>
   5bb94:	ldr	r0, [r4, #8]
   5bb98:	bl	728a0 <fputs@plt+0x6d288>
   5bb9c:	b	5bba4 <fputs@plt+0x5658c>
   5bba0:	bl	587dc <fputs@plt+0x531c4>
   5bba4:	ldr	r0, [r4, #180]	; 0xb4
   5bba8:	bl	72e2c <fputs@plt+0x6d814>
   5bbac:	subs	r1, r0, #0
   5bbb0:	mov	r0, r4
   5bbb4:	bne	5bba0 <fputs@plt+0x56588>
   5bbb8:	b	5bbc0 <fputs@plt+0x565a8>
   5bbbc:	bl	587dc <fputs@plt+0x531c4>
   5bbc0:	ldr	r0, [r4, #184]	; 0xb8
   5bbc4:	bl	72e2c <fputs@plt+0x6d814>
   5bbc8:	subs	r5, r0, #0
   5bbcc:	mov	r0, r4
   5bbd0:	mov	r1, r5
   5bbd4:	bne	5bbbc <fputs@plt+0x565a4>
   5bbd8:	ldr	r0, [r4, #180]	; 0xb4
   5bbdc:	bl	728a0 <fputs@plt+0x6d288>
   5bbe0:	ldr	r0, [r4, #184]	; 0xb8
   5bbe4:	bl	728a0 <fputs@plt+0x6d288>
   5bbe8:	ldr	r0, [r4, #120]	; 0x78
   5bbec:	bl	65fb8 <fputs@plt+0x609a0>
   5bbf0:	ldr	r6, [r4, #12]
   5bbf4:	cmp	r6, #0
   5bbf8:	beq	5bc24 <fputs@plt+0x5660c>
   5bbfc:	bl	77b7c <fputs@plt+0x72564>
   5bc00:	cmp	r0, #6
   5bc04:	bgt	5bc6c <fputs@plt+0x56654>
   5bc08:	mov	r0, r6
   5bc0c:	bl	6315c <fputs@plt+0x5db44>
   5bc10:	ldr	r0, [r4, #188]	; 0xbc
   5bc14:	bl	72ee8 <fputs@plt+0x6d8d0>
   5bc18:	cmp	r0, #0
   5bc1c:	beq	5bc34 <fputs@plt+0x5661c>
   5bc20:	bl	4e5c <free@plt>
   5bc24:	ldr	r0, [r4, #188]	; 0xbc
   5bc28:	bl	72ee8 <fputs@plt+0x6d8d0>
   5bc2c:	cmp	r0, #0
   5bc30:	bne	5bc20 <fputs@plt+0x56608>
   5bc34:	ldr	r0, [r4, #188]	; 0xbc
   5bc38:	bl	728a0 <fputs@plt+0x6d288>
   5bc3c:	ldr	r0, [r4]
   5bc40:	bl	4e5c <free@plt>
   5bc44:	ldr	r0, [r4, #4]
   5bc48:	bl	4e5c <free@plt>
   5bc4c:	ldr	r0, [r4, #148]	; 0x94
   5bc50:	bl	4e5c <free@plt>
   5bc54:	mov	r0, r4
   5bc58:	add	sp, sp, #16
   5bc5c:	pop	{r4, r5, r6, lr}
   5bc60:	b	4e5c <free@plt>
   5bc64:	add	sp, sp, #16
   5bc68:	pop	{r4, r5, r6, pc}
   5bc6c:	mov	r0, r6
   5bc70:	bl	63a44 <fputs@plt+0x5e42c>
   5bc74:	mov	r6, r0
   5bc78:	ldr	r0, [r4, #12]
   5bc7c:	bl	63a84 <fputs@plt+0x5e46c>
   5bc80:	ldr	r2, [pc, #64]	; 5bcc8 <fputs@plt+0x566b0>
   5bc84:	ldr	ip, [pc, #64]	; 5bccc <fputs@plt+0x566b4>
   5bc88:	mov	r1, r5
   5bc8c:	add	r2, pc, r2
   5bc90:	str	r2, [sp, #4]
   5bc94:	ldr	r2, [pc, #52]	; 5bcd0 <fputs@plt+0x566b8>
   5bc98:	add	ip, pc, ip
   5bc9c:	str	r6, [sp, #8]
   5bca0:	movw	r3, #1890	; 0x762
   5bca4:	str	ip, [sp]
   5bca8:	add	r2, pc, r2
   5bcac:	str	r0, [sp, #12]
   5bcb0:	mov	r0, #7
   5bcb4:	bl	76de4 <fputs@plt+0x717cc>
   5bcb8:	ldr	r6, [r4, #12]
   5bcbc:	mov	r0, r6
   5bcc0:	bl	6315c <fputs@plt+0x5db44>
   5bcc4:	b	5bc10 <fputs@plt+0x565f8>
   5bcc8:	andeq	r5, r3, r4, ror #4
   5bccc:	andeq	r5, r3, r0, lsr #13
   5bcd0:	andeq	r4, r3, r8, asr #24
   5bcd4:	push	{r3, r4, r5, r6, r7, lr}
   5bcd8:	mov	r7, r0
   5bcdc:	mov	r6, r1
   5bce0:	mov	r0, #1
   5bce4:	mov	r1, #192	; 0xc0
   5bce8:	ldr	r5, [pc, #164]	; 5bd94 <fputs@plt+0x5677c>
   5bcec:	bl	4d18 <calloc@plt>
   5bcf0:	add	r5, pc, r5
   5bcf4:	subs	r4, r0, #0
   5bcf8:	beq	5bd8c <fputs@plt+0x56774>
   5bcfc:	bl	5384 <getpid@plt>
   5bd00:	cmp	r6, #0
   5bd04:	mvn	r2, #0
   5bd08:	mov	r3, #65536	; 0x10000
   5bd0c:	str	r7, [r4, #168]	; 0xa8
   5bd10:	str	r2, [r4, #120]	; 0x78
   5bd14:	str	r3, [r4, #176]	; 0xb0
   5bd18:	str	r0, [r4, #116]	; 0x74
   5bd1c:	beq	5bd34 <fputs@plt+0x5671c>
   5bd20:	mov	r0, r6
   5bd24:	bl	54ec <__strdup@plt>
   5bd28:	cmp	r0, #0
   5bd2c:	str	r0, [r4]
   5bd30:	beq	5bd84 <fputs@plt+0x5676c>
   5bd34:	ldr	r3, [pc, #92]	; 5bd98 <fputs@plt+0x56780>
   5bd38:	ldr	r5, [r5, r3]
   5bd3c:	mov	r0, r5
   5bd40:	bl	72818 <fputs@plt+0x6d200>
   5bd44:	str	r0, [r4, #8]
   5bd48:	mov	r0, r5
   5bd4c:	bl	72810 <fputs@plt+0x6d1f8>
   5bd50:	str	r0, [r4, #180]	; 0xb4
   5bd54:	bl	630c0 <fputs@plt+0x5daa8>
   5bd58:	ldr	r3, [r4, #8]
   5bd5c:	cmp	r3, #0
   5bd60:	str	r0, [r4, #12]
   5bd64:	beq	5bd84 <fputs@plt+0x5676c>
   5bd68:	ldr	r3, [r4, #180]	; 0xb4
   5bd6c:	cmp	r3, #0
   5bd70:	beq	5bd84 <fputs@plt+0x5676c>
   5bd74:	cmp	r0, #0
   5bd78:	beq	5bd84 <fputs@plt+0x5676c>
   5bd7c:	mov	r0, r4
   5bd80:	pop	{r3, r4, r5, r6, r7, pc}
   5bd84:	mov	r0, r4
   5bd88:	bl	5bb68 <fputs@plt+0x56550>
   5bd8c:	mov	r0, #0
   5bd90:	pop	{r3, r4, r5, r6, r7, pc}
   5bd94:	andeq	r4, r5, r8, lsl #29
   5bd98:	andeq	r0, r0, r4, asr #8
   5bd9c:	push	{r4, r5, r6, lr}
   5bda0:	subs	r6, r0, #0
   5bda4:	beq	5be20 <fputs@plt+0x56808>
   5bda8:	bics	r4, r1, #15
   5bdac:	bne	5bdf8 <fputs@plt+0x567e0>
   5bdb0:	mov	r0, r1
   5bdb4:	mov	r1, r4
   5bdb8:	bl	5bcd4 <fputs@plt+0x566bc>
   5bdbc:	subs	r5, r0, #0
   5bdc0:	beq	5bdf0 <fputs@plt+0x567d8>
   5bdc4:	bl	5a4ec <fputs@plt+0x54ed4>
   5bdc8:	subs	r3, r0, #0
   5bdcc:	strge	r5, [r6]
   5bdd0:	blt	5bddc <fputs@plt+0x567c4>
   5bdd4:	mov	r0, r4
   5bdd8:	pop	{r4, r5, r6, pc}
   5bddc:	mov	r0, r5
   5bde0:	mov	r4, r3
   5bde4:	bl	5bb68 <fputs@plt+0x56550>
   5bde8:	mov	r0, r4
   5bdec:	pop	{r4, r5, r6, pc}
   5bdf0:	mvn	r4, #11
   5bdf4:	b	5bdd4 <fputs@plt+0x567bc>
   5bdf8:	ldr	r0, [pc, #72]	; 5be48 <fputs@plt+0x56830>
   5bdfc:	movw	r2, #1748	; 0x6d4
   5be00:	ldr	r1, [pc, #68]	; 5be4c <fputs@plt+0x56834>
   5be04:	mvn	r4, #21
   5be08:	ldr	r3, [pc, #64]	; 5be50 <fputs@plt+0x56838>
   5be0c:	add	r0, pc, r0
   5be10:	add	r1, pc, r1
   5be14:	add	r3, pc, r3
   5be18:	bl	76ea0 <fputs@plt+0x71888>
   5be1c:	b	5bdd4 <fputs@plt+0x567bc>
   5be20:	ldr	r0, [pc, #44]	; 5be54 <fputs@plt+0x5683c>
   5be24:	movw	r2, #1747	; 0x6d3
   5be28:	ldr	r1, [pc, #40]	; 5be58 <fputs@plt+0x56840>
   5be2c:	mvn	r4, #21
   5be30:	ldr	r3, [pc, #36]	; 5be5c <fputs@plt+0x56844>
   5be34:	add	r0, pc, r0
   5be38:	add	r1, pc, r1
   5be3c:	add	r3, pc, r3
   5be40:	bl	76ea0 <fputs@plt+0x71888>
   5be44:	b	5bdd4 <fputs@plt+0x567bc>
   5be48:	andeq	r5, r3, ip, lsl #2
   5be4c:	andeq	r4, r3, r0, ror #21
   5be50:	ldrdeq	r4, [r3], -r8
   5be54:	andeq	fp, r2, r4, lsr #3
   5be58:			; <UNDEFINED> instruction: 0x00034ab8
   5be5c:			; <UNDEFINED> instruction: 0x000349b0
   5be60:	ldr	r3, [pc, #280]	; 5bf80 <fputs@plt+0x56968>
   5be64:	ldr	r2, [pc, #280]	; 5bf84 <fputs@plt+0x5696c>
   5be68:	add	r3, pc, r3
   5be6c:	push	{r4, r5, r6, r7, lr}
   5be70:	subs	r6, r0, #0
   5be74:	ldr	r5, [r3, r2]
   5be78:	sub	sp, sp, #20
   5be7c:	mov	r4, r1
   5be80:	ldr	r3, [r5]
   5be84:	str	r3, [sp, #12]
   5be88:	beq	5bf58 <fputs@plt+0x56940>
   5be8c:	bl	58c78 <fputs@plt+0x53660>
   5be90:	subs	r7, r0, #0
   5be94:	bne	5bf30 <fputs@plt+0x56918>
   5be98:	cmp	r4, #0
   5be9c:	beq	5bf08 <fputs@plt+0x568f0>
   5bea0:	ldr	r0, [r6, #88]	; 0x58
   5bea4:	cmp	r0, #0
   5bea8:	beq	5befc <fputs@plt+0x568e4>
   5beac:	ldrd	r2, [r0, #176]	; 0xb0
   5beb0:	orrs	r1, r2, r3
   5beb4:	beq	5befc <fputs@plt+0x568e4>
   5beb8:	add	ip, sp, #8
   5bebc:	mov	r1, #3
   5bec0:	str	ip, [sp]
   5bec4:	bl	5ded8 <fputs@plt+0x588c0>
   5bec8:	cmp	r0, #0
   5becc:	blt	5bee4 <fputs@plt+0x568cc>
   5bed0:	ldr	r3, [sp, #8]
   5bed4:	mov	r0, r7
   5bed8:	ldr	r2, [r3, #24]
   5bedc:	ldr	r3, [r3, #28]
   5bee0:	stm	r4, {r2, r3}
   5bee4:	ldr	r2, [sp, #12]
   5bee8:	ldr	r3, [r5]
   5beec:	cmp	r2, r3
   5bef0:	bne	5bf04 <fputs@plt+0x568ec>
   5bef4:	add	sp, sp, #20
   5bef8:	pop	{r4, r5, r6, r7, pc}
   5befc:	mvn	r0, #98	; 0x62
   5bf00:	b	5bee4 <fputs@plt+0x568cc>
   5bf04:	bl	524c <__stack_chk_fail@plt>
   5bf08:	ldr	r0, [pc, #120]	; 5bf88 <fputs@plt+0x56970>
   5bf0c:	movw	r2, #1911	; 0x777
   5bf10:	ldr	r1, [pc, #116]	; 5bf8c <fputs@plt+0x56974>
   5bf14:	ldr	r3, [pc, #116]	; 5bf90 <fputs@plt+0x56978>
   5bf18:	add	r0, pc, r0
   5bf1c:	add	r1, pc, r1
   5bf20:	add	r3, pc, r3
   5bf24:	bl	76ea0 <fputs@plt+0x71888>
   5bf28:	mvn	r0, #21
   5bf2c:	b	5bee4 <fputs@plt+0x568cc>
   5bf30:	ldr	r0, [pc, #92]	; 5bf94 <fputs@plt+0x5697c>
   5bf34:	movw	r2, #1910	; 0x776
   5bf38:	ldr	r1, [pc, #88]	; 5bf98 <fputs@plt+0x56980>
   5bf3c:	ldr	r3, [pc, #88]	; 5bf9c <fputs@plt+0x56984>
   5bf40:	add	r0, pc, r0
   5bf44:	add	r1, pc, r1
   5bf48:	add	r3, pc, r3
   5bf4c:	bl	76ea0 <fputs@plt+0x71888>
   5bf50:	mvn	r0, #9
   5bf54:	b	5bee4 <fputs@plt+0x568cc>
   5bf58:	ldr	r0, [pc, #64]	; 5bfa0 <fputs@plt+0x56988>
   5bf5c:	movw	r2, #1909	; 0x775
   5bf60:	ldr	r1, [pc, #60]	; 5bfa4 <fputs@plt+0x5698c>
   5bf64:	ldr	r3, [pc, #60]	; 5bfa8 <fputs@plt+0x56990>
   5bf68:	add	r0, pc, r0
   5bf6c:	add	r1, pc, r1
   5bf70:	add	r3, pc, r3
   5bf74:	bl	76ea0 <fputs@plt+0x71888>
   5bf78:	mvn	r0, #21
   5bf7c:	b	5bee4 <fputs@plt+0x568cc>
   5bf80:	andeq	r4, r5, r0, lsl sp
   5bf84:	andeq	r0, r0, r0, asr #8
   5bf88:	andeq	fp, r2, r0, asr #1
   5bf8c:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   5bf90:	strdeq	r4, [r3], -r8
   5bf94:	andeq	r4, r3, r8, lsl #28
   5bf98:	andeq	r4, r3, ip, lsr #19
   5bf9c:	ldrdeq	r4, [r3], -r0
   5bfa0:	andeq	r4, r3, ip, lsr r0
   5bfa4:	andeq	r4, r3, r4, lsl #19
   5bfa8:	andeq	r4, r3, r8, lsr #17
   5bfac:	ldr	r3, [pc, #384]	; 5c134 <fputs@plt+0x56b1c>
   5bfb0:	ldr	ip, [pc, #384]	; 5c138 <fputs@plt+0x56b20>
   5bfb4:	add	r3, pc, r3
   5bfb8:	push	{r4, r5, r6, r7, r8, lr}
   5bfbc:	subs	r4, r0, #0
   5bfc0:	ldr	r7, [r3, ip]
   5bfc4:	sub	sp, sp, #72	; 0x48
   5bfc8:	mov	r6, r1
   5bfcc:	mov	r8, r2
   5bfd0:	ldr	r3, [r7]
   5bfd4:	str	r3, [sp, #68]	; 0x44
   5bfd8:	beq	5c10c <fputs@plt+0x56af4>
   5bfdc:	bl	58c78 <fputs@plt+0x53660>
   5bfe0:	cmp	r0, #0
   5bfe4:	bne	5c0e4 <fputs@plt+0x56acc>
   5bfe8:	ldr	r0, [r4, #88]	; 0x58
   5bfec:	cmp	r0, #0
   5bff0:	beq	5c070 <fputs@plt+0x56a58>
   5bff4:	ldrd	r2, [r0, #176]	; 0xb0
   5bff8:	orrs	r1, r2, r3
   5bffc:	beq	5c070 <fputs@plt+0x56a58>
   5c000:	add	ip, sp, #12
   5c004:	mov	r1, #3
   5c008:	str	ip, [sp]
   5c00c:	bl	5ded8 <fputs@plt+0x588c0>
   5c010:	cmp	r0, #0
   5c014:	blt	5c058 <fputs@plt+0x56a40>
   5c018:	cmp	r8, #0
   5c01c:	beq	5c080 <fputs@plt+0x56a68>
   5c020:	ldr	r4, [sp, #12]
   5c024:	mov	ip, r8
   5c028:	mov	r3, r4
   5c02c:	ldr	r0, [r3, #40]!	; 0x28
   5c030:	ldr	r1, [r3, #4]
   5c034:	ldr	r2, [r3, #8]
   5c038:	ldr	r3, [r3, #12]
   5c03c:	stmia	ip!, {r0, r1, r2, r3}
   5c040:	cmp	r6, #0
   5c044:	beq	5c078 <fputs@plt+0x56a60>
   5c048:	ldr	r2, [r4, #32]
   5c04c:	mov	r0, #0
   5c050:	ldr	r3, [r4, #36]	; 0x24
   5c054:	stm	r6, {r2, r3}
   5c058:	ldr	r2, [sp, #68]	; 0x44
   5c05c:	ldr	r3, [r7]
   5c060:	cmp	r2, r3
   5c064:	bne	5c0e0 <fputs@plt+0x56ac8>
   5c068:	add	sp, sp, #72	; 0x48
   5c06c:	pop	{r4, r5, r6, r7, r8, pc}
   5c070:	mvn	r0, #98	; 0x62
   5c074:	b	5c058 <fputs@plt+0x56a40>
   5c078:	mov	r0, r6
   5c07c:	b	5c058 <fputs@plt+0x56a40>
   5c080:	add	r4, sp, #16
   5c084:	mov	r0, r4
   5c088:	bl	52a20 <fputs@plt+0x4d408>
   5c08c:	cmp	r0, #0
   5c090:	blt	5c058 <fputs@plt+0x56a40>
   5c094:	ldm	r4, {r0, r1, r2, r3}
   5c098:	add	lr, sp, #32
   5c09c:	ldr	r4, [sp, #12]
   5c0a0:	add	ip, sp, #48	; 0x30
   5c0a4:	mov	r5, r4
   5c0a8:	stm	lr, {r0, r1, r2, r3}
   5c0ac:	ldr	r0, [r5, #40]!	; 0x28
   5c0b0:	ldr	r1, [r5, #4]
   5c0b4:	ldr	r2, [r5, #8]
   5c0b8:	ldr	r3, [r5, #12]
   5c0bc:	stmia	ip!, {r0, r1, r2, r3}
   5c0c0:	mov	r0, lr
   5c0c4:	add	r1, sp, #48	; 0x30
   5c0c8:	mov	r2, #16
   5c0cc:	bl	4b80 <memcmp@plt>
   5c0d0:	cmp	r0, #0
   5c0d4:	beq	5c040 <fputs@plt+0x56a28>
   5c0d8:	mvn	r0, #115	; 0x73
   5c0dc:	b	5c058 <fputs@plt+0x56a40>
   5c0e0:	bl	524c <__stack_chk_fail@plt>
   5c0e4:	ldr	r0, [pc, #80]	; 5c13c <fputs@plt+0x56b24>
   5c0e8:	movw	r2, #1935	; 0x78f
   5c0ec:	ldr	r1, [pc, #76]	; 5c140 <fputs@plt+0x56b28>
   5c0f0:	ldr	r3, [pc, #76]	; 5c144 <fputs@plt+0x56b2c>
   5c0f4:	add	r0, pc, r0
   5c0f8:	add	r1, pc, r1
   5c0fc:	add	r3, pc, r3
   5c100:	bl	76ea0 <fputs@plt+0x71888>
   5c104:	mvn	r0, #9
   5c108:	b	5c058 <fputs@plt+0x56a40>
   5c10c:	ldr	r0, [pc, #52]	; 5c148 <fputs@plt+0x56b30>
   5c110:	movw	r2, #1934	; 0x78e
   5c114:	ldr	r1, [pc, #48]	; 5c14c <fputs@plt+0x56b34>
   5c118:	ldr	r3, [pc, #48]	; 5c150 <fputs@plt+0x56b38>
   5c11c:	add	r0, pc, r0
   5c120:	add	r1, pc, r1
   5c124:	add	r3, pc, r3
   5c128:	bl	76ea0 <fputs@plt+0x71888>
   5c12c:	mvn	r0, #21
   5c130:	b	5c058 <fputs@plt+0x56a40>
   5c134:	andeq	r4, r5, r4, asr #23
   5c138:	andeq	r0, r0, r0, asr #8
   5c13c:	andeq	r4, r3, r4, asr ip
   5c140:	strdeq	r4, [r3], -r8
   5c144:	andeq	r5, r3, r8, lsr r3
   5c148:	andeq	r3, r3, r8, lsl #29
   5c14c:	ldrdeq	r4, [r3], -r0
   5c150:	andeq	r5, r3, r0, lsl r3
   5c154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c158:	sub	sp, sp, #92	; 0x5c
   5c15c:	ldr	lr, [pc, #992]	; 5c544 <fputs@plt+0x56f2c>
   5c160:	subs	ip, r0, #0
   5c164:	str	ip, [sp, #68]	; 0x44
   5c168:	mov	r8, r1
   5c16c:	ldr	ip, [pc, #980]	; 5c548 <fputs@plt+0x56f30>
   5c170:	add	lr, pc, lr
   5c174:	str	r3, [sp, #64]	; 0x40
   5c178:	str	r2, [sp, #60]	; 0x3c
   5c17c:	mov	r3, lr
   5c180:	ldr	ip, [lr, ip]
   5c184:	ldr	r3, [ip]
   5c188:	str	ip, [sp, #56]	; 0x38
   5c18c:	str	r3, [sp, #84]	; 0x54
   5c190:	beq	5c454 <fputs@plt+0x56e3c>
   5c194:	bl	58c78 <fputs@plt+0x53660>
   5c198:	cmp	r0, #0
   5c19c:	bne	5c51c <fputs@plt+0x56f04>
   5c1a0:	cmp	r8, #0
   5c1a4:	beq	5c47c <fputs@plt+0x56e64>
   5c1a8:	ldr	ip, [sp, #60]	; 0x3c
   5c1ac:	cmp	ip, #0
   5c1b0:	beq	5c4a4 <fputs@plt+0x56e8c>
   5c1b4:	ldr	ip, [sp, #64]	; 0x40
   5c1b8:	cmp	ip, #0
   5c1bc:	beq	5c4f4 <fputs@plt+0x56edc>
   5c1c0:	mov	r0, r8
   5c1c4:	bl	5b0ac <fputs@plt+0x55a94>
   5c1c8:	cmp	r0, #0
   5c1cc:	beq	5c4cc <fputs@plt+0x56eb4>
   5c1d0:	ldr	ip, [sp, #68]	; 0x44
   5c1d4:	ldr	r6, [ip, #88]	; 0x58
   5c1d8:	cmp	r6, #0
   5c1dc:	beq	5c418 <fputs@plt+0x56e00>
   5c1e0:	ldrd	r2, [r6, #176]	; 0xb0
   5c1e4:	orrs	r0, r2, r3
   5c1e8:	beq	5c418 <fputs@plt+0x56e00>
   5c1ec:	add	r7, sp, #76	; 0x4c
   5c1f0:	mov	r0, r6
   5c1f4:	str	r7, [sp]
   5c1f8:	mov	r1, #3
   5c1fc:	bl	5ded8 <fputs@plt+0x588c0>
   5c200:	cmp	r0, #0
   5c204:	blt	5c3ec <fputs@plt+0x56dd4>
   5c208:	mov	r0, r8
   5c20c:	bl	4fc4 <strlen@plt>
   5c210:	ldr	r4, [sp, #76]	; 0x4c
   5c214:	mov	r9, r0
   5c218:	mov	r0, r4
   5c21c:	bl	5ede0 <fputs@plt+0x597c8>
   5c220:	strd	r0, [sp, #32]
   5c224:	orrs	r1, r0, r1
   5c228:	beq	5c408 <fputs@plt+0x56df0>
   5c22c:	add	r3, r9, #1
   5c230:	add	ip, r6, #280	; 0x118
   5c234:	mov	r1, #0
   5c238:	str	ip, [sp, #48]	; 0x30
   5c23c:	mov	r0, r3
   5c240:	add	ip, r6, #284	; 0x11c
   5c244:	mov	sl, #0
   5c248:	mov	fp, #0
   5c24c:	strd	r0, [sp, #40]	; 0x28
   5c250:	mov	r2, r4
   5c254:	str	ip, [sp, #52]	; 0x34
   5c258:	b	5c2e0 <fputs@plt+0x56cc8>
   5c25c:	ldrd	r0, [sp, #40]	; 0x28
   5c260:	cmp	r5, r1
   5c264:	cmpeq	r4, r0
   5c268:	bcc	5c2a8 <fputs@plt+0x56c90>
   5c26c:	add	ip, r3, #64	; 0x40
   5c270:	mov	r1, r8
   5c274:	mov	r2, r9
   5c278:	str	r3, [sp, #28]
   5c27c:	mov	r0, ip
   5c280:	str	ip, [sp, #24]
   5c284:	bl	4b80 <memcmp@plt>
   5c288:	ldr	r3, [sp, #28]
   5c28c:	ldr	ip, [sp, #24]
   5c290:	cmp	r0, #0
   5c294:	bne	5c2a8 <fputs@plt+0x56c90>
   5c298:	add	r3, r3, r9
   5c29c:	ldrb	r3, [r3, #64]	; 0x40
   5c2a0:	cmp	r3, #61	; 0x3d
   5c2a4:	beq	5c420 <fputs@plt+0x56e08>
   5c2a8:	ldrd	r2, [r6, #176]	; 0xb0
   5c2ac:	mov	r0, r6
   5c2b0:	str	r7, [sp]
   5c2b4:	mov	r1, #3
   5c2b8:	bl	5ded8 <fputs@plt+0x588c0>
   5c2bc:	cmp	r0, #0
   5c2c0:	blt	5c3ec <fputs@plt+0x56dd4>
   5c2c4:	adds	sl, sl, #1
   5c2c8:	ldrd	r0, [sp, #32]
   5c2cc:	adc	fp, fp, #0
   5c2d0:	cmp	fp, r1
   5c2d4:	cmpeq	sl, r0
   5c2d8:	beq	5c408 <fputs@plt+0x56df0>
   5c2dc:	ldr	r2, [sp, #76]	; 0x4c
   5c2e0:	add	ip, r2, sl, lsl #4
   5c2e4:	add	r1, sl, #4
   5c2e8:	mov	r0, r6
   5c2ec:	ldr	r4, [ip, #72]!	; 0x48
   5c2f0:	add	r3, r2, r1, lsl #4
   5c2f4:	ldr	r2, [r2, r1, lsl #4]
   5c2f8:	mov	r1, #1
   5c2fc:	ldr	r3, [r3, #4]
   5c300:	ldr	r5, [ip, #4]
   5c304:	str	r7, [sp]
   5c308:	bl	5ded8 <fputs@plt+0x588c0>
   5c30c:	cmp	r0, #0
   5c310:	blt	5c3ec <fputs@plt+0x56dd4>
   5c314:	ldr	r3, [sp, #76]	; 0x4c
   5c318:	ldr	r0, [r3, #16]
   5c31c:	ldr	r1, [r3, #20]
   5c320:	cmp	r1, r5
   5c324:	cmpeq	r0, r4
   5c328:	bne	5c410 <fputs@plt+0x56df8>
   5c32c:	ldr	r4, [r3, #8]
   5c330:	ldrb	ip, [r3, #1]
   5c334:	ldr	r5, [r3, #12]
   5c338:	subs	r4, r4, #64	; 0x40
   5c33c:	sbc	r5, r5, #0
   5c340:	ands	ip, ip, #3
   5c344:	beq	5c25c <fputs@plt+0x56c44>
   5c348:	ldr	lr, [sp, #48]	; 0x30
   5c34c:	add	r1, r3, #64	; 0x40
   5c350:	ldr	r0, [sp, #52]	; 0x34
   5c354:	mov	r2, r4
   5c358:	str	r8, [sp, #8]
   5c35c:	mov	r3, r5
   5c360:	str	lr, [sp]
   5c364:	mov	lr, #61	; 0x3d
   5c368:	str	r0, [sp, #4]
   5c36c:	mov	r0, ip
   5c370:	str	r9, [sp, #12]
   5c374:	str	lr, [sp, #16]
   5c378:	str	ip, [sp, #24]
   5c37c:	bl	6467c <fputs@plt+0x5f064>
   5c380:	ldr	ip, [sp, #24]
   5c384:	cmp	r0, #0
   5c388:	beq	5c2a8 <fputs@plt+0x56c90>
   5c38c:	ldr	r0, [sp, #48]	; 0x30
   5c390:	add	r3, sp, #80	; 0x50
   5c394:	ldr	r1, [sp, #52]	; 0x34
   5c398:	mov	r2, r4
   5c39c:	ldr	lr, [sp, #68]	; 0x44
   5c3a0:	str	r0, [sp]
   5c3a4:	mov	r0, ip
   5c3a8:	str	r1, [sp, #4]
   5c3ac:	str	r3, [sp, #8]
   5c3b0:	mov	r3, r5
   5c3b4:	ldr	ip, [lr, #176]	; 0xb0
   5c3b8:	ldr	r1, [sp, #76]	; 0x4c
   5c3bc:	str	ip, [sp, #12]
   5c3c0:	add	r1, r1, #64	; 0x40
   5c3c4:	bl	64104 <fputs@plt+0x5eaec>
   5c3c8:	cmp	r0, #0
   5c3cc:	blt	5c3ec <fputs@plt+0x56dd4>
   5c3d0:	ldr	r2, [r6, #280]	; 0x118
   5c3d4:	mov	r0, #0
   5c3d8:	ldr	ip, [sp, #60]	; 0x3c
   5c3dc:	ldr	r3, [sp, #80]	; 0x50
   5c3e0:	str	r2, [ip]
   5c3e4:	ldr	ip, [sp, #64]	; 0x40
   5c3e8:	str	r3, [ip]
   5c3ec:	ldr	ip, [sp, #56]	; 0x38
   5c3f0:	ldr	r2, [sp, #84]	; 0x54
   5c3f4:	ldr	r3, [ip]
   5c3f8:	cmp	r2, r3
   5c3fc:	bne	5c450 <fputs@plt+0x56e38>
   5c400:	add	sp, sp, #92	; 0x5c
   5c404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c408:	mvn	r0, #1
   5c40c:	b	5c3ec <fputs@plt+0x56dd4>
   5c410:	mvn	r0, #73	; 0x49
   5c414:	b	5c3ec <fputs@plt+0x56dd4>
   5c418:	mvn	r0, #98	; 0x62
   5c41c:	b	5c3ec <fputs@plt+0x56dd4>
   5c420:	mov	r2, r4
   5c424:	mov	r3, #0
   5c428:	cmp	r5, r3
   5c42c:	cmpeq	r4, r2
   5c430:	bne	5c448 <fputs@plt+0x56e30>
   5c434:	ldr	r1, [sp, #60]	; 0x3c
   5c438:	str	ip, [r1]
   5c43c:	ldr	ip, [sp, #64]	; 0x40
   5c440:	str	r4, [ip]
   5c444:	b	5c3ec <fputs@plt+0x56dd4>
   5c448:	mvn	r0, #6
   5c44c:	b	5c3ec <fputs@plt+0x56dd4>
   5c450:	bl	524c <__stack_chk_fail@plt>
   5c454:	ldr	r0, [pc, #240]	; 5c54c <fputs@plt+0x56f34>
   5c458:	mov	r2, #2000	; 0x7d0
   5c45c:	ldr	r1, [pc, #236]	; 5c550 <fputs@plt+0x56f38>
   5c460:	ldr	r3, [pc, #236]	; 5c554 <fputs@plt+0x56f3c>
   5c464:	add	r0, pc, r0
   5c468:	add	r1, pc, r1
   5c46c:	add	r3, pc, r3
   5c470:	bl	76ea0 <fputs@plt+0x71888>
   5c474:	mvn	r0, #21
   5c478:	b	5c3ec <fputs@plt+0x56dd4>
   5c47c:	ldr	r0, [pc, #212]	; 5c558 <fputs@plt+0x56f40>
   5c480:	movw	r2, #2002	; 0x7d2
   5c484:	ldr	r1, [pc, #208]	; 5c55c <fputs@plt+0x56f44>
   5c488:	ldr	r3, [pc, #208]	; 5c560 <fputs@plt+0x56f48>
   5c48c:	add	r0, pc, r0
   5c490:	add	r1, pc, r1
   5c494:	add	r3, pc, r3
   5c498:	bl	76ea0 <fputs@plt+0x71888>
   5c49c:	mvn	r0, #21
   5c4a0:	b	5c3ec <fputs@plt+0x56dd4>
   5c4a4:	ldr	r0, [pc, #184]	; 5c564 <fputs@plt+0x56f4c>
   5c4a8:	movw	r2, #2003	; 0x7d3
   5c4ac:	ldr	r1, [pc, #180]	; 5c568 <fputs@plt+0x56f50>
   5c4b0:	ldr	r3, [pc, #180]	; 5c56c <fputs@plt+0x56f54>
   5c4b4:	add	r0, pc, r0
   5c4b8:	add	r1, pc, r1
   5c4bc:	add	r3, pc, r3
   5c4c0:	bl	76ea0 <fputs@plt+0x71888>
   5c4c4:	mvn	r0, #21
   5c4c8:	b	5c3ec <fputs@plt+0x56dd4>
   5c4cc:	ldr	r0, [pc, #156]	; 5c570 <fputs@plt+0x56f58>
   5c4d0:	movw	r2, #2005	; 0x7d5
   5c4d4:	ldr	r1, [pc, #152]	; 5c574 <fputs@plt+0x56f5c>
   5c4d8:	ldr	r3, [pc, #152]	; 5c578 <fputs@plt+0x56f60>
   5c4dc:	add	r0, pc, r0
   5c4e0:	add	r1, pc, r1
   5c4e4:	add	r3, pc, r3
   5c4e8:	bl	76ea0 <fputs@plt+0x71888>
   5c4ec:	mvn	r0, #21
   5c4f0:	b	5c3ec <fputs@plt+0x56dd4>
   5c4f4:	ldr	r0, [pc, #128]	; 5c57c <fputs@plt+0x56f64>
   5c4f8:	movw	r2, #2004	; 0x7d4
   5c4fc:	ldr	r1, [pc, #124]	; 5c580 <fputs@plt+0x56f68>
   5c500:	ldr	r3, [pc, #124]	; 5c584 <fputs@plt+0x56f6c>
   5c504:	add	r0, pc, r0
   5c508:	add	r1, pc, r1
   5c50c:	add	r3, pc, r3
   5c510:	bl	76ea0 <fputs@plt+0x71888>
   5c514:	mvn	r0, #21
   5c518:	b	5c3ec <fputs@plt+0x56dd4>
   5c51c:	ldr	r0, [pc, #100]	; 5c588 <fputs@plt+0x56f70>
   5c520:	movw	r2, #2001	; 0x7d1
   5c524:	ldr	r1, [pc, #96]	; 5c58c <fputs@plt+0x56f74>
   5c528:	ldr	r3, [pc, #96]	; 5c590 <fputs@plt+0x56f78>
   5c52c:	add	r0, pc, r0
   5c530:	add	r1, pc, r1
   5c534:	add	r3, pc, r3
   5c538:	bl	76ea0 <fputs@plt+0x71888>
   5c53c:	mvn	r0, #9
   5c540:	b	5c3ec <fputs@plt+0x56dd4>
   5c544:	andeq	r4, r5, r8, lsl #20
   5c548:	andeq	r0, r0, r0, asr #8
   5c54c:	andeq	r3, r3, r0, asr #22
   5c550:	andeq	r4, r3, r8, lsl #9
   5c554:	andeq	r5, r3, r0, asr r0
   5c558:	andeq	r3, r3, ip, asr fp
   5c55c:	andeq	r4, r3, r0, ror #8
   5c560:	andeq	r5, r3, r8, lsr #32
   5c564:	andeq	r1, r3, ip, asr #22
   5c568:	andeq	r4, r3, r8, lsr r4
   5c56c:	andeq	r5, r3, r0
   5c570:	strdeq	r4, [r3], -r0
   5c574:	andeq	r4, r3, r0, lsl r4
   5c578:	ldrdeq	r4, [r3], -r8
   5c57c:	andeq	r6, r3, r4, lsl #18
   5c580:	andeq	r4, r3, r8, ror #7
   5c584:			; <UNDEFINED> instruction: 0x00034fb0
   5c588:	andeq	r4, r3, ip, lsl r8
   5c58c:	andeq	r4, r3, r0, asr #7
   5c590:	andeq	r4, r3, r8, lsl #31
   5c594:	ldr	r3, [pc, #208]	; 5c66c <fputs@plt+0x57054>
   5c598:	ldr	r2, [pc, #208]	; 5c670 <fputs@plt+0x57058>
   5c59c:	add	r3, pc, r3
   5c5a0:	push	{r4, r5, r6, lr}
   5c5a4:	subs	r5, r0, #0
   5c5a8:	ldr	r4, [r3, r2]
   5c5ac:	sub	sp, sp, #16
   5c5b0:	ldr	r3, [r4]
   5c5b4:	str	r3, [sp, #12]
   5c5b8:	beq	5c64c <fputs@plt+0x57034>
   5c5bc:	cmp	r1, #0
   5c5c0:	beq	5c62c <fputs@plt+0x57014>
   5c5c4:	mov	r0, r1
   5c5c8:	add	r2, sp, #4
   5c5cc:	mov	r1, r5
   5c5d0:	add	r3, sp, #8
   5c5d4:	bl	5c154 <fputs@plt+0x56b3c>
   5c5d8:	cmp	r0, #0
   5c5dc:	mov	r0, r5
   5c5e0:	blt	5c5f0 <fputs@plt+0x56fd8>
   5c5e4:	ldr	r6, [sp, #8]
   5c5e8:	cmp	r6, #256	; 0x100
   5c5ec:	bls	5c60c <fputs@plt+0x56ff4>
   5c5f0:	bl	54ec <__strdup@plt>
   5c5f4:	ldr	r2, [sp, #12]
   5c5f8:	ldr	r3, [r4]
   5c5fc:	cmp	r2, r3
   5c600:	bne	5c628 <fputs@plt+0x57010>
   5c604:	add	sp, sp, #16
   5c608:	pop	{r4, r5, r6, pc}
   5c60c:	bl	4fc4 <strlen@plt>
   5c610:	ldr	r3, [sp, #4]
   5c614:	add	r0, r0, #1
   5c618:	rsb	r1, r0, r6
   5c61c:	add	r0, r3, r0
   5c620:	bl	4dd8 <__strndup@plt>
   5c624:	b	5c5f4 <fputs@plt+0x56fdc>
   5c628:	bl	524c <__stack_chk_fail@plt>
   5c62c:	ldr	r0, [pc, #64]	; 5c674 <fputs@plt+0x5705c>
   5c630:	movw	r2, #2729	; 0xaa9
   5c634:	ldr	r1, [pc, #60]	; 5c678 <fputs@plt+0x57060>
   5c638:	ldr	r3, [pc, #60]	; 5c67c <fputs@plt+0x57064>
   5c63c:	add	r0, pc, r0
   5c640:	add	r1, pc, r1
   5c644:	add	r3, pc, r3
   5c648:	bl	76bb0 <fputs@plt+0x71598>
   5c64c:	ldr	r0, [pc, #44]	; 5c680 <fputs@plt+0x57068>
   5c650:	movw	r2, #2728	; 0xaa8
   5c654:	ldr	r1, [pc, #40]	; 5c684 <fputs@plt+0x5706c>
   5c658:	ldr	r3, [pc, #40]	; 5c688 <fputs@plt+0x57070>
   5c65c:	add	r0, pc, r0
   5c660:	add	r1, pc, r1
   5c664:	add	r3, pc, r3
   5c668:	bl	76bb0 <fputs@plt+0x71598>
   5c66c:	ldrdeq	r4, [r5], -ip
   5c670:	andeq	r0, r0, r0, asr #8
   5c674:	andeq	r3, r3, r8, ror #18
   5c678:			; <UNDEFINED> instruction: 0x000342b0
   5c67c:	andeq	r4, r3, r8, lsl r2
   5c680:	andeq	r3, r3, ip, lsl #19
   5c684:	muleq	r3, r0, r2
   5c688:	strdeq	r4, [r3], -r8
   5c68c:	ldr	r3, [pc, #496]	; 5c884 <fputs@plt+0x5726c>
   5c690:	ldr	ip, [pc, #496]	; 5c888 <fputs@plt+0x57270>
   5c694:	add	r3, pc, r3
   5c698:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c69c:	subs	r6, r0, #0
   5c6a0:	ldr	ip, [r3, ip]
   5c6a4:	sub	sp, sp, #28
   5c6a8:	mov	r8, r1
   5c6ac:	mov	r9, r2
   5c6b0:	ldr	r3, [ip]
   5c6b4:	str	ip, [sp, #12]
   5c6b8:	str	r3, [sp, #20]
   5c6bc:	beq	5c80c <fputs@plt+0x571f4>
   5c6c0:	bl	58c78 <fputs@plt+0x53660>
   5c6c4:	subs	fp, r0, #0
   5c6c8:	bne	5c85c <fputs@plt+0x57244>
   5c6cc:	cmp	r8, #0
   5c6d0:	beq	5c834 <fputs@plt+0x5721c>
   5c6d4:	cmp	r9, #0
   5c6d8:	beq	5c7e4 <fputs@plt+0x571cc>
   5c6dc:	ldr	r7, [r6, #88]	; 0x58
   5c6e0:	cmp	r7, #0
   5c6e4:	beq	5c7d8 <fputs@plt+0x571c0>
   5c6e8:	ldrd	r2, [r7, #176]	; 0xb0
   5c6ec:	orrs	r1, r2, r3
   5c6f0:	beq	5c7d8 <fputs@plt+0x571c0>
   5c6f4:	add	sl, sp, #16
   5c6f8:	mov	r0, r7
   5c6fc:	str	sl, [sp]
   5c700:	mov	r1, #3
   5c704:	bl	5ded8 <fputs@plt+0x588c0>
   5c708:	cmp	r0, #0
   5c70c:	blt	5c738 <fputs@plt+0x57120>
   5c710:	ldr	r3, [sp, #16]
   5c714:	mov	r0, r3
   5c718:	str	r3, [sp, #8]
   5c71c:	bl	5ede0 <fputs@plt+0x597c8>
   5c720:	ldrd	r4, [r6, #96]	; 0x60
   5c724:	ldr	r3, [sp, #8]
   5c728:	cmp	r1, r5
   5c72c:	cmpeq	r0, r4
   5c730:	movls	r0, fp
   5c734:	bhi	5c754 <fputs@plt+0x5713c>
   5c738:	ldr	r1, [sp, #12]
   5c73c:	ldr	r2, [sp, #20]
   5c740:	ldr	r3, [r1]
   5c744:	cmp	r2, r3
   5c748:	bne	5c7e0 <fputs@plt+0x571c8>
   5c74c:	add	sp, sp, #28
   5c750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c754:	add	lr, r3, r4, lsl #4
   5c758:	add	r2, r4, #4
   5c75c:	mov	r0, r7
   5c760:	mov	r1, #1
   5c764:	ldr	r4, [lr, #72]!	; 0x48
   5c768:	add	fp, r3, r2, lsl #4
   5c76c:	ldr	r2, [r3, r2, lsl #4]
   5c770:	ldr	r3, [fp, #4]
   5c774:	ldr	r5, [lr, #4]
   5c778:	str	sl, [sp]
   5c77c:	bl	5ded8 <fputs@plt+0x588c0>
   5c780:	cmp	r0, #0
   5c784:	blt	5c738 <fputs@plt+0x57120>
   5c788:	ldr	r2, [sp, #16]
   5c78c:	ldr	r0, [r2, #16]
   5c790:	ldr	r1, [r2, #20]
   5c794:	cmp	r1, r5
   5c798:	cmpeq	r0, r4
   5c79c:	mvnne	r0, #73	; 0x49
   5c7a0:	bne	5c738 <fputs@plt+0x57120>
   5c7a4:	str	r9, [sp]
   5c7a8:	mov	r1, r7
   5c7ac:	mov	r3, r8
   5c7b0:	add	r0, r6, #176	; 0xb0
   5c7b4:	bl	5a568 <fputs@plt+0x54f50>
   5c7b8:	cmp	r0, #0
   5c7bc:	blt	5c738 <fputs@plt+0x57120>
   5c7c0:	ldrd	r2, [r6, #96]	; 0x60
   5c7c4:	mov	r0, #1
   5c7c8:	adds	r2, r2, #1
   5c7cc:	adc	r3, r3, #0
   5c7d0:	strd	r2, [r6, #96]	; 0x60
   5c7d4:	b	5c738 <fputs@plt+0x57120>
   5c7d8:	mvn	r0, #98	; 0x62
   5c7dc:	b	5c738 <fputs@plt+0x57120>
   5c7e0:	bl	524c <__stack_chk_fail@plt>
   5c7e4:	ldr	r0, [pc, #160]	; 5c88c <fputs@plt+0x57274>
   5c7e8:	movw	r2, #2133	; 0x855
   5c7ec:	ldr	r1, [pc, #156]	; 5c890 <fputs@plt+0x57278>
   5c7f0:	ldr	r3, [pc, #156]	; 5c894 <fputs@plt+0x5727c>
   5c7f4:	add	r0, pc, r0
   5c7f8:	add	r1, pc, r1
   5c7fc:	add	r3, pc, r3
   5c800:	bl	76ea0 <fputs@plt+0x71888>
   5c804:	mvn	r0, #21
   5c808:	b	5c738 <fputs@plt+0x57120>
   5c80c:	ldr	r0, [pc, #132]	; 5c898 <fputs@plt+0x57280>
   5c810:	movw	r2, #2130	; 0x852
   5c814:	ldr	r1, [pc, #128]	; 5c89c <fputs@plt+0x57284>
   5c818:	ldr	r3, [pc, #128]	; 5c8a0 <fputs@plt+0x57288>
   5c81c:	add	r0, pc, r0
   5c820:	add	r1, pc, r1
   5c824:	add	r3, pc, r3
   5c828:	bl	76ea0 <fputs@plt+0x71888>
   5c82c:	mvn	r0, #21
   5c830:	b	5c738 <fputs@plt+0x57120>
   5c834:	ldr	r0, [pc, #104]	; 5c8a4 <fputs@plt+0x5728c>
   5c838:	movw	r2, #2132	; 0x854
   5c83c:	ldr	r1, [pc, #100]	; 5c8a8 <fputs@plt+0x57290>
   5c840:	ldr	r3, [pc, #100]	; 5c8ac <fputs@plt+0x57294>
   5c844:	add	r0, pc, r0
   5c848:	add	r1, pc, r1
   5c84c:	add	r3, pc, r3
   5c850:	bl	76ea0 <fputs@plt+0x71888>
   5c854:	mvn	r0, #21
   5c858:	b	5c738 <fputs@plt+0x57120>
   5c85c:	ldr	r0, [pc, #76]	; 5c8b0 <fputs@plt+0x57298>
   5c860:	movw	r2, #2131	; 0x853
   5c864:	ldr	r1, [pc, #72]	; 5c8b4 <fputs@plt+0x5729c>
   5c868:	ldr	r3, [pc, #72]	; 5c8b8 <fputs@plt+0x572a0>
   5c86c:	add	r0, pc, r0
   5c870:	add	r1, pc, r1
   5c874:	add	r3, pc, r3
   5c878:	bl	76ea0 <fputs@plt+0x71888>
   5c87c:	mvn	r0, #9
   5c880:	b	5c738 <fputs@plt+0x57120>
   5c884:	andeq	r4, r5, r4, ror #9
   5c888:	andeq	r0, r0, r0, asr #8
   5c88c:	andeq	r6, r3, r4, lsl r6
   5c890:	strdeq	r4, [r3], -r8
   5c894:	andeq	r4, r3, r4, lsr #26
   5c898:	andeq	r3, r3, r8, lsl #15
   5c89c:	ldrdeq	r4, [r3], -r0
   5c8a0:	strdeq	r4, [r3], -ip
   5c8a4:			; <UNDEFINED> instruction: 0x000317bc
   5c8a8:	andeq	r4, r3, r8, lsr #1
   5c8ac:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   5c8b0:	ldrdeq	r4, [r3], -ip
   5c8b4:	andeq	r4, r3, r0, lsl #1
   5c8b8:	andeq	r4, r3, ip, lsr #25
   5c8bc:	cmp	r0, #0
   5c8c0:	movne	r2, #0
   5c8c4:	movne	r3, #0
   5c8c8:	strdne	r2, [r0, #96]	; 0x60
   5c8cc:	bx	lr
   5c8d0:	push	{r4, lr}
   5c8d4:	subs	r4, r0, #0
   5c8d8:	sub	sp, sp, #8
   5c8dc:	beq	5c9d8 <fputs@plt+0x573c0>
   5c8e0:	bl	58c78 <fputs@plt+0x53660>
   5c8e4:	cmp	r0, #0
   5c8e8:	bne	5c9b0 <fputs@plt+0x57398>
   5c8ec:	ldr	r0, [r4, #120]	; 0x78
   5c8f0:	cmp	r0, #0
   5c8f4:	blt	5c900 <fputs@plt+0x572e8>
   5c8f8:	add	sp, sp, #8
   5c8fc:	pop	{r4, pc}
   5c900:	mov	r0, #2048	; 0x800
   5c904:	movt	r0, #8
   5c908:	bl	5144 <inotify_init1@plt>
   5c90c:	cmp	r0, #0
   5c910:	str	r0, [r4, #120]	; 0x78
   5c914:	blt	5c998 <fputs@plt+0x57380>
   5c918:	ldr	r0, [r4, #184]	; 0xb8
   5c91c:	cmp	r0, #0
   5c920:	beq	5c980 <fputs@plt+0x57368>
   5c924:	bl	77b7c <fputs@plt+0x72564>
   5c928:	cmp	r0, #6
   5c92c:	bgt	5c94c <fputs@plt+0x57334>
   5c930:	mov	r0, r4
   5c934:	bl	5a654 <fputs@plt+0x5503c>
   5c938:	cmp	r0, #0
   5c93c:	blt	5c8f8 <fputs@plt+0x572e0>
   5c940:	ldr	r0, [r4, #120]	; 0x78
   5c944:	add	sp, sp, #8
   5c948:	pop	{r4, pc}
   5c94c:	ldr	lr, [pc, #172]	; 5ca00 <fputs@plt+0x573e8>
   5c950:	mov	r1, #0
   5c954:	ldr	ip, [pc, #168]	; 5ca04 <fputs@plt+0x573ec>
   5c958:	movw	r3, #2200	; 0x898
   5c95c:	ldr	r2, [pc, #164]	; 5ca08 <fputs@plt+0x573f0>
   5c960:	add	lr, pc, lr
   5c964:	add	ip, pc, ip
   5c968:	str	lr, [sp]
   5c96c:	add	r2, pc, r2
   5c970:	str	ip, [sp, #4]
   5c974:	mov	r0, #7
   5c978:	bl	76de4 <fputs@plt+0x717cc>
   5c97c:	b	5c930 <fputs@plt+0x57318>
   5c980:	bl	72810 <fputs@plt+0x6d1f8>
   5c984:	cmp	r0, #0
   5c988:	str	r0, [r4, #184]	; 0xb8
   5c98c:	bne	5c924 <fputs@plt+0x5730c>
   5c990:	mvn	r0, #11
   5c994:	b	5c8f8 <fputs@plt+0x572e0>
   5c998:	bl	55b8 <__errno_location@plt>
   5c99c:	ldr	r0, [r0]
   5c9a0:	rsb	r0, r0, #0
   5c9a4:	cmp	r0, #0
   5c9a8:	blt	5c8f8 <fputs@plt+0x572e0>
   5c9ac:	b	5c924 <fputs@plt+0x5730c>
   5c9b0:	ldr	r0, [pc, #84]	; 5ca0c <fputs@plt+0x573f4>
   5c9b4:	movw	r2, #2191	; 0x88f
   5c9b8:	ldr	r1, [pc, #80]	; 5ca10 <fputs@plt+0x573f8>
   5c9bc:	ldr	r3, [pc, #80]	; 5ca14 <fputs@plt+0x573fc>
   5c9c0:	add	r0, pc, r0
   5c9c4:	add	r1, pc, r1
   5c9c8:	add	r3, pc, r3
   5c9cc:	bl	76ea0 <fputs@plt+0x71888>
   5c9d0:	mvn	r0, #9
   5c9d4:	b	5c8f8 <fputs@plt+0x572e0>
   5c9d8:	ldr	r0, [pc, #56]	; 5ca18 <fputs@plt+0x57400>
   5c9dc:	movw	r2, #2190	; 0x88e
   5c9e0:	ldr	r1, [pc, #52]	; 5ca1c <fputs@plt+0x57404>
   5c9e4:	ldr	r3, [pc, #52]	; 5ca20 <fputs@plt+0x57408>
   5c9e8:	add	r0, pc, r0
   5c9ec:	add	r1, pc, r1
   5c9f0:	add	r3, pc, r3
   5c9f4:	bl	76ea0 <fputs@plt+0x71888>
   5c9f8:	mvn	r0, #21
   5c9fc:	b	5c8f8 <fputs@plt+0x572e0>
   5ca00:	andeq	r4, r3, r0, ror sl
   5ca04:	andeq	r4, r3, r0, lsl #13
   5ca08:	andeq	r3, r3, r4, lsl #31
   5ca0c:	andeq	r4, r3, r8, lsl #7
   5ca10:	andeq	r3, r3, ip, lsr #30
   5ca14:	andeq	r4, r3, r4, asr #18
   5ca18:			; <UNDEFINED> instruction: 0x000335bc
   5ca1c:	andeq	r3, r3, r4, lsl #30
   5ca20:	andeq	r4, r3, ip, lsl r9
   5ca24:	push	{r4, r5, r6, lr}
   5ca28:	subs	r4, r0, #0
   5ca2c:	mov	r6, r1
   5ca30:	beq	5cae8 <fputs@plt+0x574d0>
   5ca34:	bl	58c78 <fputs@plt+0x53660>
   5ca38:	cmp	r0, #0
   5ca3c:	bne	5cac0 <fputs@plt+0x574a8>
   5ca40:	cmp	r6, #0
   5ca44:	beq	5ca98 <fputs@plt+0x57480>
   5ca48:	mov	r0, r4
   5ca4c:	bl	5c8d0 <fputs@plt+0x572b8>
   5ca50:	cmp	r0, #0
   5ca54:	poplt	{r4, r5, r6, pc}
   5ca58:	ldrb	r0, [r4, #172]	; 0xac
   5ca5c:	cmp	r0, #0
   5ca60:	beq	5ca88 <fputs@plt+0x57470>
   5ca64:	ldrd	r4, [r4, #136]	; 0x88
   5ca68:	movw	r2, #33920	; 0x8480
   5ca6c:	movt	r2, #30
   5ca70:	mov	r3, #0
   5ca74:	adds	r2, r2, r4
   5ca78:	mov	r0, #1
   5ca7c:	adc	r3, r3, r5
   5ca80:	strd	r2, [r6]
   5ca84:	pop	{r4, r5, r6, pc}
   5ca88:	mvn	r2, #0
   5ca8c:	mvn	r3, #0
   5ca90:	strd	r2, [r6]
   5ca94:	pop	{r4, r5, r6, pc}
   5ca98:	ldr	r0, [pc, #112]	; 5cb10 <fputs@plt+0x574f8>
   5ca9c:	movw	r2, #2228	; 0x8b4
   5caa0:	ldr	r1, [pc, #108]	; 5cb14 <fputs@plt+0x574fc>
   5caa4:	ldr	r3, [pc, #108]	; 5cb18 <fputs@plt+0x57500>
   5caa8:	add	r0, pc, r0
   5caac:	add	r1, pc, r1
   5cab0:	add	r3, pc, r3
   5cab4:	bl	76ea0 <fputs@plt+0x71888>
   5cab8:	mvn	r0, #21
   5cabc:	pop	{r4, r5, r6, pc}
   5cac0:	ldr	r0, [pc, #84]	; 5cb1c <fputs@plt+0x57504>
   5cac4:	movw	r2, #2227	; 0x8b3
   5cac8:	ldr	r1, [pc, #80]	; 5cb20 <fputs@plt+0x57508>
   5cacc:	ldr	r3, [pc, #80]	; 5cb24 <fputs@plt+0x5750c>
   5cad0:	add	r0, pc, r0
   5cad4:	add	r1, pc, r1
   5cad8:	add	r3, pc, r3
   5cadc:	bl	76ea0 <fputs@plt+0x71888>
   5cae0:	mvn	r0, #9
   5cae4:	pop	{r4, r5, r6, pc}
   5cae8:	ldr	r0, [pc, #56]	; 5cb28 <fputs@plt+0x57510>
   5caec:	movw	r2, #2226	; 0x8b2
   5caf0:	ldr	r1, [pc, #52]	; 5cb2c <fputs@plt+0x57514>
   5caf4:	ldr	r3, [pc, #52]	; 5cb30 <fputs@plt+0x57518>
   5caf8:	add	r0, pc, r0
   5cafc:	add	r1, pc, r1
   5cb00:	add	r3, pc, r3
   5cb04:	bl	76ea0 <fputs@plt+0x71888>
   5cb08:	mvn	r0, #21
   5cb0c:	pop	{r4, r5, r6, pc}
   5cb10:	andeq	fp, r2, r8, ror #15
   5cb14:	andeq	r3, r3, r4, asr #28
   5cb18:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   5cb1c:	andeq	r4, r3, r8, ror r2
   5cb20:	andeq	r3, r3, ip, lsl lr
   5cb24:	andeq	r4, r3, ip, asr #21
   5cb28:	andeq	r3, r3, ip, lsr #9
   5cb2c:	strdeq	r3, [r3], -r4
   5cb30:	andeq	r4, r3, r4, lsr #21
   5cb34:	ldr	r3, [pc, #1372]	; 5d098 <fputs@plt+0x57a80>
   5cb38:	ldr	r2, [pc, #1372]	; 5d09c <fputs@plt+0x57a84>
   5cb3c:	add	r3, pc, r3
   5cb40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cb44:	subs	r4, r0, #0
   5cb48:	ldr	r2, [r3, r2]
   5cb4c:	sub	sp, sp, #364	; 0x16c
   5cb50:	ldr	r3, [r2]
   5cb54:	str	r2, [sp, #36]	; 0x24
   5cb58:	str	r3, [sp, #356]	; 0x164
   5cb5c:	beq	5d06c <fputs@plt+0x57a54>
   5cb60:	bl	58c78 <fputs@plt+0x53660>
   5cb64:	subs	r5, r0, #0
   5cb68:	bne	5d044 <fputs@plt+0x57a2c>
   5cb6c:	ldr	r3, [r4, #120]	; 0x78
   5cb70:	cmp	r3, #0
   5cb74:	blt	5d020 <fputs@plt+0x57a08>
   5cb78:	ldr	r1, [pc, #1312]	; 5d0a0 <fputs@plt+0x57a88>
   5cb7c:	mov	r0, #1
   5cb80:	ldr	r8, [pc, #1308]	; 5d0a4 <fputs@plt+0x57a8c>
   5cb84:	add	r1, pc, r1
   5cb88:	str	r1, [sp, #40]	; 0x28
   5cb8c:	bl	6ff34 <fputs@plt+0x6a91c>
   5cb90:	ldr	r2, [pc, #1296]	; 5d0a8 <fputs@plt+0x57a90>
   5cb94:	ldr	r3, [r4, #124]	; 0x7c
   5cb98:	add	r8, pc, r8
   5cb9c:	add	r2, pc, r2
   5cba0:	str	r2, [sp, #44]	; 0x2c
   5cba4:	add	r2, sp, #84	; 0x54
   5cba8:	str	r2, [sp, #28]
   5cbac:	ldr	r2, [pc, #1272]	; 5d0ac <fputs@plt+0x57a94>
   5cbb0:	str	r3, [r4, #128]	; 0x80
   5cbb4:	add	r2, pc, r2
   5cbb8:	str	r2, [sp, #48]	; 0x30
   5cbbc:	ldr	r2, [pc, #1260]	; 5d0b0 <fputs@plt+0x57a98>
   5cbc0:	add	r2, pc, r2
   5cbc4:	str	r2, [sp, #32]
   5cbc8:	ldr	r2, [pc, #1252]	; 5d0b4 <fputs@plt+0x57a9c>
   5cbcc:	add	r2, pc, r2
   5cbd0:	str	r2, [sp, #52]	; 0x34
   5cbd4:	strd	r0, [r4, #136]	; 0x88
   5cbd8:	ldr	r0, [r4, #120]	; 0x78
   5cbdc:	add	r1, sp, #84	; 0x54
   5cbe0:	mov	r2, #272	; 0x110
   5cbe4:	bl	4e74 <read@plt>
   5cbe8:	cmp	r0, #0
   5cbec:	blt	5cfe4 <fputs@plt+0x579cc>
   5cbf0:	add	r3, sp, #84	; 0x54
   5cbf4:	ldr	r1, [sp, #28]
   5cbf8:	add	r7, r3, r0
   5cbfc:	cmp	r7, r1
   5cc00:	addhi	r6, sp, #84	; 0x54
   5cc04:	bls	5cc74 <fputs@plt+0x5765c>
   5cc08:	ldr	r3, [r6, #4]
   5cc0c:	tst	r3, #16384	; 0x4000
   5cc10:	bne	5cc7c <fputs@plt+0x57664>
   5cc14:	ldr	r0, [r4, #184]	; 0xb8
   5cc18:	ldr	r1, [r6]
   5cc1c:	bl	72bc0 <fputs@plt+0x6d5a8>
   5cc20:	subs	sl, r0, #0
   5cc24:	beq	5cf74 <fputs@plt+0x5795c>
   5cc28:	ldr	r9, [r6, #4]
   5cc2c:	tst	r9, #1073741824	; 0x40000000
   5cc30:	beq	5ce54 <fputs@plt+0x5783c>
   5cc34:	ldrb	r3, [sl, #8]
   5cc38:	cmp	r3, #0
   5cc3c:	bne	5cf24 <fputs@plt+0x5790c>
   5cc40:	ldr	r5, [r6, #12]
   5cc44:	cmp	r5, #0
   5cc48:	bne	5ce1c <fputs@plt+0x57804>
   5cc4c:	tst	r9, #11264	; 0x2c00
   5cc50:	beq	5ce1c <fputs@plt+0x57804>
   5cc54:	mov	r1, sl
   5cc58:	mov	r0, r4
   5cc5c:	bl	587dc <fputs@plt+0x531c4>
   5cc60:	ldr	r5, [r6, #12]
   5cc64:	add	r5, r5, #16
   5cc68:	add	r6, r6, r5
   5cc6c:	cmp	r6, r7
   5cc70:	bcc	5ce2c <fputs@plt+0x57814>
   5cc74:	mov	r5, #1
   5cc78:	b	5cbd8 <fputs@plt+0x575c0>
   5cc7c:	bl	77b7c <fputs@plt+0x72564>
   5cc80:	cmp	r0, #6
   5cc84:	bgt	5cef0 <fputs@plt+0x578d8>
   5cc88:	ldr	r3, [r4, #144]	; 0x90
   5cc8c:	mov	r0, r4
   5cc90:	add	r5, sp, #56	; 0x38
   5cc94:	ldr	fp, [pc, #1052]	; 5d0b8 <fputs@plt+0x57aa0>
   5cc98:	add	r3, r3, #1
   5cc9c:	str	r3, [r4, #144]	; 0x90
   5cca0:	bl	5a654 <fputs@plt+0x5503c>
   5cca4:	mov	r3, #0
   5cca8:	mov	r2, r3
   5ccac:	mov	r1, r5
   5ccb0:	ldr	r0, [r4, #8]
   5ccb4:	add	fp, pc, fp
   5ccb8:	str	r3, [sp, #60]	; 0x3c
   5ccbc:	mvn	r3, #1
   5ccc0:	str	r3, [sp, #56]	; 0x38
   5ccc4:	bl	72778 <fputs@plt+0x6d160>
   5ccc8:	ldr	sl, [pc, #1004]	; 5d0bc <fputs@plt+0x57aa4>
   5cccc:	add	sl, pc, sl
   5ccd0:	subs	r9, r0, #0
   5ccd4:	bne	5cd00 <fputs@plt+0x576e8>
   5ccd8:	b	5cd44 <fputs@plt+0x5772c>
   5ccdc:	mov	r1, r9
   5cce0:	mov	r0, r4
   5cce4:	bl	58698 <fputs@plt+0x53080>
   5cce8:	ldr	r0, [r4, #8]
   5ccec:	mov	r1, r5
   5ccf0:	mov	r2, #0
   5ccf4:	bl	72778 <fputs@plt+0x6d160>
   5ccf8:	subs	r9, r0, #0
   5ccfc:	beq	5cd44 <fputs@plt+0x5772c>
   5cd00:	ldr	r2, [r9, #336]	; 0x150
   5cd04:	ldr	r3, [r4, #144]	; 0x90
   5cd08:	cmp	r2, r3
   5cd0c:	beq	5cce8 <fputs@plt+0x576d0>
   5cd10:	bl	77b7c <fputs@plt+0x72564>
   5cd14:	cmp	r0, #6
   5cd18:	ble	5ccdc <fputs@plt+0x576c4>
   5cd1c:	str	fp, [sp]
   5cd20:	mov	r1, #0
   5cd24:	str	sl, [sp, #4]
   5cd28:	mov	r2, r8
   5cd2c:	ldr	ip, [r9, #40]	; 0x28
   5cd30:	movw	r3, #2268	; 0x8dc
   5cd34:	mov	r0, #7
   5cd38:	str	ip, [sp, #8]
   5cd3c:	bl	76de4 <fputs@plt+0x717cc>
   5cd40:	b	5ccdc <fputs@plt+0x576c4>
   5cd44:	mov	r3, #0
   5cd48:	ldr	r0, [r4, #180]	; 0xb4
   5cd4c:	mov	r2, r3
   5cd50:	mov	r1, r5
   5cd54:	str	r3, [sp, #60]	; 0x3c
   5cd58:	mvn	r3, #1
   5cd5c:	str	r3, [sp, #56]	; 0x38
   5cd60:	bl	72778 <fputs@plt+0x6d160>
   5cd64:	subs	r9, r0, #0
   5cd68:	beq	5ce0c <fputs@plt+0x577f4>
   5cd6c:	ldr	fp, [pc, #844]	; 5d0c0 <fputs@plt+0x57aa8>
   5cd70:	ldr	r2, [pc, #844]	; 5d0c4 <fputs@plt+0x57aac>
   5cd74:	ldr	r3, [pc, #844]	; 5d0c8 <fputs@plt+0x57ab0>
   5cd78:	add	fp, pc, fp
   5cd7c:	add	r2, pc, r2
   5cd80:	str	r2, [sp, #20]
   5cd84:	add	r3, pc, r3
   5cd88:	str	r3, [sp, #24]
   5cd8c:	b	5cdb4 <fputs@plt+0x5779c>
   5cd90:	mov	r1, r9
   5cd94:	mov	r0, r4
   5cd98:	bl	587dc <fputs@plt+0x531c4>
   5cd9c:	ldr	r0, [r4, #180]	; 0xb4
   5cda0:	mov	r1, r5
   5cda4:	mov	r2, #0
   5cda8:	bl	72778 <fputs@plt+0x6d160>
   5cdac:	subs	r9, r0, #0
   5cdb0:	beq	5ce0c <fputs@plt+0x577f4>
   5cdb4:	ldr	r2, [r9, #12]
   5cdb8:	ldr	r3, [r4, #144]	; 0x90
   5cdbc:	cmp	r2, r3
   5cdc0:	beq	5cd9c <fputs@plt+0x57784>
   5cdc4:	ldrb	sl, [r9, #8]
   5cdc8:	cmp	sl, #0
   5cdcc:	bne	5cd9c <fputs@plt+0x57784>
   5cdd0:	bl	77b7c <fputs@plt+0x72564>
   5cdd4:	cmp	r0, #6
   5cdd8:	ble	5cd90 <fputs@plt+0x57778>
   5cddc:	ldr	r1, [sp, #20]
   5cde0:	movw	r3, #2280	; 0x8e8
   5cde4:	ldr	r2, [sp, #24]
   5cde8:	mov	r0, #7
   5cdec:	str	r1, [sp]
   5cdf0:	mov	r1, sl
   5cdf4:	str	r2, [sp, #4]
   5cdf8:	mov	r2, fp
   5cdfc:	ldr	ip, [sl, #40]	; 0x28
   5ce00:	str	ip, [sp, #8]
   5ce04:	bl	76de4 <fputs@plt+0x717cc>
   5ce08:	b	5cd90 <fputs@plt+0x57778>
   5ce0c:	bl	77b7c <fputs@plt+0x72564>
   5ce10:	cmp	r0, #6
   5ce14:	bgt	5ce70 <fputs@plt+0x57858>
   5ce18:	ldr	r5, [r6, #12]
   5ce1c:	add	r5, r5, #16
   5ce20:	add	r6, r6, r5
   5ce24:	cmp	r6, r7
   5ce28:	bcs	5cc74 <fputs@plt+0x5765c>
   5ce2c:	cmp	r6, #0
   5ce30:	bne	5cc08 <fputs@plt+0x575f0>
   5ce34:	ldr	r0, [pc, #656]	; 5d0cc <fputs@plt+0x57ab4>
   5ce38:	movw	r2, #2291	; 0x8f3
   5ce3c:	ldr	r1, [pc, #652]	; 5d0d0 <fputs@plt+0x57ab8>
   5ce40:	ldr	r3, [pc, #652]	; 5d0d4 <fputs@plt+0x57abc>
   5ce44:	add	r0, pc, r0
   5ce48:	add	r1, pc, r1
   5ce4c:	add	r3, pc, r3
   5ce50:	bl	76bb0 <fputs@plt+0x71598>
   5ce54:	ldr	r5, [r6, #12]
   5ce58:	cmp	r5, #0
   5ce5c:	bne	5cea8 <fputs@plt+0x57890>
   5ce60:	ldrb	r3, [sl, #8]
   5ce64:	cmp	r3, #0
   5ce68:	bne	5ce1c <fputs@plt+0x57804>
   5ce6c:	b	5cc44 <fputs@plt+0x5762c>
   5ce70:	ldr	r3, [pc, #608]	; 5d0d8 <fputs@plt+0x57ac0>
   5ce74:	mov	r0, #7
   5ce78:	ldr	ip, [pc, #604]	; 5d0dc <fputs@plt+0x57ac4>
   5ce7c:	mov	r1, #0
   5ce80:	ldr	r2, [pc, #600]	; 5d0e0 <fputs@plt+0x57ac8>
   5ce84:	add	r3, pc, r3
   5ce88:	add	ip, pc, ip
   5ce8c:	str	r3, [sp]
   5ce90:	add	r2, pc, r2
   5ce94:	movw	r3, #2284	; 0x8ec
   5ce98:	str	ip, [sp, #4]
   5ce9c:	bl	76de4 <fputs@plt+0x717cc>
   5cea0:	ldr	r5, [r6, #12]
   5cea4:	b	5ce1c <fputs@plt+0x57804>
   5cea8:	add	fp, r6, #16
   5ceac:	ldr	r1, [sp, #32]
   5ceb0:	mov	r0, fp
   5ceb4:	bl	65bb8 <fputs@plt+0x605a0>
   5ceb8:	cmp	r0, #0
   5cebc:	beq	5cfcc <fputs@plt+0x579b4>
   5cec0:	movw	r3, #390	; 0x186
   5cec4:	and	r3, r9, r3
   5cec8:	cmp	r3, #0
   5cecc:	bne	5cfb4 <fputs@plt+0x5799c>
   5ced0:	tst	r9, #8768	; 0x2240
   5ced4:	beq	5ce1c <fputs@plt+0x57804>
   5ced8:	ldr	r1, [sl]
   5cedc:	mov	r2, fp
   5cee0:	mov	r0, r4
   5cee4:	bl	58918 <fputs@plt+0x53300>
   5cee8:	ldr	r5, [r6, #12]
   5ceec:	b	5ce1c <fputs@plt+0x57804>
   5cef0:	ldr	r3, [pc, #492]	; 5d0e4 <fputs@plt+0x57acc>
   5cef4:	mov	r1, #0
   5cef8:	ldr	ip, [pc, #488]	; 5d0e8 <fputs@plt+0x57ad0>
   5cefc:	mov	r0, #7
   5cf00:	ldr	r2, [pc, #484]	; 5d0ec <fputs@plt+0x57ad4>
   5cf04:	add	r3, pc, r3
   5cf08:	add	ip, pc, ip
   5cf0c:	str	r3, [sp]
   5cf10:	add	r2, pc, r2
   5cf14:	movw	r3, #2258	; 0x8d2
   5cf18:	str	ip, [sp, #4]
   5cf1c:	bl	76de4 <fputs@plt+0x717cc>
   5cf20:	b	5cc88 <fputs@plt+0x57670>
   5cf24:	ldr	r5, [r6, #12]
   5cf28:	cmp	r5, #0
   5cf2c:	beq	5ce1c <fputs@plt+0x57804>
   5cf30:	add	r5, r6, #16
   5cf34:	add	r1, sp, #64	; 0x40
   5cf38:	mov	r0, r5
   5cf3c:	bl	526c8 <fputs@plt+0x4d0b0>
   5cf40:	cmp	r0, #0
   5cf44:	blt	5ce18 <fputs@plt+0x57800>
   5cf48:	ldr	r2, [r6, #4]
   5cf4c:	movw	r3, #390	; 0x186
   5cf50:	and	r3, r2, r3
   5cf54:	cmp	r3, #0
   5cf58:	beq	5ce18 <fputs@plt+0x57800>
   5cf5c:	mov	r2, r5
   5cf60:	ldr	r1, [sl]
   5cf64:	mov	r0, r4
   5cf68:	bl	599a0 <fputs@plt+0x54388>
   5cf6c:	ldr	r5, [r6, #12]
   5cf70:	b	5ce1c <fputs@plt+0x57804>
   5cf74:	ldr	r3, [r6, #4]
   5cf78:	ands	r5, r3, #32768	; 0x8000
   5cf7c:	bne	5ce18 <fputs@plt+0x57800>
   5cf80:	bl	77b7c <fputs@plt+0x72564>
   5cf84:	cmp	r0, #6
   5cf88:	ble	5ce18 <fputs@plt+0x57800>
   5cf8c:	ldr	r3, [sp, #44]	; 0x2c
   5cf90:	mov	r1, r5
   5cf94:	ldr	r2, [sp, #48]	; 0x30
   5cf98:	mov	r0, #7
   5cf9c:	str	r3, [sp]
   5cfa0:	movw	r3, #2335	; 0x91f
   5cfa4:	str	r2, [sp, #4]
   5cfa8:	ldr	r2, [sp, #40]	; 0x28
   5cfac:	bl	76de4 <fputs@plt+0x717cc>
   5cfb0:	b	5ce18 <fputs@plt+0x57800>
   5cfb4:	ldr	r1, [sl]
   5cfb8:	mov	r2, fp
   5cfbc:	mov	r0, r4
   5cfc0:	bl	596c8 <fputs@plt+0x540b0>
   5cfc4:	ldr	r5, [r6, #12]
   5cfc8:	b	5ce1c <fputs@plt+0x57804>
   5cfcc:	mov	r0, fp
   5cfd0:	ldr	r1, [sp, #52]	; 0x34
   5cfd4:	bl	65bb8 <fputs@plt+0x605a0>
   5cfd8:	cmp	r0, #0
   5cfdc:	bne	5cec0 <fputs@plt+0x578a8>
   5cfe0:	b	5ce60 <fputs@plt+0x57848>
   5cfe4:	bl	55b8 <__errno_location@plt>
   5cfe8:	ldr	r0, [r0]
   5cfec:	cmp	r0, #11
   5cff0:	cmpne	r0, #4
   5cff4:	rsbne	r0, r0, #0
   5cff8:	beq	5d018 <fputs@plt+0x57a00>
   5cffc:	ldr	r1, [sp, #36]	; 0x24
   5d000:	ldr	r2, [sp, #356]	; 0x164
   5d004:	ldr	r3, [r1]
   5d008:	cmp	r2, r3
   5d00c:	bne	5d094 <fputs@plt+0x57a7c>
   5d010:	add	sp, sp, #364	; 0x16c
   5d014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d018:	cmp	r5, #0
   5d01c:	bne	5d028 <fputs@plt+0x57a10>
   5d020:	mov	r0, r5
   5d024:	b	5cffc <fputs@plt+0x579e4>
   5d028:	ldr	r0, [r4, #128]	; 0x80
   5d02c:	ldr	r3, [r4, #124]	; 0x7c
   5d030:	cmp	r3, r0
   5d034:	str	r3, [r4, #128]	; 0x80
   5d038:	moveq	r0, #1
   5d03c:	movne	r0, #2
   5d040:	b	5cffc <fputs@plt+0x579e4>
   5d044:	ldr	r0, [pc, #164]	; 5d0f0 <fputs@plt+0x57ad8>
   5d048:	movw	r2, #2353	; 0x931
   5d04c:	ldr	r1, [pc, #160]	; 5d0f4 <fputs@plt+0x57adc>
   5d050:	ldr	r3, [pc, #160]	; 5d0f8 <fputs@plt+0x57ae0>
   5d054:	add	r0, pc, r0
   5d058:	add	r1, pc, r1
   5d05c:	add	r3, pc, r3
   5d060:	bl	76ea0 <fputs@plt+0x71888>
   5d064:	mvn	r0, #9
   5d068:	b	5cffc <fputs@plt+0x579e4>
   5d06c:	ldr	r0, [pc, #136]	; 5d0fc <fputs@plt+0x57ae4>
   5d070:	mov	r2, #2352	; 0x930
   5d074:	ldr	r1, [pc, #132]	; 5d100 <fputs@plt+0x57ae8>
   5d078:	ldr	r3, [pc, #132]	; 5d104 <fputs@plt+0x57aec>
   5d07c:	add	r0, pc, r0
   5d080:	add	r1, pc, r1
   5d084:	add	r3, pc, r3
   5d088:	bl	76ea0 <fputs@plt+0x71888>
   5d08c:	mvn	r0, #21
   5d090:	b	5cffc <fputs@plt+0x579e4>
   5d094:	bl	524c <__stack_chk_fail@plt>
   5d098:	andeq	r4, r5, ip, lsr r0
   5d09c:	andeq	r0, r0, r0, asr #8
   5d0a0:	andeq	r3, r3, ip, ror #26
   5d0a4:	andeq	r3, r3, r8, asr sp
   5d0a8:	andeq	r4, r3, r4, lsl #15
   5d0ac:	andeq	r4, r3, ip, lsr #10
   5d0b0:	andeq	r3, r3, r8, asr lr
   5d0b4:	andeq	r5, r3, r4, asr r0
   5d0b8:	andeq	r3, r3, r8, lsr #24
   5d0bc:	andeq	r4, r3, r0, lsl #7
   5d0c0:	andeq	r3, r3, r8, ror fp
   5d0c4:	andeq	r3, r3, r0, ror #22
   5d0c8:	andeq	r4, r3, r4, lsl #6
   5d0cc:	ldrdeq	ip, [r2], -r8
   5d0d0:	andeq	r3, r3, r8, lsr #21
   5d0d4:	andeq	r4, r3, r4, lsr #15
   5d0d8:	andeq	r3, r3, r8, asr sl
   5d0dc:	andeq	r4, r3, r0, asr #4
   5d0e0:	andeq	r3, r3, r0, ror #20
   5d0e4:	ldrdeq	r3, [r3], -r8
   5d0e8:	andeq	r4, r3, r4, lsl r1
   5d0ec:	andeq	r3, r3, r0, ror #19
   5d0f0:	strdeq	r3, [r3], -r4
   5d0f4:	muleq	r3, r8, r8
   5d0f8:	andeq	r4, r3, r0, lsl r4
   5d0fc:	andeq	r2, r3, r8, lsr #30
   5d100:	andeq	r3, r3, r0, ror r8
   5d104:	andeq	r4, r3, r8, ror #7
   5d108:	ldr	ip, [pc, #580]	; 5d354 <fputs@plt+0x57d3c>
   5d10c:	ldr	r1, [pc, #580]	; 5d358 <fputs@plt+0x57d40>
   5d110:	add	ip, pc, ip
   5d114:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d118:	mov	r5, r3
   5d11c:	ldr	r9, [ip, r1]
   5d120:	mov	r3, ip
   5d124:	sub	sp, sp, #32
   5d128:	subs	r8, r0, #0
   5d12c:	mov	r4, r2
   5d130:	ldr	r3, [r9]
   5d134:	str	r3, [sp, #28]
   5d138:	beq	5d32c <fputs@plt+0x57d14>
   5d13c:	bl	58c78 <fputs@plt+0x53660>
   5d140:	subs	r6, r0, #0
   5d144:	bne	5d304 <fputs@plt+0x57cec>
   5d148:	ldr	r3, [r8, #120]	; 0x78
   5d14c:	mov	r0, r8
   5d150:	cmp	r3, #0
   5d154:	blt	5d208 <fputs@plt+0x57bf0>
   5d158:	add	r1, sp, #16
   5d15c:	bl	5ca24 <fputs@plt+0x5740c>
   5d160:	cmp	r0, #0
   5d164:	blt	5d1f0 <fputs@plt+0x57bd8>
   5d168:	ldrd	r2, [sp, #16]
   5d16c:	mvn	r6, #0
   5d170:	mvn	r7, #0
   5d174:	cmp	r3, r7
   5d178:	cmpeq	r2, r6
   5d17c:	beq	5d1c4 <fputs@plt+0x57bac>
   5d180:	mov	r0, #1
   5d184:	bl	6ff34 <fputs@plt+0x6a91c>
   5d188:	ldrd	r2, [sp, #16]
   5d18c:	cmp	r1, r3
   5d190:	cmpeq	r0, r2
   5d194:	movcs	r2, #0
   5d198:	movcs	r3, #0
   5d19c:	bcc	5d2bc <fputs@plt+0x57ca4>
   5d1a0:	mvn	r0, #0
   5d1a4:	mvn	r1, #0
   5d1a8:	cmp	r5, r1
   5d1ac:	cmpeq	r4, r0
   5d1b0:	strd	r2, [sp, #16]
   5d1b4:	beq	5d2c8 <fputs@plt+0x57cb0>
   5d1b8:	cmp	r5, r3
   5d1bc:	cmpeq	r4, r2
   5d1c0:	bhi	5d2c8 <fputs@plt+0x57cb0>
   5d1c4:	ldr	r0, [r8, #120]	; 0x78
   5d1c8:	mov	r1, #1
   5d1cc:	mov	r2, r4
   5d1d0:	mov	r3, r5
   5d1d4:	bl	69470 <fputs@plt+0x63e58>
   5d1d8:	cmn	r0, #4
   5d1dc:	beq	5d1c4 <fputs@plt+0x57bac>
   5d1e0:	cmp	r0, #0
   5d1e4:	blt	5d1f0 <fputs@plt+0x57bd8>
   5d1e8:	mov	r0, r8
   5d1ec:	bl	5cb34 <fputs@plt+0x5751c>
   5d1f0:	ldr	r2, [sp, #28]
   5d1f4:	ldr	r3, [r9]
   5d1f8:	cmp	r2, r3
   5d1fc:	bne	5d300 <fputs@plt+0x57ce8>
   5d200:	add	sp, sp, #32
   5d204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d208:	bl	5c8d0 <fputs@plt+0x572b8>
   5d20c:	cmp	r0, #0
   5d210:	blt	5d1f0 <fputs@plt+0x57bd8>
   5d214:	add	r5, sp, #16
   5d218:	mov	r2, r6
   5d21c:	ldr	r0, [r8, #8]
   5d220:	mvn	r3, #1
   5d224:	mov	r1, r5
   5d228:	str	r6, [sp, #20]
   5d22c:	str	r3, [sp, #16]
   5d230:	bl	72778 <fputs@plt+0x6d160>
   5d234:	subs	r4, r0, #0
   5d238:	beq	5d2e4 <fputs@plt+0x57ccc>
   5d23c:	ldr	sl, [pc, #280]	; 5d35c <fputs@plt+0x57d44>
   5d240:	ldr	r7, [pc, #280]	; 5d360 <fputs@plt+0x57d48>
   5d244:	ldr	r6, [pc, #280]	; 5d364 <fputs@plt+0x57d4c>
   5d248:	add	sl, pc, sl
   5d24c:	add	r7, pc, r7
   5d250:	add	r6, pc, r6
   5d254:	b	5d270 <fputs@plt+0x57c58>
   5d258:	ldr	r0, [r8, #8]
   5d25c:	mov	r1, r5
   5d260:	mov	r2, #0
   5d264:	bl	72778 <fputs@plt+0x6d160>
   5d268:	subs	r4, r0, #0
   5d26c:	beq	5d2e4 <fputs@plt+0x57ccc>
   5d270:	mov	r0, r4
   5d274:	bl	5dd08 <fputs@plt+0x586f0>
   5d278:	cmn	r0, #43	; 0x2b
   5d27c:	beq	5d2d4 <fputs@plt+0x57cbc>
   5d280:	cmp	r0, #0
   5d284:	bge	5d258 <fputs@plt+0x57c40>
   5d288:	bl	77b7c <fputs@plt+0x72564>
   5d28c:	cmp	r0, #2
   5d290:	ble	5d258 <fputs@plt+0x57c40>
   5d294:	str	r7, [sp]
   5d298:	mov	r1, #0
   5d29c:	str	r6, [sp, #4]
   5d2a0:	mov	r2, sl
   5d2a4:	ldr	ip, [r4, #40]	; 0x28
   5d2a8:	movw	r3, #2405	; 0x965
   5d2ac:	mov	r0, #3
   5d2b0:	str	ip, [sp, #8]
   5d2b4:	bl	76de4 <fputs@plt+0x717cc>
   5d2b8:	b	5d258 <fputs@plt+0x57c40>
   5d2bc:	subs	r2, r2, r0
   5d2c0:	sbc	r3, r3, r1
   5d2c4:	b	5d1a0 <fputs@plt+0x57b88>
   5d2c8:	mov	r4, r2
   5d2cc:	mov	r5, r3
   5d2d0:	b	5d1c4 <fputs@plt+0x57bac>
   5d2d4:	mov	r1, r4
   5d2d8:	mov	r0, r8
   5d2dc:	bl	58698 <fputs@plt+0x53080>
   5d2e0:	b	5d258 <fputs@plt+0x57c40>
   5d2e4:	ldr	r0, [r8, #128]	; 0x80
   5d2e8:	ldr	r3, [r8, #124]	; 0x7c
   5d2ec:	cmp	r3, r0
   5d2f0:	str	r3, [r8, #128]	; 0x80
   5d2f4:	movne	r0, #2
   5d2f8:	moveq	r0, #1
   5d2fc:	b	5d1f0 <fputs@plt+0x57bd8>
   5d300:	bl	524c <__stack_chk_fail@plt>
   5d304:	ldr	r0, [pc, #92]	; 5d368 <fputs@plt+0x57d50>
   5d308:	movw	r2, #2386	; 0x952
   5d30c:	ldr	r1, [pc, #88]	; 5d36c <fputs@plt+0x57d54>
   5d310:	ldr	r3, [pc, #88]	; 5d370 <fputs@plt+0x57d58>
   5d314:	add	r0, pc, r0
   5d318:	add	r1, pc, r1
   5d31c:	add	r3, pc, r3
   5d320:	bl	76ea0 <fputs@plt+0x71888>
   5d324:	mvn	r0, #9
   5d328:	b	5d1f0 <fputs@plt+0x57bd8>
   5d32c:	ldr	r0, [pc, #64]	; 5d374 <fputs@plt+0x57d5c>
   5d330:	movw	r2, #2385	; 0x951
   5d334:	ldr	r1, [pc, #60]	; 5d378 <fputs@plt+0x57d60>
   5d338:	ldr	r3, [pc, #60]	; 5d37c <fputs@plt+0x57d64>
   5d33c:	add	r0, pc, r0
   5d340:	add	r1, pc, r1
   5d344:	add	r3, pc, r3
   5d348:	bl	76ea0 <fputs@plt+0x71888>
   5d34c:	mvn	r0, #21
   5d350:	b	5d1f0 <fputs@plt+0x57bd8>
   5d354:	andeq	r3, r5, r8, ror #20
   5d358:	andeq	r0, r0, r0, asr #8
   5d35c:	andeq	r3, r3, r8, lsr #13
   5d360:	andeq	r4, r3, r4, lsl r1
   5d364:	andeq	r3, r3, r8, lsr #29
   5d368:	andeq	r3, r3, r4, lsr sl
   5d36c:	ldrdeq	r3, [r3], -r8
   5d370:	andeq	r4, r3, ip, lsr #5
   5d374:	andeq	r2, r3, r8, ror #24
   5d378:			; <UNDEFINED> instruction: 0x000335b0
   5d37c:	andeq	r4, r3, r4, lsl #5
   5d380:	sub	sp, sp, #8
   5d384:	ldr	ip, [pc, #568]	; 5d5c4 <fputs@plt+0x57fac>
   5d388:	ldr	r1, [pc, #568]	; 5d5c8 <fputs@plt+0x57fb0>
   5d38c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d390:	sub	sp, sp, #68	; 0x44
   5d394:	add	ip, pc, ip
   5d398:	add	r4, sp, #104	; 0x68
   5d39c:	subs	r6, r0, #0
   5d3a0:	ldr	r8, [sp, #120]	; 0x78
   5d3a4:	stm	r4, {r2, r3}
   5d3a8:	mov	r3, ip
   5d3ac:	ldr	r1, [ip, r1]
   5d3b0:	ldr	r9, [sp, #124]	; 0x7c
   5d3b4:	ldr	r3, [r1]
   5d3b8:	str	r1, [sp, #28]
   5d3bc:	str	r3, [sp, #60]	; 0x3c
   5d3c0:	beq	5d4f0 <fputs@plt+0x57ed8>
   5d3c4:	bl	58c78 <fputs@plt+0x53660>
   5d3c8:	cmp	r0, #0
   5d3cc:	bne	5d54c <fputs@plt+0x57f34>
   5d3d0:	cmp	r8, #0
   5d3d4:	cmpeq	r9, #0
   5d3d8:	movne	ip, #0
   5d3dc:	moveq	ip, #1
   5d3e0:	beq	5d574 <fputs@plt+0x57f5c>
   5d3e4:	cmp	r8, r9
   5d3e8:	beq	5d59c <fputs@plt+0x57f84>
   5d3ec:	add	r7, sp, #52	; 0x34
   5d3f0:	ldr	r0, [r6, #8]
   5d3f4:	mov	r2, ip
   5d3f8:	mvn	r3, #1
   5d3fc:	mov	r1, r7
   5d400:	str	ip, [sp, #56]	; 0x38
   5d404:	str	r3, [sp, #52]	; 0x34
   5d408:	str	ip, [sp, #20]
   5d40c:	bl	72778 <fputs@plt+0x6d160>
   5d410:	ldr	ip, [sp, #20]
   5d414:	subs	r3, r0, #0
   5d418:	beq	5d540 <fputs@plt+0x57f28>
   5d41c:	add	fp, sp, #32
   5d420:	add	sl, sp, #40	; 0x28
   5d424:	add	r5, sp, #112	; 0x70
   5d428:	str	ip, [sp, #24]
   5d42c:	b	5d498 <fputs@plt+0x57e80>
   5d430:	cmp	r8, #0
   5d434:	beq	5d454 <fputs@plt+0x57e3c>
   5d438:	ldrd	r2, [r8]
   5d43c:	ldrd	r0, [sp, #32]
   5d440:	cmp	r3, r1
   5d444:	cmpeq	r2, r0
   5d448:	movhi	r2, r0
   5d44c:	movhi	r3, r1
   5d450:	strd	r2, [r8]
   5d454:	cmp	r9, #0
   5d458:	beq	5d478 <fputs@plt+0x57e60>
   5d45c:	ldrd	r0, [sp, #40]	; 0x28
   5d460:	ldrd	r2, [r9]
   5d464:	cmp	r3, r1
   5d468:	cmpeq	r2, r0
   5d46c:	movcc	r2, r0
   5d470:	movcc	r3, r1
   5d474:	strd	r2, [r9]
   5d478:	mov	r2, #1
   5d47c:	str	r2, [sp, #24]
   5d480:	ldr	r0, [r6, #8]
   5d484:	mov	r1, r7
   5d488:	mov	r2, #0
   5d48c:	bl	72778 <fputs@plt+0x6d160>
   5d490:	subs	r3, r0, #0
   5d494:	beq	5d538 <fputs@plt+0x57f20>
   5d498:	ldm	r5, {r0, r1}
   5d49c:	str	fp, [sp, #8]
   5d4a0:	str	sl, [sp, #12]
   5d4a4:	stm	sp, {r0, r1}
   5d4a8:	mov	r0, r3
   5d4ac:	ldm	r4, {r2, r3}
   5d4b0:	bl	61b4c <fputs@plt+0x5c534>
   5d4b4:	cmn	r0, #2
   5d4b8:	beq	5d480 <fputs@plt+0x57e68>
   5d4bc:	cmp	r0, #0
   5d4c0:	blt	5d514 <fputs@plt+0x57efc>
   5d4c4:	beq	5d480 <fputs@plt+0x57e68>
   5d4c8:	ldr	r1, [sp, #24]
   5d4cc:	cmp	r1, #0
   5d4d0:	bne	5d430 <fputs@plt+0x57e18>
   5d4d4:	cmp	r8, #0
   5d4d8:	ldrdne	r2, [sp, #32]
   5d4dc:	strdne	r2, [r8]
   5d4e0:	cmp	r9, #0
   5d4e4:	beq	5d478 <fputs@plt+0x57e60>
   5d4e8:	ldrd	r2, [sp, #40]	; 0x28
   5d4ec:	b	5d474 <fputs@plt+0x57e5c>
   5d4f0:	ldr	r0, [pc, #212]	; 5d5cc <fputs@plt+0x57fb4>
   5d4f4:	movw	r2, #2488	; 0x9b8
   5d4f8:	ldr	r1, [pc, #208]	; 5d5d0 <fputs@plt+0x57fb8>
   5d4fc:	ldr	r3, [pc, #208]	; 5d5d4 <fputs@plt+0x57fbc>
   5d500:	add	r0, pc, r0
   5d504:	add	r1, pc, r1
   5d508:	add	r3, pc, r3
   5d50c:	bl	76ea0 <fputs@plt+0x71888>
   5d510:	mvn	r0, #21
   5d514:	ldr	r1, [sp, #28]
   5d518:	ldr	r2, [sp, #60]	; 0x3c
   5d51c:	ldr	r3, [r1]
   5d520:	cmp	r2, r3
   5d524:	bne	5d548 <fputs@plt+0x57f30>
   5d528:	add	sp, sp, #68	; 0x44
   5d52c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d530:	add	sp, sp, #8
   5d534:	bx	lr
   5d538:	ldr	r0, [sp, #24]
   5d53c:	b	5d514 <fputs@plt+0x57efc>
   5d540:	mov	r0, r3
   5d544:	b	5d514 <fputs@plt+0x57efc>
   5d548:	bl	524c <__stack_chk_fail@plt>
   5d54c:	ldr	r0, [pc, #132]	; 5d5d8 <fputs@plt+0x57fc0>
   5d550:	movw	r2, #2489	; 0x9b9
   5d554:	ldr	r1, [pc, #128]	; 5d5dc <fputs@plt+0x57fc4>
   5d558:	ldr	r3, [pc, #128]	; 5d5e0 <fputs@plt+0x57fc8>
   5d55c:	add	r0, pc, r0
   5d560:	add	r1, pc, r1
   5d564:	add	r3, pc, r3
   5d568:	bl	76ea0 <fputs@plt+0x71888>
   5d56c:	mvn	r0, #9
   5d570:	b	5d514 <fputs@plt+0x57efc>
   5d574:	ldr	r0, [pc, #104]	; 5d5e4 <fputs@plt+0x57fcc>
   5d578:	movw	r2, #2490	; 0x9ba
   5d57c:	ldr	r1, [pc, #100]	; 5d5e8 <fputs@plt+0x57fd0>
   5d580:	ldr	r3, [pc, #100]	; 5d5ec <fputs@plt+0x57fd4>
   5d584:	add	r0, pc, r0
   5d588:	add	r1, pc, r1
   5d58c:	add	r3, pc, r3
   5d590:	bl	76ea0 <fputs@plt+0x71888>
   5d594:	mvn	r0, #21
   5d598:	b	5d514 <fputs@plt+0x57efc>
   5d59c:	ldr	r0, [pc, #76]	; 5d5f0 <fputs@plt+0x57fd8>
   5d5a0:	movw	r2, #2491	; 0x9bb
   5d5a4:	ldr	r1, [pc, #72]	; 5d5f4 <fputs@plt+0x57fdc>
   5d5a8:	ldr	r3, [pc, #72]	; 5d5f8 <fputs@plt+0x57fe0>
   5d5ac:	add	r0, pc, r0
   5d5b0:	add	r1, pc, r1
   5d5b4:	add	r3, pc, r3
   5d5b8:	bl	76ea0 <fputs@plt+0x71888>
   5d5bc:	mvn	r0, #21
   5d5c0:	b	5d514 <fputs@plt+0x57efc>
   5d5c4:	andeq	r3, r5, r4, ror #15
   5d5c8:	andeq	r0, r0, r0, asr #8
   5d5cc:	andeq	r2, r3, r4, lsr #21
   5d5d0:	andeq	r3, r3, ip, ror #7
   5d5d4:	andeq	r3, r3, r0, lsl #27
   5d5d8:	andeq	r3, r3, ip, ror #15
   5d5dc:	muleq	r3, r0, r3
   5d5e0:	andeq	r3, r3, r4, lsr #26
   5d5e4:	andeq	r3, r3, r0, lsr #23
   5d5e8:	andeq	r3, r3, r8, ror #6
   5d5ec:	strdeq	r3, [r3], -ip
   5d5f0:	andeq	r3, r3, r4, lsl #23
   5d5f4:	andeq	r3, r3, r0, asr #6
   5d5f8:	ldrdeq	r3, [r3], -r4
   5d5fc:	ldr	r3, [pc, #480]	; 5d7e4 <fputs@plt+0x581cc>
   5d600:	ldr	r2, [pc, #480]	; 5d7e8 <fputs@plt+0x581d0>
   5d604:	add	r3, pc, r3
   5d608:	push	{r4, r5, r6, r7, r8, lr}
   5d60c:	subs	r5, r0, #0
   5d610:	ldr	r4, [r3, r2]
   5d614:	sub	sp, sp, #56	; 0x38
   5d618:	mov	r6, r1
   5d61c:	mov	r1, #0
   5d620:	str	r1, [sp, #28]
   5d624:	ldr	r3, [r4]
   5d628:	str	r3, [sp, #52]	; 0x34
   5d62c:	beq	5d730 <fputs@plt+0x58118>
   5d630:	bl	58c78 <fputs@plt+0x53660>
   5d634:	cmp	r0, #0
   5d638:	bne	5d780 <fputs@plt+0x58168>
   5d63c:	cmp	r6, #0
   5d640:	beq	5d75c <fputs@plt+0x58144>
   5d644:	ldr	r1, [pc, #416]	; 5d7ec <fputs@plt+0x581d4>
   5d648:	mov	r0, r5
   5d64c:	add	r2, sp, #20
   5d650:	add	r3, sp, #24
   5d654:	add	r1, pc, r1
   5d658:	bl	5c154 <fputs@plt+0x56b3c>
   5d65c:	cmp	r0, #0
   5d660:	blt	5d718 <fputs@plt+0x58100>
   5d664:	ldr	r0, [sp, #20]
   5d668:	ldr	r1, [sp, #24]
   5d66c:	add	r0, r0, #11
   5d670:	sub	r1, r1, #11
   5d674:	bl	4dd8 <__strndup@plt>
   5d678:	subs	r8, r0, #0
   5d67c:	beq	5d724 <fputs@plt+0x5810c>
   5d680:	add	r7, sp, #32
   5d684:	mov	r1, r7
   5d688:	bl	526c8 <fputs@plt+0x4d0b0>
   5d68c:	cmp	r0, #0
   5d690:	blt	5d710 <fputs@plt+0x580f8>
   5d694:	add	r1, sp, #40	; 0x28
   5d698:	ldm	r7, {r2, r3}
   5d69c:	add	ip, sp, #28
   5d6a0:	ldm	r1, {r0, r1}
   5d6a4:	str	ip, [sp, #8]
   5d6a8:	stm	sp, {r0, r1}
   5d6ac:	ldr	r0, [pc, #316]	; 5d7f0 <fputs@plt+0x581d8>
   5d6b0:	add	r0, pc, r0
   5d6b4:	bl	6272c <fputs@plt+0x5d114>
   5d6b8:	cmp	r0, #0
   5d6bc:	blt	5d710 <fputs@plt+0x580f8>
   5d6c0:	ldr	r1, [pc, #300]	; 5d7f4 <fputs@plt+0x581dc>
   5d6c4:	mov	r2, r5
   5d6c8:	ldr	r0, [sp, #28]
   5d6cc:	add	r1, pc, r1
   5d6d0:	bl	7c8f4 <fputs@plt+0x772dc>
   5d6d4:	cmp	r0, #0
   5d6d8:	beq	5d724 <fputs@plt+0x5810c>
   5d6dc:	mov	r5, #0
   5d6e0:	str	r0, [r6]
   5d6e4:	mov	r0, r8
   5d6e8:	bl	4e5c <free@plt>
   5d6ec:	ldr	r0, [sp, #28]
   5d6f0:	bl	4e5c <free@plt>
   5d6f4:	ldr	r2, [sp, #52]	; 0x34
   5d6f8:	ldr	r3, [r4]
   5d6fc:	mov	r0, r5
   5d700:	cmp	r2, r3
   5d704:	bne	5d72c <fputs@plt+0x58114>
   5d708:	add	sp, sp, #56	; 0x38
   5d70c:	pop	{r4, r5, r6, r7, r8, pc}
   5d710:	mov	r5, r0
   5d714:	b	5d6e4 <fputs@plt+0x580cc>
   5d718:	mov	r5, r0
   5d71c:	mov	r8, #0
   5d720:	b	5d6e4 <fputs@plt+0x580cc>
   5d724:	mvn	r5, #11
   5d728:	b	5d6e4 <fputs@plt+0x580cc>
   5d72c:	bl	524c <__stack_chk_fail@plt>
   5d730:	ldr	r0, [pc, #192]	; 5d7f8 <fputs@plt+0x581e0>
   5d734:	movw	r2, #2749	; 0xabd
   5d738:	ldr	r1, [pc, #188]	; 5d7fc <fputs@plt+0x581e4>
   5d73c:	ldr	r3, [pc, #188]	; 5d800 <fputs@plt+0x581e8>
   5d740:	add	r0, pc, r0
   5d744:	add	r1, pc, r1
   5d748:	add	r3, pc, r3
   5d74c:	bl	76ea0 <fputs@plt+0x71888>
   5d750:	mov	r8, #0
   5d754:	mvn	r5, #21
   5d758:	b	5d6e4 <fputs@plt+0x580cc>
   5d75c:	ldr	r0, [pc, #160]	; 5d804 <fputs@plt+0x581ec>
   5d760:	movw	r2, #2751	; 0xabf
   5d764:	ldr	r1, [pc, #156]	; 5d808 <fputs@plt+0x581f0>
   5d768:	ldr	r3, [pc, #156]	; 5d80c <fputs@plt+0x581f4>
   5d76c:	add	r0, pc, r0
   5d770:	add	r1, pc, r1
   5d774:	add	r3, pc, r3
   5d778:	bl	76ea0 <fputs@plt+0x71888>
   5d77c:	b	5d750 <fputs@plt+0x58138>
   5d780:	ldr	r0, [pc, #136]	; 5d810 <fputs@plt+0x581f8>
   5d784:	movw	r2, #2750	; 0xabe
   5d788:	ldr	r1, [pc, #132]	; 5d814 <fputs@plt+0x581fc>
   5d78c:	ldr	r3, [pc, #132]	; 5d818 <fputs@plt+0x58200>
   5d790:	add	r0, pc, r0
   5d794:	add	r1, pc, r1
   5d798:	add	r3, pc, r3
   5d79c:	bl	76ea0 <fputs@plt+0x71888>
   5d7a0:	mov	r8, #0
   5d7a4:	mvn	r5, #9
   5d7a8:	b	5d6e4 <fputs@plt+0x580cc>
   5d7ac:	mov	r4, r0
   5d7b0:	mov	r8, #0
   5d7b4:	mov	r0, r8
   5d7b8:	bl	4e5c <free@plt>
   5d7bc:	ldr	r0, [sp, #28]
   5d7c0:	bl	4e5c <free@plt>
   5d7c4:	mov	r0, r4
   5d7c8:	bl	54f8 <_Unwind_Resume@plt>
   5d7cc:	b	5d7ac <fputs@plt+0x58194>
   5d7d0:	mov	r4, r0
   5d7d4:	b	5d7b4 <fputs@plt+0x5819c>
   5d7d8:	b	5d7ac <fputs@plt+0x58194>
   5d7dc:	b	5d7ac <fputs@plt+0x58194>
   5d7e0:	b	5d7ac <fputs@plt+0x58194>
   5d7e4:	andeq	r3, r5, r4, ror r5
   5d7e8:	andeq	r0, r0, r0, asr #8
   5d7ec:			; <UNDEFINED> instruction: 0x00033bb0
   5d7f0:	andeq	r3, r3, r0, ror #22
   5d7f4:			; <UNDEFINED> instruction: 0xffffeec0
   5d7f8:	andeq	r2, r3, r4, ror #16
   5d7fc:	andeq	r3, r3, ip, lsr #3
   5d800:	andeq	r3, r3, ip, ror #2
   5d804:	andeq	r9, r2, ip, ror #16
   5d808:	andeq	r3, r3, r0, lsl #3
   5d80c:	andeq	r3, r3, r0, asr #2
   5d810:			; <UNDEFINED> instruction: 0x000335b8
   5d814:	andeq	r3, r3, ip, asr r1
   5d818:	andeq	r3, r3, ip, lsl r1
   5d81c:	push	{r3, r4, r5, lr}
   5d820:	subs	r4, r0, #0
   5d824:	mov	r5, r1
   5d828:	beq	5d840 <fputs@plt+0x58228>
   5d82c:	bl	58c78 <fputs@plt+0x53660>
   5d830:	cmp	r0, #0
   5d834:	bne	5d868 <fputs@plt+0x58250>
   5d838:	str	r5, [r4, #176]	; 0xb0
   5d83c:	pop	{r3, r4, r5, pc}
   5d840:	ldr	r0, [pc, #72]	; 5d890 <fputs@plt+0x58278>
   5d844:	mov	r2, #2784	; 0xae0
   5d848:	ldr	r1, [pc, #68]	; 5d894 <fputs@plt+0x5827c>
   5d84c:	ldr	r3, [pc, #68]	; 5d898 <fputs@plt+0x58280>
   5d850:	add	r0, pc, r0
   5d854:	add	r1, pc, r1
   5d858:	add	r3, pc, r3
   5d85c:	bl	76ea0 <fputs@plt+0x71888>
   5d860:	mvn	r0, #21
   5d864:	pop	{r3, r4, r5, pc}
   5d868:	ldr	r0, [pc, #44]	; 5d89c <fputs@plt+0x58284>
   5d86c:	movw	r2, #2785	; 0xae1
   5d870:	ldr	r1, [pc, #40]	; 5d8a0 <fputs@plt+0x58288>
   5d874:	ldr	r3, [pc, #40]	; 5d8a4 <fputs@plt+0x5828c>
   5d878:	add	r0, pc, r0
   5d87c:	add	r1, pc, r1
   5d880:	add	r3, pc, r3
   5d884:	bl	76ea0 <fputs@plt+0x71888>
   5d888:	mvn	r0, #9
   5d88c:	pop	{r3, r4, r5, pc}
   5d890:	andeq	r2, r3, r4, asr r7
   5d894:	muleq	r3, ip, r0
   5d898:	andeq	r3, r3, r0, lsl sl
   5d89c:	ldrdeq	r3, [r3], -r0
   5d8a0:	andeq	r3, r3, r4, ror r0
   5d8a4:	andeq	r3, r3, r8, ror #19
   5d8a8:	cmp	r0, #0
   5d8ac:	push	{r3, lr}
   5d8b0:	beq	5d8e8 <fputs@plt+0x582d0>
   5d8b4:	orrs	r0, r2, r3
   5d8b8:	beq	5d908 <fputs@plt+0x582f0>
   5d8bc:	ldrd	r0, [sp, #8]
   5d8c0:	cmp	r3, r1
   5d8c4:	cmpeq	r2, r0
   5d8c8:	beq	5d8e0 <fputs@plt+0x582c8>
   5d8cc:	bcc	5d8d8 <fputs@plt+0x582c0>
   5d8d0:	mov	r0, #2
   5d8d4:	pop	{r3, pc}
   5d8d8:	mov	r0, #1
   5d8dc:	pop	{r3, pc}
   5d8e0:	mov	r0, #0
   5d8e4:	pop	{r3, pc}
   5d8e8:	ldr	r0, [pc, #56]	; 5d928 <fputs@plt+0x58310>
   5d8ec:	mov	r2, #1888	; 0x760
   5d8f0:	ldr	r1, [pc, #52]	; 5d92c <fputs@plt+0x58314>
   5d8f4:	ldr	r3, [pc, #52]	; 5d930 <fputs@plt+0x58318>
   5d8f8:	add	r0, pc, r0
   5d8fc:	add	r1, pc, r1
   5d900:	add	r3, pc, r3
   5d904:	bl	76bb0 <fputs@plt+0x71598>
   5d908:	ldr	r0, [pc, #36]	; 5d934 <fputs@plt+0x5831c>
   5d90c:	movw	r2, #1889	; 0x761
   5d910:	ldr	r1, [pc, #32]	; 5d938 <fputs@plt+0x58320>
   5d914:	ldr	r3, [pc, #32]	; 5d93c <fputs@plt+0x58324>
   5d918:	add	r0, pc, r0
   5d91c:	add	r1, pc, r1
   5d920:	add	r3, pc, r3
   5d924:	bl	76bb0 <fputs@plt+0x71598>
   5d928:	andeq	r3, r2, r0, rrx
   5d92c:	ldrdeq	r3, [r3], -r0
   5d930:	andeq	r4, r3, r4, lsr #18
   5d934:	ldrdeq	r3, [r3], -r0
   5d938:			; <UNDEFINED> instruction: 0x00033db0
   5d93c:	andeq	r4, r3, r4, lsl #18
   5d940:	push	{r3, r4, r5, lr}
   5d944:	subs	r4, r0, #0
   5d948:	beq	5d9d0 <fputs@plt+0x583b8>
   5d94c:	ldrb	r3, [r4, #16]
   5d950:	tst	r3, #1
   5d954:	beq	5d9b8 <fputs@plt+0x583a0>
   5d958:	ldr	r1, [r4]
   5d95c:	cmp	r1, #0
   5d960:	blt	5d9c8 <fputs@plt+0x583b0>
   5d964:	ldr	r3, [r4, #160]	; 0xa0
   5d968:	cmp	r3, #0
   5d96c:	beq	5d9c8 <fputs@plt+0x583b0>
   5d970:	ldr	r0, [r4, #272]	; 0x110
   5d974:	bl	63ac4 <fputs@plt+0x5e4ac>
   5d978:	cmp	r0, #0
   5d97c:	bne	5d9c0 <fputs@plt+0x583a8>
   5d980:	ldr	r3, [r4, #160]	; 0xa0
   5d984:	ldrb	r5, [r3, #16]
   5d988:	cmp	r5, #0
   5d98c:	beq	5d9a0 <fputs@plt+0x58388>
   5d990:	cmp	r5, #1
   5d994:	moveq	r0, #0
   5d998:	mvnne	r0, #21
   5d99c:	pop	{r3, r4, r5, pc}
   5d9a0:	mov	r2, #1
   5d9a4:	strb	r2, [r3, #16]
   5d9a8:	ldr	r0, [r4]
   5d9ac:	bl	4d90 <fsync@plt>
   5d9b0:	mov	r0, r5
   5d9b4:	pop	{r3, r4, r5, pc}
   5d9b8:	mvn	r0, #0
   5d9bc:	pop	{r3, r4, r5, pc}
   5d9c0:	mvn	r0, #4
   5d9c4:	pop	{r3, r4, r5, pc}
   5d9c8:	mvn	r0, #21
   5d9cc:	pop	{r3, r4, r5, pc}
   5d9d0:	ldr	r0, [pc, #24]	; 5d9f0 <fputs@plt+0x583d8>
   5d9d4:	mov	r2, #79	; 0x4f
   5d9d8:	ldr	r1, [pc, #20]	; 5d9f4 <fputs@plt+0x583dc>
   5d9dc:	ldr	r3, [pc, #20]	; 5d9f8 <fputs@plt+0x583e0>
   5d9e0:	add	r0, pc, r0
   5d9e4:	add	r1, pc, r1
   5d9e8:	add	r3, pc, r3
   5d9ec:	bl	76bb0 <fputs@plt+0x71598>
   5d9f0:	andeq	r2, r2, r8, ror pc
   5d9f4:	andeq	r3, r3, r8, ror #25
   5d9f8:	andeq	r4, r3, r0, asr r8
   5d9fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5da00:	sub	sp, sp, #20
   5da04:	mov	sl, r2
   5da08:	mov	fp, r3
   5da0c:	ldrd	r2, [sp, #72]	; 0x48
   5da10:	subs	r9, r1, #0
   5da14:	mov	r8, r0
   5da18:	ldrd	r4, [sp, #56]	; 0x38
   5da1c:	ldrd	r6, [sp, #64]	; 0x40
   5da20:	strd	r2, [sp]
   5da24:	ldrd	r2, [sp, #80]	; 0x50
   5da28:	strd	r2, [sp, #8]
   5da2c:	beq	5da60 <fputs@plt+0x58448>
   5da30:	ldrd	r2, [r9]
   5da34:	cmp	fp, r3
   5da38:	cmpeq	sl, r2
   5da3c:	bne	5dac8 <fputs@plt+0x584b0>
   5da40:	ldrd	r2, [sp]
   5da44:	strd	r4, [r9, #8]
   5da48:	strd	r6, [r9, #16]
   5da4c:	strd	r2, [r9, #24]
   5da50:	ldrd	r2, [sp, #8]
   5da54:	strd	r2, [r9, #32]
   5da58:	add	sp, sp, #20
   5da5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5da60:	cmp	r5, fp
   5da64:	cmpeq	r4, sl
   5da68:	beq	5da58 <fputs@plt+0x58440>
   5da6c:	bl	72fc8 <fputs@plt+0x6d9b0>
   5da70:	cmp	r0, #19
   5da74:	bls	5dab4 <fputs@plt+0x5849c>
   5da78:	mov	r0, r8
   5da7c:	bl	72ee8 <fputs@plt+0x6d8d0>
   5da80:	subs	r9, r0, #0
   5da84:	beq	5dae8 <fputs@plt+0x584d0>
   5da88:	strd	sl, [r9]
   5da8c:	mov	r0, r8
   5da90:	mov	r1, r9
   5da94:	mov	r2, r9
   5da98:	bl	7296c <fputs@plt+0x6d354>
   5da9c:	cmp	r0, #0
   5daa0:	bge	5da40 <fputs@plt+0x58428>
   5daa4:	mov	r0, r9
   5daa8:	add	sp, sp, #20
   5daac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dab0:	b	4e5c <free@plt>
   5dab4:	mov	r0, #40	; 0x28
   5dab8:	bl	5210 <malloc@plt>
   5dabc:	subs	r9, r0, #0
   5dac0:	bne	5da88 <fputs@plt+0x58470>
   5dac4:	b	5da58 <fputs@plt+0x58440>
   5dac8:	ldr	r0, [pc, #56]	; 5db08 <fputs@plt+0x584f0>
   5dacc:	movw	r2, #1503	; 0x5df
   5dad0:	ldr	r1, [pc, #52]	; 5db0c <fputs@plt+0x584f4>
   5dad4:	ldr	r3, [pc, #52]	; 5db10 <fputs@plt+0x584f8>
   5dad8:	add	r0, pc, r0
   5dadc:	add	r1, pc, r1
   5dae0:	add	r3, pc, r3
   5dae4:	bl	76bb0 <fputs@plt+0x71598>
   5dae8:	ldr	r0, [pc, #36]	; 5db14 <fputs@plt+0x584fc>
   5daec:	movw	r2, #1489	; 0x5d1
   5daf0:	ldr	r1, [pc, #32]	; 5db18 <fputs@plt+0x58500>
   5daf4:	ldr	r3, [pc, #32]	; 5db1c <fputs@plt+0x58504>
   5daf8:	add	r0, pc, r0
   5dafc:	add	r1, pc, r1
   5db00:	add	r3, pc, r3
   5db04:	bl	76bb0 <fputs@plt+0x71598>
   5db08:	andeq	r3, r3, ip, lsl ip
   5db0c:	strdeq	r3, [r3], -r0
   5db10:	andeq	r4, r3, r0, ror #13
   5db14:	strdeq	r3, [r3], -r8
   5db18:	ldrdeq	r3, [r3], -r0
   5db1c:	andeq	r4, r3, r0, asr #13
   5db20:	push	{r3, r4, r5, lr}
   5db24:	subs	r4, r0, #0
   5db28:	beq	5dbc0 <fputs@plt+0x585a8>
   5db2c:	ldrb	r3, [r4, #16]
   5db30:	tst	r3, #1
   5db34:	beq	5dba8 <fputs@plt+0x58590>
   5db38:	ldr	r0, [r4]
   5db3c:	cmp	r0, #0
   5db40:	blt	5dbb8 <fputs@plt+0x585a0>
   5db44:	ldr	r3, [r4, #160]	; 0xa0
   5db48:	cmp	r3, #0
   5db4c:	beq	5dbb8 <fputs@plt+0x585a0>
   5db50:	ldrb	r3, [r3, #16]
   5db54:	cmp	r3, #1
   5db58:	beq	5db64 <fputs@plt+0x5854c>
   5db5c:	mov	r0, #0
   5db60:	pop	{r3, r4, r5, pc}
   5db64:	bl	4d90 <fsync@plt>
   5db68:	ldr	r0, [r4, #272]	; 0x110
   5db6c:	ldr	r1, [r4]
   5db70:	bl	63ac4 <fputs@plt+0x5e4ac>
   5db74:	cmp	r0, #0
   5db78:	bne	5dbb0 <fputs@plt+0x58598>
   5db7c:	ldr	r3, [r4, #160]	; 0xa0
   5db80:	strb	r0, [r3, #16]
   5db84:	ldr	r0, [r4, #272]	; 0x110
   5db88:	ldr	r1, [r4]
   5db8c:	bl	63ac4 <fputs@plt+0x5e4ac>
   5db90:	subs	r5, r0, #0
   5db94:	bne	5dbb0 <fputs@plt+0x58598>
   5db98:	ldr	r0, [r4]
   5db9c:	bl	4d90 <fsync@plt>
   5dba0:	mov	r0, r5
   5dba4:	pop	{r3, r4, r5, pc}
   5dba8:	mvn	r0, #0
   5dbac:	pop	{r3, r4, r5, pc}
   5dbb0:	mvn	r0, #4
   5dbb4:	pop	{r3, r4, r5, pc}
   5dbb8:	mvn	r0, #21
   5dbbc:	pop	{r3, r4, r5, pc}
   5dbc0:	ldr	r0, [pc, #24]	; 5dbe0 <fputs@plt+0x585c8>
   5dbc4:	mov	r2, #105	; 0x69
   5dbc8:	ldr	r1, [pc, #20]	; 5dbe4 <fputs@plt+0x585cc>
   5dbcc:	ldr	r3, [pc, #20]	; 5dbe8 <fputs@plt+0x585d0>
   5dbd0:	add	r0, pc, r0
   5dbd4:	add	r1, pc, r1
   5dbd8:	add	r3, pc, r3
   5dbdc:	bl	76bb0 <fputs@plt+0x71598>
   5dbe0:	andeq	r2, r2, r8, lsl #27
   5dbe4:	strdeq	r3, [r3], -r8
   5dbe8:	andeq	r4, r3, r8, ror #14
   5dbec:	push	{r3, r4, r5, lr}
   5dbf0:	subs	r4, r0, #0
   5dbf4:	popeq	{r3, r4, r5, pc}
   5dbf8:	ldrb	r3, [r4, #16]
   5dbfc:	tst	r3, #8
   5dc00:	bne	5dcc4 <fputs@plt+0x586ac>
   5dc04:	mov	r0, r4
   5dc08:	bl	5db20 <fputs@plt+0x58508>
   5dc0c:	ldr	r0, [r4, #272]	; 0x110
   5dc10:	cmp	r0, #0
   5dc14:	beq	5dc28 <fputs@plt+0x58610>
   5dc18:	ldr	r1, [r4]
   5dc1c:	cmp	r1, #0
   5dc20:	blt	5dc40 <fputs@plt+0x58628>
   5dc24:	bl	63b50 <fputs@plt+0x5e538>
   5dc28:	ldr	r1, [r4]
   5dc2c:	cmp	r1, #0
   5dc30:	blt	5dc40 <fputs@plt+0x58628>
   5dc34:	ldrb	r3, [r4, #16]
   5dc38:	tst	r3, #16
   5dc3c:	bne	5dce8 <fputs@plt+0x586d0>
   5dc40:	mov	r0, r1
   5dc44:	bl	65fb8 <fputs@plt+0x609a0>
   5dc48:	ldr	r0, [r4, #40]	; 0x28
   5dc4c:	bl	4e5c <free@plt>
   5dc50:	ldr	r0, [r4, #272]	; 0x110
   5dc54:	cmp	r0, #0
   5dc58:	beq	5dc60 <fputs@plt+0x58648>
   5dc5c:	bl	6315c <fputs@plt+0x5db44>
   5dc60:	ldr	r0, [r4, #276]	; 0x114
   5dc64:	bl	72950 <fputs@plt+0x6d338>
   5dc68:	ldr	r0, [r4, #280]	; 0x118
   5dc6c:	bl	4e5c <free@plt>
   5dc70:	ldr	r5, [r4, #296]	; 0x128
   5dc74:	cmp	r5, #0
   5dc78:	beq	5dcd4 <fputs@plt+0x586bc>
   5dc7c:	bl	65b0c <fputs@plt+0x604f4>
   5dc80:	ldr	r2, [r4, #300]	; 0x12c
   5dc84:	sub	r2, r2, #1
   5dc88:	mov	r3, r0
   5dc8c:	rsb	r1, r0, #0
   5dc90:	add	r3, r2, r3
   5dc94:	mov	r0, r5
   5dc98:	and	r1, r1, r3
   5dc9c:	bl	53f0 <munmap@plt>
   5dca0:	ldr	r0, [r4, #328]	; 0x148
   5dca4:	bl	4e5c <free@plt>
   5dca8:	ldr	r0, [r4, #288]	; 0x120
   5dcac:	cmp	r0, #0
   5dcb0:	beq	5dcb8 <fputs@plt+0x586a0>
   5dcb4:	bl	5204 <gcry_md_close@plt>
   5dcb8:	mov	r0, r4
   5dcbc:	pop	{r3, r4, r5, lr}
   5dcc0:	b	4e5c <free@plt>
   5dcc4:	tst	r3, #1
   5dcc8:	beq	5dc04 <fputs@plt+0x585ec>
   5dccc:	bl	64964 <fputs@plt+0x5f34c>
   5dcd0:	b	5dc04 <fputs@plt+0x585ec>
   5dcd4:	ldr	r0, [r4, #320]	; 0x140
   5dcd8:	cmp	r0, #0
   5dcdc:	beq	5dca0 <fputs@plt+0x58688>
   5dce0:	bl	4e5c <free@plt>
   5dce4:	b	5dca0 <fputs@plt+0x58688>
   5dce8:	mov	r0, r1
   5dcec:	mov	r2, #8388608	; 0x800000
   5dcf0:	mov	r1, #0
   5dcf4:	bl	6debc <fputs@plt+0x688a4>
   5dcf8:	ldr	r0, [r4]
   5dcfc:	bl	27230 <fputs@plt+0x21c18>
   5dd00:	ldr	r1, [r4]
   5dd04:	b	5dc40 <fputs@plt+0x58628>
   5dd08:	push	{r4, lr}
   5dd0c:	subs	r4, r0, #0
   5dd10:	beq	5dd8c <fputs@plt+0x58774>
   5dd14:	ldr	r1, [r4]
   5dd18:	cmp	r1, #0
   5dd1c:	blt	5dd6c <fputs@plt+0x58754>
   5dd20:	mov	r0, #3
   5dd24:	add	r2, r4, #48	; 0x30
   5dd28:	bl	4dfc <__fxstat64@plt>
   5dd2c:	cmp	r0, #0
   5dd30:	blt	5dd58 <fputs@plt+0x58740>
   5dd34:	mov	r0, #1
   5dd38:	bl	6ff34 <fputs@plt+0x6a91c>
   5dd3c:	ldr	r3, [r4, #68]	; 0x44
   5dd40:	cmp	r3, #0
   5dd44:	movne	r3, #0
   5dd48:	mvneq	r3, #42	; 0x2a
   5dd4c:	strd	r0, [r4, #152]	; 0x98
   5dd50:	mov	r0, r3
   5dd54:	pop	{r4, pc}
   5dd58:	bl	55b8 <__errno_location@plt>
   5dd5c:	ldr	r3, [r0]
   5dd60:	rsb	r3, r3, #0
   5dd64:	mov	r0, r3
   5dd68:	pop	{r4, pc}
   5dd6c:	ldr	r0, [pc, #56]	; 5ddac <fputs@plt+0x58794>
   5dd70:	movw	r2, #342	; 0x156
   5dd74:	ldr	r1, [pc, #52]	; 5ddb0 <fputs@plt+0x58798>
   5dd78:	ldr	r3, [pc, #52]	; 5ddb4 <fputs@plt+0x5879c>
   5dd7c:	add	r0, pc, r0
   5dd80:	add	r1, pc, r1
   5dd84:	add	r3, pc, r3
   5dd88:	bl	76bb0 <fputs@plt+0x71598>
   5dd8c:	ldr	r0, [pc, #36]	; 5ddb8 <fputs@plt+0x587a0>
   5dd90:	movw	r2, #341	; 0x155
   5dd94:	ldr	r1, [pc, #32]	; 5ddbc <fputs@plt+0x587a4>
   5dd98:	ldr	r3, [pc, #32]	; 5ddc0 <fputs@plt+0x587a8>
   5dd9c:	add	r0, pc, r0
   5dda0:	add	r1, pc, r1
   5dda4:	add	r3, pc, r3
   5dda8:	bl	76bb0 <fputs@plt+0x71598>
   5ddac:	andeq	r3, r3, ip, lsl #19
   5ddb0:	andeq	r3, r3, ip, asr #18
   5ddb4:	andeq	r4, r3, ip, lsl #12
   5ddb8:			; <UNDEFINED> instruction: 0x00022bbc
   5ddbc:	andeq	r3, r3, ip, lsr #18
   5ddc0:	andeq	r4, r3, ip, ror #11
   5ddc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ddc8:	subs	sl, r0, #0
   5ddcc:	sub	sp, sp, #36	; 0x24
   5ddd0:	mov	r6, r1
   5ddd4:	mov	fp, r2
   5ddd8:	ldrd	r4, [sp, #80]	; 0x50
   5dddc:	ldr	r7, [sp, #88]	; 0x58
   5dde0:	beq	5dea0 <fputs@plt+0x58888>
   5dde4:	cmp	r7, #0
   5dde8:	beq	5de80 <fputs@plt+0x58868>
   5ddec:	orrs	r2, r4, r5
   5ddf0:	beq	5de78 <fputs@plt+0x58860>
   5ddf4:	ldrd	r8, [sp, #72]	; 0x48
   5ddf8:	ldrd	r2, [sl, #96]	; 0x60
   5ddfc:	adds	r8, r8, r4
   5de00:	adc	r9, r9, r5
   5de04:	cmp	r9, r3
   5de08:	cmpeq	r8, r2
   5de0c:	bhi	5de54 <fputs@plt+0x5883c>
   5de10:	sub	r3, r6, #1
   5de14:	ldrd	r8, [sp, #72]	; 0x48
   5de18:	cmp	r3, #6
   5de1c:	ldr	r0, [sl, #272]	; 0x110
   5de20:	ldr	r1, [sl]
   5de24:	add	lr, sl, #48	; 0x30
   5de28:	ldr	r2, [sl, #12]
   5de2c:	movls	r3, r6
   5de30:	movhi	r3, #0
   5de34:	str	lr, [sp, #20]
   5de38:	str	fp, [sp]
   5de3c:	strd	r8, [sp, #8]
   5de40:	str	r4, [sp, #16]
   5de44:	str	r7, [sp, #24]
   5de48:	bl	632b4 <fputs@plt+0x5dc9c>
   5de4c:	add	sp, sp, #36	; 0x24
   5de50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5de54:	bl	5dd08 <fputs@plt+0x586f0>
   5de58:	cmp	r0, #0
   5de5c:	blt	5de4c <fputs@plt+0x58834>
   5de60:	ldrd	r0, [sl, #96]	; 0x60
   5de64:	cmp	r9, r1
   5de68:	cmpeq	r8, r0
   5de6c:	bls	5de10 <fputs@plt+0x587f8>
   5de70:	mvn	r0, #98	; 0x62
   5de74:	b	5de4c <fputs@plt+0x58834>
   5de78:	mvn	r0, #21
   5de7c:	b	5de4c <fputs@plt+0x58834>
   5de80:	ldr	r0, [pc, #56]	; 5dec0 <fputs@plt+0x588a8>
   5de84:	movw	r2, #442	; 0x1ba
   5de88:	ldr	r1, [pc, #52]	; 5dec4 <fputs@plt+0x588ac>
   5de8c:	ldr	r3, [pc, #52]	; 5dec8 <fputs@plt+0x588b0>
   5de90:	add	r0, pc, r0
   5de94:	add	r1, pc, r1
   5de98:	add	r3, pc, r3
   5de9c:	bl	76bb0 <fputs@plt+0x71598>
   5dea0:	ldr	r0, [pc, #36]	; 5decc <fputs@plt+0x588b4>
   5dea4:	movw	r2, #441	; 0x1b9
   5dea8:	ldr	r1, [pc, #32]	; 5ded0 <fputs@plt+0x588b8>
   5deac:	ldr	r3, [pc, #32]	; 5ded4 <fputs@plt+0x588bc>
   5deb0:	add	r0, pc, r0
   5deb4:	add	r1, pc, r1
   5deb8:	add	r3, pc, r3
   5debc:	bl	76bb0 <fputs@plt+0x71598>
   5dec0:	andeq	r9, r2, r8, asr #2
   5dec4:	andeq	r3, r3, r8, lsr r8
   5dec8:	andeq	r4, r3, r0, lsr r5
   5decc:	andeq	r2, r2, r8, lsr #21
   5ded0:	andeq	r3, r3, r8, lsl r8
   5ded4:	andeq	r4, r3, r0, lsl r5
   5ded8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dedc:	mov	r7, r3
   5dee0:	ldr	r4, [pc, #396]	; 5e074 <fputs@plt+0x58a5c>
   5dee4:	sub	sp, sp, #44	; 0x2c
   5dee8:	ldr	ip, [pc, #392]	; 5e078 <fputs@plt+0x58a60>
   5deec:	subs	r9, r0, #0
   5def0:	add	r4, pc, r4
   5def4:	mov	r6, r2
   5def8:	mov	sl, r1
   5defc:	ldr	r8, [sp, #80]	; 0x50
   5df00:	ldr	ip, [r4, ip]
   5df04:	mov	r3, r4
   5df08:	ldr	r3, [ip]
   5df0c:	str	ip, [sp, #28]
   5df10:	str	r3, [sp, #36]	; 0x24
   5df14:	beq	5e054 <fputs@plt+0x58a3c>
   5df18:	cmp	r8, #0
   5df1c:	beq	5e034 <fputs@plt+0x58a1c>
   5df20:	mov	r2, #7
   5df24:	mov	r3, #0
   5df28:	and	r2, r2, r6
   5df2c:	and	r3, r3, r7
   5df30:	orrs	ip, r2, r3
   5df34:	bne	5e028 <fputs@plt+0x58a10>
   5df38:	mov	r2, #16
   5df3c:	mov	r3, #0
   5df40:	strd	r6, [sp]
   5df44:	add	fp, sp, #32
   5df48:	strd	r2, [sp, #8]
   5df4c:	mov	r2, #0
   5df50:	str	fp, [sp, #16]
   5df54:	bl	5ddc4 <fputs@plt+0x587ac>
   5df58:	cmp	r0, #0
   5df5c:	blt	5dfb0 <fputs@plt+0x58998>
   5df60:	ldr	r1, [sp, #32]
   5df64:	ldr	r4, [r1, #8]
   5df68:	ldr	r5, [r1, #12]
   5df6c:	cmp	r5, #0
   5df70:	cmpeq	r4, #15
   5df74:	bls	5dff4 <fputs@plt+0x589dc>
   5df78:	ldrb	r0, [r1]
   5df7c:	cmp	r0, #0
   5df80:	beq	5dff4 <fputs@plt+0x589dc>
   5df84:	cmp	r0, #7
   5df88:	bls	5dfcc <fputs@plt+0x589b4>
   5df8c:	cmp	sl, #0
   5df90:	beq	5df9c <fputs@plt+0x58984>
   5df94:	cmp	r0, sl
   5df98:	bne	5dff4 <fputs@plt+0x589dc>
   5df9c:	cmp	r5, #0
   5dfa0:	cmpeq	r4, #16
   5dfa4:	bne	5dffc <fputs@plt+0x589e4>
   5dfa8:	mov	r0, #0
   5dfac:	str	r1, [r8]
   5dfb0:	ldr	ip, [sp, #28]
   5dfb4:	ldr	r2, [sp, #36]	; 0x24
   5dfb8:	ldr	r3, [ip]
   5dfbc:	cmp	r2, r3
   5dfc0:	bne	5e030 <fputs@plt+0x58a18>
   5dfc4:	add	sp, sp, #44	; 0x2c
   5dfc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5dfcc:	ldr	r2, [pc, #168]	; 5e07c <fputs@plt+0x58a64>
   5dfd0:	lsl	r3, r0, #3
   5dfd4:	add	r2, pc, r2
   5dfd8:	add	r2, r2, r3
   5dfdc:	ldrd	r2, [r2]
   5dfe0:	orrs	ip, r2, r3
   5dfe4:	beq	5df8c <fputs@plt+0x58974>
   5dfe8:	cmp	r5, r3
   5dfec:	cmpeq	r4, r2
   5dff0:	bcs	5df8c <fputs@plt+0x58974>
   5dff4:	mvn	r0, #73	; 0x49
   5dff8:	b	5dfb0 <fputs@plt+0x58998>
   5dffc:	strd	r6, [sp]
   5e000:	mov	r0, r9
   5e004:	strd	r4, [sp, #8]
   5e008:	mov	r1, sl
   5e00c:	str	fp, [sp, #16]
   5e010:	mov	r2, #0
   5e014:	bl	5ddc4 <fputs@plt+0x587ac>
   5e018:	cmp	r0, #0
   5e01c:	blt	5dfb0 <fputs@plt+0x58998>
   5e020:	ldr	r1, [sp, #32]
   5e024:	b	5dfa8 <fputs@plt+0x58990>
   5e028:	mvn	r0, #13
   5e02c:	b	5dfb0 <fputs@plt+0x58998>
   5e030:	bl	524c <__stack_chk_fail@plt>
   5e034:	ldr	r0, [pc, #68]	; 5e080 <fputs@plt+0x58a68>
   5e038:	mov	r2, #488	; 0x1e8
   5e03c:	ldr	r1, [pc, #64]	; 5e084 <fputs@plt+0x58a6c>
   5e040:	ldr	r3, [pc, #64]	; 5e088 <fputs@plt+0x58a70>
   5e044:	add	r0, pc, r0
   5e048:	add	r1, pc, r1
   5e04c:	add	r3, pc, r3
   5e050:	bl	76bb0 <fputs@plt+0x71598>
   5e054:	ldr	r0, [pc, #48]	; 5e08c <fputs@plt+0x58a74>
   5e058:	movw	r2, #487	; 0x1e7
   5e05c:	ldr	r1, [pc, #44]	; 5e090 <fputs@plt+0x58a78>
   5e060:	ldr	r3, [pc, #44]	; 5e094 <fputs@plt+0x58a7c>
   5e064:	add	r0, pc, r0
   5e068:	add	r1, pc, r1
   5e06c:	add	r3, pc, r3
   5e070:	bl	76bb0 <fputs@plt+0x71598>
   5e074:	andeq	r2, r5, r8, lsl #25
   5e078:	andeq	r0, r0, r0, asr #8
   5e07c:	andeq	r4, r3, ip, lsr #10
   5e080:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   5e084:	andeq	r3, r3, r4, lsl #13
   5e088:	andeq	r4, r3, r4, lsr #2
   5e08c:	strdeq	r2, [r2], -r4
   5e090:	andeq	r3, r3, r4, ror #12
   5e094:	andeq	r4, r3, r4, lsl #2
   5e098:	ldr	r1, [pc, #204]	; 5e16c <fputs@plt+0x58b54>
   5e09c:	cmp	r0, #0
   5e0a0:	ldr	ip, [pc, #200]	; 5e170 <fputs@plt+0x58b58>
   5e0a4:	add	r1, pc, r1
   5e0a8:	push	{r4, r5, r6, r7, lr}
   5e0ac:	sub	sp, sp, #20
   5e0b0:	ldr	r6, [r1, ip]
   5e0b4:	mov	r4, r2
   5e0b8:	mov	r5, r3
   5e0bc:	ldr	r1, [r6]
   5e0c0:	str	r1, [sp, #12]
   5e0c4:	beq	5e14c <fputs@plt+0x58b34>
   5e0c8:	orrs	r1, r4, r5
   5e0cc:	beq	5e12c <fputs@plt+0x58b14>
   5e0d0:	add	ip, sp, #8
   5e0d4:	mov	r1, #3
   5e0d8:	str	ip, [sp]
   5e0dc:	bl	5ded8 <fputs@plt+0x588c0>
   5e0e0:	cmp	r0, #0
   5e0e4:	blt	5e110 <fputs@plt+0x58af8>
   5e0e8:	ldr	r1, [sp, #8]
   5e0ec:	ldr	r2, [r1, #16]
   5e0f0:	ldr	r3, [r1, #20]
   5e0f4:	ldrd	r0, [sp, #40]	; 0x28
   5e0f8:	cmp	r3, r1
   5e0fc:	cmpeq	r2, r0
   5e100:	moveq	r0, #0
   5e104:	beq	5e110 <fputs@plt+0x58af8>
   5e108:	movcc	r0, #1
   5e10c:	movcs	r0, #2
   5e110:	ldr	r2, [sp, #12]
   5e114:	ldr	r3, [r6]
   5e118:	cmp	r2, r3
   5e11c:	bne	5e128 <fputs@plt+0x58b10>
   5e120:	add	sp, sp, #20
   5e124:	pop	{r4, r5, r6, r7, pc}
   5e128:	bl	524c <__stack_chk_fail@plt>
   5e12c:	ldr	r0, [pc, #64]	; 5e174 <fputs@plt+0x58b5c>
   5e130:	mov	r2, #1904	; 0x770
   5e134:	ldr	r1, [pc, #60]	; 5e178 <fputs@plt+0x58b60>
   5e138:	ldr	r3, [pc, #60]	; 5e17c <fputs@plt+0x58b64>
   5e13c:	add	r0, pc, r0
   5e140:	add	r1, pc, r1
   5e144:	add	r3, pc, r3
   5e148:	bl	76bb0 <fputs@plt+0x71598>
   5e14c:	ldr	r0, [pc, #44]	; 5e180 <fputs@plt+0x58b68>
   5e150:	movw	r2, #1903	; 0x76f
   5e154:	ldr	r1, [pc, #40]	; 5e184 <fputs@plt+0x58b6c>
   5e158:	ldr	r3, [pc, #40]	; 5e188 <fputs@plt+0x58b70>
   5e15c:	add	r0, pc, r0
   5e160:	add	r1, pc, r1
   5e164:	add	r3, pc, r3
   5e168:	bl	76bb0 <fputs@plt+0x71598>
   5e16c:	ldrdeq	r2, [r5], -r4
   5e170:	andeq	r0, r0, r0, asr #8
   5e174:	andeq	r3, r3, ip, lsr #11
   5e178:	andeq	r3, r3, ip, lsl #11
   5e17c:	andeq	r4, r3, r4, ror #6
   5e180:	strdeq	r2, [r2], -ip
   5e184:	andeq	r3, r3, ip, ror #10
   5e188:	andeq	r4, r3, r4, asr #6
   5e18c:	ldr	r1, [pc, #204]	; 5e260 <fputs@plt+0x58c48>
   5e190:	cmp	r0, #0
   5e194:	ldr	ip, [pc, #200]	; 5e264 <fputs@plt+0x58c4c>
   5e198:	add	r1, pc, r1
   5e19c:	push	{r4, r5, r6, r7, lr}
   5e1a0:	sub	sp, sp, #20
   5e1a4:	ldr	r6, [r1, ip]
   5e1a8:	mov	r4, r2
   5e1ac:	mov	r5, r3
   5e1b0:	ldr	r1, [r6]
   5e1b4:	str	r1, [sp, #12]
   5e1b8:	beq	5e240 <fputs@plt+0x58c28>
   5e1bc:	orrs	r1, r4, r5
   5e1c0:	beq	5e220 <fputs@plt+0x58c08>
   5e1c4:	add	ip, sp, #8
   5e1c8:	mov	r1, #3
   5e1cc:	str	ip, [sp]
   5e1d0:	bl	5ded8 <fputs@plt+0x588c0>
   5e1d4:	cmp	r0, #0
   5e1d8:	blt	5e204 <fputs@plt+0x58bec>
   5e1dc:	ldr	r1, [sp, #8]
   5e1e0:	ldr	r2, [r1, #24]
   5e1e4:	ldr	r3, [r1, #28]
   5e1e8:	ldrd	r0, [sp, #40]	; 0x28
   5e1ec:	cmp	r3, r1
   5e1f0:	cmpeq	r2, r0
   5e1f4:	moveq	r0, #0
   5e1f8:	beq	5e204 <fputs@plt+0x58bec>
   5e1fc:	movcc	r0, #1
   5e200:	movcs	r0, #2
   5e204:	ldr	r2, [sp, #12]
   5e208:	ldr	r3, [r6]
   5e20c:	cmp	r2, r3
   5e210:	bne	5e21c <fputs@plt+0x58c04>
   5e214:	add	sp, sp, #20
   5e218:	pop	{r4, r5, r6, r7, pc}
   5e21c:	bl	524c <__stack_chk_fail@plt>
   5e220:	ldr	r0, [pc, #64]	; 5e268 <fputs@plt+0x58c50>
   5e224:	movw	r2, #1939	; 0x793
   5e228:	ldr	r1, [pc, #60]	; 5e26c <fputs@plt+0x58c54>
   5e22c:	ldr	r3, [pc, #60]	; 5e270 <fputs@plt+0x58c58>
   5e230:	add	r0, pc, r0
   5e234:	add	r1, pc, r1
   5e238:	add	r3, pc, r3
   5e23c:	bl	76bb0 <fputs@plt+0x71598>
   5e240:	ldr	r0, [pc, #44]	; 5e274 <fputs@plt+0x58c5c>
   5e244:	movw	r2, #1938	; 0x792
   5e248:	ldr	r1, [pc, #40]	; 5e278 <fputs@plt+0x58c60>
   5e24c:	ldr	r3, [pc, #40]	; 5e27c <fputs@plt+0x58c64>
   5e250:	add	r0, pc, r0
   5e254:	add	r1, pc, r1
   5e258:	add	r3, pc, r3
   5e25c:	bl	76bb0 <fputs@plt+0x71598>
   5e260:	andeq	r2, r5, r0, ror #19
   5e264:	andeq	r0, r0, r0, asr #8
   5e268:			; <UNDEFINED> instruction: 0x000334b8
   5e26c:	muleq	r3, r8, r4
   5e270:	andeq	r4, r3, r4, lsr #2
   5e274:	andeq	r2, r2, r8, lsl #14
   5e278:	andeq	r3, r3, r8, ror r4
   5e27c:	andeq	r4, r3, r4, lsl #2
   5e280:	ldr	r1, [pc, #204]	; 5e354 <fputs@plt+0x58d3c>
   5e284:	cmp	r0, #0
   5e288:	ldr	ip, [pc, #200]	; 5e358 <fputs@plt+0x58d40>
   5e28c:	add	r1, pc, r1
   5e290:	push	{r4, r5, r6, r7, lr}
   5e294:	sub	sp, sp, #20
   5e298:	ldr	r6, [r1, ip]
   5e29c:	mov	r4, r2
   5e2a0:	mov	r5, r3
   5e2a4:	ldr	r1, [r6]
   5e2a8:	str	r1, [sp, #12]
   5e2ac:	beq	5e334 <fputs@plt+0x58d1c>
   5e2b0:	orrs	r1, r4, r5
   5e2b4:	beq	5e314 <fputs@plt+0x58cfc>
   5e2b8:	add	ip, sp, #8
   5e2bc:	mov	r1, #3
   5e2c0:	str	ip, [sp]
   5e2c4:	bl	5ded8 <fputs@plt+0x588c0>
   5e2c8:	cmp	r0, #0
   5e2cc:	blt	5e2f8 <fputs@plt+0x58ce0>
   5e2d0:	ldr	r1, [sp, #8]
   5e2d4:	ldr	r2, [r1, #32]
   5e2d8:	ldr	r3, [r1, #36]	; 0x24
   5e2dc:	ldrd	r0, [sp, #40]	; 0x28
   5e2e0:	cmp	r3, r1
   5e2e4:	cmpeq	r2, r0
   5e2e8:	moveq	r0, #0
   5e2ec:	beq	5e2f8 <fputs@plt+0x58ce0>
   5e2f0:	movcc	r0, #1
   5e2f4:	movcs	r0, #2
   5e2f8:	ldr	r2, [sp, #12]
   5e2fc:	ldr	r3, [r6]
   5e300:	cmp	r2, r3
   5e304:	bne	5e310 <fputs@plt+0x58cf8>
   5e308:	add	sp, sp, #20
   5e30c:	pop	{r4, r5, r6, r7, pc}
   5e310:	bl	524c <__stack_chk_fail@plt>
   5e314:	ldr	r0, [pc, #64]	; 5e35c <fputs@plt+0x58d44>
   5e318:	movw	r2, #1974	; 0x7b6
   5e31c:	ldr	r1, [pc, #60]	; 5e360 <fputs@plt+0x58d48>
   5e320:	ldr	r3, [pc, #60]	; 5e364 <fputs@plt+0x58d4c>
   5e324:	add	r0, pc, r0
   5e328:	add	r1, pc, r1
   5e32c:	add	r3, pc, r3
   5e330:	bl	76bb0 <fputs@plt+0x71598>
   5e334:	ldr	r0, [pc, #44]	; 5e368 <fputs@plt+0x58d50>
   5e338:	movw	r2, #1973	; 0x7b5
   5e33c:	ldr	r1, [pc, #40]	; 5e36c <fputs@plt+0x58d54>
   5e340:	ldr	r3, [pc, #40]	; 5e370 <fputs@plt+0x58d58>
   5e344:	add	r0, pc, r0
   5e348:	add	r1, pc, r1
   5e34c:	add	r3, pc, r3
   5e350:	bl	76bb0 <fputs@plt+0x71598>
   5e354:	andeq	r2, r5, ip, ror #17
   5e358:	andeq	r0, r0, r0, asr #8
   5e35c:	andeq	r3, r3, r4, asr #7
   5e360:	andeq	r3, r3, r4, lsr #7
   5e364:	andeq	r3, r3, r4, lsr #30
   5e368:	andeq	r2, r2, r4, lsl r6
   5e36c:	andeq	r3, r3, r4, lsl #7
   5e370:	andeq	r3, r3, r4, lsl #30
   5e374:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e378:	sub	sp, sp, #180	; 0xb4
   5e37c:	ldr	lr, [pc, #1104]	; 5e7d4 <fputs@plt+0x591bc>
   5e380:	subs	r6, r0, #0
   5e384:	ldr	ip, [pc, #1100]	; 5e7d8 <fputs@plt+0x591c0>
   5e388:	mov	r7, r1
   5e38c:	add	lr, pc, lr
   5e390:	strd	r2, [sp, #40]	; 0x28
   5e394:	ldr	r9, [sp, #216]	; 0xd8
   5e398:	ldr	ip, [lr, ip]
   5e39c:	mov	r3, lr
   5e3a0:	ldr	r8, [sp, #220]	; 0xdc
   5e3a4:	ldr	r3, [ip]
   5e3a8:	str	ip, [sp, #60]	; 0x3c
   5e3ac:	str	r3, [sp, #172]	; 0xac
   5e3b0:	beq	5e754 <fputs@plt+0x5913c>
   5e3b4:	sub	r3, r1, #1
   5e3b8:	cmp	r3, #6
   5e3bc:	bhi	5e734 <fputs@plt+0x5911c>
   5e3c0:	ldrd	sl, [sp, #40]	; 0x28
   5e3c4:	cmp	fp, #0
   5e3c8:	cmpeq	sl, #15
   5e3cc:	bls	5e7b4 <fputs@plt+0x5919c>
   5e3d0:	cmp	r8, #0
   5e3d4:	beq	5e794 <fputs@plt+0x5917c>
   5e3d8:	cmp	r9, #0
   5e3dc:	beq	5e774 <fputs@plt+0x5915c>
   5e3e0:	bl	5d940 <fputs@plt+0x58328>
   5e3e4:	cmp	r0, #0
   5e3e8:	blt	5e5d8 <fputs@plt+0x58fc0>
   5e3ec:	ldr	r3, [r6, #160]	; 0xa0
   5e3f0:	ldr	r4, [r3, #136]	; 0x88
   5e3f4:	ldr	r5, [r3, #140]	; 0x8c
   5e3f8:	orrs	fp, r4, r5
   5e3fc:	bne	5e5f4 <fputs@plt+0x58fdc>
   5e400:	ldr	ip, [r3, #88]	; 0x58
   5e404:	ldr	r3, [r3, #92]	; 0x5c
   5e408:	str	ip, [sp, #32]
   5e40c:	str	r3, [sp, #36]	; 0x24
   5e410:	ldr	r0, [r6, #272]	; 0x110
   5e414:	ldr	r1, [r6]
   5e418:	bl	63ac4 <fputs@plt+0x5e4ac>
   5e41c:	subs	r3, r0, #0
   5e420:	bne	5e728 <fputs@plt+0x59110>
   5e424:	ldr	r2, [r6, #160]	; 0xa0
   5e428:	ldr	r4, [r2, #88]	; 0x58
   5e42c:	ldr	r0, [r2, #96]	; 0x60
   5e430:	ldr	r5, [r2, #92]	; 0x5c
   5e434:	ldr	r1, [r2, #100]	; 0x64
   5e438:	adds	sl, r0, r4
   5e43c:	str	r3, [sp, #28]
   5e440:	adc	fp, r1, r5
   5e444:	strd	sl, [sp, #48]	; 0x30
   5e448:	bl	65b0c <fputs@plt+0x604f4>
   5e44c:	ldr	fp, [sp, #40]	; 0x28
   5e450:	ldr	ip, [sp, #32]
   5e454:	sub	r1, fp, #1
   5e458:	ldr	r3, [sp, #28]
   5e45c:	add	r1, r1, ip
   5e460:	mov	fp, r3
   5e464:	rsb	r2, r0, #0
   5e468:	add	r0, r1, r0
   5e46c:	and	sl, r2, r0
   5e470:	ldrd	r2, [sp, #48]	; 0x30
   5e474:	cmp	fp, r5
   5e478:	cmpeq	sl, r4
   5e47c:	movcc	sl, r4
   5e480:	movcc	fp, r5
   5e484:	cmp	fp, r3
   5e488:	cmpeq	sl, r2
   5e48c:	bls	5e64c <fputs@plt+0x59034>
   5e490:	ldrd	r0, [r6, #248]	; 0xf8
   5e494:	orrs	ip, r0, r1
   5e498:	beq	5e4a8 <fputs@plt+0x58e90>
   5e49c:	cmp	fp, r1
   5e4a0:	cmpeq	sl, r0
   5e4a4:	bhi	5e720 <fputs@plt+0x59108>
   5e4a8:	mov	r3, #256	; 0x100
   5e4ac:	ldrd	r2, [r3, r6]
   5e4b0:	cmp	fp, r3
   5e4b4:	cmpeq	sl, r2
   5e4b8:	bls	5e4cc <fputs@plt+0x58eb4>
   5e4bc:	mov	r4, #264	; 0x108
   5e4c0:	ldrd	r2, [r6, r4]
   5e4c4:	orrs	ip, r2, r3
   5e4c8:	bne	5e6b4 <fputs@plt+0x5909c>
   5e4cc:	movw	r2, #65535	; 0xffff
   5e4d0:	movt	r2, #127	; 0x7f
   5e4d4:	adds	sl, sl, r2
   5e4d8:	mov	r3, #0
   5e4dc:	adc	fp, fp, r3
   5e4e0:	orrs	r2, r0, r1
   5e4e4:	lsr	r3, sl, #23
   5e4e8:	lsr	r2, fp, #23
   5e4ec:	orr	r3, r3, fp, lsl #9
   5e4f0:	lsl	r5, r2, #23
   5e4f4:	lsl	r4, r3, #23
   5e4f8:	orr	r5, r5, r3, lsr #9
   5e4fc:	beq	5e510 <fputs@plt+0x58ef8>
   5e500:	cmp	r5, r1
   5e504:	cmpeq	r4, r0
   5e508:	movhi	r4, r0
   5e50c:	movhi	r5, r1
   5e510:	ldrd	sl, [sp, #48]	; 0x30
   5e514:	ldr	r0, [r6]
   5e518:	subs	sl, r4, sl
   5e51c:	sbc	fp, r5, fp
   5e520:	ldrd	r2, [sp, #48]	; 0x30
   5e524:	strd	sl, [sp]
   5e528:	bl	515c <posix_fallocate64@plt>
   5e52c:	cmp	r0, #0
   5e530:	rsbne	r0, r0, #0
   5e534:	beq	5e684 <fputs@plt+0x5906c>
   5e538:	cmp	r0, #0
   5e53c:	blt	5e5d8 <fputs@plt+0x58fc0>
   5e540:	ldrd	sl, [sp, #32]
   5e544:	add	r3, sp, #68	; 0x44
   5e548:	mov	r0, r6
   5e54c:	str	r3, [sp, #16]
   5e550:	mov	r1, r7
   5e554:	mov	r2, #0
   5e558:	strd	sl, [sp]
   5e55c:	ldrd	sl, [sp, #40]	; 0x28
   5e560:	strd	sl, [sp, #8]
   5e564:	bl	5ddc4 <fputs@plt+0x587ac>
   5e568:	cmp	r0, #0
   5e56c:	blt	5e5d8 <fputs@plt+0x58fc0>
   5e570:	ldr	r4, [sp, #68]	; 0x44
   5e574:	mov	r1, #0
   5e578:	mov	r2, #16
   5e57c:	mov	r0, r4
   5e580:	bl	4d54 <memset@plt>
   5e584:	ldr	r3, [sp, #40]	; 0x28
   5e588:	ldr	sl, [sp, #44]	; 0x2c
   5e58c:	mov	r0, #0
   5e590:	strb	r7, [r4]
   5e594:	str	r3, [r4, #8]
   5e598:	str	sl, [r4, #12]
   5e59c:	ldr	fp, [sp, #32]
   5e5a0:	ldr	r3, [r6, #160]	; 0xa0
   5e5a4:	ldr	ip, [sp, #36]	; 0x24
   5e5a8:	str	fp, [r3, #136]	; 0x88
   5e5ac:	str	ip, [r3, #140]	; 0x8c
   5e5b0:	ldr	r1, [r6, #160]	; 0xa0
   5e5b4:	ldrd	sl, [sp, #32]
   5e5b8:	ldr	r2, [r1, #144]	; 0x90
   5e5bc:	ldr	r3, [r1, #148]	; 0x94
   5e5c0:	adds	r2, r2, #1
   5e5c4:	str	r2, [r1, #144]	; 0x90
   5e5c8:	adc	r3, r3, #0
   5e5cc:	str	r3, [r1, #148]	; 0x94
   5e5d0:	str	r4, [r9]
   5e5d4:	strd	sl, [r8]
   5e5d8:	ldr	fp, [sp, #60]	; 0x3c
   5e5dc:	ldr	r2, [sp, #172]	; 0xac
   5e5e0:	ldr	r3, [fp]
   5e5e4:	cmp	r2, r3
   5e5e8:	bne	5e730 <fputs@plt+0x59118>
   5e5ec:	add	sp, sp, #180	; 0xb4
   5e5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e5f4:	add	r3, sp, #64	; 0x40
   5e5f8:	mov	r0, r6
   5e5fc:	str	r3, [sp]
   5e600:	mov	r1, #0
   5e604:	mov	r2, r4
   5e608:	mov	r3, r5
   5e60c:	bl	5ded8 <fputs@plt+0x588c0>
   5e610:	cmp	r0, #0
   5e614:	blt	5e5d8 <fputs@plt+0x58fc0>
   5e618:	ldr	ip, [sp, #64]	; 0x40
   5e61c:	mvn	r0, #7
   5e620:	mvn	r1, #0
   5e624:	ldr	r2, [ip, #8]
   5e628:	ldr	r3, [ip, #12]
   5e62c:	adds	r2, r2, #7
   5e630:	adc	r3, r3, #0
   5e634:	and	r2, r2, r0
   5e638:	adds	sl, r2, r4
   5e63c:	and	r3, r3, r1
   5e640:	adc	fp, r3, r5
   5e644:	strd	sl, [sp, #32]
   5e648:	b	5e410 <fputs@plt+0x58df8>
   5e64c:	ldrd	r2, [r6, #152]	; 0x98
   5e650:	movw	r4, #19264	; 0x4b40
   5e654:	movt	r4, #76	; 0x4c
   5e658:	mov	r0, #1
   5e65c:	adds	r4, r4, r2
   5e660:	mov	r5, #0
   5e664:	adc	r5, r5, r3
   5e668:	bl	6ff34 <fputs@plt+0x6a91c>
   5e66c:	cmp	r5, r1
   5e670:	cmpeq	r4, r0
   5e674:	bhi	5e540 <fputs@plt+0x58f28>
   5e678:	mov	r0, r6
   5e67c:	bl	5dd08 <fputs@plt+0x586f0>
   5e680:	b	5e538 <fputs@plt+0x58f20>
   5e684:	ldr	r1, [r6, #160]	; 0xa0
   5e688:	mov	r0, r6
   5e68c:	ldr	r2, [r1, #88]	; 0x58
   5e690:	ldr	r3, [r1, #92]	; 0x5c
   5e694:	subs	r4, r4, r2
   5e698:	sbc	r5, r5, r3
   5e69c:	str	r4, [r1, #96]	; 0x60
   5e6a0:	str	r5, [r1, #100]	; 0x64
   5e6a4:	bl	5dd08 <fputs@plt+0x586f0>
   5e6a8:	cmp	r0, #0
   5e6ac:	bge	5e540 <fputs@plt+0x58f28>
   5e6b0:	b	5e5d8 <fputs@plt+0x58fc0>
   5e6b4:	ldr	r0, [r6]
   5e6b8:	add	r1, sp, #72	; 0x48
   5e6bc:	bl	52a0 <fstatvfs64@plt>
   5e6c0:	cmp	r0, #0
   5e6c4:	blt	5e70c <fputs@plt+0x590f4>
   5e6c8:	ldr	r1, [sp, #72]	; 0x48
   5e6cc:	ldr	r2, [sp, #88]	; 0x58
   5e6d0:	ldr	r0, [sp, #92]	; 0x5c
   5e6d4:	ldrd	r4, [r4, r6]
   5e6d8:	umull	r2, r3, r2, r1
   5e6dc:	mla	r3, r1, r0, r3
   5e6e0:	cmp	r3, r5
   5e6e4:	cmpeq	r2, r4
   5e6e8:	movcc	r4, #0
   5e6ec:	movcc	r5, #0
   5e6f0:	bcs	5e714 <fputs@plt+0x590fc>
   5e6f4:	ldrd	r2, [sp, #48]	; 0x30
   5e6f8:	subs	r2, sl, r2
   5e6fc:	sbc	r3, fp, r3
   5e700:	cmp	r3, r5
   5e704:	cmpeq	r2, r4
   5e708:	bhi	5e720 <fputs@plt+0x59108>
   5e70c:	ldrd	r0, [r6, #248]	; 0xf8
   5e710:	b	5e4cc <fputs@plt+0x58eb4>
   5e714:	subs	r4, r2, r4
   5e718:	sbc	r5, r3, r5
   5e71c:	b	5e6f4 <fputs@plt+0x590dc>
   5e720:	mvn	r0, #6
   5e724:	b	5e5d8 <fputs@plt+0x58fc0>
   5e728:	mvn	r0, #4
   5e72c:	b	5e5d8 <fputs@plt+0x58fc0>
   5e730:	bl	524c <__stack_chk_fail@plt>
   5e734:	ldr	r0, [pc, #160]	; 5e7dc <fputs@plt+0x591c4>
   5e738:	movw	r2, #558	; 0x22e
   5e73c:	ldr	r1, [pc, #156]	; 5e7e0 <fputs@plt+0x591c8>
   5e740:	ldr	r3, [pc, #156]	; 5e7e4 <fputs@plt+0x591cc>
   5e744:	add	r0, pc, r0
   5e748:	add	r1, pc, r1
   5e74c:	add	r3, pc, r3
   5e750:	bl	76bb0 <fputs@plt+0x71598>
   5e754:	ldr	r0, [pc, #140]	; 5e7e8 <fputs@plt+0x591d0>
   5e758:	movw	r2, #557	; 0x22d
   5e75c:	ldr	r1, [pc, #136]	; 5e7ec <fputs@plt+0x591d4>
   5e760:	ldr	r3, [pc, #136]	; 5e7f0 <fputs@plt+0x591d8>
   5e764:	add	r0, pc, r0
   5e768:	add	r1, pc, r1
   5e76c:	add	r3, pc, r3
   5e770:	bl	76bb0 <fputs@plt+0x71598>
   5e774:	ldr	r0, [pc, #120]	; 5e7f4 <fputs@plt+0x591dc>
   5e778:	movw	r2, #561	; 0x231
   5e77c:	ldr	r1, [pc, #116]	; 5e7f8 <fputs@plt+0x591e0>
   5e780:	ldr	r3, [pc, #116]	; 5e7fc <fputs@plt+0x591e4>
   5e784:	add	r0, pc, r0
   5e788:	add	r1, pc, r1
   5e78c:	add	r3, pc, r3
   5e790:	bl	76bb0 <fputs@plt+0x71598>
   5e794:	ldr	r0, [pc, #100]	; 5e800 <fputs@plt+0x591e8>
   5e798:	mov	r2, #560	; 0x230
   5e79c:	ldr	r1, [pc, #96]	; 5e804 <fputs@plt+0x591ec>
   5e7a0:	ldr	r3, [pc, #96]	; 5e808 <fputs@plt+0x591f0>
   5e7a4:	add	r0, pc, r0
   5e7a8:	add	r1, pc, r1
   5e7ac:	add	r3, pc, r3
   5e7b0:	bl	76bb0 <fputs@plt+0x71598>
   5e7b4:	ldr	r0, [pc, #80]	; 5e80c <fputs@plt+0x591f4>
   5e7b8:	movw	r2, #559	; 0x22f
   5e7bc:	ldr	r1, [pc, #76]	; 5e810 <fputs@plt+0x591f8>
   5e7c0:	ldr	r3, [pc, #76]	; 5e814 <fputs@plt+0x591fc>
   5e7c4:	add	r0, pc, r0
   5e7c8:	add	r1, pc, r1
   5e7cc:	add	r3, pc, r3
   5e7d0:	bl	76bb0 <fputs@plt+0x71598>
   5e7d4:	andeq	r2, r5, ip, ror #15
   5e7d8:	andeq	r0, r0, r0, asr #8
   5e7dc:	ldrdeq	r2, [r3], -r0
   5e7e0:	andeq	r2, r3, r4, lsl #31
   5e7e4:	andeq	r3, r3, r8, asr sl
   5e7e8:	strdeq	r2, [r2], -r4
   5e7ec:	andeq	r2, r3, r4, ror #30
   5e7f0:	andeq	r3, r3, r8, lsr sl
   5e7f4:	andeq	r8, r2, r4, asr r8
   5e7f8:	andeq	r2, r3, r4, asr #30
   5e7fc:	andeq	r3, r3, r8, lsl sl
   5e800:	andeq	r2, r3, r4, lsr #4
   5e804:	andeq	r2, r3, r4, lsr #30
   5e808:	strdeq	r3, [r3], -r8
   5e80c:	andeq	r2, r3, r0, lsl #31
   5e810:	andeq	r2, r3, r4, lsl #30
   5e814:	ldrdeq	r3, [r3], -r8
   5e818:	ldr	r3, [pc, #184]	; 5e8d8 <fputs@plt+0x592c0>
   5e81c:	ldr	r2, [pc, #184]	; 5e8dc <fputs@plt+0x592c4>
   5e820:	add	r3, pc, r3
   5e824:	push	{r4, r5, r6, lr}
   5e828:	subs	r5, r0, #0
   5e82c:	ldr	r4, [r3, r2]
   5e830:	sub	sp, sp, #32
   5e834:	ldr	r3, [r4]
   5e838:	str	r3, [sp, #28]
   5e83c:	beq	5e8b8 <fputs@plt+0x592a0>
   5e840:	ldr	r6, [r5, #164]	; 0xa4
   5e844:	cmp	r6, #0
   5e848:	movne	r0, #0
   5e84c:	beq	5e868 <fputs@plt+0x59250>
   5e850:	ldr	r2, [sp, #28]
   5e854:	ldr	r3, [r4]
   5e858:	cmp	r2, r3
   5e85c:	bne	5e8b4 <fputs@plt+0x5929c>
   5e860:	add	sp, sp, #32
   5e864:	pop	{r4, r5, r6, pc}
   5e868:	ldr	r3, [r5, #160]	; 0xa0
   5e86c:	mov	r1, #4
   5e870:	mov	r2, #1
   5e874:	ldr	lr, [r3, #104]	; 0x68
   5e878:	ldr	ip, [r3, #108]	; 0x6c
   5e87c:	str	lr, [sp]
   5e880:	add	lr, sp, #24
   5e884:	str	ip, [sp, #4]
   5e888:	ldr	ip, [r3, #112]	; 0x70
   5e88c:	ldr	r3, [r3, #116]	; 0x74
   5e890:	str	lr, [sp, #16]
   5e894:	str	ip, [sp, #8]
   5e898:	str	r3, [sp, #12]
   5e89c:	bl	5ddc4 <fputs@plt+0x587ac>
   5e8a0:	cmp	r0, #0
   5e8a4:	ldrge	r3, [sp, #24]
   5e8a8:	movge	r0, r6
   5e8ac:	strge	r3, [r5, #164]	; 0xa4
   5e8b0:	b	5e850 <fputs@plt+0x59238>
   5e8b4:	bl	524c <__stack_chk_fail@plt>
   5e8b8:	ldr	r0, [pc, #32]	; 5e8e0 <fputs@plt+0x592c8>
   5e8bc:	movw	r2, #665	; 0x299
   5e8c0:	ldr	r1, [pc, #28]	; 5e8e4 <fputs@plt+0x592cc>
   5e8c4:	ldr	r3, [pc, #28]	; 5e8e8 <fputs@plt+0x592d0>
   5e8c8:	add	r0, pc, r0
   5e8cc:	add	r1, pc, r1
   5e8d0:	add	r3, pc, r3
   5e8d4:	bl	76bb0 <fputs@plt+0x71598>
   5e8d8:	andeq	r2, r5, r8, asr r3
   5e8dc:	andeq	r0, r0, r0, asr #8
   5e8e0:	muleq	r2, r0, r0
   5e8e4:	andeq	r2, r3, r0, lsl #28
   5e8e8:	andeq	r3, r3, r8, lsr #22
   5e8ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e8f0:	sub	sp, sp, #84	; 0x54
   5e8f4:	ldr	r4, [pc, #720]	; 5ebcc <fputs@plt+0x595b4>
   5e8f8:	mov	sl, r1
   5e8fc:	ldr	ip, [pc, #716]	; 5ebd0 <fputs@plt+0x595b8>
   5e900:	subs	r8, r0, #0
   5e904:	ldr	r1, [sp, #128]	; 0x80
   5e908:	add	r4, pc, r4
   5e90c:	strd	r2, [sp, #24]
   5e910:	mov	r3, r4
   5e914:	ldrd	r6, [sp, #120]	; 0x78
   5e918:	str	r1, [sp, #56]	; 0x38
   5e91c:	ldr	ip, [r4, ip]
   5e920:	str	ip, [sp, #40]	; 0x28
   5e924:	ldr	ip, [sp, #132]	; 0x84
   5e928:	str	ip, [sp, #60]	; 0x3c
   5e92c:	ldr	ip, [sp, #40]	; 0x28
   5e930:	ldr	r3, [ip]
   5e934:	str	r3, [sp, #76]	; 0x4c
   5e938:	beq	5eb88 <fputs@plt+0x59570>
   5e93c:	ldr	r1, [sp, #24]
   5e940:	ldr	r2, [sp, #28]
   5e944:	orrs	r1, r1, r2
   5e948:	moveq	fp, #0
   5e94c:	movne	fp, #1
   5e950:	cmp	sl, #0
   5e954:	movne	fp, #0
   5e958:	andeq	fp, fp, #1
   5e95c:	cmp	fp, #0
   5e960:	bne	5ebac <fputs@plt+0x59594>
   5e964:	ldr	r1, [r8, #160]	; 0xa0
   5e968:	ldr	r2, [r1, #112]	; 0x70
   5e96c:	ldr	r3, [r1, #116]	; 0x74
   5e970:	orrs	ip, r2, r3
   5e974:	moveq	r0, fp
   5e978:	bne	5e998 <fputs@plt+0x59380>
   5e97c:	ldr	ip, [sp, #40]	; 0x28
   5e980:	ldr	r2, [sp, #76]	; 0x4c
   5e984:	ldr	r3, [ip]
   5e988:	cmp	r2, r3
   5e98c:	bne	5eba8 <fputs@plt+0x59590>
   5e990:	add	sp, sp, #84	; 0x54
   5e994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e998:	bl	5e818 <fputs@plt+0x59200>
   5e99c:	cmp	r0, #0
   5e9a0:	blt	5e97c <fputs@plt+0x59364>
   5e9a4:	ldr	r1, [r8, #160]	; 0xa0
   5e9a8:	ldrd	r2, [sp, #24]
   5e9ac:	ldr	r0, [r1, #112]	; 0x70
   5e9b0:	adds	r2, r2, #64	; 0x40
   5e9b4:	ldr	r1, [r1, #116]	; 0x74
   5e9b8:	adc	r3, r3, #0
   5e9bc:	strd	r2, [sp, #32]
   5e9c0:	lsr	r2, r0, #4
   5e9c4:	orr	r2, r2, r1, lsl #28
   5e9c8:	lsr	r3, r1, #4
   5e9cc:	orrs	ip, r2, r3
   5e9d0:	beq	5eb78 <fputs@plt+0x59560>
   5e9d4:	mov	r0, r6
   5e9d8:	mov	r1, r7
   5e9dc:	bl	7fb48 <fputs@plt+0x7a530>
   5e9e0:	ldr	r3, [r8, #164]	; 0xa4
   5e9e4:	ldr	r4, [r3, r2, lsl #4]
   5e9e8:	add	r3, r3, r2, lsl #4
   5e9ec:	ldr	r5, [r3, #4]
   5e9f0:	orrs	r0, r4, r5
   5e9f4:	beq	5eaec <fputs@plt+0x594d4>
   5e9f8:	add	ip, r8, #280	; 0x118
   5e9fc:	add	r9, sp, #68	; 0x44
   5ea00:	str	ip, [sp, #44]	; 0x2c
   5ea04:	add	ip, r8, #284	; 0x11c
   5ea08:	str	ip, [sp, #48]	; 0x30
   5ea0c:	add	ip, sp, #72	; 0x48
   5ea10:	str	ip, [sp, #52]	; 0x34
   5ea14:	b	5ea28 <fputs@plt+0x59410>
   5ea18:	ldr	r4, [ip, #24]
   5ea1c:	ldr	r5, [ip, #28]
   5ea20:	orrs	r0, r4, r5
   5ea24:	beq	5eaec <fputs@plt+0x594d4>
   5ea28:	str	r9, [sp]
   5ea2c:	mov	r0, r8
   5ea30:	mov	r1, #1
   5ea34:	mov	r2, r4
   5ea38:	mov	r3, r5
   5ea3c:	bl	5ded8 <fputs@plt+0x588c0>
   5ea40:	cmp	r0, #0
   5ea44:	blt	5e97c <fputs@plt+0x59364>
   5ea48:	ldr	ip, [sp, #68]	; 0x44
   5ea4c:	ldr	r2, [ip, #16]
   5ea50:	ldr	r3, [ip, #20]
   5ea54:	cmp	r7, r3
   5ea58:	cmpeq	r6, r2
   5ea5c:	bne	5ea18 <fputs@plt+0x59400>
   5ea60:	ldrb	r3, [ip, #1]
   5ea64:	ldr	r2, [ip, #8]
   5ea68:	tst	r3, #3
   5ea6c:	beq	5eaf4 <fputs@plt+0x594dc>
   5ea70:	ldr	r3, [ip, #12]
   5ea74:	str	fp, [sp, #72]	; 0x48
   5ea78:	cmp	r3, #0
   5ea7c:	cmpeq	r2, #64	; 0x40
   5ea80:	bls	5eb78 <fputs@plt+0x59560>
   5ea84:	ldr	r1, [sp, #44]	; 0x2c
   5ea88:	subs	r2, r2, #64	; 0x40
   5ea8c:	ldrb	r0, [ip, #1]
   5ea90:	sbc	r3, r3, #0
   5ea94:	str	fp, [sp, #12]
   5ea98:	str	r1, [sp]
   5ea9c:	add	r1, ip, #64	; 0x40
   5eaa0:	ldr	ip, [sp, #48]	; 0x30
   5eaa4:	and	r0, r0, #3
   5eaa8:	str	ip, [sp, #4]
   5eaac:	add	ip, sp, #72	; 0x48
   5eab0:	str	ip, [sp, #8]
   5eab4:	bl	64104 <fputs@plt+0x5eaec>
   5eab8:	cmp	r0, #0
   5eabc:	blt	5e97c <fputs@plt+0x59364>
   5eac0:	ldr	r2, [sp, #72]	; 0x48
   5eac4:	mov	r3, #0
   5eac8:	ldrd	r0, [sp, #24]
   5eacc:	cmp	r1, r3
   5ead0:	cmpeq	r0, r2
   5ead4:	beq	5eb4c <fputs@plt+0x59534>
   5ead8:	ldr	ip, [sp, #68]	; 0x44
   5eadc:	ldr	r4, [ip, #24]
   5eae0:	ldr	r5, [ip, #28]
   5eae4:	orrs	r0, r4, r5
   5eae8:	bne	5ea28 <fputs@plt+0x59410>
   5eaec:	mov	r0, #0
   5eaf0:	b	5e97c <fputs@plt+0x59364>
   5eaf4:	ldr	r3, [ip, #12]
   5eaf8:	ldrd	r0, [sp, #32]
   5eafc:	cmp	r1, r3
   5eb00:	cmpeq	r0, r2
   5eb04:	bne	5ea18 <fputs@plt+0x59400>
   5eb08:	add	r0, ip, #64	; 0x40
   5eb0c:	mov	r1, sl
   5eb10:	ldr	r2, [sp, #24]
   5eb14:	str	ip, [sp, #20]
   5eb18:	bl	4b80 <memcmp@plt>
   5eb1c:	ldr	ip, [sp, #20]
   5eb20:	cmp	r0, #0
   5eb24:	bne	5ea18 <fputs@plt+0x59400>
   5eb28:	ldr	r1, [sp, #56]	; 0x38
   5eb2c:	cmp	r1, #0
   5eb30:	strne	ip, [r1]
   5eb34:	ldr	ip, [sp, #60]	; 0x3c
   5eb38:	cmp	ip, #0
   5eb3c:	beq	5eb80 <fputs@plt+0x59568>
   5eb40:	strd	r4, [ip]
   5eb44:	mov	r0, #1
   5eb48:	b	5e97c <fputs@plt+0x59364>
   5eb4c:	ldr	r0, [r8, #280]	; 0x118
   5eb50:	mov	r1, sl
   5eb54:	ldr	r2, [sp, #24]
   5eb58:	bl	4b80 <memcmp@plt>
   5eb5c:	cmp	r0, #0
   5eb60:	bne	5ead8 <fputs@plt+0x594c0>
   5eb64:	ldr	ip, [sp, #56]	; 0x38
   5eb68:	cmp	ip, #0
   5eb6c:	ldrne	r3, [sp, #68]	; 0x44
   5eb70:	strne	r3, [ip]
   5eb74:	b	5eb34 <fputs@plt+0x5951c>
   5eb78:	mvn	r0, #73	; 0x49
   5eb7c:	b	5e97c <fputs@plt+0x59364>
   5eb80:	mov	r0, #1
   5eb84:	b	5e97c <fputs@plt+0x59364>
   5eb88:	ldr	r0, [pc, #68]	; 5ebd4 <fputs@plt+0x595bc>
   5eb8c:	movw	r2, #881	; 0x371
   5eb90:	ldr	r1, [pc, #64]	; 5ebd8 <fputs@plt+0x595c0>
   5eb94:	ldr	r3, [pc, #64]	; 5ebdc <fputs@plt+0x595c4>
   5eb98:	add	r0, pc, r0
   5eb9c:	add	r1, pc, r1
   5eba0:	add	r3, pc, r3
   5eba4:	bl	76bb0 <fputs@plt+0x71598>
   5eba8:	bl	524c <__stack_chk_fail@plt>
   5ebac:	ldr	r0, [pc, #44]	; 5ebe0 <fputs@plt+0x595c8>
   5ebb0:	movw	r2, #882	; 0x372
   5ebb4:	ldr	r1, [pc, #40]	; 5ebe4 <fputs@plt+0x595cc>
   5ebb8:	ldr	r3, [pc, #40]	; 5ebe8 <fputs@plt+0x595d0>
   5ebbc:	add	r0, pc, r0
   5ebc0:	add	r1, pc, r1
   5ebc4:	add	r3, pc, r3
   5ebc8:	bl	76bb0 <fputs@plt+0x71598>
   5ebcc:	andeq	r2, r5, r0, ror r2
   5ebd0:	andeq	r0, r0, r0, asr #8
   5ebd4:	andeq	r1, r2, r0, asr #27
   5ebd8:	andeq	r2, r3, r0, lsr fp
   5ebdc:	andeq	r3, r3, r4, lsr r9
   5ebe0:			; <UNDEFINED> instruction: 0x00032bbc
   5ebe4:	andeq	r2, r3, ip, lsl #22
   5ebe8:	andeq	r3, r3, r0, lsl r9
   5ebec:	ldr	ip, [pc, #268]	; 5ed00 <fputs@plt+0x596e8>
   5ebf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ebf4:	add	ip, pc, ip
   5ebf8:	subs	fp, r0, #0
   5ebfc:	ldr	r0, [pc, #256]	; 5ed04 <fputs@plt+0x596ec>
   5ec00:	mov	r9, r3
   5ec04:	mov	r3, ip
   5ec08:	sub	sp, sp, #44	; 0x2c
   5ec0c:	mov	r8, r1
   5ec10:	ldr	r0, [r3, r0]
   5ec14:	mov	r7, r2
   5ec18:	ldr	ip, [sp, #80]	; 0x50
   5ec1c:	ldr	sl, [sp, #84]	; 0x54
   5ec20:	ldr	r3, [r0]
   5ec24:	str	r0, [sp, #20]
   5ec28:	str	r3, [sp, #36]	; 0x24
   5ec2c:	beq	5ece0 <fputs@plt+0x596c8>
   5ec30:	orrs	r1, r2, r9
   5ec34:	moveq	r6, #0
   5ec38:	movne	r6, #1
   5ec3c:	cmp	r8, #0
   5ec40:	movne	r6, #0
   5ec44:	andeq	r6, r6, #1
   5ec48:	cmp	r6, #0
   5ec4c:	bne	5ecc0 <fputs@plt+0x596a8>
   5ec50:	mov	r1, r2
   5ec54:	mov	r0, r8
   5ec58:	add	r2, sp, #28
   5ec5c:	add	r3, sp, #32
   5ec60:	str	ip, [sp, #16]
   5ec64:	str	r6, [sp, #28]
   5ec68:	str	r6, [sp, #32]
   5ec6c:	bl	61d24 <fputs@plt+0x5c70c>
   5ec70:	ldr	ip, [sp, #16]
   5ec74:	mov	r1, r8
   5ec78:	ldr	r5, [sp, #28]
   5ec7c:	mov	r2, r7
   5ec80:	ldr	lr, [sp, #32]
   5ec84:	mov	r3, r9
   5ec88:	str	ip, [sp, #8]
   5ec8c:	mov	r0, fp
   5ec90:	orr	r4, r6, lr
   5ec94:	str	sl, [sp, #12]
   5ec98:	strd	r4, [sp]
   5ec9c:	bl	5e8ec <fputs@plt+0x592d4>
   5eca0:	ldr	r1, [sp, #20]
   5eca4:	ldr	r2, [sp, #36]	; 0x24
   5eca8:	ldr	r3, [r1]
   5ecac:	cmp	r2, r3
   5ecb0:	bne	5ecbc <fputs@plt+0x596a4>
   5ecb4:	add	sp, sp, #44	; 0x2c
   5ecb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ecbc:	bl	524c <__stack_chk_fail@plt>
   5ecc0:	ldr	r0, [pc, #64]	; 5ed08 <fputs@plt+0x596f0>
   5ecc4:	movw	r2, #969	; 0x3c9
   5ecc8:	ldr	r1, [pc, #60]	; 5ed0c <fputs@plt+0x596f4>
   5eccc:	ldr	r3, [pc, #60]	; 5ed10 <fputs@plt+0x596f8>
   5ecd0:	add	r0, pc, r0
   5ecd4:	add	r1, pc, r1
   5ecd8:	add	r3, pc, r3
   5ecdc:	bl	76bb0 <fputs@plt+0x71598>
   5ece0:	ldr	r0, [pc, #44]	; 5ed14 <fputs@plt+0x596fc>
   5ece4:	mov	r2, #968	; 0x3c8
   5ece8:	ldr	r1, [pc, #40]	; 5ed18 <fputs@plt+0x59700>
   5ecec:	ldr	r3, [pc, #40]	; 5ed1c <fputs@plt+0x59704>
   5ecf0:	add	r0, pc, r0
   5ecf4:	add	r1, pc, r1
   5ecf8:	add	r3, pc, r3
   5ecfc:	bl	76bb0 <fputs@plt+0x71598>
   5ed00:	andeq	r1, r5, r4, lsl #31
   5ed04:	andeq	r0, r0, r0, asr #8
   5ed08:	andeq	r2, r3, r8, lsr #21
   5ed0c:	strdeq	r2, [r3], -r8
   5ed10:	andeq	r3, r3, r0, asr #11
   5ed14:	andeq	r1, r2, r8, ror #24
   5ed18:	ldrdeq	r2, [r3], -r8
   5ed1c:	andeq	r3, r3, r0, lsr #11
   5ed20:	sub	sp, sp, #8
   5ed24:	ldr	r1, [pc, #168]	; 5edd4 <fputs@plt+0x597bc>
   5ed28:	push	{r4, r5, r6, r7, r8, lr}
   5ed2c:	mov	r6, r0
   5ed30:	ldr	lr, [pc, #160]	; 5edd8 <fputs@plt+0x597c0>
   5ed34:	sub	sp, sp, #56	; 0x38
   5ed38:	ldr	r0, [pc, #156]	; 5eddc <fputs@plt+0x597c4>
   5ed3c:	add	r4, sp, #80	; 0x50
   5ed40:	add	lr, pc, lr
   5ed44:	add	ip, sp, #8
   5ed48:	add	r0, pc, r0
   5ed4c:	stm	r4, {r2, r3}
   5ed50:	mov	r2, lr
   5ed54:	ldr	r5, [lr, r1]
   5ed58:	ldm	r0, {r0, r1, r2}
   5ed5c:	ldr	r3, [r5]
   5ed60:	ldr	r8, [sp, #96]	; 0x60
   5ed64:	ldr	r7, [sp, #100]	; 0x64
   5ed68:	stmia	ip!, {r0, r1}
   5ed6c:	mov	r1, #0
   5ed70:	strh	r2, [ip]
   5ed74:	add	r0, sp, #18
   5ed78:	mov	r2, #32
   5ed7c:	str	r3, [sp, #52]	; 0x34
   5ed80:	bl	4d54 <memset@plt>
   5ed84:	ldm	r4, {r0, r1, r2, r3}
   5ed88:	add	ip, sp, #17
   5ed8c:	str	ip, [sp]
   5ed90:	bl	52634 <fputs@plt+0x4d01c>
   5ed94:	mov	r2, #41	; 0x29
   5ed98:	mov	r3, #0
   5ed9c:	str	r8, [sp]
   5eda0:	str	r7, [sp, #4]
   5eda4:	mov	r0, r6
   5eda8:	add	r1, sp, #8
   5edac:	bl	5ebec <fputs@plt+0x595d4>
   5edb0:	ldr	r2, [sp, #52]	; 0x34
   5edb4:	ldr	r3, [r5]
   5edb8:	cmp	r2, r3
   5edbc:	bne	5edd0 <fputs@plt+0x597b8>
   5edc0:	add	sp, sp, #56	; 0x38
   5edc4:	pop	{r4, r5, r6, r7, r8, lr}
   5edc8:	add	sp, sp, #8
   5edcc:	bx	lr
   5edd0:	bl	524c <__stack_chk_fail@plt>
   5edd4:	andeq	r0, r0, r0, asr #8
   5edd8:	andeq	r1, r5, r8, lsr lr
   5eddc:	andeq	r2, r3, r0, asr #17
   5ede0:	cmp	r0, #0
   5ede4:	push	{r3, lr}
   5ede8:	beq	5ee24 <fputs@plt+0x5980c>
   5edec:	ldrb	r3, [r0]
   5edf0:	cmp	r3, #3
   5edf4:	beq	5ee04 <fputs@plt+0x597ec>
   5edf8:	mov	r0, #0
   5edfc:	mov	r1, r0
   5ee00:	pop	{r3, pc}
   5ee04:	ldr	r2, [r0, #8]
   5ee08:	ldr	r3, [r0, #12]
   5ee0c:	subs	r2, r2, #64	; 0x40
   5ee10:	sbc	r3, r3, #0
   5ee14:	lsr	r0, r2, #4
   5ee18:	lsr	r1, r3, #4
   5ee1c:	orr	r0, r0, r3, lsl #28
   5ee20:	pop	{r3, pc}
   5ee24:	ldr	r0, [pc, #24]	; 5ee44 <fputs@plt+0x5982c>
   5ee28:	movw	r2, #1143	; 0x477
   5ee2c:	ldr	r1, [pc, #20]	; 5ee48 <fputs@plt+0x59830>
   5ee30:	ldr	r3, [pc, #20]	; 5ee4c <fputs@plt+0x59834>
   5ee34:	add	r0, pc, r0
   5ee38:	add	r1, pc, r1
   5ee3c:	add	r3, pc, r3
   5ee40:	bl	76bb0 <fputs@plt+0x71598>
   5ee44:	andeq	r6, r3, r4, lsl r3
   5ee48:	muleq	r3, r4, r8
   5ee4c:	andeq	r3, r3, r8, lsr r5
   5ee50:	cmp	r0, #0
   5ee54:	push	{r3, lr}
   5ee58:	beq	5ee94 <fputs@plt+0x5987c>
   5ee5c:	ldrb	r3, [r0]
   5ee60:	cmp	r3, #6
   5ee64:	beq	5ee74 <fputs@plt+0x5985c>
   5ee68:	mov	r0, #0
   5ee6c:	mov	r1, r0
   5ee70:	pop	{r3, pc}
   5ee74:	ldr	r2, [r0, #8]
   5ee78:	ldr	r3, [r0, #12]
   5ee7c:	subs	r2, r2, #24
   5ee80:	sbc	r3, r3, #0
   5ee84:	lsr	r0, r2, #3
   5ee88:	lsr	r1, r3, #3
   5ee8c:	orr	r0, r0, r3, lsl #29
   5ee90:	pop	{r3, pc}
   5ee94:	ldr	r0, [pc, #24]	; 5eeb4 <fputs@plt+0x5989c>
   5ee98:	mov	r2, #1152	; 0x480
   5ee9c:	ldr	r1, [pc, #20]	; 5eeb8 <fputs@plt+0x598a0>
   5eea0:	ldr	r3, [pc, #20]	; 5eebc <fputs@plt+0x598a4>
   5eea4:	add	r0, pc, r0
   5eea8:	add	r1, pc, r1
   5eeac:	add	r3, pc, r3
   5eeb0:	bl	76bb0 <fputs@plt+0x71598>
   5eeb4:	andeq	r6, r3, r4, lsr #5
   5eeb8:	andeq	r2, r3, r4, lsr #16
   5eebc:	strdeq	r3, [r3], -r8
   5eec0:	ldr	r1, [pc, #1780]	; 5f5bc <fputs@plt+0x59fa4>
   5eec4:	cmp	r0, #0
   5eec8:	ldr	ip, [pc, #1776]	; 5f5c0 <fputs@plt+0x59fa8>
   5eecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5eed0:	add	r1, pc, r1
   5eed4:	sub	sp, sp, #140	; 0x8c
   5eed8:	str	r0, [sp, #52]	; 0x34
   5eedc:	mov	r0, #0
   5eee0:	strd	r2, [sp, #112]	; 0x70
   5eee4:	ldr	ip, [r1, ip]
   5eee8:	ldr	r5, [sp, #200]	; 0xc8
   5eeec:	ldr	r6, [sp, #204]	; 0xcc
   5eef0:	ldr	r1, [ip]
   5eef4:	ldr	r7, [sp, #208]	; 0xd0
   5eef8:	ldrd	r8, [sp, #176]	; 0xb0
   5eefc:	str	ip, [sp, #92]	; 0x5c
   5ef00:	str	r0, [sp, #128]	; 0x80
   5ef04:	ldr	sl, [sp, #192]	; 0xc0
   5ef08:	str	r1, [sp, #132]	; 0x84
   5ef0c:	str	r5, [sp, #108]	; 0x6c
   5ef10:	str	r6, [sp, #100]	; 0x64
   5ef14:	str	r7, [sp, #104]	; 0x68
   5ef18:	beq	5f578 <fputs@plt+0x59f60>
   5ef1c:	cmp	sl, #0
   5ef20:	beq	5f558 <fputs@plt+0x59f40>
   5ef24:	ldr	r4, [sp, #52]	; 0x34
   5ef28:	add	r1, sp, #112	; 0x70
   5ef2c:	strd	r2, [sp, #40]	; 0x28
   5ef30:	ldr	r0, [r4, #276]	; 0x114
   5ef34:	bl	72bc0 <fputs@plt+0x6d5a8>
   5ef38:	cmp	r0, #0
   5ef3c:	str	r0, [sp, #96]	; 0x60
   5ef40:	beq	5ef54 <fputs@plt+0x5993c>
   5ef44:	ldrd	r2, [r0, #24]
   5ef48:	cmp	r9, r3
   5ef4c:	cmpeq	r8, r2
   5ef50:	bhi	5f384 <fputs@plt+0x59d6c>
   5ef54:	mvn	r6, #0
   5ef58:	mvn	r7, #0
   5ef5c:	mov	r4, #0
   5ef60:	mov	r5, #0
   5ef64:	strd	r6, [sp, #64]	; 0x40
   5ef68:	strd	r4, [sp, #56]	; 0x38
   5ef6c:	ldrd	r6, [sp, #40]	; 0x28
   5ef70:	orrs	r7, r6, r7
   5ef74:	beq	5f37c <fputs@plt+0x59d64>
   5ef78:	mov	r4, #0
   5ef7c:	add	r5, sp, #128	; 0x80
   5ef80:	str	sl, [sp, #80]	; 0x50
   5ef84:	mov	fp, r9
   5ef88:	str	r4, [sp, #84]	; 0x54
   5ef8c:	mov	sl, r8
   5ef90:	str	r5, [sp, #72]	; 0x48
   5ef94:	str	r4, [sp, #88]	; 0x58
   5ef98:	b	5f000 <fputs@plt+0x599e8>
   5ef9c:	ldr	r2, [sp, #196]	; 0xc4
   5efa0:	cmp	r2, #1
   5efa4:	beq	5f0ac <fputs@plt+0x59a94>
   5efa8:	cmp	r7, fp
   5efac:	cmpeq	r6, sl
   5efb0:	bcs	5f254 <fputs@plt+0x59c3c>
   5efb4:	ldr	r3, [sp, #128]	; 0x80
   5efb8:	subs	sl, sl, r6
   5efbc:	sbc	fp, fp, r7
   5efc0:	ldr	r0, [r3, #16]
   5efc4:	ldr	r3, [r3, #20]
   5efc8:	str	r0, [sp, #40]	; 0x28
   5efcc:	ldrd	r0, [sp, #56]	; 0x38
   5efd0:	str	r3, [sp, #44]	; 0x2c
   5efd4:	adds	r0, r0, r6
   5efd8:	adc	r1, r1, r7
   5efdc:	ldrd	r6, [sp, #40]	; 0x28
   5efe0:	strd	r0, [sp, #56]	; 0x38
   5efe4:	orrs	r7, r6, r7
   5efe8:	beq	5f37c <fputs@plt+0x59d64>
   5efec:	mvn	r6, #0
   5eff0:	mvn	r7, #0
   5eff4:	str	r4, [sp, #84]	; 0x54
   5eff8:	strd	r6, [sp, #64]	; 0x40
   5effc:	str	r5, [sp, #88]	; 0x58
   5f000:	add	r6, sp, #128	; 0x80
   5f004:	ldr	r0, [sp, #52]	; 0x34
   5f008:	str	r6, [sp]
   5f00c:	mov	r1, #6
   5f010:	ldrd	r2, [sp, #40]	; 0x28
   5f014:	bl	5ded8 <fputs@plt+0x588c0>
   5f018:	cmp	r0, #0
   5f01c:	blt	5f360 <fputs@plt+0x59d48>
   5f020:	ldr	r3, [sp, #128]	; 0x80
   5f024:	mov	r0, r3
   5f028:	str	r3, [sp, #36]	; 0x24
   5f02c:	bl	5ee50 <fputs@plt+0x59838>
   5f030:	ldr	r3, [sp, #36]	; 0x24
   5f034:	mov	r6, r0
   5f038:	mov	r7, r1
   5f03c:	cmp	r7, fp
   5f040:	cmpeq	r6, sl
   5f044:	mov	r8, r0
   5f048:	mov	r9, r1
   5f04c:	movhi	r8, sl
   5f050:	movhi	r9, fp
   5f054:	orrs	r0, r8, r9
   5f058:	beq	5f37c <fputs@plt+0x59d64>
   5f05c:	subs	r8, r8, #1
   5f060:	add	r2, r8, #3
   5f064:	sbc	r9, r9, #0
   5f068:	ldr	r4, [r3, r2, lsl #3]
   5f06c:	add	r3, r3, r2, lsl #3
   5f070:	ldr	r5, [r3, #4]
   5f074:	orrs	r1, r4, r5
   5f078:	beq	5f3d8 <fputs@plt+0x59dc0>
   5f07c:	ldrd	r2, [sp, #184]	; 0xb8
   5f080:	ldr	r0, [sp, #52]	; 0x34
   5f084:	ldr	r1, [sp, #80]	; 0x50
   5f088:	strd	r2, [sp]
   5f08c:	mov	r2, r4
   5f090:	mov	r3, r5
   5f094:	blx	r1
   5f098:	cmp	r0, #0
   5f09c:	blt	5f360 <fputs@plt+0x59d48>
   5f0a0:	beq	5ef9c <fputs@plt+0x59984>
   5f0a4:	cmp	r0, #2
   5f0a8:	bne	5efa8 <fputs@plt+0x59990>
   5f0ac:	ldrd	r6, [sp, #64]	; 0x40
   5f0b0:	mvn	r2, #0
   5f0b4:	ldrd	r4, [sp, #64]	; 0x40
   5f0b8:	mvn	r3, #0
   5f0bc:	cmp	r7, r3
   5f0c0:	cmpeq	r6, r2
   5f0c4:	strd	r8, [sp, #72]	; 0x48
   5f0c8:	ldr	sl, [sp, #80]	; 0x50
   5f0cc:	moveq	r4, #0
   5f0d0:	moveq	r5, #0
   5f0d4:	strdeq	r4, [sp, #64]	; 0x40
   5f0d8:	beq	5f174 <fputs@plt+0x59b5c>
   5f0dc:	ldrd	r6, [sp, #72]	; 0x48
   5f0e0:	ldrd	r0, [sp, #64]	; 0x40
   5f0e4:	cmp	r7, r1
   5f0e8:	cmpeq	r6, r0
   5f0ec:	bcc	5f59c <fputs@plt+0x59f84>
   5f0f0:	ldrd	r6, [sp, #64]	; 0x40
   5f0f4:	orrs	r7, r6, r7
   5f0f8:	beq	5f164 <fputs@plt+0x59b4c>
   5f0fc:	ldrd	r6, [sp, #64]	; 0x40
   5f100:	ldr	r3, [sp, #128]	; 0x80
   5f104:	subs	r6, r6, #1
   5f108:	add	r2, r6, #3
   5f10c:	sbc	r7, r7, #0
   5f110:	ldr	r0, [r3, r2, lsl #3]
   5f114:	add	r3, r3, r2, lsl #3
   5f118:	ldr	r1, [r3, #4]
   5f11c:	orrs	r2, r0, r1
   5f120:	beq	5f3d8 <fputs@plt+0x59dc0>
   5f124:	ldrd	r2, [sp, #184]	; 0xb8
   5f128:	strd	r2, [sp]
   5f12c:	mov	r2, r0
   5f130:	mov	r3, r1
   5f134:	ldr	r0, [sp, #52]	; 0x34
   5f138:	blx	sl
   5f13c:	cmp	r0, #0
   5f140:	blt	5f360 <fputs@plt+0x59d48>
   5f144:	bne	5f514 <fputs@plt+0x59efc>
   5f148:	ldr	r3, [sp, #196]	; 0xc4
   5f14c:	cmp	r3, #1
   5f150:	bne	5f164 <fputs@plt+0x59b4c>
   5f154:	strd	r6, [sp, #72]	; 0x48
   5f158:	mov	r6, #0
   5f15c:	mov	r7, #0
   5f160:	strd	r6, [sp, #64]	; 0x40
   5f164:	ldrd	r6, [sp, #72]	; 0x48
   5f168:	cmp	r7, r5
   5f16c:	cmpeq	r6, r4
   5f170:	bhi	5f3e0 <fputs@plt+0x59dc8>
   5f174:	ldrd	r4, [sp, #72]	; 0x48
   5f178:	ldrd	r6, [sp, #64]	; 0x40
   5f17c:	cmp	r5, r7
   5f180:	cmpeq	r4, r6
   5f184:	beq	5f49c <fputs@plt+0x59e84>
   5f188:	bls	5f538 <fputs@plt+0x59f20>
   5f18c:	ldrd	r6, [sp, #72]	; 0x48
   5f190:	ldrd	r4, [sp, #64]	; 0x40
   5f194:	ldr	r0, [sp, #128]	; 0x80
   5f198:	adds	r4, r4, r6
   5f19c:	adc	r5, r5, r7
   5f1a0:	lsrs	r5, r5, #1
   5f1a4:	rrx	r4, r4
   5f1a8:	add	r1, r4, #3
   5f1ac:	ldr	r2, [r0, r1, lsl #3]
   5f1b0:	add	r1, r0, r1, lsl #3
   5f1b4:	ldr	r3, [r1, #4]
   5f1b8:	orrs	r7, r2, r3
   5f1bc:	beq	5f3d8 <fputs@plt+0x59dc0>
   5f1c0:	mov	r9, sl
   5f1c4:	ldrd	r6, [sp, #64]	; 0x40
   5f1c8:	ldr	r8, [sp, #52]	; 0x34
   5f1cc:	ldrd	sl, [sp, #72]	; 0x48
   5f1d0:	b	5f224 <fputs@plt+0x59c0c>
   5f1d4:	ldr	r1, [sp, #196]	; 0xc4
   5f1d8:	cmp	r1, #1
   5f1dc:	beq	5f248 <fputs@plt+0x59c30>
   5f1e0:	adds	r6, r4, #1
   5f1e4:	adc	r7, r5, #0
   5f1e8:	cmp	r7, fp
   5f1ec:	cmpeq	r6, sl
   5f1f0:	beq	5f498 <fputs@plt+0x59e80>
   5f1f4:	bcs	5f538 <fputs@plt+0x59f20>
   5f1f8:	adds	r4, sl, r6
   5f1fc:	ldr	r1, [sp, #128]	; 0x80
   5f200:	adc	r5, fp, r7
   5f204:	lsrs	r5, r5, #1
   5f208:	rrx	r4, r4
   5f20c:	add	r0, r4, #3
   5f210:	ldr	r2, [r1, r0, lsl #3]
   5f214:	add	r1, r1, r0, lsl #3
   5f218:	ldr	r3, [r1, #4]
   5f21c:	orrs	r0, r2, r3
   5f220:	beq	5f3d8 <fputs@plt+0x59dc0>
   5f224:	ldrd	r0, [sp, #184]	; 0xb8
   5f228:	strd	r0, [sp]
   5f22c:	mov	r0, r8
   5f230:	blx	r9
   5f234:	cmp	r0, #0
   5f238:	blt	5f360 <fputs@plt+0x59d48>
   5f23c:	beq	5f1d4 <fputs@plt+0x59bbc>
   5f240:	cmp	r0, #2
   5f244:	bne	5f1e0 <fputs@plt+0x59bc8>
   5f248:	mov	sl, r4
   5f24c:	mov	fp, r5
   5f250:	b	5f1e8 <fputs@plt+0x59bd0>
   5f254:	ldr	r4, [sp, #196]	; 0xc4
   5f258:	mov	r8, sl
   5f25c:	mov	r9, fp
   5f260:	cmp	r4, #0
   5f264:	bne	5f37c <fputs@plt+0x59d64>
   5f268:	ldrd	r4, [sp, #56]	; 0x38
   5f26c:	orrs	r5, r4, r5
   5f270:	bne	5f444 <fputs@plt+0x59e2c>
   5f274:	orrs	r6, r8, r9
   5f278:	beq	5f37c <fputs@plt+0x59d64>
   5f27c:	ldr	ip, [sp, #128]	; 0x80
   5f280:	ldr	r4, [sp, #52]	; 0x34
   5f284:	ldrd	r2, [sp, #112]	; 0x70
   5f288:	ldr	r1, [ip, #24]
   5f28c:	ldr	r0, [r4, #276]	; 0x114
   5f290:	ldr	ip, [ip, #28]
   5f294:	ldrd	r6, [sp, #56]	; 0x38
   5f298:	ldrd	r4, [sp, #40]	; 0x28
   5f29c:	str	r1, [sp, #8]
   5f2a0:	strd	r6, [sp, #16]
   5f2a4:	subs	r6, r8, #1
   5f2a8:	strd	r4, [sp]
   5f2ac:	sbc	r7, r9, #0
   5f2b0:	ldr	r1, [sp, #96]	; 0x60
   5f2b4:	mov	r4, #1
   5f2b8:	strd	r6, [sp, #24]
   5f2bc:	add	r6, r6, #3
   5f2c0:	str	ip, [sp, #12]
   5f2c4:	bl	5d9fc <fputs@plt+0x583e4>
   5f2c8:	ldr	r3, [sp, #128]	; 0x80
   5f2cc:	add	r2, r3, r6, lsl #3
   5f2d0:	ldr	r6, [r3, r6, lsl #3]
   5f2d4:	str	r6, [sp, #84]	; 0x54
   5f2d8:	ldr	r2, [r2, #4]
   5f2dc:	str	r2, [sp, #88]	; 0x58
   5f2e0:	add	r3, sp, #124	; 0x7c
   5f2e4:	ldr	r0, [sp, #52]	; 0x34
   5f2e8:	str	r3, [sp]
   5f2ec:	mov	r1, #3
   5f2f0:	ldr	r2, [sp, #84]	; 0x54
   5f2f4:	ldr	r3, [sp, #88]	; 0x58
   5f2f8:	bl	5ded8 <fputs@plt+0x588c0>
   5f2fc:	cmp	r0, #0
   5f300:	blt	5f360 <fputs@plt+0x59d48>
   5f304:	ldr	r7, [sp, #108]	; 0x6c
   5f308:	ldr	r5, [sp, #100]	; 0x64
   5f30c:	cmp	r7, #0
   5f310:	ldrne	r3, [sp, #124]	; 0x7c
   5f314:	strne	r3, [r7]
   5f318:	cmp	r5, #0
   5f31c:	ldrne	r6, [sp, #84]	; 0x54
   5f320:	ldrne	r7, [sp, #88]	; 0x58
   5f324:	strne	r6, [r5]
   5f328:	strne	r7, [r5, #4]
   5f32c:	ldr	r5, [sp, #104]	; 0x68
   5f330:	cmp	r5, #0
   5f334:	beq	5f530 <fputs@plt+0x59f18>
   5f338:	ldrd	r2, [sp, #56]	; 0x38
   5f33c:	uxtb	r4, r4
   5f340:	ldr	r6, [sp, #104]	; 0x68
   5f344:	mov	r0, #1
   5f348:	adds	r2, r2, r8
   5f34c:	mov	r5, #0
   5f350:	adc	r3, r3, r9
   5f354:	subs	r2, r2, r4
   5f358:	sbc	r3, r3, r5
   5f35c:	strd	r2, [r6]
   5f360:	ldr	r7, [sp, #92]	; 0x5c
   5f364:	ldr	r2, [sp, #132]	; 0x84
   5f368:	ldr	r3, [r7]
   5f36c:	cmp	r2, r3
   5f370:	bne	5f598 <fputs@plt+0x59f80>
   5f374:	add	sp, sp, #140	; 0x8c
   5f378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f37c:	mov	r0, #0
   5f380:	b	5f360 <fputs@plt+0x59d48>
   5f384:	ldrd	r6, [sp, #184]	; 0xb8
   5f388:	ldrd	r2, [r0, #16]
   5f38c:	ldr	r0, [sp, #52]	; 0x34
   5f390:	strd	r6, [sp]
   5f394:	blx	sl
   5f398:	cmp	r0, #0
   5f39c:	blt	5f360 <fputs@plt+0x59d48>
   5f3a0:	cmp	r0, #1
   5f3a4:	bne	5ef54 <fputs@plt+0x5993c>
   5f3a8:	ldr	r5, [sp, #96]	; 0x60
   5f3ac:	ldr	r7, [sp, #96]	; 0x60
   5f3b0:	ldrd	r4, [r5, #24]
   5f3b4:	ldrd	r6, [r7, #8]
   5f3b8:	subs	r8, r8, r4
   5f3bc:	sbc	r9, r9, r5
   5f3c0:	strd	r4, [sp, #56]	; 0x38
   5f3c4:	ldr	r5, [sp, #96]	; 0x60
   5f3c8:	strd	r6, [sp, #40]	; 0x28
   5f3cc:	ldrd	r4, [r5, #32]
   5f3d0:	strd	r4, [sp, #64]	; 0x40
   5f3d4:	b	5ef6c <fputs@plt+0x59954>
   5f3d8:	mvn	r0, #73	; 0x49
   5f3dc:	b	5f360 <fputs@plt+0x59d48>
   5f3e0:	adds	r6, r4, #1
   5f3e4:	ldr	r3, [sp, #128]	; 0x80
   5f3e8:	add	r2, r6, #3
   5f3ec:	adc	r7, r5, #0
   5f3f0:	ldr	r0, [r3, r2, lsl #3]
   5f3f4:	add	r3, r3, r2, lsl #3
   5f3f8:	ldr	r1, [r3, #4]
   5f3fc:	orrs	r2, r0, r1
   5f400:	beq	5f3d8 <fputs@plt+0x59dc0>
   5f404:	ldrd	r2, [sp, #184]	; 0xb8
   5f408:	strd	r2, [sp]
   5f40c:	mov	r2, r0
   5f410:	mov	r3, r1
   5f414:	ldr	r0, [sp, #52]	; 0x34
   5f418:	blx	sl
   5f41c:	cmp	r0, #0
   5f420:	blt	5f360 <fputs@plt+0x59d48>
   5f424:	bne	5f520 <fputs@plt+0x59f08>
   5f428:	ldr	r3, [sp, #196]	; 0xc4
   5f42c:	cmp	r3, #1
   5f430:	beq	5f528 <fputs@plt+0x59f10>
   5f434:	adds	r6, r4, #2
   5f438:	adc	r7, r5, #0
   5f43c:	strd	r6, [sp, #64]	; 0x40
   5f440:	b	5f174 <fputs@plt+0x59b5c>
   5f444:	ldr	ip, [sp, #128]	; 0x80
   5f448:	orrs	r7, r8, r9
   5f44c:	ldr	r4, [sp, #52]	; 0x34
   5f450:	ldrd	r2, [sp, #112]	; 0x70
   5f454:	ldr	r1, [ip, #24]
   5f458:	ldr	r0, [r4, #276]	; 0x114
   5f45c:	ldr	ip, [ip, #28]
   5f460:	bne	5f294 <fputs@plt+0x59c7c>
   5f464:	ldrd	r4, [sp, #40]	; 0x28
   5f468:	ldrd	r6, [sp, #56]	; 0x38
   5f46c:	str	r1, [sp, #8]
   5f470:	strd	r4, [sp]
   5f474:	mvn	r4, #0
   5f478:	mvn	r5, #0
   5f47c:	ldr	r1, [sp, #96]	; 0x60
   5f480:	strd	r4, [sp, #24]
   5f484:	mov	r4, #1
   5f488:	str	ip, [sp, #12]
   5f48c:	strd	r6, [sp, #16]
   5f490:	bl	5d9fc <fputs@plt+0x583e4>
   5f494:	b	5f2e0 <fputs@plt+0x59cc8>
   5f498:	strd	r6, [sp, #64]	; 0x40
   5f49c:	ldr	r4, [sp, #196]	; 0xc4
   5f4a0:	cmp	r4, #0
   5f4a4:	ldrdeq	r8, [sp, #64]	; 0x40
   5f4a8:	beq	5f268 <fputs@plt+0x59c50>
   5f4ac:	ldrd	r6, [sp, #40]	; 0x28
   5f4b0:	mov	r4, #0
   5f4b4:	ldr	r5, [sp, #52]	; 0x34
   5f4b8:	ldr	r3, [sp, #128]	; 0x80
   5f4bc:	ldr	r1, [sp, #96]	; 0x60
   5f4c0:	ldr	r0, [r5, #276]	; 0x114
   5f4c4:	strd	r6, [sp]
   5f4c8:	ldrd	r6, [sp, #56]	; 0x38
   5f4cc:	ldr	r2, [r3, #24]
   5f4d0:	ldr	ip, [r3, #28]
   5f4d4:	strd	r6, [sp, #16]
   5f4d8:	ldrd	r6, [sp, #64]	; 0x40
   5f4dc:	str	r2, [sp, #8]
   5f4e0:	str	ip, [sp, #12]
   5f4e4:	ldrd	r2, [sp, #112]	; 0x70
   5f4e8:	strd	r6, [sp, #24]
   5f4ec:	bl	5d9fc <fputs@plt+0x583e4>
   5f4f0:	ldr	r3, [sp, #128]	; 0x80
   5f4f4:	add	r2, r6, #3
   5f4f8:	ldrd	r8, [sp, #64]	; 0x40
   5f4fc:	add	r1, r3, r2, lsl #3
   5f500:	ldr	r2, [r3, r2, lsl #3]
   5f504:	str	r2, [sp, #84]	; 0x54
   5f508:	ldr	r1, [r1, #4]
   5f50c:	str	r1, [sp, #88]	; 0x58
   5f510:	b	5f2e0 <fputs@plt+0x59cc8>
   5f514:	cmp	r0, #2
   5f518:	bne	5f164 <fputs@plt+0x59b4c>
   5f51c:	b	5f154 <fputs@plt+0x59b3c>
   5f520:	cmp	r0, #2
   5f524:	bne	5f434 <fputs@plt+0x59e1c>
   5f528:	strd	r6, [sp, #72]	; 0x48
   5f52c:	b	5f174 <fputs@plt+0x59b5c>
   5f530:	mov	r0, #1
   5f534:	b	5f360 <fputs@plt+0x59d48>
   5f538:	ldr	r0, [pc, #132]	; 5f5c4 <fputs@plt+0x59fac>
   5f53c:	movw	r2, #1743	; 0x6cf
   5f540:	ldr	r1, [pc, #128]	; 5f5c8 <fputs@plt+0x59fb0>
   5f544:	ldr	r3, [pc, #128]	; 5f5cc <fputs@plt+0x59fb4>
   5f548:	add	r0, pc, r0
   5f54c:	add	r1, pc, r1
   5f550:	add	r3, pc, r3
   5f554:	bl	76bb0 <fputs@plt+0x71598>
   5f558:	ldr	r0, [pc, #112]	; 5f5d0 <fputs@plt+0x59fb8>
   5f55c:	movw	r2, #1625	; 0x659
   5f560:	ldr	r1, [pc, #108]	; 5f5d4 <fputs@plt+0x59fbc>
   5f564:	ldr	r3, [pc, #108]	; 5f5d8 <fputs@plt+0x59fc0>
   5f568:	add	r0, pc, r0
   5f56c:	add	r1, pc, r1
   5f570:	add	r3, pc, r3
   5f574:	bl	76bb0 <fputs@plt+0x71598>
   5f578:	ldr	r0, [pc, #92]	; 5f5dc <fputs@plt+0x59fc4>
   5f57c:	movw	r2, #1624	; 0x658
   5f580:	ldr	r1, [pc, #88]	; 5f5e0 <fputs@plt+0x59fc8>
   5f584:	ldr	r3, [pc, #88]	; 5f5e4 <fputs@plt+0x59fcc>
   5f588:	add	r0, pc, r0
   5f58c:	add	r1, pc, r1
   5f590:	add	r3, pc, r3
   5f594:	bl	76bb0 <fputs@plt+0x71598>
   5f598:	bl	524c <__stack_chk_fail@plt>
   5f59c:	ldr	r0, [pc, #68]	; 5f5e8 <fputs@plt+0x59fd0>
   5f5a0:	movw	r2, #1684	; 0x694
   5f5a4:	ldr	r1, [pc, #64]	; 5f5ec <fputs@plt+0x59fd4>
   5f5a8:	ldr	r3, [pc, #64]	; 5f5f0 <fputs@plt+0x59fd8>
   5f5ac:	add	r0, pc, r0
   5f5b0:	add	r1, pc, r1
   5f5b4:	add	r3, pc, r3
   5f5b8:	bl	76bb0 <fputs@plt+0x71598>
   5f5bc:	andeq	r1, r5, r8, lsr #25
   5f5c0:	andeq	r0, r0, r0, asr #8
   5f5c4:	andeq	r2, r3, r4, asr #5
   5f5c8:	andeq	r2, r3, r0, lsl #3
   5f5cc:	andeq	r2, r3, ip, lsr ip
   5f5d0:	andeq	r2, r3, r4, lsl #5
   5f5d4:	andeq	r2, r3, r0, ror #2
   5f5d8:	andeq	r2, r3, ip, lsl ip
   5f5dc:	ldrdeq	r1, [r2], -r0
   5f5e0:	andeq	r2, r3, r0, asr #2
   5f5e4:	strdeq	r2, [r3], -ip
   5f5e8:	andeq	r2, r3, ip, asr #4
   5f5ec:	andeq	r2, r3, ip, lsl r1
   5f5f0:	ldrdeq	r2, [r3], -r8
   5f5f4:	ldr	ip, [pc, #488]	; 5f7e4 <fputs@plt+0x5a1cc>
   5f5f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f5fc:	add	ip, pc, ip
   5f600:	ldr	r4, [pc, #480]	; 5f7e8 <fputs@plt+0x5a1d0>
   5f604:	sub	sp, sp, #60	; 0x3c
   5f608:	subs	r5, r0, #0
   5f60c:	strd	r2, [sp, #40]	; 0x28
   5f610:	ldr	r8, [ip, r4]
   5f614:	ldr	r9, [sp, #120]	; 0x78
   5f618:	ldr	r4, [sp, #128]	; 0x80
   5f61c:	ldr	sl, [r8]
   5f620:	ldr	fp, [sp, #132]	; 0x84
   5f624:	str	sl, [sp, #52]	; 0x34
   5f628:	ldr	sl, [sp, #136]	; 0x88
   5f62c:	beq	5f7c4 <fputs@plt+0x5a1ac>
   5f630:	cmp	r9, #0
   5f634:	beq	5f7a4 <fputs@plt+0x5a18c>
   5f638:	ldrd	r6, [sp, #104]	; 0x68
   5f63c:	orrs	r7, r6, r7
   5f640:	bne	5f660 <fputs@plt+0x5a048>
   5f644:	mov	r0, #0
   5f648:	ldr	r2, [sp, #52]	; 0x34
   5f64c:	ldr	r3, [r8]
   5f650:	cmp	r2, r3
   5f654:	bne	5f7a0 <fputs@plt+0x5a188>
   5f658:	add	sp, sp, #60	; 0x3c
   5f65c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f660:	ldrd	r6, [sp, #112]	; 0x70
   5f664:	strd	r6, [sp]
   5f668:	blx	r9
   5f66c:	cmp	r0, #0
   5f670:	blt	5f648 <fputs@plt+0x5a030>
   5f674:	beq	5f6e8 <fputs@plt+0x5a0d0>
   5f678:	cmp	r0, #1
   5f67c:	beq	5f6f4 <fputs@plt+0x5a0dc>
   5f680:	cmp	r0, #2
   5f684:	bne	5f760 <fputs@plt+0x5a148>
   5f688:	ldr	r3, [sp, #124]	; 0x7c
   5f68c:	cmp	r3, #1
   5f690:	bne	5f644 <fputs@plt+0x5a02c>
   5f694:	add	r3, sp, #48	; 0x30
   5f698:	mov	r0, r5
   5f69c:	str	r3, [sp]
   5f6a0:	mov	r1, #3
   5f6a4:	ldrd	r2, [sp, #40]	; 0x28
   5f6a8:	bl	5ded8 <fputs@plt+0x588c0>
   5f6ac:	cmp	r0, #0
   5f6b0:	blt	5f648 <fputs@plt+0x5a030>
   5f6b4:	cmp	r4, #0
   5f6b8:	ldrne	r3, [sp, #48]	; 0x30
   5f6bc:	strne	r3, [r4]
   5f6c0:	cmp	fp, #0
   5f6c4:	ldrdne	r6, [sp, #40]	; 0x28
   5f6c8:	strdne	r6, [fp]
   5f6cc:	cmp	sl, #0
   5f6d0:	movne	r2, #0
   5f6d4:	movne	r3, #0
   5f6d8:	movne	r0, #1
   5f6dc:	strdne	r2, [sl]
   5f6e0:	moveq	r0, #1
   5f6e4:	b	5f648 <fputs@plt+0x5a030>
   5f6e8:	ldr	r7, [sp, #124]	; 0x7c
   5f6ec:	cmp	r7, #1
   5f6f0:	beq	5f694 <fputs@plt+0x5a07c>
   5f6f4:	ldrd	r0, [sp, #112]	; 0x70
   5f6f8:	ldrd	r2, [sp, #104]	; 0x68
   5f6fc:	str	r9, [sp, #16]
   5f700:	strd	r0, [sp, #8]
   5f704:	subs	r2, r2, #1
   5f708:	ldr	r1, [sp, #124]	; 0x7c
   5f70c:	sbc	r3, r3, #0
   5f710:	mov	r0, r5
   5f714:	strd	r2, [sp]
   5f718:	str	r4, [sp, #24]
   5f71c:	ldrd	r2, [sp, #96]	; 0x60
   5f720:	str	r1, [sp, #20]
   5f724:	str	fp, [sp, #28]
   5f728:	str	sl, [sp, #32]
   5f72c:	bl	5eec0 <fputs@plt+0x598a8>
   5f730:	ldr	r2, [sp, #124]	; 0x7c
   5f734:	cmp	r0, #0
   5f738:	cmpeq	r2, #0
   5f73c:	beq	5f694 <fputs@plt+0x5a07c>
   5f740:	cmp	sl, #0
   5f744:	cmpne	r0, #0
   5f748:	ble	5f648 <fputs@plt+0x5a030>
   5f74c:	ldrd	r2, [sl]
   5f750:	adds	r2, r2, #1
   5f754:	adc	r3, r3, #0
   5f758:	strd	r2, [sl]
   5f75c:	b	5f648 <fputs@plt+0x5a030>
   5f760:	ldrd	r0, [sp, #112]	; 0x70
   5f764:	ldrd	r2, [sp, #104]	; 0x68
   5f768:	str	r9, [sp, #16]
   5f76c:	strd	r0, [sp, #8]
   5f770:	subs	r2, r2, #1
   5f774:	ldr	r1, [sp, #124]	; 0x7c
   5f778:	sbc	r3, r3, #0
   5f77c:	mov	r0, r5
   5f780:	strd	r2, [sp]
   5f784:	str	r4, [sp, #24]
   5f788:	ldrd	r2, [sp, #96]	; 0x60
   5f78c:	str	r1, [sp, #20]
   5f790:	str	fp, [sp, #28]
   5f794:	str	sl, [sp, #32]
   5f798:	bl	5eec0 <fputs@plt+0x598a8>
   5f79c:	b	5f740 <fputs@plt+0x5a128>
   5f7a0:	bl	524c <__stack_chk_fail@plt>
   5f7a4:	ldr	r0, [pc, #64]	; 5f7ec <fputs@plt+0x5a1d4>
   5f7a8:	movw	r2, #1831	; 0x727
   5f7ac:	ldr	r1, [pc, #60]	; 5f7f0 <fputs@plt+0x5a1d8>
   5f7b0:	ldr	r3, [pc, #60]	; 5f7f4 <fputs@plt+0x5a1dc>
   5f7b4:	add	r0, pc, r0
   5f7b8:	add	r1, pc, r1
   5f7bc:	add	r3, pc, r3
   5f7c0:	bl	76bb0 <fputs@plt+0x71598>
   5f7c4:	ldr	r0, [pc, #44]	; 5f7f8 <fputs@plt+0x5a1e0>
   5f7c8:	movw	r2, #1830	; 0x726
   5f7cc:	ldr	r1, [pc, #40]	; 5f7fc <fputs@plt+0x5a1e4>
   5f7d0:	ldr	r3, [pc, #40]	; 5f800 <fputs@plt+0x5a1e8>
   5f7d4:	add	r0, pc, r0
   5f7d8:	add	r1, pc, r1
   5f7dc:	add	r3, pc, r3
   5f7e0:	bl	76bb0 <fputs@plt+0x71598>
   5f7e4:	andeq	r1, r5, ip, ror r5
   5f7e8:	andeq	r0, r0, r0, asr #8
   5f7ec:	andeq	r2, r3, r8, lsr r0
   5f7f0:	andeq	r1, r3, r4, lsl pc
   5f7f4:	andeq	r2, r3, r4, lsl sl
   5f7f8:	andeq	r1, r2, r4, lsl #3
   5f7fc:	strdeq	r1, [r3], -r4
   5f800:	strdeq	r2, [r3], -r4
   5f804:	ldr	r1, [pc, #484]	; 5f9f0 <fputs@plt+0x5a3d8>
   5f808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f80c:	subs	sl, r0, #0
   5f810:	ldr	r0, [pc, #476]	; 5f9f4 <fputs@plt+0x5a3dc>
   5f814:	sub	sp, sp, #76	; 0x4c
   5f818:	add	r1, pc, r1
   5f81c:	strd	r2, [sp, #56]	; 0x38
   5f820:	ldr	r0, [r1, r0]
   5f824:	ldr	r1, [sp, #124]	; 0x7c
   5f828:	ldrd	r6, [sp, #112]	; 0x70
   5f82c:	str	r0, [sp, #40]	; 0x28
   5f830:	ldr	r0, [sp, #120]	; 0x78
   5f834:	str	r1, [sp, #44]	; 0x2c
   5f838:	str	r0, [sp, #48]	; 0x30
   5f83c:	ldr	r0, [sp, #40]	; 0x28
   5f840:	ldr	r1, [r0]
   5f844:	str	r1, [sp, #68]	; 0x44
   5f848:	beq	5f9d0 <fputs@plt+0x5a3b8>
   5f84c:	ldr	r0, [sl, #276]	; 0x114
   5f850:	add	r1, sp, #56	; 0x38
   5f854:	mov	r4, r2
   5f858:	mov	r5, r3
   5f85c:	bl	72bc0 <fputs@plt+0x6d5a8>
   5f860:	cmp	r0, #0
   5f864:	str	r0, [sp, #36]	; 0x24
   5f868:	beq	5f87c <fputs@plt+0x5a264>
   5f86c:	ldrd	r8, [r0, #24]
   5f870:	cmp	r7, r9
   5f874:	cmpeq	r6, r8
   5f878:	bhi	5f910 <fputs@plt+0x5a2f8>
   5f87c:	mov	r8, #0
   5f880:	mov	r9, #0
   5f884:	orrs	r1, r4, r5
   5f888:	addne	r2, sp, #64	; 0x40
   5f88c:	strne	r2, [sp, #32]
   5f890:	bne	5f8d0 <fputs@plt+0x5a2b8>
   5f894:	b	5f920 <fputs@plt+0x5a308>
   5f898:	ldr	fp, [sp, #64]	; 0x40
   5f89c:	mov	r0, fp
   5f8a0:	bl	5ee50 <fputs@plt+0x59838>
   5f8a4:	cmp	r1, r7
   5f8a8:	cmpeq	r0, r6
   5f8ac:	bhi	5f928 <fputs@plt+0x5a310>
   5f8b0:	ldr	r4, [fp, #16]
   5f8b4:	subs	r6, r6, r0
   5f8b8:	sbc	r7, r7, r1
   5f8bc:	ldr	r5, [fp, #20]
   5f8c0:	adds	r8, r8, r0
   5f8c4:	adc	r9, r9, r1
   5f8c8:	orrs	r1, r4, r5
   5f8cc:	beq	5f920 <fputs@plt+0x5a308>
   5f8d0:	add	r3, sp, #64	; 0x40
   5f8d4:	mov	r0, sl
   5f8d8:	str	r3, [sp]
   5f8dc:	mov	r1, #6
   5f8e0:	mov	r2, r4
   5f8e4:	mov	r3, r5
   5f8e8:	bl	5ded8 <fputs@plt+0x588c0>
   5f8ec:	cmp	r0, #0
   5f8f0:	bge	5f898 <fputs@plt+0x5a280>
   5f8f4:	ldr	r1, [sp, #40]	; 0x28
   5f8f8:	ldr	r2, [sp, #68]	; 0x44
   5f8fc:	ldr	r3, [r1]
   5f900:	cmp	r2, r3
   5f904:	bne	5f9cc <fputs@plt+0x5a3b4>
   5f908:	add	sp, sp, #76	; 0x4c
   5f90c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f910:	subs	r6, r6, r8
   5f914:	sbc	r7, r7, r9
   5f918:	ldrd	r4, [r0, #8]
   5f91c:	b	5f884 <fputs@plt+0x5a26c>
   5f920:	mov	r0, #0
   5f924:	b	5f8f4 <fputs@plt+0x5a2dc>
   5f928:	add	r2, r6, #3
   5f92c:	ldr	r0, [sl, #276]	; 0x114
   5f930:	ldr	r1, [sp, #36]	; 0x24
   5f934:	add	ip, fp, r2, lsl #3
   5f938:	ldr	r2, [fp, r2, lsl #3]
   5f93c:	str	r2, [sp, #36]	; 0x24
   5f940:	ldr	ip, [ip, #4]
   5f944:	strd	r4, [sp]
   5f948:	ldrd	r4, [sp, #56]	; 0x38
   5f94c:	ldr	r2, [fp, #24]
   5f950:	ldr	r3, [fp, #28]
   5f954:	strd	r8, [sp, #16]
   5f958:	str	r2, [sp, #8]
   5f95c:	mov	r2, r4
   5f960:	str	r3, [sp, #12]
   5f964:	mov	r3, r5
   5f968:	strd	r6, [sp, #24]
   5f96c:	str	ip, [sp, #52]	; 0x34
   5f970:	bl	5d9fc <fputs@plt+0x583e4>
   5f974:	add	r0, sp, #64	; 0x40
   5f978:	ldr	r3, [sp, #52]	; 0x34
   5f97c:	str	r0, [sp]
   5f980:	mov	r1, #3
   5f984:	mov	r0, sl
   5f988:	ldr	r2, [sp, #36]	; 0x24
   5f98c:	bl	5ded8 <fputs@plt+0x588c0>
   5f990:	cmp	r0, #0
   5f994:	blt	5f8f4 <fputs@plt+0x5a2dc>
   5f998:	ldr	r2, [sp, #48]	; 0x30
   5f99c:	cmp	r2, #0
   5f9a0:	ldrne	r3, [sp, #64]	; 0x40
   5f9a4:	strne	r3, [r2]
   5f9a8:	ldr	r3, [sp, #44]	; 0x2c
   5f9ac:	cmp	r3, #0
   5f9b0:	ldrne	r0, [sp, #36]	; 0x24
   5f9b4:	moveq	r0, #1
   5f9b8:	ldrne	r1, [sp, #52]	; 0x34
   5f9bc:	strne	r0, [r3]
   5f9c0:	movne	r0, #1
   5f9c4:	strne	r1, [r3, #4]
   5f9c8:	b	5f8f4 <fputs@plt+0x5a2dc>
   5f9cc:	bl	524c <__stack_chk_fail@plt>
   5f9d0:	ldr	r0, [pc, #32]	; 5f9f8 <fputs@plt+0x5a3e0>
   5f9d4:	movw	r2, #1522	; 0x5f2
   5f9d8:	ldr	r1, [pc, #28]	; 5f9fc <fputs@plt+0x5a3e4>
   5f9dc:	ldr	r3, [pc, #28]	; 5fa00 <fputs@plt+0x5a3e8>
   5f9e0:	add	r0, pc, r0
   5f9e4:	add	r1, pc, r1
   5f9e8:	add	r3, pc, r3
   5f9ec:	bl	76bb0 <fputs@plt+0x71598>
   5f9f0:	andeq	r1, r5, r0, ror #6
   5f9f4:	andeq	r0, r0, r0, asr #8
   5f9f8:	andeq	r0, r2, r8, ror pc
   5f9fc:	andeq	r1, r3, r8, ror #25
   5fa00:	muleq	r3, r8, ip
   5fa04:	ldr	r1, [pc, #204]	; 5fad8 <fputs@plt+0x5a4c0>
   5fa08:	cmp	r0, #0
   5fa0c:	ldr	ip, [pc, #200]	; 5fadc <fputs@plt+0x5a4c4>
   5fa10:	add	r1, pc, r1
   5fa14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5fa18:	sub	sp, sp, #24
   5fa1c:	ldr	r8, [r1, ip]
   5fa20:	mov	r6, r2
   5fa24:	mov	r7, r3
   5fa28:	ldrd	r4, [sp, #64]	; 0x40
   5fa2c:	ldr	sl, [sp, #72]	; 0x48
   5fa30:	ldr	r1, [r8]
   5fa34:	ldr	r9, [sp, #76]	; 0x4c
   5fa38:	str	r1, [sp, #20]
   5fa3c:	beq	5fab8 <fputs@plt+0x5a4a0>
   5fa40:	orrs	r1, r4, r5
   5fa44:	bne	5fa80 <fputs@plt+0x5a468>
   5fa48:	add	ip, sp, #16
   5fa4c:	mov	r1, #3
   5fa50:	str	ip, [sp]
   5fa54:	bl	5ded8 <fputs@plt+0x588c0>
   5fa58:	cmp	r0, #0
   5fa5c:	blt	5fa9c <fputs@plt+0x5a484>
   5fa60:	cmp	sl, #0
   5fa64:	ldrne	r3, [sp, #16]
   5fa68:	strne	r3, [sl]
   5fa6c:	cmp	r9, #0
   5fa70:	moveq	r0, #1
   5fa74:	strdne	r6, [r9]
   5fa78:	movne	r0, #1
   5fa7c:	b	5fa9c <fputs@plt+0x5a484>
   5fa80:	subs	r4, r4, #1
   5fa84:	str	sl, [sp, #8]
   5fa88:	sbc	r5, r5, #0
   5fa8c:	ldrd	r2, [sp, #56]	; 0x38
   5fa90:	strd	r4, [sp]
   5fa94:	str	r9, [sp, #12]
   5fa98:	bl	5f804 <fputs@plt+0x5a1ec>
   5fa9c:	ldr	r2, [sp, #20]
   5faa0:	ldr	r3, [r8]
   5faa4:	cmp	r2, r3
   5faa8:	bne	5fab4 <fputs@plt+0x5a49c>
   5faac:	add	sp, sp, #24
   5fab0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5fab4:	bl	524c <__stack_chk_fail@plt>
   5fab8:	ldr	r0, [pc, #32]	; 5fae0 <fputs@plt+0x5a4c8>
   5fabc:	movw	r2, #1580	; 0x62c
   5fac0:	ldr	r1, [pc, #28]	; 5fae4 <fputs@plt+0x5a4cc>
   5fac4:	ldr	r3, [pc, #28]	; 5fae8 <fputs@plt+0x5a4d0>
   5fac8:	add	r0, pc, r0
   5facc:	add	r1, pc, r1
   5fad0:	add	r3, pc, r3
   5fad4:	bl	76bb0 <fputs@plt+0x71598>
   5fad8:	andeq	r1, r5, r8, ror #2
   5fadc:	andeq	r0, r0, r0, asr #8
   5fae0:	muleq	r2, r0, lr
   5fae4:	andeq	r1, r3, r0, lsl #24
   5fae8:	andeq	r1, r3, ip, ror #22
   5faec:	push	{r4, r5, r6, r7, r8, r9, lr}
   5faf0:	sub	sp, sp, #44	; 0x2c
   5faf4:	ldr	r1, [r0, #160]	; 0xa0
   5faf8:	mov	ip, #0
   5fafc:	ldr	r5, [sp, #72]	; 0x48
   5fb00:	ldr	r4, [sp, #76]	; 0x4c
   5fb04:	ldr	r7, [r1, #176]	; 0xb0
   5fb08:	ldr	r6, [r1, #180]	; 0xb4
   5fb0c:	ldr	r9, [r1, #152]	; 0x98
   5fb10:	ldr	r8, [r1, #156]	; 0x9c
   5fb14:	ldr	lr, [sp, #80]	; 0x50
   5fb18:	ldr	r1, [pc, #52]	; 5fb54 <fputs@plt+0x5a53c>
   5fb1c:	strd	r2, [sp, #8]
   5fb20:	mov	r2, r7
   5fb24:	add	r1, pc, r1
   5fb28:	str	r9, [sp]
   5fb2c:	str	r8, [sp, #4]
   5fb30:	mov	r3, r6
   5fb34:	str	r5, [sp, #20]
   5fb38:	str	r4, [sp, #24]
   5fb3c:	str	lr, [sp, #28]
   5fb40:	str	r1, [sp, #16]
   5fb44:	str	ip, [sp, #32]
   5fb48:	bl	5eec0 <fputs@plt+0x598a8>
   5fb4c:	add	sp, sp, #44	; 0x2c
   5fb50:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5fb54:			; <UNDEFINED> instruction: 0xffffe56c
   5fb58:	push	{r4, r5, r6, r7, r8, r9, lr}
   5fb5c:	sub	sp, sp, #44	; 0x2c
   5fb60:	ldr	r1, [r0, #160]	; 0xa0
   5fb64:	mov	ip, #0
   5fb68:	ldr	r5, [sp, #72]	; 0x48
   5fb6c:	ldr	r4, [sp, #76]	; 0x4c
   5fb70:	ldr	r7, [r1, #176]	; 0xb0
   5fb74:	ldr	r6, [r1, #180]	; 0xb4
   5fb78:	ldr	r9, [r1, #152]	; 0x98
   5fb7c:	ldr	r8, [r1, #156]	; 0x9c
   5fb80:	ldr	lr, [sp, #80]	; 0x50
   5fb84:	ldr	r1, [pc, #52]	; 5fbc0 <fputs@plt+0x5a5a8>
   5fb88:	strd	r2, [sp, #8]
   5fb8c:	mov	r2, r7
   5fb90:	add	r1, pc, r1
   5fb94:	str	r9, [sp]
   5fb98:	str	r8, [sp, #4]
   5fb9c:	mov	r3, r6
   5fba0:	str	r5, [sp, #20]
   5fba4:	str	r4, [sp, #24]
   5fba8:	str	lr, [sp, #28]
   5fbac:	str	r1, [sp, #16]
   5fbb0:	str	ip, [sp, #32]
   5fbb4:	bl	5eec0 <fputs@plt+0x598a8>
   5fbb8:	add	sp, sp, #44	; 0x2c
   5fbbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5fbc0:			; <UNDEFINED> instruction: 0xffffe5f4
   5fbc4:	sub	sp, sp, #8
   5fbc8:	ldr	r1, [pc, #268]	; 5fcdc <fputs@plt+0x5a6c4>
   5fbcc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5fbd0:	sub	sp, sp, #56	; 0x38
   5fbd4:	ldr	lr, [pc, #260]	; 5fce0 <fputs@plt+0x5a6c8>
   5fbd8:	add	ip, sp, #88	; 0x58
   5fbdc:	subs	r5, r0, #0
   5fbe0:	ldr	r8, [sp, #116]	; 0x74
   5fbe4:	add	lr, pc, lr
   5fbe8:	stm	ip, {r2, r3}
   5fbec:	ldr	r7, [sp, #120]	; 0x78
   5fbf0:	ldr	r4, [lr, r1]
   5fbf4:	mov	r3, lr
   5fbf8:	ldr	r3, [r4]
   5fbfc:	str	r3, [sp, #52]	; 0x34
   5fc00:	beq	5fcbc <fputs@plt+0x5a6a4>
   5fc04:	add	r3, sp, #96	; 0x60
   5fc08:	add	r2, sp, #48	; 0x30
   5fc0c:	str	r2, [sp, #8]
   5fc10:	mov	r6, #0
   5fc14:	ldm	r3, {r0, r1}
   5fc18:	str	r6, [sp, #12]
   5fc1c:	ldm	ip, {r2, r3}
   5fc20:	stm	sp, {r0, r1}
   5fc24:	mov	r0, r5
   5fc28:	bl	5ed20 <fputs@plt+0x59708>
   5fc2c:	cmp	r0, #0
   5fc30:	blt	5fc90 <fputs@plt+0x5a678>
   5fc34:	beq	5fcb0 <fputs@plt+0x5a698>
   5fc38:	ldr	r1, [sp, #48]	; 0x30
   5fc3c:	mov	r0, r5
   5fc40:	ldrd	sl, [sp, #104]	; 0x68
   5fc44:	ldr	ip, [pc, #152]	; 5fce4 <fputs@plt+0x5a6cc>
   5fc48:	ldr	lr, [r1, #52]	; 0x34
   5fc4c:	ldr	r5, [r1, #48]	; 0x30
   5fc50:	add	ip, pc, ip
   5fc54:	ldr	r2, [r1, #40]	; 0x28
   5fc58:	ldr	r3, [r1, #44]	; 0x2c
   5fc5c:	stm	sp, {r5, lr}
   5fc60:	ldr	lr, [r1, #56]	; 0x38
   5fc64:	ldr	r1, [r1, #60]	; 0x3c
   5fc68:	strd	sl, [sp, #16]
   5fc6c:	ldr	fp, [sp, #112]	; 0x70
   5fc70:	str	lr, [sp, #8]
   5fc74:	str	r1, [sp, #12]
   5fc78:	str	fp, [sp, #28]
   5fc7c:	str	r8, [sp, #32]
   5fc80:	str	r7, [sp, #36]	; 0x24
   5fc84:	str	r6, [sp, #40]	; 0x28
   5fc88:	str	ip, [sp, #24]
   5fc8c:	bl	5f5f4 <fputs@plt+0x59fdc>
   5fc90:	ldr	r2, [sp, #52]	; 0x34
   5fc94:	ldr	r3, [r4]
   5fc98:	cmp	r2, r3
   5fc9c:	bne	5fcb8 <fputs@plt+0x5a6a0>
   5fca0:	add	sp, sp, #56	; 0x38
   5fca4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   5fca8:	add	sp, sp, #8
   5fcac:	bx	lr
   5fcb0:	mvn	r0, #1
   5fcb4:	b	5fc90 <fputs@plt+0x5a678>
   5fcb8:	bl	524c <__stack_chk_fail@plt>
   5fcbc:	ldr	r0, [pc, #36]	; 5fce8 <fputs@plt+0x5a6d0>
   5fcc0:	movw	r2, #2011	; 0x7db
   5fcc4:	ldr	r1, [pc, #32]	; 5fcec <fputs@plt+0x5a6d4>
   5fcc8:	ldr	r3, [pc, #32]	; 5fcf0 <fputs@plt+0x5a6d8>
   5fccc:	add	r0, pc, r0
   5fcd0:	add	r1, pc, r1
   5fcd4:	add	r3, pc, r3
   5fcd8:	bl	76bb0 <fputs@plt+0x71598>
   5fcdc:	andeq	r0, r0, r0, asr #8
   5fce0:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   5fce4:			; <UNDEFINED> instruction: 0xffffe628
   5fce8:	andeq	r0, r2, ip, lsl #25
   5fcec:	strdeq	r1, [r3], -ip
   5fcf0:	andeq	r2, r3, r4, lsl r6
   5fcf4:	push	{r4, r5, r6, lr}
   5fcf8:	mov	r3, #0
   5fcfc:	mov	r6, r0
   5fd00:	str	r3, [r0, #24]
   5fd04:	mov	r4, #0
   5fd08:	mov	r5, #0
   5fd0c:	mov	r1, r3
   5fd10:	add	r0, r0, #208	; 0xd0
   5fd14:	strd	r4, [r6, #176]	; 0xb0
   5fd18:	mov	r2, #16
   5fd1c:	strd	r4, [r6, #184]	; 0xb8
   5fd20:	strd	r4, [r6, #192]	; 0xc0
   5fd24:	strd	r4, [r6, #200]	; 0xc8
   5fd28:	bl	4d54 <memset@plt>
   5fd2c:	strd	r4, [r6, #224]	; 0xe0
   5fd30:	pop	{r4, r5, r6, pc}
   5fd34:	push	{r4, r5}
   5fd38:	mov	r4, r1
   5fd3c:	strd	r2, [r0, #176]	; 0xb0
   5fd40:	mov	r3, #3
   5fd44:	str	r3, [r0, #24]
   5fd48:	mov	r3, r1
   5fd4c:	ldr	r2, [r4, #20]
   5fd50:	mov	ip, r0
   5fd54:	ldr	r1, [r1, #16]
   5fd58:	add	r5, r0, #208	; 0xd0
   5fd5c:	str	r2, [r0, #188]	; 0xbc
   5fd60:	str	r1, [r0, #184]	; 0xb8
   5fd64:	ldr	r1, [r4, #24]
   5fd68:	ldr	r2, [r4, #28]
   5fd6c:	str	r1, [r0, #192]	; 0xc0
   5fd70:	str	r2, [r0, #196]	; 0xc4
   5fd74:	ldr	r1, [r4, #32]
   5fd78:	ldr	r2, [r4, #36]	; 0x24
   5fd7c:	str	r1, [r0, #200]	; 0xc8
   5fd80:	str	r2, [r0, #204]	; 0xcc
   5fd84:	ldr	r0, [r3, #40]!	; 0x28
   5fd88:	ldr	r2, [r3, #8]
   5fd8c:	ldr	r1, [r3, #4]
   5fd90:	ldr	r3, [r3, #12]
   5fd94:	stmia	r5!, {r0, r1, r2, r3}
   5fd98:	ldr	r2, [r4, #56]	; 0x38
   5fd9c:	ldr	r3, [r4, #60]	; 0x3c
   5fda0:	str	r2, [ip, #224]	; 0xe0
   5fda4:	str	r3, [ip, #228]	; 0xe4
   5fda8:	pop	{r4, r5}
   5fdac:	bx	lr
   5fdb0:	ldr	r3, [pc, #584]	; 60000 <fputs@plt+0x5a9e8>
   5fdb4:	ldr	r2, [pc, #584]	; 60004 <fputs@plt+0x5a9ec>
   5fdb8:	add	r3, pc, r3
   5fdbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5fdc0:	subs	r5, r0, #0
   5fdc4:	ldr	r8, [r3, r2]
   5fdc8:	sub	sp, sp, #108	; 0x6c
   5fdcc:	mov	r4, r1
   5fdd0:	ldr	r3, [r8]
   5fdd4:	str	r3, [sp, #100]	; 0x64
   5fdd8:	beq	5ffc0 <fputs@plt+0x5a9a8>
   5fddc:	cmp	r1, #0
   5fde0:	beq	5ffa0 <fputs@plt+0x5a988>
   5fde4:	ldr	r3, [r5, #24]
   5fde8:	cmp	r3, #3
   5fdec:	bne	5ffe0 <fputs@plt+0x5a9c8>
   5fdf0:	ldr	r3, [r1, #24]
   5fdf4:	cmp	r3, #3
   5fdf8:	bne	5ff80 <fputs@plt+0x5a968>
   5fdfc:	add	r6, r5, #208	; 0xd0
   5fe00:	add	r7, r1, #208	; 0xd0
   5fe04:	add	ip, sp, #16
   5fe08:	ldm	r6, {r0, r1, r2, r3}
   5fe0c:	stm	sp, {r0, r1, r2, r3}
   5fe10:	ldm	r7, {r0, r1, r2, r3}
   5fe14:	stm	ip, {r0, r1, r2, r3}
   5fe18:	mov	r0, sp
   5fe1c:	mov	r1, ip
   5fe20:	mov	r2, #16
   5fe24:	bl	4b80 <memcmp@plt>
   5fe28:	cmp	r0, #0
   5fe2c:	bne	5fe44 <fputs@plt+0x5a82c>
   5fe30:	ldrd	sl, [r5, #200]	; 0xc8
   5fe34:	ldrd	r2, [r4, #200]	; 0xc8
   5fe38:	cmp	fp, r3
   5fe3c:	cmpeq	sl, r2
   5fe40:	beq	5ff48 <fputs@plt+0x5a930>
   5fe44:	ldr	r3, [r5, #160]	; 0xa0
   5fe48:	add	lr, sp, #32
   5fe4c:	ldr	r9, [r4, #160]	; 0xa0
   5fe50:	add	ip, sp, #48	; 0x30
   5fe54:	ldr	r0, [r3, #72]!	; 0x48
   5fe58:	ldr	r1, [r3, #4]
   5fe5c:	ldr	r2, [r3, #8]
   5fe60:	ldr	r3, [r3, #12]
   5fe64:	stmia	lr!, {r0, r1, r2, r3}
   5fe68:	ldr	r0, [r9, #72]!	; 0x48
   5fe6c:	ldr	r1, [r9, #4]
   5fe70:	ldr	r2, [r9, #8]
   5fe74:	ldr	r3, [r9, #12]
   5fe78:	stmia	ip!, {r0, r1, r2, r3}
   5fe7c:	add	r0, sp, #32
   5fe80:	add	r1, sp, #48	; 0x30
   5fe84:	mov	r2, #16
   5fe88:	bl	4b80 <memcmp@plt>
   5fe8c:	cmp	r0, #0
   5fe90:	bne	5feac <fputs@plt+0x5a894>
   5fe94:	ldrd	r0, [r5, #184]	; 0xb8
   5fe98:	ldrd	r2, [r4, #184]	; 0xb8
   5fe9c:	cmp	r1, r3
   5fea0:	cmpeq	r0, r2
   5fea4:	bcc	5ff74 <fputs@plt+0x5a95c>
   5fea8:	bhi	5ff2c <fputs@plt+0x5a914>
   5feac:	ldm	r6, {r0, r1, r2, r3}
   5feb0:	add	lr, sp, #64	; 0x40
   5feb4:	add	ip, sp, #80	; 0x50
   5feb8:	stm	lr, {r0, r1, r2, r3}
   5febc:	ldm	r7, {r0, r1, r2, r3}
   5fec0:	stm	ip, {r0, r1, r2, r3}
   5fec4:	mov	r0, lr
   5fec8:	mov	r1, ip
   5fecc:	mov	r2, #16
   5fed0:	bl	4b80 <memcmp@plt>
   5fed4:	cmp	r0, #0
   5fed8:	bne	5fef4 <fputs@plt+0x5a8dc>
   5fedc:	ldrd	r0, [r5, #200]	; 0xc8
   5fee0:	ldrd	r2, [r4, #200]	; 0xc8
   5fee4:	cmp	r1, r3
   5fee8:	cmpeq	r0, r2
   5feec:	bcc	5ff74 <fputs@plt+0x5a95c>
   5fef0:	bhi	5ff2c <fputs@plt+0x5a914>
   5fef4:	ldrd	r0, [r5, #192]	; 0xc0
   5fef8:	ldrd	r2, [r4, #192]	; 0xc0
   5fefc:	cmp	r1, r3
   5ff00:	cmpeq	r0, r2
   5ff04:	bcc	5ff74 <fputs@plt+0x5a95c>
   5ff08:	bhi	5ff2c <fputs@plt+0x5a914>
   5ff0c:	ldrd	r0, [r5, #224]	; 0xe0
   5ff10:	ldrd	r2, [r4, #224]	; 0xe0
   5ff14:	cmp	r1, r3
   5ff18:	cmpeq	r0, r2
   5ff1c:	bcc	5ff74 <fputs@plt+0x5a95c>
   5ff20:	movls	r0, #0
   5ff24:	movhi	r0, #1
   5ff28:	b	5ff30 <fputs@plt+0x5a918>
   5ff2c:	mov	r0, #1
   5ff30:	ldr	r2, [sp, #100]	; 0x64
   5ff34:	ldr	r3, [r8]
   5ff38:	cmp	r2, r3
   5ff3c:	bne	5ff7c <fputs@plt+0x5a964>
   5ff40:	add	sp, sp, #108	; 0x6c
   5ff44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ff48:	ldrd	sl, [r5, #192]	; 0xc0
   5ff4c:	ldrd	r2, [r4, #192]	; 0xc0
   5ff50:	cmp	fp, r3
   5ff54:	cmpeq	sl, r2
   5ff58:	bne	5fe44 <fputs@plt+0x5a82c>
   5ff5c:	ldrd	sl, [r5, #224]	; 0xe0
   5ff60:	ldrd	r2, [r4, #224]	; 0xe0
   5ff64:	cmp	fp, r3
   5ff68:	cmpeq	sl, r2
   5ff6c:	bne	5fe44 <fputs@plt+0x5a82c>
   5ff70:	b	5ff30 <fputs@plt+0x5a918>
   5ff74:	mvn	r0, #0
   5ff78:	b	5ff30 <fputs@plt+0x5a918>
   5ff7c:	bl	524c <__stack_chk_fail@plt>
   5ff80:	ldr	r0, [pc, #128]	; 60008 <fputs@plt+0x5a9f0>
   5ff84:	movw	r2, #2053	; 0x805
   5ff88:	ldr	r1, [pc, #124]	; 6000c <fputs@plt+0x5a9f4>
   5ff8c:	ldr	r3, [pc, #124]	; 60010 <fputs@plt+0x5a9f8>
   5ff90:	add	r0, pc, r0
   5ff94:	add	r1, pc, r1
   5ff98:	add	r3, pc, r3
   5ff9c:	bl	76bb0 <fputs@plt+0x71598>
   5ffa0:	ldr	r0, [pc, #108]	; 60014 <fputs@plt+0x5a9fc>
   5ffa4:	movw	r2, #2051	; 0x803
   5ffa8:	ldr	r1, [pc, #104]	; 60018 <fputs@plt+0x5aa00>
   5ffac:	ldr	r3, [pc, #104]	; 6001c <fputs@plt+0x5aa04>
   5ffb0:	add	r0, pc, r0
   5ffb4:	add	r1, pc, r1
   5ffb8:	add	r3, pc, r3
   5ffbc:	bl	76bb0 <fputs@plt+0x71598>
   5ffc0:	ldr	r0, [pc, #88]	; 60020 <fputs@plt+0x5aa08>
   5ffc4:	movw	r2, #2050	; 0x802
   5ffc8:	ldr	r1, [pc, #84]	; 60024 <fputs@plt+0x5aa0c>
   5ffcc:	ldr	r3, [pc, #84]	; 60028 <fputs@plt+0x5aa10>
   5ffd0:	add	r0, pc, r0
   5ffd4:	add	r1, pc, r1
   5ffd8:	add	r3, pc, r3
   5ffdc:	bl	76bb0 <fputs@plt+0x71598>
   5ffe0:	ldr	r0, [pc, #68]	; 6002c <fputs@plt+0x5aa14>
   5ffe4:	movw	r2, #2052	; 0x804
   5ffe8:	ldr	r1, [pc, #64]	; 60030 <fputs@plt+0x5aa18>
   5ffec:	ldr	r3, [pc, #64]	; 60034 <fputs@plt+0x5aa1c>
   5fff0:	add	r0, pc, r0
   5fff4:	add	r1, pc, r1
   5fff8:	add	r3, pc, r3
   5fffc:	bl	76bb0 <fputs@plt+0x71598>
   60000:	andeq	r0, r5, r0, asr #27
   60004:	andeq	r0, r0, r0, asr #8
   60008:	strdeq	r1, [r3], -ip
   6000c:	andeq	r1, r3, r8, lsr r7
   60010:	andeq	r1, r3, r4, lsl r7
   60014:			; <UNDEFINED> instruction: 0x000318b4
   60018:	andeq	r1, r3, r8, lsl r7
   6001c:	strdeq	r1, [r3], -r4
   60020:	muleq	r3, r0, r8
   60024:	strdeq	r1, [r3], -r8
   60028:	ldrdeq	r1, [r3], -r4
   6002c:	andeq	r1, r3, r8, ror r8
   60030:	ldrdeq	r1, [r3], -r8
   60034:			; <UNDEFINED> instruction: 0x000316b4
   60038:	ldr	ip, [pc, #596]	; 60294 <fputs@plt+0x5ac7c>
   6003c:	ldr	r1, [pc, #596]	; 60298 <fputs@plt+0x5ac80>
   60040:	add	ip, pc, ip
   60044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60048:	mov	r7, r3
   6004c:	ldr	r8, [ip, r1]
   60050:	mov	r3, ip
   60054:	sub	sp, sp, #68	; 0x44
   60058:	subs	r9, r0, #0
   6005c:	mov	r6, r2
   60060:	ldr	r3, [r8]
   60064:	ldr	fp, [sp, #108]	; 0x6c
   60068:	ldr	sl, [sp, #112]	; 0x70
   6006c:	str	r3, [sp, #60]	; 0x3c
   60070:	beq	60274 <fputs@plt+0x5ac5c>
   60074:	ldr	r3, [r9, #160]	; 0xa0
   60078:	ldr	r4, [r3, #152]	; 0x98
   6007c:	ldr	r5, [r3, #156]	; 0x9c
   60080:	orrs	r1, r4, r5
   60084:	beq	600fc <fputs@plt+0x5aae4>
   60088:	orrs	r2, r6, r7
   6008c:	bne	60104 <fputs@plt+0x5aaec>
   60090:	ldr	r1, [sp, #104]	; 0x68
   60094:	cmp	r1, #1
   60098:	beq	600a4 <fputs@plt+0x5aa8c>
   6009c:	subs	r6, r4, #1
   600a0:	sbc	r7, r5, #0
   600a4:	ldr	r2, [r3, #176]	; 0xb0
   600a8:	add	r1, sp, #48	; 0x30
   600ac:	ldr	r3, [r3, #180]	; 0xb4
   600b0:	mov	r0, r9
   600b4:	strd	r6, [sp]
   600b8:	str	fp, [sp, #8]
   600bc:	str	r1, [sp, #12]
   600c0:	strd	r6, [sp, #40]	; 0x28
   600c4:	bl	5f804 <fputs@plt+0x5a1ec>
   600c8:	cmp	r0, #0
   600cc:	ble	600e4 <fputs@plt+0x5aacc>
   600d0:	cmp	sl, #0
   600d4:	ldrdne	r2, [sp, #48]	; 0x30
   600d8:	movne	r0, #1
   600dc:	moveq	r0, #1
   600e0:	strdne	r2, [sl]
   600e4:	ldr	r2, [sp, #60]	; 0x3c
   600e8:	ldr	r3, [r8]
   600ec:	cmp	r2, r3
   600f0:	bne	60270 <fputs@plt+0x5ac58>
   600f4:	add	sp, sp, #68	; 0x44
   600f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   600fc:	mov	r0, #0
   60100:	b	600e4 <fputs@plt+0x5aacc>
   60104:	ldr	ip, [pc, #400]	; 6029c <fputs@plt+0x5ac84>
   60108:	mov	r1, #0
   6010c:	ldr	r2, [r3, #176]	; 0xb0
   60110:	mov	lr, #1
   60114:	ldr	r3, [r3, #180]	; 0xb4
   60118:	add	ip, pc, ip
   6011c:	str	r1, [sp, #24]
   60120:	str	r1, [sp, #28]
   60124:	add	r1, sp, #40	; 0x28
   60128:	strd	r4, [sp]
   6012c:	strd	r6, [sp, #8]
   60130:	str	ip, [sp, #16]
   60134:	str	lr, [sp, #20]
   60138:	str	r1, [sp, #32]
   6013c:	bl	5eec0 <fputs@plt+0x598a8>
   60140:	cmp	r0, #0
   60144:	ble	600e4 <fputs@plt+0x5aacc>
   60148:	ldr	r2, [sp, #104]	; 0x68
   6014c:	cmp	r2, #1
   60150:	ldrd	r2, [sp, #40]	; 0x28
   60154:	beq	6020c <fputs@plt+0x5abf4>
   60158:	orrs	r1, r2, r3
   6015c:	beq	600fc <fputs@plt+0x5aae4>
   60160:	ldr	r1, [r9, #160]	; 0xa0
   60164:	subs	r4, r2, #1
   60168:	sbc	r5, r3, #0
   6016c:	mov	r0, r9
   60170:	strd	r4, [sp, #40]	; 0x28
   60174:	ldr	r2, [r1, #176]	; 0xb0
   60178:	ldr	r3, [r1, #180]	; 0xb4
   6017c:	add	r1, sp, #48	; 0x30
   60180:	strd	r4, [sp]
   60184:	str	fp, [sp, #8]
   60188:	str	r1, [sp, #12]
   6018c:	bl	5f804 <fputs@plt+0x5a1ec>
   60190:	cmp	r0, #0
   60194:	ble	600e4 <fputs@plt+0x5aacc>
   60198:	ldrd	r2, [sp, #48]	; 0x30
   6019c:	cmp	r3, r7
   601a0:	cmpeq	r2, r6
   601a4:	movcc	r3, #0
   601a8:	movcs	r3, #1
   601ac:	cmp	r3, #0
   601b0:	beq	600d0 <fputs@plt+0x5aab8>
   601b4:	bl	77b7c <fputs@plt+0x72564>
   601b8:	cmp	r0, #6
   601bc:	mvnle	r0, #73	; 0x49
   601c0:	ble	600e4 <fputs@plt+0x5aacc>
   601c4:	ldr	ip, [pc, #212]	; 602a0 <fputs@plt+0x5ac88>
   601c8:	mov	r0, #7
   601cc:	ldr	r2, [pc, #208]	; 602a4 <fputs@plt+0x5ac8c>
   601d0:	mov	r1, #0
   601d4:	add	ip, pc, ip
   601d8:	ldrd	r4, [sp, #40]	; 0x28
   601dc:	add	r2, pc, r2
   601e0:	str	ip, [sp]
   601e4:	str	r2, [sp, #4]
   601e8:	movw	r3, #2154	; 0x86a
   601ec:	ldr	ip, [r9, #40]	; 0x28
   601f0:	ldr	r2, [pc, #176]	; 602a8 <fputs@plt+0x5ac90>
   601f4:	strd	r4, [sp, #16]
   601f8:	add	r2, pc, r2
   601fc:	str	ip, [sp, #8]
   60200:	bl	76de4 <fputs@plt+0x717cc>
   60204:	mvn	r0, #73	; 0x49
   60208:	b	600e4 <fputs@plt+0x5aacc>
   6020c:	subs	r4, r4, #1
   60210:	sbc	r5, r5, #0
   60214:	cmp	r5, r3
   60218:	cmpeq	r4, r2
   6021c:	bls	600fc <fputs@plt+0x5aae4>
   60220:	ldr	r1, [r9, #160]	; 0xa0
   60224:	adds	r4, r2, #1
   60228:	adc	r5, r3, #0
   6022c:	mov	r0, r9
   60230:	strd	r4, [sp, #40]	; 0x28
   60234:	ldr	r2, [r1, #176]	; 0xb0
   60238:	ldr	r3, [r1, #180]	; 0xb4
   6023c:	add	r1, sp, #48	; 0x30
   60240:	strd	r4, [sp]
   60244:	str	fp, [sp, #8]
   60248:	str	r1, [sp, #12]
   6024c:	bl	5f804 <fputs@plt+0x5a1ec>
   60250:	cmp	r0, #0
   60254:	ble	600e4 <fputs@plt+0x5aacc>
   60258:	ldrd	r2, [sp, #48]	; 0x30
   6025c:	cmp	r3, r7
   60260:	cmpeq	r2, r6
   60264:	movhi	r3, #0
   60268:	movls	r3, #1
   6026c:	b	601ac <fputs@plt+0x5ab94>
   60270:	bl	524c <__stack_chk_fail@plt>
   60274:	ldr	r0, [pc, #48]	; 602ac <fputs@plt+0x5ac94>
   60278:	movw	r2, #2110	; 0x83e
   6027c:	ldr	r1, [pc, #44]	; 602b0 <fputs@plt+0x5ac98>
   60280:	ldr	r3, [pc, #44]	; 602b4 <fputs@plt+0x5ac9c>
   60284:	add	r0, pc, r0
   60288:	add	r1, pc, r1
   6028c:	add	r3, pc, r3
   60290:	bl	76bb0 <fputs@plt+0x71598>
   60294:	andeq	r0, r5, r8, lsr fp
   60298:	andeq	r0, r0, r0, asr #8
   6029c:			; <UNDEFINED> instruction: 0xffffd788
   602a0:	andeq	r2, r3, r8, asr #4
   602a4:	ldrdeq	r1, [r3], -r4
   602a8:	ldrdeq	r1, [r3], -r4
   602ac:	ldrdeq	r0, [r2], -r4
   602b0:	andeq	r1, r3, r4, asr #8
   602b4:	andeq	r2, r3, r4, asr r1
   602b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   602bc:	sub	sp, sp, #84	; 0x54
   602c0:	ldr	lr, [pc, #536]	; 604e0 <fputs@plt+0x5aec8>
   602c4:	mov	r5, r1
   602c8:	ldr	ip, [pc, #532]	; 604e4 <fputs@plt+0x5aecc>
   602cc:	mov	r8, r2
   602d0:	add	lr, pc, lr
   602d4:	mov	r7, r3
   602d8:	ldr	r1, [sp, #132]	; 0x84
   602dc:	subs	r9, r0, #0
   602e0:	ldr	r4, [lr, ip]
   602e4:	mov	r3, lr
   602e8:	ldr	r2, [sp, #136]	; 0x88
   602ec:	str	r1, [sp, #48]	; 0x30
   602f0:	ldr	r3, [r4]
   602f4:	str	r2, [sp, #52]	; 0x34
   602f8:	str	r3, [sp, #76]	; 0x4c
   602fc:	beq	604c0 <fputs@plt+0x5aea8>
   60300:	orrs	r3, r8, r7
   60304:	movne	r6, #0
   60308:	moveq	r6, #1
   6030c:	cmp	r5, #0
   60310:	moveq	r6, #0
   60314:	andne	r6, r6, #1
   60318:	cmp	r6, #0
   6031c:	bne	604a0 <fputs@plt+0x5ae88>
   60320:	add	r3, sp, #60	; 0x3c
   60324:	mov	r1, #1
   60328:	str	r3, [sp]
   6032c:	ldrd	r2, [sp, #120]	; 0x78
   60330:	bl	5ded8 <fputs@plt+0x588c0>
   60334:	cmp	r0, #0
   60338:	blt	60428 <fputs@plt+0x5ae10>
   6033c:	ldr	r1, [sp, #60]	; 0x3c
   60340:	ldr	sl, [r1, #56]	; 0x38
   60344:	ldr	fp, [r1, #60]	; 0x3c
   60348:	orrs	r2, sl, fp
   6034c:	beq	60454 <fputs@plt+0x5ae3c>
   60350:	cmp	r5, #0
   60354:	beq	6045c <fputs@plt+0x5ae44>
   60358:	ldrb	r3, [r5]
   6035c:	cmp	r3, #3
   60360:	mvnne	r0, #21
   60364:	bne	60428 <fputs@plt+0x5ae10>
   60368:	ldr	r0, [r1, #52]	; 0x34
   6036c:	mov	lr, #1
   60370:	ldr	ip, [r1, #48]	; 0x30
   60374:	ldr	r2, [r1, #40]	; 0x28
   60378:	ldr	r3, [r1, #44]	; 0x2c
   6037c:	ldr	r1, [pc, #356]	; 604e8 <fputs@plt+0x5aed0>
   60380:	str	r0, [sp, #4]
   60384:	mov	r0, r9
   60388:	add	r1, pc, r1
   6038c:	str	ip, [sp]
   60390:	str	r1, [sp, #24]
   60394:	add	r1, sp, #64	; 0x40
   60398:	strd	sl, [sp, #8]
   6039c:	str	r8, [sp, #16]
   603a0:	str	r7, [sp, #20]
   603a4:	str	r6, [sp, #32]
   603a8:	str	r6, [sp, #36]	; 0x24
   603ac:	str	lr, [sp, #28]
   603b0:	str	r1, [sp, #40]	; 0x28
   603b4:	bl	5f5f4 <fputs@plt+0x59fdc>
   603b8:	cmp	r0, #0
   603bc:	ble	60428 <fputs@plt+0x5ae10>
   603c0:	ldr	r1, [sp, #128]	; 0x80
   603c4:	ldrd	r2, [sp, #64]	; 0x40
   603c8:	cmp	r1, #1
   603cc:	beq	60440 <fputs@plt+0x5ae28>
   603d0:	orrs	r1, r2, r3
   603d4:	beq	60454 <fputs@plt+0x5ae3c>
   603d8:	subs	r2, r2, #1
   603dc:	ldr	r1, [sp, #60]	; 0x3c
   603e0:	sbc	r3, r3, #0
   603e4:	mov	lr, r2
   603e8:	mov	r5, r3
   603ec:	strd	r2, [sp, #64]	; 0x40
   603f0:	ldr	r2, [r1, #40]	; 0x28
   603f4:	mov	r0, r9
   603f8:	ldr	r3, [r1, #44]	; 0x2c
   603fc:	ldr	ip, [r1, #48]	; 0x30
   60400:	ldr	r1, [r1, #52]	; 0x34
   60404:	str	lr, [sp, #8]
   60408:	str	ip, [sp]
   6040c:	str	r1, [sp, #4]
   60410:	ldr	r1, [sp, #48]	; 0x30
   60414:	str	r5, [sp, #12]
   60418:	str	r1, [sp, #16]
   6041c:	ldr	r1, [sp, #52]	; 0x34
   60420:	str	r1, [sp, #20]
   60424:	bl	5fa04 <fputs@plt+0x5a3ec>
   60428:	ldr	r2, [sp, #76]	; 0x4c
   6042c:	ldr	r3, [r4]
   60430:	cmp	r2, r3
   60434:	bne	6049c <fputs@plt+0x5ae84>
   60438:	add	sp, sp, #84	; 0x54
   6043c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60440:	subs	r0, sl, #1
   60444:	sbc	r1, fp, #0
   60448:	cmp	r1, r3
   6044c:	cmpeq	r0, r2
   60450:	bhi	60474 <fputs@plt+0x5ae5c>
   60454:	mov	r0, #0
   60458:	b	60428 <fputs@plt+0x5ae10>
   6045c:	ldr	r3, [sp, #128]	; 0x80
   60460:	cmp	r3, #1
   60464:	beq	60490 <fputs@plt+0x5ae78>
   60468:	subs	r2, sl, #1
   6046c:	sbc	r3, fp, #0
   60470:	b	603e4 <fputs@plt+0x5adcc>
   60474:	adds	r2, r2, #1
   60478:	ldr	r1, [sp, #60]	; 0x3c
   6047c:	adc	r3, r3, #0
   60480:	strd	r2, [sp, #64]	; 0x40
   60484:	mov	lr, r2
   60488:	mov	r5, r3
   6048c:	b	603f0 <fputs@plt+0x5add8>
   60490:	mov	r2, #0
   60494:	mov	r3, #0
   60498:	b	603e4 <fputs@plt+0x5adcc>
   6049c:	bl	524c <__stack_chk_fail@plt>
   604a0:	ldr	r0, [pc, #68]	; 604ec <fputs@plt+0x5aed4>
   604a4:	mov	r2, #2176	; 0x880
   604a8:	ldr	r1, [pc, #64]	; 604f0 <fputs@plt+0x5aed8>
   604ac:	ldr	r3, [pc, #64]	; 604f4 <fputs@plt+0x5aedc>
   604b0:	add	r0, pc, r0
   604b4:	add	r1, pc, r1
   604b8:	add	r3, pc, r3
   604bc:	bl	76bb0 <fputs@plt+0x71598>
   604c0:	ldr	r0, [pc, #48]	; 604f8 <fputs@plt+0x5aee0>
   604c4:	movw	r2, #2175	; 0x87f
   604c8:	ldr	r1, [pc, #44]	; 604fc <fputs@plt+0x5aee4>
   604cc:	ldr	r3, [pc, #44]	; 60500 <fputs@plt+0x5aee8>
   604d0:	add	r0, pc, r0
   604d4:	add	r1, pc, r1
   604d8:	add	r3, pc, r3
   604dc:	bl	76bb0 <fputs@plt+0x71598>
   604e0:	andeq	r0, r5, r8, lsr #17
   604e4:	andeq	r0, r0, r0, asr #8
   604e8:			; <UNDEFINED> instruction: 0xffffd518
   604ec:	andeq	r1, r3, r8, lsr #8
   604f0:	andeq	r1, r3, r8, lsl r2
   604f4:	andeq	r1, r3, ip, ror pc
   604f8:	andeq	r0, r2, r8, lsl #9
   604fc:	strdeq	r1, [r3], -r8
   60500:	andeq	r1, r3, ip, asr pc
   60504:	ldr	r1, [pc, #220]	; 605e8 <fputs@plt+0x5afd0>
   60508:	ldr	ip, [pc, #220]	; 605ec <fputs@plt+0x5afd4>
   6050c:	add	r1, pc, r1
   60510:	push	{r4, r5, r6, r7, r8, r9, lr}
   60514:	subs	r5, r0, #0
   60518:	ldr	r4, [r1, ip]
   6051c:	sub	sp, sp, #60	; 0x3c
   60520:	ldr	r7, [sp, #100]	; 0x64
   60524:	ldr	r1, [r4]
   60528:	ldr	r6, [sp, #104]	; 0x68
   6052c:	str	r1, [sp, #52]	; 0x34
   60530:	beq	605c8 <fputs@plt+0x5afb0>
   60534:	add	ip, sp, #48	; 0x30
   60538:	mov	r1, #1
   6053c:	str	ip, [sp]
   60540:	bl	5ded8 <fputs@plt+0x588c0>
   60544:	cmp	r0, #0
   60548:	blt	605ac <fputs@plt+0x5af94>
   6054c:	ldr	r1, [sp, #48]	; 0x30
   60550:	mov	r0, r5
   60554:	ldr	lr, [pc, #148]	; 605f0 <fputs@plt+0x5afd8>
   60558:	mov	ip, #0
   6055c:	ldr	r8, [r1, #48]	; 0x30
   60560:	add	lr, pc, lr
   60564:	ldr	r5, [r1, #52]	; 0x34
   60568:	ldr	r2, [r1, #40]	; 0x28
   6056c:	ldr	r3, [r1, #44]	; 0x2c
   60570:	str	r8, [sp]
   60574:	ldrd	r8, [sp, #88]	; 0x58
   60578:	str	r5, [sp, #4]
   6057c:	ldr	r5, [r1, #56]	; 0x38
   60580:	ldr	r1, [r1, #60]	; 0x3c
   60584:	strd	r8, [sp, #16]
   60588:	ldr	r9, [sp, #96]	; 0x60
   6058c:	str	r5, [sp, #8]
   60590:	str	r1, [sp, #12]
   60594:	str	r9, [sp, #28]
   60598:	str	r7, [sp, #32]
   6059c:	str	r6, [sp, #36]	; 0x24
   605a0:	str	lr, [sp, #24]
   605a4:	str	ip, [sp, #40]	; 0x28
   605a8:	bl	5f5f4 <fputs@plt+0x59fdc>
   605ac:	ldr	r2, [sp, #52]	; 0x34
   605b0:	ldr	r3, [r4]
   605b4:	cmp	r2, r3
   605b8:	bne	605c4 <fputs@plt+0x5afac>
   605bc:	add	sp, sp, #60	; 0x3c
   605c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   605c4:	bl	524c <__stack_chk_fail@plt>
   605c8:	ldr	r0, [pc, #36]	; 605f4 <fputs@plt+0x5afdc>
   605cc:	movw	r2, #2236	; 0x8bc
   605d0:	ldr	r1, [pc, #32]	; 605f8 <fputs@plt+0x5afe0>
   605d4:	ldr	r3, [pc, #32]	; 605fc <fputs@plt+0x5afe4>
   605d8:	add	r0, pc, r0
   605dc:	add	r1, pc, r1
   605e0:	add	r3, pc, r3
   605e4:	bl	76bb0 <fputs@plt+0x71598>
   605e8:	andeq	r0, r5, ip, ror #12
   605ec:	andeq	r0, r0, r0, asr #8
   605f0:			; <UNDEFINED> instruction: 0xffffd340
   605f4:	andeq	r0, r2, r0, lsl #7
   605f8:	strdeq	r1, [r3], -r0
   605fc:	andeq	r1, r3, r0, lsr sp
   60600:	ldr	r1, [pc, #644]	; 6088c <fputs@plt+0x5b274>
   60604:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60608:	subs	r4, r0, #0
   6060c:	ldr	r0, [pc, #636]	; 60890 <fputs@plt+0x5b278>
   60610:	sub	sp, sp, #140	; 0x8c
   60614:	add	r1, pc, r1
   60618:	strd	r2, [sp, #56]	; 0x38
   6061c:	ldr	r0, [r1, r0]
   60620:	mov	r3, r1
   60624:	ldr	sl, [sp, #204]	; 0xcc
   60628:	ldr	fp, [sp, #208]	; 0xd0
   6062c:	ldr	r3, [r0]
   60630:	ldr	r6, [sp, #200]	; 0xc8
   60634:	str	r0, [sp, #68]	; 0x44
   60638:	str	sl, [sp, #72]	; 0x48
   6063c:	str	fp, [sp, #76]	; 0x4c
   60640:	str	r3, [sp, #132]	; 0x84
   60644:	beq	6086c <fputs@plt+0x5b254>
   60648:	add	r3, sp, #184	; 0xb8
   6064c:	add	r2, sp, #96	; 0x60
   60650:	str	r2, [sp, #12]
   60654:	add	ip, sp, #172	; 0xac
   60658:	ldm	r3, {r0, r1}
   6065c:	add	r8, sp, #84	; 0x54
   60660:	str	r8, [sp, #8]
   60664:	ldmib	ip, {r2, r3}
   60668:	stm	sp, {r0, r1}
   6066c:	mov	r0, r4
   60670:	bl	5ed20 <fputs@plt+0x59708>
   60674:	cmp	r0, #0
   60678:	blt	6081c <fputs@plt+0x5b204>
   6067c:	beq	60860 <fputs@plt+0x5b248>
   60680:	ldr	r1, [sp, #84]	; 0x54
   60684:	mov	r5, #0
   60688:	ldrd	sl, [sp, #192]	; 0xc0
   6068c:	ldr	ip, [pc, #512]	; 60894 <fputs@plt+0x5b27c>
   60690:	ldr	r0, [r1, #52]	; 0x34
   60694:	ldr	lr, [r1, #48]	; 0x30
   60698:	add	ip, pc, ip
   6069c:	ldr	r2, [r1, #40]	; 0x28
   606a0:	ldr	r3, [r1, #44]	; 0x2c
   606a4:	str	lr, [sp]
   606a8:	str	r0, [sp, #4]
   606ac:	ldr	r0, [r1, #56]	; 0x38
   606b0:	ldr	r1, [r1, #60]	; 0x3c
   606b4:	strd	sl, [sp, #16]
   606b8:	str	r0, [sp, #8]
   606bc:	mov	r0, r4
   606c0:	str	r1, [sp, #12]
   606c4:	add	r1, sp, #104	; 0x68
   606c8:	str	r6, [sp, #28]
   606cc:	str	ip, [sp, #24]
   606d0:	str	r5, [sp, #32]
   606d4:	str	r5, [sp, #40]	; 0x28
   606d8:	str	r1, [sp, #36]	; 0x24
   606dc:	bl	5f5f4 <fputs@plt+0x59fdc>
   606e0:	cmp	r0, #0
   606e4:	ble	6081c <fputs@plt+0x5b204>
   606e8:	ldr	r7, [pc, #424]	; 60898 <fputs@plt+0x5b280>
   606ec:	add	sl, sp, #112	; 0x70
   606f0:	add	fp, sp, #92	; 0x5c
   606f4:	add	ip, sp, #120	; 0x78
   606f8:	add	r7, pc, r7
   606fc:	add	r9, sp, #88	; 0x58
   60700:	str	ip, [sp, #64]	; 0x40
   60704:	str	sl, [sp, #52]	; 0x34
   60708:	str	fp, [sp, #48]	; 0x30
   6070c:	b	60800 <fputs@plt+0x5b1e8>
   60710:	ldr	r1, [sp, #88]	; 0x58
   60714:	mov	r0, r4
   60718:	ldr	sl, [sp, #52]	; 0x34
   6071c:	ldr	ip, [r1, #52]	; 0x34
   60720:	ldr	lr, [r1, #48]	; 0x30
   60724:	ldr	r2, [r1, #40]	; 0x28
   60728:	ldr	r3, [r1, #44]	; 0x2c
   6072c:	str	lr, [sp]
   60730:	str	ip, [sp, #4]
   60734:	ldr	ip, [r1, #56]	; 0x38
   60738:	ldr	r1, [r1, #60]	; 0x3c
   6073c:	str	sl, [sp, #36]	; 0x24
   60740:	ldrd	sl, [sp, #104]	; 0x68
   60744:	str	ip, [sp, #8]
   60748:	str	r1, [sp, #12]
   6074c:	str	r7, [sp, #24]
   60750:	str	r6, [sp, #28]
   60754:	str	r5, [sp, #32]
   60758:	str	r5, [sp, #40]	; 0x28
   6075c:	strd	sl, [sp, #16]
   60760:	bl	5f5f4 <fputs@plt+0x59fdc>
   60764:	cmp	r0, #0
   60768:	ble	6081c <fputs@plt+0x5b204>
   6076c:	ldrd	r2, [sp, #96]	; 0x60
   60770:	mov	r0, r4
   60774:	str	r8, [sp]
   60778:	mov	r1, #1
   6077c:	bl	5ded8 <fputs@plt+0x588c0>
   60780:	cmp	r0, #0
   60784:	blt	6081c <fputs@plt+0x5b204>
   60788:	ldr	r1, [sp, #84]	; 0x54
   6078c:	mov	r0, r4
   60790:	ldrd	sl, [sp, #112]	; 0x70
   60794:	ldr	ip, [r1, #52]	; 0x34
   60798:	ldr	lr, [r1, #48]	; 0x30
   6079c:	ldr	r2, [r1, #40]	; 0x28
   607a0:	ldr	r3, [r1, #44]	; 0x2c
   607a4:	str	lr, [sp]
   607a8:	str	ip, [sp, #4]
   607ac:	ldr	ip, [r1, #56]	; 0x38
   607b0:	ldr	r1, [r1, #60]	; 0x3c
   607b4:	str	r7, [sp, #24]
   607b8:	str	ip, [sp, #8]
   607bc:	ldr	ip, [sp, #48]	; 0x30
   607c0:	str	r1, [sp, #12]
   607c4:	add	r1, sp, #120	; 0x78
   607c8:	str	r6, [sp, #28]
   607cc:	str	ip, [sp, #32]
   607d0:	str	r1, [sp, #36]	; 0x24
   607d4:	str	r5, [sp, #40]	; 0x28
   607d8:	strd	sl, [sp, #16]
   607dc:	bl	5f5f4 <fputs@plt+0x59fdc>
   607e0:	cmp	r0, #0
   607e4:	ble	6081c <fputs@plt+0x5b204>
   607e8:	ldrd	r0, [sp, #120]	; 0x78
   607ec:	ldrd	r2, [sp, #112]	; 0x70
   607f0:	cmp	r3, r1
   607f4:	cmpeq	r2, r0
   607f8:	beq	60838 <fputs@plt+0x5b220>
   607fc:	strd	r0, [sp, #104]	; 0x68
   60800:	str	r9, [sp]
   60804:	mov	r0, r4
   60808:	mov	r1, #1
   6080c:	ldrd	r2, [sp, #56]	; 0x38
   60810:	bl	5ded8 <fputs@plt+0x588c0>
   60814:	cmp	r0, #0
   60818:	bge	60710 <fputs@plt+0x5b0f8>
   6081c:	ldr	sl, [sp, #68]	; 0x44
   60820:	ldr	r2, [sp, #132]	; 0x84
   60824:	ldr	r3, [sl]
   60828:	cmp	r2, r3
   6082c:	bne	60868 <fputs@plt+0x5b250>
   60830:	add	sp, sp, #140	; 0x8c
   60834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60838:	ldr	fp, [sp, #72]	; 0x48
   6083c:	ldr	ip, [sp, #76]	; 0x4c
   60840:	cmp	fp, #0
   60844:	ldrne	r3, [sp, #92]	; 0x5c
   60848:	strne	r3, [fp]
   6084c:	cmp	ip, #0
   60850:	moveq	r0, #1
   60854:	strdne	r0, [ip]
   60858:	movne	r0, #1
   6085c:	b	6081c <fputs@plt+0x5b204>
   60860:	mvn	r0, #1
   60864:	b	6081c <fputs@plt+0x5b204>
   60868:	bl	524c <__stack_chk_fail@plt>
   6086c:	ldr	r0, [pc, #40]	; 6089c <fputs@plt+0x5b284>
   60870:	movw	r2, #2264	; 0x8d8
   60874:	ldr	r1, [pc, #36]	; 608a0 <fputs@plt+0x5b288>
   60878:	ldr	r3, [pc, #36]	; 608a4 <fputs@plt+0x5b28c>
   6087c:	add	r0, pc, r0
   60880:	add	r1, pc, r1
   60884:	add	r3, pc, r3
   60888:	bl	76bb0 <fputs@plt+0x71598>
   6088c:	andeq	r0, r5, r4, ror #10
   60890:	andeq	r0, r0, r0, asr #8
   60894:			; <UNDEFINED> instruction: 0xffffdbe0
   60898:			; <UNDEFINED> instruction: 0xffffd1a8
   6089c:	ldrdeq	r0, [r2], -ip
   608a0:	andeq	r0, r3, ip, asr #28
   608a4:	andeq	r1, r3, ip, ror #18
   608a8:	ldr	r1, [pc, #220]	; 6098c <fputs@plt+0x5b374>
   608ac:	ldr	ip, [pc, #220]	; 60990 <fputs@plt+0x5b378>
   608b0:	add	r1, pc, r1
   608b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   608b8:	subs	r5, r0, #0
   608bc:	ldr	r4, [r1, ip]
   608c0:	sub	sp, sp, #60	; 0x3c
   608c4:	ldr	r7, [sp, #100]	; 0x64
   608c8:	ldr	r1, [r4]
   608cc:	ldr	r6, [sp, #104]	; 0x68
   608d0:	str	r1, [sp, #52]	; 0x34
   608d4:	beq	6096c <fputs@plt+0x5b354>
   608d8:	add	ip, sp, #48	; 0x30
   608dc:	mov	r1, #1
   608e0:	str	ip, [sp]
   608e4:	bl	5ded8 <fputs@plt+0x588c0>
   608e8:	cmp	r0, #0
   608ec:	blt	60950 <fputs@plt+0x5b338>
   608f0:	ldr	r1, [sp, #48]	; 0x30
   608f4:	mov	r0, r5
   608f8:	ldr	lr, [pc, #148]	; 60994 <fputs@plt+0x5b37c>
   608fc:	mov	ip, #0
   60900:	ldr	r8, [r1, #48]	; 0x30
   60904:	add	lr, pc, lr
   60908:	ldr	r5, [r1, #52]	; 0x34
   6090c:	ldr	r2, [r1, #40]	; 0x28
   60910:	ldr	r3, [r1, #44]	; 0x2c
   60914:	str	r8, [sp]
   60918:	ldrd	r8, [sp, #88]	; 0x58
   6091c:	str	r5, [sp, #4]
   60920:	ldr	r5, [r1, #56]	; 0x38
   60924:	ldr	r1, [r1, #60]	; 0x3c
   60928:	strd	r8, [sp, #16]
   6092c:	ldr	r9, [sp, #96]	; 0x60
   60930:	str	r5, [sp, #8]
   60934:	str	r1, [sp, #12]
   60938:	str	r9, [sp, #28]
   6093c:	str	r7, [sp, #32]
   60940:	str	r6, [sp, #36]	; 0x24
   60944:	str	lr, [sp, #24]
   60948:	str	ip, [sp, #40]	; 0x28
   6094c:	bl	5f5f4 <fputs@plt+0x59fdc>
   60950:	ldr	r2, [sp, #52]	; 0x34
   60954:	ldr	r3, [r4]
   60958:	cmp	r2, r3
   6095c:	bne	60968 <fputs@plt+0x5b350>
   60960:	add	sp, sp, #60	; 0x3c
   60964:	pop	{r4, r5, r6, r7, r8, r9, pc}
   60968:	bl	524c <__stack_chk_fail@plt>
   6096c:	ldr	r0, [pc, #36]	; 60998 <fputs@plt+0x5b380>
   60970:	movw	r2, #2345	; 0x929
   60974:	ldr	r1, [pc, #32]	; 6099c <fputs@plt+0x5b384>
   60978:	ldr	r3, [pc, #32]	; 609a0 <fputs@plt+0x5b388>
   6097c:	add	r0, pc, r0
   60980:	add	r1, pc, r1
   60984:	add	r3, pc, r3
   60988:	bl	76bb0 <fputs@plt+0x71598>
   6098c:	andeq	r0, r5, r8, asr #5
   60990:	andeq	r0, r0, r0, asr #8
   60994:			; <UNDEFINED> instruction: 0xffffd78c
   60998:	ldrdeq	pc, [r1], -ip
   6099c:	andeq	r0, r3, ip, asr #26
   609a0:	andeq	r1, r3, r4, lsr r9
   609a4:	ldr	r1, [pc, #220]	; 60a88 <fputs@plt+0x5b470>
   609a8:	ldr	ip, [pc, #220]	; 60a8c <fputs@plt+0x5b474>
   609ac:	add	r1, pc, r1
   609b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   609b4:	subs	r5, r0, #0
   609b8:	ldr	r4, [r1, ip]
   609bc:	sub	sp, sp, #60	; 0x3c
   609c0:	ldr	r7, [sp, #100]	; 0x64
   609c4:	ldr	r1, [r4]
   609c8:	ldr	r6, [sp, #104]	; 0x68
   609cc:	str	r1, [sp, #52]	; 0x34
   609d0:	beq	60a68 <fputs@plt+0x5b450>
   609d4:	add	ip, sp, #48	; 0x30
   609d8:	mov	r1, #1
   609dc:	str	ip, [sp]
   609e0:	bl	5ded8 <fputs@plt+0x588c0>
   609e4:	cmp	r0, #0
   609e8:	blt	60a4c <fputs@plt+0x5b434>
   609ec:	ldr	r1, [sp, #48]	; 0x30
   609f0:	mov	r0, r5
   609f4:	ldr	lr, [pc, #148]	; 60a90 <fputs@plt+0x5b478>
   609f8:	mov	ip, #0
   609fc:	ldr	r8, [r1, #48]	; 0x30
   60a00:	add	lr, pc, lr
   60a04:	ldr	r5, [r1, #52]	; 0x34
   60a08:	ldr	r2, [r1, #40]	; 0x28
   60a0c:	ldr	r3, [r1, #44]	; 0x2c
   60a10:	str	r8, [sp]
   60a14:	ldrd	r8, [sp, #88]	; 0x58
   60a18:	str	r5, [sp, #4]
   60a1c:	ldr	r5, [r1, #56]	; 0x38
   60a20:	ldr	r1, [r1, #60]	; 0x3c
   60a24:	strd	r8, [sp, #16]
   60a28:	ldr	r9, [sp, #96]	; 0x60
   60a2c:	str	r5, [sp, #8]
   60a30:	str	r1, [sp, #12]
   60a34:	str	r9, [sp, #28]
   60a38:	str	r7, [sp, #32]
   60a3c:	str	r6, [sp, #36]	; 0x24
   60a40:	str	lr, [sp, #24]
   60a44:	str	ip, [sp, #40]	; 0x28
   60a48:	bl	5f5f4 <fputs@plt+0x59fdc>
   60a4c:	ldr	r2, [sp, #52]	; 0x34
   60a50:	ldr	r3, [r4]
   60a54:	cmp	r2, r3
   60a58:	bne	60a64 <fputs@plt+0x5b44c>
   60a5c:	add	sp, sp, #60	; 0x3c
   60a60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   60a64:	bl	524c <__stack_chk_fail@plt>
   60a68:	ldr	r0, [pc, #36]	; 60a94 <fputs@plt+0x5b47c>
   60a6c:	movw	r2, #2371	; 0x943
   60a70:	ldr	r1, [pc, #32]	; 60a98 <fputs@plt+0x5b480>
   60a74:	ldr	r3, [pc, #32]	; 60a9c <fputs@plt+0x5b484>
   60a78:	add	r0, pc, r0
   60a7c:	add	r1, pc, r1
   60a80:	add	r3, pc, r3
   60a84:	bl	76bb0 <fputs@plt+0x71598>
   60a88:	andeq	r0, r5, ip, asr #3
   60a8c:	andeq	r0, r0, r0, asr #8
   60a90:			; <UNDEFINED> instruction: 0xffffd784
   60a94:	andeq	pc, r1, r0, ror #29
   60a98:	andeq	r0, r3, r0, asr ip
   60a9c:	andeq	r1, r3, r8, ror #15
   60aa0:	ldr	r3, [pc, #1000]	; 60e90 <fputs@plt+0x5b878>
   60aa4:	ldr	r2, [pc, #1000]	; 60e94 <fputs@plt+0x5b87c>
   60aa8:	add	r3, pc, r3
   60aac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60ab0:	subs	sl, r0, #0
   60ab4:	ldr	fp, [r3, r2]
   60ab8:	sub	sp, sp, #164	; 0xa4
   60abc:	ldr	r3, [fp]
   60ac0:	str	r3, [sp, #156]	; 0x9c
   60ac4:	beq	60e4c <fputs@plt+0x5b834>
   60ac8:	cmp	r1, #0
   60acc:	blt	60e2c <fputs@plt+0x5b814>
   60ad0:	mov	r0, r1
   60ad4:	add	r1, sp, #24
   60ad8:	bl	52a0 <fstatvfs64@plt>
   60adc:	cmp	r0, #0
   60ae0:	blt	60e6c <fputs@plt+0x5b854>
   60ae4:	ldr	r1, [sp, #28]
   60ae8:	mvn	r2, #0
   60aec:	ldr	r8, [sp, #32]
   60af0:	mvn	r3, #0
   60af4:	ldrd	r4, [sl]
   60af8:	ldr	r0, [sp, #36]	; 0x24
   60afc:	umull	r8, r9, r8, r1
   60b00:	cmp	r5, r3
   60b04:	cmpeq	r4, r2
   60b08:	mla	r9, r1, r0, r9
   60b0c:	beq	60dac <fputs@plt+0x5b794>
   60b10:	bl	65b0c <fputs@plt+0x604f4>
   60b14:	sub	r3, r0, #1
   60b18:	rsb	r0, r0, #0
   60b1c:	add	r4, r3, r4
   60b20:	mov	r3, #0
   60b24:	and	r4, r4, r0
   60b28:	cmp	r4, #8388608	; 0x800000
   60b2c:	bcc	60cd4 <fputs@plt+0x5b6bc>
   60b30:	mov	r6, r4
   60b34:	mov	r7, r3
   60b38:	str	r4, [sl]
   60b3c:	str	r3, [sl, #4]
   60b40:	ldrd	r4, [sl, #16]
   60b44:	mvn	r2, #0
   60b48:	mvn	r3, #0
   60b4c:	cmp	r5, r3
   60b50:	cmpeq	r4, r2
   60b54:	beq	60d58 <fputs@plt+0x5b740>
   60b58:	bl	65b0c <fputs@plt+0x604f4>
   60b5c:	sub	r4, r4, #1
   60b60:	mov	r3, #0
   60b64:	str	r3, [sl, #20]
   60b68:	mov	r5, r3
   60b6c:	rsb	r2, r0, #0
   60b70:	add	r0, r4, r0
   60b74:	and	r2, r2, r0
   60b78:	str	r2, [sl, #16]
   60b7c:	mov	r4, r2
   60b80:	movw	r2, #65535	; 0xffff
   60b84:	movt	r2, #63	; 0x3f
   60b88:	mov	r3, #0
   60b8c:	cmp	r5, r3
   60b90:	cmpeq	r4, r2
   60b94:	bhi	60d00 <fputs@plt+0x5b6e8>
   60b98:	mov	r0, #4194304	; 0x400000
   60b9c:	mov	r1, #0
   60ba0:	mov	r2, #8388608	; 0x800000
   60ba4:	mov	r3, #0
   60ba8:	mov	r4, r0
   60bac:	mov	r5, r1
   60bb0:	str	r0, [sl, #16]
   60bb4:	str	r1, [sl, #20]
   60bb8:	cmp	r3, r7
   60bbc:	cmpeq	r2, r6
   60bc0:	ldrd	r6, [sl, #24]
   60bc4:	strdhi	r2, [sl]
   60bc8:	mvn	r2, #0
   60bcc:	mvn	r3, #0
   60bd0:	cmp	r7, r3
   60bd4:	cmpeq	r6, r2
   60bd8:	beq	60cf0 <fputs@plt+0x5b6d8>
   60bdc:	bl	65b0c <fputs@plt+0x604f4>
   60be0:	sub	r6, r6, #1
   60be4:	mov	r7, #0
   60be8:	rsb	r3, r0, #0
   60bec:	add	r0, r6, r0
   60bf0:	and	r6, r3, r0
   60bf4:	cmp	r6, #4194304	; 0x400000
   60bf8:	bcc	60cf0 <fputs@plt+0x5b6d8>
   60bfc:	cmp	r5, r7
   60c00:	cmpeq	r4, r6
   60c04:	strd	r6, [sl, #24]
   60c08:	strdcc	r6, [sl, #16]
   60c0c:	ldrd	r2, [sl, #32]
   60c10:	mvn	r0, #0
   60c14:	mvn	r1, #0
   60c18:	cmp	r3, r1
   60c1c:	cmpeq	r2, r0
   60c20:	beq	60d0c <fputs@plt+0x5b6f4>
   60c24:	bl	77b7c <fputs@plt+0x72564>
   60c28:	cmp	r0, #6
   60c2c:	ble	60cbc <fputs@plt+0x5b6a4>
   60c30:	mov	r1, #8
   60c34:	ldrd	r2, [sl]
   60c38:	add	r0, sp, #124	; 0x7c
   60c3c:	bl	6a82c <fputs@plt+0x65214>
   60c40:	mov	r1, #8
   60c44:	ldrd	r2, [sl, #16]
   60c48:	mov	r6, r0
   60c4c:	add	r0, sp, #132	; 0x84
   60c50:	bl	6a82c <fputs@plt+0x65214>
   60c54:	mov	r1, #8
   60c58:	ldrd	r2, [sl, #24]
   60c5c:	mov	r5, r0
   60c60:	add	r0, sp, #140	; 0x8c
   60c64:	bl	6a82c <fputs@plt+0x65214>
   60c68:	ldrd	r2, [sl, #32]
   60c6c:	mov	r1, #8
   60c70:	mov	r4, r0
   60c74:	add	r0, sp, #148	; 0x94
   60c78:	bl	6a82c <fputs@plt+0x65214>
   60c7c:	ldr	r2, [pc, #532]	; 60e98 <fputs@plt+0x5b880>
   60c80:	ldr	ip, [pc, #532]	; 60e9c <fputs@plt+0x5b884>
   60c84:	mov	r1, #0
   60c88:	add	r2, pc, r2
   60c8c:	str	r2, [sp, #4]
   60c90:	ldr	r2, [pc, #520]	; 60ea0 <fputs@plt+0x5b888>
   60c94:	add	ip, pc, ip
   60c98:	str	r6, [sp, #8]
   60c9c:	movw	r3, #3036	; 0xbdc
   60ca0:	str	r5, [sp, #12]
   60ca4:	add	r2, pc, r2
   60ca8:	str	r4, [sp, #16]
   60cac:	str	ip, [sp]
   60cb0:	str	r0, [sp, #20]
   60cb4:	mov	r0, #7
   60cb8:	bl	76de4 <fputs@plt+0x717cc>
   60cbc:	ldr	r2, [sp, #156]	; 0x9c
   60cc0:	ldr	r3, [fp]
   60cc4:	cmp	r2, r3
   60cc8:	bne	60e28 <fputs@plt+0x5b810>
   60ccc:	add	sp, sp, #164	; 0xa4
   60cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60cd4:	mov	r2, #8388608	; 0x800000
   60cd8:	mov	r3, #0
   60cdc:	mov	r6, r2
   60ce0:	str	r2, [sl]
   60ce4:	mov	r7, r3
   60ce8:	str	r3, [sl, #4]
   60cec:	b	60b40 <fputs@plt+0x5b528>
   60cf0:	mov	r2, #4194304	; 0x400000
   60cf4:	mov	r3, #0
   60cf8:	strd	r2, [sl, #24]
   60cfc:	b	60c0c <fputs@plt+0x5b5f4>
   60d00:	adds	r2, r4, r4
   60d04:	adc	r3, r5, r5
   60d08:	b	60bb8 <fputs@plt+0x5b5a0>
   60d0c:	orrs	r3, r8, r9
   60d10:	beq	60e18 <fputs@plt+0x5b800>
   60d14:	bl	65b0c <fputs@plt+0x604f4>
   60d18:	mov	r3, #0
   60d1c:	mov	r2, #20
   60d20:	mov	r6, r0
   60d24:	adds	r0, r8, r8
   60d28:	adc	r1, r9, r9
   60d2c:	adds	r0, r0, r8
   60d30:	adc	r1, r1, r9
   60d34:	rsb	r4, r6, #0
   60d38:	bl	7fb48 <fputs@plt+0x7a530>
   60d3c:	mov	r3, #0
   60d40:	str	r3, [sl, #36]	; 0x24
   60d44:	sub	r0, r0, #1
   60d48:	add	r6, r0, r6
   60d4c:	and	r4, r4, r6
   60d50:	str	r4, [sl, #32]
   60d54:	b	60c24 <fputs@plt+0x5b60c>
   60d58:	bl	65b0c <fputs@plt+0x604f4>
   60d5c:	lsr	r3, r6, #3
   60d60:	orr	r3, r3, r7, lsl #29
   60d64:	mov	r5, #0
   60d68:	sub	r3, r3, #1
   60d6c:	rsb	r4, r0, #0
   60d70:	add	r0, r3, r0
   60d74:	and	r4, r4, r0
   60d78:	cmp	r5, #0
   60d7c:	cmpeq	r4, #134217728	; 0x8000000
   60d80:	strdls	r4, [sl, #16]
   60d84:	bls	60b80 <fputs@plt+0x5b568>
   60d88:	mov	r2, #134217728	; 0x8000000
   60d8c:	mov	r3, #0
   60d90:	mov	r4, r2
   60d94:	str	r2, [sl, #16]
   60d98:	mov	r5, r3
   60d9c:	str	r3, [sl, #20]
   60da0:	mov	r2, #268435456	; 0x10000000
   60da4:	mov	r3, #0
   60da8:	b	60bb8 <fputs@plt+0x5b5a0>
   60dac:	orrs	r3, r8, r9
   60db0:	beq	60df4 <fputs@plt+0x5b7dc>
   60db4:	bl	65b0c <fputs@plt+0x604f4>
   60db8:	mov	r2, #10
   60dbc:	mov	r3, #0
   60dc0:	mov	r1, r9
   60dc4:	mov	r4, r0
   60dc8:	mov	r0, r8
   60dcc:	bl	7fb48 <fputs@plt+0x7a530>
   60dd0:	rsb	r2, r4, #0
   60dd4:	mov	r3, #0
   60dd8:	sub	r0, r0, #1
   60ddc:	add	r4, r0, r4
   60de0:	and	r4, r2, r4
   60de4:	cmp	r4, #1048576	; 0x100000
   60de8:	bcs	60b30 <fputs@plt+0x5b518>
   60dec:	mov	r2, #1048576	; 0x100000
   60df0:	b	60cd8 <fputs@plt+0x5b6c0>
   60df4:	mov	r2, #1048576	; 0x100000
   60df8:	mov	r3, #0
   60dfc:	mov	r6, r2
   60e00:	str	r2, [sl]
   60e04:	mov	r7, r3
   60e08:	str	r3, [sl, #4]
   60e0c:	mov	r8, #0
   60e10:	mov	r9, #0
   60e14:	b	60b40 <fputs@plt+0x5b528>
   60e18:	mov	r2, #1048576	; 0x100000
   60e1c:	mov	r3, #0
   60e20:	strd	r2, [sl, #32]
   60e24:	b	60c24 <fputs@plt+0x5b60c>
   60e28:	bl	524c <__stack_chk_fail@plt>
   60e2c:	ldr	r0, [pc, #112]	; 60ea4 <fputs@plt+0x5b88c>
   60e30:	movw	r2, #2970	; 0xb9a
   60e34:	ldr	r1, [pc, #108]	; 60ea8 <fputs@plt+0x5b890>
   60e38:	ldr	r3, [pc, #108]	; 60eac <fputs@plt+0x5b894>
   60e3c:	add	r0, pc, r0
   60e40:	add	r1, pc, r1
   60e44:	add	r3, pc, r3
   60e48:	bl	76bb0 <fputs@plt+0x71598>
   60e4c:	ldr	r0, [pc, #92]	; 60eb0 <fputs@plt+0x5b898>
   60e50:	movw	r2, #2969	; 0xb99
   60e54:	ldr	r1, [pc, #88]	; 60eb4 <fputs@plt+0x5b89c>
   60e58:	ldr	r3, [pc, #88]	; 60eb8 <fputs@plt+0x5b8a0>
   60e5c:	add	r0, pc, r0
   60e60:	add	r1, pc, r1
   60e64:	add	r3, pc, r3
   60e68:	bl	76bb0 <fputs@plt+0x71598>
   60e6c:	ldrd	r4, [sl]
   60e70:	mvn	r2, #0
   60e74:	mvn	r3, #0
   60e78:	cmp	r5, r3
   60e7c:	cmpeq	r4, r2
   60e80:	beq	60df4 <fputs@plt+0x5b7dc>
   60e84:	mov	r8, #0
   60e88:	mov	r9, #0
   60e8c:	b	60b10 <fputs@plt+0x5b4f8>
   60e90:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   60e94:	andeq	r0, r0, r0, asr #8
   60e98:	andeq	r0, r3, ip, asr ip
   60e9c:	ldrdeq	r1, [r3], -r8
   60ea0:	andeq	r0, r3, r8, lsr #20
   60ea4:	andeq	sp, r2, r4, lsl ip
   60ea8:	andeq	r0, r3, ip, lsl #17
   60eac:	andeq	r1, r3, r8, ror r6
   60eb0:			; <UNDEFINED> instruction: 0x00020fb4
   60eb4:	andeq	r0, r3, ip, ror #16
   60eb8:	andeq	r1, r3, r8, asr r6
   60ebc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60ec0:	sub	sp, sp, #420	; 0x1a4
   60ec4:	ldr	r6, [pc, #3040]	; 61aac <fputs@plt+0x5c494>
   60ec8:	subs	r8, r0, #0
   60ecc:	str	r2, [sp, #48]	; 0x30
   60ed0:	mov	r9, r1
   60ed4:	ldr	r4, [pc, #3028]	; 61ab0 <fputs@plt+0x5c498>
   60ed8:	add	r6, pc, r6
   60edc:	ldrb	r2, [sp, #456]	; 0x1c8
   60ee0:	str	r3, [sp, #56]	; 0x38
   60ee4:	ldr	ip, [sp, #460]	; 0x1cc
   60ee8:	str	r2, [sp, #60]	; 0x3c
   60eec:	ldr	r4, [r6, r4]
   60ef0:	str	ip, [sp, #64]	; 0x40
   60ef4:	ldr	ip, [sp, #468]	; 0x1d4
   60ef8:	ldr	r3, [r4]
   60efc:	str	r4, [sp, #44]	; 0x2c
   60f00:	ldr	r7, [sp, #464]	; 0x1d0
   60f04:	str	ip, [sp, #68]	; 0x44
   60f08:	ldr	fp, [sp, #472]	; 0x1d8
   60f0c:	str	r3, [sp, #412]	; 0x19c
   60f10:	beq	619a8 <fputs@plt+0x5c390>
   60f14:	cmp	fp, #0
   60f18:	beq	61988 <fputs@plt+0x5c370>
   60f1c:	ands	r5, r1, #3
   60f20:	movne	r5, #1
   60f24:	ands	sl, r1, #1
   60f28:	bne	61384 <fputs@plt+0x5bd6c>
   60f2c:	ldr	r1, [pc, #2944]	; 61ab4 <fputs@plt+0x5c49c>
   60f30:	add	r1, pc, r1
   60f34:	bl	65bb8 <fputs@plt+0x605a0>
   60f38:	cmp	r0, #0
   60f3c:	beq	6136c <fputs@plt+0x5bd54>
   60f40:	mov	r0, #1
   60f44:	mov	r1, #344	; 0x158
   60f48:	bl	4d18 <calloc@plt>
   60f4c:	subs	r4, r0, #0
   60f50:	beq	61600 <fputs@plt+0x5bfe8>
   60f54:	ldr	r2, [sp, #48]	; 0x30
   60f58:	mvn	r3, #0
   60f5c:	mov	r0, r9
   60f60:	str	r9, [r4, #8]
   60f64:	str	r3, [r4]
   60f68:	str	r2, [r4, #4]
   60f6c:	bl	6a804 <fputs@plt+0x651ec>
   60f70:	ldrb	r3, [r4, #16]
   60f74:	ldr	r9, [sp, #56]	; 0x38
   60f78:	cmp	r7, #0
   60f7c:	bfi	r3, r5, #0, #1
   60f80:	ldr	ip, [sp, #60]	; 0x3c
   60f84:	bfi	r3, r9, #1, #1
   60f88:	bfi	r3, ip, #3, #1
   60f8c:	strb	r3, [r4, #16]
   60f90:	str	r0, [r4, #12]
   60f94:	beq	61354 <fputs@plt+0x5bd3c>
   60f98:	mov	r0, r7
   60f9c:	bl	630e0 <fputs@plt+0x5dac8>
   60fa0:	str	r0, [r4, #272]	; 0x110
   60fa4:	mov	r0, r8
   60fa8:	bl	54ec <__strdup@plt>
   60fac:	cmp	r0, #0
   60fb0:	str	r0, [r4, #40]	; 0x28
   60fb4:	beq	61364 <fputs@plt+0x5bd4c>
   60fb8:	ldr	r3, [pc, #2808]	; 61ab8 <fputs@plt+0x5c4a0>
   60fbc:	ldr	r0, [r6, r3]
   60fc0:	bl	72818 <fputs@plt+0x6d200>
   60fc4:	cmp	r0, #0
   60fc8:	str	r0, [r4, #276]	; 0x114
   60fcc:	beq	61364 <fputs@plt+0x5bd4c>
   60fd0:	ldr	r1, [r4, #8]
   60fd4:	ldr	r0, [r4, #40]	; 0x28
   60fd8:	orr	r1, r1, #524288	; 0x80000
   60fdc:	ldr	r2, [r4, #4]
   60fe0:	bl	50d8 <open64@plt>
   60fe4:	cmp	r0, #0
   60fe8:	str	r0, [r4]
   60fec:	blt	6131c <fputs@plt+0x5bd04>
   60ff0:	mov	r0, r4
   60ff4:	bl	5dd08 <fputs@plt+0x586f0>
   60ff8:	subs	r6, r0, #0
   60ffc:	blt	612fc <fputs@plt+0x5bce4>
   61000:	ldrd	r2, [r4, #96]	; 0x60
   61004:	orrs	r1, r2, r3
   61008:	beq	6138c <fputs@plt+0x5bd74>
   6100c:	mov	r5, #0
   61010:	cmp	r2, #208	; 0xd0
   61014:	sbcs	r9, r3, #0
   61018:	blt	61398 <fputs@plt+0x5bd80>
   6101c:	bl	65b0c <fputs@plt+0x604f4>
   61020:	mov	r6, #0
   61024:	ldr	r1, [r4]
   61028:	mov	r7, #0
   6102c:	ldr	r2, [r4, #12]
   61030:	mov	r3, r0
   61034:	rsb	ip, r3, #0
   61038:	add	r3, r3, #239	; 0xef
   6103c:	ldr	r0, [r4, #272]	; 0x110
   61040:	and	r3, ip, r3
   61044:	strd	r6, [sp, #8]
   61048:	str	r3, [sp, #16]
   6104c:	add	ip, sp, #72	; 0x48
   61050:	mov	r3, #1
   61054:	str	ip, [sp, #24]
   61058:	str	r3, [sp]
   6105c:	add	r3, r4, #48	; 0x30
   61060:	str	r3, [sp, #20]
   61064:	mov	r3, #8
   61068:	bl	632b4 <fputs@plt+0x5dc9c>
   6106c:	subs	r6, r0, #0
   61070:	blt	612fc <fputs@plt+0x5bce4>
   61074:	ldr	r6, [sp, #72]	; 0x48
   61078:	cmp	r5, #0
   6107c:	str	r6, [r4, #160]	; 0xa0
   61080:	beq	614b8 <fputs@plt+0x5bea0>
   61084:	ldrb	r3, [r4, #16]
   61088:	tst	r3, #1
   6108c:	beq	6116c <fputs@plt+0x5bb54>
   61090:	ldr	ip, [sp, #64]	; 0x40
   61094:	cmp	ip, #0
   61098:	beq	615d0 <fputs@plt+0x5bfb8>
   6109c:	mov	r6, r4
   610a0:	mov	r0, ip
   610a4:	ldr	r1, [r6], #232	; 0xe8
   610a8:	bl	60aa0 <fputs@plt+0x5b488>
   610ac:	ldr	ip, [sp, #64]	; 0x40
   610b0:	ldm	ip!, {r0, r1, r2, r3}
   610b4:	stmia	r6!, {r0, r1, r2, r3}
   610b8:	ldm	ip!, {r0, r1, r2, r3}
   610bc:	stmia	r6!, {r0, r1, r2, r3}
   610c0:	ldm	ip, {r0, r1}
   610c4:	stm	r6, {r0, r1}
   610c8:	ldr	r0, [r4, #160]	; 0xa0
   610cc:	add	r0, r0, #40	; 0x28
   610d0:	bl	52848 <fputs@plt+0x4d230>
   610d4:	subs	r6, r0, #0
   610d8:	blt	612fc <fputs@plt+0x5bce4>
   610dc:	add	r7, sp, #120	; 0x78
   610e0:	mov	r0, r7
   610e4:	bl	52a20 <fputs@plt+0x4d408>
   610e8:	subs	r6, r0, #0
   610ec:	blt	612fc <fputs@plt+0x5bce4>
   610f0:	ldm	r7, {r0, r1, r2, r3}
   610f4:	add	lr, sp, #152	; 0x98
   610f8:	ldr	r8, [r4, #160]	; 0xa0
   610fc:	add	ip, sp, #136	; 0x88
   61100:	mov	r6, r8
   61104:	stm	lr, {r0, r1, r2, r3}
   61108:	ldr	r0, [r6, #56]!	; 0x38
   6110c:	ldr	r3, [r6, #12]
   61110:	ldr	r1, [r6, #4]
   61114:	ldr	r2, [r6, #8]
   61118:	stmia	ip!, {r0, r1, r2, r3}
   6111c:	mov	r0, lr
   61120:	add	r1, sp, #136	; 0x88
   61124:	mov	r2, #16
   61128:	bl	4b80 <memcmp@plt>
   6112c:	cmp	r0, #0
   61130:	ldrbeq	r3, [r4, #16]
   61134:	orreq	r3, r3, #32
   61138:	strbeq	r3, [r4, #16]
   6113c:	ldm	r7!, {r0, r1, r2, r3}
   61140:	str	r0, [r8, #56]	; 0x38
   61144:	mov	r0, r4
   61148:	str	r1, [r6, #4]
   6114c:	str	r2, [r6, #8]
   61150:	str	r3, [r6, #12]
   61154:	bl	5d940 <fputs@plt+0x58328>
   61158:	mov	r6, r0
   6115c:	ldr	r0, [r4]
   61160:	bl	4d90 <fsync@plt>
   61164:	cmp	r6, #0
   61168:	blt	612fc <fputs@plt+0x5bce4>
   6116c:	mov	r0, r4
   61170:	bl	6505c <fputs@plt+0x5fa44>
   61174:	subs	r6, r0, #0
   61178:	blt	612fc <fputs@plt+0x5bce4>
   6117c:	cmp	r5, #0
   61180:	beq	612e4 <fputs@plt+0x5bccc>
   61184:	add	r7, sp, #76	; 0x4c
   61188:	add	r5, sp, #80	; 0x50
   6118c:	str	r7, [sp]
   61190:	mov	r0, r4
   61194:	str	r5, [sp, #4]
   61198:	mov	r1, #5
   6119c:	movw	r2, #5344	; 0x14e0
   611a0:	mov	r3, #0
   611a4:	bl	5e374 <fputs@plt+0x58d5c>
   611a8:	subs	r6, r0, #0
   611ac:	blt	612fc <fputs@plt+0x5bce4>
   611b0:	ldr	r0, [sp, #76]	; 0x4c
   611b4:	mov	r1, #0
   611b8:	movw	r2, #5328	; 0x14d0
   611bc:	add	r9, sp, #416	; 0x1a0
   611c0:	add	r0, r0, #16
   611c4:	bl	4d54 <memset@plt>
   611c8:	movw	r3, #65200	; 0xfeb0
   611cc:	movt	r3, #65535	; 0xffff
   611d0:	ldr	lr, [r4, #160]	; 0xa0
   611d4:	mov	r1, #0
   611d8:	mvn	r0, #47	; 0x2f
   611dc:	ldrd	r2, [r3, r9]
   611e0:	mov	ip, #20
   611e4:	adds	r2, r2, #16
   611e8:	str	r2, [lr, #120]	; 0x78
   611ec:	adc	r3, r3, #0
   611f0:	str	r3, [lr, #124]	; 0x7c
   611f4:	ldr	lr, [r4, #160]	; 0xa0
   611f8:	mov	r2, #2304	; 0x900
   611fc:	mov	r3, #0
   61200:	strb	r0, [lr, #128]	; 0x80
   61204:	strb	ip, [lr, #129]	; 0x81
   61208:	strb	r1, [lr, #130]	; 0x82
   6120c:	strb	r1, [lr, #131]	; 0x83
   61210:	strb	r1, [lr, #132]	; 0x84
   61214:	strb	r1, [lr, #133]	; 0x85
   61218:	strb	r1, [lr, #134]	; 0x86
   6121c:	strb	r1, [lr, #135]	; 0x87
   61220:	ldr	r1, [r4, #252]	; 0xfc
   61224:	ldr	r0, [r4, #248]	; 0xf8
   61228:	lsl	r1, r1, #2
   6122c:	orr	r1, r1, r0, lsr #30
   61230:	lsl	r0, r0, #2
   61234:	bl	7fb48 <fputs@plt+0x7a530>
   61238:	movw	r2, #32751	; 0x7fef
   6123c:	mov	r3, #0
   61240:	lsl	r9, r1, #4
   61244:	lsl	r8, r0, #4
   61248:	orr	r9, r9, r0, lsr #28
   6124c:	cmp	r9, r3
   61250:	cmpeq	r8, r2
   61254:	bls	617e4 <fputs@plt+0x5c1cc>
   61258:	adds	r2, r8, #16
   6125c:	adc	r3, r9, #0
   61260:	strd	r2, [sp, #48]	; 0x30
   61264:	bl	77b7c <fputs@plt+0x72564>
   61268:	cmp	r0, #6
   6126c:	bgt	61884 <fputs@plt+0x5c26c>
   61270:	str	r7, [sp]
   61274:	mov	r0, r4
   61278:	ldrd	r2, [sp, #48]	; 0x30
   6127c:	mov	r1, #4
   61280:	str	r5, [sp, #4]
   61284:	bl	5e374 <fputs@plt+0x58d5c>
   61288:	subs	r6, r0, #0
   6128c:	blt	612fc <fputs@plt+0x5bce4>
   61290:	ldr	r0, [sp, #76]	; 0x4c
   61294:	mov	r1, #0
   61298:	mov	r2, r8
   6129c:	add	r0, r0, #16
   612a0:	bl	4d54 <memset@plt>
   612a4:	add	ip, sp, #416	; 0x1a0
   612a8:	movw	r3, #65200	; 0xfeb0
   612ac:	movt	r3, #65535	; 0xffff
   612b0:	ldr	r1, [r4, #160]	; 0xa0
   612b4:	mov	r0, r4
   612b8:	ldrd	r2, [r3, ip]
   612bc:	adds	r2, r2, #16
   612c0:	str	r2, [r1, #104]	; 0x68
   612c4:	adc	r3, r3, #0
   612c8:	str	r3, [r1, #108]	; 0x6c
   612cc:	ldr	r3, [r4, #160]	; 0xa0
   612d0:	str	r8, [r3, #112]	; 0x70
   612d4:	str	r9, [r3, #116]	; 0x74
   612d8:	bl	65100 <fputs@plt+0x5fae8>
   612dc:	subs	r6, r0, #0
   612e0:	blt	612fc <fputs@plt+0x5bce4>
   612e4:	ldr	r0, [r4, #272]	; 0x110
   612e8:	ldr	r1, [r4]
   612ec:	bl	63ac4 <fputs@plt+0x5e4ac>
   612f0:	cmp	r0, #0
   612f4:	beq	61670 <fputs@plt+0x5c058>
   612f8:	mvn	r6, #4
   612fc:	ldr	r1, [r4]
   61300:	cmp	r1, #0
   61304:	blt	61328 <fputs@plt+0x5bd10>
   61308:	ldr	r0, [r4, #272]	; 0x110
   6130c:	bl	63ac4 <fputs@plt+0x5e4ac>
   61310:	cmp	r0, #0
   61314:	mvnne	r6, #4
   61318:	b	61328 <fputs@plt+0x5bd10>
   6131c:	bl	55b8 <__errno_location@plt>
   61320:	ldr	r6, [r0]
   61324:	rsb	r6, r6, #0
   61328:	mov	r0, r4
   6132c:	mov	sl, r6
   61330:	bl	5dbec <fputs@plt+0x585d4>
   61334:	ldr	r8, [sp, #44]	; 0x2c
   61338:	mov	r0, sl
   6133c:	ldr	r2, [sp, #412]	; 0x19c
   61340:	ldr	r3, [r8]
   61344:	cmp	r2, r3
   61348:	bne	61984 <fputs@plt+0x5c36c>
   6134c:	add	sp, sp, #420	; 0x1a4
   61350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61354:	bl	630c0 <fputs@plt+0x5daa8>
   61358:	cmp	r0, #0
   6135c:	str	r0, [r4, #272]	; 0x110
   61360:	bne	60fa4 <fputs@plt+0x5b98c>
   61364:	mvn	r6, #11
   61368:	b	612fc <fputs@plt+0x5bce4>
   6136c:	ldr	r1, [pc, #1864]	; 61abc <fputs@plt+0x5c4a4>
   61370:	mov	r0, r8
   61374:	add	r1, pc, r1
   61378:	bl	65bb8 <fputs@plt+0x605a0>
   6137c:	cmp	r0, #0
   61380:	bne	60f40 <fputs@plt+0x5b928>
   61384:	mvn	sl, #21
   61388:	b	61334 <fputs@plt+0x5bd1c>
   6138c:	ldrb	r3, [r4, #16]
   61390:	tst	r3, #1
   61394:	bne	613a0 <fputs@plt+0x5bd88>
   61398:	mvn	r6, #60	; 0x3c
   6139c:	b	612fc <fputs@plt+0x5bce4>
   613a0:	ldr	r0, [r4]
   613a4:	bl	270e4 <fputs@plt+0x21acc>
   613a8:	subs	r5, r0, #0
   613ac:	blt	61590 <fputs@plt+0x5bf78>
   613b0:	bne	61530 <fputs@plt+0x5bf18>
   613b4:	ldr	r0, [r4]
   613b8:	mov	r2, #0
   613bc:	mov	r3, #0
   613c0:	bl	6dde4 <fputs@plt+0x687cc>
   613c4:	ldrb	r6, [r4, #16]
   613c8:	ubfx	r6, r6, #3, #1
   613cc:	cmp	r6, #0
   613d0:	bne	61508 <fputs@plt+0x5bef0>
   613d4:	add	r5, sp, #152	; 0x98
   613d8:	mov	r1, #0
   613dc:	mov	r2, #240	; 0xf0
   613e0:	add	r7, sp, #176	; 0xb0
   613e4:	mov	r0, r5
   613e8:	mov	r8, #240	; 0xf0
   613ec:	bl	4d54 <memset@plt>
   613f0:	ldr	r2, [pc, #1736]	; 61ac0 <fputs@plt+0x5c4a8>
   613f4:	ldrb	ip, [r4, #16]
   613f8:	add	r3, sp, #396	; 0x18c
   613fc:	add	r2, pc, r2
   61400:	str	r6, [sp, #160]	; 0xa0
   61404:	ubfx	ip, ip, #1, #2
   61408:	mov	r9, #0
   6140c:	ldr	r0, [r2, #44]!	; 0x2c
   61410:	strd	r8, [sp, #240]	; 0xf0
   61414:	str	ip, [sp, #164]	; 0xa4
   61418:	ldr	r1, [r2, #4]
   6141c:	stmia	r3!, {r0, r1}
   61420:	stm	r5, {r0, r1}
   61424:	mov	r0, r7
   61428:	bl	52c28 <fputs@plt+0x4d610>
   6142c:	subs	r6, r0, #0
   61430:	blt	612fc <fputs@plt+0x5bce4>
   61434:	ldr	r8, [sp, #68]	; 0x44
   61438:	cmp	r8, #0
   6143c:	beq	617d4 <fputs@plt+0x5c1bc>
   61440:	ldr	lr, [r8, #160]	; 0xa0
   61444:	add	ip, sp, #224	; 0xe0
   61448:	mov	r3, lr
   6144c:	ldr	r0, [r3, #72]!	; 0x48
   61450:	ldr	r2, [r3, #8]
   61454:	ldr	r1, [r3, #4]
   61458:	ldr	r3, [r3, #12]
   6145c:	stmia	ip!, {r0, r1, r2, r3}
   61460:	ldr	r2, [lr, #160]	; 0xa0
   61464:	ldr	r3, [lr, #164]	; 0xa4
   61468:	str	r2, [sp, #312]	; 0x138
   6146c:	str	r3, [sp, #316]	; 0x13c
   61470:	ldr	r0, [r4]
   61474:	mov	r1, r5
   61478:	mov	r6, #0
   6147c:	mov	r7, #0
   61480:	mov	r2, #240	; 0xf0
   61484:	strd	r6, [sp]
   61488:	bl	5120 <pwrite64@plt>
   6148c:	cmp	r0, #0
   61490:	blt	61678 <fputs@plt+0x5c060>
   61494:	cmp	r0, #240	; 0xf0
   61498:	bne	612f8 <fputs@plt+0x5bce0>
   6149c:	mov	r0, r4
   614a0:	bl	5dd08 <fputs@plt+0x586f0>
   614a4:	subs	r6, r0, #0
   614a8:	blt	612fc <fputs@plt+0x5bce4>
   614ac:	ldrd	r2, [r4, #96]	; 0x60
   614b0:	mov	r5, #1
   614b4:	b	61010 <fputs@plt+0x5b9f8>
   614b8:	ldr	r1, [pc, #1540]	; 61ac4 <fputs@plt+0x5c4ac>
   614bc:	add	r3, sp, #404	; 0x194
   614c0:	mov	r2, #8
   614c4:	add	r1, pc, r1
   614c8:	ldr	r0, [r1, #44]!	; 0x2c
   614cc:	ldr	r1, [r1, #4]
   614d0:	stmia	r3!, {r0, r1}
   614d4:	mov	r0, r6
   614d8:	add	r1, sp, #404	; 0x194
   614dc:	bl	4b80 <memcmp@plt>
   614e0:	cmp	r0, #0
   614e4:	bne	618f4 <fputs@plt+0x5c2dc>
   614e8:	ldr	r1, [r6, #12]
   614ec:	bics	r7, r1, #3
   614f0:	beq	61608 <fputs@plt+0x5bff0>
   614f4:	bl	77b7c <fputs@plt+0x72564>
   614f8:	cmp	r0, #6
   614fc:	bgt	618cc <fputs@plt+0x5c2b4>
   61500:	mvn	r6, #92	; 0x5c
   61504:	b	612fc <fputs@plt+0x5bce4>
   61508:	mov	r0, r4
   6150c:	bl	64c28 <fputs@plt+0x5f610>
   61510:	cmp	r0, #0
   61514:	ldrblt	r3, [r4, #16]
   61518:	movlt	r6, #0
   6151c:	ldrbge	r6, [r4, #16]
   61520:	bfclt	r3, #3, #1
   61524:	ubfxge	r6, r6, #3, #1
   61528:	strblt	r3, [r4, #16]
   6152c:	b	613d4 <fputs@plt+0x5bdbc>
   61530:	ldr	r0, [r4]
   61534:	add	r1, sp, #80	; 0x50
   61538:	bl	6dfa8 <fputs@plt+0x68990>
   6153c:	subs	r5, r0, #0
   61540:	blt	61844 <fputs@plt+0x5c22c>
   61544:	ldr	r3, [sp, #80]	; 0x50
   61548:	tst	r3, #8388608	; 0x800000
   6154c:	beq	617fc <fputs@plt+0x5c1e4>
   61550:	bl	77b7c <fputs@plt+0x72564>
   61554:	cmp	r0, #6
   61558:	ble	613b4 <fputs@plt+0x5bd9c>
   6155c:	ldr	lr, [pc, #1380]	; 61ac8 <fputs@plt+0x5c4b0>
   61560:	mov	r1, #0
   61564:	ldr	ip, [pc, #1376]	; 61acc <fputs@plt+0x5c4b4>
   61568:	movw	r3, #2571	; 0xa0b
   6156c:	ldr	r2, [pc, #1372]	; 61ad0 <fputs@plt+0x5c4b8>
   61570:	add	lr, pc, lr
   61574:	add	ip, pc, ip
   61578:	str	lr, [sp]
   6157c:	add	r2, pc, r2
   61580:	str	ip, [sp, #4]
   61584:	mov	r0, #7
   61588:	bl	76de4 <fputs@plt+0x717cc>
   6158c:	b	613b4 <fputs@plt+0x5bd9c>
   61590:	bl	77b7c <fputs@plt+0x72564>
   61594:	cmp	r0, #3
   61598:	ble	613b4 <fputs@plt+0x5bd9c>
   6159c:	ldr	lr, [pc, #1328]	; 61ad4 <fputs@plt+0x5c4bc>
   615a0:	mov	r1, r5
   615a4:	ldr	ip, [pc, #1324]	; 61ad8 <fputs@plt+0x5c4c0>
   615a8:	movw	r3, #2562	; 0xa02
   615ac:	ldr	r2, [pc, #1320]	; 61adc <fputs@plt+0x5c4c4>
   615b0:	add	lr, pc, lr
   615b4:	add	ip, pc, ip
   615b8:	str	lr, [sp]
   615bc:	add	r2, pc, r2
   615c0:	str	ip, [sp, #4]
   615c4:	mov	r0, #4
   615c8:	bl	76de4 <fputs@plt+0x717cc>
   615cc:	b	613b4 <fputs@plt+0x5bd9c>
   615d0:	ldr	r8, [sp, #68]	; 0x44
   615d4:	cmp	r8, #0
   615d8:	beq	610c8 <fputs@plt+0x5bab0>
   615dc:	add	lr, r8, #232	; 0xe8
   615e0:	add	ip, r4, #232	; 0xe8
   615e4:	ldm	lr!, {r0, r1, r2, r3}
   615e8:	stmia	ip!, {r0, r1, r2, r3}
   615ec:	ldm	lr!, {r0, r1, r2, r3}
   615f0:	stmia	ip!, {r0, r1, r2, r3}
   615f4:	ldm	lr, {r0, r1}
   615f8:	stm	ip, {r0, r1}
   615fc:	b	610c8 <fputs@plt+0x5bab0>
   61600:	mvn	sl, #11
   61604:	b	61334 <fputs@plt+0x5bd1c>
   61608:	ldrb	r0, [r4, #16]
   6160c:	ldr	r3, [r6, #8]
   61610:	ands	r0, r0, #1
   61614:	beq	61690 <fputs@plt+0x5c078>
   61618:	bics	r7, r3, #1
   6161c:	beq	61690 <fputs@plt+0x5c078>
   61620:	bl	77b7c <fputs@plt+0x72564>
   61624:	cmp	r0, #6
   61628:	ble	61500 <fputs@plt+0x5bee8>
   6162c:	ldr	lr, [pc, #1196]	; 61ae0 <fputs@plt+0x5c4c8>
   61630:	mov	r1, r5
   61634:	ldr	ip, [pc, #1192]	; 61ae4 <fputs@plt+0x5c4cc>
   61638:	mov	r0, #7
   6163c:	ldr	r2, [pc, #1188]	; 61ae8 <fputs@plt+0x5c4d0>
   61640:	add	lr, pc, lr
   61644:	add	ip, pc, ip
   61648:	movw	r3, #277	; 0x115
   6164c:	add	r2, pc, r2
   61650:	mvn	r6, #92	; 0x5c
   61654:	str	lr, [sp]
   61658:	str	ip, [sp, #4]
   6165c:	ldr	ip, [r4, #40]	; 0x28
   61660:	str	r7, [sp, #12]
   61664:	str	ip, [sp, #8]
   61668:	bl	76de4 <fputs@plt+0x717cc>
   6166c:	b	612fc <fputs@plt+0x5bce4>
   61670:	str	r4, [fp]
   61674:	b	61334 <fputs@plt+0x5bd1c>
   61678:	bl	55b8 <__errno_location@plt>
   6167c:	ldr	r6, [r0]
   61680:	rsb	r6, r6, #0
   61684:	cmp	r6, #0
   61688:	blt	612fc <fputs@plt+0x5bce4>
   6168c:	b	6149c <fputs@plt+0x5be84>
   61690:	ldrb	r2, [r6, #16]
   61694:	cmp	r2, #2
   61698:	bhi	618f4 <fputs@plt+0x5c2dc>
   6169c:	ldr	r8, [r6, #88]	; 0x58
   616a0:	ldr	r9, [r6, #92]	; 0x5c
   616a4:	cmp	r9, #0
   616a8:	cmpeq	r8, #207	; 0xcf
   616ac:	bls	618f4 <fputs@plt+0x5c2dc>
   616b0:	tst	r3, #1
   616b4:	beq	616c4 <fputs@plt+0x5c0ac>
   616b8:	cmp	r9, #0
   616bc:	cmpeq	r8, #239	; 0xef
   616c0:	bls	618f4 <fputs@plt+0x5c2dc>
   616c4:	ldr	r2, [r6, #100]	; 0x64
   616c8:	ldr	ip, [r6, #96]	; 0x60
   616cc:	str	r2, [sp, #52]	; 0x34
   616d0:	str	ip, [sp, #48]	; 0x30
   616d4:	ldrd	r2, [sp, #48]	; 0x30
   616d8:	adds	r2, r2, r8
   616dc:	adc	r3, r3, r9
   616e0:	ldrd	r8, [r4, #96]	; 0x60
   616e4:	cmp	r3, r9
   616e8:	cmpeq	r2, r8
   616ec:	bhi	61398 <fputs@plt+0x5bd80>
   616f0:	ldr	r9, [r6, #136]	; 0x88
   616f4:	ldr	ip, [r6, #140]	; 0x8c
   616f8:	str	r9, [sp, #32]
   616fc:	str	ip, [sp, #36]	; 0x24
   61700:	ldrd	r8, [sp, #32]
   61704:	cmp	r3, r9
   61708:	cmpeq	r2, r8
   6170c:	bcc	61398 <fputs@plt+0x5bd80>
   61710:	ldr	r9, [r6, #104]	; 0x68
   61714:	mov	r8, #7
   61718:	ldr	ip, [r6, #108]	; 0x6c
   6171c:	str	r9, [sp, #48]	; 0x30
   61720:	mov	r9, #0
   61724:	str	ip, [sp, #52]	; 0x34
   61728:	ldrd	r2, [sp, #48]	; 0x30
   6172c:	and	r2, r2, r8
   61730:	and	r3, r3, r9
   61734:	orrs	r9, r2, r3
   61738:	bne	61398 <fputs@plt+0x5bd80>
   6173c:	ldrd	r8, [sp, #32]
   61740:	ldr	r2, [r6, #120]	; 0x78
   61744:	ldr	r3, [r6, #124]	; 0x7c
   61748:	orr	r2, r2, r8
   6174c:	mov	r8, #7
   61750:	orr	r3, r3, r9
   61754:	and	r2, r2, r8
   61758:	mov	r9, #0
   6175c:	and	r3, r3, r9
   61760:	orrs	r9, r2, r3
   61764:	bne	61398 <fputs@plt+0x5bd80>
   61768:	ldr	r2, [r6, #176]	; 0xb0
   6176c:	mov	r9, #0
   61770:	ldr	r3, [r6, #180]	; 0xb4
   61774:	mov	r8, #7
   61778:	and	r2, r2, r8
   6177c:	and	r3, r3, r9
   61780:	orrs	r9, r2, r3
   61784:	bne	61398 <fputs@plt+0x5bd80>
   61788:	cmp	r0, #0
   6178c:	bne	618fc <fputs@plt+0x5c2e4>
   61790:	ldrb	r3, [r4, #16]
   61794:	bfi	r3, r1, #1, #1
   61798:	strb	r3, [r4, #16]
   6179c:	ldr	r2, [r6, #12]
   617a0:	uxtb	r3, r3
   617a4:	ubfx	r2, r2, #1, #1
   617a8:	bfi	r3, r2, #2, #1
   617ac:	strb	r3, [r4, #16]
   617b0:	ldr	r2, [r6, #8]
   617b4:	uxtb	r3, r3
   617b8:	bfi	r3, r2, #3, #1
   617bc:	strb	r3, [r4, #16]
   617c0:	mov	r0, r4
   617c4:	bl	6505c <fputs@plt+0x5fa44>
   617c8:	subs	r6, r0, #0
   617cc:	bge	612e4 <fputs@plt+0x5bccc>
   617d0:	b	612fc <fputs@plt+0x5bce4>
   617d4:	ldm	r7, {r0, r1, r2, r3}
   617d8:	add	ip, sp, #224	; 0xe0
   617dc:	stm	ip, {r0, r1, r2, r3}
   617e0:	b	61470 <fputs@plt+0x5be58>
   617e4:	mov	r8, #32768	; 0x8000
   617e8:	mov	r9, #0
   617ec:	strd	r8, [sp, #48]	; 0x30
   617f0:	movw	r8, #32752	; 0x7ff0
   617f4:	mov	r9, #0
   617f8:	b	61264 <fputs@plt+0x5bc4c>
   617fc:	bl	77b7c <fputs@plt+0x72564>
   61800:	cmp	r0, #4
   61804:	ble	613b4 <fputs@plt+0x5bd9c>
   61808:	ldr	lr, [pc, #732]	; 61aec <fputs@plt+0x5c4d4>
   6180c:	mov	r1, #0
   61810:	ldr	ip, [pc, #728]	; 61af0 <fputs@plt+0x5c4d8>
   61814:	movw	r3, #2577	; 0xa11
   61818:	add	lr, pc, lr
   6181c:	str	lr, [sp]
   61820:	add	ip, pc, ip
   61824:	str	ip, [sp, #4]
   61828:	ldr	ip, [r4, #40]	; 0x28
   6182c:	mov	r0, #5
   61830:	ldr	r2, [pc, #700]	; 61af4 <fputs@plt+0x5c4dc>
   61834:	str	ip, [sp, #8]
   61838:	add	r2, pc, r2
   6183c:	bl	76de4 <fputs@plt+0x717cc>
   61840:	b	613b4 <fputs@plt+0x5bd9c>
   61844:	bl	77b7c <fputs@plt+0x72564>
   61848:	cmp	r0, #3
   6184c:	ble	613b4 <fputs@plt+0x5bd9c>
   61850:	ldr	lr, [pc, #672]	; 61af8 <fputs@plt+0x5c4e0>
   61854:	mov	r1, r5
   61858:	ldr	ip, [pc, #668]	; 61afc <fputs@plt+0x5c4e4>
   6185c:	movw	r3, #2568	; 0xa08
   61860:	ldr	r2, [pc, #664]	; 61b00 <fputs@plt+0x5c4e8>
   61864:	add	lr, pc, lr
   61868:	add	ip, pc, ip
   6186c:	str	lr, [sp]
   61870:	add	r2, pc, r2
   61874:	str	ip, [sp, #4]
   61878:	mov	r0, #4
   6187c:	bl	76de4 <fputs@plt+0x717cc>
   61880:	b	613b4 <fputs@plt+0x5bd9c>
   61884:	lsr	r2, r9, #4
   61888:	ldr	r0, [pc, #628]	; 61b04 <fputs@plt+0x5c4ec>
   6188c:	str	r2, [sp, #12]
   61890:	lsr	r3, r8, #4
   61894:	ldr	r1, [pc, #620]	; 61b08 <fputs@plt+0x5c4f0>
   61898:	orr	r3, r3, r9, lsl #28
   6189c:	ldr	r2, [pc, #616]	; 61b0c <fputs@plt+0x5c4f4>
   618a0:	add	r0, pc, r0
   618a4:	add	r1, pc, r1
   618a8:	str	r3, [sp, #8]
   618ac:	str	r0, [sp]
   618b0:	movw	r3, #617	; 0x269
   618b4:	str	r1, [sp, #4]
   618b8:	add	r2, pc, r2
   618bc:	mov	r1, #0
   618c0:	mov	r0, #7
   618c4:	bl	76de4 <fputs@plt+0x717cc>
   618c8:	b	61270 <fputs@plt+0x5bc58>
   618cc:	ldr	lr, [pc, #572]	; 61b10 <fputs@plt+0x5c4f8>
   618d0:	mov	r1, r5
   618d4:	ldr	ip, [pc, #568]	; 61b14 <fputs@plt+0x5c4fc>
   618d8:	mov	r0, #7
   618dc:	ldr	r2, [pc, #564]	; 61b18 <fputs@plt+0x5c500>
   618e0:	add	lr, pc, lr
   618e4:	add	ip, pc, ip
   618e8:	movw	r3, #263	; 0x107
   618ec:	add	r2, pc, r2
   618f0:	b	61650 <fputs@plt+0x5c038>
   618f4:	mvn	r6, #73	; 0x49
   618f8:	b	612fc <fputs@plt+0x5bce4>
   618fc:	add	r7, sp, #152	; 0x98
   61900:	mov	r0, r7
   61904:	bl	52848 <fputs@plt+0x4d230>
   61908:	cmp	r0, #0
   6190c:	blt	619d0 <fputs@plt+0x5c3b8>
   61910:	ldm	r7, {r0, r1, r2, r3}
   61914:	add	ip, sp, #104	; 0x68
   61918:	ldr	r6, [r4, #160]	; 0xa0
   6191c:	add	r7, sp, #88	; 0x58
   61920:	mov	lr, r6
   61924:	stm	ip, {r0, r1, r2, r3}
   61928:	ldr	r0, [lr, #40]!	; 0x28
   6192c:	ldr	r1, [lr, #4]
   61930:	ldr	r2, [lr, #8]
   61934:	ldr	r3, [lr, #12]
   61938:	stmia	r7!, {r0, r1, r2, r3}
   6193c:	mov	r0, ip
   61940:	add	r1, sp, #88	; 0x58
   61944:	mov	r2, #16
   61948:	bl	4b80 <memcmp@plt>
   6194c:	cmp	r0, #0
   61950:	bne	619c8 <fputs@plt+0x5c3b0>
   61954:	ldrb	r7, [r6, #16]
   61958:	cmp	r7, #1
   6195c:	beq	61a30 <fputs@plt+0x5c418>
   61960:	cmp	r7, #2
   61964:	beq	61a28 <fputs@plt+0x5c410>
   61968:	cmp	r7, #0
   6196c:	beq	619d8 <fputs@plt+0x5c3c0>
   61970:	bl	77b7c <fputs@plt+0x72564>
   61974:	cmp	r0, #6
   61978:	bgt	61a7c <fputs@plt+0x5c464>
   6197c:	mvn	r6, #15
   61980:	b	612fc <fputs@plt+0x5bce4>
   61984:	bl	524c <__stack_chk_fail@plt>
   61988:	ldr	r0, [pc, #396]	; 61b1c <fputs@plt+0x5c504>
   6198c:	movw	r2, #2599	; 0xa27
   61990:	ldr	r1, [pc, #392]	; 61b20 <fputs@plt+0x5c508>
   61994:	ldr	r3, [pc, #392]	; 61b24 <fputs@plt+0x5c50c>
   61998:	add	r0, pc, r0
   6199c:	add	r1, pc, r1
   619a0:	add	r3, pc, r3
   619a4:	bl	76bb0 <fputs@plt+0x71598>
   619a8:	ldr	r0, [pc, #376]	; 61b28 <fputs@plt+0x5c510>
   619ac:	movw	r2, #2598	; 0xa26
   619b0:	ldr	r1, [pc, #372]	; 61b2c <fputs@plt+0x5c514>
   619b4:	ldr	r3, [pc, #372]	; 61b30 <fputs@plt+0x5c518>
   619b8:	add	r0, pc, r0
   619bc:	add	r1, pc, r1
   619c0:	add	r3, pc, r3
   619c4:	bl	76bb0 <fputs@plt+0x71598>
   619c8:	mvn	r6, #111	; 0x6f
   619cc:	b	612fc <fputs@plt+0x5bce4>
   619d0:	mov	r6, r0
   619d4:	b	612fc <fputs@plt+0x5bce4>
   619d8:	ldrb	r3, [r4, #16]
   619dc:	ldr	r2, [r6, #12]
   619e0:	tst	r3, #1
   619e4:	bfi	r3, r2, #1, #1
   619e8:	strb	r3, [r4, #16]
   619ec:	ldr	r2, [r6, #12]
   619f0:	uxtb	r3, r3
   619f4:	ubfx	r2, r2, #1, #1
   619f8:	bfi	r3, r2, #2, #1
   619fc:	strb	r3, [r4, #16]
   61a00:	ldr	r2, [r6, #8]
   61a04:	uxtb	r3, r3
   61a08:	bfi	r3, r2, #3, #1
   61a0c:	strb	r3, [r4, #16]
   61a10:	beq	617c0 <fputs@plt+0x5c1a8>
   61a14:	mov	r0, r4
   61a18:	bl	64c28 <fputs@plt+0x5f610>
   61a1c:	subs	r6, r0, #0
   61a20:	bge	61084 <fputs@plt+0x5ba6c>
   61a24:	b	612fc <fputs@plt+0x5bce4>
   61a28:	mvn	r6, #107	; 0x6b
   61a2c:	b	612fc <fputs@plt+0x5bce4>
   61a30:	bl	77b7c <fputs@plt+0x72564>
   61a34:	cmp	r0, #6
   61a38:	ble	6197c <fputs@plt+0x5c364>
   61a3c:	ldr	lr, [pc, #240]	; 61b34 <fputs@plt+0x5c51c>
   61a40:	mov	r1, #0
   61a44:	ldr	ip, [pc, #236]	; 61b38 <fputs@plt+0x5c520>
   61a48:	movw	r3, #322	; 0x142
   61a4c:	add	lr, pc, lr
   61a50:	str	lr, [sp]
   61a54:	add	ip, pc, ip
   61a58:	str	ip, [sp, #4]
   61a5c:	ldr	ip, [r4, #40]	; 0x28
   61a60:	mov	r0, #7
   61a64:	ldr	r2, [pc, #208]	; 61b3c <fputs@plt+0x5c524>
   61a68:	mvn	r6, #15
   61a6c:	add	r2, pc, r2
   61a70:	str	ip, [sp, #8]
   61a74:	bl	76de4 <fputs@plt+0x717cc>
   61a78:	b	612fc <fputs@plt+0x5bce4>
   61a7c:	ldr	lr, [pc, #188]	; 61b40 <fputs@plt+0x5c528>
   61a80:	mov	r0, #7
   61a84:	ldr	ip, [pc, #184]	; 61b44 <fputs@plt+0x5c52c>
   61a88:	mov	r1, #0
   61a8c:	ldr	r2, [pc, #180]	; 61b48 <fputs@plt+0x5c530>
   61a90:	add	lr, pc, lr
   61a94:	add	ip, pc, ip
   61a98:	movw	r3, #327	; 0x147
   61a9c:	add	r2, pc, r2
   61aa0:	str	lr, [sp]
   61aa4:	mvn	r6, #15
   61aa8:	b	61658 <fputs@plt+0x5c040>
   61aac:	andeq	pc, r4, r0, lsr #25
   61ab0:	andeq	r0, r0, r0, asr #8
   61ab4:	andeq	pc, r2, r8, ror #21
   61ab8:	andeq	r0, r0, ip, asr r4
   61abc:	andeq	r0, r3, ip, lsr #17
   61ac0:	andeq	r0, r3, ip, lsl #4
   61ac4:	andeq	r0, r3, r4, asr #2
   61ac8:	andeq	r0, r3, r4, lsr #2
   61acc:	andeq	r0, r3, r4, lsl #8
   61ad0:	andeq	r0, r3, r0, asr r1
   61ad4:	andeq	r0, r3, r4, ror #1
   61ad8:	andeq	r0, r3, r0, ror r3
   61adc:	andeq	r0, r3, r0, lsl r1
   61ae0:	andeq	r0, r3, r0, lsl #30
   61ae4:	andeq	r0, r3, r4, lsr #9
   61ae8:	andeq	r0, r3, r0, lsl #1
   61aec:	andeq	pc, r2, ip, ror lr	; <UNPREDICTABLE>
   61af0:	andeq	r0, r3, r0, lsr #3
   61af4:	muleq	r2, r4, lr
   61af8:	andeq	pc, r2, r0, lsr lr	; <UNPREDICTABLE>
   61afc:	andeq	r0, r3, ip, ror #1
   61b00:	andeq	pc, r2, ip, asr lr	; <UNPREDICTABLE>
   61b04:	andeq	r0, r3, r4, ror #23
   61b08:	ldrdeq	r0, [r3], -ip
   61b0c:	andeq	pc, r2, r4, lsl lr	; <UNPREDICTABLE>
   61b10:	andeq	r0, r3, r0, ror #24
   61b14:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   61b18:	andeq	pc, r2, r0, ror #27
   61b1c:	andeq	r5, r2, r0, asr #12
   61b20:	andeq	pc, r2, r0, lsr sp	; <UNPREDICTABLE>
   61b24:			; <UNDEFINED> instruction: 0x00030ab8
   61b28:	andeq	pc, r2, r4, ror #30
   61b2c:	andeq	pc, r2, r0, lsl sp	; <UNPREDICTABLE>
   61b30:	muleq	r3, r8, sl
   61b34:	strdeq	r0, [r3], -r4
   61b38:	andeq	r0, r3, r4, asr #1
   61b3c:	andeq	pc, r2, r0, ror #24
   61b40:			; <UNDEFINED> instruction: 0x00030ab0
   61b44:	andeq	r0, r3, r4, asr #1
   61b48:	andeq	pc, r2, r0, lsr ip	; <UNPREDICTABLE>
   61b4c:	sub	sp, sp, #8
   61b50:	ldr	r1, [pc, #428]	; 61d04 <fputs@plt+0x5c6ec>
   61b54:	push	{r4, r5, r6, r7, r8, r9, lr}
   61b58:	sub	sp, sp, #52	; 0x34
   61b5c:	ldr	lr, [pc, #420]	; 61d08 <fputs@plt+0x5c6f0>
   61b60:	add	ip, sp, #80	; 0x50
   61b64:	subs	r4, r0, #0
   61b68:	ldr	r9, [sp, #96]	; 0x60
   61b6c:	add	lr, pc, lr
   61b70:	stm	ip, {r2, r3}
   61b74:	ldr	r6, [sp, #100]	; 0x64
   61b78:	ldr	r7, [lr, r1]
   61b7c:	mov	r3, lr
   61b80:	ldr	r3, [r7]
   61b84:	str	r3, [sp, #44]	; 0x2c
   61b88:	beq	61ce4 <fputs@plt+0x5c6cc>
   61b8c:	cmp	r9, #0
   61b90:	cmpeq	r6, #0
   61b94:	movne	r5, #0
   61b98:	moveq	r5, #1
   61b9c:	beq	61cc4 <fputs@plt+0x5c6ac>
   61ba0:	add	r3, sp, #88	; 0x58
   61ba4:	add	r8, sp, #28
   61ba8:	str	r8, [sp, #8]
   61bac:	ldm	r3, {r0, r1}
   61bb0:	add	r3, sp, #32
   61bb4:	str	r3, [sp, #12]
   61bb8:	ldm	ip, {r2, r3}
   61bbc:	stm	sp, {r0, r1}
   61bc0:	mov	r0, r4
   61bc4:	bl	5ed20 <fputs@plt+0x59708>
   61bc8:	cmp	r0, #0
   61bcc:	ble	61ca0 <fputs@plt+0x5c688>
   61bd0:	ldr	r1, [sp, #28]
   61bd4:	ldr	r2, [r1, #56]	; 0x38
   61bd8:	ldr	r3, [r1, #60]	; 0x3c
   61bdc:	orrs	r0, r2, r3
   61be0:	moveq	r0, r5
   61be4:	beq	61ca0 <fputs@plt+0x5c688>
   61be8:	cmp	r9, #0
   61bec:	beq	61c20 <fputs@plt+0x5c608>
   61bf0:	ldr	r2, [r1, #40]	; 0x28
   61bf4:	mov	r0, r4
   61bf8:	ldr	r3, [r1, #44]	; 0x2c
   61bfc:	mov	r1, #3
   61c00:	str	r8, [sp]
   61c04:	bl	5ded8 <fputs@plt+0x588c0>
   61c08:	cmp	r0, #0
   61c0c:	blt	61ca0 <fputs@plt+0x5c688>
   61c10:	ldr	r3, [sp, #28]
   61c14:	ldr	r2, [r3, #32]
   61c18:	ldr	r3, [r3, #36]	; 0x24
   61c1c:	stm	r9, {r2, r3}
   61c20:	cmp	r6, #0
   61c24:	moveq	r0, #1
   61c28:	beq	61ca0 <fputs@plt+0x5c688>
   61c2c:	ldrd	r2, [sp, #32]
   61c30:	mov	r0, r4
   61c34:	str	r8, [sp]
   61c38:	mov	r1, #1
   61c3c:	bl	5ded8 <fputs@plt+0x588c0>
   61c40:	cmp	r0, #0
   61c44:	blt	61ca0 <fputs@plt+0x5c688>
   61c48:	ldr	r1, [sp, #28]
   61c4c:	mov	r0, r4
   61c50:	mov	ip, #0
   61c54:	ldr	r4, [r1, #48]	; 0x30
   61c58:	ldr	lr, [r1, #52]	; 0x34
   61c5c:	ldr	r3, [r1, #44]	; 0x2c
   61c60:	ldr	r2, [r1, #40]	; 0x28
   61c64:	stm	sp, {r4, lr}
   61c68:	ldr	r4, [r1, #56]	; 0x38
   61c6c:	ldr	r5, [r1, #60]	; 0x3c
   61c70:	subs	r4, r4, #1
   61c74:	str	r8, [sp, #16]
   61c78:	sbc	r5, r5, #0
   61c7c:	str	ip, [sp, #20]
   61c80:	strd	r4, [sp, #8]
   61c84:	bl	5fa04 <fputs@plt+0x5a3ec>
   61c88:	cmp	r0, #0
   61c8c:	ldrgt	r3, [sp, #28]
   61c90:	movgt	r0, #1
   61c94:	ldrgt	r2, [r3, #32]
   61c98:	ldrgt	r3, [r3, #36]	; 0x24
   61c9c:	stmgt	r6, {r2, r3}
   61ca0:	ldr	r2, [sp, #44]	; 0x2c
   61ca4:	ldr	r3, [r7]
   61ca8:	cmp	r2, r3
   61cac:	bne	61cc0 <fputs@plt+0x5c6a8>
   61cb0:	add	sp, sp, #52	; 0x34
   61cb4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   61cb8:	add	sp, sp, #8
   61cbc:	bx	lr
   61cc0:	bl	524c <__stack_chk_fail@plt>
   61cc4:	ldr	r0, [pc, #64]	; 61d0c <fputs@plt+0x5c6f4>
   61cc8:	movw	r2, #3066	; 0xbfa
   61ccc:	ldr	r1, [pc, #60]	; 61d10 <fputs@plt+0x5c6f8>
   61cd0:	ldr	r3, [pc, #60]	; 61d14 <fputs@plt+0x5c6fc>
   61cd4:	add	r0, pc, r0
   61cd8:	add	r1, pc, r1
   61cdc:	add	r3, pc, r3
   61ce0:	bl	76bb0 <fputs@plt+0x71598>
   61ce4:	ldr	r0, [pc, #44]	; 61d18 <fputs@plt+0x5c700>
   61ce8:	movw	r2, #3065	; 0xbf9
   61cec:	ldr	r1, [pc, #40]	; 61d1c <fputs@plt+0x5c704>
   61cf0:	ldr	r3, [pc, #40]	; 61d20 <fputs@plt+0x5c708>
   61cf4:	add	r0, pc, r0
   61cf8:	add	r1, pc, r1
   61cfc:	add	r3, pc, r3
   61d00:	bl	76bb0 <fputs@plt+0x71598>
   61d04:	andeq	r0, r0, r0, asr #8
   61d08:	andeq	pc, r4, ip
   61d0c:	andeq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
   61d10:	strdeq	pc, [r2], -r4
   61d14:	andeq	pc, r2, ip, ror r9	; <UNPREDICTABLE>
   61d18:	andeq	lr, r1, r4, ror #24
   61d1c:	ldrdeq	pc, [r2], -r4
   61d20:	andeq	pc, r2, ip, asr r9	; <UNPREDICTABLE>
   61d24:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   61d28:	movw	ip, #48879	; 0xbeef
   61d2c:	ldr	r4, [r2]
   61d30:	movt	ip, #57005	; 0xdead
   61d34:	add	ip, r1, ip
   61d38:	ldr	r5, [r3]
   61d3c:	add	ip, ip, r4
   61d40:	tst	r0, #3
   61d44:	add	r5, ip, r5
   61d48:	mov	r4, ip
   61d4c:	bne	61e04 <fputs@plt+0x5c7ec>
   61d50:	cmp	r1, #12
   61d54:	bls	61dc4 <fputs@plt+0x5c7ac>
   61d58:	ldr	r8, [r0, #8]
   61d5c:	sub	r1, r1, #12
   61d60:	ldr	r6, [r0, #4]
   61d64:	cmp	r1, #12
   61d68:	ldr	r7, [r0], #12
   61d6c:	add	r5, r5, r8
   61d70:	add	r4, r4, r6
   61d74:	rsb	r7, r5, r7
   61d78:	add	r6, r5, r4
   61d7c:	add	ip, r7, ip
   61d80:	eor	r5, ip, r5, ror #28
   61d84:	rsb	r4, r5, r4
   61d88:	add	r9, r5, r6
   61d8c:	eor	r7, r4, r5, ror #26
   61d90:	rsb	ip, r7, r6
   61d94:	add	r8, r7, r9
   61d98:	eor	ip, ip, r7, ror #24
   61d9c:	rsb	r4, ip, r9
   61da0:	add	r7, ip, r8
   61da4:	eor	r4, r4, ip, ror #16
   61da8:	rsb	r6, r4, r8
   61dac:	add	ip, r4, r7
   61db0:	eor	r6, r6, r4, ror #13
   61db4:	rsb	r5, r6, r7
   61db8:	add	r4, r6, ip
   61dbc:	eor	r5, r5, r6, ror #28
   61dc0:	bhi	61d58 <fputs@plt+0x5c740>
   61dc4:	sub	r1, r1, #1
   61dc8:	cmp	r1, #11
   61dcc:	addls	pc, pc, r1, lsl #2
   61dd0:	b	620a0 <fputs@plt+0x5ca88>
   61dd4:	b	6203c <fputs@plt+0x5ca24>
   61dd8:	b	62094 <fputs@plt+0x5ca7c>
   61ddc:	b	620d0 <fputs@plt+0x5cab8>
   61de0:	b	620c4 <fputs@plt+0x5caac>
   61de4:	b	62118 <fputs@plt+0x5cb00>
   61de8:	b	62104 <fputs@plt+0x5caec>
   61dec:	b	620f0 <fputs@plt+0x5cad8>
   61df0:	b	620e0 <fputs@plt+0x5cac8>
   61df4:	b	62144 <fputs@plt+0x5cb2c>
   61df8:	b	6212c <fputs@plt+0x5cb14>
   61dfc:	b	620ac <fputs@plt+0x5ca94>
   61e00:	b	621ec <fputs@plt+0x5cbd4>
   61e04:	tst	r0, #1
   61e08:	bne	61ed8 <fputs@plt+0x5c8c0>
   61e0c:	cmp	r1, #12
   61e10:	bls	61e98 <fputs@plt+0x5c880>
   61e14:	ldrh	r8, [r0, #10]
   61e18:	sub	r1, r1, #12
   61e1c:	ldrh	r6, [r0, #8]
   61e20:	cmp	r1, #12
   61e24:	ldrh	r7, [r0, #2]
   61e28:	add	r8, r6, r8, lsl #16
   61e2c:	ldrh	r9, [r0, #6]
   61e30:	add	r5, r8, r5
   61e34:	ldrh	r6, [r0, #4]
   61e38:	ldrh	r8, [r0], #12
   61e3c:	add	r6, r6, r9, lsl #16
   61e40:	add	r7, r8, r7, lsl #16
   61e44:	add	r4, r6, r4
   61e48:	rsb	r7, r5, r7
   61e4c:	add	r6, r5, r4
   61e50:	add	ip, r7, ip
   61e54:	eor	r5, ip, r5, ror #28
   61e58:	rsb	r4, r5, r4
   61e5c:	add	r9, r5, r6
   61e60:	eor	r7, r4, r5, ror #26
   61e64:	rsb	ip, r7, r6
   61e68:	add	r8, r7, r9
   61e6c:	eor	ip, ip, r7, ror #24
   61e70:	rsb	r4, ip, r9
   61e74:	add	r7, ip, r8
   61e78:	eor	r4, r4, ip, ror #16
   61e7c:	rsb	r6, r4, r8
   61e80:	add	ip, r4, r7
   61e84:	eor	r6, r6, r4, ror #13
   61e88:	rsb	r5, r6, r7
   61e8c:	add	r4, r6, ip
   61e90:	eor	r5, r5, r6, ror #28
   61e94:	bhi	61e14 <fputs@plt+0x5c7fc>
   61e98:	sub	r1, r1, #1
   61e9c:	cmp	r1, #11
   61ea0:	addls	pc, pc, r1, lsl #2
   61ea4:	b	620a0 <fputs@plt+0x5ca88>
   61ea8:	b	6203c <fputs@plt+0x5ca24>
   61eac:	b	62094 <fputs@plt+0x5ca7c>
   61eb0:	b	6208c <fputs@plt+0x5ca74>
   61eb4:	b	621b4 <fputs@plt+0x5cb9c>
   61eb8:	b	621ac <fputs@plt+0x5cb94>
   61ebc:	b	621d0 <fputs@plt+0x5cbb8>
   61ec0:	b	621c8 <fputs@plt+0x5cbb0>
   61ec4:	b	62154 <fputs@plt+0x5cb3c>
   61ec8:	b	6214c <fputs@plt+0x5cb34>
   61ecc:	b	62180 <fputs@plt+0x5cb68>
   61ed0:	b	62178 <fputs@plt+0x5cb60>
   61ed4:	b	621f4 <fputs@plt+0x5cbdc>
   61ed8:	cmp	r1, #12
   61edc:	bls	61fa4 <fputs@plt+0x5c98c>
   61ee0:	ldrb	r7, [r0, #10]
   61ee4:	sub	r1, r1, #12
   61ee8:	ldrb	r8, [r0, #9]
   61eec:	cmp	r1, #12
   61ef0:	ldrb	sl, [r0, #2]
   61ef4:	add	r0, r0, #12
   61ef8:	ldrb	fp, [r0, #-11]
   61efc:	lsl	r7, r7, #16
   61f00:	ldrb	r6, [r0, #-4]
   61f04:	add	r7, r7, r8, lsl #8
   61f08:	ldrb	r9, [r0, #-1]
   61f0c:	lsl	sl, sl, #16
   61f10:	ldrb	r8, [r0, #-6]
   61f14:	add	r7, r7, r6
   61f18:	add	sl, sl, fp, lsl #8
   61f1c:	ldrb	r6, [r0, #-12]
   61f20:	add	r7, r7, r9, lsl #24
   61f24:	ldrb	fp, [r0, #-9]
   61f28:	ldrb	r9, [r0, #-7]
   61f2c:	add	r5, r7, r5
   61f30:	add	sl, sl, r6
   61f34:	ldrb	r7, [r0, #-5]
   61f38:	ldrb	r6, [r0, #-8]
   61f3c:	lsl	r8, r8, #16
   61f40:	add	r8, r8, r9, lsl #8
   61f44:	add	sl, sl, fp, lsl #24
   61f48:	add	r6, r8, r6
   61f4c:	rsb	sl, r5, sl
   61f50:	add	r7, r6, r7, lsl #24
   61f54:	add	ip, sl, ip
   61f58:	eor	ip, ip, r5, ror #28
   61f5c:	add	r4, r7, r4
   61f60:	rsb	r8, ip, r4
   61f64:	add	r5, r5, r4
   61f68:	eor	r8, r8, ip, ror #26
   61f6c:	add	ip, ip, r5
   61f70:	rsb	r5, r8, r5
   61f74:	add	r9, r8, ip
   61f78:	eor	r7, r5, r8, ror #24
   61f7c:	rsb	ip, r7, ip
   61f80:	add	r8, r7, r9
   61f84:	eor	r4, ip, r7, ror #16
   61f88:	rsb	r6, r4, r9
   61f8c:	add	ip, r4, r8
   61f90:	eor	r6, r6, r4, ror #13
   61f94:	rsb	r5, r6, r8
   61f98:	add	r4, r6, ip
   61f9c:	eor	r5, r5, r6, ror #28
   61fa0:	bhi	61ee0 <fputs@plt+0x5c8c8>
   61fa4:	sub	r1, r1, #1
   61fa8:	cmp	r1, #11
   61fac:	addls	pc, pc, r1, lsl #2
   61fb0:	b	620a0 <fputs@plt+0x5ca88>
   61fb4:	b	6203c <fputs@plt+0x5ca24>
   61fb8:	b	62034 <fputs@plt+0x5ca1c>
   61fbc:	b	6202c <fputs@plt+0x5ca14>
   61fc0:	b	62024 <fputs@plt+0x5ca0c>
   61fc4:	b	6201c <fputs@plt+0x5ca04>
   61fc8:	b	62014 <fputs@plt+0x5c9fc>
   61fcc:	b	6200c <fputs@plt+0x5c9f4>
   61fd0:	b	62004 <fputs@plt+0x5c9ec>
   61fd4:	b	61ffc <fputs@plt+0x5c9e4>
   61fd8:	b	61ff4 <fputs@plt+0x5c9dc>
   61fdc:	b	61fec <fputs@plt+0x5c9d4>
   61fe0:	b	61fe4 <fputs@plt+0x5c9cc>
   61fe4:	ldrb	r1, [r0, #11]
   61fe8:	add	r5, r5, r1, lsl #24
   61fec:	ldrb	r1, [r0, #10]
   61ff0:	add	r5, r5, r1, lsl #16
   61ff4:	ldrb	r1, [r0, #9]
   61ff8:	add	r5, r5, r1, lsl #8
   61ffc:	ldrb	r1, [r0, #8]
   62000:	add	r5, r5, r1
   62004:	ldrb	r1, [r0, #7]
   62008:	add	r4, r4, r1, lsl #24
   6200c:	ldrb	r1, [r0, #6]
   62010:	add	r4, r4, r1, lsl #16
   62014:	ldrb	r1, [r0, #5]
   62018:	add	r4, r4, r1, lsl #8
   6201c:	ldrb	r1, [r0, #4]
   62020:	add	r4, r4, r1
   62024:	ldrb	r1, [r0, #3]
   62028:	add	ip, ip, r1, lsl #24
   6202c:	ldrb	r1, [r0, #2]
   62030:	add	ip, ip, r1, lsl #16
   62034:	ldrb	r1, [r0, #1]
   62038:	add	ip, ip, r1, lsl #8
   6203c:	ldrb	r1, [r0]
   62040:	add	ip, ip, r1
   62044:	eor	r0, r5, r4
   62048:	sub	r0, r0, r4, ror #18
   6204c:	eor	ip, r0, ip
   62050:	sub	ip, ip, r0, ror #21
   62054:	eor	r4, ip, r4
   62058:	sub	r4, r4, ip, ror #7
   6205c:	eor	r0, r4, r0
   62060:	sub	r0, r0, r4, ror #16
   62064:	eor	ip, r0, ip
   62068:	sub	ip, ip, r0, ror #28
   6206c:	eor	r1, ip, r4
   62070:	sub	r1, r1, ip, ror #18
   62074:	eor	r0, r1, r0
   62078:	sub	r0, r0, r1, ror #8
   6207c:	str	r0, [r2]
   62080:	str	r1, [r3]
   62084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   62088:	bx	lr
   6208c:	ldrb	r1, [r0, #2]
   62090:	add	ip, ip, r1, lsl #16
   62094:	ldrh	r1, [r0]
   62098:	add	ip, ip, r1
   6209c:	b	62044 <fputs@plt+0x5ca2c>
   620a0:	str	r5, [r2]
   620a4:	str	r4, [r3]
   620a8:	b	62084 <fputs@plt+0x5ca6c>
   620ac:	ldm	r0, {r1, r6, r7}
   620b0:	bic	r0, r7, #-16777216	; 0xff000000
   620b4:	add	r4, r4, r6
   620b8:	add	r5, r5, r0
   620bc:	add	ip, ip, r1
   620c0:	b	62044 <fputs@plt+0x5ca2c>
   620c4:	ldr	r1, [r0]
   620c8:	add	ip, ip, r1
   620cc:	b	62044 <fputs@plt+0x5ca2c>
   620d0:	ldr	r1, [r0]
   620d4:	bic	r1, r1, #-16777216	; 0xff000000
   620d8:	add	ip, r1, ip
   620dc:	b	62044 <fputs@plt+0x5ca2c>
   620e0:	ldm	r0, {r1, r6}
   620e4:	add	r4, r4, r6
   620e8:	add	ip, ip, r1
   620ec:	b	62044 <fputs@plt+0x5ca2c>
   620f0:	ldm	r0, {r1, r6}
   620f4:	bic	r0, r6, #-16777216	; 0xff000000
   620f8:	add	ip, ip, r1
   620fc:	add	r4, r4, r0
   62100:	b	62044 <fputs@plt+0x5ca2c>
   62104:	ldrh	r6, [r0, #4]
   62108:	ldr	r1, [r0]
   6210c:	add	r4, r4, r6
   62110:	add	ip, ip, r1
   62114:	b	62044 <fputs@plt+0x5ca2c>
   62118:	ldrb	r6, [r0, #4]
   6211c:	ldr	r1, [r0]
   62120:	add	r4, r4, r6
   62124:	add	ip, ip, r1
   62128:	b	62044 <fputs@plt+0x5ca2c>
   6212c:	ldrh	r7, [r0, #8]
   62130:	ldm	r0, {r1, r6}
   62134:	add	r5, r5, r7
   62138:	add	r4, r4, r6
   6213c:	add	ip, ip, r1
   62140:	b	62044 <fputs@plt+0x5ca2c>
   62144:	ldrb	r7, [r0, #8]
   62148:	b	62130 <fputs@plt+0x5cb18>
   6214c:	ldrb	r1, [r0, #8]
   62150:	add	r5, r5, r1
   62154:	ldrh	r1, [r0, #4]
   62158:	ldrh	r6, [r0, #6]
   6215c:	add	r4, r1, r4
   62160:	ldrh	r7, [r0]
   62164:	ldrh	r1, [r0, #2]
   62168:	add	ip, r7, ip
   6216c:	add	r4, r4, r6, lsl #16
   62170:	add	ip, ip, r1, lsl #16
   62174:	b	62044 <fputs@plt+0x5ca2c>
   62178:	ldrb	r1, [r0, #10]
   6217c:	add	r5, r5, r1, lsl #16
   62180:	ldrh	r1, [r0, #4]
   62184:	ldrh	r7, [r0, #6]
   62188:	ldrh	r8, [r0]
   6218c:	add	r4, r1, r4
   62190:	ldrh	r6, [r0, #2]
   62194:	ldrh	r1, [r0, #8]
   62198:	add	ip, r8, ip
   6219c:	add	r4, r4, r7, lsl #16
   621a0:	add	ip, ip, r6, lsl #16
   621a4:	add	r5, r5, r1
   621a8:	b	62044 <fputs@plt+0x5ca2c>
   621ac:	ldrb	r1, [r0, #4]
   621b0:	add	r4, r4, r1
   621b4:	ldrh	r6, [r0]
   621b8:	ldrh	r1, [r0, #2]
   621bc:	add	ip, r6, ip
   621c0:	add	ip, ip, r1, lsl #16
   621c4:	b	62044 <fputs@plt+0x5ca2c>
   621c8:	ldrb	r1, [r0, #6]
   621cc:	add	r4, r4, r1, lsl #16
   621d0:	ldrh	r7, [r0]
   621d4:	ldrh	r6, [r0, #2]
   621d8:	ldrh	r1, [r0, #4]
   621dc:	add	ip, r7, ip
   621e0:	add	ip, ip, r6, lsl #16
   621e4:	add	r4, r4, r1
   621e8:	b	62044 <fputs@plt+0x5ca2c>
   621ec:	ldr	r7, [r0, #8]
   621f0:	b	62130 <fputs@plt+0x5cb18>
   621f4:	ldrh	r6, [r0, #8]
   621f8:	ldrh	r1, [r0, #4]
   621fc:	add	r5, r6, r5
   62200:	ldrh	r8, [r0, #10]
   62204:	add	r4, r1, r4
   62208:	ldrh	r6, [r0, #6]
   6220c:	ldrh	r7, [r0]
   62210:	ldrh	r1, [r0, #2]
   62214:	add	r5, r5, r8, lsl #16
   62218:	add	ip, r7, ip
   6221c:	add	r4, r4, r6, lsl #16
   62220:	add	ip, ip, r1, lsl #16
   62224:	b	62044 <fputs@plt+0x5ca2c>
   62228:	mov	r3, #0
   6222c:	ldrb	ip, [r0, r3]
   62230:	ldrb	r2, [r1, r3]
   62234:	add	r3, r3, #1
   62238:	cmp	ip, r2
   6223c:	bcc	62258 <fputs@plt+0x5cc40>
   62240:	bhi	62260 <fputs@plt+0x5cc48>
   62244:	cmp	r3, #16
   62248:	bne	6222c <fputs@plt+0x5cc14>
   6224c:	add	r0, r0, #16
   62250:	add	r1, r1, #16
   62254:	b	557c <strcmp@plt>
   62258:	mvn	r0, #0
   6225c:	bx	lr
   62260:	mov	r0, #1
   62264:	bx	lr
   62268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6226c:	sub	sp, sp, #156	; 0x9c
   62270:	ldr	ip, [pc, #584]	; 624c0 <fputs@plt+0x5cea8>
   62274:	cmp	r1, #0
   62278:	str	r1, [sp, #28]
   6227c:	mov	r9, r3
   62280:	ldr	r1, [pc, #572]	; 624c4 <fputs@plt+0x5ceac>
   62284:	add	ip, pc, ip
   62288:	mov	sl, r2
   6228c:	mov	r3, ip
   62290:	ldr	r1, [ip, r1]
   62294:	ldr	r3, [r1]
   62298:	str	r1, [sp, #20]
   6229c:	str	r3, [sp, #148]	; 0x94
   622a0:	beq	62460 <fputs@plt+0x5ce48>
   622a4:	cmp	r2, #0
   622a8:	beq	624a0 <fputs@plt+0x5ce88>
   622ac:	cmp	r9, #0
   622b0:	beq	62480 <fputs@plt+0x5ce68>
   622b4:	mov	r1, #524288	; 0x80000
   622b8:	bl	50d8 <open64@plt>
   622bc:	subs	r8, r0, #0
   622c0:	blt	62410 <fputs@plt+0x5cdf8>
   622c4:	add	r1, sp, #32
   622c8:	mov	r0, #3
   622cc:	str	r1, [sp, #24]
   622d0:	add	r2, sp, #32
   622d4:	mov	r1, r8
   622d8:	bl	4dfc <__fxstat64@plt>
   622dc:	cmp	r0, #0
   622e0:	blt	62408 <fputs@plt+0x5cdf0>
   622e4:	ldrd	r4, [sp, #80]	; 0x50
   622e8:	cmp	r4, #40	; 0x28
   622ec:	sbcs	r2, r5, #0
   622f0:	blt	62444 <fputs@plt+0x5ce2c>
   622f4:	bl	65b0c <fputs@plt+0x604f4>
   622f8:	sub	r4, r4, #1
   622fc:	mov	r2, #1
   62300:	str	r8, [sp]
   62304:	mov	r3, r2
   62308:	mov	r5, #0
   6230c:	rsb	r1, r0, #0
   62310:	add	r0, r4, r0
   62314:	and	r1, r1, r0
   62318:	mov	r4, #0
   6231c:	mov	r0, #0
   62320:	strd	r4, [sp, #8]
   62324:	bl	5228 <mmap64@plt>
   62328:	cmn	r0, #1
   6232c:	mov	fp, r0
   62330:	beq	62408 <fputs@plt+0x5cdf0>
   62334:	ldr	r1, [pc, #396]	; 624c8 <fputs@plt+0x5ceb0>
   62338:	add	ip, sp, #140	; 0x8c
   6233c:	mov	r2, #8
   62340:	add	r1, pc, r1
   62344:	ldr	r0, [r1]
   62348:	ldr	r1, [r1, #4]
   6234c:	stmia	ip!, {r0, r1}
   62350:	mov	r0, fp
   62354:	add	r1, sp, #140	; 0x8c
   62358:	bl	4b80 <memcmp@plt>
   6235c:	subs	ip, r0, #0
   62360:	bne	62420 <fputs@plt+0x5ce08>
   62364:	ldrd	r0, [fp, #16]
   62368:	cmp	r1, #0
   6236c:	cmpeq	r0, #39	; 0x27
   62370:	bls	62420 <fputs@plt+0x5ce08>
   62374:	ldrd	r4, [fp, #32]
   62378:	cmp	r5, #0
   6237c:	cmpeq	r4, #55	; 0x37
   62380:	bls	62420 <fputs@plt+0x5ce08>
   62384:	ldr	r2, [fp, #12]
   62388:	cmp	r2, #0
   6238c:	bne	62420 <fputs@plt+0x5ce08>
   62390:	ldrd	r6, [fp, #24]
   62394:	orrs	r3, r6, r7
   62398:	beq	62420 <fputs@plt+0x5ce08>
   6239c:	mul	r2, r6, r5
   623a0:	mla	r2, r4, r7, r2
   623a4:	umull	r4, r5, r6, r4
   623a8:	ldrd	r6, [sp, #80]	; 0x50
   623ac:	adds	r4, r4, r0
   623b0:	add	r5, r2, r5
   623b4:	adc	r5, r5, r1
   623b8:	cmp	r6, r4
   623bc:	sbcs	r1, r7, r5
   623c0:	blt	62420 <fputs@plt+0x5ce08>
   623c4:	ldr	r2, [sp, #28]
   623c8:	mov	r0, sl
   623cc:	add	r1, sp, #32
   623d0:	str	r8, [r2]
   623d4:	mov	r2, #104	; 0x68
   623d8:	str	ip, [sp, #16]
   623dc:	bl	5018 <memcpy@plt>
   623e0:	str	fp, [r9]
   623e4:	ldr	ip, [sp, #16]
   623e8:	ldr	r1, [sp, #20]
   623ec:	mov	r0, ip
   623f0:	ldr	r2, [sp, #148]	; 0x94
   623f4:	ldr	r3, [r1]
   623f8:	cmp	r2, r3
   623fc:	bne	6245c <fputs@plt+0x5ce44>
   62400:	add	sp, sp, #156	; 0x9c
   62404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62408:	mov	r0, r8
   6240c:	bl	65fb8 <fputs@plt+0x609a0>
   62410:	bl	55b8 <__errno_location@plt>
   62414:	ldr	ip, [r0]
   62418:	rsb	ip, ip, #0
   6241c:	b	623e8 <fputs@plt+0x5cdd0>
   62420:	mov	r0, r8
   62424:	mvn	ip, #73	; 0x49
   62428:	str	ip, [sp, #16]
   6242c:	bl	65fb8 <fputs@plt+0x609a0>
   62430:	mov	r0, fp
   62434:	ldr	r1, [sp, #80]	; 0x50
   62438:	bl	53f0 <munmap@plt>
   6243c:	ldr	ip, [sp, #16]
   62440:	b	623e8 <fputs@plt+0x5cdd0>
   62444:	mov	r0, r8
   62448:	mvn	ip, #21
   6244c:	str	ip, [sp, #16]
   62450:	bl	65fb8 <fputs@plt+0x609a0>
   62454:	ldr	ip, [sp, #16]
   62458:	b	623e8 <fputs@plt+0x5cdd0>
   6245c:	bl	524c <__stack_chk_fail@plt>
   62460:	ldr	r0, [pc, #100]	; 624cc <fputs@plt+0x5ceb4>
   62464:	movw	r2, #477	; 0x1dd
   62468:	ldr	r1, [pc, #96]	; 624d0 <fputs@plt+0x5ceb8>
   6246c:	ldr	r3, [pc, #96]	; 624d4 <fputs@plt+0x5cebc>
   62470:	add	r0, pc, r0
   62474:	add	r1, pc, r1
   62478:	add	r3, pc, r3
   6247c:	bl	76bb0 <fputs@plt+0x71598>
   62480:	ldr	r0, [pc, #80]	; 624d8 <fputs@plt+0x5cec0>
   62484:	movw	r2, #479	; 0x1df
   62488:	ldr	r1, [pc, #76]	; 624dc <fputs@plt+0x5cec4>
   6248c:	ldr	r3, [pc, #76]	; 624e0 <fputs@plt+0x5cec8>
   62490:	add	r0, pc, r0
   62494:	add	r1, pc, r1
   62498:	add	r3, pc, r3
   6249c:	bl	76bb0 <fputs@plt+0x71598>
   624a0:	ldr	r0, [pc, #60]	; 624e4 <fputs@plt+0x5cecc>
   624a4:	movw	r2, #478	; 0x1de
   624a8:	ldr	r1, [pc, #56]	; 624e8 <fputs@plt+0x5ced0>
   624ac:	ldr	r3, [pc, #56]	; 624ec <fputs@plt+0x5ced4>
   624b0:	add	r0, pc, r0
   624b4:	add	r1, pc, r1
   624b8:	add	r3, pc, r3
   624bc:	bl	76bb0 <fputs@plt+0x71598>
   624c0:	strdeq	lr, [r4], -r4
   624c4:	andeq	r0, r0, r0, asr #8
   624c8:	andeq	r0, r3, ip, lsl r2
   624cc:	andeq	r5, r2, ip, lsl lr
   624d0:	andeq	r0, r3, r8, lsl #2
   624d4:	andeq	r0, r3, ip, ror #1
   624d8:	andeq	r5, r2, r8, lsl #10
   624dc:	andeq	r0, r3, r8, ror #1
   624e0:	andeq	r0, r3, ip, asr #1
   624e4:	andeq	r0, r3, r0, lsl #3
   624e8:	andeq	r0, r3, r8, asr #1
   624ec:	andeq	r0, r3, ip, lsr #1
   624f0:	sub	sp, sp, #8
   624f4:	mov	ip, #0
   624f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   624fc:	sub	sp, sp, #76	; 0x4c
   62500:	ldr	lr, [pc, #528]	; 62718 <fputs@plt+0x5d100>
   62504:	add	r1, sp, #104	; 0x68
   62508:	ldr	r6, [pc, #524]	; 6271c <fputs@plt+0x5d104>
   6250c:	mov	r4, r0
   62510:	add	lr, pc, lr
   62514:	stm	r1, {r2, r3}
   62518:	ldm	r1, {r0, r1, r2, r3}
   6251c:	add	r5, sp, #8
   62520:	ldr	r6, [lr, r6]
   62524:	str	ip, [sp, #24]
   62528:	str	ip, [sp, #28]
   6252c:	ldr	lr, [r6]
   62530:	stm	r5, {r0, r1, r2, r3}
   62534:	mov	r1, ip
   62538:	mov	r0, #5
   6253c:	str	lr, [sp, #68]	; 0x44
   62540:	str	ip, [sp, #32]
   62544:	str	ip, [sp, #36]	; 0x24
   62548:	str	ip, [sp, #40]	; 0x28
   6254c:	str	ip, [sp, #44]	; 0x2c
   62550:	str	ip, [sp, #48]	; 0x30
   62554:	str	ip, [sp, #52]	; 0x34
   62558:	str	ip, [sp, #56]	; 0x38
   6255c:	str	ip, [sp, #60]	; 0x3c
   62560:	bl	5024 <setlocale@plt>
   62564:	subs	r7, r0, #0
   62568:	beq	6258c <fputs@plt+0x5cf74>
   6256c:	ldrb	r3, [r7]
   62570:	cmp	r3, #0
   62574:	beq	6258c <fputs@plt+0x5cf74>
   62578:	cmp	r3, #67	; 0x43
   6257c:	bne	6261c <fputs@plt+0x5d004>
   62580:	ldrb	r3, [r7, #1]
   62584:	cmp	r3, #0
   62588:	bne	6261c <fputs@plt+0x5d004>
   6258c:	ldr	r1, [r4, #16]
   62590:	mov	r0, r5
   62594:	ldr	lr, [pc, #388]	; 62720 <fputs@plt+0x5d108>
   62598:	mov	ip, #0
   6259c:	ldr	r2, [r4, #24]
   625a0:	add	r1, r4, r1
   625a4:	ldr	r3, [r4, #32]
   625a8:	add	lr, pc, lr
   625ac:	str	lr, [sp]
   625b0:	str	ip, [sp, #24]
   625b4:	str	ip, [sp, #28]
   625b8:	str	ip, [sp, #32]
   625bc:	str	ip, [sp, #36]	; 0x24
   625c0:	str	ip, [sp, #40]	; 0x28
   625c4:	str	ip, [sp, #44]	; 0x2c
   625c8:	str	ip, [sp, #48]	; 0x30
   625cc:	str	ip, [sp, #52]	; 0x34
   625d0:	bl	4ed4 <bsearch@plt>
   625d4:	subs	r7, r0, #0
   625d8:	moveq	r0, r7
   625dc:	beq	625fc <fputs@plt+0x5cfe4>
   625e0:	ldr	r1, [r7, #48]	; 0x30
   625e4:	ldr	r3, [r4, #16]
   625e8:	ldr	r2, [r4, #32]
   625ec:	ldr	r0, [r4, #24]
   625f0:	add	r3, r1, r3
   625f4:	mla	r0, r0, r2, r3
   625f8:	add	r0, r4, r0
   625fc:	ldr	r2, [sp, #68]	; 0x44
   62600:	ldr	r3, [r6]
   62604:	cmp	r2, r3
   62608:	bne	62714 <fputs@plt+0x5d0fc>
   6260c:	add	sp, sp, #76	; 0x4c
   62610:	pop	{r4, r5, r6, r7, r8, r9, lr}
   62614:	add	sp, sp, #8
   62618:	bx	lr
   6261c:	ldr	r1, [pc, #256]	; 62724 <fputs@plt+0x5d10c>
   62620:	mov	r0, r7
   62624:	add	r1, pc, r1
   62628:	bl	557c <strcmp@plt>
   6262c:	cmp	r0, #0
   62630:	beq	6258c <fputs@plt+0x5cf74>
   62634:	add	r8, sp, #24
   62638:	mov	r1, r7
   6263c:	mov	r2, #32
   62640:	mov	r0, r8
   62644:	bl	4c58 <strncpy@plt>
   62648:	ldrb	r1, [sp, #24]
   6264c:	cmp	r1, #0
   62650:	beq	62690 <fputs@plt+0x5d078>
   62654:	cmp	r1, #46	; 0x2e
   62658:	beq	6270c <fputs@plt+0x5d0f4>
   6265c:	cmp	r1, #64	; 0x40
   62660:	beq	6270c <fputs@plt+0x5d0f4>
   62664:	mov	r2, r8
   62668:	mov	r1, #0
   6266c:	b	62680 <fputs@plt+0x5d068>
   62670:	cmp	r3, #46	; 0x2e
   62674:	beq	62690 <fputs@plt+0x5d078>
   62678:	cmp	r3, #64	; 0x40
   6267c:	beq	62690 <fputs@plt+0x5d078>
   62680:	ldrb	r3, [r2, #1]!
   62684:	add	r1, r1, #1
   62688:	cmp	r3, #0
   6268c:	bne	62670 <fputs@plt+0x5d058>
   62690:	add	r3, sp, #72	; 0x48
   62694:	ldr	r9, [pc, #140]	; 62728 <fputs@plt+0x5d110>
   62698:	add	ip, r3, r1
   6269c:	ldr	r1, [r4, #16]
   626a0:	ldr	r2, [r4, #24]
   626a4:	mov	lr, #0
   626a8:	ldr	r3, [r4, #32]
   626ac:	mov	r0, r5
   626b0:	strb	lr, [ip, #-48]	; 0xffffffd0
   626b4:	add	r9, pc, r9
   626b8:	add	r1, r4, r1
   626bc:	str	r9, [sp]
   626c0:	bl	4ed4 <bsearch@plt>
   626c4:	subs	r7, r0, #0
   626c8:	bne	625e0 <fputs@plt+0x5cfc8>
   626cc:	mov	r0, r8
   626d0:	mov	r1, #95	; 0x5f
   626d4:	bl	4cb8 <strchr@plt>
   626d8:	cmp	r0, #0
   626dc:	beq	6258c <fputs@plt+0x5cf74>
   626e0:	strb	r7, [r0]
   626e4:	mov	r0, r5
   626e8:	ldr	r1, [r4, #16]
   626ec:	ldr	r2, [r4, #24]
   626f0:	ldr	r3, [r4, #32]
   626f4:	add	r1, r4, r1
   626f8:	str	r9, [sp]
   626fc:	bl	4ed4 <bsearch@plt>
   62700:	subs	r7, r0, #0
   62704:	bne	625e0 <fputs@plt+0x5cfc8>
   62708:	b	6258c <fputs@plt+0x5cf74>
   6270c:	mov	r1, #0
   62710:	b	62690 <fputs@plt+0x5d078>
   62714:	bl	524c <__stack_chk_fail@plt>
   62718:	andeq	lr, r4, r8, ror #12
   6271c:	andeq	r0, r0, r0, asr #8
   62720:			; <UNDEFINED> instruction: 0xfffffc78
   62724:	strheq	r0, [r3], -ip
   62728:			; <UNDEFINED> instruction: 0xfffffb6c
   6272c:	sub	sp, sp, #8
   62730:	ldr	ip, [pc, #300]	; 62864 <fputs@plt+0x5d24c>
   62734:	ldr	r1, [pc, #300]	; 62868 <fputs@plt+0x5d250>
   62738:	push	{r4, r5, r6, r7, r8, lr}
   6273c:	sub	sp, sp, #128	; 0x80
   62740:	add	ip, pc, ip
   62744:	add	r4, sp, #152	; 0x98
   62748:	add	r6, sp, #16
   6274c:	ldr	r7, [sp, #168]	; 0xa8
   62750:	stm	r4, {r2, r3}
   62754:	mov	r3, #0
   62758:	ldr	r5, [ip, r1]
   6275c:	mov	r1, r3
   62760:	str	r3, [sp, #12]
   62764:	mov	r8, r0
   62768:	mov	r2, #104	; 0x68
   6276c:	mov	r0, r6
   62770:	ldr	r3, [r5]
   62774:	mvn	ip, #0
   62778:	str	ip, [sp, #8]
   6277c:	str	r3, [sp, #124]	; 0x7c
   62780:	bl	4d54 <memset@plt>
   62784:	cmp	r7, #0
   62788:	beq	62830 <fputs@plt+0x5d218>
   6278c:	mov	r0, r8
   62790:	mov	r2, r6
   62794:	add	r1, sp, #8
   62798:	add	r3, sp, #12
   6279c:	bl	62268 <fputs@plt+0x5cc50>
   627a0:	cmp	r0, #0
   627a4:	blt	62824 <fputs@plt+0x5d20c>
   627a8:	add	r1, sp, #160	; 0xa0
   627ac:	ldr	ip, [sp, #12]
   627b0:	ldm	r4, {r2, r3}
   627b4:	ldm	r1, {r0, r1}
   627b8:	stm	sp, {r0, r1}
   627bc:	mov	r0, ip
   627c0:	bl	624f0 <fputs@plt+0x5ced8>
   627c4:	cmp	r0, #0
   627c8:	mvneq	r4, #1
   627cc:	beq	627e4 <fputs@plt+0x5d1cc>
   627d0:	bl	54ec <__strdup@plt>
   627d4:	cmp	r0, #0
   627d8:	strne	r0, [r7]
   627dc:	movne	r4, #0
   627e0:	mvneq	r4, #11
   627e4:	ldr	r0, [sp, #12]
   627e8:	cmp	r0, #0
   627ec:	beq	627f8 <fputs@plt+0x5d1e0>
   627f0:	ldr	r1, [sp, #64]	; 0x40
   627f4:	bl	53f0 <munmap@plt>
   627f8:	ldr	r0, [sp, #8]
   627fc:	bl	65fb8 <fputs@plt+0x609a0>
   62800:	ldr	r2, [sp, #124]	; 0x7c
   62804:	ldr	r3, [r5]
   62808:	mov	r0, r4
   6280c:	cmp	r2, r3
   62810:	bne	6282c <fputs@plt+0x5d214>
   62814:	add	sp, sp, #128	; 0x80
   62818:	pop	{r4, r5, r6, r7, r8, lr}
   6281c:	add	sp, sp, #8
   62820:	bx	lr
   62824:	mov	r4, r0
   62828:	b	627f8 <fputs@plt+0x5d1e0>
   6282c:	bl	524c <__stack_chk_fail@plt>
   62830:	ldr	r0, [pc, #52]	; 6286c <fputs@plt+0x5d254>
   62834:	movw	r2, #567	; 0x237
   62838:	ldr	r1, [pc, #48]	; 62870 <fputs@plt+0x5d258>
   6283c:	ldr	r3, [pc, #48]	; 62874 <fputs@plt+0x5d25c>
   62840:	add	r0, pc, r0
   62844:	add	r1, pc, r1
   62848:	add	r3, pc, r3
   6284c:	bl	76bb0 <fputs@plt+0x71598>
   62850:	mov	r4, r0
   62854:	ldr	r0, [sp, #8]
   62858:	bl	65fb8 <fputs@plt+0x609a0>
   6285c:	mov	r0, r4
   62860:	bl	54f8 <_Unwind_Resume@plt>
   62864:	andeq	lr, r4, r8, lsr r4
   62868:	andeq	r0, r0, r0, asr #8
   6286c:	strdeq	r0, [r3], -ip
   62870:	andeq	pc, r2, r8, lsr sp	; <UNPREDICTABLE>
   62874:	andeq	pc, r2, r8, lsr #26
   62878:	cmp	r0, #0
   6287c:	push	{r3, lr}
   62880:	beq	62950 <fputs@plt+0x5d338>
   62884:	ldr	r3, [r0, #8]
   62888:	cmp	r3, #0
   6288c:	popeq	{r3, pc}
   62890:	ldr	r2, [r0, #12]
   62894:	mov	r1, #0
   62898:	str	r1, [r0, #8]
   6289c:	cmp	r2, r1
   628a0:	ldrne	r1, [r0, #16]
   628a4:	strne	r1, [r2, #16]
   628a8:	ldr	r2, [r0, #16]
   628ac:	cmp	r2, #0
   628b0:	beq	6291c <fputs@plt+0x5d304>
   628b4:	ldr	r1, [r0, #12]
   628b8:	str	r1, [r2, #12]
   628bc:	mov	r2, #0
   628c0:	str	r2, [r0, #16]
   628c4:	str	r2, [r0, #12]
   628c8:	ldr	r2, [r3, #48]	; 0x30
   628cc:	cmp	r2, #0
   628d0:	popne	{r3, pc}
   628d4:	ldrb	r2, [r3, #5]
   628d8:	cmp	r2, #0
   628dc:	popne	{r3, pc}
   628e0:	ldr	r1, [r0]
   628e4:	ldr	r2, [r1, #56]	; 0x38
   628e8:	cmp	r2, #0
   628ec:	str	r2, [r3, #40]	; 0x28
   628f0:	strne	r3, [r2, #44]	; 0x2c
   628f4:	mov	r2, #0
   628f8:	str	r2, [r3, #44]	; 0x2c
   628fc:	str	r3, [r1, #56]	; 0x38
   62900:	ldr	r2, [r0]
   62904:	ldr	r1, [r2, #60]	; 0x3c
   62908:	cmp	r1, #0
   6290c:	streq	r3, [r2, #60]	; 0x3c
   62910:	mov	r2, #1
   62914:	strb	r2, [r3, #6]
   62918:	pop	{r3, pc}
   6291c:	ldr	r2, [r3, #48]	; 0x30
   62920:	cmp	r0, r2
   62924:	ldreq	r2, [r0, #12]
   62928:	streq	r2, [r3, #48]	; 0x30
   6292c:	beq	628bc <fputs@plt+0x5d2a4>
   62930:	ldr	r0, [pc, #56]	; 62970 <fputs@plt+0x5d358>
   62934:	mov	r2, #210	; 0xd2
   62938:	ldr	r1, [pc, #52]	; 62974 <fputs@plt+0x5d35c>
   6293c:	ldr	r3, [pc, #52]	; 62978 <fputs@plt+0x5d360>
   62940:	add	r0, pc, r0
   62944:	add	r1, pc, r1
   62948:	add	r3, pc, r3
   6294c:	bl	76bb0 <fputs@plt+0x71598>
   62950:	ldr	r0, [pc, #36]	; 6297c <fputs@plt+0x5d364>
   62954:	mov	r2, #203	; 0xcb
   62958:	ldr	r1, [pc, #32]	; 62980 <fputs@plt+0x5d368>
   6295c:	ldr	r3, [pc, #32]	; 62984 <fputs@plt+0x5d36c>
   62960:	add	r0, pc, r0
   62964:	add	r1, pc, r1
   62968:	add	r3, pc, r3
   6296c:	bl	76bb0 <fputs@plt+0x71598>
   62970:	andeq	r0, r2, r0, lsr #23
   62974:	andeq	r0, r3, r4, lsr #5
   62978:	andeq	r0, r3, r4, asr #8
   6297c:	andeq	r4, r3, r8, asr #10
   62980:	andeq	r0, r3, r4, lsl #5
   62984:	andeq	r0, r3, r4, lsr #8
   62988:	cmp	r0, #0
   6298c:	push	{r3, r4, r5, lr}
   62990:	ldr	ip, [sp, #24]
   62994:	beq	62a3c <fputs@plt+0x5d424>
   62998:	cmp	r1, #0
   6299c:	blt	62a1c <fputs@plt+0x5d404>
   629a0:	cmp	ip, #0
   629a4:	beq	62a5c <fputs@plt+0x5d444>
   629a8:	ldr	r3, [r0, #28]
   629ac:	cmp	r3, #0
   629b0:	beq	62a14 <fputs@plt+0x5d3fc>
   629b4:	ldr	r3, [r3, #4]
   629b8:	cmp	r3, r1
   629bc:	beq	629c8 <fputs@plt+0x5d3b0>
   629c0:	mov	r0, #0
   629c4:	pop	{r3, r4, r5, pc}
   629c8:	ldr	r3, [r0, #8]
   629cc:	cmp	r3, r2
   629d0:	bne	629c0 <fputs@plt+0x5d3a8>
   629d4:	ldrd	r2, [r0, #16]
   629d8:	ldrd	r4, [sp, #16]
   629dc:	cmp	r3, r5
   629e0:	cmpeq	r2, r4
   629e4:	bhi	629c0 <fputs@plt+0x5d3a8>
   629e8:	ldr	r4, [r0, #24]
   629ec:	ldrd	r0, [sp, #16]
   629f0:	adds	r0, r0, ip
   629f4:	adc	r1, r1, #0
   629f8:	adds	r2, r2, r4
   629fc:	adc	r3, r3, #0
   62a00:	cmp	r1, r3
   62a04:	cmpeq	r0, r2
   62a08:	movhi	r0, #0
   62a0c:	movls	r0, #1
   62a10:	pop	{r3, r4, r5, pc}
   62a14:	mov	r0, r3
   62a18:	pop	{r3, r4, r5, pc}
   62a1c:	ldr	r0, [pc, #88]	; 62a7c <fputs@plt+0x5d464>
   62a20:	mov	r2, #165	; 0xa5
   62a24:	ldr	r1, [pc, #84]	; 62a80 <fputs@plt+0x5d468>
   62a28:	ldr	r3, [pc, #84]	; 62a84 <fputs@plt+0x5d46c>
   62a2c:	add	r0, pc, r0
   62a30:	add	r1, pc, r1
   62a34:	add	r3, pc, r3
   62a38:	bl	76bb0 <fputs@plt+0x71598>
   62a3c:	ldr	r0, [pc, #68]	; 62a88 <fputs@plt+0x5d470>
   62a40:	mov	r2, #164	; 0xa4
   62a44:	ldr	r1, [pc, #64]	; 62a8c <fputs@plt+0x5d474>
   62a48:	ldr	r3, [pc, #64]	; 62a90 <fputs@plt+0x5d478>
   62a4c:	add	r0, pc, r0
   62a50:	add	r1, pc, r1
   62a54:	add	r3, pc, r3
   62a58:	bl	76bb0 <fputs@plt+0x71598>
   62a5c:	ldr	r0, [pc, #48]	; 62a94 <fputs@plt+0x5d47c>
   62a60:	mov	r2, #166	; 0xa6
   62a64:	ldr	r1, [pc, #44]	; 62a98 <fputs@plt+0x5d480>
   62a68:	ldr	r3, [pc, #44]	; 62a9c <fputs@plt+0x5d484>
   62a6c:	add	r0, pc, r0
   62a70:	add	r1, pc, r1
   62a74:	add	r3, pc, r3
   62a78:	bl	76bb0 <fputs@plt+0x71598>
   62a7c:	andeq	ip, r2, r4, lsr #32
   62a80:			; <UNDEFINED> instruction: 0x000301b8
   62a84:	andeq	r0, r3, r8, lsr #6
   62a88:	ldrdeq	r0, [r3], -r4
   62a8c:	muleq	r3, r8, r1
   62a90:	andeq	r0, r3, r8, lsl #6
   62a94:	andeq	r0, r3, r8, lsl #7
   62a98:	andeq	r0, r3, r8, ror r1
   62a9c:	andeq	r0, r3, r8, ror #5
   62aa0:	push	{r4, lr}
   62aa4:	subs	r4, r0, #0
   62aa8:	beq	62c18 <fputs@plt+0x5d600>
   62aac:	ldr	r0, [r4, #12]
   62ab0:	cmp	r0, #0
   62ab4:	beq	62ac0 <fputs@plt+0x5d4a8>
   62ab8:	ldr	r1, [r4, #24]
   62abc:	bl	53f0 <munmap@plt>
   62ac0:	ldr	r2, [r4, #28]
   62ac4:	cmp	r2, #0
   62ac8:	beq	62afc <fputs@plt+0x5d4e4>
   62acc:	ldr	r3, [r4, #32]
   62ad0:	cmp	r3, #0
   62ad4:	ldrne	r1, [r4, #36]	; 0x24
   62ad8:	strne	r1, [r3, #36]	; 0x24
   62adc:	ldr	r3, [r4, #36]	; 0x24
   62ae0:	cmp	r3, #0
   62ae4:	beq	62bc4 <fputs@plt+0x5d5ac>
   62ae8:	ldr	r2, [r4, #32]
   62aec:	str	r2, [r3, #32]
   62af0:	mov	r3, #0
   62af4:	str	r3, [r4, #36]	; 0x24
   62af8:	str	r3, [r4, #32]
   62afc:	ldrb	r3, [r4, #6]
   62b00:	cmp	r3, #0
   62b04:	beq	62b50 <fputs@plt+0x5d538>
   62b08:	ldr	r2, [r4]
   62b0c:	ldr	r3, [r2, #60]	; 0x3c
   62b10:	cmp	r3, r4
   62b14:	ldreq	r3, [r4, #44]	; 0x2c
   62b18:	streq	r3, [r2, #60]	; 0x3c
   62b1c:	ldr	r3, [r4, #40]	; 0x28
   62b20:	ldreq	r2, [r4]
   62b24:	cmp	r3, #0
   62b28:	ldrne	r1, [r4, #44]	; 0x2c
   62b2c:	strne	r1, [r3, #44]	; 0x2c
   62b30:	ldr	r3, [r4, #44]	; 0x2c
   62b34:	cmp	r3, #0
   62b38:	beq	62b90 <fputs@plt+0x5d578>
   62b3c:	ldr	r2, [r4, #40]	; 0x28
   62b40:	str	r2, [r3, #40]	; 0x28
   62b44:	mov	r3, #0
   62b48:	str	r3, [r4, #44]	; 0x2c
   62b4c:	str	r3, [r4, #40]	; 0x28
   62b50:	ldr	r3, [r4, #48]	; 0x30
   62b54:	cmp	r3, #0
   62b58:	popeq	{r4, pc}
   62b5c:	ldr	r2, [r3, #8]
   62b60:	cmp	r4, r2
   62b64:	moveq	r1, #0
   62b68:	beq	62b7c <fputs@plt+0x5d564>
   62b6c:	b	62bf8 <fputs@plt+0x5d5e0>
   62b70:	ldr	r2, [r3, #8]
   62b74:	cmp	r4, r2
   62b78:	bne	62bf8 <fputs@plt+0x5d5e0>
   62b7c:	str	r1, [r3, #8]
   62b80:	ldr	r3, [r3, #12]
   62b84:	cmp	r3, #0
   62b88:	bne	62b70 <fputs@plt+0x5d558>
   62b8c:	pop	{r4, pc}
   62b90:	ldr	r3, [r2, #56]	; 0x38
   62b94:	cmp	r4, r3
   62b98:	ldreq	r3, [r4, #40]	; 0x28
   62b9c:	streq	r3, [r2, #56]	; 0x38
   62ba0:	beq	62b44 <fputs@plt+0x5d52c>
   62ba4:	ldr	r0, [pc, #140]	; 62c38 <fputs@plt+0x5d620>
   62ba8:	mov	r2, #131	; 0x83
   62bac:	ldr	r1, [pc, #136]	; 62c3c <fputs@plt+0x5d624>
   62bb0:	ldr	r3, [pc, #136]	; 62c40 <fputs@plt+0x5d628>
   62bb4:	add	r0, pc, r0
   62bb8:	add	r1, pc, r1
   62bbc:	add	r3, pc, r3
   62bc0:	bl	76bb0 <fputs@plt+0x71598>
   62bc4:	ldr	r3, [r2, #12]
   62bc8:	cmp	r4, r3
   62bcc:	ldreq	r3, [r4, #32]
   62bd0:	streq	r3, [r2, #12]
   62bd4:	beq	62af0 <fputs@plt+0x5d4d8>
   62bd8:	ldr	r0, [pc, #100]	; 62c44 <fputs@plt+0x5d62c>
   62bdc:	mov	r2, #125	; 0x7d
   62be0:	ldr	r1, [pc, #96]	; 62c48 <fputs@plt+0x5d630>
   62be4:	ldr	r3, [pc, #96]	; 62c4c <fputs@plt+0x5d634>
   62be8:	add	r0, pc, r0
   62bec:	add	r1, pc, r1
   62bf0:	add	r3, pc, r3
   62bf4:	bl	76bb0 <fputs@plt+0x71598>
   62bf8:	ldr	r0, [pc, #80]	; 62c50 <fputs@plt+0x5d638>
   62bfc:	mov	r2, #135	; 0x87
   62c00:	ldr	r1, [pc, #76]	; 62c54 <fputs@plt+0x5d63c>
   62c04:	ldr	r3, [pc, #76]	; 62c58 <fputs@plt+0x5d640>
   62c08:	add	r0, pc, r0
   62c0c:	add	r1, pc, r1
   62c10:	add	r3, pc, r3
   62c14:	bl	76bb0 <fputs@plt+0x71598>
   62c18:	ldr	r0, [pc, #60]	; 62c5c <fputs@plt+0x5d644>
   62c1c:	mov	r2, #119	; 0x77
   62c20:	ldr	r1, [pc, #56]	; 62c60 <fputs@plt+0x5d648>
   62c24:	ldr	r3, [pc, #56]	; 62c64 <fputs@plt+0x5d64c>
   62c28:	add	r0, pc, r0
   62c2c:	add	r1, pc, r1
   62c30:	add	r3, pc, r3
   62c34:	bl	76bb0 <fputs@plt+0x71598>
   62c38:	andeq	r0, r2, ip, lsr #18
   62c3c:	andeq	r0, r3, r0, lsr r0
   62c40:	andeq	pc, r2, ip, asr pc	; <UNPREDICTABLE>
   62c44:	strdeq	r0, [r2], -r8
   62c48:	strdeq	pc, [r2], -ip
   62c4c:	andeq	pc, r2, r8, lsr #30
   62c50:	strdeq	pc, [r2], -ip
   62c54:	ldrdeq	pc, [r2], -ip
   62c58:	andeq	pc, r2, r8, lsl #30
   62c5c:	strdeq	r0, [r3], -r8
   62c60:			; <UNDEFINED> instruction: 0x0002ffbc
   62c64:	andeq	pc, r2, r8, ror #29
   62c68:	ldr	r3, [pc, #624]	; 62ee0 <fputs@plt+0x5d8c8>
   62c6c:	ldr	r2, [pc, #624]	; 62ee4 <fputs@plt+0x5d8cc>
   62c70:	add	r3, pc, r3
   62c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62c78:	subs	r7, r0, #0
   62c7c:	ldr	r6, [r3, r2]
   62c80:	sub	sp, sp, #44	; 0x2c
   62c84:	ldr	r3, [r6]
   62c88:	str	r3, [sp, #36]	; 0x24
   62c8c:	beq	62cd8 <fputs@plt+0x5d6c0>
   62c90:	mov	r4, #0
   62c94:	add	r5, sp, #24
   62c98:	add	r8, sp, #28
   62c9c:	mov	fp, r4
   62ca0:	mvn	sl, #1
   62ca4:	mov	r9, #1
   62ca8:	mov	r0, r5
   62cac:	bl	7eaf0 <fputs@plt+0x794d8>
   62cb0:	subs	r3, r0, #0
   62cb4:	bne	62db4 <fputs@plt+0x5d79c>
   62cb8:	cmp	r4, #0
   62cbc:	bne	62cfc <fputs@plt+0x5d6e4>
   62cc0:	ldr	r2, [sp, #36]	; 0x24
   62cc4:	ldr	r3, [r6]
   62cc8:	cmp	r2, r3
   62ccc:	bne	62cf8 <fputs@plt+0x5d6e0>
   62cd0:	add	sp, sp, #44	; 0x2c
   62cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62cd8:	ldr	r0, [pc, #520]	; 62ee8 <fputs@plt+0x5d8d0>
   62cdc:	movw	r2, #617	; 0x269
   62ce0:	ldr	r1, [pc, #516]	; 62eec <fputs@plt+0x5d8d4>
   62ce4:	ldr	r3, [pc, #516]	; 62ef0 <fputs@plt+0x5d8d8>
   62ce8:	add	r0, pc, r0
   62cec:	add	r1, pc, r1
   62cf0:	add	r3, pc, r3
   62cf4:	bl	76bb0 <fputs@plt+0x71598>
   62cf8:	bl	524c <__stack_chk_fail@plt>
   62cfc:	add	sl, sp, #28
   62d00:	mov	r2, r3
   62d04:	ldr	r0, [r7, #16]
   62d08:	mvn	ip, #1
   62d0c:	mov	r1, sl
   62d10:	str	r3, [sp, #32]
   62d14:	str	ip, [sp, #28]
   62d18:	bl	72778 <fputs@plt+0x6d160>
   62d1c:	cmp	r0, #0
   62d20:	beq	62cc0 <fputs@plt+0x5d6a8>
   62d24:	mov	r4, #0
   62d28:	mov	r5, #0
   62d2c:	mvn	fp, #0
   62d30:	mov	r9, #1
   62d34:	ldrb	r3, [r0, #8]
   62d38:	cmp	r3, #0
   62d3c:	beq	62d98 <fputs@plt+0x5d780>
   62d40:	ldr	r8, [r0, #12]
   62d44:	cmp	r8, #0
   62d48:	bne	62d5c <fputs@plt+0x5d744>
   62d4c:	b	62d98 <fputs@plt+0x5d780>
   62d50:	ldr	r8, [r8, #32]
   62d54:	cmp	r8, #0
   62d58:	beq	62d98 <fputs@plt+0x5d780>
   62d5c:	ldrb	r3, [r8, #4]
   62d60:	cmp	r3, #0
   62d64:	bne	62d50 <fputs@plt+0x5d738>
   62d68:	ldr	r0, [r8, #12]
   62d6c:	mov	r3, #50	; 0x32
   62d70:	ldr	r1, [r8, #24]
   62d74:	ldr	r2, [r8, #8]
   62d78:	str	fp, [sp]
   62d7c:	strd	r4, [sp, #8]
   62d80:	bl	5228 <mmap64@plt>
   62d84:	ldr	r3, [r8, #12]
   62d88:	cmp	r3, r0
   62d8c:	bne	62e8c <fputs@plt+0x5d874>
   62d90:	strb	r9, [r8, #4]
   62d94:	b	62d50 <fputs@plt+0x5d738>
   62d98:	ldr	r0, [r7, #16]
   62d9c:	mov	r1, sl
   62da0:	mov	r2, #0
   62da4:	bl	72778 <fputs@plt+0x6d160>
   62da8:	cmp	r0, #0
   62dac:	bne	62d34 <fputs@plt+0x5d71c>
   62db0:	b	62cc0 <fputs@plt+0x5d6a8>
   62db4:	blt	62e44 <fputs@plt+0x5d82c>
   62db8:	ldr	r0, [r7, #16]
   62dbc:	mov	r1, r8
   62dc0:	mov	r2, #0
   62dc4:	str	sl, [sp, #28]
   62dc8:	str	fp, [sp, #32]
   62dcc:	bl	72778 <fputs@plt+0x6d160>
   62dd0:	cmp	r0, #0
   62dd4:	beq	62e28 <fputs@plt+0x5d810>
   62dd8:	ldr	r3, [r0, #12]
   62ddc:	cmp	r3, #0
   62de0:	beq	62e10 <fputs@plt+0x5d7f8>
   62de4:	ldr	r1, [sp, #24]
   62de8:	ldr	r2, [r3, #12]
   62dec:	cmp	r1, r2
   62df0:	bcc	62e04 <fputs@plt+0x5d7ec>
   62df4:	ldr	ip, [r3, #24]
   62df8:	add	r2, r2, ip
   62dfc:	cmp	r1, r2
   62e00:	bcc	62e38 <fputs@plt+0x5d820>
   62e04:	ldr	r3, [r3, #32]
   62e08:	cmp	r3, #0
   62e0c:	bne	62de8 <fputs@plt+0x5d7d0>
   62e10:	ldr	r0, [r7, #16]
   62e14:	mov	r1, r8
   62e18:	mov	r2, #0
   62e1c:	bl	72778 <fputs@plt+0x6d160>
   62e20:	cmp	r0, #0
   62e24:	bne	62dd8 <fputs@plt+0x5d7c0>
   62e28:	bl	77b7c <fputs@plt+0x72564>
   62e2c:	cmp	r0, #2
   62e30:	bgt	62eac <fputs@plt+0x5d894>
   62e34:	bl	4b08 <abort@plt>
   62e38:	strb	r9, [r0, #8]
   62e3c:	mov	r4, #1
   62e40:	b	62ca8 <fputs@plt+0x5d690>
   62e44:	str	r3, [sp, #20]
   62e48:	bl	77b7c <fputs@plt+0x72564>
   62e4c:	ldr	r3, [sp, #20]
   62e50:	cmp	r0, #2
   62e54:	ble	62e34 <fputs@plt+0x5d81c>
   62e58:	ldr	lr, [pc, #148]	; 62ef4 <fputs@plt+0x5d8dc>
   62e5c:	mov	r1, r3
   62e60:	ldr	ip, [pc, #144]	; 62ef8 <fputs@plt+0x5d8e0>
   62e64:	movw	r3, #629	; 0x275
   62e68:	ldr	r2, [pc, #140]	; 62efc <fputs@plt+0x5d8e4>
   62e6c:	add	lr, pc, lr
   62e70:	add	ip, pc, ip
   62e74:	str	lr, [sp]
   62e78:	add	r2, pc, r2
   62e7c:	str	ip, [sp, #4]
   62e80:	mov	r0, #3
   62e84:	bl	76de4 <fputs@plt+0x717cc>
   62e88:	b	62e34 <fputs@plt+0x5d81c>
   62e8c:	ldr	r0, [pc, #108]	; 62f00 <fputs@plt+0x5d8e8>
   62e90:	mov	r2, #151	; 0x97
   62e94:	ldr	r1, [pc, #104]	; 62f04 <fputs@plt+0x5d8ec>
   62e98:	ldr	r3, [pc, #104]	; 62f08 <fputs@plt+0x5d8f0>
   62e9c:	add	r0, pc, r0
   62ea0:	add	r1, pc, r1
   62ea4:	add	r3, pc, r3
   62ea8:	bl	76bb0 <fputs@plt+0x71598>
   62eac:	ldr	lr, [pc, #88]	; 62f0c <fputs@plt+0x5d8f4>
   62eb0:	mov	r1, #0
   62eb4:	ldr	ip, [pc, #84]	; 62f10 <fputs@plt+0x5d8f8>
   62eb8:	movw	r3, #651	; 0x28b
   62ebc:	ldr	r2, [pc, #80]	; 62f14 <fputs@plt+0x5d8fc>
   62ec0:	add	lr, pc, lr
   62ec4:	add	ip, pc, ip
   62ec8:	str	lr, [sp]
   62ecc:	add	r2, pc, r2
   62ed0:	str	ip, [sp, #4]
   62ed4:	mov	r0, #3
   62ed8:	bl	76de4 <fputs@plt+0x717cc>
   62edc:	b	62e34 <fputs@plt+0x5d81c>
   62ee0:	andeq	sp, r4, r8, lsl #30
   62ee4:	andeq	r0, r0, r0, asr #8
   62ee8:	andeq	pc, r1, r8, lsr #2
   62eec:	strdeq	pc, [r2], -ip
   62ef0:	andeq	pc, r2, r0, lsr #29
   62ef4:	ldrdeq	pc, [r2], -r4
   62ef8:	andeq	pc, r2, r4, lsr #27
   62efc:	andeq	pc, r2, r0, ror sp	; <UNPREDICTABLE>
   62f00:			; <UNDEFINED> instruction: 0x0002fdb4
   62f04:	andeq	pc, r2, r8, asr #26
   62f08:	andeq	pc, r2, r0, lsr sp	; <UNPREDICTABLE>
   62f0c:	andeq	pc, r2, r0, lsl #29
   62f10:	andeq	pc, r2, ip, ror #26
   62f14:	andeq	pc, r2, ip, lsl sp	; <UNPREDICTABLE>
   62f18:	push	{r4, r5, r6, lr}
   62f1c:	subs	r6, r0, #0
   62f20:	mov	r5, r1
   62f24:	beq	62f68 <fputs@plt+0x5d950>
   62f28:	add	r4, r6, r1, lsl #2
   62f2c:	ldr	r0, [r4, #20]
   62f30:	cmp	r0, #0
   62f34:	popne	{r4, r5, r6, pc}
   62f38:	mov	r0, #1
   62f3c:	mov	r1, #20
   62f40:	bl	4d18 <calloc@plt>
   62f44:	cmp	r0, #0
   62f48:	popeq	{r4, r5, r6, pc}
   62f4c:	str	r6, [r0]
   62f50:	str	r5, [r0, #4]
   62f54:	ldr	r3, [r4, #20]
   62f58:	cmp	r3, #0
   62f5c:	bne	62f88 <fputs@plt+0x5d970>
   62f60:	str	r0, [r4, #20]
   62f64:	pop	{r4, r5, r6, pc}
   62f68:	ldr	r0, [pc, #56]	; 62fa8 <fputs@plt+0x5d990>
   62f6c:	mov	r2, #253	; 0xfd
   62f70:	ldr	r1, [pc, #52]	; 62fac <fputs@plt+0x5d994>
   62f74:	ldr	r3, [pc, #52]	; 62fb0 <fputs@plt+0x5d998>
   62f78:	add	r0, pc, r0
   62f7c:	add	r1, pc, r1
   62f80:	add	r3, pc, r3
   62f84:	bl	76bb0 <fputs@plt+0x71598>
   62f88:	ldr	r0, [pc, #36]	; 62fb4 <fputs@plt+0x5d99c>
   62f8c:	movw	r2, #266	; 0x10a
   62f90:	ldr	r1, [pc, #32]	; 62fb8 <fputs@plt+0x5d9a0>
   62f94:	ldr	r3, [pc, #32]	; 62fbc <fputs@plt+0x5d9a4>
   62f98:	add	r0, pc, r0
   62f9c:	add	r1, pc, r1
   62fa0:	add	r3, pc, r3
   62fa4:	bl	76bb0 <fputs@plt+0x71598>
   62fa8:	muleq	r1, r8, lr
   62fac:	andeq	pc, r2, ip, ror #24
   62fb0:			; <UNDEFINED> instruction: 0x0002fbb8
   62fb4:	andeq	pc, r2, r0, lsl sp	; <UNPREDICTABLE>
   62fb8:	andeq	pc, r2, ip, asr #24
   62fbc:	muleq	r2, r8, fp
   62fc0:	push	{r4, lr}
   62fc4:	subs	r4, r0, #0
   62fc8:	beq	62fec <fputs@plt+0x5d9d4>
   62fcc:	bl	62aa0 <fputs@plt+0x5d488>
   62fd0:	ldr	r3, [r4]
   62fd4:	mov	r0, r4
   62fd8:	ldr	r2, [r3, #4]
   62fdc:	sub	r2, r2, #1
   62fe0:	str	r2, [r3, #4]
   62fe4:	pop	{r4, lr}
   62fe8:	b	4e5c <free@plt>
   62fec:	ldr	r0, [pc, #24]	; 6300c <fputs@plt+0x5d9f4>
   62ff0:	mov	r2, #156	; 0x9c
   62ff4:	ldr	r1, [pc, #20]	; 63010 <fputs@plt+0x5d9f8>
   62ff8:	ldr	r3, [pc, #20]	; 63014 <fputs@plt+0x5d9fc>
   62ffc:	add	r0, pc, r0
   63000:	add	r1, pc, r1
   63004:	add	r3, pc, r3
   63008:	bl	76bb0 <fputs@plt+0x71598>
   6300c:	andeq	r0, r3, r4, lsr #16
   63010:	andeq	pc, r2, r8, ror #23
   63014:	andeq	pc, r2, r4, asr #23
   63018:	push	{r4, lr}
   6301c:	subs	r4, r0, #0
   63020:	bne	6302c <fputs@plt+0x5da14>
   63024:	b	63068 <fputs@plt+0x5da50>
   63028:	bl	62fc0 <fputs@plt+0x5d9a8>
   6302c:	ldr	r0, [r4, #12]
   63030:	cmp	r0, #0
   63034:	bne	63028 <fputs@plt+0x5da10>
   63038:	ldr	r3, [r4]
   6303c:	cmp	r3, #0
   63040:	beq	6305c <fputs@plt+0x5da44>
   63044:	ldr	r1, [r4, #4]
   63048:	ldr	r0, [r3, #16]
   6304c:	add	r1, r1, #1
   63050:	bl	72cf8 <fputs@plt+0x6d6e0>
   63054:	cmp	r0, #0
   63058:	beq	63088 <fputs@plt+0x5da70>
   6305c:	mov	r0, r4
   63060:	pop	{r4, lr}
   63064:	b	4e5c <free@plt>
   63068:	ldr	r0, [pc, #56]	; 630a8 <fputs@plt+0x5da90>
   6306c:	movw	r2, #286	; 0x11e
   63070:	ldr	r1, [pc, #52]	; 630ac <fputs@plt+0x5da94>
   63074:	ldr	r3, [pc, #52]	; 630b0 <fputs@plt+0x5da98>
   63078:	add	r0, pc, r0
   6307c:	add	r1, pc, r1
   63080:	add	r3, pc, r3
   63084:	bl	76bb0 <fputs@plt+0x71598>
   63088:	ldr	r0, [pc, #36]	; 630b4 <fputs@plt+0x5da9c>
   6308c:	mov	r2, #292	; 0x124
   63090:	ldr	r1, [pc, #32]	; 630b8 <fputs@plt+0x5daa0>
   63094:	ldr	r3, [pc, #32]	; 630bc <fputs@plt+0x5daa4>
   63098:	add	r0, pc, r0
   6309c:	add	r1, pc, r1
   630a0:	add	r3, pc, r3
   630a4:	bl	76bb0 <fputs@plt+0x71598>
   630a8:	andeq	sp, r1, r0, ror #17
   630ac:	andeq	pc, r2, ip, ror #22
   630b0:	strdeq	pc, [r2], -r4
   630b4:	andeq	pc, r2, r4, lsr #24
   630b8:	andeq	pc, r2, ip, asr #22
   630bc:	ldrdeq	pc, [r2], -r4
   630c0:	push	{r3, lr}
   630c4:	mov	r1, #64	; 0x40
   630c8:	mov	r0, #1
   630cc:	bl	4d18 <calloc@plt>
   630d0:	cmp	r0, #0
   630d4:	movne	r3, #1
   630d8:	strne	r3, [r0]
   630dc:	pop	{r3, pc}
   630e0:	push	{r3, lr}
   630e4:	subs	r3, r0, #0
   630e8:	beq	63104 <fputs@plt+0x5daec>
   630ec:	ldr	r2, [r3]
   630f0:	cmp	r2, #0
   630f4:	ble	63124 <fputs@plt+0x5db0c>
   630f8:	add	r2, r2, #1
   630fc:	str	r2, [r3]
   63100:	pop	{r3, pc}
   63104:	ldr	r0, [pc, #56]	; 63144 <fputs@plt+0x5db2c>
   63108:	mov	r2, #109	; 0x6d
   6310c:	ldr	r1, [pc, #52]	; 63148 <fputs@plt+0x5db30>
   63110:	ldr	r3, [pc, #52]	; 6314c <fputs@plt+0x5db34>
   63114:	add	r0, pc, r0
   63118:	add	r1, pc, r1
   6311c:	add	r3, pc, r3
   63120:	bl	76bb0 <fputs@plt+0x71598>
   63124:	ldr	r0, [pc, #36]	; 63150 <fputs@plt+0x5db38>
   63128:	mov	r2, #110	; 0x6e
   6312c:	ldr	r1, [pc, #32]	; 63154 <fputs@plt+0x5db3c>
   63130:	ldr	r3, [pc, #32]	; 63158 <fputs@plt+0x5db40>
   63134:	add	r0, pc, r0
   63138:	add	r1, pc, r1
   6313c:	add	r3, pc, r3
   63140:	bl	76bb0 <fputs@plt+0x71598>
   63144:	strdeq	lr, [r1], -ip
   63148:	ldrdeq	pc, [r2], -r0
   6314c:	andeq	pc, r2, r8, lsl #25
   63150:	andeq	r8, r2, r0, ror r6
   63154:			; <UNDEFINED> instruction: 0x0002fab0
   63158:	andeq	pc, r2, r8, ror #24
   6315c:	push	{r4, r5, r6, r7, r8, lr}
   63160:	subs	r5, r0, #0
   63164:	beq	63270 <fputs@plt+0x5dc58>
   63168:	ldr	r8, [r5]
   6316c:	cmp	r8, #0
   63170:	ble	63250 <fputs@plt+0x5dc38>
   63174:	sub	r8, r8, #1
   63178:	str	r8, [r5]
   6317c:	cmp	r8, #0
   63180:	beq	6318c <fputs@plt+0x5db74>
   63184:	mov	r0, #0
   63188:	pop	{r4, r5, r6, r7, r8, pc}
   6318c:	mov	r6, r5
   63190:	mov	r7, #9
   63194:	ldr	r4, [r6, #20]
   63198:	cmp	r4, #0
   6319c:	beq	631d4 <fputs@plt+0x5dbbc>
   631a0:	mov	r0, r4
   631a4:	bl	62878 <fputs@plt+0x5d260>
   631a8:	ldr	r3, [r4]
   631ac:	cmp	r3, #0
   631b0:	beq	631cc <fputs@plt+0x5dbb4>
   631b4:	ldr	r2, [r4, #4]
   631b8:	add	r3, r3, r2, lsl #2
   631bc:	ldr	r2, [r3, #20]
   631c0:	cmp	r4, r2
   631c4:	bne	63230 <fputs@plt+0x5dc18>
   631c8:	str	r8, [r3, #20]
   631cc:	mov	r0, r4
   631d0:	bl	4e5c <free@plt>
   631d4:	subs	r7, r7, #1
   631d8:	add	r6, r6, #4
   631dc:	bne	63194 <fputs@plt+0x5db7c>
   631e0:	b	631e8 <fputs@plt+0x5dbd0>
   631e4:	bl	63018 <fputs@plt+0x5da00>
   631e8:	ldr	r4, [r5, #16]
   631ec:	mov	r0, r4
   631f0:	bl	72e2c <fputs@plt+0x6d814>
   631f4:	cmp	r0, #0
   631f8:	bne	631e4 <fputs@plt+0x5dbcc>
   631fc:	mov	r0, r4
   63200:	bl	728a0 <fputs@plt+0x6d288>
   63204:	ldr	r0, [r5, #56]	; 0x38
   63208:	cmp	r0, #0
   6320c:	beq	63220 <fputs@plt+0x5dc08>
   63210:	bl	62fc0 <fputs@plt+0x5d9a8>
   63214:	ldr	r0, [r5, #56]	; 0x38
   63218:	cmp	r0, #0
   6321c:	bne	63210 <fputs@plt+0x5dbf8>
   63220:	mov	r0, r5
   63224:	bl	4e5c <free@plt>
   63228:	mov	r0, #0
   6322c:	pop	{r4, r5, r6, r7, r8, pc}
   63230:	ldr	r0, [pc, #88]	; 63290 <fputs@plt+0x5dc78>
   63234:	movw	r2, #278	; 0x116
   63238:	ldr	r1, [pc, #84]	; 63294 <fputs@plt+0x5dc7c>
   6323c:	ldr	r3, [pc, #84]	; 63298 <fputs@plt+0x5dc80>
   63240:	add	r0, pc, r0
   63244:	add	r1, pc, r1
   63248:	add	r3, pc, r3
   6324c:	bl	76bb0 <fputs@plt+0x71598>
   63250:	ldr	r0, [pc, #68]	; 6329c <fputs@plt+0x5dc84>
   63254:	movw	r2, #351	; 0x15f
   63258:	ldr	r1, [pc, #64]	; 632a0 <fputs@plt+0x5dc88>
   6325c:	ldr	r3, [pc, #64]	; 632a4 <fputs@plt+0x5dc8c>
   63260:	add	r0, pc, r0
   63264:	add	r1, pc, r1
   63268:	add	r3, pc, r3
   6326c:	bl	76bb0 <fputs@plt+0x71598>
   63270:	ldr	r0, [pc, #48]	; 632a8 <fputs@plt+0x5dc90>
   63274:	movw	r2, #350	; 0x15e
   63278:	ldr	r1, [pc, #44]	; 632ac <fputs@plt+0x5dc94>
   6327c:	ldr	r3, [pc, #44]	; 632b0 <fputs@plt+0x5dc98>
   63280:	add	r0, pc, r0
   63284:	add	r1, pc, r1
   63288:	add	r3, pc, r3
   6328c:	bl	76bb0 <fputs@plt+0x71598>
   63290:			; <UNDEFINED> instruction: 0x0002fab4
   63294:	andeq	pc, r2, r4, lsr #19
   63298:	andeq	pc, r2, r0, ror #17
   6329c:	andeq	r8, r2, r4, asr #10
   632a0:	andeq	pc, r2, r4, lsl #19
   632a4:	muleq	r2, ip, r8
   632a8:	muleq	r1, r0, fp
   632ac:	andeq	pc, r2, r4, ror #18
   632b0:	andeq	pc, r2, ip, ror r8	; <UNPREDICTABLE>
   632b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   632b8:	sub	sp, sp, #60	; 0x3c
   632bc:	subs	r7, r0, #0
   632c0:	mov	r9, r3
   632c4:	ldrb	r4, [sp, #96]	; 0x60
   632c8:	mov	r6, r1
   632cc:	mov	r8, r2
   632d0:	ldr	r5, [sp, #112]	; 0x70
   632d4:	str	r4, [sp, #48]	; 0x30
   632d8:	beq	638a0 <fputs@plt+0x5e288>
   632dc:	ldr	r3, [r7]
   632e0:	cmp	r3, #0
   632e4:	ble	63900 <fputs@plt+0x5e2e8>
   632e8:	cmp	r1, #0
   632ec:	blt	638e0 <fputs@plt+0x5e2c8>
   632f0:	cmp	r5, #0
   632f4:	beq	638c0 <fputs@plt+0x5e2a8>
   632f8:	ldr	sl, [sp, #120]	; 0x78
   632fc:	cmp	sl, #0
   63300:	beq	63940 <fputs@plt+0x5e328>
   63304:	cmp	r9, #8
   63308:	bhi	63920 <fputs@plt+0x5e308>
   6330c:	add	r3, r7, r9, lsl #2
   63310:	ldr	r4, [r3, #20]
   63314:	cmp	r4, #0
   63318:	beq	633c4 <fputs@plt+0x5ddac>
   6331c:	ldr	r3, [r4, #4]
   63320:	cmp	r9, r3
   63324:	bne	63880 <fputs@plt+0x5e268>
   63328:	ldr	ip, [r4, #8]
   6332c:	cmp	ip, #0
   63330:	beq	633c4 <fputs@plt+0x5ddac>
   63334:	ldrd	sl, [sp, #104]	; 0x68
   63338:	mov	r0, ip
   6333c:	str	r5, [sp, #8]
   63340:	str	ip, [sp, #36]	; 0x24
   63344:	strd	sl, [sp]
   63348:	bl	62988 <fputs@plt+0x5d370>
   6334c:	ldr	ip, [sp, #36]	; 0x24
   63350:	cmp	r0, #0
   63354:	beq	633b0 <fputs@plt+0x5dd98>
   63358:	ldr	r3, [ip, #28]
   6335c:	ldrb	r3, [r3, #8]
   63360:	cmp	r3, #0
   63364:	bne	636ac <fputs@plt+0x5e094>
   63368:	ldrb	r3, [ip, #5]
   6336c:	mov	r0, #1
   63370:	ldr	fp, [sp, #48]	; 0x30
   63374:	orr	sl, fp, r3
   63378:	strb	sl, [ip, #5]
   6337c:	ldr	r3, [r4, #8]
   63380:	ldr	ip, [sp, #104]	; 0x68
   63384:	ldr	r4, [sp, #120]	; 0x78
   63388:	ldr	r1, [r3, #16]
   6338c:	ldr	r2, [r3, #12]
   63390:	rsb	r3, r1, ip
   63394:	add	r3, r2, r3
   63398:	str	r3, [r4]
   6339c:	ldr	r3, [r7, #8]
   633a0:	add	r3, r3, #1
   633a4:	str	r3, [r7, #8]
   633a8:	add	sp, sp, #60	; 0x3c
   633ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   633b0:	mov	r0, r4
   633b4:	bl	62878 <fputs@plt+0x5d260>
   633b8:	ldr	r3, [r7]
   633bc:	cmp	r3, #0
   633c0:	ble	63980 <fputs@plt+0x5e368>
   633c4:	add	sl, r6, #1
   633c8:	ldr	r0, [r7, #16]
   633cc:	str	sl, [sp, #52]	; 0x34
   633d0:	mov	r1, sl
   633d4:	bl	72bc0 <fputs@plt+0x6d5a8>
   633d8:	cmp	r0, #0
   633dc:	beq	63514 <fputs@plt+0x5defc>
   633e0:	ldr	r3, [r0, #4]
   633e4:	cmp	r6, r3
   633e8:	bne	639a0 <fputs@plt+0x5e388>
   633ec:	ldrb	r3, [r0, #8]
   633f0:	cmp	r3, #0
   633f4:	bne	636ac <fputs@plt+0x5e094>
   633f8:	ldr	r4, [r0, #12]
   633fc:	cmp	r4, #0
   63400:	beq	63514 <fputs@plt+0x5defc>
   63404:	ldrd	sl, [sp, #104]	; 0x68
   63408:	b	63418 <fputs@plt+0x5de00>
   6340c:	ldr	r4, [r4, #32]
   63410:	cmp	r4, #0
   63414:	beq	63514 <fputs@plt+0x5defc>
   63418:	strd	sl, [sp]
   6341c:	mov	r0, r4
   63420:	str	r5, [sp, #8]
   63424:	mov	r1, r6
   63428:	mov	r2, r8
   6342c:	bl	62988 <fputs@plt+0x5d370>
   63430:	cmp	r0, #0
   63434:	beq	6340c <fputs@plt+0x5ddf4>
   63438:	mov	r1, r9
   6343c:	mov	r0, r7
   63440:	bl	62f18 <fputs@plt+0x5d900>
   63444:	subs	r5, r0, #0
   63448:	mvneq	r0, #11
   6344c:	beq	6339c <fputs@plt+0x5dd84>
   63450:	ldr	r3, [r5, #8]
   63454:	cmp	r3, r4
   63458:	beq	634d8 <fputs@plt+0x5dec0>
   6345c:	bl	62878 <fputs@plt+0x5d260>
   63460:	ldrb	r3, [r4, #6]
   63464:	cmp	r3, #0
   63468:	beq	634b8 <fputs@plt+0x5dea0>
   6346c:	ldr	r3, [r4, #40]	; 0x28
   63470:	ldr	r1, [r5]
   63474:	cmp	r3, #0
   63478:	ldrne	r2, [r4, #44]	; 0x2c
   6347c:	strne	r2, [r3, #44]	; 0x2c
   63480:	ldr	r3, [r4, #44]	; 0x2c
   63484:	cmp	r3, #0
   63488:	beq	637b4 <fputs@plt+0x5e19c>
   6348c:	ldr	r2, [r4, #40]	; 0x28
   63490:	str	r2, [r3, #40]	; 0x28
   63494:	mov	r3, #0
   63498:	str	r3, [r4, #44]	; 0x2c
   6349c:	str	r3, [r4, #40]	; 0x28
   634a0:	ldr	r2, [r5]
   634a4:	ldr	r1, [r2, #60]	; 0x3c
   634a8:	cmp	r1, r4
   634ac:	streq	r3, [r2, #60]	; 0x3c
   634b0:	mov	r3, #0
   634b4:	strb	r3, [r4, #6]
   634b8:	str	r4, [r5, #8]
   634bc:	ldr	r3, [r4, #48]	; 0x30
   634c0:	cmp	r3, #0
   634c4:	str	r3, [r5, #12]
   634c8:	strne	r5, [r3, #16]
   634cc:	mov	r3, #0
   634d0:	str	r3, [r5, #16]
   634d4:	str	r5, [r4, #48]	; 0x30
   634d8:	ldrb	r2, [r4, #5]
   634dc:	mov	r0, #1
   634e0:	ldr	fp, [sp, #48]	; 0x30
   634e4:	ldr	r3, [r4, #16]
   634e8:	cmn	r2, fp
   634ec:	ldr	r1, [r4, #12]
   634f0:	ldr	ip, [sp, #104]	; 0x68
   634f4:	moveq	r2, #0
   634f8:	movne	r2, #1
   634fc:	strb	r2, [r4, #5]
   63500:	ldr	r4, [sp, #120]	; 0x78
   63504:	rsb	r3, r3, ip
   63508:	add	r3, r1, r3
   6350c:	str	r3, [r4]
   63510:	b	6339c <fputs@plt+0x5dd84>
   63514:	ldr	r2, [r7]
   63518:	ldr	r3, [r7, #12]
   6351c:	cmp	r2, #0
   63520:	add	r3, r3, #1
   63524:	str	r3, [r7, #12]
   63528:	ble	63960 <fputs@plt+0x5e348>
   6352c:	bl	65b0c <fputs@plt+0x604f4>
   63530:	ldrd	r2, [sp, #104]	; 0x68
   63534:	mov	fp, #0
   63538:	adds	r2, r2, r5
   6353c:	adc	r3, r3, #0
   63540:	mov	sl, r0
   63544:	rsbs	r4, sl, #0
   63548:	rsc	r5, fp, #0
   6354c:	ldrd	sl, [sp, #104]	; 0x68
   63550:	sub	r1, r0, #1
   63554:	rsb	ip, r0, #0
   63558:	and	sl, sl, r4
   6355c:	and	fp, fp, r5
   63560:	subs	r2, r2, sl
   63564:	sbc	r3, r3, fp
   63568:	mov	r5, #0
   6356c:	add	r2, r1, r2
   63570:	and	r2, r2, ip
   63574:	cmp	r2, #8388608	; 0x800000
   63578:	mov	r4, r2
   6357c:	strd	r4, [sp, #16]
   63580:	bcc	63634 <fputs@plt+0x5e01c>
   63584:	ldr	r5, [sp, #116]	; 0x74
   63588:	cmp	r5, #0
   6358c:	beq	635e8 <fputs@plt+0x5dfd0>
   63590:	ldr	r1, [r5, #48]	; 0x30
   63594:	ldr	r2, [r5, #52]	; 0x34
   63598:	str	r1, [sp, #24]
   6359c:	str	r2, [sp, #28]
   635a0:	ldrd	r4, [sp, #24]
   635a4:	str	r1, [sp, #32]
   635a8:	cmp	r5, fp
   635ac:	cmpeq	r4, sl
   635b0:	bls	6380c <fputs@plt+0x5e1f4>
   635b4:	ldrd	r2, [sp, #16]
   635b8:	adds	r2, r2, sl
   635bc:	adc	r3, r3, fp
   635c0:	cmp	r5, r3
   635c4:	cmpeq	r4, r2
   635c8:	bcs	635e8 <fputs@plt+0x5dfd0>
   635cc:	sub	r1, r1, #1
   635d0:	mov	r5, #0
   635d4:	add	r0, r1, r0
   635d8:	rsb	r0, sl, r0
   635dc:	and	ip, r0, ip
   635e0:	mov	r4, ip
   635e4:	strd	r4, [sp, #16]
   635e8:	ldr	r4, [sp, #16]
   635ec:	str	r6, [sp]
   635f0:	mov	r0, #0
   635f4:	strd	sl, [sp, #8]
   635f8:	mov	r1, r4
   635fc:	mov	r2, r8
   63600:	mov	r3, #1
   63604:	bl	5228 <mmap64@plt>
   63608:	cmn	r0, #1
   6360c:	bne	636b4 <fputs@plt+0x5e09c>
   63610:	bl	55b8 <__errno_location@plt>
   63614:	ldr	r0, [r0]
   63618:	cmp	r0, #12
   6361c:	bne	637ac <fputs@plt+0x5e194>
   63620:	ldr	r0, [r7, #60]	; 0x3c
   63624:	cmp	r0, #0
   63628:	beq	63688 <fputs@plt+0x5e070>
   6362c:	bl	62fc0 <fputs@plt+0x5d9a8>
   63630:	b	635ec <fputs@plt+0x5dfd4>
   63634:	mov	r2, #8388608	; 0x800000
   63638:	mov	r3, #0
   6363c:	subs	r2, r2, r4
   63640:	sbc	r3, r3, r5
   63644:	ldrd	r4, [sp, #104]	; 0x68
   63648:	lsrs	r3, r3, #1
   6364c:	rrx	r2, r2
   63650:	add	r2, r1, r2
   63654:	and	r1, r2, ip
   63658:	mov	r3, #0
   6365c:	mov	r2, r1
   63660:	cmp	r5, r3
   63664:	cmpeq	r4, r2
   63668:	strd	r2, [sp, #40]	; 0x28
   6366c:	bcs	63694 <fputs@plt+0x5e07c>
   63670:	mov	r4, #8388608	; 0x800000
   63674:	mov	r5, #0
   63678:	mov	sl, #0
   6367c:	strd	r4, [sp, #16]
   63680:	mov	fp, #0
   63684:	b	63584 <fputs@plt+0x5df6c>
   63688:	mvn	r0, #11
   6368c:	add	sp, sp, #60	; 0x3c
   63690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63694:	subs	sl, sl, r2
   63698:	sbc	fp, fp, r3
   6369c:	mov	r2, #8388608	; 0x800000
   636a0:	mov	r3, #0
   636a4:	strd	r2, [sp, #16]
   636a8:	b	63584 <fputs@plt+0x5df6c>
   636ac:	mvn	r0, #4
   636b0:	b	6339c <fputs@plt+0x5dd84>
   636b4:	mov	r1, r9
   636b8:	mov	r5, r0
   636bc:	mov	r0, r7
   636c0:	bl	62f18 <fputs@plt+0x5d900>
   636c4:	subs	r9, r0, #0
   636c8:	beq	6386c <fputs@plt+0x5e254>
   636cc:	ldr	r1, [sp, #52]	; 0x34
   636d0:	ldr	r0, [r7, #16]
   636d4:	bl	72bc0 <fputs@plt+0x6d5a8>
   636d8:	subs	r1, r0, #0
   636dc:	movne	ip, r1
   636e0:	beq	63814 <fputs@plt+0x5e1fc>
   636e4:	ldr	r6, [r7, #60]	; 0x3c
   636e8:	cmp	r6, #0
   636ec:	beq	636fc <fputs@plt+0x5e0e4>
   636f0:	ldr	r3, [r7, #4]
   636f4:	cmp	r3, #64	; 0x40
   636f8:	bhi	637e8 <fputs@plt+0x5e1d0>
   636fc:	mov	r0, #1
   63700:	mov	r1, #56	; 0x38
   63704:	str	ip, [sp, #36]	; 0x24
   63708:	bl	4d18 <calloc@plt>
   6370c:	ldr	ip, [sp, #36]	; 0x24
   63710:	subs	r6, r0, #0
   63714:	beq	6386c <fputs@plt+0x5e254>
   63718:	ldr	r3, [r7, #4]
   6371c:	add	r3, r3, #1
   63720:	str	r3, [r7, #4]
   63724:	ldr	r1, [sp, #48]	; 0x30
   63728:	mov	r0, r9
   6372c:	str	r5, [r6, #12]
   63730:	str	r4, [r6, #24]
   63734:	str	r7, [r6]
   63738:	strb	r1, [r6, #5]
   6373c:	strd	sl, [r6, #16]
   63740:	str	r8, [r6, #8]
   63744:	str	ip, [r6, #28]
   63748:	ldr	r3, [ip, #12]
   6374c:	cmp	r3, #0
   63750:	str	r3, [r6, #32]
   63754:	strne	r6, [r3, #36]	; 0x24
   63758:	mov	r3, #0
   6375c:	str	r3, [r6, #36]	; 0x24
   63760:	str	r6, [ip, #12]
   63764:	bl	62878 <fputs@plt+0x5d260>
   63768:	str	r6, [r9, #8]
   6376c:	ldr	r3, [r6, #48]	; 0x30
   63770:	mov	r0, #1
   63774:	ldr	r4, [sp, #104]	; 0x68
   63778:	cmp	r3, #0
   6377c:	ldr	r5, [sp, #120]	; 0x78
   63780:	str	r3, [r9, #12]
   63784:	strne	r9, [r3, #16]
   63788:	mov	r3, #0
   6378c:	str	r3, [r9, #16]
   63790:	ldr	r3, [r6, #16]
   63794:	ldr	r2, [r6, #12]
   63798:	rsb	r3, r3, r4
   6379c:	str	r9, [r6, #48]	; 0x30
   637a0:	add	r3, r2, r3
   637a4:	str	r3, [r5]
   637a8:	b	633a8 <fputs@plt+0x5dd90>
   637ac:	rsb	r0, r0, #0
   637b0:	b	633a8 <fputs@plt+0x5dd90>
   637b4:	ldr	r3, [r1, #56]	; 0x38
   637b8:	cmp	r3, r4
   637bc:	ldreq	r3, [r4, #40]	; 0x28
   637c0:	streq	r3, [r1, #56]	; 0x38
   637c4:	beq	63494 <fputs@plt+0x5de7c>
   637c8:	ldr	r0, [pc, #496]	; 639c0 <fputs@plt+0x5e3a8>
   637cc:	mov	r2, #239	; 0xef
   637d0:	ldr	r1, [pc, #492]	; 639c4 <fputs@plt+0x5e3ac>
   637d4:	ldr	r3, [pc, #492]	; 639c8 <fputs@plt+0x5e3b0>
   637d8:	add	r0, pc, r0
   637dc:	add	r1, pc, r1
   637e0:	add	r3, pc, r3
   637e4:	bl	76bb0 <fputs@plt+0x71598>
   637e8:	mov	r0, r6
   637ec:	str	ip, [sp, #36]	; 0x24
   637f0:	bl	62aa0 <fputs@plt+0x5d488>
   637f4:	mov	r0, r6
   637f8:	mov	r1, #0
   637fc:	mov	r2, #56	; 0x38
   63800:	bl	4d54 <memset@plt>
   63804:	ldr	ip, [sp, #36]	; 0x24
   63808:	b	63724 <fputs@plt+0x5e10c>
   6380c:	mvn	r0, #98	; 0x62
   63810:	b	633a8 <fputs@plt+0x5dd90>
   63814:	add	r0, r7, #16
   63818:	bl	72828 <fputs@plt+0x6d210>
   6381c:	cmp	r0, #0
   63820:	blt	6386c <fputs@plt+0x5e254>
   63824:	mov	r0, #1
   63828:	mov	r1, #16
   6382c:	bl	4d18 <calloc@plt>
   63830:	subs	r3, r0, #0
   63834:	beq	6386c <fputs@plt+0x5e254>
   63838:	str	r7, [r3]
   6383c:	mov	r2, r3
   63840:	str	r6, [r3, #4]
   63844:	ldr	r1, [sp, #52]	; 0x34
   63848:	ldr	r0, [r7, #16]
   6384c:	str	r3, [sp, #36]	; 0x24
   63850:	bl	7296c <fputs@plt+0x6d354>
   63854:	ldr	r3, [sp, #36]	; 0x24
   63858:	cmp	r0, #0
   6385c:	movge	ip, r3
   63860:	bge	636e4 <fputs@plt+0x5e0cc>
   63864:	mov	r0, r3
   63868:	bl	4e5c <free@plt>
   6386c:	mov	r0, r5
   63870:	mov	r1, r4
   63874:	bl	53f0 <munmap@plt>
   63878:	mvn	r0, #11
   6387c:	b	633a8 <fputs@plt+0x5dd90>
   63880:	ldr	r0, [pc, #324]	; 639cc <fputs@plt+0x5e3b4>
   63884:	mov	r2, #392	; 0x188
   63888:	ldr	r1, [pc, #320]	; 639d0 <fputs@plt+0x5e3b8>
   6388c:	ldr	r3, [pc, #320]	; 639d4 <fputs@plt+0x5e3bc>
   63890:	add	r0, pc, r0
   63894:	add	r1, pc, r1
   63898:	add	r3, pc, r3
   6389c:	bl	76bb0 <fputs@plt+0x71598>
   638a0:	ldr	r0, [pc, #304]	; 639d8 <fputs@plt+0x5e3c0>
   638a4:	mov	r2, #572	; 0x23c
   638a8:	ldr	r1, [pc, #300]	; 639dc <fputs@plt+0x5e3c4>
   638ac:	ldr	r3, [pc, #300]	; 639e0 <fputs@plt+0x5e3c8>
   638b0:	add	r0, pc, r0
   638b4:	add	r1, pc, r1
   638b8:	add	r3, pc, r3
   638bc:	bl	76bb0 <fputs@plt+0x71598>
   638c0:	ldr	r0, [pc, #284]	; 639e4 <fputs@plt+0x5e3cc>
   638c4:	movw	r2, #575	; 0x23f
   638c8:	ldr	r1, [pc, #280]	; 639e8 <fputs@plt+0x5e3d0>
   638cc:	ldr	r3, [pc, #280]	; 639ec <fputs@plt+0x5e3d4>
   638d0:	add	r0, pc, r0
   638d4:	add	r1, pc, r1
   638d8:	add	r3, pc, r3
   638dc:	bl	76bb0 <fputs@plt+0x71598>
   638e0:	ldr	r0, [pc, #264]	; 639f0 <fputs@plt+0x5e3d8>
   638e4:	movw	r2, #574	; 0x23e
   638e8:	ldr	r1, [pc, #260]	; 639f4 <fputs@plt+0x5e3dc>
   638ec:	ldr	r3, [pc, #260]	; 639f8 <fputs@plt+0x5e3e0>
   638f0:	add	r0, pc, r0
   638f4:	add	r1, pc, r1
   638f8:	add	r3, pc, r3
   638fc:	bl	76bb0 <fputs@plt+0x71598>
   63900:	ldr	r0, [pc, #244]	; 639fc <fputs@plt+0x5e3e4>
   63904:	movw	r2, #573	; 0x23d
   63908:	ldr	r1, [pc, #240]	; 63a00 <fputs@plt+0x5e3e8>
   6390c:	ldr	r3, [pc, #240]	; 63a04 <fputs@plt+0x5e3ec>
   63910:	add	r0, pc, r0
   63914:	add	r1, pc, r1
   63918:	add	r3, pc, r3
   6391c:	bl	76bb0 <fputs@plt+0x71598>
   63920:	ldr	r0, [pc, #224]	; 63a08 <fputs@plt+0x5e3f0>
   63924:	movw	r2, #577	; 0x241
   63928:	ldr	r1, [pc, #220]	; 63a0c <fputs@plt+0x5e3f4>
   6392c:	ldr	r3, [pc, #220]	; 63a10 <fputs@plt+0x5e3f8>
   63930:	add	r0, pc, r0
   63934:	add	r1, pc, r1
   63938:	add	r3, pc, r3
   6393c:	bl	76bb0 <fputs@plt+0x71598>
   63940:	ldr	r0, [pc, #204]	; 63a14 <fputs@plt+0x5e3fc>
   63944:	mov	r2, #576	; 0x240
   63948:	ldr	r1, [pc, #200]	; 63a18 <fputs@plt+0x5e400>
   6394c:	ldr	r3, [pc, #200]	; 63a1c <fputs@plt+0x5e404>
   63950:	add	r0, pc, r0
   63954:	add	r1, pc, r1
   63958:	add	r3, pc, r3
   6395c:	bl	76bb0 <fputs@plt+0x71598>
   63960:	ldr	r0, [pc, #184]	; 63a20 <fputs@plt+0x5e408>
   63964:	movw	r2, #478	; 0x1de
   63968:	ldr	r1, [pc, #180]	; 63a24 <fputs@plt+0x5e40c>
   6396c:	ldr	r3, [pc, #180]	; 63a28 <fputs@plt+0x5e410>
   63970:	add	r0, pc, r0
   63974:	add	r1, pc, r1
   63978:	add	r3, pc, r3
   6397c:	bl	76bb0 <fputs@plt+0x71598>
   63980:	ldr	r0, [pc, #164]	; 63a2c <fputs@plt+0x5e414>
   63984:	mov	r2, #428	; 0x1ac
   63988:	ldr	r1, [pc, #160]	; 63a30 <fputs@plt+0x5e418>
   6398c:	ldr	r3, [pc, #160]	; 63a34 <fputs@plt+0x5e41c>
   63990:	add	r0, pc, r0
   63994:	add	r1, pc, r1
   63998:	add	r3, pc, r3
   6399c:	bl	76bb0 <fputs@plt+0x71598>
   639a0:	ldr	r0, [pc, #144]	; 63a38 <fputs@plt+0x5e420>
   639a4:	mov	r2, #436	; 0x1b4
   639a8:	ldr	r1, [pc, #140]	; 63a3c <fputs@plt+0x5e424>
   639ac:	ldr	r3, [pc, #140]	; 63a40 <fputs@plt+0x5e428>
   639b0:	add	r0, pc, r0
   639b4:	add	r1, pc, r1
   639b8:	add	r3, pc, r3
   639bc:	bl	76bb0 <fputs@plt+0x71598>
   639c0:	andeq	pc, r1, r8, lsl #26
   639c4:	andeq	pc, r2, ip, lsl #8
   639c8:	andeq	pc, r2, ip, lsl #6
   639cc:	muleq	r2, r0, r4
   639d0:	andeq	pc, r2, r4, asr r3	; <UNPREDICTABLE>
   639d4:	andeq	pc, r2, ip, lsl r5	; <UNPREDICTABLE>
   639d8:	andeq	lr, r1, r0, ror #10
   639dc:	andeq	pc, r2, r4, lsr r3	; <UNPREDICTABLE>
   639e0:	strdeq	pc, [r2], -r4
   639e4:	andeq	pc, r2, r4, lsr #10
   639e8:	andeq	pc, r2, r4, lsl r3	; <UNPREDICTABLE>
   639ec:	ldrdeq	pc, [r2], -r4
   639f0:	andeq	fp, r2, r0, ror #2
   639f4:	strdeq	pc, [r2], -r4
   639f8:			; <UNDEFINED> instruction: 0x0002f2b4
   639fc:	muleq	r2, r4, lr
   63a00:	ldrdeq	pc, [r2], -r4
   63a04:	muleq	r2, r4, r2
   63a08:	andeq	pc, r2, r4, ror #7
   63a0c:			; <UNDEFINED> instruction: 0x0002f2b4
   63a10:	andeq	pc, r2, r4, ror r2	; <UNPREDICTABLE>
   63a14:	andeq	r3, r2, r8, lsl #13
   63a18:	muleq	r2, r4, r2
   63a1c:	andeq	pc, r2, r4, asr r2	; <UNPREDICTABLE>
   63a20:	andeq	r7, r2, r4, lsr lr
   63a24:	andeq	pc, r2, r4, ror r2	; <UNPREDICTABLE>
   63a28:	andeq	pc, r2, r8, lsl #8
   63a2c:	andeq	r7, r2, r4, lsl lr
   63a30:	andeq	pc, r2, r4, asr r2	; <UNPREDICTABLE>
   63a34:	andeq	pc, r2, r4, lsr #4
   63a38:	andeq	pc, r2, r4, lsl #7
   63a3c:	andeq	pc, r2, r4, lsr r2	; <UNPREDICTABLE>
   63a40:	andeq	pc, r2, r4, lsl #4
   63a44:	cmp	r0, #0
   63a48:	push	{r3, lr}
   63a4c:	beq	63a58 <fputs@plt+0x5e440>
   63a50:	ldr	r0, [r0, #8]
   63a54:	pop	{r3, pc}
   63a58:	ldr	r0, [pc, #24]	; 63a78 <fputs@plt+0x5e460>
   63a5c:	mov	r2, #600	; 0x258
   63a60:	ldr	r1, [pc, #20]	; 63a7c <fputs@plt+0x5e464>
   63a64:	ldr	r3, [pc, #20]	; 63a80 <fputs@plt+0x5e468>
   63a68:	add	r0, pc, r0
   63a6c:	add	r1, pc, r1
   63a70:	add	r3, pc, r3
   63a74:	bl	76bb0 <fputs@plt+0x71598>
   63a78:	andeq	lr, r1, r8, lsr #7
   63a7c:	andeq	pc, r2, ip, ror r1	; <UNPREDICTABLE>
   63a80:	andeq	pc, r2, ip, lsl #2
   63a84:	cmp	r0, #0
   63a88:	push	{r3, lr}
   63a8c:	beq	63a98 <fputs@plt+0x5e480>
   63a90:	ldr	r0, [r0, #12]
   63a94:	pop	{r3, pc}
   63a98:	ldr	r0, [pc, #24]	; 63ab8 <fputs@plt+0x5e4a0>
   63a9c:	movw	r2, #606	; 0x25e
   63aa0:	ldr	r1, [pc, #20]	; 63abc <fputs@plt+0x5e4a4>
   63aa4:	ldr	r3, [pc, #20]	; 63ac0 <fputs@plt+0x5e4a8>
   63aa8:	add	r0, pc, r0
   63aac:	add	r1, pc, r1
   63ab0:	add	r3, pc, r3
   63ab4:	bl	76bb0 <fputs@plt+0x71598>
   63ab8:	andeq	lr, r1, r8, ror #6
   63abc:	andeq	pc, r2, ip, lsr r1	; <UNPREDICTABLE>
   63ac0:	andeq	pc, r2, ip, lsr #1
   63ac4:	push	{r3, r4, r5, lr}
   63ac8:	subs	r5, r0, #0
   63acc:	mov	r4, r1
   63ad0:	beq	63af8 <fputs@plt+0x5e4e0>
   63ad4:	cmp	r1, #0
   63ad8:	blt	63b18 <fputs@plt+0x5e500>
   63adc:	bl	62c68 <fputs@plt+0x5d650>
   63ae0:	ldr	r0, [r5, #16]
   63ae4:	add	r1, r4, #1
   63ae8:	bl	72bc0 <fputs@plt+0x6d5a8>
   63aec:	cmp	r0, #0
   63af0:	ldrbne	r0, [r0, #8]
   63af4:	pop	{r3, r4, r5, pc}
   63af8:	ldr	r0, [pc, #56]	; 63b38 <fputs@plt+0x5e520>
   63afc:	movw	r2, #677	; 0x2a5
   63b00:	ldr	r1, [pc, #52]	; 63b3c <fputs@plt+0x5e524>
   63b04:	ldr	r3, [pc, #52]	; 63b40 <fputs@plt+0x5e528>
   63b08:	add	r0, pc, r0
   63b0c:	add	r1, pc, r1
   63b10:	add	r3, pc, r3
   63b14:	bl	76bb0 <fputs@plt+0x71598>
   63b18:	ldr	r0, [pc, #36]	; 63b44 <fputs@plt+0x5e52c>
   63b1c:	movw	r2, #678	; 0x2a6
   63b20:	ldr	r1, [pc, #32]	; 63b48 <fputs@plt+0x5e530>
   63b24:	ldr	r3, [pc, #32]	; 63b4c <fputs@plt+0x5e534>
   63b28:	add	r0, pc, r0
   63b2c:	add	r1, pc, r1
   63b30:	add	r3, pc, r3
   63b34:	bl	76bb0 <fputs@plt+0x71598>
   63b38:	andeq	lr, r1, r8, lsl #6
   63b3c:	ldrdeq	pc, [r2], -ip
   63b40:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   63b44:	andeq	sl, r2, r8, lsr #30
   63b48:	strheq	pc, [r2], -ip	; <UNPREDICTABLE>
   63b4c:	andeq	pc, r2, r4, lsl r0	; <UNPREDICTABLE>
   63b50:	push	{r3, r4, r5, lr}
   63b54:	subs	r5, r0, #0
   63b58:	mov	r4, r1
   63b5c:	beq	63b88 <fputs@plt+0x5e570>
   63b60:	cmp	r1, #0
   63b64:	blt	63ba8 <fputs@plt+0x5e590>
   63b68:	bl	62c68 <fputs@plt+0x5d650>
   63b6c:	ldr	r0, [r5, #16]
   63b70:	add	r1, r4, #1
   63b74:	bl	72bc0 <fputs@plt+0x6d5a8>
   63b78:	cmp	r0, #0
   63b7c:	popeq	{r3, r4, r5, pc}
   63b80:	pop	{r3, r4, r5, lr}
   63b84:	b	63018 <fputs@plt+0x5da00>
   63b88:	ldr	r0, [pc, #56]	; 63bc8 <fputs@plt+0x5e5b0>
   63b8c:	mov	r2, #692	; 0x2b4
   63b90:	ldr	r1, [pc, #52]	; 63bcc <fputs@plt+0x5e5b4>
   63b94:	ldr	r3, [pc, #52]	; 63bd0 <fputs@plt+0x5e5b8>
   63b98:	add	r0, pc, r0
   63b9c:	add	r1, pc, r1
   63ba0:	add	r3, pc, r3
   63ba4:	bl	76bb0 <fputs@plt+0x71598>
   63ba8:	ldr	r0, [pc, #36]	; 63bd4 <fputs@plt+0x5e5bc>
   63bac:	movw	r2, #693	; 0x2b5
   63bb0:	ldr	r1, [pc, #32]	; 63bd8 <fputs@plt+0x5e5c0>
   63bb4:	ldr	r3, [pc, #32]	; 63bdc <fputs@plt+0x5e5c4>
   63bb8:	add	r0, pc, r0
   63bbc:	add	r1, pc, r1
   63bc0:	add	r3, pc, r3
   63bc4:	bl	76bb0 <fputs@plt+0x71598>
   63bc8:	andeq	lr, r1, r8, ror r2
   63bcc:	andeq	pc, r2, ip, asr #32
   63bd0:	andeq	pc, r2, ip, asr #3
   63bd4:	muleq	r2, r8, lr
   63bd8:	andeq	pc, r2, ip, lsr #32
   63bdc:	andeq	pc, r2, ip, lsr #3
   63be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63be4:	sub	sp, sp, #132	; 0x84
   63be8:	ldr	lr, [pc, #716]	; 63ebc <fputs@plt+0x5e8a4>
   63bec:	add	r8, sp, #32
   63bf0:	ldr	ip, [pc, #712]	; 63ec0 <fputs@plt+0x5e8a8>
   63bf4:	mov	r1, #0
   63bf8:	add	lr, pc, lr
   63bfc:	strd	r2, [sp, #8]
   63c00:	str	r0, [sp, #24]
   63c04:	mov	r2, #88	; 0x58
   63c08:	ldr	ip, [lr, ip]
   63c0c:	mov	r3, lr
   63c10:	ldr	sl, [sp, #176]	; 0xb0
   63c14:	mov	r0, r8
   63c18:	ldr	r6, [sp, #168]	; 0xa8
   63c1c:	ldr	r3, [ip]
   63c20:	str	ip, [sp, #20]
   63c24:	ldr	r9, [sp, #172]	; 0xac
   63c28:	str	sl, [sp, #28]
   63c2c:	ldr	r5, [sp, #180]	; 0xb4
   63c30:	str	r3, [sp, #124]	; 0x7c
   63c34:	bl	4d54 <memset@plt>
   63c38:	ldr	fp, [sp, #24]
   63c3c:	cmp	fp, #0
   63c40:	beq	63e10 <fputs@plt+0x5e7f8>
   63c44:	ldrd	sl, [sp, #8]
   63c48:	orrs	fp, sl, fp
   63c4c:	beq	63df0 <fputs@plt+0x5e7d8>
   63c50:	cmp	r6, #0
   63c54:	beq	63e9c <fputs@plt+0x5e884>
   63c58:	cmp	r9, #0
   63c5c:	beq	63e7c <fputs@plt+0x5e864>
   63c60:	ldr	sl, [sp, #28]
   63c64:	cmp	sl, #0
   63c68:	beq	63e5c <fputs@plt+0x5e844>
   63c6c:	ldr	r3, [r9]
   63c70:	cmp	r3, #0
   63c74:	bne	63e30 <fputs@plt+0x5e818>
   63c78:	mov	r3, #0
   63c7c:	mov	r0, r8
   63c80:	str	r3, [sp]
   63c84:	mvn	r2, #0
   63c88:	mvn	r3, #0
   63c8c:	bl	551c <lzma_stream_decoder@plt>
   63c90:	cmp	r0, #0
   63c94:	bne	63dc8 <fputs@plt+0x5e7b0>
   63c98:	ldrd	r2, [sp, #8]
   63c9c:	mov	fp, r0
   63ca0:	mov	r1, r9
   63ca4:	mov	r0, r6
   63ca8:	adds	r2, r2, r2
   63cac:	adc	r3, r3, r3
   63cb0:	cmp	r5, #0
   63cb4:	movne	sl, r5
   63cb8:	mvneq	sl, #0
   63cbc:	cmp	fp, r3
   63cc0:	cmpeq	sl, r2
   63cc4:	mov	r3, #1
   63cc8:	movhi	sl, r2
   63ccc:	mov	r2, sl
   63cd0:	mov	r4, sl
   63cd4:	bl	6bfc8 <fputs@plt+0x669b0>
   63cd8:	cmp	r0, #0
   63cdc:	beq	63dc8 <fputs@plt+0x5e7b0>
   63ce0:	ldr	r3, [r6]
   63ce4:	adds	r7, r5, #0
   63ce8:	ldr	fp, [sp, #24]
   63cec:	ldr	ip, [sp, #8]
   63cf0:	movne	r7, #1
   63cf4:	str	sl, [sp, #52]	; 0x34
   63cf8:	str	fp, [sp, #32]
   63cfc:	str	ip, [sp, #36]	; 0x24
   63d00:	str	r3, [sp, #48]	; 0x30
   63d04:	b	63d78 <fputs@plt+0x5e760>
   63d08:	cmp	r0, #0
   63d0c:	bne	63dc8 <fputs@plt+0x5e7b0>
   63d10:	ldr	sl, [sp, #52]	; 0x34
   63d14:	cmp	r7, #0
   63d18:	rsb	sl, sl, r4
   63d1c:	beq	63d30 <fputs@plt+0x5e718>
   63d20:	cmp	r5, sl
   63d24:	bls	63d94 <fputs@plt+0x5e77c>
   63d28:	cmp	r4, r5
   63d2c:	beq	63dd0 <fputs@plt+0x5e7b8>
   63d30:	cmp	r7, #0
   63d34:	lsl	r4, r4, #1
   63d38:	mov	r0, r6
   63d3c:	mov	r1, r9
   63d40:	movne	r3, r5
   63d44:	mvneq	r3, #0
   63d48:	cmp	r3, r4
   63d4c:	movcc	r4, r3
   63d50:	mov	r3, #1
   63d54:	mov	r2, r4
   63d58:	bl	6bfc8 <fputs@plt+0x669b0>
   63d5c:	cmp	r0, #0
   63d60:	beq	63dc8 <fputs@plt+0x5e7b0>
   63d64:	ldr	r3, [r6]
   63d68:	rsb	r2, sl, r4
   63d6c:	str	r2, [sp, #52]	; 0x34
   63d70:	add	sl, r3, sl
   63d74:	str	sl, [sp, #48]	; 0x30
   63d78:	mov	r0, r8
   63d7c:	mov	r1, #3
   63d80:	bl	51c8 <lzma_code@plt>
   63d84:	cmp	r0, #1
   63d88:	bne	63d08 <fputs@plt+0x5e6f0>
   63d8c:	ldr	sl, [sp, #52]	; 0x34
   63d90:	rsb	sl, sl, r4
   63d94:	ldr	fp, [sp, #28]
   63d98:	mov	r4, #0
   63d9c:	str	sl, [fp]
   63da0:	mov	r0, r8
   63da4:	bl	52e8 <lzma_end@plt>
   63da8:	ldr	sl, [sp, #20]
   63dac:	ldr	r2, [sp, #124]	; 0x7c
   63db0:	mov	r0, r4
   63db4:	ldr	r3, [sl]
   63db8:	cmp	r2, r3
   63dbc:	bne	63dd8 <fputs@plt+0x5e7c0>
   63dc0:	add	sp, sp, #132	; 0x84
   63dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63dc8:	mvn	r4, #11
   63dcc:	b	63da0 <fputs@plt+0x5e788>
   63dd0:	mvn	r4, #104	; 0x68
   63dd4:	b	63da0 <fputs@plt+0x5e788>
   63dd8:	bl	524c <__stack_chk_fail@plt>
   63ddc:	mov	r4, r0
   63de0:	mov	r0, r8
   63de4:	bl	52e8 <lzma_end@plt>
   63de8:	mov	r0, r4
   63dec:	bl	54f8 <_Unwind_Resume@plt>
   63df0:	ldr	r0, [pc, #204]	; 63ec4 <fputs@plt+0x5e8ac>
   63df4:	mov	r2, #129	; 0x81
   63df8:	ldr	r1, [pc, #200]	; 63ec8 <fputs@plt+0x5e8b0>
   63dfc:	ldr	r3, [pc, #200]	; 63ecc <fputs@plt+0x5e8b4>
   63e00:	add	r0, pc, r0
   63e04:	add	r1, pc, r1
   63e08:	add	r3, pc, r3
   63e0c:	bl	76bb0 <fputs@plt+0x71598>
   63e10:	ldr	r0, [pc, #184]	; 63ed0 <fputs@plt+0x5e8b8>
   63e14:	mov	r2, #128	; 0x80
   63e18:	ldr	r1, [pc, #180]	; 63ed4 <fputs@plt+0x5e8bc>
   63e1c:	ldr	r3, [pc, #180]	; 63ed8 <fputs@plt+0x5e8c0>
   63e20:	add	r0, pc, r0
   63e24:	add	r1, pc, r1
   63e28:	add	r3, pc, r3
   63e2c:	bl	76bb0 <fputs@plt+0x71598>
   63e30:	ldr	r3, [r6]
   63e34:	cmp	r3, #0
   63e38:	bne	63c78 <fputs@plt+0x5e660>
   63e3c:	ldr	r0, [pc, #152]	; 63edc <fputs@plt+0x5e8c4>
   63e40:	mov	r2, #133	; 0x85
   63e44:	ldr	r1, [pc, #148]	; 63ee0 <fputs@plt+0x5e8c8>
   63e48:	ldr	r3, [pc, #148]	; 63ee4 <fputs@plt+0x5e8cc>
   63e4c:	add	r0, pc, r0
   63e50:	add	r1, pc, r1
   63e54:	add	r3, pc, r3
   63e58:	bl	76bb0 <fputs@plt+0x71598>
   63e5c:	ldr	r0, [pc, #132]	; 63ee8 <fputs@plt+0x5e8d0>
   63e60:	mov	r2, #132	; 0x84
   63e64:	ldr	r1, [pc, #128]	; 63eec <fputs@plt+0x5e8d4>
   63e68:	ldr	r3, [pc, #128]	; 63ef0 <fputs@plt+0x5e8d8>
   63e6c:	add	r0, pc, r0
   63e70:	add	r1, pc, r1
   63e74:	add	r3, pc, r3
   63e78:	bl	76bb0 <fputs@plt+0x71598>
   63e7c:	ldr	r0, [pc, #112]	; 63ef4 <fputs@plt+0x5e8dc>
   63e80:	mov	r2, #131	; 0x83
   63e84:	ldr	r1, [pc, #108]	; 63ef8 <fputs@plt+0x5e8e0>
   63e88:	ldr	r3, [pc, #108]	; 63efc <fputs@plt+0x5e8e4>
   63e8c:	add	r0, pc, r0
   63e90:	add	r1, pc, r1
   63e94:	add	r3, pc, r3
   63e98:	bl	76bb0 <fputs@plt+0x71598>
   63e9c:	ldr	r0, [pc, #92]	; 63f00 <fputs@plt+0x5e8e8>
   63ea0:	mov	r2, #130	; 0x82
   63ea4:	ldr	r1, [pc, #88]	; 63f04 <fputs@plt+0x5e8ec>
   63ea8:	ldr	r3, [pc, #88]	; 63f08 <fputs@plt+0x5e8f0>
   63eac:	add	r0, pc, r0
   63eb0:	add	r1, pc, r1
   63eb4:	add	r3, pc, r3
   63eb8:	bl	76bb0 <fputs@plt+0x71598>
   63ebc:	andeq	ip, r4, r0, lsl #31
   63ec0:	andeq	r0, r0, r0, asr #8
   63ec4:	strdeq	lr, [r2], -r0
   63ec8:	ldrdeq	lr, [r2], -r4
   63ecc:	andeq	pc, r2, r4, lsr #5
   63ed0:			; <UNDEFINED> instruction: 0x0002efb4
   63ed4:			; <UNDEFINED> instruction: 0x0002efb4
   63ed8:	andeq	pc, r2, r4, lsl #5
   63edc:	ldrdeq	lr, [r2], -r4
   63ee0:	andeq	lr, r2, r8, lsl #31
   63ee4:	andeq	pc, r2, r8, asr r2	; <UNPREDICTABLE>
   63ee8:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   63eec:	andeq	lr, r2, r8, ror #30
   63ef0:	andeq	pc, r2, r8, lsr r2	; <UNPREDICTABLE>
   63ef4:	andeq	lr, r2, r4, lsl #31
   63ef8:	andeq	lr, r2, r8, asr #30
   63efc:	andeq	pc, r2, r8, lsl r2	; <UNPREDICTABLE>
   63f00:	andeq	lr, r2, r4, asr pc
   63f04:	andeq	lr, r2, r8, lsr #30
   63f08:	strdeq	pc, [r2], -r8
   63f0c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63f10:	subs	sl, r0, #0
   63f14:	mov	r6, r2
   63f18:	mov	r7, r3
   63f1c:	ldr	fp, [sp, #40]	; 0x28
   63f20:	ldr	r8, [sp, #44]	; 0x2c
   63f24:	ldr	r9, [sp, #48]	; 0x30
   63f28:	beq	64030 <fputs@plt+0x5ea18>
   63f2c:	orrs	r3, r6, r7
   63f30:	beq	64010 <fputs@plt+0x5e9f8>
   63f34:	cmp	fp, #0
   63f38:	beq	63ff0 <fputs@plt+0x5e9d8>
   63f3c:	cmp	r8, #0
   63f40:	beq	6409c <fputs@plt+0x5ea84>
   63f44:	cmp	r9, #0
   63f48:	beq	6407c <fputs@plt+0x5ea64>
   63f4c:	ldr	r1, [r8]
   63f50:	cmp	r1, #0
   63f54:	bne	64050 <fputs@plt+0x5ea38>
   63f58:	cmp	r7, #0
   63f5c:	cmpeq	r6, #8
   63f60:	bls	63fe0 <fputs@plt+0x5e9c8>
   63f64:	ldrd	r4, [sl]
   63f68:	cmp	r4, #0
   63f6c:	blt	63fd8 <fputs@plt+0x5e9c0>
   63f70:	mov	r2, r4
   63f74:	mov	r3, #0
   63f78:	cmp	r5, r3
   63f7c:	cmpeq	r4, r2
   63f80:	bne	63fd8 <fputs@plt+0x5e9c0>
   63f84:	cmp	r1, r4
   63f88:	ldrcs	r1, [fp]
   63f8c:	bcc	63fb8 <fputs@plt+0x5e9a0>
   63f90:	mov	r3, r4
   63f94:	add	r0, sl, #8
   63f98:	sub	r2, r6, #8
   63f9c:	bl	5198 <LZ4_decompress_safe@plt>
   63fa0:	subs	r3, r0, r4
   63fa4:	movne	r3, #1
   63fa8:	orrs	r0, r3, r0, lsr #31
   63fac:	bne	63fe0 <fputs@plt+0x5e9c8>
   63fb0:	str	r4, [r9]
   63fb4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63fb8:	mov	r1, r4
   63fbc:	ldr	r0, [fp]
   63fc0:	bl	548c <realloc@plt>
   63fc4:	subs	r1, r0, #0
   63fc8:	beq	63fe8 <fputs@plt+0x5e9d0>
   63fcc:	str	r1, [fp]
   63fd0:	str	r4, [r8]
   63fd4:	b	63f90 <fputs@plt+0x5e978>
   63fd8:	mvn	r0, #26
   63fdc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63fe0:	mvn	r0, #73	; 0x49
   63fe4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63fe8:	mvn	r0, #11
   63fec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63ff0:	ldr	r0, [pc, #196]	; 640bc <fputs@plt+0x5eaa4>
   63ff4:	mov	r2, #189	; 0xbd
   63ff8:	ldr	r1, [pc, #192]	; 640c0 <fputs@plt+0x5eaa8>
   63ffc:	ldr	r3, [pc, #192]	; 640c4 <fputs@plt+0x5eaac>
   64000:	add	r0, pc, r0
   64004:	add	r1, pc, r1
   64008:	add	r3, pc, r3
   6400c:	bl	76bb0 <fputs@plt+0x71598>
   64010:	ldr	r0, [pc, #176]	; 640c8 <fputs@plt+0x5eab0>
   64014:	mov	r2, #188	; 0xbc
   64018:	ldr	r1, [pc, #172]	; 640cc <fputs@plt+0x5eab4>
   6401c:	ldr	r3, [pc, #172]	; 640d0 <fputs@plt+0x5eab8>
   64020:	add	r0, pc, r0
   64024:	add	r1, pc, r1
   64028:	add	r3, pc, r3
   6402c:	bl	76bb0 <fputs@plt+0x71598>
   64030:	ldr	r0, [pc, #156]	; 640d4 <fputs@plt+0x5eabc>
   64034:	mov	r2, #187	; 0xbb
   64038:	ldr	r1, [pc, #152]	; 640d8 <fputs@plt+0x5eac0>
   6403c:	ldr	r3, [pc, #152]	; 640dc <fputs@plt+0x5eac4>
   64040:	add	r0, pc, r0
   64044:	add	r1, pc, r1
   64048:	add	r3, pc, r3
   6404c:	bl	76bb0 <fputs@plt+0x71598>
   64050:	ldr	r3, [fp]
   64054:	cmp	r3, #0
   64058:	bne	63f58 <fputs@plt+0x5e940>
   6405c:	ldr	r0, [pc, #124]	; 640e0 <fputs@plt+0x5eac8>
   64060:	mov	r2, #192	; 0xc0
   64064:	ldr	r1, [pc, #120]	; 640e4 <fputs@plt+0x5eacc>
   64068:	ldr	r3, [pc, #120]	; 640e8 <fputs@plt+0x5ead0>
   6406c:	add	r0, pc, r0
   64070:	add	r1, pc, r1
   64074:	add	r3, pc, r3
   64078:	bl	76bb0 <fputs@plt+0x71598>
   6407c:	ldr	r0, [pc, #104]	; 640ec <fputs@plt+0x5ead4>
   64080:	mov	r2, #191	; 0xbf
   64084:	ldr	r1, [pc, #100]	; 640f0 <fputs@plt+0x5ead8>
   64088:	ldr	r3, [pc, #100]	; 640f4 <fputs@plt+0x5eadc>
   6408c:	add	r0, pc, r0
   64090:	add	r1, pc, r1
   64094:	add	r3, pc, r3
   64098:	bl	76bb0 <fputs@plt+0x71598>
   6409c:	ldr	r0, [pc, #84]	; 640f8 <fputs@plt+0x5eae0>
   640a0:	mov	r2, #190	; 0xbe
   640a4:	ldr	r1, [pc, #80]	; 640fc <fputs@plt+0x5eae4>
   640a8:	ldr	r3, [pc, #80]	; 64100 <fputs@plt+0x5eae8>
   640ac:	add	r0, pc, r0
   640b0:	add	r1, pc, r1
   640b4:	add	r3, pc, r3
   640b8:	bl	76bb0 <fputs@plt+0x71598>
   640bc:	andeq	lr, r2, r0, lsl #28
   640c0:	ldrdeq	lr, [r2], -r4
   640c4:			; <UNDEFINED> instruction: 0x0002edb8
   640c8:	ldrdeq	lr, [r2], -r0
   640cc:			; <UNDEFINED> instruction: 0x0002edb4
   640d0:	muleq	r2, r8, sp
   640d4:	muleq	r2, r4, sp
   640d8:	muleq	r2, r4, sp
   640dc:	andeq	lr, r2, r8, ror sp
   640e0:			; <UNDEFINED> instruction: 0x0002edb4
   640e4:	andeq	lr, r2, r8, ror #26
   640e8:	andeq	lr, r2, ip, asr #26
   640ec:	andeq	lr, r2, r8, ror sp
   640f0:	andeq	lr, r2, r8, asr #26
   640f4:	andeq	lr, r2, ip, lsr #26
   640f8:	andeq	lr, r2, r4, ror #26
   640fc:	andeq	lr, r2, r8, lsr #26
   64100:	andeq	lr, r2, ip, lsl #26
   64104:	cmp	r0, #1
   64108:	push	{r4, r5, r6}
   6410c:	ldr	r6, [sp, #12]
   64110:	ldr	r5, [sp, #16]
   64114:	ldr	r4, [sp, #20]
   64118:	ldr	ip, [sp, #24]
   6411c:	beq	64150 <fputs@plt+0x5eb38>
   64120:	cmp	r0, #2
   64124:	bne	64144 <fputs@plt+0x5eb2c>
   64128:	str	r6, [sp, #12]
   6412c:	mov	r0, r1
   64130:	str	r5, [sp, #16]
   64134:	str	r4, [sp, #20]
   64138:	str	ip, [sp, #24]
   6413c:	pop	{r4, r5, r6}
   64140:	b	63f0c <fputs@plt+0x5e8f4>
   64144:	mvn	r0, #73	; 0x49
   64148:	pop	{r4, r5, r6}
   6414c:	bx	lr
   64150:	mov	r0, r1
   64154:	pop	{r4, r5, r6}
   64158:	b	63be0 <fputs@plt+0x5e5c8>
   6415c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64160:	mov	r5, r3
   64164:	ldr	lr, [pc, #676]	; 64410 <fputs@plt+0x5edf8>
   64168:	sub	sp, sp, #116	; 0x74
   6416c:	ldr	ip, [pc, #672]	; 64414 <fputs@plt+0x5edfc>
   64170:	add	r8, sp, #16
   64174:	add	lr, pc, lr
   64178:	mov	sl, r0
   6417c:	mov	r4, r2
   64180:	mov	r0, r8
   64184:	ldr	ip, [lr, ip]
   64188:	mov	r3, lr
   6418c:	mov	r1, #0
   64190:	mov	r2, #88	; 0x58
   64194:	ldr	r7, [sp, #152]	; 0x98
   64198:	ldr	r3, [ip]
   6419c:	str	ip, [sp, #8]
   641a0:	ldr	r6, [sp, #156]	; 0x9c
   641a4:	str	r3, [sp, #108]	; 0x6c
   641a8:	ldrb	r3, [sp, #168]	; 0xa8
   641ac:	ldr	fp, [sp, #160]	; 0xa0
   641b0:	ldr	r9, [sp, #164]	; 0xa4
   641b4:	str	r3, [sp, #12]
   641b8:	bl	4d54 <memset@plt>
   641bc:	cmp	sl, #0
   641c0:	beq	643f0 <fputs@plt+0x5edd8>
   641c4:	orrs	ip, r4, r5
   641c8:	beq	643d0 <fputs@plt+0x5edb8>
   641cc:	cmp	r7, #0
   641d0:	beq	643b0 <fputs@plt+0x5ed98>
   641d4:	cmp	r6, #0
   641d8:	beq	64390 <fputs@plt+0x5ed78>
   641dc:	cmp	fp, #0
   641e0:	beq	64370 <fputs@plt+0x5ed58>
   641e4:	ldr	r3, [r6]
   641e8:	cmp	r3, #0
   641ec:	bne	64344 <fputs@plt+0x5ed2c>
   641f0:	mov	r3, #0
   641f4:	mov	r0, r8
   641f8:	str	r3, [sp]
   641fc:	mvn	r2, #0
   64200:	mvn	r3, #0
   64204:	bl	551c <lzma_stream_decoder@plt>
   64208:	cmp	r0, #0
   6420c:	bne	642bc <fputs@plt+0x5eca4>
   64210:	add	r2, r9, #4
   64214:	mov	r0, r7
   64218:	bic	r2, r2, #3
   6421c:	mov	r1, r6
   64220:	mov	r3, #1
   64224:	bl	6bfc8 <fputs@plt+0x669b0>
   64228:	cmp	r0, #0
   6422c:	beq	6430c <fputs@plt+0x5ecf4>
   64230:	ldr	r2, [r7]
   64234:	add	r5, r9, #1
   64238:	ldr	r3, [r6]
   6423c:	str	sl, [sp, #16]
   64240:	str	r4, [sp, #20]
   64244:	str	r2, [sp, #32]
   64248:	str	r3, [sp, #36]	; 0x24
   6424c:	b	642a8 <fputs@plt+0x5ec90>
   64250:	ldr	ip, [r6]
   64254:	ldr	lr, [sp, #36]	; 0x24
   64258:	rsb	r3, lr, ip
   6425c:	cmp	r3, r5
   64260:	bcs	642e8 <fputs@plt+0x5ecd0>
   64264:	cmp	r0, #1
   64268:	beq	64304 <fputs@plt+0x5ecec>
   6426c:	lsl	r2, ip, #1
   64270:	mov	r0, r7
   64274:	mov	r1, r6
   64278:	mov	r3, #1
   6427c:	add	ip, ip, lr
   64280:	str	ip, [sp, #36]	; 0x24
   64284:	bl	6bfc8 <fputs@plt+0x669b0>
   64288:	cmp	r0, #0
   6428c:	beq	6430c <fputs@plt+0x5ecf4>
   64290:	ldr	r1, [r6]
   64294:	ldr	r3, [sp, #36]	; 0x24
   64298:	ldr	r2, [r7]
   6429c:	rsb	r3, r3, r1
   642a0:	add	r3, r2, r3
   642a4:	str	r3, [sp, #32]
   642a8:	mov	r0, r8
   642ac:	mov	r1, #3
   642b0:	bl	51c8 <lzma_code@plt>
   642b4:	cmp	r0, #1
   642b8:	bls	64250 <fputs@plt+0x5ec38>
   642bc:	mvn	r4, #73	; 0x49
   642c0:	mov	r0, r8
   642c4:	bl	52e8 <lzma_end@plt>
   642c8:	ldr	ip, [sp, #8]
   642cc:	ldr	r2, [sp, #108]	; 0x6c
   642d0:	mov	r0, r4
   642d4:	ldr	r3, [ip]
   642d8:	cmp	r2, r3
   642dc:	bne	6432c <fputs@plt+0x5ed14>
   642e0:	add	sp, sp, #116	; 0x74
   642e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   642e8:	ldr	r4, [r7]
   642ec:	mov	r1, fp
   642f0:	mov	r2, r9
   642f4:	mov	r0, r4
   642f8:	bl	4b80 <memcmp@plt>
   642fc:	cmp	r0, #0
   64300:	beq	64314 <fputs@plt+0x5ecfc>
   64304:	mov	r4, #0
   64308:	b	642c0 <fputs@plt+0x5eca8>
   6430c:	mvn	r4, #11
   64310:	b	642c0 <fputs@plt+0x5eca8>
   64314:	ldrb	r4, [r4, r9]
   64318:	ldr	r1, [sp, #12]
   6431c:	subs	r3, r4, r1
   64320:	rsbs	r4, r3, #0
   64324:	adcs	r4, r4, r3
   64328:	b	642c0 <fputs@plt+0x5eca8>
   6432c:	bl	524c <__stack_chk_fail@plt>
   64330:	mov	r4, r0
   64334:	mov	r0, r8
   64338:	bl	52e8 <lzma_end@plt>
   6433c:	mov	r0, r4
   64340:	bl	54f8 <_Unwind_Resume@plt>
   64344:	ldr	r3, [r7]
   64348:	cmp	r3, #0
   6434c:	bne	641f0 <fputs@plt+0x5ebd8>
   64350:	ldr	r0, [pc, #192]	; 64418 <fputs@plt+0x5ee00>
   64354:	mov	r2, #252	; 0xfc
   64358:	ldr	r1, [pc, #188]	; 6441c <fputs@plt+0x5ee04>
   6435c:	ldr	r3, [pc, #188]	; 64420 <fputs@plt+0x5ee08>
   64360:	add	r0, pc, r0
   64364:	add	r1, pc, r1
   64368:	add	r3, pc, r3
   6436c:	bl	76bb0 <fputs@plt+0x71598>
   64370:	ldr	r0, [pc, #172]	; 64424 <fputs@plt+0x5ee0c>
   64374:	mov	r2, #251	; 0xfb
   64378:	ldr	r1, [pc, #168]	; 64428 <fputs@plt+0x5ee10>
   6437c:	ldr	r3, [pc, #168]	; 6442c <fputs@plt+0x5ee14>
   64380:	add	r0, pc, r0
   64384:	add	r1, pc, r1
   64388:	add	r3, pc, r3
   6438c:	bl	76bb0 <fputs@plt+0x71598>
   64390:	ldr	r0, [pc, #152]	; 64430 <fputs@plt+0x5ee18>
   64394:	mov	r2, #250	; 0xfa
   64398:	ldr	r1, [pc, #148]	; 64434 <fputs@plt+0x5ee1c>
   6439c:	ldr	r3, [pc, #148]	; 64438 <fputs@plt+0x5ee20>
   643a0:	add	r0, pc, r0
   643a4:	add	r1, pc, r1
   643a8:	add	r3, pc, r3
   643ac:	bl	76bb0 <fputs@plt+0x71598>
   643b0:	ldr	r0, [pc, #132]	; 6443c <fputs@plt+0x5ee24>
   643b4:	mov	r2, #249	; 0xf9
   643b8:	ldr	r1, [pc, #128]	; 64440 <fputs@plt+0x5ee28>
   643bc:	ldr	r3, [pc, #128]	; 64444 <fputs@plt+0x5ee2c>
   643c0:	add	r0, pc, r0
   643c4:	add	r1, pc, r1
   643c8:	add	r3, pc, r3
   643cc:	bl	76bb0 <fputs@plt+0x71598>
   643d0:	ldr	r0, [pc, #112]	; 64448 <fputs@plt+0x5ee30>
   643d4:	mov	r2, #248	; 0xf8
   643d8:	ldr	r1, [pc, #108]	; 6444c <fputs@plt+0x5ee34>
   643dc:	ldr	r3, [pc, #108]	; 64450 <fputs@plt+0x5ee38>
   643e0:	add	r0, pc, r0
   643e4:	add	r1, pc, r1
   643e8:	add	r3, pc, r3
   643ec:	bl	76bb0 <fputs@plt+0x71598>
   643f0:	ldr	r0, [pc, #92]	; 64454 <fputs@plt+0x5ee3c>
   643f4:	mov	r2, #247	; 0xf7
   643f8:	ldr	r1, [pc, #88]	; 64458 <fputs@plt+0x5ee40>
   643fc:	ldr	r3, [pc, #88]	; 6445c <fputs@plt+0x5ee44>
   64400:	add	r0, pc, r0
   64404:	add	r1, pc, r1
   64408:	add	r3, pc, r3
   6440c:	bl	76bb0 <fputs@plt+0x71598>
   64410:	andeq	ip, r4, r4, lsl #20
   64414:	andeq	r0, r0, r0, asr #8
   64418:	andeq	lr, r2, ip, ror #21
   6441c:	andeq	lr, r2, r4, ror sl
   64420:	andeq	lr, r2, ip, lsl #26
   64424:	andeq	r4, r2, r0, asr #26
   64428:	andeq	lr, r2, r4, asr sl
   6442c:	andeq	lr, r2, ip, ror #25
   64430:	andeq	lr, r2, r0, lsr #21
   64434:	andeq	lr, r2, r4, lsr sl
   64438:	andeq	lr, r2, ip, asr #25
   6443c:	andeq	r7, r2, r0, lsl r7
   64440:	andeq	lr, r2, r4, lsl sl
   64444:	andeq	lr, r2, ip, lsr #25
   64448:	andeq	lr, r2, r0, lsl sl
   6444c:	strdeq	lr, [r2], -r4
   64450:	andeq	lr, r2, ip, lsl #25
   64454:	ldrdeq	lr, [r2], -r4
   64458:	ldrdeq	lr, [r2], -r4
   6445c:	andeq	lr, r2, ip, ror #24
   64460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64464:	subs	fp, r0, #0
   64468:	sub	sp, sp, #12
   6446c:	mov	r4, r2
   64470:	mov	r5, r3
   64474:	ldr	r7, [sp, #48]	; 0x30
   64478:	ldr	r6, [sp, #52]	; 0x34
   6447c:	ldr	r9, [sp, #56]	; 0x38
   64480:	ldr	r8, [sp, #60]	; 0x3c
   64484:	ldrb	sl, [sp, #64]	; 0x40
   64488:	beq	645d4 <fputs@plt+0x5efbc>
   6448c:	orrs	r3, r4, r5
   64490:	beq	64614 <fputs@plt+0x5effc>
   64494:	cmp	r7, #0
   64498:	beq	645f4 <fputs@plt+0x5efdc>
   6449c:	cmp	r6, #0
   644a0:	beq	64588 <fputs@plt+0x5ef70>
   644a4:	cmp	r9, #0
   644a8:	beq	64568 <fputs@plt+0x5ef50>
   644ac:	ldr	r3, [r6]
   644b0:	cmp	r3, #0
   644b4:	bne	645a8 <fputs@plt+0x5ef90>
   644b8:	cmp	r5, #0
   644bc:	cmpeq	r4, #8
   644c0:	bls	64554 <fputs@plt+0x5ef3c>
   644c4:	add	r2, r8, #4
   644c8:	mov	r0, r7
   644cc:	bic	r2, r2, #3
   644d0:	mov	r1, r6
   644d4:	mov	r3, #1
   644d8:	bl	6bfc8 <fputs@plt+0x669b0>
   644dc:	cmp	r0, #0
   644e0:	beq	64560 <fputs@plt+0x5ef48>
   644e4:	ldr	ip, [r6]
   644e8:	add	r5, r8, #1
   644ec:	ldr	r1, [r7]
   644f0:	add	r0, fp, #8
   644f4:	sub	r2, r4, #8
   644f8:	mov	r3, r5
   644fc:	str	ip, [sp]
   64500:	bl	4fa0 <LZ4_decompress_safe_partial@plt>
   64504:	cmp	r0, #0
   64508:	blt	64554 <fputs@plt+0x5ef3c>
   6450c:	cmp	r5, r0
   64510:	bhi	64530 <fputs@plt+0x5ef18>
   64514:	ldr	r4, [r7]
   64518:	mov	r1, r9
   6451c:	mov	r2, r8
   64520:	mov	r0, r4
   64524:	bl	4b80 <memcmp@plt>
   64528:	cmp	r0, #0
   6452c:	beq	6453c <fputs@plt+0x5ef24>
   64530:	mov	r0, #0
   64534:	add	sp, sp, #12
   64538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6453c:	ldrb	r0, [r4, r8]
   64540:	subs	r3, r0, sl
   64544:	rsbs	r0, r3, #0
   64548:	adcs	r0, r0, r3
   6454c:	add	sp, sp, #12
   64550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64554:	mvn	r0, #73	; 0x49
   64558:	add	sp, sp, #12
   6455c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64560:	mvn	r0, #11
   64564:	b	64534 <fputs@plt+0x5ef1c>
   64568:	ldr	r0, [pc, #196]	; 64634 <fputs@plt+0x5f01c>
   6456c:	mov	r2, #308	; 0x134
   64570:	ldr	r1, [pc, #192]	; 64638 <fputs@plt+0x5f020>
   64574:	ldr	r3, [pc, #192]	; 6463c <fputs@plt+0x5f024>
   64578:	add	r0, pc, r0
   6457c:	add	r1, pc, r1
   64580:	add	r3, pc, r3
   64584:	bl	76bb0 <fputs@plt+0x71598>
   64588:	ldr	r0, [pc, #176]	; 64640 <fputs@plt+0x5f028>
   6458c:	movw	r2, #307	; 0x133
   64590:	ldr	r1, [pc, #172]	; 64644 <fputs@plt+0x5f02c>
   64594:	ldr	r3, [pc, #172]	; 64648 <fputs@plt+0x5f030>
   64598:	add	r0, pc, r0
   6459c:	add	r1, pc, r1
   645a0:	add	r3, pc, r3
   645a4:	bl	76bb0 <fputs@plt+0x71598>
   645a8:	ldr	r3, [r7]
   645ac:	cmp	r3, #0
   645b0:	bne	644b8 <fputs@plt+0x5eea0>
   645b4:	ldr	r0, [pc, #144]	; 6464c <fputs@plt+0x5f034>
   645b8:	movw	r2, #309	; 0x135
   645bc:	ldr	r1, [pc, #140]	; 64650 <fputs@plt+0x5f038>
   645c0:	ldr	r3, [pc, #140]	; 64654 <fputs@plt+0x5f03c>
   645c4:	add	r0, pc, r0
   645c8:	add	r1, pc, r1
   645cc:	add	r3, pc, r3
   645d0:	bl	76bb0 <fputs@plt+0x71598>
   645d4:	ldr	r0, [pc, #124]	; 64658 <fputs@plt+0x5f040>
   645d8:	mov	r2, #304	; 0x130
   645dc:	ldr	r1, [pc, #120]	; 6465c <fputs@plt+0x5f044>
   645e0:	ldr	r3, [pc, #120]	; 64660 <fputs@plt+0x5f048>
   645e4:	add	r0, pc, r0
   645e8:	add	r1, pc, r1
   645ec:	add	r3, pc, r3
   645f0:	bl	76bb0 <fputs@plt+0x71598>
   645f4:	ldr	r0, [pc, #104]	; 64664 <fputs@plt+0x5f04c>
   645f8:	movw	r2, #306	; 0x132
   645fc:	ldr	r1, [pc, #100]	; 64668 <fputs@plt+0x5f050>
   64600:	ldr	r3, [pc, #100]	; 6466c <fputs@plt+0x5f054>
   64604:	add	r0, pc, r0
   64608:	add	r1, pc, r1
   6460c:	add	r3, pc, r3
   64610:	bl	76bb0 <fputs@plt+0x71598>
   64614:	ldr	r0, [pc, #84]	; 64670 <fputs@plt+0x5f058>
   64618:	movw	r2, #305	; 0x131
   6461c:	ldr	r1, [pc, #80]	; 64674 <fputs@plt+0x5f05c>
   64620:	ldr	r3, [pc, #80]	; 64678 <fputs@plt+0x5f060>
   64624:	add	r0, pc, r0
   64628:	add	r1, pc, r1
   6462c:	add	r3, pc, r3
   64630:	bl	76bb0 <fputs@plt+0x71598>
   64634:	andeq	r4, r2, r8, asr #22
   64638:	andeq	lr, r2, ip, asr r8
   6463c:	andeq	lr, r2, r0, lsl fp
   64640:	andeq	lr, r2, r8, lsr #17
   64644:	andeq	lr, r2, ip, lsr r8
   64648:	strdeq	lr, [r2], -r0
   6464c:	andeq	lr, r2, r8, lsl #17
   64650:	andeq	lr, r2, r0, lsl r8
   64654:	andeq	lr, r2, r4, asr #21
   64658:	strdeq	lr, [r2], -r0
   6465c:	strdeq	lr, [r2], -r0
   64660:	andeq	lr, r2, r4, lsr #21
   64664:	andeq	r7, r2, ip, asr #9
   64668:	ldrdeq	lr, [r2], -r0
   6466c:	andeq	lr, r2, r4, lsl #21
   64670:	andeq	lr, r2, ip, asr #15
   64674:			; <UNDEFINED> instruction: 0x0002e7b0
   64678:	andeq	lr, r2, r4, ror #20
   6467c:	cmp	r0, #1
   64680:	push	{r4, r5, r6, r7}
   64684:	ldr	r7, [sp, #16]
   64688:	ldr	r6, [sp, #20]
   6468c:	ldr	r5, [sp, #24]
   64690:	ldr	r4, [sp, #28]
   64694:	ldrb	ip, [sp, #32]
   64698:	beq	646d0 <fputs@plt+0x5f0b8>
   6469c:	cmp	r0, #2
   646a0:	bne	646c4 <fputs@plt+0x5f0ac>
   646a4:	str	r7, [sp, #16]
   646a8:	mov	r0, r1
   646ac:	str	r6, [sp, #20]
   646b0:	str	r5, [sp, #24]
   646b4:	str	r4, [sp, #28]
   646b8:	str	ip, [sp, #32]
   646bc:	pop	{r4, r5, r6, r7}
   646c0:	b	64460 <fputs@plt+0x5ee48>
   646c4:	mvn	r0, #73	; 0x49
   646c8:	pop	{r4, r5, r6, r7}
   646cc:	bx	lr
   646d0:	str	ip, [sp, #32]
   646d4:	mov	r0, r1
   646d8:	pop	{r4, r5, r6, r7}
   646dc:	b	6415c <fputs@plt+0x5eb44>
   646e0:	ldr	r3, [pc, #180]	; 6479c <fputs@plt+0x5f184>
   646e4:	ldr	r2, [pc, #180]	; 647a0 <fputs@plt+0x5f188>
   646e8:	add	r3, pc, r3
   646ec:	push	{r4, r5, r6, lr}
   646f0:	subs	r4, r0, #0
   646f4:	ldr	r5, [r3, r2]
   646f8:	sub	sp, sp, #40	; 0x28
   646fc:	ldr	r3, [r5]
   64700:	str	r3, [sp, #36]	; 0x24
   64704:	beq	6477c <fputs@plt+0x5f164>
   64708:	ldrb	r3, [r4, #16]
   6470c:	tst	r3, #8
   64710:	beq	64720 <fputs@plt+0x5f108>
   64714:	ldrb	r6, [r4, #292]	; 0x124
   64718:	cmp	r6, #0
   6471c:	beq	6473c <fputs@plt+0x5f124>
   64720:	ldr	r2, [sp, #36]	; 0x24
   64724:	mov	r0, #0
   64728:	ldr	r3, [r5]
   6472c:	cmp	r2, r3
   64730:	bne	64778 <fputs@plt+0x5f160>
   64734:	add	sp, sp, #40	; 0x28
   64738:	pop	{r4, r5, r6, pc}
   6473c:	ldr	r0, [r4, #288]	; 0x120
   64740:	bl	5378 <gcry_md_reset@plt>
   64744:	mov	r3, r6
   64748:	add	r6, sp, #4
   6474c:	ldr	r0, [r4, #320]	; 0x140
   64750:	mov	r2, #32
   64754:	mov	r1, r6
   64758:	bl	656e8 <fputs@plt+0x600d0>
   6475c:	mov	r1, r6
   64760:	ldr	r0, [r4, #288]	; 0x120
   64764:	mov	r2, #32
   64768:	bl	51e0 <gcry_md_setkey@plt>
   6476c:	mov	r3, #1
   64770:	strb	r3, [r4, #292]	; 0x124
   64774:	b	64720 <fputs@plt+0x5f108>
   64778:	bl	524c <__stack_chk_fail@plt>
   6477c:	ldr	r0, [pc, #32]	; 647a4 <fputs@plt+0x5f18c>
   64780:	mov	r2, #82	; 0x52
   64784:	ldr	r1, [pc, #28]	; 647a8 <fputs@plt+0x5f190>
   64788:	ldr	r3, [pc, #28]	; 647ac <fputs@plt+0x5f194>
   6478c:	add	r0, pc, r0
   64790:	add	r1, pc, r1
   64794:	add	r3, pc, r3
   64798:	bl	76bb0 <fputs@plt+0x71598>
   6479c:	muleq	r4, r0, r4
   647a0:	andeq	r0, r0, r0, asr #8
   647a4:	andeq	ip, r1, ip, asr #3
   647a8:	ldrdeq	lr, [r2], -r8
   647ac:			; <UNDEFINED> instruction: 0x0002e9bc
   647b0:	push	{r4, r5, lr}
   647b4:	subs	r4, r0, #0
   647b8:	sub	sp, sp, #20
   647bc:	mov	r5, r1
   647c0:	str	r2, [sp, #12]
   647c4:	beq	64938 <fputs@plt+0x5f320>
   647c8:	ldrb	r3, [r4, #16]
   647cc:	ubfx	r3, r3, #3, #1
   647d0:	cmp	r3, #0
   647d4:	moveq	r0, r3
   647d8:	bne	647e4 <fputs@plt+0x5f1cc>
   647dc:	add	sp, sp, #20
   647e0:	pop	{r4, r5, pc}
   647e4:	bl	646e0 <fputs@plt+0x5f0c8>
   647e8:	cmp	r0, #0
   647ec:	blt	647dc <fputs@plt+0x5f1c4>
   647f0:	ldr	r1, [sp, #12]
   647f4:	cmp	r1, #0
   647f8:	beq	64910 <fputs@plt+0x5f2f8>
   647fc:	cmp	r5, #0
   64800:	beq	64810 <fputs@plt+0x5f1f8>
   64804:	ldrb	r3, [r1]
   64808:	cmp	r3, r5
   6480c:	bne	64900 <fputs@plt+0x5f2e8>
   64810:	ldr	r0, [r4, #288]	; 0x120
   64814:	mov	r2, #16
   64818:	bl	506c <gcry_md_write@plt>
   6481c:	ldr	r1, [sp, #12]
   64820:	ldrb	r3, [r1]
   64824:	sub	r3, r3, #1
   64828:	cmp	r3, #6
   6482c:	addls	pc, pc, r3, lsl #2
   64830:	b	64908 <fputs@plt+0x5f2f0>
   64834:	b	64884 <fputs@plt+0x5f26c>
   64838:	b	648b4 <fputs@plt+0x5f29c>
   6483c:	b	648e4 <fputs@plt+0x5f2cc>
   64840:	b	64850 <fputs@plt+0x5f238>
   64844:	b	64850 <fputs@plt+0x5f238>
   64848:	b	64850 <fputs@plt+0x5f238>
   6484c:	b	64858 <fputs@plt+0x5f240>
   64850:	mov	r0, #0
   64854:	b	647dc <fputs@plt+0x5f1c4>
   64858:	add	r1, r1, #16
   6485c:	ldr	r0, [r4, #288]	; 0x120
   64860:	mov	r2, #8
   64864:	bl	506c <gcry_md_write@plt>
   64868:	ldr	r1, [sp, #12]
   6486c:	ldr	r0, [r4, #288]	; 0x120
   64870:	mov	r2, #8
   64874:	add	r1, r1, #24
   64878:	bl	506c <gcry_md_write@plt>
   6487c:	mov	r0, #0
   64880:	b	647dc <fputs@plt+0x5f1c4>
   64884:	add	r1, r1, #16
   64888:	ldr	r0, [r4, #288]	; 0x120
   6488c:	mov	r2, #8
   64890:	bl	506c <gcry_md_write@plt>
   64894:	ldr	r3, [sp, #12]
   64898:	ldr	r0, [r4, #288]	; 0x120
   6489c:	add	r1, r3, #64	; 0x40
   648a0:	ldr	r2, [r3, #8]
   648a4:	sub	r2, r2, #64	; 0x40
   648a8:	bl	506c <gcry_md_write@plt>
   648ac:	mov	r0, #0
   648b0:	b	647dc <fputs@plt+0x5f1c4>
   648b4:	add	r1, r1, #16
   648b8:	ldr	r0, [r4, #288]	; 0x120
   648bc:	mov	r2, #8
   648c0:	bl	506c <gcry_md_write@plt>
   648c4:	ldr	r3, [sp, #12]
   648c8:	ldr	r0, [r4, #288]	; 0x120
   648cc:	add	r1, r3, #40	; 0x28
   648d0:	ldr	r2, [r3, #8]
   648d4:	sub	r2, r2, #40	; 0x28
   648d8:	bl	506c <gcry_md_write@plt>
   648dc:	mov	r0, #0
   648e0:	b	647dc <fputs@plt+0x5f1c4>
   648e4:	ldr	r2, [r1, #8]
   648e8:	add	r1, r1, #16
   648ec:	ldr	r0, [r4, #288]	; 0x120
   648f0:	sub	r2, r2, #16
   648f4:	bl	506c <gcry_md_write@plt>
   648f8:	mov	r0, #0
   648fc:	b	647dc <fputs@plt+0x5f1c4>
   64900:	mvn	r0, #73	; 0x49
   64904:	b	647dc <fputs@plt+0x5f1c4>
   64908:	mvn	r0, #21
   6490c:	b	647dc <fputs@plt+0x5f1c4>
   64910:	add	r3, sp, #12
   64914:	mov	r1, r5
   64918:	str	r3, [sp]
   6491c:	mov	r0, r4
   64920:	ldrd	r2, [sp, #32]
   64924:	bl	5ded8 <fputs@plt+0x588c0>
   64928:	cmp	r0, #0
   6492c:	blt	647dc <fputs@plt+0x5f1c4>
   64930:	ldr	r1, [sp, #12]
   64934:	b	64810 <fputs@plt+0x5f1f8>
   64938:	ldr	r0, [pc, #24]	; 64958 <fputs@plt+0x5f340>
   6493c:	mov	r2, #235	; 0xeb
   64940:	ldr	r1, [pc, #20]	; 6495c <fputs@plt+0x5f344>
   64944:	ldr	r3, [pc, #20]	; 64960 <fputs@plt+0x5f348>
   64948:	add	r0, pc, r0
   6494c:	add	r1, pc, r1
   64950:	add	r3, pc, r3
   64954:	bl	76bb0 <fputs@plt+0x71598>
   64958:	andeq	ip, r1, r0, lsl r0
   6495c:	andeq	lr, r2, ip, lsl r8
   64960:	andeq	lr, r2, r0, ror #15
   64964:	ldr	r3, [pc, #480]	; 64b4c <fputs@plt+0x5f534>
   64968:	ldr	r2, [pc, #480]	; 64b50 <fputs@plt+0x5f538>
   6496c:	add	r3, pc, r3
   64970:	push	{r4, r5, r6, r7, r8, r9, lr}
   64974:	subs	r6, r0, #0
   64978:	ldr	r7, [r3, r2]
   6497c:	sub	sp, sp, #52	; 0x34
   64980:	ldr	r3, [r7]
   64984:	str	r3, [sp, #44]	; 0x2c
   64988:	beq	64b0c <fputs@plt+0x5f4f4>
   6498c:	ldrb	r3, [r6, #16]
   64990:	ubfx	r3, r3, #3, #1
   64994:	cmp	r3, #0
   64998:	beq	64aa4 <fputs@plt+0x5f48c>
   6499c:	ldrb	r3, [r6, #292]	; 0x124
   649a0:	cmp	r3, #0
   649a4:	beq	64aa4 <fputs@plt+0x5f48c>
   649a8:	ldr	r3, [r6, #288]	; 0x120
   649ac:	cmp	r3, #0
   649b0:	beq	64b2c <fputs@plt+0x5f514>
   649b4:	add	r3, sp, #28
   649b8:	mov	r1, #7
   649bc:	str	r3, [sp]
   649c0:	mov	r2, #64	; 0x40
   649c4:	add	r3, sp, #32
   649c8:	str	r3, [sp, #4]
   649cc:	mov	r3, #0
   649d0:	bl	5e374 <fputs@plt+0x58d5c>
   649d4:	cmp	r0, #0
   649d8:	blt	64aa8 <fputs@plt+0x5f490>
   649dc:	ldr	r3, [r6, #160]	; 0xa0
   649e0:	ldr	r8, [sp, #28]
   649e4:	ldr	r4, [r3, #224]	; 0xe0
   649e8:	ldr	r5, [r3, #228]	; 0xe4
   649ec:	adds	r4, r4, #1
   649f0:	str	r4, [r3, #224]	; 0xe0
   649f4:	adc	r5, r5, #0
   649f8:	str	r5, [r3, #228]	; 0xe4
   649fc:	str	r4, [r8, #16]
   64a00:	str	r5, [r8, #20]
   64a04:	ldr	r0, [r6, #320]	; 0x140
   64a08:	bl	656c0 <fputs@plt+0x600a8>
   64a0c:	str	r0, [r8, #24]
   64a10:	str	r1, [r8, #28]
   64a14:	bl	77b7c <fputs@plt+0x72564>
   64a18:	cmp	r0, #6
   64a1c:	movle	r2, r8
   64a20:	bgt	64ac0 <fputs@plt+0x5f4a8>
   64a24:	ldrd	r4, [sp, #32]
   64a28:	mov	r0, r6
   64a2c:	mov	r1, #7
   64a30:	strd	r4, [sp]
   64a34:	bl	647b0 <fputs@plt+0x5f198>
   64a38:	cmp	r0, #0
   64a3c:	blt	64aa8 <fputs@plt+0x5f490>
   64a40:	mov	r1, #0
   64a44:	ldr	r0, [r6, #288]	; 0x120
   64a48:	ldr	r8, [sp, #28]
   64a4c:	bl	554c <gcry_md_read@plt>
   64a50:	mov	r9, #0
   64a54:	mov	r3, r0
   64a58:	ldr	r5, [r0]
   64a5c:	ldr	r4, [r0, #4]
   64a60:	ldr	ip, [r0, #8]
   64a64:	mov	r0, r9
   64a68:	ldr	r1, [r3, #12]
   64a6c:	str	r5, [r8, #32]
   64a70:	str	r4, [r8, #36]	; 0x24
   64a74:	str	ip, [r8, #40]	; 0x28
   64a78:	str	r1, [r8, #44]	; 0x2c
   64a7c:	ldr	r5, [r3, #16]
   64a80:	ldr	r4, [r3, #20]
   64a84:	ldr	ip, [r3, #24]
   64a88:	ldr	r1, [r3, #28]
   64a8c:	str	r5, [r8, #48]	; 0x30
   64a90:	str	r4, [r8, #52]	; 0x34
   64a94:	str	ip, [r8, #56]	; 0x38
   64a98:	str	r1, [r8, #60]	; 0x3c
   64a9c:	strb	r9, [r6, #292]	; 0x124
   64aa0:	b	64aa8 <fputs@plt+0x5f490>
   64aa4:	mov	r0, r3
   64aa8:	ldr	r2, [sp, #44]	; 0x2c
   64aac:	ldr	r3, [r7]
   64ab0:	cmp	r2, r3
   64ab4:	bne	64b08 <fputs@plt+0x5f4f0>
   64ab8:	add	sp, sp, #52	; 0x34
   64abc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   64ac0:	ldr	r0, [r6, #320]	; 0x140
   64ac4:	bl	656c0 <fputs@plt+0x600a8>
   64ac8:	ldr	r2, [pc, #132]	; 64b54 <fputs@plt+0x5f53c>
   64acc:	ldr	ip, [pc, #132]	; 64b58 <fputs@plt+0x5f540>
   64ad0:	mov	r3, #65	; 0x41
   64ad4:	add	r2, pc, r2
   64ad8:	str	r2, [sp, #4]
   64adc:	ldr	r2, [pc, #120]	; 64b5c <fputs@plt+0x5f544>
   64ae0:	add	ip, pc, ip
   64ae4:	strd	r4, [sp, #8]
   64ae8:	add	r2, pc, r2
   64aec:	str	ip, [sp]
   64af0:	strd	r0, [sp, #16]
   64af4:	mov	r0, #7
   64af8:	mov	r1, #0
   64afc:	bl	76de4 <fputs@plt+0x717cc>
   64b00:	ldr	r2, [sp, #28]
   64b04:	b	64a24 <fputs@plt+0x5f40c>
   64b08:	bl	524c <__stack_chk_fail@plt>
   64b0c:	ldr	r0, [pc, #76]	; 64b60 <fputs@plt+0x5f548>
   64b10:	mov	r2, #46	; 0x2e
   64b14:	ldr	r1, [pc, #72]	; 64b64 <fputs@plt+0x5f54c>
   64b18:	ldr	r3, [pc, #72]	; 64b68 <fputs@plt+0x5f550>
   64b1c:	add	r0, pc, r0
   64b20:	add	r1, pc, r1
   64b24:	add	r3, pc, r3
   64b28:	bl	76bb0 <fputs@plt+0x71598>
   64b2c:	ldr	r0, [pc, #56]	; 64b6c <fputs@plt+0x5f554>
   64b30:	mov	r2, #54	; 0x36
   64b34:	ldr	r1, [pc, #52]	; 64b70 <fputs@plt+0x5f558>
   64b38:	ldr	r3, [pc, #52]	; 64b74 <fputs@plt+0x5f55c>
   64b3c:	add	r0, pc, r0
   64b40:	add	r1, pc, r1
   64b44:	add	r3, pc, r3
   64b48:	bl	76bb0 <fputs@plt+0x71598>
   64b4c:	andeq	ip, r4, ip, lsl #4
   64b50:	andeq	r0, r0, r0, asr #8
   64b54:	andeq	lr, r2, r8, lsr #14
   64b58:	andeq	lr, r2, r8, ror #11
   64b5c:	andeq	lr, r2, r0, lsl #13
   64b60:	andeq	fp, r1, ip, lsr lr
   64b64:	andeq	lr, r2, r8, asr #12
   64b68:	strdeq	lr, [r2], -r4
   64b6c:			; <UNDEFINED> instruction: 0x0002e6b8
   64b70:	andeq	lr, r2, r8, lsr #12
   64b74:	ldrdeq	lr, [r2], -r4
   64b78:	push	{r4, lr}
   64b7c:	subs	r4, r0, #0
   64b80:	beq	64bfc <fputs@plt+0x5f5e4>
   64b84:	ldrb	r3, [r4, #16]
   64b88:	ubfx	r3, r3, #3, #1
   64b8c:	cmp	r3, #0
   64b90:	bne	64b9c <fputs@plt+0x5f584>
   64b94:	mov	r0, #0
   64b98:	pop	{r4, pc}
   64b9c:	bl	646e0 <fputs@plt+0x5f0c8>
   64ba0:	cmp	r0, #0
   64ba4:	poplt	{r4, pc}
   64ba8:	ldr	r0, [r4, #288]	; 0x120
   64bac:	mov	r2, #16
   64bb0:	ldr	r1, [r4, #160]	; 0xa0
   64bb4:	bl	506c <gcry_md_write@plt>
   64bb8:	ldr	r1, [r4, #160]	; 0xa0
   64bbc:	ldr	r0, [r4, #288]	; 0x120
   64bc0:	mov	r2, #32
   64bc4:	add	r1, r1, #24
   64bc8:	bl	506c <gcry_md_write@plt>
   64bcc:	ldr	r1, [r4, #160]	; 0xa0
   64bd0:	ldr	r0, [r4, #288]	; 0x120
   64bd4:	mov	r2, #24
   64bd8:	add	r1, r1, #72	; 0x48
   64bdc:	bl	506c <gcry_md_write@plt>
   64be0:	ldr	r1, [r4, #160]	; 0xa0
   64be4:	ldr	r0, [r4, #288]	; 0x120
   64be8:	mov	r2, #32
   64bec:	add	r1, r1, #104	; 0x68
   64bf0:	bl	506c <gcry_md_write@plt>
   64bf4:	mov	r0, #0
   64bf8:	pop	{r4, pc}
   64bfc:	ldr	r0, [pc, #24]	; 64c1c <fputs@plt+0x5f604>
   64c00:	movw	r2, #295	; 0x127
   64c04:	ldr	r1, [pc, #20]	; 64c20 <fputs@plt+0x5f608>
   64c08:	ldr	r3, [pc, #20]	; 64c24 <fputs@plt+0x5f60c>
   64c0c:	add	r0, pc, r0
   64c10:	add	r1, pc, r1
   64c14:	add	r3, pc, r3
   64c18:	bl	76bb0 <fputs@plt+0x71598>
   64c1c:	andeq	fp, r1, ip, asr #26
   64c20:	andeq	lr, r2, r8, asr r5
   64c24:	andeq	lr, r2, r8, lsr #13
   64c28:	ldr	r3, [pc, #1028]	; 65034 <fputs@plt+0x5fa1c>
   64c2c:	ldr	r2, [pc, #1028]	; 65038 <fputs@plt+0x5fa20>
   64c30:	add	r3, pc, r3
   64c34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64c38:	subs	r9, r0, #0
   64c3c:	ldr	r8, [r3, r2]
   64c40:	sub	sp, sp, #252	; 0xfc
   64c44:	mov	r4, #0
   64c48:	str	r4, [sp, #76]	; 0x4c
   64c4c:	ldr	r3, [r8]
   64c50:	str	r3, [sp, #244]	; 0xf4
   64c54:	beq	65000 <fputs@plt+0x5f9e8>
   64c58:	ldrb	r0, [r9, #16]
   64c5c:	ubfx	r0, r0, #3, #1
   64c60:	cmp	r0, #0
   64c64:	bne	64c80 <fputs@plt+0x5f668>
   64c68:	ldr	r2, [sp, #244]	; 0xf4
   64c6c:	ldr	r3, [r8]
   64c70:	cmp	r2, r3
   64c74:	bne	64ef4 <fputs@plt+0x5f8dc>
   64c78:	add	sp, sp, #252	; 0xfc
   64c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64c80:	add	fp, sp, #80	; 0x50
   64c84:	mov	r0, fp
   64c88:	bl	52848 <fputs@plt+0x4d230>
   64c8c:	cmp	r0, #0
   64c90:	blt	64c68 <fputs@plt+0x5f650>
   64c94:	ldrb	r2, [sp, #87]	; 0x57
   64c98:	add	r0, sp, #76	; 0x4c
   64c9c:	ldrb	sl, [sp, #81]	; 0x51
   64ca0:	mov	r1, #1
   64ca4:	ldrb	r7, [sp, #82]	; 0x52
   64ca8:	str	r2, [sp, #24]
   64cac:	ldrb	r2, [sp, #88]	; 0x58
   64cb0:	ldrb	r6, [sp, #83]	; 0x53
   64cb4:	ldrb	r5, [sp, #84]	; 0x54
   64cb8:	ldrb	lr, [sp, #85]	; 0x55
   64cbc:	ldrb	ip, [sp, #86]	; 0x56
   64cc0:	str	r2, [sp, #28]
   64cc4:	ldrb	r2, [sp, #95]	; 0x5f
   64cc8:	str	sl, [sp]
   64ccc:	str	r7, [sp, #4]
   64cd0:	ldrb	sl, [sp, #89]	; 0x59
   64cd4:	ldrb	r7, [sp, #90]	; 0x5a
   64cd8:	str	r6, [sp, #8]
   64cdc:	str	r5, [sp, #12]
   64ce0:	ldrb	r6, [sp, #91]	; 0x5b
   64ce4:	ldrb	r5, [sp, #92]	; 0x5c
   64ce8:	str	lr, [sp, #16]
   64cec:	str	ip, [sp, #20]
   64cf0:	ldrb	lr, [sp, #93]	; 0x5d
   64cf4:	ldrb	ip, [sp, #94]	; 0x5e
   64cf8:	str	r2, [sp, #56]	; 0x38
   64cfc:	ldr	r2, [pc, #824]	; 6503c <fputs@plt+0x5fa24>
   64d00:	ldrb	r3, [sp, #80]	; 0x50
   64d04:	str	sl, [sp, #32]
   64d08:	add	r2, pc, r2
   64d0c:	str	r7, [sp, #36]	; 0x24
   64d10:	str	r6, [sp, #40]	; 0x28
   64d14:	str	r5, [sp, #44]	; 0x2c
   64d18:	str	lr, [sp, #48]	; 0x30
   64d1c:	str	ip, [sp, #52]	; 0x34
   64d20:	bl	4ebc <__asprintf_chk@plt>
   64d24:	cmp	r0, #0
   64d28:	blt	64eec <fputs@plt+0x5f8d4>
   64d2c:	movw	r1, #258	; 0x102
   64d30:	ldr	r0, [sp, #76]	; 0x4c
   64d34:	movt	r1, #8
   64d38:	mov	r2, #384	; 0x180
   64d3c:	bl	50d8 <open64@plt>
   64d40:	subs	sl, r0, #0
   64d44:	blt	64d8c <fputs@plt+0x5f774>
   64d48:	mov	r0, #3
   64d4c:	mov	r1, sl
   64d50:	add	r2, sp, #128	; 0x80
   64d54:	bl	4dfc <__fxstat64@plt>
   64d58:	cmp	r0, #0
   64d5c:	blt	64db4 <fputs@plt+0x5f79c>
   64d60:	ldrd	r2, [sp, #176]	; 0xb0
   64d64:	cmp	r2, #88	; 0x58
   64d68:	sbcs	r1, r3, #0
   64d6c:	mvnlt	r5, #60	; 0x3c
   64d70:	bge	64dc0 <fputs@plt+0x5f7a8>
   64d74:	mov	r0, sl
   64d78:	bl	65fb8 <fputs@plt+0x609a0>
   64d7c:	ldr	r0, [sp, #76]	; 0x4c
   64d80:	bl	4e5c <free@plt>
   64d84:	mov	r0, r5
   64d88:	b	64c68 <fputs@plt+0x5f650>
   64d8c:	bl	55b8 <__errno_location@plt>
   64d90:	ldr	r5, [r0]
   64d94:	mov	r4, r0
   64d98:	cmp	r5, #2
   64d9c:	beq	64dac <fputs@plt+0x5f794>
   64da0:	bl	77b7c <fputs@plt+0x72564>
   64da4:	cmp	r0, #2
   64da8:	bgt	64e9c <fputs@plt+0x5f884>
   64dac:	rsb	r5, r5, #0
   64db0:	b	64d74 <fputs@plt+0x5f75c>
   64db4:	bl	55b8 <__errno_location@plt>
   64db8:	ldr	r5, [r0]
   64dbc:	b	64dac <fputs@plt+0x5f794>
   64dc0:	bl	65b0c <fputs@plt+0x604f4>
   64dc4:	mov	r2, #1
   64dc8:	str	sl, [sp]
   64dcc:	mov	r5, #0
   64dd0:	add	r3, r0, #87	; 0x57
   64dd4:	rsb	r1, r0, #0
   64dd8:	and	r1, r1, r3
   64ddc:	mov	r0, r4
   64de0:	mov	r3, r2
   64de4:	mov	r4, #0
   64de8:	strd	r4, [sp, #8]
   64dec:	bl	5228 <mmap64@plt>
   64df0:	cmn	r0, #1
   64df4:	str	r0, [sp, #68]	; 0x44
   64df8:	beq	64db4 <fputs@plt+0x5f79c>
   64dfc:	ldr	r1, [pc, #572]	; 65040 <fputs@plt+0x5fa28>
   64e00:	add	r3, sp, #236	; 0xec
   64e04:	mov	r2, #8
   64e08:	add	r1, pc, r1
   64e0c:	ldr	r0, [r1]
   64e10:	ldr	r1, [r1, #4]
   64e14:	stmia	r3!, {r0, r1}
   64e18:	add	r1, sp, #236	; 0xec
   64e1c:	ldr	r0, [sp, #68]	; 0x44
   64e20:	bl	4b80 <memcmp@plt>
   64e24:	ldr	r2, [sp, #68]	; 0x44
   64e28:	cmp	r0, #0
   64e2c:	bne	64edc <fputs@plt+0x5f8c4>
   64e30:	ldr	r3, [r2, #12]
   64e34:	cmp	r3, #0
   64e38:	mvnne	r5, #92	; 0x5c
   64e3c:	bne	64e80 <fputs@plt+0x5f868>
   64e40:	ldr	r4, [r2, #48]	; 0x30
   64e44:	ldr	r5, [r2, #52]	; 0x34
   64e48:	cmp	r5, #0
   64e4c:	cmpeq	r4, #87	; 0x57
   64e50:	bls	64e7c <fputs@plt+0x5f864>
   64e54:	ldr	r3, [sp, #68]	; 0x44
   64e58:	ldrh	r0, [r3, #72]	; 0x48
   64e5c:	bl	6566c <fputs@plt+0x60054>
   64e60:	ldr	r1, [sp, #68]	; 0x44
   64e64:	ldr	r6, [r1, #80]	; 0x50
   64e68:	ldr	r7, [r1, #84]	; 0x54
   64e6c:	mov	r1, #0
   64e70:	cmp	r7, r1
   64e74:	cmpeq	r6, r0
   64e78:	beq	64ef8 <fputs@plt+0x5f8e0>
   64e7c:	mvn	r5, #73	; 0x49
   64e80:	bl	65b0c <fputs@plt+0x604f4>
   64e84:	add	r3, r0, #87	; 0x57
   64e88:	rsb	r1, r0, #0
   64e8c:	and	r1, r1, r3
   64e90:	ldr	r0, [sp, #68]	; 0x44
   64e94:	bl	53f0 <munmap@plt>
   64e98:	b	64d74 <fputs@plt+0x5f75c>
   64e9c:	ldr	r2, [sp, #76]	; 0x4c
   64ea0:	mov	r1, r5
   64ea4:	ldr	lr, [pc, #408]	; 65044 <fputs@plt+0x5fa2c>
   64ea8:	mov	r0, #3
   64eac:	ldr	ip, [pc, #404]	; 65048 <fputs@plt+0x5fa30>
   64eb0:	movw	r3, #342	; 0x156
   64eb4:	str	r2, [sp, #8]
   64eb8:	add	lr, pc, lr
   64ebc:	ldr	r2, [pc, #392]	; 6504c <fputs@plt+0x5fa34>
   64ec0:	add	ip, pc, ip
   64ec4:	str	lr, [sp]
   64ec8:	str	ip, [sp, #4]
   64ecc:	add	r2, pc, r2
   64ed0:	bl	76de4 <fputs@plt+0x717cc>
   64ed4:	ldr	r5, [r4]
   64ed8:	b	64dac <fputs@plt+0x5f794>
   64edc:	cmp	r2, #0
   64ee0:	mvn	r5, #73	; 0x49
   64ee4:	bne	64e80 <fputs@plt+0x5f868>
   64ee8:	b	64d74 <fputs@plt+0x5f75c>
   64eec:	mvn	r0, #11
   64ef0:	b	64c68 <fputs@plt+0x5f650>
   64ef4:	bl	524c <__stack_chk_fail@plt>
   64ef8:	add	r4, r6, r4
   64efc:	ldrd	r2, [sp, #176]	; 0xb0
   64f00:	mov	r1, #0
   64f04:	str	r4, [r9, #300]	; 0x12c
   64f08:	mov	r0, r4
   64f0c:	cmp	r3, r1
   64f10:	cmpeq	r2, r0
   64f14:	mvncc	r5, #60	; 0x3c
   64f18:	bcc	64e80 <fputs@plt+0x5f868>
   64f1c:	ldm	fp, {r0, r1, r2, r3}
   64f20:	add	lr, sp, #96	; 0x60
   64f24:	ldr	r5, [sp, #68]	; 0x44
   64f28:	add	ip, sp, #112	; 0x70
   64f2c:	stm	lr, {r0, r1, r2, r3}
   64f30:	ldr	r0, [r5, #16]!
   64f34:	ldr	r1, [r5, #4]
   64f38:	ldr	r2, [r5, #8]
   64f3c:	ldr	r3, [r5, #12]
   64f40:	stmia	ip!, {r0, r1, r2, r3}
   64f44:	mov	r0, lr
   64f48:	add	r1, sp, #112	; 0x70
   64f4c:	mov	r2, #16
   64f50:	bl	4b80 <memcmp@plt>
   64f54:	subs	r5, r0, #0
   64f58:	mvnne	r5, #111	; 0x6f
   64f5c:	bne	64e80 <fputs@plt+0x5f868>
   64f60:	ldr	r1, [sp, #68]	; 0x44
   64f64:	ldr	r2, [r1, #56]	; 0x38
   64f68:	ldr	r3, [r1, #60]	; 0x3c
   64f6c:	orrs	r1, r2, r3
   64f70:	beq	64e7c <fputs@plt+0x5f864>
   64f74:	ldr	r1, [sp, #68]	; 0x44
   64f78:	ldr	r2, [r1, #64]	; 0x40
   64f7c:	ldr	r3, [r1, #68]	; 0x44
   64f80:	orrs	r1, r2, r3
   64f84:	beq	64e7c <fputs@plt+0x5f864>
   64f88:	bl	65b0c <fputs@plt+0x604f4>
   64f8c:	sub	r4, r4, #1
   64f90:	mov	r2, #0
   64f94:	mov	r3, #0
   64f98:	str	sl, [sp]
   64f9c:	strd	r2, [sp, #8]
   64fa0:	mov	r2, #3
   64fa4:	mov	r3, #1
   64fa8:	rsb	r1, r0, #0
   64fac:	add	r0, r4, r0
   64fb0:	and	r1, r1, r0
   64fb4:	mov	r0, r5
   64fb8:	bl	5228 <mmap64@plt>
   64fbc:	cmn	r0, #1
   64fc0:	str	r0, [r9, #296]	; 0x128
   64fc4:	beq	65020 <fputs@plt+0x5fa08>
   64fc8:	ldr	r2, [r0, #56]	; 0x38
   64fcc:	ldr	r3, [r0, #60]	; 0x3c
   64fd0:	str	r2, [r9, #304]	; 0x130
   64fd4:	str	r3, [r9, #308]	; 0x134
   64fd8:	ldr	r3, [r0, #68]	; 0x44
   64fdc:	ldr	r2, [r0, #64]	; 0x40
   64fe0:	str	r3, [r9, #316]	; 0x13c
   64fe4:	str	r2, [r9, #312]	; 0x138
   64fe8:	ldr	r3, [r0, #48]	; 0x30
   64fec:	add	r3, r0, r3
   64ff0:	str	r3, [r9, #320]	; 0x140
   64ff4:	ldr	r3, [r0, #80]	; 0x50
   64ff8:	str	r3, [r9, #324]	; 0x144
   64ffc:	b	64e80 <fputs@plt+0x5f868>
   65000:	ldr	r0, [pc, #72]	; 65050 <fputs@plt+0x5fa38>
   65004:	movw	r2, #326	; 0x146
   65008:	ldr	r1, [pc, #68]	; 65054 <fputs@plt+0x5fa3c>
   6500c:	ldr	r3, [pc, #68]	; 65058 <fputs@plt+0x5fa40>
   65010:	add	r0, pc, r0
   65014:	add	r1, pc, r1
   65018:	add	r3, pc, r3
   6501c:	bl	76bb0 <fputs@plt+0x71598>
   65020:	str	r5, [r9, #296]	; 0x128
   65024:	bl	55b8 <__errno_location@plt>
   65028:	ldr	r5, [r0]
   6502c:	rsb	r5, r5, #0
   65030:	b	64e80 <fputs@plt+0x5f868>
   65034:	andeq	fp, r4, r8, asr #30
   65038:	andeq	r0, r0, r0, asr #8
   6503c:	andeq	lr, r2, r4, lsl r5
   65040:			; <UNDEFINED> instruction: 0x0002e2b8
   65044:	andeq	lr, r2, r8, asr #4
   65048:			; <UNDEFINED> instruction: 0x0002e3b4
   6504c:	muleq	r2, ip, r2
   65050:	andeq	fp, r1, r8, asr #18
   65054:	andeq	lr, r2, r4, asr r1
   65058:	andeq	lr, r2, r4, asr #5
   6505c:	push	{r3, r4, r5, lr}
   65060:	mov	r4, r0
   65064:	ldrb	r3, [r0, #16]
   65068:	ubfx	r3, r3, #3, #1
   6506c:	cmp	r3, #0
   65070:	bne	6507c <fputs@plt+0x5fa64>
   65074:	mov	r0, r3
   65078:	pop	{r3, r4, r5, pc}
   6507c:	mov	r0, #39	; 0x27
   65080:	bl	5030 <gcry_control@plt>
   65084:	subs	r5, r0, #0
   65088:	beq	650ac <fputs@plt+0x5fa94>
   6508c:	add	r0, r4, #288	; 0x120
   65090:	mov	r1, #8
   65094:	mov	r2, #2
   65098:	bl	55dc <gcry_md_open@plt>
   6509c:	cmp	r0, #0
   650a0:	moveq	r0, #0
   650a4:	mvnne	r0, #94	; 0x5e
   650a8:	pop	{r3, r4, r5, pc}
   650ac:	ldr	r0, [pc, #60]	; 650f0 <fputs@plt+0x5fad8>
   650b0:	add	r0, pc, r0
   650b4:	bl	4be0 <gcry_check_version@plt>
   650b8:	cmp	r0, #0
   650bc:	beq	650d0 <fputs@plt+0x5fab8>
   650c0:	mov	r1, r5
   650c4:	mov	r0, #38	; 0x26
   650c8:	bl	5030 <gcry_control@plt>
   650cc:	b	6508c <fputs@plt+0x5fa74>
   650d0:	ldr	r0, [pc, #28]	; 650f4 <fputs@plt+0x5fadc>
   650d4:	movw	r2, #434	; 0x1b2
   650d8:	ldr	r1, [pc, #24]	; 650f8 <fputs@plt+0x5fae0>
   650dc:	ldr	r3, [pc, #24]	; 650fc <fputs@plt+0x5fae4>
   650e0:	add	r0, pc, r0
   650e4:	add	r1, pc, r1
   650e8:	add	r3, pc, r3
   650ec:	bl	76bb0 <fputs@plt+0x71598>
   650f0:	ldrdeq	lr, [r2], -ip
   650f4:	muleq	r2, r0, r3
   650f8:	andeq	lr, r2, r4, lsl #1
   650fc:	andeq	lr, r2, ip, lsl #4
   65100:	push	{r4, lr}
   65104:	mov	r4, r0
   65108:	ldrb	r0, [r0, #16]
   6510c:	sub	sp, sp, #8
   65110:	ubfx	r0, r0, #3, #1
   65114:	cmp	r0, #0
   65118:	beq	651bc <fputs@plt+0x5fba4>
   6511c:	bl	77b7c <fputs@plt+0x72564>
   65120:	cmp	r0, #6
   65124:	bgt	651c4 <fputs@plt+0x5fbac>
   65128:	mov	r0, r4
   6512c:	bl	64b78 <fputs@plt+0x5f560>
   65130:	cmp	r0, #0
   65134:	blt	651bc <fputs@plt+0x5fba4>
   65138:	ldr	r1, [r4, #160]	; 0xa0
   6513c:	ldr	r2, [r1, #120]	; 0x78
   65140:	ldr	r3, [r1, #124]	; 0x7c
   65144:	cmp	r3, #0
   65148:	cmpeq	r2, #15
   6514c:	bls	65208 <fputs@plt+0x5fbf0>
   65150:	subs	r2, r2, #16
   65154:	mov	r0, r4
   65158:	sbc	r3, r3, #0
   6515c:	mov	r1, #5
   65160:	strd	r2, [sp]
   65164:	mov	r2, #0
   65168:	bl	647b0 <fputs@plt+0x5f198>
   6516c:	cmp	r0, #0
   65170:	blt	651bc <fputs@plt+0x5fba4>
   65174:	ldr	r1, [r4, #160]	; 0xa0
   65178:	ldr	r2, [r1, #104]	; 0x68
   6517c:	ldr	r3, [r1, #108]	; 0x6c
   65180:	cmp	r3, #0
   65184:	cmpeq	r2, #15
   65188:	bls	65208 <fputs@plt+0x5fbf0>
   6518c:	subs	r2, r2, #16
   65190:	mov	r0, r4
   65194:	sbc	r3, r3, #0
   65198:	mov	r1, #4
   6519c:	strd	r2, [sp]
   651a0:	mov	r2, #0
   651a4:	bl	647b0 <fputs@plt+0x5f198>
   651a8:	cmp	r0, #0
   651ac:	blt	651bc <fputs@plt+0x5fba4>
   651b0:	mov	r0, r4
   651b4:	bl	64964 <fputs@plt+0x5f34c>
   651b8:	and	r0, r0, r0, asr #31
   651bc:	add	sp, sp, #8
   651c0:	pop	{r4, pc}
   651c4:	ldr	lr, [pc, #68]	; 65210 <fputs@plt+0x5fbf8>
   651c8:	mov	r1, #0
   651cc:	ldr	ip, [pc, #64]	; 65214 <fputs@plt+0x5fbfc>
   651d0:	movw	r3, #461	; 0x1cd
   651d4:	ldr	r2, [pc, #60]	; 65218 <fputs@plt+0x5fc00>
   651d8:	add	lr, pc, lr
   651dc:	add	ip, pc, ip
   651e0:	str	lr, [sp]
   651e4:	add	r2, pc, r2
   651e8:	str	ip, [sp, #4]
   651ec:	mov	r0, #7
   651f0:	bl	76de4 <fputs@plt+0x717cc>
   651f4:	mov	r0, r4
   651f8:	bl	64b78 <fputs@plt+0x5f560>
   651fc:	cmp	r0, #0
   65200:	bge	65138 <fputs@plt+0x5fb20>
   65204:	b	651bc <fputs@plt+0x5fba4>
   65208:	mvn	r0, #21
   6520c:	b	651bc <fputs@plt+0x5fba4>
   65210:	andeq	sp, r2, r8, lsl #30
   65214:	strheq	lr, [r2], -r8
   65218:	andeq	sp, r2, r4, lsl #31
   6521c:	ldr	ip, [pc, #784]	; 65534 <fputs@plt+0x5ff1c>
   65220:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65224:	add	ip, pc, ip
   65228:	ldr	lr, [pc, #776]	; 65538 <fputs@plt+0x5ff20>
   6522c:	mov	r9, r3
   65230:	sub	sp, sp, #28
   65234:	mov	r7, r0
   65238:	mov	r0, #8
   6523c:	mov	r4, r2
   65240:	ldr	lr, [ip, lr]
   65244:	mov	r6, r1
   65248:	ldr	r5, [sp, #64]	; 0x40
   6524c:	ldr	r3, [lr]
   65250:	str	lr, [sp, #4]
   65254:	str	r3, [sp, #20]
   65258:	bl	52d0 <gcry_md_get_algo_dlen@plt>
   6525c:	mov	r1, #8
   65260:	mov	r2, #0
   65264:	mov	r8, r0
   65268:	add	r0, sp, #12
   6526c:	bl	55dc <gcry_md_open@plt>
   65270:	mov	r1, r4
   65274:	mov	r2, r9
   65278:	ldr	r0, [sp, #12]
   6527c:	bl	506c <gcry_md_write@plt>
   65280:	ldr	r4, [sp, #12]
   65284:	ldr	r3, [r4, #4]
   65288:	ldr	r2, [r4, #8]
   6528c:	cmp	r3, r2
   65290:	movne	fp, r4
   65294:	beq	654c0 <fputs@plt+0x5fea8>
   65298:	add	r2, r4, r3
   6529c:	lsr	r1, r5, #24
   652a0:	add	r3, r3, #1
   652a4:	str	r3, [r4, #4]
   652a8:	strb	r1, [r2, #12]
   652ac:	ldr	r3, [fp, #4]
   652b0:	ldr	r2, [fp, #8]
   652b4:	cmp	r3, r2
   652b8:	movne	r9, fp
   652bc:	beq	654dc <fputs@plt+0x5fec4>
   652c0:	add	r2, fp, r3
   652c4:	lsr	r1, r5, #16
   652c8:	add	r3, r3, #1
   652cc:	str	r3, [fp, #4]
   652d0:	strb	r1, [r2, #12]
   652d4:	ldr	r3, [r9, #4]
   652d8:	ldr	r2, [r9, #8]
   652dc:	cmp	r3, r2
   652e0:	movne	r4, r9
   652e4:	beq	654f8 <fputs@plt+0x5fee0>
   652e8:	add	r2, r9, r3
   652ec:	lsr	r1, r5, #8
   652f0:	add	r3, r3, #1
   652f4:	str	r3, [r9, #4]
   652f8:	strb	r1, [r2, #12]
   652fc:	ldr	r3, [r4, #4]
   65300:	ldr	r2, [r4, #8]
   65304:	cmp	r3, r2
   65308:	movne	r1, r4
   6530c:	beq	65514 <fputs@plt+0x5fefc>
   65310:	add	r2, r4, r3
   65314:	cmp	r6, #0
   65318:	add	r3, r3, #1
   6531c:	str	r3, [r4, #4]
   65320:	strb	r5, [r2, #12]
   65324:	beq	6549c <fputs@plt+0x5fe84>
   65328:	add	r9, sp, #16
   6532c:	mov	fp, #0
   65330:	b	65410 <fputs@plt+0x5fdf8>
   65334:	add	r1, r4, r2
   65338:	add	r0, r2, #1
   6533c:	lsr	r2, fp, #24
   65340:	str	r0, [r4, #4]
   65344:	strb	r2, [r1, #12]
   65348:	ldr	r2, [sl, #4]
   6534c:	ldr	r1, [sl, #8]
   65350:	cmp	r2, r1
   65354:	movne	r5, sl
   65358:	beq	65480 <fputs@plt+0x5fe68>
   6535c:	add	r1, sl, r2
   65360:	lsr	r0, fp, #16
   65364:	add	r2, r2, #1
   65368:	str	r2, [sl, #4]
   6536c:	strb	r0, [r1, #12]
   65370:	ldr	r3, [r5, #4]
   65374:	ldr	r2, [r5, #8]
   65378:	cmp	r3, r2
   6537c:	movne	r4, r5
   65380:	beq	65464 <fputs@plt+0x5fe4c>
   65384:	add	r2, r5, r3
   65388:	add	r1, r3, #1
   6538c:	lsr	r3, fp, #8
   65390:	str	r1, [r5, #4]
   65394:	strb	r3, [r2, #12]
   65398:	ldr	r3, [r4, #4]
   6539c:	ldr	r2, [r4, #8]
   653a0:	cmp	r3, r2
   653a4:	movne	r0, r4
   653a8:	beq	65448 <fputs@plt+0x5fe30>
   653ac:	add	ip, r4, r3
   653b0:	mov	r2, #0
   653b4:	add	r1, r3, #1
   653b8:	mov	r3, r2
   653bc:	str	r1, [r4, #4]
   653c0:	mov	r1, #5
   653c4:	strb	fp, [ip, #12]
   653c8:	cmp	r6, r8
   653cc:	movcc	r4, r6
   653d0:	movcs	r4, r8
   653d4:	bl	4f40 <gcry_md_ctl@plt>
   653d8:	mov	r1, #8
   653dc:	ldr	r0, [sp, #16]
   653e0:	add	fp, fp, #1
   653e4:	bl	554c <gcry_md_read@plt>
   653e8:	mov	r2, r4
   653ec:	mov	r1, r0
   653f0:	mov	r0, r7
   653f4:	bl	5018 <memcpy@plt>
   653f8:	ldr	r0, [sp, #16]
   653fc:	bl	5204 <gcry_md_close@plt>
   65400:	subs	r6, r6, r4
   65404:	ldr	r1, [sp, #12]
   65408:	add	r7, r7, r4
   6540c:	beq	6549c <fputs@plt+0x5fe84>
   65410:	mov	r0, r9
   65414:	bl	52f4 <gcry_md_copy@plt>
   65418:	ldr	r4, [sp, #16]
   6541c:	ldmib	r4, {r2, r3}
   65420:	cmp	r2, r3
   65424:	movne	sl, r4
   65428:	bne	65334 <fputs@plt+0x5fd1c>
   6542c:	mov	r1, #0
   65430:	mov	r0, r4
   65434:	mov	r2, r1
   65438:	bl	506c <gcry_md_write@plt>
   6543c:	ldr	r2, [r4, #4]
   65440:	ldr	sl, [sp, #16]
   65444:	b	65334 <fputs@plt+0x5fd1c>
   65448:	mov	r1, #0
   6544c:	mov	r0, r4
   65450:	mov	r2, r1
   65454:	bl	506c <gcry_md_write@plt>
   65458:	ldr	r3, [r4, #4]
   6545c:	ldr	r0, [sp, #16]
   65460:	b	653ac <fputs@plt+0x5fd94>
   65464:	mov	r1, #0
   65468:	mov	r0, r5
   6546c:	mov	r2, r1
   65470:	bl	506c <gcry_md_write@plt>
   65474:	ldr	r3, [r5, #4]
   65478:	ldr	r4, [sp, #16]
   6547c:	b	65384 <fputs@plt+0x5fd6c>
   65480:	mov	r1, #0
   65484:	mov	r0, sl
   65488:	mov	r2, r1
   6548c:	bl	506c <gcry_md_write@plt>
   65490:	ldr	r2, [sl, #4]
   65494:	ldr	r5, [sp, #16]
   65498:	b	6535c <fputs@plt+0x5fd44>
   6549c:	mov	r0, r1
   654a0:	bl	5204 <gcry_md_close@plt>
   654a4:	ldr	r1, [sp, #4]
   654a8:	ldr	r2, [sp, #20]
   654ac:	ldr	r3, [r1]
   654b0:	cmp	r2, r3
   654b4:	bne	65530 <fputs@plt+0x5ff18>
   654b8:	add	sp, sp, #28
   654bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   654c0:	mov	r1, #0
   654c4:	mov	r0, r4
   654c8:	mov	r2, r1
   654cc:	bl	506c <gcry_md_write@plt>
   654d0:	ldr	r3, [r4, #4]
   654d4:	ldr	fp, [sp, #12]
   654d8:	b	65298 <fputs@plt+0x5fc80>
   654dc:	mov	r1, #0
   654e0:	mov	r0, fp
   654e4:	mov	r2, r1
   654e8:	bl	506c <gcry_md_write@plt>
   654ec:	ldr	r3, [fp, #4]
   654f0:	ldr	r9, [sp, #12]
   654f4:	b	652c0 <fputs@plt+0x5fca8>
   654f8:	mov	r1, #0
   654fc:	mov	r0, r9
   65500:	mov	r2, r1
   65504:	bl	506c <gcry_md_write@plt>
   65508:	ldr	r3, [r9, #4]
   6550c:	ldr	r4, [sp, #12]
   65510:	b	652e8 <fputs@plt+0x5fcd0>
   65514:	mov	r1, #0
   65518:	mov	r0, r4
   6551c:	mov	r2, r1
   65520:	bl	506c <gcry_md_write@plt>
   65524:	ldr	r3, [r4, #4]
   65528:	ldr	r1, [sp, #12]
   6552c:	b	65310 <fputs@plt+0x5fcf8>
   65530:	bl	524c <__stack_chk_fail@plt>
   65534:	andeq	fp, r4, r4, asr r9
   65538:	andeq	r0, r0, r0, asr #8
   6553c:	push	{r4, lr}
   65540:	mov	r0, #39	; 0x27
   65544:	bl	5030 <gcry_control@plt>
   65548:	subs	r4, r0, #0
   6554c:	popne	{r4, pc}
   65550:	ldr	r0, [pc, #68]	; 6559c <fputs@plt+0x5ff84>
   65554:	add	r0, pc, r0
   65558:	bl	4be0 <gcry_check_version@plt>
   6555c:	cmp	r0, #0
   65560:	beq	6557c <fputs@plt+0x5ff64>
   65564:	mov	r0, #37	; 0x25
   65568:	bl	5030 <gcry_control@plt>
   6556c:	mov	r1, r4
   65570:	mov	r0, #38	; 0x26
   65574:	pop	{r4, lr}
   65578:	b	5030 <gcry_control@plt>
   6557c:	ldr	r0, [pc, #28]	; 655a0 <fputs@plt+0x5ff88>
   65580:	mov	r2, #218	; 0xda
   65584:	ldr	r1, [pc, #24]	; 655a4 <fputs@plt+0x5ff8c>
   65588:	ldr	r3, [pc, #24]	; 655a8 <fputs@plt+0x5ff90>
   6558c:	add	r0, pc, r0
   65590:	add	r1, pc, r1
   65594:	add	r3, pc, r3
   65598:	bl	76bb0 <fputs@plt+0x71598>
   6559c:	andeq	sp, r2, r8, lsr sp
   655a0:	andeq	sp, r2, r4, ror #29
   655a4:			; <UNDEFINED> instruction: 0x0002ddb0
   655a8:	andeq	sp, r2, r8, ror sp
   655ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   655b0:	sub	sp, sp, #16
   655b4:	ldrb	r6, [r0, #1]
   655b8:	mov	r2, #0
   655bc:	ldrb	r4, [r0]
   655c0:	orr	r8, r2, r2
   655c4:	ldrb	sl, [r0, #2]
   655c8:	mov	r7, #0
   655cc:	lsl	r5, r6, #16
   655d0:	ldrb	r6, [r0, #7]
   655d4:	lsl	r3, r4, #24
   655d8:	orr	r9, r3, r5
   655dc:	strd	r8, [sp]
   655e0:	strd	r6, [sp, #8]
   655e4:	lsl	r9, sl, #8
   655e8:	ldrd	r4, [sp, #8]
   655ec:	ldrd	sl, [sp]
   655f0:	ldrb	r7, [r0, #3]
   655f4:	orr	sl, sl, r4
   655f8:	orr	fp, fp, r5
   655fc:	strd	sl, [sp]
   65600:	ldrd	r4, [sp]
   65604:	ldrb	sl, [r0, #4]
   65608:	orr	r4, r4, r2
   6560c:	orr	r5, r5, r9
   65610:	strd	r4, [sp]
   65614:	ldrd	r8, [sp]
   65618:	lsr	r5, sl, #8
   6561c:	lsl	r4, sl, #24
   65620:	ldrb	sl, [r0, #5]
   65624:	orr	r8, r8, r2
   65628:	orr	r9, r9, r7
   6562c:	strd	r8, [sp]
   65630:	ldrb	r6, [r0, #6]
   65634:	lsr	r9, sl, #16
   65638:	ldrd	r0, [sp]
   6563c:	lsl	r8, sl, #16
   65640:	orr	r4, r4, r0
   65644:	orr	r5, r5, r1
   65648:	orr	r4, r4, r8
   6564c:	lsr	r1, r6, #24
   65650:	orr	r5, r5, r9
   65654:	lsl	r0, r6, #8
   65658:	orr	r0, r0, r4
   6565c:	orr	r1, r1, r5
   65660:	add	sp, sp, #16
   65664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   65668:	bx	lr
   6566c:	tst	r0, #15
   65670:	push	{r3, lr}
   65674:	bne	65694 <fputs@plt+0x6007c>
   65678:	sub	r2, r0, #16
   6567c:	movw	r3, #16368	; 0x3ff0
   65680:	cmp	r2, r3
   65684:	bhi	65694 <fputs@plt+0x6007c>
   65688:	ubfx	r0, r0, #2, #29
   6568c:	add	r0, r0, #10
   65690:	pop	{r3, pc}
   65694:	ldr	r0, [pc, #24]	; 656b4 <fputs@plt+0x6009c>
   65698:	mov	r2, #239	; 0xef
   6569c:	ldr	r1, [pc, #20]	; 656b8 <fputs@plt+0x600a0>
   656a0:	ldr	r3, [pc, #20]	; 656bc <fputs@plt+0x600a4>
   656a4:	add	r0, pc, r0
   656a8:	add	r1, pc, r1
   656ac:	add	r3, pc, r3
   656b0:	bl	76bb0 <fputs@plt+0x71598>
   656b4:	andeq	sp, r2, ip, lsr #26
   656b8:	muleq	r2, r8, ip
   656bc:	andeq	sp, r2, ip, lsl #27
   656c0:	ldrb	r1, [r0]
   656c4:	movw	r3, #16380	; 0x3ffc
   656c8:	ldrb	r2, [r0, #1]
   656cc:	orr	r2, r2, r1, lsl #8
   656d0:	add	r2, r2, #1
   656d4:	lsl	r2, r2, #2
   656d8:	and	r3, r2, r3
   656dc:	add	r3, r3, #2
   656e0:	add	r0, r0, r3
   656e4:	b	655ac <fputs@plt+0x5ff94>
   656e8:	push	{r4, r5, r6, r7, lr}
   656ec:	mov	r4, r0
   656f0:	sub	sp, sp, #12
   656f4:	mov	r7, r1
   656f8:	mov	r6, r2
   656fc:	mov	r5, r3
   65700:	bl	6553c <fputs@plt+0x5ff24>
   65704:	ldrb	r2, [r4]
   65708:	ldrb	r3, [r4, #1]
   6570c:	movw	ip, #16380	; 0x3ffc
   65710:	mov	r0, r7
   65714:	mov	r1, r6
   65718:	orr	r3, r3, r2, lsl #8
   6571c:	str	r5, [sp]
   65720:	add	r3, r3, #1
   65724:	add	r2, r4, #2
   65728:	lsl	r3, r3, #2
   6572c:	and	ip, r3, ip
   65730:	add	r3, ip, #8
   65734:	bl	6521c <fputs@plt+0x5fc04>
   65738:	add	sp, sp, #12
   6573c:	pop	{r4, r5, r6, r7, pc}
   65740:	ldr	r3, [pc, #404]	; 658dc <fputs@plt+0x602c4>
   65744:	ldr	r2, [pc, #404]	; 658e0 <fputs@plt+0x602c8>
   65748:	add	r3, pc, r3
   6574c:	ldr	r0, [pc, #400]	; 658e4 <fputs@plt+0x602cc>
   65750:	push	{r4, r5, r6, r7, lr}
   65754:	sub	sp, sp, #20
   65758:	ldr	r5, [r3, r2]
   6575c:	add	r0, pc, r0
   65760:	mov	r4, #0
   65764:	str	r4, [sp, #4]
   65768:	str	r4, [sp, #8]
   6576c:	ldr	r3, [r5]
   65770:	ldr	r6, [pc, #368]	; 658e8 <fputs@plt+0x602d0>
   65774:	str	r3, [sp, #12]
   65778:	bl	521c <__tls_get_addr@plt>
   6577c:	ldrb	r2, [r6, r0]
   65780:	mov	r3, r0
   65784:	cmp	r2, r4
   65788:	beq	657b8 <fputs@plt+0x601a0>
   6578c:	ldr	r2, [pc, #344]	; 658ec <fputs@plt+0x602d4>
   65790:	mov	r0, r4
   65794:	ldr	r7, [r3, r2]
   65798:	bl	4e5c <free@plt>
   6579c:	ldr	r2, [sp, #12]
   657a0:	ldr	r3, [r5]
   657a4:	mov	r0, r7
   657a8:	cmp	r2, r3
   657ac:	bne	658c4 <fputs@plt+0x602ac>
   657b0:	add	sp, sp, #20
   657b4:	pop	{r4, r5, r6, r7, pc}
   657b8:	ldr	r0, [pc, #304]	; 658f0 <fputs@plt+0x602d8>
   657bc:	add	r1, sp, #4
   657c0:	add	r0, pc, r0
   657c4:	bl	7dcac <fputs@plt+0x78694>
   657c8:	cmp	r0, #0
   657cc:	blt	65814 <fputs@plt+0x601fc>
   657d0:	ldr	r0, [sp, #4]
   657d4:	add	r1, sp, #8
   657d8:	bl	66254 <fputs@plt+0x60c3c>
   657dc:	cmp	r0, #0
   657e0:	blt	65814 <fputs@plt+0x601fc>
   657e4:	ldr	r0, [pc, #264]	; 658f4 <fputs@plt+0x602dc>
   657e8:	ldr	r4, [sp, #8]
   657ec:	add	r0, pc, r0
   657f0:	bl	521c <__tls_get_addr@plt>
   657f4:	ldr	r2, [pc, #240]	; 658ec <fputs@plt+0x602d4>
   657f8:	mov	r1, #1
   657fc:	mov	r7, r4
   65800:	mov	r3, r0
   65804:	ldr	r0, [sp, #4]
   65808:	strb	r1, [r6, r3]
   6580c:	str	r4, [r3, r2]
   65810:	b	65798 <fputs@plt+0x60180>
   65814:	mov	r3, #37	; 0x25
   65818:	mov	r0, #23
   6581c:	mov	r1, r3
   65820:	str	r3, [sp, #8]
   65824:	bl	5390 <prctl@plt>
   65828:	ldr	r1, [sp, #8]
   6582c:	cmp	r0, #0
   65830:	bge	658a4 <fputs@plt+0x6028c>
   65834:	sub	r1, r1, #1
   65838:	str	r1, [sp, #8]
   6583c:	cmp	r1, #0
   65840:	bne	6585c <fputs@plt+0x60244>
   65844:	b	658bc <fputs@plt+0x602a4>
   65848:	ldr	r1, [sp, #8]
   6584c:	sub	r1, r1, #1
   65850:	str	r1, [sp, #8]
   65854:	cmp	r1, #0
   65858:	beq	658bc <fputs@plt+0x602a4>
   6585c:	mov	r0, #23
   65860:	bl	5390 <prctl@plt>
   65864:	cmp	r0, #0
   65868:	blt	65848 <fputs@plt+0x60230>
   6586c:	ldr	r7, [sp, #8]
   65870:	ldr	r0, [pc, #128]	; 658f8 <fputs@plt+0x602e0>
   65874:	add	r0, pc, r0
   65878:	bl	521c <__tls_get_addr@plt>
   6587c:	ldr	r2, [pc, #104]	; 658ec <fputs@plt+0x602d4>
   65880:	mov	r1, #1
   65884:	mov	r3, r0
   65888:	ldr	r0, [sp, #4]
   6588c:	strb	r1, [r6, r3]
   65890:	str	r7, [r3, r2]
   65894:	b	65798 <fputs@plt+0x60180>
   65898:	ldr	r1, [sp, #8]
   6589c:	add	r1, r1, #1
   658a0:	str	r1, [sp, #8]
   658a4:	add	r1, r1, #1
   658a8:	mov	r0, #23
   658ac:	bl	5390 <prctl@plt>
   658b0:	cmp	r0, #0
   658b4:	bge	65898 <fputs@plt+0x60280>
   658b8:	b	6586c <fputs@plt+0x60254>
   658bc:	mov	r7, r1
   658c0:	b	65870 <fputs@plt+0x60258>
   658c4:	bl	524c <__stack_chk_fail@plt>
   658c8:	mov	r4, r0
   658cc:	ldr	r0, [sp, #4]
   658d0:	bl	4e5c <free@plt>
   658d4:	mov	r0, r4
   658d8:	bl	54f8 <_Unwind_Resume@plt>
   658dc:	andeq	fp, r4, r0, lsr r4
   658e0:	andeq	r0, r0, r0, asr #8
   658e4:	andeq	fp, r4, r8, lsl #16
   658e8:	andeq	r0, r0, r0, lsr r0
   658ec:	andeq	r0, r0, r4, lsr r0
   658f0:	muleq	r2, r4, ip
   658f4:	andeq	fp, r4, r8, ror r7
   658f8:	strdeq	fp, [r4], -r0
   658fc:	bic	r3, r0, #32
   65900:	sub	r3, r3, #65	; 0x41
   65904:	cmp	r3, #25
   65908:	bls	65930 <fputs@plt+0x60318>
   6590c:	sub	r3, r0, #48	; 0x30
   65910:	cmp	r3, #9
   65914:	bls	65930 <fputs@plt+0x60318>
   65918:	sub	r3, r0, #45	; 0x2d
   6591c:	cmp	r0, #95	; 0x5f
   65920:	cmpne	r3, #1
   65924:	movhi	r0, #0
   65928:	movls	r0, #1
   6592c:	bx	lr
   65930:	mov	r0, #1
   65934:	bx	lr
   65938:	push	{r3, r4, r5, r6, r7, lr}
   6593c:	mov	r7, r1
   65940:	ldrb	r3, [r0]
   65944:	cmp	r3, #0
   65948:	beq	659bc <fputs@plt+0x603a4>
   6594c:	mov	r4, #0
   65950:	mov	r5, r0
   65954:	mov	r6, r4
   65958:	b	65988 <fputs@plt+0x60370>
   6595c:	cmp	r3, #92	; 0x5c
   65960:	mov	r1, r3
   65964:	mov	r0, r7
   65968:	beq	659ac <fputs@plt+0x60394>
   6596c:	bl	4cb8 <strchr@plt>
   65970:	cmp	r0, #0
   65974:	bne	659b4 <fputs@plt+0x6039c>
   65978:	ldrb	r3, [r5, #1]!
   6597c:	add	r4, r4, #1
   65980:	cmp	r3, #0
   65984:	beq	659a4 <fputs@plt+0x6038c>
   65988:	cmp	r6, #0
   6598c:	beq	6595c <fputs@plt+0x60344>
   65990:	ldrb	r3, [r5, #1]!
   65994:	mov	r6, #0
   65998:	add	r4, r4, #1
   6599c:	cmp	r3, #0
   659a0:	bne	65988 <fputs@plt+0x60370>
   659a4:	rsb	r0, r6, r4
   659a8:	pop	{r3, r4, r5, r6, r7, pc}
   659ac:	mov	r6, #1
   659b0:	b	65978 <fputs@plt+0x60360>
   659b4:	mov	r0, r4
   659b8:	pop	{r3, r4, r5, r6, r7, pc}
   659bc:	mov	r0, r3
   659c0:	pop	{r3, r4, r5, r6, r7, pc}
   659c4:	push	{r4, lr}
   659c8:	adds	r4, r2, #0
   659cc:	movne	r4, #1
   659d0:	cmp	r1, #0
   659d4:	movne	r3, #0
   659d8:	andeq	r3, r4, #1
   659dc:	cmp	r3, #0
   659e0:	bne	65a20 <fputs@plt+0x60408>
   659e4:	cmp	r4, #0
   659e8:	beq	65a18 <fputs@plt+0x60400>
   659ec:	ldr	ip, [r1]
   659f0:	cmp	ip, r0
   659f4:	bne	65a08 <fputs@plt+0x603f0>
   659f8:	b	65a18 <fputs@plt+0x60400>
   659fc:	ldr	ip, [r1, #4]!
   65a00:	cmp	ip, r0
   65a04:	beq	65a18 <fputs@plt+0x60400>
   65a08:	add	r3, r3, #1
   65a0c:	cmp	r2, r3
   65a10:	bhi	659fc <fputs@plt+0x603e4>
   65a14:	mov	r4, #0
   65a18:	mov	r0, r4
   65a1c:	pop	{r4, pc}
   65a20:	ldr	r0, [pc, #24]	; 65a40 <fputs@plt+0x60428>
   65a24:	movw	r2, #1857	; 0x741
   65a28:	ldr	r1, [pc, #20]	; 65a44 <fputs@plt+0x6042c>
   65a2c:	ldr	r3, [pc, #20]	; 65a48 <fputs@plt+0x60430>
   65a30:	add	r0, pc, r0
   65a34:	add	r1, pc, r1
   65a38:	add	r3, pc, r3
   65a3c:	bl	76bb0 <fputs@plt+0x71598>
   65a40:	andeq	sp, r2, ip, asr #26
   65a44:	andeq	sp, r2, r0, ror #26
   65a48:	andeq	pc, r2, ip, asr #3
   65a4c:	ldr	r3, [pc, #164]	; 65af8 <fputs@plt+0x604e0>
   65a50:	mov	r1, #0
   65a54:	ldr	r2, [pc, #160]	; 65afc <fputs@plt+0x604e4>
   65a58:	add	r3, pc, r3
   65a5c:	ldr	r0, [pc, #156]	; 65b00 <fputs@plt+0x604e8>
   65a60:	push	{r4, lr}
   65a64:	sub	sp, sp, #96	; 0x60
   65a68:	ldr	r4, [r3, r2]
   65a6c:	add	r0, pc, r0
   65a70:	ldr	r3, [r4]
   65a74:	str	r3, [sp, #92]	; 0x5c
   65a78:	bl	4ea4 <access@plt>
   65a7c:	cmp	r0, #0
   65a80:	blt	65ac8 <fputs@plt+0x604b0>
   65a84:	ldr	r0, [pc, #120]	; 65b04 <fputs@plt+0x604ec>
   65a88:	mov	r1, sp
   65a8c:	add	r0, pc, r0
   65a90:	bl	4b44 <statfs64@plt>
   65a94:	cmp	r0, #0
   65a98:	blt	65ac8 <fputs@plt+0x604b0>
   65a9c:	ldr	r0, [sp]
   65aa0:	movw	r2, #22774	; 0x58f6
   65aa4:	movw	r3, #6548	; 0x1994
   65aa8:	movt	r2, #34180	; 0x8584
   65aac:	movt	r3, #258	; 0x102
   65ab0:	cmp	r0, r3
   65ab4:	cmpne	r0, r2
   65ab8:	movne	r0, #0
   65abc:	moveq	r0, #1
   65ac0:	mov	ip, r0
   65ac4:	b	65ad0 <fputs@plt+0x604b8>
   65ac8:	mov	r0, #0
   65acc:	mov	ip, r0
   65ad0:	ldr	r1, [sp, #92]	; 0x5c
   65ad4:	ldr	r3, [pc, #44]	; 65b08 <fputs@plt+0x604f0>
   65ad8:	ldr	r2, [r4]
   65adc:	add	r3, pc, r3
   65ae0:	cmp	r1, r2
   65ae4:	str	ip, [r3]
   65ae8:	bne	65af4 <fputs@plt+0x604dc>
   65aec:	add	sp, sp, #96	; 0x60
   65af0:	pop	{r4, pc}
   65af4:	bl	524c <__stack_chk_fail@plt>
   65af8:	andeq	fp, r4, r0, lsr #2
   65afc:	andeq	r0, r0, r0, asr #8
   65b00:	andeq	sp, r2, ip, lsr sp
   65b04:	andeq	sp, r2, ip, asr r0
   65b08:	andeq	fp, r4, ip, lsr #13
   65b0c:	ldr	r0, [pc, #92]	; 65b70 <fputs@plt+0x60558>
   65b10:	push	{r3, r4, r5, lr}
   65b14:	add	r0, pc, r0
   65b18:	bl	521c <__tls_get_addr@plt>
   65b1c:	ldr	r4, [pc, #80]	; 65b74 <fputs@plt+0x6055c>
   65b20:	ldr	r3, [r0, r4]
   65b24:	mov	r5, r0
   65b28:	cmp	r3, #0
   65b2c:	beq	65b38 <fputs@plt+0x60520>
   65b30:	mov	r0, r3
   65b34:	pop	{r3, r4, r5, pc}
   65b38:	mov	r0, #30
   65b3c:	bl	4ba4 <sysconf@plt>
   65b40:	cmp	r0, #0
   65b44:	ble	65b50 <fputs@plt+0x60538>
   65b48:	str	r0, [r5, r4]
   65b4c:	pop	{r3, r4, r5, pc}
   65b50:	ldr	r0, [pc, #32]	; 65b78 <fputs@plt+0x60560>
   65b54:	mov	r2, #115	; 0x73
   65b58:	ldr	r1, [pc, #28]	; 65b7c <fputs@plt+0x60564>
   65b5c:	ldr	r3, [pc, #28]	; 65b80 <fputs@plt+0x60568>
   65b60:	add	r0, pc, r0
   65b64:	add	r1, pc, r1
   65b68:	add	r3, pc, r3
   65b6c:	bl	76bb0 <fputs@plt+0x71598>
   65b70:	andeq	fp, r4, r0, asr r4
   65b74:	andeq	r0, r0, r8, lsr r0
   65b78:	ldrdeq	r5, [r2], -r0
   65b7c:	andeq	sp, r2, r0, lsr ip
   65b80:	andeq	pc, r2, r4, lsr #3
   65b84:	cmp	r0, #0
   65b88:	cmpne	r1, #0
   65b8c:	push	{r3, lr}
   65b90:	bne	65ba8 <fputs@plt+0x60590>
   65b94:	cmp	r0, #0
   65b98:	cmpeq	r1, #0
   65b9c:	movne	r0, #0
   65ba0:	moveq	r0, #1
   65ba4:	pop	{r3, pc}
   65ba8:	bl	557c <strcmp@plt>
   65bac:	rsbs	r0, r0, #1
   65bb0:	movcc	r0, #0
   65bb4:	pop	{r3, pc}
   65bb8:	push	{r4, r5, r6, lr}
   65bbc:	subs	r6, r0, #0
   65bc0:	mov	r4, r1
   65bc4:	beq	65c24 <fputs@plt+0x6060c>
   65bc8:	cmp	r1, #0
   65bcc:	beq	65c44 <fputs@plt+0x6062c>
   65bd0:	bl	4fc4 <strlen@plt>
   65bd4:	mov	r5, r0
   65bd8:	mov	r0, r4
   65bdc:	bl	4fc4 <strlen@plt>
   65be0:	subs	r2, r0, #0
   65be4:	beq	65c14 <fputs@plt+0x605fc>
   65be8:	cmp	r5, r2
   65bec:	bcc	65c1c <fputs@plt+0x60604>
   65bf0:	rsb	r5, r2, r5
   65bf4:	mov	r1, r4
   65bf8:	add	r6, r6, r5
   65bfc:	mov	r0, r6
   65c00:	bl	4b80 <memcmp@plt>
   65c04:	cmp	r0, #0
   65c08:	moveq	r0, r6
   65c0c:	movne	r0, #0
   65c10:	pop	{r4, r5, r6, pc}
   65c14:	add	r0, r6, r5
   65c18:	pop	{r4, r5, r6, pc}
   65c1c:	mov	r0, #0
   65c20:	pop	{r4, r5, r6, pc}
   65c24:	ldr	r0, [pc, #56]	; 65c64 <fputs@plt+0x6064c>
   65c28:	mov	r2, #137	; 0x89
   65c2c:	ldr	r1, [pc, #52]	; 65c68 <fputs@plt+0x60650>
   65c30:	ldr	r3, [pc, #52]	; 65c6c <fputs@plt+0x60654>
   65c34:	add	r0, pc, r0
   65c38:	add	r1, pc, r1
   65c3c:	add	r3, pc, r3
   65c40:	bl	76bb0 <fputs@plt+0x71598>
   65c44:	ldr	r0, [pc, #36]	; 65c70 <fputs@plt+0x60658>
   65c48:	mov	r2, #138	; 0x8a
   65c4c:	ldr	r1, [pc, #32]	; 65c74 <fputs@plt+0x6065c>
   65c50:	ldr	r3, [pc, #32]	; 65c78 <fputs@plt+0x60660>
   65c54:	add	r0, pc, r0
   65c58:	add	r1, pc, r1
   65c5c:	add	r3, pc, r3
   65c60:	bl	76bb0 <fputs@plt+0x71598>
   65c64:	ldrdeq	r1, [r2], -r8
   65c68:	andeq	sp, r2, ip, asr fp
   65c6c:			; <UNDEFINED> instruction: 0x0002f1b0
   65c70:	andeq	sp, r2, r8, ror #22
   65c74:	andeq	sp, r2, ip, lsr fp
   65c78:	muleq	r2, r0, r1
   65c7c:	push	{r4, lr}
   65c80:	subs	r4, r0, #0
   65c84:	beq	65dec <fputs@plt+0x607d4>
   65c88:	ldrb	r3, [r4]
   65c8c:	cmp	r3, #46	; 0x2e
   65c90:	beq	65cf0 <fputs@plt+0x606d8>
   65c94:	ldr	r1, [pc, #368]	; 65e0c <fputs@plt+0x607f4>
   65c98:	add	r1, pc, r1
   65c9c:	bl	557c <strcmp@plt>
   65ca0:	cmp	r0, #0
   65ca4:	beq	65cf0 <fputs@plt+0x606d8>
   65ca8:	ldr	r1, [pc, #352]	; 65e10 <fputs@plt+0x607f8>
   65cac:	mov	r0, r4
   65cb0:	add	r1, pc, r1
   65cb4:	bl	557c <strcmp@plt>
   65cb8:	cmp	r0, #0
   65cbc:	beq	65cf0 <fputs@plt+0x606d8>
   65cc0:	ldr	r1, [pc, #332]	; 65e14 <fputs@plt+0x607fc>
   65cc4:	mov	r0, r4
   65cc8:	add	r1, pc, r1
   65ccc:	bl	557c <strcmp@plt>
   65cd0:	cmp	r0, #0
   65cd4:	beq	65cf0 <fputs@plt+0x606d8>
   65cd8:	ldr	r1, [pc, #312]	; 65e18 <fputs@plt+0x60800>
   65cdc:	mov	r0, r4
   65ce0:	add	r1, pc, r1
   65ce4:	bl	65bb8 <fputs@plt+0x605a0>
   65ce8:	cmp	r0, #0
   65cec:	beq	65cf8 <fputs@plt+0x606e0>
   65cf0:	mov	r0, #1
   65cf4:	pop	{r4, pc}
   65cf8:	ldr	r1, [pc, #284]	; 65e1c <fputs@plt+0x60804>
   65cfc:	mov	r0, r4
   65d00:	add	r1, pc, r1
   65d04:	bl	65bb8 <fputs@plt+0x605a0>
   65d08:	cmp	r0, #0
   65d0c:	bne	65cf0 <fputs@plt+0x606d8>
   65d10:	ldr	r1, [pc, #264]	; 65e20 <fputs@plt+0x60808>
   65d14:	mov	r0, r4
   65d18:	add	r1, pc, r1
   65d1c:	bl	65bb8 <fputs@plt+0x605a0>
   65d20:	cmp	r0, #0
   65d24:	bne	65cf0 <fputs@plt+0x606d8>
   65d28:	ldr	r1, [pc, #244]	; 65e24 <fputs@plt+0x6080c>
   65d2c:	mov	r0, r4
   65d30:	add	r1, pc, r1
   65d34:	bl	65bb8 <fputs@plt+0x605a0>
   65d38:	cmp	r0, #0
   65d3c:	bne	65cf0 <fputs@plt+0x606d8>
   65d40:	ldr	r1, [pc, #224]	; 65e28 <fputs@plt+0x60810>
   65d44:	mov	r0, r4
   65d48:	add	r1, pc, r1
   65d4c:	bl	65bb8 <fputs@plt+0x605a0>
   65d50:	cmp	r0, #0
   65d54:	bne	65cf0 <fputs@plt+0x606d8>
   65d58:	ldr	r1, [pc, #204]	; 65e2c <fputs@plt+0x60814>
   65d5c:	mov	r0, r4
   65d60:	add	r1, pc, r1
   65d64:	bl	65bb8 <fputs@plt+0x605a0>
   65d68:	cmp	r0, #0
   65d6c:	bne	65cf0 <fputs@plt+0x606d8>
   65d70:	ldr	r1, [pc, #184]	; 65e30 <fputs@plt+0x60818>
   65d74:	mov	r0, r4
   65d78:	add	r1, pc, r1
   65d7c:	bl	65bb8 <fputs@plt+0x605a0>
   65d80:	cmp	r0, #0
   65d84:	bne	65cf0 <fputs@plt+0x606d8>
   65d88:	ldr	r1, [pc, #164]	; 65e34 <fputs@plt+0x6081c>
   65d8c:	mov	r0, r4
   65d90:	add	r1, pc, r1
   65d94:	bl	65bb8 <fputs@plt+0x605a0>
   65d98:	cmp	r0, #0
   65d9c:	bne	65cf0 <fputs@plt+0x606d8>
   65da0:	ldr	r1, [pc, #144]	; 65e38 <fputs@plt+0x60820>
   65da4:	mov	r0, r4
   65da8:	add	r1, pc, r1
   65dac:	bl	65bb8 <fputs@plt+0x605a0>
   65db0:	cmp	r0, #0
   65db4:	bne	65cf0 <fputs@plt+0x606d8>
   65db8:	ldr	r1, [pc, #124]	; 65e3c <fputs@plt+0x60824>
   65dbc:	mov	r0, r4
   65dc0:	add	r1, pc, r1
   65dc4:	bl	65bb8 <fputs@plt+0x605a0>
   65dc8:	cmp	r0, #0
   65dcc:	bne	65cf0 <fputs@plt+0x606d8>
   65dd0:	ldr	r1, [pc, #104]	; 65e40 <fputs@plt+0x60828>
   65dd4:	mov	r0, r4
   65dd8:	add	r1, pc, r1
   65ddc:	bl	65bb8 <fputs@plt+0x605a0>
   65de0:	adds	r0, r0, #0
   65de4:	movne	r0, #1
   65de8:	pop	{r4, pc}
   65dec:	ldr	r0, [pc, #80]	; 65e44 <fputs@plt+0x6082c>
   65df0:	movw	r2, #1779	; 0x6f3
   65df4:	ldr	r1, [pc, #76]	; 65e48 <fputs@plt+0x60830>
   65df8:	ldr	r3, [pc, #76]	; 65e4c <fputs@plt+0x60834>
   65dfc:	add	r0, pc, r0
   65e00:	add	r1, pc, r1
   65e04:	add	r3, pc, r3
   65e08:	bl	76bb0 <fputs@plt+0x71598>
   65e0c:	andeq	sp, r2, ip, lsr #22
   65e10:	andeq	sp, r2, r0, lsr #22
   65e14:	andeq	sp, r2, r4, lsl fp
   65e18:	andeq	sp, r2, ip, lsl #22
   65e1c:	strdeq	sp, [r2], -r4
   65e20:	andeq	sp, r2, r8, ror #21
   65e24:	ldrdeq	sp, [r2], -ip
   65e28:	ldrdeq	sp, [r2], -r0
   65e2c:	andeq	sp, r2, r4, asr #21
   65e30:			; <UNDEFINED> instruction: 0x0002dab8
   65e34:	andeq	sp, r2, ip, lsr #21
   65e38:	andeq	sp, r2, r0, lsr #21
   65e3c:	muleq	r2, r8, sl
   65e40:	muleq	r2, r0, sl
   65e44:	andeq	r1, r2, r4, lsr #4
   65e48:	muleq	r2, r4, r9
   65e4c:	ldrdeq	lr, [r2], -ip
   65e50:	push	{r3, r4, r5, r6, r7, lr}
   65e54:	subs	r6, r0, #0
   65e58:	mov	r5, r1
   65e5c:	beq	65ef8 <fputs@plt+0x608e0>
   65e60:	cmp	r1, #0
   65e64:	beq	65f18 <fputs@plt+0x60900>
   65e68:	bl	4fc4 <strlen@plt>
   65e6c:	mov	r7, r0
   65e70:	mov	r0, r5
   65e74:	bl	4fc4 <strlen@plt>
   65e78:	cmp	r7, r0
   65e7c:	mov	r4, r0
   65e80:	bcc	65ee8 <fputs@plt+0x608d0>
   65e84:	cmp	r0, #0
   65e88:	beq	65ee0 <fputs@plt+0x608c8>
   65e8c:	mov	r1, r5
   65e90:	mov	r0, r6
   65e94:	mov	r2, r4
   65e98:	bl	4b80 <memcmp@plt>
   65e9c:	cmp	r0, #0
   65ea0:	bne	65ee8 <fputs@plt+0x608d0>
   65ea4:	ldrb	r1, [r6, r4]
   65ea8:	add	r4, r6, r4
   65eac:	cmp	r1, #0
   65eb0:	beq	65ef0 <fputs@plt+0x608d8>
   65eb4:	ldr	r5, [pc, #124]	; 65f38 <fputs@plt+0x60920>
   65eb8:	add	r5, pc, r5
   65ebc:	mov	r0, r5
   65ec0:	bl	4cb8 <strchr@plt>
   65ec4:	cmp	r0, #0
   65ec8:	popeq	{r3, r4, r5, r6, r7, pc}
   65ecc:	mov	r1, r5
   65ed0:	mov	r0, r4
   65ed4:	bl	53fc <strspn@plt>
   65ed8:	add	r0, r4, r0
   65edc:	pop	{r3, r4, r5, r6, r7, pc}
   65ee0:	mov	r0, r6
   65ee4:	pop	{r3, r4, r5, r6, r7, pc}
   65ee8:	mov	r0, #0
   65eec:	pop	{r3, r4, r5, r6, r7, pc}
   65ef0:	mov	r0, r4
   65ef4:	pop	{r3, r4, r5, r6, r7, pc}
   65ef8:	ldr	r0, [pc, #60]	; 65f3c <fputs@plt+0x60924>
   65efc:	mov	r2, #159	; 0x9f
   65f00:	ldr	r1, [pc, #56]	; 65f40 <fputs@plt+0x60928>
   65f04:	ldr	r3, [pc, #56]	; 65f44 <fputs@plt+0x6092c>
   65f08:	add	r0, pc, r0
   65f0c:	add	r1, pc, r1
   65f10:	add	r3, pc, r3
   65f14:	bl	76bb0 <fputs@plt+0x71598>
   65f18:	ldr	r0, [pc, #40]	; 65f48 <fputs@plt+0x60930>
   65f1c:	mov	r2, #160	; 0xa0
   65f20:	ldr	r1, [pc, #36]	; 65f4c <fputs@plt+0x60934>
   65f24:	ldr	r3, [pc, #36]	; 65f50 <fputs@plt+0x60938>
   65f28:	add	r0, pc, r0
   65f2c:	add	r1, pc, r1
   65f30:	add	r3, pc, r3
   65f34:	bl	76bb0 <fputs@plt+0x71598>
   65f38:	andeq	fp, r1, r8, ror r1
   65f3c:	andeq	r1, r2, r4, lsl #18
   65f40:	andeq	sp, r2, r8, lsl #17
   65f44:	andeq	lr, r2, r0, lsl sp
   65f48:	andeq	sp, r2, r8, asr #18
   65f4c:	andeq	sp, r2, r8, ror #16
   65f50:	strdeq	lr, [r2], -r0
   65f54:	cmp	r0, #0
   65f58:	push	{r3, lr}
   65f5c:	blt	65f8c <fputs@plt+0x60974>
   65f60:	bl	51a4 <close@plt>
   65f64:	cmp	r0, #0
   65f68:	blt	65f74 <fputs@plt+0x6095c>
   65f6c:	mov	r0, #0
   65f70:	pop	{r3, pc}
   65f74:	bl	55b8 <__errno_location@plt>
   65f78:	ldr	r0, [r0]
   65f7c:	cmp	r0, #4
   65f80:	beq	65f6c <fputs@plt+0x60954>
   65f84:	rsb	r0, r0, #0
   65f88:	pop	{r3, pc}
   65f8c:	ldr	r0, [pc, #24]	; 65fac <fputs@plt+0x60994>
   65f90:	mov	r2, #253	; 0xfd
   65f94:	ldr	r1, [pc, #20]	; 65fb0 <fputs@plt+0x60998>
   65f98:	ldr	r3, [pc, #20]	; 65fb4 <fputs@plt+0x6099c>
   65f9c:	add	r0, pc, r0
   65fa0:	add	r1, pc, r1
   65fa4:	add	r3, pc, r3
   65fa8:	bl	76bb0 <fputs@plt+0x71598>
   65fac:			; <UNDEFINED> instruction: 0x00028ab4
   65fb0:	strdeq	sp, [r2], -r4
   65fb4:	andeq	lr, r2, ip, ror #28
   65fb8:	push	{r3, r4, r5, lr}
   65fbc:	subs	r5, r0, #0
   65fc0:	blt	65fe4 <fputs@plt+0x609cc>
   65fc4:	bl	55b8 <__errno_location@plt>
   65fc8:	mov	r4, r0
   65fcc:	mov	r0, r5
   65fd0:	ldr	r5, [r4]
   65fd4:	bl	65f54 <fputs@plt+0x6093c>
   65fd8:	cmn	r0, #9
   65fdc:	strne	r5, [r4]
   65fe0:	beq	65fec <fputs@plt+0x609d4>
   65fe4:	mvn	r0, #0
   65fe8:	pop	{r3, r4, r5, pc}
   65fec:	ldr	r0, [pc, #32]	; 66014 <fputs@plt+0x609fc>
   65ff0:	movw	r2, #291	; 0x123
   65ff4:	ldr	r1, [pc, #28]	; 66018 <fputs@plt+0x60a00>
   65ff8:	ldr	r3, [pc, #28]	; 6601c <fputs@plt+0x60a04>
   65ffc:	add	r0, pc, r0
   66000:	add	r1, pc, r1
   66004:	add	r3, pc, r3
   66008:	bl	76bb0 <fputs@plt+0x71598>
   6600c:	str	r5, [r4]
   66010:	bl	54f8 <_Unwind_Resume@plt>
   66014:	andeq	sp, r2, ip, ror r8
   66018:	muleq	r2, r4, r7
   6601c:	andeq	lr, r2, r0, asr #28
   66020:	adds	r3, r1, #0
   66024:	push	{r4, r5, r6, lr}
   66028:	movne	r3, #1
   6602c:	cmp	r0, #0
   66030:	movne	r4, #0
   66034:	andeq	r4, r3, #1
   66038:	mov	r6, r1
   6603c:	cmp	r4, #0
   66040:	bne	66068 <fputs@plt+0x60a50>
   66044:	cmp	r3, #0
   66048:	popeq	{r4, r5, r6, pc}
   6604c:	sub	r5, r0, #4
   66050:	add	r4, r4, #1
   66054:	ldr	r0, [r5, #4]!
   66058:	bl	65fb8 <fputs@plt+0x609a0>
   6605c:	cmp	r6, r4
   66060:	bhi	66050 <fputs@plt+0x60a38>
   66064:	pop	{r4, r5, r6, pc}
   66068:	ldr	r0, [pc, #24]	; 66088 <fputs@plt+0x60a70>
   6606c:	mov	r2, #300	; 0x12c
   66070:	ldr	r1, [pc, #20]	; 6608c <fputs@plt+0x60a74>
   66074:	ldr	r3, [pc, #20]	; 66090 <fputs@plt+0x60a78>
   66078:	add	r0, pc, r0
   6607c:	add	r1, pc, r1
   66080:	add	r3, pc, r3
   66084:	bl	76bb0 <fputs@plt+0x71598>
   66088:	andeq	sp, r2, ip, lsl r8
   6608c:	andeq	sp, r2, r8, lsl r7
   66090:	andeq	lr, r2, r4, ror lr
   66094:	push	{r3, r4, r5, lr}
   66098:	mov	r5, r0
   6609c:	bl	55b8 <__errno_location@plt>
   660a0:	mov	r4, r0
   660a4:	mov	r0, r5
   660a8:	ldr	r5, [r4]
   660ac:	bl	4fe8 <unlink@plt>
   660b0:	cmp	r0, #0
   660b4:	ldrlt	r0, [r4]
   660b8:	movge	r0, #0
   660bc:	str	r5, [r4]
   660c0:	rsblt	r0, r0, #0
   660c4:	pop	{r3, r4, r5, pc}
   660c8:	push	{r3, r4, r5, lr}
   660cc:	subs	r4, r0, #0
   660d0:	beq	66200 <fputs@plt+0x60be8>
   660d4:	ldrb	r5, [r4]
   660d8:	cmp	r5, #49	; 0x31
   660dc:	bne	660f4 <fputs@plt+0x60adc>
   660e0:	ldrb	r3, [r4, #1]
   660e4:	cmp	r3, #0
   660e8:	bne	660f4 <fputs@plt+0x60adc>
   660ec:	mov	r0, #1
   660f0:	pop	{r3, r4, r5, pc}
   660f4:	ldr	r1, [pc, #292]	; 66220 <fputs@plt+0x60c08>
   660f8:	mov	r0, r4
   660fc:	add	r1, pc, r1
   66100:	bl	4ce8 <strcasecmp@plt>
   66104:	cmp	r0, #0
   66108:	beq	660ec <fputs@plt+0x60ad4>
   6610c:	ldr	r1, [pc, #272]	; 66224 <fputs@plt+0x60c0c>
   66110:	mov	r0, r4
   66114:	add	r1, pc, r1
   66118:	bl	4ce8 <strcasecmp@plt>
   6611c:	cmp	r0, #0
   66120:	beq	660ec <fputs@plt+0x60ad4>
   66124:	ldr	r1, [pc, #252]	; 66228 <fputs@plt+0x60c10>
   66128:	mov	r0, r4
   6612c:	add	r1, pc, r1
   66130:	bl	4ce8 <strcasecmp@plt>
   66134:	cmp	r0, #0
   66138:	beq	660ec <fputs@plt+0x60ad4>
   6613c:	ldr	r1, [pc, #232]	; 6622c <fputs@plt+0x60c14>
   66140:	mov	r0, r4
   66144:	add	r1, pc, r1
   66148:	bl	4ce8 <strcasecmp@plt>
   6614c:	cmp	r0, #0
   66150:	beq	660ec <fputs@plt+0x60ad4>
   66154:	ldr	r1, [pc, #212]	; 66230 <fputs@plt+0x60c18>
   66158:	mov	r0, r4
   6615c:	add	r1, pc, r1
   66160:	bl	4ce8 <strcasecmp@plt>
   66164:	cmp	r0, #0
   66168:	beq	660ec <fputs@plt+0x60ad4>
   6616c:	cmp	r5, #48	; 0x30
   66170:	beq	661f0 <fputs@plt+0x60bd8>
   66174:	ldr	r1, [pc, #184]	; 66234 <fputs@plt+0x60c1c>
   66178:	mov	r0, r4
   6617c:	add	r1, pc, r1
   66180:	bl	4ce8 <strcasecmp@plt>
   66184:	cmp	r0, #0
   66188:	popeq	{r3, r4, r5, pc}
   6618c:	ldr	r1, [pc, #164]	; 66238 <fputs@plt+0x60c20>
   66190:	mov	r0, r4
   66194:	add	r1, pc, r1
   66198:	bl	4ce8 <strcasecmp@plt>
   6619c:	cmp	r0, #0
   661a0:	popeq	{r3, r4, r5, pc}
   661a4:	ldr	r1, [pc, #144]	; 6623c <fputs@plt+0x60c24>
   661a8:	mov	r0, r4
   661ac:	add	r1, pc, r1
   661b0:	bl	4ce8 <strcasecmp@plt>
   661b4:	cmp	r0, #0
   661b8:	popeq	{r3, r4, r5, pc}
   661bc:	ldr	r1, [pc, #124]	; 66240 <fputs@plt+0x60c28>
   661c0:	mov	r0, r4
   661c4:	add	r1, pc, r1
   661c8:	bl	4ce8 <strcasecmp@plt>
   661cc:	cmp	r0, #0
   661d0:	popeq	{r3, r4, r5, pc}
   661d4:	ldr	r1, [pc, #104]	; 66244 <fputs@plt+0x60c2c>
   661d8:	mov	r0, r4
   661dc:	add	r1, pc, r1
   661e0:	bl	4ce8 <strcasecmp@plt>
   661e4:	cmp	r0, #0
   661e8:	mvnne	r0, #21
   661ec:	pop	{r3, r4, r5, pc}
   661f0:	ldrb	r0, [r4, #1]
   661f4:	cmp	r0, #0
   661f8:	popeq	{r3, r4, r5, pc}
   661fc:	b	66174 <fputs@plt+0x60b5c>
   66200:	ldr	r0, [pc, #64]	; 66248 <fputs@plt+0x60c30>
   66204:	movw	r2, #318	; 0x13e
   66208:	ldr	r1, [pc, #60]	; 6624c <fputs@plt+0x60c34>
   6620c:	ldr	r3, [pc, #60]	; 66250 <fputs@plt+0x60c38>
   66210:	add	r0, pc, r0
   66214:	add	r1, pc, r1
   66218:	add	r3, pc, r3
   6621c:	bl	76bb0 <fputs@plt+0x71598>
   66220:	andeq	ip, r1, r0, asr lr
   66224:	andeq	pc, r2, r4, asr #13
   66228:	andeq	sp, r2, ip, ror r7
   6622c:	muleq	r2, r8, sl
   66230:	andeq	r7, r2, r4, lsl r5
   66234:	ldrdeq	ip, [r1], -r4
   66238:	andeq	r5, r2, r8, ror #30
   6623c:	andeq	pc, r2, r4, ror sl	; <UNPREDICTABLE>
   66240:	muleq	r1, r4, r7
   66244:	andeq	sl, r1, r4, lsr pc
   66248:	strdeq	ip, [r1], -r4
   6624c:	andeq	sp, r2, r0, lsl #11
   66250:	andeq	lr, r2, r8, lsr #27
   66254:	ldr	r3, [pc, #248]	; 66354 <fputs@plt+0x60d3c>
   66258:	ldr	r2, [pc, #248]	; 66358 <fputs@plt+0x60d40>
   6625c:	add	r3, pc, r3
   66260:	push	{r4, r5, r6, r7, r8, lr}
   66264:	subs	r7, r0, #0
   66268:	ldr	r5, [r3, r2]
   6626c:	sub	sp, sp, #8
   66270:	mov	r4, #0
   66274:	mov	r8, r1
   66278:	str	r4, [sp]
   6627c:	ldr	r3, [r5]
   66280:	str	r3, [sp, #4]
   66284:	beq	66334 <fputs@plt+0x60d1c>
   66288:	cmp	r1, #0
   6628c:	beq	66314 <fputs@plt+0x60cfc>
   66290:	bl	55b8 <__errno_location@plt>
   66294:	mov	r2, r4
   66298:	mov	r1, sp
   6629c:	str	r4, [r0]
   662a0:	mov	r6, r0
   662a4:	mov	r0, r7
   662a8:	bl	5000 <strtoul@plt>
   662ac:	ldr	r3, [sp]
   662b0:	cmp	r3, #0
   662b4:	beq	66308 <fputs@plt+0x60cf0>
   662b8:	cmp	r7, r3
   662bc:	beq	66308 <fputs@plt+0x60cf0>
   662c0:	ldrb	r3, [r3]
   662c4:	cmp	r3, #0
   662c8:	ldr	r3, [r6]
   662cc:	beq	662f8 <fputs@plt+0x60ce0>
   662d0:	cmp	r3, #0
   662d4:	rsbgt	r3, r3, #0
   662d8:	mvnle	r3, #21
   662dc:	ldr	r2, [sp, #4]
   662e0:	mov	r0, r3
   662e4:	ldr	r3, [r5]
   662e8:	cmp	r2, r3
   662ec:	bne	66310 <fputs@plt+0x60cf8>
   662f0:	add	sp, sp, #8
   662f4:	pop	{r4, r5, r6, r7, r8, pc}
   662f8:	cmp	r3, #0
   662fc:	streq	r0, [r8]
   66300:	beq	662dc <fputs@plt+0x60cc4>
   66304:	b	662d0 <fputs@plt+0x60cb8>
   66308:	ldr	r3, [r6]
   6630c:	b	662d0 <fputs@plt+0x60cb8>
   66310:	bl	524c <__stack_chk_fail@plt>
   66314:	ldr	r0, [pc, #64]	; 6635c <fputs@plt+0x60d44>
   66318:	movw	r2, #386	; 0x182
   6631c:	ldr	r1, [pc, #60]	; 66360 <fputs@plt+0x60d48>
   66320:	ldr	r3, [pc, #60]	; 66364 <fputs@plt+0x60d4c>
   66324:	add	r0, pc, r0
   66328:	add	r1, pc, r1
   6632c:	add	r3, pc, r3
   66330:	bl	76bb0 <fputs@plt+0x71598>
   66334:	ldr	r0, [pc, #44]	; 66368 <fputs@plt+0x60d50>
   66338:	movw	r2, #385	; 0x181
   6633c:	ldr	r1, [pc, #40]	; 6636c <fputs@plt+0x60d54>
   66340:	ldr	r3, [pc, #40]	; 66370 <fputs@plt+0x60d58>
   66344:	add	r0, pc, r0
   66348:	add	r1, pc, r1
   6634c:	add	r3, pc, r3
   66350:	bl	76bb0 <fputs@plt+0x71598>
   66354:	andeq	sl, r4, ip, lsl r9
   66358:	andeq	r0, r0, r0, asr #8
   6635c:	andeq	sp, r2, ip, lsl #11
   66360:	andeq	sp, r2, ip, ror #8
   66364:	andeq	lr, r2, r8, lsr #20
   66368:	andeq	r1, r2, r8, asr #9
   6636c:	andeq	sp, r2, ip, asr #8
   66370:	andeq	lr, r2, r8, lsl #20
   66374:	ldr	r3, [pc, #180]	; 66430 <fputs@plt+0x60e18>
   66378:	cmp	r0, #0
   6637c:	ldr	r2, [pc, #176]	; 66434 <fputs@plt+0x60e1c>
   66380:	add	r3, pc, r3
   66384:	push	{r4, r5, r6, lr}
   66388:	sub	sp, sp, #8
   6638c:	ldr	r4, [r3, r2]
   66390:	mov	r5, #0
   66394:	mov	r6, r1
   66398:	str	r5, [sp]
   6639c:	ldr	r3, [r4]
   663a0:	str	r3, [sp, #4]
   663a4:	beq	66410 <fputs@plt+0x60df8>
   663a8:	cmp	r1, #0
   663ac:	beq	663f0 <fputs@plt+0x60dd8>
   663b0:	mov	r1, sp
   663b4:	bl	66254 <fputs@plt+0x60c3c>
   663b8:	cmp	r0, #0
   663bc:	blt	663d4 <fputs@plt+0x60dbc>
   663c0:	ldr	r3, [sp]
   663c4:	cmp	r3, #0
   663c8:	strgt	r3, [r6]
   663cc:	movgt	r0, r5
   663d0:	mvnle	r0, #33	; 0x21
   663d4:	ldr	r2, [sp, #4]
   663d8:	ldr	r3, [r4]
   663dc:	cmp	r2, r3
   663e0:	bne	663ec <fputs@plt+0x60dd4>
   663e4:	add	sp, sp, #8
   663e8:	pop	{r4, r5, r6, pc}
   663ec:	bl	524c <__stack_chk_fail@plt>
   663f0:	ldr	r0, [pc, #64]	; 66438 <fputs@plt+0x60e20>
   663f4:	movw	r2, #334	; 0x14e
   663f8:	ldr	r1, [pc, #60]	; 6643c <fputs@plt+0x60e24>
   663fc:	ldr	r3, [pc, #60]	; 66440 <fputs@plt+0x60e28>
   66400:	add	r0, pc, r0
   66404:	add	r1, pc, r1
   66408:	add	r3, pc, r3
   6640c:	bl	76bb0 <fputs@plt+0x71598>
   66410:	ldr	r0, [pc, #44]	; 66444 <fputs@plt+0x60e2c>
   66414:	movw	r2, #333	; 0x14d
   66418:	ldr	r1, [pc, #40]	; 66448 <fputs@plt+0x60e30>
   6641c:	ldr	r3, [pc, #40]	; 6644c <fputs@plt+0x60e34>
   66420:	add	r0, pc, r0
   66424:	add	r1, pc, r1
   66428:	add	r3, pc, r3
   6642c:	bl	76bb0 <fputs@plt+0x71598>
   66430:	strdeq	sl, [r4], -r8
   66434:	andeq	r0, r0, r0, asr #8
   66438:			; <UNDEFINED> instruction: 0x0002d4b8
   6643c:	muleq	r2, r0, r3
   66440:	muleq	r2, r0, r8
   66444:	andeq	r1, r2, ip, ror #7
   66448:	andeq	sp, r2, r0, ror r3
   6644c:	andeq	lr, r2, r0, ror r8
   66450:	ldr	r3, [pc, #200]	; 66520 <fputs@plt+0x60f08>
   66454:	cmp	r0, #0
   66458:	ldr	r2, [pc, #196]	; 66524 <fputs@plt+0x60f0c>
   6645c:	add	r3, pc, r3
   66460:	push	{r4, r5, r6, lr}
   66464:	sub	sp, sp, #8
   66468:	ldr	r4, [r3, r2]
   6646c:	mov	r5, #0
   66470:	mov	r6, r1
   66474:	str	r5, [sp]
   66478:	ldr	r3, [r4]
   6647c:	str	r3, [sp, #4]
   66480:	beq	66500 <fputs@plt+0x60ee8>
   66484:	cmp	r1, #0
   66488:	beq	664e0 <fputs@plt+0x60ec8>
   6648c:	mov	r1, sp
   66490:	bl	66254 <fputs@plt+0x60c3c>
   66494:	cmp	r0, #0
   66498:	blt	664bc <fputs@plt+0x60ea4>
   6649c:	ldr	r3, [sp]
   664a0:	cmn	r3, #1
   664a4:	beq	664d4 <fputs@plt+0x60ebc>
   664a8:	movw	r2, #65535	; 0xffff
   664ac:	cmp	r3, r2
   664b0:	beq	664d4 <fputs@plt+0x60ebc>
   664b4:	mov	r0, r5
   664b8:	str	r3, [r6]
   664bc:	ldr	r2, [sp, #4]
   664c0:	ldr	r3, [r4]
   664c4:	cmp	r2, r3
   664c8:	bne	664dc <fputs@plt+0x60ec4>
   664cc:	add	sp, sp, #8
   664d0:	pop	{r4, r5, r6, pc}
   664d4:	mvn	r0, #5
   664d8:	b	664bc <fputs@plt+0x60ea4>
   664dc:	bl	524c <__stack_chk_fail@plt>
   664e0:	ldr	r0, [pc, #64]	; 66528 <fputs@plt+0x60f10>
   664e4:	movw	r2, #358	; 0x166
   664e8:	ldr	r1, [pc, #60]	; 6652c <fputs@plt+0x60f14>
   664ec:	ldr	r3, [pc, #60]	; 66530 <fputs@plt+0x60f18>
   664f0:	add	r0, pc, r0
   664f4:	add	r1, pc, r1
   664f8:	add	r3, pc, r3
   664fc:	bl	76bb0 <fputs@plt+0x71598>
   66500:	ldr	r0, [pc, #44]	; 66534 <fputs@plt+0x60f1c>
   66504:	movw	r2, #357	; 0x165
   66508:	ldr	r1, [pc, #40]	; 66538 <fputs@plt+0x60f20>
   6650c:	ldr	r3, [pc, #40]	; 6653c <fputs@plt+0x60f24>
   66510:	add	r0, pc, r0
   66514:	add	r1, pc, r1
   66518:	add	r3, pc, r3
   6651c:	bl	76bb0 <fputs@plt+0x71598>
   66520:	andeq	sl, r4, ip, lsl r7
   66524:	andeq	r0, r0, r0, asr #8
   66528:	ldrdeq	sp, [r2], -r0
   6652c:	andeq	sp, r2, r0, lsr #5
   66530:			; <UNDEFINED> instruction: 0x0002e7bc
   66534:	strdeq	r1, [r2], -ip
   66538:	andeq	sp, r2, r0, lsl #5
   6653c:	muleq	r2, ip, r7
   66540:	ldr	r3, [pc, #248]	; 66640 <fputs@plt+0x61028>
   66544:	ldr	r2, [pc, #248]	; 66644 <fputs@plt+0x6102c>
   66548:	add	r3, pc, r3
   6654c:	push	{r4, r5, r6, r7, r8, lr}
   66550:	subs	r7, r0, #0
   66554:	ldr	r5, [r3, r2]
   66558:	sub	sp, sp, #8
   6655c:	mov	r4, #0
   66560:	mov	r8, r1
   66564:	str	r4, [sp]
   66568:	ldr	r3, [r5]
   6656c:	str	r3, [sp, #4]
   66570:	beq	66620 <fputs@plt+0x61008>
   66574:	cmp	r1, #0
   66578:	beq	66600 <fputs@plt+0x60fe8>
   6657c:	bl	55b8 <__errno_location@plt>
   66580:	mov	r2, r4
   66584:	mov	r1, sp
   66588:	str	r4, [r0]
   6658c:	mov	r6, r0
   66590:	mov	r0, r7
   66594:	bl	5090 <strtol@plt>
   66598:	ldr	r3, [sp]
   6659c:	cmp	r3, #0
   665a0:	beq	665f4 <fputs@plt+0x60fdc>
   665a4:	cmp	r7, r3
   665a8:	beq	665f4 <fputs@plt+0x60fdc>
   665ac:	ldrb	r3, [r3]
   665b0:	cmp	r3, #0
   665b4:	ldr	r3, [r6]
   665b8:	beq	665e4 <fputs@plt+0x60fcc>
   665bc:	cmp	r3, #0
   665c0:	rsbgt	r3, r3, #0
   665c4:	mvnle	r3, #21
   665c8:	ldr	r2, [sp, #4]
   665cc:	mov	r0, r3
   665d0:	ldr	r3, [r5]
   665d4:	cmp	r2, r3
   665d8:	bne	665fc <fputs@plt+0x60fe4>
   665dc:	add	sp, sp, #8
   665e0:	pop	{r4, r5, r6, r7, r8, pc}
   665e4:	cmp	r3, #0
   665e8:	streq	r0, [r8]
   665ec:	beq	665c8 <fputs@plt+0x60fb0>
   665f0:	b	665bc <fputs@plt+0x60fa4>
   665f4:	ldr	r3, [r6]
   665f8:	b	665bc <fputs@plt+0x60fa4>
   665fc:	bl	524c <__stack_chk_fail@plt>
   66600:	ldr	r0, [pc, #64]	; 66648 <fputs@plt+0x61030>
   66604:	movw	r2, #406	; 0x196
   66608:	ldr	r1, [pc, #60]	; 6664c <fputs@plt+0x61034>
   6660c:	ldr	r3, [pc, #60]	; 66650 <fputs@plt+0x61038>
   66610:	add	r0, pc, r0
   66614:	add	r1, pc, r1
   66618:	add	r3, pc, r3
   6661c:	bl	76bb0 <fputs@plt+0x71598>
   66620:	ldr	r0, [pc, #44]	; 66654 <fputs@plt+0x6103c>
   66624:	movw	r2, #405	; 0x195
   66628:	ldr	r1, [pc, #40]	; 66658 <fputs@plt+0x61040>
   6662c:	ldr	r3, [pc, #40]	; 6665c <fputs@plt+0x61044>
   66630:	add	r0, pc, r0
   66634:	add	r1, pc, r1
   66638:	add	r3, pc, r3
   6663c:	bl	76bb0 <fputs@plt+0x71598>
   66640:	andeq	sl, r4, r0, lsr r6
   66644:	andeq	r0, r0, r0, asr #8
   66648:			; <UNDEFINED> instruction: 0x0002d2b8
   6664c:	andeq	sp, r2, r0, lsl #3
   66650:	andeq	sp, r2, ip, lsl #1
   66654:	ldrdeq	r1, [r2], -ip
   66658:	andeq	sp, r2, r0, ror #2
   6665c:	andeq	sp, r2, ip, rrx
   66660:	ldr	r3, [pc, #256]	; 66768 <fputs@plt+0x61150>
   66664:	ldr	r2, [pc, #256]	; 6676c <fputs@plt+0x61154>
   66668:	add	r3, pc, r3
   6666c:	push	{r4, r5, r6, r7, r8, lr}
   66670:	subs	r7, r0, #0
   66674:	ldr	r5, [r3, r2]
   66678:	sub	sp, sp, #8
   6667c:	mov	r4, #0
   66680:	mov	r8, r1
   66684:	str	r4, [sp]
   66688:	ldr	r3, [r5]
   6668c:	str	r3, [sp, #4]
   66690:	beq	66748 <fputs@plt+0x61130>
   66694:	cmp	r1, #0
   66698:	beq	66728 <fputs@plt+0x61110>
   6669c:	bl	55b8 <__errno_location@plt>
   666a0:	mov	r2, r4
   666a4:	mov	r1, sp
   666a8:	str	r4, [r0]
   666ac:	mov	r6, r0
   666b0:	mov	r0, r7
   666b4:	bl	4e50 <strtoull@plt>
   666b8:	ldr	ip, [sp]
   666bc:	cmp	ip, #0
   666c0:	mov	r2, r0
   666c4:	mov	r3, r1
   666c8:	beq	666e0 <fputs@plt+0x610c8>
   666cc:	cmp	r7, ip
   666d0:	beq	666e0 <fputs@plt+0x610c8>
   666d4:	ldrb	r1, [ip]
   666d8:	cmp	r1, #0
   666dc:	beq	66708 <fputs@plt+0x610f0>
   666e0:	ldr	r0, [r6]
   666e4:	cmp	r0, #0
   666e8:	mvneq	r0, #21
   666ec:	bne	66714 <fputs@plt+0x610fc>
   666f0:	ldr	r2, [sp, #4]
   666f4:	ldr	r3, [r5]
   666f8:	cmp	r2, r3
   666fc:	bne	66724 <fputs@plt+0x6110c>
   66700:	add	sp, sp, #8
   66704:	pop	{r4, r5, r6, r7, r8, pc}
   66708:	ldr	r0, [r6]
   6670c:	cmp	r0, #0
   66710:	beq	6671c <fputs@plt+0x61104>
   66714:	rsb	r0, r0, #0
   66718:	b	666f0 <fputs@plt+0x610d8>
   6671c:	strd	r2, [r8]
   66720:	b	666f0 <fputs@plt+0x610d8>
   66724:	bl	524c <__stack_chk_fail@plt>
   66728:	ldr	r0, [pc, #64]	; 66770 <fputs@plt+0x61158>
   6672c:	movw	r2, #486	; 0x1e6
   66730:	ldr	r1, [pc, #60]	; 66774 <fputs@plt+0x6115c>
   66734:	ldr	r3, [pc, #60]	; 66778 <fputs@plt+0x61160>
   66738:	add	r0, pc, r0
   6673c:	add	r1, pc, r1
   66740:	add	r3, pc, r3
   66744:	bl	76bb0 <fputs@plt+0x71598>
   66748:	ldr	r0, [pc, #44]	; 6677c <fputs@plt+0x61164>
   6674c:	movw	r2, #485	; 0x1e5
   66750:	ldr	r1, [pc, #40]	; 66780 <fputs@plt+0x61168>
   66754:	ldr	r3, [pc, #40]	; 66784 <fputs@plt+0x6116c>
   66758:	add	r0, pc, r0
   6675c:	add	r1, pc, r1
   66760:	add	r3, pc, r3
   66764:	bl	76bb0 <fputs@plt+0x71598>
   66768:	andeq	sl, r4, r0, lsl r5
   6676c:	andeq	r0, r0, r0, asr #8
   66770:	muleq	r2, r8, r1
   66774:	andeq	sp, r2, r8, asr r0
   66778:	andeq	lr, r2, ip, lsr #12
   6677c:	strheq	r1, [r2], -r4
   66780:	andeq	sp, r2, r8, lsr r0
   66784:	andeq	lr, r2, ip, lsl #12
   66788:	ldr	ip, [pc, #356]	; 668f4 <fputs@plt+0x612dc>
   6678c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   66790:	mov	r6, r0
   66794:	ldr	r0, [pc, #348]	; 668f8 <fputs@plt+0x612e0>
   66798:	add	ip, pc, ip
   6679c:	ldr	r4, [r6]
   667a0:	mov	r9, r3
   667a4:	sub	sp, sp, #8
   667a8:	mov	r7, r1
   667ac:	ldr	r5, [ip, r0]
   667b0:	mov	r8, r2
   667b4:	ldrb	ip, [r4]
   667b8:	ldr	r3, [r5]
   667bc:	cmp	ip, #0
   667c0:	moveq	r0, ip
   667c4:	str	r3, [sp, #4]
   667c8:	beq	6686c <fputs@plt+0x61254>
   667cc:	mov	r0, r4
   667d0:	mov	r1, r2
   667d4:	bl	53fc <strspn@plt>
   667d8:	ldrb	sl, [r4, r0]
   667dc:	add	r4, r4, r0
   667e0:	cmp	sl, #0
   667e4:	beq	668e4 <fputs@plt+0x612cc>
   667e8:	cmp	r9, #0
   667ec:	beq	66884 <fputs@plt+0x6126c>
   667f0:	ldr	r0, [pc, #260]	; 668fc <fputs@plt+0x612e4>
   667f4:	mov	r1, sl
   667f8:	add	r0, pc, r0
   667fc:	bl	4cb8 <strchr@plt>
   66800:	cmp	r0, #0
   66804:	beq	668a8 <fputs@plt+0x61290>
   66808:	add	r9, r4, #1
   6680c:	mov	r1, sp
   66810:	mov	r3, #0
   66814:	strb	sl, [sp]
   66818:	mov	r0, r9
   6681c:	strb	r3, [sp, #1]
   66820:	bl	65938 <fputs@plt+0x60320>
   66824:	add	r3, r4, r0
   66828:	str	r0, [r7]
   6682c:	ldrb	r3, [r3, #1]
   66830:	cmp	r3, #0
   66834:	beq	668e4 <fputs@plt+0x612cc>
   66838:	cmp	sl, r3
   6683c:	bne	668e4 <fputs@plt+0x612cc>
   66840:	add	r0, r0, #2
   66844:	add	r7, r4, r0
   66848:	ldrb	r1, [r4, r0]
   6684c:	cmp	r1, #0
   66850:	beq	66864 <fputs@plt+0x6124c>
   66854:	mov	r0, r8
   66858:	bl	4cb8 <strchr@plt>
   6685c:	cmp	r0, #0
   66860:	beq	668e4 <fputs@plt+0x612cc>
   66864:	mov	r0, r9
   66868:	str	r7, [r6]
   6686c:	ldr	r2, [sp, #4]
   66870:	ldr	r3, [r5]
   66874:	cmp	r2, r3
   66878:	bne	668f0 <fputs@plt+0x612d8>
   6687c:	add	sp, sp, #8
   66880:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66884:	mov	r0, r4
   66888:	mov	r1, r8
   6688c:	bl	5438 <strcspn@plt>
   66890:	mov	r3, r0
   66894:	mov	r0, r4
   66898:	add	r4, r4, r3
   6689c:	str	r3, [r7]
   668a0:	str	r4, [r6]
   668a4:	b	6686c <fputs@plt+0x61254>
   668a8:	mov	r1, r8
   668ac:	mov	r0, r4
   668b0:	bl	65938 <fputs@plt+0x60320>
   668b4:	str	r0, [r7]
   668b8:	add	r7, r4, r0
   668bc:	ldrb	r1, [r4, r0]
   668c0:	cmp	r1, #0
   668c4:	beq	668d8 <fputs@plt+0x612c0>
   668c8:	mov	r0, r8
   668cc:	bl	4cb8 <strchr@plt>
   668d0:	cmp	r0, #0
   668d4:	beq	668a0 <fputs@plt+0x61288>
   668d8:	str	r7, [r6]
   668dc:	mov	r0, r4
   668e0:	b	6686c <fputs@plt+0x61254>
   668e4:	str	r4, [r6]
   668e8:	mov	r0, #0
   668ec:	b	6686c <fputs@plt+0x61254>
   668f0:	bl	524c <__stack_chk_fail@plt>
   668f4:	andeq	sl, r4, r0, ror #7
   668f8:	andeq	r0, r0, r0, asr #8
   668fc:	strdeq	sp, [r2], -r0
   66900:	cmp	r0, #0
   66904:	push	{r3, lr}
   66908:	beq	66964 <fputs@plt+0x6134c>
   6690c:	ldrb	r3, [r0]
   66910:	cmp	r3, #0
   66914:	beq	6695c <fputs@plt+0x61344>
   66918:	cmp	r3, #10
   6691c:	beq	6695c <fputs@plt+0x61344>
   66920:	cmp	r3, #13
   66924:	addne	r2, r0, #1
   66928:	bne	66940 <fputs@plt+0x61328>
   6692c:	b	6695c <fputs@plt+0x61344>
   66930:	cmp	r3, #10
   66934:	beq	66950 <fputs@plt+0x61338>
   66938:	cmp	r3, #13
   6693c:	beq	66950 <fputs@plt+0x61338>
   66940:	mov	r1, r2
   66944:	ldrb	r3, [r2], #1
   66948:	cmp	r3, #0
   6694c:	bne	66930 <fputs@plt+0x61318>
   66950:	mov	r3, #0
   66954:	strb	r3, [r1]
   66958:	pop	{r3, pc}
   6695c:	mov	r1, r0
   66960:	b	66950 <fputs@plt+0x61338>
   66964:	ldr	r0, [pc, #24]	; 66984 <fputs@plt+0x6136c>
   66968:	movw	r2, #670	; 0x29e
   6696c:	ldr	r1, [pc, #20]	; 66988 <fputs@plt+0x61370>
   66970:	ldr	r3, [pc, #20]	; 6698c <fputs@plt+0x61374>
   66974:	add	r0, pc, r0
   66978:	add	r1, pc, r1
   6697c:	add	r3, pc, r3
   66980:	bl	76bb0 <fputs@plt+0x71598>
   66984:	muleq	r2, r8, lr
   66988:	andeq	ip, r2, ip, lsl lr
   6698c:	ldrdeq	lr, [r2], -r8
   66990:	ldr	r3, [pc, #208]	; 66a68 <fputs@plt+0x61450>
   66994:	push	{r4, r5, r6, fp, lr}
   66998:	add	fp, sp, #16
   6699c:	ldr	r2, [pc, #200]	; 66a6c <fputs@plt+0x61454>
   669a0:	sub	sp, sp, #20
   669a4:	add	r3, pc, r3
   669a8:	subs	r6, r1, #0
   669ac:	ldr	r4, [r3, r2]
   669b0:	ldr	r3, [r4]
   669b4:	str	r3, [fp, #-24]	; 0xffffffe8
   669b8:	beq	66a48 <fputs@plt+0x61430>
   669bc:	cmp	r0, #0
   669c0:	blt	66a28 <fputs@plt+0x61410>
   669c4:	bne	669fc <fputs@plt+0x613e4>
   669c8:	ldr	r5, [pc, #160]	; 66a70 <fputs@plt+0x61458>
   669cc:	add	r5, pc, r5
   669d0:	mov	r0, r5
   669d4:	mov	r1, r6
   669d8:	bl	7dcac <fputs@plt+0x78694>
   669dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   669e0:	ldr	r3, [r4]
   669e4:	cmn	r0, #2
   669e8:	mvneq	r0, #2
   669ec:	cmp	r2, r3
   669f0:	bne	66a24 <fputs@plt+0x6140c>
   669f4:	sub	sp, fp, #16
   669f8:	pop	{r4, r5, r6, fp, pc}
   669fc:	sub	sp, sp, #32
   66a00:	ldr	r3, [pc, #108]	; 66a74 <fputs@plt+0x6145c>
   66a04:	add	r5, sp, #8
   66a08:	mov	r1, #1
   66a0c:	str	r0, [sp]
   66a10:	mov	r2, #24
   66a14:	mov	r0, r5
   66a18:	add	r3, pc, r3
   66a1c:	bl	5444 <__sprintf_chk@plt>
   66a20:	b	669d0 <fputs@plt+0x613b8>
   66a24:	bl	524c <__stack_chk_fail@plt>
   66a28:	ldr	r0, [pc, #72]	; 66a78 <fputs@plt+0x61460>
   66a2c:	movw	r2, #706	; 0x2c2
   66a30:	ldr	r1, [pc, #68]	; 66a7c <fputs@plt+0x61464>
   66a34:	ldr	r3, [pc, #68]	; 66a80 <fputs@plt+0x61468>
   66a38:	add	r0, pc, r0
   66a3c:	add	r1, pc, r1
   66a40:	add	r3, pc, r3
   66a44:	bl	76bb0 <fputs@plt+0x71598>
   66a48:	ldr	r0, [pc, #52]	; 66a84 <fputs@plt+0x6146c>
   66a4c:	movw	r2, #705	; 0x2c1
   66a50:	ldr	r1, [pc, #48]	; 66a88 <fputs@plt+0x61470>
   66a54:	ldr	r3, [pc, #48]	; 66a8c <fputs@plt+0x61474>
   66a58:	add	r0, pc, r0
   66a5c:	add	r1, pc, r1
   66a60:	add	r3, pc, r3
   66a64:	bl	76bb0 <fputs@plt+0x71598>
   66a68:	ldrdeq	sl, [r4], -r4
   66a6c:	andeq	r0, r0, r0, asr #8
   66a70:	andeq	ip, r2, r8, asr pc
   66a74:	andeq	ip, r2, ip, lsl pc
   66a78:	andeq	r5, r2, ip, lsr r7
   66a7c:	andeq	ip, r2, r8, asr sp
   66a80:	andeq	lr, r2, r4, asr r4
   66a84:	andeq	r0, r2, ip, asr #11
   66a88:	andeq	ip, r2, r8, lsr sp
   66a8c:	andeq	lr, r2, r4, lsr r4
   66a90:	ldr	r3, [pc, #244]	; 66b8c <fputs@plt+0x61574>
   66a94:	cmp	r0, #0
   66a98:	push	{r4, r5, r6, r7, fp, lr}
   66a9c:	add	fp, sp, #20
   66aa0:	ldr	r2, [pc, #232]	; 66b90 <fputs@plt+0x61578>
   66aa4:	sub	sp, sp, #16
   66aa8:	add	r3, pc, r3
   66aac:	ldr	r4, [r3, r2]
   66ab0:	ldr	r3, [r4]
   66ab4:	str	r3, [fp, #-24]	; 0xffffffe8
   66ab8:	beq	66b4c <fputs@plt+0x61534>
   66abc:	ble	66b6c <fputs@plt+0x61554>
   66ac0:	sub	sp, sp, #40	; 0x28
   66ac4:	ldr	r3, [pc, #200]	; 66b94 <fputs@plt+0x6157c>
   66ac8:	add	r5, sp, #8
   66acc:	mov	r1, #1
   66ad0:	mov	r2, #27
   66ad4:	str	r0, [sp]
   66ad8:	add	r3, pc, r3
   66adc:	mov	r0, r5
   66ae0:	bl	5444 <__sprintf_chk@plt>
   66ae4:	ldr	r1, [pc, #172]	; 66b98 <fputs@plt+0x61580>
   66ae8:	mov	r0, r5
   66aec:	add	r1, pc, r1
   66af0:	bl	503c <fopen64@plt>
   66af4:	subs	r5, r0, #0
   66af8:	beq	66b3c <fputs@plt+0x61524>
   66afc:	mov	r1, #1
   66b00:	mov	r3, r5
   66b04:	mov	r2, r1
   66b08:	sub	r0, fp, #25
   66b0c:	bl	5450 <fread@plt>
   66b10:	mov	r6, r0
   66b14:	mov	r0, r5
   66b18:	bl	5078 <feof@plt>
   66b1c:	mov	r7, r0
   66b20:	mov	r0, r5
   66b24:	bl	4c64 <fclose@plt>
   66b28:	cmp	r6, #0
   66b2c:	bne	66b4c <fputs@plt+0x61534>
   66b30:	cmp	r7, #0
   66b34:	movne	r0, #1
   66b38:	bne	66b50 <fputs@plt+0x61538>
   66b3c:	bl	55b8 <__errno_location@plt>
   66b40:	ldr	r0, [r0]
   66b44:	rsb	r0, r0, #0
   66b48:	b	66b50 <fputs@plt+0x61538>
   66b4c:	mov	r0, #0
   66b50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   66b54:	ldr	r3, [r4]
   66b58:	cmp	r2, r3
   66b5c:	bne	66b68 <fputs@plt+0x61550>
   66b60:	sub	sp, fp, #20
   66b64:	pop	{r4, r5, r6, r7, fp, pc}
   66b68:	bl	524c <__stack_chk_fail@plt>
   66b6c:	ldr	r0, [pc, #40]	; 66b9c <fputs@plt+0x61584>
   66b70:	mov	r2, #820	; 0x334
   66b74:	ldr	r1, [pc, #36]	; 66ba0 <fputs@plt+0x61588>
   66b78:	ldr	r3, [pc, #36]	; 66ba4 <fputs@plt+0x6158c>
   66b7c:	add	r0, pc, r0
   66b80:	add	r1, pc, r1
   66b84:	add	r3, pc, r3
   66b88:	bl	76bb0 <fputs@plt+0x71598>
   66b8c:	ldrdeq	sl, [r4], -r0
   66b90:	andeq	r0, r0, r0, asr #8
   66b94:	andeq	r5, r2, r0, ror #12
   66b98:	ldrdeq	r0, [r2], -r4
   66b9c:	andeq	ip, r2, r8, asr #27
   66ba0:	andeq	ip, r2, r4, lsl ip
   66ba4:	ldrdeq	lr, [r2], -ip
   66ba8:	rsbs	r3, r0, #1
   66bac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   66bb0:	movcc	r3, #0
   66bb4:	rsbs	r4, r1, #1
   66bb8:	mov	r7, r1
   66bbc:	mov	r6, r2
   66bc0:	mov	sl, r0
   66bc4:	movcc	r4, #0
   66bc8:	tst	r3, r4
   66bcc:	bne	66c30 <fputs@plt+0x61618>
   66bd0:	cmp	r3, #0
   66bd4:	bne	66c48 <fputs@plt+0x61630>
   66bd8:	cmp	r4, #0
   66bdc:	bne	66c58 <fputs@plt+0x61640>
   66be0:	bl	4fc4 <strlen@plt>
   66be4:	mvn	r3, r0
   66be8:	cmp	r6, r3
   66bec:	mov	r5, r0
   66bf0:	bhi	66c40 <fputs@plt+0x61628>
   66bf4:	add	r9, r0, r6
   66bf8:	add	r0, r9, #1
   66bfc:	bl	5210 <malloc@plt>
   66c00:	subs	r8, r0, #0
   66c04:	beq	66c60 <fputs@plt+0x61648>
   66c08:	mov	r1, sl
   66c0c:	mov	r2, r5
   66c10:	bl	5018 <memcpy@plt>
   66c14:	add	r0, r8, r5
   66c18:	mov	r1, r7
   66c1c:	mov	r2, r6
   66c20:	bl	5018 <memcpy@plt>
   66c24:	strb	r4, [r8, r9]
   66c28:	mov	r0, r8
   66c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66c30:	mov	r0, #1
   66c34:	mov	r1, r0
   66c38:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   66c3c:	b	4d18 <calloc@plt>
   66c40:	mov	r0, r4
   66c44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66c48:	mov	r0, r1
   66c4c:	mov	r1, r2
   66c50:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   66c54:	b	4dd8 <__strndup@plt>
   66c58:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   66c5c:	b	54ec <__strdup@plt>
   66c60:	mov	r0, r8
   66c64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66c68:	push	{r3, r4, r5, lr}
   66c6c:	subs	r4, r1, #0
   66c70:	mov	r5, r0
   66c74:	beq	66c94 <fputs@plt+0x6167c>
   66c78:	mov	r0, r4
   66c7c:	bl	4fc4 <strlen@plt>
   66c80:	mov	r1, r4
   66c84:	mov	r2, r0
   66c88:	mov	r0, r5
   66c8c:	pop	{r3, r4, r5, lr}
   66c90:	b	66ba8 <fputs@plt+0x61590>
   66c94:	mov	r2, r4
   66c98:	mov	r0, r5
   66c9c:	mov	r1, r4
   66ca0:	pop	{r3, r4, r5, lr}
   66ca4:	b	66ba8 <fputs@plt+0x61590>
   66ca8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   66cac:	subs	r8, r1, #0
   66cb0:	mov	r7, r0
   66cb4:	mov	r9, r2
   66cb8:	beq	66d64 <fputs@plt+0x6174c>
   66cbc:	cmp	r2, #0
   66cc0:	movne	r4, #100	; 0x64
   66cc4:	bne	66d00 <fputs@plt+0x616e8>
   66cc8:	b	66d44 <fputs@plt+0x6172c>
   66ccc:	sub	r6, r4, #1
   66cd0:	mov	r0, r7
   66cd4:	mov	r1, r8
   66cd8:	mov	r2, r5
   66cdc:	mov	r3, r6
   66ce0:	bl	4f88 <readlinkat@plt>
   66ce4:	subs	r3, r0, #0
   66ce8:	blt	66d18 <fputs@plt+0x61700>
   66cec:	cmp	r6, r3
   66cf0:	bhi	66d34 <fputs@plt+0x6171c>
   66cf4:	mov	r0, r5
   66cf8:	lsl	r4, r4, #1
   66cfc:	bl	4e5c <free@plt>
   66d00:	mov	r0, r4
   66d04:	bl	5210 <malloc@plt>
   66d08:	subs	r5, r0, #0
   66d0c:	bne	66ccc <fputs@plt+0x616b4>
   66d10:	mvn	r0, #11
   66d14:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66d18:	bl	55b8 <__errno_location@plt>
   66d1c:	ldr	r4, [r0]
   66d20:	mov	r0, r5
   66d24:	bl	4e5c <free@plt>
   66d28:	rsb	r4, r4, #0
   66d2c:	mov	r0, r4
   66d30:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66d34:	mov	r0, #0
   66d38:	strb	r0, [r5, r3]
   66d3c:	str	r5, [r9]
   66d40:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66d44:	ldr	r0, [pc, #56]	; 66d84 <fputs@plt+0x6176c>
   66d48:	mov	r2, #1024	; 0x400
   66d4c:	ldr	r1, [pc, #52]	; 66d88 <fputs@plt+0x61770>
   66d50:	ldr	r3, [pc, #52]	; 66d8c <fputs@plt+0x61774>
   66d54:	add	r0, pc, r0
   66d58:	add	r1, pc, r1
   66d5c:	add	r3, pc, r3
   66d60:	bl	76bb0 <fputs@plt+0x71598>
   66d64:	ldr	r0, [pc, #36]	; 66d90 <fputs@plt+0x61778>
   66d68:	movw	r2, #1023	; 0x3ff
   66d6c:	ldr	r1, [pc, #32]	; 66d94 <fputs@plt+0x6177c>
   66d70:	ldr	r3, [pc, #32]	; 66d98 <fputs@plt+0x61780>
   66d74:	add	r0, pc, r0
   66d78:	add	r1, pc, r1
   66d7c:	add	r3, pc, r3
   66d80:	bl	76bb0 <fputs@plt+0x71598>
   66d84:	andeq	r0, r2, r4, lsl #5
   66d88:	andeq	ip, r2, ip, lsr sl
   66d8c:	andeq	lr, r2, ip, lsr r2
   66d90:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   66d94:	andeq	ip, r2, ip, lsl sl
   66d98:	andeq	lr, r2, ip, lsl r2
   66d9c:	cmp	r0, #0
   66da0:	mov	r2, r1
   66da4:	push	{r3, lr}
   66da8:	beq	66dfc <fputs@plt+0x617e4>
   66dac:	cmp	r1, #0
   66db0:	beq	66ddc <fputs@plt+0x617c4>
   66db4:	mov	r1, r0
   66db8:	mvn	r0, #99	; 0x63
   66dbc:	bl	66ca8 <fputs@plt+0x61690>
   66dc0:	cmp	r0, #0
   66dc4:	blt	66dd0 <fputs@plt+0x617b8>
   66dc8:	mov	r0, #0
   66dcc:	pop	{r3, pc}
   66dd0:	cmn	r0, #2
   66dd4:	mvneq	r0, #2
   66dd8:	pop	{r3, pc}
   66ddc:	ldr	r0, [pc, #56]	; 66e1c <fputs@plt+0x61804>
   66de0:	movw	r2, #854	; 0x356
   66de4:	ldr	r1, [pc, #52]	; 66e20 <fputs@plt+0x61808>
   66de8:	ldr	r3, [pc, #52]	; 66e24 <fputs@plt+0x6180c>
   66dec:	add	r0, pc, r0
   66df0:	add	r1, pc, r1
   66df4:	add	r3, pc, r3
   66df8:	bl	76bb0 <fputs@plt+0x71598>
   66dfc:	ldr	r0, [pc, #36]	; 66e28 <fputs@plt+0x61810>
   66e00:	movw	r2, #853	; 0x355
   66e04:	ldr	r1, [pc, #32]	; 66e2c <fputs@plt+0x61814>
   66e08:	ldr	r3, [pc, #32]	; 66e30 <fputs@plt+0x61818>
   66e0c:	add	r0, pc, r0
   66e10:	add	r1, pc, r1
   66e14:	add	r3, pc, r3
   66e18:	bl	76bb0 <fputs@plt+0x71598>
   66e1c:	andeq	r0, r2, r8, lsr r2
   66e20:	andeq	ip, r2, r4, lsr #19
   66e24:	ldrdeq	lr, [r2], -ip
   66e28:	andeq	ip, r2, r4, asr fp
   66e2c:	andeq	ip, r2, r4, lsl #19
   66e30:			; <UNDEFINED> instruction: 0x0002e1bc
   66e34:	ldr	r3, [pc, #204]	; 66f08 <fputs@plt+0x618f0>
   66e38:	cmp	r0, #0
   66e3c:	push	{r4, r5, r6, fp, lr}
   66e40:	add	fp, sp, #16
   66e44:	ldr	r2, [pc, #192]	; 66f0c <fputs@plt+0x618f4>
   66e48:	sub	sp, sp, #20
   66e4c:	add	r3, pc, r3
   66e50:	mov	r5, r1
   66e54:	ldr	r4, [r3, r2]
   66e58:	ldr	r3, [r4]
   66e5c:	str	r3, [fp, #-24]	; 0xffffffe8
   66e60:	blt	66ee8 <fputs@plt+0x618d0>
   66e64:	bne	66ebc <fputs@plt+0x618a4>
   66e68:	ldr	r6, [pc, #160]	; 66f10 <fputs@plt+0x618f8>
   66e6c:	add	r6, pc, r6
   66e70:	mov	r0, r6
   66e74:	mov	r1, r5
   66e78:	bl	66d9c <fputs@plt+0x61784>
   66e7c:	cmp	r0, #0
   66e80:	blt	66ea4 <fputs@plt+0x6188c>
   66e84:	ldr	r1, [pc, #136]	; 66f14 <fputs@plt+0x618fc>
   66e88:	ldr	r0, [r5]
   66e8c:	add	r1, pc, r1
   66e90:	bl	65bb8 <fputs@plt+0x605a0>
   66e94:	subs	r3, r0, #0
   66e98:	moveq	r0, r3
   66e9c:	movne	r0, #0
   66ea0:	strbne	r0, [r3]
   66ea4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   66ea8:	ldr	r3, [r4]
   66eac:	cmp	r2, r3
   66eb0:	bne	66ee4 <fputs@plt+0x618cc>
   66eb4:	sub	sp, fp, #16
   66eb8:	pop	{r4, r5, r6, fp, pc}
   66ebc:	sub	sp, sp, #32
   66ec0:	ldr	r3, [pc, #80]	; 66f18 <fputs@plt+0x61900>
   66ec4:	add	r6, sp, #8
   66ec8:	mov	r1, #1
   66ecc:	str	r0, [sp]
   66ed0:	mov	r2, #23
   66ed4:	mov	r0, r6
   66ed8:	add	r3, pc, r3
   66edc:	bl	5444 <__sprintf_chk@plt>
   66ee0:	b	66e70 <fputs@plt+0x61858>
   66ee4:	bl	524c <__stack_chk_fail@plt>
   66ee8:	ldr	r0, [pc, #44]	; 66f1c <fputs@plt+0x61904>
   66eec:	mov	r2, #868	; 0x364
   66ef0:	ldr	r1, [pc, #40]	; 66f20 <fputs@plt+0x61908>
   66ef4:	ldr	r3, [pc, #40]	; 66f24 <fputs@plt+0x6190c>
   66ef8:	add	r0, pc, r0
   66efc:	add	r1, pc, r1
   66f00:	add	r3, pc, r3
   66f04:	bl	76bb0 <fputs@plt+0x71598>
   66f08:	andeq	r9, r4, ip, lsr #26
   66f0c:	andeq	r0, r0, r0, asr #8
   66f10:	andeq	ip, r2, r0, lsl #22
   66f14:	andeq	ip, r2, r0, lsl #22
   66f18:	andeq	ip, r2, r4, lsr #21
   66f1c:	andeq	r5, r2, ip, ror r2
   66f20:	muleq	r2, r8, r8
   66f24:	muleq	r2, r4, r7
   66f28:	mov	r2, r1
   66f2c:	mov	r1, r0
   66f30:	mvn	r0, #99	; 0x63
   66f34:	b	66ca8 <fputs@plt+0x61690>
   66f38:	ldr	r3, [pc, #180]	; 66ff4 <fputs@plt+0x619dc>
   66f3c:	ldr	r2, [pc, #180]	; 66ff8 <fputs@plt+0x619e0>
   66f40:	add	r3, pc, r3
   66f44:	push	{r4, r5, r6, r7, r8, lr}
   66f48:	sub	sp, sp, #144	; 0x90
   66f4c:	ldr	r8, [r3, r2]
   66f50:	mov	r7, #0
   66f54:	mov	r4, #1
   66f58:	mov	r6, #268435456	; 0x10000000
   66f5c:	ldr	r3, [r8]
   66f60:	str	r3, [sp, #140]	; 0x8c
   66f64:	b	66f74 <fputs@plt+0x6195c>
   66f68:	add	r4, r4, #1
   66f6c:	cmp	r4, #65	; 0x41
   66f70:	beq	66fd4 <fputs@plt+0x619bc>
   66f74:	mov	r2, #140	; 0x8c
   66f78:	mov	r0, sp
   66f7c:	mov	r1, #0
   66f80:	bl	4d54 <memset@plt>
   66f84:	cmp	r4, #9
   66f88:	cmpne	r4, #19
   66f8c:	str	r6, [sp, #132]	; 0x84
   66f90:	movne	r2, #0
   66f94:	moveq	r2, #1
   66f98:	beq	66f68 <fputs@plt+0x61950>
   66f9c:	mov	r0, r4
   66fa0:	mov	r1, sp
   66fa4:	bl	5258 <sigaction@plt>
   66fa8:	cmp	r0, #0
   66fac:	bge	66f68 <fputs@plt+0x61950>
   66fb0:	bl	55b8 <__errno_location@plt>
   66fb4:	ldr	r3, [r0]
   66fb8:	cmp	r3, #22
   66fbc:	beq	66f68 <fputs@plt+0x61950>
   66fc0:	cmp	r7, #0
   66fc4:	add	r4, r4, #1
   66fc8:	rsbeq	r7, r3, #0
   66fcc:	cmp	r4, #65	; 0x41
   66fd0:	bne	66f74 <fputs@plt+0x6195c>
   66fd4:	ldr	r2, [sp, #140]	; 0x8c
   66fd8:	mov	r0, r7
   66fdc:	ldr	r3, [r8]
   66fe0:	cmp	r2, r3
   66fe4:	bne	66ff0 <fputs@plt+0x619d8>
   66fe8:	add	sp, sp, #144	; 0x90
   66fec:	pop	{r4, r5, r6, r7, r8, pc}
   66ff0:	bl	524c <__stack_chk_fail@plt>
   66ff4:	andeq	r9, r4, r8, lsr ip
   66ff8:	andeq	r0, r0, r0, asr #8
   66ffc:	ldr	r3, [pc, #116]	; 67078 <fputs@plt+0x61a60>
   67000:	ldr	r2, [pc, #116]	; 6707c <fputs@plt+0x61a64>
   67004:	add	r3, pc, r3
   67008:	push	{r4, r5, lr}
   6700c:	sub	sp, sp, #140	; 0x8c
   67010:	ldr	r4, [r3, r2]
   67014:	add	r5, sp, #4
   67018:	mov	r0, r5
   6701c:	ldr	r3, [r4]
   67020:	str	r3, [sp, #132]	; 0x84
   67024:	bl	4aa8 <sigemptyset@plt>
   67028:	cmp	r0, #0
   6702c:	blt	67064 <fputs@plt+0x61a4c>
   67030:	mov	r1, r5
   67034:	mov	r0, #2
   67038:	mov	r2, #0
   6703c:	bl	5234 <sigprocmask@plt>
   67040:	cmp	r0, #0
   67044:	movge	r0, #0
   67048:	blt	67064 <fputs@plt+0x61a4c>
   6704c:	ldr	r2, [sp, #132]	; 0x84
   67050:	ldr	r3, [r4]
   67054:	cmp	r2, r3
   67058:	bne	67074 <fputs@plt+0x61a5c>
   6705c:	add	sp, sp, #140	; 0x8c
   67060:	pop	{r4, r5, pc}
   67064:	bl	55b8 <__errno_location@plt>
   67068:	ldr	r0, [r0]
   6706c:	rsb	r0, r0, #0
   67070:	b	6704c <fputs@plt+0x61a34>
   67074:	bl	524c <__stack_chk_fail@plt>
   67078:	andeq	r9, r4, r4, ror fp
   6707c:	andeq	r0, r0, r0, asr #8
   67080:	push	{r4, r5, r6, lr}
   67084:	mov	r5, r0
   67088:	ldr	r6, [pc, #88]	; 670e8 <fputs@plt+0x61ad0>
   6708c:	add	r6, pc, r6
   67090:	mov	r1, r6
   67094:	bl	53fc <strspn@plt>
   67098:	mov	r1, #0
   6709c:	add	r5, r5, r0
   670a0:	mov	r0, r5
   670a4:	bl	4c04 <__rawmemchr@plt>
   670a8:	cmp	r5, r0
   670ac:	mov	r4, r0
   670b0:	bcc	670c4 <fputs@plt+0x61aac>
   670b4:	b	670d8 <fputs@plt+0x61ac0>
   670b8:	sub	r4, r4, #1
   670bc:	cmp	r4, r5
   670c0:	beq	670d8 <fputs@plt+0x61ac0>
   670c4:	mov	r0, r6
   670c8:	ldrb	r1, [r4, #-1]
   670cc:	bl	4cb8 <strchr@plt>
   670d0:	cmp	r0, #0
   670d4:	bne	670b8 <fputs@plt+0x61aa0>
   670d8:	mov	r3, #0
   670dc:	mov	r0, r5
   670e0:	strb	r3, [r4]
   670e4:	pop	{r4, r5, r6, pc}
   670e8:	andeq	r9, r1, r4, lsr #31
   670ec:	push	{r4, r5, r6, r7, r8, lr}
   670f0:	subs	r5, r0, #0
   670f4:	mov	r4, r1
   670f8:	beq	67184 <fputs@plt+0x61b6c>
   670fc:	cmp	r1, #0
   67100:	beq	671a4 <fputs@plt+0x61b8c>
   67104:	mov	r0, r1
   67108:	bl	6e8a0 <fputs@plt+0x69288>
   6710c:	cmp	r0, #0
   67110:	bne	67170 <fputs@plt+0x61b58>
   67114:	mov	r0, r5
   67118:	mov	r1, #47	; 0x2f
   6711c:	bl	4d84 <strrchr@plt>
   67120:	subs	r7, r0, #0
   67124:	mov	r0, r4
   67128:	beq	6717c <fputs@plt+0x61b64>
   6712c:	bl	4fc4 <strlen@plt>
   67130:	add	r7, r7, #1
   67134:	rsb	r7, r5, r7
   67138:	mov	r6, r0
   6713c:	add	r0, r7, #1
   67140:	add	r0, r0, r6
   67144:	bl	5210 <malloc@plt>
   67148:	subs	r8, r0, #0
   6714c:	beq	67168 <fputs@plt+0x61b50>
   67150:	mov	r1, r5
   67154:	mov	r2, r7
   67158:	bl	4fac <mempcpy@plt>
   6715c:	mov	r1, r4
   67160:	add	r2, r6, #1
   67164:	bl	5018 <memcpy@plt>
   67168:	mov	r0, r8
   6716c:	pop	{r4, r5, r6, r7, r8, pc}
   67170:	mov	r0, r4
   67174:	pop	{r4, r5, r6, r7, r8, lr}
   67178:	b	54ec <__strdup@plt>
   6717c:	pop	{r4, r5, r6, r7, r8, lr}
   67180:	b	54ec <__strdup@plt>
   67184:	ldr	r0, [pc, #56]	; 671c4 <fputs@plt+0x61bac>
   67188:	movw	r2, #1215	; 0x4bf
   6718c:	ldr	r1, [pc, #52]	; 671c8 <fputs@plt+0x61bb0>
   67190:	ldr	r3, [pc, #52]	; 671cc <fputs@plt+0x61bb4>
   67194:	add	r0, pc, r0
   67198:	add	r1, pc, r1
   6719c:	add	r3, pc, r3
   671a0:	bl	76bb0 <fputs@plt+0x71598>
   671a4:	ldr	r0, [pc, #36]	; 671d0 <fputs@plt+0x61bb8>
   671a8:	mov	r2, #1216	; 0x4c0
   671ac:	ldr	r1, [pc, #32]	; 671d4 <fputs@plt+0x61bbc>
   671b0:	ldr	r3, [pc, #32]	; 671d8 <fputs@plt+0x61bc0>
   671b4:	add	r0, pc, r0
   671b8:	add	r1, pc, r1
   671bc:	add	r3, pc, r3
   671c0:	bl	76bb0 <fputs@plt+0x71598>
   671c4:	andeq	pc, r1, ip, lsl pc	; <UNPREDICTABLE>
   671c8:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   671cc:	andeq	sp, r2, r8, ror lr
   671d0:	andeq	pc, r1, ip, ror #28
   671d4:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   671d8:	andeq	sp, r2, r8, asr lr
   671dc:	ldr	r3, [pc, #440]	; 6739c <fputs@plt+0x61d84>
   671e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   671e4:	mov	r5, r1
   671e8:	add	fp, sp, #28
   671ec:	ldr	r1, [pc, #428]	; 673a0 <fputs@plt+0x61d88>
   671f0:	sub	sp, sp, #8
   671f4:	add	r3, pc, r3
   671f8:	mov	r8, r0
   671fc:	mov	r7, r2
   67200:	mov	r2, #0
   67204:	ldr	r6, [r3, r1]
   67208:	ldrb	r0, [r5]
   6720c:	str	r2, [fp, #-36]	; 0xffffffdc
   67210:	ldr	r3, [r6]
   67214:	cmp	r0, #47	; 0x2f
   67218:	str	r3, [fp, #-32]	; 0xffffffe0
   6721c:	bne	67358 <fputs@plt+0x61d40>
   67220:	ldrb	r3, [r5, #1]
   67224:	cmp	r3, #47	; 0x2f
   67228:	addeq	r4, r5, #1
   6722c:	beq	67238 <fputs@plt+0x61c20>
   67230:	b	67358 <fputs@plt+0x61d40>
   67234:	add	r4, r4, #1
   67238:	ldrb	r3, [r4, #1]
   6723c:	cmp	r3, #47	; 0x2f
   67240:	beq	67234 <fputs@plt+0x61c1c>
   67244:	cmp	r8, #0
   67248:	beq	67258 <fputs@plt+0x61c40>
   6724c:	ldrb	r3, [r8]
   67250:	cmp	r3, #0
   67254:	bne	672b0 <fputs@plt+0x61c98>
   67258:	mov	r1, r4
   6725c:	mvn	r0, #99	; 0x63
   67260:	sub	r2, fp, #36	; 0x24
   67264:	bl	66ca8 <fputs@plt+0x61690>
   67268:	subs	r4, r0, #0
   6726c:	blt	6728c <fputs@plt+0x61c74>
   67270:	mov	r0, r5
   67274:	ldr	r1, [fp, #-36]	; 0xffffffdc
   67278:	bl	670ec <fputs@plt+0x61ad4>
   6727c:	cmp	r0, #0
   67280:	strne	r0, [r7]
   67284:	movne	r4, #0
   67288:	beq	67360 <fputs@plt+0x61d48>
   6728c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   67290:	bl	4e5c <free@plt>
   67294:	ldr	r2, [fp, #-32]	; 0xffffffe0
   67298:	ldr	r3, [r6]
   6729c:	mov	r0, r4
   672a0:	cmp	r2, r3
   672a4:	bne	67368 <fputs@plt+0x61d50>
   672a8:	sub	sp, fp, #28
   672ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   672b0:	ldr	r1, [pc, #236]	; 673a4 <fputs@plt+0x61d8c>
   672b4:	mov	r0, r8
   672b8:	add	r1, pc, r1
   672bc:	bl	6f2bc <fputs@plt+0x69ca4>
   672c0:	cmp	r0, #0
   672c4:	bne	67258 <fputs@plt+0x61c40>
   672c8:	mov	r0, r8
   672cc:	bl	4fc4 <strlen@plt>
   672d0:	mov	r9, r0
   672d4:	mov	r0, r4
   672d8:	bl	4fc4 <strlen@plt>
   672dc:	mov	r1, r8
   672e0:	add	r0, r9, r0
   672e4:	add	r3, r0, #16
   672e8:	bic	r3, r3, #7
   672ec:	sub	sp, sp, r3
   672f0:	mov	r0, sp
   672f4:	mov	r8, sp
   672f8:	bl	4d3c <stpcpy@plt>
   672fc:	cmp	r8, r0
   67300:	mov	r3, r0
   67304:	bcs	67330 <fputs@plt+0x61d18>
   67308:	ldrb	r2, [r0, #-1]
   6730c:	cmp	r2, #47	; 0x2f
   67310:	beq	67324 <fputs@plt+0x61d0c>
   67314:	b	67330 <fputs@plt+0x61d18>
   67318:	ldrb	r1, [r3, #-1]
   6731c:	cmp	r1, #47	; 0x2f
   67320:	bne	67330 <fputs@plt+0x61d18>
   67324:	sub	r3, r3, #1
   67328:	cmp	r3, r8
   6732c:	bne	67318 <fputs@plt+0x61d00>
   67330:	ldrb	r2, [r4]
   67334:	mov	r1, r4
   67338:	mov	r4, r8
   6733c:	cmp	r2, #47	; 0x2f
   67340:	addne	r0, r3, #1
   67344:	movne	r2, #47	; 0x2f
   67348:	moveq	r0, r3
   6734c:	strbne	r2, [r3]
   67350:	bl	50a8 <strcpy@plt>
   67354:	b	67258 <fputs@plt+0x61c40>
   67358:	mov	r4, r5
   6735c:	b	67244 <fputs@plt+0x61c2c>
   67360:	mvn	r4, #11
   67364:	b	6728c <fputs@plt+0x61c74>
   67368:	bl	524c <__stack_chk_fail@plt>
   6736c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   67370:	mov	r4, r0
   67374:	mov	r0, r3
   67378:	bl	4e5c <free@plt>
   6737c:	mov	r0, r4
   67380:	bl	54f8 <_Unwind_Resume@plt>
   67384:	ldr	r3, [fp, #-36]	; 0xffffffdc
   67388:	mov	r4, r0
   6738c:	b	67374 <fputs@plt+0x61d5c>
   67390:	mov	r4, r0
   67394:	mov	r3, #0
   67398:	b	67374 <fputs@plt+0x61d5c>
   6739c:	andeq	r9, r4, r4, lsl #19
   673a0:	andeq	r0, r0, r0, asr #8
   673a4:	andeq	fp, r2, r0, lsr r8
   673a8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   673ac:	subs	r6, r0, #0
   673b0:	mov	r7, r1
   673b4:	beq	674ec <fputs@plt+0x61ed4>
   673b8:	cmp	r1, #0
   673bc:	beq	6750c <fputs@plt+0x61ef4>
   673c0:	bl	4fc4 <strlen@plt>
   673c4:	cmp	r0, #0
   673c8:	beq	673fc <fputs@plt+0x61de4>
   673cc:	sub	r5, r0, #1
   673d0:	ldrb	r2, [r6, r5]
   673d4:	cmp	r2, #47	; 0x2f
   673d8:	beq	673f4 <fputs@plt+0x61ddc>
   673dc:	b	67404 <fputs@plt+0x61dec>
   673e0:	sub	r4, r5, #1
   673e4:	ldrb	r2, [r6, r4]
   673e8:	cmp	r2, #47	; 0x2f
   673ec:	bne	6740c <fputs@plt+0x61df4>
   673f0:	mov	r5, r4
   673f4:	cmp	r5, #0
   673f8:	bne	673e0 <fputs@plt+0x61dc8>
   673fc:	mov	r0, #0
   67400:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   67404:	sub	r4, r0, #1
   67408:	mov	r5, r0
   6740c:	add	r3, r6, r5
   67410:	b	67420 <fputs@plt+0x61e08>
   67414:	ldrb	r2, [r3, #-1]
   67418:	mov	r5, r4
   6741c:	sub	r4, r4, #1
   67420:	cmp	r2, #47	; 0x2f
   67424:	beq	6743c <fputs@plt+0x61e24>
   67428:	cmp	r4, #0
   6742c:	sub	r3, r3, #1
   67430:	bne	67414 <fputs@plt+0x61dfc>
   67434:	mov	r0, #0
   67438:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6743c:	cmp	r5, #0
   67440:	beq	673fc <fputs@plt+0x61de4>
   67444:	add	r3, r6, r4
   67448:	mov	r5, r4
   6744c:	b	67464 <fputs@plt+0x61e4c>
   67450:	ldrb	r2, [r3, #-1]!
   67454:	sub	r4, r4, #1
   67458:	cmp	r2, #47	; 0x2f
   6745c:	bne	67470 <fputs@plt+0x61e58>
   67460:	mov	r5, r4
   67464:	cmp	r4, #0
   67468:	bne	67450 <fputs@plt+0x61e38>
   6746c:	b	673fc <fputs@plt+0x61de4>
   67470:	mov	r0, r6
   67474:	mov	r1, r5
   67478:	bl	4dd8 <__strndup@plt>
   6747c:	subs	r8, r0, #0
   67480:	beq	674e4 <fputs@plt+0x61ecc>
   67484:	mov	r0, r7
   67488:	mov	r1, r8
   6748c:	bl	6ec88 <fputs@plt+0x69670>
   67490:	cmp	r0, #0
   67494:	mov	r0, r8
   67498:	bne	674d8 <fputs@plt+0x61ec0>
   6749c:	bl	52dc <rmdir@plt>
   674a0:	mov	r9, r0
   674a4:	mov	r0, r8
   674a8:	bl	4e5c <free@plt>
   674ac:	cmp	r9, #0
   674b0:	blt	674c0 <fputs@plt+0x61ea8>
   674b4:	add	r3, r6, r5
   674b8:	ldrb	r2, [r3, #-1]
   674bc:	b	67420 <fputs@plt+0x61e08>
   674c0:	bl	55b8 <__errno_location@plt>
   674c4:	ldr	r0, [r0]
   674c8:	cmp	r0, #2
   674cc:	beq	674b4 <fputs@plt+0x61e9c>
   674d0:	rsb	r0, r0, #0
   674d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   674d8:	bl	4e5c <free@plt>
   674dc:	mov	r0, #0
   674e0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   674e4:	mvn	r0, #11
   674e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   674ec:	ldr	r0, [pc, #56]	; 6752c <fputs@plt+0x61f14>
   674f0:	movw	r2, #1242	; 0x4da
   674f4:	ldr	r1, [pc, #52]	; 67530 <fputs@plt+0x61f18>
   674f8:	ldr	r3, [pc, #52]	; 67534 <fputs@plt+0x61f1c>
   674fc:	add	r0, pc, r0
   67500:	add	r1, pc, r1
   67504:	add	r3, pc, r3
   67508:	bl	76bb0 <fputs@plt+0x71598>
   6750c:	ldr	r0, [pc, #36]	; 67538 <fputs@plt+0x61f20>
   67510:	movw	r2, #1243	; 0x4db
   67514:	ldr	r1, [pc, #32]	; 6753c <fputs@plt+0x61f24>
   67518:	ldr	r3, [pc, #32]	; 67540 <fputs@plt+0x61f28>
   6751c:	add	r0, pc, r0
   67520:	add	r1, pc, r1
   67524:	add	r3, pc, r3
   67528:	bl	76bb0 <fputs@plt+0x71598>
   6752c:			; <UNDEFINED> instruction: 0x0001fbb4
   67530:	muleq	r2, r4, r2
   67534:	andeq	sp, r2, ip, asr #15
   67538:	andeq	lr, r1, r0, ror #18
   6753c:	andeq	ip, r2, r4, ror r2
   67540:	andeq	sp, r2, ip, lsr #15
   67544:	ldr	r3, [pc, #12]	; 67558 <fputs@plt+0x61f40>
   67548:	and	r0, r0, #15
   6754c:	add	r3, pc, r3
   67550:	ldrb	r0, [r3, r0]
   67554:	bx	lr
   67558:	ldrdeq	sp, [r2], -r0
   6755c:	sub	r3, r0, #48	; 0x30
   67560:	uxtb	r2, r3
   67564:	cmp	r2, #9
   67568:	bls	67594 <fputs@plt+0x61f7c>
   6756c:	sub	r3, r0, #97	; 0x61
   67570:	cmp	r3, #5
   67574:	bls	6758c <fputs@plt+0x61f74>
   67578:	sub	r3, r0, #65	; 0x41
   6757c:	cmp	r3, #5
   67580:	subls	r0, r0, #55	; 0x37
   67584:	mvnhi	r0, #21
   67588:	bx	lr
   6758c:	sub	r0, r0, #87	; 0x57
   67590:	bx	lr
   67594:	mov	r0, r3
   67598:	bx	lr
   6759c:	push	{r3, r4, r5, lr}
   675a0:	mov	r5, r0
   675a4:	lsl	r0, r1, #1
   675a8:	mov	r4, r1
   675ac:	add	r0, r0, #1
   675b0:	bl	5210 <malloc@plt>
   675b4:	cmp	r0, #0
   675b8:	popeq	{r3, r4, r5, pc}
   675bc:	add	r1, r5, r4
   675c0:	cmp	r5, r1
   675c4:	bcs	67614 <fputs@plt+0x61ffc>
   675c8:	ldr	ip, [pc, #76]	; 6761c <fputs@plt+0x62004>
   675cc:	mov	r2, r0
   675d0:	mov	r3, r5
   675d4:	add	ip, pc, ip
   675d8:	ldrb	r4, [r3]
   675dc:	add	r2, r2, #2
   675e0:	ldrb	r4, [ip, r4, lsr #4]
   675e4:	strb	r4, [r2, #-2]
   675e8:	ldrb	r4, [r3], #1
   675ec:	and	r4, r4, #15
   675f0:	cmp	r3, r1
   675f4:	ldrb	r4, [ip, r4]
   675f8:	strb	r4, [r2, #-1]
   675fc:	bne	675d8 <fputs@plt+0x61fc0>
   67600:	rsb	r3, r5, r3
   67604:	add	r3, r0, r3, lsl #1
   67608:	mov	r2, #0
   6760c:	strb	r2, [r3]
   67610:	pop	{r3, r4, r5, pc}
   67614:	mov	r3, r0
   67618:	b	67608 <fputs@plt+0x61ff0>
   6761c:	andeq	sp, r2, r8, asr #18
   67620:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   67624:	subs	r9, r0, #0
   67628:	mov	r6, r1
   6762c:	beq	676cc <fputs@plt+0x620b4>
   67630:	add	r0, r1, #1
   67634:	lsr	r0, r0, #1
   67638:	add	r0, r0, #1
   6763c:	bl	5210 <malloc@plt>
   67640:	subs	sl, r0, #0
   67644:	beq	676b4 <fputs@plt+0x6209c>
   67648:	add	r6, r9, r6
   6764c:	cmp	r9, r6
   67650:	bcs	676bc <fputs@plt+0x620a4>
   67654:	add	r4, r9, #1
   67658:	mov	r5, r9
   6765c:	mov	r7, sl
   67660:	ldrb	r0, [r4, #-1]
   67664:	bl	6755c <fputs@plt+0x61f44>
   67668:	cmp	r4, r6
   6766c:	mov	r8, r0
   67670:	bcs	676c4 <fputs@plt+0x620ac>
   67674:	ldrb	r0, [r5, #1]
   67678:	bl	6755c <fputs@plt+0x61f44>
   6767c:	uxtb	r0, r0
   67680:	add	r5, r5, #2
   67684:	uxtb	r8, r8
   67688:	cmp	r5, r6
   6768c:	add	r4, r4, #2
   67690:	orr	r8, r0, r8, lsl #4
   67694:	strb	r8, [r7], #1
   67698:	bcc	67660 <fputs@plt+0x62048>
   6769c:	mvn	r9, r9
   676a0:	add	r6, r9, r6
   676a4:	add	r6, sl, r6, lsr #1
   676a8:	add	r6, r6, #1
   676ac:	mov	r3, #0
   676b0:	strb	r3, [r6]
   676b4:	mov	r0, sl
   676b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   676bc:	mov	r6, sl
   676c0:	b	676ac <fputs@plt+0x62094>
   676c4:	mov	r0, #0
   676c8:	b	67680 <fputs@plt+0x62068>
   676cc:	ldr	r0, [pc, #24]	; 676ec <fputs@plt+0x620d4>
   676d0:	movw	r2, #1325	; 0x52d
   676d4:	ldr	r1, [pc, #20]	; 676f0 <fputs@plt+0x620d8>
   676d8:	ldr	r3, [pc, #20]	; 676f4 <fputs@plt+0x620dc>
   676dc:	add	r0, pc, r0
   676e0:	add	r1, pc, r1
   676e4:	add	r3, pc, r3
   676e8:	bl	76bb0 <fputs@plt+0x71598>
   676ec:	muleq	r2, r4, sp
   676f0:	strheq	ip, [r2], -r4
   676f4:	andeq	sp, r2, ip, lsl #17
   676f8:	sub	r0, r0, #48	; 0x30
   676fc:	uxtb	r3, r0
   67700:	cmp	r3, #9
   67704:	mvnhi	r0, #21
   67708:	bx	lr
   6770c:	push	{r4, lr}
   67710:	subs	r4, r0, #0
   67714:	beq	67740 <fputs@plt+0x62128>
   67718:	ldr	r1, [pc, #64]	; 67760 <fputs@plt+0x62148>
   6771c:	add	r1, pc, r1
   67720:	bl	65bb8 <fputs@plt+0x605a0>
   67724:	cmp	r0, #0
   67728:	beq	67734 <fputs@plt+0x6211c>
   6772c:	mov	r0, #1
   67730:	pop	{r4, pc}
   67734:	mov	r0, r4
   67738:	pop	{r4, lr}
   6773c:	b	65c7c <fputs@plt+0x60664>
   67740:	ldr	r0, [pc, #28]	; 67764 <fputs@plt+0x6214c>
   67744:	movw	r2, #1800	; 0x708
   67748:	ldr	r1, [pc, #24]	; 67768 <fputs@plt+0x62150>
   6774c:	ldr	r3, [pc, #24]	; 6776c <fputs@plt+0x62154>
   67750:	add	r0, pc, r0
   67754:	add	r1, pc, r1
   67758:	add	r3, pc, r3
   6775c:	bl	76bb0 <fputs@plt+0x71598>
   67760:	andeq	sl, r2, ip, lsl #10
   67764:	ldrdeq	pc, [r1], -r0
   67768:	andeq	ip, r2, r0, asr #32
   6776c:	muleq	r2, r4, r8
   67770:	push	{r3, r4, r5, lr}
   67774:	subs	r5, r0, #0
   67778:	mov	r4, r1
   6777c:	blt	677d4 <fputs@plt+0x621bc>
   67780:	mov	r1, #3
   67784:	mov	r2, #0
   67788:	bl	53b4 <fcntl@plt>
   6778c:	cmp	r0, #0
   67790:	blt	677c4 <fputs@plt+0x621ac>
   67794:	cmp	r4, #0
   67798:	orrne	r2, r0, #2048	; 0x800
   6779c:	biceq	r2, r0, #2048	; 0x800
   677a0:	cmp	r2, r0
   677a4:	beq	677bc <fputs@plt+0x621a4>
   677a8:	mov	r0, r5
   677ac:	mov	r1, #4
   677b0:	bl	53b4 <fcntl@plt>
   677b4:	cmp	r0, #0
   677b8:	blt	677c4 <fputs@plt+0x621ac>
   677bc:	mov	r0, #0
   677c0:	pop	{r3, r4, r5, pc}
   677c4:	bl	55b8 <__errno_location@plt>
   677c8:	ldr	r0, [r0]
   677cc:	rsb	r0, r0, #0
   677d0:	pop	{r3, r4, r5, pc}
   677d4:	ldr	r0, [pc, #24]	; 677f4 <fputs@plt+0x621dc>
   677d8:	movw	r2, #1811	; 0x713
   677dc:	ldr	r1, [pc, #20]	; 677f8 <fputs@plt+0x621e0>
   677e0:	ldr	r3, [pc, #20]	; 677fc <fputs@plt+0x621e4>
   677e4:	add	r0, pc, r0
   677e8:	add	r1, pc, r1
   677ec:	add	r3, pc, r3
   677f0:	bl	76bb0 <fputs@plt+0x71598>
   677f4:	andeq	r7, r2, ip, ror #4
   677f8:	andeq	fp, r2, ip, lsr #31
   677fc:	strdeq	fp, [r2], -r4
   67800:	push	{r3, r4, r5, lr}
   67804:	subs	r5, r0, #0
   67808:	mov	r4, r1
   6780c:	blt	67864 <fputs@plt+0x6224c>
   67810:	mov	r1, #1
   67814:	mov	r2, #0
   67818:	bl	53b4 <fcntl@plt>
   6781c:	cmp	r0, #0
   67820:	blt	67854 <fputs@plt+0x6223c>
   67824:	cmp	r4, #0
   67828:	orrne	r2, r0, #1
   6782c:	biceq	r2, r0, #1
   67830:	cmp	r2, r0
   67834:	beq	6784c <fputs@plt+0x62234>
   67838:	mov	r0, r5
   6783c:	mov	r1, #2
   67840:	bl	53b4 <fcntl@plt>
   67844:	cmp	r0, #0
   67848:	blt	67854 <fputs@plt+0x6223c>
   6784c:	mov	r0, #0
   67850:	pop	{r3, r4, r5, pc}
   67854:	bl	55b8 <__errno_location@plt>
   67858:	ldr	r0, [r0]
   6785c:	rsb	r0, r0, #0
   67860:	pop	{r3, r4, r5, pc}
   67864:	ldr	r0, [pc, #24]	; 67884 <fputs@plt+0x6226c>
   67868:	movw	r2, #1834	; 0x72a
   6786c:	ldr	r1, [pc, #20]	; 67888 <fputs@plt+0x62270>
   67870:	ldr	r3, [pc, #20]	; 6788c <fputs@plt+0x62274>
   67874:	add	r0, pc, r0
   67878:	add	r1, pc, r1
   6787c:	add	r3, pc, r3
   67880:	bl	76bb0 <fputs@plt+0x71598>
   67884:	ldrdeq	r7, [r2], -ip
   67888:	andeq	fp, r2, ip, lsl pc
   6788c:	andeq	sp, r2, ip, ror r3
   67890:	ldr	r3, [pc, #516]	; 67a9c <fputs@plt+0x62484>
   67894:	ldr	r2, [pc, #516]	; 67aa0 <fputs@plt+0x62488>
   67898:	add	r3, pc, r3
   6789c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   678a0:	mov	r9, r1
   678a4:	ldr	sl, [r3, r2]
   678a8:	adds	r1, r1, #0
   678ac:	sub	sp, sp, #28
   678b0:	mov	r8, r0
   678b4:	movne	r1, #1
   678b8:	cmp	r0, #0
   678bc:	ldr	r3, [sl]
   678c0:	movne	r1, #0
   678c4:	cmp	r1, #0
   678c8:	str	r3, [sp, #20]
   678cc:	bne	67a78 <fputs@plt+0x62460>
   678d0:	ldr	r0, [pc, #460]	; 67aa4 <fputs@plt+0x6248c>
   678d4:	add	r0, pc, r0
   678d8:	bl	4b74 <opendir@plt>
   678dc:	subs	r5, r0, #0
   678e0:	beq	679b0 <fputs@plt+0x62398>
   678e4:	mov	fp, #0
   678e8:	mvn	r6, #0
   678ec:	mov	r0, r5
   678f0:	bl	5414 <readdir64@plt>
   678f4:	cmp	r0, #0
   678f8:	beq	6798c <fputs@plt+0x62374>
   678fc:	add	r4, r0, #19
   67900:	str	r6, [sp]
   67904:	mov	r0, r4
   67908:	bl	6770c <fputs@plt+0x620f4>
   6790c:	cmp	r0, #0
   67910:	bne	678ec <fputs@plt+0x622d4>
   67914:	mov	r0, r4
   67918:	mov	r1, sp
   6791c:	bl	66540 <fputs@plt+0x60f28>
   67920:	cmp	r0, #0
   67924:	blt	678ec <fputs@plt+0x622d4>
   67928:	ldr	r3, [sp]
   6792c:	cmp	r3, #2
   67930:	ble	678ec <fputs@plt+0x622d4>
   67934:	mov	r0, r5
   67938:	bl	5174 <dirfd@plt>
   6793c:	ldr	r4, [sp]
   67940:	cmp	r0, r4
   67944:	beq	678ec <fputs@plt+0x622d4>
   67948:	mov	r0, r4
   6794c:	mov	r1, r8
   67950:	mov	r2, r9
   67954:	bl	659c4 <fputs@plt+0x603ac>
   67958:	cmp	r0, #0
   6795c:	bne	678ec <fputs@plt+0x622d4>
   67960:	mov	r0, r4
   67964:	bl	65f54 <fputs@plt+0x6093c>
   67968:	cmp	r0, #0
   6796c:	bge	678ec <fputs@plt+0x622d4>
   67970:	bl	55b8 <__errno_location@plt>
   67974:	ldr	r3, [r0]
   67978:	cmp	r3, #9
   6797c:	beq	678ec <fputs@plt+0x622d4>
   67980:	cmp	fp, #0
   67984:	rsbeq	fp, r3, #0
   67988:	b	678ec <fputs@plt+0x622d4>
   6798c:	mov	r0, r5
   67990:	bl	51d4 <closedir@plt>
   67994:	ldr	r2, [sp, #20]
   67998:	mov	r0, fp
   6799c:	ldr	r3, [sl]
   679a0:	cmp	r2, r3
   679a4:	bne	67a74 <fputs@plt+0x6245c>
   679a8:	add	sp, sp, #28
   679ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   679b0:	mov	r0, #7
   679b4:	mov	r1, sp
   679b8:	bl	4ec8 <getrlimit64@plt>
   679bc:	cmp	r0, #0
   679c0:	blt	67a38 <fputs@plt+0x62420>
   679c4:	ldr	r6, [sp, #8]
   679c8:	mov	fp, r5
   679cc:	cmp	r6, #3
   679d0:	movgt	r4, #3
   679d4:	bgt	679e8 <fputs@plt+0x623d0>
   679d8:	b	67994 <fputs@plt+0x6237c>
   679dc:	add	r4, r4, #1
   679e0:	cmp	r6, r4
   679e4:	ble	67994 <fputs@plt+0x6237c>
   679e8:	mov	r0, r4
   679ec:	mov	r1, r8
   679f0:	mov	r2, r9
   679f4:	bl	659c4 <fputs@plt+0x603ac>
   679f8:	cmp	r0, #0
   679fc:	bne	679dc <fputs@plt+0x623c4>
   67a00:	mov	r0, r4
   67a04:	bl	65f54 <fputs@plt+0x6093c>
   67a08:	cmp	r0, #0
   67a0c:	blt	67a18 <fputs@plt+0x62400>
   67a10:	ldr	r6, [sp, #8]
   67a14:	b	679dc <fputs@plt+0x623c4>
   67a18:	bl	55b8 <__errno_location@plt>
   67a1c:	ldr	r3, [r0]
   67a20:	cmp	r3, #9
   67a24:	beq	67a10 <fputs@plt+0x623f8>
   67a28:	cmp	fp, #0
   67a2c:	ldr	r6, [sp, #8]
   67a30:	rsbeq	fp, r3, #0
   67a34:	b	679dc <fputs@plt+0x623c4>
   67a38:	ldr	r0, [pc, #104]	; 67aa8 <fputs@plt+0x62490>
   67a3c:	movw	r2, #1882	; 0x75a
   67a40:	ldr	r1, [pc, #100]	; 67aac <fputs@plt+0x62494>
   67a44:	ldr	r3, [pc, #100]	; 67ab0 <fputs@plt+0x62498>
   67a48:	add	r0, pc, r0
   67a4c:	add	r1, pc, r1
   67a50:	add	r3, pc, r3
   67a54:	bl	76bb0 <fputs@plt+0x71598>
   67a58:	mov	r4, r0
   67a5c:	mov	r0, r4
   67a60:	bl	54f8 <_Unwind_Resume@plt>
   67a64:	mov	r4, r0
   67a68:	mov	r0, r5
   67a6c:	bl	51d4 <closedir@plt>
   67a70:	b	67a5c <fputs@plt+0x62444>
   67a74:	bl	524c <__stack_chk_fail@plt>
   67a78:	ldr	r0, [pc, #52]	; 67ab4 <fputs@plt+0x6249c>
   67a7c:	movw	r2, #1871	; 0x74f
   67a80:	ldr	r1, [pc, #48]	; 67ab8 <fputs@plt+0x624a0>
   67a84:	ldr	r3, [pc, #48]	; 67abc <fputs@plt+0x624a4>
   67a88:	add	r0, pc, r0
   67a8c:	add	r1, pc, r1
   67a90:	add	r3, pc, r3
   67a94:	bl	76bb0 <fputs@plt+0x71598>
   67a98:	b	67a58 <fputs@plt+0x62440>
   67a9c:	andeq	r9, r4, r0, ror #5
   67aa0:	andeq	r0, r0, r0, asr #8
   67aa4:	andeq	ip, r2, ip, lsr #2
   67aa8:	andeq	fp, r2, r8, asr #31
   67aac:	andeq	fp, r2, r8, asr #26
   67ab0:	andeq	sp, r2, r0, lsl #7
   67ab4:	andeq	fp, r2, r0, ror #30
   67ab8:	andeq	fp, r2, r8, lsl #26
   67abc:	andeq	sp, r2, r0, asr #6
   67ac0:	tst	r1, #64	; 0x40
   67ac4:	push	{r3, r4, r5, r6, r7, lr}
   67ac8:	mov	r5, r1
   67acc:	mov	r7, r0
   67ad0:	moveq	r4, #21
   67ad4:	beq	67ae4 <fputs@plt+0x624cc>
   67ad8:	b	67b64 <fputs@plt+0x6254c>
   67adc:	movw	r0, #50000	; 0xc350
   67ae0:	bl	4e20 <usleep@plt>
   67ae4:	mov	r0, r7
   67ae8:	mov	r1, r5
   67aec:	mov	r2, #0
   67af0:	bl	50d8 <open64@plt>
   67af4:	subs	r6, r0, #0
   67af8:	bge	67b20 <fputs@plt+0x62508>
   67afc:	bl	55b8 <__errno_location@plt>
   67b00:	ldr	r3, [r0]
   67b04:	cmp	r3, #5
   67b08:	bne	67b40 <fputs@plt+0x62528>
   67b0c:	subs	r4, r4, #1
   67b10:	bne	67adc <fputs@plt+0x624c4>
   67b14:	mvn	r6, #4
   67b18:	mov	r0, r6
   67b1c:	pop	{r3, r4, r5, r6, r7, pc}
   67b20:	bl	4f7c <isatty@plt>
   67b24:	cmp	r0, #0
   67b28:	blt	67b4c <fputs@plt+0x62534>
   67b2c:	bne	67b18 <fputs@plt+0x62500>
   67b30:	mov	r0, r6
   67b34:	mvn	r6, #24
   67b38:	bl	65fb8 <fputs@plt+0x609a0>
   67b3c:	b	67b18 <fputs@plt+0x62500>
   67b40:	rsb	r6, r3, #0
   67b44:	mov	r0, r6
   67b48:	pop	{r3, r4, r5, r6, r7, pc}
   67b4c:	mov	r0, r6
   67b50:	bl	65fb8 <fputs@plt+0x609a0>
   67b54:	bl	55b8 <__errno_location@plt>
   67b58:	ldr	r6, [r0]
   67b5c:	rsb	r6, r6, #0
   67b60:	b	67b18 <fputs@plt+0x62500>
   67b64:	ldr	r0, [pc, #24]	; 67b84 <fputs@plt+0x6256c>
   67b68:	movw	r2, #2231	; 0x8b7
   67b6c:	ldr	r1, [pc, #20]	; 67b88 <fputs@plt+0x62570>
   67b70:	ldr	r3, [pc, #20]	; 67b8c <fputs@plt+0x62574>
   67b74:	add	r0, pc, r0
   67b78:	add	r1, pc, r1
   67b7c:	add	r3, pc, r3
   67b80:	bl	76bb0 <fputs@plt+0x71598>
   67b84:	andeq	fp, r2, r0, asr #29
   67b88:	andeq	fp, r2, ip, lsl ip
   67b8c:	andeq	fp, r2, ip, ror #21
   67b90:	push	{r0, r1, r2, r3}
   67b94:	mov	r1, #0
   67b98:	ldr	r3, [pc, #208]	; 67c70 <fputs@plt+0x62658>
   67b9c:	mov	r2, #140	; 0x8c
   67ba0:	ldr	ip, [pc, #204]	; 67c74 <fputs@plt+0x6265c>
   67ba4:	add	r3, pc, r3
   67ba8:	push	{r4, r5, r6, r7, lr}
   67bac:	sub	sp, sp, #156	; 0x9c
   67bb0:	ldr	r7, [r3, ip]
   67bb4:	add	r5, sp, #8
   67bb8:	ldr	r4, [sp, #176]	; 0xb0
   67bbc:	mov	r0, r5
   67bc0:	ldr	r3, [r7]
   67bc4:	str	r3, [sp, #148]	; 0x94
   67bc8:	bl	4d54 <memset@plt>
   67bcc:	mov	r0, r4
   67bd0:	mov	r1, r5
   67bd4:	mov	r2, #0
   67bd8:	mov	ip, #1
   67bdc:	mov	r3, #268435456	; 0x10000000
   67be0:	str	ip, [sp, #8]
   67be4:	str	r3, [sp, #140]	; 0x8c
   67be8:	bl	5258 <sigaction@plt>
   67bec:	cmp	r0, #0
   67bf0:	movge	r6, #0
   67bf4:	blt	67c5c <fputs@plt+0x62644>
   67bf8:	add	r4, sp, #184	; 0xb8
   67bfc:	b	67c04 <fputs@plt+0x625ec>
   67c00:	add	r4, r4, #4
   67c04:	ldr	r0, [r4, #-4]
   67c08:	str	r4, [sp, #4]
   67c0c:	cmp	r0, #0
   67c10:	ble	67c38 <fputs@plt+0x62620>
   67c14:	mov	r1, r5
   67c18:	mov	r2, #0
   67c1c:	bl	5258 <sigaction@plt>
   67c20:	cmp	r0, #0
   67c24:	bge	67c00 <fputs@plt+0x625e8>
   67c28:	bl	55b8 <__errno_location@plt>
   67c2c:	ldr	r0, [r0]
   67c30:	rsb	r6, r0, #0
   67c34:	b	67c00 <fputs@plt+0x625e8>
   67c38:	ldr	r2, [sp, #148]	; 0x94
   67c3c:	mov	r0, r6
   67c40:	ldr	r3, [r7]
   67c44:	cmp	r2, r3
   67c48:	bne	67c6c <fputs@plt+0x62654>
   67c4c:	add	sp, sp, #156	; 0x9c
   67c50:	pop	{r4, r5, r6, r7, lr}
   67c54:	add	sp, sp, #16
   67c58:	bx	lr
   67c5c:	bl	55b8 <__errno_location@plt>
   67c60:	ldr	r6, [r0]
   67c64:	rsb	r6, r6, #0
   67c68:	b	67bf8 <fputs@plt+0x625e0>
   67c6c:	bl	524c <__stack_chk_fail@plt>
   67c70:	ldrdeq	r8, [r4], -r4
   67c74:	andeq	r0, r0, r0, asr #8
   67c78:	push	{r0, r1, r2, r3}
   67c7c:	mov	r1, #0
   67c80:	ldr	r3, [pc, #200]	; 67d50 <fputs@plt+0x62738>
   67c84:	mov	r2, #140	; 0x8c
   67c88:	ldr	ip, [pc, #196]	; 67d54 <fputs@plt+0x6273c>
   67c8c:	add	r3, pc, r3
   67c90:	push	{r4, r5, r6, r7, lr}
   67c94:	sub	sp, sp, #156	; 0x9c
   67c98:	ldr	r7, [r3, ip]
   67c9c:	add	r5, sp, #8
   67ca0:	ldr	r4, [sp, #176]	; 0xb0
   67ca4:	mov	r0, r5
   67ca8:	ldr	r3, [r7]
   67cac:	str	r3, [sp, #148]	; 0x94
   67cb0:	bl	4d54 <memset@plt>
   67cb4:	mov	r0, r4
   67cb8:	mov	r1, r5
   67cbc:	mov	r2, #0
   67cc0:	mov	r3, #268435456	; 0x10000000
   67cc4:	str	r3, [sp, #140]	; 0x8c
   67cc8:	bl	5258 <sigaction@plt>
   67ccc:	cmp	r0, #0
   67cd0:	movge	r6, #0
   67cd4:	blt	67d3c <fputs@plt+0x62724>
   67cd8:	add	r4, sp, #184	; 0xb8
   67cdc:	b	67ce4 <fputs@plt+0x626cc>
   67ce0:	add	r4, r4, #4
   67ce4:	ldr	r0, [r4, #-4]
   67ce8:	str	r4, [sp, #4]
   67cec:	cmp	r0, #0
   67cf0:	ble	67d18 <fputs@plt+0x62700>
   67cf4:	mov	r1, r5
   67cf8:	mov	r2, #0
   67cfc:	bl	5258 <sigaction@plt>
   67d00:	cmp	r0, #0
   67d04:	bge	67ce0 <fputs@plt+0x626c8>
   67d08:	bl	55b8 <__errno_location@plt>
   67d0c:	ldr	r0, [r0]
   67d10:	rsb	r6, r0, #0
   67d14:	b	67ce0 <fputs@plt+0x626c8>
   67d18:	ldr	r2, [sp, #148]	; 0x94
   67d1c:	mov	r0, r6
   67d20:	ldr	r3, [r7]
   67d24:	cmp	r2, r3
   67d28:	bne	67d4c <fputs@plt+0x62734>
   67d2c:	add	sp, sp, #156	; 0x9c
   67d30:	pop	{r4, r5, r6, r7, lr}
   67d34:	add	sp, sp, #16
   67d38:	bx	lr
   67d3c:	bl	55b8 <__errno_location@plt>
   67d40:	ldr	r6, [r0]
   67d44:	rsb	r6, r6, #0
   67d48:	b	67cd8 <fputs@plt+0x626c0>
   67d4c:	bl	524c <__stack_chk_fail@plt>
   67d50:	andeq	r8, r4, ip, ror #29
   67d54:	andeq	r0, r0, r0, asr #8
   67d58:	push	{r4, lr}
   67d5c:	subs	r4, r0, #0
   67d60:	beq	67d98 <fputs@plt+0x62780>
   67d64:	ldm	r4, {r0, r3}
   67d68:	cmp	r0, r3
   67d6c:	beq	67d88 <fputs@plt+0x62770>
   67d70:	bl	65fb8 <fputs@plt+0x609a0>
   67d74:	str	r0, [r4]
   67d78:	ldr	r0, [r4, #4]
   67d7c:	bl	65fb8 <fputs@plt+0x609a0>
   67d80:	str	r0, [r4, #4]
   67d84:	pop	{r4, pc}
   67d88:	bl	65fb8 <fputs@plt+0x609a0>
   67d8c:	str	r0, [r4, #4]
   67d90:	str	r0, [r4]
   67d94:	pop	{r4, pc}
   67d98:	ldr	r0, [pc, #24]	; 67db8 <fputs@plt+0x627a0>
   67d9c:	movw	r2, #2549	; 0x9f5
   67da0:	ldr	r1, [pc, #20]	; 67dbc <fputs@plt+0x627a4>
   67da4:	ldr	r3, [pc, #20]	; 67dc0 <fputs@plt+0x627a8>
   67da8:	add	r0, pc, r0
   67dac:	add	r1, pc, r1
   67db0:	add	r3, pc, r3
   67db4:	bl	76bb0 <fputs@plt+0x71598>
   67db8:	andeq	fp, r2, r8, asr #13
   67dbc:	andeq	fp, r2, r8, ror #19
   67dc0:	andeq	sp, r2, ip, ror r1
   67dc4:	andeq	r0, r0, r0
   67dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67dcc:	vpush	{d8-d9}
   67dd0:	sub	sp, sp, #60	; 0x3c
   67dd4:	ldr	r1, [pc, #868]	; 68140 <fputs@plt+0x62b28>
   67dd8:	subs	r9, r0, #0
   67ddc:	ldr	r4, [sp, #112]	; 0x70
   67de0:	ldr	r0, [pc, #860]	; 68144 <fputs@plt+0x62b2c>
   67de4:	add	r1, pc, r1
   67de8:	str	r4, [sp, #32]
   67dec:	ldr	r0, [r1, r0]
   67df0:	ldr	r1, [r0]
   67df4:	str	r0, [sp, #28]
   67df8:	str	r1, [sp, #52]	; 0x34
   67dfc:	beq	680c8 <fputs@plt+0x62ab0>
   67e00:	cmp	r3, #0
   67e04:	cmpeq	r2, #1024	; 0x400
   67e08:	moveq	r1, #0
   67e0c:	movne	r1, #1
   67e10:	cmp	r3, #0
   67e14:	cmpeq	r2, #1000	; 0x3e8
   67e18:	moveq	r1, #0
   67e1c:	andne	r1, r1, #1
   67e20:	cmp	r1, #0
   67e24:	bne	6810c <fputs@plt+0x62af4>
   67e28:	ldr	r5, [sp, #32]
   67e2c:	cmp	r5, #0
   67e30:	beq	680e8 <fputs@plt+0x62ad0>
   67e34:	cmp	r3, #0
   67e38:	cmpeq	r2, #1000	; 0x3e8
   67e3c:	beq	680a8 <fputs@plt+0x62a90>
   67e40:	ldr	r4, [pc, #768]	; 68148 <fputs@plt+0x62b30>
   67e44:	add	r4, pc, r4
   67e48:	str	r4, [sp, #24]
   67e4c:	ldr	r5, [pc, #760]	; 6814c <fputs@plt+0x62b34>
   67e50:	add	ip, sp, #48	; 0x30
   67e54:	mov	r4, #0
   67e58:	str	ip, [sp, #36]	; 0x24
   67e5c:	add	r5, pc, r5
   67e60:	str	r5, [sp, #20]
   67e64:	mov	r5, #0
   67e68:	strd	r4, [sp, #8]
   67e6c:	add	r5, sp, #44	; 0x2c
   67e70:	str	r5, [sp, #16]
   67e74:	bl	55b8 <__errno_location@plt>
   67e78:	mov	r8, #0
   67e7c:	vldr	d9, [pc, #684]	; 68130 <fputs@plt+0x62b18>
   67e80:	mov	fp, r0
   67e84:	mov	r0, #0
   67e88:	add	r1, sp, #44	; 0x2c
   67e8c:	str	r0, [fp]
   67e90:	mov	r2, #10
   67e94:	mov	r0, r9
   67e98:	bl	4dc0 <strtoll@plt>
   67e9c:	ldr	sl, [fp]
   67ea0:	cmp	sl, #0
   67ea4:	strd	r0, [sp]
   67ea8:	bgt	680b8 <fputs@plt+0x62aa0>
   67eac:	ldrd	r4, [sp]
   67eb0:	cmp	r4, #0
   67eb4:	sbcs	r5, r5, #0
   67eb8:	blt	680a0 <fputs@plt+0x62a88>
   67ebc:	ldr	r4, [sp, #44]	; 0x2c
   67ec0:	cmp	r4, r9
   67ec4:	beq	6800c <fputs@plt+0x629f4>
   67ec8:	ldrb	r3, [r4]
   67ecc:	cmp	r3, #46	; 0x2e
   67ed0:	beq	68034 <fputs@plt+0x62a1c>
   67ed4:	vldr	d8, [pc, #604]	; 68138 <fputs@plt+0x62b20>
   67ed8:	mov	r0, r4
   67edc:	ldr	r1, [sp, #20]
   67ee0:	bl	53fc <strspn@plt>
   67ee4:	cmp	r8, #8
   67ee8:	add	r4, r4, r0
   67eec:	str	r4, [sp, #44]	; 0x2c
   67ef0:	beq	6800c <fputs@plt+0x629f4>
   67ef4:	ldr	ip, [sp, #24]
   67ef8:	add	r5, ip, r8, lsl #4
   67efc:	b	67f10 <fputs@plt+0x628f8>
   67f00:	add	r8, r8, #1
   67f04:	add	r5, r5, #16
   67f08:	cmp	r8, #8
   67f0c:	beq	6800c <fputs@plt+0x629f4>
   67f10:	ldr	r6, [r5]
   67f14:	mov	r0, r6
   67f18:	bl	4fc4 <strlen@plt>
   67f1c:	mov	r1, r6
   67f20:	mov	r9, r0
   67f24:	mov	r0, r4
   67f28:	mov	r2, r9
   67f2c:	bl	5468 <strncmp@plt>
   67f30:	cmp	r0, #0
   67f34:	bne	67f00 <fputs@plt+0x628e8>
   67f38:	adds	r9, r4, r9
   67f3c:	beq	67f00 <fputs@plt+0x628e8>
   67f40:	vcmpe.f64	d8, #0.0
   67f44:	ldr	r4, [r5, #8]
   67f48:	ldr	r5, [r5, #12]
   67f4c:	mov	sl, r0
   67f50:	ldrd	r6, [sp]
   67f54:	mvn	r0, #0
   67f58:	mvn	r1, #0
   67f5c:	mov	r2, r4
   67f60:	vmrs	APSR_nzcv, fpscr
   67f64:	mov	r3, r5
   67f68:	movle	ip, #0
   67f6c:	movgt	ip, #1
   67f70:	adds	r6, r6, ip
   67f74:	adc	r7, r7, #0
   67f78:	bl	7fb48 <fputs@plt+0x7a530>
   67f7c:	cmp	r7, r1
   67f80:	cmpeq	r6, r0
   67f84:	bhi	680a0 <fputs@plt+0x62a88>
   67f88:	mov	r0, r4
   67f8c:	mov	r1, r5
   67f90:	bl	7fa8c <fputs@plt+0x7a474>
   67f94:	vmov	d7, r0, r1
   67f98:	vmul.f64	d7, d8, d7
   67f9c:	vmov	r0, r1, d7
   67fa0:	bl	7fb98 <fputs@plt+0x7a580>
   67fa4:	ldr	r2, [sp]
   67fa8:	ldrd	r6, [sp, #8]
   67fac:	mul	r3, r2, r5
   67fb0:	ldr	r5, [sp, #4]
   67fb4:	mvn	r6, r6
   67fb8:	mvn	r7, r7
   67fbc:	mla	r3, r4, r5, r3
   67fc0:	umull	r4, r5, r2, r4
   67fc4:	add	r5, r3, r5
   67fc8:	adds	r0, r0, r4
   67fcc:	adc	r1, r1, r5
   67fd0:	cmp	r1, r7
   67fd4:	cmpeq	r0, r6
   67fd8:	bhi	680a0 <fputs@plt+0x62a88>
   67fdc:	ldrd	r4, [sp, #8]
   67fe0:	add	r8, r8, #1
   67fe4:	ldrb	r3, [r9]
   67fe8:	adds	r4, r4, r0
   67fec:	adc	r5, r5, r1
   67ff0:	cmp	r3, #0
   67ff4:	strd	r4, [sp, #8]
   67ff8:	bne	67e84 <fputs@plt+0x6286c>
   67ffc:	ldrd	r4, [sp, #8]
   68000:	ldr	ip, [sp, #32]
   68004:	strd	r4, [ip]
   68008:	b	68010 <fputs@plt+0x629f8>
   6800c:	mvn	sl, #21
   68010:	ldr	r4, [sp, #28]
   68014:	mov	r0, sl
   68018:	ldr	r2, [sp, #52]	; 0x34
   6801c:	ldr	r3, [r4]
   68020:	cmp	r2, r3
   68024:	bne	68108 <fputs@plt+0x62af0>
   68028:	add	sp, sp, #60	; 0x3c
   6802c:	vpop	{d8-d9}
   68030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68034:	add	r0, r4, #1
   68038:	str	r0, [sp, #44]	; 0x2c
   6803c:	ldrb	r3, [r4, #1]
   68040:	sub	r3, r3, #48	; 0x30
   68044:	cmp	r3, #9
   68048:	movhi	r4, r0
   6804c:	bhi	67ed4 <fputs@plt+0x628bc>
   68050:	add	r1, sp, #48	; 0x30
   68054:	mov	r2, #10
   68058:	bl	4e50 <strtoull@plt>
   6805c:	ldr	r3, [fp]
   68060:	cmp	r3, #34	; 0x22
   68064:	beq	680a0 <fputs@plt+0x62a88>
   68068:	bl	7fa8c <fputs@plt+0x7a474>
   6806c:	ldr	r2, [sp, #44]	; 0x2c
   68070:	ldr	r4, [sp, #48]	; 0x30
   68074:	cmp	r4, r2
   68078:	vmov	d8, r0, r1
   6807c:	bls	680c0 <fputs@plt+0x62aa8>
   68080:	rsb	r2, r2, r4
   68084:	mov	r3, #0
   68088:	add	r3, r3, #1
   6808c:	vmul.f64	d8, d8, d9
   68090:	cmp	r3, r2
   68094:	bne	68088 <fputs@plt+0x62a70>
   68098:	str	r4, [sp, #44]	; 0x2c
   6809c:	b	67ed8 <fputs@plt+0x628c0>
   680a0:	mvn	sl, #33	; 0x21
   680a4:	b	68010 <fputs@plt+0x629f8>
   680a8:	ldr	ip, [pc, #160]	; 68150 <fputs@plt+0x62b38>
   680ac:	add	ip, pc, ip
   680b0:	str	ip, [sp, #24]
   680b4:	b	67e4c <fputs@plt+0x62834>
   680b8:	rsb	sl, sl, #0
   680bc:	b	68010 <fputs@plt+0x629f8>
   680c0:	mov	r4, r2
   680c4:	b	67ed8 <fputs@plt+0x628c0>
   680c8:	ldr	r0, [pc, #132]	; 68154 <fputs@plt+0x62b3c>
   680cc:	movw	r2, #2687	; 0xa7f
   680d0:	ldr	r1, [pc, #128]	; 68158 <fputs@plt+0x62b40>
   680d4:	ldr	r3, [pc, #128]	; 6815c <fputs@plt+0x62b44>
   680d8:	add	r0, pc, r0
   680dc:	add	r1, pc, r1
   680e0:	add	r3, pc, r3
   680e4:	bl	76bb0 <fputs@plt+0x71598>
   680e8:	ldr	r0, [pc, #112]	; 68160 <fputs@plt+0x62b48>
   680ec:	movw	r2, #2689	; 0xa81
   680f0:	ldr	r1, [pc, #108]	; 68164 <fputs@plt+0x62b4c>
   680f4:	ldr	r3, [pc, #108]	; 68168 <fputs@plt+0x62b50>
   680f8:	add	r0, pc, r0
   680fc:	add	r1, pc, r1
   68100:	add	r3, pc, r3
   68104:	bl	76bb0 <fputs@plt+0x71598>
   68108:	bl	524c <__stack_chk_fail@plt>
   6810c:	ldr	r0, [pc, #88]	; 6816c <fputs@plt+0x62b54>
   68110:	mov	r2, #2688	; 0xa80
   68114:	ldr	r1, [pc, #84]	; 68170 <fputs@plt+0x62b58>
   68118:	ldr	r3, [pc, #84]	; 68174 <fputs@plt+0x62b5c>
   6811c:	add	r0, pc, r0
   68120:	add	r1, pc, r1
   68124:	add	r3, pc, r3
   68128:	bl	76bb0 <fputs@plt+0x71598>
   6812c:	nop	{0}
   68130:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   68134:	svccc	0x00b99999
	...
   68140:	muleq	r4, r4, sp
   68144:	andeq	r0, r0, r0, asr #8
   68148:	andeq	r7, r4, r4, asr #20
   6814c:	ldrdeq	r9, [r1], -r4
   68150:	andeq	r7, r4, ip, asr r8
   68154:	andeq	r1, r2, r4, lsl #22
   68158:			; <UNDEFINED> instruction: 0x0002b6b8
   6815c:	andeq	ip, r2, r8, lsr ip
   68160:	andeq	sl, r2, r0, lsl sp
   68164:	muleq	r2, r8, r6
   68168:	andeq	ip, r2, r8, lsl ip
   6816c:	muleq	r2, r4, r9
   68170:	andeq	fp, r2, r4, ror r6
   68174:	strdeq	ip, [r2], -r4
   68178:	push	{r3, r4, r5, r6, r7, lr}
   6817c:	subs	r4, r0, #0
   68180:	blt	68214 <fputs@plt+0x62bfc>
   68184:	mov	r1, #0
   68188:	bl	5348 <dup2@plt>
   6818c:	mov	r1, #1
   68190:	mov	r5, r0
   68194:	mov	r0, r4
   68198:	bl	5348 <dup2@plt>
   6819c:	mov	r1, #2
   681a0:	mov	r6, r0
   681a4:	mov	r0, r4
   681a8:	bl	5348 <dup2@plt>
   681ac:	cmp	r4, #2
   681b0:	mov	r7, r0
   681b4:	bgt	68208 <fputs@plt+0x62bf0>
   681b8:	lsr	r1, r6, #31
   681bc:	orrs	r5, r1, r5, lsr #31
   681c0:	bne	681f8 <fputs@plt+0x62be0>
   681c4:	cmp	r7, #0
   681c8:	blt	681f8 <fputs@plt+0x62be0>
   681cc:	mov	r1, r5
   681d0:	mov	r0, r5
   681d4:	bl	67800 <fputs@plt+0x621e8>
   681d8:	mov	r1, r5
   681dc:	mov	r0, #1
   681e0:	bl	67800 <fputs@plt+0x621e8>
   681e4:	mov	r1, r5
   681e8:	mov	r0, #2
   681ec:	bl	67800 <fputs@plt+0x621e8>
   681f0:	mov	r0, r5
   681f4:	pop	{r3, r4, r5, r6, r7, pc}
   681f8:	bl	55b8 <__errno_location@plt>
   681fc:	ldr	r0, [r0]
   68200:	rsb	r0, r0, #0
   68204:	pop	{r3, r4, r5, r6, r7, pc}
   68208:	mov	r0, r4
   6820c:	bl	65fb8 <fputs@plt+0x609a0>
   68210:	b	681b8 <fputs@plt+0x62ba0>
   68214:	ldr	r0, [pc, #24]	; 68234 <fputs@plt+0x62c1c>
   68218:	movw	r2, #2808	; 0xaf8
   6821c:	ldr	r1, [pc, #20]	; 68238 <fputs@plt+0x62c20>
   68220:	ldr	r3, [pc, #20]	; 6823c <fputs@plt+0x62c24>
   68224:	add	r0, pc, r0
   68228:	add	r1, pc, r1
   6822c:	add	r3, pc, r3
   68230:	bl	76bb0 <fputs@plt+0x71598>
   68234:	andeq	r6, r2, ip, lsr #16
   68238:	andeq	fp, r2, ip, ror #10
   6823c:	andeq	ip, r2, r4, lsr sl
   68240:	ldr	r0, [pc, #44]	; 68274 <fputs@plt+0x62c5c>
   68244:	movw	r1, #258	; 0x102
   68248:	push	{r3, lr}
   6824c:	add	r0, pc, r0
   68250:	bl	50d8 <open64@plt>
   68254:	cmp	r0, #0
   68258:	blt	68264 <fputs@plt+0x62c4c>
   6825c:	pop	{r3, lr}
   68260:	b	68178 <fputs@plt+0x62b60>
   68264:	bl	55b8 <__errno_location@plt>
   68268:	ldr	r0, [r0]
   6826c:	rsb	r0, r0, #0
   68270:	pop	{r3, pc}
   68274:	andeq	lr, r1, r8, lsr lr
   68278:	ldr	r1, [pc, #56]	; 682b8 <fputs@plt+0x62ca0>
   6827c:	push	{r4, lr}
   68280:	add	r1, pc, r1
   68284:	mov	r4, r0
   68288:	bl	6ec88 <fputs@plt+0x69670>
   6828c:	cmp	r0, #0
   68290:	beq	6829c <fputs@plt+0x62c84>
   68294:	mov	r0, #1
   68298:	pop	{r4, pc}
   6829c:	ldr	r1, [pc, #24]	; 682bc <fputs@plt+0x62ca4>
   682a0:	mov	r0, r4
   682a4:	add	r1, pc, r1
   682a8:	bl	6ec88 <fputs@plt+0x69670>
   682ac:	adds	r0, r0, #0
   682b0:	movne	r0, #1
   682b4:	pop	{r4, pc}
   682b8:	andeq	fp, r2, r0, asr r8
   682bc:	andeq	fp, r2, r4, lsr r8
   682c0:	push	{r3, r4, r5, lr}
   682c4:	bl	54ec <__strdup@plt>
   682c8:	subs	r4, r0, #0
   682cc:	beq	68304 <fputs@plt+0x62cec>
   682d0:	bl	4cf4 <dirname@plt>
   682d4:	subs	r3, r0, #0
   682d8:	beq	6830c <fputs@plt+0x62cf4>
   682dc:	cmp	r3, r4
   682e0:	beq	682fc <fputs@plt+0x62ce4>
   682e4:	bl	54ec <__strdup@plt>
   682e8:	mov	r5, r0
   682ec:	mov	r0, r4
   682f0:	bl	4e5c <free@plt>
   682f4:	mov	r0, r5
   682f8:	pop	{r3, r4, r5, pc}
   682fc:	mov	r0, r3
   68300:	pop	{r3, r4, r5, pc}
   68304:	mov	r0, r4
   68308:	pop	{r3, r4, r5, pc}
   6830c:	ldr	r0, [pc, #24]	; 6832c <fputs@plt+0x62d14>
   68310:	movw	r2, #2879	; 0xb3f
   68314:	ldr	r1, [pc, #20]	; 68330 <fputs@plt+0x62d18>
   68318:	ldr	r3, [pc, #20]	; 68334 <fputs@plt+0x62d1c>
   6831c:	add	r0, pc, r0
   68320:	add	r1, pc, r1
   68324:	add	r3, pc, r3
   68328:	bl	76bb0 <fputs@plt+0x71598>
   6832c:	muleq	r1, r4, r6
   68330:	andeq	fp, r2, r4, ror r4
   68334:	andeq	ip, r2, ip, lsr #22
   68338:	push	{r3, r4, r5, lr}
   6833c:	ldr	r3, [pc, #84]	; 68398 <fputs@plt+0x62d80>
   68340:	add	r3, pc, r3
   68344:	ldrb	r3, [r3]
   68348:	cmp	r3, #0
   6834c:	popne	{r3, r4, r5, pc}
   68350:	mov	r0, #25
   68354:	bl	4b8c <getauxval@plt>
   68358:	cmp	r0, #0
   6835c:	ldrne	r5, [r0]
   68360:	moveq	r5, r0
   68364:	mov	r0, #0
   68368:	bl	6ff34 <fputs@plt+0x6a91c>
   6836c:	mov	r4, r0
   68370:	mov	r0, #224	; 0xe0
   68374:	bl	5504 <syscall@plt>
   68378:	eor	r0, r0, r4
   6837c:	eor	r0, r0, r5
   68380:	bl	4b38 <srand@plt>
   68384:	ldr	r3, [pc, #16]	; 6839c <fputs@plt+0x62d84>
   68388:	mov	r2, #1
   6838c:	add	r3, pc, r3
   68390:	strb	r2, [r3]
   68394:	pop	{r3, r4, r5, pc}
   68398:	andeq	r9, r4, r0, lsl #3
   6839c:	andeq	r9, r4, r4, lsr r1
   683a0:	ldr	r3, [pc, #164]	; 6844c <fputs@plt+0x62e34>
   683a4:	ldr	r2, [pc, #164]	; 68450 <fputs@plt+0x62e38>
   683a8:	add	r3, pc, r3
   683ac:	push	{r4, r5, r6, lr}
   683b0:	sub	sp, sp, #400	; 0x190
   683b4:	ldr	r5, [r3, r2]
   683b8:	add	r4, sp, #4
   683bc:	mov	r0, r4
   683c0:	ldr	r3, [r5]
   683c4:	str	r3, [sp, #396]	; 0x18c
   683c8:	bl	4d60 <uname@plt>
   683cc:	cmp	r0, #0
   683d0:	blt	6842c <fputs@plt+0x62e14>
   683d4:	ldrb	r3, [sp, #69]	; 0x45
   683d8:	cmp	r3, #0
   683dc:	bne	68400 <fputs@plt+0x62de8>
   683e0:	mov	r0, r4
   683e4:	bl	54ec <__strdup@plt>
   683e8:	ldr	r2, [sp, #396]	; 0x18c
   683ec:	ldr	r3, [r5]
   683f0:	cmp	r2, r3
   683f4:	bne	68428 <fputs@plt+0x62e10>
   683f8:	add	sp, sp, #400	; 0x190
   683fc:	pop	{r4, r5, r6, pc}
   68400:	add	r6, r4, #65	; 0x41
   68404:	ldr	r1, [pc, #72]	; 68454 <fputs@plt+0x62e3c>
   68408:	mov	r0, r6
   6840c:	add	r1, pc, r1
   68410:	bl	557c <strcmp@plt>
   68414:	cmp	r0, #0
   68418:	beq	683e0 <fputs@plt+0x62dc8>
   6841c:	mov	r0, r6
   68420:	bl	54ec <__strdup@plt>
   68424:	b	683e8 <fputs@plt+0x62dd0>
   68428:	bl	524c <__stack_chk_fail@plt>
   6842c:	ldr	r0, [pc, #36]	; 68458 <fputs@plt+0x62e40>
   68430:	mov	r2, #3056	; 0xbf0
   68434:	ldr	r1, [pc, #32]	; 6845c <fputs@plt+0x62e44>
   68438:	ldr	r3, [pc, #32]	; 68460 <fputs@plt+0x62e48>
   6843c:	add	r0, pc, r0
   68440:	add	r1, pc, r1
   68444:	add	r3, pc, r3
   68448:	bl	76bb0 <fputs@plt+0x71598>
   6844c:	ldrdeq	r8, [r4], -r0
   68450:	andeq	r0, r0, r0, asr #8
   68454:	andeq	fp, r2, r0, lsr r7
   68458:	strdeq	fp, [r2], -r0
   6845c:	andeq	fp, r2, r4, asr r3
   68460:	andeq	ip, r2, ip, lsr sl
   68464:	ldr	r2, [pc, #296]	; 68594 <fputs@plt+0x62f7c>
   68468:	mov	r3, #0
   6846c:	ldr	r1, [pc, #292]	; 68598 <fputs@plt+0x62f80>
   68470:	add	r2, pc, r2
   68474:	push	{r4, r5, r6, r7, lr}
   68478:	sub	sp, sp, #52	; 0x34
   6847c:	ldr	r4, [r2, r1]
   68480:	subs	r6, r0, #0
   68484:	str	r3, [sp, #12]
   68488:	ldr	r3, [r4]
   6848c:	str	r3, [sp, #44]	; 0x2c
   68490:	bne	684c4 <fputs@plt+0x62eac>
   68494:	mov	r0, #5
   68498:	bl	5210 <malloc@plt>
   6849c:	subs	r3, r0, #0
   684a0:	beq	68570 <fputs@plt+0x62f58>
   684a4:	ldr	r2, [pc, #240]	; 6859c <fputs@plt+0x62f84>
   684a8:	mov	r5, r6
   684ac:	mov	r6, r3
   684b0:	add	r2, pc, r2
   684b4:	ldm	r2, {r0, r1}
   684b8:	str	r0, [r3]
   684bc:	strb	r1, [r3, #4]
   684c0:	b	68524 <fputs@plt+0x62f0c>
   684c4:	mov	r0, #70	; 0x46
   684c8:	bl	4ba4 <sysconf@plt>
   684cc:	cmp	r0, #0
   684d0:	movgt	r7, r0
   684d4:	movle	r7, #4096	; 0x1000
   684d8:	mov	r0, r7
   684dc:	bl	5210 <malloc@plt>
   684e0:	subs	r5, r0, #0
   684e4:	beq	68570 <fputs@plt+0x62f58>
   684e8:	add	r2, sp, #12
   684ec:	mov	r3, r7
   684f0:	str	r2, [sp]
   684f4:	mov	r0, r6
   684f8:	add	r1, sp, #16
   684fc:	mov	r2, r5
   68500:	bl	5588 <getpwuid_r@plt>
   68504:	cmp	r0, #0
   68508:	bne	68548 <fputs@plt+0x62f30>
   6850c:	ldr	r3, [sp, #12]
   68510:	cmp	r3, #0
   68514:	beq	68548 <fputs@plt+0x62f30>
   68518:	ldr	r0, [r3]
   6851c:	bl	54ec <__strdup@plt>
   68520:	mov	r6, r0
   68524:	mov	r0, r5
   68528:	bl	4e5c <free@plt>
   6852c:	ldr	r2, [sp, #44]	; 0x2c
   68530:	ldr	r3, [r4]
   68534:	mov	r0, r6
   68538:	cmp	r2, r3
   6853c:	bne	6857c <fputs@plt+0x62f64>
   68540:	add	sp, sp, #52	; 0x34
   68544:	pop	{r4, r5, r6, r7, pc}
   68548:	ldr	r2, [pc, #80]	; 685a0 <fputs@plt+0x62f88>
   6854c:	mov	r3, r6
   68550:	add	r0, sp, #8
   68554:	mov	r1, #1
   68558:	add	r2, pc, r2
   6855c:	bl	4ebc <__asprintf_chk@plt>
   68560:	cmp	r0, #0
   68564:	ldrge	r6, [sp, #8]
   68568:	movlt	r6, #0
   6856c:	b	68524 <fputs@plt+0x62f0c>
   68570:	mov	r5, #0
   68574:	mov	r6, r5
   68578:	b	68524 <fputs@plt+0x62f0c>
   6857c:	bl	524c <__stack_chk_fail@plt>
   68580:	mov	r4, r0
   68584:	mov	r0, r5
   68588:	bl	4e5c <free@plt>
   6858c:	mov	r0, r4
   68590:	bl	54f8 <_Unwind_Resume@plt>
   68594:	andeq	r8, r4, r8, lsl #14
   68598:	andeq	r0, r0, r0, asr #8
   6859c:	andeq	fp, r2, r8, lsl #15
   685a0:			; <UNDEFINED> instruction: 0x0002c1b8
   685a4:	ldr	r3, [pc, #104]	; 68614 <fputs@plt+0x62ffc>
   685a8:	mov	r0, #0
   685ac:	ldr	r2, [pc, #100]	; 68618 <fputs@plt+0x63000>
   685b0:	add	r3, pc, r3
   685b4:	push	{r4, lr}
   685b8:	sub	sp, sp, #112	; 0x70
   685bc:	ldr	r4, [r3, r2]
   685c0:	ldr	r3, [r4]
   685c4:	str	r3, [sp, #108]	; 0x6c
   685c8:	bl	4f7c <isatty@plt>
   685cc:	cmp	r0, #0
   685d0:	beq	685f0 <fputs@plt+0x62fd8>
   685d4:	mov	r0, #3
   685d8:	mov	r1, #0
   685dc:	mov	r2, sp
   685e0:	bl	4dfc <__fxstat64@plt>
   685e4:	cmp	r0, #0
   685e8:	ldrge	r0, [sp, #24]
   685ec:	bge	685f4 <fputs@plt+0x62fdc>
   685f0:	bl	4e44 <getuid@plt>
   685f4:	bl	68464 <fputs@plt+0x62e4c>
   685f8:	ldr	r2, [sp, #108]	; 0x6c
   685fc:	ldr	r3, [r4]
   68600:	cmp	r2, r3
   68604:	bne	68610 <fputs@plt+0x62ff8>
   68608:	add	sp, sp, #112	; 0x70
   6860c:	pop	{r4, pc}
   68610:	bl	524c <__stack_chk_fail@plt>
   68614:	andeq	r8, r4, r8, asr #11
   68618:	andeq	r0, r0, r0, asr #8
   6861c:	ldr	r0, [pc, #36]	; 68648 <fputs@plt+0x63030>
   68620:	push	{r3, lr}
   68624:	add	r0, pc, r0
   68628:	bl	4c88 <getenv@plt>
   6862c:	cmp	r0, #0
   68630:	beq	6863c <fputs@plt+0x63024>
   68634:	pop	{r3, lr}
   68638:	b	54ec <__strdup@plt>
   6863c:	bl	4e44 <getuid@plt>
   68640:	pop	{r3, lr}
   68644:	b	68464 <fputs@plt+0x62e4c>
   68648:	andeq	fp, r2, r0, lsr #10
   6864c:	ldr	r3, [pc, #288]	; 68774 <fputs@plt+0x6315c>
   68650:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   68654:	add	fp, sp, #28
   68658:	ldr	r2, [pc, #280]	; 68778 <fputs@plt+0x63160>
   6865c:	sub	sp, sp, #8
   68660:	add	r3, pc, r3
   68664:	subs	r7, r0, #0
   68668:	mov	r9, r1
   6866c:	ldr	r8, [r3, r2]
   68670:	ldr	r3, [r8]
   68674:	str	r3, [fp, #-32]	; 0xffffffe0
   68678:	blt	68734 <fputs@plt+0x6311c>
   6867c:	cmp	r1, #0
   68680:	movne	r4, #100	; 0x64
   68684:	bne	6869c <fputs@plt+0x63084>
   68688:	b	68754 <fputs@plt+0x6313c>
   6868c:	cmp	r5, #34	; 0x22
   68690:	bne	68718 <fputs@plt+0x63100>
   68694:	lsl	r4, r4, #1
   68698:	mov	sp, r6
   6869c:	add	r3, r4, #7
   686a0:	mov	r6, sp
   686a4:	bic	r3, r3, #7
   686a8:	mov	r0, r7
   686ac:	sub	sp, sp, r3
   686b0:	mov	r2, r4
   686b4:	mov	r1, sp
   686b8:	bl	55d0 <ttyname_r@plt>
   686bc:	subs	r5, r0, #0
   686c0:	bne	6868c <fputs@plt+0x63074>
   686c4:	ldr	r1, [pc, #176]	; 6877c <fputs@plt+0x63164>
   686c8:	mov	r0, sp
   686cc:	mov	r2, #5
   686d0:	add	r1, pc, r1
   686d4:	bl	5468 <strncmp@plt>
   686d8:	cmp	r0, #0
   686dc:	bne	68720 <fputs@plt+0x63108>
   686e0:	mov	r3, sp
   686e4:	adds	r0, r3, #5
   686e8:	moveq	r0, r3
   686ec:	bl	54ec <__strdup@plt>
   686f0:	cmp	r0, #0
   686f4:	beq	68728 <fputs@plt+0x63110>
   686f8:	str	r0, [r9]
   686fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   68700:	mov	r0, r5
   68704:	ldr	r3, [r8]
   68708:	cmp	r2, r3
   6870c:	bne	68730 <fputs@plt+0x63118>
   68710:	sub	sp, fp, #28
   68714:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   68718:	rsb	r5, r5, #0
   6871c:	b	686fc <fputs@plt+0x630e4>
   68720:	mov	r0, sp
   68724:	b	686ec <fputs@plt+0x630d4>
   68728:	mvn	r5, #11
   6872c:	b	686fc <fputs@plt+0x630e4>
   68730:	bl	524c <__stack_chk_fail@plt>
   68734:	ldr	r0, [pc, #68]	; 68780 <fputs@plt+0x63168>
   68738:	movw	r2, #3125	; 0xc35
   6873c:	ldr	r1, [pc, #64]	; 68784 <fputs@plt+0x6316c>
   68740:	ldr	r3, [pc, #64]	; 68788 <fputs@plt+0x63170>
   68744:	add	r0, pc, r0
   68748:	add	r1, pc, r1
   6874c:	add	r3, pc, r3
   68750:	bl	76bb0 <fputs@plt+0x71598>
   68754:	ldr	r0, [pc, #48]	; 6878c <fputs@plt+0x63174>
   68758:	movw	r2, #3126	; 0xc36
   6875c:	ldr	r1, [pc, #44]	; 68790 <fputs@plt+0x63178>
   68760:	ldr	r3, [pc, #44]	; 68794 <fputs@plt+0x6317c>
   68764:	add	r0, pc, r0
   68768:	add	r1, pc, r1
   6876c:	add	r3, pc, r3
   68770:	bl	76bb0 <fputs@plt+0x71598>
   68774:	andeq	r8, r4, r8, lsl r5
   68778:	andeq	r0, r0, r0, asr #8
   6877c:	andeq	fp, r2, r0, lsl #8
   68780:	andeq	r6, r2, ip, lsl #6
   68784:	andeq	fp, r2, ip, asr #32
   68788:	muleq	r2, r4, r7
   6878c:	andeq	lr, r1, r4, ror r8
   68790:	andeq	fp, r2, ip, lsr #32
   68794:	andeq	ip, r2, r4, ror r7
   68798:	ldr	r3, [pc, #368]	; 68910 <fputs@plt+0x632f8>
   6879c:	cmp	r0, #0
   687a0:	push	{r4, r5, r6, fp, lr}
   687a4:	add	fp, sp, #16
   687a8:	ldr	r2, [pc, #356]	; 68914 <fputs@plt+0x632fc>
   687ac:	sub	sp, sp, #28
   687b0:	add	r3, pc, r3
   687b4:	mov	r4, r1
   687b8:	mov	r1, #0
   687bc:	ldr	r5, [r3, r2]
   687c0:	str	r1, [fp, #-32]	; 0xffffffe0
   687c4:	ldr	r3, [r5]
   687c8:	str	r3, [fp, #-24]	; 0xffffffe8
   687cc:	blt	688dc <fputs@plt+0x632c4>
   687d0:	bne	68898 <fputs@plt+0x63280>
   687d4:	ldr	r6, [pc, #316]	; 68918 <fputs@plt+0x63300>
   687d8:	add	r6, pc, r6
   687dc:	mov	r0, r6
   687e0:	sub	r1, fp, #32
   687e4:	bl	7dcac <fputs@plt+0x78694>
   687e8:	cmp	r0, #0
   687ec:	blt	688c0 <fputs@plt+0x632a8>
   687f0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   687f4:	mov	r1, #41	; 0x29
   687f8:	mov	r0, r6
   687fc:	bl	4d84 <strrchr@plt>
   68800:	cmp	r0, #0
   68804:	beq	688cc <fputs@plt+0x632b4>
   68808:	ldr	r1, [pc, #268]	; 6891c <fputs@plt+0x63304>
   6880c:	add	r0, r0, #1
   68810:	sub	r2, fp, #28
   68814:	add	r1, pc, r1
   68818:	bl	4fd0 <sscanf@plt>
   6881c:	cmp	r0, #1
   68820:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   68824:	mvnne	r6, #4
   68828:	bne	68858 <fputs@plt+0x63240>
   6882c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   68830:	mov	r1, #0
   68834:	ubfx	r2, r3, #8, #12
   68838:	cmp	r2, r1
   6883c:	beq	68878 <fputs@plt+0x63260>
   68840:	cmp	r4, #0
   68844:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68848:	strne	r3, [r4]
   6884c:	moveq	r6, r4
   68850:	movne	r6, #0
   68854:	strne	r1, [r4, #4]
   68858:	bl	4e5c <free@plt>
   6885c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   68860:	ldr	r3, [r5]
   68864:	mov	r0, r6
   68868:	cmp	r2, r3
   6886c:	bne	688d8 <fputs@plt+0x632c0>
   68870:	sub	sp, fp, #16
   68874:	pop	{r4, r5, r6, fp, pc}
   68878:	lsr	r0, r3, #12
   6887c:	uxtb	r2, r3
   68880:	bic	r0, r0, #255	; 0xff
   68884:	orrs	r2, r0, r2
   68888:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   6888c:	mvneq	r6, #1
   68890:	bne	68840 <fputs@plt+0x63228>
   68894:	b	68858 <fputs@plt+0x63240>
   68898:	sub	sp, sp, #32
   6889c:	ldr	r3, [pc, #124]	; 68920 <fputs@plt+0x63308>
   688a0:	add	r6, sp, #8
   688a4:	mov	r1, #1
   688a8:	str	r0, [sp]
   688ac:	mov	r2, #24
   688b0:	mov	r0, r6
   688b4:	add	r3, pc, r3
   688b8:	bl	5444 <__sprintf_chk@plt>
   688bc:	b	687dc <fputs@plt+0x631c4>
   688c0:	mov	r6, r0
   688c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   688c8:	b	68858 <fputs@plt+0x63240>
   688cc:	mov	r0, r6
   688d0:	mvn	r6, #4
   688d4:	b	68858 <fputs@plt+0x63240>
   688d8:	bl	524c <__stack_chk_fail@plt>
   688dc:	ldr	r0, [pc, #64]	; 68924 <fputs@plt+0x6330c>
   688e0:	movw	r2, #3177	; 0xc69
   688e4:	ldr	r1, [pc, #60]	; 68928 <fputs@plt+0x63310>
   688e8:	ldr	r3, [pc, #60]	; 6892c <fputs@plt+0x63314>
   688ec:	add	r0, pc, r0
   688f0:	add	r1, pc, r1
   688f4:	add	r3, pc, r3
   688f8:	bl	76bb0 <fputs@plt+0x71598>
   688fc:	mov	r4, r0
   68900:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68904:	bl	4e5c <free@plt>
   68908:	mov	r0, r4
   6890c:	bl	54f8 <_Unwind_Resume@plt>
   68910:	andeq	r8, r4, r8, asr #7
   68914:	andeq	r0, r0, r0, asr #8
   68918:	andeq	fp, r2, r8, lsr r1
   6891c:	andeq	fp, r2, r8, lsr r3
   68920:	andeq	fp, r2, r0, asr #32
   68924:	andeq	r3, r2, r8, lsl #17
   68928:	andeq	sl, r2, r4, lsr #29
   6892c:	andeq	sl, r2, r0, asr #28
   68930:	ldr	ip, [pc, #524]	; 68b44 <fputs@plt+0x6352c>
   68934:	mov	r3, #0
   68938:	push	{r4, r5, r6, r7, r8, lr}
   6893c:	subs	r7, r2, #0
   68940:	ldr	r2, [pc, #512]	; 68b48 <fputs@plt+0x63530>
   68944:	add	ip, pc, ip
   68948:	sub	sp, sp, #64	; 0x40
   6894c:	mov	r5, r1
   68950:	ldr	r4, [ip, r2]
   68954:	str	r3, [sp, #8]
   68958:	str	r3, [sp, #12]
   6895c:	ldr	r3, [r4]
   68960:	str	r3, [sp, #60]	; 0x3c
   68964:	beq	68b10 <fputs@plt+0x634f8>
   68968:	add	r1, sp, #16
   6896c:	bl	68798 <fputs@plt+0x63180>
   68970:	cmp	r0, #0
   68974:	blt	68a94 <fputs@plt+0x6347c>
   68978:	ldr	r3, [sp, #16]
   6897c:	add	r6, sp, #24
   68980:	ldr	r2, [sp, #20]
   68984:	mov	r1, #1
   68988:	ubfx	r8, r3, #8, #12
   6898c:	mov	r0, r6
   68990:	lsr	ip, r3, #12
   68994:	uxtb	r3, r3
   68998:	orr	ip, ip, r2, lsl #20
   6899c:	bic	lr, r2, #4080	; 0xff0
   689a0:	bic	ip, ip, #255	; 0xff
   689a4:	bic	lr, lr, #15
   689a8:	orr	r3, ip, r3
   689ac:	str	r3, [sp, #4]
   689b0:	ldr	r3, [pc, #404]	; 68b4c <fputs@plt+0x63534>
   689b4:	orr	lr, lr, r8
   689b8:	mov	r2, #36	; 0x24
   689bc:	str	lr, [sp]
   689c0:	add	r3, pc, r3
   689c4:	bl	5444 <__sprintf_chk@plt>
   689c8:	mov	r1, r6
   689cc:	mvn	r0, #99	; 0x63
   689d0:	add	r2, sp, #12
   689d4:	bl	66ca8 <fputs@plt+0x61690>
   689d8:	subs	r6, r0, #0
   689dc:	blt	68a58 <fputs@plt+0x63440>
   689e0:	ldr	r6, [sp, #12]
   689e4:	mov	r2, #5
   689e8:	ldr	r1, [pc, #352]	; 68b50 <fputs@plt+0x63538>
   689ec:	mov	r0, r6
   689f0:	add	r1, pc, r1
   689f4:	bl	5468 <strncmp@plt>
   689f8:	cmp	r0, #0
   689fc:	bne	68a9c <fputs@plt+0x63484>
   68a00:	adds	r0, r6, #5
   68a04:	beq	68a9c <fputs@plt+0x63484>
   68a08:	bl	54ec <__strdup@plt>
   68a0c:	mov	r3, r0
   68a10:	str	r0, [sp, #8]
   68a14:	cmp	r3, #0
   68a18:	beq	68b04 <fputs@plt+0x634ec>
   68a1c:	cmp	r5, #0
   68a20:	str	r3, [r7]
   68a24:	beq	68ac4 <fputs@plt+0x634ac>
   68a28:	ldrd	r2, [sp, #16]
   68a2c:	mov	r6, #0
   68a30:	strd	r2, [r5]
   68a34:	ldr	r0, [sp, #12]
   68a38:	bl	4e5c <free@plt>
   68a3c:	ldr	r2, [sp, #60]	; 0x3c
   68a40:	ldr	r3, [r4]
   68a44:	mov	r0, r6
   68a48:	cmp	r2, r3
   68a4c:	bne	68b0c <fputs@plt+0x634f4>
   68a50:	add	sp, sp, #64	; 0x40
   68a54:	pop	{r4, r5, r6, r7, r8, pc}
   68a58:	cmn	r6, #2
   68a5c:	bne	68a34 <fputs@plt+0x6341c>
   68a60:	ldr	r2, [sp, #20]
   68a64:	ldr	r3, [sp, #16]
   68a68:	bic	r1, r2, #4080	; 0xff0
   68a6c:	bic	r1, r1, #15
   68a70:	ubfx	r0, r3, #8, #12
   68a74:	orr	r1, r1, r0
   68a78:	cmp	r1, #136	; 0x88
   68a7c:	beq	68acc <fputs@plt+0x634b4>
   68a80:	add	r0, sp, #29
   68a84:	bl	54ec <__strdup@plt>
   68a88:	mov	r3, r0
   68a8c:	str	r0, [sp, #8]
   68a90:	b	68a14 <fputs@plt+0x633fc>
   68a94:	mov	r6, r0
   68a98:	b	68a34 <fputs@plt+0x6341c>
   68a9c:	ldr	r1, [pc, #176]	; 68b54 <fputs@plt+0x6353c>
   68aa0:	mov	r0, r6
   68aa4:	mov	r2, #3
   68aa8:	add	r1, pc, r1
   68aac:	bl	5468 <strncmp@plt>
   68ab0:	cmp	r0, #0
   68ab4:	bne	68afc <fputs@plt+0x634e4>
   68ab8:	adds	r0, r6, #3
   68abc:	moveq	r0, r6
   68ac0:	b	68a08 <fputs@plt+0x633f0>
   68ac4:	mov	r6, r5
   68ac8:	b	68a34 <fputs@plt+0x6341c>
   68acc:	lsr	r1, r3, #12
   68ad0:	uxtb	r3, r3
   68ad4:	orr	r1, r1, r2, lsl #20
   68ad8:	add	r0, sp, #8
   68adc:	bic	r2, r1, #255	; 0xff
   68ae0:	mov	r1, #1
   68ae4:	orr	r3, r2, r3
   68ae8:	ldr	r2, [pc, #104]	; 68b58 <fputs@plt+0x63540>
   68aec:	add	r2, pc, r2
   68af0:	bl	4ebc <__asprintf_chk@plt>
   68af4:	ldr	r3, [sp, #8]
   68af8:	b	68a14 <fputs@plt+0x633fc>
   68afc:	mov	r0, r6
   68b00:	b	68a08 <fputs@plt+0x633f0>
   68b04:	mvn	r6, #11
   68b08:	b	68a34 <fputs@plt+0x6341c>
   68b0c:	bl	524c <__stack_chk_fail@plt>
   68b10:	ldr	r0, [pc, #68]	; 68b5c <fputs@plt+0x63544>
   68b14:	movw	r2, #3215	; 0xc8f
   68b18:	ldr	r1, [pc, #64]	; 68b60 <fputs@plt+0x63548>
   68b1c:	ldr	r3, [pc, #64]	; 68b64 <fputs@plt+0x6354c>
   68b20:	add	r0, pc, r0
   68b24:	add	r1, pc, r1
   68b28:	add	r3, pc, r3
   68b2c:	bl	76bb0 <fputs@plt+0x71598>
   68b30:	mov	r4, r0
   68b34:	ldr	r0, [sp, #12]
   68b38:	bl	4e5c <free@plt>
   68b3c:	mov	r0, r4
   68b40:	bl	54f8 <_Unwind_Resume@plt>
   68b44:	andeq	r8, r4, r4, lsr r2
   68b48:	andeq	r0, r0, r0, asr #8
   68b4c:	andeq	fp, r2, r4, lsr #3
   68b50:	andeq	fp, r2, r0, ror #1
   68b54:	ldrdeq	fp, [r2], -r4
   68b58:	andeq	fp, r2, r8, lsl #1
   68b5c:	andeq	r4, r2, r4, lsl #4
   68b60:	andeq	sl, r2, r0, ror ip
   68b64:	ldrdeq	ip, [r2], -r8
   68b68:	ldr	ip, [pc, #168]	; 68c18 <fputs@plt+0x63600>
   68b6c:	mov	r2, #0
   68b70:	push	{r4, r5, r6, lr}
   68b74:	add	ip, pc, ip
   68b78:	ldr	lr, [pc, #156]	; 68c1c <fputs@plt+0x63604>
   68b7c:	sub	sp, sp, #8
   68b80:	add	r3, sp, #8
   68b84:	mov	r5, r1
   68b88:	mov	r1, sp
   68b8c:	ldr	r4, [ip, lr]
   68b90:	str	r2, [r3, #-8]!
   68b94:	ldr	r3, [r4]
   68b98:	str	r3, [sp, #4]
   68b9c:	bl	6864c <fputs@plt+0x63034>
   68ba0:	cmp	r0, #0
   68ba4:	blt	68bc0 <fputs@plt+0x635a8>
   68ba8:	ldr	r0, [sp]
   68bac:	ldrb	r2, [r0]
   68bb0:	cmp	r2, #116	; 0x74
   68bb4:	beq	68bd8 <fputs@plt+0x635c0>
   68bb8:	str	r0, [r5]
   68bbc:	mov	r0, #0
   68bc0:	ldr	r2, [sp, #4]
   68bc4:	ldr	r3, [r4]
   68bc8:	cmp	r2, r3
   68bcc:	bne	68c14 <fputs@plt+0x635fc>
   68bd0:	add	sp, sp, #8
   68bd4:	pop	{r4, r5, r6, pc}
   68bd8:	ldrb	r2, [r0, #1]
   68bdc:	cmp	r2, #116	; 0x74
   68be0:	bne	68bb8 <fputs@plt+0x635a0>
   68be4:	ldrb	r2, [r0, #2]
   68be8:	cmp	r2, #121	; 0x79
   68bec:	bne	68bb8 <fputs@plt+0x635a0>
   68bf0:	ldrb	r6, [r0, #3]
   68bf4:	cmp	r6, #0
   68bf8:	bne	68bb8 <fputs@plt+0x635a0>
   68bfc:	bl	4e5c <free@plt>
   68c00:	mov	r0, r6
   68c04:	mov	r1, r6
   68c08:	mov	r2, r5
   68c0c:	bl	68930 <fputs@plt+0x63318>
   68c10:	b	68bc0 <fputs@plt+0x635a8>
   68c14:	bl	524c <__stack_chk_fail@plt>
   68c18:	andeq	r8, r4, r4
   68c1c:	andeq	r0, r0, r0, asr #8
   68c20:	ldr	ip, [pc, #112]	; 68c98 <fputs@plt+0x63680>
   68c24:	mov	r3, #0
   68c28:	push	{r4, lr}
   68c2c:	add	ip, pc, ip
   68c30:	ldr	lr, [pc, #100]	; 68c9c <fputs@plt+0x63684>
   68c34:	sub	sp, sp, #16
   68c38:	movw	r1, #21523	; 0x5413
   68c3c:	add	r2, sp, #4
   68c40:	ldr	r4, [ip, lr]
   68c44:	str	r3, [sp, #4]
   68c48:	str	r3, [sp, #8]
   68c4c:	ldr	r3, [r4]
   68c50:	str	r3, [sp, #12]
   68c54:	bl	4f70 <ioctl@plt>
   68c58:	cmp	r0, #0
   68c5c:	blt	68c84 <fputs@plt+0x6366c>
   68c60:	ldrh	r0, [sp, #6]
   68c64:	cmp	r0, #0
   68c68:	mvneq	r0, #4
   68c6c:	ldr	r2, [sp, #12]
   68c70:	ldr	r3, [r4]
   68c74:	cmp	r2, r3
   68c78:	bne	68c94 <fputs@plt+0x6367c>
   68c7c:	add	sp, sp, #16
   68c80:	pop	{r4, pc}
   68c84:	bl	55b8 <__errno_location@plt>
   68c88:	ldr	r0, [r0]
   68c8c:	rsb	r0, r0, #0
   68c90:	b	68c6c <fputs@plt+0x63654>
   68c94:	bl	524c <__stack_chk_fail@plt>
   68c98:	andeq	r7, r4, ip, asr #30
   68c9c:	andeq	r0, r0, r0, asr #8
   68ca0:	ldr	r3, [pc, #168]	; 68d50 <fputs@plt+0x63738>
   68ca4:	ldr	r1, [pc, #168]	; 68d54 <fputs@plt+0x6373c>
   68ca8:	add	r3, pc, r3
   68cac:	ldr	r2, [pc, #164]	; 68d58 <fputs@plt+0x63740>
   68cb0:	push	{r4, lr}
   68cb4:	sub	sp, sp, #8
   68cb8:	ldr	r4, [r3, r1]
   68cbc:	add	r2, pc, r2
   68cc0:	ldr	r3, [r4]
   68cc4:	str	r3, [sp, #4]
   68cc8:	ldr	r3, [r2]
   68ccc:	cmp	r3, #0
   68cd0:	beq	68cf4 <fputs@plt+0x636dc>
   68cd4:	ldr	r0, [r2]
   68cd8:	ldr	r2, [sp, #4]
   68cdc:	ldr	r3, [r4]
   68ce0:	cmp	r2, r3
   68ce4:	bne	68cf0 <fputs@plt+0x636d8>
   68ce8:	add	sp, sp, #8
   68cec:	pop	{r4, pc}
   68cf0:	bl	524c <__stack_chk_fail@plt>
   68cf4:	ldr	r0, [pc, #96]	; 68d5c <fputs@plt+0x63744>
   68cf8:	str	r3, [sp]
   68cfc:	add	r0, pc, r0
   68d00:	bl	4c88 <getenv@plt>
   68d04:	cmp	r0, #0
   68d08:	beq	68d14 <fputs@plt+0x636fc>
   68d0c:	mov	r1, sp
   68d10:	bl	66540 <fputs@plt+0x60f28>
   68d14:	ldr	r3, [sp]
   68d18:	cmp	r3, #0
   68d1c:	ble	68d30 <fputs@plt+0x63718>
   68d20:	ldr	r2, [pc, #56]	; 68d60 <fputs@plt+0x63748>
   68d24:	add	r2, pc, r2
   68d28:	str	r3, [r2]
   68d2c:	b	68cd4 <fputs@plt+0x636bc>
   68d30:	mov	r0, #1
   68d34:	bl	68c20 <fputs@plt+0x63608>
   68d38:	cmp	r0, #0
   68d3c:	strgt	r0, [sp]
   68d40:	movle	r3, #80	; 0x50
   68d44:	movgt	r3, r0
   68d48:	strle	r3, [sp]
   68d4c:	b	68d20 <fputs@plt+0x63708>
   68d50:	ldrdeq	r7, [r4], -r0
   68d54:	andeq	r0, r0, r0, asr #8
   68d58:	andeq	r8, r4, r0, lsl #16
   68d5c:	andeq	sl, r2, ip, lsl #30
   68d60:	muleq	r4, r8, r7
   68d64:	push	{r4, lr}
   68d68:	ldr	r4, [pc, #52]	; 68da4 <fputs@plt+0x6378c>
   68d6c:	add	r4, pc, r4
   68d70:	ldr	r0, [r4]
   68d74:	cmp	r0, #0
   68d78:	blt	68d88 <fputs@plt+0x63770>
   68d7c:	adds	r0, r0, #0
   68d80:	movne	r0, #1
   68d84:	pop	{r4, pc}
   68d88:	mov	r0, #1
   68d8c:	bl	4f7c <isatty@plt>
   68d90:	cmp	r0, #0
   68d94:	movle	r0, #0
   68d98:	movgt	r0, #1
   68d9c:	str	r0, [r4]
   68da0:	b	68d7c <fputs@plt+0x63764>
   68da4:	andeq	r8, r4, r8, lsl r4
   68da8:	ldr	r3, [pc, #176]	; 68e60 <fputs@plt+0x63848>
   68dac:	mov	r2, r0
   68db0:	ldr	ip, [pc, #172]	; 68e64 <fputs@plt+0x6384c>
   68db4:	mov	r0, #3
   68db8:	add	r3, pc, r3
   68dbc:	push	{r4, r5, lr}
   68dc0:	sub	sp, sp, #220	; 0xdc
   68dc4:	ldr	r4, [r3, ip]
   68dc8:	mov	r5, r1
   68dcc:	mov	r1, r2
   68dd0:	mov	r2, sp
   68dd4:	ldr	r3, [r4]
   68dd8:	str	r3, [sp, #212]	; 0xd4
   68ddc:	bl	51f8 <__xstat64@plt>
   68de0:	cmp	r0, #0
   68de4:	blt	68e30 <fputs@plt+0x63818>
   68de8:	mov	r1, r5
   68dec:	mov	r0, #3
   68df0:	add	r2, sp, #104	; 0x68
   68df4:	bl	51f8 <__xstat64@plt>
   68df8:	cmp	r0, #0
   68dfc:	blt	68e30 <fputs@plt+0x63818>
   68e00:	ldrd	r0, [sp]
   68e04:	ldrd	r2, [sp, #104]	; 0x68
   68e08:	cmp	r1, r3
   68e0c:	cmpeq	r0, r2
   68e10:	movne	r0, #0
   68e14:	beq	68e40 <fputs@plt+0x63828>
   68e18:	ldr	r2, [sp, #212]	; 0xd4
   68e1c:	ldr	r3, [r4]
   68e20:	cmp	r2, r3
   68e24:	bne	68e5c <fputs@plt+0x63844>
   68e28:	add	sp, sp, #220	; 0xdc
   68e2c:	pop	{r4, r5, pc}
   68e30:	bl	55b8 <__errno_location@plt>
   68e34:	ldr	r0, [r0]
   68e38:	rsb	r0, r0, #0
   68e3c:	b	68e18 <fputs@plt+0x63800>
   68e40:	ldrd	r0, [sp, #96]	; 0x60
   68e44:	ldrd	r2, [sp, #200]	; 0xc8
   68e48:	cmp	r1, r3
   68e4c:	cmpeq	r0, r2
   68e50:	movne	r0, #0
   68e54:	moveq	r0, #1
   68e58:	b	68e18 <fputs@plt+0x63800>
   68e5c:	bl	524c <__stack_chk_fail@plt>
   68e60:	andeq	r7, r4, r0, asr #27
   68e64:	andeq	r0, r0, r0, asr #8
   68e68:	ldr	r0, [pc, #64]	; 68eb0 <fputs@plt+0x63898>
   68e6c:	push	{r3, lr}
   68e70:	add	r0, pc, r0
   68e74:	bl	7513c <fputs@plt+0x6fb24>
   68e78:	cmp	r0, #0
   68e7c:	ble	68e88 <fputs@plt+0x63870>
   68e80:	mov	r0, #0
   68e84:	pop	{r3, pc}
   68e88:	ldr	r0, [pc, #36]	; 68eb4 <fputs@plt+0x6389c>
   68e8c:	ldr	r1, [pc, #36]	; 68eb8 <fputs@plt+0x638a0>
   68e90:	add	r0, pc, r0
   68e94:	add	r1, pc, r1
   68e98:	bl	68da8 <fputs@plt+0x63790>
   68e9c:	cmp	r0, #0
   68ea0:	poplt	{r3, pc}
   68ea4:	movne	r0, #0
   68ea8:	moveq	r0, #1
   68eac:	pop	{r3, pc}
   68eb0:	andeq	sl, r2, r8, lsr #27
   68eb4:	andeq	sl, r2, r0, lsr #27
   68eb8:	andeq	r9, r2, r4, asr ip
   68ebc:	push	{r4, r5, r6, r7, r8, r9, lr}
   68ec0:	mov	r5, r3
   68ec4:	ldr	lr, [pc, #372]	; 69040 <fputs@plt+0x63a28>
   68ec8:	sub	sp, sp, #28
   68ecc:	ldr	ip, [pc, #368]	; 69044 <fputs@plt+0x63a2c>
   68ed0:	subs	r9, r0, #0
   68ed4:	add	lr, pc, lr
   68ed8:	mov	r4, r2
   68edc:	ldr	r6, [sp, #64]	; 0x40
   68ee0:	ldr	r7, [lr, ip]
   68ee4:	mov	r3, lr
   68ee8:	ldr	r3, [r7]
   68eec:	str	r3, [sp, #20]
   68ef0:	beq	69008 <fputs@plt+0x639f0>
   68ef4:	cmp	r1, #0
   68ef8:	bne	68fd4 <fputs@plt+0x639bc>
   68efc:	sub	r2, r6, #1
   68f00:	movw	r1, #321	; 0x141
   68f04:	cmn	r2, #3
   68f08:	mov	r0, r9
   68f0c:	movt	r1, #8
   68f10:	movls	r2, r6
   68f14:	movhi	r2, #420	; 0x1a4
   68f18:	bl	50d8 <open64@plt>
   68f1c:	subs	r8, r0, #0
   68f20:	blt	68fc4 <fputs@plt+0x639ac>
   68f24:	cmp	r6, #0
   68f28:	bne	68fe0 <fputs@plt+0x639c8>
   68f2c:	ldr	r2, [sp, #60]	; 0x3c
   68f30:	ldr	r3, [sp, #56]	; 0x38
   68f34:	cmn	r3, #1
   68f38:	cmneq	r2, #1
   68f3c:	bne	68fb0 <fputs@plt+0x63998>
   68f40:	mvn	r2, #0
   68f44:	mvn	r3, #0
   68f48:	cmp	r5, r3
   68f4c:	cmpeq	r4, r2
   68f50:	beq	68ff4 <fputs@plt+0x639dc>
   68f54:	add	r6, sp, #4
   68f58:	mov	r2, r4
   68f5c:	mov	r3, r5
   68f60:	mov	r0, r6
   68f64:	bl	70018 <fputs@plt+0x6aa00>
   68f68:	ldm	r6, {r0, r1}
   68f6c:	add	r3, sp, #12
   68f70:	stm	r3, {r0, r1}
   68f74:	mov	r1, r6
   68f78:	mov	r0, r8
   68f7c:	bl	5534 <futimens@plt>
   68f80:	cmp	r0, #0
   68f84:	movge	r4, #0
   68f88:	blt	68fc4 <fputs@plt+0x639ac>
   68f8c:	mov	r0, r8
   68f90:	bl	65fb8 <fputs@plt+0x609a0>
   68f94:	ldr	r2, [sp, #20]
   68f98:	ldr	r3, [r7]
   68f9c:	mov	r0, r4
   68fa0:	cmp	r2, r3
   68fa4:	bne	69004 <fputs@plt+0x639ec>
   68fa8:	add	sp, sp, #28
   68fac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   68fb0:	mov	r0, r8
   68fb4:	mov	r1, r3
   68fb8:	bl	4d0c <fchown@plt>
   68fbc:	cmp	r0, #0
   68fc0:	bge	68f40 <fputs@plt+0x63928>
   68fc4:	bl	55b8 <__errno_location@plt>
   68fc8:	ldr	r4, [r0]
   68fcc:	rsb	r4, r4, #0
   68fd0:	b	68f8c <fputs@plt+0x63974>
   68fd4:	movw	r1, #493	; 0x1ed
   68fd8:	bl	7dfdc <fputs@plt+0x789c4>
   68fdc:	b	68efc <fputs@plt+0x638e4>
   68fe0:	mov	r1, r6
   68fe4:	bl	5564 <fchmod@plt>
   68fe8:	cmp	r0, #0
   68fec:	bge	68f2c <fputs@plt+0x63914>
   68ff0:	b	68fc4 <fputs@plt+0x639ac>
   68ff4:	mov	r0, r8
   68ff8:	mov	r1, #0
   68ffc:	bl	5534 <futimens@plt>
   69000:	b	68f80 <fputs@plt+0x63968>
   69004:	bl	524c <__stack_chk_fail@plt>
   69008:	ldr	r0, [pc, #56]	; 69048 <fputs@plt+0x63a30>
   6900c:	movw	r2, #4036	; 0xfc4
   69010:	ldr	r1, [pc, #52]	; 6904c <fputs@plt+0x63a34>
   69014:	ldr	r3, [pc, #52]	; 69050 <fputs@plt+0x63a38>
   69018:	add	r0, pc, r0
   6901c:	add	r1, pc, r1
   69020:	add	r3, pc, r3
   69024:	bl	76bb0 <fputs@plt+0x71598>
   69028:	mov	r4, r0
   6902c:	mov	r0, r8
   69030:	bl	65fb8 <fputs@plt+0x609a0>
   69034:	mov	r0, r4
   69038:	bl	54f8 <_Unwind_Resume@plt>
   6903c:	b	69028 <fputs@plt+0x63a10>
   69040:	andeq	r7, r4, r4, lsr #25
   69044:	andeq	r0, r0, r0, asr #8
   69048:	muleq	r1, r8, r0
   6904c:	andeq	sl, r2, r8, ror r7
   69050:	andeq	fp, r2, r0, ror sp
   69054:	push	{lr}		; (str lr, [sp, #-4]!)
   69058:	sub	sp, sp, #20
   6905c:	mvn	ip, #0
   69060:	mov	r1, #0
   69064:	str	ip, [sp]
   69068:	mvn	r2, #0
   6906c:	str	r1, [sp, #8]
   69070:	mvn	r3, #0
   69074:	str	ip, [sp, #4]
   69078:	bl	68ebc <fputs@plt+0x638a4>
   6907c:	add	sp, sp, #20
   69080:	pop	{pc}		; (ldr pc, [sp], #4)
   69084:	ldr	r3, [pc, #176]	; 6913c <fputs@plt+0x63b24>
   69088:	ldr	r2, [pc, #176]	; 69140 <fputs@plt+0x63b28>
   6908c:	add	r3, pc, r3
   69090:	push	{r4, r5, r6, lr}
   69094:	subs	r6, r0, #0
   69098:	ldr	r5, [r3, r2]
   6909c:	sub	sp, sp, #136	; 0x88
   690a0:	mov	r4, r1
   690a4:	ldr	r3, [r5]
   690a8:	str	r3, [sp, #132]	; 0x84
   690ac:	ble	6911c <fputs@plt+0x63b04>
   690b0:	cmp	r1, #0
   690b4:	addeq	r4, sp, #4
   690b8:	mov	r1, #0
   690bc:	mov	r2, #128	; 0x80
   690c0:	mov	r0, r4
   690c4:	bl	4d54 <memset@plt>
   690c8:	mov	r0, #1
   690cc:	mov	r1, r6
   690d0:	mov	r2, r4
   690d4:	mov	r3, #4
   690d8:	bl	4ca0 <waitid@plt>
   690dc:	cmp	r0, #0
   690e0:	bge	69110 <fputs@plt+0x63af8>
   690e4:	bl	55b8 <__errno_location@plt>
   690e8:	ldr	r3, [r0]
   690ec:	cmp	r3, #4
   690f0:	beq	690b8 <fputs@plt+0x63aa0>
   690f4:	rsb	r0, r3, #0
   690f8:	ldr	r2, [sp, #132]	; 0x84
   690fc:	ldr	r3, [r5]
   69100:	cmp	r2, r3
   69104:	bne	69118 <fputs@plt+0x63b00>
   69108:	add	sp, sp, #136	; 0x88
   6910c:	pop	{r4, r5, r6, pc}
   69110:	mov	r0, #0
   69114:	b	690f8 <fputs@plt+0x63ae0>
   69118:	bl	524c <__stack_chk_fail@plt>
   6911c:	ldr	r0, [pc, #32]	; 69144 <fputs@plt+0x63b2c>
   69120:	movw	r2, #4128	; 0x1020
   69124:	ldr	r1, [pc, #28]	; 69148 <fputs@plt+0x63b30>
   69128:	ldr	r3, [pc, #28]	; 6914c <fputs@plt+0x63b34>
   6912c:	add	r0, pc, r0
   69130:	add	r1, pc, r1
   69134:	add	r3, pc, r3
   69138:	bl	76bb0 <fputs@plt+0x71598>
   6913c:	andeq	r7, r4, ip, ror #21
   69140:	andeq	r0, r0, r0, asr #8
   69144:	andeq	sl, r2, r4, lsl fp
   69148:	andeq	sl, r2, r4, ror #12
   6914c:	andeq	sl, r2, r0, lsr #12
   69150:	cmp	r0, #0
   69154:	push	{r3, lr}
   69158:	beq	69198 <fputs@plt+0x63b80>
   6915c:	ldr	r1, [r0, #16]
   69160:	and	r3, r1, #61440	; 0xf000
   69164:	cmp	r3, #32768	; 0x8000
   69168:	beq	69180 <fputs@plt+0x63b68>
   6916c:	and	r1, r1, #45056	; 0xb000
   69170:	subs	r3, r1, #8192	; 0x2000
   69174:	rsbs	r0, r3, #0
   69178:	adcs	r0, r0, r3
   6917c:	pop	{r3, pc}
   69180:	ldrd	r2, [r0, #48]	; 0x30
   69184:	cmp	r2, #1
   69188:	sbcs	r0, r3, #0
   6918c:	bge	6916c <fputs@plt+0x63b54>
   69190:	mov	r0, #1
   69194:	pop	{r3, pc}
   69198:	ldr	r0, [pc, #24]	; 691b8 <fputs@plt+0x63ba0>
   6919c:	movw	r2, #4215	; 0x1077
   691a0:	ldr	r1, [pc, #20]	; 691bc <fputs@plt+0x63ba4>
   691a4:	ldr	r3, [pc, #20]	; 691c0 <fputs@plt+0x63ba8>
   691a8:	add	r0, pc, r0
   691ac:	add	r1, pc, r1
   691b0:	add	r3, pc, r3
   691b4:	bl	76bb0 <fputs@plt+0x71598>
   691b8:	muleq	r2, r0, r6
   691bc:	andeq	sl, r2, r8, ror #11
   691c0:	andeq	sl, r2, r8, asr r5
   691c4:	ldr	r3, [pc, #136]	; 69254 <fputs@plt+0x63c3c>
   691c8:	subs	r1, r0, #0
   691cc:	ldr	r2, [pc, #132]	; 69258 <fputs@plt+0x63c40>
   691d0:	add	r3, pc, r3
   691d4:	push	{r4, r5, lr}
   691d8:	sub	sp, sp, #116	; 0x74
   691dc:	ldr	r4, [r3, r2]
   691e0:	ldr	r3, [r4]
   691e4:	str	r3, [sp, #108]	; 0x6c
   691e8:	beq	69234 <fputs@plt+0x63c1c>
   691ec:	mov	r0, #3
   691f0:	mov	r2, sp
   691f4:	bl	51f8 <__xstat64@plt>
   691f8:	cmp	r0, #0
   691fc:	blt	69220 <fputs@plt+0x63c08>
   69200:	mov	r0, sp
   69204:	bl	69150 <fputs@plt+0x63b38>
   69208:	ldr	r2, [sp, #108]	; 0x6c
   6920c:	ldr	r3, [r4]
   69210:	cmp	r2, r3
   69214:	bne	69230 <fputs@plt+0x63c18>
   69218:	add	sp, sp, #116	; 0x74
   6921c:	pop	{r4, r5, pc}
   69220:	bl	55b8 <__errno_location@plt>
   69224:	ldr	r0, [r0]
   69228:	rsb	r0, r0, #0
   6922c:	b	69208 <fputs@plt+0x63bf0>
   69230:	bl	524c <__stack_chk_fail@plt>
   69234:	ldr	r0, [pc, #32]	; 6925c <fputs@plt+0x63c44>
   69238:	movw	r2, #4229	; 0x1085
   6923c:	ldr	r1, [pc, #28]	; 69260 <fputs@plt+0x63c48>
   69240:	ldr	r3, [pc, #28]	; 69264 <fputs@plt+0x63c4c>
   69244:	add	r0, pc, r0
   69248:	add	r1, pc, r1
   6924c:	add	r3, pc, r3
   69250:	bl	76bb0 <fputs@plt+0x71598>
   69254:	andeq	r7, r4, r8, lsr #19
   69258:	andeq	r0, r0, r0, asr #8
   6925c:	andeq	r7, r1, r8, ror fp
   69260:	andeq	sl, r2, ip, asr #10
   69264:	muleq	r2, r8, r9
   69268:	push	{r4, lr}
   6926c:	subs	r4, r0, #0
   69270:	beq	692b0 <fputs@plt+0x63c98>
   69274:	add	r0, r4, #19
   69278:	bl	6770c <fputs@plt+0x620f4>
   6927c:	cmp	r0, #0
   69280:	bne	692a8 <fputs@plt+0x63c90>
   69284:	ldrb	r3, [r4, #18]
   69288:	cmp	r3, #10
   6928c:	beq	692a0 <fputs@plt+0x63c88>
   69290:	tst	r3, #247	; 0xf7
   69294:	movne	r0, #0
   69298:	moveq	r0, #1
   6929c:	pop	{r4, pc}
   692a0:	mov	r0, #1
   692a4:	pop	{r4, pc}
   692a8:	mov	r0, #0
   692ac:	pop	{r4, pc}
   692b0:	ldr	r0, [pc, #24]	; 692d0 <fputs@plt+0x63cb8>
   692b4:	movw	r2, #4412	; 0x113c
   692b8:	ldr	r1, [pc, #20]	; 692d4 <fputs@plt+0x63cbc>
   692bc:	ldr	r3, [pc, #20]	; 692d8 <fputs@plt+0x63cc0>
   692c0:	add	r0, pc, r0
   692c4:	add	r1, pc, r1
   692c8:	add	r3, pc, r3
   692cc:	bl	76bb0 <fputs@plt+0x71598>
   692d0:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   692d4:	ldrdeq	sl, [r2], -r0
   692d8:	strdeq	fp, [r2], -r8
   692dc:	cmp	r0, #0
   692e0:	push	{r3, r4, r5, lr}
   692e4:	mov	r5, r1
   692e8:	beq	69334 <fputs@plt+0x63d1c>
   692ec:	ldrb	r3, [r0, #18]
   692f0:	cmp	r3, #10
   692f4:	beq	69300 <fputs@plt+0x63ce8>
   692f8:	tst	r3, #247	; 0xf7
   692fc:	bne	6932c <fputs@plt+0x63d14>
   69300:	add	r4, r0, #19
   69304:	mov	r0, r4
   69308:	bl	65c7c <fputs@plt+0x60664>
   6930c:	cmp	r0, #0
   69310:	bne	6932c <fputs@plt+0x63d14>
   69314:	mov	r0, r4
   69318:	mov	r1, r5
   6931c:	bl	65bb8 <fputs@plt+0x605a0>
   69320:	adds	r0, r0, #0
   69324:	movne	r0, #1
   69328:	pop	{r3, r4, r5, pc}
   6932c:	mov	r0, #0
   69330:	pop	{r3, r4, r5, pc}
   69334:	ldr	r0, [pc, #24]	; 69354 <fputs@plt+0x63d3c>
   69338:	movw	r2, #4426	; 0x114a
   6933c:	ldr	r1, [pc, #20]	; 69358 <fputs@plt+0x63d40>
   69340:	ldr	r3, [pc, #20]	; 6935c <fputs@plt+0x63d44>
   69344:	add	r0, pc, r0
   69348:	add	r1, pc, r1
   6934c:	add	r3, pc, r3
   69350:	bl	76bb0 <fputs@plt+0x71598>
   69354:	andeq	r4, r2, r0, asr lr
   69358:	andeq	sl, r2, ip, asr #8
   6935c:	ldrdeq	fp, [r2], -r8
   69360:	push	{r3, r4, r5, lr}
   69364:	subs	r4, r0, #0
   69368:	mov	r5, r1
   6936c:	beq	693a4 <fputs@plt+0x63d8c>
   69370:	ldrb	r3, [r4]
   69374:	mov	r0, r4
   69378:	mov	r1, r5
   6937c:	cmp	r3, #0
   69380:	beq	693a4 <fputs@plt+0x63d8c>
   69384:	bl	557c <strcmp@plt>
   69388:	mov	r1, #0
   6938c:	cmp	r0, r1
   69390:	mov	r0, r4
   69394:	beq	693ac <fputs@plt+0x63d94>
   69398:	bl	4c04 <__rawmemchr@plt>
   6939c:	adds	r4, r0, #1
   693a0:	bne	69370 <fputs@plt+0x63d58>
   693a4:	mov	r0, #0
   693a8:	pop	{r3, r4, r5, pc}
   693ac:	mov	r0, #1
   693b0:	pop	{r3, r4, r5, pc}
   693b4:	push	{r3, r4, r5, lr}
   693b8:	subs	r5, r0, #0
   693bc:	beq	6943c <fputs@plt+0x63e24>
   693c0:	ldrb	r3, [r5]
   693c4:	cmp	r3, #0
   693c8:	beq	69420 <fputs@plt+0x63e08>
   693cc:	add	r4, r5, #1
   693d0:	mov	r2, #1
   693d4:	b	693f8 <fputs@plt+0x63de0>
   693d8:	bl	658fc <fputs@plt+0x602e4>
   693dc:	mov	r2, #0
   693e0:	cmp	r0, #0
   693e4:	popeq	{r3, r4, r5, pc}
   693e8:	mov	r1, r4
   693ec:	ldrb	r3, [r4], #1
   693f0:	cmp	r3, #0
   693f4:	beq	69418 <fputs@plt+0x63e00>
   693f8:	cmp	r3, #46	; 0x2e
   693fc:	mov	r0, r3
   69400:	bne	693d8 <fputs@plt+0x63dc0>
   69404:	cmp	r2, #0
   69408:	mov	r2, #1
   6940c:	beq	693e8 <fputs@plt+0x63dd0>
   69410:	mov	r0, #0
   69414:	pop	{r3, r4, r5, pc}
   69418:	cmp	r2, #0
   6941c:	beq	69428 <fputs@plt+0x63e10>
   69420:	mov	r0, r3
   69424:	pop	{r3, r4, r5, pc}
   69428:	rsb	r1, r5, r1
   6942c:	cmp	r1, #64	; 0x40
   69430:	movgt	r0, #0
   69434:	movle	r0, #1
   69438:	pop	{r3, r4, r5, pc}
   6943c:	mov	r0, r5
   69440:	pop	{r3, r4, r5, pc}
   69444:	push	{r4, lr}
   69448:	mov	r4, r0
   6944c:	bl	693b4 <fputs@plt+0x63d9c>
   69450:	cmp	r0, #0
   69454:	popeq	{r4, pc}
   69458:	mov	r0, r4
   6945c:	bl	4fc4 <strlen@plt>
   69460:	cmp	r0, #64	; 0x40
   69464:	movhi	r0, #0
   69468:	movls	r0, #1
   6946c:	pop	{r4, pc}
   69470:	ldr	ip, [pc, #144]	; 69508 <fputs@plt+0x63ef0>
   69474:	push	{r4, r5, r6, lr}
   69478:	add	ip, pc, ip
   6947c:	ldr	r6, [pc, #136]	; 6950c <fputs@plt+0x63ef4>
   69480:	mvn	r4, #0
   69484:	mvn	r5, #0
   69488:	cmp	r3, r5
   6948c:	cmpeq	r2, r4
   69490:	sub	sp, sp, #24
   69494:	mov	lr, #0
   69498:	ldr	r4, [ip, r6]
   6949c:	moveq	r2, lr
   694a0:	stmib	sp, {r0, lr}
   694a4:	strh	r1, [sp, #8]
   694a8:	ldr	r0, [r4]
   694ac:	str	r0, [sp, #20]
   694b0:	beq	694c0 <fputs@plt+0x63ea8>
   694b4:	add	r0, sp, #12
   694b8:	bl	70018 <fputs@plt+0x6aa00>
   694bc:	mov	r2, r0
   694c0:	add	r0, sp, #4
   694c4:	mov	r1, #1
   694c8:	mov	r3, #0
   694cc:	bl	4df0 <ppoll@plt>
   694d0:	cmp	r0, #0
   694d4:	blt	694f4 <fputs@plt+0x63edc>
   694d8:	ldrshne	r0, [sp, #10]
   694dc:	ldr	r2, [sp, #20]
   694e0:	ldr	r3, [r4]
   694e4:	cmp	r2, r3
   694e8:	bne	69504 <fputs@plt+0x63eec>
   694ec:	add	sp, sp, #24
   694f0:	pop	{r4, r5, r6, pc}
   694f4:	bl	55b8 <__errno_location@plt>
   694f8:	ldr	r0, [r0]
   694fc:	rsb	r0, r0, #0
   69500:	b	694dc <fputs@plt+0x63ec4>
   69504:	bl	524c <__stack_chk_fail@plt>
   69508:	andeq	r7, r4, r0, lsl #14
   6950c:	andeq	r0, r0, r0, asr #8
   69510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69514:	mov	fp, r3
   69518:	ldr	lr, [pc, #632]	; 69798 <fputs@plt+0x64180>
   6951c:	sub	sp, sp, #2176	; 0x880
   69520:	ldr	ip, [pc, #628]	; 6979c <fputs@plt+0x64184>
   69524:	sub	sp, sp, #12
   69528:	add	lr, pc, lr
   6952c:	subs	r4, r0, #0
   69530:	mov	r6, r1
   69534:	mov	sl, r2
   69538:	ldr	ip, [lr, ip]
   6953c:	mov	r3, lr
   69540:	ldr	r7, [sp, #2224]	; 0x8b0
   69544:	ldr	r3, [ip]
   69548:	str	ip, [sp, #4]
   6954c:	str	r3, [sp, #2180]	; 0x884
   69550:	beq	69778 <fputs@plt+0x64160>
   69554:	cmp	r1, #0
   69558:	beq	69758 <fputs@plt+0x64140>
   6955c:	add	r8, sp, #24
   69560:	bl	4ac0 <fileno@plt>
   69564:	sub	r5, r8, #12
   69568:	mov	r1, r5
   6956c:	bl	4eec <tcgetattr@plt>
   69570:	cmp	r0, #0
   69574:	blt	69664 <fputs@plt+0x6404c>
   69578:	mov	lr, r5
   6957c:	add	ip, sp, #72	; 0x48
   69580:	ldm	lr!, {r0, r1, r2, r3}
   69584:	stmia	ip!, {r0, r1, r2, r3}
   69588:	ldm	lr!, {r0, r1, r2, r3}
   6958c:	ldr	r9, [sp, #84]	; 0x54
   69590:	bic	r9, r9, #2
   69594:	str	r9, [sp, #84]	; 0x54
   69598:	stmia	ip!, {r0, r1, r2, r3}
   6959c:	mov	r9, #1
   695a0:	ldm	lr!, {r0, r1, r2, r3}
   695a4:	strb	r9, [sp, #95]	; 0x5f
   695a8:	stmia	ip!, {r0, r1, r2, r3}
   695ac:	ldm	lr, {r0, r1, r2}
   695b0:	stm	ip, {r0, r1, r2}
   695b4:	mov	r0, r4
   695b8:	mov	r1, #0
   695bc:	strb	r1, [sp, #94]	; 0x5e
   695c0:	bl	4ac0 <fileno@plt>
   695c4:	mov	r1, #1
   695c8:	add	r2, sp, #72	; 0x48
   695cc:	bl	536c <tcsetattr@plt>
   695d0:	cmp	r0, #0
   695d4:	blt	69664 <fputs@plt+0x6404c>
   695d8:	mvn	r2, #0
   695dc:	mvn	r3, #0
   695e0:	cmp	fp, r3
   695e4:	cmpeq	sl, r2
   695e8:	beq	6960c <fputs@plt+0x63ff4>
   695ec:	mov	r0, r4
   695f0:	bl	4ac0 <fileno@plt>
   695f4:	mov	r1, #1
   695f8:	mov	r2, sl
   695fc:	mov	r3, fp
   69600:	bl	69470 <fputs@plt+0x63e58>
   69604:	cmp	r0, #0
   69608:	ble	69738 <fputs@plt+0x64120>
   6960c:	mov	r1, #1
   69610:	mov	r3, r4
   69614:	mov	r2, r1
   69618:	sub	r0, r8, #13
   6961c:	bl	5450 <fread@plt>
   69620:	mov	r8, r0
   69624:	mov	r0, r4
   69628:	bl	4ac0 <fileno@plt>
   6962c:	mov	r2, r5
   69630:	mov	r1, #1
   69634:	bl	536c <tcsetattr@plt>
   69638:	cmp	r8, #0
   6963c:	beq	69720 <fputs@plt+0x64108>
   69640:	cmp	r7, #0
   69644:	ldrb	r3, [sp, #11]
   69648:	beq	69658 <fputs@plt+0x64040>
   6964c:	subs	r2, r3, #10
   69650:	movne	r2, #1
   69654:	strb	r2, [r7]
   69658:	strb	r3, [r6]
   6965c:	mov	r0, #0
   69660:	b	696f0 <fputs@plt+0x640d8>
   69664:	mvn	r2, #0
   69668:	mvn	r3, #0
   6966c:	cmp	fp, r3
   69670:	cmpeq	sl, r2
   69674:	beq	69698 <fputs@plt+0x64080>
   69678:	mov	r0, r4
   6967c:	bl	4ac0 <fileno@plt>
   69680:	mov	r2, sl
   69684:	mov	r3, fp
   69688:	mov	r1, #1
   6968c:	bl	69470 <fputs@plt+0x63e58>
   69690:	cmp	r0, #0
   69694:	ble	69728 <fputs@plt+0x64110>
   69698:	bl	55b8 <__errno_location@plt>
   6969c:	mov	r2, r4
   696a0:	add	r4, sp, #132	; 0x84
   696a4:	mov	r5, #0
   696a8:	mov	r1, #2048	; 0x800
   696ac:	str	r5, [r0]
   696b0:	mov	r8, r0
   696b4:	mov	r0, r4
   696b8:	bl	4c70 <fgets@plt>
   696bc:	cmp	r0, r5
   696c0:	beq	69710 <fputs@plt+0x640f8>
   696c4:	mov	r0, r4
   696c8:	bl	66900 <fputs@plt+0x612e8>
   696cc:	mov	r0, r4
   696d0:	bl	4fc4 <strlen@plt>
   696d4:	cmp	r0, #1
   696d8:	bne	69730 <fputs@plt+0x64118>
   696dc:	ldrb	r3, [sp, #132]	; 0x84
   696e0:	mov	r0, #0
   696e4:	cmp	r7, #0
   696e8:	strbne	r5, [r7]
   696ec:	strb	r3, [r6]
   696f0:	ldr	r9, [sp, #4]
   696f4:	ldr	r2, [sp, #2180]	; 0x884
   696f8:	ldr	r3, [r9]
   696fc:	cmp	r2, r3
   69700:	bne	69754 <fputs@plt+0x6413c>
   69704:	add	sp, sp, #2176	; 0x880
   69708:	add	sp, sp, #12
   6970c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69710:	ldr	r0, [r8]
   69714:	cmp	r0, #0
   69718:	rsbne	r0, r0, #0
   6971c:	bne	696f0 <fputs@plt+0x640d8>
   69720:	mvn	r0, #4
   69724:	b	696f0 <fputs@plt+0x640d8>
   69728:	mvn	r0, #109	; 0x6d
   6972c:	b	696f0 <fputs@plt+0x640d8>
   69730:	mvn	r0, #73	; 0x49
   69734:	b	696f0 <fputs@plt+0x640d8>
   69738:	mov	r0, r4
   6973c:	bl	4ac0 <fileno@plt>
   69740:	mov	r1, #1
   69744:	mov	r2, r5
   69748:	bl	536c <tcsetattr@plt>
   6974c:	mvn	r0, #109	; 0x6d
   69750:	b	696f0 <fputs@plt+0x640d8>
   69754:	bl	524c <__stack_chk_fail@plt>
   69758:	ldr	r0, [pc, #64]	; 697a0 <fputs@plt+0x64188>
   6975c:	movw	r2, #1994	; 0x7ca
   69760:	ldr	r1, [pc, #60]	; 697a4 <fputs@plt+0x6418c>
   69764:	ldr	r3, [pc, #60]	; 697a8 <fputs@plt+0x64190>
   69768:	add	r0, pc, r0
   6976c:	add	r1, pc, r1
   69770:	add	r3, pc, r3
   69774:	bl	76bb0 <fputs@plt+0x71598>
   69778:	ldr	r0, [pc, #44]	; 697ac <fputs@plt+0x64194>
   6977c:	movw	r2, #1993	; 0x7c9
   69780:	ldr	r1, [pc, #40]	; 697b0 <fputs@plt+0x64198>
   69784:	ldr	r3, [pc, #40]	; 697b4 <fputs@plt+0x6419c>
   69788:	add	r0, pc, r0
   6978c:	add	r1, pc, r1
   69790:	add	r3, pc, r3
   69794:	bl	76bb0 <fputs@plt+0x71598>
   69798:	andeq	r7, r4, r0, asr r6
   6979c:	andeq	r0, r0, r0, asr #8
   697a0:	andeq	sp, r1, r0, ror r8
   697a4:	andeq	sl, r2, r8, lsr #32
   697a8:	andeq	fp, r2, ip, lsl #16
   697ac:	ldrdeq	r7, [r1], -r0
   697b0:	andeq	sl, r2, r8
   697b4:	andeq	fp, r2, ip, ror #15
   697b8:	push	{r2, r3}
   697bc:	cmp	r0, #0
   697c0:	ldr	r3, [pc, #552]	; 699f0 <fputs@plt+0x643d8>
   697c4:	ldr	r2, [pc, #552]	; 699f4 <fputs@plt+0x643dc>
   697c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   697cc:	add	r3, pc, r3
   697d0:	sub	sp, sp, #60	; 0x3c
   697d4:	str	r0, [sp, #36]	; 0x24
   697d8:	str	r1, [sp, #12]
   697dc:	ldr	r2, [r3, r2]
   697e0:	ldr	r6, [sp, #96]	; 0x60
   697e4:	str	r2, [sp, #20]
   697e8:	ldr	r2, [r2]
   697ec:	str	r2, [sp, #52]	; 0x34
   697f0:	beq	699d0 <fputs@plt+0x643b8>
   697f4:	ldr	r1, [sp, #12]
   697f8:	cmp	r1, #0
   697fc:	beq	699b0 <fputs@plt+0x64398>
   69800:	cmp	r6, #0
   69804:	beq	69990 <fputs@plt+0x64378>
   69808:	ldr	r2, [pc, #488]	; 699f8 <fputs@plt+0x643e0>
   6980c:	add	r5, sp, #100	; 0x64
   69810:	ldr	r1, [pc, #484]	; 699fc <fputs@plt+0x643e4>
   69814:	add	sl, sp, #46	; 0x2e
   69818:	add	r9, sp, #47	; 0x2f
   6981c:	mov	r8, #1
   69820:	ldr	r7, [r3, r2]
   69824:	ldr	r2, [pc, #468]	; 69a00 <fputs@plt+0x643e8>
   69828:	ldr	r4, [r3, r1]
   6982c:	add	r2, pc, r2
   69830:	ldr	r3, [pc, #460]	; 69a04 <fputs@plt+0x643ec>
   69834:	str	r2, [sp, #24]
   69838:	ldr	r1, [pc, #456]	; 69a08 <fputs@plt+0x643f0>
   6983c:	add	r3, pc, r3
   69840:	ldr	r2, [pc, #452]	; 69a0c <fputs@plt+0x643f4>
   69844:	add	r1, pc, r1
   69848:	str	r3, [sp, #28]
   6984c:	add	r2, pc, r2
   69850:	str	r1, [sp, #16]
   69854:	str	r2, [sp, #32]
   69858:	strb	r8, [sp, #47]	; 0x2f
   6985c:	bl	68d64 <fputs@plt+0x6374c>
   69860:	cmp	r0, #0
   69864:	bne	698f0 <fputs@plt+0x642d8>
   69868:	mov	r1, #1
   6986c:	mov	r2, r6
   69870:	mov	r3, r5
   69874:	ldr	r0, [r4]
   69878:	str	r5, [sp, #48]	; 0x30
   6987c:	bl	50f0 <__vfprintf_chk@plt>
   69880:	bl	68d64 <fputs@plt+0x6374c>
   69884:	cmp	r0, #0
   69888:	bne	69908 <fputs@plt+0x642f0>
   6988c:	ldr	r0, [r4]
   69890:	bl	4f58 <fflush@plt>
   69894:	ldr	r0, [r7]
   69898:	mov	r1, sl
   6989c:	str	r9, [sp]
   698a0:	mvn	r2, #0
   698a4:	mvn	r3, #0
   698a8:	bl	69510 <fputs@plt+0x63ef8>
   698ac:	cmp	r0, #0
   698b0:	blt	69920 <fputs@plt+0x64308>
   698b4:	ldrb	r3, [sp, #47]	; 0x2f
   698b8:	cmp	r3, #0
   698bc:	bne	69960 <fputs@plt+0x64348>
   698c0:	ldrb	fp, [sp, #46]	; 0x2e
   698c4:	ldr	r0, [sp, #12]
   698c8:	mov	r1, fp
   698cc:	bl	4cb8 <strchr@plt>
   698d0:	cmp	r0, #0
   698d4:	bne	6997c <fputs@plt+0x64364>
   698d8:	ldr	r0, [sp, #16]
   698dc:	bl	5354 <puts@plt>
   698e0:	strb	r8, [sp, #47]	; 0x2f
   698e4:	bl	68d64 <fputs@plt+0x6374c>
   698e8:	cmp	r0, #0
   698ec:	beq	69868 <fputs@plt+0x64250>
   698f0:	ldr	r0, [sp, #24]
   698f4:	mov	r1, #1
   698f8:	mov	r2, #7
   698fc:	ldr	r3, [r4]
   69900:	bl	51bc <fwrite@plt>
   69904:	b	69868 <fputs@plt+0x64250>
   69908:	ldr	r0, [sp, #28]
   6990c:	mov	r1, #1
   69910:	mov	r2, #4
   69914:	ldr	r3, [r4]
   69918:	bl	51bc <fwrite@plt>
   6991c:	b	6988c <fputs@plt+0x64274>
   69920:	cmn	r0, #74	; 0x4a
   69924:	beq	69970 <fputs@plt+0x64358>
   69928:	mov	fp, r0
   6992c:	ldr	r1, [r4]
   69930:	mov	r0, #10
   69934:	bl	54b0 <_IO_putc@plt>
   69938:	mov	r0, fp
   6993c:	ldr	r1, [sp, #20]
   69940:	ldr	r2, [sp, #52]	; 0x34
   69944:	ldr	r3, [r1]
   69948:	cmp	r2, r3
   6994c:	bne	6998c <fputs@plt+0x64374>
   69950:	add	sp, sp, #60	; 0x3c
   69954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69958:	add	sp, sp, #8
   6995c:	bx	lr
   69960:	ldr	r1, [r4]
   69964:	mov	r0, #10
   69968:	bl	54b0 <_IO_putc@plt>
   6996c:	b	698c0 <fputs@plt+0x642a8>
   69970:	ldr	r0, [sp, #32]
   69974:	bl	5354 <puts@plt>
   69978:	b	69858 <fputs@plt+0x64240>
   6997c:	ldr	r3, [sp, #36]	; 0x24
   69980:	mov	r0, #0
   69984:	strb	fp, [r3]
   69988:	b	6993c <fputs@plt+0x64324>
   6998c:	bl	524c <__stack_chk_fail@plt>
   69990:	ldr	r0, [pc, #120]	; 69a10 <fputs@plt+0x643f8>
   69994:	movw	r2, #2054	; 0x806
   69998:	ldr	r1, [pc, #116]	; 69a14 <fputs@plt+0x643fc>
   6999c:	ldr	r3, [pc, #116]	; 69a18 <fputs@plt+0x64400>
   699a0:	add	r0, pc, r0
   699a4:	add	r1, pc, r1
   699a8:	add	r3, pc, r3
   699ac:	bl	76bb0 <fputs@plt+0x71598>
   699b0:	ldr	r0, [pc, #100]	; 69a1c <fputs@plt+0x64404>
   699b4:	movw	r2, #2053	; 0x805
   699b8:	ldr	r1, [pc, #96]	; 69a20 <fputs@plt+0x64408>
   699bc:	ldr	r3, [pc, #96]	; 69a24 <fputs@plt+0x6440c>
   699c0:	add	r0, pc, r0
   699c4:	add	r1, pc, r1
   699c8:	add	r3, pc, r3
   699cc:	bl	76bb0 <fputs@plt+0x71598>
   699d0:	ldr	r0, [pc, #80]	; 69a28 <fputs@plt+0x64410>
   699d4:	movw	r2, #2052	; 0x804
   699d8:	ldr	r1, [pc, #76]	; 69a2c <fputs@plt+0x64414>
   699dc:	ldr	r3, [pc, #76]	; 69a30 <fputs@plt+0x64418>
   699e0:	add	r0, pc, r0
   699e4:	add	r1, pc, r1
   699e8:	add	r3, pc, r3
   699ec:	bl	76bb0 <fputs@plt+0x71598>
   699f0:	andeq	r7, r4, ip, lsr #7
   699f4:	andeq	r0, r0, r0, asr #8
   699f8:	andeq	r0, r0, r4, asr r4
   699fc:	andeq	r0, r0, r4, ror #8
   69a00:	andeq	r7, r1, ip, ror #23
   69a04:	andeq	r7, r1, r8, asr #23
   69a08:	andeq	sl, r2, r8, asr #9
   69a0c:	andeq	sl, r2, r0, lsr #9
   69a10:	andeq	r9, r2, ip, lsl #7
   69a14:	strdeq	r9, [r2], -r0
   69a18:	strdeq	fp, [r2], -r4
   69a1c:	andeq	sl, r2, r4, lsr #6
   69a20:	ldrdeq	r9, [r2], -r0
   69a24:	ldrdeq	fp, [r2], -r4
   69a28:	strdeq	sp, [r1], -r8
   69a2c:			; <UNDEFINED> instruction: 0x00029db0
   69a30:			; <UNDEFINED> instruction: 0x0002b3b4
   69a34:	push	{r4, r5, r6, r7, r8, lr}
   69a38:	subs	r7, r0, #0
   69a3c:	mov	r5, r1
   69a40:	mov	r4, r2
   69a44:	mov	r8, r3
   69a48:	blt	69b0c <fputs@plt+0x644f4>
   69a4c:	cmp	r1, #0
   69a50:	beq	69aec <fputs@plt+0x644d4>
   69a54:	cmp	r2, #0
   69a58:	movne	r6, #0
   69a5c:	bne	69a7c <fputs@plt+0x64464>
   69a60:	b	69ae4 <fputs@plt+0x644cc>
   69a64:	beq	69abc <fputs@plt+0x644a4>
   69a68:	add	r5, r5, r0
   69a6c:	rsb	r4, r0, r4
   69a70:	add	r6, r6, r0
   69a74:	cmp	r4, #0
   69a78:	beq	69abc <fputs@plt+0x644a4>
   69a7c:	mov	r0, r7
   69a80:	mov	r1, r5
   69a84:	mov	r2, r4
   69a88:	bl	4e74 <read@plt>
   69a8c:	cmp	r0, #0
   69a90:	bge	69a64 <fputs@plt+0x6444c>
   69a94:	bl	55b8 <__errno_location@plt>
   69a98:	ldr	r0, [r0]
   69a9c:	cmp	r0, #4
   69aa0:	beq	69a74 <fputs@plt+0x6445c>
   69aa4:	cmp	r0, #11
   69aa8:	bne	69ab4 <fputs@plt+0x6449c>
   69aac:	cmp	r8, #0
   69ab0:	bne	69acc <fputs@plt+0x644b4>
   69ab4:	cmp	r6, #0
   69ab8:	beq	69ac4 <fputs@plt+0x644ac>
   69abc:	mov	r0, r6
   69ac0:	pop	{r4, r5, r6, r7, r8, pc}
   69ac4:	rsb	r0, r0, #0
   69ac8:	pop	{r4, r5, r6, r7, r8, pc}
   69acc:	mov	r0, r7
   69ad0:	mov	r1, #1
   69ad4:	mvn	r2, #0
   69ad8:	mvn	r3, #0
   69adc:	bl	69470 <fputs@plt+0x63e58>
   69ae0:	b	69a74 <fputs@plt+0x6445c>
   69ae4:	mov	r0, r2
   69ae8:	pop	{r4, r5, r6, r7, r8, pc}
   69aec:	ldr	r0, [pc, #56]	; 69b2c <fputs@plt+0x64514>
   69af0:	movw	r2, #2567	; 0xa07
   69af4:	ldr	r1, [pc, #52]	; 69b30 <fputs@plt+0x64518>
   69af8:	ldr	r3, [pc, #52]	; 69b34 <fputs@plt+0x6451c>
   69afc:	add	r0, pc, r0
   69b00:	add	r1, pc, r1
   69b04:	add	r3, pc, r3
   69b08:	bl	76bb0 <fputs@plt+0x71598>
   69b0c:	ldr	r0, [pc, #36]	; 69b38 <fputs@plt+0x64520>
   69b10:	movw	r2, #2566	; 0xa06
   69b14:	ldr	r1, [pc, #32]	; 69b3c <fputs@plt+0x64524>
   69b18:	ldr	r3, [pc, #32]	; 69b40 <fputs@plt+0x64528>
   69b1c:	add	r0, pc, r0
   69b20:	add	r1, pc, r1
   69b24:	add	r3, pc, r3
   69b28:	bl	76bb0 <fputs@plt+0x71598>
   69b2c:	andeq	sl, r2, ip, ror #4
   69b30:	muleq	r2, r4, ip
   69b34:	andeq	fp, r2, r4, lsl #10
   69b38:	andeq	r4, r2, r4, lsr pc
   69b3c:	andeq	r9, r2, r4, ror ip
   69b40:	andeq	fp, r2, r4, ror #9
   69b44:	push	{r3, r4, r5, r6, r7, lr}
   69b48:	mov	r6, r0
   69b4c:	ldr	r5, [pc, #236]	; 69c40 <fputs@plt+0x64628>
   69b50:	mov	r4, r1
   69b54:	add	r5, pc, r5
   69b58:	ldr	r3, [r5]
   69b5c:	cmp	r3, #0
   69b60:	beq	69bb0 <fputs@plt+0x64598>
   69b64:	mov	r0, #384	; 0x180
   69b68:	mov	r1, r6
   69b6c:	mov	r2, r4
   69b70:	mov	r3, #1
   69b74:	bl	5504 <syscall@plt>
   69b78:	cmp	r4, r0
   69b7c:	beq	69c18 <fputs@plt+0x64600>
   69b80:	cmp	r0, #0
   69b84:	bge	69c30 <fputs@plt+0x64618>
   69b88:	bl	55b8 <__errno_location@plt>
   69b8c:	ldr	r0, [r0]
   69b90:	cmp	r0, #38	; 0x26
   69b94:	moveq	r3, #0
   69b98:	streq	r3, [r5]
   69b9c:	beq	69bb0 <fputs@plt+0x64598>
   69ba0:	cmp	r0, #11
   69ba4:	bne	69c10 <fputs@plt+0x645f8>
   69ba8:	mov	r3, #1
   69bac:	str	r3, [r5]
   69bb0:	ldr	r0, [pc, #140]	; 69c44 <fputs@plt+0x6462c>
   69bb4:	mov	r1, #256	; 0x100
   69bb8:	movt	r1, #8
   69bbc:	add	r0, pc, r0
   69bc0:	bl	50d8 <open64@plt>
   69bc4:	subs	r7, r0, #0
   69bc8:	blt	69c00 <fputs@plt+0x645e8>
   69bcc:	mov	r1, r6
   69bd0:	mov	r2, r4
   69bd4:	mov	r3, #1
   69bd8:	bl	69a34 <fputs@plt+0x6441c>
   69bdc:	mov	r5, r0
   69be0:	mov	r0, r7
   69be4:	bl	65fb8 <fputs@plt+0x609a0>
   69be8:	cmp	r5, #0
   69bec:	blt	69c28 <fputs@plt+0x64610>
   69bf0:	cmp	r5, r4
   69bf4:	bne	69c30 <fputs@plt+0x64618>
   69bf8:	mov	r0, #0
   69bfc:	pop	{r3, r4, r5, r6, r7, pc}
   69c00:	bl	55b8 <__errno_location@plt>
   69c04:	ldr	r0, [r0]
   69c08:	cmp	r0, #2
   69c0c:	beq	69c38 <fputs@plt+0x64620>
   69c10:	rsb	r0, r0, #0
   69c14:	pop	{r3, r4, r5, r6, r7, pc}
   69c18:	mov	r3, #1
   69c1c:	mov	r0, #0
   69c20:	str	r3, [r5]
   69c24:	pop	{r3, r4, r5, r6, r7, pc}
   69c28:	mov	r0, r5
   69c2c:	pop	{r3, r4, r5, r6, r7, pc}
   69c30:	mvn	r0, #4
   69c34:	pop	{r3, r4, r5, r6, r7, pc}
   69c38:	mvn	r0, #37	; 0x25
   69c3c:	pop	{r3, r4, r5, r6, r7, pc}
   69c40:	andeq	r7, r4, r8, lsr #12
   69c44:			; <UNDEFINED> instruction: 0x0002a1b0
   69c48:	push	{r3, r4, r5, lr}
   69c4c:	mov	r4, r0
   69c50:	mov	r5, r1
   69c54:	bl	69b44 <fputs@plt+0x6452c>
   69c58:	cmp	r0, #0
   69c5c:	popge	{r3, r4, r5, pc}
   69c60:	add	r5, r4, r5
   69c64:	bl	68338 <fputs@plt+0x62d20>
   69c68:	cmp	r4, r5
   69c6c:	popcs	{r3, r4, r5, pc}
   69c70:	bl	53e4 <rand@plt>
   69c74:	strb	r0, [r4], #1
   69c78:	cmp	r4, r5
   69c7c:	bne	69c70 <fputs@plt+0x64658>
   69c80:	pop	{r3, r4, r5, pc}
   69c84:	push	{r4, r5, r6, r7, r8, lr}
   69c88:	subs	r6, r0, #0
   69c8c:	mov	r5, r1
   69c90:	mov	r4, r2
   69c94:	mov	r8, r3
   69c98:	blt	69d64 <fputs@plt+0x6474c>
   69c9c:	cmp	r1, #0
   69ca0:	beq	69d44 <fputs@plt+0x6472c>
   69ca4:	bl	55b8 <__errno_location@plt>
   69ca8:	cmp	r4, #0
   69cac:	mov	r3, #0
   69cb0:	mov	r7, r0
   69cb4:	str	r3, [r0]
   69cb8:	bne	69cd4 <fputs@plt+0x646bc>
   69cbc:	b	69d2c <fputs@plt+0x64714>
   69cc0:	beq	69d34 <fputs@plt+0x6471c>
   69cc4:	add	r5, r5, r0
   69cc8:	rsb	r4, r0, r4
   69ccc:	cmp	r4, #0
   69cd0:	beq	69d2c <fputs@plt+0x64714>
   69cd4:	mov	r0, r6
   69cd8:	mov	r1, r5
   69cdc:	mov	r2, r4
   69ce0:	bl	4e80 <write@plt>
   69ce4:	cmp	r0, #0
   69ce8:	bge	69cc0 <fputs@plt+0x646a8>
   69cec:	ldr	r2, [r7]
   69cf0:	cmp	r2, #4
   69cf4:	beq	69ccc <fputs@plt+0x646b4>
   69cf8:	cmp	r2, #11
   69cfc:	bne	69d3c <fputs@plt+0x64724>
   69d00:	cmp	r8, #0
   69d04:	bne	69d10 <fputs@plt+0x646f8>
   69d08:	mvn	r0, #10
   69d0c:	pop	{r4, r5, r6, r7, r8, pc}
   69d10:	mov	r0, r6
   69d14:	mov	r1, #4
   69d18:	mvn	r2, #0
   69d1c:	mvn	r3, #0
   69d20:	bl	69470 <fputs@plt+0x63e58>
   69d24:	cmp	r4, #0
   69d28:	bne	69cd4 <fputs@plt+0x646bc>
   69d2c:	mov	r0, #0
   69d30:	pop	{r4, r5, r6, r7, r8, pc}
   69d34:	mvn	r0, #4
   69d38:	pop	{r4, r5, r6, r7, r8, pc}
   69d3c:	rsb	r0, r2, #0
   69d40:	pop	{r4, r5, r6, r7, r8, pc}
   69d44:	ldr	r0, [pc, #56]	; 69d84 <fputs@plt+0x6476c>
   69d48:	movw	r2, #2605	; 0xa2d
   69d4c:	ldr	r1, [pc, #52]	; 69d88 <fputs@plt+0x64770>
   69d50:	ldr	r3, [pc, #52]	; 69d8c <fputs@plt+0x64774>
   69d54:	add	r0, pc, r0
   69d58:	add	r1, pc, r1
   69d5c:	add	r3, pc, r3
   69d60:	bl	76bb0 <fputs@plt+0x71598>
   69d64:	ldr	r0, [pc, #36]	; 69d90 <fputs@plt+0x64778>
   69d68:	movw	r2, #2604	; 0xa2c
   69d6c:	ldr	r1, [pc, #32]	; 69d94 <fputs@plt+0x6477c>
   69d70:	ldr	r3, [pc, #32]	; 69d98 <fputs@plt+0x64780>
   69d74:	add	r0, pc, r0
   69d78:	add	r1, pc, r1
   69d7c:	add	r3, pc, r3
   69d80:	bl	76bb0 <fputs@plt+0x71598>
   69d84:	andeq	sl, r2, r4, lsl r0
   69d88:	andeq	r9, r2, ip, lsr sl
   69d8c:	muleq	r2, r0, r9
   69d90:	ldrdeq	r4, [r2], -ip
   69d94:	andeq	r9, r2, ip, lsl sl
   69d98:	andeq	r9, r2, r0, ror r9
   69d9c:	ldr	ip, [pc, #460]	; 69f70 <fputs@plt+0x64958>
   69da0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   69da4:	subs	r6, r0, #0
   69da8:	ldr	r0, [pc, #452]	; 69f74 <fputs@plt+0x6495c>
   69dac:	add	ip, pc, ip
   69db0:	mov	sl, r3
   69db4:	sub	sp, sp, #8
   69db8:	mov	r8, r1
   69dbc:	mov	r9, r2
   69dc0:	ldr	r5, [ip, r0]
   69dc4:	ldr	r7, [sp, #40]	; 0x28
   69dc8:	ldr	r3, [r5]
   69dcc:	str	r3, [sp, #4]
   69dd0:	beq	69f50 <fputs@plt+0x64938>
   69dd4:	ldr	r4, [r6]
   69dd8:	cmp	r4, #0
   69ddc:	beq	69f30 <fputs@plt+0x64918>
   69de0:	ldr	r1, [pc, #400]	; 69f78 <fputs@plt+0x64960>
   69de4:	mov	r0, r4
   69de8:	add	r1, pc, r1
   69dec:	bl	557c <strcmp@plt>
   69df0:	cmp	r0, #0
   69df4:	bne	69e5c <fputs@plt+0x64844>
   69df8:	cmp	r8, #0
   69dfc:	ldr	r3, [pc, #376]	; 69f7c <fputs@plt+0x64964>
   69e00:	add	r3, pc, r3
   69e04:	str	r3, [r6]
   69e08:	movne	r3, #0
   69e0c:	strne	r3, [r8]
   69e10:	cmp	r9, #0
   69e14:	movne	r3, #0
   69e18:	strne	r3, [r9]
   69e1c:	cmp	sl, #0
   69e20:	ldrne	r3, [pc, #344]	; 69f80 <fputs@plt+0x64968>
   69e24:	addne	r3, pc, r3
   69e28:	strne	r3, [sl]
   69e2c:	cmp	r7, #0
   69e30:	beq	69ef0 <fputs@plt+0x648d8>
   69e34:	ldr	r3, [pc, #328]	; 69f84 <fputs@plt+0x6496c>
   69e38:	mov	r0, #0
   69e3c:	add	r3, pc, r3
   69e40:	str	r3, [r7]
   69e44:	ldr	r2, [sp, #4]
   69e48:	ldr	r3, [r5]
   69e4c:	cmp	r2, r3
   69e50:	bne	69f2c <fputs@plt+0x64914>
   69e54:	add	sp, sp, #8
   69e58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   69e5c:	ldrb	r3, [r4]
   69e60:	cmp	r3, #48	; 0x30
   69e64:	beq	69ee0 <fputs@plt+0x648c8>
   69e68:	mov	r0, r4
   69e6c:	mov	r1, sp
   69e70:	bl	66450 <fputs@plt+0x60e38>
   69e74:	cmp	r0, #0
   69e78:	blt	69ef8 <fputs@plt+0x648e0>
   69e7c:	bl	55b8 <__errno_location@plt>
   69e80:	mov	r3, #0
   69e84:	mov	r4, r0
   69e88:	ldr	r0, [sp]
   69e8c:	str	r3, [r4]
   69e90:	bl	5048 <getpwuid@plt>
   69e94:	cmp	r0, #0
   69e98:	beq	69f18 <fputs@plt+0x64900>
   69e9c:	ldr	r2, [r0]
   69ea0:	str	r2, [r6]
   69ea4:	cmp	r8, #0
   69ea8:	ldrne	r2, [r0, #8]
   69eac:	strne	r2, [r8]
   69eb0:	cmp	r9, #0
   69eb4:	ldrne	r2, [r0, #12]
   69eb8:	strne	r2, [r9]
   69ebc:	cmp	sl, #0
   69ec0:	ldrne	r2, [r0, #20]
   69ec4:	strne	r2, [sl]
   69ec8:	cmp	r7, #0
   69ecc:	beq	69ef0 <fputs@plt+0x648d8>
   69ed0:	ldr	r3, [r0, #24]
   69ed4:	mov	r0, #0
   69ed8:	str	r3, [r7]
   69edc:	b	69e44 <fputs@plt+0x6482c>
   69ee0:	ldrb	r3, [r4, #1]
   69ee4:	cmp	r3, #0
   69ee8:	beq	69df8 <fputs@plt+0x647e0>
   69eec:	b	69e68 <fputs@plt+0x64850>
   69ef0:	mov	r0, #0
   69ef4:	b	69e44 <fputs@plt+0x6482c>
   69ef8:	bl	55b8 <__errno_location@plt>
   69efc:	mov	r3, #0
   69f00:	mov	r4, r0
   69f04:	str	r3, [r0]
   69f08:	ldr	r0, [r6]
   69f0c:	bl	55f4 <getpwnam@plt>
   69f10:	cmp	r0, #0
   69f14:	bne	69ea4 <fputs@plt+0x6488c>
   69f18:	ldr	r0, [r4]
   69f1c:	cmp	r0, #0
   69f20:	rsbgt	r0, r0, #0
   69f24:	mvnle	r0, #2
   69f28:	b	69e44 <fputs@plt+0x6482c>
   69f2c:	bl	524c <__stack_chk_fail@plt>
   69f30:	ldr	r0, [pc, #80]	; 69f88 <fputs@plt+0x64970>
   69f34:	movw	r2, #4970	; 0x136a
   69f38:	ldr	r1, [pc, #76]	; 69f8c <fputs@plt+0x64974>
   69f3c:	ldr	r3, [pc, #76]	; 69f90 <fputs@plt+0x64978>
   69f40:	add	r0, pc, r0
   69f44:	add	r1, pc, r1
   69f48:	add	r3, pc, r3
   69f4c:	bl	76bb0 <fputs@plt+0x71598>
   69f50:	ldr	r0, [pc, #60]	; 69f94 <fputs@plt+0x6497c>
   69f54:	movw	r2, #4969	; 0x1369
   69f58:	ldr	r1, [pc, #56]	; 69f98 <fputs@plt+0x64980>
   69f5c:	ldr	r3, [pc, #56]	; 69f9c <fputs@plt+0x64984>
   69f60:	add	r0, pc, r0
   69f64:	add	r1, pc, r1
   69f68:	add	r3, pc, r3
   69f6c:	bl	76bb0 <fputs@plt+0x71598>
   69f70:	andeq	r6, r4, ip, asr #27
   69f74:	andeq	r0, r0, r0, asr #8
   69f78:	andeq	r9, r2, r0, asr lr
   69f7c:	andeq	r9, r2, r8, lsr lr
   69f80:	andeq	r9, r2, ip, lsr #23
   69f84:	andeq	r9, r2, ip, lsl #31
   69f88:	andeq	r9, r2, ip, ror lr
   69f8c:	andeq	r9, r2, r0, asr r8
   69f90:	andeq	sl, r2, r8, ror sp
   69f94:	andeq	r9, r2, r0, asr lr
   69f98:	andeq	r9, r2, r0, lsr r8
   69f9c:	andeq	sl, r2, r8, asr sp
   69fa0:	ldr	r2, [pc, #180]	; 6a05c <fputs@plt+0x64a44>
   69fa4:	ldr	r1, [pc, #180]	; 6a060 <fputs@plt+0x64a48>
   69fa8:	add	r2, pc, r2
   69fac:	push	{r4, r5, lr}
   69fb0:	subs	r5, r0, #0
   69fb4:	ldr	r4, [r2, r1]
   69fb8:	sub	sp, sp, #12
   69fbc:	ldr	r2, [r4]
   69fc0:	str	r2, [sp, #4]
   69fc4:	bne	69ff4 <fputs@plt+0x649dc>
   69fc8:	mov	r0, #5
   69fcc:	bl	5210 <malloc@plt>
   69fd0:	subs	r2, r0, #0
   69fd4:	beq	6a028 <fputs@plt+0x64a10>
   69fd8:	ldr	r1, [pc, #132]	; 6a064 <fputs@plt+0x64a4c>
   69fdc:	mov	r3, r2
   69fe0:	add	r1, pc, r1
   69fe4:	ldm	r1, {r0, r1}
   69fe8:	str	r0, [r2]
   69fec:	strb	r1, [r2, #4]
   69ff0:	b	6a00c <fputs@plt+0x649f4>
   69ff4:	bl	5048 <getpwuid@plt>
   69ff8:	cmp	r0, #0
   69ffc:	beq	6a030 <fputs@plt+0x64a18>
   6a000:	ldr	r0, [r0]
   6a004:	bl	54ec <__strdup@plt>
   6a008:	mov	r3, r0
   6a00c:	ldr	r2, [sp, #4]
   6a010:	mov	r0, r3
   6a014:	ldr	r3, [r4]
   6a018:	cmp	r2, r3
   6a01c:	bne	6a058 <fputs@plt+0x64a40>
   6a020:	add	sp, sp, #12
   6a024:	pop	{r4, r5, pc}
   6a028:	mov	r3, #0
   6a02c:	b	6a00c <fputs@plt+0x649f4>
   6a030:	ldr	r2, [pc, #48]	; 6a068 <fputs@plt+0x64a50>
   6a034:	mov	r3, r5
   6a038:	mov	r0, sp
   6a03c:	mov	r1, #1
   6a040:	add	r2, pc, r2
   6a044:	bl	4ebc <__asprintf_chk@plt>
   6a048:	cmp	r0, #0
   6a04c:	blt	6a028 <fputs@plt+0x64a10>
   6a050:	ldr	r3, [sp]
   6a054:	b	6a00c <fputs@plt+0x649f4>
   6a058:	bl	524c <__stack_chk_fail@plt>
   6a05c:	ldrdeq	r6, [r4], -r0
   6a060:	andeq	r0, r0, r0, asr #8
   6a064:	andeq	r9, r2, r8, asr ip
   6a068:	ldrdeq	sl, [r2], -r0
   6a06c:	ldr	r3, [pc, #312]	; 6a1ac <fputs@plt+0x64b94>
   6a070:	cmp	r0, #0
   6a074:	ldr	r2, [pc, #308]	; 6a1b0 <fputs@plt+0x64b98>
   6a078:	add	r3, pc, r3
   6a07c:	push	{r4, r5, lr}
   6a080:	sub	sp, sp, #124	; 0x7c
   6a084:	ldr	r5, [r3, r2]
   6a088:	mov	r4, r1
   6a08c:	ldr	r3, [r5]
   6a090:	str	r3, [sp, #116]	; 0x74
   6a094:	beq	6a18c <fputs@plt+0x64b74>
   6a098:	cmp	r1, #0
   6a09c:	beq	6a16c <fputs@plt+0x64b54>
   6a0a0:	ldrb	r3, [r1, #18]
   6a0a4:	cmp	r3, #0
   6a0a8:	movne	r0, #0
   6a0ac:	beq	6a0c8 <fputs@plt+0x64ab0>
   6a0b0:	ldr	r2, [sp, #116]	; 0x74
   6a0b4:	ldr	r3, [r5]
   6a0b8:	cmp	r2, r3
   6a0bc:	bne	6a168 <fputs@plt+0x64b50>
   6a0c0:	add	sp, sp, #124	; 0x7c
   6a0c4:	pop	{r4, r5, pc}
   6a0c8:	bl	5174 <dirfd@plt>
   6a0cc:	mov	r3, #256	; 0x100
   6a0d0:	add	r2, r4, #19
   6a0d4:	str	r3, [sp]
   6a0d8:	add	r3, sp, #8
   6a0dc:	mov	r1, r0
   6a0e0:	mov	r0, #3
   6a0e4:	bl	5540 <__fxstatat64@plt>
   6a0e8:	cmp	r0, #0
   6a0ec:	blt	6a158 <fputs@plt+0x64b40>
   6a0f0:	ldr	r3, [sp, #24]
   6a0f4:	and	r3, r3, #61440	; 0xf000
   6a0f8:	cmp	r3, #32768	; 0x8000
   6a0fc:	moveq	r3, #8
   6a100:	beq	6a14c <fputs@plt+0x64b34>
   6a104:	cmp	r3, #16384	; 0x4000
   6a108:	moveq	r3, #4
   6a10c:	beq	6a14c <fputs@plt+0x64b34>
   6a110:	cmp	r3, #40960	; 0xa000
   6a114:	moveq	r3, #10
   6a118:	beq	6a14c <fputs@plt+0x64b34>
   6a11c:	cmp	r3, #4096	; 0x1000
   6a120:	moveq	r3, #1
   6a124:	beq	6a14c <fputs@plt+0x64b34>
   6a128:	cmp	r3, #49152	; 0xc000
   6a12c:	moveq	r3, #12
   6a130:	beq	6a14c <fputs@plt+0x64b34>
   6a134:	cmp	r3, #8192	; 0x2000
   6a138:	moveq	r3, #2
   6a13c:	beq	6a14c <fputs@plt+0x64b34>
   6a140:	cmp	r3, #24576	; 0x6000
   6a144:	moveq	r3, #6
   6a148:	movne	r3, #0
   6a14c:	strb	r3, [r4, #18]
   6a150:	mov	r0, #0
   6a154:	b	6a0b0 <fputs@plt+0x64a98>
   6a158:	bl	55b8 <__errno_location@plt>
   6a15c:	ldr	r0, [r0]
   6a160:	rsb	r0, r0, #0
   6a164:	b	6a0b0 <fputs@plt+0x64a98>
   6a168:	bl	524c <__stack_chk_fail@plt>
   6a16c:	ldr	r0, [pc, #64]	; 6a1b4 <fputs@plt+0x64b9c>
   6a170:	movw	r2, #5246	; 0x147e
   6a174:	ldr	r1, [pc, #60]	; 6a1b8 <fputs@plt+0x64ba0>
   6a178:	ldr	r3, [pc, #60]	; 6a1bc <fputs@plt+0x64ba4>
   6a17c:	add	r0, pc, r0
   6a180:	add	r1, pc, r1
   6a184:	add	r3, pc, r3
   6a188:	bl	76bb0 <fputs@plt+0x71598>
   6a18c:	ldr	r0, [pc, #44]	; 6a1c0 <fputs@plt+0x64ba8>
   6a190:	movw	r2, #5245	; 0x147d
   6a194:	ldr	r1, [pc, #40]	; 6a1c4 <fputs@plt+0x64bac>
   6a198:	ldr	r3, [pc, #40]	; 6a1c8 <fputs@plt+0x64bb0>
   6a19c:	add	r0, pc, r0
   6a1a0:	add	r1, pc, r1
   6a1a4:	add	r3, pc, r3
   6a1a8:	bl	76bb0 <fputs@plt+0x71598>
   6a1ac:	andeq	r6, r4, r0, lsl #22
   6a1b0:	andeq	r0, r0, r0, asr #8
   6a1b4:	andeq	r4, r2, r8, lsl r0
   6a1b8:	andeq	r9, r2, r4, lsl r6
   6a1bc:			; <UNDEFINED> instruction: 0x0002abbc
   6a1c0:	strdeq	r6, [r2], -r0
   6a1c4:	strdeq	r9, [r2], -r4
   6a1c8:	muleq	r2, ip, fp
   6a1cc:	push	{r0, r1, r2, r3}
   6a1d0:	ldr	r3, [pc, #272]	; 6a2e8 <fputs@plt+0x64cd0>
   6a1d4:	ldr	r2, [pc, #272]	; 6a2ec <fputs@plt+0x64cd4>
   6a1d8:	add	r3, pc, r3
   6a1dc:	push	{r4, r5, r6, r7, r8, lr}
   6a1e0:	sub	sp, sp, #8
   6a1e4:	ldr	r6, [r3, r2]
   6a1e8:	add	r7, sp, #36	; 0x24
   6a1ec:	ldr	r5, [sp, #32]
   6a1f0:	str	r7, [sp]
   6a1f4:	ldr	r3, [r6]
   6a1f8:	cmp	r5, #0
   6a1fc:	str	r3, [sp, #4]
   6a200:	beq	6a2c8 <fputs@plt+0x64cb0>
   6a204:	mov	r0, r5
   6a208:	add	r8, sp, #40	; 0x28
   6a20c:	bl	4fc4 <strlen@plt>
   6a210:	str	r8, [sp]
   6a214:	mov	r4, r0
   6a218:	ldr	r0, [sp, #36]	; 0x24
   6a21c:	cmp	r0, #0
   6a220:	bne	6a244 <fputs@plt+0x64c2c>
   6a224:	b	6a278 <fputs@plt+0x64c60>
   6a228:	ldr	r3, [sp]
   6a22c:	add	r4, r4, r0
   6a230:	add	r2, r3, #4
   6a234:	str	r2, [sp]
   6a238:	ldr	r0, [r3]
   6a23c:	cmp	r0, #0
   6a240:	beq	6a278 <fputs@plt+0x64c60>
   6a244:	bl	4fc4 <strlen@plt>
   6a248:	mvn	r3, r4
   6a24c:	cmp	r0, r3
   6a250:	bls	6a228 <fputs@plt+0x64c10>
   6a254:	mov	r0, #0
   6a258:	ldr	r2, [sp, #4]
   6a25c:	ldr	r3, [r6]
   6a260:	cmp	r2, r3
   6a264:	bne	6a2e4 <fputs@plt+0x64ccc>
   6a268:	add	sp, sp, #8
   6a26c:	pop	{r4, r5, r6, r7, r8, lr}
   6a270:	add	sp, sp, #16
   6a274:	bx	lr
   6a278:	adds	r0, r4, #1
   6a27c:	bl	5210 <malloc@plt>
   6a280:	subs	r4, r0, #0
   6a284:	beq	6a254 <fputs@plt+0x64c3c>
   6a288:	mov	r1, r5
   6a28c:	mov	r0, r4
   6a290:	bl	4d3c <stpcpy@plt>
   6a294:	ldr	r1, [sp, #36]	; 0x24
   6a298:	str	r8, [sp]
   6a29c:	cmp	r1, #0
   6a2a0:	addne	r7, r7, #8
   6a2a4:	beq	6a2c0 <fputs@plt+0x64ca8>
   6a2a8:	bl	4d3c <stpcpy@plt>
   6a2ac:	str	r7, [sp]
   6a2b0:	add	r7, r7, #4
   6a2b4:	ldr	r1, [r7, #-8]
   6a2b8:	cmp	r1, #0
   6a2bc:	bne	6a2a8 <fputs@plt+0x64c90>
   6a2c0:	mov	r0, r4
   6a2c4:	b	6a258 <fputs@plt+0x64c40>
   6a2c8:	mov	r0, #1
   6a2cc:	bl	5210 <malloc@plt>
   6a2d0:	subs	r3, r0, #0
   6a2d4:	strbne	r5, [r3]
   6a2d8:	movne	r0, r3
   6a2dc:	bne	6a258 <fputs@plt+0x64c40>
   6a2e0:	b	6a254 <fputs@plt+0x64c3c>
   6a2e4:	bl	524c <__stack_chk_fail@plt>
   6a2e8:	andeq	r6, r4, r0, lsr #19
   6a2ec:	andeq	r0, r0, r0, asr #8
   6a2f0:	cmp	r0, #6
   6a2f4:	bhi	6a308 <fputs@plt+0x64cf0>
   6a2f8:	ldr	r3, [pc, #16]	; 6a310 <fputs@plt+0x64cf8>
   6a2fc:	add	r3, pc, r3
   6a300:	ldr	r0, [r3, r0, lsl #2]
   6a304:	bx	lr
   6a308:	mov	r0, #0
   6a30c:	bx	lr
   6a310:	andeq	r5, r4, ip, lsl #13
   6a314:	ldr	r3, [pc, #200]	; 6a3e4 <fputs@plt+0x64dcc>
   6a318:	ldr	r2, [pc, #200]	; 6a3e8 <fputs@plt+0x64dd0>
   6a31c:	add	r3, pc, r3
   6a320:	push	{r4, r5, r6, r7, lr}
   6a324:	subs	r6, r0, #0
   6a328:	ldr	r7, [r3, r2]
   6a32c:	sub	sp, sp, #12
   6a330:	ldr	r5, [pc, #180]	; 6a3ec <fputs@plt+0x64dd4>
   6a334:	mov	r4, #0
   6a338:	str	r4, [sp]
   6a33c:	ldr	r3, [r7]
   6a340:	add	r5, pc, r5
   6a344:	sub	r5, r5, #4
   6a348:	str	r3, [sp, #4]
   6a34c:	beq	6a3c0 <fputs@plt+0x64da8>
   6a350:	ldr	r0, [r5, #4]!
   6a354:	cmp	r0, #0
   6a358:	beq	6a36c <fputs@plt+0x64d54>
   6a35c:	mov	r1, r6
   6a360:	bl	557c <strcmp@plt>
   6a364:	cmp	r0, #0
   6a368:	beq	6a3b0 <fputs@plt+0x64d98>
   6a36c:	add	r4, r4, #1
   6a370:	cmp	r4, #8
   6a374:	bne	6a350 <fputs@plt+0x64d38>
   6a378:	mov	r0, r6
   6a37c:	mov	r1, sp
   6a380:	bl	66254 <fputs@plt+0x60c3c>
   6a384:	cmp	r0, #0
   6a388:	blt	6a3b8 <fputs@plt+0x64da0>
   6a38c:	ldr	r0, [sp]
   6a390:	cmp	r0, #7
   6a394:	mvnhi	r0, #0
   6a398:	ldr	r2, [sp, #4]
   6a39c:	ldr	r3, [r7]
   6a3a0:	cmp	r2, r3
   6a3a4:	bne	6a3e0 <fputs@plt+0x64dc8>
   6a3a8:	add	sp, sp, #12
   6a3ac:	pop	{r4, r5, r6, r7, pc}
   6a3b0:	mov	r0, r4
   6a3b4:	b	6a398 <fputs@plt+0x64d80>
   6a3b8:	mvn	r0, #0
   6a3bc:	b	6a398 <fputs@plt+0x64d80>
   6a3c0:	ldr	r0, [pc, #40]	; 6a3f0 <fputs@plt+0x64dd8>
   6a3c4:	movw	r2, #5501	; 0x157d
   6a3c8:	ldr	r1, [pc, #36]	; 6a3f4 <fputs@plt+0x64ddc>
   6a3cc:	ldr	r3, [pc, #36]	; 6a3f8 <fputs@plt+0x64de0>
   6a3d0:	add	r0, pc, r0
   6a3d4:	add	r1, pc, r1
   6a3d8:	add	r3, pc, r3
   6a3dc:	bl	76bb0 <fputs@plt+0x71598>
   6a3e0:	bl	524c <__stack_chk_fail@plt>
   6a3e4:	andeq	r6, r4, ip, asr r8
   6a3e8:	andeq	r0, r0, r0, asr #8
   6a3ec:	andeq	r5, r4, r4, ror #12
   6a3f0:	andeq	sp, r1, ip, lsr r4
   6a3f4:	andeq	r9, r2, r0, asr #7
   6a3f8:	andeq	sl, r2, r0, lsr #20
   6a3fc:	cmp	r0, #31
   6a400:	push	{r4, r5, lr}
   6a404:	mov	r4, r0
   6a408:	sub	sp, sp, #12
   6a40c:	bls	6a460 <fputs@plt+0x64e48>
   6a410:	bl	4bb0 <__libc_current_sigrtmin@plt>
   6a414:	cmp	r4, r0
   6a418:	bge	6a47c <fputs@plt+0x64e64>
   6a41c:	ldr	r0, [pc, #152]	; 6a4bc <fputs@plt+0x64ea4>
   6a420:	add	r0, pc, r0
   6a424:	bl	521c <__tls_get_addr@plt>
   6a428:	ldr	lr, [pc, #144]	; 6a4c0 <fputs@plt+0x64ea8>
   6a42c:	ldr	ip, [pc, #144]	; 6a4c4 <fputs@plt+0x64eac>
   6a430:	mov	r1, #19
   6a434:	add	lr, pc, lr
   6a438:	mov	r3, r1
   6a43c:	str	r4, [sp, #4]
   6a440:	add	r4, ip, r0
   6a444:	mov	r2, #1
   6a448:	str	lr, [sp]
   6a44c:	mov	r0, r4
   6a450:	bl	5150 <__snprintf_chk@plt>
   6a454:	mov	r0, r4
   6a458:	add	sp, sp, #12
   6a45c:	pop	{r4, r5, pc}
   6a460:	ldr	r3, [pc, #96]	; 6a4c8 <fputs@plt+0x64eb0>
   6a464:	add	r3, pc, r3
   6a468:	ldr	r0, [r3, r0, lsl #2]
   6a46c:	cmp	r0, #0
   6a470:	beq	6a410 <fputs@plt+0x64df8>
   6a474:	add	sp, sp, #12
   6a478:	pop	{r4, r5, pc}
   6a47c:	bl	52c4 <__libc_current_sigrtmax@plt>
   6a480:	cmp	r4, r0
   6a484:	bgt	6a41c <fputs@plt+0x64e04>
   6a488:	bl	4bb0 <__libc_current_sigrtmin@plt>
   6a48c:	mov	r5, r0
   6a490:	ldr	r0, [pc, #52]	; 6a4cc <fputs@plt+0x64eb4>
   6a494:	rsb	r4, r5, r4
   6a498:	add	r0, pc, r0
   6a49c:	bl	521c <__tls_get_addr@plt>
   6a4a0:	ldr	lr, [pc, #40]	; 6a4d0 <fputs@plt+0x64eb8>
   6a4a4:	mov	r1, #19
   6a4a8:	ldr	ip, [pc, #20]	; 6a4c4 <fputs@plt+0x64eac>
   6a4ac:	add	lr, pc, lr
   6a4b0:	mov	r3, r1
   6a4b4:	str	r4, [sp, #4]
   6a4b8:	b	6a440 <fputs@plt+0x64e28>
   6a4bc:	andeq	r6, r4, r4, asr #22
   6a4c0:	andeq	r9, r1, r4, asr #32
   6a4c4:	andeq	r0, r0, ip, lsr r0
   6a4c8:	andeq	r5, r4, r0, ror #10
   6a4cc:	andeq	r6, r4, ip, asr #21
   6a4d0:	andeq	r9, r2, ip, ror #19
   6a4d4:	ldr	r3, [pc, #588]	; 6a728 <fputs@plt+0x65110>
   6a4d8:	ldr	ip, [pc, #588]	; 6a72c <fputs@plt+0x65114>
   6a4dc:	add	r3, pc, r3
   6a4e0:	push	{r4, r5, r6, r7, lr}
   6a4e4:	subs	r6, r0, #0
   6a4e8:	ldr	r4, [r3, ip]
   6a4ec:	sub	sp, sp, #156	; 0x9c
   6a4f0:	mov	r7, r2
   6a4f4:	ldr	r3, [r4]
   6a4f8:	str	r3, [sp, #148]	; 0x94
   6a4fc:	beq	6a708 <fputs@plt+0x650f0>
   6a500:	cmp	r1, #1
   6a504:	ble	6a6e8 <fputs@plt+0x650d0>
   6a508:	mov	r0, r1
   6a50c:	add	r1, sp, #20
   6a510:	bl	69084 <fputs@plt+0x63a6c>
   6a514:	subs	r5, r0, #0
   6a518:	blt	6a560 <fputs@plt+0x64f48>
   6a51c:	ldr	r3, [sp, #28]
   6a520:	cmp	r3, #1
   6a524:	beq	6a5a8 <fputs@plt+0x64f90>
   6a528:	sub	r3, r3, #2
   6a52c:	cmp	r3, #1
   6a530:	bls	6a60c <fputs@plt+0x64ff4>
   6a534:	bl	77b7c <fputs@plt+0x72564>
   6a538:	cmp	r0, #3
   6a53c:	bgt	6a6a8 <fputs@plt+0x65090>
   6a540:	mvn	r5, #70	; 0x46
   6a544:	ldr	r2, [sp, #148]	; 0x94
   6a548:	mov	r0, r5
   6a54c:	ldr	r3, [r4]
   6a550:	cmp	r2, r3
   6a554:	bne	6a6e4 <fputs@plt+0x650cc>
   6a558:	add	sp, sp, #156	; 0x9c
   6a55c:	pop	{r4, r5, r6, r7, pc}
   6a560:	bl	77b7c <fputs@plt+0x72564>
   6a564:	cmp	r0, #3
   6a568:	ble	6a544 <fputs@plt+0x64f2c>
   6a56c:	ldr	r2, [pc, #444]	; 6a730 <fputs@plt+0x65118>
   6a570:	mov	r1, r5
   6a574:	ldr	ip, [pc, #440]	; 6a734 <fputs@plt+0x6511c>
   6a578:	mov	r0, #4
   6a57c:	add	r2, pc, r2
   6a580:	str	r2, [sp, #4]
   6a584:	ldr	r2, [pc, #428]	; 6a738 <fputs@plt+0x65120>
   6a588:	add	ip, pc, ip
   6a58c:	str	r6, [sp, #8]
   6a590:	movw	r3, #4171	; 0x104b
   6a594:	str	ip, [sp]
   6a598:	add	r2, pc, r2
   6a59c:	bl	76de4 <fputs@plt+0x717cc>
   6a5a0:	mov	r5, r0
   6a5a4:	b	6a544 <fputs@plt+0x64f2c>
   6a5a8:	ldr	r5, [sp, #40]	; 0x28
   6a5ac:	cmp	r5, #0
   6a5b0:	beq	6a660 <fputs@plt+0x65048>
   6a5b4:	bl	77b7c <fputs@plt+0x72564>
   6a5b8:	cmp	r7, #0
   6a5bc:	moveq	r7, #7
   6a5c0:	movne	r7, #4
   6a5c4:	cmp	r7, r0
   6a5c8:	bgt	6a544 <fputs@plt+0x64f2c>
   6a5cc:	ldr	r2, [pc, #360]	; 6a73c <fputs@plt+0x65124>
   6a5d0:	mov	r0, r7
   6a5d4:	ldr	ip, [pc, #356]	; 6a740 <fputs@plt+0x65128>
   6a5d8:	mov	r1, #0
   6a5dc:	add	r2, pc, r2
   6a5e0:	str	r2, [sp, #4]
   6a5e4:	ldr	r2, [pc, #344]	; 6a744 <fputs@plt+0x6512c>
   6a5e8:	add	ip, pc, ip
   6a5ec:	str	r5, [sp, #12]
   6a5f0:	movw	r3, #4176	; 0x1050
   6a5f4:	str	r6, [sp, #8]
   6a5f8:	add	r2, pc, r2
   6a5fc:	str	ip, [sp]
   6a600:	bl	76de4 <fputs@plt+0x717cc>
   6a604:	ldr	r5, [sp, #40]	; 0x28
   6a608:	b	6a544 <fputs@plt+0x64f2c>
   6a60c:	bl	77b7c <fputs@plt+0x72564>
   6a610:	cmp	r0, #3
   6a614:	ble	6a540 <fputs@plt+0x64f28>
   6a618:	ldr	r0, [sp, #40]	; 0x28
   6a61c:	mvn	r5, #70	; 0x46
   6a620:	bl	6a3fc <fputs@plt+0x64de4>
   6a624:	ldr	r2, [pc, #284]	; 6a748 <fputs@plt+0x65130>
   6a628:	ldr	ip, [pc, #284]	; 6a74c <fputs@plt+0x65134>
   6a62c:	mov	r1, #0
   6a630:	add	r2, pc, r2
   6a634:	str	r2, [sp, #4]
   6a638:	ldr	r2, [pc, #272]	; 6a750 <fputs@plt+0x65138>
   6a63c:	add	ip, pc, ip
   6a640:	str	r6, [sp, #8]
   6a644:	movw	r3, #4184	; 0x1058
   6a648:	str	ip, [sp]
   6a64c:	add	r2, pc, r2
   6a650:	str	r0, [sp, #12]
   6a654:	mov	r0, #4
   6a658:	bl	76de4 <fputs@plt+0x717cc>
   6a65c:	b	6a544 <fputs@plt+0x64f2c>
   6a660:	bl	77b7c <fputs@plt+0x72564>
   6a664:	cmp	r0, #6
   6a668:	ble	6a544 <fputs@plt+0x64f2c>
   6a66c:	ldr	r2, [pc, #224]	; 6a754 <fputs@plt+0x6513c>
   6a670:	mov	r1, r5
   6a674:	ldr	ip, [pc, #220]	; 6a758 <fputs@plt+0x65140>
   6a678:	mov	r0, #7
   6a67c:	add	r2, pc, r2
   6a680:	str	r2, [sp, #4]
   6a684:	ldr	r2, [pc, #208]	; 6a75c <fputs@plt+0x65144>
   6a688:	add	ip, pc, ip
   6a68c:	str	r6, [sp, #8]
   6a690:	movw	r3, #4178	; 0x1052
   6a694:	str	ip, [sp]
   6a698:	add	r2, pc, r2
   6a69c:	bl	76de4 <fputs@plt+0x717cc>
   6a6a0:	ldr	r5, [sp, #40]	; 0x28
   6a6a4:	b	6a544 <fputs@plt+0x64f2c>
   6a6a8:	ldr	r2, [pc, #176]	; 6a760 <fputs@plt+0x65148>
   6a6ac:	mov	r1, #0
   6a6b0:	ldr	ip, [pc, #172]	; 6a764 <fputs@plt+0x6514c>
   6a6b4:	movw	r3, #4188	; 0x105c
   6a6b8:	add	r2, pc, r2
   6a6bc:	str	r2, [sp, #4]
   6a6c0:	ldr	r2, [pc, #160]	; 6a768 <fputs@plt+0x65150>
   6a6c4:	add	ip, pc, ip
   6a6c8:	str	r6, [sp, #8]
   6a6cc:	mov	r0, #4
   6a6d0:	str	ip, [sp]
   6a6d4:	add	r2, pc, r2
   6a6d8:	mvn	r5, #70	; 0x46
   6a6dc:	bl	76de4 <fputs@plt+0x717cc>
   6a6e0:	b	6a544 <fputs@plt+0x64f2c>
   6a6e4:	bl	524c <__stack_chk_fail@plt>
   6a6e8:	ldr	r0, [pc, #124]	; 6a76c <fputs@plt+0x65154>
   6a6ec:	movw	r2, #4167	; 0x1047
   6a6f0:	ldr	r1, [pc, #120]	; 6a770 <fputs@plt+0x65158>
   6a6f4:	ldr	r3, [pc, #120]	; 6a774 <fputs@plt+0x6515c>
   6a6f8:	add	r0, pc, r0
   6a6fc:	add	r1, pc, r1
   6a700:	add	r3, pc, r3
   6a704:	bl	76bb0 <fputs@plt+0x71598>
   6a708:	ldr	r0, [pc, #104]	; 6a778 <fputs@plt+0x65160>
   6a70c:	movw	r2, #4166	; 0x1046
   6a710:	ldr	r1, [pc, #100]	; 6a77c <fputs@plt+0x65164>
   6a714:	ldr	r3, [pc, #100]	; 6a780 <fputs@plt+0x65168>
   6a718:	add	r0, pc, r0
   6a71c:	add	r1, pc, r1
   6a720:	add	r3, pc, r3
   6a724:	bl	76bb0 <fputs@plt+0x71598>
   6a728:	muleq	r4, ip, r6
   6a72c:	andeq	r0, r0, r0, asr #8
   6a730:	andeq	r9, r2, r8, lsr #18
   6a734:	muleq	r2, r0, r1
   6a738:	strdeq	r9, [r2], -ip
   6a73c:	andeq	r9, r2, r4, ror #17
   6a740:	andeq	r9, r2, r0, lsr r1
   6a744:	muleq	r2, ip, r1
   6a748:	andeq	r9, r2, r0, asr #17
   6a74c:	ldrdeq	r9, [r2], -ip
   6a750:	andeq	r9, r2, r8, asr #2
   6a754:	andeq	r9, r2, r4, ror #16
   6a758:	muleq	r2, r0, r0
   6a75c:	strdeq	r9, [r2], -ip
   6a760:	andeq	r9, r2, r4, asr r8
   6a764:	andeq	r9, r2, r4, asr r0
   6a768:	andeq	r9, r2, r0, asr #1
   6a76c:	andeq	r4, r2, r4, lsr r5
   6a770:	muleq	r2, r8, r0
   6a774:	andeq	sl, r2, ip, ror #10
   6a778:	andeq	ip, r1, ip, lsl #18
   6a77c:	andeq	r9, r2, r8, ror r0
   6a780:	andeq	sl, r2, ip, asr #10
   6a784:	ldr	r3, [pc, #108]	; 6a7f8 <fputs@plt+0x651e0>
   6a788:	ldr	r2, [pc, #108]	; 6a7fc <fputs@plt+0x651e4>
   6a78c:	add	r3, pc, r3
   6a790:	ldr	r0, [pc, #104]	; 6a800 <fputs@plt+0x651e8>
   6a794:	push	{r4, r5, lr}
   6a798:	sub	sp, sp, #12
   6a79c:	ldr	r4, [r3, r2]
   6a7a0:	add	r0, pc, r0
   6a7a4:	mov	r1, sp
   6a7a8:	ldr	r3, [r4]
   6a7ac:	str	r3, [sp, #4]
   6a7b0:	bl	7dcac <fputs@plt+0x78694>
   6a7b4:	cmp	r0, #0
   6a7b8:	movlt	r5, #0
   6a7bc:	blt	6a7d8 <fputs@plt+0x651c0>
   6a7c0:	ldr	r0, [sp]
   6a7c4:	ldrb	r5, [r0]
   6a7c8:	subs	r3, r5, #49	; 0x31
   6a7cc:	rsbs	r5, r3, #0
   6a7d0:	adcs	r5, r5, r3
   6a7d4:	bl	4e5c <free@plt>
   6a7d8:	ldr	r2, [sp, #4]
   6a7dc:	mov	r0, r5
   6a7e0:	ldr	r3, [r4]
   6a7e4:	cmp	r2, r3
   6a7e8:	bne	6a7f4 <fputs@plt+0x651dc>
   6a7ec:	add	sp, sp, #12
   6a7f0:	pop	{r4, r5, pc}
   6a7f4:	bl	524c <__stack_chk_fail@plt>
   6a7f8:	andeq	r6, r4, ip, ror #7
   6a7fc:	andeq	r0, r0, r0, asr #8
   6a800:	andeq	r9, r2, r4, lsr r8
   6a804:	and	r0, r0, #3
   6a808:	cmp	r0, #3
   6a80c:	beq	6a820 <fputs@plt+0x65208>
   6a810:	ldr	r3, [pc, #16]	; 6a828 <fputs@plt+0x65210>
   6a814:	add	r3, pc, r3
   6a818:	ldr	r0, [r3, r0, lsl #2]
   6a81c:	bx	lr
   6a820:	mvn	r0, #21
   6a824:	bx	lr
   6a828:	andeq	sl, r2, r0, ror r5
   6a82c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6a830:	mov	r4, r2
   6a834:	mov	r5, r3
   6a838:	mvn	r2, #0
   6a83c:	mvn	r3, #0
   6a840:	cmp	r5, r3
   6a844:	cmpeq	r4, r2
   6a848:	sub	sp, sp, #32
   6a84c:	mov	r8, r0
   6a850:	mov	r9, r1
   6a854:	beq	6a978 <fputs@plt+0x65360>
   6a858:	cmp	r4, #0
   6a85c:	sbcs	r3, r5, #268435456	; 0x10000000
   6a860:	bge	6a968 <fputs@plt+0x65350>
   6a864:	cmp	r4, #0
   6a868:	sbcs	r3, r5, #262144	; 0x40000
   6a86c:	bge	6a980 <fputs@plt+0x65368>
   6a870:	cmp	r4, #0
   6a874:	sbcs	r3, r5, #256	; 0x100
   6a878:	bge	6a990 <fputs@plt+0x65378>
   6a87c:	cmp	r4, #1073741824	; 0x40000000
   6a880:	sbcs	r3, r5, #0
   6a884:	bge	6a9a0 <fputs@plt+0x65388>
   6a888:	cmp	r4, #1048576	; 0x100000
   6a88c:	sbcs	r3, r5, #0
   6a890:	bge	6a8e0 <fputs@plt+0x652c8>
   6a894:	cmp	r4, #1024	; 0x400
   6a898:	sbcs	r3, r5, #0
   6a89c:	movge	sl, #5
   6a8a0:	movge	r6, #1024	; 0x400
   6a8a4:	movge	r7, #0
   6a8a8:	bge	6a8ec <fputs@plt+0x652d4>
   6a8ac:	ldr	ip, [pc, #252]	; 6a9b0 <fputs@plt+0x65398>
   6a8b0:	mov	r2, #1
   6a8b4:	strd	r4, [sp, #8]
   6a8b8:	mvn	r3, #0
   6a8bc:	add	ip, pc, ip
   6a8c0:	str	ip, [sp]
   6a8c4:	bl	5150 <__snprintf_chk@plt>
   6a8c8:	add	r9, r8, r9
   6a8cc:	mov	r0, r8
   6a8d0:	mov	r3, #0
   6a8d4:	strb	r3, [r9, #-1]
   6a8d8:	add	sp, sp, #32
   6a8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6a8e0:	mov	r6, #1048576	; 0x100000
   6a8e4:	mov	r7, #0
   6a8e8:	mov	sl, #4
   6a8ec:	ldr	ip, [pc, #192]	; 6a9b4 <fputs@plt+0x6539c>
   6a8f0:	mov	r2, r6
   6a8f4:	mov	r3, r7
   6a8f8:	mov	r0, r4
   6a8fc:	mov	r1, r5
   6a900:	add	ip, pc, ip
   6a904:	str	ip, [sp]
   6a908:	bl	7fb00 <fputs@plt+0x7a4e8>
   6a90c:	mov	ip, #10
   6a910:	mov	r2, r6
   6a914:	mov	r3, r7
   6a918:	umull	r6, r7, r4, ip
   6a91c:	mla	r7, ip, r5, r7
   6a920:	strd	r0, [sp, #8]
   6a924:	mov	r0, r6
   6a928:	mov	r1, r7
   6a92c:	bl	7fb48 <fputs@plt+0x7a530>
   6a930:	mov	r2, #10
   6a934:	mov	r3, #0
   6a938:	bl	7fb48 <fputs@plt+0x7a530>
   6a93c:	ldr	ip, [pc, #116]	; 6a9b8 <fputs@plt+0x653a0>
   6a940:	mov	r0, r8
   6a944:	mov	r1, r9
   6a948:	add	ip, pc, ip
   6a94c:	ldr	ip, [ip, sl, lsl #4]
   6a950:	str	ip, [sp, #24]
   6a954:	strd	r2, [sp, #16]
   6a958:	mov	r2, #1
   6a95c:	mvn	r3, #0
   6a960:	bl	5150 <__snprintf_chk@plt>
   6a964:	b	6a8c8 <fputs@plt+0x652b0>
   6a968:	mov	sl, #0
   6a96c:	mov	r6, #0
   6a970:	mov	r7, #268435456	; 0x10000000
   6a974:	b	6a8ec <fputs@plt+0x652d4>
   6a978:	mov	r0, #0
   6a97c:	b	6a8d8 <fputs@plt+0x652c0>
   6a980:	mov	sl, #1
   6a984:	mov	r6, #0
   6a988:	mov	r7, #262144	; 0x40000
   6a98c:	b	6a8ec <fputs@plt+0x652d4>
   6a990:	mov	sl, #2
   6a994:	mov	r6, #0
   6a998:	mov	r7, #256	; 0x100
   6a99c:	b	6a8ec <fputs@plt+0x652d4>
   6a9a0:	mov	sl, #3
   6a9a4:	mov	r6, #1073741824	; 0x40000000
   6a9a8:	mov	r7, #0
   6a9ac:	b	6a8ec <fputs@plt+0x652d4>
   6a9b0:	andeq	r9, r2, r0, asr #14
   6a9b4:	strdeq	r9, [r2], -r0
   6a9b8:	andeq	r4, r4, r0, lsr #29
   6a9bc:	push	{r4, r5, r6, lr}
   6a9c0:	subs	r6, r0, #0
   6a9c4:	mov	r4, r1
   6a9c8:	beq	6a9f0 <fputs@plt+0x653d8>
   6a9cc:	mov	r0, r1
   6a9d0:	bl	5210 <malloc@plt>
   6a9d4:	subs	r5, r0, #0
   6a9d8:	beq	6a9e8 <fputs@plt+0x653d0>
   6a9dc:	mov	r1, r6
   6a9e0:	mov	r2, r4
   6a9e4:	bl	5018 <memcpy@plt>
   6a9e8:	mov	r0, r5
   6a9ec:	pop	{r4, r5, r6, pc}
   6a9f0:	ldr	r0, [pc, #24]	; 6aa10 <fputs@plt+0x653f8>
   6a9f4:	movw	r2, #5690	; 0x163a
   6a9f8:	ldr	r1, [pc, #20]	; 6aa14 <fputs@plt+0x653fc>
   6a9fc:	ldr	r3, [pc, #20]	; 6aa18 <fputs@plt+0x65400>
   6aa00:	add	r0, pc, r0
   6aa04:	add	r1, pc, r1
   6aa08:	add	r3, pc, r3
   6aa0c:	bl	76bb0 <fputs@plt+0x71598>
   6aa10:	andeq	r8, r2, r0, ror sl
   6aa14:	muleq	r2, r0, sp
   6aa18:			; <UNDEFINED> instruction: 0x0002a4b0
   6aa1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6aa20:	subs	fp, r0, #0
   6aa24:	ldr	r8, [pc, #744]	; 6ad14 <fputs@plt+0x656fc>
   6aa28:	sub	sp, sp, #12
   6aa2c:	mov	sl, r1
   6aa30:	mov	r6, r2
   6aa34:	mov	r4, r3
   6aa38:	add	r8, pc, r8
   6aa3c:	beq	6ac94 <fputs@plt+0x6567c>
   6aa40:	cmp	r3, #100	; 0x64
   6aa44:	bhi	6acd4 <fputs@plt+0x656bc>
   6aa48:	cmp	r2, #2
   6aa4c:	bls	6acb4 <fputs@plt+0x6569c>
   6aa50:	bl	78214 <fputs@plt+0x72bfc>
   6aa54:	cmp	r0, #0
   6aa58:	str	r0, [sp, #4]
   6aa5c:	beq	6ab14 <fputs@plt+0x654fc>
   6aa60:	cmp	sl, #3
   6aa64:	movhi	r3, #0
   6aa68:	movls	r3, #1
   6aa6c:	cmp	r6, sl
   6aa70:	orrcs	r3, r3, #1
   6aa74:	cmp	r3, #0
   6aa78:	bne	6ab00 <fputs@plt+0x654e8>
   6aa7c:	add	r0, r6, #1
   6aa80:	mov	r1, #1
   6aa84:	bl	4d18 <calloc@plt>
   6aa88:	subs	r5, r0, #0
   6aa8c:	beq	6ac8c <fputs@plt+0x65674>
   6aa90:	mul	r4, r6, r4
   6aa94:	movw	r3, #34079	; 0x851f
   6aa98:	movt	r3, #20971	; 0x51eb
   6aa9c:	sub	r7, r6, #3
   6aaa0:	add	sl, sl, #3
   6aaa4:	mov	r1, fp
   6aaa8:	rsb	r6, r6, sl
   6aaac:	str	r5, [sp, #4]
   6aab0:	umull	r2, r4, r3, r4
   6aab4:	lsr	r4, r4, #5
   6aab8:	cmp	r4, r7
   6aabc:	movcs	r4, r7
   6aac0:	mov	r2, r4
   6aac4:	bl	5018 <memcpy@plt>
   6aac8:	mov	r3, r5
   6aacc:	add	r0, r4, #3
   6aad0:	add	r1, r6, r4
   6aad4:	mov	ip, #46	; 0x2e
   6aad8:	rsb	r2, r4, r7
   6aadc:	strb	ip, [r3, r4]!
   6aae0:	add	r1, fp, r1
   6aae4:	add	r0, r5, r0
   6aae8:	strb	ip, [r3, #1]
   6aaec:	strb	ip, [r3, #2]
   6aaf0:	bl	5018 <memcpy@plt>
   6aaf4:	ldr	r0, [sp, #4]
   6aaf8:	add	sp, sp, #12
   6aafc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ab00:	mov	r0, fp
   6ab04:	mov	r1, sl
   6ab08:	add	sp, sp, #12
   6ab0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ab10:	b	4dd8 <__strndup@plt>
   6ab14:	cmp	sl, #3
   6ab18:	cmphi	sl, r6
   6ab1c:	bls	6ab00 <fputs@plt+0x654e8>
   6ab20:	mul	r4, r6, r4
   6ab24:	movw	r3, #34079	; 0x851f
   6ab28:	movt	r3, #20971	; 0x51eb
   6ab2c:	sub	r7, r6, #3
   6ab30:	add	r9, fp, sl
   6ab34:	umull	r2, r3, r3, r4
   6ab38:	mov	r4, fp
   6ab3c:	lsr	r3, r3, #5
   6ab40:	cmp	r3, r7
   6ab44:	movcc	r7, r3
   6ab48:	cmp	r7, #0
   6ab4c:	beq	6ac70 <fputs@plt+0x65658>
   6ab50:	cmp	fp, r9
   6ab54:	bcs	6ac70 <fputs@plt+0x65658>
   6ab58:	ldr	r5, [sp, #4]
   6ab5c:	b	6ab68 <fputs@plt+0x65550>
   6ab60:	cmp	r4, r9
   6ab64:	bcs	6aba8 <fputs@plt+0x65590>
   6ab68:	mov	r0, r4
   6ab6c:	bl	78124 <fputs@plt+0x72b0c>
   6ab70:	cmp	r0, #0
   6ab74:	blt	6aaf4 <fputs@plt+0x654dc>
   6ab78:	bl	785fc <fputs@plt+0x72fe4>
   6ab7c:	ldr	r2, [pc, #404]	; 6ad18 <fputs@plt+0x65700>
   6ab80:	ldrb	r3, [r4]
   6ab84:	ldr	r2, [r8, r2]
   6ab88:	ldrb	r3, [r2, r3]
   6ab8c:	add	r4, r4, r3
   6ab90:	cmp	r0, #0
   6ab94:	moveq	r0, #1
   6ab98:	movne	r0, #2
   6ab9c:	add	r5, r5, r0
   6aba0:	cmp	r5, r7
   6aba4:	bcc	6ab60 <fputs@plt+0x65548>
   6aba8:	cmp	r6, r5
   6abac:	cmphi	r9, r4
   6abb0:	mov	r7, r9
   6abb4:	bls	6abf0 <fputs@plt+0x655d8>
   6abb8:	mov	r0, r7
   6abbc:	bl	785dc <fputs@plt+0x72fc4>
   6abc0:	mov	r7, r0
   6abc4:	bl	78124 <fputs@plt+0x72b0c>
   6abc8:	cmp	r0, #0
   6abcc:	blt	6aaf4 <fputs@plt+0x654dc>
   6abd0:	bl	785fc <fputs@plt+0x72fe4>
   6abd4:	cmp	r0, #0
   6abd8:	moveq	r0, #1
   6abdc:	movne	r0, #2
   6abe0:	add	r5, r5, r0
   6abe4:	cmp	r6, r5
   6abe8:	cmphi	r7, r4
   6abec:	bhi	6abb8 <fputs@plt+0x655a0>
   6abf0:	cmp	r4, r7
   6abf4:	bhi	6acf4 <fputs@plt+0x656dc>
   6abf8:	beq	6ac78 <fputs@plt+0x65660>
   6abfc:	ldr	r2, [pc, #276]	; 6ad18 <fputs@plt+0x65700>
   6ac00:	rsb	r4, fp, r4
   6ac04:	ldrb	r3, [r7]
   6ac08:	add	r0, r4, #4
   6ac0c:	ldr	r2, [r8, r2]
   6ac10:	ldrb	r3, [r2, r3]
   6ac14:	add	r7, r7, r3
   6ac18:	rsb	r9, r7, r9
   6ac1c:	add	r0, r0, r9
   6ac20:	bl	5210 <malloc@plt>
   6ac24:	subs	r5, r0, #0
   6ac28:	beq	6ac8c <fputs@plt+0x65674>
   6ac2c:	mov	r1, fp
   6ac30:	mov	r2, r4
   6ac34:	bl	5018 <memcpy@plt>
   6ac38:	mov	r3, r5
   6ac3c:	add	r0, r4, #3
   6ac40:	mvn	ip, #29
   6ac44:	mvn	lr, #127	; 0x7f
   6ac48:	strb	ip, [r3, r4]!
   6ac4c:	str	r5, [sp, #4]
   6ac50:	mvn	ip, #89	; 0x59
   6ac54:	mov	r1, r7
   6ac58:	add	r2, r9, #1
   6ac5c:	add	r0, r5, r0
   6ac60:	strb	lr, [r3, #1]
   6ac64:	strb	ip, [r3, #2]
   6ac68:	bl	5018 <memcpy@plt>
   6ac6c:	b	6aaf4 <fputs@plt+0x654dc>
   6ac70:	mov	r5, #0
   6ac74:	b	6aba8 <fputs@plt+0x65590>
   6ac78:	mov	r0, fp
   6ac7c:	add	r1, sl, #1
   6ac80:	add	sp, sp, #12
   6ac84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ac88:	b	6a9bc <fputs@plt+0x653a4>
   6ac8c:	str	r5, [sp, #4]
   6ac90:	b	6aaf4 <fputs@plt+0x654dc>
   6ac94:	ldr	r0, [pc, #128]	; 6ad1c <fputs@plt+0x65704>
   6ac98:	movw	r2, #3960	; 0xf78
   6ac9c:	ldr	r1, [pc, #124]	; 6ad20 <fputs@plt+0x65708>
   6aca0:	ldr	r3, [pc, #124]	; 6ad24 <fputs@plt+0x6570c>
   6aca4:	add	r0, pc, r0
   6aca8:	add	r1, pc, r1
   6acac:	add	r3, pc, r3
   6acb0:	bl	76bb0 <fputs@plt+0x71598>
   6acb4:	ldr	r0, [pc, #108]	; 6ad28 <fputs@plt+0x65710>
   6acb8:	movw	r2, #3962	; 0xf7a
   6acbc:	ldr	r1, [pc, #104]	; 6ad2c <fputs@plt+0x65714>
   6acc0:	ldr	r3, [pc, #104]	; 6ad30 <fputs@plt+0x65718>
   6acc4:	add	r0, pc, r0
   6acc8:	add	r1, pc, r1
   6accc:	add	r3, pc, r3
   6acd0:	bl	76bb0 <fputs@plt+0x71598>
   6acd4:	ldr	r0, [pc, #88]	; 6ad34 <fputs@plt+0x6571c>
   6acd8:	movw	r2, #3961	; 0xf79
   6acdc:	ldr	r1, [pc, #84]	; 6ad38 <fputs@plt+0x65720>
   6ace0:	ldr	r3, [pc, #84]	; 6ad3c <fputs@plt+0x65724>
   6ace4:	add	r0, pc, r0
   6ace8:	add	r1, pc, r1
   6acec:	add	r3, pc, r3
   6acf0:	bl	76bb0 <fputs@plt+0x71598>
   6acf4:	ldr	r0, [pc, #68]	; 6ad40 <fputs@plt+0x65728>
   6acf8:	movw	r2, #3998	; 0xf9e
   6acfc:	ldr	r1, [pc, #64]	; 6ad44 <fputs@plt+0x6572c>
   6ad00:	ldr	r3, [pc, #64]	; 6ad48 <fputs@plt+0x65730>
   6ad04:	add	r0, pc, r0
   6ad08:	add	r1, pc, r1
   6ad0c:	add	r3, pc, r3
   6ad10:	bl	76bb0 <fputs@plt+0x71598>
   6ad14:	andeq	r6, r4, r0, asr #2
   6ad18:	andeq	r0, r0, ip, ror #8
   6ad1c:	andeq	ip, r1, r8, ror #22
   6ad20:	andeq	r8, r2, ip, ror #21
   6ad24:	andeq	r8, r2, ip, asr #20
   6ad28:	andeq	r9, r2, r0, asr r3
   6ad2c:	andeq	r8, r2, ip, asr #21
   6ad30:	andeq	r8, r2, ip, lsr #20
   6ad34:	andeq	r9, r2, r0, lsr #6
   6ad38:	andeq	r8, r2, ip, lsr #21
   6ad3c:	andeq	r8, r2, ip, lsl #20
   6ad40:	andeq	r9, r2, r0, lsr #6
   6ad44:	andeq	r8, r2, ip, lsl #21
   6ad48:	andeq	r8, r2, ip, ror #19
   6ad4c:	push	{r4, r5, r6, lr}
   6ad50:	mov	r5, r1
   6ad54:	mov	r4, r2
   6ad58:	mov	r6, r0
   6ad5c:	bl	4fc4 <strlen@plt>
   6ad60:	mov	r2, r5
   6ad64:	mov	r3, r4
   6ad68:	mov	r1, r0
   6ad6c:	mov	r0, r6
   6ad70:	pop	{r4, r5, r6, lr}
   6ad74:	b	6aa1c <fputs@plt+0x65404>
   6ad78:	ldr	ip, [pc, #228]	; 6ae64 <fputs@plt+0x6584c>
   6ad7c:	mov	r2, #7
   6ad80:	push	{r4, r5, r6, r7, r8, lr}
   6ad84:	add	ip, pc, ip
   6ad88:	ldr	lr, [pc, #216]	; 6ae68 <fputs@plt+0x65850>
   6ad8c:	sub	sp, sp, #24
   6ad90:	add	r4, sp, #12
   6ad94:	mov	r6, r1
   6ad98:	mov	r1, #1
   6ad9c:	mov	r7, r0
   6ada0:	ldr	r5, [ip, lr]
   6ada4:	mov	ip, #4
   6ada8:	add	lr, sp, #16
   6adac:	str	ip, [sp, #16]
   6adb0:	str	lr, [sp]
   6adb4:	mov	r3, r4
   6adb8:	ldr	ip, [r5]
   6adbc:	str	ip, [sp, #20]
   6adc0:	bl	54d4 <getsockopt@plt>
   6adc4:	cmp	r0, #0
   6adc8:	blt	6add8 <fputs@plt+0x657c0>
   6adcc:	ldr	r3, [sp, #16]
   6add0:	cmp	r3, #4
   6add4:	beq	6ae1c <fputs@plt+0x65804>
   6add8:	mov	r8, #4
   6addc:	mov	r0, r7
   6ade0:	str	r8, [sp]
   6ade4:	mov	r1, #1
   6ade8:	mov	r2, #32
   6adec:	mov	r3, r4
   6adf0:	str	r6, [sp, #12]
   6adf4:	bl	5510 <setsockopt@plt>
   6adf8:	cmp	r0, #0
   6adfc:	blt	6ae30 <fputs@plt+0x65818>
   6ae00:	mov	r0, #1
   6ae04:	ldr	r2, [sp, #20]
   6ae08:	ldr	r3, [r5]
   6ae0c:	cmp	r2, r3
   6ae10:	bne	6ae60 <fputs@plt+0x65848>
   6ae14:	add	sp, sp, #24
   6ae18:	pop	{r4, r5, r6, r7, r8, pc}
   6ae1c:	ldr	r3, [sp, #12]
   6ae20:	cmp	r3, r6, lsl #1
   6ae24:	movcs	r0, #0
   6ae28:	bcc	6add8 <fputs@plt+0x657c0>
   6ae2c:	b	6ae04 <fputs@plt+0x657ec>
   6ae30:	str	r8, [sp]
   6ae34:	mov	r0, r7
   6ae38:	mov	r3, r4
   6ae3c:	mov	r1, #1
   6ae40:	mov	r2, #7
   6ae44:	bl	5510 <setsockopt@plt>
   6ae48:	cmp	r0, #0
   6ae4c:	bge	6ae00 <fputs@plt+0x657e8>
   6ae50:	bl	55b8 <__errno_location@plt>
   6ae54:	ldr	r0, [r0]
   6ae58:	rsb	r0, r0, #0
   6ae5c:	b	6ae04 <fputs@plt+0x657ec>
   6ae60:	bl	524c <__stack_chk_fail@plt>
   6ae64:	strdeq	r5, [r4], -r4
   6ae68:	andeq	r0, r0, r0, asr #8
   6ae6c:	ldr	ip, [pc, #228]	; 6af58 <fputs@plt+0x65940>
   6ae70:	mov	r2, #8
   6ae74:	push	{r4, r5, r6, r7, r8, lr}
   6ae78:	add	ip, pc, ip
   6ae7c:	ldr	lr, [pc, #216]	; 6af5c <fputs@plt+0x65944>
   6ae80:	sub	sp, sp, #24
   6ae84:	add	r4, sp, #12
   6ae88:	mov	r6, r1
   6ae8c:	mov	r1, #1
   6ae90:	mov	r7, r0
   6ae94:	ldr	r5, [ip, lr]
   6ae98:	mov	ip, #4
   6ae9c:	add	lr, sp, #16
   6aea0:	str	ip, [sp, #16]
   6aea4:	str	lr, [sp]
   6aea8:	mov	r3, r4
   6aeac:	ldr	ip, [r5]
   6aeb0:	str	ip, [sp, #20]
   6aeb4:	bl	54d4 <getsockopt@plt>
   6aeb8:	cmp	r0, #0
   6aebc:	blt	6aecc <fputs@plt+0x658b4>
   6aec0:	ldr	r3, [sp, #16]
   6aec4:	cmp	r3, #4
   6aec8:	beq	6af10 <fputs@plt+0x658f8>
   6aecc:	mov	r8, #4
   6aed0:	mov	r0, r7
   6aed4:	str	r8, [sp]
   6aed8:	mov	r1, #1
   6aedc:	mov	r2, #33	; 0x21
   6aee0:	mov	r3, r4
   6aee4:	str	r6, [sp, #12]
   6aee8:	bl	5510 <setsockopt@plt>
   6aeec:	cmp	r0, #0
   6aef0:	blt	6af24 <fputs@plt+0x6590c>
   6aef4:	mov	r0, #1
   6aef8:	ldr	r2, [sp, #20]
   6aefc:	ldr	r3, [r5]
   6af00:	cmp	r2, r3
   6af04:	bne	6af54 <fputs@plt+0x6593c>
   6af08:	add	sp, sp, #24
   6af0c:	pop	{r4, r5, r6, r7, r8, pc}
   6af10:	ldr	r3, [sp, #12]
   6af14:	cmp	r3, r6, lsl #1
   6af18:	movcs	r0, #0
   6af1c:	bcc	6aecc <fputs@plt+0x658b4>
   6af20:	b	6aef8 <fputs@plt+0x658e0>
   6af24:	str	r8, [sp]
   6af28:	mov	r0, r7
   6af2c:	mov	r3, r4
   6af30:	mov	r1, #1
   6af34:	mov	r2, #8
   6af38:	bl	5510 <setsockopt@plt>
   6af3c:	cmp	r0, #0
   6af40:	bge	6aef4 <fputs@plt+0x658dc>
   6af44:	bl	55b8 <__errno_location@plt>
   6af48:	ldr	r0, [r0]
   6af4c:	rsb	r0, r0, #0
   6af50:	b	6aef8 <fputs@plt+0x658e0>
   6af54:	bl	524c <__stack_chk_fail@plt>
   6af58:	andeq	r5, r4, r0, lsl #26
   6af5c:	andeq	r0, r0, r0, asr #8
   6af60:	push	{r3}		; (str r3, [sp, #-4]!)
   6af64:	ldr	r3, [pc, #832]	; 6b2ac <fputs@plt+0x65c94>
   6af68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6af6c:	subs	r9, r0, #0
   6af70:	add	fp, sp, #32
   6af74:	ldr	r0, [pc, #820]	; 6b2b0 <fputs@plt+0x65c98>
   6af78:	sub	sp, sp, #280	; 0x118
   6af7c:	add	r3, pc, r3
   6af80:	mov	r8, r1
   6af84:	mov	r7, r2
   6af88:	ldr	r6, [fp, #4]
   6af8c:	ldr	r0, [r3, r0]
   6af90:	ldr	r3, [r0]
   6af94:	str	r0, [fp, #-300]	; 0xfffffed4
   6af98:	str	r3, [fp, #-36]	; 0xffffffdc
   6af9c:	beq	6b204 <fputs@plt+0x65bec>
   6afa0:	cmp	r6, #0
   6afa4:	beq	6b1e4 <fputs@plt+0x65bcc>
   6afa8:	bl	5384 <getpid@plt>
   6afac:	sub	r4, fp, #292	; 0x124
   6afb0:	mov	sl, r0
   6afb4:	mov	r0, r4
   6afb8:	bl	533c <sigfillset@plt>
   6afbc:	cmp	r0, #0
   6afc0:	blt	6b244 <fputs@plt+0x65c2c>
   6afc4:	sub	r5, fp, #164	; 0xa4
   6afc8:	mov	r1, r4
   6afcc:	mov	r0, #2
   6afd0:	mov	r2, r5
   6afd4:	bl	5234 <sigprocmask@plt>
   6afd8:	cmp	r0, #0
   6afdc:	blt	6b224 <fputs@plt+0x65c0c>
   6afe0:	bl	53cc <fork@plt>
   6afe4:	subs	r4, r0, #0
   6afe8:	blt	6b13c <fputs@plt+0x65b24>
   6afec:	bne	6b0f8 <fputs@plt+0x65ae0>
   6aff0:	mov	r0, #1
   6aff4:	mov	r1, #15
   6aff8:	bl	5390 <prctl@plt>
   6affc:	cmp	r0, #0
   6b000:	blt	6b0f0 <fputs@plt+0x65ad8>
   6b004:	bl	66f38 <fputs@plt+0x61920>
   6b008:	bl	66ffc <fputs@plt+0x619e4>
   6b00c:	bl	5084 <getppid@plt>
   6b010:	cmp	r0, sl
   6b014:	bne	6b2a4 <fputs@plt+0x65c8c>
   6b018:	mov	r1, r7
   6b01c:	mov	r0, r8
   6b020:	bl	67890 <fputs@plt+0x62278>
   6b024:	mov	r0, #1
   6b028:	bl	4f7c <isatty@plt>
   6b02c:	adds	r4, r0, #0
   6b030:	mov	r0, #2
   6b034:	movne	r4, #1
   6b038:	bl	4f7c <isatty@plt>
   6b03c:	eor	r3, r4, #1
   6b040:	adds	r5, r0, #0
   6b044:	movne	r5, #1
   6b048:	eor	r2, r5, #1
   6b04c:	orrs	r3, r2, r3
   6b050:	beq	6b084 <fputs@plt+0x65a6c>
   6b054:	ldr	r0, [pc, #600]	; 6b2b4 <fputs@plt+0x65c9c>
   6b058:	mov	r1, #1
   6b05c:	add	r0, pc, r0
   6b060:	bl	50d8 <open64@plt>
   6b064:	subs	r7, r0, #0
   6b068:	blt	6b164 <fputs@plt+0x65b4c>
   6b06c:	cmp	r4, #0
   6b070:	beq	6b1bc <fputs@plt+0x65ba4>
   6b074:	cmp	r5, #0
   6b078:	beq	6b1ac <fputs@plt+0x65b94>
   6b07c:	cmp	r7, #2
   6b080:	bgt	6b1cc <fputs@plt+0x65bb4>
   6b084:	ldr	r3, [fp, #8]
   6b088:	add	r0, fp, #8
   6b08c:	add	r2, fp, #12
   6b090:	cmp	r3, #0
   6b094:	beq	6b1d8 <fputs@plt+0x65bc0>
   6b098:	mov	r3, #0
   6b09c:	ldr	r1, [r2], #4
   6b0a0:	add	r3, r3, #1
   6b0a4:	cmp	r1, #0
   6b0a8:	bne	6b09c <fputs@plt+0x65a84>
   6b0ac:	add	r1, r3, #1
   6b0b0:	lsl	r1, r1, #2
   6b0b4:	add	r1, r1, #14
   6b0b8:	mov	ip, r0
   6b0bc:	bic	r1, r1, #7
   6b0c0:	str	r0, [fp, #-296]	; 0xfffffed8
   6b0c4:	sub	sp, sp, r1
   6b0c8:	mov	r2, #0
   6b0cc:	add	r1, sp, #8
   6b0d0:	sub	r0, r1, #4
   6b0d4:	add	r2, r2, #1
   6b0d8:	ldr	lr, [ip], #4
   6b0dc:	cmp	r3, r2
   6b0e0:	str	lr, [r0, #4]!
   6b0e4:	bcs	6b0d4 <fputs@plt+0x65abc>
   6b0e8:	mov	r0, r6
   6b0ec:	bl	500c <execv@plt>
   6b0f0:	mov	r0, #1
   6b0f4:	bl	4e2c <_exit@plt>
   6b0f8:	mov	r1, r5
   6b0fc:	mov	r0, #2
   6b100:	mov	r2, #0
   6b104:	bl	5234 <sigprocmask@plt>
   6b108:	cmp	r0, #0
   6b10c:	strge	r4, [r9]
   6b110:	movge	r0, #0
   6b114:	blt	6b284 <fputs@plt+0x65c6c>
   6b118:	ldr	r1, [fp, #-300]	; 0xfffffed4
   6b11c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   6b120:	ldr	r3, [r1]
   6b124:	cmp	r2, r3
   6b128:	bne	6b1e0 <fputs@plt+0x65bc8>
   6b12c:	sub	sp, fp, #32
   6b130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b134:	add	sp, sp, #4
   6b138:	bx	lr
   6b13c:	mov	r1, r5
   6b140:	mov	r0, #2
   6b144:	mov	r2, #0
   6b148:	bl	5234 <sigprocmask@plt>
   6b14c:	cmp	r0, #0
   6b150:	blt	6b264 <fputs@plt+0x65c4c>
   6b154:	bl	55b8 <__errno_location@plt>
   6b158:	ldr	r0, [r0]
   6b15c:	rsb	r0, r0, #0
   6b160:	b	6b118 <fputs@plt+0x65b00>
   6b164:	bl	55b8 <__errno_location@plt>
   6b168:	ldr	r4, [r0]
   6b16c:	bl	77b7c <fputs@plt+0x72564>
   6b170:	cmp	r0, #2
   6b174:	ble	6b0f0 <fputs@plt+0x65ad8>
   6b178:	ldr	lr, [pc, #312]	; 6b2b8 <fputs@plt+0x65ca0>
   6b17c:	mov	r1, r4
   6b180:	ldr	ip, [pc, #308]	; 6b2bc <fputs@plt+0x65ca4>
   6b184:	movw	r3, #5804	; 0x16ac
   6b188:	ldr	r2, [pc, #304]	; 6b2c0 <fputs@plt+0x65ca8>
   6b18c:	add	lr, pc, lr
   6b190:	add	ip, pc, ip
   6b194:	str	lr, [sp]
   6b198:	add	r2, pc, r2
   6b19c:	str	ip, [sp, #4]
   6b1a0:	mov	r0, #3
   6b1a4:	bl	76de4 <fputs@plt+0x717cc>
   6b1a8:	b	6b0f0 <fputs@plt+0x65ad8>
   6b1ac:	mov	r0, r7
   6b1b0:	mov	r1, #2
   6b1b4:	bl	5348 <dup2@plt>
   6b1b8:	b	6b07c <fputs@plt+0x65a64>
   6b1bc:	mov	r0, r7
   6b1c0:	mov	r1, #1
   6b1c4:	bl	5348 <dup2@plt>
   6b1c8:	b	6b074 <fputs@plt+0x65a5c>
   6b1cc:	mov	r0, r7
   6b1d0:	bl	51a4 <close@plt>
   6b1d4:	b	6b084 <fputs@plt+0x65a6c>
   6b1d8:	mov	r1, #4
   6b1dc:	b	6b0b4 <fputs@plt+0x65a9c>
   6b1e0:	bl	524c <__stack_chk_fail@plt>
   6b1e4:	ldr	r0, [pc, #216]	; 6b2c4 <fputs@plt+0x65cac>
   6b1e8:	movw	r2, #5744	; 0x1670
   6b1ec:	ldr	r1, [pc, #212]	; 6b2c8 <fputs@plt+0x65cb0>
   6b1f0:	ldr	r3, [pc, #212]	; 6b2cc <fputs@plt+0x65cb4>
   6b1f4:	add	r0, pc, r0
   6b1f8:	add	r1, pc, r1
   6b1fc:	add	r3, pc, r3
   6b200:	bl	76bb0 <fputs@plt+0x71598>
   6b204:	ldr	r0, [pc, #196]	; 6b2d0 <fputs@plt+0x65cb8>
   6b208:	movw	r2, #5743	; 0x166f
   6b20c:	ldr	r1, [pc, #192]	; 6b2d4 <fputs@plt+0x65cbc>
   6b210:	ldr	r3, [pc, #192]	; 6b2d8 <fputs@plt+0x65cc0>
   6b214:	add	r0, pc, r0
   6b218:	add	r1, pc, r1
   6b21c:	add	r3, pc, r3
   6b220:	bl	76bb0 <fputs@plt+0x71598>
   6b224:	ldr	r0, [pc, #176]	; 6b2dc <fputs@plt+0x65cc4>
   6b228:	movw	r2, #5755	; 0x167b
   6b22c:	ldr	r1, [pc, #172]	; 6b2e0 <fputs@plt+0x65cc8>
   6b230:	ldr	r3, [pc, #172]	; 6b2e4 <fputs@plt+0x65ccc>
   6b234:	add	r0, pc, r0
   6b238:	add	r1, pc, r1
   6b23c:	add	r3, pc, r3
   6b240:	bl	76bb0 <fputs@plt+0x71598>
   6b244:	ldr	r0, [pc, #156]	; 6b2e8 <fputs@plt+0x65cd0>
   6b248:	movw	r2, #5754	; 0x167a
   6b24c:	ldr	r1, [pc, #152]	; 6b2ec <fputs@plt+0x65cd4>
   6b250:	ldr	r3, [pc, #152]	; 6b2f0 <fputs@plt+0x65cd8>
   6b254:	add	r0, pc, r0
   6b258:	add	r1, pc, r1
   6b25c:	add	r3, pc, r3
   6b260:	bl	76bb0 <fputs@plt+0x71598>
   6b264:	ldr	r0, [pc, #136]	; 6b2f4 <fputs@plt+0x65cdc>
   6b268:	movw	r2, #5759	; 0x167f
   6b26c:	ldr	r1, [pc, #132]	; 6b2f8 <fputs@plt+0x65ce0>
   6b270:	ldr	r3, [pc, #132]	; 6b2fc <fputs@plt+0x65ce4>
   6b274:	add	r0, pc, r0
   6b278:	add	r1, pc, r1
   6b27c:	add	r3, pc, r3
   6b280:	bl	76bb0 <fputs@plt+0x71598>
   6b284:	ldr	r0, [pc, #116]	; 6b300 <fputs@plt+0x65ce8>
   6b288:	movw	r2, #5764	; 0x1684
   6b28c:	ldr	r1, [pc, #112]	; 6b304 <fputs@plt+0x65cec>
   6b290:	ldr	r3, [pc, #112]	; 6b308 <fputs@plt+0x65cf0>
   6b294:	add	r0, pc, r0
   6b298:	add	r1, pc, r1
   6b29c:	add	r3, pc, r3
   6b2a0:	bl	76bb0 <fputs@plt+0x71598>
   6b2a4:	mov	r0, r4
   6b2a8:	bl	4e2c <_exit@plt>
   6b2ac:	strdeq	r5, [r4], -ip
   6b2b0:	andeq	r0, r0, r0, asr #8
   6b2b4:	strdeq	r8, [r2], -r4
   6b2b8:	andeq	r9, r2, r4, asr ip
   6b2bc:	andeq	r8, r2, r4, lsr pc
   6b2c0:	strdeq	r8, [r2], -ip
   6b2c4:			; <UNDEFINED> instruction: 0x0001bebc
   6b2c8:	muleq	r2, ip, r5
   6b2cc:	ldrdeq	r9, [r2], -r8
   6b2d0:	muleq	r2, r8, r0
   6b2d4:	andeq	r8, r2, ip, ror r5
   6b2d8:			; <UNDEFINED> instruction: 0x00029cb8
   6b2dc:	andeq	r8, r2, r0, lsr lr
   6b2e0:	andeq	r8, r2, ip, asr r5
   6b2e4:	muleq	r2, r8, ip
   6b2e8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   6b2ec:	andeq	r8, r2, ip, lsr r5
   6b2f0:	andeq	r9, r2, r8, ror ip
   6b2f4:	andeq	r8, r2, r0, lsr #28
   6b2f8:	andeq	r8, r2, ip, lsl r5
   6b2fc:	andeq	r9, r2, r8, asr ip
   6b300:	andeq	r8, r2, r0, lsl #28
   6b304:	strdeq	r8, [r2], -ip
   6b308:	andeq	r9, r2, r8, lsr ip
   6b30c:	ldr	r3, [pc, #284]	; 6b430 <fputs@plt+0x65e18>
   6b310:	ldr	r2, [pc, #284]	; 6b434 <fputs@plt+0x65e1c>
   6b314:	add	r3, pc, r3
   6b318:	push	{r4, r5, r6, r7, r8, r9, lr}
   6b31c:	subs	r8, r1, #0
   6b320:	ldr	r7, [r3, r2]
   6b324:	sub	sp, sp, #44	; 0x2c
   6b328:	mov	r6, r0
   6b32c:	ldr	r3, [r7]
   6b330:	str	r3, [sp, #36]	; 0x24
   6b334:	beq	6b3f0 <fputs@plt+0x65dd8>
   6b338:	bl	54bc <setrlimit64@plt>
   6b33c:	cmp	r0, #0
   6b340:	blt	6b360 <fputs@plt+0x65d48>
   6b344:	mov	r0, #0
   6b348:	ldr	r2, [sp, #36]	; 0x24
   6b34c:	ldr	r3, [r7]
   6b350:	cmp	r2, r3
   6b354:	bne	6b3ec <fputs@plt+0x65dd4>
   6b358:	add	sp, sp, #44	; 0x2c
   6b35c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6b360:	bl	55b8 <__errno_location@plt>
   6b364:	ldr	r3, [r0]
   6b368:	mov	r9, r0
   6b36c:	cmp	r3, #1
   6b370:	rsbne	r0, r3, #0
   6b374:	bne	6b348 <fputs@plt+0x65d30>
   6b378:	mov	r0, r6
   6b37c:	mov	r1, sp
   6b380:	bl	4ec8 <getrlimit64@plt>
   6b384:	cmp	r0, #0
   6b388:	bne	6b410 <fputs@plt+0x65df8>
   6b38c:	ldrd	r2, [sp, #8]
   6b390:	ldrd	r4, [r8]
   6b394:	cmp	r3, r5
   6b398:	cmpeq	r2, r4
   6b39c:	mov	r0, r2
   6b3a0:	mov	r1, r3
   6b3a4:	movhi	r0, r4
   6b3a8:	movhi	r1, r5
   6b3ac:	ldrd	r4, [r8, #8]
   6b3b0:	str	r0, [sp, #16]
   6b3b4:	mov	r0, r6
   6b3b8:	cmp	r5, r3
   6b3bc:	cmpeq	r4, r2
   6b3c0:	str	r1, [sp, #20]
   6b3c4:	add	r1, sp, #16
   6b3c8:	movhi	r4, r2
   6b3cc:	movhi	r5, r3
   6b3d0:	strd	r4, [sp, #24]
   6b3d4:	bl	54bc <setrlimit64@plt>
   6b3d8:	cmp	r0, #0
   6b3dc:	bge	6b344 <fputs@plt+0x65d2c>
   6b3e0:	ldr	r0, [r9]
   6b3e4:	rsb	r0, r0, #0
   6b3e8:	b	6b348 <fputs@plt+0x65d30>
   6b3ec:	bl	524c <__stack_chk_fail@plt>
   6b3f0:	ldr	r0, [pc, #64]	; 6b438 <fputs@plt+0x65e20>
   6b3f4:	movw	r2, #5840	; 0x16d0
   6b3f8:	ldr	r1, [pc, #60]	; 6b43c <fputs@plt+0x65e24>
   6b3fc:	ldr	r3, [pc, #60]	; 6b440 <fputs@plt+0x65e28>
   6b400:	add	r0, pc, r0
   6b404:	add	r1, pc, r1
   6b408:	add	r3, pc, r3
   6b40c:	bl	76bb0 <fputs@plt+0x71598>
   6b410:	ldr	r0, [pc, #44]	; 6b444 <fputs@plt+0x65e2c>
   6b414:	movw	r2, #5850	; 0x16da
   6b418:	ldr	r1, [pc, #40]	; 6b448 <fputs@plt+0x65e30>
   6b41c:	ldr	r3, [pc, #40]	; 6b44c <fputs@plt+0x65e34>
   6b420:	add	r0, pc, r0
   6b424:	add	r1, pc, r1
   6b428:	add	r3, pc, r3
   6b42c:	bl	76bb0 <fputs@plt+0x71598>
   6b430:	andeq	r5, r4, r4, ror #16
   6b434:	andeq	r0, r0, r0, asr #8
   6b438:	andeq	r8, r2, r0, ror #25
   6b43c:	muleq	r2, r0, r3
   6b440:	andeq	r9, r2, r4, lsr #23
   6b444:	andeq	r8, r2, r8, asr #25
   6b448:	andeq	r8, r2, r0, ror r3
   6b44c:	andeq	r9, r2, r4, lsl #23
   6b450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b454:	add	fp, sp, #32
   6b458:	ldr	r3, [pc, #572]	; 6b69c <fputs@plt+0x66084>
   6b45c:	sub	sp, sp, #2080	; 0x820
   6b460:	sub	sp, sp, #4
   6b464:	ldr	ip, [pc, #564]	; 6b6a0 <fputs@plt+0x66088>
   6b468:	add	r3, pc, r3
   6b46c:	str	r2, [fp, #-2104]	; 0xfffff7c8
   6b470:	cmp	r0, #0
   6b474:	ldr	ip, [r3, ip]
   6b478:	mov	r9, r1
   6b47c:	ldr	r3, [ip]
   6b480:	str	ip, [fp, #-2108]	; 0xfffff7c4
   6b484:	str	r3, [fp, #-40]	; 0xffffffd8
   6b488:	blt	6b62c <fputs@plt+0x66014>
   6b48c:	cmp	r1, #0
   6b490:	beq	6b64c <fputs@plt+0x66034>
   6b494:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   6b498:	cmp	r1, #0
   6b49c:	beq	6b66c <fputs@plt+0x66054>
   6b4a0:	ldr	r4, [pc, #508]	; 6b6a4 <fputs@plt+0x6608c>
   6b4a4:	cmp	r0, #0
   6b4a8:	add	r4, pc, r4
   6b4ac:	bne	6b5ac <fputs@plt+0x65f94>
   6b4b0:	ldr	r1, [pc, #496]	; 6b6a8 <fputs@plt+0x66090>
   6b4b4:	mov	r0, r4
   6b4b8:	add	r1, pc, r1
   6b4bc:	bl	503c <fopen64@plt>
   6b4c0:	subs	r5, r0, #0
   6b4c4:	beq	6b608 <fputs@plt+0x65ff0>
   6b4c8:	mov	r0, r9
   6b4cc:	sub	r7, fp, #2080	; 0x820
   6b4d0:	bl	4fc4 <strlen@plt>
   6b4d4:	sub	r7, r7, #4
   6b4d8:	sub	r2, fp, #36	; 0x24
   6b4dc:	movw	r6, #2047	; 0x7ff
   6b4e0:	add	r2, r2, r0
   6b4e4:	str	r0, [fp, #-2096]	; 0xfffff7d0
   6b4e8:	str	r2, [fp, #-2100]	; 0xfffff7cc
   6b4ec:	mov	r4, #0
   6b4f0:	b	6b508 <fputs@plt+0x65ef0>
   6b4f4:	sub	sl, r7, #4
   6b4f8:	strb	r0, [sl, r4]
   6b4fc:	add	r4, r4, #1
   6b500:	cmp	r4, r6
   6b504:	beq	6b5a4 <fputs@plt+0x65f8c>
   6b508:	mov	r0, r5
   6b50c:	bl	4cac <_IO_getc@plt>
   6b510:	cmn	r0, #1
   6b514:	beq	6b5f8 <fputs@plt+0x65fe0>
   6b518:	cmp	r0, #0
   6b51c:	bne	6b4f4 <fputs@plt+0x65edc>
   6b520:	sub	sl, fp, #2080	; 0x820
   6b524:	mov	r8, r0
   6b528:	sub	sl, sl, #8
   6b52c:	sub	r3, fp, #36	; 0x24
   6b530:	mov	r0, sl
   6b534:	add	r4, r3, r4
   6b538:	mov	r1, r9
   6b53c:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   6b540:	mov	r3, #0
   6b544:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   6b548:	bl	4b80 <memcmp@plt>
   6b54c:	cmp	r0, #0
   6b550:	bne	6b564 <fputs@plt+0x65f4c>
   6b554:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   6b558:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   6b55c:	cmp	r2, #61	; 0x3d
   6b560:	beq	6b5d4 <fputs@plt+0x65fbc>
   6b564:	cmp	r8, #0
   6b568:	beq	6b4ec <fputs@plt+0x65ed4>
   6b56c:	mov	r4, #0
   6b570:	mov	r0, r4
   6b574:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   6b578:	str	r0, [r3]
   6b57c:	mov	r0, r5
   6b580:	bl	4c64 <fclose@plt>
   6b584:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   6b588:	mov	r0, r4
   6b58c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   6b590:	ldr	r3, [r1]
   6b594:	cmp	r2, r3
   6b598:	bne	6b694 <fputs@plt+0x6607c>
   6b59c:	sub	sp, fp, #32
   6b5a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b5a4:	mov	r8, #0
   6b5a8:	b	6b52c <fputs@plt+0x65f14>
   6b5ac:	sub	sp, sp, #40	; 0x28
   6b5b0:	ldr	r3, [pc, #244]	; 6b6ac <fputs@plt+0x66094>
   6b5b4:	add	r4, sp, #8
   6b5b8:	mov	r1, #1
   6b5bc:	str	r0, [sp]
   6b5c0:	mov	r2, #27
   6b5c4:	mov	r0, r4
   6b5c8:	add	r3, pc, r3
   6b5cc:	bl	5444 <__sprintf_chk@plt>
   6b5d0:	b	6b4b0 <fputs@plt+0x65e98>
   6b5d4:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   6b5d8:	add	r0, r2, #1
   6b5dc:	add	r0, sl, r0
   6b5e0:	bl	54ec <__strdup@plt>
   6b5e4:	cmp	r0, #0
   6b5e8:	mvneq	r4, #11
   6b5ec:	beq	6b57c <fputs@plt+0x65f64>
   6b5f0:	mov	r4, #1
   6b5f4:	b	6b574 <fputs@plt+0x65f5c>
   6b5f8:	sub	sl, fp, #2080	; 0x820
   6b5fc:	mov	r8, #1
   6b600:	sub	sl, sl, #8
   6b604:	b	6b52c <fputs@plt+0x65f14>
   6b608:	bl	55b8 <__errno_location@plt>
   6b60c:	ldr	r4, [r0]
   6b610:	rsb	r4, r4, #0
   6b614:	b	6b584 <fputs@plt+0x65f6c>
   6b618:	mov	r4, r0
   6b61c:	mov	r0, r5
   6b620:	bl	4c64 <fclose@plt>
   6b624:	mov	r0, r4
   6b628:	bl	54f8 <_Unwind_Resume@plt>
   6b62c:	ldr	r0, [pc, #124]	; 6b6b0 <fputs@plt+0x66098>
   6b630:	movw	r2, #5869	; 0x16ed
   6b634:	ldr	r1, [pc, #120]	; 6b6b4 <fputs@plt+0x6609c>
   6b638:	ldr	r3, [pc, #120]	; 6b6b8 <fputs@plt+0x660a0>
   6b63c:	add	r0, pc, r0
   6b640:	add	r1, pc, r1
   6b644:	add	r3, pc, r3
   6b648:	bl	76bb0 <fputs@plt+0x71598>
   6b64c:	ldr	r0, [pc, #104]	; 6b6bc <fputs@plt+0x660a4>
   6b650:	movw	r2, #5870	; 0x16ee
   6b654:	ldr	r1, [pc, #100]	; 6b6c0 <fputs@plt+0x660a8>
   6b658:	ldr	r3, [pc, #100]	; 6b6c4 <fputs@plt+0x660ac>
   6b65c:	add	r0, pc, r0
   6b660:	add	r1, pc, r1
   6b664:	add	r3, pc, r3
   6b668:	bl	76bb0 <fputs@plt+0x71598>
   6b66c:	ldr	r0, [pc, #84]	; 6b6c8 <fputs@plt+0x660b0>
   6b670:	movw	r2, #5871	; 0x16ef
   6b674:	ldr	r1, [pc, #80]	; 6b6cc <fputs@plt+0x660b4>
   6b678:	ldr	r3, [pc, #80]	; 6b6d0 <fputs@plt+0x660b8>
   6b67c:	add	r0, pc, r0
   6b680:	add	r1, pc, r1
   6b684:	add	r3, pc, r3
   6b688:	bl	76bb0 <fputs@plt+0x71598>
   6b68c:	mov	r4, r0
   6b690:	b	6b624 <fputs@plt+0x6600c>
   6b694:	bl	524c <__stack_chk_fail@plt>
   6b698:	b	6b68c <fputs@plt+0x66074>
   6b69c:	andeq	r5, r4, r0, lsl r7
   6b6a0:	andeq	r0, r0, r0, asr #8
   6b6a4:	andeq	r8, r2, r4, ror #24
   6b6a8:	andeq	ip, r1, r8, lsl #4
   6b6ac:	andeq	r8, r2, r0, ror #22
   6b6b0:	andeq	r0, r2, r8, lsr fp
   6b6b4:	andeq	r8, r2, r4, asr r1
   6b6b8:	andeq	r8, r2, r0, lsl #2
   6b6bc:	andeq	r4, r2, ip, lsl #19
   6b6c0:	andeq	r8, r2, r4, lsr r1
   6b6c4:	andeq	r8, r2, r0, ror #1
   6b6c8:	andeq	r8, r2, r4, lsr #21
   6b6cc:	andeq	r8, r2, r4, lsl r1
   6b6d0:	andeq	r8, r2, r0, asr #1
   6b6d4:	push	{r3, r4, r5, lr}
   6b6d8:	subs	r5, r0, #0
   6b6dc:	beq	6b70c <fputs@plt+0x660f4>
   6b6e0:	ldrb	r4, [r5]
   6b6e4:	cmp	r4, #0
   6b6e8:	beq	6b704 <fputs@plt+0x660ec>
   6b6ec:	mov	r1, #47	; 0x2f
   6b6f0:	bl	4cb8 <strchr@plt>
   6b6f4:	cmp	r0, #0
   6b6f8:	beq	6b714 <fputs@plt+0x660fc>
   6b6fc:	mov	r0, #0
   6b700:	pop	{r3, r4, r5, pc}
   6b704:	mov	r0, r4
   6b708:	pop	{r3, r4, r5, pc}
   6b70c:	mov	r0, r5
   6b710:	pop	{r3, r4, r5, pc}
   6b714:	cmp	r4, #46	; 0x2e
   6b718:	beq	6b734 <fputs@plt+0x6611c>
   6b71c:	mov	r0, r5
   6b720:	bl	4fc4 <strlen@plt>
   6b724:	cmp	r0, #4096	; 0x1000
   6b728:	movhi	r0, #0
   6b72c:	movls	r0, #1
   6b730:	pop	{r3, r4, r5, pc}
   6b734:	ldrb	r0, [r5, #1]
   6b738:	cmp	r0, #0
   6b73c:	popeq	{r3, r4, r5, pc}
   6b740:	cmp	r0, #46	; 0x2e
   6b744:	bne	6b71c <fputs@plt+0x66104>
   6b748:	ldrb	r0, [r5, #2]
   6b74c:	cmp	r0, #0
   6b750:	popeq	{r3, r4, r5, pc}
   6b754:	b	6b71c <fputs@plt+0x66104>
   6b758:	push	{r3, r4, r5, r6, r7, lr}
   6b75c:	subs	r4, r0, #0
   6b760:	beq	6b7d8 <fputs@plt+0x661c0>
   6b764:	ldrb	r0, [r4]
   6b768:	cmp	r0, #0
   6b76c:	popeq	{r3, r4, r5, r6, r7, pc}
   6b770:	subs	r5, r0, #46	; 0x2e
   6b774:	bne	6b784 <fputs@plt+0x6616c>
   6b778:	ldrb	r3, [r4, #1]
   6b77c:	cmp	r3, #46	; 0x2e
   6b780:	beq	6b7c8 <fputs@plt+0x661b0>
   6b784:	ldr	r1, [pc, #280]	; 6b8a4 <fputs@plt+0x6628c>
   6b788:	mov	r0, r4
   6b78c:	mov	r2, #3
   6b790:	add	r1, pc, r1
   6b794:	bl	5468 <strncmp@plt>
   6b798:	cmp	r0, #0
   6b79c:	bne	6b7a8 <fputs@plt+0x66190>
   6b7a0:	cmn	r4, #3
   6b7a4:	popne	{r3, r4, r5, r6, r7, pc}
   6b7a8:	ldr	r1, [pc, #248]	; 6b8a8 <fputs@plt+0x66290>
   6b7ac:	mov	r0, r4
   6b7b0:	add	r1, pc, r1
   6b7b4:	bl	65bb8 <fputs@plt+0x605a0>
   6b7b8:	subs	r6, r0, #0
   6b7bc:	beq	6b7e0 <fputs@plt+0x661c8>
   6b7c0:	mov	r0, #0
   6b7c4:	pop	{r3, r4, r5, r6, r7, pc}
   6b7c8:	ldrb	r0, [r4, #2]
   6b7cc:	cmp	r0, #0
   6b7d0:	popeq	{r3, r4, r5, r6, r7, pc}
   6b7d4:	b	6b784 <fputs@plt+0x6616c>
   6b7d8:	mov	r0, r4
   6b7dc:	pop	{r3, r4, r5, r6, r7, pc}
   6b7e0:	ldr	r1, [pc, #196]	; 6b8ac <fputs@plt+0x66294>
   6b7e4:	mov	r0, r4
   6b7e8:	add	r1, pc, r1
   6b7ec:	bl	518c <strstr@plt>
   6b7f0:	subs	r7, r0, #0
   6b7f4:	beq	6b800 <fputs@plt+0x661e8>
   6b7f8:	mov	r0, r6
   6b7fc:	pop	{r3, r4, r5, r6, r7, pc}
   6b800:	mov	r0, r4
   6b804:	bl	4fc4 <strlen@plt>
   6b808:	cmp	r0, #4096	; 0x1000
   6b80c:	bhi	6b82c <fputs@plt+0x66214>
   6b810:	cmp	r5, #0
   6b814:	bne	6b834 <fputs@plt+0x6621c>
   6b818:	ldrb	r3, [r4, #1]
   6b81c:	cmp	r3, #0
   6b820:	bne	6b834 <fputs@plt+0x6621c>
   6b824:	mov	r0, r5
   6b828:	pop	{r3, r4, r5, r6, r7, pc}
   6b82c:	mov	r0, r7
   6b830:	pop	{r3, r4, r5, r6, r7, pc}
   6b834:	ldr	r1, [pc, #116]	; 6b8b0 <fputs@plt+0x66298>
   6b838:	mov	r0, r4
   6b83c:	mov	r2, #2
   6b840:	add	r1, pc, r1
   6b844:	bl	5468 <strncmp@plt>
   6b848:	cmp	r0, #0
   6b84c:	bne	6b858 <fputs@plt+0x66240>
   6b850:	cmn	r4, #2
   6b854:	popne	{r3, r4, r5, r6, r7, pc}
   6b858:	ldr	r1, [pc, #84]	; 6b8b4 <fputs@plt+0x6629c>
   6b85c:	mov	r0, r4
   6b860:	add	r1, pc, r1
   6b864:	bl	65bb8 <fputs@plt+0x605a0>
   6b868:	subs	r5, r0, #0
   6b86c:	bne	6b7c0 <fputs@plt+0x661a8>
   6b870:	ldr	r1, [pc, #64]	; 6b8b8 <fputs@plt+0x662a0>
   6b874:	mov	r0, r4
   6b878:	add	r1, pc, r1
   6b87c:	bl	518c <strstr@plt>
   6b880:	cmp	r0, #0
   6b884:	bne	6b824 <fputs@plt+0x6620c>
   6b888:	ldr	r1, [pc, #44]	; 6b8bc <fputs@plt+0x662a4>
   6b88c:	mov	r0, r4
   6b890:	add	r1, pc, r1
   6b894:	bl	518c <strstr@plt>
   6b898:	rsbs	r0, r0, #1
   6b89c:	movcc	r0, #0
   6b8a0:	pop	{r3, r4, r5, r6, r7, pc}
   6b8a4:	andeq	r8, r2, ip, ror #7
   6b8a8:	andeq	r8, r2, r4, lsl #20
   6b8ac:	ldrdeq	r8, [r2], -r0
   6b8b0:	andeq	r8, r2, r0, lsl #19
   6b8b4:	andeq	ip, r1, r0, asr #2
   6b8b8:	andeq	r8, r2, ip, asr #18
   6b8bc:	andeq	r8, r2, r8, lsr r9
   6b8c0:	push	{r3, lr}
   6b8c4:	ldr	r3, [pc, #244]	; 6b9c0 <fputs@plt+0x663a8>
   6b8c8:	add	r3, pc, r3
   6b8cc:	ldr	r3, [r3]
   6b8d0:	cmp	r3, #0
   6b8d4:	blt	6b8e4 <fputs@plt+0x662cc>
   6b8d8:	moveq	r0, #0
   6b8dc:	movne	r0, #1
   6b8e0:	pop	{r3, pc}
   6b8e4:	ldr	r1, [pc, #216]	; 6b9c4 <fputs@plt+0x663ac>
   6b8e8:	mov	r0, #6
   6b8ec:	add	r1, pc, r1
   6b8f0:	bl	5024 <setlocale@plt>
   6b8f4:	cmp	r0, #0
   6b8f8:	beq	6b920 <fputs@plt+0x66308>
   6b8fc:	mov	r0, #14
   6b900:	bl	5240 <nl_langinfo@plt>
   6b904:	cmp	r0, #0
   6b908:	beq	6b920 <fputs@plt+0x66308>
   6b90c:	ldr	r1, [pc, #180]	; 6b9c8 <fputs@plt+0x663b0>
   6b910:	add	r1, pc, r1
   6b914:	bl	557c <strcmp@plt>
   6b918:	cmp	r0, #0
   6b91c:	bne	6b938 <fputs@plt+0x66320>
   6b920:	ldr	r2, [pc, #164]	; 6b9cc <fputs@plt+0x663b4>
   6b924:	mov	r3, #1
   6b928:	mov	r0, r3
   6b92c:	add	r2, pc, r2
   6b930:	str	r3, [r2]
   6b934:	pop	{r3, pc}
   6b938:	mov	r0, #0
   6b93c:	mov	r1, r0
   6b940:	bl	5024 <setlocale@plt>
   6b944:	cmp	r0, #0
   6b948:	beq	6b920 <fputs@plt+0x66308>
   6b94c:	ldrb	r3, [r0]
   6b950:	cmp	r3, #67	; 0x43
   6b954:	bne	6b978 <fputs@plt+0x66360>
   6b958:	ldrb	r3, [r0, #1]
   6b95c:	cmp	r3, #0
   6b960:	bne	6b978 <fputs@plt+0x66360>
   6b964:	ldr	r0, [pc, #100]	; 6b9d0 <fputs@plt+0x663b8>
   6b968:	add	r0, pc, r0
   6b96c:	bl	4c88 <getenv@plt>
   6b970:	cmp	r0, #0
   6b974:	beq	6b990 <fputs@plt+0x66378>
   6b978:	mov	r0, #0
   6b97c:	mov	r3, r0
   6b980:	ldr	r2, [pc, #76]	; 6b9d4 <fputs@plt+0x663bc>
   6b984:	add	r2, pc, r2
   6b988:	str	r3, [r2]
   6b98c:	pop	{r3, pc}
   6b990:	ldr	r0, [pc, #64]	; 6b9d8 <fputs@plt+0x663c0>
   6b994:	add	r0, pc, r0
   6b998:	bl	4c88 <getenv@plt>
   6b99c:	cmp	r0, #0
   6b9a0:	bne	6b978 <fputs@plt+0x66360>
   6b9a4:	ldr	r0, [pc, #48]	; 6b9dc <fputs@plt+0x663c4>
   6b9a8:	add	r0, pc, r0
   6b9ac:	bl	4c88 <getenv@plt>
   6b9b0:	rsbs	r0, r0, #1
   6b9b4:	movcc	r0, #0
   6b9b8:	mov	r3, r0
   6b9bc:	b	6b980 <fputs@plt+0x66368>
   6b9c0:			; <UNDEFINED> instruction: 0x000458b8
   6b9c4:	muleq	r1, r4, fp
   6b9c8:			; <UNDEFINED> instruction: 0x000288bc
   6b9cc:	andeq	r5, r4, r4, asr r8
   6b9d0:	andeq	r8, r2, ip, ror #16
   6b9d4:	strdeq	r5, [r4], -ip
   6b9d8:	andeq	r8, r2, r8, asr #16
   6b9dc:	andeq	r8, r2, r0, asr #16
   6b9e0:	push	{r4, lr}
   6b9e4:	mov	r4, r0
   6b9e8:	bl	6b8c0 <fputs@plt+0x662a8>
   6b9ec:	ldr	r3, [pc, #20]	; 6ba08 <fputs@plt+0x663f0>
   6b9f0:	add	r3, pc, r3
   6b9f4:	eor	r0, r0, #1
   6b9f8:	uxtb	r0, r0
   6b9fc:	add	r4, r4, r0, lsl #3
   6ba00:	ldr	r0, [r3, r4, lsl #2]
   6ba04:	pop	{r4, pc}
   6ba08:	andeq	r4, r4, r4, asr r0
   6ba0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ba10:	subs	r4, r0, #0
   6ba14:	sub	sp, sp, #12
   6ba18:	mov	r7, r1
   6ba1c:	mov	r9, r2
   6ba20:	beq	6bb78 <fputs@plt+0x66560>
   6ba24:	cmp	r1, #0
   6ba28:	beq	6bb58 <fputs@plt+0x66540>
   6ba2c:	cmp	r2, #0
   6ba30:	beq	6bb38 <fputs@plt+0x66520>
   6ba34:	mov	r0, r1
   6ba38:	bl	4fc4 <strlen@plt>
   6ba3c:	str	r0, [sp]
   6ba40:	mov	r0, r9
   6ba44:	bl	4fc4 <strlen@plt>
   6ba48:	mov	fp, r0
   6ba4c:	mov	r0, r4
   6ba50:	bl	4fc4 <strlen@plt>
   6ba54:	mov	r6, r0
   6ba58:	add	r0, r0, #1
   6ba5c:	bl	5210 <malloc@plt>
   6ba60:	subs	sl, r0, #0
   6ba64:	beq	6bb30 <fputs@plt+0x66518>
   6ba68:	ldr	r3, [sp]
   6ba6c:	mov	r8, sl
   6ba70:	rsb	fp, r3, fp
   6ba74:	str	fp, [sp, #4]
   6ba78:	ldrb	fp, [r4]
   6ba7c:	cmp	fp, #0
   6ba80:	beq	6bafc <fputs@plt+0x664e4>
   6ba84:	mov	r0, r7
   6ba88:	bl	4fc4 <strlen@plt>
   6ba8c:	mov	r1, r7
   6ba90:	mov	r5, r0
   6ba94:	mov	r0, r4
   6ba98:	mov	r2, r5
   6ba9c:	bl	5468 <strncmp@plt>
   6baa0:	cmp	r0, #0
   6baa4:	bne	6bb0c <fputs@plt+0x664f4>
   6baa8:	add	r5, r4, r5
   6baac:	cmp	r5, #0
   6bab0:	beq	6bb0c <fputs@plt+0x664f4>
   6bab4:	ldr	r3, [sp, #4]
   6bab8:	mov	r0, r8
   6babc:	rsb	r5, r8, sl
   6bac0:	add	r6, r6, r3
   6bac4:	add	r1, r6, #1
   6bac8:	bl	548c <realloc@plt>
   6bacc:	subs	sl, r0, #0
   6bad0:	beq	6bb1c <fputs@plt+0x66504>
   6bad4:	ldr	r3, [sp]
   6bad8:	add	r0, sl, r5
   6badc:	mov	r1, r9
   6bae0:	mov	r8, sl
   6bae4:	add	r4, r4, r3
   6bae8:	bl	4d3c <stpcpy@plt>
   6baec:	ldrb	fp, [r4]
   6baf0:	cmp	fp, #0
   6baf4:	mov	sl, r0
   6baf8:	bne	6ba84 <fputs@plt+0x6646c>
   6bafc:	mov	r0, r8
   6bb00:	strb	fp, [sl]
   6bb04:	add	sp, sp, #12
   6bb08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bb0c:	strb	fp, [sl]
   6bb10:	add	r4, r4, #1
   6bb14:	add	sl, sl, #1
   6bb18:	b	6ba78 <fputs@plt+0x66460>
   6bb1c:	mov	r0, r8
   6bb20:	bl	4e5c <free@plt>
   6bb24:	mov	r0, sl
   6bb28:	add	sp, sp, #12
   6bb2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bb30:	mov	r0, sl
   6bb34:	b	6bb04 <fputs@plt+0x664ec>
   6bb38:	ldr	r0, [pc, #88]	; 6bb98 <fputs@plt+0x66580>
   6bb3c:	movw	r2, #6305	; 0x18a1
   6bb40:	ldr	r1, [pc, #84]	; 6bb9c <fputs@plt+0x66584>
   6bb44:	ldr	r3, [pc, #84]	; 6bba0 <fputs@plt+0x66588>
   6bb48:	add	r0, pc, r0
   6bb4c:	add	r1, pc, r1
   6bb50:	add	r3, pc, r3
   6bb54:	bl	76bb0 <fputs@plt+0x71598>
   6bb58:	ldr	r0, [pc, #68]	; 6bba4 <fputs@plt+0x6658c>
   6bb5c:	movw	r2, #6304	; 0x18a0
   6bb60:	ldr	r1, [pc, #64]	; 6bba8 <fputs@plt+0x66590>
   6bb64:	ldr	r3, [pc, #64]	; 6bbac <fputs@plt+0x66594>
   6bb68:	add	r0, pc, r0
   6bb6c:	add	r1, pc, r1
   6bb70:	add	r3, pc, r3
   6bb74:	bl	76bb0 <fputs@plt+0x71598>
   6bb78:	ldr	r0, [pc, #48]	; 6bbb0 <fputs@plt+0x66598>
   6bb7c:	movw	r2, #6303	; 0x189f
   6bb80:	ldr	r1, [pc, #44]	; 6bbb4 <fputs@plt+0x6659c>
   6bb84:	ldr	r3, [pc, #44]	; 6bbb8 <fputs@plt+0x665a0>
   6bb88:	add	r0, pc, r0
   6bb8c:	add	r1, pc, r1
   6bb90:	add	r3, pc, r3
   6bb94:	bl	76bb0 <fputs@plt+0x71598>
   6bb98:			; <UNDEFINED> instruction: 0x000286b4
   6bb9c:	andeq	r7, r2, r8, asr #24
   6bba0:	andeq	r9, r2, ip, lsr r4
   6bba4:	andeq	r8, r2, r8, lsl #13
   6bba8:	andeq	r7, r2, r8, lsr #24
   6bbac:	andeq	r9, r2, ip, lsl r4
   6bbb0:	andeq	r7, r2, r4, lsr #3
   6bbb4:	andeq	r7, r2, r8, lsl #24
   6bbb8:	strdeq	r9, [r2], -ip
   6bbbc:	ldr	r2, [pc, #656]	; 6be54 <fputs@plt+0x6683c>
   6bbc0:	mov	r3, #0
   6bbc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bbc8:	subs	r8, r0, #0
   6bbcc:	ldr	r0, [pc, #644]	; 6be58 <fputs@plt+0x66840>
   6bbd0:	add	r2, pc, r2
   6bbd4:	sub	sp, sp, #28
   6bbd8:	mov	r9, r1
   6bbdc:	ldr	r0, [r2, r0]
   6bbe0:	str	r3, [sp, #12]
   6bbe4:	str	r3, [sp, #16]
   6bbe8:	ldr	r3, [r0]
   6bbec:	str	r0, [sp]
   6bbf0:	str	r3, [sp, #20]
   6bbf4:	beq	6be34 <fputs@plt+0x6681c>
   6bbf8:	ldr	r0, [r8]
   6bbfc:	cmp	r0, #0
   6bc00:	beq	6be14 <fputs@plt+0x667fc>
   6bc04:	cmp	r9, #0
   6bc08:	beq	6bdec <fputs@plt+0x667d4>
   6bc0c:	ldr	r6, [r9]
   6bc10:	add	r0, sp, #12
   6bc14:	add	r1, sp, #16
   6bc18:	bl	4dcc <open_memstream@plt>
   6bc1c:	subs	r7, r0, #0
   6bc20:	beq	6be08 <fputs@plt+0x667f0>
   6bc24:	ldr	r3, [r8]
   6bc28:	add	fp, r6, #1
   6bc2c:	add	r2, r3, fp
   6bc30:	cmp	r3, r2
   6bc34:	mov	r4, r3
   6bc38:	bcs	6bcf0 <fputs@plt+0x666d8>
   6bc3c:	ldr	r2, [pc, #536]	; 6be5c <fputs@plt+0x66844>
   6bc40:	mov	r5, #0
   6bc44:	mov	sl, r5
   6bc48:	add	r2, pc, r2
   6bc4c:	str	r2, [sp, #4]
   6bc50:	b	6bcb8 <fputs@plt+0x666a0>
   6bc54:	bcc	6bd58 <fputs@plt+0x66740>
   6bc58:	cmp	r5, #2
   6bc5c:	bne	6bd50 <fputs@plt+0x66738>
   6bc60:	add	r2, r3, r6
   6bc64:	cmp	r4, r2
   6bc68:	bcs	6bc88 <fputs@plt+0x66670>
   6bc6c:	ldrb	r2, [r4]
   6bc70:	sub	r1, r2, #48	; 0x30
   6bc74:	cmp	r2, #59	; 0x3b
   6bc78:	cmpne	r1, #9
   6bc7c:	bls	6bd48 <fputs@plt+0x66730>
   6bc80:	cmp	r2, #109	; 0x6d
   6bc84:	beq	6bdc0 <fputs@plt+0x667a8>
   6bc88:	mov	r1, r7
   6bc8c:	mov	r0, #27
   6bc90:	bl	52b8 <fputc@plt>
   6bc94:	mov	r0, #91	; 0x5b
   6bc98:	mov	r1, r7
   6bc9c:	mov	r4, sl
   6bca0:	bl	52b8 <fputc@plt>
   6bca4:	ldr	r3, [r8]
   6bca8:	mov	r5, #0
   6bcac:	add	r2, r3, fp
   6bcb0:	cmp	r4, r2
   6bcb4:	bcs	6bcf0 <fputs@plt+0x666d8>
   6bcb8:	cmp	r5, #1
   6bcbc:	bne	6bc54 <fputs@plt+0x6663c>
   6bcc0:	add	r2, r3, r6
   6bcc4:	cmp	r4, r2
   6bcc8:	bcs	6bdb8 <fputs@plt+0x667a0>
   6bccc:	ldrb	r2, [r4]
   6bcd0:	cmp	r2, #91	; 0x5b
   6bcd4:	bne	6bd94 <fputs@plt+0x6677c>
   6bcd8:	add	r4, r4, #1
   6bcdc:	add	r2, r3, fp
   6bce0:	cmp	r4, r2
   6bce4:	mov	r5, #2
   6bce8:	mov	sl, r4
   6bcec:	bcc	6bcb8 <fputs@plt+0x666a0>
   6bcf0:	mov	r0, r7
   6bcf4:	bl	5480 <ferror@plt>
   6bcf8:	cmp	r0, #0
   6bcfc:	bne	6bdf8 <fputs@plt+0x667e0>
   6bd00:	mov	r0, r7
   6bd04:	bl	4c64 <fclose@plt>
   6bd08:	ldr	r0, [r8]
   6bd0c:	bl	4e5c <free@plt>
   6bd10:	cmp	r9, #0
   6bd14:	ldr	r7, [sp, #12]
   6bd18:	ldrne	r3, [sp, #16]
   6bd1c:	movne	r0, r7
   6bd20:	moveq	r0, r7
   6bd24:	str	r7, [r8]
   6bd28:	strne	r3, [r9]
   6bd2c:	ldr	r1, [sp]
   6bd30:	ldr	r2, [sp, #20]
   6bd34:	ldr	r3, [r1]
   6bd38:	cmp	r2, r3
   6bd3c:	bne	6be10 <fputs@plt+0x667f8>
   6bd40:	add	sp, sp, #28
   6bd44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bd48:	cmp	r2, #109	; 0x6d
   6bd4c:	beq	6bdc0 <fputs@plt+0x667a8>
   6bd50:	add	r4, r4, #1
   6bd54:	b	6bcac <fputs@plt+0x66694>
   6bd58:	add	r2, r3, r6
   6bd5c:	cmp	r4, r2
   6bd60:	bcs	6bd50 <fputs@plt+0x66738>
   6bd64:	ldrb	r0, [r4]
   6bd68:	cmp	r0, #27
   6bd6c:	addeq	r4, r4, #1
   6bd70:	moveq	r5, #1
   6bd74:	beq	6bcac <fputs@plt+0x66694>
   6bd78:	cmp	r0, #9
   6bd7c:	beq	6bdcc <fputs@plt+0x667b4>
   6bd80:	mov	r1, r7
   6bd84:	add	r4, r4, #1
   6bd88:	bl	52b8 <fputc@plt>
   6bd8c:	ldr	r3, [r8]
   6bd90:	b	6bcac <fputs@plt+0x66694>
   6bd94:	mov	r1, r7
   6bd98:	mov	r0, #27
   6bd9c:	bl	52b8 <fputc@plt>
   6bda0:	ldrb	r0, [r4], #1
   6bda4:	mov	r1, r7
   6bda8:	mov	r5, #0
   6bdac:	bl	52b8 <fputc@plt>
   6bdb0:	ldr	r3, [r8]
   6bdb4:	b	6bcac <fputs@plt+0x66694>
   6bdb8:	mov	r0, #27
   6bdbc:	b	6bd80 <fputs@plt+0x66768>
   6bdc0:	add	r4, r4, #1
   6bdc4:	mov	r5, #0
   6bdc8:	b	6bcac <fputs@plt+0x66694>
   6bdcc:	mov	r1, #1
   6bdd0:	mov	r3, r7
   6bdd4:	ldr	r0, [sp, #4]
   6bdd8:	mov	r2, #8
   6bddc:	add	r4, r4, r1
   6bde0:	bl	51bc <fwrite@plt>
   6bde4:	ldr	r3, [r8]
   6bde8:	b	6bcac <fputs@plt+0x66694>
   6bdec:	bl	4fc4 <strlen@plt>
   6bdf0:	mov	r6, r0
   6bdf4:	b	6bc10 <fputs@plt+0x665f8>
   6bdf8:	mov	r0, r7
   6bdfc:	bl	4c64 <fclose@plt>
   6be00:	ldr	r0, [sp, #12]
   6be04:	bl	4e5c <free@plt>
   6be08:	mov	r0, #0
   6be0c:	b	6bd2c <fputs@plt+0x66714>
   6be10:	bl	524c <__stack_chk_fail@plt>
   6be14:	ldr	r0, [pc, #68]	; 6be60 <fputs@plt+0x66848>
   6be18:	movw	r2, #6360	; 0x18d8
   6be1c:	ldr	r1, [pc, #64]	; 6be64 <fputs@plt+0x6684c>
   6be20:	ldr	r3, [pc, #64]	; 6be68 <fputs@plt+0x66850>
   6be24:	add	r0, pc, r0
   6be28:	add	r1, pc, r1
   6be2c:	add	r3, pc, r3
   6be30:	bl	76bb0 <fputs@plt+0x71598>
   6be34:	ldr	r0, [pc, #48]	; 6be6c <fputs@plt+0x66854>
   6be38:	movw	r2, #6359	; 0x18d7
   6be3c:	ldr	r1, [pc, #44]	; 6be70 <fputs@plt+0x66858>
   6be40:	ldr	r3, [pc, #44]	; 6be74 <fputs@plt+0x6685c>
   6be44:	add	r0, pc, r0
   6be48:	add	r1, pc, r1
   6be4c:	add	r3, pc, r3
   6be50:	bl	76bb0 <fputs@plt+0x71598>
   6be54:	andeq	r4, r4, r8, lsr #31
   6be58:	andeq	r0, r0, r0, asr #8
   6be5c:	ldrdeq	r6, [r1], -r4
   6be60:	andeq	r8, r2, ip, ror #7
   6be64:	andeq	r7, r2, ip, ror #18
   6be68:	andeq	r7, r2, r8, asr r8
   6be6c:	andeq	r8, r2, r4, asr #7
   6be70:	andeq	r7, r2, ip, asr #18
   6be74:	andeq	r7, r2, r8, lsr r8
   6be78:	push	{r0, r1, r2, r3}
   6be7c:	ldr	r3, [pc, #304]	; 6bfb4 <fputs@plt+0x6699c>
   6be80:	ldr	r2, [pc, #304]	; 6bfb8 <fputs@plt+0x669a0>
   6be84:	add	r3, pc, r3
   6be88:	push	{r4, r5, r6, r7, r8, r9, lr}
   6be8c:	sub	sp, sp, #12
   6be90:	ldr	r7, [r3, r2]
   6be94:	ldr	r6, [sp, #40]	; 0x28
   6be98:	ldr	r3, [r7]
   6be9c:	cmp	r6, #0
   6bea0:	str	r3, [sp, #4]
   6bea4:	beq	6bf94 <fputs@plt+0x6697c>
   6bea8:	ldr	r5, [r6]
   6beac:	cmp	r5, #0
   6beb0:	moveq	r9, r5
   6beb4:	beq	6bec4 <fputs@plt+0x668ac>
   6beb8:	mov	r0, r5
   6bebc:	bl	4fc4 <strlen@plt>
   6bec0:	mov	r9, r0
   6bec4:	ldr	r0, [sp, #44]	; 0x2c
   6bec8:	add	r8, sp, #48	; 0x30
   6becc:	mov	r4, r9
   6bed0:	str	r8, [sp]
   6bed4:	cmp	r0, #0
   6bed8:	bne	6befc <fputs@plt+0x668e4>
   6bedc:	b	6bf34 <fputs@plt+0x6691c>
   6bee0:	ldr	r3, [sp]
   6bee4:	add	r4, r4, r0
   6bee8:	add	r2, r3, #4
   6beec:	str	r2, [sp]
   6bef0:	ldr	r0, [r3]
   6bef4:	cmp	r0, #0
   6bef8:	beq	6bf34 <fputs@plt+0x6691c>
   6befc:	bl	4fc4 <strlen@plt>
   6bf00:	mvn	r3, r4
   6bf04:	cmp	r0, r3
   6bf08:	bls	6bee0 <fputs@plt+0x668c8>
   6bf0c:	mov	r4, #0
   6bf10:	ldr	r2, [sp, #4]
   6bf14:	mov	r0, r4
   6bf18:	ldr	r3, [r7]
   6bf1c:	cmp	r2, r3
   6bf20:	bne	6bf90 <fputs@plt+0x66978>
   6bf24:	add	sp, sp, #12
   6bf28:	pop	{r4, r5, r6, r7, r8, r9, lr}
   6bf2c:	add	sp, sp, #16
   6bf30:	bx	lr
   6bf34:	mov	r0, r5
   6bf38:	add	r1, r4, #1
   6bf3c:	bl	548c <realloc@plt>
   6bf40:	subs	r5, r0, #0
   6bf44:	beq	6bf88 <fputs@plt+0x66970>
   6bf48:	ldr	r1, [sp, #44]	; 0x2c
   6bf4c:	add	r0, r5, r9
   6bf50:	str	r8, [sp]
   6bf54:	cmp	r1, #0
   6bf58:	beq	6bf74 <fputs@plt+0x6695c>
   6bf5c:	add	r8, r8, #4
   6bf60:	bl	4d3c <stpcpy@plt>
   6bf64:	str	r8, [sp]
   6bf68:	ldr	r1, [r8, #-4]
   6bf6c:	cmp	r1, #0
   6bf70:	bne	6bf5c <fputs@plt+0x66944>
   6bf74:	mov	r3, #0
   6bf78:	add	r4, r5, r4
   6bf7c:	strb	r3, [r0]
   6bf80:	str	r5, [r6]
   6bf84:	b	6bf10 <fputs@plt+0x668f8>
   6bf88:	mov	r4, r5
   6bf8c:	b	6bf10 <fputs@plt+0x668f8>
   6bf90:	bl	524c <__stack_chk_fail@plt>
   6bf94:	ldr	r0, [pc, #32]	; 6bfbc <fputs@plt+0x669a4>
   6bf98:	movw	r2, #6594	; 0x19c2
   6bf9c:	ldr	r1, [pc, #28]	; 6bfc0 <fputs@plt+0x669a8>
   6bfa0:	ldr	r3, [pc, #28]	; 6bfc4 <fputs@plt+0x669ac>
   6bfa4:	add	r0, pc, r0
   6bfa8:	add	r1, pc, r1
   6bfac:	add	r3, pc, r3
   6bfb0:	bl	76bb0 <fputs@plt+0x71598>
   6bfb4:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   6bfb8:	andeq	r0, r0, r0, asr #8
   6bfbc:	andeq	r5, r2, r0, asr #22
   6bfc0:	andeq	r7, r2, ip, ror #15
   6bfc4:	andeq	r8, r2, ip, asr #27
   6bfc8:	push	{r4, r5, r6, r7, r8, lr}
   6bfcc:	subs	r7, r0, #0
   6bfd0:	mov	r4, r1
   6bfd4:	mov	r5, r2
   6bfd8:	mov	r6, r3
   6bfdc:	beq	6c044 <fputs@plt+0x66a2c>
   6bfe0:	cmp	r1, #0
   6bfe4:	beq	6c064 <fputs@plt+0x66a4c>
   6bfe8:	ldr	r3, [r1]
   6bfec:	cmp	r3, r2
   6bff0:	bcs	6c034 <fputs@plt+0x66a1c>
   6bff4:	mov	r1, r6
   6bff8:	mov	r0, #64	; 0x40
   6bffc:	bl	7f53c <fputs@plt+0x79f24>
   6c000:	lsl	r8, r5, #1
   6c004:	mul	r5, r6, r5
   6c008:	cmp	r8, r0
   6c00c:	movcc	r8, r0
   6c010:	mul	r1, r6, r8
   6c014:	cmp	r1, r5
   6c018:	bcc	6c03c <fputs@plt+0x66a24>
   6c01c:	ldr	r0, [r7]
   6c020:	bl	548c <realloc@plt>
   6c024:	cmp	r0, #0
   6c028:	strne	r0, [r7]
   6c02c:	strne	r8, [r4]
   6c030:	pop	{r4, r5, r6, r7, r8, pc}
   6c034:	ldr	r0, [r7]
   6c038:	pop	{r4, r5, r6, r7, r8, pc}
   6c03c:	mov	r0, #0
   6c040:	pop	{r4, r5, r6, r7, r8, pc}
   6c044:	ldr	r0, [pc, #56]	; 6c084 <fputs@plt+0x66a6c>
   6c048:	movw	r2, #6664	; 0x1a08
   6c04c:	ldr	r1, [pc, #52]	; 6c088 <fputs@plt+0x66a70>
   6c050:	ldr	r3, [pc, #52]	; 6c08c <fputs@plt+0x66a74>
   6c054:	add	r0, pc, r0
   6c058:	add	r1, pc, r1
   6c05c:	add	r3, pc, r3
   6c060:	bl	76bb0 <fputs@plt+0x71598>
   6c064:	ldr	r0, [pc, #36]	; 6c090 <fputs@plt+0x66a78>
   6c068:	movw	r2, #6665	; 0x1a09
   6c06c:	ldr	r1, [pc, #32]	; 6c094 <fputs@plt+0x66a7c>
   6c070:	ldr	r3, [pc, #32]	; 6c098 <fputs@plt+0x66a80>
   6c074:	add	r0, pc, r0
   6c078:	add	r1, pc, r1
   6c07c:	add	r3, pc, r3
   6c080:	bl	76bb0 <fputs@plt+0x71598>
   6c084:	andeq	r7, r2, ip, lsl r4
   6c088:	andeq	r7, r2, ip, lsr r7
   6c08c:			; <UNDEFINED> instruction: 0x00028eb0
   6c090:	andeq	lr, r1, r4, lsr #22
   6c094:	andeq	r7, r2, ip, lsl r7
   6c098:	muleq	r2, r0, lr
   6c09c:	ldr	ip, [pc, #852]	; 6c3f8 <fputs@plt+0x66de0>
   6c0a0:	cmp	r3, #0
   6c0a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c0a8:	add	fp, sp, #32
   6c0ac:	ldr	lr, [pc, #840]	; 6c3fc <fputs@plt+0x66de4>
   6c0b0:	sub	sp, sp, #44	; 0x2c
   6c0b4:	add	ip, pc, ip
   6c0b8:	str	r3, [fp, #-64]	; 0xffffffc0
   6c0bc:	mov	r4, r1
   6c0c0:	str	r2, [fp, #-68]	; 0xffffffbc
   6c0c4:	mov	r3, ip
   6c0c8:	str	r0, [fp, #-60]	; 0xffffffc4
   6c0cc:	mov	r2, #0
   6c0d0:	ldr	lr, [ip, lr]
   6c0d4:	str	r2, [fp, #-48]	; 0xffffffd0
   6c0d8:	ldr	r3, [lr]
   6c0dc:	str	lr, [fp, #-56]	; 0xffffffc8
   6c0e0:	str	r3, [fp, #-40]	; 0xffffffd8
   6c0e4:	beq	6c2d0 <fputs@plt+0x66cb8>
   6c0e8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6c0ec:	cmp	r2, #0
   6c0f0:	blt	6c308 <fputs@plt+0x66cf0>
   6c0f4:	bne	6c258 <fputs@plt+0x66c40>
   6c0f8:	ldr	r5, [pc, #768]	; 6c400 <fputs@plt+0x66de8>
   6c0fc:	add	r5, pc, r5
   6c100:	ldr	r1, [pc, #764]	; 6c404 <fputs@plt+0x66dec>
   6c104:	mov	r0, r5
   6c108:	add	r1, pc, r1
   6c10c:	bl	503c <fopen64@plt>
   6c110:	subs	r6, r0, #0
   6c114:	beq	6c2a8 <fputs@plt+0x66c90>
   6c118:	cmp	r4, #0
   6c11c:	bne	6c330 <fputs@plt+0x66d18>
   6c120:	str	r4, [fp, #-44]	; 0xffffffd4
   6c124:	sub	r7, fp, #48	; 0x30
   6c128:	sub	r8, fp, #44	; 0x2c
   6c12c:	b	6c17c <fputs@plt+0x66b64>
   6c130:	mov	r0, r7
   6c134:	mov	r1, r8
   6c138:	add	r2, r4, #2
   6c13c:	mov	r3, #1
   6c140:	bl	6bfc8 <fputs@plt+0x669b0>
   6c144:	cmp	r0, #0
   6c148:	beq	6c248 <fputs@plt+0x66c30>
   6c14c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   6c150:	add	r9, r4, #1
   6c154:	add	sl, r3, r4
   6c158:	bl	51ec <__ctype_b_loc@plt>
   6c15c:	lsl	r1, r5, #1
   6c160:	mov	r4, r9
   6c164:	ldr	r0, [r0]
   6c168:	ldrh	r1, [r0, r1]
   6c16c:	tst	r1, #16384	; 0x4000
   6c170:	uxtbne	r5, r5
   6c174:	moveq	r5, #32
   6c178:	strb	r5, [sl]
   6c17c:	mov	r0, r6
   6c180:	bl	4cac <_IO_getc@plt>
   6c184:	cmn	r0, #1
   6c188:	mov	r5, r0
   6c18c:	bne	6c130 <fputs@plt+0x66b18>
   6c190:	cmp	r4, #0
   6c194:	bne	6c294 <fputs@plt+0x66c7c>
   6c198:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c19c:	cmp	r0, #0
   6c1a0:	beq	6c1b0 <fputs@plt+0x66b98>
   6c1a4:	ldrb	r3, [r0]
   6c1a8:	cmp	r3, #0
   6c1ac:	bne	6c214 <fputs@plt+0x66bfc>
   6c1b0:	mov	r3, #0
   6c1b4:	str	r3, [fp, #-44]	; 0xffffffd4
   6c1b8:	bl	4e5c <free@plt>
   6c1bc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   6c1c0:	cmp	r2, #0
   6c1c4:	mvneq	r4, #1
   6c1c8:	beq	6c288 <fputs@plt+0x66c70>
   6c1cc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6c1d0:	sub	r1, fp, #44	; 0x2c
   6c1d4:	bl	66990 <fputs@plt+0x61378>
   6c1d8:	cmp	r0, #0
   6c1dc:	blt	6c2b8 <fputs@plt+0x66ca0>
   6c1e0:	ldr	r0, [pc, #544]	; 6c408 <fputs@plt+0x66df0>
   6c1e4:	mov	r3, #0
   6c1e8:	ldr	r2, [pc, #540]	; 6c40c <fputs@plt+0x66df4>
   6c1ec:	add	r0, pc, r0
   6c1f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6c1f4:	add	r2, pc, r2
   6c1f8:	bl	6a1cc <fputs@plt+0x64bb4>
   6c1fc:	cmp	r0, #0
   6c200:	str	r0, [fp, #-48]	; 0xffffffd0
   6c204:	beq	6c284 <fputs@plt+0x66c6c>
   6c208:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6c20c:	bl	4e5c <free@plt>
   6c210:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c214:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6c218:	mov	r4, #0
   6c21c:	str	r0, [r1]
   6c220:	mov	r0, r6
   6c224:	bl	4c64 <fclose@plt>
   6c228:	ldr	r1, [fp, #-56]	; 0xffffffc8
   6c22c:	mov	r0, r4
   6c230:	ldr	r2, [fp, #-40]	; 0xffffffd8
   6c234:	ldr	r3, [r1]
   6c238:	cmp	r2, r3
   6c23c:	bne	6c2c0 <fputs@plt+0x66ca8>
   6c240:	sub	sp, fp, #32
   6c244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c248:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c24c:	mvn	r4, #11
   6c250:	bl	4e5c <free@plt>
   6c254:	b	6c220 <fputs@plt+0x66c08>
   6c258:	ldr	r3, [fp, #-60]	; 0xffffffc4
   6c25c:	sub	sp, sp, #40	; 0x28
   6c260:	add	r5, sp, #8
   6c264:	mov	r1, #1
   6c268:	mov	r2, #27
   6c26c:	str	r3, [sp]
   6c270:	mov	r0, r5
   6c274:	ldr	r3, [pc, #404]	; 6c410 <fputs@plt+0x66df8>
   6c278:	add	r3, pc, r3
   6c27c:	bl	5444 <__sprintf_chk@plt>
   6c280:	b	6c100 <fputs@plt+0x66ae8>
   6c284:	mvn	r4, #11
   6c288:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6c28c:	bl	4e5c <free@plt>
   6c290:	b	6c220 <fputs@plt+0x66c08>
   6c294:	ldr	r2, [fp, #-48]	; 0xffffffd0
   6c298:	mov	r3, #0
   6c29c:	add	r4, r2, r4
   6c2a0:	strb	r3, [r4, #-1]
   6c2a4:	b	6c198 <fputs@plt+0x66b80>
   6c2a8:	bl	55b8 <__errno_location@plt>
   6c2ac:	ldr	r4, [r0]
   6c2b0:	rsb	r4, r4, #0
   6c2b4:	b	6c228 <fputs@plt+0x66c10>
   6c2b8:	mov	r4, r0
   6c2bc:	b	6c288 <fputs@plt+0x66c70>
   6c2c0:	bl	524c <__stack_chk_fail@plt>
   6c2c4:	mov	r4, r0
   6c2c8:	mov	r0, r4
   6c2cc:	bl	54f8 <_Unwind_Resume@plt>
   6c2d0:	ldr	r0, [pc, #316]	; 6c414 <fputs@plt+0x66dfc>
   6c2d4:	movw	r2, #723	; 0x2d3
   6c2d8:	ldr	r1, [pc, #312]	; 6c418 <fputs@plt+0x66e00>
   6c2dc:	ldr	r3, [pc, #312]	; 6c41c <fputs@plt+0x66e04>
   6c2e0:	add	r0, pc, r0
   6c2e4:	add	r1, pc, r1
   6c2e8:	add	r3, pc, r3
   6c2ec:	bl	76bb0 <fputs@plt+0x71598>
   6c2f0:	mov	r4, r0
   6c2f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6c2f8:	bl	4e5c <free@plt>
   6c2fc:	mov	r0, r6
   6c300:	bl	4c64 <fclose@plt>
   6c304:	b	6c2c8 <fputs@plt+0x66cb0>
   6c308:	ldr	r0, [pc, #272]	; 6c420 <fputs@plt+0x66e08>
   6c30c:	mov	r2, #724	; 0x2d4
   6c310:	ldr	r1, [pc, #268]	; 6c424 <fputs@plt+0x66e0c>
   6c314:	ldr	r3, [pc, #268]	; 6c428 <fputs@plt+0x66e10>
   6c318:	add	r0, pc, r0
   6c31c:	add	r1, pc, r1
   6c320:	add	r3, pc, r3
   6c324:	bl	76bb0 <fputs@plt+0x71598>
   6c328:	mov	r4, r0
   6c32c:	b	6c2fc <fputs@plt+0x66ce4>
   6c330:	mov	r0, r4
   6c334:	bl	5210 <malloc@plt>
   6c338:	cmp	r0, #0
   6c33c:	mov	r7, r0
   6c340:	str	r0, [fp, #-48]	; 0xffffffd0
   6c344:	beq	6c3ec <fputs@plt+0x66dd4>
   6c348:	mov	r9, #32
   6c34c:	mov	r5, #0
   6c350:	b	6c370 <fputs@plt+0x66d58>
   6c354:	bl	51ec <__ctype_b_loc@plt>
   6c358:	lsl	r2, r8, #1
   6c35c:	ldr	r1, [r0]
   6c360:	ldrh	r2, [r1, r2]
   6c364:	tst	r2, #16384	; 0x4000
   6c368:	bne	6c3b8 <fputs@plt+0x66da0>
   6c36c:	mov	r5, #1
   6c370:	mov	r0, r6
   6c374:	bl	4cac <_IO_getc@plt>
   6c378:	cmn	r0, #1
   6c37c:	mov	r8, r0
   6c380:	bne	6c354 <fputs@plt+0x66d3c>
   6c384:	cmp	r4, #4
   6c388:	movhi	r3, #0
   6c38c:	strbhi	r3, [r7]
   6c390:	bhi	6c198 <fputs@plt+0x66b80>
   6c394:	sub	r4, r4, #1
   6c398:	ldr	r1, [pc, #140]	; 6c42c <fputs@plt+0x66e14>
   6c39c:	mov	r0, r7
   6c3a0:	add	r1, pc, r1
   6c3a4:	mov	r2, r4
   6c3a8:	bl	5018 <memcpy@plt>
   6c3ac:	mov	r3, #0
   6c3b0:	strb	r3, [r7, r4]
   6c3b4:	b	6c198 <fputs@plt+0x66b80>
   6c3b8:	cmp	r5, #0
   6c3bc:	beq	6c3d4 <fputs@plt+0x66dbc>
   6c3c0:	cmp	r4, #4
   6c3c4:	bls	6c394 <fputs@plt+0x66d7c>
   6c3c8:	strb	r9, [r7]
   6c3cc:	sub	r4, r4, #1
   6c3d0:	add	r7, r7, #1
   6c3d4:	cmp	r4, #4
   6c3d8:	bls	6c394 <fputs@plt+0x66d7c>
   6c3dc:	strb	r8, [r7]
   6c3e0:	sub	r4, r4, #1
   6c3e4:	add	r7, r7, #1
   6c3e8:	b	6c34c <fputs@plt+0x66d34>
   6c3ec:	mvn	r4, #11
   6c3f0:	b	6c220 <fputs@plt+0x66c08>
   6c3f4:	b	6c2c4 <fputs@plt+0x66cac>
   6c3f8:	andeq	r4, r4, r4, asr #21
   6c3fc:	andeq	r0, r0, r0, asr #8
   6c400:			; <UNDEFINED> instruction: 0x0001ffb0
   6c404:			; <UNDEFINED> instruction: 0x0001b5b8
   6c408:	andeq	r7, r2, r8, asr lr
   6c40c:	andeq	r8, r2, ip, asr #32
   6c410:	andeq	pc, r1, r0, asr #29
   6c414:	andeq	r6, r1, r8, ror ip
   6c418:			; <UNDEFINED> instruction: 0x000274b0
   6c41c:	andeq	r7, r2, r8, asr #7
   6c420:	andeq	pc, r1, ip, asr lr	; <UNPREDICTABLE>
   6c424:	andeq	r7, r2, r8, ror r4
   6c428:	muleq	r2, r0, r3
   6c42c:	andeq	r6, r1, r8, ror #4
   6c430:	ldr	r2, [pc, #504]	; 6c630 <fputs@plt+0x67018>
   6c434:	mov	r3, #0
   6c438:	ldr	ip, [pc, #500]	; 6c634 <fputs@plt+0x6701c>
   6c43c:	add	r2, pc, r2
   6c440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c444:	sub	sp, sp, #28
   6c448:	ldr	ip, [r2, ip]
   6c44c:	subs	r6, r0, #0
   6c450:	str	r3, [sp, #12]
   6c454:	mov	r9, r1
   6c458:	str	r3, [sp, #16]
   6c45c:	ldr	r3, [ip]
   6c460:	str	ip, [sp, #4]
   6c464:	str	r3, [sp, #20]
   6c468:	beq	6c60c <fputs@plt+0x66ff4>
   6c46c:	bl	4b74 <opendir@plt>
   6c470:	subs	r6, r0, #0
   6c474:	beq	6c5b4 <fputs@plt+0x66f9c>
   6c478:	bl	55b8 <__errno_location@plt>
   6c47c:	mov	r5, #0
   6c480:	add	sl, sp, #16
   6c484:	add	fp, sp, #12
   6c488:	mov	r7, r5
   6c48c:	mov	r8, r0
   6c490:	str	r7, [r8]
   6c494:	mov	r0, r6
   6c498:	bl	5414 <readdir64@plt>
   6c49c:	subs	r4, r0, #0
   6c4a0:	beq	6c528 <fputs@plt+0x66f10>
   6c4a4:	mov	r0, r6
   6c4a8:	mov	r1, r4
   6c4ac:	bl	6a06c <fputs@plt+0x64a54>
   6c4b0:	mov	r0, r4
   6c4b4:	bl	69268 <fputs@plt+0x63c50>
   6c4b8:	cmp	r0, #0
   6c4bc:	beq	6c490 <fputs@plt+0x66e78>
   6c4c0:	cmp	r9, #0
   6c4c4:	beq	6c594 <fputs@plt+0x66f7c>
   6c4c8:	mov	r0, sl
   6c4cc:	mov	r1, fp
   6c4d0:	add	r2, r5, #2
   6c4d4:	mov	r3, #4
   6c4d8:	bl	6bfc8 <fputs@plt+0x669b0>
   6c4dc:	cmp	r0, #0
   6c4e0:	beq	6c59c <fputs@plt+0x66f84>
   6c4e4:	add	r0, r4, #19
   6c4e8:	ldr	r4, [sp, #16]
   6c4ec:	bl	54ec <__strdup@plt>
   6c4f0:	lsl	r2, r5, #2
   6c4f4:	str	r0, [r4, r5, lsl #2]
   6c4f8:	ldr	r0, [sp, #16]
   6c4fc:	ldr	r3, [r0, r5, lsl #2]
   6c500:	cmp	r3, #0
   6c504:	beq	6c5a8 <fputs@plt+0x66f90>
   6c508:	add	r0, r0, r2
   6c50c:	add	r5, r5, #1
   6c510:	str	r7, [r0, #4]
   6c514:	mov	r0, r6
   6c518:	str	r7, [r8]
   6c51c:	bl	5414 <readdir64@plt>
   6c520:	subs	r4, r0, #0
   6c524:	bne	6c4a4 <fputs@plt+0x66e8c>
   6c528:	ldr	r3, [r8]
   6c52c:	cmp	r3, #0
   6c530:	rsbne	r5, r3, #0
   6c534:	ldrne	r2, [sp, #16]
   6c538:	bne	6c554 <fputs@plt+0x66f3c>
   6c53c:	cmp	r9, #0
   6c540:	ldrne	r1, [sp, #16]
   6c544:	movne	r2, r3
   6c548:	ldreq	r2, [sp, #16]
   6c54c:	strne	r3, [sp, #16]
   6c550:	strne	r1, [r9]
   6c554:	cmp	r2, #0
   6c558:	beq	6c564 <fputs@plt+0x66f4c>
   6c55c:	mov	r0, r2
   6c560:	bl	74690 <fputs@plt+0x6f078>
   6c564:	cmp	r6, #0
   6c568:	beq	6c574 <fputs@plt+0x66f5c>
   6c56c:	mov	r0, r6
   6c570:	bl	51d4 <closedir@plt>
   6c574:	ldr	r1, [sp, #4]
   6c578:	mov	r0, r5
   6c57c:	ldr	r2, [sp, #20]
   6c580:	ldr	r3, [r1]
   6c584:	cmp	r2, r3
   6c588:	bne	6c5c8 <fputs@plt+0x66fb0>
   6c58c:	add	sp, sp, #28
   6c590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c594:	add	r5, r5, #1
   6c598:	b	6c490 <fputs@plt+0x66e78>
   6c59c:	ldr	r2, [sp, #16]
   6c5a0:	mvn	r5, #11
   6c5a4:	b	6c554 <fputs@plt+0x66f3c>
   6c5a8:	mov	r2, r0
   6c5ac:	mvn	r5, #11
   6c5b0:	b	6c554 <fputs@plt+0x66f3c>
   6c5b4:	bl	55b8 <__errno_location@plt>
   6c5b8:	ldr	r2, [sp, #16]
   6c5bc:	ldr	r5, [r0]
   6c5c0:	rsb	r5, r5, #0
   6c5c4:	b	6c554 <fputs@plt+0x66f3c>
   6c5c8:	bl	524c <__stack_chk_fail@plt>
   6c5cc:	mov	r4, r0
   6c5d0:	mov	r6, #0
   6c5d4:	ldr	r0, [sp, #16]
   6c5d8:	cmp	r0, #0
   6c5dc:	beq	6c5e4 <fputs@plt+0x66fcc>
   6c5e0:	bl	74690 <fputs@plt+0x6f078>
   6c5e4:	cmp	r6, #0
   6c5e8:	beq	6c5f4 <fputs@plt+0x66fdc>
   6c5ec:	mov	r0, r6
   6c5f0:	bl	51d4 <closedir@plt>
   6c5f4:	mov	r0, r4
   6c5f8:	bl	54f8 <_Unwind_Resume@plt>
   6c5fc:	mov	r4, r0
   6c600:	b	6c5d4 <fputs@plt+0x66fbc>
   6c604:	mov	r4, r0
   6c608:	b	6c5e4 <fputs@plt+0x66fcc>
   6c60c:	ldr	r0, [pc, #36]	; 6c638 <fputs@plt+0x67020>
   6c610:	movw	r2, #5272	; 0x1498
   6c614:	ldr	r1, [pc, #32]	; 6c63c <fputs@plt+0x67024>
   6c618:	ldr	r3, [pc, #32]	; 6c640 <fputs@plt+0x67028>
   6c61c:	add	r0, pc, r0
   6c620:	add	r1, pc, r1
   6c624:	add	r3, pc, r3
   6c628:	bl	76bb0 <fputs@plt+0x71598>
   6c62c:	b	6c5fc <fputs@plt+0x66fe4>
   6c630:	andeq	r4, r4, ip, lsr r7
   6c634:	andeq	r0, r0, r0, asr #8
   6c638:	muleq	r1, r4, sl
   6c63c:	andeq	r7, r2, r4, ror r1
   6c640:	andeq	r8, r2, r4, lsl #15
   6c644:	cmp	r0, #0
   6c648:	push	{r3, r4, r5, r6, r7, lr}
   6c64c:	mov	r4, r1
   6c650:	mov	r7, r3
   6c654:	beq	6c6c0 <fputs@plt+0x670a8>
   6c658:	cmp	r1, #0
   6c65c:	beq	6c6a0 <fputs@plt+0x67088>
   6c660:	ldr	r5, [r1]
   6c664:	bl	6bfc8 <fputs@plt+0x669b0>
   6c668:	subs	r6, r0, #0
   6c66c:	beq	6c67c <fputs@plt+0x67064>
   6c670:	ldr	r1, [r4]
   6c674:	cmp	r5, r1
   6c678:	bcc	6c684 <fputs@plt+0x6706c>
   6c67c:	mov	r0, r6
   6c680:	pop	{r3, r4, r5, r6, r7, pc}
   6c684:	rsb	r2, r5, r1
   6c688:	mov	r1, #0
   6c68c:	mla	r0, r7, r5, r6
   6c690:	mul	r2, r7, r2
   6c694:	bl	4d54 <memset@plt>
   6c698:	mov	r0, r6
   6c69c:	pop	{r3, r4, r5, r6, r7, pc}
   6c6a0:	ldr	r0, [pc, #56]	; 6c6e0 <fputs@plt+0x670c8>
   6c6a4:	movw	r2, #6691	; 0x1a23
   6c6a8:	ldr	r1, [pc, #52]	; 6c6e4 <fputs@plt+0x670cc>
   6c6ac:	ldr	r3, [pc, #52]	; 6c6e8 <fputs@plt+0x670d0>
   6c6b0:	add	r0, pc, r0
   6c6b4:	add	r1, pc, r1
   6c6b8:	add	r3, pc, r3
   6c6bc:	bl	76bb0 <fputs@plt+0x71598>
   6c6c0:	ldr	r0, [pc, #36]	; 6c6ec <fputs@plt+0x670d4>
   6c6c4:	movw	r2, #6690	; 0x1a22
   6c6c8:	ldr	r1, [pc, #32]	; 6c6f0 <fputs@plt+0x670d8>
   6c6cc:	ldr	r3, [pc, #32]	; 6c6f4 <fputs@plt+0x670dc>
   6c6d0:	add	r0, pc, r0
   6c6d4:	add	r1, pc, r1
   6c6d8:	add	r3, pc, r3
   6c6dc:	bl	76bb0 <fputs@plt+0x71598>
   6c6e0:	andeq	lr, r1, r8, ror #9
   6c6e4:	andeq	r7, r2, r0, ror #1
   6c6e8:	andeq	r8, r2, r0, ror r9
   6c6ec:	andeq	r6, r2, r0, lsr #27
   6c6f0:	andeq	r7, r2, r0, asr #1
   6c6f4:	andeq	r8, r2, r0, asr r9
   6c6f8:	push	{r4, lr}
   6c6fc:	mov	r4, r0
   6c700:	bl	4fc4 <strlen@plt>
   6c704:	cmp	r0, #32
   6c708:	beq	6c78c <fputs@plt+0x67174>
   6c70c:	cmp	r0, #36	; 0x24
   6c710:	beq	6c71c <fputs@plt+0x67104>
   6c714:	mov	r0, #0
   6c718:	pop	{r4, pc}
   6c71c:	mov	r3, #0
   6c720:	b	6c760 <fputs@plt+0x67148>
   6c724:	cmp	r3, #23
   6c728:	cmpne	r3, #18
   6c72c:	sub	r1, r2, #48	; 0x30
   6c730:	movne	r0, #0
   6c734:	moveq	r0, #1
   6c738:	beq	6c770 <fputs@plt+0x67158>
   6c73c:	cmp	r1, #9
   6c740:	bic	r2, r2, #32
   6c744:	sub	r2, r2, #65	; 0x41
   6c748:	bls	6c754 <fputs@plt+0x6713c>
   6c74c:	cmp	r2, #25
   6c750:	pophi	{r4, pc}
   6c754:	add	r3, r3, #1
   6c758:	cmp	r3, #36	; 0x24
   6c75c:	beq	6c784 <fputs@plt+0x6716c>
   6c760:	cmp	r3, #13
   6c764:	cmpne	r3, #8
   6c768:	ldrb	r2, [r4, r3]
   6c76c:	bne	6c724 <fputs@plt+0x6710c>
   6c770:	cmp	r2, #45	; 0x2d
   6c774:	bne	6c714 <fputs@plt+0x670fc>
   6c778:	add	r3, r3, #1
   6c77c:	cmp	r3, #36	; 0x24
   6c780:	bne	6c760 <fputs@plt+0x67148>
   6c784:	mov	r0, #1
   6c788:	pop	{r4, pc}
   6c78c:	mov	r3, #0
   6c790:	ldrb	r2, [r4, r3]
   6c794:	add	r3, r3, #1
   6c798:	bic	r1, r2, #32
   6c79c:	sub	r2, r2, #48	; 0x30
   6c7a0:	cmp	r2, #9
   6c7a4:	sub	r1, r1, #65	; 0x41
   6c7a8:	bls	6c7b4 <fputs@plt+0x6719c>
   6c7ac:	cmp	r1, #25
   6c7b0:	bhi	6c714 <fputs@plt+0x670fc>
   6c7b4:	cmp	r3, #32
   6c7b8:	bne	6c790 <fputs@plt+0x67178>
   6c7bc:	mov	r0, #1
   6c7c0:	pop	{r4, pc}
   6c7c4:	push	{r4, lr}
   6c7c8:	subs	r4, r0, #0
   6c7cc:	beq	6c80c <fputs@plt+0x671f4>
   6c7d0:	mov	r0, #0
   6c7d4:	bl	6e3b0 <fputs@plt+0x68d98>
   6c7d8:	cmp	r0, #0
   6c7dc:	ble	6c7f8 <fputs@plt+0x671e0>
   6c7e0:	mov	r1, #0
   6c7e4:	mov	r3, r4
   6c7e8:	mov	r2, r1
   6c7ec:	mov	r0, #1
   6c7f0:	pop	{r4, lr}
   6c7f4:	b	6c09c <fputs@plt+0x66a84>
   6c7f8:	ldr	r0, [pc, #44]	; 6c82c <fputs@plt+0x67214>
   6c7fc:	mov	r1, r4
   6c800:	pop	{r4, lr}
   6c804:	add	r0, pc, r0
   6c808:	b	7dcac <fputs@plt+0x78694>
   6c80c:	ldr	r0, [pc, #28]	; 6c830 <fputs@plt+0x67218>
   6c810:	movw	r2, #6791	; 0x1a87
   6c814:	ldr	r1, [pc, #24]	; 6c834 <fputs@plt+0x6721c>
   6c818:	ldr	r3, [pc, #24]	; 6c838 <fputs@plt+0x67220>
   6c81c:	add	r0, pc, r0
   6c820:	add	r1, pc, r1
   6c824:	add	r3, pc, r3
   6c828:	bl	76bb0 <fputs@plt+0x71598>
   6c82c:	andeq	r4, r1, ip, lsl r8
   6c830:			; <UNDEFINED> instruction: 0x0001a7bc
   6c834:	andeq	r6, r2, r4, ror pc
   6c838:	andeq	r8, r2, r4, lsl #13
   6c83c:	ldr	r3, [pc, #476]	; 6ca20 <fputs@plt+0x67408>
   6c840:	push	{r4, r5, r6, r7, r8, fp, lr}
   6c844:	add	fp, sp, #24
   6c848:	ldr	r2, [pc, #468]	; 6ca24 <fputs@plt+0x6740c>
   6c84c:	sub	sp, sp, #44	; 0x2c
   6c850:	add	r3, pc, r3
   6c854:	subs	r8, r0, #0
   6c858:	mov	r4, #0
   6c85c:	ldr	r6, [r3, r2]
   6c860:	mov	r7, r1
   6c864:	str	r4, [fp, #-52]	; 0xffffffcc
   6c868:	str	r4, [fp, #-48]	; 0xffffffd0
   6c86c:	ldr	r3, [r6]
   6c870:	str	r3, [fp, #-32]	; 0xffffffe0
   6c874:	beq	6ca00 <fputs@plt+0x673e8>
   6c878:	cmp	r1, #0
   6c87c:	beq	6c9c4 <fputs@plt+0x673ac>
   6c880:	str	r8, [fp, #-36]	; 0xffffffdc
   6c884:	bl	4fc4 <strlen@plt>
   6c888:	ldr	lr, [pc, #408]	; 6ca28 <fputs@plt+0x67410>
   6c88c:	add	lr, pc, lr
   6c890:	add	r0, r0, #37	; 0x25
   6c894:	bic	ip, r0, #7
   6c898:	ldm	lr!, {r0, r1, r2, r3}
   6c89c:	sub	sp, sp, ip
   6c8a0:	add	r5, sp, #16
   6c8a4:	mov	ip, r5
   6c8a8:	stmia	ip!, {r0, r1, r2, r3}
   6c8ac:	ldm	lr, {r0, r1}
   6c8b0:	lsr	r3, r1, #16
   6c8b4:	str	r0, [ip], #4
   6c8b8:	add	r0, r5, #22
   6c8bc:	strh	r1, [ip], #2
   6c8c0:	mov	r1, r8
   6c8c4:	strb	r3, [ip]
   6c8c8:	bl	4d3c <stpcpy@plt>
   6c8cc:	ldr	r2, [pc, #344]	; 6ca2c <fputs@plt+0x67414>
   6c8d0:	ldr	r1, [pc, #344]	; 6ca30 <fputs@plt+0x67418>
   6c8d4:	add	r2, pc, r2
   6c8d8:	add	r1, pc, r1
   6c8dc:	mov	r3, r0
   6c8e0:	mov	r0, r5
   6c8e4:	strb	r4, [r3]
   6c8e8:	sub	r3, fp, #52	; 0x34
   6c8ec:	str	r2, [sp]
   6c8f0:	sub	r2, fp, #48	; 0x30
   6c8f4:	str	r2, [sp, #4]
   6c8f8:	ldr	r2, [pc, #308]	; 6ca34 <fputs@plt+0x6741c>
   6c8fc:	str	r4, [sp, #8]
   6c900:	add	r2, pc, r2
   6c904:	bl	7d9e4 <fputs@plt+0x783cc>
   6c908:	cmn	r0, #2
   6c90c:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   6c910:	mvneq	r4, #111	; 0x6f
   6c914:	beq	6c974 <fputs@plt+0x6735c>
   6c918:	cmp	r0, #0
   6c91c:	blt	6c99c <fputs@plt+0x67384>
   6c920:	ldr	r4, [fp, #-52]	; 0xffffffcc
   6c924:	cmp	r4, #0
   6c928:	beq	6c9b4 <fputs@plt+0x6739c>
   6c92c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   6c930:	ldr	r1, [pc, #256]	; 6ca38 <fputs@plt+0x67420>
   6c934:	mov	r0, r5
   6c938:	add	r1, pc, r1
   6c93c:	bl	65b84 <fputs@plt+0x6056c>
   6c940:	cmp	r0, #0
   6c944:	beq	6c9a8 <fputs@plt+0x67390>
   6c948:	mov	r0, r4
   6c94c:	sub	r1, fp, #44	; 0x2c
   6c950:	bl	66374 <fputs@plt+0x60d5c>
   6c954:	cmp	r0, #0
   6c958:	blt	6c99c <fputs@plt+0x67384>
   6c95c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   6c960:	cmp	r3, #1
   6c964:	ble	6c9b4 <fputs@plt+0x6739c>
   6c968:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c96c:	mov	r4, #0
   6c970:	str	r3, [r7]
   6c974:	bl	4e5c <free@plt>
   6c978:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6c97c:	bl	4e5c <free@plt>
   6c980:	ldr	r2, [fp, #-32]	; 0xffffffe0
   6c984:	ldr	r3, [r6]
   6c988:	mov	r0, r4
   6c98c:	cmp	r2, r3
   6c990:	bne	6c9c0 <fputs@plt+0x673a8>
   6c994:	sub	sp, fp, #24
   6c998:	pop	{r4, r5, r6, r7, r8, fp, pc}
   6c99c:	mov	r4, r0
   6c9a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c9a4:	b	6c974 <fputs@plt+0x6735c>
   6c9a8:	mov	r0, r5
   6c9ac:	mvn	r4, #4
   6c9b0:	b	6c974 <fputs@plt+0x6735c>
   6c9b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c9b8:	mvn	r4, #4
   6c9bc:	b	6c974 <fputs@plt+0x6735c>
   6c9c0:	bl	524c <__stack_chk_fail@plt>
   6c9c4:	ldr	r0, [pc, #112]	; 6ca3c <fputs@plt+0x67424>
   6c9c8:	movw	r2, #6898	; 0x1af2
   6c9cc:	ldr	r1, [pc, #108]	; 6ca40 <fputs@plt+0x67428>
   6c9d0:	ldr	r3, [pc, #108]	; 6ca44 <fputs@plt+0x6742c>
   6c9d4:	add	r0, pc, r0
   6c9d8:	add	r1, pc, r1
   6c9dc:	add	r3, pc, r3
   6c9e0:	bl	76bb0 <fputs@plt+0x71598>
   6c9e4:	mov	r4, r0
   6c9e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6c9ec:	bl	4e5c <free@plt>
   6c9f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6c9f4:	bl	4e5c <free@plt>
   6c9f8:	mov	r0, r4
   6c9fc:	bl	54f8 <_Unwind_Resume@plt>
   6ca00:	ldr	r0, [pc, #64]	; 6ca48 <fputs@plt+0x67430>
   6ca04:	movw	r2, #6897	; 0x1af1
   6ca08:	ldr	r1, [pc, #60]	; 6ca4c <fputs@plt+0x67434>
   6ca0c:	ldr	r3, [pc, #60]	; 6ca50 <fputs@plt+0x67438>
   6ca10:	add	r0, pc, r0
   6ca14:	add	r1, pc, r1
   6ca18:	add	r3, pc, r3
   6ca1c:	bl	76bb0 <fputs@plt+0x71598>
   6ca20:	andeq	r4, r4, r8, lsr #6
   6ca24:	andeq	r0, r0, r0, asr #8
   6ca28:	andeq	r2, r2, ip, lsl #22
   6ca2c:	andeq	r2, r2, r4, lsr #20
   6ca30:	andeq	r2, r2, r0, asr #18
   6ca34:	andeq	r7, r2, ip, asr #18
   6ca38:	andeq	r5, r1, r8, ror #3
   6ca3c:	ldrdeq	r7, [r2], -r8
   6ca40:			; <UNDEFINED> instruction: 0x00026dbc
   6ca44:	andeq	r8, r2, r0, asr r2
   6ca48:	andeq	r9, r1, r8, ror #13
   6ca4c:	andeq	r6, r2, r0, lsl #27
   6ca50:	andeq	r8, r2, r4, lsl r2
   6ca54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ca58:	add	fp, sp, #32
   6ca5c:	sub	sp, sp, #36	; 0x24
   6ca60:	ldr	ip, [pc, #772]	; 6cd6c <fputs@plt+0x67754>
   6ca64:	subs	r4, r0, #0
   6ca68:	mov	r9, r1
   6ca6c:	ldr	r0, [pc, #764]	; 6cd70 <fputs@plt+0x67758>
   6ca70:	ldr	r1, [fp, #4]
   6ca74:	add	ip, pc, ip
   6ca78:	mov	sl, r3
   6ca7c:	mov	r8, r2
   6ca80:	mov	r3, ip
   6ca84:	str	r1, [fp, #-52]	; 0xffffffcc
   6ca88:	ldr	r0, [ip, r0]
   6ca8c:	ldr	r3, [r0]
   6ca90:	str	r0, [fp, #-48]	; 0xffffffd0
   6ca94:	str	r3, [fp, #-40]	; 0xffffffd8
   6ca98:	blt	6cce4 <fputs@plt+0x676cc>
   6ca9c:	cmp	r2, #0
   6caa0:	beq	6cc8c <fputs@plt+0x67674>
   6caa4:	ldr	r5, [pc, #712]	; 6cd74 <fputs@plt+0x6775c>
   6caa8:	cmp	r4, #0
   6caac:	add	r5, pc, r5
   6cab0:	bne	6cbe8 <fputs@plt+0x675d0>
   6cab4:	mov	r1, #256	; 0x100
   6cab8:	mov	r0, r5
   6cabc:	movt	r1, #8
   6cac0:	bl	50d8 <open64@plt>
   6cac4:	subs	r7, r0, #0
   6cac8:	blt	6cc10 <fputs@plt+0x675f8>
   6cacc:	cmp	r9, #0
   6cad0:	beq	6cc98 <fputs@plt+0x67680>
   6cad4:	ldr	r5, [pc, #668]	; 6cd78 <fputs@plt+0x67760>
   6cad8:	cmp	r4, #0
   6cadc:	add	r5, pc, r5
   6cae0:	bne	6cc28 <fputs@plt+0x67610>
   6cae4:	mov	r1, #256	; 0x100
   6cae8:	mov	r0, r5
   6caec:	movt	r1, #8
   6caf0:	bl	50d8 <open64@plt>
   6caf4:	subs	r6, r0, #0
   6caf8:	blt	6cc50 <fputs@plt+0x67638>
   6cafc:	cmp	sl, #0
   6cb00:	beq	6ccd0 <fputs@plt+0x676b8>
   6cb04:	ldr	r5, [pc, #624]	; 6cd7c <fputs@plt+0x67764>
   6cb08:	cmp	r4, #0
   6cb0c:	add	r5, pc, r5
   6cb10:	bne	6cc64 <fputs@plt+0x6764c>
   6cb14:	mov	r1, #256	; 0x100
   6cb18:	mov	r0, r5
   6cb1c:	movt	r1, #8
   6cb20:	bl	50d8 <open64@plt>
   6cb24:	subs	r5, r0, #0
   6cb28:	blt	6cbd8 <fputs@plt+0x675c0>
   6cb2c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   6cb30:	cmp	r2, #0
   6cb34:	beq	6ccd8 <fputs@plt+0x676c0>
   6cb38:	ldr	ip, [pc, #576]	; 6cd80 <fputs@plt+0x67768>
   6cb3c:	cmp	r4, #0
   6cb40:	add	ip, pc, ip
   6cb44:	bne	6cca0 <fputs@plt+0x67688>
   6cb48:	mov	r1, #16640	; 0x4100
   6cb4c:	mov	r0, ip
   6cb50:	movt	r1, #8
   6cb54:	bl	50d8 <open64@plt>
   6cb58:	cmp	r0, #0
   6cb5c:	blt	6cbd8 <fputs@plt+0x675c0>
   6cb60:	ldr	r3, [fp, #-52]	; 0xffffffcc
   6cb64:	cmp	r9, #0
   6cb68:	strne	r6, [r9]
   6cb6c:	cmp	r8, #0
   6cb70:	strne	r7, [r8]
   6cb74:	cmp	sl, #0
   6cb78:	strne	r5, [sl]
   6cb7c:	cmp	r3, #0
   6cb80:	mvn	r5, #0
   6cb84:	strne	r0, [r3]
   6cb88:	ldreq	r4, [fp, #-52]	; 0xffffffcc
   6cb8c:	movne	r7, r5
   6cb90:	movne	r6, r5
   6cb94:	movne	r4, #0
   6cb98:	moveq	r7, r5
   6cb9c:	moveq	r6, r5
   6cba0:	mov	r0, r5
   6cba4:	bl	65fb8 <fputs@plt+0x609a0>
   6cba8:	mov	r0, r7
   6cbac:	bl	65fb8 <fputs@plt+0x609a0>
   6cbb0:	mov	r0, r6
   6cbb4:	bl	65fb8 <fputs@plt+0x609a0>
   6cbb8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6cbbc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   6cbc0:	mov	r0, r4
   6cbc4:	ldr	r3, [r1]
   6cbc8:	cmp	r2, r3
   6cbcc:	bne	6cce0 <fputs@plt+0x676c8>
   6cbd0:	sub	sp, fp, #32
   6cbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6cbd8:	bl	55b8 <__errno_location@plt>
   6cbdc:	ldr	r4, [r0]
   6cbe0:	rsb	r4, r4, #0
   6cbe4:	b	6cba0 <fputs@plt+0x67588>
   6cbe8:	sub	sp, sp, #40	; 0x28
   6cbec:	ldr	r3, [pc, #400]	; 6cd84 <fputs@plt+0x6776c>
   6cbf0:	add	r5, sp, #8
   6cbf4:	mov	r1, #1
   6cbf8:	mov	r2, #26
   6cbfc:	str	r4, [sp]
   6cc00:	mov	r0, r5
   6cc04:	add	r3, pc, r3
   6cc08:	bl	5444 <__sprintf_chk@plt>
   6cc0c:	b	6cab4 <fputs@plt+0x6749c>
   6cc10:	bl	55b8 <__errno_location@plt>
   6cc14:	mvn	r5, #0
   6cc18:	mov	r6, r5
   6cc1c:	ldr	r4, [r0]
   6cc20:	rsb	r4, r4, #0
   6cc24:	b	6cba0 <fputs@plt+0x67588>
   6cc28:	sub	sp, sp, #40	; 0x28
   6cc2c:	ldr	r3, [pc, #340]	; 6cd88 <fputs@plt+0x67770>
   6cc30:	add	r5, sp, #8
   6cc34:	mov	r1, #1
   6cc38:	mov	r2, #26
   6cc3c:	str	r4, [sp]
   6cc40:	mov	r0, r5
   6cc44:	add	r3, pc, r3
   6cc48:	bl	5444 <__sprintf_chk@plt>
   6cc4c:	b	6cae4 <fputs@plt+0x674cc>
   6cc50:	bl	55b8 <__errno_location@plt>
   6cc54:	mvn	r5, #0
   6cc58:	ldr	r4, [r0]
   6cc5c:	rsb	r4, r4, #0
   6cc60:	b	6cba0 <fputs@plt+0x67588>
   6cc64:	sub	sp, sp, #40	; 0x28
   6cc68:	ldr	r3, [pc, #284]	; 6cd8c <fputs@plt+0x67774>
   6cc6c:	add	r5, sp, #8
   6cc70:	mov	r1, #1
   6cc74:	mov	r2, #26
   6cc78:	str	r4, [sp]
   6cc7c:	mov	r0, r5
   6cc80:	add	r3, pc, r3
   6cc84:	bl	5444 <__sprintf_chk@plt>
   6cc88:	b	6cb14 <fputs@plt+0x674fc>
   6cc8c:	cmp	r9, #0
   6cc90:	mvn	r7, #0
   6cc94:	bne	6cad4 <fputs@plt+0x674bc>
   6cc98:	mvn	r6, #0
   6cc9c:	b	6cafc <fputs@plt+0x674e4>
   6cca0:	sub	sp, sp, #32
   6cca4:	ldr	r3, [pc, #228]	; 6cd90 <fputs@plt+0x67778>
   6cca8:	add	ip, sp, #8
   6ccac:	mov	r1, #1
   6ccb0:	mov	r2, #24
   6ccb4:	str	r4, [sp]
   6ccb8:	mov	r0, ip
   6ccbc:	add	r3, pc, r3
   6ccc0:	str	ip, [fp, #-56]	; 0xffffffc8
   6ccc4:	bl	5444 <__sprintf_chk@plt>
   6ccc8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6cccc:	b	6cb48 <fputs@plt+0x67530>
   6ccd0:	mvn	r5, #0
   6ccd4:	b	6cb2c <fputs@plt+0x67514>
   6ccd8:	mvn	r0, #0
   6ccdc:	b	6cb60 <fputs@plt+0x67548>
   6cce0:	bl	524c <__stack_chk_fail@plt>
   6cce4:	ldr	r0, [pc, #168]	; 6cd94 <fputs@plt+0x6777c>
   6cce8:	movw	r2, #6926	; 0x1b0e
   6ccec:	ldr	r1, [pc, #164]	; 6cd98 <fputs@plt+0x67780>
   6ccf0:	ldr	r3, [pc, #164]	; 6cd9c <fputs@plt+0x67784>
   6ccf4:	add	r0, pc, r0
   6ccf8:	add	r1, pc, r1
   6ccfc:	add	r3, pc, r3
   6cd00:	bl	76bb0 <fputs@plt+0x71598>
   6cd04:	mvn	r5, #0
   6cd08:	mov	r4, r0
   6cd0c:	mov	r7, r5
   6cd10:	mov	r6, r5
   6cd14:	mov	r0, r5
   6cd18:	bl	65fb8 <fputs@plt+0x609a0>
   6cd1c:	mov	r0, r7
   6cd20:	bl	65fb8 <fputs@plt+0x609a0>
   6cd24:	mov	r0, r6
   6cd28:	bl	65fb8 <fputs@plt+0x609a0>
   6cd2c:	mov	r0, r4
   6cd30:	bl	54f8 <_Unwind_Resume@plt>
   6cd34:	mvn	r5, #0
   6cd38:	mov	r4, r0
   6cd3c:	mov	r6, r5
   6cd40:	b	6cd14 <fputs@plt+0x676fc>
   6cd44:	mov	r4, r0
   6cd48:	b	6cd1c <fputs@plt+0x67704>
   6cd4c:	mov	r4, r0
   6cd50:	mvn	r5, #0
   6cd54:	b	6cd14 <fputs@plt+0x676fc>
   6cd58:	mov	r4, r0
   6cd5c:	b	6cd14 <fputs@plt+0x676fc>
   6cd60:	mov	r4, r0
   6cd64:	b	6cd24 <fputs@plt+0x6770c>
   6cd68:	b	6cd04 <fputs@plt+0x676ec>
   6cd6c:	andeq	r4, r4, r4, lsl #2
   6cd70:	andeq	r0, r0, r0, asr #8
   6cd74:	andeq	r7, r2, r8, lsr #15
   6cd78:	andeq	r7, r2, ip, lsl #15
   6cd7c:	andeq	r7, r2, r0, ror r7
   6cd80:	andeq	r6, r2, r8, ror lr
   6cd84:	andeq	r7, r2, ip, lsl #13
   6cd88:	andeq	r7, r2, ip, asr r6
   6cd8c:	andeq	r7, r2, r0, lsr r6
   6cd90:	andeq	r6, r2, ip, lsl #26
   6cd94:	andeq	pc, r1, r0, lsl #9
   6cd98:	muleq	r2, ip, sl
   6cd9c:	andeq	r8, r2, r4, lsr #2
   6cda0:	cmp	r0, #0
   6cda4:	push	{r4, r5, r6, lr}
   6cda8:	mov	r4, r1
   6cdac:	mov	r6, r2
   6cdb0:	mov	r5, r3
   6cdb4:	blt	6cdc8 <fputs@plt+0x677b0>
   6cdb8:	mov	r1, #536870912	; 0x20000000
   6cdbc:	bl	5420 <setns@plt>
   6cdc0:	cmp	r0, #0
   6cdc4:	blt	6ce78 <fputs@plt+0x67860>
   6cdc8:	cmp	r4, #0
   6cdcc:	blt	6cde4 <fputs@plt+0x677cc>
   6cdd0:	mov	r0, r4
   6cdd4:	mov	r1, #131072	; 0x20000
   6cdd8:	bl	5420 <setns@plt>
   6cddc:	cmp	r0, #0
   6cde0:	blt	6ce78 <fputs@plt+0x67860>
   6cde4:	cmp	r6, #0
   6cde8:	blt	6ce00 <fputs@plt+0x677e8>
   6cdec:	mov	r0, r6
   6cdf0:	mov	r1, #1073741824	; 0x40000000
   6cdf4:	bl	5420 <setns@plt>
   6cdf8:	cmp	r0, #0
   6cdfc:	blt	6ce78 <fputs@plt+0x67860>
   6ce00:	cmp	r5, #0
   6ce04:	blt	6ce2c <fputs@plt+0x67814>
   6ce08:	mov	r0, r5
   6ce0c:	bl	545c <fchdir@plt>
   6ce10:	cmp	r0, #0
   6ce14:	blt	6ce78 <fputs@plt+0x67860>
   6ce18:	ldr	r0, [pc, #104]	; 6ce88 <fputs@plt+0x67870>
   6ce1c:	add	r0, pc, r0
   6ce20:	bl	50b4 <chroot@plt>
   6ce24:	cmp	r0, #0
   6ce28:	blt	6ce78 <fputs@plt+0x67860>
   6ce2c:	mov	r0, #0
   6ce30:	mov	r1, r0
   6ce34:	mov	r2, r0
   6ce38:	bl	5054 <setresgid@plt>
   6ce3c:	cmp	r0, #0
   6ce40:	blt	6ce78 <fputs@plt+0x67860>
   6ce44:	mov	r0, #0
   6ce48:	mov	r1, r0
   6ce4c:	bl	4b50 <setgroups@plt>
   6ce50:	cmp	r0, #0
   6ce54:	blt	6ce78 <fputs@plt+0x67860>
   6ce58:	mov	r0, #0
   6ce5c:	mov	r1, r0
   6ce60:	mov	r2, r0
   6ce64:	bl	5528 <setresuid@plt>
   6ce68:	cmp	r0, #0
   6ce6c:	blt	6ce78 <fputs@plt+0x67860>
   6ce70:	mov	r0, #0
   6ce74:	pop	{r4, r5, r6, pc}
   6ce78:	bl	55b8 <__errno_location@plt>
   6ce7c:	ldr	r0, [r0]
   6ce80:	rsb	r0, r0, #0
   6ce84:	pop	{r4, r5, r6, pc}
   6ce88:	andeq	r6, r1, r0, lsl ip
   6ce8c:	ldr	r3, [pc, #276]	; 6cfa8 <fputs@plt+0x67990>
   6ce90:	cmp	r0, #0
   6ce94:	ldr	r2, [pc, #272]	; 6cfac <fputs@plt+0x67994>
   6ce98:	add	r3, pc, r3
   6ce9c:	push	{r4, r5, r6, lr}
   6cea0:	sub	sp, sp, #32
   6cea4:	ldr	r6, [r3, r2]
   6cea8:	mov	r4, r1
   6ceac:	mov	r1, #12
   6ceb0:	str	r1, [sp, #12]
   6ceb4:	ldr	r3, [r6]
   6ceb8:	str	r3, [sp, #28]
   6cebc:	blt	6cf88 <fputs@plt+0x67970>
   6cec0:	cmp	r4, #0
   6cec4:	beq	6cf68 <fputs@plt+0x67950>
   6cec8:	add	r5, sp, #16
   6cecc:	add	r3, sp, #12
   6ced0:	mov	r1, #1
   6ced4:	str	r3, [sp]
   6ced8:	mov	r2, #17
   6cedc:	mov	r3, r5
   6cee0:	bl	54d4 <getsockopt@plt>
   6cee4:	cmp	r0, #0
   6cee8:	blt	6cf44 <fputs@plt+0x6792c>
   6ceec:	ldr	r3, [sp, #12]
   6cef0:	cmp	r3, #12
   6cef4:	bne	6cf54 <fputs@plt+0x6793c>
   6cef8:	ldr	r3, [sp, #16]
   6cefc:	cmp	r3, #0
   6cf00:	ble	6cf5c <fputs@plt+0x67944>
   6cf04:	ldr	r3, [sp, #20]
   6cf08:	cmn	r3, #1
   6cf0c:	beq	6cf5c <fputs@plt+0x67944>
   6cf10:	ldr	r3, [sp, #24]
   6cf14:	cmn	r3, #1
   6cf18:	beq	6cf5c <fputs@plt+0x67944>
   6cf1c:	ldm	r5, {r0, r1, r2}
   6cf20:	mov	r3, #0
   6cf24:	stm	r4, {r0, r1, r2}
   6cf28:	mov	r0, r3
   6cf2c:	ldr	r2, [sp, #28]
   6cf30:	ldr	r3, [r6]
   6cf34:	cmp	r2, r3
   6cf38:	bne	6cf64 <fputs@plt+0x6794c>
   6cf3c:	add	sp, sp, #32
   6cf40:	pop	{r4, r5, r6, pc}
   6cf44:	bl	55b8 <__errno_location@plt>
   6cf48:	ldr	r3, [r0]
   6cf4c:	rsb	r3, r3, #0
   6cf50:	b	6cf28 <fputs@plt+0x67910>
   6cf54:	mvn	r3, #4
   6cf58:	b	6cf28 <fputs@plt+0x67910>
   6cf5c:	mvn	r3, #60	; 0x3c
   6cf60:	b	6cf28 <fputs@plt+0x67910>
   6cf64:	bl	524c <__stack_chk_fail@plt>
   6cf68:	ldr	r0, [pc, #64]	; 6cfb0 <fputs@plt+0x67998>
   6cf6c:	movw	r2, #7048	; 0x1b88
   6cf70:	ldr	r1, [pc, #60]	; 6cfb4 <fputs@plt+0x6799c>
   6cf74:	ldr	r3, [pc, #60]	; 6cfb8 <fputs@plt+0x679a0>
   6cf78:	add	r0, pc, r0
   6cf7c:	add	r1, pc, r1
   6cf80:	add	r3, pc, r3
   6cf84:	bl	76bb0 <fputs@plt+0x71598>
   6cf88:	ldr	r0, [pc, #44]	; 6cfbc <fputs@plt+0x679a4>
   6cf8c:	movw	r2, #7047	; 0x1b87
   6cf90:	ldr	r1, [pc, #40]	; 6cfc0 <fputs@plt+0x679a8>
   6cf94:	ldr	r3, [pc, #40]	; 6cfc4 <fputs@plt+0x679ac>
   6cf98:	add	r0, pc, r0
   6cf9c:	add	r1, pc, r1
   6cfa0:	add	r3, pc, r3
   6cfa4:	bl	76bb0 <fputs@plt+0x71598>
   6cfa8:	andeq	r3, r4, r0, ror #25
   6cfac:	andeq	r0, r0, r0, asr #8
   6cfb0:	andeq	r7, r2, r8, asr #6
   6cfb4:	andeq	r6, r2, r8, lsl r8
   6cfb8:	andeq	r7, r2, r0, ror #27
   6cfbc:			; <UNDEFINED> instruction: 0x00021ab8
   6cfc0:	strdeq	r6, [r2], -r8
   6cfc4:	andeq	r7, r2, r0, asr #27
   6cfc8:	ldr	r3, [pc, #360]	; 6d138 <fputs@plt+0x67b20>
   6cfcc:	ldr	r2, [pc, #360]	; 6d13c <fputs@plt+0x67b24>
   6cfd0:	add	r3, pc, r3
   6cfd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6cfd8:	subs	r8, r0, #0
   6cfdc:	ldr	r5, [r3, r2]
   6cfe0:	sub	sp, sp, #16
   6cfe4:	mov	r0, #64	; 0x40
   6cfe8:	mov	r7, r1
   6cfec:	str	r0, [sp, #8]
   6cff0:	ldr	r3, [r5]
   6cff4:	str	r3, [sp, #12]
   6cff8:	blt	6d118 <fputs@plt+0x67b00>
   6cffc:	cmp	r1, #0
   6d000:	beq	6d0f8 <fputs@plt+0x67ae0>
   6d004:	mov	r1, #1
   6d008:	bl	4d18 <calloc@plt>
   6d00c:	cmp	r0, #0
   6d010:	mov	r4, r0
   6d014:	mov	r6, r0
   6d018:	beq	6d0ec <fputs@plt+0x67ad4>
   6d01c:	add	r9, sp, #8
   6d020:	mov	r0, r8
   6d024:	str	r9, [sp]
   6d028:	mov	r1, #1
   6d02c:	mov	r2, #31
   6d030:	mov	r3, r4
   6d034:	bl	54d4 <getsockopt@plt>
   6d038:	cmp	r0, #0
   6d03c:	blt	6d07c <fputs@plt+0x67a64>
   6d040:	ldrb	r3, [r6]
   6d044:	cmp	r3, #0
   6d048:	bne	6d070 <fputs@plt+0x67a58>
   6d04c:	mov	r0, r6
   6d050:	bl	4e5c <free@plt>
   6d054:	mvn	r0, #94	; 0x5e
   6d058:	ldr	r2, [sp, #12]
   6d05c:	ldr	r3, [r5]
   6d060:	cmp	r2, r3
   6d064:	bne	6d0f4 <fputs@plt+0x67adc>
   6d068:	add	sp, sp, #16
   6d06c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6d070:	str	r6, [r7]
   6d074:	mov	r0, #0
   6d078:	b	6d058 <fputs@plt+0x67a40>
   6d07c:	mov	r0, r4
   6d080:	bl	4e5c <free@plt>
   6d084:	bl	55b8 <__errno_location@plt>
   6d088:	ldr	r3, [r0]
   6d08c:	mov	r4, r0
   6d090:	cmp	r3, #34	; 0x22
   6d094:	rsbne	r0, r3, #0
   6d098:	bne	6d058 <fputs@plt+0x67a40>
   6d09c:	ldr	r0, [sp, #8]
   6d0a0:	mov	r1, #1
   6d0a4:	bl	4d18 <calloc@plt>
   6d0a8:	cmp	r0, #0
   6d0ac:	mov	sl, r0
   6d0b0:	mov	r6, r0
   6d0b4:	beq	6d0ec <fputs@plt+0x67ad4>
   6d0b8:	str	r9, [sp]
   6d0bc:	mov	r0, r8
   6d0c0:	mov	r1, #1
   6d0c4:	mov	r2, #31
   6d0c8:	mov	r3, sl
   6d0cc:	bl	54d4 <getsockopt@plt>
   6d0d0:	cmp	r0, #0
   6d0d4:	bge	6d040 <fputs@plt+0x67a28>
   6d0d8:	mov	r0, sl
   6d0dc:	bl	4e5c <free@plt>
   6d0e0:	ldr	r0, [r4]
   6d0e4:	rsb	r0, r0, #0
   6d0e8:	b	6d058 <fputs@plt+0x67a40>
   6d0ec:	mvn	r0, #11
   6d0f0:	b	6d058 <fputs@plt+0x67a40>
   6d0f4:	bl	524c <__stack_chk_fail@plt>
   6d0f8:	ldr	r0, [pc, #64]	; 6d140 <fputs@plt+0x67b28>
   6d0fc:	movw	r2, #7076	; 0x1ba4
   6d100:	ldr	r1, [pc, #60]	; 6d144 <fputs@plt+0x67b2c>
   6d104:	ldr	r3, [pc, #60]	; 6d148 <fputs@plt+0x67b30>
   6d108:	add	r0, pc, r0
   6d10c:	add	r1, pc, r1
   6d110:	add	r3, pc, r3
   6d114:	bl	76bb0 <fputs@plt+0x71598>
   6d118:	ldr	r0, [pc, #44]	; 6d14c <fputs@plt+0x67b34>
   6d11c:	movw	r2, #7075	; 0x1ba3
   6d120:	ldr	r1, [pc, #40]	; 6d150 <fputs@plt+0x67b38>
   6d124:	ldr	r3, [pc, #40]	; 6d154 <fputs@plt+0x67b3c>
   6d128:	add	r0, pc, r0
   6d12c:	add	r1, pc, r1
   6d130:	add	r3, pc, r3
   6d134:	bl	76bb0 <fputs@plt+0x71598>
   6d138:	andeq	r3, r4, r8, lsr #23
   6d13c:	andeq	r0, r0, r0, asr #8
   6d140:	ldrdeq	r9, [r1], -r0
   6d144:	andeq	r6, r2, r8, lsl #13
   6d148:	andeq	r7, r2, r4, ror #26
   6d14c:	andeq	r1, r2, r8, lsr #18
   6d150:	andeq	r6, r2, r8, ror #12
   6d154:	andeq	r7, r2, r4, asr #26
   6d158:	ldr	r3, [pc, #372]	; 6d2d4 <fputs@plt+0x67cbc>
   6d15c:	ldr	ip, [pc, #372]	; 6d2d8 <fputs@plt+0x67cc0>
   6d160:	add	r3, pc, r3
   6d164:	push	{r4, r5, r6, lr}
   6d168:	sub	sp, sp, #128	; 0x80
   6d16c:	ldr	r4, [r3, ip]
   6d170:	mov	r6, r0
   6d174:	add	r2, sp, #16
   6d178:	mov	r0, #3
   6d17c:	ldr	r3, [r4]
   6d180:	str	r3, [sp, #124]	; 0x7c
   6d184:	bl	4dfc <__fxstat64@plt>
   6d188:	cmp	r0, #0
   6d18c:	blt	6d2c0 <fputs@plt+0x67ca8>
   6d190:	ldr	r5, [sp, #32]
   6d194:	tst	r5, #73	; 0x49
   6d198:	beq	6d1a8 <fputs@plt+0x67b90>
   6d19c:	bl	77b7c <fputs@plt+0x72564>
   6d1a0:	cmp	r0, #3
   6d1a4:	bgt	6d27c <fputs@plt+0x67c64>
   6d1a8:	tst	r5, #2
   6d1ac:	bne	6d1d8 <fputs@plt+0x67bc0>
   6d1b0:	bl	5384 <getpid@plt>
   6d1b4:	cmp	r0, #1
   6d1b8:	beq	6d224 <fputs@plt+0x67c0c>
   6d1bc:	mov	r0, #0
   6d1c0:	ldr	r2, [sp, #124]	; 0x7c
   6d1c4:	ldr	r3, [r4]
   6d1c8:	cmp	r2, r3
   6d1cc:	bne	6d2d0 <fputs@plt+0x67cb8>
   6d1d0:	add	sp, sp, #128	; 0x80
   6d1d4:	pop	{r4, r5, r6, pc}
   6d1d8:	bl	77b7c <fputs@plt+0x72564>
   6d1dc:	cmp	r0, #3
   6d1e0:	ble	6d1b0 <fputs@plt+0x67b98>
   6d1e4:	ldr	r2, [pc, #240]	; 6d2dc <fputs@plt+0x67cc4>
   6d1e8:	mov	r1, #0
   6d1ec:	ldr	ip, [pc, #236]	; 6d2e0 <fputs@plt+0x67cc8>
   6d1f0:	movw	r3, #7159	; 0x1bf7
   6d1f4:	add	r2, pc, r2
   6d1f8:	str	r2, [sp, #4]
   6d1fc:	ldr	r2, [pc, #224]	; 6d2e4 <fputs@plt+0x67ccc>
   6d200:	add	ip, pc, ip
   6d204:	mov	r0, #4
   6d208:	str	ip, [sp]
   6d20c:	add	r2, pc, r2
   6d210:	str	r6, [sp, #8]
   6d214:	bl	76de4 <fputs@plt+0x717cc>
   6d218:	bl	5384 <getpid@plt>
   6d21c:	cmp	r0, #1
   6d220:	bne	6d1bc <fputs@plt+0x67ba4>
   6d224:	ldr	r3, [sp, #32]
   6d228:	and	r3, r3, #36	; 0x24
   6d22c:	cmp	r3, #36	; 0x24
   6d230:	beq	6d1bc <fputs@plt+0x67ba4>
   6d234:	bl	77b7c <fputs@plt+0x72564>
   6d238:	cmp	r0, #3
   6d23c:	ble	6d1bc <fputs@plt+0x67ba4>
   6d240:	ldr	r2, [pc, #160]	; 6d2e8 <fputs@plt+0x67cd0>
   6d244:	mov	r0, #4
   6d248:	ldr	ip, [pc, #156]	; 6d2ec <fputs@plt+0x67cd4>
   6d24c:	mov	r1, #0
   6d250:	add	r2, pc, r2
   6d254:	str	r2, [sp, #4]
   6d258:	ldr	r2, [pc, #144]	; 6d2f0 <fputs@plt+0x67cd8>
   6d25c:	add	ip, pc, ip
   6d260:	str	r6, [sp, #8]
   6d264:	movw	r3, #7162	; 0x1bfa
   6d268:	str	ip, [sp]
   6d26c:	add	r2, pc, r2
   6d270:	bl	76de4 <fputs@plt+0x717cc>
   6d274:	mov	r0, #0
   6d278:	b	6d1c0 <fputs@plt+0x67ba8>
   6d27c:	ldr	r2, [pc, #112]	; 6d2f4 <fputs@plt+0x67cdc>
   6d280:	mov	r0, #4
   6d284:	ldr	ip, [pc, #108]	; 6d2f8 <fputs@plt+0x67ce0>
   6d288:	mov	r1, #0
   6d28c:	add	r2, pc, r2
   6d290:	str	r2, [sp, #4]
   6d294:	ldr	r2, [pc, #96]	; 6d2fc <fputs@plt+0x67ce4>
   6d298:	add	ip, pc, ip
   6d29c:	str	r6, [sp, #8]
   6d2a0:	movw	r3, #7156	; 0x1bf4
   6d2a4:	str	ip, [sp]
   6d2a8:	add	r2, pc, r2
   6d2ac:	bl	76de4 <fputs@plt+0x717cc>
   6d2b0:	ldr	r5, [sp, #32]
   6d2b4:	tst	r5, #2
   6d2b8:	beq	6d1b0 <fputs@plt+0x67b98>
   6d2bc:	b	6d1d8 <fputs@plt+0x67bc0>
   6d2c0:	bl	55b8 <__errno_location@plt>
   6d2c4:	ldr	r0, [r0]
   6d2c8:	rsb	r0, r0, #0
   6d2cc:	b	6d1c0 <fputs@plt+0x67ba8>
   6d2d0:	bl	524c <__stack_chk_fail@plt>
   6d2d4:	andeq	r3, r4, r8, lsl sl
   6d2d8:	andeq	r0, r0, r0, asr #8
   6d2dc:	andeq	r7, r2, ip, asr r1
   6d2e0:	andeq	r7, r2, ip, lsr sp
   6d2e4:	andeq	r6, r2, r8, lsl #11
   6d2e8:	andeq	r7, r2, r4, ror r1
   6d2ec:	andeq	r7, r2, r0, ror #25
   6d2f0:	andeq	r6, r2, r8, lsr #10
   6d2f4:	andeq	r7, r2, r8, asr r0
   6d2f8:	andeq	r7, r2, r4, lsr #25
   6d2fc:	andeq	r6, r2, ip, ror #9
   6d300:	subs	r1, r0, #0
   6d304:	push	{r4, lr}
   6d308:	sub	sp, sp, #16
   6d30c:	beq	6d37c <fputs@plt+0x67d64>
   6d310:	ldr	r0, [pc, #128]	; 6d398 <fputs@plt+0x67d80>
   6d314:	add	r0, pc, r0
   6d318:	bl	7d020 <fputs@plt+0x77a08>
   6d31c:	subs	r4, r0, #0
   6d320:	blt	6d330 <fputs@plt+0x67d18>
   6d324:	mov	r0, r4
   6d328:	add	sp, sp, #16
   6d32c:	pop	{r4, pc}
   6d330:	bl	77b7c <fputs@plt+0x72564>
   6d334:	cmp	r0, #2
   6d338:	ble	6d324 <fputs@plt+0x67d0c>
   6d33c:	rsb	r0, r4, #0
   6d340:	bl	4ab4 <strerror@plt>
   6d344:	ldr	lr, [pc, #80]	; 6d39c <fputs@plt+0x67d84>
   6d348:	ldr	ip, [pc, #80]	; 6d3a0 <fputs@plt+0x67d88>
   6d34c:	mov	r1, #0
   6d350:	ldr	r2, [pc, #76]	; 6d3a4 <fputs@plt+0x67d8c>
   6d354:	add	lr, pc, lr
   6d358:	add	ip, pc, ip
   6d35c:	movw	r3, #7321	; 0x1c99
   6d360:	add	r2, pc, r2
   6d364:	str	lr, [sp]
   6d368:	str	ip, [sp, #4]
   6d36c:	str	r0, [sp, #8]
   6d370:	mov	r0, #3
   6d374:	bl	76de4 <fputs@plt+0x717cc>
   6d378:	b	6d324 <fputs@plt+0x67d0c>
   6d37c:	ldr	r0, [pc, #36]	; 6d3a8 <fputs@plt+0x67d90>
   6d380:	mov	r4, r1
   6d384:	add	r0, pc, r0
   6d388:	bl	4fe8 <unlink@plt>
   6d38c:	mov	r0, r4
   6d390:	add	sp, sp, #16
   6d394:	pop	{r4, pc}
   6d398:	andeq	r4, r1, ip, rrx
   6d39c:	andeq	r6, r2, r0, ror r3
   6d3a0:	andeq	r7, r2, r4, lsr r1
   6d3a4:	andeq	r6, r2, r4, lsr r4
   6d3a8:	strdeq	r3, [r1], -ip
   6d3ac:	ldr	r3, [pc, #328]	; 6d4fc <fputs@plt+0x67ee4>
   6d3b0:	ldr	r2, [pc, #328]	; 6d500 <fputs@plt+0x67ee8>
   6d3b4:	add	r3, pc, r3
   6d3b8:	push	{r4, r5, r6, r7, r8, lr}
   6d3bc:	subs	r7, r0, #0
   6d3c0:	ldr	r4, [r3, r2]
   6d3c4:	sub	sp, sp, #16
   6d3c8:	mov	r5, r1
   6d3cc:	ldr	r3, [r4]
   6d3d0:	str	r3, [sp, #12]
   6d3d4:	beq	6d4dc <fputs@plt+0x67ec4>
   6d3d8:	cmp	r1, #0
   6d3dc:	beq	6d4bc <fputs@plt+0x67ea4>
   6d3e0:	bl	55c4 <basename@plt>
   6d3e4:	mov	r8, r0
   6d3e8:	bl	6b6d4 <fputs@plt+0x660bc>
   6d3ec:	cmp	r0, #0
   6d3f0:	beq	6d4a8 <fputs@plt+0x67e90>
   6d3f4:	mov	r0, r7
   6d3f8:	bl	4fc4 <strlen@plt>
   6d3fc:	add	r0, r0, #19
   6d400:	bl	5210 <malloc@plt>
   6d404:	subs	r6, r0, #0
   6d408:	beq	6d4b0 <fputs@plt+0x67e98>
   6d40c:	rsb	r2, r7, r8
   6d410:	mov	r1, r7
   6d414:	bl	4fac <mempcpy@plt>
   6d418:	ldr	r3, [pc, #228]	; 6d504 <fputs@plt+0x67eec>
   6d41c:	mov	r1, r8
   6d420:	add	r3, pc, r3
   6d424:	ldrh	r3, [r3]
   6d428:	strh	r3, [r0], #2
   6d42c:	bl	4d3c <stpcpy@plt>
   6d430:	mov	r1, #8
   6d434:	mov	r7, r0
   6d438:	mov	r0, sp
   6d43c:	bl	69c48 <fputs@plt+0x64630>
   6d440:	ldr	r1, [pc, #192]	; 6d508 <fputs@plt+0x67ef0>
   6d444:	ldr	ip, [sp]
   6d448:	add	r0, r7, #16
   6d44c:	ldr	r2, [sp, #4]
   6d450:	add	r1, pc, r1
   6d454:	mov	r3, r7
   6d458:	and	lr, ip, #15
   6d45c:	lsr	ip, ip, #4
   6d460:	orr	ip, ip, r2, lsl #28
   6d464:	lsr	r2, r2, #4
   6d468:	ldrb	lr, [r1, lr]
   6d46c:	strb	lr, [r3], #1
   6d470:	cmp	r3, r0
   6d474:	bne	6d458 <fputs@plt+0x67e40>
   6d478:	mov	r0, r6
   6d47c:	mov	r6, #0
   6d480:	strb	r6, [r7, #16]
   6d484:	bl	6ebfc <fputs@plt+0x695e4>
   6d488:	str	r0, [r5]
   6d48c:	ldr	r2, [sp, #12]
   6d490:	mov	r0, r6
   6d494:	ldr	r3, [r4]
   6d498:	cmp	r2, r3
   6d49c:	bne	6d4b8 <fputs@plt+0x67ea0>
   6d4a0:	add	sp, sp, #16
   6d4a4:	pop	{r4, r5, r6, r7, r8, pc}
   6d4a8:	mvn	r6, #21
   6d4ac:	b	6d48c <fputs@plt+0x67e74>
   6d4b0:	mvn	r6, #11
   6d4b4:	b	6d48c <fputs@plt+0x67e74>
   6d4b8:	bl	524c <__stack_chk_fail@plt>
   6d4bc:	ldr	r0, [pc, #72]	; 6d50c <fputs@plt+0x67ef4>
   6d4c0:	movw	r2, #7606	; 0x1db6
   6d4c4:	ldr	r1, [pc, #68]	; 6d510 <fputs@plt+0x67ef8>
   6d4c8:	ldr	r3, [pc, #68]	; 6d514 <fputs@plt+0x67efc>
   6d4cc:	add	r0, pc, r0
   6d4d0:	add	r1, pc, r1
   6d4d4:	add	r3, pc, r3
   6d4d8:	bl	76bb0 <fputs@plt+0x71598>
   6d4dc:	ldr	r0, [pc, #52]	; 6d518 <fputs@plt+0x67f00>
   6d4e0:	movw	r2, #7605	; 0x1db5
   6d4e4:	ldr	r1, [pc, #48]	; 6d51c <fputs@plt+0x67f04>
   6d4e8:	ldr	r3, [pc, #48]	; 6d520 <fputs@plt+0x67f08>
   6d4ec:	add	r0, pc, r0
   6d4f0:	add	r1, pc, r1
   6d4f4:	add	r3, pc, r3
   6d4f8:	bl	76bb0 <fputs@plt+0x71598>
   6d4fc:	andeq	r3, r4, r4, asr #15
   6d500:	andeq	r0, r0, r0, asr #8
   6d504:	andeq	r7, r2, ip, lsr #2
   6d508:	andeq	r7, r2, ip, asr #21
   6d50c:	andeq	r9, r1, ip, lsl #22
   6d510:	andeq	r6, r2, r4, asr #5
   6d514:			; <UNDEFINED> instruction: 0x000277b4
   6d518:	andeq	r5, r2, r4, lsl #31
   6d51c:	andeq	r6, r2, r4, lsr #5
   6d520:	muleq	r2, r4, r7
   6d524:	ldr	r3, [pc, #268]	; 6d638 <fputs@plt+0x68020>
   6d528:	ldr	r2, [pc, #268]	; 6d63c <fputs@plt+0x68024>
   6d52c:	add	r3, pc, r3
   6d530:	push	{r4, r5, r6, lr}
   6d534:	subs	r6, r0, #0
   6d538:	ldr	r5, [r3, r2]
   6d53c:	sub	sp, sp, #8
   6d540:	mov	r4, r1
   6d544:	mov	r1, #0
   6d548:	str	r1, [sp]
   6d54c:	ldr	r3, [r5]
   6d550:	str	r3, [sp, #4]
   6d554:	beq	6d618 <fputs@plt+0x68000>
   6d558:	cmp	r4, #0
   6d55c:	beq	6d5e4 <fputs@plt+0x67fcc>
   6d560:	mov	r0, r4
   6d564:	mov	r1, sp
   6d568:	bl	6d3ac <fputs@plt+0x67d94>
   6d56c:	cmp	r0, #0
   6d570:	movlt	r4, r0
   6d574:	blt	6d5a4 <fputs@plt+0x67f8c>
   6d578:	mov	r0, r6
   6d57c:	ldr	r1, [sp]
   6d580:	bl	4ef8 <symlink@plt>
   6d584:	cmp	r0, #0
   6d588:	blt	6d5d0 <fputs@plt+0x67fb8>
   6d58c:	mov	r1, r4
   6d590:	ldr	r0, [sp]
   6d594:	bl	4c4c <rename@plt>
   6d598:	cmp	r0, #0
   6d59c:	movge	r4, #0
   6d5a0:	blt	6d5c8 <fputs@plt+0x67fb0>
   6d5a4:	ldr	r0, [sp]
   6d5a8:	bl	4e5c <free@plt>
   6d5ac:	ldr	r2, [sp, #4]
   6d5b0:	ldr	r3, [r5]
   6d5b4:	mov	r0, r4
   6d5b8:	cmp	r2, r3
   6d5bc:	bne	6d5e0 <fputs@plt+0x67fc8>
   6d5c0:	add	sp, sp, #8
   6d5c4:	pop	{r4, r5, r6, pc}
   6d5c8:	ldr	r0, [sp]
   6d5cc:	bl	66094 <fputs@plt+0x60a7c>
   6d5d0:	bl	55b8 <__errno_location@plt>
   6d5d4:	ldr	r4, [r0]
   6d5d8:	rsb	r4, r4, #0
   6d5dc:	b	6d5a4 <fputs@plt+0x67f8c>
   6d5e0:	bl	524c <__stack_chk_fail@plt>
   6d5e4:	ldr	r0, [pc, #84]	; 6d640 <fputs@plt+0x68028>
   6d5e8:	movw	r2, #4867	; 0x1303
   6d5ec:	ldr	r1, [pc, #80]	; 6d644 <fputs@plt+0x6802c>
   6d5f0:	ldr	r3, [pc, #80]	; 6d648 <fputs@plt+0x68030>
   6d5f4:	add	r0, pc, r0
   6d5f8:	add	r1, pc, r1
   6d5fc:	add	r3, pc, r3
   6d600:	bl	76bb0 <fputs@plt+0x71598>
   6d604:	mov	r4, r0
   6d608:	ldr	r0, [sp]
   6d60c:	bl	4e5c <free@plt>
   6d610:	mov	r0, r4
   6d614:	bl	54f8 <_Unwind_Resume@plt>
   6d618:	ldr	r0, [pc, #44]	; 6d64c <fputs@plt+0x68034>
   6d61c:	movw	r2, #4866	; 0x1302
   6d620:	ldr	r1, [pc, #40]	; 6d650 <fputs@plt+0x68038>
   6d624:	ldr	r3, [pc, #40]	; 6d654 <fputs@plt+0x6803c>
   6d628:	add	r0, pc, r0
   6d62c:	add	r1, pc, r1
   6d630:	add	r3, pc, r3
   6d634:	bl	76bb0 <fputs@plt+0x71598>
   6d638:	andeq	r3, r4, ip, asr #12
   6d63c:	andeq	r0, r0, r0, asr #8
   6d640:	andeq	r3, r2, r4, asr #22
   6d644:	muleq	r2, ip, r1
   6d648:	andeq	r7, r2, r8, lsr #13
   6d64c:	andeq	sl, r1, r4, lsl r4
   6d650:	andeq	r6, r2, r8, ror #2
   6d654:	andeq	r7, r2, r4, ror r6
   6d658:	ldr	r3, [pc, #132]	; 6d6e4 <fputs@plt+0x680cc>
   6d65c:	cmp	r1, #0
   6d660:	ldr	r2, [pc, #128]	; 6d6e8 <fputs@plt+0x680d0>
   6d664:	mov	r1, r0
   6d668:	add	r3, pc, r3
   6d66c:	mov	r0, #3
   6d670:	push	{r4, lr}
   6d674:	sub	sp, sp, #112	; 0x70
   6d678:	ldr	r4, [r3, r2]
   6d67c:	mov	r2, sp
   6d680:	ldr	r3, [r4]
   6d684:	str	r3, [sp, #108]	; 0x6c
   6d688:	beq	6d6c4 <fputs@plt+0x680ac>
   6d68c:	bl	51f8 <__xstat64@plt>
   6d690:	cmp	r0, #0
   6d694:	blt	6d6d0 <fputs@plt+0x680b8>
   6d698:	ldr	r0, [sp, #16]
   6d69c:	and	r0, r0, #61440	; 0xf000
   6d6a0:	subs	r3, r0, #16384	; 0x4000
   6d6a4:	rsbs	r0, r3, #0
   6d6a8:	adcs	r0, r0, r3
   6d6ac:	ldr	r2, [sp, #108]	; 0x6c
   6d6b0:	ldr	r3, [r4]
   6d6b4:	cmp	r2, r3
   6d6b8:	bne	6d6e0 <fputs@plt+0x680c8>
   6d6bc:	add	sp, sp, #112	; 0x70
   6d6c0:	pop	{r4, pc}
   6d6c4:	bl	5408 <__lxstat64@plt>
   6d6c8:	cmp	r0, #0
   6d6cc:	bge	6d698 <fputs@plt+0x68080>
   6d6d0:	bl	55b8 <__errno_location@plt>
   6d6d4:	ldr	r0, [r0]
   6d6d8:	rsb	r0, r0, #0
   6d6dc:	b	6d6ac <fputs@plt+0x68094>
   6d6e0:	bl	524c <__stack_chk_fail@plt>
   6d6e4:	andeq	r3, r4, r0, lsl r5
   6d6e8:	andeq	r0, r0, r0, asr #8
   6d6ec:	ldr	r3, [pc, #868]	; 6da58 <fputs@plt+0x68440>
   6d6f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d6f4:	subs	r7, r0, #0
   6d6f8:	ldr	r0, [pc, #860]	; 6da5c <fputs@plt+0x68444>
   6d6fc:	sub	sp, sp, #44	; 0x2c
   6d700:	add	r3, pc, r3
   6d704:	mov	r6, #0
   6d708:	str	r1, [sp, #16]
   6d70c:	str	r2, [sp, #20]
   6d710:	ldr	r0, [r3, r0]
   6d714:	str	r6, [sp, #28]
   6d718:	str	r6, [sp, #32]
   6d71c:	ldr	r3, [r0]
   6d720:	str	r0, [sp, #8]
   6d724:	str	r3, [sp, #36]	; 0x24
   6d728:	beq	6da18 <fputs@plt+0x68400>
   6d72c:	ldr	sl, [r7]
   6d730:	cmp	sl, #0
   6d734:	beq	6d9f8 <fputs@plt+0x683e0>
   6d738:	ldr	r2, [sp, #16]
   6d73c:	cmp	r2, #0
   6d740:	beq	6da38 <fputs@plt+0x68420>
   6d744:	ldr	fp, [pc, #788]	; 6da60 <fputs@plt+0x68448>
   6d748:	add	r8, sp, #28
   6d74c:	ldr	r3, [pc, #784]	; 6da64 <fputs@plt+0x6844c>
   6d750:	add	r9, sp, #32
   6d754:	ldr	r1, [pc, #780]	; 6da68 <fputs@plt+0x68450>
   6d758:	add	fp, pc, fp
   6d75c:	mvn	r5, #0
   6d760:	add	r3, pc, r3
   6d764:	add	r1, pc, r1
   6d768:	str	r3, [sp, #4]
   6d76c:	str	r1, [sp, #12]
   6d770:	ldrb	r4, [sl]
   6d774:	cmp	r5, #6
   6d778:	addls	pc, pc, r5, lsl #2
   6d77c:	b	6d8d4 <fputs@plt+0x682bc>
   6d780:	b	6d898 <fputs@plt+0x68280>
   6d784:	b	6d85c <fputs@plt+0x68244>
   6d788:	b	6d83c <fputs@plt+0x68224>
   6d78c:	b	6d800 <fputs@plt+0x681e8>
   6d790:	b	6d7e0 <fputs@plt+0x681c8>
   6d794:	b	6d79c <fputs@plt+0x68184>
   6d798:	b	6d904 <fputs@plt+0x682ec>
   6d79c:	cmp	r4, #0
   6d7a0:	beq	6d9bc <fputs@plt+0x683a4>
   6d7a4:	mov	r0, r8
   6d7a8:	mov	r1, r9
   6d7ac:	add	r2, r6, #2
   6d7b0:	mov	r3, #1
   6d7b4:	bl	6bfc8 <fputs@plt+0x669b0>
   6d7b8:	cmp	r0, #0
   6d7bc:	beq	6d9d4 <fputs@plt+0x683bc>
   6d7c0:	ldr	r3, [sp, #28]
   6d7c4:	mov	r5, #4
   6d7c8:	strb	r4, [r3, r6]
   6d7cc:	add	r6, r6, #1
   6d7d0:	ldr	sl, [r7]
   6d7d4:	add	sl, sl, #1
   6d7d8:	str	sl, [r7]
   6d7dc:	b	6d770 <fputs@plt+0x68158>
   6d7e0:	cmp	r4, #0
   6d7e4:	beq	6d9c8 <fputs@plt+0x683b0>
   6d7e8:	cmp	r4, #34	; 0x22
   6d7ec:	beq	6d9a4 <fputs@plt+0x6838c>
   6d7f0:	cmp	r4, #92	; 0x5c
   6d7f4:	bne	6d974 <fputs@plt+0x6835c>
   6d7f8:	mov	r5, #5
   6d7fc:	b	6d7d4 <fputs@plt+0x681bc>
   6d800:	cmp	r4, #0
   6d804:	beq	6d9bc <fputs@plt+0x683a4>
   6d808:	mov	r0, r8
   6d80c:	mov	r1, r9
   6d810:	add	r2, r6, #2
   6d814:	mov	r3, #1
   6d818:	bl	6bfc8 <fputs@plt+0x669b0>
   6d81c:	cmp	r0, #0
   6d820:	beq	6d9d4 <fputs@plt+0x683bc>
   6d824:	ldr	r3, [sp, #28]
   6d828:	mov	r5, #2
   6d82c:	strb	r4, [r3, r6]
   6d830:	add	r6, r6, #1
   6d834:	ldr	sl, [r7]
   6d838:	b	6d7d4 <fputs@plt+0x681bc>
   6d83c:	cmp	r4, #0
   6d840:	beq	6d9bc <fputs@plt+0x683a4>
   6d844:	cmp	r4, #39	; 0x27
   6d848:	beq	6d9a4 <fputs@plt+0x6838c>
   6d84c:	cmp	r4, #92	; 0x5c
   6d850:	bne	6d974 <fputs@plt+0x6835c>
   6d854:	mov	r5, #3
   6d858:	b	6d7d4 <fputs@plt+0x681bc>
   6d85c:	cmp	r4, #0
   6d860:	beq	6d9bc <fputs@plt+0x683a4>
   6d864:	mov	r0, r8
   6d868:	mov	r1, r9
   6d86c:	add	r2, r6, #2
   6d870:	mov	r3, #1
   6d874:	bl	6bfc8 <fputs@plt+0x669b0>
   6d878:	cmp	r0, #0
   6d87c:	beq	6d9d4 <fputs@plt+0x683bc>
   6d880:	ldr	r3, [sp, #28]
   6d884:	mov	r5, #0
   6d888:	strb	r4, [r3, r6]
   6d88c:	add	r6, r6, #1
   6d890:	ldr	sl, [r7]
   6d894:	b	6d7d4 <fputs@plt+0x681bc>
   6d898:	cmp	r4, #0
   6d89c:	beq	6d920 <fputs@plt+0x68308>
   6d8a0:	cmp	r4, #39	; 0x27
   6d8a4:	beq	6d8fc <fputs@plt+0x682e4>
   6d8a8:	cmp	r4, #92	; 0x5c
   6d8ac:	beq	6d9ac <fputs@plt+0x68394>
   6d8b0:	cmp	r4, #34	; 0x22
   6d8b4:	beq	6d9b4 <fputs@plt+0x6839c>
   6d8b8:	ldr	r0, [sp, #12]
   6d8bc:	mov	r1, r4
   6d8c0:	bl	4cb8 <strchr@plt>
   6d8c4:	cmp	r0, #0
   6d8c8:	movne	r5, #6
   6d8cc:	bne	6d7d4 <fputs@plt+0x681bc>
   6d8d0:	b	6d864 <fputs@plt+0x6824c>
   6d8d4:	cmp	r4, #0
   6d8d8:	beq	6d920 <fputs@plt+0x68308>
   6d8dc:	mov	r0, fp
   6d8e0:	mov	r1, r4
   6d8e4:	bl	4cb8 <strchr@plt>
   6d8e8:	cmp	r0, #0
   6d8ec:	mvnne	r5, #0
   6d8f0:	bne	6d7d4 <fputs@plt+0x681bc>
   6d8f4:	cmp	r4, #39	; 0x27
   6d8f8:	bne	6d8a8 <fputs@plt+0x68290>
   6d8fc:	mov	r5, #2
   6d900:	b	6d7d4 <fputs@plt+0x681bc>
   6d904:	cmp	r4, #0
   6d908:	beq	6d920 <fputs@plt+0x68308>
   6d90c:	mov	r1, r4
   6d910:	ldr	r0, [sp, #4]
   6d914:	bl	4cb8 <strchr@plt>
   6d918:	cmp	r0, #0
   6d91c:	bne	6d7d4 <fputs@plt+0x681bc>
   6d920:	ldr	r3, [sp, #28]
   6d924:	cmp	r3, #0
   6d928:	ldreq	r1, [sp, #16]
   6d92c:	movne	r0, #0
   6d930:	ldrne	r2, [sp, #16]
   6d934:	moveq	r0, r3
   6d938:	strbne	r0, [r3, r6]
   6d93c:	moveq	r4, r0
   6d940:	ldrne	r3, [sp, #28]
   6d944:	movne	r4, #1
   6d948:	streq	r3, [r1]
   6d94c:	strne	r3, [r2]
   6d950:	bl	4e5c <free@plt>
   6d954:	ldr	r1, [sp, #8]
   6d958:	ldr	r2, [sp, #36]	; 0x24
   6d95c:	mov	r0, r4
   6d960:	ldr	r3, [r1]
   6d964:	cmp	r2, r3
   6d968:	bne	6d9e0 <fputs@plt+0x683c8>
   6d96c:	add	sp, sp, #44	; 0x2c
   6d970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d974:	mov	r0, r8
   6d978:	mov	r1, r9
   6d97c:	add	r2, r6, #2
   6d980:	mov	r3, #1
   6d984:	bl	6bfc8 <fputs@plt+0x669b0>
   6d988:	cmp	r0, #0
   6d98c:	beq	6d9d4 <fputs@plt+0x683bc>
   6d990:	ldr	r3, [sp, #28]
   6d994:	strb	r4, [r3, r6]
   6d998:	add	r6, r6, #1
   6d99c:	ldr	sl, [r7]
   6d9a0:	b	6d7d4 <fputs@plt+0x681bc>
   6d9a4:	mov	r5, #0
   6d9a8:	b	6d7d4 <fputs@plt+0x681bc>
   6d9ac:	mov	r5, #1
   6d9b0:	b	6d7d4 <fputs@plt+0x681bc>
   6d9b4:	mov	r5, #4
   6d9b8:	b	6d7d4 <fputs@plt+0x681bc>
   6d9bc:	ldr	r2, [sp, #20]
   6d9c0:	cmp	r2, #0
   6d9c4:	bne	6d920 <fputs@plt+0x68308>
   6d9c8:	ldr	r0, [sp, #28]
   6d9cc:	mvn	r4, #21
   6d9d0:	b	6d950 <fputs@plt+0x68338>
   6d9d4:	ldr	r0, [sp, #28]
   6d9d8:	mvn	r4, #11
   6d9dc:	b	6d950 <fputs@plt+0x68338>
   6d9e0:	bl	524c <__stack_chk_fail@plt>
   6d9e4:	mov	r4, r0
   6d9e8:	ldr	r0, [sp, #28]
   6d9ec:	bl	4e5c <free@plt>
   6d9f0:	mov	r0, r4
   6d9f4:	bl	54f8 <_Unwind_Resume@plt>
   6d9f8:	ldr	r0, [pc, #108]	; 6da6c <fputs@plt+0x68454>
   6d9fc:	movw	r2, #7766	; 0x1e56
   6da00:	ldr	r1, [pc, #104]	; 6da70 <fputs@plt+0x68458>
   6da04:	ldr	r3, [pc, #104]	; 6da74 <fputs@plt+0x6845c>
   6da08:	add	r0, pc, r0
   6da0c:	add	r1, pc, r1
   6da10:	add	r3, pc, r3
   6da14:	bl	76bb0 <fputs@plt+0x71598>
   6da18:	ldr	r0, [pc, #88]	; 6da78 <fputs@plt+0x68460>
   6da1c:	movw	r2, #7765	; 0x1e55
   6da20:	ldr	r1, [pc, #84]	; 6da7c <fputs@plt+0x68464>
   6da24:	ldr	r3, [pc, #84]	; 6da80 <fputs@plt+0x68468>
   6da28:	add	r0, pc, r0
   6da2c:	add	r1, pc, r1
   6da30:	add	r3, pc, r3
   6da34:	bl	76bb0 <fputs@plt+0x71598>
   6da38:	ldr	r0, [pc, #68]	; 6da84 <fputs@plt+0x6846c>
   6da3c:	movw	r2, #7767	; 0x1e57
   6da40:	ldr	r1, [pc, #64]	; 6da88 <fputs@plt+0x68470>
   6da44:	ldr	r3, [pc, #64]	; 6da8c <fputs@plt+0x68474>
   6da48:	add	r0, pc, r0
   6da4c:	add	r1, pc, r1
   6da50:	add	r3, pc, r3
   6da54:	bl	76bb0 <fputs@plt+0x71598>
   6da58:	andeq	r3, r4, r8, ror r4
   6da5c:	andeq	r0, r0, r0, asr #8
   6da60:	ldrdeq	r3, [r1], -r8
   6da64:	ldrdeq	r3, [r1], -r0
   6da68:	andeq	r3, r1, ip, asr #17
   6da6c:	andeq	sl, r1, r0, lsl #9
   6da70:	andeq	r5, r2, r8, lsl #27
   6da74:	andeq	r7, r2, r0, lsr #8
   6da78:	andeq	r5, r2, r8, asr #20
   6da7c:	andeq	r5, r2, r8, ror #26
   6da80:	andeq	r7, r2, r0, lsl #8
   6da84:	muleq	r1, r0, r5
   6da88:	andeq	r5, r2, r8, asr #26
   6da8c:	andeq	r7, r2, r0, ror #7
   6da90:	ldr	r3, [pc, #420]	; 6dc3c <fputs@plt+0x68624>
   6da94:	mov	r2, #0
   6da98:	ldr	r1, [pc, #416]	; 6dc40 <fputs@plt+0x68628>
   6da9c:	add	r3, pc, r3
   6daa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6daa4:	subs	r9, r0, #0
   6daa8:	ldr	fp, [r3, r1]
   6daac:	sub	sp, sp, #20
   6dab0:	str	r2, [sp]
   6dab4:	ldr	r3, [fp]
   6dab8:	str	r3, [sp, #12]
   6dabc:	beq	6dc1c <fputs@plt+0x68604>
   6dac0:	mov	r0, sp
   6dac4:	bl	6c7c4 <fputs@plt+0x671ac>
   6dac8:	cmp	r0, #0
   6dacc:	blt	6dbec <fputs@plt+0x685d4>
   6dad0:	ldr	r8, [pc, #364]	; 6dc44 <fputs@plt+0x6862c>
   6dad4:	add	r6, sp, #16
   6dad8:	ldr	sl, [pc, #360]	; 6dc48 <fputs@plt+0x68630>
   6dadc:	add	r7, sp, #8
   6dae0:	ldr	r3, [sp]
   6dae4:	add	r8, pc, r8
   6dae8:	add	sl, pc, sl
   6daec:	mov	r5, #0
   6daf0:	str	r3, [r6, #-12]!
   6daf4:	mov	r0, r6
   6daf8:	mov	r1, r7
   6dafc:	mov	r2, #1
   6db00:	str	r5, [sp, #8]
   6db04:	bl	6d6ec <fputs@plt+0x680d4>
   6db08:	subs	r3, r0, #0
   6db0c:	blt	6dba4 <fputs@plt+0x6858c>
   6db10:	beq	6dbd4 <fputs@plt+0x685bc>
   6db14:	ldr	r3, [r8]
   6db18:	cmp	r3, #0
   6db1c:	blt	6db9c <fputs@plt+0x68584>
   6db20:	moveq	r0, #0
   6db24:	movne	r0, #1
   6db28:	cmp	r0, #0
   6db2c:	ldr	r4, [sp, #8]
   6db30:	bne	6db60 <fputs@plt+0x68548>
   6db34:	mov	r1, sl
   6db38:	mov	r2, #3
   6db3c:	mov	r0, r4
   6db40:	bl	5468 <strncmp@plt>
   6db44:	cmp	r0, #0
   6db48:	bne	6db60 <fputs@plt+0x68548>
   6db4c:	cmn	r4, #3
   6db50:	beq	6db60 <fputs@plt+0x68548>
   6db54:	mov	r0, r4
   6db58:	bl	4e5c <free@plt>
   6db5c:	b	6daf4 <fputs@plt+0x684dc>
   6db60:	mov	r1, #61	; 0x3d
   6db64:	mov	r0, r4
   6db68:	bl	4cb8 <strchr@plt>
   6db6c:	cmp	r0, #0
   6db70:	strbne	r5, [r0]
   6db74:	addne	r1, r0, #1
   6db78:	ldrne	r4, [sp, #8]
   6db7c:	moveq	r1, r0
   6db80:	mov	r0, r4
   6db84:	blx	r9
   6db88:	cmp	r0, #0
   6db8c:	blt	6dbe4 <fputs@plt+0x685cc>
   6db90:	ldr	r0, [sp, #8]
   6db94:	bl	4e5c <free@plt>
   6db98:	b	6daf4 <fputs@plt+0x684dc>
   6db9c:	bl	65a4c <fputs@plt+0x60434>
   6dba0:	b	6db28 <fputs@plt+0x68510>
   6dba4:	mov	r4, r3
   6dba8:	ldr	r0, [sp, #8]
   6dbac:	bl	4e5c <free@plt>
   6dbb0:	ldr	r0, [sp]
   6dbb4:	bl	4e5c <free@plt>
   6dbb8:	ldr	r2, [sp, #12]
   6dbbc:	ldr	r3, [fp]
   6dbc0:	mov	r0, r4
   6dbc4:	cmp	r2, r3
   6dbc8:	bne	6dbf4 <fputs@plt+0x685dc>
   6dbcc:	add	sp, sp, #20
   6dbd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dbd4:	ldr	r0, [sp, #8]
   6dbd8:	mov	r4, r3
   6dbdc:	bl	4e5c <free@plt>
   6dbe0:	b	6dbb0 <fputs@plt+0x68598>
   6dbe4:	mov	r4, r0
   6dbe8:	b	6dba8 <fputs@plt+0x68590>
   6dbec:	mov	r4, r0
   6dbf0:	b	6dbb0 <fputs@plt+0x68598>
   6dbf4:	bl	524c <__stack_chk_fail@plt>
   6dbf8:	mov	r4, r0
   6dbfc:	ldr	r0, [sp, #8]
   6dc00:	bl	4e5c <free@plt>
   6dc04:	ldr	r0, [sp]
   6dc08:	bl	4e5c <free@plt>
   6dc0c:	mov	r0, r4
   6dc10:	bl	54f8 <_Unwind_Resume@plt>
   6dc14:	mov	r4, r0
   6dc18:	b	6dc04 <fputs@plt+0x685ec>
   6dc1c:	ldr	r0, [pc, #40]	; 6dc4c <fputs@plt+0x68634>
   6dc20:	movw	r2, #6804	; 0x1a94
   6dc24:	ldr	r1, [pc, #36]	; 6dc50 <fputs@plt+0x68638>
   6dc28:	ldr	r3, [pc, #36]	; 6dc54 <fputs@plt+0x6863c>
   6dc2c:	add	r0, pc, r0
   6dc30:	add	r1, pc, r1
   6dc34:	add	r3, pc, r3
   6dc38:	bl	76bb0 <fputs@plt+0x71598>
   6dc3c:	ldrdeq	r3, [r4], -ip
   6dc40:	andeq	r0, r0, r0, asr #8
   6dc44:	andeq	r3, r4, r4, lsr #13
   6dc48:	andeq	r6, r2, r8, lsl fp
   6dc4c:	andeq	r6, r2, r8, asr #19
   6dc50:	andeq	r5, r2, r4, ror #22
   6dc54:	andeq	r7, r2, ip, lsl #5
   6dc58:	push	{r3, r4, r5, lr}
   6dc5c:	subs	r4, r0, #0
   6dc60:	beq	6dca0 <fputs@plt+0x68688>
   6dc64:	cmp	r1, #0
   6dc68:	beq	6dc90 <fputs@plt+0x68678>
   6dc6c:	mov	r0, r1
   6dc70:	bl	54ec <__strdup@plt>
   6dc74:	subs	r5, r0, #0
   6dc78:	beq	6dc98 <fputs@plt+0x68680>
   6dc7c:	ldr	r0, [r4]
   6dc80:	bl	4e5c <free@plt>
   6dc84:	str	r5, [r4]
   6dc88:	mov	r0, #0
   6dc8c:	pop	{r3, r4, r5, pc}
   6dc90:	mov	r5, r1
   6dc94:	b	6dc7c <fputs@plt+0x68664>
   6dc98:	mvn	r0, #11
   6dc9c:	pop	{r3, r4, r5, pc}
   6dca0:	ldr	r0, [pc, #24]	; 6dcc0 <fputs@plt+0x686a8>
   6dca4:	movw	r2, #7969	; 0x1f21
   6dca8:	ldr	r1, [pc, #20]	; 6dcc4 <fputs@plt+0x686ac>
   6dcac:	ldr	r3, [pc, #20]	; 6dcc8 <fputs@plt+0x686b0>
   6dcb0:	add	r0, pc, r0
   6dcb4:	add	r1, pc, r1
   6dcb8:	add	r3, pc, r3
   6dcbc:	bl	76bb0 <fputs@plt+0x71598>
   6dcc0:	andeq	r5, r2, r0, asr #15
   6dcc4:	andeq	r5, r2, r0, ror #21
   6dcc8:	andeq	r6, r2, ip, lsl #31
   6dccc:	ldr	r3, [pc, #236]	; 6ddc0 <fputs@plt+0x687a8>
   6dcd0:	cmp	r0, #0
   6dcd4:	ldr	r2, [pc, #232]	; 6ddc4 <fputs@plt+0x687ac>
   6dcd8:	add	r3, pc, r3
   6dcdc:	push	{r4, r5, r6, r7, lr}
   6dce0:	sub	sp, sp, #20
   6dce4:	ldr	r6, [r3, r2]
   6dce8:	mov	r7, r1
   6dcec:	ldr	r3, [r6]
   6dcf0:	str	r3, [sp, #12]
   6dcf4:	blt	6dda0 <fputs@plt+0x68788>
   6dcf8:	cmp	r1, #0
   6dcfc:	beq	6dd80 <fputs@plt+0x68768>
   6dd00:	ldr	r1, [pc, #192]	; 6ddc8 <fputs@plt+0x687b0>
   6dd04:	mov	r2, sp
   6dd08:	mov	r3, #8
   6dd0c:	add	r1, pc, r1
   6dd10:	bl	5108 <fgetxattr@plt>
   6dd14:	cmp	r0, #0
   6dd18:	blt	6dd6c <fputs@plt+0x68754>
   6dd1c:	cmp	r0, #8
   6dd20:	bne	6dd64 <fputs@plt+0x6874c>
   6dd24:	ldrd	r2, [sp]
   6dd28:	mvn	r0, #2
   6dd2c:	mvn	r1, #0
   6dd30:	subs	r4, r2, #1
   6dd34:	sbc	r5, r3, #0
   6dd38:	cmp	r5, r1
   6dd3c:	cmpeq	r4, r0
   6dd40:	strdls	r2, [r7]
   6dd44:	movls	r0, #0
   6dd48:	bhi	6dd64 <fputs@plt+0x6874c>
   6dd4c:	ldr	r2, [sp, #12]
   6dd50:	ldr	r3, [r6]
   6dd54:	cmp	r2, r3
   6dd58:	bne	6dd7c <fputs@plt+0x68764>
   6dd5c:	add	sp, sp, #20
   6dd60:	pop	{r4, r5, r6, r7, pc}
   6dd64:	mvn	r0, #4
   6dd68:	b	6dd4c <fputs@plt+0x68734>
   6dd6c:	bl	55b8 <__errno_location@plt>
   6dd70:	ldr	r0, [r0]
   6dd74:	rsb	r0, r0, #0
   6dd78:	b	6dd4c <fputs@plt+0x68734>
   6dd7c:	bl	524c <__stack_chk_fail@plt>
   6dd80:	ldr	r0, [pc, #68]	; 6ddcc <fputs@plt+0x687b4>
   6dd84:	movw	r2, #8155	; 0x1fdb
   6dd88:	ldr	r1, [pc, #64]	; 6ddd0 <fputs@plt+0x687b8>
   6dd8c:	ldr	r3, [pc, #64]	; 6ddd4 <fputs@plt+0x687bc>
   6dd90:	add	r0, pc, r0
   6dd94:	add	r1, pc, r1
   6dd98:	add	r3, pc, r3
   6dd9c:	bl	76bb0 <fputs@plt+0x71598>
   6dda0:	ldr	r0, [pc, #48]	; 6ddd8 <fputs@plt+0x687c0>
   6dda4:	movw	r2, #8154	; 0x1fda
   6dda8:	ldr	r1, [pc, #44]	; 6dddc <fputs@plt+0x687c4>
   6ddac:	ldr	r3, [pc, #44]	; 6dde0 <fputs@plt+0x687c8>
   6ddb0:	add	r0, pc, r0
   6ddb4:	add	r1, pc, r1
   6ddb8:	add	r3, pc, r3
   6ddbc:	bl	76bb0 <fputs@plt+0x71598>
   6ddc0:	andeq	r2, r4, r0, lsr #29
   6ddc4:	andeq	r0, r0, r0, asr #8
   6ddc8:	andeq	r6, r2, r4, lsl r9
   6ddcc:	muleq	r2, ip, r8
   6ddd0:	andeq	r5, r2, r0, lsl #20
   6ddd4:	andeq	r6, r2, r8, ror lr
   6ddd8:	andeq	r0, r2, r0, lsr #25
   6dddc:	andeq	r5, r2, r0, ror #19
   6dde0:	andeq	r6, r2, r8, asr lr
   6dde4:	ldr	r1, [pc, #184]	; 6dea4 <fputs@plt+0x6888c>
   6dde8:	ldr	ip, [pc, #184]	; 6dea8 <fputs@plt+0x68890>
   6ddec:	add	r1, pc, r1
   6ddf0:	push	{r4, r5, lr}
   6ddf4:	subs	r5, r0, #0
   6ddf8:	ldr	r4, [r1, ip]
   6ddfc:	sub	sp, sp, #28
   6de00:	ldr	r1, [r4]
   6de04:	str	r1, [sp, #20]
   6de08:	blt	6de84 <fputs@plt+0x6886c>
   6de0c:	orrs	r1, r2, r3
   6de10:	beq	6de6c <fputs@plt+0x68854>
   6de14:	add	r1, sp, #24
   6de18:	mov	r0, r5
   6de1c:	mov	r5, #0
   6de20:	strd	r2, [r1, #-16]!
   6de24:	mov	r2, r1
   6de28:	ldr	r1, [pc, #124]	; 6deac <fputs@plt+0x68894>
   6de2c:	mov	r3, #8
   6de30:	str	r5, [sp]
   6de34:	add	r1, pc, r1
   6de38:	bl	55a0 <fsetxattr@plt>
   6de3c:	cmp	r0, r5
   6de40:	movge	r0, r5
   6de44:	bge	6de54 <fputs@plt+0x6883c>
   6de48:	bl	55b8 <__errno_location@plt>
   6de4c:	ldr	r0, [r0]
   6de50:	rsb	r0, r0, #0
   6de54:	ldr	r2, [sp, #20]
   6de58:	ldr	r3, [r4]
   6de5c:	cmp	r2, r3
   6de60:	bne	6de80 <fputs@plt+0x68868>
   6de64:	add	sp, sp, #28
   6de68:	pop	{r4, r5, pc}
   6de6c:	mov	r0, #0
   6de70:	bl	6ff34 <fputs@plt+0x6a91c>
   6de74:	mov	r2, r0
   6de78:	mov	r3, r1
   6de7c:	b	6de14 <fputs@plt+0x687fc>
   6de80:	bl	524c <__stack_chk_fail@plt>
   6de84:	ldr	r0, [pc, #36]	; 6deb0 <fputs@plt+0x68898>
   6de88:	movw	r2, #8201	; 0x2009
   6de8c:	ldr	r1, [pc, #32]	; 6deb4 <fputs@plt+0x6889c>
   6de90:	ldr	r3, [pc, #32]	; 6deb8 <fputs@plt+0x688a0>
   6de94:	add	r0, pc, r0
   6de98:	add	r1, pc, r1
   6de9c:	add	r3, pc, r3
   6dea0:	bl	76bb0 <fputs@plt+0x71598>
   6dea4:	andeq	r2, r4, ip, lsl #27
   6dea8:	andeq	r0, r0, r0, asr #8
   6deac:	andeq	r6, r2, ip, ror #15
   6deb0:			; <UNDEFINED> instruction: 0x00020bbc
   6deb4:	strdeq	r5, [r2], -ip
   6deb8:	andeq	r7, r2, ip, asr r1
   6debc:	ldr	r3, [pc, #208]	; 6df94 <fputs@plt+0x6897c>
   6dec0:	ldr	ip, [pc, #208]	; 6df98 <fputs@plt+0x68980>
   6dec4:	add	r3, pc, r3
   6dec8:	push	{r4, r5, r6, r7, lr}
   6decc:	subs	r7, r0, #0
   6ded0:	ldr	r4, [r3, ip]
   6ded4:	sub	sp, sp, #20
   6ded8:	mov	r6, r1
   6dedc:	mov	r5, r2
   6dee0:	ldr	r3, [r4]
   6dee4:	str	r3, [sp, #12]
   6dee8:	blt	6df74 <fputs@plt+0x6895c>
   6deec:	cmp	r2, #0
   6def0:	bne	6df10 <fputs@plt+0x688f8>
   6def4:	mov	r0, #0
   6def8:	ldr	r2, [sp, #12]
   6defc:	ldr	r3, [r4]
   6df00:	cmp	r2, r3
   6df04:	bne	6df70 <fputs@plt+0x68958>
   6df08:	add	sp, sp, #20
   6df0c:	pop	{r4, r5, r6, r7, pc}
   6df10:	movw	r1, #26113	; 0x6601
   6df14:	add	r2, sp, #4
   6df18:	movt	r1, #32772	; 0x8004
   6df1c:	bl	4f70 <ioctl@plt>
   6df20:	cmp	r0, #0
   6df24:	blt	6df60 <fputs@plt+0x68948>
   6df28:	ldr	r3, [sp, #4]
   6df2c:	cmp	r6, #0
   6df30:	orrne	r5, r5, r3
   6df34:	biceq	r5, r3, r5
   6df38:	cmp	r5, r3
   6df3c:	str	r5, [sp, #8]
   6df40:	beq	6def4 <fputs@plt+0x688dc>
   6df44:	mov	r0, r7
   6df48:	movw	r1, #26114	; 0x6602
   6df4c:	add	r2, sp, #8
   6df50:	movt	r1, #16388	; 0x4004
   6df54:	bl	4f70 <ioctl@plt>
   6df58:	cmp	r0, #0
   6df5c:	bge	6def4 <fputs@plt+0x688dc>
   6df60:	bl	55b8 <__errno_location@plt>
   6df64:	ldr	r0, [r0]
   6df68:	rsb	r0, r0, #0
   6df6c:	b	6def8 <fputs@plt+0x688e0>
   6df70:	bl	524c <__stack_chk_fail@plt>
   6df74:	ldr	r0, [pc, #32]	; 6df9c <fputs@plt+0x68984>
   6df78:	movw	r2, #8281	; 0x2059
   6df7c:	ldr	r1, [pc, #28]	; 6dfa0 <fputs@plt+0x68988>
   6df80:	ldr	r3, [pc, #28]	; 6dfa4 <fputs@plt+0x6898c>
   6df84:	add	r0, pc, r0
   6df88:	add	r1, pc, r1
   6df8c:	add	r3, pc, r3
   6df90:	bl	76bb0 <fputs@plt+0x71598>
   6df94:			; <UNDEFINED> instruction: 0x00042cb4
   6df98:	andeq	r0, r0, r0, asr #8
   6df9c:	andeq	r0, r2, ip, asr #21
   6dfa0:	andeq	r5, r2, ip, lsl #16
   6dfa4:	andeq	r5, r2, ip, ror #13
   6dfa8:	cmp	r0, #0
   6dfac:	push	{r3, lr}
   6dfb0:	blt	6dfe4 <fputs@plt+0x689cc>
   6dfb4:	mov	r2, r1
   6dfb8:	movw	r1, #26113	; 0x6601
   6dfbc:	movt	r1, #32772	; 0x8004
   6dfc0:	bl	4f70 <ioctl@plt>
   6dfc4:	cmp	r0, #0
   6dfc8:	blt	6dfd4 <fputs@plt+0x689bc>
   6dfcc:	mov	r0, #0
   6dfd0:	pop	{r3, pc}
   6dfd4:	bl	55b8 <__errno_location@plt>
   6dfd8:	ldr	r0, [r0]
   6dfdc:	rsb	r0, r0, #0
   6dfe0:	pop	{r3, pc}
   6dfe4:	ldr	r0, [pc, #24]	; 6e004 <fputs@plt+0x689ec>
   6dfe8:	movw	r2, #8319	; 0x207f
   6dfec:	ldr	r1, [pc, #20]	; 6e008 <fputs@plt+0x689f0>
   6dff0:	ldr	r3, [pc, #20]	; 6e00c <fputs@plt+0x689f4>
   6dff4:	add	r0, pc, r0
   6dff8:	add	r1, pc, r1
   6dffc:	add	r3, pc, r3
   6e000:	bl	76bb0 <fputs@plt+0x71598>
   6e004:	andeq	r0, r2, ip, asr sl
   6e008:	muleq	r2, ip, r7
   6e00c:	andeq	r6, r2, r0, lsl #26
   6e010:	push	{r3, r4, r5, r6, r7, lr}
   6e014:	subs	r7, r2, #0
   6e018:	mov	r6, r1
   6e01c:	beq	6e05c <fputs@plt+0x68a44>
   6e020:	cmp	r1, #0
   6e024:	beq	6e05c <fputs@plt+0x68a44>
   6e028:	sub	r5, r0, #4
   6e02c:	mov	r4, #0
   6e030:	b	6e040 <fputs@plt+0x68a28>
   6e034:	add	r4, r4, #1
   6e038:	cmp	r4, r6
   6e03c:	beq	6e05c <fputs@plt+0x68a44>
   6e040:	ldr	r0, [r5, #4]!
   6e044:	mov	r1, r7
   6e048:	bl	65b84 <fputs@plt+0x6056c>
   6e04c:	cmp	r0, #0
   6e050:	beq	6e034 <fputs@plt+0x68a1c>
   6e054:	mov	r0, r4
   6e058:	pop	{r3, r4, r5, r6, r7, pc}
   6e05c:	mvn	r0, #0
   6e060:	pop	{r3, r4, r5, r6, r7, pc}
   6e064:	mov	r2, r0
   6e068:	ldr	r0, [pc, #8]	; 6e078 <fputs@plt+0x68a60>
   6e06c:	mov	r1, #16
   6e070:	add	r0, pc, r0
   6e074:	b	6e010 <fputs@plt+0x689f8>
   6e078:	ldrdeq	r1, [r4], -r8
   6e07c:	ldr	r3, [pc, #204]	; 6e150 <fputs@plt+0x68b38>
   6e080:	mov	r2, r0
   6e084:	ldr	ip, [pc, #200]	; 6e154 <fputs@plt+0x68b3c>
   6e088:	mov	r1, #32
   6e08c:	add	r3, pc, r3
   6e090:	push	{r4, r5, r6, lr}
   6e094:	mov	r4, r0
   6e098:	ldr	r5, [r3, ip]
   6e09c:	sub	sp, sp, #8
   6e0a0:	ldr	r0, [pc, #176]	; 6e158 <fputs@plt+0x68b40>
   6e0a4:	ldr	r3, [r5]
   6e0a8:	add	r0, pc, r0
   6e0ac:	str	r3, [sp, #4]
   6e0b0:	bl	6e010 <fputs@plt+0x689f8>
   6e0b4:	cmp	r0, #0
   6e0b8:	ble	6e0d4 <fputs@plt+0x68abc>
   6e0bc:	ldr	r2, [sp, #4]
   6e0c0:	ldr	r3, [r5]
   6e0c4:	cmp	r2, r3
   6e0c8:	bne	6e14c <fputs@plt+0x68b34>
   6e0cc:	add	sp, sp, #8
   6e0d0:	pop	{r4, r5, r6, pc}
   6e0d4:	ldr	r1, [pc, #128]	; 6e15c <fputs@plt+0x68b44>
   6e0d8:	mov	r0, r4
   6e0dc:	mov	r2, #6
   6e0e0:	add	r1, pc, r1
   6e0e4:	bl	5468 <strncmp@plt>
   6e0e8:	cmp	r0, #0
   6e0ec:	bne	6e138 <fputs@plt+0x68b20>
   6e0f0:	adds	r6, r4, #6
   6e0f4:	beq	6e12c <fputs@plt+0x68b14>
   6e0f8:	bl	4bb0 <__libc_current_sigrtmin@plt>
   6e0fc:	mov	r4, r0
   6e100:	mov	r0, r6
   6e104:	mov	r1, sp
   6e108:	bl	66254 <fputs@plt+0x60c3c>
   6e10c:	cmp	r0, #0
   6e110:	blt	6e144 <fputs@plt+0x68b2c>
   6e114:	ldr	r0, [sp]
   6e118:	add	r0, r4, r0
   6e11c:	sub	r3, r0, #1
   6e120:	cmp	r3, #64	; 0x40
   6e124:	mvncs	r0, #21
   6e128:	b	6e0bc <fputs@plt+0x68aa4>
   6e12c:	mov	r6, r4
   6e130:	mov	r4, r0
   6e134:	b	6e100 <fputs@plt+0x68ae8>
   6e138:	mov	r6, r4
   6e13c:	mov	r4, #0
   6e140:	b	6e100 <fputs@plt+0x68ae8>
   6e144:	mvn	r0, #21
   6e148:	b	6e0bc <fputs@plt+0x68aa4>
   6e14c:	bl	524c <__stack_chk_fail@plt>
   6e150:	andeq	r2, r4, ip, ror #21
   6e154:	andeq	r0, r0, r0, asr #8
   6e158:	andeq	r1, r4, ip, lsl r9
   6e15c:	andeq	r6, r2, ip, ror #10
   6e160:	push	{r3, r4, r5, lr}
   6e164:	subs	r4, r0, #0
   6e168:	beq	6e1ac <fputs@plt+0x68b94>
   6e16c:	bl	6e07c <fputs@plt+0x68a64>
   6e170:	subs	r5, r0, #0
   6e174:	ble	6e180 <fputs@plt+0x68b68>
   6e178:	mov	r0, r5
   6e17c:	pop	{r3, r4, r5, pc}
   6e180:	ldr	r1, [pc, #68]	; 6e1cc <fputs@plt+0x68bb4>
   6e184:	mov	r0, r4
   6e188:	mov	r2, #3
   6e18c:	add	r1, pc, r1
   6e190:	bl	5468 <strncmp@plt>
   6e194:	cmp	r0, #0
   6e198:	bne	6e178 <fputs@plt+0x68b60>
   6e19c:	adds	r0, r4, #3
   6e1a0:	beq	6e178 <fputs@plt+0x68b60>
   6e1a4:	pop	{r3, r4, r5, lr}
   6e1a8:	b	6e07c <fputs@plt+0x68a64>
   6e1ac:	ldr	r0, [pc, #28]	; 6e1d0 <fputs@plt+0x68bb8>
   6e1b0:	movw	r2, #4269	; 0x10ad
   6e1b4:	ldr	r1, [pc, #24]	; 6e1d4 <fputs@plt+0x68bbc>
   6e1b8:	ldr	r3, [pc, #24]	; 6e1d8 <fputs@plt+0x68bc0>
   6e1bc:	add	r0, pc, r0
   6e1c0:	add	r1, pc, r1
   6e1c4:	add	r3, pc, r3
   6e1c8:	bl	76bb0 <fputs@plt+0x71598>
   6e1cc:	andeq	r0, r2, r8, lsr fp
   6e1d0:	andeq	r9, r1, r0, asr r6
   6e1d4:	ldrdeq	r5, [r2], -r4
   6e1d8:	andeq	r6, r2, ip, lsl #27
   6e1dc:	push	{r4, r5, r6, r7, r8, lr}
   6e1e0:	subs	r7, r0, #0
   6e1e4:	beq	6e318 <fputs@plt+0x68d00>
   6e1e8:	ldrb	r1, [r7]
   6e1ec:	cmp	r1, #0
   6e1f0:	beq	6e2f4 <fputs@plt+0x68cdc>
   6e1f4:	sub	r3, r1, #33	; 0x21
   6e1f8:	cmp	r3, #93	; 0x5d
   6e1fc:	bhi	6e308 <fputs@plt+0x68cf0>
   6e200:	ldr	r5, [pc, #304]	; 6e338 <fputs@plt+0x68d20>
   6e204:	mov	r4, r7
   6e208:	add	r5, pc, r5
   6e20c:	b	6e22c <fputs@plt+0x68c14>
   6e210:	ldrb	r1, [r4, #1]
   6e214:	add	r4, r4, #1
   6e218:	cmp	r1, #0
   6e21c:	beq	6e2f4 <fputs@plt+0x68cdc>
   6e220:	sub	r3, r1, #33	; 0x21
   6e224:	cmp	r3, #93	; 0x5d
   6e228:	bhi	6e300 <fputs@plt+0x68ce8>
   6e22c:	mov	r0, r5
   6e230:	mov	r6, r4
   6e234:	bl	4cb8 <strchr@plt>
   6e238:	cmp	r0, #0
   6e23c:	beq	6e210 <fputs@plt+0x68bf8>
   6e240:	mov	r0, r7
   6e244:	bl	4fc4 <strlen@plt>
   6e248:	lsl	r4, r0, #1
   6e24c:	mvn	r0, #0
   6e250:	add	r4, r4, #3
   6e254:	mov	r1, r4
   6e258:	bl	7f53c <fputs@plt+0x79f24>
   6e25c:	cmp	r0, #0
   6e260:	beq	6e310 <fputs@plt+0x68cf8>
   6e264:	mov	r0, r4
   6e268:	bl	5210 <malloc@plt>
   6e26c:	subs	r8, r0, #0
   6e270:	beq	6e310 <fputs@plt+0x68cf8>
   6e274:	mov	r1, r7
   6e278:	mov	r3, #34	; 0x22
   6e27c:	rsb	r2, r7, r6
   6e280:	strb	r3, [r8]
   6e284:	add	r0, r8, #1
   6e288:	bl	4fac <mempcpy@plt>
   6e28c:	ldrb	r1, [r6]
   6e290:	cmp	r1, #0
   6e294:	mov	r5, r0
   6e298:	beq	6e2dc <fputs@plt+0x68cc4>
   6e29c:	ldr	r7, [pc, #152]	; 6e33c <fputs@plt+0x68d24>
   6e2a0:	sub	r4, r6, #1
   6e2a4:	mov	r6, #92	; 0x5c
   6e2a8:	add	r7, pc, r7
   6e2ac:	mov	r0, r7
   6e2b0:	bl	4cb8 <strchr@plt>
   6e2b4:	cmp	r0, #0
   6e2b8:	strbne	r6, [r5]
   6e2bc:	ldrb	r2, [r4, #1]!
   6e2c0:	addne	r3, r5, #1
   6e2c4:	moveq	r3, r5
   6e2c8:	add	r5, r3, #1
   6e2cc:	strb	r2, [r3]
   6e2d0:	ldrb	r1, [r4, #1]
   6e2d4:	cmp	r1, #0
   6e2d8:	bne	6e2ac <fputs@plt+0x68c94>
   6e2dc:	mov	r2, #34	; 0x22
   6e2e0:	mov	r3, #0
   6e2e4:	mov	r0, r8
   6e2e8:	strb	r2, [r5]
   6e2ec:	strb	r3, [r5, #1]
   6e2f0:	pop	{r4, r5, r6, r7, r8, pc}
   6e2f4:	mov	r0, r7
   6e2f8:	pop	{r4, r5, r6, r7, r8, lr}
   6e2fc:	b	54ec <__strdup@plt>
   6e300:	mov	r6, r4
   6e304:	b	6e240 <fputs@plt+0x68c28>
   6e308:	mov	r6, r7
   6e30c:	b	6e240 <fputs@plt+0x68c28>
   6e310:	mov	r0, #0
   6e314:	pop	{r4, r5, r6, r7, r8, pc}
   6e318:	ldr	r0, [pc, #32]	; 6e340 <fputs@plt+0x68d28>
   6e31c:	movw	r2, #8603	; 0x219b
   6e320:	ldr	r1, [pc, #28]	; 6e344 <fputs@plt+0x68d2c>
   6e324:	ldr	r3, [pc, #28]	; 6e348 <fputs@plt+0x68d30>
   6e328:	add	r0, pc, r0
   6e32c:	add	r1, pc, r1
   6e330:	add	r3, pc, r3
   6e334:	bl	76bb0 <fputs@plt+0x71598>
   6e338:	andeq	r9, r2, r8, lsr sp
   6e33c:			; <UNDEFINED> instruction: 0x000263b0
   6e340:	andeq	r9, r1, r4, ror #9
   6e344:	andeq	r5, r2, r8, ror #8
   6e348:	andeq	r5, r2, r8, lsr r4
   6e34c:	ldr	r0, [pc, #80]	; 6e3a4 <fputs@plt+0x68d8c>
   6e350:	push	{r4, lr}
   6e354:	add	r0, pc, r0
   6e358:	bl	4c88 <getenv@plt>
   6e35c:	subs	r4, r0, #0
   6e360:	beq	6e374 <fputs@plt+0x68d5c>
   6e364:	bl	660c8 <fputs@plt+0x60ab0>
   6e368:	adds	r0, r0, #0
   6e36c:	movne	r0, #1
   6e370:	pop	{r4, pc}
   6e374:	ldr	r0, [pc, #44]	; 6e3a8 <fputs@plt+0x68d90>
   6e378:	add	r0, pc, r0
   6e37c:	bl	4c88 <getenv@plt>
   6e380:	ldr	r1, [pc, #36]	; 6e3ac <fputs@plt+0x68d94>
   6e384:	add	r1, pc, r1
   6e388:	bl	65b84 <fputs@plt+0x6056c>
   6e38c:	cmp	r0, #0
   6e390:	beq	6e39c <fputs@plt+0x68d84>
   6e394:	mov	r0, r4
   6e398:	pop	{r4, pc}
   6e39c:	pop	{r4, lr}
   6e3a0:	b	68d64 <fputs@plt+0x6374c>
   6e3a4:	andeq	r6, r2, ip, lsl #6
   6e3a8:			; <UNDEFINED> instruction: 0x00022ab4
   6e3ac:	andeq	r6, r2, ip, ror #5
   6e3b0:	ldr	r3, [pc, #584]	; 6e600 <fputs@plt+0x68fe8>
   6e3b4:	ldr	r2, [pc, #584]	; 6e604 <fputs@plt+0x68fec>
   6e3b8:	add	r3, pc, r3
   6e3bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   6e3c0:	mov	r5, r0
   6e3c4:	ldr	r4, [r3, r2]
   6e3c8:	sub	sp, sp, #12
   6e3cc:	ldr	r0, [pc, #564]	; 6e608 <fputs@plt+0x68ff0>
   6e3d0:	mov	r6, #0
   6e3d4:	str	r6, [sp]
   6e3d8:	ldr	r3, [r4]
   6e3dc:	add	r0, pc, r0
   6e3e0:	ldr	r8, [pc, #548]	; 6e60c <fputs@plt+0x68ff4>
   6e3e4:	str	r3, [sp, #4]
   6e3e8:	bl	521c <__tls_get_addr@plt>
   6e3ec:	ldr	r3, [r8, r0]
   6e3f0:	mov	r2, r0
   6e3f4:	cmp	r3, r6
   6e3f8:	blt	6e448 <fputs@plt+0x68e30>
   6e3fc:	cmp	r5, r6
   6e400:	beq	6e438 <fputs@plt+0x68e20>
   6e404:	ldr	r1, [pc, #516]	; 6e610 <fputs@plt+0x68ff8>
   6e408:	mov	r7, r3
   6e40c:	mov	r0, r6
   6e410:	ldr	r3, [r2, r1]
   6e414:	str	r3, [r5]
   6e418:	bl	4e5c <free@plt>
   6e41c:	ldr	r2, [sp, #4]
   6e420:	ldr	r3, [r4]
   6e424:	mov	r0, r7
   6e428:	cmp	r2, r3
   6e42c:	bne	6e444 <fputs@plt+0x68e2c>
   6e430:	add	sp, sp, #12
   6e434:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6e438:	mov	r7, r3
   6e43c:	mov	r0, r5
   6e440:	b	6e418 <fputs@plt+0x68e00>
   6e444:	bl	524c <__stack_chk_fail@plt>
   6e448:	ldr	r0, [pc, #452]	; 6e614 <fputs@plt+0x68ffc>
   6e44c:	mov	r1, r6
   6e450:	add	r0, pc, r0
   6e454:	bl	4ea4 <access@plt>
   6e458:	cmp	r0, #0
   6e45c:	blt	6e478 <fputs@plt+0x68e60>
   6e460:	ldr	r0, [pc, #432]	; 6e618 <fputs@plt+0x69000>
   6e464:	mov	r1, r6
   6e468:	add	r0, pc, r0
   6e46c:	bl	4ea4 <access@plt>
   6e470:	cmp	r0, #0
   6e474:	blt	6e518 <fputs@plt+0x68f00>
   6e478:	bl	5384 <getpid@plt>
   6e47c:	cmp	r0, #1
   6e480:	beq	6e598 <fputs@plt+0x68f80>
   6e484:	ldr	r0, [pc, #400]	; 6e61c <fputs@plt+0x69004>
   6e488:	mov	r1, sp
   6e48c:	add	r0, pc, r0
   6e490:	bl	7dcac <fputs@plt+0x78694>
   6e494:	cmn	r0, #2
   6e498:	beq	6e5cc <fputs@plt+0x68fb4>
   6e49c:	cmp	r0, #0
   6e4a0:	movlt	r7, r0
   6e4a4:	ldrlt	r0, [sp]
   6e4a8:	blt	6e418 <fputs@plt+0x68e00>
   6e4ac:	ldr	r9, [sp]
   6e4b0:	mov	r6, r9
   6e4b4:	ldrb	r3, [r6]
   6e4b8:	cmp	r3, #108	; 0x6c
   6e4bc:	bne	6e52c <fputs@plt+0x68f14>
   6e4c0:	ldrb	r3, [r6, #1]
   6e4c4:	cmp	r3, #120	; 0x78
   6e4c8:	bne	6e52c <fputs@plt+0x68f14>
   6e4cc:	ldrb	r3, [r6, #2]
   6e4d0:	cmp	r3, #99	; 0x63
   6e4d4:	bne	6e52c <fputs@plt+0x68f14>
   6e4d8:	ldrb	r3, [r6, #3]
   6e4dc:	cmp	r3, #0
   6e4e0:	bne	6e52c <fputs@plt+0x68f14>
   6e4e4:	ldr	r6, [pc, #308]	; 6e620 <fputs@plt+0x69008>
   6e4e8:	mov	r7, #1
   6e4ec:	add	r6, pc, r6
   6e4f0:	ldr	r0, [pc, #300]	; 6e624 <fputs@plt+0x6900c>
   6e4f4:	add	r0, pc, r0
   6e4f8:	bl	521c <__tls_get_addr@plt>
   6e4fc:	ldr	r3, [pc, #268]	; 6e610 <fputs@plt+0x68ff8>
   6e500:	cmp	r5, #0
   6e504:	strne	r6, [r5]
   6e508:	str	r7, [r8, r0]
   6e50c:	str	r6, [r0, r3]
   6e510:	mov	r0, r9
   6e514:	b	6e418 <fputs@plt+0x68e00>
   6e518:	ldr	r6, [pc, #264]	; 6e628 <fputs@plt+0x69010>
   6e51c:	mov	r7, #1
   6e520:	ldr	r9, [sp]
   6e524:	add	r6, pc, r6
   6e528:	b	6e4f0 <fputs@plt+0x68ed8>
   6e52c:	ldr	r7, [pc, #248]	; 6e62c <fputs@plt+0x69014>
   6e530:	mov	r0, r6
   6e534:	add	r7, pc, r7
   6e538:	mov	r1, r7
   6e53c:	bl	557c <strcmp@plt>
   6e540:	cmp	r0, #0
   6e544:	beq	6e58c <fputs@plt+0x68f74>
   6e548:	ldr	r7, [pc, #224]	; 6e630 <fputs@plt+0x69018>
   6e54c:	mov	r0, r6
   6e550:	add	r7, pc, r7
   6e554:	mov	r1, r7
   6e558:	bl	557c <strcmp@plt>
   6e55c:	cmp	r0, #0
   6e560:	beq	6e58c <fputs@plt+0x68f74>
   6e564:	ldr	r7, [pc, #200]	; 6e634 <fputs@plt+0x6901c>
   6e568:	mov	r0, r6
   6e56c:	add	r7, pc, r7
   6e570:	mov	r1, r7
   6e574:	bl	557c <strcmp@plt>
   6e578:	cmp	r0, #0
   6e57c:	ldrne	r6, [pc, #180]	; 6e638 <fputs@plt+0x69020>
   6e580:	movne	r7, #1
   6e584:	addne	r6, pc, r6
   6e588:	bne	6e4f0 <fputs@plt+0x68ed8>
   6e58c:	mov	r6, r7
   6e590:	mov	r7, #1
   6e594:	b	6e4f0 <fputs@plt+0x68ed8>
   6e598:	ldr	r0, [pc, #156]	; 6e63c <fputs@plt+0x69024>
   6e59c:	add	r0, pc, r0
   6e5a0:	bl	4c88 <getenv@plt>
   6e5a4:	subs	r6, r0, #0
   6e5a8:	beq	6e5bc <fputs@plt+0x68fa4>
   6e5ac:	ldrb	r3, [r6]
   6e5b0:	cmp	r3, #0
   6e5b4:	ldrne	r9, [sp]
   6e5b8:	bne	6e4b4 <fputs@plt+0x68e9c>
   6e5bc:	mov	r7, #0
   6e5c0:	ldr	r9, [sp]
   6e5c4:	mov	r6, r7
   6e5c8:	b	6e4f0 <fputs@plt+0x68ed8>
   6e5cc:	ldr	r1, [pc, #108]	; 6e640 <fputs@plt+0x69028>
   6e5d0:	mov	r2, sp
   6e5d4:	mov	r0, #1
   6e5d8:	add	r1, pc, r1
   6e5dc:	bl	6b450 <fputs@plt+0x65e38>
   6e5e0:	cmp	r0, #0
   6e5e4:	bgt	6e4ac <fputs@plt+0x68e94>
   6e5e8:	b	6e5bc <fputs@plt+0x68fa4>
   6e5ec:	mov	r4, r0
   6e5f0:	ldr	r0, [sp]
   6e5f4:	bl	4e5c <free@plt>
   6e5f8:	mov	r0, r4
   6e5fc:	bl	54f8 <_Unwind_Resume@plt>
   6e600:	andeq	r2, r4, r0, asr #15
   6e604:	andeq	r0, r0, r0, asr #8
   6e608:	andeq	r2, r4, r8, lsl #23
   6e60c:	andeq	r0, r0, r0
   6e610:	andeq	r0, r0, r0, asr r0
   6e614:	andeq	r6, r2, r4, asr sp
   6e618:	andeq	r6, r2, r8, asr #26
   6e61c:	andeq	r6, r2, r0, lsr sp
   6e620:	andeq	r6, r2, ip, lsr #25
   6e624:	andeq	r2, r4, r0, ror sl
   6e628:	andeq	r6, r2, r0, asr ip
   6e62c:	andeq	r6, r2, r8, asr ip
   6e630:	andeq	r6, r2, ip, lsr #24
   6e634:	andeq	r6, r2, r0, lsr ip
   6e638:	andeq	r6, r2, r8, lsr #10
   6e63c:	andeq	r3, r1, r4, lsl #11
   6e640:	andeq	r3, r1, r8, asr #10
   6e644:	ldr	ip, [pc, #544]	; 6e86c <fputs@plt+0x69254>
   6e648:	tst	r2, #4096	; 0x1000
   6e64c:	push	{r4, r5, r6, r7, r8, lr}
   6e650:	add	ip, pc, ip
   6e654:	ldr	lr, [pc, #532]	; 6e870 <fputs@plt+0x69258>
   6e658:	sub	sp, sp, #48	; 0x30
   6e65c:	mov	r7, r3
   6e660:	mov	r3, #0
   6e664:	ldr	r4, [ip, lr]
   6e668:	str	r3, [sp, #8]
   6e66c:	ldr	r3, [r4]
   6e670:	str	r3, [sp, #44]	; 0x2c
   6e674:	beq	6e74c <fputs@plt+0x69134>
   6e678:	cmp	r1, #0
   6e67c:	beq	6e68c <fputs@plt+0x69074>
   6e680:	ldrb	r3, [r1]
   6e684:	cmp	r3, #0
   6e688:	bne	6e74c <fputs@plt+0x69134>
   6e68c:	ldr	r2, [pc, #480]	; 6e874 <fputs@plt+0x6925c>
   6e690:	add	r6, sp, #12
   6e694:	mov	r1, #30
   6e698:	str	r0, [sp, #4]
   6e69c:	add	r2, pc, r2
   6e6a0:	mov	r0, r6
   6e6a4:	str	r2, [sp]
   6e6a8:	mov	r3, r1
   6e6ac:	mov	r2, #1
   6e6b0:	bl	5150 <__snprintf_chk@plt>
   6e6b4:	cmp	r0, #29
   6e6b8:	bhi	6e834 <fputs@plt+0x6921c>
   6e6bc:	mvn	r5, #0
   6e6c0:	mov	r0, r6
   6e6c4:	add	r1, sp, #8
   6e6c8:	mov	r2, #0
   6e6cc:	bl	7d2f8 <fputs@plt+0x77ce0>
   6e6d0:	cmn	r0, #2
   6e6d4:	beq	6e828 <fputs@plt+0x69210>
   6e6d8:	cmp	r0, #0
   6e6dc:	blt	6e7b4 <fputs@plt+0x6919c>
   6e6e0:	ldr	r6, [sp, #8]
   6e6e4:	mov	r2, #7
   6e6e8:	ldr	r1, [pc, #392]	; 6e878 <fputs@plt+0x69260>
   6e6ec:	mov	r0, r6
   6e6f0:	add	r1, pc, r1
   6e6f4:	bl	5468 <strncmp@plt>
   6e6f8:	cmp	r0, #0
   6e6fc:	bne	6e7ec <fputs@plt+0x691d4>
   6e700:	adds	r8, r6, #7
   6e704:	beq	6e7ec <fputs@plt+0x691d4>
   6e708:	ldr	r6, [pc, #364]	; 6e87c <fputs@plt+0x69264>
   6e70c:	mov	r0, r8
   6e710:	add	r6, pc, r6
   6e714:	mov	r1, r6
   6e718:	bl	53fc <strspn@plt>
   6e71c:	mov	r1, r6
   6e720:	add	r6, r8, r0
   6e724:	mov	r0, r6
   6e728:	bl	5438 <strcspn@plt>
   6e72c:	mov	r2, #0
   6e730:	mov	r1, r7
   6e734:	mov	r3, r0
   6e738:	mov	r0, r6
   6e73c:	strb	r2, [r6, r3]
   6e740:	bl	66540 <fputs@plt+0x60f28>
   6e744:	mov	r6, r0
   6e748:	b	6e7c0 <fputs@plt+0x691a8>
   6e74c:	tst	r2, #1024	; 0x400
   6e750:	moveq	r2, #2654208	; 0x288000
   6e754:	movne	r2, #2621440	; 0x280000
   6e758:	bl	4bec <__openat64_2@plt>
   6e75c:	subs	r5, r0, #0
   6e760:	blt	6e7b4 <fputs@plt+0x6919c>
   6e764:	ldr	r2, [pc, #276]	; 6e880 <fputs@plt+0x69268>
   6e768:	add	r6, sp, #12
   6e76c:	mov	r1, #30
   6e770:	str	r5, [sp, #4]
   6e774:	add	r2, pc, r2
   6e778:	mov	r0, r6
   6e77c:	str	r2, [sp]
   6e780:	mov	r3, r1
   6e784:	mov	r2, #1
   6e788:	bl	5150 <__snprintf_chk@plt>
   6e78c:	cmp	r0, #29
   6e790:	bls	6e6c0 <fputs@plt+0x690a8>
   6e794:	ldr	r0, [pc, #232]	; 6e884 <fputs@plt+0x6926c>
   6e798:	movw	r2, #491	; 0x1eb
   6e79c:	ldr	r1, [pc, #228]	; 6e888 <fputs@plt+0x69270>
   6e7a0:	ldr	r3, [pc, #228]	; 6e88c <fputs@plt+0x69274>
   6e7a4:	add	r0, pc, r0
   6e7a8:	add	r1, pc, r1
   6e7ac:	add	r3, pc, r3
   6e7b0:	bl	76bb0 <fputs@plt+0x71598>
   6e7b4:	bl	55b8 <__errno_location@plt>
   6e7b8:	ldr	r6, [r0]
   6e7bc:	rsb	r6, r6, #0
   6e7c0:	mov	r0, r5
   6e7c4:	bl	65fb8 <fputs@plt+0x609a0>
   6e7c8:	ldr	r0, [sp, #8]
   6e7cc:	bl	4e5c <free@plt>
   6e7d0:	ldr	r2, [sp, #44]	; 0x2c
   6e7d4:	ldr	r3, [r4]
   6e7d8:	mov	r0, r6
   6e7dc:	cmp	r2, r3
   6e7e0:	bne	6e830 <fputs@plt+0x69218>
   6e7e4:	add	sp, sp, #48	; 0x30
   6e7e8:	pop	{r4, r5, r6, r7, r8, pc}
   6e7ec:	ldr	r1, [pc, #156]	; 6e890 <fputs@plt+0x69278>
   6e7f0:	mov	r0, r6
   6e7f4:	add	r1, pc, r1
   6e7f8:	bl	518c <strstr@plt>
   6e7fc:	cmp	r0, #0
   6e800:	beq	6e828 <fputs@plt+0x69210>
   6e804:	add	r8, r0, #8
   6e808:	b	6e708 <fputs@plt+0x690f0>
   6e80c:	mov	r4, r0
   6e810:	mov	r0, r5
   6e814:	bl	65fb8 <fputs@plt+0x609a0>
   6e818:	ldr	r0, [sp, #8]
   6e81c:	bl	4e5c <free@plt>
   6e820:	mov	r0, r4
   6e824:	bl	54f8 <_Unwind_Resume@plt>
   6e828:	mvn	r6, #94	; 0x5e
   6e82c:	b	6e7c0 <fputs@plt+0x691a8>
   6e830:	bl	524c <__stack_chk_fail@plt>
   6e834:	ldr	r0, [pc, #88]	; 6e894 <fputs@plt+0x6927c>
   6e838:	movw	r2, #485	; 0x1e5
   6e83c:	ldr	r1, [pc, #84]	; 6e898 <fputs@plt+0x69280>
   6e840:	ldr	r3, [pc, #84]	; 6e89c <fputs@plt+0x69284>
   6e844:	add	r0, pc, r0
   6e848:	add	r1, pc, r1
   6e84c:	add	r3, pc, r3
   6e850:	bl	76bb0 <fputs@plt+0x71598>
   6e854:	mov	r4, r0
   6e858:	mvn	r5, #0
   6e85c:	b	6e810 <fputs@plt+0x691f8>
   6e860:	b	6e854 <fputs@plt+0x6923c>
   6e864:	mov	r4, r0
   6e868:	b	6e818 <fputs@plt+0x69200>
   6e86c:	andeq	r2, r4, r8, lsr #10
   6e870:	andeq	r0, r0, r0, asr #8
   6e874:	strdeq	r6, [r2], -r4
   6e878:	andeq	r6, r2, r4, lsl sp
   6e87c:	andeq	r2, r1, r0, lsr #18
   6e880:	andeq	r6, r2, ip, lsl ip
   6e884:	andeq	r6, r2, r4, lsl #24
   6e888:	ldrdeq	r6, [r2], -r0
   6e88c:	andeq	r6, r2, r4, lsl #27
   6e890:	andeq	r6, r2, r8, lsl ip
   6e894:	ldrdeq	r6, [r2], -r8
   6e898:	andeq	r6, r2, r0, lsr fp
   6e89c:	andeq	r6, r2, r4, ror #25
   6e8a0:	ldrb	r0, [r0]
   6e8a4:	subs	r3, r0, #47	; 0x2f
   6e8a8:	rsbs	r0, r3, #0
   6e8ac:	adcs	r0, r0, r3
   6e8b0:	bx	lr
   6e8b4:	push	{r3, lr}
   6e8b8:	mov	r1, #47	; 0x2f
   6e8bc:	bl	4cb8 <strchr@plt>
   6e8c0:	adds	r0, r0, #0
   6e8c4:	movne	r0, #1
   6e8c8:	pop	{r3, pc}
   6e8cc:	cmp	r0, #0
   6e8d0:	push	{r3, r5, r6, lr}
   6e8d4:	mov	r6, r1
   6e8d8:	beq	6e9cc <fputs@plt+0x693b4>
   6e8dc:	cmp	r1, #0
   6e8e0:	beq	6e9ac <fputs@plt+0x69394>
   6e8e4:	ldrb	r2, [r0]
   6e8e8:	cmp	r2, #0
   6e8ec:	beq	6e9a4 <fputs@plt+0x6938c>
   6e8f0:	mov	ip, #0
   6e8f4:	mov	r3, r0
   6e8f8:	mov	r1, ip
   6e8fc:	mov	r5, ip
   6e900:	b	6e920 <fputs@plt+0x69308>
   6e904:	subs	r2, r2, #47	; 0x2f
   6e908:	add	r3, r3, #1
   6e90c:	rsbs	ip, r2, #0
   6e910:	adcs	ip, ip, r2
   6e914:	ldrb	r2, [r3]
   6e918:	cmp	r2, #0
   6e91c:	beq	6e948 <fputs@plt+0x69330>
   6e920:	cmp	ip, #0
   6e924:	bne	6e904 <fputs@plt+0x692ec>
   6e928:	cmp	r2, #47	; 0x2f
   6e92c:	ldrb	r2, [r3, #1]
   6e930:	moveq	r5, r1
   6e934:	moveq	ip, #1
   6e938:	moveq	r1, r3
   6e93c:	cmp	r2, #0
   6e940:	add	r3, r3, #1
   6e944:	bne	6e920 <fputs@plt+0x69308>
   6e948:	ldrb	r3, [r3, #-1]
   6e94c:	cmp	r3, #47	; 0x2f
   6e950:	moveq	r1, r5
   6e954:	cmp	r1, #0
   6e958:	beq	6e9a4 <fputs@plt+0x6938c>
   6e95c:	cmp	r1, r0
   6e960:	beq	6e980 <fputs@plt+0x69368>
   6e964:	rsb	r1, r0, r1
   6e968:	bl	4dd8 <__strndup@plt>
   6e96c:	cmp	r0, #0
   6e970:	beq	6e99c <fputs@plt+0x69384>
   6e974:	str	r0, [r6]
   6e978:	mov	r0, #0
   6e97c:	pop	{r3, r5, r6, pc}
   6e980:	mov	r0, #2
   6e984:	bl	5210 <malloc@plt>
   6e988:	subs	r3, r0, #0
   6e98c:	movne	r2, #47	; 0x2f
   6e990:	movne	r0, r3
   6e994:	strhne	r2, [r3]
   6e998:	bne	6e96c <fputs@plt+0x69354>
   6e99c:	mvn	r0, #11
   6e9a0:	pop	{r3, r5, r6, pc}
   6e9a4:	mvn	r0, #21
   6e9a8:	pop	{r3, r5, r6, pc}
   6e9ac:	ldr	r0, [pc, #56]	; 6e9ec <fputs@plt+0x693d4>
   6e9b0:	mov	r2, #55	; 0x37
   6e9b4:	ldr	r1, [pc, #52]	; 6e9f0 <fputs@plt+0x693d8>
   6e9b8:	ldr	r3, [pc, #52]	; 6e9f4 <fputs@plt+0x693dc>
   6e9bc:	add	r0, pc, r0
   6e9c0:	add	r1, pc, r1
   6e9c4:	add	r3, pc, r3
   6e9c8:	bl	76bb0 <fputs@plt+0x71598>
   6e9cc:	ldr	r0, [pc, #36]	; 6e9f8 <fputs@plt+0x693e0>
   6e9d0:	mov	r2, #54	; 0x36
   6e9d4:	ldr	r1, [pc, #32]	; 6e9fc <fputs@plt+0x693e4>
   6e9d8:	ldr	r3, [pc, #32]	; 6ea00 <fputs@plt+0x693e8>
   6e9dc:	add	r0, pc, r0
   6e9e0:	add	r1, pc, r1
   6e9e4:	add	r3, pc, r3
   6e9e8:	bl	76bb0 <fputs@plt+0x71598>
   6e9ec:	andeq	r6, r2, ip, asr sl
   6e9f0:			; <UNDEFINED> instruction: 0x000269b8
   6e9f4:	andeq	r6, r2, r8, lsr #17
   6e9f8:	ldrdeq	r8, [r1], -r4
   6e9fc:	muleq	r2, r8, r9
   6ea00:	andeq	r6, r2, r8, lsl #17
   6ea04:	subs	r2, r0, #0
   6ea08:	push	{r4, lr}
   6ea0c:	beq	6ea48 <fputs@plt+0x69430>
   6ea10:	ldrb	r3, [r2]
   6ea14:	cmp	r3, #47	; 0x2f
   6ea18:	beq	6ea3c <fputs@plt+0x69424>
   6ea1c:	cmp	r1, #0
   6ea20:	beq	6ea3c <fputs@plt+0x69424>
   6ea24:	mov	r0, r1
   6ea28:	ldr	r1, [pc, #56]	; 6ea68 <fputs@plt+0x69450>
   6ea2c:	mov	r3, #0
   6ea30:	add	r1, pc, r1
   6ea34:	pop	{r4, lr}
   6ea38:	b	6a1cc <fputs@plt+0x64bb4>
   6ea3c:	mov	r0, r2
   6ea40:	pop	{r4, lr}
   6ea44:	b	54ec <__strdup@plt>
   6ea48:	ldr	r0, [pc, #28]	; 6ea6c <fputs@plt+0x69454>
   6ea4c:	mov	r2, #107	; 0x6b
   6ea50:	ldr	r1, [pc, #24]	; 6ea70 <fputs@plt+0x69458>
   6ea54:	ldr	r3, [pc, #24]	; 6ea74 <fputs@plt+0x6945c>
   6ea58:	add	r0, pc, r0
   6ea5c:	add	r1, pc, r1
   6ea60:	add	r3, pc, r3
   6ea64:	bl	76bb0 <fputs@plt+0x71598>
   6ea68:	strheq	r4, [r2], -r8
   6ea6c:	andeq	r4, r2, r8, lsl sl
   6ea70:	andeq	r6, r2, ip, lsl r9
   6ea74:	andeq	r6, r2, r4, ror #16
   6ea78:	push	{r4, r5, r6, lr}
   6ea7c:	subs	r4, r0, #0
   6ea80:	beq	6eadc <fputs@plt+0x694c4>
   6ea84:	ldrb	r3, [r4]
   6ea88:	cmp	r3, #47	; 0x2f
   6ea8c:	beq	6eac4 <fputs@plt+0x694ac>
   6ea90:	bl	4cc4 <get_current_dir_name@plt>
   6ea94:	subs	r5, r0, #0
   6ea98:	beq	6ead4 <fputs@plt+0x694bc>
   6ea9c:	ldr	r1, [pc, #120]	; 6eb1c <fputs@plt+0x69504>
   6eaa0:	mov	r2, r4
   6eaa4:	mov	r3, #0
   6eaa8:	add	r1, pc, r1
   6eaac:	bl	6a1cc <fputs@plt+0x64bb4>
   6eab0:	mov	r4, r0
   6eab4:	mov	r0, r5
   6eab8:	bl	4e5c <free@plt>
   6eabc:	mov	r0, r4
   6eac0:	pop	{r4, r5, r6, pc}
   6eac4:	bl	54ec <__strdup@plt>
   6eac8:	mov	r5, #0
   6eacc:	mov	r4, r0
   6ead0:	b	6eab4 <fputs@plt+0x6949c>
   6ead4:	mov	r4, r5
   6ead8:	b	6eab4 <fputs@plt+0x6949c>
   6eadc:	ldr	r0, [pc, #60]	; 6eb20 <fputs@plt+0x69508>
   6eae0:	mov	r2, #121	; 0x79
   6eae4:	ldr	r1, [pc, #56]	; 6eb24 <fputs@plt+0x6950c>
   6eae8:	ldr	r3, [pc, #56]	; 6eb28 <fputs@plt+0x69510>
   6eaec:	add	r0, pc, r0
   6eaf0:	add	r1, pc, r1
   6eaf4:	add	r3, pc, r3
   6eaf8:	bl	76bb0 <fputs@plt+0x71598>
   6eafc:	mov	r6, r0
   6eb00:	mov	r5, r4
   6eb04:	mov	r0, r5
   6eb08:	bl	4e5c <free@plt>
   6eb0c:	mov	r0, r6
   6eb10:	bl	54f8 <_Unwind_Resume@plt>
   6eb14:	mov	r6, r0
   6eb18:	b	6eb04 <fputs@plt+0x694ec>
   6eb1c:	andeq	r4, r2, r0, asr #32
   6eb20:	andeq	r4, r2, r4, lsl #19
   6eb24:	andeq	r6, r2, r8, lsl #17
   6eb28:	andeq	r6, r2, r4, lsl #16
   6eb2c:	push	{r4, r5, r6, lr}
   6eb30:	subs	r6, r0, #0
   6eb34:	beq	6eb80 <fputs@plt+0x69568>
   6eb38:	ldr	r0, [r6]
   6eb3c:	cmp	r0, #0
   6eb40:	beq	6eb80 <fputs@plt+0x69568>
   6eb44:	add	r4, r6, #4
   6eb48:	b	6eb6c <fputs@plt+0x69554>
   6eb4c:	ldr	r0, [r4, #-4]
   6eb50:	bl	4e5c <free@plt>
   6eb54:	cmp	r4, #0
   6eb58:	str	r5, [r4, #-4]
   6eb5c:	beq	6eb80 <fputs@plt+0x69568>
   6eb60:	ldr	r0, [r4], #4
   6eb64:	cmp	r0, #0
   6eb68:	beq	6eb80 <fputs@plt+0x69568>
   6eb6c:	bl	6ea78 <fputs@plt+0x69460>
   6eb70:	subs	r5, r0, #0
   6eb74:	bne	6eb4c <fputs@plt+0x69534>
   6eb78:	mov	r0, r5
   6eb7c:	pop	{r4, r5, r6, pc}
   6eb80:	mov	r0, r6
   6eb84:	pop	{r4, r5, r6, pc}
   6eb88:	cmp	r0, #0
   6eb8c:	push	{r3, r4, r5, lr}
   6eb90:	beq	6ebcc <fputs@plt+0x695b4>
   6eb94:	ldr	r1, [pc, #80]	; 6ebec <fputs@plt+0x695d4>
   6eb98:	add	r1, pc, r1
   6eb9c:	bl	749a0 <fputs@plt+0x6f388>
   6eba0:	subs	r5, r0, #0
   6eba4:	beq	6ebb4 <fputs@plt+0x6959c>
   6eba8:	bl	6eb2c <fputs@plt+0x69514>
   6ebac:	subs	r4, r0, #0
   6ebb0:	beq	6ebc0 <fputs@plt+0x695a8>
   6ebb4:	mov	r4, r5
   6ebb8:	mov	r0, r4
   6ebbc:	pop	{r3, r4, r5, pc}
   6ebc0:	mov	r0, r5
   6ebc4:	bl	74690 <fputs@plt+0x6f078>
   6ebc8:	b	6ebb8 <fputs@plt+0x695a0>
   6ebcc:	ldr	r0, [pc, #28]	; 6ebf0 <fputs@plt+0x695d8>
   6ebd0:	mov	r2, #92	; 0x5c
   6ebd4:	ldr	r1, [pc, #24]	; 6ebf4 <fputs@plt+0x695dc>
   6ebd8:	ldr	r3, [pc, #24]	; 6ebf8 <fputs@plt+0x695e0>
   6ebdc:	add	r0, pc, r0
   6ebe0:	add	r1, pc, r1
   6ebe4:	add	r3, pc, r3
   6ebe8:	bl	76bb0 <fputs@plt+0x71598>
   6ebec:	andeq	r9, r1, r8, lsr r4
   6ebf0:	muleq	r2, r4, r8
   6ebf4:	muleq	r2, r8, r7
   6ebf8:	muleq	r2, r8, r6
   6ebfc:	ldrb	r2, [r0]
   6ec00:	push	{r4}		; (str r4, [sp, #-4]!)
   6ec04:	cmp	r2, #0
   6ec08:	beq	6ec80 <fputs@plt+0x69668>
   6ec0c:	add	r1, r0, #1
   6ec10:	mov	r3, r0
   6ec14:	mov	ip, #0
   6ec18:	mov	r4, #47	; 0x2f
   6ec1c:	cmp	r2, #47	; 0x2f
   6ec20:	moveq	ip, #1
   6ec24:	beq	6ec44 <fputs@plt+0x6962c>
   6ec28:	cmp	ip, #0
   6ec2c:	strbne	r4, [r3]
   6ec30:	ldrb	r2, [r1, #-1]
   6ec34:	addne	r3, r3, #1
   6ec38:	add	r3, r3, #1
   6ec3c:	mov	ip, #0
   6ec40:	strb	r2, [r3, #-1]
   6ec44:	ldrb	r2, [r1], #1
   6ec48:	cmp	r2, #0
   6ec4c:	bne	6ec1c <fputs@plt+0x69604>
   6ec50:	cmp	r3, r0
   6ec54:	movne	ip, #0
   6ec58:	andeq	ip, ip, #1
   6ec5c:	mov	r2, r3
   6ec60:	cmp	ip, #0
   6ec64:	addne	r3, r3, #1
   6ec68:	movne	r1, #47	; 0x2f
   6ec6c:	strbne	r1, [r2]
   6ec70:	mov	r2, #0
   6ec74:	strb	r2, [r3]
   6ec78:	pop	{r4}		; (ldr r4, [sp], #4)
   6ec7c:	bx	lr
   6ec80:	mov	r3, r0
   6ec84:	b	6ec70 <fputs@plt+0x69658>
   6ec88:	push	{r3, r4, r5, r6, r7, lr}
   6ec8c:	subs	r7, r0, #0
   6ec90:	mov	r6, r1
   6ec94:	beq	6ee08 <fputs@plt+0x697f0>
   6ec98:	cmp	r1, #0
   6ec9c:	beq	6ee28 <fputs@plt+0x69810>
   6eca0:	ldrb	r3, [r1]
   6eca4:	ldrb	ip, [r7]
   6eca8:	subs	r1, r3, #47	; 0x2f
   6ecac:	rsbs	r2, r1, #0
   6ecb0:	adcs	r2, r2, r1
   6ecb4:	cmp	ip, #47	; 0x2f
   6ecb8:	eoreq	r2, r2, #1
   6ecbc:	cmp	r2, #0
   6ecc0:	bne	6edc8 <fputs@plt+0x697b0>
   6ecc4:	cmp	ip, #47	; 0x2f
   6ecc8:	bne	6eda8 <fputs@plt+0x69790>
   6eccc:	add	r2, r7, #1
   6ecd0:	mov	r0, r2
   6ecd4:	ldrb	ip, [r2], #1
   6ecd8:	cmp	ip, #47	; 0x2f
   6ecdc:	beq	6ecd0 <fputs@plt+0x696b8>
   6ece0:	cmp	r3, #47	; 0x2f
   6ece4:	bne	6edb4 <fputs@plt+0x6979c>
   6ece8:	add	r3, r6, #1
   6ecec:	mov	r1, r3
   6ecf0:	ldrb	r2, [r3], #1
   6ecf4:	cmp	r2, #47	; 0x2f
   6ecf8:	beq	6ecec <fputs@plt+0x696d4>
   6ecfc:	cmp	r2, #0
   6ed00:	popeq	{r3, r4, r5, r6, r7, pc}
   6ed04:	cmp	ip, #0
   6ed08:	beq	6ee00 <fputs@plt+0x697e8>
   6ed0c:	ldrb	r2, [r0]
   6ed10:	cmp	r2, #0
   6ed14:	beq	6edd0 <fputs@plt+0x697b8>
   6ed18:	cmp	r2, #47	; 0x2f
   6ed1c:	beq	6ede8 <fputs@plt+0x697d0>
   6ed20:	add	r3, r0, #1
   6ed24:	mov	r2, #0
   6ed28:	b	6ed34 <fputs@plt+0x6971c>
   6ed2c:	cmp	ip, #47	; 0x2f
   6ed30:	beq	6ed48 <fputs@plt+0x69730>
   6ed34:	mov	r7, r3
   6ed38:	ldrb	ip, [r3], #1
   6ed3c:	add	r2, r2, #1
   6ed40:	cmp	ip, #0
   6ed44:	bne	6ed2c <fputs@plt+0x69714>
   6ed48:	ldrb	r5, [r1]
   6ed4c:	cmp	r5, #0
   6ed50:	beq	6ede0 <fputs@plt+0x697c8>
   6ed54:	cmp	r5, #47	; 0x2f
   6ed58:	beq	6edf4 <fputs@plt+0x697dc>
   6ed5c:	add	ip, r1, #1
   6ed60:	mov	r5, #0
   6ed64:	b	6ed70 <fputs@plt+0x69758>
   6ed68:	cmp	r4, #47	; 0x2f
   6ed6c:	beq	6ed84 <fputs@plt+0x6976c>
   6ed70:	mov	r6, ip
   6ed74:	ldrb	r4, [ip], #1
   6ed78:	add	r5, r5, #1
   6ed7c:	cmp	r4, #0
   6ed80:	bne	6ed68 <fputs@plt+0x69750>
   6ed84:	cmp	r2, r5
   6ed88:	bne	6edc8 <fputs@plt+0x697b0>
   6ed8c:	bl	4b80 <memcmp@plt>
   6ed90:	cmp	r0, #0
   6ed94:	bne	6edc8 <fputs@plt+0x697b0>
   6ed98:	ldrb	ip, [r7]
   6ed9c:	ldrb	r3, [r6]
   6eda0:	cmp	ip, #47	; 0x2f
   6eda4:	beq	6eccc <fputs@plt+0x696b4>
   6eda8:	cmp	r3, #47	; 0x2f
   6edac:	mov	r0, r7
   6edb0:	beq	6ece8 <fputs@plt+0x696d0>
   6edb4:	mov	r2, r3
   6edb8:	cmp	r2, #0
   6edbc:	mov	r1, r6
   6edc0:	bne	6ed04 <fputs@plt+0x696ec>
   6edc4:	pop	{r3, r4, r5, r6, r7, pc}
   6edc8:	mov	r0, #0
   6edcc:	pop	{r3, r4, r5, r6, r7, pc}
   6edd0:	ldrb	r5, [r1]
   6edd4:	mov	r7, r0
   6edd8:	cmp	r5, #0
   6eddc:	bne	6ed54 <fputs@plt+0x6973c>
   6ede0:	mov	r6, r1
   6ede4:	b	6ed84 <fputs@plt+0x6976c>
   6ede8:	mov	r7, r0
   6edec:	mov	r2, #0
   6edf0:	b	6ed48 <fputs@plt+0x69730>
   6edf4:	mov	r6, r1
   6edf8:	mov	r5, #0
   6edfc:	b	6ed84 <fputs@plt+0x6976c>
   6ee00:	mov	r0, ip
   6ee04:	pop	{r3, r4, r5, r6, r7, pc}
   6ee08:	ldr	r0, [pc, #56]	; 6ee48 <fputs@plt+0x69830>
   6ee0c:	movw	r2, #375	; 0x177
   6ee10:	ldr	r1, [pc, #52]	; 6ee4c <fputs@plt+0x69834>
   6ee14:	ldr	r3, [pc, #52]	; 6ee50 <fputs@plt+0x69838>
   6ee18:	add	r0, pc, r0
   6ee1c:	add	r1, pc, r1
   6ee20:	add	r3, pc, r3
   6ee24:	bl	76bb0 <fputs@plt+0x71598>
   6ee28:	ldr	r0, [pc, #36]	; 6ee54 <fputs@plt+0x6983c>
   6ee2c:	mov	r2, #376	; 0x178
   6ee30:	ldr	r1, [pc, #32]	; 6ee58 <fputs@plt+0x69840>
   6ee34:	ldr	r3, [pc, #32]	; 6ee5c <fputs@plt+0x69844>
   6ee38:	add	r0, pc, r0
   6ee3c:	add	r1, pc, r1
   6ee40:	add	r3, pc, r3
   6ee44:	bl	76bb0 <fputs@plt+0x71598>
   6ee48:	muleq	r1, r8, r2
   6ee4c:	andeq	r6, r2, ip, asr r5
   6ee50:	muleq	r2, r4, r4
   6ee54:	andeq	sl, r1, r8, lsl #5
   6ee58:	andeq	r6, r2, ip, lsr r5
   6ee5c:	andeq	r6, r2, r4, ror r4
   6ee60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ee64:	subs	r8, r0, #0
   6ee68:	sub	sp, sp, #12
   6ee6c:	mov	r6, r1
   6ee70:	beq	6efa8 <fputs@plt+0x69990>
   6ee74:	ldr	r4, [r8]
   6ee78:	cmp	r4, #0
   6ee7c:	beq	6efa8 <fputs@plt+0x69990>
   6ee80:	mov	sl, #0
   6ee84:	add	r5, r8, #4
   6ee88:	mov	r7, sl
   6ee8c:	b	6eeb8 <fputs@plt+0x698a0>
   6ee90:	mov	r0, r4
   6ee94:	mov	r4, #0
   6ee98:	bl	4e5c <free@plt>
   6ee9c:	mov	r0, r4
   6eea0:	bl	4e5c <free@plt>
   6eea4:	cmp	r5, #0
   6eea8:	beq	6ef74 <fputs@plt+0x6995c>
   6eeac:	ldr	r4, [r5], #4
   6eeb0:	cmp	r4, #0
   6eeb4:	beq	6ef74 <fputs@plt+0x6995c>
   6eeb8:	ldrb	r3, [r4]
   6eebc:	cmp	r3, #47	; 0x2f
   6eec0:	bne	6ee90 <fputs@plt+0x69878>
   6eec4:	cmp	r6, #0
   6eec8:	beq	6f028 <fputs@plt+0x69a10>
   6eecc:	mov	r0, r6
   6eed0:	mov	r1, r4
   6eed4:	bl	66c68 <fputs@plt+0x61650>
   6eed8:	subs	r3, r0, #0
   6eedc:	beq	6ef90 <fputs@plt+0x69978>
   6eee0:	str	r3, [sp]
   6eee4:	bl	55b8 <__errno_location@plt>
   6eee8:	mov	r1, #0
   6eeec:	str	r1, [r0]
   6eef0:	ldr	r3, [sp]
   6eef4:	str	r0, [sp, #4]
   6eef8:	mov	r0, r3
   6eefc:	bl	4e14 <canonicalize_file_name@plt>
   6ef00:	ldr	r3, [sp]
   6ef04:	subs	r9, r0, #0
   6ef08:	beq	6efd0 <fputs@plt+0x699b8>
   6ef0c:	mov	r0, r3
   6ef10:	bl	4e5c <free@plt>
   6ef14:	mov	r0, r9
   6ef18:	mov	r1, r6
   6ef1c:	bl	6ec88 <fputs@plt+0x69670>
   6ef20:	subs	r3, r0, #0
   6ef24:	beq	6efb4 <fputs@plt+0x6999c>
   6ef28:	ldrb	r2, [r3]
   6ef2c:	cmp	r2, #47	; 0x2f
   6ef30:	bne	6ef98 <fputs@plt+0x69980>
   6ef34:	cmn	r3, #1
   6ef38:	beq	6ef98 <fputs@plt+0x69980>
   6ef3c:	mov	r0, r3
   6ef40:	bl	54ec <__strdup@plt>
   6ef44:	mov	fp, r0
   6ef48:	mov	r0, r9
   6ef4c:	bl	4e5c <free@plt>
   6ef50:	cmp	fp, #0
   6ef54:	beq	6ef90 <fputs@plt+0x69978>
   6ef58:	add	r3, r7, #1
   6ef5c:	str	fp, [r8, r7, lsl #2]
   6ef60:	mov	r0, r4
   6ef64:	mov	r7, r3
   6ef68:	bl	4e5c <free@plt>
   6ef6c:	cmp	r5, #0
   6ef70:	bne	6eeac <fputs@plt+0x69894>
   6ef74:	cmp	sl, #0
   6ef78:	mov	r3, #0
   6ef7c:	str	r3, [r8, r7, lsl #2]
   6ef80:	moveq	r0, r8
   6ef84:	movne	r0, #0
   6ef88:	add	sp, sp, #12
   6ef8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ef90:	mov	sl, #1
   6ef94:	b	6ee9c <fputs@plt+0x69884>
   6ef98:	mov	r2, #47	; 0x2f
   6ef9c:	sub	r3, r3, #1
   6efa0:	strb	r2, [r3]
   6efa4:	b	6ef3c <fputs@plt+0x69924>
   6efa8:	mov	r0, r8
   6efac:	add	sp, sp, #12
   6efb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6efb4:	mov	r0, r9
   6efb8:	str	r3, [sp]
   6efbc:	bl	4e5c <free@plt>
   6efc0:	ldr	r3, [sp]
   6efc4:	mov	fp, r4
   6efc8:	mov	r4, r3
   6efcc:	b	6ef58 <fputs@plt+0x69940>
   6efd0:	ldr	r1, [sp, #4]
   6efd4:	ldr	r2, [r1]
   6efd8:	cmp	r2, #2
   6efdc:	bne	6eff4 <fputs@plt+0x699dc>
   6efe0:	mov	r0, r3
   6efe4:	mov	fp, r4
   6efe8:	bl	4e5c <free@plt>
   6efec:	mov	r4, r9
   6eff0:	b	6ef58 <fputs@plt+0x69940>
   6eff4:	mov	r0, r3
   6eff8:	bl	4e5c <free@plt>
   6effc:	ldr	r1, [sp, #4]
   6f000:	ldr	r3, [r1]
   6f004:	cmp	r3, #12
   6f008:	cmpne	r3, #0
   6f00c:	moveq	sl, #1
   6f010:	b	6ee9c <fputs@plt+0x69884>
   6f014:	mov	r5, r0
   6f018:	mov	r0, r4
   6f01c:	bl	4e5c <free@plt>
   6f020:	mov	r0, r5
   6f024:	bl	54f8 <_Unwind_Resume@plt>
   6f028:	bl	55b8 <__errno_location@plt>
   6f02c:	str	r0, [sp, #4]
   6f030:	str	r6, [r0]
   6f034:	mov	r0, r4
   6f038:	bl	4e14 <canonicalize_file_name@plt>
   6f03c:	subs	fp, r0, #0
   6f040:	beq	6f054 <fputs@plt+0x69a3c>
   6f044:	mov	r0, r4
   6f048:	mov	r4, r6
   6f04c:	bl	4e5c <free@plt>
   6f050:	b	6ef58 <fputs@plt+0x69940>
   6f054:	ldr	r2, [sp, #4]
   6f058:	ldr	r3, [r2]
   6f05c:	cmp	r3, #2
   6f060:	movne	r3, r4
   6f064:	movne	r4, r6
   6f068:	bne	6eff4 <fputs@plt+0x699dc>
   6f06c:	mov	fp, r4
   6f070:	mov	r4, r6
   6f074:	b	6ef58 <fputs@plt+0x69940>
   6f078:	push	{r4, lr}
   6f07c:	subs	r4, r0, #0
   6f080:	beq	6f0ac <fputs@plt+0x69a94>
   6f084:	ldr	r3, [r4]
   6f088:	cmp	r3, #0
   6f08c:	beq	6f0ac <fputs@plt+0x69a94>
   6f090:	bl	6ee60 <fputs@plt+0x69848>
   6f094:	cmp	r0, #0
   6f098:	beq	6f0a8 <fputs@plt+0x69a90>
   6f09c:	mov	r0, r4
   6f0a0:	pop	{r4, lr}
   6f0a4:	b	74ff4 <fputs@plt+0x6f9dc>
   6f0a8:	pop	{r4, pc}
   6f0ac:	mov	r0, r4
   6f0b0:	pop	{r4, pc}
   6f0b4:	push	{r3, r4, r5, r6, r7, lr}
   6f0b8:	subs	r7, r0, #0
   6f0bc:	mov	r6, r1
   6f0c0:	beq	6f264 <fputs@plt+0x69c4c>
   6f0c4:	cmp	r1, #0
   6f0c8:	beq	6f284 <fputs@plt+0x69c6c>
   6f0cc:	ldrb	r3, [r1]
   6f0d0:	ldrb	ip, [r7]
   6f0d4:	subs	r2, r3, #47	; 0x2f
   6f0d8:	rsbs	r0, r2, #0
   6f0dc:	adcs	r0, r0, r2
   6f0e0:	cmp	ip, #47	; 0x2f
   6f0e4:	rsbne	r0, r0, #0
   6f0e8:	rsbeq	r0, r0, #1
   6f0ec:	cmp	r0, #0
   6f0f0:	popne	{r3, r4, r5, r6, r7, pc}
   6f0f4:	cmp	ip, #47	; 0x2f
   6f0f8:	bne	6f208 <fputs@plt+0x69bf0>
   6f0fc:	add	r2, r7, #1
   6f100:	mov	r0, r2
   6f104:	ldrb	ip, [r2], #1
   6f108:	cmp	ip, #47	; 0x2f
   6f10c:	beq	6f100 <fputs@plt+0x69ae8>
   6f110:	cmp	r3, #47	; 0x2f
   6f114:	bne	6f214 <fputs@plt+0x69bfc>
   6f118:	add	r3, r6, #1
   6f11c:	mov	r1, r3
   6f120:	ldrb	r2, [r3], #1
   6f124:	cmp	r2, #47	; 0x2f
   6f128:	beq	6f11c <fputs@plt+0x69b04>
   6f12c:	cmp	ip, #0
   6f130:	bne	6f140 <fputs@plt+0x69b28>
   6f134:	subs	r0, r2, #0
   6f138:	mvnne	r0, #0
   6f13c:	pop	{r3, r4, r5, r6, r7, pc}
   6f140:	cmp	r2, #0
   6f144:	beq	6f244 <fputs@plt+0x69c2c>
   6f148:	ldrb	r5, [r0]
   6f14c:	cmp	r5, #0
   6f150:	beq	6f230 <fputs@plt+0x69c18>
   6f154:	cmp	r5, #47	; 0x2f
   6f158:	beq	6f238 <fputs@plt+0x69c20>
   6f15c:	add	r3, r0, #1
   6f160:	mov	r5, #0
   6f164:	b	6f170 <fputs@plt+0x69b58>
   6f168:	cmp	ip, #47	; 0x2f
   6f16c:	beq	6f184 <fputs@plt+0x69b6c>
   6f170:	mov	r7, r3
   6f174:	ldrb	ip, [r3], #1
   6f178:	add	r5, r5, #1
   6f17c:	cmp	ip, #0
   6f180:	bne	6f168 <fputs@plt+0x69b50>
   6f184:	ldrb	r3, [r1]
   6f188:	cmp	r3, #0
   6f18c:	beq	6f224 <fputs@plt+0x69c0c>
   6f190:	cmp	r3, #47	; 0x2f
   6f194:	beq	6f220 <fputs@plt+0x69c08>
   6f198:	add	ip, r1, #1
   6f19c:	mov	r4, #0
   6f1a0:	b	6f1ac <fputs@plt+0x69b94>
   6f1a4:	cmp	lr, #47	; 0x2f
   6f1a8:	beq	6f1c0 <fputs@plt+0x69ba8>
   6f1ac:	mov	r6, ip
   6f1b0:	ldrb	lr, [ip], #1
   6f1b4:	add	r4, r4, #1
   6f1b8:	cmp	lr, #0
   6f1bc:	bne	6f1a4 <fputs@plt+0x69b8c>
   6f1c0:	cmp	r4, r5
   6f1c4:	movcc	r2, r4
   6f1c8:	movcs	r2, r5
   6f1cc:	bl	4b80 <memcmp@plt>
   6f1d0:	cmp	r0, #0
   6f1d4:	bne	6f24c <fputs@plt+0x69c34>
   6f1d8:	cmp	r5, r4
   6f1dc:	movcs	r3, #0
   6f1e0:	movcc	r3, #1
   6f1e4:	cmp	r5, r4
   6f1e8:	rsbls	r3, r3, #0
   6f1ec:	rsbhi	r3, r3, #1
   6f1f0:	cmp	r3, #0
   6f1f4:	bne	6f25c <fputs@plt+0x69c44>
   6f1f8:	ldrb	ip, [r7]
   6f1fc:	ldrb	r3, [r6]
   6f200:	cmp	ip, #47	; 0x2f
   6f204:	beq	6f0fc <fputs@plt+0x69ae4>
   6f208:	cmp	r3, #47	; 0x2f
   6f20c:	mov	r0, r7
   6f210:	beq	6f118 <fputs@plt+0x69b00>
   6f214:	mov	r2, r3
   6f218:	mov	r1, r6
   6f21c:	b	6f12c <fputs@plt+0x69b14>
   6f220:	mov	r3, #0
   6f224:	mov	r6, r1
   6f228:	mov	r4, r3
   6f22c:	b	6f1e4 <fputs@plt+0x69bcc>
   6f230:	mov	r7, r0
   6f234:	b	6f184 <fputs@plt+0x69b6c>
   6f238:	mov	r7, r0
   6f23c:	mov	r5, #0
   6f240:	b	6f184 <fputs@plt+0x69b6c>
   6f244:	mov	r0, #1
   6f248:	pop	{r3, r4, r5, r6, r7, pc}
   6f24c:	movle	r3, #0
   6f250:	movgt	r3, #1
   6f254:	sub	r0, r3, r0, lsr #31
   6f258:	pop	{r3, r4, r5, r6, r7, pc}
   6f25c:	mov	r0, r3
   6f260:	pop	{r3, r4, r5, r6, r7, pc}
   6f264:	ldr	r0, [pc, #56]	; 6f2a4 <fputs@plt+0x69c8c>
   6f268:	movw	r2, #410	; 0x19a
   6f26c:	ldr	r1, [pc, #52]	; 6f2a8 <fputs@plt+0x69c90>
   6f270:	ldr	r3, [pc, #52]	; 6f2ac <fputs@plt+0x69c94>
   6f274:	add	r0, pc, r0
   6f278:	add	r1, pc, r1
   6f27c:	add	r3, pc, r3
   6f280:	bl	76bb0 <fputs@plt+0x71598>
   6f284:	ldr	r0, [pc, #36]	; 6f2b0 <fputs@plt+0x69c98>
   6f288:	movw	r2, #411	; 0x19b
   6f28c:	ldr	r1, [pc, #32]	; 6f2b4 <fputs@plt+0x69c9c>
   6f290:	ldr	r3, [pc, #32]	; 6f2b8 <fputs@plt+0x69ca0>
   6f294:	add	r0, pc, r0
   6f298:	add	r1, pc, r1
   6f29c:	add	r3, pc, r3
   6f2a0:	bl	76bb0 <fputs@plt+0x71598>
   6f2a4:	andeq	r2, r2, r4, ror r5
   6f2a8:	andeq	r6, r2, r0, lsl #2
   6f2ac:	andeq	r6, r2, r8, asr #5
   6f2b0:	andeq	r2, r1, r0, asr r4
   6f2b4:	andeq	r6, r2, r0, ror #1
   6f2b8:	andeq	r6, r2, r8, lsr #5
   6f2bc:	push	{r3, lr}
   6f2c0:	bl	6f0b4 <fputs@plt+0x69a9c>
   6f2c4:	rsbs	r0, r0, #1
   6f2c8:	movcc	r0, #0
   6f2cc:	pop	{r3, pc}
   6f2d0:	push	{r4, r5, r6, r7, r8, r9, lr}
   6f2d4:	subs	r6, r1, #0
   6f2d8:	sub	sp, sp, #12
   6f2dc:	mov	r4, r2
   6f2e0:	mov	r5, r0
   6f2e4:	beq	6f3ec <fputs@plt+0x69dd4>
   6f2e8:	cmp	r0, #0
   6f2ec:	beq	6f384 <fputs@plt+0x69d6c>
   6f2f0:	ldrb	r3, [r0]
   6f2f4:	cmp	r3, #0
   6f2f8:	beq	6f384 <fputs@plt+0x69d6c>
   6f2fc:	ldr	r8, [pc, #264]	; 6f40c <fputs@plt+0x69df4>
   6f300:	add	r8, pc, r8
   6f304:	mov	r1, r8
   6f308:	bl	65bb8 <fputs@plt+0x605a0>
   6f30c:	cmp	r0, #0
   6f310:	ldrne	r8, [pc, #248]	; 6f410 <fputs@plt+0x69df8>
   6f314:	addne	r8, pc, r8
   6f318:	ldrb	r3, [r6]
   6f31c:	cmp	r3, #47	; 0x2f
   6f320:	addeq	r7, r6, #1
   6f324:	movne	r7, r6
   6f328:	cmp	r4, #0
   6f32c:	beq	6f3e4 <fputs@plt+0x69dcc>
   6f330:	ldr	r9, [pc, #220]	; 6f414 <fputs@plt+0x69dfc>
   6f334:	mov	r0, r6
   6f338:	add	r9, pc, r9
   6f33c:	mov	r1, r9
   6f340:	bl	65bb8 <fputs@plt+0x605a0>
   6f344:	cmp	r0, #0
   6f348:	moveq	r3, r9
   6f34c:	ldrne	r3, [pc, #196]	; 6f418 <fputs@plt+0x69e00>
   6f350:	addne	r3, pc, r3
   6f354:	ldrb	r2, [r4]
   6f358:	cmp	r2, #47	; 0x2f
   6f35c:	addeq	r4, r4, #1
   6f360:	mov	ip, #0
   6f364:	str	r4, [sp]
   6f368:	mov	r0, r5
   6f36c:	mov	r1, r8
   6f370:	mov	r2, r7
   6f374:	str	ip, [sp, #4]
   6f378:	bl	6a1cc <fputs@plt+0x64bb4>
   6f37c:	add	sp, sp, #12
   6f380:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6f384:	cmp	r4, #0
   6f388:	moveq	r1, r4
   6f38c:	moveq	r2, r1
   6f390:	beq	6f3c8 <fputs@plt+0x69db0>
   6f394:	ldr	r5, [pc, #128]	; 6f41c <fputs@plt+0x69e04>
   6f398:	mov	r0, r6
   6f39c:	add	r5, pc, r5
   6f3a0:	mov	r1, r5
   6f3a4:	bl	65bb8 <fputs@plt+0x605a0>
   6f3a8:	cmp	r0, #0
   6f3ac:	moveq	r1, r5
   6f3b0:	ldrne	r1, [pc, #104]	; 6f420 <fputs@plt+0x69e08>
   6f3b4:	addne	r1, pc, r1
   6f3b8:	ldrb	r3, [r4]
   6f3bc:	cmp	r3, #47	; 0x2f
   6f3c0:	movne	r2, r4
   6f3c4:	beq	6f3dc <fputs@plt+0x69dc4>
   6f3c8:	mov	r0, r6
   6f3cc:	mov	r3, #0
   6f3d0:	add	sp, sp, #12
   6f3d4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   6f3d8:	b	6a1cc <fputs@plt+0x64bb4>
   6f3dc:	add	r2, r4, #1
   6f3e0:	b	6f3c8 <fputs@plt+0x69db0>
   6f3e4:	mov	r3, r4
   6f3e8:	b	6f360 <fputs@plt+0x69d48>
   6f3ec:	ldr	r0, [pc, #48]	; 6f424 <fputs@plt+0x69e0c>
   6f3f0:	movw	r2, #462	; 0x1ce
   6f3f4:	ldr	r1, [pc, #44]	; 6f428 <fputs@plt+0x69e10>
   6f3f8:	ldr	r3, [pc, #44]	; 6f42c <fputs@plt+0x69e14>
   6f3fc:	add	r0, pc, r0
   6f400:	add	r1, pc, r1
   6f404:	add	r3, pc, r3
   6f408:	bl	76bb0 <fputs@plt+0x71598>
   6f40c:	andeq	r3, r2, r8, ror #15
   6f410:	andeq	fp, r1, ip, ror #2
   6f414:			; <UNDEFINED> instruction: 0x000237b0
   6f418:	andeq	fp, r1, r0, lsr r1
   6f41c:	andeq	r3, r2, ip, asr #14
   6f420:	andeq	fp, r1, ip, asr #1
   6f424:			; <UNDEFINED> instruction: 0x00017cb4
   6f428:	andeq	r5, r2, r8, ror pc
   6f42c:	andeq	r5, r2, ip, lsl #30
   6f430:	ldr	r3, [pc, #876]	; 6f7a4 <fputs@plt+0x6a18c>
   6f434:	ldr	ip, [pc, #876]	; 6f7a8 <fputs@plt+0x6a190>
   6f438:	add	r3, pc, r3
   6f43c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f440:	sub	sp, sp, #548	; 0x224
   6f444:	ldr	ip, [r3, ip]
   6f448:	add	r5, sp, #268	; 0x10c
   6f44c:	add	sl, sp, #404	; 0x194
   6f450:	mov	r6, r0
   6f454:	mov	r7, r1
   6f458:	mov	r8, r2
   6f45c:	ldr	r3, [ip]
   6f460:	mov	r1, #0
   6f464:	mov	r2, #136	; 0x88
   6f468:	mov	r0, r5
   6f46c:	str	ip, [sp, #12]
   6f470:	mov	r4, #128	; 0x80
   6f474:	str	r3, [sp, #540]	; 0x21c
   6f478:	bl	4d54 <memset@plt>
   6f47c:	mov	r0, sl
   6f480:	mov	r1, #0
   6f484:	mov	r2, #136	; 0x88
   6f488:	str	r4, [sp, #268]	; 0x10c
   6f48c:	bl	4d54 <memset@plt>
   6f490:	cmp	r6, #0
   6f494:	mvn	r3, #0
   6f498:	str	r4, [sp, #404]	; 0x194
   6f49c:	str	r3, [sp, #24]
   6f4a0:	str	r3, [sp, #28]
   6f4a4:	blt	6f750 <fputs@plt+0x6a138>
   6f4a8:	cmp	r7, #0
   6f4ac:	beq	6f770 <fputs@plt+0x6a158>
   6f4b0:	add	r9, sp, #24
   6f4b4:	str	r8, [sp]
   6f4b8:	mov	r2, r5
   6f4bc:	mov	r0, r6
   6f4c0:	mov	r3, r9
   6f4c4:	mov	r1, r7
   6f4c8:	bl	4f64 <name_to_handle_at@plt>
   6f4cc:	cmp	r0, #0
   6f4d0:	blt	6f520 <fputs@plt+0x69f08>
   6f4d4:	ldr	r1, [pc, #720]	; 6f7ac <fputs@plt+0x6a194>
   6f4d8:	mov	r3, #4096	; 0x1000
   6f4dc:	mov	r0, r6
   6f4e0:	str	r3, [sp]
   6f4e4:	mov	r2, sl
   6f4e8:	add	r1, pc, r1
   6f4ec:	add	r3, sp, #28
   6f4f0:	bl	4f64 <name_to_handle_at@plt>
   6f4f4:	cmp	r0, #0
   6f4f8:	blt	6f790 <fputs@plt+0x6a178>
   6f4fc:	ldr	r2, [sp, #268]	; 0x10c
   6f500:	ldr	r3, [sp, #404]	; 0x194
   6f504:	cmp	r2, r3
   6f508:	beq	6f58c <fputs@plt+0x69f74>
   6f50c:	ldr	r0, [sp, #24]
   6f510:	ldr	r3, [sp, #28]
   6f514:	subs	r0, r0, r3
   6f518:	movne	r0, #1
   6f51c:	b	6f570 <fputs@plt+0x69f58>
   6f520:	bl	55b8 <__errno_location@plt>
   6f524:	ldr	r4, [pc, #644]	; 6f7b0 <fputs@plt+0x6a198>
   6f528:	add	ip, sp, #28
   6f52c:	add	fp, sp, #40	; 0x28
   6f530:	str	ip, [sp, #16]
   6f534:	add	r4, pc, r4
   6f538:	add	ip, sp, #32
   6f53c:	add	r5, sp, #28
   6f540:	ldr	r3, [r0]
   6f544:	str	r0, [sp, #20]
   6f548:	ldm	r4, {r0, r1, r2}
   6f54c:	stm	ip, {r0, r1, r2}
   6f550:	ldr	r2, [r5, #4]!
   6f554:	cmp	r2, r3
   6f558:	beq	6f5f0 <fputs@plt+0x69fd8>
   6f55c:	cmp	r5, fp
   6f560:	bne	6f548 <fputs@plt+0x69f30>
   6f564:	cmp	r3, #95	; 0x5f
   6f568:	rsbne	r0, r3, #0
   6f56c:	beq	6f5b8 <fputs@plt+0x69fa0>
   6f570:	ldr	ip, [sp, #12]
   6f574:	ldr	r2, [sp, #540]	; 0x21c
   6f578:	ldr	r3, [ip]
   6f57c:	cmp	r2, r3
   6f580:	bne	6f74c <fputs@plt+0x6a134>
   6f584:	add	sp, sp, #548	; 0x224
   6f588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f58c:	ldr	r1, [sp, #272]	; 0x110
   6f590:	ldr	r3, [sp, #408]	; 0x198
   6f594:	cmp	r1, r3
   6f598:	bne	6f50c <fputs@plt+0x69ef4>
   6f59c:	add	r0, sp, #276	; 0x114
   6f5a0:	add	r1, sp, #412	; 0x19c
   6f5a4:	bl	4b80 <memcmp@plt>
   6f5a8:	cmp	r0, #0
   6f5ac:	bne	6f50c <fputs@plt+0x69ef4>
   6f5b0:	mov	r0, #1
   6f5b4:	b	6f570 <fputs@plt+0x69f58>
   6f5b8:	ldr	r1, [pc, #500]	; 6f7b4 <fputs@plt+0x6a19c>
   6f5bc:	mov	r3, #4096	; 0x1000
   6f5c0:	mov	r2, sl
   6f5c4:	str	r3, [sp]
   6f5c8:	mov	r0, r6
   6f5cc:	add	r1, pc, r1
   6f5d0:	add	r3, sp, #28
   6f5d4:	bl	4f64 <name_to_handle_at@plt>
   6f5d8:	cmp	r0, #0
   6f5dc:	bge	6f5b0 <fputs@plt+0x69f98>
   6f5e0:	ldr	ip, [sp, #20]
   6f5e4:	ldr	r0, [ip]
   6f5e8:	cmp	r0, #95	; 0x5f
   6f5ec:	bne	6f710 <fputs@plt+0x6a0f8>
   6f5f0:	mov	r3, r9
   6f5f4:	mov	r0, r6
   6f5f8:	mov	r1, r7
   6f5fc:	mov	r2, r8
   6f600:	bl	6e644 <fputs@plt+0x6902c>
   6f604:	ldr	r4, [pc, #428]	; 6f7b8 <fputs@plt+0x6a1a0>
   6f608:	add	r5, sp, #52	; 0x34
   6f60c:	add	ip, sp, #44	; 0x2c
   6f610:	add	r4, pc, r4
   6f614:	mov	r3, r0
   6f618:	add	r2, r4, #12
   6f61c:	ldm	r2, {r0, r1, r2}
   6f620:	stm	ip, {r0, r1, r2}
   6f624:	ldr	r2, [fp, #4]!
   6f628:	cmp	r3, r2
   6f62c:	beq	6f718 <fputs@plt+0x6a100>
   6f630:	cmp	fp, r5
   6f634:	bne	6f618 <fputs@plt+0x6a000>
   6f638:	cmp	r3, #0
   6f63c:	blt	6f700 <fputs@plt+0x6a0e8>
   6f640:	ldr	r1, [pc, #372]	; 6f7bc <fputs@plt+0x6a1a4>
   6f644:	add	r3, sp, #28
   6f648:	mov	r0, r6
   6f64c:	mov	r2, #4096	; 0x1000
   6f650:	add	r1, pc, r1
   6f654:	bl	6e644 <fputs@plt+0x6902c>
   6f658:	cmp	r0, #0
   6f65c:	blt	6f570 <fputs@plt+0x69f58>
   6f660:	ldr	r2, [sp, #24]
   6f664:	ldr	r3, [sp, #28]
   6f668:	cmp	r2, r3
   6f66c:	moveq	r4, #0
   6f670:	bne	6f5b0 <fputs@plt+0x69f98>
   6f674:	tst	r8, #1024	; 0x400
   6f678:	mov	r2, r7
   6f67c:	bicne	r8, r8, #1024	; 0x400
   6f680:	orreq	r8, r8, #256	; 0x100
   6f684:	mov	r0, #3
   6f688:	str	r8, [sp]
   6f68c:	mov	r1, r6
   6f690:	add	r3, sp, #56	; 0x38
   6f694:	bl	5540 <__fxstatat64@plt>
   6f698:	cmp	r0, #0
   6f69c:	blt	6f708 <fputs@plt+0x6a0f0>
   6f6a0:	ldr	r2, [pc, #280]	; 6f7c0 <fputs@plt+0x6a1a8>
   6f6a4:	mov	r3, #4096	; 0x1000
   6f6a8:	mov	r1, r6
   6f6ac:	str	r3, [sp]
   6f6b0:	mov	r0, #3
   6f6b4:	add	r2, pc, r2
   6f6b8:	add	r3, sp, #160	; 0xa0
   6f6bc:	bl	5540 <__fxstatat64@plt>
   6f6c0:	cmp	r0, #0
   6f6c4:	blt	6f708 <fputs@plt+0x6a0f0>
   6f6c8:	add	ip, sp, #544	; 0x220
   6f6cc:	movw	r2, #65048	; 0xfe18
   6f6d0:	movw	r3, #65152	; 0xfe80
   6f6d4:	movt	r2, #65535	; 0xffff
   6f6d8:	movt	r3, #65535	; 0xffff
   6f6dc:	ldrd	r0, [ip, r2]
   6f6e0:	ldrd	r2, [r3, ip]
   6f6e4:	cmp	r1, r3
   6f6e8:	cmpeq	r0, r2
   6f6ec:	beq	6f720 <fputs@plt+0x6a108>
   6f6f0:	cmp	r4, #0
   6f6f4:	moveq	r0, r4
   6f6f8:	beq	6f570 <fputs@plt+0x69f58>
   6f6fc:	b	6f5b0 <fputs@plt+0x69f98>
   6f700:	mov	r0, r3
   6f704:	b	6f570 <fputs@plt+0x69f58>
   6f708:	ldr	ip, [sp, #20]
   6f70c:	ldr	r0, [ip]
   6f710:	rsb	r0, r0, #0
   6f714:	b	6f570 <fputs@plt+0x69f58>
   6f718:	mov	r4, #1
   6f71c:	b	6f674 <fputs@plt+0x6a05c>
   6f720:	movw	r2, #65144	; 0xfe78
   6f724:	movw	r3, #65248	; 0xfee0
   6f728:	movt	r2, #65535	; 0xffff
   6f72c:	movt	r3, #65535	; 0xffff
   6f730:	ldrd	r0, [ip, r2]
   6f734:	ldrd	r2, [r3, ip]
   6f738:	cmp	r1, r3
   6f73c:	cmpeq	r0, r2
   6f740:	movne	r0, #0
   6f744:	bne	6f570 <fputs@plt+0x69f58>
   6f748:	b	6f5b0 <fputs@plt+0x69f98>
   6f74c:	bl	524c <__stack_chk_fail@plt>
   6f750:	ldr	r0, [pc, #108]	; 6f7c4 <fputs@plt+0x6a1ac>
   6f754:	movw	r2, #522	; 0x20a
   6f758:	ldr	r1, [pc, #104]	; 6f7c8 <fputs@plt+0x6a1b0>
   6f75c:	ldr	r3, [pc, #104]	; 6f7cc <fputs@plt+0x6a1b4>
   6f760:	add	r0, pc, r0
   6f764:	add	r1, pc, r1
   6f768:	add	r3, pc, r3
   6f76c:	bl	76bb0 <fputs@plt+0x71598>
   6f770:	ldr	r0, [pc, #88]	; 6f7d0 <fputs@plt+0x6a1b8>
   6f774:	movw	r2, #523	; 0x20b
   6f778:	ldr	r1, [pc, #84]	; 6f7d4 <fputs@plt+0x6a1bc>
   6f77c:	ldr	r3, [pc, #84]	; 6f7d8 <fputs@plt+0x6a1c0>
   6f780:	add	r0, pc, r0
   6f784:	add	r1, pc, r1
   6f788:	add	r3, pc, r3
   6f78c:	bl	76bb0 <fputs@plt+0x71598>
   6f790:	bl	55b8 <__errno_location@plt>
   6f794:	ldr	r0, [r0]
   6f798:	cmp	r0, #95	; 0x5f
   6f79c:	bne	6f710 <fputs@plt+0x6a0f8>
   6f7a0:	b	6f5b0 <fputs@plt+0x69f98>
   6f7a4:	andeq	r1, r4, r0, asr #14
   6f7a8:	andeq	r0, r0, r0, asr #8
   6f7ac:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   6f7b0:	andeq	r5, r2, r0, lsr #26
   6f7b4:			; <UNDEFINED> instruction: 0x0001aeb4
   6f7b8:	andeq	r5, r2, r4, asr #24
   6f7bc:	andeq	sl, r1, r0, lsr lr
   6f7c0:	andeq	sl, r1, ip, asr #27
   6f7c4:	strdeq	pc, [r1], -r0
   6f7c8:	andeq	r5, r2, r4, lsl ip
   6f7cc:	andeq	r5, r2, ip, ror #27
   6f7d0:	andeq	r7, r1, r0, lsr #17
   6f7d4:	strdeq	r5, [r2], -r4
   6f7d8:	andeq	r5, r2, ip, asr #27
   6f7dc:	cmp	r1, #0
   6f7e0:	push	{r4, r5, r6, r7, r8, lr}
   6f7e4:	movne	r6, #1024	; 0x400
   6f7e8:	moveq	r6, #0
   6f7ec:	subs	r4, r0, #0
   6f7f0:	beq	6f8e8 <fputs@plt+0x6a2d0>
   6f7f4:	ldr	r1, [pc, #380]	; 6f978 <fputs@plt+0x6a360>
   6f7f8:	add	r1, pc, r1
   6f7fc:	bl	6f0b4 <fputs@plt+0x69a9c>
   6f800:	cmp	r0, #0
   6f804:	beq	6f8bc <fputs@plt+0x6a2a4>
   6f808:	ands	r8, r6, #1024	; 0x400
   6f80c:	bne	6f874 <fputs@plt+0x6a25c>
   6f810:	mov	r0, r4
   6f814:	bl	682c0 <fputs@plt+0x62ca8>
   6f818:	subs	r5, r0, #0
   6f81c:	beq	6f8dc <fputs@plt+0x6a2c4>
   6f820:	mvn	r0, #99	; 0x63
   6f824:	mov	r1, r5
   6f828:	mov	r2, #2637824	; 0x284000
   6f82c:	bl	4eb0 <openat64@plt>
   6f830:	subs	r7, r0, #0
   6f834:	blt	6f8ac <fputs@plt+0x6a294>
   6f838:	mov	r0, r4
   6f83c:	bl	55c4 <basename@plt>
   6f840:	mov	r2, r6
   6f844:	mov	r1, r0
   6f848:	mov	r0, r7
   6f84c:	bl	6f430 <fputs@plt+0x69e18>
   6f850:	mov	r4, r0
   6f854:	mov	r0, r7
   6f858:	bl	65fb8 <fputs@plt+0x609a0>
   6f85c:	mov	r0, r5
   6f860:	bl	4e5c <free@plt>
   6f864:	mov	r0, r8
   6f868:	bl	4e5c <free@plt>
   6f86c:	mov	r0, r4
   6f870:	pop	{r4, r5, r6, r7, r8, pc}
   6f874:	mov	r0, r4
   6f878:	bl	4e14 <canonicalize_file_name@plt>
   6f87c:	subs	r4, r0, #0
   6f880:	movne	r8, r4
   6f884:	bne	6f810 <fputs@plt+0x6a1f8>
   6f888:	bl	55b8 <__errno_location@plt>
   6f88c:	mov	r8, r4
   6f890:	ldr	r3, [r0]
   6f894:	cmp	r3, #2
   6f898:	beq	6f8d0 <fputs@plt+0x6a2b8>
   6f89c:	rsb	r4, r3, #0
   6f8a0:	mov	r5, r8
   6f8a4:	mvn	r7, #0
   6f8a8:	b	6f854 <fputs@plt+0x6a23c>
   6f8ac:	bl	55b8 <__errno_location@plt>
   6f8b0:	ldr	r4, [r0]
   6f8b4:	rsb	r4, r4, #0
   6f8b8:	b	6f854 <fputs@plt+0x6a23c>
   6f8bc:	mov	r5, r0
   6f8c0:	mvn	r7, #0
   6f8c4:	mov	r8, r0
   6f8c8:	mov	r4, #1
   6f8cc:	b	6f854 <fputs@plt+0x6a23c>
   6f8d0:	mvn	r7, #0
   6f8d4:	mov	r5, r4
   6f8d8:	b	6f854 <fputs@plt+0x6a23c>
   6f8dc:	mvn	r7, #0
   6f8e0:	mvn	r4, #11
   6f8e4:	b	6f854 <fputs@plt+0x6a23c>
   6f8e8:	ldr	r0, [pc, #140]	; 6f97c <fputs@plt+0x6a364>
   6f8ec:	movw	r2, #651	; 0x28b
   6f8f0:	ldr	r1, [pc, #136]	; 6f980 <fputs@plt+0x6a368>
   6f8f4:	ldr	r3, [pc, #136]	; 6f984 <fputs@plt+0x6a36c>
   6f8f8:	add	r0, pc, r0
   6f8fc:	add	r1, pc, r1
   6f900:	add	r3, pc, r3
   6f904:	bl	76bb0 <fputs@plt+0x71598>
   6f908:	mov	r8, r4
   6f90c:	mvn	r7, #0
   6f910:	mov	r4, r0
   6f914:	mov	r5, r8
   6f918:	mov	r0, r7
   6f91c:	bl	65fb8 <fputs@plt+0x609a0>
   6f920:	mov	r0, r5
   6f924:	bl	4e5c <free@plt>
   6f928:	mov	r0, r8
   6f92c:	bl	4e5c <free@plt>
   6f930:	mov	r0, r4
   6f934:	bl	54f8 <_Unwind_Resume@plt>
   6f938:	mov	r4, r0
   6f93c:	b	6f918 <fputs@plt+0x6a300>
   6f940:	mov	r4, r0
   6f944:	b	6f920 <fputs@plt+0x6a308>
   6f948:	mov	r4, r0
   6f94c:	mvn	r7, #0
   6f950:	b	6f918 <fputs@plt+0x6a300>
   6f954:	mov	r5, #0
   6f958:	mov	r4, r0
   6f95c:	mov	r8, r5
   6f960:	mvn	r7, #0
   6f964:	b	6f918 <fputs@plt+0x6a300>
   6f968:	mov	r4, r0
   6f96c:	mvn	r7, #0
   6f970:	mov	r5, #0
   6f974:	b	6f918 <fputs@plt+0x6a300>
   6f978:	strdeq	r3, [r2], -r0
   6f97c:	andeq	sl, r1, r4, ror #5
   6f980:	andeq	r5, r2, ip, ror sl
   6f984:	ldrdeq	r5, [r2], -r8
   6f988:	push	{r4, r5, r6, lr}
   6f98c:	subs	r4, r1, #0
   6f990:	mov	r6, r0
   6f994:	beq	6fa70 <fputs@plt+0x6a458>
   6f998:	ldrb	r3, [r4]
   6f99c:	cmp	r3, #47	; 0x2f
   6f9a0:	beq	6f9ac <fputs@plt+0x6a394>
   6f9a4:	b	6f9b8 <fputs@plt+0x6a3a0>
   6f9a8:	add	r4, r4, #1
   6f9ac:	ldrb	r3, [r4, #1]
   6f9b0:	cmp	r3, #47	; 0x2f
   6f9b4:	beq	6f9a8 <fputs@plt+0x6a390>
   6f9b8:	cmp	r6, #0
   6f9bc:	beq	6f9cc <fputs@plt+0x6a3b4>
   6f9c0:	ldrb	r3, [r6]
   6f9c4:	cmp	r3, #0
   6f9c8:	bne	6f9d8 <fputs@plt+0x6a3c0>
   6f9cc:	mov	r0, r4
   6f9d0:	pop	{r4, r5, r6, lr}
   6f9d4:	b	54ec <__strdup@plt>
   6f9d8:	ldr	r1, [pc, #176]	; 6fa90 <fputs@plt+0x6a478>
   6f9dc:	mov	r0, r6
   6f9e0:	add	r1, pc, r1
   6f9e4:	bl	6f0b4 <fputs@plt+0x69a9c>
   6f9e8:	cmp	r0, #0
   6f9ec:	beq	6f9cc <fputs@plt+0x6a3b4>
   6f9f0:	mov	r0, r6
   6f9f4:	bl	4fc4 <strlen@plt>
   6f9f8:	mov	r5, r0
   6f9fc:	mov	r0, r4
   6fa00:	bl	4fc4 <strlen@plt>
   6fa04:	add	r0, r5, r0
   6fa08:	add	r0, r0, #2
   6fa0c:	bl	5210 <malloc@plt>
   6fa10:	subs	r5, r0, #0
   6fa14:	beq	6fa68 <fputs@plt+0x6a450>
   6fa18:	mov	r1, r6
   6fa1c:	bl	4d3c <stpcpy@plt>
   6fa20:	cmp	r0, r5
   6fa24:	mov	r3, r0
   6fa28:	bhi	6fa3c <fputs@plt+0x6a424>
   6fa2c:	b	6fa48 <fputs@plt+0x6a430>
   6fa30:	sub	r3, r3, #1
   6fa34:	cmp	r3, r5
   6fa38:	beq	6fa48 <fputs@plt+0x6a430>
   6fa3c:	ldrb	r2, [r3, #-1]
   6fa40:	cmp	r2, #47	; 0x2f
   6fa44:	beq	6fa30 <fputs@plt+0x6a418>
   6fa48:	ldrb	r2, [r4]
   6fa4c:	mov	r1, r4
   6fa50:	cmp	r2, #47	; 0x2f
   6fa54:	addne	r0, r3, #1
   6fa58:	movne	r2, #47	; 0x2f
   6fa5c:	moveq	r0, r3
   6fa60:	strbne	r2, [r3]
   6fa64:	bl	50a8 <strcpy@plt>
   6fa68:	mov	r0, r5
   6fa6c:	pop	{r4, r5, r6, pc}
   6fa70:	ldr	r0, [pc, #28]	; 6fa94 <fputs@plt+0x6a47c>
   6fa74:	movw	r2, #838	; 0x346
   6fa78:	ldr	r1, [pc, #24]	; 6fa98 <fputs@plt+0x6a480>
   6fa7c:	ldr	r3, [pc, #24]	; 6fa9c <fputs@plt+0x6a484>
   6fa80:	add	r0, pc, r0
   6fa84:	add	r1, pc, r1
   6fa88:	add	r3, pc, r3
   6fa8c:	bl	76bb0 <fputs@plt+0x71598>
   6fa90:	andeq	r3, r2, r8, lsl #2
   6fa94:	andeq	r7, r1, r0, lsr r6
   6fa98:	strdeq	r5, [r2], -r4
   6fa9c:	andeq	r5, r2, r4, ror #16
   6faa0:	ldr	r3, [pc, #176]	; 6fb58 <fputs@plt+0x6a540>
   6faa4:	push	{r4, r5, r6, r7, lr}
   6faa8:	add	r3, pc, r3
   6faac:	ldr	lr, [pc, #168]	; 6fb5c <fputs@plt+0x6a544>
   6fab0:	sub	sp, sp, #44	; 0x2c
   6fab4:	ldr	ip, [pc, #164]	; 6fb60 <fputs@plt+0x6a548>
   6fab8:	add	r5, sp, #8
   6fabc:	mov	r7, r0
   6fac0:	mov	r6, r2
   6fac4:	ldr	r4, [r3, lr]
   6fac8:	add	ip, pc, ip
   6facc:	str	r1, [sp, #4]
   6fad0:	mov	r1, #27
   6fad4:	str	ip, [sp]
   6fad8:	mov	r0, r5
   6fadc:	ldr	ip, [r4]
   6fae0:	mov	r2, #1
   6fae4:	mov	r3, r1
   6fae8:	str	ip, [sp, #36]	; 0x24
   6faec:	bl	5150 <__snprintf_chk@plt>
   6faf0:	cmp	r0, #26
   6faf4:	bhi	6fb38 <fputs@plt+0x6a520>
   6faf8:	mov	r0, r7
   6fafc:	mov	r1, r5
   6fb00:	mov	r2, r6
   6fb04:	bl	53a8 <inotify_add_watch@plt>
   6fb08:	cmp	r0, #0
   6fb0c:	bge	6fb1c <fputs@plt+0x6a504>
   6fb10:	bl	55b8 <__errno_location@plt>
   6fb14:	ldr	r0, [r0]
   6fb18:	rsb	r0, r0, #0
   6fb1c:	ldr	r2, [sp, #36]	; 0x24
   6fb20:	ldr	r3, [r4]
   6fb24:	cmp	r2, r3
   6fb28:	bne	6fb34 <fputs@plt+0x6a51c>
   6fb2c:	add	sp, sp, #44	; 0x2c
   6fb30:	pop	{r4, r5, r6, r7, pc}
   6fb34:	bl	524c <__stack_chk_fail@plt>
   6fb38:	ldr	r0, [pc, #36]	; 6fb64 <fputs@plt+0x6a54c>
   6fb3c:	movw	r2, #870	; 0x366
   6fb40:	ldr	r1, [pc, #32]	; 6fb68 <fputs@plt+0x6a550>
   6fb44:	ldr	r3, [pc, #32]	; 6fb6c <fputs@plt+0x6a554>
   6fb48:	add	r0, pc, r0
   6fb4c:	add	r1, pc, r1
   6fb50:	add	r3, pc, r3
   6fb54:	bl	76bb0 <fputs@plt+0x71598>
   6fb58:	ldrdeq	r1, [r4], -r0
   6fb5c:	andeq	r0, r0, r0, asr #8
   6fb60:	andeq	r4, r2, ip, lsl sp
   6fb64:	muleq	r2, r0, r9
   6fb68:	andeq	r5, r2, ip, lsr #16
   6fb6c:	andeq	r5, r2, ip, asr #14
   6fb70:	ldr	ip, [pc, #404]	; 6fd0c <fputs@plt+0x6a6f4>
   6fb74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fb78:	subs	r8, r0, #0
   6fb7c:	ldr	r0, [pc, #396]	; 6fd10 <fputs@plt+0x6a6f8>
   6fb80:	add	ip, pc, ip
   6fb84:	mov	r5, r3
   6fb88:	sub	sp, sp, #76	; 0x4c
   6fb8c:	mov	r3, ip
   6fb90:	mov	r9, r1
   6fb94:	ldr	fp, [ip, r0]
   6fb98:	mov	r4, r2
   6fb9c:	ldrb	sl, [sp, #112]	; 0x70
   6fba0:	ldr	r3, [fp]
   6fba4:	str	r3, [sp, #68]	; 0x44
   6fba8:	beq	6fcec <fputs@plt+0x6a6d4>
   6fbac:	cmp	r1, #0
   6fbb0:	beq	6fccc <fputs@plt+0x6a6b4>
   6fbb4:	subs	r6, r2, #1
   6fbb8:	mvn	r3, #0
   6fbbc:	sbc	r7, r5, #0
   6fbc0:	mvn	r2, #2
   6fbc4:	cmp	r7, r3
   6fbc8:	cmpeq	r6, r2
   6fbcc:	bhi	6fcc0 <fputs@plt+0x6a6a8>
   6fbd0:	mov	r0, r4
   6fbd4:	mov	r1, r5
   6fbd8:	movw	r2, #16960	; 0x4240
   6fbdc:	mov	r3, #0
   6fbe0:	movt	r2, #15
   6fbe4:	add	r6, sp, #24
   6fbe8:	bl	7fb48 <fputs@plt+0x7a530>
   6fbec:	cmp	sl, #0
   6fbf0:	mov	r1, r6
   6fbf4:	str	r0, [sp, #20]
   6fbf8:	add	r0, sp, #20
   6fbfc:	bne	6fcb8 <fputs@plt+0x6a6a0>
   6fc00:	bl	4af0 <localtime_r@plt>
   6fc04:	ldr	r2, [pc, #264]	; 6fd14 <fputs@plt+0x6a6fc>
   6fc08:	mov	r0, r8
   6fc0c:	mov	r1, r9
   6fc10:	mov	r3, r6
   6fc14:	add	r2, pc, r2
   6fc18:	bl	5360 <strftime@plt>
   6fc1c:	cmp	r0, #0
   6fc20:	beq	6fcc0 <fputs@plt+0x6a6a8>
   6fc24:	mov	r0, r8
   6fc28:	bl	4fc4 <strlen@plt>
   6fc2c:	ldr	lr, [pc, #228]	; 6fd18 <fputs@plt+0x6a700>
   6fc30:	mov	r1, r5
   6fc34:	movw	r2, #16960	; 0x4240
   6fc38:	mov	r3, #0
   6fc3c:	movt	r2, #15
   6fc40:	add	lr, pc, lr
   6fc44:	str	lr, [sp]
   6fc48:	mov	ip, r0
   6fc4c:	mov	r0, r4
   6fc50:	add	r5, r8, ip
   6fc54:	rsb	r4, ip, r9
   6fc58:	bl	7fb48 <fputs@plt+0x7a530>
   6fc5c:	mov	r1, r4
   6fc60:	mov	r0, r5
   6fc64:	strd	r2, [sp, #8]
   6fc68:	mov	r2, #1
   6fc6c:	mvn	r3, #0
   6fc70:	bl	5150 <__snprintf_chk@plt>
   6fc74:	mov	r0, r8
   6fc78:	bl	4fc4 <strlen@plt>
   6fc7c:	ldr	r2, [pc, #152]	; 6fd1c <fputs@plt+0x6a704>
   6fc80:	mov	r3, r6
   6fc84:	add	r2, pc, r2
   6fc88:	rsb	r1, r0, r9
   6fc8c:	add	r0, r8, r0
   6fc90:	bl	5360 <strftime@plt>
   6fc94:	cmp	r0, #0
   6fc98:	beq	6fcc0 <fputs@plt+0x6a6a8>
   6fc9c:	mov	r0, r8
   6fca0:	ldr	r2, [sp, #68]	; 0x44
   6fca4:	ldr	r3, [fp]
   6fca8:	cmp	r2, r3
   6fcac:	bne	6fcc8 <fputs@plt+0x6a6b0>
   6fcb0:	add	sp, sp, #76	; 0x4c
   6fcb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fcb8:	bl	5270 <gmtime_r@plt>
   6fcbc:	b	6fc04 <fputs@plt+0x6a5ec>
   6fcc0:	mov	r0, #0
   6fcc4:	b	6fca0 <fputs@plt+0x6a688>
   6fcc8:	bl	524c <__stack_chk_fail@plt>
   6fccc:	ldr	r0, [pc, #76]	; 6fd20 <fputs@plt+0x6a708>
   6fcd0:	mov	r2, #185	; 0xb9
   6fcd4:	ldr	r1, [pc, #72]	; 6fd24 <fputs@plt+0x6a70c>
   6fcd8:	ldr	r3, [pc, #72]	; 6fd28 <fputs@plt+0x6a710>
   6fcdc:	add	r0, pc, r0
   6fce0:	add	r1, pc, r1
   6fce4:	add	r3, pc, r3
   6fce8:	bl	76bb0 <fputs@plt+0x71598>
   6fcec:	ldr	r0, [pc, #56]	; 6fd2c <fputs@plt+0x6a714>
   6fcf0:	mov	r2, #184	; 0xb8
   6fcf4:	ldr	r1, [pc, #52]	; 6fd30 <fputs@plt+0x6a718>
   6fcf8:	ldr	r3, [pc, #52]	; 6fd34 <fputs@plt+0x6a71c>
   6fcfc:	add	r0, pc, r0
   6fd00:	add	r1, pc, r1
   6fd04:	add	r3, pc, r3
   6fd08:	bl	76bb0 <fputs@plt+0x71598>
   6fd0c:	strdeq	r0, [r4], -r8
   6fd10:	andeq	r0, r0, r0, asr #8
   6fd14:	andeq	r5, r2, r4, lsl sl
   6fd18:	andeq	r0, r2, r4, ror #12
   6fd1c:	ldrdeq	r5, [r2], -r0
   6fd20:	andeq	r5, r2, r4, asr #18
   6fd24:	andeq	r5, r2, r8, lsr #18
   6fd28:	andeq	r5, r2, r8, lsr #17
   6fd2c:	andeq	r4, r2, ip, rrx
   6fd30:	andeq	r5, r2, r8, lsl #18
   6fd34:	andeq	r5, r2, r8, lsl #17
   6fd38:	ldr	ip, [pc, #276]	; 6fe54 <fputs@plt+0x6a83c>
   6fd3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fd40:	subs	r9, r0, #0
   6fd44:	ldr	r0, [pc, #268]	; 6fe58 <fputs@plt+0x6a840>
   6fd48:	add	ip, pc, ip
   6fd4c:	mov	r8, r1
   6fd50:	sub	sp, sp, #60	; 0x3c
   6fd54:	mov	r1, ip
   6fd58:	ldr	fp, [ip, r0]
   6fd5c:	ldrb	sl, [sp, #96]	; 0x60
   6fd60:	ldr	r1, [fp]
   6fd64:	str	r1, [sp, #52]	; 0x34
   6fd68:	beq	6fe34 <fputs@plt+0x6a81c>
   6fd6c:	cmp	r8, #0
   6fd70:	beq	6fe14 <fputs@plt+0x6a7fc>
   6fd74:	subs	r6, r2, #1
   6fd78:	mvn	r4, #2
   6fd7c:	sbc	r7, r3, #0
   6fd80:	mvn	r5, #0
   6fd84:	cmp	r7, r5
   6fd88:	cmpeq	r6, r4
   6fd8c:	bhi	6fe08 <fputs@plt+0x6a7f0>
   6fd90:	mov	r0, r2
   6fd94:	mov	r1, r3
   6fd98:	movw	r2, #16960	; 0x4240
   6fd9c:	mov	r3, #0
   6fda0:	movt	r2, #15
   6fda4:	add	r4, sp, #8
   6fda8:	bl	7fb48 <fputs@plt+0x7a530>
   6fdac:	cmp	sl, #0
   6fdb0:	mov	r1, r4
   6fdb4:	str	r0, [sp, #4]
   6fdb8:	add	r0, sp, #4
   6fdbc:	bne	6fe00 <fputs@plt+0x6a7e8>
   6fdc0:	bl	4af0 <localtime_r@plt>
   6fdc4:	ldr	r2, [pc, #144]	; 6fe5c <fputs@plt+0x6a844>
   6fdc8:	mov	r1, r8
   6fdcc:	mov	r3, r4
   6fdd0:	mov	r0, r9
   6fdd4:	add	r2, pc, r2
   6fdd8:	bl	5360 <strftime@plt>
   6fddc:	cmp	r0, #0
   6fde0:	beq	6fe08 <fputs@plt+0x6a7f0>
   6fde4:	mov	r0, r9
   6fde8:	ldr	r2, [sp, #52]	; 0x34
   6fdec:	ldr	r3, [fp]
   6fdf0:	cmp	r2, r3
   6fdf4:	bne	6fe10 <fputs@plt+0x6a7f8>
   6fdf8:	add	sp, sp, #60	; 0x3c
   6fdfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fe00:	bl	5270 <gmtime_r@plt>
   6fe04:	b	6fdc4 <fputs@plt+0x6a7ac>
   6fe08:	mov	r0, #0
   6fe0c:	b	6fde8 <fputs@plt+0x6a7d0>
   6fe10:	bl	524c <__stack_chk_fail@plt>
   6fe14:	ldr	r0, [pc, #68]	; 6fe60 <fputs@plt+0x6a848>
   6fe18:	mov	r2, #155	; 0x9b
   6fe1c:	ldr	r1, [pc, #64]	; 6fe64 <fputs@plt+0x6a84c>
   6fe20:	ldr	r3, [pc, #64]	; 6fe68 <fputs@plt+0x6a850>
   6fe24:	add	r0, pc, r0
   6fe28:	add	r1, pc, r1
   6fe2c:	add	r3, pc, r3
   6fe30:	bl	76bb0 <fputs@plt+0x71598>
   6fe34:	ldr	r0, [pc, #48]	; 6fe6c <fputs@plt+0x6a854>
   6fe38:	mov	r2, #154	; 0x9a
   6fe3c:	ldr	r1, [pc, #44]	; 6fe70 <fputs@plt+0x6a858>
   6fe40:	ldr	r3, [pc, #44]	; 6fe74 <fputs@plt+0x6a85c>
   6fe44:	add	r0, pc, r0
   6fe48:	add	r1, pc, r1
   6fe4c:	add	r3, pc, r3
   6fe50:	bl	76bb0 <fputs@plt+0x71598>
   6fe54:	andeq	r0, r4, r0, lsr lr
   6fe58:	andeq	r0, r0, r0, asr #8
   6fe5c:	andeq	r5, r2, ip, ror #16
   6fe60:	strdeq	r5, [r2], -ip
   6fe64:	andeq	r5, r2, r0, ror #15
   6fe68:	muleq	r2, ip, r7
   6fe6c:	andeq	r3, r2, r4, lsr #30
   6fe70:	andeq	r5, r2, r0, asr #15
   6fe74:	andeq	r5, r2, ip, ror r7
   6fe78:	cmp	r0, #0
   6fe7c:	push	{r4, r5, r6, lr}
   6fe80:	beq	6ff08 <fputs@plt+0x6a8f0>
   6fe84:	ldr	r6, [r0]
   6fe88:	ldr	r0, [r0, #4]
   6fe8c:	cmn	r6, #1
   6fe90:	beq	6fefc <fputs@plt+0x6a8e4>
   6fe94:	mov	r2, #1000	; 0x3e8
   6fe98:	mov	r3, #0
   6fe9c:	asr	r1, r0, #31
   6fea0:	bl	7fb48 <fputs@plt+0x7a530>
   6fea4:	mov	r3, #0
   6fea8:	movw	r2, #16960	; 0x4240
   6feac:	movt	r2, #15
   6feb0:	mov	r4, r0
   6feb4:	mov	r5, r1
   6feb8:	mvn	r0, r0
   6febc:	mvn	r1, r1
   6fec0:	bl	7fb48 <fputs@plt+0x7a530>
   6fec4:	asr	r3, r6, #31
   6fec8:	mov	r2, r6
   6fecc:	cmp	r3, r1
   6fed0:	cmpeq	r2, r0
   6fed4:	bls	6fee4 <fputs@plt+0x6a8cc>
   6fed8:	mvn	r0, #0
   6fedc:	mvn	r1, #0
   6fee0:	pop	{r4, r5, r6, pc}
   6fee4:	movw	r3, #16960	; 0x4240
   6fee8:	movt	r3, #15
   6feec:	mov	r0, r4
   6fef0:	mov	r1, r5
   6fef4:	smlal	r0, r1, r3, r6
   6fef8:	pop	{r4, r5, r6, pc}
   6fefc:	cmn	r0, #1
   6ff00:	bne	6fe94 <fputs@plt+0x6a87c>
   6ff04:	b	6fed8 <fputs@plt+0x6a8c0>
   6ff08:	ldr	r0, [pc, #24]	; 6ff28 <fputs@plt+0x6a910>
   6ff0c:	mov	r2, #92	; 0x5c
   6ff10:	ldr	r1, [pc, #20]	; 6ff2c <fputs@plt+0x6a914>
   6ff14:	ldr	r3, [pc, #20]	; 6ff30 <fputs@plt+0x6a918>
   6ff18:	add	r0, pc, r0
   6ff1c:	add	r1, pc, r1
   6ff20:	add	r3, pc, r3
   6ff24:	bl	76bb0 <fputs@plt+0x71598>
   6ff28:	andeq	r1, r1, r4, lsl #28
   6ff2c:	andeq	r5, r2, ip, ror #13
   6ff30:	andeq	r5, r2, ip, asr r6
   6ff34:	ldr	r3, [pc, #112]	; 6ffac <fputs@plt+0x6a994>
   6ff38:	ldr	r2, [pc, #112]	; 6ffb0 <fputs@plt+0x6a998>
   6ff3c:	add	r3, pc, r3
   6ff40:	push	{r4, r5, lr}
   6ff44:	sub	sp, sp, #20
   6ff48:	ldr	r4, [r3, r2]
   6ff4c:	add	r5, sp, #4
   6ff50:	mov	r1, r5
   6ff54:	ldr	r3, [r4]
   6ff58:	str	r3, [sp, #12]
   6ff5c:	bl	4bbc <clock_gettime@plt>
   6ff60:	cmp	r0, #0
   6ff64:	bne	6ff8c <fputs@plt+0x6a974>
   6ff68:	mov	r0, r5
   6ff6c:	bl	6fe78 <fputs@plt+0x6a860>
   6ff70:	ldr	r2, [sp, #12]
   6ff74:	ldr	r3, [r4]
   6ff78:	cmp	r2, r3
   6ff7c:	bne	6ff88 <fputs@plt+0x6a970>
   6ff80:	add	sp, sp, #20
   6ff84:	pop	{r4, r5, pc}
   6ff88:	bl	524c <__stack_chk_fail@plt>
   6ff8c:	ldr	r0, [pc, #32]	; 6ffb4 <fputs@plt+0x6a99c>
   6ff90:	mov	r2, #34	; 0x22
   6ff94:	ldr	r1, [pc, #28]	; 6ffb8 <fputs@plt+0x6a9a0>
   6ff98:	ldr	r3, [pc, #28]	; 6ffbc <fputs@plt+0x6a9a4>
   6ff9c:	add	r0, pc, r0
   6ffa0:	add	r1, pc, r1
   6ffa4:	add	r3, pc, r3
   6ffa8:	bl	76bb0 <fputs@plt+0x71598>
   6ffac:	andeq	r0, r4, ip, lsr ip
   6ffb0:	andeq	r0, r0, r0, asr #8
   6ffb4:			; <UNDEFINED> instruction: 0x000256bc
   6ffb8:	andeq	r5, r2, r8, ror #12
   6ffbc:	andeq	r5, r2, r0, ror #12
   6ffc0:	push	{r4, lr}
   6ffc4:	subs	r4, r0, #0
   6ffc8:	beq	6ffec <fputs@plt+0x6a9d4>
   6ffcc:	mov	r0, #0
   6ffd0:	bl	6ff34 <fputs@plt+0x6a91c>
   6ffd4:	strd	r0, [r4]
   6ffd8:	mov	r0, #1
   6ffdc:	bl	6ff34 <fputs@plt+0x6a91c>
   6ffe0:	strd	r0, [r4, #8]
   6ffe4:	mov	r0, r4
   6ffe8:	pop	{r4, pc}
   6ffec:	ldr	r0, [pc, #24]	; 7000c <fputs@plt+0x6a9f4>
   6fff0:	mov	r2, #40	; 0x28
   6fff4:	ldr	r1, [pc, #20]	; 70010 <fputs@plt+0x6a9f8>
   6fff8:	ldr	r3, [pc, #20]	; 70014 <fputs@plt+0x6a9fc>
   6fffc:	add	r0, pc, r0
   70000:	add	r1, pc, r1
   70004:	add	r3, pc, r3
   70008:	bl	76bb0 <fputs@plt+0x71598>
   7000c:	andeq	r1, r1, r0, lsr #26
   70010:	andeq	r5, r2, r8, lsl #12
   70014:	andeq	r5, r2, r4, ror #10
   70018:	push	{r4, r5, r6, lr}
   7001c:	subs	r6, r0, #0
   70020:	mov	r4, r2
   70024:	mov	r5, r3
   70028:	beq	70094 <fputs@plt+0x6aa7c>
   7002c:	mvn	r3, #0
   70030:	mvn	r2, #0
   70034:	cmp	r5, r3
   70038:	cmpeq	r4, r2
   7003c:	mvneq	r3, #0
   70040:	streq	r3, [r6]
   70044:	streq	r3, [r6, #4]
   70048:	beq	7008c <fputs@plt+0x6aa74>
   7004c:	mov	r3, #0
   70050:	mov	r0, r4
   70054:	mov	r1, r5
   70058:	movw	r2, #16960	; 0x4240
   7005c:	movt	r2, #15
   70060:	bl	7fb48 <fputs@plt+0x7a530>
   70064:	movw	r2, #16960	; 0x4240
   70068:	mov	r3, #0
   7006c:	movt	r2, #15
   70070:	mov	r1, r5
   70074:	str	r0, [r6]
   70078:	mov	r0, r4
   7007c:	bl	7fb48 <fputs@plt+0x7a530>
   70080:	mov	r3, #1000	; 0x3e8
   70084:	mul	r2, r3, r2
   70088:	str	r2, [r6, #4]
   7008c:	mov	r0, r6
   70090:	pop	{r4, r5, r6, pc}
   70094:	ldr	r0, [pc, #24]	; 700b4 <fputs@plt+0x6aa9c>
   70098:	mov	r2, #107	; 0x6b
   7009c:	ldr	r1, [pc, #20]	; 700b8 <fputs@plt+0x6aaa0>
   700a0:	ldr	r3, [pc, #20]	; 700bc <fputs@plt+0x6aaa4>
   700a4:	add	r0, pc, r0
   700a8:	add	r1, pc, r1
   700ac:	add	r3, pc, r3
   700b0:	bl	76bb0 <fputs@plt+0x71598>
   700b4:	andeq	r1, r1, r8, ror ip
   700b8:	andeq	r5, r2, r0, ror #10
   700bc:	andeq	r5, r2, r8, asr #10
   700c0:	push	{r4, r5, r6, lr}
   700c4:	subs	r6, r0, #0
   700c8:	mov	r4, r2
   700cc:	mov	r5, r3
   700d0:	beq	70134 <fputs@plt+0x6ab1c>
   700d4:	mvn	r3, #0
   700d8:	mvn	r2, #0
   700dc:	cmp	r5, r3
   700e0:	cmpeq	r4, r2
   700e4:	mvneq	r3, #0
   700e8:	streq	r3, [r6]
   700ec:	streq	r3, [r6, #4]
   700f0:	beq	7012c <fputs@plt+0x6ab14>
   700f4:	mov	r3, #0
   700f8:	mov	r0, r4
   700fc:	mov	r1, r5
   70100:	movw	r2, #16960	; 0x4240
   70104:	movt	r2, #15
   70108:	bl	7fb48 <fputs@plt+0x7a530>
   7010c:	movw	r2, #16960	; 0x4240
   70110:	mov	r3, #0
   70114:	movt	r2, #15
   70118:	mov	r1, r5
   7011c:	str	r0, [r6]
   70120:	mov	r0, r4
   70124:	bl	7fb48 <fputs@plt+0x7a530>
   70128:	str	r2, [r6, #4]
   7012c:	mov	r0, r6
   70130:	pop	{r4, r5, r6, pc}
   70134:	ldr	r0, [pc, #24]	; 70154 <fputs@plt+0x6ab3c>
   70138:	mov	r2, #137	; 0x89
   7013c:	ldr	r1, [pc, #20]	; 70158 <fputs@plt+0x6ab40>
   70140:	ldr	r3, [pc, #20]	; 7015c <fputs@plt+0x6ab44>
   70144:	add	r0, pc, r0
   70148:	add	r1, pc, r1
   7014c:	add	r3, pc, r3
   70150:	bl	76bb0 <fputs@plt+0x71598>
   70154:	andeq	r5, r2, r8, lsr r5
   70158:	andeq	r5, r2, r0, asr #9
   7015c:	andeq	r5, r2, ip, ror #8
   70160:	push	{lr}		; (str lr, [sp, #-4]!)
   70164:	sub	sp, sp, #12
   70168:	mov	ip, #0
   7016c:	str	ip, [sp]
   70170:	bl	6fd38 <fputs@plt+0x6a720>
   70174:	add	sp, sp, #12
   70178:	pop	{pc}		; (ldr pc, [sp], #4)
   7017c:	push	{lr}		; (str lr, [sp, #-4]!)
   70180:	sub	sp, sp, #12
   70184:	mov	ip, #0
   70188:	str	ip, [sp]
   7018c:	bl	6fb70 <fputs@plt+0x6a558>
   70190:	add	sp, sp, #12
   70194:	pop	{pc}		; (ldr pc, [sp], #4)
   70198:	push	{lr}		; (str lr, [sp, #-4]!)
   7019c:	sub	sp, sp, #12
   701a0:	mov	ip, #1
   701a4:	str	ip, [sp]
   701a8:	bl	6fb70 <fputs@plt+0x6a558>
   701ac:	add	sp, sp, #12
   701b0:	pop	{pc}		; (ldr pc, [sp], #4)
   701b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   701b8:	mov	r4, r2
   701bc:	subs	r8, r4, #1
   701c0:	mov	r5, r3
   701c4:	sbc	r9, r5, #0
   701c8:	mvn	r2, #2
   701cc:	mvn	r3, #0
   701d0:	cmp	r9, r3
   701d4:	cmpeq	r8, r2
   701d8:	mov	r6, r0
   701dc:	sub	sp, sp, #36	; 0x24
   701e0:	mov	r0, #0
   701e4:	mov	r7, r1
   701e8:	bhi	703c8 <fputs@plt+0x6adb0>
   701ec:	bl	6ff34 <fputs@plt+0x6a91c>
   701f0:	cmp	r5, r1
   701f4:	cmpeq	r4, r0
   701f8:	bcc	703d0 <fputs@plt+0x6adb8>
   701fc:	ldr	r8, [pc, #1044]	; 70618 <fputs@plt+0x6b000>
   70200:	subs	r4, r4, r0
   70204:	sbc	r5, r5, r1
   70208:	add	r8, pc, r8
   7020c:	movw	r2, #47103	; 0xb7ff
   70210:	movt	r2, #37769	; 0x9389
   70214:	movw	r3, #7347	; 0x1cb3
   70218:	cmp	r5, r3
   7021c:	cmpeq	r4, r2
   70220:	bhi	70344 <fputs@plt+0x6ad2c>
   70224:	movw	r2, #31231	; 0x79ff
   70228:	movt	r2, #19531	; 0x4c4b
   7022c:	mov	r3, #612	; 0x264
   70230:	cmp	r5, r3
   70234:	cmpeq	r4, r2
   70238:	bhi	70428 <fputs@plt+0x6ae10>
   7023c:	movw	r2, #40959	; 0x9fff
   70240:	movt	r2, #53475	; 0xd0e3
   70244:	mov	r3, #140	; 0x8c
   70248:	cmp	r5, r3
   7024c:	cmpeq	r4, r2
   70250:	bhi	70480 <fputs@plt+0x6ae68>
   70254:	movw	r2, #49151	; 0xbfff
   70258:	movt	r2, #15278	; 0x3bae
   7025c:	mov	r3, #40	; 0x28
   70260:	cmp	r5, r3
   70264:	cmpeq	r4, r2
   70268:	bhi	703e4 <fputs@plt+0x6adcc>
   7026c:	movw	r2, #1023	; 0x3ff
   70270:	movt	r2, #62571	; 0xf46b
   70274:	mov	r3, #20
   70278:	cmp	r5, r3
   7027c:	cmpeq	r4, r2
   70280:	bhi	704b4 <fputs@plt+0x6ae9c>
   70284:	movw	r2, #55295	; 0xd7ff
   70288:	movt	r2, #1909	; 0x775
   7028c:	mov	r3, #5
   70290:	cmp	r5, r3
   70294:	cmpeq	r4, r2
   70298:	bhi	70538 <fputs@plt+0x6af20>
   7029c:	movw	r2, #41983	; 0xa3ff
   702a0:	movt	r2, #54931	; 0xd693
   702a4:	mov	r3, #0
   702a8:	cmp	r5, r3
   702ac:	cmpeq	r4, r2
   702b0:	bhi	70558 <fputs@plt+0x6af40>
   702b4:	movw	r2, #41727	; 0xa2ff
   702b8:	movt	r2, #4577	; 0x11e1
   702bc:	mov	r3, #0
   702c0:	cmp	r5, r3
   702c4:	cmpeq	r4, r2
   702c8:	bhi	705b0 <fputs@plt+0x6af98>
   702cc:	movw	r2, #34559	; 0x86ff
   702d0:	movt	r2, #915	; 0x393
   702d4:	mov	r3, #0
   702d8:	cmp	r5, r3
   702dc:	cmpeq	r4, r2
   702e0:	bhi	704e0 <fputs@plt+0x6aec8>
   702e4:	movw	r2, #16959	; 0x423f
   702e8:	movt	r2, #15
   702ec:	mov	r3, #0
   702f0:	cmp	r5, r3
   702f4:	cmpeq	r4, r2
   702f8:	bhi	705cc <fputs@plt+0x6afb4>
   702fc:	movw	r2, #999	; 0x3e7
   70300:	mov	r3, #0
   70304:	cmp	r5, r3
   70308:	cmpeq	r4, r2
   7030c:	bhi	70600 <fputs@plt+0x6afe8>
   70310:	orrs	r3, r4, r5
   70314:	beq	705e8 <fputs@plt+0x6afd0>
   70318:	ldr	r3, [pc, #764]	; 7061c <fputs@plt+0x6b004>
   7031c:	mov	r0, r6
   70320:	strd	r4, [sp, #8]
   70324:	mov	r1, r7
   70328:	add	r3, pc, r3
   7032c:	str	r8, [sp, #16]
   70330:	str	r3, [sp]
   70334:	mov	r2, #1
   70338:	mvn	r3, #0
   7033c:	bl	5150 <__snprintf_chk@plt>
   70340:	b	703b8 <fputs@plt+0x6ada0>
   70344:	ldr	ip, [pc, #724]	; 70620 <fputs@plt+0x6b008>
   70348:	movw	r3, #7347	; 0x1cb3
   7034c:	mov	r0, r4
   70350:	mov	r1, r5
   70354:	mov	r2, #47104	; 0xb800
   70358:	movt	r2, #37769	; 0x9389
   7035c:	add	ip, pc, ip
   70360:	str	ip, [sp]
   70364:	bl	7fb48 <fputs@plt+0x7a530>
   70368:	mov	r2, #47104	; 0xb800
   7036c:	movw	r3, #7347	; 0x1cb3
   70370:	movt	r2, #37769	; 0x9389
   70374:	strd	r0, [sp, #8]
   70378:	mov	r0, r4
   7037c:	mov	r1, r5
   70380:	bl	7fb48 <fputs@plt+0x7a530>
   70384:	mov	r0, r2
   70388:	mov	r2, #31232	; 0x7a00
   7038c:	movt	r2, #19531	; 0x4c4b
   70390:	mov	r1, r3
   70394:	mov	r3, #612	; 0x264
   70398:	bl	7fb48 <fputs@plt+0x7a530>
   7039c:	str	r8, [sp, #24]
   703a0:	mov	r2, #1
   703a4:	mvn	r3, #0
   703a8:	strd	r0, [sp, #16]
   703ac:	mov	r0, r6
   703b0:	mov	r1, r7
   703b4:	bl	5150 <__snprintf_chk@plt>
   703b8:	add	r7, r6, r7
   703bc:	mov	r0, r6
   703c0:	mov	r3, #0
   703c4:	strb	r3, [r7, #-1]
   703c8:	add	sp, sp, #36	; 0x24
   703cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   703d0:	ldr	r8, [pc, #588]	; 70624 <fputs@plt+0x6b00c>
   703d4:	subs	r4, r0, r4
   703d8:	sbc	r5, r1, r5
   703dc:	add	r8, pc, r8
   703e0:	b	7020c <fputs@plt+0x6abf4>
   703e4:	ldr	ip, [pc, #572]	; 70628 <fputs@plt+0x6b010>
   703e8:	mov	r2, #24576	; 0x6000
   703ec:	movt	r2, #7639	; 0x1dd7
   703f0:	mov	r0, r4
   703f4:	add	ip, pc, ip
   703f8:	mov	r1, r5
   703fc:	mov	r3, #20
   70400:	str	ip, [sp]
   70404:	bl	7fb48 <fputs@plt+0x7a530>
   70408:	str	r8, [sp, #16]
   7040c:	mov	r2, #1
   70410:	mvn	r3, #0
   70414:	strd	r0, [sp, #8]
   70418:	mov	r0, r6
   7041c:	mov	r1, r7
   70420:	bl	5150 <__snprintf_chk@plt>
   70424:	b	703b8 <fputs@plt+0x6ada0>
   70428:	ldr	ip, [pc, #508]	; 7062c <fputs@plt+0x6b014>
   7042c:	mov	r3, #612	; 0x264
   70430:	mov	r0, r4
   70434:	mov	r1, r5
   70438:	mov	r2, #31232	; 0x7a00
   7043c:	movt	r2, #19531	; 0x4c4b
   70440:	add	ip, pc, ip
   70444:	str	ip, [sp]
   70448:	bl	7fb48 <fputs@plt+0x7a530>
   7044c:	mov	r2, #31232	; 0x7a00
   70450:	movt	r2, #19531	; 0x4c4b
   70454:	mov	r3, #612	; 0x264
   70458:	strd	r0, [sp, #8]
   7045c:	mov	r0, r4
   70460:	mov	r1, r5
   70464:	bl	7fb48 <fputs@plt+0x7a530>
   70468:	mov	r0, r2
   7046c:	mov	r1, r3
   70470:	mov	r2, #24576	; 0x6000
   70474:	mov	r3, #20
   70478:	movt	r2, #7639	; 0x1dd7
   7047c:	b	70398 <fputs@plt+0x6ad80>
   70480:	ldr	ip, [pc, #424]	; 70630 <fputs@plt+0x6b018>
   70484:	mov	r3, #140	; 0x8c
   70488:	mov	r0, r4
   7048c:	mov	r1, r5
   70490:	mov	r2, #40960	; 0xa000
   70494:	movt	r2, #53475	; 0xd0e3
   70498:	add	ip, pc, ip
   7049c:	str	ip, [sp]
   704a0:	bl	7fb48 <fputs@plt+0x7a530>
   704a4:	mov	r2, #40960	; 0xa000
   704a8:	mov	r3, #140	; 0x8c
   704ac:	movt	r2, #53475	; 0xd0e3
   704b0:	b	70458 <fputs@plt+0x6ae40>
   704b4:	ldr	ip, [pc, #376]	; 70634 <fputs@plt+0x6b01c>
   704b8:	mov	r0, #40960	; 0xa000
   704bc:	movt	r0, #57896	; 0xe228
   704c0:	mvn	r1, #20
   704c4:	adds	r0, r0, r4
   704c8:	mov	r2, #41984	; 0xa400
   704cc:	add	ip, pc, ip
   704d0:	movt	r2, #54931	; 0xd693
   704d4:	mov	r3, #0
   704d8:	adc	r1, r1, r5
   704dc:	b	70400 <fputs@plt+0x6ade8>
   704e0:	ldr	ip, [pc, #336]	; 70638 <fputs@plt+0x6b020>
   704e4:	mov	r3, #0
   704e8:	mov	r0, r4
   704ec:	mov	r1, r5
   704f0:	mov	r2, #34560	; 0x8700
   704f4:	movt	r2, #915	; 0x393
   704f8:	add	ip, pc, ip
   704fc:	str	ip, [sp]
   70500:	bl	7fb48 <fputs@plt+0x7a530>
   70504:	mov	r2, #34560	; 0x8700
   70508:	mov	r3, #0
   7050c:	movt	r2, #915	; 0x393
   70510:	strd	r0, [sp, #8]
   70514:	mov	r0, r4
   70518:	mov	r1, r5
   7051c:	bl	7fb48 <fputs@plt+0x7a530>
   70520:	mov	r0, r2
   70524:	mov	r1, r3
   70528:	movw	r2, #16960	; 0x4240
   7052c:	mov	r3, #0
   70530:	movt	r2, #15
   70534:	b	70398 <fputs@plt+0x6ad80>
   70538:	ldr	ip, [pc, #252]	; 7063c <fputs@plt+0x6b024>
   7053c:	mov	r2, #41984	; 0xa400
   70540:	movt	r2, #54931	; 0xd693
   70544:	mov	r0, r4
   70548:	add	ip, pc, ip
   7054c:	mov	r1, r5
   70550:	mov	r3, #0
   70554:	b	70400 <fputs@plt+0x6ade8>
   70558:	ldr	ip, [pc, #224]	; 70640 <fputs@plt+0x6b028>
   7055c:	mov	r3, #0
   70560:	mov	r0, r4
   70564:	mov	r1, r5
   70568:	mov	r2, #41984	; 0xa400
   7056c:	movt	r2, #54931	; 0xd693
   70570:	add	ip, pc, ip
   70574:	str	ip, [sp]
   70578:	bl	7fb48 <fputs@plt+0x7a530>
   7057c:	mov	r2, #41984	; 0xa400
   70580:	mov	r3, #0
   70584:	movt	r2, #54931	; 0xd693
   70588:	strd	r0, [sp, #8]
   7058c:	mov	r0, r4
   70590:	mov	r1, r5
   70594:	bl	7fb48 <fputs@plt+0x7a530>
   70598:	mov	r0, r2
   7059c:	mov	r1, r3
   705a0:	mov	r2, #34560	; 0x8700
   705a4:	mov	r3, #0
   705a8:	movt	r2, #915	; 0x393
   705ac:	b	70398 <fputs@plt+0x6ad80>
   705b0:	ldr	ip, [pc, #140]	; 70644 <fputs@plt+0x6b02c>
   705b4:	mov	r2, #34560	; 0x8700
   705b8:	mov	r0, r4
   705bc:	mov	r1, r5
   705c0:	add	ip, pc, ip
   705c4:	movt	r2, #915	; 0x393
   705c8:	b	70550 <fputs@plt+0x6af38>
   705cc:	ldr	ip, [pc, #116]	; 70648 <fputs@plt+0x6b030>
   705d0:	movw	r2, #16960	; 0x4240
   705d4:	mov	r0, r4
   705d8:	mov	r1, r5
   705dc:	add	ip, pc, ip
   705e0:	movt	r2, #15
   705e4:	b	70550 <fputs@plt+0x6af38>
   705e8:	ldr	r2, [pc, #92]	; 7064c <fputs@plt+0x6b034>
   705ec:	mov	r0, r6
   705f0:	mov	r1, r7
   705f4:	add	r2, pc, r2
   705f8:	bl	542c <snprintf@plt>
   705fc:	b	703b8 <fputs@plt+0x6ada0>
   70600:	ldr	ip, [pc, #72]	; 70650 <fputs@plt+0x6b038>
   70604:	mov	r0, r4
   70608:	mov	r1, r5
   7060c:	mov	r2, #1000	; 0x3e8
   70610:	add	ip, pc, ip
   70614:	b	70550 <fputs@plt+0x6af38>
   70618:	andeq	r5, r2, ip, ror r4
   7061c:	andeq	r5, r2, r0, lsl r4
   70620:	andeq	r5, r2, r0, lsr r3
   70624:	andeq	r5, r2, r4, lsr #5
   70628:	andeq	r5, r2, r0, asr #5
   7062c:	andeq	r5, r2, r8, ror #4
   70630:	andeq	r5, r2, ip, lsr #4
   70634:	andeq	r5, r2, r0, lsl r2
   70638:	andeq	r5, r2, r0, lsr #4
   7063c:	andeq	r5, r2, r4, lsr #3
   70640:	andeq	r5, r2, r8, lsl #3
   70644:	andeq	r5, r2, ip, asr #2
   70648:	andeq	r5, r2, r4, asr #2
   7064c:	andeq	r5, r1, r4, lsr fp
   70650:	andeq	r5, r2, ip, lsl r1
   70654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70658:	subs	ip, r0, #0
   7065c:	sub	sp, sp, #84	; 0x54
   70660:	mov	r6, r1
   70664:	mov	sl, r2
   70668:	mov	fp, r3
   7066c:	str	ip, [sp, #44]	; 0x2c
   70670:	beq	70960 <fputs@plt+0x6b348>
   70674:	cmp	r1, #0
   70678:	beq	70980 <fputs@plt+0x6b368>
   7067c:	mvn	r2, #0
   70680:	mvn	r3, #0
   70684:	sub	r4, r1, #1
   70688:	cmp	fp, r3
   7068c:	cmpeq	sl, r2
   70690:	ldr	r1, [pc, #776]	; 709a0 <fputs@plt+0x6b388>
   70694:	add	r1, pc, r1
   70698:	beq	70940 <fputs@plt+0x6b328>
   7069c:	orrs	r1, sl, fp
   706a0:	beq	70934 <fputs@plt+0x6b31c>
   706a4:	ldr	ip, [pc, #760]	; 709a4 <fputs@plt+0x6b38c>
   706a8:	mov	r2, #0
   706ac:	ldr	r3, [pc, #756]	; 709a8 <fputs@plt+0x6b390>
   706b0:	mov	r9, r6
   706b4:	add	ip, pc, ip
   706b8:	str	ip, [sp, #60]	; 0x3c
   706bc:	ldr	ip, [pc, #744]	; 709ac <fputs@plt+0x6b394>
   706c0:	add	r3, pc, r3
   706c4:	ldr	r7, [sp, #44]	; 0x2c
   706c8:	add	r8, r3, #8
   706cc:	add	ip, pc, ip
   706d0:	str	ip, [sp, #64]	; 0x40
   706d4:	ldr	ip, [pc, #724]	; 709b0 <fputs@plt+0x6b398>
   706d8:	add	r3, r3, #136	; 0x88
   706dc:	str	r7, [sp, #40]	; 0x28
   706e0:	add	ip, pc, ip
   706e4:	str	ip, [sp, #68]	; 0x44
   706e8:	ldr	ip, [pc, #708]	; 709b4 <fputs@plt+0x6b39c>
   706ec:	str	r3, [sp, #56]	; 0x38
   706f0:	add	ip, pc, ip
   706f4:	str	ip, [sp, #72]	; 0x48
   706f8:	ldr	ip, [pc, #696]	; 709b8 <fputs@plt+0x6b3a0>
   706fc:	add	ip, pc, ip
   70700:	str	ip, [sp, #76]	; 0x4c
   70704:	ldrd	r4, [r8]
   70708:	cmp	r5, fp
   7070c:	cmpeq	r4, sl
   70710:	bhi	70894 <fputs@plt+0x6b27c>
   70714:	cmp	r9, #1
   70718:	bls	708c8 <fputs@plt+0x6b2b0>
   7071c:	mov	r2, r4
   70720:	mov	r3, r5
   70724:	mov	r0, sl
   70728:	mov	r1, fp
   7072c:	bl	7fb48 <fputs@plt+0x7a530>
   70730:	mov	r2, r4
   70734:	mov	r3, r5
   70738:	strd	r0, [sp, #48]	; 0x30
   7073c:	mov	r0, sl
   70740:	mov	r1, fp
   70744:	bl	7fb48 <fputs@plt+0x7a530>
   70748:	movw	r0, #34559	; 0x86ff
   7074c:	movt	r0, #915	; 0x393
   70750:	orrs	r1, r3, r2
   70754:	mov	r6, r3
   70758:	mov	r1, #0
   7075c:	mov	r7, r2
   70760:	moveq	r3, #0
   70764:	movne	r3, #1
   70768:	cmp	fp, r1
   7076c:	cmpeq	sl, r0
   70770:	movhi	r3, #0
   70774:	andls	r3, r3, #1
   70778:	cmp	r3, #0
   7077c:	beq	708e0 <fputs@plt+0x6b2c8>
   70780:	cmp	r5, #0
   70784:	cmpeq	r4, #1
   70788:	mov	sl, #0
   7078c:	bls	707b4 <fputs@plt+0x6b19c>
   70790:	mov	r0, r4
   70794:	mov	r1, r5
   70798:	mov	r2, #10
   7079c:	mov	r3, #0
   707a0:	bl	7fb48 <fputs@plt+0x7a530>
   707a4:	add	sl, sl, #1
   707a8:	cmp	r1, #0
   707ac:	cmpeq	r0, #1
   707b0:	bhi	70798 <fputs@plt+0x6b180>
   707b4:	ldrd	r2, [sp, #120]	; 0x78
   707b8:	cmp	r3, #0
   707bc:	cmpeq	r2, #1
   707c0:	bls	70814 <fputs@plt+0x6b1fc>
   707c4:	mov	r4, r2
   707c8:	mov	r5, r3
   707cc:	mov	r0, r7
   707d0:	mov	r1, r6
   707d4:	mov	r2, #10
   707d8:	mov	r3, #0
   707dc:	bl	7fb48 <fputs@plt+0x7a530>
   707e0:	mov	r2, #10
   707e4:	mov	r3, #0
   707e8:	sub	sl, sl, #1
   707ec:	mov	r7, r0
   707f0:	mov	r6, r1
   707f4:	mov	r0, r4
   707f8:	mov	r1, r5
   707fc:	bl	7fb48 <fputs@plt+0x7a530>
   70800:	mov	r4, r0
   70804:	mov	r5, r1
   70808:	cmp	r5, #0
   7080c:	cmpeq	r4, #1
   70810:	bhi	707cc <fputs@plt+0x6b1b4>
   70814:	cmp	sl, #0
   70818:	ble	708e0 <fputs@plt+0x6b2c8>
   7081c:	ldr	ip, [sp, #40]	; 0x28
   70820:	mov	r1, r9
   70824:	ldr	r0, [sp, #44]	; 0x2c
   70828:	mov	fp, #0
   7082c:	ldr	r3, [pc, #392]	; 709bc <fputs@plt+0x6b3a4>
   70830:	cmp	ip, r0
   70834:	ldr	ip, [sp, #72]	; 0x48
   70838:	add	r3, pc, r3
   7083c:	str	sl, [sp, #16]
   70840:	ldrls	r3, [sp, #76]	; 0x4c
   70844:	mov	sl, #0
   70848:	str	ip, [sp]
   7084c:	str	r7, [sp, #24]
   70850:	str	r3, [sp, #4]
   70854:	ldrd	r2, [sp, #48]	; 0x30
   70858:	str	r6, [sp, #28]
   7085c:	ldr	r0, [sp, #40]	; 0x28
   70860:	strd	r2, [sp, #8]
   70864:	mov	r2, #1
   70868:	ldr	ip, [r8, #-8]
   7086c:	mvn	r3, #0
   70870:	str	ip, [sp, #32]
   70874:	bl	5150 <__snprintf_chk@plt>
   70878:	cmp	r0, r9
   7087c:	movcs	r0, r9
   70880:	ldr	ip, [sp, #40]	; 0x28
   70884:	rsb	r9, r0, r9
   70888:	mov	r2, #1
   7088c:	add	ip, ip, r0
   70890:	str	ip, [sp, #40]	; 0x28
   70894:	ldr	ip, [sp, #56]	; 0x38
   70898:	cmp	r8, ip
   7089c:	beq	708c8 <fputs@plt+0x6b2b0>
   708a0:	orrs	r0, sl, fp
   708a4:	beq	708c8 <fputs@plt+0x6b2b0>
   708a8:	ldrd	r0, [sp, #120]	; 0x78
   708ac:	add	r8, r8, #16
   708b0:	cmp	fp, r1
   708b4:	cmpeq	sl, r0
   708b8:	movcs	r3, #0
   708bc:	andcc	r3, r2, #1
   708c0:	cmp	r3, #0
   708c4:	beq	70704 <fputs@plt+0x6b0ec>
   708c8:	ldr	r7, [sp, #40]	; 0x28
   708cc:	mov	r3, #0
   708d0:	ldr	r0, [sp, #44]	; 0x2c
   708d4:	strb	r3, [r7]
   708d8:	add	sp, sp, #84	; 0x54
   708dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   708e0:	ldr	ip, [sp, #40]	; 0x28
   708e4:	mov	r2, #1
   708e8:	ldr	r0, [sp, #44]	; 0x2c
   708ec:	mov	sl, r7
   708f0:	ldr	r3, [sp, #68]	; 0x44
   708f4:	mov	fp, r6
   708f8:	cmp	ip, r0
   708fc:	ldr	ip, [sp, #64]	; 0x40
   70900:	ldrd	r0, [sp, #48]	; 0x30
   70904:	str	ip, [sp]
   70908:	ldr	ip, [sp, #60]	; 0x3c
   7090c:	strd	r0, [sp, #8]
   70910:	mov	r1, r9
   70914:	ldr	r0, [sp, #40]	; 0x28
   70918:	movls	r3, ip
   7091c:	str	r3, [sp, #4]
   70920:	ldr	ip, [r8, #-8]
   70924:	mvn	r3, #0
   70928:	str	ip, [sp, #16]
   7092c:	bl	5150 <__snprintf_chk@plt>
   70930:	b	70878 <fputs@plt+0x6b260>
   70934:	ldr	r1, [pc, #132]	; 709c0 <fputs@plt+0x6b3a8>
   70938:	sub	r4, r6, #1
   7093c:	add	r1, pc, r1
   70940:	mov	r2, r4
   70944:	bl	4c58 <strncpy@plt>
   70948:	ldr	ip, [sp, #44]	; 0x2c
   7094c:	mov	r3, #0
   70950:	strb	r3, [ip, r4]
   70954:	ldr	r0, [sp, #44]	; 0x2c
   70958:	add	sp, sp, #84	; 0x54
   7095c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70960:	ldr	r0, [pc, #92]	; 709c4 <fputs@plt+0x6b3ac>
   70964:	mov	r2, #296	; 0x128
   70968:	ldr	r1, [pc, #88]	; 709c8 <fputs@plt+0x6b3b0>
   7096c:	ldr	r3, [pc, #88]	; 709cc <fputs@plt+0x6b3b4>
   70970:	add	r0, pc, r0
   70974:	add	r1, pc, r1
   70978:	add	r3, pc, r3
   7097c:	bl	76bb0 <fputs@plt+0x71598>
   70980:	ldr	r0, [pc, #72]	; 709d0 <fputs@plt+0x6b3b8>
   70984:	movw	r2, #297	; 0x129
   70988:	ldr	r1, [pc, #68]	; 709d4 <fputs@plt+0x6b3bc>
   7098c:	ldr	r3, [pc, #68]	; 709d8 <fputs@plt+0x6b3c0>
   70990:	add	r0, pc, r0
   70994:	add	r1, pc, r1
   70998:	add	r3, pc, r3
   7099c:	bl	76bb0 <fputs@plt+0x71598>
   709a0:	strdeq	sp, [r1], -r4
   709a4:	andeq	r9, r1, ip, asr #27
   709a8:	andeq	pc, r3, r8, ror r5	; <UNPREDICTABLE>
   709ac:	andeq	r5, r2, r8, lsl #1
   709b0:	andeq	r1, r2, r4, lsl #14
   709b4:	andeq	r5, r2, r4, asr r0
   709b8:	andeq	r9, r1, r4, lsl #27
   709bc:	andeq	r1, r2, ip, lsr #11
   709c0:	andeq	r9, r1, r4, lsr #24
   709c4:	strdeq	r3, [r2], -r8
   709c8:	muleq	r2, r4, ip
   709cc:	andeq	r4, r2, ip, ror #24
   709d0:	muleq	r2, r0, ip
   709d4:	andeq	r4, r2, r4, ror ip
   709d8:	andeq	r4, r2, ip, asr #24
   709dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   709e0:	sub	sp, sp, #60	; 0x3c
   709e4:	ldr	lr, [pc, #828]	; 70d28 <fputs@plt+0x6b710>
   709e8:	subs	r6, r0, #0
   709ec:	ldr	ip, [pc, #824]	; 70d2c <fputs@plt+0x6b714>
   709f0:	add	lr, pc, lr
   709f4:	strd	r2, [sp, #16]
   709f8:	str	r1, [sp, #32]
   709fc:	ldr	ip, [lr, ip]
   70a00:	mov	r3, lr
   70a04:	ldr	r3, [ip]
   70a08:	str	ip, [sp, #28]
   70a0c:	str	r3, [sp, #52]	; 0x34
   70a10:	beq	70cc4 <fputs@plt+0x6b6ac>
   70a14:	ldr	r1, [sp, #32]
   70a18:	cmp	r1, #0
   70a1c:	beq	70ce8 <fputs@plt+0x6b6d0>
   70a20:	ldrd	r2, [sp, #16]
   70a24:	orrs	r3, r2, r3
   70a28:	beq	70d08 <fputs@plt+0x6b6f0>
   70a2c:	ldr	r4, [pc, #764]	; 70d30 <fputs@plt+0x6b718>
   70a30:	add	r4, pc, r4
   70a34:	mov	r1, r4
   70a38:	bl	53fc <strspn@plt>
   70a3c:	ldr	r1, [pc, #752]	; 70d34 <fputs@plt+0x6b71c>
   70a40:	mov	r2, #8
   70a44:	add	r1, pc, r1
   70a48:	add	r6, r6, r0
   70a4c:	mov	r0, r6
   70a50:	bl	5468 <strncmp@plt>
   70a54:	subs	r7, r0, #0
   70a58:	bne	70aac <fputs@plt+0x6b494>
   70a5c:	adds	r5, r6, #8
   70a60:	beq	70aac <fputs@plt+0x6b494>
   70a64:	mov	r1, r4
   70a68:	mov	r0, r5
   70a6c:	bl	53fc <strspn@plt>
   70a70:	ldrb	r3, [r5, r0]
   70a74:	cmp	r3, #0
   70a78:	bne	70c90 <fputs@plt+0x6b678>
   70a7c:	ldr	r0, [sp, #32]
   70a80:	mvn	r2, #0
   70a84:	mvn	r3, #0
   70a88:	strd	r2, [r0]
   70a8c:	ldr	r1, [sp, #28]
   70a90:	mov	r0, r7
   70a94:	ldr	r2, [sp, #52]	; 0x34
   70a98:	ldr	r3, [r1]
   70a9c:	cmp	r2, r3
   70aa0:	bne	70ce4 <fputs@plt+0x6b6cc>
   70aa4:	add	sp, sp, #60	; 0x3c
   70aa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70aac:	ldr	r4, [pc, #644]	; 70d38 <fputs@plt+0x6b720>
   70ab0:	mov	r5, #0
   70ab4:	ldr	r1, [pc, #640]	; 70d3c <fputs@plt+0x6b724>
   70ab8:	mov	r0, #0
   70abc:	ldr	r2, [pc, #636]	; 70d40 <fputs@plt+0x6b728>
   70ac0:	add	r4, pc, r4
   70ac4:	add	r1, pc, r1
   70ac8:	str	r1, [sp, #40]	; 0x28
   70acc:	add	r2, pc, r2
   70ad0:	mov	r1, #0
   70ad4:	str	r2, [sp, #44]	; 0x2c
   70ad8:	strd	r0, [sp, #8]
   70adc:	add	r1, sp, #48	; 0x30
   70ae0:	str	r1, [sp, #36]	; 0x24
   70ae4:	mov	r0, r6
   70ae8:	ldr	r1, [sp, #40]	; 0x28
   70aec:	bl	53fc <strspn@plt>
   70af0:	ldrb	r3, [r6, r0]
   70af4:	add	r7, r6, r0
   70af8:	cmp	r3, #0
   70afc:	beq	70ca8 <fputs@plt+0x6b690>
   70b00:	bl	55b8 <__errno_location@plt>
   70b04:	mov	r2, #0
   70b08:	add	r1, sp, #48	; 0x30
   70b0c:	str	r2, [r0]
   70b10:	mov	r8, r0
   70b14:	mov	r2, #10
   70b18:	mov	r0, r7
   70b1c:	bl	4dc0 <strtoll@plt>
   70b20:	ldr	r3, [r8]
   70b24:	cmp	r3, #0
   70b28:	strd	r0, [sp]
   70b2c:	bgt	70c98 <fputs@plt+0x6b680>
   70b30:	ldrd	r0, [sp]
   70b34:	cmp	r0, #0
   70b38:	sbcs	r1, r1, #0
   70b3c:	blt	70ca0 <fputs@plt+0x6b688>
   70b40:	ldr	r6, [sp, #48]	; 0x30
   70b44:	ldrb	r3, [r6]
   70b48:	cmp	r3, #46	; 0x2e
   70b4c:	beq	70c44 <fputs@plt+0x6b62c>
   70b50:	cmp	r7, r6
   70b54:	beq	70c90 <fputs@plt+0x6b678>
   70b58:	mov	r8, #0
   70b5c:	str	r8, [sp, #24]
   70b60:	mov	r5, r8
   70b64:	mov	r0, r6
   70b68:	ldr	r1, [sp, #44]	; 0x2c
   70b6c:	bl	53fc <strspn@plt>
   70b70:	mov	r9, #0
   70b74:	add	r6, r6, r0
   70b78:	str	r6, [sp, #48]	; 0x30
   70b7c:	b	70b8c <fputs@plt+0x6b574>
   70b80:	add	r9, r9, #1
   70b84:	cmp	r9, #27
   70b88:	beq	70c38 <fputs@plt+0x6b620>
   70b8c:	ldr	sl, [r4, r9, lsl #4]
   70b90:	lsl	r7, r9, #4
   70b94:	mov	r0, sl
   70b98:	bl	4fc4 <strlen@plt>
   70b9c:	mov	r1, sl
   70ba0:	mov	fp, r0
   70ba4:	mov	r0, r6
   70ba8:	mov	r2, fp
   70bac:	bl	5468 <strncmp@plt>
   70bb0:	cmp	r0, #0
   70bb4:	bne	70b80 <fputs@plt+0x6b568>
   70bb8:	adds	fp, r6, fp
   70bbc:	beq	70b80 <fputs@plt+0x6b568>
   70bc0:	add	r3, r4, r7
   70bc4:	mov	r6, fp
   70bc8:	ldr	r7, [r3, #8]
   70bcc:	ldr	r9, [r3, #12]
   70bd0:	ldr	r3, [sp, #24]
   70bd4:	cmp	r5, #0
   70bd8:	umull	r0, r1, r7, r8
   70bdc:	mul	sl, r7, r3
   70be0:	mla	sl, r8, r9, sl
   70be4:	add	r1, sl, r1
   70be8:	beq	70c00 <fputs@plt+0x6b5e8>
   70bec:	mov	r2, #10
   70bf0:	mov	r3, #0
   70bf4:	bl	7fb48 <fputs@plt+0x7a530>
   70bf8:	subs	r5, r5, #1
   70bfc:	bne	70bec <fputs@plt+0x6b5d4>
   70c00:	ldr	r2, [sp, #4]
   70c04:	mov	r5, #1
   70c08:	mul	r3, r7, r2
   70c0c:	ldr	r2, [sp]
   70c10:	mla	r3, r9, r2, r3
   70c14:	umull	r8, r9, r7, r2
   70c18:	adds	r8, r8, r0
   70c1c:	add	r9, r3, r9
   70c20:	adc	r9, r9, r1
   70c24:	ldrd	r0, [sp, #8]
   70c28:	adds	r0, r0, r8
   70c2c:	adc	r1, r1, r9
   70c30:	strd	r0, [sp, #8]
   70c34:	b	70ae4 <fputs@plt+0x6b4cc>
   70c38:	ldr	r7, [sp, #16]
   70c3c:	ldr	r9, [sp, #20]
   70c40:	b	70bd0 <fputs@plt+0x6b5b8>
   70c44:	add	r5, r6, #1
   70c48:	mov	r2, #0
   70c4c:	add	r1, sp, #48	; 0x30
   70c50:	str	r2, [r8]
   70c54:	mov	r0, r5
   70c58:	mov	r2, #10
   70c5c:	bl	4dc0 <strtoll@plt>
   70c60:	ldr	r3, [r8]
   70c64:	cmp	r3, #0
   70c68:	bgt	70c98 <fputs@plt+0x6b680>
   70c6c:	cmp	r0, #0
   70c70:	sbcs	r3, r1, #0
   70c74:	blt	70ca0 <fputs@plt+0x6b688>
   70c78:	ldr	r6, [sp, #48]	; 0x30
   70c7c:	cmp	r6, r5
   70c80:	rsbne	r5, r5, r6
   70c84:	movne	r8, r0
   70c88:	strne	r1, [sp, #24]
   70c8c:	bne	70b64 <fputs@plt+0x6b54c>
   70c90:	mvn	r7, #21
   70c94:	b	70a8c <fputs@plt+0x6b474>
   70c98:	rsb	r7, r3, #0
   70c9c:	b	70a8c <fputs@plt+0x6b474>
   70ca0:	mvn	r7, #33	; 0x21
   70ca4:	b	70a8c <fputs@plt+0x6b474>
   70ca8:	cmp	r5, #0
   70cac:	beq	70c90 <fputs@plt+0x6b678>
   70cb0:	ldrd	r0, [sp, #8]
   70cb4:	mov	r7, r3
   70cb8:	ldr	r2, [sp, #32]
   70cbc:	strd	r0, [r2]
   70cc0:	b	70a8c <fputs@plt+0x6b474>
   70cc4:	ldr	r0, [pc, #120]	; 70d44 <fputs@plt+0x6b72c>
   70cc8:	movw	r2, #655	; 0x28f
   70ccc:	ldr	r1, [pc, #116]	; 70d48 <fputs@plt+0x6b730>
   70cd0:	ldr	r3, [pc, #116]	; 70d4c <fputs@plt+0x6b734>
   70cd4:	add	r0, pc, r0
   70cd8:	add	r1, pc, r1
   70cdc:	add	r3, pc, r3
   70ce0:	bl	76bb0 <fputs@plt+0x71598>
   70ce4:	bl	524c <__stack_chk_fail@plt>
   70ce8:	ldr	r0, [pc, #96]	; 70d50 <fputs@plt+0x6b738>
   70cec:	mov	r2, #656	; 0x290
   70cf0:	ldr	r1, [pc, #92]	; 70d54 <fputs@plt+0x6b73c>
   70cf4:	ldr	r3, [pc, #92]	; 70d58 <fputs@plt+0x6b740>
   70cf8:	add	r0, pc, r0
   70cfc:	add	r1, pc, r1
   70d00:	add	r3, pc, r3
   70d04:	bl	76bb0 <fputs@plt+0x71598>
   70d08:	ldr	r0, [pc, #76]	; 70d5c <fputs@plt+0x6b744>
   70d0c:	movw	r2, #657	; 0x291
   70d10:	ldr	r1, [pc, #72]	; 70d60 <fputs@plt+0x6b748>
   70d14:	ldr	r3, [pc, #72]	; 70d64 <fputs@plt+0x6b74c>
   70d18:	add	r0, pc, r0
   70d1c:	add	r1, pc, r1
   70d20:	add	r3, pc, r3
   70d24:	bl	76bb0 <fputs@plt+0x71598>
   70d28:	andeq	r0, r4, r8, lsl #3
   70d2c:	andeq	r0, r0, r0, asr #8
   70d30:	andeq	r0, r1, r0, lsl #12
   70d34:	andeq	sp, r1, r4, asr #32
   70d38:	andeq	lr, r3, r8, asr #31
   70d3c:	andeq	r0, r1, ip, ror #10
   70d40:	andeq	r0, r1, r4, ror #10
   70d44:	andeq	r8, r1, r8, lsl #30
   70d48:	andeq	r4, r2, r0, lsr r9
   70d4c:	ldrdeq	r4, [r2], -r0
   70d50:	andeq	r3, r2, r4, lsr r9
   70d54:	andeq	r4, r2, ip, lsl #18
   70d58:	andeq	r4, r2, ip, lsr #17
   70d5c:	muleq	r2, r0, sl
   70d60:	andeq	r4, r2, ip, ror #17
   70d64:	andeq	r4, r2, ip, lsl #17
   70d68:	movw	r2, #16960	; 0x4240
   70d6c:	mov	r3, #0
   70d70:	movt	r2, #15
   70d74:	b	709dc <fputs@plt+0x6b3c4>
   70d78:	cmp	r0, r1
   70d7c:	bcc	70d8c <fputs@plt+0x6b774>
   70d80:	movls	r0, #0
   70d84:	movhi	r0, #1
   70d88:	bx	lr
   70d8c:	mvn	r0, #0
   70d90:	bx	lr
   70d94:	ldrd	r2, [r0]
   70d98:	ldrd	r0, [r1]
   70d9c:	cmp	r3, r1
   70da0:	cmpeq	r2, r0
   70da4:	bcc	70db4 <fputs@plt+0x6b79c>
   70da8:	movls	r0, #0
   70dac:	movhi	r0, #1
   70db0:	bx	lr
   70db4:	mvn	r0, #0
   70db8:	bx	lr
   70dbc:	push	{r4, lr}
   70dc0:	mov	r4, r0
   70dc4:	ldrb	r2, [r0, #39]	; 0x27
   70dc8:	ldr	r3, [r0]
   70dcc:	tst	r2, #4
   70dd0:	addne	r2, r0, #8
   70dd4:	ldr	r3, [r3]
   70dd8:	ldreq	r2, [pc, #64]	; 70e20 <fputs@plt+0x6b808>
   70ddc:	addeq	r2, pc, r2
   70de0:	mov	r0, r1
   70de4:	mov	r1, r2
   70de8:	blx	r3
   70dec:	ldrb	r3, [r4, #39]	; 0x27
   70df0:	tst	r3, #4
   70df4:	bne	70e18 <fputs@plt+0x6b800>
   70df8:	ldr	r2, [pc, #36]	; 70e24 <fputs@plt+0x6b80c>
   70dfc:	and	r3, r3, #3
   70e00:	add	r2, pc, r2
   70e04:	add	r3, r2, r3, lsl #4
   70e08:	ldr	r1, [r3, #12]
   70e0c:	bl	7f728 <fputs@plt+0x7a110>
   70e10:	mov	r0, r1
   70e14:	pop	{r4, pc}
   70e18:	ldr	r1, [r4, #28]
   70e1c:	b	70e0c <fputs@plt+0x6b7f4>
   70e20:	andeq	r0, r4, r8, ror #13
   70e24:	strdeq	pc, [r3], -r0
   70e28:	push	{r4, r5, r6}
   70e2c:	ldrb	r3, [r0, #39]	; 0x27
   70e30:	ubfx	r2, r3, #2, #1
   70e34:	and	r3, r3, #3
   70e38:	cmp	r2, #0
   70e3c:	beq	70ea0 <fputs@plt+0x6b888>
   70e40:	ldr	ip, [pc, #132]	; 70ecc <fputs@plt+0x6b8b4>
   70e44:	lsl	r3, r3, #4
   70e48:	ldr	r5, [r0, #4]
   70e4c:	add	ip, pc, ip
   70e50:	ldr	r6, [r0, #28]
   70e54:	add	ip, ip, r3
   70e58:	ldr	ip, [ip, #4]
   70e5c:	ldr	r4, [pc, #108]	; 70ed0 <fputs@plt+0x6b8b8>
   70e60:	mla	ip, r6, ip, r5
   70e64:	add	r4, pc, r4
   70e68:	add	r4, r4, r3
   70e6c:	b	70e80 <fputs@plt+0x6b868>
   70e70:	ldrb	r3, [ip, r1]
   70e74:	cmp	r3, #255	; 0xff
   70e78:	bne	70ec0 <fputs@plt+0x6b8a8>
   70e7c:	add	r1, r1, #1
   70e80:	cmp	r2, #0
   70e84:	ldrne	r3, [r0, #28]
   70e88:	ldreq	r3, [r4, #12]
   70e8c:	cmp	r1, r3
   70e90:	bcc	70e70 <fputs@plt+0x6b858>
   70e94:	mvn	r0, #0
   70e98:	pop	{r4, r5, r6}
   70e9c:	bx	lr
   70ea0:	ldr	r4, [pc, #44]	; 70ed4 <fputs@plt+0x6b8bc>
   70ea4:	lsl	r3, r3, #4
   70ea8:	add	r5, r0, #4
   70eac:	add	r4, pc, r4
   70eb0:	add	r4, r4, r3
   70eb4:	ldr	ip, [r4, #4]
   70eb8:	ldr	r6, [r4, #12]
   70ebc:	b	70e5c <fputs@plt+0x6b844>
   70ec0:	mov	r0, r1
   70ec4:	pop	{r4, r5, r6}
   70ec8:	bx	lr
   70ecc:	andeq	pc, r3, r4, lsr #23
   70ed0:	andeq	pc, r3, ip, lsl #23
   70ed4:	andeq	pc, r3, r4, asr #22
   70ed8:	ldr	r2, [pc, #88]	; 70f38 <fputs@plt+0x6b920>
   70edc:	ldr	r3, [pc, #88]	; 70f3c <fputs@plt+0x6b924>
   70ee0:	add	r2, pc, r2
   70ee4:	push	{r4, r5, r6, lr}
   70ee8:	sub	sp, sp, #16
   70eec:	ldr	r4, [r2, r3]
   70ef0:	mov	r5, r1
   70ef4:	mov	r6, r0
   70ef8:	ldr	r3, [r4]
   70efc:	str	r3, [sp, #12]
   70f00:	bl	4fc4 <strlen@plt>
   70f04:	mov	r3, r5
   70f08:	mov	r1, r6
   70f0c:	mov	r2, r0
   70f10:	mov	r0, sp
   70f14:	bl	73478 <fputs@plt+0x6de60>
   70f18:	ldr	r2, [sp, #12]
   70f1c:	ldr	r3, [r4]
   70f20:	ldr	r0, [sp]
   70f24:	cmp	r2, r3
   70f28:	bne	70f34 <fputs@plt+0x6b91c>
   70f2c:	add	sp, sp, #16
   70f30:	pop	{r4, r5, r6, pc}
   70f34:	bl	524c <__stack_chk_fail@plt>
   70f38:	muleq	r3, r8, ip
   70f3c:	andeq	r0, r0, r0, asr #8
   70f40:	ldr	ip, [pc, #80]	; 70f98 <fputs@plt+0x6b980>
   70f44:	mov	r3, r1
   70f48:	push	{r4, lr}
   70f4c:	add	ip, pc, ip
   70f50:	ldr	lr, [pc, #68]	; 70f9c <fputs@plt+0x6b984>
   70f54:	sub	sp, sp, #24
   70f58:	mov	r2, #4
   70f5c:	add	r1, sp, #4
   70f60:	str	r0, [sp, #4]
   70f64:	add	r0, sp, #8
   70f68:	ldr	r4, [ip, lr]
   70f6c:	ldr	ip, [r4]
   70f70:	str	ip, [sp, #20]
   70f74:	bl	73478 <fputs@plt+0x6de60>
   70f78:	ldr	r2, [sp, #20]
   70f7c:	ldr	r3, [r4]
   70f80:	ldr	r0, [sp, #8]
   70f84:	cmp	r2, r3
   70f88:	bne	70f94 <fputs@plt+0x6b97c>
   70f8c:	add	sp, sp, #24
   70f90:	pop	{r4, pc}
   70f94:	bl	524c <__stack_chk_fail@plt>
   70f98:	andeq	pc, r3, ip, lsr #24
   70f9c:	andeq	r0, r0, r0, asr #8
   70fa0:	ldr	ip, [pc, #76]	; 70ff4 <fputs@plt+0x6b9dc>
   70fa4:	mov	r3, r1
   70fa8:	push	{r4, lr}
   70fac:	add	ip, pc, ip
   70fb0:	ldr	lr, [pc, #64]	; 70ff8 <fputs@plt+0x6b9e0>
   70fb4:	sub	sp, sp, #16
   70fb8:	mov	r1, r0
   70fbc:	mov	r2, #8
   70fc0:	mov	r0, sp
   70fc4:	ldr	r4, [ip, lr]
   70fc8:	ldr	ip, [r4]
   70fcc:	str	ip, [sp, #12]
   70fd0:	bl	73478 <fputs@plt+0x6de60>
   70fd4:	ldr	r2, [sp, #12]
   70fd8:	ldr	r3, [r4]
   70fdc:	ldr	r0, [sp]
   70fe0:	cmp	r2, r3
   70fe4:	bne	70ff0 <fputs@plt+0x6b9d8>
   70fe8:	add	sp, sp, #16
   70fec:	pop	{r4, pc}
   70ff0:	bl	524c <__stack_chk_fail@plt>
   70ff4:	andeq	pc, r3, ip, asr #23
   70ff8:	andeq	r0, r0, r0, asr #8
   70ffc:	b	557c <strcmp@plt>
   71000:	push	{r4, r5, r6, r7, r8, lr}
   71004:	subs	r6, r0, #0
   71008:	mov	r5, r1
   7100c:	beq	71120 <fputs@plt+0x6bb08>
   71010:	ldrb	r3, [r6, #39]	; 0x27
   71014:	and	r2, r3, #3
   71018:	cmp	r2, #1
   7101c:	beq	71130 <fputs@plt+0x6bb18>
   71020:	cmp	r1, #0
   71024:	beq	71258 <fputs@plt+0x6bc40>
   71028:	ldr	r4, [r1]
   7102c:	cmn	r4, #1
   71030:	beq	71120 <fputs@plt+0x6bb08>
   71034:	cmn	r4, #2
   71038:	beq	71100 <fputs@plt+0x6bae8>
   7103c:	cmp	r4, #0
   71040:	beq	71278 <fputs@plt+0x6bc60>
   71044:	tst	r3, #4
   71048:	ldr	r3, [pc, #648]	; 712d8 <fputs@plt+0x6bcc0>
   7104c:	addeq	r0, r6, #4
   71050:	ldr	r1, [r1, #4]
   71054:	add	r3, pc, r3
   71058:	ldrne	r0, [r6, #4]
   7105c:	add	r2, r3, r2, lsl #4
   71060:	ldr	r3, [r2, #4]
   71064:	mul	r3, r3, r4
   71068:	ldr	r3, [r0, r3]
   7106c:	cmp	r3, r1
   71070:	beq	710b0 <fputs@plt+0x6ba98>
   71074:	sub	r4, r4, #1
   71078:	str	r4, [r5]
   7107c:	ldrb	r3, [r6, #39]	; 0x27
   71080:	ldr	r2, [pc, #596]	; 712dc <fputs@plt+0x6bcc4>
   71084:	tst	r3, #4
   71088:	and	r3, r3, #3
   7108c:	add	r2, pc, r2
   71090:	addeq	r0, r6, #4
   71094:	add	r3, r2, r3, lsl #4
   71098:	ldrne	r0, [r6, #4]
   7109c:	ldr	r3, [r3, #4]
   710a0:	mul	r3, r3, r4
   710a4:	ldr	r3, [r0, r3]
   710a8:	cmp	r1, r3
   710ac:	bne	71218 <fputs@plt+0x6bc00>
   710b0:	mov	r0, r6
   710b4:	add	r1, r4, #1
   710b8:	bl	70e28 <fputs@plt+0x6b810>
   710bc:	cmn	r0, #1
   710c0:	str	r0, [r5]
   710c4:	beq	71128 <fputs@plt+0x6bb10>
   710c8:	ldrb	r3, [r6, #39]	; 0x27
   710cc:	ldr	r2, [pc, #524]	; 712e0 <fputs@plt+0x6bcc8>
   710d0:	tst	r3, #4
   710d4:	and	r3, r3, #3
   710d8:	add	r2, pc, r2
   710dc:	addeq	r6, r6, #4
   710e0:	add	r3, r2, r3, lsl #4
   710e4:	ldrne	r6, [r6, #4]
   710e8:	ldr	r3, [r3, #4]
   710ec:	mul	r0, r3, r0
   710f0:	ldr	r3, [r6, r0]
   710f4:	mov	r0, r4
   710f8:	str	r3, [r5, #4]
   710fc:	pop	{r4, r5, r6, r7, r8, pc}
   71100:	ubfx	r1, r3, #2, #1
   71104:	cmp	r1, #0
   71108:	bne	711cc <fputs@plt+0x6bbb4>
   7110c:	bl	70e28 <fputs@plt+0x6b810>
   71110:	mov	r4, r0
   71114:	str	r0, [r5]
   71118:	cmn	r4, #1
   7111c:	bne	710b0 <fputs@plt+0x6ba98>
   71120:	mvn	r4, #0
   71124:	str	r4, [r5]
   71128:	mov	r0, r4
   7112c:	pop	{r4, r5, r6, r7, r8, pc}
   71130:	cmp	r1, #0
   71134:	beq	71298 <fputs@plt+0x6bc80>
   71138:	ldr	r4, [r1]
   7113c:	cmn	r4, #1
   71140:	beq	71120 <fputs@plt+0x6bb08>
   71144:	cmn	r4, #2
   71148:	beq	71238 <fputs@plt+0x6bc20>
   7114c:	tst	r3, #4
   71150:	bne	711e4 <fputs@plt+0x6bbcc>
   71154:	add	r2, r6, #4
   71158:	ldr	r7, [r1, #4]
   7115c:	add	r3, r2, r4, lsl #4
   71160:	ldr	r1, [r2, r4, lsl #4]
   71164:	cmp	r1, r7
   71168:	addne	r4, r4, #1
   7116c:	movne	r3, r2
   71170:	andne	r4, r4, #1
   71174:	beq	71188 <fputs@plt+0x6bb70>
   71178:	ldr	r2, [r3, r4, lsl #4]
   7117c:	add	r3, r3, r4, lsl #4
   71180:	cmp	r2, r7
   71184:	bne	712b8 <fputs@plt+0x6bca0>
   71188:	ldr	r2, [r3, #8]
   7118c:	cmn	r2, #1
   71190:	str	r2, [r5]
   71194:	beq	71128 <fputs@plt+0x6bb10>
   71198:	ldrb	r3, [r6, #39]	; 0x27
   7119c:	ldr	r1, [pc, #320]	; 712e4 <fputs@plt+0x6bccc>
   711a0:	and	r0, r3, #3
   711a4:	tst	r3, #4
   711a8:	add	r1, pc, r1
   711ac:	addeq	r6, r6, #4
   711b0:	add	r3, r1, r0, lsl #4
   711b4:	ldrne	r6, [r6, #4]
   711b8:	ldr	r3, [r3, #4]
   711bc:	mul	r2, r3, r2
   711c0:	ldr	r3, [r6, r2]
   711c4:	str	r3, [r5, #4]
   711c8:	b	71128 <fputs@plt+0x6bb10>
   711cc:	ldr	r1, [r6, #32]
   711d0:	bl	70e28 <fputs@plt+0x6b810>
   711d4:	str	r0, [r5]
   711d8:	str	r0, [r6, #32]
   711dc:	ldr	r4, [r5]
   711e0:	b	71118 <fputs@plt+0x6bb00>
   711e4:	ldr	r8, [r6, #4]
   711e8:	ldr	r7, [r1, #4]
   711ec:	add	r3, r8, r4, lsl #4
   711f0:	ldr	r2, [r8, r4, lsl #4]
   711f4:	cmp	r2, r7
   711f8:	beq	71188 <fputs@plt+0x6bb70>
   711fc:	ldr	r1, [r6, #28]
   71200:	add	r0, r4, r1
   71204:	sub	r0, r0, #1
   71208:	bl	7f728 <fputs@plt+0x7a110>
   7120c:	mov	r3, r8
   71210:	mov	r4, r1
   71214:	b	71178 <fputs@plt+0x6bb60>
   71218:	ldr	r0, [pc, #200]	; 712e8 <fputs@plt+0x6bcd0>
   7121c:	movw	r2, #687	; 0x2af
   71220:	ldr	r1, [pc, #196]	; 712ec <fputs@plt+0x6bcd4>
   71224:	ldr	r3, [pc, #196]	; 712f0 <fputs@plt+0x6bcd8>
   71228:	add	r0, pc, r0
   7122c:	add	r1, pc, r1
   71230:	add	r3, pc, r3
   71234:	bl	76bb0 <fputs@plt+0x71598>
   71238:	ldr	r4, [r6, #40]	; 0x28
   7123c:	cmn	r4, #1
   71240:	beq	71120 <fputs@plt+0x6bb08>
   71244:	tst	r3, #4
   71248:	addeq	r3, r6, #4
   7124c:	ldrne	r3, [r6, #4]
   71250:	add	r3, r3, r4, lsl #4
   71254:	b	71188 <fputs@plt+0x6bb70>
   71258:	ldr	r0, [pc, #148]	; 712f4 <fputs@plt+0x6bcdc>
   7125c:	movw	r2, #657	; 0x291
   71260:	ldr	r1, [pc, #144]	; 712f8 <fputs@plt+0x6bce0>
   71264:	ldr	r3, [pc, #144]	; 712fc <fputs@plt+0x6bce4>
   71268:	add	r0, pc, r0
   7126c:	add	r1, pc, r1
   71270:	add	r3, pc, r3
   71274:	bl	76bb0 <fputs@plt+0x71598>
   71278:	ldr	r0, [pc, #128]	; 71300 <fputs@plt+0x6bce8>
   7127c:	movw	r2, #675	; 0x2a3
   71280:	ldr	r1, [pc, #124]	; 71304 <fputs@plt+0x6bcec>
   71284:	ldr	r3, [pc, #124]	; 71308 <fputs@plt+0x6bcf0>
   71288:	add	r0, pc, r0
   7128c:	add	r1, pc, r1
   71290:	add	r3, pc, r3
   71294:	bl	76bb0 <fputs@plt+0x71598>
   71298:	ldr	r0, [pc, #108]	; 7130c <fputs@plt+0x6bcf4>
   7129c:	movw	r2, #607	; 0x25f
   712a0:	ldr	r1, [pc, #104]	; 71310 <fputs@plt+0x6bcf8>
   712a4:	ldr	r3, [pc, #104]	; 71314 <fputs@plt+0x6bcfc>
   712a8:	add	r0, pc, r0
   712ac:	add	r1, pc, r1
   712b0:	add	r3, pc, r3
   712b4:	bl	76bb0 <fputs@plt+0x71598>
   712b8:	ldr	r0, [pc, #88]	; 71318 <fputs@plt+0x6bd00>
   712bc:	movw	r2, #631	; 0x277
   712c0:	ldr	r1, [pc, #84]	; 7131c <fputs@plt+0x6bd04>
   712c4:	ldr	r3, [pc, #84]	; 71320 <fputs@plt+0x6bd08>
   712c8:	add	r0, pc, r0
   712cc:	add	r1, pc, r1
   712d0:	add	r3, pc, r3
   712d4:	bl	76bb0 <fputs@plt+0x71598>
   712d8:	muleq	r3, ip, r9
   712dc:	andeq	pc, r3, r4, ror #18
   712e0:	andeq	pc, r3, r8, lsl r9	; <UNPREDICTABLE>
   712e4:	andeq	pc, r3, r8, asr #16
   712e8:			; <UNDEFINED> instruction: 0x000248b0
   712ec:	andeq	r4, r2, ip, ror #16
   712f0:	andeq	r4, r2, r0, ror ip
   712f4:	andeq	r1, r1, r8, lsl r7
   712f8:	andeq	r4, r2, ip, lsr #16
   712fc:	andeq	r4, r2, r0, lsr ip
   71300:	andeq	r4, r2, r4, asr #16
   71304:	andeq	r4, r2, ip, lsl #16
   71308:	andeq	r4, r2, r0, lsl ip
   7130c:	ldrdeq	r1, [r1], -r8
   71310:	andeq	r4, r2, ip, ror #15
   71314:	andeq	r4, r2, ip, asr #23
   71318:	andeq	r4, r2, r8, ror #15
   7131c:	andeq	r4, r2, ip, asr #15
   71320:	andeq	r4, r2, ip, lsr #23
   71324:	ldr	r3, [pc, #112]	; 7139c <fputs@plt+0x6bd84>
   71328:	cmp	r0, #0
   7132c:	ldr	ip, [pc, #108]	; 713a0 <fputs@plt+0x6bd88>
   71330:	mvn	r1, #1
   71334:	add	r3, pc, r3
   71338:	mov	r2, #0
   7133c:	push	{r4, lr}
   71340:	sub	sp, sp, #16
   71344:	ldr	r4, [r3, ip]
   71348:	stmib	sp, {r1, r2}
   7134c:	ldr	r3, [r4]
   71350:	str	r3, [sp, #12]
   71354:	beq	71370 <fputs@plt+0x6bd58>
   71358:	ldrb	r3, [r0, #39]	; 0x27
   7135c:	tst	r3, #4
   71360:	ubfxeq	r3, r3, #3, #3
   71364:	ldrne	r3, [r0, #24]
   71368:	cmp	r3, #0
   7136c:	bne	7138c <fputs@plt+0x6bd74>
   71370:	mvn	r0, #0
   71374:	ldr	r2, [sp, #12]
   71378:	ldr	r3, [r4]
   7137c:	cmp	r2, r3
   71380:	bne	71398 <fputs@plt+0x6bd80>
   71384:	add	sp, sp, #16
   71388:	pop	{r4, pc}
   7138c:	add	r1, sp, #4
   71390:	bl	71000 <fputs@plt+0x6b9e8>
   71394:	b	71374 <fputs@plt+0x6bd5c>
   71398:	bl	524c <__stack_chk_fail@plt>
   7139c:	andeq	pc, r3, r4, asr #16
   713a0:	andeq	r0, r0, r0, asr #8
   713a4:	push	{r4, r5, r6, lr}
   713a8:	mov	r5, r1
   713ac:	ldrb	r3, [r0, #39]	; 0x27
   713b0:	mov	r4, r0
   713b4:	ldr	r6, [pc, #88]	; 71414 <fputs@plt+0x6bdfc>
   713b8:	tst	r3, #4
   713bc:	and	r3, r3, #3
   713c0:	add	r6, pc, r6
   713c4:	addeq	r2, r0, #4
   713c8:	add	r3, r6, r3, lsl #4
   713cc:	ldrne	r2, [r0, #4]
   713d0:	ldr	r3, [r3, #4]
   713d4:	mul	r3, r3, r1
   713d8:	ldr	r1, [r2, r3]
   713dc:	bl	70dbc <fputs@plt+0x6b7a4>
   713e0:	cmp	r5, r0
   713e4:	bcc	713f0 <fputs@plt+0x6bdd8>
   713e8:	rsb	r0, r0, r5
   713ec:	pop	{r4, r5, r6, pc}
   713f0:	ldrb	r3, [r4, #39]	; 0x27
   713f4:	rsb	r0, r0, r5
   713f8:	tst	r3, #4
   713fc:	andeq	r3, r3, #3
   71400:	ldrne	r3, [r4, #28]
   71404:	addeq	r6, r6, r3, lsl #4
   71408:	ldreq	r3, [r6, #12]
   7140c:	add	r0, r0, r3
   71410:	pop	{r4, r5, r6, pc}
   71414:	andeq	pc, r3, r0, lsr r6	; <UNPREDICTABLE>
   71418:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7141c:	mov	r6, r0
   71420:	ldrb	r3, [r0, #39]	; 0x27
   71424:	mov	r4, r1
   71428:	mov	r9, r2
   7142c:	tst	r3, #4
   71430:	and	r3, r3, #3
   71434:	beq	71524 <fputs@plt+0x6bf0c>
   71438:	ldr	r1, [pc, #312]	; 71578 <fputs@plt+0x6bf60>
   7143c:	ldr	r2, [r0, #28]
   71440:	add	r1, pc, r1
   71444:	add	r3, r1, r3, lsl #4
   71448:	ldr	r1, [r0, #4]
   7144c:	ldr	r7, [r3, #4]
   71450:	mov	r3, r2
   71454:	mla	r7, r7, r2, r1
   71458:	cmp	r4, r3
   7145c:	bcs	71558 <fputs@plt+0x6bf40>
   71460:	ldrb	r3, [r7, r4]
   71464:	cmp	r3, #255	; 0xff
   71468:	beq	7151c <fputs@plt+0x6bf04>
   7146c:	ldr	sl, [pc, #264]	; 7157c <fputs@plt+0x6bf64>
   71470:	mov	r5, #0
   71474:	ldr	r8, [pc, #260]	; 71580 <fputs@plt+0x6bf68>
   71478:	add	sl, pc, sl
   7147c:	add	r8, pc, r8
   71480:	b	714a0 <fputs@plt+0x6be88>
   71484:	ldr	r1, [r6, #28]
   71488:	bl	7f728 <fputs@plt+0x7a110>
   7148c:	add	r5, r5, #1
   71490:	ldrb	r3, [r7, r1]
   71494:	mov	r4, r1
   71498:	cmp	r3, #255	; 0xff
   7149c:	beq	7151c <fputs@plt+0x6bf04>
   714a0:	cmp	r3, #252	; 0xfc
   714a4:	bhi	71548 <fputs@plt+0x6bf30>
   714a8:	mov	r0, r3
   714ac:	cmp	r5, r0
   714b0:	bhi	7151c <fputs@plt+0x6bf04>
   714b4:	beq	714d8 <fputs@plt+0x6bec0>
   714b8:	ldrb	r3, [r6, #39]	; 0x27
   714bc:	add	r0, r4, #1
   714c0:	tst	r3, #4
   714c4:	bne	71484 <fputs@plt+0x6be6c>
   714c8:	and	r3, r3, #3
   714cc:	add	r3, r8, r3, lsl #4
   714d0:	ldr	r1, [r3, #12]
   714d4:	b	71488 <fputs@plt+0x6be70>
   714d8:	ldrb	r3, [r6, #39]	; 0x27
   714dc:	mov	r1, r9
   714e0:	ldr	r2, [r6]
   714e4:	tst	r3, #4
   714e8:	and	r3, r3, #3
   714ec:	addeq	r0, r6, #4
   714f0:	add	r3, sl, r3, lsl #4
   714f4:	ldrne	r0, [r6, #4]
   714f8:	ldr	r2, [r2, #4]
   714fc:	ldr	r3, [r3, #4]
   71500:	mul	r3, r3, r4
   71504:	ldr	r0, [r0, r3]
   71508:	blx	r2
   7150c:	cmp	r0, #0
   71510:	bne	714b8 <fputs@plt+0x6bea0>
   71514:	mov	r0, r4
   71518:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7151c:	mvn	r0, #0
   71520:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   71524:	ldr	r2, [pc, #88]	; 71584 <fputs@plt+0x6bf6c>
   71528:	add	r7, r0, #4
   7152c:	add	r2, pc, r2
   71530:	add	r3, r2, r3, lsl #4
   71534:	ldr	r2, [r3, #12]
   71538:	ldr	r1, [r3, #4]
   7153c:	mov	r3, r2
   71540:	mla	r7, r1, r2, r7
   71544:	b	71458 <fputs@plt+0x6be40>
   71548:	mov	r0, r6
   7154c:	mov	r1, r4
   71550:	bl	713a4 <fputs@plt+0x6bd8c>
   71554:	b	714ac <fputs@plt+0x6be94>
   71558:	ldr	r0, [pc, #40]	; 71588 <fputs@plt+0x6bf70>
   7155c:	mov	r2, #1216	; 0x4c0
   71560:	ldr	r1, [pc, #36]	; 7158c <fputs@plt+0x6bf74>
   71564:	ldr	r3, [pc, #36]	; 71590 <fputs@plt+0x6bf78>
   71568:	add	r0, pc, r0
   7156c:	add	r1, pc, r1
   71570:	add	r3, pc, r3
   71574:	bl	76bb0 <fputs@plt+0x71598>
   71578:			; <UNDEFINED> instruction: 0x0003f5b0
   7157c:	andeq	pc, r3, r8, ror r5	; <UNPREDICTABLE>
   71580:	andeq	pc, r3, r4, ror r5	; <UNPREDICTABLE>
   71584:	andeq	pc, r3, r4, asr #9
   71588:	andeq	r4, r2, r8, lsl #11
   7158c:	andeq	r4, r2, ip, lsr #10
   71590:	andeq	r4, r2, ip, lsl r4
   71594:	push	{r3, lr}
   71598:	mov	r2, #544	; 0x220
   7159c:	ldr	r0, [pc, #20]	; 715b8 <fputs@plt+0x6bfa0>
   715a0:	ldr	r1, [pc, #20]	; 715bc <fputs@plt+0x6bfa4>
   715a4:	ldr	r3, [pc, #20]	; 715c0 <fputs@plt+0x6bfa8>
   715a8:	add	r0, pc, r0
   715ac:	add	r1, pc, r1
   715b0:	add	r3, pc, r3
   715b4:	bl	76e48 <fputs@plt+0x71830>
   715b8:	andeq	r4, r2, ip, asr r5
   715bc:	andeq	r4, r2, ip, ror #9
   715c0:	andeq	r4, r2, r4, lsl r9
   715c4:	cmn	r2, #5
   715c8:	push	{r3, lr}
   715cc:	bhi	715fc <fputs@plt+0x6bfe4>
   715d0:	ldrb	r3, [r0, #39]	; 0x27
   715d4:	ldr	r1, [pc, #84]	; 71630 <fputs@plt+0x6c018>
   715d8:	tst	r3, #4
   715dc:	and	r3, r3, #3
   715e0:	add	r1, pc, r1
   715e4:	addeq	r0, r0, #4
   715e8:	add	r3, r1, r3, lsl #4
   715ec:	ldrne	r0, [r0, #4]
   715f0:	ldr	r3, [r3, #4]
   715f4:	mla	r0, r3, r2, r0
   715f8:	pop	{r3, pc}
   715fc:	cmn	r2, #3
   71600:	bhi	71610 <fputs@plt+0x6bff8>
   71604:	add	r2, r2, #4
   71608:	add	r0, r1, r2, lsl #4
   7160c:	pop	{r3, pc}
   71610:	ldr	r0, [pc, #28]	; 71634 <fputs@plt+0x6c01c>
   71614:	mov	r2, #432	; 0x1b0
   71618:	ldr	r1, [pc, #24]	; 71638 <fputs@plt+0x6c020>
   7161c:	ldr	r3, [pc, #24]	; 7163c <fputs@plt+0x6c024>
   71620:	add	r0, pc, r0
   71624:	add	r1, pc, r1
   71628:	add	r3, pc, r3
   7162c:	bl	76e48 <fputs@plt+0x71830>
   71630:	andeq	pc, r3, r0, lsl r4	; <UNPREDICTABLE>
   71634:	strdeq	r4, [r2], -ip
   71638:	andeq	r4, r2, r4, ror r4
   7163c:	andeq	r4, r2, ip, lsl #8
   71640:	cmp	r2, r3
   71644:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   71648:	mov	r5, r3
   7164c:	mov	r6, r2
   71650:	mov	r4, r0
   71654:	mov	r7, r1
   71658:	beq	716fc <fputs@plt+0x6c0e4>
   7165c:	bl	715c4 <fputs@plt+0x6bfac>
   71660:	mov	r1, r7
   71664:	mov	r2, r5
   71668:	mov	r8, r0
   7166c:	mov	r0, r4
   71670:	bl	715c4 <fputs@plt+0x6bfac>
   71674:	ldrb	r2, [r4, #39]	; 0x27
   71678:	ldr	r3, [pc, #156]	; 7171c <fputs@plt+0x6c104>
   7167c:	mov	r1, r8
   71680:	and	r2, r2, #3
   71684:	add	r3, pc, r3
   71688:	add	r3, r3, r2, lsl #4
   7168c:	ldr	r2, [r3, #4]
   71690:	mov	r9, r0
   71694:	bl	5018 <memcpy@plt>
   71698:	ldrb	r3, [r4, #39]	; 0x27
   7169c:	and	r3, r3, #3
   716a0:	cmp	r3, #1
   716a4:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   716a8:	ldr	r2, [r9, #8]
   716ac:	cmn	r2, #1
   716b0:	beq	716c4 <fputs@plt+0x6c0ac>
   716b4:	mov	r0, r4
   716b8:	mov	r1, r7
   716bc:	bl	715c4 <fputs@plt+0x6bfac>
   716c0:	str	r5, [r0, #12]
   716c4:	ldr	r2, [r9, #12]
   716c8:	cmn	r2, #1
   716cc:	beq	716e0 <fputs@plt+0x6c0c8>
   716d0:	mov	r1, r7
   716d4:	mov	r0, r4
   716d8:	bl	715c4 <fputs@plt+0x6bfac>
   716dc:	str	r5, [r0, #8]
   716e0:	ldr	r3, [r4, #40]	; 0x28
   716e4:	cmp	r3, r6
   716e8:	ldr	r3, [r4, #44]	; 0x2c
   716ec:	streq	r5, [r4, #40]	; 0x28
   716f0:	cmp	r3, r6
   716f4:	streq	r5, [r4, #44]	; 0x2c
   716f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   716fc:	ldr	r0, [pc, #28]	; 71720 <fputs@plt+0x6c108>
   71700:	movw	r2, #493	; 0x1ed
   71704:	ldr	r1, [pc, #24]	; 71724 <fputs@plt+0x6c10c>
   71708:	ldr	r3, [pc, #24]	; 71728 <fputs@plt+0x6c110>
   7170c:	add	r0, pc, r0
   71710:	add	r1, pc, r1
   71714:	add	r3, pc, r3
   71718:	bl	76bb0 <fputs@plt+0x71598>
   7171c:	andeq	pc, r3, ip, ror #6
   71720:	andeq	pc, r1, r4, lsr #20
   71724:	andeq	r4, r2, r8, lsl #7
   71728:	andeq	r4, r2, r4, asr r7
   7172c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71730:	mov	r5, r0
   71734:	ldrb	fp, [r0, #39]	; 0x27
   71738:	sub	sp, sp, #20
   7173c:	mov	r4, r1
   71740:	mov	r8, r2
   71744:	tst	fp, #4
   71748:	beq	71940 <fputs@plt+0x6c328>
   7174c:	ldr	r0, [pc, #624]	; 719c4 <fputs@plt+0x6c3ac>
   71750:	and	r1, fp, #3
   71754:	ldr	r2, [r5, #4]
   71758:	add	r0, pc, r0
   7175c:	ldr	r9, [r5, #28]
   71760:	add	r1, r0, r1, lsl #4
   71764:	ldr	r1, [r1, #4]
   71768:	mla	r9, r9, r1, r2
   7176c:	ldrb	r6, [r9, r4]
   71770:	add	r2, r6, #2
   71774:	uxtb	r2, r2
   71778:	cmp	r2, #1
   7177c:	bls	71898 <fputs@plt+0x6c280>
   71780:	ldr	r0, [pc, #576]	; 719c8 <fputs@plt+0x6c3b0>
   71784:	mov	ip, #0
   71788:	ldr	r1, [pc, #572]	; 719cc <fputs@plt+0x6c3b4>
   7178c:	ldr	sl, [pc, #572]	; 719d0 <fputs@plt+0x6c3b8>
   71790:	add	r0, pc, r0
   71794:	add	r1, pc, r1
   71798:	str	r0, [sp, #8]
   7179c:	str	r1, [sp, #12]
   717a0:	add	sl, pc, sl
   717a4:	b	7185c <fputs@plt+0x6c244>
   717a8:	and	r1, fp, #3
   717ac:	ldr	r0, [sp, #12]
   717b0:	ldr	r2, [r5, #4]
   717b4:	add	r1, r0, r1, lsl #4
   717b8:	ldr	r3, [r5, #28]
   717bc:	ldr	r1, [r1, #4]
   717c0:	mla	r3, r3, r1, r2
   717c4:	cmn	ip, #1
   717c8:	moveq	ip, #255	; 0xff
   717cc:	add	r3, r3, r4
   717d0:	beq	717e0 <fputs@plt+0x6c1c8>
   717d4:	cmp	ip, #253	; 0xfd
   717d8:	movcs	ip, #253	; 0xfd
   717dc:	uxtb	ip, ip
   717e0:	strb	ip, [r3]
   717e4:	mov	r0, r5
   717e8:	mov	r1, r8
   717ec:	mov	r2, r4
   717f0:	mvn	r3, #2
   717f4:	bl	71640 <fputs@plt+0x6c028>
   717f8:	mov	r0, r5
   717fc:	mov	r1, r8
   71800:	mvn	r2, #3
   71804:	mov	r3, r4
   71808:	bl	71640 <fputs@plt+0x6c028>
   7180c:	mov	r0, r5
   71810:	mov	r1, r8
   71814:	mvn	r2, #2
   71818:	mvn	r3, #3
   7181c:	bl	71640 <fputs@plt+0x6c028>
   71820:	ldrb	fp, [r5, #39]	; 0x27
   71824:	tst	fp, #4
   71828:	add	r0, r4, #1
   7182c:	andeq	r2, fp, #3
   71830:	ldrne	r1, [r5, #28]
   71834:	addeq	r2, sl, r2, lsl #4
   71838:	ldreq	r1, [r2, #12]
   7183c:	bl	7f728 <fputs@plt+0x7a110>
   71840:	add	ip, r7, #1
   71844:	ldrb	r6, [r9, r1]
   71848:	mov	r4, r1
   7184c:	add	r2, r6, #2
   71850:	uxtb	r2, r2
   71854:	cmp	r2, #1
   71858:	bls	7189c <fputs@plt+0x6c284>
   7185c:	cmp	r6, #253	; 0xfd
   71860:	beq	719a4 <fputs@plt+0x6c38c>
   71864:	mov	r7, r6
   71868:	cmp	r7, ip
   7186c:	movcs	r7, ip
   71870:	bcs	71824 <fputs@plt+0x6c20c>
   71874:	tst	fp, #4
   71878:	bne	717a8 <fputs@plt+0x6c190>
   7187c:	ldr	r1, [sp, #8]
   71880:	and	r3, fp, #3
   71884:	add	r2, r5, #4
   71888:	add	r3, r1, r3, lsl #4
   7188c:	ldr	r1, [r3, #4]
   71890:	ldr	r3, [r3, #12]
   71894:	b	717c0 <fputs@plt+0x6c1a8>
   71898:	mov	ip, #0
   7189c:	cmp	r6, #254	; 0xfe
   718a0:	beq	71960 <fputs@plt+0x6c348>
   718a4:	tst	fp, #4
   718a8:	beq	71920 <fputs@plt+0x6c308>
   718ac:	ldr	r2, [r5, #32]
   718b0:	and	r1, fp, #3
   718b4:	ldr	r0, [r5, #4]
   718b8:	cmp	r2, r4
   718bc:	ldr	r2, [pc, #272]	; 719d4 <fputs@plt+0x6c3bc>
   718c0:	strhi	r4, [r5, #32]
   718c4:	add	r2, pc, r2
   718c8:	add	r3, r2, r1, lsl #4
   718cc:	ldr	r2, [r5, #28]
   718d0:	ldr	r1, [r3, #4]
   718d4:	mla	r2, r2, r1, r0
   718d8:	cmn	ip, #1
   718dc:	moveq	ip, #255	; 0xff
   718e0:	add	r2, r2, r4
   718e4:	beq	718f4 <fputs@plt+0x6c2dc>
   718e8:	cmp	ip, #253	; 0xfd
   718ec:	movcs	ip, #253	; 0xfd
   718f0:	uxtb	ip, ip
   718f4:	strb	ip, [r2]
   718f8:	mov	r0, r5
   718fc:	mov	r3, r4
   71900:	mov	r1, r8
   71904:	mvn	r2, #3
   71908:	bl	71640 <fputs@plt+0x6c028>
   7190c:	cmp	r6, #254	; 0xfe
   71910:	movne	r0, #0
   71914:	beq	71984 <fputs@plt+0x6c36c>
   71918:	add	sp, sp, #20
   7191c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71920:	ldr	r2, [pc, #176]	; 719d8 <fputs@plt+0x6c3c0>
   71924:	and	r1, fp, #3
   71928:	add	r0, r5, #4
   7192c:	add	r2, pc, r2
   71930:	add	r3, r2, r1, lsl #4
   71934:	ldr	r1, [r3, #4]
   71938:	ldr	r2, [r3, #12]
   7193c:	b	718d4 <fputs@plt+0x6c2bc>
   71940:	ldr	r1, [pc, #148]	; 719dc <fputs@plt+0x6c3c4>
   71944:	and	ip, fp, #3
   71948:	add	r2, r0, #4
   7194c:	add	r1, pc, r1
   71950:	add	r0, r1, ip, lsl #4
   71954:	ldr	r1, [r0, #4]
   71958:	ldr	r9, [r0, #12]
   7195c:	b	71768 <fputs@plt+0x6c150>
   71960:	mov	r0, r5
   71964:	mov	r1, r8
   71968:	mov	r2, r4
   7196c:	mvn	r3, #2
   71970:	str	ip, [sp, #4]
   71974:	bl	71640 <fputs@plt+0x6c028>
   71978:	ldrb	fp, [r5, #39]	; 0x27
   7197c:	ldr	ip, [sp, #4]
   71980:	b	718a4 <fputs@plt+0x6c28c>
   71984:	mov	r0, r5
   71988:	mov	r1, r8
   7198c:	mvn	r2, #2
   71990:	mvn	r3, #3
   71994:	bl	71640 <fputs@plt+0x6c028>
   71998:	mov	r0, #1
   7199c:	add	sp, sp, #20
   719a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   719a4:	mov	r0, r5
   719a8:	mov	r1, r4
   719ac:	str	ip, [sp, #4]
   719b0:	bl	713a4 <fputs@plt+0x6bd8c>
   719b4:	ldrb	fp, [r5, #39]	; 0x27
   719b8:	ldr	ip, [sp, #4]
   719bc:	mov	r7, r0
   719c0:	b	71868 <fputs@plt+0x6c250>
   719c4:	muleq	r3, r8, r2
   719c8:	andeq	pc, r3, r0, ror #4
   719cc:	andeq	pc, r3, ip, asr r2	; <UNPREDICTABLE>
   719d0:	andeq	pc, r3, r0, asr r2	; <UNPREDICTABLE>
   719d4:	andeq	pc, r3, ip, lsr #2
   719d8:	andeq	pc, r3, r4, asr #1
   719dc:	andeq	pc, r3, r4, lsr #1
   719e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   719e4:	sub	sp, sp, #12
   719e8:	ldrb	r8, [r0, #39]	; 0x27
   719ec:	mov	r4, r0
   719f0:	mov	r6, r1
   719f4:	ubfx	r7, r8, #2, #1
   719f8:	and	r2, r8, #3
   719fc:	cmp	r7, #0
   71a00:	str	r2, [sp]
   71a04:	beq	71bf0 <fputs@plt+0x6c5d8>
   71a08:	ldr	r3, [r0, #4]
   71a0c:	ldr	r0, [sp]
   71a10:	ldr	r2, [pc, #932]	; 71dbc <fputs@plt+0x6c7a4>
   71a14:	ldr	r9, [r4, #28]
   71a18:	add	r2, pc, r2
   71a1c:	lsl	sl, r0, #4
   71a20:	add	r2, r2, sl
   71a24:	ldr	r2, [r2, #4]
   71a28:	str	r2, [sp, #4]
   71a2c:	ldr	r2, [sp, #4]
   71a30:	mla	r9, r9, r2, r3
   71a34:	ldrb	r3, [r9, r6]
   71a38:	cmp	r3, #255	; 0xff
   71a3c:	beq	71d9c <fputs@plt+0x6c784>
   71a40:	cmp	r7, #0
   71a44:	add	fp, r6, #1
   71a48:	beq	71bdc <fputs@plt+0x6c5c4>
   71a4c:	ldr	r1, [r4, #28]
   71a50:	mov	r0, fp
   71a54:	bl	7f728 <fputs@plt+0x7a110>
   71a58:	ldrb	r3, [r9, r1]
   71a5c:	mov	r5, r1
   71a60:	sub	r3, r3, #1
   71a64:	uxtb	r3, r3
   71a68:	cmp	r3, #253	; 0xfd
   71a6c:	bhi	71abc <fputs@plt+0x6c4a4>
   71a70:	ldr	r3, [pc, #840]	; 71dc0 <fputs@plt+0x6c7a8>
   71a74:	cmp	r6, r1
   71a78:	add	r3, pc, r3
   71a7c:	add	sl, r3, sl
   71a80:	bne	71a90 <fputs@plt+0x6c478>
   71a84:	b	71d4c <fputs@plt+0x6c734>
   71a88:	cmp	r6, r5
   71a8c:	beq	71d4c <fputs@plt+0x6c734>
   71a90:	cmp	r7, #0
   71a94:	add	r0, r5, #1
   71a98:	ldrne	r1, [r4, #28]
   71a9c:	ldreq	r1, [sl, #12]
   71aa0:	bl	7f728 <fputs@plt+0x7a110>
   71aa4:	ldrb	r3, [r9, r1]
   71aa8:	mov	r5, r1
   71aac:	sub	r3, r3, #1
   71ab0:	uxtb	r3, r3
   71ab4:	cmp	r3, #253	; 0xfd
   71ab8:	bls	71a88 <fputs@plt+0x6c470>
   71abc:	ldr	r3, [sp]
   71ac0:	cmp	r3, #1
   71ac4:	beq	71cc0 <fputs@plt+0x6c6a8>
   71ac8:	cmp	r7, #0
   71acc:	bne	71c18 <fputs@plt+0x6c600>
   71ad0:	ldr	r3, [pc, #748]	; 71dc4 <fputs@plt+0x6c7ac>
   71ad4:	and	r2, r8, #3
   71ad8:	add	r3, pc, r3
   71adc:	add	r3, r3, r2, lsl #4
   71ae0:	ldr	r1, [r3, #12]
   71ae4:	mov	r0, fp
   71ae8:	bl	7f728 <fputs@plt+0x7a110>
   71aec:	cmp	r1, r5
   71af0:	mov	sl, r1
   71af4:	beq	71c28 <fputs@plt+0x6c610>
   71af8:	ldr	fp, [pc, #712]	; 71dc8 <fputs@plt+0x6c7b0>
   71afc:	ldr	r1, [pc, #712]	; 71dcc <fputs@plt+0x6c7b4>
   71b00:	ldr	r2, [pc, #712]	; 71dd0 <fputs@plt+0x6c7b8>
   71b04:	add	fp, pc, fp
   71b08:	add	r1, pc, r1
   71b0c:	str	r1, [sp]
   71b10:	add	r2, pc, r2
   71b14:	str	r2, [sp, #4]
   71b18:	b	71b74 <fputs@plt+0x6c55c>
   71b1c:	and	r1, r3, #3
   71b20:	ldr	r0, [sp]
   71b24:	ldr	r2, [r4, #4]
   71b28:	add	r1, r0, r1, lsl #4
   71b2c:	ldr	r3, [r4, #28]
   71b30:	ldr	r1, [r1, #4]
   71b34:	mla	r3, r3, r1, r2
   71b38:	add	r0, sl, #1
   71b3c:	strb	r7, [r3, r6]
   71b40:	ldrb	r8, [r4, #39]	; 0x27
   71b44:	ubfx	r7, r8, #2, #1
   71b48:	cmp	r7, #0
   71b4c:	andeq	r3, r8, #3
   71b50:	ldreq	r1, [sp, #4]
   71b54:	ldrne	r1, [r4, #28]
   71b58:	addeq	r3, r1, r3, lsl #4
   71b5c:	ldreq	r1, [r3, #12]
   71b60:	bl	7f728 <fputs@plt+0x7a110>
   71b64:	cmp	r1, r5
   71b68:	beq	71c2c <fputs@plt+0x6c614>
   71b6c:	mov	r6, sl
   71b70:	mov	sl, r1
   71b74:	ldrb	r3, [r9, sl]
   71b78:	cmp	r3, #255	; 0xff
   71b7c:	beq	71c20 <fputs@plt+0x6c608>
   71b80:	cmp	r3, #252	; 0xfc
   71b84:	bhi	71d8c <fputs@plt+0x6c774>
   71b88:	mov	r0, r3
   71b8c:	cmp	r0, #0
   71b90:	beq	71d6c <fputs@plt+0x6c754>
   71b94:	sub	r7, r0, #1
   71b98:	cmp	r7, #253	; 0xfd
   71b9c:	movcs	r7, #253	; 0xfd
   71ba0:	uxtb	r7, r7
   71ba4:	mov	r3, r6
   71ba8:	mov	r0, r4
   71bac:	mov	r1, #0
   71bb0:	mov	r2, sl
   71bb4:	bl	71640 <fputs@plt+0x6c028>
   71bb8:	ldrb	r3, [r4, #39]	; 0x27
   71bbc:	tst	r3, #4
   71bc0:	bne	71b1c <fputs@plt+0x6c504>
   71bc4:	and	r3, r3, #3
   71bc8:	add	r2, r4, #4
   71bcc:	add	r3, fp, r3, lsl #4
   71bd0:	ldr	r1, [r3, #4]
   71bd4:	ldr	r3, [r3, #12]
   71bd8:	b	71b34 <fputs@plt+0x6c51c>
   71bdc:	ldr	r3, [pc, #496]	; 71dd4 <fputs@plt+0x6c7bc>
   71be0:	add	r3, pc, r3
   71be4:	add	r3, r3, sl
   71be8:	ldr	r1, [r3, #12]
   71bec:	b	71a50 <fputs@plt+0x6c438>
   71bf0:	add	r3, r0, #4
   71bf4:	ldr	r0, [sp]
   71bf8:	ldr	r2, [pc, #472]	; 71dd8 <fputs@plt+0x6c7c0>
   71bfc:	lsl	sl, r0, #4
   71c00:	add	r2, pc, r2
   71c04:	add	r2, r2, sl
   71c08:	ldr	r1, [r2, #4]
   71c0c:	ldr	r9, [r2, #12]
   71c10:	str	r1, [sp, #4]
   71c14:	b	71a2c <fputs@plt+0x6c414>
   71c18:	ldr	r1, [r4, #28]
   71c1c:	b	71ae4 <fputs@plt+0x6c4cc>
   71c20:	mov	r7, #253	; 0xfd
   71c24:	b	71ba4 <fputs@plt+0x6c58c>
   71c28:	mov	sl, r6
   71c2c:	ldr	r5, [pc, #424]	; 71ddc <fputs@plt+0x6c7c4>
   71c30:	and	r8, r8, #3
   71c34:	cmp	r7, #0
   71c38:	mov	r1, #0
   71c3c:	add	r5, pc, r5
   71c40:	addeq	r0, r4, #4
   71c44:	add	r8, r5, r8, lsl #4
   71c48:	ldrne	r0, [r4, #4]
   71c4c:	ldr	r2, [r8, #4]
   71c50:	mla	r0, r2, sl, r0
   71c54:	bl	4d54 <memset@plt>
   71c58:	ldrb	r3, [r4, #39]	; 0x27
   71c5c:	tst	r3, #4
   71c60:	andne	r1, r3, #3
   71c64:	andeq	r3, r3, #3
   71c68:	ldrne	r2, [r4, #4]
   71c6c:	addeq	r2, r4, #4
   71c70:	addeq	r5, r5, r3, lsl #4
   71c74:	ldrne	r3, [r4, #28]
   71c78:	ldreq	r1, [r5, #4]
   71c7c:	ldreq	r3, [r5, #12]
   71c80:	addne	r5, r5, r1, lsl #4
   71c84:	ldrne	r1, [r5, #4]
   71c88:	mla	r3, r3, r1, r2
   71c8c:	mvn	r2, #0
   71c90:	strb	r2, [r3, sl]
   71c94:	ldrb	r3, [r4, #39]	; 0x27
   71c98:	tst	r3, #4
   71c9c:	ubfxeq	r2, r3, #3, #3
   71ca0:	ldrne	r3, [r4, #24]
   71ca4:	addeq	r2, r2, #7
   71ca8:	bfieq	r3, r2, #3, #3
   71cac:	strbeq	r3, [r4, #39]	; 0x27
   71cb0:	addne	r3, r3, r2
   71cb4:	strne	r3, [r4, #24]
   71cb8:	add	sp, sp, #12
   71cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71cc0:	cmp	r7, #0
   71cc4:	ldr	r2, [sp, #4]
   71cc8:	addeq	r1, r4, #4
   71ccc:	ldrne	r1, [r4, #4]
   71cd0:	mla	r3, r6, r2, r1
   71cd4:	ldr	r2, [r3, #8]
   71cd8:	cmn	r2, #1
   71cdc:	ldrne	r0, [sp, #4]
   71ce0:	ldreq	r2, [r3, #12]
   71ce4:	mlane	r2, r0, r2, r1
   71ce8:	ldrne	r1, [r3, #12]
   71cec:	streq	r2, [r4, #44]	; 0x2c
   71cf0:	strne	r1, [r2, #12]
   71cf4:	ldrbne	r8, [r4, #39]	; 0x27
   71cf8:	ldr	r2, [r3, #12]
   71cfc:	ubfxne	r7, r8, #2, #1
   71d00:	cmn	r2, #1
   71d04:	beq	71d40 <fputs@plt+0x6c728>
   71d08:	ldr	r1, [pc, #208]	; 71de0 <fputs@plt+0x6c7c8>
   71d0c:	and	r8, r8, #3
   71d10:	cmp	r7, #0
   71d14:	ldr	r3, [r3, #8]
   71d18:	add	r1, pc, r1
   71d1c:	addeq	r0, r4, #4
   71d20:	add	r1, r1, r8, lsl #4
   71d24:	ldrne	r0, [r4, #4]
   71d28:	ldr	r1, [r1, #4]
   71d2c:	mla	r2, r1, r2, r0
   71d30:	str	r3, [r2, #8]
   71d34:	ldrb	r8, [r4, #39]	; 0x27
   71d38:	ubfx	r7, r8, #2, #1
   71d3c:	b	71ac8 <fputs@plt+0x6c4b0>
   71d40:	ldr	r3, [r3, #8]
   71d44:	str	r3, [r4, #40]	; 0x28
   71d48:	b	71ac8 <fputs@plt+0x6c4b0>
   71d4c:	ldr	r0, [pc, #144]	; 71de4 <fputs@plt+0x6c7cc>
   71d50:	movw	r2, #570	; 0x23a
   71d54:	ldr	r1, [pc, #140]	; 71de8 <fputs@plt+0x6c7d0>
   71d58:	ldr	r3, [pc, #140]	; 71dec <fputs@plt+0x6c7d4>
   71d5c:	add	r0, pc, r0
   71d60:	add	r1, pc, r1
   71d64:	add	r3, pc, r3
   71d68:	bl	76bb0 <fputs@plt+0x71598>
   71d6c:	ldr	r0, [pc, #124]	; 71df0 <fputs@plt+0x6c7d8>
   71d70:	mov	r2, #592	; 0x250
   71d74:	ldr	r1, [pc, #120]	; 71df4 <fputs@plt+0x6c7dc>
   71d78:	ldr	r3, [pc, #120]	; 71df8 <fputs@plt+0x6c7e0>
   71d7c:	add	r0, pc, r0
   71d80:	add	r1, pc, r1
   71d84:	add	r3, pc, r3
   71d88:	bl	76bb0 <fputs@plt+0x71598>
   71d8c:	mov	r0, r4
   71d90:	mov	r1, sl
   71d94:	bl	713a4 <fputs@plt+0x6bd8c>
   71d98:	b	71b8c <fputs@plt+0x6c574>
   71d9c:	ldr	r0, [pc, #88]	; 71dfc <fputs@plt+0x6c7e4>
   71da0:	movw	r2, #553	; 0x229
   71da4:	ldr	r1, [pc, #84]	; 71e00 <fputs@plt+0x6c7e8>
   71da8:	ldr	r3, [pc, #84]	; 71e04 <fputs@plt+0x6c7ec>
   71dac:	add	r0, pc, r0
   71db0:	add	r1, pc, r1
   71db4:	add	r3, pc, r3
   71db8:	bl	76bb0 <fputs@plt+0x71598>
   71dbc:	ldrdeq	lr, [r3], -r8
   71dc0:	andeq	lr, r3, r8, ror pc
   71dc4:	andeq	lr, r3, r8, lsl pc
   71dc8:	andeq	lr, r3, ip, ror #29
   71dcc:	andeq	lr, r3, r8, ror #29
   71dd0:	andeq	lr, r3, r0, ror #29
   71dd4:	andeq	lr, r3, r0, lsl lr
   71dd8:	strdeq	lr, [r3], -r0
   71ddc:			; <UNDEFINED> instruction: 0x0003edb4
   71de0:	ldrdeq	lr, [r3], -r8
   71de4:	strdeq	r3, [r2], -r0
   71de8:	andeq	r3, r2, r8, lsr sp
   71dec:	strdeq	r4, [r2], -r0
   71df0:	andeq	r3, r2, r0, ror #27
   71df4:	andeq	r3, r2, r8, lsl sp
   71df8:	ldrdeq	r4, [r2], -r0
   71dfc:	andeq	r3, r2, r0, lsl #27
   71e00:	andeq	r3, r2, r8, ror #25
   71e04:	andeq	r4, r2, r0, lsr #1
   71e08:	ldr	r3, [pc, #1164]	; 7229c <fputs@plt+0x6cc84>
   71e0c:	ldr	r2, [pc, #1164]	; 722a0 <fputs@plt+0x6cc88>
   71e10:	add	r3, pc, r3
   71e14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71e18:	subs	r5, r0, #0
   71e1c:	ldr	r4, [r3, r2]
   71e20:	sub	sp, sp, #60	; 0x3c
   71e24:	ldr	r3, [r4]
   71e28:	str	r3, [sp, #52]	; 0x34
   71e2c:	beq	71ef0 <fputs@plt+0x6c8d8>
   71e30:	ldrb	r3, [r5, #39]	; 0x27
   71e34:	ldr	r6, [pc, #1128]	; 722a4 <fputs@plt+0x6cc8c>
   71e38:	and	r7, r3, #3
   71e3c:	ubfx	r9, r3, #2, #1
   71e40:	cmp	r9, #0
   71e44:	add	r6, pc, r6
   71e48:	lsl	r7, r7, #4
   71e4c:	add	r6, r6, r7
   71e50:	bne	71ec4 <fputs@plt+0x6c8ac>
   71e54:	ubfx	r3, r3, #3, #3
   71e58:	adds	r1, r1, r3
   71e5c:	bcs	71ed0 <fputs@plt+0x6c8b8>
   71e60:	ldr	r3, [r6, #12]
   71e64:	cmp	r1, r3
   71e68:	bls	71ea8 <fputs@plt+0x6c890>
   71e6c:	add	r8, r1, r1, lsr #2
   71e70:	cmp	r8, r1
   71e74:	bcc	71ed0 <fputs@plt+0x6c8b8>
   71e78:	ldr	sl, [r6, #4]
   71e7c:	mvn	r0, #0
   71e80:	add	sl, sl, #1
   71e84:	mov	r1, sl
   71e88:	bl	7f53c <fputs@plt+0x79f24>
   71e8c:	cmp	r8, r0
   71e90:	bhi	71ed0 <fputs@plt+0x6c8b8>
   71e94:	cmp	r9, #0
   71e98:	beq	71ed8 <fputs@plt+0x6c8c0>
   71e9c:	ldr	r7, [r5, #28]
   71ea0:	cmp	r8, r7
   71ea4:	bhi	71f10 <fputs@plt+0x6c8f8>
   71ea8:	mov	r0, #0
   71eac:	ldr	r2, [sp, #52]	; 0x34
   71eb0:	ldr	r3, [r4]
   71eb4:	cmp	r2, r3
   71eb8:	bne	71eec <fputs@plt+0x6c8d4>
   71ebc:	add	sp, sp, #60	; 0x3c
   71ec0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71ec4:	ldr	r3, [r5, #24]
   71ec8:	adds	r1, r1, r3
   71ecc:	bcc	71e6c <fputs@plt+0x6c854>
   71ed0:	mvn	r0, #11
   71ed4:	b	71eac <fputs@plt+0x6c894>
   71ed8:	ldr	r3, [pc, #968]	; 722a8 <fputs@plt+0x6cc90>
   71edc:	add	r3, pc, r3
   71ee0:	add	r7, r3, r7
   71ee4:	ldr	r7, [r7, #12]
   71ee8:	b	71ea0 <fputs@plt+0x6c888>
   71eec:	bl	524c <__stack_chk_fail@plt>
   71ef0:	ldr	r0, [pc, #948]	; 722ac <fputs@plt+0x6cc94>
   71ef4:	movw	r2, #1083	; 0x43b
   71ef8:	ldr	r1, [pc, #944]	; 722b0 <fputs@plt+0x6cc98>
   71efc:	ldr	r3, [pc, #944]	; 722b4 <fputs@plt+0x6cc9c>
   71f00:	add	r0, pc, r0
   71f04:	add	r1, pc, r1
   71f08:	add	r3, pc, r3
   71f0c:	bl	76bb0 <fputs@plt+0x71598>
   71f10:	mul	r8, sl, r8
   71f14:	mov	sl, #1
   71f18:	cmp	r8, #70	; 0x46
   71f1c:	movcc	r8, #70	; 0x46
   71f20:	cmp	r9, #0
   71f24:	sub	r3, r8, #1
   71f28:	clz	r3, r3
   71f2c:	ldrne	r0, [r5, #4]
   71f30:	rsb	r3, r3, #32
   71f34:	moveq	r0, r9
   71f38:	uxtb	r3, r3
   71f3c:	lsl	sl, sl, r3
   71f40:	mov	r1, sl
   71f44:	bl	548c <realloc@plt>
   71f48:	subs	r9, r0, #0
   71f4c:	beq	71ed0 <fputs@plt+0x6c8b8>
   71f50:	ldrb	fp, [r5, #39]	; 0x27
   71f54:	ubfx	fp, fp, #2, #1
   71f58:	cmp	fp, #0
   71f5c:	addne	r8, r5, #8
   71f60:	beq	72218 <fputs@plt+0x6cc00>
   71f64:	ldr	r0, [pc, #844]	; 722b8 <fputs@plt+0x6cca0>
   71f68:	mov	r1, #16
   71f6c:	add	r0, pc, r0
   71f70:	bl	69c48 <fputs@plt+0x64630>
   71f74:	ldr	r3, [pc, #832]	; 722bc <fputs@plt+0x6cca4>
   71f78:	mov	r2, #1
   71f7c:	add	r3, pc, r3
   71f80:	strb	r2, [r3]
   71f84:	ldr	ip, [pc, #820]	; 722c0 <fputs@plt+0x6cca8>
   71f88:	add	ip, pc, ip
   71f8c:	ldm	ip!, {r0, r1, r2, r3}
   71f90:	str	r0, [r8]
   71f94:	mov	r0, sl
   71f98:	str	r2, [r8, #8]
   71f9c:	str	r1, [r8, #4]
   71fa0:	str	r3, [r8, #12]
   71fa4:	ldrb	r3, [r5, #39]	; 0x27
   71fa8:	str	r9, [r5, #4]
   71fac:	orr	r3, r3, #4
   71fb0:	strb	r3, [r5, #39]	; 0x27
   71fb4:	ldr	r1, [r6, #4]
   71fb8:	add	r1, r1, #1
   71fbc:	bl	7f53c <fputs@plt+0x79f24>
   71fc0:	ldrb	r3, [r5, #39]	; 0x27
   71fc4:	ldr	r1, [pc, #760]	; 722c4 <fputs@plt+0x6ccac>
   71fc8:	cmp	r7, #0
   71fcc:	and	ip, r3, #3
   71fd0:	add	r1, pc, r1
   71fd4:	add	r1, r1, ip, lsl #4
   71fd8:	ldr	sl, [r1, #4]
   71fdc:	str	r0, [r5, #28]
   71fe0:	ldr	r2, [r6, #4]
   71fe4:	mla	sl, sl, r0, r9
   71fe8:	mul	ip, r2, r7
   71fec:	add	r1, r9, ip
   71ff0:	beq	7226c <fputs@plt+0x6cc54>
   71ff4:	ldrb	r3, [r9, ip]
   71ff8:	cmp	r3, #254	; 0xfe
   71ffc:	addne	r8, r7, sl
   72000:	movne	r2, sl
   72004:	bne	72018 <fputs@plt+0x6ca00>
   72008:	b	7227c <fputs@plt+0x6cc64>
   7200c:	ldrb	r3, [r1, #1]!
   72010:	cmp	r3, #254	; 0xfe
   72014:	beq	7227c <fputs@plt+0x6cc64>
   72018:	cmp	r3, #255	; 0xff
   7201c:	movne	r3, #254	; 0xfe
   72020:	moveq	r3, #255	; 0xff
   72024:	strb	r3, [r2], #1
   72028:	cmp	r2, r8
   7202c:	bne	7200c <fputs@plt+0x6c9f4>
   72030:	ldrb	r3, [r5, #39]	; 0x27
   72034:	ldr	r2, [r6, #4]
   72038:	tst	r3, #4
   7203c:	beq	721f4 <fputs@plt+0x6cbdc>
   72040:	ldr	r0, [pc, #640]	; 722c8 <fputs@plt+0x6ccb0>
   72044:	and	r3, r3, #3
   72048:	ldr	r1, [r5, #4]
   7204c:	add	r0, pc, r0
   72050:	add	r0, r0, r3, lsl #4
   72054:	ldr	r3, [r5, #28]
   72058:	ldr	r0, [r0, #4]
   7205c:	mla	r0, r0, r7, r1
   72060:	rsb	r3, r7, r3
   72064:	mov	r1, #0
   72068:	mul	r2, r2, r3
   7206c:	bl	4d54 <memset@plt>
   72070:	ldrb	r3, [r5, #39]	; 0x27
   72074:	tst	r3, #4
   72078:	ldrne	r2, [r5, #28]
   7207c:	bne	72094 <fputs@plt+0x6ca7c>
   72080:	ldr	r2, [pc, #580]	; 722cc <fputs@plt+0x6ccb4>
   72084:	and	r3, r3, #3
   72088:	add	r2, pc, r2
   7208c:	add	r3, r2, r3, lsl #4
   72090:	ldr	r2, [r3, #12]
   72094:	mov	r0, r8
   72098:	rsb	r2, r7, r2
   7209c:	mov	r1, #255	; 0xff
   720a0:	bl	4d54 <memset@plt>
   720a4:	cmp	r7, #0
   720a8:	beq	72274 <fputs@plt+0x6cc5c>
   720ac:	ldr	ip, [pc, #540]	; 722d0 <fputs@plt+0x6ccb8>
   720b0:	mov	r8, #0
   720b4:	add	fp, sp, #20
   720b8:	mov	r9, r8
   720bc:	add	ip, pc, ip
   720c0:	str	ip, [sp, #4]
   720c4:	ldr	ip, [pc, #520]	; 722d4 <fputs@plt+0x6ccbc>
   720c8:	str	r4, [sp, #12]
   720cc:	add	ip, pc, ip
   720d0:	str	ip, [sp, #8]
   720d4:	b	720e4 <fputs@plt+0x6cacc>
   720d8:	add	r9, r9, #1
   720dc:	cmp	r9, r7
   720e0:	beq	721b4 <fputs@plt+0x6cb9c>
   720e4:	ldrb	r3, [sl], #1
   720e8:	cmp	r3, #254	; 0xfe
   720ec:	bne	720d8 <fputs@plt+0x6cac0>
   720f0:	ldrb	r3, [r5, #39]	; 0x27
   720f4:	mov	r0, r5
   720f8:	ldr	ip, [sp, #4]
   720fc:	tst	r3, #4
   72100:	and	r3, r3, #3
   72104:	addeq	r2, r5, #4
   72108:	add	r3, ip, r3, lsl #4
   7210c:	ldrne	r2, [r5, #4]
   72110:	ldr	r3, [r3, #4]
   72114:	mul	r3, r3, r9
   72118:	ldr	r1, [r2, r3]
   7211c:	bl	70dbc <fputs@plt+0x6b7a4>
   72120:	cmp	r9, r0
   72124:	mov	r4, r0
   72128:	moveq	r1, #0
   7212c:	addeq	r8, r8, #1
   72130:	strbeq	r1, [sl, #-1]
   72134:	beq	720d8 <fputs@plt+0x6cac0>
   72138:	mov	r0, r5
   7213c:	mvn	r3, #0
   72140:	mov	r1, fp
   72144:	strb	r3, [sl, #-1]
   72148:	mov	r2, r9
   7214c:	mvn	r3, #3
   72150:	bl	71640 <fputs@plt+0x6c028>
   72154:	ldrb	r3, [r5, #39]	; 0x27
   72158:	ldr	ip, [sp, #8]
   7215c:	mov	r1, #0
   72160:	tst	r3, #4
   72164:	and	r3, r3, #3
   72168:	addeq	r0, r5, #4
   7216c:	ldr	r2, [r6, #4]
   72170:	add	r3, ip, r3, lsl #4
   72174:	ldrne	r0, [r5, #4]
   72178:	ldr	r3, [r3, #4]
   7217c:	mla	r0, r3, r9, r0
   72180:	bl	4d54 <memset@plt>
   72184:	mov	r1, r4
   72188:	mov	r0, r5
   7218c:	mov	r2, fp
   72190:	bl	7172c <fputs@plt+0x6c114>
   72194:	add	r8, r8, #1
   72198:	cmp	r0, #0
   7219c:	beq	720d8 <fputs@plt+0x6cac0>
   721a0:	ldr	r1, [sp, #20]
   721a4:	mov	r0, r5
   721a8:	bl	70dbc <fputs@plt+0x6b7a4>
   721ac:	mov	r1, r0
   721b0:	b	72188 <fputs@plt+0x6cb70>
   721b4:	ldr	r4, [sp, #12]
   721b8:	ldrb	r3, [r5, #39]	; 0x27
   721bc:	tst	r3, #4
   721c0:	ubfxeq	r3, r3, #3, #3
   721c4:	ldrne	r3, [r5, #24]
   721c8:	cmp	r8, r3
   721cc:	moveq	r0, #1
   721d0:	beq	71eac <fputs@plt+0x6c894>
   721d4:	ldr	r0, [pc, #252]	; 722d8 <fputs@plt+0x6ccc0>
   721d8:	movw	r2, #1202	; 0x4b2
   721dc:	ldr	r1, [pc, #248]	; 722dc <fputs@plt+0x6ccc4>
   721e0:	ldr	r3, [pc, #248]	; 722e0 <fputs@plt+0x6ccc8>
   721e4:	add	r0, pc, r0
   721e8:	add	r1, pc, r1
   721ec:	add	r3, pc, r3
   721f0:	bl	76bb0 <fputs@plt+0x71598>
   721f4:	ldr	r0, [pc, #232]	; 722e4 <fputs@plt+0x6cccc>
   721f8:	and	r3, r3, #3
   721fc:	add	r1, r5, #4
   72200:	add	r0, pc, r0
   72204:	add	r3, r0, r3, lsl #4
   72208:	ldr	r0, [r3, #4]
   7220c:	ldr	r3, [r3, #12]
   72210:	mla	r0, r0, r7, r1
   72214:	b	72060 <fputs@plt+0x6ca48>
   72218:	ldr	r2, [r6, #4]
   7221c:	add	r1, r5, #4
   72220:	add	r8, r5, #8
   72224:	add	r2, r2, #1
   72228:	mul	r2, r2, r7
   7222c:	bl	5018 <memcpy@plt>
   72230:	ldr	r2, [pc, #176]	; 722e8 <fputs@plt+0x6ccd0>
   72234:	ldrb	r3, [r5, #39]	; 0x27
   72238:	add	r2, pc, r2
   7223c:	str	fp, [r5, #32]
   72240:	ldrb	r1, [r2]
   72244:	ubfx	r2, r3, #3, #3
   72248:	bfi	r3, fp, #3, #3
   7224c:	str	r2, [r5, #24]
   72250:	cmp	r1, #0
   72254:	strb	r3, [r5, #39]	; 0x27
   72258:	ubfx	r3, r3, #2, #1
   7225c:	beq	71f64 <fputs@plt+0x6c94c>
   72260:	cmp	r3, #0
   72264:	bne	71f64 <fputs@plt+0x6c94c>
   72268:	b	71f84 <fputs@plt+0x6c96c>
   7226c:	mov	r8, sl
   72270:	b	72038 <fputs@plt+0x6ca20>
   72274:	mov	r8, r7
   72278:	b	721b8 <fputs@plt+0x6cba0>
   7227c:	ldr	r0, [pc, #104]	; 722ec <fputs@plt+0x6ccd4>
   72280:	mov	r2, #1152	; 0x480
   72284:	ldr	r1, [pc, #100]	; 722f0 <fputs@plt+0x6ccd8>
   72288:	ldr	r3, [pc, #100]	; 722f4 <fputs@plt+0x6ccdc>
   7228c:	add	r0, pc, r0
   72290:	add	r1, pc, r1
   72294:	add	r3, pc, r3
   72298:	bl	76bb0 <fputs@plt+0x71598>
   7229c:	andeq	lr, r3, r8, ror #26
   722a0:	andeq	r0, r0, r0, asr #8
   722a4:	andeq	lr, r3, ip, lsr #23
   722a8:	andeq	lr, r3, r4, lsl fp
   722ac:	andeq	r5, r2, ip, ror #16
   722b0:	muleq	r2, r4, fp
   722b4:	strdeq	r3, [r2], -r8
   722b8:	andeq	pc, r3, r8, ror #10
   722bc:	andeq	pc, r3, r6, asr #10
   722c0:	andeq	pc, r3, ip, asr #10
   722c4:	andeq	lr, r3, r0, lsr #20
   722c8:	andeq	lr, r3, r4, lsr #19
   722cc:	andeq	lr, r3, r8, ror #18
   722d0:	andeq	lr, r3, r4, lsr r9
   722d4:	andeq	lr, r3, r4, lsr #18
   722d8:	andeq	r3, r2, r8, lsr #19
   722dc:			; <UNDEFINED> instruction: 0x000238b0
   722e0:	andeq	r3, r2, r4, lsl r8
   722e4:	strdeq	lr, [r3], -r0
   722e8:	andeq	pc, r3, sl, lsl #5
   722ec:	ldrdeq	r3, [r2], -ip
   722f0:	andeq	r3, r2, r8, lsl #16
   722f4:	andeq	r3, r2, ip, ror #14
   722f8:	push	{r4, r5, r6, lr}
   722fc:	mov	r4, r0
   72300:	ldrb	ip, [r0, #39]	; 0x27
   72304:	mov	r5, r1
   72308:	mov	r6, r2
   7230c:	ubfx	lr, ip, #2, #1
   72310:	cmp	lr, #0
   72314:	beq	72414 <fputs@plt+0x6cdfc>
   72318:	ldr	r2, [r0, #28]
   7231c:	cmp	r5, r2
   72320:	bcs	7248c <fputs@plt+0x6ce74>
   72324:	cmp	r3, #0
   72328:	bne	72438 <fputs@plt+0x6ce20>
   7232c:	cmp	lr, #0
   72330:	bne	7242c <fputs@plt+0x6ce14>
   72334:	ldr	r1, [pc, #432]	; 724ec <fputs@plt+0x6ced4>
   72338:	and	r3, ip, #3
   7233c:	ubfx	r2, ip, #3, #3
   72340:	add	r1, pc, r1
   72344:	add	r3, r1, r3, lsl #4
   72348:	ldr	r3, [r3, #12]
   7234c:	cmp	r2, r3
   72350:	bcs	724ac <fputs@plt+0x6ce94>
   72354:	and	ip, ip, #3
   72358:	cmp	ip, #1
   7235c:	bne	723cc <fputs@plt+0x6cdb4>
   72360:	mvn	r3, #0
   72364:	str	r3, [r6, #8]
   72368:	ldr	r3, [r4, #44]	; 0x2c
   7236c:	str	r3, [r6, #12]
   72370:	ldr	r3, [r4, #44]	; 0x2c
   72374:	cmn	r3, #1
   72378:	beq	723b8 <fputs@plt+0x6cda0>
   7237c:	ldrb	ip, [r4, #39]	; 0x27
   72380:	ldr	r2, [pc, #360]	; 724f0 <fputs@plt+0x6ced8>
   72384:	tst	ip, #4
   72388:	and	ip, ip, #3
   7238c:	add	r2, pc, r2
   72390:	addeq	r1, r4, #4
   72394:	add	ip, r2, ip, lsl #4
   72398:	ldrne	r1, [r4, #4]
   7239c:	ldr	r2, [ip, #4]
   723a0:	mla	r3, r2, r3, r1
   723a4:	ldr	r2, [r3, #8]
   723a8:	cmn	r2, #1
   723ac:	mvneq	r2, #3
   723b0:	streq	r2, [r3, #8]
   723b4:	bne	724cc <fputs@plt+0x6ceb4>
   723b8:	ldr	r2, [r4, #40]	; 0x28
   723bc:	mvn	r3, #3
   723c0:	str	r3, [r4, #44]	; 0x2c
   723c4:	cmn	r2, #1
   723c8:	streq	r3, [r4, #40]	; 0x28
   723cc:	mov	r1, r5
   723d0:	mov	r2, r6
   723d4:	mov	r0, r4
   723d8:	bl	7172c <fputs@plt+0x6c114>
   723dc:	cmp	r0, #0
   723e0:	bne	7246c <fputs@plt+0x6ce54>
   723e4:	ldrb	r3, [r4, #39]	; 0x27
   723e8:	tst	r3, #4
   723ec:	ubfxeq	r2, r3, #3, #3
   723f0:	ldrne	r3, [r4, #24]
   723f4:	addeq	r2, r2, #1
   723f8:	movne	r0, #1
   723fc:	bfieq	r3, r2, #3, #3
   72400:	addne	r3, r3, r0
   72404:	strbeq	r3, [r4, #39]	; 0x27
   72408:	strne	r3, [r4, #24]
   7240c:	moveq	r0, #1
   72410:	pop	{r4, r5, r6, pc}
   72414:	ldr	r2, [pc, #216]	; 724f4 <fputs@plt+0x6cedc>
   72418:	and	r1, ip, #3
   7241c:	add	r2, pc, r2
   72420:	add	r2, r2, r1, lsl #4
   72424:	ldr	r2, [r2, #12]
   72428:	b	7231c <fputs@plt+0x6cd04>
   7242c:	ldr	r2, [r4, #24]
   72430:	ldr	r3, [r4, #28]
   72434:	b	7234c <fputs@plt+0x6cd34>
   72438:	mov	r0, r4
   7243c:	mov	r1, #1
   72440:	bl	71e08 <fputs@plt+0x6c7f0>
   72444:	cmp	r0, #0
   72448:	poplt	{r4, r5, r6, pc}
   7244c:	beq	72460 <fputs@plt+0x6ce48>
   72450:	mov	r0, r4
   72454:	ldr	r1, [r6]
   72458:	bl	70dbc <fputs@plt+0x6b7a4>
   7245c:	mov	r5, r0
   72460:	ldrb	ip, [r4, #39]	; 0x27
   72464:	ubfx	lr, ip, #2, #1
   72468:	b	7232c <fputs@plt+0x6cd14>
   7246c:	ldr	r0, [pc, #132]	; 724f8 <fputs@plt+0x6cee0>
   72470:	mov	r2, #1056	; 0x420
   72474:	ldr	r1, [pc, #128]	; 724fc <fputs@plt+0x6cee4>
   72478:	ldr	r3, [pc, #128]	; 72500 <fputs@plt+0x6cee8>
   7247c:	add	r0, pc, r0
   72480:	add	r1, pc, r1
   72484:	add	r3, pc, r3
   72488:	bl	76bb0 <fputs@plt+0x71598>
   7248c:	ldr	r0, [pc, #112]	; 72504 <fputs@plt+0x6ceec>
   72490:	mov	r2, #1024	; 0x400
   72494:	ldr	r1, [pc, #108]	; 72508 <fputs@plt+0x6cef0>
   72498:	ldr	r3, [pc, #108]	; 7250c <fputs@plt+0x6cef4>
   7249c:	add	r0, pc, r0
   724a0:	add	r1, pc, r1
   724a4:	add	r3, pc, r3
   724a8:	bl	76bb0 <fputs@plt+0x71598>
   724ac:	ldr	r0, [pc, #92]	; 72510 <fputs@plt+0x6cef8>
   724b0:	movw	r2, #1035	; 0x40b
   724b4:	ldr	r1, [pc, #88]	; 72514 <fputs@plt+0x6cefc>
   724b8:	ldr	r3, [pc, #88]	; 72518 <fputs@plt+0x6cf00>
   724bc:	add	r0, pc, r0
   724c0:	add	r1, pc, r1
   724c4:	add	r3, pc, r3
   724c8:	bl	76bb0 <fputs@plt+0x71598>
   724cc:	ldr	r0, [pc, #72]	; 7251c <fputs@plt+0x6cf04>
   724d0:	movw	r2, #1047	; 0x417
   724d4:	ldr	r1, [pc, #68]	; 72520 <fputs@plt+0x6cf08>
   724d8:	ldr	r3, [pc, #68]	; 72524 <fputs@plt+0x6cf0c>
   724dc:	add	r0, pc, r0
   724e0:	add	r1, pc, r1
   724e4:	add	r3, pc, r3
   724e8:	bl	76bb0 <fputs@plt+0x71598>
   724ec:			; <UNDEFINED> instruction: 0x0003e6b0
   724f0:	andeq	lr, r3, r4, ror #12
   724f4:	ldrdeq	lr, [r3], -r4
   724f8:	andeq	r3, r2, ip, ror r7
   724fc:	andeq	r3, r2, r8, lsl r6
   72500:			; <UNDEFINED> instruction: 0x000239b8
   72504:	andeq	r3, r2, r4, asr r6
   72508:	strdeq	r3, [r2], -r8
   7250c:	muleq	r2, r8, r9
   72510:	andeq	r3, r2, ip, ror #13
   72514:	ldrdeq	r3, [r2], -r8
   72518:	andeq	r3, r2, r8, ror r9
   7251c:	andeq	r3, r2, r8, ror #13
   72520:			; <UNDEFINED> instruction: 0x000235b8
   72524:	andeq	r3, r2, r8, asr r9
   72528:	push	{r3, lr}
   7252c:	mov	r1, r0
   72530:	ldrb	r3, [r0, #39]	; 0x27
   72534:	tst	r3, #4
   72538:	bne	72590 <fputs@plt+0x6cf78>
   7253c:	tst	r3, #56	; 0x38
   72540:	bne	72570 <fputs@plt+0x6cf58>
   72544:	tst	r3, #64	; 0x40
   72548:	bne	72554 <fputs@plt+0x6cf3c>
   7254c:	pop	{r3, lr}
   72550:	b	4e5c <free@plt>
   72554:	ldr	r2, [pc, #84]	; 725b0 <fputs@plt+0x6cf98>
   72558:	and	r0, r3, #3
   7255c:	add	r2, pc, r2
   72560:	add	r3, r2, r0, lsl #4
   72564:	ldr	r0, [r3, #8]
   72568:	pop	{r3, lr}
   7256c:	b	7f52c <fputs@plt+0x79f14>
   72570:	ldr	r0, [pc, #60]	; 725b4 <fputs@plt+0x6cf9c>
   72574:	mov	r2, #856	; 0x358
   72578:	ldr	r1, [pc, #56]	; 725b8 <fputs@plt+0x6cfa0>
   7257c:	ldr	r3, [pc, #56]	; 725bc <fputs@plt+0x6cfa4>
   72580:	add	r0, pc, r0
   72584:	add	r1, pc, r1
   72588:	add	r3, pc, r3
   7258c:	bl	76bb0 <fputs@plt+0x71598>
   72590:	ldr	r0, [pc, #40]	; 725c0 <fputs@plt+0x6cfa8>
   72594:	movw	r2, #855	; 0x357
   72598:	ldr	r1, [pc, #36]	; 725c4 <fputs@plt+0x6cfac>
   7259c:	ldr	r3, [pc, #36]	; 725c8 <fputs@plt+0x6cfb0>
   725a0:	add	r0, pc, r0
   725a4:	add	r1, pc, r1
   725a8:	add	r3, pc, r3
   725ac:	bl	76bb0 <fputs@plt+0x71598>
   725b0:	muleq	r3, r4, r4
   725b4:			; <UNDEFINED> instruction: 0x000236bc
   725b8:	andeq	r3, r2, r4, lsl r5
   725bc:	strdeq	r3, [r2], -r8
   725c0:	andeq	r3, r2, r8, lsl #13
   725c4:	strdeq	r3, [r2], -r4
   725c8:	ldrdeq	r3, [r2], -r8
   725cc:	push	{r4, r5, r6, lr}
   725d0:	ldrb	r3, [r0, #39]	; 0x27
   725d4:	ldr	r4, [pc, #100]	; 72640 <fputs@plt+0x6d028>
   725d8:	ubfx	r1, r3, #2, #1
   725dc:	and	r3, r3, #3
   725e0:	cmp	r1, #0
   725e4:	add	r4, pc, r4
   725e8:	add	r4, r4, r3, lsl #4
   725ec:	bne	72620 <fputs@plt+0x6d008>
   725f0:	ldr	r3, [r4, #12]
   725f4:	add	r6, r0, #4
   725f8:	ldr	r5, [r4, #4]
   725fc:	mov	r0, r6
   72600:	mul	r5, r5, r3
   72604:	mov	r2, r5
   72608:	bl	4d54 <memset@plt>
   7260c:	add	r0, r6, r5
   72610:	ldr	r2, [r4, #12]
   72614:	mov	r1, #255	; 0xff
   72618:	pop	{r4, r5, r6, lr}
   7261c:	b	4d54 <memset@plt>
   72620:	ldr	r0, [pc, #28]	; 72644 <fputs@plt+0x6d02c>
   72624:	mov	r2, #768	; 0x300
   72628:	ldr	r1, [pc, #24]	; 72648 <fputs@plt+0x6d030>
   7262c:	ldr	r3, [pc, #24]	; 7264c <fputs@plt+0x6d034>
   72630:	add	r0, pc, r0
   72634:	add	r1, pc, r1
   72638:	add	r3, pc, r3
   7263c:	bl	76bb0 <fputs@plt+0x71598>
   72640:	andeq	lr, r3, ip, lsl #8
   72644:	strdeq	r3, [r2], -r8
   72648:	andeq	r3, r2, r4, ror #8
   7264c:			; <UNDEFINED> instruction: 0x000233b0
   72650:	ldr	r3, [pc, #156]	; 726f4 <fputs@plt+0x6d0dc>
   72654:	push	{r4, r5, r6, lr}
   72658:	add	r3, pc, r3
   7265c:	mov	r5, r1
   72660:	mov	r6, r0
   72664:	mov	r1, #1
   72668:	ldr	r0, [r3, r5, lsl #4]
   7266c:	bl	4d18 <calloc@plt>
   72670:	subs	r4, r0, #0
   72674:	beq	726c0 <fputs@plt+0x6d0a8>
   72678:	ldrb	r3, [r4, #39]	; 0x27
   7267c:	cmp	r6, #0
   72680:	bfi	r3, r5, #0, #2
   72684:	bfc	r3, #6, #1
   72688:	strb	r3, [r4, #39]	; 0x27
   7268c:	beq	726e8 <fputs@plt+0x6d0d0>
   72690:	cmp	r5, #1
   72694:	ldr	r5, [pc, #92]	; 726f8 <fputs@plt+0x6d0e0>
   72698:	str	r6, [r4]
   7269c:	mov	r0, r4
   726a0:	add	r5, pc, r5
   726a4:	mvneq	r3, #0
   726a8:	streq	r3, [r4, #44]	; 0x2c
   726ac:	streq	r3, [r4, #40]	; 0x28
   726b0:	bl	725cc <fputs@plt+0x6cfb4>
   726b4:	ldrb	r3, [r5]
   726b8:	cmp	r3, #0
   726bc:	beq	726c8 <fputs@plt+0x6d0b0>
   726c0:	mov	r0, r4
   726c4:	pop	{r4, r5, r6, pc}
   726c8:	ldr	r0, [pc, #44]	; 726fc <fputs@plt+0x6d0e4>
   726cc:	mov	r1, #16
   726d0:	add	r0, pc, r0
   726d4:	bl	69c48 <fputs@plt+0x64630>
   726d8:	mov	r3, #1
   726dc:	mov	r0, r4
   726e0:	strb	r3, [r5]
   726e4:	pop	{r4, r5, r6, pc}
   726e8:	ldr	r6, [pc, #16]	; 72700 <fputs@plt+0x6d0e8>
   726ec:	add	r6, pc, r6
   726f0:	b	72690 <fputs@plt+0x6d078>
   726f4:	muleq	r3, r8, r3
   726f8:	andeq	lr, r3, r1, lsr #28
   726fc:	strdeq	lr, [r3], -r4
   72700:	andeq	lr, r3, ip, lsr r3
   72704:	push	{r3, r4, r5, lr}
   72708:	subs	r4, r0, #0
   7270c:	beq	7274c <fputs@plt+0x6d134>
   72710:	ldr	r5, [r4]
   72714:	cmp	r5, #0
   72718:	beq	72724 <fputs@plt+0x6d10c>
   7271c:	mov	r0, #0
   72720:	pop	{r3, r4, r5, pc}
   72724:	mov	r0, r1
   72728:	mov	r1, r2
   7272c:	bl	72650 <fputs@plt+0x6d038>
   72730:	cmp	r0, #0
   72734:	beq	72744 <fputs@plt+0x6d12c>
   72738:	str	r0, [r4]
   7273c:	mov	r0, r5
   72740:	pop	{r3, r4, r5, pc}
   72744:	mvn	r0, #11
   72748:	pop	{r3, r4, r5, pc}
   7274c:	ldr	r0, [pc, #24]	; 7276c <fputs@plt+0x6d154>
   72750:	movw	r2, #829	; 0x33d
   72754:	ldr	r1, [pc, #20]	; 72770 <fputs@plt+0x6d158>
   72758:	ldr	r3, [pc, #20]	; 72774 <fputs@plt+0x6d15c>
   7275c:	add	r0, pc, r0
   72760:	add	r1, pc, r1
   72764:	add	r3, pc, r3
   72768:	bl	76bb0 <fputs@plt+0x71598>
   7276c:	andeq	r5, r2, r0, lsl r0
   72770:	andeq	r3, r2, r8, lsr r3
   72774:	strdeq	r3, [r2], -r4
   72778:	push	{r3, r4, r5, lr}
   7277c:	mov	r4, r2
   72780:	mov	r5, r0
   72784:	bl	71000 <fputs@plt+0x6b9e8>
   72788:	cmn	r0, #1
   7278c:	beq	727e4 <fputs@plt+0x6d1cc>
   72790:	ldrb	r3, [r5, #39]	; 0x27
   72794:	ldr	r2, [pc, #104]	; 72804 <fputs@plt+0x6d1ec>
   72798:	tst	r3, #4
   7279c:	and	r3, r3, #3
   727a0:	add	r2, pc, r2
   727a4:	addeq	r5, r5, #4
   727a8:	add	r2, r2, r3, lsl #4
   727ac:	ldrne	r5, [r5, #4]
   727b0:	cmp	r3, #1
   727b4:	ldr	r2, [r2, #4]
   727b8:	mla	r5, r2, r0, r5
   727bc:	ble	727dc <fputs@plt+0x6d1c4>
   727c0:	cmp	r3, #2
   727c4:	ldreq	r0, [r5]
   727c8:	bne	727f8 <fputs@plt+0x6d1e0>
   727cc:	cmp	r4, #0
   727d0:	ldrne	r3, [r5]
   727d4:	strne	r3, [r4]
   727d8:	pop	{r3, r4, r5, pc}
   727dc:	ldr	r0, [r5, #4]
   727e0:	b	727cc <fputs@plt+0x6d1b4>
   727e4:	cmp	r4, #0
   727e8:	beq	727fc <fputs@plt+0x6d1e4>
   727ec:	mov	r0, #0
   727f0:	str	r0, [r4]
   727f4:	pop	{r3, r4, r5, pc}
   727f8:	bl	71594 <fputs@plt+0x6bf7c>
   727fc:	mov	r0, r4
   72800:	pop	{r3, r4, r5, pc}
   72804:	andeq	lr, r3, r0, asr r2
   72808:	mov	r2, #0
   7280c:	b	72778 <fputs@plt+0x6d160>
   72810:	mov	r1, #0
   72814:	b	72650 <fputs@plt+0x6d038>
   72818:	mov	r1, #1
   7281c:	b	72650 <fputs@plt+0x6d038>
   72820:	mov	r1, #2
   72824:	b	72650 <fputs@plt+0x6d038>
   72828:	mov	r2, #0
   7282c:	b	72704 <fputs@plt+0x6d0ec>
   72830:	mov	r2, #1
   72834:	b	72704 <fputs@plt+0x6d0ec>
   72838:	mov	r2, #2
   7283c:	b	72704 <fputs@plt+0x6d0ec>
   72840:	push	{r4, lr}
   72844:	subs	r4, r0, #0
   72848:	popeq	{r4, pc}
   7284c:	ldrb	r3, [r4, #39]	; 0x27
   72850:	tst	r3, #4
   72854:	bne	72888 <fputs@plt+0x6d270>
   72858:	ldrb	r3, [r4, #39]	; 0x27
   7285c:	mov	r0, r4
   72860:	bfc	r3, #3, #3
   72864:	strb	r3, [r4, #39]	; 0x27
   72868:	bl	725cc <fputs@plt+0x6cfb4>
   7286c:	ldrb	r3, [r4, #39]	; 0x27
   72870:	and	r3, r3, #3
   72874:	cmp	r3, #1
   72878:	mvneq	r3, #0
   7287c:	streq	r3, [r4, #44]	; 0x2c
   72880:	streq	r3, [r4, #40]	; 0x28
   72884:	pop	{r4, pc}
   72888:	ldr	r0, [r4, #4]
   7288c:	bl	4e5c <free@plt>
   72890:	ldrb	r3, [r4, #39]	; 0x27
   72894:	bfc	r3, #2, #1
   72898:	strb	r3, [r4, #39]	; 0x27
   7289c:	b	72858 <fputs@plt+0x6d240>
   728a0:	push	{r4, lr}
   728a4:	subs	r4, r0, #0
   728a8:	popeq	{r4, pc}
   728ac:	bl	72840 <fputs@plt+0x6d228>
   728b0:	mov	r0, r4
   728b4:	pop	{r4, lr}
   728b8:	b	72528 <fputs@plt+0x6cf10>
   728bc:	push	{r4, r5, r6, lr}
   728c0:	subs	r5, r0, #0
   728c4:	popeq	{r4, r5, r6, pc}
   728c8:	mov	r1, #0
   728cc:	ldr	r6, [pc, #120]	; 7294c <fputs@plt+0x6d334>
   728d0:	bl	70e28 <fputs@plt+0x6b810>
   728d4:	add	r6, pc, r6
   728d8:	cmn	r0, #1
   728dc:	mov	r4, r0
   728e0:	beq	72934 <fputs@plt+0x6d31c>
   728e4:	ldrb	r3, [r5, #39]	; 0x27
   728e8:	tst	r3, #4
   728ec:	and	r3, r3, #3
   728f0:	addeq	r0, r5, #4
   728f4:	add	r1, r6, r3, lsl #4
   728f8:	ldrne	r0, [r5, #4]
   728fc:	cmp	r3, #1
   72900:	ldr	r2, [r1, #4]
   72904:	mla	r2, r2, r4, r0
   72908:	ble	72940 <fputs@plt+0x6d328>
   7290c:	cmp	r3, #2
   72910:	bne	72948 <fputs@plt+0x6d330>
   72914:	ldr	r0, [r2]
   72918:	bl	4e5c <free@plt>
   7291c:	add	r1, r4, #1
   72920:	mov	r0, r5
   72924:	bl	70e28 <fputs@plt+0x6b810>
   72928:	cmn	r0, #1
   7292c:	mov	r4, r0
   72930:	bne	728e4 <fputs@plt+0x6d2cc>
   72934:	mov	r0, r5
   72938:	pop	{r4, r5, r6, lr}
   7293c:	b	72840 <fputs@plt+0x6d228>
   72940:	ldr	r0, [r2, #4]
   72944:	b	72918 <fputs@plt+0x6d300>
   72948:	bl	71594 <fputs@plt+0x6bf7c>
   7294c:	andeq	lr, r3, ip, lsl r1
   72950:	push	{r4, lr}
   72954:	subs	r4, r0, #0
   72958:	popeq	{r4, pc}
   7295c:	bl	728bc <fputs@plt+0x6d2a4>
   72960:	mov	r0, r4
   72964:	pop	{r4, lr}
   72968:	b	72528 <fputs@plt+0x6cf10>
   7296c:	ldr	r3, [pc, #216]	; 72a4c <fputs@plt+0x6d434>
   72970:	ldr	ip, [pc, #216]	; 72a50 <fputs@plt+0x6d438>
   72974:	add	r3, pc, r3
   72978:	push	{r4, r5, r6, r7, r8, lr}
   7297c:	subs	r4, r0, #0
   72980:	ldr	r5, [r3, ip]
   72984:	sub	sp, sp, #40	; 0x28
   72988:	mov	r8, r2
   7298c:	mov	r6, r1
   72990:	ldr	r3, [r5]
   72994:	str	r3, [sp, #36]	; 0x24
   72998:	beq	72a2c <fputs@plt+0x6d414>
   7299c:	bl	70dbc <fputs@plt+0x6b7a4>
   729a0:	mov	r2, r6
   729a4:	mov	r7, r0
   729a8:	mov	r0, r4
   729ac:	mov	r1, r7
   729b0:	bl	71418 <fputs@plt+0x6be00>
   729b4:	cmn	r0, #1
   729b8:	beq	72a0c <fputs@plt+0x6d3f4>
   729bc:	ldrb	r1, [r4, #39]	; 0x27
   729c0:	ldr	r2, [pc, #140]	; 72a54 <fputs@plt+0x6d43c>
   729c4:	tst	r1, #4
   729c8:	and	r1, r1, #3
   729cc:	add	r2, pc, r2
   729d0:	addeq	r4, r4, #4
   729d4:	add	r1, r2, r1, lsl #4
   729d8:	ldrne	r4, [r4, #4]
   729dc:	ldr	r2, [r1, #4]
   729e0:	mla	r3, r2, r0, r4
   729e4:	ldr	r3, [r3, #4]
   729e8:	cmp	r3, r8
   729ec:	mvnne	r0, #16
   729f0:	moveq	r0, #0
   729f4:	ldr	r2, [sp, #36]	; 0x24
   729f8:	ldr	r3, [r5]
   729fc:	cmp	r2, r3
   72a00:	bne	72a28 <fputs@plt+0x6d410>
   72a04:	add	sp, sp, #40	; 0x28
   72a08:	pop	{r4, r5, r6, r7, r8, pc}
   72a0c:	mov	r0, r4
   72a10:	mov	r1, r7
   72a14:	add	r2, sp, #4
   72a18:	mov	r3, #1
   72a1c:	stmib	sp, {r6, r8}
   72a20:	bl	722f8 <fputs@plt+0x6cce0>
   72a24:	b	729f4 <fputs@plt+0x6d3dc>
   72a28:	bl	524c <__stack_chk_fail@plt>
   72a2c:	ldr	r0, [pc, #36]	; 72a58 <fputs@plt+0x6d440>
   72a30:	movw	r2, #1242	; 0x4da
   72a34:	ldr	r1, [pc, #32]	; 72a5c <fputs@plt+0x6d444>
   72a38:	ldr	r3, [pc, #32]	; 72a60 <fputs@plt+0x6d448>
   72a3c:	add	r0, pc, r0
   72a40:	add	r1, pc, r1
   72a44:	add	r3, pc, r3
   72a48:	bl	76bb0 <fputs@plt+0x71598>
   72a4c:	andeq	lr, r3, r4, lsl #4
   72a50:	andeq	r0, r0, r0, asr #8
   72a54:	andeq	lr, r3, r4, lsr #32
   72a58:	andeq	r4, r2, r0, lsr sp
   72a5c:	andeq	r3, r2, r8, asr r0
   72a60:	andeq	r2, r2, ip, asr #31
   72a64:	ldr	r3, [pc, #160]	; 72b0c <fputs@plt+0x6d4f4>
   72a68:	ldr	r2, [pc, #160]	; 72b10 <fputs@plt+0x6d4f8>
   72a6c:	add	r3, pc, r3
   72a70:	push	{r4, r5, r6, r7, lr}
   72a74:	subs	r6, r0, #0
   72a78:	ldr	r4, [r3, r2]
   72a7c:	sub	sp, sp, #44	; 0x2c
   72a80:	mov	r5, r1
   72a84:	ldr	r3, [r4]
   72a88:	str	r3, [sp, #36]	; 0x24
   72a8c:	beq	72aec <fputs@plt+0x6d4d4>
   72a90:	bl	70dbc <fputs@plt+0x6b7a4>
   72a94:	mov	r2, r5
   72a98:	mov	r7, r0
   72a9c:	mov	r0, r6
   72aa0:	mov	r1, r7
   72aa4:	bl	71418 <fputs@plt+0x6be00>
   72aa8:	cmn	r0, #1
   72aac:	movne	r0, #0
   72ab0:	beq	72acc <fputs@plt+0x6d4b4>
   72ab4:	ldr	r2, [sp, #36]	; 0x24
   72ab8:	ldr	r3, [r4]
   72abc:	cmp	r2, r3
   72ac0:	bne	72ae8 <fputs@plt+0x6d4d0>
   72ac4:	add	sp, sp, #44	; 0x2c
   72ac8:	pop	{r4, r5, r6, r7, pc}
   72acc:	add	r2, sp, #40	; 0x28
   72ad0:	mov	r0, r6
   72ad4:	mov	r1, r7
   72ad8:	mov	r3, #1
   72adc:	str	r5, [r2, #-36]!	; 0xffffffdc
   72ae0:	bl	722f8 <fputs@plt+0x6cce0>
   72ae4:	b	72ab4 <fputs@plt+0x6d49c>
   72ae8:	bl	524c <__stack_chk_fail@plt>
   72aec:	ldr	r0, [pc, #32]	; 72b14 <fputs@plt+0x6d4fc>
   72af0:	mov	r2, #1264	; 0x4f0
   72af4:	ldr	r1, [pc, #28]	; 72b18 <fputs@plt+0x6d500>
   72af8:	ldr	r3, [pc, #28]	; 72b1c <fputs@plt+0x6d504>
   72afc:	add	r0, pc, r0
   72b00:	add	r1, pc, r1
   72b04:	add	r3, pc, r3
   72b08:	bl	76bb0 <fputs@plt+0x71598>
   72b0c:	andeq	lr, r3, ip, lsl #2
   72b10:	andeq	r0, r0, r0, asr #8
   72b14:	andeq	r4, r1, r0, lsl sp
   72b18:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   72b1c:	andeq	r2, r2, r4, ror pc
   72b20:	push	{r4, r5, r6, lr}
   72b24:	subs	r4, r0, #0
   72b28:	mov	r6, r2
   72b2c:	mov	r5, r1
   72b30:	beq	72b90 <fputs@plt+0x6d578>
   72b34:	bl	70dbc <fputs@plt+0x6b7a4>
   72b38:	mov	r2, r5
   72b3c:	mov	r1, r0
   72b40:	mov	r0, r4
   72b44:	bl	71418 <fputs@plt+0x6be00>
   72b48:	cmn	r0, #1
   72b4c:	mov	r3, r0
   72b50:	beq	72b88 <fputs@plt+0x6d570>
   72b54:	ldrb	r1, [r4, #39]	; 0x27
   72b58:	mov	r0, #0
   72b5c:	ldr	r2, [pc, #76]	; 72bb0 <fputs@plt+0x6d598>
   72b60:	and	ip, r1, #3
   72b64:	tst	r1, #4
   72b68:	add	r2, pc, r2
   72b6c:	addeq	r4, r4, #4
   72b70:	add	r1, r2, ip, lsl #4
   72b74:	ldrne	r4, [r4, #4]
   72b78:	ldr	r2, [r1, #4]
   72b7c:	mla	r3, r2, r3, r4
   72b80:	str	r6, [r3, #4]
   72b84:	pop	{r4, r5, r6, pc}
   72b88:	mvn	r0, #1
   72b8c:	pop	{r4, r5, r6, pc}
   72b90:	ldr	r0, [pc, #28]	; 72bb4 <fputs@plt+0x6d59c>
   72b94:	mov	r2, #1312	; 0x520
   72b98:	ldr	r1, [pc, #24]	; 72bb8 <fputs@plt+0x6d5a0>
   72b9c:	ldr	r3, [pc, #24]	; 72bbc <fputs@plt+0x6d5a4>
   72ba0:	add	r0, pc, r0
   72ba4:	add	r1, pc, r1
   72ba8:	add	r3, pc, r3
   72bac:	bl	76bb0 <fputs@plt+0x71598>
   72bb0:	andeq	sp, r3, r8, lsl #29
   72bb4:	andeq	r4, r2, ip, asr #23
   72bb8:	strdeq	r2, [r2], -r4
   72bbc:	andeq	r2, r2, r0, lsr #29
   72bc0:	push	{r3, r4, r5, lr}
   72bc4:	subs	r4, r0, #0
   72bc8:	mov	r5, r1
   72bcc:	beq	72c38 <fputs@plt+0x6d620>
   72bd0:	bl	70dbc <fputs@plt+0x6b7a4>
   72bd4:	mov	r2, r5
   72bd8:	mov	r1, r0
   72bdc:	mov	r0, r4
   72be0:	bl	71418 <fputs@plt+0x6be00>
   72be4:	cmn	r0, #1
   72be8:	beq	72c38 <fputs@plt+0x6d620>
   72bec:	ldrb	r3, [r4, #39]	; 0x27
   72bf0:	ldr	r2, [pc, #72]	; 72c40 <fputs@plt+0x6d628>
   72bf4:	tst	r3, #4
   72bf8:	and	r3, r3, #3
   72bfc:	add	r2, pc, r2
   72c00:	addeq	r4, r4, #4
   72c04:	add	r2, r2, r3, lsl #4
   72c08:	ldrne	r4, [r4, #4]
   72c0c:	cmp	r3, #1
   72c10:	ldr	r2, [r2, #4]
   72c14:	mla	r4, r2, r0, r4
   72c18:	ble	72c30 <fputs@plt+0x6d618>
   72c1c:	cmp	r3, #2
   72c20:	bne	72c2c <fputs@plt+0x6d614>
   72c24:	ldr	r0, [r4]
   72c28:	pop	{r3, r4, r5, pc}
   72c2c:	bl	71594 <fputs@plt+0x6bf7c>
   72c30:	ldr	r0, [r4, #4]
   72c34:	pop	{r3, r4, r5, pc}
   72c38:	mov	r0, #0
   72c3c:	pop	{r3, r4, r5, pc}
   72c40:	strdeq	sp, [r3], -r4
   72c44:	push	{r4, r5, r6, lr}
   72c48:	subs	r4, r0, #0
   72c4c:	mov	r5, r2
   72c50:	mov	r6, r1
   72c54:	beq	72cb4 <fputs@plt+0x6d69c>
   72c58:	bl	70dbc <fputs@plt+0x6b7a4>
   72c5c:	mov	r2, r6
   72c60:	mov	r1, r0
   72c64:	mov	r0, r4
   72c68:	bl	71418 <fputs@plt+0x6be00>
   72c6c:	cmn	r0, #1
   72c70:	beq	72cb4 <fputs@plt+0x6d69c>
   72c74:	ldrb	r3, [r4, #39]	; 0x27
   72c78:	ldr	r2, [pc, #60]	; 72cbc <fputs@plt+0x6d6a4>
   72c7c:	and	r1, r3, #3
   72c80:	tst	r3, #4
   72c84:	add	r2, pc, r2
   72c88:	addeq	r4, r4, #4
   72c8c:	add	r3, r2, r1, lsl #4
   72c90:	ldrne	r4, [r4, #4]
   72c94:	cmp	r5, #0
   72c98:	ldr	r3, [r3, #4]
   72c9c:	mul	r0, r3, r0
   72ca0:	add	r3, r4, r0
   72ca4:	ldrne	r2, [r4, r0]
   72ca8:	strne	r2, [r5]
   72cac:	ldr	r0, [r3, #4]
   72cb0:	pop	{r4, r5, r6, pc}
   72cb4:	mov	r0, #0
   72cb8:	pop	{r4, r5, r6, pc}
   72cbc:	andeq	sp, r3, ip, ror #26
   72cc0:	push	{r3, r4, r5, lr}
   72cc4:	subs	r4, r0, #0
   72cc8:	mov	r5, r1
   72ccc:	beq	72cf0 <fputs@plt+0x6d6d8>
   72cd0:	bl	70dbc <fputs@plt+0x6b7a4>
   72cd4:	mov	r2, r5
   72cd8:	mov	r1, r0
   72cdc:	mov	r0, r4
   72ce0:	bl	71418 <fputs@plt+0x6be00>
   72ce4:	adds	r0, r0, #1
   72ce8:	movne	r0, #1
   72cec:	pop	{r3, r4, r5, pc}
   72cf0:	mov	r0, r4
   72cf4:	pop	{r3, r4, r5, pc}
   72cf8:	push	{r3, r4, r5, lr}
   72cfc:	subs	r4, r0, #0
   72d00:	mov	r5, r1
   72d04:	beq	72d80 <fputs@plt+0x6d768>
   72d08:	bl	70dbc <fputs@plt+0x6b7a4>
   72d0c:	mov	r2, r5
   72d10:	mov	r1, r0
   72d14:	mov	r0, r4
   72d18:	bl	71418 <fputs@plt+0x6be00>
   72d1c:	cmn	r0, #1
   72d20:	mov	r1, r0
   72d24:	beq	72d80 <fputs@plt+0x6d768>
   72d28:	ldrb	r3, [r4, #39]	; 0x27
   72d2c:	ldr	r0, [pc, #84]	; 72d88 <fputs@plt+0x6d770>
   72d30:	tst	r3, #4
   72d34:	and	r3, r3, #3
   72d38:	add	r0, pc, r0
   72d3c:	addeq	r2, r4, #4
   72d40:	add	r0, r0, r3, lsl #4
   72d44:	ldrne	r2, [r4, #4]
   72d48:	cmp	r3, #1
   72d4c:	ldr	r0, [r0, #4]
   72d50:	mla	r2, r0, r1, r2
   72d54:	ble	72d78 <fputs@plt+0x6d760>
   72d58:	cmp	r3, #2
   72d5c:	ldreq	r5, [r2]
   72d60:	bne	72d74 <fputs@plt+0x6d75c>
   72d64:	mov	r0, r4
   72d68:	bl	719e0 <fputs@plt+0x6c3c8>
   72d6c:	mov	r0, r5
   72d70:	pop	{r3, r4, r5, pc}
   72d74:	bl	71594 <fputs@plt+0x6bf7c>
   72d78:	ldr	r5, [r2, #4]
   72d7c:	b	72d64 <fputs@plt+0x6d74c>
   72d80:	mov	r5, #0
   72d84:	b	72d6c <fputs@plt+0x6d754>
   72d88:			; <UNDEFINED> instruction: 0x0003dcb8
   72d8c:	push	{r4, r5, r6, lr}
   72d90:	subs	r4, r0, #0
   72d94:	mov	r5, r2
   72d98:	mov	r6, r1
   72d9c:	beq	72e0c <fputs@plt+0x6d7f4>
   72da0:	bl	70dbc <fputs@plt+0x6b7a4>
   72da4:	mov	r2, r6
   72da8:	mov	r1, r0
   72dac:	mov	r0, r4
   72db0:	bl	71418 <fputs@plt+0x6be00>
   72db4:	cmn	r0, #1
   72db8:	mov	r1, r0
   72dbc:	beq	72e0c <fputs@plt+0x6d7f4>
   72dc0:	ldrb	r3, [r4, #39]	; 0x27
   72dc4:	ldr	r0, [pc, #92]	; 72e28 <fputs@plt+0x6d810>
   72dc8:	and	ip, r3, #3
   72dcc:	tst	r3, #4
   72dd0:	add	r0, pc, r0
   72dd4:	addeq	r2, r4, #4
   72dd8:	add	r3, r0, ip, lsl #4
   72ddc:	ldrne	r2, [r4, #4]
   72de0:	cmp	r5, #0
   72de4:	ldr	r3, [r3, #4]
   72de8:	mul	r3, r3, r1
   72dec:	add	r0, r2, r3
   72df0:	ldrne	r3, [r2, r3]
   72df4:	ldr	r6, [r0, #4]
   72df8:	mov	r0, r4
   72dfc:	strne	r3, [r5]
   72e00:	bl	719e0 <fputs@plt+0x6c3c8>
   72e04:	mov	r0, r6
   72e08:	pop	{r4, r5, r6, pc}
   72e0c:	cmp	r5, #0
   72e10:	beq	72e20 <fputs@plt+0x6d808>
   72e14:	mov	r0, #0
   72e18:	str	r0, [r5]
   72e1c:	pop	{r4, r5, r6, pc}
   72e20:	mov	r0, r5
   72e24:	pop	{r4, r5, r6, pc}
   72e28:	andeq	sp, r3, r0, lsr #24
   72e2c:	push	{r4, lr}
   72e30:	mov	r4, r0
   72e34:	bl	71324 <fputs@plt+0x6bd0c>
   72e38:	cmn	r0, #1
   72e3c:	beq	72e8c <fputs@plt+0x6d874>
   72e40:	ldrb	r3, [r4, #39]	; 0x27
   72e44:	ldr	r2, [pc, #72]	; 72e94 <fputs@plt+0x6d87c>
   72e48:	tst	r3, #4
   72e4c:	and	r3, r3, #3
   72e50:	add	r2, pc, r2
   72e54:	addeq	r4, r4, #4
   72e58:	add	r2, r2, r3, lsl #4
   72e5c:	ldrne	r4, [r4, #4]
   72e60:	cmp	r3, #1
   72e64:	ldr	r2, [r2, #4]
   72e68:	mla	r4, r2, r0, r4
   72e6c:	ble	72e84 <fputs@plt+0x6d86c>
   72e70:	cmp	r3, #2
   72e74:	bne	72e80 <fputs@plt+0x6d868>
   72e78:	ldr	r0, [r4]
   72e7c:	pop	{r4, pc}
   72e80:	bl	71594 <fputs@plt+0x6bf7c>
   72e84:	ldr	r0, [r4, #4]
   72e88:	pop	{r4, pc}
   72e8c:	mov	r0, #0
   72e90:	pop	{r4, pc}
   72e94:	andeq	sp, r3, r0, lsr #23
   72e98:	push	{r4, lr}
   72e9c:	mov	r4, r0
   72ea0:	bl	71324 <fputs@plt+0x6bd0c>
   72ea4:	cmn	r0, #1
   72ea8:	beq	72edc <fputs@plt+0x6d8c4>
   72eac:	ldrb	r3, [r4, #39]	; 0x27
   72eb0:	ldr	r2, [pc, #44]	; 72ee4 <fputs@plt+0x6d8cc>
   72eb4:	tst	r3, #4
   72eb8:	and	r3, r3, #3
   72ebc:	add	r2, pc, r2
   72ec0:	addeq	r4, r4, #4
   72ec4:	add	r3, r2, r3, lsl #4
   72ec8:	ldrne	r4, [r4, #4]
   72ecc:	ldr	r3, [r3, #4]
   72ed0:	mul	r0, r3, r0
   72ed4:	ldr	r0, [r4, r0]
   72ed8:	pop	{r4, pc}
   72edc:	mov	r0, #0
   72ee0:	pop	{r4, pc}
   72ee4:	andeq	sp, r3, r4, lsr fp
   72ee8:	push	{r3, r4, r5, lr}
   72eec:	mov	r4, r0
   72ef0:	bl	71324 <fputs@plt+0x6bd0c>
   72ef4:	cmn	r0, #1
   72ef8:	mov	r1, r0
   72efc:	beq	72f58 <fputs@plt+0x6d940>
   72f00:	ldrb	r3, [r4, #39]	; 0x27
   72f04:	ldr	r0, [pc, #84]	; 72f60 <fputs@plt+0x6d948>
   72f08:	tst	r3, #4
   72f0c:	and	r3, r3, #3
   72f10:	add	r0, pc, r0
   72f14:	addeq	r2, r4, #4
   72f18:	add	r0, r0, r3, lsl #4
   72f1c:	ldrne	r2, [r4, #4]
   72f20:	cmp	r3, #1
   72f24:	ldr	r0, [r0, #4]
   72f28:	mla	r2, r0, r1, r2
   72f2c:	ble	72f50 <fputs@plt+0x6d938>
   72f30:	cmp	r3, #2
   72f34:	ldreq	r5, [r2]
   72f38:	bne	72f4c <fputs@plt+0x6d934>
   72f3c:	mov	r0, r4
   72f40:	bl	719e0 <fputs@plt+0x6c3c8>
   72f44:	mov	r0, r5
   72f48:	pop	{r3, r4, r5, pc}
   72f4c:	bl	71594 <fputs@plt+0x6bf7c>
   72f50:	ldr	r5, [r2, #4]
   72f54:	b	72f3c <fputs@plt+0x6d924>
   72f58:	mov	r5, #0
   72f5c:	b	72f44 <fputs@plt+0x6d92c>
   72f60:	andeq	sp, r3, r0, ror #21
   72f64:	push	{r3, r4, r5, lr}
   72f68:	mov	r4, r0
   72f6c:	bl	71324 <fputs@plt+0x6bd0c>
   72f70:	cmn	r0, #1
   72f74:	mov	r3, r0
   72f78:	beq	72fbc <fputs@plt+0x6d9a4>
   72f7c:	ldrb	r2, [r4, #39]	; 0x27
   72f80:	mov	r1, r3
   72f84:	ldr	lr, [pc, #56]	; 72fc4 <fputs@plt+0x6d9ac>
   72f88:	mov	r0, r4
   72f8c:	and	r5, r2, #3
   72f90:	tst	r2, #4
   72f94:	add	lr, pc, lr
   72f98:	addeq	ip, r4, #4
   72f9c:	add	r2, lr, r5, lsl #4
   72fa0:	ldrne	ip, [r4, #4]
   72fa4:	ldr	r2, [r2, #4]
   72fa8:	mul	r3, r2, r3
   72fac:	ldr	r4, [ip, r3]
   72fb0:	bl	719e0 <fputs@plt+0x6c3c8>
   72fb4:	mov	r0, r4
   72fb8:	pop	{r3, r4, r5, pc}
   72fbc:	mov	r0, #0
   72fc0:	pop	{r3, r4, r5, pc}
   72fc4:	andeq	sp, r3, ip, asr sl
   72fc8:	cmp	r0, #0
   72fcc:	bxeq	lr
   72fd0:	ldrb	r3, [r0, #39]	; 0x27
   72fd4:	tst	r3, #4
   72fd8:	ldrne	r0, [r0, #24]
   72fdc:	ubfxeq	r0, r3, #3, #3
   72fe0:	bx	lr
   72fe4:	cmp	r0, #0
   72fe8:	push	{r3, lr}
   72fec:	beq	72ffc <fputs@plt+0x6d9e4>
   72ff0:	bl	71e08 <fputs@plt+0x6c7f0>
   72ff4:	and	r0, r0, r0, asr #31
   72ff8:	pop	{r3, pc}
   72ffc:	ldr	r0, [pc, #24]	; 7301c <fputs@plt+0x6da04>
   73000:	movw	r2, #1646	; 0x66e
   73004:	ldr	r1, [pc, #20]	; 73020 <fputs@plt+0x6da08>
   73008:	ldr	r3, [pc, #20]	; 73024 <fputs@plt+0x6da0c>
   7300c:	add	r0, pc, r0
   73010:	add	r1, pc, r1
   73014:	add	r3, pc, r3
   73018:	bl	76bb0 <fputs@plt+0x71598>
   7301c:	andeq	r4, r2, r0, ror #14
   73020:	andeq	r2, r2, r8, lsl #21
   73024:	andeq	r2, r2, ip, lsl #19
   73028:	ldr	r3, [pc, #372]	; 731a4 <fputs@plt+0x6db8c>
   7302c:	ldr	ip, [pc, #372]	; 731a8 <fputs@plt+0x6db90>
   73030:	add	r3, pc, r3
   73034:	push	{r4, r5, r6, r7, r8, lr}
   73038:	subs	r6, r0, #0
   7303c:	ldr	r7, [r3, ip]
   73040:	sub	sp, sp, #40	; 0x28
   73044:	mov	r4, r1
   73048:	mov	r5, r2
   7304c:	ldr	r3, [r7]
   73050:	str	r3, [sp, #36]	; 0x24
   73054:	beq	73184 <fputs@plt+0x6db6c>
   73058:	mov	r1, r2
   7305c:	bl	70dbc <fputs@plt+0x6b7a4>
   73060:	mov	r2, r5
   73064:	mov	r8, r0
   73068:	mov	r0, r6
   7306c:	mov	r1, r8
   73070:	bl	71418 <fputs@plt+0x6be00>
   73074:	cmn	r0, #1
   73078:	bne	73150 <fputs@plt+0x6db38>
   7307c:	cmp	r4, #0
   73080:	beq	73158 <fputs@plt+0x6db40>
   73084:	ldrb	r2, [r4, #39]	; 0x27
   73088:	ldrb	r3, [r6, #39]	; 0x27
   7308c:	and	r2, r2, #3
   73090:	and	r3, r3, #3
   73094:	cmp	r2, r3
   73098:	bne	73164 <fputs@plt+0x6db4c>
   7309c:	mov	r1, r5
   730a0:	mov	r0, r4
   730a4:	bl	70dbc <fputs@plt+0x6b7a4>
   730a8:	mov	r2, r5
   730ac:	mov	r1, r0
   730b0:	mov	r0, r4
   730b4:	bl	71418 <fputs@plt+0x6be00>
   730b8:	cmn	r0, #1
   730bc:	mov	r5, r0
   730c0:	beq	73158 <fputs@plt+0x6db40>
   730c4:	ldrb	r3, [r4, #39]	; 0x27
   730c8:	ldr	r0, [pc, #220]	; 731ac <fputs@plt+0x6db94>
   730cc:	and	ip, r3, #3
   730d0:	tst	r3, #4
   730d4:	add	r0, pc, r0
   730d8:	ldrb	r1, [r6, #39]	; 0x27
   730dc:	add	r3, r0, ip, lsl #4
   730e0:	ldrne	r2, [r4, #4]
   730e4:	addeq	r2, r4, #4
   730e8:	and	r1, r1, #3
   730ec:	ldr	r3, [r3, #4]
   730f0:	cmp	r1, #2
   730f4:	mov	r0, r6
   730f8:	mul	r3, r3, r5
   730fc:	add	r1, r2, r3
   73100:	ldr	r3, [r2, r3]
   73104:	add	r2, sp, #4
   73108:	str	r3, [sp, #4]
   7310c:	ldrne	r3, [r1, #4]
   73110:	mov	r1, r8
   73114:	strne	r3, [sp, #8]
   73118:	mov	r3, #1
   7311c:	bl	722f8 <fputs@plt+0x6cce0>
   73120:	cmp	r0, #0
   73124:	blt	73138 <fputs@plt+0x6db20>
   73128:	mov	r0, r4
   7312c:	mov	r1, r5
   73130:	bl	719e0 <fputs@plt+0x6c3c8>
   73134:	mov	r0, #0
   73138:	ldr	r2, [sp, #36]	; 0x24
   7313c:	ldr	r3, [r7]
   73140:	cmp	r2, r3
   73144:	bne	73160 <fputs@plt+0x6db48>
   73148:	add	sp, sp, #40	; 0x28
   7314c:	pop	{r4, r5, r6, r7, r8, pc}
   73150:	mvn	r0, #16
   73154:	b	73138 <fputs@plt+0x6db20>
   73158:	mvn	r0, #1
   7315c:	b	73138 <fputs@plt+0x6db20>
   73160:	bl	524c <__stack_chk_fail@plt>
   73164:	ldr	r0, [pc, #68]	; 731b0 <fputs@plt+0x6db98>
   73168:	movw	r2, #1721	; 0x6b9
   7316c:	ldr	r1, [pc, #64]	; 731b4 <fputs@plt+0x6db9c>
   73170:	ldr	r3, [pc, #64]	; 731b8 <fputs@plt+0x6dba0>
   73174:	add	r0, pc, r0
   73178:	add	r1, pc, r1
   7317c:	add	r3, pc, r3
   73180:	bl	76bb0 <fputs@plt+0x71598>
   73184:	ldr	r0, [pc, #48]	; 731bc <fputs@plt+0x6dba4>
   73188:	mov	r2, #1712	; 0x6b0
   7318c:	ldr	r1, [pc, #44]	; 731c0 <fputs@plt+0x6dba8>
   73190:	ldr	r3, [pc, #44]	; 731c4 <fputs@plt+0x6dbac>
   73194:	add	r0, pc, r0
   73198:	add	r1, pc, r1
   7319c:	add	r3, pc, r3
   731a0:	bl	76bb0 <fputs@plt+0x71598>
   731a4:	andeq	sp, r3, r8, asr #22
   731a8:	andeq	r0, r0, r0, asr #8
   731ac:	andeq	sp, r3, ip, lsl r9
   731b0:	andeq	r2, r2, ip, ror ip
   731b4:	andeq	r2, r2, r0, lsr #18
   731b8:	andeq	r2, r2, r0, asr #16
   731bc:	ldrdeq	r4, [r2], -r8
   731c0:	andeq	r2, r2, r0, lsl #18
   731c4:	andeq	r2, r2, r0, lsr #16
   731c8:	ldr	r3, [pc, #280]	; 732e8 <fputs@plt+0x6dcd0>
   731cc:	ldr	r2, [pc, #280]	; 732ec <fputs@plt+0x6dcd4>
   731d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   731d4:	add	r3, pc, r3
   731d8:	mov	r4, r0
   731dc:	ldrb	r0, [r0, #39]	; 0x27
   731e0:	ldr	r6, [r3, r2]
   731e4:	sub	sp, sp, #16
   731e8:	tst	r0, #4
   731ec:	ubfxeq	r0, r0, #3, #3
   731f0:	ldrne	r0, [r4, #24]
   731f4:	ldr	r3, [r6]
   731f8:	adds	r5, r0, #1
   731fc:	str	r3, [sp, #12]
   73200:	bne	732c8 <fputs@plt+0x6dcb0>
   73204:	lsl	r0, r5, #2
   73208:	bl	5210 <malloc@plt>
   7320c:	subs	r7, r0, #0
   73210:	beq	732dc <fputs@plt+0x6dcc4>
   73214:	add	r5, sp, #4
   73218:	mov	r0, r4
   7321c:	mvn	r3, #1
   73220:	mov	r8, #0
   73224:	mov	r1, r5
   73228:	stmib	sp, {r3, r8}
   7322c:	bl	71000 <fputs@plt+0x6b9e8>
   73230:	cmn	r0, #1
   73234:	beq	73298 <fputs@plt+0x6dc80>
   73238:	ldr	sl, [pc, #176]	; 732f0 <fputs@plt+0x6dcd8>
   7323c:	sub	r9, r7, #4
   73240:	add	sl, pc, sl
   73244:	ldrb	r3, [r4, #39]	; 0x27
   73248:	tst	r3, #4
   7324c:	and	r3, r3, #3
   73250:	addeq	ip, r4, #4
   73254:	add	r1, sl, r3, lsl #4
   73258:	ldrne	ip, [r4, #4]
   7325c:	cmp	r3, #1
   73260:	ldr	r2, [r1, #4]
   73264:	mla	r0, r2, r0, ip
   73268:	ble	732bc <fputs@plt+0x6dca4>
   7326c:	cmp	r3, #2
   73270:	bne	732c4 <fputs@plt+0x6dcac>
   73274:	ldr	r3, [r0]
   73278:	str	r3, [r9, #4]!
   7327c:	mov	r0, r4
   73280:	mov	r1, r5
   73284:	add	r8, r8, #1
   73288:	bl	71000 <fputs@plt+0x6b9e8>
   7328c:	cmn	r0, #1
   73290:	bne	73244 <fputs@plt+0x6dc2c>
   73294:	lsl	r8, r8, #2
   73298:	mov	r0, r7
   7329c:	mov	r3, #0
   732a0:	str	r3, [r7, r8]
   732a4:	ldr	r2, [sp, #12]
   732a8:	ldr	r3, [r6]
   732ac:	cmp	r2, r3
   732b0:	bne	732e4 <fputs@plt+0x6dccc>
   732b4:	add	sp, sp, #16
   732b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   732bc:	ldr	r3, [r0, #4]
   732c0:	b	73278 <fputs@plt+0x6dc60>
   732c4:	bl	71594 <fputs@plt+0x6bf7c>
   732c8:	mvn	r0, #0
   732cc:	mov	r1, r5
   732d0:	bl	7f53c <fputs@plt+0x79f24>
   732d4:	cmp	r0, #3
   732d8:	bhi	73204 <fputs@plt+0x6dbec>
   732dc:	mov	r0, #0
   732e0:	b	732a4 <fputs@plt+0x6dc8c>
   732e4:	bl	524c <__stack_chk_fail@plt>
   732e8:	andeq	sp, r3, r4, lsr #19
   732ec:	andeq	r0, r0, r0, asr #8
   732f0:			; <UNDEFINED> instruction: 0x0003d7b0
   732f4:	push	{r3, r4, r5, lr}
   732f8:	subs	r5, r1, #0
   732fc:	mov	r4, r0
   73300:	beq	73380 <fputs@plt+0x6dd68>
   73304:	cmp	r0, #0
   73308:	beq	73378 <fputs@plt+0x6dd60>
   7330c:	bl	70dbc <fputs@plt+0x6b7a4>
   73310:	mov	r2, r5
   73314:	mov	r1, r0
   73318:	mov	r0, r4
   7331c:	bl	71418 <fputs@plt+0x6be00>
   73320:	cmn	r0, #1
   73324:	beq	73378 <fputs@plt+0x6dd60>
   73328:	ldrb	r3, [r4, #39]	; 0x27
   7332c:	tst	r3, #4
   73330:	and	r1, r3, #3
   73334:	bne	73368 <fputs@plt+0x6dd50>
   73338:	ldr	r2, [pc, #96]	; 733a0 <fputs@plt+0x6dd88>
   7333c:	add	r4, r4, #4
   73340:	add	r2, pc, r2
   73344:	add	r3, r2, r1, lsl #4
   73348:	ldr	r3, [r3, #4]
   7334c:	mla	r0, r3, r0, r4
   73350:	ldr	r2, [r0, #8]
   73354:	cmn	r2, #1
   73358:	beq	73378 <fputs@plt+0x6dd60>
   7335c:	mla	r3, r2, r3, r4
   73360:	ldr	r0, [r3, #4]
   73364:	pop	{r3, r4, r5, pc}
   73368:	ldr	r2, [pc, #52]	; 733a4 <fputs@plt+0x6dd8c>
   7336c:	ldr	r4, [r4, #4]
   73370:	add	r2, pc, r2
   73374:	b	73344 <fputs@plt+0x6dd2c>
   73378:	mov	r0, #0
   7337c:	pop	{r3, r4, r5, pc}
   73380:	ldr	r0, [pc, #32]	; 733a8 <fputs@plt+0x6dd90>
   73384:	movw	r2, #1794	; 0x702
   73388:	ldr	r1, [pc, #28]	; 733ac <fputs@plt+0x6dd94>
   7338c:	ldr	r3, [pc, #28]	; 733b0 <fputs@plt+0x6dd98>
   73390:	add	r0, pc, r0
   73394:	add	r1, pc, r1
   73398:	add	r3, pc, r3
   7339c:	bl	76bb0 <fputs@plt+0x71598>
   733a0:			; <UNDEFINED> instruction: 0x0003d6b0
   733a4:	andeq	sp, r3, r0, lsl #13
   733a8:	andeq	r1, r2, r4, ror r2
   733ac:	andeq	r2, r2, r4, lsl #14
   733b0:	andeq	r2, r2, r4, lsl #13
   733b4:	push	{r3, r4, r5, lr}
   733b8:	mov	r5, r1
   733bc:	bl	72a64 <fputs@plt+0x6d44c>
   733c0:	subs	r4, r0, #0
   733c4:	ble	733d0 <fputs@plt+0x6ddb8>
   733c8:	mov	r0, r4
   733cc:	pop	{r3, r4, r5, pc}
   733d0:	mov	r0, r5
   733d4:	bl	4e5c <free@plt>
   733d8:	mov	r0, r4
   733dc:	pop	{r3, r4, r5, pc}
   733e0:	push	{r4, lr}
   733e4:	subs	r4, r0, #0
   733e8:	beq	73440 <fputs@plt+0x6de28>
   733ec:	cmp	r1, #0
   733f0:	beq	73420 <fputs@plt+0x6de08>
   733f4:	mov	r0, r1
   733f8:	bl	54ec <__strdup@plt>
   733fc:	subs	r1, r0, #0
   73400:	beq	73418 <fputs@plt+0x6de00>
   73404:	mov	r0, r4
   73408:	bl	733b4 <fputs@plt+0x6dd9c>
   7340c:	cmn	r0, #17
   73410:	moveq	r0, #0
   73414:	pop	{r4, pc}
   73418:	mvn	r0, #11
   7341c:	pop	{r4, pc}
   73420:	ldr	r0, [pc, #56]	; 73460 <fputs@plt+0x6de48>
   73424:	movw	r2, #1825	; 0x721
   73428:	ldr	r1, [pc, #52]	; 73464 <fputs@plt+0x6de4c>
   7342c:	ldr	r3, [pc, #52]	; 73468 <fputs@plt+0x6de50>
   73430:	add	r0, pc, r0
   73434:	add	r1, pc, r1
   73438:	add	r3, pc, r3
   7343c:	bl	76bb0 <fputs@plt+0x71598>
   73440:	ldr	r0, [pc, #36]	; 7346c <fputs@plt+0x6de54>
   73444:	mov	r2, #1824	; 0x720
   73448:	ldr	r1, [pc, #32]	; 73470 <fputs@plt+0x6de58>
   7344c:	ldr	r3, [pc, #32]	; 73474 <fputs@plt+0x6de5c>
   73450:	add	r0, pc, r0
   73454:	add	r1, pc, r1
   73458:	add	r3, pc, r3
   7345c:	bl	76bb0 <fputs@plt+0x71598>
   73460:	andeq	r0, r2, r0, asr #32
   73464:	andeq	r2, r2, r4, ror #12
   73468:	andeq	r2, r2, r0, lsr #11
   7346c:			; <UNDEFINED> instruction: 0x000143bc
   73470:	andeq	r2, r2, r4, asr #12
   73474:	andeq	r2, r2, r0, lsl #11
   73478:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   7347c:	sub	sp, sp, #208	; 0xd0
   73480:	ldrb	r6, [r3, #1]
   73484:	mov	r7, #0
   73488:	ldrb	sl, [r3, #9]
   7348c:	mov	ip, r3
   73490:	ldrb	r8, [r3, #10]
   73494:	mov	r4, #0
   73498:	strd	r6, [sp, #160]	; 0xa0
   7349c:	mov	r7, #0
   734a0:	ldrb	r6, [r3, #2]
   734a4:	str	r1, [sp, #192]	; 0xc0
   734a8:	lsl	r1, sl, #8
   734ac:	str	r1, [sp, #16]
   734b0:	strd	r6, [sp, #40]	; 0x28
   734b4:	lsr	r7, sl, #24
   734b8:	str	r7, [sp, #20]
   734bc:	lsl	r6, r8, #16
   734c0:	lsr	r7, r8, #16
   734c4:	ldrd	r8, [sp, #16]
   734c8:	ldrb	r5, [r3, #4]
   734cc:	orr	r6, r6, r8
   734d0:	orr	r7, r7, r9
   734d4:	ldrb	r8, [ip, #8]
   734d8:	ldr	r9, [sp, #40]	; 0x28
   734dc:	str	r2, [sp, #32]
   734e0:	ldr	r2, [sp, #160]	; 0xa0
   734e4:	lsr	r3, r9, #16
   734e8:	mov	r9, #0
   734ec:	strd	r8, [sp, #168]	; 0xa8
   734f0:	ldr	r9, [sp, #40]	; 0x28
   734f4:	lsr	fp, r2, #24
   734f8:	ldrb	r8, [ip, #11]
   734fc:	lsl	sl, r2, #8
   73500:	lsl	r2, r9, #16
   73504:	mov	r9, #0
   73508:	strd	r8, [sp, #160]	; 0xa0
   7350c:	orr	r8, sl, r2
   73510:	orr	r9, fp, r3
   73514:	ldrd	r2, [sp, #168]	; 0xa8
   73518:	ldr	fp, [sp, #160]	; 0xa0
   7351c:	ldrb	sl, [ip, #12]
   73520:	orr	r6, r6, r2
   73524:	ldrb	r2, [ip, #3]
   73528:	orr	r7, r7, r3
   7352c:	strd	r8, [sp, #40]	; 0x28
   73530:	lsl	r8, fp, #24
   73534:	lsr	r9, fp, #8
   73538:	str	sl, [sp, #20]
   7353c:	orr	fp, r9, r7
   73540:	orr	sl, r8, r6
   73544:	ldrd	r8, [sp, #40]	; 0x28
   73548:	mov	r3, #0
   7354c:	ldrb	r6, [ip, #13]
   73550:	mov	r7, #0
   73554:	strd	sl, [sp, #168]	; 0xa8
   73558:	lsr	fp, r2, #8
   7355c:	lsl	sl, r2, #24
   73560:	ldrb	r2, [ip]
   73564:	orr	r3, r3, r9
   73568:	mov	r9, #0
   7356c:	orr	r3, r3, fp
   73570:	orr	r2, r2, r8
   73574:	lsl	fp, r6, #8
   73578:	ldrb	r8, [ip, #5]
   7357c:	ldrb	r6, [ip, #14]
   73580:	orr	r2, r2, sl
   73584:	strd	r8, [sp, #40]	; 0x28
   73588:	orr	r8, r2, r4
   7358c:	strd	r6, [sp, #184]	; 0xb8
   73590:	orr	r9, r3, r5
   73594:	str	r4, [sp, #16]
   73598:	mov	r7, #0
   7359c:	ldr	r6, [sp, #40]	; 0x28
   735a0:	ldrd	r2, [sp, #16]
   735a4:	strd	r8, [sp, #160]	; 0xa0
   735a8:	ldrd	r8, [sp, #168]	; 0xa8
   735ac:	ldr	r1, [sp, #192]	; 0xc0
   735b0:	orr	r9, r9, r3
   735b4:	lsl	r3, r6, #8
   735b8:	ldrb	r6, [ip, #6]
   735bc:	orr	r8, r8, r2
   735c0:	ldrb	r2, [ip, #7]
   735c4:	strd	r6, [sp, #40]	; 0x28
   735c8:	orr	r6, r8, r4
   735cc:	orr	r7, r9, fp
   735d0:	strd	r6, [sp, #176]	; 0xb0
   735d4:	ldr	r7, [sp, #184]	; 0xb8
   735d8:	mov	r9, #0
   735dc:	ldrb	r8, [ip, #15]
   735e0:	ldr	ip, [sp, #32]
   735e4:	lsl	fp, r7, #16
   735e8:	ldrd	r6, [sp, #160]	; 0xa0
   735ec:	strd	r8, [sp, #184]	; 0xb8
   735f0:	orr	r6, r6, r4
   735f4:	orr	r7, r7, r3
   735f8:	strd	r6, [sp, #16]
   735fc:	bic	r3, ip, #7
   73600:	ldr	r7, [sp, #40]	; 0x28
   73604:	add	r3, r1, r3
   73608:	ldr	sl, [sp, #184]	; 0xb8
   7360c:	cmp	r1, r3
   73610:	str	r0, [sp, #184]	; 0xb8
   73614:	movw	r1, #25698	; 0x6462
   73618:	lsl	r9, r7, #16
   7361c:	ldrd	r6, [sp, #176]	; 0xb0
   73620:	movw	r0, #25971	; 0x6573
   73624:	movt	r1, #29797	; 0x7465
   73628:	orr	r6, r6, r4
   7362c:	orr	r7, r7, fp
   73630:	strd	r6, [sp, #40]	; 0x28
   73634:	lsl	r7, sl, #24
   73638:	ldrd	sl, [sp, #16]
   7363c:	movt	r0, #31092	; 0x7974
   73640:	str	r3, [sp, #168]	; 0xa8
   73644:	lsl	r3, ip, #24
   73648:	orr	sl, sl, r4
   7364c:	orr	fp, fp, r9
   73650:	strd	sl, [sp, #16]
   73654:	lsl	r9, r2, #24
   73658:	ldrd	sl, [sp, #40]	; 0x28
   7365c:	movw	r2, #28525	; 0x6f6d
   73660:	str	r3, [sp, #180]	; 0xb4
   73664:	movt	r2, #28260	; 0x6e64
   73668:	orr	r6, r4, sl
   7366c:	orr	r7, r7, fp
   73670:	ldrd	sl, [sp, #16]
   73674:	eor	r0, r0, r6
   73678:	eor	r1, r1, r7
   7367c:	movw	r3, #29281	; 0x7261
   73680:	orr	r8, r4, sl
   73684:	orr	r9, r9, fp
   73688:	strd	r0, [sp, #160]	; 0xa0
   7368c:	movt	r3, #25711	; 0x646f
   73690:	movw	sl, #29281	; 0x7261
   73694:	movw	fp, #26469	; 0x6765
   73698:	movt	sl, #28261	; 0x6e65
   7369c:	movt	fp, #27769	; 0x6c79
   736a0:	movw	r0, #25973	; 0x6575
   736a4:	movw	r1, #28005	; 0x6d65
   736a8:	movt	r0, #28787	; 0x7073
   736ac:	movt	r1, #29551	; 0x736f
   736b0:	eor	r5, r9, fp
   736b4:	str	r4, [sp, #176]	; 0xb0
   736b8:	eor	r2, r2, r6
   736bc:	eor	r4, r8, sl
   736c0:	eor	r3, r3, r7
   736c4:	strd	r4, [sp, #16]
   736c8:	eor	sl, r8, r0
   736cc:	and	r5, ip, #7
   736d0:	eor	fp, r9, r1
   736d4:	str	r5, [sp, #196]	; 0xc4
   736d8:	beq	7399c <fputs@plt+0x6e384>
   736dc:	ldr	ip, [sp, #192]	; 0xc0
   736e0:	strd	sl, [sp, #40]	; 0x28
   736e4:	ldrb	r4, [ip, #1]
   736e8:	add	ip, ip, #8
   736ec:	ldrb	r0, [ip, #-6]
   736f0:	lsr	r7, r4, #24
   736f4:	lsl	sl, r4, #8
   736f8:	lsr	r8, r0, #16
   736fc:	str	sl, [sp]
   73700:	str	r8, [sp, #12]
   73704:	lsl	fp, r0, #16
   73708:	str	r7, [sp, #4]
   7370c:	mov	sl, #0
   73710:	str	fp, [sp, #8]
   73714:	ldrd	r4, [sp, #8]
   73718:	ldrd	r6, [sp]
   7371c:	ldrb	r8, [ip, #-5]
   73720:	orr	r6, r6, r4
   73724:	ldrb	r4, [ip, #-8]
   73728:	orr	r7, r7, r5
   7372c:	mov	r5, #0
   73730:	lsr	r0, r8, #8
   73734:	orr	r4, r4, r6
   73738:	str	r0, [sp, #28]
   7373c:	lsl	r6, r8, #24
   73740:	ldrb	r0, [ip, #-3]
   73744:	orr	r5, r5, r7
   73748:	str	r6, [sp, #24]
   7374c:	ldrd	r6, [sp, #24]
   73750:	ldrb	r8, [ip, #-2]
   73754:	orr	r5, r5, r7
   73758:	lsl	r7, r0, #8
   7375c:	ldrb	r0, [ip, #-1]
   73760:	orr	r4, r4, r6
   73764:	ldrb	fp, [ip, #-4]
   73768:	lsl	r6, r8, #16
   7376c:	str	r7, [sp, #140]	; 0x8c
   73770:	orr	r4, r4, sl
   73774:	str	sl, [sp, #136]	; 0x88
   73778:	lsl	r7, r0, #24
   7377c:	ldrd	r8, [sp, #136]	; 0x88
   73780:	orr	r5, r5, fp
   73784:	str	r6, [sp, #148]	; 0x94
   73788:	str	sl, [sp, #144]	; 0x90
   7378c:	orr	r4, r4, r8
   73790:	str	r7, [sp, #156]	; 0x9c
   73794:	orr	r5, r5, r9
   73798:	ldrd	r6, [sp, #144]	; 0x90
   7379c:	str	sl, [sp, #152]	; 0x98
   737a0:	ldrd	r8, [sp, #152]	; 0x98
   737a4:	orr	r4, r4, r6
   737a8:	orr	r5, r5, r7
   737ac:	ldrd	r6, [sp, #160]	; 0xa0
   737b0:	orr	r8, r8, r4
   737b4:	orr	r9, r9, r5
   737b8:	ldrd	r0, [sp, #40]	; 0x28
   737bc:	lsl	r4, r2, #13
   737c0:	eor	r6, r6, r8
   737c4:	eor	r7, r7, r9
   737c8:	orr	r4, r4, r3, lsr #19
   737cc:	str	r4, [sp, #48]	; 0x30
   737d0:	ldrd	r4, [sp, #16]
   737d4:	adds	r0, r0, r2
   737d8:	adc	r1, r1, r3
   737dc:	strd	r8, [sp, #32]
   737e0:	adds	r4, r4, r6
   737e4:	lsl	r9, r6, #16
   737e8:	lsl	r8, r7, #16
   737ec:	lsl	r3, r3, #13
   737f0:	adc	r5, r5, r7
   737f4:	orr	r9, r9, r7, lsr #16
   737f8:	orr	r8, r8, r6, lsr #16
   737fc:	str	r9, [sp, #64]	; 0x40
   73800:	str	r8, [sp, #68]	; 0x44
   73804:	orr	r3, r3, r2, lsr #19
   73808:	str	r3, [sp, #52]	; 0x34
   7380c:	ldrd	r6, [sp, #64]	; 0x40
   73810:	ldrd	r2, [sp, #48]	; 0x30
   73814:	eor	r6, r6, r4
   73818:	eor	r7, r7, r5
   7381c:	eor	r2, r2, r0
   73820:	eor	r3, r3, r1
   73824:	str	r0, [sp, #60]	; 0x3c
   73828:	lsl	r0, r6, #21
   7382c:	adds	r4, r4, r2
   73830:	orr	r0, r0, r7, lsr #11
   73834:	str	r1, [sp, #56]	; 0x38
   73838:	lsl	r8, r2, #17
   7383c:	str	r0, [sp, #72]	; 0x48
   73840:	lsl	r0, r7, #21
   73844:	adc	r5, r5, r3
   73848:	orr	r8, r8, r3, lsr #15
   7384c:	orr	r0, r0, r6, lsr #11
   73850:	str	r8, [sp, #80]	; 0x50
   73854:	str	r0, [sp, #76]	; 0x4c
   73858:	lsl	r3, r3, #17
   7385c:	ldrd	r8, [sp, #56]	; 0x38
   73860:	orr	r3, r3, r2, lsr #15
   73864:	str	r3, [sp, #84]	; 0x54
   73868:	ldrd	r2, [sp, #72]	; 0x48
   7386c:	adds	r6, r6, r8
   73870:	adc	r7, r7, r9
   73874:	ldrd	r0, [sp, #80]	; 0x50
   73878:	eor	r2, r2, r6
   7387c:	eor	r3, r3, r7
   73880:	eor	r0, r0, r4
   73884:	str	r4, [sp, #92]	; 0x5c
   73888:	lsl	r4, r2, #16
   7388c:	str	r5, [sp, #88]	; 0x58
   73890:	orr	r4, r4, r3, lsr #16
   73894:	str	r4, [sp, #112]	; 0x70
   73898:	lsl	r4, r3, #16
   7389c:	eor	r1, r1, r5
   738a0:	orr	r4, r4, r2, lsr #16
   738a4:	str	r4, [sp, #116]	; 0x74
   738a8:	ldrd	r4, [sp, #88]	; 0x58
   738ac:	adds	r6, r6, r0
   738b0:	adc	r7, r7, r1
   738b4:	lsl	r8, r0, #13
   738b8:	adds	r2, r2, r4
   738bc:	orr	r8, r8, r1, lsr #19
   738c0:	adc	r3, r3, r5
   738c4:	lsl	r1, r1, #13
   738c8:	ldrd	r4, [sp, #112]	; 0x70
   738cc:	orr	r1, r1, r0, lsr #19
   738d0:	str	r8, [sp, #96]	; 0x60
   738d4:	str	r1, [sp, #100]	; 0x64
   738d8:	eor	r4, r4, r2
   738dc:	ldrd	r0, [sp, #96]	; 0x60
   738e0:	eor	r5, r5, r3
   738e4:	str	r6, [sp, #108]	; 0x6c
   738e8:	eor	r0, r0, r6
   738ec:	str	r7, [sp, #104]	; 0x68
   738f0:	lsl	r6, r4, #21
   738f4:	eor	r1, r1, r7
   738f8:	orr	r6, r6, r5, lsr #11
   738fc:	str	r6, [sp, #120]	; 0x78
   73900:	ldrd	r6, [sp, #104]	; 0x68
   73904:	adds	r2, r2, r0
   73908:	lsl	r9, r0, #17
   7390c:	lsl	r8, r5, #21
   73910:	adc	r3, r3, r1
   73914:	orr	r9, r9, r1, lsr #15
   73918:	adds	r6, r6, r4
   7391c:	orr	r8, r8, r4, lsr #11
   73920:	lsl	r1, r1, #17
   73924:	str	r8, [sp, #124]	; 0x7c
   73928:	adc	r7, r7, r5
   7392c:	str	r9, [sp, #128]	; 0x80
   73930:	ldrd	r4, [sp, #120]	; 0x78
   73934:	orr	r1, r1, r0, lsr #15
   73938:	ldr	r9, [sp, #168]	; 0xa8
   7393c:	str	r1, [sp, #132]	; 0x84
   73940:	eor	r4, r4, r6
   73944:	ldrd	r0, [sp, #32]
   73948:	eor	r5, r5, r7
   7394c:	str	r2, [sp, #20]
   73950:	cmp	r9, ip
   73954:	eor	r0, r0, r6
   73958:	eor	r1, r1, r7
   7395c:	strd	r4, [sp, #160]	; 0xa0
   73960:	strd	r0, [sp, #40]	; 0x28
   73964:	str	r3, [sp, #16]
   73968:	ldrd	r6, [sp, #128]	; 0x80
   7396c:	eor	r2, r2, r6
   73970:	eor	r3, r3, r7
   73974:	bne	736e4 <fputs@plt+0x6e0cc>
   73978:	ldr	r7, [sp, #192]	; 0xc0
   7397c:	mov	fp, r1
   73980:	mov	sl, r0
   73984:	add	r1, r7, #8
   73988:	rsb	r1, r1, r9
   7398c:	bic	r1, r1, #7
   73990:	add	r1, r1, #8
   73994:	add	r7, r7, r1
   73998:	str	r7, [sp, #192]	; 0xc0
   7399c:	ldr	r8, [sp, #196]	; 0xc4
   739a0:	sub	r1, r8, #1
   739a4:	cmp	r1, #6
   739a8:	addls	pc, pc, r1, lsl #2
   739ac:	b	73aa4 <fputs@plt+0x6e48c>
   739b0:	b	73a88 <fputs@plt+0x6e470>
   739b4:	b	73a68 <fputs@plt+0x6e450>
   739b8:	b	73a48 <fputs@plt+0x6e430>
   739bc:	b	73a28 <fputs@plt+0x6e410>
   739c0:	b	73a0c <fputs@plt+0x6e3f4>
   739c4:	b	739ec <fputs@plt+0x6e3d4>
   739c8:	b	739cc <fputs@plt+0x6e3b4>
   739cc:	ldr	r9, [sp, #192]	; 0xc0
   739d0:	mov	r0, #0
   739d4:	ldrb	r4, [r9, #6]
   739d8:	lsl	r1, r4, #16
   739dc:	ldrd	r4, [sp, #176]	; 0xb0
   739e0:	orr	r4, r4, r0
   739e4:	orr	r5, r5, r1
   739e8:	strd	r4, [sp, #176]	; 0xb0
   739ec:	ldr	r6, [sp, #192]	; 0xc0
   739f0:	mov	r0, #0
   739f4:	ldrd	r8, [sp, #176]	; 0xb0
   739f8:	ldrb	r4, [r6, #5]
   739fc:	orr	r8, r8, r0
   73a00:	lsl	r1, r4, #8
   73a04:	orr	r9, r9, r1
   73a08:	strd	r8, [sp, #176]	; 0xb0
   73a0c:	ldr	r9, [sp, #192]	; 0xc0
   73a10:	mov	r0, #0
   73a14:	ldrd	r4, [sp, #176]	; 0xb0
   73a18:	ldrb	r1, [r9, #4]
   73a1c:	orr	r4, r4, r0
   73a20:	orr	r5, r5, r1
   73a24:	strd	r4, [sp, #176]	; 0xb0
   73a28:	ldr	r6, [sp, #192]	; 0xc0
   73a2c:	ldrd	r8, [sp, #176]	; 0xb0
   73a30:	ldrb	r4, [r6, #3]
   73a34:	lsr	r1, r4, #8
   73a38:	lsl	r0, r4, #24
   73a3c:	orr	r8, r8, r0
   73a40:	orr	r9, r9, r1
   73a44:	strd	r8, [sp, #176]	; 0xb0
   73a48:	ldr	r9, [sp, #192]	; 0xc0
   73a4c:	ldrb	r4, [r9, #2]
   73a50:	lsr	r1, r4, #16
   73a54:	lsl	r0, r4, #16
   73a58:	ldrd	r4, [sp, #176]	; 0xb0
   73a5c:	orr	r4, r4, r0
   73a60:	orr	r5, r5, r1
   73a64:	strd	r4, [sp, #176]	; 0xb0
   73a68:	ldr	r6, [sp, #192]	; 0xc0
   73a6c:	ldrd	r8, [sp, #176]	; 0xb0
   73a70:	ldrb	r4, [r6, #1]
   73a74:	lsr	r1, r4, #24
   73a78:	lsl	r0, r4, #8
   73a7c:	orr	r8, r8, r0
   73a80:	orr	r9, r9, r1
   73a84:	strd	r8, [sp, #176]	; 0xb0
   73a88:	ldr	r9, [sp, #192]	; 0xc0
   73a8c:	mov	r1, #0
   73a90:	ldrd	r4, [sp, #176]	; 0xb0
   73a94:	ldrb	r0, [r9]
   73a98:	orr	r5, r5, r1
   73a9c:	orr	r4, r4, r0
   73aa0:	strd	r4, [sp, #176]	; 0xb0
   73aa4:	ldrd	r6, [sp, #160]	; 0xa0
   73aa8:	lsl	ip, r2, #13
   73aac:	ldrd	r0, [sp, #176]	; 0xb0
   73ab0:	ldrd	r4, [sp, #16]
   73ab4:	eor	r1, r1, r7
   73ab8:	eor	r0, r0, r6
   73abc:	adds	r4, r4, r0
   73ac0:	lsl	r8, r1, #16
   73ac4:	adc	r5, r5, r1
   73ac8:	lsl	r9, r0, #16
   73acc:	strd	r4, [sp]
   73ad0:	orr	r7, r8, r0, lsr #16
   73ad4:	adds	r8, r2, sl
   73ad8:	orr	r6, r9, r1, lsr #16
   73adc:	orr	r4, ip, r3, lsr #19
   73ae0:	adc	r9, r3, fp
   73ae4:	lsl	r1, r3, #13
   73ae8:	ldrd	sl, [sp]
   73aec:	eor	r4, r4, r8
   73af0:	orr	r5, r1, r2, lsr #19
   73af4:	mov	r3, r8
   73af8:	eor	r6, r6, sl
   73afc:	eor	r7, r7, fp
   73b00:	eor	r5, r5, r9
   73b04:	lsl	r8, r4, #17
   73b08:	lsl	r1, r6, #21
   73b0c:	lsl	ip, r7, #21
   73b10:	orr	r0, r8, r5, lsr #15
   73b14:	adds	r8, r6, r9
   73b18:	adc	r9, r7, r3
   73b1c:	orr	sl, r1, r7, lsr #11
   73b20:	orr	fp, ip, r6, lsr #11
   73b24:	ldrd	r6, [sp]
   73b28:	lsl	ip, r5, #17
   73b2c:	eor	r2, r8, sl
   73b30:	adds	r6, r6, r4
   73b34:	orr	r1, ip, r4, lsr #15
   73b38:	adc	r7, r7, r5
   73b3c:	eor	r0, r0, r6
   73b40:	eor	r3, r9, fp
   73b44:	eor	r1, r1, r7
   73b48:	strd	r8, [sp, #8]
   73b4c:	lsl	r4, r2, #16
   73b50:	mov	r9, r6
   73b54:	lsl	r6, r0, #13
   73b58:	orr	sl, r4, r3, lsr #16
   73b5c:	lsl	ip, r3, #16
   73b60:	orr	r4, r6, r1, lsr #19
   73b64:	adds	r6, r2, r7
   73b68:	adc	r7, r3, r9
   73b6c:	orr	fp, ip, r2, lsr #16
   73b70:	ldrd	r2, [sp, #8]
   73b74:	lsl	ip, r1, #13
   73b78:	orr	r5, ip, r0, lsr #19
   73b7c:	eor	r8, r6, sl
   73b80:	adds	r2, r2, r0
   73b84:	eor	r9, r7, fp
   73b88:	adc	r3, r3, r1
   73b8c:	eor	r4, r4, r2
   73b90:	eor	r5, r5, r3
   73b94:	strd	r6, [sp]
   73b98:	mov	r7, r2
   73b9c:	lsl	r2, r4, #17
   73ba0:	lsl	r1, r8, #21
   73ba4:	lsl	ip, r9, #21
   73ba8:	orr	r0, r2, r5, lsr #15
   73bac:	adds	r2, r8, r3
   73bb0:	adc	r3, r9, r7
   73bb4:	orr	sl, r1, r9, lsr #11
   73bb8:	orr	fp, ip, r8, lsr #11
   73bbc:	strd	r2, [sp, #8]
   73bc0:	eor	r6, r2, sl
   73bc4:	eor	r7, r3, fp
   73bc8:	ldrd	r2, [sp]
   73bcc:	lsl	ip, r5, #17
   73bd0:	orr	r1, ip, r4, lsr #15
   73bd4:	ldrd	r8, [sp, #8]
   73bd8:	adds	r2, r2, r4
   73bdc:	lsl	ip, r6, #16
   73be0:	adc	r3, r3, r5
   73be4:	eor	r0, r0, r2
   73be8:	eor	r1, r1, r3
   73bec:	mov	r4, #255	; 0xff
   73bf0:	mov	r5, #0
   73bf4:	eor	r4, r4, r3
   73bf8:	eor	r5, r5, r2
   73bfc:	ldrd	r2, [sp, #176]	; 0xb0
   73c00:	orr	sl, ip, r7, lsr #16
   73c04:	lsl	ip, r7, #16
   73c08:	str	ip, [sp]
   73c0c:	eor	r9, r9, r3
   73c10:	ldr	r3, [sp]
   73c14:	lsl	ip, r0, #13
   73c18:	eor	r8, r8, r2
   73c1c:	adds	r2, r4, r6
   73c20:	orr	fp, r3, r6, lsr #16
   73c24:	adc	r3, r5, r7
   73c28:	adds	r8, r8, r0
   73c2c:	strd	r2, [sp]
   73c30:	orr	r2, ip, r1, lsr #19
   73c34:	lsl	ip, r1, #13
   73c38:	ldrd	r4, [sp]
   73c3c:	adc	r9, r9, r1
   73c40:	eor	r2, r2, r8
   73c44:	orr	r3, ip, r0, lsr #19
   73c48:	eor	r3, r3, r9
   73c4c:	eor	r4, r4, sl
   73c50:	mov	r7, r8
   73c54:	lsl	r8, r2, #17
   73c58:	eor	r5, r5, fp
   73c5c:	orr	r0, r8, r3, lsr #15
   73c60:	adds	r8, r4, r9
   73c64:	lsl	r1, r4, #21
   73c68:	adc	r9, r5, r7
   73c6c:	ldrd	r6, [sp]
   73c70:	lsl	ip, r5, #21
   73c74:	orr	sl, r1, r5, lsr #11
   73c78:	adds	r6, r6, r2
   73c7c:	orr	fp, ip, r4, lsr #11
   73c80:	lsl	ip, r3, #17
   73c84:	adc	r7, r7, r3
   73c88:	eor	r0, r0, r6
   73c8c:	orr	r1, ip, r2, lsr #15
   73c90:	eor	r4, r8, sl
   73c94:	eor	r5, r9, fp
   73c98:	eor	r1, r1, r7
   73c9c:	strd	r8, [sp, #8]
   73ca0:	mov	r9, r6
   73ca4:	lsl	r6, r0, #13
   73ca8:	lsl	r3, r4, #16
   73cac:	lsl	ip, r5, #16
   73cb0:	orr	r2, r6, r1, lsr #19
   73cb4:	adds	r6, r7, r4
   73cb8:	adc	r7, r9, r5
   73cbc:	orr	sl, r3, r5, lsr #16
   73cc0:	orr	fp, ip, r4, lsr #16
   73cc4:	strd	r6, [sp]
   73cc8:	eor	r4, r6, sl
   73ccc:	eor	r5, r7, fp
   73cd0:	ldrd	r6, [sp, #8]
   73cd4:	lsl	ip, r1, #13
   73cd8:	orr	r3, ip, r0, lsr #19
   73cdc:	lsl	ip, r5, #21
   73ce0:	adds	r6, r6, r0
   73ce4:	orr	fp, ip, r4, lsr #11
   73ce8:	adc	r7, r7, r1
   73cec:	eor	r2, r2, r6
   73cf0:	eor	r3, r3, r7
   73cf4:	mov	r9, r6
   73cf8:	lsl	r6, r2, #17
   73cfc:	lsl	r1, r4, #21
   73d00:	orr	r0, r6, r3, lsr #15
   73d04:	adds	r6, r4, r7
   73d08:	adc	r7, r5, r9
   73d0c:	ldrd	r8, [sp]
   73d10:	lsl	ip, r3, #17
   73d14:	orr	sl, r1, r5, lsr #11
   73d18:	adds	r8, r8, r2
   73d1c:	orr	r1, ip, r2, lsr #15
   73d20:	adc	r9, r9, r3
   73d24:	eor	r0, r0, r8
   73d28:	eor	r4, r6, sl
   73d2c:	eor	r5, r7, fp
   73d30:	eor	r1, r1, r9
   73d34:	strd	r6, [sp, #8]
   73d38:	mov	r7, r8
   73d3c:	lsl	r8, r0, #13
   73d40:	lsl	r3, r4, #16
   73d44:	lsl	ip, r5, #16
   73d48:	orr	r2, r8, r1, lsr #19
   73d4c:	adds	r8, r9, r4
   73d50:	adc	r9, r7, r5
   73d54:	orr	sl, r3, r5, lsr #16
   73d58:	orr	fp, ip, r4, lsr #16
   73d5c:	ldrd	r4, [sp, #8]
   73d60:	lsl	ip, r1, #13
   73d64:	eor	r6, r8, sl
   73d68:	adds	r4, r4, r0
   73d6c:	orr	r3, ip, r0, lsr #19
   73d70:	adc	r5, r5, r1
   73d74:	eor	r2, r2, r4
   73d78:	eor	r7, r9, fp
   73d7c:	eor	r3, r3, r5
   73d80:	strd	r8, [sp]
   73d84:	mov	r9, r4
   73d88:	lsl	r4, r2, #17
   73d8c:	lsl	r1, r6, #21
   73d90:	lsl	ip, r7, #21
   73d94:	orr	r0, r4, r3, lsr #15
   73d98:	adds	r4, r6, r5
   73d9c:	orr	sl, r1, r7, lsr #11
   73da0:	adc	r5, r7, r9
   73da4:	orr	fp, ip, r6, lsr #11
   73da8:	ldrd	r6, [sp]
   73dac:	lsl	ip, r3, #17
   73db0:	strd	r4, [sp, #8]
   73db4:	eor	r4, r4, sl
   73db8:	adds	r6, r6, r2
   73dbc:	eor	r5, r5, fp
   73dc0:	adc	r7, r7, r3
   73dc4:	eor	r0, r0, r6
   73dc8:	orr	r1, ip, r2, lsr #15
   73dcc:	lsl	ip, r4, #16
   73dd0:	eor	r1, r1, r7
   73dd4:	orr	sl, ip, r5, lsr #16
   73dd8:	mov	r3, r6
   73ddc:	lsl	ip, r5, #16
   73de0:	lsl	r6, r0, #13
   73de4:	orr	fp, ip, r4, lsr #16
   73de8:	orr	r8, r6, r1, lsr #19
   73dec:	adds	r4, r4, r7
   73df0:	ldrd	r6, [sp, #8]
   73df4:	eor	r2, sl, r4
   73df8:	adc	r5, r5, r3
   73dfc:	lsl	ip, r1, #13
   73e00:	adds	r6, r6, r0
   73e04:	eor	r3, fp, r5
   73e08:	eor	r6, r6, r8
   73e0c:	orr	r9, ip, r0, lsr #19
   73e10:	adc	r7, r7, r1
   73e14:	lsl	ip, r2, #21
   73e18:	eor	r7, r7, r9
   73e1c:	adds	r4, r4, r6
   73e20:	orr	r0, ip, r3, lsr #11
   73e24:	lsl	ip, r3, #21
   73e28:	lsl	r3, r6, #17
   73e2c:	adc	r5, r5, r7
   73e30:	orr	r1, ip, r2, lsr #11
   73e34:	orr	r8, r3, r7, lsr #15
   73e38:	lsl	ip, r7, #17
   73e3c:	eor	r0, r0, r4
   73e40:	eor	r0, r0, r8
   73e44:	eor	r1, r1, r5
   73e48:	orr	r9, ip, r6, lsr #15
   73e4c:	eor	r2, r5, r0
   73e50:	eor	r1, r1, r9
   73e54:	ldr	r5, [sp, #184]	; 0xb8
   73e58:	eor	r3, r4, r1
   73e5c:	lsr	r0, r2, #8
   73e60:	lsr	r1, r2, #16
   73e64:	strb	r2, [r5]
   73e68:	strb	r3, [r5, #4]
   73e6c:	strb	r1, [r5, #2]
   73e70:	lsr	r1, r2, #24
   73e74:	strb	r0, [r5, #1]
   73e78:	lsr	r2, r3, #8
   73e7c:	strb	r1, [r5, #3]
   73e80:	strb	r2, [r5, #5]
   73e84:	lsr	r2, r3, #16
   73e88:	lsr	r3, r3, #24
   73e8c:	strb	r2, [r5, #6]
   73e90:	strb	r3, [r5, #7]
   73e94:	add	sp, sp, #208	; 0xd0
   73e98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   73e9c:	bx	lr
   73ea0:	cmp	r0, #0
   73ea4:	push	{r3, r4, r5, r6, r7, lr}
   73ea8:	beq	73f4c <fputs@plt+0x6e934>
   73eac:	ldr	r3, [r0, #4]
   73eb0:	cmp	r3, r1
   73eb4:	bls	73fe4 <fputs@plt+0x6e9cc>
   73eb8:	cmp	r3, r2
   73ebc:	bls	73fc4 <fputs@plt+0x6e9ac>
   73ec0:	ldr	r3, [r0, #12]
   73ec4:	lsl	r4, r1, #3
   73ec8:	add	ip, r3, r4
   73ecc:	ldr	r5, [ip, #4]
   73ed0:	cmp	r5, #0
   73ed4:	bne	73f98 <fputs@plt+0x6e980>
   73ed8:	lsl	ip, r2, #3
   73edc:	add	r6, r3, ip
   73ee0:	ldr	r6, [r6, #4]
   73ee4:	cmp	r6, #0
   73ee8:	bne	73f6c <fputs@plt+0x6e954>
   73eec:	ldr	r7, [r3, r2, lsl #3]
   73ef0:	ldr	r6, [r3, r1, lsl #3]
   73ef4:	str	r7, [r3, r1, lsl #3]
   73ef8:	ldr	r3, [r0, #12]
   73efc:	add	r7, r3, ip
   73f00:	add	r3, r3, r4
   73f04:	ldr	r7, [r7, #4]
   73f08:	str	r7, [r3, #4]
   73f0c:	ldr	r3, [r0, #12]
   73f10:	str	r6, [r3, r2, lsl #3]
   73f14:	ldr	r3, [r0, #12]
   73f18:	add	r3, r3, ip
   73f1c:	str	r5, [r3, #4]
   73f20:	ldr	r3, [r0, #12]
   73f24:	add	r4, r3, r4
   73f28:	ldr	r4, [r4, #4]
   73f2c:	cmp	r4, #0
   73f30:	strne	r1, [r4]
   73f34:	ldrne	r3, [r0, #12]
   73f38:	add	ip, r3, ip
   73f3c:	ldr	r3, [ip, #4]
   73f40:	cmp	r3, #0
   73f44:	strne	r2, [r3]
   73f48:	pop	{r3, r4, r5, r6, r7, pc}
   73f4c:	ldr	r0, [pc, #176]	; 74004 <fputs@plt+0x6e9ec>
   73f50:	mov	r2, #75	; 0x4b
   73f54:	ldr	r1, [pc, #172]	; 74008 <fputs@plt+0x6e9f0>
   73f58:	ldr	r3, [pc, #172]	; 7400c <fputs@plt+0x6e9f4>
   73f5c:	add	r0, pc, r0
   73f60:	add	r1, pc, r1
   73f64:	add	r3, pc, r3
   73f68:	bl	76bb0 <fputs@plt+0x71598>
   73f6c:	ldr	r6, [r6]
   73f70:	cmp	r2, r6
   73f74:	beq	73eec <fputs@plt+0x6e8d4>
   73f78:	ldr	r0, [pc, #144]	; 74010 <fputs@plt+0x6e9f8>
   73f7c:	mov	r2, #80	; 0x50
   73f80:	ldr	r1, [pc, #140]	; 74014 <fputs@plt+0x6e9fc>
   73f84:	ldr	r3, [pc, #140]	; 74018 <fputs@plt+0x6ea00>
   73f88:	add	r0, pc, r0
   73f8c:	add	r1, pc, r1
   73f90:	add	r3, pc, r3
   73f94:	bl	76bb0 <fputs@plt+0x71598>
   73f98:	ldr	ip, [r5]
   73f9c:	cmp	r1, ip
   73fa0:	beq	73ed8 <fputs@plt+0x6e8c0>
   73fa4:	ldr	r0, [pc, #112]	; 7401c <fputs@plt+0x6ea04>
   73fa8:	mov	r2, #79	; 0x4f
   73fac:	ldr	r1, [pc, #108]	; 74020 <fputs@plt+0x6ea08>
   73fb0:	ldr	r3, [pc, #108]	; 74024 <fputs@plt+0x6ea0c>
   73fb4:	add	r0, pc, r0
   73fb8:	add	r1, pc, r1
   73fbc:	add	r3, pc, r3
   73fc0:	bl	76bb0 <fputs@plt+0x71598>
   73fc4:	ldr	r0, [pc, #92]	; 74028 <fputs@plt+0x6ea10>
   73fc8:	mov	r2, #77	; 0x4d
   73fcc:	ldr	r1, [pc, #88]	; 7402c <fputs@plt+0x6ea14>
   73fd0:	ldr	r3, [pc, #88]	; 74030 <fputs@plt+0x6ea18>
   73fd4:	add	r0, pc, r0
   73fd8:	add	r1, pc, r1
   73fdc:	add	r3, pc, r3
   73fe0:	bl	76bb0 <fputs@plt+0x71598>
   73fe4:	ldr	r0, [pc, #72]	; 74034 <fputs@plt+0x6ea1c>
   73fe8:	mov	r2, #76	; 0x4c
   73fec:	ldr	r1, [pc, #68]	; 74038 <fputs@plt+0x6ea20>
   73ff0:	ldr	r3, [pc, #68]	; 7403c <fputs@plt+0x6ea24>
   73ff4:	add	r0, pc, r0
   73ff8:	add	r1, pc, r1
   73ffc:	add	r3, pc, r3
   74000:	bl	76bb0 <fputs@plt+0x71598>
   74004:	andeq	r9, r1, r0, asr r9
   74008:	andeq	r1, r2, r0, lsr #31
   7400c:	andeq	r2, r2, r8, lsr #32
   74010:	ldrdeq	r1, [r2], -r8
   74014:	andeq	r1, r2, r4, ror pc
   74018:	strdeq	r1, [r2], -ip
   7401c:	andeq	r1, r2, r0, lsl #31
   74020:	andeq	r1, r2, r8, asr #30
   74024:	ldrdeq	r1, [r2], -r0
   74028:	andeq	r1, r2, r0, asr pc
   7402c:	andeq	r1, r2, r8, lsr #30
   74030:			; <UNDEFINED> instruction: 0x00021fb0
   74034:	andeq	r1, r2, r0, lsr #30
   74038:	andeq	r1, r2, r8, lsl #30
   7403c:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   74040:	push	{r4, r5, r6, r7, r8, lr}
   74044:	subs	r5, r0, #0
   74048:	mov	r6, r1
   7404c:	beq	740f8 <fputs@plt+0x6eae0>
   74050:	add	r8, r1, #1
   74054:	ldr	r3, [r5, #4]
   74058:	lsl	r8, r8, #1
   7405c:	sub	r7, r8, #1
   74060:	cmp	r3, r7
   74064:	bhi	740a0 <fputs@plt+0x6ea88>
   74068:	b	740f0 <fputs@plt+0x6ead8>
   7406c:	cmp	r4, r6
   74070:	beq	740f0 <fputs@plt+0x6ead8>
   74074:	add	r8, r4, #1
   74078:	mov	r1, r6
   7407c:	mov	r0, r5
   74080:	mov	r2, r4
   74084:	bl	73ea0 <fputs@plt+0x6e888>
   74088:	lsl	r8, r8, #1
   7408c:	ldr	r3, [r5, #4]
   74090:	sub	r7, r8, #1
   74094:	mov	r6, r4
   74098:	cmp	r7, r3
   7409c:	bcs	740f0 <fputs@plt+0x6ead8>
   740a0:	ldr	r3, [r5, #12]
   740a4:	ldr	r2, [r5]
   740a8:	ldr	r0, [r3, r7, lsl #3]
   740ac:	ldr	r1, [r3, r6, lsl #3]
   740b0:	blx	r2
   740b4:	ldr	r3, [r5, #4]
   740b8:	cmp	r0, #0
   740bc:	movge	r4, r6
   740c0:	movlt	r4, r7
   740c4:	cmp	r3, r8
   740c8:	bls	7406c <fputs@plt+0x6ea54>
   740cc:	ldr	r3, [r5, #12]
   740d0:	ldr	r2, [r5]
   740d4:	ldr	r1, [r3, r4, lsl #3]
   740d8:	ldr	r0, [r3, r8, lsl #3]
   740dc:	blx	r2
   740e0:	cmp	r0, #0
   740e4:	movlt	r4, r8
   740e8:	cmp	r4, r6
   740ec:	bne	74074 <fputs@plt+0x6ea5c>
   740f0:	mov	r0, r6
   740f4:	pop	{r4, r5, r6, r7, r8, pc}
   740f8:	ldr	r0, [pc, #24]	; 74118 <fputs@plt+0x6eb00>
   740fc:	mov	r2, #115	; 0x73
   74100:	ldr	r1, [pc, #20]	; 7411c <fputs@plt+0x6eb04>
   74104:	ldr	r3, [pc, #20]	; 74120 <fputs@plt+0x6eb08>
   74108:	add	r0, pc, r0
   7410c:	add	r1, pc, r1
   74110:	add	r3, pc, r3
   74114:	bl	76bb0 <fputs@plt+0x71598>
   74118:	andeq	r9, r1, r4, lsr #15
   7411c:	strdeq	r1, [r2], -r4
   74120:	andeq	r1, r2, r0, lsr #29
   74124:	push	{r4, r5, r6, lr}
   74128:	subs	r6, r0, #0
   7412c:	mov	r5, r1
   74130:	beq	74194 <fputs@plt+0x6eb7c>
   74134:	cmp	r1, #0
   74138:	bne	7415c <fputs@plt+0x6eb44>
   7413c:	b	74188 <fputs@plt+0x6eb70>
   74140:	mov	r1, r5
   74144:	mov	r0, r6
   74148:	mov	r2, r4
   7414c:	bl	73ea0 <fputs@plt+0x6e888>
   74150:	cmp	r4, #0
   74154:	beq	74188 <fputs@plt+0x6eb70>
   74158:	mov	r5, r4
   7415c:	sub	r4, r5, #1
   74160:	ldr	r3, [r6, #12]
   74164:	ldr	r2, [r6]
   74168:	lsr	r4, r4, #1
   7416c:	ldr	r1, [r3, r5, lsl #3]
   74170:	ldr	r0, [r3, r4, lsl #3]
   74174:	blx	r2
   74178:	cmp	r0, #0
   7417c:	bge	74140 <fputs@plt+0x6eb28>
   74180:	mov	r0, r5
   74184:	pop	{r4, r5, r6, pc}
   74188:	mov	r5, #0
   7418c:	mov	r0, r5
   74190:	pop	{r4, r5, r6, pc}
   74194:	ldr	r0, [pc, #24]	; 741b4 <fputs@plt+0x6eb9c>
   74198:	mov	r2, #97	; 0x61
   7419c:	ldr	r1, [pc, #20]	; 741b8 <fputs@plt+0x6eba0>
   741a0:	ldr	r3, [pc, #20]	; 741bc <fputs@plt+0x6eba4>
   741a4:	add	r0, pc, r0
   741a8:	add	r1, pc, r1
   741ac:	add	r3, pc, r3
   741b0:	bl	76bb0 <fputs@plt+0x71598>
   741b4:	andeq	r9, r1, r8, lsl #14
   741b8:	andeq	r1, r2, r8, asr sp
   741bc:	strdeq	r1, [r2], -r8
   741c0:	push	{r4, lr}
   741c4:	subs	r4, r0, #0
   741c8:	beq	7423c <fputs@plt+0x6ec24>
   741cc:	cmp	r1, #0
   741d0:	beq	7425c <fputs@plt+0x6ec44>
   741d4:	ldr	ip, [r4, #4]
   741d8:	ldr	r3, [r4, #12]
   741dc:	sub	r0, ip, #-536870911	; 0xe0000001
   741e0:	add	r2, r3, r0, lsl #3
   741e4:	cmp	r1, r2
   741e8:	subeq	ip, ip, #1
   741ec:	streq	ip, [r4, #4]
   741f0:	popeq	{r4, pc}
   741f4:	ldr	r0, [r3, r0, lsl #3]
   741f8:	rsb	r3, r3, r1
   741fc:	asr	r3, r3, #3
   74200:	str	r0, [r1]
   74204:	mov	r0, r4
   74208:	ldr	r2, [r2, #4]
   7420c:	cmp	r2, #0
   74210:	str	r2, [r1, #4]
   74214:	mov	r1, r3
   74218:	strne	r3, [r2]
   7421c:	ldr	r2, [r4, #4]
   74220:	sub	r3, r2, #1
   74224:	str	r3, [r4, #4]
   74228:	bl	74040 <fputs@plt+0x6ea28>
   7422c:	mov	r1, r0
   74230:	mov	r0, r4
   74234:	pop	{r4, lr}
   74238:	b	74124 <fputs@plt+0x6eb0c>
   7423c:	ldr	r0, [pc, #56]	; 7427c <fputs@plt+0x6ec64>
   74240:	mov	r2, #189	; 0xbd
   74244:	ldr	r1, [pc, #52]	; 74280 <fputs@plt+0x6ec68>
   74248:	ldr	r3, [pc, #52]	; 74284 <fputs@plt+0x6ec6c>
   7424c:	add	r0, pc, r0
   74250:	add	r1, pc, r1
   74254:	add	r3, pc, r3
   74258:	bl	76bb0 <fputs@plt+0x71598>
   7425c:	ldr	r0, [pc, #36]	; 74288 <fputs@plt+0x6ec70>
   74260:	mov	r2, #190	; 0xbe
   74264:	ldr	r1, [pc, #32]	; 7428c <fputs@plt+0x6ec74>
   74268:	ldr	r3, [pc, #32]	; 74290 <fputs@plt+0x6ec78>
   7426c:	add	r0, pc, r0
   74270:	add	r1, pc, r1
   74274:	add	r3, pc, r3
   74278:	bl	76bb0 <fputs@plt+0x71598>
   7427c:	andeq	r9, r1, r0, ror #12
   74280:			; <UNDEFINED> instruction: 0x00021cb0
   74284:	andeq	r1, r2, ip, ror ip
   74288:	andeq	lr, r0, r4, lsl r7
   7428c:	muleq	r2, r0, ip
   74290:	andeq	r1, r2, ip, asr ip
   74294:	cmp	r0, #0
   74298:	push	{r3, lr}
   7429c:	beq	74324 <fputs@plt+0x6ed0c>
   742a0:	cmp	r2, #0
   742a4:	beq	742e4 <fputs@plt+0x6eccc>
   742a8:	ldr	r2, [r2]
   742ac:	cmn	r2, #1
   742b0:	beq	742dc <fputs@plt+0x6ecc4>
   742b4:	ldr	r3, [r0, #4]
   742b8:	cmp	r2, r3
   742bc:	bhi	742dc <fputs@plt+0x6ecc4>
   742c0:	ldr	ip, [r0, #12]
   742c4:	add	r3, ip, r2, lsl #3
   742c8:	ldr	r0, [ip, r2, lsl #3]
   742cc:	cmp	r0, r1
   742d0:	moveq	r0, r3
   742d4:	movne	r0, #0
   742d8:	pop	{r3, pc}
   742dc:	mov	r0, #0
   742e0:	pop	{r3, pc}
   742e4:	ldr	ip, [r0, #4]
   742e8:	ldr	r3, [r0, #12]
   742ec:	add	r0, r3, ip, lsl #3
   742f0:	cmp	r3, r0
   742f4:	bcc	74308 <fputs@plt+0x6ecf0>
   742f8:	b	7431c <fputs@plt+0x6ed04>
   742fc:	add	r3, r3, #8
   74300:	cmp	r3, r0
   74304:	bcs	742dc <fputs@plt+0x6ecc4>
   74308:	ldr	r2, [r3]
   7430c:	cmp	r2, r1
   74310:	bne	742fc <fputs@plt+0x6ece4>
   74314:	mov	r0, r3
   74318:	pop	{r3, pc}
   7431c:	mov	r0, r2
   74320:	pop	{r3, pc}
   74324:	ldr	r0, [pc, #24]	; 74344 <fputs@plt+0x6ed2c>
   74328:	mov	r2, #219	; 0xdb
   7432c:	ldr	r1, [pc, #20]	; 74348 <fputs@plt+0x6ed30>
   74330:	ldr	r3, [pc, #20]	; 7434c <fputs@plt+0x6ed34>
   74334:	add	r0, pc, r0
   74338:	add	r1, pc, r1
   7433c:	add	r3, pc, r3
   74340:	bl	76bb0 <fputs@plt+0x71598>
   74344:	andeq	r9, r1, r8, ror r5
   74348:	andeq	r1, r2, r8, asr #23
   7434c:	andeq	r1, r2, r0, lsr #23
   74350:	push	{r4, lr}
   74354:	subs	r4, r0, #0
   74358:	beq	7436c <fputs@plt+0x6ed54>
   7435c:	ldr	r0, [r4, #12]
   74360:	bl	4e5c <free@plt>
   74364:	mov	r0, r4
   74368:	bl	4e5c <free@plt>
   7436c:	mov	r0, #0
   74370:	pop	{r4, pc}
   74374:	push	{r4, r5, r6, lr}
   74378:	subs	r4, r0, #0
   7437c:	mov	r6, r1
   74380:	beq	743c8 <fputs@plt+0x6edb0>
   74384:	ldr	r5, [r4]
   74388:	cmp	r5, #0
   7438c:	beq	74398 <fputs@plt+0x6ed80>
   74390:	mov	r0, #0
   74394:	pop	{r4, r5, r6, pc}
   74398:	mov	r0, #1
   7439c:	mov	r1, #16
   743a0:	bl	4d18 <calloc@plt>
   743a4:	subs	r3, r0, #0
   743a8:	beq	743bc <fputs@plt+0x6eda4>
   743ac:	str	r6, [r3]
   743b0:	mov	r0, r5
   743b4:	str	r3, [r4]
   743b8:	pop	{r4, r5, r6, pc}
   743bc:	mvn	r0, #11
   743c0:	str	r3, [r4]
   743c4:	pop	{r4, r5, r6, pc}
   743c8:	ldr	r0, [pc, #24]	; 743e8 <fputs@plt+0x6edd0>
   743cc:	mov	r2, #59	; 0x3b
   743d0:	ldr	r1, [pc, #20]	; 743ec <fputs@plt+0x6edd4>
   743d4:	ldr	r3, [pc, #20]	; 743f0 <fputs@plt+0x6edd8>
   743d8:	add	r0, pc, r0
   743dc:	add	r1, pc, r1
   743e0:	add	r3, pc, r3
   743e4:	bl	76bb0 <fputs@plt+0x71598>
   743e8:	ldrdeq	r9, [r1], -r4
   743ec:	andeq	r1, r2, r4, lsr #22
   743f0:	andeq	r1, r2, r8, lsl #22
   743f4:	push	{r3, r4, r5, r6, r7, lr}
   743f8:	subs	r4, r0, #0
   743fc:	mov	r7, r1
   74400:	mov	r5, r2
   74404:	beq	7448c <fputs@plt+0x6ee74>
   74408:	ldr	r3, [r4, #4]
   7440c:	ldr	r2, [r4, #8]
   74410:	cmp	r3, r2
   74414:	bcc	74450 <fputs@plt+0x6ee38>
   74418:	add	r3, r3, #1
   7441c:	ldr	r0, [r4, #12]
   74420:	lsl	r6, r3, #1
   74424:	cmp	r6, #16
   74428:	movcc	r6, #16
   7442c:	lsl	r1, r6, #3
   74430:	bl	548c <realloc@plt>
   74434:	cmp	r0, #0
   74438:	beq	74484 <fputs@plt+0x6ee6c>
   7443c:	ldr	r3, [r4, #4]
   74440:	mov	r2, r0
   74444:	str	r0, [r4, #12]
   74448:	str	r6, [r4, #8]
   7444c:	b	74454 <fputs@plt+0x6ee3c>
   74450:	ldr	r2, [r4, #12]
   74454:	add	r1, r2, r3, lsl #3
   74458:	add	r0, r3, #1
   7445c:	cmp	r5, #0
   74460:	str	r0, [r4, #4]
   74464:	str	r7, [r2, r3, lsl #3]
   74468:	mov	r0, r4
   7446c:	str	r5, [r1, #4]
   74470:	mov	r1, r3
   74474:	strne	r3, [r5]
   74478:	bl	74124 <fputs@plt+0x6eb0c>
   7447c:	mov	r0, #0
   74480:	pop	{r3, r4, r5, r6, r7, pc}
   74484:	mvn	r0, #11
   74488:	pop	{r3, r4, r5, r6, r7, pc}
   7448c:	ldr	r0, [pc, #24]	; 744ac <fputs@plt+0x6ee94>
   74490:	mov	r2, #158	; 0x9e
   74494:	ldr	r1, [pc, #20]	; 744b0 <fputs@plt+0x6ee98>
   74498:	ldr	r3, [pc, #20]	; 744b4 <fputs@plt+0x6ee9c>
   7449c:	add	r0, pc, r0
   744a0:	add	r1, pc, r1
   744a4:	add	r3, pc, r3
   744a8:	bl	76bb0 <fputs@plt+0x71598>
   744ac:	andeq	r9, r1, r0, lsl r4
   744b0:	andeq	r1, r2, r0, ror #20
   744b4:	andeq	r1, r2, ip, lsl fp
   744b8:	push	{r4, lr}
   744bc:	subs	r4, r0, #0
   744c0:	beq	744e8 <fputs@plt+0x6eed0>
   744c4:	bl	74294 <fputs@plt+0x6ec7c>
   744c8:	subs	r1, r0, #0
   744cc:	beq	744e0 <fputs@plt+0x6eec8>
   744d0:	mov	r0, r4
   744d4:	bl	741c0 <fputs@plt+0x6eba8>
   744d8:	mov	r0, #1
   744dc:	pop	{r4, pc}
   744e0:	mov	r0, r1
   744e4:	pop	{r4, pc}
   744e8:	mov	r0, r4
   744ec:	pop	{r4, pc}
   744f0:	push	{r4, lr}
   744f4:	subs	r4, r0, #0
   744f8:	beq	74538 <fputs@plt+0x6ef20>
   744fc:	bl	74294 <fputs@plt+0x6ec7c>
   74500:	subs	r3, r0, #0
   74504:	beq	74530 <fputs@plt+0x6ef18>
   74508:	ldr	r2, [r4, #12]
   7450c:	mov	r0, r4
   74510:	rsb	r1, r2, r3
   74514:	asr	r1, r1, #3
   74518:	bl	74040 <fputs@plt+0x6ea28>
   7451c:	mov	r1, r0
   74520:	mov	r0, r4
   74524:	bl	74124 <fputs@plt+0x6eb0c>
   74528:	mov	r0, #1
   7452c:	pop	{r4, pc}
   74530:	mov	r0, r3
   74534:	pop	{r4, pc}
   74538:	ldr	r0, [pc, #24]	; 74558 <fputs@plt+0x6ef40>
   7453c:	movw	r2, #257	; 0x101
   74540:	ldr	r1, [pc, #20]	; 7455c <fputs@plt+0x6ef44>
   74544:	ldr	r3, [pc, #20]	; 74560 <fputs@plt+0x6ef48>
   74548:	add	r0, pc, r0
   7454c:	add	r1, pc, r1
   74550:	add	r3, pc, r3
   74554:	bl	76bb0 <fputs@plt+0x71598>
   74558:	andeq	r9, r1, r4, ror #6
   7455c:			; <UNDEFINED> instruction: 0x000219b4
   74560:	andeq	r1, r2, r4, asr #20
   74564:	cmp	r0, #0
   74568:	bxeq	lr
   7456c:	ldr	r3, [r0, #4]
   74570:	cmp	r3, #0
   74574:	ldrne	r3, [r0, #12]
   74578:	ldrne	r0, [r3]
   7457c:	moveq	r0, r3
   74580:	bx	lr
   74584:	subs	r3, r0, #0
   74588:	push	{r4, lr}
   7458c:	beq	745b8 <fputs@plt+0x6efa0>
   74590:	ldr	r2, [r3, #4]
   74594:	cmp	r2, #0
   74598:	beq	745b0 <fputs@plt+0x6ef98>
   7459c:	ldr	r1, [r3, #12]
   745a0:	ldr	r4, [r1]
   745a4:	bl	741c0 <fputs@plt+0x6eba8>
   745a8:	mov	r0, r4
   745ac:	pop	{r4, pc}
   745b0:	mov	r0, r2
   745b4:	pop	{r4, pc}
   745b8:	mov	r0, r3
   745bc:	pop	{r4, pc}
   745c0:	push	{r4, r5, r6, lr}
   745c4:	subs	r6, r1, #0
   745c8:	beq	7462c <fputs@plt+0x6f014>
   745cc:	cmp	r0, #0
   745d0:	beq	74624 <fputs@plt+0x6f00c>
   745d4:	ldr	r4, [r0]
   745d8:	cmp	r4, #0
   745dc:	addne	r5, r0, #4
   745e0:	bne	745fc <fputs@plt+0x6efe4>
   745e4:	b	74610 <fputs@plt+0x6eff8>
   745e8:	cmp	r5, #0
   745ec:	beq	74618 <fputs@plt+0x6f000>
   745f0:	ldr	r4, [r5], #4
   745f4:	cmp	r4, #0
   745f8:	beq	74610 <fputs@plt+0x6eff8>
   745fc:	mov	r0, r4
   74600:	mov	r1, r6
   74604:	bl	557c <strcmp@plt>
   74608:	cmp	r0, #0
   7460c:	bne	745e8 <fputs@plt+0x6efd0>
   74610:	mov	r0, r4
   74614:	pop	{r4, r5, r6, pc}
   74618:	mov	r4, r5
   7461c:	mov	r0, r4
   74620:	pop	{r4, r5, r6, pc}
   74624:	mov	r4, r0
   74628:	b	74610 <fputs@plt+0x6eff8>
   7462c:	ldr	r0, [pc, #24]	; 7464c <fputs@plt+0x6f034>
   74630:	mov	r2, #34	; 0x22
   74634:	ldr	r1, [pc, #20]	; 74650 <fputs@plt+0x6f038>
   74638:	ldr	r3, [pc, #20]	; 74654 <fputs@plt+0x6f03c>
   7463c:	add	r0, pc, r0
   74640:	add	r1, pc, r1
   74644:	add	r3, pc, r3
   74648:	bl	76bb0 <fputs@plt+0x71598>
   7464c:	andeq	r2, r1, r8, ror #19
   74650:	muleq	r2, r8, r9
   74654:	andeq	r1, r2, r0, ror #19
   74658:	push	{r3, r4, r5, lr}
   7465c:	subs	r5, r0, #0
   74660:	popeq	{r3, r4, r5, pc}
   74664:	ldr	r0, [r5]
   74668:	cmp	r0, #0
   7466c:	movne	r4, r5
   74670:	beq	74684 <fputs@plt+0x6f06c>
   74674:	bl	4e5c <free@plt>
   74678:	ldr	r0, [r4, #4]!
   7467c:	cmp	r0, #0
   74680:	bne	74674 <fputs@plt+0x6f05c>
   74684:	mov	r3, #0
   74688:	str	r3, [r5]
   7468c:	pop	{r3, r4, r5, pc}
   74690:	push	{r4, lr}
   74694:	mov	r4, r0
   74698:	bl	74658 <fputs@plt+0x6f040>
   7469c:	mov	r0, r4
   746a0:	pop	{r4, lr}
   746a4:	b	4e5c <free@plt>
   746a8:	push	{r3, r4, r5, r6, r7, lr}
   746ac:	subs	r6, r0, #0
   746b0:	beq	74748 <fputs@plt+0x6f130>
   746b4:	ldr	r3, [r6]
   746b8:	cmp	r3, #0
   746bc:	beq	7476c <fputs@plt+0x6f154>
   746c0:	mov	r2, r6
   746c4:	mov	r3, #0
   746c8:	b	746d0 <fputs@plt+0x6f0b8>
   746cc:	mov	r3, ip
   746d0:	ldr	r1, [r2, #4]!
   746d4:	add	ip, r3, #1
   746d8:	cmp	r1, #0
   746dc:	bne	746cc <fputs@plt+0x6f0b4>
   746e0:	adds	r4, r3, #2
   746e4:	bne	74790 <fputs@plt+0x6f178>
   746e8:	mov	r0, r4
   746ec:	bl	5210 <malloc@plt>
   746f0:	subs	r7, r0, #0
   746f4:	beq	74780 <fputs@plt+0x6f168>
   746f8:	ldr	r0, [r6]
   746fc:	cmp	r0, #0
   74700:	beq	74788 <fputs@plt+0x6f170>
   74704:	mov	r4, r7
   74708:	b	74718 <fputs@plt+0x6f100>
   7470c:	ldr	r0, [r6, #4]!
   74710:	cmp	r0, #0
   74714:	beq	7475c <fputs@plt+0x6f144>
   74718:	bl	54ec <__strdup@plt>
   7471c:	cmp	r0, #0
   74720:	str	r0, [r4], #4
   74724:	mov	r5, r0
   74728:	mov	r3, r4
   7472c:	bne	7470c <fputs@plt+0x6f0f4>
   74730:	mov	r0, r7
   74734:	bl	74658 <fputs@plt+0x6f040>
   74738:	mov	r0, r7
   7473c:	bl	4e5c <free@plt>
   74740:	mov	r0, r5
   74744:	pop	{r3, r4, r5, r6, r7, pc}
   74748:	mov	r0, #4
   7474c:	bl	5210 <malloc@plt>
   74750:	subs	r3, r0, #0
   74754:	beq	74780 <fputs@plt+0x6f168>
   74758:	mov	r7, r3
   7475c:	mov	r2, #0
   74760:	mov	r0, r7
   74764:	str	r2, [r3]
   74768:	pop	{r3, r4, r5, r6, r7, pc}
   7476c:	mov	r4, #1
   74770:	lsl	r0, r4, #2
   74774:	bl	5210 <malloc@plt>
   74778:	subs	r7, r0, #0
   7477c:	bne	746f8 <fputs@plt+0x6f0e0>
   74780:	mov	r0, #0
   74784:	pop	{r3, r4, r5, r6, r7, pc}
   74788:	mov	r3, r7
   7478c:	b	7475c <fputs@plt+0x6f144>
   74790:	mvn	r0, #0
   74794:	mov	r1, r4
   74798:	bl	7f53c <fputs@plt+0x79f24>
   7479c:	cmp	r0, #3
   747a0:	bhi	74770 <fputs@plt+0x6f158>
   747a4:	b	74780 <fputs@plt+0x6f168>
   747a8:	subs	r3, r0, #0
   747ac:	beq	747d4 <fputs@plt+0x6f1bc>
   747b0:	ldr	r0, [r3]
   747b4:	cmp	r0, #0
   747b8:	bxeq	lr
   747bc:	mov	r0, #0
   747c0:	ldr	r2, [r3, #4]!
   747c4:	add	r0, r0, #1
   747c8:	cmp	r2, #0
   747cc:	bne	747c0 <fputs@plt+0x6f1a8>
   747d0:	bx	lr
   747d4:	mov	r0, r3
   747d8:	bx	lr
   747dc:	ldr	r3, [pc, #336]	; 74934 <fputs@plt+0x6f31c>
   747e0:	ldr	r2, [pc, #336]	; 74938 <fputs@plt+0x6f320>
   747e4:	add	r3, pc, r3
   747e8:	push	{r4, r5, r6, r7, r8, lr}
   747ec:	subs	r5, r0, #0
   747f0:	ldr	r6, [r3, r2]
   747f4:	sub	sp, sp, #8
   747f8:	mov	r4, r1
   747fc:	ldr	r3, [r6]
   74800:	str	r3, [sp, #4]
   74804:	beq	74920 <fputs@plt+0x6f308>
   74808:	adds	r1, r5, #1
   7480c:	add	r3, r4, #4
   74810:	movne	r1, #1
   74814:	b	74824 <fputs@plt+0x6f20c>
   74818:	cmn	r2, #1
   7481c:	add	r3, r3, #4
   74820:	addne	r1, r1, #1
   74824:	str	r3, [sp]
   74828:	ldr	r2, [r3, #-4]
   7482c:	cmp	r2, #0
   74830:	bne	74818 <fputs@plt+0x6f200>
   74834:	adds	r7, r1, #1
   74838:	bne	748f8 <fputs@plt+0x6f2e0>
   7483c:	mov	r0, r7
   74840:	bl	5210 <malloc@plt>
   74844:	subs	r8, r0, #0
   74848:	beq	748e4 <fputs@plt+0x6f2cc>
   7484c:	cmn	r5, #1
   74850:	beq	748ec <fputs@plt+0x6f2d4>
   74854:	mov	r0, r5
   74858:	bl	54ec <__strdup@plt>
   7485c:	cmp	r0, #0
   74860:	str	r0, [r8]
   74864:	beq	748d4 <fputs@plt+0x6f2bc>
   74868:	mov	r5, #1
   7486c:	sub	r7, r5, #-1073741823	; 0xc0000001
   74870:	add	r7, r8, r7, lsl #2
   74874:	b	74898 <fputs@plt+0x6f280>
   74878:	cmn	r0, #1
   7487c:	add	r3, r4, #4
   74880:	beq	7489c <fputs@plt+0x6f284>
   74884:	bl	54ec <__strdup@plt>
   74888:	cmp	r0, #0
   7488c:	str	r0, [r7, #4]!
   74890:	beq	748d4 <fputs@plt+0x6f2bc>
   74894:	add	r5, r5, #1
   74898:	add	r3, r4, #4
   7489c:	ldr	r0, [r3, #-4]
   748a0:	mov	r4, r3
   748a4:	cmp	r0, #0
   748a8:	bne	74878 <fputs@plt+0x6f260>
   748ac:	lsl	r5, r5, #2
   748b0:	mov	r0, r8
   748b4:	mov	r3, #0
   748b8:	str	r3, [r8, r5]
   748bc:	ldr	r2, [sp, #4]
   748c0:	ldr	r3, [r6]
   748c4:	cmp	r2, r3
   748c8:	bne	748f4 <fputs@plt+0x6f2dc>
   748cc:	add	sp, sp, #8
   748d0:	pop	{r4, r5, r6, r7, r8, pc}
   748d4:	mov	r0, r8
   748d8:	bl	74658 <fputs@plt+0x6f040>
   748dc:	mov	r0, r8
   748e0:	bl	4e5c <free@plt>
   748e4:	mov	r0, #0
   748e8:	b	748bc <fputs@plt+0x6f2a4>
   748ec:	mov	r5, #0
   748f0:	b	7486c <fputs@plt+0x6f254>
   748f4:	bl	524c <__stack_chk_fail@plt>
   748f8:	mvn	r0, #0
   748fc:	mov	r1, r7
   74900:	bl	7f53c <fputs@plt+0x79f24>
   74904:	cmp	r0, #3
   74908:	bls	748e4 <fputs@plt+0x6f2cc>
   7490c:	lsl	r0, r7, #2
   74910:	bl	5210 <malloc@plt>
   74914:	subs	r8, r0, #0
   74918:	bne	7484c <fputs@plt+0x6f234>
   7491c:	b	748e4 <fputs@plt+0x6f2cc>
   74920:	mov	r0, #4
   74924:	bl	5210 <malloc@plt>
   74928:	subs	r8, r0, #0
   7492c:	bne	748b0 <fputs@plt+0x6f298>
   74930:	b	748e4 <fputs@plt+0x6f2cc>
   74934:	muleq	r3, r4, r3
   74938:	andeq	r0, r0, r0, asr #8
   7493c:	push	{r0, r1, r2, r3}
   74940:	ldr	r2, [pc, #80]	; 74998 <fputs@plt+0x6f380>
   74944:	ldr	ip, [pc, #80]	; 7499c <fputs@plt+0x6f384>
   74948:	add	r2, pc, r2
   7494c:	push	{r4, lr}
   74950:	sub	sp, sp, #8
   74954:	ldr	r4, [r2, ip]
   74958:	add	r3, sp, #20
   7495c:	str	r3, [sp]
   74960:	mov	r1, r3
   74964:	ldr	r0, [sp, #16]
   74968:	ldr	r3, [r4]
   7496c:	str	r3, [sp, #4]
   74970:	bl	747dc <fputs@plt+0x6f1c4>
   74974:	ldr	r2, [sp, #4]
   74978:	ldr	r3, [r4]
   7497c:	cmp	r2, r3
   74980:	bne	74994 <fputs@plt+0x6f37c>
   74984:	add	sp, sp, #8
   74988:	pop	{r4, lr}
   7498c:	add	sp, sp, #16
   74990:	bx	lr
   74994:	bl	524c <__stack_chk_fail@plt>
   74998:	andeq	ip, r3, r0, lsr r2
   7499c:	andeq	r0, r0, r0, asr #8
   749a0:	ldr	r3, [pc, #388]	; 74b2c <fputs@plt+0x6f514>
   749a4:	ldr	r2, [pc, #388]	; 74b30 <fputs@plt+0x6f518>
   749a8:	add	r3, pc, r3
   749ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   749b0:	subs	r8, r0, #0
   749b4:	ldr	sl, [r3, r2]
   749b8:	sub	sp, sp, #20
   749bc:	mov	r6, r1
   749c0:	ldr	r3, [sl]
   749c4:	str	r3, [sp, #12]
   749c8:	beq	74b0c <fputs@plt+0x6f4f4>
   749cc:	add	r5, sp, #16
   749d0:	add	r7, sp, #8
   749d4:	mov	r2, r1
   749d8:	mov	r3, #0
   749dc:	str	r8, [r5, #-12]!
   749e0:	mov	r1, r7
   749e4:	mov	r0, r5
   749e8:	bl	66788 <fputs@plt+0x61170>
   749ec:	cmp	r0, #0
   749f0:	beq	74adc <fputs@plt+0x6f4c4>
   749f4:	mov	r4, #0
   749f8:	b	74a00 <fputs@plt+0x6f3e8>
   749fc:	mov	r4, r3
   74a00:	mov	r3, #0
   74a04:	mov	r0, r5
   74a08:	mov	r1, r7
   74a0c:	mov	r2, r6
   74a10:	bl	66788 <fputs@plt+0x61170>
   74a14:	add	r3, r4, #1
   74a18:	cmp	r0, #0
   74a1c:	bne	749fc <fputs@plt+0x6f3e4>
   74a20:	adds	r4, r4, #2
   74a24:	bne	74ae4 <fputs@plt+0x6f4cc>
   74a28:	lsl	r0, r4, #2
   74a2c:	bl	5210 <malloc@plt>
   74a30:	subs	fp, r0, #0
   74a34:	beq	74af8 <fputs@plt+0x6f4e0>
   74a38:	mov	r0, r5
   74a3c:	mov	r1, r7
   74a40:	mov	r2, r6
   74a44:	mov	r3, #0
   74a48:	str	r8, [sp, #4]
   74a4c:	bl	66788 <fputs@plt+0x61170>
   74a50:	cmp	r0, #0
   74a54:	beq	74b00 <fputs@plt+0x6f4e8>
   74a58:	sub	r8, fp, #4
   74a5c:	mov	r9, #0
   74a60:	b	74a84 <fputs@plt+0x6f46c>
   74a64:	mov	r0, r5
   74a68:	mov	r1, r7
   74a6c:	mov	r2, r6
   74a70:	mov	r3, #0
   74a74:	bl	66788 <fputs@plt+0x61170>
   74a78:	add	r9, r9, #1
   74a7c:	cmp	r0, #0
   74a80:	beq	74ac8 <fputs@plt+0x6f4b0>
   74a84:	ldr	r1, [sp, #8]
   74a88:	bl	4dd8 <__strndup@plt>
   74a8c:	cmp	r0, #0
   74a90:	mov	r4, r0
   74a94:	str	r0, [r8, #4]!
   74a98:	bne	74a64 <fputs@plt+0x6f44c>
   74a9c:	mov	r0, fp
   74aa0:	bl	74658 <fputs@plt+0x6f040>
   74aa4:	mov	r0, fp
   74aa8:	bl	4e5c <free@plt>
   74aac:	mov	r0, r4
   74ab0:	ldr	r2, [sp, #12]
   74ab4:	ldr	r3, [sl]
   74ab8:	cmp	r2, r3
   74abc:	bne	74b08 <fputs@plt+0x6f4f0>
   74ac0:	add	sp, sp, #20
   74ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74ac8:	lsl	r9, r9, #2
   74acc:	mov	r3, #0
   74ad0:	mov	r0, fp
   74ad4:	str	r3, [fp, r9]
   74ad8:	b	74ab0 <fputs@plt+0x6f498>
   74adc:	mov	r4, #1
   74ae0:	b	74a28 <fputs@plt+0x6f410>
   74ae4:	mvn	r0, #0
   74ae8:	mov	r1, r4
   74aec:	bl	7f53c <fputs@plt+0x79f24>
   74af0:	cmp	r0, #3
   74af4:	bhi	74a28 <fputs@plt+0x6f410>
   74af8:	mov	r0, #0
   74afc:	b	74ab0 <fputs@plt+0x6f498>
   74b00:	mov	r9, r0
   74b04:	b	74acc <fputs@plt+0x6f4b4>
   74b08:	bl	524c <__stack_chk_fail@plt>
   74b0c:	ldr	r0, [pc, #32]	; 74b34 <fputs@plt+0x6f51c>
   74b10:	mov	r2, #231	; 0xe7
   74b14:	ldr	r1, [pc, #28]	; 74b38 <fputs@plt+0x6f520>
   74b18:	ldr	r3, [pc, #28]	; 74b3c <fputs@plt+0x6f524>
   74b1c:	add	r0, pc, r0
   74b20:	add	r1, pc, r1
   74b24:	add	r3, pc, r3
   74b28:	bl	76bb0 <fputs@plt+0x71598>
   74b2c:	ldrdeq	ip, [r3], -r0
   74b30:	andeq	r0, r0, r0, asr #8
   74b34:	strdeq	r2, [r1], -r0
   74b38:			; <UNDEFINED> instruction: 0x000214b8
   74b3c:	andeq	r1, r2, ip, lsl #10
   74b40:	push	{r4, r5, r6, r7, r8, lr}
   74b44:	subs	r7, r1, #0
   74b48:	mov	r4, r0
   74b4c:	beq	74c14 <fputs@plt+0x6f5fc>
   74b50:	mov	r0, r7
   74b54:	bl	4fc4 <strlen@plt>
   74b58:	mov	r8, r0
   74b5c:	cmp	r4, #0
   74b60:	beq	74c34 <fputs@plt+0x6f61c>
   74b64:	ldr	r0, [r4]
   74b68:	cmp	r0, #0
   74b6c:	beq	74c24 <fputs@plt+0x6f60c>
   74b70:	add	r6, r4, #4
   74b74:	mov	r5, #0
   74b78:	b	74b90 <fputs@plt+0x6f578>
   74b7c:	ldr	r0, [r6], #4
   74b80:	cmp	r0, #0
   74b84:	beq	74ba0 <fputs@plt+0x6f588>
   74b88:	cmp	r5, #0
   74b8c:	addne	r5, r5, r8
   74b90:	bl	4fc4 <strlen@plt>
   74b94:	cmp	r6, #0
   74b98:	add	r5, r5, r0
   74b9c:	bne	74b7c <fputs@plt+0x6f564>
   74ba0:	add	r0, r5, #1
   74ba4:	bl	5210 <malloc@plt>
   74ba8:	subs	r6, r0, #0
   74bac:	beq	74c2c <fputs@plt+0x6f614>
   74bb0:	ldr	r1, [r4]
   74bb4:	mov	r3, r6
   74bb8:	cmp	r1, #0
   74bbc:	bne	74bec <fputs@plt+0x6f5d4>
   74bc0:	b	74c04 <fputs@plt+0x6f5ec>
   74bc4:	ldr	r2, [r4, #4]
   74bc8:	cmp	r2, #0
   74bcc:	beq	74c04 <fputs@plt+0x6f5ec>
   74bd0:	cmp	r3, r6
   74bd4:	beq	74be4 <fputs@plt+0x6f5cc>
   74bd8:	bl	4d3c <stpcpy@plt>
   74bdc:	ldr	r2, [r4, #4]
   74be0:	mov	r3, r0
   74be4:	mov	r4, r5
   74be8:	mov	r1, r2
   74bec:	mov	r0, r3
   74bf0:	bl	4d3c <stpcpy@plt>
   74bf4:	adds	r5, r4, #4
   74bf8:	mov	r1, r7
   74bfc:	mov	r3, r0
   74c00:	bne	74bc4 <fputs@plt+0x6f5ac>
   74c04:	mov	r2, #0
   74c08:	mov	r0, r6
   74c0c:	strb	r2, [r3]
   74c10:	pop	{r4, r5, r6, r7, r8, pc}
   74c14:	ldr	r7, [pc, #52]	; 74c50 <fputs@plt+0x6f638>
   74c18:	mov	r8, #1
   74c1c:	add	r7, pc, r7
   74c20:	b	74b5c <fputs@plt+0x6f544>
   74c24:	mov	r0, #1
   74c28:	b	74ba4 <fputs@plt+0x6f58c>
   74c2c:	mov	r0, r6
   74c30:	pop	{r4, r5, r6, r7, r8, pc}
   74c34:	mov	r0, #1
   74c38:	bl	5210 <malloc@plt>
   74c3c:	subs	r3, r0, #0
   74c40:	movne	r6, r3
   74c44:	bne	74c04 <fputs@plt+0x6f5ec>
   74c48:	mov	r0, r4
   74c4c:	pop	{r4, r5, r6, r7, r8, pc}
   74c50:	andeq	sp, r1, r8, asr #3
   74c54:	push	{r4, r5, r6, r7, r8, lr}
   74c58:	subs	r7, r1, #0
   74c5c:	mov	r6, r0
   74c60:	beq	74cf0 <fputs@plt+0x6f6d8>
   74c64:	ldr	r5, [r0]
   74c68:	cmp	r5, #0
   74c6c:	beq	74ce4 <fputs@plt+0x6f6cc>
   74c70:	ldr	r4, [r5]
   74c74:	cmp	r4, #0
   74c78:	beq	74cf8 <fputs@plt+0x6f6e0>
   74c7c:	mov	r3, r5
   74c80:	mov	r2, #0
   74c84:	b	74c8c <fputs@plt+0x6f674>
   74c88:	mov	r2, ip
   74c8c:	ldr	r4, [r3, #4]!
   74c90:	add	ip, r2, #1
   74c94:	cmp	r4, #0
   74c98:	bne	74c88 <fputs@plt+0x6f670>
   74c9c:	add	r8, r2, #3
   74ca0:	cmp	r8, ip
   74ca4:	bcc	74d10 <fputs@plt+0x6f6f8>
   74ca8:	cmp	r8, #0
   74cac:	mov	r4, ip
   74cb0:	bne	74cfc <fputs@plt+0x6f6e4>
   74cb4:	mov	r0, r5
   74cb8:	lsl	r1, r8, #2
   74cbc:	bl	548c <realloc@plt>
   74cc0:	subs	r3, r0, #0
   74cc4:	beq	74d10 <fputs@plt+0x6f6f8>
   74cc8:	add	r1, r3, r4, lsl #2
   74ccc:	mov	r2, #0
   74cd0:	str	r7, [r3, r4, lsl #2]
   74cd4:	mov	r0, r2
   74cd8:	str	r2, [r1, #4]
   74cdc:	str	r3, [r6]
   74ce0:	pop	{r4, r5, r6, r7, r8, pc}
   74ce4:	mov	r4, r5
   74ce8:	mov	r8, #2
   74cec:	b	74cb4 <fputs@plt+0x6f69c>
   74cf0:	mov	r0, r7
   74cf4:	pop	{r4, r5, r6, r7, r8, pc}
   74cf8:	mov	r8, #2
   74cfc:	mvn	r0, #0
   74d00:	mov	r1, r8
   74d04:	bl	7f53c <fputs@plt+0x79f24>
   74d08:	cmp	r0, #3
   74d0c:	bhi	74cb4 <fputs@plt+0x6f69c>
   74d10:	mvn	r0, #11
   74d14:	pop	{r4, r5, r6, r7, r8, pc}
   74d18:	cmp	r1, #0
   74d1c:	push	{r4, r5, r6, r7, r8, lr}
   74d20:	mov	r6, r0
   74d24:	mov	r7, r2
   74d28:	beq	74d80 <fputs@plt+0x6f768>
   74d2c:	ldr	r0, [r1]
   74d30:	cmp	r0, #0
   74d34:	beq	74d80 <fputs@plt+0x6f768>
   74d38:	add	r4, r1, #4
   74d3c:	b	74d60 <fputs@plt+0x6f748>
   74d40:	bl	74c54 <fputs@plt+0x6f63c>
   74d44:	subs	r8, r0, #0
   74d48:	blt	74d88 <fputs@plt+0x6f770>
   74d4c:	cmp	r4, #0
   74d50:	beq	74d80 <fputs@plt+0x6f768>
   74d54:	ldr	r0, [r4], #4
   74d58:	cmp	r0, #0
   74d5c:	beq	74d80 <fputs@plt+0x6f768>
   74d60:	mov	r1, r7
   74d64:	bl	66c68 <fputs@plt+0x61650>
   74d68:	subs	r5, r0, #0
   74d6c:	mov	r0, r6
   74d70:	mov	r1, r5
   74d74:	bne	74d40 <fputs@plt+0x6f728>
   74d78:	mvn	r0, #11
   74d7c:	pop	{r4, r5, r6, r7, r8, pc}
   74d80:	mov	r0, #0
   74d84:	pop	{r4, r5, r6, r7, r8, pc}
   74d88:	mov	r0, r5
   74d8c:	bl	4e5c <free@plt>
   74d90:	mov	r0, r8
   74d94:	pop	{r4, r5, r6, r7, r8, pc}
   74d98:	cmp	r1, #0
   74d9c:	cmpeq	r2, #0
   74da0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   74da4:	movne	ip, #0
   74da8:	moveq	ip, #1
   74dac:	mov	r6, r1
   74db0:	mov	r7, r2
   74db4:	mov	r9, r0
   74db8:	beq	74e54 <fputs@plt+0x6f83c>
   74dbc:	ldr	r8, [r0]
   74dc0:	cmp	r8, #0
   74dc4:	beq	74e5c <fputs@plt+0x6f844>
   74dc8:	ldr	r3, [r8]
   74dcc:	cmp	r3, #0
   74dd0:	beq	74e5c <fputs@plt+0x6f844>
   74dd4:	mov	r3, r8
   74dd8:	b	74de0 <fputs@plt+0x6f7c8>
   74ddc:	mov	ip, r4
   74de0:	ldr	r5, [r3, #4]!
   74de4:	add	r4, ip, #1
   74de8:	cmp	r5, #0
   74dec:	bne	74ddc <fputs@plt+0x6f7c4>
   74df0:	cmp	r7, #0
   74df4:	movne	r3, #3
   74df8:	moveq	r3, #2
   74dfc:	cmp	r6, #0
   74e00:	addne	r3, r3, #1
   74e04:	add	r5, r3, ip
   74e08:	cmp	r5, r4
   74e0c:	bcc	74e8c <fputs@plt+0x6f874>
   74e10:	cmp	r5, #0
   74e14:	bne	74e78 <fputs@plt+0x6f860>
   74e18:	mov	r0, r8
   74e1c:	lsl	r1, r5, #2
   74e20:	bl	548c <realloc@plt>
   74e24:	subs	r3, r0, #0
   74e28:	beq	74e8c <fputs@plt+0x6f874>
   74e2c:	cmp	r6, #0
   74e30:	strne	r6, [r3, r4, lsl #2]
   74e34:	addne	r4, r4, #1
   74e38:	cmp	r7, #0
   74e3c:	mov	r0, #0
   74e40:	strne	r7, [r3, r4, lsl #2]
   74e44:	addne	r4, r4, #1
   74e48:	str	r0, [r3, r4, lsl #2]
   74e4c:	str	r3, [r9]
   74e50:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   74e54:	mov	r0, #0
   74e58:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   74e5c:	cmp	r7, #0
   74e60:	mov	r4, #0
   74e64:	movne	ip, #2
   74e68:	moveq	ip, #1
   74e6c:	cmp	r6, r4
   74e70:	moveq	r5, ip
   74e74:	addne	r5, ip, #1
   74e78:	mvn	r0, #0
   74e7c:	mov	r1, r5
   74e80:	bl	7f53c <fputs@plt+0x79f24>
   74e84:	cmp	r0, #3
   74e88:	bhi	74e18 <fputs@plt+0x6f800>
   74e8c:	mvn	r0, #11
   74e90:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   74e94:	push	{r3, r4, r5, lr}
   74e98:	mov	r5, r1
   74e9c:	bl	74c54 <fputs@plt+0x6f63c>
   74ea0:	subs	r4, r0, #0
   74ea4:	blt	74eb0 <fputs@plt+0x6f898>
   74ea8:	mov	r0, r4
   74eac:	pop	{r3, r4, r5, pc}
   74eb0:	mov	r0, r5
   74eb4:	bl	4e5c <free@plt>
   74eb8:	mov	r0, r4
   74ebc:	pop	{r3, r4, r5, pc}
   74ec0:	cmp	r1, #0
   74ec4:	push	{r4, lr}
   74ec8:	mov	r4, r0
   74ecc:	mov	r0, r1
   74ed0:	beq	74eec <fputs@plt+0x6f8d4>
   74ed4:	bl	54ec <__strdup@plt>
   74ed8:	subs	r1, r0, #0
   74edc:	beq	74ef0 <fputs@plt+0x6f8d8>
   74ee0:	mov	r0, r4
   74ee4:	pop	{r4, lr}
   74ee8:	b	74e94 <fputs@plt+0x6f87c>
   74eec:	pop	{r4, pc}
   74ef0:	mvn	r0, #11
   74ef4:	pop	{r4, pc}
   74ef8:	push	{r3, r4, r5, lr}
   74efc:	subs	r4, r1, #0
   74f00:	mov	r5, r0
   74f04:	beq	74f40 <fputs@plt+0x6f928>
   74f08:	ldr	r1, [r4]
   74f0c:	cmp	r1, #0
   74f10:	beq	74f40 <fputs@plt+0x6f928>
   74f14:	add	r4, r4, #4
   74f18:	b	74f28 <fputs@plt+0x6f910>
   74f1c:	ldr	r1, [r4], #4
   74f20:	cmp	r1, #0
   74f24:	beq	74f40 <fputs@plt+0x6f928>
   74f28:	mov	r0, r5
   74f2c:	bl	74ec0 <fputs@plt+0x6f8a8>
   74f30:	cmp	r0, #0
   74f34:	poplt	{r3, r4, r5, pc}
   74f38:	cmp	r4, #0
   74f3c:	bne	74f1c <fputs@plt+0x6f904>
   74f40:	mov	r0, #0
   74f44:	pop	{r3, r4, r5, pc}
   74f48:	push	{r4, r5, r6, r7, r8, lr}
   74f4c:	subs	r8, r0, #0
   74f50:	mov	r7, r1
   74f54:	beq	74fc0 <fputs@plt+0x6f9a8>
   74f58:	cmp	r1, #0
   74f5c:	beq	74fc8 <fputs@plt+0x6f9b0>
   74f60:	ldr	r4, [r8]
   74f64:	cmp	r4, #0
   74f68:	moveq	r5, r8
   74f6c:	beq	74fb8 <fputs@plt+0x6f9a0>
   74f70:	mov	r6, r8
   74f74:	mov	r5, r8
   74f78:	b	74f88 <fputs@plt+0x6f970>
   74f7c:	ldr	r4, [r6, #4]!
   74f80:	cmp	r4, #0
   74f84:	beq	74fb8 <fputs@plt+0x6f9a0>
   74f88:	mov	r0, r4
   74f8c:	mov	r1, r7
   74f90:	bl	557c <strcmp@plt>
   74f94:	cmp	r0, #0
   74f98:	strne	r4, [r5]
   74f9c:	addne	r5, r5, #4
   74fa0:	bne	74f7c <fputs@plt+0x6f964>
   74fa4:	mov	r0, r4
   74fa8:	bl	4e5c <free@plt>
   74fac:	ldr	r4, [r6, #4]!
   74fb0:	cmp	r4, #0
   74fb4:	bne	74f88 <fputs@plt+0x6f970>
   74fb8:	mov	r3, #0
   74fbc:	str	r3, [r5]
   74fc0:	mov	r0, r8
   74fc4:	pop	{r4, r5, r6, r7, r8, pc}
   74fc8:	ldr	r0, [pc, #24]	; 74fe8 <fputs@plt+0x6f9d0>
   74fcc:	movw	r2, #543	; 0x21f
   74fd0:	ldr	r1, [pc, #20]	; 74fec <fputs@plt+0x6f9d4>
   74fd4:	ldr	r3, [pc, #20]	; 74ff0 <fputs@plt+0x6f9d8>
   74fd8:	add	r0, pc, r0
   74fdc:	add	r1, pc, r1
   74fe0:	add	r3, pc, r3
   74fe4:	bl	76bb0 <fputs@plt+0x71598>
   74fe8:	andeq	r2, r1, r4, lsr r8
   74fec:	strdeq	r0, [r2], -ip
   74ff0:	andeq	r0, r2, ip, ror #31
   74ff4:	push	{r3, r4, r5, lr}
   74ff8:	subs	r5, r0, #0
   74ffc:	beq	75030 <fputs@plt+0x6fa18>
   75000:	ldr	r1, [r5]
   75004:	cmp	r1, #0
   75008:	beq	75030 <fputs@plt+0x6fa18>
   7500c:	add	r4, r5, #4
   75010:	b	75020 <fputs@plt+0x6fa08>
   75014:	ldr	r1, [r4], #4
   75018:	cmp	r1, #0
   7501c:	beq	75030 <fputs@plt+0x6fa18>
   75020:	mov	r0, r4
   75024:	bl	74f48 <fputs@plt+0x6f930>
   75028:	cmp	r4, #0
   7502c:	bne	75014 <fputs@plt+0x6f9fc>
   75030:	mov	r0, r5
   75034:	pop	{r3, r4, r5, pc}
   75038:	push	{r3, r4, r5, lr}
   7503c:	subs	r4, r0, #0
   75040:	mov	r5, r1
   75044:	beq	7508c <fputs@plt+0x6fa74>
   75048:	ldr	r0, [r4]
   7504c:	cmp	r0, #0
   75050:	beq	7508c <fputs@plt+0x6fa74>
   75054:	add	r4, r4, #4
   75058:	b	75070 <fputs@plt+0x6fa58>
   7505c:	cmp	r4, #0
   75060:	beq	7508c <fputs@plt+0x6fa74>
   75064:	ldr	r0, [r4], #4
   75068:	cmp	r0, #0
   7506c:	beq	7508c <fputs@plt+0x6fa74>
   75070:	mov	r1, r5
   75074:	mov	r2, #0
   75078:	bl	5330 <fnmatch@plt>
   7507c:	cmp	r0, #0
   75080:	bne	7505c <fputs@plt+0x6fa44>
   75084:	mov	r0, #1
   75088:	pop	{r3, r4, r5, pc}
   7508c:	mov	r0, #0
   75090:	pop	{r3, r4, r5, pc}
   75094:	push	{r4, r5, r6, lr}
   75098:	subs	r4, r0, #0
   7509c:	mov	r5, r1
   750a0:	beq	750bc <fputs@plt+0x6faa4>
   750a4:	cmp	r1, #0
   750a8:	beq	750bc <fputs@plt+0x6faa4>
   750ac:	ldrb	r3, [r4]
   750b0:	sub	r3, r3, #48	; 0x30
   750b4:	cmp	r3, #9
   750b8:	bhi	750c4 <fputs@plt+0x6faac>
   750bc:	mov	r0, #0
   750c0:	pop	{r4, r5, r6, pc}
   750c4:	mov	r0, #0
   750c8:	bl	4ba4 <sysconf@plt>
   750cc:	sub	r0, r0, #2
   750d0:	cmp	r5, r0
   750d4:	bhi	750bc <fputs@plt+0x6faa4>
   750d8:	add	r5, r4, r5
   750dc:	cmp	r4, r5
   750e0:	bcs	75110 <fputs@plt+0x6faf8>
   750e4:	ldr	r6, [pc, #44]	; 75118 <fputs@plt+0x6fb00>
   750e8:	sub	r4, r4, #1
   750ec:	sub	r5, r5, #1
   750f0:	add	r6, pc, r6
   750f4:	mov	r0, r6
   750f8:	ldrb	r1, [r4, #1]!
   750fc:	bl	4cb8 <strchr@plt>
   75100:	cmp	r0, #0
   75104:	popeq	{r4, r5, r6, pc}
   75108:	cmp	r4, r5
   7510c:	bne	750f4 <fputs@plt+0x6fadc>
   75110:	mov	r0, #1
   75114:	pop	{r4, r5, r6, pc}
   75118:	andeq	r0, r2, r4, ror #30
   7511c:	push	{r4, lr}
   75120:	subs	r4, r0, #0
   75124:	popeq	{r4, pc}
   75128:	bl	4fc4 <strlen@plt>
   7512c:	mov	r1, r0
   75130:	mov	r0, r4
   75134:	pop	{r4, lr}
   75138:	b	75094 <fputs@plt+0x6fa7c>
   7513c:	push	{r3, lr}
   75140:	bl	4c88 <getenv@plt>
   75144:	cmp	r0, #0
   75148:	beq	75154 <fputs@plt+0x6fb3c>
   7514c:	pop	{r3, lr}
   75150:	b	660c8 <fputs@plt+0x60ab0>
   75154:	mvn	r0, #5
   75158:	pop	{r3, pc}
   7515c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75160:	sub	sp, sp, #148	; 0x94
   75164:	ldr	lr, [pc, #696]	; 75424 <fputs@plt+0x6fe0c>
   75168:	mov	r4, r0
   7516c:	ldr	r5, [pc, #692]	; 75428 <fputs@plt+0x6fe10>
   75170:	add	ip, sp, #204	; 0xcc
   75174:	add	lr, pc, lr
   75178:	ldr	r0, [sp, #200]	; 0xc8
   7517c:	mov	r9, r1
   75180:	mov	r8, r2
   75184:	ldr	r5, [lr, r5]
   75188:	mov	r7, r3
   7518c:	mov	r2, r0
   75190:	mov	r3, ip
   75194:	add	r0, sp, #132	; 0x84
   75198:	mov	r1, #1
   7519c:	str	r5, [sp, #124]	; 0x7c
   751a0:	mov	lr, #0
   751a4:	ldr	r5, [r5]
   751a8:	str	ip, [sp, #136]	; 0x88
   751ac:	str	lr, [sp, #132]	; 0x84
   751b0:	str	r5, [sp, #140]	; 0x8c
   751b4:	ldr	r6, [sp, #184]	; 0xb8
   751b8:	ldr	r5, [sp, #188]	; 0xbc
   751bc:	ldr	sl, [sp, #192]	; 0xc0
   751c0:	bl	55ac <__vasprintf_chk@plt>
   751c4:	cmp	r0, #0
   751c8:	blt	75308 <fputs@plt+0x6fcf0>
   751cc:	cmp	r4, #0
   751d0:	beq	75324 <fputs@plt+0x6fd0c>
   751d4:	bl	5384 <getpid@plt>
   751d8:	ldr	r1, [pc, #588]	; 7542c <fputs@plt+0x6fe14>
   751dc:	add	r1, pc, r1
   751e0:	cmp	r0, #1
   751e4:	ldrne	r1, [pc, #580]	; 75430 <fputs@plt+0x6fe18>
   751e8:	addne	r1, pc, r1
   751ec:	ldr	ip, [pc, #576]	; 75434 <fputs@plt+0x6fe1c>
   751f0:	mov	r0, r9
   751f4:	ldr	lr, [pc, #572]	; 75438 <fputs@plt+0x6fe20>
   751f8:	mov	r2, r8
   751fc:	add	ip, pc, ip
   75200:	str	ip, [sp, #88]	; 0x58
   75204:	ldr	ip, [sp, #132]	; 0x84
   75208:	add	lr, pc, lr
   7520c:	ldr	r9, [pc, #552]	; 7543c <fputs@plt+0x6fe24>
   75210:	mov	r3, r7
   75214:	ldr	r8, [pc, #548]	; 75440 <fputs@plt+0x6fe28>
   75218:	mov	r7, #199	; 0xc7
   7521c:	add	r9, pc, r9
   75220:	str	r6, [sp]
   75224:	add	r8, pc, r8
   75228:	mov	r6, #114	; 0x72
   7522c:	str	r1, [sp, #4]
   75230:	mov	fp, #190	; 0xbe
   75234:	mov	r1, #154	; 0x9a
   75238:	str	r4, [sp, #8]
   7523c:	str	r5, [sp, #84]	; 0x54
   75240:	mov	r4, #210	; 0xd2
   75244:	str	sl, [sp, #92]	; 0x5c
   75248:	str	r5, [sp, #100]	; 0x64
   7524c:	mov	r5, #78	; 0x4e
   75250:	str	sl, [sp, #104]	; 0x68
   75254:	mov	sl, #136	; 0x88
   75258:	str	lr, [sp, #12]
   7525c:	mov	lr, #185	; 0xb9
   75260:	str	r9, [sp, #80]	; 0x50
   75264:	mov	r9, #76	; 0x4c
   75268:	str	r8, [sp, #96]	; 0x60
   7526c:	mov	r8, #108	; 0x6c
   75270:	str	ip, [sp, #108]	; 0x6c
   75274:	mov	ip, #234	; 0xea
   75278:	str	r7, [sp, #16]
   7527c:	mov	r7, #18
   75280:	str	r6, [sp, #20]
   75284:	mov	r6, #98	; 0x62
   75288:	str	r4, [sp, #24]
   7528c:	mov	r4, #92	; 0x5c
   75290:	str	r5, [sp, #28]
   75294:	mov	r5, #48	; 0x30
   75298:	str	r1, [sp, #32]
   7529c:	str	sl, [sp, #36]	; 0x24
   752a0:	mov	sl, #1
   752a4:	str	r9, [sp, #40]	; 0x28
   752a8:	mov	r9, #0
   752ac:	str	fp, [sp, #44]	; 0x2c
   752b0:	ldr	r1, [sp, #196]	; 0xc4
   752b4:	str	lr, [sp, #48]	; 0x30
   752b8:	str	ip, [sp, #52]	; 0x34
   752bc:	str	r7, [sp, #56]	; 0x38
   752c0:	str	r6, [sp, #60]	; 0x3c
   752c4:	str	r4, [sp, #64]	; 0x40
   752c8:	str	r5, [sp, #68]	; 0x44
   752cc:	str	r8, [sp, #72]	; 0x48
   752d0:	str	sl, [sp, #76]	; 0x4c
   752d4:	str	r9, [sp, #112]	; 0x70
   752d8:	bl	76f58 <fputs@plt+0x71940>
   752dc:	mov	r4, r0
   752e0:	ldr	r0, [sp, #132]	; 0x84
   752e4:	bl	4e5c <free@plt>
   752e8:	ldr	r5, [sp, #124]	; 0x7c
   752ec:	ldr	r2, [sp, #140]	; 0x8c
   752f0:	mov	r0, r4
   752f4:	ldr	r3, [r5]
   752f8:	cmp	r2, r3
   752fc:	bne	7540c <fputs@plt+0x6fdf4>
   75300:	add	sp, sp, #148	; 0x94
   75304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75308:	ldr	r0, [pc, #308]	; 75444 <fputs@plt+0x6fe2c>
   7530c:	mov	r1, #62	; 0x3e
   75310:	ldr	r2, [pc, #304]	; 75448 <fputs@plt+0x6fe30>
   75314:	add	r0, pc, r0
   75318:	add	r2, pc, r2
   7531c:	bl	76f1c <fputs@plt+0x71904>
   75320:	b	752dc <fputs@plt+0x6fcc4>
   75324:	ldr	fp, [sp, #132]	; 0x84
   75328:	mov	r0, r9
   7532c:	ldr	ip, [pc, #280]	; 7544c <fputs@plt+0x6fe34>
   75330:	mov	r2, r8
   75334:	ldr	r9, [pc, #276]	; 75450 <fputs@plt+0x6fe38>
   75338:	mov	r3, r7
   7533c:	ldr	r8, [pc, #272]	; 75454 <fputs@plt+0x6fe3c>
   75340:	add	ip, pc, ip
   75344:	ldr	r7, [pc, #268]	; 75458 <fputs@plt+0x6fe40>
   75348:	add	r9, pc, r9
   7534c:	add	r8, pc, r8
   75350:	mov	lr, #199	; 0xc7
   75354:	add	r7, pc, r7
   75358:	mov	r1, #78	; 0x4e
   7535c:	str	r6, [sp]
   75360:	mov	r6, #114	; 0x72
   75364:	str	r5, [sp, #76]	; 0x4c
   75368:	str	sl, [sp, #84]	; 0x54
   7536c:	str	r5, [sp, #92]	; 0x5c
   75370:	mov	r5, #210	; 0xd2
   75374:	str	sl, [sp, #96]	; 0x60
   75378:	mov	sl, #136	; 0x88
   7537c:	str	r4, [sp, #104]	; 0x68
   75380:	mov	r4, #154	; 0x9a
   75384:	str	ip, [sp, #4]
   75388:	mov	ip, #190	; 0xbe
   7538c:	str	r9, [sp, #72]	; 0x48
   75390:	mov	r9, #76	; 0x4c
   75394:	str	r8, [sp, #80]	; 0x50
   75398:	mov	r8, #234	; 0xea
   7539c:	str	r7, [sp, #88]	; 0x58
   753a0:	mov	r7, #185	; 0xb9
   753a4:	str	fp, [sp, #100]	; 0x64
   753a8:	mov	fp, #48	; 0x30
   753ac:	str	lr, [sp, #8]
   753b0:	mov	lr, #18
   753b4:	str	r6, [sp, #12]
   753b8:	mov	r6, #98	; 0x62
   753bc:	str	r5, [sp, #16]
   753c0:	mov	r5, #92	; 0x5c
   753c4:	str	r1, [sp, #20]
   753c8:	str	r4, [sp, #24]
   753cc:	mov	r4, #108	; 0x6c
   753d0:	str	sl, [sp, #28]
   753d4:	mov	sl, #1
   753d8:	str	r9, [sp, #32]
   753dc:	ldr	r1, [sp, #196]	; 0xc4
   753e0:	str	ip, [sp, #36]	; 0x24
   753e4:	str	r7, [sp, #40]	; 0x28
   753e8:	str	r8, [sp, #44]	; 0x2c
   753ec:	str	lr, [sp, #48]	; 0x30
   753f0:	str	r6, [sp, #52]	; 0x34
   753f4:	str	r5, [sp, #56]	; 0x38
   753f8:	str	fp, [sp, #60]	; 0x3c
   753fc:	str	r4, [sp, #64]	; 0x40
   75400:	str	sl, [sp, #68]	; 0x44
   75404:	bl	76f58 <fputs@plt+0x71940>
   75408:	b	752dc <fputs@plt+0x6fcc4>
   7540c:	bl	524c <__stack_chk_fail@plt>
   75410:	mov	r4, r0
   75414:	ldr	r0, [sp, #132]	; 0x84
   75418:	bl	4e5c <free@plt>
   7541c:	mov	r0, r4
   75420:	bl	54f8 <_Unwind_Resume@plt>
   75424:	andeq	fp, r3, r4, lsl #20
   75428:	andeq	r0, r0, r0, asr #8
   7542c:	andeq	r0, r2, r0, lsr #30
   75430:	andeq	r0, r2, ip, lsl pc
   75434:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   75438:	andeq	r0, r2, r8, lsr #30
   7543c:	andeq	r0, r2, r0, ror #30
   75440:	andeq	r0, r2, r8, ror pc
   75444:	andeq	r0, r2, r0, lsl #28
   75448:	andeq	r1, r2, r4, asr #4
   7544c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   75450:	andeq	r0, r2, r4, lsr lr
   75454:	andeq	r0, r2, r0, asr #28
   75458:	andeq	r0, r2, r8, asr #28
   7545c:	cmp	r0, #0
   75460:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   75464:	mov	r6, r1
   75468:	mov	r5, r2
   7546c:	mov	r9, r3
   75470:	ldr	r8, [sp, #32]
   75474:	ldr	r7, [sp, #36]	; 0x24
   75478:	beq	75508 <fputs@plt+0x6fef0>
   7547c:	cmp	r2, #0
   75480:	beq	75588 <fputs@plt+0x6ff70>
   75484:	cmp	r3, #0
   75488:	beq	75568 <fputs@plt+0x6ff50>
   7548c:	cmp	r8, #0
   75490:	beq	75548 <fputs@plt+0x6ff30>
   75494:	cmp	r7, #0
   75498:	beq	75528 <fputs@plt+0x6ff10>
   7549c:	ldr	r1, [r0, #4]
   754a0:	cmp	r1, #0
   754a4:	movne	r4, r0
   754a8:	beq	754e0 <fputs@plt+0x6fec8>
   754ac:	mov	r0, r5
   754b0:	bl	557c <strcmp@plt>
   754b4:	cmp	r0, #0
   754b8:	bne	754d0 <fputs@plt+0x6feb8>
   754bc:	mov	r0, r6
   754c0:	ldr	r1, [r4]
   754c4:	bl	65b84 <fputs@plt+0x6056c>
   754c8:	cmp	r0, #0
   754cc:	bne	754e8 <fputs@plt+0x6fed0>
   754d0:	add	r4, r4, #20
   754d4:	ldr	r1, [r4, #4]
   754d8:	cmp	r1, #0
   754dc:	bne	754ac <fputs@plt+0x6fe94>
   754e0:	mov	r0, r1
   754e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   754e8:	ldr	r3, [r4, #8]
   754ec:	mov	r0, #1
   754f0:	str	r3, [r9]
   754f4:	ldr	r3, [r4, #12]
   754f8:	str	r3, [r8]
   754fc:	ldr	r3, [r4, #16]
   75500:	str	r3, [r7]
   75504:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   75508:	ldr	r0, [pc, #152]	; 755a8 <fputs@plt+0x6ff90>
   7550c:	mov	r2, #98	; 0x62
   75510:	ldr	r1, [pc, #148]	; 755ac <fputs@plt+0x6ff94>
   75514:	ldr	r3, [pc, #148]	; 755b0 <fputs@plt+0x6ff98>
   75518:	add	r0, pc, r0
   7551c:	add	r1, pc, r1
   75520:	add	r3, pc, r3
   75524:	bl	76bb0 <fputs@plt+0x71598>
   75528:	ldr	r0, [pc, #132]	; 755b4 <fputs@plt+0x6ff9c>
   7552c:	mov	r2, #102	; 0x66
   75530:	ldr	r1, [pc, #128]	; 755b8 <fputs@plt+0x6ffa0>
   75534:	ldr	r3, [pc, #128]	; 755bc <fputs@plt+0x6ffa4>
   75538:	add	r0, pc, r0
   7553c:	add	r1, pc, r1
   75540:	add	r3, pc, r3
   75544:	bl	76bb0 <fputs@plt+0x71598>
   75548:	ldr	r0, [pc, #112]	; 755c0 <fputs@plt+0x6ffa8>
   7554c:	mov	r2, #101	; 0x65
   75550:	ldr	r1, [pc, #108]	; 755c4 <fputs@plt+0x6ffac>
   75554:	ldr	r3, [pc, #108]	; 755c8 <fputs@plt+0x6ffb0>
   75558:	add	r0, pc, r0
   7555c:	add	r1, pc, r1
   75560:	add	r3, pc, r3
   75564:	bl	76bb0 <fputs@plt+0x71598>
   75568:	ldr	r0, [pc, #92]	; 755cc <fputs@plt+0x6ffb4>
   7556c:	mov	r2, #100	; 0x64
   75570:	ldr	r1, [pc, #88]	; 755d0 <fputs@plt+0x6ffb8>
   75574:	ldr	r3, [pc, #88]	; 755d4 <fputs@plt+0x6ffbc>
   75578:	add	r0, pc, r0
   7557c:	add	r1, pc, r1
   75580:	add	r3, pc, r3
   75584:	bl	76bb0 <fputs@plt+0x71598>
   75588:	ldr	r0, [pc, #72]	; 755d8 <fputs@plt+0x6ffc0>
   7558c:	mov	r2, #99	; 0x63
   75590:	ldr	r1, [pc, #68]	; 755dc <fputs@plt+0x6ffc4>
   75594:	ldr	r3, [pc, #68]	; 755e0 <fputs@plt+0x6ffc8>
   75598:	add	r0, pc, r0
   7559c:	add	r1, pc, r1
   755a0:	add	r3, pc, r3
   755a4:	bl	76bb0 <fputs@plt+0x71598>
   755a8:			; <UNDEFINED> instruction: 0x000123b8
   755ac:	strdeq	r0, [r2], -r8
   755b0:	andeq	r1, r2, r0, lsl r0
   755b4:	andeq	r8, r1, r8, asr #21
   755b8:	ldrdeq	r0, [r2], -r8
   755bc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   755c0:	andeq	r0, r2, r0, ror #24
   755c4:			; <UNDEFINED> instruction: 0x00020bb8
   755c8:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   755cc:	andeq	r0, r2, r8, lsr ip
   755d0:	muleq	r2, r8, fp
   755d4:			; <UNDEFINED> instruction: 0x00020fb0
   755d8:	muleq	r1, r4, sl
   755dc:	andeq	r0, r2, r8, ror fp
   755e0:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   755e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   755e8:	sub	sp, sp, #140	; 0x8c
   755ec:	ldr	ip, [pc, #3112]	; 7621c <fputs@plt+0x70c04>
   755f0:	cmp	r1, #0
   755f4:	ldr	r5, [sp, #176]	; 0xb0
   755f8:	mov	r8, r2
   755fc:	str	r1, [sp, #44]	; 0x2c
   75600:	add	ip, pc, ip
   75604:	ldr	r1, [pc, #3092]	; 76220 <fputs@plt+0x70c08>
   75608:	str	r5, [sp, #60]	; 0x3c
   7560c:	ldr	r5, [sp, #180]	; 0xb4
   75610:	str	r3, [sp, #72]	; 0x48
   75614:	mov	r3, ip
   75618:	str	r0, [sp, #64]	; 0x40
   7561c:	ldr	r1, [ip, r1]
   75620:	str	r5, [sp, #92]	; 0x5c
   75624:	ldrb	r5, [sp, #184]	; 0xb8
   75628:	ldr	r3, [r1]
   7562c:	str	r1, [sp, #48]	; 0x30
   75630:	str	r5, [sp, #76]	; 0x4c
   75634:	ldrb	r5, [sp, #188]	; 0xbc
   75638:	str	r3, [sp, #132]	; 0x84
   7563c:	str	r5, [sp, #96]	; 0x60
   75640:	ldrb	r5, [sp, #192]	; 0xc0
   75644:	str	r5, [sp, #68]	; 0x44
   75648:	ldr	r5, [sp, #196]	; 0xc4
   7564c:	str	r5, [sp, #84]	; 0x54
   75650:	beq	760f4 <fputs@plt+0x70adc>
   75654:	ldr	r5, [sp, #60]	; 0x3c
   75658:	cmp	r5, #0
   7565c:	beq	760a0 <fputs@plt+0x70a88>
   75660:	cmp	r2, #0
   75664:	movne	r5, #0
   75668:	strne	r5, [sp, #52]	; 0x34
   7566c:	beq	75a3c <fputs@plt+0x70424>
   75670:	mov	r0, r8
   75674:	bl	4ac0 <fileno@plt>
   75678:	mov	r1, r0
   7567c:	ldr	r0, [sp, #44]	; 0x2c
   75680:	bl	6d158 <fputs@plt+0x67b40>
   75684:	ldr	r5, [pc, #2968]	; 76224 <fputs@plt+0x70c0c>
   75688:	mov	r4, #0
   7568c:	add	r9, sp, #116	; 0x74
   75690:	mov	sl, r4
   75694:	add	r5, pc, r5
   75698:	str	r5, [sp, #36]	; 0x24
   7569c:	mov	r5, #0
   756a0:	str	r5, [sp, #32]
   756a4:	ldr	r5, [pc, #2940]	; 76228 <fputs@plt+0x70c10>
   756a8:	mov	r7, #1
   756ac:	add	r5, pc, r5
   756b0:	str	r5, [sp, #56]	; 0x38
   756b4:	ldr	r5, [pc, #2928]	; 7622c <fputs@plt+0x70c14>
   756b8:	add	r5, pc, r5
   756bc:	str	r5, [sp, #88]	; 0x58
   756c0:	mov	r5, #0
   756c4:	str	r5, [sp, #80]	; 0x50
   756c8:	ldr	r5, [pc, #2912]	; 76230 <fputs@plt+0x70c18>
   756cc:	add	r5, pc, r5
   756d0:	str	r5, [sp, #100]	; 0x64
   756d4:	mov	r5, #0
   756d8:	str	r5, [sp, #40]	; 0x28
   756dc:	ldr	r5, [pc, #2896]	; 76234 <fputs@plt+0x70c1c>
   756e0:	add	r5, pc, r5
   756e4:	str	r5, [sp, #104]	; 0x68
   756e8:	ldr	r5, [pc, #2888]	; 76238 <fputs@plt+0x70c20>
   756ec:	add	r5, pc, r5
   756f0:	str	r5, [sp, #108]	; 0x6c
   756f4:	mov	r0, r8
   756f8:	mov	r1, #1048576	; 0x100000
   756fc:	mov	r2, r9
   75700:	mov	r3, #0
   75704:	str	r3, [sp, #116]	; 0x74
   75708:	bl	7da90 <fputs@plt+0x78478>
   7570c:	cmp	r0, #0
   75710:	beq	759e0 <fputs@plt+0x703c8>
   75714:	cmn	r0, #105	; 0x69
   75718:	beq	75a14 <fputs@plt+0x703fc>
   7571c:	cmp	r0, #0
   75720:	blt	759f0 <fputs@plt+0x703d8>
   75724:	cmp	r7, #0
   75728:	ldr	r5, [sp, #116]	; 0x74
   7572c:	beq	757fc <fputs@plt+0x701e4>
   75730:	mov	r0, r5
   75734:	ldr	r1, [sp, #36]	; 0x24
   75738:	mov	r2, #3
   7573c:	bl	5468 <strncmp@plt>
   75740:	cmp	r0, #0
   75744:	bne	757fc <fputs@plt+0x701e4>
   75748:	adds	r6, r5, #3
   7574c:	beq	757fc <fputs@plt+0x701e4>
   75750:	cmp	r4, #0
   75754:	mov	r7, r0
   75758:	beq	75808 <fputs@plt+0x701f0>
   7575c:	mov	r0, r4
   75760:	bl	4fc4 <strlen@plt>
   75764:	mov	fp, r0
   75768:	mov	r0, r6
   7576c:	bl	4fc4 <strlen@plt>
   75770:	add	r0, r0, fp
   75774:	cmp	r0, #1048576	; 0x100000
   75778:	bhi	75a88 <fputs@plt+0x70470>
   7577c:	mov	r0, r4
   75780:	mov	r1, r6
   75784:	bl	66c68 <fputs@plt+0x61650>
   75788:	subs	r5, r0, #0
   7578c:	beq	75aac <fputs@plt+0x70494>
   75790:	mov	r0, r4
   75794:	mov	r4, r5
   75798:	bl	4e5c <free@plt>
   7579c:	ldrb	ip, [r5]
   757a0:	cmp	ip, #0
   757a4:	beq	75818 <fputs@plt+0x70200>
   757a8:	add	r3, r5, #1
   757ac:	mov	r2, #0
   757b0:	cmp	r2, #0
   757b4:	movne	r2, #0
   757b8:	bne	757c8 <fputs@plt+0x701b0>
   757bc:	subs	r1, ip, #92	; 0x5c
   757c0:	rsbs	r2, r1, #0
   757c4:	adcs	r2, r2, r1
   757c8:	mov	r1, r3
   757cc:	ldrb	ip, [r3], #1
   757d0:	cmp	ip, #0
   757d4:	bne	757b0 <fputs@plt+0x70198>
   757d8:	cmp	r2, #0
   757dc:	beq	75818 <fputs@plt+0x70200>
   757e0:	cmp	r4, #0
   757e4:	mov	r3, #32
   757e8:	strb	r3, [r1, #-1]
   757ec:	beq	75864 <fputs@plt+0x7024c>
   757f0:	ldr	r0, [sp, #116]	; 0x74
   757f4:	bl	4e5c <free@plt>
   757f8:	b	756f4 <fputs@plt+0x700dc>
   757fc:	cmp	r4, #0
   75800:	mov	r6, r5
   75804:	bne	7575c <fputs@plt+0x70144>
   75808:	mov	r5, r6
   7580c:	ldrb	ip, [r5]
   75810:	cmp	ip, #0
   75814:	bne	757a8 <fputs@plt+0x70190>
   75818:	adds	sl, sl, #1
   7581c:	beq	76060 <fputs@plt+0x70a48>
   75820:	mov	r0, r5
   75824:	bl	67080 <fputs@plt+0x61a68>
   75828:	ldrb	r5, [r0]
   7582c:	mov	fp, r0
   75830:	cmp	r5, #0
   75834:	beq	7584c <fputs@plt+0x70234>
   75838:	ldr	r0, [sp, #56]	; 0x38
   7583c:	mov	r1, r5
   75840:	bl	4cb8 <strchr@plt>
   75844:	cmp	r0, #0
   75848:	beq	758d0 <fputs@plt+0x702b8>
   7584c:	mov	r0, r4
   75850:	bl	4e5c <free@plt>
   75854:	ldr	r0, [sp, #116]	; 0x74
   75858:	mov	r4, #0
   7585c:	bl	4e5c <free@plt>
   75860:	b	756f4 <fputs@plt+0x700dc>
   75864:	mov	r0, r6
   75868:	bl	54ec <__strdup@plt>
   7586c:	subs	r4, r0, #0
   75870:	bne	757f0 <fputs@plt+0x701d8>
   75874:	ldr	r5, [sp, #68]	; 0x44
   75878:	cmp	r5, #0
   7587c:	bne	75c8c <fputs@plt+0x70674>
   75880:	ldr	r0, [sp, #116]	; 0x74
   75884:	mvn	r6, #11
   75888:	bl	4e5c <free@plt>
   7588c:	ldr	r5, [sp, #52]	; 0x34
   75890:	cmp	r5, #0
   75894:	beq	758a0 <fputs@plt+0x70288>
   75898:	mov	r0, r5
   7589c:	bl	4c64 <fclose@plt>
   758a0:	mov	r0, r4
   758a4:	bl	4e5c <free@plt>
   758a8:	ldr	r0, [sp, #40]	; 0x28
   758ac:	bl	4e5c <free@plt>
   758b0:	ldr	r5, [sp, #48]	; 0x30
   758b4:	ldr	r2, [sp, #132]	; 0x84
   758b8:	mov	r0, r6
   758bc:	ldr	r3, [r5]
   758c0:	cmp	r2, r3
   758c4:	bne	76170 <fputs@plt+0x70b58>
   758c8:	add	sp, sp, #140	; 0x8c
   758cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   758d0:	mov	r0, fp
   758d4:	ldr	r1, [sp, #88]	; 0x58
   758d8:	mov	r2, #9
   758dc:	bl	5468 <strncmp@plt>
   758e0:	subs	r6, r0, #0
   758e4:	bne	75ad4 <fputs@plt+0x704bc>
   758e8:	adds	r0, fp, #9
   758ec:	beq	75ad4 <fputs@plt+0x704bc>
   758f0:	ldr	r5, [sp, #96]	; 0x60
   758f4:	cmp	r5, #0
   758f8:	beq	75994 <fputs@plt+0x7037c>
   758fc:	bl	67080 <fputs@plt+0x61a68>
   75900:	mov	r1, r0
   75904:	ldr	r0, [sp, #44]	; 0x2c
   75908:	bl	670ec <fputs@plt+0x61ad4>
   7590c:	subs	r5, r0, #0
   75910:	beq	75ca8 <fputs@plt+0x70690>
   75914:	ldr	lr, [sp, #60]	; 0x3c
   75918:	mov	ip, #0
   7591c:	ldr	r1, [sp, #92]	; 0x5c
   75920:	mov	r2, ip
   75924:	ldr	r3, [sp, #76]	; 0x4c
   75928:	str	lr, [sp]
   7592c:	ldr	lr, [sp, #84]	; 0x54
   75930:	str	r1, [sp, #4]
   75934:	mov	r1, r5
   75938:	str	r3, [sp, #8]
   7593c:	ldr	r0, [sp, #64]	; 0x40
   75940:	str	lr, [sp, #20]
   75944:	str	ip, [sp, #12]
   75948:	ldr	r3, [sp, #72]	; 0x48
   7594c:	str	ip, [sp, #16]
   75950:	bl	755e4 <fputs@plt+0x6ffcc>
   75954:	mov	r6, r0
   75958:	mov	r0, r5
   7595c:	bl	4e5c <free@plt>
   75960:	mov	r0, r4
   75964:	bl	4e5c <free@plt>
   75968:	cmp	r6, #0
   7596c:	bge	75854 <fputs@plt+0x7023c>
   75970:	ldr	r5, [sp, #68]	; 0x44
   75974:	cmp	r5, #0
   75978:	beq	75bd4 <fputs@plt+0x705bc>
   7597c:	bl	77b7c <fputs@plt+0x72564>
   75980:	cmp	r0, #3
   75984:	bgt	75e24 <fputs@plt+0x7080c>
   75988:	ldr	r0, [sp, #116]	; 0x74
   7598c:	mov	r4, #0
   75990:	b	75888 <fputs@plt+0x70270>
   75994:	ldr	r5, [sp, #44]	; 0x2c
   75998:	mov	r2, #74	; 0x4a
   7599c:	ldr	r3, [pc, #2200]	; 7623c <fputs@plt+0x70c24>
   759a0:	mov	r1, #3
   759a4:	ldr	ip, [pc, #2196]	; 76240 <fputs@plt+0x70c28>
   759a8:	str	r2, [sp, #12]
   759ac:	add	r3, pc, r3
   759b0:	ldr	r2, [pc, #2188]	; 76244 <fputs@plt+0x70c2c>
   759b4:	add	ip, pc, ip
   759b8:	str	r3, [sp]
   759bc:	mov	r3, #249	; 0xf9
   759c0:	ldr	r0, [sp, #64]	; 0x40
   759c4:	add	r2, pc, r2
   759c8:	str	r5, [sp, #4]
   759cc:	str	sl, [sp, #8]
   759d0:	str	ip, [sp, #16]
   759d4:	bl	7515c <fputs@plt+0x6fb44>
   759d8:	mov	r5, #0
   759dc:	b	75958 <fputs@plt+0x70340>
   759e0:	mov	r6, r0
   759e4:	ldr	r0, [sp, #116]	; 0x74
   759e8:	bl	4e5c <free@plt>
   759ec:	b	7588c <fputs@plt+0x70274>
   759f0:	ldr	r5, [sp, #68]	; 0x44
   759f4:	mov	r6, r0
   759f8:	cmp	r5, #0
   759fc:	beq	75a0c <fputs@plt+0x703f4>
   75a00:	bl	77b7c <fputs@plt+0x72564>
   75a04:	cmp	r0, #2
   75a08:	bgt	75cf0 <fputs@plt+0x706d8>
   75a0c:	ldr	r0, [sp, #116]	; 0x74
   75a10:	b	75888 <fputs@plt+0x70270>
   75a14:	ldr	r5, [sp, #68]	; 0x44
   75a18:	mov	r6, r0
   75a1c:	cmp	r5, #0
   75a20:	beq	75a0c <fputs@plt+0x703f4>
   75a24:	bl	77b7c <fputs@plt+0x72564>
   75a28:	cmp	r0, #2
   75a2c:	bgt	75cb0 <fputs@plt+0x70698>
   75a30:	ldr	r0, [sp, #116]	; 0x74
   75a34:	mvn	r6, #104	; 0x68
   75a38:	b	75888 <fputs@plt+0x70270>
   75a3c:	ldr	r1, [pc, #2052]	; 76248 <fputs@plt+0x70c30>
   75a40:	ldr	r0, [sp, #44]	; 0x2c
   75a44:	add	r1, pc, r1
   75a48:	bl	503c <fopen64@plt>
   75a4c:	subs	r8, r0, #0
   75a50:	strne	r8, [sp, #52]	; 0x34
   75a54:	bne	75670 <fputs@plt+0x70058>
   75a58:	ldr	r5, [sp, #68]	; 0x44
   75a5c:	cmp	r5, #0
   75a60:	bne	75d30 <fputs@plt+0x70718>
   75a64:	bl	55b8 <__errno_location@plt>
   75a68:	ldr	r6, [r0]
   75a6c:	cmp	r6, #2
   75a70:	beq	76134 <fputs@plt+0x70b1c>
   75a74:	rsb	r6, r6, #0
   75a78:	mov	r5, #0
   75a7c:	str	r5, [sp, #40]	; 0x28
   75a80:	mov	r4, r5
   75a84:	b	758a0 <fputs@plt+0x70288>
   75a88:	ldr	ip, [sp, #68]	; 0x44
   75a8c:	cmp	ip, #0
   75a90:	beq	75aa0 <fputs@plt+0x70488>
   75a94:	bl	77b7c <fputs@plt+0x72564>
   75a98:	cmp	r0, #2
   75a9c:	bgt	75d68 <fputs@plt+0x70750>
   75aa0:	mov	r0, r5
   75aa4:	mvn	r6, #104	; 0x68
   75aa8:	b	75888 <fputs@plt+0x70270>
   75aac:	ldr	r5, [sp, #68]	; 0x44
   75ab0:	cmp	r5, #0
   75ab4:	beq	75880 <fputs@plt+0x70268>
   75ab8:	ldr	r0, [pc, #1932]	; 7624c <fputs@plt+0x70c34>
   75abc:	movw	r1, #406	; 0x196
   75ac0:	ldr	r2, [pc, #1928]	; 76250 <fputs@plt+0x70c38>
   75ac4:	add	r0, pc, r0
   75ac8:	add	r2, pc, r2
   75acc:	bl	76f1c <fputs@plt+0x71904>
   75ad0:	b	75880 <fputs@plt+0x70268>
   75ad4:	cmp	r5, #91	; 0x5b
   75ad8:	beq	75be0 <fputs@plt+0x705c8>
   75adc:	ldr	r5, [sp, #72]	; 0x48
   75ae0:	cmp	r5, #0
   75ae4:	beq	75af4 <fputs@plt+0x704dc>
   75ae8:	ldr	r5, [sp, #40]	; 0x28
   75aec:	cmp	r5, #0
   75af0:	beq	75edc <fputs@plt+0x708c4>
   75af4:	mov	r0, fp
   75af8:	mov	r1, #61	; 0x3d
   75afc:	bl	4cb8 <strchr@plt>
   75b00:	cmp	r0, #0
   75b04:	beq	761c4 <fputs@plt+0x70bac>
   75b08:	mov	r5, r0
   75b0c:	mov	r3, #0
   75b10:	mov	r0, fp
   75b14:	strb	r3, [r5], #1
   75b18:	bl	67080 <fputs@plt+0x61a68>
   75b1c:	mov	r6, r0
   75b20:	mov	r0, r5
   75b24:	bl	67080 <fputs@plt+0x61a68>
   75b28:	cmp	r6, #0
   75b2c:	mov	r3, #0
   75b30:	mov	r5, r0
   75b34:	str	r3, [sp, #120]	; 0x78
   75b38:	str	r3, [sp, #124]	; 0x7c
   75b3c:	str	r3, [sp, #128]	; 0x80
   75b40:	beq	76008 <fputs@plt+0x709f0>
   75b44:	cmp	r0, #0
   75b48:	beq	75ebc <fputs@plt+0x708a4>
   75b4c:	ldr	ip, [sp, #84]	; 0x54
   75b50:	add	r3, sp, #124	; 0x7c
   75b54:	ldr	r0, [sp, #92]	; 0x5c
   75b58:	mov	r2, r6
   75b5c:	str	r3, [sp]
   75b60:	add	r3, sp, #128	; 0x80
   75b64:	str	ip, [sp, #8]
   75b68:	str	r3, [sp, #4]
   75b6c:	add	r3, sp, #120	; 0x78
   75b70:	ldr	r1, [sp, #40]	; 0x28
   75b74:	ldr	ip, [sp, #60]	; 0x3c
   75b78:	blx	ip
   75b7c:	cmp	r0, #0
   75b80:	blt	75bcc <fputs@plt+0x705b4>
   75b84:	beq	75da8 <fputs@plt+0x70790>
   75b88:	ldr	ip, [sp, #120]	; 0x78
   75b8c:	cmp	ip, #0
   75b90:	beq	75e1c <fputs@plt+0x70804>
   75b94:	ldr	r3, [sp, #124]	; 0x7c
   75b98:	mov	r2, sl
   75b9c:	ldr	r1, [sp, #80]	; 0x50
   75ba0:	ldr	lr, [sp, #128]	; 0x80
   75ba4:	str	r5, [sp, #12]
   75ba8:	ldr	r5, [sp, #84]	; 0x54
   75bac:	stm	sp, {r1, r6}
   75bb0:	str	r3, [sp, #8]
   75bb4:	ldr	r0, [sp, #64]	; 0x40
   75bb8:	ldr	r1, [sp, #44]	; 0x2c
   75bbc:	str	r5, [sp, #20]
   75bc0:	ldr	r3, [sp, #40]	; 0x28
   75bc4:	str	lr, [sp, #16]
   75bc8:	blx	ip
   75bcc:	mov	r6, r0
   75bd0:	b	75960 <fputs@plt+0x70348>
   75bd4:	mov	r4, r5
   75bd8:	ldr	r0, [sp, #116]	; 0x74
   75bdc:	b	75888 <fputs@plt+0x70270>
   75be0:	mov	r0, fp
   75be4:	bl	4fc4 <strlen@plt>
   75be8:	subs	r1, r0, #0
   75bec:	beq	75f7c <fputs@plt+0x70964>
   75bf0:	add	r3, fp, r1
   75bf4:	ldrb	r3, [r3, #-1]
   75bf8:	cmp	r3, #93	; 0x5d
   75bfc:	bne	75e64 <fputs@plt+0x7084c>
   75c00:	add	r0, fp, #1
   75c04:	sub	r1, r1, #2
   75c08:	bl	4dd8 <__strndup@plt>
   75c0c:	subs	r5, r0, #0
   75c10:	beq	7615c <fputs@plt+0x70b44>
   75c14:	ldr	r2, [sp, #72]	; 0x48
   75c18:	cmp	r2, #0
   75c1c:	beq	76140 <fputs@plt+0x70b28>
   75c20:	mov	r0, r2
   75c24:	mov	r1, r5
   75c28:	bl	69360 <fputs@plt+0x63d48>
   75c2c:	cmp	r0, #0
   75c30:	bne	76140 <fputs@plt+0x70b28>
   75c34:	ldr	r3, [sp, #76]	; 0x4c
   75c38:	cmp	r3, #0
   75c3c:	bne	75c64 <fputs@plt+0x7064c>
   75c40:	ldr	r1, [pc, #1548]	; 76254 <fputs@plt+0x70c3c>
   75c44:	mov	r0, r5
   75c48:	mov	r2, #2
   75c4c:	add	r1, pc, r1
   75c50:	bl	5468 <strncmp@plt>
   75c54:	cmp	r0, #0
   75c58:	bne	75fb4 <fputs@plt+0x7099c>
   75c5c:	cmn	r5, #2
   75c60:	beq	75fb4 <fputs@plt+0x7099c>
   75c64:	mov	r0, r5
   75c68:	mov	r5, #1
   75c6c:	str	r5, [sp, #32]
   75c70:	bl	4e5c <free@plt>
   75c74:	ldr	r0, [sp, #40]	; 0x28
   75c78:	mov	r5, #0
   75c7c:	str	r5, [sp, #40]	; 0x28
   75c80:	bl	4e5c <free@plt>
   75c84:	str	r5, [sp, #80]	; 0x50
   75c88:	b	7584c <fputs@plt+0x70234>
   75c8c:	ldr	r0, [pc, #1476]	; 76258 <fputs@plt+0x70c40>
   75c90:	movw	r1, #431	; 0x1af
   75c94:	ldr	r2, [pc, #1472]	; 7625c <fputs@plt+0x70c44>
   75c98:	add	r0, pc, r0
   75c9c:	add	r2, pc, r2
   75ca0:	bl	76f1c <fputs@plt+0x71904>
   75ca4:	b	75880 <fputs@plt+0x70268>
   75ca8:	mvn	r6, #11
   75cac:	b	75958 <fputs@plt+0x70340>
   75cb0:	ldr	r2, [pc, #1448]	; 76260 <fputs@plt+0x70c48>
   75cb4:	mov	r0, #3
   75cb8:	ldr	r5, [sp, #44]	; 0x2c
   75cbc:	mvn	r1, #104	; 0x68
   75cc0:	add	r2, pc, r2
   75cc4:	ldr	ip, [pc, #1432]	; 76264 <fputs@plt+0x70c4c>
   75cc8:	str	r2, [sp, #4]
   75ccc:	movw	r3, #374	; 0x176
   75cd0:	ldr	r2, [pc, #1424]	; 76268 <fputs@plt+0x70c50>
   75cd4:	add	ip, pc, ip
   75cd8:	str	r5, [sp, #8]
   75cdc:	str	sl, [sp, #12]
   75ce0:	add	r2, pc, r2
   75ce4:	str	ip, [sp]
   75ce8:	bl	76de4 <fputs@plt+0x717cc>
   75cec:	b	75a30 <fputs@plt+0x70418>
   75cf0:	ldr	r2, [pc, #1396]	; 7626c <fputs@plt+0x70c54>
   75cf4:	mov	r0, #3
   75cf8:	ldr	r5, [sp, #44]	; 0x2c
   75cfc:	mov	r1, r6
   75d00:	add	r2, pc, r2
   75d04:	ldr	ip, [pc, #1380]	; 76270 <fputs@plt+0x70c58>
   75d08:	str	r2, [sp, #4]
   75d0c:	mov	r3, #380	; 0x17c
   75d10:	ldr	r2, [pc, #1372]	; 76274 <fputs@plt+0x70c5c>
   75d14:	add	ip, pc, ip
   75d18:	str	r5, [sp, #8]
   75d1c:	str	sl, [sp, #12]
   75d20:	add	r2, pc, r2
   75d24:	str	ip, [sp]
   75d28:	bl	76de4 <fputs@plt+0x717cc>
   75d2c:	b	75a0c <fputs@plt+0x703f4>
   75d30:	bl	55b8 <__errno_location@plt>
   75d34:	ldr	r4, [r0]
   75d38:	cmp	r4, #2
   75d3c:	movne	r4, #3
   75d40:	moveq	r4, #7
   75d44:	bl	77b7c <fputs@plt+0x72564>
   75d48:	cmp	r4, r0
   75d4c:	ble	76188 <fputs@plt+0x70b70>
   75d50:	bl	55b8 <__errno_location@plt>
   75d54:	ldr	r6, [r0]
   75d58:	cmp	r6, #2
   75d5c:	moveq	r6, #0
   75d60:	bne	75a74 <fputs@plt+0x7045c>
   75d64:	b	75a78 <fputs@plt+0x70460>
   75d68:	ldr	r2, [pc, #1288]	; 76278 <fputs@plt+0x70c60>
   75d6c:	mov	r0, #3
   75d70:	ldr	r5, [sp, #44]	; 0x2c
   75d74:	mov	r1, #0
   75d78:	add	r2, pc, r2
   75d7c:	ldr	ip, [pc, #1272]	; 7627c <fputs@plt+0x70c64>
   75d80:	str	r2, [sp, #4]
   75d84:	movw	r3, #399	; 0x18f
   75d88:	ldr	r2, [pc, #1264]	; 76280 <fputs@plt+0x70c68>
   75d8c:	add	ip, pc, ip
   75d90:	str	r5, [sp, #8]
   75d94:	str	sl, [sp, #12]
   75d98:	add	r2, pc, r2
   75d9c:	str	ip, [sp]
   75da0:	bl	76de4 <fputs@plt+0x717cc>
   75da4:	b	75a30 <fputs@plt+0x70418>
   75da8:	ldr	r5, [sp, #76]	; 0x4c
   75dac:	cmp	r5, #0
   75db0:	bne	75e1c <fputs@plt+0x70804>
   75db4:	mov	r0, r6
   75db8:	ldr	r1, [sp, #100]	; 0x64
   75dbc:	mov	r2, #2
   75dc0:	bl	5468 <strncmp@plt>
   75dc4:	cmp	r0, #0
   75dc8:	bne	75dd4 <fputs@plt+0x707bc>
   75dcc:	cmn	r6, #2
   75dd0:	bne	75e1c <fputs@plt+0x70804>
   75dd4:	ldr	r5, [sp, #108]	; 0x6c
   75dd8:	mov	ip, #22
   75ddc:	ldr	r3, [pc, #1184]	; 76284 <fputs@plt+0x70c6c>
   75de0:	mov	r1, #4
   75de4:	ldr	r0, [sp, #64]	; 0x40
   75de8:	str	r5, [sp]
   75dec:	add	r3, pc, r3
   75df0:	ldr	r5, [sp, #44]	; 0x2c
   75df4:	str	r3, [sp, #16]
   75df8:	mov	r3, #200	; 0xc8
   75dfc:	str	sl, [sp, #8]
   75e00:	str	r5, [sp, #4]
   75e04:	ldr	r5, [sp, #40]	; 0x28
   75e08:	str	r6, [sp, #20]
   75e0c:	ldr	r2, [sp, #104]	; 0x68
   75e10:	str	r5, [sp, #24]
   75e14:	str	ip, [sp, #12]
   75e18:	bl	7515c <fputs@plt+0x6fb44>
   75e1c:	mov	r6, #0
   75e20:	b	75960 <fputs@plt+0x70348>
   75e24:	ldr	r2, [pc, #1116]	; 76288 <fputs@plt+0x70c70>
   75e28:	mov	r0, #4
   75e2c:	ldr	r5, [sp, #44]	; 0x2c
   75e30:	mov	r1, r6
   75e34:	add	r2, pc, r2
   75e38:	ldr	ip, [pc, #1100]	; 7628c <fputs@plt+0x70c74>
   75e3c:	str	r2, [sp, #4]
   75e40:	mov	r3, #456	; 0x1c8
   75e44:	ldr	r2, [pc, #1092]	; 76290 <fputs@plt+0x70c78>
   75e48:	add	ip, pc, ip
   75e4c:	str	r5, [sp, #8]
   75e50:	str	sl, [sp, #12]
   75e54:	add	r2, pc, r2
   75e58:	str	ip, [sp]
   75e5c:	bl	76de4 <fputs@plt+0x717cc>
   75e60:	b	75988 <fputs@plt+0x70370>
   75e64:	ldr	r1, [sp, #44]	; 0x2c
   75e68:	mov	r2, #74	; 0x4a
   75e6c:	ldr	lr, [pc, #1056]	; 76294 <fputs@plt+0x70c7c>
   75e70:	movw	r3, #269	; 0x10d
   75e74:	ldr	r5, [pc, #1052]	; 76298 <fputs@plt+0x70c80>
   75e78:	str	r2, [sp, #12]
   75e7c:	add	lr, pc, lr
   75e80:	ldr	r2, [pc, #1044]	; 7629c <fputs@plt+0x70c84>
   75e84:	add	r5, pc, r5
   75e88:	str	r1, [sp, #4]
   75e8c:	mov	r1, #3
   75e90:	ldr	r0, [sp, #64]	; 0x40
   75e94:	add	r2, pc, r2
   75e98:	str	sl, [sp, #8]
   75e9c:	str	fp, [sp, #20]
   75ea0:	str	lr, [sp]
   75ea4:	str	r5, [sp, #16]
   75ea8:	bl	7515c <fputs@plt+0x6fb44>
   75eac:	mvn	r6, #73	; 0x49
   75eb0:	mov	r0, r4
   75eb4:	bl	4e5c <free@plt>
   75eb8:	b	75970 <fputs@plt+0x70358>
   75ebc:	ldr	r0, [pc, #988]	; 762a0 <fputs@plt+0x70c88>
   75ec0:	mov	r2, #183	; 0xb7
   75ec4:	ldr	r1, [pc, #984]	; 762a4 <fputs@plt+0x70c8c>
   75ec8:	ldr	r3, [pc, #984]	; 762a8 <fputs@plt+0x70c90>
   75ecc:	add	r0, pc, r0
   75ed0:	add	r1, pc, r1
   75ed4:	add	r3, pc, r3
   75ed8:	bl	76bb0 <fputs@plt+0x71598>
   75edc:	ldr	r5, [sp, #76]	; 0x4c
   75ee0:	cmp	r5, #0
   75ee4:	bne	7584c <fputs@plt+0x70234>
   75ee8:	ldr	r5, [sp, #32]
   75eec:	cmp	r5, #0
   75ef0:	bne	7584c <fputs@plt+0x70234>
   75ef4:	ldr	r5, [sp, #44]	; 0x2c
   75ef8:	mov	r2, #22
   75efc:	ldr	r3, [pc, #936]	; 762ac <fputs@plt+0x70c94>
   75f00:	mov	r1, #4
   75f04:	ldr	ip, [pc, #932]	; 762b0 <fputs@plt+0x70c98>
   75f08:	str	r2, [sp, #12]
   75f0c:	add	r3, pc, r3
   75f10:	ldr	r2, [pc, #924]	; 762b4 <fputs@plt+0x70c9c>
   75f14:	add	ip, pc, ip
   75f18:	str	r3, [sp]
   75f1c:	movw	r3, #302	; 0x12e
   75f20:	ldr	r0, [sp, #64]	; 0x40
   75f24:	add	r2, pc, r2
   75f28:	str	r5, [sp, #4]
   75f2c:	str	sl, [sp, #8]
   75f30:	str	ip, [sp, #16]
   75f34:	bl	7515c <fputs@plt+0x6fb44>
   75f38:	b	7584c <fputs@plt+0x70234>
   75f3c:	ldr	r5, [sp, #116]	; 0x74
   75f40:	mov	r7, r0
   75f44:	mov	r4, #0
   75f48:	mov	r0, r5
   75f4c:	bl	4e5c <free@plt>
   75f50:	ldr	r5, [sp, #52]	; 0x34
   75f54:	cmp	r5, #0
   75f58:	beq	75f64 <fputs@plt+0x7094c>
   75f5c:	mov	r0, r5
   75f60:	bl	4c64 <fclose@plt>
   75f64:	mov	r0, r4
   75f68:	bl	4e5c <free@plt>
   75f6c:	ldr	r0, [sp, #40]	; 0x28
   75f70:	bl	4e5c <free@plt>
   75f74:	mov	r0, r7
   75f78:	bl	54f8 <_Unwind_Resume@plt>
   75f7c:	mov	r5, r1
   75f80:	ldr	r0, [pc, #816]	; 762b8 <fputs@plt+0x70ca0>
   75f84:	ldr	r1, [pc, #816]	; 762bc <fputs@plt+0x70ca4>
   75f88:	movw	r2, #265	; 0x109
   75f8c:	ldr	r3, [pc, #812]	; 762c0 <fputs@plt+0x70ca8>
   75f90:	add	r0, pc, r0
   75f94:	add	r1, pc, r1
   75f98:	add	r3, pc, r3
   75f9c:	bl	76bb0 <fputs@plt+0x71598>
   75fa0:	b	75f3c <fputs@plt+0x70924>
   75fa4:	mov	r4, r5
   75fa8:	mov	r7, r0
   75fac:	ldr	r5, [sp, #116]	; 0x74
   75fb0:	b	75f48 <fputs@plt+0x70930>
   75fb4:	ldr	lr, [sp, #44]	; 0x2c
   75fb8:	mov	r2, #22
   75fbc:	ldr	r3, [pc, #768]	; 762c4 <fputs@plt+0x70cac>
   75fc0:	mov	r1, #4
   75fc4:	ldr	ip, [pc, #764]	; 762c8 <fputs@plt+0x70cb0>
   75fc8:	str	r2, [sp, #12]
   75fcc:	add	r3, pc, r3
   75fd0:	ldr	r2, [pc, #756]	; 762cc <fputs@plt+0x70cb4>
   75fd4:	add	ip, pc, ip
   75fd8:	str	r3, [sp]
   75fdc:	movw	r3, #281	; 0x119
   75fe0:	ldr	r0, [sp, #64]	; 0x40
   75fe4:	add	r2, pc, r2
   75fe8:	str	lr, [sp, #4]
   75fec:	str	sl, [sp, #8]
   75ff0:	str	r5, [sp, #20]
   75ff4:	str	ip, [sp, #16]
   75ff8:	bl	7515c <fputs@plt+0x6fb44>
   75ffc:	b	75c64 <fputs@plt+0x7064c>
   76000:	b	75fa4 <fputs@plt+0x7098c>
   76004:	b	75f3c <fputs@plt+0x70924>
   76008:	ldr	r0, [pc, #704]	; 762d0 <fputs@plt+0x70cb8>
   7600c:	mov	r2, #182	; 0xb6
   76010:	ldr	r1, [pc, #700]	; 762d4 <fputs@plt+0x70cbc>
   76014:	ldr	r3, [pc, #700]	; 762d8 <fputs@plt+0x70cc0>
   76018:	add	r0, pc, r0
   7601c:	add	r1, pc, r1
   76020:	add	r3, pc, r3
   76024:	bl	76bb0 <fputs@plt+0x71598>
   76028:	b	75f3c <fputs@plt+0x70924>
   7602c:	mov	r7, r0
   76030:	mov	r4, r6
   76034:	ldr	r5, [sp, #116]	; 0x74
   76038:	b	75f48 <fputs@plt+0x70930>
   7603c:	b	75f3c <fputs@plt+0x70924>
   76040:	b	75f3c <fputs@plt+0x70924>
   76044:	mov	r7, r0
   76048:	mov	r5, #0
   7604c:	mov	r0, r5
   76050:	mov	r4, #0
   76054:	bl	4e5c <free@plt>
   76058:	ldr	r5, [sp, #116]	; 0x74
   7605c:	b	75f48 <fputs@plt+0x70930>
   76060:	ldr	r0, [pc, #628]	; 762dc <fputs@plt+0x70cc4>
   76064:	mov	r2, #223	; 0xdf
   76068:	ldr	r1, [pc, #624]	; 762e0 <fputs@plt+0x70cc8>
   7606c:	ldr	r3, [pc, #624]	; 762e4 <fputs@plt+0x70ccc>
   76070:	add	r0, pc, r0
   76074:	add	r1, pc, r1
   76078:	add	r3, pc, r3
   7607c:	bl	76bb0 <fputs@plt+0x71598>
   76080:	b	75f3c <fputs@plt+0x70924>
   76084:	ldr	r5, [sp, #116]	; 0x74
   76088:	mov	r7, r0
   7608c:	b	75f48 <fputs@plt+0x70930>
   76090:	mov	r7, r0
   76094:	mov	r4, sl
   76098:	ldr	r5, [sp, #116]	; 0x74
   7609c:	b	75f48 <fputs@plt+0x70930>
   760a0:	ldr	r0, [pc, #576]	; 762e8 <fputs@plt+0x70cd0>
   760a4:	mov	r2, #348	; 0x15c
   760a8:	ldr	r1, [pc, #572]	; 762ec <fputs@plt+0x70cd4>
   760ac:	ldr	r3, [pc, #572]	; 762f0 <fputs@plt+0x70cd8>
   760b0:	add	r0, pc, r0
   760b4:	add	r1, pc, r1
   760b8:	add	r3, pc, r3
   760bc:	bl	76bb0 <fputs@plt+0x71598>
   760c0:	mov	r7, r0
   760c4:	ldr	r5, [sp, #116]	; 0x74
   760c8:	b	75f48 <fputs@plt+0x70930>
   760cc:	mov	r5, #0
   760d0:	mov	r7, r0
   760d4:	str	r5, [sp, #40]	; 0x28
   760d8:	mov	r4, r5
   760dc:	b	75f64 <fputs@plt+0x7094c>
   760e0:	mov	r5, #0
   760e4:	mov	r7, r0
   760e8:	str	r5, [sp, #40]	; 0x28
   760ec:	mov	r4, r5
   760f0:	b	75f50 <fputs@plt+0x70938>
   760f4:	ldr	r0, [pc, #504]	; 762f4 <fputs@plt+0x70cdc>
   760f8:	movw	r2, #347	; 0x15b
   760fc:	ldr	r1, [pc, #500]	; 762f8 <fputs@plt+0x70ce0>
   76100:	ldr	r3, [pc, #500]	; 762fc <fputs@plt+0x70ce4>
   76104:	add	r0, pc, r0
   76108:	add	r1, pc, r1
   7610c:	add	r3, pc, r3
   76110:	bl	76bb0 <fputs@plt+0x71598>
   76114:	b	76044 <fputs@plt+0x70a2c>
   76118:	mov	r7, r0
   7611c:	b	7604c <fputs@plt+0x70a34>
   76120:	b	76044 <fputs@plt+0x70a2c>
   76124:	b	760c0 <fputs@plt+0x70aa8>
   76128:	b	75f3c <fputs@plt+0x70924>
   7612c:	mov	r7, r0
   76130:	b	75f64 <fputs@plt+0x7094c>
   76134:	mov	r4, #7
   76138:	b	75d44 <fputs@plt+0x7072c>
   7613c:	b	760c0 <fputs@plt+0x70aa8>
   76140:	ldr	r0, [sp, #40]	; 0x28
   76144:	str	sl, [sp, #80]	; 0x50
   76148:	bl	4e5c <free@plt>
   7614c:	str	r5, [sp, #40]	; 0x28
   76150:	mov	r5, #0
   76154:	str	r5, [sp, #32]
   76158:	b	7584c <fputs@plt+0x70234>
   7615c:	mvn	r6, #11
   76160:	b	75eb0 <fputs@plt+0x70898>
   76164:	b	75f3c <fputs@plt+0x70924>
   76168:	b	76088 <fputs@plt+0x70a70>
   7616c:	b	760c0 <fputs@plt+0x70aa8>
   76170:	bl	524c <__stack_chk_fail@plt>
   76174:	b	760c0 <fputs@plt+0x70aa8>
   76178:	b	760c0 <fputs@plt+0x70aa8>
   7617c:	b	760cc <fputs@plt+0x70ab4>
   76180:	b	75f3c <fputs@plt+0x70924>
   76184:	b	760c0 <fputs@plt+0x70aa8>
   76188:	ldr	r2, [pc, #368]	; 76300 <fputs@plt+0x70ce8>
   7618c:	mov	r0, r4
   76190:	ldr	r5, [sp, #44]	; 0x2c
   76194:	mov	r1, #0
   76198:	add	r2, pc, r2
   7619c:	ldr	ip, [pc, #352]	; 76304 <fputs@plt+0x70cec>
   761a0:	str	r2, [sp, #4]
   761a4:	movw	r3, #357	; 0x165
   761a8:	ldr	r2, [pc, #344]	; 76308 <fputs@plt+0x70cf0>
   761ac:	add	ip, pc, ip
   761b0:	str	r5, [sp, #8]
   761b4:	str	ip, [sp]
   761b8:	add	r2, pc, r2
   761bc:	bl	76de4 <fputs@plt+0x717cc>
   761c0:	b	75d50 <fputs@plt+0x70738>
   761c4:	ldr	r5, [sp, #44]	; 0x2c
   761c8:	mov	r2, #22
   761cc:	ldr	lr, [pc, #312]	; 7630c <fputs@plt+0x70cf4>
   761d0:	mov	r1, #4
   761d4:	ldr	ip, [pc, #308]	; 76310 <fputs@plt+0x70cf8>
   761d8:	movw	r3, #309	; 0x135
   761dc:	str	r2, [sp, #12]
   761e0:	add	lr, pc, lr
   761e4:	ldr	r2, [pc, #296]	; 76314 <fputs@plt+0x70cfc>
   761e8:	add	ip, pc, ip
   761ec:	ldr	r0, [sp, #64]	; 0x40
   761f0:	str	r5, [sp, #4]
   761f4:	add	r2, pc, r2
   761f8:	str	sl, [sp, #8]
   761fc:	str	lr, [sp]
   76200:	str	ip, [sp, #16]
   76204:	bl	7515c <fputs@plt+0x6fb44>
   76208:	b	75eac <fputs@plt+0x70894>
   7620c:	b	75f3c <fputs@plt+0x70924>
   76210:	b	75f3c <fputs@plt+0x70924>
   76214:	b	760c0 <fputs@plt+0x70aa8>
   76218:	b	75f3c <fputs@plt+0x70924>
   7621c:	andeq	fp, r3, r8, ror r5
   76220:	andeq	r0, r0, r0, asr #8
   76224:	andeq	r0, r2, ip, lsr #23
   76228:	andeq	sp, r1, ip, asr #1
   7622c:			; <UNDEFINED> instruction: 0x00020bbc
   76230:	strdeq	r0, [r2], -r8
   76234:	andeq	r0, r2, r4, lsr sl
   76238:	strdeq	r0, [r2], -r4
   7623c:	andeq	r0, r2, r4, asr #14
   76240:	andeq	r0, r2, ip, asr #17
   76244:	andeq	r0, r2, r0, asr r7
   76248:	andeq	r1, r1, ip, ror ip
   7624c:	andeq	r0, r2, r0, asr r6
   76250:	andeq	r0, r2, r4, lsl #21
   76254:	andeq	r0, r2, r8, ror r6
   76258:	andeq	r0, r2, ip, ror r4
   7625c:			; <UNDEFINED> instruction: 0x000208b0
   76260:	andeq	r0, r2, r4, lsr r5
   76264:	andeq	r0, r2, r8, ror r8
   76268:	andeq	r0, r2, r4, lsr r4
   7626c:	andeq	r0, r2, ip, lsl #10
   76270:	andeq	r0, r2, r8, lsr r8
   76274:	strdeq	r0, [r2], -r4
   76278:	andeq	r0, r2, ip, asr #9
   7627c:	andeq	r0, r2, r0, asr #15
   76280:	andeq	r0, r2, ip, ror r3
   76284:	andeq	r0, r2, r8, lsr r5
   76288:	andeq	r0, r2, r4, lsl r5
   7628c:	andeq	r0, r2, r4, lsl #14
   76290:	andeq	r0, r2, r0, asr #5
   76294:	andeq	r0, r2, r4, ror r2
   76298:	andeq	r0, r2, r4, lsr #8
   7629c:	andeq	r0, r2, r0, lsl #5
   762a0:	andeq	r1, r1, r8, ror #2
   762a4:	andeq	r0, r2, r4, asr #4
   762a8:	andeq	r0, r2, ip, asr #3
   762ac:	andeq	r0, r2, r4, ror #3
   762b0:	ldrdeq	r0, [r2], -r4
   762b4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   762b8:			; <UNDEFINED> instruction: 0x000167b8
   762bc:	andeq	r0, r2, r0, lsl #3
   762c0:	andeq	r0, r2, r8, lsl r1
   762c4:	andeq	r0, r2, r4, lsr #2
   762c8:	strdeq	r0, [r2], -r4
   762cc:	andeq	r0, r2, r0, lsr r1
   762d0:	andeq	r1, r1, r4, lsl r0
   762d4:	strdeq	r0, [r2], -r8
   762d8:	andeq	r0, r2, r0, lsl #1
   762dc:	strdeq	r0, [r2], -r8
   762e0:	andeq	r0, r2, r0, lsr #1
   762e4:	andeq	r0, r2, r8, lsr r0
   762e8:	andeq	r0, r2, r0, lsl r1
   762ec:	andeq	r0, r2, r0, rrx
   762f0:	andeq	r0, r2, r8, lsl r0
   762f4:	andeq	r0, r1, ip, lsl pc
   762f8:	andeq	r0, r2, ip
   762fc:	andeq	pc, r1, r4, asr #31
   76300:	andeq	r0, r2, r0, lsr r0
   76304:	andeq	r0, r2, r0, lsr #7
   76308:	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
   7630c:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   76310:	andeq	r0, r2, ip, lsr #2
   76314:	andeq	pc, r1, r0, lsr #30
   76318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7631c:	sub	sp, sp, #76	; 0x4c
   76320:	ldr	r3, [pc, #776]	; 76630 <fputs@plt+0x71018>
   76324:	cmp	r1, #0
   76328:	str	r1, [sp, #32]
   7632c:	mov	fp, r0
   76330:	ldr	r1, [pc, #764]	; 76634 <fputs@plt+0x7101c>
   76334:	add	r3, pc, r3
   76338:	str	r2, [sp, #36]	; 0x24
   7633c:	ldr	r2, [sp, #116]	; 0x74
   76340:	ldr	r1, [r3, r1]
   76344:	ldr	sl, [sp, #124]	; 0x7c
   76348:	ldr	r5, [sp, #128]	; 0x80
   7634c:	ldr	r3, [r1]
   76350:	str	r1, [sp, #28]
   76354:	str	r3, [sp, #68]	; 0x44
   76358:	beq	765fc <fputs@plt+0x70fe4>
   7635c:	cmp	r2, #0
   76360:	beq	765dc <fputs@plt+0x70fc4>
   76364:	cmp	sl, #0
   76368:	beq	765bc <fputs@plt+0x70fa4>
   7636c:	cmp	r5, #0
   76370:	beq	7659c <fputs@plt+0x70f84>
   76374:	ldrb	r4, [sl]
   76378:	cmp	r4, #0
   7637c:	beq	7649c <fputs@plt+0x70e84>
   76380:	add	r6, sp, #72	; 0x48
   76384:	add	r7, sp, #64	; 0x40
   76388:	ldr	r2, [pc, #680]	; 76638 <fputs@plt+0x71020>
   7638c:	mov	r3, #1
   76390:	str	sl, [r6, #-12]!
   76394:	mov	r1, r7
   76398:	mov	r0, r6
   7639c:	add	r2, pc, r2
   763a0:	bl	66788 <fputs@plt+0x61170>
   763a4:	cmp	r0, #0
   763a8:	beq	764f8 <fputs@plt+0x70ee0>
   763ac:	ldr	r2, [pc, #648]	; 7663c <fputs@plt+0x71024>
   763b0:	ldr	r3, [pc, #648]	; 76640 <fputs@plt+0x71028>
   763b4:	add	r2, pc, r2
   763b8:	ldr	r1, [pc, #644]	; 76644 <fputs@plt+0x7102c>
   763bc:	str	r2, [sp, #40]	; 0x28
   763c0:	add	r3, pc, r3
   763c4:	ldr	r2, [pc, #636]	; 76648 <fputs@plt+0x71030>
   763c8:	add	r1, pc, r1
   763cc:	ldr	r8, [pc, #632]	; 7664c <fputs@plt+0x71034>
   763d0:	add	r2, pc, r2
   763d4:	str	r3, [sp, #44]	; 0x2c
   763d8:	str	r1, [sp, #48]	; 0x30
   763dc:	add	r8, pc, r8
   763e0:	str	r2, [sp, #52]	; 0x34
   763e4:	b	76418 <fputs@plt+0x70e00>
   763e8:	mov	r1, r4
   763ec:	mov	r0, r5
   763f0:	bl	74e94 <fputs@plt+0x6f87c>
   763f4:	cmp	r0, #0
   763f8:	blt	7657c <fputs@plt+0x70f64>
   763fc:	mov	r0, r6
   76400:	mov	r1, r7
   76404:	mov	r2, r8
   76408:	mov	r3, #1
   7640c:	bl	66788 <fputs@plt+0x61170>
   76410:	cmp	r0, #0
   76414:	beq	764f8 <fputs@plt+0x70ee0>
   76418:	ldr	r1, [sp, #64]	; 0x40
   7641c:	bl	4dd8 <__strndup@plt>
   76420:	subs	r4, r0, #0
   76424:	beq	76560 <fputs@plt+0x70f48>
   76428:	bl	78480 <fputs@plt+0x72e68>
   7642c:	cmp	r0, #0
   76430:	bne	763e8 <fputs@plt+0x70dd0>
   76434:	mov	r0, sl
   76438:	bl	784f8 <fputs@plt+0x72ee0>
   7643c:	ldr	r2, [sp, #32]
   76440:	ldr	r3, [sp, #36]	; 0x24
   76444:	ldr	r1, [sp, #44]	; 0x2c
   76448:	str	r2, [sp, #4]
   7644c:	str	r3, [sp, #8]
   76450:	ldr	r2, [sp, #48]	; 0x30
   76454:	ldr	r3, [sp, #52]	; 0x34
   76458:	str	r1, [sp]
   7645c:	mov	r1, #22
   76460:	str	r2, [sp, #16]
   76464:	str	r1, [sp, #12]
   76468:	mov	r1, #3
   7646c:	ldr	r2, [sp, #40]	; 0x28
   76470:	subs	r9, r0, #0
   76474:	mov	r0, fp
   76478:	movne	r3, r9
   7647c:	str	r3, [sp, #20]
   76480:	movw	r3, #774	; 0x306
   76484:	bl	7515c <fputs@plt+0x6fb44>
   76488:	mov	r0, r9
   7648c:	bl	4e5c <free@plt>
   76490:	mov	r0, r4
   76494:	bl	4e5c <free@plt>
   76498:	b	763fc <fputs@plt+0x70de4>
   7649c:	mov	r0, r4
   764a0:	mov	r1, r4
   764a4:	bl	7493c <fputs@plt+0x6f324>
   764a8:	subs	r6, r0, #0
   764ac:	beq	764dc <fputs@plt+0x70ec4>
   764b0:	ldr	r0, [r5]
   764b4:	bl	74690 <fputs@plt+0x6f078>
   764b8:	mov	r0, r4
   764bc:	str	r6, [r5]
   764c0:	ldr	r1, [sp, #28]
   764c4:	ldr	r2, [sp, #68]	; 0x44
   764c8:	ldr	r3, [r1]
   764cc:	cmp	r2, r3
   764d0:	bne	76598 <fputs@plt+0x70f80>
   764d4:	add	sp, sp, #76	; 0x4c
   764d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   764dc:	ldr	r0, [pc, #364]	; 76650 <fputs@plt+0x71038>
   764e0:	movw	r1, #759	; 0x2f7
   764e4:	ldr	r2, [pc, #360]	; 76654 <fputs@plt+0x7103c>
   764e8:	add	r0, pc, r0
   764ec:	add	r2, pc, r2
   764f0:	bl	76f1c <fputs@plt+0x71904>
   764f4:	b	764c0 <fputs@plt+0x70ea8>
   764f8:	ldr	r0, [sp, #60]	; 0x3c
   764fc:	cmp	r0, #0
   76500:	beq	764c0 <fputs@plt+0x70ea8>
   76504:	ldrb	r0, [r0]
   76508:	cmp	r0, #0
   7650c:	beq	764c0 <fputs@plt+0x70ea8>
   76510:	ldr	r3, [sp, #32]
   76514:	mov	r2, #22
   76518:	ldr	lr, [pc, #312]	; 76658 <fputs@plt+0x71040>
   7651c:	mov	r0, fp
   76520:	str	r2, [sp, #12]
   76524:	mov	r1, #3
   76528:	str	r3, [sp, #4]
   7652c:	add	lr, pc, lr
   76530:	ldr	r3, [sp, #36]	; 0x24
   76534:	ldr	ip, [pc, #288]	; 7665c <fputs@plt+0x71044>
   76538:	ldr	r2, [pc, #288]	; 76660 <fputs@plt+0x71048>
   7653c:	add	ip, pc, ip
   76540:	str	r3, [sp, #8]
   76544:	str	lr, [sp]
   76548:	movw	r3, #785	; 0x311
   7654c:	str	ip, [sp, #16]
   76550:	add	r2, pc, r2
   76554:	bl	7515c <fputs@plt+0x6fb44>
   76558:	mov	r0, #0
   7655c:	b	764c0 <fputs@plt+0x70ea8>
   76560:	ldr	r0, [pc, #252]	; 76664 <fputs@plt+0x7104c>
   76564:	movw	r1, #771	; 0x303
   76568:	ldr	r2, [pc, #248]	; 76668 <fputs@plt+0x71050>
   7656c:	add	r0, pc, r0
   76570:	add	r2, pc, r2
   76574:	bl	76f1c <fputs@plt+0x71904>
   76578:	b	764c0 <fputs@plt+0x70ea8>
   7657c:	ldr	r0, [pc, #232]	; 7666c <fputs@plt+0x71054>
   76580:	movw	r1, #781	; 0x30d
   76584:	ldr	r2, [pc, #228]	; 76670 <fputs@plt+0x71058>
   76588:	add	r0, pc, r0
   7658c:	add	r2, pc, r2
   76590:	bl	76f1c <fputs@plt+0x71904>
   76594:	b	764c0 <fputs@plt+0x70ea8>
   76598:	bl	524c <__stack_chk_fail@plt>
   7659c:	ldr	r0, [pc, #208]	; 76674 <fputs@plt+0x7105c>
   765a0:	mov	r2, #748	; 0x2ec
   765a4:	ldr	r1, [pc, #204]	; 76678 <fputs@plt+0x71060>
   765a8:	ldr	r3, [pc, #204]	; 7667c <fputs@plt+0x71064>
   765ac:	add	r0, pc, r0
   765b0:	add	r1, pc, r1
   765b4:	add	r3, pc, r3
   765b8:	bl	76bb0 <fputs@plt+0x71598>
   765bc:	ldr	r0, [pc, #188]	; 76680 <fputs@plt+0x71068>
   765c0:	movw	r2, #747	; 0x2eb
   765c4:	ldr	r1, [pc, #184]	; 76684 <fputs@plt+0x7106c>
   765c8:	ldr	r3, [pc, #184]	; 76688 <fputs@plt+0x71070>
   765cc:	add	r0, pc, r0
   765d0:	add	r1, pc, r1
   765d4:	add	r3, pc, r3
   765d8:	bl	76bb0 <fputs@plt+0x71598>
   765dc:	ldr	r0, [pc, #168]	; 7668c <fputs@plt+0x71074>
   765e0:	movw	r2, #746	; 0x2ea
   765e4:	ldr	r1, [pc, #164]	; 76690 <fputs@plt+0x71078>
   765e8:	ldr	r3, [pc, #164]	; 76694 <fputs@plt+0x7107c>
   765ec:	add	r0, pc, r0
   765f0:	add	r1, pc, r1
   765f4:	add	r3, pc, r3
   765f8:	bl	76bb0 <fputs@plt+0x71598>
   765fc:	ldr	r0, [pc, #148]	; 76698 <fputs@plt+0x71080>
   76600:	movw	r2, #745	; 0x2e9
   76604:	ldr	r1, [pc, #144]	; 7669c <fputs@plt+0x71084>
   76608:	ldr	r3, [pc, #144]	; 766a0 <fputs@plt+0x71088>
   7660c:	add	r0, pc, r0
   76610:	add	r1, pc, r1
   76614:	add	r3, pc, r3
   76618:	bl	76bb0 <fputs@plt+0x71598>
   7661c:	mov	r4, r0
   76620:	mov	r0, r9
   76624:	bl	4e5c <free@plt>
   76628:	mov	r0, r4
   7662c:	bl	54f8 <_Unwind_Resume@plt>
   76630:	andeq	sl, r3, r4, asr #16
   76634:	andeq	r0, r0, r0, asr #8
   76638:	muleq	r0, r4, ip
   7663c:	andeq	pc, r1, r0, ror #26
   76640:	strdeq	pc, [r1], -ip
   76644:	andeq	r0, r2, r4, asr r0
   76648:	andeq	sl, r0, r0, lsr ip
   7664c:	andeq	sl, r0, r4, asr ip
   76650:	andeq	pc, r1, ip, lsr #24
   76654:	ldrdeq	pc, [r1], -r0
   76658:	muleq	r1, r0, fp
   7665c:	andeq	r0, r1, ip, ror fp
   76660:	andeq	pc, r1, r4, asr #23
   76664:	andeq	pc, r1, r8, lsr #23
   76668:	andeq	pc, r1, ip, asr #22
   7666c:	andeq	pc, r1, ip, lsl #23
   76670:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
   76674:	andeq	r7, r1, r4, asr sl
   76678:	andeq	pc, r1, r4, ror #22
   7667c:	andeq	pc, r1, r8, ror #30
   76680:	andeq	r0, r1, r8, ror #20
   76684:	andeq	pc, r1, r4, asr #22
   76688:	andeq	pc, r1, r8, asr #30
   7668c:	andeq	r0, r1, r0, asr #20
   76690:	andeq	pc, r1, r4, lsr #22
   76694:	andeq	pc, r1, r8, lsr #30
   76698:	andeq	r0, r1, r4, lsl sl
   7669c:	andeq	pc, r1, r4, lsl #22
   766a0:	andeq	pc, r1, r8, lsl #30
   766a4:	push	{r4, lr}
   766a8:	ldr	r4, [pc, #68]	; 766f4 <fputs@plt+0x710dc>
   766ac:	add	r4, pc, r4
   766b0:	ldr	r3, [r4]
   766b4:	cmp	r3, #0
   766b8:	blt	766c4 <fputs@plt+0x710ac>
   766bc:	mov	r0, #0
   766c0:	pop	{r4, pc}
   766c4:	ldr	r0, [pc, #44]	; 766f8 <fputs@plt+0x710e0>
   766c8:	movw	r1, #257	; 0x101
   766cc:	movt	r1, #8
   766d0:	add	r0, pc, r0
   766d4:	bl	50d8 <open64@plt>
   766d8:	cmp	r0, #0
   766dc:	str	r0, [r4]
   766e0:	bge	766bc <fputs@plt+0x710a4>
   766e4:	bl	55b8 <__errno_location@plt>
   766e8:	ldr	r0, [r0]
   766ec:	rsb	r0, r0, #0
   766f0:	pop	{r4, pc}
   766f4:	andeq	sl, r3, r8, lsl #22
   766f8:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   766fc:	ldr	r3, [pc, #168]	; 767ac <fputs@plt+0x71194>
   76700:	orr	r1, r0, #524288	; 0x80000
   76704:	ldr	ip, [pc, #164]	; 767b0 <fputs@plt+0x71198>
   76708:	mov	r0, #1
   7670c:	add	r3, pc, r3
   76710:	mov	r2, #0
   76714:	push	{r4, r5, r6, lr}
   76718:	sub	sp, sp, #24
   7671c:	ldr	r4, [r3, ip]
   76720:	ldr	r3, [r4]
   76724:	str	r3, [sp, #20]
   76728:	bl	4f1c <socket@plt>
   7672c:	subs	r5, r0, #0
   76730:	blt	76798 <fputs@plt+0x71180>
   76734:	mov	r1, #8388608	; 0x800000
   76738:	add	r6, sp, #12
   7673c:	bl	6ad78 <fputs@plt+0x65760>
   76740:	bl	5384 <getpid@plt>
   76744:	mov	r3, #0
   76748:	cmp	r0, #1
   7674c:	mov	r0, r6
   76750:	movwne	r2, #38528	; 0x9680
   76754:	movweq	r2, #10000	; 0x2710
   76758:	movtne	r2, #152	; 0x98
   7675c:	bl	700c0 <fputs@plt+0x6aaa8>
   76760:	mov	r2, #8
   76764:	mov	r3, r6
   76768:	str	r2, [sp]
   7676c:	mov	r0, r5
   76770:	mov	r1, #1
   76774:	mov	r2, #21
   76778:	bl	5510 <setsockopt@plt>
   7677c:	mov	r0, r5
   76780:	ldr	r2, [sp, #20]
   76784:	ldr	r3, [r4]
   76788:	cmp	r2, r3
   7678c:	bne	767a8 <fputs@plt+0x71190>
   76790:	add	sp, sp, #24
   76794:	pop	{r4, r5, r6, pc}
   76798:	bl	55b8 <__errno_location@plt>
   7679c:	ldr	r0, [r0]
   767a0:	rsb	r0, r0, #0
   767a4:	b	76780 <fputs@plt+0x71168>
   767a8:	bl	524c <__stack_chk_fail@plt>
   767ac:	andeq	sl, r3, ip, ror #8
   767b0:	andeq	r0, r0, r0, asr #8
   767b4:	push	{r4, lr}
   767b8:	ldr	r4, [pc, #84]	; 76814 <fputs@plt+0x711fc>
   767bc:	add	r4, pc, r4
   767c0:	ldr	r3, [r4]
   767c4:	cmp	r3, #0
   767c8:	blt	767d4 <fputs@plt+0x711bc>
   767cc:	mov	r0, #0
   767d0:	pop	{r4, pc}
   767d4:	ldr	r3, [pc, #60]	; 76818 <fputs@plt+0x71200>
   767d8:	add	r3, pc, r3
   767dc:	ldrb	r0, [r3]
   767e0:	cmp	r0, #0
   767e4:	bne	767f4 <fputs@plt+0x711dc>
   767e8:	mov	r3, #2
   767ec:	str	r3, [r4]
   767f0:	pop	{r4, pc}
   767f4:	ldr	r0, [pc, #32]	; 7681c <fputs@plt+0x71204>
   767f8:	movw	r1, #257	; 0x101
   767fc:	movt	r1, #8
   76800:	add	r0, pc, r0
   76804:	bl	67ac0 <fputs@plt+0x624a8>
   76808:	str	r0, [r4]
   7680c:	and	r0, r0, r0, asr #31
   76810:	pop	{r4, pc}
   76814:	strdeq	sl, [r3], -r4
   76818:	andeq	sl, r3, r7, lsl sp
   7681c:	andeq	sp, r1, ip, lsr #16
   76820:	ldr	r3, [pc, #64]	; 76868 <fputs@plt+0x71250>
   76824:	push	{r4, lr}
   76828:	ldr	r4, [pc, r3]
   7682c:	cmp	r4, #0
   76830:	poplt	{r4, pc}
   76834:	bl	5384 <getpid@plt>
   76838:	cmp	r0, #1
   7683c:	popne	{r4, pc}
   76840:	cmp	r4, #2
   76844:	bgt	7685c <fputs@plt+0x71244>
   76848:	ldr	r3, [pc, #28]	; 7686c <fputs@plt+0x71254>
   7684c:	mvn	r2, #0
   76850:	add	r3, pc, r3
   76854:	str	r2, [r3]
   76858:	pop	{r4, pc}
   7685c:	mov	r0, r4
   76860:	bl	65fb8 <fputs@plt+0x609a0>
   76864:	b	76848 <fputs@plt+0x71230>
   76868:	andeq	sl, r3, r8, lsl #19
   7686c:	andeq	sl, r3, r0, ror #18
   76870:	push	{r3, r4, r5, r6, r7, lr}
   76874:	ldr	r3, [pc, #740]	; 76b60 <fputs@plt+0x71548>
   76878:	ldr	r4, [pc, r3]
   7687c:	cmp	r4, #9
   76880:	beq	76998 <fputs@plt+0x71380>
   76884:	sub	r3, r4, #7
   76888:	cmp	r3, #1
   7688c:	bls	7693c <fputs@plt+0x71324>
   76890:	sub	r3, r4, #3
   76894:	cmp	r3, #1
   76898:	movhi	r3, r4
   7689c:	bls	76960 <fputs@plt+0x71348>
   768a0:	sub	r4, r4, #5
   768a4:	cmp	r4, #1
   768a8:	bls	769b0 <fputs@plt+0x71398>
   768ac:	cmp	r3, #4
   768b0:	beq	768f8 <fputs@plt+0x712e0>
   768b4:	sub	r2, r3, #6
   768b8:	cmp	r2, #2
   768bc:	bls	768f8 <fputs@plt+0x712e0>
   768c0:	cmp	r3, #2
   768c4:	beq	768f8 <fputs@plt+0x712e0>
   768c8:	ldr	r5, [pc, #660]	; 76b64 <fputs@plt+0x7154c>
   768cc:	ldr	r4, [pc, #660]	; 76b68 <fputs@plt+0x71550>
   768d0:	add	r5, pc, r5
   768d4:	add	r4, pc, r4
   768d8:	ldr	r0, [r5]
   768dc:	bl	65fb8 <fputs@plt+0x609a0>
   768e0:	str	r0, [r5]
   768e4:	ldr	r0, [r4]
   768e8:	bl	65fb8 <fputs@plt+0x609a0>
   768ec:	str	r0, [r4]
   768f0:	pop	{r3, r4, r5, r6, r7, lr}
   768f4:	b	767b4 <fputs@plt+0x7119c>
   768f8:	bl	766a4 <fputs@plt+0x7108c>
   768fc:	cmp	r0, #0
   76900:	blt	768c8 <fputs@plt+0x712b0>
   76904:	ldr	r6, [pc, #608]	; 76b6c <fputs@plt+0x71554>
   76908:	mov	r4, r0
   7690c:	ldr	r5, [pc, #604]	; 76b70 <fputs@plt+0x71558>
   76910:	add	r6, pc, r6
   76914:	add	r5, pc, r5
   76918:	ldr	r0, [r6]
   7691c:	bl	65fb8 <fputs@plt+0x609a0>
   76920:	str	r0, [r6]
   76924:	ldr	r0, [r5]
   76928:	bl	65fb8 <fputs@plt+0x609a0>
   7692c:	str	r0, [r5]
   76930:	bl	76820 <fputs@plt+0x71208>
   76934:	mov	r0, r4
   76938:	pop	{r3, r4, r5, r6, r7, pc}
   7693c:	bl	5384 <getpid@plt>
   76940:	cmp	r0, #1
   76944:	beq	76958 <fputs@plt+0x71340>
   76948:	mov	r0, #2
   7694c:	bl	4f7c <isatty@plt>
   76950:	cmp	r0, #0
   76954:	bgt	768c8 <fputs@plt+0x712b0>
   76958:	cmp	r4, #7
   7695c:	bne	76890 <fputs@plt+0x71278>
   76960:	ldr	r5, [pc, #524]	; 76b74 <fputs@plt+0x7155c>
   76964:	add	r5, pc, r5
   76968:	ldr	r3, [r5]
   7696c:	cmp	r3, #0
   76970:	blt	769e4 <fputs@plt+0x713cc>
   76974:	mov	r4, #0
   76978:	ldr	r5, [pc, #504]	; 76b78 <fputs@plt+0x71560>
   7697c:	add	r5, pc, r5
   76980:	ldr	r0, [r5]
   76984:	bl	65fb8 <fputs@plt+0x609a0>
   76988:	str	r0, [r5]
   7698c:	bl	76820 <fputs@plt+0x71208>
   76990:	mov	r0, r4
   76994:	pop	{r3, r4, r5, r6, r7, pc}
   76998:	ldr	r6, [pc, #476]	; 76b7c <fputs@plt+0x71564>
   7699c:	mov	r4, #0
   769a0:	ldr	r5, [pc, #472]	; 76b80 <fputs@plt+0x71568>
   769a4:	add	r6, pc, r6
   769a8:	add	r5, pc, r5
   769ac:	b	76918 <fputs@plt+0x71300>
   769b0:	ldr	r5, [pc, #460]	; 76b84 <fputs@plt+0x7156c>
   769b4:	add	r5, pc, r5
   769b8:	ldr	r3, [r5]
   769bc:	cmp	r3, #0
   769c0:	blt	76a74 <fputs@plt+0x7145c>
   769c4:	mov	r4, #0
   769c8:	ldr	r5, [pc, #440]	; 76b88 <fputs@plt+0x71570>
   769cc:	add	r5, pc, r5
   769d0:	ldr	r0, [r5]
   769d4:	bl	65fb8 <fputs@plt+0x609a0>
   769d8:	str	r0, [r5]
   769dc:	bl	76820 <fputs@plt+0x71208>
   769e0:	b	76990 <fputs@plt+0x71378>
   769e4:	mov	r0, #2
   769e8:	bl	766fc <fputs@plt+0x710e4>
   769ec:	cmp	r0, #0
   769f0:	mov	r4, r0
   769f4:	str	r0, [r5]
   769f8:	blt	76a58 <fputs@plt+0x71440>
   769fc:	ldr	r6, [pc, #392]	; 76b8c <fputs@plt+0x71574>
   76a00:	add	r6, pc, r6
   76a04:	add	r0, r6, #2
   76a08:	bl	4fc4 <strlen@plt>
   76a0c:	mov	r1, r6
   76a10:	add	r2, r0, #2
   76a14:	mov	r0, r4
   76a18:	bl	4b14 <connect@plt>
   76a1c:	cmp	r0, #0
   76a20:	bge	76974 <fputs@plt+0x7135c>
   76a24:	bl	55b8 <__errno_location@plt>
   76a28:	ldr	r4, [r0]
   76a2c:	ldr	r0, [r5]
   76a30:	bl	65fb8 <fputs@plt+0x609a0>
   76a34:	rsb	r4, r4, #0
   76a38:	cmp	r4, #0
   76a3c:	str	r0, [r5]
   76a40:	bge	76978 <fputs@plt+0x71360>
   76a44:	ldr	r3, [pc, #324]	; 76b90 <fputs@plt+0x71578>
   76a48:	add	r3, pc, r3
   76a4c:	ldr	r3, [r3]
   76a50:	mov	r4, r3
   76a54:	b	768a0 <fputs@plt+0x71288>
   76a58:	bl	65fb8 <fputs@plt+0x609a0>
   76a5c:	ldr	r3, [pc, #304]	; 76b94 <fputs@plt+0x7157c>
   76a60:	add	r3, pc, r3
   76a64:	ldr	r3, [r3]
   76a68:	mov	r4, r3
   76a6c:	str	r0, [r5]
   76a70:	b	768a0 <fputs@plt+0x71288>
   76a74:	mov	r0, #2
   76a78:	bl	766fc <fputs@plt+0x710e4>
   76a7c:	cmp	r0, #0
   76a80:	mov	r4, r0
   76a84:	str	r0, [r5]
   76a88:	blt	76acc <fputs@plt+0x714b4>
   76a8c:	ldr	r6, [pc, #260]	; 76b98 <fputs@plt+0x71580>
   76a90:	add	r6, pc, r6
   76a94:	add	r0, r6, #2
   76a98:	bl	4fc4 <strlen@plt>
   76a9c:	mov	r1, r6
   76aa0:	add	r7, r0, #2
   76aa4:	mov	r0, r4
   76aa8:	mov	r2, r7
   76aac:	bl	4b14 <connect@plt>
   76ab0:	cmp	r0, #0
   76ab4:	blt	76aec <fputs@plt+0x714d4>
   76ab8:	ldr	r3, [pc, #220]	; 76b9c <fputs@plt+0x71584>
   76abc:	mov	r2, #0
   76ac0:	add	r3, pc, r3
   76ac4:	strb	r2, [r3]
   76ac8:	b	769c4 <fputs@plt+0x713ac>
   76acc:	bl	65fb8 <fputs@plt+0x609a0>
   76ad0:	ldr	r2, [pc, #200]	; 76ba0 <fputs@plt+0x71588>
   76ad4:	ldr	r3, [pc, #200]	; 76ba4 <fputs@plt+0x7158c>
   76ad8:	add	r2, pc, r2
   76adc:	add	r3, pc, r3
   76ae0:	ldr	r3, [r3]
   76ae4:	str	r0, [r2]
   76ae8:	b	768ac <fputs@plt+0x71294>
   76aec:	ldr	r0, [r5]
   76af0:	bl	65fb8 <fputs@plt+0x609a0>
   76af4:	mov	r0, #1
   76af8:	bl	766fc <fputs@plt+0x710e4>
   76afc:	cmp	r0, #0
   76b00:	str	r0, [r5]
   76b04:	blt	76acc <fputs@plt+0x714b4>
   76b08:	mov	r1, r6
   76b0c:	mov	r2, r7
   76b10:	bl	4b14 <connect@plt>
   76b14:	cmp	r0, #0
   76b18:	blt	76b30 <fputs@plt+0x71518>
   76b1c:	ldr	r3, [pc, #132]	; 76ba8 <fputs@plt+0x71590>
   76b20:	mov	r2, #1
   76b24:	add	r3, pc, r3
   76b28:	strb	r2, [r3]
   76b2c:	b	769c4 <fputs@plt+0x713ac>
   76b30:	bl	55b8 <__errno_location@plt>
   76b34:	ldr	r4, [r0]
   76b38:	ldr	r0, [r5]
   76b3c:	bl	65fb8 <fputs@plt+0x609a0>
   76b40:	rsb	r4, r4, #0
   76b44:	cmp	r4, #0
   76b48:	str	r0, [r5]
   76b4c:	bge	769c8 <fputs@plt+0x713b0>
   76b50:	ldr	r3, [pc, #84]	; 76bac <fputs@plt+0x71594>
   76b54:	add	r3, pc, r3
   76b58:	ldr	r3, [r3]
   76b5c:	b	768ac <fputs@plt+0x71294>
   76b60:	andeq	sl, r3, ip, ror #24
   76b64:	strdeq	sl, [r3], -r0
   76b68:	andeq	sl, r3, r8, ror #17
   76b6c:			; <UNDEFINED> instruction: 0x0003a8b0
   76b70:	andeq	sl, r3, r8, lsr #17
   76b74:	andeq	sl, r3, ip, asr r8
   76b78:	andeq	sl, r3, r0, asr #16
   76b7c:	andeq	sl, r3, ip, lsl r8
   76b80:	andeq	sl, r3, r4, lsl r8
   76b84:	andeq	sl, r3, r8, lsl #16
   76b88:	strdeq	sl, [r3], -r4
   76b8c:	andeq	r0, r2, ip, lsr #3
   76b90:	muleq	r3, ip, sl
   76b94:	andeq	sl, r3, r4, lsl #21
   76b98:	muleq	r2, ip, r0
   76b9c:	andeq	sl, r3, lr, lsr #20
   76ba0:	andeq	sl, r3, r4, ror #13
   76ba4:	andeq	sl, r3, r8, lsl #20
   76ba8:	andeq	sl, r3, sl, asr #19
   76bac:	muleq	r3, r0, r9
   76bb0:	ldr	ip, [pc, #72]	; 76c00 <fputs@plt+0x715e8>
   76bb4:	push	{r4, lr}
   76bb8:	add	ip, pc, ip
   76bbc:	sub	sp, sp, #8
   76bc0:	mov	r4, r1
   76bc4:	ldr	ip, [ip]
   76bc8:	mov	lr, r2
   76bcc:	cmp	ip, #1
   76bd0:	bgt	76bd8 <fputs@plt+0x715c0>
   76bd4:	bl	4b08 <abort@plt>
   76bd8:	ldr	ip, [pc, #36]	; 76c04 <fputs@plt+0x715ec>
   76bdc:	mov	r1, r0
   76be0:	str	r3, [sp]
   76be4:	mov	r2, r4
   76be8:	add	ip, pc, ip
   76bec:	mov	r3, lr
   76bf0:	mov	r0, #2
   76bf4:	str	ip, [sp, #4]
   76bf8:	bl	6490 <fputs@plt+0xe78>
   76bfc:	b	76bd4 <fputs@plt+0x715bc>
   76c00:	andeq	sl, r3, r0, lsl #12
   76c04:	andeq	pc, r1, ip, lsl #21
   76c08:	cmp	r0, #0
   76c0c:	push	{r3, lr}
   76c10:	blt	76c74 <fputs@plt+0x7165c>
   76c14:	cmp	r0, #9
   76c18:	bgt	76c54 <fputs@plt+0x7163c>
   76c1c:	ldr	r3, [pc, #112]	; 76c94 <fputs@plt+0x7167c>
   76c20:	add	r3, pc, r3
   76c24:	ldrb	r3, [r3]
   76c28:	cmp	r3, #0
   76c2c:	beq	76c44 <fputs@plt+0x7162c>
   76c30:	cmp	r0, #5
   76c34:	moveq	r0, #3
   76c38:	beq	76c44 <fputs@plt+0x7162c>
   76c3c:	cmp	r0, #6
   76c40:	moveq	r0, #4
   76c44:	ldr	r3, [pc, #76]	; 76c98 <fputs@plt+0x71680>
   76c48:	add	r3, pc, r3
   76c4c:	str	r0, [r3]
   76c50:	pop	{r3, pc}
   76c54:	ldr	r0, [pc, #64]	; 76c9c <fputs@plt+0x71684>
   76c58:	movw	r2, #275	; 0x113
   76c5c:	ldr	r1, [pc, #60]	; 76ca0 <fputs@plt+0x71688>
   76c60:	ldr	r3, [pc, #60]	; 76ca4 <fputs@plt+0x7168c>
   76c64:	add	r0, pc, r0
   76c68:	add	r1, pc, r1
   76c6c:	add	r3, pc, r3
   76c70:	bl	76bb0 <fputs@plt+0x71598>
   76c74:	ldr	r0, [pc, #44]	; 76ca8 <fputs@plt+0x71690>
   76c78:	movw	r2, #274	; 0x112
   76c7c:	ldr	r1, [pc, #40]	; 76cac <fputs@plt+0x71694>
   76c80:	ldr	r3, [pc, #40]	; 76cb0 <fputs@plt+0x71698>
   76c84:	add	r0, pc, r0
   76c88:	add	r1, pc, r1
   76c8c:	add	r3, pc, r3
   76c90:	bl	76bb0 <fputs@plt+0x71598>
   76c94:	andeq	sl, r3, sp, asr #17
   76c98:	muleq	r3, ip, r8
   76c9c:	andeq	pc, r1, ip, ror #20
   76ca0:	andeq	pc, r1, r4, asr sl	; <UNPREDICTABLE>
   76ca4:	andeq	pc, r1, r4, lsl #18
   76ca8:	andeq	pc, r1, ip, lsr #20
   76cac:	andeq	pc, r1, r4, lsr sl	; <UNPREDICTABLE>
   76cb0:	andeq	pc, r1, r4, ror #17
   76cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76cb8:	mov	r6, r0
   76cbc:	ldr	lr, [pc, #272]	; 76dd4 <fputs@plt+0x717bc>
   76cc0:	sub	sp, sp, #2080	; 0x820
   76cc4:	ldr	r0, [pc, #268]	; 76dd8 <fputs@plt+0x717c0>
   76cc8:	mov	r8, r3
   76ccc:	add	lr, pc, lr
   76cd0:	sub	sp, sp, #4
   76cd4:	mov	r4, r1
   76cd8:	mov	r9, r2
   76cdc:	ldr	r0, [lr, r0]
   76ce0:	mov	r3, lr
   76ce4:	ldr	sl, [sp, #2120]	; 0x848
   76ce8:	ldr	fp, [sp, #2124]	; 0x84c
   76cec:	ldr	r3, [r0]
   76cf0:	str	r0, [sp, #20]
   76cf4:	str	r3, [sp, #2076]	; 0x81c
   76cf8:	bl	55b8 <__errno_location@plt>
   76cfc:	cmp	r4, #0
   76d00:	mov	r5, r0
   76d04:	ldr	r7, [r0]
   76d08:	blt	76d4c <fputs@plt+0x71734>
   76d0c:	ldr	r3, [pc, #200]	; 76ddc <fputs@plt+0x717c4>
   76d10:	and	r2, r6, #7
   76d14:	add	r3, pc, r3
   76d18:	ldr	r3, [r3]
   76d1c:	cmp	r2, r3
   76d20:	ble	76dc0 <fputs@plt+0x717a8>
   76d24:	rsb	r0, r4, #0
   76d28:	ldr	r1, [sp, #20]
   76d2c:	ldr	r2, [sp, #2076]	; 0x81c
   76d30:	str	r7, [r5]
   76d34:	ldr	r3, [r1]
   76d38:	cmp	r2, r3
   76d3c:	bne	76dbc <fputs@plt+0x717a4>
   76d40:	add	sp, sp, #2080	; 0x820
   76d44:	add	sp, sp, #4
   76d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76d4c:	ldr	r3, [pc, #140]	; 76de0 <fputs@plt+0x717c8>
   76d50:	and	r2, r6, #7
   76d54:	rsb	r4, r4, #0
   76d58:	add	r3, pc, r3
   76d5c:	ldr	r3, [r3]
   76d60:	cmp	r2, r3
   76d64:	bgt	76d24 <fputs@plt+0x7170c>
   76d68:	str	r4, [r5]
   76d6c:	ldr	r2, [sp, #2128]	; 0x850
   76d70:	mov	r1, #2048	; 0x800
   76d74:	str	fp, [sp]
   76d78:	add	fp, sp, #28
   76d7c:	mov	r3, r1
   76d80:	str	r2, [sp, #4]
   76d84:	mov	r0, fp
   76d88:	mov	r2, #1
   76d8c:	bl	50c0 <__vsnprintf_chk@plt>
   76d90:	mov	ip, #0
   76d94:	str	fp, [sp, #12]
   76d98:	mov	r0, r6
   76d9c:	str	sl, [sp]
   76da0:	mov	r1, r4
   76da4:	mov	r2, r9
   76da8:	mov	r3, r8
   76dac:	str	ip, [sp, #4]
   76db0:	str	ip, [sp, #8]
   76db4:	bl	5bac <fputs@plt+0x594>
   76db8:	b	76d28 <fputs@plt+0x71710>
   76dbc:	bl	524c <__stack_chk_fail@plt>
   76dc0:	cmp	r4, #0
   76dc4:	beq	76d6c <fputs@plt+0x71754>
   76dc8:	b	76d68 <fputs@plt+0x71750>
   76dcc:	str	r7, [r5]
   76dd0:	bl	54f8 <_Unwind_Resume@plt>
   76dd4:	andeq	r9, r3, ip, lsr #29
   76dd8:	andeq	r0, r0, r0, asr #8
   76ddc:	andeq	sl, r3, r4, lsr #9
   76de0:	andeq	sl, r3, r0, ror #8
   76de4:	push	{r4, r5, r6, lr}
   76de8:	sub	sp, sp, #24
   76dec:	ldr	lr, [pc, #76]	; 76e40 <fputs@plt+0x71828>
   76df0:	add	ip, sp, #48	; 0x30
   76df4:	ldr	r4, [pc, #72]	; 76e44 <fputs@plt+0x7182c>
   76df8:	add	lr, pc, lr
   76dfc:	ldr	r6, [sp, #40]	; 0x28
   76e00:	ldr	r5, [sp, #44]	; 0x2c
   76e04:	ldr	r4, [lr, r4]
   76e08:	str	r6, [sp]
   76e0c:	str	r5, [sp, #4]
   76e10:	ldr	lr, [r4]
   76e14:	str	ip, [sp, #8]
   76e18:	str	ip, [sp, #16]
   76e1c:	str	lr, [sp, #20]
   76e20:	bl	76cb4 <fputs@plt+0x7169c>
   76e24:	ldr	r2, [sp, #20]
   76e28:	ldr	r3, [r4]
   76e2c:	cmp	r2, r3
   76e30:	bne	76e3c <fputs@plt+0x71824>
   76e34:	add	sp, sp, #24
   76e38:	pop	{r4, r5, r6, pc}
   76e3c:	bl	524c <__stack_chk_fail@plt>
   76e40:	andeq	r9, r3, r0, lsl #27
   76e44:	andeq	r0, r0, r0, asr #8
   76e48:	ldr	ip, [pc, #72]	; 76e98 <fputs@plt+0x71880>
   76e4c:	push	{r4, lr}
   76e50:	add	ip, pc, ip
   76e54:	sub	sp, sp, #8
   76e58:	mov	r4, r1
   76e5c:	ldr	ip, [ip]
   76e60:	mov	lr, r2
   76e64:	cmp	ip, #1
   76e68:	bgt	76e70 <fputs@plt+0x71858>
   76e6c:	bl	4b08 <abort@plt>
   76e70:	ldr	ip, [pc, #36]	; 76e9c <fputs@plt+0x71884>
   76e74:	mov	r1, r0
   76e78:	str	r3, [sp]
   76e7c:	mov	r2, r4
   76e80:	add	ip, pc, ip
   76e84:	mov	r3, lr
   76e88:	mov	r0, #2
   76e8c:	str	ip, [sp, #4]
   76e90:	bl	6490 <fputs@plt+0xe78>
   76e94:	b	76e6c <fputs@plt+0x71854>
   76e98:	andeq	sl, r3, r8, ror #6
   76e9c:	andeq	pc, r1, r8, lsl #19
   76ea0:	push	{r4, r5, r6, r7, r8, r9, lr}
   76ea4:	sub	sp, sp, #12
   76ea8:	mov	r9, r0
   76eac:	mov	r7, r1
   76eb0:	mov	r6, r2
   76eb4:	mov	r8, r3
   76eb8:	bl	55b8 <__errno_location@plt>
   76ebc:	ldr	ip, [pc, #80]	; 76f14 <fputs@plt+0x718fc>
   76ec0:	add	ip, pc, ip
   76ec4:	ldr	ip, [ip]
   76ec8:	cmp	ip, #6
   76ecc:	mov	r4, r0
   76ed0:	ldr	r5, [r0]
   76ed4:	bgt	76ee4 <fputs@plt+0x718cc>
   76ed8:	str	r5, [r4]
   76edc:	add	sp, sp, #12
   76ee0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   76ee4:	ldr	ip, [pc, #44]	; 76f18 <fputs@plt+0x71900>
   76ee8:	mov	r1, r9
   76eec:	str	r8, [sp]
   76ef0:	mov	r2, r7
   76ef4:	add	ip, pc, ip
   76ef8:	mov	r3, r6
   76efc:	mov	r0, #7
   76f00:	str	ip, [sp, #4]
   76f04:	bl	6490 <fputs@plt+0xe78>
   76f08:	b	76ed8 <fputs@plt+0x718c0>
   76f0c:	str	r5, [r4]
   76f10:	bl	54f8 <_Unwind_Resume@plt>
   76f14:	strdeq	sl, [r3], -r8
   76f18:	andeq	pc, r1, r8, asr r9	; <UNPREDICTABLE>
   76f1c:	push	{lr}		; (str lr, [sp, #-4]!)
   76f20:	sub	sp, sp, #12
   76f24:	ldr	ip, [pc, #40]	; 76f54 <fputs@plt+0x7193c>
   76f28:	mov	r3, r1
   76f2c:	str	r2, [sp]
   76f30:	mov	r1, #12
   76f34:	add	ip, pc, ip
   76f38:	mov	r2, r0
   76f3c:	str	ip, [sp, #4]
   76f40:	mov	r0, #3
   76f44:	bl	76de4 <fputs@plt+0x717cc>
   76f48:	mvn	r0, #11
   76f4c:	add	sp, sp, #12
   76f50:	pop	{pc}		; (ldr pc, [sp], #4)
   76f54:	andeq	pc, r1, r4, asr r9	; <UNPREDICTABLE>
   76f58:	ldr	ip, [pc, #1468]	; 7751c <fputs@plt+0x71f04>
   76f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76f60:	mov	r6, r0
   76f64:	ldr	r0, [pc, #1460]	; 77520 <fputs@plt+0x71f08>
   76f68:	add	ip, pc, ip
   76f6c:	sub	sp, sp, #2800	; 0xaf0
   76f70:	mov	r9, r3
   76f74:	mov	r3, ip
   76f78:	sub	sp, sp, #12
   76f7c:	ldr	r0, [ip, r0]
   76f80:	mov	sl, r2
   76f84:	eor	r5, r1, r1, asr #31
   76f88:	sub	r5, r5, r1, asr #31
   76f8c:	ldr	fp, [sp, #2848]	; 0xb20
   76f90:	ldr	r8, [sp, #2852]	; 0xb24
   76f94:	ldr	r3, [r0]
   76f98:	str	r0, [sp, #28]
   76f9c:	str	r3, [sp, #2804]	; 0xaf4
   76fa0:	bl	55b8 <__errno_location@plt>
   76fa4:	ldr	r2, [pc, #1400]	; 77524 <fputs@plt+0x71f0c>
   76fa8:	and	r3, r6, #7
   76fac:	add	r2, pc, r2
   76fb0:	ldr	r2, [r2]
   76fb4:	cmp	r3, r2
   76fb8:	mov	r4, r0
   76fbc:	ldr	r7, [r0]
   76fc0:	ble	76ff0 <fputs@plt+0x719d8>
   76fc4:	rsb	r0, r5, #0
   76fc8:	ldr	r1, [sp, #28]
   76fcc:	ldr	r2, [sp, #2804]	; 0xaf4
   76fd0:	str	r7, [r4]
   76fd4:	ldr	r3, [r1]
   76fd8:	cmp	r2, r3
   76fdc:	bne	76fec <fputs@plt+0x719d4>
   76fe0:	add	sp, sp, #2800	; 0xaf0
   76fe4:	add	sp, sp, #12
   76fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76fec:	bl	524c <__stack_chk_fail@plt>
   76ff0:	ldr	r2, [pc, #1328]	; 77528 <fputs@plt+0x71f10>
   76ff4:	add	r2, pc, r2
   76ff8:	ldr	r2, [r2]
   76ffc:	cmp	r2, #9
   77000:	beq	76fc4 <fputs@plt+0x719ac>
   77004:	tst	r6, #1016	; 0x3f8
   77008:	ldreq	r1, [pc, #1308]	; 7752c <fputs@plt+0x71f14>
   7700c:	ldreq	r6, [pc, r1]
   77010:	orreq	r6, r3, r6
   77014:	cmp	r2, #7
   77018:	beq	770e8 <fputs@plt+0x71ad0>
   7701c:	sub	r2, r2, #3
   77020:	cmp	r2, #1
   77024:	bls	770e8 <fputs@plt+0x71ad0>
   77028:	add	r0, sp, #2848	; 0xb20
   7702c:	add	r0, r0, #8
   77030:	str	r0, [sp, #36]	; 0x24
   77034:	ldr	r0, [sp, #36]	; 0x24
   77038:	add	ip, sp, #760	; 0x2f8
   7703c:	str	ip, [sp, #32]
   77040:	add	ip, sp, #244	; 0xf4
   77044:	str	ip, [sp, #40]	; 0x28
   77048:	add	ip, sp, #756	; 0x2f4
   7704c:	str	ip, [sp, #36]	; 0x24
   77050:	add	ip, sp, #240	; 0xf0
   77054:	str	ip, [sp, #44]	; 0x2c
   77058:	ldr	ip, [pc, #1232]	; 77530 <fputs@plt+0x71f18>
   7705c:	str	r0, [sp, #68]	; 0x44
   77060:	add	ip, pc, ip
   77064:	str	ip, [sp, #48]	; 0x30
   77068:	cmp	r8, #0
   7706c:	beq	76fc4 <fputs@plt+0x719ac>
   77070:	ldr	ip, [sp, #68]	; 0x44
   77074:	mov	r1, #2048	; 0x800
   77078:	cmp	r5, #0
   7707c:	mov	r3, r1
   77080:	strne	r5, [r4]
   77084:	mov	r2, #1
   77088:	str	ip, [sp, #4]
   7708c:	str	r8, [sp]
   77090:	ldr	r0, [sp, #36]	; 0x24
   77094:	str	ip, [sp, #80]	; 0x50
   77098:	bl	50c0 <__vsnprintf_chk@plt>
   7709c:	ldr	r0, [sp, #36]	; 0x24
   770a0:	mov	r2, #8
   770a4:	ldr	r1, [sp, #48]	; 0x30
   770a8:	bl	5468 <strncmp@plt>
   770ac:	cmp	r0, #0
   770b0:	bne	7735c <fputs@plt+0x71d44>
   770b4:	add	ip, sp, #760	; 0x2f8
   770b8:	mov	r3, r0
   770bc:	add	r2, ip, #4
   770c0:	str	r3, [sp, #4]
   770c4:	str	r2, [sp, #12]
   770c8:	mov	r0, r6
   770cc:	str	r3, [sp, #8]
   770d0:	mov	r1, r5
   770d4:	str	fp, [sp]
   770d8:	mov	r2, sl
   770dc:	mov	r3, r9
   770e0:	bl	5bac <fputs@plt+0x594>
   770e4:	b	76fc8 <fputs@plt+0x719b0>
   770e8:	ldr	r3, [pc, #1092]	; 77534 <fputs@plt+0x71f1c>
   770ec:	add	r3, pc, r3
   770f0:	ldr	r3, [r3]
   770f4:	cmp	r3, #0
   770f8:	addlt	r1, sp, #2848	; 0xb20
   770fc:	addlt	r1, r1, #8
   77100:	strlt	r1, [sp, #36]	; 0x24
   77104:	blt	77034 <fputs@plt+0x71a1c>
   77108:	add	r2, sp, #108	; 0x6c
   7710c:	mov	r1, #0
   77110:	str	r2, [sp, #40]	; 0x28
   77114:	add	ip, sp, #88	; 0x58
   77118:	mov	r0, r2
   7711c:	mov	r2, #136	; 0x88
   77120:	str	ip, [sp, #48]	; 0x30
   77124:	add	ip, sp, #80	; 0x50
   77128:	str	ip, [sp, #44]	; 0x2c
   7712c:	bl	4d54 <memset@plt>
   77130:	mov	r1, #0
   77134:	mov	r2, #28
   77138:	add	r0, sp, #80	; 0x50
   7713c:	add	ip, sp, #244	; 0xf4
   77140:	str	ip, [sp, #52]	; 0x34
   77144:	bl	4d54 <memset@plt>
   77148:	add	ip, sp, #756	; 0x2f4
   7714c:	mov	r1, r6
   77150:	mov	r3, #0
   77154:	mov	r2, r5
   77158:	mov	r0, ip
   7715c:	str	r3, [sp, #8]
   77160:	str	r3, [sp, #12]
   77164:	mov	r3, sl
   77168:	stm	sp, {r9, fp}
   7716c:	add	lr, sp, #108	; 0x6c
   77170:	str	ip, [sp, #24]
   77174:	str	lr, [sp, #88]	; 0x58
   77178:	bl	56b8 <fputs@plt+0xa0>
   7717c:	ldr	ip, [sp, #24]
   77180:	mov	r0, ip
   77184:	str	ip, [sp, #108]	; 0x6c
   77188:	bl	4fc4 <strlen@plt>
   7718c:	add	ip, sp, #108	; 0x6c
   77190:	mov	r3, #1
   77194:	ldr	lr, [pc, #924]	; 77538 <fputs@plt+0x71f20>
   77198:	str	r3, [sp, #32]
   7719c:	mov	r3, r8
   771a0:	add	r2, sp, #2848	; 0xb20
   771a4:	mov	r8, r6
   771a8:	mov	r6, r4
   771ac:	mov	r4, ip
   771b0:	mov	ip, r3
   771b4:	add	r2, r2, #8
   771b8:	add	r1, sp, #240	; 0xf0
   771bc:	add	lr, pc, lr
   771c0:	str	r1, [sp, #56]	; 0x38
   771c4:	str	r2, [sp, #36]	; 0x24
   771c8:	str	r2, [sp, #68]	; 0x44
   771cc:	str	lr, [sp, #60]	; 0x3c
   771d0:	str	r0, [sp, #112]	; 0x70
   771d4:	cmp	ip, #0
   771d8:	beq	774e8 <fputs@plt+0x71ed0>
   771dc:	ldr	lr, [sp, #32]
   771e0:	cmp	lr, #17
   771e4:	beq	774e8 <fputs@plt+0x71ed0>
   771e8:	ldr	lr, [sp, #68]	; 0x44
   771ec:	cmp	r5, #0
   771f0:	mov	r2, ip
   771f4:	strne	r5, [r6]
   771f8:	add	r0, sp, #76	; 0x4c
   771fc:	mov	r1, #1
   77200:	mov	r3, lr
   77204:	str	ip, [sp, #24]
   77208:	str	lr, [sp, #72]	; 0x48
   7720c:	bl	55ac <__vasprintf_chk@plt>
   77210:	ldr	ip, [sp, #24]
   77214:	cmp	r0, #0
   77218:	blt	7745c <fputs@plt+0x71e44>
   7721c:	mov	r0, ip
   77220:	mov	r1, #128	; 0x80
   77224:	add	r2, sp, #244	; 0xf4
   77228:	bl	51b0 <parse_printf_format@plt>
   7722c:	cmp	r0, #127	; 0x7f
   77230:	bhi	77338 <fputs@plt+0x71d20>
   77234:	cmp	r0, #0
   77238:	ldrne	ip, [sp, #56]	; 0x38
   7723c:	ldrne	r3, [sp, #68]	; 0x44
   77240:	addne	r0, ip, r0, lsl #2
   77244:	movne	r1, ip
   77248:	beq	772d8 <fputs@plt+0x71cc0>
   7724c:	ldr	r2, [r1, #4]!
   77250:	tst	r2, #2048	; 0x800
   77254:	bne	772c8 <fputs@plt+0x71cb0>
   77258:	cmp	r2, #7
   7725c:	bgt	772a8 <fputs@plt+0x71c90>
   77260:	cmp	r2, #6
   77264:	bge	77328 <fputs@plt+0x71d10>
   77268:	cmp	r2, #2
   7726c:	beq	772c8 <fputs@plt+0x71cb0>
   77270:	bgt	772c8 <fputs@plt+0x71cb0>
   77274:	cmp	r2, #0
   77278:	bge	772c8 <fputs@plt+0x71cb0>
   7727c:	ldr	r0, [pc, #696]	; 7753c <fputs@plt+0x71f24>
   77280:	mov	r2, #836	; 0x344
   77284:	ldr	r1, [pc, #692]	; 77540 <fputs@plt+0x71f28>
   77288:	mov	r4, r6
   7728c:	ldr	r3, [pc, #688]	; 77544 <fputs@plt+0x71f2c>
   77290:	add	r0, pc, r0
   77294:	add	r1, pc, r1
   77298:	add	r3, pc, r3
   7729c:	bl	76e48 <fputs@plt+0x71830>
   772a0:	str	r7, [r4]
   772a4:	bl	54f8 <_Unwind_Resume@plt>
   772a8:	movw	lr, #263	; 0x107
   772ac:	cmp	r2, lr
   772b0:	beq	77328 <fputs@plt+0x71d10>
   772b4:	ble	77320 <fputs@plt+0x71d08>
   772b8:	cmp	r2, #512	; 0x200
   772bc:	beq	772c8 <fputs@plt+0x71cb0>
   772c0:	cmp	r2, #1024	; 0x400
   772c4:	bne	7727c <fputs@plt+0x71c64>
   772c8:	add	r3, r3, #4
   772cc:	cmp	r1, r0
   772d0:	bne	7724c <fputs@plt+0x71c34>
   772d4:	str	r3, [sp, #68]	; 0x44
   772d8:	ldr	r3, [sp, #76]	; 0x4c
   772dc:	add	r4, r4, #16
   772e0:	ldr	r0, [sp, #32]
   772e4:	str	r3, [r4, #-8]
   772e8:	add	r0, r0, #2
   772ec:	str	r0, [sp, #32]
   772f0:	mov	r0, r3
   772f4:	bl	4fc4 <strlen@plt>
   772f8:	ldr	r3, [sp, #68]	; 0x44
   772fc:	ldr	ip, [sp, #60]	; 0x3c
   77300:	mov	r2, #1
   77304:	str	r2, [r4, #4]
   77308:	add	r2, r3, #4
   7730c:	str	r2, [sp, #68]	; 0x44
   77310:	str	ip, [r4]
   77314:	ldr	ip, [r3]
   77318:	str	r0, [r4, #-4]
   7731c:	b	771d4 <fputs@plt+0x71bbc>
   77320:	cmp	r2, #256	; 0x100
   77324:	bne	7727c <fputs@plt+0x71c64>
   77328:	add	r3, r3, #7
   7732c:	bic	r3, r3, #7
   77330:	add	r3, r3, #8
   77334:	b	772cc <fputs@plt+0x71cb4>
   77338:	ldr	r0, [pc, #520]	; 77548 <fputs@plt+0x71f30>
   7733c:	mov	r2, #836	; 0x344
   77340:	ldr	r1, [pc, #516]	; 7754c <fputs@plt+0x71f34>
   77344:	mov	r4, r6
   77348:	ldr	r3, [pc, #512]	; 77550 <fputs@plt+0x71f38>
   7734c:	add	r0, pc, r0
   77350:	add	r1, pc, r1
   77354:	add	r3, pc, r3
   77358:	bl	76bb0 <fputs@plt+0x71598>
   7735c:	mov	r0, r8
   77360:	mov	r1, #128	; 0x80
   77364:	add	r2, sp, #244	; 0xf4
   77368:	bl	51b0 <parse_printf_format@plt>
   7736c:	cmp	r0, #127	; 0x7f
   77370:	bhi	7743c <fputs@plt+0x71e24>
   77374:	cmp	r0, #0
   77378:	beq	77410 <fputs@plt+0x71df8>
   7737c:	ldr	ip, [sp, #44]	; 0x2c
   77380:	ldr	r3, [sp, #68]	; 0x44
   77384:	add	r0, ip, r0, lsl #2
   77388:	mov	r1, ip
   7738c:	movw	ip, #263	; 0x107
   77390:	ldr	r2, [r1, #4]!
   77394:	tst	r2, #2048	; 0x800
   77398:	bne	77400 <fputs@plt+0x71de8>
   7739c:	cmp	r2, #7
   773a0:	bgt	773e0 <fputs@plt+0x71dc8>
   773a4:	cmp	r2, #6
   773a8:	bge	7742c <fputs@plt+0x71e14>
   773ac:	cmp	r2, #2
   773b0:	beq	77400 <fputs@plt+0x71de8>
   773b4:	bgt	77400 <fputs@plt+0x71de8>
   773b8:	cmp	r2, #0
   773bc:	bge	77400 <fputs@plt+0x71de8>
   773c0:	ldr	r0, [pc, #396]	; 77554 <fputs@plt+0x71f3c>
   773c4:	movw	r2, #878	; 0x36e
   773c8:	ldr	r1, [pc, #392]	; 77558 <fputs@plt+0x71f40>
   773cc:	ldr	r3, [pc, #392]	; 7755c <fputs@plt+0x71f44>
   773d0:	add	r0, pc, r0
   773d4:	add	r1, pc, r1
   773d8:	add	r3, pc, r3
   773dc:	bl	76e48 <fputs@plt+0x71830>
   773e0:	cmp	r2, ip
   773e4:	beq	7742c <fputs@plt+0x71e14>
   773e8:	cmp	r2, #264	; 0x108
   773ec:	blt	77424 <fputs@plt+0x71e0c>
   773f0:	cmp	r2, #512	; 0x200
   773f4:	beq	77400 <fputs@plt+0x71de8>
   773f8:	cmp	r2, #1024	; 0x400
   773fc:	bne	773c0 <fputs@plt+0x71da8>
   77400:	add	r3, r3, #4
   77404:	cmp	r1, r0
   77408:	bne	77390 <fputs@plt+0x71d78>
   7740c:	str	r3, [sp, #68]	; 0x44
   77410:	ldr	r3, [sp, #68]	; 0x44
   77414:	add	r2, r3, #4
   77418:	str	r2, [sp, #68]	; 0x44
   7741c:	ldr	r8, [r3]
   77420:	b	77068 <fputs@plt+0x71a50>
   77424:	cmp	r2, #256	; 0x100
   77428:	bne	773c0 <fputs@plt+0x71da8>
   7742c:	add	r3, r3, #7
   77430:	bic	r3, r3, #7
   77434:	add	r3, r3, #8
   77438:	b	77404 <fputs@plt+0x71dec>
   7743c:	ldr	r0, [pc, #284]	; 77560 <fputs@plt+0x71f48>
   77440:	movw	r2, #878	; 0x36e
   77444:	ldr	r1, [pc, #280]	; 77564 <fputs@plt+0x71f4c>
   77448:	ldr	r3, [pc, #280]	; 77568 <fputs@plt+0x71f50>
   7744c:	add	r0, pc, r0
   77450:	add	r1, pc, r1
   77454:	add	r3, pc, r3
   77458:	bl	76bb0 <fputs@plt+0x71598>
   7745c:	mov	r4, r6
   77460:	mov	r2, #1
   77464:	mov	r6, r8
   77468:	mov	r8, ip
   7746c:	mov	r3, #1
   77470:	mov	r1, fp
   77474:	mov	fp, r9
   77478:	mov	r9, r6
   7747c:	mov	r6, r4
   77480:	mov	r4, r3
   77484:	mov	r3, r8
   77488:	mov	r8, r5
   7748c:	mov	r5, r2
   77490:	b	774b4 <fputs@plt+0x71e9c>
   77494:	add	r2, sp, #108	; 0x6c
   77498:	ldr	r0, [r2, r4, lsl #3]
   7749c:	add	r4, r4, #2
   774a0:	str	r1, [sp, #24]
   774a4:	str	r3, [sp, #20]
   774a8:	bl	4e5c <free@plt>
   774ac:	ldr	r3, [sp, #20]
   774b0:	ldr	r1, [sp, #24]
   774b4:	ldr	ip, [sp, #32]
   774b8:	cmp	ip, r4
   774bc:	bhi	77494 <fputs@plt+0x71e7c>
   774c0:	mov	r2, r5
   774c4:	cmp	r2, #0
   774c8:	mov	r4, r6
   774cc:	mov	r5, r8
   774d0:	mov	r6, r9
   774d4:	mov	r8, r3
   774d8:	mov	r9, fp
   774dc:	mov	fp, r1
   774e0:	bne	77034 <fputs@plt+0x71a1c>
   774e4:	b	76fc4 <fputs@plt+0x719ac>
   774e8:	ldr	r3, [pc, #124]	; 7756c <fputs@plt+0x71f54>
   774ec:	add	r1, sp, #80	; 0x50
   774f0:	ldr	r0, [sp, #32]
   774f4:	mov	r2, #16384	; 0x4000
   774f8:	add	r3, pc, r3
   774fc:	mov	r4, r6
   77500:	mov	r6, r8
   77504:	mov	r8, ip
   77508:	str	r0, [sp, #92]	; 0x5c
   7750c:	ldr	r0, [r3]
   77510:	bl	4e68 <sendmsg@plt>
   77514:	mov	r2, #0
   77518:	b	7746c <fputs@plt+0x71e54>
   7751c:	andeq	r9, r3, r0, lsl ip
   77520:	andeq	r0, r0, r0, asr #8
   77524:	andeq	sl, r3, ip, lsl #4
   77528:	strdeq	sl, [r3], -r0
   7752c:	andeq	sl, r3, r0, lsr #3
   77530:	andeq	r9, r1, r0, lsr #2
   77534:	ldrdeq	sl, [r3], -r4
   77538:	andeq	pc, r1, r2, lsr #8
   7753c:	andeq	pc, r1, r8, lsr r6	; <UNPREDICTABLE>
   77540:	andeq	pc, r1, r8, lsr #8
   77544:	andeq	pc, r1, r4, lsr #6
   77548:	andeq	pc, r1, ip, asr #10
   7754c:	andeq	pc, r1, ip, ror #6
   77550:	andeq	pc, r1, r8, ror #4
   77554:	strdeq	pc, [r1], -r8
   77558:	andeq	pc, r1, r8, ror #5
   7755c:	andeq	pc, r1, r4, ror #3
   77560:	andeq	pc, r1, ip, asr #8
   77564:	andeq	pc, r1, ip, ror #4
   77568:	andeq	pc, r1, r8, ror #2
   7756c:	andeq	r9, r3, r8, asr #25
   77570:	mov	r2, r0
   77574:	ldr	r0, [pc, #40]	; 775a4 <fputs@plt+0x71f8c>
   77578:	push	{r3, lr}
   7757c:	mov	r1, #10
   77580:	add	r0, pc, r0
   77584:	bl	6e010 <fputs@plt+0x689f8>
   77588:	cmp	r0, #0
   7758c:	blt	7759c <fputs@plt+0x71f84>
   77590:	bl	76c08 <fputs@plt+0x715f0>
   77594:	mov	r0, #0
   77598:	pop	{r3, pc}
   7759c:	mvn	r0, #21
   775a0:	pop	{r3, pc}
   775a4:	andeq	r8, r3, r8, asr #14
   775a8:	push	{r3, lr}
   775ac:	bl	6a314 <fputs@plt+0x64cfc>
   775b0:	subs	r3, r0, #0
   775b4:	blt	775d8 <fputs@plt+0x71fc0>
   775b8:	and	r2, r3, #7
   775bc:	cmp	r3, r2
   775c0:	bne	775e0 <fputs@plt+0x71fc8>
   775c4:	ldr	r2, [pc, #24]	; 775e4 <fputs@plt+0x71fcc>
   775c8:	mov	r0, #0
   775cc:	add	r2, pc, r2
   775d0:	str	r3, [r2]
   775d4:	pop	{r3, pc}
   775d8:	mov	r0, r3
   775dc:	pop	{r3, pc}
   775e0:	bl	5b7c <fputs@plt+0x564>
   775e4:	andeq	r9, r3, ip, ror #23
   775e8:	push	{r4, r5, r6, lr}
   775ec:	mov	r4, r1
   775f0:	ldr	r1, [pc, #684]	; 778a4 <fputs@plt+0x7228c>
   775f4:	sub	sp, sp, #16
   775f8:	mov	r5, r0
   775fc:	add	r1, pc, r1
   77600:	bl	557c <strcmp@plt>
   77604:	cmp	r0, #0
   77608:	bne	77694 <fputs@plt+0x7207c>
   7760c:	cmp	r4, #0
   77610:	beq	777ac <fputs@plt+0x72194>
   77614:	ldr	r1, [pc, #652]	; 778a8 <fputs@plt+0x72290>
   77618:	mov	r0, r5
   7761c:	add	r1, pc, r1
   77620:	bl	557c <strcmp@plt>
   77624:	cmp	r0, #0
   77628:	beq	776b4 <fputs@plt+0x7209c>
   7762c:	ldr	r1, [pc, #632]	; 778ac <fputs@plt+0x72294>
   77630:	mov	r0, r5
   77634:	add	r1, pc, r1
   77638:	bl	557c <strcmp@plt>
   7763c:	cmp	r0, #0
   77640:	beq	776f0 <fputs@plt+0x720d8>
   77644:	ldr	r1, [pc, #612]	; 778b0 <fputs@plt+0x72298>
   77648:	mov	r0, r5
   7764c:	add	r1, pc, r1
   77650:	bl	557c <strcmp@plt>
   77654:	subs	r6, r0, #0
   77658:	bne	77764 <fputs@plt+0x7214c>
   7765c:	cmp	r4, #0
   77660:	beq	776c4 <fputs@plt+0x720ac>
   77664:	mov	r0, r4
   77668:	bl	660c8 <fputs@plt+0x60ab0>
   7766c:	cmp	r0, #0
   77670:	blt	7780c <fputs@plt+0x721f4>
   77674:	ldr	r3, [pc, #568]	; 778b4 <fputs@plt+0x7229c>
   77678:	moveq	r2, #0
   7767c:	movne	r2, #1
   77680:	mov	r0, #0
   77684:	add	r3, pc, r3
   77688:	strb	r2, [r3]
   7768c:	add	sp, sp, #16
   77690:	pop	{r4, r5, r6, pc}
   77694:	ldr	r1, [pc, #540]	; 778b8 <fputs@plt+0x722a0>
   77698:	mov	r0, r5
   7769c:	add	r1, pc, r1
   776a0:	bl	557c <strcmp@plt>
   776a4:	cmp	r0, #0
   776a8:	bne	776d0 <fputs@plt+0x720b8>
   776ac:	cmp	r4, #0
   776b0:	beq	7774c <fputs@plt+0x72134>
   776b4:	mov	r0, r4
   776b8:	bl	77570 <fputs@plt+0x71f58>
   776bc:	cmp	r0, #0
   776c0:	blt	777c0 <fputs@plt+0x721a8>
   776c4:	mov	r0, #0
   776c8:	add	sp, sp, #16
   776cc:	pop	{r4, r5, r6, pc}
   776d0:	ldr	r1, [pc, #484]	; 778bc <fputs@plt+0x722a4>
   776d4:	mov	r0, r5
   776d8:	add	r1, pc, r1
   776dc:	bl	557c <strcmp@plt>
   776e0:	cmp	r0, #0
   776e4:	bne	77644 <fputs@plt+0x7202c>
   776e8:	cmp	r4, #0
   776ec:	beq	776c4 <fputs@plt+0x720ac>
   776f0:	mov	r0, r4
   776f4:	bl	775a8 <fputs@plt+0x71f90>
   776f8:	cmp	r0, #0
   776fc:	bge	776c4 <fputs@plt+0x720ac>
   77700:	ldr	r3, [pc, #440]	; 778c0 <fputs@plt+0x722a8>
   77704:	add	r3, pc, r3
   77708:	ldr	r3, [r3]
   7770c:	cmp	r3, #3
   77710:	ble	776c4 <fputs@plt+0x720ac>
   77714:	ldr	r2, [pc, #424]	; 778c4 <fputs@plt+0x722ac>
   77718:	mov	r1, #0
   7771c:	ldr	ip, [pc, #420]	; 778c8 <fputs@plt+0x722b0>
   77720:	movw	r3, #934	; 0x3a6
   77724:	add	r2, pc, r2
   77728:	str	r2, [sp, #4]
   7772c:	ldr	r2, [pc, #408]	; 778cc <fputs@plt+0x722b4>
   77730:	add	ip, pc, ip
   77734:	str	r4, [sp, #8]
   77738:	mov	r0, #4
   7773c:	str	ip, [sp]
   77740:	add	r2, pc, r2
   77744:	bl	76de4 <fputs@plt+0x717cc>
   77748:	b	776c4 <fputs@plt+0x720ac>
   7774c:	ldr	r1, [pc, #380]	; 778d0 <fputs@plt+0x722b8>
   77750:	mov	r0, r5
   77754:	add	r1, pc, r1
   77758:	bl	557c <strcmp@plt>
   7775c:	cmp	r0, #0
   77760:	beq	776c4 <fputs@plt+0x720ac>
   77764:	ldr	r1, [pc, #360]	; 778d4 <fputs@plt+0x722bc>
   77768:	mov	r0, r5
   7776c:	add	r1, pc, r1
   77770:	bl	557c <strcmp@plt>
   77774:	subs	r5, r0, #0
   77778:	bne	776c4 <fputs@plt+0x720ac>
   7777c:	cmp	r4, #0
   77780:	beq	776c4 <fputs@plt+0x720ac>
   77784:	mov	r0, r4
   77788:	bl	660c8 <fputs@plt+0x60ab0>
   7778c:	cmp	r0, #0
   77790:	blt	77858 <fputs@plt+0x72240>
   77794:	ldr	r3, [pc, #316]	; 778d8 <fputs@plt+0x722c0>
   77798:	moveq	r2, #0
   7779c:	movne	r2, #1
   777a0:	add	r3, pc, r3
   777a4:	strb	r2, [r3]
   777a8:	b	776c4 <fputs@plt+0x720ac>
   777ac:	ldr	r3, [pc, #296]	; 778dc <fputs@plt+0x722c4>
   777b0:	mov	r2, #7
   777b4:	add	r3, pc, r3
   777b8:	str	r2, [r3]
   777bc:	b	776c4 <fputs@plt+0x720ac>
   777c0:	ldr	r3, [pc, #280]	; 778e0 <fputs@plt+0x722c8>
   777c4:	add	r3, pc, r3
   777c8:	ldr	r3, [r3]
   777cc:	cmp	r3, #3
   777d0:	ble	776c4 <fputs@plt+0x720ac>
   777d4:	ldr	r2, [pc, #264]	; 778e4 <fputs@plt+0x722cc>
   777d8:	mov	r1, #0
   777dc:	ldr	ip, [pc, #260]	; 778e8 <fputs@plt+0x722d0>
   777e0:	movw	r3, #929	; 0x3a1
   777e4:	add	r2, pc, r2
   777e8:	str	r2, [sp, #4]
   777ec:	ldr	r2, [pc, #248]	; 778ec <fputs@plt+0x722d4>
   777f0:	add	ip, pc, ip
   777f4:	str	r4, [sp, #8]
   777f8:	mov	r0, #4
   777fc:	str	ip, [sp]
   77800:	add	r2, pc, r2
   77804:	bl	76de4 <fputs@plt+0x717cc>
   77808:	b	776c4 <fputs@plt+0x720ac>
   7780c:	ldr	r3, [pc, #220]	; 778f0 <fputs@plt+0x722d8>
   77810:	add	r3, pc, r3
   77814:	ldr	r3, [r3]
   77818:	cmp	r3, #3
   7781c:	ble	776c4 <fputs@plt+0x720ac>
   77820:	ldr	r2, [pc, #204]	; 778f4 <fputs@plt+0x722dc>
   77824:	mov	r1, r6
   77828:	ldr	ip, [pc, #200]	; 778f8 <fputs@plt+0x722e0>
   7782c:	movw	r3, #939	; 0x3ab
   77830:	add	r2, pc, r2
   77834:	str	r2, [sp, #4]
   77838:	ldr	r2, [pc, #188]	; 778fc <fputs@plt+0x722e4>
   7783c:	add	ip, pc, ip
   77840:	str	r4, [sp, #8]
   77844:	mov	r0, #4
   77848:	str	ip, [sp]
   7784c:	add	r2, pc, r2
   77850:	bl	76de4 <fputs@plt+0x717cc>
   77854:	b	776c4 <fputs@plt+0x720ac>
   77858:	ldr	r3, [pc, #160]	; 77900 <fputs@plt+0x722e8>
   7785c:	add	r3, pc, r3
   77860:	ldr	r3, [r3]
   77864:	cmp	r3, #3
   77868:	ble	776c4 <fputs@plt+0x720ac>
   7786c:	ldr	r2, [pc, #144]	; 77904 <fputs@plt+0x722ec>
   77870:	mov	r1, r5
   77874:	ldr	ip, [pc, #140]	; 77908 <fputs@plt+0x722f0>
   77878:	mov	r3, #944	; 0x3b0
   7787c:	add	r2, pc, r2
   77880:	str	r2, [sp, #4]
   77884:	ldr	r2, [pc, #128]	; 7790c <fputs@plt+0x722f4>
   77888:	add	ip, pc, ip
   7788c:	str	r4, [sp, #8]
   77890:	mov	r0, #4
   77894:	str	ip, [sp]
   77898:	add	r2, pc, r2
   7789c:	bl	76de4 <fputs@plt+0x717cc>
   778a0:	b	776c4 <fputs@plt+0x720ac>
   778a4:	andeq	sp, r1, r0, lsl #10
   778a8:	andeq	pc, r1, ip, asr #5
   778ac:	strdeq	pc, [r1], -r4
   778b0:	andeq	pc, r1, ip, lsl r3	; <UNPREDICTABLE>
   778b4:	andeq	r9, r3, ip, ror #28
   778b8:	andeq	pc, r1, ip, asr #4
   778bc:	andeq	pc, r1, r0, asr r2	; <UNPREDICTABLE>
   778c0:			; <UNDEFINED> instruction: 0x00039ab4
   778c4:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
   778c8:	andeq	lr, r1, r0, asr lr
   778cc:	andeq	lr, r1, ip, ror pc
   778d0:	andeq	pc, r1, r4, lsl r2	; <UNPREDICTABLE>
   778d4:	andeq	pc, r1, r4, asr #4
   778d8:	andeq	r9, r3, ip, asr #26
   778dc:	andeq	r9, r3, r4, lsl #20
   778e0:	strdeq	r9, [r3], -r4
   778e4:	andeq	pc, r1, r8, lsl r1	; <UNPREDICTABLE>
   778e8:	muleq	r1, r0, sp
   778ec:			; <UNDEFINED> instruction: 0x0001eebc
   778f0:	andeq	r9, r3, r8, lsr #19
   778f4:	andeq	pc, r1, ip, asr #2
   778f8:	andeq	lr, r1, r4, asr #26
   778fc:	andeq	lr, r1, r0, ror lr
   77900:	andeq	r9, r3, ip, asr r9
   77904:	andeq	pc, r1, ip, asr #2
   77908:	strdeq	lr, [r1], -r8
   7790c:	andeq	lr, r1, r4, lsr #28
   77910:	mov	r0, #0
   77914:	push	{r4, lr}
   77918:	mov	r1, r0
   7791c:	sub	sp, sp, #16
   77920:	bl	68798 <fputs@plt+0x63180>
   77924:	cmp	r0, #0
   77928:	blt	77b10 <fputs@plt+0x724f8>
   7792c:	ldr	r0, [pc, #492]	; 77b20 <fputs@plt+0x72508>
   77930:	add	r0, pc, r0
   77934:	bl	4e98 <secure_getenv@plt>
   77938:	subs	r4, r0, #0
   7793c:	beq	7794c <fputs@plt+0x72334>
   77940:	bl	77570 <fputs@plt+0x71f58>
   77944:	cmp	r0, #0
   77948:	blt	77ac4 <fputs@plt+0x724ac>
   7794c:	ldr	r0, [pc, #464]	; 77b24 <fputs@plt+0x7250c>
   77950:	add	r0, pc, r0
   77954:	bl	4e98 <secure_getenv@plt>
   77958:	subs	r4, r0, #0
   7795c:	beq	7796c <fputs@plt+0x72354>
   77960:	bl	775a8 <fputs@plt+0x71f90>
   77964:	cmp	r0, #0
   77968:	blt	77a78 <fputs@plt+0x72460>
   7796c:	ldr	r0, [pc, #436]	; 77b28 <fputs@plt+0x72510>
   77970:	add	r0, pc, r0
   77974:	bl	4e98 <secure_getenv@plt>
   77978:	subs	r4, r0, #0
   7797c:	beq	779a0 <fputs@plt+0x72388>
   77980:	bl	660c8 <fputs@plt+0x60ab0>
   77984:	cmp	r0, #0
   77988:	blt	77a2c <fputs@plt+0x72414>
   7798c:	ldr	r3, [pc, #408]	; 77b2c <fputs@plt+0x72514>
   77990:	moveq	r2, #0
   77994:	movne	r2, #1
   77998:	add	r3, pc, r3
   7799c:	strb	r2, [r3]
   779a0:	ldr	r0, [pc, #392]	; 77b30 <fputs@plt+0x72518>
   779a4:	add	r0, pc, r0
   779a8:	bl	4e98 <secure_getenv@plt>
   779ac:	subs	r4, r0, #0
   779b0:	beq	779d4 <fputs@plt+0x723bc>
   779b4:	bl	660c8 <fputs@plt+0x60ab0>
   779b8:	cmp	r0, #0
   779bc:	blt	779dc <fputs@plt+0x723c4>
   779c0:	ldr	r3, [pc, #364]	; 77b34 <fputs@plt+0x7251c>
   779c4:	moveq	r2, #0
   779c8:	movne	r2, #1
   779cc:	add	r3, pc, r3
   779d0:	strb	r2, [r3]
   779d4:	add	sp, sp, #16
   779d8:	pop	{r4, pc}
   779dc:	ldr	r3, [pc, #340]	; 77b38 <fputs@plt+0x72520>
   779e0:	add	r3, pc, r3
   779e4:	ldr	r3, [r3]
   779e8:	cmp	r3, #3
   779ec:	ble	779d4 <fputs@plt+0x723bc>
   779f0:	ldr	r2, [pc, #324]	; 77b3c <fputs@plt+0x72524>
   779f4:	mov	r1, #0
   779f8:	ldr	ip, [pc, #320]	; 77b40 <fputs@plt+0x72528>
   779fc:	movw	r3, #973	; 0x3cd
   77a00:	add	r2, pc, r2
   77a04:	str	r2, [sp, #4]
   77a08:	ldr	r2, [pc, #308]	; 77b44 <fputs@plt+0x7252c>
   77a0c:	add	ip, pc, ip
   77a10:	str	r4, [sp, #8]
   77a14:	mov	r0, #4
   77a18:	str	ip, [sp]
   77a1c:	add	r2, pc, r2
   77a20:	bl	76de4 <fputs@plt+0x717cc>
   77a24:	add	sp, sp, #16
   77a28:	pop	{r4, pc}
   77a2c:	ldr	r3, [pc, #276]	; 77b48 <fputs@plt+0x72530>
   77a30:	add	r3, pc, r3
   77a34:	ldr	r3, [r3]
   77a38:	cmp	r3, #3
   77a3c:	ble	779a0 <fputs@plt+0x72388>
   77a40:	ldr	r2, [pc, #260]	; 77b4c <fputs@plt+0x72534>
   77a44:	mov	r1, #0
   77a48:	ldr	ip, [pc, #256]	; 77b50 <fputs@plt+0x72538>
   77a4c:	movw	r3, #969	; 0x3c9
   77a50:	add	r2, pc, r2
   77a54:	str	r2, [sp, #4]
   77a58:	ldr	r2, [pc, #244]	; 77b54 <fputs@plt+0x7253c>
   77a5c:	add	ip, pc, ip
   77a60:	str	r4, [sp, #8]
   77a64:	mov	r0, #4
   77a68:	str	ip, [sp]
   77a6c:	add	r2, pc, r2
   77a70:	bl	76de4 <fputs@plt+0x717cc>
   77a74:	b	779a0 <fputs@plt+0x72388>
   77a78:	ldr	r3, [pc, #216]	; 77b58 <fputs@plt+0x72540>
   77a7c:	add	r3, pc, r3
   77a80:	ldr	r3, [r3]
   77a84:	cmp	r3, #3
   77a88:	ble	7796c <fputs@plt+0x72354>
   77a8c:	ldr	r2, [pc, #200]	; 77b5c <fputs@plt+0x72544>
   77a90:	mov	r1, #0
   77a94:	ldr	ip, [pc, #196]	; 77b60 <fputs@plt+0x72548>
   77a98:	movw	r3, #965	; 0x3c5
   77a9c:	add	r2, pc, r2
   77aa0:	str	r2, [sp, #4]
   77aa4:	ldr	r2, [pc, #184]	; 77b64 <fputs@plt+0x7254c>
   77aa8:	add	ip, pc, ip
   77aac:	str	r4, [sp, #8]
   77ab0:	mov	r0, #4
   77ab4:	str	ip, [sp]
   77ab8:	add	r2, pc, r2
   77abc:	bl	76de4 <fputs@plt+0x717cc>
   77ac0:	b	7796c <fputs@plt+0x72354>
   77ac4:	ldr	r3, [pc, #156]	; 77b68 <fputs@plt+0x72550>
   77ac8:	add	r3, pc, r3
   77acc:	ldr	r3, [r3]
   77ad0:	cmp	r3, #3
   77ad4:	ble	7794c <fputs@plt+0x72334>
   77ad8:	ldr	r2, [pc, #140]	; 77b6c <fputs@plt+0x72554>
   77adc:	mov	r1, #0
   77ae0:	ldr	ip, [pc, #136]	; 77b70 <fputs@plt+0x72558>
   77ae4:	movw	r3, #961	; 0x3c1
   77ae8:	add	r2, pc, r2
   77aec:	str	r2, [sp, #4]
   77af0:	ldr	r2, [pc, #124]	; 77b74 <fputs@plt+0x7255c>
   77af4:	add	ip, pc, ip
   77af8:	str	r4, [sp, #8]
   77afc:	mov	r0, #4
   77b00:	str	ip, [sp]
   77b04:	add	r2, pc, r2
   77b08:	bl	76de4 <fputs@plt+0x717cc>
   77b0c:	b	7794c <fputs@plt+0x72334>
   77b10:	ldr	r0, [pc, #96]	; 77b78 <fputs@plt+0x72560>
   77b14:	add	r0, pc, r0
   77b18:	bl	6da90 <fputs@plt+0x68478>
   77b1c:	b	7792c <fputs@plt+0x72314>
   77b20:	ldrdeq	pc, [r1], -r0
   77b24:	andeq	pc, r1, r4, asr #1
   77b28:	strheq	pc, [r1], -r8	; <UNPREDICTABLE>
   77b2c:	andeq	r9, r3, r8, asr fp
   77b30:	andeq	pc, r1, r0, asr #1
   77b34:	andeq	r9, r3, r0, lsr #22
   77b38:	ldrdeq	r9, [r3], -r8
   77b3c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   77b40:	strdeq	pc, [r1], -r8
   77b44:	andeq	lr, r1, r0, lsr #25
   77b48:	andeq	r9, r3, r8, lsl #15
   77b4c:	andeq	lr, r1, ip, ror #31
   77b50:	andeq	pc, r1, r8, lsr #1
   77b54:	andeq	lr, r1, r0, asr ip
   77b58:	andeq	r9, r3, ip, lsr r7
   77b5c:	andeq	lr, r1, r0, lsr #29
   77b60:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   77b64:	andeq	lr, r1, r4, lsl #24
   77b68:	strdeq	r9, [r3], -r0
   77b6c:	andeq	lr, r1, r4, lsl lr
   77b70:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   77b74:			; <UNDEFINED> instruction: 0x0001ebb8
   77b78:			; <UNDEFINED> instruction: 0xfffffacc
   77b7c:	ldr	r3, [pc, #4]	; 77b88 <fputs@plt+0x72570>
   77b80:	ldr	r0, [pc, r3]
   77b84:	bx	lr
   77b88:	andeq	r9, r3, r8, lsr r6
   77b8c:	cmp	r0, #0
   77b90:	beq	77bbc <fputs@plt+0x725a4>
   77b94:	cmp	r0, #1
   77b98:	beq	77bb0 <fputs@plt+0x72598>
   77b9c:	sub	r3, r1, #1
   77ba0:	cmp	r3, #1
   77ba4:	bls	77bc8 <fputs@plt+0x725b0>
   77ba8:	mov	r0, #0
   77bac:	bx	lr
   77bb0:	ldr	r0, [pc, #732]	; 77e94 <fputs@plt+0x7287c>
   77bb4:	add	r0, pc, r0
   77bb8:	bx	lr
   77bbc:	ldr	r0, [pc, #724]	; 77e98 <fputs@plt+0x72880>
   77bc0:	add	r0, pc, r0
   77bc4:	bx	lr
   77bc8:	sub	r3, r0, #200	; 0xc8
   77bcc:	cmp	r3, #36	; 0x24
   77bd0:	addls	pc, pc, r3, lsl #2
   77bd4:	b	77e1c <fputs@plt+0x72804>
   77bd8:	b	77c78 <fputs@plt+0x72660>
   77bdc:	b	77c6c <fputs@plt+0x72654>
   77be0:	b	77e10 <fputs@plt+0x727f8>
   77be4:	b	77e04 <fputs@plt+0x727ec>
   77be8:	b	77df8 <fputs@plt+0x727e0>
   77bec:	b	77dec <fputs@plt+0x727d4>
   77bf0:	b	77de0 <fputs@plt+0x727c8>
   77bf4:	b	77dd4 <fputs@plt+0x727bc>
   77bf8:	b	77dc8 <fputs@plt+0x727b0>
   77bfc:	b	77dbc <fputs@plt+0x727a4>
   77c00:	b	77db0 <fputs@plt+0x72798>
   77c04:	b	77da4 <fputs@plt+0x7278c>
   77c08:	b	77d98 <fputs@plt+0x72780>
   77c0c:	b	77d8c <fputs@plt+0x72774>
   77c10:	b	77d80 <fputs@plt+0x72768>
   77c14:	b	77d74 <fputs@plt+0x7275c>
   77c18:	b	77d68 <fputs@plt+0x72750>
   77c1c:	b	77d5c <fputs@plt+0x72744>
   77c20:	b	77d50 <fputs@plt+0x72738>
   77c24:	b	77d44 <fputs@plt+0x7272c>
   77c28:	b	77d38 <fputs@plt+0x72720>
   77c2c:	b	77d2c <fputs@plt+0x72714>
   77c30:	b	77d20 <fputs@plt+0x72708>
   77c34:	b	77e1c <fputs@plt+0x72804>
   77c38:	b	77d14 <fputs@plt+0x726fc>
   77c3c:	b	77d08 <fputs@plt+0x726f0>
   77c40:	b	77cfc <fputs@plt+0x726e4>
   77c44:	b	77cf0 <fputs@plt+0x726d8>
   77c48:	b	77ce4 <fputs@plt+0x726cc>
   77c4c:	b	77cd8 <fputs@plt+0x726c0>
   77c50:	b	77ccc <fputs@plt+0x726b4>
   77c54:	b	77cc0 <fputs@plt+0x726a8>
   77c58:	b	77cb4 <fputs@plt+0x7269c>
   77c5c:	b	77ca8 <fputs@plt+0x72690>
   77c60:	b	77c9c <fputs@plt+0x72684>
   77c64:	b	77c90 <fputs@plt+0x72678>
   77c68:	b	77c84 <fputs@plt+0x7266c>
   77c6c:	ldr	r0, [pc, #552]	; 77e9c <fputs@plt+0x72884>
   77c70:	add	r0, pc, r0
   77c74:	bx	lr
   77c78:	ldr	r0, [pc, #544]	; 77ea0 <fputs@plt+0x72888>
   77c7c:	add	r0, pc, r0
   77c80:	bx	lr
   77c84:	ldr	r0, [pc, #536]	; 77ea4 <fputs@plt+0x7288c>
   77c88:	add	r0, pc, r0
   77c8c:	bx	lr
   77c90:	ldr	r0, [pc, #528]	; 77ea8 <fputs@plt+0x72890>
   77c94:	add	r0, pc, r0
   77c98:	bx	lr
   77c9c:	ldr	r0, [pc, #520]	; 77eac <fputs@plt+0x72894>
   77ca0:	add	r0, pc, r0
   77ca4:	bx	lr
   77ca8:	ldr	r0, [pc, #512]	; 77eb0 <fputs@plt+0x72898>
   77cac:	add	r0, pc, r0
   77cb0:	bx	lr
   77cb4:	ldr	r0, [pc, #504]	; 77eb4 <fputs@plt+0x7289c>
   77cb8:	add	r0, pc, r0
   77cbc:	bx	lr
   77cc0:	ldr	r0, [pc, #496]	; 77eb8 <fputs@plt+0x728a0>
   77cc4:	add	r0, pc, r0
   77cc8:	bx	lr
   77ccc:	ldr	r0, [pc, #488]	; 77ebc <fputs@plt+0x728a4>
   77cd0:	add	r0, pc, r0
   77cd4:	bx	lr
   77cd8:	ldr	r0, [pc, #480]	; 77ec0 <fputs@plt+0x728a8>
   77cdc:	add	r0, pc, r0
   77ce0:	bx	lr
   77ce4:	ldr	r0, [pc, #472]	; 77ec4 <fputs@plt+0x728ac>
   77ce8:	add	r0, pc, r0
   77cec:	bx	lr
   77cf0:	ldr	r0, [pc, #464]	; 77ec8 <fputs@plt+0x728b0>
   77cf4:	add	r0, pc, r0
   77cf8:	bx	lr
   77cfc:	ldr	r0, [pc, #456]	; 77ecc <fputs@plt+0x728b4>
   77d00:	add	r0, pc, r0
   77d04:	bx	lr
   77d08:	ldr	r0, [pc, #448]	; 77ed0 <fputs@plt+0x728b8>
   77d0c:	add	r0, pc, r0
   77d10:	bx	lr
   77d14:	ldr	r0, [pc, #440]	; 77ed4 <fputs@plt+0x728bc>
   77d18:	add	r0, pc, r0
   77d1c:	bx	lr
   77d20:	ldr	r0, [pc, #432]	; 77ed8 <fputs@plt+0x728c0>
   77d24:	add	r0, pc, r0
   77d28:	bx	lr
   77d2c:	ldr	r0, [pc, #424]	; 77edc <fputs@plt+0x728c4>
   77d30:	add	r0, pc, r0
   77d34:	bx	lr
   77d38:	ldr	r0, [pc, #416]	; 77ee0 <fputs@plt+0x728c8>
   77d3c:	add	r0, pc, r0
   77d40:	bx	lr
   77d44:	ldr	r0, [pc, #408]	; 77ee4 <fputs@plt+0x728cc>
   77d48:	add	r0, pc, r0
   77d4c:	bx	lr
   77d50:	ldr	r0, [pc, #400]	; 77ee8 <fputs@plt+0x728d0>
   77d54:	add	r0, pc, r0
   77d58:	bx	lr
   77d5c:	ldr	r0, [pc, #392]	; 77eec <fputs@plt+0x728d4>
   77d60:	add	r0, pc, r0
   77d64:	bx	lr
   77d68:	ldr	r0, [pc, #384]	; 77ef0 <fputs@plt+0x728d8>
   77d6c:	add	r0, pc, r0
   77d70:	bx	lr
   77d74:	ldr	r0, [pc, #376]	; 77ef4 <fputs@plt+0x728dc>
   77d78:	add	r0, pc, r0
   77d7c:	bx	lr
   77d80:	ldr	r0, [pc, #368]	; 77ef8 <fputs@plt+0x728e0>
   77d84:	add	r0, pc, r0
   77d88:	bx	lr
   77d8c:	ldr	r0, [pc, #360]	; 77efc <fputs@plt+0x728e4>
   77d90:	add	r0, pc, r0
   77d94:	bx	lr
   77d98:	ldr	r0, [pc, #352]	; 77f00 <fputs@plt+0x728e8>
   77d9c:	add	r0, pc, r0
   77da0:	bx	lr
   77da4:	ldr	r0, [pc, #344]	; 77f04 <fputs@plt+0x728ec>
   77da8:	add	r0, pc, r0
   77dac:	bx	lr
   77db0:	ldr	r0, [pc, #336]	; 77f08 <fputs@plt+0x728f0>
   77db4:	add	r0, pc, r0
   77db8:	bx	lr
   77dbc:	ldr	r0, [pc, #328]	; 77f0c <fputs@plt+0x728f4>
   77dc0:	add	r0, pc, r0
   77dc4:	bx	lr
   77dc8:	ldr	r0, [pc, #320]	; 77f10 <fputs@plt+0x728f8>
   77dcc:	add	r0, pc, r0
   77dd0:	bx	lr
   77dd4:	ldr	r0, [pc, #312]	; 77f14 <fputs@plt+0x728fc>
   77dd8:	add	r0, pc, r0
   77ddc:	bx	lr
   77de0:	ldr	r0, [pc, #304]	; 77f18 <fputs@plt+0x72900>
   77de4:	add	r0, pc, r0
   77de8:	bx	lr
   77dec:	ldr	r0, [pc, #296]	; 77f1c <fputs@plt+0x72904>
   77df0:	add	r0, pc, r0
   77df4:	bx	lr
   77df8:	ldr	r0, [pc, #288]	; 77f20 <fputs@plt+0x72908>
   77dfc:	add	r0, pc, r0
   77e00:	bx	lr
   77e04:	ldr	r0, [pc, #280]	; 77f24 <fputs@plt+0x7290c>
   77e08:	add	r0, pc, r0
   77e0c:	bx	lr
   77e10:	ldr	r0, [pc, #272]	; 77f28 <fputs@plt+0x72910>
   77e14:	add	r0, pc, r0
   77e18:	bx	lr
   77e1c:	cmp	r1, #2
   77e20:	bne	77ba8 <fputs@plt+0x72590>
   77e24:	sub	r0, r0, #2
   77e28:	cmp	r0, #5
   77e2c:	addls	pc, pc, r0, lsl #2
   77e30:	b	77ba8 <fputs@plt+0x72590>
   77e34:	b	77e58 <fputs@plt+0x72840>
   77e38:	b	77e4c <fputs@plt+0x72834>
   77e3c:	b	77e88 <fputs@plt+0x72870>
   77e40:	b	77e7c <fputs@plt+0x72864>
   77e44:	b	77e70 <fputs@plt+0x72858>
   77e48:	b	77e64 <fputs@plt+0x7284c>
   77e4c:	ldr	r0, [pc, #216]	; 77f2c <fputs@plt+0x72914>
   77e50:	add	r0, pc, r0
   77e54:	bx	lr
   77e58:	ldr	r0, [pc, #208]	; 77f30 <fputs@plt+0x72918>
   77e5c:	add	r0, pc, r0
   77e60:	bx	lr
   77e64:	ldr	r0, [pc, #200]	; 77f34 <fputs@plt+0x7291c>
   77e68:	add	r0, pc, r0
   77e6c:	bx	lr
   77e70:	ldr	r0, [pc, #192]	; 77f38 <fputs@plt+0x72920>
   77e74:	add	r0, pc, r0
   77e78:	bx	lr
   77e7c:	ldr	r0, [pc, #184]	; 77f3c <fputs@plt+0x72924>
   77e80:	add	r0, pc, r0
   77e84:	bx	lr
   77e88:	ldr	r0, [pc, #176]	; 77f40 <fputs@plt+0x72928>
   77e8c:	add	r0, pc, r0
   77e90:	bx	lr
   77e94:	muleq	r1, r0, r0
   77e98:	andeq	pc, r1, ip, ror r0	; <UNPREDICTABLE>
   77e9c:	andeq	lr, r1, r4, ror #31
   77ea0:	ldrdeq	lr, [r1], -r0
   77ea4:	andeq	pc, r1, r8, lsr #2
   77ea8:	andeq	pc, r1, r4, lsl #2
   77eac:	andeq	pc, r1, r0, lsl #2
   77eb0:	ldrdeq	pc, [r1], -r8
   77eb4:	strheq	pc, [r1], -r8	; <UNPREDICTABLE>
   77eb8:	andeq	pc, r1, r0, lsr #1
   77ebc:	andeq	pc, r1, r8, lsl #1
   77ec0:	andeq	pc, r1, ip, rrx
   77ec4:	andeq	pc, r1, r8, asr r0	; <UNPREDICTABLE>
   77ec8:	andeq	pc, r1, r8, lsr r0	; <UNPREDICTABLE>
   77ecc:	andeq	pc, r1, r0, lsr #32
   77ed0:	andeq	pc, r1, ip
   77ed4:	strdeq	lr, [r1], -ip
   77ed8:	andeq	lr, r1, r8, ror #31
   77edc:	ldrdeq	lr, [r1], -r4
   77ee0:	andeq	lr, r1, r0, asr #31
   77ee4:	andeq	lr, r1, ip, lsr #31
   77ee8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   77eec:	andeq	fp, r1, r4, ror #27
   77ef0:	andeq	lr, r1, r0, ror pc
   77ef4:	andeq	lr, r1, r8, asr pc
   77ef8:	andeq	lr, r1, ip, lsr pc
   77efc:	andeq	lr, r1, r4, lsr #30
   77f00:	andeq	lr, r1, ip, lsl #30
   77f04:	strdeq	lr, [r1], -r8
   77f08:	andeq	lr, r1, r4, ror #29
   77f0c:	ldrdeq	lr, [r1], -r0
   77f10:			; <UNDEFINED> instruction: 0x0001eebc
   77f14:	andeq	lr, r1, r4, lsr #29
   77f18:	andeq	lr, r1, ip, lsl #29
   77f1c:	andeq	lr, r1, r8, ror lr
   77f20:	andeq	lr, r1, r4, ror #28
   77f24:	andeq	r0, r2, ip, lsl #17
   77f28:	andeq	lr, r1, r8, asr #28
   77f2c:	andeq	lr, r1, r0, lsl #31
   77f30:	andeq	lr, r1, r4, ror #30
   77f34:	andeq	lr, r1, r8, lsr #31
   77f38:	andeq	lr, r1, ip, lsl #31
   77f3c:	andeq	lr, r1, r0, ror pc
   77f40:	andeq	lr, r1, r4, asr pc
   77f44:	ldr	ip, [pc, #224]	; 7802c <fputs@plt+0x72a14>
   77f48:	cmp	r0, #1
   77f4c:	push	{r4, r5, r6, r7, r8, r9, lr}
   77f50:	add	ip, pc, ip
   77f54:	ldr	r4, [pc, #212]	; 78030 <fputs@plt+0x72a18>
   77f58:	sub	sp, sp, #28
   77f5c:	mov	r5, r3
   77f60:	mov	r6, r1
   77f64:	ldr	ip, [ip, r4]
   77f68:	ldr	r4, [ip]
   77f6c:	str	r4, [sp, #20]
   77f70:	beq	77ffc <fputs@plt+0x729e4>
   77f74:	cmp	r0, #2
   77f78:	beq	77f98 <fputs@plt+0x72980>
   77f7c:	mov	r0, #0
   77f80:	ldr	r2, [sp, #20]
   77f84:	ldr	r3, [ip]
   77f88:	cmp	r2, r3
   77f8c:	bne	78020 <fputs@plt+0x72a08>
   77f90:	add	sp, sp, #28
   77f94:	pop	{r4, r5, r6, r7, r8, r9, pc}
   77f98:	cmp	r2, #0
   77f9c:	bne	77fd0 <fputs@plt+0x729b8>
   77fa0:	ldr	r7, [pc, #140]	; 78034 <fputs@plt+0x72a1c>
   77fa4:	add	r9, sp, #16
   77fa8:	add	r4, sp, #4
   77fac:	mov	r8, sp
   77fb0:	add	r7, pc, r7
   77fb4:	ldm	r7, {r0, r1, r2, r3}
   77fb8:	stm	r4, {r0, r1, r2, r3}
   77fbc:	ldr	r3, [r8, #4]!
   77fc0:	cmp	r6, r3
   77fc4:	beq	78024 <fputs@plt+0x72a0c>
   77fc8:	cmp	r8, r9
   77fcc:	bne	77fb4 <fputs@plt+0x7299c>
   77fd0:	cmp	r5, #0
   77fd4:	beq	77f7c <fputs@plt+0x72964>
   77fd8:	ldr	r2, [sp, #20]
   77fdc:	ldr	r3, [ip]
   77fe0:	cmp	r2, r3
   77fe4:	ldreq	r0, [r5, #4]
   77fe8:	moveq	r1, r6
   77fec:	bne	78020 <fputs@plt+0x72a08>
   77ff0:	add	sp, sp, #28
   77ff4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   77ff8:	b	72cc0 <fputs@plt+0x6d6a8>
   77ffc:	cmp	r1, #0
   78000:	beq	77f80 <fputs@plt+0x72968>
   78004:	cmp	r3, #0
   78008:	beq	77f7c <fputs@plt+0x72964>
   7800c:	ldr	r2, [sp, #20]
   78010:	ldr	r3, [ip]
   78014:	cmp	r2, r3
   78018:	ldreq	r0, [r5]
   7801c:	beq	77ff0 <fputs@plt+0x729d8>
   78020:	bl	524c <__stack_chk_fail@plt>
   78024:	mov	r0, #1
   78028:	b	77f80 <fputs@plt+0x72968>
   7802c:	andeq	r8, r3, r8, lsr #24
   78030:	andeq	r0, r0, r0, asr #8
   78034:	andeq	lr, r1, ip, ror ip
   78038:	push	{r3, r4, r5, lr}
   7803c:	mov	r3, r2
   78040:	mov	r2, #0
   78044:	mov	r4, r0
   78048:	mov	r5, r1
   7804c:	bl	77f44 <fputs@plt+0x7292c>
   78050:	cmp	r0, #0
   78054:	popne	{r3, r4, r5, pc}
   78058:	cmp	r4, #1
   7805c:	popne	{r3, r4, r5, pc}
   78060:	sub	r0, r5, #5
   78064:	cmp	r0, #1
   78068:	movhi	r0, #0
   7806c:	movls	r0, #1
   78070:	pop	{r3, r4, r5, pc}
   78074:	cmp	r0, #0
   78078:	push	{r3, lr}
   7807c:	beq	780f8 <fputs@plt+0x72ae0>
   78080:	ldrb	r3, [r0]
   78084:	tst	r3, #128	; 0x80
   78088:	bne	78094 <fputs@plt+0x72a7c>
   7808c:	mov	r0, #1
   78090:	pop	{r3, pc}
   78094:	and	r2, r3, #224	; 0xe0
   78098:	cmp	r2, #192	; 0xc0
   7809c:	beq	780e0 <fputs@plt+0x72ac8>
   780a0:	and	r2, r3, #240	; 0xf0
   780a4:	cmp	r2, #224	; 0xe0
   780a8:	beq	780d8 <fputs@plt+0x72ac0>
   780ac:	and	r2, r3, #248	; 0xf8
   780b0:	cmp	r2, #240	; 0xf0
   780b4:	beq	780e8 <fputs@plt+0x72ad0>
   780b8:	and	r2, r3, #252	; 0xfc
   780bc:	cmp	r2, #248	; 0xf8
   780c0:	beq	780f0 <fputs@plt+0x72ad8>
   780c4:	and	r3, r3, #254	; 0xfe
   780c8:	cmp	r3, #252	; 0xfc
   780cc:	moveq	r0, #6
   780d0:	movne	r0, #0
   780d4:	pop	{r3, pc}
   780d8:	mov	r0, #3
   780dc:	pop	{r3, pc}
   780e0:	mov	r0, #2
   780e4:	pop	{r3, pc}
   780e8:	mov	r0, #4
   780ec:	pop	{r3, pc}
   780f0:	mov	r0, #5
   780f4:	pop	{r3, pc}
   780f8:	ldr	r0, [pc, #24]	; 78118 <fputs@plt+0x72b00>
   780fc:	mov	r2, #85	; 0x55
   78100:	ldr	r1, [pc, #20]	; 7811c <fputs@plt+0x72b04>
   78104:	ldr	r3, [pc, #20]	; 78120 <fputs@plt+0x72b08>
   78108:	add	r0, pc, r0
   7810c:	add	r1, pc, r1
   78110:	add	r3, pc, r3
   78114:	bl	76bb0 <fputs@plt+0x71598>
   78118:	andeq	r3, r1, r4, lsl #20
   7811c:	andeq	lr, r1, ip, lsl #27
   78120:	andeq	lr, r1, r8, lsr #26
   78124:	push	{r4, lr}
   78128:	subs	r4, r0, #0
   7812c:	beq	781e8 <fputs@plt+0x72bd0>
   78130:	bl	78074 <fputs@plt+0x72a5c>
   78134:	sub	r3, r0, #1
   78138:	cmp	r3, #5
   7813c:	addls	pc, pc, r3, lsl #2
   78140:	b	7815c <fputs@plt+0x72b44>
   78144:	b	781b0 <fputs@plt+0x72b98>
   78148:	b	781b8 <fputs@plt+0x72ba0>
   7814c:	b	781c4 <fputs@plt+0x72bac>
   78150:	b	781d0 <fputs@plt+0x72bb8>
   78154:	b	781dc <fputs@plt+0x72bc4>
   78158:	b	78164 <fputs@plt+0x72b4c>
   7815c:	mvn	r0, #21
   78160:	pop	{r4, pc}
   78164:	ldrb	r1, [r4]
   78168:	and	r1, r1, #1
   7816c:	ldrb	r2, [r4, #1]
   78170:	and	r3, r2, #192	; 0xc0
   78174:	cmp	r3, #128	; 0x80
   78178:	bne	7815c <fputs@plt+0x72b44>
   7817c:	mov	r3, #1
   78180:	b	78194 <fputs@plt+0x72b7c>
   78184:	ldrb	r2, [r4, r3]
   78188:	and	ip, r2, #192	; 0xc0
   7818c:	cmp	ip, #128	; 0x80
   78190:	bne	7815c <fputs@plt+0x72b44>
   78194:	add	r3, r3, #1
   78198:	and	r2, r2, #63	; 0x3f
   7819c:	cmp	r0, r3
   781a0:	orr	r1, r2, r1, lsl #6
   781a4:	bgt	78184 <fputs@plt+0x72b6c>
   781a8:	mov	r0, r1
   781ac:	pop	{r4, pc}
   781b0:	ldrb	r0, [r4]
   781b4:	pop	{r4, pc}
   781b8:	ldrb	r1, [r4]
   781bc:	and	r1, r1, #31
   781c0:	b	7816c <fputs@plt+0x72b54>
   781c4:	ldrb	r1, [r4]
   781c8:	and	r1, r1, #15
   781cc:	b	7816c <fputs@plt+0x72b54>
   781d0:	ldrb	r1, [r4]
   781d4:	and	r1, r1, #7
   781d8:	b	7816c <fputs@plt+0x72b54>
   781dc:	ldrb	r1, [r4]
   781e0:	and	r1, r1, #3
   781e4:	b	7816c <fputs@plt+0x72b54>
   781e8:	ldr	r0, [pc, #24]	; 78208 <fputs@plt+0x72bf0>
   781ec:	mov	r2, #108	; 0x6c
   781f0:	ldr	r1, [pc, #20]	; 7820c <fputs@plt+0x72bf4>
   781f4:	ldr	r3, [pc, #20]	; 78210 <fputs@plt+0x72bf8>
   781f8:	add	r0, pc, r0
   781fc:	add	r1, pc, r1
   78200:	add	r3, pc, r3
   78204:	bl	76bb0 <fputs@plt+0x71598>
   78208:	andeq	r3, r1, r4, lsl r9
   7820c:	muleq	r1, ip, ip
   78210:	andeq	lr, r1, r4, asr ip
   78214:	cmp	r0, #0
   78218:	push	{r3, lr}
   7821c:	beq	7825c <fputs@plt+0x72c44>
   78220:	ldrb	r3, [r0]
   78224:	cmp	r3, #0
   78228:	popeq	{r3, pc}
   7822c:	tst	r3, #128	; 0x80
   78230:	bne	78254 <fputs@plt+0x72c3c>
   78234:	mov	r2, r0
   78238:	b	78244 <fputs@plt+0x72c2c>
   7823c:	tst	r3, #128	; 0x80
   78240:	bne	78254 <fputs@plt+0x72c3c>
   78244:	ldrb	r3, [r2, #1]!
   78248:	cmp	r3, #0
   7824c:	bne	7823c <fputs@plt+0x72c24>
   78250:	pop	{r3, pc}
   78254:	mov	r0, #0
   78258:	pop	{r3, pc}
   7825c:	ldr	r0, [pc, #24]	; 7827c <fputs@plt+0x72c64>
   78260:	movw	r2, #257	; 0x101
   78264:	ldr	r1, [pc, #20]	; 78280 <fputs@plt+0x72c68>
   78268:	ldr	r3, [pc, #20]	; 78284 <fputs@plt+0x72c6c>
   7826c:	add	r0, pc, r0
   78270:	add	r1, pc, r1
   78274:	add	r3, pc, r3
   78278:	bl	76bb0 <fputs@plt+0x71598>
   7827c:	andeq	r3, r1, r0, lsr #17
   78280:	andeq	lr, r1, r8, lsr #24
   78284:	strdeq	lr, [r1], -r8
   78288:	push	{r3, r4, r5, lr}
   7828c:	subs	r5, r0, #0
   78290:	beq	78380 <fputs@plt+0x72d68>
   78294:	bl	78074 <fputs@plt+0x72a5c>
   78298:	subs	r4, r0, #0
   7829c:	beq	78354 <fputs@plt+0x72d3c>
   782a0:	cmp	r4, #1
   782a4:	beq	7835c <fputs@plt+0x72d44>
   782a8:	cmp	r4, #0
   782ac:	ble	782e0 <fputs@plt+0x72cc8>
   782b0:	ldrsb	r3, [r5]
   782b4:	cmp	r3, #0
   782b8:	bge	78354 <fputs@plt+0x72d3c>
   782bc:	sub	r1, r5, #1
   782c0:	mov	r3, r5
   782c4:	add	r1, r1, r4
   782c8:	b	782d8 <fputs@plt+0x72cc0>
   782cc:	ldrsb	r2, [r3, #1]!
   782d0:	cmp	r2, #0
   782d4:	bge	78354 <fputs@plt+0x72d3c>
   782d8:	cmp	r3, r1
   782dc:	bne	782cc <fputs@plt+0x72cb4>
   782e0:	mov	r0, r5
   782e4:	bl	78124 <fputs@plt+0x72b0c>
   782e8:	cmp	r0, #127	; 0x7f
   782ec:	ble	78354 <fputs@plt+0x72d3c>
   782f0:	cmp	r0, #2048	; 0x800
   782f4:	movlt	r3, #2
   782f8:	blt	78308 <fputs@plt+0x72cf0>
   782fc:	cmp	r0, #65536	; 0x10000
   78300:	movlt	r3, #3
   78304:	bge	78364 <fputs@plt+0x72d4c>
   78308:	cmp	r4, r3
   7830c:	bne	78354 <fputs@plt+0x72d3c>
   78310:	cmp	r0, #1114112	; 0x110000
   78314:	bcs	78354 <fputs@plt+0x72d3c>
   78318:	bic	r3, r0, #2032	; 0x7f0
   7831c:	bic	r3, r3, #15
   78320:	cmp	r3, #55296	; 0xd800
   78324:	beq	78354 <fputs@plt+0x72d3c>
   78328:	sub	r3, r0, #64768	; 0xfd00
   7832c:	sub	r3, r3, #208	; 0xd0
   78330:	cmp	r3, #31
   78334:	bls	78354 <fputs@plt+0x72d3c>
   78338:	movw	r3, #65534	; 0xfffe
   7833c:	and	r3, r0, r3
   78340:	movw	r2, #65534	; 0xfffe
   78344:	cmp	r3, r2
   78348:	movne	r0, r4
   7834c:	mvneq	r0, #21
   78350:	pop	{r3, r4, r5, pc}
   78354:	mvn	r0, #21
   78358:	pop	{r3, r4, r5, pc}
   7835c:	mov	r0, r4
   78360:	pop	{r3, r4, r5, pc}
   78364:	cmp	r0, #2097152	; 0x200000
   78368:	movlt	r3, #4
   7836c:	blt	78308 <fputs@plt+0x72cf0>
   78370:	cmn	r0, #-67108863	; 0xfc000001
   78374:	movgt	r3, #6
   78378:	movle	r3, #5
   7837c:	b	78308 <fputs@plt+0x72cf0>
   78380:	ldr	r0, [pc, #24]	; 783a0 <fputs@plt+0x72d88>
   78384:	movw	r2, #375	; 0x177
   78388:	ldr	r1, [pc, #20]	; 783a4 <fputs@plt+0x72d8c>
   7838c:	ldr	r3, [pc, #20]	; 783a8 <fputs@plt+0x72d90>
   78390:	add	r0, pc, r0
   78394:	add	r1, pc, r1
   78398:	add	r3, pc, r3
   7839c:	bl	76bb0 <fputs@plt+0x71598>
   783a0:	andeq	r3, r1, ip, ror r7
   783a4:	andeq	lr, r1, r4, lsl #22
   783a8:	andeq	lr, r1, r8, lsr #22
   783ac:	push	{r3, r4, r5, r6, r7, lr}
   783b0:	subs	r6, r0, #0
   783b4:	mov	r5, r1
   783b8:	beq	78454 <fputs@plt+0x72e3c>
   783bc:	cmp	r1, #0
   783c0:	eorne	r7, r2, #1
   783c4:	beq	7844c <fputs@plt+0x72e34>
   783c8:	mov	r0, r6
   783cc:	bl	78288 <fputs@plt+0x72c70>
   783d0:	cmp	r0, r5
   783d4:	mov	r4, r0
   783d8:	movls	r3, #0
   783dc:	movhi	r3, #1
   783e0:	orrs	r3, r3, r0, lsr #31
   783e4:	bne	78418 <fputs@plt+0x72e00>
   783e8:	mov	r0, r6
   783ec:	bl	78124 <fputs@plt+0x72b0c>
   783f0:	cmp	r0, #0
   783f4:	blt	78418 <fputs@plt+0x72e00>
   783f8:	subs	r1, r0, #9
   783fc:	movne	r1, #1
   78400:	cmp	r0, #31
   78404:	movhi	r1, #0
   78408:	cmp	r1, #0
   7840c:	beq	78420 <fputs@plt+0x72e08>
   78410:	cmp	r0, #10
   78414:	beq	7842c <fputs@plt+0x72e14>
   78418:	mov	r0, #0
   7841c:	pop	{r3, r4, r5, r6, r7, pc}
   78420:	sub	r1, r0, #127	; 0x7f
   78424:	cmp	r1, #32
   78428:	bls	78418 <fputs@plt+0x72e00>
   7842c:	cmp	r0, #10
   78430:	movne	r3, #0
   78434:	andeq	r3, r7, #1
   78438:	cmp	r3, #0
   7843c:	bne	78418 <fputs@plt+0x72e00>
   78440:	subs	r5, r5, r4
   78444:	add	r6, r6, r4
   78448:	bne	783c8 <fputs@plt+0x72db0>
   7844c:	mov	r0, #1
   78450:	pop	{r3, r4, r5, r6, r7, pc}
   78454:	ldr	r0, [pc, #24]	; 78474 <fputs@plt+0x72e5c>
   78458:	mov	r2, #147	; 0x93
   7845c:	ldr	r1, [pc, #20]	; 78478 <fputs@plt+0x72e60>
   78460:	ldr	r3, [pc, #20]	; 7847c <fputs@plt+0x72e64>
   78464:	add	r0, pc, r0
   78468:	add	r1, pc, r1
   7846c:	add	r3, pc, r3
   78470:	bl	76bb0 <fputs@plt+0x71598>
   78474:	andeq	r3, r1, r8, lsr #13
   78478:	andeq	lr, r1, r0, lsr sl
   7847c:	andeq	lr, r1, r0, lsl sl
   78480:	push	{r3, r4, r5, lr}
   78484:	subs	r5, r0, #0
   78488:	beq	784cc <fputs@plt+0x72eb4>
   7848c:	ldrb	r3, [r5]
   78490:	cmp	r3, #0
   78494:	movne	r4, r5
   78498:	bne	784ac <fputs@plt+0x72e94>
   7849c:	b	784c4 <fputs@plt+0x72eac>
   784a0:	ldrb	r3, [r4, r0]!
   784a4:	cmp	r3, #0
   784a8:	beq	784c4 <fputs@plt+0x72eac>
   784ac:	mov	r0, r4
   784b0:	bl	78288 <fputs@plt+0x72c70>
   784b4:	cmp	r0, #0
   784b8:	bge	784a0 <fputs@plt+0x72e88>
   784bc:	mov	r0, #0
   784c0:	pop	{r3, r4, r5, pc}
   784c4:	mov	r0, r5
   784c8:	pop	{r3, r4, r5, pc}
   784cc:	ldr	r0, [pc, #24]	; 784ec <fputs@plt+0x72ed4>
   784d0:	mov	r2, #173	; 0xad
   784d4:	ldr	r1, [pc, #20]	; 784f0 <fputs@plt+0x72ed8>
   784d8:	ldr	r3, [pc, #20]	; 784f4 <fputs@plt+0x72edc>
   784dc:	add	r0, pc, r0
   784e0:	add	r1, pc, r1
   784e4:	add	r3, pc, r3
   784e8:	bl	76bb0 <fputs@plt+0x71598>
   784ec:	andeq	r3, r1, r0, lsr r6
   784f0:			; <UNDEFINED> instruction: 0x0001e9b8
   784f4:	andeq	lr, r1, ip, asr #19
   784f8:	push	{r3, r4, r5, r6, r7, lr}
   784fc:	subs	r4, r0, #0
   78500:	beq	78584 <fputs@plt+0x72f6c>
   78504:	bl	4fc4 <strlen@plt>
   78508:	lsl	r0, r0, #2
   7850c:	add	r0, r0, #1
   78510:	bl	5210 <malloc@plt>
   78514:	subs	r7, r0, #0
   78518:	beq	7856c <fputs@plt+0x72f54>
   7851c:	ldr	r6, [pc, #128]	; 785a4 <fputs@plt+0x72f8c>
   78520:	mov	r5, r7
   78524:	add	r6, pc, r6
   78528:	ldrb	r3, [r4]
   7852c:	cmp	r3, #0
   78530:	beq	78568 <fputs@plt+0x72f50>
   78534:	mov	r0, r4
   78538:	bl	78288 <fputs@plt+0x72c70>
   7853c:	subs	r3, r0, #0
   78540:	ble	78574 <fputs@plt+0x72f5c>
   78544:	mov	r0, r5
   78548:	mov	r1, r4
   7854c:	mov	r2, r3
   78550:	add	r4, r4, r3
   78554:	bl	4fac <mempcpy@plt>
   78558:	ldrb	r3, [r4]
   7855c:	cmp	r3, #0
   78560:	mov	r5, r0
   78564:	bne	78534 <fputs@plt+0x72f1c>
   78568:	strb	r3, [r5]
   7856c:	mov	r0, r7
   78570:	pop	{r3, r4, r5, r6, r7, pc}
   78574:	ldr	r0, [r6]
   78578:	add	r4, r4, #1
   7857c:	str	r0, [r5], #3
   78580:	b	78528 <fputs@plt+0x72f10>
   78584:	ldr	r0, [pc, #28]	; 785a8 <fputs@plt+0x72f90>
   78588:	mov	r2, #191	; 0xbf
   7858c:	ldr	r1, [pc, #24]	; 785ac <fputs@plt+0x72f94>
   78590:	ldr	r3, [pc, #24]	; 785b0 <fputs@plt+0x72f98>
   78594:	add	r0, pc, r0
   78598:	add	r1, pc, r1
   7859c:	add	r3, pc, r3
   785a0:	bl	76bb0 <fputs@plt+0x71598>
   785a4:	andeq	lr, r1, r8, lsl #19
   785a8:	andeq	r3, r1, r8, ror r5
   785ac:	andeq	lr, r1, r0, lsl #18
   785b0:	andeq	lr, r1, r0, asr #18
   785b4:	ldr	r3, [r1]
   785b8:	cmp	r0, r3
   785bc:	bcc	785d4 <fputs@plt+0x72fbc>
   785c0:	ldr	r3, [r1, #4]
   785c4:	cmp	r0, r3
   785c8:	movls	r0, #0
   785cc:	movhi	r0, #1
   785d0:	bx	lr
   785d4:	mvn	r0, #0
   785d8:	bx	lr
   785dc:	sub	r3, r0, #1
   785e0:	mov	r0, r3
   785e4:	sub	r3, r3, #1
   785e8:	ldrb	r2, [r0]
   785ec:	and	r2, r2, #192	; 0xc0
   785f0:	cmp	r2, #128	; 0x80
   785f4:	beq	785e0 <fputs@plt+0x72fc8>
   785f8:	bx	lr
   785fc:	push	{lr}		; (str lr, [sp, #-4]!)
   78600:	sub	sp, sp, #12
   78604:	ldr	ip, [pc, #40]	; 78634 <fputs@plt+0x7301c>
   78608:	mov	r2, #36	; 0x24
   7860c:	ldr	r1, [pc, #36]	; 78638 <fputs@plt+0x73020>
   78610:	mov	r3, #8
   78614:	add	ip, pc, ip
   78618:	str	ip, [sp]
   7861c:	add	r1, pc, r1
   78620:	bl	4ed4 <bsearch@plt>
   78624:	adds	r0, r0, #0
   78628:	movne	r0, #1
   7862c:	add	sp, sp, #12
   78630:	pop	{pc}		; (ldr pc, [sp], #4)
   78634:			; <UNDEFINED> instruction: 0xffffff98
   78638:	ldrdeq	lr, [r1], -r4
   7863c:	ldr	r3, [pc, #992]	; 78a24 <fputs@plt+0x7340c>
   78640:	push	{r4, r5, r6, r7, r8, fp, lr}
   78644:	add	fp, sp, #24
   78648:	ldr	r1, [pc, #984]	; 78a28 <fputs@plt+0x73410>
   7864c:	sub	sp, sp, #36	; 0x24
   78650:	add	r3, pc, r3
   78654:	ldr	r2, [pc, #976]	; 78a2c <fputs@plt+0x73414>
   78658:	mov	r5, r0
   7865c:	ldr	r4, [r3, r1]
   78660:	add	r2, pc, r2
   78664:	ldr	r2, [r2]
   78668:	ldr	r3, [r4]
   7866c:	cmp	r2, #0
   78670:	str	r3, [fp, #-32]	; 0xffffffe0
   78674:	movgt	r0, #1
   78678:	ble	78694 <fputs@plt+0x7307c>
   7867c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   78680:	ldr	r3, [r4]
   78684:	cmp	r2, r3
   78688:	bne	789e0 <fputs@plt+0x733c8>
   7868c:	sub	sp, fp, #24
   78690:	pop	{r4, r5, r6, r7, r8, fp, pc}
   78694:	ldr	r0, [pc, #916]	; 78a30 <fputs@plt+0x73418>
   78698:	add	r0, pc, r0
   7869c:	bl	4c88 <getenv@plt>
   786a0:	subs	r6, r0, #0
   786a4:	beq	786e8 <fputs@plt+0x730d0>
   786a8:	ldrb	r3, [r6]
   786ac:	cmp	r3, #0
   786b0:	beq	786e0 <fputs@plt+0x730c8>
   786b4:	cmp	r3, #99	; 0x63
   786b8:	bne	786fc <fputs@plt+0x730e4>
   786bc:	ldrb	r3, [r6, #1]
   786c0:	cmp	r3, #97	; 0x61
   786c4:	bne	786fc <fputs@plt+0x730e4>
   786c8:	ldrb	r3, [r6, #2]
   786cc:	cmp	r3, #116	; 0x74
   786d0:	bne	786fc <fputs@plt+0x730e4>
   786d4:	ldrb	r3, [r6, #3]
   786d8:	cmp	r3, #0
   786dc:	bne	786fc <fputs@plt+0x730e4>
   786e0:	mov	r0, #0
   786e4:	b	7867c <fputs@plt+0x73064>
   786e8:	ldr	r0, [pc, #836]	; 78a34 <fputs@plt+0x7341c>
   786ec:	add	r0, pc, r0
   786f0:	bl	4c88 <getenv@plt>
   786f4:	subs	r6, r0, #0
   786f8:	bne	786a8 <fputs@plt+0x73090>
   786fc:	bl	68d64 <fputs@plt+0x6374c>
   78700:	cmp	r0, #0
   78704:	beq	786e0 <fputs@plt+0x730c8>
   78708:	sub	r7, fp, #48	; 0x30
   7870c:	bl	68ca0 <fputs@plt+0x63688>
   78710:	mov	r0, r7
   78714:	bl	54e0 <pipe@plt>
   78718:	cmp	r0, #0
   7871c:	blt	788ac <fputs@plt+0x73294>
   78720:	bl	5384 <getpid@plt>
   78724:	mov	r8, r0
   78728:	bl	53cc <fork@plt>
   7872c:	ldr	r3, [pc, #772]	; 78a38 <fputs@plt+0x73420>
   78730:	add	r3, pc, r3
   78734:	cmp	r0, #0
   78738:	str	r0, [r3]
   7873c:	blt	788f0 <fputs@plt+0x732d8>
   78740:	bne	788cc <fputs@plt+0x732b4>
   78744:	mov	r1, r0
   78748:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7874c:	bl	5348 <dup2@plt>
   78750:	mov	r0, r7
   78754:	bl	67d58 <fputs@plt+0x62740>
   78758:	ldr	r0, [pc, #732]	; 78a3c <fputs@plt+0x73424>
   7875c:	add	r0, pc, r0
   78760:	bl	4c88 <getenv@plt>
   78764:	subs	r4, r0, #0
   78768:	beq	789e4 <fputs@plt+0x733cc>
   7876c:	cmp	r5, #0
   78770:	beq	787c4 <fputs@plt+0x731ac>
   78774:	ldr	r3, [pc, #708]	; 78a40 <fputs@plt+0x73428>
   78778:	mov	r0, r4
   7877c:	add	r3, pc, r3
   78780:	str	r3, [fp, #-36]	; 0xffffffdc
   78784:	bl	4fc4 <strlen@plt>
   78788:	mov	r1, r4
   7878c:	add	r0, r0, #18
   78790:	bic	r3, r0, #7
   78794:	sub	sp, sp, r3
   78798:	add	r4, sp, #8
   7879c:	mov	r0, r4
   787a0:	bl	4d3c <stpcpy@plt>
   787a4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   787a8:	cmp	r1, #0
   787ac:	mov	r3, r0
   787b0:	beq	787bc <fputs@plt+0x731a4>
   787b4:	bl	4d3c <stpcpy@plt>
   787b8:	mov	r3, r0
   787bc:	mov	r2, #0
   787c0:	strb	r2, [r3]
   787c4:	ldr	r0, [pc, #632]	; 78a44 <fputs@plt+0x7342c>
   787c8:	mov	r1, r4
   787cc:	mov	r2, #1
   787d0:	add	r0, pc, r0
   787d4:	bl	5570 <setenv@plt>
   787d8:	mov	r0, #1
   787dc:	mov	r1, #15
   787e0:	bl	5390 <prctl@plt>
   787e4:	cmp	r0, #0
   787e8:	blt	789d8 <fputs@plt+0x733c0>
   787ec:	bl	5084 <getppid@plt>
   787f0:	cmp	r0, r8
   787f4:	bne	788a4 <fputs@plt+0x7328c>
   787f8:	cmp	r6, #0
   787fc:	beq	78838 <fputs@plt+0x73220>
   78800:	mov	r1, r6
   78804:	mov	r2, #0
   78808:	mov	r0, r6
   7880c:	bl	4de4 <execlp@plt>
   78810:	mov	r2, #0
   78814:	ldr	r0, [pc, #556]	; 78a48 <fputs@plt+0x73430>
   78818:	mov	r3, r6
   7881c:	str	r2, [sp]
   78820:	ldr	r1, [pc, #548]	; 78a4c <fputs@plt+0x73434>
   78824:	add	r0, pc, r0
   78828:	ldr	r2, [pc, #544]	; 78a50 <fputs@plt+0x73438>
   7882c:	add	r1, pc, r1
   78830:	add	r2, pc, r2
   78834:	bl	4f28 <execl@plt>
   78838:	ldr	r0, [pc, #532]	; 78a54 <fputs@plt+0x7343c>
   7883c:	mov	r2, #0
   78840:	mov	r4, r2
   78844:	mov	r5, #65536	; 0x10000
   78848:	add	r0, pc, r0
   7884c:	mov	r1, r0
   78850:	bl	4de4 <execlp@plt>
   78854:	ldr	r0, [pc, #508]	; 78a58 <fputs@plt+0x73440>
   78858:	mov	r2, r4
   7885c:	add	r0, pc, r0
   78860:	mov	r1, r0
   78864:	bl	4de4 <execlp@plt>
   78868:	ldr	r0, [pc, #492]	; 78a5c <fputs@plt+0x73444>
   7886c:	mov	r2, r4
   78870:	add	r0, pc, r0
   78874:	mov	r1, r0
   78878:	bl	4de4 <execlp@plt>
   7887c:	mov	r0, #0
   78880:	str	r5, [sp]
   78884:	str	r4, [sp, #4]
   78888:	mov	r1, r0
   7888c:	mov	r3, r0
   78890:	mov	r2, #1
   78894:	bl	4c1c <splice@plt>
   78898:	cmp	r0, #0
   7889c:	bgt	7887c <fputs@plt+0x73264>
   788a0:	bne	789c4 <fputs@plt+0x733ac>
   788a4:	mov	r0, #0
   788a8:	bl	4e2c <_exit@plt>
   788ac:	bl	55b8 <__errno_location@plt>
   788b0:	ldr	r5, [r0]
   788b4:	bl	77b7c <fputs@plt+0x72564>
   788b8:	cmp	r0, #2
   788bc:	bgt	78948 <fputs@plt+0x73330>
   788c0:	eor	r0, r5, r5, asr #31
   788c4:	rsb	r0, r0, r5, asr #31
   788c8:	b	7867c <fputs@plt+0x73064>
   788cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   788d0:	mov	r1, #1
   788d4:	bl	5348 <dup2@plt>
   788d8:	cmp	r0, #0
   788dc:	blt	7897c <fputs@plt+0x73364>
   788e0:	mov	r0, r7
   788e4:	bl	67d58 <fputs@plt+0x62740>
   788e8:	mov	r0, #1
   788ec:	b	7867c <fputs@plt+0x73064>
   788f0:	bl	55b8 <__errno_location@plt>
   788f4:	ldr	r5, [r0]
   788f8:	bl	77b7c <fputs@plt+0x72564>
   788fc:	rsb	r6, r5, #0
   78900:	cmp	r0, #2
   78904:	ble	78938 <fputs@plt+0x73320>
   78908:	ldr	lr, [pc, #336]	; 78a60 <fputs@plt+0x73448>
   7890c:	mov	r1, r5
   78910:	ldr	ip, [pc, #332]	; 78a64 <fputs@plt+0x7344c>
   78914:	mov	r0, #3
   78918:	ldr	r2, [pc, #328]	; 78a68 <fputs@plt+0x73450>
   7891c:	add	lr, pc, lr
   78920:	add	ip, pc, ip
   78924:	mov	r3, #78	; 0x4e
   78928:	add	r2, pc, r2
   7892c:	str	lr, [sp]
   78930:	str	ip, [sp, #4]
   78934:	bl	76de4 <fputs@plt+0x717cc>
   78938:	mov	r0, r7
   7893c:	bl	67d58 <fputs@plt+0x62740>
   78940:	mov	r0, r6
   78944:	b	7867c <fputs@plt+0x73064>
   78948:	ldr	lr, [pc, #284]	; 78a6c <fputs@plt+0x73454>
   7894c:	mov	r1, r5
   78950:	ldr	ip, [pc, #280]	; 78a70 <fputs@plt+0x73458>
   78954:	mov	r3, #71	; 0x47
   78958:	ldr	r2, [pc, #276]	; 78a74 <fputs@plt+0x7345c>
   7895c:	add	lr, pc, lr
   78960:	add	ip, pc, ip
   78964:	str	lr, [sp]
   78968:	add	r2, pc, r2
   7896c:	str	ip, [sp, #4]
   78970:	mov	r0, #3
   78974:	bl	76de4 <fputs@plt+0x717cc>
   78978:	b	7867c <fputs@plt+0x73064>
   7897c:	bl	55b8 <__errno_location@plt>
   78980:	ldr	r5, [r0]
   78984:	bl	77b7c <fputs@plt+0x72564>
   78988:	cmp	r0, #2
   7898c:	ble	788c0 <fputs@plt+0x732a8>
   78990:	ldr	lr, [pc, #224]	; 78a78 <fputs@plt+0x73460>
   78994:	mov	r1, r5
   78998:	ldr	ip, [pc, #220]	; 78a7c <fputs@plt+0x73464>
   7899c:	mov	r3, #128	; 0x80
   789a0:	ldr	r2, [pc, #216]	; 78a80 <fputs@plt+0x73468>
   789a4:	add	lr, pc, lr
   789a8:	add	ip, pc, ip
   789ac:	str	lr, [sp]
   789b0:	add	r2, pc, r2
   789b4:	str	ip, [sp, #4]
   789b8:	mov	r0, #3
   789bc:	bl	76de4 <fputs@plt+0x717cc>
   789c0:	b	7867c <fputs@plt+0x73064>
   789c4:	bl	55b8 <__errno_location@plt>
   789c8:	ldr	r4, [r0]
   789cc:	bl	77b7c <fputs@plt+0x72564>
   789d0:	cmp	r0, #2
   789d4:	bgt	789f0 <fputs@plt+0x733d8>
   789d8:	mov	r0, #1
   789dc:	bl	4e2c <_exit@plt>
   789e0:	bl	524c <__stack_chk_fail@plt>
   789e4:	ldr	r4, [pc, #152]	; 78a84 <fputs@plt+0x7346c>
   789e8:	add	r4, pc, r4
   789ec:	b	7876c <fputs@plt+0x73154>
   789f0:	ldr	lr, [pc, #144]	; 78a88 <fputs@plt+0x73470>
   789f4:	mov	r1, r4
   789f8:	ldr	ip, [pc, #140]	; 78a8c <fputs@plt+0x73474>
   789fc:	mov	r3, #43	; 0x2b
   78a00:	ldr	r2, [pc, #136]	; 78a90 <fputs@plt+0x73478>
   78a04:	add	lr, pc, lr
   78a08:	add	ip, pc, ip
   78a0c:	str	lr, [sp]
   78a10:	add	r2, pc, r2
   78a14:	str	ip, [sp, #4]
   78a18:	mov	r0, #3
   78a1c:	bl	76de4 <fputs@plt+0x717cc>
   78a20:	b	789d8 <fputs@plt+0x733c0>
   78a24:	andeq	r8, r3, r8, lsr #10
   78a28:	andeq	r0, r0, r0, asr #8
   78a2c:	muleq	r3, r4, r6
   78a30:	andeq	lr, r1, ip, lsr #21
   78a34:	andeq	lr, r1, r0, ror #20
   78a38:	andeq	r9, r3, r4, asr #11
   78a3c:	andeq	lr, r1, r8, asr #20
   78a40:	andeq	lr, r1, r8, lsr sl
   78a44:	ldrdeq	lr, [r1], -ip
   78a48:	andeq	fp, r1, r4, lsr #11
   78a4c:	andeq	lr, r1, ip, lsl #19
   78a50:	andeq	lr, r1, ip, lsl #19
   78a54:	andeq	lr, r1, r8, ror r9
   78a58:	andeq	lr, r1, ip, ror #18
   78a5c:	andeq	lr, r1, r0, ror #18
   78a60:	andeq	lr, r1, r4, lsl r8
   78a64:	andeq	lr, r1, r8, ror #16
   78a68:	andeq	lr, r1, ip, lsr #16
   78a6c:	ldrdeq	lr, [r1], -r4
   78a70:	andeq	lr, r1, r8, lsl #16
   78a74:	andeq	lr, r1, ip, ror #15
   78a78:	andeq	lr, r1, ip, lsl #15
   78a7c:	andeq	lr, r1, ip, asr #16
   78a80:	andeq	lr, r1, r4, lsr #15
   78a84:	andeq	lr, r1, r4, asr r7
   78a88:	andeq	lr, r1, ip, lsl #14
   78a8c:	ldrdeq	lr, [r1], -r0
   78a90:	andeq	lr, r1, r4, asr #14
   78a94:	push	{r3, r4, r5, lr}
   78a98:	ldr	r4, [pc, #76]	; 78aec <fputs@plt+0x734d4>
   78a9c:	ldr	r3, [pc, #76]	; 78af0 <fputs@plt+0x734d8>
   78aa0:	add	r4, pc, r4
   78aa4:	add	r3, pc, r3
   78aa8:	ldr	r2, [r4]
   78aac:	cmp	r2, #0
   78ab0:	pople	{r3, r4, r5, pc}
   78ab4:	ldr	r2, [pc, #56]	; 78af4 <fputs@plt+0x734dc>
   78ab8:	ldr	r3, [r3, r2]
   78abc:	ldr	r0, [r3]
   78ac0:	bl	4c64 <fclose@plt>
   78ac4:	ldr	r5, [r4]
   78ac8:	mov	r1, #18
   78acc:	mov	r0, r5
   78ad0:	bl	5474 <kill@plt>
   78ad4:	mov	r0, r5
   78ad8:	mov	r1, #0
   78adc:	bl	69084 <fputs@plt+0x63a6c>
   78ae0:	mov	r3, #0
   78ae4:	str	r3, [r4]
   78ae8:	pop	{r3, r4, r5, pc}
   78aec:	andeq	r9, r3, r4, asr r2
   78af0:	ldrdeq	r8, [r3], -r4
   78af4:	andeq	r0, r0, r4, ror #8
   78af8:	ldr	r3, [pc, #16]	; 78b10 <fputs@plt+0x734f8>
   78afc:	ldr	r0, [pc, r3]
   78b00:	cmp	r0, #0
   78b04:	movle	r0, #0
   78b08:	movgt	r0, #1
   78b0c:	bx	lr
   78b10:	strdeq	r9, [r3], -r8
   78b14:	ldr	r3, [pc, #648]	; 78da4 <fputs@plt+0x7378c>
   78b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78b1c:	mov	r7, r1
   78b20:	add	fp, sp, #32
   78b24:	ldr	r1, [pc, #636]	; 78da8 <fputs@plt+0x73790>
   78b28:	sub	sp, sp, #172	; 0xac
   78b2c:	add	r3, pc, r3
   78b30:	ldr	r2, [pc, #628]	; 78dac <fputs@plt+0x73794>
   78b34:	mov	r4, #0
   78b38:	mov	r5, r0
   78b3c:	ldr	r6, [r3, r1]
   78b40:	add	r2, pc, r2
   78b44:	str	r4, [fp, #-180]	; 0xffffff4c
   78b48:	str	r2, [fp, #-184]	; 0xffffff48
   78b4c:	ldr	r3, [r6]
   78b50:	str	r4, [fp, #-176]	; 0xffffff50
   78b54:	str	r4, [fp, #-172]	; 0xffffff54
   78b58:	str	r3, [fp, #-40]	; 0xffffffd8
   78b5c:	bl	4fc4 <strlen@plt>
   78b60:	add	r9, r5, r0
   78b64:	ldrb	r3, [r9, #-1]
   78b68:	cmp	r3, #41	; 0x29
   78b6c:	beq	78bc0 <fputs@plt+0x735a8>
   78b70:	str	r5, [fp, #-180]	; 0xffffff4c
   78b74:	bl	53cc <fork@plt>
   78b78:	cmp	r0, #0
   78b7c:	blt	78c60 <fputs@plt+0x73648>
   78b80:	bne	78c94 <fputs@plt+0x7367c>
   78b84:	cmp	r7, #0
   78b88:	beq	78b98 <fputs@plt+0x73580>
   78b8c:	bl	68240 <fputs@plt+0x62c28>
   78b90:	subs	r4, r0, #0
   78b94:	blt	78cb8 <fputs@plt+0x736a0>
   78b98:	sub	r1, fp, #36	; 0x24
   78b9c:	ldr	r0, [r1, #-148]!	; 0xffffff6c
   78ba0:	bl	4d9c <execvp@plt>
   78ba4:	bl	55b8 <__errno_location@plt>
   78ba8:	ldr	r4, [r0]
   78bac:	bl	77b7c <fputs@plt+0x72564>
   78bb0:	cmp	r0, #2
   78bb4:	bgt	78d2c <fputs@plt+0x73714>
   78bb8:	mov	r0, #1
   78bbc:	bl	4e2c <_exit@plt>
   78bc0:	mov	r0, r5
   78bc4:	mov	r1, #40	; 0x28
   78bc8:	bl	4d84 <strrchr@plt>
   78bcc:	subs	r8, r0, #0
   78bd0:	beq	78b70 <fputs@plt+0x73558>
   78bd4:	rsb	r1, r5, r8
   78bd8:	mov	r0, r5
   78bdc:	bl	5294 <strnlen@plt>
   78be0:	mov	r1, r5
   78be4:	add	r5, r8, #1
   78be8:	add	r3, r0, #15
   78bec:	mov	r2, r0
   78bf0:	bic	r3, r3, #7
   78bf4:	sub	sp, sp, r3
   78bf8:	add	r3, sp, #23
   78bfc:	lsr	r3, r3, #3
   78c00:	strb	r4, [r0, r3, lsl #3]
   78c04:	lsl	r0, r3, #3
   78c08:	bl	5018 <memcpy@plt>
   78c0c:	rsb	r1, r8, r9
   78c10:	sub	r1, r1, #2
   78c14:	mov	sl, r0
   78c18:	mov	r0, r5
   78c1c:	bl	5294 <strnlen@plt>
   78c20:	mov	r1, r5
   78c24:	mov	r3, r0
   78c28:	add	r0, r0, #15
   78c2c:	bic	r0, r0, #7
   78c30:	mov	r2, r3
   78c34:	sub	sp, sp, r0
   78c38:	add	ip, sp, #23
   78c3c:	lsr	r0, ip, #3
   78c40:	strb	r4, [r3, r0, lsl #3]
   78c44:	lsl	r0, r0, #3
   78c48:	bl	5018 <memcpy@plt>
   78c4c:	str	sl, [fp, #-176]	; 0xffffff50
   78c50:	str	r0, [fp, #-180]	; 0xffffff4c
   78c54:	bl	53cc <fork@plt>
   78c58:	cmp	r0, #0
   78c5c:	bge	78b80 <fputs@plt+0x73568>
   78c60:	bl	55b8 <__errno_location@plt>
   78c64:	ldr	r4, [r0]
   78c68:	bl	77b7c <fputs@plt+0x72564>
   78c6c:	cmp	r0, #2
   78c70:	bgt	78cf8 <fputs@plt+0x736e0>
   78c74:	eor	r0, r4, r4, asr #31
   78c78:	rsb	r0, r0, r4, asr #31
   78c7c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   78c80:	ldr	r3, [r6]
   78c84:	cmp	r2, r3
   78c88:	bne	78da0 <fputs@plt+0x73788>
   78c8c:	sub	sp, fp, #32
   78c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78c94:	sub	r1, fp, #168	; 0xa8
   78c98:	bl	69084 <fputs@plt+0x63a6c>
   78c9c:	cmp	r0, #0
   78ca0:	blt	78c7c <fputs@plt+0x73664>
   78ca4:	bl	77b7c <fputs@plt+0x72564>
   78ca8:	cmp	r0, #6
   78cac:	bgt	78d60 <fputs@plt+0x73748>
   78cb0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   78cb4:	b	78c7c <fputs@plt+0x73664>
   78cb8:	bl	77b7c <fputs@plt+0x72564>
   78cbc:	cmp	r0, #2
   78cc0:	ble	78bb8 <fputs@plt+0x735a0>
   78cc4:	ldr	lr, [pc, #228]	; 78db0 <fputs@plt+0x73798>
   78cc8:	mov	r1, r4
   78ccc:	ldr	ip, [pc, #224]	; 78db4 <fputs@plt+0x7379c>
   78cd0:	mov	r3, #183	; 0xb7
   78cd4:	ldr	r2, [pc, #220]	; 78db8 <fputs@plt+0x737a0>
   78cd8:	add	lr, pc, lr
   78cdc:	add	ip, pc, ip
   78ce0:	str	lr, [sp]
   78ce4:	add	r2, pc, r2
   78ce8:	str	ip, [sp, #4]
   78cec:	mov	r0, #3
   78cf0:	bl	76de4 <fputs@plt+0x717cc>
   78cf4:	b	78bb8 <fputs@plt+0x735a0>
   78cf8:	ldr	lr, [pc, #188]	; 78dbc <fputs@plt+0x737a4>
   78cfc:	mov	r1, r4
   78d00:	ldr	ip, [pc, #184]	; 78dc0 <fputs@plt+0x737a8>
   78d04:	mov	r3, #176	; 0xb0
   78d08:	ldr	r2, [pc, #180]	; 78dc4 <fputs@plt+0x737ac>
   78d0c:	add	lr, pc, lr
   78d10:	add	ip, pc, ip
   78d14:	str	lr, [sp]
   78d18:	add	r2, pc, r2
   78d1c:	str	ip, [sp, #4]
   78d20:	mov	r0, #3
   78d24:	bl	76de4 <fputs@plt+0x717cc>
   78d28:	b	78c7c <fputs@plt+0x73664>
   78d2c:	ldr	lr, [pc, #148]	; 78dc8 <fputs@plt+0x737b0>
   78d30:	mov	r1, r4
   78d34:	ldr	ip, [pc, #144]	; 78dcc <fputs@plt+0x737b4>
   78d38:	mov	r3, #189	; 0xbd
   78d3c:	ldr	r2, [pc, #140]	; 78dd0 <fputs@plt+0x737b8>
   78d40:	add	lr, pc, lr
   78d44:	add	ip, pc, ip
   78d48:	str	lr, [sp]
   78d4c:	add	r2, pc, r2
   78d50:	str	ip, [sp, #4]
   78d54:	mov	r0, #3
   78d58:	bl	76de4 <fputs@plt+0x717cc>
   78d5c:	b	78bb8 <fputs@plt+0x735a0>
   78d60:	ldr	r2, [fp, #-148]	; 0xffffff6c
   78d64:	mov	r1, #0
   78d68:	ldr	ip, [fp, #-160]	; 0xffffff60
   78d6c:	mov	r3, #197	; 0xc5
   78d70:	ldr	r4, [pc, #92]	; 78dd4 <fputs@plt+0x737bc>
   78d74:	mov	r0, #7
   78d78:	str	r2, [sp, #12]
   78d7c:	ldr	lr, [pc, #84]	; 78dd8 <fputs@plt+0x737c0>
   78d80:	add	r4, pc, r4
   78d84:	ldr	r2, [pc, #80]	; 78ddc <fputs@plt+0x737c4>
   78d88:	add	lr, pc, lr
   78d8c:	str	ip, [sp, #8]
   78d90:	stm	sp, {r4, lr}
   78d94:	add	r2, pc, r2
   78d98:	bl	76de4 <fputs@plt+0x717cc>
   78d9c:	b	78cb0 <fputs@plt+0x73698>
   78da0:	bl	524c <__stack_chk_fail@plt>
   78da4:	andeq	r8, r3, ip, asr #32
   78da8:	andeq	r0, r0, r0, asr #8
   78dac:	ldrdeq	lr, [r1], -r8
   78db0:	andeq	lr, r1, r8, asr #8
   78db4:	andeq	lr, r1, r0, asr #10
   78db8:	andeq	lr, r1, r0, ror r4
   78dbc:	andeq	lr, r1, r4, lsl r4
   78dc0:	muleq	r0, r8, r1
   78dc4:	andeq	lr, r1, ip, lsr r4
   78dc8:	andeq	lr, r1, r0, ror #7
   78dcc:	strdeq	lr, [r1], -r4
   78dd0:	andeq	lr, r1, r8, lsl #8
   78dd4:	andeq	lr, r1, r0, lsr #7
   78dd8:	andeq	lr, r1, ip, asr #9
   78ddc:	andeq	lr, r1, r0, asr #7
   78de0:	push	{r3, r4, r5, lr}
   78de4:	ldr	r0, [r0]
   78de8:	ldr	r5, [r1]
   78dec:	bl	55c4 <basename@plt>
   78df0:	mov	r4, r0
   78df4:	mov	r0, r5
   78df8:	bl	55c4 <basename@plt>
   78dfc:	mov	r1, r0
   78e00:	mov	r0, r4
   78e04:	pop	{r3, r4, r5, lr}
   78e08:	b	557c <strcmp@plt>
   78e0c:	ldr	ip, [pc, #684]	; 790c0 <fputs@plt+0x73aa8>
   78e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78e14:	subs	r4, r2, #0
   78e18:	add	fp, sp, #32
   78e1c:	ldr	r2, [pc, #672]	; 790c4 <fputs@plt+0x73aac>
   78e20:	sub	sp, sp, #68	; 0x44
   78e24:	add	ip, pc, ip
   78e28:	mov	r8, r3
   78e2c:	mov	r3, ip
   78e30:	mov	sl, r0
   78e34:	ldr	r2, [ip, r2]
   78e38:	ldr	r3, [r2]
   78e3c:	str	r2, [fp, #-60]	; 0xffffffc4
   78e40:	str	r3, [fp, #-40]	; 0xffffffd8
   78e44:	beq	790a0 <fputs@plt+0x73a88>
   78e48:	cmp	r8, #0
   78e4c:	beq	79080 <fputs@plt+0x73a68>
   78e50:	ldr	r5, [pc, #624]	; 790c8 <fputs@plt+0x73ab0>
   78e54:	cmp	r1, #0
   78e58:	str	r4, [fp, #-44]	; 0xffffffd4
   78e5c:	add	r5, pc, r5
   78e60:	movne	r5, r1
   78e64:	mov	r0, r5
   78e68:	bl	4fc4 <strlen@plt>
   78e6c:	mov	r6, r0
   78e70:	mov	r0, r4
   78e74:	bl	4fc4 <strlen@plt>
   78e78:	mov	r1, r5
   78e7c:	add	r0, r0, r6
   78e80:	add	r3, r0, #15
   78e84:	bic	r3, r3, #7
   78e88:	sub	sp, sp, r3
   78e8c:	add	r9, sp, #16
   78e90:	mov	r0, r9
   78e94:	bl	4d3c <stpcpy@plt>
   78e98:	ldr	r1, [fp, #-44]	; 0xffffffd4
   78e9c:	cmp	r1, #0
   78ea0:	mov	r3, r0
   78ea4:	beq	78eb0 <fputs@plt+0x73898>
   78ea8:	bl	4d3c <stpcpy@plt>
   78eac:	mov	r3, r0
   78eb0:	mov	r2, #0
   78eb4:	mov	r0, r9
   78eb8:	strb	r2, [r3]
   78ebc:	bl	4b74 <opendir@plt>
   78ec0:	subs	r6, r0, #0
   78ec4:	beq	79038 <fputs@plt+0x73a20>
   78ec8:	bl	55b8 <__errno_location@plt>
   78ecc:	ldr	r1, [pc, #504]	; 790cc <fputs@plt+0x73ab4>
   78ed0:	ldr	r2, [pc, #504]	; 790d0 <fputs@plt+0x73ab8>
   78ed4:	ldr	r3, [pc, #504]	; 790d4 <fputs@plt+0x73abc>
   78ed8:	add	r1, pc, r1
   78edc:	add	r2, pc, r2
   78ee0:	str	r1, [fp, #-56]	; 0xffffffc8
   78ee4:	add	r3, pc, r3
   78ee8:	str	r2, [fp, #-64]	; 0xffffffc0
   78eec:	str	r3, [fp, #-68]	; 0xffffffbc
   78ef0:	ldr	r1, [pc, #480]	; 790d8 <fputs@plt+0x73ac0>
   78ef4:	ldr	r2, [pc, #480]	; 790dc <fputs@plt+0x73ac4>
   78ef8:	ldr	r3, [pc, #480]	; 790e0 <fputs@plt+0x73ac8>
   78efc:	add	r1, pc, r1
   78f00:	add	r2, pc, r2
   78f04:	str	r1, [fp, #-72]	; 0xffffffb8
   78f08:	add	r3, pc, r3
   78f0c:	str	r2, [fp, #-76]	; 0xffffffb4
   78f10:	str	r3, [fp, #-80]	; 0xffffffb0
   78f14:	mov	r7, r0
   78f18:	mov	r4, #0
   78f1c:	str	r4, [r7]
   78f20:	mov	r0, r6
   78f24:	bl	5414 <readdir64@plt>
   78f28:	subs	r5, r0, #0
   78f2c:	beq	78fc8 <fputs@plt+0x739b0>
   78f30:	mov	r1, r8
   78f34:	bl	692dc <fputs@plt+0x63cc4>
   78f38:	cmp	r0, #0
   78f3c:	beq	78f1c <fputs@plt+0x73904>
   78f40:	add	r2, r5, #19
   78f44:	mov	r0, r9
   78f48:	ldr	r1, [fp, #-56]	; 0xffffffc8
   78f4c:	mov	r3, #0
   78f50:	bl	6a1cc <fputs@plt+0x64bb4>
   78f54:	subs	r4, r0, #0
   78f58:	beq	79050 <fputs@plt+0x73a38>
   78f5c:	bl	55c4 <basename@plt>
   78f60:	mov	r2, r4
   78f64:	mov	r1, r0
   78f68:	mov	r0, sl
   78f6c:	bl	7296c <fputs@plt+0x6d354>
   78f70:	cmn	r0, #17
   78f74:	mov	r3, r0
   78f78:	beq	78ffc <fputs@plt+0x739e4>
   78f7c:	cmp	r0, #0
   78f80:	blt	79058 <fputs@plt+0x73a40>
   78f84:	bne	78f18 <fputs@plt+0x73900>
   78f88:	bl	77b7c <fputs@plt+0x72564>
   78f8c:	cmp	r0, #6
   78f90:	ble	78fbc <fputs@plt+0x739a4>
   78f94:	ldr	r2, [fp, #-68]	; 0xffffffbc
   78f98:	mov	r0, #7
   78f9c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   78fa0:	mov	r1, #0
   78fa4:	str	r4, [sp, #8]
   78fa8:	str	r2, [sp]
   78fac:	str	r3, [sp, #4]
   78fb0:	mov	r3, #84	; 0x54
   78fb4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   78fb8:	bl	76de4 <fputs@plt+0x717cc>
   78fbc:	mov	r0, r4
   78fc0:	bl	4e5c <free@plt>
   78fc4:	b	78f18 <fputs@plt+0x73900>
   78fc8:	ldr	r4, [r7]
   78fcc:	cmp	r4, #0
   78fd0:	rsbne	r4, r4, #0
   78fd4:	mov	r0, r6
   78fd8:	bl	51d4 <closedir@plt>
   78fdc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   78fe0:	mov	r0, r4
   78fe4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   78fe8:	ldr	r3, [r1]
   78fec:	cmp	r2, r3
   78ff0:	bne	7907c <fputs@plt+0x73a64>
   78ff4:	sub	sp, fp, #32
   78ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78ffc:	bl	77b7c <fputs@plt+0x72564>
   79000:	cmp	r0, #6
   79004:	ble	78fbc <fputs@plt+0x739a4>
   79008:	ldr	r1, [fp, #-80]	; 0xffffffb0
   7900c:	mov	r0, #7
   79010:	ldr	r3, [pc, #204]	; 790e4 <fputs@plt+0x73acc>
   79014:	str	r4, [sp, #8]
   79018:	add	r3, pc, r3
   7901c:	str	r1, [sp]
   79020:	str	r3, [sp, #4]
   79024:	mov	r1, #0
   79028:	ldr	r2, [fp, #-76]	; 0xffffffb4
   7902c:	mov	r3, #78	; 0x4e
   79030:	bl	76de4 <fputs@plt+0x717cc>
   79034:	b	78fbc <fputs@plt+0x739a4>
   79038:	bl	55b8 <__errno_location@plt>
   7903c:	ldr	r4, [r0]
   79040:	cmp	r4, #2
   79044:	rsbne	r4, r4, #0
   79048:	moveq	r4, r6
   7904c:	b	78fdc <fputs@plt+0x739c4>
   79050:	mvn	r4, #11
   79054:	b	78fd4 <fputs@plt+0x739bc>
   79058:	mov	r0, r4
   7905c:	mov	r4, r3
   79060:	bl	4e5c <free@plt>
   79064:	b	78fd4 <fputs@plt+0x739bc>
   79068:	mov	r4, r0
   7906c:	mov	r0, r6
   79070:	bl	51d4 <closedir@plt>
   79074:	mov	r0, r4
   79078:	bl	54f8 <_Unwind_Resume@plt>
   7907c:	bl	524c <__stack_chk_fail@plt>
   79080:	ldr	r0, [pc, #96]	; 790e8 <fputs@plt+0x73ad0>
   79084:	mov	r2, #45	; 0x2d
   79088:	ldr	r1, [pc, #92]	; 790ec <fputs@plt+0x73ad4>
   7908c:	ldr	r3, [pc, #92]	; 790f0 <fputs@plt+0x73ad8>
   79090:	add	r0, pc, r0
   79094:	add	r1, pc, r1
   79098:	add	r3, pc, r3
   7909c:	bl	76bb0 <fputs@plt+0x71598>
   790a0:	ldr	r0, [pc, #76]	; 790f4 <fputs@plt+0x73adc>
   790a4:	mov	r2, #44	; 0x2c
   790a8:	ldr	r1, [pc, #72]	; 790f8 <fputs@plt+0x73ae0>
   790ac:	ldr	r3, [pc, #72]	; 790fc <fputs@plt+0x73ae4>
   790b0:	add	r0, pc, r0
   790b4:	add	r1, pc, r1
   790b8:	add	r3, pc, r3
   790bc:	bl	76bb0 <fputs@plt+0x71598>
   790c0:	andeq	r7, r3, r4, asr sp
   790c4:	andeq	r0, r0, r0, asr #8
   790c8:	andeq	r1, r1, r4, lsr #12
   790cc:	andeq	r9, r1, r0, lsl ip
   790d0:	ldrdeq	lr, [r1], -r8
   790d4:	muleq	r1, r8, r3
   790d8:	strdeq	lr, [r1], -r0
   790dc:			; <UNDEFINED> instruction: 0x0001e3b4
   790e0:	andeq	lr, r1, r4, ror r3
   790e4:			; <UNDEFINED> instruction: 0x0001e2b4
   790e8:	andeq	lr, r0, r4, lsr #18
   790ec:	andeq	lr, r1, r0, lsr #4
   790f0:	andeq	lr, r1, r0, lsl r2
   790f4:	andeq	lr, r0, r0
   790f8:	andeq	lr, r1, r0, lsl #4
   790fc:	strdeq	lr, [r1], -r0
   79100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79104:	cmp	r0, #0
   79108:	sub	sp, sp, #28
   7910c:	ldr	r4, [pc, #416]	; 792b4 <fputs@plt+0x73c9c>
   79110:	mov	r7, r1
   79114:	mov	r8, r2
   79118:	str	r0, [sp, #20]
   7911c:	mov	r5, r3
   79120:	add	r4, pc, r4
   79124:	beq	79294 <fputs@plt+0x73c7c>
   79128:	cmp	r1, #0
   7912c:	beq	79274 <fputs@plt+0x73c5c>
   79130:	mov	r0, r3
   79134:	mov	r1, r2
   79138:	bl	6f078 <fputs@plt+0x69a60>
   7913c:	cmp	r0, #0
   79140:	beq	79258 <fputs@plt+0x73c40>
   79144:	ldr	r3, [pc, #364]	; 792b8 <fputs@plt+0x73ca0>
   79148:	ldr	r0, [r4, r3]
   7914c:	bl	72810 <fputs@plt+0x6d1f8>
   79150:	subs	r6, r0, #0
   79154:	beq	79258 <fputs@plt+0x73c40>
   79158:	cmp	r5, #0
   7915c:	beq	791fc <fputs@plt+0x73be4>
   79160:	ldr	r2, [r5]
   79164:	cmp	r2, #0
   79168:	beq	791fc <fputs@plt+0x73be4>
   7916c:	ldr	r9, [pc, #328]	; 792bc <fputs@plt+0x73ca4>
   79170:	add	r5, r5, #4
   79174:	ldr	sl, [pc, #324]	; 792c0 <fputs@plt+0x73ca8>
   79178:	ldr	fp, [pc, #324]	; 792c4 <fputs@plt+0x73cac>
   7917c:	add	r9, pc, r9
   79180:	add	sl, pc, sl
   79184:	add	fp, pc, fp
   79188:	b	791a0 <fputs@plt+0x73b88>
   7918c:	cmp	r5, #0
   79190:	beq	791fc <fputs@plt+0x73be4>
   79194:	ldr	r2, [r5], #4
   79198:	cmp	r2, #0
   7919c:	beq	791fc <fputs@plt+0x73be4>
   791a0:	mov	r0, r6
   791a4:	mov	r1, r8
   791a8:	mov	r3, r7
   791ac:	bl	78e0c <fputs@plt+0x737f4>
   791b0:	cmn	r0, #12
   791b4:	mov	r4, r0
   791b8:	beq	79250 <fputs@plt+0x73c38>
   791bc:	cmp	r0, #0
   791c0:	bge	7918c <fputs@plt+0x73b74>
   791c4:	bl	77b7c <fputs@plt+0x72564>
   791c8:	cmp	r0, #6
   791cc:	ble	7918c <fputs@plt+0x73b74>
   791d0:	str	sl, [sp]
   791d4:	mov	r1, r4
   791d8:	str	fp, [sp, #4]
   791dc:	mov	r0, #7
   791e0:	ldr	ip, [r5, #-4]
   791e4:	mov	r2, r9
   791e8:	mov	r3, #122	; 0x7a
   791ec:	str	ip, [sp, #8]
   791f0:	bl	76de4 <fputs@plt+0x717cc>
   791f4:	cmp	r5, #0
   791f8:	bne	79194 <fputs@plt+0x73b7c>
   791fc:	mov	r0, r6
   79200:	bl	731c8 <fputs@plt+0x6dbb0>
   79204:	subs	r4, r0, #0
   79208:	beq	79250 <fputs@plt+0x73c38>
   7920c:	mov	r0, r6
   79210:	bl	72fc8 <fputs@plt+0x6d9b0>
   79214:	subs	r1, r0, #0
   79218:	beq	79230 <fputs@plt+0x73c18>
   7921c:	ldr	r3, [pc, #164]	; 792c8 <fputs@plt+0x73cb0>
   79220:	mov	r0, r4
   79224:	mov	r2, #4
   79228:	add	r3, pc, r3
   7922c:	bl	4a9c <qsort@plt>
   79230:	ldr	r3, [sp, #20]
   79234:	str	r4, [r3]
   79238:	mov	r4, #0
   7923c:	mov	r0, r6
   79240:	bl	728a0 <fputs@plt+0x6d288>
   79244:	mov	r0, r4
   79248:	add	sp, sp, #28
   7924c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79250:	mvn	r4, #11
   79254:	b	7923c <fputs@plt+0x73c24>
   79258:	mvn	r4, #11
   7925c:	b	79244 <fputs@plt+0x73c2c>
   79260:	mov	r4, r0
   79264:	mov	r0, r6
   79268:	bl	728a0 <fputs@plt+0x6d288>
   7926c:	mov	r0, r4
   79270:	bl	54f8 <_Unwind_Resume@plt>
   79274:	ldr	r0, [pc, #80]	; 792cc <fputs@plt+0x73cb4>
   79278:	mov	r2, #106	; 0x6a
   7927c:	ldr	r1, [pc, #76]	; 792d0 <fputs@plt+0x73cb8>
   79280:	ldr	r3, [pc, #76]	; 792d4 <fputs@plt+0x73cbc>
   79284:	add	r0, pc, r0
   79288:	add	r1, pc, r1
   7928c:	add	r3, pc, r3
   79290:	bl	76bb0 <fputs@plt+0x71598>
   79294:	ldr	r0, [pc, #60]	; 792d8 <fputs@plt+0x73cc0>
   79298:	mov	r2, #105	; 0x69
   7929c:	ldr	r1, [pc, #56]	; 792dc <fputs@plt+0x73cc4>
   792a0:	ldr	r3, [pc, #56]	; 792e0 <fputs@plt+0x73cc8>
   792a4:	add	r0, pc, r0
   792a8:	add	r1, pc, r1
   792ac:	add	r3, pc, r3
   792b0:	bl	76bb0 <fputs@plt+0x71598>
   792b4:	andeq	r7, r3, r8, asr sl
   792b8:	andeq	r0, r0, r4, asr #8
   792bc:	andeq	lr, r1, r8, lsr r1
   792c0:	andeq	lr, r1, r0, asr #3
   792c4:	andeq	lr, r1, ip, ror r1
   792c8:			; <UNDEFINED> instruction: 0xfffffbb0
   792cc:	andeq	lr, r0, r0, lsr r7
   792d0:	andeq	lr, r1, ip, lsr #32
   792d4:	strdeq	sp, [r1], -ip
   792d8:	andeq	r2, r1, ip, ror #16
   792dc:	andeq	lr, r1, ip
   792e0:	ldrdeq	sp, [r1], -ip
   792e4:	push	{r3, r4, r5, r6, r7, lr}
   792e8:	subs	r6, r0, #0
   792ec:	mov	r4, r1
   792f0:	mov	r7, r2
   792f4:	beq	79360 <fputs@plt+0x73d48>
   792f8:	cmp	r1, #0
   792fc:	beq	79340 <fputs@plt+0x73d28>
   79300:	mov	r0, r3
   79304:	bl	746a8 <fputs@plt+0x6f090>
   79308:	subs	r5, r0, #0
   7930c:	beq	79338 <fputs@plt+0x73d20>
   79310:	mov	r0, r6
   79314:	mov	r1, r4
   79318:	mov	r2, r7
   7931c:	mov	r3, r5
   79320:	bl	79100 <fputs@plt+0x73ae8>
   79324:	mov	r4, r0
   79328:	mov	r0, r5
   7932c:	bl	74690 <fputs@plt+0x6f078>
   79330:	mov	r0, r4
   79334:	pop	{r3, r4, r5, r6, r7, pc}
   79338:	mvn	r4, #11
   7933c:	b	79330 <fputs@plt+0x73d18>
   79340:	ldr	r0, [pc, #76]	; 79394 <fputs@plt+0x73d7c>
   79344:	mov	r2, #140	; 0x8c
   79348:	ldr	r1, [pc, #72]	; 79398 <fputs@plt+0x73d80>
   7934c:	ldr	r3, [pc, #72]	; 7939c <fputs@plt+0x73d84>
   79350:	add	r0, pc, r0
   79354:	add	r1, pc, r1
   79358:	add	r3, pc, r3
   7935c:	bl	76bb0 <fputs@plt+0x71598>
   79360:	ldr	r0, [pc, #56]	; 793a0 <fputs@plt+0x73d88>
   79364:	mov	r2, #139	; 0x8b
   79368:	ldr	r1, [pc, #52]	; 793a4 <fputs@plt+0x73d8c>
   7936c:	ldr	r3, [pc, #52]	; 793a8 <fputs@plt+0x73d90>
   79370:	add	r0, pc, r0
   79374:	add	r1, pc, r1
   79378:	add	r3, pc, r3
   7937c:	bl	76bb0 <fputs@plt+0x71598>
   79380:	mov	r4, r0
   79384:	mov	r0, r5
   79388:	bl	74690 <fputs@plt+0x6f078>
   7938c:	mov	r0, r4
   79390:	bl	54f8 <_Unwind_Resume@plt>
   79394:	andeq	lr, r0, r4, ror #12
   79398:	andeq	sp, r1, r0, ror #30
   7939c:	ldrdeq	sp, [r1], -r0
   793a0:	andeq	r2, r1, r0, lsr #15
   793a4:	andeq	sp, r1, r0, asr #30
   793a8:			; <UNDEFINED> instruction: 0x0001dfb0
   793ac:	push	{r3}		; (str r3, [sp, #-4]!)
   793b0:	ldr	r3, [pc, #236]	; 794a4 <fputs@plt+0x73e8c>
   793b4:	ldr	ip, [pc, #236]	; 794a8 <fputs@plt+0x73e90>
   793b8:	add	r3, pc, r3
   793bc:	push	{r4, r5, r6, r7, r8, lr}
   793c0:	subs	r7, r0, #0
   793c4:	ldr	r4, [r3, ip]
   793c8:	sub	sp, sp, #12
   793cc:	mov	r5, r1
   793d0:	mov	r8, r2
   793d4:	ldr	r0, [sp, #36]	; 0x24
   793d8:	ldr	r3, [r4]
   793dc:	str	r3, [sp, #4]
   793e0:	beq	79470 <fputs@plt+0x73e58>
   793e4:	cmp	r1, #0
   793e8:	beq	79450 <fputs@plt+0x73e38>
   793ec:	add	r1, sp, #40	; 0x28
   793f0:	str	r1, [sp]
   793f4:	bl	747dc <fputs@plt+0x6f1c4>
   793f8:	subs	r6, r0, #0
   793fc:	beq	79444 <fputs@plt+0x73e2c>
   79400:	mov	r0, r7
   79404:	mov	r1, r5
   79408:	mov	r2, r8
   7940c:	mov	r3, r6
   79410:	bl	79100 <fputs@plt+0x73ae8>
   79414:	mov	r5, r0
   79418:	mov	r0, r6
   7941c:	bl	74690 <fputs@plt+0x6f078>
   79420:	ldr	r2, [sp, #4]
   79424:	mov	r0, r5
   79428:	ldr	r3, [r4]
   7942c:	cmp	r2, r3
   79430:	bne	7944c <fputs@plt+0x73e34>
   79434:	add	sp, sp, #12
   79438:	pop	{r4, r5, r6, r7, r8, lr}
   7943c:	add	sp, sp, #4
   79440:	bx	lr
   79444:	mvn	r5, #11
   79448:	b	79420 <fputs@plt+0x73e08>
   7944c:	bl	524c <__stack_chk_fail@plt>
   79450:	ldr	r0, [pc, #84]	; 794ac <fputs@plt+0x73e94>
   79454:	mov	r2, #154	; 0x9a
   79458:	ldr	r1, [pc, #80]	; 794b0 <fputs@plt+0x73e98>
   7945c:	ldr	r3, [pc, #80]	; 794b4 <fputs@plt+0x73e9c>
   79460:	add	r0, pc, r0
   79464:	add	r1, pc, r1
   79468:	add	r3, pc, r3
   7946c:	bl	76bb0 <fputs@plt+0x71598>
   79470:	ldr	r0, [pc, #64]	; 794b8 <fputs@plt+0x73ea0>
   79474:	mov	r2, #153	; 0x99
   79478:	ldr	r1, [pc, #60]	; 794bc <fputs@plt+0x73ea4>
   7947c:	ldr	r3, [pc, #60]	; 794c0 <fputs@plt+0x73ea8>
   79480:	add	r0, pc, r0
   79484:	add	r1, pc, r1
   79488:	add	r3, pc, r3
   7948c:	bl	76bb0 <fputs@plt+0x71598>
   79490:	mov	r4, r0
   79494:	mov	r0, r6
   79498:	bl	74690 <fputs@plt+0x6f078>
   7949c:	mov	r0, r4
   794a0:	bl	54f8 <_Unwind_Resume@plt>
   794a4:	andeq	r7, r3, r0, asr #15
   794a8:	andeq	r0, r0, r0, asr #8
   794ac:	andeq	lr, r0, r4, asr r5
   794b0:	andeq	sp, r1, r0, asr lr
   794b4:	andeq	sp, r1, r4, lsl #28
   794b8:	muleq	r1, r0, r6
   794bc:	andeq	sp, r1, r0, lsr lr
   794c0:	andeq	sp, r1, r4, ror #27
   794c4:	subs	ip, r0, #0
   794c8:	mov	r0, r1
   794cc:	push	{r4, lr}
   794d0:	mov	r4, r3
   794d4:	sub	sp, sp, #16
   794d8:	beq	79538 <fputs@plt+0x73f20>
   794dc:	ldrb	r3, [ip]
   794e0:	cmp	r3, #0
   794e4:	beq	79538 <fputs@plt+0x73f20>
   794e8:	cmp	r1, #0
   794ec:	beq	79578 <fputs@plt+0x73f60>
   794f0:	ldrb	r3, [r0]
   794f4:	cmp	r3, #0
   794f8:	beq	79578 <fputs@plt+0x73f60>
   794fc:	cmp	r2, #0
   79500:	beq	79510 <fputs@plt+0x73ef8>
   79504:	ldrb	r3, [r2]
   79508:	cmp	r3, #0
   7950c:	bne	795f8 <fputs@plt+0x73fe0>
   79510:	mov	r3, r0
   79514:	mov	r2, #0
   79518:	ldr	r0, [pc, #276]	; 79634 <fputs@plt+0x7401c>
   7951c:	mov	r1, ip
   79520:	str	r2, [sp]
   79524:	ldr	r2, [pc, #268]	; 79638 <fputs@plt+0x74020>
   79528:	add	r0, pc, r0
   7952c:	add	r2, pc, r2
   79530:	bl	6a1cc <fputs@plt+0x64bb4>
   79534:	b	7959c <fputs@plt+0x73f84>
   79538:	cmp	r0, #0
   7953c:	beq	79568 <fputs@plt+0x73f50>
   79540:	ldrb	r3, [r0]
   79544:	cmp	r3, #0
   79548:	beq	79568 <fputs@plt+0x73f50>
   7954c:	cmp	r2, #0
   79550:	beq	79560 <fputs@plt+0x73f48>
   79554:	ldrb	r3, [r2]
   79558:	cmp	r3, #0
   7955c:	bne	795e4 <fputs@plt+0x73fcc>
   79560:	bl	54ec <__strdup@plt>
   79564:	b	7959c <fputs@plt+0x73f84>
   79568:	mvn	r2, #21
   7956c:	mov	r0, r2
   79570:	add	sp, sp, #16
   79574:	pop	{r4, pc}
   79578:	cmp	r2, #0
   7957c:	beq	7958c <fputs@plt+0x73f74>
   79580:	ldrb	r3, [r2]
   79584:	cmp	r3, #0
   79588:	bne	795bc <fputs@plt+0x73fa4>
   7958c:	ldr	r0, [pc, #168]	; 7963c <fputs@plt+0x74024>
   79590:	mov	r1, ip
   79594:	add	r0, pc, r0
   79598:	bl	66c68 <fputs@plt+0x61650>
   7959c:	cmp	r0, #0
   795a0:	beq	7962c <fputs@plt+0x74014>
   795a4:	bl	6ebfc <fputs@plt+0x695e4>
   795a8:	mov	r2, #0
   795ac:	str	r0, [r4]
   795b0:	mov	r0, r2
   795b4:	add	sp, sp, #16
   795b8:	pop	{r4, pc}
   795bc:	mov	r3, r2
   795c0:	ldr	r0, [pc, #120]	; 79640 <fputs@plt+0x74028>
   795c4:	mov	r2, #0
   795c8:	str	r2, [sp]
   795cc:	ldr	r2, [pc, #112]	; 79644 <fputs@plt+0x7402c>
   795d0:	mov	r1, ip
   795d4:	add	r0, pc, r0
   795d8:	add	r2, pc, r2
   795dc:	bl	6a1cc <fputs@plt+0x64bb4>
   795e0:	b	7959c <fputs@plt+0x73f84>
   795e4:	ldr	r1, [pc, #92]	; 79648 <fputs@plt+0x74030>
   795e8:	mov	r3, #0
   795ec:	add	r1, pc, r1
   795f0:	bl	6a1cc <fputs@plt+0x64bb4>
   795f4:	b	7959c <fputs@plt+0x73f84>
   795f8:	ldr	lr, [pc, #76]	; 7964c <fputs@plt+0x74034>
   795fc:	mov	r3, r0
   79600:	ldr	r0, [pc, #72]	; 79650 <fputs@plt+0x74038>
   79604:	mov	r1, ip
   79608:	add	lr, pc, lr
   7960c:	str	r2, [sp, #4]
   79610:	mov	ip, #0
   79614:	str	lr, [sp]
   79618:	mov	r2, lr
   7961c:	str	ip, [sp, #8]
   79620:	add	r0, pc, r0
   79624:	bl	6a1cc <fputs@plt+0x64bb4>
   79628:	b	7959c <fputs@plt+0x73f84>
   7962c:	mvn	r2, #11
   79630:	b	7956c <fputs@plt+0x73f54>
   79634:	andeq	sp, r1, ip, asr pc
   79638:			; <UNDEFINED> instruction: 0x000195bc
   7963c:	strdeq	sp, [r1], -r0
   79640:			; <UNDEFINED> instruction: 0x0001deb0
   79644:	andeq	r9, r1, r0, lsl r5
   79648:	strdeq	r9, [r1], -ip
   7964c:	andeq	r9, r1, r0, ror #9
   79650:	andeq	sp, r1, r4, ror #28
   79654:	push	{r4, r5, r6, lr}
   79658:	mov	r5, r0
   7965c:	ldr	r6, [pc, #136]	; 796ec <fputs@plt+0x740d4>
   79660:	add	r6, pc, r6
   79664:	ldrb	r3, [r5]
   79668:	cmp	r3, #47	; 0x2f
   7966c:	bne	7968c <fputs@plt+0x74074>
   79670:	add	r2, r5, #1
   79674:	mov	r4, r2
   79678:	add	r2, r2, #1
   7967c:	ldrb	r3, [r4]
   79680:	cmp	r3, #47	; 0x2f
   79684:	beq	79674 <fputs@plt+0x7405c>
   79688:	b	79690 <fputs@plt+0x74078>
   7968c:	mov	r4, r5
   79690:	cmp	r3, #0
   79694:	beq	796e4 <fputs@plt+0x740cc>
   79698:	add	r3, r4, #1
   7969c:	mov	ip, #0
   796a0:	b	796ac <fputs@plt+0x74094>
   796a4:	cmp	r2, #47	; 0x2f
   796a8:	beq	796c0 <fputs@plt+0x740a8>
   796ac:	mov	r5, r3
   796b0:	ldrb	r2, [r3], #1
   796b4:	add	ip, ip, #1
   796b8:	cmp	r2, #0
   796bc:	bne	796a4 <fputs@plt+0x7408c>
   796c0:	cmp	ip, #6
   796c4:	bls	796e4 <fputs@plt+0x740cc>
   796c8:	sub	r0, ip, #6
   796cc:	mov	r1, r6
   796d0:	add	r0, r4, r0
   796d4:	mov	r2, #6
   796d8:	bl	4b80 <memcmp@plt>
   796dc:	cmp	r0, #0
   796e0:	beq	79664 <fputs@plt+0x7404c>
   796e4:	mov	r0, r4
   796e8:	pop	{r4, r5, r6, pc}
   796ec:			; <UNDEFINED> instruction: 0x00016eb4
   796f0:	push	{r4, lr}
   796f4:	subs	r4, r0, #0
   796f8:	beq	7974c <fputs@plt+0x74134>
   796fc:	ldr	r1, [pc, #104]	; 7976c <fputs@plt+0x74154>
   79700:	add	r1, pc, r1
   79704:	bl	557c <strcmp@plt>
   79708:	cmp	r0, #0
   7970c:	beq	79738 <fputs@plt+0x74120>
   79710:	ldr	r1, [pc, #88]	; 79770 <fputs@plt+0x74158>
   79714:	mov	r0, r4
   79718:	mov	r2, #5
   7971c:	add	r1, pc, r1
   79720:	bl	5468 <strncmp@plt>
   79724:	cmp	r0, #0
   79728:	bne	79744 <fputs@plt+0x7412c>
   7972c:	adds	r0, r4, #5
   79730:	moveq	r0, r4
   79734:	pop	{r4, pc}
   79738:	ldr	r0, [pc, #52]	; 79774 <fputs@plt+0x7415c>
   7973c:	add	r0, pc, r0
   79740:	pop	{r4, pc}
   79744:	mov	r0, r4
   79748:	pop	{r4, pc}
   7974c:	ldr	r0, [pc, #36]	; 79778 <fputs@plt+0x74160>
   79750:	movw	r2, #441	; 0x1b9
   79754:	ldr	r1, [pc, #32]	; 7977c <fputs@plt+0x74164>
   79758:	ldr	r3, [pc, #32]	; 79780 <fputs@plt+0x74168>
   7975c:	add	r0, pc, r0
   79760:	add	r1, pc, r1
   79764:	add	r3, pc, r3
   79768:	bl	76bb0 <fputs@plt+0x71598>
   7976c:	andeq	r9, r0, ip, lsl #6
   79770:			; <UNDEFINED> instruction: 0x0001ddb0
   79774:	andeq	sp, r1, ip, ror sp
   79778:	andeq	sp, r1, r4, ror #26
   7977c:	andeq	sp, r1, r4, lsr sp
   79780:	andeq	sp, r1, ip, asr #24
   79784:	ldr	r3, [pc, #240]	; 7987c <fputs@plt+0x74264>
   79788:	ldr	r2, [pc, #240]	; 79880 <fputs@plt+0x74268>
   7978c:	add	r3, pc, r3
   79790:	push	{r4, r5, r6, r7, r8, lr}
   79794:	subs	r5, r0, #0
   79798:	ldr	r4, [r3, r2]
   7979c:	sub	sp, sp, #8
   797a0:	mov	r6, r1
   797a4:	ldr	r3, [r4]
   797a8:	str	r3, [sp, #4]
   797ac:	beq	7985c <fputs@plt+0x74244>
   797b0:	cmp	r1, #0
   797b4:	beq	7983c <fputs@plt+0x74224>
   797b8:	bl	55b8 <__errno_location@plt>
   797bc:	ldr	r1, [pc, #192]	; 79884 <fputs@plt+0x7426c>
   797c0:	mov	r8, #0
   797c4:	mov	r2, sp
   797c8:	add	r1, pc, r1
   797cc:	mov	r7, r0
   797d0:	mov	r0, r5
   797d4:	str	r8, [r7]
   797d8:	bl	5600 <fscanf@plt>
   797dc:	cmp	r0, #1
   797e0:	beq	79820 <fputs@plt+0x74208>
   797e4:	mov	r0, r5
   797e8:	bl	5078 <feof@plt>
   797ec:	cmp	r0, r8
   797f0:	movne	r0, r8
   797f4:	bne	79808 <fputs@plt+0x741f0>
   797f8:	ldr	r3, [r7]
   797fc:	cmp	r3, r8
   79800:	rsbne	r0, r3, #0
   79804:	beq	79830 <fputs@plt+0x74218>
   79808:	ldr	r2, [sp, #4]
   7980c:	ldr	r3, [r4]
   79810:	cmp	r2, r3
   79814:	bne	79838 <fputs@plt+0x74220>
   79818:	add	sp, sp, #8
   7981c:	pop	{r4, r5, r6, r7, r8, pc}
   79820:	ldr	r2, [sp]
   79824:	cmp	r2, #0
   79828:	strne	r2, [r6]
   7982c:	bne	79808 <fputs@plt+0x741f0>
   79830:	mvn	r0, #4
   79834:	b	79808 <fputs@plt+0x741f0>
   79838:	bl	524c <__stack_chk_fail@plt>
   7983c:	ldr	r0, [pc, #68]	; 79888 <fputs@plt+0x74270>
   79840:	mov	r2, #70	; 0x46
   79844:	ldr	r1, [pc, #64]	; 7988c <fputs@plt+0x74274>
   79848:	ldr	r3, [pc, #64]	; 79890 <fputs@plt+0x74278>
   7984c:	add	r0, pc, r0
   79850:	add	r1, pc, r1
   79854:	add	r3, pc, r3
   79858:	bl	76bb0 <fputs@plt+0x71598>
   7985c:	ldr	r0, [pc, #48]	; 79894 <fputs@plt+0x7427c>
   79860:	mov	r2, #69	; 0x45
   79864:	ldr	r1, [pc, #44]	; 79898 <fputs@plt+0x74280>
   79868:	ldr	r3, [pc, #44]	; 7989c <fputs@plt+0x74284>
   7986c:	add	r0, pc, r0
   79870:	add	r1, pc, r1
   79874:	add	r3, pc, r3
   79878:	bl	76bb0 <fputs@plt+0x71598>
   7987c:	andeq	r7, r3, ip, ror #7
   79880:	andeq	r0, r0, r0, asr #8
   79884:	andeq	r2, r1, r8, lsr #19
   79888:	andeq	sp, r1, r8, lsl #25
   7988c:	andeq	sp, r1, r4, asr #24
   79890:	andeq	sp, r1, r0, lsr #23
   79894:	andeq	r7, r0, ip, ror #1
   79898:	andeq	sp, r1, r4, lsr #24
   7989c:	andeq	sp, r1, r0, lsl #23
   798a0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   798a4:	subs	r7, r0, #0
   798a8:	mov	r9, r1
   798ac:	beq	799a0 <fputs@plt+0x74388>
   798b0:	cmp	r1, #0
   798b4:	beq	79980 <fputs@plt+0x74368>
   798b8:	bl	55b8 <__errno_location@plt>
   798bc:	mov	r8, #0
   798c0:	mov	r6, r0
   798c4:	mov	r0, r7
   798c8:	str	r8, [r6]
   798cc:	bl	5414 <readdir64@plt>
   798d0:	subs	r4, r0, #0
   798d4:	bne	798f0 <fputs@plt+0x742d8>
   798d8:	b	7994c <fputs@plt+0x74334>
   798dc:	str	r8, [r6]
   798e0:	mov	r0, r7
   798e4:	bl	5414 <readdir64@plt>
   798e8:	subs	r4, r0, #0
   798ec:	beq	7994c <fputs@plt+0x74334>
   798f0:	add	r5, r4, #19
   798f4:	mov	r0, r5
   798f8:	bl	6770c <fputs@plt+0x620f4>
   798fc:	cmp	r0, #0
   79900:	bne	798dc <fputs@plt+0x742c4>
   79904:	ldrb	r3, [r4, #18]
   79908:	cmp	r3, #4
   7990c:	bne	798dc <fputs@plt+0x742c4>
   79910:	ldrb	r3, [r4, #19]
   79914:	cmp	r3, #46	; 0x2e
   79918:	bne	79930 <fputs@plt+0x74318>
   7991c:	ldrb	r3, [r4, #20]
   79920:	cmp	r3, #0
   79924:	beq	798dc <fputs@plt+0x742c4>
   79928:	cmp	r3, #46	; 0x2e
   7992c:	beq	79960 <fputs@plt+0x74348>
   79930:	mov	r0, r5
   79934:	bl	54ec <__strdup@plt>
   79938:	cmp	r0, #0
   7993c:	beq	79978 <fputs@plt+0x74360>
   79940:	str	r0, [r9]
   79944:	mov	r0, #1
   79948:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7994c:	ldr	r0, [r6]
   79950:	cmp	r0, #0
   79954:	ble	79970 <fputs@plt+0x74358>
   79958:	rsb	r0, r0, #0
   7995c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   79960:	ldrb	r3, [r4, #21]
   79964:	cmp	r3, #0
   79968:	beq	798dc <fputs@plt+0x742c4>
   7996c:	b	79930 <fputs@plt+0x74318>
   79970:	mov	r0, #0
   79974:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   79978:	mvn	r0, #11
   7997c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   79980:	ldr	r0, [pc, #56]	; 799c0 <fputs@plt+0x743a8>
   79984:	mov	r2, #113	; 0x71
   79988:	ldr	r1, [pc, #52]	; 799c4 <fputs@plt+0x743ac>
   7998c:	ldr	r3, [pc, #52]	; 799c8 <fputs@plt+0x743b0>
   79990:	add	r0, pc, r0
   79994:	add	r1, pc, r1
   79998:	add	r3, pc, r3
   7999c:	bl	76bb0 <fputs@plt+0x71598>
   799a0:	ldr	r0, [pc, #36]	; 799cc <fputs@plt+0x743b4>
   799a4:	mov	r2, #112	; 0x70
   799a8:	ldr	r1, [pc, #32]	; 799d0 <fputs@plt+0x743b8>
   799ac:	ldr	r3, [pc, #32]	; 799d4 <fputs@plt+0x743bc>
   799b0:	add	r0, pc, r0
   799b4:	add	r1, pc, r1
   799b8:	add	r3, pc, r3
   799bc:	bl	76bb0 <fputs@plt+0x71598>
   799c0:	andeq	r7, r0, ip, lsr #8
   799c4:	andeq	sp, r1, r0, lsl #22
   799c8:	andeq	sp, r1, r4, lsl #20
   799cc:	ldrdeq	r7, [r1], -ip
   799d0:	andeq	sp, r1, r0, ror #21
   799d4:	andeq	sp, r1, r4, ror #19
   799d8:	ldr	r3, [pc, #320]	; 79b20 <fputs@plt+0x74508>
   799dc:	cmp	r0, #0
   799e0:	push	{r4, r5, r6, r7, fp, lr}
   799e4:	add	fp, sp, #20
   799e8:	ldr	r2, [pc, #308]	; 79b24 <fputs@plt+0x7450c>
   799ec:	sub	sp, sp, #8
   799f0:	add	r3, pc, r3
   799f4:	mov	r5, r1
   799f8:	ldr	r6, [r3, r2]
   799fc:	ldr	r3, [r6]
   79a00:	str	r3, [fp, #-24]	; 0xffffffe8
   79a04:	beq	79afc <fputs@plt+0x744e4>
   79a08:	bl	79654 <fputs@plt+0x7403c>
   79a0c:	mov	r1, #47	; 0x2f
   79a10:	mov	r4, r0
   79a14:	bl	4f10 <strchrnul@plt>
   79a18:	cmp	r4, r0
   79a1c:	beq	79af0 <fputs@plt+0x744d8>
   79a20:	rsb	r1, r4, r0
   79a24:	mov	r0, r4
   79a28:	bl	5294 <strnlen@plt>
   79a2c:	mov	ip, #0
   79a30:	mov	r1, r4
   79a34:	add	r3, r0, #15
   79a38:	mov	r2, r0
   79a3c:	bic	r3, r3, #7
   79a40:	sub	sp, sp, r3
   79a44:	mov	lr, sp
   79a48:	lsr	r3, lr, #3
   79a4c:	strb	ip, [r0, r3, lsl #3]
   79a50:	lsl	r0, r3, #3
   79a54:	bl	5018 <memcpy@plt>
   79a58:	cmp	r0, #0
   79a5c:	beq	79b1c <fputs@plt+0x74504>
   79a60:	ldrb	r3, [r0]
   79a64:	mov	r2, #8
   79a68:	ldr	r1, [pc, #184]	; 79b28 <fputs@plt+0x74510>
   79a6c:	cmp	r3, #95	; 0x5f
   79a70:	addeq	r4, r0, #1
   79a74:	add	r1, pc, r1
   79a78:	movne	r4, r0
   79a7c:	mov	r0, r4
   79a80:	bl	5468 <strncmp@plt>
   79a84:	subs	r7, r0, #0
   79a88:	bne	79af0 <fputs@plt+0x744d8>
   79a8c:	adds	r4, r4, #8
   79a90:	beq	79af0 <fputs@plt+0x744d8>
   79a94:	ldr	r1, [pc, #144]	; 79b2c <fputs@plt+0x74514>
   79a98:	mov	r0, r4
   79a9c:	add	r1, pc, r1
   79aa0:	bl	65bb8 <fputs@plt+0x605a0>
   79aa4:	cmp	r0, #0
   79aa8:	cmpne	r0, r4
   79aac:	mov	r1, r0
   79ab0:	beq	79af0 <fputs@plt+0x744d8>
   79ab4:	cmp	r5, #0
   79ab8:	beq	79ad4 <fputs@plt+0x744bc>
   79abc:	mov	r0, r4
   79ac0:	rsb	r1, r4, r1
   79ac4:	bl	4dd8 <__strndup@plt>
   79ac8:	cmp	r0, #0
   79acc:	strne	r0, [r5]
   79ad0:	mvneq	r7, #11
   79ad4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   79ad8:	mov	r0, r7
   79adc:	ldr	r3, [r6]
   79ae0:	cmp	r2, r3
   79ae4:	bne	79af8 <fputs@plt+0x744e0>
   79ae8:	sub	sp, fp, #20
   79aec:	pop	{r4, r5, r6, r7, fp, pc}
   79af0:	mvn	r7, #1
   79af4:	b	79ad4 <fputs@plt+0x744bc>
   79af8:	bl	524c <__stack_chk_fail@plt>
   79afc:	ldr	r0, [pc, #44]	; 79b30 <fputs@plt+0x74518>
   79b00:	movw	r2, #1314	; 0x522
   79b04:	ldr	r1, [pc, #40]	; 79b34 <fputs@plt+0x7451c>
   79b08:	ldr	r3, [pc, #40]	; 79b38 <fputs@plt+0x74520>
   79b0c:	add	r0, pc, r0
   79b10:	add	r1, pc, r1
   79b14:	add	r3, pc, r3
   79b18:	bl	76bb0 <fputs@plt+0x71598>
   79b1c:	bl	6520 <fputs@plt+0xf08>
   79b20:	andeq	r7, r3, r8, lsl #3
   79b24:	andeq	r0, r0, r0, asr #8
   79b28:	andeq	sp, r1, r8, ror #20
   79b2c:	andeq	sp, r1, ip, asr #20
   79b30:	andeq	sp, r0, r4, lsr #11
   79b34:	andeq	sp, r1, r4, lsl #19
   79b38:	andeq	sp, r1, r8, lsl #18
   79b3c:	push	{r3, r4, r5, r6, r7, lr}
   79b40:	subs	r6, r0, #0
   79b44:	beq	79be0 <fputs@plt+0x745c8>
   79b48:	cmp	r1, #0
   79b4c:	bne	79ba4 <fputs@plt+0x7458c>
   79b50:	ldrb	r1, [r6]
   79b54:	cmp	r1, #0
   79b58:	cmpne	r1, #95	; 0x5f
   79b5c:	movne	r7, #0
   79b60:	moveq	r7, #1
   79b64:	moveq	r7, #0
   79b68:	beq	79b9c <fputs@plt+0x74584>
   79b6c:	ldr	r5, [pc, #120]	; 79bec <fputs@plt+0x745d4>
   79b70:	add	r4, r6, #1
   79b74:	add	r5, pc, r5
   79b78:	b	79b88 <fputs@plt+0x74570>
   79b7c:	ldrb	r1, [r4], #1
   79b80:	cmp	r1, #0
   79b84:	beq	79bc8 <fputs@plt+0x745b0>
   79b88:	mov	r0, r5
   79b8c:	bl	4cb8 <strchr@plt>
   79b90:	mov	r3, r4
   79b94:	cmp	r0, #0
   79b98:	bne	79b7c <fputs@plt+0x74564>
   79b9c:	mov	r0, r7
   79ba0:	pop	{r3, r4, r5, r6, r7, pc}
   79ba4:	ldr	r1, [pc, #68]	; 79bf0 <fputs@plt+0x745d8>
   79ba8:	mov	r2, #5
   79bac:	add	r1, pc, r1
   79bb0:	bl	5468 <strncmp@plt>
   79bb4:	cmp	r0, #0
   79bb8:	bne	79b50 <fputs@plt+0x74538>
   79bbc:	adds	r3, r6, #5
   79bc0:	movne	r6, r3
   79bc4:	b	79b50 <fputs@plt+0x74538>
   79bc8:	rsb	r3, r6, r3
   79bcc:	cmp	r3, #4096	; 0x1000
   79bd0:	movgt	r7, #0
   79bd4:	movle	r7, #1
   79bd8:	mov	r0, r7
   79bdc:	pop	{r3, r4, r5, r6, r7, pc}
   79be0:	mov	r7, r6
   79be4:	mov	r0, r7
   79be8:	pop	{r3, r4, r5, r6, r7, pc}
   79bec:	andeq	ip, r1, r0, ror #9
   79bf0:	andeq	sp, r1, r0, lsr #18
   79bf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   79bf8:	subs	r5, r3, #0
   79bfc:	mov	r7, r1
   79c00:	mov	r6, r2
   79c04:	mov	r4, r0
   79c08:	beq	79c6c <fputs@plt+0x74654>
   79c0c:	cmp	r0, #0
   79c10:	beq	79c24 <fputs@plt+0x7460c>
   79c14:	mov	r1, #1
   79c18:	bl	79b3c <fputs@plt+0x74524>
   79c1c:	cmp	r0, #0
   79c20:	beq	79c64 <fputs@plt+0x7464c>
   79c24:	ldr	r0, [pc, #136]	; 79cb4 <fputs@plt+0x7469c>
   79c28:	ldr	r8, [pc, #136]	; 79cb8 <fputs@plt+0x746a0>
   79c2c:	add	r0, pc, r0
   79c30:	bl	521c <__tls_get_addr@plt>
   79c34:	ldrb	r1, [r0, r8]
   79c38:	mov	r9, r0
   79c3c:	cmp	r1, #0
   79c40:	beq	79c8c <fputs@plt+0x74674>
   79c44:	subs	r0, r4, #0
   79c48:	beq	79c50 <fputs@plt+0x74638>
   79c4c:	bl	796f0 <fputs@plt+0x740d8>
   79c50:	mov	r1, r7
   79c54:	mov	r2, r6
   79c58:	mov	r3, r5
   79c5c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   79c60:	b	794c4 <fputs@plt+0x73eac>
   79c64:	mvn	r0, #21
   79c68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   79c6c:	ldr	r0, [pc, #72]	; 79cbc <fputs@plt+0x746a4>
   79c70:	movw	r2, #483	; 0x1e3
   79c74:	ldr	r1, [pc, #68]	; 79cc0 <fputs@plt+0x746a8>
   79c78:	ldr	r3, [pc, #68]	; 79cc4 <fputs@plt+0x746ac>
   79c7c:	add	r0, pc, r0
   79c80:	add	r1, pc, r1
   79c84:	add	r3, pc, r3
   79c88:	bl	76bb0 <fputs@plt+0x71598>
   79c8c:	ldr	r0, [pc, #52]	; 79cc8 <fputs@plt+0x746b0>
   79c90:	add	r0, pc, r0
   79c94:	bl	6f7dc <fputs@plt+0x6a1c4>
   79c98:	cmp	r0, #0
   79c9c:	poplt	{r4, r5, r6, r7, r8, r9, sl, pc}
   79ca0:	movne	r3, #1
   79ca4:	strbne	r3, [r9, r8]
   79ca8:	bne	79c44 <fputs@plt+0x7462c>
   79cac:	mvn	r0, #1
   79cb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   79cb4:	andeq	r7, r3, r8, lsr r3
   79cb8:	andeq	r0, r0, r4, asr r0
   79cbc:	andeq	sl, r1, ip, asr #17
   79cc0:	andeq	sp, r1, r4, lsl r8
   79cc4:	strdeq	sp, [r1], -r4
   79cc8:			; <UNDEFINED> instruction: 0x0001d8bc
   79ccc:	ldr	r3, [pc, #212]	; 79da8 <fputs@plt+0x74790>
   79cd0:	mov	ip, #0
   79cd4:	push	{r4, r5, r6, lr}
   79cd8:	add	r3, pc, r3
   79cdc:	ldr	lr, [pc, #200]	; 79dac <fputs@plt+0x74794>
   79ce0:	sub	sp, sp, #8
   79ce4:	subs	r6, r2, #0
   79ce8:	ldr	r4, [r3, lr]
   79cec:	str	ip, [sp]
   79cf0:	ldr	r3, [r4]
   79cf4:	str	r3, [sp, #4]
   79cf8:	beq	79d74 <fputs@plt+0x7475c>
   79cfc:	ldr	r2, [pc, #172]	; 79db0 <fputs@plt+0x74798>
   79d00:	mov	r3, sp
   79d04:	add	r2, pc, r2
   79d08:	bl	79bf4 <fputs@plt+0x745dc>
   79d0c:	cmp	r0, #0
   79d10:	blt	79d58 <fputs@plt+0x74740>
   79d14:	ldr	r1, [pc, #152]	; 79db4 <fputs@plt+0x7479c>
   79d18:	ldr	r0, [sp]
   79d1c:	add	r1, pc, r1
   79d20:	bl	503c <fopen64@plt>
   79d24:	cmp	r0, #0
   79d28:	strne	r0, [r6]
   79d2c:	movne	r5, #0
   79d30:	beq	79d60 <fputs@plt+0x74748>
   79d34:	ldr	r0, [sp]
   79d38:	bl	4e5c <free@plt>
   79d3c:	ldr	r2, [sp, #4]
   79d40:	ldr	r3, [r4]
   79d44:	mov	r0, r5
   79d48:	cmp	r2, r3
   79d4c:	bne	79d70 <fputs@plt+0x74758>
   79d50:	add	sp, sp, #8
   79d54:	pop	{r4, r5, r6, pc}
   79d58:	mov	r5, r0
   79d5c:	b	79d34 <fputs@plt+0x7471c>
   79d60:	bl	55b8 <__errno_location@plt>
   79d64:	ldr	r5, [r0]
   79d68:	rsb	r5, r5, #0
   79d6c:	b	79d34 <fputs@plt+0x7471c>
   79d70:	bl	524c <__stack_chk_fail@plt>
   79d74:	ldr	r0, [pc, #60]	; 79db8 <fputs@plt+0x747a0>
   79d78:	mov	r2, #49	; 0x31
   79d7c:	ldr	r1, [pc, #56]	; 79dbc <fputs@plt+0x747a4>
   79d80:	ldr	r3, [pc, #56]	; 79dc0 <fputs@plt+0x747a8>
   79d84:	add	r0, pc, r0
   79d88:	add	r1, pc, r1
   79d8c:	add	r3, pc, r3
   79d90:	bl	76bb0 <fputs@plt+0x71598>
   79d94:	mov	r4, r0
   79d98:	ldr	r0, [sp]
   79d9c:	bl	4e5c <free@plt>
   79da0:	mov	r0, r4
   79da4:	bl	54f8 <_Unwind_Resume@plt>
   79da8:	andeq	r6, r3, r0, lsr #29
   79dac:	andeq	r0, r0, r0, asr #8
   79db0:	andeq	sp, r1, r8, asr r8
   79db4:	andeq	sp, r0, r4, lsr #19
   79db8:	strheq	sl, [r1], -r0
   79dbc:	andeq	sp, r1, ip, lsl #14
   79dc0:	strdeq	sp, [r1], -r8
   79dc4:	ldr	ip, [pc, #268]	; 79ed8 <fputs@plt+0x748c0>
   79dc8:	mov	r3, #0
   79dcc:	push	{r4, r5, r6, r7, r8, lr}
   79dd0:	add	ip, pc, ip
   79dd4:	ldr	lr, [pc, #256]	; 79edc <fputs@plt+0x748c4>
   79dd8:	sub	sp, sp, #16
   79ddc:	cmp	r1, #0
   79de0:	mov	r6, r2
   79de4:	ldr	r4, [ip, lr]
   79de8:	str	r3, [sp, #4]
   79dec:	str	r3, [sp, #8]
   79df0:	ldr	r3, [r4]
   79df4:	str	r3, [sp, #12]
   79df8:	beq	79e98 <fputs@plt+0x74880>
   79dfc:	add	r2, sp, #4
   79e00:	bl	79ccc <fputs@plt+0x746b4>
   79e04:	cmp	r0, #0
   79e08:	blt	79e70 <fputs@plt+0x74858>
   79e0c:	bl	5384 <getpid@plt>
   79e10:	add	r7, sp, #8
   79e14:	mov	r8, r0
   79e18:	ldr	r0, [sp, #4]
   79e1c:	mov	r1, r7
   79e20:	bl	79784 <fputs@plt+0x7416c>
   79e24:	cmp	r0, #0
   79e28:	ble	79e80 <fputs@plt+0x74868>
   79e2c:	cmp	r6, #0
   79e30:	beq	79e8c <fputs@plt+0x74874>
   79e34:	ldr	r3, [sp, #8]
   79e38:	cmp	r3, r8
   79e3c:	beq	79e18 <fputs@plt+0x74800>
   79e40:	mov	r5, #0
   79e44:	ldr	r0, [sp, #4]
   79e48:	cmp	r0, #0
   79e4c:	beq	79e54 <fputs@plt+0x7483c>
   79e50:	bl	4c64 <fclose@plt>
   79e54:	ldr	r1, [sp, #12]
   79e58:	mov	r0, r5
   79e5c:	ldr	r3, [r4]
   79e60:	cmp	r1, r3
   79e64:	bne	79e94 <fputs@plt+0x7487c>
   79e68:	add	sp, sp, #16
   79e6c:	pop	{r4, r5, r6, r7, r8, pc}
   79e70:	cmn	r0, #2
   79e74:	movne	r5, r0
   79e78:	moveq	r5, #1
   79e7c:	b	79e44 <fputs@plt+0x7482c>
   79e80:	moveq	r5, #1
   79e84:	movne	r5, r0
   79e88:	b	79e44 <fputs@plt+0x7482c>
   79e8c:	mov	r5, r6
   79e90:	b	79e44 <fputs@plt+0x7482c>
   79e94:	bl	524c <__stack_chk_fail@plt>
   79e98:	ldr	r0, [pc, #64]	; 79ee0 <fputs@plt+0x748c8>
   79e9c:	movw	r2, #889	; 0x379
   79ea0:	ldr	r1, [pc, #60]	; 79ee4 <fputs@plt+0x748cc>
   79ea4:	ldr	r3, [pc, #60]	; 79ee8 <fputs@plt+0x748d0>
   79ea8:	add	r0, pc, r0
   79eac:	add	r1, pc, r1
   79eb0:	add	r3, pc, r3
   79eb4:	bl	76bb0 <fputs@plt+0x71598>
   79eb8:	ldr	r3, [sp, #4]
   79ebc:	mov	r4, r0
   79ec0:	cmp	r3, #0
   79ec4:	beq	79ed0 <fputs@plt+0x748b8>
   79ec8:	mov	r0, r3
   79ecc:	bl	4c64 <fclose@plt>
   79ed0:	mov	r0, r4
   79ed4:	bl	54f8 <_Unwind_Resume@plt>
   79ed8:	andeq	r6, r3, r8, lsr #27
   79edc:	andeq	r0, r0, r0, asr #8
   79ee0:	andeq	sp, r0, r8, lsl #4
   79ee4:	andeq	sp, r1, r8, ror #11
   79ee8:	andeq	sp, r1, r0, asr r5
   79eec:	ldr	r3, [pc, #196]	; 79fb8 <fputs@plt+0x749a0>
   79ef0:	ldr	ip, [pc, #196]	; 79fbc <fputs@plt+0x749a4>
   79ef4:	add	r3, pc, r3
   79ef8:	push	{r4, r5, r6, lr}
   79efc:	subs	r6, r2, #0
   79f00:	ldr	r4, [r3, ip]
   79f04:	sub	sp, sp, #8
   79f08:	mov	r2, #0
   79f0c:	str	r2, [sp]
   79f10:	ldr	r3, [r4]
   79f14:	str	r3, [sp, #4]
   79f18:	beq	79f84 <fputs@plt+0x7496c>
   79f1c:	mov	r3, sp
   79f20:	bl	79bf4 <fputs@plt+0x745dc>
   79f24:	cmp	r0, #0
   79f28:	blt	79f68 <fputs@plt+0x74950>
   79f2c:	ldr	r0, [sp]
   79f30:	bl	4b74 <opendir@plt>
   79f34:	cmp	r0, #0
   79f38:	strne	r0, [r6]
   79f3c:	movne	r5, #0
   79f40:	beq	79f70 <fputs@plt+0x74958>
   79f44:	ldr	r0, [sp]
   79f48:	bl	4e5c <free@plt>
   79f4c:	ldr	r2, [sp, #4]
   79f50:	ldr	r3, [r4]
   79f54:	mov	r0, r5
   79f58:	cmp	r2, r3
   79f5c:	bne	79f80 <fputs@plt+0x74968>
   79f60:	add	sp, sp, #8
   79f64:	pop	{r4, r5, r6, pc}
   79f68:	mov	r5, r0
   79f6c:	b	79f44 <fputs@plt+0x7492c>
   79f70:	bl	55b8 <__errno_location@plt>
   79f74:	ldr	r5, [r0]
   79f78:	rsb	r5, r5, #0
   79f7c:	b	79f44 <fputs@plt+0x7492c>
   79f80:	bl	524c <__stack_chk_fail@plt>
   79f84:	ldr	r0, [pc, #52]	; 79fc0 <fputs@plt+0x749a8>
   79f88:	mov	r2, #93	; 0x5d
   79f8c:	ldr	r1, [pc, #48]	; 79fc4 <fputs@plt+0x749ac>
   79f90:	ldr	r3, [pc, #48]	; 79fc8 <fputs@plt+0x749b0>
   79f94:	add	r0, pc, r0
   79f98:	add	r1, pc, r1
   79f9c:	add	r3, pc, r3
   79fa0:	bl	76bb0 <fputs@plt+0x71598>
   79fa4:	mov	r4, r0
   79fa8:	ldr	r0, [sp]
   79fac:	bl	4e5c <free@plt>
   79fb0:	mov	r0, r4
   79fb4:	bl	54f8 <_Unwind_Resume@plt>
   79fb8:	andeq	r6, r3, r4, lsl #25
   79fbc:	andeq	r0, r0, r0, asr #8
   79fc0:	andeq	sp, r1, r4, ror #11
   79fc4:	strdeq	sp, [r1], -ip
   79fc8:	muleq	r1, r4, r4
   79fcc:	ldr	r3, [pc, #384]	; 7a154 <fputs@plt+0x74b3c>
   79fd0:	mov	ip, #0
   79fd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   79fd8:	add	r3, pc, r3
   79fdc:	ldr	lr, [pc, #372]	; 7a158 <fputs@plt+0x74b40>
   79fe0:	sub	sp, sp, #16
   79fe4:	subs	r5, r1, #0
   79fe8:	mov	r6, r0
   79fec:	mov	r7, r2
   79ff0:	ldr	sl, [r3, lr]
   79ff4:	str	ip, [sp, #4]
   79ff8:	ldr	r3, [sl]
   79ffc:	str	r3, [sp, #12]
   7a000:	beq	7a0f8 <fputs@plt+0x74ae0>
   7a004:	bl	79dc4 <fputs@plt+0x747ac>
   7a008:	cmp	r0, #0
   7a00c:	ble	7a09c <fputs@plt+0x74a84>
   7a010:	mov	r0, r6
   7a014:	mov	r1, r5
   7a018:	add	r2, sp, #4
   7a01c:	bl	79eec <fputs@plt+0x748d4>
   7a020:	cmp	r0, #0
   7a024:	blt	7a0cc <fputs@plt+0x74ab4>
   7a028:	ldr	r9, [pc, #300]	; 7a15c <fputs@plt+0x74b44>
   7a02c:	add	r8, sp, #8
   7a030:	add	r9, pc, r9
   7a034:	b	7a080 <fputs@plt+0x74a68>
   7a038:	mov	r0, r5
   7a03c:	mov	r1, r9
   7a040:	ldr	r2, [sp, #8]
   7a044:	mov	r3, #0
   7a048:	bl	6a1cc <fputs@plt+0x64bb4>
   7a04c:	mov	r4, r0
   7a050:	ldr	r0, [sp, #8]
   7a054:	bl	4e5c <free@plt>
   7a058:	cmp	r4, #0
   7a05c:	beq	7a0dc <fputs@plt+0x74ac4>
   7a060:	mov	r0, r6
   7a064:	mov	r1, r4
   7a068:	mov	r2, r7
   7a06c:	bl	79fcc <fputs@plt+0x749b4>
   7a070:	cmp	r0, #0
   7a074:	ble	7a0ec <fputs@plt+0x74ad4>
   7a078:	mov	r0, r4
   7a07c:	bl	4e5c <free@plt>
   7a080:	ldr	r0, [sp, #4]
   7a084:	mov	r1, r8
   7a088:	bl	798a0 <fputs@plt+0x74288>
   7a08c:	cmp	r0, #0
   7a090:	bgt	7a038 <fputs@plt+0x74a20>
   7a094:	moveq	r5, #1
   7a098:	beq	7a0a0 <fputs@plt+0x74a88>
   7a09c:	mov	r5, r0
   7a0a0:	ldr	r0, [sp, #4]
   7a0a4:	cmp	r0, #0
   7a0a8:	beq	7a0b0 <fputs@plt+0x74a98>
   7a0ac:	bl	51d4 <closedir@plt>
   7a0b0:	ldr	r2, [sp, #12]
   7a0b4:	mov	r0, r5
   7a0b8:	ldr	r3, [sl]
   7a0bc:	cmp	r2, r3
   7a0c0:	bne	7a0f4 <fputs@plt+0x74adc>
   7a0c4:	add	sp, sp, #16
   7a0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7a0cc:	cmn	r0, #2
   7a0d0:	moveq	r5, #1
   7a0d4:	bne	7a09c <fputs@plt+0x74a84>
   7a0d8:	b	7a0a0 <fputs@plt+0x74a88>
   7a0dc:	mvn	r5, #11
   7a0e0:	mov	r0, r4
   7a0e4:	bl	4e5c <free@plt>
   7a0e8:	b	7a0a0 <fputs@plt+0x74a88>
   7a0ec:	mov	r5, r0
   7a0f0:	b	7a0e0 <fputs@plt+0x74ac8>
   7a0f4:	bl	524c <__stack_chk_fail@plt>
   7a0f8:	ldr	r0, [pc, #96]	; 7a160 <fputs@plt+0x74b48>
   7a0fc:	movw	r2, #917	; 0x395
   7a100:	ldr	r1, [pc, #92]	; 7a164 <fputs@plt+0x74b4c>
   7a104:	ldr	r3, [pc, #92]	; 7a168 <fputs@plt+0x74b50>
   7a108:	add	r0, pc, r0
   7a10c:	add	r1, pc, r1
   7a110:	add	r3, pc, r3
   7a114:	bl	76bb0 <fputs@plt+0x71598>
   7a118:	mov	r4, r0
   7a11c:	ldr	r0, [sp, #4]
   7a120:	cmp	r0, #0
   7a124:	beq	7a12c <fputs@plt+0x74b14>
   7a128:	bl	51d4 <closedir@plt>
   7a12c:	mov	r0, r4
   7a130:	bl	54f8 <_Unwind_Resume@plt>
   7a134:	mov	r3, r0
   7a138:	mov	r0, r4
   7a13c:	mov	r4, r3
   7a140:	bl	4e5c <free@plt>
   7a144:	b	7a11c <fputs@plt+0x74b04>
   7a148:	mov	r3, r0
   7a14c:	mov	r4, #0
   7a150:	b	7a138 <fputs@plt+0x74b20>
   7a154:	andeq	r6, r3, r0, lsr #23
   7a158:	andeq	r0, r0, r0, asr #8
   7a15c:			; <UNDEFINED> instruction: 0x00018ab8
   7a160:	andeq	ip, r0, r8, lsr #31
   7a164:	andeq	sp, r1, r8, lsl #7
   7a168:	andeq	sp, r1, r0, asr r2
   7a16c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a170:	add	fp, sp, #32
   7a174:	sub	sp, sp, #2112	; 0x840
   7a178:	ldr	r3, [pc, #784]	; 7a490 <fputs@plt+0x74e78>
   7a17c:	sub	sp, sp, #4
   7a180:	cmp	r2, #0
   7a184:	str	r2, [fp, #-2136]	; 0xfffff7a8
   7a188:	ldr	r2, [pc, #772]	; 7a494 <fputs@plt+0x74e7c>
   7a18c:	add	r3, pc, r3
   7a190:	mov	r4, r1
   7a194:	mov	r5, r0
   7a198:	ldr	r2, [r3, r2]
   7a19c:	ldr	r3, [r2]
   7a1a0:	str	r2, [fp, #-2132]	; 0xfffff7ac
   7a1a4:	str	r3, [fp, #-40]	; 0xffffffd8
   7a1a8:	beq	7a45c <fputs@plt+0x74e44>
   7a1ac:	cmp	r1, #0
   7a1b0:	blt	7a43c <fputs@plt+0x74e24>
   7a1b4:	cmp	r0, #0
   7a1b8:	beq	7a3a4 <fputs@plt+0x74d8c>
   7a1bc:	mov	r1, #1
   7a1c0:	bl	79b3c <fputs@plt+0x74524>
   7a1c4:	cmp	r0, #0
   7a1c8:	beq	7a41c <fputs@plt+0x74e04>
   7a1cc:	mov	r0, r5
   7a1d0:	bl	796f0 <fputs@plt+0x740d8>
   7a1d4:	str	r0, [fp, #-2104]	; 0xfffff7c8
   7a1d8:	ldr	r5, [pc, #696]	; 7a498 <fputs@plt+0x74e80>
   7a1dc:	cmp	r4, #0
   7a1e0:	add	r5, pc, r5
   7a1e4:	bne	7a3b4 <fputs@plt+0x74d9c>
   7a1e8:	ldr	r1, [pc, #684]	; 7a49c <fputs@plt+0x74e84>
   7a1ec:	mov	r0, r5
   7a1f0:	add	r1, pc, r1
   7a1f4:	bl	503c <fopen64@plt>
   7a1f8:	cmp	r0, #0
   7a1fc:	str	r0, [fp, #-2120]	; 0xfffff7b8
   7a200:	beq	7a3dc <fputs@plt+0x74dc4>
   7a204:	ldr	r2, [pc, #660]	; 7a4a0 <fputs@plt+0x74e88>
   7a208:	sub	r1, fp, #2080	; 0x820
   7a20c:	ldr	r3, [pc, #656]	; 7a4a4 <fputs@plt+0x74e8c>
   7a210:	sub	r1, r1, #4
   7a214:	add	r2, pc, r2
   7a218:	ldr	r0, [fp, #-2104]	; 0xfffff7c8
   7a21c:	str	r2, [fp, #-2128]	; 0xfffff7b0
   7a220:	sub	r2, fp, #2080	; 0x820
   7a224:	add	r3, pc, r3
   7a228:	sub	r2, r2, #8
   7a22c:	str	r3, [fp, #-2108]	; 0xfffff7c4
   7a230:	str	r1, [fp, #-2124]	; 0xfffff7b4
   7a234:	str	r2, [fp, #-2112]	; 0xfffff7c0
   7a238:	bl	4fc4 <strlen@plt>
   7a23c:	ldr	r8, [pc, #612]	; 7a4a8 <fputs@plt+0x74e90>
   7a240:	add	r8, pc, r8
   7a244:	mov	r4, r0
   7a248:	sub	r0, fp, #2080	; 0x820
   7a24c:	mov	r1, #2048	; 0x800
   7a250:	sub	r0, r0, #8
   7a254:	ldr	r2, [fp, #-2120]	; 0xfffff7b8
   7a258:	bl	4c70 <fgets@plt>
   7a25c:	cmp	r0, #0
   7a260:	beq	7a3fc <fputs@plt+0x74de4>
   7a264:	sub	r0, fp, #2080	; 0x820
   7a268:	sub	r0, r0, #8
   7a26c:	bl	66900 <fputs@plt+0x612e8>
   7a270:	sub	r0, fp, #2080	; 0x820
   7a274:	mov	r1, #58	; 0x3a
   7a278:	sub	r0, r0, #8
   7a27c:	bl	4cb8 <strchr@plt>
   7a280:	cmp	r0, #0
   7a284:	beq	7a248 <fputs@plt+0x74c30>
   7a288:	add	r7, r0, #1
   7a28c:	mov	r1, #58	; 0x3a
   7a290:	mov	r0, r7
   7a294:	bl	4cb8 <strchr@plt>
   7a298:	cmp	r0, #0
   7a29c:	str	r0, [fp, #-2116]	; 0xfffff7bc
   7a2a0:	beq	7a248 <fputs@plt+0x74c30>
   7a2a4:	sub	r3, fp, #2080	; 0x820
   7a2a8:	mov	r2, #0
   7a2ac:	sub	r3, r3, #4
   7a2b0:	strb	r2, [r0]
   7a2b4:	sub	r6, r3, #8
   7a2b8:	sub	r5, r3, #12
   7a2bc:	ldr	r2, [fp, #-2128]	; 0xfffff7b0
   7a2c0:	mov	r3, #0
   7a2c4:	mov	r0, r6
   7a2c8:	mov	r1, r5
   7a2cc:	str	r7, [fp, #-2092]	; 0xfffff7d4
   7a2d0:	bl	66788 <fputs@plt+0x61170>
   7a2d4:	subs	sl, r0, #0
   7a2d8:	beq	7a248 <fputs@plt+0x74c30>
   7a2dc:	add	r7, r4, #5
   7a2e0:	b	7a338 <fputs@plt+0x74d20>
   7a2e4:	cmp	r9, r7
   7a2e8:	bne	7a31c <fputs@plt+0x74d04>
   7a2ec:	mov	r0, sl
   7a2f0:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   7a2f4:	mov	r2, #5
   7a2f8:	bl	4b80 <memcmp@plt>
   7a2fc:	cmp	r0, #0
   7a300:	bne	7a31c <fputs@plt+0x74d04>
   7a304:	add	r0, sl, #5
   7a308:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   7a30c:	mov	r2, r4
   7a310:	bl	4b80 <memcmp@plt>
   7a314:	cmp	r0, #0
   7a318:	beq	7a35c <fputs@plt+0x74d44>
   7a31c:	mov	r0, r6
   7a320:	mov	r1, r5
   7a324:	mov	r2, r8
   7a328:	mov	r3, #0
   7a32c:	bl	66788 <fputs@plt+0x61170>
   7a330:	subs	sl, r0, #0
   7a334:	beq	7a248 <fputs@plt+0x74c30>
   7a338:	ldr	r9, [fp, #-2096]	; 0xfffff7d0
   7a33c:	cmp	r9, r4
   7a340:	bne	7a2e4 <fputs@plt+0x74ccc>
   7a344:	mov	r0, sl
   7a348:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   7a34c:	mov	r2, r4
   7a350:	bl	4b80 <memcmp@plt>
   7a354:	cmp	r0, #0
   7a358:	bne	7a2e4 <fputs@plt+0x74ccc>
   7a35c:	ldr	r2, [fp, #-2116]	; 0xfffff7bc
   7a360:	add	r0, r2, #1
   7a364:	bl	54ec <__strdup@plt>
   7a368:	cmp	r0, #0
   7a36c:	beq	7a3f4 <fputs@plt+0x74ddc>
   7a370:	ldr	r3, [fp, #-2136]	; 0xfffff7a8
   7a374:	mov	r4, #0
   7a378:	str	r0, [r3]
   7a37c:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   7a380:	bl	4c64 <fclose@plt>
   7a384:	ldr	r1, [fp, #-2132]	; 0xfffff7ac
   7a388:	mov	r0, r4
   7a38c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   7a390:	ldr	r3, [r1]
   7a394:	cmp	r2, r3
   7a398:	bne	7a424 <fputs@plt+0x74e0c>
   7a39c:	sub	sp, fp, #32
   7a3a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a3a4:	ldr	r1, [pc, #256]	; 7a4ac <fputs@plt+0x74e94>
   7a3a8:	add	r1, pc, r1
   7a3ac:	str	r1, [fp, #-2104]	; 0xfffff7c8
   7a3b0:	b	7a1d8 <fputs@plt+0x74bc0>
   7a3b4:	sub	sp, sp, #40	; 0x28
   7a3b8:	ldr	r3, [pc, #240]	; 7a4b0 <fputs@plt+0x74e98>
   7a3bc:	add	r5, sp, #8
   7a3c0:	mov	r1, #1
   7a3c4:	mov	r2, #26
   7a3c8:	str	r4, [sp]
   7a3cc:	mov	r0, r5
   7a3d0:	add	r3, pc, r3
   7a3d4:	bl	5444 <__sprintf_chk@plt>
   7a3d8:	b	7a1e8 <fputs@plt+0x74bd0>
   7a3dc:	bl	55b8 <__errno_location@plt>
   7a3e0:	ldr	r4, [r0]
   7a3e4:	cmp	r4, #2
   7a3e8:	rsbne	r4, r4, #0
   7a3ec:	mvneq	r4, #2
   7a3f0:	b	7a384 <fputs@plt+0x74d6c>
   7a3f4:	mvn	r4, #11
   7a3f8:	b	7a37c <fputs@plt+0x74d64>
   7a3fc:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   7a400:	bl	5480 <ferror@plt>
   7a404:	cmp	r0, #0
   7a408:	beq	7a488 <fputs@plt+0x74e70>
   7a40c:	bl	55b8 <__errno_location@plt>
   7a410:	ldr	r4, [r0]
   7a414:	rsb	r4, r4, #0
   7a418:	b	7a37c <fputs@plt+0x74d64>
   7a41c:	mvn	r4, #21
   7a420:	b	7a384 <fputs@plt+0x74d6c>
   7a424:	bl	524c <__stack_chk_fail@plt>
   7a428:	mov	r4, r0
   7a42c:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   7a430:	bl	4c64 <fclose@plt>
   7a434:	mov	r0, r4
   7a438:	bl	54f8 <_Unwind_Resume@plt>
   7a43c:	ldr	r0, [pc, #112]	; 7a4b4 <fputs@plt+0x74e9c>
   7a440:	movw	r2, #741	; 0x2e5
   7a444:	ldr	r1, [pc, #108]	; 7a4b8 <fputs@plt+0x74ea0>
   7a448:	ldr	r3, [pc, #108]	; 7a4bc <fputs@plt+0x74ea4>
   7a44c:	add	r0, pc, r0
   7a450:	add	r1, pc, r1
   7a454:	add	r3, pc, r3
   7a458:	bl	76bb0 <fputs@plt+0x71598>
   7a45c:	ldr	r0, [pc, #92]	; 7a4c0 <fputs@plt+0x74ea8>
   7a460:	mov	r2, #740	; 0x2e4
   7a464:	ldr	r1, [pc, #88]	; 7a4c4 <fputs@plt+0x74eac>
   7a468:	ldr	r3, [pc, #88]	; 7a4c8 <fputs@plt+0x74eb0>
   7a46c:	add	r0, pc, r0
   7a470:	add	r1, pc, r1
   7a474:	add	r3, pc, r3
   7a478:	bl	76bb0 <fputs@plt+0x71598>
   7a47c:	mov	r4, r0
   7a480:	b	7a434 <fputs@plt+0x74e1c>
   7a484:	b	7a47c <fputs@plt+0x74e64>
   7a488:	mvn	r4, #1
   7a48c:	b	7a37c <fputs@plt+0x74d64>
   7a490:	andeq	r6, r3, ip, ror #19
   7a494:	andeq	r0, r0, r0, asr #8
   7a498:			; <UNDEFINED> instruction: 0x0001d3b8
   7a49c:	ldrdeq	sp, [r0], -r0
   7a4a0:	andeq	sl, r1, r8, ror r4
   7a4a4:	andeq	sp, r1, r8, lsr #5
   7a4a8:	andeq	sl, r1, ip, asr #8
   7a4ac:	andeq	r8, r0, r4, ror #12
   7a4b0:	ldrdeq	sp, [r1], -ip
   7a4b4:	andeq	r1, r1, r8, lsr #26
   7a4b8:	andeq	sp, r1, r4, asr #32
   7a4bc:	strdeq	ip, [r1], -r4
   7a4c0:	andeq	ip, r0, r4, asr #24
   7a4c4:	andeq	sp, r1, r4, lsr #32
   7a4c8:	ldrdeq	ip, [r1], -r4
   7a4cc:	ldr	r3, [pc, #164]	; 7a578 <fputs@plt+0x74f60>
   7a4d0:	ldr	r2, [pc, #164]	; 7a57c <fputs@plt+0x74f64>
   7a4d4:	add	r3, pc, r3
   7a4d8:	push	{r4, r5, r6, lr}
   7a4dc:	subs	r5, r0, #0
   7a4e0:	ldr	r4, [r3, r2]
   7a4e4:	sub	sp, sp, #8
   7a4e8:	ldr	r3, [r4]
   7a4ec:	str	r3, [sp, #4]
   7a4f0:	beq	7a558 <fputs@plt+0x74f40>
   7a4f4:	ldr	r0, [pc, #132]	; 7a580 <fputs@plt+0x74f68>
   7a4f8:	mov	r1, #1
   7a4fc:	mov	r2, sp
   7a500:	add	r0, pc, r0
   7a504:	bl	7a16c <fputs@plt+0x74b54>
   7a508:	cmp	r0, #0
   7a50c:	blt	7a53c <fputs@plt+0x74f24>
   7a510:	ldr	r6, [sp]
   7a514:	ldr	r1, [pc, #104]	; 7a584 <fputs@plt+0x74f6c>
   7a518:	mov	r0, r6
   7a51c:	add	r1, pc, r1
   7a520:	bl	65bb8 <fputs@plt+0x605a0>
   7a524:	cmp	r0, #0
   7a528:	movne	r3, #0
   7a52c:	strbne	r3, [r0]
   7a530:	ldrne	r6, [sp]
   7a534:	mov	r0, #0
   7a538:	str	r6, [r5]
   7a53c:	ldr	r2, [sp, #4]
   7a540:	ldr	r3, [r4]
   7a544:	cmp	r2, r3
   7a548:	bne	7a554 <fputs@plt+0x74f3c>
   7a54c:	add	sp, sp, #8
   7a550:	pop	{r4, r5, r6, pc}
   7a554:	bl	524c <__stack_chk_fail@plt>
   7a558:	ldr	r0, [pc, #40]	; 7a588 <fputs@plt+0x74f70>
   7a55c:	movw	r2, #1068	; 0x42c
   7a560:	ldr	r1, [pc, #36]	; 7a58c <fputs@plt+0x74f74>
   7a564:	ldr	r3, [pc, #36]	; 7a590 <fputs@plt+0x74f78>
   7a568:	add	r0, pc, r0
   7a56c:	add	r1, pc, r1
   7a570:	add	r3, pc, r3
   7a574:	bl	76bb0 <fputs@plt+0x71598>
   7a578:	andeq	r6, r3, r4, lsr #13
   7a57c:	andeq	r0, r0, r0, asr #8
   7a580:	andeq	r8, r0, ip, lsl #10
   7a584:	andeq	sp, r1, r0, lsr #1
   7a588:	andeq	ip, r0, r8, asr #22
   7a58c:	andeq	ip, r1, r8, lsr #30
   7a590:	andeq	ip, r1, r8, asr lr
   7a594:	ldr	r3, [pc, #256]	; 7a69c <fputs@plt+0x75084>
   7a598:	push	{r4, r5, r6, r7, r8, lr}
   7a59c:	subs	r6, r0, #0
   7a5a0:	ldr	r0, [pc, #248]	; 7a6a0 <fputs@plt+0x75088>
   7a5a4:	add	r3, pc, r3
   7a5a8:	sub	sp, sp, #8
   7a5ac:	mov	r5, r2
   7a5b0:	mov	r2, #0
   7a5b4:	ldr	r4, [r3, r0]
   7a5b8:	str	r2, [sp]
   7a5bc:	ldr	r3, [r4]
   7a5c0:	str	r3, [sp, #4]
   7a5c4:	beq	7a67c <fputs@plt+0x75064>
   7a5c8:	cmp	r5, #0
   7a5cc:	beq	7a648 <fputs@plt+0x75030>
   7a5d0:	cmp	r1, #0
   7a5d4:	movne	r8, r2
   7a5d8:	beq	7a620 <fputs@plt+0x75008>
   7a5dc:	mov	r0, r6
   7a5e0:	bl	6ec88 <fputs@plt+0x69670>
   7a5e4:	cmp	r0, #0
   7a5e8:	streq	r6, [r5]
   7a5ec:	subne	r3, r0, #1
   7a5f0:	strne	r3, [r5]
   7a5f4:	movne	r7, #0
   7a5f8:	moveq	r7, r0
   7a5fc:	mov	r0, r8
   7a600:	bl	4e5c <free@plt>
   7a604:	ldr	r2, [sp, #4]
   7a608:	ldr	r3, [r4]
   7a60c:	mov	r0, r7
   7a610:	cmp	r2, r3
   7a614:	bne	7a644 <fputs@plt+0x7502c>
   7a618:	add	sp, sp, #8
   7a61c:	pop	{r4, r5, r6, r7, r8, pc}
   7a620:	mov	r0, sp
   7a624:	bl	7a4cc <fputs@plt+0x74eb4>
   7a628:	cmp	r0, #0
   7a62c:	ldrge	r1, [sp]
   7a630:	movge	r8, r1
   7a634:	bge	7a5dc <fputs@plt+0x74fc4>
   7a638:	mov	r7, r0
   7a63c:	ldr	r8, [sp]
   7a640:	b	7a5fc <fputs@plt+0x74fe4>
   7a644:	bl	524c <__stack_chk_fail@plt>
   7a648:	ldr	r0, [pc, #84]	; 7a6a4 <fputs@plt+0x7508c>
   7a64c:	mov	r2, #1088	; 0x440
   7a650:	ldr	r1, [pc, #80]	; 7a6a8 <fputs@plt+0x75090>
   7a654:	ldr	r3, [pc, #80]	; 7a6ac <fputs@plt+0x75094>
   7a658:	add	r0, pc, r0
   7a65c:	add	r1, pc, r1
   7a660:	add	r3, pc, r3
   7a664:	bl	76bb0 <fputs@plt+0x71598>
   7a668:	mov	r4, r0
   7a66c:	ldr	r0, [sp]
   7a670:	bl	4e5c <free@plt>
   7a674:	mov	r0, r4
   7a678:	bl	54f8 <_Unwind_Resume@plt>
   7a67c:	ldr	r0, [pc, #44]	; 7a6b0 <fputs@plt+0x75098>
   7a680:	movw	r2, #1087	; 0x43f
   7a684:	ldr	r1, [pc, #40]	; 7a6b4 <fputs@plt+0x7509c>
   7a688:	ldr	r3, [pc, #40]	; 7a6b8 <fputs@plt+0x750a0>
   7a68c:	add	r0, pc, r0
   7a690:	add	r1, pc, r1
   7a694:	add	r3, pc, r3
   7a698:	bl	76bb0 <fputs@plt+0x71598>
   7a69c:	ldrdeq	r6, [r3], -r4
   7a6a0:	andeq	r0, r0, r0, asr #8
   7a6a4:	andeq	ip, r1, r4, ror pc
   7a6a8:	andeq	ip, r1, r8, lsr lr
   7a6ac:	andeq	ip, r1, r8, lsl #28
   7a6b0:	andeq	ip, r1, r8, asr #29
   7a6b4:	andeq	ip, r1, r4, lsl #28
   7a6b8:	ldrdeq	ip, [r1], -r4
   7a6bc:	ldr	r3, [pc, #296]	; 7a7ec <fputs@plt+0x751d4>
   7a6c0:	cmp	r0, #0
   7a6c4:	ldr	ip, [pc, #292]	; 7a7f0 <fputs@plt+0x751d8>
   7a6c8:	add	r3, pc, r3
   7a6cc:	push	{r4, r5, r6, lr}
   7a6d0:	sub	sp, sp, #16
   7a6d4:	ldr	r4, [r3, ip]
   7a6d8:	mov	r5, r2
   7a6dc:	mov	r6, r1
   7a6e0:	mov	r2, #0
   7a6e4:	str	r2, [sp, #4]
   7a6e8:	ldr	r3, [r4]
   7a6ec:	str	r3, [sp, #12]
   7a6f0:	blt	7a798 <fputs@plt+0x75180>
   7a6f4:	cmp	r5, #0
   7a6f8:	beq	7a7cc <fputs@plt+0x751b4>
   7a6fc:	mov	r1, r0
   7a700:	ldr	r0, [pc, #236]	; 7a7f4 <fputs@plt+0x751dc>
   7a704:	add	r2, sp, #4
   7a708:	add	r0, pc, r0
   7a70c:	bl	7a16c <fputs@plt+0x74b54>
   7a710:	cmp	r0, #0
   7a714:	blt	7a788 <fputs@plt+0x75170>
   7a718:	mov	r1, r6
   7a71c:	ldr	r0, [sp, #4]
   7a720:	add	r2, sp, #8
   7a724:	bl	7a594 <fputs@plt+0x74f7c>
   7a728:	cmp	r0, #0
   7a72c:	blt	7a788 <fputs@plt+0x75170>
   7a730:	ldr	r3, [sp, #4]
   7a734:	ldr	r0, [sp, #8]
   7a738:	cmp	r0, r3
   7a73c:	streq	r0, [r5]
   7a740:	moveq	r3, #0
   7a744:	moveq	r6, r3
   7a748:	beq	7a764 <fputs@plt+0x7514c>
   7a74c:	bl	54ec <__strdup@plt>
   7a750:	ldr	r3, [sp, #4]
   7a754:	cmp	r0, #0
   7a758:	strne	r0, [r5]
   7a75c:	mvneq	r6, #11
   7a760:	movne	r6, #0
   7a764:	mov	r0, r3
   7a768:	bl	4e5c <free@plt>
   7a76c:	ldr	r2, [sp, #12]
   7a770:	ldr	r3, [r4]
   7a774:	mov	r0, r6
   7a778:	cmp	r2, r3
   7a77c:	bne	7a794 <fputs@plt+0x7517c>
   7a780:	add	sp, sp, #16
   7a784:	pop	{r4, r5, r6, pc}
   7a788:	mov	r6, r0
   7a78c:	ldr	r3, [sp, #4]
   7a790:	b	7a764 <fputs@plt+0x7514c>
   7a794:	bl	524c <__stack_chk_fail@plt>
   7a798:	ldr	r0, [pc, #88]	; 7a7f8 <fputs@plt+0x751e0>
   7a79c:	movw	r2, #1115	; 0x45b
   7a7a0:	ldr	r1, [pc, #84]	; 7a7fc <fputs@plt+0x751e4>
   7a7a4:	ldr	r3, [pc, #84]	; 7a800 <fputs@plt+0x751e8>
   7a7a8:	add	r0, pc, r0
   7a7ac:	add	r1, pc, r1
   7a7b0:	add	r3, pc, r3
   7a7b4:	bl	76bb0 <fputs@plt+0x71598>
   7a7b8:	mov	r4, r0
   7a7bc:	ldr	r0, [sp, #4]
   7a7c0:	bl	4e5c <free@plt>
   7a7c4:	mov	r0, r4
   7a7c8:	bl	54f8 <_Unwind_Resume@plt>
   7a7cc:	ldr	r0, [pc, #48]	; 7a804 <fputs@plt+0x751ec>
   7a7d0:	movw	r2, #1116	; 0x45c
   7a7d4:	ldr	r1, [pc, #44]	; 7a808 <fputs@plt+0x751f0>
   7a7d8:	ldr	r3, [pc, #44]	; 7a80c <fputs@plt+0x751f4>
   7a7dc:	add	r0, pc, r0
   7a7e0:	add	r1, pc, r1
   7a7e4:	add	r3, pc, r3
   7a7e8:	bl	76bb0 <fputs@plt+0x71598>
   7a7ec:			; <UNDEFINED> instruction: 0x000364b0
   7a7f0:	andeq	r0, r0, r0, asr #8
   7a7f4:	andeq	r8, r0, r4, lsl #6
   7a7f8:	andeq	r1, r1, ip, asr #19
   7a7fc:	andeq	ip, r1, r8, ror #25
   7a800:	andeq	ip, r1, ip, lsr #24
   7a804:	andeq	ip, r1, r8, ror sp
   7a808:			; <UNDEFINED> instruction: 0x0001ccb4
   7a80c:	strdeq	ip, [r1], -r8
   7a810:	ldr	ip, [pc, #136]	; 7a8a0 <fputs@plt+0x75288>
   7a814:	mov	r3, #0
   7a818:	push	{r4, r5, lr}
   7a81c:	add	ip, pc, ip
   7a820:	ldr	lr, [pc, #124]	; 7a8a4 <fputs@plt+0x7528c>
   7a824:	sub	sp, sp, #12
   7a828:	add	r2, sp, #8
   7a82c:	mov	r5, r1
   7a830:	mov	r1, r3
   7a834:	ldr	r4, [ip, lr]
   7a838:	str	r3, [r2, #-8]!
   7a83c:	mov	r2, sp
   7a840:	ldr	r3, [r4]
   7a844:	str	r3, [sp, #4]
   7a848:	bl	7a6bc <fputs@plt+0x750a4>
   7a84c:	cmp	r0, #0
   7a850:	blt	7a860 <fputs@plt+0x75248>
   7a854:	mov	r1, r5
   7a858:	ldr	r0, [sp]
   7a85c:	bl	799d8 <fputs@plt+0x743c0>
   7a860:	mov	r5, r0
   7a864:	ldr	r0, [sp]
   7a868:	bl	4e5c <free@plt>
   7a86c:	ldr	r2, [sp, #4]
   7a870:	ldr	r3, [r4]
   7a874:	mov	r0, r5
   7a878:	cmp	r2, r3
   7a87c:	bne	7a888 <fputs@plt+0x75270>
   7a880:	add	sp, sp, #12
   7a884:	pop	{r4, r5, pc}
   7a888:	bl	524c <__stack_chk_fail@plt>
   7a88c:	mov	r4, r0
   7a890:	ldr	r0, [sp]
   7a894:	bl	4e5c <free@plt>
   7a898:	mov	r0, r4
   7a89c:	bl	54f8 <_Unwind_Resume@plt>
   7a8a0:	andeq	r6, r3, ip, asr r3
   7a8a4:	andeq	r0, r0, r0, asr #8
   7a8a8:	push	{r4, r5, r6, r7, r8, lr}
   7a8ac:	subs	r5, r0, #0
   7a8b0:	mov	r6, r1
   7a8b4:	mov	r4, r2
   7a8b8:	beq	7aa98 <fputs@plt+0x75480>
   7a8bc:	ldrb	r3, [r5]
   7a8c0:	cmp	r3, #47	; 0x2f
   7a8c4:	beq	7a9a4 <fputs@plt+0x7538c>
   7a8c8:	mov	r1, #58	; 0x3a
   7a8cc:	bl	4cb8 <strchr@plt>
   7a8d0:	subs	r7, r0, #0
   7a8d4:	mov	r0, r5
   7a8d8:	beq	7a9f0 <fputs@plt+0x753d8>
   7a8dc:	rsb	r1, r5, r7
   7a8e0:	bl	4dd8 <__strndup@plt>
   7a8e4:	subs	r5, r0, #0
   7a8e8:	beq	7aa74 <fputs@plt+0x7545c>
   7a8ec:	bl	796f0 <fputs@plt+0x740d8>
   7a8f0:	bl	54ec <__strdup@plt>
   7a8f4:	subs	r8, r0, #0
   7a8f8:	beq	7aa80 <fputs@plt+0x75468>
   7a8fc:	mov	r1, #1
   7a900:	bl	79b3c <fputs@plt+0x74524>
   7a904:	cmp	r0, #0
   7a908:	beq	7aa88 <fputs@plt+0x75470>
   7a90c:	ldrb	r3, [r7, #1]
   7a910:	cmp	r3, #0
   7a914:	beq	7a978 <fputs@plt+0x75360>
   7a918:	add	r0, r7, #1
   7a91c:	bl	54ec <__strdup@plt>
   7a920:	subs	r7, r0, #0
   7a924:	beq	7a994 <fputs@plt+0x7537c>
   7a928:	bl	6b758 <fputs@plt+0x66140>
   7a92c:	cmp	r0, #0
   7a930:	beq	7aa50 <fputs@plt+0x75438>
   7a934:	mov	r0, r7
   7a938:	bl	6e8a0 <fputs@plt+0x69288>
   7a93c:	cmp	r0, #0
   7a940:	beq	7aa50 <fputs@plt+0x75438>
   7a944:	mov	r0, r7
   7a948:	bl	6ebfc <fputs@plt+0x695e4>
   7a94c:	cmp	r6, #0
   7a950:	beq	7aa44 <fputs@plt+0x7542c>
   7a954:	str	r8, [r6]
   7a958:	cmp	r4, #0
   7a95c:	beq	7aa38 <fputs@plt+0x75420>
   7a960:	str	r7, [r4]
   7a964:	mov	r4, #0
   7a968:	mov	r0, r5
   7a96c:	bl	4e5c <free@plt>
   7a970:	mov	r0, r4
   7a974:	pop	{r4, r5, r6, r7, r8, pc}
   7a978:	mov	r0, #2
   7a97c:	bl	5210 <malloc@plt>
   7a980:	cmp	r0, #0
   7a984:	movne	r3, #47	; 0x2f
   7a988:	movne	r7, r0
   7a98c:	strhne	r3, [r0]
   7a990:	bne	7a94c <fputs@plt+0x75334>
   7a994:	mov	r0, r8
   7a998:	mvn	r4, #11
   7a99c:	bl	4e5c <free@plt>
   7a9a0:	b	7a968 <fputs@plt+0x75350>
   7a9a4:	bl	6b758 <fputs@plt+0x66140>
   7a9a8:	cmp	r0, #0
   7a9ac:	beq	7aa68 <fputs@plt+0x75450>
   7a9b0:	cmp	r4, #0
   7a9b4:	beq	7a9d0 <fputs@plt+0x753b8>
   7a9b8:	mov	r0, r5
   7a9bc:	bl	54ec <__strdup@plt>
   7a9c0:	cmp	r0, #0
   7a9c4:	beq	7aa74 <fputs@plt+0x7545c>
   7a9c8:	bl	6ebfc <fputs@plt+0x695e4>
   7a9cc:	str	r0, [r4]
   7a9d0:	cmp	r6, #0
   7a9d4:	movne	r5, #0
   7a9d8:	strne	r5, [r6]
   7a9dc:	movne	r4, r5
   7a9e0:	bne	7a968 <fputs@plt+0x75350>
   7a9e4:	mov	r5, #0
   7a9e8:	mov	r4, r5
   7a9ec:	b	7a968 <fputs@plt+0x75350>
   7a9f0:	mov	r1, #1
   7a9f4:	bl	79b3c <fputs@plt+0x74524>
   7a9f8:	cmp	r0, #0
   7a9fc:	beq	7aa68 <fputs@plt+0x75450>
   7aa00:	cmp	r6, #0
   7aa04:	beq	7aa20 <fputs@plt+0x75408>
   7aa08:	mov	r0, r5
   7aa0c:	bl	796f0 <fputs@plt+0x740d8>
   7aa10:	bl	54ec <__strdup@plt>
   7aa14:	cmp	r0, #0
   7aa18:	strne	r0, [r6]
   7aa1c:	beq	7aa74 <fputs@plt+0x7545c>
   7aa20:	cmp	r4, #0
   7aa24:	beq	7a9e4 <fputs@plt+0x753cc>
   7aa28:	mov	r5, #0
   7aa2c:	str	r5, [r4]
   7aa30:	mov	r4, r5
   7aa34:	b	7a968 <fputs@plt+0x75350>
   7aa38:	mov	r0, r7
   7aa3c:	bl	4e5c <free@plt>
   7aa40:	b	7a968 <fputs@plt+0x75350>
   7aa44:	mov	r0, r8
   7aa48:	bl	4e5c <free@plt>
   7aa4c:	b	7a958 <fputs@plt+0x75340>
   7aa50:	mov	r0, r8
   7aa54:	mvn	r4, #21
   7aa58:	bl	4e5c <free@plt>
   7aa5c:	mov	r0, r7
   7aa60:	bl	4e5c <free@plt>
   7aa64:	b	7a968 <fputs@plt+0x75350>
   7aa68:	mov	r5, r0
   7aa6c:	mvn	r4, #21
   7aa70:	b	7a968 <fputs@plt+0x75350>
   7aa74:	mov	r5, #0
   7aa78:	mvn	r4, #11
   7aa7c:	b	7a968 <fputs@plt+0x75350>
   7aa80:	mvn	r4, #11
   7aa84:	b	7a968 <fputs@plt+0x75350>
   7aa88:	mov	r0, r8
   7aa8c:	mvn	r4, #21
   7aa90:	bl	4e5c <free@plt>
   7aa94:	b	7a968 <fputs@plt+0x75350>
   7aa98:	ldr	r0, [pc, #68]	; 7aae4 <fputs@plt+0x754cc>
   7aa9c:	movw	r2, #951	; 0x3b7
   7aaa0:	ldr	r1, [pc, #64]	; 7aae8 <fputs@plt+0x754d0>
   7aaa4:	ldr	r3, [pc, #64]	; 7aaec <fputs@plt+0x754d4>
   7aaa8:	add	r0, pc, r0
   7aaac:	add	r1, pc, r1
   7aab0:	add	r3, pc, r3
   7aab4:	bl	76bb0 <fputs@plt+0x71598>
   7aab8:	mov	r4, r0
   7aabc:	mov	r0, r5
   7aac0:	bl	4e5c <free@plt>
   7aac4:	mov	r0, r4
   7aac8:	bl	54f8 <_Unwind_Resume@plt>
   7aacc:	mov	r4, r0
   7aad0:	mov	r5, #0
   7aad4:	b	7aabc <fputs@plt+0x754a4>
   7aad8:	b	7aacc <fputs@plt+0x754b4>
   7aadc:	b	7aab8 <fputs@plt+0x754a0>
   7aae0:	b	7aacc <fputs@plt+0x754b4>
   7aae4:	andeq	ip, r1, ip, lsr #22
   7aae8:	andeq	ip, r1, r8, ror #19
   7aaec:	andeq	ip, r1, ip, asr r9
   7aaf0:	ldr	ip, [pc, #340]	; 7ac4c <fputs@plt+0x75634>
   7aaf4:	mov	r2, #0
   7aaf8:	ldr	r3, [pc, #336]	; 7ac50 <fputs@plt+0x75638>
   7aafc:	add	ip, pc, ip
   7ab00:	push	{r4, r5, r6, lr}
   7ab04:	subs	r6, r0, #0
   7ab08:	ldr	r4, [ip, r3]
   7ab0c:	sub	sp, sp, #16
   7ab10:	mov	r5, r1
   7ab14:	str	r2, [sp, #4]
   7ab18:	ldr	r3, [r4]
   7ab1c:	str	r2, [sp, #8]
   7ab20:	str	r3, [sp, #12]
   7ab24:	beq	7abf0 <fputs@plt+0x755d8>
   7ab28:	cmp	r1, #0
   7ab2c:	beq	7ac2c <fputs@plt+0x75614>
   7ab30:	ldr	r1, [pc, #284]	; 7ac54 <fputs@plt+0x7563c>
   7ab34:	add	r1, pc, r1
   7ab38:	bl	6ec88 <fputs@plt+0x69670>
   7ab3c:	cmp	r0, #0
   7ab40:	mov	r0, r6
   7ab44:	beq	7ab8c <fputs@plt+0x75574>
   7ab48:	bl	54ec <__strdup@plt>
   7ab4c:	cmp	r0, #0
   7ab50:	beq	7abe4 <fputs@plt+0x755cc>
   7ab54:	bl	6ebfc <fputs@plt+0x695e4>
   7ab58:	str	r0, [r5]
   7ab5c:	mov	r5, #0
   7ab60:	ldr	r0, [sp, #8]
   7ab64:	bl	4e5c <free@plt>
   7ab68:	ldr	r0, [sp, #4]
   7ab6c:	bl	4e5c <free@plt>
   7ab70:	ldr	r2, [sp, #12]
   7ab74:	ldr	r3, [r4]
   7ab78:	mov	r0, r5
   7ab7c:	cmp	r2, r3
   7ab80:	bne	7abec <fputs@plt+0x755d4>
   7ab84:	add	sp, sp, #16
   7ab88:	pop	{r4, r5, r6, pc}
   7ab8c:	add	r1, sp, #4
   7ab90:	add	r2, sp, #8
   7ab94:	bl	7a8a8 <fputs@plt+0x75290>
   7ab98:	cmp	r0, #0
   7ab9c:	blt	7abc4 <fputs@plt+0x755ac>
   7aba0:	ldr	r0, [sp, #4]
   7aba4:	cmp	r0, #0
   7aba8:	beq	7abcc <fputs@plt+0x755b4>
   7abac:	ldr	r1, [sp, #8]
   7abb0:	cmp	r1, #0
   7abb4:	beq	7abd8 <fputs@plt+0x755c0>
   7abb8:	mov	r3, r5
   7abbc:	mov	r2, #0
   7abc0:	bl	79bf4 <fputs@plt+0x745dc>
   7abc4:	mov	r5, r0
   7abc8:	b	7ab60 <fputs@plt+0x75548>
   7abcc:	ldr	r0, [pc, #132]	; 7ac58 <fputs@plt+0x75640>
   7abd0:	add	r0, pc, r0
   7abd4:	b	7abac <fputs@plt+0x75594>
   7abd8:	ldr	r1, [pc, #124]	; 7ac5c <fputs@plt+0x75644>
   7abdc:	add	r1, pc, r1
   7abe0:	b	7abb8 <fputs@plt+0x755a0>
   7abe4:	mvn	r5, #11
   7abe8:	b	7ab60 <fputs@plt+0x75548>
   7abec:	bl	524c <__stack_chk_fail@plt>
   7abf0:	ldr	r0, [pc, #104]	; 7ac60 <fputs@plt+0x75648>
   7abf4:	movw	r2, #1042	; 0x412
   7abf8:	ldr	r1, [pc, #100]	; 7ac64 <fputs@plt+0x7564c>
   7abfc:	ldr	r3, [pc, #100]	; 7ac68 <fputs@plt+0x75650>
   7ac00:	add	r0, pc, r0
   7ac04:	add	r1, pc, r1
   7ac08:	add	r3, pc, r3
   7ac0c:	bl	76bb0 <fputs@plt+0x71598>
   7ac10:	mov	r4, r0
   7ac14:	ldr	r0, [sp, #8]
   7ac18:	bl	4e5c <free@plt>
   7ac1c:	ldr	r0, [sp, #4]
   7ac20:	bl	4e5c <free@plt>
   7ac24:	mov	r0, r4
   7ac28:	bl	54f8 <_Unwind_Resume@plt>
   7ac2c:	ldr	r0, [pc, #56]	; 7ac6c <fputs@plt+0x75654>
   7ac30:	movw	r2, #1043	; 0x413
   7ac34:	ldr	r1, [pc, #52]	; 7ac70 <fputs@plt+0x75658>
   7ac38:	ldr	r3, [pc, #52]	; 7ac74 <fputs@plt+0x7565c>
   7ac3c:	add	r0, pc, r0
   7ac40:	add	r1, pc, r1
   7ac44:	add	r3, pc, r3
   7ac48:	bl	76bb0 <fputs@plt+0x71598>
   7ac4c:	andeq	r6, r3, ip, ror r0
   7ac50:	andeq	r0, r0, r0, asr #8
   7ac54:	andeq	ip, r1, r8, lsl sl
   7ac58:	andeq	r7, r0, ip, lsr lr
   7ac5c:	andeq	r7, r1, ip, lsl #30
   7ac60:			; <UNDEFINED> instruction: 0x0000c4b0
   7ac64:	muleq	r1, r0, r8
   7ac68:	andeq	ip, r1, r0, asr r8
   7ac6c:	andeq	ip, r1, r0, lsr #19
   7ac70:	andeq	ip, r1, r4, asr r8
   7ac74:	andeq	ip, r1, r4, lsl r8
   7ac78:	ldr	r3, [pc, #156]	; 7ad1c <fputs@plt+0x75704>
   7ac7c:	subs	ip, r0, #0
   7ac80:	ldr	r2, [pc, #152]	; 7ad20 <fputs@plt+0x75708>
   7ac84:	add	r3, pc, r3
   7ac88:	push	{r4, r5, r6, r7, lr}
   7ac8c:	sub	sp, sp, #20
   7ac90:	ldr	r6, [r3, r2]
   7ac94:	mov	r7, r1
   7ac98:	ldr	r3, [r6]
   7ac9c:	str	r3, [sp, #12]
   7aca0:	beq	7acb0 <fputs@plt+0x75698>
   7aca4:	ldrb	r3, [ip]
   7aca8:	cmp	r3, #0
   7acac:	bne	7acd8 <fputs@plt+0x756c0>
   7acb0:	mov	r0, #0
   7acb4:	mvn	r2, #0
   7acb8:	mvn	r3, #0
   7acbc:	strd	r2, [r7]
   7acc0:	ldr	r2, [sp, #12]
   7acc4:	ldr	r3, [r6]
   7acc8:	cmp	r2, r3
   7accc:	bne	7ad18 <fputs@plt+0x75700>
   7acd0:	add	sp, sp, #20
   7acd4:	pop	{r4, r5, r6, r7, pc}
   7acd8:	mov	r1, sp
   7acdc:	bl	66660 <fputs@plt+0x61048>
   7ace0:	cmp	r0, #0
   7ace4:	blt	7acc0 <fputs@plt+0x756a8>
   7ace8:	ldrd	r2, [sp]
   7acec:	movw	r0, #65534	; 0xfffe
   7acf0:	movt	r0, #3
   7acf4:	mov	r1, #0
   7acf8:	subs	r4, r2, #2
   7acfc:	sbc	r5, r3, #0
   7ad00:	cmp	r5, r1
   7ad04:	cmpeq	r4, r0
   7ad08:	strdls	r2, [r7]
   7ad0c:	movls	r0, #0
   7ad10:	mvnhi	r0, #33	; 0x21
   7ad14:	b	7acc0 <fputs@plt+0x756a8>
   7ad18:	bl	524c <__stack_chk_fail@plt>
   7ad1c:	strdeq	r5, [r3], -r4
   7ad20:	andeq	r0, r0, r0, asr #8
   7ad24:	ldr	r3, [pc, #152]	; 7adc4 <fputs@plt+0x757ac>
   7ad28:	subs	ip, r0, #0
   7ad2c:	ldr	r2, [pc, #148]	; 7adc8 <fputs@plt+0x757b0>
   7ad30:	add	r3, pc, r3
   7ad34:	push	{r4, r5, r6, r7, lr}
   7ad38:	sub	sp, sp, #20
   7ad3c:	ldr	r6, [r3, r2]
   7ad40:	mov	r7, r1
   7ad44:	ldr	r3, [r6]
   7ad48:	str	r3, [sp, #12]
   7ad4c:	beq	7ad5c <fputs@plt+0x75744>
   7ad50:	ldrb	r3, [ip]
   7ad54:	cmp	r3, #0
   7ad58:	bne	7ad84 <fputs@plt+0x7576c>
   7ad5c:	mov	r0, #0
   7ad60:	mvn	r2, #0
   7ad64:	mvn	r3, #0
   7ad68:	strd	r2, [r7]
   7ad6c:	ldr	r2, [sp, #12]
   7ad70:	ldr	r3, [r6]
   7ad74:	cmp	r2, r3
   7ad78:	bne	7adc0 <fputs@plt+0x757a8>
   7ad7c:	add	sp, sp, #20
   7ad80:	pop	{r4, r5, r6, r7, pc}
   7ad84:	mov	r1, sp
   7ad88:	bl	66660 <fputs@plt+0x61048>
   7ad8c:	cmp	r0, #0
   7ad90:	blt	7ad6c <fputs@plt+0x75754>
   7ad94:	ldrd	r2, [sp]
   7ad98:	movw	r0, #990	; 0x3de
   7ad9c:	mov	r1, #0
   7ada0:	subs	r4, r2, #10
   7ada4:	sbc	r5, r3, #0
   7ada8:	cmp	r5, r1
   7adac:	cmpeq	r4, r0
   7adb0:	strdls	r2, [r7]
   7adb4:	movls	r0, #0
   7adb8:	mvnhi	r0, #33	; 0x21
   7adbc:	b	7ad6c <fputs@plt+0x75754>
   7adc0:	bl	524c <__stack_chk_fail@plt>
   7adc4:	andeq	r5, r3, r8, asr #28
   7adc8:	andeq	r0, r0, r0, asr #8
   7adcc:	ldr	r3, [r0]
   7add0:	ldr	r2, [r1]
   7add4:	cmp	r3, r2
   7add8:	blt	7ade8 <fputs@plt+0x757d0>
   7addc:	movle	r0, #0
   7ade0:	movgt	r0, #1
   7ade4:	bx	lr
   7ade8:	mvn	r0, #0
   7adec:	bx	lr
   7adf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7adf4:	mov	r4, r3
   7adf8:	ldr	r5, [pc, #572]	; 7b03c <fputs@plt+0x75a24>
   7adfc:	sub	sp, sp, #52	; 0x34
   7ae00:	ldr	ip, [pc, #568]	; 7b040 <fputs@plt+0x75a28>
   7ae04:	mov	r8, r2
   7ae08:	add	r5, pc, r5
   7ae0c:	ldrb	r2, [sp, #92]	; 0x5c
   7ae10:	subs	r6, r1, #0
   7ae14:	ldrb	r7, [sp, #88]	; 0x58
   7ae18:	mov	r3, r5
   7ae1c:	mov	r5, r0
   7ae20:	ldr	ip, [r3, ip]
   7ae24:	str	r2, [sp, #20]
   7ae28:	ldr	r3, [ip]
   7ae2c:	str	ip, [sp, #36]	; 0x24
   7ae30:	str	r3, [sp, #44]	; 0x2c
   7ae34:	bne	7ae54 <fputs@plt+0x7583c>
   7ae38:	ldr	r0, [sp, #36]	; 0x24
   7ae3c:	ldr	r2, [sp, #44]	; 0x2c
   7ae40:	ldr	r3, [r0]
   7ae44:	cmp	r2, r3
   7ae48:	bne	7b038 <fputs@plt+0x75a20>
   7ae4c:	add	sp, sp, #52	; 0x34
   7ae50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ae54:	ldr	r3, [pc, #488]	; 7b044 <fputs@plt+0x75a2c>
   7ae58:	mov	r2, #4
   7ae5c:	add	r3, pc, r3
   7ae60:	bl	4a9c <qsort@plt>
   7ae64:	cmp	r6, #1
   7ae68:	bls	7b010 <fputs@plt+0x759f8>
   7ae6c:	sub	r0, r5, #4
   7ae70:	ldr	r1, [r5]
   7ae74:	mov	r3, #0
   7ae78:	add	r0, r0, r6, lsl #2
   7ae7c:	mov	r2, r5
   7ae80:	mov	ip, r3
   7ae84:	str	r3, [sp, #28]
   7ae88:	ldr	r3, [r2, #4]!
   7ae8c:	cmp	r3, r1
   7ae90:	addne	ip, ip, #1
   7ae94:	movne	r1, r3
   7ae98:	strne	r3, [r5, ip, lsl #2]
   7ae9c:	cmp	r2, r0
   7aea0:	bne	7ae88 <fputs@plt+0x75870>
   7aea4:	add	r9, ip, #1
   7aea8:	str	ip, [sp, #28]
   7aeac:	movw	r2, #26215	; 0x6667
   7aeb0:	movt	r2, #26214	; 0x6666
   7aeb4:	asr	r3, r1, #31
   7aeb8:	smull	r0, r1, r2, r1
   7aebc:	rsbs	r3, r3, r1, asr #2
   7aec0:	beq	7b008 <fputs@plt+0x759f0>
   7aec4:	mov	r1, r2
   7aec8:	mov	r6, #1
   7aecc:	smull	r0, r2, r1, r3
   7aed0:	asr	r3, r3, #31
   7aed4:	add	r6, r6, #1
   7aed8:	rsbs	r3, r3, r2, asr #2
   7aedc:	bne	7aecc <fputs@plt+0x758b4>
   7aee0:	ldr	r1, [sp, #96]	; 0x60
   7aee4:	tst	r1, #8
   7aee8:	movne	sl, #0
   7aeec:	beq	7aff0 <fputs@plt+0x759d8>
   7aef0:	cmp	r9, #0
   7aef4:	beq	7ae38 <fputs@plt+0x75820>
   7aef8:	ldr	r2, [pc, #328]	; 7b048 <fputs@plt+0x75a30>
   7aefc:	mov	r4, #0
   7af00:	ldr	r3, [pc, #324]	; 7b04c <fputs@plt+0x75a34>
   7af04:	add	lr, sp, #40	; 0x28
   7af08:	ldr	r0, [pc, #320]	; 7b050 <fputs@plt+0x75a38>
   7af0c:	add	r2, pc, r2
   7af10:	ldr	r1, [pc, #316]	; 7b054 <fputs@plt+0x75a3c>
   7af14:	add	r3, pc, r3
   7af18:	add	r0, pc, r0
   7af1c:	str	r2, [sp, #24]
   7af20:	add	r1, pc, r1
   7af24:	str	r3, [sp, #32]
   7af28:	str	lr, [sp, #8]
   7af2c:	mov	fp, r4
   7af30:	str	r0, [sp, #12]
   7af34:	str	r1, [sp, #16]
   7af38:	b	7afb0 <fputs@plt+0x75998>
   7af3c:	ldr	r0, [sp, #20]
   7af40:	cmp	r0, #0
   7af44:	movne	r0, #1
   7af48:	bne	7af5c <fputs@plt+0x75944>
   7af4c:	ldr	r1, [sp, #28]
   7af50:	cmp	r1, r4
   7af54:	movls	r0, #2
   7af58:	movhi	r0, #1
   7af5c:	bl	6b9e0 <fputs@plt+0x663c8>
   7af60:	mov	r3, r0
   7af64:	ldr	r1, [sp, #24]
   7af68:	mov	r0, #1
   7af6c:	mov	r2, r8
   7af70:	bl	4c94 <__printf_chk@plt>
   7af74:	ldr	ip, [sp, #40]	; 0x28
   7af78:	mov	r0, #1
   7af7c:	ldr	lr, [sp, #12]
   7af80:	mov	r2, r6
   7af84:	cmp	ip, #0
   7af88:	ldr	r3, [r5, #-4]
   7af8c:	ldr	r1, [sp, #16]
   7af90:	moveq	ip, lr
   7af94:	str	ip, [sp]
   7af98:	bl	4c94 <__printf_chk@plt>
   7af9c:	add	r4, r4, #1
   7afa0:	ldr	r0, [sp, #40]	; 0x28
   7afa4:	bl	4e5c <free@plt>
   7afa8:	cmp	r4, r9
   7afac:	beq	7ae38 <fputs@plt+0x75820>
   7afb0:	ldr	r0, [r5], #4
   7afb4:	mov	r1, sl
   7afb8:	mov	r2, #1
   7afbc:	add	r3, sp, #40	; 0x28
   7afc0:	str	fp, [sp, #40]	; 0x28
   7afc4:	bl	6c09c <fputs@plt+0x66a84>
   7afc8:	cmp	r7, #0
   7afcc:	beq	7af3c <fputs@plt+0x75924>
   7afd0:	mov	r0, #4
   7afd4:	bl	6b9e0 <fputs@plt+0x663c8>
   7afd8:	mov	r3, r0
   7afdc:	ldr	r1, [sp, #32]
   7afe0:	mov	r0, #1
   7afe4:	mov	r2, r8
   7afe8:	bl	4c94 <__printf_chk@plt>
   7afec:	b	7af74 <fputs@plt+0x7595c>
   7aff0:	add	r3, r6, #2
   7aff4:	cmp	r3, r4
   7aff8:	subcc	r4, r4, #2
   7affc:	rsbcc	sl, r6, r4
   7b000:	movcs	sl, #20
   7b004:	b	7aef0 <fputs@plt+0x758d8>
   7b008:	mov	r6, #1
   7b00c:	b	7aee0 <fputs@plt+0x758c8>
   7b010:	mov	r3, #0
   7b014:	ldr	r1, [r5]
   7b018:	mov	r9, #1
   7b01c:	str	r3, [sp, #28]
   7b020:	b	7aeac <fputs@plt+0x75894>
   7b024:	mov	r4, r0
   7b028:	ldr	r0, [sp, #40]	; 0x28
   7b02c:	bl	4e5c <free@plt>
   7b030:	mov	r0, r4
   7b034:	bl	54f8 <_Unwind_Resume@plt>
   7b038:	bl	524c <__stack_chk_fail@plt>
   7b03c:	andeq	r5, r3, r0, ror sp
   7b040:	andeq	r0, r0, r0, asr #8
   7b044:			; <UNDEFINED> instruction: 0xffffff68
   7b048:	andeq	r7, r0, r8, asr r8
   7b04c:	andeq	ip, r1, r8, lsr #14
   7b050:	andeq	r6, r0, r8, ror #1
   7b054:	andeq	ip, r1, r4, lsr #14
   7b058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b05c:	add	fp, sp, #32
   7b060:	ldr	r5, [pc, #596]	; 7b2bc <fputs@plt+0x75ca4>
   7b064:	sub	sp, sp, #68	; 0x44
   7b068:	ldr	r4, [pc, #592]	; 7b2c0 <fputs@plt+0x75ca8>
   7b06c:	add	r5, pc, r5
   7b070:	str	r1, [fp, #-76]	; 0xffffffb4
   7b074:	str	r3, [fp, #-84]	; 0xffffffac
   7b078:	sub	lr, fp, #36	; 0x24
   7b07c:	str	r2, [fp, #-80]	; 0xffffffb0
   7b080:	mov	r3, r5
   7b084:	ldr	r4, [r5, r4]
   7b088:	mov	ip, #0
   7b08c:	str	ip, [lr, #-20]!	; 0xffffffec
   7b090:	mov	r1, lr
   7b094:	str	ip, [fp, #-64]	; 0xffffffc0
   7b098:	ldr	r3, [r4]
   7b09c:	str	r4, [fp, #-72]	; 0xffffffb8
   7b0a0:	str	ip, [fp, #-60]	; 0xffffffc4
   7b0a4:	ldrb	r8, [fp, #4]
   7b0a8:	str	r3, [fp, #-40]	; 0xffffffd8
   7b0ac:	bl	7aaf0 <fputs@plt+0x754d8>
   7b0b0:	cmp	r0, #0
   7b0b4:	blt	7b224 <fputs@plt+0x75c0c>
   7b0b8:	ldr	r4, [fp, #-56]	; 0xffffffc8
   7b0bc:	ldr	r3, [pc, #512]	; 7b2c4 <fputs@plt+0x75cac>
   7b0c0:	cmp	r4, #0
   7b0c4:	add	r3, pc, r3
   7b0c8:	str	r3, [fp, #-44]	; 0xffffffd4
   7b0cc:	beq	7b24c <fputs@plt+0x75c34>
   7b0d0:	mov	r0, r4
   7b0d4:	bl	4fc4 <strlen@plt>
   7b0d8:	mov	r1, r4
   7b0dc:	add	r0, r0, #28
   7b0e0:	bic	r3, r0, #7
   7b0e4:	sub	sp, sp, r3
   7b0e8:	add	r4, sp, #16
   7b0ec:	mov	r0, r4
   7b0f0:	bl	4d3c <stpcpy@plt>
   7b0f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   7b0f8:	cmp	r1, #0
   7b0fc:	mov	r3, r0
   7b100:	beq	7b10c <fputs@plt+0x75af4>
   7b104:	bl	4d3c <stpcpy@plt>
   7b108:	mov	r3, r0
   7b10c:	ldr	r1, [pc, #436]	; 7b2c8 <fputs@plt+0x75cb0>
   7b110:	mov	r2, #0
   7b114:	mov	r0, r4
   7b118:	strb	r2, [r3]
   7b11c:	add	r1, pc, r1
   7b120:	bl	503c <fopen64@plt>
   7b124:	subs	r6, r0, #0
   7b128:	beq	7b23c <fputs@plt+0x75c24>
   7b12c:	sub	r7, fp, #52	; 0x34
   7b130:	sub	r9, fp, #60	; 0x3c
   7b134:	sub	sl, fp, #64	; 0x40
   7b138:	mov	r4, #0
   7b13c:	mov	r0, r6
   7b140:	mov	r1, r7
   7b144:	bl	79784 <fputs@plt+0x7416c>
   7b148:	cmp	r0, #0
   7b14c:	ble	7b1a8 <fputs@plt+0x75b90>
   7b150:	cmp	r8, #0
   7b154:	bne	7b168 <fputs@plt+0x75b50>
   7b158:	ldr	r0, [fp, #-52]	; 0xffffffcc
   7b15c:	bl	66a90 <fputs@plt+0x61478>
   7b160:	cmp	r0, #0
   7b164:	bgt	7b13c <fputs@plt+0x75b24>
   7b168:	add	r5, r4, #1
   7b16c:	mov	r0, r9
   7b170:	mov	r1, sl
   7b174:	mov	r3, #4
   7b178:	mov	r2, r5
   7b17c:	bl	6bfc8 <fputs@plt+0x669b0>
   7b180:	cmp	r0, #0
   7b184:	beq	7b214 <fputs@plt+0x75bfc>
   7b188:	ldr	r3, [fp, #-64]	; 0xffffffc0
   7b18c:	cmp	r4, r3
   7b190:	bcs	7b25c <fputs@plt+0x75c44>
   7b194:	ldr	r2, [fp, #-52]	; 0xffffffcc
   7b198:	ldr	r3, [fp, #-60]	; 0xffffffc4
   7b19c:	str	r2, [r3, r4, lsl #2]
   7b1a0:	mov	r4, r5
   7b1a4:	b	7b13c <fputs@plt+0x75b24>
   7b1a8:	bne	7b21c <fputs@plt+0x75c04>
   7b1ac:	ldr	r3, [fp, #-84]	; 0xffffffac
   7b1b0:	mov	r1, r4
   7b1b4:	ldr	ip, [fp, #-60]	; 0xffffffc4
   7b1b8:	str	r0, [sp]
   7b1bc:	ldr	r0, [fp, #8]
   7b1c0:	str	r3, [sp, #4]
   7b1c4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   7b1c8:	str	r0, [sp, #8]
   7b1cc:	mov	r0, ip
   7b1d0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   7b1d4:	bl	7adf0 <fputs@plt+0x757d8>
   7b1d8:	mov	r4, #0
   7b1dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7b1e0:	bl	4e5c <free@plt>
   7b1e4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7b1e8:	bl	4e5c <free@plt>
   7b1ec:	mov	r0, r6
   7b1f0:	bl	4c64 <fclose@plt>
   7b1f4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   7b1f8:	mov	r0, r4
   7b1fc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   7b200:	ldr	r3, [r1]
   7b204:	cmp	r2, r3
   7b208:	bne	7b2a8 <fputs@plt+0x75c90>
   7b20c:	sub	sp, fp, #32
   7b210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b214:	mvn	r4, #11
   7b218:	b	7b1dc <fputs@plt+0x75bc4>
   7b21c:	mov	r4, r0
   7b220:	b	7b1dc <fputs@plt+0x75bc4>
   7b224:	mov	r4, r0
   7b228:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7b22c:	bl	4e5c <free@plt>
   7b230:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7b234:	bl	4e5c <free@plt>
   7b238:	b	7b1f4 <fputs@plt+0x75bdc>
   7b23c:	bl	55b8 <__errno_location@plt>
   7b240:	ldr	r4, [r0]
   7b244:	rsb	r4, r4, #0
   7b248:	b	7b228 <fputs@plt+0x75c10>
   7b24c:	sub	sp, sp, #8
   7b250:	add	r4, sp, #16
   7b254:	mov	r3, r4
   7b258:	b	7b10c <fputs@plt+0x75af4>
   7b25c:	ldr	r0, [pc, #104]	; 7b2cc <fputs@plt+0x75cb4>
   7b260:	mov	r2, #109	; 0x6d
   7b264:	ldr	r1, [pc, #100]	; 7b2d0 <fputs@plt+0x75cb8>
   7b268:	ldr	r3, [pc, #100]	; 7b2d4 <fputs@plt+0x75cbc>
   7b26c:	add	r0, pc, r0
   7b270:	add	r1, pc, r1
   7b274:	add	r3, pc, r3
   7b278:	bl	76bb0 <fputs@plt+0x71598>
   7b27c:	mov	r4, r0
   7b280:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7b284:	bl	4e5c <free@plt>
   7b288:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7b28c:	bl	4e5c <free@plt>
   7b290:	cmp	r6, #0
   7b294:	beq	7b2a0 <fputs@plt+0x75c88>
   7b298:	mov	r0, r6
   7b29c:	bl	4c64 <fclose@plt>
   7b2a0:	mov	r0, r4
   7b2a4:	bl	54f8 <_Unwind_Resume@plt>
   7b2a8:	bl	524c <__stack_chk_fail@plt>
   7b2ac:	mov	r4, r0
   7b2b0:	mov	r6, #0
   7b2b4:	b	7b280 <fputs@plt+0x75c68>
   7b2b8:	b	7b2ac <fputs@plt+0x75c94>
   7b2bc:	andeq	r5, r3, ip, lsl #22
   7b2c0:	andeq	r0, r0, r0, asr #8
   7b2c4:	andeq	ip, r1, r8, lsl #11
   7b2c8:	andeq	ip, r0, r4, lsr #11
   7b2cc:	strdeq	ip, [r1], -r0
   7b2d0:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   7b2d4:	andeq	ip, r1, r8, lsr #8
   7b2d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b2dc:	sub	sp, sp, #60	; 0x3c
   7b2e0:	ldr	ip, [pc, #1036]	; 7b6f4 <fputs@plt+0x760dc>
   7b2e4:	cmp	r0, #0
   7b2e8:	str	r0, [sp, #32]
   7b2ec:	mov	r9, r1
   7b2f0:	ldr	r0, [pc, #1024]	; 7b6f8 <fputs@plt+0x760e0>
   7b2f4:	add	ip, pc, ip
   7b2f8:	str	r2, [sp, #28]
   7b2fc:	str	r3, [sp, #16]
   7b300:	mov	r3, #0
   7b304:	ldr	r0, [ip, r0]
   7b308:	mov	r2, ip
   7b30c:	str	r3, [sp, #44]	; 0x2c
   7b310:	str	r3, [sp, #48]	; 0x30
   7b314:	ldr	r3, [r0]
   7b318:	str	r0, [sp, #36]	; 0x24
   7b31c:	str	r3, [sp, #52]	; 0x34
   7b320:	beq	7b6b0 <fputs@plt+0x76098>
   7b324:	ldr	r2, [sp, #28]
   7b328:	cmp	r2, #0
   7b32c:	beq	7b5cc <fputs@plt+0x75fb4>
   7b330:	cmp	r9, #0
   7b334:	beq	7b5dc <fputs@plt+0x75fc4>
   7b338:	ldr	r0, [sp, #32]
   7b33c:	add	r1, sp, #44	; 0x2c
   7b340:	bl	7aaf0 <fputs@plt+0x754d8>
   7b344:	cmp	r0, #0
   7b348:	blt	7b5b8 <fputs@plt+0x75fa0>
   7b34c:	ldr	r0, [sp, #44]	; 0x2c
   7b350:	bl	4b74 <opendir@plt>
   7b354:	subs	sl, r0, #0
   7b358:	beq	7b5e8 <fputs@plt+0x75fd0>
   7b35c:	ldr	r3, [pc, #920]	; 7b6fc <fputs@plt+0x760e4>
   7b360:	mov	r4, #0
   7b364:	ldr	r1, [sp, #96]	; 0x60
   7b368:	add	fp, sp, #48	; 0x30
   7b36c:	add	r3, pc, r3
   7b370:	ldr	r2, [pc, #904]	; 7b700 <fputs@plt+0x760e8>
   7b374:	str	r3, [sp, #12]
   7b378:	and	r7, r1, #1
   7b37c:	ldr	r3, [sp, #28]
   7b380:	mov	r8, r4
   7b384:	mov	r6, r4
   7b388:	add	r2, pc, r2
   7b38c:	sub	r3, r3, #2
   7b390:	str	r2, [sp, #20]
   7b394:	str	r3, [sp, #24]
   7b398:	mov	r0, sl
   7b39c:	mov	r1, fp
   7b3a0:	bl	798a0 <fputs@plt+0x74288>
   7b3a4:	cmp	r0, #0
   7b3a8:	ble	7b468 <fputs@plt+0x75e50>
   7b3ac:	ldr	r0, [sp, #44]	; 0x2c
   7b3b0:	mov	r3, #0
   7b3b4:	ldr	r1, [sp, #12]
   7b3b8:	ldr	r2, [sp, #48]	; 0x30
   7b3bc:	bl	6a1cc <fputs@plt+0x64bb4>
   7b3c0:	mov	r5, r0
   7b3c4:	ldr	r0, [sp, #48]	; 0x30
   7b3c8:	bl	4e5c <free@plt>
   7b3cc:	cmp	r5, #0
   7b3d0:	beq	7b560 <fputs@plt+0x75f48>
   7b3d4:	cmp	r7, #0
   7b3d8:	beq	7b4f4 <fputs@plt+0x75edc>
   7b3dc:	cmp	r6, #0
   7b3e0:	beq	7b518 <fputs@plt+0x75f00>
   7b3e4:	cmp	r4, #0
   7b3e8:	moveq	r4, r5
   7b3ec:	moveq	r6, #1
   7b3f0:	beq	7b398 <fputs@plt+0x75d80>
   7b3f4:	mov	r0, #1
   7b3f8:	bl	6b9e0 <fputs@plt+0x663c8>
   7b3fc:	mov	r6, r0
   7b400:	mov	r0, r4
   7b404:	bl	55c4 <basename@plt>
   7b408:	mov	r3, r6
   7b40c:	ldr	r1, [sp, #20]
   7b410:	mov	r2, r9
   7b414:	str	r0, [sp]
   7b418:	mov	r0, #1
   7b41c:	bl	4c94 <__printf_chk@plt>
   7b420:	cmp	r8, #0
   7b424:	beq	7b540 <fputs@plt+0x75f28>
   7b428:	ldr	r3, [sp, #96]	; 0x60
   7b42c:	mov	r0, r4
   7b430:	mov	r1, r8
   7b434:	ldr	r2, [sp, #24]
   7b438:	str	r3, [sp]
   7b43c:	ldr	r3, [sp, #16]
   7b440:	bl	7b2d8 <fputs@plt+0x75cc0>
   7b444:	mov	r0, r4
   7b448:	mov	r6, #1
   7b44c:	bl	4e5c <free@plt>
   7b450:	mov	r0, sl
   7b454:	mov	r1, fp
   7b458:	mov	r4, r5
   7b45c:	bl	798a0 <fputs@plt+0x74288>
   7b460:	cmp	r0, #0
   7b464:	bgt	7b3ac <fputs@plt+0x75d94>
   7b468:	bne	7b5f8 <fputs@plt+0x75fe0>
   7b46c:	cmp	r6, #0
   7b470:	beq	7b604 <fputs@plt+0x75fec>
   7b474:	cmp	r4, #0
   7b478:	moveq	r5, r4
   7b47c:	moveq	r6, r4
   7b480:	beq	7b570 <fputs@plt+0x75f58>
   7b484:	mov	r0, #2
   7b488:	bl	6b9e0 <fputs@plt+0x663c8>
   7b48c:	mov	r5, r0
   7b490:	mov	r0, r4
   7b494:	bl	55c4 <basename@plt>
   7b498:	ldr	r1, [pc, #612]	; 7b704 <fputs@plt+0x760ec>
   7b49c:	mov	r3, r5
   7b4a0:	mov	r2, r9
   7b4a4:	add	r1, pc, r1
   7b4a8:	str	r0, [sp]
   7b4ac:	mov	r0, #1
   7b4b0:	bl	4c94 <__printf_chk@plt>
   7b4b4:	ldr	r1, [pc, #588]	; 7b708 <fputs@plt+0x760f0>
   7b4b8:	mov	r0, r9
   7b4bc:	add	r1, pc, r1
   7b4c0:	bl	66c68 <fputs@plt+0x61650>
   7b4c4:	subs	r5, r0, #0
   7b4c8:	beq	7b630 <fputs@plt+0x76018>
   7b4cc:	ldr	r3, [sp, #96]	; 0x60
   7b4d0:	mov	r0, r4
   7b4d4:	ldr	r1, [sp, #28]
   7b4d8:	str	r3, [sp]
   7b4dc:	sub	r2, r1, #2
   7b4e0:	ldr	r3, [sp, #16]
   7b4e4:	mov	r1, r5
   7b4e8:	bl	7b2d8 <fputs@plt+0x75cc0>
   7b4ec:	mov	r6, #0
   7b4f0:	b	7b570 <fputs@plt+0x75f58>
   7b4f4:	mov	r0, r7
   7b4f8:	mov	r1, r5
   7b4fc:	mov	r2, r7
   7b500:	bl	79fcc <fputs@plt+0x749b4>
   7b504:	cmp	r0, #0
   7b508:	ble	7b3dc <fputs@plt+0x75dc4>
   7b50c:	mov	r0, r5
   7b510:	bl	4e5c <free@plt>
   7b514:	b	7b398 <fputs@plt+0x75d80>
   7b518:	ldr	r1, [sp, #16]
   7b51c:	mov	r3, #1
   7b520:	ldr	r2, [sp, #96]	; 0x60
   7b524:	ldr	r0, [sp, #32]
   7b528:	str	r1, [sp]
   7b52c:	mov	r1, r9
   7b530:	str	r2, [sp, #4]
   7b534:	ldr	r2, [sp, #28]
   7b538:	bl	7b058 <fputs@plt+0x75a40>
   7b53c:	b	7b3e4 <fputs@plt+0x75dcc>
   7b540:	mov	r0, r8
   7b544:	bl	6b9e0 <fputs@plt+0x663c8>
   7b548:	mov	r1, r0
   7b54c:	mov	r0, r9
   7b550:	bl	66c68 <fputs@plt+0x61650>
   7b554:	cmp	r0, #0
   7b558:	mov	r8, r0
   7b55c:	bne	7b428 <fputs@plt+0x75e10>
   7b560:	mov	r0, r5
   7b564:	mvn	r6, #11
   7b568:	bl	4e5c <free@plt>
   7b56c:	mov	r5, #0
   7b570:	mov	r0, sl
   7b574:	bl	51d4 <closedir@plt>
   7b578:	mov	r0, r5
   7b57c:	bl	4e5c <free@plt>
   7b580:	mov	r0, r4
   7b584:	bl	4e5c <free@plt>
   7b588:	mov	r0, r8
   7b58c:	bl	4e5c <free@plt>
   7b590:	ldr	r0, [sp, #44]	; 0x2c
   7b594:	bl	4e5c <free@plt>
   7b598:	ldr	r1, [sp, #36]	; 0x24
   7b59c:	ldr	r2, [sp, #52]	; 0x34
   7b5a0:	mov	r0, r6
   7b5a4:	ldr	r3, [r1]
   7b5a8:	cmp	r2, r3
   7b5ac:	bne	7b638 <fputs@plt+0x76020>
   7b5b0:	add	sp, sp, #60	; 0x3c
   7b5b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b5b8:	mov	r6, r0
   7b5bc:	mov	r4, #0
   7b5c0:	mov	r8, r4
   7b5c4:	mov	r5, r4
   7b5c8:	b	7b578 <fputs@plt+0x75f60>
   7b5cc:	bl	68ca0 <fputs@plt+0x63688>
   7b5d0:	cmp	r9, #0
   7b5d4:	str	r0, [sp, #28]
   7b5d8:	bne	7b338 <fputs@plt+0x75d20>
   7b5dc:	ldr	r9, [pc, #296]	; 7b70c <fputs@plt+0x760f4>
   7b5e0:	add	r9, pc, r9
   7b5e4:	b	7b338 <fputs@plt+0x75d20>
   7b5e8:	bl	55b8 <__errno_location@plt>
   7b5ec:	ldr	r6, [r0]
   7b5f0:	rsb	r6, r6, #0
   7b5f4:	b	7b5bc <fputs@plt+0x75fa4>
   7b5f8:	mov	r6, r0
   7b5fc:	mov	r5, #0
   7b600:	b	7b570 <fputs@plt+0x75f58>
   7b604:	ldr	r1, [sp, #16]
   7b608:	adds	r3, r4, #0
   7b60c:	ldr	r2, [sp, #96]	; 0x60
   7b610:	ldr	r0, [sp, #32]
   7b614:	movne	r3, #1
   7b618:	str	r1, [sp]
   7b61c:	mov	r1, r9
   7b620:	str	r2, [sp, #4]
   7b624:	ldr	r2, [sp, #28]
   7b628:	bl	7b058 <fputs@plt+0x75a40>
   7b62c:	b	7b474 <fputs@plt+0x75e5c>
   7b630:	mvn	r6, #11
   7b634:	b	7b570 <fputs@plt+0x75f58>
   7b638:	bl	524c <__stack_chk_fail@plt>
   7b63c:	mov	r6, r0
   7b640:	mov	r0, sl
   7b644:	bl	51d4 <closedir@plt>
   7b648:	mov	r0, r5
   7b64c:	bl	4e5c <free@plt>
   7b650:	mov	r0, r4
   7b654:	bl	4e5c <free@plt>
   7b658:	mov	r0, r8
   7b65c:	bl	4e5c <free@plt>
   7b660:	ldr	r0, [sp, #44]	; 0x2c
   7b664:	bl	4e5c <free@plt>
   7b668:	mov	r0, r6
   7b66c:	bl	54f8 <_Unwind_Resume@plt>
   7b670:	mov	r6, r0
   7b674:	mov	r5, #0
   7b678:	b	7b640 <fputs@plt+0x76028>
   7b67c:	mov	r6, r0
   7b680:	mov	r5, #0
   7b684:	mov	r0, r5
   7b688:	mov	r5, #0
   7b68c:	bl	4e5c <free@plt>
   7b690:	b	7b640 <fputs@plt+0x76028>
   7b694:	mov	r8, #0
   7b698:	mov	r6, r0
   7b69c:	mov	r4, r8
   7b6a0:	mov	r5, r8
   7b6a4:	b	7b648 <fputs@plt+0x76030>
   7b6a8:	mov	r6, r0
   7b6ac:	b	7b684 <fputs@plt+0x7606c>
   7b6b0:	ldr	r0, [pc, #88]	; 7b710 <fputs@plt+0x760f8>
   7b6b4:	mov	r2, #128	; 0x80
   7b6b8:	ldr	r1, [pc, #84]	; 7b714 <fputs@plt+0x760fc>
   7b6bc:	ldr	r3, [pc, #84]	; 7b718 <fputs@plt+0x76100>
   7b6c0:	add	r0, pc, r0
   7b6c4:	add	r1, pc, r1
   7b6c8:	add	r3, pc, r3
   7b6cc:	bl	76bb0 <fputs@plt+0x71598>
   7b6d0:	b	7b694 <fputs@plt+0x7607c>
   7b6d4:	b	7b694 <fputs@plt+0x7607c>
   7b6d8:	mov	r6, r0
   7b6dc:	b	7b648 <fputs@plt+0x76030>
   7b6e0:	b	7b694 <fputs@plt+0x7607c>
   7b6e4:	b	7b670 <fputs@plt+0x76058>
   7b6e8:	b	7b670 <fputs@plt+0x76058>
   7b6ec:	b	7b670 <fputs@plt+0x76058>
   7b6f0:	b	7b670 <fputs@plt+0x76058>
   7b6f4:	andeq	r5, r3, r4, lsl #17
   7b6f8:	andeq	r0, r0, r0, asr #8
   7b6fc:	andeq	r7, r1, ip, ror r7
   7b700:	andeq	ip, r1, r0, lsl #6
   7b704:	andeq	ip, r1, r4, ror #3
   7b708:	andeq	r8, r1, r0, asr #31
   7b70c:	andeq	lr, r0, r0, lsr #29
   7b710:	strdeq	fp, [r0], -r0
   7b714:	andeq	fp, r1, r8, lsr #31
   7b718:	andeq	fp, r1, r0, ror #30
   7b71c:	ldr	ip, [pc, #192]	; 7b7e4 <fputs@plt+0x761cc>
   7b720:	cmp	r1, #0
   7b724:	push	{r4, r5, r6, r7, lr}
   7b728:	add	ip, pc, ip
   7b72c:	ldr	r4, [pc, #180]	; 7b7e8 <fputs@plt+0x761d0>
   7b730:	sub	sp, sp, #20
   7b734:	mov	r6, r2
   7b738:	mov	r5, r3
   7b73c:	mov	r2, #0
   7b740:	ldrb	r7, [sp, #40]	; 0x28
   7b744:	ldr	r4, [ip, r4]
   7b748:	str	r2, [sp, #8]
   7b74c:	ldr	ip, [r4]
   7b750:	str	ip, [sp, #12]
   7b754:	beq	7b7b0 <fputs@plt+0x76198>
   7b758:	add	r3, sp, #8
   7b75c:	bl	79bf4 <fputs@plt+0x745dc>
   7b760:	cmp	r0, #0
   7b764:	blt	7b784 <fputs@plt+0x7616c>
   7b768:	ldr	r3, [sp, #44]	; 0x2c
   7b76c:	mov	r1, r6
   7b770:	ldr	r0, [sp, #8]
   7b774:	mov	r2, r5
   7b778:	str	r3, [sp]
   7b77c:	mov	r3, r7
   7b780:	bl	7b2d8 <fputs@plt+0x75cc0>
   7b784:	mov	r5, r0
   7b788:	ldr	r0, [sp, #8]
   7b78c:	bl	4e5c <free@plt>
   7b790:	ldr	r2, [sp, #12]
   7b794:	ldr	r3, [r4]
   7b798:	mov	r0, r5
   7b79c:	cmp	r2, r3
   7b7a0:	bne	7b7ac <fputs@plt+0x76194>
   7b7a4:	add	sp, sp, #20
   7b7a8:	pop	{r4, r5, r6, r7, pc}
   7b7ac:	bl	524c <__stack_chk_fail@plt>
   7b7b0:	ldr	r0, [pc, #52]	; 7b7ec <fputs@plt+0x761d4>
   7b7b4:	mov	r2, #204	; 0xcc
   7b7b8:	ldr	r1, [pc, #48]	; 7b7f0 <fputs@plt+0x761d8>
   7b7bc:	ldr	r3, [pc, #48]	; 7b7f4 <fputs@plt+0x761dc>
   7b7c0:	add	r0, pc, r0
   7b7c4:	add	r1, pc, r1
   7b7c8:	add	r3, pc, r3
   7b7cc:	bl	76bb0 <fputs@plt+0x71598>
   7b7d0:	mov	r4, r0
   7b7d4:	ldr	r0, [sp, #8]
   7b7d8:	bl	4e5c <free@plt>
   7b7dc:	mov	r0, r4
   7b7e0:	bl	54f8 <_Unwind_Resume@plt>
   7b7e4:	andeq	r5, r3, r0, asr r4
   7b7e8:	andeq	r0, r0, r0, asr #8
   7b7ec:	strdeq	fp, [r0], -r0
   7b7f0:	andeq	fp, r1, r8, lsr #29
   7b7f4:	andeq	fp, r1, r8, asr #29
   7b7f8:	ldr	ip, [pc, #568]	; 7ba38 <fputs@plt+0x76420>
   7b7fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b800:	add	ip, pc, ip
   7b804:	ldr	r5, [pc, #560]	; 7ba3c <fputs@plt+0x76424>
   7b808:	sub	sp, sp, #52	; 0x34
   7b80c:	subs	r9, r1, #0
   7b810:	mov	r8, r0
   7b814:	str	r3, [sp, #32]
   7b818:	mov	r4, r2
   7b81c:	ldr	r5, [ip, r5]
   7b820:	ldrb	lr, [sp, #88]	; 0x58
   7b824:	ldr	r6, [sp, #92]	; 0x5c
   7b828:	ldr	ip, [r5]
   7b82c:	str	r5, [sp, #28]
   7b830:	ldr	r7, [sp, #96]	; 0x60
   7b834:	str	ip, [sp, #44]	; 0x2c
   7b838:	beq	7b9dc <fputs@plt+0x763c4>
   7b83c:	ldr	r5, [sp, #100]	; 0x64
   7b840:	str	lr, [sp]
   7b844:	str	r5, [sp, #4]
   7b848:	bl	7b71c <fputs@plt+0x76104>
   7b84c:	cmp	r0, #0
   7b850:	blt	7b964 <fputs@plt+0x7634c>
   7b854:	cmp	r7, #0
   7b858:	beq	7b9c0 <fputs@plt+0x763a8>
   7b85c:	ldr	r5, [sp, #32]
   7b860:	cmp	r5, #0
   7b864:	beq	7b99c <fputs@plt+0x76384>
   7b868:	cmp	r4, #0
   7b86c:	strne	r4, [sp, #36]	; 0x24
   7b870:	beq	7b9b0 <fputs@plt+0x76398>
   7b874:	mvn	r0, #0
   7b878:	mov	r1, r7
   7b87c:	bl	7f53c <fputs@plt+0x79f24>
   7b880:	mov	r5, #0
   7b884:	cmp	r0, #3
   7b888:	bls	7b9cc <fputs@plt+0x763b4>
   7b88c:	lsl	r0, r7, #2
   7b890:	bl	5210 <malloc@plt>
   7b894:	cmp	r0, #0
   7b898:	str	r0, [sp, #24]
   7b89c:	beq	7b9cc <fputs@plt+0x763b4>
   7b8a0:	str	r5, [sp, #20]
   7b8a4:	add	fp, sp, #40	; 0x28
   7b8a8:	mov	r4, r5
   7b8ac:	mov	sl, r5
   7b8b0:	b	7b8c8 <fputs@plt+0x762b0>
   7b8b4:	mov	r0, r5
   7b8b8:	add	r4, r4, #1
   7b8bc:	bl	4e5c <free@plt>
   7b8c0:	cmp	r4, r7
   7b8c4:	beq	7b928 <fputs@plt+0x76310>
   7b8c8:	mov	r0, r8
   7b8cc:	ldr	r1, [r6], #4
   7b8d0:	mov	r2, fp
   7b8d4:	str	sl, [sp, #40]	; 0x28
   7b8d8:	bl	7a16c <fputs@plt+0x74b54>
   7b8dc:	cmp	r0, #0
   7b8e0:	blt	7b988 <fputs@plt+0x76370>
   7b8e4:	ldr	r5, [sp, #40]	; 0x28
   7b8e8:	mov	r1, r9
   7b8ec:	mov	r0, r5
   7b8f0:	bl	6ec88 <fputs@plt+0x69670>
   7b8f4:	cmp	r0, #0
   7b8f8:	bne	7b8b4 <fputs@plt+0x7629c>
   7b8fc:	ldr	r2, [r6, #-4]
   7b900:	mov	r0, r5
   7b904:	ldr	ip, [sp, #24]
   7b908:	add	r4, r4, #1
   7b90c:	ldr	r5, [sp, #20]
   7b910:	add	r3, r5, #1
   7b914:	str	r3, [sp, #20]
   7b918:	str	r2, [ip, r5, lsl #2]
   7b91c:	bl	4e5c <free@plt>
   7b920:	cmp	r4, r7
   7b924:	bne	7b8c8 <fputs@plt+0x762b0>
   7b928:	ldr	r5, [sp, #100]	; 0x64
   7b92c:	mov	r0, #1
   7b930:	mov	ip, #0
   7b934:	str	r0, [sp]
   7b938:	ldr	r1, [sp, #20]
   7b93c:	str	r5, [sp, #8]
   7b940:	ldr	r2, [sp, #36]	; 0x24
   7b944:	ldr	r3, [sp, #32]
   7b948:	ldr	r0, [sp, #24]
   7b94c:	str	ip, [sp, #4]
   7b950:	bl	7adf0 <fputs@plt+0x757d8>
   7b954:	mov	r4, #0
   7b958:	ldr	r0, [sp, #24]
   7b95c:	bl	4e5c <free@plt>
   7b960:	b	7b968 <fputs@plt+0x76350>
   7b964:	mov	r4, r0
   7b968:	ldr	r5, [sp, #28]
   7b96c:	mov	r0, r4
   7b970:	ldr	r2, [sp, #44]	; 0x2c
   7b974:	ldr	r3, [r5]
   7b978:	cmp	r2, r3
   7b97c:	bne	7b9d8 <fputs@plt+0x763c0>
   7b980:	add	sp, sp, #52	; 0x34
   7b984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b988:	mov	r3, r0
   7b98c:	ldr	r0, [sp, #40]	; 0x28
   7b990:	mov	r4, r3
   7b994:	bl	4e5c <free@plt>
   7b998:	b	7b958 <fputs@plt+0x76340>
   7b99c:	bl	68ca0 <fputs@plt+0x63688>
   7b9a0:	cmp	r4, #0
   7b9a4:	str	r0, [sp, #32]
   7b9a8:	strne	r4, [sp, #36]	; 0x24
   7b9ac:	bne	7b874 <fputs@plt+0x7625c>
   7b9b0:	ldr	r5, [pc, #136]	; 7ba40 <fputs@plt+0x76428>
   7b9b4:	add	r5, pc, r5
   7b9b8:	str	r5, [sp, #36]	; 0x24
   7b9bc:	b	7b874 <fputs@plt+0x7625c>
   7b9c0:	str	r7, [sp, #24]
   7b9c4:	mov	r4, r7
   7b9c8:	b	7b958 <fputs@plt+0x76340>
   7b9cc:	str	r5, [sp, #24]
   7b9d0:	mvn	r4, #11
   7b9d4:	b	7b958 <fputs@plt+0x76340>
   7b9d8:	bl	524c <__stack_chk_fail@plt>
   7b9dc:	ldr	r0, [pc, #96]	; 7ba44 <fputs@plt+0x7642c>
   7b9e0:	mov	r2, #253	; 0xfd
   7b9e4:	ldr	r1, [pc, #92]	; 7ba48 <fputs@plt+0x76430>
   7b9e8:	ldr	r3, [pc, #92]	; 7ba4c <fputs@plt+0x76434>
   7b9ec:	add	r0, pc, r0
   7b9f0:	add	r1, pc, r1
   7b9f4:	add	r3, pc, r3
   7b9f8:	bl	76bb0 <fputs@plt+0x71598>
   7b9fc:	mov	r4, r0
   7ba00:	mov	r5, #0
   7ba04:	str	r5, [sp, #24]
   7ba08:	ldr	r0, [sp, #24]
   7ba0c:	bl	4e5c <free@plt>
   7ba10:	mov	r0, r4
   7ba14:	bl	54f8 <_Unwind_Resume@plt>
   7ba18:	ldr	r5, [sp, #40]	; 0x28
   7ba1c:	mov	r4, r0
   7ba20:	mov	r0, r5
   7ba24:	bl	4e5c <free@plt>
   7ba28:	b	7ba08 <fputs@plt+0x763f0>
   7ba2c:	b	7ba1c <fputs@plt+0x76404>
   7ba30:	mov	r4, r0
   7ba34:	b	7ba08 <fputs@plt+0x763f0>
   7ba38:	andeq	r5, r3, r8, ror r3
   7ba3c:	andeq	r0, r0, r0, asr #8
   7ba40:	andeq	lr, r0, ip, asr #21
   7ba44:	andeq	fp, r0, r4, asr #13
   7ba48:	andeq	fp, r1, ip, ror ip
   7ba4c:	andeq	fp, r1, ip, lsl ip
   7ba50:	push	{r3, r4, r5, lr}
   7ba54:	subs	r4, r1, #0
   7ba58:	mov	r5, r0
   7ba5c:	beq	7ba90 <fputs@plt+0x76478>
   7ba60:	mov	r2, #92	; 0x5c
   7ba64:	mov	r3, #120	; 0x78
   7ba68:	strb	r2, [r4]
   7ba6c:	lsr	r0, r0, #4
   7ba70:	strb	r3, [r4, #1]
   7ba74:	bl	67544 <fputs@plt+0x61f2c>
   7ba78:	strb	r0, [r4, #2]
   7ba7c:	mov	r0, r5
   7ba80:	bl	67544 <fputs@plt+0x61f2c>
   7ba84:	strb	r0, [r4, #3]
   7ba88:	add	r0, r4, #4
   7ba8c:	pop	{r3, r4, r5, pc}
   7ba90:	ldr	r0, [pc, #24]	; 7bab0 <fputs@plt+0x76498>
   7ba94:	mov	r2, #218	; 0xda
   7ba98:	ldr	r1, [pc, #20]	; 7bab4 <fputs@plt+0x7649c>
   7ba9c:	ldr	r3, [pc, #20]	; 7bab8 <fputs@plt+0x764a0>
   7baa0:	add	r0, pc, r0
   7baa4:	add	r1, pc, r1
   7baa8:	add	r3, pc, r3
   7baac:	bl	76bb0 <fputs@plt+0x71598>
   7bab0:	andeq	lr, r0, ip, lsr r1
   7bab4:	andeq	fp, r1, ip, asr #25
   7bab8:	andeq	fp, r1, r8, ror ip
   7babc:	cmp	r0, #12
   7bac0:	bhi	7bad4 <fputs@plt+0x764bc>
   7bac4:	ldr	r3, [pc, #16]	; 7badc <fputs@plt+0x764c4>
   7bac8:	add	r3, pc, r3
   7bacc:	ldr	r0, [r3, r0, lsl #2]
   7bad0:	bx	lr
   7bad4:	mov	r0, #0
   7bad8:	bx	lr
   7badc:	andeq	r4, r3, r0, lsr #5
   7bae0:	mov	r2, r0
   7bae4:	ldr	r0, [pc, #8]	; 7baf4 <fputs@plt+0x764dc>
   7bae8:	mov	r1, #13
   7baec:	add	r0, pc, r0
   7baf0:	b	6e010 <fputs@plt+0x689f8>
   7baf4:	andeq	r4, r3, ip, ror r2
   7baf8:	mov	r2, r0
   7bafc:	ldr	r0, [pc, #8]	; 7bb0c <fputs@plt+0x764f4>
   7bb00:	mov	r1, #6
   7bb04:	add	r0, pc, r0
   7bb08:	b	6e010 <fputs@plt+0x689f8>
   7bb0c:	andeq	r4, r3, ip, asr #4
   7bb10:	bics	r3, r1, #7
   7bb14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7bb18:	mov	r8, r1
   7bb1c:	mov	r5, r0
   7bb20:	bne	7bc74 <fputs@plt+0x7665c>
   7bb24:	cmp	r1, #0
   7bb28:	beq	7bb40 <fputs@plt+0x76528>
   7bb2c:	cmp	r0, #0
   7bb30:	beq	7bb40 <fputs@plt+0x76528>
   7bb34:	ldrb	r3, [r0]
   7bb38:	cmp	r3, #0
   7bb3c:	bne	7bb4c <fputs@plt+0x76534>
   7bb40:	mov	r6, #0
   7bb44:	mov	r0, r6
   7bb48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7bb4c:	bl	4fc4 <strlen@plt>
   7bb50:	cmp	r0, #255	; 0xff
   7bb54:	bhi	7bb40 <fputs@plt+0x76528>
   7bb58:	mov	r0, r5
   7bb5c:	mov	r1, #46	; 0x2e
   7bb60:	bl	4d84 <strrchr@plt>
   7bb64:	cmp	r0, #0
   7bb68:	cmpne	r0, r5
   7bb6c:	mov	r7, r0
   7bb70:	movne	r6, #0
   7bb74:	moveq	r6, #1
   7bb78:	beq	7bb40 <fputs@plt+0x76528>
   7bb7c:	ldr	r0, [pc, #272]	; 7bc94 <fputs@plt+0x7667c>
   7bb80:	mov	r1, #13
   7bb84:	add	r2, r7, #1
   7bb88:	add	r0, pc, r0
   7bb8c:	bl	6e010 <fputs@plt+0x689f8>
   7bb90:	cmp	r0, #0
   7bb94:	blt	7bb40 <fputs@plt+0x76528>
   7bb98:	cmp	r5, r7
   7bb9c:	bcs	7bc24 <fputs@plt+0x7660c>
   7bba0:	ldr	r9, [pc, #240]	; 7bc98 <fputs@plt+0x76680>
   7bba4:	mov	r4, r5
   7bba8:	mov	sl, r6
   7bbac:	add	r9, pc, r9
   7bbb0:	b	7bbcc <fputs@plt+0x765b4>
   7bbb4:	mov	r0, r9
   7bbb8:	bl	4cb8 <strchr@plt>
   7bbbc:	cmp	r0, #0
   7bbc0:	beq	7bb40 <fputs@plt+0x76528>
   7bbc4:	cmp	r4, r7
   7bbc8:	beq	7bbe8 <fputs@plt+0x765d0>
   7bbcc:	mov	r3, r4
   7bbd0:	ldrb	r1, [r4], #1
   7bbd4:	cmp	r1, #64	; 0x40
   7bbd8:	bne	7bbb4 <fputs@plt+0x7659c>
   7bbdc:	cmp	sl, #0
   7bbe0:	moveq	sl, r3
   7bbe4:	b	7bbb4 <fputs@plt+0x7659c>
   7bbe8:	cmp	sl, r5
   7bbec:	beq	7bb40 <fputs@plt+0x76528>
   7bbf0:	tst	r8, #1
   7bbf4:	beq	7bc30 <fputs@plt+0x76618>
   7bbf8:	cmp	sl, #0
   7bbfc:	beq	7bc6c <fputs@plt+0x76654>
   7bc00:	tst	r8, #2
   7bc04:	bne	7bc40 <fputs@plt+0x76628>
   7bc08:	tst	r8, #4
   7bc0c:	beq	7bb44 <fputs@plt+0x7652c>
   7bc10:	add	sl, sl, #1
   7bc14:	subs	r3, r7, sl
   7bc18:	rsbs	r6, r3, #0
   7bc1c:	adcs	r6, r6, r3
   7bc20:	b	7bb44 <fputs@plt+0x7652c>
   7bc24:	tst	r8, #1
   7bc28:	moveq	sl, r6
   7bc2c:	bne	7bc6c <fputs@plt+0x76654>
   7bc30:	tst	r8, #2
   7bc34:	beq	7bc58 <fputs@plt+0x76640>
   7bc38:	cmp	sl, #0
   7bc3c:	beq	7bb44 <fputs@plt+0x7652c>
   7bc40:	add	sl, sl, #1
   7bc44:	cmp	r7, sl
   7bc48:	bhi	7bc6c <fputs@plt+0x76654>
   7bc4c:	tst	r8, #4
   7bc50:	bne	7bc14 <fputs@plt+0x765fc>
   7bc54:	b	7bb44 <fputs@plt+0x7652c>
   7bc58:	tst	r8, #4
   7bc5c:	beq	7bb44 <fputs@plt+0x7652c>
   7bc60:	cmp	sl, #0
   7bc64:	bne	7bc10 <fputs@plt+0x765f8>
   7bc68:	b	7bb44 <fputs@plt+0x7652c>
   7bc6c:	mov	r6, #1
   7bc70:	b	7bb44 <fputs@plt+0x7652c>
   7bc74:	ldr	r0, [pc, #32]	; 7bc9c <fputs@plt+0x76684>
   7bc78:	mov	r2, #69	; 0x45
   7bc7c:	ldr	r1, [pc, #28]	; 7bca0 <fputs@plt+0x76688>
   7bc80:	ldr	r3, [pc, #28]	; 7bca4 <fputs@plt+0x7668c>
   7bc84:	add	r0, pc, r0
   7bc88:	add	r1, pc, r1
   7bc8c:	add	r3, pc, r3
   7bc90:	bl	76bb0 <fputs@plt+0x71598>
   7bc94:	andeq	r4, r3, r0, ror #3
   7bc98:	andeq	fp, r1, r4, lsr #24
   7bc9c:	andeq	fp, r1, r4, lsl #22
   7bca0:	andeq	fp, r1, r8, ror #21
   7bca4:	andeq	fp, r1, r4, ror #20
   7bca8:	push	{r4, lr}
   7bcac:	subs	r4, r0, #0
   7bcb0:	beq	7bce4 <fputs@plt+0x766cc>
   7bcb4:	ldrb	r3, [r4]
   7bcb8:	cmp	r3, #0
   7bcbc:	bne	7bcc8 <fputs@plt+0x766b0>
   7bcc0:	mov	r0, r3
   7bcc4:	pop	{r4, pc}
   7bcc8:	ldr	r1, [pc, #28]	; 7bcec <fputs@plt+0x766d4>
   7bccc:	add	r1, pc, r1
   7bcd0:	bl	53fc <strspn@plt>
   7bcd4:	ldrb	r0, [r4, r0]
   7bcd8:	rsbs	r0, r0, #1
   7bcdc:	movcc	r0, #0
   7bce0:	pop	{r4, pc}
   7bce4:	mov	r0, r4
   7bce8:	pop	{r4, pc}
   7bcec:	andeq	fp, r1, r4, lsl #22
   7bcf0:	push	{r4, r5, r6, lr}
   7bcf4:	subs	r6, r0, #0
   7bcf8:	mov	r5, r1
   7bcfc:	beq	7bd94 <fputs@plt+0x7677c>
   7bd00:	cmp	r1, #0
   7bd04:	beq	7bd74 <fputs@plt+0x7675c>
   7bd08:	mov	r1, #64	; 0x40
   7bd0c:	bl	4cb8 <strchr@plt>
   7bd10:	subs	r4, r0, #0
   7bd14:	beq	7bd58 <fputs@plt+0x76740>
   7bd18:	mov	r0, r6
   7bd1c:	mov	r1, #46	; 0x2e
   7bd20:	bl	4d84 <strrchr@plt>
   7bd24:	cmp	r0, #0
   7bd28:	beq	7bd64 <fputs@plt+0x7674c>
   7bd2c:	cmp	r4, r0
   7bd30:	bhi	7bd64 <fputs@plt+0x7674c>
   7bd34:	rsb	r1, r4, r0
   7bd38:	add	r0, r4, #1
   7bd3c:	sub	r1, r1, #1
   7bd40:	bl	4dd8 <__strndup@plt>
   7bd44:	cmp	r0, #0
   7bd48:	beq	7bd6c <fputs@plt+0x76754>
   7bd4c:	str	r0, [r5]
   7bd50:	mov	r0, #1
   7bd54:	pop	{r4, r5, r6, pc}
   7bd58:	str	r4, [r5]
   7bd5c:	mov	r0, r4
   7bd60:	pop	{r4, r5, r6, pc}
   7bd64:	mvn	r0, #21
   7bd68:	pop	{r4, r5, r6, pc}
   7bd6c:	mvn	r0, #11
   7bd70:	pop	{r4, r5, r6, pc}
   7bd74:	ldr	r0, [pc, #56]	; 7bdb4 <fputs@plt+0x7679c>
   7bd78:	mov	r2, #143	; 0x8f
   7bd7c:	ldr	r1, [pc, #52]	; 7bdb8 <fputs@plt+0x767a0>
   7bd80:	ldr	r3, [pc, #52]	; 7bdbc <fputs@plt+0x767a4>
   7bd84:	add	r0, pc, r0
   7bd88:	add	r1, pc, r1
   7bd8c:	add	r3, pc, r3
   7bd90:	bl	76bb0 <fputs@plt+0x71598>
   7bd94:	ldr	r0, [pc, #36]	; 7bdc0 <fputs@plt+0x767a8>
   7bd98:	mov	r2, #142	; 0x8e
   7bd9c:	ldr	r1, [pc, #32]	; 7bdc4 <fputs@plt+0x767ac>
   7bda0:	ldr	r3, [pc, #32]	; 7bdc8 <fputs@plt+0x767b0>
   7bda4:	add	r0, pc, r0
   7bda8:	add	r1, pc, r1
   7bdac:	add	r3, pc, r3
   7bdb0:	bl	76bb0 <fputs@plt+0x71598>
   7bdb4:	ldrdeq	fp, [r1], -r8
   7bdb8:	andeq	fp, r1, r8, ror #19
   7bdbc:	andeq	fp, r1, r4, lsr #19
   7bdc0:	andeq	r0, r1, r8, asr r3
   7bdc4:	andeq	fp, r1, r8, asr #19
   7bdc8:	andeq	fp, r1, r4, lsl #19
   7bdcc:	push	{r4, lr}
   7bdd0:	subs	r4, r0, #0
   7bdd4:	beq	7bdf8 <fputs@plt+0x767e0>
   7bdd8:	mov	r1, #46	; 0x2e
   7bddc:	bl	4d84 <strrchr@plt>
   7bde0:	subs	r1, r0, #0
   7bde4:	beq	7be18 <fputs@plt+0x76800>
   7bde8:	mov	r0, r4
   7bdec:	rsb	r1, r4, r1
   7bdf0:	pop	{r4, lr}
   7bdf4:	b	4dd8 <__strndup@plt>
   7bdf8:	ldr	r0, [pc, #56]	; 7be38 <fputs@plt+0x76820>
   7bdfc:	mov	r2, #169	; 0xa9
   7be00:	ldr	r1, [pc, #52]	; 7be3c <fputs@plt+0x76824>
   7be04:	ldr	r3, [pc, #52]	; 7be40 <fputs@plt+0x76828>
   7be08:	add	r0, pc, r0
   7be0c:	add	r1, pc, r1
   7be10:	add	r3, pc, r3
   7be14:	bl	76bb0 <fputs@plt+0x71598>
   7be18:	ldr	r0, [pc, #36]	; 7be44 <fputs@plt+0x7682c>
   7be1c:	mov	r2, #171	; 0xab
   7be20:	ldr	r1, [pc, #32]	; 7be48 <fputs@plt+0x76830>
   7be24:	ldr	r3, [pc, #32]	; 7be4c <fputs@plt+0x76834>
   7be28:	add	r0, pc, r0
   7be2c:	add	r1, pc, r1
   7be30:	add	r3, pc, r3
   7be34:	bl	76bb0 <fputs@plt+0x71598>
   7be38:	strdeq	r0, [r1], -r4
   7be3c:	andeq	fp, r1, r4, ror #18
   7be40:	andeq	fp, r1, r4, ror #27
   7be44:	andeq	fp, r1, r0, asr #20
   7be48:	andeq	fp, r1, r4, asr #18
   7be4c:	andeq	fp, r1, r4, asr #27
   7be50:	push	{r4, lr}
   7be54:	subs	r4, r0, #0
   7be58:	beq	7be84 <fputs@plt+0x7686c>
   7be5c:	mov	r1, #64	; 0x40
   7be60:	bl	4cb8 <strchr@plt>
   7be64:	subs	r1, r0, #0
   7be68:	mov	r0, r4
   7be6c:	beq	7be7c <fputs@plt+0x76864>
   7be70:	rsb	r1, r4, r1
   7be74:	pop	{r4, lr}
   7be78:	b	4dd8 <__strndup@plt>
   7be7c:	pop	{r4, lr}
   7be80:	b	7bdcc <fputs@plt+0x767b4>
   7be84:	ldr	r0, [pc, #24]	; 7bea4 <fputs@plt+0x7688c>
   7be88:	mov	r2, #178	; 0xb2
   7be8c:	ldr	r1, [pc, #20]	; 7bea8 <fputs@plt+0x76890>
   7be90:	ldr	r3, [pc, #20]	; 7beac <fputs@plt+0x76894>
   7be94:	add	r0, pc, r0
   7be98:	add	r1, pc, r1
   7be9c:	add	r3, pc, r3
   7bea0:	bl	76bb0 <fputs@plt+0x71598>
   7bea4:	andeq	r0, r1, r8, ror #4
   7bea8:	ldrdeq	fp, [r1], -r8
   7beac:	andeq	fp, r1, r0, asr #16
   7beb0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7beb4:	subs	r6, r0, #0
   7beb8:	beq	7bfa8 <fputs@plt+0x76990>
   7bebc:	bl	4fc4 <strlen@plt>
   7bec0:	lsl	r4, r0, #2
   7bec4:	mvn	r0, #0
   7bec8:	add	r4, r4, #1
   7becc:	mov	r1, r4
   7bed0:	bl	7f53c <fputs@plt+0x79f24>
   7bed4:	cmp	r0, #0
   7bed8:	beq	7bfa0 <fputs@plt+0x76988>
   7bedc:	mov	r0, r4
   7bee0:	bl	5210 <malloc@plt>
   7bee4:	subs	r9, r0, #0
   7bee8:	beq	7bfa0 <fputs@plt+0x76988>
   7beec:	ldrb	r0, [r6]
   7bef0:	cmp	r0, #46	; 0x2e
   7bef4:	movne	r4, r0
   7bef8:	movne	r5, r9
   7befc:	beq	7bf88 <fputs@plt+0x76970>
   7bf00:	cmp	r4, #0
   7bf04:	beq	7bf78 <fputs@plt+0x76960>
   7bf08:	ldr	r7, [pc, #184]	; 7bfc8 <fputs@plt+0x769b0>
   7bf0c:	mov	r8, #45	; 0x2d
   7bf10:	add	r7, pc, r7
   7bf14:	b	7bf40 <fputs@plt+0x76928>
   7bf18:	mov	r0, r7
   7bf1c:	mov	r1, r4
   7bf20:	bl	4cb8 <strchr@plt>
   7bf24:	cmp	r0, #0
   7bf28:	strbne	r4, [r5]
   7bf2c:	addne	r5, r5, #1
   7bf30:	beq	7bf5c <fputs@plt+0x76944>
   7bf34:	ldrb	r4, [r6, #1]!
   7bf38:	cmp	r4, #0
   7bf3c:	beq	7bf78 <fputs@plt+0x76960>
   7bf40:	cmp	r4, #47	; 0x2f
   7bf44:	strbeq	r8, [r5]
   7bf48:	addeq	r5, r5, #1
   7bf4c:	beq	7bf34 <fputs@plt+0x7691c>
   7bf50:	cmp	r4, #45	; 0x2d
   7bf54:	cmpne	r4, #92	; 0x5c
   7bf58:	bne	7bf18 <fputs@plt+0x76900>
   7bf5c:	mov	r0, r4
   7bf60:	mov	r1, r5
   7bf64:	bl	7ba50 <fputs@plt+0x76438>
   7bf68:	ldrb	r4, [r6, #1]!
   7bf6c:	cmp	r4, #0
   7bf70:	mov	r5, r0
   7bf74:	bne	7bf40 <fputs@plt+0x76928>
   7bf78:	mov	r3, #0
   7bf7c:	mov	r0, r9
   7bf80:	strb	r3, [r5]
   7bf84:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7bf88:	mov	r1, r9
   7bf8c:	add	r6, r6, #1
   7bf90:	bl	7ba50 <fputs@plt+0x76438>
   7bf94:	ldrb	r4, [r6]
   7bf98:	mov	r5, r0
   7bf9c:	b	7bf00 <fputs@plt+0x768e8>
   7bfa0:	mov	r0, #0
   7bfa4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7bfa8:	ldr	r0, [pc, #28]	; 7bfcc <fputs@plt+0x769b4>
   7bfac:	movw	r2, #277	; 0x115
   7bfb0:	ldr	r1, [pc, #24]	; 7bfd0 <fputs@plt+0x769b8>
   7bfb4:	ldr	r3, [pc, #24]	; 7bfd4 <fputs@plt+0x769bc>
   7bfb8:	add	r0, pc, r0
   7bfbc:	add	r1, pc, r1
   7bfc0:	add	r3, pc, r3
   7bfc4:	bl	76bb0 <fputs@plt+0x71598>
   7bfc8:	andeq	fp, r1, r8, lsl #18
   7bfcc:	andeq	r4, r0, r0, lsr #19
   7bfd0:			; <UNDEFINED> instruction: 0x0001b7b4
   7bfd4:	andeq	fp, r1, r4, lsl #25
   7bfd8:	ldr	r3, [pc, #244]	; 7c0d4 <fputs@plt+0x76abc>
   7bfdc:	ldr	r2, [pc, #244]	; 7c0d8 <fputs@plt+0x76ac0>
   7bfe0:	add	r3, pc, r3
   7bfe4:	push	{r4, r5, r6, lr}
   7bfe8:	subs	r4, r0, #0
   7bfec:	ldr	r5, [r3, r2]
   7bff0:	sub	sp, sp, #16
   7bff4:	ldr	r3, [r5]
   7bff8:	str	r3, [sp, #12]
   7bffc:	beq	7c09c <fputs@plt+0x76a84>
   7c000:	bl	54ec <__strdup@plt>
   7c004:	subs	r4, r0, #0
   7c008:	beq	7c090 <fputs@plt+0x76a78>
   7c00c:	bl	6ebfc <fputs@plt+0x695e4>
   7c010:	ldr	r3, [pc, #196]	; 7c0dc <fputs@plt+0x76ac4>
   7c014:	add	r3, pc, r3
   7c018:	ldm	r3, {r0, r1, r2}
   7c01c:	stm	sp, {r0, r1, r2}
   7c020:	mov	r0, sp
   7c024:	mov	r1, r4
   7c028:	bl	745c0 <fputs@plt+0x6efa8>
   7c02c:	cmp	r0, #0
   7c030:	beq	7c074 <fputs@plt+0x76a5c>
   7c034:	mov	r0, #2
   7c038:	bl	5210 <malloc@plt>
   7c03c:	cmp	r0, #0
   7c040:	beq	7c090 <fputs@plt+0x76a78>
   7c044:	mov	r6, r0
   7c048:	mov	r3, #45	; 0x2d
   7c04c:	strh	r3, [r0]
   7c050:	mov	r0, r4
   7c054:	bl	4e5c <free@plt>
   7c058:	ldr	r2, [sp, #12]
   7c05c:	ldr	r3, [r5]
   7c060:	mov	r0, r6
   7c064:	cmp	r2, r3
   7c068:	bne	7c098 <fputs@plt+0x76a80>
   7c06c:	add	sp, sp, #16
   7c070:	pop	{r4, r5, r6, pc}
   7c074:	ldrb	r3, [r4]
   7c078:	cmp	r3, #47	; 0x2f
   7c07c:	addeq	r0, r4, #1
   7c080:	movne	r0, r4
   7c084:	bl	7beb0 <fputs@plt+0x76898>
   7c088:	mov	r6, r0
   7c08c:	b	7c050 <fputs@plt+0x76a38>
   7c090:	mov	r6, #0
   7c094:	b	7c050 <fputs@plt+0x76a38>
   7c098:	bl	524c <__stack_chk_fail@plt>
   7c09c:	ldr	r0, [pc, #60]	; 7c0e0 <fputs@plt+0x76ac8>
   7c0a0:	movw	r2, #325	; 0x145
   7c0a4:	ldr	r1, [pc, #56]	; 7c0e4 <fputs@plt+0x76acc>
   7c0a8:	ldr	r3, [pc, #56]	; 7c0e8 <fputs@plt+0x76ad0>
   7c0ac:	add	r0, pc, r0
   7c0b0:	add	r1, pc, r1
   7c0b4:	add	r3, pc, r3
   7c0b8:	bl	76bb0 <fputs@plt+0x71598>
   7c0bc:	mov	r5, r0
   7c0c0:	mov	r0, r4
   7c0c4:	bl	4e5c <free@plt>
   7c0c8:	mov	r0, r5
   7c0cc:	bl	54f8 <_Unwind_Resume@plt>
   7c0d0:	b	7c0bc <fputs@plt+0x76aa4>
   7c0d4:	muleq	r3, r8, fp
   7c0d8:	andeq	r0, r0, r0, asr #8
   7c0dc:			; <UNDEFINED> instruction: 0x000351b0
   7c0e0:	andeq	r4, r0, ip, lsr #17
   7c0e4:	andeq	fp, r1, r0, asr #13
   7c0e8:	ldrdeq	fp, [r1], -r8
   7c0ec:	cmp	r0, #0
   7c0f0:	push	{r4, lr}
   7c0f4:	beq	7c130 <fputs@plt+0x76b18>
   7c0f8:	mov	r1, #64	; 0x40
   7c0fc:	bl	4cb8 <strchr@plt>
   7c100:	cmp	r0, #0
   7c104:	popeq	{r4, pc}
   7c108:	add	r4, r0, #1
   7c10c:	mov	r1, #46	; 0x2e
   7c110:	mov	r0, r4
   7c114:	bl	4d84 <strrchr@plt>
   7c118:	cmp	r0, #0
   7c11c:	popeq	{r4, pc}
   7c120:	subs	r3, r4, r0
   7c124:	rsbs	r0, r3, #0
   7c128:	adcs	r0, r0, r3
   7c12c:	pop	{r4, pc}
   7c130:	ldr	r0, [pc, #24]	; 7c150 <fputs@plt+0x76b38>
   7c134:	mov	r2, #360	; 0x168
   7c138:	ldr	r1, [pc, #20]	; 7c154 <fputs@plt+0x76b3c>
   7c13c:	ldr	r3, [pc, #20]	; 7c158 <fputs@plt+0x76b40>
   7c140:	add	r0, pc, r0
   7c144:	add	r1, pc, r1
   7c148:	add	r3, pc, r3
   7c14c:	bl	76bb0 <fputs@plt+0x71598>
   7c150:			; <UNDEFINED> instruction: 0x0000ffbc
   7c154:	andeq	fp, r1, ip, lsr #12
   7c158:	andeq	fp, r1, r4, ror #21
   7c15c:	cmp	r0, #0
   7c160:	push	{r4, lr}
   7c164:	beq	7c1a0 <fputs@plt+0x76b88>
   7c168:	mov	r1, #64	; 0x40
   7c16c:	bl	4cb8 <strchr@plt>
   7c170:	cmp	r0, #0
   7c174:	popeq	{r4, pc}
   7c178:	add	r4, r0, #1
   7c17c:	mov	r1, #46	; 0x2e
   7c180:	mov	r0, r4
   7c184:	bl	4d84 <strrchr@plt>
   7c188:	cmp	r0, #0
   7c18c:	popeq	{r4, pc}
   7c190:	cmp	r4, r0
   7c194:	movcs	r0, #0
   7c198:	movcc	r0, #1
   7c19c:	pop	{r4, pc}
   7c1a0:	ldr	r0, [pc, #24]	; 7c1c0 <fputs@plt+0x76ba8>
   7c1a4:	mov	r2, #376	; 0x178
   7c1a8:	ldr	r1, [pc, #20]	; 7c1c4 <fputs@plt+0x76bac>
   7c1ac:	ldr	r3, [pc, #20]	; 7c1c8 <fputs@plt+0x76bb0>
   7c1b0:	add	r0, pc, r0
   7c1b4:	add	r1, pc, r1
   7c1b8:	add	r3, pc, r3
   7c1bc:	bl	76bb0 <fputs@plt+0x71598>
   7c1c0:	andeq	pc, r0, ip, asr #30
   7c1c4:			; <UNDEFINED> instruction: 0x0001b5bc
   7c1c8:	andeq	fp, r1, r0, lsr #21
   7c1cc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7c1d0:	subs	r4, r0, #0
   7c1d4:	mov	r5, r1
   7c1d8:	beq	7c29c <fputs@plt+0x76c84>
   7c1dc:	cmp	r1, #0
   7c1e0:	beq	7c27c <fputs@plt+0x76c64>
   7c1e4:	mov	r1, #64	; 0x40
   7c1e8:	bl	4cb8 <strchr@plt>
   7c1ec:	subs	r8, r0, #0
   7c1f0:	mov	r0, r4
   7c1f4:	beq	7c274 <fputs@plt+0x76c5c>
   7c1f8:	mov	r1, #46	; 0x2e
   7c1fc:	bl	4d84 <strrchr@plt>
   7c200:	subs	r6, r0, #0
   7c204:	beq	7c260 <fputs@plt+0x76c48>
   7c208:	mov	r0, r5
   7c20c:	rsb	r8, r4, r8
   7c210:	bl	4fc4 <strlen@plt>
   7c214:	mov	r7, r0
   7c218:	mov	r0, r6
   7c21c:	bl	4fc4 <strlen@plt>
   7c220:	add	r3, r8, #2
   7c224:	add	r3, r3, r7
   7c228:	add	r0, r3, r0
   7c22c:	bl	5210 <malloc@plt>
   7c230:	subs	r9, r0, #0
   7c234:	beq	7c258 <fputs@plt+0x76c40>
   7c238:	mov	r1, r4
   7c23c:	add	r2, r8, #1
   7c240:	bl	4fac <mempcpy@plt>
   7c244:	mov	r1, r5
   7c248:	mov	r2, r7
   7c24c:	bl	4fac <mempcpy@plt>
   7c250:	mov	r1, r6
   7c254:	bl	50a8 <strcpy@plt>
   7c258:	mov	r0, r9
   7c25c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7c260:	mov	r1, r6
   7c264:	mov	r0, r4
   7c268:	bl	4c04 <__rawmemchr@plt>
   7c26c:	mov	r6, r0
   7c270:	b	7c208 <fputs@plt+0x76bf0>
   7c274:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   7c278:	b	54ec <__strdup@plt>
   7c27c:	ldr	r0, [pc, #56]	; 7c2bc <fputs@plt+0x76ca4>
   7c280:	movw	r2, #395	; 0x18b
   7c284:	ldr	r1, [pc, #52]	; 7c2c0 <fputs@plt+0x76ca8>
   7c288:	ldr	r3, [pc, #52]	; 7c2c4 <fputs@plt+0x76cac>
   7c28c:	add	r0, pc, r0
   7c290:	add	r1, pc, r1
   7c294:	add	r3, pc, r3
   7c298:	bl	76bb0 <fputs@plt+0x71598>
   7c29c:	ldr	r0, [pc, #36]	; 7c2c8 <fputs@plt+0x76cb0>
   7c2a0:	movw	r2, #394	; 0x18a
   7c2a4:	ldr	r1, [pc, #32]	; 7c2cc <fputs@plt+0x76cb4>
   7c2a8:	ldr	r3, [pc, #32]	; 7c2d0 <fputs@plt+0x76cb8>
   7c2ac:	add	r0, pc, r0
   7c2b0:	add	r1, pc, r1
   7c2b4:	add	r3, pc, r3
   7c2b8:	bl	76bb0 <fputs@plt+0x71598>
   7c2bc:	strdeq	r6, [r0], -r4
   7c2c0:	andeq	fp, r1, r0, ror #9
   7c2c4:	ldrdeq	fp, [r1], -ip
   7c2c8:	andeq	r4, r0, ip, lsr #13
   7c2cc:	andeq	fp, r1, r0, asr #9
   7c2d0:			; <UNDEFINED> instruction: 0x0001b9bc
   7c2d4:	push	{r3, r4, r5, r6, r7, lr}
   7c2d8:	subs	r4, r0, #0
   7c2dc:	beq	7c35c <fputs@plt+0x76d44>
   7c2e0:	mov	r1, #64	; 0x40
   7c2e4:	bl	4cb8 <strchr@plt>
   7c2e8:	subs	r6, r0, #0
   7c2ec:	mov	r0, r4
   7c2f0:	beq	7c354 <fputs@plt+0x76d3c>
   7c2f4:	mov	r1, #46	; 0x2e
   7c2f8:	bl	4d84 <strrchr@plt>
   7c2fc:	subs	r5, r0, #0
   7c300:	beq	7c340 <fputs@plt+0x76d28>
   7c304:	mov	r0, r5
   7c308:	rsb	r6, r4, r6
   7c30c:	bl	4fc4 <strlen@plt>
   7c310:	add	r3, r6, #2
   7c314:	add	r0, r3, r0
   7c318:	bl	5210 <malloc@plt>
   7c31c:	subs	r7, r0, #0
   7c320:	beq	7c338 <fputs@plt+0x76d20>
   7c324:	mov	r1, r4
   7c328:	add	r2, r6, #1
   7c32c:	bl	4fac <mempcpy@plt>
   7c330:	mov	r1, r5
   7c334:	bl	50a8 <strcpy@plt>
   7c338:	mov	r0, r7
   7c33c:	pop	{r3, r4, r5, r6, r7, pc}
   7c340:	mov	r1, r5
   7c344:	mov	r0, r4
   7c348:	bl	4c04 <__rawmemchr@plt>
   7c34c:	mov	r5, r0
   7c350:	b	7c304 <fputs@plt+0x76cec>
   7c354:	pop	{r3, r4, r5, r6, r7, lr}
   7c358:	b	54ec <__strdup@plt>
   7c35c:	ldr	r0, [pc, #24]	; 7c37c <fputs@plt+0x76d64>
   7c360:	movw	r2, #421	; 0x1a5
   7c364:	ldr	r1, [pc, #20]	; 7c380 <fputs@plt+0x76d68>
   7c368:	ldr	r3, [pc, #20]	; 7c384 <fputs@plt+0x76d6c>
   7c36c:	add	r0, pc, r0
   7c370:	add	r1, pc, r1
   7c374:	add	r3, pc, r3
   7c378:	bl	76bb0 <fputs@plt+0x71598>
   7c37c:	andeq	r4, r0, ip, ror #11
   7c380:	andeq	fp, r1, r0, lsl #8
   7c384:	andeq	fp, r1, r0, asr #6
   7c388:	push	{r4, r5, r6, lr}
   7c38c:	subs	r5, r0, #0
   7c390:	mov	r4, r1
   7c394:	beq	7c408 <fputs@plt+0x76df0>
   7c398:	cmp	r1, #0
   7c39c:	beq	7c3d0 <fputs@plt+0x76db8>
   7c3a0:	bl	7bfd8 <fputs@plt+0x769c0>
   7c3a4:	subs	r5, r0, #0
   7c3a8:	beq	7c3c8 <fputs@plt+0x76db0>
   7c3ac:	mov	r1, r4
   7c3b0:	bl	66c68 <fputs@plt+0x61650>
   7c3b4:	mov	r4, r0
   7c3b8:	mov	r0, r5
   7c3bc:	bl	4e5c <free@plt>
   7c3c0:	mov	r0, r4
   7c3c4:	pop	{r4, r5, r6, pc}
   7c3c8:	mov	r4, r5
   7c3cc:	b	7c3b8 <fputs@plt+0x76da0>
   7c3d0:	ldr	r0, [pc, #104]	; 7c440 <fputs@plt+0x76e28>
   7c3d4:	movw	r2, #445	; 0x1bd
   7c3d8:	ldr	r1, [pc, #100]	; 7c444 <fputs@plt+0x76e2c>
   7c3dc:	ldr	r3, [pc, #100]	; 7c448 <fputs@plt+0x76e30>
   7c3e0:	add	r0, pc, r0
   7c3e4:	add	r1, pc, r1
   7c3e8:	add	r3, pc, r3
   7c3ec:	bl	76bb0 <fputs@plt+0x71598>
   7c3f0:	mov	r6, r0
   7c3f4:	mov	r5, r4
   7c3f8:	mov	r0, r5
   7c3fc:	bl	4e5c <free@plt>
   7c400:	mov	r0, r6
   7c404:	bl	54f8 <_Unwind_Resume@plt>
   7c408:	ldr	r0, [pc, #60]	; 7c44c <fputs@plt+0x76e34>
   7c40c:	mov	r2, #444	; 0x1bc
   7c410:	ldr	r1, [pc, #56]	; 7c450 <fputs@plt+0x76e38>
   7c414:	ldr	r3, [pc, #56]	; 7c454 <fputs@plt+0x76e3c>
   7c418:	add	r0, pc, r0
   7c41c:	add	r1, pc, r1
   7c420:	add	r3, pc, r3
   7c424:	bl	76bb0 <fputs@plt+0x71598>
   7c428:	mov	r6, r0
   7c42c:	b	7c3f8 <fputs@plt+0x76de0>
   7c430:	mov	r6, r0
   7c434:	mov	r5, #0
   7c438:	b	7c3f8 <fputs@plt+0x76de0>
   7c43c:	b	7c428 <fputs@plt+0x76e10>
   7c440:	ldrdeq	fp, [r0], -r4
   7c444:	andeq	fp, r1, ip, lsl #7
   7c448:	andeq	fp, r1, r0, ror #5
   7c44c:	muleq	r0, r8, ip
   7c450:	andeq	fp, r1, r4, asr r3
   7c454:	andeq	fp, r1, r8, lsr #5
   7c458:	push	{r3, r4, r5, lr}
   7c45c:	subs	r4, r0, #0
   7c460:	beq	7c49c <fputs@plt+0x76e84>
   7c464:	bl	7e610 <fputs@plt+0x78ff8>
   7c468:	subs	r4, r0, #0
   7c46c:	beq	7c494 <fputs@plt+0x76e7c>
   7c470:	ldr	r0, [pc, #104]	; 7c4e0 <fputs@plt+0x76ec8>
   7c474:	mov	r1, r4
   7c478:	add	r0, pc, r0
   7c47c:	bl	66c68 <fputs@plt+0x61650>
   7c480:	mov	r5, r0
   7c484:	mov	r0, r4
   7c488:	bl	4e5c <free@plt>
   7c48c:	mov	r0, r5
   7c490:	pop	{r3, r4, r5, pc}
   7c494:	mov	r5, r4
   7c498:	b	7c484 <fputs@plt+0x76e6c>
   7c49c:	ldr	r0, [pc, #64]	; 7c4e4 <fputs@plt+0x76ecc>
   7c4a0:	movw	r2, #483	; 0x1e3
   7c4a4:	ldr	r1, [pc, #60]	; 7c4e8 <fputs@plt+0x76ed0>
   7c4a8:	ldr	r3, [pc, #60]	; 7c4ec <fputs@plt+0x76ed4>
   7c4ac:	add	r0, pc, r0
   7c4b0:	add	r1, pc, r1
   7c4b4:	add	r3, pc, r3
   7c4b8:	bl	76bb0 <fputs@plt+0x71598>
   7c4bc:	mov	r5, r0
   7c4c0:	mov	r0, r4
   7c4c4:	bl	4e5c <free@plt>
   7c4c8:	mov	r0, r5
   7c4cc:	bl	54f8 <_Unwind_Resume@plt>
   7c4d0:	mov	r5, r0
   7c4d4:	mov	r4, #0
   7c4d8:	b	7c4c0 <fputs@plt+0x76ea8>
   7c4dc:	b	7c4bc <fputs@plt+0x76ea4>
   7c4e0:	andeq	fp, r1, ip, lsr #8
   7c4e4:	andeq	sl, r0, r8, ror fp
   7c4e8:	andeq	fp, r1, r0, asr #5
   7c4ec:	andeq	fp, r1, r0, asr r2
   7c4f0:	push	{r4, r5, r6, lr}
   7c4f4:	mov	r6, r1
   7c4f8:	ldr	r1, [pc, #72]	; 7c548 <fputs@plt+0x76f30>
   7c4fc:	mov	r2, #31
   7c500:	mov	r4, r0
   7c504:	add	r1, pc, r1
   7c508:	bl	5468 <strncmp@plt>
   7c50c:	subs	r5, r0, #0
   7c510:	bne	7c534 <fputs@plt+0x76f1c>
   7c514:	adds	r0, r4, #31
   7c518:	beq	7c534 <fputs@plt+0x76f1c>
   7c51c:	bl	7e730 <fputs@plt+0x79118>
   7c520:	cmp	r0, #0
   7c524:	beq	7c540 <fputs@plt+0x76f28>
   7c528:	str	r0, [r6]
   7c52c:	mov	r0, r5
   7c530:	pop	{r4, r5, r6, pc}
   7c534:	mvn	r5, #21
   7c538:	mov	r0, r5
   7c53c:	pop	{r4, r5, r6, pc}
   7c540:	mvn	r5, #11
   7c544:	b	7c52c <fputs@plt+0x76f14>
   7c548:	andeq	fp, r1, r0, lsr #7
   7c54c:	cmp	r0, #0
   7c550:	push	{r3, lr}
   7c554:	beq	7c588 <fputs@plt+0x76f70>
   7c558:	mov	r1, #46	; 0x2e
   7c55c:	bl	4d84 <strrchr@plt>
   7c560:	cmp	r0, #0
   7c564:	beq	7c580 <fputs@plt+0x76f68>
   7c568:	add	r2, r0, #1
   7c56c:	ldr	r0, [pc, #52]	; 7c5a8 <fputs@plt+0x76f90>
   7c570:	mov	r1, #13
   7c574:	add	r0, pc, r0
   7c578:	pop	{r3, lr}
   7c57c:	b	6e010 <fputs@plt+0x689f8>
   7c580:	mvn	r0, #0
   7c584:	pop	{r3, pc}
   7c588:	ldr	r0, [pc, #28]	; 7c5ac <fputs@plt+0x76f94>
   7c58c:	movw	r2, #545	; 0x221
   7c590:	ldr	r1, [pc, #24]	; 7c5b0 <fputs@plt+0x76f98>
   7c594:	ldr	r3, [pc, #24]	; 7c5b4 <fputs@plt+0x76f9c>
   7c598:	add	r0, pc, r0
   7c59c:	add	r1, pc, r1
   7c5a0:	add	r3, pc, r3
   7c5a4:	bl	76bb0 <fputs@plt+0x71598>
   7c5a8:	strdeq	r3, [r3], -r4
   7c5ac:	andeq	pc, r0, r4, ror #22
   7c5b0:	ldrdeq	fp, [r1], -r4
   7c5b4:	andeq	fp, r1, r8, lsr #3
   7c5b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7c5bc:	subs	r6, r0, #0
   7c5c0:	mov	r4, r1
   7c5c4:	mov	r7, r2
   7c5c8:	beq	7c75c <fputs@plt+0x77144>
   7c5cc:	cmp	r2, #0
   7c5d0:	beq	7c73c <fputs@plt+0x77124>
   7c5d4:	ldrb	r3, [r2]
   7c5d8:	cmp	r3, #46	; 0x2e
   7c5dc:	bne	7c71c <fputs@plt+0x77104>
   7c5e0:	bl	68278 <fputs@plt+0x62c60>
   7c5e4:	cmp	r0, #0
   7c5e8:	mov	r0, r6
   7c5ec:	bne	7c68c <fputs@plt+0x77074>
   7c5f0:	bl	6e8a0 <fputs@plt+0x69288>
   7c5f4:	cmp	r0, #0
   7c5f8:	mov	r0, r6
   7c5fc:	bne	7c64c <fputs@plt+0x77034>
   7c600:	bl	4fc4 <strlen@plt>
   7c604:	mov	r5, r0
   7c608:	mov	r0, r7
   7c60c:	bl	4fc4 <strlen@plt>
   7c610:	add	r0, r0, #1
   7c614:	add	r0, r0, r5, lsl #2
   7c618:	bl	5210 <malloc@plt>
   7c61c:	subs	r9, r0, #0
   7c620:	beq	7c684 <fputs@plt+0x7706c>
   7c624:	cmp	r4, #1
   7c628:	bls	7c69c <fputs@plt+0x77084>
   7c62c:	ldr	r0, [pc, #328]	; 7c77c <fputs@plt+0x77164>
   7c630:	mov	r2, #254	; 0xfe
   7c634:	ldr	r1, [pc, #324]	; 7c780 <fputs@plt+0x77168>
   7c638:	ldr	r3, [pc, #324]	; 7c784 <fputs@plt+0x7716c>
   7c63c:	add	r0, pc, r0
   7c640:	add	r1, pc, r1
   7c644:	add	r3, pc, r3
   7c648:	bl	76bb0 <fputs@plt+0x71598>
   7c64c:	ldr	r1, [pc, #308]	; 7c788 <fputs@plt+0x77170>
   7c650:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   7c654:	add	r1, pc, r1
   7c658:	b	7c388 <fputs@plt+0x76d70>
   7c65c:	mov	r4, r9
   7c660:	mov	r0, r6
   7c664:	bl	7c54c <fputs@plt+0x76f34>
   7c668:	cmp	r0, #0
   7c66c:	movge	r3, #0
   7c670:	strbge	r3, [r4]
   7c674:	bge	7c684 <fputs@plt+0x7706c>
   7c678:	mov	r0, r4
   7c67c:	mov	r1, r7
   7c680:	bl	50a8 <strcpy@plt>
   7c684:	mov	r0, r9
   7c688:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7c68c:	ldr	r1, [pc, #248]	; 7c78c <fputs@plt+0x77174>
   7c690:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   7c694:	add	r1, pc, r1
   7c698:	b	7c388 <fputs@plt+0x76d70>
   7c69c:	beq	7c710 <fputs@plt+0x770f8>
   7c6a0:	ldr	r8, [pc, #232]	; 7c790 <fputs@plt+0x77178>
   7c6a4:	add	r8, pc, r8
   7c6a8:	ldrb	r1, [r6]
   7c6ac:	cmp	r1, #0
   7c6b0:	beq	7c65c <fputs@plt+0x77044>
   7c6b4:	add	r5, r6, #1
   7c6b8:	mov	r4, r9
   7c6bc:	mov	sl, #45	; 0x2d
   7c6c0:	b	7c6dc <fputs@plt+0x770c4>
   7c6c4:	ldrb	r3, [r5, #-1]
   7c6c8:	add	r4, r4, #1
   7c6cc:	strb	r3, [r4, #-1]
   7c6d0:	ldrb	r1, [r5], #1
   7c6d4:	cmp	r1, #0
   7c6d8:	beq	7c660 <fputs@plt+0x77048>
   7c6dc:	cmp	r1, #47	; 0x2f
   7c6e0:	strbeq	sl, [r4]
   7c6e4:	addeq	r4, r4, #1
   7c6e8:	beq	7c6d0 <fputs@plt+0x770b8>
   7c6ec:	mov	r0, r8
   7c6f0:	bl	4cb8 <strchr@plt>
   7c6f4:	cmp	r0, #0
   7c6f8:	bne	7c6c4 <fputs@plt+0x770ac>
   7c6fc:	mov	r1, r4
   7c700:	ldrb	r0, [r5, #-1]
   7c704:	bl	7ba50 <fputs@plt+0x76438>
   7c708:	mov	r4, r0
   7c70c:	b	7c6d0 <fputs@plt+0x770b8>
   7c710:	ldr	r8, [pc, #124]	; 7c794 <fputs@plt+0x7717c>
   7c714:	add	r8, pc, r8
   7c718:	b	7c6a8 <fputs@plt+0x77090>
   7c71c:	ldr	r0, [pc, #116]	; 7c798 <fputs@plt+0x77180>
   7c720:	mov	r2, #520	; 0x208
   7c724:	ldr	r1, [pc, #112]	; 7c79c <fputs@plt+0x77184>
   7c728:	ldr	r3, [pc, #112]	; 7c7a0 <fputs@plt+0x77188>
   7c72c:	add	r0, pc, r0
   7c730:	add	r1, pc, r1
   7c734:	add	r3, pc, r3
   7c738:	bl	76bb0 <fputs@plt+0x71598>
   7c73c:	ldr	r0, [pc, #96]	; 7c7a4 <fputs@plt+0x7718c>
   7c740:	movw	r2, #519	; 0x207
   7c744:	ldr	r1, [pc, #92]	; 7c7a8 <fputs@plt+0x77190>
   7c748:	ldr	r3, [pc, #92]	; 7c7ac <fputs@plt+0x77194>
   7c74c:	add	r0, pc, r0
   7c750:	add	r1, pc, r1
   7c754:	add	r3, pc, r3
   7c758:	bl	76bb0 <fputs@plt+0x71598>
   7c75c:	ldr	r0, [pc, #76]	; 7c7b0 <fputs@plt+0x77198>
   7c760:	movw	r2, #518	; 0x206
   7c764:	ldr	r1, [pc, #72]	; 7c7b4 <fputs@plt+0x7719c>
   7c768:	ldr	r3, [pc, #72]	; 7c7b8 <fputs@plt+0x771a0>
   7c76c:	add	r0, pc, r0
   7c770:	add	r1, pc, r1
   7c774:	add	r3, pc, r3
   7c778:	bl	76bb0 <fputs@plt+0x71598>
   7c77c:	andeq	fp, r1, r4, ror #5
   7c780:	andeq	fp, r1, r0, lsr r1
   7c784:	ldrdeq	fp, [r1], -r4
   7c788:	andeq	fp, r1, r4, asr #5
   7c78c:	andeq	fp, r1, ip, ror r2
   7c790:	andeq	fp, r1, ip, lsr #2
   7c794:			; <UNDEFINED> instruction: 0x0001b1b0
   7c798:	andeq	fp, r1, r0, asr r1
   7c79c:	andeq	fp, r1, r0, asr #32
   7c7a0:	andeq	fp, r1, r0, lsr #9
   7c7a4:	andeq	fp, r0, r8, ror #4
   7c7a8:	andeq	fp, r1, r0, lsr #32
   7c7ac:	andeq	fp, r1, r0, lsl #9
   7c7b0:			; <UNDEFINED> instruction: 0x0000a8b8
   7c7b4:	andeq	fp, r1, r0
   7c7b8:	andeq	fp, r1, r0, ror #8
   7c7bc:	cmp	r0, #23
   7c7c0:	bhi	7c7d4 <fputs@plt+0x771bc>
   7c7c4:	ldr	r3, [pc, #16]	; 7c7dc <fputs@plt+0x771c4>
   7c7c8:	add	r3, pc, r3
   7c7cc:	ldr	r0, [r3, r0, lsl #2]
   7c7d0:	bx	lr
   7c7d4:	mov	r0, #0
   7c7d8:	bx	lr
   7c7dc:	andeq	r3, r3, r8, lsr #10
   7c7e0:	push	{r4, lr}
   7c7e4:	sub	sp, sp, #16
   7c7e8:	ldr	r4, [pc, #164]	; 7c894 <fputs@plt+0x7727c>
   7c7ec:	add	r4, pc, r4
   7c7f0:	ldr	r3, [r4]
   7c7f4:	cmp	r3, #0
   7c7f8:	ble	7c808 <fputs@plt+0x771f0>
   7c7fc:	mov	r0, #0
   7c800:	add	sp, sp, #16
   7c804:	pop	{r4, pc}
   7c808:	mov	r0, #0
   7c80c:	bl	4f7c <isatty@plt>
   7c810:	cmp	r0, #0
   7c814:	beq	7c7fc <fputs@plt+0x771e4>
   7c818:	ldr	r3, [pc, #120]	; 7c898 <fputs@plt+0x77280>
   7c81c:	mov	r2, #0
   7c820:	ldr	ip, [pc, #116]	; 7c89c <fputs@plt+0x77284>
   7c824:	mov	r0, r4
   7c828:	add	r3, pc, r3
   7c82c:	mov	r1, r2
   7c830:	add	ip, pc, ip
   7c834:	str	r2, [sp, #8]
   7c838:	stm	sp, {r3, ip}
   7c83c:	bl	6af60 <fputs@plt+0x65948>
   7c840:	subs	r4, r0, #0
   7c844:	blt	7c850 <fputs@plt+0x77238>
   7c848:	mov	r0, r4
   7c84c:	b	7c800 <fputs@plt+0x771e8>
   7c850:	bl	77b7c <fputs@plt+0x72564>
   7c854:	cmp	r0, #2
   7c858:	ble	7c848 <fputs@plt+0x77230>
   7c85c:	ldr	lr, [pc, #60]	; 7c8a0 <fputs@plt+0x77288>
   7c860:	mov	r0, #3
   7c864:	ldr	ip, [pc, #56]	; 7c8a4 <fputs@plt+0x7728c>
   7c868:	mov	r1, r4
   7c86c:	ldr	r2, [pc, #52]	; 7c8a8 <fputs@plt+0x77290>
   7c870:	add	lr, pc, lr
   7c874:	add	ip, pc, ip
   7c878:	mov	r3, #52	; 0x34
   7c87c:	add	r2, pc, r2
   7c880:	str	lr, [sp]
   7c884:	str	ip, [sp, #4]
   7c888:	bl	76de4 <fputs@plt+0x717cc>
   7c88c:	mov	r0, r4
   7c890:	b	7c800 <fputs@plt+0x771e8>
   7c894:	andeq	r5, r3, ip, lsl #10
   7c898:	andeq	fp, r1, ip, ror r4
   7c89c:	muleq	r1, ip, r4
   7c8a0:			; <UNDEFINED> instruction: 0x0001b4b8
   7c8a4:	andeq	fp, r1, r8, lsl #9
   7c8a8:	andeq	fp, r1, r8, asr r4
   7c8ac:	push	{r4, lr}
   7c8b0:	ldr	r4, [pc, #56]	; 7c8f0 <fputs@plt+0x772d8>
   7c8b4:	add	r4, pc, r4
   7c8b8:	ldr	r0, [r4]
   7c8bc:	cmp	r0, #0
   7c8c0:	pople	{r4, pc}
   7c8c4:	mov	r1, #15
   7c8c8:	bl	5474 <kill@plt>
   7c8cc:	mov	r1, #18
   7c8d0:	ldr	r0, [r4]
   7c8d4:	bl	5474 <kill@plt>
   7c8d8:	ldr	r0, [r4]
   7c8dc:	mov	r1, #0
   7c8e0:	bl	69084 <fputs@plt+0x63a6c>
   7c8e4:	mov	r3, #0
   7c8e8:	str	r3, [r4]
   7c8ec:	pop	{r4, pc}
   7c8f0:	andeq	r5, r3, r4, asr #8
   7c8f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c8f8:	subs	r4, r0, #0
   7c8fc:	sub	sp, sp, #20
   7c900:	str	r1, [sp, #8]
   7c904:	str	r2, [sp, #12]
   7c908:	beq	7ca94 <fputs@plt+0x7747c>
   7c90c:	ldr	r3, [sp, #8]
   7c910:	cmp	r3, #0
   7c914:	beq	7ca74 <fputs@plt+0x7745c>
   7c918:	bl	4fc4 <strlen@plt>
   7c91c:	mov	r7, r0
   7c920:	add	r0, r0, #1
   7c924:	bl	5210 <malloc@plt>
   7c928:	subs	r6, r0, #0
   7c92c:	beq	7ca58 <fputs@plt+0x77440>
   7c930:	ldr	r3, [pc, #380]	; 7cab4 <fputs@plt+0x7749c>
   7c934:	mov	r5, r6
   7c938:	add	r3, pc, r3
   7c93c:	str	r3, [sp, #4]
   7c940:	b	7c94c <fputs@plt+0x77334>
   7c944:	strb	r8, [r5]
   7c948:	add	r5, r5, #1
   7c94c:	ldrb	r8, [r4]
   7c950:	cmp	r8, #0
   7c954:	beq	7ca20 <fputs@plt+0x77408>
   7c958:	cmp	r8, #64	; 0x40
   7c95c:	addne	r4, r4, #1
   7c960:	bne	7c944 <fputs@plt+0x7732c>
   7c964:	add	r9, r4, #1
   7c968:	ldr	r1, [sp, #4]
   7c96c:	mov	r0, r9
   7c970:	bl	53fc <strspn@plt>
   7c974:	subs	r1, r0, #0
   7c978:	beq	7c98c <fputs@plt+0x77374>
   7c97c:	add	r3, r4, r1
   7c980:	ldrb	r3, [r3, #1]
   7c984:	cmp	r3, #64	; 0x40
   7c988:	beq	7c994 <fputs@plt+0x7737c>
   7c98c:	mov	r4, r9
   7c990:	b	7c944 <fputs@plt+0x7732c>
   7c994:	mov	r0, r9
   7c998:	bl	4dd8 <__strndup@plt>
   7c99c:	subs	sl, r0, #0
   7c9a0:	beq	7ca30 <fputs@plt+0x77418>
   7c9a4:	ldr	r1, [sp, #12]
   7c9a8:	ldr	r3, [sp, #8]
   7c9ac:	blx	r3
   7c9b0:	subs	r8, r0, #0
   7c9b4:	beq	7ca34 <fputs@plt+0x7741c>
   7c9b8:	mov	r0, sl
   7c9bc:	rsb	r5, r6, r5
   7c9c0:	bl	4fc4 <strlen@plt>
   7c9c4:	add	r9, r0, #2
   7c9c8:	mov	r0, r8
   7c9cc:	bl	4fc4 <strlen@plt>
   7c9d0:	add	r7, r0, r7
   7c9d4:	mov	r0, r6
   7c9d8:	rsb	r7, r9, r7
   7c9dc:	add	r1, r7, #1
   7c9e0:	bl	548c <realloc@plt>
   7c9e4:	subs	fp, r0, #0
   7c9e8:	beq	7ca34 <fputs@plt+0x7741c>
   7c9ec:	mov	r1, r8
   7c9f0:	add	r0, fp, r5
   7c9f4:	bl	4d3c <stpcpy@plt>
   7c9f8:	add	r4, r4, r9
   7c9fc:	mov	r6, fp
   7ca00:	mov	r5, r0
   7ca04:	mov	r0, r8
   7ca08:	bl	4e5c <free@plt>
   7ca0c:	mov	r0, sl
   7ca10:	bl	4e5c <free@plt>
   7ca14:	ldrb	r8, [r4]
   7ca18:	cmp	r8, #0
   7ca1c:	bne	7c958 <fputs@plt+0x77340>
   7ca20:	mov	r0, r6
   7ca24:	strb	r8, [r5]
   7ca28:	add	sp, sp, #20
   7ca2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ca30:	mov	r8, sl
   7ca34:	mov	r0, r8
   7ca38:	bl	4e5c <free@plt>
   7ca3c:	mov	r0, sl
   7ca40:	bl	4e5c <free@plt>
   7ca44:	mov	r0, r6
   7ca48:	bl	4e5c <free@plt>
   7ca4c:	mov	r0, #0
   7ca50:	add	sp, sp, #20
   7ca54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ca58:	mov	r0, r6
   7ca5c:	b	7ca50 <fputs@plt+0x77438>
   7ca60:	mov	r4, r0
   7ca64:	mov	r0, sl
   7ca68:	bl	4e5c <free@plt>
   7ca6c:	mov	r0, r4
   7ca70:	bl	54f8 <_Unwind_Resume@plt>
   7ca74:	ldr	r0, [pc, #60]	; 7cab8 <fputs@plt+0x774a0>
   7ca78:	mov	r2, #62	; 0x3e
   7ca7c:	ldr	r1, [pc, #56]	; 7cabc <fputs@plt+0x774a4>
   7ca80:	ldr	r3, [pc, #56]	; 7cac0 <fputs@plt+0x774a8>
   7ca84:	add	r0, pc, r0
   7ca88:	add	r1, pc, r1
   7ca8c:	add	r3, pc, r3
   7ca90:	bl	76bb0 <fputs@plt+0x71598>
   7ca94:	ldr	r0, [pc, #40]	; 7cac4 <fputs@plt+0x774ac>
   7ca98:	mov	r2, #61	; 0x3d
   7ca9c:	ldr	r1, [pc, #36]	; 7cac8 <fputs@plt+0x774b0>
   7caa0:	ldr	r3, [pc, #36]	; 7cacc <fputs@plt+0x774b4>
   7caa4:	add	r0, pc, r0
   7caa8:	add	r1, pc, r1
   7caac:	add	r3, pc, r3
   7cab0:	bl	76bb0 <fputs@plt+0x71598>
   7cab4:	andeq	r9, r1, r0, asr #14
   7cab8:	andeq	r9, r1, ip, lsr r7
   7cabc:			; <UNDEFINED> instruction: 0x0001b2b8
   7cac0:	ldrdeq	fp, [r1], -r0
   7cac4:	andeq	r6, r1, r8, lsl #5
   7cac8:	muleq	r1, r8, r2
   7cacc:			; <UNDEFINED> instruction: 0x0001b2b0
   7cad0:	ldr	r3, [pc, #400]	; 7cc68 <fputs@plt+0x77650>
   7cad4:	ldr	r2, [pc, #400]	; 7cc6c <fputs@plt+0x77654>
   7cad8:	push	{r4, r5, r6, lr}
   7cadc:	add	r3, pc, r3
   7cae0:	ldr	r5, [pc, #392]	; 7cc70 <fputs@plt+0x77658>
   7cae4:	sub	sp, sp, #56	; 0x38
   7cae8:	ldr	r4, [r3, r2]
   7caec:	add	r5, pc, r5
   7caf0:	ldr	r2, [r5]
   7caf4:	ldr	r3, [r4]
   7caf8:	cmp	r2, #0
   7cafc:	str	r3, [sp, #52]	; 0x34
   7cb00:	ble	7cb20 <fputs@plt+0x77508>
   7cb04:	mov	r0, #0
   7cb08:	ldr	r2, [sp, #52]	; 0x34
   7cb0c:	ldr	r3, [r4]
   7cb10:	cmp	r2, r3
   7cb14:	bne	7cc44 <fputs@plt+0x7762c>
   7cb18:	add	sp, sp, #56	; 0x38
   7cb1c:	pop	{r4, r5, r6, pc}
   7cb20:	mov	r0, #0
   7cb24:	bl	4f7c <isatty@plt>
   7cb28:	cmp	r0, #0
   7cb2c:	beq	7cb04 <fputs@plt+0x774ec>
   7cb30:	add	r0, sp, #28
   7cb34:	mov	r1, #0
   7cb38:	bl	4a90 <pipe2@plt>
   7cb3c:	cmp	r0, #0
   7cb40:	blt	7cbf4 <fputs@plt+0x775dc>
   7cb44:	ldr	ip, [sp, #32]
   7cb48:	add	r6, sp, #36	; 0x24
   7cb4c:	ldr	r2, [pc, #288]	; 7cc74 <fputs@plt+0x7765c>
   7cb50:	mov	r1, #13
   7cb54:	mov	r0, r6
   7cb58:	mov	r3, r1
   7cb5c:	add	r2, pc, r2
   7cb60:	str	ip, [sp, #4]
   7cb64:	str	r2, [sp]
   7cb68:	mov	r2, #1
   7cb6c:	bl	5150 <__snprintf_chk@plt>
   7cb70:	cmp	r0, #12
   7cb74:	bhi	7cc48 <fputs@plt+0x77630>
   7cb78:	ldr	r2, [pc, #248]	; 7cc78 <fputs@plt+0x77660>
   7cb7c:	mov	r0, r5
   7cb80:	ldr	lr, [pc, #244]	; 7cc7c <fputs@plt+0x77664>
   7cb84:	mov	ip, #0
   7cb88:	add	r2, pc, r2
   7cb8c:	ldr	r5, [pc, #236]	; 7cc80 <fputs@plt+0x77668>
   7cb90:	add	lr, pc, lr
   7cb94:	add	r1, sp, #32
   7cb98:	mov	r3, r2
   7cb9c:	add	r5, pc, r5
   7cba0:	str	r2, [sp]
   7cba4:	mov	r2, #1
   7cba8:	str	r5, [sp, #4]
   7cbac:	str	lr, [sp, #12]
   7cbb0:	str	ip, [sp, #16]
   7cbb4:	str	r6, [sp, #8]
   7cbb8:	bl	6af60 <fputs@plt+0x65948>
   7cbbc:	mov	r5, r0
   7cbc0:	ldr	r0, [sp, #32]
   7cbc4:	bl	65fb8 <fputs@plt+0x609a0>
   7cbc8:	cmp	r5, #0
   7cbcc:	blt	7cc04 <fputs@plt+0x775ec>
   7cbd0:	ldr	r0, [sp, #28]
   7cbd4:	mov	r1, #16
   7cbd8:	mvn	r2, #0
   7cbdc:	mvn	r3, #0
   7cbe0:	bl	69470 <fputs@plt+0x63e58>
   7cbe4:	ldr	r0, [sp, #28]
   7cbe8:	bl	65fb8 <fputs@plt+0x609a0>
   7cbec:	mov	r0, r5
   7cbf0:	b	7cb08 <fputs@plt+0x774f0>
   7cbf4:	bl	55b8 <__errno_location@plt>
   7cbf8:	ldr	r0, [r0]
   7cbfc:	rsb	r0, r0, #0
   7cc00:	b	7cb08 <fputs@plt+0x774f0>
   7cc04:	bl	77b7c <fputs@plt+0x72564>
   7cc08:	cmp	r0, #2
   7cc0c:	ble	7cbe4 <fputs@plt+0x775cc>
   7cc10:	ldr	lr, [pc, #108]	; 7cc84 <fputs@plt+0x7766c>
   7cc14:	mov	r1, r5
   7cc18:	ldr	ip, [pc, #104]	; 7cc88 <fputs@plt+0x77670>
   7cc1c:	mov	r3, #66	; 0x42
   7cc20:	ldr	r2, [pc, #100]	; 7cc8c <fputs@plt+0x77674>
   7cc24:	add	lr, pc, lr
   7cc28:	add	ip, pc, ip
   7cc2c:	str	lr, [sp]
   7cc30:	add	r2, pc, r2
   7cc34:	str	ip, [sp, #4]
   7cc38:	mov	r0, #3
   7cc3c:	bl	76de4 <fputs@plt+0x717cc>
   7cc40:	b	7cbe4 <fputs@plt+0x775cc>
   7cc44:	bl	524c <__stack_chk_fail@plt>
   7cc48:	ldr	r0, [pc, #64]	; 7cc90 <fputs@plt+0x77678>
   7cc4c:	mov	r2, #55	; 0x37
   7cc50:	ldr	r1, [pc, #60]	; 7cc94 <fputs@plt+0x7767c>
   7cc54:	ldr	r3, [pc, #60]	; 7cc98 <fputs@plt+0x77680>
   7cc58:	add	r0, pc, r0
   7cc5c:	add	r1, pc, r1
   7cc60:	add	r3, pc, r3
   7cc64:	bl	76bb0 <fputs@plt+0x71598>
   7cc68:	muleq	r3, ip, r0
   7cc6c:	andeq	r0, r0, r0, asr #8
   7cc70:	andeq	r5, r3, r0, lsl r2
   7cc74:			; <UNDEFINED> instruction: 0x0001aab0
   7cc78:	andeq	fp, r1, r4, ror r2
   7cc7c:	andeq	fp, r1, ip, lsl #5
   7cc80:	andeq	fp, r1, r4, ror r2
   7cc84:	andeq	fp, r1, r4, asr #2
   7cc88:	ldrdeq	fp, [r1], -r4
   7cc8c:	andeq	fp, r1, ip, lsr #3
   7cc90:	andeq	fp, r1, r4, lsr #2
   7cc94:	andeq	fp, r1, r0, lsl #3
   7cc98:	andeq	fp, r1, r8, asr #3
   7cc9c:	push	{r4, lr}
   7cca0:	ldr	r4, [pc, #56]	; 7cce0 <fputs@plt+0x776c8>
   7cca4:	add	r4, pc, r4
   7cca8:	ldr	r0, [r4]
   7ccac:	cmp	r0, #0
   7ccb0:	pople	{r4, pc}
   7ccb4:	mov	r1, #15
   7ccb8:	bl	5474 <kill@plt>
   7ccbc:	mov	r1, #18
   7ccc0:	ldr	r0, [r4]
   7ccc4:	bl	5474 <kill@plt>
   7ccc8:	ldr	r0, [r4]
   7cccc:	mov	r1, #0
   7ccd0:	bl	69084 <fputs@plt+0x63a6c>
   7ccd4:	mov	r3, #0
   7ccd8:	str	r3, [r4]
   7ccdc:	pop	{r4, pc}
   7cce0:	andeq	r5, r3, r8, asr r0
   7cce4:	ldr	ip, [pc, #552]	; 7cf14 <fputs@plt+0x778fc>
   7cce8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7ccec:	mov	r6, r2
   7ccf0:	ldr	r2, [pc, #544]	; 7cf18 <fputs@plt+0x77900>
   7ccf4:	add	ip, pc, ip
   7ccf8:	mov	r7, r3
   7ccfc:	sub	sp, sp, #40	; 0x28
   7cd00:	mov	r3, ip
   7cd04:	mov	r4, r0
   7cd08:	ldr	r8, [ip, r2]
   7cd0c:	mov	r0, r6
   7cd10:	mov	r5, r1
   7cd14:	ldr	sl, [sp, #72]	; 0x48
   7cd18:	ldr	r9, [sp, #76]	; 0x4c
   7cd1c:	ldr	r3, [r8]
   7cd20:	str	r3, [sp, #36]	; 0x24
   7cd24:	bl	78480 <fputs@plt+0x72e68>
   7cd28:	cmp	r0, #0
   7cd2c:	beq	7cddc <fputs@plt+0x777c4>
   7cd30:	cmp	r7, #0
   7cd34:	beq	7cd48 <fputs@plt+0x77730>
   7cd38:	mov	r0, r7
   7cd3c:	bl	78480 <fputs@plt+0x72e68>
   7cd40:	cmp	r0, #0
   7cd44:	beq	7ce48 <fputs@plt+0x77830>
   7cd48:	ldr	r5, [sl]
   7cd4c:	add	r4, r5, #8
   7cd50:	b	7cd74 <fputs@plt+0x7775c>
   7cd54:	mov	r0, r6
   7cd58:	str	r4, [sp, #32]
   7cd5c:	bl	557c <strcmp@plt>
   7cd60:	add	r4, r4, #8
   7cd64:	ldr	sl, [r5, #4]
   7cd68:	add	r5, r5, #8
   7cd6c:	cmp	r0, #0
   7cd70:	beq	7cdb4 <fputs@plt+0x7779c>
   7cd74:	sub	r1, r4, #4
   7cd78:	str	r1, [sp, #32]
   7cd7c:	ldr	r1, [r4, #-8]
   7cd80:	cmp	r1, #0
   7cd84:	bne	7cd54 <fputs@plt+0x7773c>
   7cd88:	mov	r0, r7
   7cd8c:	str	r1, [sp, #28]
   7cd90:	bl	4e5c <free@plt>
   7cd94:	ldr	r1, [sp, #28]
   7cd98:	mov	r0, r1
   7cd9c:	ldr	r2, [sp, #36]	; 0x24
   7cda0:	ldr	r3, [r8]
   7cda4:	cmp	r2, r3
   7cda8:	bne	7ced0 <fputs@plt+0x778b8>
   7cdac:	add	sp, sp, #40	; 0x28
   7cdb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7cdb4:	ldr	r0, [sl]
   7cdb8:	bl	4e5c <free@plt>
   7cdbc:	cmp	r9, #0
   7cdc0:	str	r7, [sl]
   7cdc4:	moveq	r0, #1
   7cdc8:	ldrne	r3, [r9]
   7cdcc:	movne	r0, #1
   7cdd0:	addne	r3, r3, r0
   7cdd4:	strne	r3, [r9]
   7cdd8:	b	7cd9c <fputs@plt+0x77784>
   7cddc:	mov	r0, r6
   7cde0:	bl	784f8 <fputs@plt+0x72ee0>
   7cde4:	mov	r6, r0
   7cde8:	bl	77b7c <fputs@plt+0x72564>
   7cdec:	cmp	r0, #2
   7cdf0:	ble	7ce38 <fputs@plt+0x77820>
   7cdf4:	cmp	r4, #0
   7cdf8:	beq	7ceb8 <fputs@plt+0x778a0>
   7cdfc:	ldr	r2, [pc, #280]	; 7cf1c <fputs@plt+0x77904>
   7ce00:	mov	r0, #3
   7ce04:	ldr	ip, [pc, #276]	; 7cf20 <fputs@plt+0x77908>
   7ce08:	mov	r1, #0
   7ce0c:	add	r2, pc, r2
   7ce10:	str	r2, [sp, #4]
   7ce14:	ldr	r2, [pc, #264]	; 7cf24 <fputs@plt+0x7790c>
   7ce18:	add	ip, pc, ip
   7ce1c:	str	r4, [sp, #8]
   7ce20:	movw	r3, #502	; 0x1f6
   7ce24:	str	r5, [sp, #12]
   7ce28:	add	r2, pc, r2
   7ce2c:	str	r6, [sp, #16]
   7ce30:	str	ip, [sp]
   7ce34:	bl	76de4 <fputs@plt+0x717cc>
   7ce38:	mov	r0, r6
   7ce3c:	bl	4e5c <free@plt>
   7ce40:	mvn	r0, #21
   7ce44:	b	7cd9c <fputs@plt+0x77784>
   7ce48:	mov	r0, r7
   7ce4c:	bl	784f8 <fputs@plt+0x72ee0>
   7ce50:	mov	r7, r0
   7ce54:	bl	77b7c <fputs@plt+0x72564>
   7ce58:	cmp	r0, #2
   7ce5c:	ble	7cea8 <fputs@plt+0x77890>
   7ce60:	cmp	r4, #0
   7ce64:	beq	7cec4 <fputs@plt+0x778ac>
   7ce68:	ldr	r2, [pc, #184]	; 7cf28 <fputs@plt+0x77910>
   7ce6c:	mov	r0, #3
   7ce70:	ldr	ip, [pc, #180]	; 7cf2c <fputs@plt+0x77914>
   7ce74:	mov	r1, #0
   7ce78:	add	r2, pc, r2
   7ce7c:	str	r2, [sp, #4]
   7ce80:	ldr	r2, [pc, #168]	; 7cf30 <fputs@plt+0x77918>
   7ce84:	add	ip, pc, ip
   7ce88:	str	r4, [sp, #8]
   7ce8c:	movw	r3, #510	; 0x1fe
   7ce90:	str	r5, [sp, #12]
   7ce94:	add	r2, pc, r2
   7ce98:	str	r6, [sp, #16]
   7ce9c:	str	r7, [sp, #20]
   7cea0:	str	ip, [sp]
   7cea4:	bl	76de4 <fputs@plt+0x717cc>
   7cea8:	mov	r0, r7
   7ceac:	bl	4e5c <free@plt>
   7ceb0:	mvn	r0, #21
   7ceb4:	b	7cd9c <fputs@plt+0x77784>
   7ceb8:	ldr	r4, [pc, #116]	; 7cf34 <fputs@plt+0x7791c>
   7cebc:	add	r4, pc, r4
   7cec0:	b	7cdfc <fputs@plt+0x777e4>
   7cec4:	ldr	r4, [pc, #108]	; 7cf38 <fputs@plt+0x77920>
   7cec8:	add	r4, pc, r4
   7cecc:	b	7ce68 <fputs@plt+0x77850>
   7ced0:	bl	524c <__stack_chk_fail@plt>
   7ced4:	mov	r4, r0
   7ced8:	mov	r0, r6
   7cedc:	bl	4e5c <free@plt>
   7cee0:	mov	r0, r4
   7cee4:	bl	54f8 <_Unwind_Resume@plt>
   7cee8:	mov	r4, r0
   7ceec:	mov	r6, #0
   7cef0:	b	7ced8 <fputs@plt+0x778c0>
   7cef4:	mov	r4, r0
   7cef8:	mov	r0, r7
   7cefc:	bl	4e5c <free@plt>
   7cf00:	mov	r0, r4
   7cf04:	bl	54f8 <_Unwind_Resume@plt>
   7cf08:	mov	r4, r0
   7cf0c:	mov	r7, #0
   7cf10:	b	7cef8 <fputs@plt+0x778e0>
   7cf14:	andeq	r3, r3, r4, lsl #29
   7cf18:	andeq	r0, r0, r0, asr #8
   7cf1c:	muleq	r1, r4, r0
   7cf20:	andeq	fp, r1, r0, rrx
   7cf24:	andeq	fp, r1, r4, rrx
   7cf28:	andeq	fp, r1, r4, asr r0
   7cf2c:	strdeq	sl, [r1], -r4
   7cf30:	strdeq	sl, [r1], -r8
   7cf34:	andeq	r4, r0, r4, asr #2
   7cf38:	andeq	r4, r0, r8, lsr r1
   7cf3c:	push	{r4, r5, r6, lr}
   7cf40:	subs	r4, r0, #0
   7cf44:	mov	r5, r1
   7cf48:	beq	7cfc4 <fputs@plt+0x779ac>
   7cf4c:	cmp	r1, #0
   7cf50:	beq	7cfe4 <fputs@plt+0x779cc>
   7cf54:	bl	55b8 <__errno_location@plt>
   7cf58:	mov	r3, #0
   7cf5c:	mov	r1, r4
   7cf60:	mov	r6, r0
   7cf64:	mov	r0, r5
   7cf68:	str	r3, [r6]
   7cf6c:	bl	5618 <fputs@plt>
   7cf70:	ldr	r1, [pc, #140]	; 7d004 <fputs@plt+0x779ec>
   7cf74:	mov	r0, r5
   7cf78:	add	r1, pc, r1
   7cf7c:	bl	65bb8 <fputs@plt+0x605a0>
   7cf80:	cmp	r0, #0
   7cf84:	beq	7cfb4 <fputs@plt+0x7799c>
   7cf88:	mov	r0, r4
   7cf8c:	bl	4f58 <fflush@plt>
   7cf90:	mov	r0, r4
   7cf94:	bl	5480 <ferror@plt>
   7cf98:	cmp	r0, #0
   7cf9c:	popeq	{r4, r5, r6, pc}
   7cfa0:	ldr	r0, [r6]
   7cfa4:	cmp	r0, #0
   7cfa8:	rsbne	r0, r0, #0
   7cfac:	mvneq	r0, #4
   7cfb0:	pop	{r4, r5, r6, pc}
   7cfb4:	mov	r1, r4
   7cfb8:	mov	r0, #10
   7cfbc:	bl	52b8 <fputc@plt>
   7cfc0:	b	7cf88 <fputs@plt+0x77970>
   7cfc4:	ldr	r0, [pc, #60]	; 7d008 <fputs@plt+0x779f0>
   7cfc8:	mov	r2, #32
   7cfcc:	ldr	r1, [pc, #56]	; 7d00c <fputs@plt+0x779f4>
   7cfd0:	ldr	r3, [pc, #56]	; 7d010 <fputs@plt+0x779f8>
   7cfd4:	add	r0, pc, r0
   7cfd8:	add	r1, pc, r1
   7cfdc:	add	r3, pc, r3
   7cfe0:	bl	76bb0 <fputs@plt+0x71598>
   7cfe4:	ldr	r0, [pc, #40]	; 7d014 <fputs@plt+0x779fc>
   7cfe8:	mov	r2, #33	; 0x21
   7cfec:	ldr	r1, [pc, #36]	; 7d018 <fputs@plt+0x77a00>
   7cff0:	ldr	r3, [pc, #36]	; 7d01c <fputs@plt+0x77a04>
   7cff4:	add	r0, pc, r0
   7cff8:	add	r1, pc, r1
   7cffc:	add	r3, pc, r3
   7d000:	bl	76bb0 <fputs@plt+0x71598>
   7d004:	andeq	sp, r0, r4, lsl r5
   7d008:	andeq	r3, r0, r4, lsl #19
   7d00c:			; <UNDEFINED> instruction: 0x0001aeb4
   7d010:	andeq	sl, r1, r0, ror #28
   7d014:	andeq	r5, r0, r4, ror #30
   7d018:	muleq	r1, r4, lr
   7d01c:	andeq	sl, r1, r0, asr #28
   7d020:	cmp	r0, #0
   7d024:	push	{r3, r4, r5, lr}
   7d028:	mov	r4, r1
   7d02c:	beq	7d09c <fputs@plt+0x77a84>
   7d030:	cmp	r1, #0
   7d034:	beq	7d07c <fputs@plt+0x77a64>
   7d038:	ldr	r1, [pc, #144]	; 7d0d0 <fputs@plt+0x77ab8>
   7d03c:	add	r1, pc, r1
   7d040:	bl	503c <fopen64@plt>
   7d044:	subs	r5, r0, #0
   7d048:	beq	7d068 <fputs@plt+0x77a50>
   7d04c:	mov	r1, r4
   7d050:	bl	7cf3c <fputs@plt+0x77924>
   7d054:	mov	r4, r0
   7d058:	mov	r0, r5
   7d05c:	bl	4c64 <fclose@plt>
   7d060:	mov	r0, r4
   7d064:	pop	{r3, r4, r5, pc}
   7d068:	bl	55b8 <__errno_location@plt>
   7d06c:	ldr	r4, [r0]
   7d070:	rsb	r4, r4, #0
   7d074:	mov	r0, r4
   7d078:	pop	{r3, r4, r5, pc}
   7d07c:	ldr	r0, [pc, #80]	; 7d0d4 <fputs@plt+0x77abc>
   7d080:	mov	r2, #53	; 0x35
   7d084:	ldr	r1, [pc, #76]	; 7d0d8 <fputs@plt+0x77ac0>
   7d088:	ldr	r3, [pc, #76]	; 7d0dc <fputs@plt+0x77ac4>
   7d08c:	add	r0, pc, r0
   7d090:	add	r1, pc, r1
   7d094:	add	r3, pc, r3
   7d098:	bl	76bb0 <fputs@plt+0x71598>
   7d09c:	ldr	r0, [pc, #60]	; 7d0e0 <fputs@plt+0x77ac8>
   7d0a0:	mov	r2, #52	; 0x34
   7d0a4:	ldr	r1, [pc, #56]	; 7d0e4 <fputs@plt+0x77acc>
   7d0a8:	ldr	r3, [pc, #56]	; 7d0e8 <fputs@plt+0x77ad0>
   7d0ac:	add	r0, pc, r0
   7d0b0:	add	r1, pc, r1
   7d0b4:	add	r3, pc, r3
   7d0b8:	bl	76bb0 <fputs@plt+0x71598>
   7d0bc:	mov	r4, r0
   7d0c0:	mov	r0, r5
   7d0c4:	bl	4c64 <fclose@plt>
   7d0c8:	mov	r0, r4
   7d0cc:	bl	54f8 <_Unwind_Resume@plt>
   7d0d0:	andeq	r7, r1, r8, lsr #10
   7d0d4:	andeq	r5, r0, ip, asr #29
   7d0d8:	strdeq	sl, [r1], -ip
   7d0dc:			; <UNDEFINED> instruction: 0x0001adbc
   7d0e0:	andeq	r3, r0, r0, lsl sp
   7d0e4:	ldrdeq	sl, [r1], -ip
   7d0e8:	muleq	r1, ip, sp
   7d0ec:	ldr	r3, [pc, #484]	; 7d2d8 <fputs@plt+0x77cc0>
   7d0f0:	ldr	ip, [pc, #484]	; 7d2dc <fputs@plt+0x77cc4>
   7d0f4:	add	r3, pc, r3
   7d0f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d0fc:	subs	r8, r0, #0
   7d100:	ldr	r9, [r3, ip]
   7d104:	sub	sp, sp, #116	; 0x74
   7d108:	mov	sl, r1
   7d10c:	mov	fp, r2
   7d110:	ldr	r3, [r9]
   7d114:	str	r3, [sp, #108]	; 0x6c
   7d118:	beq	7d28c <fputs@plt+0x77c74>
   7d11c:	cmp	r1, #0
   7d120:	beq	7d26c <fputs@plt+0x77c54>
   7d124:	bl	4ac0 <fileno@plt>
   7d128:	mov	r2, sp
   7d12c:	mov	r1, r0
   7d130:	mov	r0, #3
   7d134:	bl	4dfc <__fxstat64@plt>
   7d138:	cmp	r0, #0
   7d13c:	blt	7d240 <fputs@plt+0x77c28>
   7d140:	ldr	r3, [sp, #16]
   7d144:	and	r3, r3, #61440	; 0xf000
   7d148:	cmp	r3, #32768	; 0x8000
   7d14c:	movne	r4, #2048	; 0x800
   7d150:	beq	7d208 <fputs@plt+0x77bf0>
   7d154:	mov	r7, #0
   7d158:	mov	r5, r7
   7d15c:	b	7d194 <fputs@plt+0x77b7c>
   7d160:	add	r7, r6, r5
   7d164:	mov	r1, #1
   7d168:	rsb	r2, r5, r4
   7d16c:	mov	r3, r8
   7d170:	mov	r0, r7
   7d174:	bl	5450 <fread@plt>
   7d178:	cmp	r0, #0
   7d17c:	beq	7d1d4 <fputs@plt+0x77bbc>
   7d180:	lsl	r4, r4, #1
   7d184:	add	r5, r5, r0
   7d188:	cmp	r4, #4194304	; 0x400000
   7d18c:	bhi	7d200 <fputs@plt+0x77be8>
   7d190:	mov	r7, r6
   7d194:	mov	r0, r7
   7d198:	add	r1, r4, #1
   7d19c:	bl	548c <realloc@plt>
   7d1a0:	subs	r6, r0, #0
   7d1a4:	bne	7d160 <fputs@plt+0x77b48>
   7d1a8:	mov	r6, r7
   7d1ac:	mvn	r4, #11
   7d1b0:	mov	r0, r6
   7d1b4:	bl	4e5c <free@plt>
   7d1b8:	ldr	r2, [sp, #108]	; 0x6c
   7d1bc:	ldr	r3, [r9]
   7d1c0:	mov	r0, r4
   7d1c4:	cmp	r2, r3
   7d1c8:	bne	7d268 <fputs@plt+0x77c50>
   7d1cc:	add	sp, sp, #116	; 0x74
   7d1d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d1d4:	mov	r0, r8
   7d1d8:	bl	5480 <ferror@plt>
   7d1dc:	subs	r4, r0, #0
   7d1e0:	bne	7d230 <fputs@plt+0x77c18>
   7d1e4:	cmp	fp, #0
   7d1e8:	strb	r4, [r7]
   7d1ec:	str	r6, [sl]
   7d1f0:	beq	7d254 <fputs@plt+0x77c3c>
   7d1f4:	str	r5, [fp]
   7d1f8:	mov	r6, r4
   7d1fc:	b	7d1b0 <fputs@plt+0x77b98>
   7d200:	mvn	r4, #6
   7d204:	b	7d1b0 <fputs@plt+0x77b98>
   7d208:	ldrd	r4, [sp, #48]	; 0x30
   7d20c:	mov	r6, #4194304	; 0x400000
   7d210:	mov	r7, #0
   7d214:	cmp	r6, r4
   7d218:	sbcs	r3, r7, r5
   7d21c:	blt	7d25c <fputs@plt+0x77c44>
   7d220:	cmp	r4, #1
   7d224:	sbcs	r3, r5, #0
   7d228:	movlt	r4, #2048	; 0x800
   7d22c:	b	7d154 <fputs@plt+0x77b3c>
   7d230:	bl	55b8 <__errno_location@plt>
   7d234:	ldr	r4, [r0]
   7d238:	rsb	r4, r4, #0
   7d23c:	b	7d1b0 <fputs@plt+0x77b98>
   7d240:	bl	55b8 <__errno_location@plt>
   7d244:	mov	r6, #0
   7d248:	ldr	r4, [r0]
   7d24c:	rsb	r4, r4, #0
   7d250:	b	7d1b0 <fputs@plt+0x77b98>
   7d254:	mov	r6, r4
   7d258:	b	7d1b0 <fputs@plt+0x77b98>
   7d25c:	mov	r6, #0
   7d260:	mvn	r4, #6
   7d264:	b	7d1b0 <fputs@plt+0x77b98>
   7d268:	bl	524c <__stack_chk_fail@plt>
   7d26c:	ldr	r0, [pc, #108]	; 7d2e0 <fputs@plt+0x77cc8>
   7d270:	mov	r2, #131	; 0x83
   7d274:	ldr	r1, [pc, #104]	; 7d2e4 <fputs@plt+0x77ccc>
   7d278:	ldr	r3, [pc, #104]	; 7d2e8 <fputs@plt+0x77cd0>
   7d27c:	add	r0, pc, r0
   7d280:	add	r1, pc, r1
   7d284:	add	r3, pc, r3
   7d288:	bl	76bb0 <fputs@plt+0x71598>
   7d28c:	ldr	r0, [pc, #88]	; 7d2ec <fputs@plt+0x77cd4>
   7d290:	mov	r2, #130	; 0x82
   7d294:	ldr	r1, [pc, #84]	; 7d2f0 <fputs@plt+0x77cd8>
   7d298:	ldr	r3, [pc, #84]	; 7d2f4 <fputs@plt+0x77cdc>
   7d29c:	add	r0, pc, r0
   7d2a0:	add	r1, pc, r1
   7d2a4:	add	r3, pc, r3
   7d2a8:	bl	76bb0 <fputs@plt+0x71598>
   7d2ac:	mov	r4, r0
   7d2b0:	mov	r0, r6
   7d2b4:	bl	4e5c <free@plt>
   7d2b8:	mov	r0, r4
   7d2bc:	bl	54f8 <_Unwind_Resume@plt>
   7d2c0:	mov	r4, r0
   7d2c4:	mov	r6, sl
   7d2c8:	b	7d2b0 <fputs@plt+0x77c98>
   7d2cc:	mov	r4, r0
   7d2d0:	mov	r6, r8
   7d2d4:	b	7d2b0 <fputs@plt+0x77c98>
   7d2d8:	andeq	r3, r3, r4, lsl #21
   7d2dc:	andeq	r0, r0, r0, asr #8
   7d2e0:	andeq	lr, r0, r8, lsl r9
   7d2e4:	andeq	sl, r1, ip, lsl #24
   7d2e8:	ldrdeq	sl, [r1], -r0
   7d2ec:			; <UNDEFINED> instruction: 0x000036bc
   7d2f0:	andeq	sl, r1, ip, ror #23
   7d2f4:			; <UNDEFINED> instruction: 0x0001acb0
   7d2f8:	cmp	r0, #0
   7d2fc:	push	{r4, r5, r6, lr}
   7d300:	mov	r4, r1
   7d304:	mov	r6, r2
   7d308:	beq	7d37c <fputs@plt+0x77d64>
   7d30c:	cmp	r1, #0
   7d310:	beq	7d35c <fputs@plt+0x77d44>
   7d314:	ldr	r1, [pc, #148]	; 7d3b0 <fputs@plt+0x77d98>
   7d318:	add	r1, pc, r1
   7d31c:	bl	503c <fopen64@plt>
   7d320:	subs	r5, r0, #0
   7d324:	beq	7d348 <fputs@plt+0x77d30>
   7d328:	mov	r1, r4
   7d32c:	mov	r2, r6
   7d330:	bl	7d0ec <fputs@plt+0x77ad4>
   7d334:	mov	r4, r0
   7d338:	mov	r0, r5
   7d33c:	bl	4c64 <fclose@plt>
   7d340:	mov	r0, r4
   7d344:	pop	{r4, r5, r6, pc}
   7d348:	bl	55b8 <__errno_location@plt>
   7d34c:	ldr	r4, [r0]
   7d350:	rsb	r4, r4, #0
   7d354:	mov	r0, r4
   7d358:	pop	{r4, r5, r6, pc}
   7d35c:	ldr	r0, [pc, #80]	; 7d3b4 <fputs@plt+0x77d9c>
   7d360:	mov	r2, #192	; 0xc0
   7d364:	ldr	r1, [pc, #76]	; 7d3b8 <fputs@plt+0x77da0>
   7d368:	ldr	r3, [pc, #76]	; 7d3bc <fputs@plt+0x77da4>
   7d36c:	add	r0, pc, r0
   7d370:	add	r1, pc, r1
   7d374:	add	r3, pc, r3
   7d378:	bl	76bb0 <fputs@plt+0x71598>
   7d37c:	ldr	r0, [pc, #60]	; 7d3c0 <fputs@plt+0x77da8>
   7d380:	mov	r2, #191	; 0xbf
   7d384:	ldr	r1, [pc, #56]	; 7d3c4 <fputs@plt+0x77dac>
   7d388:	ldr	r3, [pc, #56]	; 7d3c8 <fputs@plt+0x77db0>
   7d38c:	add	r0, pc, r0
   7d390:	add	r1, pc, r1
   7d394:	add	r3, pc, r3
   7d398:	bl	76bb0 <fputs@plt+0x71598>
   7d39c:	mov	r4, r0
   7d3a0:	mov	r0, r5
   7d3a4:	bl	4c64 <fclose@plt>
   7d3a8:	mov	r0, r4
   7d3ac:	bl	54f8 <_Unwind_Resume@plt>
   7d3b0:	andeq	sl, r0, r8, lsr #7
   7d3b4:	andeq	lr, r0, r8, lsr #16
   7d3b8:	andeq	sl, r1, ip, lsl fp
   7d3bc:	andeq	sl, r1, ip, lsl #24
   7d3c0:	andeq	r3, r0, r0, lsr sl
   7d3c4:	strdeq	sl, [r1], -ip
   7d3c8:	andeq	sl, r1, ip, ror #23
   7d3cc:	ldr	ip, [pc, #1512]	; 7d9bc <fputs@plt+0x783a4>
   7d3d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d3d4:	add	ip, pc, ip
   7d3d8:	sub	sp, sp, #84	; 0x54
   7d3dc:	ldr	lr, [pc, #1500]	; 7d9c0 <fputs@plt+0x783a8>
   7d3e0:	subs	r8, r2, #0
   7d3e4:	mov	r2, #0
   7d3e8:	str	r3, [sp, #20]
   7d3ec:	mov	r3, ip
   7d3f0:	ldr	ip, [sp, #120]	; 0x78
   7d3f4:	str	r1, [sp, #16]
   7d3f8:	str	ip, [sp, #24]
   7d3fc:	ldr	lr, [r3, lr]
   7d400:	ldr	r3, [sp, #124]	; 0x7c
   7d404:	str	r2, [sp, #56]	; 0x38
   7d408:	str	lr, [sp, #36]	; 0x24
   7d40c:	str	r3, [sp, #28]
   7d410:	ldr	r3, [lr]
   7d414:	str	r2, [sp, #60]	; 0x3c
   7d418:	str	r2, [sp, #64]	; 0x40
   7d41c:	str	r3, [sp, #76]	; 0x4c
   7d420:	str	r2, [sp, #68]	; 0x44
   7d424:	str	r2, [sp, #72]	; 0x48
   7d428:	beq	7d998 <fputs@plt+0x78380>
   7d42c:	cmp	r0, #0
   7d430:	beq	7d944 <fputs@plt+0x7832c>
   7d434:	add	r1, sp, #56	; 0x38
   7d438:	bl	7d0ec <fputs@plt+0x77ad4>
   7d43c:	cmp	r0, #0
   7d440:	blt	7d974 <fputs@plt+0x7835c>
   7d444:	ldr	r6, [sp, #56]	; 0x38
   7d448:	ldrb	r4, [r6]
   7d44c:	cmp	r4, #0
   7d450:	beq	7d56c <fputs@plt+0x77f54>
   7d454:	ldr	r1, [pc, #1384]	; 7d9c4 <fputs@plt+0x783ac>
   7d458:	mov	r5, #0
   7d45c:	ldr	r2, [pc, #1380]	; 7d9c8 <fputs@plt+0x783b0>
   7d460:	mov	r7, r5
   7d464:	add	r1, pc, r1
   7d468:	ldr	r3, [pc, #1372]	; 7d9cc <fputs@plt+0x783b4>
   7d46c:	str	r1, [sp, #40]	; 0x28
   7d470:	mov	sl, r5
   7d474:	ldr	ip, [pc, #1364]	; 7d9d0 <fputs@plt+0x783b8>
   7d478:	mov	r9, #1
   7d47c:	ldr	r1, [pc, #1360]	; 7d9d4 <fputs@plt+0x783bc>
   7d480:	add	r2, pc, r2
   7d484:	mvn	fp, #0
   7d488:	add	r3, pc, r3
   7d48c:	add	ip, pc, ip
   7d490:	add	r1, pc, r1
   7d494:	str	r2, [sp, #48]	; 0x30
   7d498:	str	r3, [sp, #44]	; 0x2c
   7d49c:	str	ip, [sp, #32]
   7d4a0:	str	r1, [sp, #52]	; 0x34
   7d4a4:	str	fp, [sp, #12]
   7d4a8:	cmp	r5, #10
   7d4ac:	addls	pc, pc, r5, lsl #2
   7d4b0:	b	7d4f8 <fputs@plt+0x77ee0>
   7d4b4:	b	7d4e0 <fputs@plt+0x77ec8>
   7d4b8:	b	7d630 <fputs@plt+0x78018>
   7d4bc:	b	7d6f4 <fputs@plt+0x780dc>
   7d4c0:	b	7d654 <fputs@plt+0x7803c>
   7d4c4:	b	7d728 <fputs@plt+0x78110>
   7d4c8:	b	7d618 <fputs@plt+0x78000>
   7d4cc:	b	7d5e0 <fputs@plt+0x77fc8>
   7d4d0:	b	7d5c8 <fputs@plt+0x77fb0>
   7d4d4:	b	7d5fc <fputs@plt+0x77fe4>
   7d4d8:	b	7d5a0 <fputs@plt+0x77f88>
   7d4dc:	b	7d4f4 <fputs@plt+0x77edc>
   7d4e0:	ldr	r0, [sp, #32]
   7d4e4:	mov	r1, r4
   7d4e8:	bl	4cb8 <strchr@plt>
   7d4ec:	cmp	r0, #0
   7d4f0:	beq	7d8b4 <fputs@plt+0x7829c>
   7d4f4:	mov	r5, #9
   7d4f8:	ldrb	r4, [r6, #1]!
   7d4fc:	cmp	r4, #0
   7d500:	bne	7d4a8 <fputs@plt+0x77e90>
   7d504:	sub	r3, r5, #2
   7d508:	cmp	r3, #6
   7d50c:	bhi	7d56c <fputs@plt+0x77f54>
   7d510:	ldr	r3, [sp, #60]	; 0x3c
   7d514:	strb	r4, [r3, sl]
   7d518:	ldr	r3, [sp, #72]	; 0x48
   7d51c:	cmp	r3, #0
   7d520:	strbne	r4, [r3, r7]
   7d524:	cmp	r5, #3
   7d528:	beq	7d958 <fputs@plt+0x78340>
   7d52c:	cmn	fp, #1
   7d530:	ldr	ip, [sp, #24]
   7d534:	ldr	r0, [sp, #16]
   7d538:	mov	r1, r9
   7d53c:	ldrne	r3, [sp, #60]	; 0x3c
   7d540:	movne	r2, #0
   7d544:	strbne	r2, [r3, fp]
   7d548:	str	ip, [sp]
   7d54c:	ldr	ip, [sp, #28]
   7d550:	ldr	r2, [sp, #60]	; 0x3c
   7d554:	ldr	r3, [sp, #72]	; 0x48
   7d558:	str	ip, [sp, #4]
   7d55c:	ldr	ip, [sp, #20]
   7d560:	blx	ip
   7d564:	subs	r3, r0, #0
   7d568:	blt	7d900 <fputs@plt+0x782e8>
   7d56c:	mov	r4, #0
   7d570:	ldr	r0, [sp, #60]	; 0x3c
   7d574:	bl	4e5c <free@plt>
   7d578:	ldr	r0, [sp, #56]	; 0x38
   7d57c:	bl	4e5c <free@plt>
   7d580:	ldr	r1, [sp, #36]	; 0x24
   7d584:	ldr	r2, [sp, #76]	; 0x4c
   7d588:	mov	r0, r4
   7d58c:	ldr	r3, [r1]
   7d590:	cmp	r2, r3
   7d594:	bne	7d9b8 <fputs@plt+0x783a0>
   7d598:	add	sp, sp, #84	; 0x54
   7d59c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d5a0:	cmp	r4, #92	; 0x5c
   7d5a4:	moveq	r5, #10
   7d5a8:	beq	7d4f8 <fputs@plt+0x77ee0>
   7d5ac:	mov	r1, r4
   7d5b0:	mov	r0, r8
   7d5b4:	bl	4cb8 <strchr@plt>
   7d5b8:	cmp	r0, #0
   7d5bc:	addne	r9, r9, #1
   7d5c0:	movne	r5, #0
   7d5c4:	b	7d4f8 <fputs@plt+0x77ee0>
   7d5c8:	cmp	r4, #34	; 0x22
   7d5cc:	beq	7d7c8 <fputs@plt+0x781b0>
   7d5d0:	cmp	r4, #92	; 0x5c
   7d5d4:	bne	7d79c <fputs@plt+0x78184>
   7d5d8:	mov	r5, #8
   7d5dc:	b	7d4f8 <fputs@plt+0x77ee0>
   7d5e0:	mov	r0, r8
   7d5e4:	mov	r1, r4
   7d5e8:	bl	4cb8 <strchr@plt>
   7d5ec:	cmp	r0, #0
   7d5f0:	beq	7d854 <fputs@plt+0x7823c>
   7d5f4:	mov	r5, #5
   7d5f8:	b	7d4f8 <fputs@plt+0x77ee0>
   7d5fc:	mov	r0, r8
   7d600:	mov	r1, r4
   7d604:	bl	4cb8 <strchr@plt>
   7d608:	cmp	r0, #0
   7d60c:	beq	7d884 <fputs@plt+0x7826c>
   7d610:	mov	r5, #7
   7d614:	b	7d4f8 <fputs@plt+0x77ee0>
   7d618:	cmp	r4, #39	; 0x27
   7d61c:	beq	7d7c8 <fputs@plt+0x781b0>
   7d620:	cmp	r4, #92	; 0x5c
   7d624:	bne	7d79c <fputs@plt+0x78184>
   7d628:	mov	r5, #6
   7d62c:	b	7d4f8 <fputs@plt+0x77ee0>
   7d630:	mov	r0, r8
   7d634:	mov	r1, r4
   7d638:	bl	4cb8 <strchr@plt>
   7d63c:	cmp	r0, #0
   7d640:	beq	7d7d0 <fputs@plt+0x781b8>
   7d644:	mov	r5, #0
   7d648:	add	r9, r9, #1
   7d64c:	mov	sl, r5
   7d650:	b	7d4f8 <fputs@plt+0x77ee0>
   7d654:	mov	r0, r8
   7d658:	mov	r1, r4
   7d65c:	bl	4cb8 <strchr@plt>
   7d660:	cmp	r0, #0
   7d664:	beq	7d770 <fputs@plt+0x78158>
   7d668:	ldr	r3, [sp, #60]	; 0x3c
   7d66c:	mov	r2, #0
   7d670:	ldr	r1, [sp, #12]
   7d674:	add	r9, r9, #1
   7d678:	strb	r2, [r3, sl]
   7d67c:	ldr	r3, [sp, #72]	; 0x48
   7d680:	cmp	r3, r2
   7d684:	strbne	r2, [r3, r7]
   7d688:	cmn	r1, #1
   7d68c:	ldrne	r3, [sp, #72]	; 0x48
   7d690:	movne	r2, #0
   7d694:	strbne	r2, [r3, r1]
   7d698:	cmn	fp, #1
   7d69c:	mov	r1, r9
   7d6a0:	ldrne	r3, [sp, #60]	; 0x3c
   7d6a4:	movne	r2, #0
   7d6a8:	strbne	r2, [r3, fp]
   7d6ac:	ldr	ip, [sp, #24]
   7d6b0:	ldr	r2, [sp, #60]	; 0x3c
   7d6b4:	ldr	r0, [sp, #16]
   7d6b8:	str	ip, [sp]
   7d6bc:	ldr	ip, [sp, #28]
   7d6c0:	ldr	r3, [sp, #72]	; 0x48
   7d6c4:	str	ip, [sp, #4]
   7d6c8:	ldr	ip, [sp, #20]
   7d6cc:	blx	ip
   7d6d0:	subs	r3, r0, #0
   7d6d4:	blt	7d900 <fputs@plt+0x782e8>
   7d6d8:	mov	r3, #0
   7d6dc:	str	r3, [sp, #72]	; 0x48
   7d6e0:	mov	r5, r3
   7d6e4:	str	r3, [sp, #68]	; 0x44
   7d6e8:	mov	r7, r3
   7d6ec:	mov	sl, r3
   7d6f0:	b	7d4f8 <fputs@plt+0x77ee0>
   7d6f4:	mov	r0, r8
   7d6f8:	mov	r1, r4
   7d6fc:	bl	4cb8 <strchr@plt>
   7d700:	cmp	r0, #0
   7d704:	beq	7d824 <fputs@plt+0x7820c>
   7d708:	ldr	r3, [sp, #60]	; 0x3c
   7d70c:	mov	r2, #0
   7d710:	add	r9, r9, #1
   7d714:	strb	r2, [r3, sl]
   7d718:	ldr	r3, [sp, #72]	; 0x48
   7d71c:	cmp	r3, r2
   7d720:	strbne	r2, [r3, r7]
   7d724:	b	7d698 <fputs@plt+0x78080>
   7d728:	mov	r0, r8
   7d72c:	mov	r1, r4
   7d730:	bl	4cb8 <strchr@plt>
   7d734:	cmp	r0, #0
   7d738:	movne	r5, #3
   7d73c:	bne	7d4f8 <fputs@plt+0x77ee0>
   7d740:	add	r0, sp, #72	; 0x48
   7d744:	add	r1, sp, #68	; 0x44
   7d748:	add	r2, r7, #2
   7d74c:	mov	r3, #1
   7d750:	bl	6bfc8 <fputs@plt+0x669b0>
   7d754:	cmp	r0, #0
   7d758:	beq	7d8fc <fputs@plt+0x782e4>
   7d75c:	ldr	r3, [sp, #72]	; 0x48
   7d760:	mov	r5, #3
   7d764:	strb	r4, [r3, r7]
   7d768:	add	r7, r7, #1
   7d76c:	b	7d4f8 <fputs@plt+0x77ee0>
   7d770:	cmp	r4, #92	; 0x5c
   7d774:	beq	7d910 <fputs@plt+0x782f8>
   7d778:	ldr	r0, [sp, #40]	; 0x28
   7d77c:	mov	r1, r4
   7d780:	bl	4cb8 <strchr@plt>
   7d784:	cmp	r0, #0
   7d788:	beq	7d938 <fputs@plt+0x78320>
   7d78c:	ldr	r1, [sp, #12]
   7d790:	cmn	r1, #1
   7d794:	moveq	r1, r7
   7d798:	str	r1, [sp, #12]
   7d79c:	add	r0, sp, #72	; 0x48
   7d7a0:	add	r1, sp, #68	; 0x44
   7d7a4:	add	r2, r7, #2
   7d7a8:	mov	r3, #1
   7d7ac:	bl	6bfc8 <fputs@plt+0x669b0>
   7d7b0:	cmp	r0, #0
   7d7b4:	beq	7d8fc <fputs@plt+0x782e4>
   7d7b8:	ldr	r3, [sp, #72]	; 0x48
   7d7bc:	strb	r4, [r3, r7]
   7d7c0:	add	r7, r7, #1
   7d7c4:	b	7d4f8 <fputs@plt+0x77ee0>
   7d7c8:	mov	r5, #2
   7d7cc:	b	7d4f8 <fputs@plt+0x77ee0>
   7d7d0:	cmp	r4, #61	; 0x3d
   7d7d4:	beq	7d920 <fputs@plt+0x78308>
   7d7d8:	ldr	r0, [sp, #44]	; 0x2c
   7d7dc:	mov	r1, r4
   7d7e0:	bl	4cb8 <strchr@plt>
   7d7e4:	cmp	r0, #0
   7d7e8:	mvneq	fp, #0
   7d7ec:	beq	7d7f8 <fputs@plt+0x781e0>
   7d7f0:	cmn	fp, #1
   7d7f4:	moveq	fp, sl
   7d7f8:	add	r0, sp, #60	; 0x3c
   7d7fc:	add	r1, sp, #64	; 0x40
   7d800:	add	r2, sl, #2
   7d804:	mov	r3, #1
   7d808:	bl	6bfc8 <fputs@plt+0x669b0>
   7d80c:	cmp	r0, #0
   7d810:	beq	7d8fc <fputs@plt+0x782e4>
   7d814:	ldr	r3, [sp, #60]	; 0x3c
   7d818:	strb	r4, [r3, sl]
   7d81c:	add	sl, sl, #1
   7d820:	b	7d4f8 <fputs@plt+0x77ee0>
   7d824:	cmp	r4, #39	; 0x27
   7d828:	beq	7d5f4 <fputs@plt+0x77fdc>
   7d82c:	cmp	r4, #34	; 0x22
   7d830:	beq	7d610 <fputs@plt+0x77ff8>
   7d834:	cmp	r4, #92	; 0x5c
   7d838:	beq	7d930 <fputs@plt+0x78318>
   7d83c:	ldr	r0, [sp, #48]	; 0x30
   7d840:	mov	r1, r4
   7d844:	bl	4cb8 <strchr@plt>
   7d848:	cmp	r0, #0
   7d84c:	bne	7d4f8 <fputs@plt+0x77ee0>
   7d850:	b	7d740 <fputs@plt+0x78128>
   7d854:	add	r0, sp, #72	; 0x48
   7d858:	add	r1, sp, #68	; 0x44
   7d85c:	add	r2, r7, #2
   7d860:	mov	r3, #1
   7d864:	bl	6bfc8 <fputs@plt+0x669b0>
   7d868:	cmp	r0, #0
   7d86c:	beq	7d8fc <fputs@plt+0x782e4>
   7d870:	ldr	r3, [sp, #72]	; 0x48
   7d874:	mov	r5, #5
   7d878:	strb	r4, [r3, r7]
   7d87c:	add	r7, r7, #1
   7d880:	b	7d4f8 <fputs@plt+0x77ee0>
   7d884:	add	r0, sp, #72	; 0x48
   7d888:	add	r1, sp, #68	; 0x44
   7d88c:	add	r2, r7, #2
   7d890:	mov	r3, #1
   7d894:	bl	6bfc8 <fputs@plt+0x669b0>
   7d898:	cmp	r0, #0
   7d89c:	beq	7d8fc <fputs@plt+0x782e4>
   7d8a0:	ldr	r3, [sp, #72]	; 0x48
   7d8a4:	mov	r5, #7
   7d8a8:	strb	r4, [r3, r7]
   7d8ac:	add	r7, r7, #1
   7d8b0:	b	7d4f8 <fputs@plt+0x77ee0>
   7d8b4:	ldr	r0, [sp, #52]	; 0x34
   7d8b8:	mov	r1, r4
   7d8bc:	bl	4cb8 <strchr@plt>
   7d8c0:	cmp	r0, #0
   7d8c4:	bne	7d4f8 <fputs@plt+0x77ee0>
   7d8c8:	add	r0, sp, #60	; 0x3c
   7d8cc:	add	r1, sp, #64	; 0x40
   7d8d0:	add	r2, sl, #2
   7d8d4:	mov	r3, #1
   7d8d8:	bl	6bfc8 <fputs@plt+0x669b0>
   7d8dc:	cmp	r0, #0
   7d8e0:	beq	7d8fc <fputs@plt+0x782e4>
   7d8e4:	ldr	r3, [sp, #60]	; 0x3c
   7d8e8:	mov	r5, #1
   7d8ec:	mvn	fp, #0
   7d8f0:	strb	r4, [r3, sl]
   7d8f4:	add	sl, sl, r5
   7d8f8:	b	7d4f8 <fputs@plt+0x77ee0>
   7d8fc:	mvn	r3, #11
   7d900:	ldr	r0, [sp, #72]	; 0x48
   7d904:	mov	r4, r3
   7d908:	bl	4e5c <free@plt>
   7d90c:	b	7d570 <fputs@plt+0x77f58>
   7d910:	mvn	r1, #0
   7d914:	mov	r5, #4
   7d918:	str	r1, [sp, #12]
   7d91c:	b	7d4f8 <fputs@plt+0x77ee0>
   7d920:	mvn	ip, #0
   7d924:	mov	r5, #2
   7d928:	str	ip, [sp, #12]
   7d92c:	b	7d4f8 <fputs@plt+0x77ee0>
   7d930:	mov	r5, #4
   7d934:	b	7d4f8 <fputs@plt+0x77ee0>
   7d938:	mvn	r3, #0
   7d93c:	str	r3, [sp, #12]
   7d940:	b	7d79c <fputs@plt+0x78184>
   7d944:	mov	r2, r0
   7d948:	add	r1, sp, #56	; 0x38
   7d94c:	ldr	r0, [sp, #16]
   7d950:	bl	7d2f8 <fputs@plt+0x77ce0>
   7d954:	b	7d43c <fputs@plt+0x77e24>
   7d958:	ldr	r2, [sp, #12]
   7d95c:	cmn	r2, #1
   7d960:	ldrne	r3, [sp, #72]	; 0x48
   7d964:	movne	r2, #0
   7d968:	ldrne	ip, [sp, #12]
   7d96c:	strbne	r2, [r3, ip]
   7d970:	b	7d52c <fputs@plt+0x77f14>
   7d974:	mov	r4, r0
   7d978:	b	7d570 <fputs@plt+0x77f58>
   7d97c:	mov	r4, r0
   7d980:	ldr	r0, [sp, #60]	; 0x3c
   7d984:	bl	4e5c <free@plt>
   7d988:	ldr	r0, [sp, #56]	; 0x38
   7d98c:	bl	4e5c <free@plt>
   7d990:	mov	r0, r4
   7d994:	bl	54f8 <_Unwind_Resume@plt>
   7d998:	ldr	r0, [pc, #56]	; 7d9d8 <fputs@plt+0x783c0>
   7d99c:	mov	r2, #230	; 0xe6
   7d9a0:	ldr	r1, [pc, #52]	; 7d9dc <fputs@plt+0x783c4>
   7d9a4:	ldr	r3, [pc, #52]	; 7d9e0 <fputs@plt+0x783c8>
   7d9a8:	add	r0, pc, r0
   7d9ac:	add	r1, pc, r1
   7d9b0:	add	r3, pc, r3
   7d9b4:	bl	76bb0 <fputs@plt+0x71598>
   7d9b8:	bl	524c <__stack_chk_fail@plt>
   7d9bc:	andeq	r3, r3, r4, lsr #15
   7d9c0:	andeq	r0, r0, r0, asr #8
   7d9c4:	andeq	r3, r0, ip, asr #23
   7d9c8:			; <UNDEFINED> instruction: 0x00003bb0
   7d9cc:	andeq	r3, r0, r8, lsr #23
   7d9d0:	andeq	r9, r0, ip, lsr #29
   7d9d4:	andeq	r3, r0, r0, lsr #23
   7d9d8:	andeq	sl, r1, ip, lsl #11
   7d9dc:	andeq	sl, r1, r0, ror #9
   7d9e0:			; <UNDEFINED> instruction: 0x0001a5b8
   7d9e4:	push	{r1, r2, r3}
   7d9e8:	mov	r1, r0
   7d9ec:	ldr	r3, [pc, #140]	; 7da80 <fputs@plt+0x78468>
   7d9f0:	mov	r0, #0
   7d9f4:	ldr	ip, [pc, #136]	; 7da84 <fputs@plt+0x7846c>
   7d9f8:	add	r3, pc, r3
   7d9fc:	push	{r4, lr}
   7da00:	sub	sp, sp, #28
   7da04:	ldr	r4, [r3, ip]
   7da08:	ldr	r2, [sp, #36]	; 0x24
   7da0c:	str	r0, [sp, #16]
   7da10:	ldr	r3, [r4]
   7da14:	cmp	r2, r0
   7da18:	str	r3, [sp, #20]
   7da1c:	beq	7da70 <fputs@plt+0x78458>
   7da20:	add	r3, sp, #24
   7da24:	add	r0, sp, #40	; 0x28
   7da28:	str	r0, [r3, #-12]!
   7da2c:	add	r0, sp, #16
   7da30:	str	r3, [sp]
   7da34:	ldr	r3, [pc, #76]	; 7da88 <fputs@plt+0x78470>
   7da38:	str	r0, [sp, #4]
   7da3c:	mov	r0, #0
   7da40:	add	r3, pc, r3
   7da44:	bl	7d3cc <fputs@plt+0x77db4>
   7da48:	ldr	r2, [sp, #20]
   7da4c:	ldr	r3, [r4]
   7da50:	cmp	r0, #0
   7da54:	ldrge	r0, [sp, #16]
   7da58:	cmp	r2, r3
   7da5c:	bne	7da7c <fputs@plt+0x78464>
   7da60:	add	sp, sp, #28
   7da64:	pop	{r4, lr}
   7da68:	add	sp, sp, #12
   7da6c:	bx	lr
   7da70:	ldr	r2, [pc, #20]	; 7da8c <fputs@plt+0x78474>
   7da74:	add	r2, pc, r2
   7da78:	b	7da20 <fputs@plt+0x78408>
   7da7c:	bl	524c <__stack_chk_fail@plt>
   7da80:	andeq	r3, r3, r0, lsl #3
   7da84:	andeq	r0, r0, r0, asr #8
   7da88:			; <UNDEFINED> instruction: 0xfffff29c
   7da8c:	andeq	r1, r1, r4, lsr #15
   7da90:	ldr	r3, [pc, #512]	; 7dc98 <fputs@plt+0x78680>
   7da94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7da98:	add	r3, pc, r3
   7da9c:	subs	r6, r0, #0
   7daa0:	ldr	r0, [pc, #500]	; 7dc9c <fputs@plt+0x78684>
   7daa4:	mov	r8, r2
   7daa8:	mov	r2, r3
   7daac:	sub	sp, sp, #36	; 0x24
   7dab0:	mov	r3, #0
   7dab4:	ldr	r0, [r2, r0]
   7dab8:	mov	r9, r1
   7dabc:	str	r3, [sp, #20]
   7dac0:	str	r3, [sp, #24]
   7dac4:	ldr	r3, [r0]
   7dac8:	str	r0, [sp, #12]
   7dacc:	str	r3, [sp, #28]
   7dad0:	beq	7dc64 <fputs@plt+0x7864c>
   7dad4:	cmp	r8, #0
   7dad8:	beq	7db00 <fputs@plt+0x784e8>
   7dadc:	mov	r2, #1
   7dae0:	add	r0, sp, #20
   7dae4:	mov	r3, r2
   7dae8:	add	r1, sp, #24
   7daec:	bl	6bfc8 <fputs@plt+0x669b0>
   7daf0:	cmp	r0, #0
   7daf4:	ldreq	r0, [sp, #20]
   7daf8:	mvneq	r7, #11
   7dafc:	beq	7dbc8 <fputs@plt+0x785b0>
   7db00:	mov	r0, r6
   7db04:	bl	4f94 <flockfile@plt>
   7db08:	cmp	r9, #0
   7db0c:	beq	7dbec <fputs@plt+0x785d4>
   7db10:	add	r2, sp, #20
   7db14:	add	r3, sp, #24
   7db18:	str	r2, [sp, #4]
   7db1c:	mov	r5, #0
   7db20:	str	r3, [sp, #8]
   7db24:	bl	55b8 <__errno_location@plt>
   7db28:	mov	fp, r5
   7db2c:	mov	sl, r0
   7db30:	b	7db74 <fputs@plt+0x7855c>
   7db34:	cmp	r4, #0
   7db38:	beq	7dba0 <fputs@plt+0x78588>
   7db3c:	cmp	r8, #0
   7db40:	beq	7db68 <fputs@plt+0x78550>
   7db44:	add	r0, sp, #20
   7db48:	add	r1, sp, #24
   7db4c:	add	r2, r5, #2
   7db50:	mov	r3, #1
   7db54:	bl	6bfc8 <fputs@plt+0x669b0>
   7db58:	cmp	r0, #0
   7db5c:	beq	7dc00 <fputs@plt+0x785e8>
   7db60:	ldr	r3, [sp, #20]
   7db64:	strb	r4, [r3, r5]
   7db68:	cmp	r7, r9
   7db6c:	beq	7dbec <fputs@plt+0x785d4>
   7db70:	mov	r5, r7
   7db74:	str	fp, [sl]
   7db78:	ldr	r3, [r6, #4]
   7db7c:	ldr	r2, [r6, #8]
   7db80:	cmp	r3, r2
   7db84:	bcs	7dc08 <fputs@plt+0x785f0>
   7db88:	add	r2, r3, #1
   7db8c:	str	r2, [r6, #4]
   7db90:	ldrb	r4, [r3]
   7db94:	cmp	r4, #10
   7db98:	add	r7, r5, #1
   7db9c:	bne	7db34 <fputs@plt+0x7851c>
   7dba0:	mov	r0, r6
   7dba4:	bl	4e38 <funlockfile@plt>
   7dba8:	cmp	r8, #0
   7dbac:	beq	7dbf8 <fputs@plt+0x785e0>
   7dbb0:	ldr	r2, [sp, #20]
   7dbb4:	mov	r3, #0
   7dbb8:	mov	r0, r3
   7dbbc:	strb	r3, [r2, r5]
   7dbc0:	ldr	r3, [sp, #20]
   7dbc4:	str	r3, [r8]
   7dbc8:	bl	4e5c <free@plt>
   7dbcc:	ldr	r1, [sp, #12]
   7dbd0:	ldr	r2, [sp, #28]
   7dbd4:	mov	r0, r7
   7dbd8:	ldr	r3, [r1]
   7dbdc:	cmp	r2, r3
   7dbe0:	bne	7dc94 <fputs@plt+0x7867c>
   7dbe4:	add	sp, sp, #36	; 0x24
   7dbe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dbec:	mvn	r7, #104	; 0x68
   7dbf0:	mov	r0, r6
   7dbf4:	bl	4e38 <funlockfile@plt>
   7dbf8:	ldr	r0, [sp, #20]
   7dbfc:	b	7dbc8 <fputs@plt+0x785b0>
   7dc00:	mvn	r7, #11
   7dc04:	b	7dbf0 <fputs@plt+0x785d8>
   7dc08:	mov	r0, r6
   7dc0c:	bl	4d30 <__uflow@plt>
   7dc10:	cmn	r0, #1
   7dc14:	bne	7dc48 <fputs@plt+0x78630>
   7dc18:	ldr	r3, [r6]
   7dc1c:	tst	r3, #32
   7dc20:	beq	7dc40 <fputs@plt+0x78628>
   7dc24:	cmp	r5, #0
   7dc28:	bne	7dc40 <fputs@plt+0x78628>
   7dc2c:	ldr	r7, [sl]
   7dc30:	cmp	r7, #0
   7dc34:	rsbgt	r7, r7, #0
   7dc38:	mvnle	r7, #4
   7dc3c:	b	7dbf0 <fputs@plt+0x785d8>
   7dc40:	mov	r7, r5
   7dc44:	b	7dba0 <fputs@plt+0x78588>
   7dc48:	mov	r4, r0
   7dc4c:	b	7db94 <fputs@plt+0x7857c>
   7dc50:	mov	r4, r0
   7dc54:	ldr	r0, [sp, #20]
   7dc58:	bl	4e5c <free@plt>
   7dc5c:	mov	r0, r4
   7dc60:	bl	54f8 <_Unwind_Resume@plt>
   7dc64:	ldr	r0, [pc, #52]	; 7dca0 <fputs@plt+0x78688>
   7dc68:	movw	r2, #815	; 0x32f
   7dc6c:	ldr	r1, [pc, #48]	; 7dca4 <fputs@plt+0x7868c>
   7dc70:	ldr	r3, [pc, #48]	; 7dca8 <fputs@plt+0x78690>
   7dc74:	add	r0, pc, r0
   7dc78:	add	r1, pc, r1
   7dc7c:	add	r3, pc, r3
   7dc80:	bl	76bb0 <fputs@plt+0x71598>
   7dc84:	mov	r4, r0
   7dc88:	mov	r0, r6
   7dc8c:	bl	4e38 <funlockfile@plt>
   7dc90:	b	7dc54 <fputs@plt+0x7863c>
   7dc94:	bl	524c <__stack_chk_fail@plt>
   7dc98:	andeq	r3, r3, r0, ror #1
   7dc9c:	andeq	r0, r0, r0, asr #8
   7dca0:	andeq	r2, r0, r4, ror #25
   7dca4:	andeq	sl, r1, r4, lsl r2
   7dca8:	andeq	sl, r1, r4, lsl r3
   7dcac:	cmp	r0, #0
   7dcb0:	push	{r3, r4, r5, lr}
   7dcb4:	mov	r4, r1
   7dcb8:	beq	7dd2c <fputs@plt+0x78714>
   7dcbc:	cmp	r1, #0
   7dcc0:	beq	7dd0c <fputs@plt+0x786f4>
   7dcc4:	ldr	r1, [pc, #148]	; 7dd60 <fputs@plt+0x78748>
   7dcc8:	add	r1, pc, r1
   7dccc:	bl	503c <fopen64@plt>
   7dcd0:	subs	r5, r0, #0
   7dcd4:	beq	7dcf8 <fputs@plt+0x786e0>
   7dcd8:	mov	r2, r4
   7dcdc:	mov	r1, #1048576	; 0x100000
   7dce0:	bl	7da90 <fputs@plt+0x78478>
   7dce4:	and	r4, r0, r0, asr #31
   7dce8:	mov	r0, r5
   7dcec:	bl	4c64 <fclose@plt>
   7dcf0:	mov	r0, r4
   7dcf4:	pop	{r3, r4, r5, pc}
   7dcf8:	bl	55b8 <__errno_location@plt>
   7dcfc:	ldr	r4, [r0]
   7dd00:	rsb	r4, r4, #0
   7dd04:	mov	r0, r4
   7dd08:	pop	{r3, r4, r5, pc}
   7dd0c:	ldr	r0, [pc, #80]	; 7dd64 <fputs@plt+0x7874c>
   7dd10:	mov	r2, #115	; 0x73
   7dd14:	ldr	r1, [pc, #76]	; 7dd68 <fputs@plt+0x78750>
   7dd18:	ldr	r3, [pc, #76]	; 7dd6c <fputs@plt+0x78754>
   7dd1c:	add	r0, pc, r0
   7dd20:	add	r1, pc, r1
   7dd24:	add	r3, pc, r3
   7dd28:	bl	76bb0 <fputs@plt+0x71598>
   7dd2c:	ldr	r0, [pc, #60]	; 7dd70 <fputs@plt+0x78758>
   7dd30:	mov	r2, #114	; 0x72
   7dd34:	ldr	r1, [pc, #56]	; 7dd74 <fputs@plt+0x7875c>
   7dd38:	ldr	r3, [pc, #56]	; 7dd78 <fputs@plt+0x78760>
   7dd3c:	add	r0, pc, r0
   7dd40:	add	r1, pc, r1
   7dd44:	add	r3, pc, r3
   7dd48:	bl	76bb0 <fputs@plt+0x71598>
   7dd4c:	mov	r4, r0
   7dd50:	mov	r0, r5
   7dd54:	bl	4c64 <fclose@plt>
   7dd58:	mov	r0, r4
   7dd5c:	bl	54f8 <_Unwind_Resume@plt>
   7dd60:	strdeq	r9, [r0], -r8
   7dd64:	andeq	r5, r0, ip, lsr r2
   7dd68:	andeq	sl, r1, ip, ror #2
   7dd6c:	andeq	sl, r1, r0, asr #2
   7dd70:	andeq	r3, r0, r0, lsl #1
   7dd74:	andeq	sl, r1, ip, asr #2
   7dd78:	andeq	sl, r1, r0, lsr #2
   7dd7c:	ldr	ip, [pc, #580]	; 7dfc8 <fputs@plt+0x789b0>
   7dd80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7dd84:	subs	r5, r1, #0
   7dd88:	add	fp, sp, #32
   7dd8c:	ldr	r1, [pc, #568]	; 7dfcc <fputs@plt+0x789b4>
   7dd90:	sub	sp, sp, #28
   7dd94:	add	ip, pc, ip
   7dd98:	str	r3, [fp, #-56]	; 0xffffffc8
   7dd9c:	str	r2, [fp, #-52]	; 0xffffffcc
   7dda0:	mov	r3, ip
   7dda4:	ldr	r1, [ip, r1]
   7dda8:	mov	r6, r0
   7ddac:	ldr	r3, [r1]
   7ddb0:	str	r1, [fp, #-48]	; 0xffffffd0
   7ddb4:	str	r3, [fp, #-40]	; 0xffffffd8
   7ddb8:	beq	7dfa4 <fputs@plt+0x7898c>
   7ddbc:	cmp	r0, #0
   7ddc0:	beq	7ddd8 <fputs@plt+0x787c0>
   7ddc4:	mov	r0, r5
   7ddc8:	mov	r1, r6
   7ddcc:	bl	6ec88 <fputs@plt+0x69670>
   7ddd0:	cmp	r0, #0
   7ddd4:	beq	7df8c <fputs@plt+0x78974>
   7ddd8:	mov	r0, r5
   7dddc:	mov	r1, #47	; 0x2f
   7dde0:	bl	4d84 <strrchr@plt>
   7dde4:	cmp	r0, #0
   7dde8:	beq	7df94 <fputs@plt+0x7897c>
   7ddec:	cmp	r0, r5
   7ddf0:	beq	7de3c <fputs@plt+0x78824>
   7ddf4:	rsb	r1, r5, r0
   7ddf8:	mov	r0, r5
   7ddfc:	bl	5294 <strnlen@plt>
   7de00:	mov	ip, #0
   7de04:	mov	r1, r5
   7de08:	add	r3, r0, #15
   7de0c:	mov	r2, r0
   7de10:	bic	r3, r3, #7
   7de14:	sub	sp, sp, r3
   7de18:	mov	lr, sp
   7de1c:	lsr	r3, lr, #3
   7de20:	strb	ip, [r0, r3, lsl #3]
   7de24:	lsl	r0, r3, #3
   7de28:	bl	5018 <memcpy@plt>
   7de2c:	mov	r1, #1
   7de30:	bl	6d658 <fputs@plt+0x68040>
   7de34:	cmp	r0, #0
   7de38:	ble	7de5c <fputs@plt+0x78844>
   7de3c:	mov	r0, #0
   7de40:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7de44:	ldr	r2, [fp, #-40]	; 0xffffffd8
   7de48:	ldr	r3, [r1]
   7de4c:	cmp	r2, r3
   7de50:	bne	7dfc4 <fputs@plt+0x789ac>
   7de54:	sub	sp, fp, #32
   7de58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7de5c:	beq	7df8c <fputs@plt+0x78974>
   7de60:	ldrb	r2, [r5]
   7de64:	cmp	r2, #47	; 0x2f
   7de68:	bne	7df80 <fputs@plt+0x78968>
   7de6c:	add	r3, r5, #1
   7de70:	mov	r4, r3
   7de74:	add	r3, r3, #1
   7de78:	ldrb	r2, [r4]
   7de7c:	cmp	r2, #47	; 0x2f
   7de80:	beq	7de70 <fputs@plt+0x78858>
   7de84:	mov	r9, r2
   7de88:	mov	r8, #0
   7de8c:	mov	r0, r5
   7de90:	mov	r7, sp
   7de94:	bl	4fc4 <strlen@plt>
   7de98:	cmp	r9, #0
   7de9c:	add	r0, r0, #8
   7dea0:	bic	r3, r0, #7
   7dea4:	sub	sp, sp, r3
   7dea8:	mov	sl, sp
   7deac:	beq	7df74 <fputs@plt+0x7895c>
   7deb0:	cmp	r9, #47	; 0x2f
   7deb4:	beq	7dee0 <fputs@plt+0x788c8>
   7deb8:	add	r4, r4, #1
   7debc:	b	7dec8 <fputs@plt+0x788b0>
   7dec0:	cmp	r0, #47	; 0x2f
   7dec4:	beq	7dee4 <fputs@plt+0x788cc>
   7dec8:	mov	ip, r4
   7decc:	ldrb	r0, [r4], #1
   7ded0:	cmp	r0, #0
   7ded4:	bne	7dec0 <fputs@plt+0x788a8>
   7ded8:	mov	sp, r7
   7dedc:	b	7de40 <fputs@plt+0x78828>
   7dee0:	mov	ip, r4
   7dee4:	add	r1, ip, #1
   7dee8:	mov	r4, r1
   7deec:	add	r1, r1, #1
   7def0:	ldrb	r2, [r4]
   7def4:	cmp	r2, #47	; 0x2f
   7def8:	beq	7dee8 <fputs@plt+0x788d0>
   7defc:	cmp	r2, #0
   7df00:	beq	7df9c <fputs@plt+0x78984>
   7df04:	rsb	r9, r5, ip
   7df08:	mov	r0, sl
   7df0c:	mov	r1, r5
   7df10:	mov	r2, r9
   7df14:	bl	5018 <memcpy@plt>
   7df18:	cmp	r6, #0
   7df1c:	strb	r8, [sl, r9]
   7df20:	beq	7df44 <fputs@plt+0x7892c>
   7df24:	mov	r0, r6
   7df28:	mov	r1, sl
   7df2c:	bl	6ec88 <fputs@plt+0x69670>
   7df30:	cmp	r0, #0
   7df34:	beq	7df44 <fputs@plt+0x7892c>
   7df38:	mov	sp, r7
   7df3c:	ldrb	r9, [r4]
   7df40:	b	7de8c <fputs@plt+0x78874>
   7df44:	mov	r0, sl
   7df48:	ldr	r1, [fp, #-52]	; 0xffffffcc
   7df4c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   7df50:	blx	r3
   7df54:	cmp	r0, #0
   7df58:	bge	7df38 <fputs@plt+0x78920>
   7df5c:	bl	55b8 <__errno_location@plt>
   7df60:	ldr	r0, [r0]
   7df64:	cmp	r0, #17
   7df68:	beq	7df38 <fputs@plt+0x78920>
   7df6c:	rsb	r0, r0, #0
   7df70:	b	7ded8 <fputs@plt+0x788c0>
   7df74:	mov	r0, r9
   7df78:	mov	sp, r7
   7df7c:	b	7de40 <fputs@plt+0x78828>
   7df80:	mov	r9, r2
   7df84:	mov	r4, r5
   7df88:	b	7de88 <fputs@plt+0x78870>
   7df8c:	mvn	r0, #19
   7df90:	b	7de40 <fputs@plt+0x78828>
   7df94:	mvn	r0, #21
   7df98:	b	7de40 <fputs@plt+0x78828>
   7df9c:	mov	r0, r2
   7dfa0:	b	7ded8 <fputs@plt+0x788c0>
   7dfa4:	ldr	r0, [pc, #36]	; 7dfd0 <fputs@plt+0x789b8>
   7dfa8:	mov	r2, #65	; 0x41
   7dfac:	ldr	r1, [pc, #32]	; 7dfd4 <fputs@plt+0x789bc>
   7dfb0:	ldr	r3, [pc, #32]	; 7dfd8 <fputs@plt+0x789c0>
   7dfb4:	add	r0, pc, r0
   7dfb8:	add	r1, pc, r1
   7dfbc:	add	r3, pc, r3
   7dfc0:	bl	76bb0 <fputs@plt+0x71598>
   7dfc4:	bl	524c <__stack_chk_fail@plt>
   7dfc8:	andeq	r2, r3, r4, ror #27
   7dfcc:	andeq	r0, r0, r0, asr #8
   7dfd0:	strdeq	r9, [r0], -ip
   7dfd4:	strdeq	r9, [r1], -ip
   7dfd8:	andeq	r9, r1, r0, ror #31
   7dfdc:	ldr	r3, [pc, #24]	; 7dffc <fputs@plt+0x789e4>
   7dfe0:	mov	r2, r1
   7dfe4:	ldr	ip, [pc, #20]	; 7e000 <fputs@plt+0x789e8>
   7dfe8:	mov	r1, r0
   7dfec:	add	r3, pc, r3
   7dff0:	mov	r0, #0
   7dff4:	ldr	r3, [r3, ip]
   7dff8:	b	7dd7c <fputs@plt+0x78764>
   7dffc:	andeq	r2, r3, ip, lsl #23
   7e000:	strdeq	r0, [r0], -r8
   7e004:	push	{r4, lr}
   7e008:	ldr	r4, [pc, #56]	; 7e048 <fputs@plt+0x78a30>
   7e00c:	add	r4, pc, r4
   7e010:	ldr	r0, [r4]
   7e014:	cmp	r0, #0
   7e018:	blt	7e028 <fputs@plt+0x78a10>
   7e01c:	adds	r0, r0, #0
   7e020:	movne	r0, #1
   7e024:	pop	{r4, pc}
   7e028:	ldr	r0, [pc, #28]	; 7e04c <fputs@plt+0x78a34>
   7e02c:	mov	r1, #0
   7e030:	add	r0, pc, r0
   7e034:	bl	4ea4 <access@plt>
   7e038:	mvn	r0, r0
   7e03c:	lsr	r0, r0, #31
   7e040:	str	r0, [r4]
   7e044:	b	7e01c <fputs@plt+0x78a04>
   7e048:	andeq	r3, r3, r4, asr #3
   7e04c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   7e050:	ldr	r3, [pc, #404]	; 7e1ec <fputs@plt+0x78bd4>
   7e054:	push	{r4, r5, r6, r7, r8, lr}
   7e058:	subs	r5, r0, #0
   7e05c:	ldr	r0, [pc, #396]	; 7e1f0 <fputs@plt+0x78bd8>
   7e060:	add	r3, pc, r3
   7e064:	sub	sp, sp, #128	; 0x80
   7e068:	mov	r6, r1
   7e06c:	mov	r7, r2
   7e070:	ldr	r4, [r3, r0]
   7e074:	ldr	r3, [r4]
   7e078:	str	r3, [sp, #124]	; 0x7c
   7e07c:	beq	7e1cc <fputs@plt+0x78bb4>
   7e080:	bl	7e004 <fputs@plt+0x789ec>
   7e084:	cmp	r0, #0
   7e088:	beq	7e0e4 <fputs@plt+0x78acc>
   7e08c:	ldr	r1, [pc, #352]	; 7e1f4 <fputs@plt+0x78bdc>
   7e090:	mov	r0, r5
   7e094:	add	r1, pc, r1
   7e098:	bl	6ec88 <fputs@plt+0x69670>
   7e09c:	cmp	r0, #0
   7e0a0:	beq	7e0e4 <fputs@plt+0x78acc>
   7e0a4:	mov	r0, #3
   7e0a8:	mov	r1, r5
   7e0ac:	add	r2, sp, #16
   7e0b0:	bl	5408 <__lxstat64@plt>
   7e0b4:	cmp	r0, #0
   7e0b8:	blt	7e16c <fputs@plt+0x78b54>
   7e0bc:	ldr	r3, [sp, #32]
   7e0c0:	and	r3, r3, #61440	; 0xf000
   7e0c4:	cmp	r3, #16384	; 0x4000
   7e0c8:	beq	7e184 <fputs@plt+0x78b6c>
   7e0cc:	cmp	r3, #40960	; 0xa000
   7e0d0:	beq	7e100 <fputs@plt+0x78ae8>
   7e0d4:	ldr	r2, [pc, #284]	; 7e1f8 <fputs@plt+0x78be0>
   7e0d8:	cmp	r3, #8192	; 0x2000
   7e0dc:	add	r2, pc, r2
   7e0e0:	beq	7e108 <fputs@plt+0x78af0>
   7e0e4:	mov	r0, #0
   7e0e8:	ldr	r2, [sp, #124]	; 0x7c
   7e0ec:	ldr	r3, [r4]
   7e0f0:	cmp	r2, r3
   7e0f4:	bne	7e1c8 <fputs@plt+0x78bb0>
   7e0f8:	add	sp, sp, #128	; 0x80
   7e0fc:	pop	{r4, r5, r6, r7, r8, pc}
   7e100:	ldr	r2, [pc, #244]	; 7e1fc <fputs@plt+0x78be4>
   7e104:	add	r2, pc, r2
   7e108:	ldr	r1, [pc, #240]	; 7e200 <fputs@plt+0x78be8>
   7e10c:	mov	r3, #0
   7e110:	mov	r0, r5
   7e114:	str	r3, [sp]
   7e118:	add	r1, pc, r1
   7e11c:	mov	r3, #1
   7e120:	bl	5114 <lsetxattr@plt>
   7e124:	cmp	r0, #0
   7e128:	bge	7e0e8 <fputs@plt+0x78ad0>
   7e12c:	bl	55b8 <__errno_location@plt>
   7e130:	ldr	r8, [r0]
   7e134:	cmp	r8, #95	; 0x5f
   7e138:	beq	7e0e4 <fputs@plt+0x78acc>
   7e13c:	cmp	r6, #0
   7e140:	beq	7e14c <fputs@plt+0x78b34>
   7e144:	cmp	r8, #2
   7e148:	beq	7e0e4 <fputs@plt+0x78acc>
   7e14c:	cmp	r7, #0
   7e150:	bne	7e178 <fputs@plt+0x78b60>
   7e154:	bl	77b7c <fputs@plt+0x72564>
   7e158:	cmp	r0, #6
   7e15c:	bgt	7e190 <fputs@plt+0x78b78>
   7e160:	eor	r0, r8, r8, asr #31
   7e164:	rsb	r0, r0, r8, asr #31
   7e168:	b	7e0e8 <fputs@plt+0x78ad0>
   7e16c:	bl	55b8 <__errno_location@plt>
   7e170:	ldr	r8, [r0]
   7e174:	b	7e13c <fputs@plt+0x78b24>
   7e178:	cmp	r8, #30
   7e17c:	bne	7e154 <fputs@plt+0x78b3c>
   7e180:	b	7e0e4 <fputs@plt+0x78acc>
   7e184:	ldr	r2, [pc, #120]	; 7e204 <fputs@plt+0x78bec>
   7e188:	add	r2, pc, r2
   7e18c:	b	7e108 <fputs@plt+0x78af0>
   7e190:	ldr	r2, [pc, #112]	; 7e208 <fputs@plt+0x78bf0>
   7e194:	mov	r1, r8
   7e198:	ldr	ip, [pc, #108]	; 7e20c <fputs@plt+0x78bf4>
   7e19c:	mov	r3, #202	; 0xca
   7e1a0:	add	r2, pc, r2
   7e1a4:	str	r2, [sp, #4]
   7e1a8:	ldr	r2, [pc, #96]	; 7e210 <fputs@plt+0x78bf8>
   7e1ac:	add	ip, pc, ip
   7e1b0:	str	r5, [sp, #8]
   7e1b4:	mov	r0, #7
   7e1b8:	str	ip, [sp]
   7e1bc:	add	r2, pc, r2
   7e1c0:	bl	76de4 <fputs@plt+0x717cc>
   7e1c4:	b	7e0e8 <fputs@plt+0x78ad0>
   7e1c8:	bl	524c <__stack_chk_fail@plt>
   7e1cc:	ldr	r0, [pc, #64]	; 7e214 <fputs@plt+0x78bfc>
   7e1d0:	mov	r2, #156	; 0x9c
   7e1d4:	ldr	r1, [pc, #60]	; 7e218 <fputs@plt+0x78c00>
   7e1d8:	ldr	r3, [pc, #60]	; 7e21c <fputs@plt+0x78c04>
   7e1dc:	add	r0, pc, r0
   7e1e0:	add	r1, pc, r1
   7e1e4:	add	r3, pc, r3
   7e1e8:	bl	76bb0 <fputs@plt+0x71598>
   7e1ec:	andeq	r2, r3, r8, lsl fp
   7e1f0:	andeq	r0, r0, r0, asr #8
   7e1f4:	andeq	pc, r0, r0, lsr #19
   7e1f8:	andeq	r6, r1, r4, lsl r8
   7e1fc:	andeq	r9, r1, r4, asr #8
   7e200:	ldrdeq	r9, [r1], -ip
   7e204:	andeq	r6, r1, r8, ror #14
   7e208:	muleq	r1, r8, lr
   7e20c:	andeq	r9, r1, r0, asr #29
   7e210:	andeq	r9, r1, r0, lsr #28
   7e214:	ldrdeq	r8, [r0], -r4
   7e218:	strdeq	r9, [r1], -ip
   7e21c:	andeq	r9, r1, r8, ror lr
   7e220:	cmp	r0, #0
   7e224:	rsblt	r0, r0, #0
   7e228:	cmp	r0, #133	; 0x85
   7e22c:	bgt	7e240 <fputs@plt+0x78c28>
   7e230:	ldr	r3, [pc, #16]	; 7e248 <fputs@plt+0x78c30>
   7e234:	add	r3, pc, r3
   7e238:	ldr	r0, [r3, r0, lsl #2]
   7e23c:	bx	lr
   7e240:	mov	r0, #0
   7e244:	bx	lr
   7e248:	andeq	r1, r3, r8, ror #22
   7e24c:	push	{r4, r5, r6, lr}
   7e250:	subs	r4, r0, #0
   7e254:	beq	7e378 <fputs@plt+0x78d60>
   7e258:	bl	4fc4 <strlen@plt>
   7e25c:	sub	r3, r0, #3
   7e260:	cmp	r3, #12
   7e264:	bhi	7e34c <fputs@plt+0x78d34>
   7e268:	cmp	r0, #3
   7e26c:	mov	r3, r0
   7e270:	blt	7e354 <fputs@plt+0x78d3c>
   7e274:	cmp	r0, #4
   7e278:	ble	7e29c <fputs@plt+0x78c84>
   7e27c:	cmp	r0, #5
   7e280:	bne	7e354 <fputs@plt+0x78d3c>
   7e284:	ldrb	r2, [r4, #4]
   7e288:	ldr	r1, [pc, #264]	; 7e398 <fputs@plt+0x78d80>
   7e28c:	lsl	r2, r2, #1
   7e290:	add	r1, pc, r1
   7e294:	ldrh	r2, [r1, r2]
   7e298:	add	r3, r3, r2
   7e29c:	ldrb	ip, [r4, #2]
   7e2a0:	movw	r1, #326	; 0x146
   7e2a4:	ldrb	r0, [r4, #1]
   7e2a8:	ldr	r2, [pc, #236]	; 7e39c <fputs@plt+0x78d84>
   7e2ac:	lsl	ip, ip, #1
   7e2b0:	add	r2, pc, r2
   7e2b4:	lsl	r0, r0, #1
   7e2b8:	ldrh	r5, [r2, ip]
   7e2bc:	ldrh	r2, [r2, r0]
   7e2c0:	add	r5, r5, r3
   7e2c4:	add	r5, r5, r2
   7e2c8:	cmp	r5, r1
   7e2cc:	bhi	7e34c <fputs@plt+0x78d34>
   7e2d0:	ldr	r3, [pc, #200]	; 7e3a0 <fputs@plt+0x78d88>
   7e2d4:	add	r3, pc, r3
   7e2d8:	ldr	r3, [r3, r5, lsl #3]
   7e2dc:	cmp	r3, #0
   7e2e0:	beq	7e370 <fputs@plt+0x78d58>
   7e2e4:	ldrb	r2, [r4]
   7e2e8:	ldrb	ip, [r3]
   7e2ec:	eor	r0, r2, ip
   7e2f0:	bics	r0, r0, #32
   7e2f4:	bne	7e34c <fputs@plt+0x78d34>
   7e2f8:	ldr	r1, [pc, #164]	; 7e3a4 <fputs@plt+0x78d8c>
   7e2fc:	mov	r6, r3
   7e300:	add	r1, pc, r1
   7e304:	ldrb	r3, [r1, r2]
   7e308:	ldrb	r2, [r1, ip]
   7e30c:	cmp	r3, r2
   7e310:	movne	ip, #0
   7e314:	moveq	ip, #1
   7e318:	cmp	r3, #0
   7e31c:	moveq	ip, #0
   7e320:	cmp	ip, #0
   7e324:	ldrbne	r2, [r4, #1]!
   7e328:	ldrbne	ip, [r6, #1]!
   7e32c:	bne	7e304 <fputs@plt+0x78cec>
   7e330:	cmp	r3, r2
   7e334:	popne	{r4, r5, r6, pc}
   7e338:	ldr	r3, [pc, #104]	; 7e3a8 <fputs@plt+0x78d90>
   7e33c:	add	r3, pc, r3
   7e340:	add	r5, r3, r5, lsl #3
   7e344:	ldr	r0, [r5, #4]
   7e348:	pop	{r4, r5, r6, pc}
   7e34c:	mov	r0, #0
   7e350:	pop	{r4, r5, r6, pc}
   7e354:	ldrb	r3, [r4, #5]
   7e358:	ldr	r2, [pc, #76]	; 7e3ac <fputs@plt+0x78d94>
   7e35c:	lsl	r3, r3, #1
   7e360:	add	r2, pc, r2
   7e364:	ldrh	r3, [r2, r3]
   7e368:	add	r3, r0, r3
   7e36c:	b	7e284 <fputs@plt+0x78c6c>
   7e370:	mov	r0, r3
   7e374:	pop	{r4, r5, r6, pc}
   7e378:	ldr	r0, [pc, #48]	; 7e3b0 <fputs@plt+0x78d98>
   7e37c:	mov	r2, #48	; 0x30
   7e380:	ldr	r1, [pc, #44]	; 7e3b4 <fputs@plt+0x78d9c>
   7e384:	ldr	r3, [pc, #44]	; 7e3b8 <fputs@plt+0x78da0>
   7e388:	add	r0, pc, r0
   7e38c:	add	r1, pc, r1
   7e390:	add	r3, pc, r3
   7e394:	bl	76bb0 <fputs@plt+0x71598>
   7e398:	strdeq	r9, [r1], -ip
   7e39c:	ldrdeq	r9, [r1], -ip
   7e3a0:	andeq	r1, r3, r0, ror #25
   7e3a4:	andeq	sl, r1, r0, asr #9
   7e3a8:	andeq	r1, r3, r8, ror ip
   7e3ac:	andeq	r9, r1, ip, lsr #26
   7e3b0:	muleq	r0, ip, ip
   7e3b4:	andeq	r9, r1, r0, lsl #30
   7e3b8:	andeq	r9, r1, ip, ror #25
   7e3bc:	ldr	r3, [pc, #272]	; 7e4d4 <fputs@plt+0x78ebc>
   7e3c0:	push	{r4, r5, r6, fp, lr}
   7e3c4:	add	fp, sp, #16
   7e3c8:	ldr	r2, [pc, #264]	; 7e4d8 <fputs@plt+0x78ec0>
   7e3cc:	sub	sp, sp, #28
   7e3d0:	add	r3, pc, r3
   7e3d4:	subs	r6, r1, #0
   7e3d8:	mov	r1, #0
   7e3dc:	ldr	r4, [r3, r2]
   7e3e0:	str	r1, [fp, #-32]	; 0xffffffe0
   7e3e4:	ldr	r3, [r4]
   7e3e8:	str	r3, [fp, #-24]	; 0xffffffe8
   7e3ec:	beq	7e4a0 <fputs@plt+0x78e88>
   7e3f0:	ldr	r5, [pc, #228]	; 7e4dc <fputs@plt+0x78ec4>
   7e3f4:	cmp	r0, #0
   7e3f8:	add	r5, pc, r5
   7e3fc:	bne	7e464 <fputs@plt+0x78e4c>
   7e400:	mov	r0, r5
   7e404:	sub	r1, fp, #32
   7e408:	bl	7dcac <fputs@plt+0x78694>
   7e40c:	cmp	r0, #0
   7e410:	blt	7e48c <fputs@plt+0x78e74>
   7e414:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e418:	sub	r1, fp, #28
   7e41c:	bl	66254 <fputs@plt+0x60c3c>
   7e420:	subs	r5, r0, #0
   7e424:	blt	7e440 <fputs@plt+0x78e28>
   7e428:	ldr	r3, [fp, #-28]	; 0xffffffe4
   7e42c:	sub	r2, r3, #1
   7e430:	cmn	r2, #3
   7e434:	bhi	7e494 <fputs@plt+0x78e7c>
   7e438:	mov	r5, #0
   7e43c:	str	r3, [r6]
   7e440:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e444:	bl	4e5c <free@plt>
   7e448:	ldr	r2, [fp, #-24]	; 0xffffffe8
   7e44c:	ldr	r3, [r4]
   7e450:	mov	r0, r5
   7e454:	cmp	r2, r3
   7e458:	bne	7e49c <fputs@plt+0x78e84>
   7e45c:	sub	sp, fp, #16
   7e460:	pop	{r4, r5, r6, fp, pc}
   7e464:	sub	sp, sp, #40	; 0x28
   7e468:	ldr	r3, [pc, #112]	; 7e4e0 <fputs@plt+0x78ec8>
   7e46c:	add	r5, sp, #8
   7e470:	mov	r1, #1
   7e474:	str	r0, [sp]
   7e478:	mov	r2, #29
   7e47c:	mov	r0, r5
   7e480:	add	r3, pc, r3
   7e484:	bl	5444 <__sprintf_chk@plt>
   7e488:	b	7e400 <fputs@plt+0x78de8>
   7e48c:	mov	r5, r0
   7e490:	b	7e440 <fputs@plt+0x78e28>
   7e494:	mvn	r5, #5
   7e498:	b	7e440 <fputs@plt+0x78e28>
   7e49c:	bl	524c <__stack_chk_fail@plt>
   7e4a0:	ldr	r0, [pc, #60]	; 7e4e4 <fputs@plt+0x78ecc>
   7e4a4:	mov	r2, #43	; 0x2b
   7e4a8:	ldr	r1, [pc, #56]	; 7e4e8 <fputs@plt+0x78ed0>
   7e4ac:	ldr	r3, [pc, #56]	; 7e4ec <fputs@plt+0x78ed4>
   7e4b0:	add	r0, pc, r0
   7e4b4:	add	r1, pc, r1
   7e4b8:	add	r3, pc, r3
   7e4bc:	bl	76bb0 <fputs@plt+0x71598>
   7e4c0:	mov	r4, r0
   7e4c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e4c8:	bl	4e5c <free@plt>
   7e4cc:	mov	r0, r4
   7e4d0:	bl	54f8 <_Unwind_Resume@plt>
   7e4d4:	andeq	r2, r3, r8, lsr #15
   7e4d8:	andeq	r0, r0, r0, asr #8
   7e4dc:	strdeq	sl, [r1], -r8
   7e4e0:	muleq	r1, ip, r4
   7e4e4:	andeq	sl, r1, ip, ror r4
   7e4e8:	andeq	sl, r1, r4, asr r4
   7e4ec:	andeq	sl, r1, r8, lsl #8
   7e4f0:	ldr	r3, [pc, #252]	; 7e5f4 <fputs@plt+0x78fdc>
   7e4f4:	push	{r4, r5, r6, fp, lr}
   7e4f8:	add	fp, sp, #16
   7e4fc:	ldr	r2, [pc, #244]	; 7e5f8 <fputs@plt+0x78fe0>
   7e500:	sub	sp, sp, #28
   7e504:	add	r3, pc, r3
   7e508:	subs	r6, r1, #0
   7e50c:	mov	r1, #0
   7e510:	ldr	r4, [r3, r2]
   7e514:	str	r1, [fp, #-32]	; 0xffffffe0
   7e518:	ldr	r3, [r4]
   7e51c:	str	r3, [fp, #-24]	; 0xffffffe8
   7e520:	beq	7e5c0 <fputs@plt+0x78fa8>
   7e524:	ldr	r5, [pc, #208]	; 7e5fc <fputs@plt+0x78fe4>
   7e528:	cmp	r0, #0
   7e52c:	add	r5, pc, r5
   7e530:	bne	7e594 <fputs@plt+0x78f7c>
   7e534:	mov	r0, r5
   7e538:	sub	r1, fp, #32
   7e53c:	bl	7dcac <fputs@plt+0x78694>
   7e540:	cmp	r0, #0
   7e544:	blt	7e58c <fputs@plt+0x78f74>
   7e548:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e54c:	sub	r1, fp, #28
   7e550:	bl	66450 <fputs@plt+0x60e38>
   7e554:	cmp	r0, #0
   7e558:	blt	7e58c <fputs@plt+0x78f74>
   7e55c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   7e560:	mov	r5, #0
   7e564:	str	r3, [r6]
   7e568:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e56c:	bl	4e5c <free@plt>
   7e570:	ldr	r2, [fp, #-24]	; 0xffffffe8
   7e574:	ldr	r3, [r4]
   7e578:	mov	r0, r5
   7e57c:	cmp	r2, r3
   7e580:	bne	7e5bc <fputs@plt+0x78fa4>
   7e584:	sub	sp, fp, #16
   7e588:	pop	{r4, r5, r6, fp, pc}
   7e58c:	mov	r5, r0
   7e590:	b	7e568 <fputs@plt+0x78f50>
   7e594:	sub	sp, sp, #40	; 0x28
   7e598:	ldr	r3, [pc, #96]	; 7e600 <fputs@plt+0x78fe8>
   7e59c:	add	r5, sp, #8
   7e5a0:	mov	r1, #1
   7e5a4:	str	r0, [sp]
   7e5a8:	mov	r2, #28
   7e5ac:	mov	r0, r5
   7e5b0:	add	r3, pc, r3
   7e5b4:	bl	5444 <__sprintf_chk@plt>
   7e5b8:	b	7e534 <fputs@plt+0x78f1c>
   7e5bc:	bl	524c <__stack_chk_fail@plt>
   7e5c0:	ldr	r0, [pc, #60]	; 7e604 <fputs@plt+0x78fec>
   7e5c4:	mov	r2, #68	; 0x44
   7e5c8:	ldr	r1, [pc, #56]	; 7e608 <fputs@plt+0x78ff0>
   7e5cc:	ldr	r3, [pc, #56]	; 7e60c <fputs@plt+0x78ff4>
   7e5d0:	add	r0, pc, r0
   7e5d4:	add	r1, pc, r1
   7e5d8:	add	r3, pc, r3
   7e5dc:	bl	76bb0 <fputs@plt+0x71598>
   7e5e0:	mov	r4, r0
   7e5e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e5e8:	bl	4e5c <free@plt>
   7e5ec:	mov	r0, r4
   7e5f0:	bl	54f8 <_Unwind_Resume@plt>
   7e5f4:	andeq	r2, r3, r4, ror r6
   7e5f8:	andeq	r0, r0, r0, asr #8
   7e5fc:	andeq	sl, r1, r4, lsl #8
   7e600:	muleq	r1, r4, r3
   7e604:	strdeq	r5, [r1], -r4
   7e608:	andeq	sl, r1, r4, lsr r3
   7e60c:	andeq	sl, r1, r0, lsl #6
   7e610:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e614:	subs	sl, r0, #0
   7e618:	beq	7e6fc <fputs@plt+0x790e4>
   7e61c:	ldrb	r4, [sl]
   7e620:	cmp	r4, #0
   7e624:	bne	7e648 <fputs@plt+0x79030>
   7e628:	mov	r0, #2
   7e62c:	bl	5210 <malloc@plt>
   7e630:	subs	r3, r0, #0
   7e634:	beq	7e6f4 <fputs@plt+0x790dc>
   7e638:	mov	r2, #95	; 0x5f
   7e63c:	mov	r0, r3
   7e640:	strh	r2, [r3]
   7e644:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e648:	bl	4fc4 <strlen@plt>
   7e64c:	add	r0, r0, r0, lsl #1
   7e650:	add	r0, r0, #1
   7e654:	bl	5210 <malloc@plt>
   7e658:	subs	r9, r0, #0
   7e65c:	beq	7e6f4 <fputs@plt+0x790dc>
   7e660:	add	r6, sl, #1
   7e664:	mov	r7, sl
   7e668:	mov	r5, r9
   7e66c:	mov	r8, #95	; 0x5f
   7e670:	b	7e6c0 <fputs@plt+0x790a8>
   7e674:	cmp	sl, r7
   7e678:	add	fp, r5, #3
   7e67c:	sub	r3, r4, #48	; 0x30
   7e680:	bcs	7e68c <fputs@plt+0x79074>
   7e684:	cmp	r3, #9
   7e688:	bls	7e6d0 <fputs@plt+0x790b8>
   7e68c:	strb	r8, [r5]
   7e690:	add	r6, r6, #1
   7e694:	ldrb	r0, [r6, #-2]
   7e698:	lsr	r0, r0, #4
   7e69c:	bl	67544 <fputs@plt+0x61f2c>
   7e6a0:	strb	r0, [r5, #1]
   7e6a4:	ldrb	r0, [r6, #-2]
   7e6a8:	bl	67544 <fputs@plt+0x61f2c>
   7e6ac:	strb	r0, [r5, #2]
   7e6b0:	mov	r5, fp
   7e6b4:	ldrb	r4, [r7, #1]!
   7e6b8:	cmp	r4, #0
   7e6bc:	beq	7e6e8 <fputs@plt+0x790d0>
   7e6c0:	bic	r3, r4, #32
   7e6c4:	sub	r3, r3, #65	; 0x41
   7e6c8:	cmp	r3, #25
   7e6cc:	bhi	7e674 <fputs@plt+0x7905c>
   7e6d0:	strb	r4, [r5]
   7e6d4:	add	r6, r6, #1
   7e6d8:	ldrb	r4, [r7, #1]!
   7e6dc:	add	r5, r5, #1
   7e6e0:	cmp	r4, #0
   7e6e4:	bne	7e6c0 <fputs@plt+0x790a8>
   7e6e8:	mov	r0, r9
   7e6ec:	strb	r4, [r5]
   7e6f0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e6f4:	mov	r0, #0
   7e6f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e6fc:	ldr	r0, [pc, #32]	; 7e724 <fputs@plt+0x7910c>
   7e700:	mov	r2, #36	; 0x24
   7e704:	ldr	r1, [pc, #28]	; 7e728 <fputs@plt+0x79110>
   7e708:	ldr	r3, [pc, #28]	; 7e72c <fputs@plt+0x79114>
   7e70c:	add	r0, pc, r0
   7e710:	add	r1, pc, r1
   7e714:	add	r3, pc, r3
   7e718:	bl	76ea0 <fputs@plt+0x71888>
   7e71c:	mov	r0, sl
   7e720:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e724:	andeq	r9, r0, r0, lsl #2
   7e728:	andeq	sl, r1, r8, asr #4
   7e72c:	andeq	sl, r1, ip, asr r2
   7e730:	push	{r4, r5, r6, r7, r8, lr}
   7e734:	subs	r5, r0, #0
   7e738:	beq	7e828 <fputs@plt+0x79210>
   7e73c:	ldrb	r6, [r5]
   7e740:	cmp	r6, #95	; 0x5f
   7e744:	bne	7e764 <fputs@plt+0x7914c>
   7e748:	ldrb	r3, [r5, #1]
   7e74c:	cmp	r3, #0
   7e750:	bne	7e80c <fputs@plt+0x791f4>
   7e754:	mov	r0, #1
   7e758:	mov	r1, r0
   7e75c:	pop	{r4, r5, r6, r7, r8, lr}
   7e760:	b	4d18 <calloc@plt>
   7e764:	bl	4fc4 <strlen@plt>
   7e768:	add	r0, r0, #1
   7e76c:	bl	5210 <malloc@plt>
   7e770:	subs	r7, r0, #0
   7e774:	beq	7e820 <fputs@plt+0x79208>
   7e778:	cmp	r6, #0
   7e77c:	beq	7e7f8 <fputs@plt+0x791e0>
   7e780:	add	r4, r7, #1
   7e784:	mov	r3, r6
   7e788:	mov	r8, #95	; 0x5f
   7e78c:	b	7e7a4 <fputs@plt+0x7918c>
   7e790:	ldrb	r3, [r2, #1]
   7e794:	add	r4, r4, #1
   7e798:	add	r5, r2, #1
   7e79c:	cmp	r3, #0
   7e7a0:	beq	7e7fc <fputs@plt+0x791e4>
   7e7a4:	cmp	r3, #95	; 0x5f
   7e7a8:	mov	r2, r5
   7e7ac:	mov	r1, r4
   7e7b0:	strbne	r3, [r4, #-1]
   7e7b4:	bne	7e790 <fputs@plt+0x79178>
   7e7b8:	ldrb	r0, [r5, #1]
   7e7bc:	bl	6755c <fputs@plt+0x61f44>
   7e7c0:	subs	r6, r0, #0
   7e7c4:	blt	7e7e8 <fputs@plt+0x791d0>
   7e7c8:	ldrb	r0, [r5, #2]
   7e7cc:	bl	6755c <fputs@plt+0x61f44>
   7e7d0:	mov	r1, r4
   7e7d4:	add	r2, r5, #2
   7e7d8:	cmp	r0, #0
   7e7dc:	orr	r6, r0, r6, lsl #4
   7e7e0:	strbge	r6, [r4, #-1]
   7e7e4:	bge	7e790 <fputs@plt+0x79178>
   7e7e8:	strb	r8, [r4, #-1]
   7e7ec:	mov	r2, r5
   7e7f0:	mov	r1, r4
   7e7f4:	b	7e790 <fputs@plt+0x79178>
   7e7f8:	mov	r1, r7
   7e7fc:	mov	r3, #0
   7e800:	mov	r0, r7
   7e804:	strb	r3, [r1]
   7e808:	pop	{r4, r5, r6, r7, r8, pc}
   7e80c:	bl	4fc4 <strlen@plt>
   7e810:	add	r0, r0, #1
   7e814:	bl	5210 <malloc@plt>
   7e818:	subs	r7, r0, #0
   7e81c:	bne	7e780 <fputs@plt+0x79168>
   7e820:	mov	r0, r7
   7e824:	pop	{r4, r5, r6, r7, r8, pc}
   7e828:	ldr	r0, [pc, #32]	; 7e850 <fputs@plt+0x79238>
   7e82c:	mov	r2, #72	; 0x48
   7e830:	ldr	r1, [pc, #28]	; 7e854 <fputs@plt+0x7923c>
   7e834:	ldr	r3, [pc, #28]	; 7e858 <fputs@plt+0x79240>
   7e838:	add	r0, pc, r0
   7e83c:	add	r1, pc, r1
   7e840:	add	r3, pc, r3
   7e844:	bl	76ea0 <fputs@plt+0x71888>
   7e848:	mov	r0, r5
   7e84c:	pop	{r4, r5, r6, r7, r8, pc}
   7e850:	andeq	r2, r0, r0, lsr #2
   7e854:	andeq	sl, r1, ip, lsl r1
   7e858:	andeq	sl, r1, r4, asr #2
   7e85c:	push	{r4, lr}
   7e860:	subs	r4, r0, #0
   7e864:	beq	7e898 <fputs@plt+0x79280>
   7e868:	ldrb	r3, [r4]
   7e86c:	cmp	r3, #0
   7e870:	beq	7e890 <fputs@plt+0x79278>
   7e874:	ldr	r1, [pc, #60]	; 7e8b8 <fputs@plt+0x792a0>
   7e878:	add	r1, pc, r1
   7e87c:	bl	53fc <strspn@plt>
   7e880:	ldrb	r0, [r4, r0]
   7e884:	rsbs	r0, r0, #1
   7e888:	movcc	r0, #0
   7e88c:	pop	{r4, pc}
   7e890:	mov	r0, r3
   7e894:	pop	{r4, pc}
   7e898:	ldr	r0, [pc, #28]	; 7e8bc <fputs@plt+0x792a4>
   7e89c:	mov	r2, #27
   7e8a0:	ldr	r1, [pc, #24]	; 7e8c0 <fputs@plt+0x792a8>
   7e8a4:	ldr	r3, [pc, #24]	; 7e8c4 <fputs@plt+0x792ac>
   7e8a8:	add	r0, pc, r0
   7e8ac:	add	r1, pc, r1
   7e8b0:	add	r3, pc, r3
   7e8b4:	bl	76bb0 <fputs@plt+0x71598>
   7e8b8:	andeq	sl, r1, r0, asr r1
   7e8bc:	andeq	sl, r1, r4, lsl #1
   7e8c0:	andeq	sl, r1, r0, lsl #2
   7e8c4:	andeq	sl, r1, r8, ror #1
   7e8c8:	ldr	r3, [pc, #324]	; 7ea14 <fputs@plt+0x793fc>
   7e8cc:	ldr	r2, [pc, #324]	; 7ea18 <fputs@plt+0x79400>
   7e8d0:	add	r3, pc, r3
   7e8d4:	push	{r4, r5, r6, r7, lr}
   7e8d8:	subs	r4, r0, #0
   7e8dc:	ldr	r5, [r3, r2]
   7e8e0:	sub	sp, sp, #28
   7e8e4:	movne	r6, #0
   7e8e8:	ldr	r3, [r5]
   7e8ec:	str	r3, [sp, #20]
   7e8f0:	beq	7e93c <fputs@plt+0x79324>
   7e8f4:	mov	r1, r4
   7e8f8:	movw	r0, #385	; 0x181
   7e8fc:	mov	r2, #3
   7e900:	bl	5504 <syscall@plt>
   7e904:	subs	r4, r0, #0
   7e908:	bge	7e918 <fputs@plt+0x79300>
   7e90c:	bl	55b8 <__errno_location@plt>
   7e910:	ldr	r4, [r0]
   7e914:	rsb	r4, r4, #0
   7e918:	mov	r0, r6
   7e91c:	bl	4e5c <free@plt>
   7e920:	ldr	r2, [sp, #20]
   7e924:	ldr	r3, [r5]
   7e928:	mov	r0, r4
   7e92c:	cmp	r2, r3
   7e930:	bne	7e9d0 <fputs@plt+0x793b8>
   7e934:	add	sp, sp, #28
   7e938:	pop	{r4, r5, r6, r7, pc}
   7e93c:	mov	r0, #16
   7e940:	mov	r1, sp
   7e944:	str	r4, [sp]
   7e948:	str	r4, [sp, #4]
   7e94c:	str	r4, [sp, #8]
   7e950:	str	r4, [sp, #12]
   7e954:	strb	r4, [sp, #16]
   7e958:	bl	5390 <prctl@plt>
   7e95c:	cmp	r0, #0
   7e960:	blt	7e9d4 <fputs@plt+0x793bc>
   7e964:	ldrb	r3, [sp]
   7e968:	cmp	r3, #0
   7e96c:	bne	7e984 <fputs@plt+0x7936c>
   7e970:	ldr	r7, [pc, #164]	; 7ea1c <fputs@plt+0x79404>
   7e974:	add	r7, pc, r7
   7e978:	mov	r6, r4
   7e97c:	mov	r4, r7
   7e980:	b	7e8f4 <fputs@plt+0x792dc>
   7e984:	mov	r0, sp
   7e988:	bl	784f8 <fputs@plt+0x72ee0>
   7e98c:	subs	r4, r0, #0
   7e990:	beq	7e9bc <fputs@plt+0x793a4>
   7e994:	ldr	r0, [pc, #132]	; 7ea20 <fputs@plt+0x79408>
   7e998:	mov	r1, r4
   7e99c:	add	r0, pc, r0
   7e9a0:	bl	66c68 <fputs@plt+0x61650>
   7e9a4:	subs	r7, r0, #0
   7e9a8:	beq	7e9bc <fputs@plt+0x793a4>
   7e9ac:	mov	r0, r4
   7e9b0:	mov	r4, r7
   7e9b4:	bl	4e5c <free@plt>
   7e9b8:	b	7e978 <fputs@plt+0x79360>
   7e9bc:	mov	r0, r4
   7e9c0:	mov	r6, #0
   7e9c4:	bl	4e5c <free@plt>
   7e9c8:	mvn	r4, #11
   7e9cc:	b	7e918 <fputs@plt+0x79300>
   7e9d0:	bl	524c <__stack_chk_fail@plt>
   7e9d4:	ldr	r0, [pc, #72]	; 7ea24 <fputs@plt+0x7940c>
   7e9d8:	mov	r2, #49	; 0x31
   7e9dc:	ldr	r1, [pc, #68]	; 7ea28 <fputs@plt+0x79410>
   7e9e0:	ldr	r3, [pc, #68]	; 7ea2c <fputs@plt+0x79414>
   7e9e4:	add	r0, pc, r0
   7e9e8:	add	r1, pc, r1
   7e9ec:	add	r3, pc, r3
   7e9f0:	bl	76bb0 <fputs@plt+0x71598>
   7e9f4:	mov	r5, r0
   7e9f8:	mov	r0, r4
   7e9fc:	bl	4e5c <free@plt>
   7ea00:	mov	r0, r5
   7ea04:	bl	54f8 <_Unwind_Resume@plt>
   7ea08:	mov	r5, r0
   7ea0c:	mov	r4, #0
   7ea10:	b	7e9f8 <fputs@plt+0x793e0>
   7ea14:	andeq	r2, r3, r8, lsr #5
   7ea18:	andeq	r0, r0, r0, asr #8
   7ea1c:	andeq	fp, r0, r8, lsr #31
   7ea20:	andeq	fp, r0, r0, ror pc
   7ea24:	andeq	fp, r0, r0, asr pc
   7ea28:	andeq	sl, r1, r4, asr #32
   7ea2c:	andeq	sl, r1, r8, asr r0
   7ea30:	cmp	r0, #0
   7ea34:	push	{r3, lr}
   7ea38:	blt	7ea68 <fputs@plt+0x79450>
   7ea3c:	movw	r1, #1033	; 0x409
   7ea40:	mov	r2, #15
   7ea44:	bl	53b4 <fcntl@plt>
   7ea48:	cmp	r0, #0
   7ea4c:	blt	7ea58 <fputs@plt+0x79440>
   7ea50:	mov	r0, #0
   7ea54:	pop	{r3, pc}
   7ea58:	bl	55b8 <__errno_location@plt>
   7ea5c:	ldr	r0, [r0]
   7ea60:	rsb	r0, r0, #0
   7ea64:	pop	{r3, pc}
   7ea68:	ldr	r0, [pc, #24]	; 7ea88 <fputs@plt+0x79470>
   7ea6c:	mov	r2, #102	; 0x66
   7ea70:	ldr	r1, [pc, #20]	; 7ea8c <fputs@plt+0x79474>
   7ea74:	ldr	r3, [pc, #20]	; 7ea90 <fputs@plt+0x79478>
   7ea78:	add	r0, pc, r0
   7ea7c:	add	r1, pc, r1
   7ea80:	add	r3, pc, r3
   7ea84:	bl	76bb0 <fputs@plt+0x71598>
   7ea88:	ldrdeq	pc, [r0], -r8
   7ea8c:			; <UNDEFINED> instruction: 0x00019fb0
   7ea90:	andeq	r9, r1, r8, lsl #31
   7ea94:	cmp	r0, #0
   7ea98:	push	{r3, lr}
   7ea9c:	blt	7eac4 <fputs@plt+0x794ac>
   7eaa0:	bl	5498 <ftruncate64@plt>
   7eaa4:	cmp	r0, #0
   7eaa8:	blt	7eab4 <fputs@plt+0x7949c>
   7eaac:	mov	r0, #0
   7eab0:	pop	{r3, pc}
   7eab4:	bl	55b8 <__errno_location@plt>
   7eab8:	ldr	r0, [r0]
   7eabc:	rsb	r0, r0, #0
   7eac0:	pop	{r3, pc}
   7eac4:	ldr	r0, [pc, #24]	; 7eae4 <fputs@plt+0x794cc>
   7eac8:	mov	r2, #141	; 0x8d
   7eacc:	ldr	r1, [pc, #20]	; 7eae8 <fputs@plt+0x794d0>
   7ead0:	ldr	r3, [pc, #20]	; 7eaec <fputs@plt+0x794d4>
   7ead4:	add	r0, pc, r0
   7ead8:	add	r1, pc, r1
   7eadc:	add	r3, pc, r3
   7eae0:	bl	76bb0 <fputs@plt+0x71598>
   7eae4:	andeq	pc, r0, ip, ror pc	; <UNPREDICTABLE>
   7eae8:	andeq	r9, r1, r4, asr pc
   7eaec:	andeq	r9, r1, r0, asr #30
   7eaf0:	subs	r2, r0, #0
   7eaf4:	push	{r3, r4, r5, r6, r7, lr}
   7eaf8:	beq	7eb90 <fputs@plt+0x79578>
   7eafc:	ldr	r3, [pc, #196]	; 7ebc8 <fputs@plt+0x795b0>
   7eb00:	mov	ip, #0
   7eb04:	ldr	r1, [pc, #192]	; 7ebcc <fputs@plt+0x795b4>
   7eb08:	add	r3, pc, r3
   7eb0c:	add	r1, pc, r1
   7eb10:	dmb	sy
   7eb14:	ldr	r0, [r3]
   7eb18:	cmp	r0, #0
   7eb1c:	popeq	{r3, r4, r5, r6, r7, pc}
   7eb20:	cmp	r0, #63	; 0x3f
   7eb24:	bhi	7ebc0 <fputs@plt+0x795a8>
   7eb28:	mov	r0, #0
   7eb2c:	ldr	r4, [r1, r0, lsl #2]
   7eb30:	cmp	r4, #0
   7eb34:	beq	7ebb0 <fputs@plt+0x79598>
   7eb38:	add	r5, r1, r0, lsl #2
   7eb3c:	dmb	sy
   7eb40:	ldrex	r6, [r5]
   7eb44:	cmp	r6, r4
   7eb48:	bne	7eb58 <fputs@plt+0x79540>
   7eb4c:	strex	r7, ip, [r5]
   7eb50:	cmp	r7, #0
   7eb54:	bne	7eb40 <fputs@plt+0x79528>
   7eb58:	dmb	sy
   7eb5c:	bne	7ebb0 <fputs@plt+0x79598>
   7eb60:	ldr	r3, [pc, #104]	; 7ebd0 <fputs@plt+0x795b8>
   7eb64:	dmb	sy
   7eb68:	add	r3, pc, r3
   7eb6c:	ldrex	r0, [r3]
   7eb70:	sub	r0, r0, #1
   7eb74:	strex	r1, r0, [r3]
   7eb78:	cmp	r1, #0
   7eb7c:	bne	7eb6c <fputs@plt+0x79554>
   7eb80:	dmb	sy
   7eb84:	mov	r0, #1
   7eb88:	str	r4, [r2]
   7eb8c:	pop	{r3, r4, r5, r6, r7, pc}
   7eb90:	ldr	r0, [pc, #60]	; 7ebd4 <fputs@plt+0x795bc>
   7eb94:	mov	r2, #71	; 0x47
   7eb98:	ldr	r1, [pc, #56]	; 7ebd8 <fputs@plt+0x795c0>
   7eb9c:	ldr	r3, [pc, #56]	; 7ebdc <fputs@plt+0x795c4>
   7eba0:	add	r0, pc, r0
   7eba4:	add	r1, pc, r1
   7eba8:	add	r3, pc, r3
   7ebac:	bl	76bb0 <fputs@plt+0x71598>
   7ebb0:	add	r0, r0, #1
   7ebb4:	cmp	r0, #64	; 0x40
   7ebb8:	bne	7eb2c <fputs@plt+0x79514>
   7ebbc:	b	7eb10 <fputs@plt+0x794f8>
   7ebc0:	mvn	r0, #74	; 0x4a
   7ebc4:	pop	{r3, r4, r5, r6, r7, pc}
   7ebc8:	strdeq	r3, [r3], -r8
   7ebcc:	strdeq	r3, [r3], -r4
   7ebd0:	muleq	r3, r8, r2
   7ebd4:	andeq	r8, r0, r8, lsr r4
   7ebd8:			; <UNDEFINED> instruction: 0x00019eb4
   7ebdc:	andeq	r9, r1, ip, lsl #31
   7ebe0:	push	{r4, r5, r6, lr}
   7ebe4:	subs	r4, r0, #0
   7ebe8:	mov	r5, r1
   7ebec:	beq	7eca4 <fputs@plt+0x7968c>
   7ebf0:	ldr	r0, [pc, #204]	; 7ecc4 <fputs@plt+0x796ac>
   7ebf4:	add	r0, pc, r0
   7ebf8:	bl	4c28 <utmpxname@plt>
   7ebfc:	cmp	r0, #0
   7ec00:	blt	7ec64 <fputs@plt+0x7964c>
   7ec04:	bl	5138 <setutxent@plt>
   7ec08:	mov	r0, r4
   7ec0c:	bl	512c <pututxline@plt>
   7ec10:	cmp	r0, #0
   7ec14:	movne	r4, #0
   7ec18:	beq	7ec74 <fputs@plt+0x7965c>
   7ec1c:	bl	4d6c <endutxent@plt>
   7ec20:	cmp	r5, #0
   7ec24:	beq	7ec84 <fputs@plt+0x7966c>
   7ec28:	bl	55b8 <__errno_location@plt>
   7ec2c:	mov	r3, #0
   7ec30:	mov	r1, r5
   7ec34:	mov	r6, r0
   7ec38:	ldr	r0, [pc, #136]	; 7ecc8 <fputs@plt+0x796b0>
   7ec3c:	str	r3, [r6]
   7ec40:	add	r0, pc, r0
   7ec44:	bl	4ae4 <updwtmpx@plt>
   7ec48:	ldr	r3, [r6]
   7ec4c:	cmp	r4, #0
   7ec50:	rsbge	r4, r3, #0
   7ec54:	cmn	r4, #2
   7ec58:	movne	r0, r4
   7ec5c:	moveq	r0, #0
   7ec60:	pop	{r4, r5, r6, pc}
   7ec64:	bl	55b8 <__errno_location@plt>
   7ec68:	ldr	r4, [r0]
   7ec6c:	rsb	r4, r4, #0
   7ec70:	b	7ec20 <fputs@plt+0x79608>
   7ec74:	bl	55b8 <__errno_location@plt>
   7ec78:	ldr	r4, [r0]
   7ec7c:	rsb	r4, r4, #0
   7ec80:	b	7ec1c <fputs@plt+0x79604>
   7ec84:	ldr	r0, [pc, #64]	; 7eccc <fputs@plt+0x796b4>
   7ec88:	mov	r2, #141	; 0x8d
   7ec8c:	ldr	r1, [pc, #60]	; 7ecd0 <fputs@plt+0x796b8>
   7ec90:	ldr	r3, [pc, #60]	; 7ecd4 <fputs@plt+0x796bc>
   7ec94:	add	r0, pc, r0
   7ec98:	add	r1, pc, r1
   7ec9c:	add	r3, pc, r3
   7eca0:	bl	76bb0 <fputs@plt+0x71598>
   7eca4:	ldr	r0, [pc, #44]	; 7ecd8 <fputs@plt+0x796c0>
   7eca8:	mov	r2, #119	; 0x77
   7ecac:	ldr	r1, [pc, #40]	; 7ecdc <fputs@plt+0x796c4>
   7ecb0:	ldr	r3, [pc, #40]	; 7ece0 <fputs@plt+0x796c8>
   7ecb4:	add	r0, pc, r0
   7ecb8:	add	r1, pc, r1
   7ecbc:	add	r3, pc, r3
   7ecc0:	bl	76bb0 <fputs@plt+0x71598>
   7ecc4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   7ecc8:	andeq	r9, r1, r0, ror #30
   7eccc:	ldrdeq	r9, [r1], -ip
   7ecd0:	andeq	r9, r1, r0, ror #29
   7ecd4:			; <UNDEFINED> instruction: 0x00019fb0
   7ecd8:			; <UNDEFINED> instruction: 0x00019ebc
   7ecdc:	andeq	r9, r1, r0, asr #29
   7ece0:	andeq	r9, r1, ip, ror pc
   7ece4:	push	{r4, r5, r6, lr}
   7ece8:	subs	r6, r0, #0
   7ecec:	mov	r4, r2
   7ecf0:	mov	r5, r3
   7ecf4:	beq	7ed4c <fputs@plt+0x79734>
   7ecf8:	orrs	r3, r4, r5
   7ecfc:	bne	7ed10 <fputs@plt+0x796f8>
   7ed00:	mov	r0, #0
   7ed04:	bl	6ff34 <fputs@plt+0x6a91c>
   7ed08:	mov	r4, r0
   7ed0c:	mov	r5, r1
   7ed10:	mov	r3, #0
   7ed14:	mov	r0, r4
   7ed18:	mov	r1, r5
   7ed1c:	movw	r2, #16960	; 0x4240
   7ed20:	movt	r2, #15
   7ed24:	bl	7fb48 <fputs@plt+0x7a530>
   7ed28:	movw	r2, #16960	; 0x4240
   7ed2c:	mov	r3, #0
   7ed30:	movt	r2, #15
   7ed34:	mov	r1, r5
   7ed38:	str	r0, [r6, #340]	; 0x154
   7ed3c:	mov	r0, r4
   7ed40:	bl	7fb48 <fputs@plt+0x7a530>
   7ed44:	str	r2, [r6, #344]	; 0x158
   7ed48:	pop	{r4, r5, r6, pc}
   7ed4c:	ldr	r0, [pc, #24]	; 7ed6c <fputs@plt+0x79754>
   7ed50:	mov	r2, #93	; 0x5d
   7ed54:	ldr	r1, [pc, #20]	; 7ed70 <fputs@plt+0x79758>
   7ed58:	ldr	r3, [pc, #20]	; 7ed74 <fputs@plt+0x7975c>
   7ed5c:	add	r0, pc, r0
   7ed60:	add	r1, pc, r1
   7ed64:	add	r3, pc, r3
   7ed68:	bl	76bb0 <fputs@plt+0x71598>
   7ed6c:	andeq	r9, r1, r4, lsl lr
   7ed70:	andeq	r9, r1, r8, lsl lr
   7ed74:	strdeq	r9, [r1], -r0
   7ed78:	push	{r4, r5, r6, r7, r8, lr}
   7ed7c:	sub	sp, sp, #400	; 0x190
   7ed80:	ldr	lr, [pc, #208]	; 7ee58 <fputs@plt+0x79840>
   7ed84:	add	r7, sp, #4
   7ed88:	ldr	ip, [pc, #204]	; 7ee5c <fputs@plt+0x79844>
   7ed8c:	mov	r5, r3
   7ed90:	add	lr, pc, lr
   7ed94:	mov	r6, r0
   7ed98:	mov	r4, r2
   7ed9c:	mov	r0, r7
   7eda0:	ldr	r8, [lr, ip]
   7eda4:	mov	r3, lr
   7eda8:	mov	r1, #0
   7edac:	movw	r2, #390	; 0x186
   7edb0:	ldr	r3, [r8]
   7edb4:	str	r3, [sp, #396]	; 0x18c
   7edb8:	bl	4d54 <memset@plt>
   7edbc:	cmp	r6, #0
   7edc0:	beq	7ee34 <fputs@plt+0x7981c>
   7edc4:	mov	r2, r4
   7edc8:	mov	r3, r5
   7edcc:	mov	r0, r6
   7edd0:	bl	7ece4 <fputs@plt+0x796cc>
   7edd4:	mov	r0, r7
   7edd8:	bl	4d60 <uname@plt>
   7eddc:	cmp	r0, #0
   7ede0:	blt	7edf4 <fputs@plt+0x797dc>
   7ede4:	add	r1, r7, #130	; 0x82
   7ede8:	add	r0, r6, #76	; 0x4c
   7edec:	mov	r2, #256	; 0x100
   7edf0:	bl	4c58 <strncpy@plt>
   7edf4:	ldr	r1, [pc, #100]	; 7ee60 <fputs@plt+0x79848>
   7edf8:	mov	r2, #32
   7edfc:	add	r0, r6, #8
   7ee00:	add	r1, pc, r1
   7ee04:	bl	4c58 <strncpy@plt>
   7ee08:	ldr	r2, [sp, #396]	; 0x18c
   7ee0c:	ldr	r3, [r8]
   7ee10:	cmp	r2, r3
   7ee14:	bne	7ee54 <fputs@plt+0x7983c>
   7ee18:	ldr	r1, [pc, #68]	; 7ee64 <fputs@plt+0x7984c>
   7ee1c:	add	r0, r6, #40	; 0x28
   7ee20:	mov	r2, #4
   7ee24:	add	r1, pc, r1
   7ee28:	add	sp, sp, #400	; 0x190
   7ee2c:	pop	{r4, r5, r6, r7, r8, lr}
   7ee30:	b	4c58 <strncpy@plt>
   7ee34:	ldr	r0, [pc, #44]	; 7ee68 <fputs@plt+0x79850>
   7ee38:	mov	r2, #105	; 0x69
   7ee3c:	ldr	r1, [pc, #40]	; 7ee6c <fputs@plt+0x79854>
   7ee40:	ldr	r3, [pc, #40]	; 7ee70 <fputs@plt+0x79858>
   7ee44:	add	r0, pc, r0
   7ee48:	add	r1, pc, r1
   7ee4c:	add	r3, pc, r3
   7ee50:	bl	76bb0 <fputs@plt+0x71598>
   7ee54:	bl	524c <__stack_chk_fail@plt>
   7ee58:	andeq	r1, r3, r8, ror #27
   7ee5c:	andeq	r0, r0, r0, asr #8
   7ee60:	andeq	r2, r1, r8, lsr #28
   7ee64:	andeq	r9, r1, ip, lsl #27
   7ee68:	andeq	r9, r1, ip, lsr #26
   7ee6c:	andeq	r9, r1, r0, lsr sp
   7ee70:	andeq	r9, r1, r8, lsl sp
   7ee74:	ldr	r3, [pc, #348]	; 7efd8 <fputs@plt+0x799c0>
   7ee78:	mov	r2, #384	; 0x180
   7ee7c:	ldr	ip, [pc, #344]	; 7efdc <fputs@plt+0x799c4>
   7ee80:	add	r3, pc, r3
   7ee84:	push	{r4, r5, r6, r7, lr}
   7ee88:	sub	sp, sp, #396	; 0x18c
   7ee8c:	ldr	r4, [r3, ip]
   7ee90:	add	r7, sp, #4
   7ee94:	mov	r5, r0
   7ee98:	mov	r6, r1
   7ee9c:	mov	r0, r7
   7eea0:	mov	r1, #0
   7eea4:	ldr	r3, [r4]
   7eea8:	str	r3, [sp, #388]	; 0x184
   7eeac:	bl	4d54 <memset@plt>
   7eeb0:	movw	r3, #65148	; 0xfe7c
   7eeb4:	add	r1, sp, #392	; 0x188
   7eeb8:	movt	r3, #65535	; 0xffff
   7eebc:	cmp	r5, #0
   7eec0:	mov	r2, #1
   7eec4:	strh	r2, [r1, r3]
   7eec8:	beq	7efb8 <fputs@plt+0x799a0>
   7eecc:	ldr	r0, [pc, #268]	; 7efe0 <fputs@plt+0x799c8>
   7eed0:	add	r0, pc, r0
   7eed4:	bl	4c88 <getenv@plt>
   7eed8:	cmp	r0, #0
   7eedc:	beq	7ef30 <fputs@plt+0x79918>
   7eee0:	ldrb	r3, [r0]
   7eee4:	cmp	r3, #0
   7eee8:	beq	7ef30 <fputs@plt+0x79918>
   7eeec:	cmp	r6, #0
   7eef0:	str	r3, [r5]
   7eef4:	moveq	r0, r6
   7eef8:	beq	7ef7c <fputs@plt+0x79964>
   7eefc:	ldr	r0, [pc, #224]	; 7efe4 <fputs@plt+0x799cc>
   7ef00:	add	r0, pc, r0
   7ef04:	bl	4c88 <getenv@plt>
   7ef08:	cmp	r0, #0
   7ef0c:	beq	7ef24 <fputs@plt+0x7990c>
   7ef10:	ldrb	r3, [r0]
   7ef14:	cmp	r3, #0
   7ef18:	strne	r3, [r6]
   7ef1c:	movne	r0, #0
   7ef20:	bne	7ef7c <fputs@plt+0x79964>
   7ef24:	mov	r0, #0
   7ef28:	str	r0, [r6]
   7ef2c:	b	7ef7c <fputs@plt+0x79964>
   7ef30:	ldr	r0, [pc, #176]	; 7efe8 <fputs@plt+0x799d0>
   7ef34:	add	r0, pc, r0
   7ef38:	bl	4c28 <utmpxname@plt>
   7ef3c:	cmp	r0, #0
   7ef40:	blt	7ef94 <fputs@plt+0x7997c>
   7ef44:	bl	5138 <setutxent@plt>
   7ef48:	mov	r0, r7
   7ef4c:	bl	4fdc <getutxid@plt>
   7ef50:	cmp	r0, #0
   7ef54:	beq	7efa4 <fputs@plt+0x7998c>
   7ef58:	ldr	r3, [r0, #4]
   7ef5c:	cmp	r6, #0
   7ef60:	ubfx	r2, r3, #8, #8
   7ef64:	uxtb	r3, r3
   7ef68:	str	r3, [r5]
   7ef6c:	strne	r2, [r6]
   7ef70:	movne	r6, #0
   7ef74:	bl	4d6c <endutxent@plt>
   7ef78:	mov	r0, r6
   7ef7c:	ldr	r2, [sp, #388]	; 0x184
   7ef80:	ldr	r3, [r4]
   7ef84:	cmp	r2, r3
   7ef88:	bne	7efb4 <fputs@plt+0x7999c>
   7ef8c:	add	sp, sp, #396	; 0x18c
   7ef90:	pop	{r4, r5, r6, r7, pc}
   7ef94:	bl	55b8 <__errno_location@plt>
   7ef98:	ldr	r0, [r0]
   7ef9c:	rsb	r0, r0, #0
   7efa0:	b	7ef7c <fputs@plt+0x79964>
   7efa4:	bl	55b8 <__errno_location@plt>
   7efa8:	ldr	r6, [r0]
   7efac:	rsb	r6, r6, #0
   7efb0:	b	7ef74 <fputs@plt+0x7995c>
   7efb4:	bl	524c <__stack_chk_fail@plt>
   7efb8:	ldr	r0, [pc, #44]	; 7efec <fputs@plt+0x799d4>
   7efbc:	mov	r2, #40	; 0x28
   7efc0:	ldr	r1, [pc, #40]	; 7eff0 <fputs@plt+0x799d8>
   7efc4:	ldr	r3, [pc, #40]	; 7eff4 <fputs@plt+0x799dc>
   7efc8:	add	r0, pc, r0
   7efcc:	add	r1, pc, r1
   7efd0:	add	r3, pc, r3
   7efd4:	bl	76bb0 <fputs@plt+0x71598>
   7efd8:	strdeq	r1, [r3], -r8
   7efdc:	andeq	r0, r0, r0, asr #8
   7efe0:	andeq	r9, r1, r4, ror #25
   7efe4:	andeq	r9, r1, r0, asr #25
   7efe8:	andeq	r9, r1, ip, asr ip
   7efec:	andeq	r4, r0, r0, asr #21
   7eff0:	andeq	r9, r1, ip, lsr #23
   7eff4:	andeq	r9, r1, r0, ror fp
   7eff8:	ldr	r3, [pc, #140]	; 7f08c <fputs@plt+0x79a74>
   7effc:	mov	r1, #0
   7f000:	ldr	ip, [pc, #136]	; 7f090 <fputs@plt+0x79a78>
   7f004:	mov	r2, #384	; 0x180
   7f008:	add	r3, pc, r3
   7f00c:	push	{r4, r5, lr}
   7f010:	sub	sp, sp, #396	; 0x18c
   7f014:	ldr	r5, [r3, ip]
   7f018:	add	r4, sp, #4
   7f01c:	mov	r0, r4
   7f020:	ldr	r3, [r5]
   7f024:	str	r3, [sp, #388]	; 0x184
   7f028:	bl	4d54 <memset@plt>
   7f02c:	mov	r0, r4
   7f030:	mov	r2, #0
   7f034:	mov	r3, #0
   7f038:	bl	7ed78 <fputs@plt+0x79760>
   7f03c:	ldr	r1, [pc, #80]	; 7f094 <fputs@plt+0x79a7c>
   7f040:	add	lr, sp, #392	; 0x188
   7f044:	movw	r3, #65148	; 0xfe7c
   7f048:	movt	r3, #65535	; 0xffff
   7f04c:	mov	r2, #32
   7f050:	add	r1, pc, r1
   7f054:	add	r0, sp, #48	; 0x30
   7f058:	mov	ip, #1
   7f05c:	strh	ip, [lr, r3]
   7f060:	bl	4c58 <strncpy@plt>
   7f064:	mov	r0, r4
   7f068:	mov	r1, r4
   7f06c:	bl	7ebe0 <fputs@plt+0x795c8>
   7f070:	ldr	r2, [sp, #388]	; 0x184
   7f074:	ldr	r3, [r5]
   7f078:	cmp	r2, r3
   7f07c:	bne	7f088 <fputs@plt+0x79a70>
   7f080:	add	sp, sp, #396	; 0x18c
   7f084:	pop	{r4, r5, pc}
   7f088:	bl	524c <__stack_chk_fail@plt>
   7f08c:	andeq	r1, r3, r0, ror fp
   7f090:	andeq	r0, r0, r0, asr #8
   7f094:	andeq	r2, r0, r4, lsl #3
   7f098:	ldr	r3, [pc, #1100]	; 7f4ec <fputs@plt+0x79ed4>
   7f09c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7f0a0:	add	r3, pc, r3
   7f0a4:	mov	r5, r0
   7f0a8:	ldr	r0, [pc, #1088]	; 7f4f0 <fputs@plt+0x79ed8>
   7f0ac:	mov	r8, r2
   7f0b0:	mov	r2, r3
   7f0b4:	sub	sp, sp, #132	; 0x84
   7f0b8:	mov	r3, #0
   7f0bc:	ldr	r0, [r2, r0]
   7f0c0:	mov	r6, r1
   7f0c4:	str	r3, [sp, #60]	; 0x3c
   7f0c8:	str	r3, [sp, #64]	; 0x40
   7f0cc:	ldr	r3, [r0]
   7f0d0:	str	r0, [sp, #48]	; 0x30
   7f0d4:	str	r3, [sp, #124]	; 0x7c
   7f0d8:	bl	683a0 <fputs@plt+0x62d88>
   7f0dc:	cmp	r0, #0
   7f0e0:	str	r0, [sp, #44]	; 0x2c
   7f0e4:	beq	7f3b4 <fputs@plt+0x79d9c>
   7f0e8:	cmp	r6, #0
   7f0ec:	movne	r2, #0
   7f0f0:	strne	r2, [sp, #40]	; 0x28
   7f0f4:	beq	7f3a4 <fputs@plt+0x79d8c>
   7f0f8:	mov	r0, #0
   7f0fc:	add	r1, sp, #64	; 0x40
   7f100:	bl	68b68 <fputs@plt+0x63550>
   7f104:	ldr	r3, [sp, #40]	; 0x28
   7f108:	ldr	r7, [sp, #64]	; 0x40
   7f10c:	cmp	r3, #0
   7f110:	movne	r6, r3
   7f114:	cmp	r7, #0
   7f118:	beq	7f3c4 <fputs@plt+0x79dac>
   7f11c:	ldr	r4, [pc, #976]	; 7f4f4 <fputs@plt+0x79edc>
   7f120:	add	r4, pc, r4
   7f124:	mov	r0, #0
   7f128:	bl	6ff34 <fputs@plt+0x6a91c>
   7f12c:	mov	r2, r0
   7f130:	mov	r3, r1
   7f134:	add	r0, sp, #80	; 0x50
   7f138:	mov	r1, #42	; 0x2a
   7f13c:	bl	70160 <fputs@plt+0x6ab48>
   7f140:	ldr	r1, [sp, #44]	; 0x2c
   7f144:	mov	r3, r6
   7f148:	ldr	r2, [pc, #936]	; 7f4f8 <fputs@plt+0x79ee0>
   7f14c:	str	r0, [sp, #12]
   7f150:	add	r0, sp, #60	; 0x3c
   7f154:	str	r1, [sp]
   7f158:	add	r2, pc, r2
   7f15c:	str	r4, [sp, #4]
   7f160:	mov	r1, #1
   7f164:	str	r7, [sp, #8]
   7f168:	str	r5, [sp, #16]
   7f16c:	bl	4ebc <__asprintf_chk@plt>
   7f170:	cmp	r0, #0
   7f174:	blt	7f3dc <fputs@plt+0x79dc4>
   7f178:	bl	5138 <setutxent@plt>
   7f17c:	ldr	sl, [pc, #888]	; 7f4fc <fputs@plt+0x79ee4>
   7f180:	mov	r9, #0
   7f184:	ldr	r2, [pc, #884]	; 7f500 <fputs@plt+0x79ee8>
   7f188:	mov	r4, r9
   7f18c:	add	sl, pc, sl
   7f190:	add	r2, pc, r2
   7f194:	str	r2, [sp, #52]	; 0x34
   7f198:	bl	539c <getutxent@plt>
   7f19c:	cmp	r0, #0
   7f1a0:	beq	7f25c <fputs@plt+0x79c44>
   7f1a4:	str	r4, [sp, #68]	; 0x44
   7f1a8:	ldrsh	r3, [r0]
   7f1ac:	cmp	r3, #7
   7f1b0:	bne	7f198 <fputs@plt+0x79b80>
   7f1b4:	ldrb	r3, [r0, #44]	; 0x2c
   7f1b8:	cmp	r3, #0
   7f1bc:	beq	7f198 <fputs@plt+0x79b80>
   7f1c0:	add	r6, r0, #8
   7f1c4:	mov	r1, sl
   7f1c8:	mov	r0, r6
   7f1cc:	bl	6ec88 <fputs@plt+0x69670>
   7f1d0:	cmp	r0, #0
   7f1d4:	beq	7f37c <fputs@plt+0x79d64>
   7f1d8:	cmp	r8, #0
   7f1dc:	beq	7f1f0 <fputs@plt+0x79bd8>
   7f1e0:	mov	r0, r6
   7f1e4:	blx	r8
   7f1e8:	cmp	r0, #0
   7f1ec:	beq	7f244 <fputs@plt+0x79c2c>
   7f1f0:	cmp	r6, #0
   7f1f4:	ldr	r5, [sp, #60]	; 0x3c
   7f1f8:	beq	7f440 <fputs@plt+0x79e28>
   7f1fc:	cmp	r5, #0
   7f200:	beq	7f4a8 <fputs@plt+0x79e90>
   7f204:	movw	r1, #2305	; 0x901
   7f208:	mov	r0, r6
   7f20c:	movt	r1, #8
   7f210:	bl	50d8 <open64@plt>
   7f214:	subs	r7, r0, #0
   7f218:	blt	7f228 <fputs@plt+0x79c10>
   7f21c:	bl	4f7c <isatty@plt>
   7f220:	cmp	r0, #0
   7f224:	bne	7f29c <fputs@plt+0x79c84>
   7f228:	bl	55b8 <__errno_location@plt>
   7f22c:	ldr	r5, [r0]
   7f230:	rsb	r5, r5, #0
   7f234:	mov	r0, r7
   7f238:	bl	65fb8 <fputs@plt+0x609a0>
   7f23c:	cmp	r5, #0
   7f240:	movlt	r9, r5
   7f244:	ldr	r0, [sp, #68]	; 0x44
   7f248:	bl	4e5c <free@plt>
   7f24c:	b	7f198 <fputs@plt+0x79b80>
   7f250:	ldr	r0, [sp, #68]	; 0x44
   7f254:	mvn	r9, #11
   7f258:	bl	4e5c <free@plt>
   7f25c:	ldr	r0, [sp, #64]	; 0x40
   7f260:	bl	4e5c <free@plt>
   7f264:	ldr	r0, [sp, #40]	; 0x28
   7f268:	bl	4e5c <free@plt>
   7f26c:	ldr	r0, [sp, #44]	; 0x2c
   7f270:	bl	4e5c <free@plt>
   7f274:	ldr	r0, [sp, #60]	; 0x3c
   7f278:	bl	4e5c <free@plt>
   7f27c:	ldr	r1, [sp, #48]	; 0x30
   7f280:	ldr	r2, [sp, #124]	; 0x7c
   7f284:	mov	r0, r9
   7f288:	ldr	r3, [r1]
   7f28c:	cmp	r2, r3
   7f290:	bne	7f4c8 <fputs@plt+0x79eb0>
   7f294:	add	sp, sp, #132	; 0x84
   7f298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7f29c:	mov	r0, r5
   7f2a0:	bl	4fc4 <strlen@plt>
   7f2a4:	mov	r6, r0
   7f2a8:	mov	r0, #1
   7f2ac:	bl	6ff34 <fputs@plt+0x6a91c>
   7f2b0:	movw	r2, #50000	; 0xc350
   7f2b4:	adds	r2, r2, r0
   7f2b8:	mov	r3, #0
   7f2bc:	adc	r3, r3, r1
   7f2c0:	cmp	r6, #0
   7f2c4:	strd	r2, [sp, #24]
   7f2c8:	addne	r3, sp, #72	; 0x48
   7f2cc:	strne	r3, [sp, #36]	; 0x24
   7f2d0:	movne	fp, #4
   7f2d4:	beq	7f35c <fputs@plt+0x79d44>
   7f2d8:	mov	r0, #1
   7f2dc:	str	r4, [sp, #76]	; 0x4c
   7f2e0:	str	r7, [sp, #72]	; 0x48
   7f2e4:	strh	fp, [sp, #76]	; 0x4c
   7f2e8:	bl	6ff34 <fputs@plt+0x6a91c>
   7f2ec:	ldrd	r2, [sp, #24]
   7f2f0:	cmp	r3, r1
   7f2f4:	cmpeq	r2, r0
   7f2f8:	bls	7f3d4 <fputs@plt+0x79dbc>
   7f2fc:	subs	r0, r2, r0
   7f300:	sbc	r1, r3, r1
   7f304:	mov	r2, #1000	; 0x3e8
   7f308:	mov	r3, #0
   7f30c:	bl	7fb48 <fputs@plt+0x7a530>
   7f310:	mov	r1, #1
   7f314:	mov	r2, r0
   7f318:	add	r0, sp, #72	; 0x48
   7f31c:	bl	5288 <poll@plt>
   7f320:	cmp	r0, #0
   7f324:	blt	7f228 <fputs@plt+0x79c10>
   7f328:	beq	7f3d4 <fputs@plt+0x79dbc>
   7f32c:	mov	r0, r7
   7f330:	mov	r1, r5
   7f334:	mov	r2, r6
   7f338:	bl	4e80 <write@plt>
   7f33c:	cmp	r0, #0
   7f340:	blt	7f364 <fputs@plt+0x79d4c>
   7f344:	cmp	r0, r6
   7f348:	bhi	7f488 <fputs@plt+0x79e70>
   7f34c:	add	r5, r5, r0
   7f350:	rsb	r6, r0, r6
   7f354:	cmp	r6, #0
   7f358:	bne	7f2d8 <fputs@plt+0x79cc0>
   7f35c:	mov	r5, #0
   7f360:	b	7f234 <fputs@plt+0x79c1c>
   7f364:	bl	55b8 <__errno_location@plt>
   7f368:	ldr	r3, [r0]
   7f36c:	cmp	r3, #11
   7f370:	beq	7f354 <fputs@plt+0x79d3c>
   7f374:	rsb	r5, r3, #0
   7f378:	b	7f234 <fputs@plt+0x79c1c>
   7f37c:	str	r6, [sp]
   7f380:	add	r0, sp, #68	; 0x44
   7f384:	mov	r1, #1
   7f388:	ldr	r2, [sp, #52]	; 0x34
   7f38c:	mov	r3, #32
   7f390:	bl	4ebc <__asprintf_chk@plt>
   7f394:	cmp	r0, #0
   7f398:	blt	7f250 <fputs@plt+0x79c38>
   7f39c:	ldr	r6, [sp, #68]	; 0x44
   7f3a0:	b	7f1d8 <fputs@plt+0x79bc0>
   7f3a4:	bl	685a4 <fputs@plt+0x62f8c>
   7f3a8:	cmp	r0, #0
   7f3ac:	str	r0, [sp, #40]	; 0x28
   7f3b0:	bne	7f0f8 <fputs@plt+0x79ae0>
   7f3b4:	mov	r3, #0
   7f3b8:	mvn	r9, #11
   7f3bc:	str	r3, [sp, #40]	; 0x28
   7f3c0:	b	7f25c <fputs@plt+0x79c44>
   7f3c4:	ldr	r4, [pc, #312]	; 7f504 <fputs@plt+0x79eec>
   7f3c8:	add	r4, pc, r4
   7f3cc:	mov	r7, r4
   7f3d0:	b	7f124 <fputs@plt+0x79b0c>
   7f3d4:	mvn	r5, #61	; 0x3d
   7f3d8:	b	7f234 <fputs@plt+0x79c1c>
   7f3dc:	mvn	r9, #11
   7f3e0:	b	7f25c <fputs@plt+0x79c44>
   7f3e4:	mov	r4, r0
   7f3e8:	mov	r0, r7
   7f3ec:	bl	65fb8 <fputs@plt+0x609a0>
   7f3f0:	ldr	r0, [sp, #68]	; 0x44
   7f3f4:	mov	r3, r4
   7f3f8:	mov	r4, r3
   7f3fc:	bl	4e5c <free@plt>
   7f400:	ldr	r0, [sp, #64]	; 0x40
   7f404:	bl	4e5c <free@plt>
   7f408:	ldr	r0, [sp, #40]	; 0x28
   7f40c:	bl	4e5c <free@plt>
   7f410:	ldr	r0, [sp, #44]	; 0x2c
   7f414:	bl	4e5c <free@plt>
   7f418:	ldr	r0, [sp, #60]	; 0x3c
   7f41c:	bl	4e5c <free@plt>
   7f420:	mov	r0, r4
   7f424:	bl	54f8 <_Unwind_Resume@plt>
   7f428:	mov	r3, r0
   7f42c:	mov	r0, #0
   7f430:	b	7f3f8 <fputs@plt+0x79de0>
   7f434:	mov	r3, r0
   7f438:	ldr	r0, [sp, #68]	; 0x44
   7f43c:	b	7f3f8 <fputs@plt+0x79de0>
   7f440:	ldr	r0, [pc, #192]	; 7f508 <fputs@plt+0x79ef0>
   7f444:	mov	r2, #300	; 0x12c
   7f448:	ldr	r1, [pc, #188]	; 7f50c <fputs@plt+0x79ef4>
   7f44c:	ldr	r3, [pc, #188]	; 7f510 <fputs@plt+0x79ef8>
   7f450:	add	r0, pc, r0
   7f454:	add	r1, pc, r1
   7f458:	add	r3, pc, r3
   7f45c:	bl	76bb0 <fputs@plt+0x71598>
   7f460:	b	7f434 <fputs@plt+0x79e1c>
   7f464:	mov	r4, r0
   7f468:	mvn	r7, #0
   7f46c:	b	7f3e8 <fputs@plt+0x79dd0>
   7f470:	mov	r1, #0
   7f474:	mov	r4, r0
   7f478:	str	r1, [sp, #40]	; 0x28
   7f47c:	b	7f400 <fputs@plt+0x79de8>
   7f480:	mov	r4, r0
   7f484:	b	7f400 <fputs@plt+0x79de8>
   7f488:	ldr	r0, [pc, #132]	; 7f514 <fputs@plt+0x79efc>
   7f48c:	movw	r2, #341	; 0x155
   7f490:	ldr	r1, [pc, #128]	; 7f518 <fputs@plt+0x79f00>
   7f494:	ldr	r3, [pc, #128]	; 7f51c <fputs@plt+0x79f04>
   7f498:	add	r0, pc, r0
   7f49c:	add	r1, pc, r1
   7f4a0:	add	r3, pc, r3
   7f4a4:	bl	76bb0 <fputs@plt+0x71598>
   7f4a8:	ldr	r0, [pc, #112]	; 7f520 <fputs@plt+0x79f08>
   7f4ac:	movw	r2, #301	; 0x12d
   7f4b0:	ldr	r1, [pc, #108]	; 7f524 <fputs@plt+0x79f0c>
   7f4b4:	ldr	r3, [pc, #108]	; 7f528 <fputs@plt+0x79f10>
   7f4b8:	add	r0, pc, r0
   7f4bc:	add	r1, pc, r1
   7f4c0:	add	r3, pc, r3
   7f4c4:	bl	76bb0 <fputs@plt+0x71598>
   7f4c8:	bl	524c <__stack_chk_fail@plt>
   7f4cc:	b	7f464 <fputs@plt+0x79e4c>
   7f4d0:	mov	r2, #0
   7f4d4:	mov	r4, r0
   7f4d8:	str	r2, [sp, #40]	; 0x28
   7f4dc:	str	r2, [sp, #44]	; 0x2c
   7f4e0:	b	7f400 <fputs@plt+0x79de8>
   7f4e4:	b	7f434 <fputs@plt+0x79e1c>
   7f4e8:	b	7f464 <fputs@plt+0x79e4c>
   7f4ec:	ldrdeq	r1, [r3], -r8
   7f4f0:	andeq	r0, r0, r0, asr #8
   7f4f4:			; <UNDEFINED> instruction: 0x00019abc
   7f4f8:	andeq	r9, r1, ip, lsl #21
   7f4fc:	andeq	r4, r1, r4, asr #18
   7f500:	andeq	r9, r1, r8, lsl #21
   7f504:	strheq	fp, [r0], -r8
   7f508:	andeq	r1, r1, r0, ror #4
   7f50c:	andeq	r9, r1, r4, lsr #14
   7f510:	andeq	r9, r1, r8, lsl #16
   7f514:	andeq	r9, r1, ip, lsl #15
   7f518:	ldrdeq	r9, [r1], -ip
   7f51c:	andeq	r9, r1, r0, asr #15
   7f520:	andeq	sp, r0, ip, ror #28
   7f524:			; <UNDEFINED> instruction: 0x000196bc
   7f528:	andeq	r9, r1, r0, lsr #15
   7f52c:	ldr	r3, [r0, #4]
   7f530:	str	r3, [r1]
   7f534:	str	r1, [r0, #4]
   7f538:	bx	lr
   7f53c:	subs	r2, r1, #1
   7f540:	bxeq	lr
   7f544:	bcc	7f71c <fputs@plt+0x7a104>
   7f548:	cmp	r0, r1
   7f54c:	bls	7f700 <fputs@plt+0x7a0e8>
   7f550:	tst	r1, r2
   7f554:	beq	7f70c <fputs@plt+0x7a0f4>
   7f558:	clz	r3, r0
   7f55c:	clz	r2, r1
   7f560:	sub	r3, r2, r3
   7f564:	rsbs	r3, r3, #31
   7f568:	addne	r3, r3, r3, lsl #1
   7f56c:	mov	r2, #0
   7f570:	addne	pc, pc, r3, lsl #2
   7f574:	nop	{0}
   7f578:	cmp	r0, r1, lsl #31
   7f57c:	adc	r2, r2, r2
   7f580:	subcs	r0, r0, r1, lsl #31
   7f584:	cmp	r0, r1, lsl #30
   7f588:	adc	r2, r2, r2
   7f58c:	subcs	r0, r0, r1, lsl #30
   7f590:	cmp	r0, r1, lsl #29
   7f594:	adc	r2, r2, r2
   7f598:	subcs	r0, r0, r1, lsl #29
   7f59c:	cmp	r0, r1, lsl #28
   7f5a0:	adc	r2, r2, r2
   7f5a4:	subcs	r0, r0, r1, lsl #28
   7f5a8:	cmp	r0, r1, lsl #27
   7f5ac:	adc	r2, r2, r2
   7f5b0:	subcs	r0, r0, r1, lsl #27
   7f5b4:	cmp	r0, r1, lsl #26
   7f5b8:	adc	r2, r2, r2
   7f5bc:	subcs	r0, r0, r1, lsl #26
   7f5c0:	cmp	r0, r1, lsl #25
   7f5c4:	adc	r2, r2, r2
   7f5c8:	subcs	r0, r0, r1, lsl #25
   7f5cc:	cmp	r0, r1, lsl #24
   7f5d0:	adc	r2, r2, r2
   7f5d4:	subcs	r0, r0, r1, lsl #24
   7f5d8:	cmp	r0, r1, lsl #23
   7f5dc:	adc	r2, r2, r2
   7f5e0:	subcs	r0, r0, r1, lsl #23
   7f5e4:	cmp	r0, r1, lsl #22
   7f5e8:	adc	r2, r2, r2
   7f5ec:	subcs	r0, r0, r1, lsl #22
   7f5f0:	cmp	r0, r1, lsl #21
   7f5f4:	adc	r2, r2, r2
   7f5f8:	subcs	r0, r0, r1, lsl #21
   7f5fc:	cmp	r0, r1, lsl #20
   7f600:	adc	r2, r2, r2
   7f604:	subcs	r0, r0, r1, lsl #20
   7f608:	cmp	r0, r1, lsl #19
   7f60c:	adc	r2, r2, r2
   7f610:	subcs	r0, r0, r1, lsl #19
   7f614:	cmp	r0, r1, lsl #18
   7f618:	adc	r2, r2, r2
   7f61c:	subcs	r0, r0, r1, lsl #18
   7f620:	cmp	r0, r1, lsl #17
   7f624:	adc	r2, r2, r2
   7f628:	subcs	r0, r0, r1, lsl #17
   7f62c:	cmp	r0, r1, lsl #16
   7f630:	adc	r2, r2, r2
   7f634:	subcs	r0, r0, r1, lsl #16
   7f638:	cmp	r0, r1, lsl #15
   7f63c:	adc	r2, r2, r2
   7f640:	subcs	r0, r0, r1, lsl #15
   7f644:	cmp	r0, r1, lsl #14
   7f648:	adc	r2, r2, r2
   7f64c:	subcs	r0, r0, r1, lsl #14
   7f650:	cmp	r0, r1, lsl #13
   7f654:	adc	r2, r2, r2
   7f658:	subcs	r0, r0, r1, lsl #13
   7f65c:	cmp	r0, r1, lsl #12
   7f660:	adc	r2, r2, r2
   7f664:	subcs	r0, r0, r1, lsl #12
   7f668:	cmp	r0, r1, lsl #11
   7f66c:	adc	r2, r2, r2
   7f670:	subcs	r0, r0, r1, lsl #11
   7f674:	cmp	r0, r1, lsl #10
   7f678:	adc	r2, r2, r2
   7f67c:	subcs	r0, r0, r1, lsl #10
   7f680:	cmp	r0, r1, lsl #9
   7f684:	adc	r2, r2, r2
   7f688:	subcs	r0, r0, r1, lsl #9
   7f68c:	cmp	r0, r1, lsl #8
   7f690:	adc	r2, r2, r2
   7f694:	subcs	r0, r0, r1, lsl #8
   7f698:	cmp	r0, r1, lsl #7
   7f69c:	adc	r2, r2, r2
   7f6a0:	subcs	r0, r0, r1, lsl #7
   7f6a4:	cmp	r0, r1, lsl #6
   7f6a8:	adc	r2, r2, r2
   7f6ac:	subcs	r0, r0, r1, lsl #6
   7f6b0:	cmp	r0, r1, lsl #5
   7f6b4:	adc	r2, r2, r2
   7f6b8:	subcs	r0, r0, r1, lsl #5
   7f6bc:	cmp	r0, r1, lsl #4
   7f6c0:	adc	r2, r2, r2
   7f6c4:	subcs	r0, r0, r1, lsl #4
   7f6c8:	cmp	r0, r1, lsl #3
   7f6cc:	adc	r2, r2, r2
   7f6d0:	subcs	r0, r0, r1, lsl #3
   7f6d4:	cmp	r0, r1, lsl #2
   7f6d8:	adc	r2, r2, r2
   7f6dc:	subcs	r0, r0, r1, lsl #2
   7f6e0:	cmp	r0, r1, lsl #1
   7f6e4:	adc	r2, r2, r2
   7f6e8:	subcs	r0, r0, r1, lsl #1
   7f6ec:	cmp	r0, r1
   7f6f0:	adc	r2, r2, r2
   7f6f4:	subcs	r0, r0, r1
   7f6f8:	mov	r0, r2
   7f6fc:	bx	lr
   7f700:	moveq	r0, #1
   7f704:	movne	r0, #0
   7f708:	bx	lr
   7f70c:	clz	r2, r1
   7f710:	rsb	r2, r2, #31
   7f714:	lsr	r0, r0, r2
   7f718:	bx	lr
   7f71c:	cmp	r0, #0
   7f720:	mvnne	r0, #0
   7f724:	b	7fb84 <fputs@plt+0x7a56c>
   7f728:	cmp	r1, #0
   7f72c:	beq	7f71c <fputs@plt+0x7a104>
   7f730:	push	{r0, r1, lr}
   7f734:	bl	7f53c <fputs@plt+0x79f24>
   7f738:	pop	{r1, r2, lr}
   7f73c:	mul	r3, r2, r0
   7f740:	sub	r1, r1, r3
   7f744:	bx	lr
   7f748:	eor	r1, r1, #-2147483648	; 0x80000000
   7f74c:	b	7f754 <fputs@plt+0x7a13c>
   7f750:	eor	r3, r3, #-2147483648	; 0x80000000
   7f754:	push	{r4, r5, lr}
   7f758:	lsl	r4, r1, #1
   7f75c:	lsl	r5, r3, #1
   7f760:	teq	r4, r5
   7f764:	teqeq	r0, r2
   7f768:	orrsne	ip, r4, r0
   7f76c:	orrsne	ip, r5, r2
   7f770:	mvnsne	ip, r4, asr #21
   7f774:	mvnsne	ip, r5, asr #21
   7f778:	beq	7f964 <fputs@plt+0x7a34c>
   7f77c:	lsr	r4, r4, #21
   7f780:	rsbs	r5, r4, r5, lsr #21
   7f784:	rsblt	r5, r5, #0
   7f788:	ble	7f7a8 <fputs@plt+0x7a190>
   7f78c:	add	r4, r4, r5
   7f790:	eor	r2, r0, r2
   7f794:	eor	r3, r1, r3
   7f798:	eor	r0, r2, r0
   7f79c:	eor	r1, r3, r1
   7f7a0:	eor	r2, r0, r2
   7f7a4:	eor	r3, r1, r3
   7f7a8:	cmp	r5, #54	; 0x36
   7f7ac:	pophi	{r4, r5, pc}
   7f7b0:	tst	r1, #-2147483648	; 0x80000000
   7f7b4:	lsl	r1, r1, #12
   7f7b8:	mov	ip, #1048576	; 0x100000
   7f7bc:	orr	r1, ip, r1, lsr #12
   7f7c0:	beq	7f7cc <fputs@plt+0x7a1b4>
   7f7c4:	rsbs	r0, r0, #0
   7f7c8:	rsc	r1, r1, #0
   7f7cc:	tst	r3, #-2147483648	; 0x80000000
   7f7d0:	lsl	r3, r3, #12
   7f7d4:	orr	r3, ip, r3, lsr #12
   7f7d8:	beq	7f7e4 <fputs@plt+0x7a1cc>
   7f7dc:	rsbs	r2, r2, #0
   7f7e0:	rsc	r3, r3, #0
   7f7e4:	teq	r4, r5
   7f7e8:	beq	7f94c <fputs@plt+0x7a334>
   7f7ec:	sub	r4, r4, #1
   7f7f0:	rsbs	lr, r5, #32
   7f7f4:	blt	7f810 <fputs@plt+0x7a1f8>
   7f7f8:	lsl	ip, r2, lr
   7f7fc:	adds	r0, r0, r2, lsr r5
   7f800:	adc	r1, r1, #0
   7f804:	adds	r0, r0, r3, lsl lr
   7f808:	adcs	r1, r1, r3, asr r5
   7f80c:	b	7f82c <fputs@plt+0x7a214>
   7f810:	sub	r5, r5, #32
   7f814:	add	lr, lr, #32
   7f818:	cmp	r2, #1
   7f81c:	lsl	ip, r3, lr
   7f820:	orrcs	ip, ip, #2
   7f824:	adds	r0, r0, r3, asr r5
   7f828:	adcs	r1, r1, r3, asr #31
   7f82c:	and	r5, r1, #-2147483648	; 0x80000000
   7f830:	bpl	7f840 <fputs@plt+0x7a228>
   7f834:	rsbs	ip, ip, #0
   7f838:	rscs	r0, r0, #0
   7f83c:	rsc	r1, r1, #0
   7f840:	cmp	r1, #1048576	; 0x100000
   7f844:	bcc	7f884 <fputs@plt+0x7a26c>
   7f848:	cmp	r1, #2097152	; 0x200000
   7f84c:	bcc	7f86c <fputs@plt+0x7a254>
   7f850:	lsrs	r1, r1, #1
   7f854:	rrxs	r0, r0
   7f858:	rrx	ip, ip
   7f85c:	add	r4, r4, #1
   7f860:	lsl	r2, r4, #21
   7f864:	cmn	r2, #4194304	; 0x400000
   7f868:	bcs	7f9c4 <fputs@plt+0x7a3ac>
   7f86c:	cmp	ip, #-2147483648	; 0x80000000
   7f870:	lsrseq	ip, r0, #1
   7f874:	adcs	r0, r0, #0
   7f878:	adc	r1, r1, r4, lsl #20
   7f87c:	orr	r1, r1, r5
   7f880:	pop	{r4, r5, pc}
   7f884:	lsls	ip, ip, #1
   7f888:	adcs	r0, r0, r0
   7f88c:	adc	r1, r1, r1
   7f890:	tst	r1, #1048576	; 0x100000
   7f894:	sub	r4, r4, #1
   7f898:	bne	7f86c <fputs@plt+0x7a254>
   7f89c:	teq	r1, #0
   7f8a0:	moveq	r1, r0
   7f8a4:	moveq	r0, #0
   7f8a8:	clz	r3, r1
   7f8ac:	addeq	r3, r3, #32
   7f8b0:	sub	r3, r3, #11
   7f8b4:	subs	r2, r3, #32
   7f8b8:	bge	7f8dc <fputs@plt+0x7a2c4>
   7f8bc:	adds	r2, r2, #12
   7f8c0:	ble	7f8d8 <fputs@plt+0x7a2c0>
   7f8c4:	add	ip, r2, #20
   7f8c8:	rsb	r2, r2, #12
   7f8cc:	lsl	r0, r1, ip
   7f8d0:	lsr	r1, r1, r2
   7f8d4:	b	7f8ec <fputs@plt+0x7a2d4>
   7f8d8:	add	r2, r2, #20
   7f8dc:	rsble	ip, r2, #32
   7f8e0:	lsl	r1, r1, r2
   7f8e4:	orrle	r1, r1, r0, lsr ip
   7f8e8:	lslle	r0, r0, r2
   7f8ec:	subs	r4, r4, r3
   7f8f0:	addge	r1, r1, r4, lsl #20
   7f8f4:	orrge	r1, r1, r5
   7f8f8:	popge	{r4, r5, pc}
   7f8fc:	mvn	r4, r4
   7f900:	subs	r4, r4, #31
   7f904:	bge	7f940 <fputs@plt+0x7a328>
   7f908:	adds	r4, r4, #12
   7f90c:	bgt	7f928 <fputs@plt+0x7a310>
   7f910:	add	r4, r4, #20
   7f914:	rsb	r2, r4, #32
   7f918:	lsr	r0, r0, r4
   7f91c:	orr	r0, r0, r1, lsl r2
   7f920:	orr	r1, r5, r1, lsr r4
   7f924:	pop	{r4, r5, pc}
   7f928:	rsb	r4, r4, #12
   7f92c:	rsb	r2, r4, #32
   7f930:	lsr	r0, r0, r2
   7f934:	orr	r0, r0, r1, lsl r4
   7f938:	mov	r1, r5
   7f93c:	pop	{r4, r5, pc}
   7f940:	lsr	r0, r1, r4
   7f944:	mov	r1, r5
   7f948:	pop	{r4, r5, pc}
   7f94c:	teq	r4, #0
   7f950:	eor	r3, r3, #1048576	; 0x100000
   7f954:	eoreq	r1, r1, #1048576	; 0x100000
   7f958:	addeq	r4, r4, #1
   7f95c:	subne	r5, r5, #1
   7f960:	b	7f7ec <fputs@plt+0x7a1d4>
   7f964:	mvns	ip, r4, asr #21
   7f968:	mvnsne	ip, r5, asr #21
   7f96c:	beq	7f9d4 <fputs@plt+0x7a3bc>
   7f970:	teq	r4, r5
   7f974:	teqeq	r0, r2
   7f978:	beq	7f98c <fputs@plt+0x7a374>
   7f97c:	orrs	ip, r4, r0
   7f980:	moveq	r1, r3
   7f984:	moveq	r0, r2
   7f988:	pop	{r4, r5, pc}
   7f98c:	teq	r1, r3
   7f990:	movne	r1, #0
   7f994:	movne	r0, #0
   7f998:	popne	{r4, r5, pc}
   7f99c:	lsrs	ip, r4, #21
   7f9a0:	bne	7f9b4 <fputs@plt+0x7a39c>
   7f9a4:	lsls	r0, r0, #1
   7f9a8:	adcs	r1, r1, r1
   7f9ac:	orrcs	r1, r1, #-2147483648	; 0x80000000
   7f9b0:	pop	{r4, r5, pc}
   7f9b4:	adds	r4, r4, #4194304	; 0x400000
   7f9b8:	addcc	r1, r1, #1048576	; 0x100000
   7f9bc:	popcc	{r4, r5, pc}
   7f9c0:	and	r5, r1, #-2147483648	; 0x80000000
   7f9c4:	orr	r1, r5, #2130706432	; 0x7f000000
   7f9c8:	orr	r1, r1, #15728640	; 0xf00000
   7f9cc:	mov	r0, #0
   7f9d0:	pop	{r4, r5, pc}
   7f9d4:	mvns	ip, r4, asr #21
   7f9d8:	movne	r1, r3
   7f9dc:	movne	r0, r2
   7f9e0:	mvnseq	ip, r5, asr #21
   7f9e4:	movne	r3, r1
   7f9e8:	movne	r2, r0
   7f9ec:	orrs	r4, r0, r1, lsl #12
   7f9f0:	orrseq	r5, r2, r3, lsl #12
   7f9f4:	teqeq	r1, r3
   7f9f8:	orrne	r1, r1, #524288	; 0x80000
   7f9fc:	pop	{r4, r5, pc}
   7fa00:	teq	r0, #0
   7fa04:	moveq	r1, #0
   7fa08:	bxeq	lr
   7fa0c:	push	{r4, r5, lr}
   7fa10:	mov	r4, #1024	; 0x400
   7fa14:	add	r4, r4, #50	; 0x32
   7fa18:	mov	r5, #0
   7fa1c:	mov	r1, #0
   7fa20:	b	7f89c <fputs@plt+0x7a284>
   7fa24:	teq	r0, #0
   7fa28:	moveq	r1, #0
   7fa2c:	bxeq	lr
   7fa30:	push	{r4, r5, lr}
   7fa34:	mov	r4, #1024	; 0x400
   7fa38:	add	r4, r4, #50	; 0x32
   7fa3c:	ands	r5, r0, #-2147483648	; 0x80000000
   7fa40:	rsbmi	r0, r0, #0
   7fa44:	mov	r1, #0
   7fa48:	b	7f89c <fputs@plt+0x7a284>
   7fa4c:	lsls	r2, r0, #1
   7fa50:	asr	r1, r2, #3
   7fa54:	rrx	r1, r1
   7fa58:	lsl	r0, r2, #28
   7fa5c:	andsne	r3, r2, #-16777216	; 0xff000000
   7fa60:	teqne	r3, #-16777216	; 0xff000000
   7fa64:	eorne	r1, r1, #939524096	; 0x38000000
   7fa68:	bxne	lr
   7fa6c:	teq	r2, #0
   7fa70:	teqne	r3, #-16777216	; 0xff000000
   7fa74:	bxeq	lr
   7fa78:	push	{r4, r5, lr}
   7fa7c:	mov	r4, #896	; 0x380
   7fa80:	and	r5, r1, #-2147483648	; 0x80000000
   7fa84:	bic	r1, r1, #-2147483648	; 0x80000000
   7fa88:	b	7f89c <fputs@plt+0x7a284>
   7fa8c:	orrs	r2, r0, r1
   7fa90:	bxeq	lr
   7fa94:	push	{r4, r5, lr}
   7fa98:	mov	r5, #0
   7fa9c:	b	7fabc <fputs@plt+0x7a4a4>
   7faa0:	orrs	r2, r0, r1
   7faa4:	bxeq	lr
   7faa8:	push	{r4, r5, lr}
   7faac:	ands	r5, r1, #-2147483648	; 0x80000000
   7fab0:	bpl	7fabc <fputs@plt+0x7a4a4>
   7fab4:	rsbs	r0, r0, #0
   7fab8:	rsc	r1, r1, #0
   7fabc:	mov	r4, #1024	; 0x400
   7fac0:	add	r4, r4, #50	; 0x32
   7fac4:	lsrs	ip, r1, #22
   7fac8:	beq	7f840 <fputs@plt+0x7a228>
   7facc:	mov	r2, #3
   7fad0:	lsrs	ip, ip, #3
   7fad4:	addne	r2, r2, #3
   7fad8:	lsrs	ip, ip, #3
   7fadc:	addne	r2, r2, #3
   7fae0:	add	r2, r2, ip, lsr #3
   7fae4:	rsb	r3, r2, #32
   7fae8:	lsl	ip, r0, r3
   7faec:	lsr	r0, r0, r2
   7faf0:	orr	r0, r0, r1, lsl r3
   7faf4:	lsr	r1, r1, r2
   7faf8:	add	r4, r4, r2
   7fafc:	b	7f840 <fputs@plt+0x7a228>
   7fb00:	cmp	r3, #0
   7fb04:	cmpeq	r2, #0
   7fb08:	bne	7fb2c <fputs@plt+0x7a514>
   7fb0c:	cmp	r1, #0
   7fb10:	movlt	r1, #-2147483648	; 0x80000000
   7fb14:	movlt	r0, #0
   7fb18:	blt	7fb28 <fputs@plt+0x7a510>
   7fb1c:	cmpeq	r0, #0
   7fb20:	mvnne	r1, #-2147483648	; 0x80000000
   7fb24:	mvnne	r0, #0
   7fb28:	b	7fb84 <fputs@plt+0x7a56c>
   7fb2c:	sub	sp, sp, #8
   7fb30:	push	{sp, lr}
   7fb34:	bl	7fbe0 <fputs@plt+0x7a5c8>
   7fb38:	ldr	lr, [sp, #4]
   7fb3c:	add	sp, sp, #8
   7fb40:	pop	{r2, r3}
   7fb44:	bx	lr
   7fb48:	cmp	r3, #0
   7fb4c:	cmpeq	r2, #0
   7fb50:	bne	7fb68 <fputs@plt+0x7a550>
   7fb54:	cmp	r1, #0
   7fb58:	cmpeq	r0, #0
   7fb5c:	mvnne	r1, #0
   7fb60:	mvnne	r0, #0
   7fb64:	b	7fb84 <fputs@plt+0x7a56c>
   7fb68:	sub	sp, sp, #8
   7fb6c:	push	{sp, lr}
   7fb70:	bl	7fc1c <fputs@plt+0x7a604>
   7fb74:	ldr	lr, [sp, #4]
   7fb78:	add	sp, sp, #8
   7fb7c:	pop	{r2, r3}
   7fb80:	bx	lr
   7fb84:	push	{r1, lr}
   7fb88:	mov	r0, #8
   7fb8c:	bl	50fc <raise@plt>
   7fb90:	pop	{r1, pc}
   7fb94:	andeq	r0, r0, r0
   7fb98:	vmov	d7, r0, r1
   7fb9c:	vldr	d5, [pc, #44]	; 7fbd0 <fputs@plt+0x7a5b8>
   7fba0:	vldr	d6, [pc, #48]	; 7fbd8 <fputs@plt+0x7a5c0>
   7fba4:	mov	r0, #0
   7fba8:	vmul.f64	d5, d7, d5
   7fbac:	vcvt.u32.f64	s9, d5
   7fbb0:	vcvt.f64.u32	d5, s9
   7fbb4:	vmov	r1, s9
   7fbb8:	vmls.f64	d7, d5, d6
   7fbbc:	vcvt.u32.f64	s14, d7
   7fbc0:	vmov	r3, s14
   7fbc4:	orr	r0, r0, r3
   7fbc8:	bx	lr
   7fbcc:	nop	{0}
   7fbd0:	andeq	r0, r0, r0
   7fbd4:	ldclcc	0, cr0, [r0]
   7fbd8:	andeq	r0, r0, r0
   7fbdc:	mvnsmi	r0, r0
   7fbe0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7fbe4:	mov	r8, r2
   7fbe8:	mov	r6, r0
   7fbec:	mov	r7, r1
   7fbf0:	mov	sl, r3
   7fbf4:	ldr	r9, [sp, #32]
   7fbf8:	bl	7fc58 <fputs@plt+0x7a640>
   7fbfc:	umull	r4, r5, r8, r0
   7fc00:	mul	r8, r8, r1
   7fc04:	mla	r2, r0, sl, r8
   7fc08:	add	r5, r2, r5
   7fc0c:	subs	r4, r6, r4
   7fc10:	sbc	r5, r7, r5
   7fc14:	strd	r4, [r9]
   7fc18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7fc1c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7fc20:	mov	r8, r2
   7fc24:	mov	r6, r0
   7fc28:	mov	r7, r1
   7fc2c:	mov	r5, r3
   7fc30:	ldr	r9, [sp, #32]
   7fc34:	bl	800e4 <fputs@plt+0x7aacc>
   7fc38:	mul	r3, r0, r5
   7fc3c:	umull	r4, r5, r0, r8
   7fc40:	mla	r8, r8, r1, r3
   7fc44:	add	r5, r8, r5
   7fc48:	subs	r4, r6, r4
   7fc4c:	sbc	r5, r7, r5
   7fc50:	strd	r4, [r9]
   7fc54:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7fc58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7fc5c:	rsbs	r4, r0, #0
   7fc60:	rsc	r5, r1, #0
   7fc64:	cmp	r1, #0
   7fc68:	mvn	r6, #0
   7fc6c:	sub	sp, sp, #12
   7fc70:	movge	r4, r0
   7fc74:	movge	r5, r1
   7fc78:	movge	r6, #0
   7fc7c:	cmp	r3, #0
   7fc80:	blt	7feb8 <fputs@plt+0x7a8a0>
   7fc84:	cmp	r3, #0
   7fc88:	mov	sl, r4
   7fc8c:	mov	ip, r5
   7fc90:	mov	r0, r2
   7fc94:	mov	r1, r3
   7fc98:	mov	r8, r2
   7fc9c:	mov	r7, r4
   7fca0:	mov	r9, r5
   7fca4:	bne	7fd9c <fputs@plt+0x7a784>
   7fca8:	cmp	r2, r5
   7fcac:	bls	7fdd8 <fputs@plt+0x7a7c0>
   7fcb0:	clz	r3, r2
   7fcb4:	cmp	r3, #0
   7fcb8:	rsbne	r2, r3, #32
   7fcbc:	lslne	r8, r0, r3
   7fcc0:	lsrne	r2, r4, r2
   7fcc4:	lslne	r7, r4, r3
   7fcc8:	orrne	r9, r2, r5, lsl r3
   7fccc:	lsr	r4, r8, #16
   7fcd0:	uxth	sl, r8
   7fcd4:	mov	r1, r4
   7fcd8:	mov	r0, r9
   7fcdc:	bl	7f53c <fputs@plt+0x79f24>
   7fce0:	mov	r1, r4
   7fce4:	mov	fp, r0
   7fce8:	mov	r0, r9
   7fcec:	bl	7f728 <fputs@plt+0x7a110>
   7fcf0:	mul	r0, sl, fp
   7fcf4:	lsr	r2, r7, #16
   7fcf8:	orr	r1, r2, r1, lsl #16
   7fcfc:	cmp	r0, r1
   7fd00:	bls	7fd24 <fputs@plt+0x7a70c>
   7fd04:	adds	r1, r1, r8
   7fd08:	sub	r3, fp, #1
   7fd0c:	bcs	7fd20 <fputs@plt+0x7a708>
   7fd10:	cmp	r0, r1
   7fd14:	subhi	fp, fp, #2
   7fd18:	addhi	r1, r1, r8
   7fd1c:	bhi	7fd24 <fputs@plt+0x7a70c>
   7fd20:	mov	fp, r3
   7fd24:	rsb	r9, r0, r1
   7fd28:	mov	r1, r4
   7fd2c:	uxth	r7, r7
   7fd30:	mov	r0, r9
   7fd34:	bl	7f53c <fputs@plt+0x79f24>
   7fd38:	mov	r1, r4
   7fd3c:	mov	r5, r0
   7fd40:	mov	r0, r9
   7fd44:	bl	7f728 <fputs@plt+0x7a110>
   7fd48:	mul	sl, sl, r5
   7fd4c:	orr	r1, r7, r1, lsl #16
   7fd50:	cmp	sl, r1
   7fd54:	bls	7fd74 <fputs@plt+0x7a75c>
   7fd58:	adds	r8, r1, r8
   7fd5c:	sub	r3, r5, #1
   7fd60:	bcs	7fd70 <fputs@plt+0x7a758>
   7fd64:	cmp	sl, r8
   7fd68:	subhi	r5, r5, #2
   7fd6c:	bhi	7fd74 <fputs@plt+0x7a75c>
   7fd70:	mov	r5, r3
   7fd74:	orr	r3, r5, fp, lsl #16
   7fd78:	mov	r4, #0
   7fd7c:	cmp	r6, #0
   7fd80:	mov	r0, r3
   7fd84:	mov	r1, r4
   7fd88:	beq	7fd94 <fputs@plt+0x7a77c>
   7fd8c:	rsbs	r0, r0, #0
   7fd90:	rsc	r1, r1, #0
   7fd94:	add	sp, sp, #12
   7fd98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7fd9c:	cmp	r3, r5
   7fda0:	movhi	r4, #0
   7fda4:	movhi	r3, r4
   7fda8:	bhi	7fd7c <fputs@plt+0x7a764>
   7fdac:	clz	r5, r1
   7fdb0:	cmp	r5, #0
   7fdb4:	bne	7ffa4 <fputs@plt+0x7a98c>
   7fdb8:	cmp	r1, ip
   7fdbc:	cmpcs	r2, sl
   7fdc0:	movhi	r4, #0
   7fdc4:	movls	r4, #1
   7fdc8:	movls	r3, #1
   7fdcc:	movls	r4, r5
   7fdd0:	movhi	r3, r4
   7fdd4:	b	7fd7c <fputs@plt+0x7a764>
   7fdd8:	cmp	r2, #0
   7fddc:	bne	7fdf0 <fputs@plt+0x7a7d8>
   7fde0:	mov	r1, r2
   7fde4:	mov	r0, #1
   7fde8:	bl	7f53c <fputs@plt+0x79f24>
   7fdec:	mov	r8, r0
   7fdf0:	clz	r3, r8
   7fdf4:	cmp	r3, #0
   7fdf8:	bne	7fec8 <fputs@plt+0x7a8b0>
   7fdfc:	rsb	r9, r8, r9
   7fe00:	lsr	r5, r8, #16
   7fe04:	uxth	sl, r8
   7fe08:	mov	r4, #1
   7fe0c:	mov	r1, r5
   7fe10:	mov	r0, r9
   7fe14:	bl	7f53c <fputs@plt+0x79f24>
   7fe18:	mov	r1, r5
   7fe1c:	mov	fp, r0
   7fe20:	mov	r0, r9
   7fe24:	bl	7f728 <fputs@plt+0x7a110>
   7fe28:	mul	r0, sl, fp
   7fe2c:	lsr	r2, r7, #16
   7fe30:	orr	r1, r2, r1, lsl #16
   7fe34:	cmp	r0, r1
   7fe38:	bls	7fe58 <fputs@plt+0x7a840>
   7fe3c:	adds	r1, r1, r8
   7fe40:	sub	r3, fp, #1
   7fe44:	bcs	800c4 <fputs@plt+0x7aaac>
   7fe48:	cmp	r0, r1
   7fe4c:	subhi	fp, fp, #2
   7fe50:	addhi	r1, r1, r8
   7fe54:	bls	800c4 <fputs@plt+0x7aaac>
   7fe58:	rsb	r2, r0, r1
   7fe5c:	mov	r1, r5
   7fe60:	str	r2, [sp]
   7fe64:	uxth	r7, r7
   7fe68:	mov	r0, r2
   7fe6c:	bl	7f53c <fputs@plt+0x79f24>
   7fe70:	ldr	r2, [sp]
   7fe74:	mov	r1, r5
   7fe78:	mov	r9, r0
   7fe7c:	mov	r0, r2
   7fe80:	bl	7f728 <fputs@plt+0x7a110>
   7fe84:	mul	sl, sl, r9
   7fe88:	orr	r1, r7, r1, lsl #16
   7fe8c:	cmp	sl, r1
   7fe90:	bls	7feb0 <fputs@plt+0x7a898>
   7fe94:	adds	r8, r1, r8
   7fe98:	sub	r3, r9, #1
   7fe9c:	bcs	7feac <fputs@plt+0x7a894>
   7fea0:	cmp	sl, r8
   7fea4:	subhi	r9, r9, #2
   7fea8:	bhi	7feb0 <fputs@plt+0x7a898>
   7feac:	mov	r9, r3
   7feb0:	orr	r3, r9, fp, lsl #16
   7feb4:	b	7fd7c <fputs@plt+0x7a764>
   7feb8:	mvn	r6, r6
   7febc:	rsbs	r2, r2, #0
   7fec0:	rsc	r3, r3, #0
   7fec4:	b	7fc84 <fputs@plt+0x7a66c>
   7fec8:	lsl	r8, r8, r3
   7fecc:	rsb	fp, r3, #32
   7fed0:	lsr	r4, r9, fp
   7fed4:	lsr	fp, r7, fp
   7fed8:	lsr	r5, r8, #16
   7fedc:	orr	fp, fp, r9, lsl r3
   7fee0:	mov	r0, r4
   7fee4:	lsl	r7, r7, r3
   7fee8:	mov	r1, r5
   7feec:	uxth	sl, r8
   7fef0:	bl	7f53c <fputs@plt+0x79f24>
   7fef4:	mov	r1, r5
   7fef8:	mov	r3, r0
   7fefc:	mov	r0, r4
   7ff00:	str	r3, [sp]
   7ff04:	bl	7f728 <fputs@plt+0x7a110>
   7ff08:	ldr	r3, [sp]
   7ff0c:	lsr	r2, fp, #16
   7ff10:	mul	r0, sl, r3
   7ff14:	orr	r1, r2, r1, lsl #16
   7ff18:	cmp	r0, r1
   7ff1c:	bls	7ff3c <fputs@plt+0x7a924>
   7ff20:	adds	r1, r1, r8
   7ff24:	sub	r2, r3, #1
   7ff28:	bcs	800dc <fputs@plt+0x7aac4>
   7ff2c:	cmp	r0, r1
   7ff30:	subhi	r3, r3, #2
   7ff34:	addhi	r1, r1, r8
   7ff38:	bls	800dc <fputs@plt+0x7aac4>
   7ff3c:	rsb	r9, r0, r1
   7ff40:	mov	r1, r5
   7ff44:	str	r3, [sp]
   7ff48:	uxth	fp, fp
   7ff4c:	mov	r0, r9
   7ff50:	bl	7f53c <fputs@plt+0x79f24>
   7ff54:	mov	r1, r5
   7ff58:	mov	r4, r0
   7ff5c:	mov	r0, r9
   7ff60:	bl	7f728 <fputs@plt+0x7a110>
   7ff64:	mul	r9, sl, r4
   7ff68:	ldr	r3, [sp]
   7ff6c:	orr	r1, fp, r1, lsl #16
   7ff70:	cmp	r9, r1
   7ff74:	bls	7ff98 <fputs@plt+0x7a980>
   7ff78:	adds	r1, r1, r8
   7ff7c:	sub	r2, r4, #1
   7ff80:	bcs	7ff94 <fputs@plt+0x7a97c>
   7ff84:	cmp	r9, r1
   7ff88:	subhi	r4, r4, #2
   7ff8c:	addhi	r1, r1, r8
   7ff90:	bhi	7ff98 <fputs@plt+0x7a980>
   7ff94:	mov	r4, r2
   7ff98:	rsb	r9, r9, r1
   7ff9c:	orr	r4, r4, r3, lsl #16
   7ffa0:	b	7fe0c <fputs@plt+0x7a7f4>
   7ffa4:	rsb	sl, r5, #32
   7ffa8:	lsl	r3, r2, r5
   7ffac:	lsr	r0, r2, sl
   7ffb0:	lsr	r2, ip, sl
   7ffb4:	orr	r4, r0, r1, lsl r5
   7ffb8:	lsr	sl, r7, sl
   7ffbc:	mov	r0, r2
   7ffc0:	orr	sl, sl, ip, lsl r5
   7ffc4:	lsr	r9, r4, #16
   7ffc8:	str	r3, [sp, #4]
   7ffcc:	str	r2, [sp]
   7ffd0:	uxth	fp, r4
   7ffd4:	mov	r1, r9
   7ffd8:	bl	7f53c <fputs@plt+0x79f24>
   7ffdc:	ldr	r2, [sp]
   7ffe0:	mov	r1, r9
   7ffe4:	mov	r8, r0
   7ffe8:	mov	r0, r2
   7ffec:	bl	7f728 <fputs@plt+0x7a110>
   7fff0:	mul	r0, fp, r8
   7fff4:	lsr	r2, sl, #16
   7fff8:	orr	r1, r2, r1, lsl #16
   7fffc:	cmp	r0, r1
   80000:	bls	80020 <fputs@plt+0x7aa08>
   80004:	adds	r1, r1, r4
   80008:	sub	r2, r8, #1
   8000c:	bcs	800d4 <fputs@plt+0x7aabc>
   80010:	cmp	r0, r1
   80014:	subhi	r8, r8, #2
   80018:	addhi	r1, r1, r4
   8001c:	bls	800d4 <fputs@plt+0x7aabc>
   80020:	rsb	ip, r0, r1
   80024:	mov	r1, r9
   80028:	str	ip, [sp]
   8002c:	mov	r0, ip
   80030:	bl	7f53c <fputs@plt+0x79f24>
   80034:	ldr	ip, [sp]
   80038:	mov	r1, r9
   8003c:	mov	r2, r0
   80040:	mov	r0, ip
   80044:	str	r2, [sp]
   80048:	bl	7f728 <fputs@plt+0x7a110>
   8004c:	ldr	r2, [sp]
   80050:	uxth	ip, sl
   80054:	mul	fp, fp, r2
   80058:	orr	ip, ip, r1, lsl #16
   8005c:	cmp	fp, ip
   80060:	bls	80080 <fputs@plt+0x7aa68>
   80064:	adds	ip, ip, r4
   80068:	sub	r1, r2, #1
   8006c:	bcs	800cc <fputs@plt+0x7aab4>
   80070:	cmp	fp, ip
   80074:	subhi	r2, r2, #2
   80078:	addhi	ip, ip, r4
   8007c:	bls	800cc <fputs@plt+0x7aab4>
   80080:	ldr	r0, [sp, #4]
   80084:	orr	r1, r2, r8, lsl #16
   80088:	rsb	fp, fp, ip
   8008c:	umull	r2, r3, r1, r0
   80090:	cmp	fp, r3
   80094:	bcc	800b8 <fputs@plt+0x7aaa0>
   80098:	movne	r4, #0
   8009c:	moveq	r4, #1
   800a0:	cmp	r2, r7, lsl r5
   800a4:	movls	r4, #0
   800a8:	andhi	r4, r4, #1
   800ac:	cmp	r4, #0
   800b0:	moveq	r3, r1
   800b4:	beq	7fd7c <fputs@plt+0x7a764>
   800b8:	sub	r3, r1, #1
   800bc:	mov	r4, #0
   800c0:	b	7fd7c <fputs@plt+0x7a764>
   800c4:	mov	fp, r3
   800c8:	b	7fe58 <fputs@plt+0x7a840>
   800cc:	mov	r2, r1
   800d0:	b	80080 <fputs@plt+0x7aa68>
   800d4:	mov	r8, r2
   800d8:	b	80020 <fputs@plt+0x7aa08>
   800dc:	mov	r3, r2
   800e0:	b	7ff3c <fputs@plt+0x7a924>
   800e4:	cmp	r3, #0
   800e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   800ec:	mov	r6, r0
   800f0:	sub	sp, sp, #12
   800f4:	mov	r5, r1
   800f8:	mov	r7, r0
   800fc:	mov	r4, r2
   80100:	mov	r8, r1
   80104:	bne	801e4 <fputs@plt+0x7abcc>
   80108:	cmp	r2, r1
   8010c:	bls	80220 <fputs@plt+0x7ac08>
   80110:	clz	r3, r2
   80114:	cmp	r3, #0
   80118:	rsbne	r8, r3, #32
   8011c:	lslne	r4, r2, r3
   80120:	lsrne	r8, r0, r8
   80124:	lslne	r7, r0, r3
   80128:	orrne	r8, r8, r1, lsl r3
   8012c:	lsr	r5, r4, #16
   80130:	uxth	sl, r4
   80134:	mov	r1, r5
   80138:	mov	r0, r8
   8013c:	bl	7f53c <fputs@plt+0x79f24>
   80140:	mov	r1, r5
   80144:	mov	r9, r0
   80148:	mov	r0, r8
   8014c:	bl	7f728 <fputs@plt+0x7a110>
   80150:	mul	r0, sl, r9
   80154:	lsr	r3, r7, #16
   80158:	orr	r1, r3, r1, lsl #16
   8015c:	cmp	r0, r1
   80160:	bls	80184 <fputs@plt+0x7ab6c>
   80164:	adds	r1, r1, r4
   80168:	sub	r2, r9, #1
   8016c:	bcs	80180 <fputs@plt+0x7ab68>
   80170:	cmp	r0, r1
   80174:	subhi	r9, r9, #2
   80178:	addhi	r1, r1, r4
   8017c:	bhi	80184 <fputs@plt+0x7ab6c>
   80180:	mov	r9, r2
   80184:	rsb	r8, r0, r1
   80188:	mov	r1, r5
   8018c:	uxth	r7, r7
   80190:	mov	r0, r8
   80194:	bl	7f53c <fputs@plt+0x79f24>
   80198:	mov	r1, r5
   8019c:	mov	r6, r0
   801a0:	mov	r0, r8
   801a4:	bl	7f728 <fputs@plt+0x7a110>
   801a8:	mul	sl, sl, r6
   801ac:	orr	r1, r7, r1, lsl #16
   801b0:	cmp	sl, r1
   801b4:	bls	801d0 <fputs@plt+0x7abb8>
   801b8:	adds	r4, r1, r4
   801bc:	sub	r3, r6, #1
   801c0:	bcs	804cc <fputs@plt+0x7aeb4>
   801c4:	cmp	sl, r4
   801c8:	subhi	r6, r6, #2
   801cc:	bls	804cc <fputs@plt+0x7aeb4>
   801d0:	orr	r0, r6, r9, lsl #16
   801d4:	mov	r6, #0
   801d8:	mov	r1, r6
   801dc:	add	sp, sp, #12
   801e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801e4:	cmp	r3, r1
   801e8:	movhi	r6, #0
   801ec:	movhi	r0, r6
   801f0:	bhi	801d8 <fputs@plt+0x7abc0>
   801f4:	clz	r7, r3
   801f8:	cmp	r7, #0
   801fc:	bne	802fc <fputs@plt+0x7ace4>
   80200:	cmp	r3, r1
   80204:	cmpcs	r2, r6
   80208:	movhi	r6, #0
   8020c:	movls	r6, #1
   80210:	movls	r0, #1
   80214:	movls	r6, r7
   80218:	movhi	r0, r6
   8021c:	b	801d8 <fputs@plt+0x7abc0>
   80220:	cmp	r2, #0
   80224:	bne	80238 <fputs@plt+0x7ac20>
   80228:	mov	r1, r2
   8022c:	mov	r0, #1
   80230:	bl	7f53c <fputs@plt+0x79f24>
   80234:	mov	r4, r0
   80238:	clz	r3, r4
   8023c:	cmp	r3, #0
   80240:	bne	803f8 <fputs@plt+0x7ade0>
   80244:	rsb	r5, r4, r5
   80248:	lsr	r8, r4, #16
   8024c:	uxth	sl, r4
   80250:	mov	r6, #1
   80254:	mov	r1, r8
   80258:	mov	r0, r5
   8025c:	bl	7f53c <fputs@plt+0x79f24>
   80260:	mov	r1, r8
   80264:	mov	r9, r0
   80268:	mov	r0, r5
   8026c:	bl	7f728 <fputs@plt+0x7a110>
   80270:	mul	r0, sl, r9
   80274:	lsr	r3, r7, #16
   80278:	orr	r1, r3, r1, lsl #16
   8027c:	cmp	r0, r1
   80280:	bls	802a0 <fputs@plt+0x7ac88>
   80284:	adds	r1, r1, r4
   80288:	sub	r2, r9, #1
   8028c:	bcs	804d4 <fputs@plt+0x7aebc>
   80290:	cmp	r0, r1
   80294:	subhi	r9, r9, #2
   80298:	addhi	r1, r1, r4
   8029c:	bls	804d4 <fputs@plt+0x7aebc>
   802a0:	rsb	fp, r0, r1
   802a4:	mov	r1, r8
   802a8:	uxth	r7, r7
   802ac:	mov	r0, fp
   802b0:	bl	7f53c <fputs@plt+0x79f24>
   802b4:	mov	r1, r8
   802b8:	mov	r5, r0
   802bc:	mov	r0, fp
   802c0:	bl	7f728 <fputs@plt+0x7a110>
   802c4:	mul	sl, sl, r5
   802c8:	orr	r1, r7, r1, lsl #16
   802cc:	cmp	sl, r1
   802d0:	bls	802ec <fputs@plt+0x7acd4>
   802d4:	adds	r4, r1, r4
   802d8:	sub	r3, r5, #1
   802dc:	bcs	804dc <fputs@plt+0x7aec4>
   802e0:	cmp	sl, r4
   802e4:	subhi	r5, r5, #2
   802e8:	bls	804dc <fputs@plt+0x7aec4>
   802ec:	orr	r0, r5, r9, lsl #16
   802f0:	mov	r1, r6
   802f4:	add	sp, sp, #12
   802f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   802fc:	rsb	r1, r7, #32
   80300:	lsl	r0, r2, r7
   80304:	lsr	r2, r2, r1
   80308:	lsr	fp, r5, r1
   8030c:	orr	r8, r2, r3, lsl r7
   80310:	lsr	r1, r6, r1
   80314:	str	r0, [sp, #4]
   80318:	orr	r5, r1, r5, lsl r7
   8031c:	lsr	r9, r8, #16
   80320:	mov	r0, fp
   80324:	uxth	sl, r8
   80328:	mov	r1, r9
   8032c:	bl	7f53c <fputs@plt+0x79f24>
   80330:	mov	r1, r9
   80334:	mov	r4, r0
   80338:	mov	r0, fp
   8033c:	bl	7f728 <fputs@plt+0x7a110>
   80340:	mul	r0, sl, r4
   80344:	lsr	ip, r5, #16
   80348:	orr	r1, ip, r1, lsl #16
   8034c:	cmp	r0, r1
   80350:	bls	80364 <fputs@plt+0x7ad4c>
   80354:	adds	r1, r1, r8
   80358:	sub	r2, r4, #1
   8035c:	bcc	804f8 <fputs@plt+0x7aee0>
   80360:	mov	r4, r2
   80364:	rsb	ip, r0, r1
   80368:	mov	r1, r9
   8036c:	str	ip, [sp]
   80370:	uxth	r5, r5
   80374:	mov	r0, ip
   80378:	bl	7f53c <fputs@plt+0x79f24>
   8037c:	ldr	ip, [sp]
   80380:	mov	r1, r9
   80384:	mov	fp, r0
   80388:	mov	r0, ip
   8038c:	bl	7f728 <fputs@plt+0x7a110>
   80390:	mul	sl, sl, fp
   80394:	orr	r1, r5, r1, lsl #16
   80398:	cmp	sl, r1
   8039c:	bls	803b0 <fputs@plt+0x7ad98>
   803a0:	adds	r1, r1, r8
   803a4:	sub	r2, fp, #1
   803a8:	bcc	804e4 <fputs@plt+0x7aecc>
   803ac:	mov	fp, r2
   803b0:	ldr	r3, [sp, #4]
   803b4:	orr	r0, fp, r4, lsl #16
   803b8:	rsb	sl, sl, r1
   803bc:	umull	r4, r5, r0, r3
   803c0:	cmp	sl, r5
   803c4:	bcc	803e4 <fputs@plt+0x7adcc>
   803c8:	movne	r3, #0
   803cc:	moveq	r3, #1
   803d0:	cmp	r4, r6, lsl r7
   803d4:	movls	r6, #0
   803d8:	andhi	r6, r3, #1
   803dc:	cmp	r6, #0
   803e0:	beq	801d8 <fputs@plt+0x7abc0>
   803e4:	mov	r6, #0
   803e8:	sub	r0, r0, #1
   803ec:	mov	r1, r6
   803f0:	add	sp, sp, #12
   803f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   803f8:	lsl	r4, r4, r3
   803fc:	rsb	r9, r3, #32
   80400:	lsr	r2, r5, r9
   80404:	lsr	r9, r6, r9
   80408:	lsr	r8, r4, #16
   8040c:	orr	r9, r9, r5, lsl r3
   80410:	mov	r0, r2
   80414:	lsl	r7, r6, r3
   80418:	mov	r1, r8
   8041c:	str	r2, [sp]
   80420:	bl	7f53c <fputs@plt+0x79f24>
   80424:	ldr	r2, [sp]
   80428:	mov	r1, r8
   8042c:	uxth	sl, r4
   80430:	mov	fp, r0
   80434:	mov	r0, r2
   80438:	bl	7f728 <fputs@plt+0x7a110>
   8043c:	mul	r0, sl, fp
   80440:	lsr	r3, r9, #16
   80444:	orr	r1, r3, r1, lsl #16
   80448:	cmp	r0, r1
   8044c:	bls	8046c <fputs@plt+0x7ae54>
   80450:	adds	r1, r1, r4
   80454:	sub	r3, fp, #1
   80458:	bcs	8050c <fputs@plt+0x7aef4>
   8045c:	cmp	r0, r1
   80460:	subhi	fp, fp, #2
   80464:	addhi	r1, r1, r4
   80468:	bls	8050c <fputs@plt+0x7aef4>
   8046c:	rsb	r5, r0, r1
   80470:	mov	r1, r8
   80474:	uxth	r9, r9
   80478:	mov	r0, r5
   8047c:	bl	7f53c <fputs@plt+0x79f24>
   80480:	mov	r1, r8
   80484:	mov	r6, r0
   80488:	mov	r0, r5
   8048c:	bl	7f728 <fputs@plt+0x7a110>
   80490:	mul	r5, sl, r6
   80494:	orr	r1, r9, r1, lsl #16
   80498:	cmp	r5, r1
   8049c:	bls	804c0 <fputs@plt+0x7aea8>
   804a0:	adds	r1, r1, r4
   804a4:	sub	r3, r6, #1
   804a8:	bcs	804bc <fputs@plt+0x7aea4>
   804ac:	cmp	r5, r1
   804b0:	subhi	r6, r6, #2
   804b4:	addhi	r1, r1, r4
   804b8:	bhi	804c0 <fputs@plt+0x7aea8>
   804bc:	mov	r6, r3
   804c0:	rsb	r5, r5, r1
   804c4:	orr	r6, r6, fp, lsl #16
   804c8:	b	80254 <fputs@plt+0x7ac3c>
   804cc:	mov	r6, r3
   804d0:	b	801d0 <fputs@plt+0x7abb8>
   804d4:	mov	r9, r2
   804d8:	b	802a0 <fputs@plt+0x7ac88>
   804dc:	mov	r5, r3
   804e0:	b	802ec <fputs@plt+0x7acd4>
   804e4:	cmp	sl, r1
   804e8:	subhi	fp, fp, #2
   804ec:	addhi	r1, r1, r8
   804f0:	bhi	803b0 <fputs@plt+0x7ad98>
   804f4:	b	803ac <fputs@plt+0x7ad94>
   804f8:	cmp	r0, r1
   804fc:	subhi	r4, r4, #2
   80500:	addhi	r1, r1, r8
   80504:	bhi	80364 <fputs@plt+0x7ad4c>
   80508:	b	80360 <fputs@plt+0x7ad48>
   8050c:	mov	fp, r3
   80510:	b	8046c <fputs@plt+0x7ae54>

00080514 <__libc_csu_init@@Base>:
   80514:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   80518:	mov	r7, r0
   8051c:	ldr	r6, [pc, #76]	; 80570 <__libc_csu_init@@Base+0x5c>
   80520:	mov	r8, r1
   80524:	ldr	r5, [pc, #72]	; 80574 <__libc_csu_init@@Base+0x60>
   80528:	mov	r9, r2
   8052c:	add	r6, pc, r6
   80530:	bl	4a64 <_init@@Base>
   80534:	add	r5, pc, r5
   80538:	rsb	r6, r5, r6
   8053c:	asrs	r6, r6, #2
   80540:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   80544:	sub	r5, r5, #4
   80548:	mov	r4, #0
   8054c:	add	r4, r4, #1
   80550:	ldr	r3, [r5, #4]!
   80554:	mov	r0, r7
   80558:	mov	r1, r8
   8055c:	mov	r2, r9
   80560:	blx	r3
   80564:	cmp	r4, r6
   80568:	bne	8054c <__libc_csu_init@@Base+0x38>
   8056c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   80570:			; <UNDEFINED> instruction: 0x0002e5b8
   80574:	andeq	lr, r2, ip, lsr #11

00080578 <__libc_csu_fini@@Base>:
   80578:	bx	lr

Disassembly of section .fini:

0008057c <_fini@@Base>:
   8057c:	push	{r3, lr}
   80580:	pop	{r3, pc}
