# --------------------------------------------------

# FPGA / Vivado / Vitis

# --------------------------------------------------

*.jou
*.log
*.str
*.tmp
*.cache
*.hw
*.runs
*.sim
*.ip_user_files
*.xpr
*.hwh
*.bit
*.ltx
*.sdk
*.Xil

# --------------------------------------------------

# Simulation Artifacts

# --------------------------------------------------

*.vcd
*.wdb
*.fst
*.ghw

# --------------------------------------------------

# OS / Editor

# --------------------------------------------------

.DS_Store
Thumbs.db
*.swp
*.swo
.vscode/

# --------------------------------------------------

# Python / Plotting Outputs

# --------------------------------------------------

**pycache**/
*.pyc
*.png

# --------------------------------------------------

# Keep CSV results (explicitly versioned)

# --------------------------------------------------

!*.csv

# --------------------------------------------------

# Notes

# --------------------------------------------------

# Vivado projects and generated binaries are

# intentionally excluded from this repository.
