

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Apr 23 23:43:50 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.555|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  429892|  429892|  429892|  429892|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+
        |                                                                                              |                                                                                   |     Latency     |     Interval    | Pipeline |
        |                                           Instance                                           |                                       Module                                      |   min  |   max  |   min  |   max  |   Type   |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_144  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |  396324|  396324|  396324|  396324|   none   |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_152  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |   25604|   25604|   25604|   25604|   none   |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_258                      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s                      |      12|      12|       3|       3| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_276                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |       0|       0|       1|       1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_380                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                  |    6554|    6554|    6554|    6554|   none   |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_0_0_0_0_0_0_0_fu_436           |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_0_0_0_0_0_0_0           |    1394|    1394|    1394|    1394|   none   |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_467                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                        |       0|       0|       1|       1| function |
        |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_521                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s                        |       0|       0|       1|       1| function |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |      239|     14|   23759|   24281|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     125|
|Register         |        -|      -|   15367|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      239|     14|   39126|   24408|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       32|      1|      14|      18|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-------+-------+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-------+-------+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_380                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                  |        4|      1|   1373|    813|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_144  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |      216|      1|  17593|  14149|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_152  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |       14|      1|   2595|   1046|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_0_0_0_0_0_0_0_fu_436           |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_0_0_0_0_0_0_0           |        2|      1|    614|    632|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_276                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|      0|      0|   2800|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_467                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                        |        0|      0|      0|   1400|
    |call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_521                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s                        |        0|      0|      0|    700|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_258                      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s                      |        3|     10|   1584|   2741|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-------+-------+
    |Total                                                                                         |                                                                                   |      239|     14|  23759|  24281|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-------+-----------+
    |             Name            | LUT| Input Size|  Bits | Total Bits|
    +-----------------------------+----+-----------+-------+-----------+
    |ap_NS_fsm                    |  89|         18|      1|         18|
    |dense_input_V_ap_vld_in_sig  |   9|          2|      1|          2|
    |dense_input_V_ap_vld_preg    |   9|          2|      1|          2|
    |dense_input_V_blk_n          |   9|          2|      1|          2|
    |dense_input_V_in_sig         |   9|          2|  12544|      25088|
    +-----------------------------+----+-----------+-------+-----------+
    |Total                        | 125|         26|  12548|      25112|
    +-----------------------------+----+-----------+-------+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |                                                    Name                                                   |   FF  | LUT|  Bits | Const Bits|
    +-----------------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |ap_CS_fsm                                                                                                  |     17|   0|     17|          0|
    |dense_input_V_ap_vld_preg                                                                                  |      1|   0|      1|          0|
    |dense_input_V_preg                                                                                         |  12544|   0|  12544|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_144_ap_start_reg  |      1|   0|      1|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_152_ap_start_reg  |      1|   0|      1|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_380_ap_start_reg                  |      1|   0|      1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_0_0_0_0_0_0_0_fu_436_ap_start_reg           |      1|   0|      1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_258_ap_start_reg                      |      1|   0|      1|          0|
    |layer3_out_0_V_reg_2405                                                                                    |     16|   0|     16|          0|
    |layer3_out_10_V_reg_2455                                                                                   |     16|   0|     16|          0|
    |layer3_out_11_V_reg_2460                                                                                   |     16|   0|     16|          0|
    |layer3_out_12_V_reg_2465                                                                                   |     16|   0|     16|          0|
    |layer3_out_13_V_reg_2470                                                                                   |     16|   0|     16|          0|
    |layer3_out_14_V_reg_2475                                                                                   |     16|   0|     16|          0|
    |layer3_out_15_V_reg_2480                                                                                   |     16|   0|     16|          0|
    |layer3_out_16_V_reg_2485                                                                                   |     16|   0|     16|          0|
    |layer3_out_17_V_reg_2490                                                                                   |     16|   0|     16|          0|
    |layer3_out_18_V_reg_2495                                                                                   |     16|   0|     16|          0|
    |layer3_out_19_V_reg_2500                                                                                   |     16|   0|     16|          0|
    |layer3_out_1_V_reg_2410                                                                                    |     16|   0|     16|          0|
    |layer3_out_20_V_reg_2505                                                                                   |     16|   0|     16|          0|
    |layer3_out_21_V_reg_2510                                                                                   |     16|   0|     16|          0|
    |layer3_out_22_V_reg_2515                                                                                   |     16|   0|     16|          0|
    |layer3_out_23_V_reg_2520                                                                                   |     16|   0|     16|          0|
    |layer3_out_24_V_reg_2525                                                                                   |     16|   0|     16|          0|
    |layer3_out_25_V_reg_2530                                                                                   |     16|   0|     16|          0|
    |layer3_out_26_V_reg_2535                                                                                   |     16|   0|     16|          0|
    |layer3_out_27_V_reg_2540                                                                                   |     16|   0|     16|          0|
    |layer3_out_28_V_reg_2545                                                                                   |     16|   0|     16|          0|
    |layer3_out_29_V_reg_2550                                                                                   |     16|   0|     16|          0|
    |layer3_out_2_V_reg_2415                                                                                    |     16|   0|     16|          0|
    |layer3_out_30_V_reg_2555                                                                                   |     16|   0|     16|          0|
    |layer3_out_31_V_reg_2560                                                                                   |     16|   0|     16|          0|
    |layer3_out_32_V_reg_2565                                                                                   |     16|   0|     16|          0|
    |layer3_out_33_V_reg_2570                                                                                   |     16|   0|     16|          0|
    |layer3_out_34_V_reg_2575                                                                                   |     16|   0|     16|          0|
    |layer3_out_35_V_reg_2580                                                                                   |     16|   0|     16|          0|
    |layer3_out_36_V_reg_2585                                                                                   |     16|   0|     16|          0|
    |layer3_out_37_V_reg_2590                                                                                   |     16|   0|     16|          0|
    |layer3_out_38_V_reg_2595                                                                                   |     16|   0|     16|          0|
    |layer3_out_39_V_reg_2600                                                                                   |     16|   0|     16|          0|
    |layer3_out_3_V_reg_2420                                                                                    |     16|   0|     16|          0|
    |layer3_out_40_V_reg_2605                                                                                   |     16|   0|     16|          0|
    |layer3_out_41_V_reg_2610                                                                                   |     16|   0|     16|          0|
    |layer3_out_42_V_reg_2615                                                                                   |     16|   0|     16|          0|
    |layer3_out_43_V_reg_2620                                                                                   |     16|   0|     16|          0|
    |layer3_out_44_V_reg_2625                                                                                   |     16|   0|     16|          0|
    |layer3_out_45_V_reg_2630                                                                                   |     16|   0|     16|          0|
    |layer3_out_46_V_reg_2635                                                                                   |     16|   0|     16|          0|
    |layer3_out_47_V_reg_2640                                                                                   |     16|   0|     16|          0|
    |layer3_out_48_V_reg_2645                                                                                   |     16|   0|     16|          0|
    |layer3_out_49_V_reg_2650                                                                                   |     16|   0|     16|          0|
    |layer3_out_4_V_reg_2425                                                                                    |     16|   0|     16|          0|
    |layer3_out_50_V_reg_2655                                                                                   |     16|   0|     16|          0|
    |layer3_out_51_V_reg_2660                                                                                   |     16|   0|     16|          0|
    |layer3_out_52_V_reg_2665                                                                                   |     16|   0|     16|          0|
    |layer3_out_53_V_reg_2670                                                                                   |     16|   0|     16|          0|
    |layer3_out_54_V_reg_2675                                                                                   |     16|   0|     16|          0|
    |layer3_out_55_V_reg_2680                                                                                   |     16|   0|     16|          0|
    |layer3_out_56_V_reg_2685                                                                                   |     16|   0|     16|          0|
    |layer3_out_57_V_reg_2690                                                                                   |     16|   0|     16|          0|
    |layer3_out_58_V_reg_2695                                                                                   |     16|   0|     16|          0|
    |layer3_out_59_V_reg_2700                                                                                   |     16|   0|     16|          0|
    |layer3_out_5_V_reg_2430                                                                                    |     16|   0|     16|          0|
    |layer3_out_60_V_reg_2705                                                                                   |     16|   0|     16|          0|
    |layer3_out_61_V_reg_2710                                                                                   |     16|   0|     16|          0|
    |layer3_out_62_V_reg_2715                                                                                   |     16|   0|     16|          0|
    |layer3_out_63_V_reg_2720                                                                                   |     16|   0|     16|          0|
    |layer3_out_64_V_reg_2725                                                                                   |     16|   0|     16|          0|
    |layer3_out_65_V_reg_2730                                                                                   |     16|   0|     16|          0|
    |layer3_out_66_V_reg_2735                                                                                   |     16|   0|     16|          0|
    |layer3_out_67_V_reg_2740                                                                                   |     16|   0|     16|          0|
    |layer3_out_68_V_reg_2745                                                                                   |     16|   0|     16|          0|
    |layer3_out_69_V_reg_2750                                                                                   |     16|   0|     16|          0|
    |layer3_out_6_V_reg_2435                                                                                    |     16|   0|     16|          0|
    |layer3_out_70_V_reg_2755                                                                                   |     16|   0|     16|          0|
    |layer3_out_71_V_reg_2760                                                                                   |     16|   0|     16|          0|
    |layer3_out_72_V_reg_2765                                                                                   |     16|   0|     16|          0|
    |layer3_out_73_V_reg_2770                                                                                   |     16|   0|     16|          0|
    |layer3_out_74_V_reg_2775                                                                                   |     16|   0|     16|          0|
    |layer3_out_75_V_reg_2780                                                                                   |     16|   0|     16|          0|
    |layer3_out_76_V_reg_2785                                                                                   |     16|   0|     16|          0|
    |layer3_out_77_V_reg_2790                                                                                   |     16|   0|     16|          0|
    |layer3_out_78_V_reg_2795                                                                                   |     16|   0|     16|          0|
    |layer3_out_79_V_reg_2800                                                                                   |     16|   0|     16|          0|
    |layer3_out_7_V_reg_2440                                                                                    |     16|   0|     16|          0|
    |layer3_out_80_V_reg_2805                                                                                   |     16|   0|     16|          0|
    |layer3_out_81_V_reg_2810                                                                                   |     16|   0|     16|          0|
    |layer3_out_82_V_reg_2815                                                                                   |     16|   0|     16|          0|
    |layer3_out_83_V_reg_2820                                                                                   |     16|   0|     16|          0|
    |layer3_out_84_V_reg_2825                                                                                   |     16|   0|     16|          0|
    |layer3_out_85_V_reg_2830                                                                                   |     16|   0|     16|          0|
    |layer3_out_86_V_reg_2835                                                                                   |     16|   0|     16|          0|
    |layer3_out_87_V_reg_2840                                                                                   |     16|   0|     16|          0|
    |layer3_out_88_V_reg_2845                                                                                   |     16|   0|     16|          0|
    |layer3_out_89_V_reg_2850                                                                                   |     16|   0|     16|          0|
    |layer3_out_8_V_reg_2445                                                                                    |     16|   0|     16|          0|
    |layer3_out_90_V_reg_2855                                                                                   |     16|   0|     16|          0|
    |layer3_out_91_V_reg_2860                                                                                   |     16|   0|     16|          0|
    |layer3_out_92_V_reg_2865                                                                                   |     16|   0|     16|          0|
    |layer3_out_93_V_reg_2870                                                                                   |     16|   0|     16|          0|
    |layer3_out_94_V_reg_2875                                                                                   |     16|   0|     16|          0|
    |layer3_out_95_V_reg_2880                                                                                   |     16|   0|     16|          0|
    |layer3_out_96_V_reg_2885                                                                                   |     16|   0|     16|          0|
    |layer3_out_97_V_reg_2890                                                                                   |     16|   0|     16|          0|
    |layer3_out_98_V_reg_2895                                                                                   |     16|   0|     16|          0|
    |layer3_out_99_V_reg_2900                                                                                   |     16|   0|     16|          0|
    |layer3_out_9_V_reg_2450                                                                                    |     16|   0|     16|          0|
    |layer5_out_0_V_reg_2905                                                                                    |     16|   0|     16|          0|
    |layer5_out_10_V_reg_2955                                                                                   |     16|   0|     16|          0|
    |layer5_out_11_V_reg_2960                                                                                   |     16|   0|     16|          0|
    |layer5_out_12_V_reg_2965                                                                                   |     16|   0|     16|          0|
    |layer5_out_13_V_reg_2970                                                                                   |     16|   0|     16|          0|
    |layer5_out_14_V_reg_2975                                                                                   |     16|   0|     16|          0|
    |layer5_out_15_V_reg_2980                                                                                   |     16|   0|     16|          0|
    |layer5_out_16_V_reg_2985                                                                                   |     16|   0|     16|          0|
    |layer5_out_17_V_reg_2990                                                                                   |     16|   0|     16|          0|
    |layer5_out_18_V_reg_2995                                                                                   |     16|   0|     16|          0|
    |layer5_out_19_V_reg_3000                                                                                   |     16|   0|     16|          0|
    |layer5_out_1_V_reg_2910                                                                                    |     16|   0|     16|          0|
    |layer5_out_20_V_reg_3005                                                                                   |     16|   0|     16|          0|
    |layer5_out_21_V_reg_3010                                                                                   |     16|   0|     16|          0|
    |layer5_out_22_V_reg_3015                                                                                   |     16|   0|     16|          0|
    |layer5_out_23_V_reg_3020                                                                                   |     16|   0|     16|          0|
    |layer5_out_24_V_reg_3025                                                                                   |     16|   0|     16|          0|
    |layer5_out_25_V_reg_3030                                                                                   |     16|   0|     16|          0|
    |layer5_out_26_V_reg_3035                                                                                   |     16|   0|     16|          0|
    |layer5_out_27_V_reg_3040                                                                                   |     16|   0|     16|          0|
    |layer5_out_28_V_reg_3045                                                                                   |     16|   0|     16|          0|
    |layer5_out_29_V_reg_3050                                                                                   |     16|   0|     16|          0|
    |layer5_out_2_V_reg_2915                                                                                    |     16|   0|     16|          0|
    |layer5_out_30_V_reg_3055                                                                                   |     16|   0|     16|          0|
    |layer5_out_31_V_reg_3060                                                                                   |     16|   0|     16|          0|
    |layer5_out_32_V_reg_3065                                                                                   |     16|   0|     16|          0|
    |layer5_out_33_V_reg_3070                                                                                   |     16|   0|     16|          0|
    |layer5_out_34_V_reg_3075                                                                                   |     16|   0|     16|          0|
    |layer5_out_35_V_reg_3080                                                                                   |     16|   0|     16|          0|
    |layer5_out_36_V_reg_3085                                                                                   |     16|   0|     16|          0|
    |layer5_out_37_V_reg_3090                                                                                   |     16|   0|     16|          0|
    |layer5_out_38_V_reg_3095                                                                                   |     16|   0|     16|          0|
    |layer5_out_39_V_reg_3100                                                                                   |     16|   0|     16|          0|
    |layer5_out_3_V_reg_2920                                                                                    |     16|   0|     16|          0|
    |layer5_out_40_V_reg_3105                                                                                   |     16|   0|     16|          0|
    |layer5_out_41_V_reg_3110                                                                                   |     16|   0|     16|          0|
    |layer5_out_42_V_reg_3115                                                                                   |     16|   0|     16|          0|
    |layer5_out_43_V_reg_3120                                                                                   |     16|   0|     16|          0|
    |layer5_out_44_V_reg_3125                                                                                   |     16|   0|     16|          0|
    |layer5_out_45_V_reg_3130                                                                                   |     16|   0|     16|          0|
    |layer5_out_46_V_reg_3135                                                                                   |     16|   0|     16|          0|
    |layer5_out_47_V_reg_3140                                                                                   |     16|   0|     16|          0|
    |layer5_out_48_V_reg_3145                                                                                   |     16|   0|     16|          0|
    |layer5_out_49_V_reg_3150                                                                                   |     16|   0|     16|          0|
    |layer5_out_4_V_reg_2925                                                                                    |     16|   0|     16|          0|
    |layer5_out_5_V_reg_2930                                                                                    |     16|   0|     16|          0|
    |layer5_out_6_V_reg_2935                                                                                    |     16|   0|     16|          0|
    |layer5_out_7_V_reg_2940                                                                                    |     16|   0|     16|          0|
    |layer5_out_8_V_reg_2945                                                                                    |     16|   0|     16|          0|
    |layer5_out_9_V_reg_2950                                                                                    |     16|   0|     16|          0|
    |layer7_out_0_V_reg_3155                                                                                    |     16|   0|     16|          0|
    |layer7_out_10_V_reg_3205                                                                                   |     16|   0|     16|          0|
    |layer7_out_11_V_reg_3210                                                                                   |     16|   0|     16|          0|
    |layer7_out_12_V_reg_3215                                                                                   |     16|   0|     16|          0|
    |layer7_out_13_V_reg_3220                                                                                   |     16|   0|     16|          0|
    |layer7_out_14_V_reg_3225                                                                                   |     16|   0|     16|          0|
    |layer7_out_15_V_reg_3230                                                                                   |     16|   0|     16|          0|
    |layer7_out_16_V_reg_3235                                                                                   |     16|   0|     16|          0|
    |layer7_out_17_V_reg_3240                                                                                   |     16|   0|     16|          0|
    |layer7_out_18_V_reg_3245                                                                                   |     16|   0|     16|          0|
    |layer7_out_19_V_reg_3250                                                                                   |     16|   0|     16|          0|
    |layer7_out_1_V_reg_3160                                                                                    |     16|   0|     16|          0|
    |layer7_out_20_V_reg_3255                                                                                   |     16|   0|     16|          0|
    |layer7_out_21_V_reg_3260                                                                                   |     16|   0|     16|          0|
    |layer7_out_22_V_reg_3265                                                                                   |     16|   0|     16|          0|
    |layer7_out_23_V_reg_3270                                                                                   |     16|   0|     16|          0|
    |layer7_out_24_V_reg_3275                                                                                   |     16|   0|     16|          0|
    |layer7_out_2_V_reg_3165                                                                                    |     16|   0|     16|          0|
    |layer7_out_3_V_reg_3170                                                                                    |     16|   0|     16|          0|
    |layer7_out_4_V_reg_3175                                                                                    |     16|   0|     16|          0|
    |layer7_out_5_V_reg_3180                                                                                    |     16|   0|     16|          0|
    |layer7_out_6_V_reg_3185                                                                                    |     16|   0|     16|          0|
    |layer7_out_7_V_reg_3190                                                                                    |     16|   0|     16|          0|
    |layer7_out_8_V_reg_3195                                                                                    |     16|   0|     16|          0|
    |layer7_out_9_V_reg_3200                                                                                    |     16|   0|     16|          0|
    +-----------------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |Total                                                                                                      |  15367|   0|  15367|          0|
    +-----------------------------------------------------------------------------------------------------------+-------+----+-------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-------+------------+----------------+--------------+
|       RTL Ports       | Dir |  Bits |  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-------+------------+----------------+--------------+
|ap_clk                 |  in |      1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |      1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |      1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |      1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |      1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |      1| ap_ctrl_hs |    myproject   | return value |
|dense_input_V          |  in |  12544|   ap_vld   |  dense_input_V |    pointer   |
|dense_input_V_ap_vld   |  in |      1|   ap_vld   |  dense_input_V |    pointer   |
|layer9_out_0_V         | out |     16|   ap_vld   | layer9_out_0_V |    pointer   |
|layer9_out_0_V_ap_vld  | out |      1|   ap_vld   | layer9_out_0_V |    pointer   |
|layer9_out_1_V         | out |     16|   ap_vld   | layer9_out_1_V |    pointer   |
|layer9_out_1_V_ap_vld  | out |      1|   ap_vld   | layer9_out_1_V |    pointer   |
|layer9_out_2_V         | out |     16|   ap_vld   | layer9_out_2_V |    pointer   |
|layer9_out_2_V_ap_vld  | out |      1|   ap_vld   | layer9_out_2_V |    pointer   |
|layer9_out_3_V         | out |     16|   ap_vld   | layer9_out_3_V |    pointer   |
|layer9_out_3_V_ap_vld  | out |      1|   ap_vld   | layer9_out_3_V |    pointer   |
|layer9_out_4_V         | out |     16|   ap_vld   | layer9_out_4_V |    pointer   |
|layer9_out_4_V_ap_vld  | out |      1|   ap_vld   | layer9_out_4_V |    pointer   |
|layer9_out_5_V         | out |     16|   ap_vld   | layer9_out_5_V |    pointer   |
|layer9_out_5_V_ap_vld  | out |      1|   ap_vld   | layer9_out_5_V |    pointer   |
|layer9_out_6_V         | out |     16|   ap_vld   | layer9_out_6_V |    pointer   |
|layer9_out_6_V_ap_vld  | out |      1|   ap_vld   | layer9_out_6_V |    pointer   |
|layer9_out_7_V         | out |     16|   ap_vld   | layer9_out_7_V |    pointer   |
|layer9_out_7_V_ap_vld  | out |      1|   ap_vld   | layer9_out_7_V |    pointer   |
|layer9_out_8_V         | out |     16|   ap_vld   | layer9_out_8_V |    pointer   |
|layer9_out_8_V_ap_vld  | out |      1|   ap_vld   | layer9_out_8_V |    pointer   |
|layer9_out_9_V         | out |     16|   ap_vld   | layer9_out_9_V |    pointer   |
|layer9_out_9_V_ap_vld  | out |      1|   ap_vld   | layer9_out_9_V |    pointer   |
+-----------------------+-----+-------+------------+----------------+--------------+

