Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/ --output-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/ --report-file=bsf:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C120F780C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/ --output-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.sopcinfo --report-file=html:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.html --report-file=qip:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.qip --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C120F780C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 20 connections
Info: merlin_domain_transform: After transform: 14 modules, 54 connections
Info: merlin_router_transform: After transform: 18 modules, 66 connections
Info: reset_adaptation_transform: After transform: 19 modules, 68 connections
Info: merlin_network_to_switch_transform: After transform: 26 modules, 84 connections
Info: merlin_interrupt_mapper_transform: After transform: 27 modules, 87 connections
Info: Starting classic module elaboration.
"c:/altera/12.0sp2/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp2/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0001_sopclgen  --no_splash --refresh C:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp2/quartus" --sopc_perl="c:/altera/12.0sp2/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp2/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp2/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.0sp2/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.0sp2/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp2/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0001_sopclgen  --generate C:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp2/quartus" --sopc_perl="c:/altera/12.0sp2/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp2/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp2/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2012.11.16 08:11:58 (*) Success: sopc_builder finished.
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.0sp2/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.0sp2/quartus/sopc_builder/bin/europa -I C:/altera/12.0sp2/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.0sp2/quartus/sopc_builder/bin -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0002_cpu_gen/ --quartus_dir=C:/altera/12.0sp2/quartus --verilog --config=C:/Users/Will/AppData/Local/Temp/alt5660_5796577883831456620.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2012.11.16 08:12:00 (*) Starting Nios II generation
Info: cpu: # 2012.11.16 08:12:00 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2012.11.16 08:12:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2012.11.16 08:12:00 (*)   Creating all objects for CPU
Info: cpu: # 2012.11.16 08:12:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2012.11.16 08:12:03 (*)   Creating plain-text RTL
Info: cpu: # 2012.11.16 08:12:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: cpu_data_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: onchip_mem_s1_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "onchip_mem_s1_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_mem_s1_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "onchip_mem_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system: Done first_nios2_system" with 15 modules, 44 files, 844618 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
