

================================================================
== Vitis HLS Report for 'Block_entry_proc_3'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.510 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  24.000 ns|  24.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    296|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     29|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     130|    368|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_31s_31s_32_1_1_U47  |mul_31s_31s_32_1_1  |        0|   3|  0|  23|    0|
    |mul_32s_32s_32_1_1_U48  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   6|  0|  43|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln88_1_fu_66_p2    |         -|   0|  0|  38|           1|          31|
    |sub_ln88_fu_50_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln89_1_fu_114_p2   |         -|   0|  0|  38|           1|          31|
    |sub_ln89_fu_98_p2      |         -|   0|  0|  39|           1|          32|
    |icmp_ln83_fu_146_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln91_fu_151_p2    |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln88_fu_82_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln89_fu_130_p3  |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 296|          71|         191|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    2|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |mul10_out_0_reg_194  |  32|   0|   32|          0|
    |mul_out_0_reg_178    |  32|   0|   32|          0|
    |select_ln88_reg_184  |  31|   0|   31|          0|
    |select_ln89_reg_189  |  31|   0|   31|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 130|   0|  130|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_3  |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|img_height   |   in|   32|     ap_none|          img_height|        scalar|
|img_width    |   in|   32|     ap_none|           img_width|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 4 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height"   --->   Operation 5 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (8.51ns)   --->   "%mul_out_0 = mul i32 %img_width_read, i32 %img_height_read"   --->   Operation 6 'mul' 'mul_out_0' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_height_read, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%sub_ln88 = sub i32 0, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 8 'sub' 'sub_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln88_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln88, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 9 'partselect' 'lshr_ln88_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.52ns)   --->   "%sub_ln88_1 = sub i31 0, i31 %lshr_ln88_1" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 10 'sub' 'sub_ln88_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln88_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_height_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 11 'partselect' 'lshr_ln88_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%select_ln88 = select i1 %tmp, i31 %sub_ln88_1, i31 %lshr_ln88_2" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 12 'select' 'select_ln88' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 13 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%sub_ln89 = sub i32 0, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 14 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln89_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln89, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 15 'partselect' 'lshr_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.52ns)   --->   "%sub_ln89_1 = sub i31 0, i31 %lshr_ln89_1" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 16 'sub' 'sub_ln89_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln89_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_width_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 17 'partselect' 'lshr_ln89_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%select_ln89 = select i1 %tmp_6, i31 %sub_ln89_1, i31 %lshr_ln89_2" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 18 'select' 'select_ln89' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.24>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i31 %select_ln88" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 19 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln89_cast = sext i31 %select_ln89" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 20 'sext' 'select_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (8.24ns)   --->   "%mul10_out_0 = mul i32 %select_ln89_cast, i32 %sext_ln89" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 21 'mul' 'mul10_out_0' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln83 = icmp_sgt  i32 %mul_out_0, i32 0" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 22 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln91 = icmp_sgt  i32 %mul10_out_0, i32 0" [HLSEindoefening/hls_process_images.c:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%mrv = insertvalue i66 <undef>, i32 %mul_out_0"   --->   Operation 24 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i66 %mrv, i1 %icmp_ln83" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 25 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i66 %mrv_1, i32 %mul10_out_0" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 26 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i66 %mrv_2, i1 %icmp_ln91" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 27 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln83 = ret i66 %mrv_3" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 28 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_width_read   (read       ) [ 0000]
img_height_read  (read       ) [ 0000]
mul_out_0        (mul        ) [ 0011]
tmp              (bitselect  ) [ 0000]
sub_ln88         (sub        ) [ 0000]
lshr_ln88_1      (partselect ) [ 0000]
sub_ln88_1       (sub        ) [ 0000]
lshr_ln88_2      (partselect ) [ 0000]
select_ln88      (select     ) [ 0010]
tmp_6            (bitselect  ) [ 0000]
sub_ln89         (sub        ) [ 0000]
lshr_ln89_1      (partselect ) [ 0000]
sub_ln89_1       (sub        ) [ 0000]
lshr_ln89_2      (partselect ) [ 0000]
select_ln89      (select     ) [ 0010]
sext_ln89        (sext       ) [ 0000]
select_ln89_cast (sext       ) [ 0000]
mul10_out_0      (mul        ) [ 0001]
icmp_ln83        (icmp       ) [ 0000]
icmp_ln91        (icmp       ) [ 0000]
mrv              (insertvalue) [ 0000]
mrv_1            (insertvalue) [ 0000]
mrv_2            (insertvalue) [ 0000]
mrv_3            (insertvalue) [ 0000]
ret_ln83         (ret        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="img_width_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="img_height_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="mul10_out_0_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="31" slack="0"/>
<pin id="34" dir="0" index="1" bw="31" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul10_out_0/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="mul_out_0_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_out_0/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_ln88_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln88/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="lshr_ln88_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="31" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="0" index="3" bw="6" slack="0"/>
<pin id="61" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln88_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sub_ln88_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="31" slack="0"/>
<pin id="69" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln88_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="lshr_ln88_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln88_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="select_ln88_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="31" slack="0"/>
<pin id="86" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub_ln89_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="lshr_ln89_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln89_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub_ln89_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lshr_ln89_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln89_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln89_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="0" index="2" bw="31" slack="0"/>
<pin id="134" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln89_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln89_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln89_cast/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln83_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln91_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mrv_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="66" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2"/>
<pin id="159" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mrv_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="66" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mrv_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="66" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="66" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="66" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="mul_out_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_out_0 "/>
</bind>
</comp>

<comp id="184" class="1005" name="select_ln88_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="1"/>
<pin id="186" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="189" class="1005" name="select_ln89_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="1"/>
<pin id="191" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="194" class="1005" name="mul10_out_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_out_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="40"><net_src comp="20" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="26" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="26" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="56" pin="4"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="42" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="66" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="104" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="90" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="114" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="120" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="32" pin=1"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="32" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="146" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="151" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="36" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="187"><net_src comp="82" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="192"><net_src comp="130" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="197"><net_src comp="32" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry_proc.3 : img_height | {1 }
	Port: Block_entry_proc.3 : img_width | {1 }
  - Chain level:
	State 1
		lshr_ln88_1 : 1
		sub_ln88_1 : 2
		select_ln88 : 3
		lshr_ln89_1 : 1
		sub_ln89_1 : 2
		select_ln89 : 3
	State 2
		mul10_out_0 : 1
	State 3
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		ret_ln83 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       sub_ln88_fu_50       |    0    |    0    |    39   |
|    sub   |      sub_ln88_1_fu_66      |    0    |    0    |    38   |
|          |       sub_ln89_fu_98       |    0    |    0    |    39   |
|          |      sub_ln89_1_fu_114     |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln83_fu_146      |    0    |    0    |    39   |
|          |      icmp_ln91_fu_151      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|  select  |      select_ln88_fu_82     |    0    |    0    |    31   |
|          |     select_ln89_fu_130     |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|    mul   |      mul10_out_0_fu_32     |    3    |    0    |    23   |
|          |       mul_out_0_fu_36      |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   read   |  img_width_read_read_fu_20 |    0    |    0    |    0    |
|          | img_height_read_read_fu_26 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_42         |    0    |    0    |    0    |
|          |         tmp_6_fu_90        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      lshr_ln88_1_fu_56     |    0    |    0    |    0    |
|partselect|      lshr_ln88_2_fu_72     |    0    |    0    |    0    |
|          |     lshr_ln89_1_fu_104     |    0    |    0    |    0    |
|          |     lshr_ln89_2_fu_120     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln89_fu_138      |    0    |    0    |    0    |
|          |   select_ln89_cast_fu_142  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mrv_fu_156         |    0    |    0    |    0    |
|insertvalue|        mrv_1_fu_161        |    0    |    0    |    0    |
|          |        mrv_2_fu_167        |    0    |    0    |    0    |
|          |        mrv_3_fu_172        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |    0    |   337   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|mul10_out_0_reg_194|   32   |
| mul_out_0_reg_178 |   32   |
|select_ln88_reg_184|   31   |
|select_ln89_reg_189|   31   |
+-------------------+--------+
|       Total       |   126  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   337  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   126  |   337  |
+-----------+--------+--------+--------+
