'\" t
.nh
.TH "X86-VEXPANDPS" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
VEXPANDPS - LOAD SPARSE PACKED SINGLE PRECISION FLOATING-POINT VALUES FROM DENSE MEMORY
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 Bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
T{
EVEX.128.66.0F38.W0 88 /r VEXPANDPS xmm1 {k1}{z}, xmm2/m128
T}	A	V/V	AVX512VL AVX512F	T{
Expand packed single precision floating-point values from xmm2/m128 to xmm1 using writemask k1.
T}
T{
EVEX.256.66.0F38.W0 88 /r VEXPANDPS ymm1 {k1}{z}, ymm2/m256
T}	A	V/V	AVX512VL AVX512F	T{
Expand packed single precision floating-point values from ymm2/m256 to ymm1 using writemask k1.
T}
T{
EVEX.512.66.0F38.W0 88 /r VEXPANDPS zmm1 {k1}{z}, zmm2/m512
T}	A	V/V	AVX512F	T{
Expand packed single precision floating-point values from zmm2/m512 to zmm1 using writemask k1.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="vexpandps.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple Type\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	Tuple1 Scalar	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A
.TE

.SS DESCRIPTION
Expand (load) up to 16/8/4, contiguous, single precision floating-point
values of the input vector in the source operand (the second operand) to
sparse elements of the destination operand (the first operand) selected
by the writemask k1.

.PP
The destination operand is a ZMM/YMM/XMM register, the source operand
can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

.PP
The input vector starts from the lowest element in the source operand.
The writemask k1 selects the destination elements (a partial vector or
sparse elements if less than 16 elements) to be replaced by the
ascending elements in the input vector. Destination elements not
selected by the writemask k1 are either unmodified or zeroed, depending
on EVEX.z.

.PP
EVEX.vvvv is reserved and must be 1111b otherwise instructions will
#UD.

.PP
Note that the compressed displacement assumes a pre-scaling (N)
corresponding to the size of one single element instead of the size of
the full vector.

.SS OPERATION
.SS VEXPANDPS (EVEX ENCODED VERSIONS)  href="vexpandps.html#vexpandps--evex-encoded-versions-"
class="anchor">¶

.EX
(KL, VL) = (4, 128), (8, 256), (16, 512)
k := 0
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j] OR *no writemask*
        THEN
            DEST[i+31:i] := SRC[k+31:k];
            k := k + 32
        ELSE
            IF *merging-masking*
                        ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
                ELSE
                        ; zeroing-masking
                    DEST[i+31:i] := 0
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0
.EE

.SS INTEL C/C++ COMPILER INTRINSIC EQUIVALENT  href="vexpandps.html#intel-c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
VEXPANDPS __m512 _mm512_mask_expand_ps( __m512 s, __mmask16 k, __m512 a);

VEXPANDPS __m512 _mm512_maskz_expand_ps( __mmask16 k, __m512 a);

VEXPANDPS __m512 _mm512_mask_expandloadu_ps( __m512 s, __mmask16 k, void * a);

VEXPANDPS __m512 _mm512_maskz_expandloadu_ps( __mmask16 k, void * a);

VEXPANDPD __m256 _mm256_mask_expand_ps( __m256 s, __mmask8 k, __m256 a);

VEXPANDPD __m256 _mm256_maskz_expand_ps( __mmask8 k, __m256 a);

VEXPANDPD __m256 _mm256_mask_expandloadu_ps( __m256 s, __mmask8 k, void * a);

VEXPANDPD __m256 _mm256_maskz_expandloadu_ps( __mmask8 k, void * a);

VEXPANDPD __m128 _mm_mask_expand_ps( __m128 s, __mmask8 k, __m128 a);

VEXPANDPD __m128 _mm_maskz_expand_ps( __mmask8 k, __m128 a);

VEXPANDPD __m128 _mm_mask_expandloadu_ps( __m128 s, __mmask8 k, void * a);

VEXPANDPD __m128 _mm_maskz_expandloadu_ps( __mmask8 k, void * a);
.EE

.SS SIMD FLOATING-POINT EXCEPTIONS  href="vexpandps.html#simd-floating-point-exceptions"
class="anchor">¶

.PP
None.

.SS OTHER EXCEPTIONS
See Exceptions Type E4.nb in Table
2-49, “Type E4 Class Exception Conditions.”

.PP
Additionally:

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If EVEX.vvvv != 1111B.
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
