

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_67_3'
================================================================
* Date:           Fri Mar 21 12:04:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_3  |       14|       14|         6|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2199|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    126|    -|
|Register         |        -|    -|     852|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     852|   2389|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+------+------------+------------+
    |    Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+------+------------+------------+
    |i_37_fu_276_p2       |         +|   0|  0|    12|           4|           1|
    |ap_condition_403     |       and|   0|  0|     2|           1|           1|
    |icmp_ln67_fu_270_p2  |      icmp|   0|  0|    12|           4|           4|
    |lshr_ln69_fu_299_p2  |      lshr|   0|  0|  2171|         640|         640|
    |ap_enable_pp0        |       xor|   0|  0|     2|           1|           2|
    +---------------------+----------+----+---+------+------------+------------+
    |Total                |          |   0|  0|  2199|         650|         648|
    +---------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |final_error_0_10_fu_78   |   9|          2|   64|        128|
    |final_error_0_11_fu_82   |   9|          2|   64|        128|
    |final_error_0_12_fu_86   |   9|          2|   64|        128|
    |final_error_0_13_fu_90   |   9|          2|   64|        128|
    |final_error_0_14_fu_94   |   9|          2|   64|        128|
    |final_error_0_15_fu_98   |   9|          2|   64|        128|
    |final_error_0_16_fu_102  |   9|          2|   64|        128|
    |final_error_0_17_fu_106  |   9|          2|   64|        128|
    |final_error_0_18_fu_110  |   9|          2|   64|        128|
    |final_error_0_19_fu_114  |   9|          2|   64|        128|
    |i_42_fu_74               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  650|       1300|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |final_error_0_10_fu_78            |  64|   0|   64|          0|
    |final_error_0_11_fu_82            |  64|   0|   64|          0|
    |final_error_0_12_fu_86            |  64|   0|   64|          0|
    |final_error_0_13_fu_90            |  64|   0|   64|          0|
    |final_error_0_14_fu_94            |  64|   0|   64|          0|
    |final_error_0_15_fu_98            |  64|   0|   64|          0|
    |final_error_0_16_fu_102           |  64|   0|   64|          0|
    |final_error_0_17_fu_106           |  64|   0|   64|          0|
    |final_error_0_18_fu_110           |  64|   0|   64|          0|
    |final_error_0_19_fu_114           |  64|   0|   64|          0|
    |i_42_fu_74                        |   4|   0|    4|          0|
    |i_reg_485                         |   4|   0|    4|          0|
    |icmp_ln67_reg_489                 |   1|   0|    1|          0|
    |trunc_ln69_reg_498                |  64|   0|   64|          0|
    |i_reg_485                         |  64|  32|    4|          0|
    |icmp_ln67_reg_489                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 852|  64|  729|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_din0           |  out|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_din1           |  out|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_opcode         |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_dout0          |   in|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_ce             |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|result_l3_0_address0         |  out|    4|   ap_memory|                           result_l3_0|         array|
|result_l3_0_ce0              |  out|    1|   ap_memory|                           result_l3_0|         array|
|result_l3_0_q0               |   in|   64|   ap_memory|                           result_l3_0|         array|
|y_true_load                  |   in|  640|     ap_none|                           y_true_load|        scalar|
|final_error_0_19_out         |  out|   64|      ap_vld|                  final_error_0_19_out|       pointer|
|final_error_0_19_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_19_out|       pointer|
|final_error_0_18_out         |  out|   64|      ap_vld|                  final_error_0_18_out|       pointer|
|final_error_0_18_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_18_out|       pointer|
|final_error_0_17_out         |  out|   64|      ap_vld|                  final_error_0_17_out|       pointer|
|final_error_0_17_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_17_out|       pointer|
|final_error_0_16_out         |  out|   64|      ap_vld|                  final_error_0_16_out|       pointer|
|final_error_0_16_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_16_out|       pointer|
|final_error_0_15_out         |  out|   64|      ap_vld|                  final_error_0_15_out|       pointer|
|final_error_0_15_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_15_out|       pointer|
|final_error_0_14_out         |  out|   64|      ap_vld|                  final_error_0_14_out|       pointer|
|final_error_0_14_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_14_out|       pointer|
|final_error_0_13_out         |  out|   64|      ap_vld|                  final_error_0_13_out|       pointer|
|final_error_0_13_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_13_out|       pointer|
|final_error_0_12_out         |  out|   64|      ap_vld|                  final_error_0_12_out|       pointer|
|final_error_0_12_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_12_out|       pointer|
|final_error_0_11_out         |  out|   64|      ap_vld|                  final_error_0_11_out|       pointer|
|final_error_0_11_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_11_out|       pointer|
|final_error_0_10_out         |  out|   64|      ap_vld|                  final_error_0_10_out|       pointer|
|final_error_0_10_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_10_out|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_42 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 9 'alloca' 'i_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%final_error_0_10 = alloca i32 1"   --->   Operation 10 'alloca' 'final_error_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%final_error_0_11 = alloca i32 1"   --->   Operation 11 'alloca' 'final_error_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%final_error_0_12 = alloca i32 1"   --->   Operation 12 'alloca' 'final_error_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%final_error_0_13 = alloca i32 1"   --->   Operation 13 'alloca' 'final_error_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%final_error_0_14 = alloca i32 1"   --->   Operation 14 'alloca' 'final_error_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%final_error_0_15 = alloca i32 1"   --->   Operation 15 'alloca' 'final_error_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%final_error_0_16 = alloca i32 1"   --->   Operation 16 'alloca' 'final_error_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%final_error_0_17 = alloca i32 1"   --->   Operation 17 'alloca' 'final_error_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%final_error_0_18 = alloca i32 1"   --->   Operation 18 'alloca' 'final_error_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%final_error_0_19 = alloca i32 1"   --->   Operation 19 'alloca' 'final_error_0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_true_load_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %y_true_load"   --->   Operation 20 'read' 'y_true_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_18"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_17"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_16"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_15"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_14"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_13"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_12"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_11"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_10"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_42" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 31 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_68_4"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i4 %i_42" [../accelerator.cpp:67]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln67 = icmp_eq  i4 %i, i4 10" [../accelerator.cpp:67]   --->   Operation 34 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%i_37 = add i4 %i, i4 1" [../accelerator.cpp:67]   --->   Operation 35 'add' 'i_37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %VITIS_LOOP_68_4.split, void %for.inc66.exitStub" [../accelerator.cpp:67]   --->   Operation 36 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %i" [../accelerator.cpp:67]   --->   Operation 37 'zext' 'zext_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%result_l3_0_addr = getelementptr i64 %result_l3_0, i64 0, i64 %zext_ln67" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../accelerator.cpp:69]   --->   Operation 39 'getelementptr' 'result_l3_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%result_l3_0_load = load i4 %result_l3_0_addr" [../accelerator.cpp:69]   --->   Operation 40 'load' 'result_l3_0_load' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %shl_ln" [../accelerator.cpp:69]   --->   Operation 41 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%lshr_ln69 = lshr i640 %y_true_load_read, i640 %zext_ln69" [../accelerator.cpp:69]   --->   Operation 42 'lshr' 'lshr_ln69' <Predicate = (!icmp_ln67)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i640 %lshr_ln69" [../accelerator.cpp:69]   --->   Operation 43 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.04ns)   --->   "%switch_ln69 = switch i4 %i, void %arrayidx.i.i29209.case.9, i4 0, void %VITIS_LOOP_68_4.split.arrayidx.i.i29209.exit_crit_edge, i4 1, void %VITIS_LOOP_68_4.split.arrayidx.i.i29209.exit_crit_edge3, i4 2, void %arrayidx.i.i29209.case.2, i4 3, void %arrayidx.i.i29209.case.3, i4 4, void %arrayidx.i.i29209.case.4, i4 5, void %arrayidx.i.i29209.case.5, i4 6, void %arrayidx.i.i29209.case.6, i4 7, void %arrayidx.i.i29209.case.7, i4 8, void %arrayidx.i.i29209.case.8" [../accelerator.cpp:69]   --->   Operation 44 'switch' 'switch_ln69' <Predicate = (!icmp_ln67)> <Delay = 1.04>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %i_37, i4 %i_42" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 45 'store' 'store_ln55' <Predicate = (!icmp_ln67)> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln67 = br void %VITIS_LOOP_68_4" [../accelerator.cpp:67]   --->   Operation 46 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.70>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%result_l3_0_load = load i4 %result_l3_0_addr" [../accelerator.cpp:69]   --->   Operation 47 'load' 'result_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i64 %trunc_ln69" [../accelerator.cpp:69]   --->   Operation 48 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [5/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [4/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 50 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [3/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 51 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 52 [2/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 52 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%final_error_0_10_load = load i64 %final_error_0_10"   --->   Operation 77 'load' 'final_error_0_10_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%final_error_0_11_load = load i64 %final_error_0_11"   --->   Operation 78 'load' 'final_error_0_11_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%final_error_0_12_load = load i64 %final_error_0_12"   --->   Operation 79 'load' 'final_error_0_12_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%final_error_0_13_load = load i64 %final_error_0_13"   --->   Operation 80 'load' 'final_error_0_13_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%final_error_0_14_load = load i64 %final_error_0_14"   --->   Operation 81 'load' 'final_error_0_14_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%final_error_0_15_load = load i64 %final_error_0_15"   --->   Operation 82 'load' 'final_error_0_15_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%final_error_0_16_load = load i64 %final_error_0_16"   --->   Operation 83 'load' 'final_error_0_16_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%final_error_0_17_load = load i64 %final_error_0_17"   --->   Operation 84 'load' 'final_error_0_17_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%final_error_0_18_load = load i64 %final_error_0_18"   --->   Operation 85 'load' 'final_error_0_18_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%final_error_0_19_load = load i64 %final_error_0_19"   --->   Operation 86 'load' 'final_error_0_19_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_19_out, i64 %final_error_0_19_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_18_out, i64 %final_error_0_18_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_17_out, i64 %final_error_0_17_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_16_out, i64 %final_error_0_16_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_15_out, i64 %final_error_0_15_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_14_out, i64 %final_error_0_14_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_13_out, i64 %final_error_0_13_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_12_out, i64 %final_error_0_12_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_11_out, i64 %final_error_0_11_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_10_out, i64 %final_error_0_10_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.40>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:67]   --->   Operation 53 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../accelerator.cpp:67]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../accelerator.cpp:67]   --->   Operation 55 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 56 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_10" [../accelerator.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (i == 8)> <Delay = 0.48>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 58 'br' 'br_ln69' <Predicate = (i == 8)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_11" [../accelerator.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (i == 7)> <Delay = 0.48>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 60 'br' 'br_ln69' <Predicate = (i == 7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_12" [../accelerator.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (i == 6)> <Delay = 0.48>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 62 'br' 'br_ln69' <Predicate = (i == 6)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_13" [../accelerator.cpp:69]   --->   Operation 63 'store' 'store_ln69' <Predicate = (i == 5)> <Delay = 0.48>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 64 'br' 'br_ln69' <Predicate = (i == 5)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_14" [../accelerator.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = (i == 4)> <Delay = 0.48>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 66 'br' 'br_ln69' <Predicate = (i == 4)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_15" [../accelerator.cpp:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = (i == 3)> <Delay = 0.48>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 68 'br' 'br_ln69' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_16" [../accelerator.cpp:69]   --->   Operation 69 'store' 'store_ln69' <Predicate = (i == 2)> <Delay = 0.48>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_17" [../accelerator.cpp:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (i == 1)> <Delay = 0.48>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 72 'br' 'br_ln69' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_18" [../accelerator.cpp:69]   --->   Operation 73 'store' 'store_ln69' <Predicate = (i == 0)> <Delay = 0.48>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 74 'br' 'br_ln69' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_19" [../accelerator.cpp:69]   --->   Operation 75 'store' 'store_ln69' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 0.48>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 76 'br' 'br_ln69' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_l3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_true_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_error_0_19_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ final_error_0_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_42                   (alloca           ) [ 0100000]
final_error_0_10       (alloca           ) [ 0111111]
final_error_0_11       (alloca           ) [ 0111111]
final_error_0_12       (alloca           ) [ 0111111]
final_error_0_13       (alloca           ) [ 0111111]
final_error_0_14       (alloca           ) [ 0111111]
final_error_0_15       (alloca           ) [ 0111111]
final_error_0_16       (alloca           ) [ 0111111]
final_error_0_17       (alloca           ) [ 0111111]
final_error_0_18       (alloca           ) [ 0111111]
final_error_0_19       (alloca           ) [ 0111111]
y_true_load_read       (read             ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln55             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i                      (load             ) [ 0111111]
icmp_ln67              (icmp             ) [ 0111110]
i_37                   (add              ) [ 0000000]
br_ln67                (br               ) [ 0000000]
zext_ln67              (zext             ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
result_l3_0_addr       (getelementptr    ) [ 0110000]
zext_ln69              (zext             ) [ 0000000]
lshr_ln69              (lshr             ) [ 0000000]
trunc_ln69             (trunc            ) [ 0110000]
switch_ln69            (switch           ) [ 0000000]
store_ln55             (store            ) [ 0000000]
br_ln67                (br               ) [ 0000000]
result_l3_0_load       (load             ) [ 0101111]
bitcast_ln69           (bitcast          ) [ 0101111]
specpipeline_ln67      (specpipeline     ) [ 0000000]
speclooptripcount_ln67 (speclooptripcount) [ 0000000]
specloopname_ln67      (specloopname     ) [ 0000000]
sub                    (dsub             ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
final_error_0_10_load  (load             ) [ 0000000]
final_error_0_11_load  (load             ) [ 0000000]
final_error_0_12_load  (load             ) [ 0000000]
final_error_0_13_load  (load             ) [ 0000000]
final_error_0_14_load  (load             ) [ 0000000]
final_error_0_15_load  (load             ) [ 0000000]
final_error_0_16_load  (load             ) [ 0000000]
final_error_0_17_load  (load             ) [ 0000000]
final_error_0_18_load  (load             ) [ 0000000]
final_error_0_19_load  (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_l3_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_true_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_true_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="final_error_0_19_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_19_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="final_error_0_18_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_18_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="final_error_0_17_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_17_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="final_error_0_16_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_16_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="final_error_0_15_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_15_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="final_error_0_14_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_14_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="final_error_0_13_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_13_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="final_error_0_12_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_12_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="final_error_0_11_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_11_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="final_error_0_10_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0_10_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i640"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_42_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_42/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="final_error_0_10_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_10/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="final_error_0_11_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_11/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="final_error_0_12_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_12/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="final_error_0_13_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_13/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="final_error_0_14_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_14/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="final_error_0_15_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_15/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="final_error_0_16_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_16/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="final_error_0_17_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_17/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="final_error_0_18_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_18/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="final_error_0_19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_error_0_19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_true_load_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="640" slack="0"/>
<pin id="120" dir="0" index="1" bw="640" slack="0"/>
<pin id="121" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_true_load_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="64" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="result_l3_0_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_l3_0_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_l3_0_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln55_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln67_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_37_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln67_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln69_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="lshr_ln69_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="640" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln69/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln69_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="640" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln55_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln69_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln69_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="5"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln69_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="5"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln69_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="5"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln69_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="5"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln69_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="5"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln69_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="5"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln69_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="5"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln69_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="5"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln69_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="5"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln69_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="5"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="final_error_0_10_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="4"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_10_load/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="final_error_0_11_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="4"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_11_load/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="final_error_0_12_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="4"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_12_load/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="final_error_0_13_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="4"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_13_load/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="final_error_0_14_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="4"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_14_load/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="final_error_0_15_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="4"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_15_load/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="final_error_0_16_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="4"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_16_load/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="final_error_0_17_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="4"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_17_load/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="final_error_0_18_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="4"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_18_load/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="final_error_0_19_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="4"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_19_load/5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="i_42_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_42 "/>
</bind>
</comp>

<comp id="415" class="1005" name="final_error_0_10_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_10 "/>
</bind>
</comp>

<comp id="422" class="1005" name="final_error_0_11_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_11 "/>
</bind>
</comp>

<comp id="429" class="1005" name="final_error_0_12_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_12 "/>
</bind>
</comp>

<comp id="436" class="1005" name="final_error_0_13_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_13 "/>
</bind>
</comp>

<comp id="443" class="1005" name="final_error_0_14_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_14 "/>
</bind>
</comp>

<comp id="450" class="1005" name="final_error_0_15_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_15 "/>
</bind>
</comp>

<comp id="457" class="1005" name="final_error_0_16_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_16 "/>
</bind>
</comp>

<comp id="464" class="1005" name="final_error_0_17_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_17 "/>
</bind>
</comp>

<comp id="471" class="1005" name="final_error_0_18_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_18 "/>
</bind>
</comp>

<comp id="478" class="1005" name="final_error_0_19_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="final_error_0_19 "/>
</bind>
</comp>

<comp id="485" class="1005" name="i_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="5"/>
<pin id="487" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln67_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="4"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="493" class="1005" name="result_l3_0_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="1"/>
<pin id="495" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="result_l3_0_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="trunc_ln69_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="503" class="1005" name="result_l3_0_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_l3_0_load "/>
</bind>
</comp>

<comp id="508" class="1005" name="bitcast_ln69_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="267" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="267" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="118" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="276" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="322"><net_src comp="207" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="207" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="207" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="207" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="207" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="207" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="207" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="207" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="207" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="207" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="411"><net_src comp="74" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="418"><net_src comp="78" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="425"><net_src comp="82" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="432"><net_src comp="86" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="439"><net_src comp="90" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="446"><net_src comp="94" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="453"><net_src comp="98" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="460"><net_src comp="102" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="467"><net_src comp="106" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="474"><net_src comp="110" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="481"><net_src comp="114" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="488"><net_src comp="267" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="270" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="194" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="501"><net_src comp="305" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="506"><net_src comp="201" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="511"><net_src comp="314" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="207" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: final_error_0_19_out | {5 }
	Port: final_error_0_18_out | {5 }
	Port: final_error_0_17_out | {5 }
	Port: final_error_0_16_out | {5 }
	Port: final_error_0_15_out | {5 }
	Port: final_error_0_14_out | {5 }
	Port: final_error_0_13_out | {5 }
	Port: final_error_0_12_out | {5 }
	Port: final_error_0_11_out | {5 }
	Port: final_error_0_10_out | {5 }
 - Input state : 
	Port: accelerator_Pipeline_VITIS_LOOP_67_3 : result_l3_0 | {1 2 }
	Port: accelerator_Pipeline_VITIS_LOOP_67_3 : y_true_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln55 : 1
		i : 1
		icmp_ln67 : 2
		i_37 : 2
		br_ln67 : 3
		zext_ln67 : 2
		shl_ln : 2
		result_l3_0_addr : 3
		result_l3_0_load : 4
		zext_ln69 : 3
		lshr_ln69 : 4
		trunc_ln69 : 5
		switch_ln69 : 2
		store_ln55 : 3
	State 2
		sub : 1
	State 3
	State 4
	State 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln69_fu_299       |    0    |    0    |   2171  |
|----------|------------------------------|---------|---------|---------|
|   dadd   |          grp_fu_207          |    3    |   445   |   781   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln67_fu_270       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    add   |          i_37_fu_276         |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|   read   | y_true_load_read_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_124    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_131    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_138    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_145    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_152    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_159    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_166    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_173    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_180    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_187    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln67_fu_282       |    0    |    0    |    0    |
|          |       zext_ln69_fu_295       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_287        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln69_fu_305      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   445   |   2976  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln69_reg_508  |   64   |
|final_error_0_10_reg_415|   64   |
|final_error_0_11_reg_422|   64   |
|final_error_0_12_reg_429|   64   |
|final_error_0_13_reg_436|   64   |
|final_error_0_14_reg_443|   64   |
|final_error_0_15_reg_450|   64   |
|final_error_0_16_reg_457|   64   |
|final_error_0_17_reg_464|   64   |
|final_error_0_18_reg_471|   64   |
|final_error_0_19_reg_478|   64   |
|      i_42_reg_408      |    4   |
|        i_reg_485       |    4   |
|    icmp_ln67_reg_489   |    1   |
|result_l3_0_addr_reg_493|    4   |
|result_l3_0_load_reg_503|   64   |
|   trunc_ln69_reg_498   |   64   |
+------------------------+--------+
|          Total         |   845  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_201 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_207    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_207    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   264  ||  1.467  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |  2976  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   27   |
|  Register |    -   |    -   |   845  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |  1290  |  3003  |
+-----------+--------+--------+--------+--------+
