INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab6/Lab6.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab6/Lab6.srcs/sim_1/new/AU_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_Sim
