Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  1 01:07:54 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dy_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.913        0.000                      0                  195        0.164        0.000                      0                  195        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.913        0.000                      0                  189        0.164        0.000                      0                  189       19.363        0.000                       0                   127  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       37.129        0.000                      0                    6        0.580        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.601ns (24.421%)  route 8.050ns (75.579%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 38.126 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.438     7.542    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X97Y62         LUT6 (Prop_lut6_I0_O)        0.328     7.870 f  graph_inst/BALL_3_Dy[1]_i_7/O
                         net (fo=4, routed)           1.117     8.987    graph_inst/BALL_3_Dy[1]_i_7_n_0
    SLICE_X100Y61        LUT6 (Prop_lut6_I3_O)        0.124     9.111 r  graph_inst/BALL_3_Dy[1]_i_5/O
                         net (fo=1, routed)           0.450     9.561    graph_inst/BALL_3_Dy[1]_i_5_n_0
    SLICE_X101Y62        LUT6 (Prop_lut6_I3_O)        0.124     9.685 r  graph_inst/BALL_3_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     9.685    graph_inst/BALL_3_Dy[1]_i_1_n_0
    SLICE_X101Y62        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    38.126    graph_inst/CLK
    SLICE_X101Y62        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/C
                         clock pessimism              0.606    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X101Y62        FDRE (Setup_fdre_C_D)        0.029    38.598    graph_inst/BALL_3_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             29.004ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.519ns  (logic 2.601ns (24.727%)  route 7.918ns (75.273%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.124 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.511     6.123    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.124     6.247 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=5, routed)           1.080     7.327    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I0_O)        0.150     7.477 r  graph_inst/BALL_2_Dy[1]_i_7/O
                         net (fo=2, routed)           0.448     7.925    graph_inst/BALL_2_Dy[1]_i_7_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I0_O)        0.326     8.251 r  graph_inst/BALL_2_Dy[1]_i_3/O
                         net (fo=3, routed)           1.179     9.429    graph_inst/BALL_2_Dy[1]_i_3_n_0
    SLICE_X103Y66        LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  graph_inst/BALL_2_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     9.553    graph_inst/BALL_2_Dy[1]_i_1_n_0
    SLICE_X103Y66        FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.605    38.124    graph_inst/CLK
    SLICE_X103Y66        FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/C
                         clock pessimism              0.568    38.692    
                         clock uncertainty           -0.164    38.529    
    SLICE_X103Y66        FDRE (Setup_fdre_C_D)        0.029    38.558    graph_inst/BALL_2_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 29.004    

Slack (MET) :             29.026ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 2.741ns (26.071%)  route 7.773ns (73.929%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X98Y60         FDCE                                         r  graph_inst/ball3_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.448 r  graph_inst/ball3_y_reg_reg[2]/Q
                         net (fo=45, routed)          1.941     1.493    graph_inst/ball3_y_reg_reg[9]_0[0]
    SLICE_X106Y58        LUT4 (Prop_lut4_I2_O)        0.152     1.645 r  graph_inst/BALL_3_Dy[1]_i_6/O
                         net (fo=4, routed)           1.149     2.795    graph_inst/BALL_3_Dy[1]_i_6_n_0
    SLICE_X102Y56        LUT5 (Prop_lut5_I3_O)        0.358     3.153 f  graph_inst/ball23_T2_carry_i_9/O
                         net (fo=11, routed)          1.145     4.298    graph_inst/ball23_T2_carry_i_9_n_0
    SLICE_X105Y54        LUT4 (Prop_lut4_I1_O)        0.376     4.674 r  graph_inst/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     4.674    graph_inst/i__carry__0_i_1__1_n_0
    SLICE_X105Y54        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     5.030 r  graph_inst/ball13_T2_inferred__0/i__carry__0/CO[0]
                         net (fo=8, routed)           1.256     6.286    graph_inst/ball13_T217_in
    SLICE_X97Y62         LUT4 (Prop_lut4_I0_O)        0.401     6.687 r  graph_inst/ball1_vx_reg[9]_P_i_10/O
                         net (fo=1, routed)           0.451     7.138    graph_inst/ball1_vx_reg[9]_P_i_10_n_0
    SLICE_X98Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.470 r  graph_inst/ball1_vx_reg[9]_P_i_3/O
                         net (fo=2, routed)           0.607     8.077    graph_inst/ball1_vx_reg[9]_P_i_3_n_0
    SLICE_X96Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.201 r  graph_inst/BALL_1_Dy[1]_i_4/O
                         net (fo=2, routed)           0.736     8.937    graph_inst/BALL_1_Dy[1]_i_4_n_0
    SLICE_X107Y63        LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  graph_inst/ball1_vy_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.488     9.548    graph_inst/ball1_vy_reg[9]_C_i_1_n_0
    SLICE_X108Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X108Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.568    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.031    38.574    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 29.026    

Slack (MET) :             29.257ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.360ns  (logic 2.601ns (25.107%)  route 7.759ns (74.893%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.438     7.542    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X97Y62         LUT6 (Prop_lut6_I0_O)        0.328     7.870 f  graph_inst/BALL_3_Dy[1]_i_7/O
                         net (fo=4, routed)           0.748     8.618    graph_inst/BALL_3_Dy[1]_i_7_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I4_O)        0.124     8.742 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.528     9.270    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.124     9.394 r  graph_inst/BALL_3_Dy[0]_i_1/O
                         net (fo=1, routed)           0.000     9.394    graph_inst/BALL_3_Dy[0]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/C
                         clock pessimism              0.606    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.081    38.651    graph_inst/BALL_3_Dy_reg[0]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 29.257    

Slack (MET) :             29.295ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 2.601ns (25.323%)  route 7.670ns (74.677%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.438     7.542    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X97Y62         LUT6 (Prop_lut6_I0_O)        0.328     7.870 f  graph_inst/BALL_3_Dy[1]_i_7/O
                         net (fo=4, routed)           0.748     8.618    graph_inst/BALL_3_Dy[1]_i_7_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I4_O)        0.124     8.742 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.440     9.182    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X101Y61        LUT5 (Prop_lut5_I2_O)        0.124     9.306 r  graph_inst/ball3_vy_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.306    graph_inst/ball3_vy_reg[2]_i_1_n_0
    SLICE_X101Y61        FDPE                                         r  graph_inst/ball3_vy_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X101Y61        FDPE                                         r  graph_inst/ball3_vy_reg_reg[2]/C
                         clock pessimism              0.606    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X101Y61        FDPE (Setup_fdpe_C_D)        0.031    38.601    graph_inst/ball3_vy_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                 29.295    

Slack (MET) :             29.402ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 2.601ns (25.595%)  route 7.561ns (74.405%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.438     7.542    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X97Y62         LUT6 (Prop_lut6_I0_O)        0.328     7.870 f  graph_inst/BALL_3_Dy[1]_i_7/O
                         net (fo=4, routed)           0.748     8.618    graph_inst/BALL_3_Dy[1]_i_7_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I4_O)        0.124     8.742 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.331     9.073    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X101Y61        LUT5 (Prop_lut5_I3_O)        0.124     9.197 r  graph_inst/ball3_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.197    graph_inst/ball3_vx_reg[9]_i_1_n_0
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/C
                         clock pessimism              0.606    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X101Y61        FDCE (Setup_fdce_C_D)        0.029    38.599    graph_inst/ball3_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 29.402    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.159ns  (logic 2.601ns (25.602%)  route 7.558ns (74.398%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.438     7.542    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X97Y62         LUT6 (Prop_lut6_I0_O)        0.328     7.870 f  graph_inst/BALL_3_Dy[1]_i_7/O
                         net (fo=4, routed)           0.748     8.618    graph_inst/BALL_3_Dy[1]_i_7_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I4_O)        0.124     8.742 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.328     9.070    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X101Y61        LUT5 (Prop_lut5_I2_O)        0.124     9.194 r  graph_inst/ball3_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.194    graph_inst/ball3_vy_reg[9]_i_1_n_0
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
                         clock pessimism              0.606    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X101Y61        FDCE (Setup_fdce_C_D)        0.031    38.601    graph_inst/ball3_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 2.601ns (25.538%)  route 7.584ns (74.462%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.343     5.955    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.148     6.103 r  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=3, routed)           1.490     7.593    graph_inst/BALL_2_Dy[1]_i_27_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I4_O)        0.328     7.921 r  graph_inst/BALL_3_Dx[1]_i_7/O
                         net (fo=1, routed)           0.456     8.377    graph_inst/BALL_3_Dx[1]_i_7_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124     8.501 r  graph_inst/BALL_3_Dx[1]_i_2/O
                         net (fo=1, routed)           0.594     9.095    graph_inst/BALL_3_Dx[1]_i_2_n_0
    SLICE_X100Y61        LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  graph_inst/BALL_3_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.219    graph_inst/BALL_3_Dx[1]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/C
                         clock pessimism              0.606    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    38.647    graph_inst/BALL_3_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 29.427    

Slack (MET) :             29.431ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 2.601ns (25.766%)  route 7.494ns (74.234%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.124 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X100Y59        FDCE                                         r  graph_inst/ball3_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.448 f  graph_inst/ball3_x_reg_reg[4]/Q
                         net (fo=31, routed)          1.796     1.348    graph_inst/Q[2]
    SLICE_X96Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.472 r  graph_inst/ball23_xC2_carry__0_i_11/O
                         net (fo=2, routed)           0.454     1.927    graph_inst/ball23_xC2_carry__0_i_11_n_0
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.119     2.046 f  graph_inst/ball23_xC2_carry__0_i_10/O
                         net (fo=8, routed)           1.052     3.098    graph_inst/ball23_xC2_carry__0_i_10_n_0
    SLICE_X97Y59         LUT6 (Prop_lut6_I5_O)        0.332     3.430 r  graph_inst/ball23_xC2_carry__0_i_2/O
                         net (fo=1, routed)           0.398     3.828    graph_inst/ball23_xC2_carry__0_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.378 r  graph_inst/ball23_xC2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.378    graph_inst/ball23_xC2_carry__0_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  graph_inst/ball23_xC2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.495    graph_inst/ball23_xC2_carry__1_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  graph_inst/ball23_xC2_carry__2/CO[3]
                         net (fo=3, routed)           1.511     6.123    graph_inst/ball23_xC2
    SLICE_X104Y65        LUT4 (Prop_lut4_I3_O)        0.124     6.247 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=5, routed)           1.080     7.327    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I0_O)        0.150     7.477 r  graph_inst/BALL_2_Dy[1]_i_7/O
                         net (fo=2, routed)           0.448     7.925    graph_inst/BALL_2_Dy[1]_i_7_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I0_O)        0.326     8.251 r  graph_inst/BALL_2_Dy[1]_i_3/O
                         net (fo=3, routed)           0.754     9.005    graph_inst/BALL_2_Dy[1]_i_3_n_0
    SLICE_X103Y66        LUT5 (Prop_lut5_I1_O)        0.124     9.129 r  graph_inst/BALL_2_Dy[0]_i_1/O
                         net (fo=1, routed)           0.000     9.129    graph_inst/BALL_2_Dy[0]_i_1_n_0
    SLICE_X103Y66        FDRE                                         r  graph_inst/BALL_2_Dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.605    38.124    graph_inst/CLK
    SLICE_X103Y66        FDRE                                         r  graph_inst/BALL_2_Dy_reg[0]/C
                         clock pessimism              0.568    38.692    
                         clock uncertainty           -0.164    38.529    
    SLICE_X103Y66        FDRE (Setup_fdre_C_D)        0.031    38.560    graph_inst/BALL_2_Dy_reg[0]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 29.431    

Slack (MET) :             29.434ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dy_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 2.741ns (26.962%)  route 7.425ns (73.038%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.201 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.966    graph_inst/CLK
    SLICE_X98Y60         FDCE                                         r  graph_inst/ball3_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.448 r  graph_inst/ball3_y_reg_reg[2]/Q
                         net (fo=45, routed)          1.941     1.493    graph_inst/ball3_y_reg_reg[9]_0[0]
    SLICE_X106Y58        LUT4 (Prop_lut4_I2_O)        0.152     1.645 r  graph_inst/BALL_3_Dy[1]_i_6/O
                         net (fo=4, routed)           1.149     2.795    graph_inst/BALL_3_Dy[1]_i_6_n_0
    SLICE_X102Y56        LUT5 (Prop_lut5_I3_O)        0.358     3.153 f  graph_inst/ball23_T2_carry_i_9/O
                         net (fo=11, routed)          1.145     4.298    graph_inst/ball23_T2_carry_i_9_n_0
    SLICE_X105Y54        LUT4 (Prop_lut4_I1_O)        0.376     4.674 r  graph_inst/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     4.674    graph_inst/i__carry__0_i_1__1_n_0
    SLICE_X105Y54        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     5.030 r  graph_inst/ball13_T2_inferred__0/i__carry__0/CO[0]
                         net (fo=8, routed)           1.256     6.286    graph_inst/ball13_T217_in
    SLICE_X97Y62         LUT4 (Prop_lut4_I0_O)        0.401     6.687 r  graph_inst/ball1_vx_reg[9]_P_i_10/O
                         net (fo=1, routed)           0.451     7.138    graph_inst/ball1_vx_reg[9]_P_i_10_n_0
    SLICE_X98Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.470 r  graph_inst/ball1_vx_reg[9]_P_i_3/O
                         net (fo=2, routed)           0.607     8.077    graph_inst/ball1_vx_reg[9]_P_i_3_n_0
    SLICE_X96Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.201 r  graph_inst/BALL_1_Dy[1]_i_4/O
                         net (fo=2, routed)           0.876     9.077    graph_inst/BALL_1_Dy[1]_i_4_n_0
    SLICE_X107Y62        LUT6 (Prop_lut6_I4_O)        0.124     9.201 r  graph_inst/BALL_1_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     9.201    graph_inst/BALL_1_Dy[1]_i_1_n_0
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.682    38.201    graph_inst/CLK
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
                         clock pessimism              0.568    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X107Y62        FDCE (Setup_fdce_C_D)        0.029    38.635    graph_inst/BALL_1_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 graph_inst/BALL_3_Dy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.238 r  graph_inst/BALL_3_Dy_reg[0]/Q
                         net (fo=2, routed)           0.060    -0.177    graph_inst/BALL_3_Dy_reg_n_0_[0]
    SLICE_X101Y61        LUT5 (Prop_lut5_I0_O)        0.045    -0.132 r  graph_inst/ball3_vy_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    graph_inst/ball3_vy_reg[2]_i_1_n_0
    SLICE_X101Y61        FDPE                                         r  graph_inst/ball3_vy_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X101Y61        FDPE                                         r  graph_inst/ball3_vy_reg_reg[2]/C
                         clock pessimism              0.109    -0.389    
    SLICE_X101Y61        FDPE (Hold_fdpe_C_D)         0.092    -0.297    graph_inst/ball3_vy_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 graph_inst/BALL_2_Dx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X100Y64        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.164    -0.240 r  graph_inst/BALL_2_Dx_reg[1]/Q
                         net (fo=2, routed)           0.094    -0.145    graph_inst/B[1]
    SLICE_X101Y64        LUT5 (Prop_lut5_I0_O)        0.045    -0.100 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    graph_inst/ball2_vx_reg[9]_i_1_n_0
    SLICE_X101Y64        FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.501    graph_inst/CLK
    SLICE_X101Y64        FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/C
                         clock pessimism              0.110    -0.391    
    SLICE_X101Y64        FDCE (Hold_fdce_C_D)         0.092    -0.299    graph_inst/ball2_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 graph_inst/BALL_3_Dx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X100Y61        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.238 r  graph_inst/BALL_3_Dx_reg[1]/Q
                         net (fo=2, routed)           0.093    -0.144    graph_inst/BALL_3_Dx_reg_n_0_[1]
    SLICE_X101Y61        LUT5 (Prop_lut5_I0_O)        0.045    -0.099 r  graph_inst/ball3_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    graph_inst/ball3_vx_reg[9]_i_1_n_0
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X101Y61        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/C
                         clock pessimism              0.109    -0.389    
    SLICE_X101Y61        FDCE (Hold_fdce_C_D)         0.091    -0.298    graph_inst/ball3_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.133    -0.106    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X97Y61         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.877    -0.499    graph_inst/CLK
    SLICE_X97Y61         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.112    -0.387    
    SLICE_X97Y61         FDPE (Hold_fdpe_C_D)         0.070    -0.317    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball2_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X98Y61         FDPE                                         r  graph_inst/ball2_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDPE (Prop_fdpe_C_Q)         0.164    -0.238 r  graph_inst/ball2_x_reg_reg[5]/Q
                         net (fo=41, routed)          0.079    -0.158    graph_inst/ball2_x_reg_reg[9]_0[3]
    SLICE_X98Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.029 r  graph_inst/ball2_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.029    graph_inst/ball2_x_reg0[6]
    SLICE_X98Y61         FDCE                                         r  graph_inst/ball2_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X98Y61         FDCE                                         r  graph_inst/ball2_x_reg_reg[6]/C
                         clock pessimism              0.096    -0.402    
    SLICE_X98Y61         FDCE (Hold_fdce_C_D)         0.134    -0.268    graph_inst/ball2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X100Y60        FDPE                                         r  graph_inst/ball3_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDPE (Prop_fdpe_C_Q)         0.164    -0.238 r  graph_inst/ball3_x_reg_reg[7]/Q
                         net (fo=20, routed)          0.079    -0.158    graph_inst/Q[5]
    SLICE_X100Y60        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.029 r  graph_inst/ball3_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.029    graph_inst/ball3_x_reg0[8]
    SLICE_X100Y60        FDPE                                         r  graph_inst/ball3_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X100Y60        FDPE                                         r  graph_inst/ball3_x_reg_reg[8]/C
                         clock pessimism              0.096    -0.402    
    SLICE_X100Y60        FDPE (Hold_fdpe_C_D)         0.134    -0.268    graph_inst/ball3_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 graph_inst/ball3_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X101Y60        FDPE                                         r  graph_inst/ball3_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  graph_inst/ball3_y_reg_reg[6]/Q
                         net (fo=23, routed)          0.079    -0.181    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X101Y60        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.057 r  graph_inst/ball3_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.057    graph_inst/ball3_y_reg0[7]
    SLICE_X101Y60        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X101Y60        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/C
                         clock pessimism              0.096    -0.402    
    SLICE_X101Y60        FDPE (Hold_fdpe_C_D)         0.105    -0.297    graph_inst/ball3_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_inst/ball3_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X101Y60        FDCE                                         r  graph_inst/ball3_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.261 r  graph_inst/ball3_y_reg_reg[8]/Q
                         net (fo=19, routed)          0.079    -0.181    graph_inst/ball3_y_reg_reg__0[8]
    SLICE_X101Y60        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.054 r  graph_inst/ball3_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.054    graph_inst/ball3_y_reg0[9]
    SLICE_X101Y60        FDCE                                         r  graph_inst/ball3_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X101Y60        FDCE                                         r  graph_inst/ball3_y_reg_reg[9]/C
                         clock pessimism              0.096    -0.402    
    SLICE_X101Y60        FDCE (Hold_fdce_C_D)         0.105    -0.297    graph_inst/ball3_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.636%)  route 0.189ns (50.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.372    sync_inst/CLK
    SLICE_X111Y53        FDRE                                         r  sync_inst/c_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  sync_inst/c_v_reg[4]/Q
                         net (fo=19, routed)          0.189    -0.042    sync_inst/c_v[4]
    SLICE_X109Y53        LUT6 (Prop_lut6_I5_O)        0.045     0.003 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.003    sync_inst/c_v[6]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.907    -0.469    sync_inst/CLK
    SLICE_X109Y53        FDRE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.132    -0.337    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.092    -0.245    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.584%)  route 0.090ns (25.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X95Y62         FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.263 r  graph_inst/ball1_x_reg_reg[6]/Q
                         net (fo=39, routed)          0.090    -0.172    graph_inst/ball1_x_reg_reg[9]_0[4]
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.048 r  graph_inst/ball1_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.048    graph_inst/ball1_x_reg0[7]
    SLICE_X95Y62         FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.501    graph_inst/CLK
    SLICE_X95Y62         FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
                         clock pessimism              0.097    -0.404    
    SLICE_X95Y62         FDPE (Hold_fdpe_C_D)         0.105    -0.299    graph_inst/ball1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X95Y62     graph_inst/ball1_x_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X95Y62     graph_inst/ball1_x_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X107Y61    graph_inst/ball1_y_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X101Y64    graph_inst/ball2_vx_reg_reg[9]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X102Y66    graph_inst/ball2_vy_reg_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y66    graph_inst/ball2_vy_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y66    graph_inst/ball2_vy_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y62     graph_inst/ball2_x_reg_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X98Y62     graph_inst/ball2_x_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y62     graph_inst/ball2_x_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y55    graph_inst/ball3_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y59    graph_inst/ball3_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y59    graph_inst/ball3_x_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y59    graph_inst/ball3_x_reg_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y59    graph_inst/ball3_x_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y62     graph_inst/ball1_x_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y62     graph_inst/ball1_x_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X107Y61    graph_inst/ball1_y_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y60    graph_inst/ball1_y_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X101Y64    graph_inst/ball2_vx_reg_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y66    graph_inst/ball2_vy_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y66    graph_inst/ball2_vy_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y41      keypad_inst/sclk_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.129ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.642ns (30.726%)  route 1.447ns (69.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.518    -0.451 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.859     0.408    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X94Y61         LUT2 (Prop_lut2_I1_O)        0.124     0.532 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.588     1.121    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X94Y61         FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X94Y61         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.605    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X94Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.250    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 37.129    

Slack (MET) :             37.299ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.245%)  route 1.338ns (69.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.862    -0.890    graph_inst/CLK
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.837     0.404    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X107Y63        LUT2 (Prop_lut2_I1_O)        0.124     0.528 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.500     1.028    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X108Y63        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X108Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.609    38.809    
                         clock uncertainty           -0.164    38.646    
    SLICE_X108Y63        FDCE (Recov_fdce_C_CLR)     -0.319    38.327    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 37.299    

Slack (MET) :             37.508ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.642ns (39.511%)  route 0.983ns (60.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.518    -0.451 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.584     0.133    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X95Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.257 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399     0.656    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y60         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.609    38.128    graph_inst/CLK
    SLICE_X95Y60         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.605    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X95Y60         FDCE (Recov_fdce_C_CLR)     -0.405    38.165    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.165    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 37.508    

Slack (MET) :             37.549ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.649%)  route 1.047ns (64.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.862    -0.890    graph_inst/CLK
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.436     0.003    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X107Y63        LUT2 (Prop_lut2_I0_O)        0.124     0.127 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.611     0.737    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X107Y63        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X107Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.609    38.809    
                         clock uncertainty           -0.164    38.646    
    SLICE_X107Y63        FDPE (Recov_fdpe_C_PRE)     -0.359    38.287    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 37.549    

Slack (MET) :             37.569ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.642ns (39.985%)  route 0.964ns (60.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.125 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.518    -0.451 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.332    -0.119    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X97Y60         LUT2 (Prop_lut2_I1_O)        0.124     0.005 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.632     0.637    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y63         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.606    38.125    graph_inst/CLK
    SLICE_X96Y63         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.605    38.730    
                         clock uncertainty           -0.164    38.567    
    SLICE_X96Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    38.206    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 37.569    

Slack (MET) :             37.719ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.642ns (43.990%)  route 0.817ns (56.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.518    -0.451 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.475     0.024    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X94Y61         LUT2 (Prop_lut2_I1_O)        0.124     0.148 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.342     0.491    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X97Y61         FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X97Y61         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.605    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X97Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    38.210    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 37.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.598%)  route 0.293ns (58.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.063    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X94Y61         LUT2 (Prop_lut2_I1_O)        0.045    -0.018 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.117     0.099    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X97Y61         FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.877    -0.499    graph_inst/CLK
    SLICE_X97Y61         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.112    -0.387    
    SLICE_X97Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.482    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.098%)  route 0.376ns (66.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.634    -0.376    graph_inst/CLK
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.141    -0.235 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.066    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X107Y63        LUT2 (Prop_lut2_I0_O)        0.045    -0.021 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.208     0.186    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X107Y63        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X107Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.112    -0.362    
    SLICE_X107Y63        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.457    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.740%)  route 0.360ns (63.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.229    -0.011    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X95Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.034 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.165    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y60         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.877    -0.499    graph_inst/CLK
    SLICE_X95Y60         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.112    -0.387    
    SLICE_X95Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.388%)  route 0.382ns (64.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.146    -0.094    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X97Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.049 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.236     0.187    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y63         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.874    -0.502    graph_inst/CLK
    SLICE_X96Y63         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.112    -0.390    
    SLICE_X96Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.461    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.942%)  route 0.480ns (72.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.634    -0.376    graph_inst/CLK
    SLICE_X107Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.141    -0.235 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.307     0.073    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X107Y63        LUT2 (Prop_lut2_I1_O)        0.045     0.118 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.172     0.290    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X108Y63        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X108Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.112    -0.362    
    SLICE_X108Y63        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.419%)  route 0.501ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X96Y62         FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.310     0.071    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X94Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.116 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.191     0.307    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X94Y61         FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.877    -0.499    graph_inst/CLK
    SLICE_X94Y61         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.112    -0.387    
    SLICE_X94Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.760    





