Classic Timing Analyzer report for P_C
Sat Sep 05 13:26:58 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.202 ns                                       ; START      ; c_state.E1 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.743 ns                                       ; c_state.E0 ; Rdy        ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.673 ns                                      ; Comp       ; c_state.E3 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E0 ; c_state.E1 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E0 ; c_state.E1 ; CLK        ; CLK      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E3 ; c_state.E0 ; CLK        ; CLK      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E2 ; c_state.E3 ; CLK        ; CLK      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E1 ; c_state.E2 ; CLK        ; CLK      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E0 ; c_state.E0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c_state.E2 ; c_state.E2 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+-------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To         ; To Clock ;
+-------+--------------+------------+-------+------------+----------+
; N/A   ; None         ; 4.202 ns   ; START ; c_state.E1 ; CLK      ;
; N/A   ; None         ; 4.201 ns   ; START ; c_state.E0 ; CLK      ;
; N/A   ; None         ; 2.942 ns   ; Comp  ; c_state.E2 ; CLK      ;
; N/A   ; None         ; 2.903 ns   ; Comp  ; c_state.E3 ; CLK      ;
+-------+--------------+------------+-------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 9.743 ns   ; c_state.E0 ; Rdy   ; CLK        ;
; N/A   ; None         ; 9.364 ns   ; c_state.E2 ; Sel_b ; CLK        ;
; N/A   ; None         ; 9.364 ns   ; c_state.E2 ; Sel_a ; CLK        ;
; N/A   ; None         ; 7.092 ns   ; c_state.E0 ; En_a  ; CLK        ;
; N/A   ; None         ; 7.084 ns   ; c_state.E0 ; En_c  ; CLK        ;
; N/A   ; None         ; 6.952 ns   ; c_state.E3 ; En_a  ; CLK        ;
; N/A   ; None         ; 6.944 ns   ; c_state.E3 ; En_c  ; CLK        ;
; N/A   ; None         ; 6.752 ns   ; c_state.E0 ; En_b  ; CLK        ;
; N/A   ; None         ; 6.612 ns   ; c_state.E3 ; En_b  ; CLK        ;
+-------+--------------+------------+------------+-------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+-------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To         ; To Clock ;
+---------------+-------------+-----------+-------+------------+----------+
; N/A           ; None        ; -2.673 ns ; Comp  ; c_state.E3 ; CLK      ;
; N/A           ; None        ; -2.712 ns ; Comp  ; c_state.E2 ; CLK      ;
; N/A           ; None        ; -3.971 ns ; START ; c_state.E0 ; CLK      ;
; N/A           ; None        ; -3.972 ns ; START ; c_state.E1 ; CLK      ;
+---------------+-------------+-----------+-------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 05 13:26:57 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P_C -c P_C --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "c_state.E0" and destination register "c_state.E1"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'
            Info: 2: + IC(0.323 ns) + CELL(0.275 ns) = 0.598 ns; Loc. = LCCOMB_X94_Y8_N0; Fanout = 1; COMB Node = 'n_state.E1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.682 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'
            Info: Total cell delay = 0.359 ns ( 52.64 % )
            Info: Total interconnect delay = 0.323 ns ( 47.36 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.868 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'
                Info: Total cell delay = 1.516 ns ( 52.86 % )
                Info: Total interconnect delay = 1.352 ns ( 47.14 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.868 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'
                Info: Total cell delay = 1.516 ns ( 52.86 % )
                Info: Total interconnect delay = 1.352 ns ( 47.14 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "c_state.E1" (data pin = "START", clock pin = "CLK") is 4.202 ns
    Info: + Longest pin to register delay is 7.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 2; PIN Node = 'START'
        Info: 2: + IC(5.760 ns) + CELL(0.420 ns) = 7.022 ns; Loc. = LCCOMB_X94_Y8_N0; Fanout = 1; COMB Node = 'n_state.E1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.106 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'
        Info: Total cell delay = 1.346 ns ( 18.94 % )
        Info: Total interconnect delay = 5.760 ns ( 81.06 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'
        Info: Total cell delay = 1.516 ns ( 52.86 % )
        Info: Total interconnect delay = 1.352 ns ( 47.14 % )
Info: tco from clock "CLK" to destination pin "Rdy" through register "c_state.E0" is 9.743 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'
        Info: Total cell delay = 1.516 ns ( 52.86 % )
        Info: Total interconnect delay = 1.352 ns ( 47.14 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'
        Info: 2: + IC(3.807 ns) + CELL(2.818 ns) = 6.625 ns; Loc. = PIN_AJ6; Fanout = 0; PIN Node = 'Rdy'
        Info: Total cell delay = 2.818 ns ( 42.54 % )
        Info: Total interconnect delay = 3.807 ns ( 57.46 % )
Info: th for register "c_state.E3" (data pin = "Comp", clock pin = "CLK") is -2.673 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N13; Fanout = 2; REG Node = 'c_state.E3'
        Info: Total cell delay = 1.516 ns ( 52.86 % )
        Info: Total interconnect delay = 1.352 ns ( 47.14 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'Comp'
        Info: 2: + IC(4.503 ns) + CELL(0.398 ns) = 5.723 ns; Loc. = LCCOMB_X94_Y8_N12; Fanout = 1; COMB Node = 'n_state.E3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.807 ns; Loc. = LCFF_X94_Y8_N13; Fanout = 2; REG Node = 'c_state.E3'
        Info: Total cell delay = 1.304 ns ( 22.46 % )
        Info: Total interconnect delay = 4.503 ns ( 77.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Sat Sep 05 13:26:58 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


