# This script segment is generated automatically by AutoPilot

set name myproject_mul_16s_16s_26_1_0
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set id 11
set name myproject_mac_muladd_16s_16s_26ns_26_1_0
set corename simcore_mac
set op mac
set stage_num 1
set in0_width 16
set in0_signed 1
set in1_width 16
set in1_signed 1
set in2_width 26
set in2_signed 0
set out_width 26
set arg_lists {i0 {16 1 +} i1 {16 1 +} m {26 1 +} i2 {26 0 +} p {26 0 +} c_reg {1} rnd {0} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {all} IMPL {dsp_slice} LATENCY 0 ALLOW_PRAGMA 1
}


set op mac
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    out_width ${out_width} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name input_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_val \
    op interface \
    ports { input_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name input_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_val \
    op interface \
    ports { input_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name input_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_val \
    op interface \
    ports { input_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name input_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_val \
    op interface \
    ports { input_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name input_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_val \
    op interface \
    ports { input_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name input_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_val \
    op interface \
    ports { input_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name input_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_val \
    op interface \
    ports { input_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name input_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_val \
    op interface \
    ports { input_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name input_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_8_val \
    op interface \
    ports { input_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name input_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_9_val \
    op interface \
    ports { input_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name input_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_10_val \
    op interface \
    ports { input_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name input_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_11_val \
    op interface \
    ports { input_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name input_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_12_val \
    op interface \
    ports { input_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name input_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_13_val \
    op interface \
    ports { input_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name input_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_14_val \
    op interface \
    ports { input_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name input_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_15_val \
    op interface \
    ports { input_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name input_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_16_val \
    op interface \
    ports { input_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name input_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_17_val \
    op interface \
    ports { input_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name input_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_18_val \
    op interface \
    ports { input_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name input_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_19_val \
    op interface \
    ports { input_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name input_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_20_val \
    op interface \
    ports { input_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name input_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_21_val \
    op interface \
    ports { input_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name input_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_22_val \
    op interface \
    ports { input_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name input_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_23_val \
    op interface \
    ports { input_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name input_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_24_val \
    op interface \
    ports { input_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name input_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_25_val \
    op interface \
    ports { input_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name input_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_26_val \
    op interface \
    ports { input_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name input_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_27_val \
    op interface \
    ports { input_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name input_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_28_val \
    op interface \
    ports { input_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name input_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_29_val \
    op interface \
    ports { input_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name input_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_30_val \
    op interface \
    ports { input_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name input_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_31_val \
    op interface \
    ports { input_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name input_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_32_val \
    op interface \
    ports { input_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name input_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_33_val \
    op interface \
    ports { input_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name input_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_34_val \
    op interface \
    ports { input_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name input_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_35_val \
    op interface \
    ports { input_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name input_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_36_val \
    op interface \
    ports { input_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name input_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_37_val \
    op interface \
    ports { input_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name input_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_38_val \
    op interface \
    ports { input_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name input_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_39_val \
    op interface \
    ports { input_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name input_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_40_val \
    op interface \
    ports { input_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name input_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_41_val \
    op interface \
    ports { input_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name input_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_42_val \
    op interface \
    ports { input_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name input_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_43_val \
    op interface \
    ports { input_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name input_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_44_val \
    op interface \
    ports { input_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name input_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_45_val \
    op interface \
    ports { input_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name input_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_46_val \
    op interface \
    ports { input_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name input_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_47_val \
    op interface \
    ports { input_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name input_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_48_val \
    op interface \
    ports { input_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name input_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_49_val \
    op interface \
    ports { input_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name input_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_50_val \
    op interface \
    ports { input_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name input_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_51_val \
    op interface \
    ports { input_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name input_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_52_val \
    op interface \
    ports { input_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name input_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_53_val \
    op interface \
    ports { input_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name input_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_54_val \
    op interface \
    ports { input_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name input_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_55_val \
    op interface \
    ports { input_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name input_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_56_val \
    op interface \
    ports { input_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name input_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_57_val \
    op interface \
    ports { input_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name input_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_58_val \
    op interface \
    ports { input_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name input_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_59_val \
    op interface \
    ports { input_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name input_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_60_val \
    op interface \
    ports { input_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name input_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_61_val \
    op interface \
    ports { input_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name input_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_62_val \
    op interface \
    ports { input_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name input_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_63_val \
    op interface \
    ports { input_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name input_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_64_val \
    op interface \
    ports { input_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name input_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_65_val \
    op interface \
    ports { input_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name input_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_66_val \
    op interface \
    ports { input_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name input_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_67_val \
    op interface \
    ports { input_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name input_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_68_val \
    op interface \
    ports { input_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name input_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_69_val \
    op interface \
    ports { input_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name input_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_70_val \
    op interface \
    ports { input_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name input_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_71_val \
    op interface \
    ports { input_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name input_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_72_val \
    op interface \
    ports { input_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name input_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_73_val \
    op interface \
    ports { input_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name input_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_74_val \
    op interface \
    ports { input_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name input_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_75_val \
    op interface \
    ports { input_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name input_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_76_val \
    op interface \
    ports { input_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name input_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_77_val \
    op interface \
    ports { input_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name input_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_78_val \
    op interface \
    ports { input_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name input_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_79_val \
    op interface \
    ports { input_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name input_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_80_val \
    op interface \
    ports { input_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name input_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_81_val \
    op interface \
    ports { input_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name input_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_82_val \
    op interface \
    ports { input_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name input_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_83_val \
    op interface \
    ports { input_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name input_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_84_val \
    op interface \
    ports { input_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name input_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_85_val \
    op interface \
    ports { input_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name input_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_86_val \
    op interface \
    ports { input_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name input_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_87_val \
    op interface \
    ports { input_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name input_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_88_val \
    op interface \
    ports { input_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name input_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_89_val \
    op interface \
    ports { input_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name input_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_90_val \
    op interface \
    ports { input_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name input_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_91_val \
    op interface \
    ports { input_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name input_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_92_val \
    op interface \
    ports { input_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name input_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_93_val \
    op interface \
    ports { input_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name input_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_94_val \
    op interface \
    ports { input_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name input_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_95_val \
    op interface \
    ports { input_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name input_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_96_val \
    op interface \
    ports { input_96_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name input_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_97_val \
    op interface \
    ports { input_97_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name input_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_98_val \
    op interface \
    ports { input_98_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name input_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_99_val \
    op interface \
    ports { input_99_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name input_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_100_val \
    op interface \
    ports { input_100_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name input_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_101_val \
    op interface \
    ports { input_101_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name input_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_102_val \
    op interface \
    ports { input_102_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name input_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_103_val \
    op interface \
    ports { input_103_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name input_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_104_val \
    op interface \
    ports { input_104_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name input_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_105_val \
    op interface \
    ports { input_105_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name input_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_106_val \
    op interface \
    ports { input_106_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name input_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_107_val \
    op interface \
    ports { input_107_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name input_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_108_val \
    op interface \
    ports { input_108_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name input_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_109_val \
    op interface \
    ports { input_109_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name input_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_110_val \
    op interface \
    ports { input_110_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name input_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_111_val \
    op interface \
    ports { input_111_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name input_112_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_112_val \
    op interface \
    ports { input_112_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name input_113_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_113_val \
    op interface \
    ports { input_113_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name input_114_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_114_val \
    op interface \
    ports { input_114_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name input_115_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_115_val \
    op interface \
    ports { input_115_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name input_116_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_116_val \
    op interface \
    ports { input_116_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name input_117_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_117_val \
    op interface \
    ports { input_117_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name input_118_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_118_val \
    op interface \
    ports { input_118_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name input_119_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_119_val \
    op interface \
    ports { input_119_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name input_120_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_120_val \
    op interface \
    ports { input_120_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name input_121_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_121_val \
    op interface \
    ports { input_121_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name input_122_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_122_val \
    op interface \
    ports { input_122_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name input_123_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_123_val \
    op interface \
    ports { input_123_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name input_124_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_124_val \
    op interface \
    ports { input_124_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name input_125_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_125_val \
    op interface \
    ports { input_125_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name input_126_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_126_val \
    op interface \
    ports { input_126_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name input_127_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_127_val \
    op interface \
    ports { input_127_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name input_128_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_128_val \
    op interface \
    ports { input_128_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name input_129_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_129_val \
    op interface \
    ports { input_129_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name input_130_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_130_val \
    op interface \
    ports { input_130_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name input_131_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_131_val \
    op interface \
    ports { input_131_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name input_132_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_132_val \
    op interface \
    ports { input_132_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name input_133_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_133_val \
    op interface \
    ports { input_133_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name input_134_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_134_val \
    op interface \
    ports { input_134_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name input_135_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_135_val \
    op interface \
    ports { input_135_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name input_136_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_136_val \
    op interface \
    ports { input_136_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name input_137_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_137_val \
    op interface \
    ports { input_137_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name input_138_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_138_val \
    op interface \
    ports { input_138_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name input_139_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_139_val \
    op interface \
    ports { input_139_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name input_140_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_140_val \
    op interface \
    ports { input_140_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name input_141_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_141_val \
    op interface \
    ports { input_141_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name input_142_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_142_val \
    op interface \
    ports { input_142_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name input_143_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_143_val \
    op interface \
    ports { input_143_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name input_144_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_144_val \
    op interface \
    ports { input_144_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name input_145_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_145_val \
    op interface \
    ports { input_145_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name input_146_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_146_val \
    op interface \
    ports { input_146_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name input_147_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_147_val \
    op interface \
    ports { input_147_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name input_148_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_148_val \
    op interface \
    ports { input_148_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name input_149_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_149_val \
    op interface \
    ports { input_149_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name input_150_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_150_val \
    op interface \
    ports { input_150_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name input_151_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_151_val \
    op interface \
    ports { input_151_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name input_152_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_152_val \
    op interface \
    ports { input_152_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name input_153_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_153_val \
    op interface \
    ports { input_153_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name input_154_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_154_val \
    op interface \
    ports { input_154_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name input_155_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_155_val \
    op interface \
    ports { input_155_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name input_156_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_156_val \
    op interface \
    ports { input_156_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name input_157_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_157_val \
    op interface \
    ports { input_157_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name input_158_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_158_val \
    op interface \
    ports { input_158_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name input_159_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_159_val \
    op interface \
    ports { input_159_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


