// Seed: 3907608672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16;
  ;
  wire id_17;
  assign id_5 = id_11;
  wire id_18;
  parameter id_19 = 1;
  wire id_20;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1
  );
  logic [-1 : {  id_3  {  (  1  )  }  }] id_6;
  wire id_7;
  wire id_8;
endmodule
