V3 18
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/04-adder/binary_adder/full_adder.vhd 2020/02/27.09:52:04 P.20131013
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/04-adder/binary_adder/half_adder.vhd 2020/02/27.08:43:02 P.20131013
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/04-adder/binary_adder/top.vhd 2020/02/27.09:52:04 P.20131013
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/03-segment/hex_to_segment_hp.vhd 2020/02/20.09:21:33 P.20131013
EN work/hex_to_7seg 1583391765 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/03-segment/hex_to_segment_hp.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/hex_to_7seg/Behavioral 1583391766 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/03-segment/hex_to_segment_hp.vhd \
      EN work/hex_to_7seg 1583391765
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/full_adder.vhd 2020/02/27.09:52:04 P.20131013
EN work/full_adder 1583391763 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/full_adder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/full_adder/Behavioral 1583391764 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/full_adder.vhd \
      EN work/full_adder 1583391763 CP work/half_adder
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/half_adder.vhd 2020/02/27.08:43:02 P.20131013
EN work/half_adder 1583391761 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/half_adder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/half_adder/Behavioral 1583391762 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/half_adder.vhd \
      EN work/half_adder 1583391761
FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top.vhd 2020/03/05.07:58:53 P.20131013
EN work/top 1583391767 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/top/Behavioral 1583391768 \
      FL /home/lab661/Documents/xhulaj/Digital-electronics-1/labs/04-adder/binary_adder/top.vhd \
      EN work/top 1583391767 CP work/full_adder CP work/hex_to_7seg
