
# Data Propagation Report

- **STAT1** : Number of instructions that hit unique coverpoints and update the signature.
- **STAT2** : Number of instructions that hit covepoints which are not unique but still update the signature
- **STAT3** : Number of instructions that hit a unique coverpoint but do not update signature
- **STAT4** : Number of multiple signature updates for the same coverpoint
- **STAT5** : Number of times the signature was overwritten

| Param                     | Value    |
|---------------------------|----------|
| XLEN                      | 64      |
| TEST_REGION               | [('0x80000390', '0x800017c0')]      |
| SIG_REGION                | [('0x80003210', '0x80003670', '140 dwords')]      |
| COV_LABELS                | uradd32      |
| TEST_NAME                 | /scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd32-01.S    |
| Total Number of coverpoints| 384     |
| Total Coverpoints Hit     | 378      |
| Total Signature Updates   | 139      |
| STAT1                     | 135      |
| STAT2                     | 4      |
| STAT3                     | 0     |
| STAT4                     | 0     |
| STAT5                     | 0     |

## Details for STAT2:

```
Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x8000171c]:URADD32 t6, t5, t4
      [0x80001720]:sd t6, 832(sp)
 -- Signature Address: 0x80003640 Data: 0x7FFE3FFF00000007
 -- Redundant Coverpoints hit by the op
      - opcode : uradd32
      - rs1 : x30
      - rs2 : x29
      - rd : x31
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_w0_val == 0
      - rs1_w1_val != rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0
      - rs2_w1_val == 4294705151
      - rs1_w1_val == 32768




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x80001734]:URADD32 t6, t5, t4
      [0x80001738]:sd t6, 840(sp)
 -- Signature Address: 0x80003648 Data: 0xFFFFFFFD11000000
 -- Redundant Coverpoints hit by the op
      - opcode : uradd32
      - rs1 : x30
      - rs2 : x29
      - rd : x31
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_w1_val == rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0
      - rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0
      - rs2_w1_val == 4294967293
      - rs2_w0_val == 536870912
      - rs1_w1_val == 4294967293
      - rs1_w0_val == 33554432




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x80001760]:URADD32 t6, t5, t4
      [0x80001764]:sd t6, 848(sp)
 -- Signature Address: 0x80003650 Data: 0x7F000001FFDFEFFF
 -- Redundant Coverpoints hit by the op
      - opcode : uradd32
      - rs1 : x30
      - rs2 : x29
      - rd : x31
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_w1_val != rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0
      - rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0
      - rs2_w1_val == 4261412863
      - rs2_w0_val == 4290772991
      - rs1_w1_val == 4
      - rs1_w0_val == 4294959103




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x800017b0]:URADD32 t6, t5, t4
      [0x800017b4]:sd t6, 864(sp)
 -- Signature Address: 0x80003660 Data: 0x80002FFF7FFFFFDF
 -- Redundant Coverpoints hit by the op
      - opcode : uradd32
      - rs1 : x30
      - rs2 : x29
      - rd : x31
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_w1_val != rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0
      - rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0
      - rs2_w1_val == 4294959103
      - rs2_w0_val == 4294967167
      - rs1_w1_val == 32768
      - rs1_w0_val == 64






```

## Details of STAT3

```


```

## Details of STAT4:

```

```

## Details of STAT5:



## Details of STAT1:

- The first column indicates the signature address and the data at that location in hexadecimal in the following format: 
  ```
  [Address]
  Data
  ```

- The second column captures all the coverpoints which have been captured by that particular signature location

- The third column captures all the insrtuctions since the time a coverpoint was
  hit to the point when a store to the signature was performed. Each line has
  the following format:
  ```
  [PC of instruction] : mnemonic
  ```
- The order in the table is based on the order of signatures occuring in the
  test. These need not necessarily be in increasing or decreasing order of the
  address in the signature region.

|s.no|            signature             |                                                                                                                                             coverpoints                                                                                                                                             |                                 code                                  |
|---:|----------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
|   1|[0x80003210]<br>0xFFFBFFFF0000000F|- opcode : uradd32<br> - rs1 : x26<br> - rs2 : x26<br> - rd : x16<br> - rs1 == rs2 != rd<br> - rs1_w1_val == rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0<br> - rs1_w0_val == rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0<br> - rs2_w1_val == 4294705151<br> - rs1_w1_val == 4294705151<br> |[0x800003b0]:URADD32 a6, s10, s10<br> [0x800003b4]:sd a6, 0(ra)<br>    |
|   2|[0x80003218]<br>0xFFFFFFFD20000000|- rs1 : x27<br> - rs2 : x27<br> - rd : x27<br> - rs1 == rs2 == rd<br> - rs2_w1_val == 4294967293<br> - rs2_w0_val == 536870912<br> - rs1_w1_val == 4294967293<br> - rs1_w0_val == 536870912<br>                                                                                                      |[0x800003c8]:URADD32 s11, s11, s11<br> [0x800003cc]:sd s11, 8(ra)<br>  |
|   3|[0x80003220]<br>0x00000005FFFDFFFF|- rs1 : x20<br> - rs2 : x31<br> - rd : x8<br> - rs1 != rs2  and rs1 != rd and rs2 != rd<br> - rs1_w1_val != rs2_w1_val and rs1_w1_val > 0 and rs2_w1_val > 0<br> - rs2_w1_val == 1<br> - rs2_w0_val == 4294836223<br> - rs1_w0_val == 4294836223<br>                                                 |[0x800003f0]:URADD32 fp, s4, t6<br> [0x800003f4]:sd fp, 16(ra)<br>     |
|   4|[0x80003228]<br>0x555556557FFFFFF9|- rs1 : x18<br> - rs2 : x30<br> - rd : x18<br> - rs1 == rd != rs2<br> - rs1_w0_val != rs2_w0_val and rs1_w0_val > 0 and rs2_w0_val > 0<br> - rs2_w1_val == 2863311530<br> - rs2_w0_val == 4294967279<br> - rs1_w1_val == 512<br> - rs1_w0_val == 4<br>                                               |[0x80000414]:URADD32 s2, s2, t5<br> [0x80000418]:sd s2, 24(ra)<br>     |
|   5|[0x80003230]<br>0x2AAAAAAF7FFFFF09|- rs1 : x31<br> - rs2 : x24<br> - rd : x24<br> - rs2 == rd != rs1<br> - rs2_w1_val == 1431655765<br> - rs2_w0_val == 4294966783<br>                                                                                                                                                                  |[0x80000438]:URADD32 s8, t6, s8<br> [0x8000043c]:sd s8, 32(ra)<br>     |
|   6|[0x80003238]<br>0x403FFFFF80000007|- rs1 : x12<br> - rs2 : x8<br> - rd : x20<br> - rs2_w1_val == 2147483647<br> - rs2_w0_val == 4294967295<br> - rs1_w1_val == 8388608<br> - rs1_w0_val == 16<br>                                                                                                                                       |[0x80000458]:URADD32 s4, a2, fp<br> [0x8000045c]:sd s4, 40(ra)<br>     |
|   7|[0x80003240]<br>0x63FFFFFF00200005|- rs1 : x16<br> - rs2 : x4<br> - rd : x15<br> - rs2_w1_val == 3221225471<br> - rs2_w0_val == 4194304<br> - rs1_w1_val == 134217728<br>                                                                                                                                                               |[0x8000047c]:URADD32 a5, a6, tp<br> [0x80000480]:sd a5, 48(ra)<br>     |
|   8|[0x80003248]<br>0x70000007780000FF|- rs1 : x7<br> - rs2 : x21<br> - rd : x6<br> - rs2_w1_val == 3758096383<br> - rs2_w0_val == 512<br> - rs1_w1_val == 16<br> - rs1_w0_val == 4026531839<br>                                                                                                                                            |[0x800004a0]:URADD32 t1, t2, s5<br> [0x800004a4]:sd t1, 56(ra)<br>     |
|   9|[0x80003250]<br>0x7800FFFF7FF00004|- rs1 : x19<br> - rs2 : x25<br> - rd : x17<br> - rs2_w1_val == 4026531839<br> - rs1_w1_val == 131072<br> - rs1_w0_val == 4292870143<br>                                                                                                                                                              |[0x800004c8]:URADD32 a7, s3, s9<br> [0x800004cc]:sd a7, 64(ra)<br>     |
|  10|[0x80003258]<br>0xFBFF7FFFDDFFFFFF|- rs1 : x11<br> - rs2 : x10<br> - rd : x9<br> - rs2_w1_val == 4160749567<br> - rs2_w0_val == 3221225471<br> - rs1_w1_val == 4294901759<br> - rs1_w0_val == 4227858431<br>                                                                                                                            |[0x800004f0]:URADD32 s1, a1, a0<br> [0x800004f4]:sd s1, 72(ra)<br>     |
|  11|[0x80003260]<br>0xFDFFFFBF7FF00007|- rs1 : x8<br> - rs2 : x9<br> - rd : x3<br> - rs2_w1_val == 4227858431<br> - rs2_w0_val == 4292870143<br> - rs1_w1_val == 4294967167<br>                                                                                                                                                             |[0x80000518]:URADD32 gp, fp, s1<br> [0x8000051c]:sd gp, 80(ra)<br>     |
|  12|[0x80003268]<br>0x0000000000000000|- rs1 : x23<br> - rs2 : x11<br> - rd : x0<br> - rs2_w1_val == 4261412863<br> - rs2_w0_val == 4290772991<br> - rs1_w1_val == 4<br> - rs1_w0_val == 4294959103<br>                                                                                                                                     |[0x80000544]:URADD32 zero, s7, a1<br> [0x80000548]:sd zero, 88(ra)<br> |
|  13|[0x80003270]<br>0x837FFFFF7800FFFF|- rs1 : x25<br> - rs2 : x29<br> - rd : x2<br> - rs2_w1_val == 4278190079<br> - rs2_w0_val == 4026531839<br> - rs1_w0_val == 131072<br>                                                                                                                                                               |[0x8000056c]:URADD32 sp, s9, t4<br> [0x80000570]:sd sp, 96(ra)<br>     |
|  14|[0x80003278]<br>0x7FBFFFFF2AAAAAAA|- rs1 : x0<br> - rs2 : x19<br> - rd : x23<br> - rs1_w0_val == 0<br> - rs2_w1_val == 4286578687<br> - rs2_w0_val == 1431655765<br> - rs1_w1_val == 0<br>                                                                                                                                              |[0x8000059c]:URADD32 s7, zero, s3<br> [0x800005a0]:sd s7, 104(ra)<br>  |
|  15|[0x80003280]<br>0xFFDEFFFF7FF80003|- rs1 : x21<br> - rs2 : x22<br> - rd : x10<br> - rs2_w1_val == 4290772991<br> - rs2_w0_val == 4293918719<br> - rs1_w1_val == 4294836223<br>                                                                                                                                                          |[0x800005c8]:URADD32 a0, s5, s6<br> [0x800005cc]:sd a0, 112(ra)<br>    |
|  16|[0x80003288]<br>0x81EFFFFF00000403|- rs1 : x2<br> - rs2 : x3<br> - rd : x19<br> - rs2_w1_val == 4292870143<br> - rs2_w0_val == 2048<br> - rs1_w1_val == 67108864<br>                                                                                                                                                                    |[0x800005f4]:URADD32 s3, sp, gp<br> [0x800005f8]:sd s3, 120(ra)<br>    |
|  17|[0x80003290]<br>0x7FF800079F7FFFFF|- rs1 : x4<br> - rs2 : x7<br> - rd : x28<br> - rs2_w1_val == 4293918719<br> - rs2_w0_val == 4278190079<br> - rs1_w0_val == 1073741824<br>                                                                                                                                                            |[0x80000614]:URADD32 t3, tp, t2<br> [0x80000618]:sd t3, 128(ra)<br>    |
|  18|[0x80003298]<br>0x7FFC000000008009|- rs1 : x14<br> - rs2 : x2<br> - rd : x29<br> - rs2_w1_val == 4294443007<br> - rs2_w0_val == 65536<br> - rs1_w1_val == 2<br>                                                                                                                                                                         |[0x80000644]:URADD32 t4, a4, sp<br> [0x80000648]:sd t4, 0(fp)<br>      |
|  19|[0x800032a0]<br>0xFFFEFFFEAAA2AAAA|- rs1 : x10<br> - rs2 : x13<br> - rd : x7<br> - rs2_w1_val == 4294836223<br> - rs1_w0_val == 1431655765<br>                                                                                                                                                                                          |[0x8000066c]:URADD32 t2, a0, a3<br> [0x80000670]:sd t2, 8(fp)<br>      |
|  20|[0x800032a8]<br>0x7FFF800660000006|- rs1 : x9<br> - rs2 : x17<br> - rd : x31<br> - rs2_w1_val == 4294901759<br>                                                                                                                                                                                                                         |[0x80000690]:URADD32 t6, s1, a7<br> [0x80000694]:sd t6, 16(fp)<br>     |
|  21|[0x800032b0]<br>0xFFFFBFFF600FFFFF|- rs1 : x3<br> - rs2 : x1<br> - rd : x26<br> - rs2_w1_val == 4294934527<br> - rs2_w0_val == 2097152<br> - rs1_w1_val == 4294967295<br> - rs1_w0_val == 3221225471<br>                                                                                                                                |[0x800006ac]:URADD32 s10, gp, ra<br> [0x800006b0]:sd s10, 24(fp)<br>   |
|  22|[0x800032b8]<br>0xFEFFDFFF8000EFFF|- rs1 : x30<br> - rs2 : x16<br> - rd : x21<br> - rs2_w1_val == 4294950911<br> - rs2_w0_val == 4294959103<br> - rs1_w1_val == 4261412863<br>                                                                                                                                                          |[0x800006dc]:URADD32 s5, t5, a6<br> [0x800006e0]:sd s5, 32(fp)<br>     |
|  23|[0x800032c0]<br>0x0000400000000020|- rs1 : x22<br> - rs2 : x0<br> - rd : x5<br> - rs2_w1_val == 0<br> - rs2_w0_val == 0<br> - rs1_w1_val == 32768<br> - rs1_w0_val == 64<br>                                                                                                                                                            |[0x800006fc]:URADD32 t0, s6, zero<br> [0x80000700]:sd t0, 40(fp)<br>   |
|  24|[0x800032c8]<br>0x803FF7FF83FFFFFF|- rs1 : x24<br> - rs2 : x12<br> - rd : x25<br> - rs2_w1_val == 4294963199<br> - rs2_w0_val == 4160749567<br> - rs1_w0_val == 268435456<br>                                                                                                                                                           |[0x80000720]:URADD32 s9, s8, a2<br> [0x80000724]:sd s9, 48(fp)<br>     |
|  25|[0x800032d0]<br>0x7FFFFBFFFFFFFFDD|- rs1 : x28<br> - rs2 : x20<br> - rd : x4<br> - rs2_w1_val == 4294965247<br> - rs2_w0_val == 4294967231<br> - rs1_w0_val == 4294967291<br>                                                                                                                                                           |[0x80000740]:URADD32 tp, t3, s4<br> [0x80000744]:sd tp, 56(fp)<br>     |
|  26|[0x800032d8]<br>0x7FFFFE017FFC0006|- rs1 : x13<br> - rs2 : x6<br> - rd : x14<br> - rs2_w1_val == 4294966271<br> - rs2_w0_val == 4294443007<br>                                                                                                                                                                                          |[0x80000764]:URADD32 a4, a3, t1<br> [0x80000768]:sd a4, 64(fp)<br>     |
|  27|[0x800032e0]<br>0xFFFF7EFF7FFFF800|- rs1 : x6<br> - rs2 : x23<br> - rd : x12<br> - rs2_w1_val == 4294966783<br> - rs2_w0_val == 2<br> - rs1_w0_val == 4294963199<br>                                                                                                                                                                    |[0x8000078c]:URADD32 a2, t1, s7<br> [0x80000790]:sd a2, 72(fp)<br>     |
|  28|[0x800032e8]<br>0x80001F7F7F800006|- rs1 : x29<br> - rs2 : x14<br> - rd : x30<br> - rs2_w1_val == 4294967039<br> - rs1_w1_val == 16384<br>                                                                                                                                                                                              |[0x800007b0]:URADD32 t5, t4, a4<br> [0x800007b4]:sd t5, 80(fp)<br>     |
|  29|[0x800032f0]<br>0x800FFFBF0000000D|- rs1 : x1<br> - rs2 : x28<br> - rd : x11<br> - rs2_w1_val == 4294967167<br> - rs1_w1_val == 2097152<br> - rs1_w0_val == 8<br>                                                                                                                                                                       |[0x800007d0]:URADD32 a1, ra, t3<br> [0x800007d4]:sd a1, 88(fp)<br>     |
|  30|[0x800032f8]<br>0xFFFFBFDFEFEFFFFF|- rs1 : x17<br> - rs2 : x18<br> - rd : x22<br> - rs2_w1_val == 4294967231<br> - rs2_w0_val == 3758096383<br> - rs1_w1_val == 4294934527<br>                                                                                                                                                          |[0x800007f4]:URADD32 s6, a7, s2<br> [0x800007f8]:sd s6, 96(fp)<br>     |
|  31|[0x80003300]<br>0x8007FFEF0000000A|- rs1 : x15<br> - rs2 : x5<br> - rd : x1<br> - rs2_w1_val == 4294967263<br> - rs1_w1_val == 1048576<br>                                                                                                                                                                                              |[0x8000081c]:URADD32 ra, a5, t0<br> [0x80000820]:sd ra, 0(sp)<br>      |
|  32|[0x80003308]<br>0xFFFEFFF7FFEFFF7F|- rs1 : x5<br> - rs2 : x15<br> - rd : x13<br> - rs2_w1_val == 4294967279<br> - rs2_w0_val == 4294967039<br>                                                                                                                                                                                          |[0x80000840]:URADD32 a3, t0, a5<br> [0x80000844]:sd a3, 8(sp)<br>      |
|  33|[0x80003310]<br>0x7FFFFFFD4007FFFF|- rs2_w1_val == 4294967287<br> - rs2_w0_val == 1048576<br> - rs1_w0_val == 2147483647<br>                                                                                                                                                                                                            |[0x80000860]:URADD32 t6, t5, t4<br> [0x80000864]:sd t6, 16(sp)<br>     |
|  34|[0x80003318]<br>0xBFFFFFFDFFF7F7FF|- rs2_w1_val == 4294967291<br> - rs2_w0_val == 4294963199<br> - rs1_w1_val == 2147483647<br> - rs1_w0_val == 4293918719<br>                                                                                                                                                                          |[0x8000088c]:URADD32 t6, t5, t4<br> [0x80000890]:sd t6, 24(sp)<br>     |
|  35|[0x80003320]<br>0x80000006800037FF|- rs2_w1_val == 4294967294<br> - rs2_w0_val == 32768<br>                                                                                                                                                                                                                                             |[0x800008b0]:URADD32 t6, t5, t4<br> [0x800008b4]:sd t6, 32(sp)<br>     |
|  36|[0x80003328]<br>0x400000047FFFE006|- rs2_w1_val == 2147483648<br> - rs2_w0_val == 4294950911<br>                                                                                                                                                                                                                                        |[0x800008dc]:URADD32 t6, t5, t4<br> [0x800008e0]:sd t6, 40(sp)<br>     |
|  37|[0x80003330]<br>0x2040000000200004|- rs2_w1_val == 1073741824<br>                                                                                                                                                                                                                                                                       |[0x80000900]:URADD32 t6, t5, t4<br> [0x80000904]:sd t6, 48(sp)<br>     |
|  38|[0x80003338]<br>0x8EFFFFFF00000802|- rs2_w1_val == 536870912<br> - rs2_w0_val == 4096<br>                                                                                                                                                                                                                                               |[0x80000928]:URADD32 t6, t5, t4<br> [0x8000092c]:sd t6, 56(sp)<br>     |
|  39|[0x80003340]<br>0x0808000067FFFFFF|- rs2_w1_val == 268435456<br>                                                                                                                                                                                                                                                                        |[0x8000094c]:URADD32 t6, t5, t4<br> [0x80000950]:sd t6, 64(sp)<br>     |
|  40|[0x80003348]<br>0x7BFFFFFFFFFFFEF7|- rs2_w1_val == 134217728<br> - rs1_w1_val == 4026531839<br> - rs1_w0_val == 4294966783<br>                                                                                                                                                                                                          |[0x80000970]:URADD32 t6, t5, t4<br> [0x80000974]:sd t6, 72(sp)<br>     |
|  41|[0x80003350]<br>0x81FFBFFF00800003|- rs2_w1_val == 67108864<br> - rs1_w0_val == 16777216<br>                                                                                                                                                                                                                                            |[0x80000990]:URADD32 t6, t5, t4<br> [0x80000994]:sd t6, 80(sp)<br>     |
|  42|[0x80003358]<br>0x0100000100200007|- rs2_w1_val == 33554432<br> - rs1_w0_val == 4194304<br>                                                                                                                                                                                                                                             |[0x800009b0]:URADD32 t6, t5, t4<br> [0x800009b4]:sd t6, 88(sp)<br>     |
|  43|[0x80003360]<br>0x807FFFF760000FFF|- rs2_w1_val == 16777216<br> - rs2_w0_val == 8192<br> - rs1_w1_val == 4294967279<br>                                                                                                                                                                                                                 |[0x800009d4]:URADD32 t6, t5, t4<br> [0x800009d8]:sd t6, 96(sp)<br>     |
|  44|[0x80003368]<br>0x0040010001000008|- rs2_w1_val == 8388608<br> - rs2_w0_val == 33554432<br>                                                                                                                                                                                                                                             |[0x800009f4]:URADD32 t6, t5, t4<br> [0x800009f8]:sd t6, 104(sp)<br>    |
|  45|[0x80003370]<br>0x7FDFFFFFA9AAAAAA|- rs2_w1_val == 4194304<br> - rs1_w1_val == 4286578687<br> - rs1_w0_val == 4261412863<br>                                                                                                                                                                                                            |[0x80000a24]:URADD32 t6, t5, t4<br> [0x80000a28]:sd t6, 112(sp)<br>    |
|  46|[0x80003378]<br>0x00100080BFFFFFBF|- rs2_w1_val == 2097152<br> - rs2_w0_val == 2147483647<br> - rs1_w1_val == 256<br> - rs1_w0_val == 4294967167<br>                                                                                                                                                                                    |[0x80000a48]:URADD32 t6, t5, t4<br> [0x80000a4c]:sd t6, 120(sp)<br>    |
|  47|[0x80003380]<br>0x000801007FFFFE06|- rs2_w1_val == 1048576<br> - rs2_w0_val == 4294966271<br>                                                                                                                                                                                                                                           |[0x80000a6c]:URADD32 t6, t5, t4<br> [0x80000a70]:sd t6, 128(sp)<br>    |
|  48|[0x80003388]<br>0x8003EFFF7C01FFFF|- rs2_w1_val == 524288<br> - rs1_w1_val == 4294959103<br> - rs1_w0_val == 262144<br>                                                                                                                                                                                                                 |[0x80000a90]:URADD32 t6, t5, t4<br> [0x80000a94]:sd t6, 136(sp)<br>    |
|  49|[0x80003390]<br>0x8001FFFF20000007|- rs2_w1_val == 262144<br> - rs1_w1_val == 4294967294<br>                                                                                                                                                                                                                                            |[0x80000aac]:URADD32 t6, t5, t4<br> [0x80000ab0]:sd t6, 144(sp)<br>    |
|  50|[0x80003398]<br>0x000100087FFFBFFF|- rs2_w1_val == 131072<br> - rs1_w0_val == 4294901759<br>                                                                                                                                                                                                                                            |[0x80000ad4]:URADD32 t6, t5, t4<br> [0x80000ad8]:sd t6, 152(sp)<br>    |
|  51|[0x800033a0]<br>0x000080037F80007F|- rs2_w1_val == 65536<br> - rs2_w0_val == 256<br> - rs1_w0_val == 4278190079<br>                                                                                                                                                                                                                     |[0x80000af4]:URADD32 t6, t5, t4<br> [0x80000af8]:sd t6, 160(sp)<br>    |
|  52|[0x800033a8]<br>0x0000500060007FFF|- rs2_w1_val == 32768<br> - rs1_w1_val == 8192<br> - rs1_w0_val == 65536<br>                                                                                                                                                                                                                         |[0x80000b18]:URADD32 t6, t5, t4<br> [0x80000b1c]:sd t6, 168(sp)<br>    |
|  53|[0x800033b0]<br>0x0040200000002000|- rs2_w1_val == 16384<br> - rs1_w0_val == 16384<br>                                                                                                                                                                                                                                                  |[0x80000b38]:URADD32 t6, t5, t4<br> [0x80000b3c]:sd t6, 176(sp)<br>    |
|  54|[0x800033b8]<br>0x004000057FFE3FFF|- rs2_w0_val == 4294705151<br> - rs1_w0_val == 32768<br>                                                                                                                                                                                                                                             |[0x80000b60]:URADD32 t6, t5, t4<br> [0x80000b64]:sd t6, 184(sp)<br>    |
|  55|[0x800033c0]<br>0x7C00007F40001000|- rs2_w0_val == 2147483648<br> - rs1_w0_val == 8192<br>                                                                                                                                                                                                                                              |[0x80000b80]:URADD32 t6, t5, t4<br> [0x80000b84]:sd t6, 192(sp)<br>    |
|  56|[0x800033c8]<br>0x800000FE00002800|- rs2_w0_val == 16384<br> - rs1_w0_val == 4096<br>                                                                                                                                                                                                                                                   |[0x80000ba0]:URADD32 t6, t5, t4<br> [0x80000ba4]:sd t6, 200(sp)<br>    |
|  57|[0x800033d0]<br>0x7FFFF7FF7FFFE3FF|- rs2_w1_val == 4096<br> - rs1_w0_val == 2048<br>                                                                                                                                                                                                                                                    |[0x80000bd0]:URADD32 t6, t5, t4<br> [0x80000bd4]:sd t6, 208(sp)<br>    |
|  58|[0x800033d8]<br>0xDFFDFFFF7FFF81FF|- rs2_w0_val == 4294901759<br> - rs1_w0_val == 1024<br>                                                                                                                                                                                                                                              |[0x80000bfc]:URADD32 t6, t5, t4<br> [0x80000c00]:sd t6, 216(sp)<br>    |
|  59|[0x800033e0]<br>0xBFFFFFFD7FF800FF|- rs1_w1_val == 4294967291<br> - rs1_w0_val == 512<br>                                                                                                                                                                                                                                               |[0x80000c24]:URADD32 t6, t5, t4<br> [0x80000c28]:sd t6, 224(sp)<br>    |
|  60|[0x800033e8]<br>0xFFEFEFFF7FFFF87F|- rs2_w1_val == 4294959103<br> - rs1_w1_val == 4292870143<br> - rs1_w0_val == 256<br>                                                                                                                                                                                                                |[0x80000c50]:URADD32 t6, t5, t4<br> [0x80000c54]:sd t6, 232(sp)<br>    |
|  61|[0x800033f0]<br>0x000000107FFFFFFF|- rs2_w1_val == 32<br> - rs2_w0_val == 4294967167<br> - rs1_w0_val == 128<br>                                                                                                                                                                                                                        |[0x80000c68]:URADD32 t6, t5, t4<br> [0x80000c6c]:sd t6, 240(sp)<br>    |
|  62|[0x800033f8]<br>0x002000097FFFFFEF|- rs1_w1_val == 4194304<br> - rs1_w0_val == 32<br>                                                                                                                                                                                                                                                   |[0x80000c88]:URADD32 t6, t5, t4<br> [0x80000c8c]:sd t6, 248(sp)<br>    |
|  63|[0x80003400]<br>0x81FFF7FF7FFFFFE0|- rs1_w0_val == 2<br>                                                                                                                                                                                                                                                                                |[0x80000ca8]:URADD32 t6, t5, t4<br> [0x80000cac]:sd t6, 256(sp)<br>    |
|  64|[0x80003408]<br>0x80FFEFFF7FFC0000|- rs1_w0_val == 1<br>                                                                                                                                                                                                                                                                                |[0x80000cd8]:URADD32 t6, t5, t4<br> [0x80000cdc]:sd t6, 264(sp)<br>    |
|  65|[0x80003410]<br>0x80003EFFFFFFFFFE|- rs2_w0_val == 4294967294<br> - rs1_w0_val == 4294967295<br>                                                                                                                                                                                                                                        |[0x80000cfc]:URADD32 t6, t5, t4<br> [0x80000d00]:sd t6, 272(sp)<br>    |
|  66|[0x80003418]<br>0x80000FEFFF7EFFFF|- rs2_w1_val == 8192<br> - rs1_w1_val == 4294967263<br>                                                                                                                                                                                                                                              |[0x80000d24]:URADD32 t6, t5, t4<br> [0x80000d28]:sd t6, 280(sp)<br>    |
|  67|[0x80003420]<br>0x7FE003FF8000037F|- rs2_w1_val == 2048<br> - rs1_w1_val == 4290772991<br>                                                                                                                                                                                                                                              |[0x80000d54]:URADD32 t6, t5, t4<br> [0x80000d58]:sd t6, 288(sp)<br>    |
|  68|[0x80003428]<br>0x800001EF00040003|- rs2_w1_val == 1024<br> - rs2_w0_val == 524288<br>                                                                                                                                                                                                                                                  |[0x80000d74]:URADD32 t6, t5, t4<br> [0x80000d78]:sd t6, 296(sp)<br>    |
|  69|[0x80003430]<br>0x0000010400000803|- rs2_w1_val == 512<br>                                                                                                                                                                                                                                                                              |[0x80000d94]:URADD32 t6, t5, t4<br> [0x80000d98]:sd t6, 304(sp)<br>    |
|  70|[0x80003438]<br>0x0000008380007DFF|- rs2_w1_val == 256<br>                                                                                                                                                                                                                                                                              |[0x80000db4]:URADD32 t6, t5, t4<br> [0x80000db8]:sd t6, 312(sp)<br>    |
|  71|[0x80003440]<br>0x8000001F20000008|- rs2_w1_val == 128<br> - rs2_w0_val == 16<br> - rs1_w1_val == 4294967231<br>                                                                                                                                                                                                                        |[0x80000dd0]:URADD32 t6, t5, t4<br> [0x80000dd4]:sd t6, 320(sp)<br>    |
|  72|[0x80003448]<br>0x00080020700001FF|- rs2_w1_val == 64<br> - rs2_w0_val == 1024<br> - rs1_w0_val == 3758096383<br>                                                                                                                                                                                                                       |[0x80000df4]:URADD32 t6, t5, t4<br> [0x80000df8]:sd t6, 328(sp)<br>    |
|  73|[0x80003450]<br>0x800000067FFF0009|- rs2_w1_val == 16<br>                                                                                                                                                                                                                                                                               |[0x80000e18]:URADD32 t6, t5, t4<br> [0x80000e1c]:sd t6, 336(sp)<br>    |
|  74|[0x80003458]<br>0x0001000400010008|- rs2_w1_val == 8<br> - rs2_w0_val == 131072<br>                                                                                                                                                                                                                                                     |[0x80000e38]:URADD32 t6, t5, t4<br> [0x80000e3c]:sd t6, 344(sp)<br>    |
|  75|[0x80003460]<br>0x000004027C0FFFFF|- rs2_w1_val == 4<br> - rs1_w1_val == 2048<br> - rs1_w0_val == 2097152<br>                                                                                                                                                                                                                           |[0x80000e58]:URADD32 t6, t5, t4<br> [0x80000e5c]:sd t6, 352(sp)<br>    |
|  76|[0x80003468]<br>0x000000010000000E|- rs2_w1_val == 2<br> - rs1_w1_val == 1<br>                                                                                                                                                                                                                                                          |[0x80000e78]:URADD32 t6, t5, t4<br> [0x80000e7c]:sd t6, 360(sp)<br>    |
|  77|[0x80003470]<br>0x80000001800FFFDF|- rs2_w1_val == 4294967295<br> - rs1_w0_val == 4294967231<br>                                                                                                                                                                                                                                        |[0x80000e94]:URADD32 t6, t5, t4<br> [0x80000e98]:sd t6, 368(sp)<br>    |
|  78|[0x80003478]<br>0x00000010000000C0|- rs1_w1_val == 32<br>                                                                                                                                                                                                                                                                               |[0x80000eac]:URADD32 t6, t5, t4<br> [0x80000eb0]:sd t6, 376(sp)<br>    |
|  79|[0x80003480]<br>0x0000208055555555|- rs2_w0_val == 2863311530<br>                                                                                                                                                                                                                                                                       |[0x80000ed4]:URADD32 t6, t5, t4<br> [0x80000ed8]:sd t6, 384(sp)<br>    |
|  80|[0x80003488]<br>0xFFFFFF778DFFFFFF|- rs2_w0_val == 4227858431<br>                                                                                                                                                                                                                                                                       |[0x80000ef4]:URADD32 t6, t5, t4<br> [0x80000ef8]:sd t6, 392(sp)<br>    |
|  81|[0x80003490]<br>0xFFFBFF7F7F000002|- rs2_w0_val == 4261412863<br> - rs1_w1_val == 4294443007<br>                                                                                                                                                                                                                                        |[0x80000f1c]:URADD32 t6, t5, t4<br> [0x80000f20]:sd t6, 400(sp)<br>    |
|  82|[0x80003498]<br>0x00020005FFBFDFFF|- rs2_w0_val == 4286578687<br> - rs1_w0_val == 4294950911<br>                                                                                                                                                                                                                                        |[0x80000f44]:URADD32 t6, t5, t4<br> [0x80000f48]:sd t6, 408(sp)<br>    |
|  83|[0x800034a0]<br>0xBFDFFFFFBFFFBFFF|- rs2_w0_val == 4294934527<br>                                                                                                                                                                                                                                                                       |[0x80000f74]:URADD32 t6, t5, t4<br> [0x80000f78]:sd t6, 416(sp)<br>    |
|  84|[0x800034a8]<br>0x2AAAAAAFFF7FFBFF|- rs2_w0_val == 4294965247<br>                                                                                                                                                                                                                                                                       |[0x80000fa4]:URADD32 t6, t5, t4<br> [0x80000fa8]:sd t6, 424(sp)<br>    |
|  85|[0x800034b0]<br>0xFFFF7F7FFFFFFEEF|- rs2_w0_val == 4294967263<br> - rs1_w1_val == 4294967039<br>                                                                                                                                                                                                                                        |[0x80000fc4]:URADD32 t6, t5, t4<br> [0x80000fc8]:sd t6, 432(sp)<br>    |
|  86|[0x800034b8]<br>0x55555558BFFFFFFB|- rs2_w0_val == 4294967287<br> - rs1_w0_val == 2147483648<br>                                                                                                                                                                                                                                        |[0x80000fe4]:URADD32 t6, t5, t4<br> [0x80000fe8]:sd t6, 440(sp)<br>    |
|  87|[0x800034c0]<br>0x040040007FE0003F|- rs2_w0_val == 128<br> - rs1_w0_val == 4290772991<br>                                                                                                                                                                                                                                               |[0x8000100c]:URADD32 t6, t5, t4<br> [0x80001010]:sd t6, 448(sp)<br>    |
|  88|[0x800034c8]<br>0x7FFFFFE300004020|- rs2_w0_val == 64<br>                                                                                                                                                                                                                                                                               |[0x8000102c]:URADD32 t6, t5, t4<br> [0x80001030]:sd t6, 456(sp)<br>    |
|  89|[0x800034d0]<br>0x000100007FF0000F|- rs2_w0_val == 32<br>                                                                                                                                                                                                                                                                               |[0x80001048]:URADD32 t6, t5, t4<br> [0x8000104c]:sd t6, 464(sp)<br>    |
|  90|[0x800034d8]<br>0xFDEFFFFF00000084|- rs2_w0_val == 8<br> - rs1_w1_val == 4227858431<br>                                                                                                                                                                                                                                                 |[0x80001070]:URADD32 t6, t5, t4<br> [0x80001074]:sd t6, 472(sp)<br>    |
|  91|[0x800034e0]<br>0xBFFFF7FF00000004|- rs2_w0_val == 4<br>                                                                                                                                                                                                                                                                                |[0x80001098]:URADD32 t6, t5, t4<br> [0x8000109c]:sd t6, 480(sp)<br>    |
|  92|[0x800034e8]<br>0x00000C0060000000|- rs2_w0_val == 1<br> - rs1_w1_val == 4096<br>                                                                                                                                                                                                                                                       |[0x800010bc]:URADD32 t6, t5, t4<br> [0x800010c0]:sd t6, 488(sp)<br>    |
|  93|[0x800034f0]<br>0x59555555FFFFD7FF|- rs1_w1_val == 2863311530<br>                                                                                                                                                                                                                                                                       |[0x800010f4]:URADD32 t6, t5, t4<br> [0x800010f8]:sd t6, 496(sp)<br>    |
|  94|[0x800034f8]<br>0x2AAAAABA2AAAABAA|- rs1_w1_val == 1431655765<br>                                                                                                                                                                                                                                                                       |[0x80001128]:URADD32 t6, t5, t4<br> [0x8000112c]:sd t6, 504(sp)<br>    |
|  95|[0x80003500]<br>0x600FFFFF00200005|- rs1_w1_val == 3221225471<br>                                                                                                                                                                                                                                                                       |[0x80001150]:URADD32 t6, t5, t4<br> [0x80001154]:sd t6, 512(sp)<br>    |
|  96|[0x80003508]<br>0x7000000480000002|- rs1_w1_val == 3758096383<br> - rs1_w0_val == 4294967294<br>                                                                                                                                                                                                                                        |[0x80001170]:URADD32 t6, t5, t4<br> [0x80001174]:sd t6, 520(sp)<br>    |
|  97|[0x80003510]<br>0x9BFFFFFF7FFFE002|- rs1_w1_val == 4160749567<br>                                                                                                                                                                                                                                                                       |[0x80001198]:URADD32 t6, t5, t4<br> [0x8000119c]:sd t6, 528(sp)<br>    |
|  98|[0x80003518]<br>0x9F7FFFFF00800007|- rs2_w0_val == 16777216<br> - rs1_w1_val == 4278190079<br>                                                                                                                                                                                                                                          |[0x800011c0]:URADD32 t6, t5, t4<br> [0x800011c4]:sd t6, 536(sp)<br>    |
|  99|[0x80003520]<br>0x7FF800087FFFC000|- rs1_w1_val == 4293918719<br> - rs1_w0_val == 4294934527<br>                                                                                                                                                                                                                                        |[0x800011e8]:URADD32 t6, t5, t4<br> [0x800011ec]:sd t6, 544(sp)<br>    |
| 100|[0x80003528]<br>0xFBFFDFFF04080000|- rs2_w0_val == 134217728<br> - rs1_w1_val == 4294950911<br> - rs1_w0_val == 1048576<br>                                                                                                                                                                                                             |[0x8000120c]:URADD32 t6, t5, t4<br> [0x80001210]:sd t6, 552(sp)<br>    |
| 101|[0x80003530]<br>0xFBFFF7FF7FFFFFE3|- rs1_w1_val == 4294963199<br>                                                                                                                                                                                                                                                                       |[0x80001230]:URADD32 t6, t5, t4<br> [0x80001234]:sd t6, 560(sp)<br>    |
| 102|[0x80003538]<br>0xFFFFF9FF80FFFFFD|- rs2_w0_val == 4294967291<br> - rs1_w1_val == 4294965247<br> - rs1_w0_val == 33554432<br>                                                                                                                                                                                                           |[0x80001250]:URADD32 t6, t5, t4<br> [0x80001254]:sd t6, 568(sp)<br>    |
| 103|[0x80003540]<br>0x7FFFFE0420000200|- rs2_w0_val == 1073741824<br> - rs1_w1_val == 4294966271<br>                                                                                                                                                                                                                                        |[0x8000126c]:URADD32 t6, t5, t4<br> [0x80001270]:sd t6, 576(sp)<br>    |
| 104|[0x80003548]<br>0xFFFFFEFD00200005|- rs1_w1_val == 4294966783<br>                                                                                                                                                                                                                                                                       |[0x8000128c]:URADD32 t6, t5, t4<br> [0x80001290]:sd t6, 584(sp)<br>    |
| 105|[0x80003550]<br>0xFBFFFFFB00400006|- rs2_w0_val == 8388608<br> - rs1_w1_val == 4294967287<br>                                                                                                                                                                                                                                           |[0x800012b0]:URADD32 t6, t5, t4<br> [0x800012b4]:sd t6, 592(sp)<br>    |
| 106|[0x80003558]<br>0xBFFFFFFD7FFFF006|- rs1_w1_val == 2147483648<br>                                                                                                                                                                                                                                                                       |[0x800012dc]:URADD32 t6, t5, t4<br> [0x800012e0]:sd t6, 600(sp)<br>    |
| 107|[0x80003560]<br>0x0000020980000007|- rs1_w1_val == 1024<br>                                                                                                                                                                                                                                                                             |[0x800012fc]:URADD32 t6, t5, t4<br> [0x80001300]:sd t6, 608(sp)<br>    |
| 108|[0x80003568]<br>0x00000080A9AAAAAA|- rs1_w1_val == 128<br>                                                                                                                                                                                                                                                                              |[0x80001324]:URADD32 t6, t5, t4<br> [0x80001328]:sd t6, 616(sp)<br>    |
| 109|[0x80003570]<br>0x7E00001F7FF00008|- rs1_w1_val == 64<br>                                                                                                                                                                                                                                                                               |[0x8000134c]:URADD32 t6, t5, t4<br> [0x80001350]:sd t6, 624(sp)<br>    |
| 110|[0x80003578]<br>0x800000037FF00006|- rs1_w1_val == 8<br>                                                                                                                                                                                                                                                                                |[0x80001370]:URADD32 t6, t5, t4<br> [0x80001374]:sd t6, 632(sp)<br>    |
| 111|[0x80003580]<br>0x10004000D5555534|- rs1_w0_val == 2863311530<br>                                                                                                                                                                                                                                                                       |[0x800013a0]:URADD32 t6, t5, t4<br> [0x800013a4]:sd t6, 640(sp)<br>    |
| 112|[0x80003588]<br>0x8001FEFFFBFFFDFF|- rs1_w1_val == 262144<br> - rs1_w0_val == 4160749567<br>                                                                                                                                                                                                                                            |[0x800013c4]:URADD32 t6, t5, t4<br> [0x800013c8]:sd t6, 648(sp)<br>    |
| 113|[0x80003590]<br>0x00014000FFBFDFFF|- rs1_w0_val == 4286578687<br>                                                                                                                                                                                                                                                                       |[0x800013f4]:URADD32 t6, t5, t4<br> [0x800013f8]:sd t6, 656(sp)<br>    |
| 114|[0x80003598]<br>0x0000000A00040000|- rs2_w0_val == 262144<br>                                                                                                                                                                                                                                                                           |[0x80001414]:URADD32 t6, t5, t4<br> [0x80001418]:sd t6, 664(sp)<br>    |
| 115|[0x800035a0]<br>0xFFFFFFDB7FFC07FF|- rs1_w0_val == 4294443007<br>                                                                                                                                                                                                                                                                       |[0x80001438]:URADD32 t6, t5, t4<br> [0x8000143c]:sd t6, 672(sp)<br>    |
| 116|[0x800035a8]<br>0xFFFFFFFBBFFDFFFF|- rs1_w0_val == 4294705151<br>                                                                                                                                                                                                                                                                       |[0x8000145c]:URADD32 t6, t5, t4<br> [0x80001460]:sd t6, 680(sp)<br>    |
| 117|[0x800035b0]<br>0x87FFFFFB800FFBFF|- rs1_w0_val == 4294965247<br>                                                                                                                                                                                                                                                                       |[0x80001484]:URADD32 t6, t5, t4<br> [0x80001488]:sd t6, 688(sp)<br>    |
| 118|[0x800035b8]<br>0x000410007FFFFFC8|- rs1_w1_val == 524288<br>                                                                                                                                                                                                                                                                           |[0x800014a8]:URADD32 t6, t5, t4<br> [0x800014ac]:sd t6, 696(sp)<br>    |
| 119|[0x800035c0]<br>0xFFFDFFDF7FFFFE05|- rs1_w0_val == 4294966271<br>                                                                                                                                                                                                                                                                       |[0x800014c8]:URADD32 t6, t5, t4<br> [0x800014cc]:sd t6, 704(sp)<br>    |
| 120|[0x800035c8]<br>0x7FFFC03F87FFFFFE|- rs2_w0_val == 4294967293<br>                                                                                                                                                                                                                                                                       |[0x800014e8]:URADD32 t6, t5, t4<br> [0x800014ec]:sd t6, 712(sp)<br>    |
| 121|[0x800035d0]<br>0x020000018000037F|- rs1_w0_val == 4294967039<br>                                                                                                                                                                                                                                                                       |[0x80001510]:URADD32 t6, t5, t4<br> [0x80001514]:sd t6, 720(sp)<br>    |
| 122|[0x800035d8]<br>0x7FFF00027FFFFFF0|- rs1_w0_val == 4294967263<br>                                                                                                                                                                                                                                                                       |[0x80001530]:URADD32 t6, t5, t4<br> [0x80001534]:sd t6, 728(sp)<br>    |
| 123|[0x800035e0]<br>0x8007FFFD08000004|- rs2_w0_val == 268435456<br>                                                                                                                                                                                                                                                                        |[0x80001550]:URADD32 t6, t5, t4<br> [0x80001554]:sd t6, 736(sp)<br>    |
| 124|[0x800035e8]<br>0xD5555553FF7FFFF7|- rs1_w0_val == 4294967279<br>                                                                                                                                                                                                                                                                       |[0x8000157c]:URADD32 t6, t5, t4<br> [0x80001580]:sd t6, 744(sp)<br>    |
| 125|[0x800035f0]<br>0x000048007FFFFFFE|- rs1_w0_val == 4294967287<br>                                                                                                                                                                                                                                                                       |[0x800015a0]:URADD32 t6, t5, t4<br> [0x800015a4]:sd t6, 752(sp)<br>    |
| 126|[0x800035f8]<br>0x200000087FFFFFFF|- rs1_w1_val == 1073741824<br>                                                                                                                                                                                                                                                                       |[0x800015c8]:URADD32 t6, t5, t4<br> [0x800015cc]:sd t6, 760(sp)<br>    |
| 127|[0x80003600]<br>0x8000000381FFFDFF|- rs2_w0_val == 67108864<br>                                                                                                                                                                                                                                                                         |[0x800015e4]:URADD32 t6, t5, t4<br> [0x800015e8]:sd t6, 768(sp)<br>    |
| 128|[0x80003608]<br>0x655555557FFFFFFF|- rs1_w1_val == 536870912<br>                                                                                                                                                                                                                                                                        |[0x80001614]:URADD32 t6, t5, t4<br> [0x80001618]:sd t6, 776(sp)<br>    |
| 129|[0x80003610]<br>0x80FFFFFFF7FFFFFE|- rs1_w1_val == 33554432<br> - rs1_w0_val == 4294967293<br>                                                                                                                                                                                                                                          |[0x80001634]:URADD32 t6, t5, t4<br> [0x80001638]:sd t6, 784(sp)<br>    |
| 130|[0x80003618]<br>0x87FFBFFF02000005|- rs1_w1_val == 268435456<br> - rs1_w0_val == 67108864<br>                                                                                                                                                                                                                                           |[0x8000165c]:URADD32 t6, t5, t4<br> [0x80001660]:sd t6, 792(sp)<br>    |
| 131|[0x80003620]<br>0x0400000100420000|- rs1_w0_val == 8388608<br>                                                                                                                                                                                                                                                                          |[0x80001680]:URADD32 t6, t5, t4<br> [0x80001684]:sd t6, 800(sp)<br>    |
| 132|[0x80003628]<br>0x7C7FFFFF00000006|- rs1_w1_val == 16777216<br>                                                                                                                                                                                                                                                                         |[0x800016a4]:URADD32 t6, t5, t4<br> [0x800016a8]:sd t6, 808(sp)<br>    |
| 133|[0x80003630]<br>0x80007BFF7FFF003F|- rs1_w1_val == 65536<br>                                                                                                                                                                                                                                                                            |[0x800016d4]:URADD32 t6, t5, t4<br> [0x800016d8]:sd t6, 816(sp)<br>    |
| 134|[0x80003638]<br>0x008000068002FFFF|- rs1_w0_val == 524288<br>                                                                                                                                                                                                                                                                           |[0x800016fc]:URADD32 t6, t5, t4<br> [0x80001700]:sd t6, 824(sp)<br>    |
| 135|[0x80003658]<br>0xFFBBFFFF2EAAAAAA|- rs1_w0_val == 134217728<br>                                                                                                                                                                                                                                                                        |[0x80001790]:URADD32 t6, t5, t4<br> [0x80001794]:sd t6, 856(sp)<br>    |
