(window.webpackJsonp=window.webpackJsonp||[]).push([[11],{216:function(n,i,e){"use strict";var a=e(76);e.n(a).a},232:function(n,i,e){"use strict";e.r(i);e(216);var a=e(0),o=Object(a.a)({},(function(){var n=this,i=n.$createElement,e=n._self._c||i;return e("ContentSlotsDistributor",{attrs:{"slot-key":n.$parent.slotKey}},[e("h1",{attrs:{id:"journal-and-book-chapters"}},[n._v("Journal and Book chapters")]),n._v(" "),e("h2",{attrs:{id:"book-chapters"}},[n._v("Book Chapters")]),n._v(" "),e("ul",[e("li",[n._v('Ying Wang, Xuyi Cai, Xiandong Zhao, "Energy-Efficient Neural Network Scheduling," Invited Book Chapter in Low Power Computer Vision-Improve the Efficiency of Artificial Intelligence, by Chapman and Hall/CRC, published in Feb.23 2022.')]),n._v(" "),e("li",[n._v('李晓维，路航，李华伟，王颖，鄢贵海, "多核处理器设计优化：低功耗、高可靠、易测试", 科学出版社.')])]),n._v(" "),e("h2",{attrs:{id:"_2025"}},[n._v("2025")]),n._v(" "),e("ul",[e("li",[n._v("[TCAD] Yibo Du, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Mengdi Wang, Xiaowei Li, Yinhe Han, "Chiplever: A Hardware-Software Co-Design Framework Towards Extension of Chiplet System for Fully Homomorphic Encryption," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2025.(CCF-A )')]),n._v(" "),e("li",[n._v("[TODAES] Cangyuan Li, Chujie Chen, Yudong Pan, Wenjun Xu, Yiqi Liu, Kaiyan Chang, Yujie Wang, Mengdi Wang, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Huawei Li, Yinhe Han, "Autosilicon: Scaling up rtl design generation capability of large language models," in ACM Transactions on Design Automation of Electronic Systems, 2025.(CCF-B )')]),n._v(" "),e("li",[n._v("[TODAES] K Chang, W Zhu, K Wang, X He, N Yang, Z Chen, D Jin, C Li, Y Zhou, "),e("strong",[n._v("Y Wang (通讯)")]),n._v(', "A data-centric chip design agent framework for Verilog code generation," in ACM Transactions on Design Automation of Electronic Systems, 2025.(CCF-B )')]),n._v(" "),e("li",[n._v("[TCAS-II] Mingju Chen, Junxian He, Haibing Wang, Tengxiao Wang, Haoran Gao, Liyuan Liu, Ying Wang, Cong Shi, “A Visual-Cortex-Mimetic Tiny Neuromorphic Vision Processor Based on Reconfigurable Cortical Neuron Unit,” in IEEE Transactions on Circuits and Systems--II: Express Briefs, 2025.")]),n._v(" "),e("li",[n._v("[TC] Hao Lv, Lei Zhang, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", “In-situ NAS: A Plug-and-Search Neural Architecture Search framework across hardware platforms,” in IEEE Transactions on Computers, 2025. (CCF-A )")])]),n._v(" "),e("h2",{attrs:{id:"_2024"}},[n._v("2024")]),n._v(" "),e("ul",[e("li",[e("p",[n._v("[TCAD] Lian Liu, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Weiwei Chen, Xiandong Zhao, Huawei Li, Xiaowei Li, Yinhe Han, "An Automatic Neural Network Architecture-and-Quantization Joint Optimization Framework for Efficient Model Inference," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Yintao He, Bing Li, Huawei Li, Xiaowei Li, Ying Wang, "A Task-Adaptive In-Situ ReRAM Computing for Graph Convolutional Networks," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] Hao Lv, Lei Zhang, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', "Improving DNN Accuracy on MLC PIM via Non-Ideal PIM Device Fine-Tuning," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v('[TSC] Long Cheng; Yue Wang; Feng Cheng; Cheng Liu; Zhiming Zhao; Ying Wang, "Advancements in Accelerating Deep Neural Network Inference on AIoT Devices: A Survey," in IEEE Transactions on Sustainable Computing, 2024.')])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Mingkai Chen; Cheng Liu; Shengwen Liang; Lei He; Ying Wang; Lei Zhang; Huawei Li; Xiaowei Li, "An Energy-Efficient In-Memory Accelerator for Graph Construction and Updating," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v('[FR] Yinhe Han, Haobo Xu, Meixuan Lu, Haoran Wang, Junpei Huang, Ying Wang, Yujie Wang, Feng Min, Qi Liu, Ming Liu, Ninghui Sun, "The big chip: Challenge, model and architecture," Fundamental Research 4 (6), 1431-1441, 2024')])]),n._v(" "),e("li",[e("p",[n._v('[JICS] Fuping Li, Ying Wang, Meixuan Lu, Yutong Zhu, Haoran Wang, Zhun Zhao, Junpei Huang, Xiaotong Wei, Xihao Liang, Yujie Wang, Haobo Xu, Huawei Li, Xiaowei Li, Qi Liu, Ming Liu, Ninghui Sun, Yinhe Han, "The Decomposition and Combination Paradigms of Chiplet-Based Integrated Chips," Integrated Circuits and Systems, 2024.')])]),n._v(" "),e("li",[e("p",[n._v("[TVLSI] Haitong Huang, Cheng Liu, Xinghua Xue, Bo Liu, Huawei Li, Xiaowei Li, MRFI: An Open-Source Multiresolution Fault Injection Framework for Neural Network Processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024.")])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Mingkai Chen, Cheng Liu, Shengwen Liang, Lei He, Ying Wang, Lei Zhang, Huawei Li, Xiaowei Li, "An Energy-Efficient In-Memory Accelerator for Graph Construction and Updating," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.')])]),n._v(" "),e("li",[e("p",[n._v('[TSC] L Cheng, Y Gu, Q Liu, L Yang, C Liu, Y Wang, "Advancements in accelerating deep neural network inference on AIoT devices: A survey," IEEE Transactions on Sustainable Computing 9 (6), 830-847')])])]),n._v(" "),e("h2",{attrs:{id:"_2023"}},[n._v("2023")]),n._v(" "),e("ul",[e("li",[e("p",[n._v('[FR] Yinhe Han, Haobo Xu, Meixuan Lu, Haoran Wang, Junpei Huang, Ying Wang, Yujie Wang, Feng Min, Qi Liu, Ming Liu, Ninghui Sun, "The Big Chip: Challenge, Model and Architecture," Fundamental Research, 2023.')])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Husheng Han, Xing Hu, Yifan Hao, Kaidi Xu, Pucheng Dang, Ying Wang, Yongwei Zhao, Zidong Du, Qi Guo, Yangzhi Wang, Xishan Zhang, Tianshi Chen, "Real-Time Robust Video Object Detection System Against Physical-World Adversarial Attacks," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v('[TSC] Long Cheng; Yue Wang; Feng Cheng; Cheng Liu; Zhiming Zhao; Ying Wang, "A Deep Reinforcement Learning-Based Preemptive Approach for Cost-Aware Cloud Job Scheduling," in IEEE Transactions on Sustainable Computing, 2023.')])]),n._v(" "),e("li",[e("p",[n._v('[JETCAS] Bi Wu; Haonan Zhu; Dayane Reis; Zhaohao Wang; Ying Wang; Ke Chen; Weiqiang Liu; Fabrizio Lombardi; Xiaobo Hu, "An Energy-Efficient Computing-in-Memory (CiM) Scheme Using Field-Free Spin-Orbit Torque (SOT) Magnetic RAMs", IEEE Transactions on Emerging Topics in Computing, 2023.')])]),n._v(" "),e("li",[e("p",[n._v('[TVLSI] Xinghua Xue; Cheng Liu; Bo Liu; Haitong Huang; Ying Wang; Tao Luo; Lei Zhang; Huawei Li; Xiaowei Li, "Exploring Winograd Convolution for Cost-Effective Neural Network Fault Tolerance", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023.(CCF-B )')])]),n._v(" "),e("li",[e("p",[n._v('[TVLSI] Xinghua Xue; Cheng Liu; Bo Liu; Haitong Huang; Ying Wang; Tao Luo; Lei Zhang; Huawei Li; Xiaowei Li, "Soft Error Reliability Analysis of Vision Transformers", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023.(CCF-B )')])]),n._v(" "),e("li",[e("p",[n._v('[TNSM] Long Cheng; Yue Wang; Feng Cheng; Cheng Liu; Zhiming Zhao; Ying Wang, "Toward Network-Aware Query Execution Systems in Large Datacenters," IEEE Transactions on Network and Service Management, 2023.')])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Haitong Huang and Xinghua Xue and Cheng Liu and Ying Wang and Tao Luo and Long Cheng and Huawei Li and Xiaowei Li, "Statistical Modeling of Soft Error Influence on Neural Networks," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v('[TETC] Wu, Bi and Zhu, Haonan and Reis, Dayane and Wang, Zhaohao and Wang, Ying and Chen, Ke and Liu, Weiqiang and Lombardi, Fabrizio and Hu, Xiaobo Sharon, "An Energy-Efficient Computing-in-Memory (CiM) Scheme Using Field-Free Spin-Orbit Torque (SOT) Magnetic RAMs," in IEEE Transactions on Emerging Topics in Computing, 2023.')])]),n._v(" "),e("li",[e("p",[n._v("[RA-L] Y. He, L. Zhang, C. Liu, L. Zhang and "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', "S 2  Loop: A Lightweight Spectral-Spatio Loop Closure Detector for Resource-Constrained Platforms," in IEEE Robotics and Automation Letters, vol. 8, no. 3, pp. 1826-1833, March 2023')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] S. Qu, B. Li, S. Zhao, L. Zhang and "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', "A Coordinated Model Pruning and Mapping Framework for RRAM-based DNN Accelerators," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023.(CCF-A )')])])]),n._v(" "),e("h2",{attrs:{id:"_2022"}},[n._v("2022")]),n._v(" "),e("ul",[e("li",[e("p",[n._v("[TCAD] Weiwei Chen, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Ying Xu, Chengsi Gao, Yinhe Han and Lei Zhang, "Amphis: Managing Reconfigurable Processor Architectures with Generative Adversarial Learning," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] Hao Lv, Bing Li, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Lei Zhang, "Variation Enhanced Attacks Against RRAM-based Neuromorphic Computing System," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TC] Wen Li, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", Cheng Liu, Yintao He, Lian Liu, Huawei Li, Xiaowei Li, “On-line Fault Protection for ReRAM-based Neural Networks,” in IEEE Transactions on Computers, 2022. (CCF-A )")])]),n._v(" "),e("li",[e("p",[n._v("[TC] Gao Chengsi, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", Han Yinhe, Chen Weiwei, Zhang Lei, “An Efficient and Intelligent Video Processing Architecture for Cloud-edge Video Streaming,” in IEEE Transactions on Computers, 2022. (CCF-A )")])]),n._v(" "),e("li",[e("p",[n._v("[TECS] Xuyi Cai, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Lei Zhang, "Optimus: An Operator Fusion Framework for Deep Neural Networks," ACM Transactions on Embedded Computing Systems, 2021.')])]),n._v(" "),e("li",[e("p",[n._v('[TECS] Weiwei Chen, Ying Wang (通讯), Cheng Liu, Lei Zhang, "A framework for Neural Network Architecture and Compile Co-Optimization," ACM Transactions on Embedded Computing Systems, 2021.')])]),n._v(" "),e("li",[e("p",[n._v('[TCAD] Xiandong Zhao, Ying Wang (通讯), Cheng Liu, Cong Shi, Kaijie Tu, Lei Zhang, "Network Pruning for Bit-Serial Accelerators," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[IEL] Feng Min; "),e("strong",[n._v("Ying Wang (通讯)")]),n._v('; Haobo Xu; Junpei Huang; Yujie Wang; Xingqi Zou; Meixuan Lu; Yinhe Han, "Dadu-SV: Accelerate Stereo Vision Processing on NPU," in IEEE Embedded Systems Letters, vol. 14, no. 4, pp. 191-194, Dec. 2022, doi: 10.1109/LES.2022.3162859.')])]),n._v(" "),e("li",[e("p",[n._v("[CCF-THPC] Shengwen Liang, Ying Wang, Huawei Li, Xiaowei Li, “Cognitive SSD+: a deep learning engine for energy-efficient unstructured data retrieval,” CCF Transactions on High Performance Computing, 2022.")])])]),n._v(" "),e("h2",{attrs:{id:"_2021"}},[n._v("2021")]),n._v(" "),e("ul",[e("li",[e("p",[n._v("[TCAD] Cheng Liu, Cheng Chu, Dawen Xu, "),e("strong",[n._v("Ying Wang")]),n._v(', Qianlong Wang, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, "HyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAS-I] Feng Min, Haobo Xu(通讯),"),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Yujie Wang, Jiajun Li, Xingqi Zou, Bei Li, Yinhe Han, "Dadu-Eye: A 5.3 TOPS/W, 30 fps/1080p High Accuracy Stereo Vision Accelerator," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 10, pp. 4207-4220, Oct. 2021.')])]),n._v(" "),e("li",[e("p",[n._v("[TCAS-II] Zhen He, Cong Shi, Tengxiao Wang, "),e("strong",[n._v("Ying Wang")]),n._v(", Min Tian, Xichuan Zhou, Ping Li, Liyuan Liu, Nanjian Wu, Gang Luo, “A Low-cost FPGA Implementation of Spiking Extreme Learning Machine With On-chip Reward-Modulated STDP Learning,” in IEEE Transactions on Circuits and Systems--II: Express Briefs, 2021.")])]),n._v(" "),e("li",[e("p",[n._v("[TC] Xuyi Cai, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", Chengsi Gao, Lei Zhang, “Olympus: Reaching Memory-Optimality on DNN Processors,” in IEEE Transactions on Computers, 2021. (CCF-A )")])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] Yongchen Wang, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Huawei Li, Xiaowei Li, "An Efficient Deep Learning Accelerator Architecture for Compressed Video Analysis,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Yintao He, Long Cheng, Huawei Li, Xiaowei Li, "A Fast Precision Tuning Solution for Always-On DNN Accelerators,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] Yintao He, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Huawei Li, Xiaowei Li, "Saving Energy of RRAM-based Neural Acceleratorthrough State-Aware Computing,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TC] Kaiwei Zou, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", Long Cheng, Huawei Li, Xiaowei Li, “CAP: Communication-aware Automated Parallelization for Deep Learning Inference on CMP Architectures,” in IEEE Transactions on Computers, 2021. (CCF-A )")])]),n._v(" "),e("li",[e("p",[n._v("[TVLSI] Dawen Xu, Meng He, Cheng Liu, "),e("strong",[n._v("Ying Wang")]),n._v(', Long Cheng, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, "R2F: A Remote Retraining Framework for AIoT Processors with Computing Errors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.(CCF-B )')])]),n._v(" "),e("li",[e("p",[n._v("[TPDS] Long Cheng, "),e("strong",[n._v("Ying Wang")]),n._v(', Qingzhi Liu, Dick H.J.Epema, Cheng Liu, Ying Mao, John Murphy, "Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers," in IEEE Transactions on Parallel and Distributed Systems, doi: 10.1109/TPDS.2021.3053241, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TC] Shengwen Liang, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Cheng Liu, Dawen Xu, Huawei Li, Xiaowei Li,"EnGN: An Energy-Efficient Accelerator for Large Graph Neural Networks,” in IEEE Transactions on Computers, 2021. (CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TCAD] Bing Li, Songyun Qu, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', "An Automated Quantization Framework for High-utilization RRAM-based PIM,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, doi: 10.1109/TCAD.2021.3061521, 2021.(CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TITS] M. Liu, L. Cheng, Y. Gu, "),e("strong",[n._v("Y. Wang")]),n._v(', Q. Liu and N. E. O\'Connor, "MPC-CSAS: Multi-Party Computation for Real-Time Privacy-Preserving Speed Advisory Systems," in IEEE Transactions on Intelligent Transportation Systems, doi: 10.1109/TITS.2021.3052840. (CCF-A )')])]),n._v(" "),e("li",[e("p",[n._v("[TVLSI] Dawen Xu, Ziyang Zhu, Cheng Liu, "),e("strong",[n._v("Ying Wang")]),n._v(', Shuang Zhao, Lei Zhang, Huaguo Liang, Huawei Li, Kwang-Ting Cheng, "Reliability Evaluation and Analysis of FPGA-based Neural Network Acceleration System", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.(CCF-B )')])])]),n._v(" "),e("h2",{attrs:{id:"_2020"}},[n._v("2020")]),n._v(" "),e("ul",[e("li",[n._v("[TC] Dawen Xu, Cheng Liu, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Kaijie Tu, Huawei Li, Bingsheng He, Lei Zhang, "Accelerating Generative Neural Networks on Unmodified Deep Learning Processors-A Software Approach,” in IEEE Transactions on Computers, 2020. (CCF-A )')]),n._v(" "),e("li",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Yongchen Wang, Long Cheng, Cong Shi, Huawei Li, Xiaowei Li, "An Edge 3D CNN Accelerator for Low Power Activity Recognition,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020.(CCF-A )')]),n._v(" "),e("li",[n._v("[TCAS-II] Bi Wu, Pengcheng Dai, Zhaohao Wang, Chao Wang, "),e("strong",[n._v("Ying Wang")]),n._v(", Jianlei Yang, Yuanqing Cheng, Dijun Liu, Youguang Zhang, Weisheng ZHAO, Xiaobo Sharon Hu, “A NAND-SPIN Based Magnetic ADC,” in IEEE Transactions on Circuits and Systems--II: Express Briefs, 2020.")]),n._v(" "),e("li",[n._v("[TCAS-I] Bi Wu, Peicheng Dai, Yuanqing Cheng, "),e("strong",[n._v("Ying Wang")]),n._v(", Jianlei Yang,Zhaohao Wang, Dijun Liu,Weisheng ZHAO, Sharon Hu, “Bulkyflip: A NAND-SPIN based Last-Level Cache with Bandwidth-oriented Write Management Policy,” in IEEE Transactions on circuit and system-I, 2020.")]),n._v(" "),e("li",[n._v("[TCAS-I] Bi Wu, Chao Wang, Zhaohao Wang, "),e("strong",[n._v("Ying Wang")]),n._v(', Deming Zhang, Dijun Liu, Youguang Zhang, Xiaobo Sharon Hu, "Field-Free 3T2SOT MRAM for Non-Volatile Cache Memories," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4660-4669. 2020.')]),n._v(" "),e("li",[n._v("[Sensors] He, W.; Huang, J.; Wang, T.; Lin, Y.; He, J.; Zhou, X.; Li, P.; "),e("strong",[n._v("Wang, Y")]),n._v(".; Wu, N.; Shi, C. A High-Speed Low-Cost VLSI System Capable of On-Chip Online Learning for Dynamic Vision Sensor Data Classification. Sensors 2020, 20, 4715.")]),n._v(" "),e("li",[n._v("[Neurocomputing] Tengxiao Wang, Cong Shi, Xichuan Zhou, Yingcheng Lin, Junxian He, Ping Gan, Ping Li, "),e("strong",[n._v("Ying Wang")]),n._v(", Liyuan Liu, Nanjian Wu, Gang Luo, CompSNN: A lightweight spiking neural network based on spatiotemporally compressive spike features, Neurocomputing, 2020.")])]),n._v(" "),e("h2",{attrs:{id:"_2019"}},[n._v("2019")]),n._v(" "),e("ul",[e("li",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Huawei Li, Xiaowei Li,"A QoS-QoR Aware CNN Accelerator Design Approach,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019.(CCF-A )')]),n._v(" "),e("li",[n._v("[TVLSI] Bi Wu, Beibei Zhang, Yuanqing Cheng, Youguang Zhang, Zhaohao Wang, "),e("strong",[n._v("Ying Wang")]),n._v(", Weisheng Zhao, “Chameleon: a Thermally Aware Reliable Design for STT-MRAM LLCs,” in IEEE Transactions on Very Large Scaled Integration Systems (TVLSI), 2019.(CCF-B)")]),n._v(" "),e("li",[n._v("[CAL19] Sheng Xu, Xiaoming Li, "),e("strong",[n._v("Ying Wang")]),n._v(", Yinhe Han, Xuehai Qian, Xiaowei Li, “PIMSim: A Flexible and Detailed Processing-in-Memory Simulator,” in IEEE Computer Architecture Letters, 2019.(CCF-B)")]),n._v(" "),e("li",[n._v("[JPDC] Long Cheng, "),e("strong",[n._v("Ying Wang")]),n._v(', Qingzhi Liu, Dick H. J. Epema, Cheng Liu, Ying Mao, John Murphy, "Load-balancing Distributed Outer Joins through Operator Decomposition," in Journal of Parallel and Distributed Computing(JPDC), 2019.(CCF-A)')]),n._v(" "),e("li",[n._v("[IEICE] Shichang Zhang, "),e("strong",[n._v("Ying Wang")]),n._v(", Yujie Wang, Xiaoming Chen, Yinhe Han, Xiaowei Li, “Thread: Towards fine-grained precision reconfiguration in variable-precision neural network accelerator,” IEICE Electronics Express, 2019.")]),n._v(" "),e("li",[n._v("[JETC] Yibin Tang, "),e("strong",[n._v("Ying Wang")]),n._v(", Huawei Li, Xiaowei Li, “MV-Net: Towards Real-time Deep Learning on Mobile GPGPU Systems,” ACM Journal onEmerging Technologies in Computing , 2019.(CCF-C)")]),n._v(" "),e("li",[n._v("[TPDS] Long Cheng, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Qingzhi Liu, Dick H. J. Epema, Cheng Liu, Ying Mao, John Murphy, "Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers," in IEEE Transactions on Parallel and Distributed System (TPDS), 2019.(CCF-A)')]),n._v(" "),e("li",[n._v("[TVLSI] Bi Wu, Beibei Zang, Yuanqing Cheng, "),e("strong",[n._v("Ying Wang")]),n._v(", Weisheng ZHAO, “An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design” in IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, 2019.(CCF-B)")])]),n._v(" "),e("h2",{attrs:{id:"_2018"}},[n._v("2018")]),n._v(" "),e("ul",[e("li",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Huawei Li, Xiaowei Li, "A Case of On-chip memory Sub-system Design for Low-Power Machine Learning Accelerators,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018.(CCF-A)')]),n._v(" "),e("li",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Huawei Li, Xiaowei Li, "A Low Overhead In-Network Data Compressor for the Memory Hierarchicy of Chip - Multi-Processors,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). (CCF-A)')]),n._v(" "),e("li",[n._v("[TCAD] Yun Cheng, Huawei Li, "),e("strong",[n._v("Ying Wang")]),n._v(", Xiaowei Li, Yingke Gao, Bo liu, “Cluster Restoration based Trace Signal Selection for Post-Silicon Debug,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2018.(CCF-A)")]),n._v(" "),e("li",[n._v("[ACCESS] Dandan Li, Shuzhen Yao, "),e("strong",[n._v("Ying Wang")]),n._v(', "Processor Design Space Exploration via Statistical Sampling and Semi-Supervised Ensemble Learning," IEEE Acess 2018.')]),n._v(" "),e("li",[n._v("[JCST] Shiqi Lian, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Yinhe Han，"DimRouter: A Multi-Mode Router Architecture for Higher Energy-Proportionality of On-Chip Networks,” J. Comput. Sci. Technol. 33(5): 984-997 (2018), (CCF-B)')]),n._v(" "),e("li",[n._v("[ACCESS] Cong Shi, Jiajun Li, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(', Gang Luo, "Exploiting Lightweight Statistical Learning for Event-Based Vision Processing," IEEE Access 2018.')]),n._v(" "),e("li",[n._v("李丹丹, 姚淑珍, "),e("strong",[n._v("王颖")]),n._v(", 王森章, 谭火彬, 基于半监督集成学习的多核设计空间探索, 北京航空航天大学学报, 2018 Vol.44 (4): 792-801")])]),n._v(" "),e("h2",{attrs:{id:"past-years"}},[n._v("past years")]),n._v(" "),e("ul",[e("li",[n._v("[TCAD] "),e("strong",[n._v("Ying Wang")]),n._v(', Cheng Wang, Yinhe Han, Huawei Li, Xiaowei Li, "Retention-Aware DRAM Assembly and Repair for Future FGR Memories,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)，2017. (CCF-A)')]),n._v(" "),e("li",[n._v("[TVLSI] Lili Song, "),e("strong",[n._v("Ying Wang (通讯)")]),n._v(", Yinhe Han, Huawei Li, Yuanqing Cheng, Xiaowei Li, “Approximate STT-RAM Buffer Design for General Purpose Neural Network Accelerator,” in IEEE Transactions on Very Large Scaled Integration Systems (TVLSI). 2017.(CCF-B)")]),n._v(" "),e("li",[n._v("[TCAD] Yun Cheng, Huawei Li, Ying Wang, Xiaowei Li, “On Trace Buffer Reuse based Trigger Generation in Post Silicon Debug,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2017.(CCF-A)")]),n._v(" "),e("li",[n._v("[TCAD] Bi Wu, Peicheng Dai, Yuanqing Cheng, Ying Wang, Jianlei Yang,Zhaohao Wang, Dijun Liu,Weisheng ZHAO, “A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs with Thermal Consideration” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2017.(CCF-A)")]),n._v(" "),e("li",[n._v("[JETC] Bing Li, Yu Hu, Ying Wang, Jing Ye, Xiaowei Li, “Power-Utility-Driven Write Management for MLC PCM,” ACM Journal onEmerging Technologies in Computing , 2016.(CCF-C)")]),n._v(" "),e("li",[n._v("[TVLSI] Ying Wang, Jiachao Deng, Yuntan Fang, Huawei Li, Xiaowei Li, “Resilience-Aware Frequency Tuning for Neural-Network based Approximate Computing Chips,” IEEE Transactions on Very Large Scaled Integration Systems (TVLSI), 2015.(CCF-B)")]),n._v(" "),e("li",[n._v("[TVLSI] Ying Wang, Lei Zhang, Yinhe Han, Huawei Li, Xiaowei Li, “Economizing TSV resources in 3D Network-on-Chip design,” in IEEE Transactions on Very Large Scaled Integration Systems (TVLSI). 2015.(CCF-B)")]),n._v(" "),e("li",[n._v("[TVLSI] Ying Wang, Yinhe Han, Yuanqing Cheng, Huawei Li, Xiaowei Li, “PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3D Die-Stacked PCM,” in IEEE Transactions on Very Large Scaled Integration Systems (TVLSI).(CCF-B)")]),n._v(" "),e("li",[n._v("[TVLSI] Ying Wang, Lei Zhang, Yinhe Han, Huawei Li, Xiaowei Li, “Data Remapping for Static NUCA in Degradable Tiled Chip Multiprocessors,” IEEE Transactions on Very Large Scaled Integration Systems (TVLSI), 2015.(CCF-B)")]),n._v(" "),e("li",[n._v("[TVLSI] Ying Wang, Yinhe Han, Huawei Li, Xiaowei Li, “VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache,” IEEE Transactions on Very Large Scaled Integration Systems (TVLSI), 2015.(CCF-B)")]),n._v(" "),e("li",[n._v("[TVLSI] Yinhe Han, Jianbo Dong, Kaiheng Weng, Ying Wang (通讯), Xiaowei Li, “Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation,” in IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, 2015.(CCF-B)")]),n._v(" "),e("li",[n._v("[IEICE] Bosheng Liu, Ying Wang, Zhiqiang You, Yinhe Han, Xiaowei Li, “A signal degradation reduction method for memristor ratioed logic (MRL) gates,” IEICE Electronics Express, 2015.")]),n._v(" "),e("li",[n._v("[CCF-THPC] Yibin Tang, Ying Wang, Huawei Li, Xiaowei Li, “To cloud or not to cloud: an on‑line scheduler for dynamic privacy‑protection of deep learning workload on edge devices,” CCF Transactions on High Performance Computing, (Early Access) DOI: 10.1007/s42514-020-00052-7.")]),n._v(" "),e("li",[n._v("[TVLSI] Hang Lu, Binzhang Fu, Ying Wang, Yinhe Han, Guihai Yan, Xiaowei Li, “RISO: Enforce Non-interfered Performance with Relaxed Network-on-Chip Isolation in Manycore Cloud Processors,” In IEEE Transactions on Very Large Scaled Integration Systems (TVLSI), 2015.(CCF-B)")]),n._v(" "),e("li",[n._v('[JCST] Ying Wang, Lei Zhang, Yinhe Han, Huawei Li. "Reinventing Memory System Design for Many-Accelerator Architecture," Journal of Computer Science and Technology (JCST), Mar. 2014.(CCF-B)')]),n._v(" "),e("li",[n._v("张磊，王颖， 陈云霁， 徐志伟， 张立新，可重塑处理器:用户可定义的加速器中处理器架构，网络新媒体技术 (期刊)，2013.")])])])}),[],!1,null,null,null);i.default=o.exports},76:function(n,i,e){}}]);