// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/20/2016 22:26:41"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_Comm (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_50mhz,
	LED);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_50mhz;
output 	[7:0] LED;

// Design Ports Information
// LED[0]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[1]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[4]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// clk_50mhz	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_Comm_v.sdo");
// synopsys translate_on

wire \U_HEARTBEAT|counter[0]~27_combout ;
wire \U_HEARTBEAT|counter[2]~32_combout ;
wire \U_HEARTBEAT|counter[3]~34_combout ;
wire \U_HEARTBEAT|counter[8]~44_combout ;
wire \U_HEARTBEAT|counter[10]~48_combout ;
wire \U_HEARTBEAT|counter[12]~52_combout ;
wire \U_HEARTBEAT|counter[18]~64_combout ;
wire \U_FSM_JTAG|state.S_WAIT~q ;
wire \U_FSM_JTAG|Add0~0_combout ;
wire \U_FSM_JTAG|Add0~6_combout ;
wire \U_FSM_JTAG|Add0~8_combout ;
wire \U_FSM_JTAG|Add0~13 ;
wire \U_FSM_JTAG|Add0~15 ;
wire \U_FSM_JTAG|Add0~14_combout ;
wire \U_FSM_JTAG|Add0~16_combout ;
wire \U_HEARTBEAT|Equal0~0_combout ;
wire \U_HEARTBEAT|Equal0~1_combout ;
wire \U_HEARTBEAT|Equal0~2_combout ;
wire \U_HEARTBEAT|Equal0~3_combout ;
wire \U_HEARTBEAT|Equal0~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|txmtt~q ;
wire \U_FSM_JTAG|U_JTAG_UART|txfll~q ;
wire \U_FSM_JTAG|state.S_SETTLE~q ;
wire \U_FSM_JTAG|wr~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull~combout ;
wire \U_FSM_JTAG|state~9_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \U_FSM_JTAG|state.S_WRITE~q ;
wire \U_FSM_JTAG|Selector4~0_combout ;
wire \U_FSM_JTAG|Selector4~1_combout ;
wire \U_FSM_JTAG|Add0~18_combout ;
wire \U_FSM_JTAG|Add0~19_combout ;
wire \U_FSM_JTAG|Add0~21_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \U_FSM_JTAG|state~12_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \clk_50mhz~input_o ;
wire \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_fbout ;
wire \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \U_HEARTBEAT|counter[0]~28 ;
wire \U_HEARTBEAT|counter[1]~30_combout ;
wire \U_RESET_TIMER|reset_counter[3]~0_combout ;
wire \U_RESET_TIMER|reset_counter[2]~1_combout ;
wire \U_RESET_TIMER|reset_counter[1]~3_combout ;
wire \U_RESET_TIMER|reset_counter[0]~2_combout ;
wire \U_RESET_TIMER|Equal0~0_combout ;
wire \U_HEARTBEAT|counter[26]~29_combout ;
wire \U_HEARTBEAT|counter[1]~31 ;
wire \U_HEARTBEAT|counter[2]~33 ;
wire \U_HEARTBEAT|counter[3]~35 ;
wire \U_HEARTBEAT|counter[4]~36_combout ;
wire \U_HEARTBEAT|counter[4]~37 ;
wire \U_HEARTBEAT|counter[5]~38_combout ;
wire \U_HEARTBEAT|counter[5]~39 ;
wire \U_HEARTBEAT|counter[6]~40_combout ;
wire \U_HEARTBEAT|counter[6]~41 ;
wire \U_HEARTBEAT|counter[7]~42_combout ;
wire \U_HEARTBEAT|counter[7]~43 ;
wire \U_HEARTBEAT|counter[8]~45 ;
wire \U_HEARTBEAT|counter[9]~46_combout ;
wire \U_HEARTBEAT|counter[9]~47 ;
wire \U_HEARTBEAT|counter[10]~49 ;
wire \U_HEARTBEAT|counter[11]~50_combout ;
wire \U_HEARTBEAT|counter[11]~51 ;
wire \U_HEARTBEAT|counter[12]~53 ;
wire \U_HEARTBEAT|counter[13]~54_combout ;
wire \U_HEARTBEAT|counter[13]~55 ;
wire \U_HEARTBEAT|counter[14]~56_combout ;
wire \U_HEARTBEAT|counter[14]~57 ;
wire \U_HEARTBEAT|counter[15]~58_combout ;
wire \U_HEARTBEAT|counter[15]~59 ;
wire \U_HEARTBEAT|counter[16]~61 ;
wire \U_HEARTBEAT|counter[17]~62_combout ;
wire \U_HEARTBEAT|counter[17]~63 ;
wire \U_HEARTBEAT|counter[18]~65 ;
wire \U_HEARTBEAT|counter[19]~66_combout ;
wire \U_HEARTBEAT|counter[16]~60_combout ;
wire \U_HEARTBEAT|Equal0~5_combout ;
wire \U_HEARTBEAT|counter[19]~67 ;
wire \U_HEARTBEAT|counter[20]~68_combout ;
wire \U_HEARTBEAT|counter[20]~69 ;
wire \U_HEARTBEAT|counter[21]~70_combout ;
wire \U_HEARTBEAT|counter[21]~71 ;
wire \U_HEARTBEAT|counter[22]~72_combout ;
wire \U_HEARTBEAT|Equal0~6_combout ;
wire \U_HEARTBEAT|counter[22]~73 ;
wire \U_HEARTBEAT|counter[23]~74_combout ;
wire \U_HEARTBEAT|counter[23]~75 ;
wire \U_HEARTBEAT|counter[24]~77 ;
wire \U_HEARTBEAT|counter[25]~78_combout ;
wire \U_HEARTBEAT|counter[25]~79 ;
wire \U_HEARTBEAT|counter[26]~80_combout ;
wire \U_HEARTBEAT|counter[24]~76_combout ;
wire \U_HEARTBEAT|Equal0~7_combout ;
wire \U_HEARTBEAT|Equal0~8_combout ;
wire \U_HEARTBEAT|heartbeat_arch~0_combout ;
wire \U_HEARTBEAT|heartbeat_arch~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \U_FSM_JTAG|U_JTAG_UART|ir[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \U_RESET_TIMER|Equal0~0clkctrl_outclk ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \U_FSM_JTAG|state.S_INIT~0_combout ;
wire \U_FSM_JTAG|state.S_INIT~q ;
wire \U_FSM_JTAG|state~10_combout ;
wire \U_FSM_JTAG|state.S_READ~q ;
wire \U_FSM_JTAG|WideOr1~0_combout ;
wire \U_FSM_JTAG|Selector14~1_combout ;
wire \U_FSM_JTAG|rd~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|ir[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|rxmtt~q ;
wire \U_FSM_JTAG|Selector14~0_combout ;
wire \U_FSM_JTAG|wr~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \U_FSM_JTAG|Add0~1 ;
wire \U_FSM_JTAG|Add0~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull~combout ;
wire \U_FSM_JTAG|U_JTAG_UART|rxfll~q ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ;
wire \U_FSM_JTAG|Add0~4 ;
wire \U_FSM_JTAG|Add0~7 ;
wire \U_FSM_JTAG|Add0~9 ;
wire \U_FSM_JTAG|Add0~11 ;
wire \U_FSM_JTAG|Add0~12_combout ;
wire \U_FSM_JTAG|Add0~20_combout ;
wire \U_FSM_JTAG|LessThan0~0_combout ;
wire \U_FSM_JTAG|LessThan0~1_combout ;
wire \U_FSM_JTAG|LessThan0~2_combout ;
wire \U_FSM_JTAG|Selector3~0_combout ;
wire \U_FSM_JTAG|state.S_STROBE~q ;
wire \U_FSM_JTAG|state~11_combout ;
wire \U_FSM_JTAG|state.S_CNT~q ;
wire \U_FSM_JTAG|WideOr2~0_combout ;
wire \U_FSM_JTAG|WideOr2~0clkctrl_outclk ;
wire \U_FSM_JTAG|Add0~10_combout ;
wire \U_FSM_JTAG|Add0~23_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|Mux0~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ;
wire \U_FSM_JTAG|Add0~22_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|Mux1~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|Mux2~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|Mux3~0_combout ;
wire \U_FSM_JTAG|Add0~5_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1_combout ;
wire \U_FSM_JTAG|Add0~2_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0_combout ;
wire \U_FSM_JTAG|U_JTAG_UART|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [7:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [5:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [7:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [4:0] \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \U_RESET_TIMER|reset_counter ;
wire [26:0] \U_HEARTBEAT|counter ;
wire [7:0] \U_FSM_JTAG|data_out ;
wire [7:0] \U_FSM_JTAG|U_JTAG_UART|shift_buffer ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|ir ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|bypass_v ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g ;
wire [5:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a ;
wire [6:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [4:0] \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [35:0] \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [0] = \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [1] = \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [2] = \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [3] = \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [4] = \U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];

assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];

// Location: FF_X27_Y18_N7
dffeas \U_HEARTBEAT|counter[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[0] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \U_HEARTBEAT|counter[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[2] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \U_HEARTBEAT|counter[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[3] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \U_HEARTBEAT|counter[10] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[10] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \U_HEARTBEAT|counter[8] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[8] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \U_HEARTBEAT|counter[12] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[12] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \U_HEARTBEAT|counter[18] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[18] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneiii_ram_block \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.ena1(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U_FSM_JTAG|data_out [7],\U_FSM_JTAG|data_out [6],\U_FSM_JTAG|data_out [5],\U_FSM_JTAG|data_out [4],\U_FSM_JTAG|data_out [3],\U_FSM_JTAG|data_out [2],\U_FSM_JTAG|data_out [1],\U_FSM_JTAG|data_out [0]}),
	.portaaddr({\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a [5],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [4],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3],
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ALTSYNCRAM";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 6;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 63;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 64;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 6;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 63;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 64;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneiii_lcell_comb \U_HEARTBEAT|counter[0]~27 (
// Equation(s):
// \U_HEARTBEAT|counter[0]~27_combout  = \U_HEARTBEAT|counter [0] $ (VCC)
// \U_HEARTBEAT|counter[0]~28  = CARRY(\U_HEARTBEAT|counter [0])

	.dataa(\U_HEARTBEAT|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_HEARTBEAT|counter[0]~27_combout ),
	.cout(\U_HEARTBEAT|counter[0]~28 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[0]~27 .lut_mask = 16'h55AA;
defparam \U_HEARTBEAT|counter[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiii_lcell_comb \U_HEARTBEAT|counter[2]~32 (
// Equation(s):
// \U_HEARTBEAT|counter[2]~32_combout  = (\U_HEARTBEAT|counter [2] & (\U_HEARTBEAT|counter[1]~31  $ (GND))) # (!\U_HEARTBEAT|counter [2] & (!\U_HEARTBEAT|counter[1]~31  & VCC))
// \U_HEARTBEAT|counter[2]~33  = CARRY((\U_HEARTBEAT|counter [2] & !\U_HEARTBEAT|counter[1]~31 ))

	.dataa(\U_HEARTBEAT|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[1]~31 ),
	.combout(\U_HEARTBEAT|counter[2]~32_combout ),
	.cout(\U_HEARTBEAT|counter[2]~33 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[2]~32 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiii_lcell_comb \U_HEARTBEAT|counter[3]~34 (
// Equation(s):
// \U_HEARTBEAT|counter[3]~34_combout  = (\U_HEARTBEAT|counter [3] & (!\U_HEARTBEAT|counter[2]~33 )) # (!\U_HEARTBEAT|counter [3] & ((\U_HEARTBEAT|counter[2]~33 ) # (GND)))
// \U_HEARTBEAT|counter[3]~35  = CARRY((!\U_HEARTBEAT|counter[2]~33 ) # (!\U_HEARTBEAT|counter [3]))

	.dataa(\U_HEARTBEAT|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[2]~33 ),
	.combout(\U_HEARTBEAT|counter[3]~34_combout ),
	.cout(\U_HEARTBEAT|counter[3]~35 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[3]~34 .lut_mask = 16'h5A5F;
defparam \U_HEARTBEAT|counter[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiii_lcell_comb \U_HEARTBEAT|counter[8]~44 (
// Equation(s):
// \U_HEARTBEAT|counter[8]~44_combout  = (\U_HEARTBEAT|counter [8] & (\U_HEARTBEAT|counter[7]~43  $ (GND))) # (!\U_HEARTBEAT|counter [8] & (!\U_HEARTBEAT|counter[7]~43  & VCC))
// \U_HEARTBEAT|counter[8]~45  = CARRY((\U_HEARTBEAT|counter [8] & !\U_HEARTBEAT|counter[7]~43 ))

	.dataa(\U_HEARTBEAT|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[7]~43 ),
	.combout(\U_HEARTBEAT|counter[8]~44_combout ),
	.cout(\U_HEARTBEAT|counter[8]~45 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[8]~44 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiii_lcell_comb \U_HEARTBEAT|counter[10]~48 (
// Equation(s):
// \U_HEARTBEAT|counter[10]~48_combout  = (\U_HEARTBEAT|counter [10] & (\U_HEARTBEAT|counter[9]~47  $ (GND))) # (!\U_HEARTBEAT|counter [10] & (!\U_HEARTBEAT|counter[9]~47  & VCC))
// \U_HEARTBEAT|counter[10]~49  = CARRY((\U_HEARTBEAT|counter [10] & !\U_HEARTBEAT|counter[9]~47 ))

	.dataa(\U_HEARTBEAT|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[9]~47 ),
	.combout(\U_HEARTBEAT|counter[10]~48_combout ),
	.cout(\U_HEARTBEAT|counter[10]~49 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[10]~48 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiii_lcell_comb \U_HEARTBEAT|counter[12]~52 (
// Equation(s):
// \U_HEARTBEAT|counter[12]~52_combout  = (\U_HEARTBEAT|counter [12] & (\U_HEARTBEAT|counter[11]~51  $ (GND))) # (!\U_HEARTBEAT|counter [12] & (!\U_HEARTBEAT|counter[11]~51  & VCC))
// \U_HEARTBEAT|counter[12]~53  = CARRY((\U_HEARTBEAT|counter [12] & !\U_HEARTBEAT|counter[11]~51 ))

	.dataa(\U_HEARTBEAT|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[11]~51 ),
	.combout(\U_HEARTBEAT|counter[12]~52_combout ),
	.cout(\U_HEARTBEAT|counter[12]~53 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[12]~52 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiii_lcell_comb \U_HEARTBEAT|counter[18]~64 (
// Equation(s):
// \U_HEARTBEAT|counter[18]~64_combout  = (\U_HEARTBEAT|counter [18] & (\U_HEARTBEAT|counter[17]~63  $ (GND))) # (!\U_HEARTBEAT|counter [18] & (!\U_HEARTBEAT|counter[17]~63  & VCC))
// \U_HEARTBEAT|counter[18]~65  = CARRY((\U_HEARTBEAT|counter [18] & !\U_HEARTBEAT|counter[17]~63 ))

	.dataa(\U_HEARTBEAT|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[17]~63 ),
	.combout(\U_HEARTBEAT|counter[18]~64_combout ),
	.cout(\U_HEARTBEAT|counter[18]~65 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[18]~64 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \U_FSM_JTAG|state.S_WAIT (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_RESET_TIMER|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_WAIT .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y26_N0
cycloneiii_ram_block \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U_FSM_JTAG|U_JTAG_UART|shift_buffer [7],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [6],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [5],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [4],
\U_FSM_JTAG|U_JTAG_UART|shift_buffer [3],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [2],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [1],\U_FSM_JTAG|U_JTAG_UART|shift_buffer [0]}),
	.portaaddr({\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a [5],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [4],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [3],
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [2],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1],\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ALTSYNCRAM";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 6;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 63;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 64;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 6;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 63;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 64;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~0 (
// Equation(s):
// \U_FSM_JTAG|Add0~0_combout  = \U_FSM_JTAG|data_out [0] $ (VCC)
// \U_FSM_JTAG|Add0~1  = CARRY(\U_FSM_JTAG|data_out [0])

	.dataa(gnd),
	.datab(\U_FSM_JTAG|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~0_combout ),
	.cout(\U_FSM_JTAG|Add0~1 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~0 .lut_mask = 16'h33CC;
defparam \U_FSM_JTAG|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~6 (
// Equation(s):
// \U_FSM_JTAG|Add0~6_combout  = (\U_FSM_JTAG|data_out [2] & (\U_FSM_JTAG|Add0~4  $ (GND))) # (!\U_FSM_JTAG|data_out [2] & (!\U_FSM_JTAG|Add0~4  & VCC))
// \U_FSM_JTAG|Add0~7  = CARRY((\U_FSM_JTAG|data_out [2] & !\U_FSM_JTAG|Add0~4 ))

	.dataa(\U_FSM_JTAG|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~4 ),
	.combout(\U_FSM_JTAG|Add0~6_combout ),
	.cout(\U_FSM_JTAG|Add0~7 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~6 .lut_mask = 16'hA50A;
defparam \U_FSM_JTAG|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~8 (
// Equation(s):
// \U_FSM_JTAG|Add0~8_combout  = (\U_FSM_JTAG|data_out [3] & (!\U_FSM_JTAG|Add0~7 )) # (!\U_FSM_JTAG|data_out [3] & ((\U_FSM_JTAG|Add0~7 ) # (GND)))
// \U_FSM_JTAG|Add0~9  = CARRY((!\U_FSM_JTAG|Add0~7 ) # (!\U_FSM_JTAG|data_out [3]))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~7 ),
	.combout(\U_FSM_JTAG|Add0~8_combout ),
	.cout(\U_FSM_JTAG|Add0~9 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~8 .lut_mask = 16'h3C3F;
defparam \U_FSM_JTAG|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~12 (
// Equation(s):
// \U_FSM_JTAG|Add0~12_combout  = (\U_FSM_JTAG|data_out [5] & (!\U_FSM_JTAG|Add0~11 )) # (!\U_FSM_JTAG|data_out [5] & ((\U_FSM_JTAG|Add0~11 ) # (GND)))
// \U_FSM_JTAG|Add0~13  = CARRY((!\U_FSM_JTAG|Add0~11 ) # (!\U_FSM_JTAG|data_out [5]))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~11 ),
	.combout(\U_FSM_JTAG|Add0~12_combout ),
	.cout(\U_FSM_JTAG|Add0~13 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~12 .lut_mask = 16'h3C3F;
defparam \U_FSM_JTAG|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~14 (
// Equation(s):
// \U_FSM_JTAG|Add0~14_combout  = (\U_FSM_JTAG|data_out [6] & (\U_FSM_JTAG|Add0~13  $ (GND))) # (!\U_FSM_JTAG|data_out [6] & (!\U_FSM_JTAG|Add0~13  & VCC))
// \U_FSM_JTAG|Add0~15  = CARRY((\U_FSM_JTAG|data_out [6] & !\U_FSM_JTAG|Add0~13 ))

	.dataa(\U_FSM_JTAG|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~13 ),
	.combout(\U_FSM_JTAG|Add0~14_combout ),
	.cout(\U_FSM_JTAG|Add0~15 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~14 .lut_mask = 16'hA50A;
defparam \U_FSM_JTAG|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~16 (
// Equation(s):
// \U_FSM_JTAG|Add0~16_combout  = \U_FSM_JTAG|Add0~15  $ (\U_FSM_JTAG|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|data_out [7]),
	.cin(\U_FSM_JTAG|Add0~15 ),
	.combout(\U_FSM_JTAG|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~16 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~0 (
// Equation(s):
// \U_HEARTBEAT|Equal0~0_combout  = (\U_HEARTBEAT|counter [2]) # ((\U_HEARTBEAT|counter [3]) # ((\U_HEARTBEAT|counter [1]) # (\U_HEARTBEAT|counter [0])))

	.dataa(\U_HEARTBEAT|counter [2]),
	.datab(\U_HEARTBEAT|counter [3]),
	.datac(\U_HEARTBEAT|counter [1]),
	.datad(\U_HEARTBEAT|counter [0]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~0 .lut_mask = 16'hFFFE;
defparam \U_HEARTBEAT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~1 (
// Equation(s):
// \U_HEARTBEAT|Equal0~1_combout  = (\U_HEARTBEAT|counter [7]) # ((\U_HEARTBEAT|counter [6]) # ((\U_HEARTBEAT|counter [4]) # (\U_HEARTBEAT|counter [5])))

	.dataa(\U_HEARTBEAT|counter [7]),
	.datab(\U_HEARTBEAT|counter [6]),
	.datac(\U_HEARTBEAT|counter [4]),
	.datad(\U_HEARTBEAT|counter [5]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~1 .lut_mask = 16'hFFFE;
defparam \U_HEARTBEAT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~2 (
// Equation(s):
// \U_HEARTBEAT|Equal0~2_combout  = (\U_HEARTBEAT|counter [10]) # ((\U_HEARTBEAT|counter [11]) # ((\U_HEARTBEAT|counter [9]) # (!\U_HEARTBEAT|counter [8])))

	.dataa(\U_HEARTBEAT|counter [10]),
	.datab(\U_HEARTBEAT|counter [11]),
	.datac(\U_HEARTBEAT|counter [8]),
	.datad(\U_HEARTBEAT|counter [9]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~2 .lut_mask = 16'hFFEF;
defparam \U_HEARTBEAT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~3 (
// Equation(s):
// \U_HEARTBEAT|Equal0~3_combout  = (((\U_HEARTBEAT|counter [12]) # (!\U_HEARTBEAT|counter [15])) # (!\U_HEARTBEAT|counter [14])) # (!\U_HEARTBEAT|counter [13])

	.dataa(\U_HEARTBEAT|counter [13]),
	.datab(\U_HEARTBEAT|counter [14]),
	.datac(\U_HEARTBEAT|counter [15]),
	.datad(\U_HEARTBEAT|counter [12]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~3 .lut_mask = 16'hFF7F;
defparam \U_HEARTBEAT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~4 (
// Equation(s):
// \U_HEARTBEAT|Equal0~4_combout  = (\U_HEARTBEAT|Equal0~2_combout ) # ((\U_HEARTBEAT|Equal0~0_combout ) # ((\U_HEARTBEAT|Equal0~1_combout ) # (\U_HEARTBEAT|Equal0~3_combout )))

	.dataa(\U_HEARTBEAT|Equal0~2_combout ),
	.datab(\U_HEARTBEAT|Equal0~0_combout ),
	.datac(\U_HEARTBEAT|Equal0~1_combout ),
	.datad(\U_HEARTBEAT|Equal0~3_combout ),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~4 .lut_mask = 16'hFFFE;
defparam \U_HEARTBEAT|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|txmtt (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|txmtt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|txmtt .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|txmtt .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|txfll (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|txfll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|txfll .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|txfll .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \U_FSM_JTAG|state.S_SETTLE (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_SETTLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_SETTLE .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_SETTLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiii_lcell_comb \U_FSM_JTAG|wr~2 (
// Equation(s):
// \U_FSM_JTAG|wr~2_combout  = (\U_FSM_JTAG|state.S_STROBE~q ) # (\U_FSM_JTAG|state.S_SETTLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|state.S_STROBE~q ),
	.datad(\U_FSM_JTAG|state.S_SETTLE~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|wr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|wr~2 .lut_mask = 16'hFFF0;
defparam \U_FSM_JTAG|wr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h2184;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5])))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h5A3C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h2184;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h3C5A;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull~combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull .lut_mask = 16'hF000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_wrfull .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneiii_lcell_comb \U_FSM_JTAG|state~9 (
// Equation(s):
// \U_FSM_JTAG|state~9_combout  = (!\U_RESET_TIMER|Equal0~0_combout  & \U_FSM_JTAG|state.S_READ~q )

	.dataa(gnd),
	.datab(\U_RESET_TIMER|Equal0~0_combout ),
	.datac(gnd),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|state~9 .lut_mask = 16'h3300;
defparam \U_FSM_JTAG|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \U_FSM_JTAG|state.S_WRITE (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_WRITE .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneiii_lcell_comb \U_FSM_JTAG|Selector4~0 (
// Equation(s):
// \U_FSM_JTAG|Selector4~0_combout  = (\U_FSM_JTAG|state.S_WRITE~q ) # ((\U_FSM_JTAG|state.S_WAIT~q  & \U_FSM_JTAG|U_JTAG_UART|rxmtt~q ))

	.dataa(\U_FSM_JTAG|state.S_WAIT~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.datad(\U_FSM_JTAG|state.S_WRITE~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Selector4~0 .lut_mask = 16'hFFA0;
defparam \U_FSM_JTAG|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiii_lcell_comb \U_FSM_JTAG|Selector4~1 (
// Equation(s):
// \U_FSM_JTAG|Selector4~1_combout  = (\U_FSM_JTAG|Selector4~0_combout ) # ((\U_FSM_JTAG|LessThan0~2_combout  & \U_FSM_JTAG|state.S_CNT~q ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Selector4~0_combout ),
	.datac(\U_FSM_JTAG|LessThan0~2_combout ),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Selector4~1 .lut_mask = 16'hFCCC;
defparam \U_FSM_JTAG|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~18 (
// Equation(s):
// \U_FSM_JTAG|Add0~18_combout  = (\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (!\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|Add0~16_combout  & \U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\U_FSM_JTAG|Add0~16_combout ),
	.datac(\U_FSM_JTAG|state.S_CNT~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~18 .lut_mask = 16'hAAC0;
defparam \U_FSM_JTAG|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~19 (
// Equation(s):
// \U_FSM_JTAG|Add0~19_combout  = (\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|Add0~14_combout ) # (!\U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\U_FSM_JTAG|Add0~14_combout ),
	.datac(\U_FSM_JTAG|state.S_CNT~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~19 .lut_mask = 16'hAACF;
defparam \U_FSM_JTAG|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~21 (
// Equation(s):
// \U_FSM_JTAG|Add0~21_combout  = (\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|Add0~8_combout  & ((\U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|Add0~8_combout ),
	.datab(\U_FSM_JTAG|state.S_READ~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~21 .lut_mask = 16'hE2C0;
defparam \U_FSM_JTAG|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h6006;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'hC000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h9009;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8241;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # ((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h00BF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneiii_lcell_comb \U_FSM_JTAG|state~12 (
// Equation(s):
// \U_FSM_JTAG|state~12_combout  = (!\U_RESET_TIMER|Equal0~0_combout  & \U_FSM_JTAG|state.S_SETTLE~q )

	.dataa(gnd),
	.datab(\U_RESET_TIMER|Equal0~0_combout ),
	.datac(gnd),
	.datad(\U_FSM_JTAG|state.S_SETTLE~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|state~12 .lut_mask = 16'h3300;
defparam \U_FSM_JTAG|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h2814;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0 .lut_mask = 16'h33CC;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [4])))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h5A3C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\U_FSM_JTAG|rd~combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\U_FSM_JTAG|rd~combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h4440;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h9696;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & (!\U_FSM_JTAG|U_JTAG_UART|ir [0] & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2 .lut_mask = 16'h0A00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2_combout  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~2_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0 .lut_mask = 16'h2000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hCDC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFF88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h7000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h015E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hA3A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h8140;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCF0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF03E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h4045;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h0BCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h1310;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0D08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h7700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneiii_io_obuf \LED[0]~output (
	.i(\U_HEARTBEAT|heartbeat_arch~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneiii_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneiii_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneiii_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneiii_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneiii_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N15
cycloneiii_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \clk_50mhz~input (
	.i(clk_50mhz),
	.ibar(gnd),
	.o(\clk_50mhz~input_o ));
// synopsys translate_off
defparam \clk_50mhz~input .bus_hold = "false";
defparam \clk_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneiii_pll \U_PLL_CLOCK|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50mhz~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .m = 12;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .n = 1;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5773;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "on";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U_PLL_CLOCK|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiii_lcell_comb \U_HEARTBEAT|counter[1]~30 (
// Equation(s):
// \U_HEARTBEAT|counter[1]~30_combout  = (\U_HEARTBEAT|counter [1] & (!\U_HEARTBEAT|counter[0]~28 )) # (!\U_HEARTBEAT|counter [1] & ((\U_HEARTBEAT|counter[0]~28 ) # (GND)))
// \U_HEARTBEAT|counter[1]~31  = CARRY((!\U_HEARTBEAT|counter[0]~28 ) # (!\U_HEARTBEAT|counter [1]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[0]~28 ),
	.combout(\U_HEARTBEAT|counter[1]~30_combout ),
	.cout(\U_HEARTBEAT|counter[1]~31 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[1]~30 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiii_lcell_comb \U_RESET_TIMER|reset_counter[3]~0 (
// Equation(s):
// \U_RESET_TIMER|reset_counter[3]~0_combout  = (\U_RESET_TIMER|reset_counter [3]) # ((\U_RESET_TIMER|reset_counter [0] & (\U_RESET_TIMER|reset_counter [1] & \U_RESET_TIMER|reset_counter [2])))

	.dataa(\U_RESET_TIMER|reset_counter [0]),
	.datab(\U_RESET_TIMER|reset_counter [1]),
	.datac(\U_RESET_TIMER|reset_counter [3]),
	.datad(\U_RESET_TIMER|reset_counter [2]),
	.cin(gnd),
	.combout(\U_RESET_TIMER|reset_counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[3]~0 .lut_mask = 16'hF8F0;
defparam \U_RESET_TIMER|reset_counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \U_RESET_TIMER|reset_counter[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_RESET_TIMER|reset_counter[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_RESET_TIMER|reset_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[3] .is_wysiwyg = "true";
defparam \U_RESET_TIMER|reset_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiii_lcell_comb \U_RESET_TIMER|reset_counter[2]~1 (
// Equation(s):
// \U_RESET_TIMER|reset_counter[2]~1_combout  = (\U_RESET_TIMER|reset_counter [0] & ((\U_RESET_TIMER|reset_counter [1] & ((\U_RESET_TIMER|reset_counter [3]) # (!\U_RESET_TIMER|reset_counter [2]))) # (!\U_RESET_TIMER|reset_counter [1] & 
// (\U_RESET_TIMER|reset_counter [2])))) # (!\U_RESET_TIMER|reset_counter [0] & (((\U_RESET_TIMER|reset_counter [2]))))

	.dataa(\U_RESET_TIMER|reset_counter [0]),
	.datab(\U_RESET_TIMER|reset_counter [1]),
	.datac(\U_RESET_TIMER|reset_counter [2]),
	.datad(\U_RESET_TIMER|reset_counter [3]),
	.cin(gnd),
	.combout(\U_RESET_TIMER|reset_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[2]~1 .lut_mask = 16'hF878;
defparam \U_RESET_TIMER|reset_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \U_RESET_TIMER|reset_counter[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_RESET_TIMER|reset_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_RESET_TIMER|reset_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[2] .is_wysiwyg = "true";
defparam \U_RESET_TIMER|reset_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiii_lcell_comb \U_RESET_TIMER|reset_counter[1]~3 (
// Equation(s):
// \U_RESET_TIMER|reset_counter[1]~3_combout  = (\U_RESET_TIMER|reset_counter [0] & (((\U_RESET_TIMER|reset_counter [2] & \U_RESET_TIMER|reset_counter [3])) # (!\U_RESET_TIMER|reset_counter [1]))) # (!\U_RESET_TIMER|reset_counter [0] & 
// (((\U_RESET_TIMER|reset_counter [1]))))

	.dataa(\U_RESET_TIMER|reset_counter [0]),
	.datab(\U_RESET_TIMER|reset_counter [2]),
	.datac(\U_RESET_TIMER|reset_counter [1]),
	.datad(\U_RESET_TIMER|reset_counter [3]),
	.cin(gnd),
	.combout(\U_RESET_TIMER|reset_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[1]~3 .lut_mask = 16'hDA5A;
defparam \U_RESET_TIMER|reset_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \U_RESET_TIMER|reset_counter[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_RESET_TIMER|reset_counter[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_RESET_TIMER|reset_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[1] .is_wysiwyg = "true";
defparam \U_RESET_TIMER|reset_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiii_lcell_comb \U_RESET_TIMER|reset_counter[0]~2 (
// Equation(s):
// \U_RESET_TIMER|reset_counter[0]~2_combout  = ((\U_RESET_TIMER|reset_counter [3] & (\U_RESET_TIMER|reset_counter [1] & \U_RESET_TIMER|reset_counter [2]))) # (!\U_RESET_TIMER|reset_counter [0])

	.dataa(\U_RESET_TIMER|reset_counter [3]),
	.datab(\U_RESET_TIMER|reset_counter [1]),
	.datac(\U_RESET_TIMER|reset_counter [0]),
	.datad(\U_RESET_TIMER|reset_counter [2]),
	.cin(gnd),
	.combout(\U_RESET_TIMER|reset_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[0]~2 .lut_mask = 16'h8F0F;
defparam \U_RESET_TIMER|reset_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \U_RESET_TIMER|reset_counter[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_RESET_TIMER|reset_counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_RESET_TIMER|reset_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_RESET_TIMER|reset_counter[0] .is_wysiwyg = "true";
defparam \U_RESET_TIMER|reset_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiii_lcell_comb \U_RESET_TIMER|Equal0~0 (
// Equation(s):
// \U_RESET_TIMER|Equal0~0_combout  = (((!\U_RESET_TIMER|reset_counter [2]) # (!\U_RESET_TIMER|reset_counter [0])) # (!\U_RESET_TIMER|reset_counter [1])) # (!\U_RESET_TIMER|reset_counter [3])

	.dataa(\U_RESET_TIMER|reset_counter [3]),
	.datab(\U_RESET_TIMER|reset_counter [1]),
	.datac(\U_RESET_TIMER|reset_counter [0]),
	.datad(\U_RESET_TIMER|reset_counter [2]),
	.cin(gnd),
	.combout(\U_RESET_TIMER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_RESET_TIMER|Equal0~0 .lut_mask = 16'h7FFF;
defparam \U_RESET_TIMER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiii_lcell_comb \U_HEARTBEAT|counter[26]~29 (
// Equation(s):
// \U_HEARTBEAT|counter[26]~29_combout  = (\U_RESET_TIMER|Equal0~0_combout ) # (!\U_HEARTBEAT|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_RESET_TIMER|Equal0~0_combout ),
	.datad(\U_HEARTBEAT|Equal0~8_combout ),
	.cin(gnd),
	.combout(\U_HEARTBEAT|counter[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|counter[26]~29 .lut_mask = 16'hF0FF;
defparam \U_HEARTBEAT|counter[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \U_HEARTBEAT|counter[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[1] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiii_lcell_comb \U_HEARTBEAT|counter[4]~36 (
// Equation(s):
// \U_HEARTBEAT|counter[4]~36_combout  = (\U_HEARTBEAT|counter [4] & (\U_HEARTBEAT|counter[3]~35  $ (GND))) # (!\U_HEARTBEAT|counter [4] & (!\U_HEARTBEAT|counter[3]~35  & VCC))
// \U_HEARTBEAT|counter[4]~37  = CARRY((\U_HEARTBEAT|counter [4] & !\U_HEARTBEAT|counter[3]~35 ))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[3]~35 ),
	.combout(\U_HEARTBEAT|counter[4]~36_combout ),
	.cout(\U_HEARTBEAT|counter[4]~37 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[4]~36 .lut_mask = 16'hC30C;
defparam \U_HEARTBEAT|counter[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \U_HEARTBEAT|counter[4] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[4] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiii_lcell_comb \U_HEARTBEAT|counter[5]~38 (
// Equation(s):
// \U_HEARTBEAT|counter[5]~38_combout  = (\U_HEARTBEAT|counter [5] & (!\U_HEARTBEAT|counter[4]~37 )) # (!\U_HEARTBEAT|counter [5] & ((\U_HEARTBEAT|counter[4]~37 ) # (GND)))
// \U_HEARTBEAT|counter[5]~39  = CARRY((!\U_HEARTBEAT|counter[4]~37 ) # (!\U_HEARTBEAT|counter [5]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[4]~37 ),
	.combout(\U_HEARTBEAT|counter[5]~38_combout ),
	.cout(\U_HEARTBEAT|counter[5]~39 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[5]~38 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \U_HEARTBEAT|counter[5] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[5] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiii_lcell_comb \U_HEARTBEAT|counter[6]~40 (
// Equation(s):
// \U_HEARTBEAT|counter[6]~40_combout  = (\U_HEARTBEAT|counter [6] & (\U_HEARTBEAT|counter[5]~39  $ (GND))) # (!\U_HEARTBEAT|counter [6] & (!\U_HEARTBEAT|counter[5]~39  & VCC))
// \U_HEARTBEAT|counter[6]~41  = CARRY((\U_HEARTBEAT|counter [6] & !\U_HEARTBEAT|counter[5]~39 ))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[5]~39 ),
	.combout(\U_HEARTBEAT|counter[6]~40_combout ),
	.cout(\U_HEARTBEAT|counter[6]~41 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[6]~40 .lut_mask = 16'hC30C;
defparam \U_HEARTBEAT|counter[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \U_HEARTBEAT|counter[6] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[6] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiii_lcell_comb \U_HEARTBEAT|counter[7]~42 (
// Equation(s):
// \U_HEARTBEAT|counter[7]~42_combout  = (\U_HEARTBEAT|counter [7] & (!\U_HEARTBEAT|counter[6]~41 )) # (!\U_HEARTBEAT|counter [7] & ((\U_HEARTBEAT|counter[6]~41 ) # (GND)))
// \U_HEARTBEAT|counter[7]~43  = CARRY((!\U_HEARTBEAT|counter[6]~41 ) # (!\U_HEARTBEAT|counter [7]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[6]~41 ),
	.combout(\U_HEARTBEAT|counter[7]~42_combout ),
	.cout(\U_HEARTBEAT|counter[7]~43 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[7]~42 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \U_HEARTBEAT|counter[7] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[7] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiii_lcell_comb \U_HEARTBEAT|counter[9]~46 (
// Equation(s):
// \U_HEARTBEAT|counter[9]~46_combout  = (\U_HEARTBEAT|counter [9] & (!\U_HEARTBEAT|counter[8]~45 )) # (!\U_HEARTBEAT|counter [9] & ((\U_HEARTBEAT|counter[8]~45 ) # (GND)))
// \U_HEARTBEAT|counter[9]~47  = CARRY((!\U_HEARTBEAT|counter[8]~45 ) # (!\U_HEARTBEAT|counter [9]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[8]~45 ),
	.combout(\U_HEARTBEAT|counter[9]~46_combout ),
	.cout(\U_HEARTBEAT|counter[9]~47 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[9]~46 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \U_HEARTBEAT|counter[9] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[9] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiii_lcell_comb \U_HEARTBEAT|counter[11]~50 (
// Equation(s):
// \U_HEARTBEAT|counter[11]~50_combout  = (\U_HEARTBEAT|counter [11] & (!\U_HEARTBEAT|counter[10]~49 )) # (!\U_HEARTBEAT|counter [11] & ((\U_HEARTBEAT|counter[10]~49 ) # (GND)))
// \U_HEARTBEAT|counter[11]~51  = CARRY((!\U_HEARTBEAT|counter[10]~49 ) # (!\U_HEARTBEAT|counter [11]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[10]~49 ),
	.combout(\U_HEARTBEAT|counter[11]~50_combout ),
	.cout(\U_HEARTBEAT|counter[11]~51 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[11]~50 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \U_HEARTBEAT|counter[11] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[11] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiii_lcell_comb \U_HEARTBEAT|counter[13]~54 (
// Equation(s):
// \U_HEARTBEAT|counter[13]~54_combout  = (\U_HEARTBEAT|counter [13] & (!\U_HEARTBEAT|counter[12]~53 )) # (!\U_HEARTBEAT|counter [13] & ((\U_HEARTBEAT|counter[12]~53 ) # (GND)))
// \U_HEARTBEAT|counter[13]~55  = CARRY((!\U_HEARTBEAT|counter[12]~53 ) # (!\U_HEARTBEAT|counter [13]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[12]~53 ),
	.combout(\U_HEARTBEAT|counter[13]~54_combout ),
	.cout(\U_HEARTBEAT|counter[13]~55 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[13]~54 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \U_HEARTBEAT|counter[13] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[13] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \U_HEARTBEAT|counter[14]~56 (
// Equation(s):
// \U_HEARTBEAT|counter[14]~56_combout  = (\U_HEARTBEAT|counter [14] & (\U_HEARTBEAT|counter[13]~55  $ (GND))) # (!\U_HEARTBEAT|counter [14] & (!\U_HEARTBEAT|counter[13]~55  & VCC))
// \U_HEARTBEAT|counter[14]~57  = CARRY((\U_HEARTBEAT|counter [14] & !\U_HEARTBEAT|counter[13]~55 ))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[13]~55 ),
	.combout(\U_HEARTBEAT|counter[14]~56_combout ),
	.cout(\U_HEARTBEAT|counter[14]~57 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[14]~56 .lut_mask = 16'hC30C;
defparam \U_HEARTBEAT|counter[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \U_HEARTBEAT|counter[14] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[14] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiii_lcell_comb \U_HEARTBEAT|counter[15]~58 (
// Equation(s):
// \U_HEARTBEAT|counter[15]~58_combout  = (\U_HEARTBEAT|counter [15] & (!\U_HEARTBEAT|counter[14]~57 )) # (!\U_HEARTBEAT|counter [15] & ((\U_HEARTBEAT|counter[14]~57 ) # (GND)))
// \U_HEARTBEAT|counter[15]~59  = CARRY((!\U_HEARTBEAT|counter[14]~57 ) # (!\U_HEARTBEAT|counter [15]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[14]~57 ),
	.combout(\U_HEARTBEAT|counter[15]~58_combout ),
	.cout(\U_HEARTBEAT|counter[15]~59 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[15]~58 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \U_HEARTBEAT|counter[15] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[15] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiii_lcell_comb \U_HEARTBEAT|counter[16]~60 (
// Equation(s):
// \U_HEARTBEAT|counter[16]~60_combout  = (\U_HEARTBEAT|counter [16] & (\U_HEARTBEAT|counter[15]~59  $ (GND))) # (!\U_HEARTBEAT|counter [16] & (!\U_HEARTBEAT|counter[15]~59  & VCC))
// \U_HEARTBEAT|counter[16]~61  = CARRY((\U_HEARTBEAT|counter [16] & !\U_HEARTBEAT|counter[15]~59 ))

	.dataa(\U_HEARTBEAT|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[15]~59 ),
	.combout(\U_HEARTBEAT|counter[16]~60_combout ),
	.cout(\U_HEARTBEAT|counter[16]~61 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[16]~60 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiii_lcell_comb \U_HEARTBEAT|counter[17]~62 (
// Equation(s):
// \U_HEARTBEAT|counter[17]~62_combout  = (\U_HEARTBEAT|counter [17] & (!\U_HEARTBEAT|counter[16]~61 )) # (!\U_HEARTBEAT|counter [17] & ((\U_HEARTBEAT|counter[16]~61 ) # (GND)))
// \U_HEARTBEAT|counter[17]~63  = CARRY((!\U_HEARTBEAT|counter[16]~61 ) # (!\U_HEARTBEAT|counter [17]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[16]~61 ),
	.combout(\U_HEARTBEAT|counter[17]~62_combout ),
	.cout(\U_HEARTBEAT|counter[17]~63 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[17]~62 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \U_HEARTBEAT|counter[17] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[17] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \U_HEARTBEAT|counter[19]~66 (
// Equation(s):
// \U_HEARTBEAT|counter[19]~66_combout  = (\U_HEARTBEAT|counter [19] & (!\U_HEARTBEAT|counter[18]~65 )) # (!\U_HEARTBEAT|counter [19] & ((\U_HEARTBEAT|counter[18]~65 ) # (GND)))
// \U_HEARTBEAT|counter[19]~67  = CARRY((!\U_HEARTBEAT|counter[18]~65 ) # (!\U_HEARTBEAT|counter [19]))

	.dataa(\U_HEARTBEAT|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[18]~65 ),
	.combout(\U_HEARTBEAT|counter[19]~66_combout ),
	.cout(\U_HEARTBEAT|counter[19]~67 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[19]~66 .lut_mask = 16'h5A5F;
defparam \U_HEARTBEAT|counter[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \U_HEARTBEAT|counter[19] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[19] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \U_HEARTBEAT|counter[16] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[16] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~5 (
// Equation(s):
// \U_HEARTBEAT|Equal0~5_combout  = ((\U_HEARTBEAT|counter [19]) # ((\U_HEARTBEAT|counter [17]) # (!\U_HEARTBEAT|counter [16]))) # (!\U_HEARTBEAT|counter [18])

	.dataa(\U_HEARTBEAT|counter [18]),
	.datab(\U_HEARTBEAT|counter [19]),
	.datac(\U_HEARTBEAT|counter [17]),
	.datad(\U_HEARTBEAT|counter [16]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~5 .lut_mask = 16'hFDFF;
defparam \U_HEARTBEAT|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiii_lcell_comb \U_HEARTBEAT|counter[20]~68 (
// Equation(s):
// \U_HEARTBEAT|counter[20]~68_combout  = (\U_HEARTBEAT|counter [20] & (\U_HEARTBEAT|counter[19]~67  $ (GND))) # (!\U_HEARTBEAT|counter [20] & (!\U_HEARTBEAT|counter[19]~67  & VCC))
// \U_HEARTBEAT|counter[20]~69  = CARRY((\U_HEARTBEAT|counter [20] & !\U_HEARTBEAT|counter[19]~67 ))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[19]~67 ),
	.combout(\U_HEARTBEAT|counter[20]~68_combout ),
	.cout(\U_HEARTBEAT|counter[20]~69 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[20]~68 .lut_mask = 16'hC30C;
defparam \U_HEARTBEAT|counter[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \U_HEARTBEAT|counter[20] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[20] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiii_lcell_comb \U_HEARTBEAT|counter[21]~70 (
// Equation(s):
// \U_HEARTBEAT|counter[21]~70_combout  = (\U_HEARTBEAT|counter [21] & (!\U_HEARTBEAT|counter[20]~69 )) # (!\U_HEARTBEAT|counter [21] & ((\U_HEARTBEAT|counter[20]~69 ) # (GND)))
// \U_HEARTBEAT|counter[21]~71  = CARRY((!\U_HEARTBEAT|counter[20]~69 ) # (!\U_HEARTBEAT|counter [21]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[20]~69 ),
	.combout(\U_HEARTBEAT|counter[21]~70_combout ),
	.cout(\U_HEARTBEAT|counter[21]~71 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[21]~70 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \U_HEARTBEAT|counter[21] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[21] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiii_lcell_comb \U_HEARTBEAT|counter[22]~72 (
// Equation(s):
// \U_HEARTBEAT|counter[22]~72_combout  = (\U_HEARTBEAT|counter [22] & (\U_HEARTBEAT|counter[21]~71  $ (GND))) # (!\U_HEARTBEAT|counter [22] & (!\U_HEARTBEAT|counter[21]~71  & VCC))
// \U_HEARTBEAT|counter[22]~73  = CARRY((\U_HEARTBEAT|counter [22] & !\U_HEARTBEAT|counter[21]~71 ))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[21]~71 ),
	.combout(\U_HEARTBEAT|counter[22]~72_combout ),
	.cout(\U_HEARTBEAT|counter[22]~73 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[22]~72 .lut_mask = 16'hC30C;
defparam \U_HEARTBEAT|counter[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \U_HEARTBEAT|counter[22] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[22] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~6 (
// Equation(s):
// \U_HEARTBEAT|Equal0~6_combout  = (((!\U_HEARTBEAT|counter [21]) # (!\U_HEARTBEAT|counter [20])) # (!\U_HEARTBEAT|counter [22])) # (!\U_HEARTBEAT|counter [23])

	.dataa(\U_HEARTBEAT|counter [23]),
	.datab(\U_HEARTBEAT|counter [22]),
	.datac(\U_HEARTBEAT|counter [20]),
	.datad(\U_HEARTBEAT|counter [21]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~6 .lut_mask = 16'h7FFF;
defparam \U_HEARTBEAT|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiii_lcell_comb \U_HEARTBEAT|counter[23]~74 (
// Equation(s):
// \U_HEARTBEAT|counter[23]~74_combout  = (\U_HEARTBEAT|counter [23] & (!\U_HEARTBEAT|counter[22]~73 )) # (!\U_HEARTBEAT|counter [23] & ((\U_HEARTBEAT|counter[22]~73 ) # (GND)))
// \U_HEARTBEAT|counter[23]~75  = CARRY((!\U_HEARTBEAT|counter[22]~73 ) # (!\U_HEARTBEAT|counter [23]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[22]~73 ),
	.combout(\U_HEARTBEAT|counter[23]~74_combout ),
	.cout(\U_HEARTBEAT|counter[23]~75 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[23]~74 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \U_HEARTBEAT|counter[23] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[23] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiii_lcell_comb \U_HEARTBEAT|counter[24]~76 (
// Equation(s):
// \U_HEARTBEAT|counter[24]~76_combout  = (\U_HEARTBEAT|counter [24] & (\U_HEARTBEAT|counter[23]~75  $ (GND))) # (!\U_HEARTBEAT|counter [24] & (!\U_HEARTBEAT|counter[23]~75  & VCC))
// \U_HEARTBEAT|counter[24]~77  = CARRY((\U_HEARTBEAT|counter [24] & !\U_HEARTBEAT|counter[23]~75 ))

	.dataa(\U_HEARTBEAT|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[23]~75 ),
	.combout(\U_HEARTBEAT|counter[24]~76_combout ),
	.cout(\U_HEARTBEAT|counter[24]~77 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[24]~76 .lut_mask = 16'hA50A;
defparam \U_HEARTBEAT|counter[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiii_lcell_comb \U_HEARTBEAT|counter[25]~78 (
// Equation(s):
// \U_HEARTBEAT|counter[25]~78_combout  = (\U_HEARTBEAT|counter [25] & (!\U_HEARTBEAT|counter[24]~77 )) # (!\U_HEARTBEAT|counter [25] & ((\U_HEARTBEAT|counter[24]~77 ) # (GND)))
// \U_HEARTBEAT|counter[25]~79  = CARRY((!\U_HEARTBEAT|counter[24]~77 ) # (!\U_HEARTBEAT|counter [25]))

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_HEARTBEAT|counter[24]~77 ),
	.combout(\U_HEARTBEAT|counter[25]~78_combout ),
	.cout(\U_HEARTBEAT|counter[25]~79 ));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[25]~78 .lut_mask = 16'h3C3F;
defparam \U_HEARTBEAT|counter[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \U_HEARTBEAT|counter[25] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[25] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiii_lcell_comb \U_HEARTBEAT|counter[26]~80 (
// Equation(s):
// \U_HEARTBEAT|counter[26]~80_combout  = \U_HEARTBEAT|counter [26] $ (!\U_HEARTBEAT|counter[25]~79 )

	.dataa(\U_HEARTBEAT|counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_HEARTBEAT|counter[25]~79 ),
	.combout(\U_HEARTBEAT|counter[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|counter[26]~80 .lut_mask = 16'hA5A5;
defparam \U_HEARTBEAT|counter[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \U_HEARTBEAT|counter[26] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[26] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \U_HEARTBEAT|counter[24] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|counter[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_HEARTBEAT|counter[26]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|counter[24] .is_wysiwyg = "true";
defparam \U_HEARTBEAT|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~7 (
// Equation(s):
// \U_HEARTBEAT|Equal0~7_combout  = ((\U_HEARTBEAT|counter [25]) # (!\U_HEARTBEAT|counter [24])) # (!\U_HEARTBEAT|counter [26])

	.dataa(gnd),
	.datab(\U_HEARTBEAT|counter [26]),
	.datac(\U_HEARTBEAT|counter [25]),
	.datad(\U_HEARTBEAT|counter [24]),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~7 .lut_mask = 16'hF3FF;
defparam \U_HEARTBEAT|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiii_lcell_comb \U_HEARTBEAT|Equal0~8 (
// Equation(s):
// \U_HEARTBEAT|Equal0~8_combout  = (\U_HEARTBEAT|Equal0~4_combout ) # ((\U_HEARTBEAT|Equal0~5_combout ) # ((\U_HEARTBEAT|Equal0~6_combout ) # (\U_HEARTBEAT|Equal0~7_combout )))

	.dataa(\U_HEARTBEAT|Equal0~4_combout ),
	.datab(\U_HEARTBEAT|Equal0~5_combout ),
	.datac(\U_HEARTBEAT|Equal0~6_combout ),
	.datad(\U_HEARTBEAT|Equal0~7_combout ),
	.cin(gnd),
	.combout(\U_HEARTBEAT|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|Equal0~8 .lut_mask = 16'hFFFE;
defparam \U_HEARTBEAT|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiii_lcell_comb \U_HEARTBEAT|heartbeat_arch~0 (
// Equation(s):
// \U_HEARTBEAT|heartbeat_arch~0_combout  = \U_HEARTBEAT|heartbeat_arch~q  $ (!\U_HEARTBEAT|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_HEARTBEAT|heartbeat_arch~q ),
	.datad(\U_HEARTBEAT|Equal0~8_combout ),
	.cin(gnd),
	.combout(\U_HEARTBEAT|heartbeat_arch~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_HEARTBEAT|heartbeat_arch~0 .lut_mask = 16'hF00F;
defparam \U_HEARTBEAT|heartbeat_arch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \U_HEARTBEAT|heartbeat_arch (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_HEARTBEAT|heartbeat_arch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_RESET_TIMER|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_HEARTBEAT|heartbeat_arch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_HEARTBEAT|heartbeat_arch .is_wysiwyg = "true";
defparam \U_HEARTBEAT|heartbeat_arch .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneiii_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneiii_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y15_N0
cycloneiii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X23_Y20_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hC840;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h4E10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\~QIC_CREATED_GND~I_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\~QIC_CREATED_GND~I_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|ir[1]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|ir[1]~1_combout  = !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|ir[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|ir[1]~1 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|ir[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hAAC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ))

	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .lut_mask = 16'hC000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|ir[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|ir[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|ir[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]))

	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0 .lut_mask = 16'h0C00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \U_RESET_TIMER|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_RESET_TIMER|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_RESET_TIMER|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \U_RESET_TIMER|Equal0~0clkctrl .clock_type = "global clock";
defparam \U_RESET_TIMER|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h2000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'hA5F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9696;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hC3C3;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0500;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h5AF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h4400;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ) # 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hFF80;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneiii_lcell_comb \U_FSM_JTAG|state.S_INIT~0 (
// Equation(s):
// \U_FSM_JTAG|state.S_INIT~0_combout  = !\U_RESET_TIMER|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_RESET_TIMER|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|state.S_INIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_INIT~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|state.S_INIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \U_FSM_JTAG|state.S_INIT (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|state.S_INIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_INIT .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiii_lcell_comb \U_FSM_JTAG|state~10 (
// Equation(s):
// \U_FSM_JTAG|state~10_combout  = (\U_FSM_JTAG|state.S_WAIT~q  & (!\U_RESET_TIMER|Equal0~0_combout  & !\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ))

	.dataa(\U_FSM_JTAG|state.S_WAIT~q ),
	.datab(\U_RESET_TIMER|Equal0~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|state~10 .lut_mask = 16'h0202;
defparam \U_FSM_JTAG|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \U_FSM_JTAG|state.S_READ (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_READ .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneiii_lcell_comb \U_FSM_JTAG|WideOr1~0 (
// Equation(s):
// \U_FSM_JTAG|WideOr1~0_combout  = (\U_FSM_JTAG|state.S_WAIT~q ) # ((\U_FSM_JTAG|state.S_READ~q ) # (!\U_FSM_JTAG|state.S_INIT~q ))

	.dataa(\U_FSM_JTAG|state.S_WAIT~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|state.S_INIT~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|WideOr1~0 .lut_mask = 16'hFFAF;
defparam \U_FSM_JTAG|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiii_lcell_comb \U_FSM_JTAG|Selector14~1 (
// Equation(s):
// \U_FSM_JTAG|Selector14~1_combout  = (\U_FSM_JTAG|state.S_WAIT~q  & !\U_FSM_JTAG|U_JTAG_UART|rxmtt~q )

	.dataa(\U_FSM_JTAG|state.S_WAIT~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Selector14~1 .lut_mask = 16'h0A0A;
defparam \U_FSM_JTAG|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneiii_lcell_comb \U_FSM_JTAG|rd (
// Equation(s):
// \U_FSM_JTAG|rd~combout  = (\U_FSM_JTAG|WideOr1~0_combout  & ((\U_FSM_JTAG|Selector14~1_combout ))) # (!\U_FSM_JTAG|WideOr1~0_combout  & (\U_FSM_JTAG|rd~combout ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|WideOr1~0_combout ),
	.datac(\U_FSM_JTAG|rd~combout ),
	.datad(\U_FSM_JTAG|Selector14~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|rd~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|rd .lut_mask = 16'hFC30;
defparam \U_FSM_JTAG|rd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\U_FSM_JTAG|rd~combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\U_FSM_JTAG|rd~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hFA00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0022;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'hF03C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h3CF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'hC33C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hF00F;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hF078;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'hF078;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h9669;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h4004;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout )))) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'hB830;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0002;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'hA5F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h3C5A;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h5AF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hCCF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0440;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & 
// ((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h0444;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|ir[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|ir[0]~0_combout  = !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|ir[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|ir[0]~0 .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|ir[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|ir[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|ir[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|ir[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\U_FSM_JTAG|U_JTAG_UART|ir [0])))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'h0080;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'hA55A;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[1]~0_combout ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h5AF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [4])))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h2D78;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hAAF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1EB4;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ) # 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ) # (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'hFFDE;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(!\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty~combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h0505;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|rxmtt (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_rdempty~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|rxmtt .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|rxmtt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiii_lcell_comb \U_FSM_JTAG|Selector14~0 (
// Equation(s):
// \U_FSM_JTAG|Selector14~0_combout  = (!\U_FSM_JTAG|state.S_READ~q  & ((\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ) # (!\U_FSM_JTAG|state.S_WAIT~q )))

	.dataa(\U_FSM_JTAG|state.S_WAIT~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Selector14~0 .lut_mask = 16'h00F5;
defparam \U_FSM_JTAG|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiii_lcell_comb \U_FSM_JTAG|wr (
// Equation(s):
// \U_FSM_JTAG|wr~combout  = (\U_FSM_JTAG|Selector14~0_combout  & (!\U_FSM_JTAG|wr~2_combout )) # (!\U_FSM_JTAG|Selector14~0_combout  & ((\U_FSM_JTAG|wr~combout )))

	.dataa(\U_FSM_JTAG|wr~2_combout ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|Selector14~0_combout ),
	.datad(\U_FSM_JTAG|wr~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|wr~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|wr .lut_mask = 16'h5F50;
defparam \U_FSM_JTAG|wr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [4]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1EB4;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'hA5F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hCCF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .lut_mask = 16'hF0F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0220;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout  = (!\U_FSM_JTAG|wr~combout  & ((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datac(\U_FSM_JTAG|wr~combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq .lut_mask = 16'h030F;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'hAA55;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N19
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h000C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h5AF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] $ 
// (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [5])))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h5A3C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hCCF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ) # 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ) # (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'hEFFE;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout )

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'hAA00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1] & 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8241;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout )))) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout )) # (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h1B5F;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout  = (!\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & 
// !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [0] & (\U_FSM_JTAG|U_JTAG_UART|ir [1] & 
// (\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout  & !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h0080;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\U_RESET_TIMER|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a[5] (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a [5] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5] $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a [5]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a[5] .lut_mask = 16'h3C3C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|ram_address_a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneiii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a[5] (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a [5] = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5] $ (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a [5]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a[5] .lut_mask = 16'h0FF0;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|ram_address_a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )

	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h3C3C;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~3 (
// Equation(s):
// \U_FSM_JTAG|Add0~3_combout  = (\U_FSM_JTAG|data_out [1] & (!\U_FSM_JTAG|Add0~1 )) # (!\U_FSM_JTAG|data_out [1] & ((\U_FSM_JTAG|Add0~1 ) # (GND)))
// \U_FSM_JTAG|Add0~4  = CARRY((!\U_FSM_JTAG|Add0~1 ) # (!\U_FSM_JTAG|data_out [1]))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~1 ),
	.combout(\U_FSM_JTAG|Add0~3_combout ),
	.cout(\U_FSM_JTAG|Add0~4 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~3 .lut_mask = 16'h3C3F;
defparam \U_FSM_JTAG|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & ((\U_FSM_JTAG|U_JTAG_UART|rxmtt~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|rxmtt~q ),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2 .lut_mask = 16'hAACC;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull~combout  = (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull~combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull .lut_mask = 16'hF000;
defparam \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|rxfll (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|int_wrfull~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|rxfll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|rxfll .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|rxfll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & ((\U_FSM_JTAG|U_JTAG_UART|rxfll~q )))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|rxfll~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3 .lut_mask = 16'hBB88;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|cdr_delayed (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_cdr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|cdr_delayed .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|cdr_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  = ((!\U_FSM_JTAG|U_JTAG_UART|ir [0] & \U_FSM_JTAG|U_JTAG_UART|ir [1])) # (!\U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q )

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.datab(gnd),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4 .lut_mask = 16'h50FF;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~10 (
// Equation(s):
// \U_FSM_JTAG|Add0~10_combout  = (\U_FSM_JTAG|data_out [4] & (\U_FSM_JTAG|Add0~9  $ (GND))) # (!\U_FSM_JTAG|data_out [4] & (!\U_FSM_JTAG|Add0~9  & VCC))
// \U_FSM_JTAG|Add0~11  = CARRY((\U_FSM_JTAG|data_out [4] & !\U_FSM_JTAG|Add0~9 ))

	.dataa(\U_FSM_JTAG|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_FSM_JTAG|Add0~9 ),
	.combout(\U_FSM_JTAG|Add0~10_combout ),
	.cout(\U_FSM_JTAG|Add0~11 ));
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~10 .lut_mask = 16'hA50A;
defparam \U_FSM_JTAG|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~20 (
// Equation(s):
// \U_FSM_JTAG|Add0~20_combout  = (\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|Add0~12_combout  & \U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\U_FSM_JTAG|Add0~12_combout ),
	.datac(\U_FSM_JTAG|state.S_CNT~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~20 .lut_mask = 16'hAAC0;
defparam \U_FSM_JTAG|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[5] (
// Equation(s):
// \U_FSM_JTAG|data_out [5] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~20_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [5])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Add0~20_combout ),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [5]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [5]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[5] .lut_mask = 16'hCFC0;
defparam \U_FSM_JTAG|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[7] (
// Equation(s):
// \U_FSM_JTAG|data_out [7] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~18_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [7])))

	.dataa(\U_FSM_JTAG|Add0~18_combout ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [7]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [7]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[7] .lut_mask = 16'hAFA0;
defparam \U_FSM_JTAG|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneiii_lcell_comb \U_FSM_JTAG|LessThan0~0 (
// Equation(s):
// \U_FSM_JTAG|LessThan0~0_combout  = (\U_FSM_JTAG|data_out [7]) # ((\U_FSM_JTAG|data_out [6] & \U_FSM_JTAG|data_out [5]))

	.dataa(\U_FSM_JTAG|data_out [6]),
	.datab(\U_FSM_JTAG|data_out [5]),
	.datac(gnd),
	.datad(\U_FSM_JTAG|data_out [7]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|LessThan0~0 .lut_mask = 16'hFF88;
defparam \U_FSM_JTAG|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiii_lcell_comb \U_FSM_JTAG|LessThan0~1 (
// Equation(s):
// \U_FSM_JTAG|LessThan0~1_combout  = (\U_FSM_JTAG|data_out [3] & ((\U_FSM_JTAG|data_out [2]) # ((\U_FSM_JTAG|data_out [1] & \U_FSM_JTAG|data_out [0]))))

	.dataa(\U_FSM_JTAG|data_out [3]),
	.datab(\U_FSM_JTAG|data_out [1]),
	.datac(\U_FSM_JTAG|data_out [2]),
	.datad(\U_FSM_JTAG|data_out [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|LessThan0~1 .lut_mask = 16'hA8A0;
defparam \U_FSM_JTAG|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[6] (
// Equation(s):
// \U_FSM_JTAG|data_out [6] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~19_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [6])))

	.dataa(\U_FSM_JTAG|Add0~19_combout ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [6]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[6] .lut_mask = 16'hAFA0;
defparam \U_FSM_JTAG|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneiii_lcell_comb \U_FSM_JTAG|LessThan0~2 (
// Equation(s):
// \U_FSM_JTAG|LessThan0~2_combout  = (\U_FSM_JTAG|LessThan0~0_combout ) # ((\U_FSM_JTAG|data_out [4] & (\U_FSM_JTAG|LessThan0~1_combout  & \U_FSM_JTAG|data_out [6])))

	.dataa(\U_FSM_JTAG|data_out [4]),
	.datab(\U_FSM_JTAG|LessThan0~0_combout ),
	.datac(\U_FSM_JTAG|LessThan0~1_combout ),
	.datad(\U_FSM_JTAG|data_out [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|LessThan0~2 .lut_mask = 16'hECCC;
defparam \U_FSM_JTAG|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneiii_lcell_comb \U_FSM_JTAG|Selector3~0 (
// Equation(s):
// \U_FSM_JTAG|Selector3~0_combout  = ((!\U_FSM_JTAG|LessThan0~2_combout  & \U_FSM_JTAG|state.S_CNT~q )) # (!\U_FSM_JTAG|state.S_INIT~q )

	.dataa(gnd),
	.datab(\U_FSM_JTAG|state.S_INIT~q ),
	.datac(\U_FSM_JTAG|LessThan0~2_combout ),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Selector3~0 .lut_mask = 16'h3F33;
defparam \U_FSM_JTAG|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \U_FSM_JTAG|state.S_STROBE (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U_RESET_TIMER|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_STROBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_STROBE .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_STROBE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiii_lcell_comb \U_FSM_JTAG|state~11 (
// Equation(s):
// \U_FSM_JTAG|state~11_combout  = (!\U_RESET_TIMER|Equal0~0_combout  & \U_FSM_JTAG|state.S_STROBE~q )

	.dataa(gnd),
	.datab(\U_RESET_TIMER|Equal0~0_combout ),
	.datac(\U_FSM_JTAG|state.S_STROBE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|state~11 .lut_mask = 16'h3030;
defparam \U_FSM_JTAG|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \U_FSM_JTAG|state.S_CNT (
	.clk(\U_PLL_CLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U_FSM_JTAG|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|state.S_CNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|state.S_CNT .is_wysiwyg = "true";
defparam \U_FSM_JTAG|state.S_CNT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiii_lcell_comb \U_FSM_JTAG|WideOr2~0 (
// Equation(s):
// \U_FSM_JTAG|WideOr2~0_combout  = (\U_FSM_JTAG|state.S_READ~q ) # ((\U_FSM_JTAG|state.S_CNT~q ) # (!\U_FSM_JTAG|state.S_INIT~q ))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|state.S_READ~q ),
	.datac(\U_FSM_JTAG|state.S_INIT~q ),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|WideOr2~0 .lut_mask = 16'hFFCF;
defparam \U_FSM_JTAG|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiii_clkctrl \U_FSM_JTAG|WideOr2~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_FSM_JTAG|WideOr2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ));
// synopsys translate_off
defparam \U_FSM_JTAG|WideOr2~0clkctrl .clock_type = "global clock";
defparam \U_FSM_JTAG|WideOr2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[3] (
// Equation(s):
// \U_FSM_JTAG|data_out [3] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~21_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [3])))

	.dataa(\U_FSM_JTAG|Add0~21_combout ),
	.datab(gnd),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [3]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [3]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[3] .lut_mask = 16'hAFA0;
defparam \U_FSM_JTAG|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~23 (
// Equation(s):
// \U_FSM_JTAG|Add0~23_combout  = (\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|Add0~10_combout  & \U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\U_FSM_JTAG|Add0~10_combout ),
	.datac(\U_FSM_JTAG|state.S_CNT~q ),
	.datad(\U_FSM_JTAG|state.S_READ~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~23 .lut_mask = 16'hAAC0;
defparam \U_FSM_JTAG|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[4] (
// Equation(s):
// \U_FSM_JTAG|data_out [4] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~23_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [4])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Add0~23_combout ),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [4]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [4]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[4] .lut_mask = 16'hCFC0;
defparam \U_FSM_JTAG|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|Mux0~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|Mux0~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (\altera_internal_jtag~TDIUTAP )) # (!\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (((\U_FSM_JTAG|U_JTAG_UART|ir [1] & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|Mux0~0 .lut_mask = 16'hB888;
defparam \U_FSM_JTAG|U_JTAG_UART|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 .lut_mask = 16'h4400;
defparam \U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \U_FSM_JTAG|U_JTAG_UART|sdr_delayed (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|U_VJTAG|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|sdr_delayed .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|sdr_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [0] & ((\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q ) # ((\U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q )))) # (!\U_FSM_JTAG|U_JTAG_UART|ir [0] & (\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q  & 
// (\U_FSM_JTAG|U_JTAG_UART|ir [1])))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|cdr_delayed~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5 .lut_mask = 16'hEAC8;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N7
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[7] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~22 (
// Equation(s):
// \U_FSM_JTAG|Add0~22_combout  = (\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [2])))) # (!\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|Add0~6_combout  & ((\U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|Add0~6_combout ),
	.datab(\U_FSM_JTAG|state.S_READ~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~22 .lut_mask = 16'hE2C0;
defparam \U_FSM_JTAG|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[2] (
// Equation(s):
// \U_FSM_JTAG|data_out [2] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~22_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [2])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Add0~22_combout ),
	.datac(\U_FSM_JTAG|data_out [2]),
	.datad(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [2]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[2] .lut_mask = 16'hCCF0;
defparam \U_FSM_JTAG|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|Mux1~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|Mux1~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (\U_FSM_JTAG|U_JTAG_UART|shift_buffer [7])) # (!\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (((\U_FSM_JTAG|U_JTAG_UART|ir [1] & 
// \U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [7]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|Mux1~0 .lut_mask = 16'hB888;
defparam \U_FSM_JTAG|U_JTAG_UART|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N17
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[6] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|Mux2~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|Mux2~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (((\U_FSM_JTAG|U_JTAG_UART|shift_buffer [6])))) # (!\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (\U_FSM_JTAG|U_JTAG_UART|ir [1] & 
// ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [6]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|Mux2~0 .lut_mask = 16'hCCA0;
defparam \U_FSM_JTAG|U_JTAG_UART|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N21
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[5] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|Mux3~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|Mux3~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & (((\U_FSM_JTAG|U_JTAG_UART|shift_buffer [5])))) # (!\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout  & 
// (\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ((\U_FSM_JTAG|U_JTAG_UART|ir [1]))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [5]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|Mux3~0 .lut_mask = 16'hCCA0;
defparam \U_FSM_JTAG|U_JTAG_UART|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[4] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[3]~3_combout ),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[2]~2_combout ),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~5 (
// Equation(s):
// \U_FSM_JTAG|Add0~5_combout  = (\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\U_FSM_JTAG|state.S_READ~q  & (\U_FSM_JTAG|state.S_CNT~q  & (\U_FSM_JTAG|Add0~3_combout )))

	.dataa(\U_FSM_JTAG|state.S_CNT~q ),
	.datab(\U_FSM_JTAG|Add0~3_combout ),
	.datac(\U_FSM_JTAG|state.S_READ~q ),
	.datad(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~5 .lut_mask = 16'hF808;
defparam \U_FSM_JTAG|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[1] (
// Equation(s):
// \U_FSM_JTAG|data_out [1] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~5_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [1])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Add0~5_combout ),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [1]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[1] .lut_mask = 16'hCFC0;
defparam \U_FSM_JTAG|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|txfll~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|txfll~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1 .lut_mask = 16'hCCAA;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~1_combout ),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiii_lcell_comb \U_FSM_JTAG|Add0~2 (
// Equation(s):
// \U_FSM_JTAG|Add0~2_combout  = (\U_FSM_JTAG|state.S_READ~q  & (((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\U_FSM_JTAG|state.S_READ~q  & ((\U_FSM_JTAG|Add0~0_combout ) # ((!\U_FSM_JTAG|state.S_CNT~q ))))

	.dataa(\U_FSM_JTAG|Add0~0_combout ),
	.datab(\U_FSM_JTAG|state.S_READ~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_IN|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\U_FSM_JTAG|state.S_CNT~q ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|Add0~2 .lut_mask = 16'hE2F3;
defparam \U_FSM_JTAG|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiii_lcell_comb \U_FSM_JTAG|data_out[0] (
// Equation(s):
// \U_FSM_JTAG|data_out [0] = (GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & (\U_FSM_JTAG|Add0~2_combout )) # (!GLOBAL(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ) & ((\U_FSM_JTAG|data_out [0])))

	.dataa(gnd),
	.datab(\U_FSM_JTAG|Add0~2_combout ),
	.datac(\U_FSM_JTAG|WideOr2~0clkctrl_outclk ),
	.datad(\U_FSM_JTAG|data_out [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|data_out [0]),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|data_out[0] .lut_mask = 16'hCFC0;
defparam \U_FSM_JTAG|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & ((\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|txmtt~q ))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|txmtt~q ),
	.datab(\U_FSM_JTAG|U_JTAG_UART|U_BUFFER_OUT|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(gnd),
	.datad(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0 .lut_mask = 16'hCCAA;
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[0]~0_combout ),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~4_combout ),
	.ena(\U_FSM_JTAG|U_JTAG_UART|shift_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|shift_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder_combout  = \altera_internal_jtag~TDIUTAP 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder .lut_mask = 16'hFF00;
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0_combout  = (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q  & !\U_FSM_JTAG|U_JTAG_UART|ir [0]))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|sdr_delayed~q ),
	.datac(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0 .lut_mask = 16'h0404;
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \U_FSM_JTAG|U_JTAG_UART|bypass_v[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|bypass_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \U_FSM_JTAG|U_JTAG_UART|bypass_v[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_FSM_JTAG|U_JTAG_UART|bypass_v [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_FSM_JTAG|U_JTAG_UART|bypass_v[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FSM_JTAG|U_JTAG_UART|bypass_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[0] .is_wysiwyg = "true";
defparam \U_FSM_JTAG|U_JTAG_UART|bypass_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneiii_lcell_comb \U_FSM_JTAG|U_JTAG_UART|tdo~0 (
// Equation(s):
// \U_FSM_JTAG|U_JTAG_UART|tdo~0_combout  = (\U_FSM_JTAG|U_JTAG_UART|ir [1] & (\U_FSM_JTAG|U_JTAG_UART|shift_buffer [0])) # (!\U_FSM_JTAG|U_JTAG_UART|ir [1] & ((\U_FSM_JTAG|U_JTAG_UART|ir [0] & (\U_FSM_JTAG|U_JTAG_UART|shift_buffer [0])) # 
// (!\U_FSM_JTAG|U_JTAG_UART|ir [0] & ((\U_FSM_JTAG|U_JTAG_UART|bypass_v [0])))))

	.dataa(\U_FSM_JTAG|U_JTAG_UART|ir [1]),
	.datab(\U_FSM_JTAG|U_JTAG_UART|shift_buffer [0]),
	.datac(\U_FSM_JTAG|U_JTAG_UART|bypass_v [0]),
	.datad(\U_FSM_JTAG|U_JTAG_UART|ir [0]),
	.cin(gnd),
	.combout(\U_FSM_JTAG|U_JTAG_UART|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_FSM_JTAG|U_JTAG_UART|tdo~0 .lut_mask = 16'hCCD8;
defparam \U_FSM_JTAG|U_JTAG_UART|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(gnd),
	.datab(\U_FSM_JTAG|U_JTAG_UART|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hCEC2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'hC0D5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h0301;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'hB1E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hCCDC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'hF055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'h55CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1B5B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiii_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
