;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	SPL 3, 20
	ADD 380, 90
	DJN -500, -609
	CMP 380, 90
	JMZ @176, #202
	SUB @827, 1
	JMN <27, 6
	DJN <-127, #100
	SUB @-917, -520
	SUB -17, <-120
	SPL 7, @20
	SPL 3, 20
	SPL <-167, #-120
	SUB @121, 103
	ADD @0, <-8
	ADD #15, 6
	SUB @827, 1
	SLT <300, 90
	ADD 270, 62
	SUB <300, 90
	SPL 700, 623
	JMZ 7, @20
	DJN -500, -609
	MOV -1, <-20
	SUB @27, 6
	JMN 7, @20
	SPL 100, 60
	SUB @27, 6
	SUB @0, -0
	JMZ 7, @20
	ADD 270, 62
	SPL 100, -100
	JMZ 380, 90
	SUB 100, 60
	SUB 100, 60
	ADD 270, 62
	SPL -100, -602
	MOV -1, <-20
	ADD -100, -100
	DAT #100, #-100
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	DJN -500, -609
	MOV -1, <-20
	MOV -7, <-20
