c_shift_ram_10.vhd,vhdl,xil_defaultlib,../../../ip/c_shift_ram_10/sim/c_shift_ram_10.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
