---
description: SV/Verilog elements
---

# Verilog/SV elements


## Supported labels

<center>

| VHDL               | SV/Verilog         |
|--------------------|--------------------|
| Entity description | Module description |
| Ports              | Ports              |
| Generics           | Parameters         |
| Constants          | Constants          |
| Signals            | regs/wires         |
| Processes          | Always             |
| Instances          | Instances          |
| Functions          | Functions          |
| Types              | Types              |

</center>