

================================================================
== Vivado HLS Report for 'update_knn5'
================================================================
* Date:           Sun Sep  6 16:15:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      494|    58098| 4.940 us | 0.581 ms |  494|  58098|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_popcount_fu_345  |popcount  |        6|        6| 60.000 ns | 60.000 ns |    1|    1| function |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         9|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    54001|    54001|        10|          8|          1|  6750|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|   1087|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1364|   2588|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    711|    -|
|Register         |        0|      -|    1427|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      1|    2791|   4482|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|   ~0  |       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |knn_cluster1_mux_cud_U21  |knn_cluster1_mux_cud  |        0|      0|     0|    33|    0|
    |grp_popcount_fu_345       |popcount              |        0|      0|  1364|  2555|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  1364|  2588|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |knn_cluster1_mul_dEe_U22  |knn_cluster1_mul_dEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |training_set_V_4_U  |update_knn1_trainbkb  |        8|  0|   0|    0|   450|  256|     1|       115200|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        8|  0|   0|    0|   450|  256|     1|       115200|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln5270_fu_603_p2               |     *    |      0|  0|    6|          15|           2|
    |add_ln4150_fu_794_p2               |     +    |      0|  0|   12|           3|           3|
    |add_ln4454_1_fu_907_p2             |     +    |      0|  0|   10|           1|           2|
    |add_ln4454_fu_887_p2               |     +    |      0|  0|   12|           1|           3|
    |add_ln5264_1_fu_581_p2             |     +    |      0|  0|   10|           1|           2|
    |add_ln5264_fu_561_p2               |     +    |      0|  0|   15|           1|           9|
    |add_ln5269_fu_670_p2               |     +    |      0|  0|   15|           9|           9|
    |i_1_fu_458_p2                      |     +    |      0|  0|   17|          13|           1|
    |i_2_fu_649_p2                      |     +    |      0|  0|   15|           8|           1|
    |i_fu_420_p2                        |     +    |      0|  0|   15|           9|           1|
    |j_fu_1003_p2                       |     +    |      0|  0|   10|           1|           2|
    |min_distance_list_0_fu_985_p7      |     +    |      0|  0|   12|           3|           3|
    |sub_ln4463_1_fu_929_p2             |     -    |      0|  0|   12|           3|           3|
    |sub_ln4463_fu_875_p2               |     -    |      0|  0|   12|           3|           3|
    |sub_ln5270_1_fu_621_p2             |     -    |      0|  0|   12|           3|           3|
    |sub_ln5270_fu_543_p2               |     -    |      0|  0|   12|           3|           3|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage2_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage3_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage4_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage5_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage6_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage7_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state13_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state13_pp1_stage1_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state21_io                |    and   |      0|  0|    2|           1|           1|
    |icmp_ln4141_1_fu_719_p2            |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4141_2_fu_748_p2            |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4141_3_fu_635_p2            |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4141_fu_549_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4149_fu_788_p2              |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4454_fu_881_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4456_fu_893_p2              |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln4463_1_fu_1022_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4463_2_fu_1049_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4463_3_fu_1064_p2           |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln4463_fu_1009_p2             |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4474_1_fu_1143_p2           |   icmp   |      0|  0|   11|           6|           1|
    |icmp_ln4474_fu_1100_p2             |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln4479_1_fu_1149_p2           |   icmp   |      0|  0|   11|           6|           1|
    |icmp_ln4479_fu_1106_p2             |   icmp   |      0|  0|   11|           6|           2|
    |icmp_ln5180_fu_414_p2              |   icmp   |      0|  0|   13|           9|           7|
    |icmp_ln5194_fu_452_p2              |   icmp   |      0|  0|   13|          13|          12|
    |icmp_ln5264_fu_555_p2              |   icmp   |      0|  0|   13|           9|           7|
    |icmp_ln5266_fu_567_p2              |   icmp   |      0|  0|   11|           8|           6|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|    2|           1|           1|
    |or_ln4141_fu_762_p2                |    or    |      0|  0|    2|           1|           1|
    |label_list_2_2_fu_1155_p3          |  select  |      0|  0|   32|           1|           2|
    |min_distance_list_2_3_fu_1120_p3   |  select  |      0|  0|   32|           1|          32|
    |min_distance_list_2_4_fu_1135_p3   |  select  |      0|  0|   32|           1|          32|
    |min_distance_list_2_5_fu_1163_p3   |  select  |      0|  0|   32|           1|          32|
    |phitmp_i_2_fu_1070_p3              |  select  |      0|  0|    3|           1|           3|
    |select_ln4141_1_fu_712_p3          |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_2_fu_725_p3          |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_3_fu_741_p3          |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_4_fu_754_p3          |  select  |      0|  0|    3|           1|           3|
    |select_ln4141_5_fu_780_p3          |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_6_fu_768_p3          |  select  |      0|  0|    2|           1|           2|
    |select_ln4141_fu_697_p3            |  select  |      0|  0|    9|           1|           9|
    |select_ln4454_fu_943_p3            |  select  |      0|  0|    2|           1|           2|
    |select_ln4463_1_fu_1037_p3         |  select  |      0|  0|    6|           1|           6|
    |select_ln4463_2_fu_1082_p3         |  select  |      0|  0|    6|           1|           6|
    |select_ln4463_3_fu_899_p3          |  select  |      0|  0|    2|           1|           1|
    |select_ln4463_4_fu_935_p3          |  select  |      0|  0|    3|           1|           3|
    |select_ln4463_fu_1014_p3           |  select  |      0|  0|    6|           1|           1|
    |select_ln4474_2_fu_1170_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln4474_3_fu_1178_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln4474_fu_1127_p3           |  select  |      0|  0|   32|           1|          32|
    |select_ln4479_4_fu_1186_p3         |  select  |      0|  0|   32|           1|           2|
    |select_ln4479_5_fu_1194_p3         |  select  |      0|  0|   32|           1|          32|
    |select_ln4479_fu_1112_p3           |  select  |      0|  0|   32|           1|           2|
    |select_ln5270_1_fu_591_p3          |  select  |      0|  0|    2|           1|           2|
    |select_ln5270_2_fu_627_p3          |  select  |      0|  0|    3|           1|           3|
    |select_ln5270_3_fu_641_p3          |  select  |      0|  0|    2|           1|           1|
    |select_ln5270_fu_573_p3            |  select  |      0|  0|    8|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|    2|           2|           1|
    |not_icmp_ln4463_fu_1027_p2         |    xor   |      0|  0|    2|           1|           2|
    |ret_V_fu_684_p2                    |    xor   |      0|  0|  196|         196|         196|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 1087|         528|         757|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |Input_1_V_V_blk_n                |    9|          2|    1|          2|
    |Output_1_V_V_blk_n               |    9|          2|    1|          2|
    |Output_1_V_V_int                 |   62|         15|   32|        480|
    |ap_NS_fsm                        |  205|         47|    1|         47|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_i1_0_phi_fu_206_p4    |    9|          2|   13|         26|
    |ap_phi_mux_i_0_phi_fu_194_p4     |    9|          2|    9|         18|
    |ap_phi_mux_j_0_phi_fu_228_p4     |    9|          2|    2|          4|
    |ap_sig_allocacmp_knn_set_0_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_1_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_2_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_3_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_load    |    9|          2|    9|         18|
    |grp_load_fu_350_p1               |   15|          3|   11|         33|
    |grp_load_fu_354_p1               |   15|          3|   11|         33|
    |grp_load_fu_358_p1               |   15|          3|   11|         33|
    |grp_load_fu_362_p1               |   15|          3|   11|         33|
    |grp_load_fu_366_p1               |   15|          3|   11|         33|
    |grp_load_fu_370_p1               |   15|          3|   11|         33|
    |i1_0_reg_202                     |    9|          2|   13|         26|
    |i4_0_reg_235                     |    9|          2|    8|         16|
    |i_0_i_reg_257                    |    9|          2|    2|          4|
    |i_0_reg_190                      |    9|          2|    9|         18|
    |indvar_flatten11_reg_246         |    9|          2|    3|          6|
    |indvar_flatten_reg_213           |    9|          2|    9|         18|
    |j_0_i_reg_334                    |    9|          2|    2|          4|
    |j_0_reg_224                      |    9|          2|    2|          4|
    |knn_set                          |    9|          2|    9|         18|
    |knn_set_0                        |    9|          2|    9|         18|
    |knn_set_1                        |    9|          2|    9|         18|
    |knn_set_2                        |    9|          2|    9|         18|
    |knn_set_3                        |    9|          2|    9|         18|
    |knn_set_4                        |    9|          2|    9|         18|
    |label_list_1_1_reg_290           |    9|          2|   32|         64|
    |label_list_2_1_reg_279           |    9|          2|   32|         64|
    |min_distance_list_1_1_reg_323    |    9|          2|   32|         64|
    |min_distance_list_2_1_reg_312    |    9|          2|   32|         64|
    |tmp_V_30_reg_301                 |    9|          2|   32|         64|
    |tmp_V_33_reg_268                 |    9|          2|   32|         64|
    |training_set_V_4_address0        |   15|          3|    9|         27|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  711|        158|  488|       1513|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   46|   0|   46|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |    1|   0|    1|          0|
    |i1_0_reg_202                          |   13|   0|   13|          0|
    |i4_0_reg_235                          |    8|   0|    8|          0|
    |i_0_i_reg_257                         |    2|   0|    2|          0|
    |i_0_reg_190                           |    9|   0|    9|          0|
    |i_1_reg_1225                          |   13|   0|   13|          0|
    |i_reg_1216                            |    9|   0|    9|          0|
    |icmp_ln4141_2_reg_1326                |    1|   0|    1|          0|
    |icmp_ln4454_reg_1342                  |    1|   0|    1|          0|
    |icmp_ln5180_reg_1212                  |    1|   0|    1|          0|
    |icmp_ln5194_reg_1221                  |    1|   0|    1|          0|
    |icmp_ln5194_reg_1221_pp1_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln5264_reg_1260                  |    1|   0|    1|          0|
    |index                                 |    1|   0|    1|          0|
    |index_load_reg_1208                   |    1|   0|    1|          0|
    |indvar_flatten11_reg_246              |    3|   0|    3|          0|
    |indvar_flatten_reg_213                |    9|   0|    9|          0|
    |j_0_i_reg_334                         |    2|   0|    2|          0|
    |j_0_reg_224                           |    2|   0|    2|          0|
    |knn_set                               |    9|   0|   11|          2|
    |knn_set_0                             |    9|   0|   11|          2|
    |knn_set_1                             |    9|   0|   11|          2|
    |knn_set_2                             |    9|   0|   11|          2|
    |knn_set_3                             |    9|   0|   11|          2|
    |knn_set_4                             |    9|   0|   11|          2|
    |label_list_1_1_reg_290                |   32|   0|   32|          0|
    |label_list_2_1_reg_279                |   32|   0|   32|          0|
    |lhs_V_reg_1255                        |  196|   0|  196|          0|
    |min_distance_list_0_reg_1356          |   32|   0|   32|          0|
    |min_distance_list_1_1_reg_323         |   32|   0|   32|          0|
    |min_distance_list_2_1_reg_312         |   32|   0|   32|          0|
    |mul_ln5270_reg_1279                   |   15|   0|   15|          0|
    |reg_374                               |   32|   0|   32|          0|
    |reg_380                               |   32|   0|   32|          0|
    |reg_385                               |   32|   0|   32|          0|
    |reg_390                               |   32|   0|   32|          0|
    |reg_395                               |   32|   0|   32|          0|
    |reg_400                               |   32|   0|   32|          0|
    |reg_405                               |   32|   0|   32|          0|
    |ret_V_reg_1311                        |  196|   0|  196|          0|
    |select_ln4141_2_reg_1316              |    9|   0|    9|          0|
    |select_ln4141_3_reg_1321              |    9|   0|    9|          0|
    |select_ln4141_6_reg_1331              |    2|   0|    2|          0|
    |select_ln5270_1_reg_1274              |    2|   0|    2|          0|
    |select_ln5270_2_reg_1284              |    3|   0|    3|          0|
    |select_ln5270_3_reg_1289              |    1|   0|    1|          0|
    |select_ln5270_reg_1269                |    8|   0|    8|          0|
    |select_ln5270_reg_1269_pp2_iter1_reg  |    8|   0|    8|          0|
    |tmp_V_30_reg_301                      |   32|   0|   32|          0|
    |tmp_V_33_reg_268                      |   32|   0|   32|          0|
    |tmp_V_37_reg_1235                     |   32|   0|   32|          0|
    |tmp_V_38_reg_1240                     |   32|   0|   32|          0|
    |tmp_V_39_reg_1245                     |   32|   0|   32|          0|
    |tmp_V_40_reg_1250                     |   32|   0|   32|          0|
    |trunc_ln414_reg_1230                  |    4|   0|    4|          0|
    |trunc_ln5270_mid2_reg_1301            |    9|   0|    9|          0|
    |icmp_ln5264_reg_1260                  |   64|  32|    1|          0|
    |select_ln5270_2_reg_1284              |   64|  32|    3|          0|
    |select_ln5270_3_reg_1289              |   64|  32|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1427|  96| 1252|         12|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_done              | out |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  update_knn5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  update_knn5 | return value |
|Input_1_V_V_dout     |  in |   32|   ap_fifo  |  Input_1_V_V |    pointer   |
|Input_1_V_V_empty_n  |  in |    1|   ap_fifo  |  Input_1_V_V |    pointer   |
|Input_1_V_V_read     | out |    1|   ap_fifo  |  Input_1_V_V |    pointer   |
|Output_1_V_V         | out |   32|    ap_hs   | Output_1_V_V |    pointer   |
|Output_1_V_V_ap_vld  | out |    1|    ap_hs   | Output_1_V_V |    pointer   |
|Output_1_V_V_ap_ack  |  in |    1|    ap_hs   | Output_1_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

