#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  6 20:14:47 2023
# Process ID: 50448
# Current directory: C:/Users/Emails/Desktop/singleCPU/singleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17784 C:\Users\Emails\Desktop\singleCPU\singleCPU\singleCPU.xpr
# Log file: C:/Users/Emails/Desktop/singleCPU/singleCPU/vivado.log
# Journal file: C:/Users/Emails/Desktop/singleCPU/singleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hejsh/Desktop/singleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 721.688 ; gain = 131.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addrb' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addra' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addrb' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  7 14:31:00 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 880.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 880.566 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Common 17-344] 'open_run' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:62]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:74]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:86]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:98]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:110]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:123]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:136]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:149]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:162]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:175]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:189]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:203]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:217]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:231]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:245]
WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:259]
WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:280]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:454]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:473]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:494]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:514]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:531]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:548]
WARNING: [Synth 8-2490] overwriting previous definition of module BUF [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:569]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:579]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:594]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:634]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:646]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:666]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:703]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:716]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:729]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:743]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:757]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:787]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:803]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:823]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:848]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:866]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:876]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:907]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:918]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:928]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:938]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:948]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:958]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:986]
WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1035]
WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1845]
WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2761]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2771]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2817]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2888]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2936]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:2994]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3039]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3053]
WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3070]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3092]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3165]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3239]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3435]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3721]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3742]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3775]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3789]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3806]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3824]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3842]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3859]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3872]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3885]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3898]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3931]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3945]
WARNING: [Synth 8-2490] overwriting previous definition of module FDR [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3991]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4005]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4023]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [D:/vivadio/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4043]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.352 ; gain = 23.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:169]
INFO: [Synth 8-6157] synthesizing module 'add_32' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [C:/Users/Emails/Desktop/singleCPU/singleCPU/.Xil/Vivado-50448-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/.Xil/Vivado-50448-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (5) of module 'iCache' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
INFO: [Synth 8-6157] synthesizing module 'dCache' [C:/Users/Emails/Desktop/singleCPU/singleCPU/.Xil/Vivado-50448-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/.Xil/Vivado-50448-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (5) of module 'dCache' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [Synth 8-689] width (10) of port connection 'addrb' does not match port width (5) of module 'dCache' [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:202]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:41]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[10]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[9]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[8]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[7]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[6]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[5]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[2]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[1]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_1[0]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_en_1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.273 ; gain = 56.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.273 ; gain = 56.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.273 ; gain = 56.641
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1377.535 ; gain = 383.902
45 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1377.535 ; gain = 383.902
export_ip_user_files -of_objects  [get_files C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci] -no_script -reset -force -quiet
remove_files  -fileset iCache C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.runs/iCache_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci' from fileset 'iCache' to fileset 'sources_1'.
file delete -force C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/iCache
export_ip_user_files -of_objects  [get_files C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci] -no_script -reset -force -quiet
remove_files  -fileset dCache C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.runs/dCache_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci' from fileset 'dCache' to fileset 'sources_1'.
file delete -force C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/ip/dCache
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
close [ open C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/iCache.v w ]
add_files C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/iCache.v
update_compile_order -fileset sources_1
close [ open C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/dCache.v w ]
add_files C:/Users/Emails/Desktop/singleCPU/singleCPU/singleCPU.srcs/sources_1/new/dCache.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  8 09:51:06 2023...
