<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jun  2 19:52:10 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="design_1" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/LOGIC_GATE_0" HWVERSION="1.0" INSTANCE="LOGIC_GATE_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LOGIC_GATE" VLNV="xilinx.com:module_ref:LOGIC_GATE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="alto" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="baixo" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_LOGIC_GATE_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="high_port" SIGIS="undef"/>
        <PORT DIR="O" NAME="low_port" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
