
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ae  00800200  00001bfa  00001c8e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bfa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000036  008002ae  008002ae  00001d3c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d3c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001d98  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ff8  00000000  00000000  00002070  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001046  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001802  00000000  00000000  000050ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000688  00000000  00000000  000068b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000759  00000000  00000000  00006f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f8a  00000000  00000000  00007691  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000220  00000000  00000000  0000861b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f8 c5       	rjmp	.+3056   	; 0xc7e <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a4 c6       	rjmp	.+3400   	; 0xde6 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0e 07       	cpc	r16, r30
      e6:	60 07       	cpc	r22, r16
      e8:	60 07       	cpc	r22, r16
      ea:	60 07       	cpc	r22, r16
      ec:	60 07       	cpc	r22, r16
      ee:	60 07       	cpc	r22, r16
      f0:	60 07       	cpc	r22, r16
      f2:	60 07       	cpc	r22, r16
      f4:	0e 07       	cpc	r16, r30
      f6:	60 07       	cpc	r22, r16
      f8:	60 07       	cpc	r22, r16
      fa:	60 07       	cpc	r22, r16
      fc:	60 07       	cpc	r22, r16
      fe:	60 07       	cpc	r22, r16
     100:	60 07       	cpc	r22, r16
     102:	60 07       	cpc	r22, r16
     104:	10 07       	cpc	r17, r16
     106:	60 07       	cpc	r22, r16
     108:	60 07       	cpc	r22, r16
     10a:	60 07       	cpc	r22, r16
     10c:	60 07       	cpc	r22, r16
     10e:	60 07       	cpc	r22, r16
     110:	60 07       	cpc	r22, r16
     112:	60 07       	cpc	r22, r16
     114:	60 07       	cpc	r22, r16
     116:	60 07       	cpc	r22, r16
     118:	60 07       	cpc	r22, r16
     11a:	60 07       	cpc	r22, r16
     11c:	60 07       	cpc	r22, r16
     11e:	60 07       	cpc	r22, r16
     120:	60 07       	cpc	r22, r16
     122:	60 07       	cpc	r22, r16
     124:	10 07       	cpc	r17, r16
     126:	60 07       	cpc	r22, r16
     128:	60 07       	cpc	r22, r16
     12a:	60 07       	cpc	r22, r16
     12c:	60 07       	cpc	r22, r16
     12e:	60 07       	cpc	r22, r16
     130:	60 07       	cpc	r22, r16
     132:	60 07       	cpc	r22, r16
     134:	60 07       	cpc	r22, r16
     136:	60 07       	cpc	r22, r16
     138:	60 07       	cpc	r22, r16
     13a:	60 07       	cpc	r22, r16
     13c:	60 07       	cpc	r22, r16
     13e:	60 07       	cpc	r22, r16
     140:	60 07       	cpc	r22, r16
     142:	60 07       	cpc	r22, r16
     144:	5c 07       	cpc	r21, r28
     146:	60 07       	cpc	r22, r16
     148:	60 07       	cpc	r22, r16
     14a:	60 07       	cpc	r22, r16
     14c:	60 07       	cpc	r22, r16
     14e:	60 07       	cpc	r22, r16
     150:	60 07       	cpc	r22, r16
     152:	60 07       	cpc	r22, r16
     154:	39 07       	cpc	r19, r25
     156:	60 07       	cpc	r22, r16
     158:	60 07       	cpc	r22, r16
     15a:	60 07       	cpc	r22, r16
     15c:	60 07       	cpc	r22, r16
     15e:	60 07       	cpc	r22, r16
     160:	60 07       	cpc	r22, r16
     162:	60 07       	cpc	r22, r16
     164:	60 07       	cpc	r22, r16
     166:	60 07       	cpc	r22, r16
     168:	60 07       	cpc	r22, r16
     16a:	60 07       	cpc	r22, r16
     16c:	60 07       	cpc	r22, r16
     16e:	60 07       	cpc	r22, r16
     170:	60 07       	cpc	r22, r16
     172:	60 07       	cpc	r22, r16
     174:	2d 07       	cpc	r18, r29
     176:	60 07       	cpc	r22, r16
     178:	60 07       	cpc	r22, r16
     17a:	60 07       	cpc	r22, r16
     17c:	60 07       	cpc	r22, r16
     17e:	60 07       	cpc	r22, r16
     180:	60 07       	cpc	r22, r16
     182:	60 07       	cpc	r22, r16
     184:	4b 07       	cpc	r20, r27

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ef       	ldi	r30, 0xFA	; 250
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3a       	cpi	r26, 0xAE	; 174
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae ea       	ldi	r26, 0xAE	; 174
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a4 3e       	cpi	r26, 0xE4	; 228
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	13 d4       	rcall	.+2086   	; 0x9e8 <main>
     1c2:	0c 94 fb 0d 	jmp	0x1bf6	; 0x1bf6 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	73 d5       	rcall	.+2790   	; 0xcba <SPI_init>
     1d4:	c5 d3       	rcall	.+1930   	; 0x960 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	c2 d3       	rcall	.+1924   	; 0x96a <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	dd d3       	rcall	.+1978   	; 0x9c0 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	d9 d3       	rcall	.+1970   	; 0x9c0 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	d5 d3       	rcall	.+1962   	; 0x9c0 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	a8 d3       	rcall	.+1872   	; 0x96a <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	83 d3       	rcall	.+1798   	; 0x96a <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	78 d3       	rcall	.+1776   	; 0x986 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	71 d3       	rcall	.+1762   	; 0x986 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	6c d3       	rcall	.+1752   	; 0x986 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	52 d3       	rcall	.+1700   	; 0x986 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	58 d3       	rcall	.+1712   	; 0x9a4 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	1c d3       	rcall	.+1592   	; 0x96a <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	19 d3       	rcall	.+1586   	; 0x96a <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	0c d3       	rcall	.+1560   	; 0x96a <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	f2 d2       	rcall	.+1508   	; 0x96a <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 bc 02 	sts	0x02BC, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	ef d2       	rcall	.+1502   	; 0x9c0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	eb d2       	rcall	.+1494   	; 0x9c0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 bc 02 	sts	0x02BC, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 c4 02 	lds	r24, 0x02C4
     484:	90 91 c5 02 	lds	r25, 0x02C5
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 c5 02 	sts	0x02C5, r1
     490:	10 92 c4 02 	sts	0x02C4, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 c5 02 	sts	0x02C5, r25
     4b8:	80 93 c4 02 	sts	0x02C4, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	60 d4       	rcall	.+2240   	; 0xd8e <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	59 d4       	rcall	.+2226   	; 0xda2 <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <IR_digital_filter>:
#include "driver_ADC.h"
#include <stdio.h>



int IR_digital_filter(void){
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	c4 e0       	ldi	r28, 0x04	; 4
     506:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     50c:	b4 df       	rcall	.-152    	; 0x476 <ADC_read>
     50e:	08 0f       	add	r16, r24
     510:	19 1f       	adc	r17, r25
     512:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     514:	20 97       	sbiw	r28, 0x00	; 0
     516:	d1 f7       	brne	.-12     	; 0x50c <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     518:	c8 01       	movw	r24, r16
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
     51e:	96 95       	lsr	r25
     520:	87 95       	ror	r24
     522:	df 91       	pop	r29
     524:	cf 91       	pop	r28
     526:	1f 91       	pop	r17
     528:	0f 91       	pop	r16
     52a:	08 95       	ret

0000052c <IR_game_over>:

int IR_game_over(){
	if(IR_digital_filter() < 250){
     52c:	e7 df       	rcall	.-50     	; 0x4fc <IR_digital_filter>
     52e:	21 e0       	ldi	r18, 0x01	; 1
     530:	30 e0       	ldi	r19, 0x00	; 0
     532:	8a 3f       	cpi	r24, 0xFA	; 250
     534:	91 05       	cpc	r25, r1
     536:	14 f0       	brlt	.+4      	; 0x53c <IR_game_over+0x10>
     538:	20 e0       	ldi	r18, 0x00	; 0
     53a:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     53c:	c9 01       	movw	r24, r18
     53e:	08 95       	ret

00000540 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     540:	80 91 c8 02 	lds	r24, 0x02C8
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	31 f4       	brne	.+12     	; 0x554 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     548:	e2 e0       	ldi	r30, 0x02	; 2
     54a:	f1 e0       	ldi	r31, 0x01	; 1
     54c:	80 81       	ld	r24, Z
     54e:	8d 7f       	andi	r24, 0xFD	; 253
     550:	80 83       	st	Z, r24
     552:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     554:	e2 e0       	ldi	r30, 0x02	; 2
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	80 81       	ld	r24, Z
     55a:	82 60       	ori	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
     55e:	08 95       	ret

00000560 <motor_drive>:
	set_bit(TIMSK3, TOIE3);
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     560:	cf 93       	push	r28
     562:	c8 2f       	mov	r28, r24
	motor_set_dir();
     564:	ed df       	rcall	.-38     	; 0x540 <motor_set_dir>
	DAC_send_data(motor_input);
     566:	8c 2f       	mov	r24, r28
     568:	b6 df       	rcall	.-148    	; 0x4d6 <DAC_send_data>
}
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8f 7b       	andi	r24, 0xBF	; 191
     576:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     578:	2f ef       	ldi	r18, 0xFF	; 255
     57a:	8a e6       	ldi	r24, 0x6A	; 106
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	21 50       	subi	r18, 0x01	; 1
     580:	80 40       	sbci	r24, 0x00	; 0
     582:	90 40       	sbci	r25, 0x00	; 0
     584:	e1 f7       	brne	.-8      	; 0x57e <motor_reset_encoder+0x10>
     586:	00 c0       	rjmp	.+0      	; 0x588 <motor_reset_encoder+0x1a>
     588:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     58a:	80 81       	ld	r24, Z
     58c:	80 64       	ori	r24, 0x40	; 64
     58e:	80 83       	st	Z, r24
     590:	08 95       	ret

00000592 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     592:	e2 e0       	ldi	r30, 0x02	; 2
     594:	f1 e0       	ldi	r31, 0x01	; 1
     596:	80 81       	ld	r24, Z
     598:	8f 7d       	andi	r24, 0xDF	; 223
     59a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     59c:	80 81       	ld	r24, Z
     59e:	87 7f       	andi	r24, 0xF7	; 247
     5a0:	80 83       	st	Z, r24
     5a2:	2f ef       	ldi	r18, 0xFF	; 255
     5a4:	39 ef       	ldi	r19, 0xF9	; 249
     5a6:	40 e0       	ldi	r20, 0x00	; 0
     5a8:	21 50       	subi	r18, 0x01	; 1
     5aa:	30 40       	sbci	r19, 0x00	; 0
     5ac:	40 40       	sbci	r20, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <motor_read_encoder_unscaled+0x16>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <motor_read_encoder_unscaled+0x20>
     5b2:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     5b4:	80 91 06 01 	lds	r24, 0x0106
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	98 2f       	mov	r25, r24
     5bc:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     5be:	20 81       	ld	r18, Z
     5c0:	28 60       	ori	r18, 0x08	; 8
     5c2:	20 83       	st	Z, r18
     5c4:	2f ef       	ldi	r18, 0xFF	; 255
     5c6:	39 ef       	ldi	r19, 0xF9	; 249
     5c8:	40 e0       	ldi	r20, 0x00	; 0
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	40 40       	sbci	r20, 0x00	; 0
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <motor_read_encoder_unscaled+0x38>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <motor_read_encoder_unscaled+0x42>
     5d4:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     5d6:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     5da:	30 81       	ld	r19, Z
     5dc:	30 62       	ori	r19, 0x20	; 32
     5de:	30 83       	st	Z, r19
	
	return data;
}
     5e0:	82 2b       	or	r24, r18
     5e2:	08 95       	ret

000005e4 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     5e4:	cf 92       	push	r12
     5e6:	df 92       	push	r13
     5e8:	ef 92       	push	r14
     5ea:	ff 92       	push	r15
     5ec:	cf 93       	push	r28
     5ee:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     5f0:	d0 df       	rcall	.-96     	; 0x592 <motor_read_encoder_unscaled>
     5f2:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     5f4:	60 91 c9 02 	lds	r22, 0x02C9
     5f8:	70 91 ca 02 	lds	r23, 0x02CA
     5fc:	71 95       	neg	r23
     5fe:	61 95       	neg	r22
     600:	71 09       	sbc	r23, r1
     602:	88 27       	eor	r24, r24
     604:	77 fd       	sbrc	r23, 7
     606:	80 95       	com	r24
     608:	98 2f       	mov	r25, r24
     60a:	74 d5       	rcall	.+2792   	; 0x10f4 <__floatsisf>
     60c:	9b 01       	movw	r18, r22
     60e:	ac 01       	movw	r20, r24
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	70 e0       	ldi	r23, 0x00	; 0
     614:	8f e7       	ldi	r24, 0x7F	; 127
     616:	93 e4       	ldi	r25, 0x43	; 67
     618:	d2 d4       	rcall	.+2468   	; 0xfbe <__divsf3>
     61a:	6b 01       	movw	r12, r22
     61c:	7c 01       	movw	r14, r24
     61e:	f7 fa       	bst	r15, 7
     620:	f0 94       	com	r15
     622:	f7 f8       	bld	r15, 7
     624:	f0 94       	com	r15
     626:	be 01       	movw	r22, r28
     628:	88 27       	eor	r24, r24
     62a:	77 fd       	sbrc	r23, 7
     62c:	80 95       	com	r24
     62e:	98 2f       	mov	r25, r24
     630:	61 d5       	rcall	.+2754   	; 0x10f4 <__floatsisf>
     632:	9b 01       	movw	r18, r22
     634:	ac 01       	movw	r20, r24
     636:	c7 01       	movw	r24, r14
     638:	b6 01       	movw	r22, r12
     63a:	10 d6       	rcall	.+3104   	; 0x125c <__mulsf3>
     63c:	28 d5       	rcall	.+2640   	; 0x108e <__fixsfsi>
}
     63e:	cb 01       	movw	r24, r22
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	ff 90       	pop	r15
     646:	ef 90       	pop	r14
     648:	df 90       	pop	r13
     64a:	cf 90       	pop	r12
     64c:	08 95       	ret

0000064e <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	80 93 c8 02 	sts	0x02C8, r24
	motor_drive(150);
     654:	86 e9       	ldi	r24, 0x96	; 150
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	83 df       	rcall	.-250    	; 0x560 <motor_drive>
     65a:	2f ef       	ldi	r18, 0xFF	; 255
     65c:	8d e2       	ldi	r24, 0x2D	; 45
     65e:	92 e2       	ldi	r25, 0x22	; 34
     660:	21 50       	subi	r18, 0x01	; 1
     662:	80 40       	sbci	r24, 0x00	; 0
     664:	90 40       	sbci	r25, 0x00	; 0
     666:	e1 f7       	brne	.-8      	; 0x660 <motor_calibration+0x12>
     668:	00 c0       	rjmp	.+0      	; 0x66a <motor_calibration+0x1c>
     66a:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     66c:	80 df       	rcall	.-256    	; 0x56e <motor_reset_encoder>
	
	dir = RIGHT;
     66e:	10 92 c8 02 	sts	0x02C8, r1
	motor_drive(150);
     672:	86 e9       	ldi	r24, 0x96	; 150
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	74 df       	rcall	.-280    	; 0x560 <motor_drive>
     678:	2f ef       	ldi	r18, 0xFF	; 255
     67a:	8d e2       	ldi	r24, 0x2D	; 45
     67c:	92 e2       	ldi	r25, 0x22	; 34
     67e:	21 50       	subi	r18, 0x01	; 1
     680:	80 40       	sbci	r24, 0x00	; 0
     682:	90 40       	sbci	r25, 0x00	; 0
     684:	e1 f7       	brne	.-8      	; 0x67e <motor_calibration+0x30>
     686:	00 c0       	rjmp	.+0      	; 0x688 <motor_calibration+0x3a>
     688:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     68a:	83 df       	rcall	.-250    	; 0x592 <motor_read_encoder_unscaled>
     68c:	90 93 ca 02 	sts	0x02CA, r25
     690:	80 93 c9 02 	sts	0x02C9, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     694:	7e df       	rcall	.-260    	; 0x592 <motor_read_encoder_unscaled>
     696:	9f 93       	push	r25
     698:	8f 93       	push	r24
     69a:	81 e5       	ldi	r24, 0x51	; 81
     69c:	92 e0       	ldi	r25, 0x02	; 2
     69e:	9f 93       	push	r25
     6a0:	8f 93       	push	r24
     6a2:	8f d6       	rcall	.+3358   	; 0x13c2 <printf>
	motor_drive(STOP);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	5b df       	rcall	.-330    	; 0x560 <motor_drive>
	
	dir = LEFT;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	80 93 c8 02 	sts	0x02C8, r24
	motor_drive(150);
     6b0:	86 e9       	ldi	r24, 0x96	; 150
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	55 df       	rcall	.-342    	; 0x560 <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     6b6:	6d df       	rcall	.-294    	; 0x592 <motor_read_encoder_unscaled>
     6b8:	90 93 c7 02 	sts	0x02C7, r25
     6bc:	80 93 c6 02 	sts	0x02C6, r24
     6c0:	2f ef       	ldi	r18, 0xFF	; 255
     6c2:	87 e9       	ldi	r24, 0x97	; 151
     6c4:	9a e3       	ldi	r25, 0x3A	; 58
     6c6:	21 50       	subi	r18, 0x01	; 1
     6c8:	80 40       	sbci	r24, 0x00	; 0
     6ca:	90 40       	sbci	r25, 0x00	; 0
     6cc:	e1 f7       	brne	.-8      	; 0x6c6 <motor_calibration+0x78>
     6ce:	00 c0       	rjmp	.+0      	; 0x6d0 <motor_calibration+0x82>
     6d0:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     6d2:	4d df       	rcall	.-358    	; 0x56e <motor_reset_encoder>
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	0f 90       	pop	r0
     6dc:	08 95       	ret

000006de <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     6de:	f5 de       	rcall	.-534    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     6e0:	e1 e0       	ldi	r30, 0x01	; 1
     6e2:	f1 e0       	ldi	r31, 0x01	; 1
     6e4:	80 81       	ld	r24, Z
     6e6:	80 61       	ori	r24, 0x10	; 16
     6e8:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     6ea:	a2 e0       	ldi	r26, 0x02	; 2
     6ec:	b1 e0       	ldi	r27, 0x01	; 1
     6ee:	8c 91       	ld	r24, X
     6f0:	80 61       	ori	r24, 0x10	; 16
     6f2:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     6f4:	80 81       	ld	r24, Z
     6f6:	82 60       	ori	r24, 0x02	; 2
     6f8:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     6fa:	80 81       	ld	r24, Z
     6fc:	80 62       	ori	r24, 0x20	; 32
     6fe:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     700:	80 81       	ld	r24, Z
     702:	88 60       	ori	r24, 0x08	; 8
     704:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     706:	80 81       	ld	r24, Z
     708:	80 64       	ori	r24, 0x40	; 64
     70a:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     70c:	8c 91       	ld	r24, X
     70e:	80 62       	ori	r24, 0x20	; 32
     710:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     712:	8c 91       	ld	r24, X
     714:	80 64       	ori	r24, 0x40	; 64
     716:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     718:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     71c:	28 df       	rcall	.-432    	; 0x56e <motor_reset_encoder>
	
	sei();
     71e:	78 94       	sei
	motor_calibration();
     720:	96 df       	rcall	.-212    	; 0x64e <motor_calibration>
	cli();
     722:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     724:	e0 e9       	ldi	r30, 0x90	; 144
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	80 81       	ld	r24, Z
     72a:	8d 7f       	andi	r24, 0xFD	; 253
     72c:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     72e:	80 81       	ld	r24, Z
     730:	8e 7f       	andi	r24, 0xFE	; 254
     732:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     734:	e1 e9       	ldi	r30, 0x91	; 145
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     73e:	e1 e7       	ldi	r30, 0x71	; 113
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	81 60       	ori	r24, 0x01	; 1
     746:	80 83       	st	Z, r24
     748:	08 95       	ret

0000074a <motor_PID>:
	_delay_ms(1200);
	motor_reset_encoder();
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     74a:	4f 92       	push	r4
     74c:	5f 92       	push	r5
     74e:	6f 92       	push	r6
     750:	7f 92       	push	r7
     752:	8f 92       	push	r8
     754:	9f 92       	push	r9
     756:	af 92       	push	r10
     758:	bf 92       	push	r11
     75a:	cf 92       	push	r12
     75c:	df 92       	push	r13
     75e:	ef 92       	push	r14
     760:	ff 92       	push	r15
     762:	0f 93       	push	r16
     764:	1f 93       	push	r17
     766:	cf 93       	push	r28
     768:	df 93       	push	r29
     76a:	ec 01       	movw	r28, r24
     76c:	4a 01       	movw	r8, r20
     76e:	5b 01       	movw	r10, r22
     770:	28 01       	movw	r4, r16
     772:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     774:	37 df       	rcall	.-402    	; 0x5e4 <motor_read_encoder>
	int error = slider_value - data; 
     776:	c8 1b       	sub	r28, r24
     778:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     77a:	1c 16       	cp	r1, r28
     77c:	1d 06       	cpc	r1, r29
     77e:	1c f4       	brge	.+6      	; 0x786 <motor_PID+0x3c>
		dir = RIGHT;
     780:	10 92 c8 02 	sts	0x02C8, r1
     784:	03 c0       	rjmp	.+6      	; 0x78c <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	80 93 c8 02 	sts	0x02C8, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     78c:	8e 01       	movw	r16, r28
     78e:	dd 23       	and	r29, r29
     790:	24 f4       	brge	.+8      	; 0x79a <motor_PID+0x50>
     792:	00 27       	eor	r16, r16
     794:	11 27       	eor	r17, r17
     796:	0c 1b       	sub	r16, r28
     798:	1d 0b       	sbc	r17, r29
     79a:	02 30       	cpi	r16, 0x02	; 2
     79c:	11 05       	cpc	r17, r1
     79e:	f4 f0       	brlt	.+60     	; 0x7dc <motor_PID+0x92>
		integral = integral + error*dt;
     7a0:	be 01       	movw	r22, r28
     7a2:	88 27       	eor	r24, r24
     7a4:	77 fd       	sbrc	r23, 7
     7a6:	80 95       	com	r24
     7a8:	98 2f       	mov	r25, r24
     7aa:	a4 d4       	rcall	.+2376   	; 0x10f4 <__floatsisf>
     7ac:	2f e6       	ldi	r18, 0x6F	; 111
     7ae:	32 e1       	ldi	r19, 0x12	; 18
     7b0:	43 e0       	ldi	r20, 0x03	; 3
     7b2:	5d e3       	ldi	r21, 0x3D	; 61
     7b4:	53 d5       	rcall	.+2726   	; 0x125c <__mulsf3>
     7b6:	9b 01       	movw	r18, r22
     7b8:	ac 01       	movw	r20, r24
     7ba:	60 91 ae 02 	lds	r22, 0x02AE
     7be:	70 91 af 02 	lds	r23, 0x02AF
     7c2:	80 91 b0 02 	lds	r24, 0x02B0
     7c6:	90 91 b1 02 	lds	r25, 0x02B1
     7ca:	91 d3       	rcall	.+1826   	; 0xeee <__addsf3>
     7cc:	60 93 ae 02 	sts	0x02AE, r22
     7d0:	70 93 af 02 	sts	0x02AF, r23
     7d4:	80 93 b0 02 	sts	0x02B0, r24
     7d8:	90 93 b1 02 	sts	0x02B1, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     7dc:	b8 01       	movw	r22, r16
     7de:	88 27       	eor	r24, r24
     7e0:	77 fd       	sbrc	r23, 7
     7e2:	80 95       	com	r24
     7e4:	98 2f       	mov	r25, r24
     7e6:	86 d4       	rcall	.+2316   	; 0x10f4 <__floatsisf>
     7e8:	a5 01       	movw	r20, r10
     7ea:	94 01       	movw	r18, r8
     7ec:	37 d5       	rcall	.+2670   	; 0x125c <__mulsf3>
     7ee:	4b 01       	movw	r8, r22
     7f0:	5c 01       	movw	r10, r24
     7f2:	20 91 ae 02 	lds	r18, 0x02AE
     7f6:	30 91 af 02 	lds	r19, 0x02AF
     7fa:	40 91 b0 02 	lds	r20, 0x02B0
     7fe:	50 91 b1 02 	lds	r21, 0x02B1
     802:	c3 01       	movw	r24, r6
     804:	b2 01       	movw	r22, r4
     806:	2a d5       	rcall	.+2644   	; 0x125c <__mulsf3>
     808:	9b 01       	movw	r18, r22
     80a:	ac 01       	movw	r20, r24
     80c:	c5 01       	movw	r24, r10
     80e:	b4 01       	movw	r22, r8
     810:	6e d3       	rcall	.+1756   	; 0xeee <__addsf3>
     812:	4b 01       	movw	r8, r22
     814:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     816:	80 91 b2 02 	lds	r24, 0x02B2
     81a:	90 91 b3 02 	lds	r25, 0x02B3
     81e:	be 01       	movw	r22, r28
     820:	68 1b       	sub	r22, r24
     822:	79 0b       	sbc	r23, r25
     824:	88 27       	eor	r24, r24
     826:	77 fd       	sbrc	r23, 7
     828:	80 95       	com	r24
     82a:	98 2f       	mov	r25, r24
     82c:	63 d4       	rcall	.+2246   	; 0x10f4 <__floatsisf>
     82e:	2f e6       	ldi	r18, 0x6F	; 111
     830:	32 e1       	ldi	r19, 0x12	; 18
     832:	43 e0       	ldi	r20, 0x03	; 3
     834:	5d e3       	ldi	r21, 0x3D	; 61
     836:	c3 d3       	rcall	.+1926   	; 0xfbe <__divsf3>
     838:	9b 01       	movw	r18, r22
     83a:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     83c:	c7 01       	movw	r24, r14
     83e:	b6 01       	movw	r22, r12
     840:	0d d5       	rcall	.+2586   	; 0x125c <__mulsf3>
     842:	9b 01       	movw	r18, r22
     844:	ac 01       	movw	r20, r24
     846:	c5 01       	movw	r24, r10
     848:	b4 01       	movw	r22, r8
     84a:	51 d3       	rcall	.+1698   	; 0xeee <__addsf3>
     84c:	20 d4       	rcall	.+2112   	; 0x108e <__fixsfsi>
     84e:	77 23       	and	r23, r23
     850:	14 f4       	brge	.+4      	; 0x856 <motor_PID+0x10c>
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     856:	d0 93 b3 02 	sts	0x02B3, r29
     85a:	c0 93 b2 02 	sts	0x02B2, r28
     85e:	cb 01       	movw	r24, r22
     860:	6f 3f       	cpi	r22, 0xFF	; 255
     862:	71 05       	cpc	r23, r1
     864:	19 f0       	breq	.+6      	; 0x86c <motor_PID+0x122>
     866:	14 f0       	brlt	.+4      	; 0x86c <motor_PID+0x122>
     868:	8f ef       	ldi	r24, 0xFF	; 255
     86a:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     86c:	df 91       	pop	r29
     86e:	cf 91       	pop	r28
     870:	1f 91       	pop	r17
     872:	0f 91       	pop	r16
     874:	ff 90       	pop	r15
     876:	ef 90       	pop	r14
     878:	df 90       	pop	r13
     87a:	cf 90       	pop	r12
     87c:	bf 90       	pop	r11
     87e:	af 90       	pop	r10
     880:	9f 90       	pop	r9
     882:	8f 90       	pop	r8
     884:	7f 90       	pop	r7
     886:	6f 90       	pop	r6
     888:	5f 90       	pop	r5
     88a:	4f 90       	pop	r4
     88c:	08 95       	ret

0000088e <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     88e:	24 d2       	rcall	.+1096   	; 0xcd8 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     890:	66 ea       	ldi	r22, 0xA6	; 166
     892:	7b e9       	ldi	r23, 0x9B	; 155
     894:	84 ec       	ldi	r24, 0xC4	; 196
     896:	9a e3       	ldi	r25, 0x3A	; 58
     898:	46 c2       	rjmp	.+1164   	; 0xd26 <pwm_set_pulse_width>
     89a:	08 95       	ret

0000089c <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     89c:	88 38       	cpi	r24, 0x88	; 136
     89e:	a8 f0       	brcs	.+42     	; 0x8ca <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     8a0:	68 2f       	mov	r22, r24
     8a2:	70 e0       	ldi	r23, 0x00	; 0
     8a4:	64 58       	subi	r22, 0x84	; 132
     8a6:	71 09       	sbc	r23, r1
     8a8:	88 27       	eor	r24, r24
     8aa:	77 fd       	sbrc	r23, 7
     8ac:	80 95       	com	r24
     8ae:	98 2f       	mov	r25, r24
     8b0:	21 d4       	rcall	.+2114   	; 0x10f4 <__floatsisf>
     8b2:	2d eb       	ldi	r18, 0xBD	; 189
     8b4:	37 e3       	ldi	r19, 0x37	; 55
     8b6:	46 e8       	ldi	r20, 0x86	; 134
     8b8:	56 e3       	ldi	r21, 0x36	; 54
     8ba:	d0 d4       	rcall	.+2464   	; 0x125c <__mulsf3>
     8bc:	26 ea       	ldi	r18, 0xA6	; 166
     8be:	3b e9       	ldi	r19, 0x9B	; 155
     8c0:	44 ec       	ldi	r20, 0xC4	; 196
     8c2:	5a e3       	ldi	r21, 0x3A	; 58
     8c4:	14 d3       	rcall	.+1576   	; 0xeee <__addsf3>
     8c6:	2f c2       	rjmp	.+1118   	; 0xd26 <pwm_set_pulse_width>
     8c8:	08 95       	ret
	}
	else if (dir < 130){
     8ca:	82 38       	cpi	r24, 0x82	; 130
     8cc:	88 f4       	brcc	.+34     	; 0x8f0 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     8ce:	68 2f       	mov	r22, r24
     8d0:	70 e0       	ldi	r23, 0x00	; 0
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	0e d4       	rcall	.+2076   	; 0x10f4 <__floatsisf>
     8d8:	2d eb       	ldi	r18, 0xBD	; 189
     8da:	37 e3       	ldi	r19, 0x37	; 55
     8dc:	46 e8       	ldi	r20, 0x86	; 134
     8de:	56 e3       	ldi	r21, 0x36	; 54
     8e0:	bd d4       	rcall	.+2426   	; 0x125c <__mulsf3>
     8e2:	2a ef       	ldi	r18, 0xFA	; 250
     8e4:	3d ee       	ldi	r19, 0xED	; 237
     8e6:	4b e6       	ldi	r20, 0x6B	; 107
     8e8:	5a e3       	ldi	r21, 0x3A	; 58
     8ea:	01 d3       	rcall	.+1538   	; 0xeee <__addsf3>
     8ec:	1c c2       	rjmp	.+1080   	; 0xd26 <pwm_set_pulse_width>
     8ee:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     8f0:	66 ea       	ldi	r22, 0xA6	; 166
     8f2:	7b e9       	ldi	r23, 0x9B	; 155
     8f4:	84 ec       	ldi	r24, 0xC4	; 196
     8f6:	9a e3       	ldi	r25, 0x3A	; 58
     8f8:	16 c2       	rjmp	.+1068   	; 0xd26 <pwm_set_pulse_width>
     8fa:	08 95       	ret

000008fc <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     8fc:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     8fe:	89 9a       	sbi	0x11, 1	; 17
     900:	08 95       	ret

00000902 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     902:	89 98       	cbi	0x11, 1	; 17
     904:	2f ef       	ldi	r18, 0xFF	; 255
     906:	81 ee       	ldi	r24, 0xE1	; 225
     908:	94 e0       	ldi	r25, 0x04	; 4
     90a:	21 50       	subi	r18, 0x01	; 1
     90c:	80 40       	sbci	r24, 0x00	; 0
     90e:	90 40       	sbci	r25, 0x00	; 0
     910:	e1 f7       	brne	.-8      	; 0x90a <solenoid_shoot+0x8>
     912:	00 c0       	rjmp	.+0      	; 0x914 <solenoid_shoot+0x12>
     914:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     916:	89 9a       	sbi	0x11, 1	; 17
     918:	08 95       	ret

0000091a <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     91a:	e0 ec       	ldi	r30, 0xC0	; 192
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	90 81       	ld	r25, Z
     920:	95 ff       	sbrs	r25, 5
     922:	fd cf       	rjmp	.-6      	; 0x91e <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     924:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	08 95       	ret

0000092e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     92e:	e0 ec       	ldi	r30, 0xC0	; 192
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
     934:	88 23       	and	r24, r24
     936:	ec f7       	brge	.-6      	; 0x932 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     938:	80 91 c6 00 	lds	r24, 0x00C6
}
     93c:	08 95       	ret

0000093e <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     93e:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     942:	88 e1       	ldi	r24, 0x18	; 24
     944:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     948:	67 e9       	ldi	r22, 0x97	; 151
     94a:	74 e0       	ldi	r23, 0x04	; 4
     94c:	8d e8       	ldi	r24, 0x8D	; 141
     94e:	94 e0       	ldi	r25, 0x04	; 4
     950:	ee d4       	rcall	.+2524   	; 0x132e <fdevopen>
     952:	90 93 cc 02 	sts	0x02CC, r25
     956:	80 93 cb 02 	sts	0x02CB, r24
	
	
	return 0; 
}
     95a:	80 e0       	ldi	r24, 0x00	; 0
     95c:	90 e0       	ldi	r25, 0x00	; 0
     95e:	08 95       	ret

00000960 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     960:	a8 d1       	rcall	.+848    	; 0xcb2 <SPI_activate_SS>
     962:	80 ec       	ldi	r24, 0xC0	; 192
     964:	a0 d1       	rcall	.+832    	; 0xca6 <SPI_read_write>
     966:	a7 c1       	rjmp	.+846    	; 0xcb6 <SPI_deactivate_SS>
     968:	08 95       	ret

0000096a <MCP2515_read>:
     96a:	cf 93       	push	r28
     96c:	c8 2f       	mov	r28, r24
     96e:	a1 d1       	rcall	.+834    	; 0xcb2 <SPI_activate_SS>
     970:	83 e0       	ldi	r24, 0x03	; 3
     972:	99 d1       	rcall	.+818    	; 0xca6 <SPI_read_write>
     974:	8c 2f       	mov	r24, r28
     976:	97 d1       	rcall	.+814    	; 0xca6 <SPI_read_write>
     978:	80 e0       	ldi	r24, 0x00	; 0
     97a:	95 d1       	rcall	.+810    	; 0xca6 <SPI_read_write>
     97c:	c8 2f       	mov	r28, r24
     97e:	9b d1       	rcall	.+822    	; 0xcb6 <SPI_deactivate_SS>
     980:	8c 2f       	mov	r24, r28
     982:	cf 91       	pop	r28
     984:	08 95       	ret

00000986 <MCP2515_write>:
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	d8 2f       	mov	r29, r24
     98c:	c6 2f       	mov	r28, r22
     98e:	91 d1       	rcall	.+802    	; 0xcb2 <SPI_activate_SS>
     990:	82 e0       	ldi	r24, 0x02	; 2
     992:	89 d1       	rcall	.+786    	; 0xca6 <SPI_read_write>
     994:	8d 2f       	mov	r24, r29
     996:	87 d1       	rcall	.+782    	; 0xca6 <SPI_read_write>
     998:	8c 2f       	mov	r24, r28
     99a:	85 d1       	rcall	.+778    	; 0xca6 <SPI_read_write>
     99c:	8c d1       	rcall	.+792    	; 0xcb6 <SPI_deactivate_SS>
     99e:	df 91       	pop	r29
     9a0:	cf 91       	pop	r28
     9a2:	08 95       	ret

000009a4 <MCP2515_request_to_send>:
     9a4:	cf 93       	push	r28
     9a6:	c8 2f       	mov	r28, r24
     9a8:	84 d1       	rcall	.+776    	; 0xcb2 <SPI_activate_SS>
     9aa:	c8 30       	cpi	r28, 0x08	; 8
     9ac:	20 f4       	brcc	.+8      	; 0x9b6 <MCP2515_request_to_send+0x12>
     9ae:	8c 2f       	mov	r24, r28
     9b0:	80 68       	ori	r24, 0x80	; 128
     9b2:	79 d1       	rcall	.+754    	; 0xca6 <SPI_read_write>
     9b4:	02 c0       	rjmp	.+4      	; 0x9ba <MCP2515_request_to_send+0x16>
     9b6:	80 e8       	ldi	r24, 0x80	; 128
     9b8:	76 d1       	rcall	.+748    	; 0xca6 <SPI_read_write>
     9ba:	7d d1       	rcall	.+762    	; 0xcb6 <SPI_deactivate_SS>
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     9c0:	1f 93       	push	r17
     9c2:	cf 93       	push	r28
     9c4:	df 93       	push	r29
     9c6:	18 2f       	mov	r17, r24
     9c8:	d6 2f       	mov	r29, r22
     9ca:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     9cc:	72 d1       	rcall	.+740    	; 0xcb2 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     9ce:	85 e0       	ldi	r24, 0x05	; 5
     9d0:	6a d1       	rcall	.+724    	; 0xca6 <SPI_read_write>
	SPI_read_write(address);
     9d2:	81 2f       	mov	r24, r17
     9d4:	68 d1       	rcall	.+720    	; 0xca6 <SPI_read_write>
	SPI_read_write(mask_byte);
     9d6:	8d 2f       	mov	r24, r29
     9d8:	66 d1       	rcall	.+716    	; 0xca6 <SPI_read_write>
	SPI_read_write(data_byte);
     9da:	8c 2f       	mov	r24, r28
     9dc:	64 d1       	rcall	.+712    	; 0xca6 <SPI_read_write>
	SPI_deactivate_SS();
     9de:	6b d1       	rcall	.+726    	; 0xcb6 <SPI_deactivate_SS>
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	1f 91       	pop	r17
     9e6:	08 95       	ret

000009e8 <main>:
int solenoid_button = 0;
typedef enum {IDLE = 0, EASY = 1, MEDIUM = 2, HARD = 3, PLAY} states;
states current_state = IDLE;

int main(void)
{
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	cd b7       	in	r28, 0x3d	; 61
     9ee:	de b7       	in	r29, 0x3e	; 62
     9f0:	2e 97       	sbiw	r28, 0x0e	; 14
     9f2:	0f b6       	in	r0, 0x3f	; 63
     9f4:	f8 94       	cli
     9f6:	de bf       	out	0x3e, r29	; 62
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9fc:	f8 94       	cli
	UART_init(MYUBRR);
     9fe:	87 e6       	ldi	r24, 0x67	; 103
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	9d df       	rcall	.-198    	; 0x93e <UART_init>
	CAN_init();
     a04:	e1 db       	rcall	.-2110   	; 0x1c8 <CAN_init>
	servo_init();
     a06:	43 df       	rcall	.-378    	; 0x88e <servo_init>
	ADC_init();
     a08:	1b dd       	rcall	.-1482   	; 0x440 <ADC_init>
	solenoid_init();
     a0a:	78 df       	rcall	.-272    	; 0x8fc <solenoid_init>
	motor_init();
     a0c:	68 de       	rcall	.-816    	; 0x6de <motor_init>
	sei();
     a0e:	78 94       	sei
			Ki = 0.1;
			current_state = PLAY;
			break;
		case MEDIUM:
			printf("MEDIUM \n");
			Kp = 0.95;
     a10:	0f 2e       	mov	r0, r31
     a12:	f3 e3       	ldi	r31, 0x33	; 51
     a14:	4f 2e       	mov	r4, r31
     a16:	54 2c       	mov	r5, r4
     a18:	f3 e7       	ldi	r31, 0x73	; 115
     a1a:	6f 2e       	mov	r6, r31
     a1c:	ff e3       	ldi	r31, 0x3F	; 63
     a1e:	7f 2e       	mov	r7, r31
     a20:	f0 2d       	mov	r31, r0
			Kd = 0.1;
     a22:	0f 2e       	mov	r0, r31
     a24:	fd ec       	ldi	r31, 0xCD	; 205
     a26:	8f 2e       	mov	r8, r31
     a28:	fc ec       	ldi	r31, 0xCC	; 204
     a2a:	9f 2e       	mov	r9, r31
     a2c:	a9 2c       	mov	r10, r9
     a2e:	fd e3       	ldi	r31, 0x3D	; 61
     a30:	bf 2e       	mov	r11, r31
     a32:	f0 2d       	mov	r31, r0
			Ki = 0.05;
			current_state = PLAY;
     a34:	68 94       	set
     a36:	33 24       	eor	r3, r3
     a38:	32 f8       	bld	r3, 2
			
			IR_value = IR_game_over();
			
			if(IR_value == 1){
				printf("Can melding, spill over\n");
				Message msg = {0, 1, {0}};
     a3a:	ce 01       	movw	r24, r28
     a3c:	01 96       	adiw	r24, 0x01	; 1
     a3e:	9e 87       	std	Y+14, r25	; 0x0e
     a40:	8d 87       	std	Y+13, r24	; 0x0d
	sei();
	
	while(1)
	{
		
		switch (current_state)
     a42:	80 91 b4 02 	lds	r24, 0x02B4
     a46:	82 30       	cpi	r24, 0x02	; 2
     a48:	09 f4       	brne	.+2      	; 0xa4c <main+0x64>
     a4a:	50 c0       	rjmp	.+160    	; 0xaec <main+0x104>
     a4c:	28 f4       	brcc	.+10     	; 0xa58 <main+0x70>
     a4e:	88 23       	and	r24, r24
     a50:	51 f0       	breq	.+20     	; 0xa66 <main+0x7e>
     a52:	81 30       	cpi	r24, 0x01	; 1
     a54:	29 f1       	breq	.+74     	; 0xaa0 <main+0xb8>
     a56:	f7 cf       	rjmp	.-18     	; 0xa46 <main+0x5e>
     a58:	83 30       	cpi	r24, 0x03	; 3
     a5a:	09 f4       	brne	.+2      	; 0xa5e <main+0x76>
     a5c:	69 c0       	rjmp	.+210    	; 0xb30 <main+0x148>
     a5e:	84 30       	cpi	r24, 0x04	; 4
     a60:	09 f4       	brne	.+2      	; 0xa64 <main+0x7c>
     a62:	8c c0       	rjmp	.+280    	; 0xb7c <main+0x194>
     a64:	f0 cf       	rjmp	.-32     	; 0xa46 <main+0x5e>
		{
		case IDLE:
			if (rx_int_flag){
     a66:	80 91 bc 02 	lds	r24, 0x02BC
     a6a:	88 23       	and	r24, r24
     a6c:	51 f3       	breq	.-44     	; 0xa42 <main+0x5a>
				Message recieve_msg = CAN_recieve();
     a6e:	ce 01       	movw	r24, r28
     a70:	01 96       	adiw	r24, 0x01	; 1
     a72:	47 dc       	rcall	.-1906   	; 0x302 <CAN_recieve>
     a74:	28 85       	ldd	r18, Y+8	; 0x08
				int received_state = recieve_msg.data[3];
				if (received_state > 0 && received_state <4){ 
     a76:	82 2f       	mov	r24, r18
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	01 97       	sbiw	r24, 0x01	; 1
     a7c:	03 97       	sbiw	r24, 0x03	; 3
     a7e:	68 f4       	brcc	.+26     	; 0xa9a <main+0xb2>
					current_state = received_state;
     a80:	20 93 b4 02 	sts	0x02B4, r18
					printf("current state %d \n", recieve_msg.data[3]);
     a84:	1f 92       	push	r1
     a86:	2f 93       	push	r18
     a88:	a9 e6       	ldi	r26, 0x69	; 105
     a8a:	b2 e0       	ldi	r27, 0x02	; 2
     a8c:	bf 93       	push	r27
     a8e:	af 93       	push	r26
     a90:	98 d4       	rcall	.+2352   	; 0x13c2 <printf>
     a92:	0f 90       	pop	r0
     a94:	0f 90       	pop	r0
     a96:	0f 90       	pop	r0
     a98:	0f 90       	pop	r0
				}
				rx_int_flag = 0;
     a9a:	10 92 bc 02 	sts	0x02BC, r1
     a9e:	d1 cf       	rjmp	.-94     	; 0xa42 <main+0x5a>
			}
			break;
		case EASY:
			printf("EASY \n");
     aa0:	8c e7       	ldi	r24, 0x7C	; 124
     aa2:	92 e0       	ldi	r25, 0x02	; 2
     aa4:	9f d4       	rcall	.+2366   	; 0x13e4 <puts>
			Kp = 0.9;
     aa6:	86 e6       	ldi	r24, 0x66	; 102
     aa8:	96 e6       	ldi	r25, 0x66	; 102
     aaa:	a6 e6       	ldi	r26, 0x66	; 102
     aac:	bf e3       	ldi	r27, 0x3F	; 63
     aae:	80 93 d6 02 	sts	0x02D6, r24
     ab2:	90 93 d7 02 	sts	0x02D7, r25
     ab6:	a0 93 d8 02 	sts	0x02D8, r26
     aba:	b0 93 d9 02 	sts	0x02D9, r27
			Kd = 0.07;
     abe:	89 e2       	ldi	r24, 0x29	; 41
     ac0:	9c e5       	ldi	r25, 0x5C	; 92
     ac2:	af e8       	ldi	r26, 0x8F	; 143
     ac4:	bd e3       	ldi	r27, 0x3D	; 61
     ac6:	80 93 d2 02 	sts	0x02D2, r24
     aca:	90 93 d3 02 	sts	0x02D3, r25
     ace:	a0 93 d4 02 	sts	0x02D4, r26
     ad2:	b0 93 d5 02 	sts	0x02D5, r27
			Ki = 0.1;
     ad6:	80 92 cd 02 	sts	0x02CD, r8
     ada:	90 92 ce 02 	sts	0x02CE, r9
     ade:	a0 92 cf 02 	sts	0x02CF, r10
     ae2:	b0 92 d0 02 	sts	0x02D0, r11
			current_state = PLAY;
     ae6:	30 92 b4 02 	sts	0x02B4, r3
			break;
     aea:	ab cf       	rjmp	.-170    	; 0xa42 <main+0x5a>
		case MEDIUM:
			printf("MEDIUM \n");
     aec:	82 e8       	ldi	r24, 0x82	; 130
     aee:	92 e0       	ldi	r25, 0x02	; 2
     af0:	79 d4       	rcall	.+2290   	; 0x13e4 <puts>
			Kp = 0.95;
     af2:	40 92 d6 02 	sts	0x02D6, r4
     af6:	50 92 d7 02 	sts	0x02D7, r5
     afa:	60 92 d8 02 	sts	0x02D8, r6
     afe:	70 92 d9 02 	sts	0x02D9, r7
			Kd = 0.1;
     b02:	80 92 d2 02 	sts	0x02D2, r8
     b06:	90 92 d3 02 	sts	0x02D3, r9
     b0a:	a0 92 d4 02 	sts	0x02D4, r10
     b0e:	b0 92 d5 02 	sts	0x02D5, r11
			Ki = 0.05;
     b12:	8d ec       	ldi	r24, 0xCD	; 205
     b14:	9c ec       	ldi	r25, 0xCC	; 204
     b16:	ac e4       	ldi	r26, 0x4C	; 76
     b18:	bd e3       	ldi	r27, 0x3D	; 61
     b1a:	80 93 cd 02 	sts	0x02CD, r24
     b1e:	90 93 ce 02 	sts	0x02CE, r25
     b22:	a0 93 cf 02 	sts	0x02CF, r26
     b26:	b0 93 d0 02 	sts	0x02D0, r27
			current_state = PLAY;
     b2a:	30 92 b4 02 	sts	0x02B4, r3
			break;
     b2e:	89 cf       	rjmp	.-238    	; 0xa42 <main+0x5a>
		case HARD:
			printf("HARD \n");
     b30:	8a e8       	ldi	r24, 0x8A	; 138
     b32:	92 e0       	ldi	r25, 0x02	; 2
     b34:	57 d4       	rcall	.+2222   	; 0x13e4 <puts>
			Kp = 1;
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e8       	ldi	r26, 0x80	; 128
     b3c:	bf e3       	ldi	r27, 0x3F	; 63
     b3e:	80 93 d6 02 	sts	0x02D6, r24
     b42:	90 93 d7 02 	sts	0x02D7, r25
     b46:	a0 93 d8 02 	sts	0x02D8, r26
     b4a:	b0 93 d9 02 	sts	0x02D9, r27
			Kd = 0.1;
     b4e:	80 92 d2 02 	sts	0x02D2, r8
     b52:	90 92 d3 02 	sts	0x02D3, r9
     b56:	a0 92 d4 02 	sts	0x02D4, r10
     b5a:	b0 92 d5 02 	sts	0x02D5, r11
			Ki = 0.01;
     b5e:	8a e0       	ldi	r24, 0x0A	; 10
     b60:	97 ed       	ldi	r25, 0xD7	; 215
     b62:	a3 e2       	ldi	r26, 0x23	; 35
     b64:	bc e3       	ldi	r27, 0x3C	; 60
     b66:	80 93 cd 02 	sts	0x02CD, r24
     b6a:	90 93 ce 02 	sts	0x02CE, r25
     b6e:	a0 93 cf 02 	sts	0x02CF, r26
     b72:	b0 93 d0 02 	sts	0x02D0, r27
			current_state = PLAY;
     b76:	30 92 b4 02 	sts	0x02B4, r3
			break;
     b7a:	63 cf       	rjmp	.-314    	; 0xa42 <main+0x5a>
		case PLAY:
			
			if(rx_int_flag){
     b7c:	80 91 bc 02 	lds	r24, 0x02BC
     b80:	88 23       	and	r24, r24
     b82:	31 f1       	breq	.+76     	; 0xbd0 <main+0x1e8>
				Message recieve_msg = CAN_recieve();
     b84:	ce 01       	movw	r24, r28
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	bc db       	rcall	.-2184   	; 0x302 <CAN_recieve>
     b8a:	1f 81       	ldd	r17, Y+7	; 0x07
				
				joystick_pos_x = recieve_msg.data[0];
     b8c:	8d 81       	ldd	r24, Y+5	; 0x05
     b8e:	80 93 d1 02 	sts	0x02D1, r24
				slider_pos_r = recieve_msg.data[1];
     b92:	9e 81       	ldd	r25, Y+6	; 0x06
     b94:	90 93 bb 02 	sts	0x02BB, r25
				
				if (recieve_msg.data[2] == 0){
     b98:	11 11       	cpse	r17, r1
     b9a:	04 c0       	rjmp	.+8      	; 0xba4 <main+0x1bc>
					solenoid_button = 0;
     b9c:	10 92 b6 02 	sts	0x02B6, r1
     ba0:	10 92 b5 02 	sts	0x02B5, r1
				}
				
				servo_set_pos(joystick_pos_x);
     ba4:	7b de       	rcall	.-778    	; 0x89c <servo_set_pos>
				
				if (recieve_msg.data[2] != solenoid_button){
     ba6:	21 2f       	mov	r18, r17
     ba8:	30 e0       	ldi	r19, 0x00	; 0
     baa:	80 91 b5 02 	lds	r24, 0x02B5
     bae:	90 91 b6 02 	lds	r25, 0x02B6
     bb2:	28 17       	cp	r18, r24
     bb4:	39 07       	cpc	r19, r25
     bb6:	51 f0       	breq	.+20     	; 0xbcc <main+0x1e4>
					printf("shoot\n");
     bb8:	80 e9       	ldi	r24, 0x90	; 144
     bba:	92 e0       	ldi	r25, 0x02	; 2
     bbc:	13 d4       	rcall	.+2086   	; 0x13e4 <puts>
					solenoid_shoot();
     bbe:	a1 de       	rcall	.-702    	; 0x902 <solenoid_shoot>
					solenoid_button = 2;
     bc0:	a2 e0       	ldi	r26, 0x02	; 2
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	b0 93 b6 02 	sts	0x02B6, r27
     bc8:	a0 93 b5 02 	sts	0x02B5, r26
				}
				rx_int_flag = 0;
     bcc:	10 92 bc 02 	sts	0x02BC, r1
			}
			
			if(timer_flag == 1){
     bd0:	80 91 b9 02 	lds	r24, 0x02B9
     bd4:	90 91 ba 02 	lds	r25, 0x02BA
     bd8:	01 97       	sbiw	r24, 0x01	; 1
     bda:	59 f5       	brne	.+86     	; 0xc32 <main+0x24a>
				clr_bit(TIMSK3, TOIE3);
     bdc:	e1 e7       	ldi	r30, 0x71	; 113
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	80 81       	ld	r24, Z
     be2:	8e 7f       	andi	r24, 0xFE	; 254
     be4:	80 83       	st	Z, r24
				motor_drive(motor_PID(slider_pos_r, Kp, Ki, Kd));
     be6:	c0 90 d2 02 	lds	r12, 0x02D2
     bea:	d0 90 d3 02 	lds	r13, 0x02D3
     bee:	e0 90 d4 02 	lds	r14, 0x02D4
     bf2:	f0 90 d5 02 	lds	r15, 0x02D5
     bf6:	00 91 cd 02 	lds	r16, 0x02CD
     bfa:	10 91 ce 02 	lds	r17, 0x02CE
     bfe:	20 91 cf 02 	lds	r18, 0x02CF
     c02:	30 91 d0 02 	lds	r19, 0x02D0
     c06:	40 91 d6 02 	lds	r20, 0x02D6
     c0a:	50 91 d7 02 	lds	r21, 0x02D7
     c0e:	60 91 d8 02 	lds	r22, 0x02D8
     c12:	70 91 d9 02 	lds	r23, 0x02D9
     c16:	80 91 bb 02 	lds	r24, 0x02BB
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	96 dd       	rcall	.-1236   	; 0x74a <motor_PID>
     c1e:	a0 dc       	rcall	.-1728   	; 0x560 <motor_drive>
				set_bit(TIMSK3, TOIE3);
     c20:	a1 e7       	ldi	r26, 0x71	; 113
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	8c 91       	ld	r24, X
     c26:	81 60       	ori	r24, 0x01	; 1
     c28:	8c 93       	st	X, r24
				timer_flag = 0;
     c2a:	10 92 ba 02 	sts	0x02BA, r1
     c2e:	10 92 b9 02 	sts	0x02B9, r1
			}
			
			IR_value = IR_game_over();
     c32:	7c dc       	rcall	.-1800   	; 0x52c <IR_game_over>
     c34:	90 93 b8 02 	sts	0x02B8, r25
     c38:	80 93 b7 02 	sts	0x02B7, r24
			
			if(IR_value == 1){
     c3c:	01 97       	sbiw	r24, 0x01	; 1
     c3e:	c1 f4       	brne	.+48     	; 0xc70 <main+0x288>
				printf("Can melding, spill over\n");
     c40:	86 e9       	ldi	r24, 0x96	; 150
     c42:	92 e0       	ldi	r25, 0x02	; 2
     c44:	cf d3       	rcall	.+1950   	; 0x13e4 <puts>
				Message msg = {0, 1, {0}};
     c46:	8c e0       	ldi	r24, 0x0C	; 12
     c48:	ed 85       	ldd	r30, Y+13	; 0x0d
     c4a:	fe 85       	ldd	r31, Y+14	; 0x0e
     c4c:	11 92       	st	Z+, r1
     c4e:	8a 95       	dec	r24
     c50:	e9 f7       	brne	.-6      	; 0xc4c <main+0x264>
     c52:	81 e0       	ldi	r24, 0x01	; 1
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	9c 83       	std	Y+4, r25	; 0x04
     c58:	8b 83       	std	Y+3, r24	; 0x03
				CAN_send(&msg);
     c5a:	ce 01       	movw	r24, r28
     c5c:	01 96       	adiw	r24, 0x01	; 1
     c5e:	0a db       	rcall	.-2540   	; 0x274 <CAN_send>
				while(!rx_int_flag);			//waiting for message about new game
     c60:	80 91 bc 02 	lds	r24, 0x02BC
     c64:	88 23       	and	r24, r24
     c66:	e1 f3       	breq	.-8      	; 0xc60 <main+0x278>
				current_state = IDLE;
     c68:	10 92 b4 02 	sts	0x02B4, r1
				rx_int_flag = 0;
     c6c:	10 92 bc 02 	sts	0x02BC, r1
     c70:	af e9       	ldi	r26, 0x9F	; 159
     c72:	bf e0       	ldi	r27, 0x0F	; 15
     c74:	11 97       	sbiw	r26, 0x01	; 1
     c76:	f1 f7       	brne	.-4      	; 0xc74 <main+0x28c>
     c78:	00 c0       	rjmp	.+0      	; 0xc7a <main+0x292>
     c7a:	00 00       	nop
     c7c:	e2 ce       	rjmp	.-572    	; 0xa42 <main+0x5a>

00000c7e <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     c7e:	1f 92       	push	r1
     c80:	0f 92       	push	r0
     c82:	0f b6       	in	r0, 0x3f	; 63
     c84:	0f 92       	push	r0
     c86:	11 24       	eor	r1, r1
     c88:	8f 93       	push	r24
     c8a:	9f 93       	push	r25
	timer_flag = 1;
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	90 93 ba 02 	sts	0x02BA, r25
     c94:	80 93 b9 02 	sts	0x02B9, r24
	
     c98:	9f 91       	pop	r25
     c9a:	8f 91       	pop	r24
     c9c:	0f 90       	pop	r0
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	0f 90       	pop	r0
     ca2:	1f 90       	pop	r1
     ca4:	18 95       	reti

00000ca6 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     ca6:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     ca8:	0d b4       	in	r0, 0x2d	; 45
     caa:	07 fe       	sbrs	r0, 7
     cac:	fd cf       	rjmp	.-6      	; 0xca8 <SPI_read_write+0x2>
	
	return SPDR;
     cae:	8e b5       	in	r24, 0x2e	; 46
}
     cb0:	08 95       	ret

00000cb2 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     cb2:	2f 98       	cbi	0x05, 7	; 5
     cb4:	08 95       	ret

00000cb6 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     cb6:	2f 9a       	sbi	0x05, 7	; 5
     cb8:	08 95       	ret

00000cba <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     cba:	8c b5       	in	r24, 0x2c	; 44
     cbc:	80 61       	ori	r24, 0x10	; 16
     cbe:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     cc0:	8c b5       	in	r24, 0x2c	; 44
     cc2:	81 60       	ori	r24, 0x01	; 1
     cc4:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     cc6:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     cc8:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     cca:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     ccc:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     cce:	8c b5       	in	r24, 0x2c	; 44
     cd0:	80 64       	ori	r24, 0x40	; 64
     cd2:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     cd4:	f0 cf       	rjmp	.-32     	; 0xcb6 <SPI_deactivate_SS>
     cd6:	08 95       	ret

00000cd8 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     cd8:	e0 e8       	ldi	r30, 0x80	; 128
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	80 68       	ori	r24, 0x80	; 128
     ce0:	80 83       	st	Z, r24
     ce2:	80 81       	ld	r24, Z
     ce4:	8f 7b       	andi	r24, 0xBF	; 191
     ce6:	80 83       	st	Z, r24
     ce8:	80 81       	ld	r24, Z
     cea:	82 60       	ori	r24, 0x02	; 2
     cec:	80 83       	st	Z, r24
     cee:	80 81       	ld	r24, Z
     cf0:	8e 7f       	andi	r24, 0xFE	; 254
     cf2:	80 83       	st	Z, r24
     cf4:	e1 e8       	ldi	r30, 0x81	; 129
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	88 60       	ori	r24, 0x08	; 8
     cfc:	80 83       	st	Z, r24
     cfe:	80 81       	ld	r24, Z
     d00:	80 61       	ori	r24, 0x10	; 16
     d02:	80 83       	st	Z, r24
     d04:	80 81       	ld	r24, Z
     d06:	84 60       	ori	r24, 0x04	; 4
     d08:	80 83       	st	Z, r24
     d0a:	80 81       	ld	r24, Z
     d0c:	8d 7f       	andi	r24, 0xFD	; 253
     d0e:	80 83       	st	Z, r24
     d10:	80 81       	ld	r24, Z
     d12:	8e 7f       	andi	r24, 0xFE	; 254
     d14:	80 83       	st	Z, r24
     d16:	25 9a       	sbi	0x04, 5	; 4
     d18:	81 ee       	ldi	r24, 0xE1	; 225
     d1a:	94 e0       	ldi	r25, 0x04	; 4
     d1c:	90 93 87 00 	sts	0x0087, r25
     d20:	80 93 86 00 	sts	0x0086, r24
     d24:	08 95       	ret

00000d26 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     d26:	cf 92       	push	r12
     d28:	df 92       	push	r13
     d2a:	ef 92       	push	r14
     d2c:	ff 92       	push	r15
     d2e:	cf 93       	push	r28
     d30:	6b 01       	movw	r12, r22
     d32:	7c 01       	movw	r14, r24
	cli();
     d34:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     d36:	c1 e0       	ldi	r28, 0x01	; 1
     d38:	2a ef       	ldi	r18, 0xFA	; 250
     d3a:	3d ee       	ldi	r19, 0xED	; 237
     d3c:	4b e6       	ldi	r20, 0x6B	; 107
     d3e:	5a e3       	ldi	r21, 0x3A	; 58
     d40:	89 d2       	rcall	.+1298   	; 0x1254 <__gesf2>
     d42:	18 16       	cp	r1, r24
     d44:	0c f0       	brlt	.+2      	; 0xd48 <pwm_set_pulse_width+0x22>
     d46:	c0 e0       	ldi	r28, 0x00	; 0
     d48:	cc 23       	and	r28, r28
     d4a:	d1 f0       	breq	.+52     	; 0xd80 <pwm_set_pulse_width+0x5a>
     d4c:	27 e2       	ldi	r18, 0x27	; 39
     d4e:	30 ea       	ldi	r19, 0xA0	; 160
     d50:	49 e0       	ldi	r20, 0x09	; 9
     d52:	5b e3       	ldi	r21, 0x3B	; 59
     d54:	c7 01       	movw	r24, r14
     d56:	b6 01       	movw	r22, r12
     d58:	2e d1       	rcall	.+604    	; 0xfb6 <__cmpsf2>
     d5a:	88 23       	and	r24, r24
     d5c:	8c f4       	brge	.+34     	; 0xd80 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	34 e2       	ldi	r19, 0x24	; 36
     d62:	44 e7       	ldi	r20, 0x74	; 116
     d64:	57 e4       	ldi	r21, 0x47	; 71
     d66:	c7 01       	movw	r24, r14
     d68:	b6 01       	movw	r22, r12
     d6a:	78 d2       	rcall	.+1264   	; 0x125c <__mulsf3>
     d6c:	20 e0       	ldi	r18, 0x00	; 0
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	40 e0       	ldi	r20, 0x00	; 0
     d72:	5f e3       	ldi	r21, 0x3F	; 63
     d74:	bb d0       	rcall	.+374    	; 0xeec <__subsf3>
     d76:	90 d1       	rcall	.+800    	; 0x1098 <__fixunssfsi>
		OCR1A = pulse;
     d78:	70 93 89 00 	sts	0x0089, r23
     d7c:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     d80:	78 94       	sei
}
     d82:	cf 91       	pop	r28
     d84:	ff 90       	pop	r15
     d86:	ef 90       	pop	r14
     d88:	df 90       	pop	r13
     d8a:	cf 90       	pop	r12
     d8c:	08 95       	ret

00000d8e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d8e:	8c e0       	ldi	r24, 0x0C	; 12
     d90:	80 93 b8 00 	sts	0x00B8, r24
     d94:	8f ef       	ldi	r24, 0xFF	; 255
     d96:	80 93 bb 00 	sts	0x00BB, r24
     d9a:	84 e0       	ldi	r24, 0x04	; 4
     d9c:	80 93 bc 00 	sts	0x00BC, r24
     da0:	08 95       	ret

00000da2 <TWI_Start_Transceiver_With_Data>:
     da2:	ec eb       	ldi	r30, 0xBC	; 188
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	20 81       	ld	r18, Z
     da8:	20 fd       	sbrc	r18, 0
     daa:	fd cf       	rjmp	.-6      	; 0xda6 <TWI_Start_Transceiver_With_Data+0x4>
     dac:	60 93 bf 02 	sts	0x02BF, r22
     db0:	fc 01       	movw	r30, r24
     db2:	20 81       	ld	r18, Z
     db4:	20 93 c0 02 	sts	0x02C0, r18
     db8:	20 fd       	sbrc	r18, 0
     dba:	0c c0       	rjmp	.+24     	; 0xdd4 <TWI_Start_Transceiver_With_Data+0x32>
     dbc:	62 30       	cpi	r22, 0x02	; 2
     dbe:	50 f0       	brcs	.+20     	; 0xdd4 <TWI_Start_Transceiver_With_Data+0x32>
     dc0:	dc 01       	movw	r26, r24
     dc2:	11 96       	adiw	r26, 0x01	; 1
     dc4:	e1 ec       	ldi	r30, 0xC1	; 193
     dc6:	f2 e0       	ldi	r31, 0x02	; 2
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	9d 91       	ld	r25, X+
     dcc:	91 93       	st	Z+, r25
     dce:	8f 5f       	subi	r24, 0xFF	; 255
     dd0:	86 13       	cpse	r24, r22
     dd2:	fb cf       	rjmp	.-10     	; 0xdca <TWI_Start_Transceiver_With_Data+0x28>
     dd4:	10 92 be 02 	sts	0x02BE, r1
     dd8:	88 ef       	ldi	r24, 0xF8	; 248
     dda:	80 93 06 02 	sts	0x0206, r24
     dde:	85 ea       	ldi	r24, 0xA5	; 165
     de0:	80 93 bc 00 	sts	0x00BC, r24
     de4:	08 95       	ret

00000de6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     de6:	1f 92       	push	r1
     de8:	0f 92       	push	r0
     dea:	0f b6       	in	r0, 0x3f	; 63
     dec:	0f 92       	push	r0
     dee:	11 24       	eor	r1, r1
     df0:	0b b6       	in	r0, 0x3b	; 59
     df2:	0f 92       	push	r0
     df4:	2f 93       	push	r18
     df6:	3f 93       	push	r19
     df8:	8f 93       	push	r24
     dfa:	9f 93       	push	r25
     dfc:	af 93       	push	r26
     dfe:	bf 93       	push	r27
     e00:	ef 93       	push	r30
     e02:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e04:	80 91 b9 00 	lds	r24, 0x00B9
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	fc 01       	movw	r30, r24
     e0c:	38 97       	sbiw	r30, 0x08	; 8
     e0e:	e1 35       	cpi	r30, 0x51	; 81
     e10:	f1 05       	cpc	r31, r1
     e12:	08 f0       	brcs	.+2      	; 0xe16 <__vector_39+0x30>
     e14:	55 c0       	rjmp	.+170    	; 0xec0 <__vector_39+0xda>
     e16:	ee 58       	subi	r30, 0x8E	; 142
     e18:	ff 4f       	sbci	r31, 0xFF	; 255
     e1a:	83 c2       	rjmp	.+1286   	; 0x1322 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e1c:	10 92 bd 02 	sts	0x02BD, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e20:	e0 91 bd 02 	lds	r30, 0x02BD
     e24:	80 91 bf 02 	lds	r24, 0x02BF
     e28:	e8 17       	cp	r30, r24
     e2a:	70 f4       	brcc	.+28     	; 0xe48 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	8e 0f       	add	r24, r30
     e30:	80 93 bd 02 	sts	0x02BD, r24
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	e0 54       	subi	r30, 0x40	; 64
     e38:	fd 4f       	sbci	r31, 0xFD	; 253
     e3a:	80 81       	ld	r24, Z
     e3c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e40:	85 e8       	ldi	r24, 0x85	; 133
     e42:	80 93 bc 00 	sts	0x00BC, r24
     e46:	43 c0       	rjmp	.+134    	; 0xece <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e48:	80 91 be 02 	lds	r24, 0x02BE
     e4c:	81 60       	ori	r24, 0x01	; 1
     e4e:	80 93 be 02 	sts	0x02BE, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e52:	84 e9       	ldi	r24, 0x94	; 148
     e54:	80 93 bc 00 	sts	0x00BC, r24
     e58:	3a c0       	rjmp	.+116    	; 0xece <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e5a:	e0 91 bd 02 	lds	r30, 0x02BD
     e5e:	81 e0       	ldi	r24, 0x01	; 1
     e60:	8e 0f       	add	r24, r30
     e62:	80 93 bd 02 	sts	0x02BD, r24
     e66:	80 91 bb 00 	lds	r24, 0x00BB
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	e0 54       	subi	r30, 0x40	; 64
     e6e:	fd 4f       	sbci	r31, 0xFD	; 253
     e70:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e72:	20 91 bd 02 	lds	r18, 0x02BD
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	80 91 bf 02 	lds	r24, 0x02BF
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	01 97       	sbiw	r24, 0x01	; 1
     e80:	28 17       	cp	r18, r24
     e82:	39 07       	cpc	r19, r25
     e84:	24 f4       	brge	.+8      	; 0xe8e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e86:	85 ec       	ldi	r24, 0xC5	; 197
     e88:	80 93 bc 00 	sts	0x00BC, r24
     e8c:	20 c0       	rjmp	.+64     	; 0xece <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8e:	85 e8       	ldi	r24, 0x85	; 133
     e90:	80 93 bc 00 	sts	0x00BC, r24
     e94:	1c c0       	rjmp	.+56     	; 0xece <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e96:	80 91 bb 00 	lds	r24, 0x00BB
     e9a:	e0 91 bd 02 	lds	r30, 0x02BD
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	e0 54       	subi	r30, 0x40	; 64
     ea2:	fd 4f       	sbci	r31, 0xFD	; 253
     ea4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ea6:	80 91 be 02 	lds	r24, 0x02BE
     eaa:	81 60       	ori	r24, 0x01	; 1
     eac:	80 93 be 02 	sts	0x02BE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eb0:	84 e9       	ldi	r24, 0x94	; 148
     eb2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     eb6:	0b c0       	rjmp	.+22     	; 0xece <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eb8:	85 ea       	ldi	r24, 0xA5	; 165
     eba:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ebe:	07 c0       	rjmp	.+14     	; 0xece <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ec0:	80 91 b9 00 	lds	r24, 0x00B9
     ec4:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ec8:	84 e0       	ldi	r24, 0x04	; 4
     eca:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ece:	ff 91       	pop	r31
     ed0:	ef 91       	pop	r30
     ed2:	bf 91       	pop	r27
     ed4:	af 91       	pop	r26
     ed6:	9f 91       	pop	r25
     ed8:	8f 91       	pop	r24
     eda:	3f 91       	pop	r19
     edc:	2f 91       	pop	r18
     ede:	0f 90       	pop	r0
     ee0:	0b be       	out	0x3b, r0	; 59
     ee2:	0f 90       	pop	r0
     ee4:	0f be       	out	0x3f, r0	; 63
     ee6:	0f 90       	pop	r0
     ee8:	1f 90       	pop	r1
     eea:	18 95       	reti

00000eec <__subsf3>:
     eec:	50 58       	subi	r21, 0x80	; 128

00000eee <__addsf3>:
     eee:	bb 27       	eor	r27, r27
     ef0:	aa 27       	eor	r26, r26
     ef2:	0e d0       	rcall	.+28     	; 0xf10 <__addsf3x>
     ef4:	75 c1       	rjmp	.+746    	; 0x11e0 <__fp_round>
     ef6:	66 d1       	rcall	.+716    	; 0x11c4 <__fp_pscA>
     ef8:	30 f0       	brcs	.+12     	; 0xf06 <__addsf3+0x18>
     efa:	6b d1       	rcall	.+726    	; 0x11d2 <__fp_pscB>
     efc:	20 f0       	brcs	.+8      	; 0xf06 <__addsf3+0x18>
     efe:	31 f4       	brne	.+12     	; 0xf0c <__addsf3+0x1e>
     f00:	9f 3f       	cpi	r25, 0xFF	; 255
     f02:	11 f4       	brne	.+4      	; 0xf08 <__addsf3+0x1a>
     f04:	1e f4       	brtc	.+6      	; 0xf0c <__addsf3+0x1e>
     f06:	5b c1       	rjmp	.+694    	; 0x11be <__fp_nan>
     f08:	0e f4       	brtc	.+2      	; 0xf0c <__addsf3+0x1e>
     f0a:	e0 95       	com	r30
     f0c:	e7 fb       	bst	r30, 7
     f0e:	51 c1       	rjmp	.+674    	; 0x11b2 <__fp_inf>

00000f10 <__addsf3x>:
     f10:	e9 2f       	mov	r30, r25
     f12:	77 d1       	rcall	.+750    	; 0x1202 <__fp_split3>
     f14:	80 f3       	brcs	.-32     	; 0xef6 <__addsf3+0x8>
     f16:	ba 17       	cp	r27, r26
     f18:	62 07       	cpc	r22, r18
     f1a:	73 07       	cpc	r23, r19
     f1c:	84 07       	cpc	r24, r20
     f1e:	95 07       	cpc	r25, r21
     f20:	18 f0       	brcs	.+6      	; 0xf28 <__addsf3x+0x18>
     f22:	71 f4       	brne	.+28     	; 0xf40 <__addsf3x+0x30>
     f24:	9e f5       	brtc	.+102    	; 0xf8c <__addsf3x+0x7c>
     f26:	8f c1       	rjmp	.+798    	; 0x1246 <__fp_zero>
     f28:	0e f4       	brtc	.+2      	; 0xf2c <__addsf3x+0x1c>
     f2a:	e0 95       	com	r30
     f2c:	0b 2e       	mov	r0, r27
     f2e:	ba 2f       	mov	r27, r26
     f30:	a0 2d       	mov	r26, r0
     f32:	0b 01       	movw	r0, r22
     f34:	b9 01       	movw	r22, r18
     f36:	90 01       	movw	r18, r0
     f38:	0c 01       	movw	r0, r24
     f3a:	ca 01       	movw	r24, r20
     f3c:	a0 01       	movw	r20, r0
     f3e:	11 24       	eor	r1, r1
     f40:	ff 27       	eor	r31, r31
     f42:	59 1b       	sub	r21, r25
     f44:	99 f0       	breq	.+38     	; 0xf6c <__addsf3x+0x5c>
     f46:	59 3f       	cpi	r21, 0xF9	; 249
     f48:	50 f4       	brcc	.+20     	; 0xf5e <__addsf3x+0x4e>
     f4a:	50 3e       	cpi	r21, 0xE0	; 224
     f4c:	68 f1       	brcs	.+90     	; 0xfa8 <__addsf3x+0x98>
     f4e:	1a 16       	cp	r1, r26
     f50:	f0 40       	sbci	r31, 0x00	; 0
     f52:	a2 2f       	mov	r26, r18
     f54:	23 2f       	mov	r18, r19
     f56:	34 2f       	mov	r19, r20
     f58:	44 27       	eor	r20, r20
     f5a:	58 5f       	subi	r21, 0xF8	; 248
     f5c:	f3 cf       	rjmp	.-26     	; 0xf44 <__addsf3x+0x34>
     f5e:	46 95       	lsr	r20
     f60:	37 95       	ror	r19
     f62:	27 95       	ror	r18
     f64:	a7 95       	ror	r26
     f66:	f0 40       	sbci	r31, 0x00	; 0
     f68:	53 95       	inc	r21
     f6a:	c9 f7       	brne	.-14     	; 0xf5e <__addsf3x+0x4e>
     f6c:	7e f4       	brtc	.+30     	; 0xf8c <__addsf3x+0x7c>
     f6e:	1f 16       	cp	r1, r31
     f70:	ba 0b       	sbc	r27, r26
     f72:	62 0b       	sbc	r22, r18
     f74:	73 0b       	sbc	r23, r19
     f76:	84 0b       	sbc	r24, r20
     f78:	ba f0       	brmi	.+46     	; 0xfa8 <__addsf3x+0x98>
     f7a:	91 50       	subi	r25, 0x01	; 1
     f7c:	a1 f0       	breq	.+40     	; 0xfa6 <__addsf3x+0x96>
     f7e:	ff 0f       	add	r31, r31
     f80:	bb 1f       	adc	r27, r27
     f82:	66 1f       	adc	r22, r22
     f84:	77 1f       	adc	r23, r23
     f86:	88 1f       	adc	r24, r24
     f88:	c2 f7       	brpl	.-16     	; 0xf7a <__addsf3x+0x6a>
     f8a:	0e c0       	rjmp	.+28     	; 0xfa8 <__addsf3x+0x98>
     f8c:	ba 0f       	add	r27, r26
     f8e:	62 1f       	adc	r22, r18
     f90:	73 1f       	adc	r23, r19
     f92:	84 1f       	adc	r24, r20
     f94:	48 f4       	brcc	.+18     	; 0xfa8 <__addsf3x+0x98>
     f96:	87 95       	ror	r24
     f98:	77 95       	ror	r23
     f9a:	67 95       	ror	r22
     f9c:	b7 95       	ror	r27
     f9e:	f7 95       	ror	r31
     fa0:	9e 3f       	cpi	r25, 0xFE	; 254
     fa2:	08 f0       	brcs	.+2      	; 0xfa6 <__addsf3x+0x96>
     fa4:	b3 cf       	rjmp	.-154    	; 0xf0c <__addsf3+0x1e>
     fa6:	93 95       	inc	r25
     fa8:	88 0f       	add	r24, r24
     faa:	08 f0       	brcs	.+2      	; 0xfae <__addsf3x+0x9e>
     fac:	99 27       	eor	r25, r25
     fae:	ee 0f       	add	r30, r30
     fb0:	97 95       	ror	r25
     fb2:	87 95       	ror	r24
     fb4:	08 95       	ret

00000fb6 <__cmpsf2>:
     fb6:	d9 d0       	rcall	.+434    	; 0x116a <__fp_cmp>
     fb8:	08 f4       	brcc	.+2      	; 0xfbc <__cmpsf2+0x6>
     fba:	81 e0       	ldi	r24, 0x01	; 1
     fbc:	08 95       	ret

00000fbe <__divsf3>:
     fbe:	0c d0       	rcall	.+24     	; 0xfd8 <__divsf3x>
     fc0:	0f c1       	rjmp	.+542    	; 0x11e0 <__fp_round>
     fc2:	07 d1       	rcall	.+526    	; 0x11d2 <__fp_pscB>
     fc4:	40 f0       	brcs	.+16     	; 0xfd6 <__divsf3+0x18>
     fc6:	fe d0       	rcall	.+508    	; 0x11c4 <__fp_pscA>
     fc8:	30 f0       	brcs	.+12     	; 0xfd6 <__divsf3+0x18>
     fca:	21 f4       	brne	.+8      	; 0xfd4 <__divsf3+0x16>
     fcc:	5f 3f       	cpi	r21, 0xFF	; 255
     fce:	19 f0       	breq	.+6      	; 0xfd6 <__divsf3+0x18>
     fd0:	f0 c0       	rjmp	.+480    	; 0x11b2 <__fp_inf>
     fd2:	51 11       	cpse	r21, r1
     fd4:	39 c1       	rjmp	.+626    	; 0x1248 <__fp_szero>
     fd6:	f3 c0       	rjmp	.+486    	; 0x11be <__fp_nan>

00000fd8 <__divsf3x>:
     fd8:	14 d1       	rcall	.+552    	; 0x1202 <__fp_split3>
     fda:	98 f3       	brcs	.-26     	; 0xfc2 <__divsf3+0x4>

00000fdc <__divsf3_pse>:
     fdc:	99 23       	and	r25, r25
     fde:	c9 f3       	breq	.-14     	; 0xfd2 <__divsf3+0x14>
     fe0:	55 23       	and	r21, r21
     fe2:	b1 f3       	breq	.-20     	; 0xfd0 <__divsf3+0x12>
     fe4:	95 1b       	sub	r25, r21
     fe6:	55 0b       	sbc	r21, r21
     fe8:	bb 27       	eor	r27, r27
     fea:	aa 27       	eor	r26, r26
     fec:	62 17       	cp	r22, r18
     fee:	73 07       	cpc	r23, r19
     ff0:	84 07       	cpc	r24, r20
     ff2:	38 f0       	brcs	.+14     	; 0x1002 <__divsf3_pse+0x26>
     ff4:	9f 5f       	subi	r25, 0xFF	; 255
     ff6:	5f 4f       	sbci	r21, 0xFF	; 255
     ff8:	22 0f       	add	r18, r18
     ffa:	33 1f       	adc	r19, r19
     ffc:	44 1f       	adc	r20, r20
     ffe:	aa 1f       	adc	r26, r26
    1000:	a9 f3       	breq	.-22     	; 0xfec <__divsf3_pse+0x10>
    1002:	33 d0       	rcall	.+102    	; 0x106a <__divsf3_pse+0x8e>
    1004:	0e 2e       	mov	r0, r30
    1006:	3a f0       	brmi	.+14     	; 0x1016 <__divsf3_pse+0x3a>
    1008:	e0 e8       	ldi	r30, 0x80	; 128
    100a:	30 d0       	rcall	.+96     	; 0x106c <__divsf3_pse+0x90>
    100c:	91 50       	subi	r25, 0x01	; 1
    100e:	50 40       	sbci	r21, 0x00	; 0
    1010:	e6 95       	lsr	r30
    1012:	00 1c       	adc	r0, r0
    1014:	ca f7       	brpl	.-14     	; 0x1008 <__divsf3_pse+0x2c>
    1016:	29 d0       	rcall	.+82     	; 0x106a <__divsf3_pse+0x8e>
    1018:	fe 2f       	mov	r31, r30
    101a:	27 d0       	rcall	.+78     	; 0x106a <__divsf3_pse+0x8e>
    101c:	66 0f       	add	r22, r22
    101e:	77 1f       	adc	r23, r23
    1020:	88 1f       	adc	r24, r24
    1022:	bb 1f       	adc	r27, r27
    1024:	26 17       	cp	r18, r22
    1026:	37 07       	cpc	r19, r23
    1028:	48 07       	cpc	r20, r24
    102a:	ab 07       	cpc	r26, r27
    102c:	b0 e8       	ldi	r27, 0x80	; 128
    102e:	09 f0       	breq	.+2      	; 0x1032 <__divsf3_pse+0x56>
    1030:	bb 0b       	sbc	r27, r27
    1032:	80 2d       	mov	r24, r0
    1034:	bf 01       	movw	r22, r30
    1036:	ff 27       	eor	r31, r31
    1038:	93 58       	subi	r25, 0x83	; 131
    103a:	5f 4f       	sbci	r21, 0xFF	; 255
    103c:	2a f0       	brmi	.+10     	; 0x1048 <__divsf3_pse+0x6c>
    103e:	9e 3f       	cpi	r25, 0xFE	; 254
    1040:	51 05       	cpc	r21, r1
    1042:	68 f0       	brcs	.+26     	; 0x105e <__divsf3_pse+0x82>
    1044:	b6 c0       	rjmp	.+364    	; 0x11b2 <__fp_inf>
    1046:	00 c1       	rjmp	.+512    	; 0x1248 <__fp_szero>
    1048:	5f 3f       	cpi	r21, 0xFF	; 255
    104a:	ec f3       	brlt	.-6      	; 0x1046 <__divsf3_pse+0x6a>
    104c:	98 3e       	cpi	r25, 0xE8	; 232
    104e:	dc f3       	brlt	.-10     	; 0x1046 <__divsf3_pse+0x6a>
    1050:	86 95       	lsr	r24
    1052:	77 95       	ror	r23
    1054:	67 95       	ror	r22
    1056:	b7 95       	ror	r27
    1058:	f7 95       	ror	r31
    105a:	9f 5f       	subi	r25, 0xFF	; 255
    105c:	c9 f7       	brne	.-14     	; 0x1050 <__divsf3_pse+0x74>
    105e:	88 0f       	add	r24, r24
    1060:	91 1d       	adc	r25, r1
    1062:	96 95       	lsr	r25
    1064:	87 95       	ror	r24
    1066:	97 f9       	bld	r25, 7
    1068:	08 95       	ret
    106a:	e1 e0       	ldi	r30, 0x01	; 1
    106c:	66 0f       	add	r22, r22
    106e:	77 1f       	adc	r23, r23
    1070:	88 1f       	adc	r24, r24
    1072:	bb 1f       	adc	r27, r27
    1074:	62 17       	cp	r22, r18
    1076:	73 07       	cpc	r23, r19
    1078:	84 07       	cpc	r24, r20
    107a:	ba 07       	cpc	r27, r26
    107c:	20 f0       	brcs	.+8      	; 0x1086 <__divsf3_pse+0xaa>
    107e:	62 1b       	sub	r22, r18
    1080:	73 0b       	sbc	r23, r19
    1082:	84 0b       	sbc	r24, r20
    1084:	ba 0b       	sbc	r27, r26
    1086:	ee 1f       	adc	r30, r30
    1088:	88 f7       	brcc	.-30     	; 0x106c <__divsf3_pse+0x90>
    108a:	e0 95       	com	r30
    108c:	08 95       	ret

0000108e <__fixsfsi>:
    108e:	04 d0       	rcall	.+8      	; 0x1098 <__fixunssfsi>
    1090:	68 94       	set
    1092:	b1 11       	cpse	r27, r1
    1094:	d9 c0       	rjmp	.+434    	; 0x1248 <__fp_szero>
    1096:	08 95       	ret

00001098 <__fixunssfsi>:
    1098:	bc d0       	rcall	.+376    	; 0x1212 <__fp_splitA>
    109a:	88 f0       	brcs	.+34     	; 0x10be <__fixunssfsi+0x26>
    109c:	9f 57       	subi	r25, 0x7F	; 127
    109e:	90 f0       	brcs	.+36     	; 0x10c4 <__fixunssfsi+0x2c>
    10a0:	b9 2f       	mov	r27, r25
    10a2:	99 27       	eor	r25, r25
    10a4:	b7 51       	subi	r27, 0x17	; 23
    10a6:	a0 f0       	brcs	.+40     	; 0x10d0 <__fixunssfsi+0x38>
    10a8:	d1 f0       	breq	.+52     	; 0x10de <__fixunssfsi+0x46>
    10aa:	66 0f       	add	r22, r22
    10ac:	77 1f       	adc	r23, r23
    10ae:	88 1f       	adc	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	1a f0       	brmi	.+6      	; 0x10ba <__fixunssfsi+0x22>
    10b4:	ba 95       	dec	r27
    10b6:	c9 f7       	brne	.-14     	; 0x10aa <__fixunssfsi+0x12>
    10b8:	12 c0       	rjmp	.+36     	; 0x10de <__fixunssfsi+0x46>
    10ba:	b1 30       	cpi	r27, 0x01	; 1
    10bc:	81 f0       	breq	.+32     	; 0x10de <__fixunssfsi+0x46>
    10be:	c3 d0       	rcall	.+390    	; 0x1246 <__fp_zero>
    10c0:	b1 e0       	ldi	r27, 0x01	; 1
    10c2:	08 95       	ret
    10c4:	c0 c0       	rjmp	.+384    	; 0x1246 <__fp_zero>
    10c6:	67 2f       	mov	r22, r23
    10c8:	78 2f       	mov	r23, r24
    10ca:	88 27       	eor	r24, r24
    10cc:	b8 5f       	subi	r27, 0xF8	; 248
    10ce:	39 f0       	breq	.+14     	; 0x10de <__fixunssfsi+0x46>
    10d0:	b9 3f       	cpi	r27, 0xF9	; 249
    10d2:	cc f3       	brlt	.-14     	; 0x10c6 <__fixunssfsi+0x2e>
    10d4:	86 95       	lsr	r24
    10d6:	77 95       	ror	r23
    10d8:	67 95       	ror	r22
    10da:	b3 95       	inc	r27
    10dc:	d9 f7       	brne	.-10     	; 0x10d4 <__fixunssfsi+0x3c>
    10de:	3e f4       	brtc	.+14     	; 0x10ee <__fixunssfsi+0x56>
    10e0:	90 95       	com	r25
    10e2:	80 95       	com	r24
    10e4:	70 95       	com	r23
    10e6:	61 95       	neg	r22
    10e8:	7f 4f       	sbci	r23, 0xFF	; 255
    10ea:	8f 4f       	sbci	r24, 0xFF	; 255
    10ec:	9f 4f       	sbci	r25, 0xFF	; 255
    10ee:	08 95       	ret

000010f0 <__floatunsisf>:
    10f0:	e8 94       	clt
    10f2:	09 c0       	rjmp	.+18     	; 0x1106 <__floatsisf+0x12>

000010f4 <__floatsisf>:
    10f4:	97 fb       	bst	r25, 7
    10f6:	3e f4       	brtc	.+14     	; 0x1106 <__floatsisf+0x12>
    10f8:	90 95       	com	r25
    10fa:	80 95       	com	r24
    10fc:	70 95       	com	r23
    10fe:	61 95       	neg	r22
    1100:	7f 4f       	sbci	r23, 0xFF	; 255
    1102:	8f 4f       	sbci	r24, 0xFF	; 255
    1104:	9f 4f       	sbci	r25, 0xFF	; 255
    1106:	99 23       	and	r25, r25
    1108:	a9 f0       	breq	.+42     	; 0x1134 <__floatsisf+0x40>
    110a:	f9 2f       	mov	r31, r25
    110c:	96 e9       	ldi	r25, 0x96	; 150
    110e:	bb 27       	eor	r27, r27
    1110:	93 95       	inc	r25
    1112:	f6 95       	lsr	r31
    1114:	87 95       	ror	r24
    1116:	77 95       	ror	r23
    1118:	67 95       	ror	r22
    111a:	b7 95       	ror	r27
    111c:	f1 11       	cpse	r31, r1
    111e:	f8 cf       	rjmp	.-16     	; 0x1110 <__floatsisf+0x1c>
    1120:	fa f4       	brpl	.+62     	; 0x1160 <__floatsisf+0x6c>
    1122:	bb 0f       	add	r27, r27
    1124:	11 f4       	brne	.+4      	; 0x112a <__floatsisf+0x36>
    1126:	60 ff       	sbrs	r22, 0
    1128:	1b c0       	rjmp	.+54     	; 0x1160 <__floatsisf+0x6c>
    112a:	6f 5f       	subi	r22, 0xFF	; 255
    112c:	7f 4f       	sbci	r23, 0xFF	; 255
    112e:	8f 4f       	sbci	r24, 0xFF	; 255
    1130:	9f 4f       	sbci	r25, 0xFF	; 255
    1132:	16 c0       	rjmp	.+44     	; 0x1160 <__floatsisf+0x6c>
    1134:	88 23       	and	r24, r24
    1136:	11 f0       	breq	.+4      	; 0x113c <__floatsisf+0x48>
    1138:	96 e9       	ldi	r25, 0x96	; 150
    113a:	11 c0       	rjmp	.+34     	; 0x115e <__floatsisf+0x6a>
    113c:	77 23       	and	r23, r23
    113e:	21 f0       	breq	.+8      	; 0x1148 <__floatsisf+0x54>
    1140:	9e e8       	ldi	r25, 0x8E	; 142
    1142:	87 2f       	mov	r24, r23
    1144:	76 2f       	mov	r23, r22
    1146:	05 c0       	rjmp	.+10     	; 0x1152 <__floatsisf+0x5e>
    1148:	66 23       	and	r22, r22
    114a:	71 f0       	breq	.+28     	; 0x1168 <__floatsisf+0x74>
    114c:	96 e8       	ldi	r25, 0x86	; 134
    114e:	86 2f       	mov	r24, r22
    1150:	70 e0       	ldi	r23, 0x00	; 0
    1152:	60 e0       	ldi	r22, 0x00	; 0
    1154:	2a f0       	brmi	.+10     	; 0x1160 <__floatsisf+0x6c>
    1156:	9a 95       	dec	r25
    1158:	66 0f       	add	r22, r22
    115a:	77 1f       	adc	r23, r23
    115c:	88 1f       	adc	r24, r24
    115e:	da f7       	brpl	.-10     	; 0x1156 <__floatsisf+0x62>
    1160:	88 0f       	add	r24, r24
    1162:	96 95       	lsr	r25
    1164:	87 95       	ror	r24
    1166:	97 f9       	bld	r25, 7
    1168:	08 95       	ret

0000116a <__fp_cmp>:
    116a:	99 0f       	add	r25, r25
    116c:	00 08       	sbc	r0, r0
    116e:	55 0f       	add	r21, r21
    1170:	aa 0b       	sbc	r26, r26
    1172:	e0 e8       	ldi	r30, 0x80	; 128
    1174:	fe ef       	ldi	r31, 0xFE	; 254
    1176:	16 16       	cp	r1, r22
    1178:	17 06       	cpc	r1, r23
    117a:	e8 07       	cpc	r30, r24
    117c:	f9 07       	cpc	r31, r25
    117e:	c0 f0       	brcs	.+48     	; 0x11b0 <__fp_cmp+0x46>
    1180:	12 16       	cp	r1, r18
    1182:	13 06       	cpc	r1, r19
    1184:	e4 07       	cpc	r30, r20
    1186:	f5 07       	cpc	r31, r21
    1188:	98 f0       	brcs	.+38     	; 0x11b0 <__fp_cmp+0x46>
    118a:	62 1b       	sub	r22, r18
    118c:	73 0b       	sbc	r23, r19
    118e:	84 0b       	sbc	r24, r20
    1190:	95 0b       	sbc	r25, r21
    1192:	39 f4       	brne	.+14     	; 0x11a2 <__fp_cmp+0x38>
    1194:	0a 26       	eor	r0, r26
    1196:	61 f0       	breq	.+24     	; 0x11b0 <__fp_cmp+0x46>
    1198:	23 2b       	or	r18, r19
    119a:	24 2b       	or	r18, r20
    119c:	25 2b       	or	r18, r21
    119e:	21 f4       	brne	.+8      	; 0x11a8 <__fp_cmp+0x3e>
    11a0:	08 95       	ret
    11a2:	0a 26       	eor	r0, r26
    11a4:	09 f4       	brne	.+2      	; 0x11a8 <__fp_cmp+0x3e>
    11a6:	a1 40       	sbci	r26, 0x01	; 1
    11a8:	a6 95       	lsr	r26
    11aa:	8f ef       	ldi	r24, 0xFF	; 255
    11ac:	81 1d       	adc	r24, r1
    11ae:	81 1d       	adc	r24, r1
    11b0:	08 95       	ret

000011b2 <__fp_inf>:
    11b2:	97 f9       	bld	r25, 7
    11b4:	9f 67       	ori	r25, 0x7F	; 127
    11b6:	80 e8       	ldi	r24, 0x80	; 128
    11b8:	70 e0       	ldi	r23, 0x00	; 0
    11ba:	60 e0       	ldi	r22, 0x00	; 0
    11bc:	08 95       	ret

000011be <__fp_nan>:
    11be:	9f ef       	ldi	r25, 0xFF	; 255
    11c0:	80 ec       	ldi	r24, 0xC0	; 192
    11c2:	08 95       	ret

000011c4 <__fp_pscA>:
    11c4:	00 24       	eor	r0, r0
    11c6:	0a 94       	dec	r0
    11c8:	16 16       	cp	r1, r22
    11ca:	17 06       	cpc	r1, r23
    11cc:	18 06       	cpc	r1, r24
    11ce:	09 06       	cpc	r0, r25
    11d0:	08 95       	ret

000011d2 <__fp_pscB>:
    11d2:	00 24       	eor	r0, r0
    11d4:	0a 94       	dec	r0
    11d6:	12 16       	cp	r1, r18
    11d8:	13 06       	cpc	r1, r19
    11da:	14 06       	cpc	r1, r20
    11dc:	05 06       	cpc	r0, r21
    11de:	08 95       	ret

000011e0 <__fp_round>:
    11e0:	09 2e       	mov	r0, r25
    11e2:	03 94       	inc	r0
    11e4:	00 0c       	add	r0, r0
    11e6:	11 f4       	brne	.+4      	; 0x11ec <__fp_round+0xc>
    11e8:	88 23       	and	r24, r24
    11ea:	52 f0       	brmi	.+20     	; 0x1200 <__fp_round+0x20>
    11ec:	bb 0f       	add	r27, r27
    11ee:	40 f4       	brcc	.+16     	; 0x1200 <__fp_round+0x20>
    11f0:	bf 2b       	or	r27, r31
    11f2:	11 f4       	brne	.+4      	; 0x11f8 <__fp_round+0x18>
    11f4:	60 ff       	sbrs	r22, 0
    11f6:	04 c0       	rjmp	.+8      	; 0x1200 <__fp_round+0x20>
    11f8:	6f 5f       	subi	r22, 0xFF	; 255
    11fa:	7f 4f       	sbci	r23, 0xFF	; 255
    11fc:	8f 4f       	sbci	r24, 0xFF	; 255
    11fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1200:	08 95       	ret

00001202 <__fp_split3>:
    1202:	57 fd       	sbrc	r21, 7
    1204:	90 58       	subi	r25, 0x80	; 128
    1206:	44 0f       	add	r20, r20
    1208:	55 1f       	adc	r21, r21
    120a:	59 f0       	breq	.+22     	; 0x1222 <__fp_splitA+0x10>
    120c:	5f 3f       	cpi	r21, 0xFF	; 255
    120e:	71 f0       	breq	.+28     	; 0x122c <__fp_splitA+0x1a>
    1210:	47 95       	ror	r20

00001212 <__fp_splitA>:
    1212:	88 0f       	add	r24, r24
    1214:	97 fb       	bst	r25, 7
    1216:	99 1f       	adc	r25, r25
    1218:	61 f0       	breq	.+24     	; 0x1232 <__fp_splitA+0x20>
    121a:	9f 3f       	cpi	r25, 0xFF	; 255
    121c:	79 f0       	breq	.+30     	; 0x123c <__fp_splitA+0x2a>
    121e:	87 95       	ror	r24
    1220:	08 95       	ret
    1222:	12 16       	cp	r1, r18
    1224:	13 06       	cpc	r1, r19
    1226:	14 06       	cpc	r1, r20
    1228:	55 1f       	adc	r21, r21
    122a:	f2 cf       	rjmp	.-28     	; 0x1210 <__fp_split3+0xe>
    122c:	46 95       	lsr	r20
    122e:	f1 df       	rcall	.-30     	; 0x1212 <__fp_splitA>
    1230:	08 c0       	rjmp	.+16     	; 0x1242 <__fp_splitA+0x30>
    1232:	16 16       	cp	r1, r22
    1234:	17 06       	cpc	r1, r23
    1236:	18 06       	cpc	r1, r24
    1238:	99 1f       	adc	r25, r25
    123a:	f1 cf       	rjmp	.-30     	; 0x121e <__fp_splitA+0xc>
    123c:	86 95       	lsr	r24
    123e:	71 05       	cpc	r23, r1
    1240:	61 05       	cpc	r22, r1
    1242:	08 94       	sec
    1244:	08 95       	ret

00001246 <__fp_zero>:
    1246:	e8 94       	clt

00001248 <__fp_szero>:
    1248:	bb 27       	eor	r27, r27
    124a:	66 27       	eor	r22, r22
    124c:	77 27       	eor	r23, r23
    124e:	cb 01       	movw	r24, r22
    1250:	97 f9       	bld	r25, 7
    1252:	08 95       	ret

00001254 <__gesf2>:
    1254:	8a df       	rcall	.-236    	; 0x116a <__fp_cmp>
    1256:	08 f4       	brcc	.+2      	; 0x125a <__gesf2+0x6>
    1258:	8f ef       	ldi	r24, 0xFF	; 255
    125a:	08 95       	ret

0000125c <__mulsf3>:
    125c:	0b d0       	rcall	.+22     	; 0x1274 <__mulsf3x>
    125e:	c0 cf       	rjmp	.-128    	; 0x11e0 <__fp_round>
    1260:	b1 df       	rcall	.-158    	; 0x11c4 <__fp_pscA>
    1262:	28 f0       	brcs	.+10     	; 0x126e <__mulsf3+0x12>
    1264:	b6 df       	rcall	.-148    	; 0x11d2 <__fp_pscB>
    1266:	18 f0       	brcs	.+6      	; 0x126e <__mulsf3+0x12>
    1268:	95 23       	and	r25, r21
    126a:	09 f0       	breq	.+2      	; 0x126e <__mulsf3+0x12>
    126c:	a2 cf       	rjmp	.-188    	; 0x11b2 <__fp_inf>
    126e:	a7 cf       	rjmp	.-178    	; 0x11be <__fp_nan>
    1270:	11 24       	eor	r1, r1
    1272:	ea cf       	rjmp	.-44     	; 0x1248 <__fp_szero>

00001274 <__mulsf3x>:
    1274:	c6 df       	rcall	.-116    	; 0x1202 <__fp_split3>
    1276:	a0 f3       	brcs	.-24     	; 0x1260 <__mulsf3+0x4>

00001278 <__mulsf3_pse>:
    1278:	95 9f       	mul	r25, r21
    127a:	d1 f3       	breq	.-12     	; 0x1270 <__mulsf3+0x14>
    127c:	95 0f       	add	r25, r21
    127e:	50 e0       	ldi	r21, 0x00	; 0
    1280:	55 1f       	adc	r21, r21
    1282:	62 9f       	mul	r22, r18
    1284:	f0 01       	movw	r30, r0
    1286:	72 9f       	mul	r23, r18
    1288:	bb 27       	eor	r27, r27
    128a:	f0 0d       	add	r31, r0
    128c:	b1 1d       	adc	r27, r1
    128e:	63 9f       	mul	r22, r19
    1290:	aa 27       	eor	r26, r26
    1292:	f0 0d       	add	r31, r0
    1294:	b1 1d       	adc	r27, r1
    1296:	aa 1f       	adc	r26, r26
    1298:	64 9f       	mul	r22, r20
    129a:	66 27       	eor	r22, r22
    129c:	b0 0d       	add	r27, r0
    129e:	a1 1d       	adc	r26, r1
    12a0:	66 1f       	adc	r22, r22
    12a2:	82 9f       	mul	r24, r18
    12a4:	22 27       	eor	r18, r18
    12a6:	b0 0d       	add	r27, r0
    12a8:	a1 1d       	adc	r26, r1
    12aa:	62 1f       	adc	r22, r18
    12ac:	73 9f       	mul	r23, r19
    12ae:	b0 0d       	add	r27, r0
    12b0:	a1 1d       	adc	r26, r1
    12b2:	62 1f       	adc	r22, r18
    12b4:	83 9f       	mul	r24, r19
    12b6:	a0 0d       	add	r26, r0
    12b8:	61 1d       	adc	r22, r1
    12ba:	22 1f       	adc	r18, r18
    12bc:	74 9f       	mul	r23, r20
    12be:	33 27       	eor	r19, r19
    12c0:	a0 0d       	add	r26, r0
    12c2:	61 1d       	adc	r22, r1
    12c4:	23 1f       	adc	r18, r19
    12c6:	84 9f       	mul	r24, r20
    12c8:	60 0d       	add	r22, r0
    12ca:	21 1d       	adc	r18, r1
    12cc:	82 2f       	mov	r24, r18
    12ce:	76 2f       	mov	r23, r22
    12d0:	6a 2f       	mov	r22, r26
    12d2:	11 24       	eor	r1, r1
    12d4:	9f 57       	subi	r25, 0x7F	; 127
    12d6:	50 40       	sbci	r21, 0x00	; 0
    12d8:	8a f0       	brmi	.+34     	; 0x12fc <__mulsf3_pse+0x84>
    12da:	e1 f0       	breq	.+56     	; 0x1314 <__mulsf3_pse+0x9c>
    12dc:	88 23       	and	r24, r24
    12de:	4a f0       	brmi	.+18     	; 0x12f2 <__mulsf3_pse+0x7a>
    12e0:	ee 0f       	add	r30, r30
    12e2:	ff 1f       	adc	r31, r31
    12e4:	bb 1f       	adc	r27, r27
    12e6:	66 1f       	adc	r22, r22
    12e8:	77 1f       	adc	r23, r23
    12ea:	88 1f       	adc	r24, r24
    12ec:	91 50       	subi	r25, 0x01	; 1
    12ee:	50 40       	sbci	r21, 0x00	; 0
    12f0:	a9 f7       	brne	.-22     	; 0x12dc <__mulsf3_pse+0x64>
    12f2:	9e 3f       	cpi	r25, 0xFE	; 254
    12f4:	51 05       	cpc	r21, r1
    12f6:	70 f0       	brcs	.+28     	; 0x1314 <__mulsf3_pse+0x9c>
    12f8:	5c cf       	rjmp	.-328    	; 0x11b2 <__fp_inf>
    12fa:	a6 cf       	rjmp	.-180    	; 0x1248 <__fp_szero>
    12fc:	5f 3f       	cpi	r21, 0xFF	; 255
    12fe:	ec f3       	brlt	.-6      	; 0x12fa <__mulsf3_pse+0x82>
    1300:	98 3e       	cpi	r25, 0xE8	; 232
    1302:	dc f3       	brlt	.-10     	; 0x12fa <__mulsf3_pse+0x82>
    1304:	86 95       	lsr	r24
    1306:	77 95       	ror	r23
    1308:	67 95       	ror	r22
    130a:	b7 95       	ror	r27
    130c:	f7 95       	ror	r31
    130e:	e7 95       	ror	r30
    1310:	9f 5f       	subi	r25, 0xFF	; 255
    1312:	c1 f7       	brne	.-16     	; 0x1304 <__mulsf3_pse+0x8c>
    1314:	fe 2b       	or	r31, r30
    1316:	88 0f       	add	r24, r24
    1318:	91 1d       	adc	r25, r1
    131a:	96 95       	lsr	r25
    131c:	87 95       	ror	r24
    131e:	97 f9       	bld	r25, 7
    1320:	08 95       	ret

00001322 <__tablejump2__>:
    1322:	ee 0f       	add	r30, r30
    1324:	ff 1f       	adc	r31, r31

00001326 <__tablejump__>:
    1326:	05 90       	lpm	r0, Z+
    1328:	f4 91       	lpm	r31, Z
    132a:	e0 2d       	mov	r30, r0
    132c:	19 94       	eijmp

0000132e <fdevopen>:
    132e:	0f 93       	push	r16
    1330:	1f 93       	push	r17
    1332:	cf 93       	push	r28
    1334:	df 93       	push	r29
    1336:	ec 01       	movw	r28, r24
    1338:	8b 01       	movw	r16, r22
    133a:	00 97       	sbiw	r24, 0x00	; 0
    133c:	31 f4       	brne	.+12     	; 0x134a <fdevopen+0x1c>
    133e:	61 15       	cp	r22, r1
    1340:	71 05       	cpc	r23, r1
    1342:	19 f4       	brne	.+6      	; 0x134a <fdevopen+0x1c>
    1344:	80 e0       	ldi	r24, 0x00	; 0
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	37 c0       	rjmp	.+110    	; 0x13b8 <fdevopen+0x8a>
    134a:	6e e0       	ldi	r22, 0x0E	; 14
    134c:	70 e0       	ldi	r23, 0x00	; 0
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	63 d2       	rcall	.+1222   	; 0x181a <calloc>
    1354:	fc 01       	movw	r30, r24
    1356:	00 97       	sbiw	r24, 0x00	; 0
    1358:	a9 f3       	breq	.-22     	; 0x1344 <fdevopen+0x16>
    135a:	80 e8       	ldi	r24, 0x80	; 128
    135c:	83 83       	std	Z+3, r24	; 0x03
    135e:	01 15       	cp	r16, r1
    1360:	11 05       	cpc	r17, r1
    1362:	71 f0       	breq	.+28     	; 0x1380 <fdevopen+0x52>
    1364:	13 87       	std	Z+11, r17	; 0x0b
    1366:	02 87       	std	Z+10, r16	; 0x0a
    1368:	81 e8       	ldi	r24, 0x81	; 129
    136a:	83 83       	std	Z+3, r24	; 0x03
    136c:	80 91 da 02 	lds	r24, 0x02DA
    1370:	90 91 db 02 	lds	r25, 0x02DB
    1374:	89 2b       	or	r24, r25
    1376:	21 f4       	brne	.+8      	; 0x1380 <fdevopen+0x52>
    1378:	f0 93 db 02 	sts	0x02DB, r31
    137c:	e0 93 da 02 	sts	0x02DA, r30
    1380:	20 97       	sbiw	r28, 0x00	; 0
    1382:	c9 f0       	breq	.+50     	; 0x13b6 <fdevopen+0x88>
    1384:	d1 87       	std	Z+9, r29	; 0x09
    1386:	c0 87       	std	Z+8, r28	; 0x08
    1388:	83 81       	ldd	r24, Z+3	; 0x03
    138a:	82 60       	ori	r24, 0x02	; 2
    138c:	83 83       	std	Z+3, r24	; 0x03
    138e:	80 91 dc 02 	lds	r24, 0x02DC
    1392:	90 91 dd 02 	lds	r25, 0x02DD
    1396:	89 2b       	or	r24, r25
    1398:	71 f4       	brne	.+28     	; 0x13b6 <fdevopen+0x88>
    139a:	f0 93 dd 02 	sts	0x02DD, r31
    139e:	e0 93 dc 02 	sts	0x02DC, r30
    13a2:	80 91 de 02 	lds	r24, 0x02DE
    13a6:	90 91 df 02 	lds	r25, 0x02DF
    13aa:	89 2b       	or	r24, r25
    13ac:	21 f4       	brne	.+8      	; 0x13b6 <fdevopen+0x88>
    13ae:	f0 93 df 02 	sts	0x02DF, r31
    13b2:	e0 93 de 02 	sts	0x02DE, r30
    13b6:	cf 01       	movw	r24, r30
    13b8:	df 91       	pop	r29
    13ba:	cf 91       	pop	r28
    13bc:	1f 91       	pop	r17
    13be:	0f 91       	pop	r16
    13c0:	08 95       	ret

000013c2 <printf>:
    13c2:	cf 93       	push	r28
    13c4:	df 93       	push	r29
    13c6:	cd b7       	in	r28, 0x3d	; 61
    13c8:	de b7       	in	r29, 0x3e	; 62
    13ca:	fe 01       	movw	r30, r28
    13cc:	36 96       	adiw	r30, 0x06	; 6
    13ce:	61 91       	ld	r22, Z+
    13d0:	71 91       	ld	r23, Z+
    13d2:	af 01       	movw	r20, r30
    13d4:	80 91 dc 02 	lds	r24, 0x02DC
    13d8:	90 91 dd 02 	lds	r25, 0x02DD
    13dc:	30 d0       	rcall	.+96     	; 0x143e <vfprintf>
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	08 95       	ret

000013e4 <puts>:
    13e4:	0f 93       	push	r16
    13e6:	1f 93       	push	r17
    13e8:	cf 93       	push	r28
    13ea:	df 93       	push	r29
    13ec:	e0 91 dc 02 	lds	r30, 0x02DC
    13f0:	f0 91 dd 02 	lds	r31, 0x02DD
    13f4:	23 81       	ldd	r18, Z+3	; 0x03
    13f6:	21 ff       	sbrs	r18, 1
    13f8:	1b c0       	rjmp	.+54     	; 0x1430 <puts+0x4c>
    13fa:	ec 01       	movw	r28, r24
    13fc:	00 e0       	ldi	r16, 0x00	; 0
    13fe:	10 e0       	ldi	r17, 0x00	; 0
    1400:	89 91       	ld	r24, Y+
    1402:	60 91 dc 02 	lds	r22, 0x02DC
    1406:	70 91 dd 02 	lds	r23, 0x02DD
    140a:	db 01       	movw	r26, r22
    140c:	18 96       	adiw	r26, 0x08	; 8
    140e:	ed 91       	ld	r30, X+
    1410:	fc 91       	ld	r31, X
    1412:	19 97       	sbiw	r26, 0x09	; 9
    1414:	88 23       	and	r24, r24
    1416:	31 f0       	breq	.+12     	; 0x1424 <puts+0x40>
    1418:	19 95       	eicall
    141a:	89 2b       	or	r24, r25
    141c:	89 f3       	breq	.-30     	; 0x1400 <puts+0x1c>
    141e:	0f ef       	ldi	r16, 0xFF	; 255
    1420:	1f ef       	ldi	r17, 0xFF	; 255
    1422:	ee cf       	rjmp	.-36     	; 0x1400 <puts+0x1c>
    1424:	8a e0       	ldi	r24, 0x0A	; 10
    1426:	19 95       	eicall
    1428:	89 2b       	or	r24, r25
    142a:	11 f4       	brne	.+4      	; 0x1430 <puts+0x4c>
    142c:	c8 01       	movw	r24, r16
    142e:	02 c0       	rjmp	.+4      	; 0x1434 <puts+0x50>
    1430:	8f ef       	ldi	r24, 0xFF	; 255
    1432:	9f ef       	ldi	r25, 0xFF	; 255
    1434:	df 91       	pop	r29
    1436:	cf 91       	pop	r28
    1438:	1f 91       	pop	r17
    143a:	0f 91       	pop	r16
    143c:	08 95       	ret

0000143e <vfprintf>:
    143e:	2f 92       	push	r2
    1440:	3f 92       	push	r3
    1442:	4f 92       	push	r4
    1444:	5f 92       	push	r5
    1446:	6f 92       	push	r6
    1448:	7f 92       	push	r7
    144a:	8f 92       	push	r8
    144c:	9f 92       	push	r9
    144e:	af 92       	push	r10
    1450:	bf 92       	push	r11
    1452:	cf 92       	push	r12
    1454:	df 92       	push	r13
    1456:	ef 92       	push	r14
    1458:	ff 92       	push	r15
    145a:	0f 93       	push	r16
    145c:	1f 93       	push	r17
    145e:	cf 93       	push	r28
    1460:	df 93       	push	r29
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
    1466:	2c 97       	sbiw	r28, 0x0c	; 12
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	f8 94       	cli
    146c:	de bf       	out	0x3e, r29	; 62
    146e:	0f be       	out	0x3f, r0	; 63
    1470:	cd bf       	out	0x3d, r28	; 61
    1472:	7c 01       	movw	r14, r24
    1474:	6b 01       	movw	r12, r22
    1476:	8a 01       	movw	r16, r20
    1478:	fc 01       	movw	r30, r24
    147a:	17 82       	std	Z+7, r1	; 0x07
    147c:	16 82       	std	Z+6, r1	; 0x06
    147e:	83 81       	ldd	r24, Z+3	; 0x03
    1480:	81 ff       	sbrs	r24, 1
    1482:	b0 c1       	rjmp	.+864    	; 0x17e4 <vfprintf+0x3a6>
    1484:	ce 01       	movw	r24, r28
    1486:	01 96       	adiw	r24, 0x01	; 1
    1488:	4c 01       	movw	r8, r24
    148a:	f7 01       	movw	r30, r14
    148c:	93 81       	ldd	r25, Z+3	; 0x03
    148e:	f6 01       	movw	r30, r12
    1490:	93 fd       	sbrc	r25, 3
    1492:	85 91       	lpm	r24, Z+
    1494:	93 ff       	sbrs	r25, 3
    1496:	81 91       	ld	r24, Z+
    1498:	6f 01       	movw	r12, r30
    149a:	88 23       	and	r24, r24
    149c:	09 f4       	brne	.+2      	; 0x14a0 <vfprintf+0x62>
    149e:	9e c1       	rjmp	.+828    	; 0x17dc <vfprintf+0x39e>
    14a0:	85 32       	cpi	r24, 0x25	; 37
    14a2:	39 f4       	brne	.+14     	; 0x14b2 <vfprintf+0x74>
    14a4:	93 fd       	sbrc	r25, 3
    14a6:	85 91       	lpm	r24, Z+
    14a8:	93 ff       	sbrs	r25, 3
    14aa:	81 91       	ld	r24, Z+
    14ac:	6f 01       	movw	r12, r30
    14ae:	85 32       	cpi	r24, 0x25	; 37
    14b0:	21 f4       	brne	.+8      	; 0x14ba <vfprintf+0x7c>
    14b2:	b7 01       	movw	r22, r14
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	0f d3       	rcall	.+1566   	; 0x1ad6 <fputc>
    14b8:	e8 cf       	rjmp	.-48     	; 0x148a <vfprintf+0x4c>
    14ba:	51 2c       	mov	r5, r1
    14bc:	31 2c       	mov	r3, r1
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	20 32       	cpi	r18, 0x20	; 32
    14c2:	a0 f4       	brcc	.+40     	; 0x14ec <vfprintf+0xae>
    14c4:	8b 32       	cpi	r24, 0x2B	; 43
    14c6:	69 f0       	breq	.+26     	; 0x14e2 <vfprintf+0xa4>
    14c8:	30 f4       	brcc	.+12     	; 0x14d6 <vfprintf+0x98>
    14ca:	80 32       	cpi	r24, 0x20	; 32
    14cc:	59 f0       	breq	.+22     	; 0x14e4 <vfprintf+0xa6>
    14ce:	83 32       	cpi	r24, 0x23	; 35
    14d0:	69 f4       	brne	.+26     	; 0x14ec <vfprintf+0xae>
    14d2:	20 61       	ori	r18, 0x10	; 16
    14d4:	2c c0       	rjmp	.+88     	; 0x152e <vfprintf+0xf0>
    14d6:	8d 32       	cpi	r24, 0x2D	; 45
    14d8:	39 f0       	breq	.+14     	; 0x14e8 <vfprintf+0xaa>
    14da:	80 33       	cpi	r24, 0x30	; 48
    14dc:	39 f4       	brne	.+14     	; 0x14ec <vfprintf+0xae>
    14de:	21 60       	ori	r18, 0x01	; 1
    14e0:	26 c0       	rjmp	.+76     	; 0x152e <vfprintf+0xf0>
    14e2:	22 60       	ori	r18, 0x02	; 2
    14e4:	24 60       	ori	r18, 0x04	; 4
    14e6:	23 c0       	rjmp	.+70     	; 0x152e <vfprintf+0xf0>
    14e8:	28 60       	ori	r18, 0x08	; 8
    14ea:	21 c0       	rjmp	.+66     	; 0x152e <vfprintf+0xf0>
    14ec:	27 fd       	sbrc	r18, 7
    14ee:	27 c0       	rjmp	.+78     	; 0x153e <vfprintf+0x100>
    14f0:	30 ed       	ldi	r19, 0xD0	; 208
    14f2:	38 0f       	add	r19, r24
    14f4:	3a 30       	cpi	r19, 0x0A	; 10
    14f6:	78 f4       	brcc	.+30     	; 0x1516 <vfprintf+0xd8>
    14f8:	26 ff       	sbrs	r18, 6
    14fa:	06 c0       	rjmp	.+12     	; 0x1508 <vfprintf+0xca>
    14fc:	fa e0       	ldi	r31, 0x0A	; 10
    14fe:	5f 9e       	mul	r5, r31
    1500:	30 0d       	add	r19, r0
    1502:	11 24       	eor	r1, r1
    1504:	53 2e       	mov	r5, r19
    1506:	13 c0       	rjmp	.+38     	; 0x152e <vfprintf+0xf0>
    1508:	8a e0       	ldi	r24, 0x0A	; 10
    150a:	38 9e       	mul	r3, r24
    150c:	30 0d       	add	r19, r0
    150e:	11 24       	eor	r1, r1
    1510:	33 2e       	mov	r3, r19
    1512:	20 62       	ori	r18, 0x20	; 32
    1514:	0c c0       	rjmp	.+24     	; 0x152e <vfprintf+0xf0>
    1516:	8e 32       	cpi	r24, 0x2E	; 46
    1518:	21 f4       	brne	.+8      	; 0x1522 <vfprintf+0xe4>
    151a:	26 fd       	sbrc	r18, 6
    151c:	5f c1       	rjmp	.+702    	; 0x17dc <vfprintf+0x39e>
    151e:	20 64       	ori	r18, 0x40	; 64
    1520:	06 c0       	rjmp	.+12     	; 0x152e <vfprintf+0xf0>
    1522:	8c 36       	cpi	r24, 0x6C	; 108
    1524:	11 f4       	brne	.+4      	; 0x152a <vfprintf+0xec>
    1526:	20 68       	ori	r18, 0x80	; 128
    1528:	02 c0       	rjmp	.+4      	; 0x152e <vfprintf+0xf0>
    152a:	88 36       	cpi	r24, 0x68	; 104
    152c:	41 f4       	brne	.+16     	; 0x153e <vfprintf+0x100>
    152e:	f6 01       	movw	r30, r12
    1530:	93 fd       	sbrc	r25, 3
    1532:	85 91       	lpm	r24, Z+
    1534:	93 ff       	sbrs	r25, 3
    1536:	81 91       	ld	r24, Z+
    1538:	6f 01       	movw	r12, r30
    153a:	81 11       	cpse	r24, r1
    153c:	c1 cf       	rjmp	.-126    	; 0x14c0 <vfprintf+0x82>
    153e:	98 2f       	mov	r25, r24
    1540:	9f 7d       	andi	r25, 0xDF	; 223
    1542:	95 54       	subi	r25, 0x45	; 69
    1544:	93 30       	cpi	r25, 0x03	; 3
    1546:	28 f4       	brcc	.+10     	; 0x1552 <vfprintf+0x114>
    1548:	0c 5f       	subi	r16, 0xFC	; 252
    154a:	1f 4f       	sbci	r17, 0xFF	; 255
    154c:	ff e3       	ldi	r31, 0x3F	; 63
    154e:	f9 83       	std	Y+1, r31	; 0x01
    1550:	0d c0       	rjmp	.+26     	; 0x156c <vfprintf+0x12e>
    1552:	83 36       	cpi	r24, 0x63	; 99
    1554:	31 f0       	breq	.+12     	; 0x1562 <vfprintf+0x124>
    1556:	83 37       	cpi	r24, 0x73	; 115
    1558:	71 f0       	breq	.+28     	; 0x1576 <vfprintf+0x138>
    155a:	83 35       	cpi	r24, 0x53	; 83
    155c:	09 f0       	breq	.+2      	; 0x1560 <vfprintf+0x122>
    155e:	57 c0       	rjmp	.+174    	; 0x160e <vfprintf+0x1d0>
    1560:	21 c0       	rjmp	.+66     	; 0x15a4 <vfprintf+0x166>
    1562:	f8 01       	movw	r30, r16
    1564:	80 81       	ld	r24, Z
    1566:	89 83       	std	Y+1, r24	; 0x01
    1568:	0e 5f       	subi	r16, 0xFE	; 254
    156a:	1f 4f       	sbci	r17, 0xFF	; 255
    156c:	44 24       	eor	r4, r4
    156e:	43 94       	inc	r4
    1570:	51 2c       	mov	r5, r1
    1572:	54 01       	movw	r10, r8
    1574:	14 c0       	rjmp	.+40     	; 0x159e <vfprintf+0x160>
    1576:	38 01       	movw	r6, r16
    1578:	f2 e0       	ldi	r31, 0x02	; 2
    157a:	6f 0e       	add	r6, r31
    157c:	71 1c       	adc	r7, r1
    157e:	f8 01       	movw	r30, r16
    1580:	a0 80       	ld	r10, Z
    1582:	b1 80       	ldd	r11, Z+1	; 0x01
    1584:	26 ff       	sbrs	r18, 6
    1586:	03 c0       	rjmp	.+6      	; 0x158e <vfprintf+0x150>
    1588:	65 2d       	mov	r22, r5
    158a:	70 e0       	ldi	r23, 0x00	; 0
    158c:	02 c0       	rjmp	.+4      	; 0x1592 <vfprintf+0x154>
    158e:	6f ef       	ldi	r22, 0xFF	; 255
    1590:	7f ef       	ldi	r23, 0xFF	; 255
    1592:	c5 01       	movw	r24, r10
    1594:	2c 87       	std	Y+12, r18	; 0x0c
    1596:	94 d2       	rcall	.+1320   	; 0x1ac0 <strnlen>
    1598:	2c 01       	movw	r4, r24
    159a:	83 01       	movw	r16, r6
    159c:	2c 85       	ldd	r18, Y+12	; 0x0c
    159e:	2f 77       	andi	r18, 0x7F	; 127
    15a0:	22 2e       	mov	r2, r18
    15a2:	16 c0       	rjmp	.+44     	; 0x15d0 <vfprintf+0x192>
    15a4:	38 01       	movw	r6, r16
    15a6:	f2 e0       	ldi	r31, 0x02	; 2
    15a8:	6f 0e       	add	r6, r31
    15aa:	71 1c       	adc	r7, r1
    15ac:	f8 01       	movw	r30, r16
    15ae:	a0 80       	ld	r10, Z
    15b0:	b1 80       	ldd	r11, Z+1	; 0x01
    15b2:	26 ff       	sbrs	r18, 6
    15b4:	03 c0       	rjmp	.+6      	; 0x15bc <vfprintf+0x17e>
    15b6:	65 2d       	mov	r22, r5
    15b8:	70 e0       	ldi	r23, 0x00	; 0
    15ba:	02 c0       	rjmp	.+4      	; 0x15c0 <vfprintf+0x182>
    15bc:	6f ef       	ldi	r22, 0xFF	; 255
    15be:	7f ef       	ldi	r23, 0xFF	; 255
    15c0:	c5 01       	movw	r24, r10
    15c2:	2c 87       	std	Y+12, r18	; 0x0c
    15c4:	6b d2       	rcall	.+1238   	; 0x1a9c <strnlen_P>
    15c6:	2c 01       	movw	r4, r24
    15c8:	2c 85       	ldd	r18, Y+12	; 0x0c
    15ca:	20 68       	ori	r18, 0x80	; 128
    15cc:	22 2e       	mov	r2, r18
    15ce:	83 01       	movw	r16, r6
    15d0:	23 fc       	sbrc	r2, 3
    15d2:	19 c0       	rjmp	.+50     	; 0x1606 <vfprintf+0x1c8>
    15d4:	83 2d       	mov	r24, r3
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	48 16       	cp	r4, r24
    15da:	59 06       	cpc	r5, r25
    15dc:	a0 f4       	brcc	.+40     	; 0x1606 <vfprintf+0x1c8>
    15de:	b7 01       	movw	r22, r14
    15e0:	80 e2       	ldi	r24, 0x20	; 32
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	78 d2       	rcall	.+1264   	; 0x1ad6 <fputc>
    15e6:	3a 94       	dec	r3
    15e8:	f5 cf       	rjmp	.-22     	; 0x15d4 <vfprintf+0x196>
    15ea:	f5 01       	movw	r30, r10
    15ec:	27 fc       	sbrc	r2, 7
    15ee:	85 91       	lpm	r24, Z+
    15f0:	27 fe       	sbrs	r2, 7
    15f2:	81 91       	ld	r24, Z+
    15f4:	5f 01       	movw	r10, r30
    15f6:	b7 01       	movw	r22, r14
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	6d d2       	rcall	.+1242   	; 0x1ad6 <fputc>
    15fc:	31 10       	cpse	r3, r1
    15fe:	3a 94       	dec	r3
    1600:	f1 e0       	ldi	r31, 0x01	; 1
    1602:	4f 1a       	sub	r4, r31
    1604:	51 08       	sbc	r5, r1
    1606:	41 14       	cp	r4, r1
    1608:	51 04       	cpc	r5, r1
    160a:	79 f7       	brne	.-34     	; 0x15ea <vfprintf+0x1ac>
    160c:	de c0       	rjmp	.+444    	; 0x17ca <vfprintf+0x38c>
    160e:	84 36       	cpi	r24, 0x64	; 100
    1610:	11 f0       	breq	.+4      	; 0x1616 <vfprintf+0x1d8>
    1612:	89 36       	cpi	r24, 0x69	; 105
    1614:	31 f5       	brne	.+76     	; 0x1662 <vfprintf+0x224>
    1616:	f8 01       	movw	r30, r16
    1618:	27 ff       	sbrs	r18, 7
    161a:	07 c0       	rjmp	.+14     	; 0x162a <vfprintf+0x1ec>
    161c:	60 81       	ld	r22, Z
    161e:	71 81       	ldd	r23, Z+1	; 0x01
    1620:	82 81       	ldd	r24, Z+2	; 0x02
    1622:	93 81       	ldd	r25, Z+3	; 0x03
    1624:	0c 5f       	subi	r16, 0xFC	; 252
    1626:	1f 4f       	sbci	r17, 0xFF	; 255
    1628:	08 c0       	rjmp	.+16     	; 0x163a <vfprintf+0x1fc>
    162a:	60 81       	ld	r22, Z
    162c:	71 81       	ldd	r23, Z+1	; 0x01
    162e:	88 27       	eor	r24, r24
    1630:	77 fd       	sbrc	r23, 7
    1632:	80 95       	com	r24
    1634:	98 2f       	mov	r25, r24
    1636:	0e 5f       	subi	r16, 0xFE	; 254
    1638:	1f 4f       	sbci	r17, 0xFF	; 255
    163a:	2f 76       	andi	r18, 0x6F	; 111
    163c:	b2 2e       	mov	r11, r18
    163e:	97 ff       	sbrs	r25, 7
    1640:	09 c0       	rjmp	.+18     	; 0x1654 <vfprintf+0x216>
    1642:	90 95       	com	r25
    1644:	80 95       	com	r24
    1646:	70 95       	com	r23
    1648:	61 95       	neg	r22
    164a:	7f 4f       	sbci	r23, 0xFF	; 255
    164c:	8f 4f       	sbci	r24, 0xFF	; 255
    164e:	9f 4f       	sbci	r25, 0xFF	; 255
    1650:	20 68       	ori	r18, 0x80	; 128
    1652:	b2 2e       	mov	r11, r18
    1654:	2a e0       	ldi	r18, 0x0A	; 10
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	a4 01       	movw	r20, r8
    165a:	6f d2       	rcall	.+1246   	; 0x1b3a <__ultoa_invert>
    165c:	a8 2e       	mov	r10, r24
    165e:	a8 18       	sub	r10, r8
    1660:	43 c0       	rjmp	.+134    	; 0x16e8 <vfprintf+0x2aa>
    1662:	85 37       	cpi	r24, 0x75	; 117
    1664:	29 f4       	brne	.+10     	; 0x1670 <vfprintf+0x232>
    1666:	2f 7e       	andi	r18, 0xEF	; 239
    1668:	b2 2e       	mov	r11, r18
    166a:	2a e0       	ldi	r18, 0x0A	; 10
    166c:	30 e0       	ldi	r19, 0x00	; 0
    166e:	25 c0       	rjmp	.+74     	; 0x16ba <vfprintf+0x27c>
    1670:	f2 2f       	mov	r31, r18
    1672:	f9 7f       	andi	r31, 0xF9	; 249
    1674:	bf 2e       	mov	r11, r31
    1676:	8f 36       	cpi	r24, 0x6F	; 111
    1678:	c1 f0       	breq	.+48     	; 0x16aa <vfprintf+0x26c>
    167a:	18 f4       	brcc	.+6      	; 0x1682 <vfprintf+0x244>
    167c:	88 35       	cpi	r24, 0x58	; 88
    167e:	79 f0       	breq	.+30     	; 0x169e <vfprintf+0x260>
    1680:	ad c0       	rjmp	.+346    	; 0x17dc <vfprintf+0x39e>
    1682:	80 37       	cpi	r24, 0x70	; 112
    1684:	19 f0       	breq	.+6      	; 0x168c <vfprintf+0x24e>
    1686:	88 37       	cpi	r24, 0x78	; 120
    1688:	21 f0       	breq	.+8      	; 0x1692 <vfprintf+0x254>
    168a:	a8 c0       	rjmp	.+336    	; 0x17dc <vfprintf+0x39e>
    168c:	2f 2f       	mov	r18, r31
    168e:	20 61       	ori	r18, 0x10	; 16
    1690:	b2 2e       	mov	r11, r18
    1692:	b4 fe       	sbrs	r11, 4
    1694:	0d c0       	rjmp	.+26     	; 0x16b0 <vfprintf+0x272>
    1696:	8b 2d       	mov	r24, r11
    1698:	84 60       	ori	r24, 0x04	; 4
    169a:	b8 2e       	mov	r11, r24
    169c:	09 c0       	rjmp	.+18     	; 0x16b0 <vfprintf+0x272>
    169e:	24 ff       	sbrs	r18, 4
    16a0:	0a c0       	rjmp	.+20     	; 0x16b6 <vfprintf+0x278>
    16a2:	9f 2f       	mov	r25, r31
    16a4:	96 60       	ori	r25, 0x06	; 6
    16a6:	b9 2e       	mov	r11, r25
    16a8:	06 c0       	rjmp	.+12     	; 0x16b6 <vfprintf+0x278>
    16aa:	28 e0       	ldi	r18, 0x08	; 8
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	05 c0       	rjmp	.+10     	; 0x16ba <vfprintf+0x27c>
    16b0:	20 e1       	ldi	r18, 0x10	; 16
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	02 c0       	rjmp	.+4      	; 0x16ba <vfprintf+0x27c>
    16b6:	20 e1       	ldi	r18, 0x10	; 16
    16b8:	32 e0       	ldi	r19, 0x02	; 2
    16ba:	f8 01       	movw	r30, r16
    16bc:	b7 fe       	sbrs	r11, 7
    16be:	07 c0       	rjmp	.+14     	; 0x16ce <vfprintf+0x290>
    16c0:	60 81       	ld	r22, Z
    16c2:	71 81       	ldd	r23, Z+1	; 0x01
    16c4:	82 81       	ldd	r24, Z+2	; 0x02
    16c6:	93 81       	ldd	r25, Z+3	; 0x03
    16c8:	0c 5f       	subi	r16, 0xFC	; 252
    16ca:	1f 4f       	sbci	r17, 0xFF	; 255
    16cc:	06 c0       	rjmp	.+12     	; 0x16da <vfprintf+0x29c>
    16ce:	60 81       	ld	r22, Z
    16d0:	71 81       	ldd	r23, Z+1	; 0x01
    16d2:	80 e0       	ldi	r24, 0x00	; 0
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	0e 5f       	subi	r16, 0xFE	; 254
    16d8:	1f 4f       	sbci	r17, 0xFF	; 255
    16da:	a4 01       	movw	r20, r8
    16dc:	2e d2       	rcall	.+1116   	; 0x1b3a <__ultoa_invert>
    16de:	a8 2e       	mov	r10, r24
    16e0:	a8 18       	sub	r10, r8
    16e2:	fb 2d       	mov	r31, r11
    16e4:	ff 77       	andi	r31, 0x7F	; 127
    16e6:	bf 2e       	mov	r11, r31
    16e8:	b6 fe       	sbrs	r11, 6
    16ea:	0b c0       	rjmp	.+22     	; 0x1702 <vfprintf+0x2c4>
    16ec:	2b 2d       	mov	r18, r11
    16ee:	2e 7f       	andi	r18, 0xFE	; 254
    16f0:	a5 14       	cp	r10, r5
    16f2:	50 f4       	brcc	.+20     	; 0x1708 <vfprintf+0x2ca>
    16f4:	b4 fe       	sbrs	r11, 4
    16f6:	0a c0       	rjmp	.+20     	; 0x170c <vfprintf+0x2ce>
    16f8:	b2 fc       	sbrc	r11, 2
    16fa:	08 c0       	rjmp	.+16     	; 0x170c <vfprintf+0x2ce>
    16fc:	2b 2d       	mov	r18, r11
    16fe:	2e 7e       	andi	r18, 0xEE	; 238
    1700:	05 c0       	rjmp	.+10     	; 0x170c <vfprintf+0x2ce>
    1702:	7a 2c       	mov	r7, r10
    1704:	2b 2d       	mov	r18, r11
    1706:	03 c0       	rjmp	.+6      	; 0x170e <vfprintf+0x2d0>
    1708:	7a 2c       	mov	r7, r10
    170a:	01 c0       	rjmp	.+2      	; 0x170e <vfprintf+0x2d0>
    170c:	75 2c       	mov	r7, r5
    170e:	24 ff       	sbrs	r18, 4
    1710:	0d c0       	rjmp	.+26     	; 0x172c <vfprintf+0x2ee>
    1712:	fe 01       	movw	r30, r28
    1714:	ea 0d       	add	r30, r10
    1716:	f1 1d       	adc	r31, r1
    1718:	80 81       	ld	r24, Z
    171a:	80 33       	cpi	r24, 0x30	; 48
    171c:	11 f4       	brne	.+4      	; 0x1722 <vfprintf+0x2e4>
    171e:	29 7e       	andi	r18, 0xE9	; 233
    1720:	09 c0       	rjmp	.+18     	; 0x1734 <vfprintf+0x2f6>
    1722:	22 ff       	sbrs	r18, 2
    1724:	06 c0       	rjmp	.+12     	; 0x1732 <vfprintf+0x2f4>
    1726:	73 94       	inc	r7
    1728:	73 94       	inc	r7
    172a:	04 c0       	rjmp	.+8      	; 0x1734 <vfprintf+0x2f6>
    172c:	82 2f       	mov	r24, r18
    172e:	86 78       	andi	r24, 0x86	; 134
    1730:	09 f0       	breq	.+2      	; 0x1734 <vfprintf+0x2f6>
    1732:	73 94       	inc	r7
    1734:	23 fd       	sbrc	r18, 3
    1736:	12 c0       	rjmp	.+36     	; 0x175c <vfprintf+0x31e>
    1738:	20 ff       	sbrs	r18, 0
    173a:	06 c0       	rjmp	.+12     	; 0x1748 <vfprintf+0x30a>
    173c:	5a 2c       	mov	r5, r10
    173e:	73 14       	cp	r7, r3
    1740:	18 f4       	brcc	.+6      	; 0x1748 <vfprintf+0x30a>
    1742:	53 0c       	add	r5, r3
    1744:	57 18       	sub	r5, r7
    1746:	73 2c       	mov	r7, r3
    1748:	73 14       	cp	r7, r3
    174a:	60 f4       	brcc	.+24     	; 0x1764 <vfprintf+0x326>
    174c:	b7 01       	movw	r22, r14
    174e:	80 e2       	ldi	r24, 0x20	; 32
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	2c 87       	std	Y+12, r18	; 0x0c
    1754:	c0 d1       	rcall	.+896    	; 0x1ad6 <fputc>
    1756:	73 94       	inc	r7
    1758:	2c 85       	ldd	r18, Y+12	; 0x0c
    175a:	f6 cf       	rjmp	.-20     	; 0x1748 <vfprintf+0x30a>
    175c:	73 14       	cp	r7, r3
    175e:	10 f4       	brcc	.+4      	; 0x1764 <vfprintf+0x326>
    1760:	37 18       	sub	r3, r7
    1762:	01 c0       	rjmp	.+2      	; 0x1766 <vfprintf+0x328>
    1764:	31 2c       	mov	r3, r1
    1766:	24 ff       	sbrs	r18, 4
    1768:	11 c0       	rjmp	.+34     	; 0x178c <vfprintf+0x34e>
    176a:	b7 01       	movw	r22, r14
    176c:	80 e3       	ldi	r24, 0x30	; 48
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	2c 87       	std	Y+12, r18	; 0x0c
    1772:	b1 d1       	rcall	.+866    	; 0x1ad6 <fputc>
    1774:	2c 85       	ldd	r18, Y+12	; 0x0c
    1776:	22 ff       	sbrs	r18, 2
    1778:	16 c0       	rjmp	.+44     	; 0x17a6 <vfprintf+0x368>
    177a:	21 ff       	sbrs	r18, 1
    177c:	03 c0       	rjmp	.+6      	; 0x1784 <vfprintf+0x346>
    177e:	88 e5       	ldi	r24, 0x58	; 88
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	02 c0       	rjmp	.+4      	; 0x1788 <vfprintf+0x34a>
    1784:	88 e7       	ldi	r24, 0x78	; 120
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	b7 01       	movw	r22, r14
    178a:	0c c0       	rjmp	.+24     	; 0x17a4 <vfprintf+0x366>
    178c:	82 2f       	mov	r24, r18
    178e:	86 78       	andi	r24, 0x86	; 134
    1790:	51 f0       	breq	.+20     	; 0x17a6 <vfprintf+0x368>
    1792:	21 fd       	sbrc	r18, 1
    1794:	02 c0       	rjmp	.+4      	; 0x179a <vfprintf+0x35c>
    1796:	80 e2       	ldi	r24, 0x20	; 32
    1798:	01 c0       	rjmp	.+2      	; 0x179c <vfprintf+0x35e>
    179a:	8b e2       	ldi	r24, 0x2B	; 43
    179c:	27 fd       	sbrc	r18, 7
    179e:	8d e2       	ldi	r24, 0x2D	; 45
    17a0:	b7 01       	movw	r22, r14
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	98 d1       	rcall	.+816    	; 0x1ad6 <fputc>
    17a6:	a5 14       	cp	r10, r5
    17a8:	30 f4       	brcc	.+12     	; 0x17b6 <vfprintf+0x378>
    17aa:	b7 01       	movw	r22, r14
    17ac:	80 e3       	ldi	r24, 0x30	; 48
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	92 d1       	rcall	.+804    	; 0x1ad6 <fputc>
    17b2:	5a 94       	dec	r5
    17b4:	f8 cf       	rjmp	.-16     	; 0x17a6 <vfprintf+0x368>
    17b6:	aa 94       	dec	r10
    17b8:	f4 01       	movw	r30, r8
    17ba:	ea 0d       	add	r30, r10
    17bc:	f1 1d       	adc	r31, r1
    17be:	80 81       	ld	r24, Z
    17c0:	b7 01       	movw	r22, r14
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	88 d1       	rcall	.+784    	; 0x1ad6 <fputc>
    17c6:	a1 10       	cpse	r10, r1
    17c8:	f6 cf       	rjmp	.-20     	; 0x17b6 <vfprintf+0x378>
    17ca:	33 20       	and	r3, r3
    17cc:	09 f4       	brne	.+2      	; 0x17d0 <vfprintf+0x392>
    17ce:	5d ce       	rjmp	.-838    	; 0x148a <vfprintf+0x4c>
    17d0:	b7 01       	movw	r22, r14
    17d2:	80 e2       	ldi	r24, 0x20	; 32
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	7f d1       	rcall	.+766    	; 0x1ad6 <fputc>
    17d8:	3a 94       	dec	r3
    17da:	f7 cf       	rjmp	.-18     	; 0x17ca <vfprintf+0x38c>
    17dc:	f7 01       	movw	r30, r14
    17de:	86 81       	ldd	r24, Z+6	; 0x06
    17e0:	97 81       	ldd	r25, Z+7	; 0x07
    17e2:	02 c0       	rjmp	.+4      	; 0x17e8 <vfprintf+0x3aa>
    17e4:	8f ef       	ldi	r24, 0xFF	; 255
    17e6:	9f ef       	ldi	r25, 0xFF	; 255
    17e8:	2c 96       	adiw	r28, 0x0c	; 12
    17ea:	0f b6       	in	r0, 0x3f	; 63
    17ec:	f8 94       	cli
    17ee:	de bf       	out	0x3e, r29	; 62
    17f0:	0f be       	out	0x3f, r0	; 63
    17f2:	cd bf       	out	0x3d, r28	; 61
    17f4:	df 91       	pop	r29
    17f6:	cf 91       	pop	r28
    17f8:	1f 91       	pop	r17
    17fa:	0f 91       	pop	r16
    17fc:	ff 90       	pop	r15
    17fe:	ef 90       	pop	r14
    1800:	df 90       	pop	r13
    1802:	cf 90       	pop	r12
    1804:	bf 90       	pop	r11
    1806:	af 90       	pop	r10
    1808:	9f 90       	pop	r9
    180a:	8f 90       	pop	r8
    180c:	7f 90       	pop	r7
    180e:	6f 90       	pop	r6
    1810:	5f 90       	pop	r5
    1812:	4f 90       	pop	r4
    1814:	3f 90       	pop	r3
    1816:	2f 90       	pop	r2
    1818:	08 95       	ret

0000181a <calloc>:
    181a:	0f 93       	push	r16
    181c:	1f 93       	push	r17
    181e:	cf 93       	push	r28
    1820:	df 93       	push	r29
    1822:	86 9f       	mul	r24, r22
    1824:	80 01       	movw	r16, r0
    1826:	87 9f       	mul	r24, r23
    1828:	10 0d       	add	r17, r0
    182a:	96 9f       	mul	r25, r22
    182c:	10 0d       	add	r17, r0
    182e:	11 24       	eor	r1, r1
    1830:	c8 01       	movw	r24, r16
    1832:	0d d0       	rcall	.+26     	; 0x184e <malloc>
    1834:	ec 01       	movw	r28, r24
    1836:	00 97       	sbiw	r24, 0x00	; 0
    1838:	21 f0       	breq	.+8      	; 0x1842 <calloc+0x28>
    183a:	a8 01       	movw	r20, r16
    183c:	60 e0       	ldi	r22, 0x00	; 0
    183e:	70 e0       	ldi	r23, 0x00	; 0
    1840:	38 d1       	rcall	.+624    	; 0x1ab2 <memset>
    1842:	ce 01       	movw	r24, r28
    1844:	df 91       	pop	r29
    1846:	cf 91       	pop	r28
    1848:	1f 91       	pop	r17
    184a:	0f 91       	pop	r16
    184c:	08 95       	ret

0000184e <malloc>:
    184e:	cf 93       	push	r28
    1850:	df 93       	push	r29
    1852:	82 30       	cpi	r24, 0x02	; 2
    1854:	91 05       	cpc	r25, r1
    1856:	10 f4       	brcc	.+4      	; 0x185c <malloc+0xe>
    1858:	82 e0       	ldi	r24, 0x02	; 2
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	e0 91 e2 02 	lds	r30, 0x02E2
    1860:	f0 91 e3 02 	lds	r31, 0x02E3
    1864:	20 e0       	ldi	r18, 0x00	; 0
    1866:	30 e0       	ldi	r19, 0x00	; 0
    1868:	a0 e0       	ldi	r26, 0x00	; 0
    186a:	b0 e0       	ldi	r27, 0x00	; 0
    186c:	30 97       	sbiw	r30, 0x00	; 0
    186e:	39 f1       	breq	.+78     	; 0x18be <malloc+0x70>
    1870:	40 81       	ld	r20, Z
    1872:	51 81       	ldd	r21, Z+1	; 0x01
    1874:	48 17       	cp	r20, r24
    1876:	59 07       	cpc	r21, r25
    1878:	b8 f0       	brcs	.+46     	; 0x18a8 <malloc+0x5a>
    187a:	48 17       	cp	r20, r24
    187c:	59 07       	cpc	r21, r25
    187e:	71 f4       	brne	.+28     	; 0x189c <malloc+0x4e>
    1880:	82 81       	ldd	r24, Z+2	; 0x02
    1882:	93 81       	ldd	r25, Z+3	; 0x03
    1884:	10 97       	sbiw	r26, 0x00	; 0
    1886:	29 f0       	breq	.+10     	; 0x1892 <malloc+0x44>
    1888:	13 96       	adiw	r26, 0x03	; 3
    188a:	9c 93       	st	X, r25
    188c:	8e 93       	st	-X, r24
    188e:	12 97       	sbiw	r26, 0x02	; 2
    1890:	2c c0       	rjmp	.+88     	; 0x18ea <malloc+0x9c>
    1892:	90 93 e3 02 	sts	0x02E3, r25
    1896:	80 93 e2 02 	sts	0x02E2, r24
    189a:	27 c0       	rjmp	.+78     	; 0x18ea <malloc+0x9c>
    189c:	21 15       	cp	r18, r1
    189e:	31 05       	cpc	r19, r1
    18a0:	31 f0       	breq	.+12     	; 0x18ae <malloc+0x60>
    18a2:	42 17       	cp	r20, r18
    18a4:	53 07       	cpc	r21, r19
    18a6:	18 f0       	brcs	.+6      	; 0x18ae <malloc+0x60>
    18a8:	a9 01       	movw	r20, r18
    18aa:	db 01       	movw	r26, r22
    18ac:	01 c0       	rjmp	.+2      	; 0x18b0 <malloc+0x62>
    18ae:	ef 01       	movw	r28, r30
    18b0:	9a 01       	movw	r18, r20
    18b2:	bd 01       	movw	r22, r26
    18b4:	df 01       	movw	r26, r30
    18b6:	02 80       	ldd	r0, Z+2	; 0x02
    18b8:	f3 81       	ldd	r31, Z+3	; 0x03
    18ba:	e0 2d       	mov	r30, r0
    18bc:	d7 cf       	rjmp	.-82     	; 0x186c <malloc+0x1e>
    18be:	21 15       	cp	r18, r1
    18c0:	31 05       	cpc	r19, r1
    18c2:	f9 f0       	breq	.+62     	; 0x1902 <malloc+0xb4>
    18c4:	28 1b       	sub	r18, r24
    18c6:	39 0b       	sbc	r19, r25
    18c8:	24 30       	cpi	r18, 0x04	; 4
    18ca:	31 05       	cpc	r19, r1
    18cc:	80 f4       	brcc	.+32     	; 0x18ee <malloc+0xa0>
    18ce:	8a 81       	ldd	r24, Y+2	; 0x02
    18d0:	9b 81       	ldd	r25, Y+3	; 0x03
    18d2:	61 15       	cp	r22, r1
    18d4:	71 05       	cpc	r23, r1
    18d6:	21 f0       	breq	.+8      	; 0x18e0 <malloc+0x92>
    18d8:	fb 01       	movw	r30, r22
    18da:	93 83       	std	Z+3, r25	; 0x03
    18dc:	82 83       	std	Z+2, r24	; 0x02
    18de:	04 c0       	rjmp	.+8      	; 0x18e8 <malloc+0x9a>
    18e0:	90 93 e3 02 	sts	0x02E3, r25
    18e4:	80 93 e2 02 	sts	0x02E2, r24
    18e8:	fe 01       	movw	r30, r28
    18ea:	32 96       	adiw	r30, 0x02	; 2
    18ec:	44 c0       	rjmp	.+136    	; 0x1976 <malloc+0x128>
    18ee:	fe 01       	movw	r30, r28
    18f0:	e2 0f       	add	r30, r18
    18f2:	f3 1f       	adc	r31, r19
    18f4:	81 93       	st	Z+, r24
    18f6:	91 93       	st	Z+, r25
    18f8:	22 50       	subi	r18, 0x02	; 2
    18fa:	31 09       	sbc	r19, r1
    18fc:	39 83       	std	Y+1, r19	; 0x01
    18fe:	28 83       	st	Y, r18
    1900:	3a c0       	rjmp	.+116    	; 0x1976 <malloc+0x128>
    1902:	20 91 e0 02 	lds	r18, 0x02E0
    1906:	30 91 e1 02 	lds	r19, 0x02E1
    190a:	23 2b       	or	r18, r19
    190c:	41 f4       	brne	.+16     	; 0x191e <malloc+0xd0>
    190e:	20 91 02 02 	lds	r18, 0x0202
    1912:	30 91 03 02 	lds	r19, 0x0203
    1916:	30 93 e1 02 	sts	0x02E1, r19
    191a:	20 93 e0 02 	sts	0x02E0, r18
    191e:	20 91 00 02 	lds	r18, 0x0200
    1922:	30 91 01 02 	lds	r19, 0x0201
    1926:	21 15       	cp	r18, r1
    1928:	31 05       	cpc	r19, r1
    192a:	41 f4       	brne	.+16     	; 0x193c <malloc+0xee>
    192c:	2d b7       	in	r18, 0x3d	; 61
    192e:	3e b7       	in	r19, 0x3e	; 62
    1930:	40 91 04 02 	lds	r20, 0x0204
    1934:	50 91 05 02 	lds	r21, 0x0205
    1938:	24 1b       	sub	r18, r20
    193a:	35 0b       	sbc	r19, r21
    193c:	e0 91 e0 02 	lds	r30, 0x02E0
    1940:	f0 91 e1 02 	lds	r31, 0x02E1
    1944:	e2 17       	cp	r30, r18
    1946:	f3 07       	cpc	r31, r19
    1948:	a0 f4       	brcc	.+40     	; 0x1972 <malloc+0x124>
    194a:	2e 1b       	sub	r18, r30
    194c:	3f 0b       	sbc	r19, r31
    194e:	28 17       	cp	r18, r24
    1950:	39 07       	cpc	r19, r25
    1952:	78 f0       	brcs	.+30     	; 0x1972 <malloc+0x124>
    1954:	ac 01       	movw	r20, r24
    1956:	4e 5f       	subi	r20, 0xFE	; 254
    1958:	5f 4f       	sbci	r21, 0xFF	; 255
    195a:	24 17       	cp	r18, r20
    195c:	35 07       	cpc	r19, r21
    195e:	48 f0       	brcs	.+18     	; 0x1972 <malloc+0x124>
    1960:	4e 0f       	add	r20, r30
    1962:	5f 1f       	adc	r21, r31
    1964:	50 93 e1 02 	sts	0x02E1, r21
    1968:	40 93 e0 02 	sts	0x02E0, r20
    196c:	81 93       	st	Z+, r24
    196e:	91 93       	st	Z+, r25
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <malloc+0x128>
    1972:	e0 e0       	ldi	r30, 0x00	; 0
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	cf 01       	movw	r24, r30
    1978:	df 91       	pop	r29
    197a:	cf 91       	pop	r28
    197c:	08 95       	ret

0000197e <free>:
    197e:	cf 93       	push	r28
    1980:	df 93       	push	r29
    1982:	00 97       	sbiw	r24, 0x00	; 0
    1984:	09 f4       	brne	.+2      	; 0x1988 <free+0xa>
    1986:	87 c0       	rjmp	.+270    	; 0x1a96 <free+0x118>
    1988:	fc 01       	movw	r30, r24
    198a:	32 97       	sbiw	r30, 0x02	; 2
    198c:	13 82       	std	Z+3, r1	; 0x03
    198e:	12 82       	std	Z+2, r1	; 0x02
    1990:	c0 91 e2 02 	lds	r28, 0x02E2
    1994:	d0 91 e3 02 	lds	r29, 0x02E3
    1998:	20 97       	sbiw	r28, 0x00	; 0
    199a:	81 f4       	brne	.+32     	; 0x19bc <free+0x3e>
    199c:	20 81       	ld	r18, Z
    199e:	31 81       	ldd	r19, Z+1	; 0x01
    19a0:	28 0f       	add	r18, r24
    19a2:	39 1f       	adc	r19, r25
    19a4:	80 91 e0 02 	lds	r24, 0x02E0
    19a8:	90 91 e1 02 	lds	r25, 0x02E1
    19ac:	82 17       	cp	r24, r18
    19ae:	93 07       	cpc	r25, r19
    19b0:	79 f5       	brne	.+94     	; 0x1a10 <free+0x92>
    19b2:	f0 93 e1 02 	sts	0x02E1, r31
    19b6:	e0 93 e0 02 	sts	0x02E0, r30
    19ba:	6d c0       	rjmp	.+218    	; 0x1a96 <free+0x118>
    19bc:	de 01       	movw	r26, r28
    19be:	20 e0       	ldi	r18, 0x00	; 0
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	ae 17       	cp	r26, r30
    19c4:	bf 07       	cpc	r27, r31
    19c6:	50 f4       	brcc	.+20     	; 0x19dc <free+0x5e>
    19c8:	12 96       	adiw	r26, 0x02	; 2
    19ca:	4d 91       	ld	r20, X+
    19cc:	5c 91       	ld	r21, X
    19ce:	13 97       	sbiw	r26, 0x03	; 3
    19d0:	9d 01       	movw	r18, r26
    19d2:	41 15       	cp	r20, r1
    19d4:	51 05       	cpc	r21, r1
    19d6:	09 f1       	breq	.+66     	; 0x1a1a <free+0x9c>
    19d8:	da 01       	movw	r26, r20
    19da:	f3 cf       	rjmp	.-26     	; 0x19c2 <free+0x44>
    19dc:	b3 83       	std	Z+3, r27	; 0x03
    19de:	a2 83       	std	Z+2, r26	; 0x02
    19e0:	40 81       	ld	r20, Z
    19e2:	51 81       	ldd	r21, Z+1	; 0x01
    19e4:	84 0f       	add	r24, r20
    19e6:	95 1f       	adc	r25, r21
    19e8:	8a 17       	cp	r24, r26
    19ea:	9b 07       	cpc	r25, r27
    19ec:	71 f4       	brne	.+28     	; 0x1a0a <free+0x8c>
    19ee:	8d 91       	ld	r24, X+
    19f0:	9c 91       	ld	r25, X
    19f2:	11 97       	sbiw	r26, 0x01	; 1
    19f4:	84 0f       	add	r24, r20
    19f6:	95 1f       	adc	r25, r21
    19f8:	02 96       	adiw	r24, 0x02	; 2
    19fa:	91 83       	std	Z+1, r25	; 0x01
    19fc:	80 83       	st	Z, r24
    19fe:	12 96       	adiw	r26, 0x02	; 2
    1a00:	8d 91       	ld	r24, X+
    1a02:	9c 91       	ld	r25, X
    1a04:	13 97       	sbiw	r26, 0x03	; 3
    1a06:	93 83       	std	Z+3, r25	; 0x03
    1a08:	82 83       	std	Z+2, r24	; 0x02
    1a0a:	21 15       	cp	r18, r1
    1a0c:	31 05       	cpc	r19, r1
    1a0e:	29 f4       	brne	.+10     	; 0x1a1a <free+0x9c>
    1a10:	f0 93 e3 02 	sts	0x02E3, r31
    1a14:	e0 93 e2 02 	sts	0x02E2, r30
    1a18:	3e c0       	rjmp	.+124    	; 0x1a96 <free+0x118>
    1a1a:	d9 01       	movw	r26, r18
    1a1c:	13 96       	adiw	r26, 0x03	; 3
    1a1e:	fc 93       	st	X, r31
    1a20:	ee 93       	st	-X, r30
    1a22:	12 97       	sbiw	r26, 0x02	; 2
    1a24:	4d 91       	ld	r20, X+
    1a26:	5d 91       	ld	r21, X+
    1a28:	a4 0f       	add	r26, r20
    1a2a:	b5 1f       	adc	r27, r21
    1a2c:	ea 17       	cp	r30, r26
    1a2e:	fb 07       	cpc	r31, r27
    1a30:	79 f4       	brne	.+30     	; 0x1a50 <free+0xd2>
    1a32:	80 81       	ld	r24, Z
    1a34:	91 81       	ldd	r25, Z+1	; 0x01
    1a36:	84 0f       	add	r24, r20
    1a38:	95 1f       	adc	r25, r21
    1a3a:	02 96       	adiw	r24, 0x02	; 2
    1a3c:	d9 01       	movw	r26, r18
    1a3e:	11 96       	adiw	r26, 0x01	; 1
    1a40:	9c 93       	st	X, r25
    1a42:	8e 93       	st	-X, r24
    1a44:	82 81       	ldd	r24, Z+2	; 0x02
    1a46:	93 81       	ldd	r25, Z+3	; 0x03
    1a48:	13 96       	adiw	r26, 0x03	; 3
    1a4a:	9c 93       	st	X, r25
    1a4c:	8e 93       	st	-X, r24
    1a4e:	12 97       	sbiw	r26, 0x02	; 2
    1a50:	e0 e0       	ldi	r30, 0x00	; 0
    1a52:	f0 e0       	ldi	r31, 0x00	; 0
    1a54:	8a 81       	ldd	r24, Y+2	; 0x02
    1a56:	9b 81       	ldd	r25, Y+3	; 0x03
    1a58:	00 97       	sbiw	r24, 0x00	; 0
    1a5a:	19 f0       	breq	.+6      	; 0x1a62 <free+0xe4>
    1a5c:	fe 01       	movw	r30, r28
    1a5e:	ec 01       	movw	r28, r24
    1a60:	f9 cf       	rjmp	.-14     	; 0x1a54 <free+0xd6>
    1a62:	ce 01       	movw	r24, r28
    1a64:	02 96       	adiw	r24, 0x02	; 2
    1a66:	28 81       	ld	r18, Y
    1a68:	39 81       	ldd	r19, Y+1	; 0x01
    1a6a:	82 0f       	add	r24, r18
    1a6c:	93 1f       	adc	r25, r19
    1a6e:	20 91 e0 02 	lds	r18, 0x02E0
    1a72:	30 91 e1 02 	lds	r19, 0x02E1
    1a76:	28 17       	cp	r18, r24
    1a78:	39 07       	cpc	r19, r25
    1a7a:	69 f4       	brne	.+26     	; 0x1a96 <free+0x118>
    1a7c:	30 97       	sbiw	r30, 0x00	; 0
    1a7e:	29 f4       	brne	.+10     	; 0x1a8a <free+0x10c>
    1a80:	10 92 e3 02 	sts	0x02E3, r1
    1a84:	10 92 e2 02 	sts	0x02E2, r1
    1a88:	02 c0       	rjmp	.+4      	; 0x1a8e <free+0x110>
    1a8a:	13 82       	std	Z+3, r1	; 0x03
    1a8c:	12 82       	std	Z+2, r1	; 0x02
    1a8e:	d0 93 e1 02 	sts	0x02E1, r29
    1a92:	c0 93 e0 02 	sts	0x02E0, r28
    1a96:	df 91       	pop	r29
    1a98:	cf 91       	pop	r28
    1a9a:	08 95       	ret

00001a9c <strnlen_P>:
    1a9c:	fc 01       	movw	r30, r24
    1a9e:	05 90       	lpm	r0, Z+
    1aa0:	61 50       	subi	r22, 0x01	; 1
    1aa2:	70 40       	sbci	r23, 0x00	; 0
    1aa4:	01 10       	cpse	r0, r1
    1aa6:	d8 f7       	brcc	.-10     	; 0x1a9e <strnlen_P+0x2>
    1aa8:	80 95       	com	r24
    1aaa:	90 95       	com	r25
    1aac:	8e 0f       	add	r24, r30
    1aae:	9f 1f       	adc	r25, r31
    1ab0:	08 95       	ret

00001ab2 <memset>:
    1ab2:	dc 01       	movw	r26, r24
    1ab4:	01 c0       	rjmp	.+2      	; 0x1ab8 <memset+0x6>
    1ab6:	6d 93       	st	X+, r22
    1ab8:	41 50       	subi	r20, 0x01	; 1
    1aba:	50 40       	sbci	r21, 0x00	; 0
    1abc:	e0 f7       	brcc	.-8      	; 0x1ab6 <memset+0x4>
    1abe:	08 95       	ret

00001ac0 <strnlen>:
    1ac0:	fc 01       	movw	r30, r24
    1ac2:	61 50       	subi	r22, 0x01	; 1
    1ac4:	70 40       	sbci	r23, 0x00	; 0
    1ac6:	01 90       	ld	r0, Z+
    1ac8:	01 10       	cpse	r0, r1
    1aca:	d8 f7       	brcc	.-10     	; 0x1ac2 <strnlen+0x2>
    1acc:	80 95       	com	r24
    1ace:	90 95       	com	r25
    1ad0:	8e 0f       	add	r24, r30
    1ad2:	9f 1f       	adc	r25, r31
    1ad4:	08 95       	ret

00001ad6 <fputc>:
    1ad6:	0f 93       	push	r16
    1ad8:	1f 93       	push	r17
    1ada:	cf 93       	push	r28
    1adc:	df 93       	push	r29
    1ade:	18 2f       	mov	r17, r24
    1ae0:	09 2f       	mov	r16, r25
    1ae2:	eb 01       	movw	r28, r22
    1ae4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae6:	81 fd       	sbrc	r24, 1
    1ae8:	03 c0       	rjmp	.+6      	; 0x1af0 <fputc+0x1a>
    1aea:	8f ef       	ldi	r24, 0xFF	; 255
    1aec:	9f ef       	ldi	r25, 0xFF	; 255
    1aee:	20 c0       	rjmp	.+64     	; 0x1b30 <fputc+0x5a>
    1af0:	82 ff       	sbrs	r24, 2
    1af2:	10 c0       	rjmp	.+32     	; 0x1b14 <fputc+0x3e>
    1af4:	4e 81       	ldd	r20, Y+6	; 0x06
    1af6:	5f 81       	ldd	r21, Y+7	; 0x07
    1af8:	2c 81       	ldd	r18, Y+4	; 0x04
    1afa:	3d 81       	ldd	r19, Y+5	; 0x05
    1afc:	42 17       	cp	r20, r18
    1afe:	53 07       	cpc	r21, r19
    1b00:	7c f4       	brge	.+30     	; 0x1b20 <fputc+0x4a>
    1b02:	e8 81       	ld	r30, Y
    1b04:	f9 81       	ldd	r31, Y+1	; 0x01
    1b06:	9f 01       	movw	r18, r30
    1b08:	2f 5f       	subi	r18, 0xFF	; 255
    1b0a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b0c:	39 83       	std	Y+1, r19	; 0x01
    1b0e:	28 83       	st	Y, r18
    1b10:	10 83       	st	Z, r17
    1b12:	06 c0       	rjmp	.+12     	; 0x1b20 <fputc+0x4a>
    1b14:	e8 85       	ldd	r30, Y+8	; 0x08
    1b16:	f9 85       	ldd	r31, Y+9	; 0x09
    1b18:	81 2f       	mov	r24, r17
    1b1a:	19 95       	eicall
    1b1c:	89 2b       	or	r24, r25
    1b1e:	29 f7       	brne	.-54     	; 0x1aea <fputc+0x14>
    1b20:	2e 81       	ldd	r18, Y+6	; 0x06
    1b22:	3f 81       	ldd	r19, Y+7	; 0x07
    1b24:	2f 5f       	subi	r18, 0xFF	; 255
    1b26:	3f 4f       	sbci	r19, 0xFF	; 255
    1b28:	3f 83       	std	Y+7, r19	; 0x07
    1b2a:	2e 83       	std	Y+6, r18	; 0x06
    1b2c:	81 2f       	mov	r24, r17
    1b2e:	90 2f       	mov	r25, r16
    1b30:	df 91       	pop	r29
    1b32:	cf 91       	pop	r28
    1b34:	1f 91       	pop	r17
    1b36:	0f 91       	pop	r16
    1b38:	08 95       	ret

00001b3a <__ultoa_invert>:
    1b3a:	fa 01       	movw	r30, r20
    1b3c:	aa 27       	eor	r26, r26
    1b3e:	28 30       	cpi	r18, 0x08	; 8
    1b40:	51 f1       	breq	.+84     	; 0x1b96 <__ultoa_invert+0x5c>
    1b42:	20 31       	cpi	r18, 0x10	; 16
    1b44:	81 f1       	breq	.+96     	; 0x1ba6 <__ultoa_invert+0x6c>
    1b46:	e8 94       	clt
    1b48:	6f 93       	push	r22
    1b4a:	6e 7f       	andi	r22, 0xFE	; 254
    1b4c:	6e 5f       	subi	r22, 0xFE	; 254
    1b4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1b50:	8f 4f       	sbci	r24, 0xFF	; 255
    1b52:	9f 4f       	sbci	r25, 0xFF	; 255
    1b54:	af 4f       	sbci	r26, 0xFF	; 255
    1b56:	b1 e0       	ldi	r27, 0x01	; 1
    1b58:	3e d0       	rcall	.+124    	; 0x1bd6 <__ultoa_invert+0x9c>
    1b5a:	b4 e0       	ldi	r27, 0x04	; 4
    1b5c:	3c d0       	rcall	.+120    	; 0x1bd6 <__ultoa_invert+0x9c>
    1b5e:	67 0f       	add	r22, r23
    1b60:	78 1f       	adc	r23, r24
    1b62:	89 1f       	adc	r24, r25
    1b64:	9a 1f       	adc	r25, r26
    1b66:	a1 1d       	adc	r26, r1
    1b68:	68 0f       	add	r22, r24
    1b6a:	79 1f       	adc	r23, r25
    1b6c:	8a 1f       	adc	r24, r26
    1b6e:	91 1d       	adc	r25, r1
    1b70:	a1 1d       	adc	r26, r1
    1b72:	6a 0f       	add	r22, r26
    1b74:	71 1d       	adc	r23, r1
    1b76:	81 1d       	adc	r24, r1
    1b78:	91 1d       	adc	r25, r1
    1b7a:	a1 1d       	adc	r26, r1
    1b7c:	20 d0       	rcall	.+64     	; 0x1bbe <__ultoa_invert+0x84>
    1b7e:	09 f4       	brne	.+2      	; 0x1b82 <__ultoa_invert+0x48>
    1b80:	68 94       	set
    1b82:	3f 91       	pop	r19
    1b84:	2a e0       	ldi	r18, 0x0A	; 10
    1b86:	26 9f       	mul	r18, r22
    1b88:	11 24       	eor	r1, r1
    1b8a:	30 19       	sub	r19, r0
    1b8c:	30 5d       	subi	r19, 0xD0	; 208
    1b8e:	31 93       	st	Z+, r19
    1b90:	de f6       	brtc	.-74     	; 0x1b48 <__ultoa_invert+0xe>
    1b92:	cf 01       	movw	r24, r30
    1b94:	08 95       	ret
    1b96:	46 2f       	mov	r20, r22
    1b98:	47 70       	andi	r20, 0x07	; 7
    1b9a:	40 5d       	subi	r20, 0xD0	; 208
    1b9c:	41 93       	st	Z+, r20
    1b9e:	b3 e0       	ldi	r27, 0x03	; 3
    1ba0:	0f d0       	rcall	.+30     	; 0x1bc0 <__ultoa_invert+0x86>
    1ba2:	c9 f7       	brne	.-14     	; 0x1b96 <__ultoa_invert+0x5c>
    1ba4:	f6 cf       	rjmp	.-20     	; 0x1b92 <__ultoa_invert+0x58>
    1ba6:	46 2f       	mov	r20, r22
    1ba8:	4f 70       	andi	r20, 0x0F	; 15
    1baa:	40 5d       	subi	r20, 0xD0	; 208
    1bac:	4a 33       	cpi	r20, 0x3A	; 58
    1bae:	18 f0       	brcs	.+6      	; 0x1bb6 <__ultoa_invert+0x7c>
    1bb0:	49 5d       	subi	r20, 0xD9	; 217
    1bb2:	31 fd       	sbrc	r19, 1
    1bb4:	40 52       	subi	r20, 0x20	; 32
    1bb6:	41 93       	st	Z+, r20
    1bb8:	02 d0       	rcall	.+4      	; 0x1bbe <__ultoa_invert+0x84>
    1bba:	a9 f7       	brne	.-22     	; 0x1ba6 <__ultoa_invert+0x6c>
    1bbc:	ea cf       	rjmp	.-44     	; 0x1b92 <__ultoa_invert+0x58>
    1bbe:	b4 e0       	ldi	r27, 0x04	; 4
    1bc0:	a6 95       	lsr	r26
    1bc2:	97 95       	ror	r25
    1bc4:	87 95       	ror	r24
    1bc6:	77 95       	ror	r23
    1bc8:	67 95       	ror	r22
    1bca:	ba 95       	dec	r27
    1bcc:	c9 f7       	brne	.-14     	; 0x1bc0 <__ultoa_invert+0x86>
    1bce:	00 97       	sbiw	r24, 0x00	; 0
    1bd0:	61 05       	cpc	r22, r1
    1bd2:	71 05       	cpc	r23, r1
    1bd4:	08 95       	ret
    1bd6:	9b 01       	movw	r18, r22
    1bd8:	ac 01       	movw	r20, r24
    1bda:	0a 2e       	mov	r0, r26
    1bdc:	06 94       	lsr	r0
    1bde:	57 95       	ror	r21
    1be0:	47 95       	ror	r20
    1be2:	37 95       	ror	r19
    1be4:	27 95       	ror	r18
    1be6:	ba 95       	dec	r27
    1be8:	c9 f7       	brne	.-14     	; 0x1bdc <__ultoa_invert+0xa2>
    1bea:	62 0f       	add	r22, r18
    1bec:	73 1f       	adc	r23, r19
    1bee:	84 1f       	adc	r24, r20
    1bf0:	95 1f       	adc	r25, r21
    1bf2:	a0 1d       	adc	r26, r0
    1bf4:	08 95       	ret

00001bf6 <_exit>:
    1bf6:	f8 94       	cli

00001bf8 <__stop_program>:
    1bf8:	ff cf       	rjmp	.-2      	; 0x1bf8 <__stop_program>
