// Seed: 2675855240
module module_0 (
    input wand void id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4
);
  wire [-1 : -1] id_6, id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    output tri1 id_0,
    input tri id_1,
    input wor _id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    output supply0 id_7
);
  logic [7:0][id_2] id_9;
  assign id_3 = (id_6);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_1,
      id_7
  );
  wire  id_10;
  logic id_11;
  initial id_9[1] = 1;
  supply1 id_12 = -1 || -1;
endmodule
