<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>RMR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">RMR_EL3, Reset Management Register (EL3)</h1><p>The RMR_EL3 characteristics are:</p><h2>Purpose</h2>
          <p>If EL3 is the implemented and this register is implemented:</p>
        
          <ul>
            <li>
              A write to the register at EL3 can request a Warm reset.
            </li>
            <li>
              If EL3 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.
            </li>
          </ul>
        <p>This 
        register
       is part of the Reset management registers functional group.</p><h2>Configuration</h2><p>AArch64 System register RMR_EL3
                is architecturally mapped to
              AArch32 System register <a href="AArch32-rmr.html">RMR</a> when EL3 is implemented.
          </p>
          <p>When EL3 is implemented:</p>
        
          <ul>
            <li>
              If EL3 can use AArch32 and AArch64 then this register must be implemented.
            </li>
            <li>
              If EL3 cannot use AArch32 then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the register is implemented.
            </li>
          </ul>
        
          <p>See the field descriptions for the reset values. These apply whenever the register is implemented.</p>
        <h2>Attributes</h2>
          <p>RMR_EL3 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The RMR_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#RR">RR</a></td><td class="lr" colspan="1"><a href="#AA64">AA64</a></td></tr></tbody></table><h4 id="0">
                Bits [31:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RR">RR, bit [1]
              </h4>
              <p>Reset Request. Setting this bit to 1 requests a Warm reset.</p>
            
                  <p>This field resets to 0 on a Warm or Cold reset.</p>
                <h4 id="AA64">AA64, bit [0]
              </h4>
              <p>When EL3 can use AArch32, determines which Execution state the PE boots into after a Warm reset:</p>
            <table class="valuetable"><tr><th>AA64</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>AArch32.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>AArch64.</p>
                </td></tr></table>
              <p>On coming out of the Warm reset, execution starts at the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> reset vector address of the specified Execution state.</p>
            
              <p>If EL3 cannot use AArch32 this bit is RAO/WI.</p>
            
                  <p>When implemented as a RW field, this field resets to  1 on a Cold reset.</p>
                <div class="access_mechanisms"><h2>Accessing the RMR_EL3</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>RMR_EL3</td><td>11</td><td>110</td><td>1100</td><td>0000</td><td>010</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>EL3 is the highest implemented Exception level</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td>EL3 is the highest implemented Exception level</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td>EL3 is the highest implemented Exception level</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>When RMR_EL3 is not implemented, the encoding for this register is <span class="arm-defined-word">UNDEFINED</span>.</p>
          </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
