{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 29 17:06:23 2020 " "Info: Processing started: Sat Feb 29 17:06:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_yunsuanqi -c zjw_yunsuanqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_yunsuanqi -c zjw_yunsuanqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -240 -256 -88 -224 "CLK" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ldr4 " "Info: Assuming node \"ldr4\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -224 72 240 -208 "ldr4" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ldr4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ldr5 " "Info: Assuming node \"ldr5\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -152 72 240 -136 "ldr5" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ldr5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr2 " "Info: Assuming node \"lddr2\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -80 72 240 -64 "lddr2" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr1 " "Info: Assuming node \"lddr1\" is an undefined clock" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -16 72 240 0 "lddr1" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -40 264 328 8 "inst10" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -176 264 328 -128 "inst14" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -248 264 328 -200 "inst15" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ldr4 " "Info: No valid register-to-register data paths exist for clock \"ldr4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ldr5 " "Info: No valid register-to-register data paths exist for clock \"ldr5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr2 " "Info: No valid register-to-register data paths exist for clock \"lddr2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr1 " "Info: No valid register-to-register data paths exist for clock \"lddr1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst\|14 d\[6\] CLK 4.253 ns register " "Info: tsu for register \"74374:inst\|14\" (data pin = \"d\[6\]\", clock pin = \"CLK\") is 4.253 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.062 ns + Longest pin register " "Info: + Longest pin to register delay is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns d~1 2 COMB IOC_X12_Y0_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 4; COMB Node = 'd~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { d[6] d~1 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.668 ns) + CELL(0.460 ns) 9.062 ns 74374:inst\|14 3 REG LCFF_X24_Y8_N17 1 " "Info: 3: + IC(7.668 ns) + CELL(0.460 ns) = 9.062 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = '74374:inst\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { d~1 74374:inst|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 15.38 % ) " "Info: Total cell delay = 1.394 ns ( 15.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.668 ns ( 84.62 % ) " "Info: Total interconnect delay = 7.668 ns ( 84.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { d[6] d~1 74374:inst|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { d[6] {} d~1 {} 74374:inst|14 {} } { 0.000ns 0.000ns 7.668ns } { 0.000ns 0.934ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.769 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CLK 1 CLK PIN_25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 4; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -240 -256 -88 -224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.522 ns inst15 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'inst15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK inst15 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -248 264 328 -200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 3.261 ns inst15~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 3.261 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -248 264 328 -200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 4.769 ns 74374:inst\|14 4 REG LCFF_X24_Y8_N17 1 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 4.769 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = '74374:inst\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst15~clkctrl 74374:inst|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 38.10 % ) " "Info: Total cell delay = 1.817 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.952 ns ( 61.90 % ) " "Info: Total interconnect delay = 2.952 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { CLK inst15 inst15~clkctrl 74374:inst|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { CLK {} CLK~combout {} inst15 {} inst15~clkctrl {} 74374:inst|14 {} } { 0.000ns 0.000ns 1.371ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { d[6] d~1 74374:inst|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { d[6] {} d~1 {} 74374:inst|14 {} } { 0.000ns 0.000ns 7.668ns } { 0.000ns 0.934ns 0.460ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { CLK inst15 inst15~clkctrl 74374:inst|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { CLK {} CLK~combout {} inst15 {} inst15~clkctrl {} 74374:inst|14 {} } { 0.000ns 0.000ns 1.371ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "lddr2 d\[6\] 74273:inst3\|15 20.454 ns register " "Info: tco from clock \"lddr2\" to destination pin \"d\[6\]\" through register \"74273:inst3\|15\" is 20.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr2 source 5.214 ns + Longest register " "Info: + Longest clock path from clock \"lddr2\" to source register is 5.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns lddr2 1 CLK PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 1; CLK Node = 'lddr2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr2 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -80 72 240 -64 "lddr2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.366 ns) 2.967 ns inst9 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(1.656 ns) + CELL(0.366 ns) = 2.967 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { lddr2 inst9 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 3.706 ns inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 3.706 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.214 ns 74273:inst3\|15 4 REG LCFF_X25_Y8_N31 2 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.214 ns; Loc. = LCFF_X25_Y8_N31; Fanout = 2; REG Node = '74273:inst3\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst9~clkctrl 74273:inst3|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 37.92 % ) " "Info: Total cell delay = 1.977 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 62.08 % ) " "Info: Total interconnect delay = 3.237 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { lddr2 inst9 inst9~clkctrl 74273:inst3|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { lddr2 {} lddr2~combout {} inst9 {} inst9~clkctrl {} 74273:inst3|15 {} } { 0.000ns 0.000ns 1.656ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.936 ns + Longest register pin " "Info: + Longest register to pin delay is 14.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst3\|15 1 REG LCFF_X25_Y8_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N31; Fanout = 2; REG Node = '74273:inst3\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst3|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns 74181:inst7\|46~0 2 COMB LCCOMB_X25_Y8_N12 3 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 3; COMB Node = '74181:inst7\|46~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { 74273:inst3|15 74181:inst7|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.615 ns) 2.295 ns 74181:inst7\|78~1 3 COMB LCCOMB_X25_Y8_N28 3 " "Info: 3: + IC(1.040 ns) + CELL(0.615 ns) = 2.295 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = '74181:inst7\|78~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { 74181:inst7|46~0 74181:inst7|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.589 ns) 4.293 ns 74181:inst7\|78~2 4 COMB LCCOMB_X20_Y7_N28 1 " "Info: 4: + IC(1.409 ns) + CELL(0.589 ns) = 4.293 ns; Loc. = LCCOMB_X20_Y7_N28; Fanout = 1; COMB Node = '74181:inst7\|78~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { 74181:inst7|78~1 74181:inst7|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 5.293 ns 74181:inst7\|78~3 5 COMB LCCOMB_X20_Y7_N30 4 " "Info: 5: + IC(0.376 ns) + CELL(0.624 ns) = 5.293 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 4; COMB Node = '74181:inst7\|78~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { 74181:inst7|78~2 74181:inst7|78~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.885 ns 74244:inst5\|6~2 6 COMB LCCOMB_X20_Y7_N10 1 " "Info: 6: + IC(0.386 ns) + CELL(0.206 ns) = 5.885 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 1; COMB Node = '74244:inst5\|6~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { 74181:inst7|78~3 74244:inst5|6~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.650 ns) 6.921 ns 74244:inst5\|6~3 7 COMB LCCOMB_X20_Y7_N20 1 " "Info: 7: + IC(0.386 ns) + CELL(0.650 ns) = 6.921 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 1; COMB Node = '74244:inst5\|6~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { 74244:inst5|6~2 74244:inst5|6~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.650 ns) 9.021 ns 74244:inst5\|6~4 8 COMB LCCOMB_X24_Y8_N12 1 " "Info: 8: + IC(1.450 ns) + CELL(0.650 ns) = 9.021 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = '74244:inst5\|6~4'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { 74244:inst5|6~3 74244:inst5|6~4 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(3.226 ns) 14.936 ns d\[6\] 9 PIN PIN_58 0 " "Info: 9: + IC(2.689 ns) + CELL(3.226 ns) = 14.936 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { 74244:inst5|6~4 d[6] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.766 ns ( 45.30 % ) " "Info: Total cell delay = 6.766 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.170 ns ( 54.70 % ) " "Info: Total interconnect delay = 8.170 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.936 ns" { 74273:inst3|15 74181:inst7|46~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74244:inst5|6~2 74244:inst5|6~3 74244:inst5|6~4 d[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.936 ns" { 74273:inst3|15 {} 74181:inst7|46~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74244:inst5|6~2 {} 74244:inst5|6~3 {} 74244:inst5|6~4 {} d[6] {} } { 0.000ns 0.434ns 1.040ns 1.409ns 0.376ns 0.386ns 0.386ns 1.450ns 2.689ns } { 0.000ns 0.206ns 0.615ns 0.589ns 0.624ns 0.206ns 0.650ns 0.650ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { lddr2 inst9 inst9~clkctrl 74273:inst3|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { lddr2 {} lddr2~combout {} inst9 {} inst9~clkctrl {} 74273:inst3|15 {} } { 0.000ns 0.000ns 1.656ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.936 ns" { 74273:inst3|15 74181:inst7|46~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74244:inst5|6~2 74244:inst5|6~3 74244:inst5|6~4 d[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.936 ns" { 74273:inst3|15 {} 74181:inst7|46~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74244:inst5|6~2 {} 74244:inst5|6~3 {} 74244:inst5|6~4 {} d[6] {} } { 0.000ns 0.434ns 1.040ns 1.409ns 0.376ns 0.386ns 0.386ns 1.450ns 2.689ns } { 0.000ns 0.206ns 0.615ns 0.589ns 0.624ns 0.206ns 0.650ns 0.650ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[3\] d\[6\] 23.288 ns Longest " "Info: Longest tpd from source pin \"s\[3\]\" to destination pin \"d\[6\]\" is 23.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns s\[3\] 1 PIN PIN_60 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 9; PIN Node = 's\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 456 624 -120 "s\[3..0\]" "" } { -144 624 672 -128 "S\[3..0\]" "" } { 192 680 712 208 "S\[0\]" "" } { 208 680 712 224 "S\[1\]" "" } { 224 680 712 240 "S\[2\]" "" } { 240 680 712 256 "S\[3\]" "" } { 504 680 712 520 "S\[0\]" "" } { 520 680 712 536 "S\[1\]" "" } { 536 680 712 552 "S\[2\]" "" } { 552 680 712 568 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.424 ns) + CELL(0.624 ns) 8.992 ns 74181:inst7\|46~0 2 COMB LCCOMB_X25_Y8_N12 3 " "Info: 2: + IC(7.424 ns) + CELL(0.624 ns) = 8.992 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 3; COMB Node = '74181:inst7\|46~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.048 ns" { s[3] 74181:inst7|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.615 ns) 10.647 ns 74181:inst7\|78~1 3 COMB LCCOMB_X25_Y8_N28 3 " "Info: 3: + IC(1.040 ns) + CELL(0.615 ns) = 10.647 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = '74181:inst7\|78~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { 74181:inst7|46~0 74181:inst7|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.589 ns) 12.645 ns 74181:inst7\|78~2 4 COMB LCCOMB_X20_Y7_N28 1 " "Info: 4: + IC(1.409 ns) + CELL(0.589 ns) = 12.645 ns; Loc. = LCCOMB_X20_Y7_N28; Fanout = 1; COMB Node = '74181:inst7\|78~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { 74181:inst7|78~1 74181:inst7|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 13.645 ns 74181:inst7\|78~3 5 COMB LCCOMB_X20_Y7_N30 4 " "Info: 5: + IC(0.376 ns) + CELL(0.624 ns) = 13.645 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 4; COMB Node = '74181:inst7\|78~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { 74181:inst7|78~2 74181:inst7|78~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 14.237 ns 74244:inst5\|6~2 6 COMB LCCOMB_X20_Y7_N10 1 " "Info: 6: + IC(0.386 ns) + CELL(0.206 ns) = 14.237 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 1; COMB Node = '74244:inst5\|6~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { 74181:inst7|78~3 74244:inst5|6~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.650 ns) 15.273 ns 74244:inst5\|6~3 7 COMB LCCOMB_X20_Y7_N20 1 " "Info: 7: + IC(0.386 ns) + CELL(0.650 ns) = 15.273 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 1; COMB Node = '74244:inst5\|6~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { 74244:inst5|6~2 74244:inst5|6~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.650 ns) 17.373 ns 74244:inst5\|6~4 8 COMB LCCOMB_X24_Y8_N12 1 " "Info: 8: + IC(1.450 ns) + CELL(0.650 ns) = 17.373 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = '74244:inst5\|6~4'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { 74244:inst5|6~3 74244:inst5|6~4 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(3.226 ns) 23.288 ns d\[6\] 9 PIN PIN_58 0 " "Info: 9: + IC(2.689 ns) + CELL(3.226 ns) = 23.288 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { 74244:inst5|6~4 d[6] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.128 ns ( 34.90 % ) " "Info: Total cell delay = 8.128 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.160 ns ( 65.10 % ) " "Info: Total interconnect delay = 15.160 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "23.288 ns" { s[3] 74181:inst7|46~0 74181:inst7|78~1 74181:inst7|78~2 74181:inst7|78~3 74244:inst5|6~2 74244:inst5|6~3 74244:inst5|6~4 d[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "23.288 ns" { s[3] {} s[3]~combout {} 74181:inst7|46~0 {} 74181:inst7|78~1 {} 74181:inst7|78~2 {} 74181:inst7|78~3 {} 74244:inst5|6~2 {} 74244:inst5|6~3 {} 74244:inst5|6~4 {} d[6] {} } { 0.000ns 0.000ns 7.424ns 1.040ns 1.409ns 0.376ns 0.386ns 0.386ns 1.450ns 2.689ns } { 0.000ns 0.944ns 0.624ns 0.615ns 0.589ns 0.624ns 0.206ns 0.650ns 0.650ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst3\|16 d\[4\] lddr2 -1.533 ns register " "Info: th for register \"74273:inst3\|16\" (data pin = \"d\[4\]\", clock pin = \"lddr2\") is -1.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr2 destination 5.214 ns + Longest register " "Info: + Longest clock path from clock \"lddr2\" to destination register is 5.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns lddr2 1 CLK PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 1; CLK Node = 'lddr2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr2 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -80 72 240 -64 "lddr2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.366 ns) 2.967 ns inst9 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(1.656 ns) + CELL(0.366 ns) = 2.967 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { lddr2 inst9 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 3.706 ns inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 3.706 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -104 264 328 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.214 ns 74273:inst3\|16 4 REG LCFF_X25_Y8_N1 1 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.214 ns; Loc. = LCFF_X25_Y8_N1; Fanout = 1; REG Node = '74273:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst9~clkctrl 74273:inst3|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 37.92 % ) " "Info: Total cell delay = 1.977 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 62.08 % ) " "Info: Total interconnect delay = 3.237 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { lddr2 inst9 inst9~clkctrl 74273:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { lddr2 {} lddr2~combout {} inst9 {} inst9~clkctrl {} 74273:inst3|16 {} } { 0.000ns 0.000ns 1.656ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.053 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[4\] 1 PIN PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d~3 2 COMB IOC_X28_Y8_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y8_N0; Fanout = 4; COMB Node = 'd~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { d[4] d~3 } "NODE_NAME" } } { "zjw_yunsuanqi.bdf" "" { Schematic "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_yunsuanqi/zjw_yunsuanqi.bdf" { { -136 1120 1296 -120 "d\[7..0\]" "" } { -144 1064 1120 -128 "d\[7..0\]" "" } { -104 1120 1240 -88 "d\[0\]" "" } { -96 1128 1240 -80 "d\[1\]" "" } { -88 1136 1240 -72 "d\[2\]" "" } { -80 1144 1240 -64 "d\[3\]" "" } { -64 1160 1240 -48 "d\[4\]" "" } { -56 1168 1240 -40 "d\[5\]" "" } { -48 1176 1240 -32 "d\[6\]" "" } { -40 1184 1240 -24 "d\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.648 ns) + CELL(0.460 ns) 7.053 ns 74273:inst3\|16 3 REG LCFF_X25_Y8_N1 1 " "Info: 3: + IC(5.648 ns) + CELL(0.460 ns) = 7.053 ns; Loc. = LCFF_X25_Y8_N1; Fanout = 1; REG Node = '74273:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.108 ns" { d~3 74273:inst3|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 19.92 % ) " "Info: Total cell delay = 1.405 ns ( 19.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.648 ns ( 80.08 % ) " "Info: Total interconnect delay = 5.648 ns ( 80.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { d[4] d~3 74273:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { d[4] {} d~3 {} 74273:inst3|16 {} } { 0.000ns 0.000ns 5.648ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { lddr2 inst9 inst9~clkctrl 74273:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { lddr2 {} lddr2~combout {} inst9 {} inst9~clkctrl {} 74273:inst3|16 {} } { 0.000ns 0.000ns 1.656ns 0.739ns 0.842ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { d[4] d~3 74273:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { d[4] {} d~3 {} 74273:inst3|16 {} } { 0.000ns 0.000ns 5.648ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 29 17:06:25 2020 " "Info: Processing ended: Sat Feb 29 17:06:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
