-- Verilator hello-world simple example
-- VERILATE & BUILD --------
verilator -cc --exe --build -j --trace top.sv sim_main.cpp
make[1]: Entering directory '/home/takeyama/RTL/Workspace/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o ../sim_main.cpp
g++    sim_main.o verilated.o verilated_vcd_c.o Vtop__ALL.a      -o Vtop
make[1]: Leaving directory '/home/takeyama/RTL/Workspace/obj_dir'
-- RUN ---------------------
obj_dir/Vtop
waveform file name is top.vcd
*********************** 0.500000 + 0.437500 END*********************
Input:Alpha		(0x3f000000 0.500000) is 11_1111_0000_0000_0000_0000_0000_0000
Input:Bravo		(0x3ee00000 0.437500) is 11_1110_1110_0000_0000_0000_0000_0000
Result:Verilog	(0x3f700000 0.937500) is 11_1111_0111_0000_0000_0000_0000_0000
Result:CPP_Sim	(0x3f700000 0.937500) is 11_1111_0111_0000_0000_0000_0000_0000
Wanted_Result	(0x3f700000 0.937500) is 11_1111_0111_0000_0000_0000_0000_0000
0: SAME

*********************** 0.500000 + -0.437500 END*********************
Input:Alpha		(0x3f000000 0.500000) is 11_1111_0000_0000_0000_0000_0000_0000
Input:Bravo		(0xffffffffbee00000 -0.437500) is _1011_1110_1110_0000_0000_0000_0000_0000
Result:Verilog	(0x3d800000 0.062500) is 11_1101_1000_0000_0000_0000_0000_0000
Result:CPP_Sim	(0x3d800000 0.062500) is 11_1101_1000_0000_0000_0000_0000_0000
Wanted_Result	(0x3d800000 0.062500) is 11_1101_1000_0000_0000_0000_0000_0000
1: SAME

*********************** 0.500000 + 0.750000 END*********************
Input:Alpha		(0x3f000000 0.500000) is 11_1111_0000_0000_0000_0000_0000_0000
Input:Bravo		(0x3f400000 0.750000) is 11_1111_0100_0000_0000_0000_0000_0000
Result:Verilog	(0x3fa00000 1.250000) is 11_1111_1010_0000_0000_0000_0000_0000
Result:CPP_Sim	(0x3fa00000 1.250000) is 11_1111_1010_0000_0000_0000_0000_0000
Wanted_Result	(0x3fa00000 1.250000) is 11_1111_1010_0000_0000_0000_0000_0000
2: SAME

*********************** -0.500000 + 0.750000 END*********************
Input:Alpha		(0xffffffffbf000000 -0.500000) is _1011_1111_0000_0000_0000_0000_0000_0000
Input:Bravo		(0x3f400000 0.750000) is 11_1111_0100_0000_0000_0000_0000_0000
Result:Verilog	(0x3e800000 0.250000) is 11_1110_1000_0000_0000_0000_0000_0000
Result:CPP_Sim	(0x3e800000 0.250000) is 11_1110_1000_0000_0000_0000_0000_0000
Wanted_Result	(0x3e800000 0.250000) is 11_1110_1000_0000_0000_0000_0000_0000
3: SAME

*********************** -0.500000 + -0.750000 END*********************
Input:Alpha		(0xffffffffbf000000 -0.500000) is _1011_1111_0000_0000_0000_0000_0000_0000
Input:Bravo		(0xffffffffbf400000 -0.750000) is _1011_1111_0100_0000_0000_0000_0000_0000
Result:Verilog	(0xffffffffbfa00000 -1.250000) is _1011_1111_1010_0000_0000_0000_0000_0000
Result:CPP_Sim	(0xffffffffbfa00000 -1.250000) is _1011_1111_1010_0000_0000_0000_0000_0000
Wanted_Result	(0xffffffffbfa00000 -1.250000) is _1011_1111_1010_0000_0000_0000_0000_0000
4: SAME

*********************** 0.000000 + 205185841428457647648886751232.000000 END*********************
Input:Alpha		(0x20dfdecd 0.000000) is 10_0000_1101_1111_1101_1110_1100_1101
Input:Bravo		(0x7025bf70 205185841428457647648886751232.000000) is 111_0000_0010_0101_1011_1111_0111_0000
Result:Verilog	(0x7025bf70 205185841428457647648886751232.000000) is 111_0000_0010_0101_1011_1111_0111_0000
Result:CPP_Sim	(0x7025bf70 205185841428457647648886751232.000000) is 111_0000_0010_0101_1011_1111_0111_0000
Wanted_Result	(0x7025bf70 205185841428457647648886751232.000000) is 111_0000_0010_0101_1011_1111_0111_0000
5: SAME

*********************** 1782260005297645944832.000000 + 350998855680.000000 END*********************
Input:Alpha		(0x62c13ba7 1782260005297645944832.000000) is 110_0010_1100_0001_0011_1011_1010_0111
Input:Bravo		(0x52a37253 350998855680.000000) is 101_0010_1010_0011_0111_0010_0101_0011
Result:Verilog	(0x62c13ba7 1782260005297645944832.000000) is 110_0010_1100_0001_0011_1011_1010_0111
Result:CPP_Sim	(0x62c13ba7 1782260005297645944832.000000) is 110_0010_1100_0001_0011_1011_1010_0111
Wanted_Result	(0x62c13ba7 1782260005297645944832.000000) is 110_0010_1100_0001_0011_1011_1010_0111
6: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x08f3649c 0.000000) is _1000_1111_0011_0110_0100_1001_1100
Input:Bravo		(0x000c7e84 0.000000) is _1100_0111_1110_1000_0100
Result:Verilog	(0x08f364a8 0.000000) is _1000_1111_0011_0110_0100_1010_1000
Result:CPP_Sim	(0x08f364a8 0.000000) is _1000_1111_0011_0110_0100_1010_1000
Wanted_Result	(0x08f364a8 0.000000) is _1000_1111_0011_0110_0100_1010_1000
7: SAME

*********************** 21634447360.000000 + 124838.414062 END*********************
Input:Alpha		(0x50a1306f 21634447360.000000) is 101_0000_1010_0001_0011_0000_0110_1111
Input:Bravo		(0x47f3d335 124838.414062) is 100_0111_1111_0011_1101_0011_0011_0101
Result:Verilog	(0x50a130ab 21634570240.000000) is 101_0000_1010_0001_0011_0000_1010_1011
Result:CPP_Sim	(0x50a130ac 21634572288.000000) is 101_0000_1010_0001_0011_0000_1010_1100
Wanted_Result	(0x50a130ac 21634572288.000000) is 101_0000_1010_0001_0011_0000_1010_1100
8: ERROR

*********************** 7831.115723 + 4894.435547 END*********************
Input:Alpha		(0x45f4b8ed 7831.115723) is 100_0101_1111_0100_1011_1000_1110_1101
Input:Bravo		(0x4598f37c 4894.435547) is 100_0101_1001_1000_1111_0011_0111_1100
Result:Verilog	(0x4646d634 12725.550781) is 100_0110_0100_0110_1101_0110_0011_0100
Result:CPP_Sim	(0x4646d634 12725.550781) is 100_0110_0100_0110_1101_0110_0011_0100
Wanted_Result	(0x4646d634 12725.550781) is 100_0110_0100_0110_1101_0110_0011_0100
9: SAME

*********************** 0.000739 + 0.000198 END*********************
Input:Alpha		(0x3a41da03 0.000739) is 11_1010_0100_0001_1101_1010_0000_0011
Input:Bravo		(0x395018d6 0.000198) is 11_1001_0101_0000_0001_1000_1101_0110
Result:Verilog	(0x3a75e038 0.000938) is 11_1010_0111_0101_1110_0000_0011_1000
Result:CPP_Sim	(0x3a75e038 0.000938) is 11_1010_0111_0101_1110_0000_0011_1000
Wanted_Result	(0x3a75e038 0.000938) is 11_1010_0111_0101_1110_0000_0011_1000
10: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1cba98a2 0.000000) is 1_1100_1011_1010_1001_1000_1010_0010
Input:Bravo		(0x096f77b1 0.000000) is _1001_0110_1111_0111_0111_1011_0001
Result:Verilog	(0x1cba98a2 0.000000) is 1_1100_1011_1010_1001_1000_1010_0010
Result:CPP_Sim	(0x1cba98a2 0.000000) is 1_1100_1011_1010_1001_1000_1010_0010
Wanted_Result	(0x1cba98a2 0.000000) is 1_1100_1011_1010_1001_1000_1010_0010
11: SAME

*********************** 58776920261937590543331622912.000000 + 0.012706 END*********************
Input:Alpha		(0x6f3deb21 58776920261937590543331622912.000000) is 110_1111_0011_1101_1110_1011_0010_0001
Input:Bravo		(0x3c502df9 0.012706) is 11_1100_0101_0000_0010_1101_1111_1001
Result:Verilog	(0x6f3deb21 58776920261937590543331622912.000000) is 110_1111_0011_1101_1110_1011_0010_0001
Result:CPP_Sim	(0x6f3deb21 58776920261937590543331622912.000000) is 110_1111_0011_1101_1110_1011_0010_0001
Wanted_Result	(0x6f3deb21 58776920261937590543331622912.000000) is 110_1111_0011_1101_1110_1011_0010_0001
12: SAME

*********************** 0.000015 + 10927742603256397824.000000 END*********************
Input:Alpha		(0x377968cc 0.000015) is 11_0111_0111_1001_0110_1000_1100_1100
Input:Bravo		(0x5f17a724 10927742603256397824.000000) is 101_1111_0001_0111_1010_0111_0010_0100
Result:Verilog	(0x5f17a724 10927742603256397824.000000) is 101_1111_0001_0111_1010_0111_0010_0100
Result:CPP_Sim	(0x5f17a724 10927742603256397824.000000) is 101_1111_0001_0111_1010_0111_0010_0100
Wanted_Result	(0x5f17a724 10927742603256397824.000000) is 101_1111_0001_0111_1010_0111_0010_0100
13: SAME

*********************** 0.008572 + 0.000000 END*********************
Input:Alpha		(0x3c0c6fc7 0.008572) is 11_1100_0000_1100_0110_1111_1100_0111
Input:Bravo		(0x1d0af830 0.000000) is 1_1101_0000_1010_1111_1000_0011_0000
Result:Verilog	(0x3c0c6fc7 0.008572) is 11_1100_0000_1100_0110_1111_1100_0111
Result:CPP_Sim	(0x3c0c6fc7 0.008572) is 11_1100_0000_1100_0110_1111_1100_0111
Wanted_Result	(0x3c0c6fc7 0.008572) is 11_1100_0000_1100_0110_1111_1100_0111
14: SAME

*********************** 0.000000 + 1933746559019646976.000000 END*********************
Input:Alpha		(0x12ce1b2d 0.000000) is 1_0010_1100_1110_0001_1011_0010_1101
Input:Bravo		(0x5dd6b062 1933746559019646976.000000) is 101_1101_1101_0110_1011_0000_0110_0010
Result:Verilog	(0x5dd6b062 1933746559019646976.000000) is 101_1101_1101_0110_1011_0000_0110_0010
Result:CPP_Sim	(0x5dd6b062 1933746559019646976.000000) is 101_1101_1101_0110_1011_0000_0110_0010
Wanted_Result	(0x5dd6b062 1933746559019646976.000000) is 101_1101_1101_0110_1011_0000_0110_0010
15: SAME

*********************** 392077.000000 + 0.000000 END*********************
Input:Alpha		(0x48bf71a0 392077.000000) is 100_1000_1011_1111_0111_0001_1010_0000
Input:Bravo		(0x01f461b8 0.000000) is 1_1111_0100_0110_0001_1011_1000
Result:Verilog	(0x48bf71a0 392077.000000) is 100_1000_1011_1111_0111_0001_1010_0000
Result:CPP_Sim	(0x48bf71a0 392077.000000) is 100_1000_1011_1111_0111_0001_1010_0000
Wanted_Result	(0x48bf71a0 392077.000000) is 100_1000_1011_1111_0111_0001_1010_0000
16: SAME

*********************** 140.359741 + 71925965218612922098165283047866368.000000 END*********************
Input:Alpha		(0x430c5c18 140.359741) is 100_0011_0000_1100_0101_1100_0001_1000
Input:Bravo		(0x795da395 71925965218612922098165283047866368.000000) is 111_1001_0101_1101_1010_0011_1001_0101
Result:Verilog	(0x795da395 71925965218612922098165283047866368.000000) is 111_1001_0101_1101_1010_0011_1001_0101
Result:CPP_Sim	(0x795da395 71925965218612922098165283047866368.000000) is 111_1001_0101_1101_1010_0011_1001_0101
Wanted_Result	(0x795da395 71925965218612922098165283047866368.000000) is 111_1001_0101_1101_1010_0011_1001_0101
17: SAME

*********************** 7285786543520628851764467047858176.000000 + 3547495196899195431869415948288.000000 END*********************
Input:Alpha		(0x77b39bc7 7285786543520628851764467047858176.000000) is 111_0111_1011_0011_1001_1011_1100_0111
Input:Bravo		(0x72331a4d 3547495196899195431869415948288.000000) is 111_0010_0011_0011_0001_1010_0100_1101
Result:Verilog	(0x77b3b22a 7289333860703201108942190488322048.000000) is 111_0111_1011_0011_1011_0010_0010_1010
Result:CPP_Sim	(0x77b3b22a 7289333860703201108942190488322048.000000) is 111_0111_1011_0011_1011_0010_0010_1010
Wanted_Result	(0x77b3b22a 7289333860703201108942190488322048.000000) is 111_0111_1011_0011_1011_0010_0010_1010
18: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1e78b669 0.000000) is 1_1110_0111_1000_1011_0110_0110_1001
Input:Bravo		(0x1ba50e1e 0.000000) is 1_1011_1010_0101_0000_1110_0001_1110
Result:Verilog	(0x1e7dded9 0.000000) is 1_1110_0111_1101_1101_1110_1101_1001
Result:CPP_Sim	(0x1e7ddeda 0.000000) is 1_1110_0111_1101_1101_1110_1101_1010
Wanted_Result	(0x1e7ddeda 0.000000) is 1_1110_0111_1101_1101_1110_1101_1010
19: ERROR

*********************** 0.011400 + 0.000000 END*********************
Input:Alpha		(0x3c3ac833 0.011400) is 11_1100_0011_1010_1100_1000_0011_0011
Input:Bravo		(0x25348837 0.000000) is 10_0101_0011_0100_1000_1000_0011_0111
Result:Verilog	(0x3c3ac833 0.011400) is 11_1100_0011_1010_1100_1000_0011_0011
Result:CPP_Sim	(0x3c3ac833 0.011400) is 11_1100_0011_1010_1100_1000_0011_0011
Wanted_Result	(0x3c3ac833 0.011400) is 11_1100_0011_1010_1100_1000_0011_0011
20: SAME

*********************** 1779715600067936577510178816.000000 + 201089680932864.000000 END*********************
Input:Alpha		(0x6cb804ae 1779715600067936577510178816.000000) is 110_1100_1011_1000_0000_0100_1010_1110
Input:Bravo		(0x5736e3d7 201089680932864.000000) is 101_0111_0011_0110_1110_0011_1101_0111
Result:Verilog	(0x6cb804ae 1779715600067936577510178816.000000) is 110_1100_1011_1000_0000_0100_1010_1110
Result:CPP_Sim	(0x6cb804ae 1779715600067936577510178816.000000) is 110_1100_1011_1000_0000_0100_1010_1110
Wanted_Result	(0x6cb804ae 1779715600067936577510178816.000000) is 110_1100_1011_1000_0000_0100_1010_1110
21: SAME

*********************** 683004479827290270911666023563264.000000 + 0.000000 END*********************
Input:Alpha		(0x7606b2ea 683004479827290270911666023563264.000000) is 111_0110_0000_0110_1011_0010_1110_1010
Input:Bravo		(0x0b093656 0.000000) is _1011_0000_1001_0011_0110_0101_0110
Result:Verilog	(0x7606b2ea 683004479827290270911666023563264.000000) is 111_0110_0000_0110_1011_0010_1110_1010
Result:CPP_Sim	(0x7606b2ea 683004479827290270911666023563264.000000) is 111_0110_0000_0110_1011_0010_1110_1010
Wanted_Result	(0x7606b2ea 683004479827290270911666023563264.000000) is 111_0110_0000_0110_1011_0010_1110_1010
22: SAME

*********************** 15992998152779999414862183311528165376.000000 + 159078204025924813025989099520.000000 END*********************
Input:Alpha		(0x7d40823b 15992998152779999414862183311528165376.000000) is 111_1101_0100_0000_1000_0010_0011_1011
Input:Bravo		(0x7000809a 159078204025924813025989099520.000000) is 111_0000_0000_0000_1000_0000_1001_1010
Result:Verilog	(0x7d40823b 15992998152779999414862183311528165376.000000) is 111_1101_0100_0000_1000_0010_0011_1011
Result:CPP_Sim	(0x7d40823b 15992998152779999414862183311528165376.000000) is 111_1101_0100_0000_1000_0010_0011_1011
Wanted_Result	(0x7d40823b 15992998152779999414862183311528165376.000000) is 111_1101_0100_0000_1000_0010_0011_1011
23: SAME

*********************** 0.000000 + 9706464662302864052845032027075903488.000000 END*********************
Input:Alpha		(0x1cc64323 0.000000) is 1_1100_1100_0110_0100_0011_0010_0011
Input:Bravo		(0x7ce9acb5 9706464662302864052845032027075903488.000000) is 111_1100_1110_1001_1010_1100_1011_0101
Result:Verilog	(0x7ce9acb5 9706464662302864052845032027075903488.000000) is 111_1100_1110_1001_1010_1100_1011_0101
Result:CPP_Sim	(0x7ce9acb5 9706464662302864052845032027075903488.000000) is 111_1100_1110_1001_1010_1100_1011_0101
Wanted_Result	(0x7ce9acb5 9706464662302864052845032027075903488.000000) is 111_1100_1110_1001_1010_1100_1011_0101
24: SAME

*********************** 0.000000 + 1951191662592.000000 END*********************
Input:Alpha		(0x00446c79 0.000000) is 100_0100_0110_1100_0111_1001
Input:Bravo		(0x53e3260b 1951191662592.000000) is 101_0011_1110_0011_0010_0110_0000_1011
Result:Verilog	(0x53e3260b 1951191662592.000000) is 101_0011_1110_0011_0010_0110_0000_1011
Result:CPP_Sim	(0x53e3260b 1951191662592.000000) is 101_0011_1110_0011_0010_0110_0000_1011
Wanted_Result	(0x53e3260b 1951191662592.000000) is 101_0011_1110_0011_0010_0110_0000_1011
25: SAME

*********************** 0.000081 + 0.000000 END*********************
Input:Alpha		(0x38a936a0 0.000081) is 11_1000_1010_1001_0011_0110_1010_0000
Input:Bravo		(0x1cff051b 0.000000) is 1_1100_1111_1111_0000_0101_0001_1011
Result:Verilog	(0x38a936a0 0.000081) is 11_1000_1010_1001_0011_0110_1010_0000
Result:CPP_Sim	(0x38a936a0 0.000081) is 11_1000_1010_1001_0011_0110_1010_0000
Wanted_Result	(0x38a936a0 0.000081) is 11_1000_1010_1001_0011_0110_1010_0000
26: SAME

*********************** 948530814218403840.000000 + 0.000000 END*********************
Input:Alpha		(0x5d529dbc 948530814218403840.000000) is 101_1101_0101_0010_1001_1101_1011_1100
Input:Bravo		(0x27e721c2 0.000000) is 10_0111_1110_0111_0010_0001_1100_0010
Result:Verilog	(0x5d529dbc 948530814218403840.000000) is 101_1101_0101_0010_1001_1101_1011_1100
Result:CPP_Sim	(0x5d529dbc 948530814218403840.000000) is 101_1101_0101_0010_1001_1101_1011_1100
Wanted_Result	(0x5d529dbc 948530814218403840.000000) is 101_1101_0101_0010_1001_1101_1011_1100
27: SAME

*********************** 3645092573216768.000000 + 0.000000 END*********************
Input:Alpha		(0x594f3314 3645092573216768.000000) is 101_1001_0100_1111_0011_0011_0001_0100
Input:Bravo		(0x14cc0688 0.000000) is 1_0100_1100_1100_0000_0110_1000_1000
Result:Verilog	(0x594f3314 3645092573216768.000000) is 101_1001_0100_1111_0011_0011_0001_0100
Result:CPP_Sim	(0x594f3314 3645092573216768.000000) is 101_1001_0100_1111_0011_0011_0001_0100
Wanted_Result	(0x594f3314 3645092573216768.000000) is 101_1001_0100_1111_0011_0011_0001_0100
28: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x06fec8e6 0.000000) is 110_1111_1110_1100_1000_1110_0110
Input:Bravo		(0x155ba2db 0.000000) is 1_0101_0101_1011_1010_0010_1101_1011
Result:Verilog	(0x155ba2db 0.000000) is 1_0101_0101_1011_1010_0010_1101_1011
Result:CPP_Sim	(0x155ba2db 0.000000) is 1_0101_0101_1011_1010_0010_1101_1011
Wanted_Result	(0x155ba2db 0.000000) is 1_0101_0101_1011_1010_0010_1101_1011
29: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x31d6feb8 0.000000) is 11_0001_1101_0110_1111_1110_1011_1000
Input:Bravo		(0x19cce414 0.000000) is 1_1001_1100_1100_1110_0100_0001_0100
Result:Verilog	(0x31d6feb8 0.000000) is 11_0001_1101_0110_1111_1110_1011_1000
Result:CPP_Sim	(0x31d6feb8 0.000000) is 11_0001_1101_0110_1111_1110_1011_1000
Wanted_Result	(0x31d6feb8 0.000000) is 11_0001_1101_0110_1111_1110_1011_1000
30: SAME

*********************** 14128375136755039839363811770368.000000 + 390561604981148450446551183469314048.000000 END*********************
Input:Alpha		(0x7332533e 14128375136755039839363811770368.000000) is 111_0011_0011_0010_0101_0011_0011_1110
Input:Bravo		(0x7a967059 390561604981148450446551183469314048.000000) is 111_1010_1001_0110_0111_0000_0101_1001
Result:Verilog	(0x7a9671bd 390575707594075989498642834292473856.000000) is 111_1010_1001_0110_0111_0001_1011_1101
Result:CPP_Sim	(0x7a9671be 390575747208157246630811631064449024.000000) is 111_1010_1001_0110_0111_0001_1011_1110
Wanted_Result	(0x7a9671be 390575747208157246630811631064449024.000000) is 111_1010_1001_0110_0111_0001_1011_1110
31: ERROR

*********************** 0.000000 + 0.000003 END*********************
Input:Alpha		(0x1bc145cc 0.000000) is 1_1011_1100_0001_0100_0101_1100_1100
Input:Bravo		(0x363eaf56 0.000003) is 11_0110_0011_1110_1010_1111_0101_0110
Result:Verilog	(0x363eaf56 0.000003) is 11_0110_0011_1110_1010_1111_0101_0110
Result:CPP_Sim	(0x363eaf56 0.000003) is 11_0110_0011_1110_1010_1111_0101_0110
Wanted_Result	(0x363eaf56 0.000003) is 11_0110_0011_1110_1010_1111_0101_0110
32: SAME

*********************** 38675679186024344421748149583872.000000 + 0.000000 END*********************
Input:Alpha		(0x73f413ee 38675679186024344421748149583872.000000) is 111_0011_1111_0100_0001_0011_1110_1110
Input:Bravo		(0x1374e193 0.000000) is 1_0011_0111_0100_1110_0001_1001_0011
Result:Verilog	(0x73f413ee 38675679186024344421748149583872.000000) is 111_0011_1111_0100_0001_0011_1110_1110
Result:CPP_Sim	(0x73f413ee 38675679186024344421748149583872.000000) is 111_0011_1111_0100_0001_0011_1110_1110
Wanted_Result	(0x73f413ee 38675679186024344421748149583872.000000) is 111_0011_1111_0100_0001_0011_1110_1110
33: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2871c9a3 0.000000) is 10_1000_0111_0001_1100_1001_1010_0011
Input:Bravo		(0x126cca57 0.000000) is 1_0010_0110_1100_1100_1010_0101_0111
Result:Verilog	(0x2871c9a3 0.000000) is 10_1000_0111_0001_1100_1001_1010_0011
Result:CPP_Sim	(0x2871c9a3 0.000000) is 10_1000_0111_0001_1100_1001_1010_0011
Wanted_Result	(0x2871c9a3 0.000000) is 10_1000_0111_0001_1100_1001_1010_0011
34: SAME

*********************** 0.000000 + 25466788539668468072448.000000 END*********************
Input:Alpha		(0x2f19efb2 0.000000) is 10_1111_0001_1001_1110_1111_1011_0010
Input:Bravo		(0x64ac91d6 25466788539668468072448.000000) is 110_0100_1010_1100_1001_0001_1101_0110
Result:Verilog	(0x64ac91d6 25466788539668468072448.000000) is 110_0100_1010_1100_1001_0001_1101_0110
Result:CPP_Sim	(0x64ac91d6 25466788539668468072448.000000) is 110_0100_1010_1100_1001_0001_1101_0110
Wanted_Result	(0x64ac91d6 25466788539668468072448.000000) is 110_0100_1010_1100_1001_0001_1101_0110
35: SAME

*********************** 0.000019 + 0.000000 END*********************
Input:Alpha		(0x37a1528e 0.000019) is 11_0111_1010_0001_0101_0010_1000_1110
Input:Bravo		(0x1bd1f460 0.000000) is 1_1011_1101_0001_1111_0100_0110_0000
Result:Verilog	(0x37a1528e 0.000019) is 11_0111_1010_0001_0101_0010_1000_1110
Result:CPP_Sim	(0x37a1528e 0.000019) is 11_0111_1010_0001_0101_0010_1000_1110
Wanted_Result	(0x37a1528e 0.000019) is 11_0111_1010_0001_0101_0010_1000_1110
36: SAME

*********************** 0.006942 + 0.000000 END*********************
Input:Alpha		(0x3be375ad 0.006942) is 11_1011_1110_0011_0111_0101_1010_1101
Input:Bravo		(0x2da80579 0.000000) is 10_1101_1010_1000_0000_0101_0111_1001
Result:Verilog	(0x3be375ad 0.006942) is 11_1011_1110_0011_0111_0101_1010_1101
Result:CPP_Sim	(0x3be375ad 0.006942) is 11_1011_1110_0011_0111_0101_1010_1101
Wanted_Result	(0x3be375ad 0.006942) is 11_1011_1110_0011_0111_0101_1010_1101
37: SAME

*********************** 0.000000 + 0.000156 END*********************
Input:Alpha		(0x26db2ab6 0.000000) is 10_0110_1101_1011_0010_1010_1011_0110
Input:Bravo		(0x3923f7e9 0.000156) is 11_1001_0010_0011_1111_0111_1110_1001
Result:Verilog	(0x3923f7e9 0.000156) is 11_1001_0010_0011_1111_0111_1110_1001
Result:CPP_Sim	(0x3923f7e9 0.000156) is 11_1001_0010_0011_1111_0111_1110_1001
Wanted_Result	(0x3923f7e9 0.000156) is 11_1001_0010_0011_1111_0111_1110_1001
38: SAME

*********************** 0.000000 + 322.858185 END*********************
Input:Alpha		(0x1da88613 0.000000) is 1_1101_1010_1000_1000_0110_0001_0011
Input:Bravo		(0x43a16dd9 322.858185) is 100_0011_1010_0001_0110_1101_1101_1001
Result:Verilog	(0x43a16dd9 322.858185) is 100_0011_1010_0001_0110_1101_1101_1001
Result:CPP_Sim	(0x43a16dd9 322.858185) is 100_0011_1010_0001_0110_1101_1101_1001
Wanted_Result	(0x43a16dd9 322.858185) is 100_0011_1010_0001_0110_1101_1101_1001
39: SAME

*********************** 0.000002 + 0.000000 END*********************
Input:Alpha		(0x360da49e 0.000002) is 11_0110_0000_1101_1010_0100_1001_1110
Input:Bravo		(0x1decf28c 0.000000) is 1_1101_1110_1100_1111_0010_1000_1100
Result:Verilog	(0x360da49e 0.000002) is 11_0110_0000_1101_1010_0100_1001_1110
Result:CPP_Sim	(0x360da49e 0.000002) is 11_0110_0000_1101_1010_0100_1001_1110
Wanted_Result	(0x360da49e 0.000002) is 11_0110_0000_1101_1010_0100_1001_1110
40: SAME

*********************** 0.000000 + 28295659664351172107587026944.000000 END*********************
Input:Alpha		(0x178493e4 0.000000) is 1_0111_1000_0100_1001_0011_1110_0100
Input:Bravo		(0x6eb6db3e 28295659664351172107587026944.000000) is 110_1110_1011_0110_1101_1011_0011_1110
Result:Verilog	(0x6eb6db3e 28295659664351172107587026944.000000) is 110_1110_1011_0110_1101_1011_0011_1110
Result:CPP_Sim	(0x6eb6db3e 28295659664351172107587026944.000000) is 110_1110_1011_0110_1101_1011_0011_1110
Wanted_Result	(0x6eb6db3e 28295659664351172107587026944.000000) is 110_1110_1011_0110_1101_1011_0011_1110
41: SAME

*********************** 0.001800 + 136395305073433734653179332657152.000000 END*********************
Input:Alpha		(0x3aebf7a7 0.001800) is 11_1010_1110_1011_1111_0111_1010_0111
Input:Bravo		(0x74d731a0 136395305073433734653179332657152.000000) is 111_0100_1101_0111_0011_0001_1010_0000
Result:Verilog	(0x74d731a0 136395305073433734653179332657152.000000) is 111_0100_1101_0111_0011_0001_1010_0000
Result:CPP_Sim	(0x74d731a0 136395305073433734653179332657152.000000) is 111_0100_1101_0111_0011_0001_1010_0000
Wanted_Result	(0x74d731a0 136395305073433734653179332657152.000000) is 111_0100_1101_0111_0011_0001_1010_0000
42: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x169dfd00 0.000000) is 1_0110_1001_1101_1111_1101_0000_0000
Input:Bravo		(0x143b2abc 0.000000) is 1_0100_0011_1011_0010_1010_1011_1100
Result:Verilog	(0x16a3d655 0.000000) is 1_0110_1010_0011_1101_0110_0101_0101
Result:CPP_Sim	(0x16a3d656 0.000000) is 1_0110_1010_0011_1101_0110_0101_0110
Wanted_Result	(0x16a3d656 0.000000) is 1_0110_1010_0011_1101_0110_0101_0110
43: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x09a33828 0.000000) is _1001_1010_0011_0011_1000_0010_1000
Input:Bravo		(0x1d9cc5e7 0.000000) is 1_1101_1001_1100_1100_0101_1110_0111
Result:Verilog	(0x1d9cc5e7 0.000000) is 1_1101_1001_1100_1100_0101_1110_0111
Result:CPP_Sim	(0x1d9cc5e7 0.000000) is 1_1101_1001_1100_1100_0101_1110_0111
Wanted_Result	(0x1d9cc5e7 0.000000) is 1_1101_1001_1100_1100_0101_1110_0111
44: SAME

*********************** 0.000000 + 0.003818 END*********************
Input:Alpha		(0x2996cd97 0.000000) is 10_1001_1001_0110_1100_1101_1001_0111
Input:Bravo		(0x3b7a36e1 0.003818) is 11_1011_0111_1010_0011_0110_1110_0001
Result:Verilog	(0x3b7a36e1 0.003818) is 11_1011_0111_1010_0011_0110_1110_0001
Result:CPP_Sim	(0x3b7a36e1 0.003818) is 11_1011_0111_1010_0011_0110_1110_0001
Wanted_Result	(0x3b7a36e1 0.003818) is 11_1011_0111_1010_0011_0110_1110_0001
45: SAME

*********************** 0.000014 + 0.000000 END*********************
Input:Alpha		(0x3769a9fb 0.000014) is 11_0111_0110_1001_1010_1001_1111_1011
Input:Bravo		(0x1cc920d5 0.000000) is 1_1100_1100_1001_0010_0000_1101_0101
Result:Verilog	(0x3769a9fb 0.000014) is 11_0111_0110_1001_1010_1001_1111_1011
Result:CPP_Sim	(0x3769a9fb 0.000014) is 11_0111_0110_1001_1010_1001_1111_1011
Wanted_Result	(0x3769a9fb 0.000014) is 11_0111_0110_1001_1010_1001_1111_1011
46: SAME

*********************** 0.000002 + 734167236608.000000 END*********************
Input:Alpha		(0x3610a73a 0.000002) is 11_0110_0001_0000_1010_0111_0011_1010
Input:Bravo		(0x532aefc7 734167236608.000000) is 101_0011_0010_1010_1110_1111_1100_0111
Result:Verilog	(0x532aefc7 734167236608.000000) is 101_0011_0010_1010_1110_1111_1100_0111
Result:CPP_Sim	(0x532aefc7 734167236608.000000) is 101_0011_0010_1010_1110_1111_1100_0111
Wanted_Result	(0x532aefc7 734167236608.000000) is 101_0011_0010_1010_1110_1111_1100_0111
47: SAME

*********************** 583313129472.000000 + 0.000000 END*********************
Input:Alpha		(0x5307d02c 583313129472.000000) is 101_0011_0000_0111_1101_0000_0010_1100
Input:Bravo		(0x2a04bb28 0.000000) is 10_1010_0000_0100_1011_1011_0010_1000
Result:Verilog	(0x5307d02c 583313129472.000000) is 101_0011_0000_0111_1101_0000_0010_1100
Result:CPP_Sim	(0x5307d02c 583313129472.000000) is 101_0011_0000_0111_1101_0000_0010_1100
Wanted_Result	(0x5307d02c 583313129472.000000) is 101_0011_0000_0111_1101_0000_0010_1100
48: SAME

*********************** 377359062735571149389824.000000 + 1296001526674171237796839379020283904.000000 END*********************
Input:Alpha		(0x669fd15a 377359062735571149389824.000000) is 110_0110_1001_1111_1101_0001_0101_1010
Input:Bravo		(0x7b7999cf 1296001526674171237796839379020283904.000000) is 111_1011_0111_1001_1001_1001_1100_1111
Result:Verilog	(0x7b7999cf 1296001526674171237796839379020283904.000000) is 111_1011_0111_1001_1001_1001_1100_1111
Result:CPP_Sim	(0x7b7999cf 1296001526674171237796839379020283904.000000) is 111_1011_0111_1001_1001_1001_1100_1111
Wanted_Result	(0x7b7999cf 1296001526674171237796839379020283904.000000) is 111_1011_0111_1001_1001_1001_1100_1111
49: SAME

*********************** 0.014741 + 0.000000 END*********************
Input:Alpha		(0x3c71857f 0.014741) is 11_1100_0111_0001_1000_0101_0111_1111
Input:Bravo		(0x15b9c10c 0.000000) is 1_0101_1011_1001_1100_0001_0000_1100
Result:Verilog	(0x3c71857f 0.014741) is 11_1100_0111_0001_1000_0101_0111_1111
Result:CPP_Sim	(0x3c71857f 0.014741) is 11_1100_0111_0001_1000_0101_0111_1111
Wanted_Result	(0x3c71857f 0.014741) is 11_1100_0111_0001_1000_0101_0111_1111
50: SAME

*********************** 47895386212899225600.000000 + 46536704820958635254724962549760.000000 END*********************
Input:Alpha		(0x60262ba6 47895386212899225600.000000) is 110_0000_0010_0110_0010_1011_1010_0110
Input:Bravo		(0x7412d80d 46536704820958635254724962549760.000000) is 111_0100_0001_0010_1101_1000_0000_1101
Result:Verilog	(0x7412d80d 46536704820958635254724962549760.000000) is 111_0100_0001_0010_1101_1000_0000_1101
Result:CPP_Sim	(0x7412d80d 46536704820958635254724962549760.000000) is 111_0100_0001_0010_1101_1000_0000_1101
Wanted_Result	(0x7412d80d 46536704820958635254724962549760.000000) is 111_0100_0001_0010_1101_1000_0000_1101
51: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x318bb56d 0.000000) is 11_0001_1000_1011_1011_0101_0110_1101
Input:Bravo		(0x1c09a153 0.000000) is 1_1100_0000_1001_1010_0001_0101_0011
Result:Verilog	(0x318bb56d 0.000000) is 11_0001_1000_1011_1011_0101_0110_1101
Result:CPP_Sim	(0x318bb56d 0.000000) is 11_0001_1000_1011_1011_0101_0110_1101
Wanted_Result	(0x318bb56d 0.000000) is 11_0001_1000_1011_1011_0101_0110_1101
52: SAME

*********************** 0.000000 + 1015401337061376.000000 END*********************
Input:Alpha		(0x21badd86 0.000000) is 10_0001_1011_1010_1101_1101_1000_0110
Input:Bravo		(0x5866e023 1015401337061376.000000) is 101_1000_0110_0110_1110_0000_0010_0011
Result:Verilog	(0x5866e023 1015401337061376.000000) is 101_1000_0110_0110_1110_0000_0010_0011
Result:CPP_Sim	(0x5866e023 1015401337061376.000000) is 101_1000_0110_0110_1110_0000_0010_0011
Wanted_Result	(0x5866e023 1015401337061376.000000) is 101_1000_0110_0110_1110_0000_0010_0011
53: SAME

*********************** 11929603014656.000000 + 0.888239 END*********************
Input:Alpha		(0x552d993c 11929603014656.000000) is 101_0101_0010_1101_1001_1001_0011_1100
Input:Bravo		(0x3f63639a 0.888239) is 11_1111_0110_0011_0110_0011_1001_1010
Result:Verilog	(0x552d993c 11929603014656.000000) is 101_0101_0010_1101_1001_1001_0011_1100
Result:CPP_Sim	(0x552d993c 11929603014656.000000) is 101_0101_0010_1101_1001_1001_0011_1100
Wanted_Result	(0x552d993c 11929603014656.000000) is 101_0101_0010_1101_1001_1001_0011_1100
54: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1c084dfd 0.000000) is 1_1100_0000_1000_0100_1101_1111_1101
Input:Bravo		(0x0b3b3dda 0.000000) is _1011_0011_1011_0011_1101_1101_1010
Result:Verilog	(0x1c084dfd 0.000000) is 1_1100_0000_1000_0100_1101_1111_1101
Result:CPP_Sim	(0x1c084dfd 0.000000) is 1_1100_0000_1000_0100_1101_1111_1101
Wanted_Result	(0x1c084dfd 0.000000) is 1_1100_0000_1000_0100_1101_1111_1101
55: SAME

*********************** 938264261832998912.000000 + 0.000000 END*********************
Input:Alpha		(0x5d505626 938264261832998912.000000) is 101_1101_0101_0000_0101_0110_0010_0110
Input:Bravo		(0x338ce1e1 0.000000) is 11_0011_1000_1100_1110_0001_1110_0001
Result:Verilog	(0x5d505626 938264261832998912.000000) is 101_1101_0101_0000_0101_0110_0010_0110
Result:CPP_Sim	(0x5d505626 938264261832998912.000000) is 101_1101_0101_0000_0101_0110_0010_0110
Wanted_Result	(0x5d505626 938264261832998912.000000) is 101_1101_0101_0000_0101_0110_0010_0110
56: SAME

*********************** 157130610088697804309177328944021504.000000 + 0.000000 END*********************
Input:Alpha		(0x79f21919 157130610088697804309177328944021504.000000) is 111_1001_1111_0010_0001_1001_0001_1001
Input:Bravo		(0x183c4dce 0.000000) is 1_1000_0011_1100_0100_1101_1100_1110
Result:Verilog	(0x79f21919 157130610088697804309177328944021504.000000) is 111_1001_1111_0010_0001_1001_0001_1001
Result:CPP_Sim	(0x79f21919 157130610088697804309177328944021504.000000) is 111_1001_1111_0010_0001_1001_0001_1001
Wanted_Result	(0x79f21919 157130610088697804309177328944021504.000000) is 111_1001_1111_0010_0001_1001_0001_1001
57: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x28641382 0.000000) is 10_1000_0110_0100_0001_0011_1000_0010
Input:Bravo		(0x10901619 0.000000) is 1_0000_1001_0000_0001_0110_0001_1001
Result:Verilog	(0x28641382 0.000000) is 10_1000_0110_0100_0001_0011_1000_0010
Result:CPP_Sim	(0x28641382 0.000000) is 10_1000_0110_0100_0001_0011_1000_0010
Wanted_Result	(0x28641382 0.000000) is 10_1000_0110_0100_0001_0011_1000_0010
58: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2c77788a 0.000000) is 10_1100_0111_0111_0111_1000_1000_1010
Input:Bravo		(0x32074baa 0.000000) is 11_0010_0000_0111_0100_1011_1010_1010
Result:Verilog	(0x32075b21 0.000000) is 11_0010_0000_0111_0101_1011_0010_0001
Result:CPP_Sim	(0x32075b22 0.000000) is 11_0010_0000_0111_0101_1011_0010_0010
Wanted_Result	(0x32075b22 0.000000) is 11_0010_0000_0111_0101_1011_0010_0010
59: ERROR

*********************** 0.000000 + 39107963125760.000000 END*********************
Input:Alpha		(0x2e2cdc00 0.000000) is 10_1110_0010_1100_1101_1100_0000_0000
Input:Bravo		(0x560e4621 39107963125760.000000) is 101_0110_0000_1110_0100_0110_0010_0001
Result:Verilog	(0x560e4621 39107963125760.000000) is 101_0110_0000_1110_0100_0110_0010_0001
Result:CPP_Sim	(0x560e4621 39107963125760.000000) is 101_0110_0000_1110_0100_0110_0010_0001
Wanted_Result	(0x560e4621 39107963125760.000000) is 101_0110_0000_1110_0100_0110_0010_0001
60: SAME

*********************** 5010172879055566817361657856.000000 + 88853309481044209041408.000000 END*********************
Input:Alpha		(0x6d81828b 5010172879055566817361657856.000000) is 110_1101_1000_0001_1000_0010_1000_1011
Input:Bravo		(0x659685fb 88853309481044209041408.000000) is 110_0101_1001_0110_1000_0101_1111_1011
Result:Verilog	(0x6d818321 5010261423427120623209414656.000000) is 110_1101_1000_0001_1000_0011_0010_0001
Result:CPP_Sim	(0x6d818322 5010262013722930981915066368.000000) is 110_1101_1000_0001_1000_0011_0010_0010
Wanted_Result	(0x6d818322 5010262013722930981915066368.000000) is 110_1101_1000_0001_1000_0011_0010_0010
61: ERROR

*********************** 8532960508123027296514014707712.000000 + 0.000000 END*********************
Input:Alpha		(0x72d766f7 8532960508123027296514014707712.000000) is 111_0010_1101_0111_0110_0110_1111_0111
Input:Bravo		(0x239229c5 0.000000) is 10_0011_1001_0010_0010_1001_1100_0101
Result:Verilog	(0x72d766f7 8532960508123027296514014707712.000000) is 111_0010_1101_0111_0110_0110_1111_0111
Result:CPP_Sim	(0x72d766f7 8532960508123027296514014707712.000000) is 111_0010_1101_0111_0110_0110_1111_0111
Wanted_Result	(0x72d766f7 8532960508123027296514014707712.000000) is 111_0010_1101_0111_0110_0110_1111_0111
62: SAME

*********************** 0.000092 + 7142.892090 END*********************
Input:Alpha		(0x38c175c2 0.000092) is 11_1000_1100_0001_0111_0101_1100_0010
Input:Bravo		(0x45df3723 7142.892090) is 100_0101_1101_1111_0011_0111_0010_0011
Result:Verilog	(0x45df3723 7142.892090) is 100_0101_1101_1111_0011_0111_0010_0011
Result:CPP_Sim	(0x45df3723 7142.892090) is 100_0101_1101_1111_0011_0111_0010_0011
Wanted_Result	(0x45df3723 7142.892090) is 100_0101_1101_1111_0011_0111_0010_0011
63: SAME

*********************** 316448160.000000 + 0.000000 END*********************
Input:Alpha		(0x4d96e4ed 316448160.000000) is 100_1101_1001_0110_1110_0100_1110_1101
Input:Bravo		(0x1f61471d 0.000000) is 1_1111_0110_0001_0100_0111_0001_1101
Result:Verilog	(0x4d96e4ed 316448160.000000) is 100_1101_1001_0110_1110_0100_1110_1101
Result:CPP_Sim	(0x4d96e4ed 316448160.000000) is 100_1101_1001_0110_1110_0100_1110_1101
Wanted_Result	(0x4d96e4ed 316448160.000000) is 100_1101_1001_0110_1110_0100_1110_1101
64: SAME

*********************** 13.551012 + 0.000000 END*********************
Input:Alpha		(0x4158d0f2 13.551012) is 100_0001_0101_1000_1101_0000_1111_0010
Input:Bravo		(0x0a086a6c 0.000000) is _1010_0000_1000_0110_1010_0110_1100
Result:Verilog	(0x4158d0f2 13.551012) is 100_0001_0101_1000_1101_0000_1111_0010
Result:CPP_Sim	(0x4158d0f2 13.551012) is 100_0001_0101_1000_1101_0000_1111_0010
Wanted_Result	(0x4158d0f2 13.551012) is 100_0001_0101_1000_1101_0000_1111_0010
65: SAME

*********************** 0.000001 + 0.000000 END*********************
Input:Alpha		(0x351b0829 0.000001) is 11_0101_0001_1011_0000_1000_0010_1001
Input:Bravo		(0x217efc98 0.000000) is 10_0001_0111_1110_1111_1100_1001_1000
Result:Verilog	(0x351b0829 0.000001) is 11_0101_0001_1011_0000_1000_0010_1001
Result:CPP_Sim	(0x351b0829 0.000001) is 11_0101_0001_1011_0000_1000_0010_1001
Wanted_Result	(0x351b0829 0.000001) is 11_0101_0001_1011_0000_1000_0010_1001
66: SAME

*********************** 51593876348324226106841207166459707392.000000 + 393705039712698949959680.000000 END*********************
Input:Alpha		(0x7e1b427a 51593876348324226106841207166459707392.000000) is 111_1110_0001_1011_0100_0010_0111_1010
Input:Bravo		(0x66a6bd96 393705039712698949959680.000000) is 110_0110_1010_0110_1011_1101_1001_0110
Result:Verilog	(0x7e1b427a 51593876348324226106841207166459707392.000000) is 111_1110_0001_1011_0100_0010_0111_1010
Result:CPP_Sim	(0x7e1b427a 51593876348324226106841207166459707392.000000) is 111_1110_0001_1011_0100_0010_0111_1010
Wanted_Result	(0x7e1b427a 51593876348324226106841207166459707392.000000) is 111_1110_0001_1011_0100_0010_0111_1010
67: SAME

*********************** 0.066707 + 0.000000 END*********************
Input:Alpha		(0x3d889dec 0.066707) is 11_1101_1000_1000_1001_1101_1110_1100
Input:Bravo		(0x1fd62000 0.000000) is 1_1111_1101_0110_0010_0000_0000_0000
Result:Verilog	(0x3d889dec 0.066707) is 11_1101_1000_1000_1001_1101_1110_1100
Result:CPP_Sim	(0x3d889dec 0.066707) is 11_1101_1000_1000_1001_1101_1110_1100
Wanted_Result	(0x3d889dec 0.066707) is 11_1101_1000_1000_1001_1101_1110_1100
68: SAME

*********************** 0.553188 + 0.000000 END*********************
Input:Alpha		(0x3f0d9dba 0.553188) is 11_1111_0000_1101_1001_1101_1011_1010
Input:Bravo		(0x12b63728 0.000000) is 1_0010_1011_0110_0011_0111_0010_1000
Result:Verilog	(0x3f0d9dba 0.553188) is 11_1111_0000_1101_1001_1101_1011_1010
Result:CPP_Sim	(0x3f0d9dba 0.553188) is 11_1111_0000_1101_1001_1101_1011_1010
Wanted_Result	(0x3f0d9dba 0.553188) is 11_1111_0000_1101_1001_1101_1011_1010
69: SAME

*********************** 13367697443756441600.000000 + 42198942741430272.000000 END*********************
Input:Alpha		(0x5f39839a 13367697443756441600.000000) is 101_1111_0011_1001_1000_0011_1001_1010
Input:Bravo		(0x5b15ebb7 42198942741430272.000000) is 101_1011_0001_0101_1110_1011_1011_0111
Result:Verilog	(0x5f3a1985 13409895600518856704.000000) is 101_1111_0011_1010_0001_1001_1000_0101
Result:CPP_Sim	(0x5f3a1986 13409896700030484480.000000) is 101_1111_0011_1010_0001_1001_1000_0110
Wanted_Result	(0x5f3a1986 13409896700030484480.000000) is 101_1111_0011_1010_0001_1001_1000_0110
70: ERROR

*********************** 0.000000 + 0.016827 END*********************
Input:Alpha		(0x1df17503 0.000000) is 1_1101_1111_0001_0111_0101_0000_0011
Input:Bravo		(0x3c89d9c1 0.016827) is 11_1100_1000_1001_1101_1001_1100_0001
Result:Verilog	(0x3c89d9c1 0.016827) is 11_1100_1000_1001_1101_1001_1100_0001
Result:CPP_Sim	(0x3c89d9c1 0.016827) is 11_1100_1000_1001_1101_1001_1100_0001
Wanted_Result	(0x3c89d9c1 0.016827) is 11_1100_1000_1001_1101_1001_1100_0001
71: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0ea2cd98 0.000000) is _1110_1010_0010_1100_1101_1001_1000
Input:Bravo		(0x17e38e1c 0.000000) is 1_0111_1110_0011_1000_1110_0001_1100
Result:Verilog	(0x17e38e44 0.000000) is 1_0111_1110_0011_1000_1110_0100_0100
Result:CPP_Sim	(0x17e38e45 0.000000) is 1_0111_1110_0011_1000_1110_0100_0101
Wanted_Result	(0x17e38e45 0.000000) is 1_0111_1110_0011_1000_1110_0100_0101
72: ERROR

*********************** 6808537661440.000000 + 0.000008 END*********************
Input:Alpha		(0x54c6278f 6808537661440.000000) is 101_0100_1100_0110_0010_0111_1000_1111
Input:Bravo		(0x3706e11a 0.000008) is 11_0111_0000_0110_1110_0001_0001_1010
Result:Verilog	(0x54c6278f 6808537661440.000000) is 101_0100_1100_0110_0010_0111_1000_1111
Result:CPP_Sim	(0x54c6278f 6808537661440.000000) is 101_0100_1100_0110_0010_0111_1000_1111
Wanted_Result	(0x54c6278f 6808537661440.000000) is 101_0100_1100_0110_0010_0111_1000_1111
73: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2873a435 0.000000) is 10_1000_0111_0011_1010_0100_0011_0101
Input:Bravo		(0x013da019 0.000000) is 1_0011_1101_1010_0000_0001_1001
Result:Verilog	(0x2873a435 0.000000) is 10_1000_0111_0011_1010_0100_0011_0101
Result:CPP_Sim	(0x2873a435 0.000000) is 10_1000_0111_0011_1010_0100_0011_0101
Wanted_Result	(0x2873a435 0.000000) is 10_1000_0111_0011_1010_0100_0011_0101
74: SAME

*********************** 10742430282444132998709248.000000 + 88236261113856.000000 END*********************
Input:Alpha		(0x690e2cc5 10742430282444132998709248.000000) is 110_1001_0000_1110_0010_1100_1100_0101
Input:Bravo		(0x56a08036 88236261113856.000000) is 101_0110_1010_0000_1000_0000_0011_0110
Result:Verilog	(0x690e2cc5 10742430282444132998709248.000000) is 110_1001_0000_1110_0010_1100_1100_0101
Result:CPP_Sim	(0x690e2cc5 10742430282444132998709248.000000) is 110_1001_0000_1110_0010_1100_1100_0101
Wanted_Result	(0x690e2cc5 10742430282444132998709248.000000) is 110_1001_0000_1110_0010_1100_1100_0101
75: SAME

*********************** 224189675995136.000000 + 78991562113024.000000 END*********************
Input:Alpha		(0x574be63a 224189675995136.000000) is 101_0111_0100_1011_1110_0110_0011_1010
Input:Bravo		(0x568faf50 78991562113024.000000) is 101_0110_1000_1111_1010_1111_0101_0000
Result:Verilog	(0x5789def1 303181238108160.000000) is 101_0111_1000_1001_1101_1110_1111_0001
Result:CPP_Sim	(0x5789def1 303181238108160.000000) is 101_0111_1000_1001_1101_1110_1111_0001
Wanted_Result	(0x5789def1 303181238108160.000000) is 101_0111_1000_1001_1101_1110_1111_0001
76: SAME

*********************** 0.011171 + 2675532.250000 END*********************
Input:Alpha		(0x3c370631 0.011171) is 11_1100_0011_0111_0000_0110_0011_0001
Input:Bravo		(0x4a234d31 2675532.250000) is 100_1010_0010_0011_0100_1101_0011_0001
Result:Verilog	(0x4a234d31 2675532.250000) is 100_1010_0010_0011_0100_1101_0011_0001
Result:CPP_Sim	(0x4a234d31 2675532.250000) is 100_1010_0010_0011_0100_1101_0011_0001
Wanted_Result	(0x4a234d31 2675532.250000) is 100_1010_0010_0011_0100_1101_0011_0001
77: SAME

*********************** 210090705031918743622708380125102080.000000 + 157495567501164537089365408481280.000000 END*********************
Input:Alpha		(0x7a21d916 210090705031918743622708380125102080.000000) is 111_1010_0010_0001_1101_1001_0001_0110
Input:Bravo		(0x74f87bf4 157495567501164537089365408481280.000000) is 111_0100_1111_1000_0111_1011_1111_0100
Result:Verilog	(0x7a21f825 210248190811956472559759947112382464.000000) is 111_1010_0010_0001_1111_1000_0010_0101
Result:CPP_Sim	(0x7a21f825 210248190811956472559759947112382464.000000) is 111_1010_0010_0001_1111_1000_0010_0101
Wanted_Result	(0x7a21f825 210248190811956472559759947112382464.000000) is 111_1010_0010_0001_1111_1000_0010_0101
78: SAME

*********************** 0.000000 + 94588.023438 END*********************
Input:Alpha		(0x10028454 0.000000) is 1_0000_0000_0010_1000_0100_0101_0100
Input:Bravo		(0x47b8be03 94588.023438) is 100_0111_1011_1000_1011_1110_0000_0011
Result:Verilog	(0x47b8be03 94588.023438) is 100_0111_1011_1000_1011_1110_0000_0011
Result:CPP_Sim	(0x47b8be03 94588.023438) is 100_0111_1011_1000_1011_1110_0000_0011
Wanted_Result	(0x47b8be03 94588.023438) is 100_0111_1011_1000_1011_1110_0000_0011
79: SAME

*********************** 0.000000 + 58876784640.000000 END*********************
Input:Alpha		(0x1459c311 0.000000) is 1_0100_0101_1001_1100_0011_0001_0001
Input:Bravo		(0x515b5547 58876784640.000000) is 101_0001_0101_1011_0101_0101_0100_0111
Result:Verilog	(0x515b5547 58876784640.000000) is 101_0001_0101_1011_0101_0101_0100_0111
Result:CPP_Sim	(0x515b5547 58876784640.000000) is 101_0001_0101_1011_0101_0101_0100_0111
Wanted_Result	(0x515b5547 58876784640.000000) is 101_0001_0101_1011_0101_0101_0100_0111
80: SAME

*********************** 103700889600.000000 + 1002675.625000 END*********************
Input:Alpha		(0x51c12870 103700889600.000000) is 101_0001_1100_0001_0010_1000_0111_0000
Input:Bravo		(0x4974cb3a 1002675.625000) is 100_1001_0111_0100_1100_1011_0011_1010
Result:Verilog	(0x51c128ea 103701889024.000000) is 101_0001_1100_0001_0010_1000_1110_1010
Result:CPP_Sim	(0x51c128ea 103701889024.000000) is 101_0001_1100_0001_0010_1000_1110_1010
Wanted_Result	(0x51c128ea 103701889024.000000) is 101_0001_1100_0001_0010_1000_1110_1010
81: SAME

*********************** 8648538652181464304132623958016.000000 + 7395988480.000000 END*********************
Input:Alpha		(0x72da51df 8648538652181464304132623958016.000000) is 111_0010_1101_1010_0101_0001_1101_1111
Input:Bravo		(0x4fdc6aea 7395988480.000000) is 100_1111_1101_1100_0110_1010_1110_1010
Result:Verilog	(0x72da51df 8648538652181464304132623958016.000000) is 111_0010_1101_1010_0101_0001_1101_1111
Result:CPP_Sim	(0x72da51df 8648538652181464304132623958016.000000) is 111_0010_1101_1010_0101_0001_1101_1111
Wanted_Result	(0x72da51df 8648538652181464304132623958016.000000) is 111_0010_1101_1010_0101_0001_1101_1111
82: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x301b88d1 0.000000) is 11_0000_0001_1011_1000_1000_1101_0001
Input:Bravo		(0x3062efcb 0.000000) is 11_0000_0110_0010_1110_1111_1100_1011
Result:Verilog	(0x30bf3c4e 0.000000) is 11_0000_1011_1111_0011_1100_0100_1110
Result:CPP_Sim	(0x30bf3c4e 0.000000) is 11_0000_1011_1111_0011_1100_0100_1110
Wanted_Result	(0x30bf3c4e 0.000000) is 11_0000_1011_1111_0011_1100_0100_1110
83: SAME

*********************** 110512537090126465112200970240.000000 + 52349562249893791403811536896.000000 END*********************
Input:Alpha		(0x6fb28aea 110512537090126465112200970240.000000) is 110_1111_1011_0010_1000_1010_1110_1010
Input:Bravo		(0x6f29268b 52349562249893791403811536896.000000) is 110_1111_0010_1001_0010_0110_1000_1011
Result:Verilog	(0x70038f17 162862085172920807907076866048.000000) is 111_0000_0000_0011_1000_1111_0001_0111
Result:CPP_Sim	(0x70038f18 162862104062386739385657720832.000000) is 111_0000_0000_0011_1000_1111_0001_1000
Wanted_Result	(0x70038f18 162862104062386739385657720832.000000) is 111_0000_0000_0011_1000_1111_0001_1000
84: ERROR

*********************** 153.152161 + 1980187264.000000 END*********************
Input:Alpha		(0x431926f4 153.152161) is 100_0011_0001_1001_0010_0110_1111_0100
Input:Bravo		(0x4eec0e85 1980187264.000000) is 100_1110_1110_1100_0000_1110_1000_0101
Result:Verilog	(0x4eec0e86 1980187392.000000) is 100_1110_1110_1100_0000_1110_1000_0110
Result:CPP_Sim	(0x4eec0e86 1980187392.000000) is 100_1110_1110_1100_0000_1110_1000_0110
Wanted_Result	(0x4eec0e86 1980187392.000000) is 100_1110_1110_1100_0000_1110_1000_0110
85: SAME

*********************** 3130512.500000 + 159805570847940280320.000000 END*********************
Input:Alpha		(0x4a3f1242 3130512.500000) is 100_1010_0011_1111_0001_0010_0100_0010
Input:Bravo		(0x610a9bf7 159805570847940280320.000000) is 110_0001_0000_1010_1001_1011_1111_0111
Result:Verilog	(0x610a9bf7 159805570847940280320.000000) is 110_0001_0000_1010_1001_1011_1111_0111
Result:CPP_Sim	(0x610a9bf7 159805570847940280320.000000) is 110_0001_0000_1010_1001_1011_1111_0111
Wanted_Result	(0x610a9bf7 159805570847940280320.000000) is 110_0001_0000_1010_1001_1011_1111_0111
86: SAME

*********************** 0.000000 + 1986812411117568.000000 END*********************
Input:Alpha		(0x0b75e846 0.000000) is _1011_0111_0101_1110_1000_0100_0110
Input:Bravo		(0x58e1dfda 1986812411117568.000000) is 101_1000_1110_0001_1101_1111_1101_1010
Result:Verilog	(0x58e1dfda 1986812411117568.000000) is 101_1000_1110_0001_1101_1111_1101_1010
Result:CPP_Sim	(0x58e1dfda 1986812411117568.000000) is 101_1000_1110_0001_1101_1111_1101_1010
Wanted_Result	(0x58e1dfda 1986812411117568.000000) is 101_1000_1110_0001_1101_1111_1101_1010
87: SAME

*********************** 38644375589679066149077443382607872.000000 + 54205135999031312384.000000 END*********************
Input:Alpha		(0x78ee2a13 38644375589679066149077443382607872.000000) is 111_1000_1110_1110_0010_1010_0001_0011
Input:Bravo		(0x603c0fd5 54205135999031312384.000000) is 110_0000_0011_1100_0000_1111_1101_0101
Result:Verilog	(0x78ee2a13 38644375589679066149077443382607872.000000) is 111_1000_1110_1110_0010_1010_0001_0011
Result:CPP_Sim	(0x78ee2a13 38644375589679066149077443382607872.000000) is 111_1000_1110_1110_0010_1010_0001_0011
Wanted_Result	(0x78ee2a13 38644375589679066149077443382607872.000000) is 111_1000_1110_1110_0010_1010_0001_0011
88: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0fe8c0f5 0.000000) is _1111_1110_1000_1100_0000_1111_0101
Input:Bravo		(0x2161ce48 0.000000) is 10_0001_0110_0001_1100_1110_0100_1000
Result:Verilog	(0x2161ce48 0.000000) is 10_0001_0110_0001_1100_1110_0100_1000
Result:CPP_Sim	(0x2161ce48 0.000000) is 10_0001_0110_0001_1100_1110_0100_1000
Wanted_Result	(0x2161ce48 0.000000) is 10_0001_0110_0001_1100_1110_0100_1000
89: SAME

*********************** 287869771522173304832.000000 + 40066459209808146739867812334927872.000000 END*********************
Input:Alpha		(0x6179afee 287869771522173304832.000000) is 110_0001_0111_1001_1010_1111_1110_1110
Input:Bravo		(0x78f6edba 40066459209808146739867812334927872.000000) is 111_1000_1111_0110_1110_1101_1011_1010
Result:Verilog	(0x78f6edba 40066459209808146739867812334927872.000000) is 111_1000_1111_0110_1110_1101_1011_1010
Result:CPP_Sim	(0x78f6edba 40066459209808146739867812334927872.000000) is 111_1000_1111_0110_1110_1101_1011_1010
Wanted_Result	(0x78f6edba 40066459209808146739867812334927872.000000) is 111_1000_1111_0110_1110_1101_1011_1010
90: SAME

*********************** 10571728161048269051696393670885376.000000 + 0.000094 END*********************
Input:Alpha		(0x78024e7e 10571728161048269051696393670885376.000000) is 111_1000_0000_0010_0100_1110_0111_1110
Input:Bravo		(0x38c59628 0.000094) is 11_1000_1100_0101_1001_0110_0010_1000
Result:Verilog	(0x78024e7e 10571728161048269051696393670885376.000000) is 111_1000_0000_0010_0100_1110_0111_1110
Result:CPP_Sim	(0x78024e7e 10571728161048269051696393670885376.000000) is 111_1000_0000_0010_0100_1110_0111_1110
Wanted_Result	(0x78024e7e 10571728161048269051696393670885376.000000) is 111_1000_0000_0010_0100_1110_0111_1110
91: SAME

*********************** 4516877312.000000 + 0.000000 END*********************
Input:Alpha		(0x4f869d0a 4516877312.000000) is 100_1111_1000_0110_1001_1101_0000_1010
Input:Bravo		(0x343954b0 0.000000) is 11_0100_0011_1001_0101_0100_1011_0000
Result:Verilog	(0x4f869d0a 4516877312.000000) is 100_1111_1000_0110_1001_1101_0000_1010
Result:CPP_Sim	(0x4f869d0a 4516877312.000000) is 100_1111_1000_0110_1001_1101_0000_1010
Wanted_Result	(0x4f869d0a 4516877312.000000) is 100_1111_1000_0110_1001_1101_0000_1010
92: SAME

*********************** 0.000000 + 1380036.000000 END*********************
Input:Alpha		(0x02e8e35a 0.000000) is 10_1110_1000_1110_0011_0101_1010
Input:Bravo		(0x49a87620 1380036.000000) is 100_1001_1010_1000_0111_0110_0010_0000
Result:Verilog	(0x49a87620 1380036.000000) is 100_1001_1010_1000_0111_0110_0010_0000
Result:CPP_Sim	(0x49a87620 1380036.000000) is 100_1001_1010_1000_0111_0110_0010_0000
Wanted_Result	(0x49a87620 1380036.000000) is 100_1001_1010_1000_0111_0110_0010_0000
93: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2931d0a4 0.000000) is 10_1001_0011_0001_1101_0000_1010_0100
Input:Bravo		(0x12eb67ae 0.000000) is 1_0010_1110_1011_0110_0111_1010_1110
Result:Verilog	(0x2931d0a4 0.000000) is 10_1001_0011_0001_1101_0000_1010_0100
Result:CPP_Sim	(0x2931d0a4 0.000000) is 10_1001_0011_0001_1101_0000_1010_0100
Wanted_Result	(0x2931d0a4 0.000000) is 10_1001_0011_0001_1101_0000_1010_0100
94: SAME

*********************** 0.000000 + 0.068153 END*********************
Input:Alpha		(0x11613424 0.000000) is 1_0001_0110_0001_0011_0100_0010_0100
Input:Bravo		(0x3d8b93b5 0.068153) is 11_1101_1000_1011_1001_0011_1011_0101
Result:Verilog	(0x3d8b93b5 0.068153) is 11_1101_1000_1011_1001_0011_1011_0101
Result:CPP_Sim	(0x3d8b93b5 0.068153) is 11_1101_1000_1011_1001_0011_1011_0101
Wanted_Result	(0x3d8b93b5 0.068153) is 11_1101_1000_1011_1001_0011_1011_0101
95: SAME

*********************** 14664284462571663130624.000000 + 2995043496888989908992.000000 END*********************
Input:Alpha		(0x6446bcf5 14664284462571663130624.000000) is 110_0100_0100_0110_1011_1100_1111_0101
Input:Bravo		(0x63225c94 2995043496888989908992.000000) is 110_0011_0010_0010_0101_1100_1001_0100
Result:Verilog	(0x646f541a 17659327959460653039616.000000) is 110_0100_0110_1111_0101_0100_0001_1010
Result:CPP_Sim	(0x646f541a 17659327959460653039616.000000) is 110_0100_0110_1111_0101_0100_0001_1010
Wanted_Result	(0x646f541a 17659327959460653039616.000000) is 110_0100_0110_1111_0101_0100_0001_1010
96: SAME

*********************** 0.000000 + 177085075161088.000000 END*********************
Input:Alpha		(0x07005eef 0.000000) is 111_0000_0000_0101_1110_1110_1111
Input:Bravo		(0x57210ed5 177085075161088.000000) is 101_0111_0010_0001_0000_1110_1101_0101
Result:Verilog	(0x57210ed5 177085075161088.000000) is 101_0111_0010_0001_0000_1110_1101_0101
Result:CPP_Sim	(0x57210ed5 177085075161088.000000) is 101_0111_0010_0001_0000_1110_1101_0101
Wanted_Result	(0x57210ed5 177085075161088.000000) is 101_0111_0010_0001_0000_1110_1101_0101
97: SAME

*********************** 0.000000 + 0.000009 END*********************
Input:Alpha		(0x32fec77e 0.000000) is 11_0010_1111_1110_1100_0111_0111_1110
Input:Bravo		(0x371be7c0 0.000009) is 11_0111_0001_1011_1110_0111_1100_0000
Result:Verilog	(0x371c6723 0.000009) is 11_0111_0001_1100_0110_0111_0010_0011
Result:CPP_Sim	(0x371c6724 0.000009) is 11_0111_0001_1100_0110_0111_0010_0100
Wanted_Result	(0x371c6724 0.000009) is 11_0111_0001_1100_0110_0111_0010_0100
98: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0783fea0 0.000000) is 111_1000_0011_1111_1110_1010_0000
Input:Bravo		(0x22b15268 0.000000) is 10_0010_1011_0001_0101_0010_0110_1000
Result:Verilog	(0x22b15268 0.000000) is 10_0010_1011_0001_0101_0010_0110_1000
Result:CPP_Sim	(0x22b15268 0.000000) is 10_0010_1011_0001_0101_0010_0110_1000
Wanted_Result	(0x22b15268 0.000000) is 10_0010_1011_0001_0101_0010_0110_1000
99: SAME

*********************** 0.000000 + 5149386.000000 END*********************
Input:Alpha		(0x26450e4b 0.000000) is 10_0110_0100_0101_0000_1110_0100_1011
Input:Bravo		(0x4a9d2594 5149386.000000) is 100_1010_1001_1101_0010_0101_1001_0100
Result:Verilog	(0x4a9d2594 5149386.000000) is 100_1010_1001_1101_0010_0101_1001_0100
Result:CPP_Sim	(0x4a9d2594 5149386.000000) is 100_1010_1001_1101_0010_0101_1001_0100
Wanted_Result	(0x4a9d2594 5149386.000000) is 100_1010_1001_1101_0010_0101_1001_0100
100: SAME

*********************** 1558602323887699849487298068480.000000 + 327130982210554414601894625280.000000 END*********************
Input:Alpha		(0x719d60ed 1558602323887699849487298068480.000000) is 111_0001_1001_1101_0110_0000_1110_1101
Input:Bravo		(0x7084208d 327130982210554414601894625280.000000) is 111_0000_1000_0100_0010_0000_1000_1101
Result:Verilog	(0x71be6910 1885733268319322401132030984192.000000) is 111_0001_1011_1110_0110_1001_0001_0000
Result:CPP_Sim	(0x71be6910 1885733268319322401132030984192.000000) is 111_0001_1011_1110_0110_1001_0001_0000
Wanted_Result	(0x71be6910 1885733268319322401132030984192.000000) is 111_0001_1011_1110_0110_1001_0001_0000
101: SAME

*********************** 0.000000 + 12236036715871591373058374087691206656.000000 END*********************
Input:Alpha		(0x2ba7c18b 0.000000) is 10_1011_1010_0111_1100_0001_1000_1011
Input:Bravo		(0x7d134933 12236036715871591373058374087691206656.000000) is 111_1101_0001_0011_0100_1001_0011_0011
Result:Verilog	(0x7d134933 12236036715871591373058374087691206656.000000) is 111_1101_0001_0011_0100_1001_0011_0011
Result:CPP_Sim	(0x7d134933 12236036715871591373058374087691206656.000000) is 111_1101_0001_0011_0100_1001_0011_0011
Wanted_Result	(0x7d134933 12236036715871591373058374087691206656.000000) is 111_1101_0001_0011_0100_1001_0011_0011
102: SAME

*********************** 942086.500000 + 0.000000 END*********************
Input:Alpha		(0x49660068 942086.500000) is 100_1001_0110_0110_0000_0000_0110_1000
Input:Bravo		(0x2495eb9e 0.000000) is 10_0100_1001_0101_1110_1011_1001_1110
Result:Verilog	(0x49660068 942086.500000) is 100_1001_0110_0110_0000_0000_0110_1000
Result:CPP_Sim	(0x49660068 942086.500000) is 100_1001_0110_0110_0000_0000_0110_1000
Wanted_Result	(0x49660068 942086.500000) is 100_1001_0110_0110_0000_0000_0110_1000
103: SAME

*********************** 933811377179459584.000000 + 3637278148657152.000000 END*********************
Input:Alpha		(0x5d4f5908 933811377179459584.000000) is 101_1101_0100_1111_0101_1001_0000_1000
Input:Bravo		(0x594ec15d 3637278148657152.000000) is 101_1001_0100_1110_1100_0001_0101_1101
Result:Verilog	(0x5d5027c9 937448630363619328.000000) is 101_1101_0101_0000_0010_0111_1100_1001
Result:CPP_Sim	(0x5d5027c9 937448630363619328.000000) is 101_1101_0101_0000_0010_0111_1100_1001
Wanted_Result	(0x5d5027c9 937448630363619328.000000) is 101_1101_0101_0000_0010_0111_1100_1001
104: SAME

*********************** 7927.237793 + 0.392646 END*********************
Input:Alpha		(0x45f7b9e7 7927.237793) is 100_0101_1111_0111_1011_1001_1110_0111
Input:Bravo		(0x3ec908f6 0.392646) is 11_1110_1100_1001_0000_1000_1111_0110
Result:Verilog	(0x45f7bd0b 7927.630371) is 100_0101_1111_0111_1011_1101_0000_1011
Result:CPP_Sim	(0x45f7bd0b 7927.630371) is 100_0101_1111_0111_1011_1101_0000_1011
Wanted_Result	(0x45f7bd0b 7927.630371) is 100_0101_1111_0111_1011_1101_0000_1011
105: SAME

*********************** 212261519360.000000 + 0.122086 END*********************
Input:Alpha		(0x5245af17 212261519360.000000) is 101_0010_0100_0101_1010_1111_0001_0111
Input:Bravo		(0x3dfa0865 0.122086) is 11_1101_1111_1010_0000_1000_0110_0101
Result:Verilog	(0x5245af17 212261519360.000000) is 101_0010_0100_0101_1010_1111_0001_0111
Result:CPP_Sim	(0x5245af17 212261519360.000000) is 101_0010_0100_0101_1010_1111_0001_0111
Wanted_Result	(0x5245af17 212261519360.000000) is 101_0010_0100_0101_1010_1111_0001_0111
106: SAME

*********************** 5785418071187219383150027277860864.000000 + 0.000000 END*********************
Input:Alpha		(0x778e9f1f 5785418071187219383150027277860864.000000) is 111_0111_1000_1110_1001_1111_0001_1111
Input:Bravo		(0x21cc4c21 0.000000) is 10_0001_1100_1100_0100_1100_0010_0001
Result:Verilog	(0x778e9f1f 5785418071187219383150027277860864.000000) is 111_0111_1000_1110_1001_1111_0001_1111
Result:CPP_Sim	(0x778e9f1f 5785418071187219383150027277860864.000000) is 111_0111_1000_1110_1001_1111_0001_1111
Wanted_Result	(0x778e9f1f 5785418071187219383150027277860864.000000) is 111_0111_1000_1110_1001_1111_0001_1111
107: SAME

*********************** 3552662145852228356962110144512.000000 + 321285905978560341846748638700634112.000000 END*********************
Input:Alpha		(0x72335d15 3552662145852228356962110144512.000000) is 111_0010_0011_0011_0101_1101_0001_0101
Input:Bravo		(0x7a778279 321285905978560341846748638700634112.000000) is 111_1010_0111_0111_1000_0010_0111_1001
Result:Verilog	(0x7a77832c 321289451438832855175855949792411648.000000) is 111_1010_0111_0111_1000_0011_0010_1100
Result:CPP_Sim	(0x7a77832c 321289451438832855175855949792411648.000000) is 111_1010_0111_0111_1000_0011_0010_1100
Wanted_Result	(0x7a77832c 321289451438832855175855949792411648.000000) is 111_1010_0111_0111_1000_0011_0010_1100
108: SAME

*********************** 295895256568755094630170624.000000 + 0.000000 END*********************
Input:Alpha		(0x6b74c242 295895256568755094630170624.000000) is 110_1011_0111_0100_1100_0010_0100_0010
Input:Bravo		(0x1b652db9 0.000000) is 1_1011_0110_0101_0010_1101_1011_1001
Result:Verilog	(0x6b74c242 295895256568755094630170624.000000) is 110_1011_0111_0100_1100_0010_0100_0010
Result:CPP_Sim	(0x6b74c242 295895256568755094630170624.000000) is 110_1011_0111_0100_1100_0010_0100_0010
Wanted_Result	(0x6b74c242 295895256568755094630170624.000000) is 110_1011_0111_0100_1100_0010_0100_0010
109: SAME

*********************** 0.000000 + 8887654279223944406109770267385397248.000000 END*********************
Input:Alpha		(0x0d62ea27 0.000000) is _1101_0110_0010_1110_1010_0010_0111
Input:Bravo		(0x7cd5f666 8887654279223944406109770267385397248.000000) is 111_1100_1101_0101_1111_0110_0110_0110
Result:Verilog	(0x7cd5f666 8887654279223944406109770267385397248.000000) is 111_1100_1101_0101_1111_0110_0110_0110
Result:CPP_Sim	(0x7cd5f666 8887654279223944406109770267385397248.000000) is 111_1100_1101_0101_1111_0110_0110_0110
Wanted_Result	(0x7cd5f666 8887654279223944406109770267385397248.000000) is 111_1100_1101_0101_1111_0110_0110_0110
110: SAME

*********************** 2117708518785024.000000 + 1680159815049950813004004065280.000000 END*********************
Input:Alpha		(0x58f0c16e 2117708518785024.000000) is 101_1000_1111_0000_1100_0001_0110_1110
Input:Bravo		(0x71a9a71d 1680159815049950813004004065280.000000) is 111_0001_1010_1001_1010_0111_0001_1101
Result:Verilog	(0x71a9a71d 1680159815049950813004004065280.000000) is 111_0001_1010_1001_1010_0111_0001_1101
Result:CPP_Sim	(0x71a9a71d 1680159815049950813004004065280.000000) is 111_0001_1010_1001_1010_0111_0001_1101
Wanted_Result	(0x71a9a71d 1680159815049950813004004065280.000000) is 111_0001_1010_1001_1010_0111_0001_1101
111: SAME

*********************** 35787278294806691840.000000 + 34749981432976769024.000000 END*********************
Input:Alpha		(0x5ff852fa 35787278294806691840.000000) is 101_1111_1111_1000_0101_0010_1111_1010
Input:Bravo		(0x5ff1205e 34749981432976769024.000000) is 101_1111_1111_0001_0010_0000_0101_1110
Result:Verilog	(0x6074b9ac 70537259727783460864.000000) is 110_0000_0111_0100_1011_1001_1010_1100
Result:CPP_Sim	(0x6074b9ac 70537259727783460864.000000) is 110_0000_0111_0100_1011_1001_1010_1100
Wanted_Result	(0x6074b9ac 70537259727783460864.000000) is 110_0000_0111_0100_1011_1001_1010_1100
112: SAME

*********************** 415151.562500 + 0.000000 END*********************
Input:Alpha		(0x48cab5f2 415151.562500) is 100_1000_1100_1010_1011_0101_1111_0010
Input:Bravo		(0x12f71a78 0.000000) is 1_0010_1111_0111_0001_1010_0111_1000
Result:Verilog	(0x48cab5f2 415151.562500) is 100_1000_1100_1010_1011_0101_1111_0010
Result:CPP_Sim	(0x48cab5f2 415151.562500) is 100_1000_1100_1010_1011_0101_1111_0010
Wanted_Result	(0x48cab5f2 415151.562500) is 100_1000_1100_1010_1011_0101_1111_0010
113: SAME

*********************** 0.000000 + 13871761408.000000 END*********************
Input:Alpha		(0x170d081e 0.000000) is 1_0111_0000_1101_0000_1000_0001_1110
Input:Bravo		(0x504eb492 13871761408.000000) is 101_0000_0100_1110_1011_0100_1001_0010
Result:Verilog	(0x504eb492 13871761408.000000) is 101_0000_0100_1110_1011_0100_1001_0010
Result:CPP_Sim	(0x504eb492 13871761408.000000) is 101_0000_0100_1110_1011_0100_1001_0010
Wanted_Result	(0x504eb492 13871761408.000000) is 101_0000_0100_1110_1011_0100_1001_0010
114: SAME

*********************** 0.000001 + 0.051291 END*********************
Input:Alpha		(0x35a86ce0 0.000001) is 11_0101_1010_1000_0110_1100_1110_0000
Input:Bravo		(0x3d52166a 0.051291) is 11_1101_0101_0010_0001_0110_0110_1010
Result:Verilog	(0x3d5217ba 0.051292) is 11_1101_0101_0010_0001_0111_1011_1010
Result:CPP_Sim	(0x3d5217bb 0.051292) is 11_1101_0101_0010_0001_0111_1011_1011
Wanted_Result	(0x3d5217bb 0.051292) is 11_1101_0101_0010_0001_0111_1011_1011
115: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1aebda27 0.000000) is 1_1010_1110_1011_1101_1010_0010_0111
Input:Bravo		(0x2745cdce 0.000000) is 10_0111_0100_0101_1100_1101_1100_1110
Result:Verilog	(0x2745cdce 0.000000) is 10_0111_0100_0101_1100_1101_1100_1110
Result:CPP_Sim	(0x2745cdce 0.000000) is 10_0111_0100_0101_1100_1101_1100_1110
Wanted_Result	(0x2745cdce 0.000000) is 10_0111_0100_0101_1100_1101_1100_1110
116: SAME

*********************** 0.000000 + 18893.847656 END*********************
Input:Alpha		(0x2dd636f7 0.000000) is 10_1101_1101_0110_0011_0110_1111_0111
Input:Bravo		(0x46939bb2 18893.847656) is 100_0110_1001_0011_1001_1011_1011_0010
Result:Verilog	(0x46939bb2 18893.847656) is 100_0110_1001_0011_1001_1011_1011_0010
Result:CPP_Sim	(0x46939bb2 18893.847656) is 100_0110_1001_0011_1001_1011_1011_0010
Wanted_Result	(0x46939bb2 18893.847656) is 100_0110_1001_0011_1001_1011_1011_0010
117: SAME

*********************** 0.000000 + 3817479955500731606051257013239808.000000 END*********************
Input:Alpha		(0x24591701 0.000000) is 10_0100_0101_1001_0001_0111_0000_0001
Input:Bravo		(0x773c375f 3817479955500731606051257013239808.000000) is 111_0111_0011_1100_0011_0111_0101_1111
Result:Verilog	(0x773c375f 3817479955500731606051257013239808.000000) is 111_0111_0011_1100_0011_0111_0101_1111
Result:CPP_Sim	(0x773c375f 3817479955500731606051257013239808.000000) is 111_0111_0011_1100_0011_0111_0101_1111
Wanted_Result	(0x773c375f 3817479955500731606051257013239808.000000) is 111_0111_0011_1100_0011_0111_0101_1111
118: SAME

*********************** 204947477176329703102873600.000000 + 0.000000 END*********************
Input:Alpha		(0x6b298751 204947477176329703102873600.000000) is 110_1011_0010_1001_1000_0111_0101_0001
Input:Bravo		(0x01a8700a 0.000000) is 1_1010_1000_0111_0000_0000_1010
Result:Verilog	(0x6b298751 204947477176329703102873600.000000) is 110_1011_0010_1001_1000_0111_0101_0001
Result:CPP_Sim	(0x6b298751 204947477176329703102873600.000000) is 110_1011_0010_1001_1000_0111_0101_0001
Wanted_Result	(0x6b298751 204947477176329703102873600.000000) is 110_1011_0010_1001_1000_0111_0101_0001
119: SAME

*********************** 18652454912.000000 + 0.000000 END*********************
Input:Alpha		(0x508af8bc 18652454912.000000) is 101_0000_1000_1010_1111_1000_1011_1100
Input:Bravo		(0x31214138 0.000000) is 11_0001_0010_0001_0100_0001_0011_1000
Result:Verilog	(0x508af8bc 18652454912.000000) is 101_0000_1000_1010_1111_1000_1011_1100
Result:CPP_Sim	(0x508af8bc 18652454912.000000) is 101_0000_1000_1010_1111_1000_1011_1100
Wanted_Result	(0x508af8bc 18652454912.000000) is 101_0000_1000_1010_1111_1000_1011_1100
120: SAME

*********************** 3.773010 + 0.000000 END*********************
Input:Alpha		(0x40717900 3.773010) is 100_0000_0111_0001_0111_1001_0000_0000
Input:Bravo		(0x22d0a7d3 0.000000) is 10_0010_1101_0000_1010_0111_1101_0011
Result:Verilog	(0x40717900 3.773010) is 100_0000_0111_0001_0111_1001_0000_0000
Result:CPP_Sim	(0x40717900 3.773010) is 100_0000_0111_0001_0111_1001_0000_0000
Wanted_Result	(0x40717900 3.773010) is 100_0000_0111_0001_0111_1001_0000_0000
121: SAME

*********************** 48059169518678164116393164800.000000 + 0.000031 END*********************
Input:Alpha		(0x6f1b499d 48059169518678164116393164800.000000) is 110_1111_0001_1011_0100_1001_1001_1101
Input:Bravo		(0x3800181f 0.000031) is 11_1000_0000_0000_0001_1000_0001_1111
Result:Verilog	(0x6f1b499d 48059169518678164116393164800.000000) is 110_1111_0001_1011_0100_1001_1001_1101
Result:CPP_Sim	(0x6f1b499d 48059169518678164116393164800.000000) is 110_1111_0001_1011_0100_1001_1001_1101
Wanted_Result	(0x6f1b499d 48059169518678164116393164800.000000) is 110_1111_0001_1011_0100_1001_1001_1101
122: SAME

*********************** 1255.623657 + 238252576488455929856.000000 END*********************
Input:Alpha		(0x449cf3f5 1255.623657) is 100_0100_1001_1100_1111_0011_1111_0101
Input:Bravo		(0x614ea6b3 238252576488455929856.000000) is 110_0001_0100_1110_1010_0110_1011_0011
Result:Verilog	(0x614ea6b3 238252576488455929856.000000) is 110_0001_0100_1110_1010_0110_1011_0011
Result:CPP_Sim	(0x614ea6b3 238252576488455929856.000000) is 110_0001_0100_1110_1010_0110_1011_0011
Wanted_Result	(0x614ea6b3 238252576488455929856.000000) is 110_0001_0100_1110_1010_0110_1011_0011
123: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x32779a98 0.000000) is 11_0010_0111_0111_1001_1010_1001_1000
Input:Bravo		(0x3011b637 0.000000) is 11_0000_0001_0001_1011_0110_0011_0111
Result:Verilog	(0x32805afd 0.000000) is 11_0010_1000_0000_0101_1010_1111_1101
Result:CPP_Sim	(0x32805afe 0.000000) is 11_0010_1000_0000_0101_1010_1111_1110
Wanted_Result	(0x32805afe 0.000000) is 11_0010_1000_0000_0101_1010_1111_1110
124: ERROR

*********************** 7469836521242078721482366103597350912.000000 + 1.707176 END*********************
Input:Alpha		(0x7cb3d46c 7469836521242078721482366103597350912.000000) is 111_1100_1011_0011_1101_0100_0110_1100
Input:Bravo		(0x3fda84c0 1.707176) is 11_1111_1101_1010_1000_0100_1100_0000
Result:Verilog	(0x7cb3d46c 7469836521242078721482366103597350912.000000) is 111_1100_1011_0011_1101_0100_0110_1100
Result:CPP_Sim	(0x7cb3d46c 7469836521242078721482366103597350912.000000) is 111_1100_1011_0011_1101_0100_0110_1100
Wanted_Result	(0x7cb3d46c 7469836521242078721482366103597350912.000000) is 111_1100_1011_0011_1101_0100_0110_1100
125: SAME

*********************** 0.000000 + 22620441411584.000000 END*********************
Input:Alpha		(0x2ce7ac9d 0.000000) is 10_1100_1110_0111_1010_1100_1001_1101
Input:Bravo		(0x55a495db 22620441411584.000000) is 101_0101_1010_0100_1001_0101_1101_1011
Result:Verilog	(0x55a495db 22620441411584.000000) is 101_0101_1010_0100_1001_0101_1101_1011
Result:CPP_Sim	(0x55a495db 22620441411584.000000) is 101_0101_1010_0100_1001_0101_1101_1011
Wanted_Result	(0x55a495db 22620441411584.000000) is 101_0101_1010_0100_1001_0101_1101_1011
126: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x31842bdd 0.000000) is 11_0001_1000_0100_0010_1011_1101_1101
Input:Bravo		(0x0cdfff97 0.000000) is _1100_1101_1111_1111_1111_1001_0111
Result:Verilog	(0x31842bdd 0.000000) is 11_0001_1000_0100_0010_1011_1101_1101
Result:CPP_Sim	(0x31842bdd 0.000000) is 11_0001_1000_0100_0010_1011_1101_1101
Wanted_Result	(0x31842bdd 0.000000) is 11_0001_1000_0100_0010_1011_1101_1101
127: SAME

*********************** 0.000001 + 268548273812159142510138059739103232.000000 END*********************
Input:Alpha		(0x3595b639 0.000001) is 11_0101_1001_0101_1011_0110_0011_1001
Input:Bravo		(0x7a4ee1cf 268548273812159142510138059739103232.000000) is 111_1010_0100_1110_1110_0001_1100_1111
Result:Verilog	(0x7a4ee1cf 268548273812159142510138059739103232.000000) is 111_1010_0100_1110_1110_0001_1100_1111
Result:CPP_Sim	(0x7a4ee1cf 268548273812159142510138059739103232.000000) is 111_1010_0100_1110_1110_0001_1100_1111
Wanted_Result	(0x7a4ee1cf 268548273812159142510138059739103232.000000) is 111_1010_0100_1110_1110_0001_1100_1111
128: SAME

*********************** 0.000000 + 85324472.000000 END*********************
Input:Alpha		(0x1fd71a0f 0.000000) is 1_1111_1101_0111_0001_1010_0000_1111
Input:Bravo		(0x4ca2be57 85324472.000000) is 100_1100_1010_0010_1011_1110_0101_0111
Result:Verilog	(0x4ca2be57 85324472.000000) is 100_1100_1010_0010_1011_1110_0101_0111
Result:CPP_Sim	(0x4ca2be57 85324472.000000) is 100_1100_1010_0010_1011_1110_0101_0111
Wanted_Result	(0x4ca2be57 85324472.000000) is 100_1100_1010_0010_1011_1110_0101_0111
129: SAME

*********************** 5163824.500000 + 17559687528448.000000 END*********************
Input:Alpha		(0x4a9d9661 5163824.500000) is 100_1010_1001_1101_1001_0110_0110_0001
Input:Bravo		(0x557f86ef 17559687528448.000000) is 101_0101_0111_1111_1000_0110_1110_1111
Result:Verilog	(0x557f86f3 17559691722752.000000) is 101_0101_0111_1111_1000_0110_1111_0011
Result:CPP_Sim	(0x557f86f4 17559692771328.000000) is 101_0101_0111_1111_1000_0110_1111_0100
Wanted_Result	(0x557f86f4 17559692771328.000000) is 101_0101_0111_1111_1000_0110_1111_0100
130: ERROR

*********************** 0.000000 + 81130005415273252782080.000000 END*********************
Input:Alpha		(0x09f4d4c1 0.000000) is _1001_1111_0100_1101_0100_1100_0001
Input:Bravo		(0x65897088 81130005415273252782080.000000) is 110_0101_1000_1001_0111_0000_1000_1000
Result:Verilog	(0x65897088 81130005415273252782080.000000) is 110_0101_1000_1001_0111_0000_1000_1000
Result:CPP_Sim	(0x65897088 81130005415273252782080.000000) is 110_0101_1000_1001_0111_0000_1000_1000
Wanted_Result	(0x65897088 81130005415273252782080.000000) is 110_0101_1000_1001_0111_0000_1000_1000
131: SAME

*********************** 8196809421286263832767396206167982080.000000 + 0.000024 END*********************
Input:Alpha		(0x7cc554bd 8196809421286263832767396206167982080.000000) is 111_1100_1100_0101_0101_0100_1011_1101
Input:Bravo		(0x37cb0bb9 0.000024) is 11_0111_1100_1011_0000_1011_1011_1001
Result:Verilog	(0x7cc554bd 8196809421286263832767396206167982080.000000) is 111_1100_1100_0101_0101_0100_1011_1101
Result:CPP_Sim	(0x7cc554bd 8196809421286263832767396206167982080.000000) is 111_1100_1100_0101_0101_0100_1011_1101
Wanted_Result	(0x7cc554bd 8196809421286263832767396206167982080.000000) is 111_1100_1100_0101_0101_0100_1011_1101
132: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2c1d0c3b 0.000000) is 10_1100_0001_1101_0000_1100_0011_1011
Input:Bravo		(0x211e6bbf 0.000000) is 10_0001_0001_1110_0110_1011_1011_1111
Result:Verilog	(0x2c1d0c3d 0.000000) is 10_1100_0001_1101_0000_1100_0011_1101
Result:CPP_Sim	(0x2c1d0c3d 0.000000) is 10_1100_0001_1101_0000_1100_0011_1101
Wanted_Result	(0x2c1d0c3d 0.000000) is 10_1100_0001_1101_0000_1100_0011_1101
133: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2f074318 0.000000) is 10_1111_0000_0111_0100_0011_0001_1000
Input:Bravo		(0x1746938c 0.000000) is 1_0111_0100_0110_1001_0011_1000_1100
Result:Verilog	(0x2f074318 0.000000) is 10_1111_0000_0111_0100_0011_0001_1000
Result:CPP_Sim	(0x2f074318 0.000000) is 10_1111_0000_0111_0100_0011_0001_1000
Wanted_Result	(0x2f074318 0.000000) is 10_1111_0000_0111_0100_0011_0001_1000
134: SAME

*********************** 0.000000 + nan END*********************
Input:Alpha		(0x22c6dbc9 0.000000) is 10_0010_1100_0110_1101_1011_1100_1001
Input:Bravo		(0x7f923bd5 nan) is 111_1111_1001_0010_0011_1011_1101_0101
Result:Verilog	(0x7f923bd5 nan) is 111_1111_1001_0010_0011_1011_1101_0101
Result:CPP_Sim	(0x7f923bd5 nan) is 111_1111_1001_0010_0011_1011_1101_0101
Wanted_Result	(0x7fd23bd5 nan) is 111_1111_1101_0010_0011_1011_1101_0101
135: ERROR

*********************** 237395.062500 + 3400310323932062285824.000000 END*********************
Input:Alpha		(0x4867d4c4 237395.062500) is 100_1000_0110_0111_1101_0100_1100_0100
Input:Bravo		(0x633854c9 3400310323932062285824.000000) is 110_0011_0011_1000_0101_0100_1100_1001
Result:Verilog	(0x633854c9 3400310323932062285824.000000) is 110_0011_0011_1000_0101_0100_1100_1001
Result:CPP_Sim	(0x633854c9 3400310323932062285824.000000) is 110_0011_0011_1000_0101_0100_1100_1001
Wanted_Result	(0x633854c9 3400310323932062285824.000000) is 110_0011_0011_1000_0101_0100_1100_1001
136: SAME

*********************** 0.000000 + 0.000016 END*********************
Input:Alpha		(0x2262e3a8 0.000000) is 10_0010_0110_0010_1110_0011_1010_1000
Input:Bravo		(0x37831e61 0.000016) is 11_0111_1000_0011_0001_1110_0110_0001
Result:Verilog	(0x37831e61 0.000016) is 11_0111_1000_0011_0001_1110_0110_0001
Result:CPP_Sim	(0x37831e61 0.000016) is 11_0111_1000_0011_0001_1110_0110_0001
Wanted_Result	(0x37831e61 0.000016) is 11_0111_1000_0011_0001_1110_0110_0001
137: SAME

*********************** 0.000000 + 604090408074935518887936.000000 END*********************
Input:Alpha		(0x1b386ce9 0.000000) is 1_1011_0011_1000_0110_1100_1110_1001
Input:Bravo		(0x66ffd79d 604090408074935518887936.000000) is 110_0110_1111_1111_1101_0111_1001_1101
Result:Verilog	(0x66ffd79d 604090408074935518887936.000000) is 110_0110_1111_1111_1101_0111_1001_1101
Result:CPP_Sim	(0x66ffd79d 604090408074935518887936.000000) is 110_0110_1111_1111_1101_0111_1001_1101
Wanted_Result	(0x66ffd79d 604090408074935518887936.000000) is 110_0110_1111_1111_1101_0111_1001_1101
138: SAME

*********************** 0.000000 + 369160224.000000 END*********************
Input:Alpha		(0x18d1c514 0.000000) is 1_1000_1101_0001_1100_0101_0001_0100
Input:Bravo		(0x4db00781 369160224.000000) is 100_1101_1011_0000_0000_0111_1000_0001
Result:Verilog	(0x4db00781 369160224.000000) is 100_1101_1011_0000_0000_0111_1000_0001
Result:CPP_Sim	(0x4db00781 369160224.000000) is 100_1101_1011_0000_0000_0111_1000_0001
Wanted_Result	(0x4db00781 369160224.000000) is 100_1101_1011_0000_0000_0111_1000_0001
139: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x17118dd4 0.000000) is 1_0111_0001_0001_1000_1101_1101_0100
Input:Bravo		(0x15859981 0.000000) is 1_0101_1000_0101_1001_1001_1000_0001
Result:Verilog	(0x17224104 0.000000) is 1_0111_0010_0010_0100_0001_0000_0100
Result:CPP_Sim	(0x17224104 0.000000) is 1_0111_0010_0010_0100_0001_0000_0100
Wanted_Result	(0x17224104 0.000000) is 1_0111_0010_0010_0100_0001_0000_0100
140: SAME

*********************** 0.000000 + 498.456573 END*********************
Input:Alpha		(0x0d8a8c41 0.000000) is _1101_1000_1010_1000_1100_0100_0001
Input:Bravo		(0x43f93a71 498.456573) is 100_0011_1111_1001_0011_1010_0111_0001
Result:Verilog	(0x43f93a71 498.456573) is 100_0011_1111_1001_0011_1010_0111_0001
Result:CPP_Sim	(0x43f93a71 498.456573) is 100_0011_1111_1001_0011_1010_0111_0001
Wanted_Result	(0x43f93a71 498.456573) is 100_0011_1111_1001_0011_1010_0111_0001
141: SAME

*********************** 205741037659636614303842304.000000 + 0.557497 END*********************
Input:Alpha		(0x6b2a2f5c 205741037659636614303842304.000000) is 110_1011_0010_1010_0010_1111_0101_1100
Input:Bravo		(0x3f0eb81e 0.557497) is 11_1111_0000_1110_1011_1000_0001_1110
Result:Verilog	(0x6b2a2f5c 205741037659636614303842304.000000) is 110_1011_0010_1010_0010_1111_0101_1100
Result:CPP_Sim	(0x6b2a2f5c 205741037659636614303842304.000000) is 110_1011_0010_1010_0010_1111_0101_1100
Wanted_Result	(0x6b2a2f5c 205741037659636614303842304.000000) is 110_1011_0010_1010_0010_1111_0101_1100
142: SAME

*********************** 29155672064.000000 + 0.000000 END*********************
Input:Alpha		(0x50d93a08 29155672064.000000) is 101_0000_1101_1001_0011_1010_0000_1000
Input:Bravo		(0x20bfe595 0.000000) is 10_0000_1011_1111_1110_0101_1001_0101
Result:Verilog	(0x50d93a08 29155672064.000000) is 101_0000_1101_1001_0011_1010_0000_1000
Result:CPP_Sim	(0x50d93a08 29155672064.000000) is 101_0000_1101_1001_0011_1010_0000_1000
Wanted_Result	(0x50d93a08 29155672064.000000) is 101_0000_1101_1001_0011_1010_0000_1000
143: SAME

*********************** 0.000211 + 436568160894667735584613597184.000000 END*********************
Input:Alpha		(0x395d99ed 0.000211) is 11_1001_0101_1101_1001_1001_1110_1101
Input:Bravo		(0x70b05417 436568160894667735584613597184.000000) is 111_0000_1011_0000_0101_0100_0001_0111
Result:Verilog	(0x70b05417 436568160894667735584613597184.000000) is 111_0000_1011_0000_0101_0100_0001_0111
Result:CPP_Sim	(0x70b05417 436568160894667735584613597184.000000) is 111_0000_1011_0000_0101_0100_0001_0111
Wanted_Result	(0x70b05417 436568160894667735584613597184.000000) is 111_0000_1011_0000_0101_0100_0001_0111
144: SAME

*********************** 4383861350419445457721753600.000000 + 0.000000 END*********************
Input:Alpha		(0x6d62a3ec 4383861350419445457721753600.000000) is 110_1101_0110_0010_1010_0011_1110_1100
Input:Bravo		(0x03fb304f 0.000000) is 11_1111_1011_0011_0000_0100_1111
Result:Verilog	(0x6d62a3ec 4383861350419445457721753600.000000) is 110_1101_0110_0010_1010_0011_1110_1100
Result:CPP_Sim	(0x6d62a3ec 4383861350419445457721753600.000000) is 110_1101_0110_0010_1010_0011_1110_1100
Wanted_Result	(0x6d62a3ec 4383861350419445457721753600.000000) is 110_1101_0110_0010_1010_0011_1110_1100
145: SAME

*********************** 11254.756836 + 4370279294678529775701842412437504.000000 END*********************
Input:Alpha		(0x462fdb07 11254.756836) is 100_0110_0010_1111_1101_1011_0000_0111
Input:Bravo		(0x775778ae 4370279294678529775701842412437504.000000) is 111_0111_0101_0111_0111_1000_1010_1110
Result:Verilog	(0x775778ae 4370279294678529775701842412437504.000000) is 111_0111_0101_0111_0111_1000_1010_1110
Result:CPP_Sim	(0x775778ae 4370279294678529775701842412437504.000000) is 111_0111_0101_0111_0111_1000_1010_1110
Wanted_Result	(0x775778ae 4370279294678529775701842412437504.000000) is 111_0111_0101_0111_0111_1000_1010_1110
146: SAME

*********************** 20042219109545755231125504.000000 + 122.593292 END*********************
Input:Alpha		(0x6984a0d7 20042219109545755231125504.000000) is 110_1001_1000_0100_1010_0000_1101_0111
Input:Bravo		(0x42f52fc4 122.593292) is 100_0010_1111_0101_0010_1111_1100_0100
Result:Verilog	(0x6984a0d7 20042219109545755231125504.000000) is 110_1001_1000_0100_1010_0000_1101_0111
Result:CPP_Sim	(0x6984a0d7 20042219109545755231125504.000000) is 110_1001_1000_0100_1010_0000_1101_0111
Wanted_Result	(0x6984a0d7 20042219109545755231125504.000000) is 110_1001_1000_0100_1010_0000_1101_0111
147: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2f228467 0.000000) is 10_1111_0010_0010_1000_0100_0110_0111
Input:Bravo		(0x15a1ad12 0.000000) is 1_0101_1010_0001_1010_1101_0001_0010
Result:Verilog	(0x2f228467 0.000000) is 10_1111_0010_0010_1000_0100_0110_0111
Result:CPP_Sim	(0x2f228467 0.000000) is 10_1111_0010_0010_1000_0100_0110_0111
Wanted_Result	(0x2f228467 0.000000) is 10_1111_0010_0010_1000_0100_0110_0111
148: SAME

*********************** 10891508716532528054272.000000 + 3058471637687992320.000000 END*********************
Input:Alpha		(0x64139b83 10891508716532528054272.000000) is 110_0100_0001_0011_1001_1011_1000_0011
Input:Bravo		(0x5e29c77f 3058471637687992320.000000) is 101_1110_0010_1001_1100_0111_0111_1111
Result:Verilog	(0x6413a61f 10894566660679512621056.000000) is 110_0100_0001_0011_1010_0110_0001_1111
Result:CPP_Sim	(0x6413a61f 10894566660679512621056.000000) is 110_0100_0001_0011_1010_0110_0001_1111
Wanted_Result	(0x6413a61f 10894566660679512621056.000000) is 110_0100_0001_0011_1010_0110_0001_1111
149: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2ce8409e 0.000000) is 10_1100_1110_1000_0100_0000_1001_1110
Input:Bravo		(0x06da774c 0.000000) is 110_1101_1010_0111_0111_0100_1100
Result:Verilog	(0x2ce8409e 0.000000) is 10_1100_1110_1000_0100_0000_1001_1110
Result:CPP_Sim	(0x2ce8409e 0.000000) is 10_1100_1110_1000_0100_0000_1001_1110
Wanted_Result	(0x2ce8409e 0.000000) is 10_1100_1110_1000_0100_0000_1001_1110
150: SAME

*********************** 1693470557879664640.000000 + 263777207406456843192951732436992.000000 END*********************
Input:Alpha		(0x5dbc0354 1693470557879664640.000000) is 101_1101_1011_1100_0000_0011_0101_0100
Input:Bravo		(0x75501562 263777207406456843192951732436992.000000) is 111_0101_0101_0000_0001_0101_0110_0010
Result:Verilog	(0x75501562 263777207406456843192951732436992.000000) is 111_0101_0101_0000_0001_0101_0110_0010
Result:CPP_Sim	(0x75501562 263777207406456843192951732436992.000000) is 111_0101_0101_0000_0001_0101_0110_0010
Wanted_Result	(0x75501562 263777207406456843192951732436992.000000) is 111_0101_0101_0000_0001_0101_0110_0010
151: SAME

*********************** 44366734563652722185207808.000000 + 0.000000 END*********************
Input:Alpha		(0x6a12cc16 44366734563652722185207808.000000) is 110_1010_0001_0010_1100_1100_0001_0110
Input:Bravo		(0x001ee6fd 0.000000) is 1_1110_1110_0110_1111_1101
Result:Verilog	(0x6a12cc16 44366734563652722185207808.000000) is 110_1010_0001_0010_1100_1100_0001_0110
Result:CPP_Sim	(0x6a12cc16 44366734563652722185207808.000000) is 110_1010_0001_0010_1100_1100_0001_0110
Wanted_Result	(0x6a12cc16 44366734563652722185207808.000000) is 110_1010_0001_0010_1100_1100_0001_0110
152: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2cd333c4 0.000000) is 10_1100_1101_0011_0011_0011_1100_0100
Input:Bravo		(0x054b38ff 0.000000) is 101_0100_1011_0011_1000_1111_1111
Result:Verilog	(0x2cd333c4 0.000000) is 10_1100_1101_0011_0011_0011_1100_0100
Result:CPP_Sim	(0x2cd333c4 0.000000) is 10_1100_1101_0011_0011_0011_1100_0100
Wanted_Result	(0x2cd333c4 0.000000) is 10_1100_1101_0011_0011_0011_1100_0100
153: SAME

*********************** 749649882536890599473152.000000 + 5279.105469 END*********************
Input:Alpha		(0x671ebe9a 749649882536890599473152.000000) is 110_0111_0001_1110_1011_1110_1001_1010
Input:Bravo		(0x45a4f8d8 5279.105469) is 100_0101_1010_0100_1111_1000_1101_1000
Result:Verilog	(0x671ebe9a 749649882536890599473152.000000) is 110_0111_0001_1110_1011_1110_1001_1010
Result:CPP_Sim	(0x671ebe9a 749649882536890599473152.000000) is 110_0111_0001_1110_1011_1110_1001_1010
Wanted_Result	(0x671ebe9a 749649882536890599473152.000000) is 110_0111_0001_1110_1011_1110_1001_1010
154: SAME

*********************** 539559460864.000000 + 58585248291714961466563854618813530112.000000 END*********************
Input:Alpha		(0x52fb4080 539559460864.000000) is 101_0010_1111_1011_0100_0000_1000_0000
Input:Bravo		(0x7e304c6f 58585248291714961466563854618813530112.000000) is 111_1110_0011_0000_0100_1100_0110_1111
Result:Verilog	(0x7e304c6f 58585248291714961466563854618813530112.000000) is 111_1110_0011_0000_0100_1100_0110_1111
Result:CPP_Sim	(0x7e304c6f 58585248291714961466563854618813530112.000000) is 111_1110_0011_0000_0100_1100_0110_1111
Wanted_Result	(0x7e304c6f 58585248291714961466563854618813530112.000000) is 111_1110_0011_0000_0100_1100_0110_1111
155: SAME

*********************** 48011656990556160.000000 + 77130353660393422848.000000 END*********************
Input:Alpha		(0x5b2a9259 48011656990556160.000000) is 101_1011_0010_1010_1001_0010_0101_1001
Input:Bravo		(0x6085ccc2 77130353660393422848.000000) is 110_0000_1000_0101_1100_1100_1100_0010
Result:Verilog	(0x6085e214 77178362736108634112.000000) is 110_0000_1000_0101_1110_0010_0001_0100
Result:CPP_Sim	(0x6085e214 77178362736108634112.000000) is 110_0000_1000_0101_1110_0010_0001_0100
Wanted_Result	(0x6085e214 77178362736108634112.000000) is 110_0000_1000_0101_1110_0010_0001_0100
156: SAME

*********************** 42.381714 + 13616.426758 END*********************
Input:Alpha		(0x422986e0 42.381714) is 100_0010_0010_1001_1000_0110_1110_0000
Input:Bravo		(0x4654c1b5 13616.426758) is 100_0110_0101_0100_1100_0001_1011_0101
Result:Verilog	(0x46556b3b 13658.807617) is 100_0110_0101_0101_0110_1011_0011_1011
Result:CPP_Sim	(0x46556b3c 13658.808594) is 100_0110_0101_0101_0110_1011_0011_1100
Wanted_Result	(0x46556b3c 13658.808594) is 100_0110_0101_0101_0110_1011_0011_1100
157: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1f9484e0 0.000000) is 1_1111_1001_0100_1000_0100_1110_0000
Input:Bravo		(0x1302c0e9 0.000000) is 1_0011_0000_0010_1100_0000_1110_1001
Result:Verilog	(0x1f9484e0 0.000000) is 1_1111_1001_0100_1000_0100_1110_0000
Result:CPP_Sim	(0x1f9484e0 0.000000) is 1_1111_1001_0100_1000_0100_1110_0000
Wanted_Result	(0x1f9484e0 0.000000) is 1_1111_1001_0100_1000_0100_1110_0000
158: SAME

*********************** 701996177986975793414144.000000 + 2129712952377344.000000 END*********************
Input:Alpha		(0x6714a74a 701996177986975793414144.000000) is 110_0111_0001_0100_1010_0111_0100_1010
Input:Bravo		(0x58f21ece 2129712952377344.000000) is 101_1000_1111_0010_0001_1110_1100_1110
Result:Verilog	(0x6714a74a 701996177986975793414144.000000) is 110_0111_0001_0100_1010_0111_0100_1010
Result:CPP_Sim	(0x6714a74a 701996177986975793414144.000000) is 110_0111_0001_0100_1010_0111_0100_1010
Wanted_Result	(0x6714a74a 701996177986975793414144.000000) is 110_0111_0001_0100_1010_0111_0100_1010
159: SAME

*********************** 0.000000 + 4248475271168.000000 END*********************
Input:Alpha		(0x03b31500 0.000000) is 11_1011_0011_0001_0101_0000_0000
Input:Bravo		(0x54774b37 4248475271168.000000) is 101_0100_0111_0111_0100_1011_0011_0111
Result:Verilog	(0x54774b37 4248475271168.000000) is 101_0100_0111_0111_0100_1011_0011_0111
Result:CPP_Sim	(0x54774b37 4248475271168.000000) is 101_0100_0111_0111_0100_1011_0011_0111
Wanted_Result	(0x54774b37 4248475271168.000000) is 101_0100_0111_0111_0100_1011_0011_0111
160: SAME

*********************** 534372443624570880.000000 + 1859072.875000 END*********************
Input:Alpha		(0x5ced4f1d 534372443624570880.000000) is 101_1100_1110_1101_0100_1111_0001_1101
Input:Bravo		(0x49e2f007 1859072.875000) is 100_1001_1110_0010_1111_0000_0000_0111
Result:Verilog	(0x5ced4f1d 534372443624570880.000000) is 101_1100_1110_1101_0100_1111_0001_1101
Result:CPP_Sim	(0x5ced4f1d 534372443624570880.000000) is 101_1100_1110_1101_0100_1111_0001_1101
Wanted_Result	(0x5ced4f1d 534372443624570880.000000) is 101_1100_1110_1101_0100_1111_0001_1101
161: SAME

*********************** 27101130.000000 + 15483.988281 END*********************
Input:Alpha		(0x4bcec3e5 27101130.000000) is 100_1011_1100_1110_1100_0011_1110_0101
Input:Bravo		(0x4671eff4 15483.988281) is 100_0110_0111_0001_1110_1111_1111_0100
Result:Verilog	(0x4bcee222 27116612.000000) is 100_1011_1100_1110_1110_0010_0010_0010
Result:CPP_Sim	(0x4bcee223 27116614.000000) is 100_1011_1100_1110_1110_0010_0010_0011
Wanted_Result	(0x4bcee223 27116614.000000) is 100_1011_1100_1110_1110_0010_0010_0011
162: ERROR

*********************** 0.000000 + 626404948869353731418015463387430912.000000 END*********************
Input:Alpha		(0x0cd81fcc 0.000000) is _1100_1101_1000_0001_1111_1100_1100
Input:Bravo		(0x7af1484c 626404948869353731418015463387430912.000000) is 111_1010_1111_0001_0100_1000_0100_1100
Result:Verilog	(0x7af1484c 626404948869353731418015463387430912.000000) is 111_1010_1111_0001_0100_1000_0100_1100
Result:CPP_Sim	(0x7af1484c 626404948869353731418015463387430912.000000) is 111_1010_1111_0001_0100_1000_0100_1100
Wanted_Result	(0x7af1484c 626404948869353731418015463387430912.000000) is 111_1010_1111_0001_0100_1000_0100_1100
163: SAME

*********************** 166197899867193344.000000 + 583643356025889388063723880448.000000 END*********************
Input:Alpha		(0x5c139d07 166197899867193344.000000) is 101_1100_0001_0011_1001_1101_0000_0111
Input:Bravo		(0x70ebbb4f 583643356025889388063723880448.000000) is 111_0000_1110_1011_1011_1011_0100_1111
Result:Verilog	(0x70ebbb4f 583643356025889388063723880448.000000) is 111_0000_1110_1011_1011_1011_0100_1111
Result:CPP_Sim	(0x70ebbb4f 583643356025889388063723880448.000000) is 111_0000_1110_1011_1011_1011_0100_1111
Wanted_Result	(0x70ebbb4f 583643356025889388063723880448.000000) is 111_0000_1110_1011_1011_1011_0100_1111
164: SAME

*********************** 2727874121433088.000000 + 0.000000 END*********************
Input:Alpha		(0x591b0fcb 2727874121433088.000000) is 101_1001_0001_1011_0000_1111_1100_1011
Input:Bravo		(0x08fbdda5 0.000000) is _1000_1111_1011_1101_1101_1010_0101
Result:Verilog	(0x591b0fcb 2727874121433088.000000) is 101_1001_0001_1011_0000_1111_1100_1011
Result:CPP_Sim	(0x591b0fcb 2727874121433088.000000) is 101_1001_0001_1011_0000_1111_1100_1011
Wanted_Result	(0x591b0fcb 2727874121433088.000000) is 101_1001_0001_1011_0000_1111_1100_1011
165: SAME

*********************** 8039853578620552181303908035985408.000000 + 0.000006 END*********************
Input:Alpha		(0x77c6329c 8039853578620552181303908035985408.000000) is 111_0111_1100_0110_0011_0010_1001_1100
Input:Bravo		(0x36d71320 0.000006) is 11_0110_1101_0111_0001_0011_0010_0000
Result:Verilog	(0x77c6329c 8039853578620552181303908035985408.000000) is 111_0111_1100_0110_0011_0010_1001_1100
Result:CPP_Sim	(0x77c6329c 8039853578620552181303908035985408.000000) is 111_0111_1100_0110_0011_0010_1001_1100
Wanted_Result	(0x77c6329c 8039853578620552181303908035985408.000000) is 111_0111_1100_0110_0011_0010_1001_1100
166: SAME

*********************** 67773793385059678631642283855730180096.000000 + 500356181419093917696.000000 END*********************
Input:Alpha		(0x7e4bf308 67773793385059678631642283855730180096.000000) is 111_1110_0100_1011_1111_0011_0000_1000
Input:Bravo		(0x61d8feb2 500356181419093917696.000000) is 110_0001_1101_1000_1111_1110_1011_0010
Result:Verilog	(0x7e4bf308 67773793385059678631642283855730180096.000000) is 111_1110_0100_1011_1111_0011_0000_1000
Result:CPP_Sim	(0x7e4bf308 67773793385059678631642283855730180096.000000) is 111_1110_0100_1011_1111_0011_0000_1000
Wanted_Result	(0x7e4bf308 67773793385059678631642283855730180096.000000) is 111_1110_0100_1011_1111_0011_0000_1000
167: SAME

*********************** 0.000007 + 0.000000 END*********************
Input:Alpha		(0x36f5fa1d 0.000007) is 11_0110_1111_0101_1111_1010_0001_1101
Input:Bravo		(0x2b1f26cc 0.000000) is 10_1011_0001_1111_0010_0110_1100_1100
Result:Verilog	(0x36f5fa1e 0.000007) is 11_0110_1111_0101_1111_1010_0001_1110
Result:CPP_Sim	(0x36f5fa1e 0.000007) is 11_0110_1111_0101_1111_1010_0001_1110
Wanted_Result	(0x36f5fa1e 0.000007) is 11_0110_1111_0101_1111_1010_0001_1110
168: SAME

*********************** 775495428308820553629696.000000 + 0.000000 END*********************
Input:Alpha		(0x672437b1 775495428308820553629696.000000) is 110_0111_0010_0100_0011_0111_1011_0001
Input:Bravo		(0x1e14b8b7 0.000000) is 1_1110_0001_0100_1011_1000_1011_0111
Result:Verilog	(0x672437b1 775495428308820553629696.000000) is 110_0111_0010_0100_0011_0111_1011_0001
Result:CPP_Sim	(0x672437b1 775495428308820553629696.000000) is 110_0111_0010_0100_0011_0111_1011_0001
Wanted_Result	(0x672437b1 775495428308820553629696.000000) is 110_0111_0010_0100_0011_0111_1011_0001
169: SAME

*********************** 485578504747959020770304196608.000000 + 0.000608 END*********************
Input:Alpha		(0x70c41fa4 485578504747959020770304196608.000000) is 111_0000_1100_0100_0001_1111_1010_0100
Input:Bravo		(0x3a1f7831 0.000608) is 11_1010_0001_1111_0111_1000_0011_0001
Result:Verilog	(0x70c41fa4 485578504747959020770304196608.000000) is 111_0000_1100_0100_0001_1111_1010_0100
Result:CPP_Sim	(0x70c41fa4 485578504747959020770304196608.000000) is 111_0000_1100_0100_0001_1111_1010_0100
Wanted_Result	(0x70c41fa4 485578504747959020770304196608.000000) is 111_0000_1100_0100_0001_1111_1010_0100
170: SAME

*********************** 0.000000 + 31286268.000000 END*********************
Input:Alpha		(0x1c450526 0.000000) is 1_1100_0100_0101_0000_0101_0010_0110
Input:Bravo		(0x4beeb1fe 31286268.000000) is 100_1011_1110_1110_1011_0001_1111_1110
Result:Verilog	(0x4beeb1fe 31286268.000000) is 100_1011_1110_1110_1011_0001_1111_1110
Result:CPP_Sim	(0x4beeb1fe 31286268.000000) is 100_1011_1110_1110_1011_0001_1111_1110
Wanted_Result	(0x4beeb1fe 31286268.000000) is 100_1011_1110_1110_1011_0001_1111_1110
171: SAME

*********************** 0.000000 + 4297280393586933760.000000 END*********************
Input:Alpha		(0x1aa544f3 0.000000) is 1_1010_1010_0101_0100_0100_1111_0011
Input:Bravo		(0x5e6e8c07 4297280393586933760.000000) is 101_1110_0110_1110_1000_1100_0000_0111
Result:Verilog	(0x5e6e8c07 4297280393586933760.000000) is 101_1110_0110_1110_1000_1100_0000_0111
Result:CPP_Sim	(0x5e6e8c07 4297280393586933760.000000) is 101_1110_0110_1110_1000_1100_0000_0111
Wanted_Result	(0x5e6e8c07 4297280393586933760.000000) is 101_1110_0110_1110_1000_1100_0000_0111
172: SAME

*********************** 0.000000 + 0.000709 END*********************
Input:Alpha		(0x124373b3 0.000000) is 1_0010_0100_0011_0111_0011_1011_0011
Input:Bravo		(0x3a39c9d4 0.000709) is 11_1010_0011_1001_1100_1001_1101_0100
Result:Verilog	(0x3a39c9d4 0.000709) is 11_1010_0011_1001_1100_1001_1101_0100
Result:CPP_Sim	(0x3a39c9d4 0.000709) is 11_1010_0011_1001_1100_1001_1101_0100
Wanted_Result	(0x3a39c9d4 0.000709) is 11_1010_0011_1001_1100_1001_1101_0100
173: SAME

*********************** 1194862385555052193516819054592.000000 + 70130224252906020895959912238022656.000000 END*********************
Input:Alpha		(0x71714cf0 1194862385555052193516819054592.000000) is 111_0001_0111_0001_0100_1100_1111_0000
Input:Bravo		(0x79581afe 70130224252906020895959912238022656.000000) is 111_1001_0101_1000_0001_1010_1111_1110
Result:Verilog	(0x79581bef 70131417627103892002544914993774592.000000) is 111_1001_0101_1000_0001_1011_1110_1111
Result:CPP_Sim	(0x79581bef 70131417627103892002544914993774592.000000) is 111_1001_0101_1000_0001_1011_1110_1111
Wanted_Result	(0x79581bef 70131417627103892002544914993774592.000000) is 111_1001_0101_1000_0001_1011_1110_1111
174: SAME

*********************** 0.000000 + 208379661447819669568151057596416.000000 END*********************
Input:Alpha		(0x132be8a2 0.000000) is 1_0011_0010_1011_1110_1000_1010_0010
Input:Bravo		(0x752461f0 208379661447819669568151057596416.000000) is 111_0101_0010_0100_0110_0001_1111_0000
Result:Verilog	(0x752461f0 208379661447819669568151057596416.000000) is 111_0101_0010_0100_0110_0001_1111_0000
Result:CPP_Sim	(0x752461f0 208379661447819669568151057596416.000000) is 111_0101_0010_0100_0110_0001_1111_0000
Wanted_Result	(0x752461f0 208379661447819669568151057596416.000000) is 111_0101_0010_0100_0110_0001_1111_0000
175: SAME

*********************** 434947744.000000 + 189674397578971312886944628736.000000 END*********************
Input:Alpha		(0x4dcf6635 434947744.000000) is 100_1101_1100_1111_0110_0110_0011_0101
Input:Bravo		(0x701937bf 189674397578971312886944628736.000000) is 111_0000_0001_1001_0011_0111_1011_1111
Result:Verilog	(0x701937bf 189674397578971312886944628736.000000) is 111_0000_0001_1001_0011_0111_1011_1111
Result:CPP_Sim	(0x701937bf 189674397578971312886944628736.000000) is 111_0000_0001_1001_0011_0111_1011_1111
Wanted_Result	(0x701937bf 189674397578971312886944628736.000000) is 111_0000_0001_1001_0011_0111_1011_1111
176: SAME

*********************** 0.528594 + 0.000000 END*********************
Input:Alpha		(0x3f0751f8 0.528594) is 11_1111_0000_0111_0101_0001_1111_1000
Input:Bravo		(0x199e2a1a 0.000000) is 1_1001_1001_1110_0010_1010_0001_1010
Result:Verilog	(0x3f0751f8 0.528594) is 11_1111_0000_0111_0101_0001_1111_1000
Result:CPP_Sim	(0x3f0751f8 0.528594) is 11_1111_0000_0111_0101_0001_1111_1000
Wanted_Result	(0x3f0751f8 0.528594) is 11_1111_0000_0111_0101_0001_1111_1000
177: SAME

*********************** 0.000004 + 29287304.000000 END*********************
Input:Alpha		(0x368b27b3 0.000004) is 11_0110_1000_1011_0010_0111_1011_0011
Input:Bravo		(0x4bdf71c4 29287304.000000) is 100_1011_1101_1111_0111_0001_1100_0100
Result:Verilog	(0x4bdf71c4 29287304.000000) is 100_1011_1101_1111_0111_0001_1100_0100
Result:CPP_Sim	(0x4bdf71c4 29287304.000000) is 100_1011_1101_1111_0111_0001_1100_0100
Wanted_Result	(0x4bdf71c4 29287304.000000) is 100_1011_1101_1111_0111_0001_1100_0100
178: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x148f7266 0.000000) is 1_0100_1000_1111_0111_0010_0110_0110
Input:Bravo		(0x129ec4ba 0.000000) is 1_0010_1001_1110_1100_0100_1011_1010
Result:Verilog	(0x14995eb1 0.000000) is 1_0100_1001_1001_0101_1110_1011_0001
Result:CPP_Sim	(0x14995eb2 0.000000) is 1_0100_1001_1001_0101_1110_1011_0010
Wanted_Result	(0x14995eb2 0.000000) is 1_0100_1001_1001_0101_1110_1011_0010
179: ERROR

*********************** 0.024802 + 6596230427767028011067506688.000000 END*********************
Input:Alpha		(0x3ccb2d13 0.024802) is 11_1100_1100_1011_0010_1101_0001_0011
Input:Bravo		(0x6daa8231 6596230427767028011067506688.000000) is 110_1101_1010_1010_1000_0010_0011_0001
Result:Verilog	(0x6daa8231 6596230427767028011067506688.000000) is 110_1101_1010_1010_1000_0010_0011_0001
Result:CPP_Sim	(0x6daa8231 6596230427767028011067506688.000000) is 110_1101_1010_1010_1000_0010_0011_0001
Wanted_Result	(0x6daa8231 6596230427767028011067506688.000000) is 110_1101_1010_1010_1000_0010_0011_0001
180: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1b9aa260 0.000000) is 1_1011_1001_1010_1010_0010_0110_0000
Input:Bravo		(0x34915faf 0.000000) is 11_0100_1001_0001_0101_1111_1010_1111
Result:Verilog	(0x34915faf 0.000000) is 11_0100_1001_0001_0101_1111_1010_1111
Result:CPP_Sim	(0x34915faf 0.000000) is 11_0100_1001_0001_0101_1111_1010_1111
Wanted_Result	(0x34915faf 0.000000) is 11_0100_1001_0001_0101_1111_1010_1111
181: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x24819551 0.000000) is 10_0100_1000_0001_1001_0101_0101_0001
Input:Bravo		(0x19e69568 0.000000) is 1_1001_1110_0110_1001_0101_0110_1000
Result:Verilog	(0x24819554 0.000000) is 10_0100_1000_0001_1001_0101_0101_0100
Result:CPP_Sim	(0x24819555 0.000000) is 10_0100_1000_0001_1001_0101_0101_0101
Wanted_Result	(0x24819555 0.000000) is 10_0100_1000_0001_1001_0101_0101_0101
182: ERROR

*********************** 0.000000 + 69682021856706560.000000 END*********************
Input:Alpha		(0x166a5e61 0.000000) is 1_0110_0110_1010_0101_1110_0110_0001
Input:Bravo		(0x5b778f6e 69682021856706560.000000) is 101_1011_0111_0111_1000_1111_0110_1110
Result:Verilog	(0x5b778f6e 69682021856706560.000000) is 101_1011_0111_0111_1000_1111_0110_1110
Result:CPP_Sim	(0x5b778f6e 69682021856706560.000000) is 101_1011_0111_0111_1000_1111_0110_1110
Wanted_Result	(0x5b778f6e 69682021856706560.000000) is 101_1011_0111_0111_1000_1111_0110_1110
183: SAME

*********************** 2139.762695 + 23691198126701392978335976007464386560.000000 END*********************
Input:Alpha		(0x4505bc34 2139.762695) is 100_0101_0000_0101_1011_1100_0011_0100
Input:Bravo		(0x7d8e9612 23691198126701392978335976007464386560.000000) is 111_1101_1000_1110_1001_0110_0001_0010
Result:Verilog	(0x7d8e9612 23691198126701392978335976007464386560.000000) is 111_1101_1000_1110_1001_0110_0001_0010
Result:CPP_Sim	(0x7d8e9612 23691198126701392978335976007464386560.000000) is 111_1101_1000_1110_1001_0110_0001_0010
Wanted_Result	(0x7d8e9612 23691198126701392978335976007464386560.000000) is 111_1101_1000_1110_1001_0110_0001_0010
184: SAME

*********************** 91048113044564291288702780356689920.000000 + 0.000002 END*********************
Input:Alpha		(0x798c4826 91048113044564291288702780356689920.000000) is 111_1001_1000_1100_0100_1000_0010_0110
Input:Bravo		(0x35c9dbd8 0.000002) is 11_0101_1100_1001_1101_1011_1101_1000
Result:Verilog	(0x798c4826 91048113044564291288702780356689920.000000) is 111_1001_1000_1100_0100_1000_0010_0110
Result:CPP_Sim	(0x798c4826 91048113044564291288702780356689920.000000) is 111_1001_1000_1100_0100_1000_0010_0110
Wanted_Result	(0x798c4826 91048113044564291288702780356689920.000000) is 111_1001_1000_1100_0100_1000_0010_0110
185: SAME

*********************** 0.000021 + 0.000000 END*********************
Input:Alpha		(0x37ae0e44 0.000021) is 11_0111_1010_1110_0000_1110_0100_0100
Input:Bravo		(0x15d14d4c 0.000000) is 1_0101_1101_0001_0100_1101_0100_1100
Result:Verilog	(0x37ae0e44 0.000021) is 11_0111_1010_1110_0000_1110_0100_0100
Result:CPP_Sim	(0x37ae0e44 0.000021) is 11_0111_1010_1110_0000_1110_0100_0100
Wanted_Result	(0x37ae0e44 0.000021) is 11_0111_1010_1110_0000_1110_0100_0100
186: SAME

*********************** 0.000000 + 226908553216.000000 END*********************
Input:Alpha		(0x01b88dd6 0.000000) is 1_1011_1000_1000_1101_1101_0110
Input:Bravo		(0x52535337 226908553216.000000) is 101_0010_0101_0011_0101_0011_0011_0111
Result:Verilog	(0x52535337 226908553216.000000) is 101_0010_0101_0011_0101_0011_0011_0111
Result:CPP_Sim	(0x52535337 226908553216.000000) is 101_0010_0101_0011_0101_0011_0011_0111
Wanted_Result	(0x52535337 226908553216.000000) is 101_0010_0101_0011_0101_0011_0011_0111
187: SAME

*********************** 60799350512794993498006690463744.000000 + 0.000000 END*********************
Input:Alpha		(0x743fd953 60799350512794993498006690463744.000000) is 111_0100_0011_1111_1101_1001_0101_0011
Input:Bravo		(0x13fc018a 0.000000) is 1_0011_1111_1100_0000_0001_1000_1010
Result:Verilog	(0x743fd953 60799350512794993498006690463744.000000) is 111_0100_0011_1111_1101_1001_0101_0011
Result:CPP_Sim	(0x743fd953 60799350512794993498006690463744.000000) is 111_0100_0011_1111_1101_1001_0101_0011
Wanted_Result	(0x743fd953 60799350512794993498006690463744.000000) is 111_0100_0011_1111_1101_1001_0101_0011
188: SAME

*********************** 0.000000 + 104570583950191088369664.000000 END*********************
Input:Alpha		(0x0c8d1d0b 0.000000) is _1100_1000_1101_0001_1101_0000_1011
Input:Bravo		(0x65b12643 104570583950191088369664.000000) is 110_0101_1011_0001_0010_0110_0100_0011
Result:Verilog	(0x65b12643 104570583950191088369664.000000) is 110_0101_1011_0001_0010_0110_0100_0011
Result:CPP_Sim	(0x65b12643 104570583950191088369664.000000) is 110_0101_1011_0001_0010_0110_0100_0011
Wanted_Result	(0x65b12643 104570583950191088369664.000000) is 110_0101_1011_0001_0010_0110_0100_0011
189: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0d541c88 0.000000) is _1101_0101_0100_0001_1100_1000_1000
Input:Bravo		(0x1fb905ad 0.000000) is 1_1111_1011_1001_0000_0101_1010_1101
Result:Verilog	(0x1fb905ad 0.000000) is 1_1111_1011_1001_0000_0101_1010_1101
Result:CPP_Sim	(0x1fb905ad 0.000000) is 1_1111_1011_1001_0000_0101_1010_1101
Wanted_Result	(0x1fb905ad 0.000000) is 1_1111_1011_1001_0000_0101_1010_1101
190: SAME

*********************** 30051963479523328.000000 + 46024169464266752.000000 END*********************
Input:Alpha		(0x5ad58834 30051963479523328.000000) is 101_1010_1101_0101_1000_1000_0011_0100
Input:Bravo		(0x5b2382bd 46024169464266752.000000) is 101_1011_0010_0011_1000_0010_1011_1101
Result:Verilog	(0x5b87236b 76076128648822784.000000) is 101_1011_1000_0111_0010_0011_0110_1011
Result:CPP_Sim	(0x5b87236c 76076137238757376.000000) is 101_1011_1000_0111_0010_0011_0110_1100
Wanted_Result	(0x5b87236c 76076137238757376.000000) is 101_1011_1000_0111_0010_0011_0110_1100
191: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0fd23d6c 0.000000) is _1111_1101_0010_0011_1101_0110_1100
Input:Bravo		(0x19dcda2c 0.000000) is 1_1001_1101_1100_1101_1010_0010_1100
Result:Verilog	(0x19dcda39 0.000000) is 1_1001_1101_1100_1101_1010_0011_1001
Result:CPP_Sim	(0x19dcda39 0.000000) is 1_1001_1101_1100_1101_1010_0011_1001
Wanted_Result	(0x19dcda39 0.000000) is 1_1001_1101_1100_1101_1010_0011_1001
192: SAME

*********************** 122756213647948045221177652674560.000000 + 14169.281250 END*********************
Input:Alpha		(0x74c1acd7 122756213647948045221177652674560.000000) is 111_0100_1100_0001_1010_1100_1101_0111
Input:Bravo		(0x465d6520 14169.281250) is 100_0110_0101_1101_0110_0101_0010_0000
Result:Verilog	(0x74c1acd7 122756213647948045221177652674560.000000) is 111_0100_1100_0001_1010_1100_1101_0111
Result:CPP_Sim	(0x74c1acd7 122756213647948045221177652674560.000000) is 111_0100_1100_0001_1010_1100_1101_0111
Wanted_Result	(0x74c1acd7 122756213647948045221177652674560.000000) is 111_0100_1100_0001_1010_1100_1101_0111
193: SAME

*********************** 111150712300948827406336.000000 + 0.000000 END*********************
Input:Alpha		(0x65bc4bf0 111150712300948827406336.000000) is 110_0101_1011_1100_0100_1011_1111_0000
Input:Bravo		(0x09511f3d 0.000000) is _1001_0101_0001_0001_1111_0011_1101
Result:Verilog	(0x65bc4bf0 111150712300948827406336.000000) is 110_0101_1011_1100_0100_1011_1111_0000
Result:CPP_Sim	(0x65bc4bf0 111150712300948827406336.000000) is 110_0101_1011_1100_0100_1011_1111_0000
Wanted_Result	(0x65bc4bf0 111150712300948827406336.000000) is 110_0101_1011_1100_0100_1011_1111_0000
194: SAME

*********************** 2218053450334208.000000 + 0.000000 END*********************
Input:Alpha		(0x58fc29da 2218053450334208.000000) is 101_1000_1111_1100_0010_1001_1101_1010
Input:Bravo		(0x22877903 0.000000) is 10_0010_1000_0111_0111_1001_0000_0011
Result:Verilog	(0x58fc29da 2218053450334208.000000) is 101_1000_1111_1100_0010_1001_1101_1010
Result:CPP_Sim	(0x58fc29da 2218053450334208.000000) is 101_1000_1111_1100_0010_1001_1101_1010
Wanted_Result	(0x58fc29da 2218053450334208.000000) is 101_1000_1111_1100_0010_1001_1101_1010
195: SAME

*********************** 2551837294016223091360440187355136.000000 + 95579435494725941452348646752256.000000 END*********************
Input:Alpha		(0x76fba16e 2551837294016223091360440187355136.000000) is 111_0110_1111_1011_1010_0001_0110_1110
Input:Bravo		(0x7496cc3a 95579435494725941452348646752256.000000) is 111_0100_1001_0110_1100_1100_0011_1010
Result:Verilog	(0x77028718 2647416478054378552969920495222784.000000) is 111_0111_0000_0010_1000_0111_0001_1000
Result:CPP_Sim	(0x77028719 2647416787539388374314989220003840.000000) is 111_0111_0000_0010_1000_0111_0001_1001
Wanted_Result	(0x77028719 2647416787539388374314989220003840.000000) is 111_0111_0000_0010_1000_0111_0001_1001
196: ERROR

*********************** 168056483479552.000000 + 0.000000 END*********************
Input:Alpha		(0x5718d8b3 168056483479552.000000) is 101_0111_0001_1000_1101_1000_1011_0011
Input:Bravo		(0x1b7d36c0 0.000000) is 1_1011_0111_1101_0011_0110_1100_0000
Result:Verilog	(0x5718d8b3 168056483479552.000000) is 101_0111_0001_1000_1101_1000_1011_0011
Result:CPP_Sim	(0x5718d8b3 168056483479552.000000) is 101_0111_0001_1000_1101_1000_1011_0011
Wanted_Result	(0x5718d8b3 168056483479552.000000) is 101_0111_0001_1000_1101_1000_1011_0011
197: SAME

*********************** 0.000000 + 5076140206750583250057428992.000000 END*********************
Input:Alpha		(0x0e7d61a2 0.000000) is _1110_0111_1101_0110_0001_1010_0010
Input:Bravo		(0x6d833714 5076140206750583250057428992.000000) is 110_1101_1000_0011_0011_0111_0001_0100
Result:Verilog	(0x6d833714 5076140206750583250057428992.000000) is 110_1101_1000_0011_0011_0111_0001_0100
Result:CPP_Sim	(0x6d833714 5076140206750583250057428992.000000) is 110_1101_1000_0011_0011_0111_0001_0100
Wanted_Result	(0x6d833714 5076140206750583250057428992.000000) is 110_1101_1000_0011_0011_0111_0001_0100
198: SAME

*********************** 2482304677889641852079906177941504.000000 + 1126282559488.000000 END*********************
Input:Alpha		(0x76f4c62e 2482304677889641852079906177941504.000000) is 111_0110_1111_0100_1100_0110_0010_1110
Input:Bravo		(0x53831dd6 1126282559488.000000) is 101_0011_1000_0011_0001_1101_1101_0110
Result:Verilog	(0x76f4c62e 2482304677889641852079906177941504.000000) is 111_0110_1111_0100_1100_0110_0010_1110
Result:CPP_Sim	(0x76f4c62e 2482304677889641852079906177941504.000000) is 111_0110_1111_0100_1100_0110_0010_1110
Wanted_Result	(0x76f4c62e 2482304677889641852079906177941504.000000) is 111_0110_1111_0100_1100_0110_0010_1110
199: SAME

*********************** 176263048396128382273716224.000000 + 319527103257701437793124745216.000000 END*********************
Input:Alpha		(0x6b11cd27 176263048396128382273716224.000000) is 110_1011_0001_0001_1100_1101_0010_0111
Input:Bravo		(0x70810e54 319527103257701437793124745216.000000) is 111_0000_1000_0001_0000_1110_0101_0100
Result:Verilog	(0x7081208d 319703341974842132952499879936.000000) is 111_0000_1000_0001_0010_0000_1000_1101
Result:CPP_Sim	(0x7081208e 319703379753773995909661589504.000000) is 111_0000_1000_0001_0010_0000_1000_1110
Wanted_Result	(0x7081208e 319703379753773995909661589504.000000) is 111_0000_1000_0001_0010_0000_1000_1110
200: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x094cf9af 0.000000) is _1001_0100_1100_1111_1001_1010_1111
Input:Bravo		(0x22bfdb6b 0.000000) is 10_0010_1011_1111_1101_1011_0110_1011
Result:Verilog	(0x22bfdb6b 0.000000) is 10_0010_1011_1111_1101_1011_0110_1011
Result:CPP_Sim	(0x22bfdb6b 0.000000) is 10_0010_1011_1111_1101_1011_0110_1011
Wanted_Result	(0x22bfdb6b 0.000000) is 10_0010_1011_1111_1101_1011_0110_1011
201: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x06525ba1 0.000000) is 110_0101_0010_0101_1011_1010_0001
Input:Bravo		(0x0b058785 0.000000) is _1011_0000_0101_1000_0111_1000_0101
Result:Verilog	(0x0b05bc1b 0.000000) is _1011_0000_0101_1011_1100_0001_1011
Result:CPP_Sim	(0x0b05bc1c 0.000000) is _1011_0000_0101_1011_1100_0001_1100
Wanted_Result	(0x0b05bc1c 0.000000) is _1011_0000_0101_1011_1100_0001_1100
202: ERROR

*********************** 186575552736502673109417648455680.000000 + 379574679158564100562935272928444416.000000 END*********************
Input:Alpha		(0x75132ea2 186575552736502673109417648455680.000000) is 111_0101_0001_0011_0010_1110_1010_0010
Input:Bravo		(0x7a9234f4 379574679158564100562935272928444416.000000) is 111_1010_1001_0010_0011_0100_1111_0100
Result:Verilog	(0x7a924759 379761221867203935945799272159510528.000000) is 111_1010_1001_0010_0100_0111_0101_1001
Result:CPP_Sim	(0x7a92475a 379761261481285193077968068931485696.000000) is 111_1010_1001_0010_0100_0111_0101_1010
Wanted_Result	(0x7a92475a 379761261481285193077968068931485696.000000) is 111_1010_1001_0010_0100_0111_0101_1010
203: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1f01890f 0.000000) is 1_1111_0000_0001_1000_1001_0000_1111
Input:Bravo		(0x01a04bae 0.000000) is 1_1010_0000_0100_1011_1010_1110
Result:Verilog	(0x1f01890f 0.000000) is 1_1111_0000_0001_1000_1001_0000_1111
Result:CPP_Sim	(0x1f01890f 0.000000) is 1_1111_0000_0001_1000_1001_0000_1111
Wanted_Result	(0x1f01890f 0.000000) is 1_1111_0000_0001_1000_1001_0000_1111
204: SAME

*********************** 56307626531711090688.000000 + 0.000000 END*********************
Input:Alpha		(0x60435b38 56307626531711090688.000000) is 110_0000_0100_0011_0101_1011_0011_1000
Input:Bravo		(0x2c55a597 0.000000) is 10_1100_0101_0101_1010_0101_1001_0111
Result:Verilog	(0x60435b38 56307626531711090688.000000) is 110_0000_0100_0011_0101_1011_0011_1000
Result:CPP_Sim	(0x60435b38 56307626531711090688.000000) is 110_0000_0100_0011_0101_1011_0011_1000
Wanted_Result	(0x60435b38 56307626531711090688.000000) is 110_0000_0100_0011_0101_1011_0011_1000
205: SAME

*********************** 0.000000 + 0.002333 END*********************
Input:Alpha		(0x2159515b 0.000000) is 10_0001_0101_1001_0101_0001_0101_1011
Input:Bravo		(0x3b18e36c 0.002333) is 11_1011_0001_1000_1110_0011_0110_1100
Result:Verilog	(0x3b18e36c 0.002333) is 11_1011_0001_1000_1110_0011_0110_1100
Result:CPP_Sim	(0x3b18e36c 0.002333) is 11_1011_0001_1000_1110_0011_0110_1100
Wanted_Result	(0x3b18e36c 0.002333) is 11_1011_0001_1000_1110_0011_0110_1100
206: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x07792854 0.000000) is 111_0111_1001_0010_1000_0101_0100
Input:Bravo		(0x312b8ec8 0.000000) is 11_0001_0010_1011_1000_1110_1100_1000
Result:Verilog	(0x312b8ec8 0.000000) is 11_0001_0010_1011_1000_1110_1100_1000
Result:CPP_Sim	(0x312b8ec8 0.000000) is 11_0001_0010_1011_1000_1110_1100_1000
Wanted_Result	(0x312b8ec8 0.000000) is 11_0001_0010_1011_1000_1110_1100_1000
207: SAME

*********************** 8443582742528.000000 + 3880363102976175432293958416594894848.000000 END*********************
Input:Alpha		(0x54f5bd98 8443582742528.000000) is 101_0100_1111_0101_1011_1101_1001_1000
Input:Bravo		(0x7c3ad52b 3880363102976175432293958416594894848.000000) is 111_1100_0011_1010_1101_0101_0010_1011
Result:Verilog	(0x7c3ad52b 3880363102976175432293958416594894848.000000) is 111_1100_0011_1010_1101_0101_0010_1011
Result:CPP_Sim	(0x7c3ad52b 3880363102976175432293958416594894848.000000) is 111_1100_0011_1010_1101_0101_0010_1011
Wanted_Result	(0x7c3ad52b 3880363102976175432293958416594894848.000000) is 111_1100_0011_1010_1101_0101_0010_1011
208: SAME

*********************** 5555463900219743927496003008069632.000000 + 0.001358 END*********************
Input:Alpha		(0x7788f3e8 5555463900219743927496003008069632.000000) is 111_0111_1000_1000_1111_0011_1110_1000
Input:Bravo		(0x3ab20988 0.001358) is 11_1010_1011_0010_0000_1001_1000_1000
Result:Verilog	(0x7788f3e8 5555463900219743927496003008069632.000000) is 111_0111_1000_1000_1111_0011_1110_1000
Result:CPP_Sim	(0x7788f3e8 5555463900219743927496003008069632.000000) is 111_0111_1000_1000_1111_0011_1110_1000
Wanted_Result	(0x7788f3e8 5555463900219743927496003008069632.000000) is 111_0111_1000_1000_1111_0011_1110_1000
209: SAME

*********************** 0.000000 + 17866559488.000000 END*********************
Input:Alpha		(0x058bf468 0.000000) is 101_1000_1011_1111_0100_0110_1000
Input:Bravo		(0x50851dc2 17866559488.000000) is 101_0000_1000_0101_0001_1101_1100_0010
Result:Verilog	(0x50851dc2 17866559488.000000) is 101_0000_1000_0101_0001_1101_1100_0010
Result:CPP_Sim	(0x50851dc2 17866559488.000000) is 101_0000_1000_0101_0001_1101_1100_0010
Wanted_Result	(0x50851dc2 17866559488.000000) is 101_0000_1000_0101_0001_1101_1100_0010
210: SAME

*********************** 835462467256582144.000000 + 5631993511904691164618942054685212672.000000 END*********************
Input:Alpha		(0x5d39828b 835462467256582144.000000) is 101_1101_0011_1001_1000_0010_1000_1011
Input:Bravo		(0x7c8795d7 5631993511904691164618942054685212672.000000) is 111_1100_1000_0111_1001_0101_1101_0111
Result:Verilog	(0x7c8795d7 5631993511904691164618942054685212672.000000) is 111_1100_1000_0111_1001_0101_1101_0111
Result:CPP_Sim	(0x7c8795d7 5631993511904691164618942054685212672.000000) is 111_1100_1000_0111_1001_0101_1101_0111
Wanted_Result	(0x7c8795d7 5631993511904691164618942054685212672.000000) is 111_1100_1000_0111_1001_0101_1101_0111
211: SAME

*********************** 2494.624268 + 0.000000 END*********************
Input:Alpha		(0x451be9fd 2494.624268) is 100_0101_0001_1011_1110_1001_1111_1101
Input:Bravo		(0x34525b3e 0.000000) is 11_0100_0101_0010_0101_1011_0011_1110
Result:Verilog	(0x451be9fd 2494.624268) is 100_0101_0001_1011_1110_1001_1111_1101
Result:CPP_Sim	(0x451be9fd 2494.624268) is 100_0101_0001_1011_1110_1001_1111_1101
Wanted_Result	(0x451be9fd 2494.624268) is 100_0101_0001_1011_1110_1001_1111_1101
212: SAME

*********************** 0.000000 + 1316797415424.000000 END*********************
Input:Alpha		(0x1804cc97 0.000000) is 1_1000_0000_0100_1100_1100_1001_0111
Input:Bravo		(0x53994b9f 1316797415424.000000) is 101_0011_1001_1001_0100_1011_1001_1111
Result:Verilog	(0x53994b9f 1316797415424.000000) is 101_0011_1001_1001_0100_1011_1001_1111
Result:CPP_Sim	(0x53994b9f 1316797415424.000000) is 101_0011_1001_1001_0100_1011_1001_1111
Wanted_Result	(0x53994b9f 1316797415424.000000) is 101_0011_1001_1001_0100_1011_1001_1111
213: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x21d59253 0.000000) is 10_0001_1101_0101_1001_0010_0101_0011
Input:Bravo		(0x0ef992c5 0.000000) is _1110_1111_1001_1001_0010_1100_0101
Result:Verilog	(0x21d59253 0.000000) is 10_0001_1101_0101_1001_0010_0101_0011
Result:CPP_Sim	(0x21d59253 0.000000) is 10_0001_1101_0101_1001_0010_0101_0011
Wanted_Result	(0x21d59253 0.000000) is 10_0001_1101_0101_1001_0010_0101_0011
214: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x271c6976 0.000000) is 10_0111_0001_1100_0110_1001_0111_0110
Input:Bravo		(0x0ce75f7a 0.000000) is _1100_1110_0111_0101_1111_0111_1010
Result:Verilog	(0x271c6976 0.000000) is 10_0111_0001_1100_0110_1001_0111_0110
Result:CPP_Sim	(0x271c6976 0.000000) is 10_0111_0001_1100_0110_1001_0111_0110
Wanted_Result	(0x271c6976 0.000000) is 10_0111_0001_1100_0110_1001_0111_0110
215: SAME

*********************** 333143486083102770417576197607624015872.000000 + 0.000000 END*********************
Input:Alpha		(0x7f7aa11a 333143486083102770417576197607624015872.000000) is 111_1111_0111_1010_1010_0001_0001_1010
Input:Bravo		(0x30696325 0.000000) is 11_0000_0110_1001_0110_0011_0010_0101
Result:Verilog	(0x7f7aa11a 333143486083102770417576197607624015872.000000) is 111_1111_0111_1010_1010_0001_0001_1010
Result:CPP_Sim	(0x7f7aa11a 333143486083102770417576197607624015872.000000) is 111_1111_0111_1010_1010_0001_0001_1010
Wanted_Result	(0x7f7aa11a 333143486083102770417576197607624015872.000000) is 111_1111_0111_1010_1010_0001_0001_1010
216: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2fa73ae5 0.000000) is 10_1111_1010_0111_0011_1010_1110_0101
Input:Bravo		(0x05ccfcbb 0.000000) is 101_1100_1100_1111_1100_1011_1011
Result:Verilog	(0x2fa73ae5 0.000000) is 10_1111_1010_0111_0011_1010_1110_0101
Result:CPP_Sim	(0x2fa73ae5 0.000000) is 10_1111_1010_0111_0011_1010_1110_0101
Wanted_Result	(0x2fa73ae5 0.000000) is 10_1111_1010_0111_0011_1010_1110_0101
217: SAME

*********************** 0.003646 + 0.000000 END*********************
Input:Alpha		(0x3b6eeaaa 0.003646) is 11_1011_0110_1110_1110_1010_1010_1010
Input:Bravo		(0x24ba6987 0.000000) is 10_0100_1011_1010_0110_1001_1000_0111
Result:Verilog	(0x3b6eeaaa 0.003646) is 11_1011_0110_1110_1110_1010_1010_1010
Result:CPP_Sim	(0x3b6eeaaa 0.003646) is 11_1011_0110_1110_1110_1010_1010_1010
Wanted_Result	(0x3b6eeaaa 0.003646) is 11_1011_0110_1110_1110_1010_1010_1010
218: SAME

*********************** 0.000000 + 16920309277917184.000000 END*********************
Input:Alpha		(0x005f31af 0.000000) is 101_1111_0011_0001_1010_1111
Input:Bravo		(0x5a7073ba 16920309277917184.000000) is 101_1010_0111_0000_0111_0011_1011_1010
Result:Verilog	(0x5a7073ba 16920309277917184.000000) is 101_1010_0111_0000_0111_0011_1011_1010
Result:CPP_Sim	(0x5a7073ba 16920309277917184.000000) is 101_1010_0111_0000_0111_0011_1011_1010
Wanted_Result	(0x5a7073ba 16920309277917184.000000) is 101_1010_0111_0000_0111_0011_1011_1010
219: SAME

*********************** 0.000000 + 93703925744558669824.000000 END*********************
Input:Alpha		(0x265ab535 0.000000) is 10_0110_0101_1010_1011_0101_0011_0101
Input:Bravo		(0x60a28ce7 93703925744558669824.000000) is 110_0000_1010_0010_1000_1100_1110_0111
Result:Verilog	(0x60a28ce7 93703925744558669824.000000) is 110_0000_1010_0010_1000_1100_1110_0111
Result:CPP_Sim	(0x60a28ce7 93703925744558669824.000000) is 110_0000_1010_0010_1000_1100_1110_0111
Wanted_Result	(0x60a28ce7 93703925744558669824.000000) is 110_0000_1010_0010_1000_1100_1110_0111
220: SAME

*********************** 0.000000 + 92173.132812 END*********************
Input:Alpha		(0x06c61951 0.000000) is 110_1100_0110_0001_1001_0101_0001
Input:Bravo		(0x47b40691 92173.132812) is 100_0111_1011_0100_0000_0110_1001_0001
Result:Verilog	(0x47b40691 92173.132812) is 100_0111_1011_0100_0000_0110_1001_0001
Result:CPP_Sim	(0x47b40691 92173.132812) is 100_0111_1011_0100_0000_0110_1001_0001
Wanted_Result	(0x47b40691 92173.132812) is 100_0111_1011_0100_0000_0110_1001_0001
221: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1bbb7053 0.000000) is 1_1011_1011_1011_0111_0000_0101_0011
Input:Bravo		(0x0e3f41a6 0.000000) is _1110_0011_1111_0100_0001_1010_0110
Result:Verilog	(0x1bbb7053 0.000000) is 1_1011_1011_1011_0111_0000_0101_0011
Result:CPP_Sim	(0x1bbb7053 0.000000) is 1_1011_1011_1011_0111_0000_0101_0011
Wanted_Result	(0x1bbb7053 0.000000) is 1_1011_1011_1011_0111_0000_0101_0011
222: SAME

*********************** 36278479055958575924422332727164928.000000 + 438674865251073678750185947136.000000 END*********************
Input:Alpha		(0x78df9559 36278479055958575924422332727164928.000000) is 111_1000_1101_1111_1001_0101_0101_1001
Input:Bravo		(0x70b12deb 438674865251073678750185947136.000000) is 111_0000_1011_0001_0010_1101_1110_1011
Result:Verilog	(0x78df960a 36278917286732482949039647017140224.000000) is 111_1000_1101_1111_1001_0110_0000_1010
Result:CPP_Sim	(0x78df960a 36278917286732482949039647017140224.000000) is 111_1000_1101_1111_1001_0110_0000_1010
Wanted_Result	(0x78df960a 36278917286732482949039647017140224.000000) is 111_1000_1101_1111_1001_0110_0000_1010
223: SAME

*********************** 0.000000 + 287865808278642586672091365376.000000 END*********************
Input:Alpha		(0x0a7a16d1 0.000000) is _1010_0111_1010_0001_0110_1101_0001
Input:Bravo		(0x70688941 287865808278642586672091365376.000000) is 111_0000_0110_1000_1000_1001_0100_0001
Result:Verilog	(0x70688941 287865808278642586672091365376.000000) is 111_0000_0110_1000_1000_1001_0100_0001
Result:CPP_Sim	(0x70688941 287865808278642586672091365376.000000) is 111_0000_0110_1000_1000_1001_0100_0001
Wanted_Result	(0x70688941 287865808278642586672091365376.000000) is 111_0000_0110_1000_1000_1001_0100_0001
224: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2b633773 0.000000) is 10_1011_0110_0011_0011_0111_0111_0011
Input:Bravo		(0x10060b3a 0.000000) is 1_0000_0000_0110_0000_1011_0011_1010
Result:Verilog	(0x2b633773 0.000000) is 10_1011_0110_0011_0011_0111_0111_0011
Result:CPP_Sim	(0x2b633773 0.000000) is 10_1011_0110_0011_0011_0111_0111_0011
Wanted_Result	(0x2b633773 0.000000) is 10_1011_0110_0011_0011_0111_0111_0011
225: SAME

*********************** 7.426637 + 0.000000 END*********************
Input:Alpha		(0x40eda703 7.426637) is 100_0000_1110_1101_1010_0111_0000_0011
Input:Bravo		(0x089cb9ff 0.000000) is _1000_1001_1100_1011_1001_1111_1111
Result:Verilog	(0x40eda703 7.426637) is 100_0000_1110_1101_1010_0111_0000_0011
Result:CPP_Sim	(0x40eda703 7.426637) is 100_0000_1110_1101_1010_0111_0000_0011
Wanted_Result	(0x40eda703 7.426637) is 100_0000_1110_1101_1010_0111_0000_0011
226: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0c8da111 0.000000) is _1100_1000_1101_1010_0001_0001_0001
Input:Bravo		(0x06099100 0.000000) is 110_0000_1001_1001_0001_0000_0000
Result:Verilog	(0x0c8da55d 0.000000) is _1100_1000_1101_1010_0101_0101_1101
Result:CPP_Sim	(0x0c8da55e 0.000000) is _1100_1000_1101_1010_0101_0101_1110
Wanted_Result	(0x0c8da55e 0.000000) is _1100_1000_1101_1010_0101_0101_1110
227: ERROR

*********************** 0.029185 + 0.000000 END*********************
Input:Alpha		(0x3cef153d 0.029185) is 11_1100_1110_1111_0001_0101_0011_1101
Input:Bravo		(0x24926da8 0.000000) is 10_0100_1001_0010_0110_1101_1010_1000
Result:Verilog	(0x3cef153d 0.029185) is 11_1100_1110_1111_0001_0101_0011_1101
Result:CPP_Sim	(0x3cef153d 0.029185) is 11_1100_1110_1111_0001_0101_0011_1101
Wanted_Result	(0x3cef153d 0.029185) is 11_1100_1110_1111_0001_0101_0011_1101
228: SAME

*********************** 5730190747500544.000000 + 7085226541109477376.000000 END*********************
Input:Alpha		(0x59a2dca0 5730190747500544.000000) is 101_1001_1010_0010_1101_1100_1010_0000
Input:Bravo		(0x5ec4a790 7085226541109477376.000000) is 101_1110_1100_0100_1010_0111_1001_0000
Result:Verilog	(0x5ec4d047 7090956645957632000.000000) is 101_1110_1100_0100_1101_0000_0100_0111
Result:CPP_Sim	(0x5ec4d047 7090956645957632000.000000) is 101_1110_1100_0100_1101_0000_0100_0111
Wanted_Result	(0x5ec4d047 7090956645957632000.000000) is 101_1110_1100_0100_1101_0000_0100_0111
229: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x338c006d 0.000000) is 11_0011_1000_1100_0000_0000_0110_1101
Input:Bravo		(0x00bf4616 0.000000) is _1011_1111_0100_0110_0001_0110
Result:Verilog	(0x338c006d 0.000000) is 11_0011_1000_1100_0000_0000_0110_1101
Result:CPP_Sim	(0x338c006d 0.000000) is 11_0011_1000_1100_0000_0000_0110_1101
Wanted_Result	(0x338c006d 0.000000) is 11_0011_1000_1100_0000_0000_0110_1101
230: SAME

*********************** 415936964013074085322948608.000000 + 0.000000 END*********************
Input:Alpha		(0x6bac070a 415936964013074085322948608.000000) is 110_1011_1010_1100_0000_0111_0000_1010
Input:Bravo		(0x3306a187 0.000000) is 11_0011_0000_0110_1010_0001_1000_0111
Result:Verilog	(0x6bac070a 415936964013074085322948608.000000) is 110_1011_1010_1100_0000_0111_0000_1010
Result:CPP_Sim	(0x6bac070a 415936964013074085322948608.000000) is 110_1011_1010_1100_0000_0111_0000_1010
Wanted_Result	(0x6bac070a 415936964013074085322948608.000000) is 110_1011_1010_1100_0000_0111_0000_1010
231: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x3128a93b 0.000000) is 11_0001_0010_1000_1010_1001_0011_1011
Input:Bravo		(0x1b5341ef 0.000000) is 1_1011_0101_0011_0100_0001_1110_1111
Result:Verilog	(0x3128a93b 0.000000) is 11_0001_0010_1000_1010_1001_0011_1011
Result:CPP_Sim	(0x3128a93b 0.000000) is 11_0001_0010_1000_1010_1001_0011_1011
Wanted_Result	(0x3128a93b 0.000000) is 11_0001_0010_1000_1010_1001_0011_1011
232: SAME

*********************** 0.000101 + 1465969687513469781714927616.000000 END*********************
Input:Alpha		(0x38d39e42 0.000101) is 11_1000_1101_0011_1001_1110_0100_0010
Input:Bravo		(0x6c9793e5 1465969687513469781714927616.000000) is 110_1100_1001_0111_1001_0011_1110_0101
Result:Verilog	(0x6c9793e5 1465969687513469781714927616.000000) is 110_1100_1001_0111_1001_0011_1110_0101
Result:CPP_Sim	(0x6c9793e5 1465969687513469781714927616.000000) is 110_1100_1001_0111_1001_0011_1110_0101
Wanted_Result	(0x6c9793e5 1465969687513469781714927616.000000) is 110_1100_1001_0111_1001_0011_1110_0101
233: SAME

*********************** 2.213590 + 0.000171 END*********************
Input:Alpha		(0x400dab77 2.213590) is 100_0000_0000_1101_1010_1011_0111_0111
Input:Bravo		(0x3932cff2 0.000171) is 11_1001_0011_0010_1100_1111_1111_0010
Result:Verilog	(0x400dae42 2.213761) is 100_0000_0000_1101_1010_1110_0100_0010
Result:CPP_Sim	(0x400dae42 2.213761) is 100_0000_0000_1101_1010_1110_0100_0010
Wanted_Result	(0x400dae42 2.213761) is 100_0000_0000_1101_1010_1110_0100_0010
234: SAME

*********************** 34823.621094 + 274343076340752082534400.000000 END*********************
Input:Alpha		(0x4708079f 34823.621094) is 100_0111_0000_1000_0000_0111_1001_1111
Input:Bravo		(0x666860ac 274343076340752082534400.000000) is 110_0110_0110_1000_0110_0000_1010_1100
Result:Verilog	(0x666860ac 274343076340752082534400.000000) is 110_0110_0110_1000_0110_0000_1010_1100
Result:CPP_Sim	(0x666860ac 274343076340752082534400.000000) is 110_0110_0110_1000_0110_0000_1010_1100
Wanted_Result	(0x666860ac 274343076340752082534400.000000) is 110_0110_0110_1000_0110_0000_1010_1100
235: SAME

*********************** 0.000000 + 432283168.000000 END*********************
Input:Alpha		(0x19d55cd9 0.000000) is 1_1001_1101_0101_0101_1100_1101_1001
Input:Bravo		(0x4dce20f1 432283168.000000) is 100_1101_1100_1110_0010_0000_1111_0001
Result:Verilog	(0x4dce20f1 432283168.000000) is 100_1101_1100_1110_0010_0000_1111_0001
Result:CPP_Sim	(0x4dce20f1 432283168.000000) is 100_1101_1100_1110_0010_0000_1111_0001
Wanted_Result	(0x4dce20f1 432283168.000000) is 100_1101_1100_1110_0010_0000_1111_0001
236: SAME

*********************** 0.000000 + 0.000001 END*********************
Input:Alpha		(0x2e1c673d 0.000000) is 10_1110_0001_1100_0110_0111_0011_1101
Input:Bravo		(0x3590cd2d 0.000001) is 11_0101_1001_0000_1100_1101_0010_1101
Result:Verilog	(0x3590ce65 0.000001) is 11_0101_1001_0000_1100_1110_0110_0101
Result:CPP_Sim	(0x3590ce66 0.000001) is 11_0101_1001_0000_1100_1110_0110_0110
Wanted_Result	(0x3590ce66 0.000001) is 11_0101_1001_0000_1100_1110_0110_0110
237: ERROR

*********************** 159185489583144960.000000 + 0.000000 END*********************
Input:Alpha		(0x5c0d6297 159185489583144960.000000) is 101_1100_0000_1101_0110_0010_1001_0111
Input:Bravo		(0x26fbfc96 0.000000) is 10_0110_1111_1011_1111_1100_1001_0110
Result:Verilog	(0x5c0d6297 159185489583144960.000000) is 101_1100_0000_1101_0110_0010_1001_0111
Result:CPP_Sim	(0x5c0d6297 159185489583144960.000000) is 101_1100_0000_1101_0110_0010_1001_0111
Wanted_Result	(0x5c0d6297 159185489583144960.000000) is 101_1100_0000_1101_0110_0010_1001_0111
238: SAME

*********************** 0.000000 + 319879512605050452049920.000000 END*********************
Input:Alpha		(0x2641fb18 0.000000) is 10_0110_0100_0001_1111_1011_0001_1000
Input:Bravo		(0x66877968 319879512605050452049920.000000) is 110_0110_1000_0111_0111_1001_0110_1000
Result:Verilog	(0x66877968 319879512605050452049920.000000) is 110_0110_1000_0111_0111_1001_0110_1000
Result:CPP_Sim	(0x66877968 319879512605050452049920.000000) is 110_0110_1000_0111_0111_1001_0110_1000
Wanted_Result	(0x66877968 319879512605050452049920.000000) is 110_0110_1000_0111_0111_1001_0110_1000
239: SAME

*********************** 0.000000 + 88689704960.000000 END*********************
Input:Alpha		(0x176485d7 0.000000) is 1_0111_0110_0100_1000_0101_1101_0111
Input:Bravo		(0x51a5328c 88689704960.000000) is 101_0001_1010_0101_0011_0010_1000_1100
Result:Verilog	(0x51a5328c 88689704960.000000) is 101_0001_1010_0101_0011_0010_1000_1100
Result:CPP_Sim	(0x51a5328c 88689704960.000000) is 101_0001_1010_0101_0011_0010_1000_1100
Wanted_Result	(0x51a5328c 88689704960.000000) is 101_0001_1010_0101_0011_0010_1000_1100
240: SAME

*********************** 1435164004069179740120021823651840.000000 + 924360378417152.000000 END*********************
Input:Alpha		(0x768d84a2 1435164004069179740120021823651840.000000) is 111_0110_1000_1101_1000_0100_1010_0010
Input:Bravo		(0x58522cdb 924360378417152.000000) is 101_1000_0101_0010_0010_1100_1101_1011
Result:Verilog	(0x768d84a2 1435164004069179740120021823651840.000000) is 111_0110_1000_1101_1000_0100_1010_0010
Result:CPP_Sim	(0x768d84a2 1435164004069179740120021823651840.000000) is 111_0110_1000_1101_1000_0100_1010_0010
Wanted_Result	(0x768d84a2 1435164004069179740120021823651840.000000) is 111_0110_1000_1101_1000_0100_1010_0010
241: SAME

*********************** 13646188062441472.000000 + 0.000000 END*********************
Input:Alpha		(0x5a41ec8b 13646188062441472.000000) is 101_1010_0100_0001_1110_1100_1000_1011
Input:Bravo		(0x031b25b3 0.000000) is 11_0001_1011_0010_0101_1011_0011
Result:Verilog	(0x5a41ec8b 13646188062441472.000000) is 101_1010_0100_0001_1110_1100_1000_1011
Result:CPP_Sim	(0x5a41ec8b 13646188062441472.000000) is 101_1010_0100_0001_1110_1100_1000_1011
Wanted_Result	(0x5a41ec8b 13646188062441472.000000) is 101_1010_0100_0001_1110_1100_1000_1011
242: SAME

*********************** 3958513164487753728.000000 + 0.000000 END*********************
Input:Alpha		(0x5e5bbddb 3958513164487753728.000000) is 101_1110_0101_1011_1011_1101_1101_1011
Input:Bravo		(0x173101c8 0.000000) is 1_0111_0011_0001_0000_0001_1100_1000
Result:Verilog	(0x5e5bbddb 3958513164487753728.000000) is 101_1110_0101_1011_1011_1101_1101_1011
Result:CPP_Sim	(0x5e5bbddb 3958513164487753728.000000) is 101_1110_0101_1011_1011_1101_1101_1011
Wanted_Result	(0x5e5bbddb 3958513164487753728.000000) is 101_1110_0101_1011_1011_1101_1101_1011
243: SAME

*********************** 0.000000 + 0.000030 END*********************
Input:Alpha		(0x27ad935b 0.000000) is 10_0111_1010_1101_1001_0011_0101_1011
Input:Bravo		(0x37fe9a7b 0.000030) is 11_0111_1111_1110_1001_1010_0111_1011
Result:Verilog	(0x37fe9a7b 0.000030) is 11_0111_1111_1110_1001_1010_0111_1011
Result:CPP_Sim	(0x37fe9a7b 0.000030) is 11_0111_1111_1110_1001_1010_0111_1011
Wanted_Result	(0x37fe9a7b 0.000030) is 11_0111_1111_1110_1001_1010_0111_1011
244: SAME

*********************** 622825932065680503328937749774336.000000 + 52235362189180928.000000 END*********************
Input:Alpha		(0x75f5a959 622825932065680503328937749774336.000000) is 111_0101_1111_0101_1010_1001_0101_1001
Input:Bravo		(0x5b3993c9 52235362189180928.000000) is 101_1011_0011_1001_1001_0011_1100_1001
Result:Verilog	(0x75f5a959 622825932065680503328937749774336.000000) is 111_0101_1111_0101_1010_1001_0101_1001
Result:CPP_Sim	(0x75f5a959 622825932065680503328937749774336.000000) is 111_0101_1111_0101_1010_1001_0101_1001
Wanted_Result	(0x75f5a959 622825932065680503328937749774336.000000) is 111_0101_1111_0101_1010_1001_0101_1001
245: SAME

*********************** 0.000091 + 372829474805075935232.000000 END*********************
Input:Alpha		(0x38bde091 0.000091) is 11_1000_1011_1101_1110_0000_1001_0001
Input:Bravo		(0x61a1b063 372829474805075935232.000000) is 110_0001_1010_0001_1011_0000_0110_0011
Result:Verilog	(0x61a1b063 372829474805075935232.000000) is 110_0001_1010_0001_1011_0000_0110_0011
Result:CPP_Sim	(0x61a1b063 372829474805075935232.000000) is 110_0001_1010_0001_1011_0000_0110_0011
Wanted_Result	(0x61a1b063 372829474805075935232.000000) is 110_0001_1010_0001_1011_0000_0110_0011
246: SAME

*********************** 0.000000 + 34837958231913611040653312.000000 END*********************
Input:Alpha		(0x0e403550 0.000000) is _1110_0100_0000_0011_0101_0101_0000
Input:Bravo		(0x69e689cc 34837958231913611040653312.000000) is 110_1001_1110_0110_1000_1001_1100_1100
Result:Verilog	(0x69e689cc 34837958231913611040653312.000000) is 110_1001_1110_0110_1000_1001_1100_1100
Result:CPP_Sim	(0x69e689cc 34837958231913611040653312.000000) is 110_1001_1110_0110_1000_1001_1100_1100
Wanted_Result	(0x69e689cc 34837958231913611040653312.000000) is 110_1001_1110_0110_1000_1001_1100_1100
247: SAME

*********************** 10174682820352562636352452826310377472.000000 + 37843.574219 END*********************
Input:Alpha		(0x7cf4f253 10174682820352562636352452826310377472.000000) is 111_1100_1111_0100_1111_0010_0101_0011
Input:Bravo		(0x4713d393 37843.574219) is 100_0111_0001_0011_1101_0011_1001_0011
Result:Verilog	(0x7cf4f253 10174682820352562636352452826310377472.000000) is 111_1100_1111_0100_1111_0010_0101_0011
Result:CPP_Sim	(0x7cf4f253 10174682820352562636352452826310377472.000000) is 111_1100_1111_0100_1111_0010_0101_0011
Wanted_Result	(0x7cf4f253 10174682820352562636352452826310377472.000000) is 111_1100_1111_0100_1111_0010_0101_0011
248: SAME

*********************** 69850873462784.000000 + 0.031889 END*********************
Input:Alpha		(0x567e1db2 69850873462784.000000) is 101_0110_0111_1110_0001_1101_1011_0010
Input:Bravo		(0x3d029dca 0.031889) is 11_1101_0000_0010_1001_1101_1100_1010
Result:Verilog	(0x567e1db2 69850873462784.000000) is 101_0110_0111_1110_0001_1101_1011_0010
Result:CPP_Sim	(0x567e1db2 69850873462784.000000) is 101_0110_0111_1110_0001_1101_1011_0010
Wanted_Result	(0x567e1db2 69850873462784.000000) is 101_0110_0111_1110_0001_1101_1011_0010
249: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0046a385 0.000000) is 100_0110_1010_0011_1000_0101
Input:Bravo		(0x1d862551 0.000000) is 1_1101_1000_0110_0010_0101_0101_0001
Result:Verilog	(0x1d862551 0.000000) is 1_1101_1000_0110_0010_0101_0101_0001
Result:CPP_Sim	(0x1d862551 0.000000) is 1_1101_1000_0110_0010_0101_0101_0001
Wanted_Result	(0x1d862551 0.000000) is 1_1101_1000_0110_0010_0101_0101_0001
250: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x236afe76 0.000000) is 10_0011_0110_1010_1111_1110_0111_0110
Input:Bravo		(0x1a1c005e 0.000000) is 1_1010_0001_1100_0000_0000_0101_1110
Result:Verilog	(0x236afe9d 0.000000) is 10_0011_0110_1010_1111_1110_1001_1101
Result:CPP_Sim	(0x236afe9d 0.000000) is 10_0011_0110_1010_1111_1110_1001_1101
Wanted_Result	(0x236afe9d 0.000000) is 10_0011_0110_1010_1111_1110_1001_1101
251: SAME

*********************** 256624056897211125033074688.000000 + 72690860032.000000 END*********************
Input:Alpha		(0x6b544642 256624056897211125033074688.000000) is 110_1011_0101_0100_0100_0110_0100_0010
Input:Bravo		(0x518765b4 72690860032.000000) is 101_0001_1000_0111_0110_0101_1011_0100
Result:Verilog	(0x6b544642 256624056897211125033074688.000000) is 110_1011_0101_0100_0100_0110_0100_0010
Result:CPP_Sim	(0x6b544642 256624056897211125033074688.000000) is 110_1011_0101_0100_0100_0110_0100_0010
Wanted_Result	(0x6b544642 256624056897211125033074688.000000) is 110_1011_0101_0100_0100_0110_0100_0010
252: SAME

*********************** 5798303232.000000 + 57768.847656 END*********************
Input:Alpha		(0x4faccd8b 5798303232.000000) is 100_1111_1010_1100_1100_1101_1000_1011
Input:Bravo		(0x4761a8d9 57768.847656) is 100_0111_0110_0001_1010_1000_1101_1001
Result:Verilog	(0x4faccdfb 5798360576.000000) is 100_1111_1010_1100_1100_1101_1111_1011
Result:CPP_Sim	(0x4faccdfc 5798361088.000000) is 100_1111_1010_1100_1100_1101_1111_1100
Wanted_Result	(0x4faccdfc 5798361088.000000) is 100_1111_1010_1100_1100_1101_1111_1100
253: ERROR

*********************** 21318263359163948081250742875193344.000000 + 605388734214195141126178182529024.000000 END*********************
Input:Alpha		(0x7883624a 21318263359163948081250742875193344.000000) is 111_1000_1000_0011_0110_0010_0100_1010
Input:Bravo		(0x75eec8a4 605388734214195141126178182529024.000000) is 111_0101_1110_1110_1100_1000_1010_0100
Result:Verilog	(0x78871d6c 21923650700695599026324111796207616.000000) is 111_1000_1000_0111_0001_1101_0110_1100
Result:CPP_Sim	(0x78871d6d 21923653176575677597084661594456064.000000) is 111_1000_1000_0111_0001_1101_0110_1101
Wanted_Result	(0x78871d6d 21923653176575677597084661594456064.000000) is 111_1000_1000_0111_0001_1101_0110_1101
254: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2de92242 0.000000) is 10_1101_1110_1001_0010_0010_0100_0010
Input:Bravo		(0x0fe7e822 0.000000) is _1111_1110_0111_1110_1000_0010_0010
Result:Verilog	(0x2de92242 0.000000) is 10_1101_1110_1001_0010_0010_0100_0010
Result:CPP_Sim	(0x2de92242 0.000000) is 10_1101_1110_1001_0010_0010_0100_0010
Wanted_Result	(0x2de92242 0.000000) is 10_1101_1110_1001_0010_0010_0100_0010
255: SAME

*********************** 75766.375000 + 0.000000 END*********************
Input:Alpha		(0x4793fb30 75766.375000) is 100_0111_1001_0011_1111_1011_0011_0000
Input:Bravo		(0x2476a6e4 0.000000) is 10_0100_0111_0110_1010_0110_1110_0100
Result:Verilog	(0x4793fb30 75766.375000) is 100_0111_1001_0011_1111_1011_0011_0000
Result:CPP_Sim	(0x4793fb30 75766.375000) is 100_0111_1001_0011_1111_1011_0011_0000
Wanted_Result	(0x4793fb30 75766.375000) is 100_0111_1001_0011_1111_1011_0011_0000
256: SAME

*********************** 3514989325066079186190336.000000 + 0.000000 END*********************
Input:Alpha		(0x683a14fd 3514989325066079186190336.000000) is 110_1000_0011_1010_0001_0100_1111_1101
Input:Bravo		(0x21d5e7bb 0.000000) is 10_0001_1101_0101_1110_0111_1011_1011
Result:Verilog	(0x683a14fd 3514989325066079186190336.000000) is 110_1000_0011_1010_0001_0100_1111_1101
Result:CPP_Sim	(0x683a14fd 3514989325066079186190336.000000) is 110_1000_0011_1010_0001_0100_1111_1101
Wanted_Result	(0x683a14fd 3514989325066079186190336.000000) is 110_1000_0011_1010_0001_0100_1111_1101
257: SAME

*********************** 0.000000 + 19177.421875 END*********************
Input:Alpha		(0x2791cc98 0.000000) is 10_0111_1001_0001_1100_1100_1001_1000
Input:Bravo		(0x4695d2d8 19177.421875) is 100_0110_1001_0101_1101_0010_1101_1000
Result:Verilog	(0x4695d2d8 19177.421875) is 100_0110_1001_0101_1101_0010_1101_1000
Result:CPP_Sim	(0x4695d2d8 19177.421875) is 100_0110_1001_0101_1101_0010_1101_1000
Wanted_Result	(0x4695d2d8 19177.421875) is 100_0110_1001_0101_1101_0010_1101_1000
258: SAME

*********************** 0.000129 + 3210736384.000000 END*********************
Input:Alpha		(0x3906e983 0.000129) is 11_1001_0000_0110_1110_1001_1000_0011
Input:Bravo		(0x4f3f5ff3 3210736384.000000) is 100_1111_0011_1111_0101_1111_1111_0011
Result:Verilog	(0x4f3f5ff3 3210736384.000000) is 100_1111_0011_1111_0101_1111_1111_0011
Result:CPP_Sim	(0x4f3f5ff3 3210736384.000000) is 100_1111_0011_1111_0101_1111_1111_0011
Wanted_Result	(0x4f3f5ff3 3210736384.000000) is 100_1111_0011_1111_0101_1111_1111_0011
259: SAME

*********************** 98646703728077276070794440295242006528.000000 + 0.000000 END*********************
Input:Alpha		(0x7e946d54 98646703728077276070794440295242006528.000000) is 111_1110_1001_0100_0110_1101_0101_0100
Input:Bravo		(0x2efc92dc 0.000000) is 10_1110_1111_1100_1001_0010_1101_1100
Result:Verilog	(0x7e946d54 98646703728077276070794440295242006528.000000) is 111_1110_1001_0100_0110_1101_0101_0100
Result:CPP_Sim	(0x7e946d54 98646703728077276070794440295242006528.000000) is 111_1110_1001_0100_0110_1101_0101_0100
Wanted_Result	(0x7e946d54 98646703728077276070794440295242006528.000000) is 111_1110_1001_0100_0110_1101_0101_0100
260: SAME

*********************** 0.000000 + 0.000013 END*********************
Input:Alpha		(0x2a78f3bc 0.000000) is 10_1010_0111_1000_1111_0011_1011_1100
Input:Bravo		(0x37524de5 0.000013) is 11_0111_0101_0010_0100_1101_1110_0101
Result:Verilog	(0x37524de5 0.000013) is 11_0111_0101_0010_0100_1101_1110_0101
Result:CPP_Sim	(0x37524de5 0.000013) is 11_0111_0101_0010_0100_1101_1110_0101
Wanted_Result	(0x37524de5 0.000013) is 11_0111_0101_0010_0100_1101_1110_0101
261: SAME

*********************** 0.000000 + 0.000088 END*********************
Input:Alpha		(0x109e4340 0.000000) is 1_0000_1001_1110_0100_0011_0100_0000
Input:Bravo		(0x38b9290d 0.000088) is 11_1000_1011_1001_0010_1001_0000_1101
Result:Verilog	(0x38b9290d 0.000088) is 11_1000_1011_1001_0010_1001_0000_1101
Result:CPP_Sim	(0x38b9290d 0.000088) is 11_1000_1011_1001_0010_1001_0000_1101
Wanted_Result	(0x38b9290d 0.000088) is 11_1000_1011_1001_0010_1001_0000_1101
262: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2138d7b2 0.000000) is 10_0001_0011_1000_1101_0111_1011_0010
Input:Bravo		(0x0d933593 0.000000) is _1101_1001_0011_0011_0101_1001_0011
Result:Verilog	(0x2138d7b2 0.000000) is 10_0001_0011_1000_1101_0111_1011_0010
Result:CPP_Sim	(0x2138d7b2 0.000000) is 10_0001_0011_1000_1101_0111_1011_0010
Wanted_Result	(0x2138d7b2 0.000000) is 10_0001_0011_1000_1101_0111_1011_0010
263: SAME

*********************** nan + 7421680792363161828751380959985664.000000 END*********************
Input:Alpha		(0x7fccfca0 nan) is 111_1111_1100_1100_1111_1100_1010_0000
Input:Bravo		(0x77b6f564 7421680792363161828751380959985664.000000) is 111_0111_1011_0110_1111_0101_0110_0100
Result:Verilog	(0x7fccfd9f nan) is 111_1111_1100_1100_1111_1101_1001_1111
Result:CPP_Sim	(0x7fccfda0 nan) is 111_1111_1100_1100_1111_1101_1010_0000
Wanted_Result	(0x7fccfca0 nan) is 111_1111_1100_1100_1111_1100_1010_0000
264: ERROR

*********************** 4909486.500000 + 0.000000 END*********************
Input:Alpha		(0x4a95d35d 4909486.500000) is 100_1010_1001_0101_1101_0011_0101_1101
Input:Bravo		(0x0013a025 0.000000) is 1_0011_1010_0000_0010_0101
Result:Verilog	(0x4a95d35d 4909486.500000) is 100_1010_1001_0101_1101_0011_0101_1101
Result:CPP_Sim	(0x4a95d35d 4909486.500000) is 100_1010_1001_0101_1101_0011_0101_1101
Wanted_Result	(0x4a95d35d 4909486.500000) is 100_1010_1001_0101_1101_0011_0101_1101
265: SAME

*********************** 0.000000 + 9966935793189877947356413952.000000 END*********************
Input:Alpha		(0x153d1ab5 0.000000) is 1_0101_0011_1101_0001_1010_1011_0101
Input:Bravo		(0x6e00d1d3 9966935793189877947356413952.000000) is 110_1110_0000_0000_1101_0001_1101_0011
Result:Verilog	(0x6e00d1d3 9966935793189877947356413952.000000) is 110_1110_0000_0000_1101_0001_1101_0011
Result:CPP_Sim	(0x6e00d1d3 9966935793189877947356413952.000000) is 110_1110_0000_0000_1101_0001_1101_0011
Wanted_Result	(0x6e00d1d3 9966935793189877947356413952.000000) is 110_1110_0000_0000_1101_0001_1101_0011
266: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1a2fa083 0.000000) is 1_1010_0010_1111_1010_0000_1000_0011
Input:Bravo		(0x009160f8 0.000000) is _1001_0001_0110_0000_1111_1000
Result:Verilog	(0x1a2fa083 0.000000) is 1_1010_0010_1111_1010_0000_1000_0011
Result:CPP_Sim	(0x1a2fa083 0.000000) is 1_1010_0010_1111_1010_0000_1000_0011
Wanted_Result	(0x1a2fa083 0.000000) is 1_1010_0010_1111_1010_0000_1000_0011
267: SAME

*********************** 1.064195 + 33310427166186898131517440.000000 END*********************
Input:Alpha		(0x3f883787 1.064195) is 11_1111_1000_1000_0011_0111_1000_0111
Input:Bravo		(0x69dc6e0f 33310427166186898131517440.000000) is 110_1001_1101_1100_0110_1110_0000_1111
Result:Verilog	(0x69dc6e0f 33310427166186898131517440.000000) is 110_1001_1101_1100_0110_1110_0000_1111
Result:CPP_Sim	(0x69dc6e0f 33310427166186898131517440.000000) is 110_1001_1101_1100_0110_1110_0000_1111
Wanted_Result	(0x69dc6e0f 33310427166186898131517440.000000) is 110_1001_1101_1100_0110_1110_0000_1111
268: SAME

*********************** 124435.632812 + 0.000033 END*********************
Input:Alpha		(0x47f309d1 124435.632812) is 100_0111_1111_0011_0000_1001_1101_0001
Input:Bravo		(0x380b99d2 0.000033) is 11_1000_0000_1011_1001_1001_1101_0010
Result:Verilog	(0x47f309d1 124435.632812) is 100_0111_1111_0011_0000_1001_1101_0001
Result:CPP_Sim	(0x47f309d1 124435.632812) is 100_0111_1111_0011_0000_1001_1101_0001
Wanted_Result	(0x47f309d1 124435.632812) is 100_0111_1111_0011_0000_1001_1101_0001
269: SAME

*********************** 29286176102046236672.000000 + 558202754021147716209852123447296.000000 END*********************
Input:Alpha		(0x5fcb36b3 29286176102046236672.000000) is 101_1111_1100_1011_0011_0110_1011_0011
Input:Bravo		(0x75dc2c13 558202754021147716209852123447296.000000) is 111_0101_1101_1100_0010_1100_0001_0011
Result:Verilog	(0x75dc2c13 558202754021147716209852123447296.000000) is 111_0101_1101_1100_0010_1100_0001_0011
Result:CPP_Sim	(0x75dc2c13 558202754021147716209852123447296.000000) is 111_0101_1101_1100_0010_1100_0001_0011
Wanted_Result	(0x75dc2c13 558202754021147716209852123447296.000000) is 111_0101_1101_1100_0010_1100_0001_0011
270: SAME

*********************** 124675.906250 + 0.000000 END*********************
Input:Alpha		(0x47f381f4 124675.906250) is 100_0111_1111_0011_1000_0001_1111_0100
Input:Bravo		(0x275f31e3 0.000000) is 10_0111_0101_1111_0011_0001_1110_0011
Result:Verilog	(0x47f381f4 124675.906250) is 100_0111_1111_0011_1000_0001_1111_0100
Result:CPP_Sim	(0x47f381f4 124675.906250) is 100_0111_1111_0011_1000_0001_1111_0100
Wanted_Result	(0x47f381f4 124675.906250) is 100_0111_1111_0011_1000_0001_1111_0100
271: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1a52d2f8 0.000000) is 1_1010_0101_0010_1101_0010_1111_1000
Input:Bravo		(0x302d96f1 0.000000) is 11_0000_0010_1101_1001_0110_1111_0001
Result:Verilog	(0x302d96f1 0.000000) is 11_0000_0010_1101_1001_0110_1111_0001
Result:CPP_Sim	(0x302d96f1 0.000000) is 11_0000_0010_1101_1001_0110_1111_0001
Wanted_Result	(0x302d96f1 0.000000) is 11_0000_0010_1101_1001_0110_1111_0001
272: SAME

*********************** 741785.875000 + 28.577911 END*********************
Input:Alpha		(0x4935199e 741785.875000) is 100_1001_0011_0101_0001_1001_1001_1110
Input:Bravo		(0x41e49f90 28.577911) is 100_0001_1110_0100_1001_1111_1001_0000
Result:Verilog	(0x49351b67 741814.437500) is 100_1001_0011_0101_0001_1011_0110_0111
Result:CPP_Sim	(0x49351b67 741814.437500) is 100_1001_0011_0101_0001_1011_0110_0111
Wanted_Result	(0x49351b67 741814.437500) is 100_1001_0011_0101_0001_1011_0110_0111
273: SAME

*********************** 1981725518131523789237924898275328.000000 + 0.000000 END*********************
Input:Alpha		(0x76c369c9 1981725518131523789237924898275328.000000) is 111_0110_1100_0011_0110_1001_1100_1001
Input:Bravo		(0x023c0321 0.000000) is 10_0011_1100_0000_0011_0010_0001
Result:Verilog	(0x76c369c9 1981725518131523789237924898275328.000000) is 111_0110_1100_0011_0110_1001_1100_1001
Result:CPP_Sim	(0x76c369c9 1981725518131523789237924898275328.000000) is 111_0110_1100_0011_0110_1001_1100_1001
Wanted_Result	(0x76c369c9 1981725518131523789237924898275328.000000) is 111_0110_1100_0011_0110_1001_1100_1001
274: SAME

*********************** 0.000000 + 273610068424435049546141499654144.000000 END*********************
Input:Alpha		(0x1123ff83 0.000000) is 1_0001_0010_0011_1111_1111_1000_0011
Input:Bravo		(0x7557d71d 273610068424435049546141499654144.000000) is 111_0101_0101_0111_1101_0111_0001_1101
Result:Verilog	(0x7557d71d 273610068424435049546141499654144.000000) is 111_0101_0101_0111_1101_0111_0001_1101
Result:CPP_Sim	(0x7557d71d 273610068424435049546141499654144.000000) is 111_0101_0101_0111_1101_0111_0001_1101
Wanted_Result	(0x7557d71d 273610068424435049546141499654144.000000) is 111_0101_0101_0111_1101_0111_0001_1101
275: SAME

*********************** 0.000000 + 0.004790 END*********************
Input:Alpha		(0x313895fe 0.000000) is 11_0001_0011_1000_1001_0101_1111_1110
Input:Bravo		(0x3b9cf340 0.004790) is 11_1011_1001_1100_1111_0011_0100_0000
Result:Verilog	(0x3b9cf345 0.004790) is 11_1011_1001_1100_1111_0011_0100_0101
Result:CPP_Sim	(0x3b9cf346 0.004790) is 11_1011_1001_1100_1111_0011_0100_0110
Wanted_Result	(0x3b9cf346 0.004790) is 11_1011_1001_1100_1111_0011_0100_0110
276: ERROR

*********************** 0.000000 + 26.856075 END*********************
Input:Alpha		(0x2caa2503 0.000000) is 10_1100_1010_1010_0010_0101_0000_0011
Input:Bravo		(0x41d6d93e 26.856075) is 100_0001_1101_0110_1101_1001_0011_1110
Result:Verilog	(0x41d6d93e 26.856075) is 100_0001_1101_0110_1101_1001_0011_1110
Result:CPP_Sim	(0x41d6d93e 26.856075) is 100_0001_1101_0110_1101_1001_0011_1110
Wanted_Result	(0x41d6d93e 26.856075) is 100_0001_1101_0110_1101_1001_0011_1110
277: SAME

*********************** 67854341782462704933556606468096.000000 + 476026528.000000 END*********************
Input:Alpha		(0x74561c4d 67854341782462704933556606468096.000000) is 111_0100_0101_0110_0001_1100_0100_1101
Input:Bravo		(0x4de2fcb5 476026528.000000) is 100_1101_1110_0010_1111_1100_1011_0101
Result:Verilog	(0x74561c4d 67854341782462704933556606468096.000000) is 111_0100_0101_0110_0001_1100_0100_1101
Result:CPP_Sim	(0x74561c4d 67854341782462704933556606468096.000000) is 111_0100_0101_0110_0001_1100_0100_1101
Wanted_Result	(0x74561c4d 67854341782462704933556606468096.000000) is 111_0100_0101_0110_0001_1100_0100_1101
278: SAME

*********************** 3926839552.000000 + 51687618581920191906045856055296.000000 END*********************
Input:Alpha		(0x4f6a0ed1 3926839552.000000) is 100_1111_0110_1010_0000_1110_1101_0001
Input:Bravo		(0x742318ed 51687618581920191906045856055296.000000) is 111_0100_0010_0011_0001_1000_1110_1101
Result:Verilog	(0x742318ed 51687618581920191906045856055296.000000) is 111_0100_0010_0011_0001_1000_1110_1101
Result:CPP_Sim	(0x742318ed 51687618581920191906045856055296.000000) is 111_0100_0010_0011_0001_1000_1110_1101
Wanted_Result	(0x742318ed 51687618581920191906045856055296.000000) is 111_0100_0010_0011_0001_1000_1110_1101
279: SAME

*********************** 4926.262207 + 0.000000 END*********************
Input:Alpha		(0x4599f219 4926.262207) is 100_0101_1001_1001_1111_0010_0001_1001
Input:Bravo		(0x19ffe22e 0.000000) is 1_1001_1111_1111_1110_0010_0010_1110
Result:Verilog	(0x4599f219 4926.262207) is 100_0101_1001_1001_1111_0010_0001_1001
Result:CPP_Sim	(0x4599f219 4926.262207) is 100_0101_1001_1001_1111_0010_0001_1001
Wanted_Result	(0x4599f219 4926.262207) is 100_0101_1001_1001_1111_0010_0001_1001
280: SAME

*********************** 57907208260311245372256912670720.000000 + 30265599447793664.000000 END*********************
Input:Alpha		(0x7436b912 57907208260311245372256912670720.000000) is 111_0100_0011_0110_1011_1001_0001_0010
Input:Bravo		(0x5ad70cce 30265599447793664.000000) is 101_1010_1101_0111_0000_1100_1100_1110
Result:Verilog	(0x7436b912 57907208260311245372256912670720.000000) is 111_0100_0011_0110_1011_1001_0001_0010
Result:CPP_Sim	(0x7436b912 57907208260311245372256912670720.000000) is 111_0100_0011_0110_1011_1001_0001_0010
Wanted_Result	(0x7436b912 57907208260311245372256912670720.000000) is 111_0100_0011_0110_1011_1001_0001_0010
281: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0800b401 0.000000) is _1000_0000_0000_1011_0100_0000_0001
Input:Bravo		(0x0e665995 0.000000) is _1110_0110_0110_0101_1001_1001_0101
Result:Verilog	(0x0e6661a0 0.000000) is _1110_0110_0110_0110_0001_1010_0000
Result:CPP_Sim	(0x0e6661a0 0.000000) is _1110_0110_0110_0110_0001_1010_0000
Wanted_Result	(0x0e6661a0 0.000000) is _1110_0110_0110_0110_0001_1010_0000
282: SAME

*********************** 65422891767824384.000000 + 70103.070312 END*********************
Input:Alpha		(0x5b686dc6 65422891767824384.000000) is 101_1011_0110_1000_0110_1101_1100_0110
Input:Bravo		(0x4788eb89 70103.070312) is 100_0111_1000_1000_1110_1011_1000_1001
Result:Verilog	(0x5b686dc6 65422891767824384.000000) is 101_1011_0110_1000_0110_1101_1100_0110
Result:CPP_Sim	(0x5b686dc6 65422891767824384.000000) is 101_1011_0110_1000_0110_1101_1100_0110
Wanted_Result	(0x5b686dc6 65422891767824384.000000) is 101_1011_0110_1000_0110_1101_1100_0110
283: SAME

*********************** 15802418491961493464072611438788608.000000 + 0.000000 END*********************
Input:Alpha		(0x7842c7a4 15802418491961493464072611438788608.000000) is 111_1000_0100_0010_1100_0111_1010_0100
Input:Bravo		(0x235b7798 0.000000) is 10_0011_0101_1011_0111_0111_1001_1000
Result:Verilog	(0x7842c7a4 15802418491961493464072611438788608.000000) is 111_1000_0100_0010_1100_0111_1010_0100
Result:CPP_Sim	(0x7842c7a4 15802418491961493464072611438788608.000000) is 111_1000_0100_0010_1100_0111_1010_0100
Wanted_Result	(0x7842c7a4 15802418491961493464072611438788608.000000) is 111_1000_0100_0010_1100_0111_1010_0100
284: SAME

*********************** nan + 624494083309568.000000 END*********************
Input:Alpha		(0x7f94855b nan) is 111_1111_1001_0100_1000_0101_0101_1011
Input:Bravo		(0x580dfe57 624494083309568.000000) is 101_1000_0000_1101_1111_1110_0101_0111
Result:Verilog	(0x7f94855b nan) is 111_1111_1001_0100_1000_0101_0101_1011
Result:CPP_Sim	(0x7f94855b nan) is 111_1111_1001_0100_1000_0101_0101_1011
Wanted_Result	(0x7fd4855b nan) is 111_1111_1101_0100_1000_0101_0101_1011
285: ERROR

*********************** 0.000000 + 69646.617188 END*********************
Input:Alpha		(0x1937a3ab 0.000000) is 1_1001_0011_0111_1010_0011_1010_1011
Input:Bravo		(0x4788074f 69646.617188) is 100_0111_1000_1000_0000_0111_0100_1111
Result:Verilog	(0x4788074f 69646.617188) is 100_0111_1000_1000_0000_0111_0100_1111
Result:CPP_Sim	(0x4788074f 69646.617188) is 100_0111_1000_1000_0000_0111_0100_1111
Wanted_Result	(0x4788074f 69646.617188) is 100_0111_1000_1000_0000_0111_0100_1111
286: SAME

*********************** 315277441629991745401256326050818818048.000000 + 0.000000 END*********************
Input:Alpha		(0x7f6d303a 315277441629991745401256326050818818048.000000) is 111_1111_0110_1101_0011_0000_0011_1010
Input:Bravo		(0x338a76a3 0.000000) is 11_0011_1000_1010_0111_0110_1010_0011
Result:Verilog	(0x7f6d303a 315277441629991745401256326050818818048.000000) is 111_1111_0110_1101_0011_0000_0011_1010
Result:CPP_Sim	(0x7f6d303a 315277441629991745401256326050818818048.000000) is 111_1111_0110_1101_0011_0000_0011_1010
Wanted_Result	(0x7f6d303a 315277441629991745401256326050818818048.000000) is 111_1111_0110_1101_0011_0000_0011_1010
287: SAME

*********************** 7367307989957669356317261625819136.000000 + 332366.750000 END*********************
Input:Alpha		(0x77b59e40 7367307989957669356317261625819136.000000) is 111_0111_1011_0101_1001_1110_0100_0000
Input:Bravo		(0x48a249d8 332366.750000) is 100_1000_1010_0010_0100_1001_1101_1000
Result:Verilog	(0x77b59e40 7367307989957669356317261625819136.000000) is 111_0111_1011_0101_1001_1110_0100_0000
Result:CPP_Sim	(0x77b59e40 7367307989957669356317261625819136.000000) is 111_0111_1011_0101_1001_1110_0100_0000
Wanted_Result	(0x77b59e40 7367307989957669356317261625819136.000000) is 111_0111_1011_0101_1001_1110_0100_0000
288: SAME

*********************** 303078418661472745959309749256192.000000 + 19267870338342546243168763904.000000 END*********************
Input:Alpha		(0x756f1633 303078418661472745959309749256192.000000) is 111_0101_0110_1111_0001_0110_0011_0011
Input:Bravo		(0x6e790809 19267870338342546243168763904.000000) is 110_1110_0111_1001_0000_1000_0000_1001
Result:Verilog	(0x756f1a17 303097684103334124689837866876928.000000) is 111_0101_0110_1111_0001_1010_0001_0111
Result:CPP_Sim	(0x756f1a17 303097684103334124689837866876928.000000) is 111_0101_0110_1111_0001_1010_0001_0111
Wanted_Result	(0x756f1a17 303097684103334124689837866876928.000000) is 111_0101_0110_1111_0001_1010_0001_0111
289: SAME

*********************** 7284349.000000 + 0.000000 END*********************
Input:Alpha		(0x4ade4cfa 7284349.000000) is 100_1010_1101_1110_0100_1100_1111_1010
Input:Bravo		(0x069315b7 0.000000) is 110_1001_0011_0001_0101_1011_0111
Result:Verilog	(0x4ade4cfa 7284349.000000) is 100_1010_1101_1110_0100_1100_1111_1010
Result:CPP_Sim	(0x4ade4cfa 7284349.000000) is 100_1010_1101_1110_0100_1100_1111_1010
Wanted_Result	(0x4ade4cfa 7284349.000000) is 100_1010_1101_1110_0100_1100_1111_1010
290: SAME

*********************** 7706005176652272762880.000000 + 3133792007739811837404438908293349376.000000 END*********************
Input:Alpha		(0x63d0df27 7706005176652272762880.000000) is 110_0011_1101_0000_1101_1111_0010_0111
Input:Bravo		(0x7c16e2f8 3133792007739811837404438908293349376.000000) is 111_1100_0001_0110_1110_0010_1111_1000
Result:Verilog	(0x7c16e2f8 3133792007739811837404438908293349376.000000) is 111_1100_0001_0110_1110_0010_1111_1000
Result:CPP_Sim	(0x7c16e2f8 3133792007739811837404438908293349376.000000) is 111_1100_0001_0110_1110_0010_1111_1000
Wanted_Result	(0x7c16e2f8 3133792007739811837404438908293349376.000000) is 111_1100_0001_0110_1110_0010_1111_1000
291: SAME

*********************** 44.008755 + 0.000000 END*********************
Input:Alpha		(0x423008f7 44.008755) is 100_0010_0011_0000_0000_1000_1111_0111
Input:Bravo		(0x107b042a 0.000000) is 1_0000_0111_1011_0000_0100_0010_1010
Result:Verilog	(0x423008f7 44.008755) is 100_0010_0011_0000_0000_1000_1111_0111
Result:CPP_Sim	(0x423008f7 44.008755) is 100_0010_0011_0000_0000_1000_1111_0111
Wanted_Result	(0x423008f7 44.008755) is 100_0010_0011_0000_0000_1000_1111_0111
292: SAME

*********************** 0.116082 + 0.000004 END*********************
Input:Alpha		(0x3dedbc36 0.116082) is 11_1101_1110_1101_1011_1100_0011_0110
Input:Bravo		(0x36862544 0.000004) is 11_0110_1000_0110_0010_0101_0100_0100
Result:Verilog	(0x3dedbe4e 0.116086) is 11_1101_1110_1101_1011_1110_0100_1110
Result:CPP_Sim	(0x3dedbe4f 0.116086) is 11_1101_1110_1101_1011_1110_0100_1111
Wanted_Result	(0x3dedbe4f 0.116086) is 11_1101_1110_1101_1011_1110_0100_1111
293: ERROR

*********************** 3999257766878248960.000000 + 0.000000 END*********************
Input:Alpha		(0x5e5e00df 3999257766878248960.000000) is 101_1110_0101_1110_0000_0000_1101_1111
Input:Bravo		(0x0d57cb07 0.000000) is _1101_0101_0111_1100_1011_0000_0111
Result:Verilog	(0x5e5e00df 3999257766878248960.000000) is 101_1110_0101_1110_0000_0000_1101_1111
Result:CPP_Sim	(0x5e5e00df 3999257766878248960.000000) is 101_1110_0101_1110_0000_0000_1101_1111
Wanted_Result	(0x5e5e00df 3999257766878248960.000000) is 101_1110_0101_1110_0000_0000_1101_1111
294: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2aa93e31 0.000000) is 10_1010_1010_1001_0011_1110_0011_0001
Input:Bravo		(0x23f7f2f8 0.000000) is 10_0011_1111_0111_1111_0010_1111_1000
Result:Verilog	(0x2aa94210 0.000000) is 10_1010_1010_1001_0100_0010_0001_0000
Result:CPP_Sim	(0x2aa94211 0.000000) is 10_1010_1010_1001_0100_0010_0001_0001
Wanted_Result	(0x2aa94211 0.000000) is 10_1010_1010_1001_0100_0010_0001_0001
295: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2757ad35 0.000000) is 10_0111_0101_0111_1010_1101_0011_0101
Input:Bravo		(0x1edff743 0.000000) is 1_1110_1101_1111_1111_0111_0100_0011
Result:Verilog	(0x2757ada4 0.000000) is 10_0111_0101_0111_1010_1101_1010_0100
Result:CPP_Sim	(0x2757ada5 0.000000) is 10_0111_0101_0111_1010_1101_1010_0101
Wanted_Result	(0x2757ada5 0.000000) is 10_0111_0101_0111_1010_1101_1010_0101
296: ERROR

*********************** 137574509373860286947101736268728369152.000000 + 0.000000 END*********************
Input:Alpha		(0x7eceffc6 137574509373860286947101736268728369152.000000) is 111_1110_1100_1110_1111_1111_1100_0110
Input:Bravo		(0x2f586136 0.000000) is 10_1111_0101_1000_0110_0001_0011_0110
Result:Verilog	(0x7eceffc6 137574509373860286947101736268728369152.000000) is 111_1110_1100_1110_1111_1111_1100_0110
Result:CPP_Sim	(0x7eceffc6 137574509373860286947101736268728369152.000000) is 111_1110_1100_1110_1111_1111_1100_0110
Wanted_Result	(0x7eceffc6 137574509373860286947101736268728369152.000000) is 111_1110_1100_1110_1111_1111_1100_0110
297: SAME

*********************** 0.000000 + 12907593273966592.000000 END*********************
Input:Alpha		(0x2d4650d8 0.000000) is 10_1101_0100_0110_0101_0000_1101_1000
Input:Bravo		(0x5a376d8d 12907593273966592.000000) is 101_1010_0011_0111_0110_1101_1000_1101
Result:Verilog	(0x5a376d8d 12907593273966592.000000) is 101_1010_0011_0111_0110_1101_1000_1101
Result:CPP_Sim	(0x5a376d8d 12907593273966592.000000) is 101_1010_0011_0111_0110_1101_1000_1101
Wanted_Result	(0x5a376d8d 12907593273966592.000000) is 101_1010_0011_0111_0110_1101_1000_1101
298: SAME

*********************** 2284811306404792905976683656380416.000000 + 0.000000 END*********************
Input:Alpha		(0x76e14cbf 2284811306404792905976683656380416.000000) is 111_0110_1110_0001_0100_1100_1011_1111
Input:Bravo		(0x2589187d 0.000000) is 10_0101_1000_1001_0001_1000_0111_1101
Result:Verilog	(0x76e14cbf 2284811306404792905976683656380416.000000) is 111_0110_1110_0001_0100_1100_1011_1111
Result:CPP_Sim	(0x76e14cbf 2284811306404792905976683656380416.000000) is 111_0110_1110_0001_0100_1100_1011_1111
Wanted_Result	(0x76e14cbf 2284811306404792905976683656380416.000000) is 111_0110_1110_0001_0100_1100_1011_1111
299: SAME

*********************** 24407134226794691010336875063577411584.000000 + 1246459078408227529933376909737984.000000 END*********************
Input:Alpha		(0x7d92e525 24407134226794691010336875063577411584.000000) is 111_1101_1001_0010_1110_0101_0010_0101
Input:Bravo		(0x7675d21a 1246459078408227529933376909737984.000000) is 111_0110_0111_0101_1101_0010_0001_1010
Result:Verilog	(0x7d92e710 24408379059684115131609144826125090816.000000) is 111_1101_1001_0010_1110_0111_0001_0000
Result:CPP_Sim	(0x7d92e711 24408381594985315588067947819531501568.000000) is 111_1101_1001_0010_1110_0111_0001_0001
Wanted_Result	(0x7d92e711 24408381594985315588067947819531501568.000000) is 111_1101_1001_0010_1110_0111_0001_0001
300: ERROR

*********************** 25103994720655754646304051729855938560.000000 + 0.000000 END*********************
Input:Alpha		(0x7d9716d4 25103994720655754646304051729855938560.000000) is 111_1101_1001_0111_0001_0110_1101_0100
Input:Bravo		(0x16ca88d0 0.000000) is 1_0110_1100_1010_1000_1000_1101_0000
Result:Verilog	(0x7d9716d4 25103994720655754646304051729855938560.000000) is 111_1101_1001_0111_0001_0110_1101_0100
Result:CPP_Sim	(0x7d9716d4 25103994720655754646304051729855938560.000000) is 111_1101_1001_0111_0001_0110_1101_0100
Wanted_Result	(0x7d9716d4 25103994720655754646304051729855938560.000000) is 111_1101_1001_0111_0001_0110_1101_0100
301: SAME

*********************** 0.123950 + 10989190797294307672499034775321837568.000000 END*********************
Input:Alpha		(0x3dfdd969 0.123950) is 11_1101_1111_1101_1101_1001_0110_1001
Input:Bravo		(0x7d04470f 10989190797294307672499034775321837568.000000) is 111_1101_0000_0100_0100_0111_0000_1111
Result:Verilog	(0x7d04470f 10989190797294307672499034775321837568.000000) is 111_1101_0000_0100_0100_0111_0000_1111
Result:CPP_Sim	(0x7d04470f 10989190797294307672499034775321837568.000000) is 111_1101_0000_0100_0100_0111_0000_1111
Wanted_Result	(0x7d04470f 10989190797294307672499034775321837568.000000) is 111_1101_0000_0100_0100_0111_0000_1111
302: SAME

*********************** 3489757.000000 + 0.000001 END*********************
Input:Alpha		(0x4a54ff74 3489757.000000) is 100_1010_0101_0100_1111_1111_0111_0100
Input:Bravo		(0x35b377a9 0.000001) is 11_0101_1011_0011_0111_0111_1010_1001
Result:Verilog	(0x4a54ff74 3489757.000000) is 100_1010_0101_0100_1111_1111_0111_0100
Result:CPP_Sim	(0x4a54ff74 3489757.000000) is 100_1010_0101_0100_1111_1111_0111_0100
Wanted_Result	(0x4a54ff74 3489757.000000) is 100_1010_0101_0100_1111_1111_0111_0100
303: SAME

*********************** 5330.112793 + 1.531911 END*********************
Input:Alpha		(0x45a690e7 5330.112793) is 100_0101_1010_0110_1001_0000_1110_0111
Input:Bravo		(0x3fc415a7 1.531911) is 11_1111_1100_0100_0001_0101_1010_0111
Result:Verilog	(0x45a69d28 5331.644531) is 100_0101_1010_0110_1001_1101_0010_1000
Result:CPP_Sim	(0x45a69d28 5331.644531) is 100_0101_1010_0110_1001_1101_0010_1000
Wanted_Result	(0x45a69d28 5331.644531) is 100_0101_1010_0110_1001_1101_0010_1000
304: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x242c7fb3 0.000000) is 10_0100_0010_1100_0111_1111_1011_0011
Input:Bravo		(0x1084dde1 0.000000) is 1_0000_1000_0100_1101_1101_1110_0001
Result:Verilog	(0x242c7fb3 0.000000) is 10_0100_0010_1100_0111_1111_1011_0011
Result:CPP_Sim	(0x242c7fb3 0.000000) is 10_0100_0010_1100_0111_1111_1011_0011
Wanted_Result	(0x242c7fb3 0.000000) is 10_0100_0010_1100_0111_1111_1011_0011
305: SAME

*********************** 13770.841797 + 0.000000 END*********************
Input:Alpha		(0x46572b5e 13770.841797) is 100_0110_0101_0111_0010_1011_0101_1110
Input:Bravo		(0x07fd5eda 0.000000) is 111_1111_1101_0101_1110_1101_1010
Result:Verilog	(0x46572b5e 13770.841797) is 100_0110_0101_0111_0010_1011_0101_1110
Result:CPP_Sim	(0x46572b5e 13770.841797) is 100_0110_0101_0111_0010_1011_0101_1110
Wanted_Result	(0x46572b5e 13770.841797) is 100_0110_0101_0111_0010_1011_0101_1110
306: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0c9bc0d9 0.000000) is _1100_1001_1011_1100_0000_1101_1001
Input:Bravo		(0x08873455 0.000000) is _1000_1000_0111_0011_0100_0101_0101
Result:Verilog	(0x0c9c480d 0.000000) is _1100_1001_1100_0100_1000_0000_1101
Result:CPP_Sim	(0x0c9c480d 0.000000) is _1100_1001_1100_0100_1000_0000_1101
Wanted_Result	(0x0c9c480d 0.000000) is _1100_1001_1100_0100_1000_0000_1101
307: SAME

*********************** 0.000000 + 4505223.500000 END*********************
Input:Alpha		(0x18786304 0.000000) is 1_1000_0111_1000_0110_0011_0000_0100
Input:Bravo		(0x4a897d0f 4505223.500000) is 100_1010_1000_1001_0111_1101_0000_1111
Result:Verilog	(0x4a897d0f 4505223.500000) is 100_1010_1000_1001_0111_1101_0000_1111
Result:CPP_Sim	(0x4a897d0f 4505223.500000) is 100_1010_1000_1001_0111_1101_0000_1111
Wanted_Result	(0x4a897d0f 4505223.500000) is 100_1010_1000_1001_0111_1101_0000_1111
308: SAME

*********************** 0.552148 + 2174174748183799542738536575795200.000000 END*********************
Input:Alpha		(0x3f0d5999 0.552148) is 11_1111_0000_1101_0101_1001_1001_1001
Input:Bravo		(0x76d663e3 2174174748183799542738536575795200.000000) is 111_0110_1101_0110_0110_0011_1110_0011
Result:Verilog	(0x76d663e3 2174174748183799542738536575795200.000000) is 111_0110_1101_0110_0110_0011_1110_0011
Result:CPP_Sim	(0x76d663e3 2174174748183799542738536575795200.000000) is 111_0110_1101_0110_0110_0011_1110_0011
Wanted_Result	(0x76d663e3 2174174748183799542738536575795200.000000) is 111_0110_1101_0110_0110_0011_1110_0011
309: SAME

*********************** 495399445987328.000000 + 27592662843884839444152320.000000 END*********************
Input:Alpha		(0x57e14816 495399445987328.000000) is 101_0111_1110_0001_0100_1000_0001_0110
Input:Bravo		(0x69b697ca 27592662843884839444152320.000000) is 110_1001_1011_0110_1001_0111_1100_1010
Result:Verilog	(0x69b697ca 27592662843884839444152320.000000) is 110_1001_1011_0110_1001_0111_1100_1010
Result:CPP_Sim	(0x69b697ca 27592662843884839444152320.000000) is 110_1001_1011_0110_1001_0111_1100_1010
Wanted_Result	(0x69b697ca 27592662843884839444152320.000000) is 110_1001_1011_0110_1001_0111_1100_1010
310: SAME

*********************** 0.000000 + 245851585135485827258572266736088776704.000000 END*********************
Input:Alpha		(0x1ace56db 0.000000) is 1_1010_1100_1110_0101_0110_1101_1011
Input:Bravo		(0x7f38f54b 245851585135485827258572266736088776704.000000) is 111_1111_0011_1000_1111_0101_0100_1011
Result:Verilog	(0x7f38f54b 245851585135485827258572266736088776704.000000) is 111_1111_0011_1000_1111_0101_0100_1011
Result:CPP_Sim	(0x7f38f54b 245851585135485827258572266736088776704.000000) is 111_1111_0011_1000_1111_0101_0100_1011
Wanted_Result	(0x7f38f54b 245851585135485827258572266736088776704.000000) is 111_1111_0011_1000_1111_0101_0100_1011
311: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x08968f0d 0.000000) is _1000_1001_0110_1000_1111_0000_1101
Input:Bravo		(0x199d56a1 0.000000) is 1_1001_1001_1101_0101_0110_1010_0001
Result:Verilog	(0x199d56a1 0.000000) is 1_1001_1001_1101_0101_0110_1010_0001
Result:CPP_Sim	(0x199d56a1 0.000000) is 1_1001_1001_1101_0101_0110_1010_0001
Wanted_Result	(0x199d56a1 0.000000) is 1_1001_1001_1101_0101_0110_1010_0001
312: SAME

*********************** 0.000000 + 0.000002 END*********************
Input:Alpha		(0x2e915682 0.000000) is 10_1110_1001_0001_0101_0110_1000_0010
Input:Bravo		(0x35dcdfe6 0.000002) is 11_0101_1101_1100_1101_1111_1110_0110
Result:Verilog	(0x35dce22b 0.000002) is 11_0101_1101_1100_1110_0010_0010_1011
Result:CPP_Sim	(0x35dce22b 0.000002) is 11_0101_1101_1100_1110_0010_0010_1011
Wanted_Result	(0x35dce22b 0.000002) is 11_0101_1101_1100_1110_0010_0010_1011
313: SAME

*********************** 33714170251073450952486822084608.000000 + 0.000000 END*********************
Input:Alpha		(0x73d4c42e 33714170251073450952486822084608.000000) is 111_0011_1101_0100_1100_0100_0010_1110
Input:Bravo		(0x2572a341 0.000000) is 10_0101_0111_0010_1010_0011_0100_0001
Result:Verilog	(0x73d4c42e 33714170251073450952486822084608.000000) is 111_0011_1101_0100_1100_0100_0010_1110
Result:CPP_Sim	(0x73d4c42e 33714170251073450952486822084608.000000) is 111_0011_1101_0100_1100_0100_0010_1110
Wanted_Result	(0x73d4c42e 33714170251073450952486822084608.000000) is 111_0011_1101_0100_1100_0100_0010_1110
314: SAME

*********************** 64730873752190976.000000 + 1147131803018618582184040071168.000000 END*********************
Input:Alpha		(0x5b65f863 64730873752190976.000000) is 101_1011_0110_0101_1111_1000_0110_0011
Input:Bravo		(0x7167a953 1147131803018618582184040071168.000000) is 111_0001_0110_0111_1010_1001_0101_0011
Result:Verilog	(0x7167a953 1147131803018618582184040071168.000000) is 111_0001_0110_0111_1010_1001_0101_0011
Result:CPP_Sim	(0x7167a953 1147131803018618582184040071168.000000) is 111_0001_0110_0111_1010_1001_0101_0011
Wanted_Result	(0x7167a953 1147131803018618582184040071168.000000) is 111_0001_0110_0111_1010_1001_0101_0011
315: SAME

*********************** 0.000000 + 2225934312669184.000000 END*********************
Input:Alpha		(0x1be8755c 0.000000) is 1_1011_1110_1000_0111_0101_0101_1100
Input:Bravo		(0x58fd0f37 2225934312669184.000000) is 101_1000_1111_1101_0000_1111_0011_0111
Result:Verilog	(0x58fd0f37 2225934312669184.000000) is 101_1000_1111_1101_0000_1111_0011_0111
Result:CPP_Sim	(0x58fd0f37 2225934312669184.000000) is 101_1000_1111_1101_0000_1111_0011_0111
Wanted_Result	(0x58fd0f37 2225934312669184.000000) is 101_1000_1111_1101_0000_1111_0011_0111
316: SAME

*********************** 0.000000 + 8103231582371840.000000 END*********************
Input:Alpha		(0x08323224 0.000000) is _1000_0011_0010_0011_0010_0010_0100
Input:Bravo		(0x59e64ec5 8103231582371840.000000) is 101_1001_1110_0110_0100_1110_1100_0101
Result:Verilog	(0x59e64ec5 8103231582371840.000000) is 101_1001_1110_0110_0100_1110_1100_0101
Result:CPP_Sim	(0x59e64ec5 8103231582371840.000000) is 101_1001_1110_0110_0100_1110_1100_0101
Wanted_Result	(0x59e64ec5 8103231582371840.000000) is 101_1001_1110_0110_0100_1110_1100_0101
317: SAME

*********************** 35551885393920.000000 + 290326315008.000000 END*********************
Input:Alpha		(0x56015646 35551885393920.000000) is 101_0110_0000_0001_0101_0110_0100_0110
Input:Bravo		(0x52873198 290326315008.000000) is 101_0010_1000_0111_0011_0001_1001_1000
Result:Verilog	(0x560264a9 35842210922496.000000) is 101_0110_0000_0010_0110_0100_1010_1001
Result:CPP_Sim	(0x560264a9 35842210922496.000000) is 101_0110_0000_0010_0110_0100_1010_1001
Wanted_Result	(0x560264a9 35842210922496.000000) is 101_0110_0000_0010_0110_0100_1010_1001
318: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0f99c66f 0.000000) is _1111_1001_1001_1100_0110_0110_1111
Input:Bravo		(0x1ba7e72e 0.000000) is 1_1011_1010_0111_1110_0111_0010_1110
Result:Verilog	(0x1ba7e72e 0.000000) is 1_1011_1010_0111_1110_0111_0010_1110
Result:CPP_Sim	(0x1ba7e72f 0.000000) is 1_1011_1010_0111_1110_0111_0010_1111
Wanted_Result	(0x1ba7e72f 0.000000) is 1_1011_1010_0111_1110_0111_0010_1111
319: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x124b473f 0.000000) is 1_0010_0100_1011_0100_0111_0011_1111
Input:Bravo		(0x33c64622 0.000000) is 11_0011_1100_0110_0100_0110_0010_0010
Result:Verilog	(0x33c64622 0.000000) is 11_0011_1100_0110_0100_0110_0010_0010
Result:CPP_Sim	(0x33c64622 0.000000) is 11_0011_1100_0110_0100_0110_0010_0010
Wanted_Result	(0x33c64622 0.000000) is 11_0011_1100_0110_0100_0110_0010_0010
320: SAME

*********************** 0.000000 + 1428905286172672.000000 END*********************
Input:Alpha		(0x2c2cc50f 0.000000) is 10_1100_0010_1100_1100_0101_0000_1111
Input:Bravo		(0x58a2729e 1428905286172672.000000) is 101_1000_1010_0010_0111_0010_1001_1110
Result:Verilog	(0x58a2729e 1428905286172672.000000) is 101_1000_1010_0010_0111_0010_1001_1110
Result:CPP_Sim	(0x58a2729e 1428905286172672.000000) is 101_1000_1010_0010_0111_0010_1001_1110
Wanted_Result	(0x58a2729e 1428905286172672.000000) is 101_1000_1010_0010_0111_0010_1001_1110
321: SAME

*********************** 0.005971 + 0.000096 END*********************
Input:Alpha		(0x3bc3a4fc 0.005971) is 11_1011_1100_0011_1010_0100_1111_1100
Input:Bravo		(0x38c885e9 0.000096) is 11_1000_1100_1000_1000_0101_1110_1001
Result:Verilog	(0x3bc6c713 0.006066) is 11_1011_1100_0110_1100_0111_0001_0011
Result:CPP_Sim	(0x3bc6c714 0.006066) is 11_1011_1100_0110_1100_0111_0001_0100
Wanted_Result	(0x3bc6c714 0.006066) is 11_1011_1100_0110_1100_0111_0001_0100
322: ERROR

*********************** 195595606717909434368.000000 + 3230352277504.000000 END*********************
Input:Alpha		(0x6129a6f3 195595606717909434368.000000) is 110_0001_0010_1001_1010_0110_1111_0011
Input:Bravo		(0x543c0800 3230352277504.000000) is 101_0100_0011_1100_0000_1000_0000_0000
Result:Verilog	(0x6129a6f3 195595606717909434368.000000) is 110_0001_0010_1001_1010_0110_1111_0011
Result:CPP_Sim	(0x6129a6f3 195595606717909434368.000000) is 110_0001_0010_1001_1010_0110_1111_0011
Wanted_Result	(0x6129a6f3 195595606717909434368.000000) is 110_0001_0010_1001_1010_0110_1111_0011
323: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x035202f8 0.000000) is 11_0101_0010_0000_0010_1111_1000
Input:Bravo		(0x2037008d 0.000000) is 10_0000_0011_0111_0000_0000_1000_1101
Result:Verilog	(0x2037008d 0.000000) is 10_0000_0011_0111_0000_0000_1000_1101
Result:CPP_Sim	(0x2037008d 0.000000) is 10_0000_0011_0111_0000_0000_1000_1101
Wanted_Result	(0x2037008d 0.000000) is 10_0000_0011_0111_0000_0000_1000_1101
324: SAME

*********************** 9595875.000000 + 50466548627800064.000000 END*********************
Input:Alpha		(0x4b126be3 9595875.000000) is 100_1011_0001_0010_0110_1011_1110_0011
Input:Bravo		(0x5b334b0f 50466548627800064.000000) is 101_1011_0011_0011_0100_1011_0000_1111
Result:Verilog	(0x5b334b0f 50466548627800064.000000) is 101_1011_0011_0011_0100_1011_0000_1111
Result:CPP_Sim	(0x5b334b0f 50466548627800064.000000) is 101_1011_0011_0011_0100_1011_0000_1111
Wanted_Result	(0x5b334b0f 50466548627800064.000000) is 101_1011_0011_0011_0100_1011_0000_1111
325: SAME

*********************** 0.000000 + 132675306431995923398656.000000 END*********************
Input:Alpha		(0x09ed9857 0.000000) is _1001_1110_1101_1001_1000_0101_0111
Input:Bravo		(0x65e0c2be 132675306431995923398656.000000) is 110_0101_1110_0000_1100_0010_1011_1110
Result:Verilog	(0x65e0c2be 132675306431995923398656.000000) is 110_0101_1110_0000_1100_0010_1011_1110
Result:CPP_Sim	(0x65e0c2be 132675306431995923398656.000000) is 110_0101_1110_0000_1100_0010_1011_1110
Wanted_Result	(0x65e0c2be 132675306431995923398656.000000) is 110_0101_1110_0000_1100_0010_1011_1110
326: SAME

*********************** 16624712448737280.000000 + 0.000000 END*********************
Input:Alpha		(0x5a6c405a 16624712448737280.000000) is 101_1010_0110_1100_0100_0000_0101_1010
Input:Bravo		(0x12842765 0.000000) is 1_0010_1000_0100_0010_0111_0110_0101
Result:Verilog	(0x5a6c405a 16624712448737280.000000) is 101_1010_0110_1100_0100_0000_0101_1010
Result:CPP_Sim	(0x5a6c405a 16624712448737280.000000) is 101_1010_0110_1100_0100_0000_0101_1010
Wanted_Result	(0x5a6c405a 16624712448737280.000000) is 101_1010_0110_1100_0100_0000_0101_1010
327: SAME

*********************** 337755645179744349316970530708310196224.000000 + 0.000000 END*********************
Input:Alpha		(0x7f7e195f 337755645179744349316970530708310196224.000000) is 111_1111_0111_1110_0001_1001_0101_1111
Input:Bravo		(0x08fd96dc 0.000000) is _1000_1111_1101_1001_0110_1101_1100
Result:Verilog	(0x7f7e195f 337755645179744349316970530708310196224.000000) is 111_1111_0111_1110_0001_1001_0101_1111
Result:CPP_Sim	(0x7f7e195f 337755645179744349316970530708310196224.000000) is 111_1111_0111_1110_0001_1001_0101_1111
Wanted_Result	(0x7f7e195f 337755645179744349316970530708310196224.000000) is 111_1111_0111_1110_0001_1001_0101_1111
328: SAME

*********************** 230429.171875 + 16706481982632413432175214460928.000000 END*********************
Input:Alpha		(0x4861074b 230429.171875) is 100_1000_0110_0001_0000_0111_0100_1011
Input:Bravo		(0x7352dd8e 16706481982632413432175214460928.000000) is 111_0011_0101_0010_1101_1101_1000_1110
Result:Verilog	(0x7352dd8e 16706481982632413432175214460928.000000) is 111_0011_0101_0010_1101_1101_1000_1110
Result:CPP_Sim	(0x7352dd8e 16706481982632413432175214460928.000000) is 111_0011_0101_0010_1101_1101_1000_1110
Wanted_Result	(0x7352dd8e 16706481982632413432175214460928.000000) is 111_0011_0101_0010_1101_1101_1000_1110
329: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2e703a1e 0.000000) is 10_1110_0111_0000_0011_1010_0001_1110
Input:Bravo		(0x23c6ffae 0.000000) is 10_0011_1100_0110_1111_1111_1010_1110
Result:Verilog	(0x2e703a24 0.000000) is 10_1110_0111_0000_0011_1010_0010_0100
Result:CPP_Sim	(0x2e703a24 0.000000) is 10_1110_0111_0000_0011_1010_0010_0100
Wanted_Result	(0x2e703a24 0.000000) is 10_1110_0111_0000_0011_1010_0010_0100
330: SAME

*********************** 27526507577446550732800.000000 + 3550174.500000 END*********************
Input:Alpha		(0x64ba86e1 27526507577446550732800.000000) is 110_0100_1011_1010_1000_0110_1110_0001
Input:Bravo		(0x4a58af7a 3550174.500000) is 100_1010_0101_1000_1010_1111_0111_1010
Result:Verilog	(0x64ba86e1 27526507577446550732800.000000) is 110_0100_1011_1010_1000_0110_1110_0001
Result:CPP_Sim	(0x64ba86e1 27526507577446550732800.000000) is 110_0100_1011_1010_1000_0110_1110_0001
Wanted_Result	(0x64ba86e1 27526507577446550732800.000000) is 110_0100_1011_1010_1000_0110_1110_0001
331: SAME

*********************** 8143938250051944840889771708878159872.000000 + 2289441787696829905143595008.000000 END*********************
Input:Alpha		(0x7cc40ee5 8143938250051944840889771708878159872.000000) is 111_1100_1100_0100_0000_1110_1110_0101
Input:Bravo		(0x6cecb905 2289441787696829905143595008.000000) is 110_1100_1110_1100_1011_1001_0000_0101
Result:Verilog	(0x7cc40ee5 8143938250051944840889771708878159872.000000) is 111_1100_1100_0100_0000_1110_1110_0101
Result:CPP_Sim	(0x7cc40ee5 8143938250051944840889771708878159872.000000) is 111_1100_1100_0100_0000_1110_1110_0101
Wanted_Result	(0x7cc40ee5 8143938250051944840889771708878159872.000000) is 111_1100_1100_0100_0000_1110_1110_0101
332: SAME

*********************** 0.000000 + 423902969856.000000 END*********************
Input:Alpha		(0x243efe3f 0.000000) is 10_0100_0011_1110_1111_1110_0011_1111
Input:Bravo		(0x52c5652c 423902969856.000000) is 101_0010_1100_0101_0110_0101_0010_1100
Result:Verilog	(0x52c5652c 423902969856.000000) is 101_0010_1100_0101_0110_0101_0010_1100
Result:CPP_Sim	(0x52c5652c 423902969856.000000) is 101_0010_1100_0101_0110_0101_0010_1100
Wanted_Result	(0x52c5652c 423902969856.000000) is 101_0010_1100_0101_0110_0101_0010_1100
333: SAME

*********************** 0.952799 + 0.000000 END*********************
Input:Alpha		(0x3f73ea9d 0.952799) is 11_1111_0111_0011_1110_1010_1001_1101
Input:Bravo		(0x33d8c4ae 0.000000) is 11_0011_1101_1000_1100_0100_1010_1110
Result:Verilog	(0x3f73ea9e 0.952799) is 11_1111_0111_0011_1110_1010_1001_1110
Result:CPP_Sim	(0x3f73ea9f 0.952799) is 11_1111_0111_0011_1110_1010_1001_1111
Wanted_Result	(0x3f73ea9f 0.952799) is 11_1111_0111_0011_1110_1010_1001_1111
334: ERROR

*********************** 18360062675733237843280003072.000000 + 102646915072.000000 END*********************
Input:Alpha		(0x6e6d4c5a 18360062675733237843280003072.000000) is 110_1110_0110_1101_0100_1100_0101_1010
Input:Bravo		(0x51bf31dd 102646915072.000000) is 101_0001_1011_1111_0011_0001_1101_1101
Result:Verilog	(0x6e6d4c5a 18360062675733237843280003072.000000) is 110_1110_0110_1101_0100_1100_0101_1010
Result:CPP_Sim	(0x6e6d4c5a 18360062675733237843280003072.000000) is 110_1110_0110_1101_0100_1100_0101_1010
Wanted_Result	(0x6e6d4c5a 18360062675733237843280003072.000000) is 110_1110_0110_1101_0100_1100_0101_1010
335: SAME

*********************** 1502111452393141147009024.000000 + 0.000000 END*********************
Input:Alpha		(0x679f0ad0 1502111452393141147009024.000000) is 110_0111_1001_1111_0000_1010_1101_0000
Input:Bravo		(0x1a9a1169 0.000000) is 1_1010_1001_1010_0001_0001_0110_1001
Result:Verilog	(0x679f0ad0 1502111452393141147009024.000000) is 110_0111_1001_1111_0000_1010_1101_0000
Result:CPP_Sim	(0x679f0ad0 1502111452393141147009024.000000) is 110_0111_1001_1111_0000_1010_1101_0000
Wanted_Result	(0x679f0ad0 1502111452393141147009024.000000) is 110_0111_1001_1111_0000_1010_1101_0000
336: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2a61a47b 0.000000) is 10_1010_0110_0001_1010_0100_0111_1011
Input:Bravo		(0x2362afcc 0.000000) is 10_0011_0110_0010_1010_1111_1100_1100
Result:Verilog	(0x2a61a805 0.000000) is 10_1010_0110_0001_1010_1000_0000_0101
Result:CPP_Sim	(0x2a61a806 0.000000) is 10_1010_0110_0001_1010_1000_0000_0110
Wanted_Result	(0x2a61a806 0.000000) is 10_1010_0110_0001_1010_1000_0000_0110
337: ERROR

*********************** 973201342464.000000 + 0.000000 END*********************
Input:Alpha		(0x53629752 973201342464.000000) is 101_0011_0110_0010_1001_0111_0101_0010
Input:Bravo		(0x0b8b4b6e 0.000000) is _1011_1000_1011_0100_1011_0110_1110
Result:Verilog	(0x53629752 973201342464.000000) is 101_0011_0110_0010_1001_0111_0101_0010
Result:CPP_Sim	(0x53629752 973201342464.000000) is 101_0011_0110_0010_1001_0111_0101_0010
Wanted_Result	(0x53629752 973201342464.000000) is 101_0011_0110_0010_1001_0111_0101_0010
338: SAME

*********************** 6438365212118155710314608202874880.000000 + 99287388127232.000000 END*********************
Input:Alpha		(0x779eb7cc 6438365212118155710314608202874880.000000) is 111_0111_1001_1110_1011_0111_1100_1100
Input:Bravo		(0x56b49a4b 99287388127232.000000) is 101_0110_1011_0100_1001_1010_0100_1011
Result:Verilog	(0x779eb7cc 6438365212118155710314608202874880.000000) is 111_0111_1001_1110_1011_0111_1100_1100
Result:CPP_Sim	(0x779eb7cc 6438365212118155710314608202874880.000000) is 111_0111_1001_1110_1011_0111_1100_1100
Wanted_Result	(0x779eb7cc 6438365212118155710314608202874880.000000) is 111_0111_1001_1110_1011_0111_1100_1100
339: SAME

*********************** 0.000000 + 88.569695 END*********************
Input:Alpha		(0x2bc24bfb 0.000000) is 10_1011_1100_0010_0100_1011_1111_1011
Input:Bravo		(0x42b123af 88.569695) is 100_0010_1011_0001_0010_0011_1010_1111
Result:Verilog	(0x42b123af 88.569695) is 100_0010_1011_0001_0010_0011_1010_1111
Result:CPP_Sim	(0x42b123af 88.569695) is 100_0010_1011_0001_0010_0011_1010_1111
Wanted_Result	(0x42b123af 88.569695) is 100_0010_1011_0001_0010_0011_1010_1111
340: SAME

*********************** 0.000000 + 0.000001 END*********************
Input:Alpha		(0x31e7e55a 0.000000) is 11_0001_1110_0111_1110_0101_0101_1010
Input:Bravo		(0x35afe453 0.000001) is 11_0101_1010_1111_1110_0100_0101_0011
Result:Verilog	(0x35b0cc38 0.000001) is 11_0101_1011_0000_1100_1100_0011_1000
Result:CPP_Sim	(0x35b0cc38 0.000001) is 11_0101_1011_0000_1100_1100_0011_1000
Wanted_Result	(0x35b0cc38 0.000001) is 11_0101_1011_0000_1100_1100_0011_1000
341: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2891e66d 0.000000) is 10_1000_1001_0001_1110_0110_0110_1101
Input:Bravo		(0x0c5425b4 0.000000) is _1100_0101_0100_0010_0101_1011_0100
Result:Verilog	(0x2891e66d 0.000000) is 10_1000_1001_0001_1110_0110_0110_1101
Result:CPP_Sim	(0x2891e66d 0.000000) is 10_1000_1001_0001_1110_0110_0110_1101
Wanted_Result	(0x2891e66d 0.000000) is 10_1000_1001_0001_1110_0110_0110_1101
342: SAME

*********************** 184366.875000 + 0.000000 END*********************
Input:Alpha		(0x48340bb8 184366.875000) is 100_1000_0011_0100_0000_1011_1011_1000
Input:Bravo		(0x280fffcd 0.000000) is 10_1000_0000_1111_1111_1111_1100_1101
Result:Verilog	(0x48340bb8 184366.875000) is 100_1000_0011_0100_0000_1011_1011_1000
Result:CPP_Sim	(0x48340bb8 184366.875000) is 100_1000_0011_0100_0000_1011_1011_1000
Wanted_Result	(0x48340bb8 184366.875000) is 100_1000_0011_0100_0000_1011_1011_1000
343: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1551bc91 0.000000) is 1_0101_0101_0001_1011_1100_1001_0001
Input:Bravo		(0x10951303 0.000000) is 1_0000_1001_0101_0001_0011_0000_0011
Result:Verilog	(0x1552071a 0.000000) is 1_0101_0101_0010_0000_0111_0001_1010
Result:CPP_Sim	(0x1552071b 0.000000) is 1_0101_0101_0010_0000_0111_0001_1011
Wanted_Result	(0x1552071b 0.000000) is 1_0101_0101_0010_0000_0111_0001_1011
344: ERROR

*********************** 0.000000 + 387.927216 END*********************
Input:Alpha		(0x1b62dd5b 0.000000) is 1_1011_0110_0010_1101_1101_0101_1011
Input:Bravo		(0x43c1f6af 387.927216) is 100_0011_1100_0001_1111_0110_1010_1111
Result:Verilog	(0x43c1f6af 387.927216) is 100_0011_1100_0001_1111_0110_1010_1111
Result:CPP_Sim	(0x43c1f6af 387.927216) is 100_0011_1100_0001_1111_0110_1010_1111
Wanted_Result	(0x43c1f6af 387.927216) is 100_0011_1100_0001_1111_0110_1010_1111
345: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x345c12b1 0.000000) is 11_0100_0101_1100_0001_0010_1011_0001
Input:Bravo		(0x001d643c 0.000000) is 1_1101_0110_0100_0011_1100
Result:Verilog	(0x345c12b1 0.000000) is 11_0100_0101_1100_0001_0010_1011_0001
Result:CPP_Sim	(0x345c12b1 0.000000) is 11_0100_0101_1100_0001_0010_1011_0001
Wanted_Result	(0x345c12b1 0.000000) is 11_0100_0101_1100_0001_0010_1011_0001
346: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0e1aa629 0.000000) is _1110_0001_1010_1010_0110_0010_1001
Input:Bravo		(0x31202196 0.000000) is 11_0001_0010_0000_0010_0001_1001_0110
Result:Verilog	(0x31202196 0.000000) is 11_0001_0010_0000_0010_0001_1001_0110
Result:CPP_Sim	(0x31202196 0.000000) is 11_0001_0010_0000_0010_0001_1001_0110
Wanted_Result	(0x31202196 0.000000) is 11_0001_0010_0000_0010_0001_1001_0110
347: SAME

*********************** 2671518867518894570416898048.000000 + 0.000000 END*********************
Input:Alpha		(0x6d0a1d42 2671518867518894570416898048.000000) is 110_1101_0000_1010_0001_1101_0100_0010
Input:Bravo		(0x3259a468 0.000000) is 11_0010_0101_1001_1010_0100_0110_1000
Result:Verilog	(0x6d0a1d42 2671518867518894570416898048.000000) is 110_1101_0000_1010_0001_1101_0100_0010
Result:CPP_Sim	(0x6d0a1d42 2671518867518894570416898048.000000) is 110_1101_0000_1010_0001_1101_0100_0010
Wanted_Result	(0x6d0a1d42 2671518867518894570416898048.000000) is 110_1101_0000_1010_0001_1101_0100_0010
348: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x03e586c2 0.000000) is 11_1110_0101_1000_0110_1100_0010
Input:Bravo		(0x2c7e07df 0.000000) is 10_1100_0111_1110_0000_0111_1101_1111
Result:Verilog	(0x2c7e07df 0.000000) is 10_1100_0111_1110_0000_0111_1101_1111
Result:CPP_Sim	(0x2c7e07df 0.000000) is 10_1100_0111_1110_0000_0111_1101_1111
Wanted_Result	(0x2c7e07df 0.000000) is 10_1100_0111_1110_0000_0111_1101_1111
349: SAME

*********************** 210629949850799805825024.000000 + 4175812328747690978440512536576.000000 END*********************
Input:Alpha		(0x66326917 210629949850799805825024.000000) is 110_0110_0011_0010_0110_1001_0001_0111
Input:Bravo		(0x7252d31c 4175812328747690978440512536576.000000) is 111_0010_0101_0010_1101_0011_0001_1100
Result:Verilog	(0x7252d31c 4175812328747690978440512536576.000000) is 111_0010_0101_0010_1101_0011_0001_1100
Result:CPP_Sim	(0x7252d31d 4175812630979145882097806213120.000000) is 111_0010_0101_0010_1101_0011_0001_1101
Wanted_Result	(0x7252d31d 4175812630979145882097806213120.000000) is 111_0010_0101_0010_1101_0011_0001_1101
350: ERROR

*********************** 62880966304322767916921368691748110336.000000 + 439254240.000000 END*********************
Input:Alpha		(0x7e3d39bc 62880966304322767916921368691748110336.000000) is 111_1110_0011_1101_0011_1001_1011_1100
Input:Bravo		(0x4dd173e7 439254240.000000) is 100_1101_1101_0001_0111_0011_1110_0111
Result:Verilog	(0x7e3d39bc 62880966304322767916921368691748110336.000000) is 111_1110_0011_1101_0011_1001_1011_1100
Result:CPP_Sim	(0x7e3d39bc 62880966304322767916921368691748110336.000000) is 111_1110_0011_1101_0011_1001_1011_1100
Wanted_Result	(0x7e3d39bc 62880966304322767916921368691748110336.000000) is 111_1110_0011_1101_0011_1001_1011_1100
351: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0cece486 0.000000) is _1100_1110_1100_1110_0100_1000_0110
Input:Bravo		(0x289ede37 0.000000) is 10_1000_1001_1110_1101_1110_0011_0111
Result:Verilog	(0x289ede37 0.000000) is 10_1000_1001_1110_1101_1110_0011_0111
Result:CPP_Sim	(0x289ede37 0.000000) is 10_1000_1001_1110_1101_1110_0011_0111
Wanted_Result	(0x289ede37 0.000000) is 10_1000_1001_1110_1101_1110_0011_0111
352: SAME

*********************** 892007427159928654843420344320.000000 + 59803123529992372224.000000 END*********************
Input:Alpha		(0x713423b4 892007427159928654843420344320.000000) is 111_0001_0011_0100_0010_0011_1011_0100
Input:Bravo		(0x604f7bd8 59803123529992372224.000000) is 110_0000_0100_1111_0111_1011_1101_1000
Result:Verilog	(0x713423b4 892007427159928654843420344320.000000) is 111_0001_0011_0100_0010_0011_1011_0100
Result:CPP_Sim	(0x713423b4 892007427159928654843420344320.000000) is 111_0001_0011_0100_0010_0011_1011_0100
Wanted_Result	(0x713423b4 892007427159928654843420344320.000000) is 111_0001_0011_0100_0010_0011_1011_0100
353: SAME

*********************** 0.000000 + 7965968173814437931646976.000000 END*********************
Input:Alpha		(0x342a29a6 0.000000) is 11_0100_0010_1010_0010_1001_1010_0110
Input:Bravo		(0x68d2db80 7965968173814437931646976.000000) is 110_1000_1101_0010_1101_1011_1000_0000
Result:Verilog	(0x68d2db80 7965968173814437931646976.000000) is 110_1000_1101_0010_1101_1011_1000_0000
Result:CPP_Sim	(0x68d2db80 7965968173814437931646976.000000) is 110_1000_1101_0010_1101_1011_1000_0000
Wanted_Result	(0x68d2db80 7965968173814437931646976.000000) is 110_1000_1101_0010_1101_1011_1000_0000
354: SAME

*********************** 0.000008 + 34077403573196423168.000000 END*********************
Input:Alpha		(0x37041623 0.000008) is 11_0111_0000_0100_0001_0110_0010_0011
Input:Bravo		(0x5fec75a1 34077403573196423168.000000) is 101_1111_1110_1100_0111_0101_1010_0001
Result:Verilog	(0x5fec75a1 34077403573196423168.000000) is 101_1111_1110_1100_0111_0101_1010_0001
Result:CPP_Sim	(0x5fec75a1 34077403573196423168.000000) is 101_1111_1110_1100_0111_0101_1010_0001
Wanted_Result	(0x5fec75a1 34077403573196423168.000000) is 101_1111_1110_1100_0111_0101_1010_0001
355: SAME

*********************** 0.000000 + 8915162107488979709329408.000000 END*********************
Input:Alpha		(0x2b83ff30 0.000000) is 10_1011_1000_0011_1111_1111_0011_0000
Input:Bravo		(0x68ebfb7d 8915162107488979709329408.000000) is 110_1000_1110_1011_1111_1011_0111_1101
Result:Verilog	(0x68ebfb7d 8915162107488979709329408.000000) is 110_1000_1110_1011_1111_1011_0111_1101
Result:CPP_Sim	(0x68ebfb7d 8915162107488979709329408.000000) is 110_1000_1110_1011_1111_1011_0111_1101
Wanted_Result	(0x68ebfb7d 8915162107488979709329408.000000) is 110_1000_1110_1011_1111_1011_0111_1101
356: SAME

*********************** 0.000000 + 2575209594880.000000 END*********************
Input:Alpha		(0x159c59f4 0.000000) is 1_0101_1001_1100_0101_1001_1111_0100
Input:Bravo		(0x5415e59d 2575209594880.000000) is 101_0100_0001_0101_1110_0101_1001_1101
Result:Verilog	(0x5415e59d 2575209594880.000000) is 101_0100_0001_0101_1110_0101_1001_1101
Result:CPP_Sim	(0x5415e59d 2575209594880.000000) is 101_0100_0001_0101_1110_0101_1001_1101
Wanted_Result	(0x5415e59d 2575209594880.000000) is 101_0100_0001_0101_1110_0101_1001_1101
357: SAME

*********************** 243553290469661406986993464770560.000000 + 1877074706067095552.000000 END*********************
Input:Alpha		(0x75402132 243553290469661406986993464770560.000000) is 111_0101_0100_0000_0010_0001_0011_0010
Input:Bravo		(0x5dd065ac 1877074706067095552.000000) is 101_1101_1101_0000_0110_0101_1010_1100
Result:Verilog	(0x75402132 243553290469661406986993464770560.000000) is 111_0101_0100_0000_0010_0001_0011_0010
Result:CPP_Sim	(0x75402132 243553290469661406986993464770560.000000) is 111_0101_0100_0000_0010_0001_0011_0010
Wanted_Result	(0x75402132 243553290469661406986993464770560.000000) is 111_0101_0100_0000_0010_0001_0011_0010
358: SAME

*********************** 3445528206570837213017602922098196480.000000 + 0.000000 END*********************
Input:Alpha		(0x7c25e56a 3445528206570837213017602922098196480.000000) is 111_1100_0010_0101_1110_0101_0110_1010
Input:Bravo		(0x0a91ddc3 0.000000) is _1010_1001_0001_1101_1101_1100_0011
Result:Verilog	(0x7c25e56a 3445528206570837213017602922098196480.000000) is 111_1100_0010_0101_1110_0101_0110_1010
Result:CPP_Sim	(0x7c25e56a 3445528206570837213017602922098196480.000000) is 111_1100_0010_0101_1110_0101_0110_1010
Wanted_Result	(0x7c25e56a 3445528206570837213017602922098196480.000000) is 111_1100_0010_0101_1110_0101_0110_1010
359: SAME

*********************** 17754491190394069606712999936.000000 + 0.000000 END*********************
Input:Alpha		(0x6e6578af 17754491190394069606712999936.000000) is 110_1110_0110_0101_0111_1000_1010_1111
Input:Bravo		(0x1788c2c5 0.000000) is 1_0111_1000_1000_1100_0010_1100_0101
Result:Verilog	(0x6e6578af 17754491190394069606712999936.000000) is 110_1110_0110_0101_0111_1000_1010_1111
Result:CPP_Sim	(0x6e6578af 17754491190394069606712999936.000000) is 110_1110_0110_0101_0111_1000_1010_1111
Wanted_Result	(0x6e6578af 17754491190394069606712999936.000000) is 110_1110_0110_0101_0111_1000_1010_1111
360: SAME

*********************** 888478848.000000 + 0.000000 END*********************
Input:Alpha		(0x4e53d472 888478848.000000) is 100_1110_0101_0011_1101_0100_0111_0010
Input:Bravo		(0x22c18b60 0.000000) is 10_0010_1100_0001_1000_1011_0110_0000
Result:Verilog	(0x4e53d472 888478848.000000) is 100_1110_0101_0011_1101_0100_0111_0010
Result:CPP_Sim	(0x4e53d472 888478848.000000) is 100_1110_0101_0011_1101_0100_0111_0010
Wanted_Result	(0x4e53d472 888478848.000000) is 100_1110_0101_0011_1101_0100_0111_0010
361: SAME

*********************** 0.000000 + 268503402382622720.000000 END*********************
Input:Alpha		(0x17a62702 0.000000) is 1_0111_1010_0110_0010_0111_0000_0010
Input:Bravo		(0x5c6e7a9b 268503402382622720.000000) is 101_1100_0110_1110_0111_1010_1001_1011
Result:Verilog	(0x5c6e7a9b 268503402382622720.000000) is 101_1100_0110_1110_0111_1010_1001_1011
Result:CPP_Sim	(0x5c6e7a9b 268503402382622720.000000) is 101_1100_0110_1110_0111_1010_1001_1011
Wanted_Result	(0x5c6e7a9b 268503402382622720.000000) is 101_1100_0110_1110_0111_1010_1001_1011
362: SAME

*********************** 1938539020288.000000 + 0.000000 END*********************
Input:Alpha		(0x53e1acf7 1938539020288.000000) is 101_0011_1110_0001_1010_1100_1111_0111
Input:Bravo		(0x04b04444 0.000000) is 100_1011_0000_0100_0100_0100_0100
Result:Verilog	(0x53e1acf7 1938539020288.000000) is 101_0011_1110_0001_1010_1100_1111_0111
Result:CPP_Sim	(0x53e1acf7 1938539020288.000000) is 101_0011_1110_0001_1010_1100_1111_0111
Wanted_Result	(0x53e1acf7 1938539020288.000000) is 101_0011_1110_0001_1010_1100_1111_0111
363: SAME

*********************** 0.000000 + 438049922088960.000000 END*********************
Input:Alpha		(0x0ec81f03 0.000000) is _1110_1100_1000_0001_1111_0000_0011
Input:Bravo		(0x57c733b9 438049922088960.000000) is 101_0111_1100_0111_0011_0011_1011_1001
Result:Verilog	(0x57c733b9 438049922088960.000000) is 101_0111_1100_0111_0011_0011_1011_1001
Result:CPP_Sim	(0x57c733b9 438049922088960.000000) is 101_0111_1100_0111_0011_0011_1011_1001
Wanted_Result	(0x57c733b9 438049922088960.000000) is 101_0111_1100_0111_0011_0011_1011_1001
364: SAME

*********************** 0.000000 + 158793296175784778464728801345536.000000 END*********************
Input:Alpha		(0x312e4c23 0.000000) is 11_0001_0010_1110_0100_1100_0010_0011
Input:Bravo		(0x74fa881a 158793296175784778464728801345536.000000) is 111_0100_1111_1010_1000_1000_0001_1010
Result:Verilog	(0x74fa881a 158793296175784778464728801345536.000000) is 111_0100_1111_1010_1000_1000_0001_1010
Result:CPP_Sim	(0x74fa881a 158793296175784778464728801345536.000000) is 111_0100_1111_1010_1000_1000_0001_1010
Wanted_Result	(0x74fa881a 158793296175784778464728801345536.000000) is 111_0100_1111_1010_1000_1000_0001_1010
365: SAME

*********************** 2523573.500000 + 0.000000 END*********************
Input:Alpha		(0x4a1a06d6 2523573.500000) is 100_1010_0001_1010_0000_0110_1101_0110
Input:Bravo		(0x2f6b85e0 0.000000) is 10_1111_0110_1011_1000_0101_1110_0000
Result:Verilog	(0x4a1a06d6 2523573.500000) is 100_1010_0001_1010_0000_0110_1101_0110
Result:CPP_Sim	(0x4a1a06d6 2523573.500000) is 100_1010_0001_1010_0000_0110_1101_0110
Wanted_Result	(0x4a1a06d6 2523573.500000) is 100_1010_0001_1010_0000_0110_1101_0110
366: SAME

*********************** 101.992203 + 148345418940416.000000 END*********************
Input:Alpha		(0x42cbfc02 101.992203) is 100_0010_1100_1011_1111_1100_0000_0010
Input:Bravo		(0x5706eb5c 148345418940416.000000) is 101_0111_0000_0110_1110_1011_0101_1100
Result:Verilog	(0x5706eb5c 148345418940416.000000) is 101_0111_0000_0110_1110_1011_0101_1100
Result:CPP_Sim	(0x5706eb5c 148345418940416.000000) is 101_0111_0000_0110_1110_1011_0101_1100
Wanted_Result	(0x5706eb5c 148345418940416.000000) is 101_0111_0000_0110_1110_1011_0101_1100
367: SAME

*********************** 608649948954624.000000 + 0.000000 END*********************
Input:Alpha		(0x580a6417 608649948954624.000000) is 101_1000_0000_1010_0110_0100_0001_0111
Input:Bravo		(0x34001fb6 0.000000) is 11_0100_0000_0000_0001_1111_1011_0110
Result:Verilog	(0x580a6417 608649948954624.000000) is 101_1000_0000_1010_0110_0100_0001_0111
Result:CPP_Sim	(0x580a6417 608649948954624.000000) is 101_1000_0000_1010_0110_0100_0001_0111
Wanted_Result	(0x580a6417 608649948954624.000000) is 101_1000_0000_1010_0110_0100_0001_0111
368: SAME

*********************** 0.000013 + 0.000000 END*********************
Input:Alpha		(0x37566734 0.000013) is 11_0111_0101_0110_0110_0111_0011_0100
Input:Bravo		(0x0c348dbd 0.000000) is _1100_0011_0100_1000_1101_1011_1101
Result:Verilog	(0x37566734 0.000013) is 11_0111_0101_0110_0110_0111_0011_0100
Result:CPP_Sim	(0x37566734 0.000013) is 11_0111_0101_0110_0110_0111_0011_0100
Wanted_Result	(0x37566734 0.000013) is 11_0111_0101_0110_0110_0111_0011_0100
369: SAME

*********************** 0.000000 + 16904815859188886539404836864.000000 END*********************
Input:Alpha		(0x1cd2fb36 0.000000) is 1_1100_1101_0010_1111_1011_0011_0110
Input:Bravo		(0x6e5a7d58 16904815859188886539404836864.000000) is 110_1110_0101_1010_0111_1101_0101_1000
Result:Verilog	(0x6e5a7d58 16904815859188886539404836864.000000) is 110_1110_0101_1010_0111_1101_0101_1000
Result:CPP_Sim	(0x6e5a7d58 16904815859188886539404836864.000000) is 110_1110_0101_1010_0111_1101_0101_1000
Wanted_Result	(0x6e5a7d58 16904815859188886539404836864.000000) is 110_1110_0101_1010_0111_1101_0101_1000
370: SAME

*********************** 778611905992363633882955776.000000 + 220137.593750 END*********************
Input:Alpha		(0x6c21035f 778611905992363633882955776.000000) is 110_1100_0010_0001_0000_0011_0101_1111
Input:Bravo		(0x4856fa66 220137.593750) is 100_1000_0101_0110_1111_1010_0110_0110
Result:Verilog	(0x6c21035f 778611905992363633882955776.000000) is 110_1100_0010_0001_0000_0011_0101_1111
Result:CPP_Sim	(0x6c21035f 778611905992363633882955776.000000) is 110_1100_0010_0001_0000_0011_0101_1111
Wanted_Result	(0x6c21035f 778611905992363633882955776.000000) is 110_1100_0010_0001_0000_0011_0101_1111
371: SAME

*********************** 218222271922176.000000 + 0.000000 END*********************
Input:Alpha		(0x574678d5 218222271922176.000000) is 101_0111_0100_0110_0111_1000_1101_0101
Input:Bravo		(0x01bd5d53 0.000000) is 1_1011_1101_0101_1101_0101_0011
Result:Verilog	(0x574678d5 218222271922176.000000) is 101_0111_0100_0110_0111_1000_1101_0101
Result:CPP_Sim	(0x574678d5 218222271922176.000000) is 101_0111_0100_0110_0111_1000_1101_0101
Wanted_Result	(0x574678d5 218222271922176.000000) is 101_0111_0100_0110_0111_1000_1101_0101
372: SAME

*********************** 0.000000 + 70570040.000000 END*********************
Input:Alpha		(0x1c6ce004 0.000000) is 1_1100_0110_1100_1110_0000_0000_0100
Input:Bravo		(0x4c869a07 70570040.000000) is 100_1100_1000_0110_1001_1010_0000_0111
Result:Verilog	(0x4c869a07 70570040.000000) is 100_1100_1000_0110_1001_1010_0000_0111
Result:CPP_Sim	(0x4c869a07 70570040.000000) is 100_1100_1000_0110_1001_1010_0000_0111
Wanted_Result	(0x4c869a07 70570040.000000) is 100_1100_1000_0110_1001_1010_0000_0111
373: SAME

*********************** 20430016759612833792.000000 + 0.000000 END*********************
Input:Alpha		(0x5f8dc300 20430016759612833792.000000) is 101_1111_1000_1101_1100_0011_0000_0000
Input:Bravo		(0x1892c56e 0.000000) is 1_1000_1001_0010_1100_0101_0110_1110
Result:Verilog	(0x5f8dc300 20430016759612833792.000000) is 101_1111_1000_1101_1100_0011_0000_0000
Result:CPP_Sim	(0x5f8dc300 20430016759612833792.000000) is 101_1111_1000_1101_1100_0011_0000_0000
Wanted_Result	(0x5f8dc300 20430016759612833792.000000) is 101_1111_1000_1101_1100_0011_0000_0000
374: SAME

*********************** 167640257527808.000000 + 510096864.000000 END*********************
Input:Alpha		(0x571877ca 167640257527808.000000) is 101_0111_0001_1000_0111_0111_1100_1010
Input:Bravo		(0x4df33baf 510096864.000000) is 100_1101_1111_0011_0011_1011_1010_1111
Result:Verilog	(0x571877e8 167640760844288.000000) is 101_0111_0001_1000_0111_0111_1110_1000
Result:CPP_Sim	(0x571877e8 167640760844288.000000) is 101_0111_0001_1000_0111_0111_1110_1000
Wanted_Result	(0x571877e8 167640760844288.000000) is 101_0111_0001_1000_0111_0111_1110_1000
375: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x301b8834 0.000000) is 11_0000_0001_1011_1000_1000_0011_0100
Input:Bravo		(0x256c4c3c 0.000000) is 10_0101_0110_1100_0100_1100_0011_1100
Result:Verilog	(0x301b8837 0.000000) is 11_0000_0001_1011_1000_1000_0011_0111
Result:CPP_Sim	(0x301b8838 0.000000) is 11_0000_0001_1011_1000_1000_0011_1000
Wanted_Result	(0x301b8838 0.000000) is 11_0000_0001_1011_1000_1000_0011_1000
376: ERROR

*********************** 447583628510473195924404305920.000000 + 99166.421875 END*********************
Input:Alpha		(0x70b4c710 447583628510473195924404305920.000000) is 111_0000_1011_0100_1100_0111_0001_0000
Input:Bravo		(0x47c1af36 99166.421875) is 100_0111_1100_0001_1010_1111_0011_0110
Result:Verilog	(0x70b4c710 447583628510473195924404305920.000000) is 111_0000_1011_0100_1100_0111_0001_0000
Result:CPP_Sim	(0x70b4c710 447583628510473195924404305920.000000) is 111_0000_1011_0100_1100_0111_0001_0000
Wanted_Result	(0x70b4c710 447583628510473195924404305920.000000) is 111_0000_1011_0100_1100_0111_0001_0000
377: SAME

*********************** 0.000000 + 1203.625854 END*********************
Input:Alpha		(0x01dac6d7 0.000000) is 1_1101_1010_1100_0110_1101_0111
Input:Bravo		(0x44967407 1203.625854) is 100_0100_1001_0110_0111_0100_0000_0111
Result:Verilog	(0x44967407 1203.625854) is 100_0100_1001_0110_0111_0100_0000_0111
Result:CPP_Sim	(0x44967407 1203.625854) is 100_0100_1001_0110_0111_0100_0000_0111
Wanted_Result	(0x44967407 1203.625854) is 100_0100_1001_0110_0111_0100_0000_0111
378: SAME

*********************** 63426024.000000 + 0.000000 END*********************
Input:Alpha		(0x4c71f37a 63426024.000000) is 100_1100_0111_0001_1111_0011_0111_1010
Input:Bravo		(0x10a2e5db 0.000000) is 1_0000_1010_0010_1110_0101_1101_1011
Result:Verilog	(0x4c71f37a 63426024.000000) is 100_1100_0111_0001_1111_0011_0111_1010
Result:CPP_Sim	(0x4c71f37a 63426024.000000) is 100_1100_0111_0001_1111_0011_0111_1010
Wanted_Result	(0x4c71f37a 63426024.000000) is 100_1100_0111_0001_1111_0011_0111_1010
379: SAME

*********************** 0.000000 + 26625847295747750889682888829005987840.000000 END*********************
Input:Alpha		(0x1c5da7c0 0.000000) is 1_1100_0101_1101_1010_0111_1100_0000
Input:Bravo		(0x7da03f9d 26625847295747750889682888829005987840.000000) is 111_1101_1010_0000_0011_1111_1001_1101
Result:Verilog	(0x7da03f9d 26625847295747750889682888829005987840.000000) is 111_1101_1010_0000_0011_1111_1001_1101
Result:CPP_Sim	(0x7da03f9d 26625847295747750889682888829005987840.000000) is 111_1101_1010_0000_0011_1111_1001_1101
Wanted_Result	(0x7da03f9d 26625847295747750889682888829005987840.000000) is 111_1101_1010_0000_0011_1111_1001_1101
380: SAME

*********************** 0.000000 + 292411265844183379738624.000000 END*********************
Input:Alpha		(0x059d6df5 0.000000) is 101_1001_1101_0110_1101_1111_0101
Input:Bravo		(0x6677ae96 292411265844183379738624.000000) is 110_0110_0111_0111_1010_1110_1001_0110
Result:Verilog	(0x6677ae96 292411265844183379738624.000000) is 110_0110_0111_0111_1010_1110_1001_0110
Result:CPP_Sim	(0x6677ae96 292411265844183379738624.000000) is 110_0110_0111_0111_1010_1110_1001_0110
Wanted_Result	(0x6677ae96 292411265844183379738624.000000) is 110_0110_0111_0111_1010_1110_1001_0110
381: SAME

*********************** 0.000000 + 239015.859375 END*********************
Input:Alpha		(0x2d0bc57d 0.000000) is 10_1101_0000_1011_1100_0101_0111_1101
Input:Bravo		(0x486969f7 239015.859375) is 100_1000_0110_1001_0110_1001_1111_0111
Result:Verilog	(0x486969f7 239015.859375) is 100_1000_0110_1001_0110_1001_1111_0111
Result:CPP_Sim	(0x486969f7 239015.859375) is 100_1000_0110_1001_0110_1001_1111_0111
Wanted_Result	(0x486969f7 239015.859375) is 100_1000_0110_1001_0110_1001_1111_0111
382: SAME

*********************** 0.062159 + 0.000000 END*********************
Input:Alpha		(0x3d7e99f2 0.062159) is 11_1101_0111_1110_1001_1001_1111_0010
Input:Bravo		(0x05162995 0.000000) is 101_0001_0110_0010_1001_1001_0101
Result:Verilog	(0x3d7e99f2 0.062159) is 11_1101_0111_1110_1001_1001_1111_0010
Result:CPP_Sim	(0x3d7e99f2 0.062159) is 11_1101_0111_1110_1001_1001_1111_0010
Wanted_Result	(0x3d7e99f2 0.062159) is 11_1101_0111_1110_1001_1001_1111_0010
383: SAME

*********************** 4850390258505720336104360404951498752.000000 + 135007641989240721784251197947904.000000 END*********************
Input:Alpha		(0x7c6989ad 4850390258505720336104360404951498752.000000) is 111_1100_0110_1001_1000_1001_1010_1101
Input:Bravo		(0x74d50127 135007641989240721784251197947904.000000) is 111_0100_1101_0101_0000_0001_0010_0111
Result:Verilog	(0x7c698b57 4850525263294644642535619803842871296.000000) is 111_1100_0110_1001_1000_1011_0101_0111
Result:CPP_Sim	(0x7c698b57 4850525263294644642535619803842871296.000000) is 111_1100_0110_1001_1000_1011_0101_0111
Wanted_Result	(0x7c698b57 4850525263294644642535619803842871296.000000) is 111_1100_0110_1001_1000_1011_0101_0111
384: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x114ab752 0.000000) is 1_0001_0100_1010_1011_0111_0101_0010
Input:Bravo		(0x193c84e4 0.000000) is 1_1001_0011_1100_1000_0100_1110_0100
Result:Verilog	(0x193c85ae 0.000000) is 1_1001_0011_1100_1000_0101_1010_1110
Result:CPP_Sim	(0x193c85af 0.000000) is 1_1001_0011_1100_1000_0101_1010_1111
Wanted_Result	(0x193c85af 0.000000) is 1_1001_0011_1100_1000_0101_1010_1111
385: ERROR

*********************** 3237295217069992706048.000000 + 19583621013227659651060398134162096128.000000 END*********************
Input:Alpha		(0x632f7e7f 3237295217069992706048.000000) is 110_0011_0010_1111_0111_1110_0111_1111
Input:Bravo		(0x7d6bbab1 19583621013227659651060398134162096128.000000) is 111_1101_0110_1011_1011_1010_1011_0001
Result:Verilog	(0x7d6bbab1 19583621013227659651060398134162096128.000000) is 111_1101_0110_1011_1011_1010_1011_0001
Result:CPP_Sim	(0x7d6bbab1 19583621013227659651060398134162096128.000000) is 111_1101_0110_1011_1011_1010_1011_0001
Wanted_Result	(0x7d6bbab1 19583621013227659651060398134162096128.000000) is 111_1101_0110_1011_1011_1010_1011_0001
386: SAME

*********************** 340105440303299690496.000000 + 0.000938 END*********************
Input:Alpha		(0x61937f4a 340105440303299690496.000000) is 110_0001_1001_0011_0111_1111_0100_1010
Input:Bravo		(0x3a75f754 0.000938) is 11_1010_0111_0101_1111_0111_0101_0100
Result:Verilog	(0x61937f4a 340105440303299690496.000000) is 110_0001_1001_0011_0111_1111_0100_1010
Result:CPP_Sim	(0x61937f4a 340105440303299690496.000000) is 110_0001_1001_0011_0111_1111_0100_1010
Wanted_Result	(0x61937f4a 340105440303299690496.000000) is 110_0001_1001_0011_0111_1111_0100_1010
387: SAME

*********************** 224764247824303636642180244835535945728.000000 + 42659008422494781296672692188190081024.000000 END*********************
Input:Alpha		(0x7f291805 224764247824303636642180244835535945728.000000) is 111_1111_0010_1001_0001_1000_0000_0101
Input:Bravo		(0x7e005f4e 42659008422494781296672692188190081024.000000) is 111_1110_0000_0000_0101_1111_0100_1110
Result:Verilog	(0x7f492fd8 267423246105593616113017725050100383744.000000) is 111_1111_0100_1001_0010_1111_1101_1000
Result:CPP_Sim	(0x7f492fd8 267423246105593616113017725050100383744.000000) is 111_1111_0100_1001_0010_1111_1101_1000
Wanted_Result	(0x7f492fd8 267423246105593616113017725050100383744.000000) is 111_1111_0100_1001_0010_1111_1101_1000
388: SAME

*********************** 0.000000 + 6588065316180328448.000000 END*********************
Input:Alpha		(0x06fc915c 0.000000) is 110_1111_1100_1001_0001_0101_1100
Input:Bravo		(0x5eb6db05 6588065316180328448.000000) is 101_1110_1011_0110_1101_1011_0000_0101
Result:Verilog	(0x5eb6db05 6588065316180328448.000000) is 101_1110_1011_0110_1101_1011_0000_0101
Result:CPP_Sim	(0x5eb6db05 6588065316180328448.000000) is 101_1110_1011_0110_1101_1011_0000_0101
Wanted_Result	(0x5eb6db05 6588065316180328448.000000) is 101_1110_1011_0110_1101_1011_0000_0101
389: SAME

*********************** 0.000000 + 2684789141970878464.000000 END*********************
Input:Alpha		(0x169324bd 0.000000) is 1_0110_1001_0011_0010_0100_1011_1101
Input:Bravo		(0x5e150926 2684789141970878464.000000) is 101_1110_0001_0101_0000_1001_0010_0110
Result:Verilog	(0x5e150926 2684789141970878464.000000) is 101_1110_0001_0101_0000_1001_0010_0110
Result:CPP_Sim	(0x5e150926 2684789141970878464.000000) is 101_1110_0001_0101_0000_1001_0010_0110
Wanted_Result	(0x5e150926 2684789141970878464.000000) is 101_1110_0001_0101_0000_1001_0010_0110
390: SAME

*********************** 0.000000 + 22358.470703 END*********************
Input:Alpha		(0x2caa16b4 0.000000) is 10_1100_1010_1010_0001_0110_1011_0100
Input:Bravo		(0x46aeacf1 22358.470703) is 100_0110_1010_1110_1010_1100_1111_0001
Result:Verilog	(0x46aeacf1 22358.470703) is 100_0110_1010_1110_1010_1100_1111_0001
Result:CPP_Sim	(0x46aeacf1 22358.470703) is 100_0110_1010_1110_1010_1100_1111_0001
Wanted_Result	(0x46aeacf1 22358.470703) is 100_0110_1010_1110_1010_1100_1111_0001
391: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x03815563 0.000000) is 11_1000_0001_0101_0101_0110_0011
Input:Bravo		(0x1d5eddc4 0.000000) is 1_1101_0101_1110_1101_1101_1100_0100
Result:Verilog	(0x1d5eddc4 0.000000) is 1_1101_0101_1110_1101_1101_1100_0100
Result:CPP_Sim	(0x1d5eddc4 0.000000) is 1_1101_0101_1110_1101_1101_1100_0100
Wanted_Result	(0x1d5eddc4 0.000000) is 1_1101_0101_1110_1101_1101_1100_0100
392: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0e705c27 0.000000) is _1110_0111_0000_0101_1100_0010_0111
Input:Bravo		(0x055c1c3a 0.000000) is 101_0101_1100_0001_1100_0011_1010
Result:Verilog	(0x0e705c5e 0.000000) is _1110_0111_0000_0101_1100_0101_1110
Result:CPP_Sim	(0x0e705c5e 0.000000) is _1110_0111_0000_0101_1100_0101_1110
Wanted_Result	(0x0e705c5e 0.000000) is _1110_0111_0000_0101_1100_0101_1110
393: SAME

*********************** 565668262824523071488.000000 + 31850448822468608.000000 END*********************
Input:Alpha		(0x61f551cb 565668262824523071488.000000) is 110_0001_1111_0101_0101_0001_1100_1011
Input:Bravo		(0x5ae24fa1 31850448822468608.000000) is 101_1010_1110_0010_0100_1111_1010_0001
Result:Verilog	(0x61f55554 565700104681263464448.000000) is 110_0001_1111_0101_0101_0101_0101_0100
Result:CPP_Sim	(0x61f55554 565700104681263464448.000000) is 110_0001_1111_0101_0101_0101_0101_0100
Wanted_Result	(0x61f55554 565700104681263464448.000000) is 110_0001_1111_0101_0101_0101_0101_0100
394: SAME

*********************** 0.000000 + 70108400142488004155790732215007051776.000000 END*********************
Input:Alpha		(0x15ff0215 0.000000) is 1_0101_1111_1111_0000_0010_0001_0101
Input:Bravo		(0x7e52f98c 70108400142488004155790732215007051776.000000) is 111_1110_0101_0010_1111_1001_1000_1100
Result:Verilog	(0x7e52f98c 70108400142488004155790732215007051776.000000) is 111_1110_0101_0010_1111_1001_1000_1100
Result:CPP_Sim	(0x7e52f98c 70108400142488004155790732215007051776.000000) is 111_1110_0101_0010_1111_1001_1000_1100
Wanted_Result	(0x7e52f98c 70108400142488004155790732215007051776.000000) is 111_1110_0101_0010_1111_1001_1000_1100
395: SAME

*********************** 1148413856972800.000000 + 0.000000 END*********************
Input:Alpha		(0x58828f3e 1148413856972800.000000) is 101_1000_1000_0010_1000_1111_0011_1110
Input:Bravo		(0x1b9c700b 0.000000) is 1_1011_1001_1100_0111_0000_0000_1011
Result:Verilog	(0x58828f3e 1148413856972800.000000) is 101_1000_1000_0010_1000_1111_0011_1110
Result:CPP_Sim	(0x58828f3e 1148413856972800.000000) is 101_1000_1000_0010_1000_1111_0011_1110
Wanted_Result	(0x58828f3e 1148413856972800.000000) is 101_1000_1000_0010_1000_1111_0011_1110
396: SAME

*********************** 29906860390695275855872.000000 + 0.000000 END*********************
Input:Alpha		(0x64caa822 29906860390695275855872.000000) is 110_0100_1100_1010_1010_1000_0010_0010
Input:Bravo		(0x058e54bc 0.000000) is 101_1000_1110_0101_0100_1011_1100
Result:Verilog	(0x64caa822 29906860390695275855872.000000) is 110_0100_1100_1010_1010_1000_0010_0010
Result:CPP_Sim	(0x64caa822 29906860390695275855872.000000) is 110_0100_1100_1010_1010_1000_0010_0010
Wanted_Result	(0x64caa822 29906860390695275855872.000000) is 110_0100_1100_1010_1010_1000_0010_0010
397: SAME

*********************** 9876504321014368305152.000000 + 0.000000 END*********************
Input:Alpha		(0x6405da02 9876504321014368305152.000000) is 110_0100_0000_0101_1101_1010_0000_0010
Input:Bravo		(0x22494215 0.000000) is 10_0010_0100_1001_0100_0010_0001_0101
Result:Verilog	(0x6405da02 9876504321014368305152.000000) is 110_0100_0000_0101_1101_1010_0000_0010
Result:CPP_Sim	(0x6405da02 9876504321014368305152.000000) is 110_0100_0000_0101_1101_1010_0000_0010
Wanted_Result	(0x6405da02 9876504321014368305152.000000) is 110_0100_0000_0101_1101_1010_0000_0010
398: SAME

*********************** 0.000000 + 68999298047222480896.000000 END*********************
Input:Alpha		(0x0aa47e51 0.000000) is _1010_1010_0100_0111_1110_0101_0001
Input:Bravo		(0x606f63b0 68999298047222480896.000000) is 110_0000_0110_1111_0110_0011_1011_0000
Result:Verilog	(0x606f63b0 68999298047222480896.000000) is 110_0000_0110_1111_0110_0011_1011_0000
Result:CPP_Sim	(0x606f63b0 68999298047222480896.000000) is 110_0000_0110_1111_0110_0011_1011_0000
Wanted_Result	(0x606f63b0 68999298047222480896.000000) is 110_0000_0110_1111_0110_0011_1011_0000
399: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x171e433c 0.000000) is 1_0111_0001_1110_0100_0011_0011_1100
Input:Bravo		(0x1bef35a3 0.000000) is 1_1011_1110_1111_0011_0101_1010_0011
Result:Verilog	(0x1bef84c4 0.000000) is 1_1011_1110_1111_1000_0100_1100_0100
Result:CPP_Sim	(0x1bef84c5 0.000000) is 1_1011_1110_1111_1000_0100_1100_0101
Wanted_Result	(0x1bef84c5 0.000000) is 1_1011_1110_1111_1000_0100_1100_0101
400: ERROR

*********************** 111575000950694352892379309887455232.000000 + 267087544179883650917925889926758400.000000 END*********************
Input:Alpha		(0x79abe894 111575000950694352892379309887455232.000000) is 111_1001_1010_1011_1110_1000_1001_0100
Input:Bravo		(0x7a4dc1bb 267087544179883650917925889926758400.000000) is 111_1010_0100_1101_1100_0001_1011_1011
Result:Verilog	(0x7a91db02 378662525323537375244220801428226048.000000) is 111_1010_1001_0001_1101_1011_0000_0010
Result:CPP_Sim	(0x7a91db02 378662525323537375244220801428226048.000000) is 111_1010_1001_0001_1101_1011_0000_0010
Wanted_Result	(0x7a91db02 378662525323537375244220801428226048.000000) is 111_1010_1001_0001_1101_1011_0000_0010
401: SAME

*********************** 0.000000 + 53875923732135936.000000 END*********************
Input:Alpha		(0x195af055 0.000000) is 1_1001_0101_1010_1111_0000_0101_0101
Input:Bravo		(0x5b3f67de 53875923732135936.000000) is 101_1011_0011_1111_0110_0111_1101_1110
Result:Verilog	(0x5b3f67de 53875923732135936.000000) is 101_1011_0011_1111_0110_0111_1101_1110
Result:CPP_Sim	(0x5b3f67de 53875923732135936.000000) is 101_1011_0011_1111_0110_0111_1101_1110
Wanted_Result	(0x5b3f67de 53875923732135936.000000) is 101_1011_0011_1111_0110_0111_1101_1110
402: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x34c3b90f 0.000000) is 11_0100_1100_0011_1011_1001_0000_1111
Input:Bravo		(0x1884085a 0.000000) is 1_1000_1000_0100_0000_1000_0101_1010
Result:Verilog	(0x34c3b90f 0.000000) is 11_0100_1100_0011_1011_1001_0000_1111
Result:CPP_Sim	(0x34c3b90f 0.000000) is 11_0100_1100_0011_1011_1001_0000_1111
Wanted_Result	(0x34c3b90f 0.000000) is 11_0100_1100_0011_1011_1001_0000_1111
403: SAME

*********************** 3373794789949440.000000 + 0.005868 END*********************
Input:Alpha		(0x593fc72d 3373794789949440.000000) is 101_1001_0011_1111_1100_0111_0010_1101
Input:Bravo		(0x3bc04a6b 0.005868) is 11_1011_1100_0000_0100_1010_0110_1011
Result:Verilog	(0x593fc72d 3373794789949440.000000) is 101_1001_0011_1111_1100_0111_0010_1101
Result:CPP_Sim	(0x593fc72d 3373794789949440.000000) is 101_1001_0011_1111_1100_0111_0010_1101
Wanted_Result	(0x593fc72d 3373794789949440.000000) is 101_1001_0011_1111_1100_0111_0010_1101
404: SAME

*********************** 3790542380245881731269452070125568.000000 + 130554109327697787570479955968.000000 END*********************
Input:Alpha		(0x773ae35f 3790542380245881731269452070125568.000000) is 111_0111_0011_1010_1110_0011_0101_1111
Input:Bravo		(0x6fd2ebea 130554109327697787570479955968.000000) is 110_1111_1101_0010_1110_1011_1110_1010
Result:Verilog	(0x773ae504 3790672673435016517543385202950144.000000) is 111_0111_0011_1010_1110_0101_0000_0100
Result:CPP_Sim	(0x773ae505 3790672982920026338888453927731200.000000) is 111_0111_0011_1010_1110_0101_0000_0101
Wanted_Result	(0x773ae505 3790672982920026338888453927731200.000000) is 111_0111_0011_1010_1110_0101_0000_0101
405: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x19d55392 0.000000) is 1_1001_1101_0101_0101_0011_1001_0010
Input:Bravo		(0x23e4fa13 0.000000) is 10_0011_1110_0100_1111_1010_0001_0011
Result:Verilog	(0x23e4fa20 0.000000) is 10_0011_1110_0100_1111_1010_0010_0000
Result:CPP_Sim	(0x23e4fa20 0.000000) is 10_0011_1110_0100_1111_1010_0010_0000
Wanted_Result	(0x23e4fa20 0.000000) is 10_0011_1110_0100_1111_1010_0010_0000
406: SAME

*********************** 0.000004 + 0.000000 END*********************
Input:Alpha		(0x368198db 0.000004) is 11_0110_1000_0001_1001_1000_1101_1011
Input:Bravo		(0x1d56a8f5 0.000000) is 1_1101_0101_0110_1010_1000_1111_0101
Result:Verilog	(0x368198db 0.000004) is 11_0110_1000_0001_1001_1000_1101_1011
Result:CPP_Sim	(0x368198db 0.000004) is 11_0110_1000_0001_1001_1000_1101_1011
Wanted_Result	(0x368198db 0.000004) is 11_0110_1000_0001_1001_1000_1101_1011
407: SAME

*********************** 12.240196 + 1935.656494 END*********************
Input:Alpha		(0x4143d7d8 12.240196) is 100_0001_0100_0011_1101_0111_1101_1000
Input:Bravo		(0x44f1f502 1935.656494) is 100_0100_1111_0001_1111_0101_0000_0010
Result:Verilog	(0x44f37cb1 1947.896606) is 100_0100_1111_0011_0111_1100_1011_0001
Result:CPP_Sim	(0x44f37cb2 1947.896729) is 100_0100_1111_0011_0111_1100_1011_0010
Wanted_Result	(0x44f37cb2 1947.896729) is 100_0100_1111_0011_0111_1100_1011_0010
408: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x22b2c52f 0.000000) is 10_0010_1011_0010_1100_0101_0010_1111
Input:Bravo		(0x233929a3 0.000000) is 10_0011_0011_1001_0010_1001_1010_0011
Result:Verilog	(0x2389461d 0.000000) is 10_0011_1000_1001_0100_0110_0001_1101
Result:CPP_Sim	(0x2389461d 0.000000) is 10_0011_1000_1001_0100_0110_0001_1101
Wanted_Result	(0x2389461d 0.000000) is 10_0011_1000_1001_0100_0110_0001_1101
409: SAME

*********************** 0.000000 + 0.000085 END*********************
Input:Alpha		(0x1fd444a3 0.000000) is 1_1111_1101_0100_0100_0100_1010_0011
Input:Bravo		(0x38b1c745 0.000085) is 11_1000_1011_0001_1100_0111_0100_0101
Result:Verilog	(0x38b1c745 0.000085) is 11_1000_1011_0001_1100_0111_0100_0101
Result:CPP_Sim	(0x38b1c745 0.000085) is 11_1000_1011_0001_1100_0111_0100_0101
Wanted_Result	(0x38b1c745 0.000085) is 11_1000_1011_0001_1100_0111_0100_0101
410: SAME

*********************** 0.000000 + 17428889726396708194389650497863680.000000 END*********************
Input:Alpha		(0x218c232f 0.000000) is 10_0001_1000_1100_0010_0011_0010_1111
Input:Bravo		(0x7856d3e1 17428889726396708194389650497863680.000000) is 111_1000_0101_0110_1101_0011_1110_0001
Result:Verilog	(0x7856d3e1 17428889726396708194389650497863680.000000) is 111_1000_0101_0110_1101_0011_1110_0001
Result:CPP_Sim	(0x7856d3e1 17428889726396708194389650497863680.000000) is 111_1000_0101_0110_1101_0011_1110_0001
Wanted_Result	(0x7856d3e1 17428889726396708194389650497863680.000000) is 111_1000_0101_0110_1101_0011_1110_0001
411: SAME

*********************** 3542765010944.000000 + 0.000000 END*********************
Input:Alpha		(0x544e3750 3542765010944.000000) is 101_0100_0100_1110_0011_0111_0101_0000
Input:Bravo		(0x0656cb52 0.000000) is 110_0101_0110_1100_1011_0101_0010
Result:Verilog	(0x544e3750 3542765010944.000000) is 101_0100_0100_1110_0011_0111_0101_0000
Result:CPP_Sim	(0x544e3750 3542765010944.000000) is 101_0100_0100_1110_0011_0111_0101_0000
Wanted_Result	(0x544e3750 3542765010944.000000) is 101_0100_0100_1110_0011_0111_0101_0000
412: SAME

*********************** 38075510905924362664046199546977452032.000000 + 0.000051 END*********************
Input:Alpha		(0x7de5289d 38075510905924362664046199546977452032.000000) is 111_1101_1110_0101_0010_1000_1001_1101
Input:Bravo		(0x38541152 0.000051) is 11_1000_0101_0100_0001_0001_0101_0010
Result:Verilog	(0x7de5289d 38075510905924362664046199546977452032.000000) is 111_1101_1110_0101_0010_1000_1001_1101
Result:CPP_Sim	(0x7de5289d 38075510905924362664046199546977452032.000000) is 111_1101_1110_0101_0010_1000_1001_1101
Wanted_Result	(0x7de5289d 38075510905924362664046199546977452032.000000) is 111_1101_1110_0101_0010_1000_1001_1101
413: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x28a00d67 0.000000) is 10_1000_1010_0000_0000_1101_0110_0111
Input:Bravo		(0x0889a6ee 0.000000) is _1000_1000_1001_1010_0110_1110_1110
Result:Verilog	(0x28a00d67 0.000000) is 10_1000_1010_0000_0000_1101_0110_0111
Result:CPP_Sim	(0x28a00d67 0.000000) is 10_1000_1010_0000_0000_1101_0110_0111
Wanted_Result	(0x28a00d67 0.000000) is 10_1000_1010_0000_0000_1101_0110_0111
414: SAME

*********************** 0.000000 + 1.486836 END*********************
Input:Alpha		(0x18c37502 0.000000) is 1_1000_1100_0011_0111_0101_0000_0010
Input:Bravo		(0x3fbe50a3 1.486836) is 11_1111_1011_1110_0101_0000_1010_0011
Result:Verilog	(0x3fbe50a3 1.486836) is 11_1111_1011_1110_0101_0000_1010_0011
Result:CPP_Sim	(0x3fbe50a3 1.486836) is 11_1111_1011_1110_0101_0000_1010_0011
Wanted_Result	(0x3fbe50a3 1.486836) is 11_1111_1011_1110_0101_0000_1010_0011
415: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2478dc92 0.000000) is 10_0100_0111_1000_1101_1100_1001_0010
Input:Bravo		(0x126f5d96 0.000000) is 1_0010_0110_1111_0101_1101_1001_0110
Result:Verilog	(0x2478dc92 0.000000) is 10_0100_0111_1000_1101_1100_1001_0010
Result:CPP_Sim	(0x2478dc92 0.000000) is 10_0100_0111_1000_1101_1100_1001_0010
Wanted_Result	(0x2478dc92 0.000000) is 10_0100_0111_1000_1101_1100_1001_0010
416: SAME

*********************** 0.000534 + 0.103418 END*********************
Input:Alpha		(0x3a0c125e 0.000534) is 11_1010_0000_1100_0001_0010_0101_1110
Input:Bravo		(0x3dd3cce7 0.103418) is 11_1101_1101_0011_1100_1100_1110_0111
Result:Verilog	(0x3dd4e50b 0.103952) is 11_1101_1101_0100_1110_0101_0000_1011
Result:CPP_Sim	(0x3dd4e50c 0.103952) is 11_1101_1101_0100_1110_0101_0000_1100
Wanted_Result	(0x3dd4e50c 0.103952) is 11_1101_1101_0100_1110_0101_0000_1100
417: ERROR

*********************** 6761137826532077456752377856.000000 + 32154661856173415869911662592.000000 END*********************
Input:Alpha		(0x6daec575 6761137826532077456752377856.000000) is 110_1101_1010_1110_1100_0101_0111_0101
Input:Bravo		(0x6ecfcb6d 32154661856173415869911662592.000000) is 110_1110_1100_1111_1100_1011_0110_1101
Result:Verilog	(0x6efb7cca 38915799092409682967958388736.000000) is 110_1110_1111_1011_0111_1100_1100_1010
Result:CPP_Sim	(0x6efb7cca 38915799092409682967958388736.000000) is 110_1110_1111_1011_0111_1100_1100_1010
Wanted_Result	(0x6efb7cca 38915799092409682967958388736.000000) is 110_1110_1111_1011_0111_1100_1100_1010
418: SAME

*********************** 59327729631232.000000 + 30534.316406 END*********************
Input:Alpha		(0x5657d541 59327729631232.000000) is 101_0110_0101_0111_1101_0101_0100_0001
Input:Bravo		(0x46ee8ca2 30534.316406) is 100_0110_1110_1110_1000_1100_1010_0010
Result:Verilog	(0x5657d541 59327729631232.000000) is 101_0110_0101_0111_1101_0101_0100_0001
Result:CPP_Sim	(0x5657d541 59327729631232.000000) is 101_0110_0101_0111_1101_0101_0100_0001
Wanted_Result	(0x5657d541 59327729631232.000000) is 101_0110_0101_0111_1101_0101_0100_0001
419: SAME

*********************** 0.000000 + 307696640.000000 END*********************
Input:Alpha		(0x2a9015d9 0.000000) is 10_1010_1001_0000_0001_0101_1101_1001
Input:Bravo		(0x4d92b8a0 307696640.000000) is 100_1101_1001_0010_1011_1000_1010_0000
Result:Verilog	(0x4d92b8a0 307696640.000000) is 100_1101_1001_0010_1011_1000_1010_0000
Result:CPP_Sim	(0x4d92b8a0 307696640.000000) is 100_1101_1001_0010_1011_1000_1010_0000
Wanted_Result	(0x4d92b8a0 307696640.000000) is 100_1101_1001_0010_1011_1000_1010_0000
420: SAME

*********************** 0.000006 + 917.647156 END*********************
Input:Alpha		(0x36c1788c 0.000006) is 11_0110_1100_0001_0111_1000_1000_1100
Input:Bravo		(0x4465696b 917.647156) is 100_0100_0110_0101_0110_1001_0110_1011
Result:Verilog	(0x4465696b 917.647156) is 100_0100_0110_0101_0110_1001_0110_1011
Result:CPP_Sim	(0x4465696b 917.647156) is 100_0100_0110_0101_0110_1001_0110_1011
Wanted_Result	(0x4465696b 917.647156) is 100_0100_0110_0101_0110_1001_0110_1011
421: SAME

*********************** 1226541304405825114153789947904.000000 + 3773163441115217041922457600.000000 END*********************
Input:Alpha		(0x7177b2b3 1226541304405825114153789947904.000000) is 111_0001_0111_0111_1011_0010_1011_0011
Input:Bravo		(0x6d431167 3773163441115217041922457600.000000) is 110_1101_0100_0011_0001_0001_0110_0111
Result:Verilog	(0x717875c4 1230314437446706097722371342336.000000) is 111_0001_0111_1000_0111_0101_1100_0100
Result:CPP_Sim	(0x717875c4 1230314437446706097722371342336.000000) is 111_0001_0111_1000_0111_0101_1100_0100
Wanted_Result	(0x717875c4 1230314437446706097722371342336.000000) is 111_0001_0111_1000_0111_0101_1100_0100
422: SAME

*********************** 433663993018480328704.000000 + 0.000000 END*********************
Input:Alpha		(0x61bc1260 433663993018480328704.000000) is 110_0001_1011_1100_0001_0010_0110_0000
Input:Bravo		(0x32bb8a8b 0.000000) is 11_0010_1011_1011_1000_1010_1000_1011
Result:Verilog	(0x61bc1260 433663993018480328704.000000) is 110_0001_1011_1100_0001_0010_0110_0000
Result:CPP_Sim	(0x61bc1260 433663993018480328704.000000) is 110_0001_1011_1100_0001_0010_0110_0000
Wanted_Result	(0x61bc1260 433663993018480328704.000000) is 110_0001_1011_1100_0001_0010_0110_0000
423: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x32350669 0.000000) is 11_0010_0011_0101_0000_0110_0110_1001
Input:Bravo		(0x046ed78f 0.000000) is 100_0110_1110_1101_0111_1000_1111
Result:Verilog	(0x32350669 0.000000) is 11_0010_0011_0101_0000_0110_0110_1001
Result:CPP_Sim	(0x32350669 0.000000) is 11_0010_0011_0101_0000_0110_0110_1001
Wanted_Result	(0x32350669 0.000000) is 11_0010_0011_0101_0000_0110_0110_1001
424: SAME

*********************** 33631839977472.000000 + 147417399296.000000 END*********************
Input:Alpha		(0x55f4b42f 33631839977472.000000) is 101_0101_1111_0100_1011_0100_0010_1111
Input:Bravo		(0x52094b0c 147417399296.000000) is 101_0010_0000_1001_0100_1011_0000_1100
Result:Verilog	(0x55f5c6c5 33779257180160.000000) is 101_0101_1111_0101_1100_0110_1100_0101
Result:CPP_Sim	(0x55f5c6c5 33779257180160.000000) is 101_0101_1111_0101_1100_0110_1100_0101
Wanted_Result	(0x55f5c6c5 33779257180160.000000) is 101_0101_1111_0101_1100_0110_1100_0101
425: SAME

*********************** 0.039214 + 5226423151597807706568640486703104.000000 END*********************
Input:Alpha		(0x3d209ed4 0.039214) is 11_1101_0010_0000_1001_1110_1101_0100
Input:Bravo		(0x7780d75e 5226423151597807706568640486703104.000000) is 111_0111_1000_0000_1101_0111_0101_1110
Result:Verilog	(0x7780d75e 5226423151597807706568640486703104.000000) is 111_0111_1000_0000_1101_0111_0101_1110
Result:CPP_Sim	(0x7780d75e 5226423151597807706568640486703104.000000) is 111_0111_1000_0000_1101_0111_0101_1110
Wanted_Result	(0x7780d75e 5226423151597807706568640486703104.000000) is 111_0111_1000_0000_1101_0111_0101_1110
426: SAME

*********************** 3671995.250000 + 0.000000 END*********************
Input:Alpha		(0x4a601eed 3671995.250000) is 100_1010_0110_0000_0001_1110_1110_1101
Input:Bravo		(0x116ed624 0.000000) is 1_0001_0110_1110_1101_0110_0010_0100
Result:Verilog	(0x4a601eed 3671995.250000) is 100_1010_0110_0000_0001_1110_1110_1101
Result:CPP_Sim	(0x4a601eed 3671995.250000) is 100_1010_0110_0000_0001_1110_1110_1101
Wanted_Result	(0x4a601eed 3671995.250000) is 100_1010_0110_0000_0001_1110_1110_1101
427: SAME

*********************** 35828592611116224680516884135229259776.000000 + 202014.171875 END*********************
Input:Alpha		(0x7dd7a2b0 35828592611116224680516884135229259776.000000) is 111_1101_1101_0111_1010_0010_1011_0000
Input:Bravo		(0x4845478b 202014.171875) is 100_1000_0100_0101_0100_0111_1000_1011
Result:Verilog	(0x7dd7a2b0 35828592611116224680516884135229259776.000000) is 111_1101_1101_0111_1010_0010_1011_0000
Result:CPP_Sim	(0x7dd7a2b0 35828592611116224680516884135229259776.000000) is 111_1101_1101_0111_1010_0010_1011_0000
Wanted_Result	(0x7dd7a2b0 35828592611116224680516884135229259776.000000) is 111_1101_1101_0111_1010_0010_1011_0000
428: SAME

*********************** 1596654.875000 + 0.000000 END*********************
Input:Alpha		(0x49c2e777 1596654.875000) is 100_1001_1100_0010_1110_0111_0111_0111
Input:Bravo		(0x2677b017 0.000000) is 10_0110_0111_0111_1011_0000_0001_0111
Result:Verilog	(0x49c2e777 1596654.875000) is 100_1001_1100_0010_1110_0111_0111_0111
Result:CPP_Sim	(0x49c2e777 1596654.875000) is 100_1001_1100_0010_1110_0111_0111_0111
Wanted_Result	(0x49c2e777 1596654.875000) is 100_1001_1100_0010_1110_0111_0111_0111
429: SAME

*********************** 27773880320.000000 + 1239263531500375638016.000000 END*********************
Input:Alpha		(0x50ceee79 27773880320.000000) is 101_0000_1100_1110_1110_1110_0111_1001
Input:Bravo		(0x62865c79 1239263531500375638016.000000) is 110_0010_1000_0110_0101_1100_0111_1001
Result:Verilog	(0x62865c79 1239263531500375638016.000000) is 110_0010_1000_0110_0101_1100_0111_1001
Result:CPP_Sim	(0x62865c79 1239263531500375638016.000000) is 110_0010_1000_0110_0101_1100_0111_1001
Wanted_Result	(0x62865c79 1239263531500375638016.000000) is 110_0010_1000_0110_0101_1100_0111_1001
430: SAME

*********************** 214871025648691620872192.000000 + 253267889528261631855796775026688.000000 END*********************
Input:Alpha		(0x663600ba 214871025648691620872192.000000) is 110_0110_0011_0110_0000_0000_1011_1010
Input:Bravo		(0x7547cb0b 253267889528261631855796775026688.000000) is 111_0101_0100_0111_1100_1011_0000_1011
Result:Verilog	(0x7547cb0b 253267889528261631855796775026688.000000) is 111_0101_0100_0111_1100_1011_0000_1011
Result:CPP_Sim	(0x7547cb0b 253267889528261631855796775026688.000000) is 111_0101_0100_0111_1100_1011_0000_1011
Wanted_Result	(0x7547cb0b 253267889528261631855796775026688.000000) is 111_0101_0100_0111_1100_1011_0000_1011
431: SAME

*********************** 155747866965077173818142979260416.000000 + 0.000000 END*********************
Input:Alpha		(0x74f5ba10 155747866965077173818142979260416.000000) is 111_0100_1111_0101_1011_1010_0001_0000
Input:Bravo		(0x20421318 0.000000) is 10_0000_0100_0010_0001_0011_0001_1000
Result:Verilog	(0x74f5ba10 155747866965077173818142979260416.000000) is 111_0100_1111_0101_1011_1010_0001_0000
Result:CPP_Sim	(0x74f5ba10 155747866965077173818142979260416.000000) is 111_0100_1111_0101_1011_1010_0001_0000
Wanted_Result	(0x74f5ba10 155747866965077173818142979260416.000000) is 111_0100_1111_0101_1011_1010_0001_0000
432: SAME

*********************** 0.000000 + 1517227389351542915072.000000 END*********************
Input:Alpha		(0x331b97f2 0.000000) is 11_0011_0001_1011_1001_0111_1111_0010
Input:Bravo		(0x62a47f85 1517227389351542915072.000000) is 110_0010_1010_0100_0111_1111_1000_0101
Result:Verilog	(0x62a47f85 1517227389351542915072.000000) is 110_0010_1010_0100_0111_1111_1000_0101
Result:CPP_Sim	(0x62a47f85 1517227389351542915072.000000) is 110_0010_1010_0100_0111_1111_1000_0101
Wanted_Result	(0x62a47f85 1517227389351542915072.000000) is 110_0010_1010_0100_0111_1111_1000_0101
433: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0f11de86 0.000000) is _1111_0001_0001_1101_1110_1000_0110
Input:Bravo		(0x09736d33 0.000000) is _1001_0111_0011_0110_1101_0011_0011
Result:Verilog	(0x0f11edbc 0.000000) is _1111_0001_0001_1110_1101_1011_1100
Result:CPP_Sim	(0x0f11edbd 0.000000) is _1111_0001_0001_1110_1101_1011_1101
Wanted_Result	(0x0f11edbd 0.000000) is _1111_0001_0001_1110_1101_1011_1101
434: ERROR

*********************** 0.000000 + 0.000309 END*********************
Input:Alpha		(0x29930c27 0.000000) is 10_1001_1001_0011_0000_1100_0010_0111
Input:Bravo		(0x39a1f45f 0.000309) is 11_1001_1010_0001_1111_0100_0101_1111
Result:Verilog	(0x39a1f45f 0.000309) is 11_1001_1010_0001_1111_0100_0101_1111
Result:CPP_Sim	(0x39a1f45f 0.000309) is 11_1001_1010_0001_1111_0100_0101_1111
Wanted_Result	(0x39a1f45f 0.000309) is 11_1001_1010_0001_1111_0100_0101_1111
435: SAME

*********************** 147497011904512.000000 + 61254245782191603712.000000 END*********************
Input:Alpha		(0x570625d3 147497011904512.000000) is 101_0111_0000_0110_0010_0101_1101_0011
Input:Bravo		(0x605484b3 61254245782191603712.000000) is 110_0000_0101_0100_1000_0100_1011_0011
Result:Verilog	(0x605484d4 61254390917726470144.000000) is 110_0000_0101_0100_1000_0100_1101_0100
Result:CPP_Sim	(0x605484d5 61254395315772981248.000000) is 110_0000_0101_0100_1000_0100_1101_0101
Wanted_Result	(0x605484d5 61254395315772981248.000000) is 110_0000_0101_0100_1000_0100_1101_0101
436: ERROR

*********************** 44983190021386829862223231660305940480.000000 + 259938.109375 END*********************
Input:Alpha		(0x7e075dca 44983190021386829862223231660305940480.000000) is 111_1110_0000_0111_0101_1101_1100_1010
Input:Bravo		(0x487dd887 259938.109375) is 100_1000_0111_1101_1101_1000_1000_0111
Result:Verilog	(0x7e075dca 44983190021386829862223231660305940480.000000) is 111_1110_0000_0111_0101_1101_1100_1010
Result:CPP_Sim	(0x7e075dca 44983190021386829862223231660305940480.000000) is 111_1110_0000_0111_0101_1101_1100_1010
Wanted_Result	(0x7e075dca 44983190021386829862223231660305940480.000000) is 111_1110_0000_0111_0101_1101_1100_1010
437: SAME

*********************** 317899584.000000 + 28165604428551815168.000000 END*********************
Input:Alpha		(0x4d97961a 317899584.000000) is 100_1101_1001_0111_1001_0110_0001_1010
Input:Bravo		(0x5fc3702a 28165604428551815168.000000) is 101_1111_1100_0011_0111_0000_0010_1010
Result:Verilog	(0x5fc3702a 28165604428551815168.000000) is 101_1111_1100_0011_0111_0000_0010_1010
Result:CPP_Sim	(0x5fc3702a 28165604428551815168.000000) is 101_1111_1100_0011_0111_0000_0010_1010
Wanted_Result	(0x5fc3702a 28165604428551815168.000000) is 101_1111_1100_0011_0111_0000_0010_1010
438: SAME

*********************** 962584303486629883408189282574139392.000000 + nan END*********************
Input:Alpha		(0x7b396312 962584303486629883408189282574139392.000000) is 111_1011_0011_1001_0110_0011_0001_0010
Input:Bravo		(0x7fcc9c83 nan) is 111_1111_1100_1100_1001_1100_1000_0011
Result:Verilog	(0x7fcd1c82 nan) is 111_1111_1100_1101_0001_1100_1000_0010
Result:CPP_Sim	(0x7fcd1c83 nan) is 111_1111_1100_1101_0001_1100_1000_0011
Wanted_Result	(0x7fcc9c83 nan) is 111_1111_1100_1100_1001_1100_1000_0011
439: ERROR

*********************** 13154754428670738169856.000000 + 46732152832.000000 END*********************
Input:Alpha		(0x643247b9 13154754428670738169856.000000) is 110_0100_0011_0010_0100_0111_1011_1001
Input:Bravo		(0x512e1741 46732152832.000000) is 101_0001_0010_1110_0001_0111_0100_0001
Result:Verilog	(0x643247b9 13154754428670738169856.000000) is 110_0100_0011_0010_0100_0111_1011_1001
Result:CPP_Sim	(0x643247b9 13154754428670738169856.000000) is 110_0100_0011_0010_0100_0111_1011_1001
Wanted_Result	(0x643247b9 13154754428670738169856.000000) is 110_0100_0011_0010_0100_0111_1011_1001
440: SAME

*********************** 114839117824.000000 + 0.000000 END*********************
Input:Alpha		(0x51d5e78f 114839117824.000000) is 101_0001_1101_0101_1110_0111_1000_1111
Input:Bravo		(0x2152e68e 0.000000) is 10_0001_0101_0010_1110_0110_1000_1110
Result:Verilog	(0x51d5e78f 114839117824.000000) is 101_0001_1101_0101_1110_0111_1000_1111
Result:CPP_Sim	(0x51d5e78f 114839117824.000000) is 101_0001_1101_0101_1110_0111_1000_1111
Wanted_Result	(0x51d5e78f 114839117824.000000) is 101_0001_1101_0101_1110_0111_1000_1111
441: SAME

*********************** 358261.000000 + 0.000000 END*********************
Input:Alpha		(0x48aeeea0 358261.000000) is 100_1000_1010_1110_1110_1110_1010_0000
Input:Bravo		(0x1c36067c 0.000000) is 1_1100_0011_0110_0000_0110_0111_1100
Result:Verilog	(0x48aeeea0 358261.000000) is 100_1000_1010_1110_1110_1110_1010_0000
Result:CPP_Sim	(0x48aeeea0 358261.000000) is 100_1000_1010_1110_1110_1110_1010_0000
Wanted_Result	(0x48aeeea0 358261.000000) is 100_1000_1010_1110_1110_1110_1010_0000
442: SAME

*********************** 0.000000 + 17224.656250 END*********************
Input:Alpha		(0x32c1bcb2 0.000000) is 11_0010_1100_0001_1011_1100_1011_0010
Input:Bravo		(0x46869150 17224.656250) is 100_0110_1000_0110_1001_0001_0101_0000
Result:Verilog	(0x46869150 17224.656250) is 100_0110_1000_0110_1001_0001_0101_0000
Result:CPP_Sim	(0x46869150 17224.656250) is 100_0110_1000_0110_1001_0001_0101_0000
Wanted_Result	(0x46869150 17224.656250) is 100_0110_1000_0110_1001_0001_0101_0000
443: SAME

*********************** 18543020900643571236864.000000 + 5509701990850073646027153599759384576.000000 END*********************
Input:Alpha		(0x647b4e07 18543020900643571236864.000000) is 110_0100_0111_1011_0100_1110_0000_0111
Input:Bravo		(0x7c84a429 5509701990850073646027153599759384576.000000) is 111_1100_1000_0100_1010_0100_0010_1001
Result:Verilog	(0x7c84a429 5509701990850073646027153599759384576.000000) is 111_1100_1000_0100_1010_0100_0010_1001
Result:CPP_Sim	(0x7c84a429 5509701990850073646027153599759384576.000000) is 111_1100_1000_0100_1010_0100_0010_1001
Wanted_Result	(0x7c84a429 5509701990850073646027153599759384576.000000) is 111_1100_1000_0100_1010_0100_0010_1001
444: SAME

*********************** 2459008243719088024861016064.000000 + 0.000001 END*********************
Input:Alpha		(0x6cfe4168 2459008243719088024861016064.000000) is 110_1100_1111_1110_0100_0001_0110_1000
Input:Bravo		(0x354a3c81 0.000001) is 11_0101_0100_1010_0011_1100_1000_0001
Result:Verilog	(0x6cfe4168 2459008243719088024861016064.000000) is 110_1100_1111_1110_0100_0001_0110_1000
Result:CPP_Sim	(0x6cfe4168 2459008243719088024861016064.000000) is 110_1100_1111_1110_0100_0001_0110_1000
Wanted_Result	(0x6cfe4168 2459008243719088024861016064.000000) is 110_1100_1111_1110_0100_0001_0110_1000
445: SAME

*********************** 10016184791667310592.000000 + 774203637760.000000 END*********************
Input:Alpha		(0x5f0b00a3 10016184791667310592.000000) is 101_1111_0000_1011_0000_0000_1010_0011
Input:Bravo		(0x53344222 774203637760.000000) is 101_0011_0011_0100_0100_0010_0010_0010
Result:Verilog	(0x5f0b00a3 10016184791667310592.000000) is 101_1111_0000_1011_0000_0000_1010_0011
Result:CPP_Sim	(0x5f0b00a4 10016185891178938368.000000) is 101_1111_0000_1011_0000_0000_1010_0100
Wanted_Result	(0x5f0b00a4 10016185891178938368.000000) is 101_1111_0000_1011_0000_0000_1010_0100
446: ERROR

*********************** 0.000000 + 2211552428032.000000 END*********************
Input:Alpha		(0x2a92078c 0.000000) is 10_1010_1001_0010_0000_0111_1000_1100
Input:Bravo		(0x5400bab3 2211552428032.000000) is 101_0100_0000_0000_1011_1010_1011_0011
Result:Verilog	(0x5400bab3 2211552428032.000000) is 101_0100_0000_0000_1011_1010_1011_0011
Result:CPP_Sim	(0x5400bab3 2211552428032.000000) is 101_0100_0000_0000_1011_1010_1011_0011
Wanted_Result	(0x5400bab3 2211552428032.000000) is 101_0100_0000_0000_1011_1010_1011_0011
447: SAME

*********************** 19516505530967198641974725836800.000000 + 1563857240979406848.000000 END*********************
Input:Alpha		(0x7376553b 19516505530967198641974725836800.000000) is 111_0011_0111_0110_0101_0101_0011_1011
Input:Bravo		(0x5dad9f7f 1563857240979406848.000000) is 101_1101_1010_1101_1001_1111_0111_1111
Result:Verilog	(0x7376553b 19516505530967198641974725836800.000000) is 111_0011_0111_0110_0101_0101_0011_1011
Result:CPP_Sim	(0x7376553b 19516505530967198641974725836800.000000) is 111_0011_0111_0110_0101_0101_0011_1011
Wanted_Result	(0x7376553b 19516505530967198641974725836800.000000) is 111_0011_0111_0110_0101_0101_0011_1011
448: SAME

*********************** 0.000005 + 0.000000 END*********************
Input:Alpha		(0x36a53a38 0.000005) is 11_0110_1010_0101_0011_1010_0011_1000
Input:Bravo		(0x028833c1 0.000000) is 10_1000_1000_0011_0011_1100_0001
Result:Verilog	(0x36a53a38 0.000005) is 11_0110_1010_0101_0011_1010_0011_1000
Result:CPP_Sim	(0x36a53a38 0.000005) is 11_0110_1010_0101_0011_1010_0011_1000
Wanted_Result	(0x36a53a38 0.000005) is 11_0110_1010_0101_0011_1010_0011_1000
449: SAME

*********************** 760535190922636145197056.000000 + 53113620019812499456.000000 END*********************
Input:Alpha		(0x67210cb2 760535190922636145197056.000000) is 110_0111_0010_0001_0000_1100_1011_0010
Input:Bravo		(0x6038465f 53113620019812499456.000000) is 110_0000_0011_1000_0100_0110_0101_1111
Result:Verilog	(0x67210f93 760588297369442098085888.000000) is 110_0111_0010_0001_0000_1111_1001_0011
Result:CPP_Sim	(0x67210f93 760588297369442098085888.000000) is 110_0111_0010_0001_0000_1111_1001_0011
Wanted_Result	(0x67210f93 760588297369442098085888.000000) is 110_0111_0010_0001_0000_1111_1001_0011
450: SAME

*********************** 0.010386 + 0.163279 END*********************
Input:Alpha		(0x3c2a2820 0.010386) is 11_1100_0010_1010_0010_1000_0010_0000
Input:Bravo		(0x3e273286 0.163279) is 11_1110_0010_0111_0011_0010_1000_0110
Result:Verilog	(0x3e31d508 0.173664) is 11_1110_0011_0001_1101_0101_0000_1000
Result:CPP_Sim	(0x3e31d508 0.173664) is 11_1110_0011_0001_1101_0101_0000_1000
Wanted_Result	(0x3e31d508 0.173664) is 11_1110_0011_0001_1101_0101_0000_1000
451: SAME

*********************** 4.399789 + 0.000677 END*********************
Input:Alpha		(0x408ccb12 4.399789) is 100_0000_1000_1100_1100_1011_0001_0010
Input:Bravo		(0x3a3185ea 0.000677) is 11_1010_0011_0001_1000_0101_1110_1010
Result:Verilog	(0x408cd09e 4.400466) is 100_0000_1000_1100_1101_0000_1001_1110
Result:CPP_Sim	(0x408cd09e 4.400466) is 100_0000_1000_1100_1101_0000_1001_1110
Wanted_Result	(0x408cd09e 4.400466) is 100_0000_1000_1100_1101_0000_1001_1110
452: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x06a50b0d 0.000000) is 110_1010_0101_0000_1011_0000_1101
Input:Bravo		(0x0e24612c 0.000000) is _1110_0010_0100_0110_0001_0010_1100
Result:Verilog	(0x0e246276 0.000000) is _1110_0010_0100_0110_0010_0111_0110
Result:CPP_Sim	(0x0e246276 0.000000) is _1110_0010_0100_0110_0010_0111_0110
Wanted_Result	(0x0e246276 0.000000) is _1110_0010_0100_0110_0010_0111_0110
453: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x19f4f614 0.000000) is 1_1001_1111_0100_1111_0110_0001_0100
Input:Bravo		(0x01de6e1f 0.000000) is 1_1101_1110_0110_1110_0001_1111
Result:Verilog	(0x19f4f614 0.000000) is 1_1001_1111_0100_1111_0110_0001_0100
Result:CPP_Sim	(0x19f4f614 0.000000) is 1_1001_1111_0100_1111_0110_0001_0100
Wanted_Result	(0x19f4f614 0.000000) is 1_1001_1111_0100_1111_0110_0001_0100
454: SAME

*********************** 0.000000 + 55575490824605080963178262132353400832.000000 END*********************
Input:Alpha		(0x0df0fdaf 0.000000) is _1101_1111_0000_1111_1101_1010_1111
Input:Bravo		(0x7e273dcd 55575490824605080963178262132353400832.000000) is 111_1110_0010_0111_0011_1101_1100_1101
Result:Verilog	(0x7e273dcd 55575490824605080963178262132353400832.000000) is 111_1110_0010_0111_0011_1101_1100_1101
Result:CPP_Sim	(0x7e273dcd 55575490824605080963178262132353400832.000000) is 111_1110_0010_0111_0011_1101_1100_1101
Wanted_Result	(0x7e273dcd 55575490824605080963178262132353400832.000000) is 111_1110_0010_0111_0011_1101_1100_1101
455: SAME

*********************** 603533148160.000000 + 28663859117794787328.000000 END*********************
Input:Alpha		(0x530c8561 603533148160.000000) is 101_0011_0000_1100_1000_0101_0110_0001
Input:Bravo		(0x5fc6e53e 28663859117794787328.000000) is 101_1111_1100_0110_1110_0101_0011_1110
Result:Verilog	(0x5fc6e53e 28663859117794787328.000000) is 101_1111_1100_0110_1110_0101_0011_1110
Result:CPP_Sim	(0x5fc6e53e 28663859117794787328.000000) is 101_1111_1100_0110_1110_0101_0011_1110
Wanted_Result	(0x5fc6e53e 28663859117794787328.000000) is 101_1111_1100_0110_1110_0101_0011_1110
456: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1f7a245b 0.000000) is 1_1111_0111_1010_0010_0100_0101_1011
Input:Bravo		(0x1bbb7401 0.000000) is 1_1011_1011_1011_0111_0100_0000_0001
Result:Verilog	(0x1f7b9b43 0.000000) is 1_1111_0111_1011_1001_1011_0100_0011
Result:CPP_Sim	(0x1f7b9b43 0.000000) is 1_1111_0111_1011_1001_1011_0100_0011
Wanted_Result	(0x1f7b9b43 0.000000) is 1_1111_0111_1011_1001_1011_0100_0011
457: SAME

*********************** 2626479822091724716212210156380880896.000000 + 201733668864.000000 END*********************
Input:Alpha		(0x7bfcebba 2626479822091724716212210156380880896.000000) is 111_1011_1111_1100_1110_1011_1011_1010
Input:Bravo		(0x523be10e 201733668864.000000) is 101_0010_0011_1011_1110_0001_0000_1110
Result:Verilog	(0x7bfcebba 2626479822091724716212210156380880896.000000) is 111_1011_1111_1100_1110_1011_1011_1010
Result:CPP_Sim	(0x7bfcebba 2626479822091724716212210156380880896.000000) is 111_1011_1111_1100_1110_1011_1011_1010
Wanted_Result	(0x7bfcebba 2626479822091724716212210156380880896.000000) is 111_1011_1111_1100_1110_1011_1011_1010
458: SAME

*********************** 894762859435739054080.000000 + 71546162801337696256.000000 END*********************
Input:Alpha		(0x62420551 894762859435739054080.000000) is 110_0010_0100_0010_0000_0101_0101_0001
Input:Bravo		(0x607839c2 71546162801337696256.000000) is 110_0000_0111_1000_0011_1001_1100_0010
Result:Verilog	(0x625188ed 966309013440983728128.000000) is 110_0010_0101_0001_1000_1000_1110_1101
Result:CPP_Sim	(0x625188ed 966309013440983728128.000000) is 110_0010_0101_0001_1000_1000_1110_1101
Wanted_Result	(0x625188ed 966309013440983728128.000000) is 110_0010_0101_0001_1000_1000_1110_1101
459: SAME

*********************** 1614977920.000000 + 3225860352.000000 END*********************
Input:Alpha		(0x4ec08537 1614977920.000000) is 100_1110_1100_0000_1000_0101_0011_0111
Input:Bravo		(0x4f4046b9 3225860352.000000) is 100_1111_0100_0000_0100_0110_1011_1001
Result:Verilog	(0x4f9044aa 4840838144.000000) is 100_1111_1001_0000_0100_0100_1010_1010
Result:CPP_Sim	(0x4f9044aa 4840838144.000000) is 100_1111_1001_0000_0100_0100_1010_1010
Wanted_Result	(0x4f9044aa 4840838144.000000) is 100_1111_1001_0000_0100_0100_1010_1010
460: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x15c27643 0.000000) is 1_0101_1100_0010_0111_0110_0100_0011
Input:Bravo		(0x2dcb85da 0.000000) is 10_1101_1100_1011_1000_0101_1101_1010
Result:Verilog	(0x2dcb85da 0.000000) is 10_1101_1100_1011_1000_0101_1101_1010
Result:CPP_Sim	(0x2dcb85da 0.000000) is 10_1101_1100_1011_1000_0101_1101_1010
Wanted_Result	(0x2dcb85da 0.000000) is 10_1101_1100_1011_1000_0101_1101_1010
461: SAME

*********************** 0.000000 + 3.320179 END*********************
Input:Alpha		(0x227488dc 0.000000) is 10_0010_0111_0100_1000_1000_1101_1100
Input:Bravo		(0x40547dcf 3.320179) is 100_0000_0101_0100_0111_1101_1100_1111
Result:Verilog	(0x40547dcf 3.320179) is 100_0000_0101_0100_0111_1101_1100_1111
Result:CPP_Sim	(0x40547dcf 3.320179) is 100_0000_0101_0100_0111_1101_1100_1111
Wanted_Result	(0x40547dcf 3.320179) is 100_0000_0101_0100_0111_1101_1100_1111
462: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x01cc408d 0.000000) is 1_1100_1100_0100_0000_1000_1101
Input:Bravo		(0x15eade17 0.000000) is 1_0101_1110_1010_1101_1110_0001_0111
Result:Verilog	(0x15eade17 0.000000) is 1_0101_1110_1010_1101_1110_0001_0111
Result:CPP_Sim	(0x15eade17 0.000000) is 1_0101_1110_1010_1101_1110_0001_0111
Wanted_Result	(0x15eade17 0.000000) is 1_0101_1110_1010_1101_1110_0001_0111
463: SAME

*********************** 0.000000 + 0.000058 END*********************
Input:Alpha		(0x1e021d4e 0.000000) is 1_1110_0000_0010_0001_1101_0100_1110
Input:Bravo		(0x38717ac5 0.000058) is 11_1000_0111_0001_0111_1010_1100_0101
Result:Verilog	(0x38717ac5 0.000058) is 11_1000_0111_0001_0111_1010_1100_0101
Result:CPP_Sim	(0x38717ac5 0.000058) is 11_1000_0111_0001_0111_1010_1100_0101
Wanted_Result	(0x38717ac5 0.000058) is 11_1000_0111_0001_0111_1010_1100_0101
464: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x187311d8 0.000000) is 1_1000_0111_0011_0001_0001_1101_1000
Input:Bravo		(0x05232a01 0.000000) is 101_0010_0011_0010_1010_0000_0001
Result:Verilog	(0x187311d8 0.000000) is 1_1000_0111_0011_0001_0001_1101_1000
Result:CPP_Sim	(0x187311d8 0.000000) is 1_1000_0111_0011_0001_0001_1101_1000
Wanted_Result	(0x187311d8 0.000000) is 1_1000_0111_0011_0001_0001_1101_1000
465: SAME

*********************** 0.000000 + 5402259357696.000000 END*********************
Input:Alpha		(0x18a9c124 0.000000) is 1_1000_1010_1001_1100_0001_0010_0100
Input:Bravo		(0x549d39f8 5402259357696.000000) is 101_0100_1001_1101_0011_1001_1111_1000
Result:Verilog	(0x549d39f8 5402259357696.000000) is 101_0100_1001_1101_0011_1001_1111_1000
Result:CPP_Sim	(0x549d39f8 5402259357696.000000) is 101_0100_1001_1101_0011_1001_1111_1000
Wanted_Result	(0x549d39f8 5402259357696.000000) is 101_0100_1001_1101_0011_1001_1111_1000
466: SAME

*********************** 202.361435 + 3211413082341376.000000 END*********************
Input:Alpha		(0x434a5c87 202.361435) is 100_0011_0100_1010_0101_1100_1000_0111
Input:Bravo		(0x59368c36 3211413082341376.000000) is 101_1001_0011_0110_1000_1100_0011_0110
Result:Verilog	(0x59368c36 3211413082341376.000000) is 101_1001_0011_0110_1000_1100_0011_0110
Result:CPP_Sim	(0x59368c36 3211413082341376.000000) is 101_1001_0011_0110_1000_1100_0011_0110
Wanted_Result	(0x59368c36 3211413082341376.000000) is 101_1001_0011_0110_1000_1100_0011_0110
467: SAME

*********************** 0.000000 + 1961202.500000 END*********************
Input:Alpha		(0x0ecebfe2 0.000000) is _1110_1100_1110_1011_1111_1110_0010
Input:Bravo		(0x49ef6794 1961202.500000) is 100_1001_1110_1111_0110_0111_1001_0100
Result:Verilog	(0x49ef6794 1961202.500000) is 100_1001_1110_1111_0110_0111_1001_0100
Result:CPP_Sim	(0x49ef6794 1961202.500000) is 100_1001_1110_1111_0110_0111_1001_0100
Wanted_Result	(0x49ef6794 1961202.500000) is 100_1001_1110_1111_0110_0111_1001_0100
468: SAME

*********************** 1033854833255267537256448.000000 + 0.000000 END*********************
Input:Alpha		(0x675aed62 1033854833255267537256448.000000) is 110_0111_0101_1010_1110_1101_0110_0010
Input:Bravo		(0x28c3b5f6 0.000000) is 10_1000_1100_0011_1011_0101_1111_0110
Result:Verilog	(0x675aed62 1033854833255267537256448.000000) is 110_0111_0101_1010_1110_1101_0110_0010
Result:CPP_Sim	(0x675aed62 1033854833255267537256448.000000) is 110_0111_0101_1010_1110_1101_0110_0010
Wanted_Result	(0x675aed62 1033854833255267537256448.000000) is 110_0111_0101_1010_1110_1101_0110_0010
469: SAME

*********************** 26979174.000000 + 258497064311081761141371447541760.000000 END*********************
Input:Alpha		(0x4bcdd5b3 26979174.000000) is 100_1011_1100_1101_1101_0101_1011_0011
Input:Bravo		(0x754beb11 258497064311081761141371447541760.000000) is 111_0101_0100_1011_1110_1011_0001_0001
Result:Verilog	(0x754beb11 258497064311081761141371447541760.000000) is 111_0101_0100_1011_1110_1011_0001_0001
Result:CPP_Sim	(0x754beb11 258497064311081761141371447541760.000000) is 111_0101_0100_1011_1110_1011_0001_0001
Wanted_Result	(0x754beb11 258497064311081761141371447541760.000000) is 111_0101_0100_1011_1110_1011_0001_0001
470: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x26eaf3c3 0.000000) is 10_0110_1110_1010_1111_0011_1100_0011
Input:Bravo		(0x1eda5b14 0.000000) is 1_1110_1101_1010_0101_1011_0001_0100
Result:Verilog	(0x26eaf49d 0.000000) is 10_0110_1110_1010_1111_0100_1001_1101
Result:CPP_Sim	(0x26eaf49d 0.000000) is 10_0110_1110_1010_1111_0100_1001_1101
Wanted_Result	(0x26eaf49d 0.000000) is 10_0110_1110_1010_1111_0100_1001_1101
471: SAME

*********************** 10088961015808.000000 + 14662.030273 END*********************
Input:Alpha		(0x5512d04f 10088961015808.000000) is 101_0101_0001_0010_1101_0000_0100_1111
Input:Bravo		(0x4665181f 14662.030273) is 100_0110_0110_0101_0001_1000_0001_1111
Result:Verilog	(0x5512d04f 10088961015808.000000) is 101_0101_0001_0010_1101_0000_0100_1111
Result:CPP_Sim	(0x5512d04f 10088961015808.000000) is 101_0101_0001_0010_1101_0000_0100_1111
Wanted_Result	(0x5512d04f 10088961015808.000000) is 101_0101_0001_0010_1101_0000_0100_1111
472: SAME

*********************** 0.001143 + 38583443456.000000 END*********************
Input:Alpha		(0x3a95cf15 0.001143) is 11_1010_1001_0101_1100_1111_0001_0101
Input:Bravo		(0x510fbc0a 38583443456.000000) is 101_0001_0000_1111_1011_1100_0000_1010
Result:Verilog	(0x510fbc0a 38583443456.000000) is 101_0001_0000_1111_1011_1100_0000_1010
Result:CPP_Sim	(0x510fbc0a 38583443456.000000) is 101_0001_0000_1111_1011_1100_0000_1010
Wanted_Result	(0x510fbc0a 38583443456.000000) is 101_0001_0000_1111_1011_1100_0000_1010
473: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x18a0f92d 0.000000) is 1_1000_1010_0000_1111_1001_0010_1101
Input:Bravo		(0x1cd7d467 0.000000) is 1_1100_1101_0111_1101_0100_0110_0111
Result:Verilog	(0x1cd87560 0.000000) is 1_1100_1101_1000_0111_0101_0110_0000
Result:CPP_Sim	(0x1cd87560 0.000000) is 1_1100_1101_1000_0111_0101_0110_0000
Wanted_Result	(0x1cd87560 0.000000) is 1_1100_1101_1000_0111_0101_0110_0000
474: SAME

*********************** 0.000000 + 1064863954158361369378816.000000 END*********************
Input:Alpha		(0x3187f5cc 0.000000) is 11_0001_1000_0111_1111_0101_1100_1100
Input:Bravo		(0x67617e64 1064863954158361369378816.000000) is 110_0111_0110_0001_0111_1110_0110_0100
Result:Verilog	(0x67617e64 1064863954158361369378816.000000) is 110_0111_0110_0001_0111_1110_0110_0100
Result:CPP_Sim	(0x67617e64 1064863954158361369378816.000000) is 110_0111_0110_0001_0111_1110_0110_0100
Wanted_Result	(0x67617e64 1064863954158361369378816.000000) is 110_0111_0110_0001_0111_1110_0110_0100
475: SAME

*********************** 735539275089085894727041024.000000 + 51820.058594 END*********************
Input:Alpha		(0x6c181b20 735539275089085894727041024.000000) is 110_1100_0001_1000_0001_1011_0010_0000
Input:Bravo		(0x474a6c0f 51820.058594) is 100_0111_0100_1010_0110_1100_0000_1111
Result:Verilog	(0x6c181b20 735539275089085894727041024.000000) is 110_1100_0001_1000_0001_1011_0010_0000
Result:CPP_Sim	(0x6c181b20 735539275089085894727041024.000000) is 110_1100_0001_1000_0001_1011_0010_0000
Wanted_Result	(0x6c181b20 735539275089085894727041024.000000) is 110_1100_0001_1000_0001_1011_0010_0000
476: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x152d043f 0.000000) is 1_0101_0010_1101_0000_0100_0011_1111
Input:Bravo		(0x0e8ca3fc 0.000000) is _1110_1000_1100_1010_0011_1111_1100
Result:Verilog	(0x152d08a4 0.000000) is 1_0101_0010_1101_0000_1000_1010_0100
Result:CPP_Sim	(0x152d08a4 0.000000) is 1_0101_0010_1101_0000_1000_1010_0100
Wanted_Result	(0x152d08a4 0.000000) is 1_0101_0010_1101_0000_1000_1010_0100
477: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x079ee9de 0.000000) is 111_1001_1110_1110_1001_1101_1110
Input:Bravo		(0x16f944cc 0.000000) is 1_0110_1111_1001_0100_0100_1100_1100
Result:Verilog	(0x16f944cc 0.000000) is 1_0110_1111_1001_0100_0100_1100_1100
Result:CPP_Sim	(0x16f944cc 0.000000) is 1_0110_1111_1001_0100_0100_1100_1100
Wanted_Result	(0x16f944cc 0.000000) is 1_0110_1111_1001_0100_0100_1100_1100
478: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x24778213 0.000000) is 10_0100_0111_0111_1000_0010_0001_0011
Input:Bravo		(0x25a1072d 0.000000) is 10_0101_1010_0001_0000_0111_0010_1101
Result:Verilog	(0x25bff76f 0.000000) is 10_0101_1011_1111_1111_0111_0110_1111
Result:CPP_Sim	(0x25bff76f 0.000000) is 10_0101_1011_1111_1111_0111_0110_1111
Wanted_Result	(0x25bff76f 0.000000) is 10_0101_1011_1111_1111_0111_0110_1111
479: SAME

*********************** 3938423296.000000 + 0.028635 END*********************
Input:Alpha		(0x4f6abf92 3938423296.000000) is 100_1111_0110_1010_1011_1111_1001_0010
Input:Bravo		(0x3cea93eb 0.028635) is 11_1100_1110_1010_1001_0011_1110_1011
Result:Verilog	(0x4f6abf92 3938423296.000000) is 100_1111_0110_1010_1011_1111_1001_0010
Result:CPP_Sim	(0x4f6abf92 3938423296.000000) is 100_1111_0110_1010_1011_1111_1001_0010
Wanted_Result	(0x4f6abf92 3938423296.000000) is 100_1111_0110_1010_1011_1111_1001_0010
480: SAME

*********************** 0.000000 + 2805138148753028868472832.000000 END*********************
Input:Alpha		(0x2ac4312e 0.000000) is 10_1010_1100_0100_0011_0001_0010_1110
Input:Bravo		(0x681480b6 2805138148753028868472832.000000) is 110_1000_0001_0100_1000_0000_1011_0110
Result:Verilog	(0x681480b6 2805138148753028868472832.000000) is 110_1000_0001_0100_1000_0000_1011_0110
Result:CPP_Sim	(0x681480b6 2805138148753028868472832.000000) is 110_1000_0001_0100_1000_0000_1011_0110
Wanted_Result	(0x681480b6 2805138148753028868472832.000000) is 110_1000_0001_0100_1000_0000_1011_0110
481: SAME

*********************** 0.000000 + 11029546170882515469584039936.000000 END*********************
Input:Alpha		(0x1187cde3 0.000000) is 1_0001_1000_0111_1100_1101_1110_0011
Input:Bravo		(0x6e0e8db5 11029546170882515469584039936.000000) is 110_1110_0000_1110_1000_1101_1011_0101
Result:Verilog	(0x6e0e8db5 11029546170882515469584039936.000000) is 110_1110_0000_1110_1000_1101_1011_0101
Result:CPP_Sim	(0x6e0e8db5 11029546170882515469584039936.000000) is 110_1110_0000_1110_1000_1101_1011_0101
Wanted_Result	(0x6e0e8db5 11029546170882515469584039936.000000) is 110_1110_0000_1110_1000_1101_1011_0101
482: SAME

*********************** 12.690656 + 0.000000 END*********************
Input:Alpha		(0x414b0ced 12.690656) is 100_0001_0100_1011_0000_1100_1110_1101
Input:Bravo		(0x20568dc5 0.000000) is 10_0000_0101_0110_1000_1101_1100_0101
Result:Verilog	(0x414b0ced 12.690656) is 100_0001_0100_1011_0000_1100_1110_1101
Result:CPP_Sim	(0x414b0ced 12.690656) is 100_0001_0100_1011_0000_1100_1110_1101
Wanted_Result	(0x414b0ced 12.690656) is 100_0001_0100_1011_0000_1100_1110_1101
483: SAME

*********************** 0.000030 + 0.000000 END*********************
Input:Alpha		(0x37fdf549 0.000030) is 11_0111_1111_1101_1111_0101_0100_1001
Input:Bravo		(0x28a5fa4f 0.000000) is 10_1000_1010_0101_1111_1010_0100_1111
Result:Verilog	(0x37fdf549 0.000030) is 11_0111_1111_1101_1111_0101_0100_1001
Result:CPP_Sim	(0x37fdf549 0.000030) is 11_0111_1111_1101_1111_0101_0100_1001
Wanted_Result	(0x37fdf549 0.000030) is 11_0111_1111_1101_1111_0101_0100_1001
484: SAME

*********************** 631867.687500 + 0.000000 END*********************
Input:Alpha		(0x491a43bb 631867.687500) is 100_1001_0001_1010_0100_0011_1011_1011
Input:Bravo		(0x03cbcafc 0.000000) is 11_1100_1011_1100_1010_1111_1100
Result:Verilog	(0x491a43bb 631867.687500) is 100_1001_0001_1010_0100_0011_1011_1011
Result:CPP_Sim	(0x491a43bb 631867.687500) is 100_1001_0001_1010_0100_0011_1011_1011
Wanted_Result	(0x491a43bb 631867.687500) is 100_1001_0001_1010_0100_0011_1011_1011
485: SAME

*********************** 0.000000 + 164914387867444092759787438080.000000 END*********************
Input:Alpha		(0x1df1e561 0.000000) is 1_1101_1111_0001_1110_0101_0110_0001
Input:Bravo		(0x7005377f 164914387867444092759787438080.000000) is 111_0000_0000_0101_0011_0111_0111_1111
Result:Verilog	(0x7005377f 164914387867444092759787438080.000000) is 111_0000_0000_0101_0011_0111_0111_1111
Result:CPP_Sim	(0x7005377f 164914387867444092759787438080.000000) is 111_0000_0000_0101_0011_0111_0111_1111
Wanted_Result	(0x7005377f 164914387867444092759787438080.000000) is 111_0000_0000_0101_0011_0111_0111_1111
486: SAME

*********************** 0.000000 + 10514347009604808194521735102464.000000 END*********************
Input:Alpha		(0x22a62611 0.000000) is 10_0010_1010_0110_0010_0110_0001_0001
Input:Bravo		(0x7304b5b0 10514347009604808194521735102464.000000) is 111_0011_0000_0100_1011_0101_1011_0000
Result:Verilog	(0x7304b5b0 10514347009604808194521735102464.000000) is 111_0011_0000_0100_1011_0101_1011_0000
Result:CPP_Sim	(0x7304b5b0 10514347009604808194521735102464.000000) is 111_0011_0000_0100_1011_0101_1011_0000
Wanted_Result	(0x7304b5b0 10514347009604808194521735102464.000000) is 111_0011_0000_0100_1011_0101_1011_0000
487: SAME

*********************** 0.000003 + 846485827239280640.000000 END*********************
Input:Alpha		(0x366a4f9e 0.000003) is 11_0110_0110_1010_0100_1111_1001_1110
Input:Bravo		(0x5d3bf526 846485827239280640.000000) is 101_1101_0011_1011_1111_0101_0010_0110
Result:Verilog	(0x5d3bf526 846485827239280640.000000) is 101_1101_0011_1011_1111_0101_0010_0110
Result:CPP_Sim	(0x5d3bf526 846485827239280640.000000) is 101_1101_0011_1011_1111_0101_0010_0110
Wanted_Result	(0x5d3bf526 846485827239280640.000000) is 101_1101_0011_1011_1111_0101_0010_0110
488: SAME

*********************** 593.776978 + 2336803584.000000 END*********************
Input:Alpha		(0x441471ba 593.776978) is 100_0100_0001_0100_0111_0001_1011_1010
Input:Bravo		(0x4f0b48cb 2336803584.000000) is 100_1111_0000_1011_0100_1000_1100_1011
Result:Verilog	(0x4f0b48cd 2336804096.000000) is 100_1111_0000_1011_0100_1000_1100_1101
Result:CPP_Sim	(0x4f0b48cd 2336804096.000000) is 100_1111_0000_1011_0100_1000_1100_1101
Wanted_Result	(0x4f0b48cd 2336804096.000000) is 100_1111_0000_1011_0100_1000_1100_1101
489: SAME

*********************** 191838893426467039605199261900210176.000000 + 396532233737493234143389418520576.000000 END*********************
Input:Alpha		(0x7a13c98d 191838893426467039605199261900210176.000000) is 111_1010_0001_0011_1100_1001_1000_1101
Input:Bravo		(0x759c6786 396532233737493234143389418520576.000000) is 111_0101_1001_1100_0110_0111_1000_0110
Result:Verilog	(0x7a1417c0 192235410572810304048770550985654272.000000) is 111_1010_0001_0100_0001_0111_1100_0000
Result:CPP_Sim	(0x7a1417c1 192235430379850932614854949371641856.000000) is 111_1010_0001_0100_0001_0111_1100_0001
Wanted_Result	(0x7a1417c1 192235430379850932614854949371641856.000000) is 111_1010_0001_0100_0001_0111_1100_0001
490: ERROR

*********************** 0.000004 + 202935766060219427192832.000000 END*********************
Input:Alpha		(0x366cc72f 0.000004) is 11_0110_0110_1100_1100_0111_0010_1111
Input:Bravo		(0x662be4ae 202935766060219427192832.000000) is 110_0110_0010_1011_1110_0100_1010_1110
Result:Verilog	(0x662be4ae 202935766060219427192832.000000) is 110_0110_0010_1011_1110_0100_1010_1110
Result:CPP_Sim	(0x662be4ae 202935766060219427192832.000000) is 110_0110_0010_1011_1110_0100_1010_1110
Wanted_Result	(0x662be4ae 202935766060219427192832.000000) is 110_0110_0010_1011_1110_0100_1010_1110
491: SAME

*********************** 0.028177 + 20158172.000000 END*********************
Input:Alpha		(0x3ce6d395 0.028177) is 11_1100_1110_0110_1101_0011_1001_0101
Input:Bravo		(0x4b99cb6e 20158172.000000) is 100_1011_1001_1001_1100_1011_0110_1110
Result:Verilog	(0x4b99cb6e 20158172.000000) is 100_1011_1001_1001_1100_1011_0110_1110
Result:CPP_Sim	(0x4b99cb6e 20158172.000000) is 100_1011_1001_1001_1100_1011_0110_1110
Wanted_Result	(0x4b99cb6e 20158172.000000) is 100_1011_1001_1001_1100_1011_0110_1110
492: SAME

*********************** 116962219050797404268146857082880.000000 + 1069.920410 END*********************
Input:Alpha		(0x74b888aa 116962219050797404268146857082880.000000) is 111_0100_1011_1000_1000_1000_1010_1010
Input:Bravo		(0x4485bd74 1069.920410) is 100_0100_1000_0101_1011_1101_0111_0100
Result:Verilog	(0x74b888aa 116962219050797404268146857082880.000000) is 111_0100_1011_1000_1000_1000_1010_1010
Result:CPP_Sim	(0x74b888aa 116962219050797404268146857082880.000000) is 111_0100_1011_1000_1000_1000_1010_1010
Wanted_Result	(0x74b888aa 116962219050797404268146857082880.000000) is 111_0100_1011_1000_1000_1000_1010_1010
493: SAME

*********************** 1356420453681768431616.000000 + 0.000000 END*********************
Input:Alpha		(0x6293103b 1356420453681768431616.000000) is 110_0010_1001_0011_0001_0000_0011_1011
Input:Bravo		(0x19300abe 0.000000) is 1_1001_0011_0000_0000_1010_1011_1110
Result:Verilog	(0x6293103b 1356420453681768431616.000000) is 110_0010_1001_0011_0001_0000_0011_1011
Result:CPP_Sim	(0x6293103b 1356420453681768431616.000000) is 110_0010_1001_0011_0001_0000_0011_1011
Wanted_Result	(0x6293103b 1356420453681768431616.000000) is 110_0010_1001_0011_0001_0000_0011_1011
494: SAME

*********************** 50402559953116690175229952.000000 + 0.000000 END*********************
Input:Alpha		(0x6a26c4a1 50402559953116690175229952.000000) is 110_1010_0010_0110_1100_0100_1010_0001
Input:Bravo		(0x31fdcfcd 0.000000) is 11_0001_1111_1101_1100_1111_1100_1101
Result:Verilog	(0x6a26c4a1 50402559953116690175229952.000000) is 110_1010_0010_0110_1100_0100_1010_0001
Result:CPP_Sim	(0x6a26c4a1 50402559953116690175229952.000000) is 110_1010_0010_0110_1100_0100_1010_0001
Wanted_Result	(0x6a26c4a1 50402559953116690175229952.000000) is 110_1010_0010_0110_1100_0100_1010_0001
495: SAME

*********************** 42501557714944.000000 + 0.000000 END*********************
Input:Alpha		(0x561a9ea9 42501557714944.000000) is 101_0110_0001_1010_1001_1110_1010_1001
Input:Bravo		(0x14eaf5cf 0.000000) is 1_0100_1110_1010_1111_0101_1100_1111
Result:Verilog	(0x561a9ea9 42501557714944.000000) is 101_0110_0001_1010_1001_1110_1010_1001
Result:CPP_Sim	(0x561a9ea9 42501557714944.000000) is 101_0110_0001_1010_1001_1110_1010_1001
Wanted_Result	(0x561a9ea9 42501557714944.000000) is 101_0110_0001_1010_1001_1110_1010_1001
496: SAME

*********************** 0.000000 + 1534051557411205008064512.000000 END*********************
Input:Alpha		(0x1a125083 0.000000) is 1_1010_0001_0010_0101_0000_1000_0011
Input:Bravo		(0x67a26c8d 1534051557411205008064512.000000) is 110_0111_1010_0010_0110_1100_1000_1101
Result:Verilog	(0x67a26c8d 1534051557411205008064512.000000) is 110_0111_1010_0010_0110_1100_1000_1101
Result:CPP_Sim	(0x67a26c8d 1534051557411205008064512.000000) is 110_0111_1010_0010_0110_1100_1000_1101
Wanted_Result	(0x67a26c8d 1534051557411205008064512.000000) is 110_0111_1010_0010_0110_1100_1000_1101
497: SAME

*********************** 0.000000 + 62308705470775296.000000 END*********************
Input:Alpha		(0x02f98384 0.000000) is 10_1111_1001_1000_0011_1000_0100
Input:Bravo		(0x5b5d5d70 62308705470775296.000000) is 101_1011_0101_1101_0101_1101_0111_0000
Result:Verilog	(0x5b5d5d70 62308705470775296.000000) is 101_1011_0101_1101_0101_1101_0111_0000
Result:CPP_Sim	(0x5b5d5d70 62308705470775296.000000) is 101_1011_0101_1101_0101_1101_0111_0000
Wanted_Result	(0x5b5d5d70 62308705470775296.000000) is 101_1011_0101_1101_0101_1101_0111_0000
498: SAME

*********************** 0.000000 + 0.001888 END*********************
Input:Alpha		(0x07f8fa52 0.000000) is 111_1111_1000_1111_1010_0101_0010
Input:Bravo		(0x3af778cd 0.001888) is 11_1010_1111_0111_0111_1000_1100_1101
Result:Verilog	(0x3af778cd 0.001888) is 11_1010_1111_0111_0111_1000_1100_1101
Result:CPP_Sim	(0x3af778cd 0.001888) is 11_1010_1111_0111_0111_1000_1100_1101
Wanted_Result	(0x3af778cd 0.001888) is 11_1010_1111_0111_0111_1000_1100_1101
499: SAME

*********************** 0.000000 + 39525081088.000000 END*********************
Input:Alpha		(0x040357c0 0.000000) is 100_0000_0011_0101_0111_1100_0000
Input:Bravo		(0x51133e0e 39525081088.000000) is 101_0001_0001_0011_0011_1110_0000_1110
Result:Verilog	(0x51133e0e 39525081088.000000) is 101_0001_0001_0011_0011_1110_0000_1110
Result:CPP_Sim	(0x51133e0e 39525081088.000000) is 101_0001_0001_0011_0011_1110_0000_1110
Wanted_Result	(0x51133e0e 39525081088.000000) is 101_0001_0001_0011_0011_1110_0000_1110
500: SAME

*********************** 0.381377 + 0.000000 END*********************
Input:Alpha		(0x3ec343c9 0.381377) is 11_1110_1100_0011_0100_0011_1100_1001
Input:Bravo		(0x21f53d21 0.000000) is 10_0001_1111_0101_0011_1101_0010_0001
Result:Verilog	(0x3ec343c9 0.381377) is 11_1110_1100_0011_0100_0011_1100_1001
Result:CPP_Sim	(0x3ec343c9 0.381377) is 11_1110_1100_0011_0100_0011_1100_1001
Wanted_Result	(0x3ec343c9 0.381377) is 11_1110_1100_0011_0100_0011_1100_1001
501: SAME

*********************** 9.528699 + 269107423630826930176.000000 END*********************
Input:Alpha		(0x4118758d 9.528699) is 100_0001_0001_1000_0111_0101_1000_1101
Input:Bravo		(0x616969da 269107423630826930176.000000) is 110_0001_0110_1001_0110_1001_1101_1010
Result:Verilog	(0x616969da 269107423630826930176.000000) is 110_0001_0110_1001_0110_1001_1101_1010
Result:CPP_Sim	(0x616969da 269107423630826930176.000000) is 110_0001_0110_1001_0110_1001_1101_1010
Wanted_Result	(0x616969da 269107423630826930176.000000) is 110_0001_0110_1001_0110_1001_1101_1010
502: SAME

*********************** 0.000000 + 5304669008690899094914051981967360.000000 END*********************
Input:Alpha		(0x14f9f2d1 0.000000) is 1_0100_1111_1001_1111_0010_1101_0001
Input:Bravo		(0x7782c52b 5304669008690899094914051981967360.000000) is 111_0111_1000_0010_1100_0101_0010_1011
Result:Verilog	(0x7782c52b 5304669008690899094914051981967360.000000) is 111_0111_1000_0010_1100_0101_0010_1011
Result:CPP_Sim	(0x7782c52b 5304669008690899094914051981967360.000000) is 111_0111_1000_0010_1100_0101_0010_1011
Wanted_Result	(0x7782c52b 5304669008690899094914051981967360.000000) is 111_0111_1000_0010_1100_0101_0010_1011
503: SAME

*********************** 0.322990 + 2504999946944512.000000 END*********************
Input:Alpha		(0x3ea55f01 0.322990) is 11_1110_1010_0101_0101_1111_0000_0001
Input:Bravo		(0x590e648c 2504999946944512.000000) is 101_1001_0000_1110_0110_0100_1000_1100
Result:Verilog	(0x590e648c 2504999946944512.000000) is 101_1001_0000_1110_0110_0100_1000_1100
Result:CPP_Sim	(0x590e648c 2504999946944512.000000) is 101_1001_0000_1110_0110_0100_1000_1100
Wanted_Result	(0x590e648c 2504999946944512.000000) is 101_1001_0000_1110_0110_0100_1000_1100
504: SAME

*********************** 18182.980469 + 0.000088 END*********************
Input:Alpha		(0x468e0df6 18182.980469) is 100_0110_1000_1110_0000_1101_1111_0110
Input:Bravo		(0x38b9288e 0.000088) is 11_1000_1011_1001_0010_1000_1000_1110
Result:Verilog	(0x468e0df6 18182.980469) is 100_0110_1000_1110_0000_1101_1111_0110
Result:CPP_Sim	(0x468e0df6 18182.980469) is 100_0110_1000_1110_0000_1101_1111_0110
Wanted_Result	(0x468e0df6 18182.980469) is 100_0110_1000_1110_0000_1101_1111_0110
505: SAME

*********************** 1432750336.000000 + 10419178394570381925707326463640862720.000000 END*********************
Input:Alpha		(0x4eaacc12 1432750336.000000) is 100_1110_1010_1010_1100_1100_0001_0010
Input:Bravo		(0x7cfad525 10419178394570381925707326463640862720.000000) is 111_1100_1111_1010_1101_0101_0010_0101
Result:Verilog	(0x7cfad525 10419178394570381925707326463640862720.000000) is 111_1100_1111_1010_1101_0101_0010_0101
Result:CPP_Sim	(0x7cfad525 10419178394570381925707326463640862720.000000) is 111_1100_1111_1010_1101_0101_0010_0101
Wanted_Result	(0x7cfad525 10419178394570381925707326463640862720.000000) is 111_1100_1111_1010_1101_0101_0010_0101
506: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1ee50d3c 0.000000) is 1_1110_1110_0101_0000_1101_0011_1100
Input:Bravo		(0x0b919fa8 0.000000) is _1011_1001_0001_1001_1111_1010_1000
Result:Verilog	(0x1ee50d3c 0.000000) is 1_1110_1110_0101_0000_1101_0011_1100
Result:CPP_Sim	(0x1ee50d3c 0.000000) is 1_1110_1110_0101_0000_1101_0011_1100
Wanted_Result	(0x1ee50d3c 0.000000) is 1_1110_1110_0101_0000_1101_0011_1100
507: SAME

*********************** 304388.625000 + 0.000000 END*********************
Input:Alpha		(0x4894a094 304388.625000) is 100_1000_1001_0100_1010_0000_1001_0100
Input:Bravo		(0x139d95e7 0.000000) is 1_0011_1001_1101_1001_0101_1110_0111
Result:Verilog	(0x4894a094 304388.625000) is 100_1000_1001_0100_1010_0000_1001_0100
Result:CPP_Sim	(0x4894a094 304388.625000) is 100_1000_1001_0100_1010_0000_1001_0100
Wanted_Result	(0x4894a094 304388.625000) is 100_1000_1001_0100_1010_0000_1001_0100
508: SAME

*********************** 10157846528.000000 + 0.000000 END*********************
Input:Alpha		(0x50175d1c 10157846528.000000) is 101_0000_0001_0111_0101_1101_0001_1100
Input:Bravo		(0x2b27b0cf 0.000000) is 10_1011_0010_0111_1011_0000_1100_1111
Result:Verilog	(0x50175d1c 10157846528.000000) is 101_0000_0001_0111_0101_1101_0001_1100
Result:CPP_Sim	(0x50175d1c 10157846528.000000) is 101_0000_0001_0111_0101_1101_0001_1100
Wanted_Result	(0x50175d1c 10157846528.000000) is 101_0000_0001_0111_0101_1101_0001_1100
509: SAME

*********************** 0.000000 + 0.000725 END*********************
Input:Alpha		(0x2ccda0a5 0.000000) is 10_1100_1100_1101_1010_0000_1010_0101
Input:Bravo		(0x3a3e21bd 0.000725) is 11_1010_0011_1110_0010_0001_1011_1101
Result:Verilog	(0x3a3e21bd 0.000725) is 11_1010_0011_1110_0010_0001_1011_1101
Result:CPP_Sim	(0x3a3e21bd 0.000725) is 11_1010_0011_1110_0010_0001_1011_1101
Wanted_Result	(0x3a3e21bd 0.000725) is 11_1010_0011_1110_0010_0001_1011_1101
510: SAME

*********************** 745356458568187904.000000 + 0.000000 END*********************
Input:Alpha		(0x5d25809c 745356458568187904.000000) is 101_1101_0010_0101_1000_0000_1001_1100
Input:Bravo		(0x02e83f4e 0.000000) is 10_1110_1000_0011_1111_0100_1110
Result:Verilog	(0x5d25809c 745356458568187904.000000) is 101_1101_0010_0101_1000_0000_1001_1100
Result:CPP_Sim	(0x5d25809c 745356458568187904.000000) is 101_1101_0010_0101_1000_0000_1001_1100
Wanted_Result	(0x5d25809c 745356458568187904.000000) is 101_1101_0010_0101_1000_0000_1001_1100
511: SAME

*********************** 2836892672.000000 + 3728249237469041395836528139173888.000000 END*********************
Input:Alpha		(0x4f29178c 2836892672.000000) is 100_1111_0010_1001_0001_0111_1000_1100
Input:Bravo		(0x7737d11f 3728249237469041395836528139173888.000000) is 111_0111_0011_0111_1101_0001_0001_1111
Result:Verilog	(0x7737d11f 3728249237469041395836528139173888.000000) is 111_0111_0011_0111_1101_0001_0001_1111
Result:CPP_Sim	(0x7737d11f 3728249237469041395836528139173888.000000) is 111_0111_0011_0111_1101_0001_0001_1111
Wanted_Result	(0x7737d11f 3728249237469041395836528139173888.000000) is 111_0111_0011_0111_1101_0001_0001_1111
512: SAME

*********************** 83821663806170838916399104.000000 + 174596554752.000000 END*********************
Input:Alpha		(0x6a8aabdb 83821663806170838916399104.000000) is 110_1010_1000_1010_1010_1011_1101_1011
Input:Bravo		(0x52229b10 174596554752.000000) is 101_0010_0010_0010_1001_1011_0001_0000
Result:Verilog	(0x6a8aabdb 83821663806170838916399104.000000) is 110_1010_1000_1010_1010_1011_1101_1011
Result:CPP_Sim	(0x6a8aabdb 83821663806170838916399104.000000) is 110_1010_1000_1010_1010_1011_1101_1011
Wanted_Result	(0x6a8aabdb 83821663806170838916399104.000000) is 110_1010_1000_1010_1010_1011_1101_1011
513: SAME

*********************** 320365658112.000000 + 5215159705793336889552303816704.000000 END*********************
Input:Alpha		(0x52952e90 320365658112.000000) is 101_0010_1001_0101_0010_1110_1001_0000
Input:Bravo		(0x7283a62e 5215159705793336889552303816704.000000) is 111_0010_1000_0011_1010_0110_0010_1110
Result:Verilog	(0x7283a62e 5215159705793336889552303816704.000000) is 111_0010_1000_0011_1010_0110_0010_1110
Result:CPP_Sim	(0x7283a62e 5215159705793336889552303816704.000000) is 111_0010_1000_0011_1010_0110_0010_1110
Wanted_Result	(0x7283a62e 5215159705793336889552303816704.000000) is 111_0010_1000_0011_1010_0110_0010_1110
514: SAME

*********************** 0.000000 + 83851317608448.000000 END*********************
Input:Alpha		(0x0d1a13dd 0.000000) is _1101_0001_1010_0001_0011_1101_1101
Input:Bravo		(0x56988650 83851317608448.000000) is 101_0110_1001_1000_1000_0110_0101_0000
Result:Verilog	(0x56988650 83851317608448.000000) is 101_0110_1001_1000_1000_0110_0101_0000
Result:CPP_Sim	(0x56988650 83851317608448.000000) is 101_0110_1001_1000_1000_0110_0101_0000
Wanted_Result	(0x56988650 83851317608448.000000) is 101_0110_1001_1000_1000_0110_0101_0000
515: SAME

*********************** 301.783081 + 29011788.000000 END*********************
Input:Alpha		(0x4396e43c 301.783081) is 100_0011_1001_0110_1110_0100_0011_1100
Input:Bravo		(0x4bdd57a6 29011788.000000) is 100_1011_1101_1101_0101_0111_1010_0110
Result:Verilog	(0x4bdd583c 29012088.000000) is 100_1011_1101_1101_0101_1000_0011_1100
Result:CPP_Sim	(0x4bdd583d 29012090.000000) is 100_1011_1101_1101_0101_1000_0011_1101
Wanted_Result	(0x4bdd583d 29012090.000000) is 100_1011_1101_1101_0101_1000_0011_1101
516: ERROR

*********************** 23002433740890215100800555215224832.000000 + 0.000000 END*********************
Input:Alpha		(0x788dc371 23002433740890215100800555215224832.000000) is 111_1000_1000_1101_1100_0011_0111_0001
Input:Bravo		(0x04af59c9 0.000000) is 100_1010_1111_0101_1001_1100_1001
Result:Verilog	(0x788dc371 23002433740890215100800555215224832.000000) is 111_1000_1000_1101_1100_0011_0111_0001
Result:CPP_Sim	(0x788dc371 23002433740890215100800555215224832.000000) is 111_1000_1000_1101_1100_0011_0111_0001
Wanted_Result	(0x788dc371 23002433740890215100800555215224832.000000) is 111_1000_1000_1101_1100_0011_0111_0001
517: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2d46c181 0.000000) is 10_1101_0100_0110_1100_0001_1000_0001
Input:Bravo		(0x0d87b642 0.000000) is _1101_1000_0111_1011_0110_0100_0010
Result:Verilog	(0x2d46c181 0.000000) is 10_1101_0100_0110_1100_0001_1000_0001
Result:CPP_Sim	(0x2d46c181 0.000000) is 10_1101_0100_0110_1100_0001_1000_0001
Wanted_Result	(0x2d46c181 0.000000) is 10_1101_0100_0110_1100_0001_1000_0001
518: SAME

*********************** 3699426579115849393958078355454558208.000000 + 570920014466467792238411776.000000 END*********************
Input:Alpha		(0x7c321ef4 3699426579115849393958078355454558208.000000) is 111_1100_0011_0010_0001_1110_1111_0100
Input:Bravo		(0x6bec2082 570920014466467792238411776.000000) is 110_1011_1110_1100_0010_0000_1000_0010
Result:Verilog	(0x7c321ef4 3699426579115849393958078355454558208.000000) is 111_1100_0011_0010_0001_1110_1111_0100
Result:CPP_Sim	(0x7c321ef4 3699426579115849393958078355454558208.000000) is 111_1100_0011_0010_0001_1110_1111_0100
Wanted_Result	(0x7c321ef4 3699426579115849393958078355454558208.000000) is 111_1100_0011_0010_0001_1110_1111_0100
519: SAME

*********************** 354424715820367521775616.000000 + 96.087723 END*********************
Input:Alpha		(0x66961ace 354424715820367521775616.000000) is 110_0110_1001_0110_0001_1010_1100_1110
Input:Bravo		(0x42c02cea 96.087723) is 100_0010_1100_0000_0010_1100_1110_1010
Result:Verilog	(0x66961ace 354424715820367521775616.000000) is 110_0110_1001_0110_0001_1010_1100_1110
Result:CPP_Sim	(0x66961ace 354424715820367521775616.000000) is 110_0110_1001_0110_0001_1010_1100_1110
Wanted_Result	(0x66961ace 354424715820367521775616.000000) is 110_0110_1001_0110_0001_1010_1100_1110
520: SAME

*********************** 0.000000 + 0.000001 END*********************
Input:Alpha		(0x24a54910 0.000000) is 10_0100_1010_0101_0100_1001_0001_0000
Input:Bravo		(0x3540e6e1 0.000001) is 11_0101_0100_0000_1110_0110_1110_0001
Result:Verilog	(0x3540e6e1 0.000001) is 11_0101_0100_0000_1110_0110_1110_0001
Result:CPP_Sim	(0x3540e6e1 0.000001) is 11_0101_0100_0000_1110_0110_1110_0001
Wanted_Result	(0x3540e6e1 0.000001) is 11_0101_0100_0000_1110_0110_1110_0001
521: SAME

*********************** 1.461000 + 276.674225 END*********************
Input:Alpha		(0x3fbb020f 1.461000) is 11_1111_1011_1011_0000_0010_0000_1111
Input:Bravo		(0x438a564d 276.674225) is 100_0011_1000_1010_0101_0110_0100_1101
Result:Verilog	(0x438b114f 278.135223) is 100_0011_1000_1011_0001_0001_0100_1111
Result:CPP_Sim	(0x438b114f 278.135223) is 100_0011_1000_1011_0001_0001_0100_1111
Wanted_Result	(0x438b114f 278.135223) is 100_0011_1000_1011_0001_0001_0100_1111
522: SAME

*********************** 6.578923 + 0.000000 END*********************
Input:Alpha		(0x40d28689 6.578923) is 100_0000_1101_0010_1000_0110_1000_1001
Input:Bravo		(0x084fa2a3 0.000000) is _1000_0100_1111_1010_0010_1010_0011
Result:Verilog	(0x40d28689 6.578923) is 100_0000_1101_0010_1000_0110_1000_1001
Result:CPP_Sim	(0x40d28689 6.578923) is 100_0000_1101_0010_1000_0110_1000_1001
Wanted_Result	(0x40d28689 6.578923) is 100_0000_1101_0010_1000_0110_1000_1001
523: SAME

*********************** 184632926535680.000000 + 0.000000 END*********************
Input:Alpha		(0x5727ec34 184632926535680.000000) is 101_0111_0010_0111_1110_1100_0011_0100
Input:Bravo		(0x10e9e3a5 0.000000) is 1_0000_1110_1001_1110_0011_1010_0101
Result:Verilog	(0x5727ec34 184632926535680.000000) is 101_0111_0010_0111_1110_1100_0011_0100
Result:CPP_Sim	(0x5727ec34 184632926535680.000000) is 101_0111_0010_0111_1110_1100_0011_0100
Wanted_Result	(0x5727ec34 184632926535680.000000) is 101_0111_0010_0111_1110_1100_0011_0100
524: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x33775372 0.000000) is 11_0011_0111_0111_0101_0011_0111_0010
Input:Bravo		(0x03f58cd9 0.000000) is 11_1111_0101_1000_1100_1101_1001
Result:Verilog	(0x33775372 0.000000) is 11_0011_0111_0111_0101_0011_0111_0010
Result:CPP_Sim	(0x33775372 0.000000) is 11_0011_0111_0111_0101_0011_0111_0010
Wanted_Result	(0x33775372 0.000000) is 11_0011_0111_0111_0101_0011_0111_0010
525: SAME

*********************** 11011426.000000 + 0.000000 END*********************
Input:Alpha		(0x4b280562 11011426.000000) is 100_1011_0010_1000_0000_0101_0110_0010
Input:Bravo		(0x109cd40e 0.000000) is 1_0000_1001_1100_1101_0100_0000_1110
Result:Verilog	(0x4b280562 11011426.000000) is 100_1011_0010_1000_0000_0101_0110_0010
Result:CPP_Sim	(0x4b280562 11011426.000000) is 100_1011_0010_1000_0000_0101_0110_0010
Wanted_Result	(0x4b280562 11011426.000000) is 100_1011_0010_1000_0000_0101_0110_0010
526: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x06ddcc27 0.000000) is 110_1101_1101_1100_1100_0010_0111
Input:Bravo		(0x1a511cee 0.000000) is 1_1010_0101_0001_0001_1100_1110_1110
Result:Verilog	(0x1a511cee 0.000000) is 1_1010_0101_0001_0001_1100_1110_1110
Result:CPP_Sim	(0x1a511cee 0.000000) is 1_1010_0101_0001_0001_1100_1110_1110
Wanted_Result	(0x1a511cee 0.000000) is 1_1010_0101_0001_0001_1100_1110_1110
527: SAME

*********************** 0.000000 + 1151129720704084160864793395200.000000 END*********************
Input:Alpha		(0x07d4a52e 0.000000) is 111_1101_0100_1010_0101_0010_1110
Input:Bravo		(0x71687803 1151129720704084160864793395200.000000) is 111_0001_0110_1000_0111_1000_0000_0011
Result:Verilog	(0x71687803 1151129720704084160864793395200.000000) is 111_0001_0110_1000_0111_1000_0000_0011
Result:CPP_Sim	(0x71687803 1151129720704084160864793395200.000000) is 111_0001_0110_1000_0111_1000_0000_0011
Wanted_Result	(0x71687803 1151129720704084160864793395200.000000) is 111_0001_0110_1000_0111_1000_0000_0011
528: SAME

*********************** 1178551410822859027015270400.000000 + 16454120642707456.000000 END*********************
Input:Alpha		(0x6c73b7fe 1178551410822859027015270400.000000) is 110_1100_0111_0011_1011_0111_1111_1110
Input:Bravo		(0x5a69d3be 16454120642707456.000000) is 101_1010_0110_1001_1101_0011_1011_1110
Result:Verilog	(0x6c73b7fe 1178551410822859027015270400.000000) is 110_1100_0111_0011_1011_0111_1111_1110
Result:CPP_Sim	(0x6c73b7fe 1178551410822859027015270400.000000) is 110_1100_0111_0011_1011_0111_1111_1110
Wanted_Result	(0x6c73b7fe 1178551410822859027015270400.000000) is 110_1100_0111_0011_1011_0111_1111_1110
529: SAME

*********************** 8711214242980901683200.000000 + 92031067146317826076099282569527296.000000 END*********************
Input:Alpha		(0x63ec1e31 8711214242980901683200.000000) is 110_0011_1110_1100_0001_1110_0011_0001
Input:Bravo		(0x798dcbdb 92031067146317826076099282569527296.000000) is 111_1001_1000_1101_1100_1011_1101_1011
Result:Verilog	(0x798dcbdb 92031067146317826076099282569527296.000000) is 111_1001_1000_1101_1100_1011_1101_1011
Result:CPP_Sim	(0x798dcbdb 92031067146317826076099282569527296.000000) is 111_1001_1000_1101_1100_1011_1101_1011
Wanted_Result	(0x798dcbdb 92031067146317826076099282569527296.000000) is 111_1001_1000_1101_1100_1011_1101_1011
530: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x31025a0e 0.000000) is 11_0001_0000_0010_0101_1010_0000_1110
Input:Bravo		(0x2783026d 0.000000) is 10_0111_1000_0011_0000_0010_0110_1101
Result:Verilog	(0x31025a1e 0.000000) is 11_0001_0000_0010_0101_1010_0001_1110
Result:CPP_Sim	(0x31025a1e 0.000000) is 11_0001_0000_0010_0101_1010_0001_1110
Wanted_Result	(0x31025a1e 0.000000) is 11_0001_0000_0010_0101_1010_0001_1110
531: SAME

*********************** 3762.218994 + 0.000000 END*********************
Input:Alpha		(0x456b2381 3762.218994) is 100_0101_0110_1011_0010_0011_1000_0001
Input:Bravo		(0x29901d7f 0.000000) is 10_1001_1001_0000_0001_1101_0111_1111
Result:Verilog	(0x456b2381 3762.218994) is 100_0101_0110_1011_0010_0011_1000_0001
Result:CPP_Sim	(0x456b2381 3762.218994) is 100_0101_0110_1011_0010_0011_1000_0001
Wanted_Result	(0x456b2381 3762.218994) is 100_0101_0110_1011_0010_0011_1000_0001
532: SAME

*********************** 0.000000 + 7047129625062757502026801741824.000000 END*********************
Input:Alpha		(0x2c325c36 0.000000) is 10_1100_0011_0010_0101_1100_0011_0110
Input:Bravo		(0x72b1e502 7047129625062757502026801741824.000000) is 111_0010_1011_0001_1110_0101_0000_0010
Result:Verilog	(0x72b1e502 7047129625062757502026801741824.000000) is 111_0010_1011_0001_1110_0101_0000_0010
Result:CPP_Sim	(0x72b1e502 7047129625062757502026801741824.000000) is 111_0010_1011_0001_1110_0101_0000_0010
Wanted_Result	(0x72b1e502 7047129625062757502026801741824.000000) is 111_0010_1011_0001_1110_0101_0000_0010
533: SAME

*********************** 0.000009 + 0.000000 END*********************
Input:Alpha		(0x3717d3c1 0.000009) is 11_0111_0001_0111_1101_0011_1100_0001
Input:Bravo		(0x28647b2a 0.000000) is 10_1000_0110_0100_0111_1011_0010_1010
Result:Verilog	(0x3717d3c1 0.000009) is 11_0111_0001_0111_1101_0011_1100_0001
Result:CPP_Sim	(0x3717d3c1 0.000009) is 11_0111_0001_0111_1101_0011_1100_0001
Wanted_Result	(0x3717d3c1 0.000009) is 11_0111_0001_0111_1101_0011_1100_0001
534: SAME

*********************** 5693326184205516800.000000 + 0.000000 END*********************
Input:Alpha		(0x5e9e0584 5693326184205516800.000000) is 101_1110_1001_1110_0000_0101_1000_0100
Input:Bravo		(0x1dadee90 0.000000) is 1_1101_1010_1101_1110_1110_1001_0000
Result:Verilog	(0x5e9e0584 5693326184205516800.000000) is 101_1110_1001_1110_0000_0101_1000_0100
Result:CPP_Sim	(0x5e9e0584 5693326184205516800.000000) is 101_1110_1001_1110_0000_0101_1000_0100
Wanted_Result	(0x5e9e0584 5693326184205516800.000000) is 101_1110_1001_1110_0000_0101_1000_0100
535: SAME

*********************** 199057560920802759238746112.000000 + 0.000000 END*********************
Input:Alpha		(0x6b24a814 199057560920802759238746112.000000) is 110_1011_0010_0100_1010_1000_0001_0100
Input:Bravo		(0x03434e95 0.000000) is 11_0100_0011_0100_1110_1001_0101
Result:Verilog	(0x6b24a814 199057560920802759238746112.000000) is 110_1011_0010_0100_1010_1000_0001_0100
Result:CPP_Sim	(0x6b24a814 199057560920802759238746112.000000) is 110_1011_0010_0100_1010_1000_0001_0100
Wanted_Result	(0x6b24a814 199057560920802759238746112.000000) is 110_1011_0010_0100_1010_1000_0001_0100
536: SAME

*********************** 512891584512.000000 + 0.000000 END*********************
Input:Alpha		(0x52eed571 512891584512.000000) is 101_0010_1110_1110_1101_0101_0111_0001
Input:Bravo		(0x2adfaa23 0.000000) is 10_1010_1101_1111_1010_1010_0010_0011
Result:Verilog	(0x52eed571 512891584512.000000) is 101_0010_1110_1110_1101_0101_0111_0001
Result:CPP_Sim	(0x52eed571 512891584512.000000) is 101_0010_1110_1110_1101_0101_0111_0001
Wanted_Result	(0x52eed571 512891584512.000000) is 101_0010_1110_1110_1101_0101_0111_0001
537: SAME

*********************** 26322.441406 + 0.000000 END*********************
Input:Alpha		(0x46cda4e2 26322.441406) is 100_0110_1100_1101_1010_0100_1110_0010
Input:Bravo		(0x13c15bfa 0.000000) is 1_0011_1100_0001_0101_1011_1111_1010
Result:Verilog	(0x46cda4e2 26322.441406) is 100_0110_1100_1101_1010_0100_1110_0010
Result:CPP_Sim	(0x46cda4e2 26322.441406) is 100_0110_1100_1101_1010_0100_1110_0010
Wanted_Result	(0x46cda4e2 26322.441406) is 100_0110_1100_1101_1010_0100_1110_0010
538: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x332f4cc7 0.000000) is 11_0011_0010_1111_0100_1100_1100_0111
Input:Bravo		(0x1df59116 0.000000) is 1_1101_1111_0101_1001_0001_0001_0110
Result:Verilog	(0x332f4cc7 0.000000) is 11_0011_0010_1111_0100_1100_1100_0111
Result:CPP_Sim	(0x332f4cc7 0.000000) is 11_0011_0010_1111_0100_1100_1100_0111
Wanted_Result	(0x332f4cc7 0.000000) is 11_0011_0010_1111_0100_1100_1100_0111
539: SAME

*********************** 0.000000 + 393434211245507397812224.000000 END*********************
Input:Alpha		(0x24ab3f9f 0.000000) is 10_0100_1010_1011_0011_1111_1001_1111
Input:Bravo		(0x66a6a039 393434211245507397812224.000000) is 110_0110_1010_0110_1010_0000_0011_1001
Result:Verilog	(0x66a6a039 393434211245507397812224.000000) is 110_0110_1010_0110_1010_0000_0011_1001
Result:CPP_Sim	(0x66a6a039 393434211245507397812224.000000) is 110_0110_1010_0110_1010_0000_0011_1001
Wanted_Result	(0x66a6a039 393434211245507397812224.000000) is 110_0110_1010_0110_1010_0000_0011_1001
540: SAME

*********************** 0.000000 + 130769515352447403567257485312.000000 END*********************
Input:Alpha		(0x21eb1def 0.000000) is 10_0001_1110_1011_0001_1101_1110_1111
Input:Bravo		(0x6fd34501 130769515352447403567257485312.000000) is 110_1111_1101_0011_0100_0101_0000_0001
Result:Verilog	(0x6fd34501 130769515352447403567257485312.000000) is 110_1111_1101_0011_0100_0101_0000_0001
Result:CPP_Sim	(0x6fd34501 130769515352447403567257485312.000000) is 110_1111_1101_0011_0100_0101_0000_0001
Wanted_Result	(0x6fd34501 130769515352447403567257485312.000000) is 110_1111_1101_0011_0100_0101_0000_0001
541: SAME

*********************** 3964282622484437532675513283248128.000000 + 0.000000 END*********************
Input:Alpha		(0x77437448 3964282622484437532675513283248128.000000) is 111_0111_0100_0011_0111_0100_0100_1000
Input:Bravo		(0x28c8ea16 0.000000) is 10_1000_1100_1000_1110_1010_0001_0110
Result:Verilog	(0x77437448 3964282622484437532675513283248128.000000) is 111_0111_0100_0011_0111_0100_0100_1000
Result:CPP_Sim	(0x77437448 3964282622484437532675513283248128.000000) is 111_0111_0100_0011_0111_0100_0100_1000
Wanted_Result	(0x77437448 3964282622484437532675513283248128.000000) is 111_0111_0100_0011_0111_0100_0100_1000
542: SAME

*********************** 0.000000 + 202174856105103814269201961346494627840.000000 END*********************
Input:Alpha		(0x0a2461ef 0.000000) is _1010_0010_0100_0110_0001_1110_1111
Input:Bravo		(0x7f181976 202174856105103814269201961346494627840.000000) is 111_1111_0001_1000_0001_1001_0111_0110
Result:Verilog	(0x7f181976 202174856105103814269201961346494627840.000000) is 111_1111_0001_1000_0001_1001_0111_0110
Result:CPP_Sim	(0x7f181976 202174856105103814269201961346494627840.000000) is 111_1111_0001_1000_0001_1001_0111_0110
Wanted_Result	(0x7f181976 202174856105103814269201961346494627840.000000) is 111_1111_0001_1000_0001_1001_0111_0110
543: SAME

*********************** 0.000000 + 1542490155882619085830554283671552.000000 END*********************
Input:Alpha		(0x1a316219 0.000000) is 1_1010_0011_0001_0110_0010_0001_1001
Input:Bravo		(0x769819ed 1542490155882619085830554283671552.000000) is 111_0110_1001_1000_0001_1001_1110_1101
Result:Verilog	(0x769819ed 1542490155882619085830554283671552.000000) is 111_0110_1001_1000_0001_1001_1110_1101
Result:CPP_Sim	(0x769819ed 1542490155882619085830554283671552.000000) is 111_0110_1001_1000_0001_1001_1110_1101
Wanted_Result	(0x769819ed 1542490155882619085830554283671552.000000) is 111_0110_1001_1000_0001_1001_1110_1101
544: SAME

*********************** 4571384948719616.000000 + 52338727558608730051490246022687358976.000000 END*********************
Input:Alpha		(0x5981ed34 4571384948719616.000000) is 101_1001_1000_0001_1110_1101_0011_0100
Input:Bravo		(0x7e1d804a 52338727558608730051490246022687358976.000000) is 111_1110_0001_1101_1000_0000_0100_1010
Result:Verilog	(0x7e1d804a 52338727558608730051490246022687358976.000000) is 111_1110_0001_1101_1000_0000_0100_1010
Result:CPP_Sim	(0x7e1d804a 52338727558608730051490246022687358976.000000) is 111_1110_0001_1101_1000_0000_0100_1010
Wanted_Result	(0x7e1d804a 52338727558608730051490246022687358976.000000) is 111_1110_0001_1101_1000_0000_0100_1010
545: SAME

*********************** 205371260426041041398557310976.000000 + 0.000000 END*********************
Input:Alpha		(0x7025e5c8 205371260426041041398557310976.000000) is 111_0000_0010_0101_1110_0101_1100_1000
Input:Bravo		(0x0a844742 0.000000) is _1010_1000_0100_0100_0111_0100_0010
Result:Verilog	(0x7025e5c8 205371260426041041398557310976.000000) is 111_0000_0010_0101_1110_0101_1100_1000
Result:CPP_Sim	(0x7025e5c8 205371260426041041398557310976.000000) is 111_0000_0010_0101_1110_0101_1100_1000
Wanted_Result	(0x7025e5c8 205371260426041041398557310976.000000) is 111_0000_0010_0101_1110_0101_1100_1000
546: SAME

*********************** 0.000000 + 0.000001 END*********************
Input:Alpha		(0x25a082b7 0.000000) is 10_0101_1010_0000_1000_0010_1011_0111
Input:Bravo		(0x35910949 0.000001) is 11_0101_1001_0001_0000_1001_0100_1001
Result:Verilog	(0x35910949 0.000001) is 11_0101_1001_0001_0000_1001_0100_1001
Result:CPP_Sim	(0x35910949 0.000001) is 11_0101_1001_0001_0000_1001_0100_1001
Wanted_Result	(0x35910949 0.000001) is 11_0101_1001_0001_0000_1001_0100_1001
547: SAME

*********************** 0.000000 + 113210400768.000000 END*********************
Input:Alpha		(0x341464c1 0.000000) is 11_0100_0001_0100_0110_0100_1100_0001
Input:Bravo		(0x51d2deed 113210400768.000000) is 101_0001_1101_0010_1101_1110_1110_1101
Result:Verilog	(0x51d2deed 113210400768.000000) is 101_0001_1101_0010_1101_1110_1110_1101
Result:CPP_Sim	(0x51d2deed 113210400768.000000) is 101_0001_1101_0010_1101_1110_1110_1101
Wanted_Result	(0x51d2deed 113210400768.000000) is 101_0001_1101_0010_1101_1110_1110_1101
548: SAME

*********************** 0.000000 + 208202091573486500423139328.000000 END*********************
Input:Alpha		(0x2842ee4c 0.000000) is 10_1000_0100_0010_1110_1110_0100_1100
Input:Bravo		(0x6b2c3882 208202091573486500423139328.000000) is 110_1011_0010_1100_0011_1000_1000_0010
Result:Verilog	(0x6b2c3882 208202091573486500423139328.000000) is 110_1011_0010_1100_0011_1000_1000_0010
Result:CPP_Sim	(0x6b2c3882 208202091573486500423139328.000000) is 110_1011_0010_1100_0011_1000_1000_0010
Wanted_Result	(0x6b2c3882 208202091573486500423139328.000000) is 110_1011_0010_1100_0011_1000_1000_0010
549: SAME

*********************** 238004391055984983609750183093469184.000000 + 0.000000 END*********************
Input:Alpha		(0x7a375a17 238004391055984983609750183093469184.000000) is 111_1010_0011_0111_0101_1010_0001_0111
Input:Bravo		(0x06e0f3d0 0.000000) is 110_1110_0000_1111_0011_1101_0000
Result:Verilog	(0x7a375a17 238004391055984983609750183093469184.000000) is 111_1010_0011_0111_0101_1010_0001_0111
Result:CPP_Sim	(0x7a375a17 238004391055984983609750183093469184.000000) is 111_1010_0011_0111_0101_1010_0001_0111
Wanted_Result	(0x7a375a17 238004391055984983609750183093469184.000000) is 111_1010_0011_0111_0101_1010_0001_0111
550: SAME

*********************** 0.000000 + 64935038637250812313600.000000 END*********************
Input:Alpha		(0x08da2712 0.000000) is _1000_1101_1010_0010_0111_0001_0010
Input:Bravo		(0x655c022b 64935038637250812313600.000000) is 110_0101_0101_1100_0000_0010_0010_1011
Result:Verilog	(0x655c022b 64935038637250812313600.000000) is 110_0101_0101_1100_0000_0010_0010_1011
Result:CPP_Sim	(0x655c022b 64935038637250812313600.000000) is 110_0101_0101_1100_0000_0010_0010_1011
Wanted_Result	(0x655c022b 64935038637250812313600.000000) is 110_0101_0101_1100_0000_0010_0010_1011
551: SAME

*********************** 0.000000 + 113145269826093056.000000 END*********************
Input:Alpha		(0x0a244265 0.000000) is _1010_0010_0100_0100_0010_0110_0101
Input:Bravo		(0x5bc8fc83 113145269826093056.000000) is 101_1011_1100_1000_1111_1100_1000_0011
Result:Verilog	(0x5bc8fc83 113145269826093056.000000) is 101_1011_1100_1000_1111_1100_1000_0011
Result:CPP_Sim	(0x5bc8fc83 113145269826093056.000000) is 101_1011_1100_1000_1111_1100_1000_0011
Wanted_Result	(0x5bc8fc83 113145269826093056.000000) is 101_1011_1100_1000_1111_1100_1000_0011
552: SAME

*********************** 0.000000 + 32467728384.000000 END*********************
Input:Alpha		(0x103bac4f 0.000000) is 1_0000_0011_1011_1010_1100_0100_1111
Input:Bravo		(0x50f1e747 32467728384.000000) is 101_0000_1111_0001_1110_0111_0100_0111
Result:Verilog	(0x50f1e747 32467728384.000000) is 101_0000_1111_0001_1110_0111_0100_0111
Result:CPP_Sim	(0x50f1e747 32467728384.000000) is 101_0000_1111_0001_1110_0111_0100_0111
Wanted_Result	(0x50f1e747 32467728384.000000) is 101_0000_1111_0001_1110_0111_0100_0111
553: SAME

*********************** 85631814246564131114091282432.000000 + 234.972992 END*********************
Input:Alpha		(0x6f8a587d 85631814246564131114091282432.000000) is 110_1111_1000_1010_0101_1000_0111_1101
Input:Bravo		(0x436af916 234.972992) is 100_0011_0110_1010_1111_1001_0001_0110
Result:Verilog	(0x6f8a587d 85631814246564131114091282432.000000) is 110_1111_1000_1010_0101_1000_0111_1101
Result:CPP_Sim	(0x6f8a587d 85631814246564131114091282432.000000) is 110_1111_1000_1010_0101_1000_0111_1101
Wanted_Result	(0x6f8a587d 85631814246564131114091282432.000000) is 110_1111_1000_1010_0101_1000_0111_1101
554: SAME

*********************** 35818273773583686626697019392.000000 + 0.000000 END*********************
Input:Alpha		(0x6ee7785d 35818273773583686626697019392.000000) is 110_1110_1110_0111_0111_1000_0101_1101
Input:Bravo		(0x1435981c 0.000000) is 1_0100_0011_0101_1001_1000_0001_1100
Result:Verilog	(0x6ee7785d 35818273773583686626697019392.000000) is 110_1110_1110_0111_0111_1000_0101_1101
Result:CPP_Sim	(0x6ee7785d 35818273773583686626697019392.000000) is 110_1110_1110_0111_0111_1000_0101_1101
Wanted_Result	(0x6ee7785d 35818273773583686626697019392.000000) is 110_1110_1110_0111_0111_1000_0101_1101
555: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2a11994f 0.000000) is 10_1010_0001_0001_1001_1001_0100_1111
Input:Bravo		(0x10d2964c 0.000000) is 1_0000_1101_0010_1001_0110_0100_1100
Result:Verilog	(0x2a11994f 0.000000) is 10_1010_0001_0001_1001_1001_0100_1111
Result:CPP_Sim	(0x2a11994f 0.000000) is 10_1010_0001_0001_1001_1001_0100_1111
Wanted_Result	(0x2a11994f 0.000000) is 10_1010_0001_0001_1001_1001_0100_1111
556: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0408dd1d 0.000000) is 100_0000_1000_1101_1101_0001_1101
Input:Bravo		(0x21550d97 0.000000) is 10_0001_0101_0101_0000_1101_1001_0111
Result:Verilog	(0x21550d97 0.000000) is 10_0001_0101_0101_0000_1101_1001_0111
Result:CPP_Sim	(0x21550d97 0.000000) is 10_0001_0101_0101_0000_1101_1001_0111
Wanted_Result	(0x21550d97 0.000000) is 10_0001_0101_0101_0000_1101_1001_0111
557: SAME

*********************** 0.000297 + 0.000000 END*********************
Input:Alpha		(0x399b8063 0.000297) is 11_1001_1001_1011_1000_0000_0110_0011
Input:Bravo		(0x0e2d3f0c 0.000000) is _1110_0010_1101_0011_1111_0000_1100
Result:Verilog	(0x399b8063 0.000297) is 11_1001_1001_1011_1000_0000_0110_0011
Result:CPP_Sim	(0x399b8063 0.000297) is 11_1001_1001_1011_1000_0000_0110_0011
Wanted_Result	(0x399b8063 0.000297) is 11_1001_1001_1011_1000_0000_0110_0011
558: SAME

*********************** 0.000000 + 1759946211328.000000 END*********************
Input:Alpha		(0x206d270d 0.000000) is 10_0000_0110_1101_0010_0111_0000_1101
Input:Bravo		(0x53cce27c 1759946211328.000000) is 101_0011_1100_1100_1110_0010_0111_1100
Result:Verilog	(0x53cce27c 1759946211328.000000) is 101_0011_1100_1100_1110_0010_0111_1100
Result:CPP_Sim	(0x53cce27c 1759946211328.000000) is 101_0011_1100_1100_1110_0010_0111_1100
Wanted_Result	(0x53cce27c 1759946211328.000000) is 101_0011_1100_1100_1110_0010_0111_1100
559: SAME

*********************** 0.000000 + 155171218401557532976151393508261888.000000 END*********************
Input:Alpha		(0x04c558f9 0.000000) is 100_1100_0101_0101_1000_1111_1001
Input:Bravo		(0x79ef1441 155171218401557532976151393508261888.000000) is 111_1001_1110_1111_0001_0100_0100_0001
Result:Verilog	(0x79ef1441 155171218401557532976151393508261888.000000) is 111_1001_1110_1111_0001_0100_0100_0001
Result:CPP_Sim	(0x79ef1441 155171218401557532976151393508261888.000000) is 111_1001_1110_1111_0001_0100_0100_0001
Wanted_Result	(0x79ef1441 155171218401557532976151393508261888.000000) is 111_1001_1110_1111_0001_0100_0100_0001
560: SAME

*********************** 125834944512.000000 + 149104316673153826817395864371200.000000 END*********************
Input:Alpha		(0x51ea62c7 125834944512.000000) is 101_0001_1110_1010_0110_0010_1100_0111
Input:Bravo		(0x74eb3ec1 149104316673153826817395864371200.000000) is 111_0100_1110_1011_0011_1110_1100_0001
Result:Verilog	(0x74eb3ec1 149104316673153826817395864371200.000000) is 111_0100_1110_1011_0011_1110_1100_0001
Result:CPP_Sim	(0x74eb3ec1 149104316673153826817395864371200.000000) is 111_0100_1110_1011_0011_1110_1100_0001
Wanted_Result	(0x74eb3ec1 149104316673153826817395864371200.000000) is 111_0100_1110_1011_0011_1110_1100_0001
561: SAME

*********************** 0.000000 + 5634309539261869082584603129020416.000000 END*********************
Input:Alpha		(0x04735b83 0.000000) is 100_0111_0011_0101_1011_1000_0011
Input:Bravo		(0x778ae57e 5634309539261869082584603129020416.000000) is 111_0111_1000_1010_1110_0101_0111_1110
Result:Verilog	(0x778ae57e 5634309539261869082584603129020416.000000) is 111_0111_1000_1010_1110_0101_0111_1110
Result:CPP_Sim	(0x778ae57e 5634309539261869082584603129020416.000000) is 111_0111_1000_1010_1110_0101_0111_1110
Wanted_Result	(0x778ae57e 5634309539261869082584603129020416.000000) is 111_0111_1000_1010_1110_0101_0111_1110
562: SAME

*********************** 0.000000 + 0.000065 END*********************
Input:Alpha		(0x2a7c480b 0.000000) is 10_1010_0111_1100_0100_1000_0000_1011
Input:Bravo		(0x3887c044 0.000065) is 11_1000_1000_0111_1100_0000_0100_0100
Result:Verilog	(0x3887c044 0.000065) is 11_1000_1000_0111_1100_0000_0100_0100
Result:CPP_Sim	(0x3887c044 0.000065) is 11_1000_1000_0111_1100_0000_0100_0100
Wanted_Result	(0x3887c044 0.000065) is 11_1000_1000_0111_1100_0000_0100_0100
563: SAME

*********************** 908358.750000 + 410625212416.000000 END*********************
Input:Alpha		(0x495dc46c 908358.750000) is 100_1001_0101_1101_1100_0100_0110_1100
Input:Bravo		(0x52bf3657 410625212416.000000) is 101_0010_1011_1111_0011_0110_0101_0111
Result:Verilog	(0x52bf3672 410626097152.000000) is 101_0010_1011_1111_0011_0110_0111_0010
Result:CPP_Sim	(0x52bf3673 410626129920.000000) is 101_0010_1011_1111_0011_0110_0111_0011
Wanted_Result	(0x52bf3673 410626129920.000000) is 101_0010_1011_1111_0011_0110_0111_0011
564: ERROR

*********************** 0.000000 + 298.238373 END*********************
Input:Alpha		(0x23b3f8c7 0.000000) is 10_0011_1011_0011_1111_1000_1100_0111
Input:Bravo		(0x43951e83 298.238373) is 100_0011_1001_0101_0001_1110_1000_0011
Result:Verilog	(0x43951e83 298.238373) is 100_0011_1001_0101_0001_1110_1000_0011
Result:CPP_Sim	(0x43951e83 298.238373) is 100_0011_1001_0101_0001_1110_1000_0011
Wanted_Result	(0x43951e83 298.238373) is 100_0011_1001_0101_0001_1110_1000_0011
565: SAME

*********************** 5635292908224512.000000 + 0.000000 END*********************
Input:Alpha		(0x59a02a27 5635292908224512.000000) is 101_1001_1010_0000_0010_1010_0010_0111
Input:Bravo		(0x2c8e1fd9 0.000000) is 10_1100_1000_1110_0001_1111_1101_1001
Result:Verilog	(0x59a02a27 5635292908224512.000000) is 101_1001_1010_0000_0010_1010_0010_0111
Result:CPP_Sim	(0x59a02a27 5635292908224512.000000) is 101_1001_1010_0000_0010_1010_0010_0111
Wanted_Result	(0x59a02a27 5635292908224512.000000) is 101_1001_1010_0000_0010_1010_0010_0111
566: SAME

*********************** 0.000000 + 7246767493149769072640.000000 END*********************
Input:Alpha		(0x28f120af 0.000000) is 10_1000_1111_0001_0010_0000_1010_1111
Input:Bravo		(0x63c46c8d 7246767493149769072640.000000) is 110_0011_1100_0100_0110_1100_1000_1101
Result:Verilog	(0x63c46c8d 7246767493149769072640.000000) is 110_0011_1100_0100_0110_1100_1000_1101
Result:CPP_Sim	(0x63c46c8d 7246767493149769072640.000000) is 110_0011_1100_0100_0110_1100_1000_1101
Wanted_Result	(0x63c46c8d 7246767493149769072640.000000) is 110_0011_1100_0100_0110_1100_1000_1101
567: SAME

*********************** 0.000000 + 0.000165 END*********************
Input:Alpha		(0x08571c5d 0.000000) is _1000_0101_0111_0001_1100_0101_1101
Input:Bravo		(0x392cccfe 0.000165) is 11_1001_0010_1100_1100_1100_1111_1110
Result:Verilog	(0x392cccfe 0.000165) is 11_1001_0010_1100_1100_1100_1111_1110
Result:CPP_Sim	(0x392cccfe 0.000165) is 11_1001_0010_1100_1100_1100_1111_1110
Wanted_Result	(0x392cccfe 0.000165) is 11_1001_0010_1100_1100_1100_1111_1110
568: SAME

*********************** 0.000000 + 9145600190810843123547929279725568.000000 END*********************
Input:Alpha		(0x34b653d4 0.000000) is 11_0100_1011_0110_0101_0011_1101_0100
Input:Bravo		(0x77e174da 9145600190810843123547929279725568.000000) is 111_0111_1110_0001_0111_0100_1101_1010
Result:Verilog	(0x77e174da 9145600190810843123547929279725568.000000) is 111_0111_1110_0001_0111_0100_1101_1010
Result:CPP_Sim	(0x77e174da 9145600190810843123547929279725568.000000) is 111_0111_1110_0001_0111_0100_1101_1010
Wanted_Result	(0x77e174da 9145600190810843123547929279725568.000000) is 111_0111_1110_0001_0111_0100_1101_1010
569: SAME

*********************** 6304434618428258303510386978766979072.000000 + 0.000000 END*********************
Input:Alpha		(0x7c97c614 6304434618428258303510386978766979072.000000) is 111_1100_1001_0111_1100_0110_0001_0100
Input:Bravo		(0x239dcc32 0.000000) is 10_0011_1001_1101_1100_1100_0011_0010
Result:Verilog	(0x7c97c614 6304434618428258303510386978766979072.000000) is 111_1100_1001_0111_1100_0110_0001_0100
Result:CPP_Sim	(0x7c97c614 6304434618428258303510386978766979072.000000) is 111_1100_1001_0111_1100_0110_0001_0100
Wanted_Result	(0x7c97c614 6304434618428258303510386978766979072.000000) is 111_1100_1001_0111_1100_0110_0001_0100
570: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0c170cf7 0.000000) is _1100_0001_0111_0000_1100_1111_0111
Input:Bravo		(0x26a95f63 0.000000) is 10_0110_1010_1001_0101_1111_0110_0011
Result:Verilog	(0x26a95f63 0.000000) is 10_0110_1010_1001_0101_1111_0110_0011
Result:CPP_Sim	(0x26a95f63 0.000000) is 10_0110_1010_1001_0101_1111_0110_0011
Wanted_Result	(0x26a95f63 0.000000) is 10_0110_1010_1001_0101_1111_0110_0011
571: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x3470627e 0.000000) is 11_0100_0111_0000_0110_0010_0111_1110
Input:Bravo		(0x101fea14 0.000000) is 1_0000_0001_1111_1110_1010_0001_0100
Result:Verilog	(0x3470627e 0.000000) is 11_0100_0111_0000_0110_0010_0111_1110
Result:CPP_Sim	(0x3470627e 0.000000) is 11_0100_0111_0000_0110_0010_0111_1110
Wanted_Result	(0x3470627e 0.000000) is 11_0100_0111_0000_0110_0010_0111_1110
572: SAME

*********************** 130265.960938 + 10823174033214629104100311040.000000 END*********************
Input:Alpha		(0x47fe6cfb 130265.960938) is 100_0111_1111_1110_0110_1100_1111_1011
Input:Bravo		(0x6e0be2e1 10823174033214629104100311040.000000) is 110_1110_0000_1011_1110_0010_1110_0001
Result:Verilog	(0x6e0be2e1 10823174033214629104100311040.000000) is 110_1110_0000_1011_1110_0010_1110_0001
Result:CPP_Sim	(0x6e0be2e1 10823174033214629104100311040.000000) is 110_1110_0000_1011_1110_0010_1110_0001
Wanted_Result	(0x6e0be2e1 10823174033214629104100311040.000000) is 110_1110_0000_1011_1110_0010_1110_0001
573: SAME

*********************** 0.000000 + 4449947272232111769124864.000000 END*********************
Input:Alpha		(0x1e4d2921 0.000000) is 1_1110_0100_1101_0010_1001_0010_0001
Input:Bravo		(0x686b9408 4449947272232111769124864.000000) is 110_1000_0110_1011_1001_0100_0000_1000
Result:Verilog	(0x686b9408 4449947272232111769124864.000000) is 110_1000_0110_1011_1001_0100_0000_1000
Result:CPP_Sim	(0x686b9408 4449947272232111769124864.000000) is 110_1000_0110_1011_1001_0100_0000_1000
Wanted_Result	(0x686b9408 4449947272232111769124864.000000) is 110_1000_0110_1011_1001_0100_0000_1000
574: SAME

*********************** 27.096371 + 0.000000 END*********************
Input:Alpha		(0x41d8c55e 27.096371) is 100_0001_1101_1000_1100_0101_0101_1110
Input:Bravo		(0x2312821a 0.000000) is 10_0011_0001_0010_1000_0010_0001_1010
Result:Verilog	(0x41d8c55e 27.096371) is 100_0001_1101_1000_1100_0101_0101_1110
Result:CPP_Sim	(0x41d8c55e 27.096371) is 100_0001_1101_1000_1100_0101_0101_1110
Wanted_Result	(0x41d8c55e 27.096371) is 100_0001_1101_1000_1100_0101_0101_1110
575: SAME

*********************** 1008379178253832683520.000000 + 0.000000 END*********************
Input:Alpha		(0x625aa84a 1008379178253832683520.000000) is 110_0010_0101_1010_1010_1000_0100_1010
Input:Bravo		(0x13c32825 0.000000) is 1_0011_1100_0011_0010_1000_0010_0101
Result:Verilog	(0x625aa84a 1008379178253832683520.000000) is 110_0010_0101_1010_1010_1000_0100_1010
Result:CPP_Sim	(0x625aa84a 1008379178253832683520.000000) is 110_0010_0101_1010_1010_1000_0100_1010
Wanted_Result	(0x625aa84a 1008379178253832683520.000000) is 110_0010_0101_1010_1010_1000_0100_1010
576: SAME

*********************** 0.000000 + 486438803755072908951552.000000 END*********************
Input:Alpha		(0x17fdc0dc 0.000000) is 1_0111_1111_1101_1100_0000_1101_1100
Input:Bravo		(0x66ce03cd 486438803755072908951552.000000) is 110_0110_1100_1110_0000_0011_1100_1101
Result:Verilog	(0x66ce03cd 486438803755072908951552.000000) is 110_0110_1100_1110_0000_0011_1100_1101
Result:CPP_Sim	(0x66ce03cd 486438803755072908951552.000000) is 110_0110_1100_1110_0000_0011_1100_1101
Wanted_Result	(0x66ce03cd 486438803755072908951552.000000) is 110_0110_1100_1110_0000_0011_1100_1101
577: SAME

*********************** 0.000000 + 62.508694 END*********************
Input:Alpha		(0x0b4e0da3 0.000000) is _1011_0100_1110_0000_1101_1010_0011
Input:Bravo		(0x427a08e7 62.508694) is 100_0010_0111_1010_0000_1000_1110_0111
Result:Verilog	(0x427a08e7 62.508694) is 100_0010_0111_1010_0000_1000_1110_0111
Result:CPP_Sim	(0x427a08e7 62.508694) is 100_0010_0111_1010_0000_1000_1110_0111
Wanted_Result	(0x427a08e7 62.508694) is 100_0010_0111_1010_0000_1000_1110_0111
578: SAME

*********************** 0.000000 + 5903708848128.000000 END*********************
Input:Alpha		(0x1f55c412 0.000000) is 1_1111_0101_0101_1100_0100_0001_0010
Input:Bravo		(0x54abd20f 5903708848128.000000) is 101_0100_1010_1011_1101_0010_0000_1111
Result:Verilog	(0x54abd20f 5903708848128.000000) is 101_0100_1010_1011_1101_0010_0000_1111
Result:CPP_Sim	(0x54abd20f 5903708848128.000000) is 101_0100_1010_1011_1101_0010_0000_1111
Wanted_Result	(0x54abd20f 5903708848128.000000) is 101_0100_1010_1011_1101_0010_0000_1111
579: SAME

*********************** 0.000000 + 137.737686 END*********************
Input:Alpha		(0x15393f3e 0.000000) is 1_0101_0011_1001_0011_1111_0011_1110
Input:Bravo		(0x4309bcd9 137.737686) is 100_0011_0000_1001_1011_1100_1101_1001
Result:Verilog	(0x4309bcd9 137.737686) is 100_0011_0000_1001_1011_1100_1101_1001
Result:CPP_Sim	(0x4309bcd9 137.737686) is 100_0011_0000_1001_1011_1100_1101_1001
Wanted_Result	(0x4309bcd9 137.737686) is 100_0011_0000_1001_1011_1100_1101_1001
580: SAME

*********************** 0.000000 + 33642830650653092905394110464.000000 END*********************
Input:Alpha		(0x1840f093 0.000000) is 1_1000_0100_0000_1111_0000_1001_0011
Input:Bravo		(0x6ed96965 33642830650653092905394110464.000000) is 110_1110_1101_1001_0110_1001_0110_0101
Result:Verilog	(0x6ed96965 33642830650653092905394110464.000000) is 110_1110_1101_1001_0110_1001_0110_0101
Result:CPP_Sim	(0x6ed96965 33642830650653092905394110464.000000) is 110_1110_1101_1001_0110_1001_0110_0101
Wanted_Result	(0x6ed96965 33642830650653092905394110464.000000) is 110_1110_1101_1001_0110_1001_0110_0101
581: SAME

*********************** 93998081489144549185450672128.000000 + 11.129213 END*********************
Input:Alpha		(0x6f97dcb2 93998081489144549185450672128.000000) is 110_1111_1001_0111_1101_1100_1011_0010
Input:Bravo		(0x41321142 11.129213) is 100_0001_0011_0010_0001_0001_0100_0010
Result:Verilog	(0x6f97dcb2 93998081489144549185450672128.000000) is 110_1111_1001_0111_1101_1100_1011_0010
Result:CPP_Sim	(0x6f97dcb2 93998081489144549185450672128.000000) is 110_1111_1001_0111_1101_1100_1011_0010
Wanted_Result	(0x6f97dcb2 93998081489144549185450672128.000000) is 110_1111_1001_0111_1101_1100_1011_0010
582: SAME

*********************** 338949636096.000000 + 9693891880820593402272538242842624.000000 END*********************
Input:Alpha		(0x529dd5f2 338949636096.000000) is 101_0010_1001_1101_1101_0101_1111_0010
Input:Bravo		(0x77eef90f 9693891880820593402272538242842624.000000) is 111_0111_1110_1110_1111_1001_0000_1111
Result:Verilog	(0x77eef90f 9693891880820593402272538242842624.000000) is 111_0111_1110_1110_1111_1001_0000_1111
Result:CPP_Sim	(0x77eef90f 9693891880820593402272538242842624.000000) is 111_0111_1110_1110_1111_1001_0000_1111
Wanted_Result	(0x77eef90f 9693891880820593402272538242842624.000000) is 111_0111_1110_1110_1111_1001_0000_1111
583: SAME

*********************** 289299417032285829321373115421294592.000000 + 0.000000 END*********************
Input:Alpha		(0x7a5ede40 289299417032285829321373115421294592.000000) is 111_1010_0101_1110_1101_1110_0100_0000
Input:Bravo		(0x075429c7 0.000000) is 111_0101_0100_0010_1001_1100_0111
Result:Verilog	(0x7a5ede40 289299417032285829321373115421294592.000000) is 111_1010_0101_1110_1101_1110_0100_0000
Result:CPP_Sim	(0x7a5ede40 289299417032285829321373115421294592.000000) is 111_1010_0101_1110_1101_1110_0100_0000
Wanted_Result	(0x7a5ede40 289299417032285829321373115421294592.000000) is 111_1010_0101_1110_1101_1110_0100_0000
584: SAME

*********************** 129011519981869520743554875392.000000 + 2501246088945737634321068952911872.000000 END*********************
Input:Alpha		(0x6fd06dea 129011519981869520743554875392.000000) is 110_1111_1101_0000_0110_1101_1110_1010
Input:Bravo		(0x76f6a454 2501246088945737634321068952911872.000000) is 111_0110_1111_0110_1010_0100_0101_0100
Result:Verilog	(0x76f6a795 2501374989452328224542192824221696.000000) is 111_0110_1111_0110_1010_0111_1001_0101
Result:CPP_Sim	(0x76f6a796 2501375144194833135214727186612224.000000) is 111_0110_1111_0110_1010_0111_1001_0110
Wanted_Result	(0x76f6a796 2501375144194833135214727186612224.000000) is 111_0110_1111_0110_1010_0111_1001_0110
585: ERROR

*********************** 0.000000 + 2403825709259512790916449528191123456.000000 END*********************
Input:Alpha		(0x2af1f5f9 0.000000) is 10_1010_1111_0001_1111_0101_1111_1001
Input:Bravo		(0x7be77ae1 2403825709259512790916449528191123456.000000) is 111_1011_1110_0111_0111_1010_1110_0001
Result:Verilog	(0x7be77ae1 2403825709259512790916449528191123456.000000) is 111_1011_1110_0111_0111_1010_1110_0001
Result:CPP_Sim	(0x7be77ae1 2403825709259512790916449528191123456.000000) is 111_1011_1110_0111_0111_1010_1110_0001
Wanted_Result	(0x7be77ae1 2403825709259512790916449528191123456.000000) is 111_1011_1110_0111_0111_1010_1110_0001
586: SAME

*********************** 0.000000 + 16309916892405956608.000000 END*********************
Input:Alpha		(0x1da003b7 0.000000) is 1_1101_1010_0000_0000_0011_1011_0111
Input:Bravo		(0x5f625877 16309916892405956608.000000) is 101_1111_0110_0010_0101_1000_0111_0111
Result:Verilog	(0x5f625877 16309916892405956608.000000) is 101_1111_0110_0010_0101_1000_0111_0111
Result:CPP_Sim	(0x5f625877 16309916892405956608.000000) is 101_1111_0110_0010_0101_1000_0111_0111
Wanted_Result	(0x5f625877 16309916892405956608.000000) is 101_1111_0110_0010_0101_1000_0111_0111
587: SAME

*********************** 0.000000 + 93526595735174770589696.000000 END*********************
Input:Alpha		(0x0c0764f5 0.000000) is _1100_0000_0111_0110_0100_1111_0101
Input:Bravo		(0x659e70b2 93526595735174770589696.000000) is 110_0101_1001_1110_0111_0000_1011_0010
Result:Verilog	(0x659e70b2 93526595735174770589696.000000) is 110_0101_1001_1110_0111_0000_1011_0010
Result:CPP_Sim	(0x659e70b2 93526595735174770589696.000000) is 110_0101_1001_1110_0111_0000_1011_0010
Wanted_Result	(0x659e70b2 93526595735174770589696.000000) is 110_0101_1001_1110_0111_0000_1011_0010
588: SAME

*********************** 249804176.000000 + 0.000000 END*********************
Input:Alpha		(0x4d6e3b59 249804176.000000) is 100_1101_0110_1110_0011_1011_0101_1001
Input:Bravo		(0x2a548e16 0.000000) is 10_1010_0101_0100_1000_1110_0001_0110
Result:Verilog	(0x4d6e3b59 249804176.000000) is 100_1101_0110_1110_0011_1011_0101_1001
Result:CPP_Sim	(0x4d6e3b59 249804176.000000) is 100_1101_0110_1110_0011_1011_0101_1001
Wanted_Result	(0x4d6e3b59 249804176.000000) is 100_1101_0110_1110_0011_1011_0101_1001
589: SAME

*********************** 578891456.000000 + 0.000000 END*********************
Input:Alpha		(0x4e0a04bb 578891456.000000) is 100_1110_0000_1010_0000_0100_1011_1011
Input:Bravo		(0x0f4700b7 0.000000) is _1111_0100_0111_0000_0000_1011_0111
Result:Verilog	(0x4e0a04bb 578891456.000000) is 100_1110_0000_1010_0000_0100_1011_1011
Result:CPP_Sim	(0x4e0a04bb 578891456.000000) is 100_1110_0000_1010_0000_0100_1011_1011
Wanted_Result	(0x4e0a04bb 578891456.000000) is 100_1110_0000_1010_0000_0100_1011_1011
590: SAME

*********************** 242287376.000000 + 0.000000 END*********************
Input:Alpha		(0x4d671031 242287376.000000) is 100_1101_0110_0111_0001_0000_0011_0001
Input:Bravo		(0x3064ad05 0.000000) is 11_0000_0110_0100_1010_1101_0000_0101
Result:Verilog	(0x4d671031 242287376.000000) is 100_1101_0110_0111_0001_0000_0011_0001
Result:CPP_Sim	(0x4d671031 242287376.000000) is 100_1101_0110_0111_0001_0000_0011_0001
Wanted_Result	(0x4d671031 242287376.000000) is 100_1101_0110_0111_0001_0000_0011_0001
591: SAME

*********************** 0.000000 + 67534741522150431129600.000000 END*********************
Input:Alpha		(0x230a28dc 0.000000) is 10_0011_0000_1010_0010_1000_1101_1100
Input:Bravo		(0x6564d10d 67534741522150431129600.000000) is 110_0101_0110_0100_1101_0001_0000_1101
Result:Verilog	(0x6564d10d 67534741522150431129600.000000) is 110_0101_0110_0100_1101_0001_0000_1101
Result:CPP_Sim	(0x6564d10d 67534741522150431129600.000000) is 110_0101_0110_0100_1101_0001_0000_1101
Wanted_Result	(0x6564d10d 67534741522150431129600.000000) is 110_0101_0110_0100_1101_0001_0000_1101
592: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1732b0d2 0.000000) is 1_0111_0011_0010_1011_0000_1101_0010
Input:Bravo		(0x2e58367f 0.000000) is 10_1110_0101_1000_0011_0110_0111_1111
Result:Verilog	(0x2e58367f 0.000000) is 10_1110_0101_1000_0011_0110_0111_1111
Result:CPP_Sim	(0x2e58367f 0.000000) is 10_1110_0101_1000_0011_0110_0111_1111
Wanted_Result	(0x2e58367f 0.000000) is 10_1110_0101_1000_0011_0110_0111_1111
593: SAME

*********************** 0.000000 + 0.000004 END*********************
Input:Alpha		(0x27ded9f4 0.000000) is 10_0111_1101_1110_1101_1001_1111_0100
Input:Bravo		(0x368874e4 0.000004) is 11_0110_1000_1000_0111_0100_1110_0100
Result:Verilog	(0x368874e4 0.000004) is 11_0110_1000_1000_0111_0100_1110_0100
Result:CPP_Sim	(0x368874e4 0.000004) is 11_0110_1000_1000_0111_0100_1110_0100
Wanted_Result	(0x368874e4 0.000004) is 11_0110_1000_1000_0111_0100_1110_0100
594: SAME

*********************** 0.000000 + 0.037133 END*********************
Input:Alpha		(0x0304088f 0.000000) is 11_0000_0100_0000_1000_1000_1111
Input:Bravo		(0x3d181932 0.037133) is 11_1101_0001_1000_0001_1001_0011_0010
Result:Verilog	(0x3d181932 0.037133) is 11_1101_0001_1000_0001_1001_0011_0010
Result:CPP_Sim	(0x3d181932 0.037133) is 11_1101_0001_1000_0001_1001_0011_0010
Wanted_Result	(0x3d181932 0.037133) is 11_1101_0001_1000_0001_1001_0011_0010
595: SAME

*********************** 94885519192422370197003882398220288.000000 + 0.000000 END*********************
Input:Alpha		(0x799231bd 94885519192422370197003882398220288.000000) is 111_1001_1001_0010_0011_0001_1011_1101
Input:Bravo		(0x1b44f922 0.000000) is 1_1011_0100_0100_1111_1001_0010_0010
Result:Verilog	(0x799231bd 94885519192422370197003882398220288.000000) is 111_1001_1001_0010_0011_0001_1011_1101
Result:CPP_Sim	(0x799231bd 94885519192422370197003882398220288.000000) is 111_1001_1001_0010_0011_0001_1011_1101
Wanted_Result	(0x799231bd 94885519192422370197003882398220288.000000) is 111_1001_1001_0010_0011_0001_1011_1101
596: SAME

*********************** 0.000000 + 12849098031286461887676416.000000 END*********************
Input:Alpha		(0x2bf18297 0.000000) is 10_1011_1111_0001_1000_0010_1001_0111
Input:Bravo		(0x692a0e70 12849098031286461887676416.000000) is 110_1001_0010_1010_0000_1110_0111_0000
Result:Verilog	(0x692a0e70 12849098031286461887676416.000000) is 110_1001_0010_1010_0000_1110_0111_0000
Result:CPP_Sim	(0x692a0e70 12849098031286461887676416.000000) is 110_1001_0010_1010_0000_1110_0111_0000
Wanted_Result	(0x692a0e70 12849098031286461887676416.000000) is 110_1001_0010_1010_0000_1110_0111_0000
597: SAME

*********************** 278142975442157568.000000 + 95269662246659669293536799008869056512.000000 END*********************
Input:Alpha		(0x5c770a64 278142975442157568.000000) is 101_1100_0111_0111_0000_1010_0110_0100
Input:Bravo		(0x7e8f588a 95269662246659669293536799008869056512.000000) is 111_1110_1000_1111_0101_1000_1000_1010
Result:Verilog	(0x7e8f588a 95269662246659669293536799008869056512.000000) is 111_1110_1000_1111_0101_1000_1000_1010
Result:CPP_Sim	(0x7e8f588a 95269662246659669293536799008869056512.000000) is 111_1110_1000_1111_0101_1000_1000_1010
Wanted_Result	(0x7e8f588a 95269662246659669293536799008869056512.000000) is 111_1110_1000_1111_0101_1000_1000_1010
598: SAME

*********************** 176430749609866821632.000000 + 117597580296192.000000 END*********************
Input:Alpha		(0x6119077f 176430749609866821632.000000) is 110_0001_0001_1001_0000_0111_0111_1111
Input:Bravo		(0x56d5e8a4 117597580296192.000000) is 101_0110_1101_0101_1110_1000_1010_0100
Result:Verilog	(0x61190785 176430855162983088128.000000) is 110_0001_0001_1001_0000_0111_1000_0101
Result:CPP_Sim	(0x61190786 176430872755169132544.000000) is 110_0001_0001_1001_0000_0111_1000_0110
Wanted_Result	(0x61190786 176430872755169132544.000000) is 110_0001_0001_1001_0000_0111_1000_0110
599: ERROR

*********************** 0.000000 + 31334287360.000000 END*********************
Input:Alpha		(0x05e38251 0.000000) is 101_1110_0011_1000_0010_0101_0001
Input:Bravo		(0x50e97569 31334287360.000000) is 101_0000_1110_1001_0111_0101_0110_1001
Result:Verilog	(0x50e97569 31334287360.000000) is 101_0000_1110_1001_0111_0101_0110_1001
Result:CPP_Sim	(0x50e97569 31334287360.000000) is 101_0000_1110_1001_0111_0101_0110_1001
Wanted_Result	(0x50e97569 31334287360.000000) is 101_0000_1110_1001_0111_0101_0110_1001
600: SAME

*********************** 428973824.000000 + 0.000000 END*********************
Input:Alpha		(0x4dcc8cf8 428973824.000000) is 100_1101_1100_1100_1000_1100_1111_1000
Input:Bravo		(0x30d5784a 0.000000) is 11_0000_1101_0101_0111_1000_0100_1010
Result:Verilog	(0x4dcc8cf8 428973824.000000) is 100_1101_1100_1100_1000_1100_1111_1000
Result:CPP_Sim	(0x4dcc8cf8 428973824.000000) is 100_1101_1100_1100_1000_1100_1111_1000
Wanted_Result	(0x4dcc8cf8 428973824.000000) is 100_1101_1100_1100_1000_1100_1111_1000
601: SAME

*********************** 109544016.000000 + 285989742382798613312962560.000000 END*********************
Input:Alpha		(0x4cd0f04a 109544016.000000) is 100_1100_1101_0000_1111_0000_0100_1010
Input:Bravo		(0x6b6c90af 285989742382798613312962560.000000) is 110_1011_0110_1100_1001_0000_1010_1111
Result:Verilog	(0x6b6c90af 285989742382798613312962560.000000) is 110_1011_0110_1100_1001_0000_1010_1111
Result:CPP_Sim	(0x6b6c90af 285989742382798613312962560.000000) is 110_1011_0110_1100_1001_0000_1010_1111
Wanted_Result	(0x6b6c90af 285989742382798613312962560.000000) is 110_1011_0110_1100_1001_0000_1010_1111
602: SAME

*********************** 0.000000 + 1902885260492800.000000 END*********************
Input:Alpha		(0x1037d0c1 0.000000) is 1_0000_0011_0111_1101_0000_1100_0001
Input:Bravo		(0x58d85540 1902885260492800.000000) is 101_1000_1101_1000_0101_0101_0100_0000
Result:Verilog	(0x58d85540 1902885260492800.000000) is 101_1000_1101_1000_0101_0101_0100_0000
Result:CPP_Sim	(0x58d85540 1902885260492800.000000) is 101_1000_1101_1000_0101_0101_0100_0000
Wanted_Result	(0x58d85540 1902885260492800.000000) is 101_1000_1101_1000_0101_0101_0100_0000
603: SAME

*********************** 37313978368.000000 + 1495620862164860928.000000 END*********************
Input:Alpha		(0x510b0162 37313978368.000000) is 101_0001_0000_1011_0000_0001_0110_0010
Input:Bravo		(0x5da60c1a 1495620862164860928.000000) is 101_1101_1010_0110_0000_1100_0001_1010
Result:Verilog	(0x5da60c1a 1495620862164860928.000000) is 101_1101_1010_0110_0000_1100_0001_1010
Result:CPP_Sim	(0x5da60c1a 1495620862164860928.000000) is 101_1101_1010_0110_0000_1100_0001_1010
Wanted_Result	(0x5da60c1a 1495620862164860928.000000) is 101_1101_1010_0110_0000_1100_0001_1010
604: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x032ce356 0.000000) is 11_0010_1100_1110_0011_0101_0110
Input:Bravo		(0x1f15061d 0.000000) is 1_1111_0001_0101_0000_0110_0001_1101
Result:Verilog	(0x1f15061d 0.000000) is 1_1111_0001_0101_0000_0110_0001_1101
Result:CPP_Sim	(0x1f15061d 0.000000) is 1_1111_0001_0101_0000_0110_0001_1101
Wanted_Result	(0x1f15061d 0.000000) is 1_1111_0001_0101_0000_0110_0001_1101
605: SAME

*********************** 2292607544127783643553726464.000000 + 19857684480.000000 END*********************
Input:Alpha		(0x6ced0cd1 2292607544127783643553726464.000000) is 110_1100_1110_1101_0000_1100_1101_0001
Input:Bravo		(0x5093f387 19857684480.000000) is 101_0000_1001_0011_1111_0011_1000_0111
Result:Verilog	(0x6ced0cd1 2292607544127783643553726464.000000) is 110_1100_1110_1101_0000_1100_1101_0001
Result:CPP_Sim	(0x6ced0cd1 2292607544127783643553726464.000000) is 110_1100_1110_1101_0000_1100_1101_0001
Wanted_Result	(0x6ced0cd1 2292607544127783643553726464.000000) is 110_1100_1110_1101_0000_1100_1101_0001
606: SAME

*********************** 4189266432.000000 + 0.000000 END*********************
Input:Alpha		(0x4f79b322 4189266432.000000) is 100_1111_0111_1001_1011_0011_0010_0010
Input:Bravo		(0x0ff735ad 0.000000) is _1111_1111_0111_0011_0101_1010_1101
Result:Verilog	(0x4f79b322 4189266432.000000) is 100_1111_0111_1001_1011_0011_0010_0010
Result:CPP_Sim	(0x4f79b322 4189266432.000000) is 100_1111_0111_1001_1011_0011_0010_0010
Wanted_Result	(0x4f79b322 4189266432.000000) is 100_1111_0111_1001_1011_0011_0010_0010
607: SAME

*********************** 0.000002 + 407045422384910738391040.000000 END*********************
Input:Alpha		(0x35f8c494 0.000002) is 11_0101_1111_1000_1100_0100_1001_0100
Input:Bravo		(0x66ac63f4 407045422384910738391040.000000) is 110_0110_1010_1100_0110_0011_1111_0100
Result:Verilog	(0x66ac63f4 407045422384910738391040.000000) is 110_0110_1010_1100_0110_0011_1111_0100
Result:CPP_Sim	(0x66ac63f4 407045422384910738391040.000000) is 110_0110_1010_1100_0110_0011_1111_0100
Wanted_Result	(0x66ac63f4 407045422384910738391040.000000) is 110_0110_1010_1100_0110_0011_1111_0100
608: SAME

*********************** 0.202561 + 1942125662257020928.000000 END*********************
Input:Alpha		(0x3e4f6c2d 0.202561) is 11_1110_0100_1111_0110_1100_0010_1101
Input:Bravo		(0x5dd79e88 1942125662257020928.000000) is 101_1101_1101_0111_1001_1110_1000_1000
Result:Verilog	(0x5dd79e88 1942125662257020928.000000) is 101_1101_1101_0111_1001_1110_1000_1000
Result:CPP_Sim	(0x5dd79e88 1942125662257020928.000000) is 101_1101_1101_0111_1001_1110_1000_1000
Wanted_Result	(0x5dd79e88 1942125662257020928.000000) is 101_1101_1101_0111_1001_1110_1000_1000
609: SAME

*********************** 0.000000 + 13.216000 END*********************
Input:Alpha		(0x1d34d8d9 0.000000) is 1_1101_0011_0100_1101_1000_1101_1001
Input:Bravo		(0x415374bc 13.216000) is 100_0001_0101_0011_0111_0100_1011_1100
Result:Verilog	(0x415374bc 13.216000) is 100_0001_0101_0011_0111_0100_1011_1100
Result:CPP_Sim	(0x415374bc 13.216000) is 100_0001_0101_0011_0111_0100_1011_1100
Wanted_Result	(0x415374bc 13.216000) is 100_0001_0101_0011_0111_0100_1011_1100
610: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1aefb7ba 0.000000) is 1_1010_1110_1111_1011_0111_1011_1010
Input:Bravo		(0x16c70a96 0.000000) is 1_0110_1100_0111_0000_1010_1001_0110
Result:Verilog	(0x1af07ec4 0.000000) is 1_1010_1111_0000_0111_1110_1100_0100
Result:CPP_Sim	(0x1af07ec5 0.000000) is 1_1010_1111_0000_0111_1110_1100_0101
Wanted_Result	(0x1af07ec5 0.000000) is 1_1010_1111_0000_0111_1110_1100_0101
611: ERROR

*********************** 343239973681496064.000000 + 28829.160156 END*********************
Input:Alpha		(0x5c986dde 343239973681496064.000000) is 101_1100_1001_1000_0110_1101_1101_1110
Input:Bravo		(0x46e13a52 28829.160156) is 100_0110_1110_0001_0011_1010_0101_0010
Result:Verilog	(0x5c986dde 343239973681496064.000000) is 101_1100_1001_1000_0110_1101_1101_1110
Result:CPP_Sim	(0x5c986dde 343239973681496064.000000) is 101_1100_1001_1000_0110_1101_1101_1110
Wanted_Result	(0x5c986dde 343239973681496064.000000) is 101_1100_1001_1000_0110_1101_1101_1110
612: SAME

*********************** nan + 0.000137 END*********************
Input:Alpha		(0x7ff11906 nan) is 111_1111_1111_0001_0001_1001_0000_0110
Input:Bravo		(0x390f7842 0.000137) is 11_1001_0000_1111_0111_1000_0100_0010
Result:Verilog	(0x7ff11906 nan) is 111_1111_1111_0001_0001_1001_0000_0110
Result:CPP_Sim	(0x7ff11906 nan) is 111_1111_1111_0001_0001_1001_0000_0110
Wanted_Result	(0x7ff11906 nan) is 111_1111_1111_0001_0001_1001_0000_0110
613: SAME

*********************** 3849.178711 + 159249640176750690304.000000 END*********************
Input:Alpha		(0x457092dc 3849.178711) is 100_0101_0111_0000_1001_0010_1101_1100
Input:Bravo		(0x610a2086 159249640176750690304.000000) is 110_0001_0000_1010_0010_0000_1000_0110
Result:Verilog	(0x610a2086 159249640176750690304.000000) is 110_0001_0000_1010_0010_0000_1000_0110
Result:CPP_Sim	(0x610a2086 159249640176750690304.000000) is 110_0001_0000_1010_0010_0000_1000_0110
Wanted_Result	(0x610a2086 159249640176750690304.000000) is 110_0001_0000_1010_0010_0000_1000_0110
614: SAME

*********************** 0.000000 + 13899053.000000 END*********************
Input:Alpha		(0x0fe560e6 0.000000) is _1111_1110_0101_0110_0000_1110_0110
Input:Bravo		(0x4b54152d 13899053.000000) is 100_1011_0101_0100_0001_0101_0010_1101
Result:Verilog	(0x4b54152d 13899053.000000) is 100_1011_0101_0100_0001_0101_0010_1101
Result:CPP_Sim	(0x4b54152d 13899053.000000) is 100_1011_0101_0100_0001_0101_0010_1101
Wanted_Result	(0x4b54152d 13899053.000000) is 100_1011_0101_0100_0001_0101_0010_1101
615: SAME

*********************** 0.000000 + 1602643475721879552.000000 END*********************
Input:Alpha		(0x31f395ef 0.000000) is 11_0001_1111_0011_1001_0101_1110_1111
Input:Bravo		(0x5db1edde 1602643475721879552.000000) is 101_1101_1011_0001_1110_1101_1101_1110
Result:Verilog	(0x5db1edde 1602643475721879552.000000) is 101_1101_1011_0001_1110_1101_1101_1110
Result:CPP_Sim	(0x5db1edde 1602643475721879552.000000) is 101_1101_1011_0001_1110_1101_1101_1110
Wanted_Result	(0x5db1edde 1602643475721879552.000000) is 101_1101_1011_0001_1110_1101_1101_1110
616: SAME

*********************** 3521469667991359808830416295198457856.000000 + 130612815666322094894126929631818809344.000000 END*********************
Input:Alpha		(0x7c298d77 3521469667991359808830416295198457856.000000) is 111_1100_0010_1001_1000_1101_0111_0111
Input:Bravo		(0x7ec4863a 130612815666322094894126929631818809344.000000) is 111_1110_1100_0100_1000_0110_0011_1010
Result:Verilog	(0x7ec9d2a5 134134278045322503390638287320973836288.000000) is 111_1110_1100_1001_1101_0010_1010_0101
Result:CPP_Sim	(0x7ec9d2a6 134134288186527305216473499294599479296.000000) is 111_1110_1100_1001_1101_0010_1010_0110
Wanted_Result	(0x7ec9d2a6 134134288186527305216473499294599479296.000000) is 111_1110_1100_1001_1101_0010_1010_0110
617: ERROR

*********************** 649192.812500 + 0.000000 END*********************
Input:Alpha		(0x491e7e8d 649192.812500) is 100_1001_0001_1110_0111_1110_1000_1101
Input:Bravo		(0x0c615e38 0.000000) is _1100_0110_0001_0101_1110_0011_1000
Result:Verilog	(0x491e7e8d 649192.812500) is 100_1001_0001_1110_0111_1110_1000_1101
Result:CPP_Sim	(0x491e7e8d 649192.812500) is 100_1001_0001_1110_0111_1110_1000_1101
Wanted_Result	(0x491e7e8d 649192.812500) is 100_1001_0001_1110_0111_1110_1000_1101
618: SAME

*********************** 344932917182464.000000 + 0.000000 END*********************
Input:Alpha		(0x579cdb7a 344932917182464.000000) is 101_0111_1001_1100_1101_1011_0111_1010
Input:Bravo		(0x1a297fef 0.000000) is 1_1010_0010_1001_0111_1111_1110_1111
Result:Verilog	(0x579cdb7a 344932917182464.000000) is 101_0111_1001_1100_1101_1011_0111_1010
Result:CPP_Sim	(0x579cdb7a 344932917182464.000000) is 101_0111_1001_1100_1101_1011_0111_1010
Wanted_Result	(0x579cdb7a 344932917182464.000000) is 101_0111_1001_1100_1101_1011_0111_1010
619: SAME

*********************** 40926771893729309717692416.000000 + 28393135440658432.000000 END*********************
Input:Alpha		(0x6a076a53 40926771893729309717692416.000000) is 110_1010_0000_0111_0110_1010_0101_0011
Input:Bravo		(0x5ac9bed0 28393135440658432.000000) is 101_1010_1100_1001_1011_1110_1101_0000
Result:Verilog	(0x6a076a53 40926771893729309717692416.000000) is 110_1010_0000_0111_0110_1010_0101_0011
Result:CPP_Sim	(0x6a076a53 40926771893729309717692416.000000) is 110_1010_0000_0111_0110_1010_0101_0011
Wanted_Result	(0x6a076a53 40926771893729309717692416.000000) is 110_1010_0000_0111_0110_1010_0101_0011
620: SAME

*********************** 0.000182 + 134396271132672.000000 END*********************
Input:Alpha		(0x393e860c 0.000182) is 11_1001_0011_1110_1000_0110_0000_1100
Input:Bravo		(0x56f47724 134396271132672.000000) is 101_0110_1111_0100_0111_0111_0010_0100
Result:Verilog	(0x56f47724 134396271132672.000000) is 101_0110_1111_0100_0111_0111_0010_0100
Result:CPP_Sim	(0x56f47724 134396271132672.000000) is 101_0110_1111_0100_0111_0111_0010_0100
Wanted_Result	(0x56f47724 134396271132672.000000) is 101_0110_1111_0100_0111_0111_0010_0100
621: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2b5db258 0.000000) is 10_1011_0101_1101_1011_0010_0101_1000
Input:Bravo		(0x08b8392e 0.000000) is _1000_1011_1000_0011_1001_0010_1110
Result:Verilog	(0x2b5db258 0.000000) is 10_1011_0101_1101_1011_0010_0101_1000
Result:CPP_Sim	(0x2b5db258 0.000000) is 10_1011_0101_1101_1011_0010_0101_1000
Wanted_Result	(0x2b5db258 0.000000) is 10_1011_0101_1101_1011_0010_0101_1000
622: SAME

*********************** 556472047774896316481536.000000 + 247260778497801453568.000000 END*********************
Input:Alpha		(0x66ebacd2 556472047774896316481536.000000) is 110_0110_1110_1011_1010_1100_1101_0010
Input:Bravo		(0x615676ec 247260778497801453568.000000) is 110_0001_0101_0110_0111_0110_1110_1100
Result:Verilog	(0x66ebc7a0 556719277380040447229952.000000) is 110_0110_1110_1011_1100_0111_1010_0000
Result:CPP_Sim	(0x66ebc7a1 556719313408837466193920.000000) is 110_0110_1110_1011_1100_0111_1010_0001
Wanted_Result	(0x66ebc7a1 556719313408837466193920.000000) is 110_0110_1110_1011_1100_0111_1010_0001
623: ERROR

*********************** 70752548875773072887261429760.000000 + 0.000000 END*********************
Input:Alpha		(0x6f649d23 70752548875773072887261429760.000000) is 110_1111_0110_0100_1001_1101_0010_0011
Input:Bravo		(0x253b18ff 0.000000) is 10_0101_0011_1011_0001_1000_1111_1111
Result:Verilog	(0x6f649d23 70752548875773072887261429760.000000) is 110_1111_0110_0100_1001_1101_0010_0011
Result:CPP_Sim	(0x6f649d23 70752548875773072887261429760.000000) is 110_1111_0110_0100_1001_1101_0010_0011
Wanted_Result	(0x6f649d23 70752548875773072887261429760.000000) is 110_1111_0110_0100_1001_1101_0010_0011
624: SAME

*********************** 0.680015 + 0.000000 END*********************
Input:Alpha		(0x3f2e1575 0.680015) is 11_1111_0010_1110_0001_0101_0111_0101
Input:Bravo		(0x0c9975fc 0.000000) is _1100_1001_1001_0111_0101_1111_1100
Result:Verilog	(0x3f2e1575 0.680015) is 11_1111_0010_1110_0001_0101_0111_0101
Result:CPP_Sim	(0x3f2e1575 0.680015) is 11_1111_0010_1110_0001_0101_0111_0101
Wanted_Result	(0x3f2e1575 0.680015) is 11_1111_0010_1110_0001_0101_0111_0101
625: SAME

*********************** 336595253125983879823360.000000 + 11104293272682496.000000 END*********************
Input:Alpha		(0x668e8dbb 336595253125983879823360.000000) is 110_0110_1000_1110_1000_1101_1011_1011
Input:Bravo		(0x5a1dcd2f 11104293272682496.000000) is 101_1010_0001_1101_1100_1101_0010_1111
Result:Verilog	(0x668e8dbb 336595253125983879823360.000000) is 110_0110_1000_1110_1000_1101_1011_1011
Result:CPP_Sim	(0x668e8dbb 336595253125983879823360.000000) is 110_0110_1000_1110_1000_1101_1011_1011
Wanted_Result	(0x668e8dbb 336595253125983879823360.000000) is 110_0110_1000_1110_1000_1101_1011_1011
626: SAME

*********************** 0.000000 + 166.982803 END*********************
Input:Alpha		(0x23608092 0.000000) is 10_0011_0110_0000_1000_0000_1001_0010
Input:Bravo		(0x4326fb99 166.982803) is 100_0011_0010_0110_1111_1011_1001_1001
Result:Verilog	(0x4326fb99 166.982803) is 100_0011_0010_0110_1111_1011_1001_1001
Result:CPP_Sim	(0x4326fb99 166.982803) is 100_0011_0010_0110_1111_1011_1001_1001
Wanted_Result	(0x4326fb99 166.982803) is 100_0011_0010_0110_1111_1011_1001_1001
627: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x20ff0781 0.000000) is 10_0000_1111_1111_0000_0111_1000_0001
Input:Bravo		(0x23519999 0.000000) is 10_0011_0101_0001_1001_1001_1001_1001
Result:Verilog	(0x235991d5 0.000000) is 10_0011_0101_1001_1001_0001_1101_0101
Result:CPP_Sim	(0x235991d5 0.000000) is 10_0011_0101_1001_1001_0001_1101_0101
Wanted_Result	(0x235991d5 0.000000) is 10_0011_0101_1001_1001_0001_1101_0101
628: SAME

*********************** 3789391425301396777524949007764291584.000000 + 282873272337360501080064.000000 END*********************
Input:Alpha		(0x7c3673db 3789391425301396777524949007764291584.000000) is 111_1100_0011_0110_0111_0011_1101_1011
Input:Bravo		(0x666f9a5d 282873272337360501080064.000000) is 110_0110_0110_1111_1001_1010_0101_1101
Result:Verilog	(0x7c3673db 3789391425301396777524949007764291584.000000) is 111_1100_0011_0110_0111_0011_1101_1011
Result:CPP_Sim	(0x7c3673db 3789391425301396777524949007764291584.000000) is 111_1100_0011_0110_0111_0011_1101_1011
Wanted_Result	(0x7c3673db 3789391425301396777524949007764291584.000000) is 111_1100_0011_0110_0111_0011_1101_1011
629: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x045bba1f 0.000000) is 100_0101_1011_1011_1010_0001_1111
Input:Bravo		(0x0c1bd4c1 0.000000) is _1100_0001_1011_1101_0100_1100_0001
Result:Verilog	(0x0c1bd59c 0.000000) is _1100_0001_1011_1101_0101_1001_1100
Result:CPP_Sim	(0x0c1bd59d 0.000000) is _1100_0001_1011_1101_0101_1001_1101
Wanted_Result	(0x0c1bd59d 0.000000) is _1100_0001_1011_1101_0101_1001_1101
630: ERROR

*********************** 0.000000 + 0.000003 END*********************
Input:Alpha		(0x31c3af8a 0.000000) is 11_0001_1100_0011_1010_1111_1000_1010
Input:Bravo		(0x364f500e 0.000003) is 11_0110_0100_1111_0101_0000_0000_1110
Result:Verilog	(0x364fb1e5 0.000003) is 11_0110_0100_1111_1011_0001_1110_0101
Result:CPP_Sim	(0x364fb1e6 0.000003) is 11_0110_0100_1111_1011_0001_1110_0110
Wanted_Result	(0x364fb1e6 0.000003) is 11_0110_0100_1111_1011_0001_1110_0110
631: ERROR

*********************** 31093608143872926475616256.000000 + 0.000000 END*********************
Input:Alpha		(0x69cdc29f 31093608143872926475616256.000000) is 110_1001_1100_1101_1100_0010_1001_1111
Input:Bravo		(0x2ded3d01 0.000000) is 10_1101_1110_1101_0011_1101_0000_0001
Result:Verilog	(0x69cdc29f 31093608143872926475616256.000000) is 110_1001_1100_1101_1100_0010_1001_1111
Result:CPP_Sim	(0x69cdc29f 31093608143872926475616256.000000) is 110_1001_1100_1101_1100_0010_1001_1111
Wanted_Result	(0x69cdc29f 31093608143872926475616256.000000) is 110_1001_1100_1101_1100_0010_1001_1111
632: SAME

*********************** 0.000001 + 0.000000 END*********************
Input:Alpha		(0x3513d648 0.000001) is 11_0101_0001_0011_1101_0110_0100_1000
Input:Bravo		(0x32ec412c 0.000000) is 11_0010_1110_1100_0100_0001_0010_1100
Result:Verilog	(0x351b3851 0.000001) is 11_0101_0001_1011_0011_1000_0101_0001
Result:CPP_Sim	(0x351b3851 0.000001) is 11_0101_0001_1011_0011_1000_0101_0001
Wanted_Result	(0x351b3851 0.000001) is 11_0101_0001_1011_0011_1000_0101_0001
633: SAME

*********************** 0.000788 + 0.000000 END*********************
Input:Alpha		(0x3a4e9b3a 0.000788) is 11_1010_0100_1110_1001_1011_0011_1010
Input:Bravo		(0x0cb0b1c2 0.000000) is _1100_1011_0000_1011_0001_1100_0010
Result:Verilog	(0x3a4e9b3a 0.000788) is 11_1010_0100_1110_1001_1011_0011_1010
Result:CPP_Sim	(0x3a4e9b3a 0.000788) is 11_1010_0100_1110_1001_1011_0011_1010
Wanted_Result	(0x3a4e9b3a 0.000788) is 11_1010_0100_1110_1001_1011_0011_1010
634: SAME

*********************** 157028800.000000 + 0.000000 END*********************
Input:Alpha		(0x4d15c11c 157028800.000000) is 100_1101_0001_0101_1100_0001_0001_1100
Input:Bravo		(0x2456058d 0.000000) is 10_0100_0101_0110_0000_0101_1000_1101
Result:Verilog	(0x4d15c11c 157028800.000000) is 100_1101_0001_0101_1100_0001_0001_1100
Result:CPP_Sim	(0x4d15c11c 157028800.000000) is 100_1101_0001_0101_1100_0001_0001_1100
Wanted_Result	(0x4d15c11c 157028800.000000) is 100_1101_0001_0101_1100_0001_0001_1100
635: SAME

*********************** 1182668248519990348611584.000000 + 0.000000 END*********************
Input:Alpha		(0x677a7093 1182668248519990348611584.000000) is 110_0111_0111_1010_0111_0000_1001_0011
Input:Bravo		(0x06544728 0.000000) is 110_0101_0100_0100_0111_0010_1000
Result:Verilog	(0x677a7093 1182668248519990348611584.000000) is 110_0111_0111_1010_0111_0000_1001_0011
Result:CPP_Sim	(0x677a7093 1182668248519990348611584.000000) is 110_0111_0111_1010_0111_0000_1001_0011
Wanted_Result	(0x677a7093 1182668248519990348611584.000000) is 110_0111_0111_1010_0111_0000_1001_0011
636: SAME

*********************** 1051373007599653012883483774941134848.000000 + 0.000000 END*********************
Input:Alpha		(0x7b4a7cb1 1051373007599653012883483774941134848.000000) is 111_1011_0100_1010_0111_1100_1011_0001
Input:Bravo		(0x12d822eb 0.000000) is 1_0010_1101_1000_0010_0010_1110_1011
Result:Verilog	(0x7b4a7cb1 1051373007599653012883483774941134848.000000) is 111_1011_0100_1010_0111_1100_1011_0001
Result:CPP_Sim	(0x7b4a7cb1 1051373007599653012883483774941134848.000000) is 111_1011_0100_1010_0111_1100_1011_0001
Wanted_Result	(0x7b4a7cb1 1051373007599653012883483774941134848.000000) is 111_1011_0100_1010_0111_1100_1011_0001
637: SAME

*********************** 0.000000 + 840074663998160633856.000000 END*********************
Input:Alpha		(0x0f0c8057 0.000000) is _1111_0000_1100_1000_0000_0101_0111
Input:Bravo		(0x62362983 840074663998160633856.000000) is 110_0010_0011_0110_0010_1001_1000_0011
Result:Verilog	(0x62362983 840074663998160633856.000000) is 110_0010_0011_0110_0010_1001_1000_0011
Result:CPP_Sim	(0x62362983 840074663998160633856.000000) is 110_0010_0011_0110_0010_1001_1000_0011
Wanted_Result	(0x62362983 840074663998160633856.000000) is 110_0010_0011_0110_0010_1001_1000_0011
638: SAME

*********************** 55333245612143510728256402751488.000000 + 80124249511758470218709151871441829888.000000 END*********************
Input:Alpha		(0x742e99d7 55333245612143510728256402751488.000000) is 111_0100_0010_1110_1001_1001_1101_0111
Input:Bravo		(0x7e711d7a 80124249511758470218709151871441829888.000000) is 111_1110_0111_0001_0001_1101_0111_1010
Result:Verilog	(0x7e711d84 80124300217782479347885211739570044928.000000) is 111_1110_0111_0001_0001_1101_1000_0100
Result:CPP_Sim	(0x7e711d85 80124305288384880260802817726382866432.000000) is 111_1110_0111_0001_0001_1101_1000_0101
Wanted_Result	(0x7e711d85 80124305288384880260802817726382866432.000000) is 111_1110_0111_0001_0001_1101_1000_0101
639: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x07714282 0.000000) is 111_0111_0001_0100_0010_1000_0010
Input:Bravo		(0x335caf4c 0.000000) is 11_0011_0101_1100_1010_1111_0100_1100
Result:Verilog	(0x335caf4c 0.000000) is 11_0011_0101_1100_1010_1111_0100_1100
Result:CPP_Sim	(0x335caf4c 0.000000) is 11_0011_0101_1100_1010_1111_0100_1100
Wanted_Result	(0x335caf4c 0.000000) is 11_0011_0101_1100_1010_1111_0100_1100
640: SAME

*********************** 0.000000 + 9896302767409786305189511168.000000 END*********************
Input:Alpha		(0x0b0a9376 0.000000) is _1011_0000_1010_1001_0011_0111_0110
Input:Bravo		(0x6dffd03d 9896302767409786305189511168.000000) is 110_1101_1111_1111_1101_0000_0011_1101
Result:Verilog	(0x6dffd03d 9896302767409786305189511168.000000) is 110_1101_1111_1111_1101_0000_0011_1101
Result:CPP_Sim	(0x6dffd03d 9896302767409786305189511168.000000) is 110_1101_1111_1111_1101_0000_0011_1101
Wanted_Result	(0x6dffd03d 9896302767409786305189511168.000000) is 110_1101_1111_1111_1101_0000_0011_1101
641: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0d7a7c7c 0.000000) is _1101_0111_1010_0111_1100_0111_1100
Input:Bravo		(0x2e6b1408 0.000000) is 10_1110_0110_1011_0001_0100_0000_1000
Result:Verilog	(0x2e6b1408 0.000000) is 10_1110_0110_1011_0001_0100_0000_1000
Result:CPP_Sim	(0x2e6b1408 0.000000) is 10_1110_0110_1011_0001_0100_0000_1000
Wanted_Result	(0x2e6b1408 0.000000) is 10_1110_0110_1011_0001_0100_0000_1000
642: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x3126cbd6 0.000000) is 11_0001_0010_0110_1100_1011_1101_0110
Input:Bravo		(0x2e7983fd 0.000000) is 10_1110_0111_1001_1000_0011_1111_1101
Result:Verilog	(0x312ab1e5 0.000000) is 11_0001_0010_1010_1011_0001_1110_0101
Result:CPP_Sim	(0x312ab1e6 0.000000) is 11_0001_0010_1010_1011_0001_1110_0110
Wanted_Result	(0x312ab1e6 0.000000) is 11_0001_0010_1010_1011_0001_1110_0110
643: ERROR

*********************** 101295857664.000000 + 0.000000 END*********************
Input:Alpha		(0x51bcada1 101295857664.000000) is 101_0001_1011_1100_1010_1101_1010_0001
Input:Bravo		(0x2d5d3fb1 0.000000) is 10_1101_0101_1101_0011_1111_1011_0001
Result:Verilog	(0x51bcada1 101295857664.000000) is 101_0001_1011_1100_1010_1101_1010_0001
Result:CPP_Sim	(0x51bcada1 101295857664.000000) is 101_0001_1011_1100_1010_1101_1010_0001
Wanted_Result	(0x51bcada1 101295857664.000000) is 101_0001_1011_1100_1010_1101_1010_0001
644: SAME

*********************** 0.000000 + 41892842569728.000000 END*********************
Input:Alpha		(0x14e91e5b 0.000000) is 1_0100_1110_1001_0001_1110_0101_1011
Input:Bravo		(0x561867c0 41892842569728.000000) is 101_0110_0001_1000_0110_0111_1100_0000
Result:Verilog	(0x561867c0 41892842569728.000000) is 101_0110_0001_1000_0110_0111_1100_0000
Result:CPP_Sim	(0x561867c0 41892842569728.000000) is 101_0110_0001_1000_0110_0111_1100_0000
Wanted_Result	(0x561867c0 41892842569728.000000) is 101_0110_0001_1000_0110_0111_1100_0000
645: SAME

*********************** 0.000238 + 22118.947266 END*********************
Input:Alpha		(0x39791472 0.000238) is 11_1001_0111_1001_0001_0100_0111_0010
Input:Bravo		(0x46accde5 22118.947266) is 100_0110_1010_1100_1100_1101_1110_0101
Result:Verilog	(0x46accde5 22118.947266) is 100_0110_1010_1100_1100_1101_1110_0101
Result:CPP_Sim	(0x46accde5 22118.947266) is 100_0110_1010_1100_1100_1101_1110_0101
Wanted_Result	(0x46accde5 22118.947266) is 100_0110_1010_1100_1100_1101_1110_0101
646: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0c67b7cf 0.000000) is _1100_0110_0111_1011_0111_1100_1111
Input:Bravo		(0x2346d711 0.000000) is 10_0011_0100_0110_1101_0111_0001_0001
Result:Verilog	(0x2346d711 0.000000) is 10_0011_0100_0110_1101_0111_0001_0001
Result:CPP_Sim	(0x2346d711 0.000000) is 10_0011_0100_0110_1101_0111_0001_0001
Wanted_Result	(0x2346d711 0.000000) is 10_0011_0100_0110_1101_0111_0001_0001
647: SAME

*********************** 97636089113274019355458986311680.000000 + 15.722190 END*********************
Input:Alpha		(0x749a0ae7 97636089113274019355458986311680.000000) is 111_0100_1001_1010_0000_1010_1110_0111
Input:Bravo		(0x417b8e17 15.722190) is 100_0001_0111_1011_1000_1110_0001_0111
Result:Verilog	(0x749a0ae7 97636089113274019355458986311680.000000) is 111_0100_1001_1010_0000_1010_1110_0111
Result:CPP_Sim	(0x749a0ae7 97636089113274019355458986311680.000000) is 111_0100_1001_1010_0000_1010_1110_0111
Wanted_Result	(0x749a0ae7 97636089113274019355458986311680.000000) is 111_0100_1001_1010_0000_1010_1110_0111
648: SAME

*********************** 49229175193600.000000 + 0.000000 END*********************
Input:Alpha		(0x5633183e 49229175193600.000000) is 101_0110_0011_0011_0001_1000_0011_1110
Input:Bravo		(0x2ee8a621 0.000000) is 10_1110_1110_1000_1010_0110_0010_0001
Result:Verilog	(0x5633183e 49229175193600.000000) is 101_0110_0011_0011_0001_1000_0011_1110
Result:CPP_Sim	(0x5633183e 49229175193600.000000) is 101_0110_0011_0011_0001_1000_0011_1110
Wanted_Result	(0x5633183e 49229175193600.000000) is 101_0110_0011_0011_0001_1000_0011_1110
649: SAME

*********************** 722466432.000000 + 0.000000 END*********************
Input:Alpha		(0x4e2c3fda 722466432.000000) is 100_1110_0010_1100_0011_1111_1101_1010
Input:Bravo		(0x2348d95a 0.000000) is 10_0011_0100_1000_1101_1001_0101_1010
Result:Verilog	(0x4e2c3fda 722466432.000000) is 100_1110_0010_1100_0011_1111_1101_1010
Result:CPP_Sim	(0x4e2c3fda 722466432.000000) is 100_1110_0010_1100_0011_1111_1101_1010
Wanted_Result	(0x4e2c3fda 722466432.000000) is 100_1110_0010_1100_0011_1111_1101_1010
650: SAME

*********************** 818924093440.000000 + 0.000001 END*********************
Input:Alpha		(0x533eabae 818924093440.000000) is 101_0011_0011_1110_1010_1011_1010_1110
Input:Bravo		(0x35a6b06d 0.000001) is 11_0101_1010_0110_1011_0000_0110_1101
Result:Verilog	(0x533eabae 818924093440.000000) is 101_0011_0011_1110_1010_1011_1010_1110
Result:CPP_Sim	(0x533eabae 818924093440.000000) is 101_0011_0011_1110_1010_1011_1010_1110
Wanted_Result	(0x533eabae 818924093440.000000) is 101_0011_0011_1110_1010_1011_1010_1110
651: SAME

*********************** 0.000000 + 1150562176.000000 END*********************
Input:Alpha		(0x299d2082 0.000000) is 10_1001_1001_1101_0010_0000_1000_0010
Input:Bravo		(0x4e89285f 1150562176.000000) is 100_1110_1000_1001_0010_1000_0101_1111
Result:Verilog	(0x4e89285f 1150562176.000000) is 100_1110_1000_1001_0010_1000_0101_1111
Result:CPP_Sim	(0x4e89285f 1150562176.000000) is 100_1110_1000_1001_0010_1000_0101_1111
Wanted_Result	(0x4e89285f 1150562176.000000) is 100_1110_1000_1001_0010_1000_0101_1111
652: SAME

*********************** 260941.375000 + 0.000081 END*********************
Input:Alpha		(0x487ed358 260941.375000) is 100_1000_0111_1110_1101_0011_0101_1000
Input:Bravo		(0x38a9a0d9 0.000081) is 11_1000_1010_1001_1010_0000_1101_1001
Result:Verilog	(0x487ed358 260941.375000) is 100_1000_0111_1110_1101_0011_0101_1000
Result:CPP_Sim	(0x487ed358 260941.375000) is 100_1000_0111_1110_1101_0011_0101_1000
Wanted_Result	(0x487ed358 260941.375000) is 100_1000_0111_1110_1101_0011_0101_1000
653: SAME

*********************** 0.000000 + 0.021170 END*********************
Input:Alpha		(0x30bf51e3 0.000000) is 11_0000_1011_1111_0101_0001_1110_0011
Input:Bravo		(0x3cad6d2f 0.021170) is 11_1100_1010_1101_0110_1101_0010_1111
Result:Verilog	(0x3cad6d2f 0.021170) is 11_1100_1010_1101_0110_1101_0010_1111
Result:CPP_Sim	(0x3cad6d30 0.021170) is 11_1100_1010_1101_0110_1101_0011_0000
Wanted_Result	(0x3cad6d30 0.021170) is 11_1100_1010_1101_0110_1101_0011_0000
654: ERROR

*********************** 0.000009 + 0.000042 END*********************
Input:Alpha		(0x371abe53 0.000009) is 11_0111_0001_1010_1011_1110_0101_0011
Input:Bravo		(0x38309465 0.000042) is 11_1000_0011_0000_1001_0100_0110_0101
Result:Verilog	(0x385743f9 0.000051) is 11_1000_0101_0111_0100_0011_1111_1001
Result:CPP_Sim	(0x385743fa 0.000051) is 11_1000_0101_0111_0100_0011_1111_1010
Wanted_Result	(0x385743fa 0.000051) is 11_1000_0101_0111_0100_0011_1111_1010
655: ERROR

*********************** 170973467406954819747672227840.000000 + 41.329868 END*********************
Input:Alpha		(0x700a1c7c 170973467406954819747672227840.000000) is 111_0000_0000_1010_0001_1100_0111_1100
Input:Bravo		(0x422551c9 41.329868) is 100_0010_0010_0101_0101_0001_1100_1001
Result:Verilog	(0x700a1c7c 170973467406954819747672227840.000000) is 111_0000_0000_1010_0001_1100_0111_1100
Result:CPP_Sim	(0x700a1c7c 170973467406954819747672227840.000000) is 111_0000_0000_1010_0001_1100_0111_1100
Wanted_Result	(0x700a1c7c 170973467406954819747672227840.000000) is 111_0000_0000_1010_0001_1100_0111_1100
656: SAME

*********************** 0.000000 + 22031544325460986829638038289670733824.000000 END*********************
Input:Alpha		(0x263064a3 0.000000) is 10_0110_0011_0000_0110_0100_1010_0011
Input:Bravo		(0x7d8498f8 22031544325460986829638038289670733824.000000) is 111_1101_1000_0100_1001_1000_1111_1000
Result:Verilog	(0x7d8498f8 22031544325460986829638038289670733824.000000) is 111_1101_1000_0100_1001_1000_1111_1000
Result:CPP_Sim	(0x7d8498f8 22031544325460986829638038289670733824.000000) is 111_1101_1000_0100_1001_1000_1111_1000
Wanted_Result	(0x7d8498f8 22031544325460986829638038289670733824.000000) is 111_1101_1000_0100_1001_1000_1111_1000
657: SAME

*********************** 357511476952129360548069376000.000000 + 236603188445184.000000 END*********************
Input:Alpha		(0x709065d2 357511476952129360548069376000.000000) is 111_0000_1001_0000_0110_0101_1101_0010
Input:Bravo		(0x57573079 236603188445184.000000) is 101_0111_0101_0111_0011_0000_0111_1001
Result:Verilog	(0x709065d2 357511476952129360548069376000.000000) is 111_0000_1001_0000_0110_0101_1101_0010
Result:CPP_Sim	(0x709065d2 357511476952129360548069376000.000000) is 111_0000_1001_0000_0110_0101_1101_0010
Wanted_Result	(0x709065d2 357511476952129360548069376000.000000) is 111_0000_1001_0000_0110_0101_1101_0010
658: SAME

*********************** 0.000000 + 51.268993 END*********************
Input:Alpha		(0x2bfe1cf5 0.000000) is 10_1011_1111_1110_0001_1100_1111_0101
Input:Bravo		(0x424d1373 51.268993) is 100_0010_0100_1101_0001_0011_0111_0011
Result:Verilog	(0x424d1373 51.268993) is 100_0010_0100_1101_0001_0011_0111_0011
Result:CPP_Sim	(0x424d1373 51.268993) is 100_0010_0100_1101_0001_0011_0111_0011
Wanted_Result	(0x424d1373 51.268993) is 100_0010_0100_1101_0001_0011_0111_0011
659: SAME

*********************** 0.000000 + 7.225990 END*********************
Input:Alpha		(0x04b4702b 0.000000) is 100_1011_0100_0111_0000_0010_1011
Input:Bravo		(0x40e73b50 7.225990) is 100_0000_1110_0111_0011_1011_0101_0000
Result:Verilog	(0x40e73b50 7.225990) is 100_0000_1110_0111_0011_1011_0101_0000
Result:CPP_Sim	(0x40e73b50 7.225990) is 100_0000_1110_0111_0011_1011_0101_0000
Wanted_Result	(0x40e73b50 7.225990) is 100_0000_1110_0111_0011_1011_0101_0000
660: SAME

*********************** 0.000000 + 0.169451 END*********************
Input:Alpha		(0x18657b34 0.000000) is 1_1000_0110_0101_0111_1011_0011_0100
Input:Bravo		(0x3e2d849d 0.169451) is 11_1110_0010_1101_1000_0100_1001_1101
Result:Verilog	(0x3e2d849d 0.169451) is 11_1110_0010_1101_1000_0100_1001_1101
Result:CPP_Sim	(0x3e2d849d 0.169451) is 11_1110_0010_1101_1000_0100_1001_1101
Wanted_Result	(0x3e2d849d 0.169451) is 11_1110_0010_1101_1000_0100_1001_1101
661: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x07940936 0.000000) is 111_1001_0100_0000_1001_0011_0110
Input:Bravo		(0x24cd3303 0.000000) is 10_0100_1100_1101_0011_0011_0000_0011
Result:Verilog	(0x24cd3303 0.000000) is 10_0100_1100_1101_0011_0011_0000_0011
Result:CPP_Sim	(0x24cd3303 0.000000) is 10_0100_1100_1101_0011_0011_0000_0011
Wanted_Result	(0x24cd3303 0.000000) is 10_0100_1100_1101_0011_0011_0000_0011
662: SAME

*********************** 281725753322719150080.000000 + 3615470396775383817754302076338307072.000000 END*********************
Input:Alpha		(0x61745baf 281725753322719150080.000000) is 110_0001_0111_0100_0101_1011_1010_1111
Input:Bravo		(0x7c2e141d 3615470396775383817754302076338307072.000000) is 111_1100_0010_1110_0001_0100_0001_1101
Result:Verilog	(0x7c2e141d 3615470396775383817754302076338307072.000000) is 111_1100_0010_1110_0001_0100_0001_1101
Result:CPP_Sim	(0x7c2e141d 3615470396775383817754302076338307072.000000) is 111_1100_0010_1110_0001_0100_0001_1101
Wanted_Result	(0x7c2e141d 3615470396775383817754302076338307072.000000) is 111_1100_0010_1110_0001_0100_0001_1101
663: SAME

*********************** 237008847919399993081856.000000 + 0.000020 END*********************
Input:Alpha		(0x6648c11a 237008847919399993081856.000000) is 110_0110_0100_1000_1100_0001_0001_1010
Input:Bravo		(0x37a773ed 0.000020) is 11_0111_1010_0111_0111_0011_1110_1101
Result:Verilog	(0x6648c11a 237008847919399993081856.000000) is 110_0110_0100_1000_1100_0001_0001_1010
Result:CPP_Sim	(0x6648c11a 237008847919399993081856.000000) is 110_0110_0100_1000_1100_0001_0001_1010
Wanted_Result	(0x6648c11a 237008847919399993081856.000000) is 110_0110_0100_1000_1100_0001_0001_1010
664: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2b16ba3e 0.000000) is 10_1011_0001_0110_1011_1010_0011_1110
Input:Bravo		(0x347500f4 0.000000) is 11_0100_0111_0101_0000_0000_1111_0100
Result:Verilog	(0x34750119 0.000000) is 11_0100_0111_0101_0000_0001_0001_1001
Result:CPP_Sim	(0x3475011a 0.000000) is 11_0100_0111_0101_0000_0001_0001_1010
Wanted_Result	(0x3475011a 0.000000) is 11_0100_0111_0101_0000_0001_0001_1010
665: ERROR

*********************** 33819480874287104.000000 + 70913692933391390078303133880067031040.000000 END*********************
Input:Alpha		(0x5af04d47 33819480874287104.000000) is 101_1010_1111_0000_0100_1101_0100_0111
Input:Bravo		(0x7e5565ec 70913692933391390078303133880067031040.000000) is 111_1110_0101_0101_0110_0101_1110_1100
Result:Verilog	(0x7e5565ec 70913692933391390078303133880067031040.000000) is 111_1110_0101_0101_0110_0101_1110_1100
Result:CPP_Sim	(0x7e5565ec 70913692933391390078303133880067031040.000000) is 111_1110_0101_0101_0110_0101_1110_1100
Wanted_Result	(0x7e5565ec 70913692933391390078303133880067031040.000000) is 111_1110_0101_0101_0110_0101_1110_1100
666: SAME

*********************** 47055287560477649777197056.000000 + 0.000000 END*********************
Input:Alpha		(0x6a1bb161 47055287560477649777197056.000000) is 110_1010_0001_1011_1011_0001_0110_0001
Input:Bravo		(0x048d6dc9 0.000000) is 100_1000_1101_0110_1101_1100_1001
Result:Verilog	(0x6a1bb161 47055287560477649777197056.000000) is 110_1010_0001_1011_1011_0001_0110_0001
Result:CPP_Sim	(0x6a1bb161 47055287560477649777197056.000000) is 110_1010_0001_1011_1011_0001_0110_0001
Wanted_Result	(0x6a1bb161 47055287560477649777197056.000000) is 110_1010_0001_1011_1011_0001_0110_0001
667: SAME

*********************** 116683352.000000 + 0.000000 END*********************
Input:Alpha		(0x4cde8e4b 116683352.000000) is 100_1100_1101_1110_1000_1110_0100_1011
Input:Bravo		(0x329a84b9 0.000000) is 11_0010_1001_1010_1000_0100_1011_1001
Result:Verilog	(0x4cde8e4b 116683352.000000) is 100_1100_1101_1110_1000_1110_0100_1011
Result:CPP_Sim	(0x4cde8e4b 116683352.000000) is 100_1100_1101_1110_1000_1110_0100_1011
Wanted_Result	(0x4cde8e4b 116683352.000000) is 100_1100_1101_1110_1000_1110_0100_1011
668: SAME

*********************** 0.044692 + 26231600353173170176441005151914819584.000000 END*********************
Input:Alpha		(0x3d370ea3 0.044692) is 11_1101_0011_0111_0000_1110_1010_0011
Input:Bravo		(0x7d9de02e 26231600353173170176441005151914819584.000000) is 111_1101_1001_1101_1110_0000_0010_1110
Result:Verilog	(0x7d9de02e 26231600353173170176441005151914819584.000000) is 111_1101_1001_1101_1110_0000_0010_1110
Result:CPP_Sim	(0x7d9de02e 26231600353173170176441005151914819584.000000) is 111_1101_1001_1101_1110_0000_0010_1110
Wanted_Result	(0x7d9de02e 26231600353173170176441005151914819584.000000) is 111_1101_1001_1101_1110_0000_0010_1110
669: SAME

*********************** 61879968388365302934670409728.000000 + 66488473212945704599390074699776.000000 END*********************
Input:Alpha		(0x6f47f1e9 61879968388365302934670409728.000000) is 110_1111_0100_0111_1111_0001_1110_1001
Input:Bravo		(0x7451ccf6 66488473212945704599390074699776.000000) is 111_0100_0101_0001_1100_1100_1111_0110
Result:Verilog	(0x7451fef2 66550350872096859779068235612160.000000) is 111_0100_0101_0001_1111_1110_1111_0010
Result:CPP_Sim	(0x7451fef2 66550350872096859779068235612160.000000) is 111_0100_0101_0001_1111_1110_1111_0010
Wanted_Result	(0x7451fef2 66550350872096859779068235612160.000000) is 111_0100_0101_0001_1111_1110_1111_0010
670: SAME

*********************** 0.000002 + 15136146448313221120.000000 END*********************
Input:Alpha		(0x35ce7494 0.000002) is 11_0101_1100_1110_0111_0100_1001_0100
Input:Bravo		(0x5f520e65 15136146448313221120.000000) is 101_1111_0101_0010_0000_1110_0110_0101
Result:Verilog	(0x5f520e65 15136146448313221120.000000) is 101_1111_0101_0010_0000_1110_0110_0101
Result:CPP_Sim	(0x5f520e65 15136146448313221120.000000) is 101_1111_0101_0010_0000_1110_0110_0101
Wanted_Result	(0x5f520e65 15136146448313221120.000000) is 101_1111_0101_0010_0000_1110_0110_0101
671: SAME

*********************** 0.000004 + 143466948661870592.000000 END*********************
Input:Alpha		(0x36771ec0 0.000004) is 11_0110_0111_0111_0001_1110_1100_0000
Input:Bravo		(0x5bfed937 143466948661870592.000000) is 101_1011_1111_1110_1101_1001_0011_0111
Result:Verilog	(0x5bfed937 143466948661870592.000000) is 101_1011_1111_1110_1101_1001_0011_0111
Result:CPP_Sim	(0x5bfed937 143466948661870592.000000) is 101_1011_1111_1110_1101_1001_0011_0111
Wanted_Result	(0x5bfed937 143466948661870592.000000) is 101_1011_1111_1110_1101_1001_0011_0111
672: SAME

*********************** 483357303119020032.000000 + 0.000000 END*********************
Input:Alpha		(0x5cd6a75d 483357303119020032.000000) is 101_1100_1101_0110_1010_0111_0101_1101
Input:Bravo		(0x27078492 0.000000) is 10_0111_0000_0111_1000_0100_1001_0010
Result:Verilog	(0x5cd6a75d 483357303119020032.000000) is 101_1100_1101_0110_1010_0111_0101_1101
Result:CPP_Sim	(0x5cd6a75d 483357303119020032.000000) is 101_1100_1101_0110_1010_0111_0101_1101
Wanted_Result	(0x5cd6a75d 483357303119020032.000000) is 101_1100_1101_0110_1010_0111_0101_1101
673: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x335609b0 0.000000) is 11_0011_0101_0110_0000_1001_1011_0000
Input:Bravo		(0x08d4c452 0.000000) is _1000_1101_0100_1100_0100_0101_0010
Result:Verilog	(0x335609b0 0.000000) is 11_0011_0101_0110_0000_1001_1011_0000
Result:CPP_Sim	(0x335609b0 0.000000) is 11_0011_0101_0110_0000_1001_1011_0000
Wanted_Result	(0x335609b0 0.000000) is 11_0011_0101_0110_0000_1001_1011_0000
674: SAME

*********************** 16063135356088621228621824.000000 + 0.000033 END*********************
Input:Alpha		(0x69549805 16063135356088621228621824.000000) is 110_1001_0101_0100_1001_1000_0000_0101
Input:Bravo		(0x380a79db 0.000033) is 11_1000_0000_1010_0111_1001_1101_1011
Result:Verilog	(0x69549805 16063135356088621228621824.000000) is 110_1001_0101_0100_1001_1000_0000_0101
Result:CPP_Sim	(0x69549805 16063135356088621228621824.000000) is 110_1001_0101_0100_1001_1000_0000_0101
Wanted_Result	(0x69549805 16063135356088621228621824.000000) is 110_1001_0101_0100_1001_1000_0000_0101
675: SAME

*********************** 1540084.375000 + 0.000000 END*********************
Input:Alpha		(0x49bbffa3 1540084.375000) is 100_1001_1011_1011_1111_1111_1010_0011
Input:Bravo		(0x01ba1339 0.000000) is 1_1011_1010_0001_0011_0011_1001
Result:Verilog	(0x49bbffa3 1540084.375000) is 100_1001_1011_1011_1111_1111_1010_0011
Result:CPP_Sim	(0x49bbffa3 1540084.375000) is 100_1001_1011_1011_1111_1111_1010_0011
Wanted_Result	(0x49bbffa3 1540084.375000) is 100_1001_1011_1011_1111_1111_1010_0011
676: SAME

*********************** 932960589608266803021105711808512.000000 + 55843852288.000000 END*********************
Input:Alpha		(0x7637fe79 932960589608266803021105711808512.000000) is 111_0110_0011_0111_1111_1110_0111_1001
Input:Bravo		(0x515008d9 55843852288.000000) is 101_0001_0101_0000_0000_1000_1101_1001
Result:Verilog	(0x7637fe79 932960589608266803021105711808512.000000) is 111_0110_0011_0111_1111_1110_0111_1001
Result:CPP_Sim	(0x7637fe79 932960589608266803021105711808512.000000) is 111_0110_0011_0111_1111_1110_0111_1001
Wanted_Result	(0x7637fe79 932960589608266803021105711808512.000000) is 111_0110_0011_0111_1111_1110_0111_1001
677: SAME

*********************** 0.000000 + 379006436245504.000000 END*********************
Input:Alpha		(0x2687463c 0.000000) is 10_0110_1000_0111_0100_0110_0011_1100
Input:Bravo		(0x57ac5a28 379006436245504.000000) is 101_0111_1010_1100_0101_1010_0010_1000
Result:Verilog	(0x57ac5a28 379006436245504.000000) is 101_0111_1010_1100_0101_1010_0010_1000
Result:CPP_Sim	(0x57ac5a28 379006436245504.000000) is 101_0111_1010_1100_0101_1010_0010_1000
Wanted_Result	(0x57ac5a28 379006436245504.000000) is 101_0111_1010_1100_0101_1010_0010_1000
678: SAME

*********************** 266456928.000000 + 0.000000 END*********************
Input:Alpha		(0x4d7e1cf6 266456928.000000) is 100_1101_0111_1110_0001_1100_1111_0110
Input:Bravo		(0x0cd00757 0.000000) is _1100_1101_0000_0000_0111_0101_0111
Result:Verilog	(0x4d7e1cf6 266456928.000000) is 100_1101_0111_1110_0001_1100_1111_0110
Result:CPP_Sim	(0x4d7e1cf6 266456928.000000) is 100_1101_0111_1110_0001_1100_1111_0110
Wanted_Result	(0x4d7e1cf6 266456928.000000) is 100_1101_0111_1110_0001_1100_1111_0110
679: SAME

*********************** 0.000000 + 24150774156012198122163030626140160.000000 END*********************
Input:Alpha		(0x0f53ce15 0.000000) is _1111_0101_0011_1100_1110_0001_0101
Input:Bravo		(0x7894d734 24150774156012198122163030626140160.000000) is 111_1000_1001_0100_1101_0111_0011_0100
Result:Verilog	(0x7894d734 24150774156012198122163030626140160.000000) is 111_1000_1001_0100_1101_0111_0011_0100
Result:CPP_Sim	(0x7894d734 24150774156012198122163030626140160.000000) is 111_1000_1001_0100_1101_0111_0011_0100
Wanted_Result	(0x7894d734 24150774156012198122163030626140160.000000) is 111_1000_1001_0100_1101_0111_0011_0100
680: SAME

*********************** 12.314525 + 59269665409989894985482240.000000 END*********************
Input:Alpha		(0x4145084b 12.314525) is 100_0001_0100_0101_0000_1000_0100_1011
Input:Bravo		(0x6a441b5c 59269665409989894985482240.000000) is 110_1010_0100_0100_0001_1011_0101_1100
Result:Verilog	(0x6a441b5c 59269665409989894985482240.000000) is 110_1010_0100_0100_0001_1011_0101_1100
Result:CPP_Sim	(0x6a441b5c 59269665409989894985482240.000000) is 110_1010_0100_0100_0001_1011_0101_1100
Wanted_Result	(0x6a441b5c 59269665409989894985482240.000000) is 110_1010_0100_0100_0001_1011_0101_1100
681: SAME

*********************** 2375463334344087643419531087446016.000000 + 0.000000 END*********************
Input:Alpha		(0x76ea3d20 2375463334344087643419531087446016.000000) is 111_0110_1110_1010_0011_1101_0010_0000
Input:Bravo		(0x2b60b9ad 0.000000) is 10_1011_0110_0000_1011_1001_1010_1101
Result:Verilog	(0x76ea3d20 2375463334344087643419531087446016.000000) is 111_0110_1110_1010_0011_1101_0010_0000
Result:CPP_Sim	(0x76ea3d20 2375463334344087643419531087446016.000000) is 111_0110_1110_1010_0011_1101_0010_0000
Wanted_Result	(0x76ea3d20 2375463334344087643419531087446016.000000) is 111_0110_1110_1010_0011_1101_0010_0000
682: SAME

*********************** 32424082308754094868643446784.000000 + 401.589203 END*********************
Input:Alpha		(0x6ed18925 32424082308754094868643446784.000000) is 110_1110_1101_0001_1000_1001_0010_0101
Input:Bravo		(0x43c8cb6b 401.589203) is 100_0011_1100_1000_1100_1011_0110_1011
Result:Verilog	(0x6ed18925 32424082308754094868643446784.000000) is 110_1110_1101_0001_1000_1001_0010_0101
Result:CPP_Sim	(0x6ed18925 32424082308754094868643446784.000000) is 110_1110_1101_0001_1000_1001_0010_0101
Wanted_Result	(0x6ed18925 32424082308754094868643446784.000000) is 110_1110_1101_0001_1000_1001_0010_0101
683: SAME

*********************** 2263002462782750720.000000 + 0.000000 END*********************
Input:Alpha		(0x5dfb3e66 2263002462782750720.000000) is 101_1101_1111_1011_0011_1110_0110_0110
Input:Bravo		(0x2c0897c8 0.000000) is 10_1100_0000_1000_1001_0111_1100_1000
Result:Verilog	(0x5dfb3e66 2263002462782750720.000000) is 101_1101_1111_1011_0011_1110_0110_0110
Result:CPP_Sim	(0x5dfb3e66 2263002462782750720.000000) is 101_1101_1111_1011_0011_1110_0110_0110
Wanted_Result	(0x5dfb3e66 2263002462782750720.000000) is 101_1101_1111_1011_0011_1110_0110_0110
684: SAME

*********************** 14.416895 + 204670192.000000 END*********************
Input:Alpha		(0x4166ab9a 14.416895) is 100_0001_0110_0110_1010_1011_1001_1010
Input:Bravo		(0x4d43304f 204670192.000000) is 100_1101_0100_0011_0011_0000_0100_1111
Result:Verilog	(0x4d43304f 204670192.000000) is 100_1101_0100_0011_0011_0000_0100_1111
Result:CPP_Sim	(0x4d433050 204670208.000000) is 100_1101_0100_0011_0011_0000_0101_0000
Wanted_Result	(0x4d433050 204670208.000000) is 100_1101_0100_0011_0011_0000_0101_0000
685: ERROR

*********************** 0.000000 + 3673665675771860587410607229108224.000000 END*********************
Input:Alpha		(0x205a64bf 0.000000) is 10_0000_0101_1010_0110_0100_1011_1111
Input:Bravo		(0x7735202e 3673665675771860587410607229108224.000000) is 111_0111_0011_0101_0010_0000_0010_1110
Result:Verilog	(0x7735202e 3673665675771860587410607229108224.000000) is 111_0111_0011_0101_0010_0000_0010_1110
Result:CPP_Sim	(0x7735202e 3673665675771860587410607229108224.000000) is 111_0111_0011_0101_0010_0000_0010_1110
Wanted_Result	(0x7735202e 3673665675771860587410607229108224.000000) is 111_0111_0011_0101_0010_0000_0010_1110
686: SAME

*********************** 0.000000 + 115181350813696.000000 END*********************
Input:Alpha		(0x2c953eb4 0.000000) is 10_1100_1001_0101_0011_1110_1011_0100
Input:Bravo		(0x56d1837f 115181350813696.000000) is 101_0110_1101_0001_1000_0011_0111_1111
Result:Verilog	(0x56d1837f 115181350813696.000000) is 101_0110_1101_0001_1000_0011_0111_1111
Result:CPP_Sim	(0x56d1837f 115181350813696.000000) is 101_0110_1101_0001_1000_0011_0111_1111
Wanted_Result	(0x56d1837f 115181350813696.000000) is 101_0110_1101_0001_1000_0011_0111_1111
687: SAME

*********************** 772983291904.000000 + 0.000000 END*********************
Input:Alpha		(0x5333f965 772983291904.000000) is 101_0011_0011_0011_1111_1001_0110_0101
Input:Bravo		(0x096be611 0.000000) is _1001_0110_1011_1110_0110_0001_0001
Result:Verilog	(0x5333f965 772983291904.000000) is 101_0011_0011_0011_1111_1001_0110_0101
Result:CPP_Sim	(0x5333f965 772983291904.000000) is 101_0011_0011_0011_1111_1001_0110_0101
Wanted_Result	(0x5333f965 772983291904.000000) is 101_0011_0011_0011_1111_1001_0110_0101
688: SAME

*********************** 36060544782644785639943947894342549504.000000 + 0.000000 END*********************
Input:Alpha		(0x7dd90811 36060544782644785639943947894342549504.000000) is 111_1101_1101_1001_0000_1000_0001_0001
Input:Bravo		(0x068a0315 0.000000) is 110_1000_1010_0000_0011_0001_0101
Result:Verilog	(0x7dd90811 36060544782644785639943947894342549504.000000) is 111_1101_1101_1001_0000_1000_0001_0001
Result:CPP_Sim	(0x7dd90811 36060544782644785639943947894342549504.000000) is 111_1101_1101_1001_0000_1000_0001_0001
Wanted_Result	(0x7dd90811 36060544782644785639943947894342549504.000000) is 111_1101_1101_1001_0000_1000_0001_0001
689: SAME

*********************** 0.000000 + 819922465855310984642560.000000 END*********************
Input:Alpha		(0x1240aa64 0.000000) is 1_0010_0100_0000_1010_1010_0110_0100
Input:Bravo		(0x672da016 819922465855310984642560.000000) is 110_0111_0010_1101_1010_0000_0001_0110
Result:Verilog	(0x672da016 819922465855310984642560.000000) is 110_0111_0010_1101_1010_0000_0001_0110
Result:CPP_Sim	(0x672da016 819922465855310984642560.000000) is 110_0111_0010_1101_1010_0000_0001_0110
Wanted_Result	(0x672da016 819922465855310984642560.000000) is 110_0111_0010_1101_1010_0000_0001_0110
690: SAME

*********************** 0.290016 + 142237282345156608.000000 END*********************
Input:Alpha		(0x3e947cf1 0.290016) is 11_1110_1001_0100_0111_1100_1111_0001
Input:Bravo		(0x5bfcaa07 142237282345156608.000000) is 101_1011_1111_1100_1010_1010_0000_0111
Result:Verilog	(0x5bfcaa07 142237282345156608.000000) is 101_1011_1111_1100_1010_1010_0000_0111
Result:CPP_Sim	(0x5bfcaa07 142237282345156608.000000) is 101_1011_1111_1100_1010_1010_0000_0111
Wanted_Result	(0x5bfcaa07 142237282345156608.000000) is 101_1011_1111_1100_1010_1010_0000_0111
691: SAME

*********************** 8753395114716840706703360.000000 + 0.000000 END*********************
Input:Alpha		(0x68e7b350 8753395114716840706703360.000000) is 110_1000_1110_0111_1011_0011_0101_0000
Input:Bravo		(0x34cc7b6a 0.000000) is 11_0100_1100_1100_0111_1011_0110_1010
Result:Verilog	(0x68e7b350 8753395114716840706703360.000000) is 110_1000_1110_0111_1011_0011_0101_0000
Result:CPP_Sim	(0x68e7b350 8753395114716840706703360.000000) is 110_1000_1110_0111_1011_0011_0101_0000
Wanted_Result	(0x68e7b350 8753395114716840706703360.000000) is 110_1000_1110_0111_1011_0011_0101_0000
692: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2d4cb2e0 0.000000) is 10_1101_0100_1100_1011_0010_1110_0000
Input:Bravo		(0x0f6ef98c 0.000000) is _1111_0110_1110_1111_1001_1000_1100
Result:Verilog	(0x2d4cb2e0 0.000000) is 10_1101_0100_1100_1011_0010_1110_0000
Result:CPP_Sim	(0x2d4cb2e0 0.000000) is 10_1101_0100_1100_1011_0010_1110_0000
Wanted_Result	(0x2d4cb2e0 0.000000) is 10_1101_0100_1100_1011_0010_1110_0000
693: SAME

*********************** 0.000000 + 526529689519384564654581178962018304.000000 END*********************
Input:Alpha		(0x0c78d592 0.000000) is _1100_0111_1000_1101_0101_1001_0010
Input:Bravo		(0x7acacfd6 526529689519384564654581178962018304.000000) is 111_1010_1100_1010_1100_1111_1101_0110
Result:Verilog	(0x7acacfd6 526529689519384564654581178962018304.000000) is 111_1010_1100_1010_1100_1111_1101_0110
Result:CPP_Sim	(0x7acacfd6 526529689519384564654581178962018304.000000) is 111_1010_1100_1010_1100_1111_1101_0110
Wanted_Result	(0x7acacfd6 526529689519384564654581178962018304.000000) is 111_1010_1100_1010_1100_1111_1101_0110
694: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1c3f00e3 0.000000) is 1_1100_0011_1111_0000_0000_1110_0011
Input:Bravo		(0x1bcca3a7 0.000000) is 1_1011_1100_1100_1010_0011_1010_0111
Result:Verilog	(0x1c92a95b 0.000000) is 1_1100_1001_0010_1010_1001_0101_1011
Result:CPP_Sim	(0x1c92a95b 0.000000) is 1_1100_1001_0010_1010_1001_0101_1011
Wanted_Result	(0x1c92a95b 0.000000) is 1_1100_1001_0010_1010_1001_0101_1011
695: SAME

*********************** 17719576326579308056129086423040.000000 + 1189273420605423616.000000 END*********************
Input:Alpha		(0x735fa70a 17719576326579308056129086423040.000000) is 111_0011_0101_1111_1010_0111_0000_1010
Input:Bravo		(0x5d84092f 1189273420605423616.000000) is 101_1101_1000_0100_0000_1001_0010_1111
Result:Verilog	(0x735fa70a 17719576326579308056129086423040.000000) is 111_0011_0101_1111_1010_0111_0000_1010
Result:CPP_Sim	(0x735fa70a 17719576326579308056129086423040.000000) is 111_0011_0101_1111_1010_0111_0000_1010
Wanted_Result	(0x735fa70a 17719576326579308056129086423040.000000) is 111_0011_0101_1111_1010_0111_0000_1010
696: SAME

*********************** 0.000000 + 61017891015971459756457984.000000 END*********************
Input:Alpha		(0x0610bf03 0.000000) is 110_0001_0000_1011_1111_0000_0011
Input:Bravo		(0x6a49e42a 61017891015971459756457984.000000) is 110_1010_0100_1001_1110_0100_0010_1010
Result:Verilog	(0x6a49e42a 61017891015971459756457984.000000) is 110_1010_0100_1001_1110_0100_0010_1010
Result:CPP_Sim	(0x6a49e42a 61017891015971459756457984.000000) is 110_1010_0100_1001_1110_0100_0010_1010
Wanted_Result	(0x6a49e42a 61017891015971459756457984.000000) is 110_1010_0100_1001_1110_0100_0010_1010
697: SAME

*********************** 0.000000 + 143423168047709293810048842072064.000000 END*********************
Input:Alpha		(0x08e4c2dc 0.000000) is _1000_1110_0100_1100_0010_1101_1100
Input:Bravo		(0x74e24828 143423168047709293810048842072064.000000) is 111_0100_1110_0010_0100_1000_0010_1000
Result:Verilog	(0x74e24828 143423168047709293810048842072064.000000) is 111_0100_1110_0010_0100_1000_0010_1000
Result:CPP_Sim	(0x74e24828 143423168047709293810048842072064.000000) is 111_0100_1110_0010_0100_1000_0010_1000
Wanted_Result	(0x74e24828 143423168047709293810048842072064.000000) is 111_0100_1110_0010_0100_1000_0010_1000
698: SAME

*********************** 0.000000 + 528916647354040370331648.000000 END*********************
Input:Alpha		(0x2e12af95 0.000000) is 10_1110_0001_0010_1010_1111_1001_0101
Input:Bravo		(0x66e00142 528916647354040370331648.000000) is 110_0110_1110_0000_0000_0001_0100_0010
Result:Verilog	(0x66e00142 528916647354040370331648.000000) is 110_0110_1110_0000_0000_0001_0100_0010
Result:CPP_Sim	(0x66e00142 528916647354040370331648.000000) is 110_0110_1110_0000_0000_0001_0100_0010
Wanted_Result	(0x66e00142 528916647354040370331648.000000) is 110_0110_1110_0000_0000_0001_0100_0010
699: SAME

*********************** 0.000000 + 77172001646324548240693788672.000000 END*********************
Input:Alpha		(0x20eadff1 0.000000) is 10_0000_1110_1010_1101_1111_1111_0001
Input:Bravo		(0x6f795b2f 77172001646324548240693788672.000000) is 110_1111_0111_1001_0101_1011_0010_1111
Result:Verilog	(0x6f795b2f 77172001646324548240693788672.000000) is 110_1111_0111_1001_0101_1011_0010_1111
Result:CPP_Sim	(0x6f795b2f 77172001646324548240693788672.000000) is 110_1111_0111_1001_0101_1011_0010_1111
Wanted_Result	(0x6f795b2f 77172001646324548240693788672.000000) is 110_1111_0111_1001_0101_1011_0010_1111
700: SAME

*********************** 0.000000 + 12.329269 END*********************
Input:Alpha		(0x34233192 0.000000) is 11_0100_0010_0011_0011_0001_1001_0010
Input:Bravo		(0x414544b0 12.329269) is 100_0001_0100_0101_0100_0100_1011_0000
Result:Verilog	(0x414544b0 12.329269) is 100_0001_0100_0101_0100_0100_1011_0000
Result:CPP_Sim	(0x414544b0 12.329269) is 100_0001_0100_0101_0100_0100_1011_0000
Wanted_Result	(0x414544b0 12.329269) is 100_0001_0100_0101_0100_0100_1011_0000
701: SAME

*********************** 411983709448315034664960.000000 + 106321595729474224128.000000 END*********************
Input:Alpha		(0x66ae7b5d 411983709448315034664960.000000) is 110_0110_1010_1110_0111_1011_0101_1101
Input:Bravo		(0x60b87046 106321595729474224128.000000) is 110_0000_1011_1000_0111_0000_0100_0110
Result:Verilog	(0x66ae86e4 412090030428317997334528.000000) is 110_0110_1010_1110_1000_0110_1110_0100
Result:CPP_Sim	(0x66ae86e4 412090030428317997334528.000000) is 110_0110_1010_1110_1000_0110_1110_0100
Wanted_Result	(0x66ae86e4 412090030428317997334528.000000) is 110_0110_1010_1110_1000_0110_1110_0100
702: SAME

*********************** 0.000000 + 0.000432 END*********************
Input:Alpha		(0x1816c82f 0.000000) is 1_1000_0001_0110_1100_1000_0010_1111
Input:Bravo		(0x39e274c2 0.000432) is 11_1001_1110_0010_0111_0100_1100_0010
Result:Verilog	(0x39e274c2 0.000432) is 11_1001_1110_0010_0111_0100_1100_0010
Result:CPP_Sim	(0x39e274c2 0.000432) is 11_1001_1110_0010_0111_0100_1100_0010
Wanted_Result	(0x39e274c2 0.000432) is 11_1001_1110_0010_0111_0100_1100_0010
703: SAME

*********************** 49667895311951115145183232.000000 + 0.000000 END*********************
Input:Alpha		(0x6a245658 49667895311951115145183232.000000) is 110_1010_0010_0100_0101_0110_0101_1000
Input:Bravo		(0x15efd040 0.000000) is 1_0101_1110_1111_1101_0000_0100_0000
Result:Verilog	(0x6a245658 49667895311951115145183232.000000) is 110_1010_0010_0100_0101_0110_0101_1000
Result:CPP_Sim	(0x6a245658 49667895311951115145183232.000000) is 110_1010_0010_0100_0101_0110_0101_1000
Wanted_Result	(0x6a245658 49667895311951115145183232.000000) is 110_1010_0010_0100_0101_0110_0101_1000
704: SAME

*********************** 3.694815 + 4756203501996112834515804982616260608.000000 END*********************
Input:Alpha		(0x406c77d8 3.694815) is 100_0000_0110_1100_0111_0111_1101_1000
Input:Bravo		(0x7c6500bc 4756203501996112834515804982616260608.000000) is 111_1100_0110_0101_0000_0000_1011_1100
Result:Verilog	(0x7c6500bc 4756203501996112834515804982616260608.000000) is 111_1100_0110_0101_0000_0000_1011_1100
Result:CPP_Sim	(0x7c6500bc 4756203501996112834515804982616260608.000000) is 111_1100_0110_0101_0000_0000_1011_1100
Wanted_Result	(0x7c6500bc 4756203501996112834515804982616260608.000000) is 111_1100_0110_0101_0000_0000_1011_1100
705: SAME

*********************** 13079504804600850423996848969781084160.000000 + 171412180658282063658803958217722298368.000000 END*********************
Input:Alpha		(0x7d1d7056 13079504804600850423996848969781084160.000000) is 111_1101_0001_1101_0111_0000_0101_0110
Input:Bravo		(0x7f00f4c9 171412180658282063658803958217722298368.000000) is 111_1111_0000_0000_1111_0100_1100_1001
Result:Verilog	(0x7f0acbce 184491677856979312713424398207284150272.000000) is 111_1111_0000_1010_1100_1011_1100_1110
Result:CPP_Sim	(0x7f0acbce 184491677856979312713424398207284150272.000000) is 111_1111_0000_1010_1100_1011_1100_1110
Wanted_Result	(0x7f0acbce 184491677856979312713424398207284150272.000000) is 111_1111_0000_1010_1100_1011_1100_1110
706: SAME

*********************** 992494128988160.000000 + 157183084956213235941376.000000 END*********************
Input:Alpha		(0x5861aac3 992494128988160.000000) is 101_1000_0110_0001_1010_1010_1100_0011
Input:Bravo		(0x660523a6 157183084956213235941376.000000) is 110_0110_0000_0101_0010_0011_1010_0110
Result:Verilog	(0x660523a6 157183084956213235941376.000000) is 110_0110_0000_0101_0010_0011_1010_0110
Result:CPP_Sim	(0x660523a6 157183084956213235941376.000000) is 110_0110_0000_0101_0010_0011_1010_0110
Wanted_Result	(0x660523a6 157183084956213235941376.000000) is 110_0110_0000_0101_0010_0011_1010_0110
707: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x33cd7033 0.000000) is 11_0011_1100_1101_0111_0000_0011_0011
Input:Bravo		(0x05ae5da3 0.000000) is 101_1010_1110_0101_1101_1010_0011
Result:Verilog	(0x33cd7033 0.000000) is 11_0011_1100_1101_0111_0000_0011_0011
Result:CPP_Sim	(0x33cd7033 0.000000) is 11_0011_1100_1101_0111_0000_0011_0011
Wanted_Result	(0x33cd7033 0.000000) is 11_0011_1100_1101_0111_0000_0011_0011
708: SAME

*********************** 309451333983713883614490440761344.000000 + 3.098008 END*********************
Input:Alpha		(0x75741d33 309451333983713883614490440761344.000000) is 111_0101_0111_0100_0001_1101_0011_0011
Input:Bravo		(0x404645c5 3.098008) is 100_0000_0100_0110_0100_0101_1100_0101
Result:Verilog	(0x75741d33 309451333983713883614490440761344.000000) is 111_0101_0111_0100_0001_1101_0011_0011
Result:CPP_Sim	(0x75741d33 309451333983713883614490440761344.000000) is 111_0101_0111_0100_0001_1101_0011_0011
Wanted_Result	(0x75741d33 309451333983713883614490440761344.000000) is 111_0101_0111_0100_0001_1101_0011_0011
709: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x00792d79 0.000000) is 111_1001_0010_1101_0111_1001
Input:Bravo		(0x11b31e16 0.000000) is 1_0001_1011_0011_0001_1110_0001_0110
Result:Verilog	(0x11b31e16 0.000000) is 1_0001_1011_0011_0001_1110_0001_0110
Result:CPP_Sim	(0x11b31e16 0.000000) is 1_0001_1011_0011_0001_1110_0001_0110
Wanted_Result	(0x11b31e16 0.000000) is 1_0001_1011_0011_0001_1110_0001_0110
710: SAME

*********************** 165407986661982208.000000 + 34358104588891183182394066731008.000000 END*********************
Input:Alpha		(0x5c12e96c 165407986661982208.000000) is 101_1100_0001_0010_1110_1001_0110_1100
Input:Bravo		(0x73d8d483 34358104588891183182394066731008.000000) is 111_0011_1101_1000_1101_0100_1000_0011
Result:Verilog	(0x73d8d483 34358104588891183182394066731008.000000) is 111_0011_1101_1000_1101_0100_1000_0011
Result:CPP_Sim	(0x73d8d483 34358104588891183182394066731008.000000) is 111_0011_1101_1000_1101_0100_1000_0011
Wanted_Result	(0x73d8d483 34358104588891183182394066731008.000000) is 111_0011_1101_1000_1101_0100_1000_0011
711: SAME

*********************** 56683230747558436119968219136.000000 + 754739050883860922368.000000 END*********************
Input:Alpha		(0x6f372745 56683230747558436119968219136.000000) is 110_1111_0011_0111_0010_0111_0100_0101
Input:Bravo		(0x6223a86f 754739050883860922368.000000) is 110_0010_0010_0011_1010_1000_0110_1111
Result:Verilog	(0x6f372745 56683230747558436119968219136.000000) is 110_1111_0011_0111_0010_0111_0100_0101
Result:CPP_Sim	(0x6f372745 56683230747558436119968219136.000000) is 110_1111_0011_0111_0010_0111_0100_0101
Wanted_Result	(0x6f372745 56683230747558436119968219136.000000) is 110_1111_0011_0111_0010_0111_0100_0101
712: SAME

*********************** 2931327961342672896.000000 + 12649292366398683500383924605943808.000000 END*********************
Input:Alpha		(0x5e22b8ad 2931327961342672896.000000) is 101_1110_0010_0010_1011_1000_1010_1101
Input:Bravo		(0x781bea21 12649292366398683500383924605943808.000000) is 111_1000_0001_1011_1110_1010_0010_0001
Result:Verilog	(0x781bea21 12649292366398683500383924605943808.000000) is 111_1000_0001_1011_1110_1010_0010_0001
Result:CPP_Sim	(0x781bea21 12649292366398683500383924605943808.000000) is 111_1000_0001_1011_1110_1010_0010_0001
Wanted_Result	(0x781bea21 12649292366398683500383924605943808.000000) is 111_1000_0001_1011_1110_1010_0010_0001
713: SAME

*********************** 147268372004864.000000 + 0.000000 END*********************
Input:Alpha		(0x5705f097 147268372004864.000000) is 101_0111_0000_0101_1111_0000_1001_0111
Input:Bravo		(0x0c356842 0.000000) is _1100_0011_0101_0110_1000_0100_0010
Result:Verilog	(0x5705f097 147268372004864.000000) is 101_0111_0000_0101_1111_0000_1001_0111
Result:CPP_Sim	(0x5705f097 147268372004864.000000) is 101_0111_0000_0101_1111_0000_1001_0111
Wanted_Result	(0x5705f097 147268372004864.000000) is 101_0111_0000_0101_1111_0000_1001_0111
714: SAME

*********************** 9076356337104846848.000000 + 9768599705281407173792288041074688.000000 END*********************
Input:Alpha		(0x5efbeb64 9076356337104846848.000000) is 101_1110_1111_1011_1110_1011_0110_0100
Input:Bravo		(0x77f0d088 9768599705281407173792288041074688.000000) is 111_0111_1111_0000_1101_0000_1000_1000
Result:Verilog	(0x77f0d088 9768599705281407173792288041074688.000000) is 111_0111_1111_0000_1101_0000_1000_1000
Result:CPP_Sim	(0x77f0d088 9768599705281407173792288041074688.000000) is 111_0111_1111_0000_1101_0000_1000_1000
Wanted_Result	(0x77f0d088 9768599705281407173792288041074688.000000) is 111_0111_1111_0000_1101_0000_1000_1000
715: SAME

*********************** 1814847510536597418462923478590816256.000000 + 0.000000 END*********************
Input:Alpha		(0x7baec372 1814847510536597418462923478590816256.000000) is 111_1011_1010_1110_1100_0011_0111_0010
Input:Bravo		(0x131f1cf6 0.000000) is 1_0011_0001_1111_0001_1100_1111_0110
Result:Verilog	(0x7baec372 1814847510536597418462923478590816256.000000) is 111_1011_1010_1110_1100_0011_0111_0010
Result:CPP_Sim	(0x7baec372 1814847510536597418462923478590816256.000000) is 111_1011_1010_1110_1100_0011_0111_0010
Wanted_Result	(0x7baec372 1814847510536597418462923478590816256.000000) is 111_1011_1010_1110_1100_0011_0111_0010
716: SAME

*********************** 0.000174 + 1020314069110085386240.000000 END*********************
Input:Alpha		(0x39361538 0.000174) is 11_1001_0011_0110_0001_0101_0011_1000
Input:Bravo		(0x625d3ecf 1020314069110085386240.000000) is 110_0010_0101_1101_0011_1110_1100_1111
Result:Verilog	(0x625d3ecf 1020314069110085386240.000000) is 110_0010_0101_1101_0011_1110_1100_1111
Result:CPP_Sim	(0x625d3ecf 1020314069110085386240.000000) is 110_0010_0101_1101_0011_1110_1100_1111
Wanted_Result	(0x625d3ecf 1020314069110085386240.000000) is 110_0010_0101_1101_0011_1110_1100_1111
717: SAME

*********************** 34155529725001638230105251643392.000000 + 54992990208.000000 END*********************
Input:Alpha		(0x73d78d3c 34155529725001638230105251643392.000000) is 111_0011_1101_0111_1000_1101_0011_1100
Input:Bravo		(0x514cdd67 54992990208.000000) is 101_0001_0100_1100_1101_1101_0110_0111
Result:Verilog	(0x73d78d3c 34155529725001638230105251643392.000000) is 111_0011_1101_0111_1000_1101_0011_1100
Result:CPP_Sim	(0x73d78d3c 34155529725001638230105251643392.000000) is 111_0011_1101_0111_1000_1101_0011_1100
Wanted_Result	(0x73d78d3c 34155529725001638230105251643392.000000) is 111_0011_1101_0111_1000_1101_0011_1100
718: SAME

*********************** 0.000000 + 2268814206369267712.000000 END*********************
Input:Alpha		(0x1c3fb392 0.000000) is 1_1100_0011_1111_1011_0011_1001_0010
Input:Bravo		(0x5dfbe394 2268814206369267712.000000) is 101_1101_1111_1011_1110_0011_1001_0100
Result:Verilog	(0x5dfbe394 2268814206369267712.000000) is 101_1101_1111_1011_1110_0011_1001_0100
Result:CPP_Sim	(0x5dfbe394 2268814206369267712.000000) is 101_1101_1111_1011_1110_0011_1001_0100
Wanted_Result	(0x5dfbe394 2268814206369267712.000000) is 101_1101_1111_1011_1110_0011_1001_0100
719: SAME

*********************** 891008219122449386569728.000000 + 387691442086084608.000000 END*********************
Input:Alpha		(0x673cada7 891008219122449386569728.000000) is 110_0111_0011_1100_1010_1101_1010_0111
Input:Bravo		(0x5cac2b6a 387691442086084608.000000) is 101_1100_1010_1100_0010_1011_0110_1010
Result:Verilog	(0x673cadac 891008579410419576209408.000000) is 110_0111_0011_1100_1010_1101_1010_1100
Result:CPP_Sim	(0x673cadac 891008579410419576209408.000000) is 110_0111_0011_1100_1010_1101_1010_1100
Wanted_Result	(0x673cadac 891008579410419576209408.000000) is 110_0111_0011_1100_1010_1101_1010_1100
720: SAME

*********************** 15825356757925888.000000 + 16094205491759466676224.000000 END*********************
Input:Alpha		(0x5a60e450 15825356757925888.000000) is 101_1010_0110_0000_1110_0100_0101_0000
Input:Bravo		(0x645a1dfe 16094205491759466676224.000000) is 110_0100_0101_1010_0001_1101_1111_1110
Result:Verilog	(0x645a1e0c 16094221254358162472960.000000) is 110_0100_0101_1010_0001_1110_0000_1100
Result:CPP_Sim	(0x645a1e0c 16094221254358162472960.000000) is 110_0100_0101_1010_0001_1110_0000_1100
Wanted_Result	(0x645a1e0c 16094221254358162472960.000000) is 110_0100_0101_1010_0001_1110_0000_1100
721: SAME

*********************** 97461148772728832.000000 + 0.000000 END*********************
Input:Alpha		(0x5bad2033 97461148772728832.000000) is 101_1011_1010_1101_0010_0000_0011_0011
Input:Bravo		(0x32c28f13 0.000000) is 11_0010_1100_0010_1000_1111_0001_0011
Result:Verilog	(0x5bad2033 97461148772728832.000000) is 101_1011_1010_1101_0010_0000_0011_0011
Result:CPP_Sim	(0x5bad2033 97461148772728832.000000) is 101_1011_1010_1101_0010_0000_0011_0011
Wanted_Result	(0x5bad2033 97461148772728832.000000) is 101_1011_1010_1101_0010_0000_0011_0011
722: SAME

*********************** 3657833.000000 + 0.000000 END*********************
Input:Alpha		(0x4a5f41a4 3657833.000000) is 100_1010_0101_1111_0100_0001_1010_0100
Input:Bravo		(0x0f7a9066 0.000000) is _1111_0111_1010_1001_0000_0110_0110
Result:Verilog	(0x4a5f41a4 3657833.000000) is 100_1010_0101_1111_0100_0001_1010_0100
Result:CPP_Sim	(0x4a5f41a4 3657833.000000) is 100_1010_0101_1111_0100_0001_1010_0100
Wanted_Result	(0x4a5f41a4 3657833.000000) is 100_1010_0101_1111_0100_0001_1010_0100
723: SAME

*********************** 0.000057 + 1.651332 END*********************
Input:Alpha		(0x3870ecb6 0.000057) is 11_1000_0111_0000_1110_1100_1011_0110
Input:Bravo		(0x3fd35ed7 1.651332) is 11_1111_1101_0011_0101_1110_1101_0111
Result:Verilog	(0x3fd360b8 1.651389) is 11_1111_1101_0011_0110_0000_1011_1000
Result:CPP_Sim	(0x3fd360b9 1.651389) is 11_1111_1101_0011_0110_0000_1011_1001
Wanted_Result	(0x3fd360b9 1.651389) is 11_1111_1101_0011_0110_0000_1011_1001
724: ERROR

*********************** 6470522368.000000 + 0.000112 END*********************
Input:Alpha		(0x4fc0d62b 6470522368.000000) is 100_1111_1100_0000_1101_0110_0010_1011
Input:Bravo		(0x38ea1a2f 0.000112) is 11_1000_1110_1010_0001_1010_0010_1111
Result:Verilog	(0x4fc0d62b 6470522368.000000) is 100_1111_1100_0000_1101_0110_0010_1011
Result:CPP_Sim	(0x4fc0d62b 6470522368.000000) is 100_1111_1100_0000_1101_0110_0010_1011
Wanted_Result	(0x4fc0d62b 6470522368.000000) is 100_1111_1100_0000_1101_0110_0010_1011
725: SAME

*********************** 72202698752.000000 + 0.000000 END*********************
Input:Alpha		(0x51867cee 72202698752.000000) is 101_0001_1000_0110_0111_1100_1110_1110
Input:Bravo		(0x2bd3bf97 0.000000) is 10_1011_1101_0011_1011_1111_1001_0111
Result:Verilog	(0x51867cee 72202698752.000000) is 101_0001_1000_0110_0111_1100_1110_1110
Result:CPP_Sim	(0x51867cee 72202698752.000000) is 101_0001_1000_0110_0111_1100_1110_1110
Wanted_Result	(0x51867cee 72202698752.000000) is 101_0001_1000_0110_0111_1100_1110_1110
726: SAME

*********************** 0.000000 + 5.926294 END*********************
Input:Alpha		(0x2cc2eeb2 0.000000) is 10_1100_1100_0010_1110_1110_1011_0010
Input:Bravo		(0x40bda433 5.926294) is 100_0000_1011_1101_1010_0100_0011_0011
Result:Verilog	(0x40bda433 5.926294) is 100_0000_1011_1101_1010_0100_0011_0011
Result:CPP_Sim	(0x40bda433 5.926294) is 100_0000_1011_1101_1010_0100_0011_0011
Wanted_Result	(0x40bda433 5.926294) is 100_0000_1011_1101_1010_0100_0011_0011
727: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0df76806 0.000000) is _1101_1111_0111_0110_1000_0000_0110
Input:Bravo		(0x0ae5a75f 0.000000) is _1010_1110_0101_1010_0111_0101_1111
Result:Verilog	(0x0dfafea3 0.000000) is _1101_1111_1010_1111_1110_1010_0011
Result:CPP_Sim	(0x0dfafea3 0.000000) is _1101_1111_1010_1111_1110_1010_0011
Wanted_Result	(0x0dfafea3 0.000000) is _1101_1111_1010_1111_1110_1010_0011
728: SAME

*********************** 0.000104 + 37387292083961582321664.000000 END*********************
Input:Alpha		(0x38d98e55 0.000104) is 11_1000_1101_1001_1000_1110_0101_0101
Input:Bravo		(0x64fd589d 37387292083961582321664.000000) is 110_0100_1111_1101_0101_1000_1001_1101
Result:Verilog	(0x64fd589d 37387292083961582321664.000000) is 110_0100_1111_1101_0101_1000_1001_1101
Result:CPP_Sim	(0x64fd589d 37387292083961582321664.000000) is 110_0100_1111_1101_0101_1000_1001_1101
Wanted_Result	(0x64fd589d 37387292083961582321664.000000) is 110_0100_1111_1101_0101_1000_1001_1101
729: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x171b0fa2 0.000000) is 1_0111_0001_1011_0000_1111_1010_0010
Input:Bravo		(0x17d579b9 0.000000) is 1_0111_1101_0101_0111_1001_1011_1001
Result:Verilog	(0x181180c5 0.000000) is 1_1000_0001_0001_1000_0000_1100_0101
Result:CPP_Sim	(0x181180c5 0.000000) is 1_1000_0001_0001_1000_0000_1100_0101
Wanted_Result	(0x181180c5 0.000000) is 1_1000_0001_0001_1000_0000_1100_0101
730: SAME

*********************** 536290301141057536.000000 + 0.000000 END*********************
Input:Alpha		(0x5cee2926 536290301141057536.000000) is 101_1100_1110_1110_0010_1001_0010_0110
Input:Bravo		(0x12c9d314 0.000000) is 1_0010_1100_1001_1101_0011_0001_0100
Result:Verilog	(0x5cee2926 536290301141057536.000000) is 101_1100_1110_1110_0010_1001_0010_0110
Result:CPP_Sim	(0x5cee2926 536290301141057536.000000) is 101_1100_1110_1110_0010_1001_0010_0110
Wanted_Result	(0x5cee2926 536290301141057536.000000) is 101_1100_1110_1110_0010_1001_0010_0110
731: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2af496af 0.000000) is 10_1010_1111_0100_1001_0110_1010_1111
Input:Bravo		(0x16243e5e 0.000000) is 1_0110_0010_0100_0011_1110_0101_1110
Result:Verilog	(0x2af496af 0.000000) is 10_1010_1111_0100_1001_0110_1010_1111
Result:CPP_Sim	(0x2af496af 0.000000) is 10_1010_1111_0100_1001_0110_1010_1111
Wanted_Result	(0x2af496af 0.000000) is 10_1010_1111_0100_1001_0110_1010_1111
732: SAME

*********************** 211786220979362556241805108576256.000000 + 0.000000 END*********************
Input:Alpha		(0x752711e3 211786220979362556241805108576256.000000) is 111_0101_0010_0111_0001_0001_1110_0011
Input:Bravo		(0x1ecc23eb 0.000000) is 1_1110_1100_1100_0010_0011_1110_1011
Result:Verilog	(0x752711e3 211786220979362556241805108576256.000000) is 111_0101_0010_0111_0001_0001_1110_0011
Result:CPP_Sim	(0x752711e3 211786220979362556241805108576256.000000) is 111_0101_0010_0111_0001_0001_1110_0011
Wanted_Result	(0x752711e3 211786220979362556241805108576256.000000) is 111_0101_0010_0111_0001_0001_1110_0011
733: SAME

*********************** 1138602651865194164125696.000000 + 0.000000 END*********************
Input:Alpha		(0x67711bc6 1138602651865194164125696.000000) is 110_0111_0111_0001_0001_1011_1100_0110
Input:Bravo		(0x1166c575 0.000000) is 1_0001_0110_0110_1100_0101_0111_0101
Result:Verilog	(0x67711bc6 1138602651865194164125696.000000) is 110_0111_0111_0001_0001_1011_1100_0110
Result:CPP_Sim	(0x67711bc6 1138602651865194164125696.000000) is 110_0111_0111_0001_0001_1011_1100_0110
Wanted_Result	(0x67711bc6 1138602651865194164125696.000000) is 110_0111_0111_0001_0001_1011_1100_0110
734: SAME

*********************** 8308891918231943305874230961829314560.000000 + 1457829504.000000 END*********************
Input:Alpha		(0x7cc80780 8308891918231943305874230961829314560.000000) is 111_1100_1100_1000_0000_0111_1000_0000
Input:Bravo		(0x4eadc96d 1457829504.000000) is 100_1110_1010_1101_1100_1001_0110_1101
Result:Verilog	(0x7cc80780 8308891918231943305874230961829314560.000000) is 111_1100_1100_1000_0000_0111_1000_0000
Result:CPP_Sim	(0x7cc80780 8308891918231943305874230961829314560.000000) is 111_1100_1100_1000_0000_0111_1000_0000
Wanted_Result	(0x7cc80780 8308891918231943305874230961829314560.000000) is 111_1100_1100_1000_0000_0111_1000_0000
735: SAME

*********************** 11369001679587392741657542656.000000 + 185730760441856.000000 END*********************
Input:Alpha		(0x6e12f0df 11369001679587392741657542656.000000) is 110_1110_0001_0010_1111_0000_1101_1111
Input:Bravo		(0x5728ebd0 185730760441856.000000) is 101_0111_0010_1000_1110_1011_1101_0000
Result:Verilog	(0x6e12f0df 11369001679587392741657542656.000000) is 110_1110_0001_0010_1111_0000_1101_1111
Result:CPP_Sim	(0x6e12f0df 11369001679587392741657542656.000000) is 110_1110_0001_0010_1111_0000_1101_1111
Wanted_Result	(0x6e12f0df 11369001679587392741657542656.000000) is 110_1110_0001_0010_1111_0000_1101_1111
736: SAME

*********************** 0.000000 + 1573410.250000 END*********************
Input:Alpha		(0x3307e76b 0.000000) is 11_0011_0000_0111_1110_0111_0110_1011
Input:Bravo		(0x49c01112 1573410.250000) is 100_1001_1100_0000_0001_0001_0001_0010
Result:Verilog	(0x49c01112 1573410.250000) is 100_1001_1100_0000_0001_0001_0001_0010
Result:CPP_Sim	(0x49c01112 1573410.250000) is 100_1001_1100_0000_0001_0001_0001_0010
Wanted_Result	(0x49c01112 1573410.250000) is 100_1001_1100_0000_0001_0001_0001_0010
737: SAME

*********************** 0.000000 + 19204054732254322062517247776892387328.000000 END*********************
Input:Alpha		(0x09eb7ae4 0.000000) is _1001_1110_1011_0111_1010_1110_0100
Input:Bravo		(0x7d672910 19204054732254322062517247776892387328.000000) is 111_1101_0110_0111_0010_1001_0001_0000
Result:Verilog	(0x7d672910 19204054732254322062517247776892387328.000000) is 111_1101_0110_0111_0010_1001_0001_0000
Result:CPP_Sim	(0x7d672910 19204054732254322062517247776892387328.000000) is 111_1101_0110_0111_0010_1001_0001_0000
Wanted_Result	(0x7d672910 19204054732254322062517247776892387328.000000) is 111_1101_0110_0111_0010_1001_0001_0000
738: SAME

*********************** 3283242652270592.000000 + 55.101173 END*********************
Input:Alpha		(0x593aa178 3283242652270592.000000) is 101_1001_0011_1010_1010_0001_0111_1000
Input:Bravo		(0x425c679a 55.101173) is 100_0010_0101_1100_0110_0111_1001_1010
Result:Verilog	(0x593aa178 3283242652270592.000000) is 101_1001_0011_1010_1010_0001_0111_1000
Result:CPP_Sim	(0x593aa178 3283242652270592.000000) is 101_1001_0011_1010_1010_0001_0111_1000
Wanted_Result	(0x593aa178 3283242652270592.000000) is 101_1001_0011_1010_1010_0001_0111_1000
739: SAME

*********************** 0.045540 + 0.000000 END*********************
Input:Alpha		(0x3d3a87e7 0.045540) is 11_1101_0011_1010_1000_0111_1110_0111
Input:Bravo		(0x28fb77a3 0.000000) is 10_1000_1111_1011_0111_0111_1010_0011
Result:Verilog	(0x3d3a87e7 0.045540) is 11_1101_0011_1010_1000_0111_1110_0111
Result:CPP_Sim	(0x3d3a87e7 0.045540) is 11_1101_0011_1010_1000_0111_1110_0111
Wanted_Result	(0x3d3a87e7 0.045540) is 11_1101_0011_1010_1000_0111_1110_0111
740: SAME

*********************** 1030707212917594817329921364479442944.000000 + 0.000000 END*********************
Input:Alpha		(0x7b4681ca 1030707212917594817329921364479442944.000000) is 111_1011_0100_0110_1000_0001_1100_1010
Input:Bravo		(0x0ec104d5 0.000000) is _1110_1100_0001_0000_0100_1101_0101
Result:Verilog	(0x7b4681ca 1030707212917594817329921364479442944.000000) is 111_1011_0100_0110_1000_0001_1100_1010
Result:CPP_Sim	(0x7b4681ca 1030707212917594817329921364479442944.000000) is 111_1011_0100_0110_1000_0001_1100_1010
Wanted_Result	(0x7b4681ca 1030707212917594817329921364479442944.000000) is 111_1011_0100_0110_1000_0001_1100_1010
741: SAME

*********************** 7119878225920.000000 + 0.000000 END*********************
Input:Alpha		(0x54cf373a 7119878225920.000000) is 101_0100_1100_1111_0011_0111_0011_1010
Input:Bravo		(0x2809707c 0.000000) is 10_1000_0000_1001_0111_0000_0111_1100
Result:Verilog	(0x54cf373a 7119878225920.000000) is 101_0100_1100_1111_0011_0111_0011_1010
Result:CPP_Sim	(0x54cf373a 7119878225920.000000) is 101_0100_1100_1111_0011_0111_0011_1010
Wanted_Result	(0x54cf373a 7119878225920.000000) is 101_0100_1100_1111_0011_0111_0011_1010
742: SAME

*********************** 4272490752.000000 + 1831965249222515621888.000000 END*********************
Input:Alpha		(0x4f7ea909 4272490752.000000) is 100_1111_0111_1110_1010_1001_0000_1001
Input:Bravo		(0x62c69f40 1831965249222515621888.000000) is 110_0010_1100_0110_1001_1111_0100_0000
Result:Verilog	(0x62c69f40 1831965249222515621888.000000) is 110_0010_1100_0110_1001_1111_0100_0000
Result:CPP_Sim	(0x62c69f40 1831965249222515621888.000000) is 110_0010_1100_0110_1001_1111_0100_0000
Wanted_Result	(0x62c69f40 1831965249222515621888.000000) is 110_0010_1100_0110_1001_1111_0100_0000
743: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x32ef17dc 0.000000) is 11_0010_1110_1111_0001_0111_1101_1100
Input:Bravo		(0x0858375e 0.000000) is _1000_0101_1000_0011_0111_0101_1110
Result:Verilog	(0x32ef17dc 0.000000) is 11_0010_1110_1111_0001_0111_1101_1100
Result:CPP_Sim	(0x32ef17dc 0.000000) is 11_0010_1110_1111_0001_0111_1101_1100
Wanted_Result	(0x32ef17dc 0.000000) is 11_0010_1110_1111_0001_0111_1101_1100
744: SAME

*********************** 100335.734375 + 2263519.500000 END*********************
Input:Alpha		(0x47c3f7de 100335.734375) is 100_0111_1100_0011_1111_0111_1101_1110
Input:Bravo		(0x4a0a277e 2263519.500000) is 100_1010_0000_1010_0010_0111_0111_1110
Result:Verilog	(0x4a10473c 2363855.000000) is 100_1010_0001_0000_0100_0111_0011_1100
Result:CPP_Sim	(0x4a10473d 2363855.250000) is 100_1010_0001_0000_0100_0111_0011_1101
Wanted_Result	(0x4a10473d 2363855.250000) is 100_1010_0001_0000_0100_0111_0011_1101
745: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x202db117 0.000000) is 10_0000_0010_1101_1011_0001_0001_0111
Input:Bravo		(0x24b22104 0.000000) is 10_0100_1011_0010_0010_0001_0000_0100
Result:Verilog	(0x24b277dc 0.000000) is 10_0100_1011_0010_0111_0111_1101_1100
Result:CPP_Sim	(0x24b277dd 0.000000) is 10_0100_1011_0010_0111_0111_1101_1101
Wanted_Result	(0x24b277dd 0.000000) is 10_0100_1011_0010_0111_0111_1101_1101
746: ERROR

*********************** 477333800464941056.000000 + 10635206.000000 END*********************
Input:Alpha		(0x5cd3fa92 477333800464941056.000000) is 101_1100_1101_0011_1111_1010_1001_0010
Input:Bravo		(0x4b2247c6 10635206.000000) is 100_1011_0010_0010_0100_0111_1100_0110
Result:Verilog	(0x5cd3fa92 477333800464941056.000000) is 101_1100_1101_0011_1111_1010_1001_0010
Result:CPP_Sim	(0x5cd3fa92 477333800464941056.000000) is 101_1100_1101_0011_1111_1010_1001_0010
Wanted_Result	(0x5cd3fa92 477333800464941056.000000) is 101_1100_1101_0011_1111_1010_1001_0010
747: SAME

*********************** 0.001636 + 134780723200.000000 END*********************
Input:Alpha		(0x3ad65f62 0.001636) is 11_1010_1101_0110_0101_1111_0110_0010
Input:Bravo		(0x51fb0c75 134780723200.000000) is 101_0001_1111_1011_0000_1100_0111_0101
Result:Verilog	(0x51fb0c75 134780723200.000000) is 101_0001_1111_1011_0000_1100_0111_0101
Result:CPP_Sim	(0x51fb0c75 134780723200.000000) is 101_0001_1111_1011_0000_1100_0111_0101
Wanted_Result	(0x51fb0c75 134780723200.000000) is 101_0001_1111_1011_0000_1100_0111_0101
748: SAME

*********************** 36029112919456230276071424.000000 + 0.000000 END*********************
Input:Alpha		(0x69ee6bb1 36029112919456230276071424.000000) is 110_1001_1110_1110_0110_1011_1011_0001
Input:Bravo		(0x22477b28 0.000000) is 10_0010_0100_0111_0111_1011_0010_1000
Result:Verilog	(0x69ee6bb1 36029112919456230276071424.000000) is 110_1001_1110_1110_0110_1011_1011_0001
Result:CPP_Sim	(0x69ee6bb1 36029112919456230276071424.000000) is 110_1001_1110_1110_0110_1011_1011_0001
Wanted_Result	(0x69ee6bb1 36029112919456230276071424.000000) is 110_1001_1110_1110_0110_1011_1011_0001
749: SAME

*********************** 4165643600358103056384.000000 + 430797803136429942898688.000000 END*********************
Input:Alpha		(0x6361d1eb 4165643600358103056384.000000) is 110_0011_0110_0001_1101_0001_1110_1011
Input:Bravo		(0x66b67331 430797803136429942898688.000000) is 110_0110_1011_0110_0111_0011_0011_0001
Result:Verilog	(0x66b836d4 434963416618965537914880.000000) is 110_0110_1011_1000_0011_0110_1101_0100
Result:CPP_Sim	(0x66b836d5 434963452647762556878848.000000) is 110_0110_1011_1000_0011_0110_1101_0101
Wanted_Result	(0x66b836d5 434963452647762556878848.000000) is 110_0110_1011_1000_0011_0110_1101_0101
750: ERROR

*********************** 607253941735486136545867464704.000000 + 65702502400.000000 END*********************
Input:Alpha		(0x70f54496 607253941735486136545867464704.000000) is 111_0000_1111_0101_0100_0100_1001_0110
Input:Bravo		(0x5174c2ca 65702502400.000000) is 101_0001_0111_0100_1100_0010_1100_1010
Result:Verilog	(0x70f54496 607253941735486136545867464704.000000) is 111_0000_1111_0101_0100_0100_1001_0110
Result:CPP_Sim	(0x70f54496 607253941735486136545867464704.000000) is 111_0000_1111_0101_0100_0100_1001_0110
Wanted_Result	(0x70f54496 607253941735486136545867464704.000000) is 111_0000_1111_0101_0100_0100_1001_0110
751: SAME

*********************** 0.109068 + 0.000000 END*********************
Input:Alpha		(0x3ddf5f02 0.109068) is 11_1101_1101_1111_0101_1111_0000_0010
Input:Bravo		(0x23fd2c01 0.000000) is 10_0011_1111_1101_0010_1100_0000_0001
Result:Verilog	(0x3ddf5f02 0.109068) is 11_1101_1101_1111_0101_1111_0000_0010
Result:CPP_Sim	(0x3ddf5f02 0.109068) is 11_1101_1101_1111_0101_1111_0000_0010
Wanted_Result	(0x3ddf5f02 0.109068) is 11_1101_1101_1111_0101_1111_0000_0010
752: SAME

*********************** 0.000000 + 103859.796875 END*********************
Input:Alpha		(0x1b34d3dd 0.000000) is 1_1011_0011_0100_1101_0011_1101_1101
Input:Bravo		(0x47cad9e6 103859.796875) is 100_0111_1100_1010_1101_1001_1110_0110
Result:Verilog	(0x47cad9e6 103859.796875) is 100_0111_1100_1010_1101_1001_1110_0110
Result:CPP_Sim	(0x47cad9e6 103859.796875) is 100_0111_1100_1010_1101_1001_1110_0110
Wanted_Result	(0x47cad9e6 103859.796875) is 100_0111_1100_1010_1101_1001_1110_0110
753: SAME

*********************** 0.000000 + 75887373383011765205510614155264.000000 END*********************
Input:Alpha		(0x21645511 0.000000) is 10_0001_0110_0100_0101_0101_0001_0001
Input:Bravo		(0x746f7555 75887373383011765205510614155264.000000) is 111_0100_0110_1111_0111_0101_0101_0101
Result:Verilog	(0x746f7555 75887373383011765205510614155264.000000) is 111_0100_0110_1111_0111_0101_0101_0101
Result:CPP_Sim	(0x746f7555 75887373383011765205510614155264.000000) is 111_0100_0110_1111_0111_0101_0101_0101
Wanted_Result	(0x746f7555 75887373383011765205510614155264.000000) is 111_0100_0110_1111_0111_0101_0101_0101
754: SAME

*********************** 0.000000 + 5723649065632137216.000000 END*********************
Input:Alpha		(0x0a274180 0.000000) is _1010_0010_0111_0100_0001_1000_0000
Input:Bravo		(0x5e9edcf9 5723649065632137216.000000) is 101_1110_1001_1110_1101_1100_1111_1001
Result:Verilog	(0x5e9edcf9 5723649065632137216.000000) is 101_1110_1001_1110_1101_1100_1111_1001
Result:CPP_Sim	(0x5e9edcf9 5723649065632137216.000000) is 101_1110_1001_1110_1101_1100_1111_1001
Wanted_Result	(0x5e9edcf9 5723649065632137216.000000) is 101_1110_1001_1110_1101_1100_1111_1001
755: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1d6aecf9 0.000000) is 1_1101_0110_1010_1110_1100_1111_1001
Input:Bravo		(0x056dc34a 0.000000) is 101_0110_1101_1100_0011_0100_1010
Result:Verilog	(0x1d6aecf9 0.000000) is 1_1101_0110_1010_1110_1100_1111_1001
Result:CPP_Sim	(0x1d6aecf9 0.000000) is 1_1101_0110_1010_1110_1100_1111_1001
Wanted_Result	(0x1d6aecf9 0.000000) is 1_1101_0110_1010_1110_1100_1111_1001
756: SAME

*********************** 4330508644191794564803067904.000000 + 3686910335805883890240294223872.000000 END*********************
Input:Alpha		(0x6d5fe1ce 4330508644191794564803067904.000000) is 110_1101_0101_1111_1110_0001_1100_1110
Input:Bravo		(0x723a2433 3686910335805883890240294223872.000000) is 111_0010_0011_1010_0010_0100_0011_0011
Result:Verilog	(0x723a5c2b 3691240708091743491944091746304.000000) is 111_0010_0011_1010_0101_1100_0010_1011
Result:CPP_Sim	(0x723a5c2b 3691240708091743491944091746304.000000) is 111_0010_0011_1010_0101_1100_0010_1011
Wanted_Result	(0x723a5c2b 3691240708091743491944091746304.000000) is 111_0010_0011_1010_0101_1100_0010_1011
757: SAME

*********************** 0.000000 + 0.027166 END*********************
Input:Alpha		(0x2d7733c7 0.000000) is 10_1101_0111_0111_0011_0011_1100_0111
Input:Bravo		(0x3cde8ad7 0.027166) is 11_1100_1101_1110_1000_1010_1101_0111
Result:Verilog	(0x3cde8ad7 0.027166) is 11_1100_1101_1110_1000_1010_1101_0111
Result:CPP_Sim	(0x3cde8ad7 0.027166) is 11_1100_1101_1110_1000_1010_1101_0111
Wanted_Result	(0x3cde8ad7 0.027166) is 11_1100_1101_1110_1000_1010_1101_0111
758: SAME

*********************** 8848559570944.000000 + 66378145889488207872.000000 END*********************
Input:Alpha		(0x5500c374 8848559570944.000000) is 101_0101_0000_0000_1100_0011_0111_0100
Input:Bravo		(0x60664ba3 66378145889488207872.000000) is 110_0000_0110_0110_0100_1011_1010_0011
Result:Verilog	(0x60664ba5 66378154685581230080.000000) is 110_0000_0110_0110_0100_1011_1010_0101
Result:CPP_Sim	(0x60664ba5 66378154685581230080.000000) is 110_0000_0110_0110_0100_1011_1010_0101
Wanted_Result	(0x60664ba5 66378154685581230080.000000) is 110_0000_0110_0110_0100_1011_1010_0101
759: SAME

*********************** 2924.137939 + 0.000000 END*********************
Input:Alpha		(0x4536c235 2924.137939) is 100_0101_0011_0110_1100_0010_0011_0101
Input:Bravo		(0x1cc4bb52 0.000000) is 1_1100_1100_0100_1011_1011_0101_0010
Result:Verilog	(0x4536c235 2924.137939) is 100_0101_0011_0110_1100_0010_0011_0101
Result:CPP_Sim	(0x4536c235 2924.137939) is 100_0101_0011_0110_1100_0010_0011_0101
Wanted_Result	(0x4536c235 2924.137939) is 100_0101_0011_0110_1100_0010_0011_0101
760: SAME

*********************** 0.000000 + 67426650627493911855104.000000 END*********************
Input:Alpha		(0x2a707321 0.000000) is 10_1010_0111_0000_0111_0011_0010_0001
Input:Bravo		(0x6564734c 67426650627493911855104.000000) is 110_0101_0110_0100_0111_0011_0100_1100
Result:Verilog	(0x6564734c 67426650627493911855104.000000) is 110_0101_0110_0100_0111_0011_0100_1100
Result:CPP_Sim	(0x6564734c 67426650627493911855104.000000) is 110_0101_0110_0100_0111_0011_0100_1100
Wanted_Result	(0x6564734c 67426650627493911855104.000000) is 110_0101_0110_0100_0111_0011_0100_1100
761: SAME

*********************** 15.428793 + 0.000000 END*********************
Input:Alpha		(0x4176dc56 15.428793) is 100_0001_0111_0110_1101_1100_0101_0110
Input:Bravo		(0x07446db3 0.000000) is 111_0100_0100_0110_1101_1011_0011
Result:Verilog	(0x4176dc56 15.428793) is 100_0001_0111_0110_1101_1100_0101_0110
Result:CPP_Sim	(0x4176dc56 15.428793) is 100_0001_0111_0110_1101_1100_0101_0110
Wanted_Result	(0x4176dc56 15.428793) is 100_0001_0111_0110_1101_1100_0101_0110
762: SAME

*********************** 0.000000 + 4262528384592630948167527389611425792.000000 END*********************
Input:Alpha		(0x3086bb12 0.000000) is 11_0000_1000_0110_1011_1011_0001_0010
Input:Bravo		(0x7c4d3bb8 4262528384592630948167527389611425792.000000) is 111_1100_0100_1101_0011_1011_1011_1000
Result:Verilog	(0x7c4d3bb8 4262528384592630948167527389611425792.000000) is 111_1100_0100_1101_0011_1011_1011_1000
Result:CPP_Sim	(0x7c4d3bb8 4262528384592630948167527389611425792.000000) is 111_1100_0100_1101_0011_1011_1011_1000
Wanted_Result	(0x7c4d3bb8 4262528384592630948167527389611425792.000000) is 111_1100_0100_1101_0011_1011_1011_1000
763: SAME

*********************** 3368502048063488.000000 + 0.000000 END*********************
Input:Alpha		(0x593f7a28 3368502048063488.000000) is 101_1001_0011_1111_0111_1010_0010_1000
Input:Bravo		(0x1a7526c4 0.000000) is 1_1010_0111_0101_0010_0110_1100_0100
Result:Verilog	(0x593f7a28 3368502048063488.000000) is 101_1001_0011_1111_0111_1010_0010_1000
Result:CPP_Sim	(0x593f7a28 3368502048063488.000000) is 101_1001_0011_1111_0111_1010_0010_1000
Wanted_Result	(0x593f7a28 3368502048063488.000000) is 101_1001_0011_1111_0111_1010_0010_1000
764: SAME

*********************** 0.000000 + 0.019690 END*********************
Input:Alpha		(0x1e94b6e1 0.000000) is 1_1110_1001_0100_1011_0110_1110_0001
Input:Bravo		(0x3ca14c13 0.019690) is 11_1100_1010_0001_0100_1100_0001_0011
Result:Verilog	(0x3ca14c13 0.019690) is 11_1100_1010_0001_0100_1100_0001_0011
Result:CPP_Sim	(0x3ca14c13 0.019690) is 11_1100_1010_0001_0100_1100_0001_0011
Wanted_Result	(0x3ca14c13 0.019690) is 11_1100_1010_0001_0100_1100_0001_0011
765: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x012b99f5 0.000000) is 1_0010_1011_1001_1001_1111_0101
Input:Bravo		(0x0f89fb77 0.000000) is _1111_1000_1001_1111_1011_0111_0111
Result:Verilog	(0x0f89fb77 0.000000) is _1111_1000_1001_1111_1011_0111_0111
Result:CPP_Sim	(0x0f89fb77 0.000000) is _1111_1000_1001_1111_1011_0111_0111
Wanted_Result	(0x0f89fb77 0.000000) is _1111_1000_1001_1111_1011_0111_0111
766: SAME

*********************** 0.000000 + 0.542861 END*********************
Input:Alpha		(0x0e160ede 0.000000) is _1110_0001_0110_0000_1110_1101_1110
Input:Bravo		(0x3f0af8f7 0.542861) is 11_1111_0000_1010_1111_1000_1111_0111
Result:Verilog	(0x3f0af8f7 0.542861) is 11_1111_0000_1010_1111_1000_1111_0111
Result:CPP_Sim	(0x3f0af8f7 0.542861) is 11_1111_0000_1010_1111_1000_1111_0111
Wanted_Result	(0x3f0af8f7 0.542861) is 11_1111_0000_1010_1111_1000_1111_0111
767: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x33872778 0.000000) is 11_0011_1000_0111_0010_0111_0111_1000
Input:Bravo		(0x294ae2bb 0.000000) is 10_1001_0100_1010_1110_0010_1011_1011
Result:Verilog	(0x3387277e 0.000000) is 11_0011_1000_0111_0010_0111_0111_1110
Result:CPP_Sim	(0x3387277e 0.000000) is 11_0011_1000_0111_0010_0111_0111_1110
Wanted_Result	(0x3387277e 0.000000) is 11_0011_1000_0111_0010_0111_0111_1110
768: SAME

*********************** 0.000000 + 8091253866496.000000 END*********************
Input:Alpha		(0x06d5d2dd 0.000000) is 110_1101_0101_1101_0010_1101_1101
Input:Bravo		(0x54eb7c8a 8091253866496.000000) is 101_0100_1110_1011_0111_1100_1000_1010
Result:Verilog	(0x54eb7c8a 8091253866496.000000) is 101_0100_1110_1011_0111_1100_1000_1010
Result:CPP_Sim	(0x54eb7c8a 8091253866496.000000) is 101_0100_1110_1011_0111_1100_1000_1010
Wanted_Result	(0x54eb7c8a 8091253866496.000000) is 101_0100_1110_1011_0111_1100_1000_1010
769: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1dba5810 0.000000) is 1_1101_1011_1010_0101_1000_0001_0000
Input:Bravo		(0x10fd145e 0.000000) is 1_0000_1111_1101_0001_0100_0101_1110
Result:Verilog	(0x1dba5810 0.000000) is 1_1101_1011_1010_0101_1000_0001_0000
Result:CPP_Sim	(0x1dba5810 0.000000) is 1_1101_1011_1010_0101_1000_0001_0000
Wanted_Result	(0x1dba5810 0.000000) is 1_1101_1011_1010_0101_1000_0001_0000
770: SAME

*********************** 0.000000 + 0.002522 END*********************
Input:Alpha		(0x338a5983 0.000000) is 11_0011_1000_1010_0101_1001_1000_0011
Input:Bravo		(0x3b254509 0.002522) is 11_1011_0010_0101_0100_0101_0000_1001
Result:Verilog	(0x3b25461d 0.002522) is 11_1011_0010_0101_0100_0110_0001_1101
Result:CPP_Sim	(0x3b25461e 0.002522) is 11_1011_0010_0101_0100_0110_0001_1110
Wanted_Result	(0x3b25461e 0.002522) is 11_1011_0010_0101_0100_0110_0001_1110
771: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x166ad7a8 0.000000) is 1_0110_0110_1010_1101_0111_1010_1000
Input:Bravo		(0x20ea3b51 0.000000) is 10_0000_1110_1010_0011_1011_0101_0001
Result:Verilog	(0x20ea3b58 0.000000) is 10_0000_1110_1010_0011_1011_0101_1000
Result:CPP_Sim	(0x20ea3b58 0.000000) is 10_0000_1110_1010_0011_1011_0101_1000
Wanted_Result	(0x20ea3b58 0.000000) is 10_0000_1110_1010_0011_1011_0101_1000
772: SAME

*********************** 0.000000 + 452.089325 END*********************
Input:Alpha		(0x2d5f693d 0.000000) is 10_1101_0101_1111_0110_1001_0011_1101
Input:Bravo		(0x43e20b6f 452.089325) is 100_0011_1110_0010_0000_1011_0110_1111
Result:Verilog	(0x43e20b6f 452.089325) is 100_0011_1110_0010_0000_1011_0110_1111
Result:CPP_Sim	(0x43e20b6f 452.089325) is 100_0011_1110_0010_0000_1011_0110_1111
Wanted_Result	(0x43e20b6f 452.089325) is 100_0011_1110_0010_0000_1011_0110_1111
773: SAME

*********************** 1808411991618879488.000000 + 0.000000 END*********************
Input:Alpha		(0x5dc8c629 1808411991618879488.000000) is 101_1101_1100_1000_1100_0110_0010_1001
Input:Bravo		(0x02602cb1 0.000000) is 10_0110_0000_0010_1100_1011_0001
Result:Verilog	(0x5dc8c629 1808411991618879488.000000) is 101_1101_1100_1000_1100_0110_0010_1001
Result:CPP_Sim	(0x5dc8c629 1808411991618879488.000000) is 101_1101_1100_1000_1100_0110_0010_1001
Wanted_Result	(0x5dc8c629 1808411991618879488.000000) is 101_1101_1100_1000_1100_0110_0010_1001
774: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x24485712 0.000000) is 10_0100_0100_1000_0101_0111_0001_0010
Input:Bravo		(0x22ff885e 0.000000) is 10_0010_1111_1111_1000_1000_0101_1110
Result:Verilog	(0x2468481d 0.000000) is 10_0100_0110_1000_0100_1000_0001_1101
Result:CPP_Sim	(0x2468481e 0.000000) is 10_0100_0110_1000_0100_1000_0001_1110
Wanted_Result	(0x2468481e 0.000000) is 10_0100_0110_1000_0100_1000_0001_1110
775: ERROR

*********************** 0.000000 + 1550129536.000000 END*********************
Input:Alpha		(0x1f24e803 0.000000) is 1_1111_0010_0100_1110_1000_0000_0011
Input:Bravo		(0x4eb8ca33 1550129536.000000) is 100_1110_1011_1000_1100_1010_0011_0011
Result:Verilog	(0x4eb8ca33 1550129536.000000) is 100_1110_1011_1000_1100_1010_0011_0011
Result:CPP_Sim	(0x4eb8ca33 1550129536.000000) is 100_1110_1011_1000_1100_1010_0011_0011
Wanted_Result	(0x4eb8ca33 1550129536.000000) is 100_1110_1011_1000_1100_1010_0011_0011
776: SAME

*********************** 0.000000 + 89793552222791925760.000000 END*********************
Input:Alpha		(0x0863fbab 0.000000) is _1000_0110_0011_1111_1011_1010_1011
Input:Bravo		(0x609bc459 89793552222791925760.000000) is 110_0000_1001_1011_1100_0100_0101_1001
Result:Verilog	(0x609bc459 89793552222791925760.000000) is 110_0000_1001_1011_1100_0100_0101_1001
Result:CPP_Sim	(0x609bc459 89793552222791925760.000000) is 110_0000_1001_1011_1100_0100_0101_1001
Wanted_Result	(0x609bc459 89793552222791925760.000000) is 110_0000_1001_1011_1100_0100_0101_1001
777: SAME

*********************** 34802065473536.000000 + 0.000112 END*********************
Input:Alpha		(0x55fd37e6 34802065473536.000000) is 101_0101_1111_1101_0011_0111_1110_0110
Input:Bravo		(0x38eab6bd 0.000112) is 11_1000_1110_1010_1011_0110_1011_1101
Result:Verilog	(0x55fd37e6 34802065473536.000000) is 101_0101_1111_1101_0011_0111_1110_0110
Result:CPP_Sim	(0x55fd37e6 34802065473536.000000) is 101_0101_1111_1101_0011_0111_1110_0110
Wanted_Result	(0x55fd37e6 34802065473536.000000) is 101_0101_1111_1101_0011_0111_1110_0110
778: SAME

*********************** 524669940704215040.000000 + 0.000000 END*********************
Input:Alpha		(0x5ce90011 524669940704215040.000000) is 101_1100_1110_1001_0000_0000_0001_0001
Input:Bravo		(0x2f3cb20f 0.000000) is 10_1111_0011_1100_1011_0010_0000_1111
Result:Verilog	(0x5ce90011 524669940704215040.000000) is 101_1100_1110_1001_0000_0000_0001_0001
Result:CPP_Sim	(0x5ce90011 524669940704215040.000000) is 101_1100_1110_1001_0000_0000_0001_0001
Wanted_Result	(0x5ce90011 524669940704215040.000000) is 101_1100_1110_1001_0000_0000_0001_0001
779: SAME

*********************** 961493925888.000000 + 1317361676972504446005071608662720512.000000 END*********************
Input:Alpha		(0x535fdd81 961493925888.000000) is 101_0011_0101_1111_1101_1101_1000_0001
Input:Bravo		(0x7b7db6f2 1317361676972504446005071608662720512.000000) is 111_1011_0111_1101_1011_0110_1111_0010
Result:Verilog	(0x7b7db6f2 1317361676972504446005071608662720512.000000) is 111_1011_0111_1101_1011_0110_1111_0010
Result:CPP_Sim	(0x7b7db6f2 1317361676972504446005071608662720512.000000) is 111_1011_0111_1101_1011_0110_1111_0010
Wanted_Result	(0x7b7db6f2 1317361676972504446005071608662720512.000000) is 111_1011_0111_1101_1011_0110_1111_0010
780: SAME

*********************** 536745428821560887238197248.000000 + 4792037933056.000000 END*********************
Input:Alpha		(0x6bddfe22 536745428821560887238197248.000000) is 110_1011_1101_1101_1111_1110_0010_0010
Input:Bravo		(0x548b7777 4792037933056.000000) is 101_0100_1000_1011_0111_0111_0111_0111
Result:Verilog	(0x6bddfe22 536745428821560887238197248.000000) is 110_1011_1101_1101_1111_1110_0010_0010
Result:CPP_Sim	(0x6bddfe22 536745428821560887238197248.000000) is 110_1011_1101_1101_1111_1110_0010_0010
Wanted_Result	(0x6bddfe22 536745428821560887238197248.000000) is 110_1011_1101_1101_1111_1110_0010_0010
781: SAME

*********************** 0.000000 + 158398013100918176634619052324552704.000000 END*********************
Input:Alpha		(0x0b07b269 0.000000) is _1011_0000_0111_1011_0010_0110_1001
Input:Bravo		(0x79f40d00 158398013100918176634619052324552704.000000) is 111_1001_1111_0100_0000_1101_0000_0000
Result:Verilog	(0x79f40d00 158398013100918176634619052324552704.000000) is 111_1001_1111_0100_0000_1101_0000_0000
Result:CPP_Sim	(0x79f40d00 158398013100918176634619052324552704.000000) is 111_1001_1111_0100_0000_1101_0000_0000
Wanted_Result	(0x79f40d00 158398013100918176634619052324552704.000000) is 111_1001_1111_0100_0000_1101_0000_0000
782: SAME

*********************** 0.000000 + 0.279006 END*********************
Input:Alpha		(0x1396706e 0.000000) is 1_0011_1001_0110_0111_0000_0110_1110
Input:Bravo		(0x3e8ed9e2 0.279006) is 11_1110_1000_1110_1101_1001_1110_0010
Result:Verilog	(0x3e8ed9e2 0.279006) is 11_1110_1000_1110_1101_1001_1110_0010
Result:CPP_Sim	(0x3e8ed9e2 0.279006) is 11_1110_1000_1110_1101_1001_1110_0010
Wanted_Result	(0x3e8ed9e2 0.279006) is 11_1110_1000_1110_1101_1001_1110_0010
783: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x233eefbb 0.000000) is 10_0011_0011_1110_1110_1111_1011_1011
Input:Bravo		(0x1a6c434c 0.000000) is 1_1010_0110_1100_0100_0011_0100_1100
Result:Verilog	(0x233eeff6 0.000000) is 10_0011_0011_1110_1110_1111_1111_0110
Result:CPP_Sim	(0x233eeff6 0.000000) is 10_0011_0011_1110_1110_1111_1111_0110
Wanted_Result	(0x233eeff6 0.000000) is 10_0011_0011_1110_1110_1111_1111_0110
784: SAME

*********************** 0.000000 + 7.790014 END*********************
Input:Alpha		(0x137a566c 0.000000) is 1_0011_0111_1010_0101_0110_0110_1100
Input:Bravo		(0x40f947cc 7.790014) is 100_0000_1111_1001_0100_0111_1100_1100
Result:Verilog	(0x40f947cc 7.790014) is 100_0000_1111_1001_0100_0111_1100_1100
Result:CPP_Sim	(0x40f947cc 7.790014) is 100_0000_1111_1001_0100_0111_1100_1100
Wanted_Result	(0x40f947cc 7.790014) is 100_0000_1111_1001_0100_0111_1100_1100
785: SAME

*********************** 0.000000 + 33967.933594 END*********************
Input:Alpha		(0x2b6957aa 0.000000) is 10_1011_0110_1001_0101_0111_1010_1010
Input:Bravo		(0x4704afef 33967.933594) is 100_0111_0000_0100_1010_1111_1110_1111
Result:Verilog	(0x4704afef 33967.933594) is 100_0111_0000_0100_1010_1111_1110_1111
Result:CPP_Sim	(0x4704afef 33967.933594) is 100_0111_0000_0100_1010_1111_1110_1111
Wanted_Result	(0x4704afef 33967.933594) is 100_0111_0000_0100_1010_1111_1110_1111
786: SAME

*********************** 3292957266366518149884313840232955904.000000 + 26.523106 END*********************
Input:Alpha		(0x7c1e8cd5 3292957266366518149884313840232955904.000000) is 111_1100_0001_1110_1000_1100_1101_0101
Input:Bravo		(0x41d42f52 26.523106) is 100_0001_1101_0100_0010_1111_0101_0010
Result:Verilog	(0x7c1e8cd5 3292957266366518149884313840232955904.000000) is 111_1100_0001_1110_1000_1100_1101_0101
Result:CPP_Sim	(0x7c1e8cd5 3292957266366518149884313840232955904.000000) is 111_1100_0001_1110_1000_1100_1101_0101
Wanted_Result	(0x7c1e8cd5 3292957266366518149884313840232955904.000000) is 111_1100_0001_1110_1000_1100_1101_0101
787: SAME

*********************** 2256525638932631465754624.000000 + 0.000000 END*********************
Input:Alpha		(0x67eeeb40 2256525638932631465754624.000000) is 110_0111_1110_1110_1110_1011_0100_0000
Input:Bravo		(0x297df612 0.000000) is 10_1001_0111_1101_1111_0110_0001_0010
Result:Verilog	(0x67eeeb40 2256525638932631465754624.000000) is 110_0111_1110_1110_1110_1011_0100_0000
Result:CPP_Sim	(0x67eeeb40 2256525638932631465754624.000000) is 110_0111_1110_1110_1110_1011_0100_0000
Wanted_Result	(0x67eeeb40 2256525638932631465754624.000000) is 110_0111_1110_1110_1110_1011_0100_0000
788: SAME

*********************** 0.000000 + 5878.176270 END*********************
Input:Alpha		(0x05b63ac2 0.000000) is 101_1011_0110_0011_1010_1100_0010
Input:Bravo		(0x45b7b169 5878.176270) is 100_0101_1011_0111_1011_0001_0110_1001
Result:Verilog	(0x45b7b169 5878.176270) is 100_0101_1011_0111_1011_0001_0110_1001
Result:CPP_Sim	(0x45b7b169 5878.176270) is 100_0101_1011_0111_1011_0001_0110_1001
Wanted_Result	(0x45b7b169 5878.176270) is 100_0101_1011_0111_1011_0001_0110_1001
789: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2bde22c3 0.000000) is 10_1011_1101_1110_0010_0010_1100_0011
Input:Bravo		(0x29fe91d4 0.000000) is 10_1001_1111_1110_1001_0001_1101_0100
Result:Verilog	(0x2bee0be0 0.000000) is 10_1011_1110_1110_0000_1011_1110_0000
Result:CPP_Sim	(0x2bee0be0 0.000000) is 10_1011_1110_1110_0000_1011_1110_0000
Wanted_Result	(0x2bee0be0 0.000000) is 10_1011_1110_1110_0000_1011_1110_0000
790: SAME

*********************** 6922071538369232833085440.000000 + 8587974.000000 END*********************
Input:Alpha		(0x68b739c8 6922071538369232833085440.000000) is 110_1000_1011_0111_0011_1001_1100_1000
Input:Bravo		(0x4b030ac6 8587974.000000) is 100_1011_0000_0011_0000_1010_1100_0110
Result:Verilog	(0x68b739c8 6922071538369232833085440.000000) is 110_1000_1011_0111_0011_1001_1100_1000
Result:CPP_Sim	(0x68b739c8 6922071538369232833085440.000000) is 110_1000_1011_0111_0011_1001_1100_1000
Wanted_Result	(0x68b739c8 6922071538369232833085440.000000) is 110_1000_1011_0111_0011_1001_1100_1000
791: SAME

*********************** 29751779394397172619212022616162304.000000 + 768556682606297456124801056768.000000 END*********************
Input:Alpha		(0x78b75c08 29751779394397172619212022616162304.000000) is 111_1000_1011_0111_0101_1100_0000_1000
Input:Bravo		(0x711b3573 768556682606297456124801056768.000000) is 111_0001_0001_1011_0011_0101_0111_0011
Result:Verilog	(0x78b75d3e 29752546917221529554982460073181184.000000) is 111_1000_1011_0111_0101_1101_0011_1110
Result:CPP_Sim	(0x78b75d3e 29752546917221529554982460073181184.000000) is 111_1000_1011_0111_0101_1101_0011_1110
Wanted_Result	(0x78b75d3e 29752546917221529554982460073181184.000000) is 111_1000_1011_0111_0101_1101_0011_1110
792: SAME

*********************** 0.000000 + 1514796800.000000 END*********************
Input:Alpha		(0x2b9ecf1f 0.000000) is 10_1011_1001_1110_1100_1111_0001_1111
Input:Bravo		(0x4eb493ee 1514796800.000000) is 100_1110_1011_0100_1001_0011_1110_1110
Result:Verilog	(0x4eb493ee 1514796800.000000) is 100_1110_1011_0100_1001_0011_1110_1110
Result:CPP_Sim	(0x4eb493ee 1514796800.000000) is 100_1110_1011_0100_1001_0011_1110_1110
Wanted_Result	(0x4eb493ee 1514796800.000000) is 100_1110_1011_0100_1001_0011_1110_1110
793: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2a05ec30 0.000000) is 10_1010_0000_0101_1110_1100_0011_0000
Input:Bravo		(0x0887cf31 0.000000) is _1000_1000_0111_1100_1111_0011_0001
Result:Verilog	(0x2a05ec30 0.000000) is 10_1010_0000_0101_1110_1100_0011_0000
Result:CPP_Sim	(0x2a05ec30 0.000000) is 10_1010_0000_0101_1110_1100_0011_0000
Wanted_Result	(0x2a05ec30 0.000000) is 10_1010_0000_0101_1110_1100_0011_0000
794: SAME

*********************** 40088418364629169043600420553606823936.000000 + 19090029560763792827852619323568816128.000000 END*********************
Input:Alpha		(0x7df145fd 40088418364629169043600420553606823936.000000) is 111_1101_1111_0001_0100_0101_1111_1101
Input:Bravo		(0x7d65c9b2 19090029560763792827852619323568816128.000000) is 111_1101_0110_0101_1100_1001_1011_0010
Result:Verilog	(0x7e32156b 59178447925392961871453039877175640064.000000) is 111_1110_0011_0010_0001_0101_0110_1011
Result:CPP_Sim	(0x7e32156b 59178447925392961871453039877175640064.000000) is 111_1110_0011_0010_0001_0101_0110_1011
Wanted_Result	(0x7e32156b 59178447925392961871453039877175640064.000000) is 111_1110_0011_0010_0001_0101_0110_1011
795: SAME

*********************** 0.000000 + 31321169484609216718045184.000000 END*********************
Input:Alpha		(0x04058623 0.000000) is 100_0000_0101_1000_0110_0010_0011
Input:Bravo		(0x69cf4420 31321169484609216718045184.000000) is 110_1001_1100_1111_0100_0100_0010_0000
Result:Verilog	(0x69cf4420 31321169484609216718045184.000000) is 110_1001_1100_1111_0100_0100_0010_0000
Result:CPP_Sim	(0x69cf4420 31321169484609216718045184.000000) is 110_1001_1100_1111_0100_0100_0010_0000
Wanted_Result	(0x69cf4420 31321169484609216718045184.000000) is 110_1001_1100_1111_0100_0100_0010_0000
796: SAME

*********************** 129522540544.000000 + 0.000000 END*********************
Input:Alpha		(0x51f14129 129522540544.000000) is 101_0001_1111_0001_0100_0001_0010_1001
Input:Bravo		(0x0f0d388d 0.000000) is _1111_0000_1101_0011_1000_1000_1101
Result:Verilog	(0x51f14129 129522540544.000000) is 101_0001_1111_0001_0100_0001_0010_1001
Result:CPP_Sim	(0x51f14129 129522540544.000000) is 101_0001_1111_0001_0100_0001_0010_1001
Wanted_Result	(0x51f14129 129522540544.000000) is 101_0001_1111_0001_0100_0001_0010_1001
797: SAME

*********************** 7205921533379378937856.000000 + 80099428698143552700416.000000 END*********************
Input:Alpha		(0x63c35120 7205921533379378937856.000000) is 110_0011_1100_0011_0101_0001_0010_0000
Input:Bravo		(0x6587b197 80099428698143552700416.000000) is 110_0101_1000_0111_1011_0001_1001_0111
Result:Verilog	(0x6593e6a9 87305350231522931638272.000000) is 110_0101_1001_0011_1110_0110_1010_1001
Result:CPP_Sim	(0x6593e6a9 87305350231522931638272.000000) is 110_0101_1001_0011_1110_0110_1010_1001
Wanted_Result	(0x6593e6a9 87305350231522931638272.000000) is 110_0101_1001_0011_1110_0110_1010_1001
798: SAME

*********************** 327306720.000000 + 0.000000 END*********************
Input:Alpha		(0x4d9c126f 327306720.000000) is 100_1101_1001_1100_0001_0010_0110_1111
Input:Bravo		(0x070240dc 0.000000) is 111_0000_0010_0100_0000_1101_1100
Result:Verilog	(0x4d9c126f 327306720.000000) is 100_1101_1001_1100_0001_0010_0110_1111
Result:CPP_Sim	(0x4d9c126f 327306720.000000) is 100_1101_1001_1100_0001_0010_0110_1111
Wanted_Result	(0x4d9c126f 327306720.000000) is 100_1101_1001_1100_0001_0010_0110_1111
799: SAME

*********************** nan + 173410452741017305088.000000 END*********************
Input:Alpha		(0x7ff3f4e3 nan) is 111_1111_1111_0011_1111_0100_1110_0011
Input:Bravo		(0x611668db 173410452741017305088.000000) is 110_0001_0001_0110_0110_1000_1101_1011
Result:Verilog	(0x7ff3f4e3 nan) is 111_1111_1111_0011_1111_0100_1110_0011
Result:CPP_Sim	(0x7ff3f4e3 nan) is 111_1111_1111_0011_1111_0100_1110_0011
Wanted_Result	(0x7ff3f4e3 nan) is 111_1111_1111_0011_1111_0100_1110_0011
800: SAME

*********************** 128785.312500 + 0.000000 END*********************
Input:Alpha		(0x47fb88a8 128785.312500) is 100_0111_1111_1011_1000_1000_1010_1000
Input:Bravo		(0x2b5d4c8d 0.000000) is 10_1011_0101_1101_0100_1100_1000_1101
Result:Verilog	(0x47fb88a8 128785.312500) is 100_0111_1111_1011_1000_1000_1010_1000
Result:CPP_Sim	(0x47fb88a8 128785.312500) is 100_0111_1111_1011_1000_1000_1010_1000
Wanted_Result	(0x47fb88a8 128785.312500) is 100_0111_1111_1011_1000_1000_1010_1000
801: SAME

*********************** 0.000000 + 616.335754 END*********************
Input:Alpha		(0x281b18ca 0.000000) is 10_1000_0001_1011_0001_1000_1100_1010
Input:Bravo		(0x441a157d 616.335754) is 100_0100_0001_1010_0001_0101_0111_1101
Result:Verilog	(0x441a157d 616.335754) is 100_0100_0001_1010_0001_0101_0111_1101
Result:CPP_Sim	(0x441a157d 616.335754) is 100_0100_0001_1010_0001_0101_0111_1101
Wanted_Result	(0x441a157d 616.335754) is 100_0100_0001_1010_0001_0101_0111_1101
802: SAME

*********************** 3433037651517677459581435904.000000 + 0.000000 END*********************
Input:Alpha		(0x6d317be0 3433037651517677459581435904.000000) is 110_1101_0011_0001_0111_1011_1110_0000
Input:Bravo		(0x100a040a 0.000000) is 1_0000_0000_1010_0000_0100_0000_1010
Result:Verilog	(0x6d317be0 3433037651517677459581435904.000000) is 110_1101_0011_0001_0111_1011_1110_0000
Result:CPP_Sim	(0x6d317be0 3433037651517677459581435904.000000) is 110_1101_0011_0001_0111_1011_1110_0000
Wanted_Result	(0x6d317be0 3433037651517677459581435904.000000) is 110_1101_0011_0001_0111_1011_1110_0000
803: SAME

*********************** 5881962462204218074499907584.000000 + 9179113829282662178271432540160.000000 END*********************
Input:Alpha		(0x6d980b90 5881962462204218074499907584.000000) is 110_1101_1001_1000_0000_1011_1001_0000
Input:Bravo		(0x72e7b6a2 9179113829282662178271432540160.000000) is 111_0010_1110_0111_1011_0110_1010_0010
Result:Verilog	(0x72e7dca4 9184995253395087349206378086400.000000) is 111_0010_1110_0111_1101_1100_1010_0100
Result:CPP_Sim	(0x72e7dca5 9184995857857997156520965439488.000000) is 111_0010_1110_0111_1101_1100_1010_0101
Wanted_Result	(0x72e7dca5 9184995857857997156520965439488.000000) is 111_0010_1110_0111_1101_1100_1010_0101
804: ERROR

*********************** 26623134924800.000000 + 0.000000 END*********************
Input:Alpha		(0x55c1b574 26623134924800.000000) is 101_0101_1100_0001_1011_0101_0111_0100
Input:Bravo		(0x19762e53 0.000000) is 1_1001_0111_0110_0010_1110_0101_0011
Result:Verilog	(0x55c1b574 26623134924800.000000) is 101_0101_1100_0001_1011_0101_0111_0100
Result:CPP_Sim	(0x55c1b574 26623134924800.000000) is 101_0101_1100_0001_1011_0101_0111_0100
Wanted_Result	(0x55c1b574 26623134924800.000000) is 101_0101_1100_0001_1011_0101_0111_0100
805: SAME

*********************** 0.000000 + 0.243100 END*********************
Input:Alpha		(0x1ce64876 0.000000) is 1_1100_1110_0110_0100_1000_0111_0110
Input:Bravo		(0x3e78ef3c 0.243100) is 11_1110_0111_1000_1110_1111_0011_1100
Result:Verilog	(0x3e78ef3c 0.243100) is 11_1110_0111_1000_1110_1111_0011_1100
Result:CPP_Sim	(0x3e78ef3c 0.243100) is 11_1110_0111_1000_1110_1111_0011_1100
Wanted_Result	(0x3e78ef3c 0.243100) is 11_1110_0111_1000_1110_1111_0011_1100
806: SAME

*********************** 18389415502252938887168.000000 + 0.000000 END*********************
Input:Alpha		(0x6479391a 18389415502252938887168.000000) is 110_0100_0111_1001_0011_1001_0001_1010
Input:Bravo		(0x159da47e 0.000000) is 1_0101_1001_1101_1010_0100_0111_1110
Result:Verilog	(0x6479391a 18389415502252938887168.000000) is 110_0100_0111_1001_0011_1001_0001_1010
Result:CPP_Sim	(0x6479391a 18389415502252938887168.000000) is 110_0100_0111_1001_0011_1001_0001_1010
Wanted_Result	(0x6479391a 18389415502252938887168.000000) is 110_0100_0111_1001_0011_1001_0001_1010
807: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2f9424af 0.000000) is 10_1111_1001_0100_0010_0100_1010_1111
Input:Bravo		(0x10180839 0.000000) is 1_0000_0001_1000_0000_1000_0011_1001
Result:Verilog	(0x2f9424af 0.000000) is 10_1111_1001_0100_0010_0100_1010_1111
Result:CPP_Sim	(0x2f9424af 0.000000) is 10_1111_1001_0100_0010_0100_1010_1111
Wanted_Result	(0x2f9424af 0.000000) is 10_1111_1001_0100_0010_0100_1010_1111
808: SAME

*********************** 15511528646070365061120.000000 + 5420712047149056.000000 END*********************
Input:Alpha		(0x6452386d 15511528646070365061120.000000) is 110_0100_0101_0010_0011_1000_0110_1101
Input:Bravo		(0x599a10df 5420712047149056.000000) is 101_1001_1001_1010_0001_0000_1101_1111
Result:Verilog	(0x64523871 15511533149669992431616.000000) is 110_0100_0101_0010_0011_1000_0111_0001
Result:CPP_Sim	(0x64523872 15511534275569899274240.000000) is 110_0100_0101_0010_0011_1000_0111_0010
Wanted_Result	(0x64523872 15511534275569899274240.000000) is 110_0100_0101_0010_0011_1000_0111_0010
809: ERROR

*********************** 0.000000 + 901556046892418203648.000000 END*********************
Input:Alpha		(0x189fd76a 0.000000) is 1_1000_1001_1111_1101_0111_0110_1010
Input:Bravo		(0x62437e6a 901556046892418203648.000000) is 110_0010_0100_0011_0111_1110_0110_1010
Result:Verilog	(0x62437e6a 901556046892418203648.000000) is 110_0010_0100_0011_0111_1110_0110_1010
Result:CPP_Sim	(0x62437e6a 901556046892418203648.000000) is 110_0010_0100_0011_0111_1110_0110_1010
Wanted_Result	(0x62437e6a 901556046892418203648.000000) is 110_0010_0100_0011_0111_1110_0110_1010
810: SAME

*********************** 140657100324864.000000 + 0.000000 END*********************
Input:Alpha		(0x56ffda91 140657100324864.000000) is 101_0110_1111_1111_1101_1010_1001_0001
Input:Bravo		(0x1ca55d8e 0.000000) is 1_1100_1010_0101_0101_1101_1000_1110
Result:Verilog	(0x56ffda91 140657100324864.000000) is 101_0110_1111_1111_1101_1010_1001_0001
Result:CPP_Sim	(0x56ffda91 140657100324864.000000) is 101_0110_1111_1111_1101_1010_1001_0001
Wanted_Result	(0x56ffda91 140657100324864.000000) is 101_0110_1111_1111_1101_1010_1001_0001
811: SAME

*********************** 38472232.000000 + 0.000000 END*********************
Input:Alpha		(0x4c12c28a 38472232.000000) is 100_1100_0001_0010_1100_0010_1000_1010
Input:Bravo		(0x28f11bba 0.000000) is 10_1000_1111_0001_0001_1011_1011_1010
Result:Verilog	(0x4c12c28a 38472232.000000) is 100_1100_0001_0010_1100_0010_1000_1010
Result:CPP_Sim	(0x4c12c28a 38472232.000000) is 100_1100_0001_0010_1100_0010_1000_1010
Wanted_Result	(0x4c12c28a 38472232.000000) is 100_1100_0001_0010_1100_0010_1000_1010
812: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2bb2961b 0.000000) is 10_1011_1011_0010_1001_0110_0001_1011
Input:Bravo		(0x2fd613ab 0.000000) is 10_1111_1101_0110_0001_0011_1010_1011
Result:Verilog	(0x2fd6c641 0.000000) is 10_1111_1101_0110_1100_0110_0100_0001
Result:CPP_Sim	(0x2fd6c641 0.000000) is 10_1111_1101_0110_1100_0110_0100_0001
Wanted_Result	(0x2fd6c641 0.000000) is 10_1111_1101_0110_1100_0110_0100_0001
813: SAME

*********************** 0.000000 + 67064470697375933786693330693783552.000000 END*********************
Input:Alpha		(0x0e78cd52 0.000000) is _1110_0111_1000_1100_1101_0101_0010
Input:Bravo		(0x794ea88a 67064470697375933786693330693783552.000000) is 111_1001_0100_1110_1010_1000_1000_1010
Result:Verilog	(0x794ea88a 67064470697375933786693330693783552.000000) is 111_1001_0100_1110_1010_1000_1000_1010
Result:CPP_Sim	(0x794ea88a 67064470697375933786693330693783552.000000) is 111_1001_0100_1110_1010_1000_1000_1010
Wanted_Result	(0x794ea88a 67064470697375933786693330693783552.000000) is 111_1001_0100_1110_1010_1000_1000_1010
814: SAME

*********************** 0.000006 + 0.000000 END*********************
Input:Alpha		(0x36d85487 0.000006) is 11_0110_1101_1000_0101_0100_1000_0111
Input:Bravo		(0x0e6cc235 0.000000) is _1110_0110_1100_1100_0010_0011_0101
Result:Verilog	(0x36d85487 0.000006) is 11_0110_1101_1000_0101_0100_1000_0111
Result:CPP_Sim	(0x36d85487 0.000006) is 11_0110_1101_1000_0101_0100_1000_0111
Wanted_Result	(0x36d85487 0.000006) is 11_0110_1101_1000_0101_0100_1000_0111
815: SAME

*********************** 16119223789027328.000000 + 140807778994802408858559227464360394752.000000 END*********************
Input:Alpha		(0x5a651165 16119223789027328.000000) is 101_1010_0110_0101_0001_0001_0110_0101
Input:Bravo		(0x7ed3dd2f 140807778994802408858559227464360394752.000000) is 111_1110_1101_0011_1101_1101_0010_1111
Result:Verilog	(0x7ed3dd2f 140807778994802408858559227464360394752.000000) is 111_1110_1101_0011_1101_1101_0010_1111
Result:CPP_Sim	(0x7ed3dd2f 140807778994802408858559227464360394752.000000) is 111_1110_1101_0011_1101_1101_0010_1111
Wanted_Result	(0x7ed3dd2f 140807778994802408858559227464360394752.000000) is 111_1110_1101_0011_1101_1101_0010_1111
816: SAME

*********************** 0.000385 + 0.000000 END*********************
Input:Alpha		(0x39ca0ec3 0.000385) is 11_1001_1100_1010_0000_1110_1100_0011
Input:Bravo		(0x02802a2f 0.000000) is 10_1000_0000_0010_1010_0010_1111
Result:Verilog	(0x39ca0ec3 0.000385) is 11_1001_1100_1010_0000_1110_1100_0011
Result:CPP_Sim	(0x39ca0ec3 0.000385) is 11_1001_1100_1010_0000_1110_1100_0011
Wanted_Result	(0x39ca0ec3 0.000385) is 11_1001_1100_1010_0000_1110_1100_0011
817: SAME

*********************** 118.973969 + 0.000000 END*********************
Input:Alpha		(0x42edf2ac 118.973969) is 100_0010_1110_1101_1111_0010_1010_1100
Input:Bravo		(0x26fb8aa3 0.000000) is 10_0110_1111_1011_1000_1010_1010_0011
Result:Verilog	(0x42edf2ac 118.973969) is 100_0010_1110_1101_1111_0010_1010_1100
Result:CPP_Sim	(0x42edf2ac 118.973969) is 100_0010_1110_1101_1111_0010_1010_1100
Wanted_Result	(0x42edf2ac 118.973969) is 100_0010_1110_1101_1111_0010_1010_1100
818: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x128a2e39 0.000000) is 1_0010_1000_1010_0010_1110_0011_1001
Input:Bravo		(0x3085fe3c 0.000000) is 11_0000_1000_0101_1111_1110_0011_1100
Result:Verilog	(0x3085fe3c 0.000000) is 11_0000_1000_0101_1111_1110_0011_1100
Result:CPP_Sim	(0x3085fe3c 0.000000) is 11_0000_1000_0101_1111_1110_0011_1100
Wanted_Result	(0x3085fe3c 0.000000) is 11_0000_1000_0101_1111_1110_0011_1100
819: SAME

*********************** 0.000000 + 3851361091564154432520192.000000 END*********************
Input:Alpha		(0x19e34145 0.000000) is 1_1001_1110_0011_0100_0001_0100_0101
Input:Bravo		(0x684be3ad 3851361091564154432520192.000000) is 110_1000_0100_1011_1110_0011_1010_1101
Result:Verilog	(0x684be3ad 3851361091564154432520192.000000) is 110_1000_0100_1011_1110_0011_1010_1101
Result:CPP_Sim	(0x684be3ad 3851361091564154432520192.000000) is 110_1000_0100_1011_1110_0011_1010_1101
Wanted_Result	(0x684be3ad 3851361091564154432520192.000000) is 110_1000_0100_1011_1110_0011_1010_1101
820: SAME

*********************** 2065810.000000 + 0.000006 END*********************
Input:Alpha		(0x49fc2c90 2065810.000000) is 100_1001_1111_1100_0010_1100_1001_0000
Input:Bravo		(0x36c989bb 0.000006) is 11_0110_1100_1001_1000_1001_1011_1011
Result:Verilog	(0x49fc2c90 2065810.000000) is 100_1001_1111_1100_0010_1100_1001_0000
Result:CPP_Sim	(0x49fc2c90 2065810.000000) is 100_1001_1111_1100_0010_1100_1001_0000
Wanted_Result	(0x49fc2c90 2065810.000000) is 100_1001_1111_1100_0010_1100_1001_0000
821: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x26c4d2e9 0.000000) is 10_0110_1100_0100_1101_0010_1110_1001
Input:Bravo		(0x2e7565aa 0.000000) is 10_1110_0111_0101_0110_0101_1010_1010
Result:Verilog	(0x2e756733 0.000000) is 10_1110_0111_0101_0110_0111_0011_0011
Result:CPP_Sim	(0x2e756734 0.000000) is 10_1110_0111_0101_0110_0111_0011_0100
Wanted_Result	(0x2e756734 0.000000) is 10_1110_0111_0101_0110_0111_0011_0100
822: ERROR

*********************** 60602600.000000 + 59639479664640.000000 END*********************
Input:Alpha		(0x4c672e3a 60602600.000000) is 100_1100_0110_0111_0010_1110_0011_1010
Input:Bravo		(0x5658f798 59639479664640.000000) is 101_0110_0101_1000_1111_0111_1001_1000
Result:Verilog	(0x5658f7a6 59639538384896.000000) is 101_0110_0101_1000_1111_0111_1010_0110
Result:CPP_Sim	(0x5658f7a6 59639538384896.000000) is 101_0110_0101_1000_1111_0111_1010_0110
Wanted_Result	(0x5658f7a6 59639538384896.000000) is 101_0110_0101_1000_1111_0111_1010_0110
823: SAME

*********************** 0.276229 + 0.000000 END*********************
Input:Alpha		(0x3e8d6de3 0.276229) is 11_1110_1000_1101_0110_1101_1110_0011
Input:Bravo		(0x30b966a7 0.000000) is 11_0000_1011_1001_0110_0110_1010_0111
Result:Verilog	(0x3e8d6de3 0.276229) is 11_1110_1000_1101_0110_1101_1110_0011
Result:CPP_Sim	(0x3e8d6de3 0.276229) is 11_1110_1000_1101_0110_1101_1110_0011
Wanted_Result	(0x3e8d6de3 0.276229) is 11_1110_1000_1101_0110_1101_1110_0011
824: SAME

*********************** 0.000000 + 190513172971520.000000 END*********************
Input:Alpha		(0x2ff30878 0.000000) is 10_1111_1111_0011_0000_1000_0111_1000
Input:Bravo		(0x572d454e 190513172971520.000000) is 101_0111_0010_1101_0100_0101_0100_1110
Result:Verilog	(0x572d454e 190513172971520.000000) is 101_0111_0010_1101_0100_0101_0100_1110
Result:CPP_Sim	(0x572d454e 190513172971520.000000) is 101_0111_0010_1101_0100_0101_0100_1110
Wanted_Result	(0x572d454e 190513172971520.000000) is 101_0111_0010_1101_0100_0101_0100_1110
825: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x12fce511 0.000000) is 1_0010_1111_1100_1110_0101_0001_0001
Input:Bravo		(0x06f2e309 0.000000) is 110_1111_0010_1110_0011_0000_1001
Result:Verilog	(0x12fce511 0.000000) is 1_0010_1111_1100_1110_0101_0001_0001
Result:CPP_Sim	(0x12fce512 0.000000) is 1_0010_1111_1100_1110_0101_0001_0010
Wanted_Result	(0x12fce512 0.000000) is 1_0010_1111_1100_1110_0101_0001_0010
826: ERROR

*********************** 33376633326533768028392158920704.000000 + 10351413792348307456.000000 END*********************
Input:Alpha		(0x73d2a2dc 33376633326533768028392158920704.000000) is 111_0011_1101_0010_1010_0010_1101_1100
Input:Bravo		(0x5f0fa79c 10351413792348307456.000000) is 101_1111_0000_1111_1010_0111_1001_1100
Result:Verilog	(0x73d2a2dc 33376633326533768028392158920704.000000) is 111_0011_1101_0010_1010_0010_1101_1100
Result:CPP_Sim	(0x73d2a2dc 33376633326533768028392158920704.000000) is 111_0011_1101_0010_1010_0010_1101_1100
Wanted_Result	(0x73d2a2dc 33376633326533768028392158920704.000000) is 111_0011_1101_0010_1010_0010_1101_1100
827: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2fe3fec4 0.000000) is 10_1111_1110_0011_1111_1110_1100_0100
Input:Bravo		(0x1f8538f7 0.000000) is 1_1111_1000_0101_0011_1000_1111_0111
Result:Verilog	(0x2fe3fec4 0.000000) is 10_1111_1110_0011_1111_1110_1100_0100
Result:CPP_Sim	(0x2fe3fec4 0.000000) is 10_1111_1110_0011_1111_1110_1100_0100
Wanted_Result	(0x2fe3fec4 0.000000) is 10_1111_1110_0011_1111_1110_1100_0100
828: SAME

*********************** 0.000000 + 0.215622 END*********************
Input:Alpha		(0x0ee5bb47 0.000000) is _1110_1110_0101_1011_1011_0100_0111
Input:Bravo		(0x3e5ccc16 0.215622) is 11_1110_0101_1100_1100_1100_0001_0110
Result:Verilog	(0x3e5ccc16 0.215622) is 11_1110_0101_1100_1100_1100_0001_0110
Result:CPP_Sim	(0x3e5ccc16 0.215622) is 11_1110_0101_1100_1100_1100_0001_0110
Wanted_Result	(0x3e5ccc16 0.215622) is 11_1110_0101_1100_1100_1100_0001_0110
829: SAME

*********************** 0.000000 + 6081.975586 END*********************
Input:Alpha		(0x18d3e181 0.000000) is 1_1000_1101_0011_1110_0001_1000_0001
Input:Bravo		(0x45be0fce 6081.975586) is 100_0101_1011_1110_0000_1111_1100_1110
Result:Verilog	(0x45be0fce 6081.975586) is 100_0101_1011_1110_0000_1111_1100_1110
Result:CPP_Sim	(0x45be0fce 6081.975586) is 100_0101_1011_1110_0000_1111_1100_1110
Wanted_Result	(0x45be0fce 6081.975586) is 100_0101_1011_1110_0000_1111_1100_1110
830: SAME

*********************** 105673304.000000 + 14653155327939914988553666297856.000000 END*********************
Input:Alpha		(0x4cc98e4b 105673304.000000) is 100_1100_1100_1001_1000_1110_0100_1011
Input:Bravo		(0x7338f2e6 14653155327939914988553666297856.000000) is 111_0011_0011_1000_1111_0010_1110_0110
Result:Verilog	(0x7338f2e6 14653155327939914988553666297856.000000) is 111_0011_0011_1000_1111_0010_1110_0110
Result:CPP_Sim	(0x7338f2e6 14653155327939914988553666297856.000000) is 111_0011_0011_1000_1111_0010_1110_0110
Wanted_Result	(0x7338f2e6 14653155327939914988553666297856.000000) is 111_0011_0011_1000_1111_0010_1110_0110
831: SAME

*********************** 1167.405884 + 0.000000 END*********************
Input:Alpha		(0x4491ecfd 1167.405884) is 100_0100_1001_0001_1110_1100_1111_1101
Input:Bravo		(0x06939d0e 0.000000) is 110_1001_0011_1001_1101_0000_1110
Result:Verilog	(0x4491ecfd 1167.405884) is 100_0100_1001_0001_1110_1100_1111_1101
Result:CPP_Sim	(0x4491ecfd 1167.405884) is 100_0100_1001_0001_1110_1100_1111_1101
Wanted_Result	(0x4491ecfd 1167.405884) is 100_0100_1001_0001_1110_1100_1111_1101
832: SAME

*********************** 469318736571709867808362185359360.000000 + 0.000000 END*********************
Input:Alpha		(0x75b91d15 469318736571709867808362185359360.000000) is 111_0101_1011_1001_0001_1101_0001_0101
Input:Bravo		(0x077fdfa9 0.000000) is 111_0111_1111_1101_1111_1010_1001
Result:Verilog	(0x75b91d15 469318736571709867808362185359360.000000) is 111_0101_1011_1001_0001_1101_0001_0101
Result:CPP_Sim	(0x75b91d15 469318736571709867808362185359360.000000) is 111_0101_1011_1001_0001_1101_0001_0101
Wanted_Result	(0x75b91d15 469318736571709867808362185359360.000000) is 111_0101_1011_1001_0001_1101_0001_0101
833: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2d8f27b1 0.000000) is 10_1101_1000_1111_0010_0111_1011_0001
Input:Bravo		(0x08434b4e 0.000000) is _1000_0100_0011_0100_1011_0100_1110
Result:Verilog	(0x2d8f27b1 0.000000) is 10_1101_1000_1111_0010_0111_1011_0001
Result:CPP_Sim	(0x2d8f27b1 0.000000) is 10_1101_1000_1111_0010_0111_1011_0001
Wanted_Result	(0x2d8f27b1 0.000000) is 10_1101_1000_1111_0010_0111_1011_0001
834: SAME

*********************** 0.000032 + 62056.960938 END*********************
Input:Alpha		(0x3805dde6 0.000032) is 11_1000_0000_0101_1101_1101_1110_0110
Input:Bravo		(0x477268f6 62056.960938) is 100_0111_0111_0010_0110_1000_1111_0110
Result:Verilog	(0x477268f6 62056.960938) is 100_0111_0111_0010_0110_1000_1111_0110
Result:CPP_Sim	(0x477268f6 62056.960938) is 100_0111_0111_0010_0110_1000_1111_0110
Wanted_Result	(0x477268f6 62056.960938) is 100_0111_0111_0010_0110_1000_1111_0110
835: SAME

*********************** 354505256228066407362192211968.000000 + 0.000000 END*********************
Input:Alpha		(0x708f2efc 354505256228066407362192211968.000000) is 111_0000_1000_1111_0010_1110_1111_1100
Input:Bravo		(0x02020a76 0.000000) is 10_0000_0010_0000_1010_0111_0110
Result:Verilog	(0x708f2efc 354505256228066407362192211968.000000) is 111_0000_1000_1111_0010_1110_1111_1100
Result:CPP_Sim	(0x708f2efc 354505256228066407362192211968.000000) is 111_0000_1000_1111_0010_1110_1111_1100
Wanted_Result	(0x708f2efc 354505256228066407362192211968.000000) is 111_0000_1000_1111_0010_1110_1111_1100
836: SAME

*********************** 62456445330113536629112940748706152448.000000 + 0.000000 END*********************
Input:Alpha		(0x7e3bf2b2 62456445330113536629112940748706152448.000000) is 111_1110_0011_1011_1111_0010_1011_0010
Input:Bravo		(0x175401e5 0.000000) is 1_0111_0101_0100_0000_0001_1110_0101
Result:Verilog	(0x7e3bf2b2 62456445330113536629112940748706152448.000000) is 111_1110_0011_1011_1111_0010_1011_0010
Result:CPP_Sim	(0x7e3bf2b2 62456445330113536629112940748706152448.000000) is 111_1110_0011_1011_1111_0010_1011_0010
Wanted_Result	(0x7e3bf2b2 62456445330113536629112940748706152448.000000) is 111_1110_0011_1011_1111_0010_1011_0010
837: SAME

*********************** 0.000000 + 5345398.000000 END*********************
Input:Alpha		(0x30777020 0.000000) is 11_0000_0111_0111_0111_0000_0010_0000
Input:Bravo		(0x4aa320ec 5345398.000000) is 100_1010_1010_0011_0010_0000_1110_1100
Result:Verilog	(0x4aa320ec 5345398.000000) is 100_1010_1010_0011_0010_0000_1110_1100
Result:CPP_Sim	(0x4aa320ec 5345398.000000) is 100_1010_1010_0011_0010_0000_1110_1100
Wanted_Result	(0x4aa320ec 5345398.000000) is 100_1010_1010_0011_0010_0000_1110_1100
838: SAME

*********************** 6691629904566529507557638144.000000 + 41120416995471445357391511552.000000 END*********************
Input:Alpha		(0x6dacf97e 6691629904566529507557638144.000000) is 110_1101_1010_1100_1111_1001_0111_1110
Input:Bravo		(0x6f04de03 41120416995471445357391511552.000000) is 110_1111_0000_0100_1101_1110_0000_0011
Result:Verilog	(0x6f1a7d32 47812043358263112712715239424.000000) is 110_1111_0001_1010_0111_1101_0011_0010
Result:CPP_Sim	(0x6f1a7d33 47812048080629595582360453120.000000) is 110_1111_0001_1010_0111_1101_0011_0011
Wanted_Result	(0x6f1a7d33 47812048080629595582360453120.000000) is 110_1111_0001_1010_0111_1101_0011_0011
839: ERROR

*********************** 1145055080714044650641568322312732672.000000 + 0.000000 END*********************
Input:Alpha		(0x7b5c8793 1145055080714044650641568322312732672.000000) is 111_1011_0101_1100_1000_0111_1001_0011
Input:Bravo		(0x1da001f6 0.000000) is 1_1101_1010_0000_0000_0001_1111_0110
Result:Verilog	(0x7b5c8793 1145055080714044650641568322312732672.000000) is 111_1011_0101_1100_1000_0111_1001_0011
Result:CPP_Sim	(0x7b5c8793 1145055080714044650641568322312732672.000000) is 111_1011_0101_1100_1000_0111_1001_0011
Wanted_Result	(0x7b5c8793 1145055080714044650641568322312732672.000000) is 111_1011_0101_1100_1000_0111_1001_0011
840: SAME

*********************** 11400.829102 + 0.000000 END*********************
Input:Alpha		(0x46322351 11400.829102) is 100_0110_0011_0010_0010_0011_0101_0001
Input:Bravo		(0x0e596ca4 0.000000) is _1110_0101_1001_0110_1100_1010_0100
Result:Verilog	(0x46322351 11400.829102) is 100_0110_0011_0010_0010_0011_0101_0001
Result:CPP_Sim	(0x46322351 11400.829102) is 100_0110_0011_0010_0010_0011_0101_0001
Wanted_Result	(0x46322351 11400.829102) is 100_0110_0011_0010_0010_0011_0101_0001
841: SAME

*********************** 0.000000 + 0.000506 END*********************
Input:Alpha		(0x2492e4ff 0.000000) is 10_0100_1001_0010_1110_0100_1111_1111
Input:Bravo		(0x3a04c62d 0.000506) is 11_1010_0000_0100_1100_0110_0010_1101
Result:Verilog	(0x3a04c62d 0.000506) is 11_1010_0000_0100_1100_0110_0010_1101
Result:CPP_Sim	(0x3a04c62d 0.000506) is 11_1010_0000_0100_1100_0110_0010_1101
Wanted_Result	(0x3a04c62d 0.000506) is 11_1010_0000_0100_1100_0110_0010_1101
842: SAME

*********************** 4508405502263787328353861632.000000 + 4241532649472.000000 END*********************
Input:Alpha		(0x6d691440 4508405502263787328353861632.000000) is 110_1101_0110_1001_0001_0100_0100_0000
Input:Bravo		(0x5476e3c3 4241532649472.000000) is 101_0100_0111_0110_1110_0011_1100_0011
Result:Verilog	(0x6d691440 4508405502263787328353861632.000000) is 110_1101_0110_1001_0001_0100_0100_0000
Result:CPP_Sim	(0x6d691440 4508405502263787328353861632.000000) is 110_1101_0110_1001_0001_0100_0100_0000
Wanted_Result	(0x6d691440 4508405502263787328353861632.000000) is 110_1101_0110_1001_0001_0100_0100_0000
843: SAME

*********************** 4855325236658176.000000 + 4295289229792279251762457813075361792.000000 END*********************
Input:Alpha		(0x5989ff24 4855325236658176.000000) is 101_1001_1000_1001_1111_1111_0010_0100
Input:Bravo		(0x7c4ecf87 4295289229792279251762457813075361792.000000) is 111_1100_0100_1110_1100_1111_1000_0111
Result:Verilog	(0x7c4ecf87 4295289229792279251762457813075361792.000000) is 111_1100_0100_1110_1100_1111_1000_0111
Result:CPP_Sim	(0x7c4ecf87 4295289229792279251762457813075361792.000000) is 111_1100_0100_1110_1100_1111_1000_0111
Wanted_Result	(0x7c4ecf87 4295289229792279251762457813075361792.000000) is 111_1100_0100_1110_1100_1111_1000_0111
844: SAME

*********************** 0.000000 + 4394737007653159079345347624960.000000 END*********************
Input:Alpha		(0x12d3afd9 0.000000) is 1_0010_1101_0011_1010_1111_1101_1001
Input:Bravo		(0x725de0a5 4394737007653159079345347624960.000000) is 111_0010_0101_1101_1110_0000_1010_0101
Result:Verilog	(0x725de0a5 4394737007653159079345347624960.000000) is 111_0010_0101_1101_1110_0000_1010_0101
Result:CPP_Sim	(0x725de0a5 4394737007653159079345347624960.000000) is 111_0010_0101_1101_1110_0000_1010_0101
Wanted_Result	(0x725de0a5 4394737007653159079345347624960.000000) is 111_0010_0101_1101_1110_0000_1010_0101
845: SAME

*********************** 35.218098 + 22661068788881948672.000000 END*********************
Input:Alpha		(0x420cdf55 35.218098) is 100_0010_0000_1100_1101_1111_0101_0101
Input:Bravo		(0x5f9d3e25 22661068788881948672.000000) is 101_1111_1001_1101_0011_1110_0010_0101
Result:Verilog	(0x5f9d3e25 22661068788881948672.000000) is 101_1111_1001_1101_0011_1110_0010_0101
Result:CPP_Sim	(0x5f9d3e25 22661068788881948672.000000) is 101_1111_1001_1101_0011_1110_0010_0101
Wanted_Result	(0x5f9d3e25 22661068788881948672.000000) is 101_1111_1001_1101_0011_1110_0010_0101
846: SAME

*********************** 89032156429446346178560.000000 + 0.000000 END*********************
Input:Alpha		(0x6596d38b 89032156429446346178560.000000) is 110_0101_1001_0110_1101_0011_1000_1011
Input:Bravo		(0x069ecc52 0.000000) is 110_1001_1110_1100_1100_0101_0010
Result:Verilog	(0x6596d38b 89032156429446346178560.000000) is 110_0101_1001_0110_1101_0011_1000_1011
Result:CPP_Sim	(0x6596d38b 89032156429446346178560.000000) is 110_0101_1001_0110_1101_0011_1000_1011
Wanted_Result	(0x6596d38b 89032156429446346178560.000000) is 110_0101_1001_0110_1101_0011_1000_1011
847: SAME

*********************** 208795003218623970934784.000000 + 58529890164539392.000000 END*********************
Input:Alpha		(0x6630db33 208795003218623970934784.000000) is 110_0110_0011_0000_1101_1011_0011_0011
Input:Bravo		(0x5b4ff0a0 58529890164539392.000000) is 101_1011_0100_1111_1111_0000_1010_0000
Result:Verilog	(0x6630db36 208795057261819499380736.000000) is 110_0110_0011_0000_1101_1011_0011_0110
Result:CPP_Sim	(0x6630db36 208795057261819499380736.000000) is 110_0110_0011_0000_1101_1011_0011_0110
Wanted_Result	(0x6630db36 208795057261819499380736.000000) is 110_0110_0011_0000_1101_1011_0011_0110
848: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0e1eabfc 0.000000) is _1110_0001_1110_1010_1011_1111_1100
Input:Bravo		(0x13c002e5 0.000000) is 1_0011_1100_0000_0000_0010_1110_0101
Result:Verilog	(0x13c016ba 0.000000) is 1_0011_1100_0000_0001_0110_1011_1010
Result:CPP_Sim	(0x13c016ba 0.000000) is 1_0011_1100_0000_0001_0110_1011_1010
Wanted_Result	(0x13c016ba 0.000000) is 1_0011_1100_0000_0001_0110_1011_1010
849: SAME

*********************** 5431980098805951365120.000000 + 10530.470703 END*********************
Input:Alpha		(0x63933bef 5431980098805951365120.000000) is 110_0011_1001_0011_0011_1011_1110_1111
Input:Bravo		(0x462489e2 10530.470703) is 100_0110_0010_0100_1000_1001_1110_0010
Result:Verilog	(0x63933bef 5431980098805951365120.000000) is 110_0011_1001_0011_0011_1011_1110_1111
Result:CPP_Sim	(0x63933bef 5431980098805951365120.000000) is 110_0011_1001_0011_0011_1011_1110_1111
Wanted_Result	(0x63933bef 5431980098805951365120.000000) is 110_0011_1001_0011_0011_1011_1110_1111
850: SAME

*********************** 50221134196506624.000000 + 2790313951232.000000 END*********************
Input:Alpha		(0x5b326bdb 50221134196506624.000000) is 101_1011_0011_0010_0110_1011_1101_1011
Input:Bravo		(0x54226aeb 2790313951232.000000) is 101_0100_0010_0010_0110_1010_1110_1011
Result:Verilog	(0x5b326e64 50223921630281728.000000) is 101_1011_0011_0010_0110_1110_0110_0100
Result:CPP_Sim	(0x5b326e65 50223925925249024.000000) is 101_1011_0011_0010_0110_1110_0110_0101
Wanted_Result	(0x5b326e65 50223925925249024.000000) is 101_1011_0011_0010_0110_1110_0110_0101
851: ERROR

*********************** 170577.375000 + 4193437758783488.000000 END*********************
Input:Alpha		(0x48269458 170577.375000) is 100_1000_0010_0110_1001_0100_0101_1000
Input:Bravo		(0x596e5e8d 4193437758783488.000000) is 101_1001_0110_1110_0101_1110_1000_1101
Result:Verilog	(0x596e5e8d 4193437758783488.000000) is 101_1001_0110_1110_0101_1110_1000_1101
Result:CPP_Sim	(0x596e5e8d 4193437758783488.000000) is 101_1001_0110_1110_0101_1110_1000_1101
Wanted_Result	(0x596e5e8d 4193437758783488.000000) is 101_1001_0110_1110_0101_1110_1000_1101
852: SAME

*********************** 297909604128116030247534592.000000 + 25639798145825596365938294821748736.000000 END*********************
Input:Alpha		(0x6b766cd0 297909604128116030247534592.000000) is 110_1011_0111_0110_0110_1100_1101_0000
Input:Bravo		(0x789e0478 25639798145825596365938294821748736.000000) is 111_1000_1001_1110_0000_0100_0111_1000
Result:Verilog	(0x789e0478 25639798145825596365938294821748736.000000) is 111_1000_1001_1110_0000_0100_0111_1000
Result:CPP_Sim	(0x789e0478 25639798145825596365938294821748736.000000) is 111_1000_1001_1110_0000_0100_0111_1000
Wanted_Result	(0x789e0478 25639798145825596365938294821748736.000000) is 111_1000_1001_1110_0000_0100_0111_1000
853: SAME

*********************** 0.000000 + 2874556649832448.000000 END*********************
Input:Alpha		(0x24117f79 0.000000) is 10_0100_0001_0001_0111_1111_0111_1001
Input:Bravo		(0x5923664e 2874556649832448.000000) is 101_1001_0010_0011_0110_0110_0100_1110
Result:Verilog	(0x5923664e 2874556649832448.000000) is 101_1001_0010_0011_0110_0110_0100_1110
Result:CPP_Sim	(0x5923664e 2874556649832448.000000) is 101_1001_0010_0011_0110_0110_0100_1110
Wanted_Result	(0x5923664e 2874556649832448.000000) is 101_1001_0010_0011_0110_0110_0100_1110
854: SAME

*********************** 1538402394939215096840192.000000 + 0.000000 END*********************
Input:Alpha		(0x67a2e27b 1538402394939215096840192.000000) is 110_0111_1010_0010_1110_0010_0111_1011
Input:Bravo		(0x1f6e070c 0.000000) is 1_1111_0110_1110_0000_0111_0000_1100
Result:Verilog	(0x67a2e27b 1538402394939215096840192.000000) is 110_0111_1010_0010_1110_0010_0111_1011
Result:CPP_Sim	(0x67a2e27b 1538402394939215096840192.000000) is 110_0111_1010_0010_1110_0010_0111_1011
Wanted_Result	(0x67a2e27b 1538402394939215096840192.000000) is 110_0111_1010_0010_1110_0010_0111_1011
855: SAME

*********************** 1981665323297113537622057928359936.000000 + 0.000000 END*********************
Input:Alpha		(0x76c36844 1981665323297113537622057928359936.000000) is 111_0110_1100_0011_0110_1000_0100_0100
Input:Bravo		(0x2dd505cd 0.000000) is 10_1101_1101_0101_0000_0101_1100_1101
Result:Verilog	(0x76c36844 1981665323297113537622057928359936.000000) is 111_0110_1100_0011_0110_1000_0100_0100
Result:CPP_Sim	(0x76c36844 1981665323297113537622057928359936.000000) is 111_0110_1100_0011_0110_1000_0100_0100
Wanted_Result	(0x76c36844 1981665323297113537622057928359936.000000) is 111_0110_1100_0011_0110_1000_0100_0100
856: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2dc773b1 0.000000) is 10_1101_1100_0111_0111_0011_1011_0001
Input:Bravo		(0x1b564d44 0.000000) is 1_1011_0101_0110_0100_1101_0100_0100
Result:Verilog	(0x2dc773b1 0.000000) is 10_1101_1100_0111_0111_0011_1011_0001
Result:CPP_Sim	(0x2dc773b1 0.000000) is 10_1101_1100_0111_0111_0011_1011_0001
Wanted_Result	(0x2dc773b1 0.000000) is 10_1101_1100_0111_0111_0011_1011_0001
857: SAME

*********************** 2057032460456371064668160.000000 + 0.000000 END*********************
Input:Alpha		(0x67d9cbfa 2057032460456371064668160.000000) is 110_0111_1101_1001_1100_1011_1111_1010
Input:Bravo		(0x1b3087f1 0.000000) is 1_1011_0011_0000_1000_0111_1111_0001
Result:Verilog	(0x67d9cbfa 2057032460456371064668160.000000) is 110_0111_1101_1001_1100_1011_1111_1010
Result:CPP_Sim	(0x67d9cbfa 2057032460456371064668160.000000) is 110_0111_1101_1001_1100_1011_1111_1010
Wanted_Result	(0x67d9cbfa 2057032460456371064668160.000000) is 110_0111_1101_1001_1100_1011_1111_1010
858: SAME

*********************** 127007394870204472011314429952.000000 + 14.237090 END*********************
Input:Alpha		(0x6fcd3107 127007394870204472011314429952.000000) is 110_1111_1100_1101_0011_0001_0000_0111
Input:Bravo		(0x4163cb1f 14.237090) is 100_0001_0110_0011_1100_1011_0001_1111
Result:Verilog	(0x6fcd3107 127007394870204472011314429952.000000) is 110_1111_1100_1101_0011_0001_0000_0111
Result:CPP_Sim	(0x6fcd3107 127007394870204472011314429952.000000) is 110_1111_1100_1101_0011_0001_0000_0111
Wanted_Result	(0x6fcd3107 127007394870204472011314429952.000000) is 110_1111_1100_1101_0011_0001_0000_0111
859: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x177f5779 0.000000) is 1_0111_0111_1111_0101_0111_0111_1001
Input:Bravo		(0x02a0e0e1 0.000000) is 10_1010_0000_1110_0000_1110_0001
Result:Verilog	(0x177f5779 0.000000) is 1_0111_0111_1111_0101_0111_0111_1001
Result:CPP_Sim	(0x177f5779 0.000000) is 1_0111_0111_1111_0101_0111_0111_1001
Wanted_Result	(0x177f5779 0.000000) is 1_0111_0111_1111_0101_0111_0111_1001
860: SAME

*********************** 0.000000 + 4933344391331840.000000 END*********************
Input:Alpha		(0x33c1abc4 0.000000) is 11_0011_1100_0001_1010_1011_1100_0100
Input:Bravo		(0x598c36ce 4933344391331840.000000) is 101_1001_1000_1100_0011_0110_1100_1110
Result:Verilog	(0x598c36ce 4933344391331840.000000) is 101_1001_1000_1100_0011_0110_1100_1110
Result:CPP_Sim	(0x598c36ce 4933344391331840.000000) is 101_1001_1000_1100_0011_0110_1100_1110
Wanted_Result	(0x598c36ce 4933344391331840.000000) is 101_1001_1000_1100_0011_0110_1100_1110
861: SAME

*********************** 876779212067462709248.000000 + 0.000000 END*********************
Input:Alpha		(0x623e1f06 876779212067462709248.000000) is 110_0010_0011_1110_0001_1111_0000_0110
Input:Bravo		(0x19587f50 0.000000) is 1_1001_0101_1000_0111_1111_0101_0000
Result:Verilog	(0x623e1f06 876779212067462709248.000000) is 110_0010_0011_1110_0001_1111_0000_0110
Result:CPP_Sim	(0x623e1f06 876779212067462709248.000000) is 110_0010_0011_1110_0001_1111_0000_0110
Wanted_Result	(0x623e1f06 876779212067462709248.000000) is 110_0010_0011_1110_0001_1111_0000_0110
862: SAME

*********************** 49290917157198102528.000000 + 244712.890625 END*********************
Input:Alpha		(0x602b0321 49290917157198102528.000000) is 110_0000_0010_1011_0000_0011_0010_0001
Input:Bravo		(0x486efa39 244712.890625) is 100_1000_0110_1110_1111_1010_0011_1001
Result:Verilog	(0x602b0321 49290917157198102528.000000) is 110_0000_0010_1011_0000_0011_0010_0001
Result:CPP_Sim	(0x602b0321 49290917157198102528.000000) is 110_0000_0010_1011_0000_0011_0010_0001
Wanted_Result	(0x602b0321 49290917157198102528.000000) is 110_0000_0010_1011_0000_0011_0010_0001
863: SAME

*********************** 106759794245466284234766110687232.000000 + 15604546485287730534741442560.000000 END*********************
Input:Alpha		(0x74a86ff0 106759794245466284234766110687232.000000) is 111_0100_1010_1000_0110_1111_1111_0000
Input:Bravo		(0x6e49af1d 15604546485287730534741442560.000000) is 110_1110_0100_1001_1010_1111_0001_1101
Result:Verilog	(0x74a8763d 106775394224242591409636519182336.000000) is 111_0100_1010_1000_0111_0110_0011_1101
Result:CPP_Sim	(0x74a8763d 106775394224242591409636519182336.000000) is 111_0100_1010_1000_0111_0110_0011_1101
Wanted_Result	(0x74a8763d 106775394224242591409636519182336.000000) is 111_0100_1010_1000_0111_0110_0011_1101
864: SAME

*********************** 197019804954001408.000000 + 825387420483584.000000 END*********************
Input:Alpha		(0x5c2efd1e 197019804954001408.000000) is 101_1100_0010_1110_1111_1101_0001_1110
Input:Bravo		(0x583babdf 825387420483584.000000) is 101_1000_0011_1011_1010_1011_1101_1111
Result:Verilog	(0x5c2fb8c9 197845177409208320.000000) is 101_1100_0010_1111_1011_1000_1100_1001
Result:CPP_Sim	(0x5c2fb8ca 197845194589077504.000000) is 101_1100_0010_1111_1011_1000_1100_1010
Wanted_Result	(0x5c2fb8ca 197845194589077504.000000) is 101_1100_0010_1111_1011_1000_1100_1010
865: ERROR

*********************** 0.000000 + 0.000013 END*********************
Input:Alpha		(0x346e38ff 0.000000) is 11_0100_0110_1110_0011_1000_1111_1111
Input:Bravo		(0x376168fa 0.000013) is 11_0111_0110_0001_0110_1000_1111_1010
Result:Verilog	(0x376521dd 0.000014) is 11_0111_0110_0101_0010_0001_1101_1101
Result:CPP_Sim	(0x376521de 0.000014) is 11_0111_0110_0101_0010_0001_1101_1110
Wanted_Result	(0x376521de 0.000014) is 11_0111_0110_0101_0010_0001_1101_1110
866: ERROR

*********************** 0.000000 + 6180997775056334579654346252495093760.000000 END*********************
Input:Alpha		(0x2c5e16ca 0.000000) is 10_1100_0101_1110_0001_0110_1100_1010
Input:Bravo		(0x7c94cd57 6180997775056334579654346252495093760.000000) is 111_1100_1001_0100_1100_1101_0101_0111
Result:Verilog	(0x7c94cd57 6180997775056334579654346252495093760.000000) is 111_1100_1001_0100_1100_1101_0101_0111
Result:CPP_Sim	(0x7c94cd57 6180997775056334579654346252495093760.000000) is 111_1100_1001_0100_1100_1101_0101_0111
Wanted_Result	(0x7c94cd57 6180997775056334579654346252495093760.000000) is 111_1100_1001_0100_1100_1101_0101_0111
867: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x10cfc787 0.000000) is 1_0000_1100_1111_1100_0111_1000_0111
Input:Bravo		(0x17d4839b 0.000000) is 1_0111_1101_0100_1000_0011_1001_1011
Result:Verilog	(0x17d486da 0.000000) is 1_0111_1101_0100_1000_0110_1101_1010
Result:CPP_Sim	(0x17d486da 0.000000) is 1_0111_1101_0100_1000_0110_1101_1010
Wanted_Result	(0x17d486da 0.000000) is 1_0111_1101_0100_1000_0110_1101_1010
868: SAME

*********************** 226680728675781975028055465263104.000000 + 0.000000 END*********************
Input:Alpha		(0x7532d1cf 226680728675781975028055465263104.000000) is 111_0101_0011_0010_1101_0001_1100_1111
Input:Bravo		(0x34e14701 0.000000) is 11_0100_1110_0001_0100_0111_0000_0001
Result:Verilog	(0x7532d1cf 226680728675781975028055465263104.000000) is 111_0101_0011_0010_1101_0001_1100_1111
Result:CPP_Sim	(0x7532d1cf 226680728675781975028055465263104.000000) is 111_0101_0011_0010_1101_0001_1100_1111
Wanted_Result	(0x7532d1cf 226680728675781975028055465263104.000000) is 111_0101_0011_0010_1101_0001_1100_1111
869: SAME

*********************** 613804619625863593600498008064.000000 + 481219199679594496.000000 END*********************
Input:Alpha		(0x70f7e9e9 613804619625863593600498008064.000000) is 111_0000_1111_0111_1110_1001_1110_1001
Input:Bravo		(0x5cd5b44a 481219199679594496.000000) is 101_1100_1101_0101_1011_0100_0100_1010
Result:Verilog	(0x70f7e9e9 613804619625863593600498008064.000000) is 111_0000_1111_0111_1110_1001_1110_1001
Result:CPP_Sim	(0x70f7e9e9 613804619625863593600498008064.000000) is 111_0000_1111_0111_1110_1001_1110_1001
Wanted_Result	(0x70f7e9e9 613804619625863593600498008064.000000) is 111_0000_1111_0111_1110_1001_1110_1001
870: SAME

*********************** 3561470820352.000000 + 1769196959919987165757440.000000 END*********************
Input:Alpha		(0x544f4e0d 3561470820352.000000) is 101_0100_0100_1111_0100_1110_0000_1101
Input:Bravo		(0x67bb522e 1769196959919987165757440.000000) is 110_0111_1011_1011_0101_0010_0010_1110
Result:Verilog	(0x67bb522e 1769196959919987165757440.000000) is 110_0111_1011_1011_0101_0010_0010_1110
Result:CPP_Sim	(0x67bb522e 1769196959919987165757440.000000) is 110_0111_1011_1011_0101_0010_0010_1110
Wanted_Result	(0x67bb522e 1769196959919987165757440.000000) is 110_0111_1011_1011_0101_0010_0010_1110
871: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0aaaba17 0.000000) is _1010_1010_1010_1011_1010_0001_0111
Input:Bravo		(0x0216c1be 0.000000) is 10_0001_0110_1100_0001_1011_1110
Result:Verilog	(0x0aaaba62 0.000000) is _1010_1010_1010_1011_1010_0110_0010
Result:CPP_Sim	(0x0aaaba62 0.000000) is _1010_1010_1010_1011_1010_0110_0010
Wanted_Result	(0x0aaaba62 0.000000) is _1010_1010_1010_1011_1010_0110_0010
872: SAME

*********************** 0.000000 + 5249805101931852932441033408512.000000 END*********************
Input:Alpha		(0x03119f72 0.000000) is 11_0001_0001_1001_1111_0111_0010
Input:Bravo		(0x72848612 5249805101931852932441033408512.000000) is 111_0010_1000_0100_1000_0110_0001_0010
Result:Verilog	(0x72848612 5249805101931852932441033408512.000000) is 111_0010_1000_0100_1000_0110_0001_0010
Result:CPP_Sim	(0x72848612 5249805101931852932441033408512.000000) is 111_0010_1000_0100_1000_0110_0001_0010
Wanted_Result	(0x72848612 5249805101931852932441033408512.000000) is 111_0010_1000_0100_1000_0110_0001_0010
873: SAME

*********************** 0.000000 + 8826585620116848045095825440768.000000 END*********************
Input:Alpha		(0x1d4749b0 0.000000) is 1_1101_0100_0111_0100_1001_1011_0000
Input:Bravo		(0x72ded079 8826585620116848045095825440768.000000) is 111_0010_1101_1110_1101_0000_0111_1001
Result:Verilog	(0x72ded079 8826585620116848045095825440768.000000) is 111_0010_1101_1110_1101_0000_0111_1001
Result:CPP_Sim	(0x72ded079 8826585620116848045095825440768.000000) is 111_0010_1101_1110_1101_0000_0111_1001
Wanted_Result	(0x72ded079 8826585620116848045095825440768.000000) is 111_0010_1101_1110_1101_0000_0111_1001
874: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x33e85131 0.000000) is 11_0011_1110_1000_0101_0001_0011_0001
Input:Bravo		(0x34c6a129 0.000000) is 11_0100_1100_0110_1010_0001_0010_1001
Result:Verilog	(0x35005aba 0.000000) is 11_0101_0000_0000_0101_1010_1011_1010
Result:CPP_Sim	(0x35005abb 0.000000) is 11_0101_0000_0000_0101_1010_1011_1011
Wanted_Result	(0x35005abb 0.000000) is 11_0101_0000_0000_0101_1010_1011_1011
875: ERROR

*********************** 324129105459192791682299474214912.000000 + 1605492338444168280932352.000000 END*********************
Input:Alpha		(0x757fb15a 324129105459192791682299474214912.000000) is 111_0101_0111_1111_1011_0001_0101_1010
Input:Bravo		(0x67a9fcf5 1605492338444168280932352.000000) is 110_0111_1010_1001_1111_1100_1111_0101
Result:Verilog	(0x757fb15a 324129105459192791682299474214912.000000) is 111_0101_0111_1111_1011_0001_0101_1010
Result:CPP_Sim	(0x757fb15a 324129105459192791682299474214912.000000) is 111_0101_0111_1111_1011_0001_0101_1010
Wanted_Result	(0x757fb15a 324129105459192791682299474214912.000000) is 111_0101_0111_1111_1011_0001_0101_1010
876: SAME

*********************** 0.000000 + 417405322919936.000000 END*********************
Input:Alpha		(0x0e52d7f7 0.000000) is _1110_0101_0010_1101_0111_1111_0111
Input:Bravo		(0x57bdd060 417405322919936.000000) is 101_0111_1011_1101_1101_0000_0110_0000
Result:Verilog	(0x57bdd060 417405322919936.000000) is 101_0111_1011_1101_1101_0000_0110_0000
Result:CPP_Sim	(0x57bdd060 417405322919936.000000) is 101_0111_1011_1101_1101_0000_0110_0000
Wanted_Result	(0x57bdd060 417405322919936.000000) is 101_0111_1011_1101_1101_0000_0110_0000
877: SAME

*********************** 0.000000 + 19641143894022873762028847104.000000 END*********************
Input:Alpha		(0x01027c45 0.000000) is 1_0000_0010_0111_1100_0100_0101
Input:Bravo		(0x6e7ddb18 19641143894022873762028847104.000000) is 110_1110_0111_1101_1101_1011_0001_1000
Result:Verilog	(0x6e7ddb18 19641143894022873762028847104.000000) is 110_1110_0111_1101_1101_1011_0001_1000
Result:CPP_Sim	(0x6e7ddb18 19641143894022873762028847104.000000) is 110_1110_0111_1101_1101_1011_0001_1000
Wanted_Result	(0x6e7ddb18 19641143894022873762028847104.000000) is 110_1110_0111_1101_1101_1011_0001_1000
878: SAME

*********************** 0.000000 + 433340523895585088547102528634880.000000 END*********************
Input:Alpha		(0x202cca9a 0.000000) is 10_0000_0010_1100_1100_1010_1001_1010
Input:Bravo		(0x75aaec36 433340523895585088547102528634880.000000) is 111_0101_1010_1010_1110_1100_0011_0110
Result:Verilog	(0x75aaec36 433340523895585088547102528634880.000000) is 111_0101_1010_1010_1110_1100_0011_0110
Result:CPP_Sim	(0x75aaec36 433340523895585088547102528634880.000000) is 111_0101_1010_1010_1110_1100_0011_0110
Wanted_Result	(0x75aaec36 433340523895585088547102528634880.000000) is 111_0101_1010_1010_1110_1100_0011_0110
879: SAME

*********************** 449323844826562560.000000 + 4564655158048626230802645644767920128.000000 END*********************
Input:Alpha		(0x5cc78a35 449323844826562560.000000) is 101_1100_1100_0111_1000_1010_0011_0101
Input:Bravo		(0x7c5bc7b8 4564655158048626230802645644767920128.000000) is 111_1100_0101_1011_1100_0111_1011_1000
Result:Verilog	(0x7c5bc7b8 4564655158048626230802645644767920128.000000) is 111_1100_0101_1011_1100_0111_1011_1000
Result:CPP_Sim	(0x7c5bc7b8 4564655158048626230802645644767920128.000000) is 111_1100_0101_1011_1100_0111_1011_1000
Wanted_Result	(0x7c5bc7b8 4564655158048626230802645644767920128.000000) is 111_1100_0101_1011_1100_0111_1011_1000
880: SAME

*********************** 483590816.000000 + 0.000000 END*********************
Input:Alpha		(0x4de69815 483590816.000000) is 100_1101_1110_0110_1001_1000_0001_0101
Input:Bravo		(0x1135c334 0.000000) is 1_0001_0011_0101_1100_0011_0011_0100
Result:Verilog	(0x4de69815 483590816.000000) is 100_1101_1110_0110_1001_1000_0001_0101
Result:CPP_Sim	(0x4de69815 483590816.000000) is 100_1101_1110_0110_1001_1000_0001_0101
Wanted_Result	(0x4de69815 483590816.000000) is 100_1101_1110_0110_1001_1000_0001_0101
881: SAME

*********************** 0.000000 + 255309267663066200264341264023945216.000000 END*********************
Input:Alpha		(0x33bd30b2 0.000000) is 11_0011_1011_1101_0011_0000_1011_0010
Input:Bravo		(0x7a44aee0 255309267663066200264341264023945216.000000) is 111_1010_0100_0100_1010_1110_1110_0000
Result:Verilog	(0x7a44aee0 255309267663066200264341264023945216.000000) is 111_1010_0100_0100_1010_1110_1110_0000
Result:CPP_Sim	(0x7a44aee0 255309267663066200264341264023945216.000000) is 111_1010_0100_0100_1010_1110_1110_0000
Wanted_Result	(0x7a44aee0 255309267663066200264341264023945216.000000) is 111_1010_0100_0100_1010_1110_1110_0000
882: SAME

*********************** 0.000000 + 1127.757080 END*********************
Input:Alpha		(0x0dca908b 0.000000) is _1101_1100_1010_1001_0000_1000_1011
Input:Bravo		(0x448cf83a 1127.757080) is 100_0100_1000_1100_1111_1000_0011_1010
Result:Verilog	(0x448cf83a 1127.757080) is 100_0100_1000_1100_1111_1000_0011_1010
Result:CPP_Sim	(0x448cf83a 1127.757080) is 100_0100_1000_1100_1111_1000_0011_1010
Wanted_Result	(0x448cf83a 1127.757080) is 100_0100_1000_1100_1111_1000_0011_1010
883: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1219327b 0.000000) is 1_0010_0001_1001_0011_0010_0111_1011
Input:Bravo		(0x02fd625a 0.000000) is 10_1111_1101_0110_0010_0101_1010
Result:Verilog	(0x1219327b 0.000000) is 1_0010_0001_1001_0011_0010_0111_1011
Result:CPP_Sim	(0x1219327b 0.000000) is 1_0010_0001_1001_0011_0010_0111_1011
Wanted_Result	(0x1219327b 0.000000) is 1_0010_0001_1001_0011_0010_0111_1011
884: SAME

*********************** 77315569912369210776430301392404480.000000 + 0.000000 END*********************
Input:Alpha		(0x796e3f3b 77315569912369210776430301392404480.000000) is 111_1001_0110_1110_0011_1111_0011_1011
Input:Bravo		(0x03111c64 0.000000) is 11_0001_0001_0001_1100_0110_0100
Result:Verilog	(0x796e3f3b 77315569912369210776430301392404480.000000) is 111_1001_0110_1110_0011_1111_0011_1011
Result:CPP_Sim	(0x796e3f3b 77315569912369210776430301392404480.000000) is 111_1001_0110_1110_0011_1111_0011_1011
Wanted_Result	(0x796e3f3b 77315569912369210776430301392404480.000000) is 111_1001_0110_1110_0011_1111_0011_1011
885: SAME

*********************** 30421052421818023936.000000 + 397519104.000000 END*********************
Input:Alpha		(0x5fd316a5 30421052421818023936.000000) is 101_1111_1101_0011_0001_0110_1010_0101
Input:Bravo		(0x4dbd8d48 397519104.000000) is 100_1101_1011_1101_1000_1101_0100_1000
Result:Verilog	(0x5fd316a5 30421052421818023936.000000) is 101_1111_1101_0011_0001_0110_1010_0101
Result:CPP_Sim	(0x5fd316a5 30421052421818023936.000000) is 101_1111_1101_0011_0001_0110_1010_0101
Wanted_Result	(0x5fd316a5 30421052421818023936.000000) is 101_1111_1101_0011_0001_0110_1010_0101
886: SAME

*********************** 123571510369567387104051200.000000 + 76710988144705981200203776.000000 END*********************
Input:Alpha		(0x6acc6e92 123571510369567387104051200.000000) is 110_1010_1100_1100_0110_1110_1001_0010
Input:Bravo		(0x6a7dd0bc 76710988144705981200203776.000000) is 110_1010_0111_1101_1101_0000_1011_1100
Result:Verilog	(0x6b25ab78 200282498514273368304254976.000000) is 110_1011_0010_0101_1010_1011_0111_1000
Result:CPP_Sim	(0x6b25ab78 200282498514273368304254976.000000) is 110_1011_0010_0101_1010_1011_0111_1000
Wanted_Result	(0x6b25ab78 200282498514273368304254976.000000) is 110_1011_0010_0101_1010_1011_0111_1000
887: SAME

*********************** 7123897856.000000 + 8590327003909892692991016960.000000 END*********************
Input:Alpha		(0x4fd44f07 7123897856.000000) is 100_1111_1101_0100_0100_1111_0000_0111
Input:Bravo		(0x6dde0e04 8590327003909892692991016960.000000) is 110_1101_1101_1110_0000_1110_0000_0100
Result:Verilog	(0x6dde0e04 8590327003909892692991016960.000000) is 110_1101_1101_1110_0000_1110_0000_0100
Result:CPP_Sim	(0x6dde0e04 8590327003909892692991016960.000000) is 110_1101_1101_1110_0000_1110_0000_0100
Wanted_Result	(0x6dde0e04 8590327003909892692991016960.000000) is 110_1101_1101_1110_0000_1110_0000_0100
888: SAME

*********************** 586995035770191872.000000 + 3009674839997267151998156800.000000 END*********************
Input:Alpha		(0x5d0256ce 586995035770191872.000000) is 101_1101_0000_0010_0101_0110_1100_1110
Input:Bravo		(0x6d1b98b7 3009674839997267151998156800.000000) is 110_1101_0001_1011_1001_1000_1011_0111
Result:Verilog	(0x6d1b98b7 3009674839997267151998156800.000000) is 110_1101_0001_1011_1001_1000_1011_0111
Result:CPP_Sim	(0x6d1b98b7 3009674839997267151998156800.000000) is 110_1101_0001_1011_1001_1000_1011_0111
Wanted_Result	(0x6d1b98b7 3009674839997267151998156800.000000) is 110_1101_0001_1011_1001_1000_1011_0111
889: SAME

*********************** 108875629299402539008.000000 + 0.000000 END*********************
Input:Alpha		(0x60bcde7e 108875629299402539008.000000) is 110_0000_1011_1100_1101_1110_0111_1110
Input:Bravo		(0x10eaa7ff 0.000000) is 1_0000_1110_1010_1010_0111_1111_1111
Result:Verilog	(0x60bcde7e 108875629299402539008.000000) is 110_0000_1011_1100_1101_1110_0111_1110
Result:CPP_Sim	(0x60bcde7e 108875629299402539008.000000) is 110_0000_1011_1100_1101_1110_0111_1110
Wanted_Result	(0x60bcde7e 108875629299402539008.000000) is 110_0000_1011_1100_1101_1110_0111_1110
890: SAME

*********************** 0.000000 + 51831497555968.000000 END*********************
Input:Alpha		(0x21e239e0 0.000000) is 10_0001_1110_0010_0011_1001_1110_0000
Input:Bravo		(0x563c8fd8 51831497555968.000000) is 101_0110_0011_1100_1000_1111_1101_1000
Result:Verilog	(0x563c8fd8 51831497555968.000000) is 101_0110_0011_1100_1000_1111_1101_1000
Result:CPP_Sim	(0x563c8fd8 51831497555968.000000) is 101_0110_0011_1100_1000_1111_1101_1000
Wanted_Result	(0x563c8fd8 51831497555968.000000) is 101_0110_0011_1100_1000_1111_1101_1000
891: SAME

*********************** 24118926910561542429210975756353536.000000 + 0.000000 END*********************
Input:Alpha		(0x7894a4f5 24118926910561542429210975756353536.000000) is 111_1000_1001_0100_1010_0100_1111_0101
Input:Bravo		(0x303511d7 0.000000) is 11_0000_0011_0101_0001_0001_1101_0111
Result:Verilog	(0x7894a4f5 24118926910561542429210975756353536.000000) is 111_1000_1001_0100_1010_0100_1111_0101
Result:CPP_Sim	(0x7894a4f5 24118926910561542429210975756353536.000000) is 111_1000_1001_0100_1010_0100_1111_0101
Wanted_Result	(0x7894a4f5 24118926910561542429210975756353536.000000) is 111_1000_1001_0100_1010_0100_1111_0101
892: SAME

*********************** 0.000000 + 98088842548638163045459453819224064.000000 END*********************
Input:Alpha		(0x2dfa6039 0.000000) is 10_1101_1111_1010_0110_0000_0011_1001
Input:Bravo		(0x7997213a 98088842548638163045459453819224064.000000) is 111_1001_1001_0111_0010_0001_0011_1010
Result:Verilog	(0x7997213a 98088842548638163045459453819224064.000000) is 111_1001_1001_0111_0010_0001_0011_1010
Result:CPP_Sim	(0x7997213a 98088842548638163045459453819224064.000000) is 111_1001_1001_0111_0010_0001_0011_1010
Wanted_Result	(0x7997213a 98088842548638163045459453819224064.000000) is 111_1001_1001_0111_0010_0001_0011_1010
893: SAME

*********************** 0.000000 + 701150400.000000 END*********************
Input:Alpha		(0x1eb2ecf0 0.000000) is 1_1110_1011_0010_1110_1100_1111_0000
Input:Bravo		(0x4e272ad3 701150400.000000) is 100_1110_0010_0111_0010_1010_1101_0011
Result:Verilog	(0x4e272ad3 701150400.000000) is 100_1110_0010_0111_0010_1010_1101_0011
Result:CPP_Sim	(0x4e272ad3 701150400.000000) is 100_1110_0010_0111_0010_1010_1101_0011
Wanted_Result	(0x4e272ad3 701150400.000000) is 100_1110_0010_0111_0010_1010_1101_0011
894: SAME

*********************** 60056336846042014912142639104.000000 + 1300490752818554483693564766334222336.000000 END*********************
Input:Alpha		(0x6f420d70 60056336846042014912142639104.000000) is 110_1111_0100_0010_0000_1101_0111_0000
Input:Bravo		(0x7b7a7725 1300490752818554483693564766334222336.000000) is 111_1011_0111_1010_0111_0111_0010_0101
Result:Verilog	(0x7b7a7725 1300490752818554483693564766334222336.000000) is 111_1011_0111_1010_0111_0111_0010_0101
Result:CPP_Sim	(0x7b7a7726 1300490832046716997957902359878172672.000000) is 111_1011_0111_1010_0111_0111_0010_0110
Wanted_Result	(0x7b7a7726 1300490832046716997957902359878172672.000000) is 111_1011_0111_1010_0111_0111_0010_0110
895: ERROR

*********************** 4290885.500000 + 0.041173 END*********************
Input:Alpha		(0x4a82f28b 4290885.500000) is 100_1010_1000_0010_1111_0010_1000_1011
Input:Bravo		(0x3d28a586 0.041173) is 11_1101_0010_1000_1010_0101_1000_0110
Result:Verilog	(0x4a82f28b 4290885.500000) is 100_1010_1000_0010_1111_0010_1000_1011
Result:CPP_Sim	(0x4a82f28b 4290885.500000) is 100_1010_1000_0010_1111_0010_1000_1011
Wanted_Result	(0x4a82f28b 4290885.500000) is 100_1010_1000_0010_1111_0010_1000_1011
896: SAME

*********************** 0.000000 + 63848690772536998242023951918732148736.000000 END*********************
Input:Alpha		(0x0cb03a5a 0.000000) is _1100_1011_0000_0011_1010_0101_1010
Input:Bravo		(0x7e40233e 63848690772536998242023951918732148736.000000) is 111_1110_0100_0000_0010_0011_0011_1110
Result:Verilog	(0x7e40233e 63848690772536998242023951918732148736.000000) is 111_1110_0100_0000_0010_0011_0011_1110
Result:CPP_Sim	(0x7e40233e 63848690772536998242023951918732148736.000000) is 111_1110_0100_0000_0010_0011_0011_1110
Wanted_Result	(0x7e40233e 63848690772536998242023951918732148736.000000) is 111_1110_0100_0000_0010_0011_0011_1110
897: SAME

*********************** 0.000014 + 0.000000 END*********************
Input:Alpha		(0x376d5466 0.000014) is 11_0111_0110_1101_0101_0100_0110_0110
Input:Bravo		(0x1a7acae5 0.000000) is 1_1010_0111_1010_1100_1010_1110_0101
Result:Verilog	(0x376d5466 0.000014) is 11_0111_0110_1101_0101_0100_0110_0110
Result:CPP_Sim	(0x376d5466 0.000014) is 11_0111_0110_1101_0101_0100_0110_0110
Wanted_Result	(0x376d5466 0.000014) is 11_0111_0110_1101_0101_0100_0110_0110
898: SAME

*********************** 102.553650 + 1102044.125000 END*********************
Input:Alpha		(0x42cd1b78 102.553650) is 100_0010_1100_1101_0001_1011_0111_1000
Input:Bravo		(0x498686e1 1102044.125000) is 100_1001_1000_0110_1000_0110_1110_0001
Result:Verilog	(0x49868a15 1102146.625000) is 100_1001_1000_0110_1000_1010_0001_0101
Result:CPP_Sim	(0x49868a15 1102146.625000) is 100_1001_1000_0110_1000_1010_0001_0101
Wanted_Result	(0x49868a15 1102146.625000) is 100_1001_1000_0110_1000_1010_0001_0101
899: SAME

*********************** 0.000000 + 0.011435 END*********************
Input:Alpha		(0x1d782d40 0.000000) is 1_1101_0111_1000_0010_1101_0100_0000
Input:Bravo		(0x3c3b5ab3 0.011435) is 11_1100_0011_1011_0101_1010_1011_0011
Result:Verilog	(0x3c3b5ab3 0.011435) is 11_1100_0011_1011_0101_1010_1011_0011
Result:CPP_Sim	(0x3c3b5ab3 0.011435) is 11_1100_0011_1011_0101_1010_1011_0011
Wanted_Result	(0x3c3b5ab3 0.011435) is 11_1100_0011_1011_0101_1010_1011_0011
900: SAME

*********************** 79501864.000000 + 16886613231603686992694466275719512064.000000 END*********************
Input:Alpha		(0x4c97a345 79501864.000000) is 100_1100_1001_0111_1010_0011_0100_0101
Input:Bravo		(0x7d4b43e5 16886613231603686992694466275719512064.000000) is 111_1101_0100_1011_0100_0011_1110_0101
Result:Verilog	(0x7d4b43e5 16886613231603686992694466275719512064.000000) is 111_1101_0100_1011_0100_0011_1110_0101
Result:CPP_Sim	(0x7d4b43e5 16886613231603686992694466275719512064.000000) is 111_1101_0100_1011_0100_0011_1110_0101
Wanted_Result	(0x7d4b43e5 16886613231603686992694466275719512064.000000) is 111_1101_0100_1011_0100_0011_1110_0101
901: SAME

*********************** 0.000000 + 0.000014 END*********************
Input:Alpha		(0x09f8e7fb 0.000000) is _1001_1111_1000_1110_0111_1111_1011
Input:Bravo		(0x376411d8 0.000014) is 11_0111_0110_0100_0001_0001_1101_1000
Result:Verilog	(0x376411d8 0.000014) is 11_0111_0110_0100_0001_0001_1101_1000
Result:CPP_Sim	(0x376411d8 0.000014) is 11_0111_0110_0100_0001_0001_1101_1000
Wanted_Result	(0x376411d8 0.000014) is 11_0111_0110_0100_0001_0001_1101_1000
902: SAME

*********************** 1899152398421825970765824.000000 + 7220356494393344.000000 END*********************
Input:Alpha		(0x67c914a1 1899152398421825970765824.000000) is 110_0111_1100_1001_0001_0100_1010_0001
Input:Bravo		(0x59cd3702 7220356494393344.000000) is 101_1001_1100_1101_0011_0111_0000_0010
Result:Verilog	(0x67c914a1 1899152398421825970765824.000000) is 110_0111_1100_1001_0001_0100_1010_0001
Result:CPP_Sim	(0x67c914a1 1899152398421825970765824.000000) is 110_0111_1100_1001_0001_0100_1010_0001
Wanted_Result	(0x67c914a1 1899152398421825970765824.000000) is 110_0111_1100_1001_0001_0100_1010_0001
903: SAME

*********************** 0.000000 + 1627.357422 END*********************
Input:Alpha		(0x25421fdc 0.000000) is 10_0101_0100_0010_0001_1111_1101_1100
Input:Bravo		(0x44cb6b70 1627.357422) is 100_0100_1100_1011_0110_1011_0111_0000
Result:Verilog	(0x44cb6b70 1627.357422) is 100_0100_1100_1011_0110_1011_0111_0000
Result:CPP_Sim	(0x44cb6b70 1627.357422) is 100_0100_1100_1011_0110_1011_0111_0000
Wanted_Result	(0x44cb6b70 1627.357422) is 100_0100_1100_1011_0110_1011_0111_0000
904: SAME

*********************** 29799.861328 + 0.000000 END*********************
Input:Alpha		(0x46e8cfb9 29799.861328) is 100_0110_1110_1000_1100_1111_1011_1001
Input:Bravo		(0x05fefe5a 0.000000) is 101_1111_1110_1111_1110_0101_1010
Result:Verilog	(0x46e8cfb9 29799.861328) is 100_0110_1110_1000_1100_1111_1011_1001
Result:CPP_Sim	(0x46e8cfb9 29799.861328) is 100_0110_1110_1000_1100_1111_1011_1001
Wanted_Result	(0x46e8cfb9 29799.861328) is 100_0110_1110_1000_1100_1111_1011_1001
905: SAME

*********************** 25024322863104.000000 + 7670539532248713338552320.000000 END*********************
Input:Alpha		(0x55b6136f 25024322863104.000000) is 101_0101_1011_0110_0001_0011_0110_1111
Input:Bravo		(0x68cb0999 7670539532248713338552320.000000) is 110_1000_1100_1011_0000_1001_1001_1001
Result:Verilog	(0x68cb0999 7670539532248713338552320.000000) is 110_1000_1100_1011_0000_1001_1001_1001
Result:CPP_Sim	(0x68cb0999 7670539532248713338552320.000000) is 110_1000_1100_1011_0000_1001_1001_1001
Wanted_Result	(0x68cb0999 7670539532248713338552320.000000) is 110_1000_1100_1011_0000_1001_1001_1001
906: SAME

*********************** 211168681357475840.000000 + 850270464.000000 END*********************
Input:Alpha		(0x5c3b8e33 211168681357475840.000000) is 101_1100_0011_1011_1000_1110_0011_0011
Input:Bravo		(0x4e4ab864 850270464.000000) is 100_1110_0100_1010_1011_1000_0110_0100
Result:Verilog	(0x5c3b8e33 211168681357475840.000000) is 101_1100_0011_1011_1000_1110_0011_0011
Result:CPP_Sim	(0x5c3b8e33 211168681357475840.000000) is 101_1100_0011_1011_1000_1110_0011_0011
Wanted_Result	(0x5c3b8e33 211168681357475840.000000) is 101_1100_0011_1011_1000_1110_0011_0011
907: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x19001b71 0.000000) is 1_1001_0000_0000_0001_1011_0111_0001
Input:Bravo		(0x0a35ee6c 0.000000) is _1010_0011_0101_1110_1110_0110_1100
Result:Verilog	(0x19001b71 0.000000) is 1_1001_0000_0000_0001_1011_0111_0001
Result:CPP_Sim	(0x19001b71 0.000000) is 1_1001_0000_0000_0001_1011_0111_0001
Wanted_Result	(0x19001b71 0.000000) is 1_1001_0000_0000_0001_1011_0111_0001
908: SAME

*********************** 115635.242188 + 0.000021 END*********************
Input:Alpha		(0x47e1d99f 115635.242188) is 100_0111_1110_0001_1101_1001_1001_1111
Input:Bravo		(0x37b30861 0.000021) is 11_0111_1011_0011_0000_1000_0110_0001
Result:Verilog	(0x47e1d99f 115635.242188) is 100_0111_1110_0001_1101_1001_1001_1111
Result:CPP_Sim	(0x47e1d99f 115635.242188) is 100_0111_1110_0001_1101_1001_1001_1111
Wanted_Result	(0x47e1d99f 115635.242188) is 100_0111_1110_0001_1101_1001_1001_1111
909: SAME

*********************** 972402003542016.000000 + 0.000010 END*********************
Input:Alpha		(0x585d193f 972402003542016.000000) is 101_1000_0101_1101_0001_1001_0011_1111
Input:Bravo		(0x3723e70f 0.000010) is 11_0111_0010_0011_1110_0111_0000_1111
Result:Verilog	(0x585d193f 972402003542016.000000) is 101_1000_0101_1101_0001_1001_0011_1111
Result:CPP_Sim	(0x585d193f 972402003542016.000000) is 101_1000_0101_1101_0001_1001_0011_1111
Wanted_Result	(0x585d193f 972402003542016.000000) is 101_1000_0101_1101_0001_1001_0011_1111
910: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x332d7f86 0.000000) is 11_0011_0010_1101_0111_1111_1000_0110
Input:Bravo		(0x22e00bca 0.000000) is 10_0010_1110_0000_0000_1011_1100_1010
Result:Verilog	(0x332d7f86 0.000000) is 11_0011_0010_1101_0111_1111_1000_0110
Result:CPP_Sim	(0x332d7f86 0.000000) is 11_0011_0010_1101_0111_1111_1000_0110
Wanted_Result	(0x332d7f86 0.000000) is 11_0011_0010_1101_0111_1111_1000_0110
911: SAME

*********************** 64824212736928143033805865746432.000000 + 1.732235 END*********************
Input:Alpha		(0x744c8c95 64824212736928143033805865746432.000000) is 111_0100_0100_1100_1000_1100_1001_0101
Input:Bravo		(0x3fddb9e0 1.732235) is 11_1111_1101_1101_1011_1001_1110_0000
Result:Verilog	(0x744c8c95 64824212736928143033805865746432.000000) is 111_0100_0100_1100_1000_1100_1001_0101
Result:CPP_Sim	(0x744c8c95 64824212736928143033805865746432.000000) is 111_0100_0100_1100_1000_1100_1001_0101
Wanted_Result	(0x744c8c95 64824212736928143033805865746432.000000) is 111_0100_0100_1100_1000_1100_1001_0101
912: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x21202f08 0.000000) is 10_0001_0010_0000_0010_1111_0000_1000
Input:Bravo		(0x2bb9e0fb 0.000000) is 10_1011_1011_1001_1110_0000_1111_1011
Result:Verilog	(0x2bb9e100 0.000000) is 10_1011_1011_1001_1110_0001_0000_0000
Result:CPP_Sim	(0x2bb9e100 0.000000) is 10_1011_1011_1001_1110_0001_0000_0000
Wanted_Result	(0x2bb9e100 0.000000) is 10_1011_1011_1001_1110_0001_0000_0000
913: SAME

*********************** 15236145226973184.000000 + 8754493272449978728448.000000 END*********************
Input:Alpha		(0x5a5884c6 15236145226973184.000000) is 101_1010_0101_1000_1000_0100_1100_0110
Input:Bravo		(0x63ed4a80 8754493272449978728448.000000) is 110_0011_1110_1101_0100_1010_1000_0000
Result:Verilog	(0x63ed4a9b 8754508472098721103872.000000) is 110_0011_1110_1101_0100_1010_1001_1011
Result:CPP_Sim	(0x63ed4a9b 8754508472098721103872.000000) is 110_0011_1110_1101_0100_1010_1001_1011
Wanted_Result	(0x63ed4a9b 8754508472098721103872.000000) is 110_0011_1110_1101_0100_1010_1001_1011
914: SAME

*********************** 243903201958890665255320420352000.000000 + 8465691334794290856686182878674944.000000 END*********************
Input:Alpha		(0x754067dc 243903201958890665255320420352000.000000) is 111_0101_0100_0000_0110_0111_1101_1100
Input:Bravo		(0x77d0b206 8465691334794290856686182878674944.000000) is 111_0111_1101_0000_1011_0010_0000_0110
Result:Verilog	(0x77d6b544 8709593995154414334587633030660096.000000) is 111_0111_1101_0110_1011_0101_0100_0100
Result:CPP_Sim	(0x77d6b545 8709594614124433977277770480222208.000000) is 111_0111_1101_0110_1011_0101_0100_0101
Wanted_Result	(0x77d6b545 8709594614124433977277770480222208.000000) is 111_0111_1101_0110_1011_0101_0100_0101
915: ERROR

*********************** 0.000000 + 27.005436 END*********************
Input:Alpha		(0x2028a533 0.000000) is 10_0000_0010_1000_1010_0101_0011_0011
Input:Bravo		(0x41d80b22 27.005436) is 100_0001_1101_1000_0000_1011_0010_0010
Result:Verilog	(0x41d80b22 27.005436) is 100_0001_1101_1000_0000_1011_0010_0010
Result:CPP_Sim	(0x41d80b22 27.005436) is 100_0001_1101_1000_0000_1011_0010_0010
Wanted_Result	(0x41d80b22 27.005436) is 100_0001_1101_1000_0000_1011_0010_0010
916: SAME

*********************** 197703569834956980907087033794560.000000 + 0.000000 END*********************
Input:Alpha		(0x751bf5eb 197703569834956980907087033794560.000000) is 111_0101_0001_1011_1111_0101_1110_1011
Input:Bravo		(0x2a218d2f 0.000000) is 10_1010_0010_0001_1000_1101_0010_1111
Result:Verilog	(0x751bf5eb 197703569834956980907087033794560.000000) is 111_0101_0001_1011_1111_0101_1110_1011
Result:CPP_Sim	(0x751bf5eb 197703569834956980907087033794560.000000) is 111_0101_0001_1011_1111_0101_1110_1011
Wanted_Result	(0x751bf5eb 197703569834956980907087033794560.000000) is 111_0101_0001_1011_1111_0101_1110_1011
917: SAME

*********************** 61046220244629900438750138682310656.000000 + 515754928627515392.000000 END*********************
Input:Alpha		(0x793c1cfa 61046220244629900438750138682310656.000000) is 111_1001_0011_1100_0001_1100_1111_1010
Input:Bravo		(0x5ce50a8c 515754928627515392.000000) is 101_1100_1110_0101_0000_1010_1000_1100
Result:Verilog	(0x793c1cfa 61046220244629900438750138682310656.000000) is 111_1001_0011_1100_0001_1100_1111_1010
Result:CPP_Sim	(0x793c1cfa 61046220244629900438750138682310656.000000) is 111_1001_0011_1100_0001_1100_1111_1010
Wanted_Result	(0x793c1cfa 61046220244629900438750138682310656.000000) is 111_1001_0011_1100_0001_1100_1111_1010
918: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x03eec431 0.000000) is 11_1110_1110_1100_0100_0011_0001
Input:Bravo		(0x1e7e3cd6 0.000000) is 1_1110_0111_1110_0011_1100_1101_0110
Result:Verilog	(0x1e7e3cd6 0.000000) is 1_1110_0111_1110_0011_1100_1101_0110
Result:CPP_Sim	(0x1e7e3cd6 0.000000) is 1_1110_0111_1110_0011_1100_1101_0110
Wanted_Result	(0x1e7e3cd6 0.000000) is 1_1110_0111_1110_0011_1100_1101_0110
919: SAME

*********************** 0.000000 + 7064053.500000 END*********************
Input:Alpha		(0x21b075fc 0.000000) is 10_0001_1011_0000_0111_0101_1111_1100
Input:Bravo		(0x4ad793eb 7064053.500000) is 100_1010_1101_0111_1001_0011_1110_1011
Result:Verilog	(0x4ad793eb 7064053.500000) is 100_1010_1101_0111_1001_0011_1110_1011
Result:CPP_Sim	(0x4ad793eb 7064053.500000) is 100_1010_1101_0111_1001_0011_1110_1011
Wanted_Result	(0x4ad793eb 7064053.500000) is 100_1010_1101_0111_1001_0011_1110_1011
920: SAME

*********************** 0.000000 + 4675841891485399117025605593333760.000000 END*********************
Input:Alpha		(0x247d3b31 0.000000) is 10_0100_0111_1101_0011_1011_0011_0001
Input:Bravo		(0x7766896c 4675841891485399117025605593333760.000000) is 111_0111_0110_0110_1000_1001_0110_1100
Result:Verilog	(0x7766896c 4675841891485399117025605593333760.000000) is 111_0111_0110_0110_1000_1001_0110_1100
Result:CPP_Sim	(0x7766896c 4675841891485399117025605593333760.000000) is 111_0111_0110_0110_1000_1001_0110_1100
Wanted_Result	(0x7766896c 4675841891485399117025605593333760.000000) is 111_0111_0110_0110_1000_1001_0110_1100
921: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x33a29d84 0.000000) is 11_0011_1010_0010_1001_1101_1000_0100
Input:Bravo		(0x00b8c964 0.000000) is _1011_1000_1100_1001_0110_0100
Result:Verilog	(0x33a29d84 0.000000) is 11_0011_1010_0010_1001_1101_1000_0100
Result:CPP_Sim	(0x33a29d84 0.000000) is 11_0011_1010_0010_1001_1101_1000_0100
Wanted_Result	(0x33a29d84 0.000000) is 11_0011_1010_0010_1001_1101_1000_0100
922: SAME

*********************** 5672.226562 + 85313448.000000 END*********************
Input:Alpha		(0x45b141d0 5672.226562) is 100_0101_1011_0001_0100_0001_1101_0000
Input:Bravo		(0x4ca2b8f5 85313448.000000) is 100_1100_1010_0010_1011_1000_1111_0101
Result:Verilog	(0x4ca2bbba 85319120.000000) is 100_1100_1010_0010_1011_1011_1011_1010
Result:CPP_Sim	(0x4ca2bbba 85319120.000000) is 100_1100_1010_0010_1011_1011_1011_1010
Wanted_Result	(0x4ca2bbba 85319120.000000) is 100_1100_1010_0010_1011_1011_1011_1010
923: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0aeeb7d0 0.000000) is _1010_1110_1110_1011_0111_1101_0000
Input:Bravo		(0x0d931b6f 0.000000) is _1101_1001_0011_0001_1011_0110_1111
Result:Verilog	(0x0d96d64e 0.000000) is _1101_1001_0110_1101_0110_0100_1110
Result:CPP_Sim	(0x0d96d64e 0.000000) is _1101_1001_0110_1101_0110_0100_1110
Wanted_Result	(0x0d96d64e 0.000000) is _1101_1001_0110_1101_0110_0100_1110
924: SAME

*********************** 0.000000 + 3759753306241616576512.000000 END*********************
Input:Alpha		(0x0455c156 0.000000) is 100_0101_0101_1100_0001_0101_0110
Input:Bravo		(0x634bd10f 3759753306241616576512.000000) is 110_0011_0100_1011_1101_0001_0000_1111
Result:Verilog	(0x634bd10f 3759753306241616576512.000000) is 110_0011_0100_1011_1101_0001_0000_1111
Result:CPP_Sim	(0x634bd10f 3759753306241616576512.000000) is 110_0011_0100_1011_1101_0001_0000_1111
Wanted_Result	(0x634bd10f 3759753306241616576512.000000) is 110_0011_0100_1011_1101_0001_0000_1111
925: SAME

*********************** 1464.078003 + 0.000016 END*********************
Input:Alpha		(0x44b7027f 1464.078003) is 100_0100_1011_0111_0000_0010_0111_1111
Input:Bravo		(0x378340dd 0.000016) is 11_0111_1000_0011_0100_0000_1101_1101
Result:Verilog	(0x44b7027f 1464.078003) is 100_0100_1011_0111_0000_0010_0111_1111
Result:CPP_Sim	(0x44b7027f 1464.078003) is 100_0100_1011_0111_0000_0010_0111_1111
Wanted_Result	(0x44b7027f 1464.078003) is 100_0100_1011_0111_0000_0010_0111_1111
926: SAME

*********************** 0.000000 + 0.000125 END*********************
Input:Alpha		(0x062bdcd9 0.000000) is 110_0010_1011_1101_1100_1101_1001
Input:Bravo		(0x39038f14 0.000125) is 11_1001_0000_0011_1000_1111_0001_0100
Result:Verilog	(0x39038f14 0.000125) is 11_1001_0000_0011_1000_1111_0001_0100
Result:CPP_Sim	(0x39038f14 0.000125) is 11_1001_0000_0011_1000_1111_0001_0100
Wanted_Result	(0x39038f14 0.000125) is 11_1001_0000_0011_1000_1111_0001_0100
927: SAME

*********************** 4563125284513396493580559259271168.000000 + 0.000000 END*********************
Input:Alpha		(0x7760fabd 4563125284513396493580559259271168.000000) is 111_0111_0110_0000_1111_1010_1011_1101
Input:Bravo		(0x274c0be2 0.000000) is 10_0111_0100_1100_0000_1011_1110_0010
Result:Verilog	(0x7760fabd 4563125284513396493580559259271168.000000) is 111_0111_0110_0000_1111_1010_1011_1101
Result:CPP_Sim	(0x7760fabd 4563125284513396493580559259271168.000000) is 111_0111_0110_0000_1111_1010_1011_1101
Wanted_Result	(0x7760fabd 4563125284513396493580559259271168.000000) is 111_0111_0110_0000_1111_1010_1011_1101
928: SAME

*********************** 27956076672503844438016.000000 + 99588530176.000000 END*********************
Input:Alpha		(0x64bd7010 27956076672503844438016.000000) is 110_0100_1011_1101_0111_0000_0001_0000
Input:Bravo		(0x51b97f83 99588530176.000000) is 101_0001_1011_1001_0111_1111_1000_0011
Result:Verilog	(0x64bd7010 27956076672503844438016.000000) is 110_0100_1011_1101_0111_0000_0001_0000
Result:CPP_Sim	(0x64bd7010 27956076672503844438016.000000) is 110_0100_1011_1101_0111_0000_0001_0000
Wanted_Result	(0x64bd7010 27956076672503844438016.000000) is 110_0100_1011_1101_0111_0000_0001_0000
929: SAME

*********************** 0.000000 + 8931322215006208.000000 END*********************
Input:Alpha		(0x0b395662 0.000000) is _1011_0011_1001_0101_0110_0110_0010
Input:Bravo		(0x59fdd7ec 8931322215006208.000000) is 101_1001_1111_1101_1101_0111_1110_1100
Result:Verilog	(0x59fdd7ec 8931322215006208.000000) is 101_1001_1111_1101_1101_0111_1110_1100
Result:CPP_Sim	(0x59fdd7ec 8931322215006208.000000) is 101_1001_1111_1101_1101_0111_1110_1100
Wanted_Result	(0x59fdd7ec 8931322215006208.000000) is 101_1001_1111_1101_1101_0111_1110_1100
930: SAME

*********************** 1132081.125000 + 0.000000 END*********************
Input:Alpha		(0x498a3189 1132081.125000) is 100_1001_1000_1010_0011_0001_1000_1001
Input:Bravo		(0x2b61fb96 0.000000) is 10_1011_0110_0001_1111_1011_1001_0110
Result:Verilog	(0x498a3189 1132081.125000) is 100_1001_1000_1010_0011_0001_1000_1001
Result:CPP_Sim	(0x498a3189 1132081.125000) is 100_1001_1000_1010_0011_0001_1000_1001
Wanted_Result	(0x498a3189 1132081.125000) is 100_1001_1000_1010_0011_0001_1000_1001
931: SAME

*********************** 0.000000 + 0.324520 END*********************
Input:Alpha		(0x1bd5e30e 0.000000) is 1_1011_1101_0101_1110_0011_0000_1110
Input:Bravo		(0x3ea62774 0.324520) is 11_1110_1010_0110_0010_0111_0111_0100
Result:Verilog	(0x3ea62774 0.324520) is 11_1110_1010_0110_0010_0111_0111_0100
Result:CPP_Sim	(0x3ea62774 0.324520) is 11_1110_1010_0110_0010_0111_0111_0100
Wanted_Result	(0x3ea62774 0.324520) is 11_1110_1010_0110_0010_0111_0111_0100
932: SAME

*********************** 18077930487808.000000 + 0.000000 END*********************
Input:Alpha		(0x558388c5 18077930487808.000000) is 101_0101_1000_0011_1000_1000_1100_0101
Input:Bravo		(0x15120008 0.000000) is 1_0101_0001_0010_0000_0000_0000_1000
Result:Verilog	(0x558388c5 18077930487808.000000) is 101_0101_1000_0011_1000_1000_1100_0101
Result:CPP_Sim	(0x558388c5 18077930487808.000000) is 101_0101_1000_0011_1000_1000_1100_0101
Wanted_Result	(0x558388c5 18077930487808.000000) is 101_0101_1000_0011_1000_1000_1100_0101
933: SAME

*********************** 0.000000 + 4262597738102784.000000 END*********************
Input:Alpha		(0x1b8b3201 0.000000) is 1_1011_1000_1011_0011_0010_0000_0001
Input:Bravo		(0x59724cf6 4262597738102784.000000) is 101_1001_0111_0010_0100_1100_1111_0110
Result:Verilog	(0x59724cf6 4262597738102784.000000) is 101_1001_0111_0010_0100_1100_1111_0110
Result:CPP_Sim	(0x59724cf6 4262597738102784.000000) is 101_1001_0111_0010_0100_1100_1111_0110
Wanted_Result	(0x59724cf6 4262597738102784.000000) is 101_1001_0111_0010_0100_1100_1111_0110
934: SAME

*********************** 0.000000 + 0.045815 END*********************
Input:Alpha		(0x33903cdf 0.000000) is 11_0011_1001_0000_0011_1100_1101_1111
Input:Bravo		(0x3d3ba7fd 0.045815) is 11_1101_0011_1011_1010_0111_1111_1101
Result:Verilog	(0x3d3ba80f 0.045815) is 11_1101_0011_1011_1010_1000_0000_1111
Result:CPP_Sim	(0x3d3ba80f 0.045815) is 11_1101_0011_1011_1010_1000_0000_1111
Wanted_Result	(0x3d3ba80f 0.045815) is 11_1101_0011_1011_1010_1000_0000_1111
935: SAME

*********************** 0.000000 + 622187216109568.000000 END*********************
Input:Alpha		(0x2449e0e1 0.000000) is 10_0100_0100_1001_1110_0000_1110_0001
Input:Bravo		(0x580d7810 622187216109568.000000) is 101_1000_0000_1101_0111_1000_0001_0000
Result:Verilog	(0x580d7810 622187216109568.000000) is 101_1000_0000_1101_0111_1000_0001_0000
Result:CPP_Sim	(0x580d7810 622187216109568.000000) is 101_1000_0000_1101_0111_1000_0001_0000
Wanted_Result	(0x580d7810 622187216109568.000000) is 101_1000_0000_1101_0111_1000_0001_0000
936: SAME

*********************** 0.000000 + 520055242620928.000000 END*********************
Input:Alpha		(0x34a23169 0.000000) is 11_0100_1010_0010_0011_0001_0110_1001
Input:Bravo		(0x57ec7e66 520055242620928.000000) is 101_0111_1110_1100_0111_1110_0110_0110
Result:Verilog	(0x57ec7e66 520055242620928.000000) is 101_0111_1110_1100_0111_1110_0110_0110
Result:CPP_Sim	(0x57ec7e66 520055242620928.000000) is 101_0111_1110_1100_0111_1110_0110_0110
Wanted_Result	(0x57ec7e66 520055242620928.000000) is 101_0111_1110_1100_0111_1110_0110_0110
937: SAME

*********************** 1743875370647552.000000 + 274477927372173599762567271228112896.000000 END*********************
Input:Alpha		(0x58c64174 1743875370647552.000000) is 101_1000_1100_0110_0100_0001_0111_0100
Input:Bravo		(0x7a53733a 274477927372173599762567271228112896.000000) is 111_1010_0101_0011_0111_0011_0011_1010
Result:Verilog	(0x7a53733a 274477927372173599762567271228112896.000000) is 111_1010_0101_0011_0111_0011_0011_1010
Result:CPP_Sim	(0x7a53733a 274477927372173599762567271228112896.000000) is 111_1010_0101_0011_0111_0011_0011_1010
Wanted_Result	(0x7a53733a 274477927372173599762567271228112896.000000) is 111_1010_0101_0011_0111_0011_0011_1010
938: SAME

*********************** 0.000000 + 6676750828963159343104.000000 END*********************
Input:Alpha		(0x248f375b 0.000000) is 10_0100_1000_1111_0011_0111_0101_1011
Input:Bravo		(0x63b4f944 6676750828963159343104.000000) is 110_0011_1011_0100_1111_1001_0100_0100
Result:Verilog	(0x63b4f944 6676750828963159343104.000000) is 110_0011_1011_0100_1111_1001_0100_0100
Result:CPP_Sim	(0x63b4f944 6676750828963159343104.000000) is 110_0011_1011_0100_1111_1001_0100_0100
Wanted_Result	(0x63b4f944 6676750828963159343104.000000) is 110_0011_1011_0100_1111_1001_0100_0100
939: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x07e68ea9 0.000000) is 111_1110_0110_1000_1110_1010_1001
Input:Bravo		(0x28e4f8b2 0.000000) is 10_1000_1110_0100_1111_1000_1011_0010
Result:Verilog	(0x28e4f8b2 0.000000) is 10_1000_1110_0100_1111_1000_1011_0010
Result:CPP_Sim	(0x28e4f8b2 0.000000) is 10_1000_1110_0100_1111_1000_1011_0010
Wanted_Result	(0x28e4f8b2 0.000000) is 10_1000_1110_0100_1111_1000_1011_0010
940: SAME

*********************** 32970.324219 + 82610496.000000 END*********************
Input:Alpha		(0x4700ca53 32970.324219) is 100_0111_0000_0000_1100_1010_0101_0011
Input:Bravo		(0x4c9d9128 82610496.000000) is 100_1100_1001_1101_1001_0001_0010_1000
Result:Verilog	(0x4c9da141 82643464.000000) is 100_1100_1001_1101_1010_0001_0100_0001
Result:CPP_Sim	(0x4c9da141 82643464.000000) is 100_1100_1001_1101_1010_0001_0100_0001
Wanted_Result	(0x4c9da141 82643464.000000) is 100_1100_1001_1101_1010_0001_0100_0001
941: SAME

*********************** 66934252482538242048.000000 + 181039808.000000 END*********************
Input:Alpha		(0x6068398f 66934252482538242048.000000) is 110_0000_0110_1000_0011_1001_1000_1111
Input:Bravo		(0x4d2ca72c 181039808.000000) is 100_1101_0010_1100_1010_0111_0010_1100
Result:Verilog	(0x6068398f 66934252482538242048.000000) is 110_0000_0110_1000_0011_1001_1000_1111
Result:CPP_Sim	(0x6068398f 66934252482538242048.000000) is 110_0000_0110_1000_0011_1001_1000_1111
Wanted_Result	(0x6068398f 66934252482538242048.000000) is 110_0000_0110_1000_0011_1001_1000_1111
942: SAME

*********************** 0.000000 + 442452901101568.000000 END*********************
Input:Alpha		(0x05a1203d 0.000000) is 101_1010_0001_0010_0000_0011_1101
Input:Bravo		(0x57c9344c 442452901101568.000000) is 101_0111_1100_1001_0011_0100_0100_1100
Result:Verilog	(0x57c9344c 442452901101568.000000) is 101_0111_1100_1001_0011_0100_0100_1100
Result:CPP_Sim	(0x57c9344c 442452901101568.000000) is 101_0111_1100_1001_0011_0100_0100_1100
Wanted_Result	(0x57c9344c 442452901101568.000000) is 101_0111_1100_1001_0011_0100_0100_1100
943: SAME

*********************** 78815996181028204381236325515264.000000 + 67265743281818645332754432.000000 END*********************
Input:Alpha		(0x7478b30e 78815996181028204381236325515264.000000) is 111_0100_0111_1000_1011_0011_0000_1110
Input:Bravo		(0x6a5e904d 67265743281818645332754432.000000) is 110_1010_0101_1110_1001_0000_0100_1101
Result:Verilog	(0x7478b31b 78816059045170824341953410236416.000000) is 111_0100_0111_1000_1011_0011_0001_1011
Result:CPP_Sim	(0x7478b31c 78816063880874102800470109061120.000000) is 111_0100_0111_1000_1011_0011_0001_1100
Wanted_Result	(0x7478b31c 78816063880874102800470109061120.000000) is 111_0100_0111_1000_1011_0011_0001_1100
944: ERROR

*********************** 0.000000 + nan END*********************
Input:Alpha		(0x2982b3d0 0.000000) is 10_1001_1000_0010_1011_0011_1101_0000
Input:Bravo		(0x7fb20971 nan) is 111_1111_1011_0010_0000_1001_0111_0001
Result:Verilog	(0x7fb20971 nan) is 111_1111_1011_0010_0000_1001_0111_0001
Result:CPP_Sim	(0x7fb20971 nan) is 111_1111_1011_0010_0000_1001_0111_0001
Wanted_Result	(0x7ff20971 nan) is 111_1111_1111_0010_0000_1001_0111_0001
945: ERROR

*********************** 881.628479 + 11162922413644040985830676758528.000000 END*********************
Input:Alpha		(0x445c6839 881.628479) is 100_0100_0101_1100_0110_1000_0011_1001
Input:Bravo		(0x730ce559 11162922413644040985830676758528.000000) is 111_0011_0000_1100_1110_0101_0101_1001
Result:Verilog	(0x730ce559 11162922413644040985830676758528.000000) is 111_0011_0000_1100_1110_0101_0101_1001
Result:CPP_Sim	(0x730ce559 11162922413644040985830676758528.000000) is 111_0011_0000_1100_1110_0101_0101_1001
Wanted_Result	(0x730ce559 11162922413644040985830676758528.000000) is 111_0011_0000_1100_1110_0101_0101_1001
946: SAME

*********************** 0.000000 + 51389766107366686720.000000 END*********************
Input:Alpha		(0x2b140507 0.000000) is 10_1011_0001_0100_0000_0101_0000_0111
Input:Bravo		(0x60324b48 51389766107366686720.000000) is 110_0000_0011_0010_0100_1011_0100_1000
Result:Verilog	(0x60324b48 51389766107366686720.000000) is 110_0000_0011_0010_0100_1011_0100_1000
Result:CPP_Sim	(0x60324b48 51389766107366686720.000000) is 110_0000_0011_0010_0100_1011_0100_1000
Wanted_Result	(0x60324b48 51389766107366686720.000000) is 110_0000_0011_0010_0100_1011_0100_1000
947: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x31b30cce 0.000000) is 11_0001_1011_0011_0000_1100_1100_1110
Input:Bravo		(0x00978dcc 0.000000) is _1001_0111_1000_1101_1100_1100
Result:Verilog	(0x31b30cce 0.000000) is 11_0001_1011_0011_0000_1100_1100_1110
Result:CPP_Sim	(0x31b30cce 0.000000) is 11_0001_1011_0011_0000_1100_1100_1110
Wanted_Result	(0x31b30cce 0.000000) is 11_0001_1011_0011_0000_1100_1100_1110
948: SAME

*********************** 248832447081567683501167189426176.000000 + 199486704.000000 END*********************
Input:Alpha		(0x75444b50 248832447081567683501167189426176.000000) is 111_0101_0100_0100_0100_1011_0101_0000
Input:Bravo		(0x4d3e3ecf 199486704.000000) is 100_1101_0011_1110_0011_1110_1100_1111
Result:Verilog	(0x75444b50 248832447081567683501167189426176.000000) is 111_0101_0100_0100_0100_1011_0101_0000
Result:CPP_Sim	(0x75444b50 248832447081567683501167189426176.000000) is 111_0101_0100_0100_0100_1011_0101_0000
Wanted_Result	(0x75444b50 248832447081567683501167189426176.000000) is 111_0101_0100_0100_0100_1011_0101_0000
949: SAME

*********************** 9700649641967616.000000 + 0.000000 END*********************
Input:Alpha		(0x5a09dac2 9700649641967616.000000) is 101_1010_0000_1001_1101_1010_1100_0010
Input:Bravo		(0x28d4882f 0.000000) is 10_1000_1101_0100_1000_1000_0010_1111
Result:Verilog	(0x5a09dac2 9700649641967616.000000) is 101_1010_0000_1001_1101_1010_1100_0010
Result:CPP_Sim	(0x5a09dac2 9700649641967616.000000) is 101_1010_0000_1001_1101_1010_1100_0010
Wanted_Result	(0x5a09dac2 9700649641967616.000000) is 101_1010_0000_1001_1101_1010_1100_0010
950: SAME

*********************** 0.000000 + 70360348234584565205797004970481942528.000000 END*********************
Input:Alpha		(0x0a79e6cc 0.000000) is _1010_0111_1001_1110_0110_1100_1100
Input:Bravo		(0x7e53bba4 70360348234584565205797004970481942528.000000) is 111_1110_0101_0011_1011_1011_1010_0100
Result:Verilog	(0x7e53bba4 70360348234584565205797004970481942528.000000) is 111_1110_0101_0011_1011_1011_1010_0100
Result:CPP_Sim	(0x7e53bba4 70360348234584565205797004970481942528.000000) is 111_1110_0101_0011_1011_1011_1010_0100
Wanted_Result	(0x7e53bba4 70360348234584565205797004970481942528.000000) is 111_1110_0101_0011_1011_1011_1010_0100
951: SAME

*********************** 0.000000 + 0.609744 END*********************
Input:Alpha		(0x00e2003f 0.000000) is _1110_0010_0000_0000_0011_1111
Input:Bravo		(0x3f1c1836 0.609744) is 11_1111_0001_1100_0001_1000_0011_0110
Result:Verilog	(0x3f1c1836 0.609744) is 11_1111_0001_1100_0001_1000_0011_0110
Result:CPP_Sim	(0x3f1c1836 0.609744) is 11_1111_0001_1100_0001_1000_0011_0110
Wanted_Result	(0x3f1c1836 0.609744) is 11_1111_0001_1100_0001_1000_0011_0110
952: SAME

*********************** 52838877102080.000000 + 5920004142792704.000000 END*********************
Input:Alpha		(0x56403a0a 52838877102080.000000) is 101_0110_0100_0000_0011_1010_0000_1010
Input:Bravo		(0x59a841b3 5920004142792704.000000) is 101_1001_1010_1000_0100_0001_1011_0011
Result:Verilog	(0x59a9c227 5972842977951744.000000) is 101_1001_1010_1001_1100_0010_0010_0111
Result:CPP_Sim	(0x59a9c227 5972842977951744.000000) is 101_1001_1010_1001_1100_0010_0010_0111
Wanted_Result	(0x59a9c227 5972842977951744.000000) is 101_1001_1010_1001_1100_0010_0010_0111
953: SAME

*********************** 0.000228 + 538552682023167949280907863741431808.000000 END*********************
Input:Alpha		(0x396f8b70 0.000228) is 11_1001_0110_1111_1000_1011_0111_0000
Input:Bravo		(0x7acf7165 538552682023167949280907863741431808.000000) is 111_1010_1100_1111_0111_0001_0110_0101
Result:Verilog	(0x7acf7165 538552682023167949280907863741431808.000000) is 111_1010_1100_1111_0111_0001_0110_0101
Result:CPP_Sim	(0x7acf7165 538552682023167949280907863741431808.000000) is 111_1010_1100_1111_0111_0001_0110_0101
Wanted_Result	(0x7acf7165 538552682023167949280907863741431808.000000) is 111_1010_1100_1111_0111_0001_0110_0101
954: SAME

*********************** 0.054011 + 13.381371 END*********************
Input:Alpha		(0x3d5d3af7 0.054011) is 11_1101_0101_1101_0011_1010_1111_0111
Input:Bravo		(0x41561a19 13.381371) is 100_0001_0101_0110_0001_1010_0001_1001
Result:Verilog	(0x4156f753 13.435382) is 100_0001_0101_0110_1111_0111_0101_0011
Result:CPP_Sim	(0x4156f754 13.435383) is 100_0001_0101_0110_1111_0111_0101_0100
Wanted_Result	(0x4156f754 13.435383) is 100_0001_0101_0110_1111_0111_0101_0100
955: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x23b46a17 0.000000) is 10_0011_1011_0100_0110_1010_0001_0111
Input:Bravo		(0x045e054a 0.000000) is 100_0101_1110_0000_0101_0100_1010
Result:Verilog	(0x23b46a17 0.000000) is 10_0011_1011_0100_0110_1010_0001_0111
Result:CPP_Sim	(0x23b46a17 0.000000) is 10_0011_1011_0100_0110_1010_0001_0111
Wanted_Result	(0x23b46a17 0.000000) is 10_0011_1011_0100_0110_1010_0001_0111
956: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0df3ab42 0.000000) is _1101_1111_0011_1010_1011_0100_0010
Input:Bravo		(0x041ca3a6 0.000000) is 100_0001_1100_1010_0011_1010_0110
Result:Verilog	(0x0df3ab55 0.000000) is _1101_1111_0011_1010_1011_0101_0101
Result:CPP_Sim	(0x0df3ab56 0.000000) is _1101_1111_0011_1010_1011_0101_0110
Wanted_Result	(0x0df3ab56 0.000000) is _1101_1111_0011_1010_1011_0101_0110
957: ERROR

*********************** 74449870848.000000 + 0.000000 END*********************
Input:Alpha		(0x518aac77 74449870848.000000) is 101_0001_1000_1010_1010_1100_0111_0111
Input:Bravo		(0x1394cb7f 0.000000) is 1_0011_1001_0100_1100_1011_0111_1111
Result:Verilog	(0x518aac77 74449870848.000000) is 101_0001_1000_1010_1010_1100_0111_0111
Result:CPP_Sim	(0x518aac77 74449870848.000000) is 101_0001_1000_1010_1010_1100_0111_0111
Wanted_Result	(0x518aac77 74449870848.000000) is 101_0001_1000_1010_1010_1100_0111_0111
958: SAME

*********************** 129390416687529984.000000 + 8407.879883 END*********************
Input:Alpha		(0x5be5d7f3 129390416687529984.000000) is 101_1011_1110_0101_1101_0111_1111_0011
Input:Bravo		(0x46035f85 8407.879883) is 100_0110_0000_0011_0101_1111_1000_0101
Result:Verilog	(0x5be5d7f3 129390416687529984.000000) is 101_1011_1110_0101_1101_0111_1111_0011
Result:CPP_Sim	(0x5be5d7f3 129390416687529984.000000) is 101_1011_1110_0101_1101_0111_1111_0011
Wanted_Result	(0x5be5d7f3 129390416687529984.000000) is 101_1011_1110_0101_1101_0111_1111_0011
959: SAME

*********************** 40434879950177546421323484506668138496.000000 + 0.000000 END*********************
Input:Alpha		(0x7df35bcc 40434879950177546421323484506668138496.000000) is 111_1101_1111_0011_0101_1011_1100_1100
Input:Bravo		(0x05688bc3 0.000000) is 101_0110_1000_1000_1011_1100_0011
Result:Verilog	(0x7df35bcc 40434879950177546421323484506668138496.000000) is 111_1101_1111_0011_0101_1011_1100_1100
Result:CPP_Sim	(0x7df35bcc 40434879950177546421323484506668138496.000000) is 111_1101_1111_0011_0101_1011_1100_1100
Wanted_Result	(0x7df35bcc 40434879950177546421323484506668138496.000000) is 111_1101_1111_0011_0101_1011_1100_1100
960: SAME

*********************** 5805.120117 + 51.941425 END*********************
Input:Alpha		(0x45b568f6 5805.120117) is 100_0101_1011_0101_0110_1000_1111_0110
Input:Bravo		(0x424fc405 51.941425) is 100_0010_0100_1111_1100_0100_0000_0101
Result:Verilog	(0x45b7087e 5857.061523) is 100_0101_1011_0111_0000_1000_0111_1110
Result:CPP_Sim	(0x45b7087e 5857.061523) is 100_0101_1011_0111_0000_1000_0111_1110
Wanted_Result	(0x45b7087e 5857.061523) is 100_0101_1011_0111_0000_1000_0111_1110
961: SAME

*********************** 19912607203356184486708285301325824.000000 + 498715637177188155311704244224.000000 END*********************
Input:Alpha		(0x7875711c 19912607203356184486708285301325824.000000) is 111_1000_0111_0101_0111_0001_0001_1100
Input:Bravo		(0x70c96dfd 498715637177188155311704244224.000000) is 111_0000_1100_1001_0110_1101_1111_1101
Result:Verilog	(0x787572ae 19913104855251977209578794749263872.000000) is 111_1000_0111_0101_0111_0010_1010_1110
Result:CPP_Sim	(0x787572af 19913106093192016494959069648388096.000000) is 111_1000_0111_0101_0111_0010_1010_1111
Wanted_Result	(0x787572af 19913106093192016494959069648388096.000000) is 111_1000_0111_0101_0111_0010_1010_1111
962: ERROR

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x22820f4d 0.000000) is 10_0010_1000_0010_0000_1111_0100_1101
Input:Bravo		(0x2a287dea 0.000000) is 10_1010_0010_1000_0111_1101_1110_1010
Result:Verilog	(0x2a287eee 0.000000) is 10_1010_0010_1000_0111_1110_1110_1110
Result:CPP_Sim	(0x2a287eee 0.000000) is 10_1010_0010_1000_0111_1110_1110_1110
Wanted_Result	(0x2a287eee 0.000000) is 10_1010_0010_1000_0111_1110_1110_1110
963: SAME

*********************** 1114064508421881985854242553856.000000 + 0.000000 END*********************
Input:Alpha		(0x7160fbc9 1114064508421881985854242553856.000000) is 111_0001_0110_0000_1111_1011_1100_1001
Input:Bravo		(0x17c65a9e 0.000000) is 1_0111_1100_0110_0101_1010_1001_1110
Result:Verilog	(0x7160fbc9 1114064508421881985854242553856.000000) is 111_0001_0110_0000_1111_1011_1100_1001
Result:CPP_Sim	(0x7160fbc9 1114064508421881985854242553856.000000) is 111_0001_0110_0000_1111_1011_1100_1001
Wanted_Result	(0x7160fbc9 1114064508421881985854242553856.000000) is 111_0001_0110_0000_1111_1011_1100_1001
964: SAME

*********************** 4679906358119382841813168142942208.000000 + 15390348.000000 END*********************
Input:Alpha		(0x7766bcb9 4679906358119382841813168142942208.000000) is 111_0111_0110_0110_1011_1100_1011_1001
Input:Bravo		(0x4b6ad68c 15390348.000000) is 100_1011_0110_1010_1101_0110_1000_1100
Result:Verilog	(0x7766bcb9 4679906358119382841813168142942208.000000) is 111_0111_0110_0110_1011_1100_1011_1001
Result:CPP_Sim	(0x7766bcb9 4679906358119382841813168142942208.000000) is 111_0111_0110_0110_1011_1100_1011_1001
Wanted_Result	(0x7766bcb9 4679906358119382841813168142942208.000000) is 111_0111_0110_0110_1011_1100_1011_1001
965: SAME

*********************** 4.840186 + 0.000000 END*********************
Input:Alpha		(0x409ae2cd 4.840186) is 100_0000_1001_1010_1110_0010_1100_1101
Input:Bravo		(0x01e0a386 0.000000) is 1_1110_0000_1010_0011_1000_0110
Result:Verilog	(0x409ae2cd 4.840186) is 100_0000_1001_1010_1110_0010_1100_1101
Result:CPP_Sim	(0x409ae2cd 4.840186) is 100_0000_1001_1010_1110_0010_1100_1101
Wanted_Result	(0x409ae2cd 4.840186) is 100_0000_1001_1010_1110_0010_1100_1101
966: SAME

*********************** 1561158.000000 + 15.805432 END*********************
Input:Alpha		(0x49be9230 1561158.000000) is 100_1001_1011_1110_1001_0010_0011_0000
Input:Bravo		(0x417ce30d 15.805432) is 100_0001_0111_1100_1110_0011_0000_1101
Result:Verilog	(0x49be92ae 1561173.750000) is 100_1001_1011_1110_1001_0010_1010_1110
Result:CPP_Sim	(0x49be92ae 1561173.750000) is 100_1001_1011_1110_1001_0010_1010_1110
Wanted_Result	(0x49be92ae 1561173.750000) is 100_1001_1011_1110_1001_0010_1010_1110
967: SAME

*********************** 7.897917 + 0.000000 END*********************
Input:Alpha		(0x40fcbbbc 7.897917) is 100_0000_1111_1100_1011_1011_1011_1100
Input:Bravo		(0x1ffecc3a 0.000000) is 1_1111_1111_1110_1100_1100_0011_1010
Result:Verilog	(0x40fcbbbc 7.897917) is 100_0000_1111_1100_1011_1011_1011_1100
Result:CPP_Sim	(0x40fcbbbc 7.897917) is 100_0000_1111_1100_1011_1011_1011_1100
Wanted_Result	(0x40fcbbbc 7.897917) is 100_0000_1111_1100_1011_1011_1011_1100
968: SAME

*********************** 0.000000 + 306706398933807304141037876117766144.000000 END*********************
Input:Alpha		(0x1b2524c0 0.000000) is 1_1011_0010_0101_0010_0100_1100_0000
Input:Bravo		(0x7a6c472c 306706398933807304141037876117766144.000000) is 111_1010_0110_1100_0100_0111_0010_1100
Result:Verilog	(0x7a6c472c 306706398933807304141037876117766144.000000) is 111_1010_0110_1100_0100_0111_0010_1100
Result:CPP_Sim	(0x7a6c472c 306706398933807304141037876117766144.000000) is 111_1010_0110_1100_0100_0111_0010_1100
Wanted_Result	(0x7a6c472c 306706398933807304141037876117766144.000000) is 111_1010_0110_1100_0100_0111_0010_1100
969: SAME

*********************** 0.000000 + 1146780964093952.000000 END*********************
Input:Alpha		(0x1ace3d9f 0.000000) is 1_1010_1100_1110_0011_1101_1001_1111
Input:Bravo		(0x58825fb8 1146780964093952.000000) is 101_1000_1000_0010_0101_1111_1011_1000
Result:Verilog	(0x58825fb8 1146780964093952.000000) is 101_1000_1000_0010_0101_1111_1011_1000
Result:CPP_Sim	(0x58825fb8 1146780964093952.000000) is 101_1000_1000_0010_0101_1111_1011_1000
Wanted_Result	(0x58825fb8 1146780964093952.000000) is 101_1000_1000_0010_0101_1111_1011_1000
970: SAME

*********************** 0.005932 + 0.255186 END*********************
Input:Alpha		(0x3bc26145 0.005932) is 11_1011_1100_0010_0110_0001_0100_0101
Input:Bravo		(0x3e82a7b7 0.255186) is 11_1110_1000_0010_1010_0111_1011_0111
Result:Verilog	(0x3e85b13c 0.261118) is 11_1110_1000_0101_1011_0001_0011_1100
Result:CPP_Sim	(0x3e85b13c 0.261118) is 11_1110_1000_0101_1011_0001_0011_1100
Wanted_Result	(0x3e85b13c 0.261118) is 11_1110_1000_0101_1011_0001_0011_1100
971: SAME

*********************** 505291632380215296.000000 + 1491344.875000 END*********************
Input:Alpha		(0x5ce06502 505291632380215296.000000) is 101_1100_1110_0000_0110_0101_0000_0010
Input:Bravo		(0x49b60c87 1491344.875000) is 100_1001_1011_0110_0000_1100_1000_0111
Result:Verilog	(0x5ce06502 505291632380215296.000000) is 101_1100_1110_0000_0110_0101_0000_0010
Result:CPP_Sim	(0x5ce06502 505291632380215296.000000) is 101_1100_1110_0000_0110_0101_0000_0010
Wanted_Result	(0x5ce06502 505291632380215296.000000) is 101_1100_1110_0000_0110_0101_0000_0010
972: SAME

*********************** 79.647194 + 0.000000 END*********************
Input:Alpha		(0x429f4b5d 79.647194) is 100_0010_1001_1111_0100_1011_0101_1101
Input:Bravo		(0x2e6b1179 0.000000) is 10_1110_0110_1011_0001_0001_0111_1001
Result:Verilog	(0x429f4b5d 79.647194) is 100_0010_1001_1111_0100_1011_0101_1101
Result:CPP_Sim	(0x429f4b5d 79.647194) is 100_0010_1001_1111_0100_1011_0101_1101
Wanted_Result	(0x429f4b5d 79.647194) is 100_0010_1001_1111_0100_1011_0101_1101
973: SAME

*********************** 913527449231294464.000000 + 0.000000 END*********************
Input:Alpha		(0x5d4ad806 913527449231294464.000000) is 101_1101_0100_1010_1101_1000_0000_0110
Input:Bravo		(0x1e852350 0.000000) is 1_1110_1000_0101_0010_0011_0101_0000
Result:Verilog	(0x5d4ad806 913527449231294464.000000) is 101_1101_0100_1010_1101_1000_0000_0110
Result:CPP_Sim	(0x5d4ad806 913527449231294464.000000) is 101_1101_0100_1010_1101_1000_0000_0110
Wanted_Result	(0x5d4ad806 913527449231294464.000000) is 101_1101_0100_1010_1101_1000_0000_0110
974: SAME

*********************** 75565093102315618901600742932480.000000 + 53537222611173376.000000 END*********************
Input:Alpha		(0x746e70ff 75565093102315618901600742932480.000000) is 111_0100_0110_1110_0111_0000_1111_1111
Input:Bravo		(0x5b3e33d2 53537222611173376.000000) is 101_1011_0011_1110_0011_0011_1101_0010
Result:Verilog	(0x746e70ff 75565093102315618901600742932480.000000) is 111_0100_0110_1110_0111_0000_1111_1111
Result:CPP_Sim	(0x746e70ff 75565093102315618901600742932480.000000) is 111_0100_0110_1110_0111_0000_1111_1111
Wanted_Result	(0x746e70ff 75565093102315618901600742932480.000000) is 111_0100_0110_1110_0111_0000_1111_1111
975: SAME

*********************** 0.000000 + 0.000625 END*********************
Input:Alpha		(0x23edaf13 0.000000) is 10_0011_1110_1101_1010_1111_0001_0011
Input:Bravo		(0x3a23d9f5 0.000625) is 11_1010_0010_0011_1101_1001_1111_0101
Result:Verilog	(0x3a23d9f5 0.000625) is 11_1010_0010_0011_1101_1001_1111_0101
Result:CPP_Sim	(0x3a23d9f5 0.000625) is 11_1010_0010_0011_1101_1001_1111_0101
Wanted_Result	(0x3a23d9f5 0.000625) is 11_1010_0010_0011_1101_1001_1111_0101
976: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x1d8df7d8 0.000000) is 1_1101_1000_1101_1111_0111_1101_1000
Input:Bravo		(0x1c632030 0.000000) is 1_1100_0110_0011_0010_0000_0011_0000
Result:Verilog	(0x1daa5bde 0.000000) is 1_1101_1010_1010_0101_1011_1101_1110
Result:CPP_Sim	(0x1daa5bde 0.000000) is 1_1101_1010_1010_0101_1011_1101_1110
Wanted_Result	(0x1daa5bde 0.000000) is 1_1101_1010_1010_0101_1011_1101_1110
977: SAME

*********************** 0.000000 + 2.250436 END*********************
Input:Alpha		(0x2aed47f3 0.000000) is 10_1010_1110_1101_0100_0111_1111_0011
Input:Bravo		(0x40100725 2.250436) is 100_0000_0001_0000_0000_0111_0010_0101
Result:Verilog	(0x40100725 2.250436) is 100_0000_0001_0000_0000_0111_0010_0101
Result:CPP_Sim	(0x40100725 2.250436) is 100_0000_0001_0000_0000_0111_0010_0101
Wanted_Result	(0x40100725 2.250436) is 100_0000_0001_0000_0000_0111_0010_0101
978: SAME

*********************** 17871.050781 + 0.000000 END*********************
Input:Alpha		(0x468b9e1a 17871.050781) is 100_0110_1000_1011_1001_1110_0001_1010
Input:Bravo		(0x1c4e43bc 0.000000) is 1_1100_0100_1110_0100_0011_1011_1100
Result:Verilog	(0x468b9e1a 17871.050781) is 100_0110_1000_1011_1001_1110_0001_1010
Result:CPP_Sim	(0x468b9e1a 17871.050781) is 100_0110_1000_1011_1001_1110_0001_1010
Wanted_Result	(0x468b9e1a 17871.050781) is 100_0110_1000_1011_1001_1110_0001_1010
979: SAME

*********************** 471430743457792.000000 + 0.118337 END*********************
Input:Alpha		(0x57d661c3 471430743457792.000000) is 101_0111_1101_0110_0110_0001_1100_0011
Input:Bravo		(0x3df25ad4 0.118337) is 11_1101_1111_0010_0101_1010_1101_0100
Result:Verilog	(0x57d661c3 471430743457792.000000) is 101_0111_1101_0110_0110_0001_1100_0011
Result:CPP_Sim	(0x57d661c3 471430743457792.000000) is 101_0111_1101_0110_0110_0001_1100_0011
Wanted_Result	(0x57d661c3 471430743457792.000000) is 101_0111_1101_0110_0110_0001_1100_0011
980: SAME

*********************** 1748245205647143087374336.000000 + 0.000000 END*********************
Input:Alpha		(0x67b91a48 1748245205647143087374336.000000) is 110_0111_1011_1001_0001_1010_0100_1000
Input:Bravo		(0x18714491 0.000000) is 1_1000_0111_0001_0100_0100_1001_0001
Result:Verilog	(0x67b91a48 1748245205647143087374336.000000) is 110_0111_1011_1001_0001_1010_0100_1000
Result:CPP_Sim	(0x67b91a48 1748245205647143087374336.000000) is 110_0111_1011_1001_0001_1010_0100_1000
Wanted_Result	(0x67b91a48 1748245205647143087374336.000000) is 110_0111_1011_1001_0001_1010_0100_1000
981: SAME

*********************** 1.648387 + 0.000000 END*********************
Input:Alpha		(0x3fd2fe5a 1.648387) is 11_1111_1101_0010_1111_1110_0101_1010
Input:Bravo		(0x3177ac78 0.000000) is 11_0001_0111_0111_1010_1100_0111_1000
Result:Verilog	(0x3fd2fe5a 1.648387) is 11_1111_1101_0010_1111_1110_0101_1010
Result:CPP_Sim	(0x3fd2fe5a 1.648387) is 11_1111_1101_0010_1111_1110_0101_1010
Wanted_Result	(0x3fd2fe5a 1.648387) is 11_1111_1101_0010_1111_1110_0101_1010
982: SAME

*********************** 8379325501931520.000000 + 0.000000 END*********************
Input:Alpha		(0x59ee279e 8379325501931520.000000) is 101_1001_1110_1110_0010_0111_1001_1110
Input:Bravo		(0x00cfba16 0.000000) is _1100_1111_1011_1010_0001_0110
Result:Verilog	(0x59ee279e 8379325501931520.000000) is 101_1001_1110_1110_0010_0111_1001_1110
Result:CPP_Sim	(0x59ee279e 8379325501931520.000000) is 101_1001_1110_1110_0010_0111_1001_1110
Wanted_Result	(0x59ee279e 8379325501931520.000000) is 101_1001_1110_1110_0010_0111_1001_1110
983: SAME

*********************** 66161680384.000000 + 186722790229925178025863463043072.000000 END*********************
Input:Alpha		(0x517678b2 66161680384.000000) is 101_0001_0111_0110_0111_1000_1011_0010
Input:Bravo		(0x75134c5e 186722790229925178025863463043072.000000) is 111_0101_0001_0011_0100_1100_0101_1110
Result:Verilog	(0x75134c5e 186722790229925178025863463043072.000000) is 111_0101_0001_0011_0100_1100_0101_1110
Result:CPP_Sim	(0x75134c5e 186722790229925178025863463043072.000000) is 111_0101_0001_0011_0100_1100_0101_1110
Wanted_Result	(0x75134c5e 186722790229925178025863463043072.000000) is 111_0101_0001_0011_0100_1100_0101_1110
984: SAME

*********************** 976177320872877187280438431045386240.000000 + 951241775909454551418142720.000000 END*********************
Input:Alpha		(0x7b3c0142 976177320872877187280438431045386240.000000) is 111_1011_0011_1100_0000_0001_0100_0010
Input:Bravo		(0x6c44b652 951241775909454551418142720.000000) is 110_1100_0100_0100_1011_0110_0101_0010
Result:Verilog	(0x7b3c0142 976177320872877187280438431045386240.000000) is 111_1011_0011_1100_0000_0001_0100_0010
Result:CPP_Sim	(0x7b3c0142 976177320872877187280438431045386240.000000) is 111_1011_0011_1100_0000_0001_0100_0010
Wanted_Result	(0x7b3c0142 976177320872877187280438431045386240.000000) is 111_1011_0011_1100_0000_0001_0100_0010
985: SAME

*********************** 313885376.000000 + 0.000008 END*********************
Input:Alpha		(0x4d95ac16 313885376.000000) is 100_1101_1001_0101_1010_1100_0001_0110
Input:Bravo		(0x36fe6287 0.000008) is 11_0110_1111_1110_0110_0010_1000_0111
Result:Verilog	(0x4d95ac16 313885376.000000) is 100_1101_1001_0101_1010_1100_0001_0110
Result:CPP_Sim	(0x4d95ac16 313885376.000000) is 100_1101_1001_0101_1010_1100_0001_0110
Wanted_Result	(0x4d95ac16 313885376.000000) is 100_1101_1001_0101_1010_1100_0001_0110
986: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x2ac75e09 0.000000) is 10_1010_1100_0111_0101_1110_0000_1001
Input:Bravo		(0x2a761119 0.000000) is 10_1010_0111_0110_0001_0001_0001_1001
Result:Verilog	(0x2b21334a 0.000000) is 10_1011_0010_0001_0011_0011_0100_1010
Result:CPP_Sim	(0x2b21334b 0.000000) is 10_1011_0010_0001_0011_0011_0100_1011
Wanted_Result	(0x2b21334b 0.000000) is 10_1011_0010_0001_0011_0011_0100_1011
987: ERROR

*********************** 0.000000 + 4461646400237843177564798976.000000 END*********************
Input:Alpha		(0x00b46f0f 0.000000) is _1011_0100_0110_1111_0000_1111
Input:Bravo		(0x6d66a966 4461646400237843177564798976.000000) is 110_1101_0110_0110_1010_1001_0110_0110
Result:Verilog	(0x6d66a966 4461646400237843177564798976.000000) is 110_1101_0110_0110_1010_1001_0110_0110
Result:CPP_Sim	(0x6d66a966 4461646400237843177564798976.000000) is 110_1101_0110_0110_1010_1001_0110_0110
Wanted_Result	(0x6d66a966 4461646400237843177564798976.000000) is 110_1101_0110_0110_1010_1001_0110_0110
988: SAME

*********************** 1980308756889600.000000 + 2299336786595282944.000000 END*********************
Input:Alpha		(0x58e12292 1980308756889600.000000) is 101_1000_1110_0001_0010_0010_1001_0010
Input:Bravo		(0x5dff4715 2299336786595282944.000000) is 101_1101_1111_1111_0100_0111_0001_0101
Result:Verilog	(0x5dff7f5d 2301317007036907520.000000) is 101_1101_1111_1111_0111_1111_0101_1101
Result:CPP_Sim	(0x5dff7f5e 2301317144475860992.000000) is 101_1101_1111_1111_0111_1111_0101_1110
Wanted_Result	(0x5dff7f5e 2301317144475860992.000000) is 101_1101_1111_1111_0111_1111_0101_1110
989: ERROR

*********************** 0.000000 + 217659664.000000 END*********************
Input:Alpha		(0x0bebccb7 0.000000) is _1011_1110_1011_1100_1100_1011_0111
Input:Bravo		(0x4d4f9391 217659664.000000) is 100_1101_0100_1111_1001_0011_1001_0001
Result:Verilog	(0x4d4f9391 217659664.000000) is 100_1101_0100_1111_1001_0011_1001_0001
Result:CPP_Sim	(0x4d4f9391 217659664.000000) is 100_1101_0100_1111_1001_0011_1001_0001
Wanted_Result	(0x4d4f9391 217659664.000000) is 100_1101_0100_1111_1001_0011_1001_0001
990: SAME

*********************** 0.000181 + 0.000000 END*********************
Input:Alpha		(0x393d7ae8 0.000181) is 11_1001_0011_1101_0111_1010_1110_1000
Input:Bravo		(0x2fd97bca 0.000000) is 10_1111_1101_1001_0111_1011_1100_1010
Result:Verilog	(0x393d7b03 0.000181) is 11_1001_0011_1101_0111_1011_0000_0011
Result:CPP_Sim	(0x393d7b03 0.000181) is 11_1001_0011_1101_0111_1011_0000_0011
Wanted_Result	(0x393d7b03 0.000181) is 11_1001_0011_1101_0111_1011_0000_0011
991: SAME

*********************** 0.000000 + 111846853967872.000000 END*********************
Input:Alpha		(0x07736d87 0.000000) is 111_0111_0011_0110_1101_1000_0111
Input:Bravo		(0x56cb72c0 111846853967872.000000) is 101_0110_1100_1011_0111_0010_1100_0000
Result:Verilog	(0x56cb72c0 111846853967872.000000) is 101_0110_1100_1011_0111_0010_1100_0000
Result:CPP_Sim	(0x56cb72c0 111846853967872.000000) is 101_0110_1100_1011_0111_0010_1100_0000
Wanted_Result	(0x56cb72c0 111846853967872.000000) is 101_0110_1100_1011_0111_0010_1100_0000
992: SAME

*********************** 49442792.000000 + 0.000000 END*********************
Input:Alpha		(0x4c3c9bfa 49442792.000000) is 100_1100_0011_1100_1001_1011_1111_1010
Input:Bravo		(0x3260b57a 0.000000) is 11_0010_0110_0000_1011_0101_0111_1010
Result:Verilog	(0x4c3c9bfa 49442792.000000) is 100_1100_0011_1100_1001_1011_1111_1010
Result:CPP_Sim	(0x4c3c9bfa 49442792.000000) is 100_1100_0011_1100_1001_1011_1111_1010
Wanted_Result	(0x4c3c9bfa 49442792.000000) is 100_1100_0011_1100_1001_1011_1111_1010
993: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x16db79e5 0.000000) is 1_0110_1101_1011_0111_1001_1110_0101
Input:Bravo		(0x12c83a15 0.000000) is 1_0010_1100_1000_0011_1010_0001_0101
Result:Verilog	(0x16dc421f 0.000000) is 1_0110_1101_1100_0100_0010_0001_1111
Result:CPP_Sim	(0x16dc421f 0.000000) is 1_0110_1101_1100_0100_0010_0001_1111
Wanted_Result	(0x16dc421f 0.000000) is 1_0110_1101_1100_0100_0010_0001_1111
994: SAME

*********************** 1467783936.000000 + 27522199786404642961794007040.000000 END*********************
Input:Alpha		(0x4eaef936 1467783936.000000) is 100_1110_1010_1110_1111_1001_0011_0110
Input:Bravo		(0x6eb1dba9 27522199786404642961794007040.000000) is 110_1110_1011_0001_1101_1011_1010_1001
Result:Verilog	(0x6eb1dba9 27522199786404642961794007040.000000) is 110_1110_1011_0001_1101_1011_1010_1001
Result:CPP_Sim	(0x6eb1dba9 27522199786404642961794007040.000000) is 110_1110_1011_0001_1101_1011_1010_1001
Wanted_Result	(0x6eb1dba9 27522199786404642961794007040.000000) is 110_1110_1011_0001_1101_1011_1010_1001
995: SAME

*********************** 25042569216.000000 + 0.000003 END*********************
Input:Alpha		(0x50ba94e9 25042569216.000000) is 101_0000_1011_1010_1001_0100_1110_1001
Input:Bravo		(0x3668137f 0.000003) is 11_0110_0110_1000_0001_0011_0111_1111
Result:Verilog	(0x50ba94e9 25042569216.000000) is 101_0000_1011_1010_1001_0100_1110_1001
Result:CPP_Sim	(0x50ba94e9 25042569216.000000) is 101_0000_1011_1010_1001_0100_1110_1001
Wanted_Result	(0x50ba94e9 25042569216.000000) is 101_0000_1011_1010_1001_0100_1110_1001
996: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x0723203a 0.000000) is 111_0010_0011_0010_0000_0011_1010
Input:Bravo		(0x108d9343 0.000000) is 1_0000_1000_1101_1001_0011_0100_0011
Result:Verilog	(0x108d9357 0.000000) is 1_0000_1000_1101_1001_0011_0101_0111
Result:CPP_Sim	(0x108d9357 0.000000) is 1_0000_1000_1101_1001_0011_0101_0111
Wanted_Result	(0x108d9357 0.000000) is 1_0000_1000_1101_1001_0011_0101_0111
997: SAME

*********************** 2113257704047473550426112.000000 + 167497173653721710592.000000 END*********************
Input:Alpha		(0x67dfbff7 2113257704047473550426112.000000) is 110_0111_1101_1111_1011_1111_1111_0111
Input:Bravo		(0x611147d8 167497173653721710592.000000) is 110_0001_0001_0001_0100_0111_1101_1000
Result:Verilog	(0x67dfc481 2113425165896017694949376.000000) is 110_0111_1101_1111_1100_0100_1000_0001
Result:CPP_Sim	(0x67dfc481 2113425165896017694949376.000000) is 110_0111_1101_1111_1100_0100_1000_0001
Wanted_Result	(0x67dfc481 2113425165896017694949376.000000) is 110_0111_1101_1111_1100_0100_1000_0001
998: SAME

*********************** 0.000000 + 0.000204 END*********************
Input:Alpha		(0x115d4d59 0.000000) is 1_0001_0101_1101_0100_1101_0101_1001
Input:Bravo		(0x395638aa 0.000204) is 11_1001_0101_0110_0011_1000_1010_1010
Result:Verilog	(0x395638aa 0.000204) is 11_1001_0101_0110_0011_1000_1010_1010
Result:CPP_Sim	(0x395638aa 0.000204) is 11_1001_0101_0110_0011_1000_1010_1010
Wanted_Result	(0x395638aa 0.000204) is 11_1001_0101_0110_0011_1000_1010_1010
999: SAME

*********************** 45239117021184.000000 + 0.000000 END*********************
Input:Alpha		(0x56249436 45239117021184.000000) is 101_0110_0010_0100_1001_0100_0011_0110
Input:Bravo		(0x0c994e9b 0.000000) is _1100_1001_1001_0100_1110_1001_1011
Result:Verilog	(0x56249436 45239117021184.000000) is 101_0110_0010_0100_1001_0100_0011_0110
Result:CPP_Sim	(0x56249436 45239117021184.000000) is 101_0110_0010_0100_1001_0100_0011_0110
Wanted_Result	(0x56249436 45239117021184.000000) is 101_0110_0010_0100_1001_0100_0011_0110
1000: SAME

*********************** 0.000000 + 0.000000 END*********************
Input:Alpha		(0x259aeefc 0.000000) is 10_0101_1001_1010_1110_1110_1111_1100
Input:Bravo		(0x23ba404d 0.000000) is 10_0011_1011_1010_0100_0000_0100_1101
Result:Verilog	(0x25a69300 0.000000) is 10_0101_1010_0110_1001_0011_0000_0000
Result:CPP_Sim	(0x25a69301 0.000000) is 10_0101_1010_0110_1001_0011_0000_0001
Wanted_Result	(0x25a69301 0.000000) is 10_0101_1010_0110_1001_0011_0000_0001
1001: ERROR

*********************** 303.383850 + 15186793472.000000 END*********************
Input:Alpha		(0x4397b122 303.383850) is 100_0011_1001_0111_1011_0001_0010_0010
Input:Bravo		(0x50624d05 15186793472.000000) is 101_0000_0110_0010_0100_1101_0000_0101
Result:Verilog	(0x50624d05 15186793472.000000) is 101_0000_0110_0010_0100_1101_0000_0101
Result:CPP_Sim	(0x50624d05 15186793472.000000) is 101_0000_0110_0010_0100_1101_0000_0101
Wanted_Result	(0x50624d05 15186793472.000000) is 101_0000_0110_0010_0100_1101_0000_0101
1002: SAME

*********************** 739531136.000000 + 816.502991 END*********************
Input:Alpha		(0x4e305166 739531136.000000) is 100_1110_0011_0000_0101_0001_0110_0110
Input:Bravo		(0x444c2031 816.502991) is 100_0100_0100_1100_0010_0000_0011_0001
Result:Verilog	(0x4e305172 739531904.000000) is 100_1110_0011_0000_0101_0001_0111_0010
Result:CPP_Sim	(0x4e305173 739531968.000000) is 100_1110_0011_0000_0101_0001_0111_0011
Wanted_Result	(0x4e305173 739531968.000000) is 100_1110_0011_0000_0101_0001_0111_0011
1003: ERROR

*********************** 0.098126 + 0.000000 END*********************
Input:Alpha		(0x3dc8f66b 0.098126) is 11_1101_1100_1000_1111_0110_0110_1011
Input:Bravo		(0x271173f8 0.000000) is 10_0111_0001_0001_0111_0011_1111_1000
Result:Verilog	(0x3dc8f66b 0.098126) is 11_1101_1100_1000_1111_0110_0110_1011
Result:CPP_Sim	(0x3dc8f66b 0.098126) is 11_1101_1100_1000_1111_0110_0110_1011
Wanted_Result	(0x3dc8f66b 0.098126) is 11_1101_1100_1000_1111_0110_0110_1011
1004: SAME

*********************** 0.000000 + 1480804.250000 END*********************
Input:Alpha		(0x224b6747 0.000000) is 10_0010_0100_1011_0110_0111_0100_0111
Input:Bravo		(0x49b4c322 1480804.250000) is 100_1001_1011_0100_1100_0011_0010_0010
Result:Verilog	(0x49b4c322 1480804.250000) is 100_1001_1011_0100_1100_0011_0010_0010
Result:CPP_Sim	(0x49b4c322 1480804.250000) is 100_1001_1011_0100_1100_0011_0010_0010
Wanted_Result	(0x49b4c322 1480804.250000) is 100_1001_1011_0100_1100_0011_0010_0010
1005: SAME

*********************** 71314679170165328771418286981120.000000 + 77058576647979008.000000 END*********************
Input:Alpha		(0x7461078a 71314679170165328771418286981120.000000) is 111_0100_0110_0001_0000_0111_1000_1010
Input:Bravo		(0x5b88e22f 77058576647979008.000000) is 101_1011_1000_1000_1110_0010_0010_1111
Result:Verilog	(0x7461078a 71314679170165328771418286981120.000000) is 111_0100_0110_0001_0000_0111_1000_1010
Result:CPP_Sim	(0x7461078a 71314679170165328771418286981120.000000) is 111_0100_0110_0001_0000_0111_1000_1010
Wanted_Result	(0x7461078a 71314679170165328771418286981120.000000) is 111_0100_0110_0001_0000_0111_1000_1010
1006: SAME

*********************** 92322805047735975933203109780652032.000000 + 2206282645623546890363612280884559872.000000 END*********************
Input:Alpha		(0x798e3eed 92322805047735975933203109780652032.000000) is 111_1001_1000_1110_0011_1110_1110_1101
Input:Bravo		(0x7bd47511 2206282645623546890363612280884559872.000000) is 111_1011_1101_0100_0111_0101_0001_0001
Result:Verilog	(0x7bdd58ff 2298605321925518780617266801156292608.000000) is 111_1011_1101_1101_0101_1000_1111_1111
Result:CPP_Sim	(0x7bdd5900 2298605480381843809145941988244193280.000000) is 111_1011_1101_1101_0101_1001_0000_0000
Wanted_Result	(0x7bdd5900 2298605480381843809145941988244193280.000000) is 111_1011_1101_1101_0101_1001_0000_0000
1007: ERROR

*********************** 0.000000 + 6491.362793 END*********************
Input:Alpha		(0x325454ef 0.000000) is 11_0010_0101_0100_0101_0100_1110_1111
Input:Bravo		(0x45cadae7 6491.362793) is 100_0101_1100_1010_1101_1010_1110_0111
Result:Verilog	(0x45cadae7 6491.362793) is 100_0101_1100_1010_1101_1010_1110_0111
Result:CPP_Sim	(0x45cadae7 6491.362793) is 100_0101_1100_1010_1101_1010_1110_0111
Wanted_Result	(0x45cadae7 6491.362793) is 100_0101_1100_1010_1101_1010_1110_0111
1008: SAME

*********************** 0.000000 + 720109.250000 END*********************
Input:Alpha		(0x2e352a8b 0.000000) is 10_1110_0011_0101_0010_1010_1000_1011
Input:Bravo		(0x492fced4 720109.250000) is 100_1001_0010_1111_1100_1110_1101_0100
Result:Verilog	(0x492fced4 720109.250000) is 100_1001_0010_1111_1100_1110_1101_0100
Result:CPP_Sim	(0x492fced4 720109.250000) is 100_1001_0010_1111_1100_1110_1101_0100
Wanted_Result	(0x492fced4 720109.250000) is 100_1001_0010_1111_1100_1110_1101_0100
1009: SAME

*********************** 1293746691899392.000000 + 9476550872939470086295574966716858368.000000 END*********************
Input:Alpha		(0x589314fc 1293746691899392.000000) is 101_1000_1001_0011_0001_0100_1111_1100
Input:Bravo		(0x7ce423c1 9476550872939470086295574966716858368.000000) is 111_1100_1110_0100_0010_0011_1100_0001
Result:Verilog	(0x7ce423c1 9476550872939470086295574966716858368.000000) is 111_1100_1110_0100_0010_0011_1100_0001
Result:CPP_Sim	(0x7ce423c1 9476550872939470086295574966716858368.000000) is 111_1100_1110_0100_0010_0011_1100_0001
Wanted_Result	(0x7ce423c1 9476550872939470086295574966716858368.000000) is 111_1100_1110_0100_0010_0011_1100_0001
1010: SAME

-- DONE --------------------
Note: Once this example is understood, see examples/make_tracing_c.
Note: See also https://verilator.org/guide/latest/examples.html
