
3_UART_TX_Printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000279c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800293c  0800293c  0001293c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002994  08002994  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08002994  08002994  00012994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800299c  0800299c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800299c  0800299c  0001299c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029a0  080029a0  000129a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080029a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000068  08002a0c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08002a0c  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004a13  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011c3  00000000  00000000  00024aee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005f8  00000000  00000000  00025cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000045d  00000000  00000000  000262b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015f6a  00000000  00000000  0002670d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006696  00000000  00000000  0003c677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088497  00000000  00000000  00042d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001f34  00000000  00000000  000cb1a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000cd0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002924 	.word	0x08002924

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002924 	.word	0x08002924

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000580:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0d      	ldr	r2, [pc, #52]	; (80005bc <HAL_Init+0x40>)
 8000586:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800058a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <HAL_Init+0x40>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a0a      	ldr	r2, [pc, #40]	; (80005bc <HAL_Init+0x40>)
 8000592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000596:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <HAL_Init+0x40>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a07      	ldr	r2, [pc, #28]	; (80005bc <HAL_Init+0x40>)
 800059e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a4:	2003      	movs	r0, #3
 80005a6:	f000 f939 	bl	800081c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005aa:	200f      	movs	r0, #15
 80005ac:	f000 f810 	bl	80005d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b0:	f000 f806 	bl	80005c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b4:	2300      	movs	r3, #0
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40023c00 	.word	0x40023c00

080005c0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005d8:	4b12      	ldr	r3, [pc, #72]	; (8000624 <HAL_InitTick+0x54>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x58>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	4619      	mov	r1, r3
 80005e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 f93b 	bl	800086a <HAL_SYSTICK_Config>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fa:	2301      	movs	r3, #1
 80005fc:	e00e      	b.n	800061c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b0f      	cmp	r3, #15
 8000602:	d80a      	bhi.n	800061a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000604:	2200      	movs	r2, #0
 8000606:	6879      	ldr	r1, [r7, #4]
 8000608:	f04f 30ff 	mov.w	r0, #4294967295
 800060c:	f000 f911 	bl	8000832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000610:	4a06      	ldr	r2, [pc, #24]	; (800062c <HAL_InitTick+0x5c>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000616:	2300      	movs	r3, #0
 8000618:	e000      	b.n	800061c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061a:	2301      	movs	r3, #1
}
 800061c:	4618      	mov	r0, r3
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000008 	.word	0x20000008
 8000628:	20000004 	.word	0x20000004
 800062c:	20000000 	.word	0x20000000

08000630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <HAL_IncTick+0x20>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	461a      	mov	r2, r3
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x24>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4413      	add	r3, r2
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <HAL_IncTick+0x24>)
 8000642:	6013      	str	r3, [r2, #0]
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000004 	.word	0x20000004
 8000654:	20000084 	.word	0x20000084

08000658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return uwTick;
 800065c:	4b03      	ldr	r3, [pc, #12]	; (800066c <HAL_GetTick+0x14>)
 800065e:	681b      	ldr	r3, [r3, #0]
}
 8000660:	4618      	mov	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	20000084 	.word	0x20000084

08000670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000678:	f7ff ffee 	bl	8000658 <HAL_GetTick>
 800067c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000688:	d005      	beq.n	8000696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <HAL_Delay+0x44>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	461a      	mov	r2, r3
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	4413      	add	r3, r2
 8000694:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000696:	bf00      	nop
 8000698:	f7ff ffde 	bl	8000658 <HAL_GetTick>
 800069c:	4602      	mov	r2, r0
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	68fa      	ldr	r2, [r7, #12]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d8f7      	bhi.n	8000698 <HAL_Delay+0x28>
  {
  }
}
 80006a8:	bf00      	nop
 80006aa:	bf00      	nop
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000004 	.word	0x20000004

080006b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ce:	68ba      	ldr	r2, [r7, #8]
 80006d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d4:	4013      	ands	r3, r2
 80006d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ea:	4a04      	ldr	r2, [pc, #16]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	60d3      	str	r3, [r2, #12]
}
 80006f0:	bf00      	nop
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <__NVIC_GetPriorityGrouping+0x18>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	0a1b      	lsrs	r3, r3, #8
 800070a:	f003 0307 	and.w	r3, r3, #7
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	6039      	str	r1, [r7, #0]
 8000726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db0a      	blt.n	8000746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	490c      	ldr	r1, [pc, #48]	; (8000768 <__NVIC_SetPriority+0x4c>)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	0112      	lsls	r2, r2, #4
 800073c:	b2d2      	uxtb	r2, r2
 800073e:	440b      	add	r3, r1
 8000740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000744:	e00a      	b.n	800075c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	4908      	ldr	r1, [pc, #32]	; (800076c <__NVIC_SetPriority+0x50>)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 030f 	and.w	r3, r3, #15
 8000752:	3b04      	subs	r3, #4
 8000754:	0112      	lsls	r2, r2, #4
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	440b      	add	r3, r1
 800075a:	761a      	strb	r2, [r3, #24]
}
 800075c:	bf00      	nop
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000770:	b480      	push	{r7}
 8000772:	b089      	sub	sp, #36	; 0x24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	f1c3 0307 	rsb	r3, r3, #7
 800078a:	2b04      	cmp	r3, #4
 800078c:	bf28      	it	cs
 800078e:	2304      	movcs	r3, #4
 8000790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	3304      	adds	r3, #4
 8000796:	2b06      	cmp	r3, #6
 8000798:	d902      	bls.n	80007a0 <NVIC_EncodePriority+0x30>
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	3b03      	subs	r3, #3
 800079e:	e000      	b.n	80007a2 <NVIC_EncodePriority+0x32>
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a4:	f04f 32ff 	mov.w	r2, #4294967295
 80007a8:	69bb      	ldr	r3, [r7, #24]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	43da      	mvns	r2, r3
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	401a      	ands	r2, r3
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b8:	f04f 31ff 	mov.w	r1, #4294967295
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	43d9      	mvns	r1, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c8:	4313      	orrs	r3, r2
         );
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3724      	adds	r7, #36	; 0x24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
	...

080007d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007e8:	d301      	bcc.n	80007ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ea:	2301      	movs	r3, #1
 80007ec:	e00f      	b.n	800080e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <SysTick_Config+0x40>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f6:	210f      	movs	r1, #15
 80007f8:	f04f 30ff 	mov.w	r0, #4294967295
 80007fc:	f7ff ff8e 	bl	800071c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	4b05      	ldr	r3, [pc, #20]	; (8000818 <SysTick_Config+0x40>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000806:	4b04      	ldr	r3, [pc, #16]	; (8000818 <SysTick_Config+0x40>)
 8000808:	2207      	movs	r2, #7
 800080a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	e000e010 	.word	0xe000e010

0800081c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff ff47 	bl	80006b8 <__NVIC_SetPriorityGrouping>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000832:	b580      	push	{r7, lr}
 8000834:	b086      	sub	sp, #24
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	60b9      	str	r1, [r7, #8]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000844:	f7ff ff5c 	bl	8000700 <__NVIC_GetPriorityGrouping>
 8000848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	6978      	ldr	r0, [r7, #20]
 8000850:	f7ff ff8e 	bl	8000770 <NVIC_EncodePriority>
 8000854:	4602      	mov	r2, r0
 8000856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085a:	4611      	mov	r1, r2
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff5d 	bl	800071c <__NVIC_SetPriority>
}
 8000862:	bf00      	nop
 8000864:	3718      	adds	r7, #24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffb0 	bl	80007d8 <SysTick_Config>
 8000878:	4603      	mov	r3, r0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000884:	b480      	push	{r7}
 8000886:	b089      	sub	sp, #36	; 0x24
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800088e:	2300      	movs	r3, #0
 8000890:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000892:	2300      	movs	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
 800089e:	e159      	b.n	8000b54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008a0:	2201      	movs	r2, #1
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	fa02 f303 	lsl.w	r3, r2, r3
 80008a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	697a      	ldr	r2, [r7, #20]
 80008b0:	4013      	ands	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	f040 8148 	bne.w	8000b4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d005      	beq.n	80008d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	d130      	bne.n	8000938 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	2203      	movs	r2, #3
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	43db      	mvns	r3, r3
 80008e8:	69ba      	ldr	r2, [r7, #24]
 80008ea:	4013      	ands	r3, r2
 80008ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	68da      	ldr	r2, [r3, #12]
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	69ba      	ldr	r2, [r7, #24]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	69ba      	ldr	r2, [r7, #24]
 8000904:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800090c:	2201      	movs	r2, #1
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	43db      	mvns	r3, r3
 8000916:	69ba      	ldr	r2, [r7, #24]
 8000918:	4013      	ands	r3, r2
 800091a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	091b      	lsrs	r3, r3, #4
 8000922:	f003 0201 	and.w	r2, r3, #1
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	69ba      	ldr	r2, [r7, #24]
 800092e:	4313      	orrs	r3, r2
 8000930:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f003 0303 	and.w	r3, r3, #3
 8000940:	2b03      	cmp	r3, #3
 8000942:	d017      	beq.n	8000974 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	2203      	movs	r2, #3
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	69ba      	ldr	r2, [r7, #24]
 8000958:	4013      	ands	r3, r2
 800095a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	689a      	ldr	r2, [r3, #8]
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	4313      	orrs	r3, r2
 800096c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	69ba      	ldr	r2, [r7, #24]
 8000972:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f003 0303 	and.w	r3, r3, #3
 800097c:	2b02      	cmp	r3, #2
 800097e:	d123      	bne.n	80009c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	08da      	lsrs	r2, r3, #3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3208      	adds	r2, #8
 8000988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800098c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	f003 0307 	and.w	r3, r3, #7
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	220f      	movs	r2, #15
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	69ba      	ldr	r2, [r7, #24]
 80009a0:	4013      	ands	r3, r2
 80009a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	691a      	ldr	r2, [r3, #16]
 80009a8:	69fb      	ldr	r3, [r7, #28]
 80009aa:	f003 0307 	and.w	r3, r3, #7
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	08da      	lsrs	r2, r3, #3
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3208      	adds	r2, #8
 80009c2:	69b9      	ldr	r1, [r7, #24]
 80009c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	2203      	movs	r2, #3
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	69ba      	ldr	r2, [r7, #24]
 80009dc:	4013      	ands	r3, r2
 80009de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f003 0203 	and.w	r2, r3, #3
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	69ba      	ldr	r2, [r7, #24]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	69ba      	ldr	r2, [r7, #24]
 80009fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	f000 80a2 	beq.w	8000b4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b57      	ldr	r3, [pc, #348]	; (8000b6c <HAL_GPIO_Init+0x2e8>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	4a56      	ldr	r2, [pc, #344]	; (8000b6c <HAL_GPIO_Init+0x2e8>)
 8000a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a18:	6453      	str	r3, [r2, #68]	; 0x44
 8000a1a:	4b54      	ldr	r3, [pc, #336]	; (8000b6c <HAL_GPIO_Init+0x2e8>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a26:	4a52      	ldr	r2, [pc, #328]	; (8000b70 <HAL_GPIO_Init+0x2ec>)
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	089b      	lsrs	r3, r3, #2
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a34:	69fb      	ldr	r3, [r7, #28]
 8000a36:	f003 0303 	and.w	r3, r3, #3
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	220f      	movs	r2, #15
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	69ba      	ldr	r2, [r7, #24]
 8000a46:	4013      	ands	r3, r2
 8000a48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a49      	ldr	r2, [pc, #292]	; (8000b74 <HAL_GPIO_Init+0x2f0>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d019      	beq.n	8000a86 <HAL_GPIO_Init+0x202>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a48      	ldr	r2, [pc, #288]	; (8000b78 <HAL_GPIO_Init+0x2f4>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d013      	beq.n	8000a82 <HAL_GPIO_Init+0x1fe>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a47      	ldr	r2, [pc, #284]	; (8000b7c <HAL_GPIO_Init+0x2f8>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d00d      	beq.n	8000a7e <HAL_GPIO_Init+0x1fa>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a46      	ldr	r2, [pc, #280]	; (8000b80 <HAL_GPIO_Init+0x2fc>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d007      	beq.n	8000a7a <HAL_GPIO_Init+0x1f6>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a45      	ldr	r2, [pc, #276]	; (8000b84 <HAL_GPIO_Init+0x300>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d101      	bne.n	8000a76 <HAL_GPIO_Init+0x1f2>
 8000a72:	2304      	movs	r3, #4
 8000a74:	e008      	b.n	8000a88 <HAL_GPIO_Init+0x204>
 8000a76:	2307      	movs	r3, #7
 8000a78:	e006      	b.n	8000a88 <HAL_GPIO_Init+0x204>
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	e004      	b.n	8000a88 <HAL_GPIO_Init+0x204>
 8000a7e:	2302      	movs	r3, #2
 8000a80:	e002      	b.n	8000a88 <HAL_GPIO_Init+0x204>
 8000a82:	2301      	movs	r3, #1
 8000a84:	e000      	b.n	8000a88 <HAL_GPIO_Init+0x204>
 8000a86:	2300      	movs	r3, #0
 8000a88:	69fa      	ldr	r2, [r7, #28]
 8000a8a:	f002 0203 	and.w	r2, r2, #3
 8000a8e:	0092      	lsls	r2, r2, #2
 8000a90:	4093      	lsls	r3, r2
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a98:	4935      	ldr	r1, [pc, #212]	; (8000b70 <HAL_GPIO_Init+0x2ec>)
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	089b      	lsrs	r3, r3, #2
 8000a9e:	3302      	adds	r3, #2
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aa6:	4b38      	ldr	r3, [pc, #224]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	43db      	mvns	r3, r3
 8000ab0:	69ba      	ldr	r2, [r7, #24]
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d003      	beq.n	8000aca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000aca:	4a2f      	ldr	r2, [pc, #188]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	4013      	ands	r3, r2
 8000ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d003      	beq.n	8000af4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000aec:	69ba      	ldr	r2, [r7, #24]
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000af4:	4a24      	ldr	r2, [pc, #144]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000afa:	4b23      	ldr	r3, [pc, #140]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	43db      	mvns	r3, r3
 8000b04:	69ba      	ldr	r2, [r7, #24]
 8000b06:	4013      	ands	r3, r2
 8000b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000b16:	69ba      	ldr	r2, [r7, #24]
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b1e:	4a1a      	ldr	r2, [pc, #104]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b24:	4b18      	ldr	r3, [pc, #96]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	4013      	ands	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b48:	4a0f      	ldr	r2, [pc, #60]	; (8000b88 <HAL_GPIO_Init+0x304>)
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3301      	adds	r3, #1
 8000b52:	61fb      	str	r3, [r7, #28]
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	2b0f      	cmp	r3, #15
 8000b58:	f67f aea2 	bls.w	80008a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	bf00      	nop
 8000b60:	3724      	adds	r7, #36	; 0x24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40013800 	.word	0x40013800
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40020400 	.word	0x40020400
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40020c00 	.word	0x40020c00
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40013c00 	.word	0x40013c00

08000b8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000b90:	4b03      	ldr	r3, [pc, #12]	; (8000ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8000b92:	681b      	ldr	r3, [r3, #0]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000008 	.word	0x20000008

08000ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000ba8:	f7ff fff0 	bl	8000b8c <HAL_RCC_GetHCLKFreq>
 8000bac:	4602      	mov	r2, r0
 8000bae:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000bb0:	689b      	ldr	r3, [r3, #8]
 8000bb2:	0a9b      	lsrs	r3, r3, #10
 8000bb4:	f003 0307 	and.w	r3, r3, #7
 8000bb8:	4903      	ldr	r1, [pc, #12]	; (8000bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000bba:	5ccb      	ldrb	r3, [r1, r3]
 8000bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	08002958 	.word	0x08002958

08000bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000bd0:	f7ff ffdc 	bl	8000b8c <HAL_RCC_GetHCLKFreq>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	4b05      	ldr	r3, [pc, #20]	; (8000bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	0b5b      	lsrs	r3, r3, #13
 8000bdc:	f003 0307 	and.w	r3, r3, #7
 8000be0:	4903      	ldr	r1, [pc, #12]	; (8000bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000be2:	5ccb      	ldrb	r3, [r1, r3]
 8000be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	08002958 	.word	0x08002958

08000bf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d101      	bne.n	8000c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
 8000c04:	e03f      	b.n	8000c86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d106      	bne.n	8000c20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f000 f837 	bl	8000c8e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2224      	movs	r2, #36	; 0x24
 8000c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	68da      	ldr	r2, [r3, #12]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000c36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f000 f915 	bl	8000e68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	691a      	ldr	r2, [r3, #16]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000c4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	695a      	ldr	r2, [r3, #20]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000c5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	68da      	ldr	r2, [r3, #12]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2200      	movs	r2, #0
 8000c72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2220      	movs	r2, #32
 8000c78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2220      	movs	r2, #32
 8000c80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	b083      	sub	sp, #12
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b088      	sub	sp, #32
 8000ca6:	af02      	add	r7, sp, #8
 8000ca8:	60f8      	str	r0, [r7, #12]
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	603b      	str	r3, [r7, #0]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	2b20      	cmp	r3, #32
 8000cc0:	f040 8083 	bne.w	8000dca <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d002      	beq.n	8000cd0 <HAL_UART_Transmit+0x2e>
 8000cca:	88fb      	ldrh	r3, [r7, #6]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d101      	bne.n	8000cd4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e07b      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d101      	bne.n	8000ce2 <HAL_UART_Transmit+0x40>
 8000cde:	2302      	movs	r3, #2
 8000ce0:	e074      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	2200      	movs	r2, #0
 8000cee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2221      	movs	r2, #33	; 0x21
 8000cf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8000cf8:	f7ff fcae 	bl	8000658 <HAL_GetTick>
 8000cfc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	88fa      	ldrh	r2, [r7, #6]
 8000d02:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	88fa      	ldrh	r2, [r7, #6]
 8000d08:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8000d12:	e042      	b.n	8000d9a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d2a:	d122      	bne.n	8000d72 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	2200      	movs	r2, #0
 8000d34:	2180      	movs	r1, #128	; 0x80
 8000d36:	68f8      	ldr	r0, [r7, #12]
 8000d38:	f000 f84c 	bl	8000dd4 <UART_WaitOnFlagUntilTimeout>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8000d42:	2303      	movs	r3, #3
 8000d44:	e042      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d58:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d103      	bne.n	8000d6a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	3302      	adds	r3, #2
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	e017      	b.n	8000d9a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	e013      	b.n	8000d9a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2180      	movs	r1, #128	; 0x80
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	f000 f829 	bl	8000dd4 <UART_WaitOnFlagUntilTimeout>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	e01f      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	60ba      	str	r2, [r7, #8]
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1b7      	bne.n	8000d14 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	9300      	str	r3, [sp, #0]
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	2200      	movs	r2, #0
 8000dac:	2140      	movs	r1, #64	; 0x40
 8000dae:	68f8      	ldr	r0, [r7, #12]
 8000db0:	f000 f810 	bl	8000dd4 <UART_WaitOnFlagUntilTimeout>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e006      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2220      	movs	r2, #32
 8000dc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e000      	b.n	8000dcc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8000dca:	2302      	movs	r3, #2
  }
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	603b      	str	r3, [r7, #0]
 8000de0:	4613      	mov	r3, r2
 8000de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000de4:	e02c      	b.n	8000e40 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dec:	d028      	beq.n	8000e40 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d007      	beq.n	8000e04 <UART_WaitOnFlagUntilTimeout+0x30>
 8000df4:	f7ff fc30 	bl	8000658 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d21d      	bcs.n	8000e40 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	68da      	ldr	r2, [r3, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000e12:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	695a      	ldr	r2, [r3, #20]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f022 0201 	bic.w	r2, r2, #1
 8000e22:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	2220      	movs	r2, #32
 8000e28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	2220      	movs	r2, #32
 8000e30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	e00f      	b.n	8000e60 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	68ba      	ldr	r2, [r7, #8]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	bf0c      	ite	eq
 8000e50:	2301      	moveq	r3, #1
 8000e52:	2300      	movne	r3, #0
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	461a      	mov	r2, r3
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d0c3      	beq.n	8000de6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e6c:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e76:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	691b      	ldr	r3, [r3, #16]
 8000e7e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8000e82:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e86:	68d9      	ldr	r1, [r3, #12]
 8000e88:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	ea40 0301 	orr.w	r3, r0, r1
 8000e92:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e9e:	691b      	ldr	r3, [r3, #16]
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000ea6:	695b      	ldr	r3, [r3, #20]
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000eae:	69db      	ldr	r3, [r3, #28]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8000eb6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8000ec2:	f021 010c 	bic.w	r1, r1, #12
 8000ec6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8000ed0:	430b      	orrs	r3, r1
 8000ed2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000ed4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8000ee0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000ee4:	6999      	ldr	r1, [r3, #24]
 8000ee6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	ea40 0301 	orr.w	r3, r0, r1
 8000ef0:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000ef2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000efc:	f040 824a 	bne.w	8001394 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000f00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	4b96      	ldr	r3, [pc, #600]	; (8001160 <UART_SetConfig+0x2f8>)
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d006      	beq.n	8000f1a <UART_SetConfig+0xb2>
 8000f0c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4b94      	ldr	r3, [pc, #592]	; (8001164 <UART_SetConfig+0x2fc>)
 8000f14:	429a      	cmp	r2, r3
 8000f16:	f040 8129 	bne.w	800116c <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000f1a:	f7ff fe57 	bl	8000bcc <HAL_RCC_GetPCLK2Freq>
 8000f1e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000f22:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f26:	2200      	movs	r2, #0
 8000f28:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8000f2c:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8000f30:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8000f34:	4622      	mov	r2, r4
 8000f36:	462b      	mov	r3, r5
 8000f38:	1891      	adds	r1, r2, r2
 8000f3a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8000f3e:	415b      	adcs	r3, r3
 8000f40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000f44:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8000f48:	4621      	mov	r1, r4
 8000f4a:	1851      	adds	r1, r2, r1
 8000f4c:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8000f50:	4629      	mov	r1, r5
 8000f52:	414b      	adcs	r3, r1
 8000f54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000f58:	f04f 0200 	mov.w	r2, #0
 8000f5c:	f04f 0300 	mov.w	r3, #0
 8000f60:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8000f64:	4649      	mov	r1, r9
 8000f66:	00cb      	lsls	r3, r1, #3
 8000f68:	4641      	mov	r1, r8
 8000f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000f6e:	4641      	mov	r1, r8
 8000f70:	00ca      	lsls	r2, r1, #3
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	4603      	mov	r3, r0
 8000f78:	4622      	mov	r2, r4
 8000f7a:	189b      	adds	r3, r3, r2
 8000f7c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000f80:	462b      	mov	r3, r5
 8000f82:	460a      	mov	r2, r1
 8000f84:	eb42 0303 	adc.w	r3, r2, r3
 8000f88:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8000f8c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000f98:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8000f9c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	18db      	adds	r3, r3, r3
 8000fa4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000fa8:	4613      	mov	r3, r2
 8000faa:	eb42 0303 	adc.w	r3, r2, r3
 8000fae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000fb2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000fb6:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8000fba:	f7ff f961 	bl	8000280 <__aeabi_uldivmod>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	4b69      	ldr	r3, [pc, #420]	; (8001168 <UART_SetConfig+0x300>)
 8000fc4:	fba3 2302 	umull	r2, r3, r3, r2
 8000fc8:	095b      	lsrs	r3, r3, #5
 8000fca:	011c      	lsls	r4, r3, #4
 8000fcc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8000fd6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000fda:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8000fde:	4642      	mov	r2, r8
 8000fe0:	464b      	mov	r3, r9
 8000fe2:	1891      	adds	r1, r2, r2
 8000fe4:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8000fe8:	415b      	adcs	r3, r3
 8000fea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000fee:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8000ff2:	4641      	mov	r1, r8
 8000ff4:	1851      	adds	r1, r2, r1
 8000ff6:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8000ffa:	4649      	mov	r1, r9
 8000ffc:	414b      	adcs	r3, r1
 8000ffe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001002:	f04f 0200 	mov.w	r2, #0
 8001006:	f04f 0300 	mov.w	r3, #0
 800100a:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 800100e:	4659      	mov	r1, fp
 8001010:	00cb      	lsls	r3, r1, #3
 8001012:	4651      	mov	r1, sl
 8001014:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001018:	4651      	mov	r1, sl
 800101a:	00ca      	lsls	r2, r1, #3
 800101c:	4610      	mov	r0, r2
 800101e:	4619      	mov	r1, r3
 8001020:	4603      	mov	r3, r0
 8001022:	4642      	mov	r2, r8
 8001024:	189b      	adds	r3, r3, r2
 8001026:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800102a:	464b      	mov	r3, r9
 800102c:	460a      	mov	r2, r1
 800102e:	eb42 0303 	adc.w	r3, r2, r3
 8001032:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8001036:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001042:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8001046:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 800104a:	460b      	mov	r3, r1
 800104c:	18db      	adds	r3, r3, r3
 800104e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001052:	4613      	mov	r3, r2
 8001054:	eb42 0303 	adc.w	r3, r2, r3
 8001058:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800105c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001060:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8001064:	f7ff f90c 	bl	8000280 <__aeabi_uldivmod>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4611      	mov	r1, r2
 800106e:	4b3e      	ldr	r3, [pc, #248]	; (8001168 <UART_SetConfig+0x300>)
 8001070:	fba3 2301 	umull	r2, r3, r3, r1
 8001074:	095b      	lsrs	r3, r3, #5
 8001076:	2264      	movs	r2, #100	; 0x64
 8001078:	fb02 f303 	mul.w	r3, r2, r3
 800107c:	1acb      	subs	r3, r1, r3
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001084:	4b38      	ldr	r3, [pc, #224]	; (8001168 <UART_SetConfig+0x300>)
 8001086:	fba3 2302 	umull	r2, r3, r3, r2
 800108a:	095b      	lsrs	r3, r3, #5
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001092:	441c      	add	r4, r3
 8001094:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001098:	2200      	movs	r2, #0
 800109a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800109e:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 80010a2:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 80010a6:	4642      	mov	r2, r8
 80010a8:	464b      	mov	r3, r9
 80010aa:	1891      	adds	r1, r2, r2
 80010ac:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 80010b0:	415b      	adcs	r3, r3
 80010b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80010b6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80010ba:	4641      	mov	r1, r8
 80010bc:	1851      	adds	r1, r2, r1
 80010be:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80010c2:	4649      	mov	r1, r9
 80010c4:	414b      	adcs	r3, r1
 80010c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	f04f 0300 	mov.w	r3, #0
 80010d2:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 80010d6:	4659      	mov	r1, fp
 80010d8:	00cb      	lsls	r3, r1, #3
 80010da:	4651      	mov	r1, sl
 80010dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80010e0:	4651      	mov	r1, sl
 80010e2:	00ca      	lsls	r2, r1, #3
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	4603      	mov	r3, r0
 80010ea:	4642      	mov	r2, r8
 80010ec:	189b      	adds	r3, r3, r2
 80010ee:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80010f2:	464b      	mov	r3, r9
 80010f4:	460a      	mov	r2, r1
 80010f6:	eb42 0303 	adc.w	r3, r2, r3
 80010fa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80010fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800110a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 800110e:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8001112:	460b      	mov	r3, r1
 8001114:	18db      	adds	r3, r3, r3
 8001116:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800111a:	4613      	mov	r3, r2
 800111c:	eb42 0303 	adc.w	r3, r2, r3
 8001120:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001124:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001128:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 800112c:	f7ff f8a8 	bl	8000280 <__aeabi_uldivmod>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <UART_SetConfig+0x300>)
 8001136:	fba3 1302 	umull	r1, r3, r3, r2
 800113a:	095b      	lsrs	r3, r3, #5
 800113c:	2164      	movs	r1, #100	; 0x64
 800113e:	fb01 f303 	mul.w	r3, r1, r3
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	3332      	adds	r3, #50	; 0x32
 8001148:	4a07      	ldr	r2, [pc, #28]	; (8001168 <UART_SetConfig+0x300>)
 800114a:	fba2 2303 	umull	r2, r3, r2, r3
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	f003 0207 	and.w	r2, r3, #7
 8001154:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4422      	add	r2, r4
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	e34a      	b.n	80017f6 <UART_SetConfig+0x98e>
 8001160:	40011000 	.word	0x40011000
 8001164:	40011400 	.word	0x40011400
 8001168:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800116c:	f7ff fd1a 	bl	8000ba4 <HAL_RCC_GetPCLK1Freq>
 8001170:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001174:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001178:	2200      	movs	r2, #0
 800117a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800117e:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8001182:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8001186:	4622      	mov	r2, r4
 8001188:	462b      	mov	r3, r5
 800118a:	1891      	adds	r1, r2, r2
 800118c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8001190:	415b      	adcs	r3, r3
 8001192:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001196:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800119a:	4621      	mov	r1, r4
 800119c:	eb12 0a01 	adds.w	sl, r2, r1
 80011a0:	4629      	mov	r1, r5
 80011a2:	eb43 0b01 	adc.w	fp, r3, r1
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	f04f 0300 	mov.w	r3, #0
 80011ae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80011b2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80011b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80011ba:	4692      	mov	sl, r2
 80011bc:	469b      	mov	fp, r3
 80011be:	4623      	mov	r3, r4
 80011c0:	eb1a 0303 	adds.w	r3, sl, r3
 80011c4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80011c8:	462b      	mov	r3, r5
 80011ca:	eb4b 0303 	adc.w	r3, fp, r3
 80011ce:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80011d2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 80011de:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80011e2:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 80011e6:	460b      	mov	r3, r1
 80011e8:	18db      	adds	r3, r3, r3
 80011ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80011ee:	4613      	mov	r3, r2
 80011f0:	eb42 0303 	adc.w	r3, r2, r3
 80011f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80011f8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80011fc:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8001200:	f7ff f83e 	bl	8000280 <__aeabi_uldivmod>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4b61      	ldr	r3, [pc, #388]	; (8001390 <UART_SetConfig+0x528>)
 800120a:	fba3 2302 	umull	r2, r3, r3, r2
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	011c      	lsls	r4, r3, #4
 8001212:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001216:	2200      	movs	r2, #0
 8001218:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 800121c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8001220:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8001224:	4642      	mov	r2, r8
 8001226:	464b      	mov	r3, r9
 8001228:	1891      	adds	r1, r2, r2
 800122a:	67b9      	str	r1, [r7, #120]	; 0x78
 800122c:	415b      	adcs	r3, r3
 800122e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001230:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001234:	4641      	mov	r1, r8
 8001236:	1851      	adds	r1, r2, r1
 8001238:	6739      	str	r1, [r7, #112]	; 0x70
 800123a:	4649      	mov	r1, r9
 800123c:	414b      	adcs	r3, r1
 800123e:	677b      	str	r3, [r7, #116]	; 0x74
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 800124c:	4659      	mov	r1, fp
 800124e:	00cb      	lsls	r3, r1, #3
 8001250:	4651      	mov	r1, sl
 8001252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001256:	4651      	mov	r1, sl
 8001258:	00ca      	lsls	r2, r1, #3
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	4603      	mov	r3, r0
 8001260:	4642      	mov	r2, r8
 8001262:	189b      	adds	r3, r3, r2
 8001264:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001268:	464b      	mov	r3, r9
 800126a:	460a      	mov	r2, r1
 800126c:	eb42 0303 	adc.w	r3, r2, r3
 8001270:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8001274:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001280:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8001284:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8001288:	460b      	mov	r3, r1
 800128a:	18db      	adds	r3, r3, r3
 800128c:	66bb      	str	r3, [r7, #104]	; 0x68
 800128e:	4613      	mov	r3, r2
 8001290:	eb42 0303 	adc.w	r3, r2, r3
 8001294:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001296:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800129a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800129e:	f7fe ffef 	bl	8000280 <__aeabi_uldivmod>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4611      	mov	r1, r2
 80012a8:	4b39      	ldr	r3, [pc, #228]	; (8001390 <UART_SetConfig+0x528>)
 80012aa:	fba3 2301 	umull	r2, r3, r3, r1
 80012ae:	095b      	lsrs	r3, r3, #5
 80012b0:	2264      	movs	r2, #100	; 0x64
 80012b2:	fb02 f303 	mul.w	r3, r2, r3
 80012b6:	1acb      	subs	r3, r1, r3
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80012be:	4b34      	ldr	r3, [pc, #208]	; (8001390 <UART_SetConfig+0x528>)
 80012c0:	fba3 2302 	umull	r2, r3, r3, r2
 80012c4:	095b      	lsrs	r3, r3, #5
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80012cc:	441c      	add	r4, r3
 80012ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012d2:	2200      	movs	r2, #0
 80012d4:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 80012d8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80012dc:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 80012e0:	4642      	mov	r2, r8
 80012e2:	464b      	mov	r3, r9
 80012e4:	1891      	adds	r1, r2, r2
 80012e6:	6639      	str	r1, [r7, #96]	; 0x60
 80012e8:	415b      	adcs	r3, r3
 80012ea:	667b      	str	r3, [r7, #100]	; 0x64
 80012ec:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80012f0:	4641      	mov	r1, r8
 80012f2:	1851      	adds	r1, r2, r1
 80012f4:	65b9      	str	r1, [r7, #88]	; 0x58
 80012f6:	4649      	mov	r1, r9
 80012f8:	414b      	adcs	r3, r1
 80012fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8001308:	4659      	mov	r1, fp
 800130a:	00cb      	lsls	r3, r1, #3
 800130c:	4651      	mov	r1, sl
 800130e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001312:	4651      	mov	r1, sl
 8001314:	00ca      	lsls	r2, r1, #3
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	4603      	mov	r3, r0
 800131c:	4642      	mov	r2, r8
 800131e:	189b      	adds	r3, r3, r2
 8001320:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8001324:	464b      	mov	r3, r9
 8001326:	460a      	mov	r2, r1
 8001328:	eb42 0303 	adc.w	r3, r2, r3
 800132c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8001330:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 800133c:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8001340:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8001344:	460b      	mov	r3, r1
 8001346:	18db      	adds	r3, r3, r3
 8001348:	653b      	str	r3, [r7, #80]	; 0x50
 800134a:	4613      	mov	r3, r2
 800134c:	eb42 0303 	adc.w	r3, r2, r3
 8001350:	657b      	str	r3, [r7, #84]	; 0x54
 8001352:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001356:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800135a:	f7fe ff91 	bl	8000280 <__aeabi_uldivmod>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <UART_SetConfig+0x528>)
 8001364:	fba3 1302 	umull	r1, r3, r3, r2
 8001368:	095b      	lsrs	r3, r3, #5
 800136a:	2164      	movs	r1, #100	; 0x64
 800136c:	fb01 f303 	mul.w	r3, r1, r3
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	3332      	adds	r3, #50	; 0x32
 8001376:	4a06      	ldr	r2, [pc, #24]	; (8001390 <UART_SetConfig+0x528>)
 8001378:	fba2 2303 	umull	r2, r3, r2, r3
 800137c:	095b      	lsrs	r3, r3, #5
 800137e:	f003 0207 	and.w	r2, r3, #7
 8001382:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4422      	add	r2, r4
 800138a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800138c:	e233      	b.n	80017f6 <UART_SetConfig+0x98e>
 800138e:	bf00      	nop
 8001390:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001394:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	4b8d      	ldr	r3, [pc, #564]	; (80015d0 <UART_SetConfig+0x768>)
 800139c:	429a      	cmp	r2, r3
 800139e:	d006      	beq.n	80013ae <UART_SetConfig+0x546>
 80013a0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	4b8b      	ldr	r3, [pc, #556]	; (80015d4 <UART_SetConfig+0x76c>)
 80013a8:	429a      	cmp	r2, r3
 80013aa:	f040 8117 	bne.w	80015dc <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 80013ae:	f7ff fc0d 	bl	8000bcc <HAL_RCC_GetPCLK2Freq>
 80013b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80013b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013ba:	2200      	movs	r2, #0
 80013bc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80013c0:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80013c4:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80013c8:	4622      	mov	r2, r4
 80013ca:	462b      	mov	r3, r5
 80013cc:	1891      	adds	r1, r2, r2
 80013ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80013d0:	415b      	adcs	r3, r3
 80013d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80013d8:	4621      	mov	r1, r4
 80013da:	eb12 0801 	adds.w	r8, r2, r1
 80013de:	4629      	mov	r1, r5
 80013e0:	eb43 0901 	adc.w	r9, r3, r1
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	f04f 0300 	mov.w	r3, #0
 80013ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80013f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80013f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80013f8:	4690      	mov	r8, r2
 80013fa:	4699      	mov	r9, r3
 80013fc:	4623      	mov	r3, r4
 80013fe:	eb18 0303 	adds.w	r3, r8, r3
 8001402:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001406:	462b      	mov	r3, r5
 8001408:	eb49 0303 	adc.w	r3, r9, r3
 800140c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8001410:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800141c:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 800142c:	4629      	mov	r1, r5
 800142e:	008b      	lsls	r3, r1, #2
 8001430:	4621      	mov	r1, r4
 8001432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001436:	4621      	mov	r1, r4
 8001438:	008a      	lsls	r2, r1, #2
 800143a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 800143e:	f7fe ff1f 	bl	8000280 <__aeabi_uldivmod>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4b64      	ldr	r3, [pc, #400]	; (80015d8 <UART_SetConfig+0x770>)
 8001448:	fba3 2302 	umull	r2, r3, r3, r2
 800144c:	095b      	lsrs	r3, r3, #5
 800144e:	011c      	lsls	r4, r3, #4
 8001450:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001454:	2200      	movs	r2, #0
 8001456:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800145a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800145e:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8001462:	4642      	mov	r2, r8
 8001464:	464b      	mov	r3, r9
 8001466:	1891      	adds	r1, r2, r2
 8001468:	6439      	str	r1, [r7, #64]	; 0x40
 800146a:	415b      	adcs	r3, r3
 800146c:	647b      	str	r3, [r7, #68]	; 0x44
 800146e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001472:	4641      	mov	r1, r8
 8001474:	1851      	adds	r1, r2, r1
 8001476:	63b9      	str	r1, [r7, #56]	; 0x38
 8001478:	4649      	mov	r1, r9
 800147a:	414b      	adcs	r3, r1
 800147c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	f04f 0300 	mov.w	r3, #0
 8001486:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 800148a:	4659      	mov	r1, fp
 800148c:	00cb      	lsls	r3, r1, #3
 800148e:	4651      	mov	r1, sl
 8001490:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001494:	4651      	mov	r1, sl
 8001496:	00ca      	lsls	r2, r1, #3
 8001498:	4610      	mov	r0, r2
 800149a:	4619      	mov	r1, r3
 800149c:	4603      	mov	r3, r0
 800149e:	4642      	mov	r2, r8
 80014a0:	189b      	adds	r3, r3, r2
 80014a2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80014a6:	464b      	mov	r3, r9
 80014a8:	460a      	mov	r2, r1
 80014aa:	eb42 0303 	adc.w	r3, r2, r3
 80014ae:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80014b2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80014be:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 80014ce:	4649      	mov	r1, r9
 80014d0:	008b      	lsls	r3, r1, #2
 80014d2:	4641      	mov	r1, r8
 80014d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80014d8:	4641      	mov	r1, r8
 80014da:	008a      	lsls	r2, r1, #2
 80014dc:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80014e0:	f7fe fece 	bl	8000280 <__aeabi_uldivmod>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4611      	mov	r1, r2
 80014ea:	4b3b      	ldr	r3, [pc, #236]	; (80015d8 <UART_SetConfig+0x770>)
 80014ec:	fba3 2301 	umull	r2, r3, r3, r1
 80014f0:	095b      	lsrs	r3, r3, #5
 80014f2:	2264      	movs	r2, #100	; 0x64
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	1acb      	subs	r3, r1, r3
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	3332      	adds	r3, #50	; 0x32
 80014fe:	4a36      	ldr	r2, [pc, #216]	; (80015d8 <UART_SetConfig+0x770>)
 8001500:	fba2 2303 	umull	r2, r3, r2, r3
 8001504:	095b      	lsrs	r3, r3, #5
 8001506:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800150a:	441c      	add	r4, r3
 800150c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001510:	2200      	movs	r2, #0
 8001512:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001516:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 800151a:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 800151e:	4642      	mov	r2, r8
 8001520:	464b      	mov	r3, r9
 8001522:	1891      	adds	r1, r2, r2
 8001524:	6339      	str	r1, [r7, #48]	; 0x30
 8001526:	415b      	adcs	r3, r3
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
 800152a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800152e:	4641      	mov	r1, r8
 8001530:	1851      	adds	r1, r2, r1
 8001532:	62b9      	str	r1, [r7, #40]	; 0x28
 8001534:	4649      	mov	r1, r9
 8001536:	414b      	adcs	r3, r1
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8001546:	4659      	mov	r1, fp
 8001548:	00cb      	lsls	r3, r1, #3
 800154a:	4651      	mov	r1, sl
 800154c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001550:	4651      	mov	r1, sl
 8001552:	00ca      	lsls	r2, r1, #3
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	4603      	mov	r3, r0
 800155a:	4642      	mov	r2, r8
 800155c:	189b      	adds	r3, r3, r2
 800155e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001562:	464b      	mov	r3, r9
 8001564:	460a      	mov	r2, r1
 8001566:	eb42 0303 	adc.w	r3, r2, r3
 800156a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800156e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800157a:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 800158a:	4649      	mov	r1, r9
 800158c:	008b      	lsls	r3, r1, #2
 800158e:	4641      	mov	r1, r8
 8001590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001594:	4641      	mov	r1, r8
 8001596:	008a      	lsls	r2, r1, #2
 8001598:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 800159c:	f7fe fe70 	bl	8000280 <__aeabi_uldivmod>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <UART_SetConfig+0x770>)
 80015a6:	fba3 1302 	umull	r1, r3, r3, r2
 80015aa:	095b      	lsrs	r3, r3, #5
 80015ac:	2164      	movs	r1, #100	; 0x64
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	3332      	adds	r3, #50	; 0x32
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <UART_SetConfig+0x770>)
 80015ba:	fba2 2303 	umull	r2, r3, r2, r3
 80015be:	095b      	lsrs	r3, r3, #5
 80015c0:	f003 020f 	and.w	r2, r3, #15
 80015c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4422      	add	r2, r4
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	e112      	b.n	80017f6 <UART_SetConfig+0x98e>
 80015d0:	40011000 	.word	0x40011000
 80015d4:	40011400 	.word	0x40011400
 80015d8:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80015dc:	f7ff fae2 	bl	8000ba4 <HAL_RCC_GetPCLK1Freq>
 80015e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015e8:	2200      	movs	r2, #0
 80015ea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80015ee:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80015f2:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 80015f6:	4642      	mov	r2, r8
 80015f8:	464b      	mov	r3, r9
 80015fa:	1891      	adds	r1, r2, r2
 80015fc:	6239      	str	r1, [r7, #32]
 80015fe:	415b      	adcs	r3, r3
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
 8001602:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001606:	4641      	mov	r1, r8
 8001608:	1854      	adds	r4, r2, r1
 800160a:	4649      	mov	r1, r9
 800160c:	eb43 0501 	adc.w	r5, r3, r1
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	00eb      	lsls	r3, r5, #3
 800161a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800161e:	00e2      	lsls	r2, r4, #3
 8001620:	4614      	mov	r4, r2
 8001622:	461d      	mov	r5, r3
 8001624:	4643      	mov	r3, r8
 8001626:	18e3      	adds	r3, r4, r3
 8001628:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800162c:	464b      	mov	r3, r9
 800162e:	eb45 0303 	adc.w	r3, r5, r3
 8001632:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001636:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001642:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8001652:	4629      	mov	r1, r5
 8001654:	008b      	lsls	r3, r1, #2
 8001656:	4621      	mov	r1, r4
 8001658:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800165c:	4621      	mov	r1, r4
 800165e:	008a      	lsls	r2, r1, #2
 8001660:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001664:	f7fe fe0c 	bl	8000280 <__aeabi_uldivmod>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4b65      	ldr	r3, [pc, #404]	; (8001804 <UART_SetConfig+0x99c>)
 800166e:	fba3 2302 	umull	r2, r3, r3, r2
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	011c      	lsls	r4, r3, #4
 8001676:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800167a:	2200      	movs	r2, #0
 800167c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001680:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8001684:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8001688:	4642      	mov	r2, r8
 800168a:	464b      	mov	r3, r9
 800168c:	1891      	adds	r1, r2, r2
 800168e:	61b9      	str	r1, [r7, #24]
 8001690:	415b      	adcs	r3, r3
 8001692:	61fb      	str	r3, [r7, #28]
 8001694:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001698:	4641      	mov	r1, r8
 800169a:	1851      	adds	r1, r2, r1
 800169c:	6139      	str	r1, [r7, #16]
 800169e:	4649      	mov	r1, r9
 80016a0:	414b      	adcs	r3, r1
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80016b0:	4659      	mov	r1, fp
 80016b2:	00cb      	lsls	r3, r1, #3
 80016b4:	4651      	mov	r1, sl
 80016b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016ba:	4651      	mov	r1, sl
 80016bc:	00ca      	lsls	r2, r1, #3
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	4642      	mov	r2, r8
 80016c6:	189b      	adds	r3, r3, r2
 80016c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80016cc:	464b      	mov	r3, r9
 80016ce:	460a      	mov	r2, r1
 80016d0:	eb42 0303 	adc.w	r3, r2, r3
 80016d4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80016e4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	f04f 0300 	mov.w	r3, #0
 80016f0:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80016f4:	4649      	mov	r1, r9
 80016f6:	008b      	lsls	r3, r1, #2
 80016f8:	4641      	mov	r1, r8
 80016fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016fe:	4641      	mov	r1, r8
 8001700:	008a      	lsls	r2, r1, #2
 8001702:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001706:	f7fe fdbb 	bl	8000280 <__aeabi_uldivmod>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4611      	mov	r1, r2
 8001710:	4b3c      	ldr	r3, [pc, #240]	; (8001804 <UART_SetConfig+0x99c>)
 8001712:	fba3 2301 	umull	r2, r3, r3, r1
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	2264      	movs	r2, #100	; 0x64
 800171a:	fb02 f303 	mul.w	r3, r2, r3
 800171e:	1acb      	subs	r3, r1, r3
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	3332      	adds	r3, #50	; 0x32
 8001724:	4a37      	ldr	r2, [pc, #220]	; (8001804 <UART_SetConfig+0x99c>)
 8001726:	fba2 2303 	umull	r2, r3, r2, r3
 800172a:	095b      	lsrs	r3, r3, #5
 800172c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001730:	441c      	add	r4, r3
 8001732:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001736:	2200      	movs	r2, #0
 8001738:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800173c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001740:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001744:	4642      	mov	r2, r8
 8001746:	464b      	mov	r3, r9
 8001748:	1891      	adds	r1, r2, r2
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	415b      	adcs	r3, r3
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001754:	4641      	mov	r1, r8
 8001756:	1851      	adds	r1, r2, r1
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	4649      	mov	r1, r9
 800175c:	414b      	adcs	r3, r1
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800176c:	4659      	mov	r1, fp
 800176e:	00cb      	lsls	r3, r1, #3
 8001770:	4651      	mov	r1, sl
 8001772:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001776:	4651      	mov	r1, sl
 8001778:	00ca      	lsls	r2, r1, #3
 800177a:	4610      	mov	r0, r2
 800177c:	4619      	mov	r1, r3
 800177e:	4603      	mov	r3, r0
 8001780:	4642      	mov	r2, r8
 8001782:	189b      	adds	r3, r3, r2
 8001784:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001788:	464b      	mov	r3, r9
 800178a:	460a      	mov	r2, r1
 800178c:	eb42 0303 	adc.w	r3, r2, r3
 8001790:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001794:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80017a0:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80017b0:	4649      	mov	r1, r9
 80017b2:	008b      	lsls	r3, r1, #2
 80017b4:	4641      	mov	r1, r8
 80017b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80017ba:	4641      	mov	r1, r8
 80017bc:	008a      	lsls	r2, r1, #2
 80017be:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80017c2:	f7fe fd5d 	bl	8000280 <__aeabi_uldivmod>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <UART_SetConfig+0x99c>)
 80017cc:	fba3 1302 	umull	r1, r3, r3, r2
 80017d0:	095b      	lsrs	r3, r3, #5
 80017d2:	2164      	movs	r1, #100	; 0x64
 80017d4:	fb01 f303 	mul.w	r3, r1, r3
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	3332      	adds	r3, #50	; 0x32
 80017de:	4a09      	ldr	r2, [pc, #36]	; (8001804 <UART_SetConfig+0x99c>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	f003 020f 	and.w	r2, r3, #15
 80017ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4422      	add	r2, r4
 80017f2:	609a      	str	r2, [r3, #8]
}
 80017f4:	e7ff      	b.n	80017f6 <UART_SetConfig+0x98e>
 80017f6:	bf00      	nop
 80017f8:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80017fc:	46bd      	mov	sp, r7
 80017fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001802:	bf00      	nop
 8001804:	51eb851f 	.word	0x51eb851f

08001808 <__io_putchar>:
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	1d39      	adds	r1, r7, #4
 8001812:	230a      	movs	r3, #10
 8001814:	2201      	movs	r2, #1
 8001816:	4804      	ldr	r0, [pc, #16]	; (8001828 <__io_putchar+0x20>)
 8001818:	f7ff fa43 	bl	8000ca2 <HAL_UART_Transmit>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4618      	mov	r0, r3
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000088 	.word	0x20000088

0800182c <main>:
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
 8001830:	f7fe fea4 	bl	800057c <HAL_Init>
 8001834:	f000 f810 	bl	8001858 <uart_init>
 8001838:	4803      	ldr	r0, [pc, #12]	; (8001848 <main+0x1c>)
 800183a:	f000 f9fd 	bl	8001c38 <iprintf>
 800183e:	200a      	movs	r0, #10
 8001840:	f7fe ff16 	bl	8000670 <HAL_Delay>
 8001844:	e7f8      	b.n	8001838 <main+0xc>
 8001846:	bf00      	nop
 8001848:	0800293c 	.word	0x0800293c

0800184c <SysTick_Handler>:
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
 8001850:	f7fe feee 	bl	8000630 <HAL_IncTick>
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}

08001858 <uart_init>:
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b25      	ldr	r3, [pc, #148]	; (8001908 <uart_init+0xb0>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a24      	ldr	r2, [pc, #144]	; (8001908 <uart_init+0xb0>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b22      	ldr	r3, [pc, #136]	; (8001908 <uart_init+0xb0>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <uart_init+0xb0>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	4a1d      	ldr	r2, [pc, #116]	; (8001908 <uart_init+0xb0>)
 8001894:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001898:	6413      	str	r3, [r2, #64]	; 0x40
 800189a:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <uart_init+0xb0>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	230c      	movs	r3, #12
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	2302      	movs	r3, #2
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	2307      	movs	r3, #7
 80018b0:	61fb      	str	r3, [r7, #28]
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	2303      	movs	r3, #3
 80018b8:	61bb      	str	r3, [r7, #24]
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	4812      	ldr	r0, [pc, #72]	; (800190c <uart_init+0xb4>)
 80018c2:	f7fe ffdf 	bl	8000884 <HAL_GPIO_Init>
 80018c6:	4b12      	ldr	r3, [pc, #72]	; (8001910 <uart_init+0xb8>)
 80018c8:	4a12      	ldr	r2, [pc, #72]	; (8001914 <uart_init+0xbc>)
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	4b10      	ldr	r3, [pc, #64]	; (8001910 <uart_init+0xb8>)
 80018ce:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <uart_init+0xb8>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	4b0d      	ldr	r3, [pc, #52]	; (8001910 <uart_init+0xb8>)
 80018dc:	2200      	movs	r2, #0
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <uart_init+0xb8>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <uart_init+0xb8>)
 80018e8:	2208      	movs	r2, #8
 80018ea:	615a      	str	r2, [r3, #20]
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <uart_init+0xb8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
 80018f2:	4b07      	ldr	r3, [pc, #28]	; (8001910 <uart_init+0xb8>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	61da      	str	r2, [r3, #28]
 80018f8:	4805      	ldr	r0, [pc, #20]	; (8001910 <uart_init+0xb8>)
 80018fa:	f7ff f97b 	bl	8000bf4 <HAL_UART_Init>
 80018fe:	bf00      	nop
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	40020000 	.word	0x40020000
 8001910:	20000088 	.word	0x20000088
 8001914:	40004400 	.word	0x40004400

08001918 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	e00a      	b.n	8001940 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800192a:	f3af 8000 	nop.w
 800192e:	4601      	mov	r1, r0
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	60ba      	str	r2, [r7, #8]
 8001936:	b2ca      	uxtb	r2, r1
 8001938:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	3301      	adds	r3, #1
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	697a      	ldr	r2, [r7, #20]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	429a      	cmp	r2, r3
 8001946:	dbf0      	blt.n	800192a <_read+0x12>
  }

  return len;
 8001948:	687b      	ldr	r3, [r7, #4]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b086      	sub	sp, #24
 8001956:	af00      	add	r7, sp, #0
 8001958:	60f8      	str	r0, [r7, #12]
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	e009      	b.n	8001978 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	60ba      	str	r2, [r7, #8]
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ff4b 	bl	8001808 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	3301      	adds	r3, #1
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	429a      	cmp	r2, r3
 800197e:	dbf1      	blt.n	8001964 <_write+0x12>
  }
  return len;
 8001980:	687b      	ldr	r3, [r7, #4]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <_close>:

int _close(int file)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001992:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019b2:	605a      	str	r2, [r3, #4]
  return 0;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <_isatty>:

int _isatty(int file)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ca:	2301      	movs	r3, #1
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019fc:	4a14      	ldr	r2, [pc, #80]	; (8001a50 <_sbrk+0x5c>)
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <_sbrk+0x60>)
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a08:	4b13      	ldr	r3, [pc, #76]	; (8001a58 <_sbrk+0x64>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d102      	bne.n	8001a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <_sbrk+0x64>)
 8001a12:	4a12      	ldr	r2, [pc, #72]	; (8001a5c <_sbrk+0x68>)
 8001a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a16:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d207      	bcs.n	8001a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a24:	f000 f9ac 	bl	8001d80 <__errno>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a32:	e009      	b.n	8001a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a34:	4b08      	ldr	r3, [pc, #32]	; (8001a58 <_sbrk+0x64>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a3a:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	4a05      	ldr	r2, [pc, #20]	; (8001a58 <_sbrk+0x64>)
 8001a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a46:	68fb      	ldr	r3, [r7, #12]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20020000 	.word	0x20020000
 8001a54:	00000400 	.word	0x00000400
 8001a58:	200000c8 	.word	0x200000c8
 8001a5c:	20000218 	.word	0x20000218

08001a60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a60:	480d      	ldr	r0, [pc, #52]	; (8001a98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a64:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a68:	480c      	ldr	r0, [pc, #48]	; (8001a9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a6a:	490d      	ldr	r1, [pc, #52]	; (8001aa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <LoopForever+0xe>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a70:	e002      	b.n	8001a78 <LoopCopyDataInit>

08001a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a76:	3304      	adds	r3, #4

08001a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a7c:	d3f9      	bcc.n	8001a72 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a80:	4c0a      	ldr	r4, [pc, #40]	; (8001aac <LoopForever+0x16>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a84:	e001      	b.n	8001a8a <LoopFillZerobss>

08001a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a88:	3204      	adds	r2, #4

08001a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a8c:	d3fb      	bcc.n	8001a86 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a8e:	f000 f97d 	bl	8001d8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a92:	f7ff fecb 	bl	800182c <main>

08001a96 <LoopForever>:

LoopForever:
  b LoopForever
 8001a96:	e7fe      	b.n	8001a96 <LoopForever>
  ldr   r0, =_estack
 8001a98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001aa4:	080029a4 	.word	0x080029a4
  ldr r2, =_sbss
 8001aa8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001aac:	20000218 	.word	0x20000218

08001ab0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ab0:	e7fe      	b.n	8001ab0 <ADC_IRQHandler>
	...

08001ab4 <std>:
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	b510      	push	{r4, lr}
 8001ab8:	4604      	mov	r4, r0
 8001aba:	e9c0 3300 	strd	r3, r3, [r0]
 8001abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001ac2:	6083      	str	r3, [r0, #8]
 8001ac4:	8181      	strh	r1, [r0, #12]
 8001ac6:	6643      	str	r3, [r0, #100]	; 0x64
 8001ac8:	81c2      	strh	r2, [r0, #14]
 8001aca:	6183      	str	r3, [r0, #24]
 8001acc:	4619      	mov	r1, r3
 8001ace:	2208      	movs	r2, #8
 8001ad0:	305c      	adds	r0, #92	; 0x5c
 8001ad2:	f000 f906 	bl	8001ce2 <memset>
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <std+0x58>)
 8001ad8:	6263      	str	r3, [r4, #36]	; 0x24
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <std+0x5c>)
 8001adc:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <std+0x60>)
 8001ae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <std+0x64>)
 8001ae4:	6323      	str	r3, [r4, #48]	; 0x30
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	; (8001b1c <std+0x68>)
 8001ae8:	6224      	str	r4, [r4, #32]
 8001aea:	429c      	cmp	r4, r3
 8001aec:	d006      	beq.n	8001afc <std+0x48>
 8001aee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001af2:	4294      	cmp	r4, r2
 8001af4:	d002      	beq.n	8001afc <std+0x48>
 8001af6:	33d0      	adds	r3, #208	; 0xd0
 8001af8:	429c      	cmp	r4, r3
 8001afa:	d105      	bne.n	8001b08 <std+0x54>
 8001afc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b04:	f000 b966 	b.w	8001dd4 <__retarget_lock_init_recursive>
 8001b08:	bd10      	pop	{r4, pc}
 8001b0a:	bf00      	nop
 8001b0c:	08001c5d 	.word	0x08001c5d
 8001b10:	08001c7f 	.word	0x08001c7f
 8001b14:	08001cb7 	.word	0x08001cb7
 8001b18:	08001cdb 	.word	0x08001cdb
 8001b1c:	200000cc 	.word	0x200000cc

08001b20 <stdio_exit_handler>:
 8001b20:	4a02      	ldr	r2, [pc, #8]	; (8001b2c <stdio_exit_handler+0xc>)
 8001b22:	4903      	ldr	r1, [pc, #12]	; (8001b30 <stdio_exit_handler+0x10>)
 8001b24:	4803      	ldr	r0, [pc, #12]	; (8001b34 <stdio_exit_handler+0x14>)
 8001b26:	f000 b869 	b.w	8001bfc <_fwalk_sglue>
 8001b2a:	bf00      	nop
 8001b2c:	2000000c 	.word	0x2000000c
 8001b30:	08002681 	.word	0x08002681
 8001b34:	20000018 	.word	0x20000018

08001b38 <cleanup_stdio>:
 8001b38:	6841      	ldr	r1, [r0, #4]
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <cleanup_stdio+0x34>)
 8001b3c:	4299      	cmp	r1, r3
 8001b3e:	b510      	push	{r4, lr}
 8001b40:	4604      	mov	r4, r0
 8001b42:	d001      	beq.n	8001b48 <cleanup_stdio+0x10>
 8001b44:	f000 fd9c 	bl	8002680 <_fflush_r>
 8001b48:	68a1      	ldr	r1, [r4, #8]
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <cleanup_stdio+0x38>)
 8001b4c:	4299      	cmp	r1, r3
 8001b4e:	d002      	beq.n	8001b56 <cleanup_stdio+0x1e>
 8001b50:	4620      	mov	r0, r4
 8001b52:	f000 fd95 	bl	8002680 <_fflush_r>
 8001b56:	68e1      	ldr	r1, [r4, #12]
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <cleanup_stdio+0x3c>)
 8001b5a:	4299      	cmp	r1, r3
 8001b5c:	d004      	beq.n	8001b68 <cleanup_stdio+0x30>
 8001b5e:	4620      	mov	r0, r4
 8001b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b64:	f000 bd8c 	b.w	8002680 <_fflush_r>
 8001b68:	bd10      	pop	{r4, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200000cc 	.word	0x200000cc
 8001b70:	20000134 	.word	0x20000134
 8001b74:	2000019c 	.word	0x2000019c

08001b78 <global_stdio_init.part.0>:
 8001b78:	b510      	push	{r4, lr}
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <global_stdio_init.part.0+0x30>)
 8001b7c:	4c0b      	ldr	r4, [pc, #44]	; (8001bac <global_stdio_init.part.0+0x34>)
 8001b7e:	4a0c      	ldr	r2, [pc, #48]	; (8001bb0 <global_stdio_init.part.0+0x38>)
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	4620      	mov	r0, r4
 8001b84:	2200      	movs	r2, #0
 8001b86:	2104      	movs	r1, #4
 8001b88:	f7ff ff94 	bl	8001ab4 <std>
 8001b8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001b90:	2201      	movs	r2, #1
 8001b92:	2109      	movs	r1, #9
 8001b94:	f7ff ff8e 	bl	8001ab4 <std>
 8001b98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ba2:	2112      	movs	r1, #18
 8001ba4:	f7ff bf86 	b.w	8001ab4 <std>
 8001ba8:	20000204 	.word	0x20000204
 8001bac:	200000cc 	.word	0x200000cc
 8001bb0:	08001b21 	.word	0x08001b21

08001bb4 <__sfp_lock_acquire>:
 8001bb4:	4801      	ldr	r0, [pc, #4]	; (8001bbc <__sfp_lock_acquire+0x8>)
 8001bb6:	f000 b90e 	b.w	8001dd6 <__retarget_lock_acquire_recursive>
 8001bba:	bf00      	nop
 8001bbc:	2000020d 	.word	0x2000020d

08001bc0 <__sfp_lock_release>:
 8001bc0:	4801      	ldr	r0, [pc, #4]	; (8001bc8 <__sfp_lock_release+0x8>)
 8001bc2:	f000 b909 	b.w	8001dd8 <__retarget_lock_release_recursive>
 8001bc6:	bf00      	nop
 8001bc8:	2000020d 	.word	0x2000020d

08001bcc <__sinit>:
 8001bcc:	b510      	push	{r4, lr}
 8001bce:	4604      	mov	r4, r0
 8001bd0:	f7ff fff0 	bl	8001bb4 <__sfp_lock_acquire>
 8001bd4:	6a23      	ldr	r3, [r4, #32]
 8001bd6:	b11b      	cbz	r3, 8001be0 <__sinit+0x14>
 8001bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bdc:	f7ff bff0 	b.w	8001bc0 <__sfp_lock_release>
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <__sinit+0x28>)
 8001be2:	6223      	str	r3, [r4, #32]
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__sinit+0x2c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f5      	bne.n	8001bd8 <__sinit+0xc>
 8001bec:	f7ff ffc4 	bl	8001b78 <global_stdio_init.part.0>
 8001bf0:	e7f2      	b.n	8001bd8 <__sinit+0xc>
 8001bf2:	bf00      	nop
 8001bf4:	08001b39 	.word	0x08001b39
 8001bf8:	20000204 	.word	0x20000204

08001bfc <_fwalk_sglue>:
 8001bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c00:	4607      	mov	r7, r0
 8001c02:	4688      	mov	r8, r1
 8001c04:	4614      	mov	r4, r2
 8001c06:	2600      	movs	r6, #0
 8001c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8001c10:	d505      	bpl.n	8001c1e <_fwalk_sglue+0x22>
 8001c12:	6824      	ldr	r4, [r4, #0]
 8001c14:	2c00      	cmp	r4, #0
 8001c16:	d1f7      	bne.n	8001c08 <_fwalk_sglue+0xc>
 8001c18:	4630      	mov	r0, r6
 8001c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c1e:	89ab      	ldrh	r3, [r5, #12]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d907      	bls.n	8001c34 <_fwalk_sglue+0x38>
 8001c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	d003      	beq.n	8001c34 <_fwalk_sglue+0x38>
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	4638      	mov	r0, r7
 8001c30:	47c0      	blx	r8
 8001c32:	4306      	orrs	r6, r0
 8001c34:	3568      	adds	r5, #104	; 0x68
 8001c36:	e7e9      	b.n	8001c0c <_fwalk_sglue+0x10>

08001c38 <iprintf>:
 8001c38:	b40f      	push	{r0, r1, r2, r3}
 8001c3a:	b507      	push	{r0, r1, r2, lr}
 8001c3c:	4906      	ldr	r1, [pc, #24]	; (8001c58 <iprintf+0x20>)
 8001c3e:	ab04      	add	r3, sp, #16
 8001c40:	6808      	ldr	r0, [r1, #0]
 8001c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c46:	6881      	ldr	r1, [r0, #8]
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	f000 f9e9 	bl	8002020 <_vfiprintf_r>
 8001c4e:	b003      	add	sp, #12
 8001c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c54:	b004      	add	sp, #16
 8001c56:	4770      	bx	lr
 8001c58:	20000064 	.word	0x20000064

08001c5c <__sread>:
 8001c5c:	b510      	push	{r4, lr}
 8001c5e:	460c      	mov	r4, r1
 8001c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c64:	f000 f868 	bl	8001d38 <_read_r>
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	bfab      	itete	ge
 8001c6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8001c70:	181b      	addge	r3, r3, r0
 8001c72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001c76:	bfac      	ite	ge
 8001c78:	6563      	strge	r3, [r4, #84]	; 0x54
 8001c7a:	81a3      	strhlt	r3, [r4, #12]
 8001c7c:	bd10      	pop	{r4, pc}

08001c7e <__swrite>:
 8001c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c82:	461f      	mov	r7, r3
 8001c84:	898b      	ldrh	r3, [r1, #12]
 8001c86:	05db      	lsls	r3, r3, #23
 8001c88:	4605      	mov	r5, r0
 8001c8a:	460c      	mov	r4, r1
 8001c8c:	4616      	mov	r6, r2
 8001c8e:	d505      	bpl.n	8001c9c <__swrite+0x1e>
 8001c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c94:	2302      	movs	r3, #2
 8001c96:	2200      	movs	r2, #0
 8001c98:	f000 f83c 	bl	8001d14 <_lseek_r>
 8001c9c:	89a3      	ldrh	r3, [r4, #12]
 8001c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ca6:	81a3      	strh	r3, [r4, #12]
 8001ca8:	4632      	mov	r2, r6
 8001caa:	463b      	mov	r3, r7
 8001cac:	4628      	mov	r0, r5
 8001cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001cb2:	f000 b853 	b.w	8001d5c <_write_r>

08001cb6 <__sseek>:
 8001cb6:	b510      	push	{r4, lr}
 8001cb8:	460c      	mov	r4, r1
 8001cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cbe:	f000 f829 	bl	8001d14 <_lseek_r>
 8001cc2:	1c43      	adds	r3, r0, #1
 8001cc4:	89a3      	ldrh	r3, [r4, #12]
 8001cc6:	bf15      	itete	ne
 8001cc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8001cca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001cce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001cd2:	81a3      	strheq	r3, [r4, #12]
 8001cd4:	bf18      	it	ne
 8001cd6:	81a3      	strhne	r3, [r4, #12]
 8001cd8:	bd10      	pop	{r4, pc}

08001cda <__sclose>:
 8001cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cde:	f000 b809 	b.w	8001cf4 <_close_r>

08001ce2 <memset>:
 8001ce2:	4402      	add	r2, r0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d100      	bne.n	8001cec <memset+0xa>
 8001cea:	4770      	bx	lr
 8001cec:	f803 1b01 	strb.w	r1, [r3], #1
 8001cf0:	e7f9      	b.n	8001ce6 <memset+0x4>
	...

08001cf4 <_close_r>:
 8001cf4:	b538      	push	{r3, r4, r5, lr}
 8001cf6:	4d06      	ldr	r5, [pc, #24]	; (8001d10 <_close_r+0x1c>)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	4608      	mov	r0, r1
 8001cfe:	602b      	str	r3, [r5, #0]
 8001d00:	f7ff fe43 	bl	800198a <_close>
 8001d04:	1c43      	adds	r3, r0, #1
 8001d06:	d102      	bne.n	8001d0e <_close_r+0x1a>
 8001d08:	682b      	ldr	r3, [r5, #0]
 8001d0a:	b103      	cbz	r3, 8001d0e <_close_r+0x1a>
 8001d0c:	6023      	str	r3, [r4, #0]
 8001d0e:	bd38      	pop	{r3, r4, r5, pc}
 8001d10:	20000208 	.word	0x20000208

08001d14 <_lseek_r>:
 8001d14:	b538      	push	{r3, r4, r5, lr}
 8001d16:	4d07      	ldr	r5, [pc, #28]	; (8001d34 <_lseek_r+0x20>)
 8001d18:	4604      	mov	r4, r0
 8001d1a:	4608      	mov	r0, r1
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	2200      	movs	r2, #0
 8001d20:	602a      	str	r2, [r5, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f7ff fe58 	bl	80019d8 <_lseek>
 8001d28:	1c43      	adds	r3, r0, #1
 8001d2a:	d102      	bne.n	8001d32 <_lseek_r+0x1e>
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	b103      	cbz	r3, 8001d32 <_lseek_r+0x1e>
 8001d30:	6023      	str	r3, [r4, #0]
 8001d32:	bd38      	pop	{r3, r4, r5, pc}
 8001d34:	20000208 	.word	0x20000208

08001d38 <_read_r>:
 8001d38:	b538      	push	{r3, r4, r5, lr}
 8001d3a:	4d07      	ldr	r5, [pc, #28]	; (8001d58 <_read_r+0x20>)
 8001d3c:	4604      	mov	r4, r0
 8001d3e:	4608      	mov	r0, r1
 8001d40:	4611      	mov	r1, r2
 8001d42:	2200      	movs	r2, #0
 8001d44:	602a      	str	r2, [r5, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	f7ff fde6 	bl	8001918 <_read>
 8001d4c:	1c43      	adds	r3, r0, #1
 8001d4e:	d102      	bne.n	8001d56 <_read_r+0x1e>
 8001d50:	682b      	ldr	r3, [r5, #0]
 8001d52:	b103      	cbz	r3, 8001d56 <_read_r+0x1e>
 8001d54:	6023      	str	r3, [r4, #0]
 8001d56:	bd38      	pop	{r3, r4, r5, pc}
 8001d58:	20000208 	.word	0x20000208

08001d5c <_write_r>:
 8001d5c:	b538      	push	{r3, r4, r5, lr}
 8001d5e:	4d07      	ldr	r5, [pc, #28]	; (8001d7c <_write_r+0x20>)
 8001d60:	4604      	mov	r4, r0
 8001d62:	4608      	mov	r0, r1
 8001d64:	4611      	mov	r1, r2
 8001d66:	2200      	movs	r2, #0
 8001d68:	602a      	str	r2, [r5, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	f7ff fdf1 	bl	8001952 <_write>
 8001d70:	1c43      	adds	r3, r0, #1
 8001d72:	d102      	bne.n	8001d7a <_write_r+0x1e>
 8001d74:	682b      	ldr	r3, [r5, #0]
 8001d76:	b103      	cbz	r3, 8001d7a <_write_r+0x1e>
 8001d78:	6023      	str	r3, [r4, #0]
 8001d7a:	bd38      	pop	{r3, r4, r5, pc}
 8001d7c:	20000208 	.word	0x20000208

08001d80 <__errno>:
 8001d80:	4b01      	ldr	r3, [pc, #4]	; (8001d88 <__errno+0x8>)
 8001d82:	6818      	ldr	r0, [r3, #0]
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000064 	.word	0x20000064

08001d8c <__libc_init_array>:
 8001d8c:	b570      	push	{r4, r5, r6, lr}
 8001d8e:	4d0d      	ldr	r5, [pc, #52]	; (8001dc4 <__libc_init_array+0x38>)
 8001d90:	4c0d      	ldr	r4, [pc, #52]	; (8001dc8 <__libc_init_array+0x3c>)
 8001d92:	1b64      	subs	r4, r4, r5
 8001d94:	10a4      	asrs	r4, r4, #2
 8001d96:	2600      	movs	r6, #0
 8001d98:	42a6      	cmp	r6, r4
 8001d9a:	d109      	bne.n	8001db0 <__libc_init_array+0x24>
 8001d9c:	4d0b      	ldr	r5, [pc, #44]	; (8001dcc <__libc_init_array+0x40>)
 8001d9e:	4c0c      	ldr	r4, [pc, #48]	; (8001dd0 <__libc_init_array+0x44>)
 8001da0:	f000 fdc0 	bl	8002924 <_init>
 8001da4:	1b64      	subs	r4, r4, r5
 8001da6:	10a4      	asrs	r4, r4, #2
 8001da8:	2600      	movs	r6, #0
 8001daa:	42a6      	cmp	r6, r4
 8001dac:	d105      	bne.n	8001dba <__libc_init_array+0x2e>
 8001dae:	bd70      	pop	{r4, r5, r6, pc}
 8001db0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001db4:	4798      	blx	r3
 8001db6:	3601      	adds	r6, #1
 8001db8:	e7ee      	b.n	8001d98 <__libc_init_array+0xc>
 8001dba:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dbe:	4798      	blx	r3
 8001dc0:	3601      	adds	r6, #1
 8001dc2:	e7f2      	b.n	8001daa <__libc_init_array+0x1e>
 8001dc4:	0800299c 	.word	0x0800299c
 8001dc8:	0800299c 	.word	0x0800299c
 8001dcc:	0800299c 	.word	0x0800299c
 8001dd0:	080029a0 	.word	0x080029a0

08001dd4 <__retarget_lock_init_recursive>:
 8001dd4:	4770      	bx	lr

08001dd6 <__retarget_lock_acquire_recursive>:
 8001dd6:	4770      	bx	lr

08001dd8 <__retarget_lock_release_recursive>:
 8001dd8:	4770      	bx	lr
	...

08001ddc <_free_r>:
 8001ddc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001dde:	2900      	cmp	r1, #0
 8001de0:	d044      	beq.n	8001e6c <_free_r+0x90>
 8001de2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001de6:	9001      	str	r0, [sp, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f1a1 0404 	sub.w	r4, r1, #4
 8001dee:	bfb8      	it	lt
 8001df0:	18e4      	addlt	r4, r4, r3
 8001df2:	f000 f8df 	bl	8001fb4 <__malloc_lock>
 8001df6:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <_free_r+0x94>)
 8001df8:	9801      	ldr	r0, [sp, #4]
 8001dfa:	6813      	ldr	r3, [r2, #0]
 8001dfc:	b933      	cbnz	r3, 8001e0c <_free_r+0x30>
 8001dfe:	6063      	str	r3, [r4, #4]
 8001e00:	6014      	str	r4, [r2, #0]
 8001e02:	b003      	add	sp, #12
 8001e04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001e08:	f000 b8da 	b.w	8001fc0 <__malloc_unlock>
 8001e0c:	42a3      	cmp	r3, r4
 8001e0e:	d908      	bls.n	8001e22 <_free_r+0x46>
 8001e10:	6825      	ldr	r5, [r4, #0]
 8001e12:	1961      	adds	r1, r4, r5
 8001e14:	428b      	cmp	r3, r1
 8001e16:	bf01      	itttt	eq
 8001e18:	6819      	ldreq	r1, [r3, #0]
 8001e1a:	685b      	ldreq	r3, [r3, #4]
 8001e1c:	1949      	addeq	r1, r1, r5
 8001e1e:	6021      	streq	r1, [r4, #0]
 8001e20:	e7ed      	b.n	8001dfe <_free_r+0x22>
 8001e22:	461a      	mov	r2, r3
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	b10b      	cbz	r3, 8001e2c <_free_r+0x50>
 8001e28:	42a3      	cmp	r3, r4
 8001e2a:	d9fa      	bls.n	8001e22 <_free_r+0x46>
 8001e2c:	6811      	ldr	r1, [r2, #0]
 8001e2e:	1855      	adds	r5, r2, r1
 8001e30:	42a5      	cmp	r5, r4
 8001e32:	d10b      	bne.n	8001e4c <_free_r+0x70>
 8001e34:	6824      	ldr	r4, [r4, #0]
 8001e36:	4421      	add	r1, r4
 8001e38:	1854      	adds	r4, r2, r1
 8001e3a:	42a3      	cmp	r3, r4
 8001e3c:	6011      	str	r1, [r2, #0]
 8001e3e:	d1e0      	bne.n	8001e02 <_free_r+0x26>
 8001e40:	681c      	ldr	r4, [r3, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	6053      	str	r3, [r2, #4]
 8001e46:	440c      	add	r4, r1
 8001e48:	6014      	str	r4, [r2, #0]
 8001e4a:	e7da      	b.n	8001e02 <_free_r+0x26>
 8001e4c:	d902      	bls.n	8001e54 <_free_r+0x78>
 8001e4e:	230c      	movs	r3, #12
 8001e50:	6003      	str	r3, [r0, #0]
 8001e52:	e7d6      	b.n	8001e02 <_free_r+0x26>
 8001e54:	6825      	ldr	r5, [r4, #0]
 8001e56:	1961      	adds	r1, r4, r5
 8001e58:	428b      	cmp	r3, r1
 8001e5a:	bf04      	itt	eq
 8001e5c:	6819      	ldreq	r1, [r3, #0]
 8001e5e:	685b      	ldreq	r3, [r3, #4]
 8001e60:	6063      	str	r3, [r4, #4]
 8001e62:	bf04      	itt	eq
 8001e64:	1949      	addeq	r1, r1, r5
 8001e66:	6021      	streq	r1, [r4, #0]
 8001e68:	6054      	str	r4, [r2, #4]
 8001e6a:	e7ca      	b.n	8001e02 <_free_r+0x26>
 8001e6c:	b003      	add	sp, #12
 8001e6e:	bd30      	pop	{r4, r5, pc}
 8001e70:	20000210 	.word	0x20000210

08001e74 <sbrk_aligned>:
 8001e74:	b570      	push	{r4, r5, r6, lr}
 8001e76:	4e0e      	ldr	r6, [pc, #56]	; (8001eb0 <sbrk_aligned+0x3c>)
 8001e78:	460c      	mov	r4, r1
 8001e7a:	6831      	ldr	r1, [r6, #0]
 8001e7c:	4605      	mov	r5, r0
 8001e7e:	b911      	cbnz	r1, 8001e86 <sbrk_aligned+0x12>
 8001e80:	f000 fcbc 	bl	80027fc <_sbrk_r>
 8001e84:	6030      	str	r0, [r6, #0]
 8001e86:	4621      	mov	r1, r4
 8001e88:	4628      	mov	r0, r5
 8001e8a:	f000 fcb7 	bl	80027fc <_sbrk_r>
 8001e8e:	1c43      	adds	r3, r0, #1
 8001e90:	d00a      	beq.n	8001ea8 <sbrk_aligned+0x34>
 8001e92:	1cc4      	adds	r4, r0, #3
 8001e94:	f024 0403 	bic.w	r4, r4, #3
 8001e98:	42a0      	cmp	r0, r4
 8001e9a:	d007      	beq.n	8001eac <sbrk_aligned+0x38>
 8001e9c:	1a21      	subs	r1, r4, r0
 8001e9e:	4628      	mov	r0, r5
 8001ea0:	f000 fcac 	bl	80027fc <_sbrk_r>
 8001ea4:	3001      	adds	r0, #1
 8001ea6:	d101      	bne.n	8001eac <sbrk_aligned+0x38>
 8001ea8:	f04f 34ff 	mov.w	r4, #4294967295
 8001eac:	4620      	mov	r0, r4
 8001eae:	bd70      	pop	{r4, r5, r6, pc}
 8001eb0:	20000214 	.word	0x20000214

08001eb4 <_malloc_r>:
 8001eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001eb8:	1ccd      	adds	r5, r1, #3
 8001eba:	f025 0503 	bic.w	r5, r5, #3
 8001ebe:	3508      	adds	r5, #8
 8001ec0:	2d0c      	cmp	r5, #12
 8001ec2:	bf38      	it	cc
 8001ec4:	250c      	movcc	r5, #12
 8001ec6:	2d00      	cmp	r5, #0
 8001ec8:	4607      	mov	r7, r0
 8001eca:	db01      	blt.n	8001ed0 <_malloc_r+0x1c>
 8001ecc:	42a9      	cmp	r1, r5
 8001ece:	d905      	bls.n	8001edc <_malloc_r+0x28>
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	2600      	movs	r6, #0
 8001ed6:	4630      	mov	r0, r6
 8001ed8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001edc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001fb0 <_malloc_r+0xfc>
 8001ee0:	f000 f868 	bl	8001fb4 <__malloc_lock>
 8001ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8001ee8:	461c      	mov	r4, r3
 8001eea:	bb5c      	cbnz	r4, 8001f44 <_malloc_r+0x90>
 8001eec:	4629      	mov	r1, r5
 8001eee:	4638      	mov	r0, r7
 8001ef0:	f7ff ffc0 	bl	8001e74 <sbrk_aligned>
 8001ef4:	1c43      	adds	r3, r0, #1
 8001ef6:	4604      	mov	r4, r0
 8001ef8:	d155      	bne.n	8001fa6 <_malloc_r+0xf2>
 8001efa:	f8d8 4000 	ldr.w	r4, [r8]
 8001efe:	4626      	mov	r6, r4
 8001f00:	2e00      	cmp	r6, #0
 8001f02:	d145      	bne.n	8001f90 <_malloc_r+0xdc>
 8001f04:	2c00      	cmp	r4, #0
 8001f06:	d048      	beq.n	8001f9a <_malloc_r+0xe6>
 8001f08:	6823      	ldr	r3, [r4, #0]
 8001f0a:	4631      	mov	r1, r6
 8001f0c:	4638      	mov	r0, r7
 8001f0e:	eb04 0903 	add.w	r9, r4, r3
 8001f12:	f000 fc73 	bl	80027fc <_sbrk_r>
 8001f16:	4581      	cmp	r9, r0
 8001f18:	d13f      	bne.n	8001f9a <_malloc_r+0xe6>
 8001f1a:	6821      	ldr	r1, [r4, #0]
 8001f1c:	1a6d      	subs	r5, r5, r1
 8001f1e:	4629      	mov	r1, r5
 8001f20:	4638      	mov	r0, r7
 8001f22:	f7ff ffa7 	bl	8001e74 <sbrk_aligned>
 8001f26:	3001      	adds	r0, #1
 8001f28:	d037      	beq.n	8001f9a <_malloc_r+0xe6>
 8001f2a:	6823      	ldr	r3, [r4, #0]
 8001f2c:	442b      	add	r3, r5
 8001f2e:	6023      	str	r3, [r4, #0]
 8001f30:	f8d8 3000 	ldr.w	r3, [r8]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d038      	beq.n	8001faa <_malloc_r+0xf6>
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	42a2      	cmp	r2, r4
 8001f3c:	d12b      	bne.n	8001f96 <_malloc_r+0xe2>
 8001f3e:	2200      	movs	r2, #0
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	e00f      	b.n	8001f64 <_malloc_r+0xb0>
 8001f44:	6822      	ldr	r2, [r4, #0]
 8001f46:	1b52      	subs	r2, r2, r5
 8001f48:	d41f      	bmi.n	8001f8a <_malloc_r+0xd6>
 8001f4a:	2a0b      	cmp	r2, #11
 8001f4c:	d917      	bls.n	8001f7e <_malloc_r+0xca>
 8001f4e:	1961      	adds	r1, r4, r5
 8001f50:	42a3      	cmp	r3, r4
 8001f52:	6025      	str	r5, [r4, #0]
 8001f54:	bf18      	it	ne
 8001f56:	6059      	strne	r1, [r3, #4]
 8001f58:	6863      	ldr	r3, [r4, #4]
 8001f5a:	bf08      	it	eq
 8001f5c:	f8c8 1000 	streq.w	r1, [r8]
 8001f60:	5162      	str	r2, [r4, r5]
 8001f62:	604b      	str	r3, [r1, #4]
 8001f64:	4638      	mov	r0, r7
 8001f66:	f104 060b 	add.w	r6, r4, #11
 8001f6a:	f000 f829 	bl	8001fc0 <__malloc_unlock>
 8001f6e:	f026 0607 	bic.w	r6, r6, #7
 8001f72:	1d23      	adds	r3, r4, #4
 8001f74:	1af2      	subs	r2, r6, r3
 8001f76:	d0ae      	beq.n	8001ed6 <_malloc_r+0x22>
 8001f78:	1b9b      	subs	r3, r3, r6
 8001f7a:	50a3      	str	r3, [r4, r2]
 8001f7c:	e7ab      	b.n	8001ed6 <_malloc_r+0x22>
 8001f7e:	42a3      	cmp	r3, r4
 8001f80:	6862      	ldr	r2, [r4, #4]
 8001f82:	d1dd      	bne.n	8001f40 <_malloc_r+0x8c>
 8001f84:	f8c8 2000 	str.w	r2, [r8]
 8001f88:	e7ec      	b.n	8001f64 <_malloc_r+0xb0>
 8001f8a:	4623      	mov	r3, r4
 8001f8c:	6864      	ldr	r4, [r4, #4]
 8001f8e:	e7ac      	b.n	8001eea <_malloc_r+0x36>
 8001f90:	4634      	mov	r4, r6
 8001f92:	6876      	ldr	r6, [r6, #4]
 8001f94:	e7b4      	b.n	8001f00 <_malloc_r+0x4c>
 8001f96:	4613      	mov	r3, r2
 8001f98:	e7cc      	b.n	8001f34 <_malloc_r+0x80>
 8001f9a:	230c      	movs	r3, #12
 8001f9c:	603b      	str	r3, [r7, #0]
 8001f9e:	4638      	mov	r0, r7
 8001fa0:	f000 f80e 	bl	8001fc0 <__malloc_unlock>
 8001fa4:	e797      	b.n	8001ed6 <_malloc_r+0x22>
 8001fa6:	6025      	str	r5, [r4, #0]
 8001fa8:	e7dc      	b.n	8001f64 <_malloc_r+0xb0>
 8001faa:	605b      	str	r3, [r3, #4]
 8001fac:	deff      	udf	#255	; 0xff
 8001fae:	bf00      	nop
 8001fb0:	20000210 	.word	0x20000210

08001fb4 <__malloc_lock>:
 8001fb4:	4801      	ldr	r0, [pc, #4]	; (8001fbc <__malloc_lock+0x8>)
 8001fb6:	f7ff bf0e 	b.w	8001dd6 <__retarget_lock_acquire_recursive>
 8001fba:	bf00      	nop
 8001fbc:	2000020c 	.word	0x2000020c

08001fc0 <__malloc_unlock>:
 8001fc0:	4801      	ldr	r0, [pc, #4]	; (8001fc8 <__malloc_unlock+0x8>)
 8001fc2:	f7ff bf09 	b.w	8001dd8 <__retarget_lock_release_recursive>
 8001fc6:	bf00      	nop
 8001fc8:	2000020c 	.word	0x2000020c

08001fcc <__sfputc_r>:
 8001fcc:	6893      	ldr	r3, [r2, #8]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	b410      	push	{r4}
 8001fd4:	6093      	str	r3, [r2, #8]
 8001fd6:	da08      	bge.n	8001fea <__sfputc_r+0x1e>
 8001fd8:	6994      	ldr	r4, [r2, #24]
 8001fda:	42a3      	cmp	r3, r4
 8001fdc:	db01      	blt.n	8001fe2 <__sfputc_r+0x16>
 8001fde:	290a      	cmp	r1, #10
 8001fe0:	d103      	bne.n	8001fea <__sfputc_r+0x1e>
 8001fe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fe6:	f000 bb73 	b.w	80026d0 <__swbuf_r>
 8001fea:	6813      	ldr	r3, [r2, #0]
 8001fec:	1c58      	adds	r0, r3, #1
 8001fee:	6010      	str	r0, [r2, #0]
 8001ff0:	7019      	strb	r1, [r3, #0]
 8001ff2:	4608      	mov	r0, r1
 8001ff4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <__sfputs_r>:
 8001ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ffc:	4606      	mov	r6, r0
 8001ffe:	460f      	mov	r7, r1
 8002000:	4614      	mov	r4, r2
 8002002:	18d5      	adds	r5, r2, r3
 8002004:	42ac      	cmp	r4, r5
 8002006:	d101      	bne.n	800200c <__sfputs_r+0x12>
 8002008:	2000      	movs	r0, #0
 800200a:	e007      	b.n	800201c <__sfputs_r+0x22>
 800200c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002010:	463a      	mov	r2, r7
 8002012:	4630      	mov	r0, r6
 8002014:	f7ff ffda 	bl	8001fcc <__sfputc_r>
 8002018:	1c43      	adds	r3, r0, #1
 800201a:	d1f3      	bne.n	8002004 <__sfputs_r+0xa>
 800201c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002020 <_vfiprintf_r>:
 8002020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002024:	460d      	mov	r5, r1
 8002026:	b09d      	sub	sp, #116	; 0x74
 8002028:	4614      	mov	r4, r2
 800202a:	4698      	mov	r8, r3
 800202c:	4606      	mov	r6, r0
 800202e:	b118      	cbz	r0, 8002038 <_vfiprintf_r+0x18>
 8002030:	6a03      	ldr	r3, [r0, #32]
 8002032:	b90b      	cbnz	r3, 8002038 <_vfiprintf_r+0x18>
 8002034:	f7ff fdca 	bl	8001bcc <__sinit>
 8002038:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800203a:	07d9      	lsls	r1, r3, #31
 800203c:	d405      	bmi.n	800204a <_vfiprintf_r+0x2a>
 800203e:	89ab      	ldrh	r3, [r5, #12]
 8002040:	059a      	lsls	r2, r3, #22
 8002042:	d402      	bmi.n	800204a <_vfiprintf_r+0x2a>
 8002044:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002046:	f7ff fec6 	bl	8001dd6 <__retarget_lock_acquire_recursive>
 800204a:	89ab      	ldrh	r3, [r5, #12]
 800204c:	071b      	lsls	r3, r3, #28
 800204e:	d501      	bpl.n	8002054 <_vfiprintf_r+0x34>
 8002050:	692b      	ldr	r3, [r5, #16]
 8002052:	b99b      	cbnz	r3, 800207c <_vfiprintf_r+0x5c>
 8002054:	4629      	mov	r1, r5
 8002056:	4630      	mov	r0, r6
 8002058:	f000 fb78 	bl	800274c <__swsetup_r>
 800205c:	b170      	cbz	r0, 800207c <_vfiprintf_r+0x5c>
 800205e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002060:	07dc      	lsls	r4, r3, #31
 8002062:	d504      	bpl.n	800206e <_vfiprintf_r+0x4e>
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	b01d      	add	sp, #116	; 0x74
 800206a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800206e:	89ab      	ldrh	r3, [r5, #12]
 8002070:	0598      	lsls	r0, r3, #22
 8002072:	d4f7      	bmi.n	8002064 <_vfiprintf_r+0x44>
 8002074:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002076:	f7ff feaf 	bl	8001dd8 <__retarget_lock_release_recursive>
 800207a:	e7f3      	b.n	8002064 <_vfiprintf_r+0x44>
 800207c:	2300      	movs	r3, #0
 800207e:	9309      	str	r3, [sp, #36]	; 0x24
 8002080:	2320      	movs	r3, #32
 8002082:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002086:	f8cd 800c 	str.w	r8, [sp, #12]
 800208a:	2330      	movs	r3, #48	; 0x30
 800208c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002240 <_vfiprintf_r+0x220>
 8002090:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002094:	f04f 0901 	mov.w	r9, #1
 8002098:	4623      	mov	r3, r4
 800209a:	469a      	mov	sl, r3
 800209c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020a0:	b10a      	cbz	r2, 80020a6 <_vfiprintf_r+0x86>
 80020a2:	2a25      	cmp	r2, #37	; 0x25
 80020a4:	d1f9      	bne.n	800209a <_vfiprintf_r+0x7a>
 80020a6:	ebba 0b04 	subs.w	fp, sl, r4
 80020aa:	d00b      	beq.n	80020c4 <_vfiprintf_r+0xa4>
 80020ac:	465b      	mov	r3, fp
 80020ae:	4622      	mov	r2, r4
 80020b0:	4629      	mov	r1, r5
 80020b2:	4630      	mov	r0, r6
 80020b4:	f7ff ffa1 	bl	8001ffa <__sfputs_r>
 80020b8:	3001      	adds	r0, #1
 80020ba:	f000 80a9 	beq.w	8002210 <_vfiprintf_r+0x1f0>
 80020be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80020c0:	445a      	add	r2, fp
 80020c2:	9209      	str	r2, [sp, #36]	; 0x24
 80020c4:	f89a 3000 	ldrb.w	r3, [sl]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 80a1 	beq.w	8002210 <_vfiprintf_r+0x1f0>
 80020ce:	2300      	movs	r3, #0
 80020d0:	f04f 32ff 	mov.w	r2, #4294967295
 80020d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020d8:	f10a 0a01 	add.w	sl, sl, #1
 80020dc:	9304      	str	r3, [sp, #16]
 80020de:	9307      	str	r3, [sp, #28]
 80020e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80020e4:	931a      	str	r3, [sp, #104]	; 0x68
 80020e6:	4654      	mov	r4, sl
 80020e8:	2205      	movs	r2, #5
 80020ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020ee:	4854      	ldr	r0, [pc, #336]	; (8002240 <_vfiprintf_r+0x220>)
 80020f0:	f7fe f876 	bl	80001e0 <memchr>
 80020f4:	9a04      	ldr	r2, [sp, #16]
 80020f6:	b9d8      	cbnz	r0, 8002130 <_vfiprintf_r+0x110>
 80020f8:	06d1      	lsls	r1, r2, #27
 80020fa:	bf44      	itt	mi
 80020fc:	2320      	movmi	r3, #32
 80020fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002102:	0713      	lsls	r3, r2, #28
 8002104:	bf44      	itt	mi
 8002106:	232b      	movmi	r3, #43	; 0x2b
 8002108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800210c:	f89a 3000 	ldrb.w	r3, [sl]
 8002110:	2b2a      	cmp	r3, #42	; 0x2a
 8002112:	d015      	beq.n	8002140 <_vfiprintf_r+0x120>
 8002114:	9a07      	ldr	r2, [sp, #28]
 8002116:	4654      	mov	r4, sl
 8002118:	2000      	movs	r0, #0
 800211a:	f04f 0c0a 	mov.w	ip, #10
 800211e:	4621      	mov	r1, r4
 8002120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002124:	3b30      	subs	r3, #48	; 0x30
 8002126:	2b09      	cmp	r3, #9
 8002128:	d94d      	bls.n	80021c6 <_vfiprintf_r+0x1a6>
 800212a:	b1b0      	cbz	r0, 800215a <_vfiprintf_r+0x13a>
 800212c:	9207      	str	r2, [sp, #28]
 800212e:	e014      	b.n	800215a <_vfiprintf_r+0x13a>
 8002130:	eba0 0308 	sub.w	r3, r0, r8
 8002134:	fa09 f303 	lsl.w	r3, r9, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	9304      	str	r3, [sp, #16]
 800213c:	46a2      	mov	sl, r4
 800213e:	e7d2      	b.n	80020e6 <_vfiprintf_r+0xc6>
 8002140:	9b03      	ldr	r3, [sp, #12]
 8002142:	1d19      	adds	r1, r3, #4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	9103      	str	r1, [sp, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	bfbb      	ittet	lt
 800214c:	425b      	neglt	r3, r3
 800214e:	f042 0202 	orrlt.w	r2, r2, #2
 8002152:	9307      	strge	r3, [sp, #28]
 8002154:	9307      	strlt	r3, [sp, #28]
 8002156:	bfb8      	it	lt
 8002158:	9204      	strlt	r2, [sp, #16]
 800215a:	7823      	ldrb	r3, [r4, #0]
 800215c:	2b2e      	cmp	r3, #46	; 0x2e
 800215e:	d10c      	bne.n	800217a <_vfiprintf_r+0x15a>
 8002160:	7863      	ldrb	r3, [r4, #1]
 8002162:	2b2a      	cmp	r3, #42	; 0x2a
 8002164:	d134      	bne.n	80021d0 <_vfiprintf_r+0x1b0>
 8002166:	9b03      	ldr	r3, [sp, #12]
 8002168:	1d1a      	adds	r2, r3, #4
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	9203      	str	r2, [sp, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	bfb8      	it	lt
 8002172:	f04f 33ff 	movlt.w	r3, #4294967295
 8002176:	3402      	adds	r4, #2
 8002178:	9305      	str	r3, [sp, #20]
 800217a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002250 <_vfiprintf_r+0x230>
 800217e:	7821      	ldrb	r1, [r4, #0]
 8002180:	2203      	movs	r2, #3
 8002182:	4650      	mov	r0, sl
 8002184:	f7fe f82c 	bl	80001e0 <memchr>
 8002188:	b138      	cbz	r0, 800219a <_vfiprintf_r+0x17a>
 800218a:	9b04      	ldr	r3, [sp, #16]
 800218c:	eba0 000a 	sub.w	r0, r0, sl
 8002190:	2240      	movs	r2, #64	; 0x40
 8002192:	4082      	lsls	r2, r0
 8002194:	4313      	orrs	r3, r2
 8002196:	3401      	adds	r4, #1
 8002198:	9304      	str	r3, [sp, #16]
 800219a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800219e:	4829      	ldr	r0, [pc, #164]	; (8002244 <_vfiprintf_r+0x224>)
 80021a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80021a4:	2206      	movs	r2, #6
 80021a6:	f7fe f81b 	bl	80001e0 <memchr>
 80021aa:	2800      	cmp	r0, #0
 80021ac:	d03f      	beq.n	800222e <_vfiprintf_r+0x20e>
 80021ae:	4b26      	ldr	r3, [pc, #152]	; (8002248 <_vfiprintf_r+0x228>)
 80021b0:	bb1b      	cbnz	r3, 80021fa <_vfiprintf_r+0x1da>
 80021b2:	9b03      	ldr	r3, [sp, #12]
 80021b4:	3307      	adds	r3, #7
 80021b6:	f023 0307 	bic.w	r3, r3, #7
 80021ba:	3308      	adds	r3, #8
 80021bc:	9303      	str	r3, [sp, #12]
 80021be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021c0:	443b      	add	r3, r7
 80021c2:	9309      	str	r3, [sp, #36]	; 0x24
 80021c4:	e768      	b.n	8002098 <_vfiprintf_r+0x78>
 80021c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80021ca:	460c      	mov	r4, r1
 80021cc:	2001      	movs	r0, #1
 80021ce:	e7a6      	b.n	800211e <_vfiprintf_r+0xfe>
 80021d0:	2300      	movs	r3, #0
 80021d2:	3401      	adds	r4, #1
 80021d4:	9305      	str	r3, [sp, #20]
 80021d6:	4619      	mov	r1, r3
 80021d8:	f04f 0c0a 	mov.w	ip, #10
 80021dc:	4620      	mov	r0, r4
 80021de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021e2:	3a30      	subs	r2, #48	; 0x30
 80021e4:	2a09      	cmp	r2, #9
 80021e6:	d903      	bls.n	80021f0 <_vfiprintf_r+0x1d0>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0c6      	beq.n	800217a <_vfiprintf_r+0x15a>
 80021ec:	9105      	str	r1, [sp, #20]
 80021ee:	e7c4      	b.n	800217a <_vfiprintf_r+0x15a>
 80021f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80021f4:	4604      	mov	r4, r0
 80021f6:	2301      	movs	r3, #1
 80021f8:	e7f0      	b.n	80021dc <_vfiprintf_r+0x1bc>
 80021fa:	ab03      	add	r3, sp, #12
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	462a      	mov	r2, r5
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <_vfiprintf_r+0x22c>)
 8002202:	a904      	add	r1, sp, #16
 8002204:	4630      	mov	r0, r6
 8002206:	f3af 8000 	nop.w
 800220a:	4607      	mov	r7, r0
 800220c:	1c78      	adds	r0, r7, #1
 800220e:	d1d6      	bne.n	80021be <_vfiprintf_r+0x19e>
 8002210:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002212:	07d9      	lsls	r1, r3, #31
 8002214:	d405      	bmi.n	8002222 <_vfiprintf_r+0x202>
 8002216:	89ab      	ldrh	r3, [r5, #12]
 8002218:	059a      	lsls	r2, r3, #22
 800221a:	d402      	bmi.n	8002222 <_vfiprintf_r+0x202>
 800221c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800221e:	f7ff fddb 	bl	8001dd8 <__retarget_lock_release_recursive>
 8002222:	89ab      	ldrh	r3, [r5, #12]
 8002224:	065b      	lsls	r3, r3, #25
 8002226:	f53f af1d 	bmi.w	8002064 <_vfiprintf_r+0x44>
 800222a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800222c:	e71c      	b.n	8002068 <_vfiprintf_r+0x48>
 800222e:	ab03      	add	r3, sp, #12
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	462a      	mov	r2, r5
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <_vfiprintf_r+0x22c>)
 8002236:	a904      	add	r1, sp, #16
 8002238:	4630      	mov	r0, r6
 800223a:	f000 f879 	bl	8002330 <_printf_i>
 800223e:	e7e4      	b.n	800220a <_vfiprintf_r+0x1ea>
 8002240:	08002960 	.word	0x08002960
 8002244:	0800296a 	.word	0x0800296a
 8002248:	00000000 	.word	0x00000000
 800224c:	08001ffb 	.word	0x08001ffb
 8002250:	08002966 	.word	0x08002966

08002254 <_printf_common>:
 8002254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002258:	4616      	mov	r6, r2
 800225a:	4699      	mov	r9, r3
 800225c:	688a      	ldr	r2, [r1, #8]
 800225e:	690b      	ldr	r3, [r1, #16]
 8002260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002264:	4293      	cmp	r3, r2
 8002266:	bfb8      	it	lt
 8002268:	4613      	movlt	r3, r2
 800226a:	6033      	str	r3, [r6, #0]
 800226c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002270:	4607      	mov	r7, r0
 8002272:	460c      	mov	r4, r1
 8002274:	b10a      	cbz	r2, 800227a <_printf_common+0x26>
 8002276:	3301      	adds	r3, #1
 8002278:	6033      	str	r3, [r6, #0]
 800227a:	6823      	ldr	r3, [r4, #0]
 800227c:	0699      	lsls	r1, r3, #26
 800227e:	bf42      	ittt	mi
 8002280:	6833      	ldrmi	r3, [r6, #0]
 8002282:	3302      	addmi	r3, #2
 8002284:	6033      	strmi	r3, [r6, #0]
 8002286:	6825      	ldr	r5, [r4, #0]
 8002288:	f015 0506 	ands.w	r5, r5, #6
 800228c:	d106      	bne.n	800229c <_printf_common+0x48>
 800228e:	f104 0a19 	add.w	sl, r4, #25
 8002292:	68e3      	ldr	r3, [r4, #12]
 8002294:	6832      	ldr	r2, [r6, #0]
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	42ab      	cmp	r3, r5
 800229a:	dc26      	bgt.n	80022ea <_printf_common+0x96>
 800229c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80022a0:	1e13      	subs	r3, r2, #0
 80022a2:	6822      	ldr	r2, [r4, #0]
 80022a4:	bf18      	it	ne
 80022a6:	2301      	movne	r3, #1
 80022a8:	0692      	lsls	r2, r2, #26
 80022aa:	d42b      	bmi.n	8002304 <_printf_common+0xb0>
 80022ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80022b0:	4649      	mov	r1, r9
 80022b2:	4638      	mov	r0, r7
 80022b4:	47c0      	blx	r8
 80022b6:	3001      	adds	r0, #1
 80022b8:	d01e      	beq.n	80022f8 <_printf_common+0xa4>
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	6922      	ldr	r2, [r4, #16]
 80022be:	f003 0306 	and.w	r3, r3, #6
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	bf02      	ittt	eq
 80022c6:	68e5      	ldreq	r5, [r4, #12]
 80022c8:	6833      	ldreq	r3, [r6, #0]
 80022ca:	1aed      	subeq	r5, r5, r3
 80022cc:	68a3      	ldr	r3, [r4, #8]
 80022ce:	bf0c      	ite	eq
 80022d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022d4:	2500      	movne	r5, #0
 80022d6:	4293      	cmp	r3, r2
 80022d8:	bfc4      	itt	gt
 80022da:	1a9b      	subgt	r3, r3, r2
 80022dc:	18ed      	addgt	r5, r5, r3
 80022de:	2600      	movs	r6, #0
 80022e0:	341a      	adds	r4, #26
 80022e2:	42b5      	cmp	r5, r6
 80022e4:	d11a      	bne.n	800231c <_printf_common+0xc8>
 80022e6:	2000      	movs	r0, #0
 80022e8:	e008      	b.n	80022fc <_printf_common+0xa8>
 80022ea:	2301      	movs	r3, #1
 80022ec:	4652      	mov	r2, sl
 80022ee:	4649      	mov	r1, r9
 80022f0:	4638      	mov	r0, r7
 80022f2:	47c0      	blx	r8
 80022f4:	3001      	adds	r0, #1
 80022f6:	d103      	bne.n	8002300 <_printf_common+0xac>
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295
 80022fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002300:	3501      	adds	r5, #1
 8002302:	e7c6      	b.n	8002292 <_printf_common+0x3e>
 8002304:	18e1      	adds	r1, r4, r3
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	2030      	movs	r0, #48	; 0x30
 800230a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800230e:	4422      	add	r2, r4
 8002310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002318:	3302      	adds	r3, #2
 800231a:	e7c7      	b.n	80022ac <_printf_common+0x58>
 800231c:	2301      	movs	r3, #1
 800231e:	4622      	mov	r2, r4
 8002320:	4649      	mov	r1, r9
 8002322:	4638      	mov	r0, r7
 8002324:	47c0      	blx	r8
 8002326:	3001      	adds	r0, #1
 8002328:	d0e6      	beq.n	80022f8 <_printf_common+0xa4>
 800232a:	3601      	adds	r6, #1
 800232c:	e7d9      	b.n	80022e2 <_printf_common+0x8e>
	...

08002330 <_printf_i>:
 8002330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002334:	7e0f      	ldrb	r7, [r1, #24]
 8002336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002338:	2f78      	cmp	r7, #120	; 0x78
 800233a:	4691      	mov	r9, r2
 800233c:	4680      	mov	r8, r0
 800233e:	460c      	mov	r4, r1
 8002340:	469a      	mov	sl, r3
 8002342:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002346:	d807      	bhi.n	8002358 <_printf_i+0x28>
 8002348:	2f62      	cmp	r7, #98	; 0x62
 800234a:	d80a      	bhi.n	8002362 <_printf_i+0x32>
 800234c:	2f00      	cmp	r7, #0
 800234e:	f000 80d4 	beq.w	80024fa <_printf_i+0x1ca>
 8002352:	2f58      	cmp	r7, #88	; 0x58
 8002354:	f000 80c0 	beq.w	80024d8 <_printf_i+0x1a8>
 8002358:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800235c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002360:	e03a      	b.n	80023d8 <_printf_i+0xa8>
 8002362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002366:	2b15      	cmp	r3, #21
 8002368:	d8f6      	bhi.n	8002358 <_printf_i+0x28>
 800236a:	a101      	add	r1, pc, #4	; (adr r1, 8002370 <_printf_i+0x40>)
 800236c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002370:	080023c9 	.word	0x080023c9
 8002374:	080023dd 	.word	0x080023dd
 8002378:	08002359 	.word	0x08002359
 800237c:	08002359 	.word	0x08002359
 8002380:	08002359 	.word	0x08002359
 8002384:	08002359 	.word	0x08002359
 8002388:	080023dd 	.word	0x080023dd
 800238c:	08002359 	.word	0x08002359
 8002390:	08002359 	.word	0x08002359
 8002394:	08002359 	.word	0x08002359
 8002398:	08002359 	.word	0x08002359
 800239c:	080024e1 	.word	0x080024e1
 80023a0:	08002409 	.word	0x08002409
 80023a4:	0800249b 	.word	0x0800249b
 80023a8:	08002359 	.word	0x08002359
 80023ac:	08002359 	.word	0x08002359
 80023b0:	08002503 	.word	0x08002503
 80023b4:	08002359 	.word	0x08002359
 80023b8:	08002409 	.word	0x08002409
 80023bc:	08002359 	.word	0x08002359
 80023c0:	08002359 	.word	0x08002359
 80023c4:	080024a3 	.word	0x080024a3
 80023c8:	682b      	ldr	r3, [r5, #0]
 80023ca:	1d1a      	adds	r2, r3, #4
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	602a      	str	r2, [r5, #0]
 80023d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80023d8:	2301      	movs	r3, #1
 80023da:	e09f      	b.n	800251c <_printf_i+0x1ec>
 80023dc:	6820      	ldr	r0, [r4, #0]
 80023de:	682b      	ldr	r3, [r5, #0]
 80023e0:	0607      	lsls	r7, r0, #24
 80023e2:	f103 0104 	add.w	r1, r3, #4
 80023e6:	6029      	str	r1, [r5, #0]
 80023e8:	d501      	bpl.n	80023ee <_printf_i+0xbe>
 80023ea:	681e      	ldr	r6, [r3, #0]
 80023ec:	e003      	b.n	80023f6 <_printf_i+0xc6>
 80023ee:	0646      	lsls	r6, r0, #25
 80023f0:	d5fb      	bpl.n	80023ea <_printf_i+0xba>
 80023f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80023f6:	2e00      	cmp	r6, #0
 80023f8:	da03      	bge.n	8002402 <_printf_i+0xd2>
 80023fa:	232d      	movs	r3, #45	; 0x2d
 80023fc:	4276      	negs	r6, r6
 80023fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002402:	485a      	ldr	r0, [pc, #360]	; (800256c <_printf_i+0x23c>)
 8002404:	230a      	movs	r3, #10
 8002406:	e012      	b.n	800242e <_printf_i+0xfe>
 8002408:	682b      	ldr	r3, [r5, #0]
 800240a:	6820      	ldr	r0, [r4, #0]
 800240c:	1d19      	adds	r1, r3, #4
 800240e:	6029      	str	r1, [r5, #0]
 8002410:	0605      	lsls	r5, r0, #24
 8002412:	d501      	bpl.n	8002418 <_printf_i+0xe8>
 8002414:	681e      	ldr	r6, [r3, #0]
 8002416:	e002      	b.n	800241e <_printf_i+0xee>
 8002418:	0641      	lsls	r1, r0, #25
 800241a:	d5fb      	bpl.n	8002414 <_printf_i+0xe4>
 800241c:	881e      	ldrh	r6, [r3, #0]
 800241e:	4853      	ldr	r0, [pc, #332]	; (800256c <_printf_i+0x23c>)
 8002420:	2f6f      	cmp	r7, #111	; 0x6f
 8002422:	bf0c      	ite	eq
 8002424:	2308      	moveq	r3, #8
 8002426:	230a      	movne	r3, #10
 8002428:	2100      	movs	r1, #0
 800242a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800242e:	6865      	ldr	r5, [r4, #4]
 8002430:	60a5      	str	r5, [r4, #8]
 8002432:	2d00      	cmp	r5, #0
 8002434:	bfa2      	ittt	ge
 8002436:	6821      	ldrge	r1, [r4, #0]
 8002438:	f021 0104 	bicge.w	r1, r1, #4
 800243c:	6021      	strge	r1, [r4, #0]
 800243e:	b90e      	cbnz	r6, 8002444 <_printf_i+0x114>
 8002440:	2d00      	cmp	r5, #0
 8002442:	d04b      	beq.n	80024dc <_printf_i+0x1ac>
 8002444:	4615      	mov	r5, r2
 8002446:	fbb6 f1f3 	udiv	r1, r6, r3
 800244a:	fb03 6711 	mls	r7, r3, r1, r6
 800244e:	5dc7      	ldrb	r7, [r0, r7]
 8002450:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002454:	4637      	mov	r7, r6
 8002456:	42bb      	cmp	r3, r7
 8002458:	460e      	mov	r6, r1
 800245a:	d9f4      	bls.n	8002446 <_printf_i+0x116>
 800245c:	2b08      	cmp	r3, #8
 800245e:	d10b      	bne.n	8002478 <_printf_i+0x148>
 8002460:	6823      	ldr	r3, [r4, #0]
 8002462:	07de      	lsls	r6, r3, #31
 8002464:	d508      	bpl.n	8002478 <_printf_i+0x148>
 8002466:	6923      	ldr	r3, [r4, #16]
 8002468:	6861      	ldr	r1, [r4, #4]
 800246a:	4299      	cmp	r1, r3
 800246c:	bfde      	ittt	le
 800246e:	2330      	movle	r3, #48	; 0x30
 8002470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002478:	1b52      	subs	r2, r2, r5
 800247a:	6122      	str	r2, [r4, #16]
 800247c:	f8cd a000 	str.w	sl, [sp]
 8002480:	464b      	mov	r3, r9
 8002482:	aa03      	add	r2, sp, #12
 8002484:	4621      	mov	r1, r4
 8002486:	4640      	mov	r0, r8
 8002488:	f7ff fee4 	bl	8002254 <_printf_common>
 800248c:	3001      	adds	r0, #1
 800248e:	d14a      	bne.n	8002526 <_printf_i+0x1f6>
 8002490:	f04f 30ff 	mov.w	r0, #4294967295
 8002494:	b004      	add	sp, #16
 8002496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800249a:	6823      	ldr	r3, [r4, #0]
 800249c:	f043 0320 	orr.w	r3, r3, #32
 80024a0:	6023      	str	r3, [r4, #0]
 80024a2:	4833      	ldr	r0, [pc, #204]	; (8002570 <_printf_i+0x240>)
 80024a4:	2778      	movs	r7, #120	; 0x78
 80024a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80024aa:	6823      	ldr	r3, [r4, #0]
 80024ac:	6829      	ldr	r1, [r5, #0]
 80024ae:	061f      	lsls	r7, r3, #24
 80024b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80024b4:	d402      	bmi.n	80024bc <_printf_i+0x18c>
 80024b6:	065f      	lsls	r7, r3, #25
 80024b8:	bf48      	it	mi
 80024ba:	b2b6      	uxthmi	r6, r6
 80024bc:	07df      	lsls	r7, r3, #31
 80024be:	bf48      	it	mi
 80024c0:	f043 0320 	orrmi.w	r3, r3, #32
 80024c4:	6029      	str	r1, [r5, #0]
 80024c6:	bf48      	it	mi
 80024c8:	6023      	strmi	r3, [r4, #0]
 80024ca:	b91e      	cbnz	r6, 80024d4 <_printf_i+0x1a4>
 80024cc:	6823      	ldr	r3, [r4, #0]
 80024ce:	f023 0320 	bic.w	r3, r3, #32
 80024d2:	6023      	str	r3, [r4, #0]
 80024d4:	2310      	movs	r3, #16
 80024d6:	e7a7      	b.n	8002428 <_printf_i+0xf8>
 80024d8:	4824      	ldr	r0, [pc, #144]	; (800256c <_printf_i+0x23c>)
 80024da:	e7e4      	b.n	80024a6 <_printf_i+0x176>
 80024dc:	4615      	mov	r5, r2
 80024de:	e7bd      	b.n	800245c <_printf_i+0x12c>
 80024e0:	682b      	ldr	r3, [r5, #0]
 80024e2:	6826      	ldr	r6, [r4, #0]
 80024e4:	6961      	ldr	r1, [r4, #20]
 80024e6:	1d18      	adds	r0, r3, #4
 80024e8:	6028      	str	r0, [r5, #0]
 80024ea:	0635      	lsls	r5, r6, #24
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	d501      	bpl.n	80024f4 <_printf_i+0x1c4>
 80024f0:	6019      	str	r1, [r3, #0]
 80024f2:	e002      	b.n	80024fa <_printf_i+0x1ca>
 80024f4:	0670      	lsls	r0, r6, #25
 80024f6:	d5fb      	bpl.n	80024f0 <_printf_i+0x1c0>
 80024f8:	8019      	strh	r1, [r3, #0]
 80024fa:	2300      	movs	r3, #0
 80024fc:	6123      	str	r3, [r4, #16]
 80024fe:	4615      	mov	r5, r2
 8002500:	e7bc      	b.n	800247c <_printf_i+0x14c>
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	1d1a      	adds	r2, r3, #4
 8002506:	602a      	str	r2, [r5, #0]
 8002508:	681d      	ldr	r5, [r3, #0]
 800250a:	6862      	ldr	r2, [r4, #4]
 800250c:	2100      	movs	r1, #0
 800250e:	4628      	mov	r0, r5
 8002510:	f7fd fe66 	bl	80001e0 <memchr>
 8002514:	b108      	cbz	r0, 800251a <_printf_i+0x1ea>
 8002516:	1b40      	subs	r0, r0, r5
 8002518:	6060      	str	r0, [r4, #4]
 800251a:	6863      	ldr	r3, [r4, #4]
 800251c:	6123      	str	r3, [r4, #16]
 800251e:	2300      	movs	r3, #0
 8002520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002524:	e7aa      	b.n	800247c <_printf_i+0x14c>
 8002526:	6923      	ldr	r3, [r4, #16]
 8002528:	462a      	mov	r2, r5
 800252a:	4649      	mov	r1, r9
 800252c:	4640      	mov	r0, r8
 800252e:	47d0      	blx	sl
 8002530:	3001      	adds	r0, #1
 8002532:	d0ad      	beq.n	8002490 <_printf_i+0x160>
 8002534:	6823      	ldr	r3, [r4, #0]
 8002536:	079b      	lsls	r3, r3, #30
 8002538:	d413      	bmi.n	8002562 <_printf_i+0x232>
 800253a:	68e0      	ldr	r0, [r4, #12]
 800253c:	9b03      	ldr	r3, [sp, #12]
 800253e:	4298      	cmp	r0, r3
 8002540:	bfb8      	it	lt
 8002542:	4618      	movlt	r0, r3
 8002544:	e7a6      	b.n	8002494 <_printf_i+0x164>
 8002546:	2301      	movs	r3, #1
 8002548:	4632      	mov	r2, r6
 800254a:	4649      	mov	r1, r9
 800254c:	4640      	mov	r0, r8
 800254e:	47d0      	blx	sl
 8002550:	3001      	adds	r0, #1
 8002552:	d09d      	beq.n	8002490 <_printf_i+0x160>
 8002554:	3501      	adds	r5, #1
 8002556:	68e3      	ldr	r3, [r4, #12]
 8002558:	9903      	ldr	r1, [sp, #12]
 800255a:	1a5b      	subs	r3, r3, r1
 800255c:	42ab      	cmp	r3, r5
 800255e:	dcf2      	bgt.n	8002546 <_printf_i+0x216>
 8002560:	e7eb      	b.n	800253a <_printf_i+0x20a>
 8002562:	2500      	movs	r5, #0
 8002564:	f104 0619 	add.w	r6, r4, #25
 8002568:	e7f5      	b.n	8002556 <_printf_i+0x226>
 800256a:	bf00      	nop
 800256c:	08002971 	.word	0x08002971
 8002570:	08002982 	.word	0x08002982

08002574 <__sflush_r>:
 8002574:	898a      	ldrh	r2, [r1, #12]
 8002576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800257a:	4605      	mov	r5, r0
 800257c:	0710      	lsls	r0, r2, #28
 800257e:	460c      	mov	r4, r1
 8002580:	d458      	bmi.n	8002634 <__sflush_r+0xc0>
 8002582:	684b      	ldr	r3, [r1, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	dc05      	bgt.n	8002594 <__sflush_r+0x20>
 8002588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800258a:	2b00      	cmp	r3, #0
 800258c:	dc02      	bgt.n	8002594 <__sflush_r+0x20>
 800258e:	2000      	movs	r0, #0
 8002590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002596:	2e00      	cmp	r6, #0
 8002598:	d0f9      	beq.n	800258e <__sflush_r+0x1a>
 800259a:	2300      	movs	r3, #0
 800259c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80025a0:	682f      	ldr	r7, [r5, #0]
 80025a2:	6a21      	ldr	r1, [r4, #32]
 80025a4:	602b      	str	r3, [r5, #0]
 80025a6:	d032      	beq.n	800260e <__sflush_r+0x9a>
 80025a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025aa:	89a3      	ldrh	r3, [r4, #12]
 80025ac:	075a      	lsls	r2, r3, #29
 80025ae:	d505      	bpl.n	80025bc <__sflush_r+0x48>
 80025b0:	6863      	ldr	r3, [r4, #4]
 80025b2:	1ac0      	subs	r0, r0, r3
 80025b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025b6:	b10b      	cbz	r3, 80025bc <__sflush_r+0x48>
 80025b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025ba:	1ac0      	subs	r0, r0, r3
 80025bc:	2300      	movs	r3, #0
 80025be:	4602      	mov	r2, r0
 80025c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025c2:	6a21      	ldr	r1, [r4, #32]
 80025c4:	4628      	mov	r0, r5
 80025c6:	47b0      	blx	r6
 80025c8:	1c43      	adds	r3, r0, #1
 80025ca:	89a3      	ldrh	r3, [r4, #12]
 80025cc:	d106      	bne.n	80025dc <__sflush_r+0x68>
 80025ce:	6829      	ldr	r1, [r5, #0]
 80025d0:	291d      	cmp	r1, #29
 80025d2:	d82b      	bhi.n	800262c <__sflush_r+0xb8>
 80025d4:	4a29      	ldr	r2, [pc, #164]	; (800267c <__sflush_r+0x108>)
 80025d6:	410a      	asrs	r2, r1
 80025d8:	07d6      	lsls	r6, r2, #31
 80025da:	d427      	bmi.n	800262c <__sflush_r+0xb8>
 80025dc:	2200      	movs	r2, #0
 80025de:	6062      	str	r2, [r4, #4]
 80025e0:	04d9      	lsls	r1, r3, #19
 80025e2:	6922      	ldr	r2, [r4, #16]
 80025e4:	6022      	str	r2, [r4, #0]
 80025e6:	d504      	bpl.n	80025f2 <__sflush_r+0x7e>
 80025e8:	1c42      	adds	r2, r0, #1
 80025ea:	d101      	bne.n	80025f0 <__sflush_r+0x7c>
 80025ec:	682b      	ldr	r3, [r5, #0]
 80025ee:	b903      	cbnz	r3, 80025f2 <__sflush_r+0x7e>
 80025f0:	6560      	str	r0, [r4, #84]	; 0x54
 80025f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80025f4:	602f      	str	r7, [r5, #0]
 80025f6:	2900      	cmp	r1, #0
 80025f8:	d0c9      	beq.n	800258e <__sflush_r+0x1a>
 80025fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80025fe:	4299      	cmp	r1, r3
 8002600:	d002      	beq.n	8002608 <__sflush_r+0x94>
 8002602:	4628      	mov	r0, r5
 8002604:	f7ff fbea 	bl	8001ddc <_free_r>
 8002608:	2000      	movs	r0, #0
 800260a:	6360      	str	r0, [r4, #52]	; 0x34
 800260c:	e7c0      	b.n	8002590 <__sflush_r+0x1c>
 800260e:	2301      	movs	r3, #1
 8002610:	4628      	mov	r0, r5
 8002612:	47b0      	blx	r6
 8002614:	1c41      	adds	r1, r0, #1
 8002616:	d1c8      	bne.n	80025aa <__sflush_r+0x36>
 8002618:	682b      	ldr	r3, [r5, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0c5      	beq.n	80025aa <__sflush_r+0x36>
 800261e:	2b1d      	cmp	r3, #29
 8002620:	d001      	beq.n	8002626 <__sflush_r+0xb2>
 8002622:	2b16      	cmp	r3, #22
 8002624:	d101      	bne.n	800262a <__sflush_r+0xb6>
 8002626:	602f      	str	r7, [r5, #0]
 8002628:	e7b1      	b.n	800258e <__sflush_r+0x1a>
 800262a:	89a3      	ldrh	r3, [r4, #12]
 800262c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002630:	81a3      	strh	r3, [r4, #12]
 8002632:	e7ad      	b.n	8002590 <__sflush_r+0x1c>
 8002634:	690f      	ldr	r7, [r1, #16]
 8002636:	2f00      	cmp	r7, #0
 8002638:	d0a9      	beq.n	800258e <__sflush_r+0x1a>
 800263a:	0793      	lsls	r3, r2, #30
 800263c:	680e      	ldr	r6, [r1, #0]
 800263e:	bf08      	it	eq
 8002640:	694b      	ldreq	r3, [r1, #20]
 8002642:	600f      	str	r7, [r1, #0]
 8002644:	bf18      	it	ne
 8002646:	2300      	movne	r3, #0
 8002648:	eba6 0807 	sub.w	r8, r6, r7
 800264c:	608b      	str	r3, [r1, #8]
 800264e:	f1b8 0f00 	cmp.w	r8, #0
 8002652:	dd9c      	ble.n	800258e <__sflush_r+0x1a>
 8002654:	6a21      	ldr	r1, [r4, #32]
 8002656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002658:	4643      	mov	r3, r8
 800265a:	463a      	mov	r2, r7
 800265c:	4628      	mov	r0, r5
 800265e:	47b0      	blx	r6
 8002660:	2800      	cmp	r0, #0
 8002662:	dc06      	bgt.n	8002672 <__sflush_r+0xfe>
 8002664:	89a3      	ldrh	r3, [r4, #12]
 8002666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800266a:	81a3      	strh	r3, [r4, #12]
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	e78e      	b.n	8002590 <__sflush_r+0x1c>
 8002672:	4407      	add	r7, r0
 8002674:	eba8 0800 	sub.w	r8, r8, r0
 8002678:	e7e9      	b.n	800264e <__sflush_r+0xda>
 800267a:	bf00      	nop
 800267c:	dfbffffe 	.word	0xdfbffffe

08002680 <_fflush_r>:
 8002680:	b538      	push	{r3, r4, r5, lr}
 8002682:	690b      	ldr	r3, [r1, #16]
 8002684:	4605      	mov	r5, r0
 8002686:	460c      	mov	r4, r1
 8002688:	b913      	cbnz	r3, 8002690 <_fflush_r+0x10>
 800268a:	2500      	movs	r5, #0
 800268c:	4628      	mov	r0, r5
 800268e:	bd38      	pop	{r3, r4, r5, pc}
 8002690:	b118      	cbz	r0, 800269a <_fflush_r+0x1a>
 8002692:	6a03      	ldr	r3, [r0, #32]
 8002694:	b90b      	cbnz	r3, 800269a <_fflush_r+0x1a>
 8002696:	f7ff fa99 	bl	8001bcc <__sinit>
 800269a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f3      	beq.n	800268a <_fflush_r+0xa>
 80026a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80026a4:	07d0      	lsls	r0, r2, #31
 80026a6:	d404      	bmi.n	80026b2 <_fflush_r+0x32>
 80026a8:	0599      	lsls	r1, r3, #22
 80026aa:	d402      	bmi.n	80026b2 <_fflush_r+0x32>
 80026ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026ae:	f7ff fb92 	bl	8001dd6 <__retarget_lock_acquire_recursive>
 80026b2:	4628      	mov	r0, r5
 80026b4:	4621      	mov	r1, r4
 80026b6:	f7ff ff5d 	bl	8002574 <__sflush_r>
 80026ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80026bc:	07da      	lsls	r2, r3, #31
 80026be:	4605      	mov	r5, r0
 80026c0:	d4e4      	bmi.n	800268c <_fflush_r+0xc>
 80026c2:	89a3      	ldrh	r3, [r4, #12]
 80026c4:	059b      	lsls	r3, r3, #22
 80026c6:	d4e1      	bmi.n	800268c <_fflush_r+0xc>
 80026c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026ca:	f7ff fb85 	bl	8001dd8 <__retarget_lock_release_recursive>
 80026ce:	e7dd      	b.n	800268c <_fflush_r+0xc>

080026d0 <__swbuf_r>:
 80026d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026d2:	460e      	mov	r6, r1
 80026d4:	4614      	mov	r4, r2
 80026d6:	4605      	mov	r5, r0
 80026d8:	b118      	cbz	r0, 80026e2 <__swbuf_r+0x12>
 80026da:	6a03      	ldr	r3, [r0, #32]
 80026dc:	b90b      	cbnz	r3, 80026e2 <__swbuf_r+0x12>
 80026de:	f7ff fa75 	bl	8001bcc <__sinit>
 80026e2:	69a3      	ldr	r3, [r4, #24]
 80026e4:	60a3      	str	r3, [r4, #8]
 80026e6:	89a3      	ldrh	r3, [r4, #12]
 80026e8:	071a      	lsls	r2, r3, #28
 80026ea:	d525      	bpl.n	8002738 <__swbuf_r+0x68>
 80026ec:	6923      	ldr	r3, [r4, #16]
 80026ee:	b31b      	cbz	r3, 8002738 <__swbuf_r+0x68>
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	6922      	ldr	r2, [r4, #16]
 80026f4:	1a98      	subs	r0, r3, r2
 80026f6:	6963      	ldr	r3, [r4, #20]
 80026f8:	b2f6      	uxtb	r6, r6
 80026fa:	4283      	cmp	r3, r0
 80026fc:	4637      	mov	r7, r6
 80026fe:	dc04      	bgt.n	800270a <__swbuf_r+0x3a>
 8002700:	4621      	mov	r1, r4
 8002702:	4628      	mov	r0, r5
 8002704:	f7ff ffbc 	bl	8002680 <_fflush_r>
 8002708:	b9e0      	cbnz	r0, 8002744 <__swbuf_r+0x74>
 800270a:	68a3      	ldr	r3, [r4, #8]
 800270c:	3b01      	subs	r3, #1
 800270e:	60a3      	str	r3, [r4, #8]
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	1c5a      	adds	r2, r3, #1
 8002714:	6022      	str	r2, [r4, #0]
 8002716:	701e      	strb	r6, [r3, #0]
 8002718:	6962      	ldr	r2, [r4, #20]
 800271a:	1c43      	adds	r3, r0, #1
 800271c:	429a      	cmp	r2, r3
 800271e:	d004      	beq.n	800272a <__swbuf_r+0x5a>
 8002720:	89a3      	ldrh	r3, [r4, #12]
 8002722:	07db      	lsls	r3, r3, #31
 8002724:	d506      	bpl.n	8002734 <__swbuf_r+0x64>
 8002726:	2e0a      	cmp	r6, #10
 8002728:	d104      	bne.n	8002734 <__swbuf_r+0x64>
 800272a:	4621      	mov	r1, r4
 800272c:	4628      	mov	r0, r5
 800272e:	f7ff ffa7 	bl	8002680 <_fflush_r>
 8002732:	b938      	cbnz	r0, 8002744 <__swbuf_r+0x74>
 8002734:	4638      	mov	r0, r7
 8002736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002738:	4621      	mov	r1, r4
 800273a:	4628      	mov	r0, r5
 800273c:	f000 f806 	bl	800274c <__swsetup_r>
 8002740:	2800      	cmp	r0, #0
 8002742:	d0d5      	beq.n	80026f0 <__swbuf_r+0x20>
 8002744:	f04f 37ff 	mov.w	r7, #4294967295
 8002748:	e7f4      	b.n	8002734 <__swbuf_r+0x64>
	...

0800274c <__swsetup_r>:
 800274c:	b538      	push	{r3, r4, r5, lr}
 800274e:	4b2a      	ldr	r3, [pc, #168]	; (80027f8 <__swsetup_r+0xac>)
 8002750:	4605      	mov	r5, r0
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	460c      	mov	r4, r1
 8002756:	b118      	cbz	r0, 8002760 <__swsetup_r+0x14>
 8002758:	6a03      	ldr	r3, [r0, #32]
 800275a:	b90b      	cbnz	r3, 8002760 <__swsetup_r+0x14>
 800275c:	f7ff fa36 	bl	8001bcc <__sinit>
 8002760:	89a3      	ldrh	r3, [r4, #12]
 8002762:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002766:	0718      	lsls	r0, r3, #28
 8002768:	d422      	bmi.n	80027b0 <__swsetup_r+0x64>
 800276a:	06d9      	lsls	r1, r3, #27
 800276c:	d407      	bmi.n	800277e <__swsetup_r+0x32>
 800276e:	2309      	movs	r3, #9
 8002770:	602b      	str	r3, [r5, #0]
 8002772:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002776:	81a3      	strh	r3, [r4, #12]
 8002778:	f04f 30ff 	mov.w	r0, #4294967295
 800277c:	e034      	b.n	80027e8 <__swsetup_r+0x9c>
 800277e:	0758      	lsls	r0, r3, #29
 8002780:	d512      	bpl.n	80027a8 <__swsetup_r+0x5c>
 8002782:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002784:	b141      	cbz	r1, 8002798 <__swsetup_r+0x4c>
 8002786:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800278a:	4299      	cmp	r1, r3
 800278c:	d002      	beq.n	8002794 <__swsetup_r+0x48>
 800278e:	4628      	mov	r0, r5
 8002790:	f7ff fb24 	bl	8001ddc <_free_r>
 8002794:	2300      	movs	r3, #0
 8002796:	6363      	str	r3, [r4, #52]	; 0x34
 8002798:	89a3      	ldrh	r3, [r4, #12]
 800279a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800279e:	81a3      	strh	r3, [r4, #12]
 80027a0:	2300      	movs	r3, #0
 80027a2:	6063      	str	r3, [r4, #4]
 80027a4:	6923      	ldr	r3, [r4, #16]
 80027a6:	6023      	str	r3, [r4, #0]
 80027a8:	89a3      	ldrh	r3, [r4, #12]
 80027aa:	f043 0308 	orr.w	r3, r3, #8
 80027ae:	81a3      	strh	r3, [r4, #12]
 80027b0:	6923      	ldr	r3, [r4, #16]
 80027b2:	b94b      	cbnz	r3, 80027c8 <__swsetup_r+0x7c>
 80027b4:	89a3      	ldrh	r3, [r4, #12]
 80027b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80027ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027be:	d003      	beq.n	80027c8 <__swsetup_r+0x7c>
 80027c0:	4621      	mov	r1, r4
 80027c2:	4628      	mov	r0, r5
 80027c4:	f000 f850 	bl	8002868 <__smakebuf_r>
 80027c8:	89a0      	ldrh	r0, [r4, #12]
 80027ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80027ce:	f010 0301 	ands.w	r3, r0, #1
 80027d2:	d00a      	beq.n	80027ea <__swsetup_r+0x9e>
 80027d4:	2300      	movs	r3, #0
 80027d6:	60a3      	str	r3, [r4, #8]
 80027d8:	6963      	ldr	r3, [r4, #20]
 80027da:	425b      	negs	r3, r3
 80027dc:	61a3      	str	r3, [r4, #24]
 80027de:	6923      	ldr	r3, [r4, #16]
 80027e0:	b943      	cbnz	r3, 80027f4 <__swsetup_r+0xa8>
 80027e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80027e6:	d1c4      	bne.n	8002772 <__swsetup_r+0x26>
 80027e8:	bd38      	pop	{r3, r4, r5, pc}
 80027ea:	0781      	lsls	r1, r0, #30
 80027ec:	bf58      	it	pl
 80027ee:	6963      	ldrpl	r3, [r4, #20]
 80027f0:	60a3      	str	r3, [r4, #8]
 80027f2:	e7f4      	b.n	80027de <__swsetup_r+0x92>
 80027f4:	2000      	movs	r0, #0
 80027f6:	e7f7      	b.n	80027e8 <__swsetup_r+0x9c>
 80027f8:	20000064 	.word	0x20000064

080027fc <_sbrk_r>:
 80027fc:	b538      	push	{r3, r4, r5, lr}
 80027fe:	4d06      	ldr	r5, [pc, #24]	; (8002818 <_sbrk_r+0x1c>)
 8002800:	2300      	movs	r3, #0
 8002802:	4604      	mov	r4, r0
 8002804:	4608      	mov	r0, r1
 8002806:	602b      	str	r3, [r5, #0]
 8002808:	f7ff f8f4 	bl	80019f4 <_sbrk>
 800280c:	1c43      	adds	r3, r0, #1
 800280e:	d102      	bne.n	8002816 <_sbrk_r+0x1a>
 8002810:	682b      	ldr	r3, [r5, #0]
 8002812:	b103      	cbz	r3, 8002816 <_sbrk_r+0x1a>
 8002814:	6023      	str	r3, [r4, #0]
 8002816:	bd38      	pop	{r3, r4, r5, pc}
 8002818:	20000208 	.word	0x20000208

0800281c <__swhatbuf_r>:
 800281c:	b570      	push	{r4, r5, r6, lr}
 800281e:	460c      	mov	r4, r1
 8002820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002824:	2900      	cmp	r1, #0
 8002826:	b096      	sub	sp, #88	; 0x58
 8002828:	4615      	mov	r5, r2
 800282a:	461e      	mov	r6, r3
 800282c:	da0d      	bge.n	800284a <__swhatbuf_r+0x2e>
 800282e:	89a3      	ldrh	r3, [r4, #12]
 8002830:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002834:	f04f 0100 	mov.w	r1, #0
 8002838:	bf0c      	ite	eq
 800283a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800283e:	2340      	movne	r3, #64	; 0x40
 8002840:	2000      	movs	r0, #0
 8002842:	6031      	str	r1, [r6, #0]
 8002844:	602b      	str	r3, [r5, #0]
 8002846:	b016      	add	sp, #88	; 0x58
 8002848:	bd70      	pop	{r4, r5, r6, pc}
 800284a:	466a      	mov	r2, sp
 800284c:	f000 f848 	bl	80028e0 <_fstat_r>
 8002850:	2800      	cmp	r0, #0
 8002852:	dbec      	blt.n	800282e <__swhatbuf_r+0x12>
 8002854:	9901      	ldr	r1, [sp, #4]
 8002856:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800285a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800285e:	4259      	negs	r1, r3
 8002860:	4159      	adcs	r1, r3
 8002862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002866:	e7eb      	b.n	8002840 <__swhatbuf_r+0x24>

08002868 <__smakebuf_r>:
 8002868:	898b      	ldrh	r3, [r1, #12]
 800286a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800286c:	079d      	lsls	r5, r3, #30
 800286e:	4606      	mov	r6, r0
 8002870:	460c      	mov	r4, r1
 8002872:	d507      	bpl.n	8002884 <__smakebuf_r+0x1c>
 8002874:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002878:	6023      	str	r3, [r4, #0]
 800287a:	6123      	str	r3, [r4, #16]
 800287c:	2301      	movs	r3, #1
 800287e:	6163      	str	r3, [r4, #20]
 8002880:	b002      	add	sp, #8
 8002882:	bd70      	pop	{r4, r5, r6, pc}
 8002884:	ab01      	add	r3, sp, #4
 8002886:	466a      	mov	r2, sp
 8002888:	f7ff ffc8 	bl	800281c <__swhatbuf_r>
 800288c:	9900      	ldr	r1, [sp, #0]
 800288e:	4605      	mov	r5, r0
 8002890:	4630      	mov	r0, r6
 8002892:	f7ff fb0f 	bl	8001eb4 <_malloc_r>
 8002896:	b948      	cbnz	r0, 80028ac <__smakebuf_r+0x44>
 8002898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800289c:	059a      	lsls	r2, r3, #22
 800289e:	d4ef      	bmi.n	8002880 <__smakebuf_r+0x18>
 80028a0:	f023 0303 	bic.w	r3, r3, #3
 80028a4:	f043 0302 	orr.w	r3, r3, #2
 80028a8:	81a3      	strh	r3, [r4, #12]
 80028aa:	e7e3      	b.n	8002874 <__smakebuf_r+0xc>
 80028ac:	89a3      	ldrh	r3, [r4, #12]
 80028ae:	6020      	str	r0, [r4, #0]
 80028b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028b4:	81a3      	strh	r3, [r4, #12]
 80028b6:	9b00      	ldr	r3, [sp, #0]
 80028b8:	6163      	str	r3, [r4, #20]
 80028ba:	9b01      	ldr	r3, [sp, #4]
 80028bc:	6120      	str	r0, [r4, #16]
 80028be:	b15b      	cbz	r3, 80028d8 <__smakebuf_r+0x70>
 80028c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80028c4:	4630      	mov	r0, r6
 80028c6:	f000 f81d 	bl	8002904 <_isatty_r>
 80028ca:	b128      	cbz	r0, 80028d8 <__smakebuf_r+0x70>
 80028cc:	89a3      	ldrh	r3, [r4, #12]
 80028ce:	f023 0303 	bic.w	r3, r3, #3
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	81a3      	strh	r3, [r4, #12]
 80028d8:	89a3      	ldrh	r3, [r4, #12]
 80028da:	431d      	orrs	r5, r3
 80028dc:	81a5      	strh	r5, [r4, #12]
 80028de:	e7cf      	b.n	8002880 <__smakebuf_r+0x18>

080028e0 <_fstat_r>:
 80028e0:	b538      	push	{r3, r4, r5, lr}
 80028e2:	4d07      	ldr	r5, [pc, #28]	; (8002900 <_fstat_r+0x20>)
 80028e4:	2300      	movs	r3, #0
 80028e6:	4604      	mov	r4, r0
 80028e8:	4608      	mov	r0, r1
 80028ea:	4611      	mov	r1, r2
 80028ec:	602b      	str	r3, [r5, #0]
 80028ee:	f7ff f858 	bl	80019a2 <_fstat>
 80028f2:	1c43      	adds	r3, r0, #1
 80028f4:	d102      	bne.n	80028fc <_fstat_r+0x1c>
 80028f6:	682b      	ldr	r3, [r5, #0]
 80028f8:	b103      	cbz	r3, 80028fc <_fstat_r+0x1c>
 80028fa:	6023      	str	r3, [r4, #0]
 80028fc:	bd38      	pop	{r3, r4, r5, pc}
 80028fe:	bf00      	nop
 8002900:	20000208 	.word	0x20000208

08002904 <_isatty_r>:
 8002904:	b538      	push	{r3, r4, r5, lr}
 8002906:	4d06      	ldr	r5, [pc, #24]	; (8002920 <_isatty_r+0x1c>)
 8002908:	2300      	movs	r3, #0
 800290a:	4604      	mov	r4, r0
 800290c:	4608      	mov	r0, r1
 800290e:	602b      	str	r3, [r5, #0]
 8002910:	f7ff f857 	bl	80019c2 <_isatty>
 8002914:	1c43      	adds	r3, r0, #1
 8002916:	d102      	bne.n	800291e <_isatty_r+0x1a>
 8002918:	682b      	ldr	r3, [r5, #0]
 800291a:	b103      	cbz	r3, 800291e <_isatty_r+0x1a>
 800291c:	6023      	str	r3, [r4, #0]
 800291e:	bd38      	pop	{r3, r4, r5, pc}
 8002920:	20000208 	.word	0x20000208

08002924 <_init>:
 8002924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002926:	bf00      	nop
 8002928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800292a:	bc08      	pop	{r3}
 800292c:	469e      	mov	lr, r3
 800292e:	4770      	bx	lr

08002930 <_fini>:
 8002930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002932:	bf00      	nop
 8002934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002936:	bc08      	pop	{r3}
 8002938:	469e      	mov	lr, r3
 800293a:	4770      	bx	lr
