/** ==================================================================
 *  @file   unicache_cfg_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   UNICACHE_CFG
 *
 *  @Filename:    unicache_cfg_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __UNICACHE_CFG_CRED_H
#define __UNICACHE_CFG_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance UNICACHE_CFG of component UNICACHE_CFG mapped in MONICA at address 0x40000000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component UNICACHE_CFG
     *
     */

    /* 
     *  List of bundle arrays for component UNICACHE_CFG
     *
     */

    /* 
     *  List of bundles for component UNICACHE_CFG
     *
     */

    /* 
     * List of registers for component UNICACHE_CFG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO
 *
 * @BRIEF        Information Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO                                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG
 *
 * @BRIEF        Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG                               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT
 *
 * @BRIEF        Interrupt Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT                                  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP
 *
 * @BRIEF        Interface Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP                                  0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT
 *
 * @BRIEF        Maintenance Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT                                0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MTSTART
 *
 * @BRIEF        Maintenance Start Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MTSTART                              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MTEND
 *
 * @BRIEF        Maintenance End Configuration Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MTEND                                0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CTADDR
 *
 * @BRIEF        Cache Test Address Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CTADDR                               0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CTDATA
 *
 * @BRIEF        Cache Test Data Register 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CTDATA                               0x20ul

    /* 
     * List of register bitfields for component UNICACHE_CFG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__MASTERS   
 *
 * @BRIEF        Number of Masters - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__MASTERS                   BITFIELD(20, 19)
#define UNICACHE_CFG__INFO__MASTERS__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__SLAVES   
 *
 * @BRIEF        number of slaves - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__SLAVES                    BITFIELD(18, 16)
#define UNICACHE_CFG__INFO__SLAVES__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__SIZE   
 *
 * @BRIEF        size in KB - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__SIZE                      BITFIELD(15, 6)
#define UNICACHE_CFG__INFO__SIZE__POS                 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__WAYS   
 *
 * @BRIEF        number of ways - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__WAYS                      BITFIELD(5, 4)
#define UNICACHE_CFG__INFO__WAYS__POS                 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__VERSION   
 *
 * @BRIEF        Unicache core version - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__VERSION                   BITFIELD(3, 0)
#define UNICACHE_CFG__INFO__VERSION__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECMAIN   
 *
 * @BRIEF        allow non-secure access to maintenance registers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECMAIN                 BITFIELD(4, 4)
#define UNICACHE_CFG__CONFIG__SECMAIN__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECPORT   
 *
 * @BRIEF        allow non-secure acces to interface registers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECPORT                 BITFIELD(3, 3)
#define UNICACHE_CFG__CONFIG__SECPORT__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECINT   
 *
 * @BRIEF        allow non-secure access to interrupt registers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECINT                  BITFIELD(2, 2)
#define UNICACHE_CFG__CONFIG__SECINT__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__BYPASS   
 *
 * @BRIEF        bypass cache, everything is non-cacheable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__BYPASS                  BITFIELD(1, 1)
#define UNICACHE_CFG__CONFIG__BYPASS__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECURE   
 *
 * @BRIEF        secure lock 
 *               write 1 to lock all secure registers 
 *               debug, reset, or cache invalidate can set back to zero once 
 *               set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECURE                  BITFIELD(0, 0)
#define UNICACHE_CFG__CONFIG__SECURE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__PORT   
 *
 * @BRIEF        slave interface number that has recorded an error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__PORT                       BITFIELD(8, 5)
#define UNICACHE_CFG__INT__PORT__POS                  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__READ   
 *
 * @BRIEF        interface read response error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__READ                       BITFIELD(4, 4)
#define UNICACHE_CFG__INT__READ__POS                  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__WRITE   
 *
 * @BRIEF        interface write response error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__WRITE                      BITFIELD(3, 3)
#define UNICACHE_CFG__INT__WRITE__POS                 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__MAINT   
 *
 * @BRIEF        maintenance is completed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__MAINT                      BITFIELD(2, 2)
#define UNICACHE_CFG__INT__MAINT__POS                 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__PAGEFAULT   
 *
 * @BRIEF        AMMU page fault - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__PAGEFAULT                  BITFIELD(1, 1)
#define UNICACHE_CFG__INT__PAGEFAULT__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INT__CONFIG   
 *
 * @BRIEF        configuration error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INT__CONFIG                     BITFIELD(0, 0)
#define UNICACHE_CFG__INT__CONFIG__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__CLEANBUF   
 *
 * @BRIEF        clean write and prefetch buffers in cache 
 *               (write: 0=do not clean, 1=clean) 
 *               (read: 0=empty, 1=not empty) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__CLEANBUF                   BITFIELD(5, 5)
#define UNICACHE_CFG__OCP__CLEANBUF__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__PREFETCH   
 *
 * @BRIEF        always prefetch data  
 *               (0=follow MMU policies, 1=always prefetch) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__PREFETCH                   BITFIELD(4, 4)
#define UNICACHE_CFG__OCP__PREFETCH__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRBUFFER   
 *
 * @BRIEF        write throughs and write back no allocate are buffered 
 *               (0= write throughs and write back no allocated are not 
 *               bufferd, evictions always drained. 
 *               1= write throughs and write back no allocated are buffered) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRBUFFER                   BITFIELD(1, 1)
#define UNICACHE_CFG__OCP__WRBUFFER__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRAP   
 *
 * @BRIEF        OCP wrap mode (critical word first) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRAP                       BITFIELD(0, 0)
#define UNICACHE_CFG__OCP__WRAP__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INTERRUPT   
 *
 * @BRIEF        generate interrupt when maintenance operation is complete - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INTERRUPT                BITFIELD(5, 5)
#define UNICACHE_CFG__MAINT__INTERRUPT__POS           5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INVALIDATE   
 *
 * @BRIEF        invalidate lines in region defined by maintenance start/end 
 *               addresses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INVALIDATE               BITFIELD(4, 4)
#define UNICACHE_CFG__MAINT__INVALIDATE__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__CLEAN   
 *
 * @BRIEF        evict dirty lines in region defined by maintenance start/end 
 *               addresses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__CLEAN                    BITFIELD(3, 3)
#define UNICACHE_CFG__MAINT__CLEAN__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__UNLOCK   
 *
 * @BRIEF        unlock region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__UNLOCK                   BITFIELD(2, 2)
#define UNICACHE_CFG__MAINT__UNLOCK__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__LOCK   
 *
 * @BRIEF        lock region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__LOCK                     BITFIELD(1, 1)
#define UNICACHE_CFG__MAINT__LOCK__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__PRELOAD   
 *
 * @BRIEF        preload region defined by maintenance start/end addresses - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__PRELOAD                  BITFIELD(0, 0)
#define UNICACHE_CFG__MAINT__PRELOAD__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MTSTART__START_ADDR   
 *
 * @BRIEF        start address of maintenance operations, reset to 0x0000 
 *               when finished - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MTSTART__START_ADDR             BITFIELD(31, 0)
#define UNICACHE_CFG__MTSTART__START_ADDR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MTEND__END_ADDR   
 *
 * @BRIEF        end address of maintenance operations, resets to 0x0000 when 
 *               finished - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MTEND__END_ADDR                 BITFIELD(31, 0)
#define UNICACHE_CFG__MTEND__END_ADDR__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CTADDR__ADDRESS   
 *
 * @BRIEF        address of cache visibility when read CTDATA register, 
 *               autoincrements - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CTADDR__ADDRESS                 BITFIELD(31, 0)
#define UNICACHE_CFG__CTADDR__ADDRESS__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CTDATA__DATA   
 *
 * @BRIEF        cache data at address of CTADDR register, CTADDR 
 *               autoincrements each time CTDATA is read - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CTDATA__DATA                    BITFIELD(31, 0)
#define UNICACHE_CFG__CTDATA__DATA__POS               0

    /* 
     * List of register bitfields values for component UNICACHE_CFG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__WAYS__2WAY
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__WAYS__2WAY                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__WAYS__4WAY
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__WAYS__4WAY                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__WAYS__8WAY
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__WAYS__8WAY                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__INFO__WAYS__RESERVED
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__INFO__WAYS__RESERVED            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECMAIN__SECURE
 *
 * @BRIEF        secure only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECMAIN__SECURE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECMAIN__NON_SECURE
 *
 * @BRIEF        allow non-secure - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECMAIN__NON_SECURE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECPORT__SECURE
 *
 * @BRIEF        allow only secure access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECPORT__SECURE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECPORT__NON_SECURE
 *
 * @BRIEF        allow non-secure access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECPORT__NON_SECURE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECINT__SECURE
 *
 * @BRIEF        allow secure only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECINT__SECURE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECINT__NON_SECURE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECINT__NON_SECURE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__BYPASS__BYPASS
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__BYPASS__BYPASS          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__BYPASS__NORMAL
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__BYPASS__NORMAL          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECURE__NON_SECURE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECURE__NON_SECURE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__CONFIG__SECURE__SECURE
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__CONFIG__SECURE__SECURE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__CLEANBUF__NO_CLEAN
 *
 * @BRIEF        do not clean - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__CLEANBUF__NO_CLEAN         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__CLEANBUF__CLEAN
 *
 * @BRIEF        clean - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__CLEANBUF__CLEAN            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__PREFETCH__MMU
 *
 * @BRIEF        follow MMU policies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__PREFETCH__MMU              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__PREFETCH__PREFETCH
 *
 * @BRIEF        always prefetch - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__PREFETCH__PREFETCH         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRBUFFER__NO_BUFFERED
 *
 * @BRIEF        write throughs and write back no allocated are not buffered 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRBUFFER__NO_BUFFERED      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRBUFFER__BUFFERED
 *
 * @BRIEF        write throughs and write back no allocated are buffered - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRBUFFER__BUFFERED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRAP__NON_WRAP
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRAP__NON_WRAP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__OCP__WRAP__WRAP
 *
 * @BRIEF        Enumeration value description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__OCP__WRAP__WRAP                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INTERRUPT__NO_INT
 *
 * @BRIEF        do not generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INTERRUPT__NO_INT        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INTERRUPT__GEN_INT
 *
 * @BRIEF        generate interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INTERRUPT__GEN_INT       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INVALIDATE__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INVALIDATE__DISABLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__INVALIDATE__ENABLE
 *
 * @BRIEF        invalidate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__INVALIDATE__ENABLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__CLEAN__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__CLEAN__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__CLEAN__ENABLE
 *
 * @BRIEF        clean - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__CLEAN__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__UNLOCK__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__UNLOCK__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__UNLOCK__ENABLE
 *
 * @BRIEF        unlock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__UNLOCK__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__LOCK__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__LOCK__DISABLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__LOCK__ENABLE
 *
 * @BRIEF        lock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__LOCK__ENABLE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__PRELOAD__DISABLE
 *
 * @BRIEF        do nothing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__PRELOAD__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNICACHE_CFG__MAINT__PRELOAD__ENABLE
 *
 * @BRIEF        preload - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNICACHE_CFG__MAINT__PRELOAD__ENABLE          0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __UNICACHE_CFG_CRED_H 
                                                            */
