# rv32i Verilog Project

This is a minimal implementation, of the David Patterson's "Computer Organization and Design" single-cycle core.
