ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_TIM2_Init:
  25              	.LFB297:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 1022     		movs	r2, #16
  41 0006 0021     		movs	r1, #0
  42 0008 04A8     		add	r0, sp, #16
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0C22     		movs	r2, #12
  48 0010 0021     		movs	r1, #0
  49 0012 01A8     		add	r0, sp, #4
  50 0014 FFF7FEFF 		bl	memset
  51              	.LVL1:
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0018 1648     		ldr	r0, .L8
  55 001a 8023     		movs	r3, #128
  56 001c DB05     		lsls	r3, r3, #23
  57 001e 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  58              		.loc 1 44 3 is_stmt 1 view .LVU7
  59              		.loc 1 44 24 is_stmt 0 view .LVU8
  60 0020 0023     		movs	r3, #0
  61 0022 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  62              		.loc 1 45 3 is_stmt 1 view .LVU9
  63              		.loc 1 45 26 is_stmt 0 view .LVU10
  64 0024 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  65              		.loc 1 46 3 is_stmt 1 view .LVU11
  66              		.loc 1 46 21 is_stmt 0 view .LVU12
  67 0026 0122     		movs	r2, #1
  68 0028 5242     		rsbs	r2, r2, #0
  69 002a C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 3


  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  70              		.loc 1 47 3 is_stmt 1 view .LVU13
  71              		.loc 1 47 28 is_stmt 0 view .LVU14
  72 002c 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 48 3 is_stmt 1 view .LVU15
  74              		.loc 1 48 32 is_stmt 0 view .LVU16
  75 002e 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  76              		.loc 1 49 3 is_stmt 1 view .LVU17
  77              		.loc 1 49 7 is_stmt 0 view .LVU18
  78 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL2:
  80              		.loc 1 49 6 view .LVU19
  81 0034 0028     		cmp	r0, #0
  82 0036 13D1     		bne	.L5
  83              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  84              		.loc 1 53 3 is_stmt 1 view .LVU20
  85              		.loc 1 53 34 is_stmt 0 view .LVU21
  86 0038 8023     		movs	r3, #128
  87 003a 5B01     		lsls	r3, r3, #5
  88 003c 0493     		str	r3, [sp, #16]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  89              		.loc 1 54 3 is_stmt 1 view .LVU22
  90              		.loc 1 54 7 is_stmt 0 view .LVU23
  91 003e 04A9     		add	r1, sp, #16
  92 0040 0C48     		ldr	r0, .L8
  93 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  94              	.LVL3:
  95              		.loc 1 54 6 view .LVU24
  96 0046 0028     		cmp	r0, #0
  97 0048 0DD1     		bne	.L6
  98              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  99              		.loc 1 58 3 is_stmt 1 view .LVU25
 100              		.loc 1 58 37 is_stmt 0 view .LVU26
 101 004a 0023     		movs	r3, #0
 102 004c 0193     		str	r3, [sp, #4]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103              		.loc 1 59 3 is_stmt 1 view .LVU27
 104              		.loc 1 59 33 is_stmt 0 view .LVU28
 105 004e 0393     		str	r3, [sp, #12]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 106              		.loc 1 60 3 is_stmt 1 view .LVU29
 107              		.loc 1 60 7 is_stmt 0 view .LVU30
 108 0050 01A9     		add	r1, sp, #4
 109 0052 0848     		ldr	r0, .L8
 110 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 111              	.LVL4:
 112              		.loc 1 60 6 view .LVU31
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 4


 113 0058 0028     		cmp	r0, #0
 114 005a 07D1     		bne	.L7
 115              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 116              		.loc 1 68 1 view .LVU32
 117 005c 09B0     		add	sp, sp, #36
 118              		@ sp needed
 119 005e 00BD     		pop	{pc}
 120              	.L5:
  51:Core/Src/tim.c ****   }
 121              		.loc 1 51 5 is_stmt 1 view .LVU33
 122 0060 FFF7FEFF 		bl	Error_Handler
 123              	.LVL5:
 124 0064 E8E7     		b	.L2
 125              	.L6:
  56:Core/Src/tim.c ****   }
 126              		.loc 1 56 5 view .LVU34
 127 0066 FFF7FEFF 		bl	Error_Handler
 128              	.LVL6:
 129 006a EEE7     		b	.L3
 130              	.L7:
  62:Core/Src/tim.c ****   }
 131              		.loc 1 62 5 view .LVU35
 132 006c FFF7FEFF 		bl	Error_Handler
 133              	.LVL7:
 134              		.loc 1 68 1 is_stmt 0 view .LVU36
 135 0070 F4E7     		b	.L1
 136              	.L9:
 137 0072 C046     		.align	2
 138              	.L8:
 139 0074 00000000 		.word	.LANCHOR0
 140              		.cfi_endproc
 141              	.LFE297:
 143              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_TIM_Base_MspInit
 146              		.syntax unified
 147              		.code	16
 148              		.thumb_func
 150              	HAL_TIM_Base_MspInit:
 151              	.LVL8:
 152              	.LFB298:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 153              		.loc 1 71 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		@ link register save eliminated.
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 5


 158              		.loc 1 71 1 is_stmt 0 view .LVU38
 159 0000 82B0     		sub	sp, sp, #8
 160              	.LCFI2:
 161              		.cfi_def_cfa_offset 8
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 162              		.loc 1 73 3 is_stmt 1 view .LVU39
 163              		.loc 1 73 20 is_stmt 0 view .LVU40
 164 0002 0268     		ldr	r2, [r0]
 165              		.loc 1 73 5 view .LVU41
 166 0004 8023     		movs	r3, #128
 167 0006 DB05     		lsls	r3, r3, #23
 168 0008 9A42     		cmp	r2, r3
 169 000a 01D0     		beq	.L12
 170              	.L10:
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 171              		.loc 1 84 1 view .LVU42
 172 000c 02B0     		add	sp, sp, #8
 173              		@ sp needed
 174 000e 7047     		bx	lr
 175              	.L12:
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 176              		.loc 1 79 5 is_stmt 1 view .LVU43
 177              	.LBB2:
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 178              		.loc 1 79 5 view .LVU44
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 179              		.loc 1 79 5 view .LVU45
 180 0010 044A     		ldr	r2, .L13
 181 0012 D16B     		ldr	r1, [r2, #60]
 182 0014 0123     		movs	r3, #1
 183 0016 1943     		orrs	r1, r3
 184 0018 D163     		str	r1, [r2, #60]
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 185              		.loc 1 79 5 view .LVU46
 186 001a D26B     		ldr	r2, [r2, #60]
 187 001c 1340     		ands	r3, r2
 188 001e 0193     		str	r3, [sp, #4]
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 189              		.loc 1 79 5 view .LVU47
 190 0020 019B     		ldr	r3, [sp, #4]
 191              	.LBE2:
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 192              		.loc 1 79 5 view .LVU48
 193              		.loc 1 84 1 is_stmt 0 view .LVU49
 194 0022 F3E7     		b	.L10
 195              	.L14:
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 6


 196              		.align	2
 197              	.L13:
 198 0024 00100240 		.word	1073876992
 199              		.cfi_endproc
 200              	.LFE298:
 202              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_TIM_Base_MspDeInit
 205              		.syntax unified
 206              		.code	16
 207              		.thumb_func
 209              	HAL_TIM_Base_MspDeInit:
 210              	.LVL9:
 211              	.LFB299:
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
 212              		.loc 1 87 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 217              		.loc 1 89 3 view .LVU51
 218              		.loc 1 89 20 is_stmt 0 view .LVU52
 219 0000 0268     		ldr	r2, [r0]
 220              		.loc 1 89 5 view .LVU53
 221 0002 8023     		movs	r3, #128
 222 0004 DB05     		lsls	r3, r3, #23
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L17
 225              	.L15:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 226              		.loc 1 100 1 view .LVU54
 227              		@ sp needed
 228 000a 7047     		bx	lr
 229              	.L17:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 230              		.loc 1 95 5 is_stmt 1 view .LVU55
 231 000c 024A     		ldr	r2, .L18
 232 000e D36B     		ldr	r3, [r2, #60]
 233 0010 0121     		movs	r1, #1
 234 0012 8B43     		bics	r3, r1
 235 0014 D363     		str	r3, [r2, #60]
 236              		.loc 1 100 1 is_stmt 0 view .LVU56
 237 0016 F8E7     		b	.L15
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 7


 238              	.L19:
 239              		.align	2
 240              	.L18:
 241 0018 00100240 		.word	1073876992
 242              		.cfi_endproc
 243              	.LFE299:
 245              		.global	htim2
 246              		.section	.bss.htim2,"aw",%nobits
 247              		.align	2
 248              		.set	.LANCHOR0,. + 0
 251              	htim2:
 252 0000 00000000 		.space	76
 252      00000000 
 252      00000000 
 252      00000000 
 252      00000000 
 253              		.text
 254              	.Letext0:
 255              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 256              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 257              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h"
 258              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 259              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 260              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 261              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 262              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h"
 263              		.file 10 "Core/Inc/main.h"
 264              		.file 11 "Core/Inc/tim.h"
 265              		.file 12 "<built-in>"
ARM GAS  C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:18     .text.MX_TIM2_Init:00000000 $t
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:139    .text.MX_TIM2_Init:00000074 $d
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:144    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:150    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:198    .text.HAL_TIM_Base_MspInit:00000024 $d
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:203    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:209    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:241    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:251    .bss.htim2:00000000 htim2
C:\Users\Xusniyor\AppData\Local\Temp\ccdRSX05.s:247    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
