{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449499353511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449499353512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 16:42:33 2015 " "Processing started: Mon Dec 07 16:42:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449499353512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449499353512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449499353512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449499353981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_testbench " "Found entity 1: mips_core_testbench" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449499354040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449499354040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_tester " "Found entity 1: mips_core_tester" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449499354045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449499354045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core_tester " "Elaborating entity \"mips_core_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449499354077 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "contentRs mips_core_tester.v(19) " "Verilog HDL warning at mips_core_tester.v(19): initial value for variable contentRs should be constant" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1449499354078 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "contentRt mips_core_tester.v(19) " "Verilog HDL warning at mips_core_tester.v(19): initial value for variable contentRt should be constant" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1449499354078 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           0   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354078 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           1   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354078 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           2   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           3   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          4   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           4   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           5   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          6   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           6   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          7   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           7   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          8   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           8   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          9   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):           9   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         10   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          10   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         11   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          11   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         12   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          12   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         13   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          13   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354079 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         14   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          14   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         15   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          15   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         16   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          16   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         17   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          17   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         18   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          18   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         19   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          19   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         20   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          20   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         21   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          21   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         22   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          22   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         23   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          23   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354080 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         24   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          24   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         25   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          25   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         26   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          26   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         27   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          27   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         28   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          28   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         29   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          29   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         30   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          30   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         31   00000000 mips_core_tester.v(32) " "Verilog HDL Display System Task info at mips_core_tester.v(32):          31   00000000" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_core_tester.v(40) " "Verilog HDL Always Construct warning at mips_core_tester.v(40): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inInst mips_core_tester.v(42) " "Verilog HDL Always Construct warning at mips_core_tester.v(42): variable \"inInst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_core_tester.v(44) " "Verilog HDL warning at mips_core_tester.v(44): ignoring unsupported system task" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_core_tester.v(46) " "Verilog HDL Always Construct warning at mips_core_tester.v(46): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354081 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_tester.v(48) " "Verilog HDL Always Construct warning at mips_core_tester.v(48): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354082 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_core_tester.v(49) " "Verilog HDL warning at mips_core_tester.v(49): ignoring unsupported system task" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1449499354082 "|mips_core_tester"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_core_tester.v(53) " "Verilog HDL warning at mips_core_tester.v(53): ignoring unsupported system task" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1449499354082 "|mips_core_tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd mips_core_tester.v(38) " "Verilog HDL Always Construct warning at mips_core_tester.v(38): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354082 "|mips_core_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core_testbench mips_core_testbench:asd " "Elaborating entity \"mips_core_testbench\" for hierarchy \"mips_core_testbench:asd\"" {  } { { "mips_core_tester.v" "asd" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449499354083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs mips_core_testbench.v(11) " "Verilog HDL or VHDL warning at mips_core_testbench.v(11): object \"rs\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449499354086 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt mips_core_testbench.v(12) " "Verilog HDL or VHDL warning at mips_core_testbench.v(12): object \"rt\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449499354086 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd mips_core_testbench.v(13) " "Verilog HDL or VHDL warning at mips_core_testbench.v(13): object \"rd\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449499354086 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(25) " "Verilog HDL Always Construct warning at mips_core_testbench.v(25): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(27) " "Verilog HDL Always Construct warning at mips_core_testbench.v(27): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(29) " "Verilog HDL Always Construct warning at mips_core_testbench.v(29): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(31) " "Verilog HDL Always Construct warning at mips_core_testbench.v(31): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(33) " "Verilog HDL Always Construct warning at mips_core_testbench.v(33): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(40) " "Verilog HDL Always Construct warning at mips_core_testbench.v(40): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(40) " "Verilog HDL Always Construct warning at mips_core_testbench.v(40): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(46) " "Verilog HDL Always Construct warning at mips_core_testbench.v(46): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354087 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(46) " "Verilog HDL Always Construct warning at mips_core_testbench.v(46): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(52) " "Verilog HDL Always Construct warning at mips_core_testbench.v(52): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(52) " "Verilog HDL Always Construct warning at mips_core_testbench.v(52): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(58) " "Verilog HDL Always Construct warning at mips_core_testbench.v(58): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(58) " "Verilog HDL Always Construct warning at mips_core_testbench.v(58): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(65) " "Verilog HDL Always Construct warning at mips_core_testbench.v(65): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(70) " "Verilog HDL Always Construct warning at mips_core_testbench.v(70): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(74) " "Verilog HDL Always Construct warning at mips_core_testbench.v(74): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(75) " "Verilog HDL Always Construct warning at mips_core_testbench.v(75): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(89) " "Verilog HDL Always Construct warning at mips_core_testbench.v(89): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mips_core_testbench.v(35) " "Verilog HDL Case Statement warning at mips_core_testbench.v(35): incomplete case statement has no default case item" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449499354088 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(95) " "Verilog HDL Always Construct warning at mips_core_testbench.v(95): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(97) " "Verilog HDL Always Construct warning at mips_core_testbench.v(97): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_testbench.v(99) " "Verilog HDL Always Construct warning at mips_core_testbench.v(99): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(105) " "Verilog HDL Always Construct warning at mips_core_testbench.v(105): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(110) " "Verilog HDL Always Construct warning at mips_core_testbench.v(110): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(118) " "Verilog HDL Always Construct warning at mips_core_testbench.v(118): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(124) " "Verilog HDL Always Construct warning at mips_core_testbench.v(124): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(130) " "Verilog HDL Always Construct warning at mips_core_testbench.v(130): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mips_core_testbench.v(101) " "Verilog HDL Case Statement warning at mips_core_testbench.v(101): incomplete case statement has no default case item" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449499354089 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamdt mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"shamdt\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"funct\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedresult1 mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"unsignedresult1\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedresult2 mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"unsignedresult2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedElem mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"unsignedElem\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedElem2 mips_core_testbench.v(20) " "Verilog HDL Always Construct warning at mips_core_testbench.v(20): inferring latch(es) for variable \"unsignedElem2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449499354090 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mips_core_testbench.v(93) " "Inferred latch for \"result\[0\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mips_core_testbench.v(93) " "Inferred latch for \"result\[1\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mips_core_testbench.v(93) " "Inferred latch for \"result\[2\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mips_core_testbench.v(93) " "Inferred latch for \"result\[3\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mips_core_testbench.v(93) " "Inferred latch for \"result\[4\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mips_core_testbench.v(93) " "Inferred latch for \"result\[5\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mips_core_testbench.v(93) " "Inferred latch for \"result\[6\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mips_core_testbench.v(93) " "Inferred latch for \"result\[7\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354091 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mips_core_testbench.v(93) " "Inferred latch for \"result\[8\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mips_core_testbench.v(93) " "Inferred latch for \"result\[9\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mips_core_testbench.v(93) " "Inferred latch for \"result\[10\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mips_core_testbench.v(93) " "Inferred latch for \"result\[11\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mips_core_testbench.v(93) " "Inferred latch for \"result\[12\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mips_core_testbench.v(93) " "Inferred latch for \"result\[13\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mips_core_testbench.v(93) " "Inferred latch for \"result\[14\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mips_core_testbench.v(93) " "Inferred latch for \"result\[15\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mips_core_testbench.v(93) " "Inferred latch for \"result\[16\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354092 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mips_core_testbench.v(93) " "Inferred latch for \"result\[17\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mips_core_testbench.v(93) " "Inferred latch for \"result\[18\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mips_core_testbench.v(93) " "Inferred latch for \"result\[19\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mips_core_testbench.v(93) " "Inferred latch for \"result\[20\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mips_core_testbench.v(93) " "Inferred latch for \"result\[21\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mips_core_testbench.v(93) " "Inferred latch for \"result\[22\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mips_core_testbench.v(93) " "Inferred latch for \"result\[23\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mips_core_testbench.v(93) " "Inferred latch for \"result\[24\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mips_core_testbench.v(93) " "Inferred latch for \"result\[25\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mips_core_testbench.v(93) " "Inferred latch for \"result\[26\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354093 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mips_core_testbench.v(93) " "Inferred latch for \"result\[27\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354094 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mips_core_testbench.v(93) " "Inferred latch for \"result\[28\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354094 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mips_core_testbench.v(93) " "Inferred latch for \"result\[29\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354094 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mips_core_testbench.v(93) " "Inferred latch for \"result\[30\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354094 "|mips_core_tester|mips_core_testbench:asd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mips_core_testbench.v(93) " "Inferred latch for \"result\[31\]\" at mips_core_testbench.v(93)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/Recep Sivri/Desktop/ödevler/Sivri_Recep_121044038/Sivri_Recep_121044038/Project03_121044038_Recep_Sivri_TestBench/mips_core_testbench.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449499354094 "|mips_core_tester|mips_core_testbench:asd"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1449499354437 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 49 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449499354545 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 16:42:34 2015 " "Processing ended: Mon Dec 07 16:42:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449499354545 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449499354545 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449499354545 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449499354545 ""}
