$date
	Wed Jul 08 21:26:19 2015

$end
$version
	Active-HDL 6.3
$end
$timescale
	10 ps
$end

$scope module TestBench $end
$var wire	1 $	q $end
$var reg	1 !	clk $end
$var reg	1 "	reset $end
$var reg	1 #	d $end
$upscope $end

$enddefinitions $end
$dumpvars
0"
1!
0#
x$
$end
#200
1"
0$
#500
0!
#1000
1!
#1200
0"
1#
#1500
0!
#2000
1!
1$
#2200
0#
#2500
0!
#3000
1!
#3500
0!
#4000
1!
#4200
1#
#4500
0!
#5000
1!
0$
#5500
0!
#6000
1!
1$
#6200
0#
#6500
0!
#7000
1!
#7200
1#
#7500
0!
#8000
1!
0$
#8200
0#
#8500
0!
#9000
1!
#9200
1#
#9500
0!
#10000
1!
1$
#10500
0!
#11000
1!
0$
#11500
0!
#12000
1!
1$
#12200
0#
#12500
0!
#13000
1!
#13500
0!
#14000
1!
#14200
