# CirFix benchmarks
[decoder_3_to_8_1]
src_file=["cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8_tb_t1.v
eval_script=cirfix_benchmarks/decoder_3_to_8/run.sh
orig_file=cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8.v
proj_dir=cirfix_benchmarks/decoder_3_to_8
oracle_output=cirfix_benchmarks/decoder_3_to_8/oracle.txt
sim_output=cirfix_benchmarks/decoder_3_to_8/output_decoder_3_to_8_tb_t1.txt
oracle_vcd=cirfix_benchmarks/decoder_3_to_8/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/decoder_3_to_8/output_decoder_3_to_8_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"decoder_3to8":["DUT"]}
timeout=7

[decoder_3_to_8_2]
src_file=["cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8_tb_t1.v
eval_script=cirfix_benchmarks/decoder_3_to_8/run.sh
orig_file=cirfix_benchmarks/decoder_3_to_8/decoder_3_to_8.v
proj_dir=cirfix_benchmarks/decoder_3_to_8
oracle_output=cirfix_benchmarks/decoder_3_to_8/oracle.txt
sim_output=cirfix_benchmarks/decoder_3_to_8/output_decoder_3_to_8_tb_t1.txt
oracle_vcd=cirfix_benchmarks/decoder_3_to_8/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/decoder_3_to_8/output_decoder_3_to_8_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"decoder_3to8":["DUT"]}
timeout=7

[first_counter_overflow_1]
src_file=["cirfix_benchmarks/first_counter_overflow/first_counter_overflow_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/first_counter_overflow/first_counter_tb_t3.v
eval_script=cirfix_benchmarks/first_counter_overflow/run.sh
orig_file=cirfix_benchmarks/first_counter_overflow/first_counter_overflow.v
proj_dir=cirfix_benchmarks/first_counter_overflow
oracle_output=cirfix_benchmarks/first_counter_overflow/oracle.txt
sim_output=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.txt
oracle_vcd=cirfix_benchmarks/first_counter_overflow/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.vcd
include_list=[]
define_list=[]
top_module={"first_counter":["U0"]}
timeout=20

[first_counter_overflow_2]
src_file=["cirfix_benchmarks/first_counter_overflow/first_counter_overflow_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/first_counter_overflow/first_counter_tb_t3.v
eval_script=cirfix_benchmarks/first_counter_overflow/run.sh
orig_file=cirfix_benchmarks/first_counter_overflow/first_counter_overflow.v
proj_dir=cirfix_benchmarks/first_counter_overflow
oracle_output=cirfix_benchmarks/first_counter_overflow/oracle.txt
sim_output=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.txt
oracle_vcd=cirfix_benchmarks/first_counter_overflow/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.vcd
include_list=[]
define_list=[]
top_module={"first_counter":["U0"]}
timeout=20

[first_counter_overflow_3]
src_file=["cirfix_benchmarks/first_counter_overflow/first_counter_overflow_kgoliya_buggy1.v"]
test_bench=cirfix_benchmarks/first_counter_overflow/first_counter_tb_t3.v
eval_script=cirfix_benchmarks/first_counter_overflow/run.sh
orig_file=cirfix_benchmarks/first_counter_overflow/first_counter_overflow.v
proj_dir=cirfix_benchmarks/first_counter_overflow
oracle_output=cirfix_benchmarks/first_counter_overflow/oracle.txt
sim_output=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.txt
oracle_vcd=cirfix_benchmarks/first_counter_overflow/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/first_counter_overflow/output_first_counter_tb_t3.vcd
include_list=[]
define_list=[]
top_module={"first_counter":["U0"]}
timeout=20

[flip_flop_1]
src_file=["cirfix_benchmarks/flip_flop/tff_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/flip_flop/tff_tb.v
eval_script=cirfix_benchmarks/flip_flop/run.sh
orig_file=cirfix_benchmarks/flip_flop/tff.v
proj_dir=cirfix_benchmarks/flip_flop
oracle_output=cirfix_benchmarks/flip_flop/oracle.txt
sim_output=cirfix_benchmarks/flip_flop/output_tff_tb.txt
oracle_vcd=cirfix_benchmarks/flip_flop/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/flip_flop/output_tff_tb.vcd
include_list=[]
define_list=[]
top_module={"tff":["u0"]}
timeout=10

[flip_flop_2]
src_file=["cirfix_benchmarks/flip_flop/tff_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/flip_flop/tff_tb.v
eval_script=cirfix_benchmarks/flip_flop/run.sh
orig_file=cirfix_benchmarks/flip_flop/tff.v
proj_dir=cirfix_benchmarks/flip_flop
oracle_output=cirfix_benchmarks/flip_flop/oracle.txt
sim_output=cirfix_benchmarks/flip_flop/output_tff_tb.txt
oracle_vcd=cirfix_benchmarks/flip_flop/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/flip_flop/output_tff_tb.vcd
include_list=[]
define_list=[]
top_module={"tff":["u0"]}
timeout=10

[fsm_full_1]
src_file=["cirfix_benchmarks/fsm_full/fsm_full_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/fsm_full/fsm_full_tb_t1.v
eval_script=cirfix_benchmarks/fsm_full/run.sh
orig_file=cirfix_benchmarks/fsm_full/fsm_full.v
proj_dir=cirfix_benchmarks/fsm_full
oracle_output=cirfix_benchmarks/fsm_full/oracle.txt
sim_output=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.txt
oracle_vcd=cirfix_benchmarks/fsm_full/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"fsm_full":["U_fsm_full"]}
timeout=10

[fsm_full_2]
src_file=["cirfix_benchmarks/fsm_full/fsm_full_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/fsm_full/fsm_full_tb_t1.v
eval_script=cirfix_benchmarks/fsm_full/run.sh
orig_file=cirfix_benchmarks/fsm_full/fsm_full.v
proj_dir=cirfix_benchmarks/fsm_full
oracle_output=cirfix_benchmarks/fsm_full/oracle.txt
sim_output=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.txt
oracle_vcd=cirfix_benchmarks/fsm_full/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"fsm_full":["U_fsm_full"]}
timeout=10

[fsm_full_3]
src_file=["cirfix_benchmarks/fsm_full/fsm_full_ssscrazy_buggy1.v"]
test_bench=cirfix_benchmarks/fsm_full/fsm_full_tb_t1.v
eval_script=cirfix_benchmarks/fsm_full/run.sh
orig_file=cirfix_benchmarks/fsm_full/fsm_full.v
proj_dir=cirfix_benchmarks/fsm_full
oracle_output=cirfix_benchmarks/fsm_full/oracle.txt
sim_output=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.txt
oracle_vcd=cirfix_benchmarks/fsm_full/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"fsm_full":["U_fsm_full"]}
timeout=10

[fsm_full_4]
src_file=["cirfix_benchmarks/fsm_full/fsm_full_ssscrazy_buggy2.v"]
test_bench=cirfix_benchmarks/fsm_full/fsm_full_tb_t1.v
eval_script=cirfix_benchmarks/fsm_full/run.sh
orig_file=cirfix_benchmarks/fsm_full/fsm_full.v
proj_dir=cirfix_benchmarks/fsm_full
oracle_output=cirfix_benchmarks/fsm_full/oracle.txt
sim_output=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.txt
oracle_vcd=cirfix_benchmarks/fsm_full/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/fsm_full/output_fsm_full_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"fsm_full":["U_fsm_full"]}
timeout=10

[lshift_reg_1]
src_file=["cirfix_benchmarks/lshift_reg/lshift_reg_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/lshift_reg/lshift_reg_tb_t1.v
eval_script=cirfix_benchmarks/lshift_reg/run.sh
orig_file=cirfix_benchmarks/lshift_reg/lshift_reg.v
proj_dir=cirfix_benchmarks/lshift_reg
oracle_output=cirfix_benchmarks/lshift_reg/oracle.txt
sim_output=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.txt
oracle_vcd=cirfix_benchmarks/lshift_reg/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"lshift_reg":["u0"]}
timeout=7

[lshift_reg_2]
src_file=["cirfix_benchmarks/lshift_reg/lshift_reg_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/lshift_reg/lshift_reg_tb_t1.v
eval_script=cirfix_benchmarks/lshift_reg/run.sh
orig_file=cirfix_benchmarks/lshift_reg/lshift_reg.v
proj_dir=cirfix_benchmarks/lshift_reg
oracle_output=cirfix_benchmarks/lshift_reg/oracle.txt
sim_output=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.txt
oracle_vcd=cirfix_benchmarks/lshift_reg/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"lshift_reg":["u0"]}
timeout=7

[lshift_reg_3]
src_file=["cirfix_benchmarks/lshift_reg/lshift_reg_kgoliya_buggy1.v"]
test_bench=cirfix_benchmarks/lshift_reg/lshift_reg_tb_t1.v
eval_script=cirfix_benchmarks/lshift_reg/run.sh
orig_file=cirfix_benchmarks/lshift_reg/lshift_reg.v
proj_dir=cirfix_benchmarks/lshift_reg
oracle_output=cirfix_benchmarks/lshift_reg/oracle.txt
sim_output=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.txt
oracle_vcd=cirfix_benchmarks/lshift_reg/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/lshift_reg/output_lshift_reg_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"lshift_reg":["u0"]}
timeout=7

[mux_4_1_1]
src_file=["cirfix_benchmarks/mux_4_1/mux_4_1_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/mux_4_1/mux_4_1_tb.v
eval_script=cirfix_benchmarks/mux_4_1/run.sh
orig_file=cirfix_benchmarks/mux_4_1/mux_4_1.v
proj_dir=cirfix_benchmarks/mux_4_1
oracle_output=cirfix_benchmarks/mux_4_1/oracle.txt
sim_output=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.txt
oracle_vcd=cirfix_benchmarks/mux_4_1/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.vcd
include_list=[]
define_list=[]
top_module={"mux_4to1_case":["mux0"]}
timeout=5

[mux_4_1_2]
src_file=["cirfix_benchmarks/mux_4_1/mux_4_1_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/mux_4_1/mux_4_1_tb.v
eval_script=cirfix_benchmarks/mux_4_1/run.sh
orig_file=cirfix_benchmarks/mux_4_1/mux_4_1.v
proj_dir=cirfix_benchmarks/mux_4_1
oracle_output=cirfix_benchmarks/mux_4_1/oracle.txt
sim_output=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.txt
oracle_vcd=cirfix_benchmarks/mux_4_1/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.vcd
include_list=[]
define_list=[]
top_module={"mux_4to1_case":["mux0"]}
timeout=5

[mux_4_1_3]
src_file=["cirfix_benchmarks/mux_4_1/mux_4_1_kgoliya_buggy1.v"]
test_bench=cirfix_benchmarks/mux_4_1/mux_4_1_tb.v
eval_script=cirfix_benchmarks/mux_4_1/run.sh
orig_file=cirfix_benchmarks/mux_4_1/mux_4_1.v
proj_dir=cirfix_benchmarks/mux_4_1
oracle_output=cirfix_benchmarks/mux_4_1/oracle.txt
sim_output=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.txt
oracle_vcd=cirfix_benchmarks/mux_4_1/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/mux_4_1/output_mux_4_1_tb.vcd
include_list=[]
define_list=[]
top_module={"mux_4to1_case":["mux0"]}
timeout=5

[i2c_1]
src_file=["cirfix_benchmarks/opencores/i2c/i2c_master_top.v", "cirfix_benchmarks/opencores/i2c/wb_master_model.v", "cirfix_benchmarks/opencores/i2c/i2c_slave_model_wadden_buggy1.v", "cirfix_benchmarks/opencores/i2c/i2c_master_byte_ctrl.v", "cirfix_benchmarks/opencores/i2c/i2c_master_bit_ctrl.v"]
test_bench=cirfix_benchmarks/opencores/i2c/tst_bench_top_t1.v
eval_script=cirfix_benchmarks/opencores/i2c/run.sh
orig_file=cirfix_benchmarks/opencores/i2c/i2c_slave_model.v
proj_dir=cirfix_benchmarks/opencores/i2c
oracle_output=cirfix_benchmarks/opencores/i2c/oracle.txt
sim_output=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/i2c/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.vcd
include_list=["cirfix_benchmarks/opencores/i2c"]
define_list=[]
top_module={"wb_master_model":["u0"],"i2c_master_top":["i2c_top", "i2c_top2"],"i2c_slave_model":["i2c_slave"]}
timeout=20

[i2c_2]
src_file=["cirfix_benchmarks/opencores/i2c/i2c_master_top.v", "cirfix_benchmarks/opencores/i2c/wb_master_model.v", "cirfix_benchmarks/opencores/i2c/i2c_slave_model_wadden_buggy2.v", "cirfix_benchmarks/opencores/i2c/i2c_master_byte_ctrl.v", "cirfix_benchmarks/opencores/i2c/i2c_master_bit_ctrl.v"]
test_bench=cirfix_benchmarks/opencores/i2c/tst_bench_top_t1.v
eval_script=cirfix_benchmarks/opencores/i2c/run.sh
orig_file=cirfix_benchmarks/opencores/i2c/i2c_slave_model.v
proj_dir=cirfix_benchmarks/opencores/i2c
oracle_output=cirfix_benchmarks/opencores/i2c/oracle.txt
sim_output=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/i2c/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.vcd
include_list=["cirfix_benchmarks/opencores/i2c"]
define_list=[]
top_module={"wb_master_model":["u0"],"i2c_master_top":["i2c_top", "i2c_top2"],"i2c_slave_model":["i2c_slave"]}
timeout=20

[i2c_3]
src_file=["cirfix_benchmarks/opencores/i2c/i2c_master_top.v", "cirfix_benchmarks/opencores/i2c/wb_master_model.v", "cirfix_benchmarks/opencores/i2c/i2c_slave_model.v", "cirfix_benchmarks/opencores/i2c/i2c_master_byte_ctrl.v", "cirfix_benchmarks/opencores/i2c/i2c_master_bit_ctrl_kgoliya_buggy1.v"]
test_bench=cirfix_benchmarks/opencores/i2c/tst_bench_top_t1.v
eval_script=cirfix_benchmarks/opencores/i2c/run.sh
orig_file=cirfix_benchmarks/opencores/i2c/i2c_master_bit_ctrl.v
proj_dir=cirfix_benchmarks/opencores/i2c
oracle_output=cirfix_benchmarks/opencores/i2c/oracle.txt
sim_output=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/i2c/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/i2c/output_tst_bench_top_t1.vcd
include_list=["cirfix_benchmarks/opencores/i2c"]
define_list=[]
top_module={"wb_master_model":["u0"],"i2c_master_top":["i2c_top", "i2c_top2"],"i2c_slave_model":["i2c_slave"]}
timeout=20

[sha3_1]
src_file=["cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak_wadden_buggy1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/f_permutation.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/rconst.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/round.v"]
test_bench=cirfix_benchmarks/opencores/sha3/low_throughput_core/test_keccak_t1.v
eval_script=cirfix_benchmarks/opencores/sha3/low_throughput_core/run_keccak.sh
orig_file=cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak.v
proj_dir=cirfix_benchmarks/opencores/sha3/low_throughput_core
oracle_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.txt
sim_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.vcd
sim_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.vcd
include_list=[]
define_list=[]
top_module={"keccak":["uut"]}
timeout=5

[sha3_2]
src_file=["cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak_wadden_buggy2.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/f_permutation.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/rconst.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/round.v"]
test_bench=cirfix_benchmarks/opencores/sha3/low_throughput_core/test_keccak_t1.v
eval_script=cirfix_benchmarks/opencores/sha3/low_throughput_core/run_keccak.sh
orig_file=cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak.v
proj_dir=cirfix_benchmarks/opencores/sha3/low_throughput_core
oracle_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.txt
sim_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.vcd
sim_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.vcd
include_list=[]
define_list=[]
top_module={"keccak":["uut"]}
timeout=5

[sha3_3]
src_file=["cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder_ssscrazy_buggy1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/f_permutation.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/rconst.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/round.v"]
test_bench=cirfix_benchmarks/opencores/sha3/low_throughput_core/test_padder_t1.v
eval_script=cirfix_benchmarks/opencores/sha3/low_throughput_core/run_padder.sh
orig_file=cirfix_benchmarks/opencores/sha3/low_throughput_core/padder.v
proj_dir=cirfix_benchmarks/opencores/sha3/low_throughput_core
oracle_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_padder.txt
sim_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_padder_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_padder.vcd
sim_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_padder_t1.vcd
include_list=[]
define_list=[]
top_module={"padder":["uut"]}
timeout=10

[sha3_4]
src_file=["cirfix_benchmarks/opencores/sha3/low_throughput_core/keccak.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/f_permutation.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/padder1.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/rconst.v", "cirfix_benchmarks/opencores/sha3/low_throughput_core/round_ssscrazy_buggy1.v"]
test_bench=cirfix_benchmarks/opencores/sha3/low_throughput_core/test_keccak_t1.v
eval_script=cirfix_benchmarks/opencores/sha3/low_throughput_core/run_keccak.sh
orig_file=cirfix_benchmarks/opencores/sha3/low_throughput_core/round.v
proj_dir=cirfix_benchmarks/opencores/sha3/low_throughput_core
oracle_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.txt
sim_output=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/oracle_keccak.vcd
sim_vcd=cirfix_benchmarks/opencores/sha3/low_throughput_core/output_test_keccak_t1.vcd
include_list=[]
define_list=[]
top_module={"keccak":["uut"]}
timeout=5

[pairing_1]
src_file=["cirfix_benchmarks/opencores/pairing/f32m.v", "cirfix_benchmarks/opencores/pairing/f33m.v", "cirfix_benchmarks/opencores/pairing/f36m.v", "cirfix_benchmarks/opencores/pairing/f3m.v", "cirfix_benchmarks/opencores/pairing/f3.v", "cirfix_benchmarks/opencores/pairing/fun.v", "cirfix_benchmarks/opencores/pairing/inc.v", "cirfix_benchmarks/opencores/pairing/tate_pairing_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/opencores/pairing/test_duursma_lee_algo_t1.v
eval_script=cirfix_benchmarks/opencores/pairing/run.sh
orig_file=cirfix_benchmarks/opencores/pairing/tate_pairing.v
proj_dir=cirfix_benchmarks/opencores/pairing
oracle_output=cirfix_benchmarks/opencores/pairing/oracle.txt
sim_output=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/pairing/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.vcd
include_list=["cirfix_benchmarks/opencores/pairing"]
define_list=[]
top_module={"duursma_lee_algo":["uut"]}
timeout=40

[pairing_2]
src_file=["cirfix_benchmarks/opencores/pairing/f32m.v", "cirfix_benchmarks/opencores/pairing/f33m.v", "cirfix_benchmarks/opencores/pairing/f36m.v", "cirfix_benchmarks/opencores/pairing/f3m.v", "cirfix_benchmarks/opencores/pairing/f3.v", "cirfix_benchmarks/opencores/pairing/fun.v", "cirfix_benchmarks/opencores/pairing/inc.v", "cirfix_benchmarks/opencores/pairing/tate_pairing_kgoliya_buggy1.v"]
test_bench=cirfix_benchmarks/opencores/pairing/test_duursma_lee_algo_t1.v
eval_script=cirfix_benchmarks/opencores/pairing/run.sh
orig_file=cirfix_benchmarks/opencores/pairing/tate_pairing.v
proj_dir=cirfix_benchmarks/opencores/pairing
oracle_output=cirfix_benchmarks/opencores/pairing/oracle.txt
sim_output=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/pairing/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.vcd
include_list=["cirfix_benchmarks/opencores/pairing"]
define_list=[]
top_module={"duursma_lee_algo":["uut"]}
timeout=40

[pairing_3]
src_file=["cirfix_benchmarks/opencores/pairing/f32m.v", "cirfix_benchmarks/opencores/pairing/f33m.v", "cirfix_benchmarks/opencores/pairing/f36m.v", "cirfix_benchmarks/opencores/pairing/f3m.v", "cirfix_benchmarks/opencores/pairing/f3.v", "cirfix_benchmarks/opencores/pairing/fun.v", "cirfix_benchmarks/opencores/pairing/inc.v", "cirfix_benchmarks/opencores/pairing/tate_pairing_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/opencores/pairing/test_duursma_lee_algo_t1.v
eval_script=cirfix_benchmarks/opencores/pairing/run.sh
orig_file=cirfix_benchmarks/opencores/pairing/tate_pairing.v
proj_dir=cirfix_benchmarks/opencores/pairing
oracle_output=cirfix_benchmarks/opencores/pairing/oracle.txt
sim_output=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/pairing/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/pairing/output_test_duursma_lee_algo_t1.vcd
include_list=["cirfix_benchmarks/opencores/pairing"]
define_list=[]
top_module={"duursma_lee_algo":["uut"]}
timeout=5

[reed_solomon_decoder_1]
src_file=["cirfix_benchmarks/opencores/reed_solomon_decoder/RS_dec.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/BM_lamda_ssscrazy_buggy1.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_matrix_dec.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_matrix_ascending_binary.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/input_syndromes.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/lamda_roots.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/transport_in2out.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/DP_RAM.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/out_stage.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/error_correction.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/Omega_Phy.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_mult_add_syndromes.v"]
test_bench=cirfix_benchmarks/opencores/reed_solomon_decoder/RS_dec_tb_t1.v
eval_script=cirfix_benchmarks/opencores/reed_solomon_decoder/run.sh
orig_file=cirfix_benchmarks/opencores/reed_solomon_decoder/BM_lamda.v
proj_dir=cirfix_benchmarks/opencores/reed_solomon_decoder
oracle_output=cirfix_benchmarks/opencores/reed_solomon_decoder/oracle.txt
sim_output=cirfix_benchmarks/opencores/reed_solomon_decoder/output_RS_dec_tb_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/reed_solomon_decoder/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/reed_solomon_decoder/output_RS_dec_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"RS_dec": ["DUT"]}
timeout=8

[reed_solomon_decoder_2]
src_file=["cirfix_benchmarks/opencores/reed_solomon_decoder/RS_dec.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/BM_lamda.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_matrix_dec.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_matrix_ascending_binary.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/input_syndromes.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/lamda_roots.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/transport_in2out.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/DP_RAM.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/out_stage_ssscrazy_buggy1.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/error_correction.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/Omega_Phy.v", "cirfix_benchmarks/opencores/reed_solomon_decoder/GF_mult_add_syndromes.v"]
test_bench=cirfix_benchmarks/opencores/reed_solomon_decoder/RS_dec_tb_t1.v
eval_script=cirfix_benchmarks/opencores/reed_solomon_decoder/run.sh
orig_file=cirfix_benchmarks/opencores/reed_solomon_decoder/out_stage.v
proj_dir=cirfix_benchmarks/opencores/reed_solomon_decoder
oracle_output=cirfix_benchmarks/opencores/reed_solomon_decoder/oracle.txt
sim_output=cirfix_benchmarks/opencores/reed_solomon_decoder/output_RS_dec_tb_t1.txt
oracle_vcd=cirfix_benchmarks/opencores/reed_solomon_decoder/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/opencores/reed_solomon_decoder/output_RS_dec_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"RS_dec": ["DUT"]}
timeout=8

[sdram_controller_1]
src_file=["cirfix_benchmarks/sdram_controller/sdram_controller_wadden_buggy1.v"]
test_bench=cirfix_benchmarks/sdram_controller/sdram_controller_tb_t1.v
eval_script=cirfix_benchmarks/sdram_controller/run.sh
orig_file=cirfix_benchmarks/sdram_controller/sdram_controller.v
proj_dir=cirfix_benchmarks/sdram_controller
oracle_output=cirfix_benchmarks/sdram_controller/oracle.txt
sim_output=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.txt
oracle_vcd=cirfix_benchmarks/sdram_controller/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"sdram_controller": ["sdram_controlleri"]}
timeout=5

[sdram_controller_2]
src_file=["cirfix_benchmarks/sdram_controller/sdram_controller_wadden_buggy2.v"]
test_bench=cirfix_benchmarks/sdram_controller/sdram_controller_tb_t1.v
eval_script=cirfix_benchmarks/sdram_controller/run.sh
orig_file=cirfix_benchmarks/sdram_controller/sdram_controller.v
proj_dir=cirfix_benchmarks/sdram_controller
oracle_output=cirfix_benchmarks/sdram_controller/oracle.txt
sim_output=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.txt
oracle_vcd=cirfix_benchmarks/sdram_controller/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"sdram_controller": ["sdram_controlleri"]}
timeout=5

[sdram_controller_3]
src_file=["cirfix_benchmarks/sdram_controller/sdram_controller_kgoliya_buggy2.v"]
test_bench=cirfix_benchmarks/sdram_controller/sdram_controller_tb_t1.v
eval_script=cirfix_benchmarks/sdram_controller/run.sh
orig_file=cirfix_benchmarks/sdram_controller/sdram_controller.v
proj_dir=cirfix_benchmarks/sdram_controller
oracle_output=cirfix_benchmarks/sdram_controller/oracle.txt
sim_output=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.txt
oracle_vcd=cirfix_benchmarks/sdram_controller/oracle_tb.vcd
sim_vcd=cirfix_benchmarks/sdram_controller/output_sdram_controller_tb_t1.vcd
include_list=[]
define_list=[]
top_module={"sdram_controller": ["sdram_controlleri"]}
timeout=5