// Seed: 1454536289
module module_0 #(
    parameter id_1 = 32'd82
) ();
  wire _id_1;
  logic [7:0][id_1 : id_1] id_2;
  assign (supply1, highz0) id_1 = id_2[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[1] = 1;
endmodule
