module top
#(parameter param62 = {((!((~&(8'h9d)) <= {(8'haa)})) * ((((7'h40) ? (8'hae) : (8'ha5)) ? ((8'hb4) ~^ (8'hb3)) : ((8'h9f) && (8'hb8))) > ((^~(8'ha0)) != (^~(7'h42)))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2c1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire signed [(5'h10):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire signed [(5'h13):(1'h0)] wire48;
  wire signed [(4'hd):(1'h0)] wire47;
  wire signed [(4'h8):(1'h0)] wire46;
  wire [(4'ha):(1'h0)] wire45;
  wire signed [(3'h7):(1'h0)] wire44;
  wire signed [(5'h12):(1'h0)] wire43;
  wire [(2'h3):(1'h0)] wire31;
  wire signed [(4'h8):(1'h0)] wire30;
  wire signed [(5'h10):(1'h0)] wire29;
  wire signed [(4'he):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire4;
  reg signed [(4'hf):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg60 = (1'h0);
  reg [(5'h15):(1'h0)] reg59 = (1'h0);
  reg [(5'h15):(1'h0)] reg58 = (1'h0);
  reg [(5'h14):(1'h0)] reg57 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg55 = (1'h0);
  reg [(5'h11):(1'h0)] reg54 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg53 = (1'h0);
  reg [(5'h14):(1'h0)] reg52 = (1'h0);
  reg [(4'hc):(1'h0)] reg51 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg50 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg49 = (1'h0);
  reg [(4'he):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg40 = (1'h0);
  reg [(4'hf):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg38 = (1'h0);
  reg [(4'h8):(1'h0)] reg37 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg36 = (1'h0);
  reg [(5'h11):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg33 = (1'h0);
  reg [(4'he):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg27 = (1'h0);
  reg [(2'h3):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg25 = (1'h0);
  reg [(2'h2):(1'h0)] reg24 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg22 = (1'h0);
  reg [(5'h12):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg19 = (1'h0);
  reg [(5'h15):(1'h0)] reg18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg [(5'h11):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg10 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg9 = (1'h0);
  reg [(4'hc):(1'h0)] reg8 = (1'h0);
  reg [(4'h9):(1'h0)] reg7 = (1'h0);
  assign y = {wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire31,
                 wire30,
                 wire29,
                 wire6,
                 wire5,
                 wire4,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = wire2[(2'h3):(1'h1)];
  assign wire5 = (wire2[(3'h5):(2'h3)] ?
                     {$signed(wire2[(2'h3):(1'h0)])} : wire4[(1'h1):(1'h0)]);
  assign wire6 = ({$unsigned($unsigned((wire4 <= wire0))),
                         (((~wire1) + $unsigned(wire5)) ?
                             (wire1 >>> wire0) : ($unsigned(wire5) > $unsigned((8'ha9))))} ?
                     (($signed({wire2, wire3}) & wire0) ?
                         (+(wire0 ?
                             (wire3 ? wire2 : wire3) : {(8'h9f),
                                 wire1})) : $signed($signed($unsigned(wire4)))) : (((wire2[(3'h5):(1'h1)] ?
                         $signed(wire1) : {wire2,
                             wire3}) * $unsigned(((8'haf) || wire0))) >>> wire1));
  always
    @(posedge clk) begin
      if (wire0)
        begin
          if (($unsigned(wire0) & (8'hbb)))
            begin
              reg7 <= $unsigned(wire6);
              reg8 <= $signed({wire1});
            end
          else
            begin
              reg7 <= ({(wire1[(3'h7):(3'h5)] ?
                          ((wire1 << (8'hb8)) ?
                              {wire6} : reg8) : ((-wire5) >= (wire1 > wire3)))} ?
                  (7'h40) : {(~|$unsigned(reg7[(3'h6):(1'h1)])),
                      (~&$signed(reg8[(4'hb):(3'h4)]))});
              reg8 <= (&(&(-((wire5 ? wire2 : reg8) && (wire3 ^ wire1)))));
              reg9 <= $signed(wire1[(1'h0):(1'h0)]);
              reg10 <= (8'h9c);
            end
          reg11 <= $unsigned(wire4);
        end
      else
        begin
          reg7 <= $unsigned($signed((+(8'h9e))));
        end
      if ($signed(wire4))
        begin
          if (wire1[(3'h6):(2'h3)])
            begin
              reg12 <= {($signed({(wire3 + wire3),
                      (+reg10)}) && (|$signed(wire5[(3'h5):(3'h5)])))};
              reg13 <= (((($signed(wire4) ?
                      $unsigned((7'h41)) : (wire2 >>> reg12)) ?
                  $signed(wire4[(1'h1):(1'h1)]) : $unsigned(reg8)) || reg7[(3'h4):(3'h4)]) >= (~reg12[(1'h0):(1'h0)]));
              reg14 <= (8'h9f);
            end
          else
            begin
              reg12 <= reg8[(4'ha):(2'h2)];
              reg13 <= $signed($unsigned(($signed($signed(wire6)) << (!wire2))));
              reg14 <= wire6[(4'h8):(1'h0)];
              reg15 <= ($signed({wire0[(2'h2):(2'h2)]}) ?
                  $unsigned((^$unsigned((+wire4)))) : reg12[(2'h2):(1'h1)]);
              reg16 <= wire5[(3'h4):(2'h3)];
            end
          reg17 <= wire4[(2'h2):(2'h2)];
          if ({({$unsigned(reg14)} ?
                  $signed(reg16[(2'h3):(2'h3)]) : {{$signed(reg8)}})})
            begin
              reg18 <= wire2[(3'h6):(2'h3)];
              reg19 <= (^~{{((wire1 ^~ (8'ha7)) <= (reg16 > reg15))}});
              reg20 <= $unsigned((8'ha7));
              reg21 <= ((wire6 ?
                      $unsigned(({wire1, reg8} ?
                          $signed((8'hae)) : $signed(reg10))) : reg15[(2'h2):(2'h2)]) ?
                  reg13[(4'hb):(3'h5)] : ({$signed({reg15})} * (~|({reg7,
                      (8'hae)} || wire6[(4'h9):(2'h3)]))));
              reg22 <= $unsigned($signed($unsigned(($unsigned(wire5) ?
                  $signed(wire1) : $signed(reg9)))));
            end
          else
            begin
              reg18 <= reg22[(4'hc):(3'h6)];
              reg19 <= (&((wire2[(3'h7):(3'h6)] == ((wire2 ?
                  wire5 : wire2) <<< (wire2 ? reg16 : reg7))) == (reg17 ?
                  $unsigned(reg7[(2'h2):(1'h0)]) : wire2[(3'h5):(2'h3)])));
              reg20 <= reg15[(1'h0):(1'h0)];
              reg21 <= (({(reg16 >> {reg14})} ?
                  $signed(reg22[(2'h3):(2'h2)]) : $signed((((8'hab) >= reg9) ?
                      $signed(reg7) : (~^wire3)))) >= $unsigned(wire4));
            end
          reg23 <= $unsigned({wire4});
        end
      else
        begin
          reg12 <= reg7[(4'h9):(3'h7)];
          reg13 <= wire0[(1'h1):(1'h1)];
          if (reg10[(5'h12):(1'h0)])
            begin
              reg14 <= (wire2[(3'h4):(2'h3)] == reg13[(4'hf):(4'hd)]);
              reg15 <= $signed(reg23[(2'h2):(2'h2)]);
              reg16 <= reg20;
              reg17 <= reg14;
            end
          else
            begin
              reg14 <= (-reg9);
            end
          reg18 <= (&reg8[(3'h6):(3'h4)]);
          reg19 <= reg15[(1'h0):(1'h0)];
        end
      reg24 <= reg20;
      if ((~&(~^wire0[(2'h2):(1'h0)])))
        begin
          if (($unsigned((reg13 | (8'ha9))) ? reg14 : reg14[(4'hf):(3'h4)]))
            begin
              reg25 <= (^(wire6[(4'h9):(3'h6)] ?
                  wire0 : {reg22[(4'hb):(4'hb)]}));
            end
          else
            begin
              reg25 <= reg10;
              reg26 <= ($signed(reg7) != $signed($unsigned(reg24[(2'h2):(2'h2)])));
              reg27 <= ($signed(($signed((reg17 - reg11)) >> $unsigned($unsigned(reg22)))) <= (reg9[(2'h2):(1'h1)] ?
                  ((reg11[(1'h0):(1'h0)] ?
                      $signed(reg22) : $unsigned(wire3)) < ((reg14 ^ reg17) ?
                      ((8'hb3) ? reg21 : reg17) : reg15)) : (|wire5)));
            end
          reg28 <= $signed(reg17[(4'h8):(1'h1)]);
        end
      else
        begin
          reg25 <= (reg28[(1'h0):(1'h0)] > {($unsigned(wire3[(5'h14):(3'h6)]) <= wire4),
              reg22[(2'h2):(1'h1)]});
          reg26 <= (~^{((^~{(8'hbf), wire0}) | (^~reg27[(3'h5):(1'h0)])),
              (wire4 << (^~wire4[(2'h2):(1'h0)]))});
        end
    end
  assign wire29 = $unsigned((&reg17));
  assign wire30 = {wire4, reg21[(3'h4):(1'h1)]};
  assign wire31 = $unsigned(wire5[(3'h4):(2'h2)]);
  always
    @(posedge clk) begin
      if (reg28[(1'h1):(1'h0)])
        begin
          reg32 <= ({reg7, (~^reg8)} ~^ (!reg19));
        end
      else
        begin
          reg32 <= {(reg19[(2'h3):(2'h3)] | reg14[(2'h2):(1'h1)]),
              $signed(reg19[(1'h0):(1'h0)])};
          reg33 <= reg18[(4'he):(4'hc)];
          if (reg33[(3'h7):(2'h3)])
            begin
              reg34 <= $unsigned(($signed((8'hbf)) ?
                  ($unsigned(reg13) ?
                      $signed($unsigned(reg24)) : $unsigned((reg7 ?
                          wire29 : wire30))) : $signed((~^reg13))));
            end
          else
            begin
              reg34 <= (^~((((+reg23) >>> (!reg9)) ?
                  $unsigned((reg33 ?
                      reg15 : wire1)) : (&(~reg33))) > (~$unsigned(reg19[(3'h4):(1'h1)]))));
              reg35 <= wire0[(1'h1):(1'h1)];
              reg36 <= (reg20 ?
                  reg7 : (~^(&(wire3 ? $signed(wire30) : (-reg25)))));
              reg37 <= (reg17 && (((reg22[(5'h14):(4'hc)] ^~ reg16[(4'h8):(4'h8)]) != reg24[(1'h1):(1'h1)]) ?
                  (reg19[(3'h5):(1'h0)] ^~ $unsigned(((8'ha2) ?
                      (8'hbb) : reg7))) : reg18[(4'h8):(2'h2)]));
              reg38 <= $signed((~&$signed(((reg26 ? reg26 : reg16) ?
                  reg34 : reg16))));
            end
          if (reg20[(1'h1):(1'h1)])
            begin
              reg39 <= (8'haa);
              reg40 <= {$unsigned(wire29[(3'h5):(1'h1)])};
            end
          else
            begin
              reg39 <= (~&wire2);
            end
        end
      reg41 <= ($signed(($unsigned((~^(8'h9c))) & ($unsigned(wire3) ?
              (-wire31) : reg7[(3'h5):(1'h0)]))) ?
          $signed(reg7[(2'h2):(1'h0)]) : ((~reg14[(4'h8):(3'h4)]) <<< $unsigned($unsigned((reg10 ?
              reg7 : reg28)))));
      reg42 <= (~((reg18 ?
          $signed((~&wire2)) : ((-wire0) ?
              reg41[(4'ha):(4'ha)] : (reg20 - (8'ha8)))) >> $signed(($unsigned(reg32) ?
          reg35 : reg35))));
    end
  assign wire43 = reg38;
  assign wire44 = (((wire2[(4'h8):(2'h2)] ^ ((^reg20) ?
                          (reg17 == reg35) : $signed((8'ha6)))) ?
                      ($unsigned((~reg19)) ?
                          ((~&(8'haa)) ?
                              $unsigned(reg17) : reg19[(2'h3):(2'h3)]) : (~|$unsigned(wire30))) : (8'haa)) >= (&($signed(reg16[(5'h10):(3'h6)]) ?
                      ((reg10 ?
                          (8'hb0) : reg14) <<< $unsigned(reg27)) : {(reg15 > wire0)})));
  assign wire45 = $unsigned((^~(reg40 ~^ ({(7'h40)} ?
                      reg13 : (reg17 ? reg34 : reg23)))));
  assign wire46 = reg7;
  assign wire47 = $unsigned((8'ha1));
  assign wire48 = wire44;
  always
    @(posedge clk) begin
      reg49 <= $unsigned({{(wire30 ? {reg14} : (-wire46))}});
      reg50 <= (~(!((wire44[(2'h2):(2'h2)] > reg18[(4'h9):(2'h2)]) ?
          (reg19 <= $unsigned((8'hab))) : wire45)));
      if (($signed((+{reg16[(4'h8):(2'h2)]})) * (reg23[(3'h4):(1'h1)] <<< reg38[(5'h11):(4'hd)])))
        begin
          if (wire6)
            begin
              reg51 <= (~|reg36[(1'h1):(1'h0)]);
            end
          else
            begin
              reg51 <= (&((((reg51 ? reg19 : reg42) ?
                  (wire46 & reg34) : (wire1 >= reg51)) || (!(reg28 ?
                  reg50 : reg11))) <= wire44[(3'h5):(1'h0)]));
              reg52 <= $signed(($signed(((wire44 ? reg18 : reg51) ?
                      ((8'h9d) ? reg38 : wire6) : (reg16 ~^ reg9))) ?
                  (&reg39) : {(!$unsigned(reg12))}));
              reg53 <= (reg37 ?
                  $unsigned({($signed(reg33) == reg33[(1'h1):(1'h1)]),
                      (reg8 ?
                          $signed(wire47) : (wire3 ?
                              wire1 : wire47))}) : reg34[(3'h5):(1'h1)]);
            end
          reg54 <= ($signed($signed(wire46[(1'h0):(1'h0)])) | (($signed((^reg49)) ?
                  (^(wire1 ? reg10 : (8'hac))) : (^$signed(reg21))) ?
              ((8'had) ?
                  (!(|(8'haf))) : $unsigned((reg17 ?
                      (8'hac) : reg24))) : $unsigned(reg34[(2'h2):(1'h0)])));
        end
      else
        begin
          reg51 <= $unsigned((8'h9e));
          if ($unsigned($unsigned(reg28[(2'h2):(2'h2)])))
            begin
              reg52 <= reg32;
              reg53 <= (reg37 ?
                  ($unsigned(((reg22 <<< reg21) < reg22)) != $signed(reg17)) : reg21);
              reg54 <= $signed(($unsigned(((+reg54) | $signed(wire1))) ^ (|$unsigned(wire29[(4'h9):(4'h8)]))));
            end
          else
            begin
              reg52 <= (+(^reg7));
              reg53 <= {$unsigned((&(reg8[(4'h9):(3'h7)] <= {(8'h9e), wire2}))),
                  (!(-(8'hbe)))};
              reg54 <= (|{$signed(((wire0 ? reg52 : reg38) ?
                      (wire31 && (8'ha4)) : (~wire6))),
                  reg21});
              reg55 <= ((8'hbe) ?
                  $unsigned($signed($unsigned(wire31))) : (reg35 ?
                      (reg14 < reg16[(5'h11):(4'h9)]) : reg14));
              reg56 <= (^~(+((~^$unsigned(reg17)) || (~&reg42[(3'h5):(3'h5)]))));
            end
        end
      if ($unsigned(reg56[(3'h6):(2'h2)]))
        begin
          reg57 <= {reg36, (8'ha3)};
          reg58 <= $signed((8'hbb));
          reg59 <= (reg8 | wire2[(3'h7):(3'h7)]);
          reg60 <= (^wire6[(4'hd):(4'hc)]);
          reg61 <= ($signed($signed((((7'h40) ? (8'ha3) : reg7) || {(7'h40),
                  wire30}))) ?
              $unsigned($signed((reg27 ?
                  wire48[(3'h5):(1'h1)] : {reg49,
                      reg8}))) : wire5[(3'h4):(2'h2)]);
        end
      else
        begin
          reg57 <= $signed(($signed((reg34[(4'hd):(4'hd)] ?
              {wire1} : (reg51 ? (8'hbe) : reg10))) != $unsigned((((8'haa) ?
                  wire1 : wire30) ?
              {reg53} : (~reg26)))));
        end
    end
endmodule
