model energi optim ldpc decod circuit time violat franc leduc primeau frank kschischang warren gross abstract paper propos quasi synchron design approach signal process circuit time violat permit hardwar compens mechan error correct perform low densiti pariti check ldpc code ensembl evalu densiti evolut account time fault method accur model fault high level abstract present quasi synchron ldpc decod circuit design base offset min sum algorithm provid reduct energi consumpt energi delay product achiev perform occupi area convent synchron circuit introduct time requir signal propag cmos circuit vari depend factor variat physic limit delay depend initi final charg state circuit variat difficulti imposs control fabric process oper condit circuit process technolog approach atom scale magnitud variat increas reduc suppli voltag save energi increas variat variat propag delay sourc energi ineffici synchron circuit design approach propos tackl better worst case btwc leduc primeau gross depart electr comput engin mcgill univers montreal canada mail primeau kschischang depart electr comput engin univers toronto toronto canada mail frank preliminari version work present ieee icc confer voltag scale vos circuit effici improv allow time violat occur includ mechan compens recov fault method consist introduc special latch detect time violat restart circuit violat detect latenc increas time violat occur approach suitabl toler small fault rate applic circuit easili restart specul microprocessor case signal process circuit interest averag qualiti output creat possibl deal time violat semin contribut area algorithm nois toler ant approach allow time violat occur main process block separ reliabl process block reduc precis bound error main block provid algorithm perform guarante downsid ant approach reli assumpt time violat will occur bit case precis circuit degrad precis auxiliari block limit circuit includ adder circuit assumpt hold addit reduc precis block comparison circuit increas area requir propos general design methodolog digit circuit relax synchron requir reli hardwar compens mechan provid perform guarante analyz algorithm account time violat call circuit quasi synchron circuit quasi synchron approach design energi optim low densiti pariti check ldpc decod circuit base state art soft input algorithm architectur ldpc decod algorithm good candid quasi synchron implement throughput energi consumpt limit factor applic signal process algorithm perform determin averag qualiti output iter natur decod algorithm allow addit energi save topic unreli ldpc decod discuss number contribut varshney studi gallag sum product decod algorithm compu tation messag exchang noisi densiti evolut analysi april draft appli gallag algorithm analyz scenario model unreli quantiz min sum decod propos provid numer evalu densiti evolut equat well simul finit length decod faulti finit alphabet decod studi propos model decod messag condit distribut depend ideal messag quantiz min sum decod analyz case fault result store decod messag unreli memori specif case fault caus delay variat synchron circuit consid deviat model propos binari output circuit deviat occur probabilist output circuit chang clock cycl occur output chang contribut explicit consid relationship reliabl implement energi consum develop analysi energi consumpt reliabl decod lower bound scale energi consumpt error correct decod term code length deriv tighter lower bound appli ldpc decod deriv power requir regular ldpc decod examin studi total power requir transmit decod codeword paper circuit design framework captur time viola tion caus reduc suppli voltag increas clock frequenc simultan measur energi consumpt provid framework densiti evolut analysi evalu channel threshold iter perform decod time fault perform densiti evolut propos accur high level model time fault final mild assumpt problem minim energi consumpt quasi synchron decod simplifi energi minim small test circuit approxim optim method gear shift decod find sequenc quasi synchron decod minim decod energi remaind paper organ review ldpc code describ circuit architectur decod measur time fault tion iii present deviat model repres time fault algorithm discuss densiti evolut deviat model predict april draft perform decod time fault final present energi optim strategi conclud paper addit detail cad framework circuit measur appendix appendix detail concern simul test circuit ldpc decod algorithm architectur code channel consid communic scenario sequenc bit encod binari ldpc code length ldpc code describ binari pariti check matrix equival factor graph compos variabl node index check node index matrix graph repres code graph edg variabl node check node element row column assum ldpc code regular denot degre variabl node degre check node assum transmiss take place addit white gaussian nois awgn channel codeword transmit channel output receiv vector vector independ ident distribut normal random variabl varianc awgn channel properti output symmetr mean belief output channel note log likelihood ratio format assum transmit normal distribut varianc fix distribut describ singl paramet yield call distribut dimension normal distribut distribut equival paramet probabl error erfc erfc erfc complementari error function april draft decod algorithm well offset min sum algorithm simplifi version sum product algorithm achiev error correct perform implement ldpc decod decod implement realist flexibl design framework algorithm architectur support row layer messag pass schedul architectur optim schedul proven effect achiev effici implement ldpc decod row layer schedul allow pipelin decod increas util row layer ldpc decod row pariti check matrix partit set call layer assum column layer element enabl architectur simplif note result equival graph represent code layer defin set check node iter variabl node receiv messag layer input share variabl layer messag neighbor check node layer iter belief messag receiv evalu layer iter note messag variabl node uniqu identifi iter check node receiv messag lead notat second notat avoid type messag pass schedul final denot channel correspond codeword bit correspond messag variabl node neighbor check node offset min sum algorithm row layer messag pass schedul describ algorithm algorithm repres denot set vns neighbor check node repres current sum incom messag time check node function chk defin defin set april draft row layer schedul input output initi decod messag messag chk updat decis equal probabl messag µdc chk max min sign offset paramet sign april draft architectur factor graph code repres comput perform decod decod iter messag variabl check node edg graph check variabl node call variabl node processor vnp circuit block respons generat messag variabl node check node processor cnp circuit block generat messag check node row layer architectur column weight layer subset messag receiv variabl node layer vnps respons send receiv messag clock cycl cnps hand receiv send messag clock cycl time vnp cnp map factor graph rout messag vnps cnps pose equival problem map vns vnps cns cnps find permut messag sequenc match vnp output cnp input permut match cnp output vnp input altern vnps process messag time connect vnps cnps choos assign vnps achiev correct messag rout choos approach allow studi comput circuit concern rout messag number cnps instanti decod adjust base throughput requir ment number row layer number cnps vari number vnps will vari architectur diagram show vnp cnp fig realiti cnp connect addit vnps memori store belief total intrins belief vnp respons send messag cnp call vnp front respons process messag receiv cnp call vnp vnp front simultan map allow easili vari number pipelin stage vnps cnps fig circuit pipelin stage messag exchang decod fix point number posit binari point april draft xor fro sig cnp sign offset offset sig fig block diagram layer offset min sum decod architectur impact algorithm messag vns iter defin round result nearest integ choos suitabl number bit quantiz scale factor offset paramet chosen base densiti evolut analysi reliabl algorithm describ quantiz decod messag bit allow reliabl decod channel threshold float point decod order analyz circuit repres state art architectur optim architectur find minima cnp architectur inspir tree structur approach present requir fewer compar pair cnp input sort sort block fig sort pair merg recurs tree merg block fig number cnp input odd input pair fed direct special merg block input input merg block remov input bottom multiplex note chang architectur increas decreas robust decod scope paper april draft sort block merg block fig logic block unit iii deviat model quasi synchron circuit design consid synchron circuit permit time violat hardwar compensa tion call quasi synchron circuit optim energi consumpt circuit requir accur model impact time violat energi consumpt propos achiev character test circuit subset complet circuit implement term deviat refer circuit fault result comput deviat model bridg circuit character analysi algorithm reserv term error describ algorithm case refer incorrect detect transmit symbol interest model deviat occur synchron circuit comput repres discret time system deviat free context circuit accept input time output result note circuit requir clock cycl generat irrelev character comput oper quasi synchron manner circuit output corrupt version note distinguish sequenc input process circuit sequenc comput perform exampl ldpc decod iter requir evalu output check node number process circuit task order preserv distinct algorithm circuit abstract level conveni assum sequenc algorithm level input independ ident distribut process april draft deviat channel vni ideal comput fig comput tree ldpc decod combin deviat model regular ldpc code process distribut number process circuit allevi restrict impos assumpt character circuit distribut simplifi analysi algorithm preserv algorithm level abstract conveni model deviat transmiss memoryless communica tion channel deviat correspond addit nois challeng generat simpl accur descript deviat main difficulti propag delay circuit depend intern charg state previous input iii memoryless deviat model accur predict behavior decod case interest test circuit character deviat energi consumpt deviat energi depend choic design paramet space design paramet consid probabl distribut parametr system paramet defin function parametr distribut function averag energi consum circuit produc output deviat model ldpc decod smallest unit comput consist evalu iter comput tree dash box fig sens state decod remain unchang comput requir updat comput tree perform comput perform ldpc decod april draft repres term comput tree comput tree constitut good basi test circuit deviat will measur check node tree check node receiv messag neighbor variabl node generat messag messag exclud comput generat ideal extrins messag base messag receiv neighbor check node channel prior messag variabl node check node iter deviat occur iter discuss iii propos model deviat occur comput consid ideal output comput transmit addit nois communic channel fig deviat output iter messag decod deviat occur simpli note propos model independ defin statist properti deviat channel repres behavior circuit accur retain memoryless channel deviat caus time violat depend current input combin circuit step simplifi model assum deviat depend current output circuit algorithm level map circuit comput difficult previous output circuit current ideal output construct deviat model depend deviat model condit probabl distribut model allow captur depend deviat previous state circuit improv memoryless approxim propos depend quantiti algorithm level provid statist state transit circuit transmit bit messag error probabl iter defin april draft deviat model describ famili condit distribut index note messag error probabl paramet describ input distri bution iter omit paramet fix simplifi notat perform analysi standard analysi method ldpc decod densiti evolut common tool predict error correct perform ldpc decod analysi reli assumpt messag pass factor graph mutual independ hold code length infin channel output probabl distribut probabl distribut variabl node check node messag start iter comput updat distribut variabl node check node messag decod iter comput perform iter determin messag distribut number decod iter valid analysi rest properti ldpc decod properti condit independ error state error correct perform decod independ codeword transmit second properti state error correct perform ldpc code concentr perform measur cycl free graph code length infin properti hold context reliabl implement condit independ error hold channel output symmetr decod symmetri properti defin suffici symmetri properti decod term messag updat function repres complet iter ideal decod algorithm vector messag variabl node check node start iter channel associ variabl node return ideal messag variabl node check node april draft definit messag updat function symmetr respect code xifi codeword messag updat function symmetr multipli belief messag decod valid codeword sign messag addit sign messag flip note symmetri condit definit impli check node variabl node symmetri condit def experi codeword independ discuss earlier behavior quasi synchron circuit depend sequenc input process clock cycl perform quasi synchron decod independ transmit codeword perform reliabl decod independ transmit codeword transmit codeword perform neglig practic amount deviat moder evalu transmit codeword perform perform experi test circuit mont carlo simul iter start messag distribut previous iter determin messag distribut simul evalu depend deviat model benchmark evalu impact transmit codeword perform faulti decod perform three experi codeword transmit bit altern random codeword cad workflow perform measur describ appendix addit detail simul setup provid appendix consid case larg averag deviat rate reach low error probabl iter base simul decod iter trial test case fig consid decod oper vdd tclk despit averag april draft iter reliabl random cws altern deviat model fig perform evalu decod oper predict base deviat model deviat rate depend messag distribut decod perform three experi second test case fig consid decod channel error probabl oper vdd tclk averag deviat rate observ case perform altern codeword random codeword perform codeword decod codeword requir addit iter reach error rate reduc amount deviat chang oper condit vdd tclk bring maximum averag deviat rate three fig experi provid justif model decod perform codeword independ model deviat rate larg fortun will present turn oper decod larg deviat rate help optim energi consumpt quasi synchron decod oper condit appear energi minim solut present decod cours experi guarante codeword simul decod perform differ futur work april draft iter reliabl random cws altern deviat model fig perform evalu decod oper predict base deviat model iter reliabl random cws altern deviat model fig perform evalu decod oper predict base deviat model interest determin concentr establish perform quasi synchron decod applic densiti evolut order densiti evolut predict perform long finit length code decod satisfi properti state condit indepen april draft denc error converg cycl free case properti decod algorithm deviat model suffici ensur condit independ error transmit codeword denot channel output awgn channel model multipl xkzk sequenc random variabl repres channel nois reliabl decod messag complet determin receiv vector faulti decod addit random deviat repres messag term condit probabl distribut concern fix point circuit implement decod assum messag integ set largest messag magnitud repres definit messag distribut symmetr xiµ maintain symmetri defin probabl messag error xiµ note comparison perform decod algorithm messag symmetr distribut error probabl receiv impli present symmetri messag distri bution preserv messag updat function symmetr lemma symmetr messag updat function symmetr distribut ideal messag symmetr distribut proof express distribut ideal messag graph cycl free symmetr distribut xkµk april draft channel output symmetr distribut xiµ rewrit xiµ final let xiµ symmetr express indic ideal messag symmetr distribut establish condit independ error propos deviat model defin properti deviat definit deviat model symmetr definit deviat model weak symmetr xiµ note model satisfi symmetri condit satisfi weak symmetri condit lemma lemma decod symmetr messag updat function input output symmetr communic channel weak symmetr deviat messag error probabl iter independ transmit codeword april draft proof approach lemma probabl messag error receiv case faulti messag symmetr distribut communic channel output symmetr deviat occur iter messag symmetr distribut proceed induct establish symmetri messag start assum hold definit write faulti messag distribut xiµ xiq xiq xiµ xiµ xiµ third equal substitut conclud faulti messag symmetr distribut final messag updat function symmetr lemma confirm induct hypothesi remain step establish densiti evolut decod deviat determin error correct perform code concentr cycl free case properti hold theorem ldpc decod wire nois comput nois wire nois model deviat model sens messag pass addit nois channel nois appli messag independ nois appli messag proof present reli fact wire nois appli messag affect messag includ direct april draft neighborhood edg appli graph direct refer direct messag propag clear hold case deviat model proof messag error probabl independ transmit codeword concentr cycl free case densiti evolut determin error correct perform decod perturb deviat model long deviat weak symmetr generat deviat model establish reason model perform quasi synchron decod independ transmit codeword deviat probabl larg identifi properti deviat model ensur codeword independ fast method generat deviat model model accur predict behavior faulti circuit possibl measur condit deviat distribut simpli perform experi observ deviat exper iment perform circuit model comput intens analyz reliabl decod common simplifi track dimension charac teriz messag distribut exact distribut approach call extrins transfer exit chart exit function function messag distribut paramet decod iter messag distribut paramet iter advantag exit chart progress decod decod iter determin evalu previous decod iter measur point exit function interpol point determin progress decod iter mention belief output awgn channel character exact normal distribut reliabl decod normal distribut remain accur approxim messag distribut decod varianc ratio messag remain constant case faulti decod propos messag distribut purpos april draft generat deviat model evalu progress exact method parametr messag distribut error probabl paramet yield deviat model take form condit distribut introduc collect deviat measur test circuit input test vector repres random codeword distribut valu generat estim condit distribut interest visual distribut aggreg measur probabl observ deviat pnz condit probabl circuit fig posit belief valu indic correct decis negat belief valu indic correct decis exampl deviat belief incorrect correct symmetr deviat model consist measur hand sign symmetri correct curv incorrect part pnz pnz reason weak symmetr model consist measur note slight jagged observ incorrect belief valu larg magnitud curv fact valu occur rare largest incorrect valu deviat event observ point despit larg number trial figur plot circuit case condit deviat probabl symmetr symmetr deviat model appropri cours general model appropri assumpt deviat weak symmetr combin data improv accuraci estim distribut valid accuraci deviat model compar perform predict base model simul perform circuit exampl april draft fig deviat probabl valu measur circuit oper vdd tclk decod iter trial perform total number deviat event observ fig deviat probabl valu measur circuit oper vdd tclk decod iter trial perform total number deviat event observ figur despit memoryless model despit approxim measur deviat perform predict deviat model accur track random codeword perform measur smallest largest valu deviat april draft character generat condit distribut interpol nearest distribut measur choos sure deviat character rang messag decod satur reach largest magnitud repres switch activ decreas messag error probabl small time fault occur circuit switch expect deviat equal valu defin deviat model pessimist assumpt deviat distribut remain energi curv evalu progress decod time violat quantiz densiti evolut offset min sum algorithm iter split step evalu distribut minimum evalu distribut output subtract offset evalu distribut ideal messag evalu distribut faulti messag step straightforward context write messag distribut channel output distribut write iter energi consumpt measur test circuit input messag distribut best describ term messag error probabl write energi function deviat model interpol defin assum display plot project messag error probabl space regular code ensembl evalu rate fig exampl project curv energi curv rate code ensembl oper condit energi measur describ appendix correspond complet decod iter perform test circuit requir test circuit nomin oper condit vdd tclk curv correspond reliabl implement reliabl implement ensembl channel threshold ensembl april draft vdd tclk vdd tclk vdd tclk vdd tclk vdd tclk vdd tclk ident ite fig exampl project energi curv rate ensembl energi curv dash curv vdd tclk vdd tclk vdd tclk vdd tclk ident ite fig exampl project energi curv ensembl rate energi curv dash curv curv fig allow compar ensembl expect larger variabl node degre faster converg error rate natur properti provid greater fault toler ultim better energi effici energi iter increas rapid increas energi optim minim energi april draft edp best choos ensembl smallest variabl node degre fig plot ensembl channel threshold ensembl curv nomin oper condit vdd tclk energi consumpt iter decod rough doubl decod note case ensembl reliabl decod stop make progress error probabl floor result messag satur limit chosen circuit energi optim design paramet standard ldpc code decod design paramet optim choic code ensembl paper restrict discuss regular code choos degre pair design rate code fix observ energi consumpt circuit area decod circuit grow rapid consid lowest valu choic ensembl interest find optim choic oper paramet quasi synchron circuit consid suppli voltag vdd clock period tclk general speak suppli voltag energi consumpt clock period decod time latenc energi latenc choic code ensembl number oper perform depend node degre oper paramet decod denot vector vdd tclk decod ldpc code proceed iter fashion adjust oper paramet iter iter basi practic implement way exampl pipelin sequenc decod circuit decod respons portion decod iter rapid vari clock frequenc circuit digit clock divid circuit denot sequenc paramet iter decod denot specif sequenc paramet vector iter iter april draft object perform ldpc code decod describ vector pres tdec output error rate communic channel pres residu error rate messag decod termin tdec expect decod latenc perform energi consumpt control energi minim problem state perform constraint find minim subject pres tdec standard method propos comput tree proxi entir decod energi consumpt test circuit describ appendix optim object replac energi minim complet decod energi minim test circuit assumpt order energi consumpt test circuit complet decod etest etest impli edec edec etest edec energi consumpt test circuit complet decod paramet averag messag error rate test circuit complet decod decod iter latenc complet decod proport latenc test circuit tdec latenc measur test circuit paramet latenc complet decod depend assumpt reason test circuit comput unit complet decod differ test circuit instanti full vnp remain vnps reduc front fig complet decod full vnps cnp assumpt standard assumpt reason long code final clock period slower complet decod increas area result longer interconnect circuit block case interconnect length depend area complet decod paramet april draft optim depend clear assumpt hold perform test circuit perform complet decod solut energi minim perform compos three compon pres tdec channel error rate depend decod clear case assumpt complet decod achiev residu error rate test circuit latenc measur test circuit complet decod assumpt hold assum constant find solut energi minim complet decod subject constraint pres tdec minim energi test circuit constraint pres tdec consid interest optim problem well fix degre parallel process speed repres tdec energi consumpt proport relationship observ physic energi limit stem uncertainti principl well practic cmos circuit situat throughput normal area low energi consumpt desir optim product energi latenc energi delay product edp fix circuit area better object case perform constraint state term pres optim problem perform constraint minim tdec subject pres fix circuit area dynam program solv iter iter energi edp minim problem state adapt gear shift dynam program approach propos origin method reli fact messag distribut character chosen error probabl quantiz error probabl space trelli graph construct node associ pair quantiz quantiti mark tild choic correspond path graph optim transform find expens path start initi state reach state pres latenc constraint satisfi note ensur solut remain achiev origin continu space april draft tabl energi edp optim standard quasi synchron code nom norm pres latenc energi edp best energi best edp famili tclk area cell area divid minim area smallest decod code rate approx threshold messag error rate quantiz round maintain good resolut low error rate logarithm quantiz point decad case faulti decod evalu progress track complet messag distribut simpli track messag error proba biliti case gear shift method approxim solver project messag distribut error probabl space refer method gear shift path graph evalu perform entir path exact distribut path compar project space result solut guarante optim guarante accur repres progress decod gear shift method path sequenc state origin gear shift method sequenc decod paramet correspond path denot project state error probabl space path associ energi cost latenc cost path state extend addit decod iter paramet evalu iter perform addit iter add energi cost latenc cost cost optim edp defin cost path april draft optim energi latenc constraint defin path cost dimension vector rule discard path suboptim error probabl space rule path messag error rate monoton decreas discard rule path cost domin path cost condit hold order exist pip pip pip denot state reach path search expens path perform breadth travers graph path domin discard path cost dimension optim requir evalu iter number oper point consid number quantiz level fact cost rule impli path reach state iter requir decod iter addit upper bound deriv number decod iter span trelli graph term smallest latenc energi cost paramet constant depend hand cost dimension number iter grow exponenti term number decod iter case cost order exist cost path case rule appli practic case present paper discard rule allow number path manag level cost note altern cost defin cost perform binari search yield optim solut desir latenc algorithm modifi search paramet sequenc desir properti minim energi edp exampl decod implement pipelin sequenc decod desir favor solut requir decod switch paramet find good approxim solut penalti algorithm current step april draft gear shift find good paramet sequenc regular ensembl rate paramet space consist vdd tclk point vdd step tclk valu depend vdd step standard quasi synchron decod circuit paramet set decod decod paramet set decod decod best effort design good standard circuit case decod circuit synthes nomin tclk valu standard circuit lower energi consumpt circuit lower edp second circuit gear shift solver path penalti best paramet sequenc energi edp object notic case small algorithm chang penalti allow discov better sequenc note object edp constraint latenc summar tabl gain achiev channel nois latenc residu error requir confirm regular ensembl increas increas decod energi standard decod quasi synchron decod addit increas circuit area energi requir oper decod close channel threshold energi edp gain close threshold gain increas better channel appli cost penalti paramet switch find paramet sequenc switch larg increas cost exampl decod start vdd tclk pair suffici provid edp improv averag deviat probabl schedul rang case decod sequenc edp improv averag deviat probabl decod singl paramet sequenc edp improv averag deviat probabl april draft conclus present method design synchron circuit implement signal process algorithm permit time violat hardwar compens method small test circuit accur deviat statist energi estim introduc model deviat occur ldpc decod circuit time fault general accur repres circuit behavior memoryless addit order densiti evolut predict perform faulti decod suffici deviat model weak symmetri properti general propos suffici properti present approxim optim method call gear shift find sequenc circuit oper paramet minim energi energi delay product method propos gear shift method reli densiti evolut exit chart evalu averag iter progress decod best energi edp reduct achiev oper circuit larg number time violat averag deviat rate save achiev paramet switch compromis circuit area decod perform appendix cad workflow character accur measur deviat energi consumpt direct optim circuit model generat commerci synthesi tool cadenc encount process cell librari order provid fair assess improv provid quasi synchron circuit synthes benchmark circuit repres best effort optim metric interest exampl energi consumpt specif throughput constraint design synthes benchmark circuit standard suppli voltag librari vdd clock period chosen small caus degrad target metric second synthes nomin circuit will serv basi quasi synchron design work standard synthesi algorithm nomin circuit case report nomin april draft benchmark circuit standard synthesi method nomin circuit allow shelf tool ideal object standard synthesi algorithm path fast clock period differ object pursu time violat permit exampl power consumpt circuit reduc gate size optim take account frequenc clock constraint violat improv special synthesi algorithm circuit synthes perform static time analysi gate level model suppli voltag time analys includ nomin suppli perform time librari generat cadenc encount librari character tool time function simul gate level circuit observ dynam path delay variat measur deviat statist sourc delay variat simul studi paper focus variat path activ variat delay caus propag time requir input transit note method propag delay method describ base analyt model addit speed character method allow consid process variat power estim perform collect switch activ data function simul power estim engin cadenc encount circuit oper quasi synchron manner clock period circuit nomin clock period case power estim generat synthesi tool direct switch activ record function simul scale correspond nomin clock period power estim report dynam power pdyn static power pstat dynam energi consum clock cycl depend clock period static energi total energi consum cycl quasi synchron circuit ecycl pdyntclk nom pstattclk tclk nom nomin clock period tclk actual clock period circuit april draft appendix test circuit mont carlo simul suitabl test circuit row layer decod architectur consist implement singl check node processor well logic variabl node processor block send messag cnp receiv messag cnp test circuit fig logic block complet decod ensur accuraci deviat energi measur minim design time clock cycl vnp front block map vnp front block take input previous belief total denot previous messag current layer denot previous belief total defin propos design framework requir input test circuit accur model process test circuit final system determin input realist model process respect clock cycl consid circuit instanti complet decod input vnp front determin associ well iter layer indic assum code graph cycl free messag vns iter layer vnp assign process sequenc distinct vns belong input repres process number cnps instanti decod cycl current input vnp belong make reason approxim perform mont carlo simul vnp front circuit block send messag random generat normal distribut error probabl deviat measur general discret distribut input control simplifi mont carlo simul disregard true distribut generat normal distribut introduc simplif assum messag receiv modifi total belief iter case april draft vnp front vnp front cnp vnp vnp vnp front fig block diagram test circuit flood schedul result messag ident distribut error rate paramet note simplif remov cost cumbersom mont carlo simul cycl free graph independ natur generat sum discard test circuit vnp top fig root comput tree complet iter measur achiev set extrins messag correspond direct total belief output time acknowledg author cmc microsystem provid access cadenc tool tsmc cmos technolog gill rust advic cadenc tool cell librari character april draft refer ghosh roy paramet variat toler error resili design paradigm nanoscal era proc ieee oct dreslinski wieckowski blaauw sylvest mudg threshold comput reclaim law energi effici integr circuit proc ieee feb austin bertacco blaauw mudg opportun challeng better worst case design proc asia south pacif design autom conf bowman tschanz kim lee wilkerson karnik energi effici metast immun resili circuit dynam variat toler ieee solid state circuit jan das tokunaga pant kalaiselvan lai bull blaauw razorii situ error detect correct pvt ser toler ieee solid state circuit jan hegd shanbhag energi effici signal process algorithm nois toler proc int symp low power electron design aug shim sridhara shanbhag reliabl low power digit signal process reduc precis redund ieee tran vlsi system liu zhang parhi comput error analysi digit signal process system oversc suppli voltag ieee tran vlsi system apr varshney perform ldpc code faulti iter decod ieee tran inf theori jul leduc primeau gross faulti gallag decod optim messag repetit proc allerton conf communic control comput oct tabatabaei yazdi cho dolecek gallag decod noisi hardwar ieee tran commun huang dolecek gallag ldpc decod transient perman error ieee tran commun jan ngassa savin declercq min sum base decod run noisi hardwar ieee global communic conf globecom dec dupraz declercq vasic savin analysi design finit alphabet iter decod robust faulti hardwar ieee tran communic aug balatsouka stim burg densiti evolut min sum decod ldpc code unreli messag storag ieee commun lett brkic rashe ivani vasic fault toler gallag decod data depend gate failur ieee commun lett aug blake kschischang energi consumpt vlsi decod ieee tran theori jun blake kschischang energi complex ldpc decod circuit corr onlin http ganesan grover rabaey goldsmith total power capac regular ldpc code iter messag pass decod ieee journal select area communic feb april draft ardakani kschischang gear shift decod ieee tran commun jul cushon leroux hemati mannor gross min sum iter decod base pulsewidth messag encod ieee tran circuit syst exp brief nov roth meinerzhagen studer burg bit iter quasi cyclic ldpc decod ieee cmos ieee asian solid state circuit conf nov sun wang cavallaro multi layer parallel decod algorithm vlsi architectur quasi cyclic ldpc code ieee int symp circuit system cevrero leblebici ienn burg ethernet ldpc decod chip cmos proc ieee asian solid state circuit conf nov wey shieh lin algorithm find minimum valu hardwar implement ieee tran circuit syst reg paper dec sedighi anthapadmanabhan suvakov time error ldpc decod comput oversc suppli voltag proc int symp low power electron design aug richardson urbank capac low densiti pariti check code messag pass decod ieee tran inf theori richardson urbank modern code theori cambridg univers press ardakani kschischang accur dimension analysi design irregular ldpc code ieee tran communic dec chung david forney richardson urbank design low densiti pariti check code shannon limit ieee commun lett feb fischer desai doyl naffzig patella variabl frequenc clock system power manag itanium architectur processor ieee solid state circuit jan lloyd ultim physic limit comput natur aug gonzalez horowitz energi dissip general purpos microprocessor ieee solid state circuit sep cadenc design system encount digit implement system onlin http product edi system tsmc core librari databook taiwan semiconductor manufactur compani kahng kang kumar sartori slack redistribut grace degrad voltag oversc proc asia south pacif design autom confer asp dac jan pirbadian khairi eltawil kurdahi state depend statist time model voltag scale circuit ieee intl symp circuit system isca jun april draft 