
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011e0 <.init>:
  4011e0:	stp	x29, x30, [sp, #-16]!
  4011e4:	mov	x29, sp
  4011e8:	bl	401540 <printf@plt+0x60>
  4011ec:	ldp	x29, x30, [sp], #16
  4011f0:	ret

Disassembly of section .plt:

0000000000401200 <_Znam@plt-0x20>:
  401200:	stp	x16, x30, [sp, #-16]!
  401204:	adrp	x16, 431000 <_ZdlPvm@@Base+0x1f9a8>
  401208:	ldr	x17, [x16, #4088]
  40120c:	add	x16, x16, #0xff8
  401210:	br	x17
  401214:	nop
  401218:	nop
  40121c:	nop

0000000000401220 <_Znam@plt>:
  401220:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16]
  401228:	add	x16, x16, #0x0
  40122c:	br	x17

0000000000401230 <fputs@plt>:
  401230:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #8]
  401238:	add	x16, x16, #0x8
  40123c:	br	x17

0000000000401240 <memcpy@plt>:
  401240:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #16]
  401248:	add	x16, x16, #0x10
  40124c:	br	x17

0000000000401250 <puts@plt>:
  401250:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #24]
  401258:	add	x16, x16, #0x18
  40125c:	br	x17

0000000000401260 <strlen@plt>:
  401260:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #32]
  401268:	add	x16, x16, #0x20
  40126c:	br	x17

0000000000401270 <fprintf@plt>:
  401270:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #40]
  401278:	add	x16, x16, #0x28
  40127c:	br	x17

0000000000401280 <putc@plt>:
  401280:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #48]
  401288:	add	x16, x16, #0x30
  40128c:	br	x17

0000000000401290 <fclose@plt>:
  401290:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #56]
  401298:	add	x16, x16, #0x38
  40129c:	br	x17

00000000004012a0 <memcmp@plt>:
  4012a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #64]
  4012a8:	add	x16, x16, #0x40
  4012ac:	br	x17

00000000004012b0 <strtol@plt>:
  4012b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #72]
  4012b8:	add	x16, x16, #0x48
  4012bc:	br	x17

00000000004012c0 <free@plt>:
  4012c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #80]
  4012c8:	add	x16, x16, #0x50
  4012cc:	br	x17

00000000004012d0 <strchr@plt>:
  4012d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #88]
  4012d8:	add	x16, x16, #0x58
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #96]
  4012e8:	add	x16, x16, #0x60
  4012ec:	br	x17

00000000004012f0 <strerror@plt>:
  4012f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #104]
  4012f8:	add	x16, x16, #0x68
  4012fc:	br	x17

0000000000401300 <strcpy@plt>:
  401300:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #112]
  401308:	add	x16, x16, #0x70
  40130c:	br	x17

0000000000401310 <sprintf@plt>:
  401310:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #120]
  401318:	add	x16, x16, #0x78
  40131c:	br	x17

0000000000401320 <putchar@plt>:
  401320:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #128]
  401328:	add	x16, x16, #0x80
  40132c:	br	x17

0000000000401330 <__libc_start_main@plt>:
  401330:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #136]
  401338:	add	x16, x16, #0x88
  40133c:	br	x17

0000000000401340 <memchr@plt>:
  401340:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #144]
  401348:	add	x16, x16, #0x90
  40134c:	br	x17

0000000000401350 <getc@plt>:
  401350:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #152]
  401358:	add	x16, x16, #0x98
  40135c:	br	x17

0000000000401360 <strncmp@plt>:
  401360:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #160]
  401368:	add	x16, x16, #0xa0
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #168]
  401378:	add	x16, x16, #0xa8
  40137c:	br	x17

0000000000401380 <__ctype_b_loc@plt>:
  401380:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #176]
  401388:	add	x16, x16, #0xb0
  40138c:	br	x17

0000000000401390 <__isoc99_sscanf@plt>:
  401390:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #184]
  401398:	add	x16, x16, #0xb8
  40139c:	br	x17

00000000004013a0 <__cxa_atexit@plt>:
  4013a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #192]
  4013a8:	add	x16, x16, #0xc0
  4013ac:	br	x17

00000000004013b0 <fflush@plt>:
  4013b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #200]
  4013b8:	add	x16, x16, #0xc8
  4013bc:	br	x17

00000000004013c0 <_ZdaPv@plt>:
  4013c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #208]
  4013c8:	add	x16, x16, #0xd0
  4013cc:	br	x17

00000000004013d0 <__errno_location@plt>:
  4013d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #216]
  4013d8:	add	x16, x16, #0xd8
  4013dc:	br	x17

00000000004013e0 <fopen@plt>:
  4013e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #224]
  4013e8:	add	x16, x16, #0xe0
  4013ec:	br	x17

00000000004013f0 <__cxa_throw_bad_array_new_length@plt>:
  4013f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #232]
  4013f8:	add	x16, x16, #0xe8
  4013fc:	br	x17

0000000000401400 <strcmp@plt>:
  401400:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #240]
  401408:	add	x16, x16, #0xf0
  40140c:	br	x17

0000000000401410 <write@plt>:
  401410:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #248]
  401418:	add	x16, x16, #0xf8
  40141c:	br	x17

0000000000401420 <malloc@plt>:
  401420:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #256]
  401428:	add	x16, x16, #0x100
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #264]
  401438:	add	x16, x16, #0x108
  40143c:	br	x17

0000000000401440 <getenv@plt>:
  401440:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #272]
  401448:	add	x16, x16, #0x110
  40144c:	br	x17

0000000000401450 <__gxx_personality_v0@plt>:
  401450:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #280]
  401458:	add	x16, x16, #0x118
  40145c:	br	x17

0000000000401460 <exit@plt>:
  401460:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #288]
  401468:	add	x16, x16, #0x120
  40146c:	br	x17

0000000000401470 <fwrite@plt>:
  401470:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #296]
  401478:	add	x16, x16, #0x128
  40147c:	br	x17

0000000000401480 <_Unwind_Resume@plt>:
  401480:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #304]
  401488:	add	x16, x16, #0x130
  40148c:	br	x17

0000000000401490 <ferror@plt>:
  401490:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #312]
  401498:	add	x16, x16, #0x138
  40149c:	br	x17

00000000004014a0 <__gmon_start__@plt>:
  4014a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #320]
  4014a8:	add	x16, x16, #0x140
  4014ac:	br	x17

00000000004014b0 <__cxa_pure_virtual@plt>:
  4014b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #328]
  4014b8:	add	x16, x16, #0x148
  4014bc:	br	x17

00000000004014c0 <setbuf@plt>:
  4014c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #336]
  4014c8:	add	x16, x16, #0x150
  4014cc:	br	x17

00000000004014d0 <strcat@plt>:
  4014d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #344]
  4014d8:	add	x16, x16, #0x158
  4014dc:	br	x17

00000000004014e0 <printf@plt>:
  4014e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #352]
  4014e8:	add	x16, x16, #0x160
  4014ec:	br	x17

Disassembly of section .text:

00000000004014f0 <_Znwm@@Base-0x100f8>:
  4014f0:	mov	x29, #0x0                   	// #0
  4014f4:	mov	x30, #0x0                   	// #0
  4014f8:	mov	x5, x0
  4014fc:	ldr	x1, [sp]
  401500:	add	x2, sp, #0x8
  401504:	mov	x6, sp
  401508:	movz	x0, #0x0, lsl #48
  40150c:	movk	x0, #0x0, lsl #32
  401510:	movk	x0, #0x40, lsl #16
  401514:	movk	x0, #0x2028
  401518:	movz	x3, #0x0, lsl #48
  40151c:	movk	x3, #0x0, lsl #32
  401520:	movk	x3, #0x41, lsl #16
  401524:	movk	x3, #0x2a18
  401528:	movz	x4, #0x0, lsl #48
  40152c:	movk	x4, #0x0, lsl #32
  401530:	movk	x4, #0x41, lsl #16
  401534:	movk	x4, #0x2a98
  401538:	bl	401330 <__libc_start_main@plt>
  40153c:	bl	401430 <abort@plt>
  401540:	adrp	x0, 431000 <_ZdlPvm@@Base+0x1f9a8>
  401544:	ldr	x0, [x0, #4064]
  401548:	cbz	x0, 401550 <printf@plt+0x70>
  40154c:	b	4014a0 <__gmon_start__@plt>
  401550:	ret
  401554:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401558:	add	x0, x0, #0xd50
  40155c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401560:	add	x1, x1, #0xd50
  401564:	cmp	x0, x1
  401568:	b.eq	40159c <printf@plt+0xbc>  // b.none
  40156c:	stp	x29, x30, [sp, #-32]!
  401570:	mov	x29, sp
  401574:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401578:	ldr	x0, [x0, #2744]
  40157c:	str	x0, [sp, #24]
  401580:	mov	x1, x0
  401584:	cbz	x1, 401594 <printf@plt+0xb4>
  401588:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40158c:	add	x0, x0, #0xd50
  401590:	blr	x1
  401594:	ldp	x29, x30, [sp], #32
  401598:	ret
  40159c:	ret
  4015a0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4015a4:	add	x0, x0, #0xd50
  4015a8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4015ac:	add	x1, x1, #0xd50
  4015b0:	sub	x0, x0, x1
  4015b4:	lsr	x1, x0, #63
  4015b8:	add	x0, x1, x0, asr #3
  4015bc:	cmp	xzr, x0, asr #1
  4015c0:	b.eq	4015f8 <printf@plt+0x118>  // b.none
  4015c4:	stp	x29, x30, [sp, #-32]!
  4015c8:	mov	x29, sp
  4015cc:	asr	x1, x0, #1
  4015d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4015d4:	ldr	x0, [x0, #2752]
  4015d8:	str	x0, [sp, #24]
  4015dc:	mov	x2, x0
  4015e0:	cbz	x2, 4015f0 <printf@plt+0x110>
  4015e4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4015e8:	add	x0, x0, #0xd50
  4015ec:	blr	x2
  4015f0:	ldp	x29, x30, [sp], #32
  4015f4:	ret
  4015f8:	ret
  4015fc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401600:	ldrb	w0, [x0, #3432]
  401604:	cbnz	w0, 401628 <printf@plt+0x148>
  401608:	stp	x29, x30, [sp, #-16]!
  40160c:	mov	x29, sp
  401610:	bl	401554 <printf@plt+0x74>
  401614:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401618:	mov	w1, #0x1                   	// #1
  40161c:	strb	w1, [x0, #3432]
  401620:	ldp	x29, x30, [sp], #16
  401624:	ret
  401628:	ret
  40162c:	stp	x29, x30, [sp, #-16]!
  401630:	mov	x29, sp
  401634:	bl	4015a0 <printf@plt+0xc0>
  401638:	ldp	x29, x30, [sp], #16
  40163c:	ret
  401640:	ldrb	w2, [x0]
  401644:	cbnz	w2, 40165c <printf@plt+0x17c>
  401648:	mov	x0, #0x0                   	// #0
  40164c:	b	40175c <printf@plt+0x27c>
  401650:	mov	x0, x3
  401654:	ldrb	w2, [x0]
  401658:	cbz	w2, 401758 <printf@plt+0x278>
  40165c:	cmp	w2, w1
  401660:	b.eq	40175c <printf@plt+0x27c>  // b.none
  401664:	add	x3, x0, #0x1
  401668:	cmp	w2, #0x5c
  40166c:	b.ne	401650 <printf@plt+0x170>  // b.any
  401670:	ldrb	w2, [x0, #1]
  401674:	cmp	w2, #0x5c
  401678:	b.eq	401698 <printf@plt+0x1b8>  // b.none
  40167c:	b.ls	4016b8 <printf@plt+0x1d8>  // b.plast
  401680:	cmp	w2, #0x6b
  401684:	b.eq	4016dc <printf@plt+0x1fc>  // b.none
  401688:	b.ls	4016cc <printf@plt+0x1ec>  // b.plast
  40168c:	cmp	w2, #0x6e
  401690:	b.ne	4016c4 <printf@plt+0x1e4>  // b.any
  401694:	b	4016dc <printf@plt+0x1fc>
  401698:	mov	x0, x3
  40169c:	b	401654 <printf@plt+0x174>
  4016a0:	mov	x0, x3
  4016a4:	b	401654 <printf@plt+0x174>
  4016a8:	mov	x0, x2
  4016ac:	b	401654 <printf@plt+0x174>
  4016b0:	mov	x0, x2
  4016b4:	b	401654 <printf@plt+0x174>
  4016b8:	cbz	w2, 4016a0 <printf@plt+0x1c0>
  4016bc:	cmp	w2, #0x2a
  4016c0:	b.eq	4016dc <printf@plt+0x1fc>  // b.none
  4016c4:	add	x0, x0, #0x2
  4016c8:	b	401654 <printf@plt+0x174>
  4016cc:	sub	w2, w2, #0x66
  4016d0:	and	w2, w2, #0xff
  4016d4:	cmp	w2, #0x1
  4016d8:	b.hi	4016c4 <printf@plt+0x1e4>  // b.pmore
  4016dc:	add	x2, x0, #0x2
  4016e0:	ldrb	w3, [x0, #2]
  4016e4:	cmp	w3, #0x5b
  4016e8:	b.eq	40173c <printf@plt+0x25c>  // b.none
  4016ec:	b.hi	401714 <printf@plt+0x234>  // b.pmore
  4016f0:	cbz	w3, 4016a8 <printf@plt+0x1c8>
  4016f4:	cmp	w3, #0x28
  4016f8:	b.ne	40171c <printf@plt+0x23c>  // b.any
  4016fc:	ldrb	w2, [x0, #3]
  401700:	cmp	w2, #0x5c
  401704:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401708:	b.ne	401724 <printf@plt+0x244>  // b.any
  40170c:	add	x0, x0, #0x3
  401710:	b	401654 <printf@plt+0x174>
  401714:	cmp	w3, #0x5c
  401718:	b.eq	4016b0 <printf@plt+0x1d0>  // b.none
  40171c:	add	x0, x0, #0x3
  401720:	b	401654 <printf@plt+0x174>
  401724:	ldrb	w2, [x0, #4]
  401728:	cmp	w2, #0x5c
  40172c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401730:	cinc	x0, x0, ne  // ne = any
  401734:	add	x0, x0, #0x4
  401738:	b	401654 <printf@plt+0x174>
  40173c:	mov	x0, x2
  401740:	ldrb	w3, [x2, #1]!
  401744:	cbz	w3, 401760 <printf@plt+0x280>
  401748:	cmp	w3, #0x5d
  40174c:	b.ne	40173c <printf@plt+0x25c>  // b.any
  401750:	add	x0, x0, #0x2
  401754:	b	401654 <printf@plt+0x174>
  401758:	mov	x0, #0x0                   	// #0
  40175c:	ret
  401760:	mov	x0, #0x0                   	// #0
  401764:	b	40175c <printf@plt+0x27c>
  401768:	stp	x29, x30, [sp, #-80]!
  40176c:	mov	x29, sp
  401770:	stp	x19, x20, [sp, #16]
  401774:	stp	x21, x22, [sp, #32]
  401778:	stp	x23, x24, [sp, #48]
  40177c:	mov	x22, x0
  401780:	mov	x20, x1
  401784:	mov	x0, x1
  401788:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  40178c:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401790:	add	x23, x23, #0xc38
  401794:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401798:	add	x24, x24, #0x1f8
  40179c:	b	4017d0 <printf@plt+0x2f0>
  4017a0:	and	w21, w19, #0xff
  4017a4:	ldr	w1, [x20, #8]
  4017a8:	ldr	w0, [x20, #12]
  4017ac:	cmp	w1, w0
  4017b0:	b.ge	401818 <printf@plt+0x338>  // b.tcont
  4017b4:	ldr	x2, [x20]
  4017b8:	ldr	w1, [x20, #8]
  4017bc:	add	w3, w1, #0x1
  4017c0:	str	w3, [x20, #8]
  4017c4:	strb	w21, [x2, w1, sxtw]
  4017c8:	cmp	w19, #0xa
  4017cc:	b.eq	401824 <printf@plt+0x344>  // b.none
  4017d0:	mov	x0, x22
  4017d4:	bl	401350 <getc@plt>
  4017d8:	mov	w19, w0
  4017dc:	cmn	w0, #0x1
  4017e0:	b.eq	401824 <printf@plt+0x344>  // b.none
  4017e4:	tbnz	w0, #31, 4017a0 <printf@plt+0x2c0>
  4017e8:	ldrb	w0, [x23, w0, sxtw]
  4017ec:	cbz	w0, 4017a0 <printf@plt+0x2c0>
  4017f0:	mov	w1, w19
  4017f4:	add	x0, sp, #0x40
  4017f8:	bl	40fe5c <printf@plt+0xe97c>
  4017fc:	mov	x3, x24
  401800:	mov	x2, x24
  401804:	add	x1, sp, #0x40
  401808:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  40180c:	add	x0, x0, #0xac8
  401810:	bl	4102e8 <printf@plt+0xee08>
  401814:	b	4017c8 <printf@plt+0x2e8>
  401818:	mov	x0, x20
  40181c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  401820:	b	4017b4 <printf@plt+0x2d4>
  401824:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401828:	ldr	w0, [x1, #644]
  40182c:	add	w0, w0, #0x1
  401830:	str	w0, [x1, #644]
  401834:	ldr	w0, [x20, #8]
  401838:	cmp	w0, #0x0
  40183c:	cset	w0, gt
  401840:	ldp	x19, x20, [sp, #16]
  401844:	ldp	x21, x22, [sp, #32]
  401848:	ldp	x23, x24, [sp, #48]
  40184c:	ldp	x29, x30, [sp], #80
  401850:	ret
  401854:	stp	x29, x30, [sp, #-192]!
  401858:	mov	x29, sp
  40185c:	stp	x19, x20, [sp, #16]
  401860:	stp	x21, x22, [sp, #32]
  401864:	stp	x23, x24, [sp, #48]
  401868:	str	x25, [sp, #64]
  40186c:	mov	x21, x0
  401870:	mov	x19, x1
  401874:	add	x0, sp, #0x70
  401878:	bl	411f88 <_ZdlPvm@@Base+0x930>
  40187c:	add	x0, sp, #0x60
  401880:	bl	411f88 <_ZdlPvm@@Base+0x930>
  401884:	mov	x1, x19
  401888:	add	x0, sp, #0x50
  40188c:	bl	412010 <_ZdlPvm@@Base+0x9b8>
  401890:	ldr	w1, [sp, #92]
  401894:	ldr	w0, [sp, #88]
  401898:	cmp	w1, w0
  40189c:	b.le	4018c0 <printf@plt+0x3e0>
  4018a0:	ldr	w0, [sp, #88]
  4018a4:	add	w1, w0, #0x1
  4018a8:	str	w1, [sp, #88]
  4018ac:	ldr	x1, [sp, #80]
  4018b0:	strb	wzr, [x1, w0, sxtw]
  4018b4:	add	x0, sp, #0x50
  4018b8:	bl	4114c8 <printf@plt+0xffe8>
  4018bc:	b	4018cc <printf@plt+0x3ec>
  4018c0:	add	x0, sp, #0x50
  4018c4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4018c8:	b	4018a0 <printf@plt+0x3c0>
  4018cc:	ldr	x1, [sp, #80]
  4018d0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4018d4:	str	x1, [x0, #528]
  4018d8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018dc:	ldr	w0, [x0, #3440]
  4018e0:	cbz	w0, 401904 <printf@plt+0x424>
  4018e4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4018e8:	str	wzr, [x0, #644]
  4018ec:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018f0:	add	x20, x20, #0xd70
  4018f4:	add	x1, sp, #0x70
  4018f8:	mov	x0, x21
  4018fc:	bl	401768 <printf@plt+0x288>
  401900:	b	401914 <printf@plt+0x434>
  401904:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401908:	add	x0, x0, #0xaf0
  40190c:	bl	4014e0 <printf@plt>
  401910:	b	4018e4 <printf@plt+0x404>
  401914:	cbz	w0, 401f90 <printf@plt+0xab0>
  401918:	ldr	w0, [sp, #120]
  40191c:	cmp	w0, #0x3
  401920:	b.le	40193c <printf@plt+0x45c>
  401924:	ldr	x1, [sp, #112]
  401928:	ldrb	w0, [x1]
  40192c:	cmp	w0, #0x2e
  401930:	b.eq	401958 <printf@plt+0x478>  // b.none
  401934:	cmp	w0, #0x2e
  401938:	b.eq	4019f4 <printf@plt+0x514>  // b.none
  40193c:	ldrb	w1, [x20, #8]
  401940:	cbnz	w1, 401c08 <printf@plt+0x728>
  401944:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401948:	ldr	x1, [x0, #3416]
  40194c:	add	x0, sp, #0x70
  401950:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  401954:	b	4018f4 <printf@plt+0x414>
  401958:	ldrb	w2, [x1, #1]
  40195c:	cmp	w2, #0x6c
  401960:	b.ne	401934 <printf@plt+0x454>  // b.any
  401964:	ldrb	w2, [x1, #2]
  401968:	cmp	w2, #0x66
  40196c:	b.ne	401934 <printf@plt+0x454>  // b.any
  401970:	ldrb	w2, [x1, #3]
  401974:	cmp	w2, #0x20
  401978:	b.eq	40198c <printf@plt+0x4ac>  // b.none
  40197c:	cmp	w2, #0xa
  401980:	b.eq	40198c <printf@plt+0x4ac>  // b.none
  401984:	ldr	w2, [x20, #4]
  401988:	cbz	w2, 401934 <printf@plt+0x454>
  40198c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401990:	ldr	x1, [x0, #3416]
  401994:	add	x0, sp, #0x70
  401998:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  40199c:	ldr	w1, [sp, #120]
  4019a0:	ldr	w0, [sp, #124]
  4019a4:	cmp	w1, w0
  4019a8:	b.ge	4019d0 <printf@plt+0x4f0>  // b.tcont
  4019ac:	ldr	w0, [sp, #120]
  4019b0:	add	w1, w0, #0x1
  4019b4:	str	w1, [sp, #120]
  4019b8:	ldr	x1, [sp, #112]
  4019bc:	strb	wzr, [x1, w0, sxtw]
  4019c0:	ldr	x0, [sp, #112]
  4019c4:	add	x0, x0, #0x3
  4019c8:	bl	41132c <printf@plt+0xfe4c>
  4019cc:	b	4019dc <printf@plt+0x4fc>
  4019d0:	add	x0, sp, #0x70
  4019d4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4019d8:	b	4019ac <printf@plt+0x4cc>
  4019dc:	cbz	w0, 4018f4 <printf@plt+0x414>
  4019e0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4019e4:	ldr	w0, [x1, #644]
  4019e8:	sub	w0, w0, #0x1
  4019ec:	str	w0, [x1, #644]
  4019f0:	b	4018f4 <printf@plt+0x414>
  4019f4:	ldrb	w0, [x1, #1]
  4019f8:	cmp	w0, #0x45
  4019fc:	b.ne	40193c <printf@plt+0x45c>  // b.any
  401a00:	ldrb	w0, [x1, #2]
  401a04:	cmp	w0, #0x51
  401a08:	b.ne	40193c <printf@plt+0x45c>  // b.any
  401a0c:	ldrb	w0, [x1, #3]
  401a10:	cmp	w0, #0x20
  401a14:	b.eq	401a28 <printf@plt+0x548>  // b.none
  401a18:	cmp	w0, #0xa
  401a1c:	b.eq	401a28 <printf@plt+0x548>  // b.none
  401a20:	ldr	w0, [x20, #4]
  401a24:	cbz	w0, 40193c <printf@plt+0x45c>
  401a28:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a2c:	ldr	x1, [x0, #3416]
  401a30:	add	x0, sp, #0x70
  401a34:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  401a38:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401a3c:	ldr	w23, [x0, #644]
  401a40:	add	w23, w23, #0x1
  401a44:	add	x0, sp, #0x60
  401a48:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  401a4c:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401a50:	add	x19, x19, #0x1f8
  401a54:	adrp	x22, 412000 <_ZdlPvm@@Base+0x9a8>
  401a58:	add	x22, x22, #0xb00
  401a5c:	add	x1, sp, #0x70
  401a60:	mov	x0, x21
  401a64:	bl	401768 <printf@plt+0x288>
  401a68:	cbz	w0, 401a98 <printf@plt+0x5b8>
  401a6c:	ldr	w0, [sp, #120]
  401a70:	cmp	w0, #0x2
  401a74:	b.le	401a88 <printf@plt+0x5a8>
  401a78:	ldr	x1, [sp, #112]
  401a7c:	ldrb	w2, [x1]
  401a80:	cmp	w2, #0x2e
  401a84:	b.eq	401ab0 <printf@plt+0x5d0>  // b.none
  401a88:	add	x1, sp, #0x70
  401a8c:	add	x0, sp, #0x60
  401a90:	bl	41234c <_ZdlPvm@@Base+0xcf4>
  401a94:	b	401a5c <printf@plt+0x57c>
  401a98:	mov	x3, x19
  401a9c:	mov	x2, x19
  401aa0:	mov	x1, x19
  401aa4:	mov	x0, x22
  401aa8:	bl	410338 <printf@plt+0xee58>
  401aac:	b	401a6c <printf@plt+0x58c>
  401ab0:	ldrb	w2, [x1, #1]
  401ab4:	cmp	w2, #0x45
  401ab8:	b.ne	401a88 <printf@plt+0x5a8>  // b.any
  401abc:	ldrb	w2, [x1, #2]
  401ac0:	cmp	w2, #0x4e
  401ac4:	b.eq	401b10 <printf@plt+0x630>  // b.none
  401ac8:	cmp	w2, #0x51
  401acc:	b.ne	401a88 <printf@plt+0x5a8>  // b.any
  401ad0:	cmp	w0, #0x3
  401ad4:	b.le	401a88 <printf@plt+0x5a8>
  401ad8:	ldrb	w0, [x1, #3]
  401adc:	cmp	w0, #0x20
  401ae0:	b.eq	401af4 <printf@plt+0x614>  // b.none
  401ae4:	cmp	w0, #0xa
  401ae8:	b.eq	401af4 <printf@plt+0x614>  // b.none
  401aec:	ldr	w0, [x20, #4]
  401af0:	cbz	w0, 401a88 <printf@plt+0x5a8>
  401af4:	mov	x3, x19
  401af8:	mov	x2, x19
  401afc:	mov	x1, x19
  401b00:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401b04:	add	x0, x0, #0xb18
  401b08:	bl	410338 <printf@plt+0xee58>
  401b0c:	b	401a88 <printf@plt+0x5a8>
  401b10:	cmp	w0, #0x3
  401b14:	b.eq	401b34 <printf@plt+0x654>  // b.none
  401b18:	ldrb	w0, [x1, #3]
  401b1c:	cmp	w0, #0x20
  401b20:	b.eq	401b34 <printf@plt+0x654>  // b.none
  401b24:	cmp	w0, #0xa
  401b28:	b.eq	401b34 <printf@plt+0x654>  // b.none
  401b2c:	ldr	w0, [x20, #4]
  401b30:	cbz	w0, 401a88 <printf@plt+0x5a8>
  401b34:	ldr	w1, [sp, #104]
  401b38:	ldr	w0, [sp, #108]
  401b3c:	cmp	w1, w0
  401b40:	b.ge	401b60 <printf@plt+0x680>  // b.tcont
  401b44:	ldr	w0, [sp, #104]
  401b48:	add	w1, w0, #0x1
  401b4c:	str	w1, [sp, #104]
  401b50:	ldr	x1, [sp, #96]
  401b54:	strb	wzr, [x1, w0, sxtw]
  401b58:	bl	405db0 <printf@plt+0x48d0>
  401b5c:	b	401b6c <printf@plt+0x68c>
  401b60:	add	x0, sp, #0x60
  401b64:	bl	412290 <_ZdlPvm@@Base+0xc38>
  401b68:	b	401b44 <printf@plt+0x664>
  401b6c:	mov	w2, w23
  401b70:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401b74:	ldr	x1, [x0, #528]
  401b78:	ldr	x0, [sp, #96]
  401b7c:	bl	4038e0 <printf@plt+0x2400>
  401b80:	str	wzr, [x20, #12]
  401b84:	str	wzr, [x20, #16]
  401b88:	bl	40eca4 <printf@plt+0xd7c4>
  401b8c:	bl	405e48 <printf@plt+0x4968>
  401b90:	ldr	w0, [x20, #12]
  401b94:	cbz	w0, 401bd8 <printf@plt+0x6f8>
  401b98:	ldr	w0, [x20]
  401b9c:	cmp	w0, #0x1
  401ba0:	b.eq	401bc0 <printf@plt+0x6e0>  // b.none
  401ba4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401ba8:	ldr	w1, [x0, #644]
  401bac:	sub	w1, w1, #0x1
  401bb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401bb4:	add	x0, x0, #0xb28
  401bb8:	bl	4014e0 <printf@plt>
  401bbc:	b	401bd4 <printf@plt+0x6f4>
  401bc0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bc4:	ldr	x1, [x0, #3416]
  401bc8:	mov	w0, #0xa                   	// #10
  401bcc:	bl	401280 <putc@plt>
  401bd0:	b	401bd8 <printf@plt+0x6f8>
  401bd4:	bl	405df4 <printf@plt+0x4914>
  401bd8:	ldr	w0, [x20]
  401bdc:	cbnz	w0, 401bf4 <printf@plt+0x714>
  401be0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401be4:	ldr	w1, [x0, #644]
  401be8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401bec:	add	x0, x0, #0xb28
  401bf0:	bl	4014e0 <printf@plt>
  401bf4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bf8:	ldr	x1, [x0, #3416]
  401bfc:	add	x0, sp, #0x70
  401c00:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  401c04:	b	4018f4 <printf@plt+0x414>
  401c08:	add	x0, sp, #0x70
  401c0c:	bl	412708 <_ZdlPvm@@Base+0x10b0>
  401c10:	tbnz	w0, #31, 401944 <printf@plt+0x464>
  401c14:	ldr	w1, [sp, #120]
  401c18:	ldr	w0, [sp, #124]
  401c1c:	cmp	w1, w0
  401c20:	b.ge	401c58 <printf@plt+0x778>  // b.tcont
  401c24:	ldr	w0, [sp, #120]
  401c28:	add	w1, w0, #0x1
  401c2c:	str	w1, [sp, #120]
  401c30:	ldr	x1, [sp, #112]
  401c34:	strb	wzr, [x1, w0, sxtw]
  401c38:	ldr	w0, [sp, #120]
  401c3c:	cmp	w0, #0x0
  401c40:	b.gt	401c64 <printf@plt+0x784>
  401c44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  401c48:	add	x1, x1, #0xb30
  401c4c:	mov	w0, #0x62                  	// #98
  401c50:	bl	40f9cc <printf@plt+0xe4ec>
  401c54:	b	401c64 <printf@plt+0x784>
  401c58:	add	x0, sp, #0x70
  401c5c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  401c60:	b	401c24 <printf@plt+0x744>
  401c64:	ldr	x24, [sp, #112]
  401c68:	ldrb	w1, [x20, #8]
  401c6c:	mov	x0, x24
  401c70:	bl	401640 <printf@plt+0x160>
  401c74:	mov	x19, x0
  401c78:	cbz	x0, 401c84 <printf@plt+0x7a4>
  401c7c:	bl	405db0 <printf@plt+0x48d0>
  401c80:	b	401c98 <printf@plt+0x7b8>
  401c84:	ldr	w1, [sp, #120]
  401c88:	sub	w1, w1, #0x1
  401c8c:	add	x0, sp, #0x70
  401c90:	bl	41269c <_ZdlPvm@@Base+0x1044>
  401c94:	b	401f88 <printf@plt+0xaa8>
  401c98:	mov	w0, #0x1                   	// #1
  401c9c:	str	w0, [x20, #16]
  401ca0:	add	x23, sp, #0x70
  401ca4:	b	401eb4 <printf@plt+0x9d4>
  401ca8:	mov	w1, w25
  401cac:	add	x0, sp, #0xb0
  401cb0:	bl	40fe7c <printf@plt+0xe99c>
  401cb4:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401cb8:	add	x2, x2, #0x1f8
  401cbc:	mov	x3, x2
  401cc0:	add	x1, sp, #0xb0
  401cc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401cc8:	add	x0, x0, #0xb50
  401ccc:	bl	4102e8 <printf@plt+0xee08>
  401cd0:	mov	w1, #0xa                   	// #10
  401cd4:	mov	x0, x22
  401cd8:	bl	4012d0 <strchr@plt>
  401cdc:	cbz	x0, 401ce4 <printf@plt+0x804>
  401ce0:	strb	wzr, [x0]
  401ce4:	mov	x0, x24
  401ce8:	bl	405e74 <printf@plt+0x4994>
  401cec:	b	401f30 <printf@plt+0xa50>
  401cf0:	add	x19, x19, #0x1
  401cf4:	add	x0, sp, #0x60
  401cf8:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  401cfc:	b	401e08 <printf@plt+0x928>
  401d00:	strb	wzr, [x0]
  401d04:	mov	x1, x19
  401d08:	add	x0, sp, #0x60
  401d0c:	bl	4122c8 <_ZdlPvm@@Base+0xc70>
  401d10:	add	x24, x25, #0x1
  401d14:	ldr	w1, [sp, #104]
  401d18:	ldr	w0, [sp, #108]
  401d1c:	cmp	w1, w0
  401d20:	b.ge	401d58 <printf@plt+0x878>  // b.tcont
  401d24:	ldr	w0, [sp, #104]
  401d28:	add	w1, w0, #0x1
  401d2c:	str	w1, [sp, #104]
  401d30:	ldr	x1, [sp, #96]
  401d34:	strb	wzr, [x1, w0, sxtw]
  401d38:	ldr	w0, [x20]
  401d3c:	cbz	w0, 401e2c <printf@plt+0x94c>
  401d40:	mov	w2, w22
  401d44:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401d48:	ldr	x1, [x0, #528]
  401d4c:	ldr	x0, [sp, #96]
  401d50:	bl	4038e0 <printf@plt+0x2400>
  401d54:	b	401e58 <printf@plt+0x978>
  401d58:	add	x0, sp, #0x60
  401d5c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  401d60:	b	401d24 <printf@plt+0x844>
  401d64:	mov	x1, x23
  401d68:	mov	x0, x21
  401d6c:	bl	401768 <printf@plt+0x288>
  401d70:	cbz	w0, 401db8 <printf@plt+0x8d8>
  401d74:	ldr	w1, [sp, #120]
  401d78:	ldr	w0, [sp, #124]
  401d7c:	cmp	w1, w0
  401d80:	b.ge	401df8 <printf@plt+0x918>  // b.tcont
  401d84:	ldr	w1, [sp, #120]
  401d88:	add	w0, w1, #0x1
  401d8c:	str	w0, [sp, #120]
  401d90:	ldr	x0, [sp, #112]
  401d94:	strb	wzr, [x0, w1, sxtw]
  401d98:	ldr	w0, [sp, #120]
  401d9c:	cmp	w0, #0x0
  401da0:	b.gt	401e04 <printf@plt+0x924>
  401da4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  401da8:	add	x1, x1, #0xb30
  401dac:	mov	w0, #0x62                  	// #98
  401db0:	bl	40f9cc <printf@plt+0xe4ec>
  401db4:	b	401e04 <printf@plt+0x924>
  401db8:	ldrb	w1, [x20, #8]
  401dbc:	add	x0, sp, #0xa0
  401dc0:	bl	40fe7c <printf@plt+0xe99c>
  401dc4:	mov	w1, w22
  401dc8:	add	x0, sp, #0x90
  401dcc:	bl	40fe5c <printf@plt+0xe97c>
  401dd0:	ldrb	w1, [x20, #24]
  401dd4:	add	x0, sp, #0x80
  401dd8:	bl	40fe7c <printf@plt+0xe99c>
  401ddc:	add	x3, sp, #0x80
  401de0:	add	x2, sp, #0x90
  401de4:	add	x1, sp, #0xa0
  401de8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401dec:	add	x0, x0, #0xb60
  401df0:	bl	410338 <printf@plt+0xee58>
  401df4:	b	401d74 <printf@plt+0x894>
  401df8:	mov	x0, x23
  401dfc:	bl	412290 <_ZdlPvm@@Base+0xc38>
  401e00:	b	401d84 <printf@plt+0x8a4>
  401e04:	ldr	x19, [sp, #112]
  401e08:	ldrb	w1, [x20, #24]
  401e0c:	mov	x0, x19
  401e10:	bl	4012d0 <strchr@plt>
  401e14:	mov	x25, x0
  401e18:	cbnz	x0, 401d00 <printf@plt+0x820>
  401e1c:	mov	x1, x19
  401e20:	add	x0, sp, #0x60
  401e24:	bl	4122c8 <_ZdlPvm@@Base+0xc70>
  401e28:	b	401d64 <printf@plt+0x884>
  401e2c:	ldr	w0, [x20, #28]
  401e30:	cbz	w0, 401d40 <printf@plt+0x860>
  401e34:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  401e38:	add	x1, x1, #0xb90
  401e3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401e40:	add	x0, x0, #0xb98
  401e44:	bl	4014e0 <printf@plt>
  401e48:	bl	4111b4 <printf@plt+0xfcd4>
  401e4c:	mov	w0, #0xa                   	// #10
  401e50:	bl	401320 <putchar@plt>
  401e54:	b	401d40 <printf@plt+0x860>
  401e58:	bl	40eca4 <printf@plt+0xd7c4>
  401e5c:	ldr	w0, [x20]
  401e60:	cbnz	w0, 401e8c <printf@plt+0x9ac>
  401e64:	ldr	w0, [x20, #28]
  401e68:	cbz	w0, 401e98 <printf@plt+0x9b8>
  401e6c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  401e70:	add	x1, x1, #0xb90
  401e74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401e78:	add	x0, x0, #0xb98
  401e7c:	bl	4014e0 <printf@plt>
  401e80:	bl	411204 <printf@plt+0xfd24>
  401e84:	mov	w0, #0xa                   	// #10
  401e88:	bl	401320 <putchar@plt>
  401e8c:	ldr	w0, [x20]
  401e90:	cmp	w0, #0x1
  401e94:	b.eq	401eec <printf@plt+0xa0c>  // b.none
  401e98:	ldr	w0, [x20, #32]
  401e9c:	cbnz	w0, 401ef8 <printf@plt+0xa18>
  401ea0:	ldrb	w1, [x20, #8]
  401ea4:	mov	x0, x24
  401ea8:	bl	401640 <printf@plt+0x160>
  401eac:	mov	x19, x0
  401eb0:	cbz	x0, 401f14 <printf@plt+0xa34>
  401eb4:	ldr	w0, [x20, #20]
  401eb8:	cbz	w0, 401ed4 <printf@plt+0x9f4>
  401ebc:	add	x22, x19, #0x1
  401ec0:	ldrb	w25, [x20, #24]
  401ec4:	mov	w1, w25
  401ec8:	mov	x0, x22
  401ecc:	bl	4012d0 <strchr@plt>
  401ed0:	cbz	x0, 401ca8 <printf@plt+0x7c8>
  401ed4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401ed8:	ldr	w22, [x0, #644]
  401edc:	strb	wzr, [x19]
  401ee0:	mov	x0, x24
  401ee4:	bl	405e74 <printf@plt+0x4994>
  401ee8:	b	401cf0 <printf@plt+0x810>
  401eec:	mov	w0, #0xa                   	// #10
  401ef0:	bl	401320 <putchar@plt>
  401ef4:	b	401e98 <printf@plt+0x9b8>
  401ef8:	ldrb	w0, [x25, #1]
  401efc:	cmp	w0, #0x20
  401f00:	b.ne	401ea0 <printf@plt+0x9c0>  // b.any
  401f04:	ldrb	w0, [x24, #1]!
  401f08:	cmp	w0, #0x20
  401f0c:	b.eq	401f04 <printf@plt+0xa24>  // b.none
  401f10:	b	401ea0 <printf@plt+0x9c0>
  401f14:	mov	w1, #0xa                   	// #10
  401f18:	mov	x0, x24
  401f1c:	bl	4012d0 <strchr@plt>
  401f20:	cbz	x0, 401f28 <printf@plt+0xa48>
  401f24:	strb	wzr, [x0]
  401f28:	mov	x0, x24
  401f2c:	bl	405e74 <printf@plt+0x4994>
  401f30:	bl	405e48 <printf@plt+0x4968>
  401f34:	ldr	w0, [x20]
  401f38:	cbz	w0, 401f44 <printf@plt+0xa64>
  401f3c:	bl	405df4 <printf@plt+0x4914>
  401f40:	b	401f5c <printf@plt+0xa7c>
  401f44:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401f48:	ldr	w1, [x0, #644]
  401f4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401f50:	add	x0, x0, #0xb28
  401f54:	bl	4014e0 <printf@plt>
  401f58:	b	401f3c <printf@plt+0xa5c>
  401f5c:	ldr	w0, [x20]
  401f60:	cbnz	w0, 4018f4 <printf@plt+0x414>
  401f64:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401f68:	ldr	w1, [x0, #644]
  401f6c:	add	w1, w1, #0x1
  401f70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  401f74:	add	x0, x0, #0xb28
  401f78:	bl	4014e0 <printf@plt>
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	cbz	w0, 401944 <printf@plt+0x464>
  401f84:	b	4018f4 <printf@plt+0x414>
  401f88:	mov	w0, #0x0                   	// #0
  401f8c:	b	401f80 <printf@plt+0xaa0>
  401f90:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401f94:	str	xzr, [x0, #528]
  401f98:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  401f9c:	str	wzr, [x0, #644]
  401fa0:	add	x0, sp, #0x50
  401fa4:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fa8:	add	x0, sp, #0x60
  401fac:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fb0:	add	x0, sp, #0x70
  401fb4:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fb8:	ldp	x19, x20, [sp, #16]
  401fbc:	ldp	x21, x22, [sp, #32]
  401fc0:	ldp	x23, x24, [sp, #48]
  401fc4:	ldr	x25, [sp, #64]
  401fc8:	ldp	x29, x30, [sp], #192
  401fcc:	ret
  401fd0:	mov	x19, x0
  401fd4:	add	x0, sp, #0x50
  401fd8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fdc:	add	x0, sp, #0x60
  401fe0:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fe4:	add	x0, sp, #0x70
  401fe8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  401fec:	mov	x0, x19
  401ff0:	bl	401480 <_Unwind_Resume@plt>
  401ff4:	mov	x19, x0
  401ff8:	b	401fdc <printf@plt+0xafc>
  401ffc:	mov	x19, x0
  402000:	b	401fe4 <printf@plt+0xb04>
  402004:	stp	x29, x30, [sp, #-16]!
  402008:	mov	x29, sp
  40200c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402010:	ldr	x2, [x1, #696]
  402014:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402018:	add	x1, x1, #0xba8
  40201c:	bl	401270 <fprintf@plt>
  402020:	ldp	x29, x30, [sp], #16
  402024:	ret
  402028:	stp	x29, x30, [sp, #-208]!
  40202c:	mov	x29, sp
  402030:	stp	x19, x20, [sp, #16]
  402034:	stp	x21, x22, [sp, #32]
  402038:	stp	x23, x24, [sp, #48]
  40203c:	str	x25, [sp, #64]
  402040:	mov	w20, w0
  402044:	mov	x19, x1
  402048:	ldr	x1, [x1]
  40204c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402050:	str	x1, [x0, #696]
  402054:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402058:	add	x1, x1, #0xda8
  40205c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402060:	ldr	x0, [x0, #3424]
  402064:	bl	4014c0 <setbuf@plt>
  402068:	mov	w25, #0x1                   	// #1
  40206c:	adrp	x22, 412000 <_ZdlPvm@@Base+0x9a8>
  402070:	add	x22, x22, #0xe98
  402074:	adrp	x21, 412000 <_ZdlPvm@@Base+0x9a8>
  402078:	add	x21, x21, #0xbf0
  40207c:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402080:	add	x24, x24, #0x1f8
  402084:	mov	w23, #0x0                   	// #0
  402088:	mov	x4, #0x0                   	// #0
  40208c:	mov	x3, x22
  402090:	mov	x2, x21
  402094:	mov	x1, x19
  402098:	mov	w0, w20
  40209c:	bl	41113c <printf@plt+0xfc5c>
  4020a0:	cmn	w0, #0x1
  4020a4:	b.eq	402460 <printf@plt+0xf80>  // b.none
  4020a8:	cmp	w0, #0x64
  4020ac:	b.eq	4022bc <printf@plt+0xddc>  // b.none
  4020b0:	cmp	w0, #0x64
  4020b4:	b.le	4020f4 <printf@plt+0xc14>
  4020b8:	cmp	w0, #0x72
  4020bc:	b.eq	40243c <printf@plt+0xf5c>  // b.none
  4020c0:	cmp	w0, #0x72
  4020c4:	b.le	4021c0 <printf@plt+0xce0>
  4020c8:	cmp	w0, #0x76
  4020cc:	b.eq	4022a0 <printf@plt+0xdc0>  // b.none
  4020d0:	cmp	w0, #0x100
  4020d4:	b.ne	402234 <printf@plt+0xd54>  // b.any
  4020d8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020dc:	ldr	x0, [x0, #3416]
  4020e0:	bl	402004 <printf@plt+0xb24>
  4020e4:	mov	w0, #0x0                   	// #0
  4020e8:	bl	401460 <exit@plt>
  4020ec:	mov	w25, w23
  4020f0:	b	402088 <printf@plt+0xba8>
  4020f4:	cmp	w0, #0x4d
  4020f8:	b.eq	402288 <printf@plt+0xda8>  // b.none
  4020fc:	b.le	402154 <printf@plt+0xc74>
  402100:	cmp	w0, #0x52
  402104:	b.eq	4020ec <printf@plt+0xc0c>  // b.none
  402108:	cmp	w0, #0x54
  40210c:	b.ne	4021a8 <printf@plt+0xcc8>  // b.any
  402110:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402114:	ldr	x23, [x0, #720]
  402118:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40211c:	str	x23, [x0, #3104]
  402120:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402124:	add	x1, x1, #0xc68
  402128:	mov	x0, x23
  40212c:	bl	401400 <strcmp@plt>
  402130:	cbnz	w0, 402370 <printf@plt+0xe90>
  402134:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402138:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40213c:	add	x0, x0, #0xcd8
  402140:	str	x0, [x1, #3104]
  402144:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402148:	mov	w1, #0x1                   	// #1
  40214c:	str	w1, [x0, #3468]
  402150:	b	402084 <printf@plt+0xba4>
  402154:	cmp	w0, #0x43
  402158:	b.eq	402278 <printf@plt+0xd98>  // b.none
  40215c:	cmp	w0, #0x44
  402160:	b.ne	40218c <printf@plt+0xcac>  // b.any
  402164:	mov	x3, x24
  402168:	mov	x2, x24
  40216c:	mov	x1, x24
  402170:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402174:	add	x0, x0, #0xcb8
  402178:	bl	410310 <printf@plt+0xee30>
  40217c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402180:	mov	w1, #0x1                   	// #1
  402184:	str	w1, [x0, #3480]
  402188:	b	402084 <printf@plt+0xba4>
  40218c:	cmp	w0, #0x3f
  402190:	b.eq	40244c <printf@plt+0xf6c>  // b.none
  402194:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402198:	add	x1, x1, #0xcf0
  40219c:	mov	w0, #0x178                 	// #376
  4021a0:	bl	40f9cc <printf@plt+0xe4ec>
  4021a4:	b	402084 <printf@plt+0xba4>
  4021a8:	cmp	w0, #0x4e
  4021ac:	b.ne	402194 <printf@plt+0xcb4>  // b.any
  4021b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4021b4:	mov	w1, #0x1                   	// #1
  4021b8:	str	w1, [x0, #3460]
  4021bc:	b	402084 <printf@plt+0xba4>
  4021c0:	cmp	w0, #0x6d
  4021c4:	b.eq	4023e4 <printf@plt+0xf04>  // b.none
  4021c8:	cmp	w0, #0x70
  4021cc:	b.ne	40221c <printf@plt+0xd3c>  // b.any
  4021d0:	add	x2, sp, #0x58
  4021d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4021d8:	add	x1, x1, #0xca0
  4021dc:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4021e0:	ldr	x0, [x0, #720]
  4021e4:	bl	401390 <__isoc99_sscanf@plt>
  4021e8:	cmp	w0, #0x1
  4021ec:	b.eq	4023d8 <printf@plt+0xef8>  // b.none
  4021f0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4021f4:	ldr	x1, [x0, #720]
  4021f8:	add	x0, sp, #0x90
  4021fc:	bl	40fe34 <printf@plt+0xe954>
  402200:	mov	x3, x24
  402204:	mov	x2, x24
  402208:	add	x1, sp, #0x90
  40220c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402210:	add	x0, x0, #0xca8
  402214:	bl	4102e8 <printf@plt+0xee08>
  402218:	b	402084 <printf@plt+0xba4>
  40221c:	cmp	w0, #0x66
  402220:	b.ne	402194 <printf@plt+0xcb4>  // b.any
  402224:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402228:	ldr	x0, [x0, #720]
  40222c:	bl	405cfc <printf@plt+0x481c>
  402230:	b	402084 <printf@plt+0xba4>
  402234:	cmp	w0, #0x73
  402238:	b.ne	402194 <printf@plt+0xcb4>  // b.any
  40223c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402240:	ldr	x0, [x0, #720]
  402244:	bl	405b90 <printf@plt+0x46b0>
  402248:	cbnz	w0, 402084 <printf@plt+0xba4>
  40224c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402250:	ldr	x1, [x0, #720]
  402254:	add	x0, sp, #0x80
  402258:	bl	40fe34 <printf@plt+0xe954>
  40225c:	mov	x3, x24
  402260:	mov	x2, x24
  402264:	add	x1, sp, #0x80
  402268:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  40226c:	add	x0, x0, #0xc88
  402270:	bl	4102e8 <printf@plt+0xee08>
  402274:	b	402084 <printf@plt+0xba4>
  402278:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40227c:	mov	w1, #0x1                   	// #1
  402280:	str	w1, [x0, #3444]
  402284:	b	402084 <printf@plt+0xba4>
  402288:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40228c:	ldr	x1, [x0, #720]
  402290:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402294:	add	x0, x0, #0x2a8
  402298:	bl	411914 <_ZdlPvm@@Base+0x2bc>
  40229c:	b	402084 <printf@plt+0xba4>
  4022a0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022a4:	ldr	x1, [x0, #3384]
  4022a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4022ac:	add	x0, x0, #0xc08
  4022b0:	bl	4014e0 <printf@plt>
  4022b4:	mov	w0, #0x0                   	// #0
  4022b8:	bl	401460 <exit@plt>
  4022bc:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4022c0:	ldr	x0, [x0, #720]
  4022c4:	ldrb	w1, [x0]
  4022c8:	cbz	w1, 4022d4 <printf@plt+0xdf4>
  4022cc:	ldrb	w0, [x0, #1]
  4022d0:	cbnz	w0, 4022f0 <printf@plt+0xe10>
  4022d4:	mov	x3, x24
  4022d8:	mov	x2, x24
  4022dc:	mov	x1, x24
  4022e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4022e4:	add	x0, x0, #0xc28
  4022e8:	bl	4102e8 <printf@plt+0xee08>
  4022ec:	b	402084 <printf@plt+0xba4>
  4022f0:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022f4:	add	x2, x2, #0xc38
  4022f8:	ldrb	w2, [x2, w1, sxtw]
  4022fc:	cbz	w2, 402324 <printf@plt+0xe44>
  402300:	add	x0, sp, #0x60
  402304:	bl	40fe7c <printf@plt+0xe99c>
  402308:	mov	x3, x24
  40230c:	mov	x2, x24
  402310:	add	x1, sp, #0x60
  402314:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402318:	add	x0, x0, #0xc50
  40231c:	bl	4102e8 <printf@plt+0xee08>
  402320:	b	402084 <printf@plt+0xba4>
  402324:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402328:	add	x2, x2, #0xc38
  40232c:	ldrb	w2, [x2, w0, sxtw]
  402330:	cbnz	w2, 402348 <printf@plt+0xe68>
  402334:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402338:	add	x2, x2, #0xd70
  40233c:	strb	w1, [x2, #8]
  402340:	strb	w0, [x2, #24]
  402344:	b	402084 <printf@plt+0xba4>
  402348:	mov	w1, w0
  40234c:	add	x0, sp, #0x70
  402350:	bl	40fe7c <printf@plt+0xe99c>
  402354:	mov	x3, x24
  402358:	mov	x2, x24
  40235c:	add	x1, sp, #0x70
  402360:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402364:	add	x0, x0, #0xc50
  402368:	bl	4102e8 <printf@plt+0xee08>
  40236c:	b	402084 <printf@plt+0xba4>
  402370:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402374:	add	x1, x1, #0xc70
  402378:	mov	x0, x23
  40237c:	bl	401400 <strcmp@plt>
  402380:	cbnz	w0, 402398 <printf@plt+0xeb8>
  402384:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402388:	mov	w2, #0x1                   	// #1
  40238c:	str	w2, [x1, #3440]
  402390:	mov	w25, w0
  402394:	b	402084 <printf@plt+0xba4>
  402398:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  40239c:	add	x1, x1, #0xc78
  4023a0:	mov	x0, x23
  4023a4:	bl	401400 <strcmp@plt>
  4023a8:	cbnz	w0, 402084 <printf@plt+0xba4>
  4023ac:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4023b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4023b4:	add	x1, x1, #0xc70
  4023b8:	str	x1, [x2, #3104]
  4023bc:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4023c0:	add	x3, x2, #0xd70
  4023c4:	mov	w1, #0x1                   	// #1
  4023c8:	str	w1, [x2, #3440]
  4023cc:	str	w1, [x3, #32]
  4023d0:	mov	w25, w0
  4023d4:	b	402084 <printf@plt+0xba4>
  4023d8:	ldr	w0, [sp, #88]
  4023dc:	bl	405c9c <printf@plt+0x47bc>
  4023e0:	b	402084 <printf@plt+0xba4>
  4023e4:	add	x2, sp, #0x58
  4023e8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4023ec:	add	x1, x1, #0xca0
  4023f0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4023f4:	ldr	x0, [x0, #720]
  4023f8:	bl	401390 <__isoc99_sscanf@plt>
  4023fc:	cmp	w0, #0x1
  402400:	b.eq	402430 <printf@plt+0xf50>  // b.none
  402404:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402408:	ldr	x1, [x0, #720]
  40240c:	add	x0, sp, #0xa0
  402410:	bl	40fe34 <printf@plt+0xe954>
  402414:	mov	x3, x24
  402418:	mov	x2, x24
  40241c:	add	x1, sp, #0xa0
  402420:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402424:	add	x0, x0, #0xca8
  402428:	bl	4102e8 <printf@plt+0xee08>
  40242c:	b	402084 <printf@plt+0xba4>
  402430:	ldr	w0, [sp, #88]
  402434:	bl	405f00 <printf@plt+0x4a20>
  402438:	b	402084 <printf@plt+0xba4>
  40243c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402440:	mov	w1, #0x1                   	// #1
  402444:	str	w1, [x0, #3476]
  402448:	b	402084 <printf@plt+0xba4>
  40244c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402450:	ldr	x0, [x0, #3424]
  402454:	bl	402004 <printf@plt+0xb24>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	401460 <exit@plt>
  402460:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402464:	ldr	x0, [x0, #3104]
  402468:	bl	402fe4 <printf@plt+0x1b04>
  40246c:	bl	4091a4 <printf@plt+0x7cc4>
  402470:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402474:	add	x0, x0, #0xd10
  402478:	bl	401250 <puts@plt>
  40247c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402480:	ldr	w0, [x0, #3440]
  402484:	cbz	w0, 4024c4 <printf@plt+0xfe4>
  402488:	cbnz	w25, 402508 <printf@plt+0x1028>
  40248c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402490:	ldr	w0, [x0, #3112]
  402494:	cmp	w0, w20
  402498:	b.ge	402544 <printf@plt+0x1064>  // b.tcont
  40249c:	sxtw	x21, w0
  4024a0:	mvn	w0, w0
  4024a4:	add	w20, w0, w20
  4024a8:	add	x22, x21, #0x1
  4024ac:	add	x22, x20, x22
  4024b0:	adrp	x24, 412000 <_ZdlPvm@@Base+0x9a8>
  4024b4:	add	x24, x24, #0xe58
  4024b8:	adrp	x25, 413000 <_ZdlPvm@@Base+0x19a8>
  4024bc:	add	x25, x25, #0xe48
  4024c0:	b	4025ec <printf@plt+0x110c>
  4024c4:	adrp	x22, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4024c8:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024cc:	ldr	x2, [x22, #696]
  4024d0:	ldr	x1, [x21, #3104]
  4024d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4024d8:	add	x0, x0, #0xd30
  4024dc:	bl	4014e0 <printf@plt>
  4024e0:	ldr	x2, [x22, #696]
  4024e4:	ldr	x1, [x21, #3104]
  4024e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4024ec:	add	x0, x0, #0xd90
  4024f0:	bl	4014e0 <printf@plt>
  4024f4:	ldr	x1, [x21, #3104]
  4024f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4024fc:	add	x0, x0, #0xde8
  402500:	bl	4014e0 <printf@plt>
  402504:	b	402488 <printf@plt+0xfa8>
  402508:	add	x2, sp, #0x58
  40250c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402510:	add	x1, x1, #0xe50
  402514:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402518:	add	x0, x0, #0x2a8
  40251c:	bl	411a1c <_ZdlPvm@@Base+0x3c4>
  402520:	mov	x21, x0
  402524:	cbz	x0, 40248c <printf@plt+0xfac>
  402528:	ldr	x1, [sp, #88]
  40252c:	bl	401854 <printf@plt+0x374>
  402530:	mov	x0, x21
  402534:	bl	401290 <fclose@plt>
  402538:	ldr	x0, [sp, #88]
  40253c:	bl	4012c0 <free@plt>
  402540:	b	40248c <printf@plt+0xfac>
  402544:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402548:	add	x1, x1, #0xe58
  40254c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402550:	ldr	x0, [x0, #3408]
  402554:	bl	401854 <printf@plt+0x374>
  402558:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40255c:	ldr	x0, [x0, #3416]
  402560:	bl	401490 <ferror@plt>
  402564:	cbnz	w0, 402578 <printf@plt+0x1098>
  402568:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40256c:	ldr	x0, [x0, #3416]
  402570:	bl	4013b0 <fflush@plt>
  402574:	tbz	w0, #31, 402594 <printf@plt+0x10b4>
  402578:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40257c:	add	x1, x1, #0x1f8
  402580:	mov	x3, x1
  402584:	mov	x2, x1
  402588:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  40258c:	add	x0, x0, #0xe78
  402590:	bl	410338 <printf@plt+0xee58>
  402594:	mov	w0, #0x0                   	// #0
  402598:	ldp	x19, x20, [sp, #16]
  40259c:	ldp	x21, x22, [sp, #32]
  4025a0:	ldp	x23, x24, [sp, #48]
  4025a4:	ldr	x25, [sp, #64]
  4025a8:	ldp	x29, x30, [sp], #208
  4025ac:	ret
  4025b0:	bl	4013d0 <__errno_location@plt>
  4025b4:	mov	x23, x0
  4025b8:	str	wzr, [x0]
  4025bc:	mov	x1, x25
  4025c0:	ldr	x0, [x19, x21, lsl #3]
  4025c4:	bl	4013e0 <fopen@plt>
  4025c8:	mov	x20, x0
  4025cc:	cbz	x0, 402610 <printf@plt+0x1130>
  4025d0:	ldr	x1, [x19, x21, lsl #3]
  4025d4:	bl	401854 <printf@plt+0x374>
  4025d8:	mov	x0, x20
  4025dc:	bl	401290 <fclose@plt>
  4025e0:	add	x21, x21, #0x1
  4025e4:	cmp	x21, x22
  4025e8:	b.eq	402558 <printf@plt+0x1078>  // b.none
  4025ec:	mov	x1, x24
  4025f0:	ldr	x0, [x19, x21, lsl #3]
  4025f4:	bl	401400 <strcmp@plt>
  4025f8:	cbnz	w0, 4025b0 <printf@plt+0x10d0>
  4025fc:	mov	x1, x24
  402600:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402604:	ldr	x0, [x0, #3408]
  402608:	bl	401854 <printf@plt+0x374>
  40260c:	b	4025e0 <printf@plt+0x1100>
  402610:	ldr	x1, [x19, x21, lsl #3]
  402614:	add	x0, sp, #0xb0
  402618:	bl	40fe34 <printf@plt+0xe954>
  40261c:	ldr	w0, [x23]
  402620:	bl	4012f0 <strerror@plt>
  402624:	mov	x1, x0
  402628:	add	x0, sp, #0xc0
  40262c:	bl	40fe34 <printf@plt+0xe954>
  402630:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x32a0>
  402634:	add	x3, x3, #0x1f8
  402638:	add	x2, sp, #0xc0
  40263c:	add	x1, sp, #0xb0
  402640:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  402644:	add	x0, x0, #0xe60
  402648:	bl	410338 <printf@plt+0xee58>
  40264c:	b	4025e0 <printf@plt+0x1100>
  402650:	stp	x29, x30, [sp, #-16]!
  402654:	mov	x29, sp
  402658:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40265c:	add	x0, x0, #0xd70
  402660:	add	x0, x0, #0x30
  402664:	bl	40fafc <printf@plt+0xe61c>
  402668:	ldp	x29, x30, [sp], #16
  40266c:	ret
  402670:	mov	w0, #0x0                   	// #0
  402674:	ret
  402678:	ldr	x3, [x0, #24]
  40267c:	str	x3, [x1]
  402680:	ldr	w0, [x0, #32]
  402684:	str	w0, [x2]
  402688:	mov	w0, #0x1                   	// #1
  40268c:	ret
  402690:	ldr	x1, [x0, #24]
  402694:	cbz	x1, 4026b0 <printf@plt+0x11d0>
  402698:	ldrb	w2, [x1]
  40269c:	cbz	w2, 4026b8 <printf@plt+0x11d8>
  4026a0:	add	x2, x1, #0x1
  4026a4:	str	x2, [x0, #24]
  4026a8:	ldrb	w0, [x1]
  4026ac:	ret
  4026b0:	mov	w0, #0xffffffff            	// #-1
  4026b4:	b	4026ac <printf@plt+0x11cc>
  4026b8:	mov	w0, #0xffffffff            	// #-1
  4026bc:	b	4026ac <printf@plt+0x11cc>
  4026c0:	ldr	x0, [x0, #24]
  4026c4:	cbz	x0, 4026d8 <printf@plt+0x11f8>
  4026c8:	ldrb	w0, [x0]
  4026cc:	cmp	w0, #0x0
  4026d0:	csinv	w0, w0, wzr, ne  // ne = any
  4026d4:	ret
  4026d8:	mov	w0, #0xffffffff            	// #-1
  4026dc:	b	4026d4 <printf@plt+0x11f4>
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	mov	x29, sp
  4026e8:	str	x19, [sp, #16]
  4026ec:	mov	x19, x0
  4026f0:	bl	402690 <printf@plt+0x11b0>
  4026f4:	cmp	w0, #0xa
  4026f8:	b.eq	402708 <printf@plt+0x1228>  // b.none
  4026fc:	ldr	x19, [sp, #16]
  402700:	ldp	x29, x30, [sp], #32
  402704:	ret
  402708:	ldr	w1, [x19, #40]
  40270c:	add	w1, w1, #0x1
  402710:	str	w1, [x19, #40]
  402714:	b	4026fc <printf@plt+0x121c>
  402718:	ldr	x3, [x0, #32]
  40271c:	str	x3, [x1]
  402720:	ldr	w0, [x0, #40]
  402724:	str	w0, [x2]
  402728:	mov	w0, #0x1                   	// #1
  40272c:	ret
  402730:	ldr	x1, [x0, #32]
  402734:	cbz	x1, 402754 <printf@plt+0x1274>
  402738:	ldrb	w2, [x1]
  40273c:	cbz	w2, 402750 <printf@plt+0x1270>
  402740:	add	x2, x1, #0x1
  402744:	str	x2, [x0, #32]
  402748:	ldrb	w0, [x1]
  40274c:	b	4027e0 <printf@plt+0x1300>
  402750:	str	xzr, [x0, #32]
  402754:	ldr	x3, [x0, #24]
  402758:	cbz	x3, 4027e4 <printf@plt+0x1304>
  40275c:	ldrb	w4, [x3]
  402760:	sub	w1, w4, #0xe
  402764:	and	w1, w1, #0xff
  402768:	cmp	w1, #0x8
  40276c:	b.hi	4027d0 <printf@plt+0x12f0>  // b.pmore
  402770:	ldr	w5, [x0, #40]
  402774:	add	x2, x3, #0x1
  402778:	b	402794 <printf@plt+0x12b4>
  40277c:	ldrb	w4, [x3]
  402780:	add	x2, x2, #0x1
  402784:	sub	w1, w4, #0xe
  402788:	and	w1, w1, #0xff
  40278c:	cmp	w1, #0x8
  402790:	b.hi	4027d0 <printf@plt+0x12f0>  // b.pmore
  402794:	mov	x3, x2
  402798:	str	x2, [x0, #24]
  40279c:	ldurb	w1, [x2, #-1]
  4027a0:	sub	w1, w1, #0xe
  4027a4:	cmp	w5, w1
  4027a8:	b.le	40277c <printf@plt+0x129c>
  4027ac:	add	x1, x0, w1, sxtw #3
  4027b0:	ldr	x1, [x1, #48]
  4027b4:	cbz	x1, 40277c <printf@plt+0x129c>
  4027b8:	ldrb	w4, [x1]
  4027bc:	cbz	w4, 40277c <printf@plt+0x129c>
  4027c0:	add	x2, x1, #0x1
  4027c4:	str	x2, [x0, #32]
  4027c8:	ldrb	w0, [x1]
  4027cc:	b	4027e0 <printf@plt+0x1300>
  4027d0:	cbz	w4, 4027ec <printf@plt+0x130c>
  4027d4:	add	x1, x3, #0x1
  4027d8:	str	x1, [x0, #24]
  4027dc:	ldrb	w0, [x3]
  4027e0:	ret
  4027e4:	mov	w0, #0xffffffff            	// #-1
  4027e8:	b	4027e0 <printf@plt+0x1300>
  4027ec:	mov	w0, #0xffffffff            	// #-1
  4027f0:	b	4027e0 <printf@plt+0x1300>
  4027f4:	ldr	x1, [x0, #32]
  4027f8:	cbz	x1, 402808 <printf@plt+0x1328>
  4027fc:	ldrb	w3, [x1]
  402800:	cbnz	w3, 402830 <printf@plt+0x1350>
  402804:	str	xzr, [x0, #32]
  402808:	ldr	x2, [x0, #24]
  40280c:	cbz	x2, 402894 <printf@plt+0x13b4>
  402810:	ldrb	w3, [x2]
  402814:	sub	w1, w3, #0xe
  402818:	and	w1, w1, #0xff
  40281c:	cmp	w1, #0x8
  402820:	b.hi	402888 <printf@plt+0x13a8>  // b.pmore
  402824:	ldr	w4, [x0, #40]
  402828:	add	x2, x2, #0x1
  40282c:	b	402850 <printf@plt+0x1370>
  402830:	mov	w0, w3
  402834:	b	402890 <printf@plt+0x13b0>
  402838:	ldrb	w3, [x3]
  40283c:	add	x2, x2, #0x1
  402840:	sub	w1, w3, #0xe
  402844:	and	w1, w1, #0xff
  402848:	cmp	w1, #0x8
  40284c:	b.hi	402888 <printf@plt+0x13a8>  // b.pmore
  402850:	mov	x3, x2
  402854:	str	x2, [x0, #24]
  402858:	ldurb	w1, [x2, #-1]
  40285c:	sub	w1, w1, #0xe
  402860:	cmp	w4, w1
  402864:	b.le	402838 <printf@plt+0x1358>
  402868:	add	x1, x0, w1, sxtw #3
  40286c:	ldr	x1, [x1, #48]
  402870:	cbz	x1, 402838 <printf@plt+0x1358>
  402874:	ldrb	w5, [x1]
  402878:	cbz	w5, 402838 <printf@plt+0x1358>
  40287c:	str	x1, [x0, #32]
  402880:	ldrb	w0, [x1]
  402884:	b	402890 <printf@plt+0x13b0>
  402888:	cmp	w3, #0x0
  40288c:	csinv	w0, w3, wzr, ne  // ne = any
  402890:	ret
  402894:	mov	w0, #0xffffffff            	// #-1
  402898:	b	402890 <printf@plt+0x13b0>
  40289c:	stp	x29, x30, [sp, #-32]!
  4028a0:	mov	x29, sp
  4028a4:	stp	x19, x20, [sp, #16]
  4028a8:	mov	x20, x0
  4028ac:	ldr	w0, [x0, #8]
  4028b0:	cbz	w0, 4028d8 <printf@plt+0x13f8>
  4028b4:	mov	w19, #0x0                   	// #0
  4028b8:	ldr	x1, [x20]
  4028bc:	ubfiz	x0, x19, #4, #32
  4028c0:	ldr	x0, [x1, x0]
  4028c4:	bl	4012c0 <free@plt>
  4028c8:	add	w19, w19, #0x1
  4028cc:	ldr	w0, [x20, #8]
  4028d0:	cmp	w0, w19
  4028d4:	b.hi	4028b8 <printf@plt+0x13d8>  // b.pmore
  4028d8:	ldr	x0, [x20]
  4028dc:	cbz	x0, 4028e4 <printf@plt+0x1404>
  4028e0:	bl	4013c0 <_ZdaPv@plt>
  4028e4:	ldp	x19, x20, [sp, #16]
  4028e8:	ldp	x29, x30, [sp], #32
  4028ec:	ret
  4028f0:	stp	x29, x30, [sp, #-32]!
  4028f4:	mov	x29, sp
  4028f8:	stp	x19, x20, [sp, #16]
  4028fc:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  402900:	add	x19, x19, #0xda8
  402904:	add	x19, x19, #0x40
  402908:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40290c:	add	x20, x20, #0xda8
  402910:	sub	x19, x19, #0x10
  402914:	mov	x0, x19
  402918:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  40291c:	cmp	x19, x20
  402920:	b.ne	402910 <printf@plt+0x1430>  // b.any
  402924:	ldp	x19, x20, [sp, #16]
  402928:	ldp	x29, x30, [sp], #32
  40292c:	ret
  402930:	stp	x29, x30, [sp, #-48]!
  402934:	mov	x29, sp
  402938:	stp	x19, x20, [sp, #16]
  40293c:	mov	x20, x0
  402940:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  402944:	add	x0, x0, #0x1b0
  402948:	str	x0, [x20]
  40294c:	ldr	w0, [x20, #40]
  402950:	cmp	w0, #0x0
  402954:	b.le	40298c <printf@plt+0x14ac>
  402958:	str	x21, [sp, #32]
  40295c:	mov	x19, #0x0                   	// #0
  402960:	add	x21, x20, #0x30
  402964:	b	40297c <printf@plt+0x149c>
  402968:	bl	4013c0 <_ZdaPv@plt>
  40296c:	add	x19, x19, #0x1
  402970:	ldr	w1, [x20, #40]
  402974:	cmp	w1, w19
  402978:	b.le	402988 <printf@plt+0x14a8>
  40297c:	ldr	x0, [x21, x19, lsl #3]
  402980:	cbnz	x0, 402968 <printf@plt+0x1488>
  402984:	b	40296c <printf@plt+0x148c>
  402988:	ldr	x21, [sp, #32]
  40298c:	ldr	x0, [x20, #16]
  402990:	cbz	x0, 402998 <printf@plt+0x14b8>
  402994:	bl	4013c0 <_ZdaPv@plt>
  402998:	ldp	x19, x20, [sp, #16]
  40299c:	ldp	x29, x30, [sp], #48
  4029a0:	ret
  4029a4:	stp	x29, x30, [sp, #-32]!
  4029a8:	mov	x29, sp
  4029ac:	str	x19, [sp, #16]
  4029b0:	mov	x19, x0
  4029b4:	bl	402930 <printf@plt+0x1450>
  4029b8:	mov	x1, #0x78                  	// #120
  4029bc:	mov	x0, x19
  4029c0:	bl	411658 <_ZdlPvm@@Base>
  4029c4:	ldr	x19, [sp, #16]
  4029c8:	ldp	x29, x30, [sp], #32
  4029cc:	ret
  4029d0:	stp	x29, x30, [sp, #-16]!
  4029d4:	mov	x29, sp
  4029d8:	ldr	x0, [x0, #16]
  4029dc:	bl	4012c0 <free@plt>
  4029e0:	ldp	x29, x30, [sp], #16
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-32]!
  4029ec:	mov	x29, sp
  4029f0:	str	x19, [sp, #16]
  4029f4:	mov	x19, x0
  4029f8:	bl	4029d0 <printf@plt+0x14f0>
  4029fc:	mov	x1, #0x20                  	// #32
  402a00:	mov	x0, x19
  402a04:	bl	411658 <_ZdlPvm@@Base>
  402a08:	ldr	x19, [sp, #16]
  402a0c:	ldp	x29, x30, [sp], #32
  402a10:	ret
  402a14:	stp	x29, x30, [sp, #-32]!
  402a18:	mov	x29, sp
  402a1c:	str	x19, [sp, #16]
  402a20:	mov	x19, x0
  402a24:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  402a28:	add	x0, x0, #0x178
  402a2c:	str	x0, [x19]
  402a30:	ldr	x0, [x19, #32]
  402a34:	bl	4012c0 <free@plt>
  402a38:	mov	x0, x19
  402a3c:	bl	4029d0 <printf@plt+0x14f0>
  402a40:	ldr	x19, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #32
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-32]!
  402a50:	mov	x29, sp
  402a54:	str	x19, [sp, #16]
  402a58:	mov	x19, x0
  402a5c:	bl	402a14 <printf@plt+0x1534>
  402a60:	mov	x1, #0x30                  	// #48
  402a64:	mov	x0, x19
  402a68:	bl	411658 <_ZdlPvm@@Base>
  402a6c:	ldr	x19, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-32]!
  402a7c:	mov	x29, sp
  402a80:	str	x19, [sp, #16]
  402a84:	mov	x19, x0
  402a88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  402a8c:	add	x0, x0, #0x108
  402a90:	str	x0, [x19]
  402a94:	ldr	x0, [x19, #24]
  402a98:	cbz	x0, 402aa0 <printf@plt+0x15c0>
  402a9c:	bl	4013c0 <_ZdaPv@plt>
  402aa0:	ldr	x0, [x19, #16]
  402aa4:	bl	401290 <fclose@plt>
  402aa8:	add	x0, x19, #0x28
  402aac:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  402ab0:	ldr	x19, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #32
  402ab8:	ret
  402abc:	stp	x29, x30, [sp, #-32]!
  402ac0:	mov	x29, sp
  402ac4:	str	x19, [sp, #16]
  402ac8:	mov	x19, x0
  402acc:	bl	402a78 <printf@plt+0x1598>
  402ad0:	mov	x1, #0x40                  	// #64
  402ad4:	mov	x0, x19
  402ad8:	bl	411658 <_ZdlPvm@@Base>
  402adc:	ldr	x19, [sp, #16]
  402ae0:	ldp	x29, x30, [sp], #32
  402ae4:	ret
  402ae8:	mov	w1, #0x1                   	// #1
  402aec:	strb	w1, [x0]
  402af0:	strb	wzr, [x0, #1]
  402af4:	str	xzr, [x0, #8]
  402af8:	ret
  402afc:	ldrb	w1, [x0]
  402b00:	cbnz	w1, 402b08 <printf@plt+0x1628>
  402b04:	ret
  402b08:	stp	x29, x30, [sp, #-16]!
  402b0c:	mov	x29, sp
  402b10:	ldr	x0, [x0, #8]
  402b14:	bl	4012c0 <free@plt>
  402b18:	ldp	x29, x30, [sp], #16
  402b1c:	ret
  402b20:	str	xzr, [x0]
  402b24:	str	xzr, [x0, #8]
  402b28:	ret
  402b2c:	stp	x29, x30, [sp, #-32]!
  402b30:	mov	x29, sp
  402b34:	str	x19, [sp, #16]
  402b38:	mov	x19, x0
  402b3c:	mov	w0, #0x11                  	// #17
  402b40:	str	w0, [x19, #8]
  402b44:	mov	x0, #0x110                 	// #272
  402b48:	bl	401220 <_Znam@plt>
  402b4c:	mov	x1, x0
  402b50:	add	x2, x0, #0x110
  402b54:	str	xzr, [x1]
  402b58:	str	xzr, [x1, #8]
  402b5c:	add	x1, x1, #0x10
  402b60:	cmp	x1, x2
  402b64:	b.ne	402b54 <printf@plt+0x1674>  // b.any
  402b68:	str	x0, [x19]
  402b6c:	str	wzr, [x19, #12]
  402b70:	ldr	x19, [sp, #16]
  402b74:	ldp	x29, x30, [sp], #32
  402b78:	ret
  402b7c:	stp	x29, x30, [sp, #-96]!
  402b80:	mov	x29, sp
  402b84:	stp	x19, x20, [sp, #16]
  402b88:	stp	x21, x22, [sp, #32]
  402b8c:	stp	x23, x24, [sp, #48]
  402b90:	stp	x25, x26, [sp, #64]
  402b94:	stp	x27, x28, [sp, #80]
  402b98:	mov	x24, x0
  402b9c:	mov	x23, x1
  402ba0:	mov	x27, x2
  402ba4:	cbz	x1, 402c60 <printf@plt+0x1780>
  402ba8:	mov	x0, x23
  402bac:	bl	411674 <_ZdlPvm@@Base+0x1c>
  402bb0:	mov	x26, x0
  402bb4:	ldr	w25, [x24, #8]
  402bb8:	mov	w0, w25
  402bbc:	udiv	x19, x26, x0
  402bc0:	msub	x19, x19, x0, x26
  402bc4:	mov	w20, w19
  402bc8:	ldr	x21, [x24]
  402bcc:	lsl	x19, x19, #4
  402bd0:	add	x28, x21, x19
  402bd4:	ldr	x0, [x21, x19]
  402bd8:	cbz	x0, 402c0c <printf@plt+0x172c>
  402bdc:	sub	w22, w25, #0x1
  402be0:	mov	x1, x23
  402be4:	bl	401400 <strcmp@plt>
  402be8:	cbz	w0, 402c74 <printf@plt+0x1794>
  402bec:	sub	w19, w20, #0x1
  402bf0:	cmp	w20, #0x0
  402bf4:	csel	w20, w19, w22, ne  // ne = any
  402bf8:	csel	w19, w19, w22, ne  // ne = any
  402bfc:	lsl	x19, x19, #4
  402c00:	add	x28, x21, x19
  402c04:	ldr	x0, [x21, x19]
  402c08:	cbnz	x0, 402be0 <printf@plt+0x1700>
  402c0c:	cbz	x27, 402dd8 <printf@plt+0x18f8>
  402c10:	ldr	w0, [x24, #12]
  402c14:	cmp	w25, w0, lsl #2
  402c18:	b.ls	402ca0 <printf@plt+0x17c0>  // b.plast
  402c1c:	mov	x0, x23
  402c20:	bl	401260 <strlen@plt>
  402c24:	add	x0, x0, #0x1
  402c28:	bl	401420 <malloc@plt>
  402c2c:	mov	x19, x0
  402c30:	mov	x1, x23
  402c34:	bl	401300 <strcpy@plt>
  402c38:	ubfiz	x20, x20, #4, #32
  402c3c:	ldr	x0, [x24]
  402c40:	str	x19, [x0, x20]
  402c44:	ldr	x0, [x24]
  402c48:	add	x20, x0, x20
  402c4c:	str	x27, [x20, #8]
  402c50:	ldr	w0, [x24, #12]
  402c54:	add	w0, w0, #0x1
  402c58:	str	w0, [x24, #12]
  402c5c:	b	402c80 <printf@plt+0x17a0>
  402c60:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402c64:	add	x1, x1, #0xef8
  402c68:	mov	w0, #0x36                  	// #54
  402c6c:	bl	40f9cc <printf@plt+0xe4ec>
  402c70:	b	402ba8 <printf@plt+0x16c8>
  402c74:	str	x27, [x28, #8]
  402c78:	ldr	x0, [x24]
  402c7c:	ldr	x19, [x0, x19]
  402c80:	mov	x0, x19
  402c84:	ldp	x19, x20, [sp, #16]
  402c88:	ldp	x21, x22, [sp, #32]
  402c8c:	ldp	x23, x24, [sp, #48]
  402c90:	ldp	x25, x26, [sp, #64]
  402c94:	ldp	x27, x28, [sp, #80]
  402c98:	ldp	x29, x30, [sp], #96
  402c9c:	ret
  402ca0:	mov	w0, w25
  402ca4:	bl	4116e8 <_ZdlPvm@@Base+0x90>
  402ca8:	str	w0, [x24, #8]
  402cac:	mov	w19, w0
  402cb0:	ubfiz	x0, x0, #4, #32
  402cb4:	bl	401220 <_Znam@plt>
  402cb8:	subs	x2, x19, #0x1
  402cbc:	b.mi	402cd8 <printf@plt+0x17f8>  // b.first
  402cc0:	mov	x1, x0
  402cc4:	str	xzr, [x1]
  402cc8:	str	xzr, [x1, #8]
  402ccc:	add	x1, x1, #0x10
  402cd0:	subs	x2, x2, #0x1
  402cd4:	b.pl	402cc4 <printf@plt+0x17e4>  // b.nfrst
  402cd8:	str	x0, [x24]
  402cdc:	cbz	w25, 402d84 <printf@plt+0x18a4>
  402ce0:	mov	x19, x21
  402ce4:	sub	w20, w25, #0x1
  402ce8:	add	x0, x21, #0x10
  402cec:	add	x20, x0, x20, lsl #4
  402cf0:	b	402d68 <printf@plt+0x1888>
  402cf4:	bl	411674 <_ZdlPvm@@Base+0x1c>
  402cf8:	ldr	w2, [x24, #8]
  402cfc:	mov	w3, w2
  402d00:	udiv	x1, x0, x3
  402d04:	msub	x0, x1, x3, x0
  402d08:	mov	w1, w0
  402d0c:	ldr	x3, [x24]
  402d10:	lsl	x0, x0, #4
  402d14:	add	x5, x3, x0
  402d18:	ldr	x4, [x3, x0]
  402d1c:	cbz	x4, 402d44 <printf@plt+0x1864>
  402d20:	sub	w2, w2, #0x1
  402d24:	sub	w0, w1, #0x1
  402d28:	cmp	w1, #0x0
  402d2c:	csel	w1, w0, w2, ne  // ne = any
  402d30:	csel	w0, w0, w2, ne  // ne = any
  402d34:	lsl	x0, x0, #4
  402d38:	add	x5, x3, x0
  402d3c:	ldr	x4, [x3, x0]
  402d40:	cbnz	x4, 402d24 <printf@plt+0x1844>
  402d44:	ldr	x1, [x22]
  402d48:	str	x1, [x5]
  402d4c:	ldr	x2, [x22, #8]
  402d50:	ldr	x1, [x24]
  402d54:	add	x0, x1, x0
  402d58:	str	x2, [x0, #8]
  402d5c:	add	x19, x19, #0x10
  402d60:	cmp	x19, x20
  402d64:	b.eq	402d84 <printf@plt+0x18a4>  // b.none
  402d68:	mov	x22, x19
  402d6c:	ldr	x0, [x19]
  402d70:	cbz	x0, 402d5c <printf@plt+0x187c>
  402d74:	ldr	x1, [x19, #8]
  402d78:	cbnz	x1, 402cf4 <printf@plt+0x1814>
  402d7c:	bl	4012c0 <free@plt>
  402d80:	b	402d5c <printf@plt+0x187c>
  402d84:	ldr	w1, [x24, #8]
  402d88:	mov	w2, w1
  402d8c:	udiv	x0, x26, x2
  402d90:	msub	x26, x0, x2, x26
  402d94:	mov	w20, w26
  402d98:	ldr	x2, [x24]
  402d9c:	lsl	x26, x26, #4
  402da0:	ldr	x0, [x2, x26]
  402da4:	cbz	x0, 402dc8 <printf@plt+0x18e8>
  402da8:	sub	w1, w1, #0x1
  402dac:	sub	w0, w20, #0x1
  402db0:	cmp	w20, #0x0
  402db4:	csel	w20, w0, w1, ne  // ne = any
  402db8:	csel	w0, w0, w1, ne  // ne = any
  402dbc:	lsl	x0, x0, #4
  402dc0:	ldr	x0, [x2, x0]
  402dc4:	cbnz	x0, 402dac <printf@plt+0x18cc>
  402dc8:	cbz	x21, 402c1c <printf@plt+0x173c>
  402dcc:	mov	x0, x21
  402dd0:	bl	4013c0 <_ZdaPv@plt>
  402dd4:	b	402c1c <printf@plt+0x173c>
  402dd8:	mov	x19, x27
  402ddc:	b	402c80 <printf@plt+0x17a0>
  402de0:	stp	x29, x30, [sp, #-64]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	stp	x21, x22, [sp, #32]
  402df0:	str	x23, [sp, #48]
  402df4:	mov	x21, x0
  402df8:	mov	x22, x1
  402dfc:	cbz	x1, 402e64 <printf@plt+0x1984>
  402e00:	mov	x0, x22
  402e04:	bl	411674 <_ZdlPvm@@Base+0x1c>
  402e08:	ldr	w20, [x21, #8]
  402e0c:	mov	w2, w20
  402e10:	udiv	x1, x0, x2
  402e14:	msub	x1, x1, x2, x0
  402e18:	mov	w19, w1
  402e1c:	ldr	x21, [x21]
  402e20:	lsl	x0, x1, #4
  402e24:	add	x23, x21, x0
  402e28:	ldr	x0, [x21, x0]
  402e2c:	cbz	x0, 402e7c <printf@plt+0x199c>
  402e30:	sub	w20, w20, #0x1
  402e34:	mov	x1, x22
  402e38:	bl	401400 <strcmp@plt>
  402e3c:	cbz	w0, 402e78 <printf@plt+0x1998>
  402e40:	sub	w0, w19, #0x1
  402e44:	cmp	w19, #0x0
  402e48:	csel	w19, w0, w20, ne  // ne = any
  402e4c:	csel	w0, w0, w20, ne  // ne = any
  402e50:	lsl	x0, x0, #4
  402e54:	add	x23, x21, x0
  402e58:	ldr	x0, [x21, x0]
  402e5c:	cbnz	x0, 402e34 <printf@plt+0x1954>
  402e60:	b	402e7c <printf@plt+0x199c>
  402e64:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402e68:	add	x1, x1, #0xef8
  402e6c:	mov	w0, #0x36                  	// #54
  402e70:	bl	40f9cc <printf@plt+0xe4ec>
  402e74:	b	402e00 <printf@plt+0x1920>
  402e78:	ldr	x0, [x23, #8]
  402e7c:	ldp	x19, x20, [sp, #16]
  402e80:	ldp	x21, x22, [sp, #32]
  402e84:	ldr	x23, [sp, #48]
  402e88:	ldp	x29, x30, [sp], #64
  402e8c:	ret
  402e90:	stp	x29, x30, [sp, #-80]!
  402e94:	mov	x29, sp
  402e98:	stp	x19, x20, [sp, #16]
  402e9c:	stp	x21, x22, [sp, #32]
  402ea0:	stp	x23, x24, [sp, #48]
  402ea4:	stp	x25, x26, [sp, #64]
  402ea8:	mov	x25, x0
  402eac:	mov	x26, x1
  402eb0:	ldr	x23, [x1]
  402eb4:	cbz	x23, 402f18 <printf@plt+0x1a38>
  402eb8:	mov	x0, x23
  402ebc:	bl	411674 <_ZdlPvm@@Base+0x1c>
  402ec0:	ldr	w22, [x25, #8]
  402ec4:	mov	w1, w22
  402ec8:	udiv	x19, x0, x1
  402ecc:	msub	x19, x19, x1, x0
  402ed0:	mov	w21, w19
  402ed4:	ldr	x24, [x25]
  402ed8:	lsl	x19, x19, #4
  402edc:	ldr	x20, [x24, x19]
  402ee0:	cbz	x20, 402f3c <printf@plt+0x1a5c>
  402ee4:	sub	w22, w22, #0x1
  402ee8:	mov	x1, x23
  402eec:	mov	x0, x20
  402ef0:	bl	401400 <strcmp@plt>
  402ef4:	cbz	w0, 402f2c <printf@plt+0x1a4c>
  402ef8:	sub	w2, w21, #0x1
  402efc:	cmp	w21, #0x0
  402f00:	csel	w21, w2, w22, ne  // ne = any
  402f04:	csel	w2, w2, w22, ne  // ne = any
  402f08:	lsl	x19, x2, #4
  402f0c:	ldr	x20, [x24, x19]
  402f10:	cbnz	x20, 402ee8 <printf@plt+0x1a08>
  402f14:	b	402f3c <printf@plt+0x1a5c>
  402f18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  402f1c:	add	x1, x1, #0xef8
  402f20:	mov	w0, #0x36                  	// #54
  402f24:	bl	40f9cc <printf@plt+0xe4ec>
  402f28:	b	402eb8 <printf@plt+0x19d8>
  402f2c:	str	x20, [x26]
  402f30:	ldr	x0, [x25]
  402f34:	add	x19, x0, x19
  402f38:	ldr	x20, [x19, #8]
  402f3c:	mov	x0, x20
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x21, x22, [sp, #32]
  402f48:	ldp	x23, x24, [sp, #48]
  402f4c:	ldp	x25, x26, [sp, #64]
  402f50:	ldp	x29, x30, [sp], #80
  402f54:	ret
  402f58:	str	x1, [x0]
  402f5c:	str	wzr, [x0, #8]
  402f60:	ret
  402f64:	ldr	x3, [x0]
  402f68:	ldr	w6, [x3, #8]
  402f6c:	ldr	x7, [x3]
  402f70:	ldr	w4, [x0, #8]
  402f74:	cmp	w6, w4
  402f78:	b.ls	402fdc <printf@plt+0x1afc>  // b.plast
  402f7c:	add	w3, w4, #0x1
  402f80:	ubfiz	x4, x4, #4, #32
  402f84:	add	x4, x7, x4
  402f88:	b	402f90 <printf@plt+0x1ab0>
  402f8c:	mov	w3, w5
  402f90:	ldr	x5, [x4]
  402f94:	cbnz	x5, 402fb4 <printf@plt+0x1ad4>
  402f98:	str	w3, [x0, #8]
  402f9c:	add	w5, w3, #0x1
  402fa0:	add	x4, x4, #0x10
  402fa4:	cmp	w3, w6
  402fa8:	b.ne	402f8c <printf@plt+0x1aac>  // b.any
  402fac:	mov	w0, #0x0                   	// #0
  402fb0:	b	402fd8 <printf@plt+0x1af8>
  402fb4:	str	x5, [x1]
  402fb8:	ldr	w1, [x0, #8]
  402fbc:	add	x7, x7, x1, lsl #4
  402fc0:	ldr	x1, [x7, #8]
  402fc4:	str	x1, [x2]
  402fc8:	ldr	w1, [x0, #8]
  402fcc:	add	w1, w1, #0x1
  402fd0:	str	w1, [x0, #8]
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	ret
  402fdc:	mov	w0, #0x0                   	// #0
  402fe0:	b	402fd8 <printf@plt+0x1af8>
  402fe4:	stp	x29, x30, [sp, #-80]!
  402fe8:	mov	x29, sp
  402fec:	stp	x19, x20, [sp, #16]
  402ff0:	stp	x21, x22, [sp, #32]
  402ff4:	stp	x23, x24, [sp, #48]
  402ff8:	str	x25, [sp, #64]
  402ffc:	mov	x22, x0
  403000:	adrp	x19, 414000 <_ZdlPvm@@Base+0x29a8>
  403004:	add	x19, x19, #0x1d8
  403008:	add	x24, x19, #0x390
  40300c:	mov	x23, #0x18                  	// #24
  403010:	mov	x21, #0x1                   	// #1
  403014:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403018:	add	x20, x20, #0xda8
  40301c:	add	x20, x20, #0x40
  403020:	mov	x0, x23
  403024:	bl	401220 <_Znam@plt>
  403028:	mov	x2, x0
  40302c:	str	x21, [x2], #8
  403030:	strb	wzr, [x2, #1]
  403034:	str	xzr, [x2, #8]
  403038:	strb	wzr, [x0, #8]
  40303c:	ldr	w0, [x19, #8]
  403040:	str	w0, [x2, #8]
  403044:	ldr	x1, [x19], #16
  403048:	mov	x0, x20
  40304c:	bl	402b7c <printf@plt+0x169c>
  403050:	cmp	x24, x19
  403054:	b.ne	403020 <printf@plt+0x1b40>  // b.any
  403058:	adrp	x23, 414000 <_ZdlPvm@@Base+0x29a8>
  40305c:	add	x23, x23, #0x1d8
  403060:	add	x20, x23, #0x390
  403064:	add	x23, x23, #0xac0
  403068:	mov	x25, #0x18                  	// #24
  40306c:	mov	x21, #0x1                   	// #1
  403070:	adrp	x24, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403074:	add	x24, x24, #0xda8
  403078:	add	x24, x24, #0x40
  40307c:	mov	x0, x25
  403080:	bl	401220 <_Znam@plt>
  403084:	mov	x19, x0
  403088:	str	x21, [x19], #8
  40308c:	strb	wzr, [x19, #1]
  403090:	str	xzr, [x19, #8]
  403094:	strb	w21, [x0, #8]
  403098:	ldr	x0, [x20, #8]
  40309c:	bl	412984 <_ZdlPvm@@Base+0x132c>
  4030a0:	str	x0, [x19, #8]
  4030a4:	strb	w21, [x19, #1]
  4030a8:	mov	x2, x19
  4030ac:	ldr	x1, [x20], #16
  4030b0:	mov	x0, x24
  4030b4:	bl	402b7c <printf@plt+0x169c>
  4030b8:	cmp	x20, x23
  4030bc:	b.ne	40307c <printf@plt+0x1b9c>  // b.any
  4030c0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4030c4:	ldr	w0, [x0, #3440]
  4030c8:	cbnz	w0, 403194 <printf@plt+0x1cb4>
  4030cc:	adrp	x23, 414000 <_ZdlPvm@@Base+0x29a8>
  4030d0:	add	x23, x23, #0x1d8
  4030d4:	add	x20, x23, #0xac0
  4030d8:	add	x23, x23, #0xbc0
  4030dc:	mov	x25, #0x18                  	// #24
  4030e0:	mov	x21, #0x1                   	// #1
  4030e4:	adrp	x24, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4030e8:	add	x24, x24, #0xda8
  4030ec:	add	x24, x24, #0x40
  4030f0:	mov	x0, x25
  4030f4:	bl	401220 <_Znam@plt>
  4030f8:	mov	x19, x0
  4030fc:	str	x21, [x19], #8
  403100:	strb	wzr, [x19, #1]
  403104:	str	xzr, [x19, #8]
  403108:	strb	w21, [x0, #8]
  40310c:	ldr	x0, [x20, #8]
  403110:	bl	412984 <_ZdlPvm@@Base+0x132c>
  403114:	str	x0, [x19, #8]
  403118:	strb	w21, [x19, #1]
  40311c:	mov	x2, x19
  403120:	ldr	x1, [x20], #16
  403124:	mov	x0, x24
  403128:	bl	402b7c <printf@plt+0x169c>
  40312c:	cmp	x23, x20
  403130:	b.ne	4030f0 <printf@plt+0x1c10>  // b.any
  403134:	mov	x0, #0x18                  	// #24
  403138:	bl	401220 <_Znam@plt>
  40313c:	mov	x1, #0x1                   	// #1
  403140:	mov	x19, x0
  403144:	str	x1, [x19], #8
  403148:	strb	wzr, [x19, #1]
  40314c:	str	xzr, [x19, #8]
  403150:	strb	w1, [x0, #8]
  403154:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403158:	add	x0, x0, #0xf10
  40315c:	bl	412984 <_ZdlPvm@@Base+0x132c>
  403160:	str	x0, [x19, #8]
  403164:	mov	x2, x19
  403168:	mov	x1, x22
  40316c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403170:	add	x0, x0, #0xda8
  403174:	add	x0, x0, #0x40
  403178:	bl	402b7c <printf@plt+0x169c>
  40317c:	ldp	x19, x20, [sp, #16]
  403180:	ldp	x21, x22, [sp, #32]
  403184:	ldp	x23, x24, [sp, #48]
  403188:	ldr	x25, [sp, #64]
  40318c:	ldp	x29, x30, [sp], #80
  403190:	ret
  403194:	cmp	w0, #0x1
  403198:	b.ne	403134 <printf@plt+0x1c54>  // b.any
  40319c:	adrp	x23, 414000 <_ZdlPvm@@Base+0x29a8>
  4031a0:	add	x23, x23, #0x1d8
  4031a4:	add	x20, x23, #0xbc0
  4031a8:	add	x23, x23, #0xc70
  4031ac:	mov	x25, #0x18                  	// #24
  4031b0:	mov	x21, #0x1                   	// #1
  4031b4:	adrp	x24, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4031b8:	add	x24, x24, #0xda8
  4031bc:	add	x24, x24, #0x40
  4031c0:	mov	x0, x25
  4031c4:	bl	401220 <_Znam@plt>
  4031c8:	mov	x19, x0
  4031cc:	str	x21, [x19], #8
  4031d0:	strb	wzr, [x19, #1]
  4031d4:	str	xzr, [x19, #8]
  4031d8:	strb	w21, [x0, #8]
  4031dc:	ldr	x0, [x20, #8]
  4031e0:	bl	412984 <_ZdlPvm@@Base+0x132c>
  4031e4:	str	x0, [x19, #8]
  4031e8:	strb	w21, [x19, #1]
  4031ec:	mov	x2, x19
  4031f0:	ldr	x1, [x20], #16
  4031f4:	mov	x0, x24
  4031f8:	bl	402b7c <printf@plt+0x169c>
  4031fc:	cmp	x23, x20
  403200:	b.ne	4031c0 <printf@plt+0x1ce0>  // b.any
  403204:	b	403134 <printf@plt+0x1c54>
  403208:	adrp	x2, 414000 <_ZdlPvm@@Base+0x29a8>
  40320c:	add	x2, x2, #0xd0
  403210:	str	x2, [x0]
  403214:	str	x1, [x0, #8]
  403218:	ret
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-16]!
  403224:	mov	x29, sp
  403228:	mov	x1, #0x10                  	// #16
  40322c:	bl	411658 <_ZdlPvm@@Base>
  403230:	ldp	x29, x30, [sp], #16
  403234:	ret
  403238:	stp	x29, x30, [sp, #-48]!
  40323c:	mov	x29, sp
  403240:	stp	x19, x20, [sp, #16]
  403244:	stp	x21, x22, [sp, #32]
  403248:	mov	x19, x0
  40324c:	mov	x21, x1
  403250:	mov	x20, x2
  403254:	str	x3, [x0, #8]
  403258:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40325c:	add	x0, x0, #0x108
  403260:	str	x0, [x19]
  403264:	str	wzr, [x19, #32]
  403268:	add	x22, x19, #0x28
  40326c:	mov	x0, x22
  403270:	bl	411f88 <_ZdlPvm@@Base+0x930>
  403274:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  403278:	add	x0, x0, #0x3f0
  40327c:	str	x0, [x19, #56]
  403280:	str	x21, [x19, #16]
  403284:	mov	x0, x20
  403288:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40328c:	str	x0, [x19, #24]
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x21, x22, [sp, #32]
  403298:	ldp	x29, x30, [sp], #48
  40329c:	ret
  4032a0:	mov	x19, x0
  4032a4:	mov	x0, x22
  4032a8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4032ac:	mov	x0, x19
  4032b0:	bl	401480 <_Unwind_Resume@plt>
  4032b4:	stp	x29, x30, [sp, #-32]!
  4032b8:	mov	x29, sp
  4032bc:	str	x19, [sp, #16]
  4032c0:	mov	x19, x0
  4032c4:	mov	x0, x1
  4032c8:	str	x2, [x19, #8]
  4032cc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x29a8>
  4032d0:	add	x2, x2, #0x140
  4032d4:	str	x2, [x19]
  4032d8:	bl	412984 <_ZdlPvm@@Base+0x132c>
  4032dc:	str	x0, [x19, #16]
  4032e0:	str	x0, [x19, #24]
  4032e4:	ldr	x19, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-48]!
  4032f4:	mov	x29, sp
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	str	x21, [sp, #32]
  403300:	mov	x19, x0
  403304:	mov	x20, x2
  403308:	mov	w21, w3
  40330c:	mov	x2, x4
  403310:	bl	4032b4 <printf@plt+0x1dd4>
  403314:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  403318:	add	x0, x0, #0x178
  40331c:	str	x0, [x19]
  403320:	str	w21, [x19, #40]
  403324:	mov	x0, x20
  403328:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40332c:	str	x0, [x19, #32]
  403330:	ldp	x19, x20, [sp, #16]
  403334:	ldr	x21, [sp, #32]
  403338:	ldp	x29, x30, [sp], #48
  40333c:	ret
  403340:	mov	x20, x0
  403344:	mov	x0, x19
  403348:	bl	4029d0 <printf@plt+0x14f0>
  40334c:	mov	x0, x20
  403350:	bl	401480 <_Unwind_Resume@plt>
  403354:	stp	x29, x30, [sp, #-32]!
  403358:	mov	x29, sp
  40335c:	str	x19, [sp, #16]
  403360:	mov	x19, x0
  403364:	mov	x0, x1
  403368:	str	x4, [x19, #8]
  40336c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x29a8>
  403370:	add	x1, x1, #0x1b0
  403374:	str	x1, [x19]
  403378:	str	xzr, [x19, #32]
  40337c:	str	w2, [x19, #40]
  403380:	cmp	w2, #0x0
  403384:	b.le	4033a4 <printf@plt+0x1ec4>
  403388:	mov	x4, #0x0                   	// #0
  40338c:	add	x6, x19, #0x30
  403390:	ldr	x5, [x3, x4, lsl #3]
  403394:	str	x5, [x6, x4, lsl #3]
  403398:	add	x4, x4, #0x1
  40339c:	cmp	w2, w4
  4033a0:	b.gt	403390 <printf@plt+0x1eb0>
  4033a4:	bl	412984 <_ZdlPvm@@Base+0x132c>
  4033a8:	str	x0, [x19, #16]
  4033ac:	str	x0, [x19, #24]
  4033b0:	ldrb	w2, [x0]
  4033b4:	cbz	w2, 403420 <printf@plt+0x1f40>
  4033b8:	mov	w3, #0x0                   	// #0
  4033bc:	mov	w1, #0x0                   	// #0
  4033c0:	mov	x4, #0x0                   	// #0
  4033c4:	b	4033e0 <printf@plt+0x1f00>
  4033c8:	strb	w2, [x0, w3, sxtw]
  4033cc:	add	w3, w3, #0x1
  4033d0:	add	w1, w1, #0x1
  4033d4:	sxtw	x4, w1
  4033d8:	ldrb	w2, [x0, w1, sxtw]
  4033dc:	cbz	w2, 403424 <printf@plt+0x1f44>
  4033e0:	cmp	w2, #0x24
  4033e4:	b.ne	4033c8 <printf@plt+0x1ee8>  // b.any
  4033e8:	add	x4, x0, x4
  4033ec:	ldrb	w5, [x4, #1]
  4033f0:	sub	w4, w5, #0x30
  4033f4:	and	w4, w4, #0xff
  4033f8:	cmp	w4, #0x9
  4033fc:	b.hi	4033c8 <printf@plt+0x1ee8>  // b.pmore
  403400:	cmp	w5, #0x30
  403404:	b.eq	4033d0 <printf@plt+0x1ef0>  // b.none
  403408:	add	w1, w1, #0x1
  40340c:	ldrb	w2, [x0, w1, sxtw]
  403410:	sub	w2, w2, #0x23
  403414:	strb	w2, [x0, w3, sxtw]
  403418:	add	w3, w3, #0x1
  40341c:	b	4033d0 <printf@plt+0x1ef0>
  403420:	mov	w3, #0x0                   	// #0
  403424:	strb	wzr, [x0, w3, sxtw]
  403428:	ldr	x19, [sp, #16]
  40342c:	ldp	x29, x30, [sp], #32
  403430:	ret
  403434:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403438:	ldr	x0, [x0, #3576]
  40343c:	cbz	x0, 40348c <printf@plt+0x1fac>
  403440:	stp	x29, x30, [sp, #-16]!
  403444:	mov	x29, sp
  403448:	ldr	x1, [x0]
  40344c:	ldr	x1, [x1, #16]
  403450:	blr	x1
  403454:	cmn	w0, #0x1
  403458:	b.eq	403464 <printf@plt+0x1f84>  // b.none
  40345c:	ldp	x29, x30, [sp], #16
  403460:	ret
  403464:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403468:	add	x1, x1, #0xda8
  40346c:	ldr	x0, [x1, #80]
  403470:	ldr	x2, [x0, #8]
  403474:	str	x2, [x1, #80]
  403478:	ldr	x1, [x0]
  40347c:	ldr	x1, [x1, #8]
  403480:	blr	x1
  403484:	mov	w0, #0xa                   	// #10
  403488:	b	40345c <printf@plt+0x1f7c>
  40348c:	mov	w0, #0xffffffff            	// #-1
  403490:	ret
  403494:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403498:	ldr	x0, [x0, #3576]
  40349c:	cbz	x0, 4034c8 <printf@plt+0x1fe8>
  4034a0:	stp	x29, x30, [sp, #-16]!
  4034a4:	mov	x29, sp
  4034a8:	ldr	x1, [x0]
  4034ac:	ldr	x1, [x1, #24]
  4034b0:	blr	x1
  4034b4:	cmn	w0, #0x1
  4034b8:	mov	w1, #0xa                   	// #10
  4034bc:	csel	w0, w0, w1, ne  // ne = any
  4034c0:	ldp	x29, x30, [sp], #16
  4034c4:	ret
  4034c8:	mov	w0, #0xffffffff            	// #-1
  4034cc:	ret
  4034d0:	stp	x29, x30, [sp, #-48]!
  4034d4:	mov	x29, sp
  4034d8:	stp	x19, x20, [sp, #16]
  4034dc:	str	x21, [sp, #32]
  4034e0:	mov	x21, x0
  4034e4:	mov	x20, x1
  4034e8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4034ec:	ldr	x19, [x0, #3576]
  4034f0:	cbz	x19, 40351c <printf@plt+0x203c>
  4034f4:	ldr	x2, [x19]
  4034f8:	ldr	x3, [x2, #32]
  4034fc:	mov	x2, x20
  403500:	mov	x1, x21
  403504:	mov	x0, x19
  403508:	blr	x3
  40350c:	cbnz	w0, 403524 <printf@plt+0x2044>
  403510:	ldr	x19, [x19, #8]
  403514:	cbnz	x19, 4034f4 <printf@plt+0x2014>
  403518:	b	403528 <printf@plt+0x2048>
  40351c:	mov	w0, #0x0                   	// #0
  403520:	b	403528 <printf@plt+0x2048>
  403524:	mov	w0, #0x1                   	// #1
  403528:	ldp	x19, x20, [sp, #16]
  40352c:	ldr	x21, [sp, #32]
  403530:	ldp	x29, x30, [sp], #48
  403534:	ret
  403538:	stp	x29, x30, [sp, #-32]!
  40353c:	mov	x29, sp
  403540:	stp	x19, x20, [sp, #16]
  403544:	adrp	x20, 415000 <_ZdlPvm@@Base+0x39a8>
  403548:	add	x20, x20, #0x3f0
  40354c:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403550:	add	x19, x19, #0xda8
  403554:	mov	x1, x20
  403558:	mov	x0, x19
  40355c:	bl	41216c <_ZdlPvm@@Base+0xb14>
  403560:	mov	x1, x20
  403564:	add	x0, x19, #0x10
  403568:	bl	41216c <_ZdlPvm@@Base+0xb14>
  40356c:	mov	x1, x20
  403570:	add	x0, x19, #0x20
  403574:	bl	41216c <_ZdlPvm@@Base+0xb14>
  403578:	mov	x1, x20
  40357c:	add	x0, x19, #0x30
  403580:	bl	41216c <_ZdlPvm@@Base+0xb14>
  403584:	str	wzr, [x19, #88]
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #32
  403590:	ret
  403594:	stp	x29, x30, [sp, #-64]!
  403598:	mov	x29, sp
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	stp	x21, x22, [sp, #32]
  4035a4:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4035a8:	add	x20, x20, #0xda8
  4035ac:	ldr	w21, [x20, #88]
  4035b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4035b4:	ldr	x3, [x0, #3424]
  4035b8:	mov	x2, #0xd                   	// #13
  4035bc:	mov	x1, #0x1                   	// #1
  4035c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4035c4:	add	x0, x0, #0xf18
  4035c8:	bl	401470 <fwrite@plt>
  4035cc:	add	w0, w21, #0x1
  4035d0:	negs	w19, w0
  4035d4:	and	w0, w0, #0x3
  4035d8:	and	w19, w19, #0x3
  4035dc:	csneg	w19, w0, w19, mi  // mi = first
  4035e0:	ldr	w0, [x20, #88]
  4035e4:	cmp	w19, w0
  4035e8:	b.eq	4036c0 <printf@plt+0x21e0>  // b.none
  4035ec:	str	x23, [sp, #48]
  4035f0:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4035f4:	add	x20, x20, #0xda8
  4035f8:	adrp	x22, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4035fc:	mov	w23, #0x20                  	// #32
  403600:	b	40362c <printf@plt+0x214c>
  403604:	add	w1, w19, #0x1
  403608:	negs	w0, w1
  40360c:	and	w1, w1, #0x3
  403610:	and	w0, w0, #0x3
  403614:	csneg	w0, w1, w0, mi  // mi = first
  403618:	mov	w21, w19
  40361c:	ldr	w1, [x20, #88]
  403620:	cmp	w1, w0
  403624:	b.eq	403658 <printf@plt+0x2178>  // b.none
  403628:	mov	w19, w0
  40362c:	add	x0, x20, w21, sxtw #4
  403630:	ldr	w0, [x0, #8]
  403634:	cmp	w0, #0x0
  403638:	b.le	403604 <printf@plt+0x2124>
  40363c:	ldr	x1, [x22, #3424]
  403640:	add	x0, x20, w21, sxtw #4
  403644:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  403648:	ldr	x1, [x22, #3424]
  40364c:	mov	w0, w23
  403650:	bl	401280 <putc@plt>
  403654:	b	403604 <printf@plt+0x2124>
  403658:	ldr	x23, [sp, #48]
  40365c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403660:	ldr	x3, [x20, #3424]
  403664:	mov	x2, #0x4                   	// #4
  403668:	mov	x1, #0x1                   	// #1
  40366c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403670:	add	x0, x0, #0xf28
  403674:	bl	401470 <fwrite@plt>
  403678:	ldr	x1, [x20, #3424]
  40367c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403680:	add	x0, x0, #0xda8
  403684:	add	x0, x0, w19, sxtw #4
  403688:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  40368c:	ldr	x3, [x20, #3424]
  403690:	mov	x2, #0x4                   	// #4
  403694:	mov	x1, #0x1                   	// #1
  403698:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  40369c:	add	x0, x0, #0xf30
  4036a0:	bl	401470 <fwrite@plt>
  4036a4:	ldr	x1, [x20, #3424]
  4036a8:	mov	w0, #0xa                   	// #10
  4036ac:	bl	401280 <putc@plt>
  4036b0:	ldp	x19, x20, [sp, #16]
  4036b4:	ldp	x21, x22, [sp, #32]
  4036b8:	ldp	x29, x30, [sp], #64
  4036bc:	ret
  4036c0:	mov	w19, w21
  4036c4:	b	40365c <printf@plt+0x217c>
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	x29, sp
  4036d0:	str	x19, [sp, #16]
  4036d4:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4036d8:	add	x19, x19, #0xda8
  4036dc:	ldrsw	x2, [x19, #88]
  4036e0:	mov	x1, x0
  4036e4:	add	x0, x19, x2, lsl #4
  4036e8:	bl	412114 <_ZdlPvm@@Base+0xabc>
  4036ec:	ldr	w0, [x19, #88]
  4036f0:	add	w0, w0, #0x1
  4036f4:	negs	w1, w0
  4036f8:	and	w0, w0, #0x3
  4036fc:	and	w1, w1, #0x3
  403700:	csneg	w0, w0, w1, mi  // mi = first
  403704:	str	w0, [x19, #88]
  403708:	ldr	x19, [sp, #16]
  40370c:	ldp	x29, x30, [sp], #32
  403710:	ret
  403714:	stp	x29, x30, [sp, #-32]!
  403718:	mov	x29, sp
  40371c:	str	x19, [sp, #16]
  403720:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403724:	add	x19, x19, #0xda8
  403728:	ldrsw	x2, [x19, #88]
  40372c:	mov	w1, w0
  403730:	add	x0, x19, x2, lsl #4
  403734:	bl	4121f8 <_ZdlPvm@@Base+0xba0>
  403738:	ldr	w0, [x19, #88]
  40373c:	add	w0, w0, #0x1
  403740:	negs	w1, w0
  403744:	and	w0, w0, #0x3
  403748:	and	w1, w1, #0x3
  40374c:	csneg	w0, w0, w1, mi  // mi = first
  403750:	str	w0, [x19, #88]
  403754:	ldr	x19, [sp, #16]
  403758:	ldp	x29, x30, [sp], #32
  40375c:	ret
  403760:	stp	x29, x30, [sp, #-64]!
  403764:	mov	x29, sp
  403768:	stp	x21, x22, [sp, #32]
  40376c:	stp	x23, x24, [sp, #48]
  403770:	mov	x21, x0
  403774:	adrp	x23, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403778:	add	x23, x23, #0xda8
  40377c:	ldr	w24, [x23, #88]
  403780:	add	x23, x23, w24, sxtw #4
  403784:	mov	w1, #0x22                  	// #34
  403788:	mov	x0, x23
  40378c:	bl	4121f8 <_ZdlPvm@@Base+0xba0>
  403790:	ldr	w0, [x21, #8]
  403794:	cmp	w0, #0x0
  403798:	b.le	403864 <printf@plt+0x2384>
  40379c:	stp	x19, x20, [sp, #16]
  4037a0:	mov	x19, #0x0                   	// #0
  4037a4:	mov	x20, x23
  4037a8:	b	403818 <printf@plt+0x2338>
  4037ac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4037b0:	add	x1, x1, #0xb30
  4037b4:	mov	w0, #0x68                  	// #104
  4037b8:	bl	40f9cc <printf@plt+0xe4ec>
  4037bc:	ldr	x0, [x21]
  4037c0:	ldrb	w0, [x0, x19]
  4037c4:	cmp	w0, #0x22
  4037c8:	b.eq	403840 <printf@plt+0x2360>  // b.none
  4037cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4037d0:	add	x1, x1, #0xb30
  4037d4:	mov	w0, #0x68                  	// #104
  4037d8:	bl	40f9cc <printf@plt+0xe4ec>
  4037dc:	ldr	x0, [x21]
  4037e0:	ldrb	w22, [x0, x19]
  4037e4:	ldr	w1, [x20, #8]
  4037e8:	ldr	w0, [x20, #12]
  4037ec:	cmp	w1, w0
  4037f0:	b.ge	403854 <printf@plt+0x2374>  // b.tcont
  4037f4:	ldr	x1, [x20]
  4037f8:	ldr	w0, [x20, #8]
  4037fc:	add	w2, w0, #0x1
  403800:	str	w2, [x20, #8]
  403804:	strb	w22, [x1, w0, sxtw]
  403808:	add	x19, x19, #0x1
  40380c:	ldr	w0, [x21, #8]
  403810:	cmp	w0, w19
  403814:	b.le	403860 <printf@plt+0x2380>
  403818:	mov	w0, w19
  40381c:	tbnz	w19, #31, 4037ac <printf@plt+0x22cc>
  403820:	ldr	x1, [x21]
  403824:	ldrb	w1, [x1, x19]
  403828:	cmp	w1, #0x22
  40382c:	b.eq	403840 <printf@plt+0x2360>  // b.none
  403830:	ldr	w1, [x21, #8]
  403834:	cmp	w0, w1
  403838:	b.lt	4037dc <printf@plt+0x22fc>  // b.tstop
  40383c:	b	4037cc <printf@plt+0x22ec>
  403840:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  403844:	add	x1, x1, #0xf38
  403848:	mov	x0, x23
  40384c:	bl	4122c8 <_ZdlPvm@@Base+0xc70>
  403850:	b	403808 <printf@plt+0x2328>
  403854:	mov	x0, x23
  403858:	bl	412290 <_ZdlPvm@@Base+0xc38>
  40385c:	b	4037f4 <printf@plt+0x2314>
  403860:	ldp	x19, x20, [sp, #16]
  403864:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403868:	add	x0, x0, #0xda8
  40386c:	add	x0, x0, w24, sxtw #4
  403870:	ldr	w1, [x0, #8]
  403874:	ldr	w0, [x0, #12]
  403878:	cmp	w1, w0
  40387c:	b.ge	4038d4 <printf@plt+0x23f4>  // b.tcont
  403880:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403884:	add	x1, x1, #0xda8
  403888:	sbfiz	x24, x24, #4, #32
  40388c:	add	x2, x1, x24
  403890:	ldr	x3, [x1, x24]
  403894:	ldr	w0, [x2, #8]
  403898:	add	w4, w0, #0x1
  40389c:	str	w4, [x2, #8]
  4038a0:	mov	w2, #0x22                  	// #34
  4038a4:	strb	w2, [x3, w0, sxtw]
  4038a8:	ldr	w0, [x1, #88]
  4038ac:	add	w0, w0, #0x1
  4038b0:	negs	w2, w0
  4038b4:	and	w0, w0, #0x3
  4038b8:	and	w2, w2, #0x3
  4038bc:	csneg	w0, w0, w2, mi  // mi = first
  4038c0:	str	w0, [x1, #88]
  4038c4:	ldp	x21, x22, [sp, #32]
  4038c8:	ldp	x23, x24, [sp, #48]
  4038cc:	ldp	x29, x30, [sp], #64
  4038d0:	ret
  4038d4:	mov	x0, x23
  4038d8:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4038dc:	b	403880 <printf@plt+0x23a0>
  4038e0:	stp	x29, x30, [sp, #-48]!
  4038e4:	mov	x29, sp
  4038e8:	stp	x19, x20, [sp, #16]
  4038ec:	stp	x21, x22, [sp, #32]
  4038f0:	mov	x20, x0
  4038f4:	mov	x21, x1
  4038f8:	mov	w22, w2
  4038fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403900:	ldr	x0, [x0, #3576]
  403904:	cbz	x0, 40392c <printf@plt+0x244c>
  403908:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40390c:	add	x19, x19, #0xda8
  403910:	ldr	x3, [x0, #8]
  403914:	str	x3, [x19, #80]
  403918:	ldr	x3, [x0]
  40391c:	ldr	x3, [x3, #8]
  403920:	blr	x3
  403924:	ldr	x0, [x19, #80]
  403928:	cbnz	x0, 403910 <printf@plt+0x2430>
  40392c:	mov	x0, #0x30                  	// #48
  403930:	bl	4115e8 <_Znwm@@Base>
  403934:	mov	x19, x0
  403938:	mov	x4, #0x0                   	// #0
  40393c:	mov	w3, w22
  403940:	mov	x2, x21
  403944:	mov	x1, x20
  403948:	bl	4032f0 <printf@plt+0x1e10>
  40394c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403950:	str	x19, [x0, #3576]
  403954:	bl	403538 <printf@plt+0x2058>
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x21, x22, [sp, #32]
  403960:	ldp	x29, x30, [sp], #48
  403964:	ret
  403968:	mov	x20, x0
  40396c:	mov	x1, #0x30                  	// #48
  403970:	mov	x0, x19
  403974:	bl	411658 <_ZdlPvm@@Base>
  403978:	mov	x0, x20
  40397c:	bl	401480 <_Unwind_Resume@plt>
  403980:	stp	x29, x30, [sp, #-112]!
  403984:	mov	x29, sp
  403988:	stp	x19, x20, [sp, #16]
  40398c:	stp	x21, x22, [sp, #32]
  403990:	add	x1, sp, #0x34
  403994:	add	x0, sp, #0x38
  403998:	bl	4034d0 <printf@plt+0x1ff0>
  40399c:	mov	w22, w0
  4039a0:	bl	403434 <printf@plt+0x1f54>
  4039a4:	mov	w19, w0
  4039a8:	sub	w0, w0, #0x9
  4039ac:	cmp	w19, #0x20
  4039b0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4039b4:	b.hi	4039d0 <printf@plt+0x24f0>  // b.pmore
  4039b8:	bl	403434 <printf@plt+0x1f54>
  4039bc:	mov	w19, w0
  4039c0:	sub	w1, w0, #0x9
  4039c4:	cmp	w0, #0x20
  4039c8:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  4039cc:	b.ls	4039b8 <printf@plt+0x24d8>  // b.plast
  4039d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4039d4:	add	x0, x0, #0xda8
  4039d8:	add	x0, x0, #0x60
  4039dc:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  4039e0:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4039e4:	add	x21, x21, #0xda8
  4039e8:	cmn	w19, #0x1
  4039ec:	b.ne	403ae8 <printf@plt+0x2608>  // b.any
  4039f0:	cbz	w22, 403a1c <printf@plt+0x253c>
  4039f4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4039f8:	add	x3, x3, #0x1f8
  4039fc:	mov	x5, x3
  403a00:	mov	x4, x3
  403a04:	adrp	x2, 412000 <_ZdlPvm@@Base+0x9a8>
  403a08:	add	x2, x2, #0xf40
  403a0c:	ldr	w1, [sp, #52]
  403a10:	ldr	x0, [sp, #56]
  403a14:	bl	410360 <printf@plt+0xee80>
  403a18:	b	403abc <printf@plt+0x25dc>
  403a1c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  403a20:	add	x1, x1, #0x1f8
  403a24:	mov	x3, x1
  403a28:	mov	x2, x1
  403a2c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403a30:	add	x0, x0, #0xf40
  403a34:	bl	4102e8 <printf@plt+0xee08>
  403a38:	b	403abc <printf@plt+0x25dc>
  403a3c:	cbz	w22, 403a94 <printf@plt+0x25b4>
  403a40:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x32a0>
  403a44:	add	x3, x3, #0x1f8
  403a48:	mov	x5, x3
  403a4c:	mov	x4, x3
  403a50:	adrp	x2, 412000 <_ZdlPvm@@Base+0x9a8>
  403a54:	add	x2, x2, #0xf40
  403a58:	ldr	w1, [sp, #52]
  403a5c:	ldr	x0, [sp, #56]
  403a60:	bl	410360 <printf@plt+0xee80>
  403a64:	strb	w19, [sp, #51]
  403a68:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403a6c:	add	x0, x0, #0xda8
  403a70:	ldr	w4, [x0, #104]
  403a74:	ldr	x3, [x0, #96]
  403a78:	mov	w2, #0x1                   	// #1
  403a7c:	add	x1, sp, #0x33
  403a80:	add	x0, sp, #0x40
  403a84:	bl	412448 <_ZdlPvm@@Base+0xdf0>
  403a88:	add	x0, sp, #0x40
  403a8c:	bl	4036c8 <printf@plt+0x21e8>
  403a90:	b	403ab4 <printf@plt+0x25d4>
  403a94:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  403a98:	add	x1, x1, #0x1f8
  403a9c:	mov	x3, x1
  403aa0:	mov	x2, x1
  403aa4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403aa8:	add	x0, x0, #0xf40
  403aac:	bl	4102e8 <printf@plt+0xee08>
  403ab0:	b	403a64 <printf@plt+0x2584>
  403ab4:	add	x0, sp, #0x40
  403ab8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403abc:	ldp	x19, x20, [sp, #16]
  403ac0:	ldp	x21, x22, [sp, #32]
  403ac4:	ldp	x29, x30, [sp], #112
  403ac8:	ret
  403acc:	add	x0, x21, #0x60
  403ad0:	bl	412290 <_ZdlPvm@@Base+0xc38>
  403ad4:	ldr	x0, [x21, #96]
  403ad8:	ldr	w1, [x21, #104]
  403adc:	add	w3, w1, #0x1
  403ae0:	str	w3, [x21, #104]
  403ae4:	strb	w20, [x0, w1, sxtw]
  403ae8:	bl	403434 <printf@plt+0x1f54>
  403aec:	cmn	w0, #0x1
  403af0:	b.eq	403a3c <printf@plt+0x255c>  // b.none
  403af4:	cmp	w0, w19
  403af8:	b.eq	403b14 <printf@plt+0x2634>  // b.none
  403afc:	and	w20, w0, #0xff
  403b00:	ldr	w1, [x21, #104]
  403b04:	ldr	w0, [x21, #108]
  403b08:	cmp	w1, w0
  403b0c:	b.lt	403ad4 <printf@plt+0x25f4>  // b.tstop
  403b10:	b	403acc <printf@plt+0x25ec>
  403b14:	and	w19, w19, #0xff
  403b18:	strb	w19, [sp, #51]
  403b1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403b20:	add	x0, x0, #0xda8
  403b24:	ldr	w4, [x0, #104]
  403b28:	ldr	x3, [x0, #96]
  403b2c:	mov	w2, #0x1                   	// #1
  403b30:	add	x1, sp, #0x33
  403b34:	add	x0, sp, #0x60
  403b38:	bl	412448 <_ZdlPvm@@Base+0xdf0>
  403b3c:	strb	w19, [sp, #51]
  403b40:	mov	w4, #0x1                   	// #1
  403b44:	add	x3, sp, #0x33
  403b48:	ldr	w2, [sp, #104]
  403b4c:	ldr	x1, [sp, #96]
  403b50:	add	x0, sp, #0x50
  403b54:	bl	412448 <_ZdlPvm@@Base+0xdf0>
  403b58:	add	x0, sp, #0x50
  403b5c:	bl	4036c8 <printf@plt+0x21e8>
  403b60:	add	x0, sp, #0x50
  403b64:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403b68:	add	x0, sp, #0x60
  403b6c:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403b70:	b	403abc <printf@plt+0x25dc>
  403b74:	mov	x19, x0
  403b78:	add	x0, sp, #0x40
  403b7c:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403b80:	mov	x0, x19
  403b84:	bl	401480 <_Unwind_Resume@plt>
  403b88:	mov	x19, x0
  403b8c:	add	x0, sp, #0x50
  403b90:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403b94:	add	x0, sp, #0x60
  403b98:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  403b9c:	mov	x0, x19
  403ba0:	bl	401480 <_Unwind_Resume@plt>
  403ba4:	mov	x19, x0
  403ba8:	b	403b94 <printf@plt+0x26b4>
  403bac:	stp	x29, x30, [sp, #-64]!
  403bb0:	mov	x29, sp
  403bb4:	stp	x19, x20, [sp, #16]
  403bb8:	stp	x21, x22, [sp, #32]
  403bbc:	mov	x19, x0
  403bc0:	mov	x20, x1
  403bc4:	mov	x21, x2
  403bc8:	mov	x22, x3
  403bcc:	add	x1, sp, #0x34
  403bd0:	add	x0, sp, #0x38
  403bd4:	bl	4034d0 <printf@plt+0x1ff0>
  403bd8:	cbnz	w0, 403c00 <printf@plt+0x2720>
  403bdc:	mov	x3, x22
  403be0:	mov	x2, x21
  403be4:	mov	x1, x20
  403be8:	mov	x0, x19
  403bec:	bl	4102e8 <printf@plt+0xee08>
  403bf0:	ldp	x19, x20, [sp, #16]
  403bf4:	ldp	x21, x22, [sp, #32]
  403bf8:	ldp	x29, x30, [sp], #64
  403bfc:	ret
  403c00:	mov	x5, x22
  403c04:	mov	x4, x21
  403c08:	mov	x3, x20
  403c0c:	mov	x2, x19
  403c10:	ldr	w1, [sp, #52]
  403c14:	ldr	x0, [sp, #56]
  403c18:	bl	410360 <printf@plt+0xee80>
  403c1c:	b	403bf0 <printf@plt+0x2710>
  403c20:	stp	x29, x30, [sp, #-96]!
  403c24:	mov	x29, sp
  403c28:	stp	x19, x20, [sp, #16]
  403c2c:	stp	x21, x22, [sp, #32]
  403c30:	stp	x23, x24, [sp, #48]
  403c34:	mov	x20, x0
  403c38:	adrp	x22, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403c3c:	add	x22, x22, #0xc38
  403c40:	b	403d54 <printf@plt+0x2874>
  403c44:	ldr	x0, [x20, #16]
  403c48:	bl	401350 <getc@plt>
  403c4c:	mov	w19, w0
  403c50:	cmp	w0, #0xa
  403c54:	b.eq	403cd0 <printf@plt+0x27f0>  // b.none
  403c58:	mov	w1, #0xd                   	// #13
  403c5c:	add	x0, sp, #0x40
  403c60:	bl	40fe7c <printf@plt+0xe99c>
  403c64:	mov	x3, x21
  403c68:	mov	x2, x21
  403c6c:	add	x1, sp, #0x40
  403c70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403c74:	add	x0, x0, #0xf68
  403c78:	bl	403bac <printf@plt+0x26cc>
  403c7c:	b	403cc4 <printf@plt+0x27e4>
  403c80:	and	w24, w19, #0xff
  403c84:	ldr	w1, [x20, #52]
  403c88:	ldr	w0, [x20, #48]
  403c8c:	cmp	w1, w0
  403c90:	b.le	403d00 <printf@plt+0x2820>
  403c94:	ldr	x2, [x20, #40]
  403c98:	ldr	w0, [x20, #48]
  403c9c:	add	w3, w0, #0x1
  403ca0:	str	w3, [x20, #48]
  403ca4:	strb	w24, [x2, w0, sxtw]
  403ca8:	cmp	w19, #0xa
  403cac:	b.eq	403d0c <printf@plt+0x282c>  // b.none
  403cb0:	ldr	x0, [x20, #16]
  403cb4:	bl	401350 <getc@plt>
  403cb8:	mov	w19, w0
  403cbc:	cmp	w0, #0xd
  403cc0:	b.eq	403c44 <printf@plt+0x2764>  // b.none
  403cc4:	cmn	w19, #0x1
  403cc8:	b.eq	403d0c <printf@plt+0x282c>  // b.none
  403ccc:	tbnz	w19, #31, 403c80 <printf@plt+0x27a0>
  403cd0:	ldrb	w0, [x22, w19, sxtw]
  403cd4:	cbz	w0, 403c80 <printf@plt+0x27a0>
  403cd8:	mov	w1, w19
  403cdc:	add	x0, sp, #0x50
  403ce0:	bl	40fe5c <printf@plt+0xe97c>
  403ce4:	mov	x3, x21
  403ce8:	mov	x2, x21
  403cec:	add	x1, sp, #0x50
  403cf0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403cf4:	add	x0, x0, #0xf68
  403cf8:	bl	403bac <printf@plt+0x26cc>
  403cfc:	b	403cb0 <printf@plt+0x27d0>
  403d00:	mov	x0, x23
  403d04:	bl	412290 <_ZdlPvm@@Base+0xc38>
  403d08:	b	403c94 <printf@plt+0x27b4>
  403d0c:	ldr	w0, [x20, #48]
  403d10:	cbz	w0, 403dc4 <printf@plt+0x28e4>
  403d14:	cmp	w0, #0x2
  403d18:	b.le	403d98 <printf@plt+0x28b8>
  403d1c:	ldr	x1, [x20, #40]
  403d20:	ldrb	w2, [x1]
  403d24:	cmp	w2, #0x2e
  403d28:	b.ne	403d98 <printf@plt+0x28b8>  // b.any
  403d2c:	ldrb	w2, [x1, #1]
  403d30:	cmp	w2, #0x45
  403d34:	b.ne	403d98 <printf@plt+0x28b8>  // b.any
  403d38:	ldrb	w2, [x1, #2]
  403d3c:	cmp	w2, #0x51
  403d40:	b.eq	403d4c <printf@plt+0x286c>  // b.none
  403d44:	cmp	w2, #0x4e
  403d48:	b.ne	403d98 <printf@plt+0x28b8>  // b.any
  403d4c:	cmp	w0, #0x3
  403d50:	b.ne	403d78 <printf@plt+0x2898>  // b.any
  403d54:	add	x23, x20, #0x28
  403d58:	mov	x0, x23
  403d5c:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  403d60:	ldr	w0, [x20, #32]
  403d64:	add	w0, w0, #0x1
  403d68:	str	w0, [x20, #32]
  403d6c:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x32a0>
  403d70:	add	x21, x21, #0x1f8
  403d74:	b	403cb0 <printf@plt+0x27d0>
  403d78:	ldrb	w1, [x1, #3]
  403d7c:	cmp	w1, #0x20
  403d80:	b.eq	403d54 <printf@plt+0x2874>  // b.none
  403d84:	cmp	w1, #0xa
  403d88:	b.eq	403d54 <printf@plt+0x2874>  // b.none
  403d8c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403d90:	ldr	w1, [x1, #3444]
  403d94:	cbnz	w1, 403d54 <printf@plt+0x2874>
  403d98:	ldr	w1, [x20, #52]
  403d9c:	cmp	w0, w1
  403da0:	b.ge	403dd8 <printf@plt+0x28f8>  // b.tcont
  403da4:	ldr	x2, [x20, #40]
  403da8:	ldr	w0, [x20, #48]
  403dac:	add	w3, w0, #0x1
  403db0:	str	w3, [x20, #48]
  403db4:	strb	wzr, [x2, w0, sxtw]
  403db8:	ldr	x0, [x20, #40]
  403dbc:	str	x0, [x20, #56]
  403dc0:	mov	w0, #0x1                   	// #1
  403dc4:	ldp	x19, x20, [sp, #16]
  403dc8:	ldp	x21, x22, [sp, #32]
  403dcc:	ldp	x23, x24, [sp, #48]
  403dd0:	ldp	x29, x30, [sp], #96
  403dd4:	ret
  403dd8:	mov	x0, x23
  403ddc:	bl	412290 <_ZdlPvm@@Base+0xc38>
  403de0:	b	403da4 <printf@plt+0x28c4>
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	mov	x29, sp
  403dec:	str	x19, [sp, #16]
  403df0:	mov	x19, x0
  403df4:	ldr	x0, [x0, #56]
  403df8:	ldrb	w0, [x0]
  403dfc:	cbz	w0, 403e1c <printf@plt+0x293c>
  403e00:	ldr	x0, [x19, #56]
  403e04:	add	x1, x0, #0x1
  403e08:	str	x1, [x19, #56]
  403e0c:	ldrb	w0, [x0]
  403e10:	ldr	x19, [sp, #16]
  403e14:	ldp	x29, x30, [sp], #32
  403e18:	ret
  403e1c:	mov	x0, x19
  403e20:	bl	403c20 <printf@plt+0x2740>
  403e24:	cbnz	w0, 403e00 <printf@plt+0x2920>
  403e28:	mov	w0, #0xffffffff            	// #-1
  403e2c:	b	403e10 <printf@plt+0x2930>
  403e30:	stp	x29, x30, [sp, #-32]!
  403e34:	mov	x29, sp
  403e38:	str	x19, [sp, #16]
  403e3c:	mov	x19, x0
  403e40:	ldr	x0, [x0, #56]
  403e44:	ldrb	w0, [x0]
  403e48:	cbz	w0, 403e60 <printf@plt+0x2980>
  403e4c:	ldr	x0, [x19, #56]
  403e50:	ldrb	w0, [x0]
  403e54:	ldr	x19, [sp, #16]
  403e58:	ldp	x29, x30, [sp], #32
  403e5c:	ret
  403e60:	mov	x0, x19
  403e64:	bl	403c20 <printf@plt+0x2740>
  403e68:	cbnz	w0, 403e4c <printf@plt+0x296c>
  403e6c:	mov	w0, #0xffffffff            	// #-1
  403e70:	b	403e54 <printf@plt+0x2974>
  403e74:	stp	x29, x30, [sp, #-176]!
  403e78:	mov	x29, sp
  403e7c:	stp	x19, x20, [sp, #16]
  403e80:	stp	x21, x22, [sp, #32]
  403e84:	stp	x23, x24, [sp, #48]
  403e88:	stp	x25, x26, [sp, #64]
  403e8c:	stp	x27, x28, [sp, #80]
  403e90:	mov	x27, x0
  403e94:	add	x0, sp, #0x68
  403e98:	add	x1, sp, #0xb0
  403e9c:	str	xzr, [x0], #8
  403ea0:	cmp	x0, x1
  403ea4:	b.ne	403e9c <printf@plt+0x29bc>  // b.any
  403ea8:	mov	x24, #0x0                   	// #0
  403eac:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403eb0:	add	x20, x20, #0xda8
  403eb4:	add	x20, x20, #0x60
  403eb8:	mov	w23, #0x29                  	// #41
  403ebc:	add	x28, sp, #0x68
  403ec0:	b	403fb8 <printf@plt+0x2ad8>
  403ec4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  403ec8:	add	x1, x1, #0x1f8
  403ecc:	mov	x3, x1
  403ed0:	mov	x2, x1
  403ed4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  403ed8:	add	x0, x0, #0xf88
  403edc:	bl	403bac <printf@plt+0x26cc>
  403ee0:	mov	x0, #0x78                  	// #120
  403ee4:	bl	4115e8 <_Znwm@@Base>
  403ee8:	mov	x19, x0
  403eec:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403ef0:	ldr	x4, [x1, #3576]
  403ef4:	add	x3, sp, #0x68
  403ef8:	mov	w2, w25
  403efc:	mov	x1, x27
  403f00:	bl	403354 <printf@plt+0x1e74>
  403f04:	b	403fe4 <printf@plt+0x2b04>
  403f08:	mov	x0, x20
  403f0c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  403f10:	b	403f88 <printf@plt+0x2aa8>
  403f14:	and	w22, w19, #0xff
  403f18:	ldr	w1, [x20, #8]
  403f1c:	ldr	w0, [x20, #12]
  403f20:	cmp	w1, w0
  403f24:	b.ge	403fd0 <printf@plt+0x2af0>  // b.tcont
  403f28:	ldr	x1, [x20]
  403f2c:	ldr	w0, [x20, #8]
  403f30:	add	w2, w0, #0x1
  403f34:	str	w2, [x20, #8]
  403f38:	strb	w22, [x1, w0, sxtw]
  403f3c:	cmp	w19, #0x28
  403f40:	b.eq	403fdc <printf@plt+0x2afc>  // b.none
  403f44:	cmp	w19, #0x29
  403f48:	cset	w0, eq  // eq = none
  403f4c:	sub	w21, w21, w0
  403f50:	bl	403434 <printf@plt+0x1f54>
  403f54:	mov	w19, w0
  403f58:	cmn	w0, #0x1
  403f5c:	b.eq	403ec4 <printf@plt+0x29e4>  // b.none
  403f60:	cbnz	w21, 403f14 <printf@plt+0x2a34>
  403f64:	cmp	w0, #0x2c
  403f68:	ccmp	w0, w23, #0x4, ne  // ne = any
  403f6c:	b.ne	403f14 <printf@plt+0x2a34>  // b.any
  403f70:	ldr	w0, [x20, #8]
  403f74:	cmp	w0, #0x0
  403f78:	b.le	403fa8 <printf@plt+0x2ac8>
  403f7c:	ldr	w1, [x20, #12]
  403f80:	cmp	w0, w1
  403f84:	b.ge	403f08 <printf@plt+0x2a28>  // b.tcont
  403f88:	ldr	x1, [x20]
  403f8c:	ldr	w0, [x20, #8]
  403f90:	add	w2, w0, #0x1
  403f94:	str	w2, [x20, #8]
  403f98:	strb	wzr, [x1, w0, sxtw]
  403f9c:	ldr	x0, [x20]
  403fa0:	bl	412984 <_ZdlPvm@@Base+0x132c>
  403fa4:	str	x0, [x28, x24, lsl #3]
  403fa8:	add	w25, w26, #0x1
  403fac:	add	x24, x24, #0x1
  403fb0:	cmp	w19, #0x29
  403fb4:	b.eq	403ee0 <printf@plt+0x2a00>  // b.none
  403fb8:	mov	w26, w24
  403fbc:	mov	w25, w24
  403fc0:	mov	x0, x20
  403fc4:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  403fc8:	mov	w21, #0x0                   	// #0
  403fcc:	b	403f50 <printf@plt+0x2a70>
  403fd0:	mov	x0, x20
  403fd4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  403fd8:	b	403f28 <printf@plt+0x2a48>
  403fdc:	add	w21, w21, #0x1
  403fe0:	b	403f50 <printf@plt+0x2a70>
  403fe4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  403fe8:	str	x19, [x0, #3576]
  403fec:	ldp	x19, x20, [sp, #16]
  403ff0:	ldp	x21, x22, [sp, #32]
  403ff4:	ldp	x23, x24, [sp, #48]
  403ff8:	ldp	x25, x26, [sp, #64]
  403ffc:	ldp	x27, x28, [sp, #80]
  404000:	ldp	x29, x30, [sp], #176
  404004:	ret
  404008:	mov	x20, x0
  40400c:	mov	x1, #0x78                  	// #120
  404010:	mov	x0, x19
  404014:	bl	411658 <_ZdlPvm@@Base>
  404018:	mov	x0, x20
  40401c:	bl	401480 <_Unwind_Resume@plt>
  404020:	stp	x29, x30, [sp, #-96]!
  404024:	mov	x29, sp
  404028:	stp	x19, x20, [sp, #16]
  40402c:	stp	x21, x22, [sp, #32]
  404030:	stp	x23, x24, [sp, #48]
  404034:	mov	w22, w0
  404038:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40403c:	add	x21, x21, #0xda8
  404040:	mov	x20, #0xc01                 	// #3073
  404044:	movk	x20, #0xa, lsl #32
  404048:	add	x23, x21, #0x40
  40404c:	bl	403434 <printf@plt+0x1f54>
  404050:	mov	w19, w0
  404054:	cmp	w0, #0x20
  404058:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40405c:	b.ne	404074 <printf@plt+0x2b94>  // b.any
  404060:	bl	403434 <printf@plt+0x1f54>
  404064:	mov	w19, w0
  404068:	cmp	w0, #0x20
  40406c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404070:	b.eq	404060 <printf@plt+0x2b80>  // b.none
  404074:	cmp	w19, #0x22
  404078:	b.eq	4041b8 <printf@plt+0x2cd8>  // b.none
  40407c:	b.gt	404148 <printf@plt+0x2c68>
  404080:	cmn	w19, #0x1
  404084:	b.ne	4040ac <printf@plt+0x2bcc>  // b.any
  404088:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  40408c:	add	x1, x1, #0xfb8
  404090:	add	x0, sp, #0x50
  404094:	bl	412010 <_ZdlPvm@@Base+0x9b8>
  404098:	add	x0, sp, #0x50
  40409c:	bl	4036c8 <printf@plt+0x21e8>
  4040a0:	b	404194 <printf@plt+0x2cb4>
  4040a4:	ldr	x25, [sp, #64]
  4040a8:	b	40404c <printf@plt+0x2b6c>
  4040ac:	cmp	w19, #0x9
  4040b0:	b.eq	40416c <printf@plt+0x2c8c>  // b.none
  4040b4:	str	x25, [sp, #64]
  4040b8:	add	x0, x21, #0x60
  4040bc:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  4040c0:	and	w19, w19, #0xff
  4040c4:	ldr	w1, [x21, #104]
  4040c8:	ldr	w0, [x21, #108]
  4040cc:	cmp	w1, w0
  4040d0:	b.ge	4042d0 <printf@plt+0x2df0>  // b.tcont
  4040d4:	ldr	x2, [x21, #96]
  4040d8:	ldr	w0, [x21, #104]
  4040dc:	add	w3, w0, #0x1
  4040e0:	str	w3, [x21, #104]
  4040e4:	strb	w19, [x2, w0, sxtw]
  4040e8:	mov	w24, #0x0                   	// #0
  4040ec:	mov	w25, #0x0                   	// #0
  4040f0:	bl	403494 <printf@plt+0x1fb4>
  4040f4:	mov	w19, w0
  4040f8:	cmp	w0, #0x28
  4040fc:	ccmp	w24, #0x0, #0x0, eq  // eq = none
  404100:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  404104:	b.ne	4042dc <printf@plt+0x2dfc>  // b.any
  404108:	cbz	w24, 404484 <printf@plt+0x2fa4>
  40410c:	cmp	w0, #0xa
  404110:	b.eq	4043e4 <printf@plt+0x2f04>  // b.none
  404114:	b.gt	404388 <printf@plt+0x2ea8>
  404118:	cmn	w0, #0x1
  40411c:	b.eq	4043c4 <printf@plt+0x2ee4>  // b.none
  404120:	cmp	w0, #0x9
  404124:	b.ne	404410 <printf@plt+0x2f30>  // b.any
  404128:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40412c:	add	x1, x1, #0x1f8
  404130:	mov	x3, x1
  404134:	mov	x2, x1
  404138:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40413c:	add	x0, x0, #0x48
  404140:	bl	403bac <printf@plt+0x26cc>
  404144:	b	4044e0 <printf@plt+0x3000>
  404148:	sub	w0, w19, #0x5e
  40414c:	cmp	w0, #0x20
  404150:	b.hi	404178 <printf@plt+0x2c98>  // b.pmore
  404154:	mov	x1, #0x1                   	// #1
  404158:	lsl	x1, x1, x0
  40415c:	mov	x0, #0x100000001           	// #4294967297
  404160:	movk	x0, #0xa000, lsl #16
  404164:	tst	x1, x0
  404168:	b.eq	4042c8 <printf@plt+0x2de8>  // b.none
  40416c:	mov	w0, w19
  404170:	bl	403714 <printf@plt+0x2234>
  404174:	b	4041a0 <printf@plt+0x2cc0>
  404178:	str	x25, [sp, #64]
  40417c:	add	x0, x21, #0x60
  404180:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  404184:	mov	w24, #0x1                   	// #1
  404188:	cmp	w19, #0x5c
  40418c:	b.eq	4040ec <printf@plt+0x2c0c>  // b.none
  404190:	b	4040c0 <printf@plt+0x2be0>
  404194:	add	x0, sp, #0x50
  404198:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  40419c:	mov	w19, #0x0                   	// #0
  4041a0:	mov	w0, w19
  4041a4:	ldp	x19, x20, [sp, #16]
  4041a8:	ldp	x21, x22, [sp, #32]
  4041ac:	ldp	x23, x24, [sp, #48]
  4041b0:	ldp	x29, x30, [sp], #96
  4041b4:	ret
  4041b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4041bc:	add	x0, x0, #0xda8
  4041c0:	add	x0, x0, #0x60
  4041c4:	bl	412700 <_ZdlPvm@@Base+0x10a8>
  4041c8:	mov	w20, #0x0                   	// #0
  4041cc:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4041d0:	add	x21, x21, #0xda8
  4041d4:	mov	w22, #0x22                  	// #34
  4041d8:	adrp	x23, 412000 <_ZdlPvm@@Base+0x9a8>
  4041dc:	add	x23, x23, #0xb30
  4041e0:	b	404290 <printf@plt+0x2db0>
  4041e4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4041e8:	add	x1, x1, #0x1f8
  4041ec:	mov	x3, x1
  4041f0:	mov	x2, x1
  4041f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  4041f8:	add	x0, x0, #0xfc8
  4041fc:	bl	403bac <printf@plt+0x26cc>
  404200:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404204:	add	x0, x0, #0xda8
  404208:	add	x0, x0, #0x60
  40420c:	bl	403760 <printf@plt+0x2280>
  404210:	mov	w19, #0x11a                 	// #282
  404214:	b	4041a0 <printf@plt+0x2cc0>
  404218:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40421c:	add	x1, x1, #0x1f8
  404220:	mov	x3, x1
  404224:	mov	x2, x1
  404228:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  40422c:	add	x0, x0, #0xfd8
  404230:	bl	403bac <printf@plt+0x26cc>
  404234:	b	404200 <printf@plt+0x2d20>
  404238:	cbz	w20, 404200 <printf@plt+0x2d20>
  40423c:	ldr	w0, [x21, #104]
  404240:	subs	w19, w0, #0x1
  404244:	b.mi	404258 <printf@plt+0x2d78>  // b.first
  404248:	ldr	x0, [x21, #96]
  40424c:	strb	w22, [x0, w19, sxtw]
  404250:	mov	w20, #0x0                   	// #0
  404254:	b	404290 <printf@plt+0x2db0>
  404258:	mov	x1, x23
  40425c:	mov	w0, #0x62                  	// #98
  404260:	bl	40f9cc <printf@plt+0xe4ec>
  404264:	b	404248 <printf@plt+0x2d68>
  404268:	add	x0, x21, #0x60
  40426c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404270:	ldr	x2, [x21, #96]
  404274:	ldr	w0, [x21, #104]
  404278:	add	w3, w0, #0x1
  40427c:	str	w3, [x21, #104]
  404280:	strb	w24, [x2, w0, sxtw]
  404284:	eor	w20, w20, #0x1
  404288:	cmp	w19, #0x5c
  40428c:	csel	w20, w20, wzr, eq  // eq = none
  404290:	bl	403434 <printf@plt+0x1f54>
  404294:	mov	w19, w0
  404298:	cmn	w0, #0x1
  40429c:	b.eq	4041e4 <printf@plt+0x2d04>  // b.none
  4042a0:	cmp	w0, #0xa
  4042a4:	b.eq	404218 <printf@plt+0x2d38>  // b.none
  4042a8:	cmp	w0, #0x22
  4042ac:	b.eq	404238 <printf@plt+0x2d58>  // b.none
  4042b0:	and	w24, w0, #0xff
  4042b4:	ldr	w1, [x21, #104]
  4042b8:	ldr	w0, [x21, #108]
  4042bc:	cmp	w1, w0
  4042c0:	b.lt	404270 <printf@plt+0x2d90>  // b.tstop
  4042c4:	b	404268 <printf@plt+0x2d88>
  4042c8:	str	x25, [sp, #64]
  4042cc:	b	40417c <printf@plt+0x2c9c>
  4042d0:	add	x0, x21, #0x60
  4042d4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4042d8:	b	4040d4 <printf@plt+0x2bf4>
  4042dc:	ldr	w1, [x21, #104]
  4042e0:	ldr	w0, [x21, #108]
  4042e4:	cmp	w1, w0
  4042e8:	b.ge	404368 <printf@plt+0x2e88>  // b.tcont
  4042ec:	ldr	x2, [x21, #96]
  4042f0:	ldr	w0, [x21, #104]
  4042f4:	add	w3, w0, #0x1
  4042f8:	str	w3, [x21, #104]
  4042fc:	strb	wzr, [x2, w0, sxtw]
  404300:	ldr	x1, [x21, #96]
  404304:	mov	x0, x23
  404308:	bl	402de0 <printf@plt+0x1900>
  40430c:	mov	x24, x0
  404310:	cbz	x0, 404324 <printf@plt+0x2e44>
  404314:	ldrb	w0, [x0]
  404318:	cbz	w0, 404324 <printf@plt+0x2e44>
  40431c:	ldrb	w0, [x24, #1]
  404320:	cbz	w0, 404374 <printf@plt+0x2e94>
  404324:	add	x0, x21, #0x60
  404328:	ldr	w1, [x0, #8]
  40432c:	sub	w1, w1, #0x1
  404330:	bl	41269c <_ZdlPvm@@Base+0x1044>
  404334:	bl	403434 <printf@plt+0x1f54>
  404338:	and	w19, w19, #0xff
  40433c:	ldr	w1, [x21, #104]
  404340:	ldr	w0, [x21, #108]
  404344:	cmp	w1, w0
  404348:	b.ge	404558 <printf@plt+0x3078>  // b.tcont
  40434c:	ldr	x2, [x21, #96]
  404350:	ldr	w0, [x21, #104]
  404354:	add	w3, w0, #0x1
  404358:	str	w3, [x21, #104]
  40435c:	strb	w19, [x2, w0, sxtw]
  404360:	mov	w24, w25
  404364:	b	4040f0 <printf@plt+0x2c10>
  404368:	add	x0, x21, #0x60
  40436c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404370:	b	4042ec <printf@plt+0x2e0c>
  404374:	bl	403434 <printf@plt+0x1f54>
  404378:	ldr	x0, [x24, #8]
  40437c:	bl	403e74 <printf@plt+0x2994>
  404380:	ldr	x25, [sp, #64]
  404384:	b	40404c <printf@plt+0x2b6c>
  404388:	cmp	w0, #0x22
  40438c:	b.ne	404410 <printf@plt+0x2f30>  // b.any
  404390:	bl	403434 <printf@plt+0x1f54>
  404394:	ldr	w1, [x21, #104]
  404398:	ldr	w0, [x21, #108]
  40439c:	cmp	w1, w0
  4043a0:	b.ge	404404 <printf@plt+0x2f24>  // b.tcont
  4043a4:	ldr	x2, [x21, #96]
  4043a8:	ldr	w0, [x21, #104]
  4043ac:	add	w3, w0, #0x1
  4043b0:	str	w3, [x21, #104]
  4043b4:	mov	w1, #0x22                  	// #34
  4043b8:	strb	w1, [x2, w0, sxtw]
  4043bc:	mov	w24, w25
  4043c0:	b	4040f0 <printf@plt+0x2c10>
  4043c4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4043c8:	add	x1, x1, #0x1f8
  4043cc:	mov	x3, x1
  4043d0:	mov	x2, x1
  4043d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4043d8:	add	x0, x0, #0x0
  4043dc:	bl	403bac <printf@plt+0x26cc>
  4043e0:	b	4044e0 <printf@plt+0x3000>
  4043e4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4043e8:	add	x1, x1, #0x1f8
  4043ec:	mov	x3, x1
  4043f0:	mov	x2, x1
  4043f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4043f8:	add	x0, x0, #0x20
  4043fc:	bl	403bac <printf@plt+0x26cc>
  404400:	b	4044e0 <printf@plt+0x3000>
  404404:	add	x0, x21, #0x60
  404408:	bl	412290 <_ZdlPvm@@Base+0xc38>
  40440c:	b	4043a4 <printf@plt+0x2ec4>
  404410:	bl	403434 <printf@plt+0x1f54>
  404414:	ldr	w1, [x21, #104]
  404418:	ldr	w0, [x21, #108]
  40441c:	cmp	w1, w0
  404420:	b.ge	40446c <printf@plt+0x2f8c>  // b.tcont
  404424:	ldr	x2, [x21, #96]
  404428:	ldr	w1, [x21, #104]
  40442c:	add	w3, w1, #0x1
  404430:	str	w3, [x21, #104]
  404434:	mov	w3, #0x5c                  	// #92
  404438:	strb	w3, [x2, w1, sxtw]
  40443c:	and	w19, w19, #0xff
  404440:	ldr	w1, [x21, #104]
  404444:	ldr	w0, [x21, #108]
  404448:	cmp	w1, w0
  40444c:	b.ge	404478 <printf@plt+0x2f98>  // b.tcont
  404450:	ldr	x2, [x21, #96]
  404454:	ldr	w0, [x21, #104]
  404458:	add	w3, w0, #0x1
  40445c:	str	w3, [x21, #104]
  404460:	strb	w19, [x2, w0, sxtw]
  404464:	mov	w24, w25
  404468:	b	4040f0 <printf@plt+0x2c10>
  40446c:	add	x0, x21, #0x60
  404470:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404474:	b	404424 <printf@plt+0x2f44>
  404478:	add	x0, x21, #0x60
  40447c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404480:	b	404450 <printf@plt+0x2f70>
  404484:	cmp	w0, #0x5c
  404488:	b.ne	404498 <printf@plt+0x2fb8>  // b.any
  40448c:	bl	403434 <printf@plt+0x1f54>
  404490:	mov	w24, #0x1                   	// #1
  404494:	b	4040f0 <printf@plt+0x2c10>
  404498:	b.gt	4044bc <printf@plt+0x2fdc>
  40449c:	add	w2, w0, #0x1
  4044a0:	cmp	w2, #0x23
  4044a4:	b.hi	404334 <printf@plt+0x2e54>  // b.pmore
  4044a8:	mov	x1, #0x1                   	// #1
  4044ac:	lsl	x1, x1, x2
  4044b0:	tst	x1, x20
  4044b4:	b.eq	404334 <printf@plt+0x2e54>  // b.none
  4044b8:	b	4044e0 <printf@plt+0x3000>
  4044bc:	cmp	w0, #0x7b
  4044c0:	b.eq	4044e0 <printf@plt+0x3000>  // b.none
  4044c4:	b.le	4044d8 <printf@plt+0x2ff8>
  4044c8:	sub	w0, w0, #0x7d
  4044cc:	cmp	w0, #0x1
  4044d0:	b.ls	4044e0 <printf@plt+0x3000>  // b.plast
  4044d4:	b	404334 <printf@plt+0x2e54>
  4044d8:	cmp	w0, #0x5e
  4044dc:	b.ne	404334 <printf@plt+0x2e54>  // b.any
  4044e0:	ldr	w0, [x21, #104]
  4044e4:	cbz	w0, 4040a4 <printf@plt+0x2bc4>
  4044e8:	cbz	w22, 404584 <printf@plt+0x30a4>
  4044ec:	ldr	w1, [x21, #108]
  4044f0:	cmp	w0, w1
  4044f4:	b.ge	404564 <printf@plt+0x3084>  // b.tcont
  4044f8:	add	x24, x21, #0x60
  4044fc:	ldr	x1, [x21, #96]
  404500:	ldr	w0, [x21, #104]
  404504:	add	w2, w0, #0x1
  404508:	str	w2, [x21, #104]
  40450c:	strb	wzr, [x1, w0, sxtw]
  404510:	ldr	x1, [x21, #96]
  404514:	mov	x0, x23
  404518:	bl	402de0 <printf@plt+0x1900>
  40451c:	mov	x19, x0
  404520:	ldr	w1, [x21, #104]
  404524:	sub	w1, w1, #0x1
  404528:	mov	x0, x24
  40452c:	bl	41269c <_ZdlPvm@@Base+0x1044>
  404530:	cbz	x19, 404584 <printf@plt+0x30a4>
  404534:	ldrb	w0, [x19]
  404538:	cbz	w0, 40457c <printf@plt+0x309c>
  40453c:	mov	x0, #0x20                  	// #32
  404540:	bl	4115e8 <_Znwm@@Base>
  404544:	mov	x24, x0
  404548:	ldr	x2, [x21, #80]
  40454c:	ldr	x1, [x19, #8]
  404550:	bl	4032b4 <printf@plt+0x1dd4>
  404554:	b	404570 <printf@plt+0x3090>
  404558:	add	x0, x21, #0x60
  40455c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404560:	b	40434c <printf@plt+0x2e6c>
  404564:	add	x0, x21, #0x60
  404568:	bl	412290 <_ZdlPvm@@Base+0xc38>
  40456c:	b	4044f8 <printf@plt+0x3018>
  404570:	str	x24, [x21, #80]
  404574:	ldr	x25, [sp, #64]
  404578:	b	40404c <printf@plt+0x2b6c>
  40457c:	cmp	w22, #0x1
  404580:	b.eq	4045a0 <printf@plt+0x30c0>  // b.none
  404584:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404588:	add	x0, x0, #0xda8
  40458c:	add	x0, x0, #0x60
  404590:	bl	4036c8 <printf@plt+0x21e8>
  404594:	mov	w19, #0x119                 	// #281
  404598:	ldr	x25, [sp, #64]
  40459c:	b	4041a0 <printf@plt+0x2cc0>
  4045a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4045a4:	add	x0, x0, #0xda8
  4045a8:	add	x0, x0, #0x60
  4045ac:	bl	4036c8 <printf@plt+0x21e8>
  4045b0:	ldr	w19, [x19, #8]
  4045b4:	ldr	x25, [sp, #64]
  4045b8:	b	4041a0 <printf@plt+0x2cc0>
  4045bc:	str	x25, [sp, #64]
  4045c0:	mov	x19, x0
  4045c4:	add	x0, sp, #0x50
  4045c8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4045cc:	mov	x0, x19
  4045d0:	bl	401480 <_Unwind_Resume@plt>
  4045d4:	mov	x19, x0
  4045d8:	mov	x1, #0x20                  	// #32
  4045dc:	mov	x0, x24
  4045e0:	bl	411658 <_ZdlPvm@@Base>
  4045e4:	mov	x0, x19
  4045e8:	bl	401480 <_Unwind_Resume@plt>
  4045ec:	stp	x29, x30, [sp, #-64]!
  4045f0:	mov	x29, sp
  4045f4:	mov	w0, #0x2                   	// #2
  4045f8:	bl	404020 <printf@plt+0x2b40>
  4045fc:	sub	w0, w0, #0x119
  404600:	cmp	w0, #0x1
  404604:	b.hi	404690 <printf@plt+0x31b0>  // b.pmore
  404608:	stp	x19, x20, [sp, #16]
  40460c:	str	x21, [sp, #32]
  404610:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404614:	add	x0, x0, #0xda8
  404618:	ldr	w1, [x0, #104]
  40461c:	add	x0, x0, #0x60
  404620:	ldr	w0, [x0, #12]
  404624:	cmp	w1, w0
  404628:	b.ge	4046b0 <printf@plt+0x31d0>  // b.tcont
  40462c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404630:	add	x0, x0, #0xda8
  404634:	ldr	x3, [x0, #96]
  404638:	ldr	w1, [x0, #104]
  40463c:	add	w4, w1, #0x1
  404640:	str	w4, [x0, #104]
  404644:	strb	wzr, [x3, w1, sxtw]
  404648:	ldr	x21, [x0, #96]
  40464c:	bl	4013d0 <__errno_location@plt>
  404650:	str	wzr, [x0]
  404654:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  404658:	add	x1, x1, #0xe48
  40465c:	mov	x0, x21
  404660:	bl	4013e0 <fopen@plt>
  404664:	mov	x19, x0
  404668:	cbz	x0, 4046c4 <printf@plt+0x31e4>
  40466c:	mov	x0, #0x40                  	// #64
  404670:	bl	4115e8 <_Znwm@@Base>
  404674:	mov	x20, x0
  404678:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40467c:	ldr	x3, [x1, #3576]
  404680:	mov	x2, x21
  404684:	mov	x1, x19
  404688:	bl	403238 <printf@plt+0x1d58>
  40468c:	b	4046f8 <printf@plt+0x3218>
  404690:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404694:	add	x1, x1, #0x1f8
  404698:	mov	x3, x1
  40469c:	mov	x2, x1
  4046a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4046a4:	add	x0, x0, #0x70
  4046a8:	bl	403bac <printf@plt+0x26cc>
  4046ac:	b	404708 <printf@plt+0x3228>
  4046b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4046b4:	add	x0, x0, #0xda8
  4046b8:	add	x0, x0, #0x60
  4046bc:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4046c0:	b	40462c <printf@plt+0x314c>
  4046c4:	mov	x1, x21
  4046c8:	add	x0, sp, #0x30
  4046cc:	bl	40fe34 <printf@plt+0xe954>
  4046d0:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4046d4:	add	x2, x2, #0x1f8
  4046d8:	mov	x3, x2
  4046dc:	add	x1, sp, #0x30
  4046e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4046e4:	add	x0, x0, #0x90
  4046e8:	bl	403bac <printf@plt+0x26cc>
  4046ec:	ldp	x19, x20, [sp, #16]
  4046f0:	ldr	x21, [sp, #32]
  4046f4:	b	404708 <printf@plt+0x3228>
  4046f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4046fc:	str	x20, [x0, #3576]
  404700:	ldp	x19, x20, [sp, #16]
  404704:	ldr	x21, [sp, #32]
  404708:	ldp	x29, x30, [sp], #64
  40470c:	ret
  404710:	mov	x19, x0
  404714:	mov	x1, #0x40                  	// #64
  404718:	mov	x0, x20
  40471c:	bl	411658 <_ZdlPvm@@Base>
  404720:	mov	x0, x19
  404724:	bl	401480 <_Unwind_Resume@plt>
  404728:	stp	x29, x30, [sp, #-16]!
  40472c:	mov	x29, sp
  404730:	mov	w0, #0x0                   	// #0
  404734:	bl	404020 <printf@plt+0x2b40>
  404738:	cmp	w0, #0x119
  40473c:	b.eq	404764 <printf@plt+0x3284>  // b.none
  404740:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404744:	add	x1, x1, #0x1f8
  404748:	mov	x3, x1
  40474c:	mov	x2, x1
  404750:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404754:	add	x0, x0, #0xb0
  404758:	bl	403bac <printf@plt+0x26cc>
  40475c:	ldp	x29, x30, [sp], #16
  404760:	ret
  404764:	bl	403980 <printf@plt+0x24a0>
  404768:	b	40475c <printf@plt+0x327c>
  40476c:	stp	x29, x30, [sp, #-48]!
  404770:	mov	x29, sp
  404774:	stp	x19, x20, [sp, #16]
  404778:	mov	w20, w0
  40477c:	mov	w0, #0x0                   	// #0
  404780:	bl	404020 <printf@plt+0x2b40>
  404784:	cmp	w0, #0x119
  404788:	b.ne	40484c <printf@plt+0x336c>  // b.any
  40478c:	str	x21, [sp, #32]
  404790:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404794:	add	x1, x1, #0xda8
  404798:	ldr	w2, [x1, #104]
  40479c:	ldr	w0, [x1, #108]
  4047a0:	add	x1, x1, #0x60
  4047a4:	cmp	w2, w0
  4047a8:	b.ge	40486c <printf@plt+0x338c>  // b.tcont
  4047ac:	adrp	x2, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4047b0:	add	x2, x2, #0xda8
  4047b4:	ldr	x3, [x2, #96]
  4047b8:	ldr	w0, [x2, #104]
  4047bc:	add	w4, w0, #0x1
  4047c0:	str	w4, [x2, #104]
  4047c4:	strb	wzr, [x3, w0, sxtw]
  4047c8:	ldr	x21, [x2, #96]
  4047cc:	mov	x1, x21
  4047d0:	add	x0, x2, #0x40
  4047d4:	bl	402de0 <printf@plt+0x1900>
  4047d8:	mov	x19, x0
  4047dc:	cbz	x0, 404878 <printf@plt+0x3398>
  4047e0:	ldrb	w0, [x0]
  4047e4:	cbnz	w0, 4048b4 <printf@plt+0x33d4>
  4047e8:	bl	403980 <printf@plt+0x24a0>
  4047ec:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4047f0:	add	x1, x1, #0xda8
  4047f4:	ldr	w2, [x1, #104]
  4047f8:	ldr	w0, [x1, #108]
  4047fc:	add	x1, x1, #0x60
  404800:	cmp	w2, w0
  404804:	b.ge	4048c0 <printf@plt+0x33e0>  // b.tcont
  404808:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40480c:	add	x0, x0, #0xda8
  404810:	ldr	x3, [x0, #96]
  404814:	ldr	w1, [x0, #104]
  404818:	add	w4, w1, #0x1
  40481c:	str	w4, [x0, #104]
  404820:	strb	wzr, [x3, w1, sxtw]
  404824:	mov	w1, #0x1                   	// #1
  404828:	strb	w1, [x19]
  40482c:	ldr	x0, [x0, #96]
  404830:	bl	412984 <_ZdlPvm@@Base+0x132c>
  404834:	str	x0, [x19, #8]
  404838:	strb	w20, [x19, #1]
  40483c:	ldr	x21, [sp, #32]
  404840:	ldp	x19, x20, [sp, #16]
  404844:	ldp	x29, x30, [sp], #48
  404848:	ret
  40484c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404850:	add	x1, x1, #0x1f8
  404854:	mov	x3, x1
  404858:	mov	x2, x1
  40485c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404860:	add	x0, x0, #0xb0
  404864:	bl	403bac <printf@plt+0x26cc>
  404868:	b	404840 <printf@plt+0x3360>
  40486c:	mov	x0, x1
  404870:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404874:	b	4047ac <printf@plt+0x32cc>
  404878:	mov	x0, #0x18                  	// #24
  40487c:	bl	401220 <_Znam@plt>
  404880:	mov	x1, #0x1                   	// #1
  404884:	mov	x19, x0
  404888:	str	x1, [x19], #8
  40488c:	strb	w1, [x0, #8]
  404890:	strb	wzr, [x19, #1]
  404894:	str	xzr, [x19, #8]
  404898:	mov	x2, x19
  40489c:	mov	x1, x21
  4048a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4048a4:	add	x0, x0, #0xda8
  4048a8:	add	x0, x0, #0x40
  4048ac:	bl	402b7c <printf@plt+0x169c>
  4048b0:	b	4047e8 <printf@plt+0x3308>
  4048b4:	ldr	x0, [x19, #8]
  4048b8:	bl	4012c0 <free@plt>
  4048bc:	b	4047e8 <printf@plt+0x3308>
  4048c0:	mov	x0, x1
  4048c4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4048c8:	b	404808 <printf@plt+0x3328>
  4048cc:	stp	x29, x30, [sp, #-16]!
  4048d0:	mov	x29, sp
  4048d4:	mov	w0, #0x0                   	// #0
  4048d8:	bl	404020 <printf@plt+0x2b40>
  4048dc:	cmp	w0, #0x119
  4048e0:	b.ne	404934 <printf@plt+0x3454>  // b.any
  4048e4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4048e8:	add	x0, x0, #0xda8
  4048ec:	ldr	w1, [x0, #104]
  4048f0:	add	x0, x0, #0x60
  4048f4:	ldr	w0, [x0, #12]
  4048f8:	cmp	w1, w0
  4048fc:	b.ge	404954 <printf@plt+0x3474>  // b.tcont
  404900:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404904:	add	x0, x0, #0xda8
  404908:	ldr	x3, [x0, #96]
  40490c:	ldr	w1, [x0, #104]
  404910:	add	w4, w1, #0x1
  404914:	str	w4, [x0, #104]
  404918:	strb	wzr, [x3, w1, sxtw]
  40491c:	mov	x2, #0x0                   	// #0
  404920:	ldr	x1, [x0, #96]
  404924:	add	x0, x0, #0x40
  404928:	bl	402b7c <printf@plt+0x169c>
  40492c:	ldp	x29, x30, [sp], #16
  404930:	ret
  404934:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404938:	add	x1, x1, #0x1f8
  40493c:	mov	x3, x1
  404940:	mov	x2, x1
  404944:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404948:	add	x0, x0, #0xc0
  40494c:	bl	403bac <printf@plt+0x26cc>
  404950:	b	40492c <printf@plt+0x344c>
  404954:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404958:	add	x0, x0, #0xda8
  40495c:	add	x0, x0, #0x60
  404960:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404964:	b	404900 <printf@plt+0x3420>
  404968:	stp	x29, x30, [sp, #-32]!
  40496c:	mov	x29, sp
  404970:	mov	w0, #0x2                   	// #2
  404974:	bl	404020 <printf@plt+0x2b40>
  404978:	sub	w0, w0, #0x119
  40497c:	cmp	w0, #0x1
  404980:	b.hi	4049d0 <printf@plt+0x34f0>  // b.pmore
  404984:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404988:	add	x0, x0, #0xda8
  40498c:	ldr	w1, [x0, #104]
  404990:	add	x0, x0, #0x60
  404994:	ldr	w0, [x0, #12]
  404998:	cmp	w1, w0
  40499c:	b.ge	4049f0 <printf@plt+0x3510>  // b.tcont
  4049a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4049a4:	add	x0, x0, #0xda8
  4049a8:	ldr	x3, [x0, #96]
  4049ac:	ldr	w1, [x0, #104]
  4049b0:	add	w4, w1, #0x1
  4049b4:	str	w4, [x0, #104]
  4049b8:	strb	wzr, [x3, w1, sxtw]
  4049bc:	ldr	x0, [x0, #96]
  4049c0:	bl	405b90 <printf@plt+0x46b0>
  4049c4:	cbz	w0, 404a04 <printf@plt+0x3524>
  4049c8:	ldp	x29, x30, [sp], #32
  4049cc:	ret
  4049d0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4049d4:	add	x1, x1, #0x1f8
  4049d8:	mov	x3, x1
  4049dc:	mov	x2, x1
  4049e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4049e4:	add	x0, x0, #0xd8
  4049e8:	bl	403bac <printf@plt+0x26cc>
  4049ec:	b	4049c8 <printf@plt+0x34e8>
  4049f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4049f4:	add	x0, x0, #0xda8
  4049f8:	add	x0, x0, #0x60
  4049fc:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404a00:	b	4049a0 <printf@plt+0x34c0>
  404a04:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404a08:	ldr	x1, [x0, #3592]
  404a0c:	add	x0, sp, #0x10
  404a10:	bl	40fe34 <printf@plt+0xe954>
  404a14:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404a18:	add	x2, x2, #0x1f8
  404a1c:	mov	x3, x2
  404a20:	add	x1, sp, #0x10
  404a24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  404a28:	add	x0, x0, #0xc88
  404a2c:	bl	403bac <printf@plt+0x26cc>
  404a30:	b	4049c8 <printf@plt+0x34e8>
  404a34:	stp	x29, x30, [sp, #-16]!
  404a38:	mov	x29, sp
  404a3c:	mov	w0, #0x2                   	// #2
  404a40:	bl	404020 <printf@plt+0x2b40>
  404a44:	sub	w0, w0, #0x119
  404a48:	cmp	w0, #0x1
  404a4c:	b.hi	404a98 <printf@plt+0x35b8>  // b.pmore
  404a50:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404a54:	add	x0, x0, #0xda8
  404a58:	ldr	w1, [x0, #104]
  404a5c:	add	x0, x0, #0x60
  404a60:	ldr	w0, [x0, #12]
  404a64:	cmp	w1, w0
  404a68:	b.ge	404ab8 <printf@plt+0x35d8>  // b.tcont
  404a6c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404a70:	add	x0, x0, #0xda8
  404a74:	ldr	x3, [x0, #96]
  404a78:	ldr	w1, [x0, #104]
  404a7c:	add	w4, w1, #0x1
  404a80:	str	w4, [x0, #104]
  404a84:	strb	wzr, [x3, w1, sxtw]
  404a88:	ldr	x0, [x0, #96]
  404a8c:	bl	405cfc <printf@plt+0x481c>
  404a90:	ldp	x29, x30, [sp], #16
  404a94:	ret
  404a98:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404a9c:	add	x1, x1, #0x1f8
  404aa0:	mov	x3, x1
  404aa4:	mov	x2, x1
  404aa8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404aac:	add	x0, x0, #0xf8
  404ab0:	bl	403bac <printf@plt+0x26cc>
  404ab4:	b	404a90 <printf@plt+0x35b0>
  404ab8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404abc:	add	x0, x0, #0xda8
  404ac0:	add	x0, x0, #0x60
  404ac4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404ac8:	b	404a6c <printf@plt+0x358c>
  404acc:	stp	x29, x30, [sp, #-16]!
  404ad0:	mov	x29, sp
  404ad4:	mov	w0, #0x2                   	// #2
  404ad8:	bl	404020 <printf@plt+0x2b40>
  404adc:	sub	w0, w0, #0x119
  404ae0:	cmp	w0, #0x1
  404ae4:	b.hi	404b30 <printf@plt+0x3650>  // b.pmore
  404ae8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404aec:	add	x0, x0, #0xda8
  404af0:	ldr	w1, [x0, #104]
  404af4:	add	x0, x0, #0x60
  404af8:	ldr	w0, [x0, #12]
  404afc:	cmp	w1, w0
  404b00:	b.ge	404b50 <printf@plt+0x3670>  // b.tcont
  404b04:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404b08:	add	x0, x0, #0xda8
  404b0c:	ldr	x3, [x0, #96]
  404b10:	ldr	w1, [x0, #104]
  404b14:	add	w4, w1, #0x1
  404b18:	str	w4, [x0, #104]
  404b1c:	strb	wzr, [x3, w1, sxtw]
  404b20:	ldr	x0, [x0, #96]
  404b24:	bl	405d38 <printf@plt+0x4858>
  404b28:	ldp	x29, x30, [sp], #16
  404b2c:	ret
  404b30:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404b34:	add	x1, x1, #0x1f8
  404b38:	mov	x3, x1
  404b3c:	mov	x2, x1
  404b40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404b44:	add	x0, x0, #0x118
  404b48:	bl	403bac <printf@plt+0x26cc>
  404b4c:	b	404b28 <printf@plt+0x3648>
  404b50:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404b54:	add	x0, x0, #0xda8
  404b58:	add	x0, x0, #0x60
  404b5c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404b60:	b	404b04 <printf@plt+0x3624>
  404b64:	stp	x29, x30, [sp, #-16]!
  404b68:	mov	x29, sp
  404b6c:	mov	w0, #0x2                   	// #2
  404b70:	bl	404020 <printf@plt+0x2b40>
  404b74:	sub	w0, w0, #0x119
  404b78:	cmp	w0, #0x1
  404b7c:	b.hi	404bc8 <printf@plt+0x36e8>  // b.pmore
  404b80:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404b84:	add	x0, x0, #0xda8
  404b88:	ldr	w1, [x0, #104]
  404b8c:	add	x0, x0, #0x60
  404b90:	ldr	w0, [x0, #12]
  404b94:	cmp	w1, w0
  404b98:	b.ge	404be8 <printf@plt+0x3708>  // b.tcont
  404b9c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404ba0:	add	x0, x0, #0xda8
  404ba4:	ldr	x3, [x0, #96]
  404ba8:	ldr	w1, [x0, #104]
  404bac:	add	w4, w1, #0x1
  404bb0:	str	w4, [x0, #104]
  404bb4:	strb	wzr, [x3, w1, sxtw]
  404bb8:	ldr	x0, [x0, #96]
  404bbc:	bl	405d74 <printf@plt+0x4894>
  404bc0:	ldp	x29, x30, [sp], #16
  404bc4:	ret
  404bc8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404bcc:	add	x1, x1, #0x1f8
  404bd0:	mov	x3, x1
  404bd4:	mov	x2, x1
  404bd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404bdc:	add	x0, x0, #0x138
  404be0:	bl	403bac <printf@plt+0x26cc>
  404be4:	b	404bc0 <printf@plt+0x36e0>
  404be8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404bec:	add	x0, x0, #0xda8
  404bf0:	add	x0, x0, #0x60
  404bf4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404bf8:	b	404b9c <printf@plt+0x36bc>
  404bfc:	stp	x29, x30, [sp, #-48]!
  404c00:	mov	x29, sp
  404c04:	mov	w0, #0x2                   	// #2
  404c08:	bl	404020 <printf@plt+0x2b40>
  404c0c:	sub	w0, w0, #0x119
  404c10:	cmp	w0, #0x1
  404c14:	b.hi	404c84 <printf@plt+0x37a4>  // b.pmore
  404c18:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404c1c:	add	x0, x0, #0xda8
  404c20:	ldr	w1, [x0, #108]
  404c24:	add	x0, x0, #0x60
  404c28:	ldr	w0, [x0, #8]
  404c2c:	cmp	w1, w0
  404c30:	b.le	404ca4 <printf@plt+0x37c4>
  404c34:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404c38:	add	x0, x0, #0xda8
  404c3c:	ldr	x3, [x0, #96]
  404c40:	ldr	w1, [x0, #104]
  404c44:	add	w4, w1, #0x1
  404c48:	str	w4, [x0, #104]
  404c4c:	strb	wzr, [x3, w1, sxtw]
  404c50:	mov	w2, #0xa                   	// #10
  404c54:	add	x1, sp, #0x18
  404c58:	ldr	x0, [x0, #96]
  404c5c:	bl	4012b0 <strtol@plt>
  404c60:	cbnz	x0, 404c78 <printf@plt+0x3798>
  404c64:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404c68:	ldr	x1, [x1, #3592]
  404c6c:	ldr	x2, [sp, #24]
  404c70:	cmp	x2, x1
  404c74:	b.eq	404cb8 <printf@plt+0x37d8>  // b.none
  404c78:	bl	405b70 <printf@plt+0x4690>
  404c7c:	ldp	x29, x30, [sp], #48
  404c80:	ret
  404c84:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404c88:	add	x1, x1, #0x1f8
  404c8c:	mov	x3, x1
  404c90:	mov	x2, x1
  404c94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404c98:	add	x0, x0, #0x158
  404c9c:	bl	403bac <printf@plt+0x26cc>
  404ca0:	b	404c7c <printf@plt+0x379c>
  404ca4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404ca8:	add	x0, x0, #0xda8
  404cac:	add	x0, x0, #0x60
  404cb0:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404cb4:	b	404c34 <printf@plt+0x3754>
  404cb8:	add	x0, sp, #0x20
  404cbc:	bl	40fe34 <printf@plt+0xe954>
  404cc0:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404cc4:	add	x2, x2, #0x1f8
  404cc8:	mov	x3, x2
  404ccc:	add	x1, sp, #0x20
  404cd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404cd4:	add	x0, x0, #0x178
  404cd8:	bl	403bac <printf@plt+0x26cc>
  404cdc:	b	404c7c <printf@plt+0x379c>
  404ce0:	stp	x29, x30, [sp, #-48]!
  404ce4:	mov	x29, sp
  404ce8:	mov	w0, #0x0                   	// #0
  404cec:	bl	404020 <printf@plt+0x2b40>
  404cf0:	cmp	w0, #0x119
  404cf4:	b.ne	404d5c <printf@plt+0x387c>  // b.any
  404cf8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404cfc:	add	x0, x0, #0xda8
  404d00:	ldr	w1, [x0, #104]
  404d04:	add	x0, x0, #0x60
  404d08:	ldr	w0, [x0, #12]
  404d0c:	cmp	w1, w0
  404d10:	b.ge	404d7c <printf@plt+0x389c>  // b.tcont
  404d14:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404d18:	add	x0, x0, #0xda8
  404d1c:	ldr	x3, [x0, #96]
  404d20:	ldr	w1, [x0, #104]
  404d24:	add	w4, w1, #0x1
  404d28:	str	w4, [x0, #104]
  404d2c:	strb	wzr, [x3, w1, sxtw]
  404d30:	ldr	x1, [x0, #96]
  404d34:	add	x0, x0, #0x40
  404d38:	bl	402de0 <printf@plt+0x1900>
  404d3c:	cbz	x0, 404d50 <printf@plt+0x3870>
  404d40:	ldrb	w1, [x0]
  404d44:	cbz	w1, 404d50 <printf@plt+0x3870>
  404d48:	ldrb	w0, [x0, #1]
  404d4c:	cbz	w0, 404d90 <printf@plt+0x38b0>
  404d50:	bl	403980 <printf@plt+0x24a0>
  404d54:	ldp	x29, x30, [sp], #48
  404d58:	ret
  404d5c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404d60:	add	x1, x1, #0x1f8
  404d64:	mov	x3, x1
  404d68:	mov	x2, x1
  404d6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404d70:	add	x0, x0, #0x1a0
  404d74:	bl	403bac <printf@plt+0x26cc>
  404d78:	b	404d54 <printf@plt+0x3874>
  404d7c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404d80:	add	x0, x0, #0xda8
  404d84:	add	x0, x0, #0x60
  404d88:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404d8c:	b	404d14 <printf@plt+0x3834>
  404d90:	stp	x19, x20, [sp, #16]
  404d94:	str	x21, [sp, #32]
  404d98:	bl	403980 <printf@plt+0x24a0>
  404d9c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404da0:	add	x0, x0, #0xda8
  404da4:	ldr	w1, [x0, #104]
  404da8:	add	x0, x0, #0x60
  404dac:	ldr	w0, [x0, #12]
  404db0:	cmp	w1, w0
  404db4:	b.ge	404df4 <printf@plt+0x3914>  // b.tcont
  404db8:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404dbc:	add	x19, x19, #0xda8
  404dc0:	ldr	x2, [x19, #96]
  404dc4:	ldr	w0, [x19, #104]
  404dc8:	add	w3, w0, #0x1
  404dcc:	str	w3, [x19, #104]
  404dd0:	strb	wzr, [x2, w0, sxtw]
  404dd4:	ldr	x21, [x19, #96]
  404dd8:	mov	x0, #0x20                  	// #32
  404ddc:	bl	4115e8 <_Znwm@@Base>
  404de0:	mov	x20, x0
  404de4:	ldr	x2, [x19, #80]
  404de8:	mov	x1, x21
  404dec:	bl	4032b4 <printf@plt+0x1dd4>
  404df0:	b	404e08 <printf@plt+0x3928>
  404df4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404df8:	add	x0, x0, #0xda8
  404dfc:	add	x0, x0, #0x60
  404e00:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404e04:	b	404db8 <printf@plt+0x38d8>
  404e08:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404e0c:	str	x20, [x0, #3576]
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldr	x21, [sp, #32]
  404e18:	b	404d54 <printf@plt+0x3874>
  404e1c:	mov	x19, x0
  404e20:	mov	x1, #0x20                  	// #32
  404e24:	mov	x0, x20
  404e28:	bl	411658 <_ZdlPvm@@Base>
  404e2c:	mov	x0, x19
  404e30:	bl	401480 <_Unwind_Resume@plt>
  404e34:	stp	x29, x30, [sp, #-32]!
  404e38:	mov	x29, sp
  404e3c:	stp	x19, x20, [sp, #16]
  404e40:	bl	403434 <printf@plt+0x1f54>
  404e44:	mov	w19, w0
  404e48:	cmp	w0, #0x20
  404e4c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404e50:	b.ne	404e68 <printf@plt+0x3988>  // b.any
  404e54:	bl	403434 <printf@plt+0x1f54>
  404e58:	mov	w19, w0
  404e5c:	cmp	w0, #0x20
  404e60:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404e64:	b.eq	404e54 <printf@plt+0x3974>  // b.none
  404e68:	cmn	w19, #0x1
  404e6c:	b.eq	404ed0 <printf@plt+0x39f0>  // b.none
  404e70:	bl	403434 <printf@plt+0x1f54>
  404e74:	mov	w20, w0
  404e78:	cmn	w0, #0x1
  404e7c:	b.eq	404ed0 <printf@plt+0x39f0>  // b.none
  404e80:	cmp	w19, #0x6f
  404e84:	cset	w0, eq  // eq = none
  404e88:	cmp	w20, #0x66
  404e8c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404e90:	b.ne	404ef8 <printf@plt+0x3a18>  // b.any
  404e94:	cmp	w20, #0x6e
  404e98:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404e9c:	b.eq	404f04 <printf@plt+0x3a24>  // b.none
  404ea0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ea4:	ldr	w0, [x0, #3444]
  404ea8:	cbnz	w0, 404f04 <printf@plt+0x3a24>
  404eac:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404eb0:	add	x0, x0, #0xda8
  404eb4:	ldrb	w2, [x0, #112]
  404eb8:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ebc:	strb	w2, [x1, #3448]
  404ec0:	ldrb	w1, [x0, #113]
  404ec4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ec8:	strb	w1, [x0, #3464]
  404ecc:	b	404eec <printf@plt+0x3a0c>
  404ed0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404ed4:	add	x1, x1, #0x1f8
  404ed8:	mov	x3, x1
  404edc:	mov	x2, x1
  404ee0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404ee4:	add	x0, x0, #0x1b0
  404ee8:	bl	403bac <printf@plt+0x26cc>
  404eec:	ldp	x19, x20, [sp, #16]
  404ef0:	ldp	x29, x30, [sp], #32
  404ef4:	ret
  404ef8:	bl	403494 <printf@plt+0x1fb4>
  404efc:	cmp	w0, #0x66
  404f00:	b.eq	404f18 <printf@plt+0x3a38>  // b.none
  404f04:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f08:	strb	w19, [x0, #3448]
  404f0c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f10:	strb	w20, [x0, #3464]
  404f14:	b	404eec <printf@plt+0x3a0c>
  404f18:	bl	403434 <printf@plt+0x1f54>
  404f1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404f20:	add	x0, x0, #0xda8
  404f24:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f28:	ldrb	w2, [x1, #3448]
  404f2c:	strb	w2, [x0, #112]
  404f30:	adrp	x2, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f34:	ldrb	w3, [x2, #3464]
  404f38:	strb	w3, [x0, #113]
  404f3c:	strb	wzr, [x2, #3464]
  404f40:	strb	wzr, [x1, #3448]
  404f44:	b	404eec <printf@plt+0x3a0c>
  404f48:	stp	x29, x30, [sp, #-48]!
  404f4c:	mov	x29, sp
  404f50:	str	x19, [sp, #16]
  404f54:	mov	w0, #0x2                   	// #2
  404f58:	bl	404020 <printf@plt+0x2b40>
  404f5c:	sub	w0, w0, #0x119
  404f60:	cmp	w0, #0x1
  404f64:	b.hi	404fb8 <printf@plt+0x3ad8>  // b.pmore
  404f68:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404f6c:	add	x0, x0, #0xda8
  404f70:	ldr	w1, [x0, #108]
  404f74:	add	x0, x0, #0x60
  404f78:	ldr	w0, [x0, #8]
  404f7c:	cmp	w1, w0
  404f80:	b.le	404fd8 <printf@plt+0x3af8>
  404f84:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404f88:	add	x0, x0, #0xda8
  404f8c:	add	x1, x0, #0x60
  404f90:	ldr	x2, [x0, #96]
  404f94:	ldr	w0, [x1, #8]
  404f98:	add	w3, w0, #0x1
  404f9c:	str	w3, [x1, #8]
  404fa0:	strb	wzr, [x2, w0, sxtw]
  404fa4:	add	x0, sp, #0x20
  404fa8:	bl	4120a8 <_ZdlPvm@@Base+0xa50>
  404fac:	mov	w0, #0x0                   	// #0
  404fb0:	bl	404020 <printf@plt+0x2b40>
  404fb4:	b	404fec <printf@plt+0x3b0c>
  404fb8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  404fbc:	add	x1, x1, #0x1f8
  404fc0:	mov	x3, x1
  404fc4:	mov	x2, x1
  404fc8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  404fcc:	add	x0, x0, #0x1e0
  404fd0:	bl	403bac <printf@plt+0x26cc>
  404fd4:	b	405090 <printf@plt+0x3bb0>
  404fd8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404fdc:	add	x0, x0, #0xda8
  404fe0:	add	x0, x0, #0x60
  404fe4:	bl	412290 <_ZdlPvm@@Base+0xc38>
  404fe8:	b	404f84 <printf@plt+0x3aa4>
  404fec:	sub	w0, w0, #0x119
  404ff0:	cmp	w0, #0x1
  404ff4:	b.hi	405040 <printf@plt+0x3b60>  // b.pmore
  404ff8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  404ffc:	add	x0, x0, #0xda8
  405000:	ldr	w1, [x0, #104]
  405004:	add	x0, x0, #0x60
  405008:	ldr	w0, [x0, #12]
  40500c:	cmp	w1, w0
  405010:	b.ge	405068 <printf@plt+0x3b88>  // b.tcont
  405014:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405018:	add	x0, x0, #0xda8
  40501c:	ldr	x3, [x0, #96]
  405020:	ldr	w1, [x0, #104]
  405024:	add	w4, w1, #0x1
  405028:	str	w4, [x0, #104]
  40502c:	strb	wzr, [x3, w1, sxtw]
  405030:	ldr	x19, [sp, #32]
  405034:	ldr	x0, [x0, #96]
  405038:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40503c:	b	40507c <printf@plt+0x3b9c>
  405040:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  405044:	add	x1, x1, #0x1f8
  405048:	mov	x3, x1
  40504c:	mov	x2, x1
  405050:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  405054:	add	x0, x0, #0x1e0
  405058:	bl	403bac <printf@plt+0x26cc>
  40505c:	add	x0, sp, #0x20
  405060:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  405064:	b	405090 <printf@plt+0x3bb0>
  405068:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40506c:	add	x0, x0, #0xda8
  405070:	add	x0, x0, #0x60
  405074:	bl	412290 <_ZdlPvm@@Base+0xc38>
  405078:	b	405014 <printf@plt+0x3b34>
  40507c:	mov	x1, x0
  405080:	mov	x0, x19
  405084:	bl	409ca8 <printf@plt+0x87c8>
  405088:	add	x0, sp, #0x20
  40508c:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  405090:	ldr	x19, [sp, #16]
  405094:	ldp	x29, x30, [sp], #48
  405098:	ret
  40509c:	mov	x19, x0
  4050a0:	add	x0, sp, #0x20
  4050a4:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4050a8:	mov	x0, x19
  4050ac:	bl	401480 <_Unwind_Resume@plt>
  4050b0:	stp	x29, x30, [sp, #-80]!
  4050b4:	mov	x29, sp
  4050b8:	str	x19, [sp, #16]
  4050bc:	mov	w0, #0x2                   	// #2
  4050c0:	bl	404020 <printf@plt+0x2b40>
  4050c4:	sub	w0, w0, #0x119
  4050c8:	cmp	w0, #0x1
  4050cc:	b.hi	405120 <printf@plt+0x3c40>  // b.pmore
  4050d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4050d4:	add	x0, x0, #0xda8
  4050d8:	ldr	w1, [x0, #104]
  4050dc:	add	x0, x0, #0x60
  4050e0:	ldr	w0, [x0, #12]
  4050e4:	cmp	w1, w0
  4050e8:	b.ge	405140 <printf@plt+0x3c60>  // b.tcont
  4050ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4050f0:	add	x0, x0, #0xda8
  4050f4:	add	x1, x0, #0x60
  4050f8:	ldr	x2, [x0, #96]
  4050fc:	ldr	w0, [x1, #8]
  405100:	add	w3, w0, #0x1
  405104:	str	w3, [x1, #8]
  405108:	strb	wzr, [x2, w0, sxtw]
  40510c:	add	x0, sp, #0x30
  405110:	bl	4120a8 <_ZdlPvm@@Base+0xa50>
  405114:	mov	w0, #0x0                   	// #0
  405118:	bl	404020 <printf@plt+0x2b40>
  40511c:	b	405154 <printf@plt+0x3c74>
  405120:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  405124:	add	x1, x1, #0x1f8
  405128:	mov	x3, x1
  40512c:	mov	x2, x1
  405130:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  405134:	add	x0, x0, #0x1f0
  405138:	bl	403bac <printf@plt+0x26cc>
  40513c:	b	405260 <printf@plt+0x3d80>
  405140:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405144:	add	x0, x0, #0xda8
  405148:	add	x0, x0, #0x60
  40514c:	bl	412290 <_ZdlPvm@@Base+0xc38>
  405150:	b	4050ec <printf@plt+0x3c0c>
  405154:	sub	w0, w0, #0x119
  405158:	cmp	w0, #0x1
  40515c:	b.hi	4051bc <printf@plt+0x3cdc>  // b.pmore
  405160:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405164:	add	x0, x0, #0xda8
  405168:	ldr	w1, [x0, #104]
  40516c:	add	x0, x0, #0x60
  405170:	ldr	w0, [x0, #12]
  405174:	cmp	w1, w0
  405178:	b.ge	4051dc <printf@plt+0x3cfc>  // b.tcont
  40517c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405180:	add	x0, x0, #0xda8
  405184:	add	x1, x0, #0x60
  405188:	ldr	x2, [x0, #96]
  40518c:	ldr	w0, [x0, #104]
  405190:	add	w3, w0, #0x1
  405194:	str	w3, [x1, #8]
  405198:	strb	wzr, [x2, w0, sxtw]
  40519c:	ldr	w0, [x1, #8]
  4051a0:	cmp	w0, #0x0
  4051a4:	b.gt	4051f0 <printf@plt+0x3d10>
  4051a8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4051ac:	add	x1, x1, #0xb30
  4051b0:	mov	w0, #0x62                  	// #98
  4051b4:	bl	40f9cc <printf@plt+0xe4ec>
  4051b8:	b	4051f0 <printf@plt+0x3d10>
  4051bc:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4051c0:	add	x1, x1, #0x1f8
  4051c4:	mov	x3, x1
  4051c8:	mov	x2, x1
  4051cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4051d0:	add	x0, x0, #0x1f0
  4051d4:	bl	403bac <printf@plt+0x26cc>
  4051d8:	b	405258 <printf@plt+0x3d78>
  4051dc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4051e0:	add	x0, x0, #0xda8
  4051e4:	add	x0, x0, #0x60
  4051e8:	bl	412290 <_ZdlPvm@@Base+0xc38>
  4051ec:	b	40517c <printf@plt+0x3c9c>
  4051f0:	add	x2, sp, #0x2c
  4051f4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  4051f8:	add	x1, x1, #0xca0
  4051fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405200:	ldr	x0, [x0, #3592]
  405204:	bl	401390 <__isoc99_sscanf@plt>
  405208:	cmp	w0, #0x1
  40520c:	b.eq	405240 <printf@plt+0x3d60>  // b.none
  405210:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405214:	ldr	x1, [x0, #3592]
  405218:	add	x0, sp, #0x40
  40521c:	bl	40fe34 <printf@plt+0xe954>
  405220:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  405224:	add	x2, x2, #0x1f8
  405228:	mov	x3, x2
  40522c:	add	x1, sp, #0x40
  405230:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  405234:	add	x0, x0, #0x1f8
  405238:	bl	403bac <printf@plt+0x26cc>
  40523c:	b	405258 <printf@plt+0x3d78>
  405240:	ldr	w1, [sp, #44]
  405244:	ldr	x0, [sp, #48]
  405248:	bl	405ab8 <printf@plt+0x45d8>
  40524c:	add	x0, sp, #0x30
  405250:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  405254:	b	405260 <printf@plt+0x3d80>
  405258:	add	x0, sp, #0x30
  40525c:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  405260:	ldr	x19, [sp, #16]
  405264:	ldp	x29, x30, [sp], #80
  405268:	ret
  40526c:	mov	x19, x0
  405270:	add	x0, sp, #0x30
  405274:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  405278:	mov	x0, x19
  40527c:	bl	401480 <_Unwind_Resume@plt>
  405280:	stp	x29, x30, [sp, #-48]!
  405284:	mov	x29, sp
  405288:	stp	x19, x20, [sp, #16]
  40528c:	str	x21, [sp, #32]
  405290:	mov	w20, #0x1                   	// #1
  405294:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405298:	add	x21, x0, #0xe5c
  40529c:	mov	w0, w20
  4052a0:	bl	404020 <printf@plt+0x2b40>
  4052a4:	mov	w19, w0
  4052a8:	cmp	w0, #0x134
  4052ac:	b.eq	4053a4 <printf@plt+0x3ec4>  // b.none
  4052b0:	b.gt	405348 <printf@plt+0x3e68>
  4052b4:	cmp	w0, #0x130
  4052b8:	b.eq	4053ac <printf@plt+0x3ecc>  // b.none
  4052bc:	b.le	4052dc <printf@plt+0x3dfc>
  4052c0:	cmp	w0, #0x132
  4052c4:	b.eq	4053b8 <printf@plt+0x3ed8>  // b.none
  4052c8:	cmp	w0, #0x133
  4052cc:	b.ne	40532c <printf@plt+0x3e4c>  // b.any
  4052d0:	mov	w0, w20
  4052d4:	bl	40476c <printf@plt+0x328c>
  4052d8:	b	40529c <printf@plt+0x3dbc>
  4052dc:	cmp	w0, #0x12e
  4052e0:	b.eq	4053d8 <printf@plt+0x3ef8>  // b.none
  4052e4:	b.le	4052f8 <printf@plt+0x3e18>
  4052e8:	cmp	w0, #0x12f
  4052ec:	b.ne	405318 <printf@plt+0x3e38>  // b.any
  4052f0:	bl	404968 <printf@plt+0x3488>
  4052f4:	b	40529c <printf@plt+0x3dbc>
  4052f8:	cmp	w0, #0x11a
  4052fc:	b.le	405310 <printf@plt+0x3e30>
  405300:	cmp	w0, #0x12d
  405304:	b.ne	405318 <printf@plt+0x3e38>  // b.any
  405308:	bl	404bfc <printf@plt+0x371c>
  40530c:	b	40529c <printf@plt+0x3dbc>
  405310:	cmp	w0, #0x118
  405314:	b.gt	4053f8 <printf@plt+0x3f18>
  405318:	mov	w0, w19
  40531c:	ldp	x19, x20, [sp, #16]
  405320:	ldr	x21, [sp, #32]
  405324:	ldp	x29, x30, [sp], #48
  405328:	ret
  40532c:	cmp	w0, #0x131
  405330:	b.ne	405318 <printf@plt+0x3e38>  // b.any
  405334:	ldr	w0, [x21]
  405338:	cbz	w0, 4053d0 <printf@plt+0x3ef0>
  40533c:	mov	w0, #0x0                   	// #0
  405340:	bl	40476c <printf@plt+0x328c>
  405344:	b	40529c <printf@plt+0x3dbc>
  405348:	cmp	w0, #0x138
  40534c:	b.eq	4053f0 <printf@plt+0x3f10>  // b.none
  405350:	b.le	40536c <printf@plt+0x3e8c>
  405354:	cmp	w0, #0x13a
  405358:	b.eq	4053e0 <printf@plt+0x3f00>  // b.none
  40535c:	cmp	w0, #0x13b
  405360:	b.ne	405394 <printf@plt+0x3eb4>  // b.any
  405364:	bl	404b64 <printf@plt+0x3684>
  405368:	b	40529c <printf@plt+0x3dbc>
  40536c:	cmp	w0, #0x136
  405370:	b.eq	4053e8 <printf@plt+0x3f08>  // b.none
  405374:	cmp	w0, #0x137
  405378:	b.ne	405384 <printf@plt+0x3ea4>  // b.any
  40537c:	bl	404e34 <printf@plt+0x3954>
  405380:	b	40529c <printf@plt+0x3dbc>
  405384:	cmp	w0, #0x135
  405388:	b.ne	405318 <printf@plt+0x3e38>  // b.any
  40538c:	bl	404ce0 <printf@plt+0x3800>
  405390:	b	40529c <printf@plt+0x3dbc>
  405394:	cmp	w0, #0x139
  405398:	b.ne	405318 <printf@plt+0x3e38>  // b.any
  40539c:	bl	4050b0 <printf@plt+0x3bd0>
  4053a0:	b	40529c <printf@plt+0x3dbc>
  4053a4:	bl	4048cc <printf@plt+0x33ec>
  4053a8:	b	40529c <printf@plt+0x3dbc>
  4053ac:	mov	w0, #0x0                   	// #0
  4053b0:	bl	40476c <printf@plt+0x328c>
  4053b4:	b	40529c <printf@plt+0x3dbc>
  4053b8:	ldr	w0, [x21]
  4053bc:	cbnz	w0, 4053c8 <printf@plt+0x3ee8>
  4053c0:	bl	40476c <printf@plt+0x328c>
  4053c4:	b	40529c <printf@plt+0x3dbc>
  4053c8:	bl	404728 <printf@plt+0x3248>
  4053cc:	b	40529c <printf@plt+0x3dbc>
  4053d0:	bl	404728 <printf@plt+0x3248>
  4053d4:	b	40529c <printf@plt+0x3dbc>
  4053d8:	bl	404a34 <printf@plt+0x3554>
  4053dc:	b	40529c <printf@plt+0x3dbc>
  4053e0:	bl	404acc <printf@plt+0x35ec>
  4053e4:	b	40529c <printf@plt+0x3dbc>
  4053e8:	bl	4045ec <printf@plt+0x310c>
  4053ec:	b	40529c <printf@plt+0x3dbc>
  4053f0:	bl	404f48 <printf@plt+0x3a68>
  4053f4:	b	40529c <printf@plt+0x3dbc>
  4053f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4053fc:	add	x0, x0, #0xda8
  405400:	ldr	w1, [x0, #104]
  405404:	add	x0, x0, #0x60
  405408:	ldr	w0, [x0, #12]
  40540c:	cmp	w1, w0
  405410:	b.ge	405444 <printf@plt+0x3f64>  // b.tcont
  405414:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405418:	add	x0, x0, #0xda8
  40541c:	ldr	x3, [x0, #96]
  405420:	ldr	w1, [x0, #104]
  405424:	add	w4, w1, #0x1
  405428:	str	w4, [x0, #104]
  40542c:	strb	wzr, [x3, w1, sxtw]
  405430:	ldr	x0, [x0, #96]
  405434:	bl	412984 <_ZdlPvm@@Base+0x132c>
  405438:	adrp	x1, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40543c:	str	x0, [x1, #1752]
  405440:	b	405318 <printf@plt+0x3e38>
  405444:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405448:	add	x0, x0, #0xda8
  40544c:	add	x0, x0, #0x60
  405450:	bl	412290 <_ZdlPvm@@Base+0xc38>
  405454:	b	405414 <printf@plt+0x3f34>
  405458:	stp	x29, x30, [sp, #-48]!
  40545c:	mov	x29, sp
  405460:	str	x19, [sp, #16]
  405464:	mov	x19, x0
  405468:	add	x1, sp, #0x24
  40546c:	add	x0, sp, #0x28
  405470:	bl	4034d0 <printf@plt+0x1ff0>
  405474:	cbnz	w0, 4054a0 <printf@plt+0x3fc0>
  405478:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40547c:	add	x1, x1, #0x1f8
  405480:	mov	x3, x1
  405484:	mov	x2, x1
  405488:	mov	x0, x19
  40548c:	bl	4102e8 <printf@plt+0xee08>
  405490:	bl	403594 <printf@plt+0x20b4>
  405494:	ldr	x19, [sp, #16]
  405498:	ldp	x29, x30, [sp], #48
  40549c:	ret
  4054a0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4054a4:	add	x3, x3, #0x1f8
  4054a8:	mov	x5, x3
  4054ac:	mov	x4, x3
  4054b0:	mov	x2, x19
  4054b4:	ldr	w1, [sp, #36]
  4054b8:	ldr	x0, [sp, #40]
  4054bc:	bl	410360 <printf@plt+0xee80>
  4054c0:	b	405490 <printf@plt+0x3fb0>
  4054c4:	stp	x29, x30, [sp, #-48]!
  4054c8:	mov	x29, sp
  4054cc:	stp	x19, x20, [sp, #16]
  4054d0:	str	x21, [sp, #32]
  4054d4:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4054d8:	add	x19, x19, #0xda8
  4054dc:	add	x0, x19, #0x78
  4054e0:	bl	40fafc <printf@plt+0xe61c>
  4054e4:	add	x21, x19, #0x40
  4054e8:	mov	x0, x21
  4054ec:	bl	402b2c <printf@plt+0x164c>
  4054f0:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  4054f4:	add	x20, x20, #0x170
  4054f8:	mov	x2, x20
  4054fc:	mov	x1, x21
  405500:	adrp	x0, 402000 <printf@plt+0xb20>
  405504:	add	x0, x0, #0x89c
  405508:	bl	4013a0 <__cxa_atexit@plt>
  40550c:	add	x21, x19, #0x60
  405510:	mov	x0, x21
  405514:	bl	411f88 <_ZdlPvm@@Base+0x930>
  405518:	mov	x2, x20
  40551c:	mov	x1, x21
  405520:	adrp	x0, 412000 <_ZdlPvm@@Base+0x9a8>
  405524:	add	x0, x0, #0xf4
  405528:	bl	4013a0 <__cxa_atexit@plt>
  40552c:	mov	x20, #0x3                   	// #3
  405530:	b	405544 <printf@plt+0x4064>
  405534:	add	x19, x19, #0x10
  405538:	sub	x20, x20, #0x1
  40553c:	cmn	x20, #0x1
  405540:	b.eq	405554 <printf@plt+0x4074>  // b.none
  405544:	mov	x21, x20
  405548:	mov	x0, x19
  40554c:	bl	411f88 <_ZdlPvm@@Base+0x930>
  405550:	b	405534 <printf@plt+0x4054>
  405554:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  405558:	add	x2, x2, #0x170
  40555c:	mov	x1, #0x0                   	// #0
  405560:	adrp	x0, 402000 <printf@plt+0xb20>
  405564:	add	x0, x0, #0x8f0
  405568:	bl	4013a0 <__cxa_atexit@plt>
  40556c:	ldp	x19, x20, [sp, #16]
  405570:	ldr	x21, [sp, #32]
  405574:	ldp	x29, x30, [sp], #48
  405578:	ret
  40557c:	mov	x20, x0
  405580:	mov	x19, #0x3                   	// #3
  405584:	sub	x19, x19, x21
  405588:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40558c:	add	x0, x0, #0xda8
  405590:	add	x19, x0, x19, lsl #4
  405594:	mov	x21, x0
  405598:	cmp	x19, x21
  40559c:	b.eq	4055b0 <printf@plt+0x40d0>  // b.none
  4055a0:	sub	x19, x19, #0x10
  4055a4:	mov	x0, x19
  4055a8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4055ac:	b	405598 <printf@plt+0x40b8>
  4055b0:	mov	x0, x20
  4055b4:	bl	401480 <_Unwind_Resume@plt>
  4055b8:	ret
  4055bc:	ret
  4055c0:	mov	w0, #0x0                   	// #0
  4055c4:	ret
  4055c8:	mov	w0, #0x0                   	// #0
  4055cc:	ret
  4055d0:	mov	w0, #0x0                   	// #0
  4055d4:	ret
  4055d8:	ret
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-16]!
  4055e4:	mov	x29, sp
  4055e8:	ldr	x0, [x0, #16]
  4055ec:	ldr	x2, [x0]
  4055f0:	ldr	x2, [x2, #112]
  4055f4:	blr	x2
  4055f8:	ldp	x29, x30, [sp], #16
  4055fc:	ret
  405600:	ret
  405604:	ret
  405608:	mov	w0, #0x0                   	// #0
  40560c:	ret
  405610:	mov	w0, #0x1                   	// #1
  405614:	ret
  405618:	cmp	w1, #0x0
  40561c:	b.gt	405624 <printf@plt+0x4144>
  405620:	ret
  405624:	stp	x29, x30, [sp, #-32]!
  405628:	mov	x29, sp
  40562c:	str	x19, [sp, #16]
  405630:	mov	x19, x0
  405634:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  405638:	add	x1, x1, #0x1f8
  40563c:	mov	x3, x1
  405640:	mov	x2, x1
  405644:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405648:	add	x0, x0, #0xe48
  40564c:	bl	4102e8 <printf@plt+0xee08>
  405650:	mov	w0, #0x1                   	// #1
  405654:	str	w0, [x19, #16]
  405658:	ldr	x19, [sp, #16]
  40565c:	ldp	x29, x30, [sp], #32
  405660:	ret
  405664:	stp	x29, x30, [sp, #-32]!
  405668:	mov	x29, sp
  40566c:	str	x19, [sp, #16]
  405670:	mov	x19, x0
  405674:	ldr	w1, [x0, #12]
  405678:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40567c:	add	x0, x0, #0xe70
  405680:	bl	4014e0 <printf@plt>
  405684:	ldr	w1, [x19, #12]
  405688:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40568c:	add	x0, x0, #0xe80
  405690:	bl	4014e0 <printf@plt>
  405694:	ldr	w1, [x19, #12]
  405698:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40569c:	add	x0, x0, #0xe90
  4056a0:	bl	4014e0 <printf@plt>
  4056a4:	mov	w0, #0x0                   	// #0
  4056a8:	ldr	x19, [sp, #16]
  4056ac:	ldp	x29, x30, [sp], #32
  4056b0:	ret
  4056b4:	stp	x29, x30, [sp, #-16]!
  4056b8:	mov	x29, sp
  4056bc:	ldr	w1, [x0, #12]
  4056c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4056c4:	add	x0, x0, #0xea0
  4056c8:	bl	4014e0 <printf@plt>
  4056cc:	ldp	x29, x30, [sp], #16
  4056d0:	ret
  4056d4:	stp	x29, x30, [sp, #-16]!
  4056d8:	mov	x29, sp
  4056dc:	ldr	w1, [x0, #12]
  4056e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4056e4:	add	x0, x0, #0xeb0
  4056e8:	bl	4014e0 <printf@plt>
  4056ec:	ldp	x29, x30, [sp], #16
  4056f0:	ret
  4056f4:	stp	x29, x30, [sp, #-32]!
  4056f8:	mov	x29, sp
  4056fc:	stp	x19, x20, [sp, #16]
  405700:	mov	x19, x0
  405704:	ldr	x0, [x0, #16]
  405708:	ldr	x2, [x0]
  40570c:	ldr	x2, [x2, #24]
  405710:	blr	x2
  405714:	mov	w20, w0
  405718:	ldr	x0, [x19, #16]
  40571c:	ldr	w2, [x0, #12]
  405720:	ldr	w1, [x19, #12]
  405724:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405728:	add	x0, x0, #0xec0
  40572c:	bl	4014e0 <printf@plt>
  405730:	ldr	x0, [x19, #16]
  405734:	ldr	w2, [x0, #12]
  405738:	ldr	w1, [x19, #12]
  40573c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405740:	add	x0, x0, #0xed8
  405744:	bl	4014e0 <printf@plt>
  405748:	ldr	x0, [x19, #16]
  40574c:	ldr	w2, [x0, #12]
  405750:	ldr	w1, [x19, #12]
  405754:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405758:	add	x0, x0, #0xef0
  40575c:	bl	4014e0 <printf@plt>
  405760:	mov	w0, w20
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x29, x30, [sp], #32
  40576c:	ret
  405770:	stp	x29, x30, [sp, #-32]!
  405774:	mov	x29, sp
  405778:	str	x19, [sp, #16]
  40577c:	mov	x19, x0
  405780:	ldr	x0, [x0, #16]
  405784:	ldr	x1, [x0]
  405788:	ldr	x1, [x1, #32]
  40578c:	blr	x1
  405790:	ldr	x0, [x19, #16]
  405794:	ldr	w2, [x0, #12]
  405798:	ldr	w1, [x19, #12]
  40579c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4057a0:	add	x0, x0, #0xf08
  4057a4:	bl	4014e0 <printf@plt>
  4057a8:	ldr	x19, [sp, #16]
  4057ac:	ldp	x29, x30, [sp], #32
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-32]!
  4057b8:	mov	x29, sp
  4057bc:	str	x19, [sp, #16]
  4057c0:	mov	x19, x0
  4057c4:	ldr	x0, [x0, #16]
  4057c8:	ldr	x1, [x0]
  4057cc:	ldr	x1, [x1, #40]
  4057d0:	blr	x1
  4057d4:	ldr	x0, [x19, #16]
  4057d8:	ldr	w2, [x0, #12]
  4057dc:	ldr	w1, [x19, #12]
  4057e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4057e4:	add	x0, x0, #0xf20
  4057e8:	bl	4014e0 <printf@plt>
  4057ec:	ldr	x19, [sp, #16]
  4057f0:	ldp	x29, x30, [sp], #32
  4057f4:	ret
  4057f8:	stp	x29, x30, [sp, #-32]!
  4057fc:	mov	x29, sp
  405800:	str	x19, [sp, #16]
  405804:	mov	x19, x0
  405808:	ldr	w1, [x0, #12]
  40580c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405810:	add	x0, x0, #0xf38
  405814:	bl	4014e0 <printf@plt>
  405818:	ldr	x0, [x19]
  40581c:	ldr	x1, [x0, #48]
  405820:	mov	x0, x19
  405824:	blr	x1
  405828:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40582c:	add	x0, x0, #0xf50
  405830:	bl	401250 <puts@plt>
  405834:	ldr	w1, [x19, #12]
  405838:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40583c:	add	x0, x0, #0xf58
  405840:	bl	4014e0 <printf@plt>
  405844:	ldr	w1, [x19, #12]
  405848:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40584c:	add	x0, x0, #0xf70
  405850:	bl	4014e0 <printf@plt>
  405854:	ldr	w1, [x19, #12]
  405858:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40585c:	add	x0, x0, #0xf88
  405860:	bl	4014e0 <printf@plt>
  405864:	ldr	w1, [x19, #12]
  405868:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40586c:	add	x0, x0, #0xfa0
  405870:	bl	4014e0 <printf@plt>
  405874:	mov	w0, #0x0                   	// #0
  405878:	ldr	x19, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #32
  405880:	ret
  405884:	ldr	w0, [x0, #16]
  405888:	cbz	w0, 405890 <printf@plt+0x43b0>
  40588c:	ret
  405890:	stp	x29, x30, [sp, #-16]!
  405894:	mov	x29, sp
  405898:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40589c:	add	x0, x0, #0xfb8
  4058a0:	bl	4014e0 <printf@plt>
  4058a4:	ldp	x29, x30, [sp], #16
  4058a8:	ret
  4058ac:	stp	x29, x30, [sp, #-16]!
  4058b0:	mov	x29, sp
  4058b4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4058b8:	ldr	w0, [x0, #3440]
  4058bc:	cbz	w0, 4058d0 <printf@plt+0x43f0>
  4058c0:	cmp	w0, #0x1
  4058c4:	b.eq	4058e8 <printf@plt+0x4408>  // b.none
  4058c8:	ldp	x29, x30, [sp], #16
  4058cc:	ret
  4058d0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4058d4:	ldr	w1, [x0, #384]
  4058d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4058dc:	add	x0, x0, #0xfc0
  4058e0:	bl	4014e0 <printf@plt>
  4058e4:	b	4058c8 <printf@plt+0x43e8>
  4058e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4058ec:	add	x0, x0, #0xfc8
  4058f0:	bl	4014e0 <printf@plt>
  4058f4:	b	4058c8 <printf@plt+0x43e8>
  4058f8:	stp	x29, x30, [sp, #-16]!
  4058fc:	mov	x29, sp
  405900:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405904:	ldr	w0, [x0, #3440]
  405908:	cbz	w0, 40591c <printf@plt+0x443c>
  40590c:	cmp	w0, #0x1
  405910:	b.eq	405934 <printf@plt+0x4454>  // b.none
  405914:	ldp	x29, x30, [sp], #16
  405918:	ret
  40591c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405920:	ldr	w1, [x0, #388]
  405924:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405928:	add	x0, x0, #0xfc0
  40592c:	bl	4014e0 <printf@plt>
  405930:	b	405914 <printf@plt+0x4434>
  405934:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  405938:	add	x0, x0, #0xfe0
  40593c:	bl	4014e0 <printf@plt>
  405940:	b	405914 <printf@plt+0x4434>
  405944:	stp	x29, x30, [sp, #-32]!
  405948:	mov	x29, sp
  40594c:	stp	x19, x20, [sp, #16]
  405950:	mov	x19, x0
  405954:	ldr	x0, [x0, #16]
  405958:	cbz	x0, 405970 <printf@plt+0x4490>
  40595c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405960:	ldr	w1, [x1, #3440]
  405964:	cbz	w1, 40597c <printf@plt+0x449c>
  405968:	cmp	w1, #0x1
  40596c:	b.eq	40598c <printf@plt+0x44ac>  // b.none
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldp	x29, x30, [sp], #32
  405978:	ret
  40597c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405980:	ldr	x1, [x1, #3416]
  405984:	bl	401230 <fputs@plt>
  405988:	b	405970 <printf@plt+0x4490>
  40598c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405990:	ldr	x3, [x20, #3416]
  405994:	mov	x2, #0x7                   	// #7
  405998:	mov	x1, #0x1                   	// #1
  40599c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4059a0:	add	x0, x0, #0x0
  4059a4:	bl	401470 <fwrite@plt>
  4059a8:	ldr	x1, [x20, #3416]
  4059ac:	ldr	x0, [x19, #16]
  4059b0:	bl	401230 <fputs@plt>
  4059b4:	ldr	x3, [x20, #3416]
  4059b8:	mov	x2, #0x8                   	// #8
  4059bc:	mov	x1, #0x1                   	// #1
  4059c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4059c4:	add	x0, x0, #0x8
  4059c8:	bl	401470 <fwrite@plt>
  4059cc:	b	405970 <printf@plt+0x4490>
  4059d0:	stp	x29, x30, [sp, #-16]!
  4059d4:	mov	x29, sp
  4059d8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4059dc:	ldr	x3, [x0, #3424]
  4059e0:	mov	x2, #0x5                   	// #5
  4059e4:	mov	x1, #0x1                   	// #1
  4059e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4059ec:	add	x0, x0, #0x18
  4059f0:	bl	401470 <fwrite@plt>
  4059f4:	ldp	x29, x30, [sp], #16
  4059f8:	ret
  4059fc:	stp	x29, x30, [sp, #-16]!
  405a00:	mov	x29, sp
  405a04:	ldr	x2, [x0, #16]
  405a08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405a0c:	add	x0, x0, #0x3f0
  405a10:	cmp	x2, #0x0
  405a14:	csel	x2, x0, x2, eq  // eq = none
  405a18:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  405a1c:	add	x1, x1, #0x20
  405a20:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a24:	ldr	x0, [x0, #3424]
  405a28:	bl	401270 <fprintf@plt>
  405a2c:	ldp	x29, x30, [sp], #16
  405a30:	ret
  405a34:	stp	x29, x30, [sp, #-16]!
  405a38:	mov	x29, sp
  405a3c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a40:	ldr	x1, [x0, #3424]
  405a44:	mov	w0, #0x5e                  	// #94
  405a48:	bl	401370 <fputc@plt>
  405a4c:	ldp	x29, x30, [sp], #16
  405a50:	ret
  405a54:	stp	x29, x30, [sp, #-16]!
  405a58:	mov	x29, sp
  405a5c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a60:	ldr	x1, [x0, #3424]
  405a64:	mov	w0, #0x7e                  	// #126
  405a68:	bl	401370 <fputc@plt>
  405a6c:	ldp	x29, x30, [sp], #16
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-16]!
  405a78:	mov	x29, sp
  405a7c:	ldr	x0, [x0, #16]
  405a80:	bl	4012c0 <free@plt>
  405a84:	ldp	x29, x30, [sp], #16
  405a88:	ret
  405a8c:	stp	x29, x30, [sp, #-32]!
  405a90:	mov	x29, sp
  405a94:	str	x19, [sp, #16]
  405a98:	mov	x19, x0
  405a9c:	bl	405a74 <printf@plt+0x4594>
  405aa0:	mov	x1, #0x18                  	// #24
  405aa4:	mov	x0, x19
  405aa8:	bl	411658 <_ZdlPvm@@Base>
  405aac:	ldr	x19, [sp, #16]
  405ab0:	ldp	x29, x30, [sp], #32
  405ab4:	ret
  405ab8:	stp	x29, x30, [sp, #-64]!
  405abc:	mov	x29, sp
  405ac0:	stp	x21, x22, [sp, #32]
  405ac4:	mov	x21, x0
  405ac8:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405acc:	ldr	x0, [x0, #392]
  405ad0:	cbz	x0, 405b08 <printf@plt+0x4628>
  405ad4:	stp	x19, x20, [sp, #16]
  405ad8:	mov	w22, w1
  405adc:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  405ae0:	add	x19, x19, #0x180
  405ae4:	add	x19, x19, #0x8
  405ae8:	mov	w20, #0x0                   	// #0
  405aec:	mov	x1, x21
  405af0:	bl	401400 <strcmp@plt>
  405af4:	cbz	w0, 405b3c <printf@plt+0x465c>
  405af8:	add	w20, w20, #0x1
  405afc:	ldr	x0, [x19, #16]!
  405b00:	cbnz	x0, 405aec <printf@plt+0x460c>
  405b04:	ldp	x19, x20, [sp, #16]
  405b08:	mov	x1, x21
  405b0c:	add	x0, sp, #0x30
  405b10:	bl	40fe34 <printf@plt+0xe954>
  405b14:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  405b18:	add	x2, x2, #0x1f8
  405b1c:	mov	x3, x2
  405b20:	add	x1, sp, #0x30
  405b24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405b28:	add	x0, x0, #0x28
  405b2c:	bl	4102e8 <printf@plt+0xee08>
  405b30:	ldp	x21, x22, [sp, #32]
  405b34:	ldp	x29, x30, [sp], #64
  405b38:	ret
  405b3c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405b40:	add	x0, x0, #0x180
  405b44:	add	x20, x0, w20, sxtw #4
  405b48:	ldr	x0, [x20, #16]
  405b4c:	str	w22, [x0]
  405b50:	ldp	x19, x20, [sp, #16]
  405b54:	b	405b30 <printf@plt+0x4650>
  405b58:	sub	w1, w0, #0x2
  405b5c:	cmp	w0, #0x1
  405b60:	csel	w0, w1, w0, gt
  405b64:	ret
  405b68:	and	w0, w0, #0xfffffffe
  405b6c:	ret
  405b70:	tbnz	w0, #31, 405b80 <printf@plt+0x46a0>
  405b74:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405b78:	str	w0, [x1, #1020]
  405b7c:	ret
  405b80:	neg	w0, w0
  405b84:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405b88:	str	w0, [x1, #1016]
  405b8c:	b	405b7c <printf@plt+0x469c>
  405b90:	stp	x29, x30, [sp, #-48]!
  405b94:	mov	x29, sp
  405b98:	stp	x19, x20, [sp, #16]
  405b9c:	mov	x19, x0
  405ba0:	ldrb	w1, [x0]
  405ba4:	sub	w1, w1, #0x2b
  405ba8:	and	w1, w1, #0xfffffffd
  405bac:	tst	w1, #0xff
  405bb0:	cinc	x20, x0, eq  // eq = none
  405bb4:	mov	w2, #0xa                   	// #10
  405bb8:	add	x1, sp, #0x28
  405bbc:	mov	x0, x20
  405bc0:	bl	4012b0 <strtol@plt>
  405bc4:	cmp	x0, #0x0
  405bc8:	b.le	405c94 <printf@plt+0x47b4>
  405bcc:	mov	x1, x0
  405bd0:	ldr	x0, [sp, #40]
  405bd4:	ldrb	w0, [x0]
  405bd8:	cmp	w0, #0x0
  405bdc:	mov	w0, #0x0                   	// #0
  405be0:	mov	x2, #0x7fffffff            	// #2147483647
  405be4:	ccmp	x1, x2, #0x0, eq  // eq = none
  405be8:	b.le	405bf8 <printf@plt+0x4718>
  405bec:	ldp	x19, x20, [sp, #16]
  405bf0:	ldp	x29, x30, [sp], #48
  405bf4:	ret
  405bf8:	cmp	x20, x19
  405bfc:	b.ls	405c84 <printf@plt+0x47a4>  // b.plast
  405c00:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c04:	ldr	w0, [x0, #3624]
  405c08:	cbnz	w0, 405c18 <printf@plt+0x4738>
  405c0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c10:	mov	w2, #0xa                   	// #10
  405c14:	str	w2, [x0, #3624]
  405c18:	ldrb	w0, [x19]
  405c1c:	cmp	w0, #0x2b
  405c20:	b.eq	405c54 <printf@plt+0x4774>  // b.none
  405c24:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c28:	ldr	w2, [x0, #3624]
  405c2c:	sxtw	x3, w2
  405c30:	sub	x3, x3, x1
  405c34:	mov	w0, #0x0                   	// #0
  405c38:	cmp	x3, #0x0
  405c3c:	b.le	405bec <printf@plt+0x470c>
  405c40:	sub	w1, w2, w1
  405c44:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c48:	str	w1, [x0, #3624]
  405c4c:	mov	w0, #0x1                   	// #1
  405c50:	b	405bec <printf@plt+0x470c>
  405c54:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c58:	ldr	w2, [x0, #3624]
  405c5c:	mov	x3, #0x7fffffff            	// #2147483647
  405c60:	sub	x3, x3, x1
  405c64:	mov	w0, #0x0                   	// #0
  405c68:	cmp	x3, w2, sxtw
  405c6c:	b.lt	405bec <printf@plt+0x470c>  // b.tstop
  405c70:	add	w1, w2, w1
  405c74:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c78:	str	w1, [x0, #3624]
  405c7c:	mov	w0, #0x1                   	// #1
  405c80:	b	405bec <printf@plt+0x470c>
  405c84:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405c88:	str	w1, [x0, #3624]
  405c8c:	mov	w0, #0x1                   	// #1
  405c90:	b	405bec <printf@plt+0x470c>
  405c94:	mov	w0, #0x0                   	// #0
  405c98:	b	405bec <printf@plt+0x470c>
  405c9c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405ca0:	str	w0, [x1, #1024]
  405ca4:	ret
  405ca8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405cac:	ldr	x1, [x0, #3632]
  405cb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405cb4:	add	x0, x0, #0x48
  405cb8:	cmp	x1, #0x0
  405cbc:	csel	x0, x0, x1, eq  // eq = none
  405cc0:	ret
  405cc4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405cc8:	ldr	x1, [x0, #3640]
  405ccc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405cd0:	add	x0, x0, #0x50
  405cd4:	cmp	x1, #0x0
  405cd8:	csel	x0, x0, x1, eq  // eq = none
  405cdc:	ret
  405ce0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405ce4:	ldr	x1, [x0, #3648]
  405ce8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405cec:	add	x0, x0, #0x58
  405cf0:	cmp	x1, #0x0
  405cf4:	csel	x0, x0, x1, eq  // eq = none
  405cf8:	ret
  405cfc:	stp	x29, x30, [sp, #-32]!
  405d00:	mov	x29, sp
  405d04:	str	x19, [sp, #16]
  405d08:	mov	x19, x0
  405d0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405d10:	ldr	x0, [x0, #3632]
  405d14:	cbz	x0, 405d1c <printf@plt+0x483c>
  405d18:	bl	4013c0 <_ZdaPv@plt>
  405d1c:	mov	x0, x19
  405d20:	bl	412984 <_ZdlPvm@@Base+0x132c>
  405d24:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405d28:	str	x0, [x1, #3632]
  405d2c:	ldr	x19, [sp, #16]
  405d30:	ldp	x29, x30, [sp], #32
  405d34:	ret
  405d38:	stp	x29, x30, [sp, #-32]!
  405d3c:	mov	x29, sp
  405d40:	str	x19, [sp, #16]
  405d44:	mov	x19, x0
  405d48:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405d4c:	ldr	x0, [x0, #3640]
  405d50:	cbz	x0, 405d58 <printf@plt+0x4878>
  405d54:	bl	4013c0 <_ZdaPv@plt>
  405d58:	mov	x0, x19
  405d5c:	bl	412984 <_ZdlPvm@@Base+0x132c>
  405d60:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405d64:	str	x0, [x1, #3640]
  405d68:	ldr	x19, [sp, #16]
  405d6c:	ldp	x29, x30, [sp], #32
  405d70:	ret
  405d74:	stp	x29, x30, [sp, #-32]!
  405d78:	mov	x29, sp
  405d7c:	str	x19, [sp, #16]
  405d80:	mov	x19, x0
  405d84:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405d88:	ldr	x0, [x0, #3648]
  405d8c:	cbz	x0, 405d94 <printf@plt+0x48b4>
  405d90:	bl	4013c0 <_ZdaPv@plt>
  405d94:	mov	x0, x19
  405d98:	bl	412984 <_ZdlPvm@@Base+0x132c>
  405d9c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405da0:	str	x0, [x1, #3648]
  405da4:	ldr	x19, [sp, #16]
  405da8:	ldp	x29, x30, [sp], #32
  405dac:	ret
  405db0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405db4:	ldr	w0, [x0, #3440]
  405db8:	cbz	w0, 405dc0 <printf@plt+0x48e0>
  405dbc:	ret
  405dc0:	stp	x29, x30, [sp, #-16]!
  405dc4:	mov	x29, sp
  405dc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405dcc:	add	x0, x0, #0x60
  405dd0:	bl	401250 <puts@plt>
  405dd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405dd8:	add	x0, x0, #0x70
  405ddc:	bl	401250 <puts@plt>
  405de0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405de4:	add	x0, x0, #0x78
  405de8:	bl	401250 <puts@plt>
  405dec:	ldp	x29, x30, [sp], #16
  405df0:	ret
  405df4:	stp	x29, x30, [sp, #-16]!
  405df8:	mov	x29, sp
  405dfc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e00:	ldr	w0, [x0, #3440]
  405e04:	cbz	w0, 405e18 <printf@plt+0x4938>
  405e08:	cmp	w0, #0x1
  405e0c:	b.eq	405e28 <printf@plt+0x4948>  // b.none
  405e10:	ldp	x29, x30, [sp], #16
  405e14:	ret
  405e18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405e1c:	add	x0, x0, #0x80
  405e20:	bl	401250 <puts@plt>
  405e24:	b	405e10 <printf@plt+0x4930>
  405e28:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e2c:	ldr	w0, [x0, #3472]
  405e30:	cbnz	w0, 405e10 <printf@plt+0x4930>
  405e34:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e38:	ldr	x1, [x0, #3416]
  405e3c:	mov	w0, #0xa                   	// #10
  405e40:	bl	401280 <putc@plt>
  405e44:	b	405e10 <printf@plt+0x4930>
  405e48:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e4c:	ldr	w0, [x0, #3440]
  405e50:	cbz	w0, 405e58 <printf@plt+0x4978>
  405e54:	ret
  405e58:	stp	x29, x30, [sp, #-16]!
  405e5c:	mov	x29, sp
  405e60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405e64:	add	x0, x0, #0x88
  405e68:	bl	401250 <puts@plt>
  405e6c:	ldp	x29, x30, [sp], #16
  405e70:	ret
  405e74:	stp	x29, x30, [sp, #-32]!
  405e78:	mov	x29, sp
  405e7c:	str	x19, [sp, #16]
  405e80:	mov	x19, x0
  405e84:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e88:	ldr	w0, [x0, #3440]
  405e8c:	cbz	w0, 405ea4 <printf@plt+0x49c4>
  405e90:	cmp	w0, #0x1
  405e94:	b.eq	405ed0 <printf@plt+0x49f0>  // b.none
  405e98:	ldr	x19, [sp, #16]
  405e9c:	ldp	x29, x30, [sp], #32
  405ea0:	ret
  405ea4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405ea8:	add	x0, x0, #0x98
  405eac:	bl	401250 <puts@plt>
  405eb0:	mov	x1, x19
  405eb4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405eb8:	add	x0, x0, #0xa0
  405ebc:	bl	4014e0 <printf@plt>
  405ec0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405ec4:	add	x0, x0, #0xb0
  405ec8:	bl	401250 <puts@plt>
  405ecc:	b	405e98 <printf@plt+0x49b8>
  405ed0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405ed4:	ldr	x1, [x0, #3416]
  405ed8:	mov	x0, x19
  405edc:	bl	401230 <fputs@plt>
  405ee0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405ee4:	ldr	w0, [x0, #3472]
  405ee8:	cbz	w0, 405e98 <printf@plt+0x49b8>
  405eec:	ldrb	w0, [x19]
  405ef0:	cbz	w0, 405e98 <printf@plt+0x49b8>
  405ef4:	mov	w0, #0xa                   	// #10
  405ef8:	bl	401320 <putchar@plt>
  405efc:	b	405e98 <printf@plt+0x49b8>
  405f00:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405f04:	str	w0, [x1, #1028]
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-16]!
  405f10:	mov	x29, sp
  405f14:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405f18:	ldr	w0, [x0, #1028]
  405f1c:	tbnz	w0, #31, 405f48 <printf@plt+0x4a68>
  405f20:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405f24:	ldr	w1, [x0, #1024]
  405f28:	tbnz	w1, #31, 405f54 <printf@plt+0x4a74>
  405f2c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405f30:	ldr	w2, [x0, #1028]
  405f34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405f38:	add	x0, x0, #0xb8
  405f3c:	bl	4014e0 <printf@plt>
  405f40:	ldp	x29, x30, [sp], #16
  405f44:	ret
  405f48:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405f4c:	str	wzr, [x0, #1028]
  405f50:	b	405f20 <printf@plt+0x4a40>
  405f54:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405f58:	ldr	w1, [x0, #1028]
  405f5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405f60:	add	x0, x0, #0xd0
  405f64:	bl	4014e0 <printf@plt>
  405f68:	b	405f40 <printf@plt+0x4a60>
  405f6c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  405f70:	add	x1, x1, #0x7b8
  405f74:	str	x1, [x0]
  405f78:	str	wzr, [x0, #8]
  405f7c:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  405f80:	add	x1, x1, #0xe28
  405f84:	ldr	w2, [x1, #32]
  405f88:	add	w3, w2, #0x1
  405f8c:	str	w3, [x1, #32]
  405f90:	str	w2, [x0, #12]
  405f94:	ret
  405f98:	ret
  405f9c:	stp	x29, x30, [sp, #-16]!
  405fa0:	mov	x29, sp
  405fa4:	mov	x1, #0x10                  	// #16
  405fa8:	bl	411658 <_ZdlPvm@@Base>
  405fac:	ldp	x29, x30, [sp], #16
  405fb0:	ret
  405fb4:	stp	x29, x30, [sp, #-32]!
  405fb8:	mov	x29, sp
  405fbc:	stp	x19, x20, [sp, #16]
  405fc0:	mov	x19, x0
  405fc4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405fc8:	add	x0, x0, #0xf0
  405fcc:	bl	401250 <puts@plt>
  405fd0:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  405fd4:	ldr	w1, [x1, #1020]
  405fd8:	tbnz	w1, #31, 406020 <printf@plt+0x4b40>
  405fdc:	cmp	w1, #0x0
  405fe0:	b.le	405ff0 <printf@plt+0x4b10>
  405fe4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  405fe8:	add	x0, x0, #0x108
  405fec:	bl	4014e0 <printf@plt>
  405ff0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  405ff4:	ldr	w1, [x0, #1016]
  405ff8:	cmp	w1, #0x0
  405ffc:	b.gt	406070 <printf@plt+0x4b90>
  406000:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  406004:	add	x0, x0, #0x180
  406008:	mov	w1, #0xffffffff            	// #-1
  40600c:	str	w1, [x0, #632]
  406010:	str	w1, [x0, #636]
  406014:	ldp	x19, x20, [sp, #16]
  406018:	ldp	x29, x30, [sp], #32
  40601c:	ret
  406020:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  406024:	ldr	w0, [x0, #1016]
  406028:	tbz	w0, #31, 405ff0 <printf@plt+0x4b10>
  40602c:	ldr	w1, [x19, #12]
  406030:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  406034:	add	x20, x20, #0x180
  406038:	ldr	w2, [x20, #648]
  40603c:	mov	w4, w2
  406040:	mov	w3, w1
  406044:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406048:	add	x0, x0, #0x148
  40604c:	bl	4014e0 <printf@plt>
  406050:	ldr	w1, [x19, #12]
  406054:	ldr	w2, [x20, #652]
  406058:	mov	w4, w2
  40605c:	mov	w3, w1
  406060:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406064:	add	x0, x0, #0x188
  406068:	bl	4014e0 <printf@plt>
  40606c:	b	406014 <printf@plt+0x4b34>
  406070:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406074:	add	x0, x0, #0x128
  406078:	bl	4014e0 <printf@plt>
  40607c:	b	406000 <printf@plt+0x4b20>
  406080:	stp	x29, x30, [sp, #-64]!
  406084:	mov	x29, sp
  406088:	stp	x19, x20, [sp, #16]
  40608c:	mov	x19, x0
  406090:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406094:	ldr	w0, [x0, #3440]
  406098:	cbz	w0, 4060c8 <printf@plt+0x4be8>
  40609c:	cmp	w0, #0x1
  4060a0:	b.eq	406324 <printf@plt+0x4e44>  // b.none
  4060a4:	ldr	x0, [x19]
  4060a8:	ldr	x1, [x0, #16]
  4060ac:	mov	x0, x19
  4060b0:	blr	x1
  4060b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4060b8:	str	wzr, [x0, #3656]
  4060bc:	ldp	x19, x20, [sp, #16]
  4060c0:	ldp	x29, x30, [sp], #64
  4060c4:	ret
  4060c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4060cc:	add	x0, x0, #0x1c0
  4060d0:	bl	401250 <puts@plt>
  4060d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4060d8:	add	x0, x0, #0x1d8
  4060dc:	bl	401250 <puts@plt>
  4060e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4060e4:	add	x0, x0, #0x1e0
  4060e8:	bl	401250 <puts@plt>
  4060ec:	bl	405ca8 <printf@plt+0x47c8>
  4060f0:	mov	x1, x0
  4060f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4060f8:	add	x0, x0, #0x1f8
  4060fc:	bl	4014e0 <printf@plt>
  406100:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406104:	add	x0, x0, #0x200
  406108:	bl	401250 <puts@plt>
  40610c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  406110:	ldr	w2, [x0, #3624]
  406114:	cmp	w2, #0x0
  406118:	b.gt	40622c <printf@plt+0x4d4c>
  40611c:	bl	405cc4 <printf@plt+0x47e4>
  406120:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  406124:	str	x0, [x1, #3664]
  406128:	ldr	x0, [x19]
  40612c:	ldr	x2, [x0, #112]
  406130:	mov	w1, #0x0                   	// #0
  406134:	mov	x0, x19
  406138:	blr	x2
  40613c:	ldr	x0, [x19]
  406140:	ldr	x2, [x0, #24]
  406144:	mov	w1, #0x3                   	// #3
  406148:	mov	x0, x19
  40614c:	blr	x2
  406150:	mov	w20, w0
  406154:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406158:	add	x0, x0, #0x218
  40615c:	bl	401250 <puts@plt>
  406160:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406164:	add	x0, x0, #0x228
  406168:	bl	401250 <puts@plt>
  40616c:	mov	w1, w20
  406170:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406174:	add	x0, x0, #0x238
  406178:	bl	4014e0 <printf@plt>
  40617c:	cmp	w20, #0x1
  406180:	b.eq	406270 <printf@plt+0x4d90>  // b.none
  406184:	cmp	w20, #0x2
  406188:	b.eq	406290 <printf@plt+0x4db0>  // b.none
  40618c:	cbnz	w20, 406310 <printf@plt+0x4e30>
  406190:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406194:	add	x0, x0, #0x2a8
  406198:	bl	401250 <puts@plt>
  40619c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4061a0:	add	x0, x0, #0x360
  4061a4:	bl	4014e0 <printf@plt>
  4061a8:	bl	405ca8 <printf@plt+0x47c8>
  4061ac:	mov	x1, x0
  4061b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4061b4:	add	x0, x0, #0x378
  4061b8:	bl	4014e0 <printf@plt>
  4061bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4061c0:	add	x0, x0, #0x380
  4061c4:	bl	4014e0 <printf@plt>
  4061c8:	bl	405cc4 <printf@plt+0x47e4>
  4061cc:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4061d0:	str	x0, [x1, #3664]
  4061d4:	ldr	x0, [x19]
  4061d8:	ldr	x1, [x0, #48]
  4061dc:	mov	x0, x19
  4061e0:	blr	x1
  4061e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4061e8:	add	x0, x0, #0x398
  4061ec:	bl	401250 <puts@plt>
  4061f0:	mov	x0, x19
  4061f4:	bl	405fb4 <printf@plt+0x4ad4>
  4061f8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4061fc:	ldr	w0, [x0, #3456]
  406200:	cbnz	w0, 4060a4 <printf@plt+0x4bc4>
  406204:	ldr	w1, [x19, #12]
  406208:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40620c:	add	x0, x0, #0x180
  406210:	ldr	w4, [x0, #652]
  406214:	mov	w3, w1
  406218:	ldr	w2, [x0, #648]
  40621c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406220:	add	x0, x0, #0x410
  406224:	bl	4014e0 <printf@plt>
  406228:	b	4060a4 <printf@plt+0x4bc4>
  40622c:	str	x21, [sp, #32]
  406230:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  406234:	add	x1, x1, #0xca0
  406238:	add	x0, sp, #0x30
  40623c:	bl	401310 <sprintf@plt>
  406240:	add	x0, sp, #0x30
  406244:	bl	412984 <_ZdlPvm@@Base+0x132c>
  406248:	mov	x21, x0
  40624c:	mov	x0, #0x20                  	// #32
  406250:	bl	4115e8 <_Znwm@@Base>
  406254:	mov	x20, x0
  406258:	mov	x2, x19
  40625c:	mov	x1, x21
  406260:	bl	40c6e4 <printf@plt+0xb204>
  406264:	mov	x19, x20
  406268:	ldr	x21, [sp, #32]
  40626c:	b	40611c <printf@plt+0x4c3c>
  406270:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406274:	add	x0, x0, #0x248
  406278:	bl	401250 <puts@plt>
  40627c:	ldr	w1, [x19, #12]
  406280:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406284:	add	x0, x0, #0x260
  406288:	bl	4014e0 <printf@plt>
  40628c:	b	406190 <printf@plt+0x4cb0>
  406290:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406294:	add	x0, x0, #0x278
  406298:	bl	401250 <puts@plt>
  40629c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4062a0:	add	x0, x0, #0x2a8
  4062a4:	bl	401250 <puts@plt>
  4062a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4062ac:	add	x0, x0, #0x360
  4062b0:	bl	4014e0 <printf@plt>
  4062b4:	bl	405ca8 <printf@plt+0x47c8>
  4062b8:	mov	x1, x0
  4062bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4062c0:	add	x0, x0, #0x378
  4062c4:	bl	4014e0 <printf@plt>
  4062c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4062cc:	add	x0, x0, #0x380
  4062d0:	bl	4014e0 <printf@plt>
  4062d4:	bl	405cc4 <printf@plt+0x47e4>
  4062d8:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4062dc:	str	x0, [x1, #3664]
  4062e0:	ldr	x0, [x19]
  4062e4:	ldr	x1, [x0, #48]
  4062e8:	mov	x0, x19
  4062ec:	blr	x1
  4062f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4062f4:	add	x0, x0, #0x398
  4062f8:	bl	401250 <puts@plt>
  4062fc:	ldr	w1, [x19, #12]
  406300:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406304:	add	x0, x0, #0x3a8
  406308:	bl	4014e0 <printf@plt>
  40630c:	b	4061f0 <printf@plt+0x4d10>
  406310:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  406314:	add	x1, x1, #0x3f8
  406318:	mov	w0, #0x13e                 	// #318
  40631c:	bl	40f9cc <printf@plt+0xe4ec>
  406320:	b	406190 <printf@plt+0x4cb0>
  406324:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406328:	ldr	w0, [x0, #3472]
  40632c:	cbnz	w0, 40635c <printf@plt+0x4e7c>
  406330:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406334:	add	x0, x0, #0x450
  406338:	bl	4014e0 <printf@plt>
  40633c:	ldr	x0, [x19]
  406340:	ldr	x1, [x0, #48]
  406344:	mov	x0, x19
  406348:	blr	x1
  40634c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406350:	add	x0, x0, #0x458
  406354:	bl	4014e0 <printf@plt>
  406358:	b	4060a4 <printf@plt+0x4bc4>
  40635c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406360:	add	x0, x0, #0x440
  406364:	bl	4014e0 <printf@plt>
  406368:	b	406330 <printf@plt+0x4e50>
  40636c:	mov	x19, x0
  406370:	mov	x1, #0x20                  	// #32
  406374:	mov	x0, x20
  406378:	bl	411658 <_ZdlPvm@@Base>
  40637c:	mov	x0, x19
  406380:	bl	401480 <_Unwind_Resume@plt>
  406384:	stp	x29, x30, [sp, #-32]!
  406388:	mov	x29, sp
  40638c:	stp	x19, x20, [sp, #16]
  406390:	mov	x19, x0
  406394:	mov	x20, x1
  406398:	mov	x0, #0x50                  	// #80
  40639c:	bl	401220 <_Znam@plt>
  4063a0:	str	x0, [x19, #8]
  4063a4:	mov	x2, x0
  4063a8:	add	x3, x0, #0x50
  4063ac:	str	xzr, [x2], #8
  4063b0:	cmp	x2, x3
  4063b4:	b.ne	4063ac <printf@plt+0x4ecc>  // b.any
  4063b8:	mov	w1, #0xa                   	// #10
  4063bc:	str	w1, [x19]
  4063c0:	mov	w1, #0x1                   	// #1
  4063c4:	str	w1, [x19, #16]
  4063c8:	str	x20, [x0]
  4063cc:	ldp	x19, x20, [sp, #16]
  4063d0:	ldp	x29, x30, [sp], #32
  4063d4:	ret
  4063d8:	stp	x29, x30, [sp, #-48]!
  4063dc:	mov	x29, sp
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	mov	x19, x0
  4063e8:	mov	x20, x1
  4063ec:	ldr	w0, [x0]
  4063f0:	ldr	w1, [x19, #16]
  4063f4:	cmp	w1, w0
  4063f8:	b.lt	406444 <printf@plt+0x4f64>  // b.tstop
  4063fc:	str	x21, [sp, #32]
  406400:	ldr	x21, [x19, #8]
  406404:	lsl	w0, w0, #1
  406408:	str	w0, [x19]
  40640c:	sxtw	x1, w0
  406410:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406414:	cmp	x2, w0, sxtw
  406418:	b.cc	406464 <printf@plt+0x4f84>  // b.lo, b.ul, b.last
  40641c:	lsl	x0, x1, #3
  406420:	bl	401220 <_Znam@plt>
  406424:	str	x0, [x19, #8]
  406428:	ldrsw	x2, [x19, #16]
  40642c:	lsl	x2, x2, #3
  406430:	mov	x1, x21
  406434:	bl	401240 <memcpy@plt>
  406438:	mov	x0, x21
  40643c:	bl	4013c0 <_ZdaPv@plt>
  406440:	ldr	x21, [sp, #32]
  406444:	ldr	x1, [x19, #8]
  406448:	ldr	w0, [x19, #16]
  40644c:	add	w2, w0, #0x1
  406450:	str	w2, [x19, #16]
  406454:	str	x20, [x1, w0, sxtw #3]
  406458:	ldp	x19, x20, [sp, #16]
  40645c:	ldp	x29, x30, [sp], #48
  406460:	ret
  406464:	bl	4013f0 <__cxa_throw_bad_array_new_length@plt>
  406468:	stp	x29, x30, [sp, #-32]!
  40646c:	mov	x29, sp
  406470:	stp	x19, x20, [sp, #16]
  406474:	mov	x20, x0
  406478:	ldr	w0, [x0, #16]
  40647c:	cmp	w0, #0x0
  406480:	b.le	4064b8 <printf@plt+0x4fd8>
  406484:	mov	x19, #0x0                   	// #0
  406488:	b	40649c <printf@plt+0x4fbc>
  40648c:	add	x19, x19, #0x1
  406490:	ldr	w0, [x20, #16]
  406494:	cmp	w0, w19
  406498:	b.le	4064b8 <printf@plt+0x4fd8>
  40649c:	ldr	x0, [x20, #8]
  4064a0:	ldr	x0, [x0, x19, lsl #3]
  4064a4:	cbz	x0, 40648c <printf@plt+0x4fac>
  4064a8:	ldr	x1, [x0]
  4064ac:	ldr	x1, [x1, #16]
  4064b0:	blr	x1
  4064b4:	b	40648c <printf@plt+0x4fac>
  4064b8:	ldr	x0, [x20, #8]
  4064bc:	cbz	x0, 4064c4 <printf@plt+0x4fe4>
  4064c0:	bl	4013c0 <_ZdaPv@plt>
  4064c4:	ldp	x19, x20, [sp, #16]
  4064c8:	ldp	x29, x30, [sp], #32
  4064cc:	ret
  4064d0:	stp	x29, x30, [sp, #-48]!
  4064d4:	mov	x29, sp
  4064d8:	stp	x19, x20, [sp, #16]
  4064dc:	mov	x20, x0
  4064e0:	ldr	w0, [x0, #16]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.le	406524 <printf@plt+0x5044>
  4064ec:	str	x21, [sp, #32]
  4064f0:	mov	w21, w1
  4064f4:	mov	x19, #0x0                   	// #0
  4064f8:	ldr	x0, [x20, #8]
  4064fc:	ldr	x0, [x0, x19, lsl #3]
  406500:	ldr	x2, [x0]
  406504:	ldr	x2, [x2, #112]
  406508:	mov	w1, w21
  40650c:	blr	x2
  406510:	add	x19, x19, #0x1
  406514:	ldr	w0, [x20, #16]
  406518:	cmp	w0, w19
  40651c:	b.gt	4064f8 <printf@plt+0x5018>
  406520:	ldr	x21, [sp, #32]
  406524:	ldp	x19, x20, [sp, #16]
  406528:	ldp	x29, x30, [sp], #48
  40652c:	ret
  406530:	stp	x29, x30, [sp, #-32]!
  406534:	mov	x29, sp
  406538:	stp	x19, x20, [sp, #16]
  40653c:	mov	x19, x0
  406540:	mov	x20, x1
  406544:	bl	405f6c <printf@plt+0x4a8c>
  406548:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40654c:	add	x0, x0, #0x840
  406550:	str	x0, [x19]
  406554:	str	x20, [x19, #16]
  406558:	ldr	w0, [x20, #8]
  40655c:	str	w0, [x19, #8]
  406560:	ldp	x19, x20, [sp, #16]
  406564:	ldp	x29, x30, [sp], #32
  406568:	ret
  40656c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  406570:	add	x1, x1, #0x840
  406574:	str	x1, [x0]
  406578:	ldr	x0, [x0, #16]
  40657c:	cbz	x0, 40659c <printf@plt+0x50bc>
  406580:	stp	x29, x30, [sp, #-16]!
  406584:	mov	x29, sp
  406588:	ldr	x1, [x0]
  40658c:	ldr	x1, [x1, #16]
  406590:	blr	x1
  406594:	ldp	x29, x30, [sp], #16
  406598:	ret
  40659c:	ret
  4065a0:	stp	x29, x30, [sp, #-32]!
  4065a4:	mov	x29, sp
  4065a8:	str	x19, [sp, #16]
  4065ac:	mov	x19, x0
  4065b0:	bl	40656c <printf@plt+0x508c>
  4065b4:	mov	x1, #0x18                  	// #24
  4065b8:	mov	x0, x19
  4065bc:	bl	411658 <_ZdlPvm@@Base>
  4065c0:	ldr	x19, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #32
  4065c8:	ret
  4065cc:	stp	x29, x30, [sp, #-32]!
  4065d0:	mov	x29, sp
  4065d4:	stp	x19, x20, [sp, #16]
  4065d8:	mov	x19, x0
  4065dc:	mov	x20, x1
  4065e0:	bl	405f6c <printf@plt+0x4a8c>
  4065e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4065e8:	add	x0, x0, #0x950
  4065ec:	str	x0, [x19]
  4065f0:	str	x20, [x19, #16]
  4065f4:	ldp	x19, x20, [sp, #16]
  4065f8:	ldp	x29, x30, [sp], #32
  4065fc:	ret
  406600:	stp	x29, x30, [sp, #-32]!
  406604:	mov	x29, sp
  406608:	str	x19, [sp, #16]
  40660c:	mov	x19, x0
  406610:	bl	405f6c <printf@plt+0x4a8c>
  406614:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406618:	add	x0, x0, #0x9d8
  40661c:	str	x0, [x19]
  406620:	str	wzr, [x19, #16]
  406624:	ldr	x19, [sp, #16]
  406628:	ldp	x29, x30, [sp], #32
  40662c:	ret
  406630:	stp	x29, x30, [sp, #-32]!
  406634:	mov	x29, sp
  406638:	str	x19, [sp, #16]
  40663c:	mov	x19, x0
  406640:	bl	405f6c <printf@plt+0x4a8c>
  406644:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406648:	add	x0, x0, #0xa60
  40664c:	str	x0, [x19]
  406650:	mov	w0, #0x8                   	// #8
  406654:	str	w0, [x19, #8]
  406658:	ldr	x19, [sp, #16]
  40665c:	ldp	x29, x30, [sp], #32
  406660:	ret
  406664:	stp	x29, x30, [sp, #-32]!
  406668:	mov	x29, sp
  40666c:	str	x19, [sp, #16]
  406670:	mov	x19, x0
  406674:	bl	405f6c <printf@plt+0x4a8c>
  406678:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40667c:	add	x0, x0, #0xae8
  406680:	str	x0, [x19]
  406684:	mov	w0, #0x8                   	// #8
  406688:	str	w0, [x19, #8]
  40668c:	ldr	x19, [sp, #16]
  406690:	ldp	x29, x30, [sp], #32
  406694:	ret
  406698:	stp	x29, x30, [sp, #-64]!
  40669c:	mov	x29, sp
  4066a0:	stp	x21, x22, [sp, #32]
  4066a4:	mov	x21, x0
  4066a8:	mov	x22, x1
  4066ac:	ldr	x0, [x0, #8]
  4066b0:	ldr	x0, [x0]
  4066b4:	ldr	x1, [x0]
  4066b8:	ldr	x1, [x1]
  4066bc:	blr	x1
  4066c0:	ldr	w0, [x21, #16]
  4066c4:	cmp	w0, #0x1
  4066c8:	b.le	40671c <printf@plt+0x523c>
  4066cc:	stp	x19, x20, [sp, #16]
  4066d0:	str	x23, [sp, #48]
  4066d4:	mov	x20, #0x8                   	// #8
  4066d8:	mov	w19, #0x1                   	// #1
  4066dc:	adrp	x23, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4066e0:	ldr	x1, [x23, #3424]
  4066e4:	mov	x0, x22
  4066e8:	bl	401230 <fputs@plt>
  4066ec:	ldr	x0, [x21, #8]
  4066f0:	ldr	x0, [x0, x20]
  4066f4:	ldr	x2, [x0]
  4066f8:	ldr	x2, [x2]
  4066fc:	blr	x2
  406700:	add	w19, w19, #0x1
  406704:	add	x20, x20, #0x8
  406708:	ldr	w0, [x21, #16]
  40670c:	cmp	w0, w19
  406710:	b.gt	4066e0 <printf@plt+0x5200>
  406714:	ldp	x19, x20, [sp, #16]
  406718:	ldr	x23, [sp, #48]
  40671c:	ldp	x21, x22, [sp, #32]
  406720:	ldp	x29, x30, [sp], #64
  406724:	ret
  406728:	stp	x29, x30, [sp, #-16]!
  40672c:	mov	x29, sp
  406730:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  406734:	add	x0, x0, #0xe28
  406738:	add	x0, x0, #0x30
  40673c:	bl	40fafc <printf@plt+0xe61c>
  406740:	ldp	x29, x30, [sp], #16
  406744:	ret
  406748:	stp	x29, x30, [sp, #-16]!
  40674c:	mov	x29, sp
  406750:	mov	x1, #0x10                  	// #16
  406754:	bl	411658 <_ZdlPvm@@Base>
  406758:	ldp	x29, x30, [sp], #16
  40675c:	ret
  406760:	ret
  406764:	stp	x29, x30, [sp, #-16]!
  406768:	mov	x29, sp
  40676c:	mov	x1, #0x10                  	// #16
  406770:	bl	411658 <_ZdlPvm@@Base>
  406774:	ldp	x29, x30, [sp], #16
  406778:	ret
  40677c:	ret
  406780:	stp	x29, x30, [sp, #-16]!
  406784:	mov	x29, sp
  406788:	mov	x1, #0x18                  	// #24
  40678c:	bl	411658 <_ZdlPvm@@Base>
  406790:	ldp	x29, x30, [sp], #16
  406794:	ret
  406798:	ret
  40679c:	stp	x29, x30, [sp, #-32]!
  4067a0:	mov	x29, sp
  4067a4:	stp	x19, x20, [sp, #16]
  4067a8:	mov	x19, x0
  4067ac:	mov	w20, w1
  4067b0:	ldr	x0, [x0, #32]
  4067b4:	cbz	x0, 4067c8 <printf@plt+0x52e8>
  4067b8:	ldr	x1, [x0]
  4067bc:	ldr	x2, [x1, #112]
  4067c0:	add	w1, w20, #0x1
  4067c4:	blr	x2
  4067c8:	ldr	x0, [x19, #24]
  4067cc:	cbz	x0, 4067e0 <printf@plt+0x5300>
  4067d0:	ldr	x1, [x0]
  4067d4:	ldr	x2, [x1, #112]
  4067d8:	add	w1, w20, #0x1
  4067dc:	blr	x2
  4067e0:	ldr	x0, [x19, #16]
  4067e4:	ldr	x1, [x0]
  4067e8:	ldr	x2, [x1, #112]
  4067ec:	add	w1, w20, #0x1
  4067f0:	blr	x2
  4067f4:	ldp	x19, x20, [sp, #16]
  4067f8:	ldp	x29, x30, [sp], #32
  4067fc:	ret
  406800:	stp	x29, x30, [sp, #-32]!
  406804:	mov	x29, sp
  406808:	str	x19, [sp, #16]
  40680c:	mov	x19, x0
  406810:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406814:	add	x0, x0, #0xe80
  406818:	str	x0, [x19]
  40681c:	ldr	x0, [x19, #16]
  406820:	cbz	x0, 406830 <printf@plt+0x5350>
  406824:	ldr	x1, [x0]
  406828:	ldr	x1, [x1, #16]
  40682c:	blr	x1
  406830:	ldr	x0, [x19, #24]
  406834:	cbz	x0, 406844 <printf@plt+0x5364>
  406838:	ldr	x1, [x0]
  40683c:	ldr	x1, [x1, #16]
  406840:	blr	x1
  406844:	ldr	x0, [x19, #32]
  406848:	cbz	x0, 406858 <printf@plt+0x5378>
  40684c:	ldr	x1, [x0]
  406850:	ldr	x1, [x1, #16]
  406854:	blr	x1
  406858:	mov	x0, x19
  40685c:	bl	405f98 <printf@plt+0x4ab8>
  406860:	ldr	x19, [sp, #16]
  406864:	ldp	x29, x30, [sp], #32
  406868:	ret
  40686c:	stp	x29, x30, [sp, #-32]!
  406870:	mov	x29, sp
  406874:	str	x19, [sp, #16]
  406878:	mov	x19, x0
  40687c:	bl	406800 <printf@plt+0x5320>
  406880:	mov	x1, #0x28                  	// #40
  406884:	mov	x0, x19
  406888:	bl	411658 <_ZdlPvm@@Base>
  40688c:	ldr	x19, [sp, #16]
  406890:	ldp	x29, x30, [sp], #32
  406894:	ret
  406898:	stp	x29, x30, [sp, #-32]!
  40689c:	mov	x29, sp
  4068a0:	str	x19, [sp, #16]
  4068a4:	mov	x19, x0
  4068a8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4068ac:	ldr	w0, [x0, #3440]
  4068b0:	cbz	w0, 4068c8 <printf@plt+0x53e8>
  4068b4:	cmp	w0, #0x1
  4068b8:	b.eq	4069fc <printf@plt+0x551c>  // b.none
  4068bc:	ldr	x19, [sp, #16]
  4068c0:	ldp	x29, x30, [sp], #32
  4068c4:	ret
  4068c8:	ldr	w1, [x19, #12]
  4068cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4068d0:	add	x0, x0, #0xb60
  4068d4:	bl	4014e0 <printf@plt>
  4068d8:	ldr	x0, [x19, #32]
  4068dc:	cbz	x0, 406938 <printf@plt+0x5458>
  4068e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4068e4:	add	x0, x0, #0xb70
  4068e8:	bl	4014e0 <printf@plt>
  4068ec:	ldr	w1, [x19, #12]
  4068f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4068f4:	add	x0, x0, #0xb78
  4068f8:	bl	4014e0 <printf@plt>
  4068fc:	ldr	x1, [x19, #16]
  406900:	ldr	x0, [x19, #32]
  406904:	ldr	w3, [x1, #12]
  406908:	ldr	w2, [x0, #12]
  40690c:	ldr	w1, [x19, #12]
  406910:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406914:	add	x0, x0, #0xb88
  406918:	bl	4014e0 <printf@plt>
  40691c:	ldr	x0, [x19, #32]
  406920:	ldr	x1, [x0]
  406924:	ldr	x1, [x1, #48]
  406928:	blr	x1
  40692c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  406930:	add	x0, x0, #0xf50
  406934:	bl	4014e0 <printf@plt>
  406938:	ldr	x0, [x19, #24]
  40693c:	cbz	x0, 406998 <printf@plt+0x54b8>
  406940:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406944:	add	x0, x0, #0xb70
  406948:	bl	4014e0 <printf@plt>
  40694c:	ldr	w1, [x19, #12]
  406950:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406954:	add	x0, x0, #0xbb8
  406958:	bl	4014e0 <printf@plt>
  40695c:	ldr	x1, [x19, #24]
  406960:	ldr	x0, [x19, #16]
  406964:	ldr	w3, [x1, #12]
  406968:	ldr	w2, [x0, #12]
  40696c:	ldr	w1, [x19, #12]
  406970:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406974:	add	x0, x0, #0xbc8
  406978:	bl	4014e0 <printf@plt>
  40697c:	ldr	x0, [x19, #24]
  406980:	ldr	x1, [x0]
  406984:	ldr	x1, [x1, #48]
  406988:	blr	x1
  40698c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  406990:	add	x0, x0, #0xf50
  406994:	bl	4014e0 <printf@plt>
  406998:	ldr	w1, [x19, #12]
  40699c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4069a0:	add	x0, x0, #0xbf8
  4069a4:	bl	4014e0 <printf@plt>
  4069a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4069ac:	add	x0, x0, #0xb70
  4069b0:	bl	4014e0 <printf@plt>
  4069b4:	ldr	x0, [x19, #16]
  4069b8:	ldr	w2, [x0, #12]
  4069bc:	ldr	w1, [x19, #12]
  4069c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4069c4:	add	x0, x0, #0xc08
  4069c8:	bl	4014e0 <printf@plt>
  4069cc:	ldr	x0, [x19, #16]
  4069d0:	ldr	x1, [x0]
  4069d4:	ldr	x1, [x1, #48]
  4069d8:	blr	x1
  4069dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4069e0:	add	x0, x0, #0xf50
  4069e4:	bl	4014e0 <printf@plt>
  4069e8:	ldr	w1, [x19, #12]
  4069ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4069f0:	add	x0, x0, #0xc28
  4069f4:	bl	4014e0 <printf@plt>
  4069f8:	b	4068bc <printf@plt+0x53dc>
  4069fc:	ldr	x0, [x19, #24]
  406a00:	cbz	x0, 406a94 <printf@plt+0x55b4>
  406a04:	ldr	x0, [x19, #32]
  406a08:	cbz	x0, 406a58 <printf@plt+0x5578>
  406a0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406a10:	add	x0, x0, #0xc38
  406a14:	bl	4014e0 <printf@plt>
  406a18:	ldr	x0, [x19, #16]
  406a1c:	ldr	x1, [x0]
  406a20:	ldr	x1, [x1, #48]
  406a24:	blr	x1
  406a28:	ldr	x0, [x19, #24]
  406a2c:	ldr	x1, [x0]
  406a30:	ldr	x1, [x1, #48]
  406a34:	blr	x1
  406a38:	ldr	x0, [x19, #32]
  406a3c:	ldr	x1, [x0]
  406a40:	ldr	x1, [x1, #48]
  406a44:	blr	x1
  406a48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406a4c:	add	x0, x0, #0xc48
  406a50:	bl	4014e0 <printf@plt>
  406a54:	b	4068bc <printf@plt+0x53dc>
  406a58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406a5c:	add	x0, x0, #0xc58
  406a60:	bl	4014e0 <printf@plt>
  406a64:	ldr	x0, [x19, #16]
  406a68:	ldr	x1, [x0]
  406a6c:	ldr	x1, [x1, #48]
  406a70:	blr	x1
  406a74:	ldr	x0, [x19, #24]
  406a78:	ldr	x1, [x0]
  406a7c:	ldr	x1, [x1, #48]
  406a80:	blr	x1
  406a84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406a88:	add	x0, x0, #0xc68
  406a8c:	bl	4014e0 <printf@plt>
  406a90:	b	4068bc <printf@plt+0x53dc>
  406a94:	ldr	x0, [x19, #32]
  406a98:	cbz	x0, 4068bc <printf@plt+0x53dc>
  406a9c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406aa0:	add	x0, x0, #0xc78
  406aa4:	bl	4014e0 <printf@plt>
  406aa8:	ldr	x0, [x19, #16]
  406aac:	ldr	x1, [x0]
  406ab0:	ldr	x1, [x1, #48]
  406ab4:	blr	x1
  406ab8:	ldr	x0, [x19, #32]
  406abc:	ldr	x1, [x0]
  406ac0:	ldr	x1, [x1, #48]
  406ac4:	blr	x1
  406ac8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406acc:	add	x0, x0, #0xc80
  406ad0:	bl	4014e0 <printf@plt>
  406ad4:	b	4068bc <printf@plt+0x53dc>
  406ad8:	stp	x29, x30, [sp, #-64]!
  406adc:	mov	x29, sp
  406ae0:	stp	x19, x20, [sp, #16]
  406ae4:	stp	x21, x22, [sp, #32]
  406ae8:	mov	x19, x0
  406aec:	mov	w20, w1
  406af0:	ldr	w1, [x0, #12]
  406af4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406af8:	add	x0, x0, #0xc90
  406afc:	bl	4014e0 <printf@plt>
  406b00:	cmp	w20, #0x1
  406b04:	b.gt	406b14 <printf@plt+0x5634>
  406b08:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406b0c:	ldr	w0, [x0, #3476]
  406b10:	cbnz	w0, 406b18 <printf@plt+0x5638>
  406b14:	bl	405f0c <printf@plt+0x4a2c>
  406b18:	ldr	w1, [x19, #12]
  406b1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406b20:	add	x0, x0, #0xca8
  406b24:	bl	4014e0 <printf@plt>
  406b28:	ldr	x21, [x19, #24]
  406b2c:	cbz	x21, 406ca4 <printf@plt+0x57c4>
  406b30:	ldr	x0, [x21]
  406b34:	ldr	x22, [x0, #24]
  406b38:	mov	w0, w20
  406b3c:	bl	405b58 <printf@plt+0x4678>
  406b40:	bl	405b68 <printf@plt+0x4688>
  406b44:	mov	w1, w0
  406b48:	mov	x0, x21
  406b4c:	blr	x22
  406b50:	mov	w22, w0
  406b54:	cbz	w0, 406ca4 <printf@plt+0x57c4>
  406b58:	stp	x23, x24, [sp, #48]
  406b5c:	ldr	x0, [x19, #24]
  406b60:	ldr	w21, [x0, #12]
  406b64:	ldr	x23, [x19, #32]
  406b68:	cbz	x23, 406bbc <printf@plt+0x56dc>
  406b6c:	ldr	x0, [x23]
  406b70:	ldr	x24, [x0, #24]
  406b74:	mov	w0, w20
  406b78:	bl	405b58 <printf@plt+0x4678>
  406b7c:	mov	w1, w0
  406b80:	mov	x0, x23
  406b84:	blr	x24
  406b88:	cbz	w0, 406bb0 <printf@plt+0x56d0>
  406b8c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  406b90:	add	x1, x1, #0x1f8
  406b94:	mov	x3, x1
  406b98:	mov	x2, x1
  406b9c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406ba0:	add	x0, x0, #0xcc0
  406ba4:	bl	4102e8 <printf@plt+0xee08>
  406ba8:	ldp	x23, x24, [sp, #48]
  406bac:	b	406c3c <printf@plt+0x575c>
  406bb0:	mov	w22, w0
  406bb4:	ldp	x23, x24, [sp, #48]
  406bb8:	b	406c34 <printf@plt+0x5754>
  406bbc:	ldp	x23, x24, [sp, #48]
  406bc0:	b	406c3c <printf@plt+0x575c>
  406bc4:	mov	w2, w21
  406bc8:	ldr	w1, [x19, #12]
  406bcc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406bd0:	add	x0, x0, #0xd78
  406bd4:	bl	4014e0 <printf@plt>
  406bd8:	b	406e0c <printf@plt+0x592c>
  406bdc:	ldr	x0, [x19, #16]
  406be0:	ldr	w2, [x0, #12]
  406be4:	ldr	w1, [x19, #12]
  406be8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  406bec:	add	x0, x0, #0xed8
  406bf0:	bl	4014e0 <printf@plt>
  406bf4:	b	406e64 <printf@plt+0x5984>
  406bf8:	ldr	x0, [x19, #16]
  406bfc:	ldr	w2, [x0, #12]
  406c00:	ldr	w1, [x19, #12]
  406c04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  406c08:	add	x0, x0, #0xef0
  406c0c:	bl	4014e0 <printf@plt>
  406c10:	b	406ebc <printf@plt+0x59dc>
  406c14:	ldr	x0, [x21]
  406c18:	ldr	x22, [x0, #24]
  406c1c:	mov	w0, w20
  406c20:	bl	405b58 <printf@plt+0x4678>
  406c24:	mov	w1, w0
  406c28:	mov	x0, x21
  406c2c:	blr	x22
  406c30:	mov	w22, w0
  406c34:	ldr	x0, [x19, #32]
  406c38:	ldr	w21, [x0, #12]
  406c3c:	ldr	w1, [x19, #12]
  406c40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406c44:	add	x0, x0, #0xce0
  406c48:	bl	4014e0 <printf@plt>
  406c4c:	ldr	x0, [x19, #16]
  406c50:	ldr	x1, [x0]
  406c54:	ldr	x2, [x1, #24]
  406c58:	mov	w1, w20
  406c5c:	blr	x2
  406c60:	mov	w20, w0
  406c64:	ldr	x0, [x19, #16]
  406c68:	ldr	x1, [x0]
  406c6c:	ldr	x1, [x1, #32]
  406c70:	blr	x1
  406c74:	cmp	w22, #0x0
  406c78:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406c7c:	b.eq	406ce4 <printf@plt+0x5804>  // b.none
  406c80:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  406c84:	add	x1, x1, #0x1f8
  406c88:	mov	x3, x1
  406c8c:	mov	x2, x1
  406c90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406c94:	add	x0, x0, #0xcc0
  406c98:	bl	4102e8 <printf@plt+0xee08>
  406c9c:	mov	w20, w22
  406ca0:	b	406cec <printf@plt+0x580c>
  406ca4:	ldr	x21, [x19, #32]
  406ca8:	cbnz	x21, 406c14 <printf@plt+0x5734>
  406cac:	ldr	w1, [x19, #12]
  406cb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406cb4:	add	x0, x0, #0xce0
  406cb8:	bl	4014e0 <printf@plt>
  406cbc:	ldr	x0, [x19, #16]
  406cc0:	ldr	x1, [x0]
  406cc4:	ldr	x2, [x1, #24]
  406cc8:	mov	w1, w20
  406ccc:	blr	x2
  406cd0:	mov	w20, w0
  406cd4:	ldr	x0, [x19, #16]
  406cd8:	ldr	x1, [x0]
  406cdc:	ldr	x1, [x1, #32]
  406ce0:	blr	x1
  406ce4:	ldr	x0, [x19, #16]
  406ce8:	ldr	w21, [x0, #12]
  406cec:	ldr	x0, [x19, #16]
  406cf0:	ldr	w2, [x0, #12]
  406cf4:	ldr	w1, [x19, #12]
  406cf8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406cfc:	add	x0, x0, #0xcf0
  406d00:	bl	4014e0 <printf@plt>
  406d04:	ldr	x0, [x19, #24]
  406d08:	cbz	x0, 406d24 <printf@plt+0x5844>
  406d0c:	ldr	x1, [x19, #16]
  406d10:	ldr	w2, [x0, #12]
  406d14:	ldr	w1, [x1, #12]
  406d18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406d1c:	add	x0, x0, #0xd08
  406d20:	bl	4014e0 <printf@plt>
  406d24:	ldr	x0, [x19, #32]
  406d28:	cbz	x0, 406d44 <printf@plt+0x5864>
  406d2c:	ldr	x1, [x19, #16]
  406d30:	ldr	w2, [x0, #12]
  406d34:	ldr	w1, [x1, #12]
  406d38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406d3c:	add	x0, x0, #0xd20
  406d40:	bl	4014e0 <printf@plt>
  406d44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406d48:	add	x0, x0, #0xd38
  406d4c:	bl	401250 <puts@plt>
  406d50:	ldr	x0, [x19, #16]
  406d54:	ldr	w2, [x0, #12]
  406d58:	ldr	w1, [x19, #12]
  406d5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406d60:	add	x0, x0, #0xd40
  406d64:	bl	4014e0 <printf@plt>
  406d68:	ldr	x0, [x19, #24]
  406d6c:	cbz	x0, 406d88 <printf@plt+0x58a8>
  406d70:	ldr	x1, [x19, #16]
  406d74:	ldr	w2, [x0, #12]
  406d78:	ldr	w1, [x1, #12]
  406d7c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406d80:	add	x0, x0, #0xd20
  406d84:	bl	4014e0 <printf@plt>
  406d88:	ldr	x0, [x19, #32]
  406d8c:	cbz	x0, 406da8 <printf@plt+0x58c8>
  406d90:	ldr	x1, [x19, #16]
  406d94:	ldr	w2, [x0, #12]
  406d98:	ldr	w1, [x1, #12]
  406d9c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406da0:	add	x0, x0, #0xd08
  406da4:	bl	4014e0 <printf@plt>
  406da8:	ldr	w1, [x19, #12]
  406dac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406db0:	add	x0, x0, #0xd58
  406db4:	bl	4014e0 <printf@plt>
  406db8:	ldr	x0, [x19, #16]
  406dbc:	ldr	w2, [x0, #12]
  406dc0:	ldr	w1, [x19, #12]
  406dc4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406dc8:	add	x0, x0, #0xd40
  406dcc:	bl	4014e0 <printf@plt>
  406dd0:	ldr	x0, [x19, #32]
  406dd4:	cbz	x0, 406de8 <printf@plt+0x5908>
  406dd8:	ldr	w1, [x0, #12]
  406ddc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406de0:	add	x0, x0, #0xd68
  406de4:	bl	4014e0 <printf@plt>
  406de8:	ldr	x0, [x19, #24]
  406dec:	cbz	x0, 406e00 <printf@plt+0x5920>
  406df0:	ldr	w1, [x0, #12]
  406df4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406df8:	add	x0, x0, #0xd68
  406dfc:	bl	4014e0 <printf@plt>
  406e00:	mov	w0, #0xa                   	// #10
  406e04:	bl	401320 <putchar@plt>
  406e08:	cbnz	w20, 406bc4 <printf@plt+0x56e4>
  406e0c:	ldr	x0, [x19, #32]
  406e10:	cbz	x0, 406bdc <printf@plt+0x56fc>
  406e14:	ldr	x1, [x19, #16]
  406e18:	ldr	w5, [x1, #12]
  406e1c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  406e20:	ldr	w4, [x1, #1064]
  406e24:	ldr	w3, [x0, #12]
  406e28:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  406e2c:	ldr	w2, [x0, #1072]
  406e30:	ldr	w1, [x19, #12]
  406e34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406e38:	add	x0, x0, #0xda0
  406e3c:	bl	4014e0 <printf@plt>
  406e40:	ldr	w1, [x19, #12]
  406e44:	ldr	x0, [x19, #32]
  406e48:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  406e4c:	ldr	w4, [x2, #1056]
  406e50:	ldr	w3, [x0, #12]
  406e54:	mov	w2, w1
  406e58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406e5c:	add	x0, x0, #0xdc8
  406e60:	bl	4014e0 <printf@plt>
  406e64:	ldr	x0, [x19, #24]
  406e68:	cbz	x0, 406bf8 <printf@plt+0x5718>
  406e6c:	ldr	x1, [x19, #16]
  406e70:	ldr	w5, [x1, #12]
  406e74:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  406e78:	ldr	w4, [x1, #1060]
  406e7c:	ldr	w3, [x0, #12]
  406e80:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  406e84:	ldr	w2, [x0, #1068]
  406e88:	ldr	w1, [x19, #12]
  406e8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406e90:	add	x0, x0, #0xde8
  406e94:	bl	4014e0 <printf@plt>
  406e98:	ldr	w1, [x19, #12]
  406e9c:	ldr	x0, [x19, #24]
  406ea0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  406ea4:	ldr	w4, [x2, #1056]
  406ea8:	ldr	w3, [x0, #12]
  406eac:	mov	w2, w1
  406eb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406eb4:	add	x0, x0, #0xe10
  406eb8:	bl	4014e0 <printf@plt>
  406ebc:	mov	w0, w20
  406ec0:	ldp	x19, x20, [sp, #16]
  406ec4:	ldp	x21, x22, [sp, #32]
  406ec8:	ldp	x29, x30, [sp], #64
  406ecc:	ret
  406ed0:	stp	x29, x30, [sp, #-32]!
  406ed4:	mov	x29, sp
  406ed8:	stp	x19, x20, [sp, #16]
  406edc:	mov	x19, x0
  406ee0:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406ee4:	ldr	x3, [x20, #3424]
  406ee8:	mov	x2, #0x2                   	// #2
  406eec:	mov	x1, #0x1                   	// #1
  406ef0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  406ef4:	add	x0, x0, #0x6d8
  406ef8:	bl	401470 <fwrite@plt>
  406efc:	ldr	x0, [x19, #16]
  406f00:	ldr	x1, [x0]
  406f04:	ldr	x1, [x1]
  406f08:	blr	x1
  406f0c:	ldr	x3, [x20, #3424]
  406f10:	mov	x2, #0x2                   	// #2
  406f14:	mov	x1, #0x1                   	// #1
  406f18:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  406f1c:	add	x0, x0, #0x510
  406f20:	bl	401470 <fwrite@plt>
  406f24:	ldr	x0, [x19, #24]
  406f28:	cbz	x0, 406f6c <printf@plt+0x5a8c>
  406f2c:	ldr	x3, [x20, #3424]
  406f30:	mov	x2, #0x8                   	// #8
  406f34:	mov	x1, #0x1                   	// #1
  406f38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406f3c:	add	x0, x0, #0xe30
  406f40:	bl	401470 <fwrite@plt>
  406f44:	ldr	x0, [x19, #24]
  406f48:	ldr	x1, [x0]
  406f4c:	ldr	x1, [x1]
  406f50:	blr	x1
  406f54:	ldr	x3, [x20, #3424]
  406f58:	mov	x2, #0x2                   	// #2
  406f5c:	mov	x1, #0x1                   	// #1
  406f60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  406f64:	add	x0, x0, #0x510
  406f68:	bl	401470 <fwrite@plt>
  406f6c:	ldr	x0, [x19, #32]
  406f70:	cbz	x0, 406fb8 <printf@plt+0x5ad8>
  406f74:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f78:	ldr	x3, [x20, #3424]
  406f7c:	mov	x2, #0x6                   	// #6
  406f80:	mov	x1, #0x1                   	// #1
  406f84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  406f88:	add	x0, x0, #0xe40
  406f8c:	bl	401470 <fwrite@plt>
  406f90:	ldr	x0, [x19, #32]
  406f94:	ldr	x1, [x0]
  406f98:	ldr	x1, [x1]
  406f9c:	blr	x1
  406fa0:	ldr	x3, [x20, #3424]
  406fa4:	mov	x2, #0x2                   	// #2
  406fa8:	mov	x1, #0x1                   	// #1
  406fac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  406fb0:	add	x0, x0, #0x510
  406fb4:	bl	401470 <fwrite@plt>
  406fb8:	ldp	x19, x20, [sp, #16]
  406fbc:	ldp	x29, x30, [sp], #32
  406fc0:	ret
  406fc4:	stp	x29, x30, [sp, #-48]!
  406fc8:	mov	x29, sp
  406fcc:	stp	x19, x20, [sp, #16]
  406fd0:	stp	x21, x22, [sp, #32]
  406fd4:	mov	x20, x0
  406fd8:	mov	x22, x1
  406fdc:	mov	x21, x2
  406fe0:	mov	x0, #0x28                  	// #40
  406fe4:	bl	4115e8 <_Znwm@@Base>
  406fe8:	mov	x19, x0
  406fec:	bl	405f6c <printf@plt+0x4a8c>
  406ff0:	b	40700c <printf@plt+0x5b2c>
  406ff4:	mov	x20, x0
  406ff8:	mov	x1, #0x28                  	// #40
  406ffc:	mov	x0, x19
  407000:	bl	411658 <_ZdlPvm@@Base>
  407004:	mov	x0, x20
  407008:	bl	401480 <_Unwind_Resume@plt>
  40700c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407010:	add	x0, x0, #0xe80
  407014:	str	x0, [x19]
  407018:	str	x20, [x19, #16]
  40701c:	str	x22, [x19, #24]
  407020:	str	x21, [x19, #32]
  407024:	ldr	w0, [x20, #8]
  407028:	str	w0, [x19, #8]
  40702c:	mov	x0, x19
  407030:	ldp	x19, x20, [sp, #16]
  407034:	ldp	x21, x22, [sp, #32]
  407038:	ldp	x29, x30, [sp], #48
  40703c:	ret
  407040:	stp	x29, x30, [sp, #-48]!
  407044:	mov	x29, sp
  407048:	stp	x19, x20, [sp, #16]
  40704c:	stp	x21, x22, [sp, #32]
  407050:	mov	x19, x0
  407054:	mov	x20, x1
  407058:	mov	x22, x2
  40705c:	mov	x21, x3
  407060:	bl	405f6c <printf@plt+0x4a8c>
  407064:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407068:	add	x0, x0, #0xe80
  40706c:	str	x0, [x19]
  407070:	str	x20, [x19, #16]
  407074:	str	x22, [x19, #24]
  407078:	str	x21, [x19, #32]
  40707c:	ldr	w0, [x20, #8]
  407080:	str	w0, [x19, #8]
  407084:	ldp	x19, x20, [sp, #16]
  407088:	ldp	x21, x22, [sp, #32]
  40708c:	ldp	x29, x30, [sp], #48
  407090:	ret
  407094:	stp	x29, x30, [sp, #-16]!
  407098:	mov	x29, sp
  40709c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4070a0:	add	x0, x0, #0xe68
  4070a4:	bl	40fafc <printf@plt+0xe61c>
  4070a8:	ldp	x29, x30, [sp], #16
  4070ac:	ret
  4070b0:	ret
  4070b4:	mov	w3, w0
  4070b8:	cmp	w1, #0x8
  4070bc:	ccmp	w2, #0x8, #0x4, ne  // ne = any
  4070c0:	mov	w0, #0x0                   	// #0
  4070c4:	b.eq	407138 <printf@plt+0x5c58>  // b.none
  4070c8:	cmp	w1, #0x6
  4070cc:	b.eq	407128 <printf@plt+0x5c48>  // b.none
  4070d0:	cmp	w1, #0x4
  4070d4:	mov	w0, #0x0                   	// #0
  4070d8:	ccmp	w2, #0x5, #0x4, ne  // ne = any
  4070dc:	b.eq	407138 <printf@plt+0x5c58>  // b.none
  4070e0:	cmp	w2, #0x2
  4070e4:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  4070e8:	b.eq	40713c <printf@plt+0x5c5c>  // b.none
  4070ec:	cmp	w2, #0x3
  4070f0:	b.eq	407150 <printf@plt+0x5c70>  // b.none
  4070f4:	cmp	w1, #0x3
  4070f8:	b.eq	407168 <printf@plt+0x5c88>  // b.none
  4070fc:	cmp	w2, #0x1
  407100:	b.eq	40717c <printf@plt+0x5c9c>  // b.none
  407104:	cmp	w1, #0x7
  407108:	ccmp	w2, #0x7, #0x4, ne  // ne = any
  40710c:	b.eq	407188 <printf@plt+0x5ca8>  // b.none
  407110:	cmp	w2, #0x0
  407114:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407118:	ldr	w0, [x0, #388]
  40711c:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  407120:	csel	w0, w0, wzr, eq  // eq = none
  407124:	b	407138 <printf@plt+0x5c58>
  407128:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40712c:	ldr	w0, [x0, #388]
  407130:	cmp	w3, #0x0
  407134:	csel	w0, w0, wzr, eq  // eq = none
  407138:	ret
  40713c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407140:	ldr	w0, [x0, #1132]
  407144:	cmp	w3, #0x0
  407148:	csel	w0, w0, wzr, eq  // eq = none
  40714c:	b	407138 <printf@plt+0x5c58>
  407150:	cmp	w3, #0x0
  407154:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407158:	ldr	w0, [x0, #384]
  40715c:	ccmp	w1, #0x3, #0x4, eq  // eq = none
  407160:	csel	w0, w0, wzr, ne  // ne = any
  407164:	b	407138 <printf@plt+0x5c58>
  407168:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40716c:	ldr	w0, [x0, #384]
  407170:	cmp	w3, #0x0
  407174:	csel	w0, w0, wzr, eq  // eq = none
  407178:	b	407138 <printf@plt+0x5c58>
  40717c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407180:	ldr	w0, [x0, #388]
  407184:	b	407138 <printf@plt+0x5c58>
  407188:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40718c:	ldr	w0, [x0, #388]
  407190:	cmp	w3, #0x0
  407194:	csel	w0, w0, wzr, eq  // eq = none
  407198:	b	407138 <printf@plt+0x5c58>
  40719c:	stp	x29, x30, [sp, #-48]!
  4071a0:	mov	x29, sp
  4071a4:	stp	x19, x20, [sp, #16]
  4071a8:	mov	x20, x0
  4071ac:	ldr	w0, [x0, #40]
  4071b0:	cmp	w0, #0x0
  4071b4:	b.le	4071f8 <printf@plt+0x5d18>
  4071b8:	stp	x21, x22, [sp, #32]
  4071bc:	mov	w21, w1
  4071c0:	mov	w22, w2
  4071c4:	mov	x19, #0x0                   	// #0
  4071c8:	ldr	x0, [x20, #32]
  4071cc:	ldr	x0, [x0, x19, lsl #3]
  4071d0:	ldr	x3, [x0]
  4071d4:	ldr	x3, [x3, #96]
  4071d8:	mov	w2, w22
  4071dc:	mov	w1, w21
  4071e0:	blr	x3
  4071e4:	add	x19, x19, #0x1
  4071e8:	ldr	w0, [x20, #40]
  4071ec:	cmp	w0, w19
  4071f0:	b.gt	4071c8 <printf@plt+0x5ce8>
  4071f4:	ldp	x21, x22, [sp, #32]
  4071f8:	ldp	x19, x20, [sp, #16]
  4071fc:	ldp	x29, x30, [sp], #48
  407200:	ret
  407204:	stp	x29, x30, [sp, #-32]!
  407208:	mov	x29, sp
  40720c:	str	x19, [sp, #16]
  407210:	mov	x19, x0
  407214:	ldrsw	x0, [x0, #40]
  407218:	ldr	x1, [x19, #32]
  40721c:	add	x0, x1, x0, lsl #3
  407220:	ldur	x0, [x0, #-8]
  407224:	ldr	x1, [x0]
  407228:	ldr	x1, [x1, #64]
  40722c:	blr	x1
  407230:	cbz	w0, 407254 <printf@plt+0x5d74>
  407234:	ldrsw	x0, [x19, #40]
  407238:	ldr	x1, [x19, #32]
  40723c:	add	x0, x1, x0, lsl #3
  407240:	ldur	x0, [x0, #-8]
  407244:	ldr	x1, [x0]
  407248:	ldr	x2, [x1, #24]
  40724c:	ldr	w1, [x19, #48]
  407250:	blr	x2
  407254:	ldrsw	x0, [x19, #40]
  407258:	ldr	x1, [x19, #32]
  40725c:	add	x0, x1, x0, lsl #3
  407260:	ldur	x0, [x0, #-8]
  407264:	ldr	x1, [x0]
  407268:	ldr	x1, [x1, #32]
  40726c:	blr	x1
  407270:	ldrsw	x0, [x19, #40]
  407274:	ldr	x1, [x19, #32]
  407278:	add	x0, x1, x0, lsl #3
  40727c:	ldur	x0, [x0, #-8]
  407280:	ldr	w2, [x0, #12]
  407284:	ldr	w1, [x19, #12]
  407288:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40728c:	add	x0, x0, #0xf08
  407290:	bl	4014e0 <printf@plt>
  407294:	ldr	x19, [sp, #16]
  407298:	ldp	x29, x30, [sp], #32
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-64]!
  4072a4:	mov	x29, sp
  4072a8:	stp	x21, x22, [sp, #32]
  4072ac:	mov	x21, x0
  4072b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4072b4:	ldr	w0, [x0, #3440]
  4072b8:	cmp	w0, #0x1
  4072bc:	b.eq	4072f0 <printf@plt+0x5e10>  // b.none
  4072c0:	ldr	w0, [x21, #40]
  4072c4:	cmp	w0, #0x0
  4072c8:	b.le	407394 <printf@plt+0x5eb4>
  4072cc:	stp	x19, x20, [sp, #16]
  4072d0:	str	x23, [sp, #48]
  4072d4:	mov	x20, #0x0                   	// #0
  4072d8:	mov	w19, #0x0                   	// #0
  4072dc:	adrp	x22, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4072e0:	add	x22, x22, #0xd70
  4072e4:	adrp	x23, 414000 <_ZdlPvm@@Base+0x29a8>
  4072e8:	add	x23, x23, #0xfc0
  4072ec:	b	407310 <printf@plt+0x5e30>
  4072f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4072f4:	add	x0, x0, #0xef8
  4072f8:	bl	4014e0 <printf@plt>
  4072fc:	ldr	w0, [x21, #40]
  407300:	cmp	w0, #0x0
  407304:	b.gt	4072cc <printf@plt+0x5dec>
  407308:	b	407384 <printf@plt+0x5ea4>
  40730c:	add	x20, x20, #0x8
  407310:	ldr	x0, [x21, #32]
  407314:	ldr	x0, [x0, x20]
  407318:	ldr	x1, [x0]
  40731c:	ldr	x1, [x1, #48]
  407320:	blr	x1
  407324:	add	w19, w19, #0x1
  407328:	ldr	w0, [x21, #40]
  40732c:	cmp	w0, w19
  407330:	b.le	40737c <printf@plt+0x5e9c>
  407334:	ldr	w0, [x22]
  407338:	cmp	w0, #0x0
  40733c:	ccmp	w19, #0x0, #0x4, eq  // eq = none
  407340:	b.le	40730c <printf@plt+0x5e2c>
  407344:	ldr	x0, [x21, #32]
  407348:	add	x1, x0, x20
  40734c:	ldr	x1, [x1, #8]
  407350:	ldr	x0, [x0, x20]
  407354:	ldr	w2, [x1, #8]
  407358:	ldr	w1, [x0, #8]
  40735c:	ldr	w0, [x21, #16]
  407360:	bl	4070b4 <printf@plt+0x5bd4>
  407364:	cmp	w0, #0x0
  407368:	b.le	40730c <printf@plt+0x5e2c>
  40736c:	mov	w1, w0
  407370:	mov	x0, x23
  407374:	bl	4014e0 <printf@plt>
  407378:	b	40730c <printf@plt+0x5e2c>
  40737c:	ldp	x19, x20, [sp, #16]
  407380:	ldr	x23, [sp, #48]
  407384:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407388:	ldr	w0, [x0, #3440]
  40738c:	cmp	w0, #0x1
  407390:	b.eq	4073a0 <printf@plt+0x5ec0>  // b.none
  407394:	ldp	x21, x22, [sp, #32]
  407398:	ldp	x29, x30, [sp], #64
  40739c:	ret
  4073a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4073a4:	add	x0, x0, #0xf00
  4073a8:	bl	4014e0 <printf@plt>
  4073ac:	b	407394 <printf@plt+0x5eb4>
  4073b0:	stp	x29, x30, [sp, #-16]!
  4073b4:	mov	x29, sp
  4073b8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  4073bc:	add	x1, x1, #0x6c8
  4073c0:	add	x0, x0, #0x18
  4073c4:	bl	406698 <printf@plt+0x51b8>
  4073c8:	ldp	x29, x30, [sp], #16
  4073cc:	ret
  4073d0:	stp	x29, x30, [sp, #-16]!
  4073d4:	mov	x29, sp
  4073d8:	add	x0, x0, #0x18
  4073dc:	bl	4064d0 <printf@plt+0x4ff0>
  4073e0:	ldp	x29, x30, [sp], #16
  4073e4:	ret
  4073e8:	mov	x0, #0x0                   	// #0
  4073ec:	ret
  4073f0:	stp	x29, x30, [sp, #-48]!
  4073f4:	mov	x29, sp
  4073f8:	stp	x19, x20, [sp, #16]
  4073fc:	str	x21, [sp, #32]
  407400:	mov	x21, x0
  407404:	mov	x19, x1
  407408:	ldr	x0, [x1]
  40740c:	ldr	x1, [x0, #56]
  407410:	mov	x0, x19
  407414:	blr	x1
  407418:	cbz	x0, 407480 <printf@plt+0x5fa0>
  40741c:	mov	x20, x0
  407420:	ldr	w0, [x0, #40]
  407424:	cmp	w0, #0x0
  407428:	b.le	40745c <printf@plt+0x5f7c>
  40742c:	mov	x19, #0x0                   	// #0
  407430:	add	x21, x21, #0x18
  407434:	ldr	x0, [x20, #32]
  407438:	ldr	x1, [x0, x19, lsl #3]
  40743c:	mov	x0, x21
  407440:	bl	4063d8 <printf@plt+0x4ef8>
  407444:	ldr	x0, [x20, #32]
  407448:	str	xzr, [x0, x19, lsl #3]
  40744c:	add	x19, x19, #0x1
  407450:	ldr	w0, [x20, #40]
  407454:	cmp	w0, w19
  407458:	b.gt	407434 <printf@plt+0x5f54>
  40745c:	str	wzr, [x20, #40]
  407460:	ldr	x0, [x20]
  407464:	ldr	x1, [x0, #16]
  407468:	mov	x0, x20
  40746c:	blr	x1
  407470:	ldp	x19, x20, [sp, #16]
  407474:	ldr	x21, [sp, #32]
  407478:	ldp	x29, x30, [sp], #48
  40747c:	ret
  407480:	mov	x1, x19
  407484:	add	x0, x21, #0x18
  407488:	bl	4063d8 <printf@plt+0x4ef8>
  40748c:	b	407470 <printf@plt+0x5f90>
  407490:	stp	x29, x30, [sp, #-64]!
  407494:	mov	x29, sp
  407498:	stp	x19, x20, [sp, #16]
  40749c:	stp	x21, x22, [sp, #32]
  4074a0:	str	x23, [sp, #48]
  4074a4:	mov	x23, x0
  4074a8:	mov	x19, x1
  4074ac:	bl	405f6c <printf@plt+0x4a8c>
  4074b0:	mov	x22, x23
  4074b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4074b8:	add	x0, x0, #0x28
  4074bc:	str	x0, [x22], #24
  4074c0:	mov	x1, x19
  4074c4:	mov	x0, x22
  4074c8:	bl	406384 <printf@plt+0x4ea4>
  4074cc:	mov	w0, #0xffffffff            	// #-1
  4074d0:	str	w0, [x23, #48]
  4074d4:	ldr	x0, [x19]
  4074d8:	ldr	x1, [x0, #56]
  4074dc:	mov	x0, x19
  4074e0:	blr	x1
  4074e4:	mov	x19, x0
  4074e8:	cbz	x0, 407558 <printf@plt+0x6078>
  4074ec:	ldr	x0, [x23, #32]
  4074f0:	ldr	x1, [x19, #32]
  4074f4:	ldr	x1, [x1]
  4074f8:	str	x1, [x0]
  4074fc:	ldr	w0, [x19, #40]
  407500:	cmp	w0, #0x1
  407504:	b.le	407544 <printf@plt+0x6064>
  407508:	mov	x20, #0x8                   	// #8
  40750c:	mov	w21, #0x1                   	// #1
  407510:	b	407530 <printf@plt+0x6050>
  407514:	ldr	x1, [x19, #32]
  407518:	str	xzr, [x1, x20]
  40751c:	add	w21, w21, #0x1
  407520:	add	x20, x20, #0x8
  407524:	ldr	w1, [x19, #40]
  407528:	cmp	w1, w21
  40752c:	b.le	407544 <printf@plt+0x6064>
  407530:	ldr	x1, [x19, #32]
  407534:	ldr	x1, [x1, x20]
  407538:	mov	x0, x22
  40753c:	bl	4063d8 <printf@plt+0x4ef8>
  407540:	b	407514 <printf@plt+0x6034>
  407544:	str	wzr, [x19, #40]
  407548:	ldr	x0, [x19]
  40754c:	ldr	x1, [x0, #16]
  407550:	mov	x0, x19
  407554:	blr	x1
  407558:	ldp	x19, x20, [sp, #16]
  40755c:	ldp	x21, x22, [sp, #32]
  407560:	ldr	x23, [sp, #48]
  407564:	ldp	x29, x30, [sp], #64
  407568:	ret
  40756c:	mov	x19, x0
  407570:	mov	x0, x22
  407574:	bl	406468 <printf@plt+0x4f88>
  407578:	mov	x0, x23
  40757c:	bl	405f98 <printf@plt+0x4ab8>
  407580:	mov	x0, x19
  407584:	bl	401480 <_Unwind_Resume@plt>
  407588:	mov	x19, x0
  40758c:	b	407578 <printf@plt+0x6098>
  407590:	stp	x29, x30, [sp, #-64]!
  407594:	mov	x29, sp
  407598:	cmp	w1, #0x0
  40759c:	b.le	407728 <printf@plt+0x6248>
  4075a0:	stp	x19, x20, [sp, #16]
  4075a4:	stp	x21, x22, [sp, #32]
  4075a8:	stp	x23, x24, [sp, #48]
  4075ac:	mov	x19, x0
  4075b0:	mov	w22, w1
  4075b4:	ldr	w24, [x0, #40]
  4075b8:	mov	x0, #0x0                   	// #0
  4075bc:	mov	w20, #0x1                   	// #1
  4075c0:	mov	w23, #0x0                   	// #0
  4075c4:	cmp	w24, w20
  4075c8:	b.le	4076fc <printf@plt+0x621c>
  4075cc:	ldr	x2, [x19, #32]
  4075d0:	add	x21, x0, #0x8
  4075d4:	ldr	x1, [x2, x21]
  4075d8:	ldr	x0, [x2, x0]
  4075dc:	ldr	w2, [x1, #8]
  4075e0:	ldr	w1, [x0, #8]
  4075e4:	ldr	w0, [x19, #16]
  4075e8:	bl	4070b4 <printf@plt+0x5bd4>
  4075ec:	add	w23, w23, w0
  4075f0:	add	w20, w20, #0x1
  4075f4:	cmp	w22, w20
  4075f8:	b.lt	4076fc <printf@plt+0x621c>  // b.tstop
  4075fc:	mov	x0, x21
  407600:	b	4075c4 <printf@plt+0x60e4>
  407604:	ldr	x0, [x19, #32]
  407608:	ldr	x0, [x0, x20]
  40760c:	ldr	w1, [x0, #12]
  407610:	mov	x0, x21
  407614:	bl	4014e0 <printf@plt>
  407618:	add	x20, x20, #0x8
  40761c:	cmp	x20, x23
  407620:	b.eq	407640 <printf@plt+0x6160>  // b.none
  407624:	ldr	x0, [x19, #32]
  407628:	ldr	x0, [x0, x20]
  40762c:	ldr	x1, [x0]
  407630:	ldr	x1, [x1, #64]
  407634:	blr	x1
  407638:	cbnz	w0, 407618 <printf@plt+0x6138>
  40763c:	b	407604 <printf@plt+0x6124>
  407640:	mov	x21, #0x0                   	// #0
  407644:	mov	w20, #0x0                   	// #0
  407648:	ldr	x0, [x19, #32]
  40764c:	ldr	x0, [x0, x21]
  407650:	ldr	x1, [x0]
  407654:	ldr	x1, [x1, #64]
  407658:	blr	x1
  40765c:	add	w20, w20, #0x1
  407660:	add	x21, x21, #0x8
  407664:	cmp	w0, #0x0
  407668:	ccmp	w22, w20, #0x4, eq  // eq = none
  40766c:	b.gt	407648 <printf@plt+0x6168>
  407670:	cbnz	w0, 4076e8 <printf@plt+0x6208>
  407674:	ldp	x19, x20, [sp, #16]
  407678:	ldp	x21, x22, [sp, #32]
  40767c:	ldp	x23, x24, [sp, #48]
  407680:	mov	w0, #0xa                   	// #10
  407684:	bl	401320 <putchar@plt>
  407688:	ldp	x29, x30, [sp], #64
  40768c:	ret
  407690:	add	x20, x20, #0x8
  407694:	cmp	x23, x20
  407698:	b.eq	4076cc <printf@plt+0x61ec>  // b.none
  40769c:	ldr	x0, [x19, #32]
  4076a0:	ldr	x0, [x0, x20]
  4076a4:	ldr	x1, [x0]
  4076a8:	ldr	x1, [x1, #64]
  4076ac:	blr	x1
  4076b0:	cbz	w0, 407690 <printf@plt+0x61b0>
  4076b4:	ldr	x0, [x19, #32]
  4076b8:	ldr	x0, [x0, x20]
  4076bc:	ldr	x1, [x0]
  4076c0:	ldr	x1, [x1, #48]
  4076c4:	blr	x1
  4076c8:	b	407690 <printf@plt+0x61b0>
  4076cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4076d0:	add	x0, x0, #0xf50
  4076d4:	bl	4014e0 <printf@plt>
  4076d8:	ldp	x19, x20, [sp, #16]
  4076dc:	ldp	x21, x22, [sp, #32]
  4076e0:	ldp	x23, x24, [sp, #48]
  4076e4:	b	407680 <printf@plt+0x61a0>
  4076e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4076ec:	add	x0, x0, #0xf18
  4076f0:	bl	4014e0 <printf@plt>
  4076f4:	mov	x20, #0x0                   	// #0
  4076f8:	b	40769c <printf@plt+0x61bc>
  4076fc:	mov	w1, w23
  407700:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407704:	add	x0, x0, #0xf20
  407708:	bl	4014e0 <printf@plt>
  40770c:	sub	w23, w22, #0x1
  407710:	add	x23, x23, #0x1
  407714:	lsl	x23, x23, #3
  407718:	mov	x20, #0x0                   	// #0
  40771c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  407720:	add	x21, x21, #0xf08
  407724:	b	407624 <printf@plt+0x6144>
  407728:	mov	w1, #0x0                   	// #0
  40772c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407730:	add	x0, x0, #0xf20
  407734:	bl	4014e0 <printf@plt>
  407738:	b	407680 <printf@plt+0x61a0>
  40773c:	stp	x29, x30, [sp, #-96]!
  407740:	mov	x29, sp
  407744:	stp	x19, x20, [sp, #16]
  407748:	stp	x21, x22, [sp, #32]
  40774c:	stp	x23, x24, [sp, #48]
  407750:	mov	x19, x0
  407754:	mov	w22, w1
  407758:	str	w1, [x0, #48]
  40775c:	ldr	w0, [x0, #40]
  407760:	cmp	w0, #0x0
  407764:	b.le	407c0c <printf@plt+0x672c>
  407768:	mov	x2, #0x0                   	// #0
  40776c:	b	4077c4 <printf@plt+0x62e4>
  407770:	cmp	w0, #0x0
  407774:	b.le	407818 <printf@plt+0x6338>
  407778:	mov	x21, #0x0                   	// #0
  40777c:	mov	w20, #0x0                   	// #0
  407780:	mov	w23, #0x0                   	// #0
  407784:	b	407bd8 <printf@plt+0x66f8>
  407788:	cbz	w2, 4077b0 <printf@plt+0x62d0>
  40778c:	add	x1, x1, x4
  407790:	ldur	x0, [x1, #-8]
  407794:	ldr	w0, [x0, #8]
  407798:	sub	w1, w0, #0x1
  40779c:	cmp	w1, #0x3
  4077a0:	b.ls	4077b0 <printf@plt+0x62d0>  // b.plast
  4077a4:	sub	w0, w0, #0x6
  4077a8:	tst	w0, #0xfffffffd
  4077ac:	b.ne	4077b4 <printf@plt+0x62d4>  // b.any
  4077b0:	str	wzr, [x3, #8]
  4077b4:	ldr	w0, [x19, #40]
  4077b8:	add	x2, x2, #0x1
  4077bc:	cmp	w0, w2
  4077c0:	b.le	407770 <printf@plt+0x6290>
  4077c4:	ldr	x1, [x19, #32]
  4077c8:	lsl	x4, x2, #3
  4077cc:	ldr	x3, [x1, x2, lsl #3]
  4077d0:	ldr	w0, [x3, #8]
  4077d4:	cmp	w0, #0x2
  4077d8:	b.eq	407788 <printf@plt+0x62a8>  // b.none
  4077dc:	sub	w3, w0, #0x5
  4077e0:	cmp	w3, #0x1
  4077e4:	ccmp	w0, #0x3, #0x4, hi  // hi = pmore
  4077e8:	b.ne	4077b4 <printf@plt+0x62d4>  // b.any
  4077ec:	cmp	w2, #0x0
  4077f0:	b.le	4077b4 <printf@plt+0x62d4>
  4077f4:	add	x1, x1, x4
  4077f8:	ldur	x0, [x1, #-8]
  4077fc:	ldr	w1, [x0, #8]
  407800:	cmp	w1, #0x2
  407804:	b.ne	4077b4 <printf@plt+0x62d4>  // b.any
  407808:	str	wzr, [x0, #8]
  40780c:	b	4077b4 <printf@plt+0x62d4>
  407810:	cbz	w23, 407ba0 <printf@plt+0x66c0>
  407814:	b	407b88 <printf@plt+0x66a8>
  407818:	cmp	w22, #0x1
  40781c:	cset	w24, le
  407820:	str	w24, [x19, #16]
  407824:	cmp	w0, #0x1
  407828:	b.le	407898 <printf@plt+0x63b8>
  40782c:	ldr	x21, [x19, #32]
  407830:	sub	w0, w0, #0x2
  407834:	add	x20, x21, #0x8
  407838:	add	x20, x20, x0, lsl #3
  40783c:	mov	w23, #0x0                   	// #0
  407840:	ldr	x1, [x21, #8]
  407844:	ldr	x0, [x21], #8
  407848:	ldr	w2, [x1, #8]
  40784c:	ldr	w1, [x0, #8]
  407850:	mov	w0, w24
  407854:	bl	4070b4 <printf@plt+0x5bd4>
  407858:	add	w23, w23, w0
  40785c:	cmp	x21, x20
  407860:	b.ne	407840 <printf@plt+0x6360>  // b.any
  407864:	ldr	w0, [x19, #40]
  407868:	cmp	w0, #0x0
  40786c:	b.le	407954 <printf@plt+0x6474>
  407870:	stp	x25, x26, [sp, #64]
  407874:	stp	x27, x28, [sp, #80]
  407878:	mov	x20, #0x0                   	// #0
  40787c:	mov	w21, #0x0                   	// #0
  407880:	adrp	x26, 415000 <_ZdlPvm@@Base+0x39a8>
  407884:	add	x26, x26, #0xf30
  407888:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40788c:	add	x25, x25, #0x1f8
  407890:	adrp	x27, 415000 <_ZdlPvm@@Base+0x39a8>
  407894:	b	4078c8 <printf@plt+0x63e8>
  407898:	mov	w23, #0x0                   	// #0
  40789c:	b	407864 <printf@plt+0x6384>
  4078a0:	mov	w1, w20
  4078a4:	mov	x0, x19
  4078a8:	bl	407590 <printf@plt+0x60b0>
  4078ac:	mov	x0, x26
  4078b0:	bl	401250 <puts@plt>
  4078b4:	mov	w21, w28
  4078b8:	add	x20, x20, #0x1
  4078bc:	ldr	w0, [x19, #40]
  4078c0:	cmp	w0, w20
  4078c4:	b.le	40791c <printf@plt+0x643c>
  4078c8:	ldr	x0, [x19, #32]
  4078cc:	ldr	x0, [x0, x20, lsl #3]
  4078d0:	ldr	x1, [x0]
  4078d4:	ldr	x1, [x1, #64]
  4078d8:	blr	x1
  4078dc:	cbnz	w0, 4078b8 <printf@plt+0x63d8>
  4078e0:	ldr	x0, [x19, #32]
  4078e4:	ldr	x0, [x0, x20, lsl #3]
  4078e8:	ldr	x1, [x0]
  4078ec:	ldr	x2, [x1, #24]
  4078f0:	mov	w1, w22
  4078f4:	blr	x2
  4078f8:	mov	w28, w0
  4078fc:	cbz	w0, 4078b8 <printf@plt+0x63d8>
  407900:	cbz	w21, 4078a0 <printf@plt+0x63c0>
  407904:	mov	x3, x25
  407908:	mov	x2, x25
  40790c:	mov	x1, x25
  407910:	add	x0, x27, #0xcc0
  407914:	bl	4102e8 <printf@plt+0xee08>
  407918:	b	4078b8 <printf@plt+0x63d8>
  40791c:	ldp	x25, x26, [sp, #64]
  407920:	ldp	x27, x28, [sp, #80]
  407924:	mov	w2, w23
  407928:	ldr	w1, [x19, #12]
  40792c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407930:	add	x0, x0, #0xf48
  407934:	bl	4014e0 <printf@plt>
  407938:	ldr	w0, [x19, #40]
  40793c:	cmp	w0, #0x0
  407940:	b.le	40799c <printf@plt+0x64bc>
  407944:	mov	x20, #0x0                   	// #0
  407948:	adrp	x22, 415000 <_ZdlPvm@@Base+0x39a8>
  40794c:	add	x22, x22, #0xf08
  407950:	b	407980 <printf@plt+0x64a0>
  407954:	mov	w21, #0x0                   	// #0
  407958:	b	407924 <printf@plt+0x6444>
  40795c:	ldr	x0, [x19, #32]
  407960:	ldr	x0, [x0, x20, lsl #3]
  407964:	ldr	w1, [x0, #12]
  407968:	mov	x0, x22
  40796c:	bl	4014e0 <printf@plt>
  407970:	add	x20, x20, #0x1
  407974:	ldr	w0, [x19, #40]
  407978:	cmp	w0, w20
  40797c:	b.le	40799c <printf@plt+0x64bc>
  407980:	ldr	x0, [x19, #32]
  407984:	ldr	x0, [x0, x20, lsl #3]
  407988:	ldr	x1, [x0]
  40798c:	ldr	x1, [x1, #64]
  407990:	blr	x1
  407994:	cbnz	w0, 407970 <printf@plt+0x6490>
  407998:	b	40795c <printf@plt+0x647c>
  40799c:	mov	w0, #0xa                   	// #10
  4079a0:	bl	401320 <putchar@plt>
  4079a4:	ldr	w1, [x19, #12]
  4079a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4079ac:	add	x0, x0, #0xf58
  4079b0:	bl	4014e0 <printf@plt>
  4079b4:	ldr	w0, [x19, #40]
  4079b8:	cmp	w0, #0x0
  4079bc:	b.le	407a10 <printf@plt+0x6530>
  4079c0:	mov	x20, #0x0                   	// #0
  4079c4:	adrp	x22, 415000 <_ZdlPvm@@Base+0x39a8>
  4079c8:	add	x22, x22, #0xf68
  4079cc:	b	4079f4 <printf@plt+0x6514>
  4079d0:	ldr	x0, [x19, #32]
  4079d4:	ldr	x0, [x0, x20, lsl #3]
  4079d8:	ldr	w1, [x0, #12]
  4079dc:	mov	x0, x22
  4079e0:	bl	4014e0 <printf@plt>
  4079e4:	add	x20, x20, #0x1
  4079e8:	ldr	w0, [x19, #40]
  4079ec:	cmp	w0, w20
  4079f0:	b.le	407a10 <printf@plt+0x6530>
  4079f4:	ldr	x0, [x19, #32]
  4079f8:	ldr	x0, [x0, x20, lsl #3]
  4079fc:	ldr	x1, [x0]
  407a00:	ldr	x1, [x1, #64]
  407a04:	blr	x1
  407a08:	cbnz	w0, 4079e4 <printf@plt+0x6504>
  407a0c:	b	4079d0 <printf@plt+0x64f0>
  407a10:	mov	w0, #0xa                   	// #10
  407a14:	bl	401320 <putchar@plt>
  407a18:	ldr	w1, [x19, #12]
  407a1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407a20:	add	x0, x0, #0xf78
  407a24:	bl	4014e0 <printf@plt>
  407a28:	ldr	w0, [x19, #40]
  407a2c:	cmp	w0, #0x0
  407a30:	b.le	407a84 <printf@plt+0x65a4>
  407a34:	mov	x20, #0x0                   	// #0
  407a38:	adrp	x22, 415000 <_ZdlPvm@@Base+0x39a8>
  407a3c:	add	x22, x22, #0xf88
  407a40:	b	407a68 <printf@plt+0x6588>
  407a44:	ldr	x0, [x19, #32]
  407a48:	ldr	x0, [x0, x20, lsl #3]
  407a4c:	ldr	w1, [x0, #12]
  407a50:	mov	x0, x22
  407a54:	bl	4014e0 <printf@plt>
  407a58:	add	x20, x20, #0x1
  407a5c:	ldr	w0, [x19, #40]
  407a60:	cmp	w0, w20
  407a64:	b.le	407a84 <printf@plt+0x65a4>
  407a68:	ldr	x0, [x19, #32]
  407a6c:	ldr	x0, [x0, x20, lsl #3]
  407a70:	ldr	x1, [x0]
  407a74:	ldr	x1, [x1, #64]
  407a78:	blr	x1
  407a7c:	cbnz	w0, 407a58 <printf@plt+0x6578>
  407a80:	b	407a44 <printf@plt+0x6564>
  407a84:	mov	w0, #0xa                   	// #10
  407a88:	bl	401320 <putchar@plt>
  407a8c:	ldr	w0, [x19, #40]
  407a90:	cmp	w0, #0x0
  407a94:	b.le	407ad0 <printf@plt+0x65f0>
  407a98:	mov	x22, #0x0                   	// #0
  407a9c:	mov	w20, #0x0                   	// #0
  407aa0:	ldr	x0, [x19, #32]
  407aa4:	ldr	x0, [x0, x22]
  407aa8:	ldr	x1, [x0]
  407aac:	ldr	x1, [x1, #64]
  407ab0:	blr	x1
  407ab4:	add	w20, w20, #0x1
  407ab8:	add	x22, x22, #0x8
  407abc:	ldr	w1, [x19, #40]
  407ac0:	cmp	w0, #0x0
  407ac4:	ccmp	w1, w20, #0x4, eq  // eq = none
  407ac8:	b.gt	407aa0 <printf@plt+0x65c0>
  407acc:	cbnz	w0, 407ae8 <printf@plt+0x6608>
  407ad0:	mov	w0, w21
  407ad4:	ldp	x19, x20, [sp, #16]
  407ad8:	ldp	x21, x22, [sp, #32]
  407adc:	ldp	x23, x24, [sp, #48]
  407ae0:	ldp	x29, x30, [sp], #96
  407ae4:	ret
  407ae8:	ldr	w1, [x19, #12]
  407aec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407af0:	add	x0, x0, #0xf98
  407af4:	bl	4014e0 <printf@plt>
  407af8:	ldr	w0, [x19, #40]
  407afc:	cmp	w0, #0x0
  407b00:	b.le	407b4c <printf@plt+0x666c>
  407b04:	mov	x20, #0x0                   	// #0
  407b08:	b	407b1c <printf@plt+0x663c>
  407b0c:	add	x20, x20, #0x1
  407b10:	ldr	w0, [x19, #40]
  407b14:	cmp	w0, w20
  407b18:	b.le	407b4c <printf@plt+0x666c>
  407b1c:	ldr	x0, [x19, #32]
  407b20:	ldr	x0, [x0, x20, lsl #3]
  407b24:	ldr	x1, [x0]
  407b28:	ldr	x1, [x1, #64]
  407b2c:	blr	x1
  407b30:	cbz	w0, 407b0c <printf@plt+0x662c>
  407b34:	ldr	x0, [x19, #32]
  407b38:	ldr	x0, [x0, x20, lsl #3]
  407b3c:	ldr	x1, [x0]
  407b40:	ldr	x1, [x1, #48]
  407b44:	blr	x1
  407b48:	b	407b0c <printf@plt+0x662c>
  407b4c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  407b50:	add	x0, x0, #0xf50
  407b54:	bl	401250 <puts@plt>
  407b58:	ldr	w1, [x19, #12]
  407b5c:	mov	w2, w1
  407b60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407b64:	add	x0, x0, #0xfb0
  407b68:	bl	4014e0 <printf@plt>
  407b6c:	ldr	w1, [x19, #12]
  407b70:	mov	w2, w1
  407b74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407b78:	add	x0, x0, #0xfd0
  407b7c:	bl	4014e0 <printf@plt>
  407b80:	b	407ad0 <printf@plt+0x65f0>
  407b84:	cbz	w23, 407818 <printf@plt+0x6338>
  407b88:	ldr	x0, [x19, #32]
  407b8c:	ldr	x0, [x0, x21]
  407b90:	ldr	x1, [x0]
  407b94:	ldr	x2, [x1, #104]
  407b98:	mov	w1, w23
  407b9c:	blr	x2
  407ba0:	ldr	w0, [x19, #40]
  407ba4:	cmp	w0, w20
  407ba8:	b.le	407818 <printf@plt+0x6338>
  407bac:	mov	w23, #0x0                   	// #0
  407bb0:	cmp	w20, #0x0
  407bb4:	b.le	407bd4 <printf@plt+0x66f4>
  407bb8:	ldr	x0, [x19, #32]
  407bbc:	ldr	x0, [x0, x21]
  407bc0:	ldr	x1, [x0]
  407bc4:	ldr	x1, [x1, #88]
  407bc8:	blr	x1
  407bcc:	cmp	w0, #0x0
  407bd0:	cset	w23, ne  // ne = any
  407bd4:	add	x21, x21, #0x8
  407bd8:	add	w20, w20, #0x1
  407bdc:	ldr	w0, [x19, #40]
  407be0:	cmp	w20, w0
  407be4:	b.ge	407b84 <printf@plt+0x66a4>  // b.tcont
  407be8:	ldr	x0, [x19, #32]
  407bec:	add	x0, x0, x21
  407bf0:	ldr	x0, [x0, #8]
  407bf4:	ldr	x1, [x0]
  407bf8:	ldr	x1, [x1, #80]
  407bfc:	blr	x1
  407c00:	cbz	w0, 407810 <printf@plt+0x6330>
  407c04:	orr	w23, w23, #0x2
  407c08:	b	407b88 <printf@plt+0x66a8>
  407c0c:	cmp	w1, #0x1
  407c10:	cset	w0, le
  407c14:	str	w0, [x19, #16]
  407c18:	mov	w23, #0x0                   	// #0
  407c1c:	b	407864 <printf@plt+0x6384>
  407c20:	stp	x29, x30, [sp, #-16]!
  407c24:	mov	x29, sp
  407c28:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  407c2c:	add	x0, x0, #0xe70
  407c30:	bl	40fafc <printf@plt+0xe61c>
  407c34:	ldp	x29, x30, [sp], #16
  407c38:	ret
  407c3c:	stp	x29, x30, [sp, #-32]!
  407c40:	mov	x29, sp
  407c44:	str	x19, [sp, #16]
  407c48:	mov	x19, x0
  407c4c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  407c50:	add	x1, x1, #0x28
  407c54:	str	x1, [x0], #24
  407c58:	bl	406468 <printf@plt+0x4f88>
  407c5c:	mov	x0, x19
  407c60:	bl	405f98 <printf@plt+0x4ab8>
  407c64:	ldr	x19, [sp, #16]
  407c68:	ldp	x29, x30, [sp], #32
  407c6c:	ret
  407c70:	stp	x29, x30, [sp, #-32]!
  407c74:	mov	x29, sp
  407c78:	str	x19, [sp, #16]
  407c7c:	mov	x19, x0
  407c80:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  407c84:	add	x1, x1, #0x28
  407c88:	str	x1, [x0], #24
  407c8c:	bl	406468 <printf@plt+0x4f88>
  407c90:	mov	x0, x19
  407c94:	bl	405f98 <printf@plt+0x4ab8>
  407c98:	mov	x1, #0x38                  	// #56
  407c9c:	mov	x0, x19
  407ca0:	bl	411658 <_ZdlPvm@@Base>
  407ca4:	ldr	x19, [sp, #16]
  407ca8:	ldp	x29, x30, [sp], #32
  407cac:	ret
  407cb0:	stp	x29, x30, [sp, #-32]!
  407cb4:	mov	x29, sp
  407cb8:	stp	x19, x20, [sp, #16]
  407cbc:	mov	x20, x0
  407cc0:	ldr	x0, [x0, #24]
  407cc4:	add	w19, w1, #0x1
  407cc8:	ldr	x1, [x0]
  407ccc:	ldr	x2, [x1, #112]
  407cd0:	mov	w1, w19
  407cd4:	blr	x2
  407cd8:	ldr	x0, [x20, #32]
  407cdc:	ldr	x1, [x0]
  407ce0:	ldr	x2, [x1, #112]
  407ce4:	mov	w1, w19
  407ce8:	blr	x2
  407cec:	ldp	x19, x20, [sp, #16]
  407cf0:	ldp	x29, x30, [sp], #32
  407cf4:	ret
  407cf8:	stp	x29, x30, [sp, #-32]!
  407cfc:	mov	x29, sp
  407d00:	str	x19, [sp, #16]
  407d04:	mov	x19, x0
  407d08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407d0c:	add	x0, x0, #0x2b0
  407d10:	str	x0, [x19]
  407d14:	ldr	x0, [x19, #24]
  407d18:	cbz	x0, 407d28 <printf@plt+0x6848>
  407d1c:	ldr	x1, [x0]
  407d20:	ldr	x1, [x1, #16]
  407d24:	blr	x1
  407d28:	ldr	x0, [x19, #32]
  407d2c:	cbz	x0, 407d3c <printf@plt+0x685c>
  407d30:	ldr	x1, [x0]
  407d34:	ldr	x1, [x1, #16]
  407d38:	blr	x1
  407d3c:	mov	x0, x19
  407d40:	bl	405f98 <printf@plt+0x4ab8>
  407d44:	ldr	x19, [sp, #16]
  407d48:	ldp	x29, x30, [sp], #32
  407d4c:	ret
  407d50:	stp	x29, x30, [sp, #-32]!
  407d54:	mov	x29, sp
  407d58:	str	x19, [sp, #16]
  407d5c:	mov	x19, x0
  407d60:	bl	407cf8 <printf@plt+0x6818>
  407d64:	mov	x1, #0x28                  	// #40
  407d68:	mov	x0, x19
  407d6c:	bl	411658 <_ZdlPvm@@Base>
  407d70:	ldr	x19, [sp, #16]
  407d74:	ldp	x29, x30, [sp], #32
  407d78:	ret
  407d7c:	stp	x29, x30, [sp, #-64]!
  407d80:	mov	x29, sp
  407d84:	stp	x19, x20, [sp, #16]
  407d88:	stp	x21, x22, [sp, #32]
  407d8c:	mov	x19, x0
  407d90:	mov	w20, w1
  407d94:	ldr	w0, [x0, #16]
  407d98:	cbnz	w0, 407e14 <printf@plt+0x6934>
  407d9c:	ldr	x0, [x19, #24]
  407da0:	ldr	x1, [x0]
  407da4:	ldr	x2, [x1, #24]
  407da8:	mov	w1, w20
  407dac:	blr	x2
  407db0:	mov	w21, w0
  407db4:	cbz	w0, 407eb4 <printf@plt+0x69d4>
  407db8:	stp	x23, x24, [sp, #48]
  407dbc:	ldr	x0, [x19, #24]
  407dc0:	ldr	w22, [x0, #12]
  407dc4:	ldr	x23, [x19, #32]
  407dc8:	ldr	x0, [x23]
  407dcc:	ldr	x24, [x0, #24]
  407dd0:	mov	w0, w20
  407dd4:	bl	405b68 <printf@plt+0x4688>
  407dd8:	mov	w1, w0
  407ddc:	mov	x0, x23
  407de0:	blr	x24
  407de4:	mov	w20, w0
  407de8:	cbz	w0, 407e48 <printf@plt+0x6968>
  407dec:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  407df0:	add	x1, x1, #0x1f8
  407df4:	mov	x3, x1
  407df8:	mov	x2, x1
  407dfc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407e00:	add	x0, x0, #0xcc0
  407e04:	bl	4102e8 <printf@plt+0xee08>
  407e08:	mov	w20, w21
  407e0c:	ldp	x23, x24, [sp, #48]
  407e10:	b	407ee0 <printf@plt+0x6a00>
  407e14:	mov	w0, w1
  407e18:	bl	405b58 <printf@plt+0x4678>
  407e1c:	mov	w20, w0
  407e20:	ldr	w1, [x19, #12]
  407e24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407e28:	add	x0, x0, #0xc90
  407e2c:	bl	4014e0 <printf@plt>
  407e30:	bl	405f0c <printf@plt+0x4a2c>
  407e34:	ldr	w1, [x19, #12]
  407e38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407e3c:	add	x0, x0, #0xca8
  407e40:	bl	4014e0 <printf@plt>
  407e44:	b	407d9c <printf@plt+0x68bc>
  407e48:	ldp	x23, x24, [sp, #48]
  407e4c:	b	407ed8 <printf@plt+0x69f8>
  407e50:	ldr	w1, [x19, #12]
  407e54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  407e58:	add	x0, x0, #0xce0
  407e5c:	bl	4014e0 <printf@plt>
  407e60:	b	407ee8 <printf@plt+0x6a08>
  407e64:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407e68:	ldr	x3, [x0, #3416]
  407e6c:	mov	x2, #0x10                  	// #16
  407e70:	mov	x1, #0x1                   	// #1
  407e74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407e78:	add	x0, x0, #0xc0
  407e7c:	bl	401470 <fwrite@plt>
  407e80:	b	407f14 <printf@plt+0x6a34>
  407e84:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407e88:	ldr	w2, [x0, #1128]
  407e8c:	b	407f4c <printf@plt+0x6a6c>
  407e90:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407e94:	ldr	w2, [x0, #1120]
  407e98:	b	407f6c <printf@plt+0x6a8c>
  407e9c:	mov	w2, w22
  407ea0:	ldr	w1, [x19, #12]
  407ea4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407ea8:	add	x0, x0, #0x1b0
  407eac:	bl	4014e0 <printf@plt>
  407eb0:	b	408034 <printf@plt+0x6b54>
  407eb4:	ldr	x21, [x19, #32]
  407eb8:	ldr	x0, [x21]
  407ebc:	ldr	x22, [x0, #24]
  407ec0:	mov	w0, w20
  407ec4:	bl	405b68 <printf@plt+0x4688>
  407ec8:	mov	w1, w0
  407ecc:	mov	x0, x21
  407ed0:	blr	x22
  407ed4:	mov	w20, w0
  407ed8:	ldr	x0, [x19, #32]
  407edc:	ldr	w22, [x0, #12]
  407ee0:	ldr	w0, [x19, #16]
  407ee4:	cbnz	w0, 407e50 <printf@plt+0x6970>
  407ee8:	ldr	x1, [x19, #32]
  407eec:	ldr	x0, [x19, #24]
  407ef0:	ldr	w3, [x1, #12]
  407ef4:	ldr	w2, [x0, #12]
  407ef8:	ldr	w1, [x19, #12]
  407efc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407f00:	add	x0, x0, #0xa0
  407f04:	bl	4014e0 <printf@plt>
  407f08:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407f0c:	ldr	w0, [x0, #3480]
  407f10:	cbz	w0, 407e64 <printf@plt+0x6984>
  407f14:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407f18:	ldr	w1, [x0, #1140]
  407f1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  407f20:	ldr	w0, [x0, #3680]
  407f24:	add	w1, w1, w0
  407f28:	lsl	w1, w1, #1
  407f2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407f30:	add	x0, x0, #0xd8
  407f34:	bl	4014e0 <printf@plt>
  407f38:	ldr	w1, [x19, #12]
  407f3c:	ldr	w0, [x19, #16]
  407f40:	cbz	w0, 407e84 <printf@plt+0x69a4>
  407f44:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407f48:	ldr	w2, [x0, #1124]
  407f4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407f50:	add	x0, x0, #0xe0
  407f54:	bl	4014e0 <printf@plt>
  407f58:	ldr	w1, [x19, #12]
  407f5c:	ldr	w0, [x19, #16]
  407f60:	cbz	w0, 407e90 <printf@plt+0x69b0>
  407f64:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  407f68:	ldr	w2, [x0, #1116]
  407f6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407f70:	add	x0, x0, #0xf0
  407f74:	bl	4014e0 <printf@plt>
  407f78:	ldr	w1, [x19, #12]
  407f7c:	ldr	x0, [x19, #24]
  407f80:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  407f84:	ldr	w5, [x2, #1096]
  407f88:	ldr	w2, [x19, #16]
  407f8c:	cmp	w2, #0x0
  407f90:	mov	w6, #0x3                   	// #3
  407f94:	csinc	w6, w6, wzr, eq  // eq = none
  407f98:	mul	w6, w5, w6
  407f9c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  407fa0:	ldr	w4, [x2, #1112]
  407fa4:	mov	w3, w1
  407fa8:	ldr	w2, [x0, #12]
  407fac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407fb0:	add	x0, x0, #0x100
  407fb4:	bl	4014e0 <printf@plt>
  407fb8:	ldr	w1, [x19, #12]
  407fbc:	ldr	x0, [x19, #32]
  407fc0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  407fc4:	ldr	w5, [x2, #1096]
  407fc8:	ldr	w2, [x19, #16]
  407fcc:	cmp	w2, #0x0
  407fd0:	mov	w6, #0x3                   	// #3
  407fd4:	csinc	w6, w6, wzr, eq  // eq = none
  407fd8:	mul	w6, w5, w6
  407fdc:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  407fe0:	ldr	w4, [x2, #1112]
  407fe4:	mov	w3, w1
  407fe8:	ldr	w2, [x0, #12]
  407fec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  407ff0:	add	x0, x0, #0x138
  407ff4:	bl	4014e0 <printf@plt>
  407ff8:	ldr	w1, [x19, #12]
  407ffc:	ldr	x0, [x19, #24]
  408000:	ldr	w3, [x0, #12]
  408004:	mov	w2, w1
  408008:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40800c:	add	x0, x0, #0x170
  408010:	bl	4014e0 <printf@plt>
  408014:	ldr	w1, [x19, #12]
  408018:	ldr	x0, [x19, #32]
  40801c:	ldr	w3, [x0, #12]
  408020:	mov	w2, w1
  408024:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408028:	add	x0, x0, #0x190
  40802c:	bl	4014e0 <printf@plt>
  408030:	cbnz	w20, 407e9c <printf@plt+0x69bc>
  408034:	mov	w0, w20
  408038:	ldp	x19, x20, [sp, #16]
  40803c:	ldp	x21, x22, [sp, #32]
  408040:	ldp	x29, x30, [sp], #64
  408044:	ret
  408048:	stp	x29, x30, [sp, #-32]!
  40804c:	mov	x29, sp
  408050:	str	x19, [sp, #16]
  408054:	mov	x19, x0
  408058:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40805c:	ldr	x3, [x0, #3424]
  408060:	mov	x2, #0x2                   	// #2
  408064:	mov	x1, #0x1                   	// #1
  408068:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40806c:	add	x0, x0, #0x6d8
  408070:	bl	401470 <fwrite@plt>
  408074:	ldr	x0, [x19, #24]
  408078:	ldr	x1, [x0]
  40807c:	ldr	x1, [x1]
  408080:	blr	x1
  408084:	ldr	w0, [x19, #16]
  408088:	cbz	w0, 4080e0 <printf@plt+0x6c00>
  40808c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408090:	ldr	x3, [x0, #3424]
  408094:	mov	x2, #0xf                   	// #15
  408098:	mov	x1, #0x1                   	// #1
  40809c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4080a0:	add	x0, x0, #0x1d8
  4080a4:	bl	401470 <fwrite@plt>
  4080a8:	ldr	x0, [x19, #32]
  4080ac:	ldr	x1, [x0]
  4080b0:	ldr	x1, [x1]
  4080b4:	blr	x1
  4080b8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4080bc:	ldr	x3, [x0, #3424]
  4080c0:	mov	x2, #0x2                   	// #2
  4080c4:	mov	x1, #0x1                   	// #1
  4080c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  4080cc:	add	x0, x0, #0x510
  4080d0:	bl	401470 <fwrite@plt>
  4080d4:	ldr	x19, [sp, #16]
  4080d8:	ldp	x29, x30, [sp], #32
  4080dc:	ret
  4080e0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4080e4:	ldr	x3, [x0, #3424]
  4080e8:	mov	x2, #0xa                   	// #10
  4080ec:	mov	x1, #0x1                   	// #1
  4080f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4080f4:	add	x0, x0, #0x1e8
  4080f8:	bl	401470 <fwrite@plt>
  4080fc:	b	4080a8 <printf@plt+0x6bc8>
  408100:	stp	x29, x30, [sp, #-48]!
  408104:	mov	x29, sp
  408108:	stp	x19, x20, [sp, #16]
  40810c:	mov	x19, x0
  408110:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408114:	ldr	w0, [x0, #3440]
  408118:	cbnz	w0, 4082cc <printf@plt+0x6dec>
  40811c:	stp	x21, x22, [sp, #32]
  408120:	ldr	w0, [x19, #16]
  408124:	cbnz	w0, 4082a4 <printf@plt+0x6dc4>
  408128:	adrp	x22, 415000 <_ZdlPvm@@Base+0x39a8>
  40812c:	add	x22, x22, #0xb70
  408130:	mov	x0, x22
  408134:	bl	4014e0 <printf@plt>
  408138:	ldr	w1, [x19, #12]
  40813c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  408140:	add	x0, x0, #0xb78
  408144:	bl	4014e0 <printf@plt>
  408148:	ldr	x0, [x19, #24]
  40814c:	adrp	x21, 416000 <_ZdlPvm@@Base+0x49a8>
  408150:	add	x21, x21, #0x218
  408154:	ldr	w2, [x0, #12]
  408158:	ldr	w1, [x19, #12]
  40815c:	mov	x0, x21
  408160:	bl	4014e0 <printf@plt>
  408164:	ldr	x0, [x19, #24]
  408168:	ldr	x1, [x0]
  40816c:	ldr	x1, [x1, #48]
  408170:	blr	x1
  408174:	adrp	x20, 414000 <_ZdlPvm@@Base+0x29a8>
  408178:	add	x20, x20, #0xf50
  40817c:	mov	x0, x20
  408180:	bl	4014e0 <printf@plt>
  408184:	mov	x0, x22
  408188:	bl	4014e0 <printf@plt>
  40818c:	ldr	w1, [x19, #12]
  408190:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  408194:	add	x0, x0, #0xbb8
  408198:	bl	4014e0 <printf@plt>
  40819c:	ldr	x0, [x19, #32]
  4081a0:	ldr	w2, [x0, #12]
  4081a4:	ldr	w1, [x19, #12]
  4081a8:	mov	x0, x21
  4081ac:	bl	4014e0 <printf@plt>
  4081b0:	ldr	x0, [x19, #32]
  4081b4:	ldr	x1, [x0]
  4081b8:	ldr	x1, [x1, #48]
  4081bc:	blr	x1
  4081c0:	mov	x0, x20
  4081c4:	bl	4014e0 <printf@plt>
  4081c8:	ldr	w0, [x19, #16]
  4081cc:	cbnz	w0, 4082b8 <printf@plt+0x6dd8>
  4081d0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4081d4:	ldr	w1, [x0, #1140]
  4081d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  4081dc:	add	x0, x0, #0xfc0
  4081e0:	bl	4014e0 <printf@plt>
  4081e4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4081e8:	ldr	w1, [x0, #1112]
  4081ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4081f0:	add	x0, x0, #0x238
  4081f4:	bl	4014e0 <printf@plt>
  4081f8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4081fc:	ldr	w1, [x0, #3480]
  408200:	adrp	x2, 416000 <_ZdlPvm@@Base+0x49a8>
  408204:	add	x2, x2, #0x200
  408208:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40820c:	add	x0, x0, #0x1f8
  408210:	cmp	w1, #0x0
  408214:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408218:	ldr	x1, [x1, #3416]
  40821c:	csel	x0, x0, x2, ne  // ne = any
  408220:	bl	401230 <fputs@plt>
  408224:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  408228:	ldr	w2, [x0, #1140]
  40822c:	lsl	w2, w2, #1
  408230:	ldr	w1, [x19, #12]
  408234:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408238:	add	x0, x0, #0x248
  40823c:	bl	4014e0 <printf@plt>
  408240:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408244:	ldr	w1, [x0, #3480]
  408248:	adrp	x2, 416000 <_ZdlPvm@@Base+0x49a8>
  40824c:	add	x2, x2, #0x210
  408250:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408254:	add	x0, x0, #0x208
  408258:	cmp	w1, #0x0
  40825c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408260:	ldr	x1, [x1, #3416]
  408264:	csel	x0, x0, x2, ne  // ne = any
  408268:	bl	401230 <fputs@plt>
  40826c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  408270:	ldr	w1, [x0, #1112]
  408274:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408278:	add	x0, x0, #0x258
  40827c:	bl	4014e0 <printf@plt>
  408280:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  408284:	ldr	w1, [x0, #1140]
  408288:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40828c:	add	x0, x0, #0xfc0
  408290:	bl	4014e0 <printf@plt>
  408294:	ldp	x21, x22, [sp, #32]
  408298:	ldp	x19, x20, [sp, #16]
  40829c:	ldp	x29, x30, [sp], #48
  4082a0:	ret
  4082a4:	ldr	w1, [x19, #12]
  4082a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4082ac:	add	x0, x0, #0xb60
  4082b0:	bl	4014e0 <printf@plt>
  4082b4:	b	408128 <printf@plt+0x6c48>
  4082b8:	ldr	w1, [x19, #12]
  4082bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4082c0:	add	x0, x0, #0xbf8
  4082c4:	bl	4014e0 <printf@plt>
  4082c8:	b	4081d0 <printf@plt+0x6cf0>
  4082cc:	cmp	w0, #0x1
  4082d0:	b.ne	408298 <printf@plt+0x6db8>  // b.any
  4082d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4082d8:	add	x0, x0, #0x260
  4082dc:	bl	4014e0 <printf@plt>
  4082e0:	ldr	x0, [x19, #24]
  4082e4:	ldr	x1, [x0]
  4082e8:	ldr	x1, [x1, #48]
  4082ec:	blr	x1
  4082f0:	ldr	x0, [x19, #32]
  4082f4:	ldr	x1, [x0]
  4082f8:	ldr	x1, [x1, #48]
  4082fc:	blr	x1
  408300:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408304:	add	x0, x0, #0x268
  408308:	bl	4014e0 <printf@plt>
  40830c:	b	408298 <printf@plt+0x6db8>
  408310:	stp	x29, x30, [sp, #-48]!
  408314:	mov	x29, sp
  408318:	stp	x19, x20, [sp, #16]
  40831c:	str	x21, [sp, #32]
  408320:	mov	x21, x0
  408324:	mov	x20, x1
  408328:	mov	x0, #0x28                  	// #40
  40832c:	bl	4115e8 <_Znwm@@Base>
  408330:	mov	x19, x0
  408334:	bl	405f6c <printf@plt+0x4a8c>
  408338:	b	408354 <printf@plt+0x6e74>
  40833c:	mov	x20, x0
  408340:	mov	x1, #0x28                  	// #40
  408344:	mov	x0, x19
  408348:	bl	411658 <_ZdlPvm@@Base>
  40834c:	mov	x0, x20
  408350:	bl	401480 <_Unwind_Resume@plt>
  408354:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408358:	add	x0, x0, #0x2b0
  40835c:	str	x0, [x19]
  408360:	str	wzr, [x19, #16]
  408364:	str	x21, [x19, #24]
  408368:	str	x20, [x19, #32]
  40836c:	mov	w0, #0x7                   	// #7
  408370:	str	w0, [x19, #8]
  408374:	mov	x0, x19
  408378:	ldp	x19, x20, [sp, #16]
  40837c:	ldr	x21, [sp, #32]
  408380:	ldp	x29, x30, [sp], #48
  408384:	ret
  408388:	stp	x29, x30, [sp, #-48]!
  40838c:	mov	x29, sp
  408390:	stp	x19, x20, [sp, #16]
  408394:	str	x21, [sp, #32]
  408398:	mov	x21, x0
  40839c:	mov	x20, x1
  4083a0:	mov	x0, #0x28                  	// #40
  4083a4:	bl	4115e8 <_Znwm@@Base>
  4083a8:	mov	x19, x0
  4083ac:	bl	405f6c <printf@plt+0x4a8c>
  4083b0:	b	4083cc <printf@plt+0x6eec>
  4083b4:	mov	x20, x0
  4083b8:	mov	x1, #0x28                  	// #40
  4083bc:	mov	x0, x19
  4083c0:	bl	411658 <_ZdlPvm@@Base>
  4083c4:	mov	x0, x20
  4083c8:	bl	401480 <_Unwind_Resume@plt>
  4083cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4083d0:	add	x0, x0, #0x2b0
  4083d4:	str	x0, [x19]
  4083d8:	mov	w0, #0x1                   	// #1
  4083dc:	str	w0, [x19, #16]
  4083e0:	str	x21, [x19, #24]
  4083e4:	str	x20, [x19, #32]
  4083e8:	mov	w0, #0x7                   	// #7
  4083ec:	str	w0, [x19, #8]
  4083f0:	mov	x0, x19
  4083f4:	ldp	x19, x20, [sp, #16]
  4083f8:	ldr	x21, [sp, #32]
  4083fc:	ldp	x29, x30, [sp], #48
  408400:	ret
  408404:	stp	x29, x30, [sp, #-48]!
  408408:	mov	x29, sp
  40840c:	stp	x19, x20, [sp, #16]
  408410:	stp	x21, x22, [sp, #32]
  408414:	mov	x19, x0
  408418:	mov	w22, w1
  40841c:	mov	x21, x2
  408420:	mov	x20, x3
  408424:	bl	405f6c <printf@plt+0x4a8c>
  408428:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40842c:	add	x0, x0, #0x2b0
  408430:	str	x0, [x19]
  408434:	str	w22, [x19, #16]
  408438:	str	x21, [x19, #24]
  40843c:	str	x20, [x19, #32]
  408440:	mov	w0, #0x7                   	// #7
  408444:	str	w0, [x19, #8]
  408448:	ldp	x19, x20, [sp, #16]
  40844c:	ldp	x21, x22, [sp, #32]
  408450:	ldp	x29, x30, [sp], #48
  408454:	ret
  408458:	stp	x29, x30, [sp, #-16]!
  40845c:	mov	x29, sp
  408460:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408464:	add	x0, x0, #0xe78
  408468:	bl	40fafc <printf@plt+0xe61c>
  40846c:	ldp	x29, x30, [sp], #16
  408470:	ret
  408474:	tbz	w1, #0, 408480 <printf@plt+0x6fa0>
  408478:	mov	w2, #0x1                   	// #1
  40847c:	strb	w2, [x0, #18]
  408480:	tbz	w1, #1, 40848c <printf@plt+0x6fac>
  408484:	mov	w1, #0x1                   	// #1
  408488:	strb	w1, [x0, #17]
  40848c:	ret
  408490:	ldrb	w0, [x0, #16]
  408494:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408498:	add	x1, x1, #0xe80
  40849c:	add	x0, x1, x0, lsl #3
  4084a0:	ldr	w0, [x0, #4]
  4084a4:	cmp	w0, #0x1
  4084a8:	cset	w0, eq  // eq = none
  4084ac:	ret
  4084b0:	ldrb	w0, [x0, #16]
  4084b4:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4084b8:	add	x1, x1, #0xe80
  4084bc:	add	x0, x1, x0, lsl #3
  4084c0:	ldr	w0, [x0, #4]
  4084c4:	cmp	w0, #0x1
  4084c8:	cset	w0, eq  // eq = none
  4084cc:	ret
  4084d0:	mov	w0, #0x1                   	// #1
  4084d4:	ret
  4084d8:	mov	w0, #0x1                   	// #1
  4084dc:	ret
  4084e0:	tbnz	w1, #31, 4084f8 <printf@plt+0x7018>
  4084e4:	ldrb	w3, [x0, #16]
  4084e8:	lsl	x3, x3, #3
  4084ec:	adrp	x4, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4084f0:	add	x4, x4, #0xe80
  4084f4:	str	w1, [x4, x3]
  4084f8:	tbnz	w2, #31, 408510 <printf@plt+0x7030>
  4084fc:	ldrb	w0, [x0, #16]
  408500:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408504:	add	x1, x1, #0xe80
  408508:	add	x0, x1, x0, lsl #3
  40850c:	str	w2, [x0, #4]
  408510:	ret
  408514:	stp	x29, x30, [sp, #-32]!
  408518:	mov	x29, sp
  40851c:	str	x19, [sp, #16]
  408520:	mov	x19, x0
  408524:	ldr	x0, [x0, #16]
  408528:	ldr	x1, [x0]
  40852c:	ldr	x1, [x1, #48]
  408530:	blr	x1
  408534:	ldr	x0, [x19, #24]
  408538:	ldr	x1, [x0]
  40853c:	ldr	x1, [x1, #48]
  408540:	blr	x1
  408544:	ldr	x19, [sp, #16]
  408548:	ldp	x29, x30, [sp], #32
  40854c:	ret
  408550:	stp	x29, x30, [sp, #-48]!
  408554:	mov	x29, sp
  408558:	stp	x19, x20, [sp, #16]
  40855c:	str	x21, [sp, #32]
  408560:	mov	x19, x0
  408564:	mov	w20, w1
  408568:	mov	w21, w2
  40856c:	ldr	x0, [x0, #16]
  408570:	ldr	x3, [x0]
  408574:	ldr	x3, [x3, #96]
  408578:	blr	x3
  40857c:	ldr	x0, [x19, #24]
  408580:	ldr	x1, [x0]
  408584:	ldr	x3, [x1, #96]
  408588:	mov	w2, w21
  40858c:	mov	w1, w20
  408590:	blr	x3
  408594:	ldp	x19, x20, [sp, #16]
  408598:	ldr	x21, [sp, #32]
  40859c:	ldp	x29, x30, [sp], #48
  4085a0:	ret
  4085a4:	stp	x29, x30, [sp, #-48]!
  4085a8:	mov	x29, sp
  4085ac:	stp	x19, x20, [sp, #16]
  4085b0:	stp	x21, x22, [sp, #32]
  4085b4:	mov	x20, x0
  4085b8:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  4085bc:	ldr	x0, [x0, #1160]
  4085c0:	cbz	x0, 408604 <printf@plt+0x7124>
  4085c4:	mov	x19, #0x0                   	// #0
  4085c8:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  4085cc:	add	x21, x21, #0x488
  4085d0:	mov	w22, w19
  4085d4:	mov	x1, x20
  4085d8:	bl	401400 <strcmp@plt>
  4085dc:	cbz	w0, 4085f0 <printf@plt+0x7110>
  4085e0:	add	x19, x19, #0x1
  4085e4:	ldr	x0, [x21, x19, lsl #3]
  4085e8:	cbnz	x0, 4085d0 <printf@plt+0x70f0>
  4085ec:	mov	w22, #0xffffffff            	// #-1
  4085f0:	mov	w0, w22
  4085f4:	ldp	x19, x20, [sp, #16]
  4085f8:	ldp	x21, x22, [sp, #32]
  4085fc:	ldp	x29, x30, [sp], #48
  408600:	ret
  408604:	mov	w22, #0xffffffff            	// #-1
  408608:	b	4085f0 <printf@plt+0x7110>
  40860c:	stp	x29, x30, [sp, #-32]!
  408610:	mov	x29, sp
  408614:	stp	x19, x20, [sp, #16]
  408618:	mov	x20, x0
  40861c:	ldr	w0, [x0, #8]
  408620:	cbz	w0, 408648 <printf@plt+0x7168>
  408624:	mov	w19, #0x0                   	// #0
  408628:	ldr	x1, [x20]
  40862c:	ubfiz	x0, x19, #4, #32
  408630:	ldr	x0, [x1, x0]
  408634:	bl	4012c0 <free@plt>
  408638:	add	w19, w19, #0x1
  40863c:	ldr	w0, [x20, #8]
  408640:	cmp	w0, w19
  408644:	b.hi	408628 <printf@plt+0x7148>  // b.pmore
  408648:	ldr	x0, [x20]
  40864c:	cbz	x0, 408654 <printf@plt+0x7174>
  408650:	bl	4013c0 <_ZdaPv@plt>
  408654:	ldp	x19, x20, [sp, #16]
  408658:	ldp	x29, x30, [sp], #32
  40865c:	ret
  408660:	stp	x29, x30, [sp, #-48]!
  408664:	mov	x29, sp
  408668:	stp	x19, x20, [sp, #16]
  40866c:	str	x21, [sp, #32]
  408670:	mov	x19, x0
  408674:	mov	w21, w1
  408678:	ldr	x0, [x0, #16]
  40867c:	ldr	x2, [x0]
  408680:	ldr	x2, [x2, #24]
  408684:	blr	x2
  408688:	mov	w20, w0
  40868c:	ldr	x0, [x19, #24]
  408690:	ldr	x1, [x0]
  408694:	ldr	x2, [x1, #24]
  408698:	mov	w1, w21
  40869c:	blr	x2
  4086a0:	ldr	x1, [x19, #24]
  4086a4:	ldr	x0, [x19, #16]
  4086a8:	ldr	w3, [x1, #12]
  4086ac:	ldr	w2, [x0, #12]
  4086b0:	ldr	w1, [x19, #12]
  4086b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4086b8:	add	x0, x0, #0x328
  4086bc:	bl	4014e0 <printf@plt>
  4086c0:	ldr	x1, [x19, #24]
  4086c4:	ldr	x0, [x19, #16]
  4086c8:	ldr	w3, [x1, #12]
  4086cc:	ldr	w2, [x0, #12]
  4086d0:	ldr	w1, [x19, #12]
  4086d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4086d8:	add	x0, x0, #0x348
  4086dc:	bl	4014e0 <printf@plt>
  4086e0:	ldr	x1, [x19, #24]
  4086e4:	ldr	x0, [x19, #16]
  4086e8:	ldr	w3, [x1, #12]
  4086ec:	ldr	w2, [x0, #12]
  4086f0:	ldr	w1, [x19, #12]
  4086f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4086f8:	add	x0, x0, #0x368
  4086fc:	bl	4014e0 <printf@plt>
  408700:	mov	w0, w20
  408704:	ldp	x19, x20, [sp, #16]
  408708:	ldr	x21, [sp, #32]
  40870c:	ldp	x29, x30, [sp], #48
  408710:	ret
  408714:	stp	x29, x30, [sp, #-32]!
  408718:	mov	x29, sp
  40871c:	str	x19, [sp, #16]
  408720:	mov	x19, x0
  408724:	ldr	x0, [x0, #16]
  408728:	ldr	x1, [x0]
  40872c:	ldr	x1, [x1, #32]
  408730:	blr	x1
  408734:	ldr	x1, [x19, #16]
  408738:	ldr	x0, [x19, #24]
  40873c:	ldr	w3, [x1, #12]
  408740:	ldr	w2, [x0, #12]
  408744:	ldr	w1, [x19, #12]
  408748:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40874c:	add	x0, x0, #0x388
  408750:	bl	4014e0 <printf@plt>
  408754:	ldr	x19, [sp, #16]
  408758:	ldp	x29, x30, [sp], #32
  40875c:	ret
  408760:	stp	x29, x30, [sp, #-32]!
  408764:	mov	x29, sp
  408768:	stp	x19, x20, [sp, #16]
  40876c:	mov	x19, x0
  408770:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408774:	ldr	w0, [x0, #3440]
  408778:	cbnz	w0, 40887c <printf@plt+0x739c>
  40877c:	ldrb	w0, [x19, #16]
  408780:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408784:	add	x1, x1, #0xe80
  408788:	add	x0, x1, x0, lsl #3
  40878c:	ldr	w20, [x0, #4]
  408790:	cmp	w20, #0x1
  408794:	b.ne	408804 <printf@plt+0x7324>  // b.any
  408798:	ldrb	w0, [x19, #18]
  40879c:	cbz	w0, 40881c <printf@plt+0x733c>
  4087a0:	ldrb	w0, [x19, #16]
  4087a4:	cmp	w0, #0x5c
  4087a8:	b.eq	40883c <printf@plt+0x735c>  // b.none
  4087ac:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4087b0:	ldr	x1, [x1, #3416]
  4087b4:	bl	401280 <putc@plt>
  4087b8:	ldrb	w0, [x19, #17]
  4087bc:	cbnz	w0, 40885c <printf@plt+0x737c>
  4087c0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4087c4:	ldr	x3, [x0, #3416]
  4087c8:	mov	x2, #0x2                   	// #2
  4087cc:	mov	x1, #0x1                   	// #1
  4087d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4087d4:	add	x0, x0, #0x3b8
  4087d8:	bl	401470 <fwrite@plt>
  4087dc:	cmp	w20, #0x1
  4087e0:	b.eq	408884 <printf@plt+0x73a4>  // b.none
  4087e4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4087e8:	ldr	x3, [x0, #3416]
  4087ec:	mov	x2, #0x3                   	// #3
  4087f0:	mov	x1, #0x1                   	// #1
  4087f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4087f8:	add	x0, x0, #0x3c8
  4087fc:	bl	401470 <fwrite@plt>
  408800:	b	408884 <printf@plt+0x73a4>
  408804:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408808:	ldr	x1, [x0, #3664]
  40880c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  408810:	add	x0, x0, #0x378
  408814:	bl	4014e0 <printf@plt>
  408818:	b	408798 <printf@plt+0x72b8>
  40881c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408820:	ldr	x3, [x0, #3416]
  408824:	mov	x2, #0x2                   	// #2
  408828:	mov	x1, #0x1                   	// #1
  40882c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408830:	add	x0, x0, #0x3a8
  408834:	bl	401470 <fwrite@plt>
  408838:	b	4087a0 <printf@plt+0x72c0>
  40883c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408840:	ldr	x3, [x0, #3416]
  408844:	mov	x2, #0x2                   	// #2
  408848:	mov	x1, #0x1                   	// #1
  40884c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408850:	add	x0, x0, #0x3b0
  408854:	bl	401470 <fwrite@plt>
  408858:	b	4087b8 <printf@plt+0x72d8>
  40885c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408860:	ldr	x3, [x0, #3416]
  408864:	mov	x2, #0x2                   	// #2
  408868:	mov	x1, #0x1                   	// #1
  40886c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408870:	add	x0, x0, #0x3c0
  408874:	bl	401470 <fwrite@plt>
  408878:	b	4087dc <printf@plt+0x72fc>
  40887c:	cmp	w0, #0x1
  408880:	b.eq	408890 <printf@plt+0x73b0>  // b.none
  408884:	ldp	x19, x20, [sp, #16]
  408888:	ldp	x29, x30, [sp], #32
  40888c:	ret
  408890:	ldrb	w0, [x19, #16]
  408894:	sub	w1, w0, #0x30
  408898:	cmp	w1, #0x9
  40889c:	b.ls	40891c <printf@plt+0x743c>  // b.plast
  4088a0:	sbfiz	x0, x0, #3, #32
  4088a4:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  4088a8:	add	x1, x1, #0xe80
  4088ac:	ldr	w0, [x1, x0]
  4088b0:	cbz	w0, 40892c <printf@plt+0x744c>
  4088b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4088b8:	add	x0, x0, #0x3d8
  4088bc:	bl	4014e0 <printf@plt>
  4088c0:	ldrb	w0, [x19, #16]
  4088c4:	cmp	w0, #0x3c
  4088c8:	b.eq	40893c <printf@plt+0x745c>  // b.none
  4088cc:	cmp	w0, #0x3e
  4088d0:	b.eq	40894c <printf@plt+0x746c>  // b.none
  4088d4:	cmp	w0, #0x26
  4088d8:	b.eq	40895c <printf@plt+0x747c>  // b.none
  4088dc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4088e0:	ldr	x1, [x1, #3416]
  4088e4:	bl	401280 <putc@plt>
  4088e8:	ldrb	w0, [x19, #16]
  4088ec:	sub	w1, w0, #0x30
  4088f0:	cmp	w1, #0x9
  4088f4:	b.ls	40896c <printf@plt+0x748c>  // b.plast
  4088f8:	sbfiz	x0, x0, #3, #32
  4088fc:	adrp	x1, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408900:	add	x1, x1, #0xe80
  408904:	ldr	w0, [x1, x0]
  408908:	cbz	w0, 40897c <printf@plt+0x749c>
  40890c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408910:	add	x0, x0, #0x408
  408914:	bl	4014e0 <printf@plt>
  408918:	b	408884 <printf@plt+0x73a4>
  40891c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408920:	add	x0, x0, #0x3d0
  408924:	bl	4014e0 <printf@plt>
  408928:	b	4088c0 <printf@plt+0x73e0>
  40892c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408930:	add	x0, x0, #0x3e0
  408934:	bl	4014e0 <printf@plt>
  408938:	b	4088c0 <printf@plt+0x73e0>
  40893c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408940:	add	x0, x0, #0x3e8
  408944:	bl	4014e0 <printf@plt>
  408948:	b	4088e8 <printf@plt+0x7408>
  40894c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408950:	add	x0, x0, #0x3f0
  408954:	bl	4014e0 <printf@plt>
  408958:	b	4088e8 <printf@plt+0x7408>
  40895c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408960:	add	x0, x0, #0x3f8
  408964:	bl	4014e0 <printf@plt>
  408968:	b	4088e8 <printf@plt+0x7408>
  40896c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408970:	add	x0, x0, #0x400
  408974:	bl	4014e0 <printf@plt>
  408978:	b	408884 <printf@plt+0x73a4>
  40897c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408980:	add	x0, x0, #0x410
  408984:	bl	4014e0 <printf@plt>
  408988:	b	408884 <printf@plt+0x73a4>
  40898c:	stp	x29, x30, [sp, #-32]!
  408990:	mov	x29, sp
  408994:	ldrb	w0, [x0, #16]
  408998:	cmp	w0, #0x5c
  40899c:	b.eq	4089b4 <printf@plt+0x74d4>  // b.none
  4089a0:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089a4:	ldr	x1, [x1, #3424]
  4089a8:	bl	401280 <putc@plt>
  4089ac:	ldp	x29, x30, [sp], #32
  4089b0:	ret
  4089b4:	str	x19, [sp, #16]
  4089b8:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089bc:	ldr	x1, [x19, #3424]
  4089c0:	bl	401280 <putc@plt>
  4089c4:	ldr	x1, [x19, #3424]
  4089c8:	mov	w0, #0x5c                  	// #92
  4089cc:	bl	401280 <putc@plt>
  4089d0:	ldr	x19, [sp, #16]
  4089d4:	b	4089ac <printf@plt+0x74cc>
  4089d8:	stp	x29, x30, [sp, #-16]!
  4089dc:	mov	x29, sp
  4089e0:	ldr	x0, [x0, #16]
  4089e4:	ldr	x1, [x0]
  4089e8:	ldr	x1, [x1]
  4089ec:	blr	x1
  4089f0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089f4:	ldr	x1, [x0, #3424]
  4089f8:	mov	w0, #0x27                  	// #39
  4089fc:	bl	401280 <putc@plt>
  408a00:	ldp	x29, x30, [sp], #16
  408a04:	ret
  408a08:	stp	x29, x30, [sp, #-32]!
  408a0c:	mov	x29, sp
  408a10:	str	x19, [sp, #16]
  408a14:	mov	x19, x0
  408a18:	ldr	x0, [x0, #16]
  408a1c:	bl	4012c0 <free@plt>
  408a20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  408a24:	add	x0, x0, #0x8c8
  408a28:	str	x0, [x19]
  408a2c:	mov	x0, x19
  408a30:	bl	405f98 <printf@plt+0x4ab8>
  408a34:	ldr	x19, [sp, #16]
  408a38:	ldp	x29, x30, [sp], #32
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-32]!
  408a44:	mov	x29, sp
  408a48:	str	x19, [sp, #16]
  408a4c:	mov	x19, x0
  408a50:	bl	408a08 <printf@plt+0x7528>
  408a54:	mov	x1, #0x18                  	// #24
  408a58:	mov	x0, x19
  408a5c:	bl	411658 <_ZdlPvm@@Base>
  408a60:	ldr	x19, [sp, #16]
  408a64:	ldp	x29, x30, [sp], #32
  408a68:	ret
  408a6c:	stp	x29, x30, [sp, #-16]!
  408a70:	mov	x29, sp
  408a74:	ldr	x2, [x0, #16]
  408a78:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  408a7c:	add	x1, x1, #0x418
  408a80:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408a84:	ldr	x0, [x0, #3424]
  408a88:	bl	401270 <fprintf@plt>
  408a8c:	ldp	x29, x30, [sp], #16
  408a90:	ret
  408a94:	stp	x29, x30, [sp, #-32]!
  408a98:	mov	x29, sp
  408a9c:	str	x19, [sp, #16]
  408aa0:	mov	x19, x0
  408aa4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  408aa8:	add	x0, x0, #0xb00
  408aac:	str	x0, [x19]
  408ab0:	ldr	x0, [x19, #24]
  408ab4:	cbz	x0, 408ac4 <printf@plt+0x75e4>
  408ab8:	ldr	x1, [x0]
  408abc:	ldr	x1, [x1, #16]
  408ac0:	blr	x1
  408ac4:	mov	x0, x19
  408ac8:	bl	40656c <printf@plt+0x508c>
  408acc:	ldr	x19, [sp, #16]
  408ad0:	ldp	x29, x30, [sp], #32
  408ad4:	ret
  408ad8:	stp	x29, x30, [sp, #-32]!
  408adc:	mov	x29, sp
  408ae0:	str	x19, [sp, #16]
  408ae4:	mov	x19, x0
  408ae8:	bl	408a94 <printf@plt+0x75b4>
  408aec:	mov	x1, #0x20                  	// #32
  408af0:	mov	x0, x19
  408af4:	bl	411658 <_ZdlPvm@@Base>
  408af8:	ldr	x19, [sp, #16]
  408afc:	ldp	x29, x30, [sp], #32
  408b00:	ret
  408b04:	stp	x29, x30, [sp, #-48]!
  408b08:	mov	x29, sp
  408b0c:	stp	x19, x20, [sp, #16]
  408b10:	str	x21, [sp, #32]
  408b14:	mov	x20, x0
  408b18:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  408b1c:	add	x19, x19, #0x4f0
  408b20:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408b24:	add	x21, x21, #0x7e0
  408b28:	mov	x1, x20
  408b2c:	ldr	x0, [x19]
  408b30:	bl	401400 <strcmp@plt>
  408b34:	cbz	w0, 408b4c <printf@plt+0x766c>
  408b38:	add	x19, x19, #0x10
  408b3c:	cmp	x19, x21
  408b40:	b.ne	408b28 <printf@plt+0x7648>  // b.any
  408b44:	mov	x0, #0x0                   	// #0
  408b48:	b	408b50 <printf@plt+0x7670>
  408b4c:	ldr	x0, [x19, #8]
  408b50:	ldp	x19, x20, [sp, #16]
  408b54:	ldr	x21, [sp, #32]
  408b58:	ldp	x29, x30, [sp], #48
  408b5c:	ret
  408b60:	str	wzr, [x0]
  408b64:	str	wzr, [x0, #4]
  408b68:	ret
  408b6c:	str	xzr, [x0]
  408b70:	str	xzr, [x0, #8]
  408b74:	ret
  408b78:	stp	x29, x30, [sp, #-32]!
  408b7c:	mov	x29, sp
  408b80:	str	x19, [sp, #16]
  408b84:	mov	x19, x0
  408b88:	mov	w0, #0x11                  	// #17
  408b8c:	str	w0, [x19, #8]
  408b90:	mov	x0, #0x110                 	// #272
  408b94:	bl	401220 <_Znam@plt>
  408b98:	mov	x1, x0
  408b9c:	add	x2, x0, #0x110
  408ba0:	str	xzr, [x1]
  408ba4:	str	xzr, [x1, #8]
  408ba8:	add	x1, x1, #0x10
  408bac:	cmp	x1, x2
  408bb0:	b.ne	408ba0 <printf@plt+0x76c0>  // b.any
  408bb4:	str	x0, [x19]
  408bb8:	str	wzr, [x19, #12]
  408bbc:	ldr	x19, [sp, #16]
  408bc0:	ldp	x29, x30, [sp], #32
  408bc4:	ret
  408bc8:	stp	x29, x30, [sp, #-96]!
  408bcc:	mov	x29, sp
  408bd0:	stp	x19, x20, [sp, #16]
  408bd4:	stp	x21, x22, [sp, #32]
  408bd8:	stp	x23, x24, [sp, #48]
  408bdc:	stp	x25, x26, [sp, #64]
  408be0:	stp	x27, x28, [sp, #80]
  408be4:	mov	x24, x0
  408be8:	mov	x23, x1
  408bec:	mov	x27, x2
  408bf0:	cbz	x1, 408cac <printf@plt+0x77cc>
  408bf4:	mov	x0, x23
  408bf8:	bl	411674 <_ZdlPvm@@Base+0x1c>
  408bfc:	mov	x26, x0
  408c00:	ldr	w25, [x24, #8]
  408c04:	mov	w0, w25
  408c08:	udiv	x19, x26, x0
  408c0c:	msub	x19, x19, x0, x26
  408c10:	mov	w20, w19
  408c14:	ldr	x21, [x24]
  408c18:	lsl	x19, x19, #4
  408c1c:	add	x28, x21, x19
  408c20:	ldr	x0, [x21, x19]
  408c24:	cbz	x0, 408c58 <printf@plt+0x7778>
  408c28:	sub	w22, w25, #0x1
  408c2c:	mov	x1, x23
  408c30:	bl	401400 <strcmp@plt>
  408c34:	cbz	w0, 408cc0 <printf@plt+0x77e0>
  408c38:	sub	w19, w20, #0x1
  408c3c:	cmp	w20, #0x0
  408c40:	csel	w20, w19, w22, ne  // ne = any
  408c44:	csel	w19, w19, w22, ne  // ne = any
  408c48:	lsl	x19, x19, #4
  408c4c:	add	x28, x21, x19
  408c50:	ldr	x0, [x21, x19]
  408c54:	cbnz	x0, 408c2c <printf@plt+0x774c>
  408c58:	cbz	x27, 408e24 <printf@plt+0x7944>
  408c5c:	ldr	w0, [x24, #12]
  408c60:	cmp	w25, w0, lsl #2
  408c64:	b.ls	408cec <printf@plt+0x780c>  // b.plast
  408c68:	mov	x0, x23
  408c6c:	bl	401260 <strlen@plt>
  408c70:	add	x0, x0, #0x1
  408c74:	bl	401420 <malloc@plt>
  408c78:	mov	x19, x0
  408c7c:	mov	x1, x23
  408c80:	bl	401300 <strcpy@plt>
  408c84:	ubfiz	x20, x20, #4, #32
  408c88:	ldr	x0, [x24]
  408c8c:	str	x19, [x0, x20]
  408c90:	ldr	x0, [x24]
  408c94:	add	x20, x0, x20
  408c98:	str	x27, [x20, #8]
  408c9c:	ldr	w0, [x24, #12]
  408ca0:	add	w0, w0, #0x1
  408ca4:	str	w0, [x24, #12]
  408ca8:	b	408ccc <printf@plt+0x77ec>
  408cac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  408cb0:	add	x1, x1, #0x420
  408cb4:	mov	w0, #0x1df                 	// #479
  408cb8:	bl	40f9cc <printf@plt+0xe4ec>
  408cbc:	b	408bf4 <printf@plt+0x7714>
  408cc0:	str	x27, [x28, #8]
  408cc4:	ldr	x0, [x24]
  408cc8:	ldr	x19, [x0, x19]
  408ccc:	mov	x0, x19
  408cd0:	ldp	x19, x20, [sp, #16]
  408cd4:	ldp	x21, x22, [sp, #32]
  408cd8:	ldp	x23, x24, [sp, #48]
  408cdc:	ldp	x25, x26, [sp, #64]
  408ce0:	ldp	x27, x28, [sp, #80]
  408ce4:	ldp	x29, x30, [sp], #96
  408ce8:	ret
  408cec:	mov	w0, w25
  408cf0:	bl	4116e8 <_ZdlPvm@@Base+0x90>
  408cf4:	str	w0, [x24, #8]
  408cf8:	mov	w19, w0
  408cfc:	ubfiz	x0, x0, #4, #32
  408d00:	bl	401220 <_Znam@plt>
  408d04:	subs	x2, x19, #0x1
  408d08:	b.mi	408d24 <printf@plt+0x7844>  // b.first
  408d0c:	mov	x1, x0
  408d10:	str	xzr, [x1]
  408d14:	str	xzr, [x1, #8]
  408d18:	add	x1, x1, #0x10
  408d1c:	subs	x2, x2, #0x1
  408d20:	b.pl	408d10 <printf@plt+0x7830>  // b.nfrst
  408d24:	str	x0, [x24]
  408d28:	cbz	w25, 408dd0 <printf@plt+0x78f0>
  408d2c:	mov	x19, x21
  408d30:	sub	w20, w25, #0x1
  408d34:	add	x0, x21, #0x10
  408d38:	add	x20, x0, x20, lsl #4
  408d3c:	b	408db4 <printf@plt+0x78d4>
  408d40:	bl	411674 <_ZdlPvm@@Base+0x1c>
  408d44:	ldr	w2, [x24, #8]
  408d48:	mov	w3, w2
  408d4c:	udiv	x1, x0, x3
  408d50:	msub	x0, x1, x3, x0
  408d54:	mov	w1, w0
  408d58:	ldr	x3, [x24]
  408d5c:	lsl	x0, x0, #4
  408d60:	add	x5, x3, x0
  408d64:	ldr	x4, [x3, x0]
  408d68:	cbz	x4, 408d90 <printf@plt+0x78b0>
  408d6c:	sub	w2, w2, #0x1
  408d70:	sub	w0, w1, #0x1
  408d74:	cmp	w1, #0x0
  408d78:	csel	w1, w0, w2, ne  // ne = any
  408d7c:	csel	w0, w0, w2, ne  // ne = any
  408d80:	lsl	x0, x0, #4
  408d84:	add	x5, x3, x0
  408d88:	ldr	x4, [x3, x0]
  408d8c:	cbnz	x4, 408d70 <printf@plt+0x7890>
  408d90:	ldr	x1, [x22]
  408d94:	str	x1, [x5]
  408d98:	ldr	x2, [x22, #8]
  408d9c:	ldr	x1, [x24]
  408da0:	add	x0, x1, x0
  408da4:	str	x2, [x0, #8]
  408da8:	add	x19, x19, #0x10
  408dac:	cmp	x19, x20
  408db0:	b.eq	408dd0 <printf@plt+0x78f0>  // b.none
  408db4:	mov	x22, x19
  408db8:	ldr	x0, [x19]
  408dbc:	cbz	x0, 408da8 <printf@plt+0x78c8>
  408dc0:	ldr	x1, [x19, #8]
  408dc4:	cbnz	x1, 408d40 <printf@plt+0x7860>
  408dc8:	bl	4012c0 <free@plt>
  408dcc:	b	408da8 <printf@plt+0x78c8>
  408dd0:	ldr	w1, [x24, #8]
  408dd4:	mov	w2, w1
  408dd8:	udiv	x0, x26, x2
  408ddc:	msub	x26, x0, x2, x26
  408de0:	mov	w20, w26
  408de4:	ldr	x2, [x24]
  408de8:	lsl	x26, x26, #4
  408dec:	ldr	x0, [x2, x26]
  408df0:	cbz	x0, 408e14 <printf@plt+0x7934>
  408df4:	sub	w1, w1, #0x1
  408df8:	sub	w0, w20, #0x1
  408dfc:	cmp	w20, #0x0
  408e00:	csel	w20, w0, w1, ne  // ne = any
  408e04:	csel	w0, w0, w1, ne  // ne = any
  408e08:	lsl	x0, x0, #4
  408e0c:	ldr	x0, [x2, x0]
  408e10:	cbnz	x0, 408df8 <printf@plt+0x7918>
  408e14:	cbz	x21, 408c68 <printf@plt+0x7788>
  408e18:	mov	x0, x21
  408e1c:	bl	4013c0 <_ZdaPv@plt>
  408e20:	b	408c68 <printf@plt+0x7788>
  408e24:	mov	x19, x27
  408e28:	b	408ccc <printf@plt+0x77ec>
  408e2c:	stp	x29, x30, [sp, #-64]!
  408e30:	mov	x29, sp
  408e34:	stp	x19, x20, [sp, #16]
  408e38:	stp	x21, x22, [sp, #32]
  408e3c:	str	x23, [sp, #48]
  408e40:	mov	x21, x0
  408e44:	mov	x22, x1
  408e48:	cbz	x1, 408eb0 <printf@plt+0x79d0>
  408e4c:	mov	x0, x22
  408e50:	bl	411674 <_ZdlPvm@@Base+0x1c>
  408e54:	ldr	w20, [x21, #8]
  408e58:	mov	w2, w20
  408e5c:	udiv	x1, x0, x2
  408e60:	msub	x1, x1, x2, x0
  408e64:	mov	w19, w1
  408e68:	ldr	x21, [x21]
  408e6c:	lsl	x0, x1, #4
  408e70:	add	x23, x21, x0
  408e74:	ldr	x0, [x21, x0]
  408e78:	cbz	x0, 408ec8 <printf@plt+0x79e8>
  408e7c:	sub	w20, w20, #0x1
  408e80:	mov	x1, x22
  408e84:	bl	401400 <strcmp@plt>
  408e88:	cbz	w0, 408ec4 <printf@plt+0x79e4>
  408e8c:	sub	w0, w19, #0x1
  408e90:	cmp	w19, #0x0
  408e94:	csel	w19, w0, w20, ne  // ne = any
  408e98:	csel	w0, w0, w20, ne  // ne = any
  408e9c:	lsl	x0, x0, #4
  408ea0:	add	x23, x21, x0
  408ea4:	ldr	x0, [x21, x0]
  408ea8:	cbnz	x0, 408e80 <printf@plt+0x79a0>
  408eac:	b	408ec8 <printf@plt+0x79e8>
  408eb0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  408eb4:	add	x1, x1, #0x420
  408eb8:	mov	w0, #0x1df                 	// #479
  408ebc:	bl	40f9cc <printf@plt+0xe4ec>
  408ec0:	b	408e4c <printf@plt+0x796c>
  408ec4:	ldr	x0, [x23, #8]
  408ec8:	ldp	x19, x20, [sp, #16]
  408ecc:	ldp	x21, x22, [sp, #32]
  408ed0:	ldr	x23, [sp, #48]
  408ed4:	ldp	x29, x30, [sp], #64
  408ed8:	ret
  408edc:	stp	x29, x30, [sp, #-48]!
  408ee0:	mov	x29, sp
  408ee4:	stp	x19, x20, [sp, #16]
  408ee8:	stp	x21, x22, [sp, #32]
  408eec:	mov	x22, x0
  408ef0:	mov	w21, w1
  408ef4:	mov	w20, w2
  408ef8:	mov	x1, x0
  408efc:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408f00:	add	x0, x0, #0xe80
  408f04:	add	x0, x0, #0x800
  408f08:	bl	408e2c <printf@plt+0x794c>
  408f0c:	mov	x19, x0
  408f10:	cbz	x0, 408f34 <printf@plt+0x7a54>
  408f14:	tbnz	w21, #31, 408f1c <printf@plt+0x7a3c>
  408f18:	str	w21, [x19]
  408f1c:	tbnz	w20, #31, 408f24 <printf@plt+0x7a44>
  408f20:	str	w20, [x19, #4]
  408f24:	ldp	x19, x20, [sp, #16]
  408f28:	ldp	x21, x22, [sp, #32]
  408f2c:	ldp	x29, x30, [sp], #48
  408f30:	ret
  408f34:	mov	x0, #0x8                   	// #8
  408f38:	bl	401220 <_Znam@plt>
  408f3c:	mov	x19, x0
  408f40:	str	wzr, [x0]
  408f44:	str	wzr, [x0, #4]
  408f48:	mov	x2, x0
  408f4c:	mov	x1, x22
  408f50:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408f54:	add	x0, x0, #0xe80
  408f58:	add	x0, x0, #0x800
  408f5c:	bl	408bc8 <printf@plt+0x76e8>
  408f60:	b	408f14 <printf@plt+0x7a34>
  408f64:	stp	x29, x30, [sp, #-16]!
  408f68:	mov	x29, sp
  408f6c:	ldr	x0, [x0, #16]
  408f70:	bl	408edc <printf@plt+0x79fc>
  408f74:	ldp	x29, x30, [sp], #16
  408f78:	ret
  408f7c:	stp	x29, x30, [sp, #-32]!
  408f80:	mov	x29, sp
  408f84:	str	x19, [sp, #16]
  408f88:	mov	x19, x0
  408f8c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408f90:	ldr	w0, [x0, #3440]
  408f94:	cbz	w0, 408fac <printf@plt+0x7acc>
  408f98:	cmp	w0, #0x1
  408f9c:	b.eq	409018 <printf@plt+0x7b38>  // b.none
  408fa0:	ldr	x19, [sp, #16]
  408fa4:	ldp	x29, x30, [sp], #32
  408fa8:	ret
  408fac:	ldr	x1, [x19, #16]
  408fb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408fb4:	add	x0, x0, #0xe80
  408fb8:	add	x0, x0, #0x800
  408fbc:	bl	408e2c <printf@plt+0x794c>
  408fc0:	cbz	x0, 408fe4 <printf@plt+0x7b04>
  408fc4:	ldr	w0, [x0, #4]
  408fc8:	cmp	w0, #0x1
  408fcc:	b.ne	408fe4 <printf@plt+0x7b04>  // b.any
  408fd0:	ldr	x1, [x19, #16]
  408fd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  408fd8:	add	x0, x0, #0x440
  408fdc:	bl	4014e0 <printf@plt>
  408fe0:	b	408fa0 <printf@plt+0x7ac0>
  408fe4:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  408fe8:	ldr	x1, [x0, #3664]
  408fec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  408ff0:	add	x0, x0, #0x378
  408ff4:	bl	4014e0 <printf@plt>
  408ff8:	ldr	x1, [x19, #16]
  408ffc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409000:	add	x0, x0, #0x440
  409004:	bl	4014e0 <printf@plt>
  409008:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40900c:	add	x0, x0, #0x3c8
  409010:	bl	4014e0 <printf@plt>
  409014:	b	408fa0 <printf@plt+0x7ac0>
  409018:	ldr	x19, [x19, #16]
  40901c:	mov	x0, x19
  409020:	bl	408b04 <printf@plt+0x7624>
  409024:	mov	x1, x0
  409028:	cbz	x0, 40903c <printf@plt+0x7b5c>
  40902c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409030:	add	x0, x0, #0x450
  409034:	bl	4014e0 <printf@plt>
  409038:	b	408fa0 <printf@plt+0x7ac0>
  40903c:	mov	x1, x19
  409040:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409044:	add	x0, x0, #0x460
  409048:	bl	4014e0 <printf@plt>
  40904c:	b	408fa0 <printf@plt+0x7ac0>
  409050:	stp	x29, x30, [sp, #-80]!
  409054:	mov	x29, sp
  409058:	stp	x19, x20, [sp, #16]
  40905c:	stp	x21, x22, [sp, #32]
  409060:	stp	x23, x24, [sp, #48]
  409064:	stp	x25, x26, [sp, #64]
  409068:	mov	x25, x0
  40906c:	mov	x26, x1
  409070:	ldr	x23, [x1]
  409074:	cbz	x23, 4090d8 <printf@plt+0x7bf8>
  409078:	mov	x0, x23
  40907c:	bl	411674 <_ZdlPvm@@Base+0x1c>
  409080:	ldr	w22, [x25, #8]
  409084:	mov	w1, w22
  409088:	udiv	x19, x0, x1
  40908c:	msub	x19, x19, x1, x0
  409090:	mov	w21, w19
  409094:	ldr	x24, [x25]
  409098:	lsl	x19, x19, #4
  40909c:	ldr	x20, [x24, x19]
  4090a0:	cbz	x20, 4090fc <printf@plt+0x7c1c>
  4090a4:	sub	w22, w22, #0x1
  4090a8:	mov	x1, x23
  4090ac:	mov	x0, x20
  4090b0:	bl	401400 <strcmp@plt>
  4090b4:	cbz	w0, 4090ec <printf@plt+0x7c0c>
  4090b8:	sub	w2, w21, #0x1
  4090bc:	cmp	w21, #0x0
  4090c0:	csel	w21, w2, w22, ne  // ne = any
  4090c4:	csel	w2, w2, w22, ne  // ne = any
  4090c8:	lsl	x19, x2, #4
  4090cc:	ldr	x20, [x24, x19]
  4090d0:	cbnz	x20, 4090a8 <printf@plt+0x7bc8>
  4090d4:	b	4090fc <printf@plt+0x7c1c>
  4090d8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  4090dc:	add	x1, x1, #0x420
  4090e0:	mov	w0, #0x1df                 	// #479
  4090e4:	bl	40f9cc <printf@plt+0xe4ec>
  4090e8:	b	409078 <printf@plt+0x7b98>
  4090ec:	str	x20, [x26]
  4090f0:	ldr	x0, [x25]
  4090f4:	add	x19, x0, x19
  4090f8:	ldr	x20, [x19, #8]
  4090fc:	mov	x0, x20
  409100:	ldp	x19, x20, [sp, #16]
  409104:	ldp	x21, x22, [sp, #32]
  409108:	ldp	x23, x24, [sp, #48]
  40910c:	ldp	x25, x26, [sp, #64]
  409110:	ldp	x29, x30, [sp], #80
  409114:	ret
  409118:	str	x1, [x0]
  40911c:	str	wzr, [x0, #8]
  409120:	ret
  409124:	ldr	x3, [x0]
  409128:	ldr	w6, [x3, #8]
  40912c:	ldr	x7, [x3]
  409130:	ldr	w4, [x0, #8]
  409134:	cmp	w6, w4
  409138:	b.ls	40919c <printf@plt+0x7cbc>  // b.plast
  40913c:	add	w3, w4, #0x1
  409140:	ubfiz	x4, x4, #4, #32
  409144:	add	x4, x7, x4
  409148:	b	409150 <printf@plt+0x7c70>
  40914c:	mov	w3, w5
  409150:	ldr	x5, [x4]
  409154:	cbnz	x5, 409174 <printf@plt+0x7c94>
  409158:	str	w3, [x0, #8]
  40915c:	add	w5, w3, #0x1
  409160:	add	x4, x4, #0x10
  409164:	cmp	w3, w6
  409168:	b.ne	40914c <printf@plt+0x7c6c>  // b.any
  40916c:	mov	w0, #0x0                   	// #0
  409170:	b	409198 <printf@plt+0x7cb8>
  409174:	str	x5, [x1]
  409178:	ldr	w1, [x0, #8]
  40917c:	add	x7, x7, x1, lsl #4
  409180:	ldr	x1, [x7, #8]
  409184:	str	x1, [x2]
  409188:	ldr	w1, [x0, #8]
  40918c:	add	w1, w1, #0x1
  409190:	str	w1, [x0, #8]
  409194:	mov	w0, #0x1                   	// #1
  409198:	ret
  40919c:	mov	w0, #0x0                   	// #0
  4091a0:	b	409198 <printf@plt+0x7cb8>
  4091a4:	stp	x29, x30, [sp, #-16]!
  4091a8:	mov	x29, sp
  4091ac:	mov	w2, #0xffffffff            	// #-1
  4091b0:	mov	w1, #0x2                   	// #2
  4091b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4091b8:	add	x0, x0, #0x498
  4091bc:	bl	408edc <printf@plt+0x79fc>
  4091c0:	mov	w2, #0xffffffff            	// #-1
  4091c4:	mov	w1, #0x2                   	// #2
  4091c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4091cc:	add	x0, x0, #0x4a0
  4091d0:	bl	408edc <printf@plt+0x79fc>
  4091d4:	mov	w2, #0xffffffff            	// #-1
  4091d8:	mov	w1, #0x3                   	// #3
  4091dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4091e0:	add	x0, x0, #0x4a8
  4091e4:	bl	408edc <printf@plt+0x79fc>
  4091e8:	mov	w2, #0xffffffff            	// #-1
  4091ec:	mov	w1, #0x3                   	// #3
  4091f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4091f4:	add	x0, x0, #0x4b0
  4091f8:	bl	408edc <printf@plt+0x79fc>
  4091fc:	mov	w2, #0xffffffff            	// #-1
  409200:	mov	w1, #0x3                   	// #3
  409204:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409208:	add	x0, x0, #0x4b8
  40920c:	bl	408edc <printf@plt+0x79fc>
  409210:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409214:	add	x0, x0, #0xe80
  409218:	mov	w1, #0x5                   	// #5
  40921c:	str	w1, [x0, #1000]
  409220:	str	w1, [x0, #328]
  409224:	str	w1, [x0, #744]
  409228:	mov	w1, #0x4                   	// #4
  40922c:	str	w1, [x0, #984]
  409230:	str	w1, [x0, #320]
  409234:	str	w1, [x0, #728]
  409238:	mov	w1, #0x6                   	// #6
  40923c:	str	w1, [x0, #352]
  409240:	str	w1, [x0, #472]
  409244:	str	w1, [x0, #464]
  409248:	str	w1, [x0, #368]
  40924c:	mov	w1, #0x3                   	// #3
  409250:	str	w1, [x0, #496]
  409254:	str	w1, [x0, #480]
  409258:	mov	w1, #0x2                   	// #2
  40925c:	str	w1, [x0, #336]
  409260:	mov	x0, #0x0                   	// #0
  409264:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  409268:	add	x2, x2, #0xe8
  40926c:	adrp	x3, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409270:	add	x3, x3, #0xe80
  409274:	mov	w4, #0x1                   	// #1
  409278:	b	409288 <printf@plt+0x7da8>
  40927c:	add	x0, x0, #0x1
  409280:	cmp	x0, #0x100
  409284:	b.eq	4092a0 <printf@plt+0x7dc0>  // b.none
  409288:	and	w1, w0, #0xff
  40928c:	ldrb	w1, [x2, w1, sxtw]
  409290:	cbz	w1, 40927c <printf@plt+0x7d9c>
  409294:	add	x1, x3, x0, lsl #3
  409298:	str	w4, [x1, #4]
  40929c:	b	40927c <printf@plt+0x7d9c>
  4092a0:	ldp	x29, x30, [sp], #16
  4092a4:	ret
  4092a8:	stp	x29, x30, [sp, #-48]!
  4092ac:	mov	x29, sp
  4092b0:	stp	x19, x20, [sp, #16]
  4092b4:	mov	x20, x0
  4092b8:	mov	x19, x1
  4092bc:	mov	x0, x1
  4092c0:	bl	4085a4 <printf@plt+0x70c4>
  4092c4:	tbnz	w0, #31, 4092e0 <printf@plt+0x7e00>
  4092c8:	str	w0, [x20, #8]
  4092cc:	mov	x0, x19
  4092d0:	bl	4012c0 <free@plt>
  4092d4:	ldp	x19, x20, [sp, #16]
  4092d8:	ldp	x29, x30, [sp], #48
  4092dc:	ret
  4092e0:	mov	x1, x19
  4092e4:	add	x0, sp, #0x20
  4092e8:	bl	40fe34 <printf@plt+0xe954>
  4092ec:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4092f0:	add	x2, x2, #0x1f8
  4092f4:	mov	x3, x2
  4092f8:	add	x1, sp, #0x20
  4092fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409300:	add	x0, x0, #0x4c0
  409304:	bl	4102e8 <printf@plt+0xee08>
  409308:	b	4092cc <printf@plt+0x7dec>
  40930c:	stp	x29, x30, [sp, #-32]!
  409310:	mov	x29, sp
  409314:	stp	x19, x20, [sp, #16]
  409318:	mov	x19, x0
  40931c:	and	w20, w1, #0xff
  409320:	bl	405f6c <printf@plt+0x4a8c>
  409324:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  409328:	add	x0, x0, #0x9f0
  40932c:	str	x0, [x19]
  409330:	strb	w20, [x19, #16]
  409334:	strb	wzr, [x19, #17]
  409338:	strb	wzr, [x19, #18]
  40933c:	sbfiz	x20, x20, #3, #32
  409340:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409344:	add	x0, x0, #0xe80
  409348:	ldr	w0, [x0, x20]
  40934c:	str	w0, [x19, #8]
  409350:	ldp	x19, x20, [sp, #16]
  409354:	ldp	x29, x30, [sp], #32
  409358:	ret
  40935c:	stp	x29, x30, [sp, #-32]!
  409360:	mov	x29, sp
  409364:	stp	x19, x20, [sp, #16]
  409368:	mov	x19, x0
  40936c:	mov	x20, x1
  409370:	bl	405f6c <printf@plt+0x4a8c>
  409374:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  409378:	add	x0, x0, #0xa78
  40937c:	str	x0, [x19]
  409380:	mov	x0, x20
  409384:	bl	412984 <_ZdlPvm@@Base+0x132c>
  409388:	mov	x1, x0
  40938c:	str	x0, [x19, #16]
  409390:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409394:	add	x0, x0, #0xe80
  409398:	add	x0, x0, #0x800
  40939c:	bl	408e2c <printf@plt+0x794c>
  4093a0:	mov	w1, #0x0                   	// #0
  4093a4:	cbz	x0, 4093ac <printf@plt+0x7ecc>
  4093a8:	ldr	w1, [x0]
  4093ac:	str	w1, [x19, #8]
  4093b0:	ldp	x19, x20, [sp, #16]
  4093b4:	ldp	x29, x30, [sp], #32
  4093b8:	ret
  4093bc:	mov	x20, x0
  4093c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  4093c4:	add	x0, x0, #0x8c8
  4093c8:	str	x0, [x19]
  4093cc:	mov	x0, x19
  4093d0:	bl	405f98 <printf@plt+0x4ab8>
  4093d4:	mov	x0, x20
  4093d8:	bl	401480 <_Unwind_Resume@plt>
  4093dc:	stp	x29, x30, [sp, #-48]!
  4093e0:	mov	x29, sp
  4093e4:	stp	x19, x20, [sp, #16]
  4093e8:	mov	x19, x0
  4093ec:	bl	406530 <printf@plt+0x5050>
  4093f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  4093f4:	add	x0, x0, #0xb00
  4093f8:	str	x0, [x19]
  4093fc:	mov	x0, #0x18                  	// #24
  409400:	bl	4115e8 <_Znwm@@Base>
  409404:	mov	x20, x0
  409408:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  40940c:	add	x1, x1, #0x4d8
  409410:	bl	40935c <printf@plt+0x7e7c>
  409414:	str	x20, [x19, #24]
  409418:	ldp	x19, x20, [sp, #16]
  40941c:	ldp	x29, x30, [sp], #48
  409420:	ret
  409424:	str	x21, [sp, #32]
  409428:	mov	x21, x0
  40942c:	mov	x1, #0x18                  	// #24
  409430:	mov	x0, x20
  409434:	bl	411658 <_ZdlPvm@@Base>
  409438:	mov	x20, x21
  40943c:	mov	x0, x19
  409440:	bl	40656c <printf@plt+0x508c>
  409444:	mov	x0, x20
  409448:	bl	401480 <_Unwind_Resume@plt>
  40944c:	mov	x20, x0
  409450:	str	x21, [sp, #32]
  409454:	b	40943c <printf@plt+0x7f5c>
  409458:	stp	x29, x30, [sp, #-32]!
  40945c:	mov	x29, sp
  409460:	stp	x19, x20, [sp, #16]
  409464:	mov	x20, x0
  409468:	mov	x0, #0x20                  	// #32
  40946c:	bl	4115e8 <_Znwm@@Base>
  409470:	mov	x19, x0
  409474:	mov	x1, x20
  409478:	bl	4093dc <printf@plt+0x7efc>
  40947c:	b	409498 <printf@plt+0x7fb8>
  409480:	mov	x20, x0
  409484:	mov	x1, #0x20                  	// #32
  409488:	mov	x0, x19
  40948c:	bl	411658 <_ZdlPvm@@Base>
  409490:	mov	x0, x20
  409494:	bl	401480 <_Unwind_Resume@plt>
  409498:	mov	x0, x19
  40949c:	ldp	x19, x20, [sp, #16]
  4094a0:	ldp	x29, x30, [sp], #32
  4094a4:	ret
  4094a8:	stp	x29, x30, [sp, #-112]!
  4094ac:	mov	x29, sp
  4094b0:	stp	x19, x20, [sp, #16]
  4094b4:	stp	x23, x24, [sp, #48]
  4094b8:	stp	x25, x26, [sp, #64]
  4094bc:	mov	x26, x0
  4094c0:	ldrb	w20, [x0]
  4094c4:	cbz	w20, 409c8c <printf@plt+0x87ac>
  4094c8:	stp	x21, x22, [sp, #32]
  4094cc:	stp	x27, x28, [sp, #80]
  4094d0:	mov	x22, x0
  4094d4:	mov	x25, #0x0                   	// #0
  4094d8:	mov	x24, #0x0                   	// #0
  4094dc:	adrp	x28, 416000 <_ZdlPvm@@Base+0x49a8>
  4094e0:	add	x28, x28, #0x4b0
  4094e4:	adrp	x27, 416000 <_ZdlPvm@@Base+0x49a8>
  4094e8:	add	x27, x27, #0x4b8
  4094ec:	b	409624 <printf@plt+0x8144>
  4094f0:	mov	x22, x21
  4094f4:	mov	x24, x25
  4094f8:	mov	x25, x19
  4094fc:	b	40961c <printf@plt+0x813c>
  409500:	mov	x22, x21
  409504:	b	40961c <printf@plt+0x813c>
  409508:	cmp	w20, #0x27
  40950c:	b.ne	4095cc <printf@plt+0x80ec>  // b.any
  409510:	mov	x0, #0x18                  	// #24
  409514:	bl	4115e8 <_Znwm@@Base>
  409518:	mov	x19, x0
  40951c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  409520:	add	x1, x1, #0x4d8
  409524:	bl	40935c <printf@plt+0x7e7c>
  409528:	b	409664 <printf@plt+0x8184>
  40952c:	cmp	w20, #0x3e
  409530:	b.eq	40967c <printf@plt+0x819c>  // b.none
  409534:	cmp	w20, #0x5c
  409538:	b.ne	409580 <printf@plt+0x80a0>  // b.any
  40953c:	ldrb	w0, [x22, #1]
  409540:	cbz	w0, 4096b0 <printf@plt+0x81d0>
  409544:	add	x21, x22, #0x2
  409548:	cmp	w0, #0x5b
  40954c:	b.eq	4098c8 <printf@plt+0x83e8>  // b.none
  409550:	b.ls	4096e0 <printf@plt+0x8200>  // b.plast
  409554:	cmp	w0, #0x60
  409558:	b.eq	4099b0 <printf@plt+0x84d0>  // b.none
  40955c:	b.ls	40979c <printf@plt+0x82bc>  // b.plast
  409560:	cmp	w0, #0x6b
  409564:	b.eq	409760 <printf@plt+0x8280>  // b.none
  409568:	b.ls	4097ec <printf@plt+0x830c>  // b.plast
  40956c:	cmp	w0, #0x6e
  409570:	b.eq	409760 <printf@plt+0x8280>  // b.none
  409574:	cmp	w0, #0x7c
  409578:	b.eq	409700 <printf@plt+0x8220>  // b.none
  40957c:	b	409804 <printf@plt+0x8324>
  409580:	cmp	w20, #0x3d
  409584:	b.ne	4095cc <printf@plt+0x80ec>  // b.any
  409588:	mov	x0, #0x18                  	// #24
  40958c:	bl	4115e8 <_Znwm@@Base>
  409590:	mov	x19, x0
  409594:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  409598:	add	x1, x1, #0x4a8
  40959c:	bl	40935c <printf@plt+0x7e7c>
  4095a0:	b	409664 <printf@plt+0x8184>
  4095a4:	mov	x0, #0x18                  	// #24
  4095a8:	bl	4115e8 <_Znwm@@Base>
  4095ac:	mov	x19, x0
  4095b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  4095b4:	add	x1, x1, #0x498
  4095b8:	bl	40935c <printf@plt+0x7e7c>
  4095bc:	b	409664 <printf@plt+0x8184>
  4095c0:	ldrb	w0, [x22, #1]
  4095c4:	cmp	w0, #0x3d
  4095c8:	b.eq	4095e4 <printf@plt+0x8104>  // b.none
  4095cc:	mov	x0, #0x18                  	// #24
  4095d0:	bl	4115e8 <_Znwm@@Base>
  4095d4:	mov	x19, x0
  4095d8:	mov	w1, w20
  4095dc:	bl	40930c <printf@plt+0x7e2c>
  4095e0:	b	409664 <printf@plt+0x8184>
  4095e4:	mov	x0, #0x18                  	// #24
  4095e8:	bl	4115e8 <_Znwm@@Base>
  4095ec:	mov	x19, x0
  4095f0:	mov	x1, x28
  4095f4:	bl	40935c <printf@plt+0x7e7c>
  4095f8:	add	x21, x22, #0x2
  4095fc:	ldrb	w0, [x22, #2]
  409600:	cmp	w0, #0x27
  409604:	b.eq	409670 <printf@plt+0x8190>  // b.none
  409608:	cbz	x24, 409a2c <printf@plt+0x854c>
  40960c:	mov	x1, x19
  409610:	mov	x0, x24
  409614:	bl	4073f0 <printf@plt+0x5f10>
  409618:	mov	x22, x21
  40961c:	ldrb	w20, [x22]
  409620:	cbz	w20, 409a58 <printf@plt+0x8578>
  409624:	add	x21, x22, #0x1
  409628:	cmp	w20, #0x3c
  40962c:	b.eq	4095c0 <printf@plt+0x80e0>  // b.none
  409630:	b.hi	40952c <printf@plt+0x804c>  // b.pmore
  409634:	cmp	w20, #0x2b
  409638:	b.eq	4095a4 <printf@plt+0x80c4>  // b.none
  40963c:	cmp	w20, #0x2d
  409640:	b.ne	409508 <printf@plt+0x8028>  // b.any
  409644:	mov	x0, #0x18                  	// #24
  409648:	bl	4115e8 <_Znwm@@Base>
  40964c:	mov	x19, x0
  409650:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  409654:	add	x1, x1, #0x4a0
  409658:	bl	40935c <printf@plt+0x7e7c>
  40965c:	b	409664 <printf@plt+0x8184>
  409660:	mov	x21, x20
  409664:	ldrb	w0, [x21]
  409668:	cmp	w0, #0x27
  40966c:	b.ne	409a20 <printf@plt+0x8540>  // b.any
  409670:	mov	x23, #0x18                  	// #24
  409674:	mov	x22, #0x20                  	// #32
  409678:	b	409a00 <printf@plt+0x8520>
  40967c:	ldrb	w0, [x22, #1]
  409680:	cmp	w0, #0x3d
  409684:	b.ne	4095cc <printf@plt+0x80ec>  // b.any
  409688:	mov	x0, #0x18                  	// #24
  40968c:	bl	4115e8 <_Znwm@@Base>
  409690:	mov	x19, x0
  409694:	mov	x1, x27
  409698:	bl	40935c <printf@plt+0x7e7c>
  40969c:	add	x21, x22, #0x2
  4096a0:	ldrb	w0, [x21]
  4096a4:	cmp	w0, #0x27
  4096a8:	b.eq	409670 <printf@plt+0x8190>  // b.none
  4096ac:	b	409608 <printf@plt+0x8128>
  4096b0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4096b4:	add	x1, x1, #0x1f8
  4096b8:	mov	x3, x1
  4096bc:	mov	x2, x1
  4096c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4096c4:	add	x0, x0, #0x4e0
  4096c8:	bl	403bac <printf@plt+0x26cc>
  4096cc:	ldrb	w0, [x21]
  4096d0:	cmp	w0, #0x27
  4096d4:	b.ne	409500 <printf@plt+0x8020>  // b.any
  4096d8:	mov	x19, #0x0                   	// #0
  4096dc:	b	409670 <printf@plt+0x8190>
  4096e0:	cmp	w0, #0x28
  4096e4:	b.eq	409844 <printf@plt+0x8364>  // b.none
  4096e8:	cmp	w0, #0x28
  4096ec:	b.ls	409734 <printf@plt+0x8254>  // b.plast
  4096f0:	cmp	w0, #0x2d
  4096f4:	b.eq	4097ac <printf@plt+0x82cc>  // b.none
  4096f8:	cmp	w0, #0x30
  4096fc:	b.ne	409758 <printf@plt+0x8278>  // b.any
  409700:	mov	w1, #0x5c                  	// #92
  409704:	strb	w1, [sp, #104]
  409708:	strb	w0, [sp, #105]
  40970c:	strb	wzr, [sp, #106]
  409710:	add	x0, sp, #0x68
  409714:	bl	412984 <_ZdlPvm@@Base+0x132c>
  409718:	mov	x20, x0
  40971c:	mov	x0, #0x18                  	// #24
  409720:	bl	4115e8 <_Znwm@@Base>
  409724:	mov	x19, x0
  409728:	mov	x1, x20
  40972c:	bl	4065cc <printf@plt+0x50ec>
  409730:	b	4096a0 <printf@plt+0x81c0>
  409734:	cmp	w0, #0x27
  409738:	b.ne	409804 <printf@plt+0x8324>  // b.any
  40973c:	mov	x0, #0x18                  	// #24
  409740:	bl	4115e8 <_Znwm@@Base>
  409744:	mov	x19, x0
  409748:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  40974c:	add	x1, x1, #0x4f8
  409750:	bl	40935c <printf@plt+0x7e7c>
  409754:	b	409664 <printf@plt+0x8184>
  409758:	cmp	w0, #0x2a
  40975c:	b.ne	409804 <printf@plt+0x8324>  // b.any
  409760:	ldrb	w0, [x22, #2]
  409764:	cmp	w0, #0x28
  409768:	b.eq	409938 <printf@plt+0x8458>  // b.none
  40976c:	cmp	w0, #0x5b
  409770:	b.eq	40994c <printf@plt+0x846c>  // b.none
  409774:	ldrb	w0, [x21]
  409778:	cbnz	w0, 409974 <printf@plt+0x8494>
  40977c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  409780:	add	x1, x1, #0x1f8
  409784:	mov	x3, x1
  409788:	mov	x2, x1
  40978c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409790:	add	x0, x0, #0x4e0
  409794:	bl	403bac <printf@plt+0x26cc>
  409798:	b	4096cc <printf@plt+0x81ec>
  40979c:	cmp	w0, #0x5e
  4097a0:	b.eq	409700 <printf@plt+0x8220>  // b.none
  4097a4:	cmp	w0, #0x5f
  4097a8:	b.ne	4097cc <printf@plt+0x82ec>  // b.any
  4097ac:	strb	w0, [sp, #104]
  4097b0:	strb	wzr, [sp, #105]
  4097b4:	mov	x0, #0x18                  	// #24
  4097b8:	bl	4115e8 <_Znwm@@Base>
  4097bc:	mov	x19, x0
  4097c0:	add	x1, sp, #0x68
  4097c4:	bl	40935c <printf@plt+0x7e7c>
  4097c8:	b	4096a0 <printf@plt+0x81c0>
  4097cc:	cmp	w0, #0x5c
  4097d0:	b.ne	409804 <printf@plt+0x8324>  // b.any
  4097d4:	mov	x0, #0x18                  	// #24
  4097d8:	bl	4115e8 <_Znwm@@Base>
  4097dc:	mov	x19, x0
  4097e0:	mov	w1, #0x5c                  	// #92
  4097e4:	bl	40930c <printf@plt+0x7e2c>
  4097e8:	b	409664 <printf@plt+0x8184>
  4097ec:	cmp	w0, #0x65
  4097f0:	b.eq	4097d4 <printf@plt+0x82f4>  // b.none
  4097f4:	sub	w0, w0, #0x66
  4097f8:	and	w0, w0, #0xff
  4097fc:	cmp	w0, #0x1
  409800:	b.ls	409760 <printf@plt+0x8280>  // b.plast
  409804:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  409808:	add	x1, x1, #0x1f8
  40980c:	mov	x3, x1
  409810:	mov	x2, x1
  409814:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409818:	add	x0, x0, #0x500
  40981c:	bl	403bac <printf@plt+0x26cc>
  409820:	mov	x0, x22
  409824:	bl	412984 <_ZdlPvm@@Base+0x132c>
  409828:	mov	x20, x0
  40982c:	mov	x0, #0x18                  	// #24
  409830:	bl	4115e8 <_Znwm@@Base>
  409834:	mov	x19, x0
  409838:	mov	x1, x20
  40983c:	bl	4065cc <printf@plt+0x50ec>
  409840:	b	4099cc <printf@plt+0x84ec>
  409844:	ldrb	w0, [x22, #2]
  409848:	cbz	w0, 4098a4 <printf@plt+0x83c4>
  40984c:	strb	w0, [sp, #104]
  409850:	ldrb	w0, [x22, #3]
  409854:	cbz	w0, 40987c <printf@plt+0x839c>
  409858:	add	x21, x22, #0x4
  40985c:	strb	w0, [sp, #105]
  409860:	strb	wzr, [sp, #106]
  409864:	mov	x0, #0x18                  	// #24
  409868:	bl	4115e8 <_Znwm@@Base>
  40986c:	mov	x19, x0
  409870:	add	x1, sp, #0x68
  409874:	bl	40935c <printf@plt+0x7e7c>
  409878:	b	409664 <printf@plt+0x8184>
  40987c:	add	x21, x22, #0x3
  409880:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  409884:	add	x1, x1, #0x1f8
  409888:	mov	x3, x1
  40988c:	mov	x2, x1
  409890:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409894:	add	x0, x0, #0x4e0
  409898:	bl	403bac <printf@plt+0x26cc>
  40989c:	mov	x19, #0x0                   	// #0
  4098a0:	b	409664 <printf@plt+0x8184>
  4098a4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4098a8:	add	x1, x1, #0x1f8
  4098ac:	mov	x3, x1
  4098b0:	mov	x2, x1
  4098b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  4098b8:	add	x0, x0, #0x4e0
  4098bc:	bl	403bac <printf@plt+0x26cc>
  4098c0:	mov	x19, #0x0                   	// #0
  4098c4:	b	409664 <printf@plt+0x8184>
  4098c8:	ldrb	w0, [x22, #2]
  4098cc:	cmp	w0, #0x5d
  4098d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4098d4:	b.eq	409914 <printf@plt+0x8434>  // b.none
  4098d8:	mov	x20, x21
  4098dc:	ldrb	w0, [x20, #1]!
  4098e0:	cmp	w0, #0x5d
  4098e4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4098e8:	b.ne	4098dc <printf@plt+0x83fc>  // b.any
  4098ec:	cbnz	w0, 40991c <printf@plt+0x843c>
  4098f0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4098f4:	add	x1, x1, #0x1f8
  4098f8:	mov	x3, x1
  4098fc:	mov	x2, x1
  409900:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409904:	add	x0, x0, #0x4e0
  409908:	bl	403bac <printf@plt+0x26cc>
  40990c:	mov	x21, x20
  409910:	b	4096cc <printf@plt+0x81ec>
  409914:	mov	x20, x21
  409918:	b	4098ec <printf@plt+0x840c>
  40991c:	strb	wzr, [x20], #1
  409920:	mov	x0, #0x18                  	// #24
  409924:	bl	4115e8 <_Znwm@@Base>
  409928:	mov	x19, x0
  40992c:	mov	x1, x21
  409930:	bl	40935c <printf@plt+0x7e7c>
  409934:	b	409660 <printf@plt+0x8180>
  409938:	ldrb	w0, [x22, #3]
  40993c:	cmp	w0, #0x0
  409940:	cinc	x21, x22, ne  // ne = any
  409944:	add	x21, x21, #0x3
  409948:	b	409774 <printf@plt+0x8294>
  40994c:	add	x21, x22, #0x3
  409950:	ldrb	w0, [x22, #3]
  409954:	cmp	w0, #0x5d
  409958:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40995c:	b.eq	409774 <printf@plt+0x8294>  // b.none
  409960:	ldrb	w0, [x21, #1]!
  409964:	cmp	w0, #0x5d
  409968:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40996c:	b.ne	409960 <printf@plt+0x8480>  // b.any
  409970:	b	409774 <printf@plt+0x8294>
  409974:	add	x21, x21, #0x1
  409978:	sub	x19, x21, x22
  40997c:	add	x0, x19, #0x1
  409980:	bl	401220 <_Znam@plt>
  409984:	mov	x20, x0
  409988:	mov	x2, x19
  40998c:	mov	x1, x22
  409990:	bl	401240 <memcpy@plt>
  409994:	strb	wzr, [x20, x19]
  409998:	mov	x0, #0x18                  	// #24
  40999c:	bl	4115e8 <_Znwm@@Base>
  4099a0:	mov	x19, x0
  4099a4:	mov	x1, x20
  4099a8:	bl	4065cc <printf@plt+0x50ec>
  4099ac:	b	409664 <printf@plt+0x8184>
  4099b0:	mov	x0, #0x18                  	// #24
  4099b4:	bl	4115e8 <_Znwm@@Base>
  4099b8:	mov	x19, x0
  4099bc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  4099c0:	add	x1, x1, #0x4f0
  4099c4:	bl	40935c <printf@plt+0x7e7c>
  4099c8:	b	409664 <printf@plt+0x8184>
  4099cc:	mov	x0, x21
  4099d0:	bl	401260 <strlen@plt>
  4099d4:	add	x21, x21, x0
  4099d8:	b	4096a0 <printf@plt+0x81c0>
  4099dc:	mov	x0, x23
  4099e0:	bl	4115e8 <_Znwm@@Base>
  4099e4:	mov	x20, x0
  4099e8:	mov	x1, #0x0                   	// #0
  4099ec:	bl	4065cc <printf@plt+0x50ec>
  4099f0:	b	409a08 <printf@plt+0x8528>
  4099f4:	ldrb	w0, [x21, #1]!
  4099f8:	cmp	w0, #0x27
  4099fc:	b.ne	409608 <printf@plt+0x8128>  // b.any
  409a00:	mov	x20, x19
  409a04:	cbz	x19, 4099dc <printf@plt+0x84fc>
  409a08:	mov	x0, x22
  409a0c:	bl	4115e8 <_Znwm@@Base>
  409a10:	mov	x19, x0
  409a14:	mov	x1, x20
  409a18:	bl	4093dc <printf@plt+0x7efc>
  409a1c:	b	4099f4 <printf@plt+0x8514>
  409a20:	mov	x22, x21
  409a24:	cbz	x19, 40961c <printf@plt+0x813c>
  409a28:	b	409608 <printf@plt+0x8128>
  409a2c:	cbz	x25, 4094f0 <printf@plt+0x8010>
  409a30:	mov	x0, #0x38                  	// #56
  409a34:	bl	4115e8 <_Znwm@@Base>
  409a38:	mov	x24, x0
  409a3c:	mov	x1, x25
  409a40:	bl	407490 <printf@plt+0x5fb0>
  409a44:	mov	x1, x19
  409a48:	mov	x0, x24
  409a4c:	bl	4073f0 <printf@plt+0x5f10>
  409a50:	mov	x22, x21
  409a54:	b	40961c <printf@plt+0x813c>
  409a58:	mov	x0, x26
  409a5c:	bl	4012c0 <free@plt>
  409a60:	cbz	x24, 409a84 <printf@plt+0x85a4>
  409a64:	ldp	x21, x22, [sp, #32]
  409a68:	ldp	x27, x28, [sp, #80]
  409a6c:	mov	x0, x24
  409a70:	ldp	x19, x20, [sp, #16]
  409a74:	ldp	x23, x24, [sp, #48]
  409a78:	ldp	x25, x26, [sp, #64]
  409a7c:	ldp	x29, x30, [sp], #112
  409a80:	ret
  409a84:	mov	x24, x25
  409a88:	cbz	x25, 409a98 <printf@plt+0x85b8>
  409a8c:	ldp	x21, x22, [sp, #32]
  409a90:	ldp	x27, x28, [sp, #80]
  409a94:	b	409a6c <printf@plt+0x858c>
  409a98:	ldp	x21, x22, [sp, #32]
  409a9c:	ldp	x27, x28, [sp, #80]
  409aa0:	b	409c90 <printf@plt+0x87b0>
  409aa4:	mov	x20, x0
  409aa8:	mov	x1, #0x18                  	// #24
  409aac:	mov	x0, x19
  409ab0:	bl	411658 <_ZdlPvm@@Base>
  409ab4:	mov	x0, x20
  409ab8:	bl	401480 <_Unwind_Resume@plt>
  409abc:	mov	x20, x0
  409ac0:	mov	x1, #0x18                  	// #24
  409ac4:	mov	x0, x19
  409ac8:	bl	411658 <_ZdlPvm@@Base>
  409acc:	mov	x0, x20
  409ad0:	bl	401480 <_Unwind_Resume@plt>
  409ad4:	mov	x20, x0
  409ad8:	mov	x1, #0x18                  	// #24
  409adc:	mov	x0, x19
  409ae0:	bl	411658 <_ZdlPvm@@Base>
  409ae4:	mov	x0, x20
  409ae8:	bl	401480 <_Unwind_Resume@plt>
  409aec:	mov	x20, x0
  409af0:	mov	x1, #0x18                  	// #24
  409af4:	mov	x0, x19
  409af8:	bl	411658 <_ZdlPvm@@Base>
  409afc:	mov	x0, x20
  409b00:	bl	401480 <_Unwind_Resume@plt>
  409b04:	mov	x20, x0
  409b08:	mov	x1, #0x18                  	// #24
  409b0c:	mov	x0, x19
  409b10:	bl	411658 <_ZdlPvm@@Base>
  409b14:	mov	x0, x20
  409b18:	bl	401480 <_Unwind_Resume@plt>
  409b1c:	mov	x20, x0
  409b20:	mov	x1, #0x18                  	// #24
  409b24:	mov	x0, x19
  409b28:	bl	411658 <_ZdlPvm@@Base>
  409b2c:	mov	x0, x20
  409b30:	bl	401480 <_Unwind_Resume@plt>
  409b34:	mov	x20, x0
  409b38:	mov	x1, #0x18                  	// #24
  409b3c:	mov	x0, x19
  409b40:	bl	411658 <_ZdlPvm@@Base>
  409b44:	mov	x0, x20
  409b48:	bl	401480 <_Unwind_Resume@plt>
  409b4c:	mov	x20, x0
  409b50:	mov	x1, #0x18                  	// #24
  409b54:	mov	x0, x19
  409b58:	bl	411658 <_ZdlPvm@@Base>
  409b5c:	mov	x0, x20
  409b60:	bl	401480 <_Unwind_Resume@plt>
  409b64:	mov	x20, x0
  409b68:	mov	x1, #0x18                  	// #24
  409b6c:	mov	x0, x19
  409b70:	bl	411658 <_ZdlPvm@@Base>
  409b74:	mov	x0, x20
  409b78:	bl	401480 <_Unwind_Resume@plt>
  409b7c:	mov	x20, x0
  409b80:	mov	x1, #0x18                  	// #24
  409b84:	mov	x0, x19
  409b88:	bl	411658 <_ZdlPvm@@Base>
  409b8c:	mov	x0, x20
  409b90:	bl	401480 <_Unwind_Resume@plt>
  409b94:	mov	x20, x0
  409b98:	mov	x1, #0x18                  	// #24
  409b9c:	mov	x0, x19
  409ba0:	bl	411658 <_ZdlPvm@@Base>
  409ba4:	mov	x0, x20
  409ba8:	bl	401480 <_Unwind_Resume@plt>
  409bac:	mov	x20, x0
  409bb0:	mov	x1, #0x18                  	// #24
  409bb4:	mov	x0, x19
  409bb8:	bl	411658 <_ZdlPvm@@Base>
  409bbc:	mov	x0, x20
  409bc0:	bl	401480 <_Unwind_Resume@plt>
  409bc4:	mov	x20, x0
  409bc8:	mov	x1, #0x18                  	// #24
  409bcc:	mov	x0, x19
  409bd0:	bl	411658 <_ZdlPvm@@Base>
  409bd4:	mov	x0, x20
  409bd8:	bl	401480 <_Unwind_Resume@plt>
  409bdc:	mov	x20, x0
  409be0:	mov	x1, #0x18                  	// #24
  409be4:	mov	x0, x19
  409be8:	bl	411658 <_ZdlPvm@@Base>
  409bec:	mov	x0, x20
  409bf0:	bl	401480 <_Unwind_Resume@plt>
  409bf4:	mov	x20, x0
  409bf8:	mov	x1, #0x18                  	// #24
  409bfc:	mov	x0, x19
  409c00:	bl	411658 <_ZdlPvm@@Base>
  409c04:	mov	x0, x20
  409c08:	bl	401480 <_Unwind_Resume@plt>
  409c0c:	mov	x20, x0
  409c10:	mov	x1, #0x18                  	// #24
  409c14:	mov	x0, x19
  409c18:	bl	411658 <_ZdlPvm@@Base>
  409c1c:	mov	x0, x20
  409c20:	bl	401480 <_Unwind_Resume@plt>
  409c24:	mov	x19, x0
  409c28:	mov	x1, #0x18                  	// #24
  409c2c:	mov	x0, x20
  409c30:	bl	411658 <_ZdlPvm@@Base>
  409c34:	mov	x0, x19
  409c38:	bl	401480 <_Unwind_Resume@plt>
  409c3c:	mov	x20, x0
  409c40:	mov	x1, #0x20                  	// #32
  409c44:	mov	x0, x19
  409c48:	bl	411658 <_ZdlPvm@@Base>
  409c4c:	mov	x0, x20
  409c50:	bl	401480 <_Unwind_Resume@plt>
  409c54:	mov	x19, x0
  409c58:	mov	x1, #0x38                  	// #56
  409c5c:	mov	x0, x24
  409c60:	bl	411658 <_ZdlPvm@@Base>
  409c64:	mov	x0, x19
  409c68:	bl	401480 <_Unwind_Resume@plt>
  409c6c:	stp	x21, x22, [sp, #32]
  409c70:	stp	x27, x28, [sp, #80]
  409c74:	mov	x19, x0
  409c78:	mov	x1, #0x18                  	// #24
  409c7c:	mov	x0, x24
  409c80:	bl	411658 <_ZdlPvm@@Base>
  409c84:	mov	x0, x19
  409c88:	bl	401480 <_Unwind_Resume@plt>
  409c8c:	bl	4012c0 <free@plt>
  409c90:	mov	x0, #0x18                  	// #24
  409c94:	bl	4115e8 <_Znwm@@Base>
  409c98:	mov	x24, x0
  409c9c:	mov	x1, #0x0                   	// #0
  409ca0:	bl	4065cc <printf@plt+0x50ec>
  409ca4:	b	409a6c <printf@plt+0x858c>
  409ca8:	stp	x29, x30, [sp, #-80]!
  409cac:	mov	x29, sp
  409cb0:	stp	x19, x20, [sp, #16]
  409cb4:	stp	x21, x22, [sp, #32]
  409cb8:	stp	x23, x24, [sp, #48]
  409cbc:	mov	x20, x0
  409cc0:	mov	x21, x1
  409cc4:	cbz	x1, 409d60 <printf@plt+0x8880>
  409cc8:	mov	x0, x20
  409ccc:	bl	4085a4 <printf@plt+0x70c4>
  409cd0:	mov	w23, w0
  409cd4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  409cd8:	ldr	x0, [x0, #1240]
  409cdc:	cbz	x0, 409d74 <printf@plt+0x8894>
  409ce0:	mov	x22, #0x0                   	// #0
  409ce4:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  409ce8:	add	x19, x19, #0x488
  409cec:	add	x19, x19, #0x50
  409cf0:	mov	w24, w22
  409cf4:	mov	x1, x20
  409cf8:	bl	401400 <strcmp@plt>
  409cfc:	cbz	w0, 409d10 <printf@plt+0x8830>
  409d00:	add	x22, x22, #0x1
  409d04:	ldr	x0, [x19, x22, lsl #3]
  409d08:	cbnz	x0, 409cf0 <printf@plt+0x8810>
  409d0c:	mov	w24, #0xffffffff            	// #-1
  409d10:	cmp	w23, #0x0
  409d14:	ccmp	w24, #0x0, #0x0, lt  // lt = tstop
  409d18:	b.lt	409d7c <printf@plt+0x889c>  // b.tstop
  409d1c:	mov	x0, x21
  409d20:	bl	4094a8 <printf@plt+0x7fc8>
  409d24:	mov	x19, x0
  409d28:	ldr	x1, [x0]
  409d2c:	ldr	x3, [x1, #96]
  409d30:	mov	w2, w24
  409d34:	mov	w1, w23
  409d38:	blr	x3
  409d3c:	ldr	x0, [x19]
  409d40:	ldr	x1, [x0, #16]
  409d44:	mov	x0, x19
  409d48:	blr	x1
  409d4c:	ldp	x19, x20, [sp, #16]
  409d50:	ldp	x21, x22, [sp, #32]
  409d54:	ldp	x23, x24, [sp, #48]
  409d58:	ldp	x29, x30, [sp], #80
  409d5c:	ret
  409d60:	adrp	x1, 416000 <_ZdlPvm@@Base+0x49a8>
  409d64:	add	x1, x1, #0x420
  409d68:	mov	w0, #0x2bb                 	// #699
  409d6c:	bl	40f9cc <printf@plt+0xe4ec>
  409d70:	b	409cc8 <printf@plt+0x87e8>
  409d74:	mov	w24, #0xffffffff            	// #-1
  409d78:	b	409d10 <printf@plt+0x8830>
  409d7c:	mov	x1, x20
  409d80:	add	x0, sp, #0x40
  409d84:	bl	40fe34 <printf@plt+0xe954>
  409d88:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  409d8c:	add	x2, x2, #0x1f8
  409d90:	mov	x3, x2
  409d94:	add	x1, sp, #0x40
  409d98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  409d9c:	add	x0, x0, #0x510
  409da0:	bl	4102e8 <printf@plt+0xee08>
  409da4:	cbz	x21, 409d4c <printf@plt+0x886c>
  409da8:	mov	x0, x21
  409dac:	bl	4013c0 <_ZdaPv@plt>
  409db0:	b	409d4c <printf@plt+0x886c>
  409db4:	stp	x29, x30, [sp, #-32]!
  409db8:	mov	x29, sp
  409dbc:	str	x19, [sp, #16]
  409dc0:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409dc4:	add	x19, x19, #0xe80
  409dc8:	add	x0, x19, #0x810
  409dcc:	bl	40fafc <printf@plt+0xe61c>
  409dd0:	mov	x0, x19
  409dd4:	add	x19, x19, #0x800
  409dd8:	str	wzr, [x0]
  409ddc:	str	wzr, [x0, #4]
  409de0:	add	x0, x0, #0x8
  409de4:	cmp	x0, x19
  409de8:	b.ne	409dd8 <printf@plt+0x88f8>  // b.any
  409dec:	adrp	x19, 435000 <stderr@@GLIBC_2.17+0x12a0>
  409df0:	add	x19, x19, #0xe80
  409df4:	add	x19, x19, #0x800
  409df8:	mov	x0, x19
  409dfc:	bl	408b78 <printf@plt+0x7698>
  409e00:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  409e04:	add	x2, x2, #0x170
  409e08:	mov	x1, x19
  409e0c:	adrp	x0, 408000 <printf@plt+0x6b20>
  409e10:	add	x0, x0, #0x60c
  409e14:	bl	4013a0 <__cxa_atexit@plt>
  409e18:	ldr	x19, [sp, #16]
  409e1c:	ldp	x29, x30, [sp], #32
  409e20:	ret
  409e24:	stp	x29, x30, [sp, #-16]!
  409e28:	mov	x29, sp
  409e2c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  409e30:	add	x1, x1, #0x8c8
  409e34:	str	x1, [x0]
  409e38:	bl	405f98 <printf@plt+0x4ab8>
  409e3c:	ldp	x29, x30, [sp], #16
  409e40:	ret
  409e44:	stp	x29, x30, [sp, #-32]!
  409e48:	mov	x29, sp
  409e4c:	str	x19, [sp, #16]
  409e50:	mov	x19, x0
  409e54:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  409e58:	add	x1, x1, #0x8c8
  409e5c:	str	x1, [x0]
  409e60:	bl	405f98 <printf@plt+0x4ab8>
  409e64:	mov	x1, #0x18                  	// #24
  409e68:	mov	x0, x19
  409e6c:	bl	411658 <_ZdlPvm@@Base>
  409e70:	ldr	x19, [sp, #16]
  409e74:	ldp	x29, x30, [sp], #32
  409e78:	ret
  409e7c:	stp	x29, x30, [sp, #-16]!
  409e80:	mov	x29, sp
  409e84:	ldr	x0, [x0, #16]
  409e88:	ldr	x1, [x0]
  409e8c:	ldr	x1, [x1, #80]
  409e90:	blr	x1
  409e94:	ldp	x29, x30, [sp], #16
  409e98:	ret
  409e9c:	stp	x29, x30, [sp, #-16]!
  409ea0:	mov	x29, sp
  409ea4:	ldr	x0, [x0, #16]
  409ea8:	ldr	x2, [x0]
  409eac:	ldr	x2, [x2, #104]
  409eb0:	and	w1, w1, #0xfffffffd
  409eb4:	blr	x2
  409eb8:	ldp	x29, x30, [sp], #16
  409ebc:	ret
  409ec0:	stp	x29, x30, [sp, #-32]!
  409ec4:	mov	x29, sp
  409ec8:	stp	x19, x20, [sp, #16]
  409ecc:	mov	x19, x0
  409ed0:	mov	w20, w1
  409ed4:	ldr	x0, [x0, #32]
  409ed8:	cbz	x0, 409eec <printf@plt+0x8a0c>
  409edc:	ldr	x1, [x0]
  409ee0:	ldr	x2, [x1, #112]
  409ee4:	add	w1, w20, #0x1
  409ee8:	blr	x2
  409eec:	ldr	x0, [x19, #24]
  409ef0:	cbz	x0, 409f04 <printf@plt+0x8a24>
  409ef4:	ldr	x1, [x0]
  409ef8:	ldr	x2, [x1, #112]
  409efc:	add	w1, w20, #0x1
  409f00:	blr	x2
  409f04:	ldr	x0, [x19, #16]
  409f08:	ldr	x1, [x0]
  409f0c:	ldr	x2, [x1, #112]
  409f10:	mov	w1, w20
  409f14:	blr	x2
  409f18:	ldp	x19, x20, [sp, #16]
  409f1c:	ldp	x29, x30, [sp], #32
  409f20:	ret
  409f24:	stp	x29, x30, [sp, #-32]!
  409f28:	mov	x29, sp
  409f2c:	str	x19, [sp, #16]
  409f30:	mov	x19, x0
  409f34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  409f38:	add	x0, x0, #0xee0
  409f3c:	str	x0, [x19]
  409f40:	ldr	x0, [x19, #24]
  409f44:	cbz	x0, 409f54 <printf@plt+0x8a74>
  409f48:	ldr	x1, [x0]
  409f4c:	ldr	x1, [x1, #16]
  409f50:	blr	x1
  409f54:	ldr	x0, [x19, #32]
  409f58:	cbz	x0, 409f68 <printf@plt+0x8a88>
  409f5c:	ldr	x1, [x0]
  409f60:	ldr	x1, [x1, #16]
  409f64:	blr	x1
  409f68:	mov	x0, x19
  409f6c:	bl	40656c <printf@plt+0x508c>
  409f70:	ldr	x19, [sp, #16]
  409f74:	ldp	x29, x30, [sp], #32
  409f78:	ret
  409f7c:	stp	x29, x30, [sp, #-32]!
  409f80:	mov	x29, sp
  409f84:	str	x19, [sp, #16]
  409f88:	mov	x19, x0
  409f8c:	bl	409f24 <printf@plt+0x8a44>
  409f90:	mov	x1, #0x28                  	// #40
  409f94:	mov	x0, x19
  409f98:	bl	411658 <_ZdlPvm@@Base>
  409f9c:	ldr	x19, [sp, #16]
  409fa0:	ldp	x29, x30, [sp], #32
  409fa4:	ret
  409fa8:	stp	x29, x30, [sp, #-32]!
  409fac:	mov	x29, sp
  409fb0:	str	x19, [sp, #16]
  409fb4:	mov	x19, x0
  409fb8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409fbc:	ldr	w0, [x0, #3440]
  409fc0:	cbnz	w0, 40a0cc <printf@plt+0x8bec>
  409fc4:	ldr	x0, [x19, #16]
  409fc8:	ldr	x1, [x0]
  409fcc:	ldr	x1, [x1, #48]
  409fd0:	blr	x1
  409fd4:	ldr	x0, [x19, #32]
  409fd8:	cbz	x0, 40a034 <printf@plt+0x8b54>
  409fdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  409fe0:	add	x0, x0, #0xb70
  409fe4:	bl	4014e0 <printf@plt>
  409fe8:	ldr	w1, [x19, #12]
  409fec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  409ff0:	add	x0, x0, #0xb78
  409ff4:	bl	4014e0 <printf@plt>
  409ff8:	ldr	w1, [x19, #12]
  409ffc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a000:	add	x0, x0, #0xb60
  40a004:	bl	4014e0 <printf@plt>
  40a008:	ldr	x0, [x19, #32]
  40a00c:	ldr	x1, [x0]
  40a010:	ldr	x1, [x1, #48]
  40a014:	blr	x1
  40a018:	ldr	w1, [x19, #12]
  40a01c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a020:	add	x0, x0, #0xbf8
  40a024:	bl	4014e0 <printf@plt>
  40a028:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a02c:	add	x0, x0, #0xf50
  40a030:	bl	4014e0 <printf@plt>
  40a034:	ldr	x0, [x19, #24]
  40a038:	cbz	x0, 40a0a8 <printf@plt+0x8bc8>
  40a03c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a040:	add	x0, x0, #0xb70
  40a044:	bl	4014e0 <printf@plt>
  40a048:	ldr	w1, [x19, #12]
  40a04c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a050:	add	x0, x0, #0xbb8
  40a054:	bl	4014e0 <printf@plt>
  40a058:	ldr	w1, [x19, #12]
  40a05c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a060:	add	x0, x0, #0xb60
  40a064:	bl	4014e0 <printf@plt>
  40a068:	ldr	x0, [x19, #16]
  40a06c:	ldr	w1, [x0, #12]
  40a070:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a074:	add	x0, x0, #0xb78
  40a078:	bl	4014e0 <printf@plt>
  40a07c:	ldr	x0, [x19, #24]
  40a080:	ldr	x1, [x0]
  40a084:	ldr	x1, [x1, #48]
  40a088:	blr	x1
  40a08c:	ldr	w1, [x19, #12]
  40a090:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a094:	add	x0, x0, #0xbf8
  40a098:	bl	4014e0 <printf@plt>
  40a09c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a0a0:	add	x0, x0, #0xf50
  40a0a4:	bl	4014e0 <printf@plt>
  40a0a8:	ldr	x0, [x19, #16]
  40a0ac:	ldr	w2, [x0, #12]
  40a0b0:	ldr	w1, [x19, #12]
  40a0b4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a0b8:	add	x0, x0, #0xb88
  40a0bc:	bl	4014e0 <printf@plt>
  40a0c0:	ldr	x19, [sp, #16]
  40a0c4:	ldp	x29, x30, [sp], #32
  40a0c8:	ret
  40a0cc:	cmp	w0, #0x1
  40a0d0:	b.ne	40a0c0 <printf@plt+0x8be0>  // b.any
  40a0d4:	ldr	x0, [x19, #32]
  40a0d8:	cbz	x0, 40a16c <printf@plt+0x8c8c>
  40a0dc:	ldr	x0, [x19, #24]
  40a0e0:	cbz	x0, 40a130 <printf@plt+0x8c50>
  40a0e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a0e8:	add	x0, x0, #0xba0
  40a0ec:	bl	4014e0 <printf@plt>
  40a0f0:	ldr	x0, [x19, #16]
  40a0f4:	ldr	x1, [x0]
  40a0f8:	ldr	x1, [x1, #48]
  40a0fc:	blr	x1
  40a100:	ldr	x0, [x19, #24]
  40a104:	ldr	x1, [x0]
  40a108:	ldr	x1, [x1, #48]
  40a10c:	blr	x1
  40a110:	ldr	x0, [x19, #32]
  40a114:	ldr	x1, [x0]
  40a118:	ldr	x1, [x1, #48]
  40a11c:	blr	x1
  40a120:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a124:	add	x0, x0, #0xbb0
  40a128:	bl	4014e0 <printf@plt>
  40a12c:	b	40a0c0 <printf@plt+0x8be0>
  40a130:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a134:	add	x0, x0, #0xbc0
  40a138:	bl	4014e0 <printf@plt>
  40a13c:	ldr	x0, [x19, #16]
  40a140:	ldr	x1, [x0]
  40a144:	ldr	x1, [x1, #48]
  40a148:	blr	x1
  40a14c:	ldr	x0, [x19, #32]
  40a150:	ldr	x1, [x0]
  40a154:	ldr	x1, [x1, #48]
  40a158:	blr	x1
  40a15c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a160:	add	x0, x0, #0xbc8
  40a164:	bl	4014e0 <printf@plt>
  40a168:	b	40a0c0 <printf@plt+0x8be0>
  40a16c:	ldr	x0, [x19, #24]
  40a170:	cbz	x0, 40a0c0 <printf@plt+0x8be0>
  40a174:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a178:	add	x0, x0, #0xbd0
  40a17c:	bl	4014e0 <printf@plt>
  40a180:	ldr	x0, [x19, #16]
  40a184:	ldr	x1, [x0]
  40a188:	ldr	x1, [x1, #48]
  40a18c:	blr	x1
  40a190:	ldr	x0, [x19, #24]
  40a194:	ldr	x1, [x0]
  40a198:	ldr	x1, [x1, #48]
  40a19c:	blr	x1
  40a1a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a1a4:	add	x0, x0, #0xbd8
  40a1a8:	bl	4014e0 <printf@plt>
  40a1ac:	b	40a0c0 <printf@plt+0x8be0>
  40a1b0:	stp	x29, x30, [sp, #-64]!
  40a1b4:	mov	x29, sp
  40a1b8:	stp	x19, x20, [sp, #16]
  40a1bc:	stp	x21, x22, [sp, #32]
  40a1c0:	str	x23, [sp, #48]
  40a1c4:	mov	x19, x0
  40a1c8:	mov	w20, w1
  40a1cc:	ldr	x0, [x0, #16]
  40a1d0:	ldr	x2, [x0]
  40a1d4:	ldr	x2, [x2, #24]
  40a1d8:	blr	x2
  40a1dc:	mov	w21, w0
  40a1e0:	ldr	x0, [x19, #16]
  40a1e4:	ldr	x1, [x0]
  40a1e8:	ldr	x1, [x1, #32]
  40a1ec:	blr	x1
  40a1f0:	ldr	w1, [x19, #12]
  40a1f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a1f8:	add	x0, x0, #0xc90
  40a1fc:	bl	4014e0 <printf@plt>
  40a200:	cmp	w20, #0x1
  40a204:	b.gt	40a214 <printf@plt+0x8d34>
  40a208:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a20c:	ldr	w0, [x0, #3476]
  40a210:	cbnz	w0, 40a218 <printf@plt+0x8d38>
  40a214:	bl	405f0c <printf@plt+0x4a2c>
  40a218:	ldr	w1, [x19, #12]
  40a21c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a220:	add	x0, x0, #0xca8
  40a224:	bl	4014e0 <printf@plt>
  40a228:	ldr	x22, [x19, #24]
  40a22c:	cbz	x22, 40a250 <printf@plt+0x8d70>
  40a230:	ldr	x0, [x22]
  40a234:	ldr	x23, [x0, #24]
  40a238:	mov	w0, w20
  40a23c:	bl	405b58 <printf@plt+0x4678>
  40a240:	bl	405b68 <printf@plt+0x4688>
  40a244:	mov	w1, w0
  40a248:	mov	x0, x22
  40a24c:	blr	x23
  40a250:	ldr	x22, [x19, #32]
  40a254:	cbz	x22, 40a274 <printf@plt+0x8d94>
  40a258:	ldr	x0, [x22]
  40a25c:	ldr	x23, [x0, #24]
  40a260:	mov	w0, w20
  40a264:	bl	405b58 <printf@plt+0x4678>
  40a268:	mov	w1, w0
  40a26c:	mov	x0, x22
  40a270:	blr	x23
  40a274:	ldr	x0, [x19, #16]
  40a278:	ldr	x1, [x0]
  40a27c:	ldr	x1, [x1, #72]
  40a280:	blr	x1
  40a284:	cbz	w0, 40a2d8 <printf@plt+0x8df8>
  40a288:	ldr	w1, [x19, #12]
  40a28c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a290:	add	x0, x0, #0xbe0
  40a294:	bl	4014e0 <printf@plt>
  40a298:	ldr	w1, [x19, #12]
  40a29c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a2a0:	add	x0, x0, #0xbf0
  40a2a4:	bl	4014e0 <printf@plt>
  40a2a8:	ldr	w1, [x19, #12]
  40a2ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a2b0:	add	x0, x0, #0xce0
  40a2b4:	bl	4014e0 <printf@plt>
  40a2b8:	ldr	x0, [x19, #32]
  40a2bc:	cbz	x0, 40a31c <printf@plt+0x8e3c>
  40a2c0:	cmp	w20, #0x3
  40a2c4:	b.eq	40a368 <printf@plt+0x8e88>  // b.none
  40a2c8:	tbz	w20, #0, 40a55c <printf@plt+0x907c>
  40a2cc:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a2d0:	ldr	w3, [x1, #1104]
  40a2d4:	b	40a370 <printf@plt+0x8e90>
  40a2d8:	ldr	x0, [x19, #16]
  40a2dc:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a2e0:	ldr	w3, [x1, #1084]
  40a2e4:	ldr	w2, [x0, #12]
  40a2e8:	ldr	w1, [x19, #12]
  40a2ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a2f0:	add	x0, x0, #0xc00
  40a2f4:	bl	4014e0 <printf@plt>
  40a2f8:	ldr	x0, [x19, #16]
  40a2fc:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a300:	ldr	w3, [x1, #1080]
  40a304:	ldr	w2, [x0, #12]
  40a308:	ldr	w1, [x19, #12]
  40a30c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a310:	add	x0, x0, #0xc20
  40a314:	bl	4014e0 <printf@plt>
  40a318:	b	40a2a8 <printf@plt+0x8dc8>
  40a31c:	ldr	x0, [x19, #24]
  40a320:	cbz	x0, 40a354 <printf@plt+0x8e74>
  40a324:	ldr	w1, [x19, #12]
  40a328:	ldr	x0, [x19, #24]
  40a32c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40a330:	ldr	w5, [x2, #1076]
  40a334:	ldr	w4, [x0, #12]
  40a338:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40a33c:	ldr	w3, [x0, #1092]
  40a340:	mov	w2, w1
  40a344:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a348:	add	x0, x0, #0xc58
  40a34c:	bl	4014e0 <printf@plt>
  40a350:	b	40a448 <printf@plt+0x8f68>
  40a354:	adrp	x1, 417000 <_ZdlPvm@@Base+0x59a8>
  40a358:	add	x1, x1, #0xc38
  40a35c:	mov	w0, #0x60                  	// #96
  40a360:	bl	40f9cc <printf@plt+0xe4ec>
  40a364:	b	40a324 <printf@plt+0x8e44>
  40a368:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a36c:	ldr	w3, [x1, #1108]
  40a370:	ldr	w1, [x19, #12]
  40a374:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40a378:	ldr	w5, [x2, #1076]
  40a37c:	ldr	w4, [x0, #12]
  40a380:	mov	w2, w1
  40a384:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a388:	add	x0, x0, #0xc88
  40a38c:	bl	4014e0 <printf@plt>
  40a390:	ldr	x0, [x19, #24]
  40a394:	cbz	x0, 40a448 <printf@plt+0x8f68>
  40a398:	ldr	w1, [x19, #12]
  40a39c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40a3a0:	ldr	w3, [x0, #1088]
  40a3a4:	mov	w2, w1
  40a3a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a3ac:	add	x0, x0, #0xcb8
  40a3b0:	bl	4014e0 <printf@plt>
  40a3b4:	ldr	w2, [x19, #12]
  40a3b8:	ldr	x1, [x19, #24]
  40a3bc:	ldr	x0, [x19, #32]
  40a3c0:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40a3c4:	ldr	w5, [x3, #1096]
  40a3c8:	mov	w4, w2
  40a3cc:	ldr	w3, [x1, #12]
  40a3d0:	ldr	w1, [x0, #12]
  40a3d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a3d8:	add	x0, x0, #0xcd0
  40a3dc:	bl	4014e0 <printf@plt>
  40a3e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a3e4:	add	x0, x0, #0xd08
  40a3e8:	bl	4014e0 <printf@plt>
  40a3ec:	ldr	w1, [x19, #12]
  40a3f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a3f4:	add	x0, x0, #0xd20
  40a3f8:	bl	4014e0 <printf@plt>
  40a3fc:	ldr	x0, [x19, #32]
  40a400:	ldr	w3, [x0, #12]
  40a404:	ldr	w2, [x19, #12]
  40a408:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40a40c:	ldr	w1, [x0, #1076]
  40a410:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a414:	add	x0, x0, #0xd38
  40a418:	bl	4014e0 <printf@plt>
  40a41c:	ldr	w1, [x19, #12]
  40a420:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a424:	add	x0, x0, #0xd68
  40a428:	bl	4014e0 <printf@plt>
  40a42c:	ldr	w1, [x19, #12]
  40a430:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a434:	add	x0, x0, #0xd80
  40a438:	bl	4014e0 <printf@plt>
  40a43c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a440:	add	x0, x0, #0xd98
  40a444:	bl	401250 <puts@plt>
  40a448:	ldr	x0, [x19, #16]
  40a44c:	ldr	w2, [x0, #12]
  40a450:	ldr	w1, [x19, #12]
  40a454:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a458:	add	x0, x0, #0xd40
  40a45c:	bl	4014e0 <printf@plt>
  40a460:	ldr	x0, [x19, #24]
  40a464:	cbz	x0, 40a58c <printf@plt+0x90ac>
  40a468:	ldr	x1, [x19, #32]
  40a46c:	cbz	x1, 40a568 <printf@plt+0x9088>
  40a470:	ldr	x2, [x19, #16]
  40a474:	adrp	x3, 432000 <_Znam@GLIBCXX_3.4>
  40a478:	ldr	w4, [x3, #1136]
  40a47c:	ldr	w3, [x1, #12]
  40a480:	ldr	w2, [x2, #12]
  40a484:	ldr	w1, [x0, #12]
  40a488:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a48c:	add	x0, x0, #0xda0
  40a490:	bl	4014e0 <printf@plt>
  40a494:	ldr	x0, [x19, #16]
  40a498:	ldr	w2, [x0, #12]
  40a49c:	ldr	w1, [x19, #12]
  40a4a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a4a4:	add	x0, x0, #0xe08
  40a4a8:	bl	4014e0 <printf@plt>
  40a4ac:	ldr	x0, [x19, #32]
  40a4b0:	cbz	x0, 40a4c8 <printf@plt+0x8fe8>
  40a4b4:	ldr	w2, [x0, #12]
  40a4b8:	ldr	w1, [x19, #12]
  40a4bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a4c0:	add	x0, x0, #0xe20
  40a4c4:	bl	4014e0 <printf@plt>
  40a4c8:	ldr	x0, [x19, #24]
  40a4cc:	cbz	x0, 40a4e4 <printf@plt+0x9004>
  40a4d0:	ldr	w2, [x0, #12]
  40a4d4:	ldr	w1, [x19, #12]
  40a4d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a4dc:	add	x0, x0, #0xe38
  40a4e0:	bl	4014e0 <printf@plt>
  40a4e4:	mov	w0, #0xa                   	// #10
  40a4e8:	bl	401320 <putchar@plt>
  40a4ec:	ldr	x0, [x19, #16]
  40a4f0:	ldr	w2, [x0, #12]
  40a4f4:	ldr	w1, [x19, #12]
  40a4f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a4fc:	add	x0, x0, #0xe50
  40a500:	bl	4014e0 <printf@plt>
  40a504:	ldr	x0, [x19, #24]
  40a508:	cbz	x0, 40a520 <printf@plt+0x9040>
  40a50c:	ldr	w2, [x0, #12]
  40a510:	ldr	w1, [x19, #12]
  40a514:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a518:	add	x0, x0, #0xe68
  40a51c:	bl	4014e0 <printf@plt>
  40a520:	ldr	x0, [x19, #32]
  40a524:	cbz	x0, 40a53c <printf@plt+0x905c>
  40a528:	ldr	w2, [x0, #12]
  40a52c:	ldr	w1, [x19, #12]
  40a530:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a534:	add	x0, x0, #0xe80
  40a538:	bl	4014e0 <printf@plt>
  40a53c:	mov	w0, #0xa                   	// #10
  40a540:	bl	401320 <putchar@plt>
  40a544:	mov	w0, w21
  40a548:	ldp	x19, x20, [sp, #16]
  40a54c:	ldp	x21, x22, [sp, #32]
  40a550:	ldr	x23, [sp, #48]
  40a554:	ldp	x29, x30, [sp], #64
  40a558:	ret
  40a55c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a560:	ldr	w3, [x1, #1100]
  40a564:	b	40a370 <printf@plt+0x8e90>
  40a568:	ldr	x1, [x19, #16]
  40a56c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40a570:	ldr	w3, [x2, #1136]
  40a574:	ldr	w2, [x1, #12]
  40a578:	ldr	w1, [x0, #12]
  40a57c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a580:	add	x0, x0, #0xdd0
  40a584:	bl	4014e0 <printf@plt>
  40a588:	b	40a494 <printf@plt+0x8fb4>
  40a58c:	ldr	x0, [x19, #32]
  40a590:	cbz	x0, 40a5b0 <printf@plt+0x90d0>
  40a594:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40a598:	ldr	w2, [x1, #1136]
  40a59c:	ldr	w1, [x0, #12]
  40a5a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a5a4:	add	x0, x0, #0xdf0
  40a5a8:	bl	4014e0 <printf@plt>
  40a5ac:	b	40a494 <printf@plt+0x8fb4>
  40a5b0:	mov	w0, #0xa                   	// #10
  40a5b4:	bl	401320 <putchar@plt>
  40a5b8:	b	40a494 <printf@plt+0x8fb4>
  40a5bc:	stp	x29, x30, [sp, #-32]!
  40a5c0:	mov	x29, sp
  40a5c4:	stp	x19, x20, [sp, #16]
  40a5c8:	mov	x19, x0
  40a5cc:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a5d0:	ldr	x3, [x20, #3424]
  40a5d4:	mov	x2, #0x2                   	// #2
  40a5d8:	mov	x1, #0x1                   	// #1
  40a5dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40a5e0:	add	x0, x0, #0x6d8
  40a5e4:	bl	401470 <fwrite@plt>
  40a5e8:	ldr	x0, [x19, #16]
  40a5ec:	ldr	x1, [x0]
  40a5f0:	ldr	x1, [x1]
  40a5f4:	blr	x1
  40a5f8:	ldr	x3, [x20, #3424]
  40a5fc:	mov	x2, #0x2                   	// #2
  40a600:	mov	x1, #0x1                   	// #1
  40a604:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40a608:	add	x0, x0, #0x510
  40a60c:	bl	401470 <fwrite@plt>
  40a610:	ldr	x0, [x19, #24]
  40a614:	cbz	x0, 40a658 <printf@plt+0x9178>
  40a618:	ldr	x3, [x20, #3424]
  40a61c:	mov	x2, #0x7                   	// #7
  40a620:	mov	x1, #0x1                   	// #1
  40a624:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a628:	add	x0, x0, #0xe98
  40a62c:	bl	401470 <fwrite@plt>
  40a630:	ldr	x0, [x19, #24]
  40a634:	ldr	x1, [x0]
  40a638:	ldr	x1, [x1]
  40a63c:	blr	x1
  40a640:	ldr	x3, [x20, #3424]
  40a644:	mov	x2, #0x2                   	// #2
  40a648:	mov	x1, #0x1                   	// #1
  40a64c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40a650:	add	x0, x0, #0x510
  40a654:	bl	401470 <fwrite@plt>
  40a658:	ldr	x0, [x19, #32]
  40a65c:	cbz	x0, 40a6a4 <printf@plt+0x91c4>
  40a660:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a664:	ldr	x3, [x20, #3424]
  40a668:	mov	x2, #0x7                   	// #7
  40a66c:	mov	x1, #0x1                   	// #1
  40a670:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a674:	add	x0, x0, #0xea0
  40a678:	bl	401470 <fwrite@plt>
  40a67c:	ldr	x0, [x19, #32]
  40a680:	ldr	x1, [x0]
  40a684:	ldr	x1, [x1]
  40a688:	blr	x1
  40a68c:	ldr	x3, [x20, #3424]
  40a690:	mov	x2, #0x2                   	// #2
  40a694:	mov	x1, #0x1                   	// #1
  40a698:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40a69c:	add	x0, x0, #0x510
  40a6a0:	bl	401470 <fwrite@plt>
  40a6a4:	ldp	x19, x20, [sp, #16]
  40a6a8:	ldp	x29, x30, [sp], #32
  40a6ac:	ret
  40a6b0:	stp	x29, x30, [sp, #-64]!
  40a6b4:	mov	x29, sp
  40a6b8:	stp	x19, x20, [sp, #16]
  40a6bc:	stp	x21, x22, [sp, #32]
  40a6c0:	mov	x20, x0
  40a6c4:	mov	x21, x1
  40a6c8:	mov	x22, x2
  40a6cc:	ldr	x3, [x0]
  40a6d0:	ldr	x3, [x3, #56]
  40a6d4:	blr	x3
  40a6d8:	cbz	x0, 40a720 <printf@plt+0x9240>
  40a6dc:	str	x23, [sp, #48]
  40a6e0:	mov	x19, x0
  40a6e4:	ldrsw	x20, [x0, #40]
  40a6e8:	lsl	x20, x20, #3
  40a6ec:	sub	x20, x20, #0x8
  40a6f0:	ldr	x23, [x0, #32]
  40a6f4:	mov	x2, x22
  40a6f8:	mov	x1, x21
  40a6fc:	ldr	x0, [x23, x20]
  40a700:	bl	40a6b0 <printf@plt+0x91d0>
  40a704:	str	x0, [x23, x20]
  40a708:	ldr	x23, [sp, #48]
  40a70c:	mov	x0, x19
  40a710:	ldp	x19, x20, [sp, #16]
  40a714:	ldp	x21, x22, [sp, #32]
  40a718:	ldp	x29, x30, [sp], #64
  40a71c:	ret
  40a720:	mov	x0, #0x28                  	// #40
  40a724:	bl	4115e8 <_Znwm@@Base>
  40a728:	mov	x19, x0
  40a72c:	mov	x1, x20
  40a730:	bl	406530 <printf@plt+0x5050>
  40a734:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a738:	add	x0, x0, #0xee0
  40a73c:	str	x0, [x19]
  40a740:	str	x21, [x19, #24]
  40a744:	str	x22, [x19, #32]
  40a748:	b	40a70c <printf@plt+0x922c>
  40a74c:	str	x23, [sp, #48]
  40a750:	mov	x20, x0
  40a754:	mov	x1, #0x28                  	// #40
  40a758:	mov	x0, x19
  40a75c:	bl	411658 <_ZdlPvm@@Base>
  40a760:	mov	x0, x20
  40a764:	bl	401480 <_Unwind_Resume@plt>
  40a768:	stp	x29, x30, [sp, #-48]!
  40a76c:	mov	x29, sp
  40a770:	stp	x19, x20, [sp, #16]
  40a774:	str	x21, [sp, #32]
  40a778:	mov	x19, x0
  40a77c:	mov	x21, x2
  40a780:	mov	x20, x3
  40a784:	bl	406530 <printf@plt+0x5050>
  40a788:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a78c:	add	x0, x0, #0xee0
  40a790:	str	x0, [x19]
  40a794:	str	x21, [x19, #24]
  40a798:	str	x20, [x19, #32]
  40a79c:	ldp	x19, x20, [sp, #16]
  40a7a0:	ldr	x21, [sp, #32]
  40a7a4:	ldp	x29, x30, [sp], #48
  40a7a8:	ret
  40a7ac:	stp	x29, x30, [sp, #-16]!
  40a7b0:	mov	x29, sp
  40a7b4:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40a7b8:	add	x0, x0, #0x698
  40a7bc:	bl	40fafc <printf@plt+0xe61c>
  40a7c0:	ldp	x29, x30, [sp], #16
  40a7c4:	ret
  40a7c8:	stp	x29, x30, [sp, #-16]!
  40a7cc:	mov	x29, sp
  40a7d0:	ldr	x0, [x0, #16]
  40a7d4:	ldr	x1, [x0]
  40a7d8:	ldr	x1, [x1, #48]
  40a7dc:	blr	x1
  40a7e0:	ldp	x29, x30, [sp], #16
  40a7e4:	ret
  40a7e8:	stp	x29, x30, [sp, #-16]!
  40a7ec:	mov	x29, sp
  40a7f0:	ldr	x0, [x0, #16]
  40a7f4:	ldr	x1, [x0]
  40a7f8:	ldr	x1, [x1, #48]
  40a7fc:	blr	x1
  40a800:	ldp	x29, x30, [sp], #16
  40a804:	ret
  40a808:	stp	x29, x30, [sp, #-32]!
  40a80c:	mov	x29, sp
  40a810:	str	x19, [sp, #16]
  40a814:	mov	x19, x0
  40a818:	ldr	x0, [x0, #16]
  40a81c:	ldr	x2, [x0]
  40a820:	ldr	x2, [x2, #24]
  40a824:	blr	x2
  40a828:	cbnz	w0, 40a890 <printf@plt+0x93b0>
  40a82c:	ldr	x0, [x19, #16]
  40a830:	ldr	w2, [x0, #12]
  40a834:	ldr	w1, [x19, #12]
  40a838:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a83c:	add	x0, x0, #0xec0
  40a840:	bl	4014e0 <printf@plt>
  40a844:	ldr	x0, [x19, #16]
  40a848:	ldr	w2, [x0, #12]
  40a84c:	ldr	w1, [x19, #12]
  40a850:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a854:	add	x0, x0, #0xed8
  40a858:	bl	4014e0 <printf@plt>
  40a85c:	ldr	x0, [x19, #16]
  40a860:	ldr	w2, [x0, #12]
  40a864:	ldr	w1, [x19, #12]
  40a868:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a86c:	add	x0, x0, #0xef0
  40a870:	bl	4014e0 <printf@plt>
  40a874:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a878:	add	x0, x0, #0xf58
  40a87c:	bl	401250 <puts@plt>
  40a880:	mov	w0, #0x1                   	// #1
  40a884:	ldr	x19, [sp, #16]
  40a888:	ldp	x29, x30, [sp], #32
  40a88c:	ret
  40a890:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40a894:	add	x1, x1, #0x1f8
  40a898:	mov	x3, x1
  40a89c:	mov	x2, x1
  40a8a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a8a4:	add	x0, x0, #0xcc0
  40a8a8:	bl	4102e8 <printf@plt+0xee08>
  40a8ac:	b	40a82c <printf@plt+0x934c>
  40a8b0:	stp	x29, x30, [sp, #-32]!
  40a8b4:	mov	x29, sp
  40a8b8:	str	x19, [sp, #16]
  40a8bc:	mov	x19, x0
  40a8c0:	ldr	x0, [x0, #16]
  40a8c4:	ldr	x2, [x0]
  40a8c8:	ldr	x2, [x2, #24]
  40a8cc:	blr	x2
  40a8d0:	cbnz	w0, 40a938 <printf@plt+0x9458>
  40a8d4:	ldr	x0, [x19, #16]
  40a8d8:	ldr	w2, [x0, #12]
  40a8dc:	ldr	w1, [x19, #12]
  40a8e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a8e4:	add	x0, x0, #0xec0
  40a8e8:	bl	4014e0 <printf@plt>
  40a8ec:	ldr	x0, [x19, #16]
  40a8f0:	ldr	w2, [x0, #12]
  40a8f4:	ldr	w1, [x19, #12]
  40a8f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a8fc:	add	x0, x0, #0xed8
  40a900:	bl	4014e0 <printf@plt>
  40a904:	ldr	x0, [x19, #16]
  40a908:	ldr	w2, [x0, #12]
  40a90c:	ldr	w1, [x19, #12]
  40a910:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40a914:	add	x0, x0, #0xef0
  40a918:	bl	4014e0 <printf@plt>
  40a91c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a920:	add	x0, x0, #0xf58
  40a924:	bl	401250 <puts@plt>
  40a928:	mov	w0, #0x2                   	// #2
  40a92c:	ldr	x19, [sp, #16]
  40a930:	ldp	x29, x30, [sp], #32
  40a934:	ret
  40a938:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40a93c:	add	x1, x1, #0x1f8
  40a940:	mov	x3, x1
  40a944:	mov	x2, x1
  40a948:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40a94c:	add	x0, x0, #0xcc0
  40a950:	bl	4102e8 <printf@plt+0xee08>
  40a954:	b	40a8d4 <printf@plt+0x93f4>
  40a958:	stp	x29, x30, [sp, #-32]!
  40a95c:	mov	x29, sp
  40a960:	stp	x19, x20, [sp, #16]
  40a964:	mov	x19, x0
  40a968:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a96c:	ldr	x3, [x20, #3424]
  40a970:	mov	x2, #0x7                   	// #7
  40a974:	mov	x1, #0x1                   	// #1
  40a978:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a97c:	add	x0, x0, #0xf68
  40a980:	bl	401470 <fwrite@plt>
  40a984:	ldr	x0, [x19, #16]
  40a988:	ldr	x1, [x0]
  40a98c:	ldr	x1, [x1]
  40a990:	blr	x1
  40a994:	ldr	x3, [x20, #3424]
  40a998:	mov	x2, #0x2                   	// #2
  40a99c:	mov	x1, #0x1                   	// #1
  40a9a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40a9a4:	add	x0, x0, #0x510
  40a9a8:	bl	401470 <fwrite@plt>
  40a9ac:	ldp	x19, x20, [sp, #16]
  40a9b0:	ldp	x29, x30, [sp], #32
  40a9b4:	ret
  40a9b8:	stp	x29, x30, [sp, #-32]!
  40a9bc:	mov	x29, sp
  40a9c0:	stp	x19, x20, [sp, #16]
  40a9c4:	mov	x19, x0
  40a9c8:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a9cc:	ldr	x3, [x20, #3424]
  40a9d0:	mov	x2, #0x9                   	// #9
  40a9d4:	mov	x1, #0x1                   	// #1
  40a9d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40a9dc:	add	x0, x0, #0xf70
  40a9e0:	bl	401470 <fwrite@plt>
  40a9e4:	ldr	x0, [x19, #16]
  40a9e8:	ldr	x1, [x0]
  40a9ec:	ldr	x1, [x1]
  40a9f0:	blr	x1
  40a9f4:	ldr	x3, [x20, #3424]
  40a9f8:	mov	x2, #0x2                   	// #2
  40a9fc:	mov	x1, #0x1                   	// #1
  40aa00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40aa04:	add	x0, x0, #0x510
  40aa08:	bl	401470 <fwrite@plt>
  40aa0c:	ldp	x19, x20, [sp, #16]
  40aa10:	ldp	x29, x30, [sp], #32
  40aa14:	ret
  40aa18:	stp	x29, x30, [sp, #-32]!
  40aa1c:	mov	x29, sp
  40aa20:	str	x19, [sp, #16]
  40aa24:	mov	x19, x0
  40aa28:	bl	406530 <printf@plt+0x5050>
  40aa2c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40aa30:	add	x0, x0, #0xfe0
  40aa34:	str	x0, [x19]
  40aa38:	ldr	x19, [sp, #16]
  40aa3c:	ldp	x29, x30, [sp], #32
  40aa40:	ret
  40aa44:	stp	x29, x30, [sp, #-32]!
  40aa48:	mov	x29, sp
  40aa4c:	stp	x19, x20, [sp, #16]
  40aa50:	mov	x20, x0
  40aa54:	ldr	x1, [x0]
  40aa58:	ldr	x1, [x1, #56]
  40aa5c:	blr	x1
  40aa60:	cbz	x0, 40aa88 <printf@plt+0x95a8>
  40aa64:	mov	x19, x0
  40aa68:	ldr	x20, [x0, #32]
  40aa6c:	ldr	x0, [x20]
  40aa70:	bl	40aa44 <printf@plt+0x9564>
  40aa74:	str	x0, [x20]
  40aa78:	mov	x0, x19
  40aa7c:	ldp	x19, x20, [sp, #16]
  40aa80:	ldp	x29, x30, [sp], #32
  40aa84:	ret
  40aa88:	mov	x0, #0x18                  	// #24
  40aa8c:	bl	4115e8 <_Znwm@@Base>
  40aa90:	mov	x19, x0
  40aa94:	mov	x1, x20
  40aa98:	bl	40aa18 <printf@plt+0x9538>
  40aa9c:	b	40aa78 <printf@plt+0x9598>
  40aaa0:	mov	x20, x0
  40aaa4:	mov	x1, #0x18                  	// #24
  40aaa8:	mov	x0, x19
  40aaac:	bl	411658 <_ZdlPvm@@Base>
  40aab0:	mov	x0, x20
  40aab4:	bl	401480 <_Unwind_Resume@plt>
  40aab8:	stp	x29, x30, [sp, #-32]!
  40aabc:	mov	x29, sp
  40aac0:	str	x19, [sp, #16]
  40aac4:	mov	x19, x0
  40aac8:	bl	406530 <printf@plt+0x5050>
  40aacc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40aad0:	add	x0, x0, #0x68
  40aad4:	str	x0, [x19]
  40aad8:	ldr	x19, [sp, #16]
  40aadc:	ldp	x29, x30, [sp], #32
  40aae0:	ret
  40aae4:	stp	x29, x30, [sp, #-32]!
  40aae8:	mov	x29, sp
  40aaec:	stp	x19, x20, [sp, #16]
  40aaf0:	mov	x20, x0
  40aaf4:	ldr	x1, [x0]
  40aaf8:	ldr	x1, [x1, #56]
  40aafc:	blr	x1
  40ab00:	cbz	x0, 40ab28 <printf@plt+0x9648>
  40ab04:	mov	x19, x0
  40ab08:	ldr	x20, [x0, #32]
  40ab0c:	ldr	x0, [x20]
  40ab10:	bl	40aae4 <printf@plt+0x9604>
  40ab14:	str	x0, [x20]
  40ab18:	mov	x0, x19
  40ab1c:	ldp	x19, x20, [sp, #16]
  40ab20:	ldp	x29, x30, [sp], #32
  40ab24:	ret
  40ab28:	mov	x0, #0x18                  	// #24
  40ab2c:	bl	4115e8 <_Znwm@@Base>
  40ab30:	mov	x19, x0
  40ab34:	mov	x1, x20
  40ab38:	bl	40aab8 <printf@plt+0x95d8>
  40ab3c:	b	40ab18 <printf@plt+0x9638>
  40ab40:	mov	x20, x0
  40ab44:	mov	x1, #0x18                  	// #24
  40ab48:	mov	x0, x19
  40ab4c:	bl	411658 <_ZdlPvm@@Base>
  40ab50:	mov	x0, x20
  40ab54:	bl	401480 <_Unwind_Resume@plt>
  40ab58:	stp	x29, x30, [sp, #-16]!
  40ab5c:	mov	x29, sp
  40ab60:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ab64:	add	x0, x0, #0x6a0
  40ab68:	bl	40fafc <printf@plt+0xe61c>
  40ab6c:	ldp	x29, x30, [sp], #16
  40ab70:	ret
  40ab74:	stp	x29, x30, [sp, #-16]!
  40ab78:	mov	x29, sp
  40ab7c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40ab80:	add	x1, x1, #0x68
  40ab84:	str	x1, [x0]
  40ab88:	bl	40656c <printf@plt+0x508c>
  40ab8c:	ldp	x29, x30, [sp], #16
  40ab90:	ret
  40ab94:	stp	x29, x30, [sp, #-32]!
  40ab98:	mov	x29, sp
  40ab9c:	str	x19, [sp, #16]
  40aba0:	mov	x19, x0
  40aba4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40aba8:	add	x1, x1, #0x68
  40abac:	str	x1, [x0]
  40abb0:	bl	40656c <printf@plt+0x508c>
  40abb4:	mov	x1, #0x18                  	// #24
  40abb8:	mov	x0, x19
  40abbc:	bl	411658 <_ZdlPvm@@Base>
  40abc0:	ldr	x19, [sp, #16]
  40abc4:	ldp	x29, x30, [sp], #32
  40abc8:	ret
  40abcc:	stp	x29, x30, [sp, #-16]!
  40abd0:	mov	x29, sp
  40abd4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x59a8>
  40abd8:	add	x1, x1, #0xfe0
  40abdc:	str	x1, [x0]
  40abe0:	bl	40656c <printf@plt+0x508c>
  40abe4:	ldp	x29, x30, [sp], #16
  40abe8:	ret
  40abec:	stp	x29, x30, [sp, #-32]!
  40abf0:	mov	x29, sp
  40abf4:	str	x19, [sp, #16]
  40abf8:	mov	x19, x0
  40abfc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x59a8>
  40ac00:	add	x1, x1, #0xfe0
  40ac04:	str	x1, [x0]
  40ac08:	bl	40656c <printf@plt+0x508c>
  40ac0c:	mov	x1, #0x18                  	// #24
  40ac10:	mov	x0, x19
  40ac14:	bl	411658 <_ZdlPvm@@Base>
  40ac18:	ldr	x19, [sp, #16]
  40ac1c:	ldp	x29, x30, [sp], #32
  40ac20:	ret
  40ac24:	stp	x29, x30, [sp, #-32]!
  40ac28:	mov	x29, sp
  40ac2c:	stp	x19, x20, [sp, #16]
  40ac30:	mov	x20, x0
  40ac34:	ldr	x0, [x0, #24]
  40ac38:	add	w19, w1, #0x1
  40ac3c:	ldr	x1, [x0]
  40ac40:	ldr	x2, [x1, #112]
  40ac44:	mov	w1, w19
  40ac48:	blr	x2
  40ac4c:	ldr	x0, [x20, #16]
  40ac50:	ldr	x1, [x0]
  40ac54:	ldr	x2, [x1, #112]
  40ac58:	mov	w1, w19
  40ac5c:	blr	x2
  40ac60:	ldp	x19, x20, [sp, #16]
  40ac64:	ldp	x29, x30, [sp], #32
  40ac68:	ret
  40ac6c:	stp	x29, x30, [sp, #-32]!
  40ac70:	mov	x29, sp
  40ac74:	stp	x19, x20, [sp, #16]
  40ac78:	mov	x20, x0
  40ac7c:	ldr	x0, [x0, #24]
  40ac80:	add	w19, w1, #0x1
  40ac84:	ldr	x1, [x0]
  40ac88:	ldr	x2, [x1, #112]
  40ac8c:	mov	w1, w19
  40ac90:	blr	x2
  40ac94:	ldr	x0, [x20, #16]
  40ac98:	ldr	x1, [x0]
  40ac9c:	ldr	x2, [x1, #112]
  40aca0:	mov	w1, w19
  40aca4:	blr	x2
  40aca8:	ldp	x19, x20, [sp, #16]
  40acac:	ldp	x29, x30, [sp], #32
  40acb0:	ret
  40acb4:	stp	x29, x30, [sp, #-32]!
  40acb8:	mov	x29, sp
  40acbc:	str	x19, [sp, #16]
  40acc0:	mov	x19, x0
  40acc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40acc8:	add	x0, x0, #0x8e0
  40accc:	str	x0, [x19]
  40acd0:	ldr	x0, [x19, #24]
  40acd4:	cbz	x0, 40ace4 <printf@plt+0x9804>
  40acd8:	ldr	x1, [x0]
  40acdc:	ldr	x1, [x1, #16]
  40ace0:	blr	x1
  40ace4:	mov	x0, x19
  40ace8:	bl	40656c <printf@plt+0x508c>
  40acec:	ldr	x19, [sp, #16]
  40acf0:	ldp	x29, x30, [sp], #32
  40acf4:	ret
  40acf8:	stp	x29, x30, [sp, #-32]!
  40acfc:	mov	x29, sp
  40ad00:	str	x19, [sp, #16]
  40ad04:	mov	x19, x0
  40ad08:	bl	40acb4 <printf@plt+0x97d4>
  40ad0c:	mov	x1, #0x20                  	// #32
  40ad10:	mov	x0, x19
  40ad14:	bl	411658 <_ZdlPvm@@Base>
  40ad18:	ldr	x19, [sp, #16]
  40ad1c:	ldp	x29, x30, [sp], #32
  40ad20:	ret
  40ad24:	stp	x29, x30, [sp, #-32]!
  40ad28:	mov	x29, sp
  40ad2c:	str	x19, [sp, #16]
  40ad30:	mov	x19, x0
  40ad34:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ad38:	add	x0, x0, #0xa78
  40ad3c:	str	x0, [x19]
  40ad40:	ldr	x0, [x19, #24]
  40ad44:	cbz	x0, 40ad54 <printf@plt+0x9874>
  40ad48:	ldr	x1, [x0]
  40ad4c:	ldr	x1, [x1, #16]
  40ad50:	blr	x1
  40ad54:	mov	x0, x19
  40ad58:	bl	40656c <printf@plt+0x508c>
  40ad5c:	ldr	x19, [sp, #16]
  40ad60:	ldp	x29, x30, [sp], #32
  40ad64:	ret
  40ad68:	stp	x29, x30, [sp, #-32]!
  40ad6c:	mov	x29, sp
  40ad70:	str	x19, [sp, #16]
  40ad74:	mov	x19, x0
  40ad78:	bl	40ad24 <printf@plt+0x9844>
  40ad7c:	mov	x1, #0x20                  	// #32
  40ad80:	mov	x0, x19
  40ad84:	bl	411658 <_ZdlPvm@@Base>
  40ad88:	ldr	x19, [sp, #16]
  40ad8c:	ldp	x29, x30, [sp], #32
  40ad90:	ret
  40ad94:	stp	x29, x30, [sp, #-48]!
  40ad98:	mov	x29, sp
  40ad9c:	stp	x19, x20, [sp, #16]
  40ada0:	str	x21, [sp, #32]
  40ada4:	mov	x19, x0
  40ada8:	mov	w21, w1
  40adac:	ldr	x0, [x0, #16]
  40adb0:	ldr	x2, [x0]
  40adb4:	ldr	x2, [x2, #24]
  40adb8:	blr	x2
  40adbc:	mov	w20, w0
  40adc0:	ldr	x0, [x19, #16]
  40adc4:	ldr	x1, [x0]
  40adc8:	ldr	x1, [x1, #40]
  40adcc:	blr	x1
  40add0:	ldr	x0, [x19, #24]
  40add4:	ldr	x1, [x0]
  40add8:	ldr	x2, [x1, #24]
  40addc:	mov	w1, w21
  40ade0:	blr	x2
  40ade4:	ldr	x0, [x19, #16]
  40ade8:	ldr	w2, [x0, #12]
  40adec:	ldr	x0, [x19, #24]
  40adf0:	mov	w4, w2
  40adf4:	ldr	w3, [x0, #12]
  40adf8:	ldr	w1, [x19, #12]
  40adfc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ae00:	add	x0, x0, #0xe0
  40ae04:	bl	4014e0 <printf@plt>
  40ae08:	ldr	w1, [x19, #12]
  40ae0c:	ldr	x0, [x19, #16]
  40ae10:	ldr	w2, [x0, #12]
  40ae14:	ldr	x0, [x19, #24]
  40ae18:	mov	w5, w1
  40ae1c:	mov	w4, w2
  40ae20:	ldr	w3, [x0, #12]
  40ae24:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ae28:	add	x0, x0, #0x110
  40ae2c:	bl	4014e0 <printf@plt>
  40ae30:	ldr	x0, [x19, #16]
  40ae34:	ldr	w2, [x0, #12]
  40ae38:	ldr	w1, [x19, #12]
  40ae3c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40ae40:	add	x0, x0, #0xef0
  40ae44:	bl	4014e0 <printf@plt>
  40ae48:	ldr	x0, [x19, #16]
  40ae4c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40ae50:	ldr	w3, [x1, #1076]
  40ae54:	ldr	w2, [x0, #12]
  40ae58:	ldr	w1, [x19, #12]
  40ae5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40ae60:	add	x0, x0, #0xc00
  40ae64:	bl	4014e0 <printf@plt>
  40ae68:	ldr	w1, [x19, #12]
  40ae6c:	ldr	x0, [x19, #24]
  40ae70:	mov	w3, w1
  40ae74:	ldr	w2, [x0, #12]
  40ae78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ae7c:	add	x0, x0, #0x148
  40ae80:	bl	4014e0 <printf@plt>
  40ae84:	cbnz	w20, 40ae9c <printf@plt+0x99bc>
  40ae88:	mov	w0, w20
  40ae8c:	ldp	x19, x20, [sp, #16]
  40ae90:	ldr	x21, [sp, #32]
  40ae94:	ldp	x29, x30, [sp], #48
  40ae98:	ret
  40ae9c:	ldr	x0, [x19, #16]
  40aea0:	ldr	w2, [x0, #12]
  40aea4:	ldr	w1, [x19, #12]
  40aea8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40aeac:	add	x0, x0, #0x168
  40aeb0:	bl	4014e0 <printf@plt>
  40aeb4:	b	40ae88 <printf@plt+0x99a8>
  40aeb8:	stp	x29, x30, [sp, #-48]!
  40aebc:	mov	x29, sp
  40aec0:	stp	x19, x20, [sp, #16]
  40aec4:	mov	x19, x0
  40aec8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aecc:	ldr	w0, [x0, #3440]
  40aed0:	cbz	w0, 40aee8 <printf@plt+0x9a08>
  40aed4:	cmp	w0, #0x1
  40aed8:	b.eq	40af9c <printf@plt+0x9abc>  // b.none
  40aedc:	ldp	x19, x20, [sp, #16]
  40aee0:	ldp	x29, x30, [sp], #48
  40aee4:	ret
  40aee8:	str	x21, [sp, #32]
  40aeec:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40aef0:	add	x21, x21, #0xb70
  40aef4:	mov	x0, x21
  40aef8:	bl	4014e0 <printf@plt>
  40aefc:	ldr	x1, [x19, #24]
  40af00:	ldr	x0, [x19, #16]
  40af04:	ldr	w3, [x1, #12]
  40af08:	ldr	w2, [x0, #12]
  40af0c:	ldr	w1, [x19, #12]
  40af10:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40af14:	add	x0, x0, #0x190
  40af18:	bl	4014e0 <printf@plt>
  40af1c:	ldr	w1, [x19, #12]
  40af20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40af24:	add	x0, x0, #0xb78
  40af28:	bl	4014e0 <printf@plt>
  40af2c:	ldr	x0, [x19, #24]
  40af30:	ldr	x1, [x0]
  40af34:	ldr	x1, [x1, #48]
  40af38:	blr	x1
  40af3c:	adrp	x20, 414000 <_ZdlPvm@@Base+0x29a8>
  40af40:	add	x20, x20, #0xf50
  40af44:	mov	x0, x20
  40af48:	bl	4014e0 <printf@plt>
  40af4c:	mov	x0, x21
  40af50:	bl	4014e0 <printf@plt>
  40af54:	ldr	x0, [x19, #16]
  40af58:	ldr	w2, [x0, #12]
  40af5c:	ldr	w1, [x19, #12]
  40af60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40af64:	add	x0, x0, #0xc08
  40af68:	bl	4014e0 <printf@plt>
  40af6c:	ldr	x0, [x19, #16]
  40af70:	ldr	x1, [x0]
  40af74:	ldr	x1, [x1, #48]
  40af78:	blr	x1
  40af7c:	mov	x0, x20
  40af80:	bl	4014e0 <printf@plt>
  40af84:	ldr	w1, [x19, #12]
  40af88:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40af8c:	add	x0, x0, #0xc28
  40af90:	bl	4014e0 <printf@plt>
  40af94:	ldr	x21, [sp, #32]
  40af98:	b	40aedc <printf@plt+0x99fc>
  40af9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40afa0:	add	x0, x0, #0x1b8
  40afa4:	bl	4014e0 <printf@plt>
  40afa8:	ldr	x0, [x19, #16]
  40afac:	ldr	x1, [x0]
  40afb0:	ldr	x1, [x1, #48]
  40afb4:	blr	x1
  40afb8:	ldr	x0, [x19, #24]
  40afbc:	ldr	x1, [x0]
  40afc0:	ldr	x1, [x1, #48]
  40afc4:	blr	x1
  40afc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40afcc:	add	x0, x0, #0xc80
  40afd0:	bl	4014e0 <printf@plt>
  40afd4:	b	40aedc <printf@plt+0x99fc>
  40afd8:	stp	x29, x30, [sp, #-16]!
  40afdc:	mov	x29, sp
  40afe0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40afe4:	ldr	w0, [x0, #3440]
  40afe8:	cbz	w0, 40affc <printf@plt+0x9b1c>
  40afec:	cmp	w0, #0x1
  40aff0:	b.eq	40b074 <printf@plt+0x9b94>  // b.none
  40aff4:	ldp	x29, x30, [sp], #16
  40aff8:	ret
  40affc:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b000:	ldr	w0, [x0, #1096]
  40b004:	lsl	w1, w0, #3
  40b008:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40b00c:	ldr	w2, [x2, #1076]
  40b010:	sub	w1, w1, w0
  40b014:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b018:	add	x0, x0, #0x1f0
  40b01c:	bl	4014e0 <printf@plt>
  40b020:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b024:	ldr	w1, [x0, #3480]
  40b028:	adrp	x2, 418000 <_ZdlPvm@@Base+0x69a8>
  40b02c:	add	x2, x2, #0x1e0
  40b030:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b034:	add	x0, x0, #0x1d0
  40b038:	cmp	w1, #0x0
  40b03c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40b040:	ldr	w1, [x1, #1152]
  40b044:	csel	x0, x0, x2, ne  // ne = any
  40b048:	bl	4014e0 <printf@plt>
  40b04c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b050:	ldr	w0, [x0, #1096]
  40b054:	lsl	w1, w0, #3
  40b058:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40b05c:	ldr	w2, [x2, #1076]
  40b060:	sub	w1, w1, w0
  40b064:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b068:	add	x0, x0, #0x200
  40b06c:	bl	4014e0 <printf@plt>
  40b070:	b	40aff4 <printf@plt+0x9b14>
  40b074:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b078:	add	x0, x0, #0x210
  40b07c:	bl	4014e0 <printf@plt>
  40b080:	b	40aff4 <printf@plt+0x9b14>
  40b084:	stp	x29, x30, [sp, #-32]!
  40b088:	mov	x29, sp
  40b08c:	str	x19, [sp, #16]
  40b090:	mov	x19, x0
  40b094:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b098:	ldr	w0, [x0, #3440]
  40b09c:	cbz	w0, 40b0b4 <printf@plt+0x9bd4>
  40b0a0:	cmp	w0, #0x1
  40b0a4:	b.eq	40b13c <printf@plt+0x9c5c>  // b.none
  40b0a8:	ldr	x19, [sp, #16]
  40b0ac:	ldp	x29, x30, [sp], #32
  40b0b0:	ret
  40b0b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b0b8:	add	x0, x0, #0xb70
  40b0bc:	bl	4014e0 <printf@plt>
  40b0c0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b0c4:	ldr	w0, [x0, #1096]
  40b0c8:	lsl	w2, w0, #3
  40b0cc:	ldr	x1, [x19, #16]
  40b0d0:	sub	w2, w2, w0
  40b0d4:	ldr	w1, [x1, #12]
  40b0d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b0dc:	add	x0, x0, #0x220
  40b0e0:	bl	4014e0 <printf@plt>
  40b0e4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b0e8:	ldr	w0, [x0, #3480]
  40b0ec:	cbz	w0, 40b124 <printf@plt+0x9c44>
  40b0f0:	ldr	x0, [x19, #16]
  40b0f4:	ldr	w1, [x0, #12]
  40b0f8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b0fc:	add	x0, x0, #0x238
  40b100:	bl	4014e0 <printf@plt>
  40b104:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b108:	add	x0, x0, #0xf50
  40b10c:	bl	4014e0 <printf@plt>
  40b110:	ldr	x0, [x19, #16]
  40b114:	ldr	x1, [x0]
  40b118:	ldr	x1, [x1, #48]
  40b11c:	blr	x1
  40b120:	b	40b0a8 <printf@plt+0x9bc8>
  40b124:	ldr	x0, [x19, #16]
  40b128:	ldr	w1, [x0, #12]
  40b12c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b130:	add	x0, x0, #0x250
  40b134:	bl	4014e0 <printf@plt>
  40b138:	b	40b104 <printf@plt+0x9c24>
  40b13c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b140:	add	x0, x0, #0x268
  40b144:	bl	4014e0 <printf@plt>
  40b148:	ldr	x0, [x19, #16]
  40b14c:	ldr	x1, [x0]
  40b150:	ldr	x1, [x1, #48]
  40b154:	blr	x1
  40b158:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b15c:	add	x0, x0, #0x280
  40b160:	bl	4014e0 <printf@plt>
  40b164:	b	40b0a8 <printf@plt+0x9bc8>
  40b168:	stp	x29, x30, [sp, #-48]!
  40b16c:	mov	x29, sp
  40b170:	stp	x19, x20, [sp, #16]
  40b174:	str	x21, [sp, #32]
  40b178:	mov	x19, x0
  40b17c:	mov	w21, w1
  40b180:	ldr	x0, [x0, #16]
  40b184:	ldr	x2, [x0]
  40b188:	ldr	x2, [x2, #24]
  40b18c:	blr	x2
  40b190:	mov	w20, w0
  40b194:	ldr	x0, [x19, #24]
  40b198:	ldr	x1, [x0]
  40b19c:	ldr	x2, [x1, #24]
  40b1a0:	mov	w1, w21
  40b1a4:	blr	x2
  40b1a8:	ldr	x1, [x19, #24]
  40b1ac:	ldr	x0, [x19, #16]
  40b1b0:	ldr	w3, [x1, #12]
  40b1b4:	ldr	w2, [x0, #12]
  40b1b8:	ldr	w1, [x19, #12]
  40b1bc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b1c0:	add	x0, x0, #0x298
  40b1c4:	bl	4014e0 <printf@plt>
  40b1c8:	ldr	w1, [x19, #12]
  40b1cc:	ldr	x2, [x19, #24]
  40b1d0:	ldr	x0, [x19, #16]
  40b1d4:	mov	w4, w1
  40b1d8:	ldr	w3, [x2, #12]
  40b1dc:	ldr	w2, [x0, #12]
  40b1e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b1e4:	add	x0, x0, #0x2c0
  40b1e8:	bl	4014e0 <printf@plt>
  40b1ec:	ldr	x0, [x19, #16]
  40b1f0:	ldr	w2, [x0, #12]
  40b1f4:	ldr	w1, [x19, #12]
  40b1f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b1fc:	add	x0, x0, #0xed8
  40b200:	bl	4014e0 <printf@plt>
  40b204:	ldr	x1, [x19, #24]
  40b208:	ldr	x0, [x19, #16]
  40b20c:	ldr	w3, [x1, #12]
  40b210:	ldr	w2, [x0, #12]
  40b214:	ldr	w1, [x19, #12]
  40b218:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b21c:	add	x0, x0, #0x2f0
  40b220:	bl	4014e0 <printf@plt>
  40b224:	cbnz	w20, 40b23c <printf@plt+0x9d5c>
  40b228:	mov	w0, w20
  40b22c:	ldp	x19, x20, [sp, #16]
  40b230:	ldr	x21, [sp, #32]
  40b234:	ldp	x29, x30, [sp], #48
  40b238:	ret
  40b23c:	ldr	x0, [x19, #16]
  40b240:	ldr	w2, [x0, #12]
  40b244:	ldr	w1, [x19, #12]
  40b248:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b24c:	add	x0, x0, #0x168
  40b250:	bl	4014e0 <printf@plt>
  40b254:	b	40b228 <printf@plt+0x9d48>
  40b258:	stp	x29, x30, [sp, #-48]!
  40b25c:	mov	x29, sp
  40b260:	stp	x19, x20, [sp, #16]
  40b264:	mov	x19, x0
  40b268:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b26c:	ldr	w0, [x0, #3440]
  40b270:	cbz	w0, 40b288 <printf@plt+0x9da8>
  40b274:	cmp	w0, #0x1
  40b278:	b.eq	40b338 <printf@plt+0x9e58>  // b.none
  40b27c:	ldp	x19, x20, [sp, #16]
  40b280:	ldp	x29, x30, [sp], #48
  40b284:	ret
  40b288:	stp	x21, x22, [sp, #32]
  40b28c:	adrp	x22, 415000 <_ZdlPvm@@Base+0x39a8>
  40b290:	add	x22, x22, #0xb70
  40b294:	mov	x0, x22
  40b298:	bl	4014e0 <printf@plt>
  40b29c:	ldr	x0, [x19, #24]
  40b2a0:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40b2a4:	add	x21, x21, #0xc08
  40b2a8:	ldr	w2, [x0, #12]
  40b2ac:	ldr	w1, [x19, #12]
  40b2b0:	mov	x0, x21
  40b2b4:	bl	4014e0 <printf@plt>
  40b2b8:	ldr	x0, [x19, #16]
  40b2bc:	ldr	w1, [x0, #12]
  40b2c0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b2c4:	add	x0, x0, #0x310
  40b2c8:	bl	4014e0 <printf@plt>
  40b2cc:	ldr	x0, [x19, #24]
  40b2d0:	ldr	x1, [x0]
  40b2d4:	ldr	x1, [x1, #48]
  40b2d8:	blr	x1
  40b2dc:	adrp	x20, 414000 <_ZdlPvm@@Base+0x29a8>
  40b2e0:	add	x20, x20, #0xf50
  40b2e4:	mov	x0, x20
  40b2e8:	bl	4014e0 <printf@plt>
  40b2ec:	mov	x0, x22
  40b2f0:	bl	4014e0 <printf@plt>
  40b2f4:	ldr	x0, [x19, #16]
  40b2f8:	ldr	w2, [x0, #12]
  40b2fc:	ldr	w1, [x19, #12]
  40b300:	mov	x0, x21
  40b304:	bl	4014e0 <printf@plt>
  40b308:	ldr	x0, [x19, #16]
  40b30c:	ldr	x1, [x0]
  40b310:	ldr	x1, [x1, #48]
  40b314:	blr	x1
  40b318:	mov	x0, x20
  40b31c:	bl	4014e0 <printf@plt>
  40b320:	ldr	w1, [x19, #12]
  40b324:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b328:	add	x0, x0, #0xc28
  40b32c:	bl	4014e0 <printf@plt>
  40b330:	ldp	x21, x22, [sp, #32]
  40b334:	b	40b27c <printf@plt+0x9d9c>
  40b338:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b33c:	add	x0, x0, #0x320
  40b340:	bl	4014e0 <printf@plt>
  40b344:	ldr	x0, [x19, #16]
  40b348:	ldr	x1, [x0]
  40b34c:	ldr	x1, [x1, #48]
  40b350:	blr	x1
  40b354:	ldr	x0, [x19, #24]
  40b358:	ldr	x1, [x0]
  40b35c:	ldr	x1, [x1, #48]
  40b360:	blr	x1
  40b364:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b368:	add	x0, x0, #0xc68
  40b36c:	bl	4014e0 <printf@plt>
  40b370:	b	40b27c <printf@plt+0x9d9c>
  40b374:	stp	x29, x30, [sp, #-16]!
  40b378:	mov	x29, sp
  40b37c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b380:	ldr	w0, [x0, #3440]
  40b384:	cbz	w0, 40b398 <printf@plt+0x9eb8>
  40b388:	cmp	w0, #0x1
  40b38c:	b.eq	40b400 <printf@plt+0x9f20>  // b.none
  40b390:	ldp	x29, x30, [sp], #16
  40b394:	ret
  40b398:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b39c:	ldr	w0, [x0, #1096]
  40b3a0:	lsl	w1, w0, #3
  40b3a4:	sub	w1, w1, w0
  40b3a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b3ac:	add	x0, x0, #0x338
  40b3b0:	bl	4014e0 <printf@plt>
  40b3b4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b3b8:	ldr	w1, [x0, #3480]
  40b3bc:	adrp	x2, 418000 <_ZdlPvm@@Base+0x69a8>
  40b3c0:	add	x2, x2, #0x1e0
  40b3c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b3c8:	add	x0, x0, #0x1d0
  40b3cc:	cmp	w1, #0x0
  40b3d0:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40b3d4:	ldr	w1, [x1, #1152]
  40b3d8:	csel	x0, x0, x2, ne  // ne = any
  40b3dc:	bl	4014e0 <printf@plt>
  40b3e0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b3e4:	ldr	w0, [x0, #1096]
  40b3e8:	lsl	w1, w0, #3
  40b3ec:	sub	w1, w1, w0
  40b3f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b3f4:	add	x0, x0, #0x348
  40b3f8:	bl	4014e0 <printf@plt>
  40b3fc:	b	40b390 <printf@plt+0x9eb0>
  40b400:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b404:	add	x0, x0, #0x358
  40b408:	bl	4014e0 <printf@plt>
  40b40c:	b	40b390 <printf@plt+0x9eb0>
  40b410:	stp	x29, x30, [sp, #-32]!
  40b414:	mov	x29, sp
  40b418:	stp	x19, x20, [sp, #16]
  40b41c:	mov	x19, x0
  40b420:	ldr	x0, [x0, #16]
  40b424:	ldr	x2, [x0]
  40b428:	ldr	x2, [x2, #24]
  40b42c:	blr	x2
  40b430:	mov	w20, w0
  40b434:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b438:	ldr	w3, [x0, #1096]
  40b43c:	ldr	x0, [x19, #16]
  40b440:	add	w3, w3, w3, lsl #2
  40b444:	ldr	w2, [x0, #12]
  40b448:	ldr	w1, [x19, #12]
  40b44c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b450:	add	x0, x0, #0x370
  40b454:	bl	4014e0 <printf@plt>
  40b458:	ldr	x0, [x19, #16]
  40b45c:	ldr	w2, [x0, #12]
  40b460:	ldr	w1, [x19, #12]
  40b464:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b468:	add	x0, x0, #0xec0
  40b46c:	bl	4014e0 <printf@plt>
  40b470:	ldr	x0, [x19, #16]
  40b474:	ldr	w2, [x0, #12]
  40b478:	ldr	w1, [x19, #12]
  40b47c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b480:	add	x0, x0, #0xed8
  40b484:	bl	4014e0 <printf@plt>
  40b488:	mov	w0, w20
  40b48c:	ldp	x19, x20, [sp, #16]
  40b490:	ldp	x29, x30, [sp], #32
  40b494:	ret
  40b498:	stp	x29, x30, [sp, #-32]!
  40b49c:	mov	x29, sp
  40b4a0:	str	x19, [sp, #16]
  40b4a4:	mov	x19, x0
  40b4a8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b4ac:	ldr	w0, [x0, #3440]
  40b4b0:	cbz	w0, 40b4c8 <printf@plt+0x9fe8>
  40b4b4:	cmp	w0, #0x1
  40b4b8:	b.eq	40b550 <printf@plt+0xa070>  // b.none
  40b4bc:	ldr	x19, [sp, #16]
  40b4c0:	ldp	x29, x30, [sp], #32
  40b4c4:	ret
  40b4c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b4cc:	add	x0, x0, #0xb70
  40b4d0:	bl	4014e0 <printf@plt>
  40b4d4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b4d8:	ldr	w0, [x0, #1096]
  40b4dc:	lsl	w2, w0, #3
  40b4e0:	ldr	x1, [x19, #16]
  40b4e4:	sub	w2, w2, w0
  40b4e8:	ldr	w1, [x1, #12]
  40b4ec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b4f0:	add	x0, x0, #0x388
  40b4f4:	bl	4014e0 <printf@plt>
  40b4f8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b4fc:	ldr	w0, [x0, #3480]
  40b500:	cbz	w0, 40b538 <printf@plt+0xa058>
  40b504:	ldr	x0, [x19, #16]
  40b508:	ldr	w1, [x0, #12]
  40b50c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b510:	add	x0, x0, #0x238
  40b514:	bl	4014e0 <printf@plt>
  40b518:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b51c:	add	x0, x0, #0xf50
  40b520:	bl	4014e0 <printf@plt>
  40b524:	ldr	x0, [x19, #16]
  40b528:	ldr	x1, [x0]
  40b52c:	ldr	x1, [x1, #48]
  40b530:	blr	x1
  40b534:	b	40b4bc <printf@plt+0x9fdc>
  40b538:	ldr	x0, [x19, #16]
  40b53c:	ldr	w1, [x0, #12]
  40b540:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b544:	add	x0, x0, #0x250
  40b548:	bl	4014e0 <printf@plt>
  40b54c:	b	40b518 <printf@plt+0xa038>
  40b550:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b554:	add	x0, x0, #0x320
  40b558:	bl	4014e0 <printf@plt>
  40b55c:	ldr	x0, [x19, #16]
  40b560:	ldr	x1, [x0]
  40b564:	ldr	x1, [x1, #48]
  40b568:	blr	x1
  40b56c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b570:	add	x0, x0, #0x3a0
  40b574:	bl	4014e0 <printf@plt>
  40b578:	b	40b4bc <printf@plt+0x9fdc>
  40b57c:	stp	x29, x30, [sp, #-32]!
  40b580:	mov	x29, sp
  40b584:	stp	x19, x20, [sp, #16]
  40b588:	mov	x19, x0
  40b58c:	mov	w20, w1
  40b590:	ldr	w1, [x0, #12]
  40b594:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b598:	add	x0, x0, #0xc90
  40b59c:	bl	4014e0 <printf@plt>
  40b5a0:	ldr	x1, [x19, #24]
  40b5a4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b5a8:	add	x0, x0, #0x3c0
  40b5ac:	bl	4014e0 <printf@plt>
  40b5b0:	ldr	w1, [x19, #12]
  40b5b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b5b8:	add	x0, x0, #0xca8
  40b5bc:	bl	4014e0 <printf@plt>
  40b5c0:	ldr	x0, [x19, #16]
  40b5c4:	ldr	x1, [x0]
  40b5c8:	ldr	x2, [x1, #24]
  40b5cc:	mov	w1, w20
  40b5d0:	blr	x2
  40b5d4:	mov	w20, w0
  40b5d8:	ldr	w1, [x19, #12]
  40b5dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b5e0:	add	x0, x0, #0xce0
  40b5e4:	bl	4014e0 <printf@plt>
  40b5e8:	ldr	x0, [x19, #16]
  40b5ec:	ldr	w2, [x0, #12]
  40b5f0:	ldr	w1, [x19, #12]
  40b5f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b5f8:	add	x0, x0, #0xec0
  40b5fc:	bl	4014e0 <printf@plt>
  40b600:	ldr	x0, [x19, #16]
  40b604:	ldr	w2, [x0, #12]
  40b608:	ldr	w1, [x19, #12]
  40b60c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b610:	add	x0, x0, #0xed8
  40b614:	bl	4014e0 <printf@plt>
  40b618:	ldr	x0, [x19, #16]
  40b61c:	ldr	w2, [x0, #12]
  40b620:	ldr	w1, [x19, #12]
  40b624:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b628:	add	x0, x0, #0xef0
  40b62c:	bl	4014e0 <printf@plt>
  40b630:	mov	w0, w20
  40b634:	ldp	x19, x20, [sp, #16]
  40b638:	ldp	x29, x30, [sp], #32
  40b63c:	ret
  40b640:	stp	x29, x30, [sp, #-32]!
  40b644:	mov	x29, sp
  40b648:	str	x19, [sp, #16]
  40b64c:	mov	x19, x0
  40b650:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b654:	ldr	w0, [x0, #3440]
  40b658:	cbz	w0, 40b670 <printf@plt+0xa190>
  40b65c:	cmp	w0, #0x1
  40b660:	b.eq	40b6a4 <printf@plt+0xa1c4>  // b.none
  40b664:	ldr	x19, [sp, #16]
  40b668:	ldp	x29, x30, [sp], #32
  40b66c:	ret
  40b670:	ldr	w1, [x19, #12]
  40b674:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b678:	add	x0, x0, #0xb60
  40b67c:	bl	4014e0 <printf@plt>
  40b680:	ldr	x0, [x19, #16]
  40b684:	ldr	x1, [x0]
  40b688:	ldr	x1, [x1, #48]
  40b68c:	blr	x1
  40b690:	ldr	w1, [x19, #12]
  40b694:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b698:	add	x0, x0, #0xbf8
  40b69c:	bl	4014e0 <printf@plt>
  40b6a0:	b	40b664 <printf@plt+0xa184>
  40b6a4:	ldr	x1, [x19, #24]
  40b6a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b6ac:	add	x0, x0, #0x3c8
  40b6b0:	bl	4014e0 <printf@plt>
  40b6b4:	ldr	x0, [x19, #16]
  40b6b8:	ldr	x1, [x0]
  40b6bc:	ldr	x1, [x1, #48]
  40b6c0:	blr	x1
  40b6c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b6c8:	add	x0, x0, #0x3e0
  40b6cc:	bl	4014e0 <printf@plt>
  40b6d0:	b	40b664 <printf@plt+0xa184>
  40b6d4:	stp	x29, x30, [sp, #-48]!
  40b6d8:	mov	x29, sp
  40b6dc:	stp	x19, x20, [sp, #16]
  40b6e0:	stp	x21, x22, [sp, #32]
  40b6e4:	mov	x19, x0
  40b6e8:	mov	w20, w1
  40b6ec:	adrp	x21, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40b6f0:	ldr	x22, [x21, #3664]
  40b6f4:	ldr	x0, [x0, #24]
  40b6f8:	str	x0, [x21, #3664]
  40b6fc:	ldr	w1, [x19, #12]
  40b700:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b704:	add	x0, x0, #0x3f0
  40b708:	bl	4014e0 <printf@plt>
  40b70c:	ldr	x1, [x19, #24]
  40b710:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b714:	add	x0, x0, #0x1f8
  40b718:	bl	4014e0 <printf@plt>
  40b71c:	ldr	x0, [x19, #16]
  40b720:	ldr	x1, [x0]
  40b724:	ldr	x2, [x1, #24]
  40b728:	mov	w1, w20
  40b72c:	blr	x2
  40b730:	mov	w20, w0
  40b734:	str	x22, [x21, #3664]
  40b738:	ldr	w1, [x19, #12]
  40b73c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b740:	add	x0, x0, #0x408
  40b744:	bl	4014e0 <printf@plt>
  40b748:	ldr	x0, [x19, #16]
  40b74c:	ldr	w2, [x0, #12]
  40b750:	ldr	w1, [x19, #12]
  40b754:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b758:	add	x0, x0, #0xec0
  40b75c:	bl	4014e0 <printf@plt>
  40b760:	ldr	x0, [x19, #16]
  40b764:	ldr	w2, [x0, #12]
  40b768:	ldr	w1, [x19, #12]
  40b76c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b770:	add	x0, x0, #0xed8
  40b774:	bl	4014e0 <printf@plt>
  40b778:	ldr	x0, [x19, #16]
  40b77c:	ldr	w2, [x0, #12]
  40b780:	ldr	w1, [x19, #12]
  40b784:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b788:	add	x0, x0, #0xef0
  40b78c:	bl	4014e0 <printf@plt>
  40b790:	mov	w0, w20
  40b794:	ldp	x19, x20, [sp, #16]
  40b798:	ldp	x21, x22, [sp, #32]
  40b79c:	ldp	x29, x30, [sp], #48
  40b7a0:	ret
  40b7a4:	stp	x29, x30, [sp, #-48]!
  40b7a8:	mov	x29, sp
  40b7ac:	stp	x19, x20, [sp, #16]
  40b7b0:	mov	x19, x0
  40b7b4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b7b8:	ldr	w0, [x0, #3440]
  40b7bc:	cbz	w0, 40b7d4 <printf@plt+0xa2f4>
  40b7c0:	cmp	w0, #0x1
  40b7c4:	b.eq	40b824 <printf@plt+0xa344>  // b.none
  40b7c8:	ldp	x19, x20, [sp, #16]
  40b7cc:	ldp	x29, x30, [sp], #48
  40b7d0:	ret
  40b7d4:	str	x21, [sp, #32]
  40b7d8:	ldr	x1, [x19, #24]
  40b7dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40b7e0:	add	x0, x0, #0x378
  40b7e4:	bl	4014e0 <printf@plt>
  40b7e8:	adrp	x20, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40b7ec:	ldr	x21, [x20, #3664]
  40b7f0:	ldr	x0, [x19, #24]
  40b7f4:	str	x0, [x20, #3664]
  40b7f8:	ldr	x0, [x19, #16]
  40b7fc:	ldr	x1, [x0]
  40b800:	ldr	x1, [x1, #48]
  40b804:	blr	x1
  40b808:	str	x21, [x20, #3664]
  40b80c:	ldr	w1, [x19, #12]
  40b810:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b814:	add	x0, x0, #0x420
  40b818:	bl	4014e0 <printf@plt>
  40b81c:	ldr	x21, [sp, #32]
  40b820:	b	40b7c8 <printf@plt+0xa2e8>
  40b824:	ldr	x0, [x19, #24]
  40b828:	ldrb	w0, [x0]
  40b82c:	cmp	w0, #0x62
  40b830:	b.eq	40b898 <printf@plt+0xa3b8>  // b.none
  40b834:	b.hi	40b854 <printf@plt+0xa374>  // b.pmore
  40b838:	cmp	w0, #0x42
  40b83c:	b.eq	40b8a4 <printf@plt+0xa3c4>  // b.none
  40b840:	cmp	w0, #0x49
  40b844:	b.ne	40b8b0 <printf@plt+0xa3d0>  // b.any
  40b848:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40b84c:	add	x1, x1, #0xec0
  40b850:	b	40b86c <printf@plt+0xa38c>
  40b854:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40b858:	add	x2, x1, #0xec0
  40b85c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40b860:	add	x1, x1, #0x418
  40b864:	cmp	w0, #0x69
  40b868:	csel	x1, x1, x2, ne  // ne = any
  40b86c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b870:	add	x0, x0, #0x430
  40b874:	bl	4014e0 <printf@plt>
  40b878:	ldr	x0, [x19, #16]
  40b87c:	ldr	x1, [x0]
  40b880:	ldr	x1, [x1, #48]
  40b884:	blr	x1
  40b888:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b88c:	add	x0, x0, #0x3e0
  40b890:	bl	4014e0 <printf@plt>
  40b894:	b	40b7c8 <printf@plt+0xa2e8>
  40b898:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40b89c:	add	x1, x1, #0xeb8
  40b8a0:	b	40b86c <printf@plt+0xa38c>
  40b8a4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40b8a8:	add	x1, x1, #0xeb8
  40b8ac:	b	40b86c <printf@plt+0xa38c>
  40b8b0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40b8b4:	add	x1, x1, #0x418
  40b8b8:	b	40b86c <printf@plt+0xa38c>
  40b8bc:	stp	x29, x30, [sp, #-32]!
  40b8c0:	mov	x29, sp
  40b8c4:	stp	x19, x20, [sp, #16]
  40b8c8:	mov	x19, x0
  40b8cc:	ldr	x0, [x0, #16]
  40b8d0:	ldr	x2, [x0]
  40b8d4:	ldr	x2, [x2, #24]
  40b8d8:	blr	x2
  40b8dc:	mov	w20, w0
  40b8e0:	ldr	x0, [x19, #16]
  40b8e4:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40b8e8:	ldr	w3, [x1, #1156]
  40b8ec:	ldr	w2, [x0, #12]
  40b8f0:	ldr	w1, [x19, #12]
  40b8f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b8f8:	add	x0, x0, #0x450
  40b8fc:	bl	4014e0 <printf@plt>
  40b900:	ldr	x0, [x19, #16]
  40b904:	ldr	w2, [x0, #12]
  40b908:	ldr	w1, [x19, #12]
  40b90c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b910:	add	x0, x0, #0xed8
  40b914:	bl	4014e0 <printf@plt>
  40b918:	ldr	x0, [x19, #16]
  40b91c:	ldr	w2, [x0, #12]
  40b920:	ldr	w1, [x19, #12]
  40b924:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b928:	add	x0, x0, #0xef0
  40b92c:	bl	4014e0 <printf@plt>
  40b930:	mov	w0, w20
  40b934:	ldp	x19, x20, [sp, #16]
  40b938:	ldp	x29, x30, [sp], #32
  40b93c:	ret
  40b940:	stp	x29, x30, [sp, #-32]!
  40b944:	mov	x29, sp
  40b948:	str	x19, [sp, #16]
  40b94c:	mov	x19, x0
  40b950:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b954:	ldr	w0, [x0, #3440]
  40b958:	cbnz	w0, 40b9b0 <printf@plt+0xa4d0>
  40b95c:	ldr	x0, [x19, #16]
  40b960:	ldr	x1, [x0]
  40b964:	ldr	x1, [x1, #48]
  40b968:	blr	x1
  40b96c:	ldr	x0, [x19, #16]
  40b970:	ldr	w1, [x0, #12]
  40b974:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b978:	add	x0, x0, #0x468
  40b97c:	bl	4014e0 <printf@plt>
  40b980:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40b984:	ldr	w1, [x0, #1156]
  40b988:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40b98c:	add	x0, x0, #0xfc0
  40b990:	bl	4014e0 <printf@plt>
  40b994:	ldr	x0, [x19, #16]
  40b998:	ldr	x1, [x0]
  40b99c:	ldr	x1, [x1, #48]
  40b9a0:	blr	x1
  40b9a4:	ldr	x19, [sp, #16]
  40b9a8:	ldp	x29, x30, [sp], #32
  40b9ac:	ret
  40b9b0:	cmp	w0, #0x1
  40b9b4:	b.ne	40b9a4 <printf@plt+0xa4c4>  // b.any
  40b9b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b9bc:	add	x0, x0, #0x478
  40b9c0:	bl	4014e0 <printf@plt>
  40b9c4:	ldr	x0, [x19, #16]
  40b9c8:	ldr	x1, [x0]
  40b9cc:	ldr	x1, [x1, #48]
  40b9d0:	blr	x1
  40b9d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40b9d8:	add	x0, x0, #0x3e0
  40b9dc:	bl	4014e0 <printf@plt>
  40b9e0:	b	40b9a4 <printf@plt+0xa4c4>
  40b9e4:	stp	x29, x30, [sp, #-32]!
  40b9e8:	mov	x29, sp
  40b9ec:	stp	x19, x20, [sp, #16]
  40b9f0:	mov	x19, x0
  40b9f4:	ldr	x0, [x0, #16]
  40b9f8:	ldr	x2, [x0]
  40b9fc:	ldr	x2, [x2, #24]
  40ba00:	blr	x2
  40ba04:	mov	w20, w0
  40ba08:	ldr	x0, [x19, #16]
  40ba0c:	ldr	w2, [x0, #12]
  40ba10:	ldr	w1, [x19, #12]
  40ba14:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40ba18:	add	x0, x0, #0xec0
  40ba1c:	bl	4014e0 <printf@plt>
  40ba20:	ldr	w2, [x19, #24]
  40ba24:	cmp	w2, #0x0
  40ba28:	b.le	40ba6c <printf@plt+0xa58c>
  40ba2c:	ldr	x0, [x19, #16]
  40ba30:	ldr	w3, [x0, #12]
  40ba34:	ldr	w1, [x19, #12]
  40ba38:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ba3c:	add	x0, x0, #0x4a0
  40ba40:	bl	4014e0 <printf@plt>
  40ba44:	ldr	x0, [x19, #16]
  40ba48:	ldr	w2, [x0, #12]
  40ba4c:	ldr	w1, [x19, #12]
  40ba50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40ba54:	add	x0, x0, #0xef0
  40ba58:	bl	4014e0 <printf@plt>
  40ba5c:	mov	w0, w20
  40ba60:	ldp	x19, x20, [sp, #16]
  40ba64:	ldp	x29, x30, [sp], #32
  40ba68:	ret
  40ba6c:	ldr	x0, [x19, #16]
  40ba70:	ldr	w3, [x0, #12]
  40ba74:	neg	w2, w2
  40ba78:	ldr	w1, [x19, #12]
  40ba7c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40ba80:	add	x0, x0, #0x4b8
  40ba84:	bl	4014e0 <printf@plt>
  40ba88:	ldr	x0, [x19, #16]
  40ba8c:	ldr	w2, [x0, #12]
  40ba90:	ldr	w1, [x19, #12]
  40ba94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40ba98:	add	x0, x0, #0xed8
  40ba9c:	bl	4014e0 <printf@plt>
  40baa0:	b	40ba5c <printf@plt+0xa57c>
  40baa4:	stp	x29, x30, [sp, #-32]!
  40baa8:	mov	x29, sp
  40baac:	stp	x19, x20, [sp, #16]
  40bab0:	mov	x19, x0
  40bab4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bab8:	ldr	w0, [x0, #3440]
  40babc:	cbz	w0, 40bad4 <printf@plt+0xa5f4>
  40bac0:	cmp	w0, #0x1
  40bac4:	b.eq	40bb0c <printf@plt+0xa62c>  // b.none
  40bac8:	ldp	x19, x20, [sp, #16]
  40bacc:	ldp	x29, x30, [sp], #32
  40bad0:	ret
  40bad4:	ldr	w1, [x19, #24]
  40bad8:	adrp	x20, 416000 <_ZdlPvm@@Base+0x49a8>
  40badc:	add	x20, x20, #0x258
  40bae0:	neg	w1, w1
  40bae4:	mov	x0, x20
  40bae8:	bl	4014e0 <printf@plt>
  40baec:	ldr	x0, [x19, #16]
  40baf0:	ldr	x1, [x0]
  40baf4:	ldr	x1, [x1, #48]
  40baf8:	blr	x1
  40bafc:	ldr	w1, [x19, #24]
  40bb00:	mov	x0, x20
  40bb04:	bl	4014e0 <printf@plt>
  40bb08:	b	40bac8 <printf@plt+0xa5e8>
  40bb0c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bb10:	add	x0, x0, #0x4d8
  40bb14:	bl	4014e0 <printf@plt>
  40bb18:	ldr	x0, [x19, #16]
  40bb1c:	ldr	x1, [x0]
  40bb20:	ldr	x1, [x1, #48]
  40bb24:	blr	x1
  40bb28:	b	40bac8 <printf@plt+0xa5e8>
  40bb2c:	stp	x29, x30, [sp, #-32]!
  40bb30:	mov	x29, sp
  40bb34:	stp	x19, x20, [sp, #16]
  40bb38:	mov	x19, x0
  40bb3c:	ldr	x0, [x0, #16]
  40bb40:	ldr	x2, [x0]
  40bb44:	ldr	x2, [x2, #24]
  40bb48:	blr	x2
  40bb4c:	mov	w20, w0
  40bb50:	ldr	x0, [x19, #16]
  40bb54:	ldr	w3, [x19, #24]
  40bb58:	ldr	w2, [x0, #12]
  40bb5c:	ldr	w1, [x19, #12]
  40bb60:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bb64:	add	x0, x0, #0x450
  40bb68:	bl	4014e0 <printf@plt>
  40bb6c:	ldr	x0, [x19, #16]
  40bb70:	ldr	w2, [x0, #12]
  40bb74:	ldr	w1, [x19, #12]
  40bb78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40bb7c:	add	x0, x0, #0xed8
  40bb80:	bl	4014e0 <printf@plt>
  40bb84:	ldr	x0, [x19, #16]
  40bb88:	ldr	w2, [x0, #12]
  40bb8c:	ldr	w1, [x19, #12]
  40bb90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40bb94:	add	x0, x0, #0xef0
  40bb98:	bl	4014e0 <printf@plt>
  40bb9c:	cbnz	w20, 40bbb0 <printf@plt+0xa6d0>
  40bba0:	mov	w0, w20
  40bba4:	ldp	x19, x20, [sp, #16]
  40bba8:	ldp	x29, x30, [sp], #32
  40bbac:	ret
  40bbb0:	ldr	w1, [x19, #24]
  40bbb4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bbb8:	add	x0, x0, #0x520
  40bbbc:	bl	4014e0 <printf@plt>
  40bbc0:	b	40bba0 <printf@plt+0xa6c0>
  40bbc4:	stp	x29, x30, [sp, #-32]!
  40bbc8:	mov	x29, sp
  40bbcc:	str	x19, [sp, #16]
  40bbd0:	mov	x19, x0
  40bbd4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bbd8:	ldr	w0, [x0, #3440]
  40bbdc:	cbz	w0, 40bbf4 <printf@plt+0xa714>
  40bbe0:	cmp	w0, #0x1
  40bbe4:	b.eq	40bc18 <printf@plt+0xa738>  // b.none
  40bbe8:	ldr	x19, [sp, #16]
  40bbec:	ldp	x29, x30, [sp], #32
  40bbf0:	ret
  40bbf4:	ldr	w1, [x19, #24]
  40bbf8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40bbfc:	add	x0, x0, #0xfc0
  40bc00:	bl	4014e0 <printf@plt>
  40bc04:	ldr	x0, [x19, #16]
  40bc08:	ldr	x1, [x0]
  40bc0c:	ldr	x1, [x1, #48]
  40bc10:	blr	x1
  40bc14:	b	40bbe8 <printf@plt+0xa708>
  40bc18:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bc1c:	add	x0, x0, #0x530
  40bc20:	bl	4014e0 <printf@plt>
  40bc24:	ldr	x0, [x19, #16]
  40bc28:	ldr	x1, [x0]
  40bc2c:	ldr	x1, [x1, #48]
  40bc30:	blr	x1
  40bc34:	b	40bbe8 <printf@plt+0xa708>
  40bc38:	stp	x29, x30, [sp, #-32]!
  40bc3c:	mov	x29, sp
  40bc40:	stp	x19, x20, [sp, #16]
  40bc44:	mov	x19, x0
  40bc48:	ldr	x0, [x0, #16]
  40bc4c:	ldr	x2, [x0]
  40bc50:	ldr	x2, [x2, #24]
  40bc54:	blr	x2
  40bc58:	mov	w20, w0
  40bc5c:	ldr	x0, [x19, #16]
  40bc60:	ldr	w2, [x0, #12]
  40bc64:	ldr	w1, [x19, #12]
  40bc68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40bc6c:	add	x0, x0, #0xec0
  40bc70:	bl	4014e0 <printf@plt>
  40bc74:	ldr	x0, [x19, #16]
  40bc78:	ldr	w2, [x0, #12]
  40bc7c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40bc80:	ldr	w4, [x0, #1112]
  40bc84:	mov	w3, w2
  40bc88:	ldr	w1, [x19, #12]
  40bc8c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bc90:	add	x0, x0, #0x578
  40bc94:	bl	4014e0 <printf@plt>
  40bc98:	ldr	w1, [x19, #12]
  40bc9c:	ldr	x0, [x19, #16]
  40bca0:	mov	w3, w1
  40bca4:	ldr	w2, [x0, #12]
  40bca8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bcac:	add	x0, x0, #0x5a0
  40bcb0:	bl	4014e0 <printf@plt>
  40bcb4:	ldr	w1, [x19, #12]
  40bcb8:	ldr	x0, [x19, #16]
  40bcbc:	mov	w3, w1
  40bcc0:	ldr	w2, [x0, #12]
  40bcc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bcc8:	add	x0, x0, #0x5c0
  40bccc:	bl	4014e0 <printf@plt>
  40bcd0:	mov	w0, w20
  40bcd4:	ldp	x19, x20, [sp, #16]
  40bcd8:	ldp	x29, x30, [sp], #32
  40bcdc:	ret
  40bce0:	stp	x29, x30, [sp, #-32]!
  40bce4:	mov	x29, sp
  40bce8:	str	x19, [sp, #16]
  40bcec:	mov	x19, x0
  40bcf0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bcf4:	ldr	w0, [x0, #3440]
  40bcf8:	cbz	w0, 40bd24 <printf@plt+0xa844>
  40bcfc:	ldr	x0, [x19, #16]
  40bd00:	ldr	x1, [x0]
  40bd04:	ldr	x1, [x1, #48]
  40bd08:	blr	x1
  40bd0c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd10:	ldr	w0, [x0, #3440]
  40bd14:	cbz	w0, 40bd38 <printf@plt+0xa858>
  40bd18:	ldr	x19, [sp, #16]
  40bd1c:	ldp	x29, x30, [sp], #32
  40bd20:	ret
  40bd24:	ldr	w1, [x19, #12]
  40bd28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40bd2c:	add	x0, x0, #0xb78
  40bd30:	bl	4014e0 <printf@plt>
  40bd34:	b	40bcfc <printf@plt+0xa81c>
  40bd38:	ldr	w1, [x19, #12]
  40bd3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bd40:	add	x0, x0, #0x5e0
  40bd44:	bl	4014e0 <printf@plt>
  40bd48:	b	40bd18 <printf@plt+0xa838>
  40bd4c:	stp	x29, x30, [sp, #-32]!
  40bd50:	mov	x29, sp
  40bd54:	stp	x19, x20, [sp, #16]
  40bd58:	mov	x19, x0
  40bd5c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd60:	ldr	x3, [x20, #3424]
  40bd64:	mov	x2, #0x2                   	// #2
  40bd68:	mov	x1, #0x1                   	// #1
  40bd6c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bd70:	add	x0, x0, #0x6d8
  40bd74:	bl	401470 <fwrite@plt>
  40bd78:	ldr	x0, [x19, #16]
  40bd7c:	ldr	x1, [x0]
  40bd80:	ldr	x1, [x1]
  40bd84:	blr	x1
  40bd88:	ldr	x3, [x20, #3424]
  40bd8c:	mov	x2, #0xc                   	// #12
  40bd90:	mov	x1, #0x1                   	// #1
  40bd94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bd98:	add	x0, x0, #0x5f0
  40bd9c:	bl	401470 <fwrite@plt>
  40bda0:	ldr	x0, [x19, #24]
  40bda4:	ldr	x1, [x0]
  40bda8:	ldr	x1, [x1]
  40bdac:	blr	x1
  40bdb0:	ldr	x3, [x20, #3424]
  40bdb4:	mov	x2, #0x2                   	// #2
  40bdb8:	mov	x1, #0x1                   	// #1
  40bdbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40bdc0:	add	x0, x0, #0x510
  40bdc4:	bl	401470 <fwrite@plt>
  40bdc8:	ldp	x19, x20, [sp, #16]
  40bdcc:	ldp	x29, x30, [sp], #32
  40bdd0:	ret
  40bdd4:	stp	x29, x30, [sp, #-16]!
  40bdd8:	mov	x29, sp
  40bddc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bde0:	ldr	x3, [x0, #3424]
  40bde4:	mov	x2, #0xf                   	// #15
  40bde8:	mov	x1, #0x1                   	// #1
  40bdec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bdf0:	add	x0, x0, #0x600
  40bdf4:	bl	401470 <fwrite@plt>
  40bdf8:	ldp	x29, x30, [sp], #16
  40bdfc:	ret
  40be00:	stp	x29, x30, [sp, #-32]!
  40be04:	mov	x29, sp
  40be08:	stp	x19, x20, [sp, #16]
  40be0c:	mov	x19, x0
  40be10:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be14:	ldr	x3, [x20, #3424]
  40be18:	mov	x2, #0x2                   	// #2
  40be1c:	mov	x1, #0x1                   	// #1
  40be20:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40be24:	add	x0, x0, #0x6d8
  40be28:	bl	401470 <fwrite@plt>
  40be2c:	ldr	x0, [x19, #16]
  40be30:	ldr	x1, [x0]
  40be34:	ldr	x1, [x1]
  40be38:	blr	x1
  40be3c:	ldr	x3, [x20, #3424]
  40be40:	mov	x2, #0x6                   	// #6
  40be44:	mov	x1, #0x1                   	// #1
  40be48:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40be4c:	add	x0, x0, #0x610
  40be50:	bl	401470 <fwrite@plt>
  40be54:	ldp	x19, x20, [sp, #16]
  40be58:	ldp	x29, x30, [sp], #32
  40be5c:	ret
  40be60:	stp	x29, x30, [sp, #-32]!
  40be64:	mov	x29, sp
  40be68:	stp	x19, x20, [sp, #16]
  40be6c:	mov	x19, x0
  40be70:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be74:	ldr	x3, [x20, #3424]
  40be78:	mov	x2, #0x2                   	// #2
  40be7c:	mov	x1, #0x1                   	// #1
  40be80:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40be84:	add	x0, x0, #0x6d8
  40be88:	bl	401470 <fwrite@plt>
  40be8c:	ldr	x0, [x19, #16]
  40be90:	ldr	x1, [x0]
  40be94:	ldr	x1, [x1]
  40be98:	blr	x1
  40be9c:	ldr	x3, [x20, #3424]
  40bea0:	mov	x2, #0xd                   	// #13
  40bea4:	mov	x1, #0x1                   	// #1
  40bea8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40beac:	add	x0, x0, #0x618
  40beb0:	bl	401470 <fwrite@plt>
  40beb4:	ldr	x0, [x19, #24]
  40beb8:	ldr	x1, [x0]
  40bebc:	ldr	x1, [x1]
  40bec0:	blr	x1
  40bec4:	ldr	x3, [x20, #3424]
  40bec8:	mov	x2, #0x2                   	// #2
  40becc:	mov	x1, #0x1                   	// #1
  40bed0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40bed4:	add	x0, x0, #0x510
  40bed8:	bl	401470 <fwrite@plt>
  40bedc:	ldp	x19, x20, [sp, #16]
  40bee0:	ldp	x29, x30, [sp], #32
  40bee4:	ret
  40bee8:	stp	x29, x30, [sp, #-16]!
  40beec:	mov	x29, sp
  40bef0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bef4:	ldr	x3, [x0, #3424]
  40bef8:	mov	x2, #0x10                  	// #16
  40befc:	mov	x1, #0x1                   	// #1
  40bf00:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bf04:	add	x0, x0, #0x628
  40bf08:	bl	401470 <fwrite@plt>
  40bf0c:	ldp	x29, x30, [sp], #16
  40bf10:	ret
  40bf14:	stp	x29, x30, [sp, #-32]!
  40bf18:	mov	x29, sp
  40bf1c:	stp	x19, x20, [sp, #16]
  40bf20:	mov	x19, x0
  40bf24:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf28:	ldr	x3, [x20, #3424]
  40bf2c:	mov	x2, #0x2                   	// #2
  40bf30:	mov	x1, #0x1                   	// #1
  40bf34:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bf38:	add	x0, x0, #0x6d8
  40bf3c:	bl	401470 <fwrite@plt>
  40bf40:	ldr	x0, [x19, #16]
  40bf44:	ldr	x1, [x0]
  40bf48:	ldr	x1, [x1]
  40bf4c:	blr	x1
  40bf50:	ldr	x3, [x20, #3424]
  40bf54:	mov	x2, #0x8                   	// #8
  40bf58:	mov	x1, #0x1                   	// #1
  40bf5c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bf60:	add	x0, x0, #0x640
  40bf64:	bl	401470 <fwrite@plt>
  40bf68:	ldp	x19, x20, [sp, #16]
  40bf6c:	ldp	x29, x30, [sp], #32
  40bf70:	ret
  40bf74:	stp	x29, x30, [sp, #-32]!
  40bf78:	mov	x29, sp
  40bf7c:	stp	x19, x20, [sp, #16]
  40bf80:	mov	x19, x0
  40bf84:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf88:	ldr	x3, [x20, #3424]
  40bf8c:	mov	x2, #0x6                   	// #6
  40bf90:	mov	x1, #0x1                   	// #1
  40bf94:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bf98:	add	x0, x0, #0x650
  40bf9c:	bl	401470 <fwrite@plt>
  40bfa0:	ldr	x0, [x19, #16]
  40bfa4:	ldr	x1, [x0]
  40bfa8:	ldr	x1, [x1]
  40bfac:	blr	x1
  40bfb0:	ldr	x3, [x20, #3424]
  40bfb4:	mov	x2, #0x2                   	// #2
  40bfb8:	mov	x1, #0x1                   	// #1
  40bfbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40bfc0:	add	x0, x0, #0x510
  40bfc4:	bl	401470 <fwrite@plt>
  40bfc8:	ldp	x19, x20, [sp, #16]
  40bfcc:	ldp	x29, x30, [sp], #32
  40bfd0:	ret
  40bfd4:	stp	x29, x30, [sp, #-32]!
  40bfd8:	mov	x29, sp
  40bfdc:	stp	x19, x20, [sp, #16]
  40bfe0:	mov	x19, x0
  40bfe4:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bfe8:	ldr	x3, [x20, #3424]
  40bfec:	mov	x2, #0xa                   	// #10
  40bff0:	mov	x1, #0x1                   	// #1
  40bff4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40bff8:	add	x0, x0, #0x658
  40bffc:	bl	401470 <fwrite@plt>
  40c000:	ldr	x0, [x19, #16]
  40c004:	ldr	x1, [x0]
  40c008:	ldr	x1, [x1]
  40c00c:	blr	x1
  40c010:	ldr	x3, [x20, #3424]
  40c014:	mov	x2, #0x2                   	// #2
  40c018:	mov	x1, #0x1                   	// #1
  40c01c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40c020:	add	x0, x0, #0x510
  40c024:	bl	401470 <fwrite@plt>
  40c028:	ldp	x19, x20, [sp, #16]
  40c02c:	ldp	x29, x30, [sp], #32
  40c030:	ret
  40c034:	stp	x29, x30, [sp, #-48]!
  40c038:	mov	x29, sp
  40c03c:	stp	x19, x20, [sp, #16]
  40c040:	str	x21, [sp, #32]
  40c044:	mov	x19, x0
  40c048:	mov	w0, w1
  40c04c:	ldr	x20, [x19, #16]
  40c050:	ldr	x1, [x20]
  40c054:	ldr	x21, [x1, #24]
  40c058:	bl	405b68 <printf@plt+0x4688>
  40c05c:	mov	w1, w0
  40c060:	mov	x0, x20
  40c064:	blr	x21
  40c068:	mov	w20, w0
  40c06c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40c070:	ldr	w3, [x0, #1096]
  40c074:	ldr	x0, [x19, #16]
  40c078:	add	w3, w3, w3, lsl #2
  40c07c:	ldr	w2, [x0, #12]
  40c080:	ldr	w1, [x19, #12]
  40c084:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c088:	add	x0, x0, #0x668
  40c08c:	bl	4014e0 <printf@plt>
  40c090:	ldr	x0, [x19, #16]
  40c094:	ldr	w2, [x0, #12]
  40c098:	ldr	w1, [x19, #12]
  40c09c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40c0a0:	add	x0, x0, #0xec0
  40c0a4:	bl	4014e0 <printf@plt>
  40c0a8:	ldr	x0, [x19, #16]
  40c0ac:	ldr	w2, [x0, #12]
  40c0b0:	ldr	w1, [x19, #12]
  40c0b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40c0b8:	add	x0, x0, #0xef0
  40c0bc:	bl	4014e0 <printf@plt>
  40c0c0:	mov	w0, w20
  40c0c4:	ldp	x19, x20, [sp, #16]
  40c0c8:	ldr	x21, [sp, #32]
  40c0cc:	ldp	x29, x30, [sp], #48
  40c0d0:	ret
  40c0d4:	stp	x29, x30, [sp, #-32]!
  40c0d8:	mov	x29, sp
  40c0dc:	str	x19, [sp, #16]
  40c0e0:	mov	x19, x0
  40c0e4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c0e8:	add	x0, x0, #0xc10
  40c0ec:	str	x0, [x19]
  40c0f0:	ldr	x0, [x19, #24]
  40c0f4:	bl	4012c0 <free@plt>
  40c0f8:	mov	x0, x19
  40c0fc:	bl	40656c <printf@plt+0x508c>
  40c100:	ldr	x19, [sp, #16]
  40c104:	ldp	x29, x30, [sp], #32
  40c108:	ret
  40c10c:	stp	x29, x30, [sp, #-32]!
  40c110:	mov	x29, sp
  40c114:	str	x19, [sp, #16]
  40c118:	mov	x19, x0
  40c11c:	bl	40c0d4 <printf@plt+0xabf4>
  40c120:	mov	x1, #0x20                  	// #32
  40c124:	mov	x0, x19
  40c128:	bl	411658 <_ZdlPvm@@Base>
  40c12c:	ldr	x19, [sp, #16]
  40c130:	ldp	x29, x30, [sp], #32
  40c134:	ret
  40c138:	stp	x29, x30, [sp, #-32]!
  40c13c:	mov	x29, sp
  40c140:	str	x19, [sp, #16]
  40c144:	mov	x19, x0
  40c148:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c14c:	add	x0, x0, #0xc98
  40c150:	str	x0, [x19]
  40c154:	ldr	x0, [x19, #24]
  40c158:	bl	4012c0 <free@plt>
  40c15c:	mov	x0, x19
  40c160:	bl	40656c <printf@plt+0x508c>
  40c164:	ldr	x19, [sp, #16]
  40c168:	ldp	x29, x30, [sp], #32
  40c16c:	ret
  40c170:	stp	x29, x30, [sp, #-32]!
  40c174:	mov	x29, sp
  40c178:	str	x19, [sp, #16]
  40c17c:	mov	x19, x0
  40c180:	bl	40c138 <printf@plt+0xac58>
  40c184:	mov	x1, #0x20                  	// #32
  40c188:	mov	x0, x19
  40c18c:	bl	411658 <_ZdlPvm@@Base>
  40c190:	ldr	x19, [sp, #16]
  40c194:	ldp	x29, x30, [sp], #32
  40c198:	ret
  40c19c:	stp	x29, x30, [sp, #-32]!
  40c1a0:	mov	x29, sp
  40c1a4:	stp	x19, x20, [sp, #16]
  40c1a8:	mov	x19, x0
  40c1ac:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c1b0:	ldr	x2, [x0, #24]
  40c1b4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c1b8:	add	x1, x1, #0x680
  40c1bc:	ldr	x0, [x20, #3424]
  40c1c0:	bl	401270 <fprintf@plt>
  40c1c4:	ldr	x0, [x19, #16]
  40c1c8:	ldr	x1, [x0]
  40c1cc:	ldr	x1, [x1]
  40c1d0:	blr	x1
  40c1d4:	ldr	x3, [x20, #3424]
  40c1d8:	mov	x2, #0x2                   	// #2
  40c1dc:	mov	x1, #0x1                   	// #1
  40c1e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40c1e4:	add	x0, x0, #0x510
  40c1e8:	bl	401470 <fwrite@plt>
  40c1ec:	ldp	x19, x20, [sp, #16]
  40c1f0:	ldp	x29, x30, [sp], #32
  40c1f4:	ret
  40c1f8:	stp	x29, x30, [sp, #-32]!
  40c1fc:	mov	x29, sp
  40c200:	stp	x19, x20, [sp, #16]
  40c204:	mov	x19, x0
  40c208:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c20c:	ldr	x2, [x0, #24]
  40c210:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c214:	add	x1, x1, #0x690
  40c218:	ldr	x0, [x20, #3424]
  40c21c:	bl	401270 <fprintf@plt>
  40c220:	ldr	x0, [x19, #16]
  40c224:	ldr	x1, [x0]
  40c228:	ldr	x1, [x1]
  40c22c:	blr	x1
  40c230:	ldr	x3, [x20, #3424]
  40c234:	mov	x2, #0x2                   	// #2
  40c238:	mov	x1, #0x1                   	// #1
  40c23c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40c240:	add	x0, x0, #0x510
  40c244:	bl	401470 <fwrite@plt>
  40c248:	ldp	x19, x20, [sp, #16]
  40c24c:	ldp	x29, x30, [sp], #32
  40c250:	ret
  40c254:	stp	x29, x30, [sp, #-32]!
  40c258:	mov	x29, sp
  40c25c:	str	x19, [sp, #16]
  40c260:	mov	x19, x0
  40c264:	ldr	w2, [x0, #24]
  40c268:	tbnz	w2, #31, 40c2b8 <printf@plt+0xadd8>
  40c26c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c270:	add	x1, x1, #0x6a0
  40c274:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c278:	ldr	x0, [x0, #3424]
  40c27c:	bl	401270 <fprintf@plt>
  40c280:	ldr	x0, [x19, #16]
  40c284:	ldr	x1, [x0]
  40c288:	ldr	x1, [x1]
  40c28c:	blr	x1
  40c290:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c294:	ldr	x3, [x0, #3424]
  40c298:	mov	x2, #0x2                   	// #2
  40c29c:	mov	x1, #0x1                   	// #1
  40c2a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40c2a4:	add	x0, x0, #0x510
  40c2a8:	bl	401470 <fwrite@plt>
  40c2ac:	ldr	x19, [sp, #16]
  40c2b0:	ldp	x29, x30, [sp], #32
  40c2b4:	ret
  40c2b8:	neg	w2, w2
  40c2bc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c2c0:	add	x1, x1, #0x6b0
  40c2c4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c2c8:	ldr	x0, [x0, #3424]
  40c2cc:	bl	401270 <fprintf@plt>
  40c2d0:	b	40c280 <printf@plt+0xada0>
  40c2d4:	stp	x29, x30, [sp, #-32]!
  40c2d8:	mov	x29, sp
  40c2dc:	str	x19, [sp, #16]
  40c2e0:	mov	x19, x0
  40c2e4:	ldr	w2, [x0, #24]
  40c2e8:	tbnz	w2, #31, 40c338 <printf@plt+0xae58>
  40c2ec:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c2f0:	add	x1, x1, #0x6c0
  40c2f4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c2f8:	ldr	x0, [x0, #3424]
  40c2fc:	bl	401270 <fprintf@plt>
  40c300:	ldr	x0, [x19, #16]
  40c304:	ldr	x1, [x0]
  40c308:	ldr	x1, [x1]
  40c30c:	blr	x1
  40c310:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c314:	ldr	x3, [x0, #3424]
  40c318:	mov	x2, #0x2                   	// #2
  40c31c:	mov	x1, #0x1                   	// #1
  40c320:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40c324:	add	x0, x0, #0x510
  40c328:	bl	401470 <fwrite@plt>
  40c32c:	ldr	x19, [sp, #16]
  40c330:	ldp	x29, x30, [sp], #32
  40c334:	ret
  40c338:	neg	w2, w2
  40c33c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c340:	add	x1, x1, #0x6d0
  40c344:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c348:	ldr	x0, [x0, #3424]
  40c34c:	bl	401270 <fprintf@plt>
  40c350:	b	40c300 <printf@plt+0xae20>
  40c354:	stp	x29, x30, [sp, #-48]!
  40c358:	mov	x29, sp
  40c35c:	stp	x19, x20, [sp, #16]
  40c360:	str	x21, [sp, #32]
  40c364:	mov	x21, x0
  40c368:	mov	x20, x1
  40c36c:	mov	x0, #0x20                  	// #32
  40c370:	bl	4115e8 <_Znwm@@Base>
  40c374:	mov	x19, x0
  40c378:	mov	x1, x21
  40c37c:	bl	406530 <printf@plt+0x5050>
  40c380:	b	40c39c <printf@plt+0xaebc>
  40c384:	mov	x20, x0
  40c388:	mov	x1, #0x20                  	// #32
  40c38c:	mov	x0, x19
  40c390:	bl	411658 <_ZdlPvm@@Base>
  40c394:	mov	x0, x20
  40c398:	bl	401480 <_Unwind_Resume@plt>
  40c39c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c3a0:	add	x0, x0, #0x8e0
  40c3a4:	str	x0, [x19]
  40c3a8:	str	x20, [x19, #24]
  40c3ac:	mov	x0, x19
  40c3b0:	ldp	x19, x20, [sp, #16]
  40c3b4:	ldr	x21, [sp, #32]
  40c3b8:	ldp	x29, x30, [sp], #48
  40c3bc:	ret
  40c3c0:	stp	x29, x30, [sp, #-32]!
  40c3c4:	mov	x29, sp
  40c3c8:	stp	x19, x20, [sp, #16]
  40c3cc:	mov	x19, x0
  40c3d0:	mov	x20, x2
  40c3d4:	bl	406530 <printf@plt+0x5050>
  40c3d8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c3dc:	add	x0, x0, #0x8e0
  40c3e0:	str	x0, [x19]
  40c3e4:	str	x20, [x19, #24]
  40c3e8:	ldp	x19, x20, [sp, #16]
  40c3ec:	ldp	x29, x30, [sp], #32
  40c3f0:	ret
  40c3f4:	stp	x29, x30, [sp, #-32]!
  40c3f8:	mov	x29, sp
  40c3fc:	str	x19, [sp, #16]
  40c400:	mov	x19, x0
  40c404:	bl	405f6c <printf@plt+0x4a8c>
  40c408:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c40c:	add	x0, x0, #0x968
  40c410:	str	x0, [x19]
  40c414:	ldr	x19, [sp, #16]
  40c418:	ldp	x29, x30, [sp], #32
  40c41c:	ret
  40c420:	stp	x29, x30, [sp, #-32]!
  40c424:	mov	x29, sp
  40c428:	str	x19, [sp, #16]
  40c42c:	mov	x19, x0
  40c430:	bl	406530 <printf@plt+0x5050>
  40c434:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c438:	add	x0, x0, #0x9f0
  40c43c:	str	x0, [x19]
  40c440:	ldr	x19, [sp, #16]
  40c444:	ldp	x29, x30, [sp], #32
  40c448:	ret
  40c44c:	stp	x29, x30, [sp, #-48]!
  40c450:	mov	x29, sp
  40c454:	stp	x19, x20, [sp, #16]
  40c458:	mov	x20, x0
  40c45c:	ldr	x1, [x0]
  40c460:	ldr	x1, [x1, #72]
  40c464:	blr	x1
  40c468:	cbz	w0, 40c4b8 <printf@plt+0xafd8>
  40c46c:	str	x21, [sp, #32]
  40c470:	mov	x0, #0x10                  	// #16
  40c474:	bl	4115e8 <_Znwm@@Base>
  40c478:	mov	x21, x0
  40c47c:	bl	40c3f4 <printf@plt+0xaf14>
  40c480:	mov	x0, #0x20                  	// #32
  40c484:	bl	4115e8 <_Znwm@@Base>
  40c488:	mov	x19, x0
  40c48c:	mov	x1, x20
  40c490:	bl	406530 <printf@plt+0x5050>
  40c494:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c498:	add	x0, x0, #0x8e0
  40c49c:	str	x0, [x19]
  40c4a0:	str	x21, [x19, #24]
  40c4a4:	ldr	x21, [sp, #32]
  40c4a8:	mov	x0, x19
  40c4ac:	ldp	x19, x20, [sp, #16]
  40c4b0:	ldp	x29, x30, [sp], #48
  40c4b4:	ret
  40c4b8:	mov	x0, #0x18                  	// #24
  40c4bc:	bl	4115e8 <_Znwm@@Base>
  40c4c0:	mov	x19, x0
  40c4c4:	mov	x1, x20
  40c4c8:	bl	40c420 <printf@plt+0xaf40>
  40c4cc:	b	40c4a8 <printf@plt+0xafc8>
  40c4d0:	mov	x19, x0
  40c4d4:	mov	x1, #0x10                  	// #16
  40c4d8:	mov	x0, x21
  40c4dc:	bl	411658 <_ZdlPvm@@Base>
  40c4e0:	mov	x0, x19
  40c4e4:	bl	401480 <_Unwind_Resume@plt>
  40c4e8:	mov	x20, x0
  40c4ec:	mov	x1, #0x20                  	// #32
  40c4f0:	mov	x0, x19
  40c4f4:	bl	411658 <_ZdlPvm@@Base>
  40c4f8:	mov	x0, x20
  40c4fc:	bl	401480 <_Unwind_Resume@plt>
  40c500:	str	x21, [sp, #32]
  40c504:	mov	x20, x0
  40c508:	mov	x1, #0x18                  	// #24
  40c50c:	mov	x0, x19
  40c510:	bl	411658 <_ZdlPvm@@Base>
  40c514:	mov	x0, x20
  40c518:	bl	401480 <_Unwind_Resume@plt>
  40c51c:	stp	x29, x30, [sp, #-48]!
  40c520:	mov	x29, sp
  40c524:	stp	x19, x20, [sp, #16]
  40c528:	str	x21, [sp, #32]
  40c52c:	mov	x21, x0
  40c530:	mov	x20, x1
  40c534:	mov	x0, #0x20                  	// #32
  40c538:	bl	4115e8 <_Znwm@@Base>
  40c53c:	mov	x19, x0
  40c540:	mov	x1, x21
  40c544:	bl	406530 <printf@plt+0x5050>
  40c548:	b	40c564 <printf@plt+0xb084>
  40c54c:	mov	x20, x0
  40c550:	mov	x1, #0x20                  	// #32
  40c554:	mov	x0, x19
  40c558:	bl	411658 <_ZdlPvm@@Base>
  40c55c:	mov	x0, x20
  40c560:	bl	401480 <_Unwind_Resume@plt>
  40c564:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c568:	add	x0, x0, #0xa78
  40c56c:	str	x0, [x19]
  40c570:	str	x20, [x19, #24]
  40c574:	mov	x0, x19
  40c578:	ldp	x19, x20, [sp, #16]
  40c57c:	ldr	x21, [sp, #32]
  40c580:	ldp	x29, x30, [sp], #48
  40c584:	ret
  40c588:	stp	x29, x30, [sp, #-32]!
  40c58c:	mov	x29, sp
  40c590:	stp	x19, x20, [sp, #16]
  40c594:	mov	x19, x0
  40c598:	mov	x20, x2
  40c59c:	bl	406530 <printf@plt+0x5050>
  40c5a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c5a4:	add	x0, x0, #0xa78
  40c5a8:	str	x0, [x19]
  40c5ac:	str	x20, [x19, #24]
  40c5b0:	ldp	x19, x20, [sp, #16]
  40c5b4:	ldp	x29, x30, [sp], #32
  40c5b8:	ret
  40c5bc:	stp	x29, x30, [sp, #-32]!
  40c5c0:	mov	x29, sp
  40c5c4:	str	x19, [sp, #16]
  40c5c8:	mov	x19, x0
  40c5cc:	bl	405f6c <printf@plt+0x4a8c>
  40c5d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c5d4:	add	x0, x0, #0xb00
  40c5d8:	str	x0, [x19]
  40c5dc:	ldr	x19, [sp, #16]
  40c5e0:	ldp	x29, x30, [sp], #32
  40c5e4:	ret
  40c5e8:	stp	x29, x30, [sp, #-32]!
  40c5ec:	mov	x29, sp
  40c5f0:	str	x19, [sp, #16]
  40c5f4:	mov	x19, x0
  40c5f8:	bl	406530 <printf@plt+0x5050>
  40c5fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c600:	add	x0, x0, #0xb88
  40c604:	str	x0, [x19]
  40c608:	ldr	x19, [sp, #16]
  40c60c:	ldp	x29, x30, [sp], #32
  40c610:	ret
  40c614:	stp	x29, x30, [sp, #-48]!
  40c618:	mov	x29, sp
  40c61c:	stp	x19, x20, [sp, #16]
  40c620:	mov	x20, x0
  40c624:	ldr	x1, [x0]
  40c628:	ldr	x1, [x1, #72]
  40c62c:	blr	x1
  40c630:	cbz	w0, 40c680 <printf@plt+0xb1a0>
  40c634:	str	x21, [sp, #32]
  40c638:	mov	x0, #0x10                  	// #16
  40c63c:	bl	4115e8 <_Znwm@@Base>
  40c640:	mov	x21, x0
  40c644:	bl	40c5bc <printf@plt+0xb0dc>
  40c648:	mov	x0, #0x20                  	// #32
  40c64c:	bl	4115e8 <_Znwm@@Base>
  40c650:	mov	x19, x0
  40c654:	mov	x1, x20
  40c658:	bl	406530 <printf@plt+0x5050>
  40c65c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c660:	add	x0, x0, #0xa78
  40c664:	str	x0, [x19]
  40c668:	str	x21, [x19, #24]
  40c66c:	ldr	x21, [sp, #32]
  40c670:	mov	x0, x19
  40c674:	ldp	x19, x20, [sp, #16]
  40c678:	ldp	x29, x30, [sp], #48
  40c67c:	ret
  40c680:	mov	x0, #0x18                  	// #24
  40c684:	bl	4115e8 <_Znwm@@Base>
  40c688:	mov	x19, x0
  40c68c:	mov	x1, x20
  40c690:	bl	40c5e8 <printf@plt+0xb108>
  40c694:	b	40c670 <printf@plt+0xb190>
  40c698:	mov	x19, x0
  40c69c:	mov	x1, #0x10                  	// #16
  40c6a0:	mov	x0, x21
  40c6a4:	bl	411658 <_ZdlPvm@@Base>
  40c6a8:	mov	x0, x19
  40c6ac:	bl	401480 <_Unwind_Resume@plt>
  40c6b0:	mov	x20, x0
  40c6b4:	mov	x1, #0x20                  	// #32
  40c6b8:	mov	x0, x19
  40c6bc:	bl	411658 <_ZdlPvm@@Base>
  40c6c0:	mov	x0, x20
  40c6c4:	bl	401480 <_Unwind_Resume@plt>
  40c6c8:	str	x21, [sp, #32]
  40c6cc:	mov	x20, x0
  40c6d0:	mov	x1, #0x18                  	// #24
  40c6d4:	mov	x0, x19
  40c6d8:	bl	411658 <_ZdlPvm@@Base>
  40c6dc:	mov	x0, x20
  40c6e0:	bl	401480 <_Unwind_Resume@plt>
  40c6e4:	stp	x29, x30, [sp, #-32]!
  40c6e8:	mov	x29, sp
  40c6ec:	stp	x19, x20, [sp, #16]
  40c6f0:	mov	x19, x0
  40c6f4:	mov	x20, x1
  40c6f8:	mov	x1, x2
  40c6fc:	bl	406530 <printf@plt+0x5050>
  40c700:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c704:	add	x0, x0, #0xc10
  40c708:	str	x0, [x19]
  40c70c:	str	x20, [x19, #24]
  40c710:	ldp	x19, x20, [sp, #16]
  40c714:	ldp	x29, x30, [sp], #32
  40c718:	ret
  40c71c:	stp	x29, x30, [sp, #-32]!
  40c720:	mov	x29, sp
  40c724:	stp	x19, x20, [sp, #16]
  40c728:	mov	x19, x0
  40c72c:	mov	x20, x1
  40c730:	mov	x1, x2
  40c734:	bl	406530 <printf@plt+0x5050>
  40c738:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c73c:	add	x0, x0, #0xc98
  40c740:	str	x0, [x19]
  40c744:	str	x20, [x19, #24]
  40c748:	ldp	x19, x20, [sp, #16]
  40c74c:	ldp	x29, x30, [sp], #32
  40c750:	ret
  40c754:	stp	x29, x30, [sp, #-32]!
  40c758:	mov	x29, sp
  40c75c:	str	x19, [sp, #16]
  40c760:	mov	x19, x0
  40c764:	bl	406530 <printf@plt+0x5050>
  40c768:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c76c:	add	x0, x0, #0xd20
  40c770:	str	x0, [x19]
  40c774:	ldr	x19, [sp, #16]
  40c778:	ldp	x29, x30, [sp], #32
  40c77c:	ret
  40c780:	stp	x29, x30, [sp, #-32]!
  40c784:	mov	x29, sp
  40c788:	stp	x19, x20, [sp, #16]
  40c78c:	mov	x19, x0
  40c790:	mov	w20, w1
  40c794:	mov	x1, x2
  40c798:	bl	406530 <printf@plt+0x5050>
  40c79c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c7a0:	add	x0, x0, #0xda8
  40c7a4:	str	x0, [x19]
  40c7a8:	str	w20, [x19, #24]
  40c7ac:	ldp	x19, x20, [sp, #16]
  40c7b0:	ldp	x29, x30, [sp], #32
  40c7b4:	ret
  40c7b8:	stp	x29, x30, [sp, #-32]!
  40c7bc:	mov	x29, sp
  40c7c0:	stp	x19, x20, [sp, #16]
  40c7c4:	mov	x19, x0
  40c7c8:	mov	w20, w1
  40c7cc:	mov	x1, x2
  40c7d0:	bl	406530 <printf@plt+0x5050>
  40c7d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c7d8:	add	x0, x0, #0xe30
  40c7dc:	str	x0, [x19]
  40c7e0:	str	w20, [x19, #24]
  40c7e4:	ldp	x19, x20, [sp, #16]
  40c7e8:	ldp	x29, x30, [sp], #32
  40c7ec:	ret
  40c7f0:	stp	x29, x30, [sp, #-32]!
  40c7f4:	mov	x29, sp
  40c7f8:	str	x19, [sp, #16]
  40c7fc:	mov	x19, x0
  40c800:	bl	406530 <printf@plt+0x5050>
  40c804:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40c808:	add	x0, x0, #0xeb8
  40c80c:	str	x0, [x19]
  40c810:	ldr	x19, [sp, #16]
  40c814:	ldp	x29, x30, [sp], #32
  40c818:	ret
  40c81c:	stp	x29, x30, [sp, #-16]!
  40c820:	mov	x29, sp
  40c824:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40c828:	add	x0, x0, #0x6a8
  40c82c:	bl	40fafc <printf@plt+0xe61c>
  40c830:	ldp	x29, x30, [sp], #16
  40c834:	ret
  40c838:	stp	x29, x30, [sp, #-16]!
  40c83c:	mov	x29, sp
  40c840:	bl	4056b4 <printf@plt+0x41d4>
  40c844:	ldp	x29, x30, [sp], #16
  40c848:	ret
  40c84c:	stp	x29, x30, [sp, #-16]!
  40c850:	mov	x29, sp
  40c854:	bl	4056b4 <printf@plt+0x41d4>
  40c858:	ldp	x29, x30, [sp], #16
  40c85c:	ret
  40c860:	stp	x29, x30, [sp, #-16]!
  40c864:	mov	x29, sp
  40c868:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c86c:	add	x1, x1, #0xeb8
  40c870:	str	x1, [x0]
  40c874:	bl	40656c <printf@plt+0x508c>
  40c878:	ldp	x29, x30, [sp], #16
  40c87c:	ret
  40c880:	stp	x29, x30, [sp, #-32]!
  40c884:	mov	x29, sp
  40c888:	str	x19, [sp, #16]
  40c88c:	mov	x19, x0
  40c890:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c894:	add	x1, x1, #0xeb8
  40c898:	str	x1, [x0]
  40c89c:	bl	40656c <printf@plt+0x508c>
  40c8a0:	mov	x1, #0x18                  	// #24
  40c8a4:	mov	x0, x19
  40c8a8:	bl	411658 <_ZdlPvm@@Base>
  40c8ac:	ldr	x19, [sp, #16]
  40c8b0:	ldp	x29, x30, [sp], #32
  40c8b4:	ret
  40c8b8:	stp	x29, x30, [sp, #-16]!
  40c8bc:	mov	x29, sp
  40c8c0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c8c4:	add	x1, x1, #0xe30
  40c8c8:	str	x1, [x0]
  40c8cc:	bl	40656c <printf@plt+0x508c>
  40c8d0:	ldp	x29, x30, [sp], #16
  40c8d4:	ret
  40c8d8:	stp	x29, x30, [sp, #-32]!
  40c8dc:	mov	x29, sp
  40c8e0:	str	x19, [sp, #16]
  40c8e4:	mov	x19, x0
  40c8e8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c8ec:	add	x1, x1, #0xe30
  40c8f0:	str	x1, [x0]
  40c8f4:	bl	40656c <printf@plt+0x508c>
  40c8f8:	mov	x1, #0x20                  	// #32
  40c8fc:	mov	x0, x19
  40c900:	bl	411658 <_ZdlPvm@@Base>
  40c904:	ldr	x19, [sp, #16]
  40c908:	ldp	x29, x30, [sp], #32
  40c90c:	ret
  40c910:	stp	x29, x30, [sp, #-16]!
  40c914:	mov	x29, sp
  40c918:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c91c:	add	x1, x1, #0xda8
  40c920:	str	x1, [x0]
  40c924:	bl	40656c <printf@plt+0x508c>
  40c928:	ldp	x29, x30, [sp], #16
  40c92c:	ret
  40c930:	stp	x29, x30, [sp, #-32]!
  40c934:	mov	x29, sp
  40c938:	str	x19, [sp, #16]
  40c93c:	mov	x19, x0
  40c940:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c944:	add	x1, x1, #0xda8
  40c948:	str	x1, [x0]
  40c94c:	bl	40656c <printf@plt+0x508c>
  40c950:	mov	x1, #0x20                  	// #32
  40c954:	mov	x0, x19
  40c958:	bl	411658 <_ZdlPvm@@Base>
  40c95c:	ldr	x19, [sp, #16]
  40c960:	ldp	x29, x30, [sp], #32
  40c964:	ret
  40c968:	stp	x29, x30, [sp, #-16]!
  40c96c:	mov	x29, sp
  40c970:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c974:	add	x1, x1, #0xd20
  40c978:	str	x1, [x0]
  40c97c:	bl	40656c <printf@plt+0x508c>
  40c980:	ldp	x29, x30, [sp], #16
  40c984:	ret
  40c988:	stp	x29, x30, [sp, #-32]!
  40c98c:	mov	x29, sp
  40c990:	str	x19, [sp, #16]
  40c994:	mov	x19, x0
  40c998:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c99c:	add	x1, x1, #0xd20
  40c9a0:	str	x1, [x0]
  40c9a4:	bl	40656c <printf@plt+0x508c>
  40c9a8:	mov	x1, #0x18                  	// #24
  40c9ac:	mov	x0, x19
  40c9b0:	bl	411658 <_ZdlPvm@@Base>
  40c9b4:	ldr	x19, [sp, #16]
  40c9b8:	ldp	x29, x30, [sp], #32
  40c9bc:	ret
  40c9c0:	stp	x29, x30, [sp, #-16]!
  40c9c4:	mov	x29, sp
  40c9c8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c9cc:	add	x1, x1, #0xb88
  40c9d0:	str	x1, [x0]
  40c9d4:	bl	40656c <printf@plt+0x508c>
  40c9d8:	ldp	x29, x30, [sp], #16
  40c9dc:	ret
  40c9e0:	stp	x29, x30, [sp, #-32]!
  40c9e4:	mov	x29, sp
  40c9e8:	str	x19, [sp, #16]
  40c9ec:	mov	x19, x0
  40c9f0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40c9f4:	add	x1, x1, #0xb88
  40c9f8:	str	x1, [x0]
  40c9fc:	bl	40656c <printf@plt+0x508c>
  40ca00:	mov	x1, #0x18                  	// #24
  40ca04:	mov	x0, x19
  40ca08:	bl	411658 <_ZdlPvm@@Base>
  40ca0c:	ldr	x19, [sp, #16]
  40ca10:	ldp	x29, x30, [sp], #32
  40ca14:	ret
  40ca18:	stp	x29, x30, [sp, #-16]!
  40ca1c:	mov	x29, sp
  40ca20:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40ca24:	add	x1, x1, #0x9f0
  40ca28:	str	x1, [x0]
  40ca2c:	bl	40656c <printf@plt+0x508c>
  40ca30:	ldp	x29, x30, [sp], #16
  40ca34:	ret
  40ca38:	stp	x29, x30, [sp, #-32]!
  40ca3c:	mov	x29, sp
  40ca40:	str	x19, [sp, #16]
  40ca44:	mov	x19, x0
  40ca48:	adrp	x1, 418000 <_ZdlPvm@@Base+0x69a8>
  40ca4c:	add	x1, x1, #0x9f0
  40ca50:	str	x1, [x0]
  40ca54:	bl	40656c <printf@plt+0x508c>
  40ca58:	mov	x1, #0x18                  	// #24
  40ca5c:	mov	x0, x19
  40ca60:	bl	411658 <_ZdlPvm@@Base>
  40ca64:	ldr	x19, [sp, #16]
  40ca68:	ldp	x29, x30, [sp], #32
  40ca6c:	ret
  40ca70:	stp	x29, x30, [sp, #-16]!
  40ca74:	mov	x29, sp
  40ca78:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  40ca7c:	add	x1, x1, #0x8c8
  40ca80:	str	x1, [x0]
  40ca84:	bl	405f98 <printf@plt+0x4ab8>
  40ca88:	ldp	x29, x30, [sp], #16
  40ca8c:	ret
  40ca90:	stp	x29, x30, [sp, #-32]!
  40ca94:	mov	x29, sp
  40ca98:	str	x19, [sp, #16]
  40ca9c:	mov	x19, x0
  40caa0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  40caa4:	add	x1, x1, #0x8c8
  40caa8:	str	x1, [x0]
  40caac:	bl	405f98 <printf@plt+0x4ab8>
  40cab0:	mov	x1, #0x10                  	// #16
  40cab4:	mov	x0, x19
  40cab8:	bl	411658 <_ZdlPvm@@Base>
  40cabc:	ldr	x19, [sp, #16]
  40cac0:	ldp	x29, x30, [sp], #32
  40cac4:	ret
  40cac8:	stp	x29, x30, [sp, #-16]!
  40cacc:	mov	x29, sp
  40cad0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  40cad4:	add	x1, x1, #0x8c8
  40cad8:	str	x1, [x0]
  40cadc:	bl	405f98 <printf@plt+0x4ab8>
  40cae0:	ldp	x29, x30, [sp], #16
  40cae4:	ret
  40cae8:	stp	x29, x30, [sp, #-32]!
  40caec:	mov	x29, sp
  40caf0:	str	x19, [sp, #16]
  40caf4:	mov	x19, x0
  40caf8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x39a8>
  40cafc:	add	x1, x1, #0x8c8
  40cb00:	str	x1, [x0]
  40cb04:	bl	405f98 <printf@plt+0x4ab8>
  40cb08:	mov	x1, #0x10                  	// #16
  40cb0c:	mov	x0, x19
  40cb10:	bl	411658 <_ZdlPvm@@Base>
  40cb14:	ldr	x19, [sp, #16]
  40cb18:	ldp	x29, x30, [sp], #32
  40cb1c:	ret
  40cb20:	stp	x29, x30, [sp, #-16]!
  40cb24:	mov	x29, sp
  40cb28:	ldr	x0, [x0, #32]
  40cb2c:	ldr	x2, [x0]
  40cb30:	ldr	x2, [x2, #112]
  40cb34:	blr	x2
  40cb38:	ldp	x29, x30, [sp], #16
  40cb3c:	ret
  40cb40:	stp	x29, x30, [sp, #-32]!
  40cb44:	mov	x29, sp
  40cb48:	str	x19, [sp, #16]
  40cb4c:	mov	x19, x0
  40cb50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cb54:	add	x0, x0, #0xa08
  40cb58:	str	x0, [x19]
  40cb5c:	ldr	x0, [x19, #16]
  40cb60:	cbz	x0, 40cb68 <printf@plt+0xb688>
  40cb64:	bl	4013c0 <_ZdaPv@plt>
  40cb68:	ldr	x0, [x19, #24]
  40cb6c:	cbz	x0, 40cb74 <printf@plt+0xb694>
  40cb70:	bl	4013c0 <_ZdaPv@plt>
  40cb74:	ldr	x0, [x19, #32]
  40cb78:	cbz	x0, 40cb88 <printf@plt+0xb6a8>
  40cb7c:	ldr	x1, [x0]
  40cb80:	ldr	x1, [x1, #16]
  40cb84:	blr	x1
  40cb88:	mov	x0, x19
  40cb8c:	bl	405f98 <printf@plt+0x4ab8>
  40cb90:	ldr	x19, [sp, #16]
  40cb94:	ldp	x29, x30, [sp], #32
  40cb98:	ret
  40cb9c:	stp	x29, x30, [sp, #-32]!
  40cba0:	mov	x29, sp
  40cba4:	str	x19, [sp, #16]
  40cba8:	mov	x19, x0
  40cbac:	bl	40cb40 <printf@plt+0xb660>
  40cbb0:	mov	x1, #0x28                  	// #40
  40cbb4:	mov	x0, x19
  40cbb8:	bl	411658 <_ZdlPvm@@Base>
  40cbbc:	ldr	x19, [sp, #16]
  40cbc0:	ldp	x29, x30, [sp], #32
  40cbc4:	ret
  40cbc8:	stp	x29, x30, [sp, #-32]!
  40cbcc:	mov	x29, sp
  40cbd0:	str	x19, [sp, #16]
  40cbd4:	mov	x19, x0
  40cbd8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbdc:	ldr	w0, [x0, #3440]
  40cbe0:	cbnz	w0, 40cc28 <printf@plt+0xb748>
  40cbe4:	ldr	x0, [x19, #16]
  40cbe8:	cbz	x0, 40cbfc <printf@plt+0xb71c>
  40cbec:	ldr	w1, [x19, #12]
  40cbf0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cbf4:	add	x0, x0, #0xf30
  40cbf8:	bl	4014e0 <printf@plt>
  40cbfc:	ldr	x0, [x19, #32]
  40cc00:	ldr	x1, [x0]
  40cc04:	ldr	x1, [x1, #48]
  40cc08:	blr	x1
  40cc0c:	ldr	x0, [x19, #24]
  40cc10:	cbz	x0, 40cc30 <printf@plt+0xb750>
  40cc14:	ldr	w1, [x19, #12]
  40cc18:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cc1c:	add	x0, x0, #0xf40
  40cc20:	bl	4014e0 <printf@plt>
  40cc24:	b	40cc30 <printf@plt+0xb750>
  40cc28:	cmp	w0, #0x1
  40cc2c:	b.eq	40cc3c <printf@plt+0xb75c>  // b.none
  40cc30:	ldr	x19, [sp, #16]
  40cc34:	ldp	x29, x30, [sp], #32
  40cc38:	ret
  40cc3c:	ldr	x1, [x19, #16]
  40cc40:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cc44:	add	x0, x0, #0xf50
  40cc48:	bl	4014e0 <printf@plt>
  40cc4c:	ldr	x0, [x19, #32]
  40cc50:	ldr	x1, [x0]
  40cc54:	ldr	x1, [x1, #48]
  40cc58:	blr	x1
  40cc5c:	ldr	x1, [x19, #24]
  40cc60:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cc64:	add	x0, x0, #0xf68
  40cc68:	bl	4014e0 <printf@plt>
  40cc6c:	b	40cc30 <printf@plt+0xb750>
  40cc70:	stp	x29, x30, [sp, #-336]!
  40cc74:	mov	x29, sp
  40cc78:	stp	x19, x20, [sp, #16]
  40cc7c:	stp	x21, x22, [sp, #32]
  40cc80:	stp	x23, x24, [sp, #48]
  40cc84:	mov	x22, x0
  40cc88:	mov	w24, w1
  40cc8c:	mov	w23, w2
  40cc90:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cc94:	add	x0, x0, #0xf80
  40cc98:	bl	401250 <puts@plt>
  40cc9c:	mov	x0, x22
  40cca0:	bl	401260 <strlen@plt>
  40cca4:	mov	w20, #0x0                   	// #0
  40cca8:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ccac:	add	x19, x19, #0x7e0
  40ccb0:	sxtw	x21, w0
  40ccb4:	b	40ccc8 <printf@plt+0xb7e8>
  40ccb8:	add	w20, w20, #0x1
  40ccbc:	add	x19, x19, #0x40
  40ccc0:	cmp	w20, #0x11
  40ccc4:	b.eq	40cfa8 <printf@plt+0xbac8>  // b.none
  40ccc8:	mov	x2, x21
  40cccc:	ldr	x1, [x19]
  40ccd0:	mov	x0, x22
  40ccd4:	bl	401360 <strncmp@plt>
  40ccd8:	cbnz	w0, 40ccb8 <printf@plt+0xb7d8>
  40ccdc:	ldr	w3, [x19, #8]
  40cce0:	tst	w23, w3
  40cce4:	b.eq	40ccb8 <printf@plt+0xb7d8>  // b.none
  40cce8:	cmp	w20, #0x10
  40ccec:	b.gt	40cfa8 <printf@plt+0xbac8>
  40ccf0:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x12a0>
  40ccf4:	ldr	x1, [x0, #3664]
  40ccf8:	ldr	x2, [x19, #16]
  40ccfc:	adrp	x20, 432000 <_Znam@GLIBCXX_3.4>
  40cd00:	mov	x5, x2
  40cd04:	mov	x4, x1
  40cd08:	ldr	w3, [x20, #1112]
  40cd0c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cd10:	add	x0, x0, #0xfc0
  40cd14:	bl	4014e0 <printf@plt>
  40cd18:	adrp	x2, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd1c:	add	x2, x2, #0x58
  40cd20:	ldr	x1, [x19, #24]
  40cd24:	add	x0, sp, #0x40
  40cd28:	bl	401310 <sprintf@plt>
  40cd2c:	add	x4, sp, #0x40
  40cd30:	ldr	w3, [x20, #1112]
  40cd34:	mov	x2, x4
  40cd38:	mov	x1, x4
  40cd3c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd40:	add	x0, x0, #0x60
  40cd44:	bl	4014e0 <printf@plt>
  40cd48:	ldr	x1, [x19, #32]
  40cd4c:	cbz	x1, 40cf38 <printf@plt+0xba58>
  40cd50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd54:	add	x0, x0, #0x140
  40cd58:	bl	4014e0 <printf@plt>
  40cd5c:	ldr	x21, [x19, #32]
  40cd60:	ldr	x20, [x19, #40]
  40cd64:	ldr	x22, [x19, #48]
  40cd68:	ldr	x19, [x19, #56]
  40cd6c:	cbz	x21, 40cfe0 <printf@plt+0xbb00>
  40cd70:	mov	x1, x21
  40cd74:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd78:	add	x0, x0, #0x180
  40cd7c:	bl	4014e0 <printf@plt>
  40cd80:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd84:	add	x0, x0, #0x1a0
  40cd88:	bl	401250 <puts@plt>
  40cd8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cd90:	add	x0, x0, #0x1b8
  40cd94:	bl	401250 <puts@plt>
  40cd98:	cbz	x20, 40cdc4 <printf@plt+0xb8e4>
  40cd9c:	mov	x1, x20
  40cda0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cda4:	add	x0, x0, #0x1d0
  40cda8:	bl	4014e0 <printf@plt>
  40cdac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cdb0:	add	x0, x0, #0x1f8
  40cdb4:	bl	401250 <puts@plt>
  40cdb8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cdbc:	add	x0, x0, #0x210
  40cdc0:	bl	401250 <puts@plt>
  40cdc4:	cbz	x22, 40cdf0 <printf@plt+0xb910>
  40cdc8:	mov	x1, x22
  40cdcc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cdd0:	add	x0, x0, #0x1d0
  40cdd4:	bl	4014e0 <printf@plt>
  40cdd8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cddc:	add	x0, x0, #0x228
  40cde0:	bl	401250 <puts@plt>
  40cde4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cde8:	add	x0, x0, #0x240
  40cdec:	bl	401250 <puts@plt>
  40cdf0:	cbz	x19, 40cff4 <printf@plt+0xbb14>
  40cdf4:	mov	x1, x19
  40cdf8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cdfc:	add	x0, x0, #0x1d0
  40ce00:	bl	4014e0 <printf@plt>
  40ce04:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce08:	add	x0, x0, #0x258
  40ce0c:	bl	401250 <puts@plt>
  40ce10:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce14:	add	x0, x0, #0x270
  40ce18:	bl	401250 <puts@plt>
  40ce1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce20:	add	x0, x0, #0x288
  40ce24:	bl	4014e0 <printf@plt>
  40ce28:	cbz	x20, 40ce3c <printf@plt+0xb95c>
  40ce2c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce30:	add	x0, x0, #0x298
  40ce34:	bl	4014e0 <printf@plt>
  40ce38:	cbz	x19, 40ce48 <printf@plt+0xb968>
  40ce3c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce40:	add	x0, x0, #0x2b0
  40ce44:	bl	4014e0 <printf@plt>
  40ce48:	cbz	x22, 40d048 <printf@plt+0xbb68>
  40ce4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce50:	add	x0, x0, #0x2c8
  40ce54:	bl	4014e0 <printf@plt>
  40ce58:	mov	w0, #0xa                   	// #10
  40ce5c:	bl	401320 <putchar@plt>
  40ce60:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce64:	add	x0, x0, #0x2e0
  40ce68:	bl	4014e0 <printf@plt>
  40ce6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40ce70:	add	x0, x0, #0xd38
  40ce74:	bl	4014e0 <printf@plt>
  40ce78:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce7c:	add	x0, x0, #0x300
  40ce80:	bl	401250 <puts@plt>
  40ce84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce88:	add	x0, x0, #0x328
  40ce8c:	bl	4014e0 <printf@plt>
  40ce90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ce94:	add	x0, x0, #0x350
  40ce98:	bl	4014e0 <printf@plt>
  40ce9c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cea0:	add	x0, x0, #0xf98
  40cea4:	bl	401250 <puts@plt>
  40cea8:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40ceac:	ldr	w1, [x0, #1112]
  40ceb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ceb4:	add	x0, x0, #0x358
  40ceb8:	bl	4014e0 <printf@plt>
  40cebc:	cbz	x20, 40d008 <printf@plt+0xbb28>
  40cec0:	mov	x1, x20
  40cec4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cec8:	add	x0, x0, #0x520
  40cecc:	bl	4014e0 <printf@plt>
  40ced0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40ced4:	add	x0, x0, #0x4d8
  40ced8:	bl	401250 <puts@plt>
  40cedc:	mov	x1, x21
  40cee0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cee4:	add	x0, x0, #0x3c0
  40cee8:	bl	4014e0 <printf@plt>
  40ceec:	mov	x1, x22
  40cef0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cef4:	add	x0, x0, #0x388
  40cef8:	bl	4014e0 <printf@plt>
  40cefc:	mov	x1, x21
  40cf00:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf04:	add	x0, x0, #0x3c0
  40cf08:	bl	4014e0 <printf@plt>
  40cf0c:	cbz	x19, 40cf20 <printf@plt+0xba40>
  40cf10:	mov	x1, x19
  40cf14:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf18:	add	x0, x0, #0x400
  40cf1c:	bl	4014e0 <printf@plt>
  40cf20:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf24:	add	x0, x0, #0x438
  40cf28:	bl	401250 <puts@plt>
  40cf2c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf30:	add	x0, x0, #0x448
  40cf34:	bl	401250 <puts@plt>
  40cf38:	adrp	x0, 417000 <_ZdlPvm@@Base+0x59a8>
  40cf3c:	add	x0, x0, #0xd98
  40cf40:	bl	401250 <puts@plt>
  40cf44:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf48:	add	x0, x0, #0x450
  40cf4c:	bl	401250 <puts@plt>
  40cf50:	mov	w1, w24
  40cf54:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf58:	add	x0, x0, #0x470
  40cf5c:	bl	4014e0 <printf@plt>
  40cf60:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  40cf64:	ldr	w3, [x19, #1112]
  40cf68:	mov	w2, w24
  40cf6c:	mov	w1, w24
  40cf70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf74:	add	x0, x0, #0x488
  40cf78:	bl	4014e0 <printf@plt>
  40cf7c:	ldr	w3, [x19, #1112]
  40cf80:	mov	w2, w24
  40cf84:	mov	w1, w24
  40cf88:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cf8c:	add	x0, x0, #0x4b0
  40cf90:	bl	4014e0 <printf@plt>
  40cf94:	ldp	x19, x20, [sp, #16]
  40cf98:	ldp	x21, x22, [sp, #32]
  40cf9c:	ldp	x23, x24, [sp, #48]
  40cfa0:	ldp	x29, x30, [sp], #336
  40cfa4:	ret
  40cfa8:	mov	x1, x22
  40cfac:	add	x0, sp, #0x140
  40cfb0:	bl	40fe34 <printf@plt+0xe954>
  40cfb4:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40cfb8:	add	x2, x2, #0x1f8
  40cfbc:	mov	x3, x2
  40cfc0:	add	x1, sp, #0x140
  40cfc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cfc8:	add	x0, x0, #0xf90
  40cfcc:	bl	4102e8 <printf@plt+0xee08>
  40cfd0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40cfd4:	add	x0, x0, #0xfb0
  40cfd8:	bl	401250 <puts@plt>
  40cfdc:	b	40cf94 <printf@plt+0xbab4>
  40cfe0:	adrp	x1, 419000 <_ZdlPvm@@Base+0x79a8>
  40cfe4:	add	x1, x1, #0x160
  40cfe8:	mov	w0, #0xcc                  	// #204
  40cfec:	bl	40f9cc <printf@plt+0xe4ec>
  40cff0:	b	40cd70 <printf@plt+0xb890>
  40cff4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40cff8:	add	x0, x0, #0x288
  40cffc:	bl	4014e0 <printf@plt>
  40d000:	cbnz	x20, 40ce2c <printf@plt+0xb94c>
  40d004:	b	40ce48 <printf@plt+0xb968>
  40d008:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d00c:	add	x0, x0, #0x4d8
  40d010:	bl	401250 <puts@plt>
  40d014:	mov	x1, x21
  40d018:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d01c:	add	x0, x0, #0x3c0
  40d020:	bl	4014e0 <printf@plt>
  40d024:	b	40ceec <printf@plt+0xba0c>
  40d028:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d02c:	add	x0, x0, #0x4d8
  40d030:	bl	401250 <puts@plt>
  40d034:	mov	x1, x21
  40d038:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d03c:	add	x0, x0, #0x3c0
  40d040:	bl	4014e0 <printf@plt>
  40d044:	b	40cf0c <printf@plt+0xba2c>
  40d048:	mov	w0, #0xa                   	// #10
  40d04c:	bl	401320 <putchar@plt>
  40d050:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d054:	add	x0, x0, #0x2e0
  40d058:	bl	4014e0 <printf@plt>
  40d05c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d060:	add	x0, x0, #0x300
  40d064:	bl	401250 <puts@plt>
  40d068:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d06c:	add	x0, x0, #0x328
  40d070:	bl	4014e0 <printf@plt>
  40d074:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d078:	add	x0, x0, #0xf98
  40d07c:	bl	401250 <puts@plt>
  40d080:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d084:	ldr	w1, [x0, #1112]
  40d088:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d08c:	add	x0, x0, #0x358
  40d090:	bl	4014e0 <printf@plt>
  40d094:	cbz	x20, 40d028 <printf@plt+0xbb48>
  40d098:	mov	x1, x20
  40d09c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d0a0:	add	x0, x0, #0x520
  40d0a4:	bl	4014e0 <printf@plt>
  40d0a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d0ac:	add	x0, x0, #0x4d8
  40d0b0:	bl	401250 <puts@plt>
  40d0b4:	mov	x1, x21
  40d0b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d0bc:	add	x0, x0, #0x3c0
  40d0c0:	bl	4014e0 <printf@plt>
  40d0c4:	b	40cf0c <printf@plt+0xba2c>
  40d0c8:	stp	x29, x30, [sp, #-32]!
  40d0cc:	mov	x29, sp
  40d0d0:	stp	x19, x20, [sp, #16]
  40d0d4:	mov	x19, x0
  40d0d8:	ldr	x0, [x0, #32]
  40d0dc:	ldr	x2, [x0]
  40d0e0:	ldr	x2, [x2, #24]
  40d0e4:	blr	x2
  40d0e8:	mov	w20, w0
  40d0ec:	ldr	x0, [x19, #32]
  40d0f0:	ldr	w2, [x0, #12]
  40d0f4:	ldr	w1, [x19, #12]
  40d0f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40d0fc:	add	x0, x0, #0xec0
  40d100:	bl	4014e0 <printf@plt>
  40d104:	ldr	x0, [x19, #32]
  40d108:	ldr	w2, [x0, #12]
  40d10c:	ldr	w1, [x19, #12]
  40d110:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40d114:	add	x0, x0, #0xed8
  40d118:	bl	4014e0 <printf@plt>
  40d11c:	ldr	x0, [x19, #32]
  40d120:	ldr	w2, [x0, #12]
  40d124:	ldr	w1, [x19, #12]
  40d128:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40d12c:	add	x0, x0, #0xef0
  40d130:	bl	4014e0 <printf@plt>
  40d134:	ldr	x0, [x19, #32]
  40d138:	ldr	w1, [x0, #12]
  40d13c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d140:	ldr	w2, [x0, #1112]
  40d144:	mov	w4, w2
  40d148:	mov	w3, w1
  40d14c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d150:	add	x0, x0, #0x558
  40d154:	bl	4014e0 <printf@plt>
  40d158:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d15c:	ldr	w2, [x0, #1144]
  40d160:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d164:	ldr	w1, [x0, #1148]
  40d168:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d16c:	add	x0, x0, #0x588
  40d170:	bl	4014e0 <printf@plt>
  40d174:	ldr	x0, [x19, #16]
  40d178:	cbz	x0, 40d19c <printf@plt+0xbcbc>
  40d17c:	mov	w2, #0x1                   	// #1
  40d180:	ldr	w1, [x19, #12]
  40d184:	bl	40cc70 <printf@plt+0xb790>
  40d188:	ldr	w1, [x19, #12]
  40d18c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d190:	add	x0, x0, #0x5c0
  40d194:	bl	4014e0 <printf@plt>
  40d198:	cbnz	w20, 40d1d0 <printf@plt+0xbcf0>
  40d19c:	ldr	x0, [x19, #24]
  40d1a0:	cbz	x0, 40d1c0 <printf@plt+0xbce0>
  40d1a4:	mov	w2, #0x2                   	// #2
  40d1a8:	ldr	w1, [x19, #12]
  40d1ac:	bl	40cc70 <printf@plt+0xb790>
  40d1b0:	ldr	w1, [x19, #12]
  40d1b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d1b8:	add	x0, x0, #0x5f0
  40d1bc:	bl	4014e0 <printf@plt>
  40d1c0:	mov	w0, w20
  40d1c4:	ldp	x19, x20, [sp, #16]
  40d1c8:	ldp	x29, x30, [sp], #32
  40d1cc:	ret
  40d1d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d1d4:	add	x0, x0, #0x5d8
  40d1d8:	bl	401250 <puts@plt>
  40d1dc:	b	40d19c <printf@plt+0xbcbc>
  40d1e0:	stp	x29, x30, [sp, #-32]!
  40d1e4:	mov	x29, sp
  40d1e8:	str	x19, [sp, #16]
  40d1ec:	mov	x19, x0
  40d1f0:	ldr	x2, [x0, #16]
  40d1f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d1f8:	add	x0, x0, #0x3f0
  40d1fc:	cmp	x2, #0x0
  40d200:	csel	x2, x0, x2, eq  // eq = none
  40d204:	adrp	x1, 419000 <_ZdlPvm@@Base+0x79a8>
  40d208:	add	x1, x1, #0x608
  40d20c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d210:	ldr	x0, [x0, #3424]
  40d214:	bl	401270 <fprintf@plt>
  40d218:	ldr	x0, [x19, #32]
  40d21c:	ldr	x1, [x0]
  40d220:	ldr	x1, [x1]
  40d224:	blr	x1
  40d228:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d22c:	ldr	x3, [x0, #3424]
  40d230:	mov	x2, #0x2                   	// #2
  40d234:	mov	x1, #0x1                   	// #1
  40d238:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40d23c:	add	x0, x0, #0x510
  40d240:	bl	401470 <fwrite@plt>
  40d244:	ldr	x2, [x19, #24]
  40d248:	cbz	x2, 40d260 <printf@plt+0xbd80>
  40d24c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x79a8>
  40d250:	add	x1, x1, #0x618
  40d254:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d258:	ldr	x0, [x0, #3424]
  40d25c:	bl	401270 <fprintf@plt>
  40d260:	ldr	x19, [sp, #16]
  40d264:	ldp	x29, x30, [sp], #32
  40d268:	ret
  40d26c:	stp	x29, x30, [sp, #-48]!
  40d270:	mov	x29, sp
  40d274:	stp	x19, x20, [sp, #16]
  40d278:	stp	x21, x22, [sp, #32]
  40d27c:	mov	x21, x0
  40d280:	mov	x22, x1
  40d284:	mov	x20, x2
  40d288:	cbz	x0, 40d294 <printf@plt+0xbdb4>
  40d28c:	ldrb	w0, [x0]
  40d290:	cbz	w0, 40d2b4 <printf@plt+0xbdd4>
  40d294:	cbz	x20, 40d2a0 <printf@plt+0xbdc0>
  40d298:	ldrb	w0, [x20]
  40d29c:	cbz	w0, 40d2c4 <printf@plt+0xbde4>
  40d2a0:	mov	x0, #0x28                  	// #40
  40d2a4:	bl	4115e8 <_Znwm@@Base>
  40d2a8:	mov	x19, x0
  40d2ac:	bl	405f6c <printf@plt+0x4a8c>
  40d2b0:	b	40d2ec <printf@plt+0xbe0c>
  40d2b4:	mov	x0, x21
  40d2b8:	bl	4013c0 <_ZdaPv@plt>
  40d2bc:	mov	x21, #0x0                   	// #0
  40d2c0:	b	40d294 <printf@plt+0xbdb4>
  40d2c4:	mov	x0, x20
  40d2c8:	bl	4013c0 <_ZdaPv@plt>
  40d2cc:	mov	x20, #0x0                   	// #0
  40d2d0:	b	40d2a0 <printf@plt+0xbdc0>
  40d2d4:	mov	x20, x0
  40d2d8:	mov	x1, #0x28                  	// #40
  40d2dc:	mov	x0, x19
  40d2e0:	bl	411658 <_ZdlPvm@@Base>
  40d2e4:	mov	x0, x20
  40d2e8:	bl	401480 <_Unwind_Resume@plt>
  40d2ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d2f0:	add	x0, x0, #0xa08
  40d2f4:	str	x0, [x19]
  40d2f8:	str	x21, [x19, #16]
  40d2fc:	str	x20, [x19, #24]
  40d300:	str	x22, [x19, #32]
  40d304:	mov	x0, x19
  40d308:	ldp	x19, x20, [sp, #16]
  40d30c:	ldp	x21, x22, [sp, #32]
  40d310:	ldp	x29, x30, [sp], #48
  40d314:	ret
  40d318:	stp	x29, x30, [sp, #-48]!
  40d31c:	mov	x29, sp
  40d320:	stp	x19, x20, [sp, #16]
  40d324:	stp	x21, x22, [sp, #32]
  40d328:	mov	x19, x0
  40d32c:	mov	x22, x1
  40d330:	mov	x20, x2
  40d334:	mov	x21, x3
  40d338:	bl	405f6c <printf@plt+0x4a8c>
  40d33c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d340:	add	x0, x0, #0xa08
  40d344:	str	x0, [x19]
  40d348:	str	x22, [x19, #16]
  40d34c:	str	x21, [x19, #24]
  40d350:	str	x20, [x19, #32]
  40d354:	ldp	x19, x20, [sp, #16]
  40d358:	ldp	x21, x22, [sp, #32]
  40d35c:	ldp	x29, x30, [sp], #48
  40d360:	ret
  40d364:	stp	x29, x30, [sp, #-16]!
  40d368:	mov	x29, sp
  40d36c:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40d370:	add	x0, x0, #0x6b0
  40d374:	bl	40fafc <printf@plt+0xe61c>
  40d378:	ldp	x29, x30, [sp], #16
  40d37c:	ret
  40d380:	stp	x29, x30, [sp, #-16]!
  40d384:	mov	x29, sp
  40d388:	ldr	x0, [x0, #16]
  40d38c:	ldr	x2, [x0]
  40d390:	ldr	x2, [x2, #112]
  40d394:	add	w1, w1, #0x1
  40d398:	blr	x2
  40d39c:	ldp	x29, x30, [sp], #16
  40d3a0:	ret
  40d3a4:	stp	x29, x30, [sp, #-48]!
  40d3a8:	mov	x29, sp
  40d3ac:	stp	x19, x20, [sp, #16]
  40d3b0:	mov	x19, x0
  40d3b4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d3b8:	ldr	w0, [x0, #3440]
  40d3bc:	cbz	w0, 40d3d4 <printf@plt+0xbef4>
  40d3c0:	cmp	w0, #0x1
  40d3c4:	b.eq	40d48c <printf@plt+0xbfac>  // b.none
  40d3c8:	ldp	x19, x20, [sp, #16]
  40d3cc:	ldp	x29, x30, [sp], #48
  40d3d0:	ret
  40d3d4:	str	x21, [sp, #32]
  40d3d8:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40d3dc:	add	x21, x21, #0xb70
  40d3e0:	mov	x0, x21
  40d3e4:	bl	4014e0 <printf@plt>
  40d3e8:	ldr	w1, [x19, #12]
  40d3ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d3f0:	add	x0, x0, #0xb60
  40d3f4:	bl	4014e0 <printf@plt>
  40d3f8:	ldr	w1, [x19, #12]
  40d3fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d400:	add	x0, x0, #0xb78
  40d404:	bl	4014e0 <printf@plt>
  40d408:	ldr	w1, [x19, #12]
  40d40c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d410:	add	x0, x0, #0xa80
  40d414:	bl	4014e0 <printf@plt>
  40d418:	ldr	w1, [x19, #12]
  40d41c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d420:	add	x0, x0, #0xbf8
  40d424:	bl	4014e0 <printf@plt>
  40d428:	adrp	x20, 414000 <_ZdlPvm@@Base+0x29a8>
  40d42c:	add	x20, x20, #0xf50
  40d430:	mov	x0, x20
  40d434:	bl	4014e0 <printf@plt>
  40d438:	mov	x0, x21
  40d43c:	bl	4014e0 <printf@plt>
  40d440:	ldr	w1, [x19, #12]
  40d444:	ldr	x0, [x19, #16]
  40d448:	mov	w3, w1
  40d44c:	ldr	w2, [x0, #12]
  40d450:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d454:	add	x0, x0, #0xa90
  40d458:	bl	4014e0 <printf@plt>
  40d45c:	ldr	x0, [x19, #16]
  40d460:	ldr	x1, [x0]
  40d464:	ldr	x1, [x1, #48]
  40d468:	blr	x1
  40d46c:	mov	x0, x20
  40d470:	bl	4014e0 <printf@plt>
  40d474:	ldr	w1, [x19, #12]
  40d478:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d47c:	add	x0, x0, #0xc28
  40d480:	bl	4014e0 <printf@plt>
  40d484:	ldr	x21, [sp, #32]
  40d488:	b	40d3c8 <printf@plt+0xbee8>
  40d48c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d490:	add	x0, x0, #0xab8
  40d494:	bl	4014e0 <printf@plt>
  40d498:	ldr	x0, [x19, #16]
  40d49c:	ldr	x1, [x0]
  40d4a0:	ldr	x1, [x1, #48]
  40d4a4:	blr	x1
  40d4a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d4ac:	add	x0, x0, #0xac0
  40d4b0:	bl	4014e0 <printf@plt>
  40d4b4:	b	40d3c8 <printf@plt+0xbee8>
  40d4b8:	stp	x29, x30, [sp, #-48]!
  40d4bc:	mov	x29, sp
  40d4c0:	stp	x19, x20, [sp, #16]
  40d4c4:	stp	x21, x22, [sp, #32]
  40d4c8:	mov	x19, x0
  40d4cc:	mov	w21, w1
  40d4d0:	ldr	x20, [x0, #16]
  40d4d4:	ldr	x0, [x20]
  40d4d8:	ldr	x22, [x0, #24]
  40d4dc:	mov	w0, w1
  40d4e0:	bl	405b68 <printf@plt+0x4688>
  40d4e4:	mov	w1, w0
  40d4e8:	mov	x0, x20
  40d4ec:	blr	x22
  40d4f0:	mov	w20, w0
  40d4f4:	ldr	x0, [x19, #16]
  40d4f8:	ldr	w1, [x0, #12]
  40d4fc:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d500:	ldr	w3, [x0, #1096]
  40d504:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d508:	ldr	w4, [x0, #1076]
  40d50c:	cmp	w21, #0x1
  40d510:	csel	w4, w4, w3, gt
  40d514:	mov	w2, w1
  40d518:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d51c:	add	x0, x0, #0xad0
  40d520:	bl	4014e0 <printf@plt>
  40d524:	ldr	w1, [x19, #12]
  40d528:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d52c:	add	x0, x0, #0xc90
  40d530:	bl	4014e0 <printf@plt>
  40d534:	ldr	w1, [x19, #12]
  40d538:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d53c:	add	x0, x0, #0xb00
  40d540:	bl	4014e0 <printf@plt>
  40d544:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d548:	add	x0, x0, #0xb18
  40d54c:	bl	401250 <puts@plt>
  40d550:	ldr	w1, [x19, #12]
  40d554:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d558:	add	x0, x0, #0xb30
  40d55c:	bl	4014e0 <printf@plt>
  40d560:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  40d564:	ldr	w1, [x21, #1096]
  40d568:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d56c:	add	x0, x0, #0xb50
  40d570:	bl	4014e0 <printf@plt>
  40d574:	ldr	w1, [x19, #12]
  40d578:	ldr	w3, [x21, #1096]
  40d57c:	mov	w2, w1
  40d580:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d584:	add	x0, x0, #0xb78
  40d588:	bl	4014e0 <printf@plt>
  40d58c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d590:	add	x0, x0, #0xc88
  40d594:	bl	4014e0 <printf@plt>
  40d598:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d59c:	add	x0, x0, #0xc98
  40d5a0:	bl	401250 <puts@plt>
  40d5a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d5a8:	add	x0, x0, #0xca8
  40d5ac:	bl	401250 <puts@plt>
  40d5b0:	ldr	w1, [x19, #12]
  40d5b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d5b8:	add	x0, x0, #0xce0
  40d5bc:	bl	4014e0 <printf@plt>
  40d5c0:	ldr	w1, [x19, #12]
  40d5c4:	ldr	w3, [x21, #1096]
  40d5c8:	mov	w2, w1
  40d5cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d5d0:	add	x0, x0, #0xcc0
  40d5d4:	bl	4014e0 <printf@plt>
  40d5d8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d5dc:	add	x0, x0, #0x448
  40d5e0:	bl	401250 <puts@plt>
  40d5e4:	ldr	w1, [x19, #12]
  40d5e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d5ec:	add	x0, x0, #0xca8
  40d5f0:	bl	4014e0 <printf@plt>
  40d5f4:	ldr	w1, [x21, #1096]
  40d5f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d5fc:	add	x0, x0, #0xd58
  40d600:	bl	4014e0 <printf@plt>
  40d604:	ldr	x0, [x19, #16]
  40d608:	ldr	w2, [x0, #12]
  40d60c:	ldr	w1, [x19, #12]
  40d610:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d614:	add	x0, x0, #0xd88
  40d618:	bl	4014e0 <printf@plt>
  40d61c:	ldr	w1, [x19, #12]
  40d620:	ldr	x0, [x19, #16]
  40d624:	mov	w3, w1
  40d628:	ldr	w2, [x0, #12]
  40d62c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d630:	add	x0, x0, #0xdc0
  40d634:	bl	4014e0 <printf@plt>
  40d638:	ldr	w1, [x19, #12]
  40d63c:	ldr	x0, [x19, #16]
  40d640:	mov	w3, w1
  40d644:	ldr	w2, [x0, #12]
  40d648:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d64c:	add	x0, x0, #0xde8
  40d650:	bl	4014e0 <printf@plt>
  40d654:	ldr	x0, [x19, #16]
  40d658:	ldr	w1, [x0, #12]
  40d65c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d660:	add	x0, x0, #0xe10
  40d664:	bl	4014e0 <printf@plt>
  40d668:	ldr	w1, [x19, #12]
  40d66c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d670:	add	x0, x0, #0xe38
  40d674:	bl	4014e0 <printf@plt>
  40d678:	ldr	w1, [x19, #12]
  40d67c:	mov	w2, w1
  40d680:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d684:	add	x0, x0, #0xe60
  40d688:	bl	4014e0 <printf@plt>
  40d68c:	cbnz	w20, 40d6e8 <printf@plt+0xc208>
  40d690:	ldr	w1, [x19, #12]
  40d694:	ldr	x0, [x19, #16]
  40d698:	mov	w3, w1
  40d69c:	ldr	w2, [x0, #12]
  40d6a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d6a4:	add	x0, x0, #0xdc0
  40d6a8:	bl	4014e0 <printf@plt>
  40d6ac:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d6b0:	ldr	w2, [x0, #1096]
  40d6b4:	ldr	w1, [x19, #12]
  40d6b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d6bc:	add	x0, x0, #0xe98
  40d6c0:	bl	4014e0 <printf@plt>
  40d6c4:	ldr	w1, [x19, #12]
  40d6c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40d6cc:	add	x0, x0, #0xce0
  40d6d0:	bl	4014e0 <printf@plt>
  40d6d4:	mov	w0, w20
  40d6d8:	ldp	x19, x20, [sp, #16]
  40d6dc:	ldp	x21, x22, [sp, #32]
  40d6e0:	ldp	x29, x30, [sp], #48
  40d6e4:	ret
  40d6e8:	ldr	w1, [x19, #12]
  40d6ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d6f0:	add	x0, x0, #0xe80
  40d6f4:	bl	4014e0 <printf@plt>
  40d6f8:	b	40d690 <printf@plt+0xc1b0>
  40d6fc:	stp	x29, x30, [sp, #-32]!
  40d700:	mov	x29, sp
  40d704:	stp	x19, x20, [sp, #16]
  40d708:	mov	x19, x0
  40d70c:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d710:	ldr	x3, [x20, #3424]
  40d714:	mov	x2, #0x7                   	// #7
  40d718:	mov	x1, #0x1                   	// #1
  40d71c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d720:	add	x0, x0, #0xea8
  40d724:	bl	401470 <fwrite@plt>
  40d728:	ldr	x0, [x19, #16]
  40d72c:	ldr	x1, [x0]
  40d730:	ldr	x1, [x1]
  40d734:	blr	x1
  40d738:	ldr	x3, [x20, #3424]
  40d73c:	mov	x2, #0x2                   	// #2
  40d740:	mov	x1, #0x1                   	// #1
  40d744:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40d748:	add	x0, x0, #0x510
  40d74c:	bl	401470 <fwrite@plt>
  40d750:	ldp	x19, x20, [sp, #16]
  40d754:	ldp	x29, x30, [sp], #32
  40d758:	ret
  40d75c:	stp	x29, x30, [sp, #-32]!
  40d760:	mov	x29, sp
  40d764:	str	x19, [sp, #16]
  40d768:	mov	x19, x0
  40d76c:	bl	406530 <printf@plt+0x5050>
  40d770:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d774:	add	x0, x0, #0xee8
  40d778:	str	x0, [x19]
  40d77c:	ldr	x19, [sp, #16]
  40d780:	ldp	x29, x30, [sp], #32
  40d784:	ret
  40d788:	stp	x29, x30, [sp, #-32]!
  40d78c:	mov	x29, sp
  40d790:	stp	x19, x20, [sp, #16]
  40d794:	mov	x20, x0
  40d798:	mov	x0, #0x18                  	// #24
  40d79c:	bl	4115e8 <_Znwm@@Base>
  40d7a0:	mov	x19, x0
  40d7a4:	mov	x1, x20
  40d7a8:	bl	40d75c <printf@plt+0xc27c>
  40d7ac:	b	40d7c8 <printf@plt+0xc2e8>
  40d7b0:	mov	x20, x0
  40d7b4:	mov	x1, #0x18                  	// #24
  40d7b8:	mov	x0, x19
  40d7bc:	bl	411658 <_ZdlPvm@@Base>
  40d7c0:	mov	x0, x20
  40d7c4:	bl	401480 <_Unwind_Resume@plt>
  40d7c8:	mov	x0, x19
  40d7cc:	ldp	x19, x20, [sp, #16]
  40d7d0:	ldp	x29, x30, [sp], #32
  40d7d4:	ret
  40d7d8:	stp	x29, x30, [sp, #-16]!
  40d7dc:	mov	x29, sp
  40d7e0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40d7e4:	add	x0, x0, #0x6b8
  40d7e8:	bl	40fafc <printf@plt+0xe61c>
  40d7ec:	ldp	x29, x30, [sp], #16
  40d7f0:	ret
  40d7f4:	stp	x29, x30, [sp, #-16]!
  40d7f8:	mov	x29, sp
  40d7fc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x79a8>
  40d800:	add	x1, x1, #0xee8
  40d804:	str	x1, [x0]
  40d808:	bl	40656c <printf@plt+0x508c>
  40d80c:	ldp	x29, x30, [sp], #16
  40d810:	ret
  40d814:	stp	x29, x30, [sp, #-32]!
  40d818:	mov	x29, sp
  40d81c:	str	x19, [sp, #16]
  40d820:	mov	x19, x0
  40d824:	adrp	x1, 419000 <_ZdlPvm@@Base+0x79a8>
  40d828:	add	x1, x1, #0xee8
  40d82c:	str	x1, [x0]
  40d830:	bl	40656c <printf@plt+0x508c>
  40d834:	mov	x1, #0x18                  	// #24
  40d838:	mov	x0, x19
  40d83c:	bl	411658 <_ZdlPvm@@Base>
  40d840:	ldr	x19, [sp, #16]
  40d844:	ldp	x29, x30, [sp], #32
  40d848:	ret
  40d84c:	stp	x29, x30, [sp, #-64]!
  40d850:	mov	x29, sp
  40d854:	stp	x19, x20, [sp, #16]
  40d858:	stp	x21, x22, [sp, #32]
  40d85c:	mov	x19, x0
  40d860:	ldr	w0, [x0, #32]
  40d864:	cmp	w0, #0x0
  40d868:	b.le	40d89c <printf@plt+0xc3bc>
  40d86c:	mov	w21, w1
  40d870:	mov	x20, #0x0                   	// #0
  40d874:	ldr	x0, [x19, #24]
  40d878:	ldr	x0, [x0, x20, lsl #3]
  40d87c:	ldr	x2, [x0]
  40d880:	ldr	x2, [x2, #24]
  40d884:	mov	w1, w21
  40d888:	blr	x2
  40d88c:	add	x20, x20, #0x1
  40d890:	ldr	w0, [x19, #32]
  40d894:	cmp	w0, w20
  40d898:	b.gt	40d874 <printf@plt+0xc394>
  40d89c:	ldr	w1, [x19, #12]
  40d8a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d8a4:	add	x0, x0, #0xf60
  40d8a8:	bl	4014e0 <printf@plt>
  40d8ac:	ldr	w0, [x19, #32]
  40d8b0:	cmp	w0, #0x0
  40d8b4:	b.le	40d8e8 <printf@plt+0xc408>
  40d8b8:	mov	x20, #0x0                   	// #0
  40d8bc:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40d8c0:	add	x21, x21, #0xd68
  40d8c4:	ldr	x0, [x19, #24]
  40d8c8:	ldr	x0, [x0, x20, lsl #3]
  40d8cc:	ldr	w1, [x0, #12]
  40d8d0:	mov	x0, x21
  40d8d4:	bl	4014e0 <printf@plt>
  40d8d8:	add	x20, x20, #0x1
  40d8dc:	ldr	w0, [x19, #32]
  40d8e0:	cmp	w0, w20
  40d8e4:	b.gt	40d8c4 <printf@plt+0xc3e4>
  40d8e8:	mov	w0, #0xa                   	// #10
  40d8ec:	bl	401320 <putchar@plt>
  40d8f0:	ldr	w2, [x19, #40]
  40d8f4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d8f8:	ldr	w0, [x0, #1052]
  40d8fc:	add	w2, w2, w0
  40d900:	ldr	w1, [x19, #12]
  40d904:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d908:	add	x0, x0, #0xf70
  40d90c:	bl	4014e0 <printf@plt>
  40d910:	ldr	w0, [x19, #32]
  40d914:	cmp	w0, #0x1
  40d918:	b.le	40d978 <printf@plt+0xc498>
  40d91c:	str	x23, [sp, #48]
  40d920:	mov	x20, #0x0                   	// #0
  40d924:	mov	w21, #0x1                   	// #1
  40d928:	adrp	x23, 432000 <_Znam@GLIBCXX_3.4>
  40d92c:	add	x23, x23, #0x448
  40d930:	adrp	x22, 419000 <_ZdlPvm@@Base+0x79a8>
  40d934:	add	x22, x22, #0xf80
  40d938:	ldr	x0, [x19, #24]
  40d93c:	mov	x2, x20
  40d940:	add	x20, x20, #0x8
  40d944:	ldr	w3, [x23]
  40d948:	ldr	x1, [x0, x20]
  40d94c:	ldr	x0, [x0, x2]
  40d950:	add	w3, w3, w3, lsl #2
  40d954:	ldr	w2, [x1, #12]
  40d958:	ldr	w1, [x0, #12]
  40d95c:	mov	x0, x22
  40d960:	bl	4014e0 <printf@plt>
  40d964:	add	w21, w21, #0x1
  40d968:	ldr	w0, [x19, #32]
  40d96c:	cmp	w0, w21
  40d970:	b.gt	40d938 <printf@plt+0xc458>
  40d974:	ldr	x23, [sp, #48]
  40d978:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d97c:	add	x0, x0, #0xfa0
  40d980:	bl	401250 <puts@plt>
  40d984:	ldr	w1, [x19, #12]
  40d988:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d98c:	ldr	w4, [x0, #1112]
  40d990:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40d994:	ldr	w0, [x0, #1048]
  40d998:	ldr	w3, [x19, #32]
  40d99c:	sub	w4, w4, w0
  40d9a0:	sub	w3, w3, #0x1
  40d9a4:	mov	w2, w1
  40d9a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d9ac:	add	x0, x0, #0xfb8
  40d9b0:	bl	4014e0 <printf@plt>
  40d9b4:	ldr	w1, [x19, #12]
  40d9b8:	ldr	x0, [x19, #24]
  40d9bc:	ldr	x0, [x0]
  40d9c0:	ldr	w3, [x0, #12]
  40d9c4:	mov	w2, w1
  40d9c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  40d9cc:	add	x0, x0, #0x170
  40d9d0:	bl	4014e0 <printf@plt>
  40d9d4:	ldr	w1, [x19, #12]
  40d9d8:	ldr	w3, [x19, #32]
  40d9dc:	ldr	x0, [x19, #24]
  40d9e0:	add	x0, x0, w3, sxtw #3
  40d9e4:	ldur	x0, [x0, #-8]
  40d9e8:	mov	w5, w1
  40d9ec:	ldr	w4, [x0, #12]
  40d9f0:	sub	w3, w3, #0x1
  40d9f4:	mov	w2, w1
  40d9f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40d9fc:	add	x0, x0, #0xfd8
  40da00:	bl	4014e0 <printf@plt>
  40da04:	mov	w0, #0x0                   	// #0
  40da08:	ldp	x19, x20, [sp, #16]
  40da0c:	ldp	x21, x22, [sp, #32]
  40da10:	ldp	x29, x30, [sp], #64
  40da14:	ret
  40da18:	stp	x29, x30, [sp, #-96]!
  40da1c:	mov	x29, sp
  40da20:	stp	x19, x20, [sp, #16]
  40da24:	stp	x21, x22, [sp, #32]
  40da28:	stp	x23, x24, [sp, #48]
  40da2c:	stp	x25, x26, [sp, #64]
  40da30:	mov	x19, x0
  40da34:	ldr	w0, [x0, #16]
  40da38:	cmp	w0, #0x0
  40da3c:	b.le	40dc14 <printf@plt+0xc734>
  40da40:	mov	w24, w1
  40da44:	mov	x25, #0x0                   	// #0
  40da48:	mov	w23, #0x0                   	// #0
  40da4c:	mov	w22, #0x0                   	// #0
  40da50:	b	40daa0 <printf@plt+0xc5c0>
  40da54:	cmp	w0, #0x0
  40da58:	b.le	40db68 <printf@plt+0xc688>
  40da5c:	str	x27, [sp, #80]
  40da60:	mov	x25, #0x0                   	// #0
  40da64:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x89a8>
  40da68:	add	x26, x26, #0x8
  40da6c:	adrp	x24, 415000 <_ZdlPvm@@Base+0x39a8>
  40da70:	add	x24, x24, #0xd68
  40da74:	mov	w27, #0xa                   	// #10
  40da78:	b	40db08 <printf@plt+0xc628>
  40da7c:	cmp	w22, w2
  40da80:	csel	w22, w22, w2, ge  // ge = tcont
  40da84:	ldr	w0, [x0, #24]
  40da88:	cmp	w23, w0
  40da8c:	csel	w23, w23, w0, ge  // ge = tcont
  40da90:	ldr	w0, [x19, #16]
  40da94:	add	x25, x25, #0x1
  40da98:	cmp	w0, w25
  40da9c:	b.le	40da54 <printf@plt+0xc574>
  40daa0:	lsl	x21, x25, #3
  40daa4:	ldr	x0, [x19, #24]
  40daa8:	ldr	x0, [x0, x25, lsl #3]
  40daac:	ldr	w2, [x0, #16]
  40dab0:	cmp	w2, #0x0
  40dab4:	b.le	40da7c <printf@plt+0xc59c>
  40dab8:	mov	x20, #0x0                   	// #0
  40dabc:	ldr	x0, [x0, #8]
  40dac0:	ldr	x0, [x0, x20, lsl #3]
  40dac4:	ldr	x1, [x0]
  40dac8:	ldr	x2, [x1, #24]
  40dacc:	mov	w1, w24
  40dad0:	blr	x2
  40dad4:	ldr	x0, [x19, #24]
  40dad8:	ldr	x0, [x0, x21]
  40dadc:	ldr	w2, [x0, #16]
  40dae0:	add	x20, x20, #0x1
  40dae4:	cmp	w2, w20
  40dae8:	b.gt	40dabc <printf@plt+0xc5dc>
  40daec:	b	40da7c <printf@plt+0xc59c>
  40daf0:	mov	w0, w27
  40daf4:	bl	401320 <putchar@plt>
  40daf8:	ldr	w0, [x19, #16]
  40dafc:	add	x25, x25, #0x1
  40db00:	cmp	w0, w25
  40db04:	b.le	40db64 <printf@plt+0xc684>
  40db08:	mov	w2, w25
  40db0c:	ldr	w1, [x19, #12]
  40db10:	mov	x0, x26
  40db14:	bl	4014e0 <printf@plt>
  40db18:	lsl	x21, x25, #3
  40db1c:	ldr	x0, [x19, #24]
  40db20:	ldr	x0, [x0, x25, lsl #3]
  40db24:	ldr	w1, [x0, #16]
  40db28:	cmp	w1, #0x0
  40db2c:	b.le	40daf0 <printf@plt+0xc610>
  40db30:	mov	x20, #0x0                   	// #0
  40db34:	ldr	x0, [x0, #8]
  40db38:	ldr	x0, [x0, x20, lsl #3]
  40db3c:	ldr	w1, [x0, #12]
  40db40:	mov	x0, x24
  40db44:	bl	4014e0 <printf@plt>
  40db48:	ldr	x0, [x19, #24]
  40db4c:	ldr	x0, [x0, x21]
  40db50:	add	x20, x20, #0x1
  40db54:	ldr	w1, [x0, #16]
  40db58:	cmp	w1, w20
  40db5c:	b.gt	40db34 <printf@plt+0xc654>
  40db60:	b	40daf0 <printf@plt+0xc610>
  40db64:	ldr	x27, [sp, #80]
  40db68:	sub	w0, w0, #0x1
  40db6c:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40db70:	ldr	w2, [x1, #1044]
  40db74:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  40db78:	ldr	w1, [x1, #1040]
  40db7c:	lsl	w1, w1, #1
  40db80:	madd	w2, w0, w2, w1
  40db84:	ldr	w1, [x19, #12]
  40db88:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40db8c:	add	x0, x0, #0xf48
  40db90:	bl	4014e0 <printf@plt>
  40db94:	ldr	w0, [x19, #16]
  40db98:	cmp	w0, #0x0
  40db9c:	b.le	40dbcc <printf@plt+0xc6ec>
  40dba0:	mov	w20, #0x0                   	// #0
  40dba4:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dba8:	add	x21, x21, #0x18
  40dbac:	mov	w2, w20
  40dbb0:	ldr	w1, [x19, #12]
  40dbb4:	mov	x0, x21
  40dbb8:	bl	4014e0 <printf@plt>
  40dbbc:	add	w20, w20, #0x1
  40dbc0:	ldr	w0, [x19, #16]
  40dbc4:	cmp	w0, w20
  40dbc8:	b.gt	40dbac <printf@plt+0xc6cc>
  40dbcc:	mov	w0, #0xa                   	// #10
  40dbd0:	bl	401320 <putchar@plt>
  40dbd4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40dbd8:	ldr	w2, [x0, #1052]
  40dbdc:	add	w2, w23, w2
  40dbe0:	ldr	w1, [x19, #12]
  40dbe4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40dbe8:	add	x0, x0, #0xf70
  40dbec:	bl	4014e0 <printf@plt>
  40dbf0:	ldr	w0, [x19, #16]
  40dbf4:	cmp	w0, #0x0
  40dbf8:	b.le	40dc98 <printf@plt+0xc7b8>
  40dbfc:	mov	x26, #0x0                   	// #0
  40dc00:	adrp	x25, 432000 <_Znam@GLIBCXX_3.4>
  40dc04:	add	x25, x25, #0x448
  40dc08:	adrp	x24, 419000 <_ZdlPvm@@Base+0x79a8>
  40dc0c:	add	x24, x24, #0xf80
  40dc10:	b	40dc30 <printf@plt+0xc750>
  40dc14:	mov	w23, #0x0                   	// #0
  40dc18:	mov	w22, #0x0                   	// #0
  40dc1c:	b	40db68 <printf@plt+0xc688>
  40dc20:	add	x26, x26, #0x1
  40dc24:	ldr	w0, [x19, #16]
  40dc28:	cmp	w0, w26
  40dc2c:	b.le	40dc98 <printf@plt+0xc7b8>
  40dc30:	lsl	x23, x26, #3
  40dc34:	ldr	x0, [x19, #24]
  40dc38:	ldr	x0, [x0, x26, lsl #3]
  40dc3c:	ldr	w1, [x0, #16]
  40dc40:	cmp	w1, #0x1
  40dc44:	b.le	40dc20 <printf@plt+0xc740>
  40dc48:	mov	x20, #0x0                   	// #0
  40dc4c:	mov	w21, #0x1                   	// #1
  40dc50:	ldr	x0, [x0, #8]
  40dc54:	mov	x2, x20
  40dc58:	add	x20, x20, #0x8
  40dc5c:	ldr	w3, [x25]
  40dc60:	ldr	x1, [x0, x20]
  40dc64:	ldr	x0, [x0, x2]
  40dc68:	add	w3, w3, w3, lsl #2
  40dc6c:	ldr	w2, [x1, #12]
  40dc70:	ldr	w1, [x0, #12]
  40dc74:	mov	x0, x24
  40dc78:	bl	4014e0 <printf@plt>
  40dc7c:	add	w21, w21, #0x1
  40dc80:	ldr	x0, [x19, #24]
  40dc84:	ldr	x0, [x0, x23]
  40dc88:	ldr	w1, [x0, #16]
  40dc8c:	cmp	w1, w21
  40dc90:	b.gt	40dc50 <printf@plt+0xc770>
  40dc94:	b	40dc20 <printf@plt+0xc740>
  40dc98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40dc9c:	add	x0, x0, #0xfa0
  40dca0:	bl	401250 <puts@plt>
  40dca4:	ldr	w1, [x19, #12]
  40dca8:	sub	w23, w22, #0x1
  40dcac:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40dcb0:	ldr	w4, [x0, #1112]
  40dcb4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40dcb8:	ldr	w0, [x0, #1048]
  40dcbc:	sub	w4, w4, w0
  40dcc0:	mov	w3, w23
  40dcc4:	mov	w2, w1
  40dcc8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40dccc:	add	x0, x0, #0xfb8
  40dcd0:	bl	4014e0 <printf@plt>
  40dcd4:	ldr	w1, [x19, #12]
  40dcd8:	mov	w2, w1
  40dcdc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dce0:	add	x0, x0, #0x28
  40dce4:	bl	4014e0 <printf@plt>
  40dce8:	ldr	w0, [x19, #16]
  40dcec:	cmp	w0, #0x0
  40dcf0:	b.le	40dd2c <printf@plt+0xc84c>
  40dcf4:	mov	x20, #0x0                   	// #0
  40dcf8:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40dcfc:	add	x21, x21, #0xf68
  40dd00:	ldr	x0, [x19, #24]
  40dd04:	ldr	x0, [x0, x20, lsl #3]
  40dd08:	ldr	x0, [x0, #8]
  40dd0c:	ldr	x0, [x0]
  40dd10:	ldr	w1, [x0, #12]
  40dd14:	mov	x0, x21
  40dd18:	bl	4014e0 <printf@plt>
  40dd1c:	add	x20, x20, #0x1
  40dd20:	ldr	w0, [x19, #16]
  40dd24:	cmp	w0, w20
  40dd28:	b.gt	40dd00 <printf@plt+0xc820>
  40dd2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dd30:	add	x0, x0, #0x40
  40dd34:	bl	401250 <puts@plt>
  40dd38:	ldr	w1, [x19, #12]
  40dd3c:	mov	w4, w1
  40dd40:	mov	w3, w23
  40dd44:	mov	w2, w1
  40dd48:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dd4c:	add	x0, x0, #0x48
  40dd50:	bl	4014e0 <printf@plt>
  40dd54:	ldr	w0, [x19, #16]
  40dd58:	cmp	w0, #0x0
  40dd5c:	b.le	40ddb4 <printf@plt+0xc8d4>
  40dd60:	sbfiz	x23, x22, #3, #32
  40dd64:	sub	x23, x23, #0x8
  40dd68:	mov	x20, #0x0                   	// #0
  40dd6c:	adrp	x21, 415000 <_ZdlPvm@@Base+0x39a8>
  40dd70:	add	x21, x21, #0xf88
  40dd74:	b	40dd88 <printf@plt+0xc8a8>
  40dd78:	add	x20, x20, #0x1
  40dd7c:	ldr	w0, [x19, #16]
  40dd80:	cmp	w0, w20
  40dd84:	b.le	40ddb4 <printf@plt+0xc8d4>
  40dd88:	ldr	x0, [x19, #24]
  40dd8c:	ldr	x0, [x0, x20, lsl #3]
  40dd90:	ldr	w1, [x0, #16]
  40dd94:	cmp	w1, w22
  40dd98:	b.ne	40dd78 <printf@plt+0xc898>  // b.any
  40dd9c:	ldr	x0, [x0, #8]
  40dda0:	ldr	x0, [x0, x23]
  40dda4:	ldr	w1, [x0, #12]
  40dda8:	mov	x0, x21
  40ddac:	bl	4014e0 <printf@plt>
  40ddb0:	b	40dd78 <printf@plt+0xc898>
  40ddb4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ddb8:	add	x0, x0, #0x40
  40ddbc:	bl	401250 <puts@plt>
  40ddc0:	mov	w0, #0x0                   	// #0
  40ddc4:	ldp	x19, x20, [sp, #16]
  40ddc8:	ldp	x21, x22, [sp, #32]
  40ddcc:	ldp	x23, x24, [sp, #48]
  40ddd0:	ldp	x25, x26, [sp, #64]
  40ddd4:	ldp	x29, x30, [sp], #96
  40ddd8:	ret
  40dddc:	stp	x29, x30, [sp, #-64]!
  40dde0:	mov	x29, sp
  40dde4:	stp	x19, x20, [sp, #16]
  40dde8:	mov	x19, x0
  40ddec:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ddf0:	ldr	w0, [x0, #3440]
  40ddf4:	cbz	w0, 40de0c <printf@plt+0xc92c>
  40ddf8:	cmp	w0, #0x1
  40ddfc:	b.eq	40dfb8 <printf@plt+0xcad8>  // b.none
  40de00:	ldp	x19, x20, [sp, #16]
  40de04:	ldp	x29, x30, [sp], #64
  40de08:	ret
  40de0c:	ldr	w1, [x19, #12]
  40de10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40de14:	add	x0, x0, #0xb78
  40de18:	bl	4014e0 <printf@plt>
  40de1c:	ldr	w0, [x19, #32]
  40de20:	cmp	w0, #0x0
  40de24:	b.le	40df7c <printf@plt+0xca9c>
  40de28:	stp	x21, x22, [sp, #32]
  40de2c:	stp	x23, x24, [sp, #48]
  40de30:	mov	x20, #0x0                   	// #0
  40de34:	mov	w21, #0x0                   	// #0
  40de38:	adrp	x24, 417000 <_ZdlPvm@@Base+0x59a8>
  40de3c:	add	x24, x24, #0xb88
  40de40:	adrp	x23, 416000 <_ZdlPvm@@Base+0x49a8>
  40de44:	add	x23, x23, #0x218
  40de48:	adrp	x22, 418000 <_ZdlPvm@@Base+0x69a8>
  40de4c:	add	x22, x22, #0x468
  40de50:	b	40df18 <printf@plt+0xca38>
  40de54:	ldr	x0, [x19, #24]
  40de58:	ldr	x0, [x0, x20]
  40de5c:	ldr	w2, [x0, #12]
  40de60:	ldr	w1, [x19, #12]
  40de64:	mov	x0, x23
  40de68:	bl	4014e0 <printf@plt>
  40de6c:	ldr	x0, [x19, #24]
  40de70:	ldr	x0, [x0, x20]
  40de74:	ldr	x1, [x0]
  40de78:	ldr	x1, [x1, #48]
  40de7c:	blr	x1
  40de80:	ldr	x0, [x19, #24]
  40de84:	ldr	x0, [x0, x20]
  40de88:	ldr	w1, [x0, #12]
  40de8c:	mov	x0, x22
  40de90:	bl	4014e0 <printf@plt>
  40de94:	ldr	w0, [x19, #36]
  40de98:	cmp	w0, #0x1
  40de9c:	b.eq	40df44 <printf@plt+0xca64>  // b.none
  40dea0:	cmp	w0, #0x2
  40dea4:	b.eq	40dedc <printf@plt+0xc9fc>  // b.none
  40dea8:	cbz	w0, 40def4 <printf@plt+0xca14>
  40deac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40deb0:	add	x1, x1, #0x78
  40deb4:	mov	w0, #0x5a                  	// #90
  40deb8:	bl	40f9cc <printf@plt+0xe4ec>
  40debc:	b	40def4 <printf@plt+0xca14>
  40dec0:	ldr	x0, [x19, #24]
  40dec4:	ldr	x0, [x0, x20]
  40dec8:	ldr	w2, [x0, #12]
  40decc:	ldr	w1, [x19, #12]
  40ded0:	mov	x0, x24
  40ded4:	bl	4014e0 <printf@plt>
  40ded8:	b	40de6c <printf@plt+0xc98c>
  40dedc:	ldr	x0, [x19, #24]
  40dee0:	ldr	x0, [x0, x20]
  40dee4:	ldr	w2, [x19, #12]
  40dee8:	ldr	w1, [x0, #12]
  40deec:	mov	x0, x23
  40def0:	bl	4014e0 <printf@plt>
  40def4:	ldr	w0, [x19, #32]
  40def8:	sub	w0, w0, #0x1
  40defc:	cmp	w0, w21
  40df00:	b.ne	40df60 <printf@plt+0xca80>  // b.any
  40df04:	add	w21, w21, #0x1
  40df08:	add	x20, x20, #0x8
  40df0c:	ldr	w0, [x19, #32]
  40df10:	cmp	w0, w21
  40df14:	b.le	40df74 <printf@plt+0xca94>
  40df18:	ldr	w0, [x19, #36]
  40df1c:	cmp	w0, #0x1
  40df20:	b.eq	40dec0 <printf@plt+0xc9e0>  // b.none
  40df24:	cmp	w0, #0x2
  40df28:	b.eq	40de54 <printf@plt+0xc974>  // b.none
  40df2c:	cbz	w0, 40de6c <printf@plt+0xc98c>
  40df30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40df34:	add	x1, x1, #0x78
  40df38:	mov	w0, #0x4a                  	// #74
  40df3c:	bl	40f9cc <printf@plt+0xe4ec>
  40df40:	b	40de6c <printf@plt+0xc98c>
  40df44:	ldr	x0, [x19, #24]
  40df48:	ldr	x0, [x0, x20]
  40df4c:	ldr	w2, [x19, #12]
  40df50:	ldr	w1, [x0, #12]
  40df54:	mov	x0, x24
  40df58:	bl	4014e0 <printf@plt>
  40df5c:	b	40def4 <printf@plt+0xca14>
  40df60:	ldr	w1, [x19, #12]
  40df64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40df68:	add	x0, x0, #0x98
  40df6c:	bl	4014e0 <printf@plt>
  40df70:	b	40df04 <printf@plt+0xca24>
  40df74:	ldp	x21, x22, [sp, #32]
  40df78:	ldp	x23, x24, [sp, #48]
  40df7c:	ldr	w1, [x19, #12]
  40df80:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40df84:	add	x0, x0, #0x5e0
  40df88:	bl	4014e0 <printf@plt>
  40df8c:	ldr	w1, [x19, #32]
  40df90:	ldr	w2, [x19, #12]
  40df94:	sub	w1, w1, #0x1
  40df98:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40df9c:	add	x0, x0, #0xa8
  40dfa0:	bl	4014e0 <printf@plt>
  40dfa4:	ldr	w1, [x19, #12]
  40dfa8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  40dfac:	add	x0, x0, #0xc28
  40dfb0:	bl	4014e0 <printf@plt>
  40dfb4:	b	40de00 <printf@plt+0xc920>
  40dfb8:	ldr	w0, [x19, #36]
  40dfbc:	cmp	w0, #0x1
  40dfc0:	b.eq	40dfe4 <printf@plt+0xcb04>  // b.none
  40dfc4:	cmp	w0, #0x2
  40dfc8:	b.eq	40dff0 <printf@plt+0xcb10>  // b.none
  40dfcc:	cbz	w0, 40e074 <printf@plt+0xcb94>
  40dfd0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dfd4:	add	x1, x1, #0x78
  40dfd8:	mov	w0, #0x70                  	// #112
  40dfdc:	bl	40f9cc <printf@plt+0xe4ec>
  40dfe0:	b	40dff8 <printf@plt+0xcb18>
  40dfe4:	adrp	x20, 413000 <_ZdlPvm@@Base+0x19a8>
  40dfe8:	add	x20, x20, #0xe90
  40dfec:	b	40dff8 <printf@plt+0xcb18>
  40dff0:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x89a8>
  40dff4:	add	x20, x20, #0x70
  40dff8:	mov	x1, x20
  40dffc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e000:	add	x0, x0, #0xc0
  40e004:	bl	4014e0 <printf@plt>
  40e008:	ldr	w0, [x19, #32]
  40e00c:	cmp	w0, #0x0
  40e010:	b.le	40e064 <printf@plt+0xcb84>
  40e014:	stp	x21, x22, [sp, #32]
  40e018:	mov	x20, #0x0                   	// #0
  40e01c:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e020:	add	x22, x22, #0xe0
  40e024:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e028:	add	x21, x21, #0xf0
  40e02c:	mov	x0, x22
  40e030:	bl	4014e0 <printf@plt>
  40e034:	ldr	x0, [x19, #24]
  40e038:	ldr	x0, [x0, x20, lsl #3]
  40e03c:	ldr	x1, [x0]
  40e040:	ldr	x1, [x1, #48]
  40e044:	blr	x1
  40e048:	mov	x0, x21
  40e04c:	bl	4014e0 <printf@plt>
  40e050:	add	x20, x20, #0x1
  40e054:	ldr	w0, [x19, #32]
  40e058:	cmp	w0, w20
  40e05c:	b.gt	40e02c <printf@plt+0xcb4c>
  40e060:	ldp	x21, x22, [sp, #32]
  40e064:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e068:	add	x0, x0, #0x100
  40e06c:	bl	4014e0 <printf@plt>
  40e070:	b	40de00 <printf@plt+0xc920>
  40e074:	adrp	x20, 413000 <_ZdlPvm@@Base+0x19a8>
  40e078:	add	x20, x20, #0xe88
  40e07c:	b	40dff8 <printf@plt+0xcb18>
  40e080:	stp	x29, x30, [sp, #-112]!
  40e084:	mov	x29, sp
  40e088:	stp	x19, x20, [sp, #16]
  40e08c:	mov	x19, x0
  40e090:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e094:	ldr	w0, [x0, #3440]
  40e098:	cbz	w0, 40e0b0 <printf@plt+0xcbd0>
  40e09c:	cmp	w0, #0x1
  40e0a0:	b.eq	40e344 <printf@plt+0xce64>  // b.none
  40e0a4:	ldp	x19, x20, [sp, #16]
  40e0a8:	ldp	x29, x30, [sp], #112
  40e0ac:	ret
  40e0b0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40e0b4:	ldr	w1, [x0, #1040]
  40e0b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40e0bc:	add	x0, x0, #0xfc0
  40e0c0:	bl	4014e0 <printf@plt>
  40e0c4:	ldr	w0, [x19, #16]
  40e0c8:	cmp	w0, #0x0
  40e0cc:	b.le	40e32c <printf@plt+0xce4c>
  40e0d0:	stp	x21, x22, [sp, #32]
  40e0d4:	stp	x23, x24, [sp, #48]
  40e0d8:	stp	x25, x26, [sp, #64]
  40e0dc:	stp	x27, x28, [sp, #80]
  40e0e0:	mov	x25, #0x0                   	// #0
  40e0e4:	adrp	x28, 415000 <_ZdlPvm@@Base+0x39a8>
  40e0e8:	add	x28, x28, #0xb78
  40e0ec:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e0f0:	add	x27, x27, #0x130
  40e0f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x69a8>
  40e0f8:	add	x0, x0, #0x5e0
  40e0fc:	str	x0, [sp, #104]
  40e100:	b	40e2c4 <printf@plt+0xcde4>
  40e104:	ldr	x0, [x1, #8]
  40e108:	ldr	x0, [x0, x20, lsl #3]
  40e10c:	ldr	w3, [x0, #12]
  40e110:	mov	w2, w24
  40e114:	ldr	w1, [x19, #12]
  40e118:	mov	x0, x26
  40e11c:	bl	4014e0 <printf@plt>
  40e120:	lsl	x23, x20, #3
  40e124:	ldr	x0, [x19, #24]
  40e128:	ldr	x0, [x0, x21]
  40e12c:	ldr	x0, [x0, #8]
  40e130:	ldr	x0, [x0, x20, lsl #3]
  40e134:	ldr	x1, [x0]
  40e138:	ldr	x1, [x1, #48]
  40e13c:	blr	x1
  40e140:	ldr	x0, [x19, #24]
  40e144:	ldr	x0, [x0, x21]
  40e148:	ldr	x0, [x0, #8]
  40e14c:	ldr	x0, [x0, x20, lsl #3]
  40e150:	ldr	w1, [x0, #12]
  40e154:	mov	x0, x22
  40e158:	bl	4014e0 <printf@plt>
  40e15c:	ldr	x0, [x19, #24]
  40e160:	ldr	x1, [x0, x21]
  40e164:	ldr	w0, [x1, #20]
  40e168:	cmp	w0, #0x1
  40e16c:	b.eq	40e22c <printf@plt+0xcd4c>  // b.none
  40e170:	cmp	w0, #0x2
  40e174:	b.eq	40e1b0 <printf@plt+0xccd0>  // b.none
  40e178:	cbz	w0, 40e1d0 <printf@plt+0xccf0>
  40e17c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e180:	add	x1, x1, #0x78
  40e184:	mov	w0, #0xe0                  	// #224
  40e188:	bl	40f9cc <printf@plt+0xe4ec>
  40e18c:	b	40e1d0 <printf@plt+0xccf0>
  40e190:	ldr	x0, [x1, #8]
  40e194:	ldr	x0, [x0, x20, lsl #3]
  40e198:	ldr	w3, [x0, #12]
  40e19c:	mov	w2, w24
  40e1a0:	ldr	w1, [x19, #12]
  40e1a4:	mov	x0, x27
  40e1a8:	bl	4014e0 <printf@plt>
  40e1ac:	b	40e120 <printf@plt+0xcc40>
  40e1b0:	ldr	x0, [x1, #8]
  40e1b4:	ldr	x0, [x0, x23]
  40e1b8:	mov	w3, w24
  40e1bc:	ldr	w2, [x19, #12]
  40e1c0:	ldr	w1, [x0, #12]
  40e1c4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e1c8:	add	x0, x0, #0x150
  40e1cc:	bl	4014e0 <printf@plt>
  40e1d0:	ldr	x0, [x19, #24]
  40e1d4:	ldr	x0, [x0, x21]
  40e1d8:	ldr	w0, [x0, #16]
  40e1dc:	sub	w0, w0, #0x1
  40e1e0:	cmp	w0, w20
  40e1e4:	b.ne	40e250 <printf@plt+0xcd70>  // b.any
  40e1e8:	ldr	x0, [x19, #24]
  40e1ec:	ldr	x1, [x0, x21]
  40e1f0:	add	x20, x20, #0x1
  40e1f4:	ldr	w0, [x1, #16]
  40e1f8:	cmp	w0, w20
  40e1fc:	b.le	40e264 <printf@plt+0xcd84>
  40e200:	ldr	w0, [x1, #20]
  40e204:	cmp	w0, #0x1
  40e208:	b.eq	40e190 <printf@plt+0xccb0>  // b.none
  40e20c:	cmp	w0, #0x2
  40e210:	b.eq	40e104 <printf@plt+0xcc24>  // b.none
  40e214:	cbz	w0, 40e120 <printf@plt+0xcc40>
  40e218:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e21c:	add	x1, x1, #0x78
  40e220:	mov	w0, #0xd0                  	// #208
  40e224:	bl	40f9cc <printf@plt+0xe4ec>
  40e228:	b	40e120 <printf@plt+0xcc40>
  40e22c:	ldr	x0, [x1, #8]
  40e230:	ldr	x0, [x0, x20, lsl #3]
  40e234:	mov	w3, w24
  40e238:	ldr	w2, [x19, #12]
  40e23c:	ldr	w1, [x0, #12]
  40e240:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e244:	add	x0, x0, #0x170
  40e248:	bl	4014e0 <printf@plt>
  40e24c:	b	40e1d0 <printf@plt+0xccf0>
  40e250:	ldr	w1, [x19, #12]
  40e254:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e258:	add	x0, x0, #0x98
  40e25c:	bl	4014e0 <printf@plt>
  40e260:	b	40e1e8 <printf@plt+0xcd08>
  40e264:	ldr	w1, [x19, #12]
  40e268:	ldr	x0, [sp, #104]
  40e26c:	bl	4014e0 <printf@plt>
  40e270:	ldr	x0, [x19, #24]
  40e274:	ldr	x0, [x0, x21]
  40e278:	ldr	w1, [x0, #16]
  40e27c:	ldr	w2, [x19, #12]
  40e280:	sub	w1, w1, #0x1
  40e284:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e288:	add	x0, x0, #0xa8
  40e28c:	bl	4014e0 <printf@plt>
  40e290:	mov	w2, w24
  40e294:	ldr	w1, [x19, #12]
  40e298:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e29c:	add	x0, x0, #0x190
  40e2a0:	bl	4014e0 <printf@plt>
  40e2a4:	ldr	w0, [x19, #16]
  40e2a8:	sub	w0, w0, #0x1
  40e2ac:	cmp	w0, w25
  40e2b0:	b.ne	40e304 <printf@plt+0xce24>  // b.any
  40e2b4:	add	x25, x25, #0x1
  40e2b8:	ldr	w0, [x19, #16]
  40e2bc:	cmp	w0, w25
  40e2c0:	b.le	40e31c <printf@plt+0xce3c>
  40e2c4:	mov	w24, w25
  40e2c8:	ldr	w1, [x19, #12]
  40e2cc:	mov	x0, x28
  40e2d0:	bl	4014e0 <printf@plt>
  40e2d4:	lsl	x21, x25, #3
  40e2d8:	ldr	x0, [x19, #24]
  40e2dc:	ldr	x1, [x0, x25, lsl #3]
  40e2e0:	ldr	w0, [x1, #16]
  40e2e4:	cmp	w0, #0x0
  40e2e8:	b.le	40e264 <printf@plt+0xcd84>
  40e2ec:	mov	x20, #0x0                   	// #0
  40e2f0:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e2f4:	add	x26, x26, #0x110
  40e2f8:	adrp	x22, 418000 <_ZdlPvm@@Base+0x69a8>
  40e2fc:	add	x22, x22, #0x468
  40e300:	b	40e200 <printf@plt+0xcd20>
  40e304:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40e308:	ldr	w1, [x0, #1044]
  40e30c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40e310:	add	x0, x0, #0xfc0
  40e314:	bl	4014e0 <printf@plt>
  40e318:	b	40e2b4 <printf@plt+0xcdd4>
  40e31c:	ldp	x21, x22, [sp, #32]
  40e320:	ldp	x23, x24, [sp, #48]
  40e324:	ldp	x25, x26, [sp, #64]
  40e328:	ldp	x27, x28, [sp, #80]
  40e32c:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  40e330:	ldr	w1, [x0, #1040]
  40e334:	adrp	x0, 414000 <_ZdlPvm@@Base+0x29a8>
  40e338:	add	x0, x0, #0xfc0
  40e33c:	bl	4014e0 <printf@plt>
  40e340:	b	40e0a4 <printf@plt+0xcbc4>
  40e344:	stp	x25, x26, [sp, #64]
  40e348:	ldr	x0, [x19, #24]
  40e34c:	ldr	x0, [x0]
  40e350:	ldr	w26, [x0, #16]
  40e354:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e358:	add	x0, x0, #0x1a8
  40e35c:	bl	4014e0 <printf@plt>
  40e360:	cmp	w26, #0x0
  40e364:	b.le	40e484 <printf@plt+0xcfa4>
  40e368:	stp	x21, x22, [sp, #32]
  40e36c:	stp	x23, x24, [sp, #48]
  40e370:	stp	x27, x28, [sp, #80]
  40e374:	sub	w26, w26, #0x1
  40e378:	add	x26, x26, #0x1
  40e37c:	lsl	x26, x26, #3
  40e380:	mov	x23, #0x0                   	// #0
  40e384:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e388:	add	x28, x28, #0x1b8
  40e38c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40e390:	add	x0, x0, #0xe90
  40e394:	str	x0, [sp, #104]
  40e398:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e39c:	add	x27, x27, #0x1e0
  40e3a0:	b	40e44c <printf@plt+0xcf6c>
  40e3a4:	ldr	x21, [sp, #104]
  40e3a8:	b	40e3b0 <printf@plt+0xced0>
  40e3ac:	mov	x21, x25
  40e3b0:	mov	x1, x21
  40e3b4:	mov	x0, x24
  40e3b8:	bl	4014e0 <printf@plt>
  40e3bc:	ldr	x0, [x19, #24]
  40e3c0:	ldr	x0, [x0, x22]
  40e3c4:	ldr	x0, [x0, #8]
  40e3c8:	ldr	x0, [x0, x23]
  40e3cc:	ldr	x1, [x0]
  40e3d0:	ldr	x1, [x1, #48]
  40e3d4:	blr	x1
  40e3d8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e3dc:	add	x0, x0, #0x1d8
  40e3e0:	bl	4014e0 <printf@plt>
  40e3e4:	add	x20, x20, #0x1
  40e3e8:	ldr	w0, [x19, #16]
  40e3ec:	cmp	w0, w20
  40e3f0:	b.le	40e438 <printf@plt+0xcf58>
  40e3f4:	lsl	x22, x20, #3
  40e3f8:	ldr	x0, [x19, #24]
  40e3fc:	ldr	x0, [x0, x20, lsl #3]
  40e400:	ldr	w0, [x0, #20]
  40e404:	cmp	w0, #0x1
  40e408:	b.eq	40e3a4 <printf@plt+0xcec4>  // b.none
  40e40c:	cmp	w0, #0x2
  40e410:	b.eq	40e3ac <printf@plt+0xcecc>  // b.none
  40e414:	cbz	w0, 40e42c <printf@plt+0xcf4c>
  40e418:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e41c:	add	x1, x1, #0x78
  40e420:	mov	w0, #0xff                  	// #255
  40e424:	bl	40f9cc <printf@plt+0xe4ec>
  40e428:	b	40e3b0 <printf@plt+0xced0>
  40e42c:	adrp	x21, 413000 <_ZdlPvm@@Base+0x19a8>
  40e430:	add	x21, x21, #0xe88
  40e434:	b	40e3b0 <printf@plt+0xced0>
  40e438:	mov	x0, x27
  40e43c:	bl	4014e0 <printf@plt>
  40e440:	add	x23, x23, #0x8
  40e444:	cmp	x23, x26
  40e448:	b.eq	40e478 <printf@plt+0xcf98>  // b.none
  40e44c:	mov	x0, x28
  40e450:	bl	4014e0 <printf@plt>
  40e454:	ldr	w0, [x19, #16]
  40e458:	cmp	w0, #0x0
  40e45c:	b.le	40e438 <printf@plt+0xcf58>
  40e460:	mov	x20, #0x0                   	// #0
  40e464:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e468:	add	x25, x25, #0x70
  40e46c:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e470:	add	x24, x24, #0x1c0
  40e474:	b	40e3f4 <printf@plt+0xcf14>
  40e478:	ldp	x21, x22, [sp, #32]
  40e47c:	ldp	x23, x24, [sp, #48]
  40e480:	ldp	x27, x28, [sp, #80]
  40e484:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e488:	add	x0, x0, #0x100
  40e48c:	bl	4014e0 <printf@plt>
  40e490:	ldp	x25, x26, [sp, #64]
  40e494:	b	40e0a4 <printf@plt+0xcbc4>
  40e498:	stp	x29, x30, [sp, #-16]!
  40e49c:	mov	x29, sp
  40e4a0:	add	x0, x0, #0x10
  40e4a4:	bl	4064d0 <printf@plt+0x4ff0>
  40e4a8:	ldp	x29, x30, [sp], #16
  40e4ac:	ret
  40e4b0:	stp	x29, x30, [sp, #-48]!
  40e4b4:	mov	x29, sp
  40e4b8:	stp	x19, x20, [sp, #16]
  40e4bc:	mov	x20, x0
  40e4c0:	ldr	w0, [x0, #16]
  40e4c4:	cmp	w0, #0x0
  40e4c8:	b.le	40e4fc <printf@plt+0xd01c>
  40e4cc:	str	x21, [sp, #32]
  40e4d0:	mov	w21, w1
  40e4d4:	mov	x19, #0x0                   	// #0
  40e4d8:	ldr	x0, [x20, #24]
  40e4dc:	mov	w1, w21
  40e4e0:	ldr	x0, [x0, x19, lsl #3]
  40e4e4:	bl	4064d0 <printf@plt+0x4ff0>
  40e4e8:	add	x19, x19, #0x1
  40e4ec:	ldr	w0, [x20, #16]
  40e4f0:	cmp	w0, w19
  40e4f4:	b.gt	40e4d8 <printf@plt+0xcff8>
  40e4f8:	ldr	x21, [sp, #32]
  40e4fc:	ldp	x19, x20, [sp, #16]
  40e500:	ldp	x29, x30, [sp], #48
  40e504:	ret
  40e508:	stp	x29, x30, [sp, #-48]!
  40e50c:	mov	x29, sp
  40e510:	stp	x21, x22, [sp, #32]
  40e514:	mov	x21, x0
  40e518:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e51c:	add	x0, x0, #0x2f8
  40e520:	str	x0, [x21]
  40e524:	ldr	w0, [x21, #16]
  40e528:	cmp	w0, #0x0
  40e52c:	b.le	40e578 <printf@plt+0xd098>
  40e530:	stp	x19, x20, [sp, #16]
  40e534:	mov	x19, #0x0                   	// #0
  40e538:	mov	x22, #0x20                  	// #32
  40e53c:	b	40e564 <printf@plt+0xd084>
  40e540:	mov	x0, x20
  40e544:	bl	406468 <printf@plt+0x4f88>
  40e548:	mov	x1, x22
  40e54c:	mov	x0, x20
  40e550:	bl	411658 <_ZdlPvm@@Base>
  40e554:	add	x19, x19, #0x1
  40e558:	ldr	w0, [x21, #16]
  40e55c:	cmp	w0, w19
  40e560:	b.le	40e574 <printf@plt+0xd094>
  40e564:	ldr	x0, [x21, #24]
  40e568:	ldr	x20, [x0, x19, lsl #3]
  40e56c:	cbnz	x20, 40e540 <printf@plt+0xd060>
  40e570:	b	40e554 <printf@plt+0xd074>
  40e574:	ldp	x19, x20, [sp, #16]
  40e578:	ldr	x0, [x21, #24]
  40e57c:	cbz	x0, 40e584 <printf@plt+0xd0a4>
  40e580:	bl	4013c0 <_ZdaPv@plt>
  40e584:	mov	x0, x21
  40e588:	bl	405f98 <printf@plt+0x4ab8>
  40e58c:	ldp	x21, x22, [sp, #32]
  40e590:	ldp	x29, x30, [sp], #48
  40e594:	ret
  40e598:	stp	x29, x30, [sp, #-32]!
  40e59c:	mov	x29, sp
  40e5a0:	str	x19, [sp, #16]
  40e5a4:	mov	x19, x0
  40e5a8:	bl	40e508 <printf@plt+0xd028>
  40e5ac:	mov	x1, #0x20                  	// #32
  40e5b0:	mov	x0, x19
  40e5b4:	bl	411658 <_ZdlPvm@@Base>
  40e5b8:	ldr	x19, [sp, #16]
  40e5bc:	ldp	x29, x30, [sp], #32
  40e5c0:	ret
  40e5c4:	stp	x29, x30, [sp, #-32]!
  40e5c8:	mov	x29, sp
  40e5cc:	stp	x19, x20, [sp, #16]
  40e5d0:	mov	x19, x0
  40e5d4:	mov	x20, x1
  40e5d8:	bl	405f6c <printf@plt+0x4a8c>
  40e5dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e5e0:	add	x0, x0, #0x2f8
  40e5e4:	str	x0, [x19]
  40e5e8:	mov	x0, #0x50                  	// #80
  40e5ec:	bl	401220 <_Znam@plt>
  40e5f0:	str	x0, [x19, #24]
  40e5f4:	mov	x2, #0x0                   	// #0
  40e5f8:	ldr	x3, [x19, #24]
  40e5fc:	str	xzr, [x3, x2]
  40e600:	add	x2, x2, #0x8
  40e604:	cmp	x2, #0x50
  40e608:	b.ne	40e5f8 <printf@plt+0xd118>  // b.any
  40e60c:	mov	w0, #0xa                   	// #10
  40e610:	str	w0, [x19, #20]
  40e614:	mov	w0, #0x1                   	// #1
  40e618:	str	w0, [x19, #16]
  40e61c:	ldr	x0, [x19, #24]
  40e620:	str	x20, [x0]
  40e624:	ldp	x19, x20, [sp, #16]
  40e628:	ldp	x29, x30, [sp], #32
  40e62c:	ret
  40e630:	mov	x20, x0
  40e634:	mov	x0, x19
  40e638:	bl	405f98 <printf@plt+0x4ab8>
  40e63c:	mov	x0, x20
  40e640:	bl	401480 <_Unwind_Resume@plt>
  40e644:	stp	x29, x30, [sp, #-48]!
  40e648:	mov	x29, sp
  40e64c:	stp	x19, x20, [sp, #16]
  40e650:	mov	x19, x0
  40e654:	mov	x20, x1
  40e658:	ldr	w0, [x0, #20]
  40e65c:	ldr	w1, [x19, #16]
  40e660:	cmp	w1, w0
  40e664:	b.lt	40e6b0 <printf@plt+0xd1d0>  // b.tstop
  40e668:	str	x21, [sp, #32]
  40e66c:	ldr	x21, [x19, #24]
  40e670:	lsl	w0, w0, #1
  40e674:	str	w0, [x19, #20]
  40e678:	sxtw	x1, w0
  40e67c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40e680:	cmp	x2, w0, sxtw
  40e684:	b.cc	40e6d0 <printf@plt+0xd1f0>  // b.lo, b.ul, b.last
  40e688:	lsl	x0, x1, #3
  40e68c:	bl	401220 <_Znam@plt>
  40e690:	str	x0, [x19, #24]
  40e694:	ldrsw	x2, [x19, #16]
  40e698:	lsl	x2, x2, #3
  40e69c:	mov	x1, x21
  40e6a0:	bl	401240 <memcpy@plt>
  40e6a4:	mov	x0, x21
  40e6a8:	bl	4013c0 <_ZdaPv@plt>
  40e6ac:	ldr	x21, [sp, #32]
  40e6b0:	ldr	x1, [x19, #24]
  40e6b4:	ldr	w0, [x19, #16]
  40e6b8:	add	w2, w0, #0x1
  40e6bc:	str	w2, [x19, #16]
  40e6c0:	str	x20, [x1, w0, sxtw #3]
  40e6c4:	ldp	x19, x20, [sp, #16]
  40e6c8:	ldp	x29, x30, [sp], #48
  40e6cc:	ret
  40e6d0:	bl	4013f0 <__cxa_throw_bad_array_new_length@plt>
  40e6d4:	stp	x29, x30, [sp, #-32]!
  40e6d8:	mov	x29, sp
  40e6dc:	str	x19, [sp, #16]
  40e6e0:	mov	x19, x0
  40e6e4:	bl	406384 <printf@plt+0x4ea4>
  40e6e8:	mov	w0, #0x2                   	// #2
  40e6ec:	str	w0, [x19, #20]
  40e6f0:	str	wzr, [x19, #24]
  40e6f4:	ldr	x19, [sp, #16]
  40e6f8:	ldp	x29, x30, [sp], #32
  40e6fc:	ret
  40e700:	stp	x29, x30, [sp, #-32]!
  40e704:	mov	x29, sp
  40e708:	stp	x19, x20, [sp, #16]
  40e70c:	mov	x19, x0
  40e710:	mov	x20, x1
  40e714:	bl	405f6c <printf@plt+0x4a8c>
  40e718:	mov	x0, x19
  40e71c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e720:	add	x1, x1, #0x270
  40e724:	str	x1, [x0], #16
  40e728:	mov	x1, x20
  40e72c:	bl	40e6d4 <printf@plt+0xd1f4>
  40e730:	b	40e748 <printf@plt+0xd268>
  40e734:	mov	x20, x0
  40e738:	mov	x0, x19
  40e73c:	bl	405f98 <printf@plt+0x4ab8>
  40e740:	mov	x0, x20
  40e744:	bl	401480 <_Unwind_Resume@plt>
  40e748:	ldp	x19, x20, [sp, #16]
  40e74c:	ldp	x29, x30, [sp], #32
  40e750:	ret
  40e754:	str	w1, [x0, #20]
  40e758:	ret
  40e75c:	str	w1, [x0, #24]
  40e760:	ret
  40e764:	stp	x29, x30, [sp, #-48]!
  40e768:	mov	x29, sp
  40e76c:	stp	x19, x20, [sp, #16]
  40e770:	str	x21, [sp, #32]
  40e774:	mov	x19, x0
  40e778:	mov	x20, x1
  40e77c:	ldr	w0, [x0, #20]
  40e780:	mov	w2, #0x72                  	// #114
  40e784:	cmp	w0, #0x1
  40e788:	b.eq	40e7b4 <printf@plt+0xd2d4>  // b.none
  40e78c:	mov	w2, #0x63                  	// #99
  40e790:	cmp	w0, #0x2
  40e794:	b.eq	40e7b4 <printf@plt+0xd2d4>  // b.none
  40e798:	mov	w2, #0x6c                  	// #108
  40e79c:	cbz	w0, 40e7b4 <printf@plt+0xd2d4>
  40e7a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e7a4:	add	x1, x1, #0x78
  40e7a8:	mov	w0, #0x155                 	// #341
  40e7ac:	bl	40f9cc <printf@plt+0xe4ec>
  40e7b0:	mov	w2, #0x0                   	// #0
  40e7b4:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e7b8:	ldr	w4, [x19, #24]
  40e7bc:	mov	x3, x20
  40e7c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e7c4:	add	x1, x1, #0x1e8
  40e7c8:	ldr	x0, [x21, #3424]
  40e7cc:	bl	401270 <fprintf@plt>
  40e7d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e7d4:	add	x1, x1, #0x1f8
  40e7d8:	mov	x0, x19
  40e7dc:	bl	406698 <printf@plt+0x51b8>
  40e7e0:	ldr	x3, [x21, #3424]
  40e7e4:	mov	x2, #0x2                   	// #2
  40e7e8:	mov	x1, #0x1                   	// #1
  40e7ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40e7f0:	add	x0, x0, #0x510
  40e7f4:	bl	401470 <fwrite@plt>
  40e7f8:	ldp	x19, x20, [sp, #16]
  40e7fc:	ldr	x21, [sp, #32]
  40e800:	ldp	x29, x30, [sp], #48
  40e804:	ret
  40e808:	stp	x29, x30, [sp, #-16]!
  40e80c:	mov	x29, sp
  40e810:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40e814:	add	x1, x1, #0xe80
  40e818:	add	x0, x0, #0x10
  40e81c:	bl	40e764 <printf@plt+0xd284>
  40e820:	ldp	x29, x30, [sp], #16
  40e824:	ret
  40e828:	stp	x29, x30, [sp, #-64]!
  40e82c:	mov	x29, sp
  40e830:	stp	x21, x22, [sp, #32]
  40e834:	mov	x21, x0
  40e838:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e83c:	ldr	x3, [x0, #3424]
  40e840:	mov	x2, #0x9                   	// #9
  40e844:	mov	x1, #0x1                   	// #1
  40e848:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e84c:	add	x0, x0, #0x200
  40e850:	bl	401470 <fwrite@plt>
  40e854:	ldr	x0, [x21, #24]
  40e858:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  40e85c:	add	x1, x1, #0xf20
  40e860:	ldr	x0, [x0]
  40e864:	bl	40e764 <printf@plt+0xd284>
  40e868:	ldr	w0, [x21, #16]
  40e86c:	cmp	w0, #0x1
  40e870:	b.le	40e8cc <printf@plt+0xd3ec>
  40e874:	stp	x19, x20, [sp, #16]
  40e878:	stp	x23, x24, [sp, #48]
  40e87c:	mov	x20, #0x8                   	// #8
  40e880:	mov	w19, #0x1                   	// #1
  40e884:	adrp	x24, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e888:	mov	w23, #0x20                  	// #32
  40e88c:	adrp	x22, 413000 <_ZdlPvm@@Base+0x19a8>
  40e890:	add	x22, x22, #0xf20
  40e894:	ldr	x1, [x24, #3424]
  40e898:	mov	w0, w23
  40e89c:	bl	401370 <fputc@plt>
  40e8a0:	ldr	x0, [x21, #24]
  40e8a4:	mov	x1, x22
  40e8a8:	ldr	x0, [x0, x20]
  40e8ac:	bl	40e764 <printf@plt+0xd284>
  40e8b0:	add	w19, w19, #0x1
  40e8b4:	add	x20, x20, #0x8
  40e8b8:	ldr	w0, [x21, #16]
  40e8bc:	cmp	w0, w19
  40e8c0:	b.gt	40e894 <printf@plt+0xd3b4>
  40e8c4:	ldp	x19, x20, [sp, #16]
  40e8c8:	ldp	x23, x24, [sp, #48]
  40e8cc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e8d0:	ldr	x3, [x0, #3424]
  40e8d4:	mov	x2, #0x2                   	// #2
  40e8d8:	mov	x1, #0x1                   	// #1
  40e8dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40e8e0:	add	x0, x0, #0x510
  40e8e4:	bl	401470 <fwrite@plt>
  40e8e8:	ldp	x21, x22, [sp, #32]
  40e8ec:	ldp	x29, x30, [sp], #64
  40e8f0:	ret
  40e8f4:	stp	x29, x30, [sp, #-16]!
  40e8f8:	mov	x29, sp
  40e8fc:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40e900:	add	x0, x0, #0x6c0
  40e904:	bl	40fafc <printf@plt+0xe61c>
  40e908:	ldp	x29, x30, [sp], #16
  40e90c:	ret
  40e910:	stp	x29, x30, [sp, #-32]!
  40e914:	mov	x29, sp
  40e918:	str	x19, [sp, #16]
  40e91c:	mov	x19, x0
  40e920:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e924:	add	x1, x1, #0x270
  40e928:	str	x1, [x0], #16
  40e92c:	bl	406468 <printf@plt+0x4f88>
  40e930:	mov	x0, x19
  40e934:	bl	405f98 <printf@plt+0x4ab8>
  40e938:	ldr	x19, [sp, #16]
  40e93c:	ldp	x29, x30, [sp], #32
  40e940:	ret
  40e944:	stp	x29, x30, [sp, #-32]!
  40e948:	mov	x29, sp
  40e94c:	str	x19, [sp, #16]
  40e950:	mov	x19, x0
  40e954:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e958:	add	x1, x1, #0x270
  40e95c:	str	x1, [x0], #16
  40e960:	bl	406468 <printf@plt+0x4f88>
  40e964:	mov	x0, x19
  40e968:	bl	405f98 <printf@plt+0x4ab8>
  40e96c:	mov	x1, #0x30                  	// #48
  40e970:	mov	x0, x19
  40e974:	bl	411658 <_ZdlPvm@@Base>
  40e978:	ldr	x19, [sp, #16]
  40e97c:	ldp	x29, x30, [sp], #32
  40e980:	ret
  40e984:	ret
  40e988:	ret
  40e98c:	stp	x29, x30, [sp, #-32]!
  40e990:	mov	x29, sp
  40e994:	str	x19, [sp, #16]
  40e998:	mov	x19, x0
  40e99c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40e9a0:	add	x0, x0, #0x520
  40e9a4:	str	x0, [x19]
  40e9a8:	ldr	x0, [x19, #24]
  40e9ac:	cbz	x0, 40e9b4 <printf@plt+0xd4d4>
  40e9b0:	bl	4013c0 <_ZdaPv@plt>
  40e9b4:	mov	x0, x19
  40e9b8:	bl	40656c <printf@plt+0x508c>
  40e9bc:	ldr	x19, [sp, #16]
  40e9c0:	ldp	x29, x30, [sp], #32
  40e9c4:	ret
  40e9c8:	stp	x29, x30, [sp, #-32]!
  40e9cc:	mov	x29, sp
  40e9d0:	str	x19, [sp, #16]
  40e9d4:	mov	x19, x0
  40e9d8:	bl	40e98c <printf@plt+0xd4ac>
  40e9dc:	mov	x1, #0x20                  	// #32
  40e9e0:	mov	x0, x19
  40e9e4:	bl	411658 <_ZdlPvm@@Base>
  40e9e8:	ldr	x19, [sp, #16]
  40e9ec:	ldp	x29, x30, [sp], #32
  40e9f0:	ret
  40e9f4:	stp	x29, x30, [sp, #-16]!
  40e9f8:	mov	x29, sp
  40e9fc:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ea00:	ldr	w1, [x1, #3440]
  40ea04:	cbz	w1, 40ea18 <printf@plt+0xd538>
  40ea08:	cmp	w1, #0x1
  40ea0c:	b.eq	40ea2c <printf@plt+0xd54c>  // b.none
  40ea10:	ldp	x29, x30, [sp], #16
  40ea14:	ret
  40ea18:	ldr	w1, [x0, #12]
  40ea1c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ea20:	add	x0, x0, #0x370
  40ea24:	bl	4014e0 <printf@plt>
  40ea28:	b	40ea10 <printf@plt+0xd530>
  40ea2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ea30:	add	x0, x0, #0x380
  40ea34:	bl	4014e0 <printf@plt>
  40ea38:	b	40ea10 <printf@plt+0xd530>
  40ea3c:	stp	x29, x30, [sp, #-32]!
  40ea40:	mov	x29, sp
  40ea44:	stp	x19, x20, [sp, #16]
  40ea48:	mov	x19, x0
  40ea4c:	ldr	x0, [x0, #16]
  40ea50:	ldr	x2, [x0]
  40ea54:	ldr	x2, [x2, #24]
  40ea58:	blr	x2
  40ea5c:	mov	w20, w0
  40ea60:	ldr	x0, [x19, #16]
  40ea64:	ldr	x1, [x0]
  40ea68:	ldr	x1, [x1, #32]
  40ea6c:	blr	x1
  40ea70:	ldr	x0, [x19, #16]
  40ea74:	ldr	x1, [x0]
  40ea78:	ldr	x1, [x1, #40]
  40ea7c:	blr	x1
  40ea80:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ea84:	add	x0, x0, #0x3c0
  40ea88:	bl	4014e0 <printf@plt>
  40ea8c:	ldr	x0, [x19, #16]
  40ea90:	ldr	x1, [x0]
  40ea94:	ldr	x1, [x1, #48]
  40ea98:	blr	x1
  40ea9c:	mov	w0, #0xa                   	// #10
  40eaa0:	bl	401320 <putchar@plt>
  40eaa4:	ldr	x0, [x19, #16]
  40eaa8:	ldr	w1, [x0, #12]
  40eaac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eab0:	add	x0, x0, #0x3d0
  40eab4:	bl	4014e0 <printf@plt>
  40eab8:	ldr	x0, [x19, #16]
  40eabc:	ldr	w1, [x0, #12]
  40eac0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eac4:	add	x0, x0, #0x3e8
  40eac8:	bl	4014e0 <printf@plt>
  40eacc:	ldr	x0, [x19, #16]
  40ead0:	ldr	w1, [x0, #12]
  40ead4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ead8:	add	x0, x0, #0x400
  40eadc:	bl	4014e0 <printf@plt>
  40eae0:	ldr	x0, [x19, #16]
  40eae4:	ldr	w1, [x0, #12]
  40eae8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eaec:	add	x0, x0, #0x418
  40eaf0:	bl	4014e0 <printf@plt>
  40eaf4:	ldr	x0, [x19, #16]
  40eaf8:	ldr	w1, [x0, #12]
  40eafc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb00:	add	x0, x0, #0x430
  40eb04:	bl	4014e0 <printf@plt>
  40eb08:	ldr	x1, [x19, #24]
  40eb0c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb10:	add	x0, x0, #0x448
  40eb14:	bl	4014e0 <printf@plt>
  40eb18:	ldr	w1, [x19, #12]
  40eb1c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb20:	add	x0, x0, #0x450
  40eb24:	bl	4014e0 <printf@plt>
  40eb28:	ldr	w1, [x19, #12]
  40eb2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb30:	add	x0, x0, #0x460
  40eb34:	bl	4014e0 <printf@plt>
  40eb38:	ldr	w1, [x19, #12]
  40eb3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb40:	add	x0, x0, #0x478
  40eb44:	bl	4014e0 <printf@plt>
  40eb48:	ldr	w1, [x19, #12]
  40eb4c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb50:	add	x0, x0, #0x490
  40eb54:	bl	4014e0 <printf@plt>
  40eb58:	ldr	w1, [x19, #12]
  40eb5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb60:	add	x0, x0, #0x4a8
  40eb64:	bl	4014e0 <printf@plt>
  40eb68:	ldr	w1, [x19, #12]
  40eb6c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eb70:	add	x0, x0, #0x4c0
  40eb74:	bl	4014e0 <printf@plt>
  40eb78:	mov	w0, w20
  40eb7c:	ldp	x19, x20, [sp, #16]
  40eb80:	ldp	x29, x30, [sp], #32
  40eb84:	ret
  40eb88:	stp	x29, x30, [sp, #-32]!
  40eb8c:	mov	x29, sp
  40eb90:	stp	x19, x20, [sp, #16]
  40eb94:	mov	x19, x0
  40eb98:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eb9c:	ldr	x2, [x0, #24]
  40eba0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40eba4:	add	x1, x1, #0x4d8
  40eba8:	ldr	x0, [x20, #3424]
  40ebac:	bl	401270 <fprintf@plt>
  40ebb0:	ldr	x0, [x19, #16]
  40ebb4:	ldr	x1, [x0]
  40ebb8:	ldr	x1, [x1]
  40ebbc:	blr	x1
  40ebc0:	ldr	x3, [x20, #3424]
  40ebc4:	mov	x2, #0x2                   	// #2
  40ebc8:	mov	x1, #0x1                   	// #1
  40ebcc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x19a8>
  40ebd0:	add	x0, x0, #0x510
  40ebd4:	bl	401470 <fwrite@plt>
  40ebd8:	ldp	x19, x20, [sp, #16]
  40ebdc:	ldp	x29, x30, [sp], #32
  40ebe0:	ret
  40ebe4:	stp	x29, x30, [sp, #-48]!
  40ebe8:	mov	x29, sp
  40ebec:	stp	x19, x20, [sp, #16]
  40ebf0:	str	x21, [sp, #32]
  40ebf4:	mov	x20, x0
  40ebf8:	mov	x21, x1
  40ebfc:	mov	x0, #0x20                  	// #32
  40ec00:	bl	4115e8 <_Znwm@@Base>
  40ec04:	mov	x19, x0
  40ec08:	mov	x1, x21
  40ec0c:	bl	406530 <printf@plt+0x5050>
  40ec10:	b	40ec2c <printf@plt+0xd74c>
  40ec14:	mov	x20, x0
  40ec18:	mov	x1, #0x20                  	// #32
  40ec1c:	mov	x0, x19
  40ec20:	bl	411658 <_ZdlPvm@@Base>
  40ec24:	mov	x0, x20
  40ec28:	bl	401480 <_Unwind_Resume@plt>
  40ec2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ec30:	add	x0, x0, #0x520
  40ec34:	str	x0, [x19]
  40ec38:	str	x20, [x19, #24]
  40ec3c:	mov	x0, x19
  40ec40:	ldp	x19, x20, [sp, #16]
  40ec44:	ldr	x21, [sp, #32]
  40ec48:	ldp	x29, x30, [sp], #48
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-32]!
  40ec54:	mov	x29, sp
  40ec58:	stp	x19, x20, [sp, #16]
  40ec5c:	mov	x19, x0
  40ec60:	mov	x20, x1
  40ec64:	mov	x1, x2
  40ec68:	bl	406530 <printf@plt+0x5050>
  40ec6c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ec70:	add	x0, x0, #0x520
  40ec74:	str	x0, [x19]
  40ec78:	str	x20, [x19, #24]
  40ec7c:	ldp	x19, x20, [sp, #16]
  40ec80:	ldp	x29, x30, [sp], #32
  40ec84:	ret
  40ec88:	stp	x29, x30, [sp, #-16]!
  40ec8c:	mov	x29, sp
  40ec90:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ec94:	add	x0, x0, #0x6c8
  40ec98:	bl	40fafc <printf@plt+0xe61c>
  40ec9c:	ldp	x29, x30, [sp], #16
  40eca0:	ret
  40eca4:	sub	sp, sp, #0x870
  40eca8:	stp	x29, x30, [sp]
  40ecac:	mov	x29, sp
  40ecb0:	stp	x19, x20, [sp, #16]
  40ecb4:	stp	x21, x22, [sp, #32]
  40ecb8:	stp	x23, x24, [sp, #48]
  40ecbc:	stp	x25, x26, [sp, #64]
  40ecc0:	stp	x27, x28, [sp, #80]
  40ecc4:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ecc8:	add	x1, x0, #0x6d0
  40eccc:	str	wzr, [x0, #1744]
  40ecd0:	mov	w0, #0xfffffffe            	// #-2
  40ecd4:	str	w0, [x1, #4]
  40ecd8:	strh	wzr, [sp, #1760]
  40ecdc:	str	wzr, [sp, #116]
  40ece0:	mov	w21, #0x0                   	// #0
  40ece4:	mov	x24, #0xc8                  	// #200
  40ece8:	add	x20, sp, #0xa0
  40ecec:	str	x20, [sp, #104]
  40ecf0:	add	x19, sp, #0x6e0
  40ecf4:	mov	x23, x19
  40ecf8:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ecfc:	add	x22, x22, #0x658
  40ed00:	add	x26, x22, #0x260
  40ed04:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ed08:	add	x0, x0, #0x5c0
  40ed0c:	str	x0, [sp, #128]
  40ed10:	b	40eea4 <printf@plt+0xd9c4>
  40ed14:	bl	405280 <printf@plt+0x3da0>
  40ed18:	adrp	x1, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ed1c:	str	w0, [x1, #1748]
  40ed20:	b	40eec0 <printf@plt+0xd9e0>
  40ed24:	str	wzr, [x0, #1748]
  40ed28:	mov	w0, #0x0                   	// #0
  40ed2c:	add	w25, w0, w25
  40ed30:	cmp	w25, #0x17b
  40ed34:	b.hi	40eee8 <printf@plt+0xda08>  // b.pmore
  40ed38:	ldrsh	w1, [x26, w25, sxtw #1]
  40ed3c:	cmp	w1, w0
  40ed40:	b.ne	40eee8 <printf@plt+0xda08>  // b.any
  40ed44:	add	x0, x22, #0x558
  40ed48:	ldrb	w21, [x0, w25, sxtw]
  40ed4c:	cbz	w21, 40ed88 <printf@plt+0xd8a8>
  40ed50:	ldr	w1, [sp, #116]
  40ed54:	cmp	w1, #0x0
  40ed58:	cset	w0, ne  // ne = any
  40ed5c:	sub	w0, w1, w0
  40ed60:	str	w0, [sp, #116]
  40ed64:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ed68:	add	x0, x0, #0x6d0
  40ed6c:	mov	w1, #0xfffffffe            	// #-2
  40ed70:	str	w1, [x0, #4]
  40ed74:	ldr	x0, [x0, #8]
  40ed78:	str	x0, [x20, #8]
  40ed7c:	add	x20, x20, #0x8
  40ed80:	mov	x0, x19
  40ed84:	b	40edd8 <printf@plt+0xd8f8>
  40ed88:	ldr	x25, [x20, #8]
  40ed8c:	mov	w2, #0x0                   	// #0
  40ed90:	sub	x1, x20, w21, uxtb #3
  40ed94:	sub	x0, x19, w21, uxtb #1
  40ed98:	add	x20, x1, #0x8
  40ed9c:	str	x25, [x1, #8]
  40eda0:	add	x1, x22, #0x7b8
  40eda4:	ldrb	w1, [x1, w2, sxtw]
  40eda8:	sub	w1, w1, #0x42
  40edac:	ldrsh	w3, [x0]
  40edb0:	add	x2, x22, #0x808
  40edb4:	ldrsb	w2, [x2, w1, sxtw]
  40edb8:	add	w2, w2, w3
  40edbc:	cmp	w2, #0x17b
  40edc0:	b.hi	40edd0 <printf@plt+0xd8f0>  // b.pmore
  40edc4:	ldrsh	w4, [x26, w2, sxtw #1]
  40edc8:	cmp	w4, w3
  40edcc:	b.eq	40f6a0 <printf@plt+0xe1c0>  // b.none
  40edd0:	add	x2, x22, #0x820
  40edd4:	ldrsh	w21, [x2, w1, sxtw #1]
  40edd8:	add	x19, x0, #0x2
  40eddc:	strh	w21, [x0, #2]
  40ede0:	lsl	x1, x24, #1
  40ede4:	sub	x0, x1, #0x2
  40ede8:	add	x0, x23, x0
  40edec:	cmp	x19, x0
  40edf0:	b.cc	40ee9c <printf@plt+0xd9bc>  // b.lo, b.ul, b.last
  40edf4:	sub	x27, x19, x23
  40edf8:	asr	x20, x27, #1
  40edfc:	add	x20, x20, #0x1
  40ee00:	mov	x0, #0x270f                	// #9999
  40ee04:	cmp	x24, x0
  40ee08:	b.hi	40f738 <printf@plt+0xe258>  // b.pmore
  40ee0c:	mov	x24, #0x2710                	// #10000
  40ee10:	cmp	x1, x24
  40ee14:	csel	x24, x1, x24, ls  // ls = plast
  40ee18:	add	x0, x24, x24, lsl #2
  40ee1c:	lsl	x0, x0, #1
  40ee20:	add	x0, x0, #0x7
  40ee24:	bl	401420 <malloc@plt>
  40ee28:	mov	x25, x0
  40ee2c:	cbz	x0, 40f738 <printf@plt+0xe258>
  40ee30:	str	x0, [sp, #136]
  40ee34:	add	x2, x27, #0x2
  40ee38:	mov	x1, x23
  40ee3c:	bl	401240 <memcpy@plt>
  40ee40:	lsl	x0, x24, #1
  40ee44:	str	x0, [sp, #120]
  40ee48:	add	x28, x25, x24, lsl #1
  40ee4c:	lsl	x20, x20, #3
  40ee50:	mov	x2, x20
  40ee54:	ldr	x1, [sp, #104]
  40ee58:	mov	x0, x28
  40ee5c:	bl	401240 <memcpy@plt>
  40ee60:	add	x0, sp, #0x6e0
  40ee64:	cmp	x23, x0
  40ee68:	b.eq	40ee74 <printf@plt+0xd994>  // b.none
  40ee6c:	mov	x0, x23
  40ee70:	bl	4012c0 <free@plt>
  40ee74:	add	x19, x25, x27
  40ee78:	sub	x20, x20, #0x8
  40ee7c:	add	x20, x28, x20
  40ee80:	ldr	x0, [sp, #120]
  40ee84:	sub	x0, x0, #0x2
  40ee88:	add	x0, x25, x0
  40ee8c:	cmp	x19, x0
  40ee90:	b.cs	40f9b0 <printf@plt+0xe4d0>  // b.hs, b.nlast
  40ee94:	str	x28, [sp, #104]
  40ee98:	mov	x23, x25
  40ee9c:	cmp	w21, #0x48
  40eea0:	b.eq	40f754 <printf@plt+0xe274>  // b.none
  40eea4:	ldrsh	w25, [x22, w21, sxtw #1]
  40eea8:	cmn	w25, #0x4c
  40eeac:	b.eq	40eee8 <printf@plt+0xda08>  // b.none
  40eeb0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40eeb4:	ldr	w0, [x0, #1748]
  40eeb8:	cmn	w0, #0x2
  40eebc:	b.eq	40ed14 <printf@plt+0xd834>  // b.none
  40eec0:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40eec4:	ldr	w1, [x0, #1748]
  40eec8:	cmp	w1, #0x0
  40eecc:	b.le	40ed24 <printf@plt+0xd844>
  40eed0:	mov	w0, #0x2                   	// #2
  40eed4:	cmp	w1, #0x13b
  40eed8:	b.hi	40ed2c <printf@plt+0xd84c>  // b.pmore
  40eedc:	add	x0, x22, #0x120
  40eee0:	ldrb	w0, [x0, w1, sxtw]
  40eee4:	b	40ed2c <printf@plt+0xd84c>
  40eee8:	add	x0, x22, #0x6d8
  40eeec:	ldrb	w0, [x0, w21, sxtw]
  40eef0:	mov	w2, w0
  40eef4:	cbnz	w0, 40ef28 <printf@plt+0xda48>
  40eef8:	ldr	w0, [sp, #116]
  40eefc:	cbz	w0, 40f6ac <printf@plt+0xe1cc>
  40ef00:	ldr	w0, [sp, #116]
  40ef04:	cmp	w0, #0x3
  40ef08:	b.ne	40ef20 <printf@plt+0xda40>  // b.any
  40ef0c:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40ef10:	ldr	w0, [x0, #1748]
  40ef14:	cmp	w0, #0x0
  40ef18:	b.gt	40f6cc <printf@plt+0xe1ec>
  40ef1c:	cbz	w0, 40f7ac <printf@plt+0xe2cc>
  40ef20:	add	x2, x22, #0x558
  40ef24:	b	40f6ec <printf@plt+0xe20c>
  40ef28:	add	x1, x22, #0x768
  40ef2c:	ldrb	w21, [x1, w0, sxtw]
  40ef30:	mov	w1, #0x1                   	// #1
  40ef34:	sub	w1, w1, w21
  40ef38:	ldr	x25, [x20, w1, sxtw #3]
  40ef3c:	sub	w0, w0, #0x3
  40ef40:	cmp	w0, #0x48
  40ef44:	b.hi	40ed90 <printf@plt+0xd8b0>  // b.pmore
  40ef48:	ldr	x1, [sp, #128]
  40ef4c:	ldrh	w0, [x1, w0, uxtw #1]
  40ef50:	adr	x1, 40ef5c <printf@plt+0xda7c>
  40ef54:	add	x0, x1, w0, sxth #2
  40ef58:	br	x0
  40ef5c:	ldr	x0, [x20]
  40ef60:	bl	406080 <printf@plt+0x4ba0>
  40ef64:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ef68:	mov	w1, #0x1                   	// #1
  40ef6c:	str	w1, [x0, #3452]
  40ef70:	mov	w2, #0x3                   	// #3
  40ef74:	b	40ed90 <printf@plt+0xd8b0>
  40ef78:	ldr	x25, [x20]
  40ef7c:	mov	w2, #0x4                   	// #4
  40ef80:	b	40ed90 <printf@plt+0xd8b0>
  40ef84:	ldur	x25, [x20, #-8]
  40ef88:	ldr	x0, [x25]
  40ef8c:	ldr	x1, [x0, #56]
  40ef90:	mov	x0, x25
  40ef94:	blr	x1
  40ef98:	mov	x27, x0
  40ef9c:	cbz	x0, 40efb8 <printf@plt+0xdad8>
  40efa0:	ldr	x1, [x20]
  40efa4:	mov	x0, x27
  40efa8:	bl	4073f0 <printf@plt+0x5f10>
  40efac:	mov	x25, x27
  40efb0:	mov	w2, #0x5                   	// #5
  40efb4:	b	40ed90 <printf@plt+0xd8b0>
  40efb8:	mov	x0, #0x38                  	// #56
  40efbc:	bl	4115e8 <_Znwm@@Base>
  40efc0:	mov	x27, x0
  40efc4:	mov	x1, x25
  40efc8:	bl	407490 <printf@plt+0x5fb0>
  40efcc:	b	40efa0 <printf@plt+0xdac0>
  40efd0:	ldr	x25, [x20]
  40efd4:	mov	w2, #0x6                   	// #6
  40efd8:	b	40ed90 <printf@plt+0xd8b0>
  40efdc:	ldr	x0, [x20]
  40efe0:	bl	40aa44 <printf@plt+0x9564>
  40efe4:	mov	x25, x0
  40efe8:	mov	w2, #0x7                   	// #7
  40efec:	b	40ed90 <printf@plt+0xd8b0>
  40eff0:	ldr	x0, [x20]
  40eff4:	bl	40aae4 <printf@plt+0x9604>
  40eff8:	mov	x25, x0
  40effc:	mov	w2, #0x8                   	// #8
  40f000:	b	40ed90 <printf@plt+0xd8b0>
  40f004:	ldr	x25, [x20]
  40f008:	mov	w2, #0x9                   	// #9
  40f00c:	b	40ed90 <printf@plt+0xd8b0>
  40f010:	ldr	x2, [x20]
  40f014:	mov	x1, #0x0                   	// #0
  40f018:	ldur	x0, [x20, #-16]
  40f01c:	bl	406fc4 <printf@plt+0x5ae4>
  40f020:	mov	x25, x0
  40f024:	mov	w2, #0xa                   	// #10
  40f028:	b	40ed90 <printf@plt+0xd8b0>
  40f02c:	mov	x2, #0x0                   	// #0
  40f030:	ldr	x1, [x20]
  40f034:	ldur	x0, [x20, #-16]
  40f038:	bl	406fc4 <printf@plt+0x5ae4>
  40f03c:	mov	x25, x0
  40f040:	mov	w2, #0xb                   	// #11
  40f044:	b	40ed90 <printf@plt+0xd8b0>
  40f048:	ldr	x2, [x20]
  40f04c:	ldur	x1, [x20, #-16]
  40f050:	ldur	x0, [x20, #-32]
  40f054:	bl	406fc4 <printf@plt+0x5ae4>
  40f058:	mov	x25, x0
  40f05c:	mov	w2, #0xc                   	// #12
  40f060:	b	40ed90 <printf@plt+0xd8b0>
  40f064:	ldur	x25, [x20, #-32]
  40f068:	mov	x2, #0x0                   	// #0
  40f06c:	ldr	x1, [x20]
  40f070:	ldur	x0, [x20, #-16]
  40f074:	bl	406fc4 <printf@plt+0x5ae4>
  40f078:	mov	x2, #0x0                   	// #0
  40f07c:	mov	x1, x0
  40f080:	mov	x0, x25
  40f084:	bl	406fc4 <printf@plt+0x5ae4>
  40f088:	mov	x25, x0
  40f08c:	mov	w2, #0xd                   	// #13
  40f090:	b	40ed90 <printf@plt+0xd8b0>
  40f094:	ldr	x25, [x20]
  40f098:	mov	w2, #0xe                   	// #14
  40f09c:	b	40ed90 <printf@plt+0xd8b0>
  40f0a0:	ldr	x0, [x20]
  40f0a4:	bl	40d788 <printf@plt+0xc2a8>
  40f0a8:	mov	x25, x0
  40f0ac:	mov	w2, #0xf                   	// #15
  40f0b0:	b	40ed90 <printf@plt+0xd8b0>
  40f0b4:	ldr	x1, [x20]
  40f0b8:	ldur	x0, [x20, #-16]
  40f0bc:	bl	408310 <printf@plt+0x6e30>
  40f0c0:	mov	x25, x0
  40f0c4:	mov	w2, #0x10                  	// #16
  40f0c8:	b	40ed90 <printf@plt+0xd8b0>
  40f0cc:	ldr	x1, [x20]
  40f0d0:	ldur	x0, [x20, #-16]
  40f0d4:	bl	408388 <printf@plt+0x6ea8>
  40f0d8:	mov	x25, x0
  40f0dc:	mov	w2, #0x11                  	// #17
  40f0e0:	b	40ed90 <printf@plt+0xd8b0>
  40f0e4:	ldr	x25, [x20]
  40f0e8:	mov	w2, #0x12                  	// #18
  40f0ec:	b	40ed90 <printf@plt+0xd8b0>
  40f0f0:	ldr	x2, [x20]
  40f0f4:	mov	x1, #0x0                   	// #0
  40f0f8:	ldur	x0, [x20, #-16]
  40f0fc:	bl	40a6b0 <printf@plt+0x91d0>
  40f100:	mov	x25, x0
  40f104:	mov	w2, #0x13                  	// #19
  40f108:	b	40ed90 <printf@plt+0xd8b0>
  40f10c:	ldr	x25, [x20]
  40f110:	mov	w2, #0x14                  	// #20
  40f114:	b	40ed90 <printf@plt+0xd8b0>
  40f118:	mov	x2, #0x0                   	// #0
  40f11c:	ldr	x1, [x20]
  40f120:	ldur	x0, [x20, #-16]
  40f124:	bl	40a6b0 <printf@plt+0x91d0>
  40f128:	mov	x25, x0
  40f12c:	mov	w2, #0x15                  	// #21
  40f130:	b	40ed90 <printf@plt+0xd8b0>
  40f134:	ldr	x2, [x20]
  40f138:	ldur	x1, [x20, #-16]
  40f13c:	ldur	x0, [x20, #-32]
  40f140:	bl	40a6b0 <printf@plt+0x91d0>
  40f144:	mov	x25, x0
  40f148:	mov	w2, #0x16                  	// #22
  40f14c:	b	40ed90 <printf@plt+0xd8b0>
  40f150:	ldr	x0, [x20]
  40f154:	bl	4094a8 <printf@plt+0x7fc8>
  40f158:	mov	x25, x0
  40f15c:	mov	w2, #0x17                  	// #23
  40f160:	b	40ed90 <printf@plt+0xd8b0>
  40f164:	mov	x0, #0x18                  	// #24
  40f168:	bl	4115e8 <_Znwm@@Base>
  40f16c:	mov	x25, x0
  40f170:	ldr	x1, [x20]
  40f174:	bl	4065cc <printf@plt+0x50ec>
  40f178:	mov	w2, #0x18                  	// #24
  40f17c:	b	40ed90 <printf@plt+0xd8b0>
  40f180:	ldr	x0, [x20]
  40f184:	bl	4094a8 <printf@plt+0x7fc8>
  40f188:	mov	x25, x0
  40f18c:	mov	w2, #0x19                  	// #25
  40f190:	b	40ed90 <printf@plt+0xd8b0>
  40f194:	mov	x0, #0x18                  	// #24
  40f198:	bl	4115e8 <_Znwm@@Base>
  40f19c:	mov	x25, x0
  40f1a0:	ldr	x1, [x20]
  40f1a4:	bl	4065cc <printf@plt+0x50ec>
  40f1a8:	mov	w2, #0x1a                  	// #26
  40f1ac:	b	40ed90 <printf@plt+0xd8b0>
  40f1b0:	mov	x0, #0x10                  	// #16
  40f1b4:	bl	4115e8 <_Znwm@@Base>
  40f1b8:	mov	x25, x0
  40f1bc:	bl	406664 <printf@plt+0x5184>
  40f1c0:	mov	w2, #0x1b                  	// #27
  40f1c4:	b	40ed90 <printf@plt+0xd8b0>
  40f1c8:	mov	x0, #0x10                  	// #16
  40f1cc:	bl	4115e8 <_Znwm@@Base>
  40f1d0:	mov	x25, x0
  40f1d4:	bl	406630 <printf@plt+0x5150>
  40f1d8:	mov	w2, #0x1c                  	// #28
  40f1dc:	b	40ed90 <printf@plt+0xd8b0>
  40f1e0:	mov	x0, #0x18                  	// #24
  40f1e4:	bl	4115e8 <_Znwm@@Base>
  40f1e8:	mov	x25, x0
  40f1ec:	bl	406600 <printf@plt+0x5120>
  40f1f0:	mov	w2, #0x1d                  	// #29
  40f1f4:	b	40ed90 <printf@plt+0xd8b0>
  40f1f8:	ldur	x25, [x20, #-8]
  40f1fc:	mov	w2, #0x1e                  	// #30
  40f200:	b	40ed90 <printf@plt+0xd8b0>
  40f204:	ldr	x25, [x20]
  40f208:	mov	w1, #0x2                   	// #2
  40f20c:	add	x0, x25, #0x10
  40f210:	bl	40e754 <printf@plt+0xd274>
  40f214:	mov	w2, #0x1f                  	// #31
  40f218:	b	40ed90 <printf@plt+0xd8b0>
  40f21c:	ldr	x25, [x20]
  40f220:	mov	w1, #0x0                   	// #0
  40f224:	add	x0, x25, #0x10
  40f228:	bl	40e754 <printf@plt+0xd274>
  40f22c:	mov	w2, #0x20                  	// #32
  40f230:	b	40ed90 <printf@plt+0xd8b0>
  40f234:	ldr	x25, [x20]
  40f238:	mov	w1, #0x1                   	// #1
  40f23c:	add	x0, x25, #0x10
  40f240:	bl	40e754 <printf@plt+0xd274>
  40f244:	mov	w2, #0x21                  	// #33
  40f248:	b	40ed90 <printf@plt+0xd8b0>
  40f24c:	ldr	x25, [x20]
  40f250:	mov	w1, #0x2                   	// #2
  40f254:	add	x0, x25, #0x10
  40f258:	bl	40e754 <printf@plt+0xd274>
  40f25c:	mov	w2, #0x22                  	// #34
  40f260:	b	40ed90 <printf@plt+0xd8b0>
  40f264:	ldur	x25, [x20, #-8]
  40f268:	mov	w2, #0x23                  	// #35
  40f26c:	b	40ed90 <printf@plt+0xd8b0>
  40f270:	ldr	x2, [x20]
  40f274:	ldur	x1, [x20, #-16]
  40f278:	ldur	x0, [x20, #-24]
  40f27c:	bl	40d26c <printf@plt+0xbd8c>
  40f280:	mov	x25, x0
  40f284:	mov	w2, #0x24                  	// #36
  40f288:	b	40ed90 <printf@plt+0xd8b0>
  40f28c:	mov	x2, #0x0                   	// #0
  40f290:	ldr	x1, [x20]
  40f294:	ldur	x0, [x20, #-8]
  40f298:	bl	40d26c <printf@plt+0xbd8c>
  40f29c:	mov	x25, x0
  40f2a0:	mov	w2, #0x25                  	// #37
  40f2a4:	b	40ed90 <printf@plt+0xd8b0>
  40f2a8:	ldur	x0, [x20, #-8]
  40f2ac:	bl	40c44c <printf@plt+0xaf6c>
  40f2b0:	mov	x25, x0
  40f2b4:	mov	w2, #0x26                  	// #38
  40f2b8:	b	40ed90 <printf@plt+0xd8b0>
  40f2bc:	ldur	x0, [x20, #-8]
  40f2c0:	bl	40c614 <printf@plt+0xb134>
  40f2c4:	mov	x25, x0
  40f2c8:	mov	w2, #0x27                  	// #39
  40f2cc:	b	40ed90 <printf@plt+0xd8b0>
  40f2d0:	ldur	x0, [x20, #-8]
  40f2d4:	bl	409458 <printf@plt+0x7f78>
  40f2d8:	mov	x25, x0
  40f2dc:	mov	w2, #0x28                  	// #40
  40f2e0:	b	40ed90 <printf@plt+0xd8b0>
  40f2e4:	ldr	x1, [x20]
  40f2e8:	ldur	x0, [x20, #-16]
  40f2ec:	bl	40c354 <printf@plt+0xae74>
  40f2f0:	mov	x25, x0
  40f2f4:	mov	w2, #0x29                  	// #41
  40f2f8:	b	40ed90 <printf@plt+0xd8b0>
  40f2fc:	ldr	x1, [x20]
  40f300:	ldur	x0, [x20, #-16]
  40f304:	bl	40c51c <printf@plt+0xb03c>
  40f308:	mov	x25, x0
  40f30c:	mov	w2, #0x2a                  	// #42
  40f310:	b	40ed90 <printf@plt+0xd8b0>
  40f314:	bl	405cc4 <printf@plt+0x47e4>
  40f318:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40f31c:	mov	x27, x0
  40f320:	mov	x0, #0x20                  	// #32
  40f324:	bl	4115e8 <_Znwm@@Base>
  40f328:	mov	x25, x0
  40f32c:	ldr	x2, [x20]
  40f330:	mov	x1, x27
  40f334:	bl	40c71c <printf@plt+0xb23c>
  40f338:	mov	w2, #0x2b                  	// #43
  40f33c:	b	40ed90 <printf@plt+0xd8b0>
  40f340:	bl	405ce0 <printf@plt+0x4800>
  40f344:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40f348:	mov	x27, x0
  40f34c:	mov	x0, #0x20                  	// #32
  40f350:	bl	4115e8 <_Znwm@@Base>
  40f354:	mov	x25, x0
  40f358:	ldr	x2, [x20]
  40f35c:	mov	x1, x27
  40f360:	bl	40c71c <printf@plt+0xb23c>
  40f364:	mov	w2, #0x2c                  	// #44
  40f368:	b	40ed90 <printf@plt+0xd8b0>
  40f36c:	bl	405ca8 <printf@plt+0x47c8>
  40f370:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40f374:	mov	x27, x0
  40f378:	mov	x0, #0x20                  	// #32
  40f37c:	bl	4115e8 <_Znwm@@Base>
  40f380:	mov	x25, x0
  40f384:	ldr	x2, [x20]
  40f388:	mov	x1, x27
  40f38c:	bl	40c71c <printf@plt+0xb23c>
  40f390:	mov	w2, #0x2d                  	// #45
  40f394:	b	40ed90 <printf@plt+0xd8b0>
  40f398:	mov	x0, #0x18                  	// #24
  40f39c:	bl	4115e8 <_Znwm@@Base>
  40f3a0:	mov	x25, x0
  40f3a4:	ldr	x1, [x20]
  40f3a8:	bl	40c754 <printf@plt+0xb274>
  40f3ac:	mov	w2, #0x2e                  	// #46
  40f3b0:	b	40ed90 <printf@plt+0xd8b0>
  40f3b4:	mov	x0, #0x20                  	// #32
  40f3b8:	bl	4115e8 <_Znwm@@Base>
  40f3bc:	mov	x25, x0
  40f3c0:	ldr	x2, [x20]
  40f3c4:	ldur	x1, [x20, #-8]
  40f3c8:	bl	40c71c <printf@plt+0xb23c>
  40f3cc:	mov	w2, #0x2f                  	// #47
  40f3d0:	b	40ed90 <printf@plt+0xd8b0>
  40f3d4:	mov	x0, #0x20                  	// #32
  40f3d8:	bl	4115e8 <_Znwm@@Base>
  40f3dc:	mov	x25, x0
  40f3e0:	ldr	x2, [x20]
  40f3e4:	ldur	x1, [x20, #-8]
  40f3e8:	bl	40c6e4 <printf@plt+0xb204>
  40f3ec:	mov	w2, #0x30                  	// #48
  40f3f0:	b	40ed90 <printf@plt+0xd8b0>
  40f3f4:	mov	x0, #0x20                  	// #32
  40f3f8:	bl	4115e8 <_Znwm@@Base>
  40f3fc:	mov	x25, x0
  40f400:	ldr	x2, [x20]
  40f404:	ldur	w1, [x20, #-8]
  40f408:	bl	40c7b8 <printf@plt+0xb2d8>
  40f40c:	mov	w2, #0x31                  	// #49
  40f410:	b	40ed90 <printf@plt+0xd8b0>
  40f414:	mov	x0, #0x20                  	// #32
  40f418:	bl	4115e8 <_Znwm@@Base>
  40f41c:	mov	x25, x0
  40f420:	ldur	w1, [x20, #-8]
  40f424:	ldr	x2, [x20]
  40f428:	neg	w1, w1
  40f42c:	bl	40c7b8 <printf@plt+0xb2d8>
  40f430:	mov	w2, #0x32                  	// #50
  40f434:	b	40ed90 <printf@plt+0xd8b0>
  40f438:	mov	x0, #0x20                  	// #32
  40f43c:	bl	4115e8 <_Znwm@@Base>
  40f440:	mov	x25, x0
  40f444:	ldr	x2, [x20]
  40f448:	ldur	w1, [x20, #-8]
  40f44c:	bl	40c780 <printf@plt+0xb2a0>
  40f450:	mov	w2, #0x33                  	// #51
  40f454:	b	40ed90 <printf@plt+0xd8b0>
  40f458:	mov	x0, #0x20                  	// #32
  40f45c:	bl	4115e8 <_Znwm@@Base>
  40f460:	mov	x25, x0
  40f464:	ldur	w1, [x20, #-8]
  40f468:	ldr	x2, [x20]
  40f46c:	neg	w1, w1
  40f470:	bl	40c780 <printf@plt+0xb2a0>
  40f474:	mov	w2, #0x34                  	// #52
  40f478:	b	40ed90 <printf@plt+0xd8b0>
  40f47c:	ldr	x25, [x20]
  40f480:	ldur	x1, [x20, #-8]
  40f484:	mov	x0, x25
  40f488:	bl	4092a8 <printf@plt+0x7dc8>
  40f48c:	mov	w2, #0x35                  	// #53
  40f490:	b	40ed90 <printf@plt+0xd8b0>
  40f494:	mov	x0, #0x18                  	// #24
  40f498:	bl	4115e8 <_Znwm@@Base>
  40f49c:	mov	x25, x0
  40f4a0:	ldr	x1, [x20]
  40f4a4:	bl	40c7f0 <printf@plt+0xb310>
  40f4a8:	mov	w2, #0x36                  	// #54
  40f4ac:	b	40ed90 <printf@plt+0xd8b0>
  40f4b0:	ldr	x1, [x20]
  40f4b4:	ldur	x0, [x20, #-8]
  40f4b8:	bl	40ebe4 <printf@plt+0xd704>
  40f4bc:	mov	x25, x0
  40f4c0:	mov	w2, #0x37                  	// #55
  40f4c4:	b	40ed90 <printf@plt+0xd8b0>
  40f4c8:	ldr	x27, [x20]
  40f4cc:	add	x2, sp, #0x9c
  40f4d0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  40f4d4:	add	x1, x1, #0xca0
  40f4d8:	mov	x0, x27
  40f4dc:	bl	401390 <__isoc99_sscanf@plt>
  40f4e0:	cmp	w0, #0x1
  40f4e4:	b.eq	40f4fc <printf@plt+0xe01c>  // b.none
  40f4e8:	cbz	x27, 40f4f4 <printf@plt+0xe014>
  40f4ec:	mov	x0, x27
  40f4f0:	bl	4013c0 <_ZdaPv@plt>
  40f4f4:	mov	w2, #0x38                  	// #56
  40f4f8:	b	40ed90 <printf@plt+0xd8b0>
  40f4fc:	ldr	w0, [sp, #156]
  40f500:	bfxil	x25, x0, #0, #32
  40f504:	b	40f4e8 <printf@plt+0xe008>
  40f508:	mov	x0, #0x30                  	// #48
  40f50c:	bl	4115e8 <_Znwm@@Base>
  40f510:	mov	x25, x0
  40f514:	ldr	x1, [x20]
  40f518:	bl	40e700 <printf@plt+0xd220>
  40f51c:	mov	w2, #0x39                  	// #57
  40f520:	b	40ed90 <printf@plt+0xd8b0>
  40f524:	ldur	x25, [x20, #-16]
  40f528:	ldr	x1, [x20]
  40f52c:	add	x0, x25, #0x10
  40f530:	bl	4063d8 <printf@plt+0x4ef8>
  40f534:	mov	w2, #0x3a                  	// #58
  40f538:	b	40ed90 <printf@plt+0xd8b0>
  40f53c:	ldur	x25, [x20, #-8]
  40f540:	mov	w2, #0x3b                  	// #59
  40f544:	b	40ed90 <printf@plt+0xd8b0>
  40f548:	ldur	x25, [x20, #-8]
  40f54c:	ldur	w1, [x20, #-24]
  40f550:	add	x0, x25, #0x10
  40f554:	bl	40e75c <printf@plt+0xd27c>
  40f558:	mov	w2, #0x3c                  	// #60
  40f55c:	b	40ed90 <printf@plt+0xd8b0>
  40f560:	mov	x0, #0x20                  	// #32
  40f564:	bl	4115e8 <_Znwm@@Base>
  40f568:	mov	x25, x0
  40f56c:	ldr	x1, [x20]
  40f570:	bl	40e5c4 <printf@plt+0xd0e4>
  40f574:	mov	w2, #0x3d                  	// #61
  40f578:	b	40ed90 <printf@plt+0xd8b0>
  40f57c:	ldur	x25, [x20, #-8]
  40f580:	ldr	x1, [x20]
  40f584:	mov	x0, x25
  40f588:	bl	40e644 <printf@plt+0xd164>
  40f58c:	mov	w2, #0x3e                  	// #62
  40f590:	b	40ed90 <printf@plt+0xd8b0>
  40f594:	mov	x0, #0x20                  	// #32
  40f598:	bl	4115e8 <_Znwm@@Base>
  40f59c:	mov	x25, x0
  40f5a0:	ldr	x1, [x20]
  40f5a4:	bl	40e6d4 <printf@plt+0xd1f4>
  40f5a8:	mov	w2, #0x3f                  	// #63
  40f5ac:	b	40ed90 <printf@plt+0xd8b0>
  40f5b0:	ldur	x25, [x20, #-16]
  40f5b4:	ldr	x1, [x20]
  40f5b8:	mov	x0, x25
  40f5bc:	bl	4063d8 <printf@plt+0x4ef8>
  40f5c0:	mov	w2, #0x40                  	// #64
  40f5c4:	b	40ed90 <printf@plt+0xd8b0>
  40f5c8:	ldur	x25, [x20, #-8]
  40f5cc:	mov	w2, #0x41                  	// #65
  40f5d0:	b	40ed90 <printf@plt+0xd8b0>
  40f5d4:	ldur	x25, [x20, #-8]
  40f5d8:	ldur	w1, [x20, #-24]
  40f5dc:	mov	x0, x25
  40f5e0:	bl	40e75c <printf@plt+0xd27c>
  40f5e4:	mov	w2, #0x42                  	// #66
  40f5e8:	b	40ed90 <printf@plt+0xd8b0>
  40f5ec:	ldr	x25, [x20]
  40f5f0:	mov	w1, #0x2                   	// #2
  40f5f4:	mov	x0, x25
  40f5f8:	bl	40e754 <printf@plt+0xd274>
  40f5fc:	mov	w2, #0x43                  	// #67
  40f600:	b	40ed90 <printf@plt+0xd8b0>
  40f604:	ldr	x25, [x20]
  40f608:	mov	w1, #0x0                   	// #0
  40f60c:	mov	x0, x25
  40f610:	bl	40e754 <printf@plt+0xd274>
  40f614:	mov	w2, #0x44                  	// #68
  40f618:	b	40ed90 <printf@plt+0xd8b0>
  40f61c:	ldr	x25, [x20]
  40f620:	mov	w1, #0x1                   	// #1
  40f624:	mov	x0, x25
  40f628:	bl	40e754 <printf@plt+0xd274>
  40f62c:	mov	w2, #0x45                  	// #69
  40f630:	b	40ed90 <printf@plt+0xd8b0>
  40f634:	ldr	x25, [x20]
  40f638:	mov	w1, #0x2                   	// #2
  40f63c:	mov	x0, x25
  40f640:	bl	40e754 <printf@plt+0xd274>
  40f644:	mov	w2, #0x46                  	// #70
  40f648:	b	40ed90 <printf@plt+0xd8b0>
  40f64c:	ldr	x25, [x20]
  40f650:	mov	w2, #0x47                  	// #71
  40f654:	b	40ed90 <printf@plt+0xd8b0>
  40f658:	ldr	x25, [x20]
  40f65c:	mov	w2, #0x48                  	// #72
  40f660:	b	40ed90 <printf@plt+0xd8b0>
  40f664:	ldr	x25, [x20]
  40f668:	mov	w2, #0x49                  	// #73
  40f66c:	b	40ed90 <printf@plt+0xd8b0>
  40f670:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40f674:	add	x0, x0, #0x778
  40f678:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40f67c:	mov	x25, x0
  40f680:	mov	w2, #0x4a                  	// #74
  40f684:	b	40ed90 <printf@plt+0xd8b0>
  40f688:	adrp	x0, 419000 <_ZdlPvm@@Base+0x79a8>
  40f68c:	add	x0, x0, #0x7d0
  40f690:	bl	412984 <_ZdlPvm@@Base+0x132c>
  40f694:	mov	x25, x0
  40f698:	mov	w2, #0x4b                  	// #75
  40f69c:	b	40ed90 <printf@plt+0xd8b0>
  40f6a0:	add	x1, x22, #0x558
  40f6a4:	ldrb	w21, [x1, w2, sxtw]
  40f6a8:	b	40edd8 <printf@plt+0xd8f8>
  40f6ac:	adrp	x1, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40f6b0:	ldr	w0, [x1, #1744]
  40f6b4:	add	w0, w0, #0x1
  40f6b8:	str	w0, [x1, #1744]
  40f6bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40f6c0:	add	x0, x0, #0x598
  40f6c4:	bl	405458 <printf@plt+0x3f78>
  40f6c8:	b	40ef20 <printf@plt+0xda40>
  40f6cc:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40f6d0:	mov	w1, #0xfffffffe            	// #-2
  40f6d4:	str	w1, [x0, #1748]
  40f6d8:	b	40ef20 <printf@plt+0xda40>
  40f6dc:	cmp	x19, x23
  40f6e0:	b.eq	40f7bc <printf@plt+0xe2dc>  // b.none
  40f6e4:	sub	x20, x20, #0x8
  40f6e8:	ldrsh	w21, [x19, #-2]!
  40f6ec:	ldrsh	w0, [x22, w21, sxtw #1]
  40f6f0:	cmn	w0, #0x4c
  40f6f4:	b.eq	40f6dc <printf@plt+0xe1fc>  // b.none
  40f6f8:	add	w0, w0, #0x1
  40f6fc:	cmp	w0, #0x17b
  40f700:	b.hi	40f6dc <printf@plt+0xe1fc>  // b.pmore
  40f704:	ldrsh	w1, [x26, w0, sxtw #1]
  40f708:	cmp	w1, #0x1
  40f70c:	b.ne	40f6dc <printf@plt+0xe1fc>  // b.any
  40f710:	ldrb	w21, [x2, w0, sxtw]
  40f714:	cbz	w21, 40f6dc <printf@plt+0xe1fc>
  40f718:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40f71c:	ldr	x0, [x0, #1752]
  40f720:	str	x0, [x20, #8]
  40f724:	add	x20, x20, #0x8
  40f728:	mov	x0, x19
  40f72c:	mov	w1, #0x3                   	// #3
  40f730:	str	w1, [sp, #116]
  40f734:	b	40edd8 <printf@plt+0xd8f8>
  40f738:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40f73c:	add	x0, x0, #0x5a8
  40f740:	bl	405458 <printf@plt+0x3f78>
  40f744:	mov	x0, x19
  40f748:	mov	x19, x23
  40f74c:	mov	w20, #0x2                   	// #2
  40f750:	b	40f760 <printf@plt+0xe280>
  40f754:	mov	x0, x19
  40f758:	mov	x19, x23
  40f75c:	mov	w20, #0x0                   	// #0
  40f760:	cmp	x0, x19
  40f764:	b.eq	40f774 <printf@plt+0xe294>  // b.none
  40f768:	sub	x0, x0, #0x2
  40f76c:	cmp	x0, x19
  40f770:	b.ne	40f768 <printf@plt+0xe288>  // b.any
  40f774:	add	x0, sp, #0x6e0
  40f778:	cmp	x19, x0
  40f77c:	b.eq	40f788 <printf@plt+0xe2a8>  // b.none
  40f780:	mov	x0, x19
  40f784:	bl	4012c0 <free@plt>
  40f788:	mov	w0, w20
  40f78c:	ldp	x19, x20, [sp, #16]
  40f790:	ldp	x21, x22, [sp, #32]
  40f794:	ldp	x23, x24, [sp, #48]
  40f798:	ldp	x25, x26, [sp, #64]
  40f79c:	ldp	x27, x28, [sp, #80]
  40f7a0:	ldp	x29, x30, [sp]
  40f7a4:	add	sp, sp, #0x870
  40f7a8:	ret
  40f7ac:	mov	x0, x19
  40f7b0:	mov	x19, x23
  40f7b4:	mov	w20, #0x1                   	// #1
  40f7b8:	b	40f760 <printf@plt+0xe280>
  40f7bc:	mov	w20, #0x1                   	// #1
  40f7c0:	b	40f774 <printf@plt+0xe294>
  40f7c4:	ldr	x19, [sp, #136]
  40f7c8:	mov	w20, #0x1                   	// #1
  40f7cc:	b	40f780 <printf@plt+0xe2a0>
  40f7d0:	mov	x19, x0
  40f7d4:	mov	x1, #0x38                  	// #56
  40f7d8:	mov	x0, x27
  40f7dc:	bl	411658 <_ZdlPvm@@Base>
  40f7e0:	mov	x0, x19
  40f7e4:	bl	401480 <_Unwind_Resume@plt>
  40f7e8:	mov	x19, x0
  40f7ec:	mov	x1, #0x18                  	// #24
  40f7f0:	mov	x0, x25
  40f7f4:	bl	411658 <_ZdlPvm@@Base>
  40f7f8:	mov	x0, x19
  40f7fc:	bl	401480 <_Unwind_Resume@plt>
  40f800:	mov	x19, x0
  40f804:	mov	x1, #0x18                  	// #24
  40f808:	mov	x0, x25
  40f80c:	bl	411658 <_ZdlPvm@@Base>
  40f810:	mov	x0, x19
  40f814:	bl	401480 <_Unwind_Resume@plt>
  40f818:	mov	x19, x0
  40f81c:	mov	x1, #0x10                  	// #16
  40f820:	mov	x0, x25
  40f824:	bl	411658 <_ZdlPvm@@Base>
  40f828:	mov	x0, x19
  40f82c:	bl	401480 <_Unwind_Resume@plt>
  40f830:	mov	x19, x0
  40f834:	mov	x1, #0x10                  	// #16
  40f838:	mov	x0, x25
  40f83c:	bl	411658 <_ZdlPvm@@Base>
  40f840:	mov	x0, x19
  40f844:	bl	401480 <_Unwind_Resume@plt>
  40f848:	mov	x19, x0
  40f84c:	mov	x1, #0x18                  	// #24
  40f850:	mov	x0, x25
  40f854:	bl	411658 <_ZdlPvm@@Base>
  40f858:	mov	x0, x19
  40f85c:	bl	401480 <_Unwind_Resume@plt>
  40f860:	mov	x19, x0
  40f864:	mov	x1, #0x20                  	// #32
  40f868:	mov	x0, x25
  40f86c:	bl	411658 <_ZdlPvm@@Base>
  40f870:	mov	x0, x19
  40f874:	bl	401480 <_Unwind_Resume@plt>
  40f878:	mov	x19, x0
  40f87c:	mov	x1, #0x20                  	// #32
  40f880:	mov	x0, x25
  40f884:	bl	411658 <_ZdlPvm@@Base>
  40f888:	mov	x0, x19
  40f88c:	bl	401480 <_Unwind_Resume@plt>
  40f890:	mov	x19, x0
  40f894:	mov	x1, #0x20                  	// #32
  40f898:	mov	x0, x25
  40f89c:	bl	411658 <_ZdlPvm@@Base>
  40f8a0:	mov	x0, x19
  40f8a4:	bl	401480 <_Unwind_Resume@plt>
  40f8a8:	mov	x19, x0
  40f8ac:	mov	x1, #0x18                  	// #24
  40f8b0:	mov	x0, x25
  40f8b4:	bl	411658 <_ZdlPvm@@Base>
  40f8b8:	mov	x0, x19
  40f8bc:	bl	401480 <_Unwind_Resume@plt>
  40f8c0:	mov	x19, x0
  40f8c4:	mov	x1, #0x20                  	// #32
  40f8c8:	mov	x0, x25
  40f8cc:	bl	411658 <_ZdlPvm@@Base>
  40f8d0:	mov	x0, x19
  40f8d4:	bl	401480 <_Unwind_Resume@plt>
  40f8d8:	mov	x19, x0
  40f8dc:	mov	x1, #0x20                  	// #32
  40f8e0:	mov	x0, x25
  40f8e4:	bl	411658 <_ZdlPvm@@Base>
  40f8e8:	mov	x0, x19
  40f8ec:	bl	401480 <_Unwind_Resume@plt>
  40f8f0:	mov	x19, x0
  40f8f4:	mov	x1, #0x20                  	// #32
  40f8f8:	mov	x0, x25
  40f8fc:	bl	411658 <_ZdlPvm@@Base>
  40f900:	mov	x0, x19
  40f904:	bl	401480 <_Unwind_Resume@plt>
  40f908:	mov	x19, x0
  40f90c:	mov	x1, #0x20                  	// #32
  40f910:	mov	x0, x25
  40f914:	bl	411658 <_ZdlPvm@@Base>
  40f918:	mov	x0, x19
  40f91c:	bl	401480 <_Unwind_Resume@plt>
  40f920:	mov	x19, x0
  40f924:	mov	x1, #0x20                  	// #32
  40f928:	mov	x0, x25
  40f92c:	bl	411658 <_ZdlPvm@@Base>
  40f930:	mov	x0, x19
  40f934:	bl	401480 <_Unwind_Resume@plt>
  40f938:	mov	x19, x0
  40f93c:	mov	x1, #0x20                  	// #32
  40f940:	mov	x0, x25
  40f944:	bl	411658 <_ZdlPvm@@Base>
  40f948:	mov	x0, x19
  40f94c:	bl	401480 <_Unwind_Resume@plt>
  40f950:	mov	x19, x0
  40f954:	mov	x1, #0x18                  	// #24
  40f958:	mov	x0, x25
  40f95c:	bl	411658 <_ZdlPvm@@Base>
  40f960:	mov	x0, x19
  40f964:	bl	401480 <_Unwind_Resume@plt>
  40f968:	mov	x19, x0
  40f96c:	mov	x1, #0x30                  	// #48
  40f970:	mov	x0, x25
  40f974:	bl	411658 <_ZdlPvm@@Base>
  40f978:	mov	x0, x19
  40f97c:	bl	401480 <_Unwind_Resume@plt>
  40f980:	mov	x19, x0
  40f984:	mov	x1, #0x20                  	// #32
  40f988:	mov	x0, x25
  40f98c:	bl	411658 <_ZdlPvm@@Base>
  40f990:	mov	x0, x19
  40f994:	bl	401480 <_Unwind_Resume@plt>
  40f998:	mov	x19, x0
  40f99c:	mov	x1, #0x20                  	// #32
  40f9a0:	mov	x0, x25
  40f9a4:	bl	411658 <_ZdlPvm@@Base>
  40f9a8:	mov	x0, x19
  40f9ac:	bl	401480 <_Unwind_Resume@plt>
  40f9b0:	ldr	x1, [sp, #136]
  40f9b4:	cmp	x1, x19
  40f9b8:	b.eq	40f7c4 <printf@plt+0xe2e4>  // b.none
  40f9bc:	mov	x0, x19
  40f9c0:	mov	x19, x1
  40f9c4:	mov	w20, #0x1                   	// #1
  40f9c8:	b	40f768 <printf@plt+0xe288>
  40f9cc:	stp	x29, x30, [sp, #-48]!
  40f9d0:	mov	x29, sp
  40f9d4:	stp	x19, x20, [sp, #16]
  40f9d8:	str	x21, [sp, #32]
  40f9dc:	mov	w19, w0
  40f9e0:	mov	x20, x1
  40f9e4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40f9e8:	ldr	x2, [x0, #696]
  40f9ec:	cbz	x2, 40fa04 <printf@plt+0xe524>
  40f9f0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40f9f4:	add	x1, x1, #0xea0
  40f9f8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f9fc:	ldr	x0, [x0, #3424]
  40fa00:	bl	401270 <fprintf@plt>
  40fa04:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fa08:	mov	x3, x20
  40fa0c:	mov	w2, w19
  40fa10:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40fa14:	add	x1, x1, #0xea8
  40fa18:	ldr	x0, [x21, #3424]
  40fa1c:	bl	401270 <fprintf@plt>
  40fa20:	ldr	x0, [x21, #3424]
  40fa24:	bl	4013b0 <fflush@plt>
  40fa28:	bl	401430 <abort@plt>
  40fa2c:	add	x1, x0, #0x100
  40fa30:	strb	wzr, [x0], #1
  40fa34:	cmp	x0, x1
  40fa38:	b.ne	40fa30 <printf@plt+0xe550>  // b.any
  40fa3c:	ret
  40fa40:	stp	x29, x30, [sp, #-16]!
  40fa44:	mov	x29, sp
  40fa48:	bl	40fa2c <printf@plt+0xe54c>
  40fa4c:	ldp	x29, x30, [sp], #16
  40fa50:	ret
  40fa54:	stp	x29, x30, [sp, #-32]!
  40fa58:	mov	x29, sp
  40fa5c:	stp	x19, x20, [sp, #16]
  40fa60:	mov	x20, x0
  40fa64:	mov	x19, x1
  40fa68:	bl	40fa2c <printf@plt+0xe54c>
  40fa6c:	ldrb	w2, [x19]
  40fa70:	cbz	w2, 40fa84 <printf@plt+0xe5a4>
  40fa74:	mov	w0, #0x1                   	// #1
  40fa78:	strb	w0, [x20, w2, sxtw]
  40fa7c:	ldrb	w2, [x19, #1]!
  40fa80:	cbnz	w2, 40fa78 <printf@plt+0xe598>
  40fa84:	ldp	x19, x20, [sp, #16]
  40fa88:	ldp	x29, x30, [sp], #32
  40fa8c:	ret
  40fa90:	stp	x29, x30, [sp, #-32]!
  40fa94:	mov	x29, sp
  40fa98:	stp	x19, x20, [sp, #16]
  40fa9c:	mov	x20, x0
  40faa0:	mov	x19, x1
  40faa4:	bl	40fa2c <printf@plt+0xe54c>
  40faa8:	ldrb	w2, [x19]
  40faac:	cbz	w2, 40fac0 <printf@plt+0xe5e0>
  40fab0:	mov	w0, #0x1                   	// #1
  40fab4:	strb	w0, [x20, w2, sxtw]
  40fab8:	ldrb	w2, [x19, #1]!
  40fabc:	cbnz	w2, 40fab4 <printf@plt+0xe5d4>
  40fac0:	ldp	x19, x20, [sp, #16]
  40fac4:	ldp	x29, x30, [sp], #32
  40fac8:	ret
  40facc:	ret
  40fad0:	mov	x2, #0x0                   	// #0
  40fad4:	mov	w4, #0x1                   	// #1
  40fad8:	b	40fae8 <printf@plt+0xe608>
  40fadc:	add	x2, x2, #0x1
  40fae0:	cmp	x2, #0x100
  40fae4:	b.eq	40faf8 <printf@plt+0xe618>  // b.none
  40fae8:	ldrb	w3, [x1, x2]
  40faec:	cbz	w3, 40fadc <printf@plt+0xe5fc>
  40faf0:	strb	w4, [x0, x2]
  40faf4:	b	40fadc <printf@plt+0xe5fc>
  40faf8:	ret
  40fafc:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40fb00:	ldr	w0, [x0, #1760]
  40fb04:	cbnz	w0, 40fdcc <printf@plt+0xe8ec>
  40fb08:	stp	x29, x30, [sp, #-144]!
  40fb0c:	mov	x29, sp
  40fb10:	stp	x19, x20, [sp, #16]
  40fb14:	stp	x21, x22, [sp, #32]
  40fb18:	stp	x23, x24, [sp, #48]
  40fb1c:	stp	x25, x26, [sp, #64]
  40fb20:	stp	x27, x28, [sp, #80]
  40fb24:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40fb28:	mov	w1, #0x1                   	// #1
  40fb2c:	str	w1, [x0, #1760]
  40fb30:	mov	x20, #0x0                   	// #0
  40fb34:	mov	x19, #0x0                   	// #0
  40fb38:	add	x0, x0, #0x6e0
  40fb3c:	add	x28, x0, #0xa08
  40fb40:	add	x27, x0, #0x8
  40fb44:	add	x26, x0, #0x108
  40fb48:	add	x24, x0, #0x208
  40fb4c:	add	x25, x0, #0x308
  40fb50:	add	x1, x0, #0x408
  40fb54:	str	x1, [sp, #120]
  40fb58:	add	x1, x0, #0x508
  40fb5c:	str	x1, [sp, #96]
  40fb60:	add	x1, x0, #0x608
  40fb64:	str	x1, [sp, #128]
  40fb68:	add	x1, x0, #0x708
  40fb6c:	str	x1, [sp, #104]
  40fb70:	add	x1, x0, #0x808
  40fb74:	str	x1, [sp, #136]
  40fb78:	add	x0, x0, #0x908
  40fb7c:	str	x0, [sp, #112]
  40fb80:	mov	w23, #0x1                   	// #1
  40fb84:	b	40fd8c <printf@plt+0xe8ac>
  40fb88:	ldr	x0, [sp, #120]
  40fb8c:	strb	wzr, [x19, x0]
  40fb90:	cbz	w22, 40fc68 <printf@plt+0xe788>
  40fb94:	b	40fd50 <printf@plt+0xe870>
  40fb98:	ldr	x0, [sp, #128]
  40fb9c:	strb	wzr, [x19, x0]
  40fba0:	cbz	w22, 40fc14 <printf@plt+0xe734>
  40fba4:	b	40fd60 <printf@plt+0xe880>
  40fba8:	ldr	x0, [sp, #136]
  40fbac:	strb	wzr, [x19, x0]
  40fbb0:	cbz	w22, 40fbd8 <printf@plt+0xe6f8>
  40fbb4:	b	40fd70 <printf@plt+0xe890>
  40fbb8:	ldr	x0, [sp, #104]
  40fbbc:	strb	w23, [x19, x0]
  40fbc0:	bl	401380 <__ctype_b_loc@plt>
  40fbc4:	ldr	x0, [x0]
  40fbc8:	ldrsh	w0, [x0, x20]
  40fbcc:	tbz	w0, #31, 40fba8 <printf@plt+0xe6c8>
  40fbd0:	ldr	x0, [sp, #136]
  40fbd4:	strb	w23, [x19, x0]
  40fbd8:	bl	401380 <__ctype_b_loc@plt>
  40fbdc:	ldr	x0, [x0]
  40fbe0:	ldrh	w0, [x0, x20]
  40fbe4:	tbz	w0, #1, 40fd70 <printf@plt+0xe890>
  40fbe8:	ldr	x0, [sp, #112]
  40fbec:	strb	w23, [x19, x0]
  40fbf0:	b	40fd84 <printf@plt+0xe8a4>
  40fbf4:	ldr	x0, [sp, #96]
  40fbf8:	strb	w23, [x19, x0]
  40fbfc:	bl	401380 <__ctype_b_loc@plt>
  40fc00:	ldr	x0, [x0]
  40fc04:	ldrh	w0, [x0, x20]
  40fc08:	tbz	w0, #3, 40fb98 <printf@plt+0xe6b8>
  40fc0c:	ldr	x0, [sp, #128]
  40fc10:	strb	w23, [x19, x0]
  40fc14:	bl	401380 <__ctype_b_loc@plt>
  40fc18:	ldr	x0, [x0]
  40fc1c:	ldrh	w0, [x0, x20]
  40fc20:	tbnz	w0, #14, 40fbb8 <printf@plt+0xe6d8>
  40fc24:	ldr	x0, [sp, #104]
  40fc28:	strb	wzr, [x19, x0]
  40fc2c:	cbnz	w22, 40fd68 <printf@plt+0xe888>
  40fc30:	bl	401380 <__ctype_b_loc@plt>
  40fc34:	ldr	x0, [x0]
  40fc38:	ldrsh	w0, [x0, x20]
  40fc3c:	tbnz	w0, #31, 40fbd0 <printf@plt+0xe6f0>
  40fc40:	ldr	x0, [sp, #136]
  40fc44:	strb	wzr, [x19, x0]
  40fc48:	b	40fbd8 <printf@plt+0xe6f8>
  40fc4c:	strb	w23, [x19, x25]
  40fc50:	bl	401380 <__ctype_b_loc@plt>
  40fc54:	ldr	x0, [x0]
  40fc58:	ldrh	w0, [x0, x20]
  40fc5c:	tbz	w0, #13, 40fb88 <printf@plt+0xe6a8>
  40fc60:	ldr	x0, [sp, #120]
  40fc64:	strb	w23, [x19, x0]
  40fc68:	bl	401380 <__ctype_b_loc@plt>
  40fc6c:	ldr	x0, [x0]
  40fc70:	ldrh	w0, [x0, x20]
  40fc74:	tbnz	w0, #2, 40fbf4 <printf@plt+0xe714>
  40fc78:	ldr	x0, [sp, #96]
  40fc7c:	strb	wzr, [x19, x0]
  40fc80:	cbnz	w22, 40fd58 <printf@plt+0xe878>
  40fc84:	bl	401380 <__ctype_b_loc@plt>
  40fc88:	ldr	x0, [x0]
  40fc8c:	ldrh	w0, [x0, x20]
  40fc90:	tbnz	w0, #3, 40fc0c <printf@plt+0xe72c>
  40fc94:	ldr	x0, [sp, #128]
  40fc98:	strb	wzr, [x19, x0]
  40fc9c:	b	40fc14 <printf@plt+0xe734>
  40fca0:	strb	w23, [x19, x24]
  40fca4:	b	40fd00 <printf@plt+0xe820>
  40fca8:	strb	w23, [x19, x26]
  40fcac:	b	40fcec <printf@plt+0xe80c>
  40fcb0:	strb	w23, [x19, x27]
  40fcb4:	b	40fcd4 <printf@plt+0xe7f4>
  40fcb8:	strb	w23, [x19, x28]
  40fcbc:	bl	401380 <__ctype_b_loc@plt>
  40fcc0:	ldr	x0, [x0]
  40fcc4:	ldrh	w0, [x0, x20]
  40fcc8:	tbnz	w0, #8, 40fcb0 <printf@plt+0xe7d0>
  40fccc:	strb	wzr, [x19, x27]
  40fcd0:	cbnz	w22, 40fd3c <printf@plt+0xe85c>
  40fcd4:	bl	401380 <__ctype_b_loc@plt>
  40fcd8:	ldr	x0, [x0]
  40fcdc:	ldrh	w0, [x0, x20]
  40fce0:	tbnz	w0, #9, 40fca8 <printf@plt+0xe7c8>
  40fce4:	strb	wzr, [x19, x26]
  40fce8:	cbnz	w22, 40fd40 <printf@plt+0xe860>
  40fcec:	sub	w0, w21, #0x30
  40fcf0:	cmp	w0, #0x9
  40fcf4:	b.ls	40fca0 <printf@plt+0xe7c0>  // b.plast
  40fcf8:	strb	wzr, [x19, x24]
  40fcfc:	cbnz	w22, 40fd44 <printf@plt+0xe864>
  40fd00:	bl	401380 <__ctype_b_loc@plt>
  40fd04:	ldr	x0, [x0]
  40fd08:	ldrh	w0, [x0, x20]
  40fd0c:	tbnz	w0, #12, 40fc4c <printf@plt+0xe76c>
  40fd10:	strb	wzr, [x19, x25]
  40fd14:	cbnz	w22, 40fd48 <printf@plt+0xe868>
  40fd18:	bl	401380 <__ctype_b_loc@plt>
  40fd1c:	ldr	x0, [x0]
  40fd20:	ldrh	w0, [x0, x20]
  40fd24:	tbnz	w0, #13, 40fc60 <printf@plt+0xe780>
  40fd28:	ldr	x0, [sp, #120]
  40fd2c:	strb	wzr, [x19, x0]
  40fd30:	b	40fc68 <printf@plt+0xe788>
  40fd34:	strb	wzr, [x19, x28]
  40fd38:	strb	wzr, [x19, x27]
  40fd3c:	strb	wzr, [x19, x26]
  40fd40:	strb	wzr, [x19, x24]
  40fd44:	strb	wzr, [x19, x25]
  40fd48:	ldr	x0, [sp, #120]
  40fd4c:	strb	wzr, [x19, x0]
  40fd50:	ldr	x0, [sp, #96]
  40fd54:	strb	wzr, [x19, x0]
  40fd58:	ldr	x0, [sp, #128]
  40fd5c:	strb	wzr, [x19, x0]
  40fd60:	ldr	x0, [sp, #104]
  40fd64:	strb	wzr, [x19, x0]
  40fd68:	ldr	x0, [sp, #136]
  40fd6c:	strb	wzr, [x19, x0]
  40fd70:	ldr	x0, [sp, #112]
  40fd74:	strb	wzr, [x19, x0]
  40fd78:	add	w21, w21, #0x1
  40fd7c:	cmp	w21, #0xff
  40fd80:	b.gt	40fdb0 <printf@plt+0xe8d0>
  40fd84:	add	x19, x19, #0x1
  40fd88:	add	x20, x20, #0x2
  40fd8c:	mov	w21, w19
  40fd90:	ands	w22, w19, #0xffffff80
  40fd94:	b.ne	40fd34 <printf@plt+0xe854>  // b.any
  40fd98:	bl	401380 <__ctype_b_loc@plt>
  40fd9c:	ldr	x0, [x0]
  40fda0:	ldrh	w0, [x0, x20]
  40fda4:	tbnz	w0, #10, 40fcb8 <printf@plt+0xe7d8>
  40fda8:	strb	wzr, [x19, x28]
  40fdac:	b	40fcbc <printf@plt+0xe7dc>
  40fdb0:	ldp	x19, x20, [sp, #16]
  40fdb4:	ldp	x21, x22, [sp, #32]
  40fdb8:	ldp	x23, x24, [sp, #48]
  40fdbc:	ldp	x25, x26, [sp, #64]
  40fdc0:	ldp	x27, x28, [sp, #80]
  40fdc4:	ldp	x29, x30, [sp], #144
  40fdc8:	ret
  40fdcc:	ret
  40fdd0:	stp	x29, x30, [sp, #-16]!
  40fdd4:	mov	x29, sp
  40fdd8:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x22a0>
  40fddc:	add	x0, x0, #0x6e0
  40fde0:	add	x0, x0, #0xb08
  40fde4:	bl	40fafc <printf@plt+0xe61c>
  40fde8:	ldp	x29, x30, [sp], #16
  40fdec:	ret
  40fdf0:	stp	x29, x30, [sp, #-16]!
  40fdf4:	mov	x29, sp
  40fdf8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  40fdfc:	add	x0, x0, #0xed8
  40fe00:	bl	401440 <getenv@plt>
  40fe04:	cbz	x0, 40fe10 <printf@plt+0xe930>
  40fe08:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe0c:	str	x0, [x1, #3104]
  40fe10:	ldp	x29, x30, [sp], #16
  40fe14:	ret
  40fe18:	stp	x29, x30, [sp, #-16]!
  40fe1c:	mov	x29, sp
  40fe20:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  40fe24:	add	x0, x0, #0x1f0
  40fe28:	bl	40fdf0 <printf@plt+0xe910>
  40fe2c:	ldp	x29, x30, [sp], #16
  40fe30:	ret
  40fe34:	mov	w2, #0x1                   	// #1
  40fe38:	str	w2, [x0]
  40fe3c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x89a8>
  40fe40:	add	x2, x2, #0xef0
  40fe44:	cmp	x1, #0x0
  40fe48:	csel	x1, x2, x1, eq  // eq = none
  40fe4c:	str	x1, [x0, #8]
  40fe50:	ret
  40fe54:	str	wzr, [x0]
  40fe58:	ret
  40fe5c:	mov	w2, #0x3                   	// #3
  40fe60:	str	w2, [x0]
  40fe64:	str	w1, [x0, #8]
  40fe68:	ret
  40fe6c:	mov	w2, #0x4                   	// #4
  40fe70:	str	w2, [x0]
  40fe74:	str	w1, [x0, #8]
  40fe78:	ret
  40fe7c:	mov	w2, #0x2                   	// #2
  40fe80:	str	w2, [x0]
  40fe84:	strb	w1, [x0, #8]
  40fe88:	ret
  40fe8c:	mov	w2, #0x2                   	// #2
  40fe90:	str	w2, [x0]
  40fe94:	strb	w1, [x0, #8]
  40fe98:	ret
  40fe9c:	mov	w1, #0x5                   	// #5
  40fea0:	str	w1, [x0]
  40fea4:	str	d0, [x0, #8]
  40fea8:	ret
  40feac:	ldr	w0, [x0]
  40feb0:	cmp	w0, #0x0
  40feb4:	cset	w0, eq  // eq = none
  40feb8:	ret
  40febc:	stp	x29, x30, [sp, #-16]!
  40fec0:	mov	x29, sp
  40fec4:	ldr	w1, [x0]
  40fec8:	cmp	w1, #0x3
  40fecc:	b.eq	40ff24 <printf@plt+0xea44>  // b.none
  40fed0:	b.ls	40ff00 <printf@plt+0xea20>  // b.plast
  40fed4:	cmp	w1, #0x4
  40fed8:	b.eq	40ff40 <printf@plt+0xea60>  // b.none
  40fedc:	cmp	w1, #0x5
  40fee0:	b.ne	40ff38 <printf@plt+0xea58>  // b.any
  40fee4:	ldr	d0, [x0, #8]
  40fee8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40feec:	add	x1, x1, #0xef8
  40fef0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fef4:	ldr	x0, [x0, #3424]
  40fef8:	bl	401270 <fprintf@plt>
  40fefc:	b	40ff38 <printf@plt+0xea58>
  40ff00:	cmp	w1, #0x1
  40ff04:	b.eq	40ff58 <printf@plt+0xea78>  // b.none
  40ff08:	cmp	w1, #0x2
  40ff0c:	b.ne	40ff38 <printf@plt+0xea58>  // b.any
  40ff10:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff14:	ldr	x1, [x1, #3424]
  40ff18:	ldrb	w0, [x0, #8]
  40ff1c:	bl	401280 <putc@plt>
  40ff20:	b	40ff38 <printf@plt+0xea58>
  40ff24:	ldr	w0, [x0, #8]
  40ff28:	bl	411254 <printf@plt+0xfd74>
  40ff2c:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff30:	ldr	x1, [x1, #3424]
  40ff34:	bl	401230 <fputs@plt>
  40ff38:	ldp	x29, x30, [sp], #16
  40ff3c:	ret
  40ff40:	ldr	w0, [x0, #8]
  40ff44:	bl	4112e8 <printf@plt+0xfe08>
  40ff48:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff4c:	ldr	x1, [x1, #3424]
  40ff50:	bl	401230 <fputs@plt>
  40ff54:	b	40ff38 <printf@plt+0xea58>
  40ff58:	adrp	x1, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff5c:	ldr	x1, [x1, #3424]
  40ff60:	ldr	x0, [x0, #8]
  40ff64:	bl	401230 <fputs@plt>
  40ff68:	b	40ff38 <printf@plt+0xea58>
  40ff6c:	stp	x29, x30, [sp, #-96]!
  40ff70:	mov	x29, sp
  40ff74:	stp	x19, x20, [sp, #16]
  40ff78:	stp	x21, x22, [sp, #32]
  40ff7c:	stp	x23, x24, [sp, #48]
  40ff80:	mov	x20, x0
  40ff84:	mov	x22, x1
  40ff88:	mov	x23, x2
  40ff8c:	mov	x24, x3
  40ff90:	cbz	x0, 40ffc0 <printf@plt+0xeae0>
  40ff94:	mov	x19, x20
  40ff98:	ldrb	w0, [x19], #1
  40ff9c:	cbz	w0, 4100cc <printf@plt+0xebec>
  40ffa0:	stp	x25, x26, [sp, #64]
  40ffa4:	str	x27, [sp, #80]
  40ffa8:	adrp	x21, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ffac:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ffb0:	add	x25, x25, #0xf00
  40ffb4:	mov	w27, #0x70                  	// #112
  40ffb8:	mov	w26, #0x78                  	// #120
  40ffbc:	b	41007c <printf@plt+0xeb9c>
  40ffc0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  40ffc4:	add	x1, x1, #0xf00
  40ffc8:	mov	w0, #0x62                  	// #98
  40ffcc:	bl	40f9cc <printf@plt+0xe4ec>
  40ffd0:	b	40ff94 <printf@plt+0xeab4>
  40ffd4:	cmp	w0, #0x33
  40ffd8:	b.ne	410050 <printf@plt+0xeb70>  // b.any
  40ffdc:	ldr	w0, [x24]
  40ffe0:	cbz	w0, 410040 <printf@plt+0xeb60>
  40ffe4:	mov	x0, x24
  40ffe8:	bl	40febc <printf@plt+0xe9dc>
  40ffec:	mov	x20, x19
  40fff0:	b	410070 <printf@plt+0xeb90>
  40fff4:	ldr	x1, [x21, #3424]
  40fff8:	mov	w0, #0x25                  	// #37
  40fffc:	bl	401370 <fputc@plt>
  410000:	mov	x20, x19
  410004:	b	410070 <printf@plt+0xeb90>
  410008:	mov	x1, x25
  41000c:	mov	w0, #0x6c                  	// #108
  410010:	bl	40f9cc <printf@plt+0xe4ec>
  410014:	b	4100b4 <printf@plt+0xebd4>
  410018:	ldr	w0, [x23]
  41001c:	cbz	w0, 410030 <printf@plt+0xeb50>
  410020:	mov	x0, x23
  410024:	bl	40febc <printf@plt+0xe9dc>
  410028:	mov	x20, x19
  41002c:	b	410070 <printf@plt+0xeb90>
  410030:	mov	x1, x25
  410034:	mov	w0, w27
  410038:	bl	40f9cc <printf@plt+0xe4ec>
  41003c:	b	410020 <printf@plt+0xeb40>
  410040:	mov	x1, x25
  410044:	mov	w0, #0x74                  	// #116
  410048:	bl	40f9cc <printf@plt+0xe4ec>
  41004c:	b	40ffe4 <printf@plt+0xeb04>
  410050:	mov	x1, x25
  410054:	mov	w0, w26
  410058:	bl	40f9cc <printf@plt+0xe4ec>
  41005c:	mov	x20, x19
  410060:	b	410070 <printf@plt+0xeb90>
  410064:	ldr	x1, [x21, #3424]
  410068:	bl	401280 <putc@plt>
  41006c:	mov	x20, x19
  410070:	mov	x19, x20
  410074:	ldrb	w0, [x19], #1
  410078:	cbz	w0, 4100c4 <printf@plt+0xebe4>
  41007c:	cmp	w0, #0x25
  410080:	b.ne	410064 <printf@plt+0xeb84>  // b.any
  410084:	add	x19, x20, #0x2
  410088:	ldrb	w0, [x20, #1]
  41008c:	cmp	w0, #0x32
  410090:	b.eq	410018 <printf@plt+0xeb38>  // b.none
  410094:	cmp	w0, #0x32
  410098:	b.hi	40ffd4 <printf@plt+0xeaf4>  // b.pmore
  41009c:	cmp	w0, #0x25
  4100a0:	b.eq	40fff4 <printf@plt+0xeb14>  // b.none
  4100a4:	cmp	w0, #0x31
  4100a8:	b.ne	410050 <printf@plt+0xeb70>  // b.any
  4100ac:	ldr	w0, [x22]
  4100b0:	cbz	w0, 410008 <printf@plt+0xeb28>
  4100b4:	mov	x0, x22
  4100b8:	bl	40febc <printf@plt+0xe9dc>
  4100bc:	mov	x20, x19
  4100c0:	b	410070 <printf@plt+0xeb90>
  4100c4:	ldp	x25, x26, [sp, #64]
  4100c8:	ldr	x27, [sp, #80]
  4100cc:	ldp	x19, x20, [sp, #16]
  4100d0:	ldp	x21, x22, [sp, #32]
  4100d4:	ldp	x23, x24, [sp, #48]
  4100d8:	ldp	x29, x30, [sp], #96
  4100dc:	ret
  4100e0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4100e4:	str	wzr, [x0, #504]
  4100e8:	ret
  4100ec:	stp	x29, x30, [sp, #-80]!
  4100f0:	mov	x29, sp
  4100f4:	stp	x19, x20, [sp, #16]
  4100f8:	stp	x21, x22, [sp, #32]
  4100fc:	stp	x23, x24, [sp, #48]
  410100:	stp	x25, x26, [sp, #64]
  410104:	mov	x19, x0
  410108:	mov	x26, x1
  41010c:	mov	w21, w2
  410110:	mov	w20, w3
  410114:	mov	x22, x4
  410118:	mov	x23, x5
  41011c:	mov	x24, x6
  410120:	mov	x25, x7
  410124:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  410128:	ldr	x2, [x0, #696]
  41012c:	cbz	x2, 410254 <printf@plt+0xed74>
  410130:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410134:	add	x1, x1, #0xf38
  410138:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41013c:	ldr	x0, [x0, #3424]
  410140:	bl	401270 <fprintf@plt>
  410144:	cmp	w21, #0x0
  410148:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  41014c:	b.eq	410194 <printf@plt+0xecb4>  // b.none
  410150:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  410154:	add	x1, x1, #0xe58
  410158:	mov	x0, x19
  41015c:	bl	401400 <strcmp@plt>
  410160:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410164:	add	x1, x1, #0xf20
  410168:	cmp	w0, #0x0
  41016c:	csel	x19, x1, x19, eq  // eq = none
  410170:	cbz	x26, 410214 <printf@plt+0xed34>
  410174:	mov	w4, w21
  410178:	mov	x3, x26
  41017c:	mov	x2, x19
  410180:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410184:	add	x1, x1, #0xf40
  410188:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41018c:	ldr	x0, [x0, #3424]
  410190:	bl	401270 <fprintf@plt>
  410194:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410198:	ldr	x1, [x0, #3424]
  41019c:	mov	w0, #0x20                  	// #32
  4101a0:	bl	401370 <fputc@plt>
  4101a4:	cbz	w20, 410234 <printf@plt+0xed54>
  4101a8:	cmp	w20, #0x2
  4101ac:	b.ne	410264 <printf@plt+0xed84>  // b.any
  4101b0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4101b4:	ldr	x3, [x0, #3424]
  4101b8:	mov	x2, #0xc                   	// #12
  4101bc:	mov	x1, #0x1                   	// #1
  4101c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  4101c4:	add	x0, x0, #0xf58
  4101c8:	bl	401470 <fwrite@plt>
  4101cc:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4101d0:	ldr	x1, [x19, #3424]
  4101d4:	mov	w0, #0x20                  	// #32
  4101d8:	bl	401370 <fputc@plt>
  4101dc:	mov	x3, x25
  4101e0:	mov	x2, x24
  4101e4:	mov	x1, x23
  4101e8:	mov	x0, x22
  4101ec:	bl	40ff6c <printf@plt+0xea8c>
  4101f0:	ldr	x1, [x19, #3424]
  4101f4:	mov	w0, #0xa                   	// #10
  4101f8:	bl	401370 <fputc@plt>
  4101fc:	ldr	x0, [x19, #3424]
  410200:	bl	4013b0 <fflush@plt>
  410204:	cmp	w20, #0x2
  410208:	b.ne	410290 <printf@plt+0xedb0>  // b.any
  41020c:	bl	4103f0 <printf@plt+0xef10>
  410210:	b	410290 <printf@plt+0xedb0>
  410214:	mov	w3, w21
  410218:	mov	x2, x19
  41021c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410220:	add	x1, x1, #0xf50
  410224:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410228:	ldr	x0, [x0, #3424]
  41022c:	bl	401270 <fprintf@plt>
  410230:	b	410194 <printf@plt+0xecb4>
  410234:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410238:	ldr	x3, [x0, #3424]
  41023c:	mov	x2, #0x8                   	// #8
  410240:	mov	x1, #0x1                   	// #1
  410244:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  410248:	add	x0, x0, #0xf68
  41024c:	bl	401470 <fwrite@plt>
  410250:	b	4101cc <printf@plt+0xecec>
  410254:	cmp	w21, #0x0
  410258:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  41025c:	b.eq	4101a4 <printf@plt+0xecc4>  // b.none
  410260:	b	410150 <printf@plt+0xec70>
  410264:	mov	x3, x25
  410268:	mov	x2, x24
  41026c:	mov	x1, x23
  410270:	mov	x0, x22
  410274:	bl	40ff6c <printf@plt+0xea8c>
  410278:	adrp	x19, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41027c:	ldr	x1, [x19, #3424]
  410280:	mov	w0, #0xa                   	// #10
  410284:	bl	401370 <fputc@plt>
  410288:	ldr	x0, [x19, #3424]
  41028c:	bl	4013b0 <fflush@plt>
  410290:	ldp	x19, x20, [sp, #16]
  410294:	ldp	x21, x22, [sp, #32]
  410298:	ldp	x23, x24, [sp, #48]
  41029c:	ldp	x25, x26, [sp, #64]
  4102a0:	ldp	x29, x30, [sp], #80
  4102a4:	ret
  4102a8:	stp	x29, x30, [sp, #-16]!
  4102ac:	mov	x29, sp
  4102b0:	mov	x7, x4
  4102b4:	mov	x6, x3
  4102b8:	mov	x5, x2
  4102bc:	mov	x4, x1
  4102c0:	mov	w3, w0
  4102c4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4102c8:	ldr	w2, [x0, #644]
  4102cc:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4102d0:	ldr	x1, [x0, #520]
  4102d4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4102d8:	ldr	x0, [x0, #528]
  4102dc:	bl	4100ec <printf@plt+0xec0c>
  4102e0:	ldp	x29, x30, [sp], #16
  4102e4:	ret
  4102e8:	stp	x29, x30, [sp, #-16]!
  4102ec:	mov	x29, sp
  4102f0:	mov	x4, x3
  4102f4:	mov	x3, x2
  4102f8:	mov	x2, x1
  4102fc:	mov	x1, x0
  410300:	mov	w0, #0x1                   	// #1
  410304:	bl	4102a8 <printf@plt+0xedc8>
  410308:	ldp	x29, x30, [sp], #16
  41030c:	ret
  410310:	stp	x29, x30, [sp, #-16]!
  410314:	mov	x29, sp
  410318:	mov	x4, x3
  41031c:	mov	x3, x2
  410320:	mov	x2, x1
  410324:	mov	x1, x0
  410328:	mov	w0, #0x0                   	// #0
  41032c:	bl	4102a8 <printf@plt+0xedc8>
  410330:	ldp	x29, x30, [sp], #16
  410334:	ret
  410338:	stp	x29, x30, [sp, #-16]!
  41033c:	mov	x29, sp
  410340:	mov	x4, x3
  410344:	mov	x3, x2
  410348:	mov	x2, x1
  41034c:	mov	x1, x0
  410350:	mov	w0, #0x2                   	// #2
  410354:	bl	4102a8 <printf@plt+0xedc8>
  410358:	ldp	x29, x30, [sp], #16
  41035c:	ret
  410360:	stp	x29, x30, [sp, #-16]!
  410364:	mov	x29, sp
  410368:	mov	x7, x5
  41036c:	mov	x6, x4
  410370:	mov	x5, x3
  410374:	mov	x4, x2
  410378:	mov	w3, #0x1                   	// #1
  41037c:	mov	w2, w1
  410380:	mov	x1, #0x0                   	// #0
  410384:	bl	4100ec <printf@plt+0xec0c>
  410388:	ldp	x29, x30, [sp], #16
  41038c:	ret
  410390:	stp	x29, x30, [sp, #-16]!
  410394:	mov	x29, sp
  410398:	mov	x7, x5
  41039c:	mov	x6, x4
  4103a0:	mov	x5, x3
  4103a4:	mov	x4, x2
  4103a8:	mov	w3, #0x0                   	// #0
  4103ac:	mov	w2, w1
  4103b0:	mov	x1, #0x0                   	// #0
  4103b4:	bl	4100ec <printf@plt+0xec0c>
  4103b8:	ldp	x29, x30, [sp], #16
  4103bc:	ret
  4103c0:	stp	x29, x30, [sp, #-16]!
  4103c4:	mov	x29, sp
  4103c8:	mov	x7, x5
  4103cc:	mov	x6, x4
  4103d0:	mov	x5, x3
  4103d4:	mov	x4, x2
  4103d8:	mov	w3, #0x2                   	// #2
  4103dc:	mov	w2, w1
  4103e0:	mov	x1, #0x0                   	// #0
  4103e4:	bl	4100ec <printf@plt+0xec0c>
  4103e8:	ldp	x29, x30, [sp], #16
  4103ec:	ret
  4103f0:	stp	x29, x30, [sp, #-16]!
  4103f4:	mov	x29, sp
  4103f8:	mov	w0, #0x3                   	// #3
  4103fc:	bl	401460 <exit@plt>
  410400:	ldr	w8, [x1, #48]
  410404:	ldr	w9, [x1, #52]
  410408:	ldr	w10, [x1]
  41040c:	cmp	w9, w10
  410410:	ccmp	w8, w9, #0x0, lt  // lt = tstop
  410414:	b.ge	4104c4 <printf@plt+0xefe4>  // b.tcont
  410418:	add	x13, x0, #0x8
  41041c:	sxtw	x12, w9
  410420:	b	410470 <printf@plt+0xef90>
  410424:	cmp	w7, #0x0
  410428:	b.le	410460 <printf@plt+0xef80>
  41042c:	add	x4, x0, w8, sxtw #3
  410430:	sxtw	x3, w7
  410434:	neg	x3, x3, lsl #3
  410438:	add	x3, x3, w10, sxtw #3
  41043c:	add	x3, x0, x3
  410440:	mov	x2, #0x0                   	// #0
  410444:	ldr	x5, [x4, x2, lsl #3]
  410448:	ldr	x6, [x3, x2, lsl #3]
  41044c:	str	x6, [x4, x2, lsl #3]
  410450:	str	x5, [x3, x2, lsl #3]
  410454:	add	x2, x2, #0x1
  410458:	cmp	w7, w2
  41045c:	b.gt	410444 <printf@plt+0xef64>
  410460:	sub	w10, w10, w7
  410464:	cmp	w10, w9
  410468:	ccmp	w9, w8, #0x4, gt
  41046c:	b.le	4104c4 <printf@plt+0xefe4>
  410470:	sub	w11, w10, w9
  410474:	sub	w7, w9, w8
  410478:	cmp	w11, w7
  41047c:	b.gt	410424 <printf@plt+0xef44>
  410480:	cmp	w11, #0x0
  410484:	b.le	4104bc <printf@plt+0xefdc>
  410488:	sxtw	x3, w8
  41048c:	add	x2, x0, w8, sxtw #3
  410490:	sub	w6, w11, #0x1
  410494:	add	x6, x6, x3
  410498:	add	x6, x13, x6, lsl #3
  41049c:	sub	x3, x12, x3
  4104a0:	ldr	x4, [x2]
  4104a4:	ldr	x5, [x2, x3, lsl #3]
  4104a8:	str	x5, [x2]
  4104ac:	str	x4, [x2, x3, lsl #3]
  4104b0:	add	x2, x2, #0x8
  4104b4:	cmp	x2, x6
  4104b8:	b.ne	4104a0 <printf@plt+0xefc0>  // b.any
  4104bc:	add	w8, w8, w11
  4104c0:	b	410464 <printf@plt+0xef84>
  4104c4:	ldr	w3, [x1]
  4104c8:	ldr	w0, [x1, #52]
  4104cc:	sub	w2, w3, w0
  4104d0:	ldr	w0, [x1, #48]
  4104d4:	add	w0, w0, w2
  4104d8:	str	w0, [x1, #48]
  4104dc:	str	w3, [x1, #52]
  4104e0:	ret
  4104e4:	stp	x29, x30, [sp, #-192]!
  4104e8:	mov	x29, sp
  4104ec:	stp	x19, x20, [sp, #16]
  4104f0:	stp	x27, x28, [sp, #80]
  4104f4:	mov	w20, w0
  4104f8:	str	x3, [sp, #112]
  4104fc:	str	x4, [sp, #136]
  410500:	str	w5, [sp, #128]
  410504:	ldr	w28, [x7, #4]
  410508:	ldrb	w0, [x2]
  41050c:	cmp	w0, #0x3a
  410510:	csel	w28, w28, wzr, ne  // ne = any
  410514:	cmp	w20, #0x0
  410518:	b.le	411044 <printf@plt+0xfb64>
  41051c:	stp	x21, x22, [sp, #32]
  410520:	stp	x23, x24, [sp, #48]
  410524:	mov	x22, x1
  410528:	mov	x23, x2
  41052c:	mov	x19, x7
  410530:	str	xzr, [x7, #16]
  410534:	ldr	w0, [x7]
  410538:	cbz	w0, 410548 <printf@plt+0xf068>
  41053c:	ldr	w0, [x7, #24]
  410540:	cbz	w0, 410550 <printf@plt+0xf070>
  410544:	b	410590 <printf@plt+0xf0b0>
  410548:	mov	w0, #0x1                   	// #1
  41054c:	str	w0, [x7]
  410550:	ldr	w0, [x19]
  410554:	str	w0, [x19, #52]
  410558:	str	w0, [x19, #48]
  41055c:	str	xzr, [x19, #32]
  410560:	mov	w0, #0x1                   	// #1
  410564:	cbz	w6, 410650 <printf@plt+0xf170>
  410568:	str	w0, [x19, #44]
  41056c:	ldrb	w1, [x23]
  410570:	cmp	w1, #0x2d
  410574:	b.eq	410668 <printf@plt+0xf188>  // b.none
  410578:	cmp	w1, #0x2b
  41057c:	b.eq	410678 <printf@plt+0xf198>  // b.none
  410580:	eor	w0, w0, #0x1
  410584:	str	w0, [x19, #40]
  410588:	mov	w0, #0x1                   	// #1
  41058c:	str	w0, [x19, #24]
  410590:	ldr	x0, [x19, #32]
  410594:	cbz	x0, 4105a0 <printf@plt+0xf0c0>
  410598:	ldrb	w0, [x0]
  41059c:	cbnz	w0, 410744 <printf@plt+0xf264>
  4105a0:	ldr	w0, [x19]
  4105a4:	ldr	w1, [x19, #52]
  4105a8:	cmp	w1, w0
  4105ac:	b.le	4105b4 <printf@plt+0xf0d4>
  4105b0:	str	w0, [x19, #52]
  4105b4:	ldr	w1, [x19, #48]
  4105b8:	cmp	w0, w1
  4105bc:	b.ge	4105c4 <printf@plt+0xf0e4>  // b.tcont
  4105c0:	str	w0, [x19, #48]
  4105c4:	ldr	w1, [x19, #40]
  4105c8:	cmp	w1, #0x1
  4105cc:	b.eq	410684 <printf@plt+0xf1a4>  // b.none
  4105d0:	ldr	w21, [x19]
  4105d4:	cmp	w21, w20
  4105d8:	b.eq	41062c <printf@plt+0xf14c>  // b.none
  4105dc:	stp	x25, x26, [sp, #64]
  4105e0:	sxtw	x25, w21
  4105e4:	ldr	x24, [x22, x25, lsl #3]
  4105e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  4105ec:	add	x1, x1, #0xf88
  4105f0:	mov	x0, x24
  4105f4:	bl	401400 <strcmp@plt>
  4105f8:	cbnz	w0, 411070 <printf@plt+0xfb90>
  4105fc:	add	w21, w21, #0x1
  410600:	str	w21, [x19]
  410604:	ldr	w1, [x19, #48]
  410608:	ldr	w0, [x19, #52]
  41060c:	cmp	w1, w0
  410610:	ccmp	w21, w0, #0x4, ne  // ne = any
  410614:	b.ne	410704 <printf@plt+0xf224>  // b.any
  410618:	cmp	w1, w0
  41061c:	b.eq	410714 <printf@plt+0xf234>  // b.none
  410620:	str	w20, [x19, #52]
  410624:	str	w20, [x19]
  410628:	ldp	x25, x26, [sp, #64]
  41062c:	ldr	w0, [x19, #48]
  410630:	ldr	w1, [x19, #52]
  410634:	cmp	w0, w1
  410638:	b.eq	411060 <printf@plt+0xfb80>  // b.none
  41063c:	str	w0, [x19]
  410640:	mov	w0, #0xffffffff            	// #-1
  410644:	ldp	x21, x22, [sp, #32]
  410648:	ldp	x23, x24, [sp, #48]
  41064c:	b	4110a4 <printf@plt+0xfbc4>
  410650:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x89a8>
  410654:	add	x0, x0, #0xf78
  410658:	bl	401440 <getenv@plt>
  41065c:	cmp	x0, #0x0
  410660:	cset	w0, ne  // ne = any
  410664:	b	410568 <printf@plt+0xf088>
  410668:	mov	w0, #0x2                   	// #2
  41066c:	str	w0, [x19, #40]
  410670:	add	x23, x23, #0x1
  410674:	b	410588 <printf@plt+0xf0a8>
  410678:	str	wzr, [x19, #40]
  41067c:	add	x23, x23, #0x1
  410680:	b	410588 <printf@plt+0xf0a8>
  410684:	ldr	w1, [x19, #52]
  410688:	ldr	w2, [x19, #48]
  41068c:	cmp	w2, w1
  410690:	ccmp	w0, w1, #0x4, ne  // ne = any
  410694:	b.ne	4106b8 <printf@plt+0xf1d8>  // b.any
  410698:	cmp	w0, w1
  41069c:	b.eq	4106a4 <printf@plt+0xf1c4>  // b.none
  4106a0:	str	w0, [x19, #48]
  4106a4:	ldr	w1, [x19]
  4106a8:	cmp	w20, w1
  4106ac:	b.le	4106fc <printf@plt+0xf21c>
  4106b0:	sxtw	x0, w1
  4106b4:	b	4106dc <printf@plt+0xf1fc>
  4106b8:	mov	x1, x19
  4106bc:	mov	x0, x22
  4106c0:	bl	410400 <printf@plt+0xef20>
  4106c4:	b	4106a4 <printf@plt+0xf1c4>
  4106c8:	add	w1, w4, #0x1
  4106cc:	str	w1, [x19]
  4106d0:	add	x0, x0, #0x1
  4106d4:	cmp	w20, w0
  4106d8:	b.le	4106fc <printf@plt+0xf21c>
  4106dc:	mov	w4, w0
  4106e0:	mov	w1, w0
  4106e4:	ldr	x2, [x22, x0, lsl #3]
  4106e8:	ldrb	w3, [x2]
  4106ec:	cmp	w3, #0x2d
  4106f0:	b.ne	4106c8 <printf@plt+0xf1e8>  // b.any
  4106f4:	ldrb	w2, [x2, #1]
  4106f8:	cbz	w2, 4106c8 <printf@plt+0xf1e8>
  4106fc:	str	w1, [x19, #52]
  410700:	b	4105d0 <printf@plt+0xf0f0>
  410704:	mov	x1, x19
  410708:	mov	x0, x22
  41070c:	bl	410400 <printf@plt+0xef20>
  410710:	b	410620 <printf@plt+0xf140>
  410714:	str	w21, [x19, #48]
  410718:	b	410620 <printf@plt+0xf140>
  41071c:	ldrb	w0, [x24, #1]
  410720:	cbz	w0, 41107c <printf@plt+0xfb9c>
  410724:	cmp	w0, #0x2d
  410728:	ldr	x0, [sp, #112]
  41072c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  410730:	cset	x0, ne  // ne = any
  410734:	add	x0, x0, #0x1
  410738:	add	x24, x24, x0
  41073c:	str	x24, [x19, #32]
  410740:	b	410748 <printf@plt+0xf268>
  410744:	stp	x25, x26, [sp, #64]
  410748:	ldr	x0, [sp, #112]
  41074c:	cbz	x0, 41079c <printf@plt+0xf2bc>
  410750:	ldr	w0, [x19]
  410754:	str	w0, [sp, #156]
  410758:	sxtw	x1, w0
  41075c:	str	x1, [sp, #176]
  410760:	sbfiz	x0, x0, #3, #32
  410764:	str	x0, [sp, #168]
  410768:	ldr	x0, [x22, x1, lsl #3]
  41076c:	str	x0, [sp, #160]
  410770:	ldrb	w1, [x0, #1]
  410774:	str	w1, [sp, #184]
  410778:	cmp	w1, #0x2d
  41077c:	b.eq	410808 <printf@plt+0xf328>  // b.none
  410780:	ldr	w2, [sp, #128]
  410784:	cbz	w2, 41079c <printf@plt+0xf2bc>
  410788:	ldrb	w0, [x0, #2]
  41078c:	cbnz	w0, 410808 <printf@plt+0xf328>
  410790:	mov	x0, x23
  410794:	bl	4012d0 <strchr@plt>
  410798:	cbz	x0, 410808 <printf@plt+0xf328>
  41079c:	ldr	x24, [x19, #32]
  4107a0:	add	x25, x24, #0x1
  4107a4:	str	x25, [x19, #32]
  4107a8:	ldrb	w21, [x24]
  4107ac:	mov	w26, w21
  4107b0:	mov	w1, w21
  4107b4:	mov	x0, x23
  4107b8:	bl	4012d0 <strchr@plt>
  4107bc:	ldrb	w1, [x24, #1]
  4107c0:	cbnz	w1, 4107d0 <printf@plt+0xf2f0>
  4107c4:	ldr	w1, [x19]
  4107c8:	add	w1, w1, #0x1
  4107cc:	str	w1, [x19]
  4107d0:	cmp	w21, #0x3a
  4107d4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4107d8:	b.eq	410c00 <printf@plt+0xf720>  // b.none
  4107dc:	ldrb	w1, [x0]
  4107e0:	cmp	w1, #0x57
  4107e4:	b.eq	410c60 <printf@plt+0xf780>  // b.none
  4107e8:	ldrb	w1, [x0, #1]
  4107ec:	cmp	w1, #0x3a
  4107f0:	b.eq	410f94 <printf@plt+0xfab4>  // b.none
  4107f4:	mov	w0, w21
  4107f8:	ldp	x21, x22, [sp, #32]
  4107fc:	ldp	x23, x24, [sp, #48]
  410800:	ldp	x25, x26, [sp, #64]
  410804:	b	4110a4 <printf@plt+0xfbc4>
  410808:	ldr	x26, [x19, #32]
  41080c:	str	x26, [sp, #104]
  410810:	ldrb	w0, [x26]
  410814:	str	w0, [sp, #188]
  410818:	cmp	w0, #0x3d
  41081c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410820:	b.eq	410860 <printf@plt+0xf380>  // b.none
  410824:	ldrb	w0, [x26, #1]!
  410828:	cmp	w0, #0x3d
  41082c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410830:	b.ne	410824 <printf@plt+0xf344>  // b.any
  410834:	ldr	x24, [sp, #112]
  410838:	ldr	x21, [x24]
  41083c:	cbz	x21, 410b50 <printf@plt+0xf670>
  410840:	mov	w25, #0x0                   	// #0
  410844:	mov	w0, #0xffffffff            	// #-1
  410848:	str	w0, [sp, #152]
  41084c:	str	wzr, [sp, #148]
  410850:	str	xzr, [sp, #120]
  410854:	ldr	x0, [sp, #104]
  410858:	sub	x27, x26, x0
  41085c:	b	4108c8 <printf@plt+0xf3e8>
  410860:	ldr	x26, [sp, #104]
  410864:	b	410834 <printf@plt+0xf354>
  410868:	ldr	x0, [sp, #120]
  41086c:	ldr	x1, [x0, #16]
  410870:	ldr	x0, [x24, #16]
  410874:	cmp	x1, x0
  410878:	b.eq	410888 <printf@plt+0xf3a8>  // b.none
  41087c:	mov	w0, #0x1                   	// #1
  410880:	str	w0, [sp, #148]
  410884:	b	4108bc <printf@plt+0xf3dc>
  410888:	ldr	x0, [sp, #120]
  41088c:	ldr	w1, [x0, #24]
  410890:	ldr	w0, [x24, #24]
  410894:	cmp	w1, w0
  410898:	ldr	w0, [sp, #148]
  41089c:	csinc	w0, w0, wzr, eq  // eq = none
  4108a0:	str	w0, [sp, #148]
  4108a4:	b	4108bc <printf@plt+0xf3dc>
  4108a8:	str	w25, [sp, #152]
  4108ac:	str	x24, [sp, #120]
  4108b0:	b	4108bc <printf@plt+0xf3dc>
  4108b4:	mov	w0, #0x1                   	// #1
  4108b8:	str	w0, [sp, #148]
  4108bc:	add	w25, w25, #0x1
  4108c0:	ldr	x21, [x24, #32]!
  4108c4:	cbz	x21, 410918 <printf@plt+0xf438>
  4108c8:	mov	x2, x27
  4108cc:	ldr	x1, [sp, #104]
  4108d0:	mov	x0, x21
  4108d4:	bl	401360 <strncmp@plt>
  4108d8:	cbnz	w0, 4108bc <printf@plt+0xf3dc>
  4108dc:	mov	x0, x21
  4108e0:	bl	401260 <strlen@plt>
  4108e4:	cmp	w27, w0
  4108e8:	b.eq	4109f4 <printf@plt+0xf514>  // b.none
  4108ec:	ldr	x0, [sp, #120]
  4108f0:	cbz	x0, 4108a8 <printf@plt+0xf3c8>
  4108f4:	ldr	w1, [sp, #128]
  4108f8:	cbnz	w1, 4108b4 <printf@plt+0xf3d4>
  4108fc:	ldr	w1, [x0, #8]
  410900:	ldr	w0, [x24, #8]
  410904:	cmp	w1, w0
  410908:	b.eq	410868 <printf@plt+0xf388>  // b.none
  41090c:	mov	w0, #0x1                   	// #1
  410910:	str	w0, [sp, #148]
  410914:	b	4108bc <printf@plt+0xf3dc>
  410918:	ldr	w0, [sp, #148]
  41091c:	cbnz	w0, 410998 <printf@plt+0xf4b8>
  410920:	ldr	x2, [sp, #120]
  410924:	cbz	x2, 410b50 <printf@plt+0xf670>
  410928:	ldr	w0, [sp, #156]
  41092c:	add	w0, w0, #0x1
  410930:	str	w0, [x19]
  410934:	ldrb	w1, [x26]
  410938:	cbz	w1, 410a94 <printf@plt+0xf5b4>
  41093c:	ldr	w0, [x2, #8]
  410940:	cbz	w0, 410a00 <printf@plt+0xf520>
  410944:	add	x26, x26, #0x1
  410948:	str	x26, [x19, #16]
  41094c:	ldr	x20, [sp, #104]
  410950:	mov	x0, x20
  410954:	bl	401260 <strlen@plt>
  410958:	add	x0, x20, x0
  41095c:	str	x0, [x19, #32]
  410960:	ldr	x0, [sp, #136]
  410964:	cbz	x0, 410970 <printf@plt+0xf490>
  410968:	ldr	w1, [sp, #152]
  41096c:	str	w1, [x0]
  410970:	ldr	x1, [sp, #120]
  410974:	ldr	x0, [x1, #16]
  410978:	cbz	x0, 410b38 <printf@plt+0xf658>
  41097c:	ldr	w1, [x1, #24]
  410980:	str	w1, [x0]
  410984:	mov	w0, #0x0                   	// #0
  410988:	ldp	x21, x22, [sp, #32]
  41098c:	ldp	x23, x24, [sp, #48]
  410990:	ldp	x25, x26, [sp, #64]
  410994:	b	4110a4 <printf@plt+0xfbc4>
  410998:	cbnz	w28, 4109d4 <printf@plt+0xf4f4>
  41099c:	ldr	x20, [x19, #32]
  4109a0:	mov	x0, x20
  4109a4:	bl	401260 <strlen@plt>
  4109a8:	add	x20, x20, x0
  4109ac:	str	x20, [x19, #32]
  4109b0:	ldr	w0, [x19]
  4109b4:	add	w0, w0, #0x1
  4109b8:	str	w0, [x19]
  4109bc:	str	wzr, [x19, #8]
  4109c0:	mov	w0, #0x3f                  	// #63
  4109c4:	ldp	x21, x22, [sp, #32]
  4109c8:	ldp	x23, x24, [sp, #48]
  4109cc:	ldp	x25, x26, [sp, #64]
  4109d0:	b	4110a4 <printf@plt+0xfbc4>
  4109d4:	ldr	x3, [sp, #160]
  4109d8:	ldr	x2, [x22]
  4109dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  4109e0:	add	x1, x1, #0xf90
  4109e4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4109e8:	ldr	x0, [x0, #3424]
  4109ec:	bl	401270 <fprintf@plt>
  4109f0:	b	41099c <printf@plt+0xf4bc>
  4109f4:	str	w25, [sp, #152]
  4109f8:	str	x24, [sp, #120]
  4109fc:	b	410920 <printf@plt+0xf440>
  410a00:	cbz	w28, 410a3c <printf@plt+0xf55c>
  410a04:	ldr	x0, [sp, #176]
  410a08:	ldr	x0, [x22, x0, lsl #3]
  410a0c:	ldrb	w1, [x0, #1]
  410a10:	cmp	w1, #0x2d
  410a14:	b.eq	410a70 <printf@plt+0xf590>  // b.none
  410a18:	ldr	x1, [sp, #120]
  410a1c:	ldr	x4, [x1]
  410a20:	ldrb	w3, [x0]
  410a24:	ldr	x2, [x22]
  410a28:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410a2c:	add	x1, x1, #0xfe0
  410a30:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a34:	ldr	x0, [x0, #3424]
  410a38:	bl	401270 <fprintf@plt>
  410a3c:	ldr	x20, [x19, #32]
  410a40:	mov	x0, x20
  410a44:	bl	401260 <strlen@plt>
  410a48:	add	x20, x20, x0
  410a4c:	str	x20, [x19, #32]
  410a50:	ldr	x0, [sp, #120]
  410a54:	ldr	w0, [x0, #24]
  410a58:	str	w0, [x19, #8]
  410a5c:	mov	w0, #0x3f                  	// #63
  410a60:	ldp	x21, x22, [sp, #32]
  410a64:	ldp	x23, x24, [sp, #48]
  410a68:	ldp	x25, x26, [sp, #64]
  410a6c:	b	4110a4 <printf@plt+0xfbc4>
  410a70:	ldr	x0, [sp, #120]
  410a74:	ldr	x3, [x0]
  410a78:	ldr	x2, [x22]
  410a7c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x89a8>
  410a80:	add	x1, x1, #0xfb0
  410a84:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a88:	ldr	x0, [x0, #3424]
  410a8c:	bl	401270 <fprintf@plt>
  410a90:	b	410a3c <printf@plt+0xf55c>
  410a94:	ldr	x1, [sp, #120]
  410a98:	ldr	w1, [x1, #8]
  410a9c:	cmp	w1, #0x1
  410aa0:	b.ne	41094c <printf@plt+0xf46c>  // b.any
  410aa4:	cmp	w0, w20
  410aa8:	b.ge	410acc <printf@plt+0xf5ec>  // b.tcont
  410aac:	ldr	w0, [sp, #156]
  410ab0:	add	w0, w0, #0x2
  410ab4:	str	w0, [x19]
  410ab8:	ldr	x0, [sp, #168]
  410abc:	add	x22, x22, x0
  410ac0:	ldr	x0, [x22, #8]
  410ac4:	str	x0, [x19, #16]
  410ac8:	b	41094c <printf@plt+0xf46c>
  410acc:	cbnz	w28, 410b14 <printf@plt+0xf634>
  410ad0:	ldr	x20, [x19, #32]
  410ad4:	mov	x0, x20
  410ad8:	bl	401260 <strlen@plt>
  410adc:	add	x20, x20, x0
  410ae0:	str	x20, [x19, #32]
  410ae4:	ldr	x0, [sp, #120]
  410ae8:	ldr	w0, [x0, #24]
  410aec:	str	w0, [x19, #8]
  410af0:	ldrb	w0, [x23]
  410af4:	cmp	w0, #0x3a
  410af8:	mov	w0, #0x3a                  	// #58
  410afc:	mov	w21, #0x3f                  	// #63
  410b00:	csel	w0, w0, w21, eq  // eq = none
  410b04:	ldp	x21, x22, [sp, #32]
  410b08:	ldp	x23, x24, [sp, #48]
  410b0c:	ldp	x25, x26, [sp, #64]
  410b10:	b	4110a4 <printf@plt+0xfbc4>
  410b14:	ldr	x0, [sp, #176]
  410b18:	ldr	x3, [x22, x0, lsl #3]
  410b1c:	ldr	x2, [x22]
  410b20:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410b24:	add	x1, x1, #0x10
  410b28:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410b2c:	ldr	x0, [x0, #3424]
  410b30:	bl	401270 <fprintf@plt>
  410b34:	b	410ad0 <printf@plt+0xf5f0>
  410b38:	ldr	x0, [sp, #120]
  410b3c:	ldr	w0, [x0, #24]
  410b40:	ldp	x21, x22, [sp, #32]
  410b44:	ldp	x23, x24, [sp, #48]
  410b48:	ldp	x25, x26, [sp, #64]
  410b4c:	b	4110a4 <printf@plt+0xfbc4>
  410b50:	ldr	w0, [sp, #184]
  410b54:	cmp	w0, #0x2d
  410b58:	ldr	w0, [sp, #128]
  410b5c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410b60:	b.eq	410b7c <printf@plt+0xf69c>  // b.none
  410b64:	ldr	w1, [sp, #188]
  410b68:	mov	x0, x23
  410b6c:	bl	4012d0 <strchr@plt>
  410b70:	cbnz	x0, 41079c <printf@plt+0xf2bc>
  410b74:	cbnz	w28, 410b8c <printf@plt+0xf6ac>
  410b78:	b	410bb0 <printf@plt+0xf6d0>
  410b7c:	cbz	w28, 410bb0 <printf@plt+0xf6d0>
  410b80:	ldr	w0, [sp, #184]
  410b84:	cmp	w0, #0x2d
  410b88:	b.eq	410be0 <printf@plt+0xf700>  // b.none
  410b8c:	ldr	x4, [sp, #104]
  410b90:	ldr	x0, [sp, #160]
  410b94:	ldrb	w3, [x0]
  410b98:	ldr	x2, [x22]
  410b9c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410ba0:	add	x1, x1, #0x58
  410ba4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410ba8:	ldr	x0, [x0, #3424]
  410bac:	bl	401270 <fprintf@plt>
  410bb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x39a8>
  410bb4:	add	x0, x0, #0x3f0
  410bb8:	str	x0, [x19, #32]
  410bbc:	ldr	w0, [x19]
  410bc0:	add	w0, w0, #0x1
  410bc4:	str	w0, [x19]
  410bc8:	str	wzr, [x19, #8]
  410bcc:	mov	w0, #0x3f                  	// #63
  410bd0:	ldp	x21, x22, [sp, #32]
  410bd4:	ldp	x23, x24, [sp, #48]
  410bd8:	ldp	x25, x26, [sp, #64]
  410bdc:	b	4110a4 <printf@plt+0xfbc4>
  410be0:	ldr	x3, [sp, #104]
  410be4:	ldr	x2, [x22]
  410be8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410bec:	add	x1, x1, #0x38
  410bf0:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410bf4:	ldr	x0, [x0, #3424]
  410bf8:	bl	401270 <fprintf@plt>
  410bfc:	b	410bb0 <printf@plt+0xf6d0>
  410c00:	cbz	w28, 410c28 <printf@plt+0xf748>
  410c04:	ldr	w0, [x19, #44]
  410c08:	cbz	w0, 410c40 <printf@plt+0xf760>
  410c0c:	mov	w3, w26
  410c10:	ldr	x2, [x22]
  410c14:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410c18:	add	x1, x1, #0x78
  410c1c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c20:	ldr	x0, [x0, #3424]
  410c24:	bl	401270 <fprintf@plt>
  410c28:	str	w26, [x19, #8]
  410c2c:	mov	w0, #0x3f                  	// #63
  410c30:	ldp	x21, x22, [sp, #32]
  410c34:	ldp	x23, x24, [sp, #48]
  410c38:	ldp	x25, x26, [sp, #64]
  410c3c:	b	4110a4 <printf@plt+0xfbc4>
  410c40:	mov	w3, w26
  410c44:	ldr	x2, [x22]
  410c48:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410c4c:	add	x1, x1, #0x98
  410c50:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c54:	ldr	x0, [x0, #3424]
  410c58:	bl	401270 <fprintf@plt>
  410c5c:	b	410c28 <printf@plt+0xf748>
  410c60:	ldrb	w1, [x0, #1]
  410c64:	cmp	w1, #0x3b
  410c68:	b.ne	4107e8 <printf@plt+0xf308>  // b.any
  410c6c:	ldrb	w0, [x24, #1]
  410c70:	cbz	w0, 410ce0 <printf@plt+0xf800>
  410c74:	str	x25, [x19, #16]
  410c78:	ldr	w0, [x19]
  410c7c:	add	w0, w0, #0x1
  410c80:	str	w0, [x19]
  410c84:	ldr	x27, [x19, #16]
  410c88:	str	x27, [x19, #32]
  410c8c:	ldrb	w24, [x27]
  410c90:	cmp	w24, #0x3d
  410c94:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  410c98:	b.eq	410d48 <printf@plt+0xf868>  // b.none
  410c9c:	mov	x26, x27
  410ca0:	ldrb	w24, [x26, #1]!
  410ca4:	cmp	w24, #0x3d
  410ca8:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  410cac:	b.ne	410ca0 <printf@plt+0xf7c0>  // b.any
  410cb0:	ldr	x0, [sp, #112]
  410cb4:	ldr	x21, [x0]
  410cb8:	cbz	x21, 410f7c <printf@plt+0xfa9c>
  410cbc:	mov	w25, #0x0                   	// #0
  410cc0:	str	wzr, [sp, #152]
  410cc4:	str	wzr, [sp, #148]
  410cc8:	str	xzr, [sp, #120]
  410ccc:	sub	x0, x26, x27
  410cd0:	str	x0, [sp, #104]
  410cd4:	sub	w0, w26, w27
  410cd8:	str	x0, [sp, #128]
  410cdc:	b	410d70 <printf@plt+0xf890>
  410ce0:	ldr	w0, [x19]
  410ce4:	cmp	w0, w20
  410ce8:	b.eq	410d00 <printf@plt+0xf820>  // b.none
  410cec:	add	w1, w0, #0x1
  410cf0:	str	w1, [x19]
  410cf4:	ldr	x0, [x22, w0, sxtw #3]
  410cf8:	str	x0, [x19, #16]
  410cfc:	b	410c84 <printf@plt+0xf7a4>
  410d00:	cbnz	w28, 410d28 <printf@plt+0xf848>
  410d04:	str	w26, [x19, #8]
  410d08:	ldrb	w0, [x23]
  410d0c:	cmp	w0, #0x3a
  410d10:	mov	w21, #0x3f                  	// #63
  410d14:	csel	w0, w0, w21, eq  // eq = none
  410d18:	ldp	x21, x22, [sp, #32]
  410d1c:	ldp	x23, x24, [sp, #48]
  410d20:	ldp	x25, x26, [sp, #64]
  410d24:	b	4110a4 <printf@plt+0xfbc4>
  410d28:	mov	w3, w26
  410d2c:	ldr	x2, [x22]
  410d30:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410d34:	add	x1, x1, #0xb8
  410d38:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410d3c:	ldr	x0, [x0, #3424]
  410d40:	bl	401270 <fprintf@plt>
  410d44:	b	410d04 <printf@plt+0xf824>
  410d48:	mov	x26, x27
  410d4c:	b	410cb0 <printf@plt+0xf7d0>
  410d50:	str	w25, [sp, #152]
  410d54:	ldr	x0, [sp, #112]
  410d58:	str	x0, [sp, #120]
  410d5c:	add	w25, w25, #0x1
  410d60:	ldr	x0, [sp, #112]
  410d64:	ldr	x21, [x0, #32]!
  410d68:	str	x0, [sp, #112]
  410d6c:	cbz	x21, 410dac <printf@plt+0xf8cc>
  410d70:	ldr	x2, [sp, #104]
  410d74:	mov	x1, x27
  410d78:	mov	x0, x21
  410d7c:	bl	401360 <strncmp@plt>
  410d80:	cbnz	w0, 410d5c <printf@plt+0xf87c>
  410d84:	mov	x0, x21
  410d88:	bl	401260 <strlen@plt>
  410d8c:	ldr	x1, [sp, #128]
  410d90:	cmp	x1, x0
  410d94:	b.eq	410e74 <printf@plt+0xf994>  // b.none
  410d98:	ldr	x0, [sp, #120]
  410d9c:	cbz	x0, 410d50 <printf@plt+0xf870>
  410da0:	mov	w0, #0x1                   	// #1
  410da4:	str	w0, [sp, #148]
  410da8:	b	410d5c <printf@plt+0xf87c>
  410dac:	ldr	w0, [sp, #148]
  410db0:	cbnz	w0, 410e18 <printf@plt+0xf938>
  410db4:	ldr	x0, [sp, #120]
  410db8:	cbz	x0, 410f7c <printf@plt+0xfa9c>
  410dbc:	cbz	w24, 410ed4 <printf@plt+0xf9f4>
  410dc0:	ldr	w0, [x0, #8]
  410dc4:	cbz	w0, 410e84 <printf@plt+0xf9a4>
  410dc8:	add	x26, x26, #0x1
  410dcc:	str	x26, [x19, #16]
  410dd0:	mov	x0, x27
  410dd4:	bl	401260 <strlen@plt>
  410dd8:	add	x27, x27, x0
  410ddc:	str	x27, [x19, #32]
  410de0:	ldr	x0, [sp, #136]
  410de4:	cbz	x0, 410df0 <printf@plt+0xf910>
  410de8:	ldr	w1, [sp, #152]
  410dec:	str	w1, [x0]
  410df0:	ldr	x1, [sp, #120]
  410df4:	ldr	x0, [x1, #16]
  410df8:	cbz	x0, 410f64 <printf@plt+0xfa84>
  410dfc:	ldr	w1, [x1, #24]
  410e00:	str	w1, [x0]
  410e04:	mov	w0, #0x0                   	// #0
  410e08:	ldp	x21, x22, [sp, #32]
  410e0c:	ldp	x23, x24, [sp, #48]
  410e10:	ldp	x25, x26, [sp, #64]
  410e14:	b	4110a4 <printf@plt+0xfbc4>
  410e18:	cbnz	w28, 410e50 <printf@plt+0xf970>
  410e1c:	ldr	x20, [x19, #32]
  410e20:	mov	x0, x20
  410e24:	bl	401260 <strlen@plt>
  410e28:	add	x20, x20, x0
  410e2c:	str	x20, [x19, #32]
  410e30:	ldr	w0, [x19]
  410e34:	add	w0, w0, #0x1
  410e38:	str	w0, [x19]
  410e3c:	mov	w0, #0x3f                  	// #63
  410e40:	ldp	x21, x22, [sp, #32]
  410e44:	ldp	x23, x24, [sp, #48]
  410e48:	ldp	x25, x26, [sp, #64]
  410e4c:	b	4110a4 <printf@plt+0xfbc4>
  410e50:	ldrsw	x0, [x19]
  410e54:	ldr	x3, [x22, x0, lsl #3]
  410e58:	ldr	x2, [x22]
  410e5c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410e60:	add	x1, x1, #0xe0
  410e64:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410e68:	ldr	x0, [x0, #3424]
  410e6c:	bl	401270 <fprintf@plt>
  410e70:	b	410e1c <printf@plt+0xf93c>
  410e74:	str	w25, [sp, #152]
  410e78:	ldr	x0, [sp, #112]
  410e7c:	str	x0, [sp, #120]
  410e80:	b	410db4 <printf@plt+0xf8d4>
  410e84:	cbnz	w28, 410eb0 <printf@plt+0xf9d0>
  410e88:	ldr	x20, [x19, #32]
  410e8c:	mov	x0, x20
  410e90:	bl	401260 <strlen@plt>
  410e94:	add	x20, x20, x0
  410e98:	str	x20, [x19, #32]
  410e9c:	mov	w0, #0x3f                  	// #63
  410ea0:	ldp	x21, x22, [sp, #32]
  410ea4:	ldp	x23, x24, [sp, #48]
  410ea8:	ldp	x25, x26, [sp, #64]
  410eac:	b	4110a4 <printf@plt+0xfbc4>
  410eb0:	ldr	x0, [sp, #120]
  410eb4:	ldr	x3, [x0]
  410eb8:	ldr	x2, [x22]
  410ebc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410ec0:	add	x1, x1, #0x108
  410ec4:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410ec8:	ldr	x0, [x0, #3424]
  410ecc:	bl	401270 <fprintf@plt>
  410ed0:	b	410e88 <printf@plt+0xf9a8>
  410ed4:	ldr	x0, [sp, #120]
  410ed8:	ldr	w0, [x0, #8]
  410edc:	cmp	w0, #0x1
  410ee0:	b.ne	410dd0 <printf@plt+0xf8f0>  // b.any
  410ee4:	ldr	w0, [x19]
  410ee8:	cmp	w0, w20
  410eec:	b.ge	410f04 <printf@plt+0xfa24>  // b.tcont
  410ef0:	add	w1, w0, #0x1
  410ef4:	str	w1, [x19]
  410ef8:	ldr	x0, [x22, w0, sxtw #3]
  410efc:	str	x0, [x19, #16]
  410f00:	b	410dd0 <printf@plt+0xf8f0>
  410f04:	cbnz	w28, 410f40 <printf@plt+0xfa60>
  410f08:	ldr	x20, [x19, #32]
  410f0c:	mov	x0, x20
  410f10:	bl	401260 <strlen@plt>
  410f14:	add	x20, x20, x0
  410f18:	str	x20, [x19, #32]
  410f1c:	ldrb	w0, [x23]
  410f20:	cmp	w0, #0x3a
  410f24:	mov	w0, #0x3a                  	// #58
  410f28:	mov	w21, #0x3f                  	// #63
  410f2c:	csel	w0, w0, w21, eq  // eq = none
  410f30:	ldp	x21, x22, [sp, #32]
  410f34:	ldp	x23, x24, [sp, #48]
  410f38:	ldp	x25, x26, [sp, #64]
  410f3c:	b	4110a4 <printf@plt+0xfbc4>
  410f40:	add	x0, x22, w0, sxtw #3
  410f44:	ldur	x3, [x0, #-8]
  410f48:	ldr	x2, [x22]
  410f4c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  410f50:	add	x1, x1, #0x10
  410f54:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410f58:	ldr	x0, [x0, #3424]
  410f5c:	bl	401270 <fprintf@plt>
  410f60:	b	410f08 <printf@plt+0xfa28>
  410f64:	ldr	x0, [sp, #120]
  410f68:	ldr	w0, [x0, #24]
  410f6c:	ldp	x21, x22, [sp, #32]
  410f70:	ldp	x23, x24, [sp, #48]
  410f74:	ldp	x25, x26, [sp, #64]
  410f78:	b	4110a4 <printf@plt+0xfbc4>
  410f7c:	str	xzr, [x19, #32]
  410f80:	mov	w0, #0x57                  	// #87
  410f84:	ldp	x21, x22, [sp, #32]
  410f88:	ldp	x23, x24, [sp, #48]
  410f8c:	ldp	x25, x26, [sp, #64]
  410f90:	b	4110a4 <printf@plt+0xfbc4>
  410f94:	ldrb	w0, [x0, #2]
  410f98:	cmp	w0, #0x3a
  410f9c:	b.eq	410fc0 <printf@plt+0xfae0>  // b.none
  410fa0:	ldrb	w0, [x24, #1]
  410fa4:	cbz	w0, 410fe8 <printf@plt+0xfb08>
  410fa8:	str	x25, [x19, #16]
  410fac:	ldr	w0, [x19]
  410fb0:	add	w0, w0, #0x1
  410fb4:	str	w0, [x19]
  410fb8:	str	xzr, [x19, #32]
  410fbc:	b	4107f4 <printf@plt+0xf314>
  410fc0:	ldrb	w0, [x24, #1]
  410fc4:	cbz	w0, 410fe0 <printf@plt+0xfb00>
  410fc8:	str	x25, [x19, #16]
  410fcc:	ldr	w0, [x19]
  410fd0:	add	w0, w0, #0x1
  410fd4:	str	w0, [x19]
  410fd8:	str	xzr, [x19, #32]
  410fdc:	b	4107f4 <printf@plt+0xf314>
  410fe0:	str	xzr, [x19, #16]
  410fe4:	b	410fd8 <printf@plt+0xfaf8>
  410fe8:	ldr	w0, [x19]
  410fec:	cmp	w0, w20
  410ff0:	b.eq	411008 <printf@plt+0xfb28>  // b.none
  410ff4:	add	w1, w0, #0x1
  410ff8:	str	w1, [x19]
  410ffc:	ldr	x0, [x22, w0, sxtw #3]
  411000:	str	x0, [x19, #16]
  411004:	b	410fb8 <printf@plt+0xfad8>
  411008:	cbnz	w28, 411024 <printf@plt+0xfb44>
  41100c:	str	w26, [x19, #8]
  411010:	ldrb	w21, [x23]
  411014:	cmp	w21, #0x3a
  411018:	mov	w0, #0x3f                  	// #63
  41101c:	csel	w21, w21, w0, eq  // eq = none
  411020:	b	410fb8 <printf@plt+0xfad8>
  411024:	mov	w3, w26
  411028:	ldr	x2, [x22]
  41102c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  411030:	add	x1, x1, #0xb8
  411034:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411038:	ldr	x0, [x0, #3424]
  41103c:	bl	401270 <fprintf@plt>
  411040:	b	41100c <printf@plt+0xfb2c>
  411044:	mov	w0, #0xffffffff            	// #-1
  411048:	b	4110a4 <printf@plt+0xfbc4>
  41104c:	mov	w0, #0xffffffff            	// #-1
  411050:	ldp	x21, x22, [sp, #32]
  411054:	ldp	x23, x24, [sp, #48]
  411058:	ldp	x25, x26, [sp, #64]
  41105c:	b	4110a4 <printf@plt+0xfbc4>
  411060:	mov	w0, #0xffffffff            	// #-1
  411064:	ldp	x21, x22, [sp, #32]
  411068:	ldp	x23, x24, [sp, #48]
  41106c:	b	4110a4 <printf@plt+0xfbc4>
  411070:	ldrb	w0, [x24]
  411074:	cmp	w0, #0x2d
  411078:	b.eq	41071c <printf@plt+0xf23c>  // b.none
  41107c:	ldr	w0, [x19, #40]
  411080:	cbz	w0, 41104c <printf@plt+0xfb6c>
  411084:	add	w21, w21, #0x1
  411088:	str	w21, [x19]
  41108c:	ldr	x0, [x22, x25, lsl #3]
  411090:	str	x0, [x19, #16]
  411094:	mov	w0, #0x1                   	// #1
  411098:	ldp	x21, x22, [sp, #32]
  41109c:	ldp	x23, x24, [sp, #48]
  4110a0:	ldp	x25, x26, [sp, #64]
  4110a4:	ldp	x19, x20, [sp, #16]
  4110a8:	ldp	x27, x28, [sp, #80]
  4110ac:	ldp	x29, x30, [sp], #192
  4110b0:	ret
  4110b4:	stp	x29, x30, [sp, #-48]!
  4110b8:	mov	x29, sp
  4110bc:	stp	x19, x20, [sp, #16]
  4110c0:	stp	x21, x22, [sp, #32]
  4110c4:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4110c8:	add	x19, x21, #0x218
  4110cc:	adrp	x20, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110d0:	add	x22, x20, #0xc28
  4110d4:	ldr	w7, [x20, #3112]
  4110d8:	str	w7, [x21, #536]
  4110dc:	ldr	w7, [x22, #4]
  4110e0:	str	w7, [x19, #4]
  4110e4:	mov	x7, x19
  4110e8:	bl	4104e4 <printf@plt+0xf004>
  4110ec:	ldr	w1, [x21, #536]
  4110f0:	str	w1, [x20, #3112]
  4110f4:	ldr	x2, [x19, #16]
  4110f8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4110fc:	str	x2, [x1, #720]
  411100:	ldr	w1, [x19, #8]
  411104:	str	w1, [x22, #8]
  411108:	ldp	x19, x20, [sp, #16]
  41110c:	ldp	x21, x22, [sp, #32]
  411110:	ldp	x29, x30, [sp], #48
  411114:	ret
  411118:	stp	x29, x30, [sp, #-16]!
  41111c:	mov	x29, sp
  411120:	mov	w6, #0x1                   	// #1
  411124:	mov	w5, #0x0                   	// #0
  411128:	mov	x4, #0x0                   	// #0
  41112c:	mov	x3, #0x0                   	// #0
  411130:	bl	4110b4 <printf@plt+0xfbd4>
  411134:	ldp	x29, x30, [sp], #16
  411138:	ret
  41113c:	stp	x29, x30, [sp, #-16]!
  411140:	mov	x29, sp
  411144:	mov	w6, #0x0                   	// #0
  411148:	mov	w5, #0x0                   	// #0
  41114c:	bl	4110b4 <printf@plt+0xfbd4>
  411150:	ldp	x29, x30, [sp], #16
  411154:	ret
  411158:	stp	x29, x30, [sp, #-16]!
  41115c:	mov	x29, sp
  411160:	mov	x7, x5
  411164:	mov	w6, #0x0                   	// #0
  411168:	mov	w5, #0x0                   	// #0
  41116c:	bl	4104e4 <printf@plt+0xf004>
  411170:	ldp	x29, x30, [sp], #16
  411174:	ret
  411178:	stp	x29, x30, [sp, #-16]!
  41117c:	mov	x29, sp
  411180:	mov	w6, #0x0                   	// #0
  411184:	mov	w5, #0x1                   	// #1
  411188:	bl	4110b4 <printf@plt+0xfbd4>
  41118c:	ldp	x29, x30, [sp], #16
  411190:	ret
  411194:	stp	x29, x30, [sp, #-16]!
  411198:	mov	x29, sp
  41119c:	mov	x7, x5
  4111a0:	mov	w6, #0x0                   	// #0
  4111a4:	mov	w5, #0x1                   	// #1
  4111a8:	bl	4104e4 <printf@plt+0xf004>
  4111ac:	ldp	x29, x30, [sp], #16
  4111b0:	ret
  4111b4:	stp	x29, x30, [sp, #-48]!
  4111b8:	mov	x29, sp
  4111bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  4111c0:	add	x1, x1, #0x138
  4111c4:	add	x0, sp, #0x20
  4111c8:	bl	412010 <_ZdlPvm@@Base+0x9b8>
  4111cc:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4111d0:	ldr	x1, [x0, #3416]
  4111d4:	add	x0, sp, #0x20
  4111d8:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  4111dc:	add	x0, sp, #0x20
  4111e0:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4111e4:	ldp	x29, x30, [sp], #48
  4111e8:	ret
  4111ec:	str	x19, [sp, #16]
  4111f0:	mov	x19, x0
  4111f4:	add	x0, sp, #0x20
  4111f8:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4111fc:	mov	x0, x19
  411200:	bl	401480 <_Unwind_Resume@plt>
  411204:	stp	x29, x30, [sp, #-48]!
  411208:	mov	x29, sp
  41120c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  411210:	add	x1, x1, #0x158
  411214:	add	x0, sp, #0x20
  411218:	bl	412010 <_ZdlPvm@@Base+0x9b8>
  41121c:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411220:	ldr	x1, [x0, #3416]
  411224:	add	x0, sp, #0x20
  411228:	bl	4128e4 <_ZdlPvm@@Base+0x128c>
  41122c:	add	x0, sp, #0x20
  411230:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  411234:	ldp	x29, x30, [sp], #48
  411238:	ret
  41123c:	str	x19, [sp, #16]
  411240:	mov	x19, x0
  411244:	add	x0, sp, #0x20
  411248:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  41124c:	mov	x0, x19
  411250:	bl	401480 <_Unwind_Resume@plt>
  411254:	mov	w2, w0
  411258:	tbz	w0, #31, 4112ac <printf@plt+0xfdcc>
  41125c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x32a0>
  411260:	add	x3, x3, #0x250
  411264:	add	x3, x3, #0x14
  411268:	mov	w6, #0x6667                	// #26215
  41126c:	movk	w6, #0x6666, lsl #16
  411270:	mov	w5, #0x30                  	// #48
  411274:	mov	x4, x3
  411278:	smull	x1, w2, w6
  41127c:	asr	x1, x1, #34
  411280:	sub	w1, w1, w2, asr #31
  411284:	add	w0, w1, w1, lsl #2
  411288:	sub	w2, w2, w0, lsl #1
  41128c:	sub	w2, w5, w2
  411290:	strb	w2, [x3, #-1]!
  411294:	mov	w2, w1
  411298:	cbnz	w1, 411274 <printf@plt+0xfd94>
  41129c:	sub	x0, x4, #0x2
  4112a0:	mov	w1, #0x2d                  	// #45
  4112a4:	sturb	w1, [x3, #-1]
  4112a8:	ret
  4112ac:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4112b0:	add	x0, x0, #0x250
  4112b4:	add	x0, x0, #0x14
  4112b8:	mov	w4, #0x6667                	// #26215
  4112bc:	movk	w4, #0x6666, lsl #16
  4112c0:	smull	x1, w2, w4
  4112c4:	asr	x1, x1, #34
  4112c8:	sub	w1, w1, w2, asr #31
  4112cc:	add	w3, w1, w1, lsl #2
  4112d0:	sub	w2, w2, w3, lsl #1
  4112d4:	add	w2, w2, #0x30
  4112d8:	strb	w2, [x0, #-1]!
  4112dc:	mov	w2, w1
  4112e0:	cbnz	w1, 4112c0 <printf@plt+0xfde0>
  4112e4:	b	4112a8 <printf@plt+0xfdc8>
  4112e8:	mov	w3, w0
  4112ec:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4112f0:	add	x0, x0, #0x250
  4112f4:	add	x0, x0, #0x2c
  4112f8:	mov	w4, #0xcccd                	// #52429
  4112fc:	movk	w4, #0xcccc, lsl #16
  411300:	umull	x1, w3, w4
  411304:	lsr	x1, x1, #35
  411308:	add	w2, w1, w1, lsl #2
  41130c:	sub	w2, w3, w2, lsl #1
  411310:	add	w2, w2, #0x30
  411314:	strb	w2, [x0, #-1]!
  411318:	mov	w2, w3
  41131c:	mov	w3, w1
  411320:	cmp	w2, #0x9
  411324:	b.hi	411300 <printf@plt+0xfe20>  // b.pmore
  411328:	ret
  41132c:	stp	x29, x30, [sp, #-48]!
  411330:	mov	x29, sp
  411334:	stp	x19, x20, [sp, #16]
  411338:	mov	x1, x0
  41133c:	ldrb	w0, [x0]
  411340:	cmp	w0, #0x20
  411344:	b.ne	411354 <printf@plt+0xfe74>  // b.any
  411348:	ldrb	w0, [x1, #1]!
  41134c:	cmp	w0, #0x20
  411350:	b.eq	411348 <printf@plt+0xfe68>  // b.none
  411354:	adrp	x2, 436000 <stderr@@GLIBC_2.17+0x22a0>
  411358:	add	x2, x2, #0x8e8
  41135c:	ldrb	w0, [x2, w0, sxtw]
  411360:	cbz	w0, 4114a4 <printf@plt+0xffc4>
  411364:	mov	w19, #0x0                   	// #0
  411368:	mov	x3, x2
  41136c:	add	w19, w19, w19, lsl #2
  411370:	ldrb	w0, [x1], #1
  411374:	sub	w0, w0, #0x30
  411378:	add	w19, w0, w19, lsl #1
  41137c:	ldrb	w0, [x1]
  411380:	ldrb	w2, [x3, w0, sxtw]
  411384:	cbnz	w2, 41136c <printf@plt+0xfe8c>
  411388:	and	w2, w0, #0xffffffdf
  41138c:	tst	w2, #0xff
  411390:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411394:	b.ne	4114ac <printf@plt+0xffcc>  // b.any
  411398:	cmp	w0, #0x20
  41139c:	b.ne	4113ac <printf@plt+0xfecc>  // b.any
  4113a0:	ldrb	w0, [x1, #1]!
  4113a4:	cmp	w0, #0x20
  4113a8:	b.eq	4113a0 <printf@plt+0xfec0>  // b.none
  4113ac:	cmp	w0, #0x0
  4113b0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4113b4:	b.eq	411454 <printf@plt+0xff74>  // b.none
  4113b8:	ldrb	w2, [x1]
  4113bc:	and	w0, w2, #0xffffffdf
  4113c0:	and	w0, w0, #0xff
  4113c4:	cmp	w2, #0x5c
  4113c8:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4113cc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4113d0:	b.eq	411464 <printf@plt+0xff84>  // b.none
  4113d4:	mov	x20, x1
  4113d8:	ldrb	w2, [x20, #1]!
  4113dc:	and	w0, w2, #0xffffffdf
  4113e0:	and	w0, w0, #0xff
  4113e4:	cmp	w2, #0x5c
  4113e8:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4113ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4113f0:	b.ne	4113d8 <printf@plt+0xfef8>  // b.any
  4113f4:	sub	w2, w20, w1
  4113f8:	add	x0, sp, #0x20
  4113fc:	bl	411f98 <_ZdlPvm@@Base+0x940>
  411400:	ldrb	w0, [x20]
  411404:	cmp	w0, #0x20
  411408:	b.ne	411418 <printf@plt+0xff38>  // b.any
  41140c:	ldrb	w0, [x20, #1]!
  411410:	cmp	w0, #0x20
  411414:	b.eq	41140c <printf@plt+0xff2c>  // b.none
  411418:	cmp	w0, #0x0
  41141c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  411420:	b.ne	41149c <printf@plt+0xffbc>  // b.any
  411424:	ldr	w1, [sp, #40]
  411428:	ldr	w0, [sp, #44]
  41142c:	cmp	w1, w0
  411430:	b.ge	41146c <printf@plt+0xff8c>  // b.tcont
  411434:	ldr	w0, [sp, #40]
  411438:	add	w1, w0, #0x1
  41143c:	str	w1, [sp, #40]
  411440:	ldr	x1, [sp, #32]
  411444:	strb	wzr, [x1, w0, sxtw]
  411448:	ldr	x0, [sp, #32]
  41144c:	bl	4129c8 <_ZdlPvm@@Base+0x1370>
  411450:	b	411478 <printf@plt+0xff98>
  411454:	mov	w0, w19
  411458:	bl	412a0c <_ZdlPvm@@Base+0x13b4>
  41145c:	mov	w19, #0x1                   	// #1
  411460:	b	41148c <printf@plt+0xffac>
  411464:	mov	x20, x1
  411468:	b	4113f4 <printf@plt+0xff14>
  41146c:	add	x0, sp, #0x20
  411470:	bl	412290 <_ZdlPvm@@Base+0xc38>
  411474:	b	411434 <printf@plt+0xff54>
  411478:	mov	w0, w19
  41147c:	bl	412a0c <_ZdlPvm@@Base+0x13b4>
  411480:	mov	w19, #0x1                   	// #1
  411484:	add	x0, sp, #0x20
  411488:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  41148c:	mov	w0, w19
  411490:	ldp	x19, x20, [sp, #16]
  411494:	ldp	x29, x30, [sp], #48
  411498:	ret
  41149c:	mov	w19, #0x0                   	// #0
  4114a0:	b	411484 <printf@plt+0xffa4>
  4114a4:	mov	w19, #0x0                   	// #0
  4114a8:	b	41148c <printf@plt+0xffac>
  4114ac:	mov	w19, #0x0                   	// #0
  4114b0:	b	41148c <printf@plt+0xffac>
  4114b4:	mov	x19, x0
  4114b8:	add	x0, sp, #0x20
  4114bc:	bl	4120f4 <_ZdlPvm@@Base+0xa9c>
  4114c0:	mov	x0, x19
  4114c4:	bl	401480 <_Unwind_Resume@plt>
  4114c8:	ret
  4114cc:	stp	x29, x30, [sp, #-16]!
  4114d0:	mov	x29, sp
  4114d4:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4114d8:	add	x0, x0, #0x280
  4114dc:	bl	40fafc <printf@plt+0xe61c>
  4114e0:	ldp	x29, x30, [sp], #16
  4114e4:	ret
  4114e8:	stp	x29, x30, [sp, #-64]!
  4114ec:	mov	x29, sp
  4114f0:	stp	x19, x20, [sp, #16]
  4114f4:	stp	x21, x22, [sp, #32]
  4114f8:	stp	x23, x24, [sp, #48]
  4114fc:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x99a8>
  411500:	add	x23, x23, #0x178
  411504:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x99a8>
  411508:	add	x22, x22, #0x1d0
  41150c:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x32a0>
  411510:	add	x19, x19, #0x288
  411514:	mov	w4, #0x1                   	// #1
  411518:	mov	w3, w4
  41151c:	mov	x2, x23
  411520:	mov	x1, x22
  411524:	mov	x0, x19
  411528:	bl	41175c <_ZdlPvm@@Base+0x104>
  41152c:	adrp	x21, 432000 <_Znam@GLIBCXX_3.4>
  411530:	add	x21, x21, #0x170
  411534:	adrp	x20, 411000 <printf@plt+0xfb20>
  411538:	add	x20, x20, #0x8f4
  41153c:	mov	x2, x21
  411540:	mov	x1, x19
  411544:	mov	x0, x20
  411548:	bl	4013a0 <__cxa_atexit@plt>
  41154c:	add	x24, x19, #0x10
  411550:	mov	w4, #0x0                   	// #0
  411554:	mov	w3, #0x1                   	// #1
  411558:	mov	x2, x23
  41155c:	mov	x1, x22
  411560:	mov	x0, x24
  411564:	bl	41175c <_ZdlPvm@@Base+0x104>
  411568:	mov	x2, x21
  41156c:	mov	x1, x24
  411570:	mov	x0, x20
  411574:	bl	4013a0 <__cxa_atexit@plt>
  411578:	add	x19, x19, #0x20
  41157c:	mov	w4, #0x0                   	// #0
  411580:	mov	w3, #0x0                   	// #0
  411584:	mov	x2, x23
  411588:	mov	x1, x22
  41158c:	mov	x0, x19
  411590:	bl	41175c <_ZdlPvm@@Base+0x104>
  411594:	mov	x2, x21
  411598:	mov	x1, x19
  41159c:	mov	x0, x20
  4115a0:	bl	4013a0 <__cxa_atexit@plt>
  4115a4:	ldp	x19, x20, [sp, #16]
  4115a8:	ldp	x21, x22, [sp, #32]
  4115ac:	ldp	x23, x24, [sp, #48]
  4115b0:	ldp	x29, x30, [sp], #64
  4115b4:	ret
  4115b8:	stp	x29, x30, [sp, #-32]!
  4115bc:	mov	x29, sp
  4115c0:	str	x19, [sp, #16]
  4115c4:	mov	x19, x0
  4115c8:	bl	401260 <strlen@plt>
  4115cc:	mov	x2, x0
  4115d0:	mov	x1, x19
  4115d4:	mov	w0, #0x2                   	// #2
  4115d8:	bl	401410 <write@plt>
  4115dc:	ldr	x19, [sp, #16]
  4115e0:	ldp	x29, x30, [sp], #32
  4115e4:	ret

00000000004115e8 <_Znwm@@Base>:
  4115e8:	stp	x29, x30, [sp, #-16]!
  4115ec:	mov	x29, sp
  4115f0:	cmp	x0, #0x0
  4115f4:	csinc	x0, x0, xzr, ne  // ne = any
  4115f8:	mov	w0, w0
  4115fc:	bl	401420 <malloc@plt>
  411600:	cbz	x0, 41160c <_Znwm@@Base+0x24>
  411604:	ldp	x29, x30, [sp], #16
  411608:	ret
  41160c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  411610:	ldr	x0, [x0, #696]
  411614:	cbz	x0, 411628 <_Znwm@@Base+0x40>
  411618:	bl	4115b8 <printf@plt+0x100d8>
  41161c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x99a8>
  411620:	add	x0, x0, #0x1e0
  411624:	bl	4115b8 <printf@plt+0x100d8>
  411628:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x99a8>
  41162c:	add	x0, x0, #0x1e8
  411630:	bl	4115b8 <printf@plt+0x100d8>
  411634:	mov	w0, #0xffffffff            	// #-1
  411638:	bl	4012e0 <_exit@plt>

000000000041163c <_ZdlPv@@Base>:
  41163c:	cbz	x0, 411654 <_ZdlPv@@Base+0x18>
  411640:	stp	x29, x30, [sp, #-16]!
  411644:	mov	x29, sp
  411648:	bl	4012c0 <free@plt>
  41164c:	ldp	x29, x30, [sp], #16
  411650:	ret
  411654:	ret

0000000000411658 <_ZdlPvm@@Base>:
  411658:	cbz	x0, 411670 <_ZdlPvm@@Base+0x18>
  41165c:	stp	x29, x30, [sp, #-16]!
  411660:	mov	x29, sp
  411664:	bl	4012c0 <free@plt>
  411668:	ldp	x29, x30, [sp], #16
  41166c:	ret
  411670:	ret
  411674:	stp	x29, x30, [sp, #-32]!
  411678:	mov	x29, sp
  41167c:	str	x19, [sp, #16]
  411680:	mov	x19, x0
  411684:	cbz	x0, 4116c4 <_ZdlPvm@@Base+0x6c>
  411688:	ldrb	w1, [x19]
  41168c:	add	x2, x19, #0x1
  411690:	and	x0, x1, #0xff
  411694:	cbz	w1, 4116d8 <_ZdlPvm@@Base+0x80>
  411698:	ldrb	w1, [x2]
  41169c:	cbz	w1, 4116dc <_ZdlPvm@@Base+0x84>
  4116a0:	lsl	x4, x0, #4
  4116a4:	add	x2, x2, #0x1
  4116a8:	add	x0, x4, w1, uxtb
  4116ac:	ands	x3, x0, #0xf0000000
  4116b0:	and	x0, x0, #0xffffffff0fffffff
  4116b4:	eor	x0, x0, x3, lsr #24
  4116b8:	add	x1, x4, w1, uxtb
  4116bc:	csel	x0, x1, x0, eq  // eq = none
  4116c0:	b	411698 <_ZdlPvm@@Base+0x40>
  4116c4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  4116c8:	add	x1, x1, #0x1f8
  4116cc:	mov	w0, #0x1b                  	// #27
  4116d0:	bl	40f9cc <printf@plt+0xe4ec>
  4116d4:	b	411688 <_ZdlPvm@@Base+0x30>
  4116d8:	mov	x0, #0x0                   	// #0
  4116dc:	ldr	x19, [sp, #16]
  4116e0:	ldp	x29, x30, [sp], #32
  4116e4:	ret
  4116e8:	cmp	w0, #0x64
  4116ec:	b.ls	411744 <_ZdlPvm@@Base+0xec>  // b.plast
  4116f0:	stp	x29, x30, [sp, #-48]!
  4116f4:	mov	x29, sp
  4116f8:	stp	x19, x20, [sp, #16]
  4116fc:	stp	x21, x22, [sp, #32]
  411700:	mov	w20, w0
  411704:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x99a8>
  411708:	add	x19, x19, #0x230
  41170c:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x32a0>
  411710:	add	x21, x21, #0x1f8
  411714:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x99a8>
  411718:	add	x22, x22, #0x218
  41171c:	ldr	w0, [x19, #4]!
  411720:	cmp	w0, w20
  411724:	b.hi	41174c <_ZdlPvm@@Base+0xf4>  // b.pmore
  411728:	cbnz	w0, 41171c <_ZdlPvm@@Base+0xc4>
  41172c:	mov	x3, x21
  411730:	mov	x2, x21
  411734:	mov	x1, x21
  411738:	mov	x0, x22
  41173c:	bl	410338 <printf@plt+0xee58>
  411740:	b	41171c <_ZdlPvm@@Base+0xc4>
  411744:	mov	w0, #0x65                  	// #101
  411748:	ret
  41174c:	ldp	x19, x20, [sp, #16]
  411750:	ldp	x21, x22, [sp, #32]
  411754:	ldp	x29, x30, [sp], #48
  411758:	ret
  41175c:	stp	x29, x30, [sp, #-80]!
  411760:	mov	x29, sp
  411764:	stp	x19, x20, [sp, #16]
  411768:	stp	x21, x22, [sp, #32]
  41176c:	stp	x23, x24, [sp, #48]
  411770:	str	x25, [sp, #64]
  411774:	mov	x21, x0
  411778:	mov	x19, x1
  41177c:	mov	x22, x2
  411780:	mov	w24, w4
  411784:	mov	x23, #0x0                   	// #0
  411788:	cbnz	w3, 411864 <_ZdlPvm@@Base+0x20c>
  41178c:	mov	x20, #0x0                   	// #0
  411790:	cbz	x19, 4117b8 <_ZdlPvm@@Base+0x160>
  411794:	mov	x0, x19
  411798:	bl	401440 <getenv@plt>
  41179c:	mov	x19, x0
  4117a0:	cbz	x0, 4117b8 <_ZdlPvm@@Base+0x160>
  4117a4:	ldrb	w0, [x0]
  4117a8:	cbz	w0, 4117b8 <_ZdlPvm@@Base+0x160>
  4117ac:	mov	x0, x19
  4117b0:	bl	401260 <strlen@plt>
  4117b4:	add	x20, x0, #0x1
  4117b8:	add	x25, x20, #0x1
  4117bc:	cmp	w24, #0x0
  4117c0:	cset	x20, ne  // ne = any
  4117c4:	lsl	x20, x20, #1
  4117c8:	mov	x0, #0x0                   	// #0
  4117cc:	cbz	x23, 4117e4 <_ZdlPvm@@Base+0x18c>
  4117d0:	ldrb	w1, [x23]
  4117d4:	cbz	w1, 4117e4 <_ZdlPvm@@Base+0x18c>
  4117d8:	mov	x0, x23
  4117dc:	bl	401260 <strlen@plt>
  4117e0:	add	x0, x0, #0x1
  4117e4:	add	x20, x20, x0
  4117e8:	add	x20, x20, x25
  4117ec:	mov	x0, #0x0                   	// #0
  4117f0:	cbz	x22, 411804 <_ZdlPvm@@Base+0x1ac>
  4117f4:	ldrb	w1, [x22]
  4117f8:	cbz	w1, 411804 <_ZdlPvm@@Base+0x1ac>
  4117fc:	mov	x0, x22
  411800:	bl	401260 <strlen@plt>
  411804:	add	x0, x0, x20
  411808:	bl	401220 <_Znam@plt>
  41180c:	mov	x20, x0
  411810:	str	x0, [x21]
  411814:	strb	wzr, [x0]
  411818:	cbz	x19, 411824 <_ZdlPvm@@Base+0x1cc>
  41181c:	ldrb	w0, [x19]
  411820:	cbnz	w0, 411878 <_ZdlPvm@@Base+0x220>
  411824:	cbnz	w24, 411898 <_ZdlPvm@@Base+0x240>
  411828:	cbz	x23, 411834 <_ZdlPvm@@Base+0x1dc>
  41182c:	ldrb	w0, [x23]
  411830:	cbnz	w0, 4118c0 <_ZdlPvm@@Base+0x268>
  411834:	cbz	x22, 411840 <_ZdlPvm@@Base+0x1e8>
  411838:	ldrb	w0, [x22]
  41183c:	cbnz	w0, 4118e4 <_ZdlPvm@@Base+0x28c>
  411840:	ldr	x0, [x21]
  411844:	bl	401260 <strlen@plt>
  411848:	str	w0, [x21, #8]
  41184c:	ldp	x19, x20, [sp, #16]
  411850:	ldp	x21, x22, [sp, #32]
  411854:	ldp	x23, x24, [sp, #48]
  411858:	ldr	x25, [sp, #64]
  41185c:	ldp	x29, x30, [sp], #80
  411860:	ret
  411864:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x99a8>
  411868:	add	x0, x0, #0x288
  41186c:	bl	401440 <getenv@plt>
  411870:	mov	x23, x0
  411874:	b	41178c <_ZdlPvm@@Base+0x134>
  411878:	mov	x1, x19
  41187c:	mov	x0, x20
  411880:	bl	4014d0 <strcat@plt>
  411884:	mov	x0, x20
  411888:	bl	401260 <strlen@plt>
  41188c:	mov	w1, #0x3a                  	// #58
  411890:	strh	w1, [x20, x0]
  411894:	b	411824 <_ZdlPvm@@Base+0x1cc>
  411898:	mov	x0, x20
  41189c:	bl	401260 <strlen@plt>
  4118a0:	mov	w1, #0x2e                  	// #46
  4118a4:	strh	w1, [x20, x0]
  4118a8:	ldr	x19, [x21]
  4118ac:	mov	x0, x19
  4118b0:	bl	401260 <strlen@plt>
  4118b4:	mov	w1, #0x3a                  	// #58
  4118b8:	strh	w1, [x19, x0]
  4118bc:	b	411828 <_ZdlPvm@@Base+0x1d0>
  4118c0:	mov	x1, x23
  4118c4:	ldr	x0, [x21]
  4118c8:	bl	4014d0 <strcat@plt>
  4118cc:	ldr	x19, [x21]
  4118d0:	mov	x0, x19
  4118d4:	bl	401260 <strlen@plt>
  4118d8:	mov	w1, #0x3a                  	// #58
  4118dc:	strh	w1, [x19, x0]
  4118e0:	b	411834 <_ZdlPvm@@Base+0x1dc>
  4118e4:	mov	x1, x22
  4118e8:	ldr	x0, [x21]
  4118ec:	bl	4014d0 <strcat@plt>
  4118f0:	b	411840 <_ZdlPvm@@Base+0x1e8>
  4118f4:	ldr	x0, [x0]
  4118f8:	cbz	x0, 411910 <_ZdlPvm@@Base+0x2b8>
  4118fc:	stp	x29, x30, [sp, #-16]!
  411900:	mov	x29, sp
  411904:	bl	4013c0 <_ZdaPv@plt>
  411908:	ldp	x29, x30, [sp], #16
  41190c:	ret
  411910:	ret
  411914:	stp	x29, x30, [sp, #-96]!
  411918:	mov	x29, sp
  41191c:	stp	x19, x20, [sp, #16]
  411920:	stp	x21, x22, [sp, #32]
  411924:	stp	x23, x24, [sp, #48]
  411928:	stp	x25, x26, [sp, #64]
  41192c:	str	x27, [sp, #80]
  411930:	mov	x21, x0
  411934:	mov	x25, x1
  411938:	ldr	x23, [x0]
  41193c:	mov	x0, x23
  411940:	bl	401260 <strlen@plt>
  411944:	mov	x19, x0
  411948:	mov	x0, x25
  41194c:	bl	401260 <strlen@plt>
  411950:	mov	x20, x0
  411954:	add	w0, w0, w19
  411958:	add	w0, w0, #0x2
  41195c:	bl	401220 <_Znam@plt>
  411960:	mov	x22, x0
  411964:	str	x0, [x21]
  411968:	ldr	w24, [x21, #8]
  41196c:	sub	w27, w19, w24
  411970:	sub	w26, w19, w24
  411974:	mov	x2, x26
  411978:	mov	x1, x23
  41197c:	bl	401240 <memcpy@plt>
  411980:	add	x26, x22, x26
  411984:	cbnz	w24, 4119d4 <_ZdlPvm@@Base+0x37c>
  411988:	add	x26, x26, #0x1
  41198c:	mov	w0, #0x3a                  	// #58
  411990:	strb	w0, [x22, w27, uxtw]
  411994:	and	x20, x20, #0xffffffff
  411998:	mov	x2, x20
  41199c:	mov	x1, x25
  4119a0:	mov	x0, x26
  4119a4:	bl	401240 <memcpy@plt>
  4119a8:	add	x20, x26, x20
  4119ac:	strb	wzr, [x20]
  4119b0:	mov	x0, x23
  4119b4:	bl	4013c0 <_ZdaPv@plt>
  4119b8:	ldp	x19, x20, [sp, #16]
  4119bc:	ldp	x21, x22, [sp, #32]
  4119c0:	ldp	x23, x24, [sp, #48]
  4119c4:	ldp	x25, x26, [sp, #64]
  4119c8:	ldr	x27, [sp, #80]
  4119cc:	ldp	x29, x30, [sp], #96
  4119d0:	ret
  4119d4:	and	x20, x20, #0xffffffff
  4119d8:	mov	x2, x20
  4119dc:	mov	x1, x25
  4119e0:	mov	x0, x26
  4119e4:	bl	401240 <memcpy@plt>
  4119e8:	add	x21, x26, x20
  4119ec:	add	x21, x21, #0x1
  4119f0:	mov	w0, #0x3a                  	// #58
  4119f4:	strb	w0, [x26, x20]
  4119f8:	mov	w20, w24
  4119fc:	and	x1, x19, #0xffffffff
  411a00:	sub	x1, x1, x20
  411a04:	mov	x2, x20
  411a08:	add	x1, x23, x1
  411a0c:	mov	x0, x21
  411a10:	bl	401240 <memcpy@plt>
  411a14:	add	x20, x21, x20
  411a18:	b	4119ac <_ZdlPvm@@Base+0x354>
  411a1c:	stp	x29, x30, [sp, #-112]!
  411a20:	mov	x29, sp
  411a24:	stp	x19, x20, [sp, #16]
  411a28:	stp	x21, x22, [sp, #32]
  411a2c:	mov	x19, x0
  411a30:	mov	x22, x1
  411a34:	str	x2, [sp, #104]
  411a38:	cbz	x1, 411a94 <_ZdlPvm@@Base+0x43c>
  411a3c:	ldrb	w0, [x22]
  411a40:	cmp	w0, #0x2f
  411a44:	b.eq	411a54 <_ZdlPvm@@Base+0x3fc>  // b.none
  411a48:	ldr	x21, [x19]
  411a4c:	ldrb	w0, [x21]
  411a50:	cbnz	w0, 411aa8 <_ZdlPvm@@Base+0x450>
  411a54:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  411a58:	add	x1, x1, #0xe48
  411a5c:	mov	x0, x22
  411a60:	bl	4013e0 <fopen@plt>
  411a64:	mov	x20, x0
  411a68:	cbz	x0, 411a80 <_ZdlPvm@@Base+0x428>
  411a6c:	ldr	x19, [sp, #104]
  411a70:	cbz	x19, 411a80 <_ZdlPvm@@Base+0x428>
  411a74:	mov	x0, x22
  411a78:	bl	412984 <_ZdlPvm@@Base+0x132c>
  411a7c:	str	x0, [x19]
  411a80:	mov	x0, x20
  411a84:	ldp	x19, x20, [sp, #16]
  411a88:	ldp	x21, x22, [sp, #32]
  411a8c:	ldp	x29, x30, [sp], #112
  411a90:	ret
  411a94:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  411a98:	add	x1, x1, #0x290
  411a9c:	mov	w0, #0x61                  	// #97
  411aa0:	bl	40f9cc <printf@plt+0xe4ec>
  411aa4:	b	411a3c <_ZdlPvm@@Base+0x3e4>
  411aa8:	stp	x23, x24, [sp, #48]
  411aac:	stp	x25, x26, [sp, #64]
  411ab0:	stp	x27, x28, [sp, #80]
  411ab4:	mov	x0, x22
  411ab8:	bl	401260 <strlen@plt>
  411abc:	mov	w27, #0x3a                  	// #58
  411ac0:	mov	w26, w0
  411ac4:	adrp	x28, 416000 <_ZdlPvm@@Base+0x49a8>
  411ac8:	add	x28, x28, #0x448
  411acc:	adrp	x25, 413000 <_ZdlPvm@@Base+0x19a8>
  411ad0:	add	x25, x25, #0xe48
  411ad4:	b	411b9c <_ZdlPvm@@Base+0x544>
  411ad8:	mov	x0, x21
  411adc:	bl	401260 <strlen@plt>
  411ae0:	add	x19, x21, x0
  411ae4:	b	411bb0 <_ZdlPvm@@Base+0x558>
  411ae8:	ldr	x0, [sp, #104]
  411aec:	cbz	x0, 411b04 <_ZdlPvm@@Base+0x4ac>
  411af0:	str	x21, [x0]
  411af4:	ldp	x23, x24, [sp, #48]
  411af8:	ldp	x25, x26, [sp, #64]
  411afc:	ldp	x27, x28, [sp, #80]
  411b00:	b	411a80 <_ZdlPvm@@Base+0x428>
  411b04:	mov	x0, x21
  411b08:	bl	4012c0 <free@plt>
  411b0c:	ldp	x23, x24, [sp, #48]
  411b10:	ldp	x25, x26, [sp, #64]
  411b14:	ldp	x27, x28, [sp, #80]
  411b18:	b	411a80 <_ZdlPvm@@Base+0x428>
  411b1c:	sub	x23, x19, x21
  411b20:	add	x0, x23, x26
  411b24:	add	x0, x0, #0x2
  411b28:	bl	401220 <_Znam@plt>
  411b2c:	mov	x20, x0
  411b30:	mov	x24, x23
  411b34:	mov	x2, x23
  411b38:	mov	x1, x21
  411b3c:	bl	401240 <memcpy@plt>
  411b40:	mov	w0, #0x2f                  	// #47
  411b44:	strb	w0, [x20, x23]
  411b48:	mov	w0, #0x1                   	// #1
  411b4c:	and	x0, x0, #0xff
  411b50:	add	x0, x0, x24
  411b54:	mov	x1, x22
  411b58:	add	x0, x20, x0
  411b5c:	bl	401300 <strcpy@plt>
  411b60:	mov	x0, x20
  411b64:	bl	412984 <_ZdlPvm@@Base+0x132c>
  411b68:	mov	x21, x0
  411b6c:	mov	x0, x20
  411b70:	bl	4013c0 <_ZdaPv@plt>
  411b74:	mov	x1, x25
  411b78:	mov	x0, x21
  411b7c:	bl	4013e0 <fopen@plt>
  411b80:	mov	x20, x0
  411b84:	cbnz	x0, 411ae8 <_ZdlPvm@@Base+0x490>
  411b88:	mov	x0, x21
  411b8c:	bl	4012c0 <free@plt>
  411b90:	ldrb	w0, [x19]
  411b94:	cbz	w0, 411bf4 <_ZdlPvm@@Base+0x59c>
  411b98:	add	x21, x19, #0x1
  411b9c:	mov	w1, w27
  411ba0:	mov	x0, x21
  411ba4:	bl	4012d0 <strchr@plt>
  411ba8:	mov	x19, x0
  411bac:	cbz	x0, 411ad8 <_ZdlPvm@@Base+0x480>
  411bb0:	cmp	x21, x19
  411bb4:	b.cs	411bc8 <_ZdlPvm@@Base+0x570>  // b.hs, b.nlast
  411bb8:	ldurb	w1, [x19, #-1]
  411bbc:	mov	x0, x28
  411bc0:	bl	4012d0 <strchr@plt>
  411bc4:	cbz	x0, 411b1c <_ZdlPvm@@Base+0x4c4>
  411bc8:	sub	x23, x19, x21
  411bcc:	add	x0, x26, x23
  411bd0:	add	x0, x0, #0x1
  411bd4:	bl	401220 <_Znam@plt>
  411bd8:	mov	x20, x0
  411bdc:	mov	x24, x23
  411be0:	mov	x2, x23
  411be4:	mov	x1, x21
  411be8:	bl	401240 <memcpy@plt>
  411bec:	mov	w0, #0x0                   	// #0
  411bf0:	b	411b4c <_ZdlPvm@@Base+0x4f4>
  411bf4:	ldp	x23, x24, [sp, #48]
  411bf8:	ldp	x25, x26, [sp, #64]
  411bfc:	ldp	x27, x28, [sp, #80]
  411c00:	b	411a80 <_ZdlPvm@@Base+0x428>
  411c04:	stp	x29, x30, [sp, #-112]!
  411c08:	mov	x29, sp
  411c0c:	stp	x19, x20, [sp, #16]
  411c10:	stp	x21, x22, [sp, #32]
  411c14:	stp	x23, x24, [sp, #48]
  411c18:	mov	x20, x0
  411c1c:	mov	x23, x1
  411c20:	mov	x24, x2
  411c24:	adrp	x1, 413000 <_ZdlPvm@@Base+0x19a8>
  411c28:	add	x1, x1, #0xe48
  411c2c:	cmp	x3, #0x0
  411c30:	csel	x21, x1, x3, eq  // eq = none
  411c34:	mov	w1, #0x72                  	// #114
  411c38:	mov	x0, x21
  411c3c:	bl	4012d0 <strchr@plt>
  411c40:	mov	x19, x0
  411c44:	cbz	x23, 411ca0 <_ZdlPvm@@Base+0x648>
  411c48:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  411c4c:	add	x1, x1, #0xe58
  411c50:	mov	x0, x23
  411c54:	bl	401400 <strcmp@plt>
  411c58:	cbz	w0, 411ca0 <_ZdlPvm@@Base+0x648>
  411c5c:	cbz	x19, 411c78 <_ZdlPvm@@Base+0x620>
  411c60:	ldrb	w0, [x23]
  411c64:	cmp	w0, #0x2f
  411c68:	b.eq	411c78 <_ZdlPvm@@Base+0x620>  // b.none
  411c6c:	ldr	x22, [x20]
  411c70:	ldrb	w0, [x22]
  411c74:	cbnz	w0, 411cf4 <_ZdlPvm@@Base+0x69c>
  411c78:	mov	x1, x21
  411c7c:	mov	x0, x23
  411c80:	bl	4013e0 <fopen@plt>
  411c84:	mov	x20, x0
  411c88:	cbz	x0, 411cd0 <_ZdlPvm@@Base+0x678>
  411c8c:	cbz	x24, 411cd0 <_ZdlPvm@@Base+0x678>
  411c90:	mov	x0, x23
  411c94:	bl	412984 <_ZdlPvm@@Base+0x132c>
  411c98:	str	x0, [x24]
  411c9c:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411ca0:	cbz	x24, 411cc4 <_ZdlPvm@@Base+0x66c>
  411ca4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  411ca8:	add	x1, x1, #0x2c0
  411cac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x99a8>
  411cb0:	add	x0, x0, #0x2b8
  411cb4:	cmp	x19, #0x0
  411cb8:	csel	x0, x0, x1, ne  // ne = any
  411cbc:	bl	412984 <_ZdlPvm@@Base+0x132c>
  411cc0:	str	x0, [x24]
  411cc4:	cbz	x19, 411ce8 <_ZdlPvm@@Base+0x690>
  411cc8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411ccc:	ldr	x20, [x0, #3408]
  411cd0:	mov	x0, x20
  411cd4:	ldp	x19, x20, [sp, #16]
  411cd8:	ldp	x21, x22, [sp, #32]
  411cdc:	ldp	x23, x24, [sp, #48]
  411ce0:	ldp	x29, x30, [sp], #112
  411ce4:	ret
  411ce8:	adrp	x0, 433000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411cec:	ldr	x20, [x0, #3416]
  411cf0:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411cf4:	stp	x25, x26, [sp, #64]
  411cf8:	stp	x27, x28, [sp, #80]
  411cfc:	mov	x0, x23
  411d00:	bl	401260 <strlen@plt>
  411d04:	mov	w26, #0x3a                  	// #58
  411d08:	mov	w25, w0
  411d0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x49a8>
  411d10:	add	x0, x0, #0x448
  411d14:	str	x0, [sp, #104]
  411d18:	b	411e0c <_ZdlPvm@@Base+0x7b4>
  411d1c:	mov	x0, x22
  411d20:	bl	401260 <strlen@plt>
  411d24:	add	x19, x22, x0
  411d28:	b	411e20 <_ZdlPvm@@Base+0x7c8>
  411d2c:	cbz	x24, 411d40 <_ZdlPvm@@Base+0x6e8>
  411d30:	str	x22, [x24]
  411d34:	ldp	x25, x26, [sp, #64]
  411d38:	ldp	x27, x28, [sp, #80]
  411d3c:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411d40:	mov	x0, x22
  411d44:	bl	4012c0 <free@plt>
  411d48:	ldp	x25, x26, [sp, #64]
  411d4c:	ldp	x27, x28, [sp, #80]
  411d50:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411d54:	str	w28, [x27]
  411d58:	ldp	x25, x26, [sp, #64]
  411d5c:	ldp	x27, x28, [sp, #80]
  411d60:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411d64:	mov	w0, #0x2                   	// #2
  411d68:	str	w0, [x27]
  411d6c:	ldp	x25, x26, [sp, #64]
  411d70:	ldp	x27, x28, [sp, #80]
  411d74:	b	411cd0 <_ZdlPvm@@Base+0x678>
  411d78:	sub	x27, x19, x22
  411d7c:	add	x0, x27, x25
  411d80:	add	x0, x0, #0x2
  411d84:	bl	401220 <_Znam@plt>
  411d88:	mov	x20, x0
  411d8c:	mov	x28, x27
  411d90:	mov	x2, x27
  411d94:	mov	x1, x22
  411d98:	bl	401240 <memcpy@plt>
  411d9c:	mov	w0, #0x2f                  	// #47
  411da0:	strb	w0, [x20, x27]
  411da4:	mov	w0, #0x1                   	// #1
  411da8:	and	x0, x0, #0xff
  411dac:	add	x0, x0, x28
  411db0:	mov	x1, x23
  411db4:	add	x0, x20, x0
  411db8:	bl	401300 <strcpy@plt>
  411dbc:	mov	x0, x20
  411dc0:	bl	412984 <_ZdlPvm@@Base+0x132c>
  411dc4:	mov	x22, x0
  411dc8:	mov	x0, x20
  411dcc:	bl	4013c0 <_ZdaPv@plt>
  411dd0:	mov	x1, x21
  411dd4:	mov	x0, x22
  411dd8:	bl	4013e0 <fopen@plt>
  411ddc:	mov	x20, x0
  411de0:	cbnz	x0, 411d2c <_ZdlPvm@@Base+0x6d4>
  411de4:	bl	4013d0 <__errno_location@plt>
  411de8:	mov	x27, x0
  411dec:	ldr	w28, [x0]
  411df0:	mov	x0, x22
  411df4:	bl	4012c0 <free@plt>
  411df8:	cmp	w28, #0x2
  411dfc:	b.ne	411d54 <_ZdlPvm@@Base+0x6fc>  // b.any
  411e00:	ldrb	w0, [x19]
  411e04:	cbz	w0, 411d64 <_ZdlPvm@@Base+0x70c>
  411e08:	add	x22, x19, #0x1
  411e0c:	mov	w1, w26
  411e10:	mov	x0, x22
  411e14:	bl	4012d0 <strchr@plt>
  411e18:	mov	x19, x0
  411e1c:	cbz	x0, 411d1c <_ZdlPvm@@Base+0x6c4>
  411e20:	cmp	x22, x19
  411e24:	b.cs	411e38 <_ZdlPvm@@Base+0x7e0>  // b.hs, b.nlast
  411e28:	ldurb	w1, [x19, #-1]
  411e2c:	ldr	x0, [sp, #104]
  411e30:	bl	4012d0 <strchr@plt>
  411e34:	cbz	x0, 411d78 <_ZdlPvm@@Base+0x720>
  411e38:	sub	x27, x19, x22
  411e3c:	add	x0, x25, x27
  411e40:	add	x0, x0, #0x1
  411e44:	bl	401220 <_Znam@plt>
  411e48:	mov	x20, x0
  411e4c:	mov	x28, x27
  411e50:	mov	x2, x27
  411e54:	mov	x1, x22
  411e58:	bl	401240 <memcpy@plt>
  411e5c:	mov	w0, #0x0                   	// #0
  411e60:	b	411da8 <_ZdlPvm@@Base+0x750>
  411e64:	cbz	w0, 411e88 <_ZdlPvm@@Base+0x830>
  411e68:	stp	x29, x30, [sp, #-16]!
  411e6c:	mov	x29, sp
  411e70:	lsl	w0, w0, #1
  411e74:	str	w0, [x1]
  411e78:	sxtw	x0, w0
  411e7c:	bl	401220 <_Znam@plt>
  411e80:	ldp	x29, x30, [sp], #16
  411e84:	ret
  411e88:	str	wzr, [x1]
  411e8c:	mov	x0, #0x0                   	// #0
  411e90:	ret
  411e94:	stp	x29, x30, [sp, #-32]!
  411e98:	mov	x29, sp
  411e9c:	stp	x19, x20, [sp, #16]
  411ea0:	mov	x20, x3
  411ea4:	cmp	w1, w2
  411ea8:	b.ge	411ed8 <_ZdlPvm@@Base+0x880>  // b.tcont
  411eac:	mov	w19, w2
  411eb0:	cbz	x0, 411eb8 <_ZdlPvm@@Base+0x860>
  411eb4:	bl	4013c0 <_ZdaPv@plt>
  411eb8:	cbz	w19, 411ee0 <_ZdlPvm@@Base+0x888>
  411ebc:	lsl	w0, w19, #1
  411ec0:	str	w0, [x20]
  411ec4:	sxtw	x0, w0
  411ec8:	bl	401220 <_Znam@plt>
  411ecc:	ldp	x19, x20, [sp, #16]
  411ed0:	ldp	x29, x30, [sp], #32
  411ed4:	ret
  411ed8:	str	w1, [x3]
  411edc:	b	411ecc <_ZdlPvm@@Base+0x874>
  411ee0:	str	wzr, [x20]
  411ee4:	mov	x0, #0x0                   	// #0
  411ee8:	b	411ecc <_ZdlPvm@@Base+0x874>
  411eec:	stp	x29, x30, [sp, #-48]!
  411ef0:	mov	x29, sp
  411ef4:	stp	x19, x20, [sp, #16]
  411ef8:	stp	x21, x22, [sp, #32]
  411efc:	mov	x20, x0
  411f00:	mov	x21, x4
  411f04:	cmp	w1, w3
  411f08:	b.ge	411f40 <_ZdlPvm@@Base+0x8e8>  // b.tcont
  411f0c:	mov	w22, w2
  411f10:	mov	w19, w3
  411f14:	cbz	w3, 411f5c <_ZdlPvm@@Base+0x904>
  411f18:	lsl	w0, w3, #1
  411f1c:	str	w0, [x4]
  411f20:	sxtw	x0, w0
  411f24:	bl	401220 <_Znam@plt>
  411f28:	mov	x21, x0
  411f2c:	cmp	w22, #0x0
  411f30:	ccmp	w19, w22, #0x4, ne  // ne = any
  411f34:	b.gt	411f70 <_ZdlPvm@@Base+0x918>
  411f38:	cbz	x20, 411f48 <_ZdlPvm@@Base+0x8f0>
  411f3c:	b	411f7c <_ZdlPvm@@Base+0x924>
  411f40:	str	w1, [x4]
  411f44:	mov	x21, x0
  411f48:	mov	x0, x21
  411f4c:	ldp	x19, x20, [sp, #16]
  411f50:	ldp	x21, x22, [sp, #32]
  411f54:	ldp	x29, x30, [sp], #48
  411f58:	ret
  411f5c:	cbz	x0, 411f64 <_ZdlPvm@@Base+0x90c>
  411f60:	bl	4013c0 <_ZdaPv@plt>
  411f64:	str	wzr, [x21]
  411f68:	mov	x21, #0x0                   	// #0
  411f6c:	b	411f48 <_ZdlPvm@@Base+0x8f0>
  411f70:	sxtw	x2, w22
  411f74:	mov	x1, x20
  411f78:	bl	401240 <memcpy@plt>
  411f7c:	mov	x0, x20
  411f80:	bl	4013c0 <_ZdaPv@plt>
  411f84:	b	411f48 <_ZdlPvm@@Base+0x8f0>
  411f88:	str	xzr, [x0]
  411f8c:	str	wzr, [x0, #8]
  411f90:	str	wzr, [x0, #12]
  411f94:	ret
  411f98:	stp	x29, x30, [sp, #-48]!
  411f9c:	mov	x29, sp
  411fa0:	stp	x19, x20, [sp, #16]
  411fa4:	str	x21, [sp, #32]
  411fa8:	mov	x20, x0
  411fac:	mov	x21, x1
  411fb0:	mov	w19, w2
  411fb4:	str	w2, [x0, #8]
  411fb8:	tbnz	w2, #31, 411fe0 <_ZdlPvm@@Base+0x988>
  411fbc:	add	x1, x0, #0xc
  411fc0:	mov	w0, w2
  411fc4:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  411fc8:	str	x0, [x20]
  411fcc:	cbnz	w19, 412000 <_ZdlPvm@@Base+0x9a8>
  411fd0:	ldp	x19, x20, [sp, #16]
  411fd4:	ldr	x21, [sp, #32]
  411fd8:	ldp	x29, x30, [sp], #48
  411fdc:	ret
  411fe0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  411fe4:	add	x1, x1, #0x2c8
  411fe8:	mov	w0, #0x57                  	// #87
  411fec:	bl	40f9cc <printf@plt+0xe4ec>
  411ff0:	add	x1, x20, #0xc
  411ff4:	mov	w0, w19
  411ff8:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  411ffc:	str	x0, [x20]
  412000:	sxtw	x2, w19
  412004:	mov	x1, x21
  412008:	bl	401240 <memcpy@plt>
  41200c:	b	411fd0 <_ZdlPvm@@Base+0x978>
  412010:	stp	x29, x30, [sp, #-32]!
  412014:	mov	x29, sp
  412018:	stp	x19, x20, [sp, #16]
  41201c:	mov	x19, x0
  412020:	cbz	x1, 412058 <_ZdlPvm@@Base+0xa00>
  412024:	mov	x20, x1
  412028:	mov	x0, x1
  41202c:	bl	401260 <strlen@plt>
  412030:	str	w0, [x19, #8]
  412034:	add	x1, x19, #0xc
  412038:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  41203c:	str	x0, [x19]
  412040:	ldr	w2, [x19, #8]
  412044:	cbz	w2, 412064 <_ZdlPvm@@Base+0xa0c>
  412048:	sxtw	x2, w2
  41204c:	mov	x1, x20
  412050:	bl	401240 <memcpy@plt>
  412054:	b	412064 <_ZdlPvm@@Base+0xa0c>
  412058:	str	wzr, [x0, #8]
  41205c:	str	xzr, [x0]
  412060:	str	wzr, [x0, #12]
  412064:	ldp	x19, x20, [sp, #16]
  412068:	ldp	x29, x30, [sp], #32
  41206c:	ret
  412070:	stp	x29, x30, [sp, #-32]!
  412074:	mov	x29, sp
  412078:	stp	x19, x20, [sp, #16]
  41207c:	mov	x19, x0
  412080:	and	w20, w1, #0xff
  412084:	mov	w0, #0x1                   	// #1
  412088:	str	w0, [x19, #8]
  41208c:	add	x1, x19, #0xc
  412090:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  412094:	str	x0, [x19]
  412098:	strb	w20, [x0]
  41209c:	ldp	x19, x20, [sp, #16]
  4120a0:	ldp	x29, x30, [sp], #32
  4120a4:	ret
  4120a8:	stp	x29, x30, [sp, #-32]!
  4120ac:	mov	x29, sp
  4120b0:	stp	x19, x20, [sp, #16]
  4120b4:	mov	x19, x0
  4120b8:	mov	x20, x1
  4120bc:	ldr	w0, [x1, #8]
  4120c0:	str	w0, [x19, #8]
  4120c4:	add	x1, x19, #0xc
  4120c8:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  4120cc:	str	x0, [x19]
  4120d0:	ldr	w2, [x19, #8]
  4120d4:	cbnz	w2, 4120e4 <_ZdlPvm@@Base+0xa8c>
  4120d8:	ldp	x19, x20, [sp, #16]
  4120dc:	ldp	x29, x30, [sp], #32
  4120e0:	ret
  4120e4:	sxtw	x2, w2
  4120e8:	ldr	x1, [x20]
  4120ec:	bl	401240 <memcpy@plt>
  4120f0:	b	4120d8 <_ZdlPvm@@Base+0xa80>
  4120f4:	ldr	x0, [x0]
  4120f8:	cbz	x0, 412110 <_ZdlPvm@@Base+0xab8>
  4120fc:	stp	x29, x30, [sp, #-16]!
  412100:	mov	x29, sp
  412104:	bl	4013c0 <_ZdaPv@plt>
  412108:	ldp	x29, x30, [sp], #16
  41210c:	ret
  412110:	ret
  412114:	stp	x29, x30, [sp, #-32]!
  412118:	mov	x29, sp
  41211c:	stp	x19, x20, [sp, #16]
  412120:	mov	x19, x0
  412124:	mov	x20, x1
  412128:	add	x3, x0, #0xc
  41212c:	ldr	w2, [x1, #8]
  412130:	ldr	w1, [x0, #12]
  412134:	ldr	x0, [x0]
  412138:	bl	411e94 <_ZdlPvm@@Base+0x83c>
  41213c:	str	x0, [x19]
  412140:	ldr	w2, [x20, #8]
  412144:	str	w2, [x19, #8]
  412148:	cbnz	w2, 41215c <_ZdlPvm@@Base+0xb04>
  41214c:	mov	x0, x19
  412150:	ldp	x19, x20, [sp, #16]
  412154:	ldp	x29, x30, [sp], #32
  412158:	ret
  41215c:	sxtw	x2, w2
  412160:	ldr	x1, [x20]
  412164:	bl	401240 <memcpy@plt>
  412168:	b	41214c <_ZdlPvm@@Base+0xaf4>
  41216c:	stp	x29, x30, [sp, #-48]!
  412170:	mov	x29, sp
  412174:	stp	x19, x20, [sp, #16]
  412178:	mov	x19, x0
  41217c:	cbz	x1, 4121c8 <_ZdlPvm@@Base+0xb70>
  412180:	str	x21, [sp, #32]
  412184:	mov	x20, x1
  412188:	mov	x0, x1
  41218c:	bl	401260 <strlen@plt>
  412190:	mov	x21, x0
  412194:	add	x3, x19, #0xc
  412198:	mov	w2, w0
  41219c:	ldr	w1, [x19, #12]
  4121a0:	ldr	x0, [x19]
  4121a4:	bl	411e94 <_ZdlPvm@@Base+0x83c>
  4121a8:	str	x0, [x19]
  4121ac:	str	w21, [x19, #8]
  4121b0:	cbnz	w21, 4121e4 <_ZdlPvm@@Base+0xb8c>
  4121b4:	ldr	x21, [sp, #32]
  4121b8:	mov	x0, x19
  4121bc:	ldp	x19, x20, [sp, #16]
  4121c0:	ldp	x29, x30, [sp], #48
  4121c4:	ret
  4121c8:	ldr	x0, [x0]
  4121cc:	cbz	x0, 4121d4 <_ZdlPvm@@Base+0xb7c>
  4121d0:	bl	4013c0 <_ZdaPv@plt>
  4121d4:	str	wzr, [x19, #8]
  4121d8:	str	xzr, [x19]
  4121dc:	str	wzr, [x19, #12]
  4121e0:	b	4121b8 <_ZdlPvm@@Base+0xb60>
  4121e4:	sxtw	x2, w21
  4121e8:	mov	x1, x20
  4121ec:	bl	401240 <memcpy@plt>
  4121f0:	ldr	x21, [sp, #32]
  4121f4:	b	4121b8 <_ZdlPvm@@Base+0xb60>
  4121f8:	stp	x29, x30, [sp, #-32]!
  4121fc:	mov	x29, sp
  412200:	stp	x19, x20, [sp, #16]
  412204:	mov	x19, x0
  412208:	and	w20, w1, #0xff
  41220c:	add	x3, x0, #0xc
  412210:	mov	w2, #0x1                   	// #1
  412214:	ldr	w1, [x0, #12]
  412218:	ldr	x0, [x0]
  41221c:	bl	411e94 <_ZdlPvm@@Base+0x83c>
  412220:	str	x0, [x19]
  412224:	mov	w1, #0x1                   	// #1
  412228:	str	w1, [x19, #8]
  41222c:	strb	w20, [x0]
  412230:	mov	x0, x19
  412234:	ldp	x19, x20, [sp, #16]
  412238:	ldp	x29, x30, [sp], #32
  41223c:	ret
  412240:	stp	x29, x30, [sp, #-32]!
  412244:	mov	x29, sp
  412248:	stp	x19, x20, [sp, #16]
  41224c:	mov	x20, x0
  412250:	mov	x19, x1
  412254:	ldr	x0, [x0]
  412258:	cbz	x0, 412260 <_ZdlPvm@@Base+0xc08>
  41225c:	bl	4013c0 <_ZdaPv@plt>
  412260:	ldr	x0, [x19]
  412264:	str	x0, [x20]
  412268:	ldr	w0, [x19, #8]
  41226c:	str	w0, [x20, #8]
  412270:	ldr	w0, [x19, #12]
  412274:	str	w0, [x20, #12]
  412278:	str	xzr, [x19]
  41227c:	str	wzr, [x19, #8]
  412280:	str	wzr, [x19, #12]
  412284:	ldp	x19, x20, [sp, #16]
  412288:	ldp	x29, x30, [sp], #32
  41228c:	ret
  412290:	stp	x29, x30, [sp, #-32]!
  412294:	mov	x29, sp
  412298:	str	x19, [sp, #16]
  41229c:	mov	x19, x0
  4122a0:	ldr	w2, [x0, #8]
  4122a4:	add	x4, x0, #0xc
  4122a8:	add	w3, w2, #0x1
  4122ac:	ldr	w1, [x0, #12]
  4122b0:	ldr	x0, [x0]
  4122b4:	bl	411eec <_ZdlPvm@@Base+0x894>
  4122b8:	str	x0, [x19]
  4122bc:	ldr	x19, [sp, #16]
  4122c0:	ldp	x29, x30, [sp], #32
  4122c4:	ret
  4122c8:	stp	x29, x30, [sp, #-48]!
  4122cc:	mov	x29, sp
  4122d0:	stp	x19, x20, [sp, #16]
  4122d4:	mov	x19, x0
  4122d8:	cbz	x1, 412324 <_ZdlPvm@@Base+0xccc>
  4122dc:	stp	x21, x22, [sp, #32]
  4122e0:	mov	x20, x1
  4122e4:	mov	x0, x1
  4122e8:	bl	401260 <strlen@plt>
  4122ec:	mov	x21, x0
  4122f0:	ldr	w2, [x19, #8]
  4122f4:	add	w22, w2, w0
  4122f8:	ldr	w1, [x19, #12]
  4122fc:	cmp	w1, w22
  412300:	b.lt	412334 <_ZdlPvm@@Base+0xcdc>  // b.tstop
  412304:	ldrsw	x0, [x19, #8]
  412308:	ldr	x3, [x19]
  41230c:	sxtw	x2, w21
  412310:	mov	x1, x20
  412314:	add	x0, x3, x0
  412318:	bl	401240 <memcpy@plt>
  41231c:	str	w22, [x19, #8]
  412320:	ldp	x21, x22, [sp, #32]
  412324:	mov	x0, x19
  412328:	ldp	x19, x20, [sp, #16]
  41232c:	ldp	x29, x30, [sp], #48
  412330:	ret
  412334:	mov	x4, x19
  412338:	ldr	x0, [x4], #12
  41233c:	mov	w3, w22
  412340:	bl	411eec <_ZdlPvm@@Base+0x894>
  412344:	str	x0, [x19]
  412348:	b	412304 <_ZdlPvm@@Base+0xcac>
  41234c:	stp	x29, x30, [sp, #-48]!
  412350:	mov	x29, sp
  412354:	stp	x19, x20, [sp, #16]
  412358:	mov	x19, x0
  41235c:	ldr	w3, [x1, #8]
  412360:	cbz	w3, 4123a0 <_ZdlPvm@@Base+0xd48>
  412364:	str	x21, [sp, #32]
  412368:	mov	x20, x1
  41236c:	ldr	w2, [x0, #8]
  412370:	add	w21, w3, w2
  412374:	ldr	w1, [x0, #12]
  412378:	cmp	w1, w21
  41237c:	b.lt	4123b0 <_ZdlPvm@@Base+0xd58>  // b.tstop
  412380:	ldrsw	x0, [x19, #8]
  412384:	ldr	x3, [x19]
  412388:	ldrsw	x2, [x20, #8]
  41238c:	ldr	x1, [x20]
  412390:	add	x0, x3, x0
  412394:	bl	401240 <memcpy@plt>
  412398:	str	w21, [x19, #8]
  41239c:	ldr	x21, [sp, #32]
  4123a0:	mov	x0, x19
  4123a4:	ldp	x19, x20, [sp, #16]
  4123a8:	ldp	x29, x30, [sp], #48
  4123ac:	ret
  4123b0:	mov	x4, x0
  4123b4:	ldr	x0, [x4], #12
  4123b8:	mov	w3, w21
  4123bc:	bl	411eec <_ZdlPvm@@Base+0x894>
  4123c0:	str	x0, [x19]
  4123c4:	b	412380 <_ZdlPvm@@Base+0xd28>
  4123c8:	cmp	w2, #0x0
  4123cc:	b.le	412444 <_ZdlPvm@@Base+0xdec>
  4123d0:	stp	x29, x30, [sp, #-48]!
  4123d4:	mov	x29, sp
  4123d8:	stp	x19, x20, [sp, #16]
  4123dc:	stp	x21, x22, [sp, #32]
  4123e0:	mov	x19, x0
  4123e4:	mov	x21, x1
  4123e8:	mov	w20, w2
  4123ec:	ldr	w2, [x0, #8]
  4123f0:	add	w22, w2, w20
  4123f4:	ldr	w1, [x0, #12]
  4123f8:	cmp	w1, w22
  4123fc:	b.lt	41242c <_ZdlPvm@@Base+0xdd4>  // b.tstop
  412400:	ldrsw	x0, [x19, #8]
  412404:	ldr	x3, [x19]
  412408:	sxtw	x2, w20
  41240c:	mov	x1, x21
  412410:	add	x0, x3, x0
  412414:	bl	401240 <memcpy@plt>
  412418:	str	w22, [x19, #8]
  41241c:	ldp	x19, x20, [sp, #16]
  412420:	ldp	x21, x22, [sp, #32]
  412424:	ldp	x29, x30, [sp], #48
  412428:	ret
  41242c:	mov	x4, x0
  412430:	ldr	x0, [x4], #12
  412434:	mov	w3, w22
  412438:	bl	411eec <_ZdlPvm@@Base+0x894>
  41243c:	str	x0, [x19]
  412440:	b	412400 <_ZdlPvm@@Base+0xda8>
  412444:	ret
  412448:	stp	x29, x30, [sp, #-64]!
  41244c:	mov	x29, sp
  412450:	stp	x19, x20, [sp, #16]
  412454:	stp	x21, x22, [sp, #32]
  412458:	stp	x23, x24, [sp, #48]
  41245c:	mov	x19, x0
  412460:	mov	x23, x1
  412464:	mov	w20, w2
  412468:	mov	x22, x3
  41246c:	mov	w21, w4
  412470:	cmp	w2, #0x0
  412474:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  412478:	b.lt	4124a4 <_ZdlPvm@@Base+0xe4c>  // b.tstop
  41247c:	add	w0, w20, w21
  412480:	str	w0, [x19, #8]
  412484:	cbnz	w0, 4124b8 <_ZdlPvm@@Base+0xe60>
  412488:	str	wzr, [x19, #12]
  41248c:	str	xzr, [x19]
  412490:	ldp	x19, x20, [sp, #16]
  412494:	ldp	x21, x22, [sp, #32]
  412498:	ldp	x23, x24, [sp, #48]
  41249c:	ldp	x29, x30, [sp], #64
  4124a0:	ret
  4124a4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  4124a8:	add	x1, x1, #0x2c8
  4124ac:	mov	w0, #0xd7                  	// #215
  4124b0:	bl	40f9cc <printf@plt+0xe4ec>
  4124b4:	b	41247c <_ZdlPvm@@Base+0xe24>
  4124b8:	add	x1, x19, #0xc
  4124bc:	bl	411e64 <_ZdlPvm@@Base+0x80c>
  4124c0:	mov	x24, x0
  4124c4:	str	x0, [x19]
  4124c8:	cbnz	w20, 4124dc <_ZdlPvm@@Base+0xe84>
  4124cc:	sxtw	x2, w21
  4124d0:	mov	x1, x22
  4124d4:	bl	401240 <memcpy@plt>
  4124d8:	b	412490 <_ZdlPvm@@Base+0xe38>
  4124dc:	sxtw	x20, w20
  4124e0:	mov	x2, x20
  4124e4:	mov	x1, x23
  4124e8:	bl	401240 <memcpy@plt>
  4124ec:	cbz	w21, 412490 <_ZdlPvm@@Base+0xe38>
  4124f0:	sxtw	x2, w21
  4124f4:	mov	x1, x22
  4124f8:	add	x0, x24, x20
  4124fc:	bl	401240 <memcpy@plt>
  412500:	b	412490 <_ZdlPvm@@Base+0xe38>
  412504:	stp	x29, x30, [sp, #-16]!
  412508:	mov	x29, sp
  41250c:	mov	x3, x0
  412510:	ldr	w4, [x0, #8]
  412514:	ldr	w2, [x1, #8]
  412518:	cmp	w4, w2
  41251c:	b.gt	412548 <_ZdlPvm@@Base+0xef0>
  412520:	mov	w0, #0x1                   	// #1
  412524:	cbz	w4, 412540 <_ZdlPvm@@Base+0xee8>
  412528:	sxtw	x2, w4
  41252c:	ldr	x1, [x1]
  412530:	ldr	x0, [x3]
  412534:	bl	4012a0 <memcmp@plt>
  412538:	cmp	w0, #0x0
  41253c:	cset	w0, le
  412540:	ldp	x29, x30, [sp], #16
  412544:	ret
  412548:	mov	w0, #0x0                   	// #0
  41254c:	cbz	w2, 412540 <_ZdlPvm@@Base+0xee8>
  412550:	sxtw	x2, w2
  412554:	ldr	x1, [x1]
  412558:	ldr	x0, [x3]
  41255c:	bl	4012a0 <memcmp@plt>
  412560:	lsr	w0, w0, #31
  412564:	b	412540 <_ZdlPvm@@Base+0xee8>
  412568:	stp	x29, x30, [sp, #-16]!
  41256c:	mov	x29, sp
  412570:	mov	x3, x0
  412574:	ldr	w4, [x0, #8]
  412578:	ldr	w2, [x1, #8]
  41257c:	cmp	w4, w2
  412580:	b.ge	4125ac <_ZdlPvm@@Base+0xf54>  // b.tcont
  412584:	mov	w0, #0x1                   	// #1
  412588:	cbz	w4, 4125a4 <_ZdlPvm@@Base+0xf4c>
  41258c:	sxtw	x2, w4
  412590:	ldr	x1, [x1]
  412594:	ldr	x0, [x3]
  412598:	bl	4012a0 <memcmp@plt>
  41259c:	cmp	w0, #0x0
  4125a0:	cset	w0, le
  4125a4:	ldp	x29, x30, [sp], #16
  4125a8:	ret
  4125ac:	mov	w0, #0x0                   	// #0
  4125b0:	cbz	w2, 4125a4 <_ZdlPvm@@Base+0xf4c>
  4125b4:	sxtw	x2, w2
  4125b8:	ldr	x1, [x1]
  4125bc:	ldr	x0, [x3]
  4125c0:	bl	4012a0 <memcmp@plt>
  4125c4:	lsr	w0, w0, #31
  4125c8:	b	4125a4 <_ZdlPvm@@Base+0xf4c>
  4125cc:	stp	x29, x30, [sp, #-16]!
  4125d0:	mov	x29, sp
  4125d4:	mov	x3, x0
  4125d8:	ldr	w2, [x0, #8]
  4125dc:	ldr	w4, [x1, #8]
  4125e0:	cmp	w2, w4
  4125e4:	b.lt	412610 <_ZdlPvm@@Base+0xfb8>  // b.tstop
  4125e8:	mov	w0, #0x1                   	// #1
  4125ec:	cbz	w4, 412608 <_ZdlPvm@@Base+0xfb0>
  4125f0:	sxtw	x2, w4
  4125f4:	ldr	x1, [x1]
  4125f8:	ldr	x0, [x3]
  4125fc:	bl	4012a0 <memcmp@plt>
  412600:	mvn	w0, w0
  412604:	lsr	w0, w0, #31
  412608:	ldp	x29, x30, [sp], #16
  41260c:	ret
  412610:	mov	w0, #0x0                   	// #0
  412614:	cbz	w2, 412608 <_ZdlPvm@@Base+0xfb0>
  412618:	sxtw	x2, w2
  41261c:	ldr	x1, [x1]
  412620:	ldr	x0, [x3]
  412624:	bl	4012a0 <memcmp@plt>
  412628:	cmp	w0, #0x0
  41262c:	cset	w0, gt
  412630:	b	412608 <_ZdlPvm@@Base+0xfb0>
  412634:	stp	x29, x30, [sp, #-16]!
  412638:	mov	x29, sp
  41263c:	mov	x3, x0
  412640:	ldr	w2, [x0, #8]
  412644:	ldr	w4, [x1, #8]
  412648:	cmp	w2, w4
  41264c:	b.le	412678 <_ZdlPvm@@Base+0x1020>
  412650:	mov	w0, #0x1                   	// #1
  412654:	cbz	w4, 412670 <_ZdlPvm@@Base+0x1018>
  412658:	sxtw	x2, w4
  41265c:	ldr	x1, [x1]
  412660:	ldr	x0, [x3]
  412664:	bl	4012a0 <memcmp@plt>
  412668:	mvn	w0, w0
  41266c:	lsr	w0, w0, #31
  412670:	ldp	x29, x30, [sp], #16
  412674:	ret
  412678:	mov	w0, #0x0                   	// #0
  41267c:	cbz	w2, 412670 <_ZdlPvm@@Base+0x1018>
  412680:	sxtw	x2, w2
  412684:	ldr	x1, [x1]
  412688:	ldr	x0, [x3]
  41268c:	bl	4012a0 <memcmp@plt>
  412690:	cmp	w0, #0x0
  412694:	cset	w0, gt
  412698:	b	412670 <_ZdlPvm@@Base+0x1018>
  41269c:	stp	x29, x30, [sp, #-32]!
  4126a0:	mov	x29, sp
  4126a4:	stp	x19, x20, [sp, #16]
  4126a8:	mov	x20, x0
  4126ac:	mov	w19, w1
  4126b0:	tbnz	w1, #31, 4126d0 <_ZdlPvm@@Base+0x1078>
  4126b4:	ldr	w1, [x20, #12]
  4126b8:	cmp	w1, w19
  4126bc:	b.lt	4126e4 <_ZdlPvm@@Base+0x108c>  // b.tstop
  4126c0:	str	w19, [x20, #8]
  4126c4:	ldp	x19, x20, [sp, #16]
  4126c8:	ldp	x29, x30, [sp], #32
  4126cc:	ret
  4126d0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x99a8>
  4126d4:	add	x1, x1, #0x2c8
  4126d8:	mov	w0, #0x107                 	// #263
  4126dc:	bl	40f9cc <printf@plt+0xe4ec>
  4126e0:	b	4126b4 <_ZdlPvm@@Base+0x105c>
  4126e4:	add	x4, x20, #0xc
  4126e8:	mov	w3, w19
  4126ec:	ldr	w2, [x20, #8]
  4126f0:	ldr	x0, [x20]
  4126f4:	bl	411eec <_ZdlPvm@@Base+0x894>
  4126f8:	str	x0, [x20]
  4126fc:	b	4126c0 <_ZdlPvm@@Base+0x1068>
  412700:	str	wzr, [x0, #8]
  412704:	ret
  412708:	stp	x29, x30, [sp, #-32]!
  41270c:	mov	x29, sp
  412710:	str	x19, [sp, #16]
  412714:	ldr	x19, [x0]
  412718:	cbz	x19, 412740 <_ZdlPvm@@Base+0x10e8>
  41271c:	and	w1, w1, #0xff
  412720:	ldrsw	x2, [x0, #8]
  412724:	mov	x0, x19
  412728:	bl	401340 <memchr@plt>
  41272c:	cbz	x0, 412748 <_ZdlPvm@@Base+0x10f0>
  412730:	sub	w0, w0, w19
  412734:	ldr	x19, [sp, #16]
  412738:	ldp	x29, x30, [sp], #32
  41273c:	ret
  412740:	mov	w0, #0xffffffff            	// #-1
  412744:	b	412734 <_ZdlPvm@@Base+0x10dc>
  412748:	mov	w0, #0xffffffff            	// #-1
  41274c:	b	412734 <_ZdlPvm@@Base+0x10dc>
  412750:	stp	x29, x30, [sp, #-32]!
  412754:	mov	x29, sp
  412758:	mov	x1, x0
  41275c:	ldr	x0, [x0]
  412760:	ldr	w3, [x1, #8]
  412764:	cmp	w3, #0x0
  412768:	b.le	4127dc <_ZdlPvm@@Base+0x1184>
  41276c:	stp	x19, x20, [sp, #16]
  412770:	mov	x19, x0
  412774:	add	x20, x0, #0x1
  412778:	sub	w1, w3, #0x1
  41277c:	add	x20, x20, x1
  412780:	mov	w1, #0x0                   	// #0
  412784:	ldrb	w2, [x0], #1
  412788:	cmp	w2, #0x0
  41278c:	cinc	w1, w1, eq  // eq = none
  412790:	cmp	x0, x20
  412794:	b.ne	412784 <_ZdlPvm@@Base+0x112c>  // b.any
  412798:	add	w0, w3, #0x1
  41279c:	sub	w0, w0, w1
  4127a0:	sxtw	x0, w0
  4127a4:	bl	401420 <malloc@plt>
  4127a8:	mov	x1, x0
  4127ac:	b	4127bc <_ZdlPvm@@Base+0x1164>
  4127b0:	add	x19, x19, #0x1
  4127b4:	cmp	x19, x20
  4127b8:	b.eq	4127cc <_ZdlPvm@@Base+0x1174>  // b.none
  4127bc:	ldrb	w2, [x19]
  4127c0:	cbz	w2, 4127b0 <_ZdlPvm@@Base+0x1158>
  4127c4:	strb	w2, [x1], #1
  4127c8:	b	4127b0 <_ZdlPvm@@Base+0x1158>
  4127cc:	ldp	x19, x20, [sp, #16]
  4127d0:	strb	wzr, [x1]
  4127d4:	ldp	x29, x30, [sp], #32
  4127d8:	ret
  4127dc:	add	w0, w3, #0x1
  4127e0:	sxtw	x0, w0
  4127e4:	bl	401420 <malloc@plt>
  4127e8:	mov	x1, x0
  4127ec:	b	4127d0 <_ZdlPvm@@Base+0x1178>
  4127f0:	stp	x29, x30, [sp, #-48]!
  4127f4:	mov	x29, sp
  4127f8:	stp	x19, x20, [sp, #16]
  4127fc:	mov	x20, x0
  412800:	ldr	w0, [x0, #8]
  412804:	subs	w4, w0, #0x1
  412808:	b.mi	4128d8 <_ZdlPvm@@Base+0x1280>  // b.first
  41280c:	ldr	x0, [x20]
  412810:	sxtw	x1, w4
  412814:	mov	w2, w1
  412818:	ldrb	w3, [x0, x1]
  41281c:	cmp	w3, #0x20
  412820:	b.ne	412830 <_ZdlPvm@@Base+0x11d8>  // b.any
  412824:	sub	w2, w1, #0x1
  412828:	sub	x1, x1, #0x1
  41282c:	tbz	w1, #31, 412814 <_ZdlPvm@@Base+0x11bc>
  412830:	cmp	w2, #0x0
  412834:	b.le	412884 <_ZdlPvm@@Base+0x122c>
  412838:	ldrb	w1, [x0]
  41283c:	cmp	w1, #0x20
  412840:	b.ne	412890 <_ZdlPvm@@Base+0x1238>  // b.any
  412844:	mov	x19, x0
  412848:	add	w2, w2, w0
  41284c:	add	x19, x19, #0x1
  412850:	sub	w3, w2, w19
  412854:	ldrb	w1, [x19]
  412858:	cmp	w1, #0x20
  41285c:	b.eq	41284c <_ZdlPvm@@Base+0x11f4>  // b.none
  412860:	cmp	w3, w4
  412864:	b.eq	4128d8 <_ZdlPvm@@Base+0x1280>  // b.none
  412868:	tbz	w3, #31, 4128a0 <_ZdlPvm@@Base+0x1248>
  41286c:	str	wzr, [x20, #8]
  412870:	cbz	x0, 4128d8 <_ZdlPvm@@Base+0x1280>
  412874:	bl	4013c0 <_ZdaPv@plt>
  412878:	str	xzr, [x20]
  41287c:	str	wzr, [x20, #12]
  412880:	b	4128d8 <_ZdlPvm@@Base+0x1280>
  412884:	mov	x19, x0
  412888:	mov	w3, w2
  41288c:	b	412860 <_ZdlPvm@@Base+0x1208>
  412890:	mov	x19, x0
  412894:	mov	w3, w2
  412898:	cmp	w4, w2
  41289c:	b.eq	4128d8 <_ZdlPvm@@Base+0x1280>  // b.none
  4128a0:	str	x21, [sp, #32]
  4128a4:	add	w3, w3, #0x1
  4128a8:	str	w3, [x20, #8]
  4128ac:	ldrsw	x0, [x20, #12]
  4128b0:	bl	401220 <_Znam@plt>
  4128b4:	mov	x21, x0
  4128b8:	ldrsw	x2, [x20, #8]
  4128bc:	mov	x1, x19
  4128c0:	bl	401240 <memcpy@plt>
  4128c4:	ldr	x0, [x20]
  4128c8:	cbz	x0, 4128d0 <_ZdlPvm@@Base+0x1278>
  4128cc:	bl	4013c0 <_ZdaPv@plt>
  4128d0:	str	x21, [x20]
  4128d4:	ldr	x21, [sp, #32]
  4128d8:	ldp	x19, x20, [sp, #16]
  4128dc:	ldp	x29, x30, [sp], #48
  4128e0:	ret
  4128e4:	stp	x29, x30, [sp, #-48]!
  4128e8:	mov	x29, sp
  4128ec:	stp	x19, x20, [sp, #16]
  4128f0:	ldr	w20, [x0, #8]
  4128f4:	ldr	x0, [x0]
  4128f8:	cmp	w20, #0x0
  4128fc:	b.le	412930 <_ZdlPvm@@Base+0x12d8>
  412900:	str	x21, [sp, #32]
  412904:	mov	x21, x1
  412908:	mov	x19, x0
  41290c:	add	x0, x0, #0x1
  412910:	sub	w20, w20, #0x1
  412914:	add	x20, x0, x20
  412918:	mov	x1, x21
  41291c:	ldrb	w0, [x19], #1
  412920:	bl	401280 <putc@plt>
  412924:	cmp	x19, x20
  412928:	b.ne	412918 <_ZdlPvm@@Base+0x12c0>  // b.any
  41292c:	ldr	x21, [sp, #32]
  412930:	ldp	x19, x20, [sp, #16]
  412934:	ldp	x29, x30, [sp], #48
  412938:	ret
  41293c:	stp	x29, x30, [sp, #-32]!
  412940:	mov	x29, sp
  412944:	stp	x19, x20, [sp, #16]
  412948:	mov	x19, x8
  41294c:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x32a0>
  412950:	add	x20, x20, #0x2c0
  412954:	mov	w2, w0
  412958:	adrp	x1, 412000 <_ZdlPvm@@Base+0x9a8>
  41295c:	add	x1, x1, #0xca0
  412960:	mov	x0, x20
  412964:	bl	401310 <sprintf@plt>
  412968:	mov	x1, x20
  41296c:	mov	x0, x19
  412970:	bl	412010 <_ZdlPvm@@Base+0x9b8>
  412974:	mov	x0, x19
  412978:	ldp	x19, x20, [sp, #16]
  41297c:	ldp	x29, x30, [sp], #32
  412980:	ret
  412984:	stp	x29, x30, [sp, #-32]!
  412988:	mov	x29, sp
  41298c:	stp	x19, x20, [sp, #16]
  412990:	mov	x19, x0
  412994:	cbz	x0, 4129c0 <_ZdlPvm@@Base+0x1368>
  412998:	bl	401260 <strlen@plt>
  41299c:	add	x0, x0, #0x1
  4129a0:	bl	401420 <malloc@plt>
  4129a4:	mov	x20, x0
  4129a8:	mov	x1, x19
  4129ac:	bl	401300 <strcpy@plt>
  4129b0:	mov	x0, x20
  4129b4:	ldp	x19, x20, [sp, #16]
  4129b8:	ldp	x29, x30, [sp], #32
  4129bc:	ret
  4129c0:	mov	x20, x0
  4129c4:	b	4129b0 <_ZdlPvm@@Base+0x1358>
  4129c8:	stp	x29, x30, [sp, #-32]!
  4129cc:	mov	x29, sp
  4129d0:	str	x19, [sp, #16]
  4129d4:	mov	x19, x0
  4129d8:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4129dc:	ldr	x0, [x0, #528]
  4129e0:	cbz	x0, 4129f0 <_ZdlPvm@@Base+0x1398>
  4129e4:	mov	x1, x19
  4129e8:	bl	401400 <strcmp@plt>
  4129ec:	cbz	w0, 412a00 <_ZdlPvm@@Base+0x13a8>
  4129f0:	mov	x0, x19
  4129f4:	bl	412984 <_ZdlPvm@@Base+0x132c>
  4129f8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  4129fc:	str	x0, [x1, #528]
  412a00:	ldr	x19, [sp, #16]
  412a04:	ldp	x29, x30, [sp], #32
  412a08:	ret
  412a0c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x32a0>
  412a10:	str	w0, [x1, #644]
  412a14:	ret
  412a18:	stp	x29, x30, [sp, #-64]!
  412a1c:	mov	x29, sp
  412a20:	stp	x19, x20, [sp, #16]
  412a24:	adrp	x20, 431000 <_ZdlPvm@@Base+0x1f9a8>
  412a28:	add	x20, x20, #0xd10
  412a2c:	stp	x21, x22, [sp, #32]
  412a30:	adrp	x21, 431000 <_ZdlPvm@@Base+0x1f9a8>
  412a34:	add	x21, x21, #0xc70
  412a38:	sub	x20, x20, x21
  412a3c:	mov	w22, w0
  412a40:	stp	x23, x24, [sp, #48]
  412a44:	mov	x23, x1
  412a48:	mov	x24, x2
  412a4c:	bl	4011e0 <_Znam@plt-0x40>
  412a50:	cmp	xzr, x20, asr #3
  412a54:	b.eq	412a80 <_ZdlPvm@@Base+0x1428>  // b.none
  412a58:	asr	x20, x20, #3
  412a5c:	mov	x19, #0x0                   	// #0
  412a60:	ldr	x3, [x21, x19, lsl #3]
  412a64:	mov	x2, x24
  412a68:	add	x19, x19, #0x1
  412a6c:	mov	x1, x23
  412a70:	mov	w0, w22
  412a74:	blr	x3
  412a78:	cmp	x20, x19
  412a7c:	b.ne	412a60 <_ZdlPvm@@Base+0x1408>  // b.any
  412a80:	ldp	x19, x20, [sp, #16]
  412a84:	ldp	x21, x22, [sp, #32]
  412a88:	ldp	x23, x24, [sp, #48]
  412a8c:	ldp	x29, x30, [sp], #64
  412a90:	ret
  412a94:	nop
  412a98:	ret

Disassembly of section .fini:

0000000000412a9c <.fini>:
  412a9c:	stp	x29, x30, [sp, #-16]!
  412aa0:	mov	x29, sp
  412aa4:	ldp	x29, x30, [sp], #16
  412aa8:	ret
