Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Delay
Name "a"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "b"
SID "34"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "c"
SID "35"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "d"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Polyval
Name "e"
SID "2"
Coefs "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -"
"8.087801117e+001 ]"
}
Block {
BlockType Terminator
Name "f"
SID "3"
}
Block {
BlockType Reference
Name "g"
SID "5"
Ports [0, 1]
SourceBlock "simulink/Sources/Band-Limited\nWhite Noise"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
OutValues "[-5725692162.150613, 516567976.593805]"
tsamp "-1"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(0,8)"
ConRadixGroup "Best Precision: Vector-wise"
OutScaling "2^-12"
LockScale off
}
Block {
BlockType SubSystem
Name "i"
SID "5"
Ports [3, 2]
RequestExecContextInheritance off
System {
Name "i"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "7"
}
Block {
BlockType Inport
Name "f"
SID "13"
Port "2"
}
Block {
BlockType Inport
Name "g"
SID "14"
Port "3"
}
Block {
BlockType Inport
Name "h"
SID "15"
Port "4"
}
Block {
BlockType Inport
Name "i"
SID "16"
Port "4"
}
Block {
BlockType Product
Name "b"
SID "16"
Ports [2, 1]
}
Block {
BlockType Outport
Name "c"
SID "11"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "h"
SrcPort 1
Branch {
DstBlock "f"
DstPort 1
}
Branch {
DstBlock "f"
DstPort 2
}
Branch {
DstBlock "i"
DstPort 1
}
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "d"
DstPort 2
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "g"
DstPort 2
}
}
}
Block {
BlockType If
Name "i"
SID "16"
Ports [1, 2]
IfExpression "u1 >= 0"
SampleTime "1"
}
Line {
SrcBlock "e"
SrcPort 1
Branch {
DstBlock "i"
DstPort 1
}
Branch {
DstBlock "b"
DstPort 2
}
}
Line {
SrcBlock "a"
SrcPort 1
Branch {
DstBlock "f"
DstPort 1
}
Branch {
DstBlock "h"
DstPort 2
}
}
Line {
SrcBlock "h"
SrcPort 1
Branch {
DstBlock "b"
DstPort 1
}
Branch {
DstBlock "a"
DstPort 1
}
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "e"
DstPort 2
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "k"
SrcPort 2
Branch {
DstBlock "i"
DstPort 1
}
Branch {
DstBlock "b"
DstPort 1
}
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 2
}
Line {
SrcBlock "f"
SrcPort 1
Branch {
DstBlock "j"
DstPort 1
}
Branch {
DstBlock "i"
DstPort 1
}
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "b"
DstPort 2
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "a"
DstPort 2
}
}
}