$date
	Fri May 05 13:34:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry $end
$var wire 1 $ sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1$
1"
#2
0"
1!
#3
1#
0$
1"
#4
