

================================================================
== Synthesis Summary Report of 'lu'
================================================================
+ General Information: 
    * Date:           Tue May  6 11:35:43 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        lu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ lu                                             |     -|  0.32|  1028561|  5.143e+06|         -|  1028562|     -|        no|     -|  22 (~0%)|  2977 (~0%)|  3040 (~0%)|    -|
    | o VITIS_LOOP_10_1                               |     -|  3.65|  1028560|  5.143e+06|     25714|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5  |     -|  0.32|     7810|  3.905e+04|         -|     7810|     -|        no|     -|  11 (~0%)|  1360 (~0%)|  1292 (~0%)|    -|
    |   o VITIS_LOOP_17_4_VITIS_LOOP_18_5             |    II|  3.65|     7808|  3.904e+04|        14|        5|  1560|       yes|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_11_2                              |     -|  3.65|    17901|  8.950e+04|       459|        -|    39|        no|     -|         -|           -|           -|    -|
    |   + lu_Pipeline_VITIS_LOOP_12_3                 |     -|  0.32|      432|  2.160e+03|         -|      432|     -|        no|     -|  11 (~0%)|  1280 (~0%)|  1316 (~0%)|    -|
    |    o VITIS_LOOP_12_3                            |    II|  3.65|      430|  2.150e+03|        13|       11|    39|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 11       |
| A_address1 | 11       |
| A_d0       | 64       |
| A_q0       | 64       |
| A_q1       | 64       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                           | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+------------------------------------------------+-----+--------+------------+------+---------+---------+
| + lu                                           | 22  |        |            |      |         |         |
|   add_ln10_fu_159_p2                           | -   |        | add_ln10   | add  | fabric  | 0       |
|   add_ln15_fu_185_p2                           | -   |        | add_ln15   | add  | fabric  | 0       |
|   add_ln11_1_fu_195_p2                         | -   |        | add_ln11_1 | add  | fabric  | 0       |
|   add_ln11_fu_206_p2                           | -   |        | add_ln11   | add  | fabric  | 0       |
|   add_ln15_1_fu_216_p2                         | -   |        | add_ln15_1 | add  | fabric  | 0       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U17            | -   |        | div        | ddiv | fabric  | 21      |
|   mul_6ns_6ns_11_1_1_U18                       | -   |        | mul_ln17   | mul  | auto    | 0       |
|   add_ln10_1_fu_239_p2                         | -   |        | add_ln10_1 | add  | fabric  | 0       |
|  + lu_Pipeline_VITIS_LOOP_12_3                 | 11  |        |            |      |         |         |
|    add_ln12_fu_164_p2                          | -   |        | add_ln12   | add  | fabric  | 0       |
|    add_ln13_fu_174_p2                          | -   |        | add_ln13   | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2            | 8   |        | mul        | dmul | maxdsp  | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U1           | 3   |        | sub        | dsub | fulldsp | 4       |
|  + lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 | 11  |        |            |      |         |         |
|    add_ln17_1_fu_180_p2                        | -   |        | add_ln17_1 | add  | fabric  | 0       |
|    add_ln17_fu_192_p2                          | -   |        | add_ln17   | add  | fabric  | 0       |
|    add_ln19_fu_247_p2                          | -   |        | add_ln19   | add  | fabric  | 0       |
|    add_ln19_1_fu_227_p2                        | -   |        | add_ln19_1 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U11           | 8   |        | mul1       | dmul | maxdsp  | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U10          | 3   |        | sub1       | dsub | fulldsp | 4       |
|    add_ln18_fu_311_p2                          | -   |        | add_ln18   | add  | fabric  | 0       |
+------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------+------------------+----------------+
| Type | Options          | Location       |
+------+------------------+----------------+
| top  | name = kernel_lu | lu.cpp:4 in lu |
+------+------------------+----------------+


