[SETTINGS]
UUT_module%TX%
TB_module%TX_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\aldec\HP2VGA_Sim\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%TX_TB.v%
MACRO_FILE%TX_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%HP2VGA_Sim%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
CLK%in%wire%NO%NOCLK%
ENABLE%in%wire%NO%NOCLK%
BRAM_ADDR%out%[13:0]reg%NO%NOCLK%
BRAM_DOUT%in%[7:0]wire%NO%NOCLK%
VGA_R%out%[7:0]wire%NO%NOCLK%
VGA_G%out%[7:0]wire%NO%NOCLK%
VGA_B%out%[7:0]wire%NO%NOCLK%
VGA_HS%out%wire%NO%NOCLK%
VGA_VS%out%wire%NO%NOCLK%
VGA_SYNC%in%wire%NO%NOCLK%
VGA_SYNC_EN%in%wire%NO%NOCLK%
VGA_VISIBLE%out%wire%NO%NOCLK%
DEBUG_MODE%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


