// Seed: 3436821202
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  logic id_3;
  logic id_4;
  always @(negedge 1) begin
    if (id_3) begin
      id_1 <= #1 1;
      if (1'b0) id_2 = id_4;
    end else begin
      id_3 = 1;
    end
  end
endmodule
