
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 12.19

==========================================================================
detailed place report_clock_min_period
--------------------------------------------------------------------------
ring_clk period_min = 7.81 fmax = 128.06

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     1    0.00    0.07    0.54    0.54 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         oscbuf[0] (net)
                  0.07    0.00    0.54 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  0.54   data arrival time

                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00    0.00   clock reconvergence pessimism
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    0.69 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.23    0.44    1.13 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.23    0.00    1.13 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    1.67 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.67 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    1.92 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    1.92 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.22 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.22 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.28    0.20    2.42 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.28    0.00    2.42 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.83 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.83 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.26    0.58    3.41 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.26    0.00    3.41 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.16    0.33    3.74 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.16    0.00    3.74 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.25    3.99 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    3.99 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.69    0.53    4.51 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.69    0.00    4.52 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.39    0.34    4.85 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.39    0.00    4.85 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.59    0.87    5.72 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.59    0.00    5.72 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.22    0.13    5.85 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.22    0.00    5.85 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.24 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.24 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.23    0.17    6.41 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.23    0.00    6.41 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.48    0.39    6.80 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.48    0.00    6.80 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    7.00 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    7.00 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    7.53 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    7.53 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.53   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
    23    0.14    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   20.00   clock reconvergence pessimism
                         -0.28   19.72   library setup time
                                 19.72   data required time
-----------------------------------------------------------------------------
                                 19.72   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
    23    0.14    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    0.69 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.23    0.44    1.13 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.23    0.00    1.13 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    1.67 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    1.67 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    1.92 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    1.92 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.22 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.22 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.28    0.20    2.42 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.28    0.00    2.42 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    2.83 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    2.83 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.01    0.26    0.58    3.41 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.26    0.00    3.41 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.16    0.33    3.74 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.16    0.00    3.74 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.25    3.99 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    3.99 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.69    0.53    4.51 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.69    0.00    4.52 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.39    0.34    4.85 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.39    0.00    4.85 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.59    0.87    5.72 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.59    0.00    5.72 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.22    0.13    5.85 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.22    0.00    5.85 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.24 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.24 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.23    0.17    6.41 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.23    0.00    6.41 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.48    0.39    6.80 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.48    0.00    6.80 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    7.00 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    7.00 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    7.53 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    7.53 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.53   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
    23    0.14    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.00   20.00   clock reconvergence pessimism
                         -0.28   19.72   library setup time
                                 19.72   data required time
-----------------------------------------------------------------------------
                                 19.72   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
3.5443711280822754

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6816

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2224116325378418

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.23350001871585846

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9525

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.69    0.69 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.44    1.13 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.54    1.67 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
   0.24    1.92 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.30    2.22 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
   0.20    2.42 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.41    2.83 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.58    3.41 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.33    3.74 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.25    3.99 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
   0.53    4.51 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.34    4.85 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
   0.87    5.72 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.13    5.85 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.39    6.24 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
   0.17    6.41 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.39    6.80 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.20    7.00 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
   0.53    7.53 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.00    7.53 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           7.53   data arrival time

  20.00   20.00   clock ring_clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clock (in)
   0.00   20.00 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00   20.00   clock reconvergence pessimism
  -0.28   19.72   library setup time
          19.72   data required time
---------------------------------------------------------
          19.72   data required time
          -7.53   data arrival time
---------------------------------------------------------
          12.19   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.54    0.54 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    0.54 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           0.54   data arrival time

   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.00    0.00 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    0.00   clock reconvergence pessimism
   0.08    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.54   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
7.5307

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
12.1913

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
161.888005

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.13e-04   2.03e-04   5.54e-09   8.16e-04  22.8%
Combinational          2.01e-03   7.52e-04   1.91e-08   2.77e-03  77.2%
Clock                  0.00e+00   0.00e+00   2.62e-09   2.62e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-03   9.55e-04   2.72e-08   3.58e-03 100.0%
                          73.3%      26.7%       0.0%
