--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_ipcore/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clk_ipcore/clkfbout
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_ipcore/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" 
TS_clk_in / 0.8         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6607481936 paths analyzed, 591 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.474ns.
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA1), 103138044 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.709ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA1    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.709ns (4.590ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.474   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut<0>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA1    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.582ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y142.A5     net (fanout=14)       5.684   cpu/m_alu/data<15>
    SLICE_X80Y142.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X63Y144.C1     net (fanout=2)        1.945   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X63Y144.C      Tilo                  0.259   N488
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW6_cy_cy
    SLICE_X56Y145.D6     net (fanout=3)        0.673   N488
    SLICE_X56Y145.D      Tilo                  0.235   cpu/mmu/tlb_hit_checker_dm0/is_hit3
                                                       cpu/mmu/tlb_hit_checker_dm0/is_hit3_1
    SLICE_X43Y138.D1     net (fanout=14)       2.556   cpu/mmu/tlb_hit_checker_dm0/is_hit3
    SLICE_X43Y138.D      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063691
    SLICE_X48Y151.A4     net (fanout=26)       2.519   cpu_addr<5>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA1    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.570ns logic, 28.131ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA2), 103138044 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.709ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA2    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.709ns (4.590ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.474   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut<0>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA2    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.582ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y142.A5     net (fanout=14)       5.684   cpu/m_alu/data<15>
    SLICE_X80Y142.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X63Y144.C1     net (fanout=2)        1.945   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X63Y144.C      Tilo                  0.259   N488
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW6_cy_cy
    SLICE_X56Y145.D6     net (fanout=3)        0.673   N488
    SLICE_X56Y145.D      Tilo                  0.235   cpu/mmu/tlb_hit_checker_dm0/is_hit3
                                                       cpu/mmu/tlb_hit_checker_dm0/is_hit3_1
    SLICE_X43Y138.D1     net (fanout=14)       2.556   cpu/mmu/tlb_hit_checker_dm0/is_hit3
    SLICE_X43Y138.D      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063691
    SLICE_X48Y151.A4     net (fanout=26)       2.519   cpu_addr<5>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA2    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.570ns logic, 28.131ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA3), 103138044 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.709ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA3    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.709ns (4.590ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y139.A1     net (fanout=14)       5.622   cpu/m_alu/data<15>
    SLICE_X80Y139.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y140.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X62Y147.C1     net (fanout=2)        1.984   cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X62Y147.C      Tilo                  0.255   N483
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW1
    SLICE_X53Y146.C1     net (fanout=2)        1.295   N480
    SLICE_X53Y146.C      Tilo                  0.259   cpu_addr<4>
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X43Y138.C5     net (fanout=22)       1.665   cpu/mmu/is_hit_dm3
    SLICE_X43Y138.C      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063701
    SLICE_X48Y151.A1     net (fanout=28)       2.799   cpu_addr<6>
    SLICE_X48Y151.COUT   Topcya                0.474   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut<0>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA3    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.582ns logic, 28.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_15 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.701ns (Levels of Logic = 13)
  Clock Path Skew:      -0.415ns (2.022 - 2.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_15 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.CQ     Tcko                  0.430   cpu/m_alu/data<15>
                                                       cpu/m_alu/data_15
    SLICE_X80Y142.A5     net (fanout=14)       5.684   cpu/m_alu/data<15>
    SLICE_X80Y142.COUT   Topcya                0.472   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut<0>
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CIN    net (fanout=1)        0.003   cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<3>
    SLICE_X80Y143.CMUX   Tcinc                 0.296   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
                                                       cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy<6>
    SLICE_X63Y144.C1     net (fanout=2)        1.945   cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o
    SLICE_X63Y144.C      Tilo                  0.259   N488
                                                       cpu/control/cw_m_dm_write_enable<4>1_SW6_cy_cy
    SLICE_X56Y145.D6     net (fanout=3)        0.673   N488
    SLICE_X56Y145.D      Tilo                  0.235   cpu/mmu/tlb_hit_checker_dm0/is_hit3
                                                       cpu/mmu/tlb_hit_checker_dm0/is_hit3_1
    SLICE_X43Y138.D1     net (fanout=14)       2.556   cpu/mmu/tlb_hit_checker_dm0/is_hit3
    SLICE_X43Y138.D      Tilo                  0.259   cpu_addr<5>
                                                       cpu/mmu/Mmux_n0063691
    SLICE_X48Y151.A4     net (fanout=26)       2.519   cpu_addr<5>
    SLICE_X48Y151.COUT   Topcya                0.482   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<3>
    SLICE_X48Y152.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006334
                                                       bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy<5>
    SLICE_X26Y142.B3     net (fanout=37)       3.031   bridge/addr[31]_GND_30_o_LessThan_2_o
    SLICE_X26Y142.B      Tilo                  0.235   N2240
                                                       bridge/curr_dev[3]_GND_30_o_equal_27_o<3>1
    SLICE_X47Y146.B5     net (fanout=15)       2.349   bridge/curr_dev[3]_GND_30_o_equal_27_o
    SLICE_X47Y146.B      Tilo                  0.259   cpu/cp0/cause_5
                                                       bridge/valid1
    SLICE_X50Y148.D4     net (fanout=12)       0.819   bridge/valid
    SLICE_X50Y148.D      Tilo                  0.235   cpu/control/Mmux_m_exc_final1_1
                                                       cpu/control/Mmux_m_exc_final1_3
    SLICE_X45Y129.B3     net (fanout=3)        2.077   cpu/control/Mmux_m_exc_final1_1
    SLICE_X45Y129.B      Tilo                  0.259   cpu/m_alu/data<25>
                                                       cpu/cp0/have2handle1
    SLICE_X42Y154.B4     net (fanout=384)      2.956   cpu/m_cp0_have2handle
    SLICE_X42Y154.B      Tilo                  0.235   cpu/dm/Mmux_write_bitmask111
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X42Y153.B3     net (fanout=2)        0.592   cpu/dm/Mmux_write_bitmask111
    SLICE_X42Y153.BMUX   Tilo                  0.298   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask21
    RAMB16_X1Y82.WEA3    net (fanout=16)       2.845   cpu/dm/write_bitmask<1>
    RAMB16_X1Y82.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     32.701ns (4.570ns logic, 28.131ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 0.8
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (SLICE_X46Y144.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_31 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.941 - 0.752)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_31 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y146.AQ     Tcko                  0.200   cpu/m_alu/data<31>
                                                       cpu/m_alu/data_31
    SLICE_X46Y144.C3     net (fanout=21)       0.344   cpu/m_alu/data<31>
    SLICE_X46Y144.CLK    Tah         (-Th)    -0.190   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n0063126
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.390ns logic, 0.344ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X46Y144.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_31 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.941 - 0.752)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_31 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y146.AQ     Tcko                  0.200   cpu/m_alu/data<31>
                                                       cpu/m_alu/data_31
    SLICE_X46Y144.A2     net (fanout=21)       0.409   cpu/m_alu/data<31>
    SLICE_X46Y144.CLK    Tah         (-Th)    -0.190   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.390ns logic, 0.409ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X46Y144.A6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/mmu/entrylo1_0_7 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.188ns (0.941 - 0.753)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/mmu/entrylo1_0_7 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y142.AQ     Tcko                  0.198   cpu/mmu/entrylo1_0<10>
                                                       cpu/mmu/entrylo1_0_7
    SLICE_X47Y143.A5     net (fanout=4)        0.301   cpu/mmu/entrylo1_0<7>
    SLICE_X47Y143.A      Tilo                  0.156   cpu/mmu/Mmux_n006312
                                                       cpu/mmu/Mmux_n006395
    SLICE_X46Y144.A6     net (fanout=2)        0.115   cpu/mmu/Mmux_n006394
    SLICE_X46Y144.CLK    Tah         (-Th)    -0.190   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.544ns logic, 0.416ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/mmu/entrylo0_0_7 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.402ns (Levels of Logic = 2)
  Clock Path Skew:      0.205ns (0.941 - 0.736)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/mmu/entrylo0_0_7 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y145.DQ     Tcko                  0.198   cpu/mmu/entrylo0_0<7>
                                                       cpu/mmu/entrylo0_0_7
    SLICE_X47Y143.A3     net (fanout=4)        0.743   cpu/mmu/entrylo0_0<7>
    SLICE_X47Y143.A      Tilo                  0.156   cpu/mmu/Mmux_n006312
                                                       cpu/mmu/Mmux_n006395
    SLICE_X46Y144.A6     net (fanout=2)        0.115   cpu/mmu/Mmux_n006394
    SLICE_X46Y144.CLK    Tah         (-Th)    -0.190   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.544ns logic, 0.858ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 2)
  Clock Path Skew:      0.143ns (0.941 - 0.798)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.AQ     Tcko                  0.234   cpu/m_alu/data<13>
                                                       cpu/m_alu/data_12
    SLICE_X47Y143.A1     net (fanout=105)      1.607   cpu/m_alu/data<12>
    SLICE_X47Y143.A      Tilo                  0.156   cpu/mmu/Mmux_n006312
                                                       cpu/mmu/Mmux_n006395
    SLICE_X46Y144.A6     net (fanout=2)        0.115   cpu/mmu/Mmux_n006394
    SLICE_X46Y144.CLK    Tah         (-Th)    -0.190   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.580ns logic, 1.722ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 0.8
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y76.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y70.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y68.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" 
TS_clk_in / 0.4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 135854018366 paths analyzed, 9259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.170ns.
--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_10 (SLICE_X33Y142.C1), 47633660 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_10 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.830ns (Levels of Logic = 5)
  Clock Path Skew:      -0.367ns (2.017 - 2.384)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y70.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y152.D3     net (fanout=1)        2.685   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X37Y152.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X36Y157.B4     net (fanout=3)        0.764   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y157.A2     net (fanout=25)       1.269   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y157.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<26>
                                                       cpu/Mmux_m_dm_read_result218
    SLICE_X29Y154.C1     net (fanout=1)        1.782   cpu/Mmux_m_dm_read_result28
    SLICE_X29Y154.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result26
                                                       cpu/Mmux_m_dm_read_result219
    SLICE_X33Y142.C1     net (fanout=1)        1.826   cpu/m_dm_read_result<10>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_10_rstpot
                                                       cpu/w_dm/data_10
    -------------------------------------------------  ---------------------------
    Total                                     11.830ns (3.504ns logic, 8.326ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_10 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.439ns (2.017 - 2.456)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y80.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y160.D1     net (fanout=1)        2.513   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7>
    SLICE_X36Y160.D      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<23>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161
    SLICE_X36Y157.B3     net (fanout=3)        0.832   cpu/dm/dm_ipcore_read_result<23>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y157.A2     net (fanout=25)       1.269   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y157.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<26>
                                                       cpu/Mmux_m_dm_read_result218
    SLICE_X29Y154.C1     net (fanout=1)        1.782   cpu/Mmux_m_dm_read_result28
    SLICE_X29Y154.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result26
                                                       cpu/Mmux_m_dm_read_result219
    SLICE_X33Y142.C1     net (fanout=1)        1.826   cpu/m_dm_read_result<10>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_10_rstpot
                                                       cpu/w_dm/data_10
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (3.499ns logic, 8.222ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_10 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.726ns (Levels of Logic = 5)
  Clock Path Skew:      -0.358ns (2.017 - 2.375)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y68.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y152.D5     net (fanout=1)        2.581   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X37Y152.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X36Y157.B4     net (fanout=3)        0.764   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y157.A2     net (fanout=25)       1.269   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y157.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<26>
                                                       cpu/Mmux_m_dm_read_result218
    SLICE_X29Y154.C1     net (fanout=1)        1.782   cpu/Mmux_m_dm_read_result28
    SLICE_X29Y154.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result26
                                                       cpu/Mmux_m_dm_read_result219
    SLICE_X33Y142.C1     net (fanout=1)        1.826   cpu/m_dm_read_result<10>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_10_rstpot
                                                       cpu/w_dm/data_10
    -------------------------------------------------  ---------------------------
    Total                                     11.726ns (3.504ns logic, 8.222ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_11 (SLICE_X33Y142.D4), 47633660 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.757ns (Levels of Logic = 5)
  Clock Path Skew:      -0.367ns (2.017 - 2.384)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y70.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y152.D3     net (fanout=1)        2.685   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X37Y152.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X36Y157.B4     net (fanout=3)        0.764   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y156.A1     net (fanout=25)       1.279   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y156.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<27>
                                                       cpu/Mmux_m_dm_read_result311
    SLICE_X25Y156.A5     net (fanout=1)        1.664   cpu/Mmux_m_dm_read_result38
    SLICE_X25Y156.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result33
                                                       cpu/Mmux_m_dm_read_result312
    SLICE_X33Y142.D4     net (fanout=1)        1.861   cpu/m_dm_read_result<11>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_11_rstpot
                                                       cpu/w_dm/data_11
    -------------------------------------------------  ---------------------------
    Total                                     11.757ns (3.504ns logic, 8.253ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.648ns (Levels of Logic = 5)
  Clock Path Skew:      -0.439ns (2.017 - 2.456)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y80.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y160.D1     net (fanout=1)        2.513   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7>
    SLICE_X36Y160.D      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<23>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161
    SLICE_X36Y157.B3     net (fanout=3)        0.832   cpu/dm/dm_ipcore_read_result<23>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y156.A1     net (fanout=25)       1.279   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y156.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<27>
                                                       cpu/Mmux_m_dm_read_result311
    SLICE_X25Y156.A5     net (fanout=1)        1.664   cpu/Mmux_m_dm_read_result38
    SLICE_X25Y156.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result33
                                                       cpu/Mmux_m_dm_read_result312
    SLICE_X33Y142.D4     net (fanout=1)        1.861   cpu/m_dm_read_result<11>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_11_rstpot
                                                       cpu/w_dm/data_11
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (3.499ns logic, 8.149ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.358ns (2.017 - 2.375)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y68.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y152.D5     net (fanout=1)        2.581   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X37Y152.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X36Y157.B4     net (fanout=3)        0.764   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X36Y157.B      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X47Y156.A1     net (fanout=25)       1.279   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X47Y156.A      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<27>
                                                       cpu/Mmux_m_dm_read_result311
    SLICE_X25Y156.A5     net (fanout=1)        1.664   cpu/Mmux_m_dm_read_result38
    SLICE_X25Y156.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result33
                                                       cpu/Mmux_m_dm_read_result312
    SLICE_X33Y142.D4     net (fanout=1)        1.861   cpu/m_dm_read_result<11>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_11_rstpot
                                                       cpu/w_dm/data_11
    -------------------------------------------------  ---------------------------
    Total                                     11.653ns (3.504ns logic, 8.149ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_9 (SLICE_X33Y142.B1), 47633660 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.164ns (Levels of Logic = 5)
  Clock Path Skew:      -0.434ns (2.017 - 2.451)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y78.DOA1    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y164.A5     net (fanout=1)        2.908   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1>
    SLICE_X36Y164.A      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<8>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux321
    SLICE_X36Y157.A5     net (fanout=2)        0.888   cpu/dm/dm_ipcore_read_result<9>
    SLICE_X36Y157.A      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.C1     net (fanout=1)        0.540   cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.CMUX   Tilo                  0.326   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A5     net (fanout=1)        1.126   cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A      Tilo                  0.254   cpu/Mmux_m_dm_read_result325
                                                       cpu/Mmux_m_dm_read_result3210
    SLICE_X33Y142.B1     net (fanout=1)        2.141   cpu/m_dm_read_result<9>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_9_rstpot
                                                       cpu/w_dm/data_9
    -------------------------------------------------  ---------------------------
    Total                                     11.164ns (3.561ns logic, 7.603ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.432ns (2.017 - 2.449)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y82.DOA1    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y164.A3     net (fanout=1)        2.699   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>
    SLICE_X36Y164.A      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<8>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux321
    SLICE_X36Y157.A5     net (fanout=2)        0.888   cpu/dm/dm_ipcore_read_result<9>
    SLICE_X36Y157.A      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.C1     net (fanout=1)        0.540   cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.CMUX   Tilo                  0.326   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A5     net (fanout=1)        1.126   cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A      Tilo                  0.254   cpu/Mmux_m_dm_read_result325
                                                       cpu/Mmux_m_dm_read_result3210
    SLICE_X33Y142.B1     net (fanout=1)        2.141   cpu/m_dm_read_result<9>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_9_rstpot
                                                       cpu/w_dm/data_9
    -------------------------------------------------  ---------------------------
    Total                                     10.955ns (3.561ns logic, 7.394ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.353ns (2.017 - 2.370)
  Source Clock:         clk_2x rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y76.DOA1    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X40Y157.D3     net (fanout=1)        2.756   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<1>
    SLICE_X40Y157.D      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<25>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181
    SLICE_X36Y157.A3     net (fanout=3)        0.640   cpu/dm/dm_ipcore_read_result<25>
    SLICE_X36Y157.A      Tilo                  0.254   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.C1     net (fanout=1)        0.540   cpu/Mmux_m_dm_read_result328
    SLICE_X36Y157.CMUX   Tilo                  0.326   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A5     net (fanout=1)        1.126   cpu/Mmux_m_dm_read_result329
    SLICE_X24Y157.A      Tilo                  0.254   cpu/Mmux_m_dm_read_result325
                                                       cpu/Mmux_m_dm_read_result3210
    SLICE_X33Y142.B1     net (fanout=1)        2.141   cpu/m_dm_read_result<9>
    SLICE_X33Y142.CLK    Tas                   0.373   cpu/w_dm/data<11>
                                                       cpu/w_dm/data_9_rstpot
                                                       cpu/w_dm/data_9
    -------------------------------------------------  ---------------------------
    Total                                     10.764ns (3.561ns logic, 7.203ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 0.4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/rf/registers_1_320 (SLICE_X46Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/registers_1_320 (FF)
  Destination:          cpu/rf/registers_1_320 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/registers_1_320 to cpu/rf/registers_1_320
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.DQ     Tcko                  0.200   cpu/rf/registers_1<320>
                                                       cpu/rf/registers_1_320
    SLICE_X46Y106.D6     net (fanout=3)        0.024   cpu/rf/registers_1<320>
    SLICE_X46Y106.CLK    Tah         (-Th)    -0.190   cpu/rf/registers_1<320>
                                                       cpu/rf/Mmux_registers[11][31]_write_data[31]_mux_25_OUT110
                                                       cpu/rf/registers_1_320
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/d_pc/data_0 (SLICE_X64Y124.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/d_pc/data_0 (FF)
  Destination:          cpu/d_pc/data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/d_pc/data_0 to cpu/d_pc/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y124.AQ     Tcko                  0.200   cpu/d_pc/data<3>
                                                       cpu/d_pc/data_0
    SLICE_X64Y124.A6     net (fanout=2)        0.024   cpu/d_pc/data<0>
    SLICE_X64Y124.CLK    Tah         (-Th)    -0.190   cpu/d_pc/data<3>
                                                       cpu/d_pc/data_0_rstpot
                                                       cpu/d_pc/data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/tx_data_0 (SLICE_X30Y129.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_shim/uart/tx_data_0 (FF)
  Destination:          uart_shim/uart/tx_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_shim/uart/tx_data_0 to uart_shim/uart/tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y129.AQ     Tcko                  0.200   uart_shim/uart/tx_data<3>
                                                       uart_shim/uart/tx_data_0
    SLICE_X30Y129.A6     net (fanout=2)        0.025   uart_shim/uart/tx_data<0>
    SLICE_X30Y129.CLK    Tah         (-Th)    -0.190   uart_shim/uart/tx_data<3>
                                                       uart_shim/uart/tx_data_0_dpot1
                                                       uart_shim/uart/tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 0.4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_ipcore/clkout1_buf/I0
  Logical resource: clk_ipcore/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_ipcore/clkout0
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nixie/ctr<3>/CLK
  Logical resource: nixie/ctr_0/CK
  Location pin: SLICE_X58Y165.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nixie/ctr<3>/CLK
  Logical resource: nixie/ctr_1/CK
  Location pin: SLICE_X58Y165.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = 
MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"   
      TS_clk_ipcore_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.803ns.
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X21Y124.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  98.197ns (requirement - data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.AQ     Tcko                  0.430   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X19Y124.A6     net (fanout=4)        0.164   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X19Y124.A      Tilo                  0.259   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X21Y124.CLK    net (fanout=3)        0.950   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.689ns logic, 1.114ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"         TS_clk_ipcore_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X21Y124.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.856ns (data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Data Path Delay:      0.856ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.AQ     Tcko                  0.198   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X19Y124.A6     net (fanout=4)        0.035   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X19Y124.A      Tilo                  0.156   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X21Y124.CLK    net (fanout=3)        0.467   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.354ns logic, 0.502ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|     26.779ns|            0|            0|            0| 142461500303|
| TS_clk_ipcore_clkout1         |     50.000ns|     33.474ns|          N/A|            0|            0|   6607481936|            0|
| TS_clk_ipcore_clkout0         |    100.000ns|     32.170ns|      1.803ns|            0|            0| 135854018366|            1|
|  TS_TO_uart_shimuartU_TX_UNITU|    100.000ns|      1.803ns|          N/A|            0|            0|            1|            0|
|  _CTRL_SHFTcnt_tx_3_LD        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   33.474|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 142461500303 paths, 0 nets, and 33966 connections

Design statistics:
   Minimum period:  33.474ns{1}   (Maximum frequency:  29.874MHz)
   Maximum path delay from/to any node:   1.803ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 27 00:08:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



