// Seed: 1034341541
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  always $display(1);
  assign module_1.type_0 = 0;
  logic [7:0][1] id_4, id_5;
  always id_4 <= -1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    id_21,
    input uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    output uwire id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    output supply0 id_16,
    output tri1 id_17,
    input supply0 id_18,
    input tri1 id_19
);
  assign id_11 = id_5;
  wire id_22;
  module_0 modCall_1 (
      id_2,
      id_9
  );
endmodule
