// Seed: 3020719476
module module_0 (
    output wire id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    output wor id_7,
    output supply1 id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    output wand id_15,
    id_17
);
  wand id_18, id_19;
  assign id_18 = -1'd0;
  id_20(
      1, id_9, -1
  );
  assign module_1.id_2 = 0;
  uwire id_21, id_22 = -1, id_23;
  tri1 id_24, id_25, id_26, id_27, id_28, id_29 = 1 ? 1 : id_29;
  always id_17.id_14 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire id_6 = id_3;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_2,
      id_6,
      id_3,
      id_6,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2,
      id_4,
      id_2,
      id_1,
      id_6
  );
endmodule
