// Seed: 231347820
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  if (1'b0) begin
    begin
      begin
        wire id_4;
        tri1 id_5 = 1'h0;
      end
    end
    wire id_6, id_7;
    assign id_6 = 1;
    initial id_7 = id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  wire id_8;
  assign id_1 = 1'd0;
  wire id_9, id_10;
  supply1 id_11 = (1);
  assign id_8 = id_2;
  assign id_5 = 1;
  module_0(
      id_2, id_7, id_10
  );
  integer id_12 (id_4);
  wire id_13;
endmodule
