Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Nov 27 18:14:41 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_single_MIPS_FGPA_timing_summary_routed.rpt -rpx soc_single_MIPS_FGPA_timing_summary_routed.rpx
| Design       : soc_single_MIPS_FGPA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 320 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system/dec/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/fac/fact/u0/control_register_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/fac/fact/u0/control_register_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[2]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[3]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[4]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[5]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.133        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.133        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.247ns (46.139%)  route 2.623ns (53.861%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk_gen/count20_carry__5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.107    clk_gen/p_0_in[30]
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.152ns (45.067%)  route 2.623ns (54.933%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk_gen/count20_carry__5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.012 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.012    clk_gen/p_0_in[31]
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.136ns (44.882%)  route 2.623ns (55.117%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk_gen/count20_carry__5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.996 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.996    clk_gen/p_0_in[29]
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 2.133ns (44.848%)  route 2.623ns (55.152%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.993 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.993    clk_gen/p_0_in[26]
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.112ns (44.603%)  route 2.623ns (55.397%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.972 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.972    clk_gen/p_0_in[28]
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.038ns (43.724%)  route 2.623ns (56.276%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.898 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.898    clk_gen/p_0_in[27]
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.022ns (43.530%)  route 2.623ns (56.470%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    clk_gen/count20_carry__4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.882 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.882    clk_gen/p_0_in[25]
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 2.019ns (43.493%)  route 2.623ns (56.507%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.879 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.879    clk_gen/p_0_in[22]
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.998ns (43.236%)  route 2.623ns (56.763%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.858 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.858    clk_gen/p_0_in[24]
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.924ns (42.313%)  route 2.623ns (57.687%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.237    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.528    clk_gen/count2[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.652 r  clk_gen/count20_carry_i_11/O
                         net (fo=1, routed)           0.789     7.441    clk_gen/count20_carry_i_11_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  clk_gen/count20_carry_i_7/O
                         net (fo=6, routed)           0.998     8.564    clk_gen/count20_carry_i_7_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.688 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.688    clk_gen/count2_0[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.089 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.089    clk_gen/count20_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.203    clk_gen/count20_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    clk_gen/count20_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.431    clk_gen/count20_carry__2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.545    clk_gen/count20_carry__3_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.784 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.784    clk_gen/p_0_in[23]
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clk_gen/CLK
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.062    15.239    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.744    clk_gen/count2[20]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_gen/p_0_in[20]
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X48Y93         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.185     1.811    clk_gen/count2[0]
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.042     1.853 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    clk_gen/p_0_in[0]
    SLICE_X48Y93         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X48Y93         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.747    clk_gen/count2[12]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.855    clk_gen/p_0_in[12]
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y94         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y95         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.747    clk_gen/count2[16]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.855    clk_gen/p_0_in[16]
    SLICE_X49Y95         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y95         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clk_gen/CLK
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.748    clk_gen/count2[24]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[24]
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clk_gen/CLK
    SLICE_X49Y97         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.748    clk_gen/count2[28]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[28]
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clk_gen/CLK
    SLICE_X49Y98         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.591    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clk_gen/CLK
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.115     1.742    clk_gen/count2[29]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.857    clk_gen/p_0_in[29]
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clk_gen/CLK
    SLICE_X49Y99         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.591    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.743    clk_gen/count2[17]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in[17]
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y93         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.743    clk_gen/count2[5]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in[5]
    SLICE_X49Y93         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y93         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.747    clk_gen/count2[19]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in[19]
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X49Y96         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    clk_gen/count2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    clk_gen/count2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    clk_gen/count2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    clk_gen/count2_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    clk_gen/count2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    clk_gen/count2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    clk_gen/count2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    clk_gen/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    clk_gen/count2_reg[12]/C



