INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 2_1/Assignment 2_1.srcs/sources_1/new/Decoder_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Assignment 2_1/Assignment 2_1.srcs/sim_1/new/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
