parent_name	,	V_24
div_shift	,	V_40
rst_shift	,	V_42
data	,	V_11
"pll_p_out_hsio"	,	L_6
tegra_clk_periph_regs	,	V_8
__iomem	,	T_2
periph	,	V_13
shift	,	V_28
pmc_base	,	V_32
"pll_p_out_cpu"	,	L_4
clk_num	,	V_15
bank	,	V_9
PLLP_OUTB_lock	,	V_47
tegra_clk_register_periph	,	F_5
clk_register_clkdev	,	F_12
"pll_p_out4_div"	,	L_3
tegra_clk_pll_p_out4_cpu	,	V_48
lock	,	V_31
pll_out_name	,	V_41
tegra_clks	,	V_3
ARRAY_SIZE	,	F_2
clk	,	V_5
offset	,	V_21
tegra_clk_register_periph_gate	,	F_7
pll_out_data	,	V_37
tegra_clk_register_pll_out	,	F_13
tegra_clk	,	V_2
pll_params	,	V_34
tegra_periph_init_data	,	V_10
name	,	V_17
CLK_IGNORE_UNUSED	,	V_43
pllp_out_clks	,	V_36
periph_clk_init	,	F_1
gate_clk_init	,	F_6
dt_clk	,	V_6
tegra_clk_pll_p_out_hsio	,	V_49
frac_width	,	V_30
"pll_p_out4"	,	L_5
flags	,	V_22
PLLP_OUTB	,	V_46
PLLP_MISC1	,	V_50
clk_id	,	V_12
tegra_clk_register_pll	,	F_11
tegra_clk_register_divider	,	F_9
tegra_clk_pll_p_out_cpu	,	V_45
div_clk_init	,	F_8
"pll_p"	,	L_1
div_name	,	V_38
divider	,	V_27
clk_register_gate	,	F_14
div_clks	,	V_26
tegra_clk_pll_p	,	V_35
periph_clk_enb_refcnt	,	V_25
i	,	V_4
regs	,	V_16
tegra_lookup_dt_id	,	F_3
init_pllp	,	F_10
"pll_p_out_xusb"	,	L_7
num_parents	,	V_20
tegra_clk_pll_p_out_xusb	,	V_51
tegra_periph_clk_init	,	F_15
p	,	V_18
parent_names	,	V_19
CLK_SET_RATE_PARENT	,	V_44
gate_clks	,	V_23
tegra_clk_pll_params	,	V_33
"pll_ref"	,	L_2
get_reg_bank	,	F_4
__init	,	T_1
width	,	V_29
clk_base	,	V_1
periph_clks	,	V_7
gate	,	V_14
div_flags	,	V_39
