\hypertarget{gpio_8h}{}\doxysection{platform/avr/gpio/gpio.h File Reference}
\label{gpio_8h}\index{platform/avr/gpio/gpio.h@{platform/avr/gpio/gpio.h}}


GPIO Config.  


{\ttfamily \#include $<$avr/io.\+h$>$}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{gpio_8h_a21cc6faf5964b9af1b09e8b0ebc83497}{SPI\+\_\+\+DIR}}~DDRB
\item 
\#define \mbox{\hyperlink{gpio_8h_a7dbebab5f7dd57885adccf6711b13592}{SPI\+\_\+\+MOSI}}~3
\item 
\#define \mbox{\hyperlink{gpio_8h_ab142cc77dfa97010c9d2b616d0992b64}{SPI\+\_\+\+MISO}}~4
\item 
\#define \mbox{\hyperlink{gpio_8h_a750ca7c9b92cfc9e57272ff3a49db48b}{SPI\+\_\+\+SCK}}~5
\item 
\#define \mbox{\hyperlink{gpio_8h_a3a9e59fe6cbc558f4fac9e3f6c0f56d7}{LCD\+\_\+\+RST\+\_\+\+DIR}}~DDRD
\item 
\#define \mbox{\hyperlink{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}{LCD\+\_\+\+RST\+\_\+\+OUT}}~PORTD
\item 
\#define \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\+\_\+\+RST\+\_\+\+PIN}}~7
\item 
\#define \mbox{\hyperlink{gpio_8h_aca5d562359b2eb193f4135011fb7f953}{LCD\+\_\+\+CS\+\_\+\+DIR}}~DDRC
\item 
\#define \mbox{\hyperlink{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}{LCD\+\_\+\+CS\+\_\+\+OUT}}~PORTC
\item 
\#define \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\+\_\+\+CS\+\_\+\+PIN}}~0
\item 
\#define \mbox{\hyperlink{gpio_8h_a2ed960e3ef4b16ed47679e01a6a94803}{LCD\+\_\+\+DC\+\_\+\+DIR}}~DDRC
\item 
\#define \mbox{\hyperlink{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}{LCD\+\_\+\+DC\+\_\+\+OUT}}~PORTC
\item 
\#define \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\+\_\+\+DC\+\_\+\+PIN}}~1
\item 
\#define \mbox{\hyperlink{gpio_8h_a42d5451b792114145c0c17bfa3fa9765}{LCD\+\_\+\+CS\+\_\+0}}~\mbox{\hyperlink{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}{LCD\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\+\_\+\+CS\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a00084d10788e0d2c037f5713451c08fc}{LCD\+\_\+\+CS\+\_\+1}}~\mbox{\hyperlink{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}{LCD\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\+\_\+\+CS\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a3507c3afacfdb3d37f540c2c03e3293c}{LCD\+\_\+\+DC\+\_\+0}}~\mbox{\hyperlink{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}{LCD\+\_\+\+DC\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\+\_\+\+DC\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a84453a9c09cf346be8f716ebf9d239ac}{LCD\+\_\+\+DC\+\_\+1}}~\mbox{\hyperlink{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}{LCD\+\_\+\+DC\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\+\_\+\+DC\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a61f71aba8773def01aa1a3259d92877c}{LCD\+\_\+\+RST\+\_\+0}}~\mbox{\hyperlink{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}{LCD\+\_\+\+RST\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\+\_\+\+RST\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a365183fff6afc795a602fa1528f3b9ac}{LCD\+\_\+\+RST\+\_\+1}}~\mbox{\hyperlink{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}{LCD\+\_\+\+RST\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\+\_\+\+RST\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a5667d96821033d950a439d18376bcc4c}{SD\+\_\+\+CS\+\_\+\+DIR}}~DDRD
\item 
\#define \mbox{\hyperlink{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}{SD\+\_\+\+CS\+\_\+\+OUT}}~PORTD
\item 
\#define \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\+\_\+\+CS\+\_\+\+PIN}}~4
\item 
\#define \mbox{\hyperlink{gpio_8h_ad104eec5bf5679ebe86fb494113175dd}{SD\+\_\+\+SELECT}}~\mbox{\hyperlink{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}{SD\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\+\_\+\+CS\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_a714114dca347ee9354e449387728a12d}{SD\+\_\+\+DESELECT}}~\mbox{\hyperlink{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}{SD\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\+\_\+\+CS\+\_\+\+PIN}})
\item 
\#define \mbox{\hyperlink{gpio_8h_ac4835049c4ed1d7f3bd58fb89eaec8f1}{XMEM\+\_\+\+CS\+\_\+\+DIR}}~DDRB
\item 
\#define \mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\+\_\+\+CS\+\_\+\+OUT}}~PORTB
\item 
\#define \mbox{\hyperlink{gpio_8h_af85dd217ebf23b8c97bb01bba8ca7380}{XMEM\+\_\+\+CS\+\_\+0\+\_\+\+PIN}}~0
\item 
\#define \mbox{\hyperlink{gpio_8h_a85a60b1c67ca7f06741174f011ad8499}{XMEM\+\_\+\+CS\+\_\+1\+\_\+\+PIN}}~1
\item 
\#define \mbox{\hyperlink{gpio_8h_a1722dcdfc0ea1caa011469ed6bf0501d}{XMEM\+\_\+\+CS\+\_\+2\+\_\+\+PIN}}~2
\item 
\#define \mbox{\hyperlink{gpio_8h_a43c615a50c44cc38e470b7648df5d609}{XMEM\+\_\+\+SELECT}}(BANK)~\mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ bank)
\item 
\#define \mbox{\hyperlink{gpio_8h_a89171c2905e37752be2059880ed9f720}{XMEM\+\_\+\+DESELECT}}(BANK)~\mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ bank)
\item 
\#define \mbox{\hyperlink{gpio_8h_a03d80aa764897ca72e89c1359db06387}{XMEM\+\_\+\+DESELECT\+\_\+\+ALL}}
\item 
\#define \mbox{\hyperlink{gpio_8h_a68c79028e41dd1dc62aeb13c18c66425}{PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+DIR}}~DDRB
\item 
\#define \mbox{\hyperlink{gpio_8h_a8cf10dc8c06cc13c0172803614739d7b}{PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+IN}}~PINB
\item 
\#define \mbox{\hyperlink{gpio_8h_a753bb5bbad08738ae6e1547aa24d6a12}{PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+OUT}}~PORTB
\item 
\#define \mbox{\hyperlink{gpio_8h_aca51e1a5333b2e42e6a68eef69feb95c}{PS2\+\_\+\+CLOCK\+\_\+\+PIN}}~2
\item 
\#define \mbox{\hyperlink{gpio_8h_a34ea49db58f76f1619e460765995f599}{PS2\+\_\+\+EXT\+\_\+\+INTERRUPT}}~INT0
\item 
\#define \mbox{\hyperlink{gpio_8h_a20abb64c66d3ee3910424ee29e95fb92}{PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+DIR}}~DDRB
\item 
\#define \mbox{\hyperlink{gpio_8h_a85a6dfc067aff42f3ff68450bc72e728}{PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+IN}}~PINB
\item 
\#define \mbox{\hyperlink{gpio_8h_a58425b9692faae43a9fc6f40b85d3f01}{PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+OUT}}~PORTB
\item 
\#define \mbox{\hyperlink{gpio_8h_a9de0e05d896f00ad46cc166cd0d0146b}{PS2\+\_\+\+DATA\+\_\+\+PIN}}~3
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{gpio_8h_a7159e787d0c4fb89346383b7987ab6d3}{gpio\+\_\+configure}} (void)
\begin{DoxyCompactList}\small\item\em Configure all GPIO pins. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO Config. 

\begin{DoxyAuthor}{Author}
Anton Tchekov 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
20.\+05.\+2023 
\end{DoxyDate}


Definition in file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{gpio_8h_a42d5451b792114145c0c17bfa3fa9765}\label{gpio_8h_a42d5451b792114145c0c17bfa3fa9765}} 
\index{gpio.h@{gpio.h}!LCD\_CS\_0@{LCD\_CS\_0}}
\index{LCD\_CS\_0@{LCD\_CS\_0}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_CS\_0}{LCD\_CS\_0}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+CS\+\_\+0~\mbox{\hyperlink{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}{LCD\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\+\_\+\+CS\+\_\+\+PIN}})}

Set LCD CS LOW 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00054}{54}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a00084d10788e0d2c037f5713451c08fc}\label{gpio_8h_a00084d10788e0d2c037f5713451c08fc}} 
\index{gpio.h@{gpio.h}!LCD\_CS\_1@{LCD\_CS\_1}}
\index{LCD\_CS\_1@{LCD\_CS\_1}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_CS\_1}{LCD\_CS\_1}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+CS\+\_\+1~\mbox{\hyperlink{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}{LCD\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\+\_\+\+CS\+\_\+\+PIN}})}

Set LCD CS HIGH 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00057}{57}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_aca5d562359b2eb193f4135011fb7f953}\label{gpio_8h_aca5d562359b2eb193f4135011fb7f953}} 
\index{gpio.h@{gpio.h}!LCD\_CS\_DIR@{LCD\_CS\_DIR}}
\index{LCD\_CS\_DIR@{LCD\_CS\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_CS\_DIR}{LCD\_CS\_DIR}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+CS\+\_\+\+DIR~DDRC}

LCD chip select pin direction port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00036}{36}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}\label{gpio_8h_a97c0a0cb1e59b14fdca53412298f9e15}} 
\index{gpio.h@{gpio.h}!LCD\_CS\_OUT@{LCD\_CS\_OUT}}
\index{LCD\_CS\_OUT@{LCD\_CS\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_CS\_OUT}{LCD\_CS\_OUT}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+CS\+\_\+\+OUT~PORTC}

LCD chip select pin output port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00039}{39}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}\label{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}} 
\index{gpio.h@{gpio.h}!LCD\_CS\_PIN@{LCD\_CS\_PIN}}
\index{LCD\_CS\_PIN@{LCD\_CS\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_CS\_PIN}{LCD\_CS\_PIN}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+CS\+\_\+\+PIN~0}

LCD chip select pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00042}{42}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a3507c3afacfdb3d37f540c2c03e3293c}\label{gpio_8h_a3507c3afacfdb3d37f540c2c03e3293c}} 
\index{gpio.h@{gpio.h}!LCD\_DC\_0@{LCD\_DC\_0}}
\index{LCD\_DC\_0@{LCD\_DC\_0}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_DC\_0}{LCD\_DC\_0}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+DC\+\_\+0~\mbox{\hyperlink{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}{LCD\+\_\+\+DC\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\+\_\+\+DC\+\_\+\+PIN}})}

Set LCD DC LOW 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00060}{60}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a84453a9c09cf346be8f716ebf9d239ac}\label{gpio_8h_a84453a9c09cf346be8f716ebf9d239ac}} 
\index{gpio.h@{gpio.h}!LCD\_DC\_1@{LCD\_DC\_1}}
\index{LCD\_DC\_1@{LCD\_DC\_1}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_DC\_1}{LCD\_DC\_1}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+DC\+\_\+1~\mbox{\hyperlink{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}{LCD\+\_\+\+DC\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\+\_\+\+DC\+\_\+\+PIN}})}

Set LCD DC HIGH 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00063}{63}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a2ed960e3ef4b16ed47679e01a6a94803}\label{gpio_8h_a2ed960e3ef4b16ed47679e01a6a94803}} 
\index{gpio.h@{gpio.h}!LCD\_DC\_DIR@{LCD\_DC\_DIR}}
\index{LCD\_DC\_DIR@{LCD\_DC\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_DC\_DIR}{LCD\_DC\_DIR}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+DC\+\_\+\+DIR~DDRC}

LCD data/command pin direction port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00045}{45}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}\label{gpio_8h_a5a8f9f8c97dbdfe50b90265dcde42f0d}} 
\index{gpio.h@{gpio.h}!LCD\_DC\_OUT@{LCD\_DC\_OUT}}
\index{LCD\_DC\_OUT@{LCD\_DC\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_DC\_OUT}{LCD\_DC\_OUT}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+DC\+\_\+\+OUT~PORTC}

LCD data/command pin output port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00048}{48}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}\label{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}} 
\index{gpio.h@{gpio.h}!LCD\_DC\_PIN@{LCD\_DC\_PIN}}
\index{LCD\_DC\_PIN@{LCD\_DC\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_DC\_PIN}{LCD\_DC\_PIN}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+DC\+\_\+\+PIN~1}

LCD data/command pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00051}{51}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a61f71aba8773def01aa1a3259d92877c}\label{gpio_8h_a61f71aba8773def01aa1a3259d92877c}} 
\index{gpio.h@{gpio.h}!LCD\_RST\_0@{LCD\_RST\_0}}
\index{LCD\_RST\_0@{LCD\_RST\_0}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_RST\_0}{LCD\_RST\_0}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+RST\+\_\+0~\mbox{\hyperlink{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}{LCD\+\_\+\+RST\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\+\_\+\+RST\+\_\+\+PIN}})}

Set LCD RST LOW 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00066}{66}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a365183fff6afc795a602fa1528f3b9ac}\label{gpio_8h_a365183fff6afc795a602fa1528f3b9ac}} 
\index{gpio.h@{gpio.h}!LCD\_RST\_1@{LCD\_RST\_1}}
\index{LCD\_RST\_1@{LCD\_RST\_1}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_RST\_1}{LCD\_RST\_1}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+RST\+\_\+1~\mbox{\hyperlink{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}{LCD\+\_\+\+RST\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\+\_\+\+RST\+\_\+\+PIN}})}

Set LCD RST HIGH 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00069}{69}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a3a9e59fe6cbc558f4fac9e3f6c0f56d7}\label{gpio_8h_a3a9e59fe6cbc558f4fac9e3f6c0f56d7}} 
\index{gpio.h@{gpio.h}!LCD\_RST\_DIR@{LCD\_RST\_DIR}}
\index{LCD\_RST\_DIR@{LCD\_RST\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_RST\_DIR}{LCD\_RST\_DIR}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+RST\+\_\+\+DIR~DDRD}

LCD reset pin direction port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00027}{27}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}\label{gpio_8h_a5619a3df84fc771fa06db1a5055e0e8c}} 
\index{gpio.h@{gpio.h}!LCD\_RST\_OUT@{LCD\_RST\_OUT}}
\index{LCD\_RST\_OUT@{LCD\_RST\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_RST\_OUT}{LCD\_RST\_OUT}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+RST\+\_\+\+OUT~PORTD}

LCD reset pin output port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00030}{30}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}\label{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}} 
\index{gpio.h@{gpio.h}!LCD\_RST\_PIN@{LCD\_RST\_PIN}}
\index{LCD\_RST\_PIN@{LCD\_RST\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{LCD\_RST\_PIN}{LCD\_RST\_PIN}}
{\footnotesize\ttfamily \#define LCD\+\_\+\+RST\+\_\+\+PIN~7}

LCD reset pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00033}{33}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_aca51e1a5333b2e42e6a68eef69feb95c}\label{gpio_8h_aca51e1a5333b2e42e6a68eef69feb95c}} 
\index{gpio.h@{gpio.h}!PS2\_CLOCK\_PIN@{PS2\_CLOCK\_PIN}}
\index{PS2\_CLOCK\_PIN@{PS2\_CLOCK\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_CLOCK\_PIN}{PS2\_CLOCK\_PIN}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+CLOCK\+\_\+\+PIN~2}

Clock pin 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00126}{126}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a68c79028e41dd1dc62aeb13c18c66425}\label{gpio_8h_a68c79028e41dd1dc62aeb13c18c66425}} 
\index{gpio.h@{gpio.h}!PS2\_CLOCK\_PORT\_DIR@{PS2\_CLOCK\_PORT\_DIR}}
\index{PS2\_CLOCK\_PORT\_DIR@{PS2\_CLOCK\_PORT\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_CLOCK\_PORT\_DIR}{PS2\_CLOCK\_PORT\_DIR}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+DIR~DDRB}

Clock pin -\/ Data direction register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00117}{117}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a8cf10dc8c06cc13c0172803614739d7b}\label{gpio_8h_a8cf10dc8c06cc13c0172803614739d7b}} 
\index{gpio.h@{gpio.h}!PS2\_CLOCK\_PORT\_IN@{PS2\_CLOCK\_PORT\_IN}}
\index{PS2\_CLOCK\_PORT\_IN@{PS2\_CLOCK\_PORT\_IN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_CLOCK\_PORT\_IN}{PS2\_CLOCK\_PORT\_IN}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+IN~PINB}

Clock pin -\/ \mbox{\hyperlink{structInput}{Input}} register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00120}{120}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a753bb5bbad08738ae6e1547aa24d6a12}\label{gpio_8h_a753bb5bbad08738ae6e1547aa24d6a12}} 
\index{gpio.h@{gpio.h}!PS2\_CLOCK\_PORT\_OUT@{PS2\_CLOCK\_PORT\_OUT}}
\index{PS2\_CLOCK\_PORT\_OUT@{PS2\_CLOCK\_PORT\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_CLOCK\_PORT\_OUT}{PS2\_CLOCK\_PORT\_OUT}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+OUT~PORTB}

Clock pin -\/ Output register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00123}{123}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a9de0e05d896f00ad46cc166cd0d0146b}\label{gpio_8h_a9de0e05d896f00ad46cc166cd0d0146b}} 
\index{gpio.h@{gpio.h}!PS2\_DATA\_PIN@{PS2\_DATA\_PIN}}
\index{PS2\_DATA\_PIN@{PS2\_DATA\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_DATA\_PIN}{PS2\_DATA\_PIN}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+DATA\+\_\+\+PIN~3}

Data pin 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00142}{142}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a20abb64c66d3ee3910424ee29e95fb92}\label{gpio_8h_a20abb64c66d3ee3910424ee29e95fb92}} 
\index{gpio.h@{gpio.h}!PS2\_DATA\_PORT\_DIR@{PS2\_DATA\_PORT\_DIR}}
\index{PS2\_DATA\_PORT\_DIR@{PS2\_DATA\_PORT\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_DATA\_PORT\_DIR}{PS2\_DATA\_PORT\_DIR}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+DIR~DDRB}

Data pin -\/ Data direction register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00133}{133}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a85a6dfc067aff42f3ff68450bc72e728}\label{gpio_8h_a85a6dfc067aff42f3ff68450bc72e728}} 
\index{gpio.h@{gpio.h}!PS2\_DATA\_PORT\_IN@{PS2\_DATA\_PORT\_IN}}
\index{PS2\_DATA\_PORT\_IN@{PS2\_DATA\_PORT\_IN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_DATA\_PORT\_IN}{PS2\_DATA\_PORT\_IN}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+IN~PINB}

Data pin -\/ \mbox{\hyperlink{structInput}{Input}} register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00136}{136}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a58425b9692faae43a9fc6f40b85d3f01}\label{gpio_8h_a58425b9692faae43a9fc6f40b85d3f01}} 
\index{gpio.h@{gpio.h}!PS2\_DATA\_PORT\_OUT@{PS2\_DATA\_PORT\_OUT}}
\index{PS2\_DATA\_PORT\_OUT@{PS2\_DATA\_PORT\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_DATA\_PORT\_OUT}{PS2\_DATA\_PORT\_OUT}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+OUT~PORTB}

Data pin -\/ Output register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00139}{139}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a34ea49db58f76f1619e460765995f599}\label{gpio_8h_a34ea49db58f76f1619e460765995f599}} 
\index{gpio.h@{gpio.h}!PS2\_EXT\_INTERRUPT@{PS2\_EXT\_INTERRUPT}}
\index{PS2\_EXT\_INTERRUPT@{PS2\_EXT\_INTERRUPT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{PS2\_EXT\_INTERRUPT}{PS2\_EXT\_INTERRUPT}}
{\footnotesize\ttfamily \#define PS2\+\_\+\+EXT\+\_\+\+INTERRUPT~INT0}

Clock pin -\/ External interrupt 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00129}{129}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a5667d96821033d950a439d18376bcc4c}\label{gpio_8h_a5667d96821033d950a439d18376bcc4c}} 
\index{gpio.h@{gpio.h}!SD\_CS\_DIR@{SD\_CS\_DIR}}
\index{SD\_CS\_DIR@{SD\_CS\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SD\_CS\_DIR}{SD\_CS\_DIR}}
{\footnotesize\ttfamily \#define SD\+\_\+\+CS\+\_\+\+DIR~DDRD}

SD card CS direction port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00072}{72}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}\label{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}} 
\index{gpio.h@{gpio.h}!SD\_CS\_OUT@{SD\_CS\_OUT}}
\index{SD\_CS\_OUT@{SD\_CS\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SD\_CS\_OUT}{SD\_CS\_OUT}}
{\footnotesize\ttfamily \#define SD\+\_\+\+CS\+\_\+\+OUT~PORTD}

SD card CS output port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00075}{75}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}\label{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}} 
\index{gpio.h@{gpio.h}!SD\_CS\_PIN@{SD\_CS\_PIN}}
\index{SD\_CS\_PIN@{SD\_CS\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SD\_CS\_PIN}{SD\_CS\_PIN}}
{\footnotesize\ttfamily \#define SD\+\_\+\+CS\+\_\+\+PIN~4}

SD card CS pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00078}{78}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a714114dca347ee9354e449387728a12d}\label{gpio_8h_a714114dca347ee9354e449387728a12d}} 
\index{gpio.h@{gpio.h}!SD\_DESELECT@{SD\_DESELECT}}
\index{SD\_DESELECT@{SD\_DESELECT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SD\_DESELECT}{SD\_DESELECT}}
{\footnotesize\ttfamily \#define SD\+\_\+\+DESELECT~\mbox{\hyperlink{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}{SD\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\+\_\+\+CS\+\_\+\+PIN}})}

Deselect SD card 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00084}{84}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_ad104eec5bf5679ebe86fb494113175dd}\label{gpio_8h_ad104eec5bf5679ebe86fb494113175dd}} 
\index{gpio.h@{gpio.h}!SD\_SELECT@{SD\_SELECT}}
\index{SD\_SELECT@{SD\_SELECT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SD\_SELECT}{SD\_SELECT}}
{\footnotesize\ttfamily \#define SD\+\_\+\+SELECT~\mbox{\hyperlink{gpio_8h_a280638e82114f6935a6b013ff0fb9fcb}{SD\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\+\_\+\+CS\+\_\+\+PIN}})}

Select SD card 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00081}{81}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a21cc6faf5964b9af1b09e8b0ebc83497}\label{gpio_8h_a21cc6faf5964b9af1b09e8b0ebc83497}} 
\index{gpio.h@{gpio.h}!SPI\_DIR@{SPI\_DIR}}
\index{SPI\_DIR@{SPI\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SPI\_DIR}{SPI\_DIR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+DIR~DDRB}

SPI direction port 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00015}{15}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_ab142cc77dfa97010c9d2b616d0992b64}\label{gpio_8h_ab142cc77dfa97010c9d2b616d0992b64}} 
\index{gpio.h@{gpio.h}!SPI\_MISO@{SPI\_MISO}}
\index{SPI\_MISO@{SPI\_MISO}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SPI\_MISO}{SPI\_MISO}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MISO~4}

SPI MISO pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00021}{21}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a7dbebab5f7dd57885adccf6711b13592}\label{gpio_8h_a7dbebab5f7dd57885adccf6711b13592}} 
\index{gpio.h@{gpio.h}!SPI\_MOSI@{SPI\_MOSI}}
\index{SPI\_MOSI@{SPI\_MOSI}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SPI\_MOSI}{SPI\_MOSI}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MOSI~3}

SPI MOSI pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00018}{18}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a750ca7c9b92cfc9e57272ff3a49db48b}\label{gpio_8h_a750ca7c9b92cfc9e57272ff3a49db48b}} 
\index{gpio.h@{gpio.h}!SPI\_SCK@{SPI\_SCK}}
\index{SPI\_SCK@{SPI\_SCK}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{SPI\_SCK}{SPI\_SCK}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCK~5}

SPI SCK pin number 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00024}{24}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_af85dd217ebf23b8c97bb01bba8ca7380}\label{gpio_8h_af85dd217ebf23b8c97bb01bba8ca7380}} 
\index{gpio.h@{gpio.h}!XMEM\_CS\_0\_PIN@{XMEM\_CS\_0\_PIN}}
\index{XMEM\_CS\_0\_PIN@{XMEM\_CS\_0\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_CS\_0\_PIN}{XMEM\_CS\_0\_PIN}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+CS\+\_\+0\+\_\+\+PIN~0}

XMEM bank 0 CS pin 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00093}{93}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a85a60b1c67ca7f06741174f011ad8499}\label{gpio_8h_a85a60b1c67ca7f06741174f011ad8499}} 
\index{gpio.h@{gpio.h}!XMEM\_CS\_1\_PIN@{XMEM\_CS\_1\_PIN}}
\index{XMEM\_CS\_1\_PIN@{XMEM\_CS\_1\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_CS\_1\_PIN}{XMEM\_CS\_1\_PIN}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+CS\+\_\+1\+\_\+\+PIN~1}

XMEM bank 1 CS pin 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00096}{96}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a1722dcdfc0ea1caa011469ed6bf0501d}\label{gpio_8h_a1722dcdfc0ea1caa011469ed6bf0501d}} 
\index{gpio.h@{gpio.h}!XMEM\_CS\_2\_PIN@{XMEM\_CS\_2\_PIN}}
\index{XMEM\_CS\_2\_PIN@{XMEM\_CS\_2\_PIN}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_CS\_2\_PIN}{XMEM\_CS\_2\_PIN}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+CS\+\_\+2\+\_\+\+PIN~2}

XMEM bank 2 CS pin 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00099}{99}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_ac4835049c4ed1d7f3bd58fb89eaec8f1}\label{gpio_8h_ac4835049c4ed1d7f3bd58fb89eaec8f1}} 
\index{gpio.h@{gpio.h}!XMEM\_CS\_DIR@{XMEM\_CS\_DIR}}
\index{XMEM\_CS\_DIR@{XMEM\_CS\_DIR}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_CS\_DIR}{XMEM\_CS\_DIR}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+CS\+\_\+\+DIR~DDRB}

XMEM CS pins direction register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00087}{87}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}\label{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}} 
\index{gpio.h@{gpio.h}!XMEM\_CS\_OUT@{XMEM\_CS\_OUT}}
\index{XMEM\_CS\_OUT@{XMEM\_CS\_OUT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_CS\_OUT}{XMEM\_CS\_OUT}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+CS\+\_\+\+OUT~PORTB}

XMEM CS pins output register 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00090}{90}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a89171c2905e37752be2059880ed9f720}\label{gpio_8h_a89171c2905e37752be2059880ed9f720}} 
\index{gpio.h@{gpio.h}!XMEM\_DESELECT@{XMEM\_DESELECT}}
\index{XMEM\_DESELECT@{XMEM\_DESELECT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_DESELECT}{XMEM\_DESELECT}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+DESELECT(\begin{DoxyParamCaption}\item[{}]{BANK }\end{DoxyParamCaption})~\mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\+\_\+\+CS\+\_\+\+OUT}} $\vert$= (1 $<$$<$ bank)}

Macro to deselect XMEM bank 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00105}{105}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a03d80aa764897ca72e89c1359db06387}\label{gpio_8h_a03d80aa764897ca72e89c1359db06387}} 
\index{gpio.h@{gpio.h}!XMEM\_DESELECT\_ALL@{XMEM\_DESELECT\_ALL}}
\index{XMEM\_DESELECT\_ALL@{XMEM\_DESELECT\_ALL}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_DESELECT\_ALL}{XMEM\_DESELECT\_ALL}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+DESELECT\+\_\+\+ALL}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\_CS\_OUT}}\ |=\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_af85dd217ebf23b8c97bb01bba8ca7380}{XMEM\_CS\_0\_PIN}})\ |\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_a85a60b1c67ca7f06741174f011ad8499}{XMEM\_CS\_1\_PIN}})\ |\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_a1722dcdfc0ea1caa011469ed6bf0501d}{XMEM\_CS\_2\_PIN}})}

\end{DoxyCode}
Deselect all XMEM banks 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00108}{108}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.

\mbox{\Hypertarget{gpio_8h_a43c615a50c44cc38e470b7648df5d609}\label{gpio_8h_a43c615a50c44cc38e470b7648df5d609}} 
\index{gpio.h@{gpio.h}!XMEM\_SELECT@{XMEM\_SELECT}}
\index{XMEM\_SELECT@{XMEM\_SELECT}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{XMEM\_SELECT}{XMEM\_SELECT}}
{\footnotesize\ttfamily \#define XMEM\+\_\+\+SELECT(\begin{DoxyParamCaption}\item[{}]{BANK }\end{DoxyParamCaption})~\mbox{\hyperlink{gpio_8h_af1e7d87d8a6115bad62ccc51754f35d9}{XMEM\+\_\+\+CS\+\_\+\+OUT}} \&= $\sim$(1 $<$$<$ bank)}

Macro to select XMEM bank 

Definition at line \mbox{\hyperlink{gpio_8h_source_l00102}{102}} of file \mbox{\hyperlink{gpio_8h_source}{gpio.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{gpio_8h_a7159e787d0c4fb89346383b7987ab6d3}\label{gpio_8h_a7159e787d0c4fb89346383b7987ab6d3}} 
\index{gpio.h@{gpio.h}!gpio\_configure@{gpio\_configure}}
\index{gpio\_configure@{gpio\_configure}!gpio.h@{gpio.h}}
\doxysubsubsection{\texorpdfstring{gpio\_configure()}{gpio\_configure()}}
{\footnotesize\ttfamily void gpio\+\_\+configure (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Configure all GPIO pins. 

This function is neccessary because multiple peripherals are connected to the SPI bus, so all CS lines need to be driven LOW before SPI initialization. 

Definition at line \mbox{\hyperlink{gpio_8c_source_l00010}{10}} of file \mbox{\hyperlink{gpio_8c_source}{gpio.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00011\ \{}
\DoxyCodeLine{00012\ \ \ \ \ \textcolor{comment}{/*\ LCD\ */}}
\DoxyCodeLine{00013\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a3a9e59fe6cbc558f4fac9e3f6c0f56d7}{LCD\_RST\_DIR}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a9d11073f149e02e0a07937196d1e5a8e}{LCD\_RST\_PIN}});}
\DoxyCodeLine{00014\ \ \ \ \ \mbox{\hyperlink{gpio_8h_aca5d562359b2eb193f4135011fb7f953}{LCD\_CS\_DIR}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a50d72083b1ed4dd0bc2eaabb4a0332c8}{LCD\_CS\_PIN}});}
\DoxyCodeLine{00015\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a2ed960e3ef4b16ed47679e01a6a94803}{LCD\_DC\_DIR}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a402d8ccd0bb0a6cc377222e75b8e050e}{LCD\_DC\_PIN}});}
\DoxyCodeLine{00016\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a00084d10788e0d2c037f5713451c08fc}{LCD\_CS\_1}};}
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \ \ \ \ \textcolor{comment}{/*\ SD\ */}}
\DoxyCodeLine{00019\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a5667d96821033d950a439d18376bcc4c}{SD\_CS\_DIR}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a04d57a6c18b2d5e81f31093e58ed0c62}{SD\_CS\_PIN}});}
\DoxyCodeLine{00020\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a714114dca347ee9354e449387728a12d}{SD\_DESELECT}};}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \ \ \ \ \textcolor{comment}{/*\ XMEM\ */}}
\DoxyCodeLine{00023\ \ \ \ \ \mbox{\hyperlink{gpio_8h_ac4835049c4ed1d7f3bd58fb89eaec8f1}{XMEM\_CS\_DIR}}\ |=}
\DoxyCodeLine{00024\ \ \ \ \ \ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_af85dd217ebf23b8c97bb01bba8ca7380}{XMEM\_CS\_0\_PIN}})\ |}
\DoxyCodeLine{00025\ \ \ \ \ \ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_a85a60b1c67ca7f06741174f011ad8499}{XMEM\_CS\_1\_PIN}})\ |}
\DoxyCodeLine{00026\ \ \ \ \ \ \ \ \ (1\ <<\ \mbox{\hyperlink{gpio_8h_a1722dcdfc0ea1caa011469ed6bf0501d}{XMEM\_CS\_2\_PIN}});}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a03d80aa764897ca72e89c1359db06387}{XMEM\_DESELECT\_ALL}};}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00030\ \ \ \ \ \textcolor{comment}{/*\ KBD\ */}}
\DoxyCodeLine{00031\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a753bb5bbad08738ae6e1547aa24d6a12}{PS2\_CLOCK\_PORT\_OUT}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_aca51e1a5333b2e42e6a68eef69feb95c}{PS2\_CLOCK\_PIN}});}
\DoxyCodeLine{00032\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a58425b9692faae43a9fc6f40b85d3f01}{PS2\_DATA\_PORT\_OUT}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a9de0e05d896f00ad46cc166cd0d0146b}{PS2\_DATA\_PIN}});}
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \ \ \ \ \textcolor{comment}{/*\ SPI\ */}}
\DoxyCodeLine{00035\ \ \ \ \ \mbox{\hyperlink{gpio_8h_a21cc6faf5964b9af1b09e8b0ebc83497}{SPI\_DIR}}\ |=\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a7dbebab5f7dd57885adccf6711b13592}{SPI\_MOSI}})\ |\ (1\ <<\ \mbox{\hyperlink{gpio_8h_a750ca7c9b92cfc9e57272ff3a49db48b}{SPI\_SCK}});}
\DoxyCodeLine{00036\ \}}

\end{DoxyCode}


References \mbox{\hyperlink{gpio_8h_source_l00057}{LCD\+\_\+\+CS\+\_\+1}}, \mbox{\hyperlink{gpio_8h_source_l00036}{LCD\+\_\+\+CS\+\_\+\+DIR}}, \mbox{\hyperlink{gpio_8h_source_l00042}{LCD\+\_\+\+CS\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00045}{LCD\+\_\+\+DC\+\_\+\+DIR}}, \mbox{\hyperlink{gpio_8h_source_l00051}{LCD\+\_\+\+DC\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00027}{LCD\+\_\+\+RST\+\_\+\+DIR}}, \mbox{\hyperlink{gpio_8h_source_l00033}{LCD\+\_\+\+RST\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00126}{PS2\+\_\+\+CLOCK\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00123}{PS2\+\_\+\+CLOCK\+\_\+\+PORT\+\_\+\+OUT}}, \mbox{\hyperlink{gpio_8h_source_l00142}{PS2\+\_\+\+DATA\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00139}{PS2\+\_\+\+DATA\+\_\+\+PORT\+\_\+\+OUT}}, \mbox{\hyperlink{gpio_8h_source_l00072}{SD\+\_\+\+CS\+\_\+\+DIR}}, \mbox{\hyperlink{gpio_8h_source_l00078}{SD\+\_\+\+CS\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00084}{SD\+\_\+\+DESELECT}}, \mbox{\hyperlink{gpio_8h_source_l00015}{SPI\+\_\+\+DIR}}, \mbox{\hyperlink{gpio_8h_source_l00018}{SPI\+\_\+\+MOSI}}, \mbox{\hyperlink{gpio_8h_source_l00024}{SPI\+\_\+\+SCK}}, \mbox{\hyperlink{gpio_8h_source_l00093}{XMEM\+\_\+\+CS\+\_\+0\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00096}{XMEM\+\_\+\+CS\+\_\+1\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00099}{XMEM\+\_\+\+CS\+\_\+2\+\_\+\+PIN}}, \mbox{\hyperlink{gpio_8h_source_l00087}{XMEM\+\_\+\+CS\+\_\+\+DIR}}, and \mbox{\hyperlink{gpio_8h_source_l00108}{XMEM\+\_\+\+DESELECT\+\_\+\+ALL}}.

