# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 10:25:34  November 19, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CPU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY coso
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:25:34  NOVEMBER 19, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AF14 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to reset
set_location_assignment PIN_AE26 -to segments[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[0]
set_location_assignment PIN_AE27 -to segments[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[1]
set_location_assignment PIN_AE28 -to segments[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[2]
set_location_assignment PIN_AG27 -to segments[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[3]
set_location_assignment PIN_AF28 -to segments[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[4]
set_location_assignment PIN_AG28 -to segments[5]
set_location_assignment PIN_AH28 -to segments[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segments
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rst
set_global_assignment -name VERILOG_FILE "Graphic_controller/uart-rx/baudgen_rx.v"
set_global_assignment -name VERILOG_FILE "Graphic_controller/uart-rx/uart_rx.v"
set_global_assignment -name QIP_FILE Graphic_controller/mem_floor.qip
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/ImageComposer_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/ImageComposer_aux_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/ImageComposer_aux.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/ImageComposer.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/H_COUNTER_TB.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/H_COUNTER.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/Graphic_controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/FloorController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/CLOCK_DIVIDER.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/CLK_DIVIDER.sv
set_global_assignment -name QIP_FILE Graphic_controller/mem_score.qip
set_global_assignment -name QIP_FILE Graphic_controller/mem_tank1.qip
set_global_assignment -name QIP_FILE Graphic_controller/mem_tank2.qip
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/WallsController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/vgaController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/VGA_MODULE_TB.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/VGA_MODULE.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/V_COUNTER_TB.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/V_COUNTER.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/TankController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/SpriteController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/SIGNAL_SYNC.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/ScoreController.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/MemoryManager_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE Graphic_controller/MemoryManager.sv
set_global_assignment -name SYSTEMVERILOG_FILE arm.sv
set_global_assignment -name SYSTEMVERILOG_FILE condcheck.sv
set_global_assignment -name SYSTEMVERILOG_FILE condlogic.sv
set_global_assignment -name SYSTEMVERILOG_FILE controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE flopr.sv
set_global_assignment -name SYSTEMVERILOG_FILE flopenr.sv
set_global_assignment -name SYSTEMVERILOG_FILE extend.sv
set_global_assignment -name SYSTEMVERILOG_FILE imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_global_assignment -name SYSTEMVERILOG_FILE adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE mux2_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE mux4_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE mux16_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE mux8_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE imemtb.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbenchCPU.sv
set_global_assignment -name SYSTEMVERILOG_FILE seven_segments.sv
set_global_assignment -name SYSTEMVERILOG_FILE coso.sv
set_location_assignment PIN_F13 -to R[7]
set_location_assignment PIN_E12 -to R[6]
set_location_assignment PIN_D12 -to R[5]
set_location_assignment PIN_C12 -to R[4]
set_location_assignment PIN_B12 -to R[3]
set_location_assignment PIN_E13 -to R[2]
set_location_assignment PIN_C13 -to R[1]
set_location_assignment PIN_A13 -to R[0]
set_location_assignment PIN_E11 -to G[7]
set_location_assignment PIN_F11 -to G[6]
set_location_assignment PIN_G12 -to G[5]
set_location_assignment PIN_G11 -to G[4]
set_location_assignment PIN_G10 -to G[3]
set_location_assignment PIN_H12 -to G[2]
set_location_assignment PIN_J10 -to G[1]
set_location_assignment PIN_J9 -to G[0]
set_location_assignment PIN_J14 -to B[7]
set_location_assignment PIN_G15 -to B[6]
set_location_assignment PIN_F15 -to B[5]
set_location_assignment PIN_H14 -to B[4]
set_location_assignment PIN_F14 -to B[3]
set_location_assignment PIN_H13 -to B[2]
set_location_assignment PIN_G13 -to B[1]
set_location_assignment PIN_B13 -to B[0]
set_location_assignment PIN_B11 -to H_SYNC
set_location_assignment PIN_D11 -to V_SYNC
set_location_assignment PIN_A11 -to vga_clock
set_location_assignment PIN_C10 -to SYNC_N
set_location_assignment PIN_F10 -to v_en
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGA_MODULE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGA_MODULE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity VGA_MODULE -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGA_MODULE -section_id Top
set_location_assignment PIN_AA14 -to btn_confirm_i
set_location_assignment PIN_AA15 -to btn_i
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity TecTacToe -section_id Top
set_location_assignment PIN_V16 -to leds[0]
set_location_assignment PIN_W16 -to leds[1]
set_location_assignment PIN_V17 -to leds[2]
set_location_assignment PIN_V18 -to leds[3]
set_location_assignment PIN_W17 -to leds[4]
set_location_assignment PIN_W19 -to leds[5]
set_location_assignment PIN_Y19 -to leds[6]
set_location_assignment PIN_W20 -to leds[7]
set_location_assignment PIN_AA21 -to rx
set_location_assignment PIN_W21 -to rx_led
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rx_led
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top