
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000393                       # Number of seconds simulated
sim_ticks                                   392503500                       # Number of ticks simulated
final_tick                                  392503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292253                       # Simulator instruction rate (inst/s)
host_op_rate                                   294562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27565135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                    14.24                       # Real time elapsed on the host
sim_insts                                     4161425                       # Number of instructions simulated
sim_ops                                       4194304                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             152256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2379                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          91474344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         292522232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3098062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            815279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             387909917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     91474344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3098062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94572405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         91474344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        292522232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3098062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           815279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            387909917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 152256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  152256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     392464000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    537.828571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.179658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.149646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58     20.71%     20.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     18.93%     39.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.93%     48.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.93%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.57%     56.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.14%     58.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.79%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.79%     61.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          107     38.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          280                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14884750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59491000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6256.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25006.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       387.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    387.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     164970.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1375920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   750750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9906000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             25428000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62970750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            178506000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              278937420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            716.009010                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    296408250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80178000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8260200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             25428000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             64333620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            177302250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              276399090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.518372                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    294155500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82417000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 156636                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           154037                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3276                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              153885                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 150137                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.564415                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    951                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  24                       # Number of system calls
system.cpu0.numCycles                          785008                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            299289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2199898                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     156636                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            151088                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       437610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6685                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   285260                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  727                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            740247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.018189                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.650610                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  429209     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4881      0.66%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5783      0.78%     59.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1219      0.16%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7864      1.06%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     993      0.13%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5165      0.70%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  134374     18.15%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  150759     20.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              740247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.199534                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.802389                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  267917                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               165073                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   288613                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                15648                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2996                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1169                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2225788                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1347                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2996                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  275915                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4215                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7774                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   296168                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               153179                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2206440                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3517                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 23522                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                121356                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2876620                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             10905390                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3649940                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2808863                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   67757                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               135                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           135                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    94216                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              548056                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              52624                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4772                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             548                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2187910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                281                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2176871                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               89                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          36022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       103435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            96                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       740247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.940736                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.670127                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             153279     20.71%     20.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             136076     18.38%     39.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              85922     11.61%     50.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             124316     16.79%     67.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              78482     10.60%     78.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              23768      3.21%     81.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              16411      2.22%     83.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              11175      1.51%     85.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             110818     14.97%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         740247                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    302      0.49%      0.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 60280     98.57%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   375      0.61%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  195      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1176325     54.04%     54.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              401724     18.45%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              547128     25.13%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              51691      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2176871                       # Type of FU issued
system.cpu0.iq.rate                          2.773056                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      61152                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.028092                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5155168                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2224261                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2165864                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2237989                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             140                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        11768                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1643                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          171                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2996                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3012                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  759                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2188198                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              248                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               548056                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               52624                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    33                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  719                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2406                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          661                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3067                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2173275                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               545064                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3596                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      596550                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  150122                       # Number of branches executed
system.cpu0.iew.exec_stores                     51486                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.768475                       # Inst execution rate
system.cpu0.iew.wb_sent                       2166755                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2165892                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1753441                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  2480359                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.759070                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.706930                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          36042                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2930                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       735136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.927579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.166465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       224131     30.49%     30.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       198029     26.94%     57.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        27816      3.78%     61.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         6573      0.89%     62.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        12792      1.74%     63.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        91425     12.44%     76.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        10004      1.36%     77.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4456      0.61%     78.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       159910     21.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       735136                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2121609                       # Number of instructions committed
system.cpu0.commit.committedOps               2152169                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        587269                       # Number of memory references committed
system.cpu0.commit.loads                       536288                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    148791                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2003943                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 317                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1163441     54.06%     54.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         401456     18.65%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         536288     24.92%     97.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         50981      2.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2152169                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               159910                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     2763228                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4381553                       # The number of ROB writes
system.cpu0.timesIdled                            444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2121609                       # Number of Instructions Simulated
system.cpu0.committedOps                      2152169                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.370006                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.370006                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.702659                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.702659                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 3574583                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1950895                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8135363                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  874037                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 593765                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             7134                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          914.785502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             528872                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8158                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.828634                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70649250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   914.785502                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.893345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.893345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1199039                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1199039                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       521496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         521496                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7180                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       528676                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          528676                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       528681                       # number of overall hits
system.cpu0.dcache.overall_hits::total         528681                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23000                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23000                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        43648                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        43648                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        66648                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66648                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        66649                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66649                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    238124728                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    238124728                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2104550545                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2104550545                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2342675273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2342675273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2342675273                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2342675273                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       544496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       544496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        50828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       595324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       595324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       595330                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       595330                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.042241                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042241                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.858739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.858739                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.111952                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.111952                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.111953                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.111953                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10353.249043                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10353.249043                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48216.425609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48216.425609                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 35149.971087                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35149.971087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 35149.443698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35149.443698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5442                       # number of writebacks
system.cpu0.dcache.writebacks::total             5442                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        19323                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19323                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        39127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39127                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        58450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        58450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        58450                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        58450                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3677                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4521                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4521                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         8198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         8199                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8199                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     52071765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52071765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    157886225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    157886225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    209957990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    209957990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    210034240                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    210034240                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.088947                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.088947                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.013771                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013771                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.013772                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013772                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14161.480827                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14161.480827                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 34922.854457                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34922.854457                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25610.879483                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25610.879483                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25617.055739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25617.055739                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.078998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             284378                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              655                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           434.164885                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.078998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.679842                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679842                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           571175                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          571175                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       284378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         284378                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       284378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          284378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       284378                       # number of overall hits
system.cpu0.icache.overall_hits::total         284378                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          882                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          882                       # number of overall misses
system.cpu0.icache.overall_misses::total          882                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     57961247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57961247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     57961247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57961247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     57961247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57961247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       285260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       285260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       285260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       285260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       285260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       285260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003092                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003092                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003092                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003092                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003092                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003092                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65715.699546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65715.699546                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65715.699546                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65715.699546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65715.699546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65715.699546                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          225                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          225                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          657                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          657                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          657                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          657                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     45103503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     45103503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     45103503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     45103503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     45103503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     45103503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002303                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002303                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002303                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002303                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68650.689498                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68650.689498                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68650.689498                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68650.689498                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68650.689498                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68650.689498                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 148054                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           147786                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2195                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              142964                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 141508                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.981562                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    119                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          559152                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            272369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2091330                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     148054                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            141627                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       282993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4419                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   271152                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            557579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.756060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.764536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  275987     49.50%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2211      0.40%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      95      0.02%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      65      0.01%     49.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2100      0.38%     50.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      60      0.01%     50.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     120      0.02%     50.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  133244     23.90%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  143697     25.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              557579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.264783                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.740182                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  270474                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3586                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   279702                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1638                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2178                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 108                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2093340                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2178                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  273187                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    314                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           719                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   278619                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2561                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2076595                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   792                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1193                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            2780825                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             10240836                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3437689                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              2735204                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   45606                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                14                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            14                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7583                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              547728                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6709                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4268                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              47                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2061383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2057755                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               13                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          19282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        62783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       557579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.690517                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.611188                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              14121      2.53%      2.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             130305     23.37%     25.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              38389      6.88%     32.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             196804     35.30%     68.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              27695      4.97%     73.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               9734      1.75%     74.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               5968      1.07%     75.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              11502      2.06%     77.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             123061     22.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         557579                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   4473      4.51%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 94642     95.39%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    81      0.08%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1110494     53.97%     53.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              393220     19.11%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              547522     26.61%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6519      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2057755                       # Type of FU issued
system.cpu1.iq.rate                          3.680135                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      99220                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.048218                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           4772322                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2080710                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2048571                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2156975                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              34                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         8888                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          246                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2178                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    308                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2061420                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               547728                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6709                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2093                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2171                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2054838                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               545295                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2917                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      551804                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  145392                       # Number of branches executed
system.cpu1.iew.exec_stores                      6509                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.674918                       # Inst execution rate
system.cpu1.iew.wb_sent                       2048759                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2048571                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1730641                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2321538                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.663710                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.745472                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          19212                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2164                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       555092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.678913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.030814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        29241      5.27%      5.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       243091     43.79%     49.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        13790      2.48%     51.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         5505      0.99%     52.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1243      0.22%     52.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       111588     20.10%     72.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4687      0.84%     73.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3661      0.66%     74.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       142286     25.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       555092                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2039816                       # Number of instructions committed
system.cpu1.commit.committedOps               2042135                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        545303                       # Number of memory references committed
system.cpu1.commit.loads                       538840                       # Number of loads committed
system.cpu1.commit.membars                         16                       # Number of memory barriers committed
system.cpu1.commit.branches                    145281                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1896902                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  32                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1103613     54.04%     54.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393219     19.26%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         538840     26.39%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6463      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2042135                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               142286                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     2474062                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4125253                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      225855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2039816                       # Number of Instructions Simulated
system.cpu1.committedOps                      2042135                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.274119                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.274119                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.648053                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.648053                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3400286                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1876759                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  7782159                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  865441                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 552275                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5494                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          473.154598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             533957                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            84.984402                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   473.154598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.462065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.462065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1109686                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1109686                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       531557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         531557                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2394                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       533951                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          533951                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       533953                       # number of overall hits
system.cpu1.dcache.overall_hits::total         533953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        13652                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13652                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4063                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        17715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        17719                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17719                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     68540756                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     68540756                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     54653000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54653000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    123193756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    123193756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    123193756                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    123193756                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       545209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       545209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       551666                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       551666                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       551672                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       551672                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025040                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025040                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.629240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.629240                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032119                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032119                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5020.565192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5020.565192                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13451.390598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13451.390598                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  6954.205814                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6954.205814                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  6952.635928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6952.635928                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     1.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2211                       # number of writebacks
system.cpu1.dcache.writebacks::total             2211                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         9355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9355                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2033                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2033                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        11388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        11388                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11388                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4297                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2030                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6327                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6327                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6330                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6330                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13512750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13512750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     23592500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23592500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     37105250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     37105250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     37130750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     37130750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.314387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.314387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011474                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3144.693973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3144.693973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11621.921182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11621.921182                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5864.588272                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5864.588272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5865.837283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5865.837283                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           30.625422                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             271088                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5213.230769                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    30.625422                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.059815                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.059815                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           542356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          542356                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       271088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         271088                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       271088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          271088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       271088                       # number of overall hits
system.cpu1.icache.overall_hits::total         271088                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2714742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2714742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2714742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2714742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2714742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2714742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       271152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       271152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       271152                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       271152                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       271152                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       271152                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000236                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000236                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42417.843750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42417.843750                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42417.843750                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42417.843750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42417.843750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42417.843750                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2100006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2100006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2100006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2100006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2100006                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2100006                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40384.730769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40384.730769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40384.730769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40384.730769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40384.730769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40384.730769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1306.236413                       # Cycle average of tags in use
system.l2.tags.total_refs                        9821                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.334601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      705.636160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       482.228666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       107.664375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        10.699078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.008135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.039863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1440                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056183                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    158653                       # Number of tag accesses
system.l2.tags.data_accesses                   158653                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  93                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3477                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 265                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3862                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7653                       # number of Writeback hits
system.l2.Writeback_hits::total                  7653                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              2816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4838                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2287                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8700                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  93                       # number of overall hits
system.l2.overall_hits::cpu0.data                6293                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data                2287                       # number of overall hits
system.l2.overall_hits::total                    8700                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               564                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               142                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   733                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1672                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                564                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1810                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2405                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               564                       # number of overall misses
system.l2.overall_misses::cpu0.data              1810                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2405                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     43465500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11910000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1762000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       140750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57278250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       219493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       219493                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    122925750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     123230250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43465500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    134835750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       445250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        180508500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43465500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    134835750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1762000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       445250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       180508500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            3619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4595                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7653                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7653                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               27                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          4484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6510                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11105                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11105                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.858447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.039237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.480769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.007491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.159521                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.371989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.001974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.256836                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.858447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.223374                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.480769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002617                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216569                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.858447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.223374                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.480769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002617                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216569                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77066.489362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83873.239437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        70480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        70375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78142.223738                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 10452.047619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10452.047619                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73696.492806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73702.302632                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77066.489362                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74494.889503                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        70480                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 74208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75055.509356                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77066.489362                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74494.889503                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        70480                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 74208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75055.509356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 25                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              708                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2380                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     36394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9024500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1199500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46688500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       372521                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       372521                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    102119250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102373250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     36394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    111143750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1199500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    149061750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     36394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    111143750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1199500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    149061750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.855403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.034816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.365385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.003745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.154081                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.371989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.001974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.256836                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.855403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.221399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.365385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.002181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214318                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.855403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.221399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.365385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.002181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214318                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64758.007117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 71623.015873                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63131.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65944.209040                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17739.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17739.095238                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61222.571942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61228.020335                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64758.007117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61953.037904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63131.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        64900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62630.987395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64758.007117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61953.037904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63131.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        64900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62630.987395                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 707                       # Transaction distribution
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1672                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               24                       # Total snoops (count)
system.membus.snoop_fanout::samples              2424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2424                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2647000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12579729                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               8692                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              8690                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7653                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              49                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        21787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       866880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       288256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1200384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4123                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            22909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22909    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22909                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19108498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1086497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12652755                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82994                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           9497750                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
