# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property gatecellname 2
property showpinname 2
property boxminwidth 50
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD_X0 v HIERBOX port a0 in port a1 in port a2 in port a3 in port QPLL0 in port QPLL1 in port RECCLK_clk0 out port RECCLK_clk1 out
load symbol QUAD_X1 v HIERBOX port a0 out port a1 out port a2 out port a3 out port QPLL0 out port QPLL1 out port RECCLK_clk0 in port RECCLK_clk1 in
load symbol CPLL_X0 syn BOX port A in port B out text CPLL -cc 25 0 12
load symbol CPLL_X1 syn BOX port A out port B in text CPLL -cc 25 0 12
load symbol QPLL0_X0 syn BOX port A in port B out text QPLL0 -cc 25 0 12
load symbol QPLL0_X1 syn BOX port A out port B in text QPLL0 -cc 25 0 12
load symbol QPLL1_X0 syn BOX port A in port B out text QPLL1 -cc 25 0 12
load symbol QPLL1_X1 syn BOX port A out port B in text QPLL1 -cc 25 0 12
load inst QuadX0Y4 QUAD_X0 v -pg 1 -y 1 -x 2000 -autohide -attr @cell QuadX0Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL0 } -attr @name {}
attribute {pin QuadX0Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL1 } -attr @name {}
attribute {pin QuadX0Y4 a0 } -attr @name {}
attribute {hierPin QuadX0Y4 a0 } -attr @name {}
attribute {pin QuadX0Y4 a1 } -attr @name {}
attribute {hierPin QuadX0Y4 a1 } -attr @name {}
attribute {pin QuadX0Y4 a2 } -attr @name {}
attribute {hierPin QuadX0Y4 a2 } -attr @name {}
attribute {pin QuadX0Y4 a3 } -attr @name {}
attribute {hierPin QuadX0Y4 a3 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y19 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y19 A} -attr @name {}
attribute {pin cpll.X0Y19 B} -attr @name {}
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
load symbol X0Y19 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y19 X0Y19 syn -hier QuadX0Y4 -pg 1 -y 2 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
load inst cpll.X0Y18 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y18 A} -attr @name {}
attribute {pin cpll.X0Y18 B} -attr @name {}
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
load symbol X0Y18 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y18 X0Y18 syn -hier QuadX0Y4 -pg 1 -y 87 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y4 QPLL0_X0 syn -hier QuadX0Y4 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y4 QPLL1_X0 syn -hier QuadX0Y4 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
load inst cpll.X0Y17 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y17 A} -attr @name {}
attribute {pin cpll.X0Y17 B} -attr @name {}
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
load symbol X0Y17 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y17 X0Y17 syn -hier QuadX0Y4 -pg 1 -y 342 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
load inst cpll.X0Y16 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 427 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y16 A} -attr @name {}
attribute {pin cpll.X0Y16 B} -attr @name {}
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
load symbol X0Y16 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y16 X0Y16 syn -hier QuadX0Y4 -pg 1 -y 427 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
load port QuadX0Y4_clk0 in -pg 1 -y 141 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y4_clk1 in -pg 1 -y 311 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y3 QUAD_X0 v -pg 1 -y 563 -x 2000 -autohide -attr @cell QuadX0Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL0 } -attr @name {}
attribute {pin QuadX0Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL1 } -attr @name {}
attribute {pin QuadX0Y3 a0 } -attr @name {}
attribute {hierPin QuadX0Y3 a0 } -attr @name {}
attribute {pin QuadX0Y3 a1 } -attr @name {}
attribute {hierPin QuadX0Y3 a1 } -attr @name {}
attribute {pin QuadX0Y3 a2 } -attr @name {}
attribute {hierPin QuadX0Y3 a2 } -attr @name {}
attribute {pin QuadX0Y3 a3 } -attr @name {}
attribute {hierPin QuadX0Y3 a3 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y15 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 564 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y15 A} -attr @name {}
attribute {pin cpll.X0Y15 B} -attr @name {}
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
load symbol X0Y15 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y15 X0Y15 syn -hier QuadX0Y3 -pg 1 -y 564 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
load inst cpll.X0Y14 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 649 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y14 A} -attr @name {}
attribute {pin cpll.X0Y14 B} -attr @name {}
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
load symbol X0Y14 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y14 X0Y14 syn -hier QuadX0Y3 -pg 1 -y 649 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y3 QPLL0_X0 syn -hier QuadX0Y3 -pg 1 -y 734 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y3 QPLL1_X0 syn -hier QuadX0Y3 -pg 1 -y 819 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
load inst cpll.X0Y13 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 904 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y13 A} -attr @name {}
attribute {pin cpll.X0Y13 B} -attr @name {}
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
load symbol X0Y13 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y13 X0Y13 syn -hier QuadX0Y3 -pg 1 -y 904 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
load inst cpll.X0Y12 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 989 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y12 A} -attr @name {}
attribute {pin cpll.X0Y12 B} -attr @name {}
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
load symbol X0Y12 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y12 X0Y12 syn -hier QuadX0Y3 -pg 1 -y 989 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
load port QuadX0Y3_clk0 in -pg 1 -y 703 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y3_clk1 in -pg 1 -y 873 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX1Y4 QUAD_X1 v -pg 1 -y 1 -x 12000 -autohide -attr @cell QuadX1Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL0 } -attr @name {}
attribute {pin QuadX1Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL1 } -attr @name {}
attribute {pin QuadX1Y4 a0 } -attr @name {}
attribute {hierPin QuadX1Y4 a0 } -attr @name {}
attribute {pin QuadX1Y4 a1 } -attr @name {}
attribute {hierPin QuadX1Y4 a1 } -attr @name {}
attribute {pin QuadX1Y4 a2 } -attr @name {}
attribute {hierPin QuadX1Y4 a2 } -attr @name {}
attribute {pin QuadX1Y4 a3 } -attr @name {}
attribute {hierPin QuadX1Y4 a3 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y19 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y19 A} -attr @name {}
attribute {pin cpll.X1Y19 B} -attr @name {}
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
load symbol X1Y19 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y19 X1Y19 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
load inst cpll.X1Y18 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y18 A} -attr @name {}
attribute {pin cpll.X1Y18 B} -attr @name {}
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
load symbol X1Y18 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y18 X1Y18 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y4 QPLL0_X1 syn -hier QuadX1Y4 -pg 1 -y 172 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y4 QPLL1_X1 syn -hier QuadX1Y4 -pg 1 -y 257 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
load inst cpll.X1Y17 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y17 A} -attr @name {}
attribute {pin cpll.X1Y17 B} -attr @name {}
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
load symbol X1Y17 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y17 X1Y17 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
load inst cpll.X1Y16 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y16 A} -attr @name {}
attribute {pin cpll.X1Y16 B} -attr @name {}
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
load symbol X1Y16 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y16 X1Y16 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
load port QuadX1Y4_clk0 out -pg 1 -y 141 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y4_clk1 out -pg 1 -y 311 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y3 QUAD_X1 v -pg 1 -y 563 -x 12000 -autohide -attr @cell QuadX1Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL0 } -attr @name {}
attribute {pin QuadX1Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL1 } -attr @name {}
attribute {pin QuadX1Y3 a0 } -attr @name {}
attribute {hierPin QuadX1Y3 a0 } -attr @name {}
attribute {pin QuadX1Y3 a1 } -attr @name {}
attribute {hierPin QuadX1Y3 a1 } -attr @name {}
attribute {pin QuadX1Y3 a2 } -attr @name {}
attribute {hierPin QuadX1Y3 a2 } -attr @name {}
attribute {pin QuadX1Y3 a3 } -attr @name {}
attribute {hierPin QuadX1Y3 a3 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y15 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y15 A} -attr @name {}
attribute {pin cpll.X1Y15 B} -attr @name {}
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
load symbol X1Y15 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y15 X1Y15 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
load inst cpll.X1Y14 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y14 A} -attr @name {}
attribute {pin cpll.X1Y14 B} -attr @name {}
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
load symbol X1Y14 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y14 X1Y14 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y3 QPLL0_X1 syn -hier QuadX1Y3 -pg 1 -y 734 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y3 QPLL1_X1 syn -hier QuadX1Y3 -pg 1 -y 819 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
load inst cpll.X1Y13 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y13 A} -attr @name {}
attribute {pin cpll.X1Y13 B} -attr @name {}
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
load symbol X1Y13 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y13 X1Y13 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
load inst cpll.X1Y12 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y12 A} -attr @name {}
attribute {pin cpll.X1Y12 B} -attr @name {}
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
load symbol X1Y12 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y12 X1Y12 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
load port QuadX1Y3_clk0 out -pg 1 -y 703 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y3_clk1 out -pg 1 -y 873 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y2 QUAD_X1 v -pg 1 -y 1125 -x 12000 -autohide -attr @cell QuadX1Y2 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y2 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL0 } -attr @name {}
attribute {pin QuadX1Y2 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL1 } -attr @name {}
attribute {pin QuadX1Y2 a0 } -attr @name {}
attribute {hierPin QuadX1Y2 a0 } -attr @name {}
attribute {pin QuadX1Y2 a1 } -attr @name {}
attribute {hierPin QuadX1Y2 a1 } -attr @name {}
attribute {pin QuadX1Y2 a2 } -attr @name {}
attribute {hierPin QuadX1Y2 a2 } -attr @name {}
attribute {pin QuadX1Y2 a3 } -attr @name {}
attribute {hierPin QuadX1Y2 a3 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y11 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y11 A} -attr @name {}
attribute {pin cpll.X1Y11 B} -attr @name {}
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
load symbol X1Y11 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y11 X1Y11 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
load inst cpll.X1Y10 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y10 A} -attr @name {}
attribute {pin cpll.X1Y10 B} -attr @name {}
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
load symbol X1Y10 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y10 X1Y10 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y2 QPLL0_X1 syn -hier QuadX1Y2 -pg 1 -y 1296 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y2 QPLL1_X1 syn -hier QuadX1Y2 -pg 1 -y 1381 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
load inst cpll.X1Y9 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y9 A} -attr @name {}
attribute {pin cpll.X1Y9 B} -attr @name {}
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
load symbol X1Y9 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y9 X1Y9 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
load inst cpll.X1Y8 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y8 A} -attr @name {}
attribute {pin cpll.X1Y8 B} -attr @name {}
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
load symbol X1Y8 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y8 X1Y8 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
load port QuadX1Y2_clk0 out -pg 1 -y 1265 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y2_clk1 out -pg 1 -y 1435 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y1 QUAD_X1 v -pg 1 -y 1687 -x 12000 -autohide -attr @cell QuadX1Y1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y1 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL0 } -attr @name {}
attribute {pin QuadX1Y1 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL1 } -attr @name {}
attribute {pin QuadX1Y1 a0 } -attr @name {}
attribute {hierPin QuadX1Y1 a0 } -attr @name {}
attribute {pin QuadX1Y1 a1 } -attr @name {}
attribute {hierPin QuadX1Y1 a1 } -attr @name {}
attribute {pin QuadX1Y1 a2 } -attr @name {}
attribute {hierPin QuadX1Y1 a2 } -attr @name {}
attribute {pin QuadX1Y1 a3 } -attr @name {}
attribute {hierPin QuadX1Y1 a3 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y7 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y7 A} -attr @name {}
attribute {pin cpll.X1Y7 B} -attr @name {}
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
load symbol X1Y7 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y7 X1Y7 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
load inst cpll.X1Y6 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y6 A} -attr @name {}
attribute {pin cpll.X1Y6 B} -attr @name {}
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
load symbol X1Y6 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y6 X1Y6 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y1 QPLL0_X1 syn -hier QuadX1Y1 -pg 1 -y 1858 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y1 QPLL1_X1 syn -hier QuadX1Y1 -pg 1 -y 1943 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
load inst cpll.X1Y5 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y5 A} -attr @name {}
attribute {pin cpll.X1Y5 B} -attr @name {}
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
load symbol X1Y5 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y5 X1Y5 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
load inst cpll.X1Y4 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y4 A} -attr @name {}
attribute {pin cpll.X1Y4 B} -attr @name {}
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
load symbol X1Y4 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y4 X1Y4 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
load port QuadX1Y1_clk0 out -pg 1 -y 1827 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y1_clk1 out -pg 1 -y 1997 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y0 QUAD_X1 v -pg 1 -y 2249 -x 12000 -autohide -attr @cell QuadX1Y0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y0 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL0 } -attr @name {}
attribute {pin QuadX1Y0 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL1 } -attr @name {}
attribute {pin QuadX1Y0 a0 } -attr @name {}
attribute {hierPin QuadX1Y0 a0 } -attr @name {}
attribute {pin QuadX1Y0 a1 } -attr @name {}
attribute {hierPin QuadX1Y0 a1 } -attr @name {}
attribute {pin QuadX1Y0 a2 } -attr @name {}
attribute {hierPin QuadX1Y0 a2 } -attr @name {}
attribute {pin QuadX1Y0 a3 } -attr @name {}
attribute {hierPin QuadX1Y0 a3 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y3 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y3 A} -attr @name {}
attribute {pin cpll.X1Y3 B} -attr @name {}
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
load symbol X1Y3 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y3 X1Y3 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
load inst cpll.X1Y2 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y2 A} -attr @name {}
attribute {pin cpll.X1Y2 B} -attr @name {}
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
load symbol X1Y2 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y2 X1Y2 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y0 QPLL0_X1 syn -hier QuadX1Y0 -pg 1 -y 2420 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y0 QPLL1_X1 syn -hier QuadX1Y0 -pg 1 -y 2505 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
load inst cpll.X1Y1 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y1 A} -attr @name {}
attribute {pin cpll.X1Y1 B} -attr @name {}
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
load symbol X1Y1 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y1 X1Y1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
load inst cpll.X1Y0 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y0 A} -attr @name {}
attribute {pin cpll.X1Y0 B} -attr @name {}
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
load symbol X1Y0 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y0 X1Y0 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
load port QuadX1Y0_clk0 out -pg 1 -y 2389 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y0_clk1 out -pg 1 -y 2559 -x 12001 -attr @fillcolor #3a5fcd
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
increment -const
load net net.clk.QuadX1Y0_clk1 -port QuadX1Y0_clk1 -pin QuadX1Y0 QPLL1
load net net.quad.QPLL1.QuadX1Y0 -hierPin QuadX1Y0 QPLL1 -pin QPLL1.QuadX1Y0 A
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 TX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 RX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  1849.06
# Split Pages 91 Comps, 3 Nets 0 NetBundles 0 CGraphics                 1849.06
# KwayPart started for 91 comps, 3 nets                                 1849.06
# Init done: 1 nodes (1 locked nodes), 0 edges                          1849.06
# Startpart done: 1 parts                                               1849.06
# KwayPart done                                                         1849.06
# End of Split Pages: 1 pages                                           1849.06
# End of Split Pages                                                    1849.06
# Generating Regions for Page 1:   91 Comps,    3 Nets                  1849.06
# Analyze                                                               1849.06
# Levelize                                                              1849.06
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.06
# Nets                                                                  1849.06
# Place                                                                 1849.06
# PlaceNets                                                             1849.06
# SpaceY                                                                1849.06
# Track                                                                 1849.06
# SpaceX                                                                1849.06
# Wire                                                                  1849.06
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.06
# End of doGenerate                                                     1849.06
# Analyze                                                               1849.06
# Levelize                                                              1849.06
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.06
# Nets                                                                  1849.06
# Place                                                                 1849.06
# PlaceNets                                                             1849.06
# SpaceY                                                                1849.06
# Track                                                                 1849.06
# SpaceX                                                                1849.06
# Wire                                                                  1849.06
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.06
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.11
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.11
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 2 nets, 2 ch, wire: 10-->10 (0 with wbits)               1849.11
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.11
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1849.11
# End of doGenerate                                                     1849.11
# Analyze                                                               1849.11
# Levelize                                                              1849.11
# End of LevelAssign mode=I, 3 Levels, 21 Comps, limit=30000            1849.11
# Nets                                                                  1849.11
# Place                                                                 1849.11
# PlaceNets                                                             1849.11
# SpaceY                                                                1849.11
# Track                                                                 1849.11
# SpaceX                                                                1849.11
# Wire                                                                  1849.11
# End of Wire: 1 nets, 1 ch, wire: 4-->4 (0 with wbits)                 1849.11
# End of doGenerate                                                     1849.11
# End of Generating Regions for Page 1                                  1849.11
scrollpos 180 1120
zoom -x 0 -y 0 0.6
scrollpos 135 840
#R 0.6
#CMD scrollpos 0 0
scrollpos 0 0
selection -itemized {inst GT.X1Y0}
center_objects -itemized {inst GT.X1Y0}
scrollpos 132 1605
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD_X0 v HIERBOX port a0 in port a1 in port a2 in port a3 in port QPLL0 in port QPLL1 in port RECCLK_clk0 out port RECCLK_clk1 out
load symbol QUAD_X1 v HIERBOX port a0 out port a1 out port a2 out port a3 out port QPLL0 out port QPLL1 out port RECCLK_clk0 in port RECCLK_clk1 in
load symbol CPLL_X0 syn BOX port A in port B out text CPLL -cc 25 0 12
load symbol CPLL_X1 syn BOX port A out port B in text CPLL -cc 25 0 12
load symbol QPLL0_X0 syn BOX port A in port B out text QPLL0 -cc 25 0 12
load symbol QPLL0_X1 syn BOX port A out port B in text QPLL0 -cc 25 0 12
load symbol QPLL1_X0 syn BOX port A in port B out text QPLL1 -cc 25 0 12
load symbol QPLL1_X1 syn BOX port A out port B in text QPLL1 -cc 25 0 12
load inst QuadX0Y4 QUAD_X0 v -pg 1 -y 1 -x 2000 -autohide -attr @cell QuadX0Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL0 } -attr @name {}
attribute {pin QuadX0Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL1 } -attr @name {}
attribute {pin QuadX0Y4 a0 } -attr @name {}
attribute {hierPin QuadX0Y4 a0 } -attr @name {}
attribute {pin QuadX0Y4 a1 } -attr @name {}
attribute {hierPin QuadX0Y4 a1 } -attr @name {}
attribute {pin QuadX0Y4 a2 } -attr @name {}
attribute {hierPin QuadX0Y4 a2 } -attr @name {}
attribute {pin QuadX0Y4 a3 } -attr @name {}
attribute {hierPin QuadX0Y4 a3 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y19 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y19 A} -attr @name {}
attribute {pin cpll.X0Y19 B} -attr @name {}
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
load symbol X0Y19 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y19 X0Y19 syn -hier QuadX0Y4 -pg 1 -y 2 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
load inst cpll.X0Y18 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y18 A} -attr @name {}
attribute {pin cpll.X0Y18 B} -attr @name {}
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
load symbol X0Y18 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y18 X0Y18 syn -hier QuadX0Y4 -pg 1 -y 87 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y4 QPLL0_X0 syn -hier QuadX0Y4 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y4 QPLL1_X0 syn -hier QuadX0Y4 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
load inst cpll.X0Y17 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y17 A} -attr @name {}
attribute {pin cpll.X0Y17 B} -attr @name {}
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
load symbol X0Y17 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y17 X0Y17 syn -hier QuadX0Y4 -pg 1 -y 342 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
load inst cpll.X0Y16 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 427 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y16 A} -attr @name {}
attribute {pin cpll.X0Y16 B} -attr @name {}
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
load symbol X0Y16 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y16 X0Y16 syn -hier QuadX0Y4 -pg 1 -y 427 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
load port QuadX0Y4_clk0 in -pg 1 -y 141 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y4_clk1 in -pg 1 -y 311 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y3 QUAD_X0 v -pg 1 -y 563 -x 2000 -autohide -attr @cell QuadX0Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL0 } -attr @name {}
attribute {pin QuadX0Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL1 } -attr @name {}
attribute {pin QuadX0Y3 a0 } -attr @name {}
attribute {hierPin QuadX0Y3 a0 } -attr @name {}
attribute {pin QuadX0Y3 a1 } -attr @name {}
attribute {hierPin QuadX0Y3 a1 } -attr @name {}
attribute {pin QuadX0Y3 a2 } -attr @name {}
attribute {hierPin QuadX0Y3 a2 } -attr @name {}
attribute {pin QuadX0Y3 a3 } -attr @name {}
attribute {hierPin QuadX0Y3 a3 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y15 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 564 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y15 A} -attr @name {}
attribute {pin cpll.X0Y15 B} -attr @name {}
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
load symbol X0Y15 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y15 X0Y15 syn -hier QuadX0Y3 -pg 1 -y 564 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
load inst cpll.X0Y14 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 649 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y14 A} -attr @name {}
attribute {pin cpll.X0Y14 B} -attr @name {}
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
load symbol X0Y14 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y14 X0Y14 syn -hier QuadX0Y3 -pg 1 -y 649 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y3 QPLL0_X0 syn -hier QuadX0Y3 -pg 1 -y 734 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y3 QPLL1_X0 syn -hier QuadX0Y3 -pg 1 -y 819 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
load inst cpll.X0Y13 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 904 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y13 A} -attr @name {}
attribute {pin cpll.X0Y13 B} -attr @name {}
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
load symbol X0Y13 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y13 X0Y13 syn -hier QuadX0Y3 -pg 1 -y 904 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
load inst cpll.X0Y12 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 989 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y12 A} -attr @name {}
attribute {pin cpll.X0Y12 B} -attr @name {}
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
load symbol X0Y12 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y12 X0Y12 syn -hier QuadX0Y3 -pg 1 -y 989 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
load port QuadX0Y3_clk0 in -pg 1 -y 703 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y3_clk1 in -pg 1 -y 873 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX1Y4 QUAD_X1 v -pg 1 -y 1 -x 12000 -autohide -attr @cell QuadX1Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL0 } -attr @name {}
attribute {pin QuadX1Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL1 } -attr @name {}
attribute {pin QuadX1Y4 a0 } -attr @name {}
attribute {hierPin QuadX1Y4 a0 } -attr @name {}
attribute {pin QuadX1Y4 a1 } -attr @name {}
attribute {hierPin QuadX1Y4 a1 } -attr @name {}
attribute {pin QuadX1Y4 a2 } -attr @name {}
attribute {hierPin QuadX1Y4 a2 } -attr @name {}
attribute {pin QuadX1Y4 a3 } -attr @name {}
attribute {hierPin QuadX1Y4 a3 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y19 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y19 A} -attr @name {}
attribute {pin cpll.X1Y19 B} -attr @name {}
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
load symbol X1Y19 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y19 X1Y19 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
load inst cpll.X1Y18 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y18 A} -attr @name {}
attribute {pin cpll.X1Y18 B} -attr @name {}
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
load symbol X1Y18 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y18 X1Y18 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y4 QPLL0_X1 syn -hier QuadX1Y4 -pg 1 -y 172 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y4 QPLL1_X1 syn -hier QuadX1Y4 -pg 1 -y 257 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
load inst cpll.X1Y17 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y17 A} -attr @name {}
attribute {pin cpll.X1Y17 B} -attr @name {}
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
load symbol X1Y17 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y17 X1Y17 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
load inst cpll.X1Y16 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y16 A} -attr @name {}
attribute {pin cpll.X1Y16 B} -attr @name {}
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
load symbol X1Y16 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y16 X1Y16 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
load port QuadX1Y4_clk0 out -pg 1 -y 141 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y4_clk1 out -pg 1 -y 311 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y3 QUAD_X1 v -pg 1 -y 563 -x 12000 -autohide -attr @cell QuadX1Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL0 } -attr @name {}
attribute {pin QuadX1Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL1 } -attr @name {}
attribute {pin QuadX1Y3 a0 } -attr @name {}
attribute {hierPin QuadX1Y3 a0 } -attr @name {}
attribute {pin QuadX1Y3 a1 } -attr @name {}
attribute {hierPin QuadX1Y3 a1 } -attr @name {}
attribute {pin QuadX1Y3 a2 } -attr @name {}
attribute {hierPin QuadX1Y3 a2 } -attr @name {}
attribute {pin QuadX1Y3 a3 } -attr @name {}
attribute {hierPin QuadX1Y3 a3 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y15 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y15 A} -attr @name {}
attribute {pin cpll.X1Y15 B} -attr @name {}
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
load symbol X1Y15 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y15 X1Y15 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
load inst cpll.X1Y14 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y14 A} -attr @name {}
attribute {pin cpll.X1Y14 B} -attr @name {}
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
load symbol X1Y14 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y14 X1Y14 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y3 QPLL0_X1 syn -hier QuadX1Y3 -pg 1 -y 734 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y3 QPLL1_X1 syn -hier QuadX1Y3 -pg 1 -y 819 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
load inst cpll.X1Y13 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y13 A} -attr @name {}
attribute {pin cpll.X1Y13 B} -attr @name {}
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
load symbol X1Y13 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y13 X1Y13 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
load inst cpll.X1Y12 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y12 A} -attr @name {}
attribute {pin cpll.X1Y12 B} -attr @name {}
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
load symbol X1Y12 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y12 X1Y12 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
load port QuadX1Y3_clk0 out -pg 1 -y 703 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y3_clk1 out -pg 1 -y 873 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y2 QUAD_X1 v -pg 1 -y 1125 -x 12000 -autohide -attr @cell QuadX1Y2 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y2 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL0 } -attr @name {}
attribute {pin QuadX1Y2 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL1 } -attr @name {}
attribute {pin QuadX1Y2 a0 } -attr @name {}
attribute {hierPin QuadX1Y2 a0 } -attr @name {}
attribute {pin QuadX1Y2 a1 } -attr @name {}
attribute {hierPin QuadX1Y2 a1 } -attr @name {}
attribute {pin QuadX1Y2 a2 } -attr @name {}
attribute {hierPin QuadX1Y2 a2 } -attr @name {}
attribute {pin QuadX1Y2 a3 } -attr @name {}
attribute {hierPin QuadX1Y2 a3 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y11 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y11 A} -attr @name {}
attribute {pin cpll.X1Y11 B} -attr @name {}
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
load symbol X1Y11 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y11 X1Y11 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
load inst cpll.X1Y10 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y10 A} -attr @name {}
attribute {pin cpll.X1Y10 B} -attr @name {}
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
load symbol X1Y10 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y10 X1Y10 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y2 QPLL0_X1 syn -hier QuadX1Y2 -pg 1 -y 1296 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y2 QPLL1_X1 syn -hier QuadX1Y2 -pg 1 -y 1381 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
load inst cpll.X1Y9 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y9 A} -attr @name {}
attribute {pin cpll.X1Y9 B} -attr @name {}
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
load symbol X1Y9 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y9 X1Y9 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
load inst cpll.X1Y8 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y8 A} -attr @name {}
attribute {pin cpll.X1Y8 B} -attr @name {}
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
load symbol X1Y8 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y8 X1Y8 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
load port QuadX1Y2_clk0 out -pg 1 -y 1265 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y2_clk1 out -pg 1 -y 1435 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y1 QUAD_X1 v -pg 1 -y 1687 -x 12000 -autohide -attr @cell QuadX1Y1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y1 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL0 } -attr @name {}
attribute {pin QuadX1Y1 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL1 } -attr @name {}
attribute {pin QuadX1Y1 a0 } -attr @name {}
attribute {hierPin QuadX1Y1 a0 } -attr @name {}
attribute {pin QuadX1Y1 a1 } -attr @name {}
attribute {hierPin QuadX1Y1 a1 } -attr @name {}
attribute {pin QuadX1Y1 a2 } -attr @name {}
attribute {hierPin QuadX1Y1 a2 } -attr @name {}
attribute {pin QuadX1Y1 a3 } -attr @name {}
attribute {hierPin QuadX1Y1 a3 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y7 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y7 A} -attr @name {}
attribute {pin cpll.X1Y7 B} -attr @name {}
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
load symbol X1Y7 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y7 X1Y7 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
load inst cpll.X1Y6 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y6 A} -attr @name {}
attribute {pin cpll.X1Y6 B} -attr @name {}
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
load symbol X1Y6 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y6 X1Y6 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y1 QPLL0_X1 syn -hier QuadX1Y1 -pg 1 -y 1858 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y1 QPLL1_X1 syn -hier QuadX1Y1 -pg 1 -y 1943 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
load inst cpll.X1Y5 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y5 A} -attr @name {}
attribute {pin cpll.X1Y5 B} -attr @name {}
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
load symbol X1Y5 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y5 X1Y5 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
load inst cpll.X1Y4 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y4 A} -attr @name {}
attribute {pin cpll.X1Y4 B} -attr @name {}
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
load symbol X1Y4 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y4 X1Y4 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
load port QuadX1Y1_clk0 out -pg 1 -y 1827 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y1_clk1 out -pg 1 -y 1997 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y0 QUAD_X1 v -pg 1 -y 2249 -x 12000 -autohide -attr @cell QuadX1Y0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y0 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL0 } -attr @name {}
attribute {pin QuadX1Y0 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL1 } -attr @name {}
attribute {pin QuadX1Y0 a0 } -attr @name {}
attribute {hierPin QuadX1Y0 a0 } -attr @name {}
attribute {pin QuadX1Y0 a1 } -attr @name {}
attribute {hierPin QuadX1Y0 a1 } -attr @name {}
attribute {pin QuadX1Y0 a2 } -attr @name {}
attribute {hierPin QuadX1Y0 a2 } -attr @name {}
attribute {pin QuadX1Y0 a3 } -attr @name {}
attribute {hierPin QuadX1Y0 a3 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y3 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y3 A} -attr @name {}
attribute {pin cpll.X1Y3 B} -attr @name {}
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
load symbol X1Y3 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y3 X1Y3 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
load inst cpll.X1Y2 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y2 A} -attr @name {}
attribute {pin cpll.X1Y2 B} -attr @name {}
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
load symbol X1Y2 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y2 X1Y2 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y0 QPLL0_X1 syn -hier QuadX1Y0 -pg 1 -y 2420 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y0 QPLL1_X1 syn -hier QuadX1Y0 -pg 1 -y 2505 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
load inst cpll.X1Y1 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y1 A} -attr @name {}
attribute {pin cpll.X1Y1 B} -attr @name {}
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
load symbol X1Y1 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y1 X1Y1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
load inst cpll.X1Y0 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y0 A} -attr @name {}
attribute {pin cpll.X1Y0 B} -attr @name {}
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
load symbol X1Y0 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y0 X1Y0 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
load port QuadX1Y0_clk0 out -pg 1 -y 2389 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y0_clk1 out -pg 1 -y 2559 -x 12001 -attr @fillcolor #3a5fcd
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
increment -const
load net net.clk.QuadX1Y0_clk1 -port QuadX1Y0_clk1 -pin QuadX1Y0 QPLL1
load net net.quad.QPLL1.QuadX1Y0 -hierPin QuadX1Y0 QPLL1 -pin QPLL1.QuadX1Y0 A
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 TX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 RX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  1851.92
# Split Pages 91 Comps, 3 Nets 0 NetBundles 0 CGraphics                 1851.92
# KwayPart started for 91 comps, 3 nets                                 1851.92
# Init done: 1 nodes (1 locked nodes), 0 edges                          1851.92
# Startpart done: 1 parts                                               1851.92
# KwayPart done                                                         1851.92
# End of Split Pages: 1 pages                                           1851.92
# End of Split Pages                                                    1851.92
# Generating Regions for Page 1:   91 Comps,    3 Nets                  1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 2 nets, 2 ch, wire: 10-->10 (0 with wbits)               1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# Analyze                                                               1851.92
# Levelize                                                              1851.92
# End of LevelAssign mode=I, 3 Levels, 21 Comps, limit=30000            1851.92
# Nets                                                                  1851.92
# Place                                                                 1851.92
# PlaceNets                                                             1851.92
# SpaceY                                                                1851.92
# Track                                                                 1851.92
# SpaceX                                                                1851.92
# Wire                                                                  1851.92
# End of Wire: 1 nets, 1 ch, wire: 4-->4 (0 with wbits)                 1851.92
# End of doGenerate                                                     1851.92
# End of Generating Regions for Page 1                                  1851.92
scrollpos 180 1120
zoom -x 0 -y 0 0.6
scrollpos 135 840
#R 0.6
#CMD scrollpos 0 0
scrollpos 0 0
selection -itemized {inst GT.X1Y0}
center_objects -itemized {inst GT.X1Y0}
scrollpos 132 1605
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD_X0 v HIERBOX port a0 in port a1 in port a2 in port a3 in port QPLL0 in port QPLL1 in port RECCLK_clk0 out port RECCLK_clk1 out
load symbol QUAD_X1 v HIERBOX port a0 out port a1 out port a2 out port a3 out port QPLL0 out port QPLL1 out port RECCLK_clk0 in port RECCLK_clk1 in
load symbol CPLL_X0 syn BOX port A in port B out text CPLL -cc 25 0 12
load symbol CPLL_X1 syn BOX port A out port B in text CPLL -cc 25 0 12
load symbol QPLL0_X0 syn BOX port A in port B out text QPLL0 -cc 25 0 12
load symbol QPLL0_X1 syn BOX port A out port B in text QPLL0 -cc 25 0 12
load symbol QPLL1_X0 syn BOX port A in port B out text QPLL1 -cc 25 0 12
load symbol QPLL1_X1 syn BOX port A out port B in text QPLL1 -cc 25 0 12
load inst QuadX0Y4 QUAD_X0 v -pg 1 -y 1 -x 2000 -autohide -attr @cell QuadX0Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL0 } -attr @name {}
attribute {pin QuadX0Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL1 } -attr @name {}
attribute {pin QuadX0Y4 a0 } -attr @name {}
attribute {hierPin QuadX0Y4 a0 } -attr @name {}
attribute {pin QuadX0Y4 a1 } -attr @name {}
attribute {hierPin QuadX0Y4 a1 } -attr @name {}
attribute {pin QuadX0Y4 a2 } -attr @name {}
attribute {hierPin QuadX0Y4 a2 } -attr @name {}
attribute {pin QuadX0Y4 a3 } -attr @name {}
attribute {hierPin QuadX0Y4 a3 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y19 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y19 A} -attr @name {}
attribute {pin cpll.X0Y19 B} -attr @name {}
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
load symbol X0Y19 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y19 X0Y19 syn -hier QuadX0Y4 -pg 1 -y 2 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
load inst cpll.X0Y18 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y18 A} -attr @name {}
attribute {pin cpll.X0Y18 B} -attr @name {}
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
load symbol X0Y18 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y18 X0Y18 syn -hier QuadX0Y4 -pg 1 -y 87 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y4 QPLL0_X0 syn -hier QuadX0Y4 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y4 QPLL1_X0 syn -hier QuadX0Y4 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
load inst cpll.X0Y17 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y17 A} -attr @name {}
attribute {pin cpll.X0Y17 B} -attr @name {}
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
load symbol X0Y17 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y17 X0Y17 syn -hier QuadX0Y4 -pg 1 -y 342 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
load inst cpll.X0Y16 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 427 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y16 A} -attr @name {}
attribute {pin cpll.X0Y16 B} -attr @name {}
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
load symbol X0Y16 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y16 X0Y16 syn -hier QuadX0Y4 -pg 1 -y 427 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
load port QuadX0Y4_clk0 in -pg 1 -y 141 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y4_clk1 in -pg 1 -y 311 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y3 QUAD_X0 v -pg 1 -y 563 -x 2000 -autohide -attr @cell QuadX0Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL0 } -attr @name {}
attribute {pin QuadX0Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL1 } -attr @name {}
attribute {pin QuadX0Y3 a0 } -attr @name {}
attribute {hierPin QuadX0Y3 a0 } -attr @name {}
attribute {pin QuadX0Y3 a1 } -attr @name {}
attribute {hierPin QuadX0Y3 a1 } -attr @name {}
attribute {pin QuadX0Y3 a2 } -attr @name {}
attribute {hierPin QuadX0Y3 a2 } -attr @name {}
attribute {pin QuadX0Y3 a3 } -attr @name {}
attribute {hierPin QuadX0Y3 a3 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y15 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 564 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y15 A} -attr @name {}
attribute {pin cpll.X0Y15 B} -attr @name {}
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
load symbol X0Y15 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y15 X0Y15 syn -hier QuadX0Y3 -pg 1 -y 564 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
load inst cpll.X0Y14 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 649 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y14 A} -attr @name {}
attribute {pin cpll.X0Y14 B} -attr @name {}
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
load symbol X0Y14 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y14 X0Y14 syn -hier QuadX0Y3 -pg 1 -y 649 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y3 QPLL0_X0 syn -hier QuadX0Y3 -pg 1 -y 734 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y3 QPLL1_X0 syn -hier QuadX0Y3 -pg 1 -y 819 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
load inst cpll.X0Y13 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 904 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y13 A} -attr @name {}
attribute {pin cpll.X0Y13 B} -attr @name {}
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
load symbol X0Y13 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y13 X0Y13 syn -hier QuadX0Y3 -pg 1 -y 904 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
load inst cpll.X0Y12 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 989 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y12 A} -attr @name {}
attribute {pin cpll.X0Y12 B} -attr @name {}
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
load symbol X0Y12 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y12 X0Y12 syn -hier QuadX0Y3 -pg 1 -y 989 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
load port QuadX0Y3_clk0 in -pg 1 -y 703 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y3_clk1 in -pg 1 -y 873 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX1Y4 QUAD_X1 v -pg 1 -y 1 -x 12000 -autohide -attr @cell QuadX1Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL0 } -attr @name {}
attribute {pin QuadX1Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y4 QPLL1 } -attr @name {}
attribute {pin QuadX1Y4 a0 } -attr @name {}
attribute {hierPin QuadX1Y4 a0 } -attr @name {}
attribute {pin QuadX1Y4 a1 } -attr @name {}
attribute {hierPin QuadX1Y4 a1 } -attr @name {}
attribute {pin QuadX1Y4 a2 } -attr @name {}
attribute {hierPin QuadX1Y4 a2 } -attr @name {}
attribute {pin QuadX1Y4 a3 } -attr @name {}
attribute {hierPin QuadX1Y4 a3 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y19 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y19 A} -attr @name {}
attribute {pin cpll.X1Y19 B} -attr @name {}
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
load symbol X1Y19 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y19 X1Y19 syn -hier QuadX1Y4 -pg 1 -y 2 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
load inst cpll.X1Y18 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y18 A} -attr @name {}
attribute {pin cpll.X1Y18 B} -attr @name {}
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
load symbol X1Y18 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y18 X1Y18 syn -hier QuadX1Y4 -pg 1 -y 87 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y4 QPLL0_X1 syn -hier QuadX1Y4 -pg 1 -y 172 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y4 QPLL1_X1 syn -hier QuadX1Y4 -pg 1 -y 257 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
load inst cpll.X1Y17 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y17 A} -attr @name {}
attribute {pin cpll.X1Y17 B} -attr @name {}
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
load symbol X1Y17 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y17 X1Y17 syn -hier QuadX1Y4 -pg 1 -y 342 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
load inst cpll.X1Y16 CPLL_X1 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y16 A} -attr @name {}
attribute {pin cpll.X1Y16 B} -attr @name {}
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
load symbol X1Y16 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y16 X1Y16 syn -hier QuadX1Y4 -pg 1 -y 427 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
load port QuadX1Y4_clk0 out -pg 1 -y 141 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y4_clk1 out -pg 1 -y 311 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y3 QUAD_X1 v -pg 1 -y 563 -x 12000 -autohide -attr @cell QuadX1Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL0 } -attr @name {}
attribute {pin QuadX1Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y3 QPLL1 } -attr @name {}
attribute {pin QuadX1Y3 a0 } -attr @name {}
attribute {hierPin QuadX1Y3 a0 } -attr @name {}
attribute {pin QuadX1Y3 a1 } -attr @name {}
attribute {hierPin QuadX1Y3 a1 } -attr @name {}
attribute {pin QuadX1Y3 a2 } -attr @name {}
attribute {hierPin QuadX1Y3 a2 } -attr @name {}
attribute {pin QuadX1Y3 a3 } -attr @name {}
attribute {hierPin QuadX1Y3 a3 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y15 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y15 A} -attr @name {}
attribute {pin cpll.X1Y15 B} -attr @name {}
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
load symbol X1Y15 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y15 X1Y15 syn -hier QuadX1Y3 -pg 1 -y 564 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
load inst cpll.X1Y14 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y14 A} -attr @name {}
attribute {pin cpll.X1Y14 B} -attr @name {}
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
load symbol X1Y14 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y14 X1Y14 syn -hier QuadX1Y3 -pg 1 -y 649 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y3 QPLL0_X1 syn -hier QuadX1Y3 -pg 1 -y 734 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y3 QPLL1_X1 syn -hier QuadX1Y3 -pg 1 -y 819 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
load inst cpll.X1Y13 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y13 A} -attr @name {}
attribute {pin cpll.X1Y13 B} -attr @name {}
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
load symbol X1Y13 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y13 X1Y13 syn -hier QuadX1Y3 -pg 1 -y 904 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
load inst cpll.X1Y12 CPLL_X1 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y12 A} -attr @name {}
attribute {pin cpll.X1Y12 B} -attr @name {}
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
load symbol X1Y12 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y12 X1Y12 syn -hier QuadX1Y3 -pg 1 -y 989 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
load port QuadX1Y3_clk0 out -pg 1 -y 703 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y3_clk1 out -pg 1 -y 873 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y2 QUAD_X1 v -pg 1 -y 1125 -x 12000 -autohide -attr @cell QuadX1Y2 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y2 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL0 } -attr @name {}
attribute {pin QuadX1Y2 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y2 QPLL1 } -attr @name {}
attribute {pin QuadX1Y2 a0 } -attr @name {}
attribute {hierPin QuadX1Y2 a0 } -attr @name {}
attribute {pin QuadX1Y2 a1 } -attr @name {}
attribute {hierPin QuadX1Y2 a1 } -attr @name {}
attribute {pin QuadX1Y2 a2 } -attr @name {}
attribute {hierPin QuadX1Y2 a2 } -attr @name {}
attribute {pin QuadX1Y2 a3 } -attr @name {}
attribute {hierPin QuadX1Y2 a3 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y2 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y2 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y11 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y11 A} -attr @name {}
attribute {pin cpll.X1Y11 B} -attr @name {}
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
load symbol X1Y11 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y11 X1Y11 syn -hier QuadX1Y2 -pg 1 -y 1126 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
load inst cpll.X1Y10 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y10 A} -attr @name {}
attribute {pin cpll.X1Y10 B} -attr @name {}
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
load symbol X1Y10 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y10 X1Y10 syn -hier QuadX1Y2 -pg 1 -y 1211 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y2 QPLL0_X1 syn -hier QuadX1Y2 -pg 1 -y 1296 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y2 QPLL1_X1 syn -hier QuadX1Y2 -pg 1 -y 1381 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y2 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y2 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
load inst cpll.X1Y9 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y9 A} -attr @name {}
attribute {pin cpll.X1Y9 B} -attr @name {}
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
load symbol X1Y9 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y9 X1Y9 syn -hier QuadX1Y2 -pg 1 -y 1466 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
load inst cpll.X1Y8 CPLL_X1 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y8 A} -attr @name {}
attribute {pin cpll.X1Y8 B} -attr @name {}
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
load symbol X1Y8 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y8 X1Y8 syn -hier QuadX1Y2 -pg 1 -y 1551 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
load port QuadX1Y2_clk0 out -pg 1 -y 1265 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y2_clk1 out -pg 1 -y 1435 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y1 QUAD_X1 v -pg 1 -y 1687 -x 12000 -autohide -attr @cell QuadX1Y1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y1 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL0 } -attr @name {}
attribute {pin QuadX1Y1 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y1 QPLL1 } -attr @name {}
attribute {pin QuadX1Y1 a0 } -attr @name {}
attribute {hierPin QuadX1Y1 a0 } -attr @name {}
attribute {pin QuadX1Y1 a1 } -attr @name {}
attribute {hierPin QuadX1Y1 a1 } -attr @name {}
attribute {pin QuadX1Y1 a2 } -attr @name {}
attribute {hierPin QuadX1Y1 a2 } -attr @name {}
attribute {pin QuadX1Y1 a3 } -attr @name {}
attribute {hierPin QuadX1Y1 a3 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y1 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y1 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y7 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y7 A} -attr @name {}
attribute {pin cpll.X1Y7 B} -attr @name {}
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
load symbol X1Y7 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y7 X1Y7 syn -hier QuadX1Y1 -pg 1 -y 1688 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
load inst cpll.X1Y6 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y6 A} -attr @name {}
attribute {pin cpll.X1Y6 B} -attr @name {}
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
load symbol X1Y6 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y6 X1Y6 syn -hier QuadX1Y1 -pg 1 -y 1773 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y1 QPLL0_X1 syn -hier QuadX1Y1 -pg 1 -y 1858 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y1 QPLL1_X1 syn -hier QuadX1Y1 -pg 1 -y 1943 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y1 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y1 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
load inst cpll.X1Y5 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y5 A} -attr @name {}
attribute {pin cpll.X1Y5 B} -attr @name {}
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
load symbol X1Y5 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y5 X1Y5 syn -hier QuadX1Y1 -pg 1 -y 2028 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
load inst cpll.X1Y4 CPLL_X1 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y4 A} -attr @name {}
attribute {pin cpll.X1Y4 B} -attr @name {}
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
load symbol X1Y4 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y4 X1Y4 syn -hier QuadX1Y1 -pg 1 -y 2113 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
load port QuadX1Y1_clk0 out -pg 1 -y 1827 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y1_clk1 out -pg 1 -y 1997 -x 12001 -attr @fillcolor #3a5fcd
load inst QuadX1Y0 QUAD_X1 v -pg 1 -y 2249 -x 12000 -autohide -attr @cell QuadX1Y0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX1Y0 QPLL0 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL0 } -attr @name {}
attribute {pin QuadX1Y0 QPLL1 } -attr @name {}
attribute {hierPin QuadX1Y0 QPLL1 } -attr @name {}
attribute {pin QuadX1Y0 a0 } -attr @name {}
attribute {hierPin QuadX1Y0 a0 } -attr @name {}
attribute {pin QuadX1Y0 a1 } -attr @name {}
attribute {hierPin QuadX1Y0 a1 } -attr @name {}
attribute {pin QuadX1Y0 a2 } -attr @name {}
attribute {hierPin QuadX1Y0 a2 } -attr @name {}
attribute {pin QuadX1Y0 a3 } -attr @name {}
attribute {hierPin QuadX1Y0 a3 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX1Y0 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX1Y0 RECCLK_clk1 } -attr @name {}
load inst cpll.X1Y3 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y3 A} -attr @name {}
attribute {pin cpll.X1Y3 B} -attr @name {}
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
load symbol X1Y3 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y3 X1Y3 syn -hier QuadX1Y0 -pg 1 -y 2250 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
load inst cpll.X1Y2 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y2 A} -attr @name {}
attribute {pin cpll.X1Y2 B} -attr @name {}
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
load symbol X1Y2 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y2 X1Y2 syn -hier QuadX1Y0 -pg 1 -y 2335 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX1Y0 QPLL0_X1 syn -hier QuadX1Y0 -pg 1 -y 2420 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL0.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
load inst QPLL1.QuadX1Y0 QPLL1_X1 syn -hier QuadX1Y0 -pg 1 -y 2505 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX1Y0 A} -attr @name {}
attribute {pin QPLL1.QuadX1Y0 B} -attr @name {}
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
load inst cpll.X1Y1 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y1 A} -attr @name {}
attribute {pin cpll.X1Y1 B} -attr @name {}
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
load symbol X1Y1 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y1 X1Y1 syn -hier QuadX1Y0 -pg 1 -y 2590 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
load inst cpll.X1Y0 CPLL_X1 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12001 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X1Y0 A} -attr @name {}
attribute {pin cpll.X1Y0 B} -attr @name {}
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
load symbol X1Y0 syn HIERGEN port TX out port RX out port RXRECCLK in
load inst GT.X1Y0 X1Y0 syn -hier QuadX1Y0 -pg 1 -y 2675 -x 12000 -autohide -attr @name {}
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
load port QuadX1Y0_clk0 out -pg 1 -y 2389 -x 12001 -attr @fillcolor #3a5fcd
load port QuadX1Y0_clk1 out -pg 1 -y 2559 -x 12001 -attr @fillcolor #3a5fcd
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y18} -attr @fillcolor #00868b
attribute {inst GT.X1Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y17} -attr @fillcolor #00868b
attribute {inst GT.X1Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y16} -attr @fillcolor #00868b
attribute {inst GT.X1Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y3} -attr @fillcolor #00868b
attribute {inst GT.X1Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y14} -attr @fillcolor #00868b
attribute {inst GT.X1Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y13} -attr @fillcolor #00868b
attribute {inst GT.X1Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y12} -attr @fillcolor #00868b
attribute {inst GT.X1Y11} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y11} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y10} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y10} -attr @fillcolor #00868b
attribute {inst GT.X1Y9} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y9} -attr @fillcolor #00868b
attribute {inst GT.X1Y8} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y8} -attr @fillcolor #00868b
attribute {inst GT.X1Y7} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y7} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y6} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y6} -attr @fillcolor #00868b
attribute {inst GT.X1Y5} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y5} -attr @fillcolor #00868b
attribute {inst GT.X1Y4} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y4} -attr @fillcolor #00868b
attribute {inst GT.X1Y3} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y3} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #00868b
attribute {inst GT.X1Y2} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y2} -attr @fillcolor #00868b
attribute {inst GT.X1Y1} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y1} -attr @fillcolor #00868b
attribute {inst GT.X1Y0} -attr @fillcolor #7a7a7a
attribute {inst cpll.X1Y0} -attr @fillcolor #00868b
increment -const
load net net.clk.QuadX1Y0_clk1 -port QuadX1Y0_clk1 -pin QuadX1Y0 QPLL1
load net net.quad.QPLL1.QuadX1Y0 -hierPin QuadX1Y0 QPLL1 -pin QPLL1.QuadX1Y0 A
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 TX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
load net net.chan.QPLL1.QuadX1Y0 -pin QPLL1.QuadX1Y0 B -pin GT.X1Y0 RX
attribute {inst QPLL1.QuadX1Y0} -attr @fillcolor #cccc00
attribute {inst GT.X1Y0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  1855.05
# Split Pages 91 Comps, 3 Nets 0 NetBundles 0 CGraphics                 1855.05
# KwayPart started for 91 comps, 3 nets                                 1855.05
# Init done: 1 nodes (1 locked nodes), 0 edges                          1855.05
# Startpart done: 1 parts                                               1855.05
# KwayPart done                                                         1855.05
# End of Split Pages: 1 pages                                           1855.05
# End of Split Pages                                                    1855.05
# Generating Regions for Page 1:   91 Comps,    3 Nets                  1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 2 nets, 2 ch, wire: 10-->10 (0 with wbits)               1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# Analyze                                                               1855.05
# Levelize                                                              1855.05
# End of LevelAssign mode=I, 3 Levels, 21 Comps, limit=30000            1855.05
# Nets                                                                  1855.05
# Place                                                                 1855.05
# PlaceNets                                                             1855.05
# SpaceY                                                                1855.05
# Track                                                                 1855.05
# SpaceX                                                                1855.05
# Wire                                                                  1855.05
# End of Wire: 1 nets, 1 ch, wire: 4-->4 (0 with wbits)                 1855.05
# End of doGenerate                                                     1855.05
# End of Generating Regions for Page 1                                  1855.05
scrollpos -19 798
zoom -x 0 -y 0 0.6
scrollpos -14 599
#R 0.6
#CMD scrollpos 0 0
scrollpos 0 0
selection -itemized {inst GT.X1Y0}
center_objects -itemized {inst GT.X1Y0}
scrollpos -67 1283
scrollpos -67 1283
