INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/seven_seg_decoder/seven_seg_decoder.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/seven_seg_decoder/seven_seg_decoder.srcs/sim_1/new/decode_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/seven_seg_decoder/seven_seg_decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
