<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixiii;altera.altera_primitives_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ASYNC_MODE" TYPE="STRING" VALUE="clear|preset|none" DEFAULT_VALUE_INDEX="2" />
		<PARAMETER NAME="POWER_UP" TYPE="STRING" VALUE="high|low" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="SYNC_MODE" TYPE="STRING" VALUE="clear|preset|none" DEFAULT_VALUE_INDEX="2" />
		<PARAMETER NAME="USE_CLKN" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixiii_ddio_in" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clkn" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="regouthi" TYPE="OUTPUT" />
		<PORT NAME="regoutlo" TYPE="OUTPUT" />
		<PORT NAME="sreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="dfflo" TYPE="OUTPUT" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
