set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow -8L 1.0V 85 Model"} {deco4bits_8l_1000mv_85c_slow.vho deco4bits_8l_1000mv_85c_vhd_slow.sdo}}
	{{"Slow -8L 1.0V 0 Model"} {deco4bits_8l_1000mv_0c_slow.vho deco4bits_8l_1000mv_0c_vhd_slow.sdo}}
	{{"Fast -M 1.0V 0 Model"} {deco4bits_min_1000mv_0c_fast.vho deco4bits_min_1000mv_0c_vhd_fast.sdo}}
}
