AArch64 MP+dmb.stlp+addr
"DMB.STdWWLP Rfe DpAddrdR FrePL"
Cycle=Rfe DpAddrdR FrePL DMB.STdWWLP
Relax=
Safe=Rfe DMB.STdWW DpAddrdR FrePL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.STdWWLP Rfe DpAddrdR FrePL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=x;
}
 P0           | P1                  ;
 MOV W0,#1    | LDR W0,[X1]         ;
 STLR W0,[X1] | EOR W2,W0,W0        ;
 DMB ST       | LDR W3,[X4,W2,SXTW] ;
 MOV W2,#1    |                     ;
 STR W2,[X3]  |                     ;
exists
(1:X0=1 /\ 1:X3=0)
