

================================================================
== Vitis HLS Report for 'conv2d_unsigned_short_29_unsigned_short_29_unsigned_short_32_unsigned_short_3_unsigned_short_3_unsigned_short_32_unsigned_short_32_unsigned_short_32_unsigned_short_58_unsigned_short_58_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 18:10:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    29283|   176419|  0.293 ms|  1.764 ms|  29283|  176419|     none|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- conv2d1_conv2d2  |    29282|   176418|       242|          -|          -|  121 ~ 729|        no|
        | + conv2d3_1       |       33|       33|         2|          1|          1|         32|       yes|
        | + conv2d3_2       |      170|      170|        15|          5|          1|         32|       yes|
        | + conv2d3_3       |       32|       32|         1|          1|          1|         32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 5, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 5, D = 15, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-2 : II = 1, D = 1, States = { 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 21 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 
22 --> 23 22 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_dim2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_dim2"   --->   Operation 24 'read' 'in_dim2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_dim1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_dim1"   --->   Operation 25 'read' 'in_dim1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%sub = add i5 %in_dim1_read, i5 31"   --->   Operation 26 'add' 'sub' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%sub4 = add i5 %in_dim2_read, i5 31"   --->   Operation 27 'add' 'sub4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %sub, i32 1, i32 4"   --->   Operation 28 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%icmp = icmp_ne  i4 %tmp_180, i4 0"   --->   Operation 29 'icmp' 'icmp' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln30 = add i5 %in_dim1_read, i5 30" [../src/hls/cnn.cpp:30]   --->   Operation 30 'add' 'add_ln30' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%select_ln30 = select i1 %icmp, i5 %add_ln30, i5 0" [../src/hls/cnn.cpp:30]   --->   Operation 31 'select' 'select_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %sub4, i32 1, i32 4"   --->   Operation 32 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%icmp97 = icmp_ne  i4 %tmp_181, i4 0"   --->   Operation 33 'icmp' 'icmp97' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln30_1 = add i5 %in_dim2_read, i5 30" [../src/hls/cnn.cpp:30]   --->   Operation 34 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%select_ln30_4 = select i1 %icmp97, i5 %add_ln30_1, i5 0" [../src/hls/cnn.cpp:30]   --->   Operation 35 'select' 'select_ln30_4' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cast = zext i5 %select_ln30" [../src/hls/cnn.cpp:30]   --->   Operation 36 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cast4 = zext i5 %select_ln30_4" [../src/hls/cnn.cpp:30]   --->   Operation 37 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.36ns)   --->   "%bound = mul i10 %cast, i10 %cast4" [../src/hls/cnn.cpp:30]   --->   Operation 38 'mul' 'bound' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln30 = br void" [../src/hls/cnn.cpp:30]   --->   Operation 39 'br' 'br_ln30' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %add_ln30_2, void" [../src/hls/cnn.cpp:30]   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_09 = phi i5 1, void %.lr.ph11, i5 %select_ln30_7, void" [../src/hls/cnn.cpp:30]   --->   Operation 41 'phi' 'i_09' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%output_sum_31_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_31_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 42 'phi' 'output_sum_31_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%output_sum_30_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_30_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 43 'phi' 'output_sum_30_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%output_sum_29_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_29_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 44 'phi' 'output_sum_29_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_sum_28_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_28_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 45 'phi' 'output_sum_28_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%output_sum_27_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_27_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 46 'phi' 'output_sum_27_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%output_sum_26_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_26_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 47 'phi' 'output_sum_26_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_sum_25_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_25_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 48 'phi' 'output_sum_25_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%output_sum_24_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_24_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 49 'phi' 'output_sum_24_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_sum_23_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_23_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 50 'phi' 'output_sum_23_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%output_sum_22_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_22_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 51 'phi' 'output_sum_22_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%output_sum_21_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_21_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 52 'phi' 'output_sum_21_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%output_sum_20_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_20_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 53 'phi' 'output_sum_20_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%output_sum_19_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_19_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 54 'phi' 'output_sum_19_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%output_sum_18_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_18_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 55 'phi' 'output_sum_18_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%output_sum_17_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_17_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 56 'phi' 'output_sum_17_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_sum_16_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_16_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 57 'phi' 'output_sum_16_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%output_sum_15_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_15_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 58 'phi' 'output_sum_15_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%output_sum_14_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_14_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 59 'phi' 'output_sum_14_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%output_sum_13_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_13_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 60 'phi' 'output_sum_13_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_sum_12_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_12_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 61 'phi' 'output_sum_12_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%output_sum_11_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_11_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 62 'phi' 'output_sum_11_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_sum_10_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_10_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 63 'phi' 'output_sum_10_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%output_sum_9_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_9_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 64 'phi' 'output_sum_9_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%output_sum_8_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_8_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 65 'phi' 'output_sum_8_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%output_sum_7_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_7_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 66 'phi' 'output_sum_7_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%output_sum_6_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_6_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 67 'phi' 'output_sum_6_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%output_sum_5_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_5_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 68 'phi' 'output_sum_5_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%output_sum_4_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_4_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 69 'phi' 'output_sum_4_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%output_sum_3_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_3_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 70 'phi' 'output_sum_3_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%output_sum_2_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_2_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 71 'phi' 'output_sum_2_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_sum_1_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_1_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 72 'phi' 'output_sum_1_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%output_sum_0_V_1 = phi i21 0, void %.lr.ph11, i21 %output_sum_0_V_5, void" [../src/hls/cnn.cpp:39]   --->   Operation 73 'phi' 'output_sum_0_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ii = phi i5 1, void %.lr.ph11, i5 %ii_4, void"   --->   Operation 74 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.93ns)   --->   "%add_ln30_2 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:30]   --->   Operation 75 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.87ns)   --->   "%sub14 = add i5 %i_09, i5 31" [../src/hls/cnn.cpp:30]   --->   Operation 76 'add' 'sub14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.87ns)   --->   "%i = add i5 %i_09, i5 1" [../src/hls/cnn.cpp:30]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln30 = icmp_eq  i10 %indvar_flatten, i10 %bound" [../src/hls/cnn.cpp:30]   --->   Operation 78 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %._crit_edge.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:30]   --->   Operation 79 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 121, i64 729, i64 0"   --->   Operation 81 'speclooptripcount' 'empty_64' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_ult  i5 %ii, i5 %sub4" [../src/hls/cnn.cpp:33]   --->   Operation 82 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.48ns)   --->   "%select_ln30_5 = select i1 %icmp_ln33, i5 %ii, i5 1" [../src/hls/cnn.cpp:30]   --->   Operation 83 'select' 'select_ln30_5' <Predicate = (!icmp_ln30)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%select_ln30_6 = select i1 %icmp_ln33, i5 %sub14, i5 %i_09" [../src/hls/cnn.cpp:30]   --->   Operation 84 'select' 'select_ln30_6' <Predicate = (!icmp_ln30)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %select_ln30_6" [../src/hls/cnn.cpp:72]   --->   Operation 85 'zext' 'zext_ln72' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln72_64 = zext i5 %select_ln30_6" [../src/hls/cnn.cpp:72]   --->   Operation 86 'zext' 'zext_ln72_64' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%mul_ln72 = mul i11 %zext_ln72_64, i11 58" [../src/hls/cnn.cpp:72]   --->   Operation 87 'mul' 'mul_ln72' <Predicate = (!icmp_ln30)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.42ns)   --->   "%mul_ln44 = mul i10 %zext_ln72, i10 29" [../src/hls/cnn.cpp:44]   --->   Operation 88 'mul' 'mul_ln44' <Predicate = (!icmp_ln30)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.48ns)   --->   "%select_ln30_7 = select i1 %icmp_ln33, i5 %i_09, i5 %i" [../src/hls/cnn.cpp:30]   --->   Operation 89 'select' 'select_ln30_7' <Predicate = (!icmp_ln30)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %select_ln30_7" [../src/hls/cnn.cpp:47]   --->   Operation 90 'zext' 'zext_ln47' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.42ns)   --->   "%mul_ln47 = mul i10 %zext_ln47, i10 29" [../src/hls/cnn.cpp:47]   --->   Operation 91 'mul' 'mul_ln47' <Predicate = (!icmp_ln30)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.87ns)   --->   "%add63_mid1 = add i5 %i_09, i5 2" [../src/hls/cnn.cpp:30]   --->   Operation 92 'add' 'add63_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.48ns)   --->   "%select_ln30_8 = select i1 %icmp_ln33, i5 %i, i5 %add63_mid1" [../src/hls/cnn.cpp:30]   --->   Operation 93 'select' 'select_ln30_8' <Predicate = (!icmp_ln30)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %select_ln30_8" [../src/hls/cnn.cpp:50]   --->   Operation 94 'zext' 'zext_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.42ns)   --->   "%mul_ln50 = mul i10 %zext_ln50, i10 29" [../src/hls/cnn.cpp:50]   --->   Operation 95 'mul' 'mul_ln50' <Predicate = (!icmp_ln30)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn.cpp:33]   --->   Operation 96 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.48ns)   --->   "%br_ln36 = br void" [../src/hls/cnn.cpp:36]   --->   Operation 97 'br' 'br_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.48>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/hls/cnn.cpp:76]   --->   Operation 98 'ret' 'ret_ln76' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %._crit_edge.loopexit, i6 %add_ln36, void %.split1376" [../src/hls/cnn.cpp:36]   --->   Operation 99 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.88ns)   --->   "%add_ln36 = add i6 %iii, i6 1" [../src/hls/cnn.cpp:36]   --->   Operation 100 'add' 'add_ln36' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.87ns)   --->   "%icmp_ln36 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:36]   --->   Operation 101 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split, void" [../src/hls/cnn.cpp:36]   --->   Operation 102 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %iii" [../src/hls/cnn.cpp:36]   --->   Operation 103 'zext' 'iii_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i14 %bias, i64 0, i64 %iii_cast" [../src/hls/cnn.cpp:39]   --->   Operation 104 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.79ns)   --->   "%output_sum_0_V_3 = load i5 %bias_addr" [../src/hls/cnn.cpp:39]   --->   Operation 105 'load' 'output_sum_0_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i6 %iii" [../src/hls/cnn.cpp:39]   --->   Operation 106 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.65>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%output_sum_31_V_233 = phi i21 %output_sum_31_V_1, void %._crit_edge.loopexit, i21 %output_sum_31_V_3, void %.split1376"   --->   Operation 107 'phi' 'output_sum_31_V_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%output_sum_30_V_232 = phi i21 %output_sum_30_V_1, void %._crit_edge.loopexit, i21 %output_sum_30_V_3, void %.split1376"   --->   Operation 108 'phi' 'output_sum_30_V_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%output_sum_29_V_231 = phi i21 %output_sum_29_V_1, void %._crit_edge.loopexit, i21 %output_sum_29_V_3, void %.split1376"   --->   Operation 109 'phi' 'output_sum_29_V_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%output_sum_28_V_230 = phi i21 %output_sum_28_V_1, void %._crit_edge.loopexit, i21 %output_sum_28_V_3, void %.split1376"   --->   Operation 110 'phi' 'output_sum_28_V_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%output_sum_27_V_229 = phi i21 %output_sum_27_V_1, void %._crit_edge.loopexit, i21 %output_sum_27_V_3, void %.split1376"   --->   Operation 111 'phi' 'output_sum_27_V_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%output_sum_26_V_228 = phi i21 %output_sum_26_V_1, void %._crit_edge.loopexit, i21 %output_sum_26_V_3, void %.split1376"   --->   Operation 112 'phi' 'output_sum_26_V_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%output_sum_25_V_227 = phi i21 %output_sum_25_V_1, void %._crit_edge.loopexit, i21 %output_sum_25_V_3, void %.split1376"   --->   Operation 113 'phi' 'output_sum_25_V_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%output_sum_24_V_226 = phi i21 %output_sum_24_V_1, void %._crit_edge.loopexit, i21 %output_sum_24_V_3, void %.split1376"   --->   Operation 114 'phi' 'output_sum_24_V_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%output_sum_23_V_225 = phi i21 %output_sum_23_V_1, void %._crit_edge.loopexit, i21 %output_sum_23_V_3, void %.split1376"   --->   Operation 115 'phi' 'output_sum_23_V_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%output_sum_22_V_224 = phi i21 %output_sum_22_V_1, void %._crit_edge.loopexit, i21 %output_sum_22_V_3, void %.split1376"   --->   Operation 116 'phi' 'output_sum_22_V_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%output_sum_21_V_223 = phi i21 %output_sum_21_V_1, void %._crit_edge.loopexit, i21 %output_sum_21_V_3, void %.split1376"   --->   Operation 117 'phi' 'output_sum_21_V_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%output_sum_20_V_222 = phi i21 %output_sum_20_V_1, void %._crit_edge.loopexit, i21 %output_sum_20_V_3, void %.split1376"   --->   Operation 118 'phi' 'output_sum_20_V_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%output_sum_19_V_221 = phi i21 %output_sum_19_V_1, void %._crit_edge.loopexit, i21 %output_sum_19_V_3, void %.split1376"   --->   Operation 119 'phi' 'output_sum_19_V_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%output_sum_18_V_220 = phi i21 %output_sum_18_V_1, void %._crit_edge.loopexit, i21 %output_sum_18_V_3, void %.split1376"   --->   Operation 120 'phi' 'output_sum_18_V_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%output_sum_17_V_219 = phi i21 %output_sum_17_V_1, void %._crit_edge.loopexit, i21 %output_sum_17_V_3, void %.split1376"   --->   Operation 121 'phi' 'output_sum_17_V_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%output_sum_16_V_218 = phi i21 %output_sum_16_V_1, void %._crit_edge.loopexit, i21 %output_sum_16_V_3, void %.split1376"   --->   Operation 122 'phi' 'output_sum_16_V_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%output_sum_15_V_217 = phi i21 %output_sum_15_V_1, void %._crit_edge.loopexit, i21 %output_sum_15_V_3, void %.split1376"   --->   Operation 123 'phi' 'output_sum_15_V_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%output_sum_14_V_216 = phi i21 %output_sum_14_V_1, void %._crit_edge.loopexit, i21 %output_sum_14_V_3, void %.split1376"   --->   Operation 124 'phi' 'output_sum_14_V_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%output_sum_13_V_215 = phi i21 %output_sum_13_V_1, void %._crit_edge.loopexit, i21 %output_sum_13_V_3, void %.split1376"   --->   Operation 125 'phi' 'output_sum_13_V_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%output_sum_12_V_214 = phi i21 %output_sum_12_V_1, void %._crit_edge.loopexit, i21 %output_sum_12_V_3, void %.split1376"   --->   Operation 126 'phi' 'output_sum_12_V_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%output_sum_11_V_213 = phi i21 %output_sum_11_V_1, void %._crit_edge.loopexit, i21 %output_sum_11_V_3, void %.split1376"   --->   Operation 127 'phi' 'output_sum_11_V_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%output_sum_10_V_212 = phi i21 %output_sum_10_V_1, void %._crit_edge.loopexit, i21 %output_sum_10_V_3, void %.split1376"   --->   Operation 128 'phi' 'output_sum_10_V_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%output_sum_9_V_211 = phi i21 %output_sum_9_V_1, void %._crit_edge.loopexit, i21 %output_sum_9_V_3, void %.split1376"   --->   Operation 129 'phi' 'output_sum_9_V_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%output_sum_8_V_210 = phi i21 %output_sum_8_V_1, void %._crit_edge.loopexit, i21 %output_sum_8_V_3, void %.split1376"   --->   Operation 130 'phi' 'output_sum_8_V_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%output_sum_7_V_29 = phi i21 %output_sum_7_V_1, void %._crit_edge.loopexit, i21 %output_sum_7_V_3, void %.split1376"   --->   Operation 131 'phi' 'output_sum_7_V_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%output_sum_6_V_28 = phi i21 %output_sum_6_V_1, void %._crit_edge.loopexit, i21 %output_sum_6_V_3, void %.split1376"   --->   Operation 132 'phi' 'output_sum_6_V_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%output_sum_5_V_27 = phi i21 %output_sum_5_V_1, void %._crit_edge.loopexit, i21 %output_sum_5_V_3, void %.split1376"   --->   Operation 133 'phi' 'output_sum_5_V_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%output_sum_4_V_26 = phi i21 %output_sum_4_V_1, void %._crit_edge.loopexit, i21 %output_sum_4_V_3, void %.split1376"   --->   Operation 134 'phi' 'output_sum_4_V_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%output_sum_3_V_25 = phi i21 %output_sum_3_V_1, void %._crit_edge.loopexit, i21 %output_sum_3_V_3, void %.split1376"   --->   Operation 135 'phi' 'output_sum_3_V_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%output_sum_2_V_24 = phi i21 %output_sum_2_V_1, void %._crit_edge.loopexit, i21 %output_sum_2_V_3, void %.split1376"   --->   Operation 136 'phi' 'output_sum_2_V_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%output_sum_1_V_23 = phi i21 %output_sum_1_V_1, void %._crit_edge.loopexit, i21 %output_sum_1_V_3, void %.split1376"   --->   Operation 137 'phi' 'output_sum_1_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%output_sum_0_V_21 = phi i21 %output_sum_0_V_1, void %._crit_edge.loopexit, i21 %output_sum_0_V_32, void %.split1376"   --->   Operation 138 'phi' 'output_sum_0_V_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn.cpp:36]   --->   Operation 141 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 142 [1/2] (0.79ns)   --->   "%output_sum_0_V_3 = load i5 %bias_addr" [../src/hls/cnn.cpp:39]   --->   Operation 142 'load' 'output_sum_0_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i14 %output_sum_0_V_3" [../src/hls/cnn.cpp:39]   --->   Operation 143 'sext' 'sext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.86ns)   --->   "%switch_ln39 = switch i5 %trunc_ln39, void %branch31, i5 0, void %.split1376, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [../src/hls/cnn.cpp:39]   --->   Operation 144 'switch' 'switch_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.86>
ST_4 : Operation 145 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 145 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 30)> <Delay = 0.48>
ST_4 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 146 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 29)> <Delay = 0.48>
ST_4 : Operation 147 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 147 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 28)> <Delay = 0.48>
ST_4 : Operation 148 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 148 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 27)> <Delay = 0.48>
ST_4 : Operation 149 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 149 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 26)> <Delay = 0.48>
ST_4 : Operation 150 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 25)> <Delay = 0.48>
ST_4 : Operation 151 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 151 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 24)> <Delay = 0.48>
ST_4 : Operation 152 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 152 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 23)> <Delay = 0.48>
ST_4 : Operation 153 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 153 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 22)> <Delay = 0.48>
ST_4 : Operation 154 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 154 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 21)> <Delay = 0.48>
ST_4 : Operation 155 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 155 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 20)> <Delay = 0.48>
ST_4 : Operation 156 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 156 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 19)> <Delay = 0.48>
ST_4 : Operation 157 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 157 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 18)> <Delay = 0.48>
ST_4 : Operation 158 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 158 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 17)> <Delay = 0.48>
ST_4 : Operation 159 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 159 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 16)> <Delay = 0.48>
ST_4 : Operation 160 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 15)> <Delay = 0.48>
ST_4 : Operation 161 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 161 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 14)> <Delay = 0.48>
ST_4 : Operation 162 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 162 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 13)> <Delay = 0.48>
ST_4 : Operation 163 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 163 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 12)> <Delay = 0.48>
ST_4 : Operation 164 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 164 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 11)> <Delay = 0.48>
ST_4 : Operation 165 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 165 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 10)> <Delay = 0.48>
ST_4 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 166 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 9)> <Delay = 0.48>
ST_4 : Operation 167 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 167 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 8)> <Delay = 0.48>
ST_4 : Operation 168 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 168 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 7)> <Delay = 0.48>
ST_4 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 169 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 6)> <Delay = 0.48>
ST_4 : Operation 170 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 170 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 5)> <Delay = 0.48>
ST_4 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 171 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 4)> <Delay = 0.48>
ST_4 : Operation 172 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 172 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 3)> <Delay = 0.48>
ST_4 : Operation 173 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 2)> <Delay = 0.48>
ST_4 : Operation 174 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 174 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 1)> <Delay = 0.48>
ST_4 : Operation 175 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.split1376" [../src/hls/cnn.cpp:39]   --->   Operation 175 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln39 == 31)> <Delay = 0.48>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%output_sum_31_V_3 = phi i21 %sext_ln39, void %branch31, i21 %output_sum_31_V_233, void %branch30, i21 %output_sum_31_V_233, void %branch29, i21 %output_sum_31_V_233, void %branch28, i21 %output_sum_31_V_233, void %branch27, i21 %output_sum_31_V_233, void %branch26, i21 %output_sum_31_V_233, void %branch25, i21 %output_sum_31_V_233, void %branch24, i21 %output_sum_31_V_233, void %branch23, i21 %output_sum_31_V_233, void %branch22, i21 %output_sum_31_V_233, void %branch21, i21 %output_sum_31_V_233, void %branch20, i21 %output_sum_31_V_233, void %branch19, i21 %output_sum_31_V_233, void %branch18, i21 %output_sum_31_V_233, void %branch17, i21 %output_sum_31_V_233, void %branch16, i21 %output_sum_31_V_233, void %branch15, i21 %output_sum_31_V_233, void %branch14, i21 %output_sum_31_V_233, void %branch13, i21 %output_sum_31_V_233, void %branch12, i21 %output_sum_31_V_233, void %branch11, i21 %output_sum_31_V_233, void %branch10, i21 %output_sum_31_V_233, void %branch9, i21 %output_sum_31_V_233, void %branch8, i21 %output_sum_31_V_233, void %branch7, i21 %output_sum_31_V_233, void %branch6, i21 %output_sum_31_V_233, void %branch5, i21 %output_sum_31_V_233, void %branch4, i21 %output_sum_31_V_233, void %branch3, i21 %output_sum_31_V_233, void %branch2, i21 %output_sum_31_V_233, void %branch1, i21 %output_sum_31_V_233, void %.split" [../src/hls/cnn.cpp:39]   --->   Operation 176 'phi' 'output_sum_31_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%output_sum_30_V_3 = phi i21 %output_sum_30_V_232, void %branch31, i21 %sext_ln39, void %branch30, i21 %output_sum_30_V_232, void %branch29, i21 %output_sum_30_V_232, void %branch28, i21 %output_sum_30_V_232, void %branch27, i21 %output_sum_30_V_232, void %branch26, i21 %output_sum_30_V_232, void %branch25, i21 %output_sum_30_V_232, void %branch24, i21 %output_sum_30_V_232, void %branch23, i21 %output_sum_30_V_232, void %branch22, i21 %output_sum_30_V_232, void %branch21, i21 %output_sum_30_V_232, void %branch20, i21 %output_sum_30_V_232, void %branch19, i21 %output_sum_30_V_232, void %branch18, i21 %output_sum_30_V_232, void %branch17, i21 %output_sum_30_V_232, void %branch16, i21 %output_sum_30_V_232, void %branch15, i21 %output_sum_30_V_232, void %branch14, i21 %output_sum_30_V_232, void %branch13, i21 %output_sum_30_V_232, void %branch12, i21 %output_sum_30_V_232, void %branch11, i21 %output_sum_30_V_232, void %branch10, i21 %output_sum_30_V_232, void %branch9, i21 %output_sum_30_V_232, void %branch8, i21 %output_sum_30_V_232, void %branch7, i21 %output_sum_30_V_232, void %branch6, i21 %output_sum_30_V_232, void %branch5, i21 %output_sum_30_V_232, void %branch4, i21 %output_sum_30_V_232, void %branch3, i21 %output_sum_30_V_232, void %branch2, i21 %output_sum_30_V_232, void %branch1, i21 %output_sum_30_V_232, void %.split"   --->   Operation 177 'phi' 'output_sum_30_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%output_sum_29_V_3 = phi i21 %output_sum_29_V_231, void %branch31, i21 %output_sum_29_V_231, void %branch30, i21 %sext_ln39, void %branch29, i21 %output_sum_29_V_231, void %branch28, i21 %output_sum_29_V_231, void %branch27, i21 %output_sum_29_V_231, void %branch26, i21 %output_sum_29_V_231, void %branch25, i21 %output_sum_29_V_231, void %branch24, i21 %output_sum_29_V_231, void %branch23, i21 %output_sum_29_V_231, void %branch22, i21 %output_sum_29_V_231, void %branch21, i21 %output_sum_29_V_231, void %branch20, i21 %output_sum_29_V_231, void %branch19, i21 %output_sum_29_V_231, void %branch18, i21 %output_sum_29_V_231, void %branch17, i21 %output_sum_29_V_231, void %branch16, i21 %output_sum_29_V_231, void %branch15, i21 %output_sum_29_V_231, void %branch14, i21 %output_sum_29_V_231, void %branch13, i21 %output_sum_29_V_231, void %branch12, i21 %output_sum_29_V_231, void %branch11, i21 %output_sum_29_V_231, void %branch10, i21 %output_sum_29_V_231, void %branch9, i21 %output_sum_29_V_231, void %branch8, i21 %output_sum_29_V_231, void %branch7, i21 %output_sum_29_V_231, void %branch6, i21 %output_sum_29_V_231, void %branch5, i21 %output_sum_29_V_231, void %branch4, i21 %output_sum_29_V_231, void %branch3, i21 %output_sum_29_V_231, void %branch2, i21 %output_sum_29_V_231, void %branch1, i21 %output_sum_29_V_231, void %.split"   --->   Operation 178 'phi' 'output_sum_29_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%output_sum_28_V_3 = phi i21 %output_sum_28_V_230, void %branch31, i21 %output_sum_28_V_230, void %branch30, i21 %output_sum_28_V_230, void %branch29, i21 %sext_ln39, void %branch28, i21 %output_sum_28_V_230, void %branch27, i21 %output_sum_28_V_230, void %branch26, i21 %output_sum_28_V_230, void %branch25, i21 %output_sum_28_V_230, void %branch24, i21 %output_sum_28_V_230, void %branch23, i21 %output_sum_28_V_230, void %branch22, i21 %output_sum_28_V_230, void %branch21, i21 %output_sum_28_V_230, void %branch20, i21 %output_sum_28_V_230, void %branch19, i21 %output_sum_28_V_230, void %branch18, i21 %output_sum_28_V_230, void %branch17, i21 %output_sum_28_V_230, void %branch16, i21 %output_sum_28_V_230, void %branch15, i21 %output_sum_28_V_230, void %branch14, i21 %output_sum_28_V_230, void %branch13, i21 %output_sum_28_V_230, void %branch12, i21 %output_sum_28_V_230, void %branch11, i21 %output_sum_28_V_230, void %branch10, i21 %output_sum_28_V_230, void %branch9, i21 %output_sum_28_V_230, void %branch8, i21 %output_sum_28_V_230, void %branch7, i21 %output_sum_28_V_230, void %branch6, i21 %output_sum_28_V_230, void %branch5, i21 %output_sum_28_V_230, void %branch4, i21 %output_sum_28_V_230, void %branch3, i21 %output_sum_28_V_230, void %branch2, i21 %output_sum_28_V_230, void %branch1, i21 %output_sum_28_V_230, void %.split"   --->   Operation 179 'phi' 'output_sum_28_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%output_sum_27_V_3 = phi i21 %output_sum_27_V_229, void %branch31, i21 %output_sum_27_V_229, void %branch30, i21 %output_sum_27_V_229, void %branch29, i21 %output_sum_27_V_229, void %branch28, i21 %sext_ln39, void %branch27, i21 %output_sum_27_V_229, void %branch26, i21 %output_sum_27_V_229, void %branch25, i21 %output_sum_27_V_229, void %branch24, i21 %output_sum_27_V_229, void %branch23, i21 %output_sum_27_V_229, void %branch22, i21 %output_sum_27_V_229, void %branch21, i21 %output_sum_27_V_229, void %branch20, i21 %output_sum_27_V_229, void %branch19, i21 %output_sum_27_V_229, void %branch18, i21 %output_sum_27_V_229, void %branch17, i21 %output_sum_27_V_229, void %branch16, i21 %output_sum_27_V_229, void %branch15, i21 %output_sum_27_V_229, void %branch14, i21 %output_sum_27_V_229, void %branch13, i21 %output_sum_27_V_229, void %branch12, i21 %output_sum_27_V_229, void %branch11, i21 %output_sum_27_V_229, void %branch10, i21 %output_sum_27_V_229, void %branch9, i21 %output_sum_27_V_229, void %branch8, i21 %output_sum_27_V_229, void %branch7, i21 %output_sum_27_V_229, void %branch6, i21 %output_sum_27_V_229, void %branch5, i21 %output_sum_27_V_229, void %branch4, i21 %output_sum_27_V_229, void %branch3, i21 %output_sum_27_V_229, void %branch2, i21 %output_sum_27_V_229, void %branch1, i21 %output_sum_27_V_229, void %.split"   --->   Operation 180 'phi' 'output_sum_27_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%output_sum_26_V_3 = phi i21 %output_sum_26_V_228, void %branch31, i21 %output_sum_26_V_228, void %branch30, i21 %output_sum_26_V_228, void %branch29, i21 %output_sum_26_V_228, void %branch28, i21 %output_sum_26_V_228, void %branch27, i21 %sext_ln39, void %branch26, i21 %output_sum_26_V_228, void %branch25, i21 %output_sum_26_V_228, void %branch24, i21 %output_sum_26_V_228, void %branch23, i21 %output_sum_26_V_228, void %branch22, i21 %output_sum_26_V_228, void %branch21, i21 %output_sum_26_V_228, void %branch20, i21 %output_sum_26_V_228, void %branch19, i21 %output_sum_26_V_228, void %branch18, i21 %output_sum_26_V_228, void %branch17, i21 %output_sum_26_V_228, void %branch16, i21 %output_sum_26_V_228, void %branch15, i21 %output_sum_26_V_228, void %branch14, i21 %output_sum_26_V_228, void %branch13, i21 %output_sum_26_V_228, void %branch12, i21 %output_sum_26_V_228, void %branch11, i21 %output_sum_26_V_228, void %branch10, i21 %output_sum_26_V_228, void %branch9, i21 %output_sum_26_V_228, void %branch8, i21 %output_sum_26_V_228, void %branch7, i21 %output_sum_26_V_228, void %branch6, i21 %output_sum_26_V_228, void %branch5, i21 %output_sum_26_V_228, void %branch4, i21 %output_sum_26_V_228, void %branch3, i21 %output_sum_26_V_228, void %branch2, i21 %output_sum_26_V_228, void %branch1, i21 %output_sum_26_V_228, void %.split"   --->   Operation 181 'phi' 'output_sum_26_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%output_sum_25_V_3 = phi i21 %output_sum_25_V_227, void %branch31, i21 %output_sum_25_V_227, void %branch30, i21 %output_sum_25_V_227, void %branch29, i21 %output_sum_25_V_227, void %branch28, i21 %output_sum_25_V_227, void %branch27, i21 %output_sum_25_V_227, void %branch26, i21 %sext_ln39, void %branch25, i21 %output_sum_25_V_227, void %branch24, i21 %output_sum_25_V_227, void %branch23, i21 %output_sum_25_V_227, void %branch22, i21 %output_sum_25_V_227, void %branch21, i21 %output_sum_25_V_227, void %branch20, i21 %output_sum_25_V_227, void %branch19, i21 %output_sum_25_V_227, void %branch18, i21 %output_sum_25_V_227, void %branch17, i21 %output_sum_25_V_227, void %branch16, i21 %output_sum_25_V_227, void %branch15, i21 %output_sum_25_V_227, void %branch14, i21 %output_sum_25_V_227, void %branch13, i21 %output_sum_25_V_227, void %branch12, i21 %output_sum_25_V_227, void %branch11, i21 %output_sum_25_V_227, void %branch10, i21 %output_sum_25_V_227, void %branch9, i21 %output_sum_25_V_227, void %branch8, i21 %output_sum_25_V_227, void %branch7, i21 %output_sum_25_V_227, void %branch6, i21 %output_sum_25_V_227, void %branch5, i21 %output_sum_25_V_227, void %branch4, i21 %output_sum_25_V_227, void %branch3, i21 %output_sum_25_V_227, void %branch2, i21 %output_sum_25_V_227, void %branch1, i21 %output_sum_25_V_227, void %.split"   --->   Operation 182 'phi' 'output_sum_25_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%output_sum_24_V_3 = phi i21 %output_sum_24_V_226, void %branch31, i21 %output_sum_24_V_226, void %branch30, i21 %output_sum_24_V_226, void %branch29, i21 %output_sum_24_V_226, void %branch28, i21 %output_sum_24_V_226, void %branch27, i21 %output_sum_24_V_226, void %branch26, i21 %output_sum_24_V_226, void %branch25, i21 %sext_ln39, void %branch24, i21 %output_sum_24_V_226, void %branch23, i21 %output_sum_24_V_226, void %branch22, i21 %output_sum_24_V_226, void %branch21, i21 %output_sum_24_V_226, void %branch20, i21 %output_sum_24_V_226, void %branch19, i21 %output_sum_24_V_226, void %branch18, i21 %output_sum_24_V_226, void %branch17, i21 %output_sum_24_V_226, void %branch16, i21 %output_sum_24_V_226, void %branch15, i21 %output_sum_24_V_226, void %branch14, i21 %output_sum_24_V_226, void %branch13, i21 %output_sum_24_V_226, void %branch12, i21 %output_sum_24_V_226, void %branch11, i21 %output_sum_24_V_226, void %branch10, i21 %output_sum_24_V_226, void %branch9, i21 %output_sum_24_V_226, void %branch8, i21 %output_sum_24_V_226, void %branch7, i21 %output_sum_24_V_226, void %branch6, i21 %output_sum_24_V_226, void %branch5, i21 %output_sum_24_V_226, void %branch4, i21 %output_sum_24_V_226, void %branch3, i21 %output_sum_24_V_226, void %branch2, i21 %output_sum_24_V_226, void %branch1, i21 %output_sum_24_V_226, void %.split"   --->   Operation 183 'phi' 'output_sum_24_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%output_sum_23_V_3 = phi i21 %output_sum_23_V_225, void %branch31, i21 %output_sum_23_V_225, void %branch30, i21 %output_sum_23_V_225, void %branch29, i21 %output_sum_23_V_225, void %branch28, i21 %output_sum_23_V_225, void %branch27, i21 %output_sum_23_V_225, void %branch26, i21 %output_sum_23_V_225, void %branch25, i21 %output_sum_23_V_225, void %branch24, i21 %sext_ln39, void %branch23, i21 %output_sum_23_V_225, void %branch22, i21 %output_sum_23_V_225, void %branch21, i21 %output_sum_23_V_225, void %branch20, i21 %output_sum_23_V_225, void %branch19, i21 %output_sum_23_V_225, void %branch18, i21 %output_sum_23_V_225, void %branch17, i21 %output_sum_23_V_225, void %branch16, i21 %output_sum_23_V_225, void %branch15, i21 %output_sum_23_V_225, void %branch14, i21 %output_sum_23_V_225, void %branch13, i21 %output_sum_23_V_225, void %branch12, i21 %output_sum_23_V_225, void %branch11, i21 %output_sum_23_V_225, void %branch10, i21 %output_sum_23_V_225, void %branch9, i21 %output_sum_23_V_225, void %branch8, i21 %output_sum_23_V_225, void %branch7, i21 %output_sum_23_V_225, void %branch6, i21 %output_sum_23_V_225, void %branch5, i21 %output_sum_23_V_225, void %branch4, i21 %output_sum_23_V_225, void %branch3, i21 %output_sum_23_V_225, void %branch2, i21 %output_sum_23_V_225, void %branch1, i21 %output_sum_23_V_225, void %.split"   --->   Operation 184 'phi' 'output_sum_23_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%output_sum_22_V_3 = phi i21 %output_sum_22_V_224, void %branch31, i21 %output_sum_22_V_224, void %branch30, i21 %output_sum_22_V_224, void %branch29, i21 %output_sum_22_V_224, void %branch28, i21 %output_sum_22_V_224, void %branch27, i21 %output_sum_22_V_224, void %branch26, i21 %output_sum_22_V_224, void %branch25, i21 %output_sum_22_V_224, void %branch24, i21 %output_sum_22_V_224, void %branch23, i21 %sext_ln39, void %branch22, i21 %output_sum_22_V_224, void %branch21, i21 %output_sum_22_V_224, void %branch20, i21 %output_sum_22_V_224, void %branch19, i21 %output_sum_22_V_224, void %branch18, i21 %output_sum_22_V_224, void %branch17, i21 %output_sum_22_V_224, void %branch16, i21 %output_sum_22_V_224, void %branch15, i21 %output_sum_22_V_224, void %branch14, i21 %output_sum_22_V_224, void %branch13, i21 %output_sum_22_V_224, void %branch12, i21 %output_sum_22_V_224, void %branch11, i21 %output_sum_22_V_224, void %branch10, i21 %output_sum_22_V_224, void %branch9, i21 %output_sum_22_V_224, void %branch8, i21 %output_sum_22_V_224, void %branch7, i21 %output_sum_22_V_224, void %branch6, i21 %output_sum_22_V_224, void %branch5, i21 %output_sum_22_V_224, void %branch4, i21 %output_sum_22_V_224, void %branch3, i21 %output_sum_22_V_224, void %branch2, i21 %output_sum_22_V_224, void %branch1, i21 %output_sum_22_V_224, void %.split"   --->   Operation 185 'phi' 'output_sum_22_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%output_sum_21_V_3 = phi i21 %output_sum_21_V_223, void %branch31, i21 %output_sum_21_V_223, void %branch30, i21 %output_sum_21_V_223, void %branch29, i21 %output_sum_21_V_223, void %branch28, i21 %output_sum_21_V_223, void %branch27, i21 %output_sum_21_V_223, void %branch26, i21 %output_sum_21_V_223, void %branch25, i21 %output_sum_21_V_223, void %branch24, i21 %output_sum_21_V_223, void %branch23, i21 %output_sum_21_V_223, void %branch22, i21 %sext_ln39, void %branch21, i21 %output_sum_21_V_223, void %branch20, i21 %output_sum_21_V_223, void %branch19, i21 %output_sum_21_V_223, void %branch18, i21 %output_sum_21_V_223, void %branch17, i21 %output_sum_21_V_223, void %branch16, i21 %output_sum_21_V_223, void %branch15, i21 %output_sum_21_V_223, void %branch14, i21 %output_sum_21_V_223, void %branch13, i21 %output_sum_21_V_223, void %branch12, i21 %output_sum_21_V_223, void %branch11, i21 %output_sum_21_V_223, void %branch10, i21 %output_sum_21_V_223, void %branch9, i21 %output_sum_21_V_223, void %branch8, i21 %output_sum_21_V_223, void %branch7, i21 %output_sum_21_V_223, void %branch6, i21 %output_sum_21_V_223, void %branch5, i21 %output_sum_21_V_223, void %branch4, i21 %output_sum_21_V_223, void %branch3, i21 %output_sum_21_V_223, void %branch2, i21 %output_sum_21_V_223, void %branch1, i21 %output_sum_21_V_223, void %.split"   --->   Operation 186 'phi' 'output_sum_21_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%output_sum_20_V_3 = phi i21 %output_sum_20_V_222, void %branch31, i21 %output_sum_20_V_222, void %branch30, i21 %output_sum_20_V_222, void %branch29, i21 %output_sum_20_V_222, void %branch28, i21 %output_sum_20_V_222, void %branch27, i21 %output_sum_20_V_222, void %branch26, i21 %output_sum_20_V_222, void %branch25, i21 %output_sum_20_V_222, void %branch24, i21 %output_sum_20_V_222, void %branch23, i21 %output_sum_20_V_222, void %branch22, i21 %output_sum_20_V_222, void %branch21, i21 %sext_ln39, void %branch20, i21 %output_sum_20_V_222, void %branch19, i21 %output_sum_20_V_222, void %branch18, i21 %output_sum_20_V_222, void %branch17, i21 %output_sum_20_V_222, void %branch16, i21 %output_sum_20_V_222, void %branch15, i21 %output_sum_20_V_222, void %branch14, i21 %output_sum_20_V_222, void %branch13, i21 %output_sum_20_V_222, void %branch12, i21 %output_sum_20_V_222, void %branch11, i21 %output_sum_20_V_222, void %branch10, i21 %output_sum_20_V_222, void %branch9, i21 %output_sum_20_V_222, void %branch8, i21 %output_sum_20_V_222, void %branch7, i21 %output_sum_20_V_222, void %branch6, i21 %output_sum_20_V_222, void %branch5, i21 %output_sum_20_V_222, void %branch4, i21 %output_sum_20_V_222, void %branch3, i21 %output_sum_20_V_222, void %branch2, i21 %output_sum_20_V_222, void %branch1, i21 %output_sum_20_V_222, void %.split"   --->   Operation 187 'phi' 'output_sum_20_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%output_sum_19_V_3 = phi i21 %output_sum_19_V_221, void %branch31, i21 %output_sum_19_V_221, void %branch30, i21 %output_sum_19_V_221, void %branch29, i21 %output_sum_19_V_221, void %branch28, i21 %output_sum_19_V_221, void %branch27, i21 %output_sum_19_V_221, void %branch26, i21 %output_sum_19_V_221, void %branch25, i21 %output_sum_19_V_221, void %branch24, i21 %output_sum_19_V_221, void %branch23, i21 %output_sum_19_V_221, void %branch22, i21 %output_sum_19_V_221, void %branch21, i21 %output_sum_19_V_221, void %branch20, i21 %sext_ln39, void %branch19, i21 %output_sum_19_V_221, void %branch18, i21 %output_sum_19_V_221, void %branch17, i21 %output_sum_19_V_221, void %branch16, i21 %output_sum_19_V_221, void %branch15, i21 %output_sum_19_V_221, void %branch14, i21 %output_sum_19_V_221, void %branch13, i21 %output_sum_19_V_221, void %branch12, i21 %output_sum_19_V_221, void %branch11, i21 %output_sum_19_V_221, void %branch10, i21 %output_sum_19_V_221, void %branch9, i21 %output_sum_19_V_221, void %branch8, i21 %output_sum_19_V_221, void %branch7, i21 %output_sum_19_V_221, void %branch6, i21 %output_sum_19_V_221, void %branch5, i21 %output_sum_19_V_221, void %branch4, i21 %output_sum_19_V_221, void %branch3, i21 %output_sum_19_V_221, void %branch2, i21 %output_sum_19_V_221, void %branch1, i21 %output_sum_19_V_221, void %.split"   --->   Operation 188 'phi' 'output_sum_19_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%output_sum_18_V_3 = phi i21 %output_sum_18_V_220, void %branch31, i21 %output_sum_18_V_220, void %branch30, i21 %output_sum_18_V_220, void %branch29, i21 %output_sum_18_V_220, void %branch28, i21 %output_sum_18_V_220, void %branch27, i21 %output_sum_18_V_220, void %branch26, i21 %output_sum_18_V_220, void %branch25, i21 %output_sum_18_V_220, void %branch24, i21 %output_sum_18_V_220, void %branch23, i21 %output_sum_18_V_220, void %branch22, i21 %output_sum_18_V_220, void %branch21, i21 %output_sum_18_V_220, void %branch20, i21 %output_sum_18_V_220, void %branch19, i21 %sext_ln39, void %branch18, i21 %output_sum_18_V_220, void %branch17, i21 %output_sum_18_V_220, void %branch16, i21 %output_sum_18_V_220, void %branch15, i21 %output_sum_18_V_220, void %branch14, i21 %output_sum_18_V_220, void %branch13, i21 %output_sum_18_V_220, void %branch12, i21 %output_sum_18_V_220, void %branch11, i21 %output_sum_18_V_220, void %branch10, i21 %output_sum_18_V_220, void %branch9, i21 %output_sum_18_V_220, void %branch8, i21 %output_sum_18_V_220, void %branch7, i21 %output_sum_18_V_220, void %branch6, i21 %output_sum_18_V_220, void %branch5, i21 %output_sum_18_V_220, void %branch4, i21 %output_sum_18_V_220, void %branch3, i21 %output_sum_18_V_220, void %branch2, i21 %output_sum_18_V_220, void %branch1, i21 %output_sum_18_V_220, void %.split"   --->   Operation 189 'phi' 'output_sum_18_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%output_sum_17_V_3 = phi i21 %output_sum_17_V_219, void %branch31, i21 %output_sum_17_V_219, void %branch30, i21 %output_sum_17_V_219, void %branch29, i21 %output_sum_17_V_219, void %branch28, i21 %output_sum_17_V_219, void %branch27, i21 %output_sum_17_V_219, void %branch26, i21 %output_sum_17_V_219, void %branch25, i21 %output_sum_17_V_219, void %branch24, i21 %output_sum_17_V_219, void %branch23, i21 %output_sum_17_V_219, void %branch22, i21 %output_sum_17_V_219, void %branch21, i21 %output_sum_17_V_219, void %branch20, i21 %output_sum_17_V_219, void %branch19, i21 %output_sum_17_V_219, void %branch18, i21 %sext_ln39, void %branch17, i21 %output_sum_17_V_219, void %branch16, i21 %output_sum_17_V_219, void %branch15, i21 %output_sum_17_V_219, void %branch14, i21 %output_sum_17_V_219, void %branch13, i21 %output_sum_17_V_219, void %branch12, i21 %output_sum_17_V_219, void %branch11, i21 %output_sum_17_V_219, void %branch10, i21 %output_sum_17_V_219, void %branch9, i21 %output_sum_17_V_219, void %branch8, i21 %output_sum_17_V_219, void %branch7, i21 %output_sum_17_V_219, void %branch6, i21 %output_sum_17_V_219, void %branch5, i21 %output_sum_17_V_219, void %branch4, i21 %output_sum_17_V_219, void %branch3, i21 %output_sum_17_V_219, void %branch2, i21 %output_sum_17_V_219, void %branch1, i21 %output_sum_17_V_219, void %.split"   --->   Operation 190 'phi' 'output_sum_17_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%output_sum_16_V_3 = phi i21 %output_sum_16_V_218, void %branch31, i21 %output_sum_16_V_218, void %branch30, i21 %output_sum_16_V_218, void %branch29, i21 %output_sum_16_V_218, void %branch28, i21 %output_sum_16_V_218, void %branch27, i21 %output_sum_16_V_218, void %branch26, i21 %output_sum_16_V_218, void %branch25, i21 %output_sum_16_V_218, void %branch24, i21 %output_sum_16_V_218, void %branch23, i21 %output_sum_16_V_218, void %branch22, i21 %output_sum_16_V_218, void %branch21, i21 %output_sum_16_V_218, void %branch20, i21 %output_sum_16_V_218, void %branch19, i21 %output_sum_16_V_218, void %branch18, i21 %output_sum_16_V_218, void %branch17, i21 %sext_ln39, void %branch16, i21 %output_sum_16_V_218, void %branch15, i21 %output_sum_16_V_218, void %branch14, i21 %output_sum_16_V_218, void %branch13, i21 %output_sum_16_V_218, void %branch12, i21 %output_sum_16_V_218, void %branch11, i21 %output_sum_16_V_218, void %branch10, i21 %output_sum_16_V_218, void %branch9, i21 %output_sum_16_V_218, void %branch8, i21 %output_sum_16_V_218, void %branch7, i21 %output_sum_16_V_218, void %branch6, i21 %output_sum_16_V_218, void %branch5, i21 %output_sum_16_V_218, void %branch4, i21 %output_sum_16_V_218, void %branch3, i21 %output_sum_16_V_218, void %branch2, i21 %output_sum_16_V_218, void %branch1, i21 %output_sum_16_V_218, void %.split"   --->   Operation 191 'phi' 'output_sum_16_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%output_sum_15_V_3 = phi i21 %output_sum_15_V_217, void %branch31, i21 %output_sum_15_V_217, void %branch30, i21 %output_sum_15_V_217, void %branch29, i21 %output_sum_15_V_217, void %branch28, i21 %output_sum_15_V_217, void %branch27, i21 %output_sum_15_V_217, void %branch26, i21 %output_sum_15_V_217, void %branch25, i21 %output_sum_15_V_217, void %branch24, i21 %output_sum_15_V_217, void %branch23, i21 %output_sum_15_V_217, void %branch22, i21 %output_sum_15_V_217, void %branch21, i21 %output_sum_15_V_217, void %branch20, i21 %output_sum_15_V_217, void %branch19, i21 %output_sum_15_V_217, void %branch18, i21 %output_sum_15_V_217, void %branch17, i21 %output_sum_15_V_217, void %branch16, i21 %sext_ln39, void %branch15, i21 %output_sum_15_V_217, void %branch14, i21 %output_sum_15_V_217, void %branch13, i21 %output_sum_15_V_217, void %branch12, i21 %output_sum_15_V_217, void %branch11, i21 %output_sum_15_V_217, void %branch10, i21 %output_sum_15_V_217, void %branch9, i21 %output_sum_15_V_217, void %branch8, i21 %output_sum_15_V_217, void %branch7, i21 %output_sum_15_V_217, void %branch6, i21 %output_sum_15_V_217, void %branch5, i21 %output_sum_15_V_217, void %branch4, i21 %output_sum_15_V_217, void %branch3, i21 %output_sum_15_V_217, void %branch2, i21 %output_sum_15_V_217, void %branch1, i21 %output_sum_15_V_217, void %.split"   --->   Operation 192 'phi' 'output_sum_15_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%output_sum_14_V_3 = phi i21 %output_sum_14_V_216, void %branch31, i21 %output_sum_14_V_216, void %branch30, i21 %output_sum_14_V_216, void %branch29, i21 %output_sum_14_V_216, void %branch28, i21 %output_sum_14_V_216, void %branch27, i21 %output_sum_14_V_216, void %branch26, i21 %output_sum_14_V_216, void %branch25, i21 %output_sum_14_V_216, void %branch24, i21 %output_sum_14_V_216, void %branch23, i21 %output_sum_14_V_216, void %branch22, i21 %output_sum_14_V_216, void %branch21, i21 %output_sum_14_V_216, void %branch20, i21 %output_sum_14_V_216, void %branch19, i21 %output_sum_14_V_216, void %branch18, i21 %output_sum_14_V_216, void %branch17, i21 %output_sum_14_V_216, void %branch16, i21 %output_sum_14_V_216, void %branch15, i21 %sext_ln39, void %branch14, i21 %output_sum_14_V_216, void %branch13, i21 %output_sum_14_V_216, void %branch12, i21 %output_sum_14_V_216, void %branch11, i21 %output_sum_14_V_216, void %branch10, i21 %output_sum_14_V_216, void %branch9, i21 %output_sum_14_V_216, void %branch8, i21 %output_sum_14_V_216, void %branch7, i21 %output_sum_14_V_216, void %branch6, i21 %output_sum_14_V_216, void %branch5, i21 %output_sum_14_V_216, void %branch4, i21 %output_sum_14_V_216, void %branch3, i21 %output_sum_14_V_216, void %branch2, i21 %output_sum_14_V_216, void %branch1, i21 %output_sum_14_V_216, void %.split"   --->   Operation 193 'phi' 'output_sum_14_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%output_sum_13_V_3 = phi i21 %output_sum_13_V_215, void %branch31, i21 %output_sum_13_V_215, void %branch30, i21 %output_sum_13_V_215, void %branch29, i21 %output_sum_13_V_215, void %branch28, i21 %output_sum_13_V_215, void %branch27, i21 %output_sum_13_V_215, void %branch26, i21 %output_sum_13_V_215, void %branch25, i21 %output_sum_13_V_215, void %branch24, i21 %output_sum_13_V_215, void %branch23, i21 %output_sum_13_V_215, void %branch22, i21 %output_sum_13_V_215, void %branch21, i21 %output_sum_13_V_215, void %branch20, i21 %output_sum_13_V_215, void %branch19, i21 %output_sum_13_V_215, void %branch18, i21 %output_sum_13_V_215, void %branch17, i21 %output_sum_13_V_215, void %branch16, i21 %output_sum_13_V_215, void %branch15, i21 %output_sum_13_V_215, void %branch14, i21 %sext_ln39, void %branch13, i21 %output_sum_13_V_215, void %branch12, i21 %output_sum_13_V_215, void %branch11, i21 %output_sum_13_V_215, void %branch10, i21 %output_sum_13_V_215, void %branch9, i21 %output_sum_13_V_215, void %branch8, i21 %output_sum_13_V_215, void %branch7, i21 %output_sum_13_V_215, void %branch6, i21 %output_sum_13_V_215, void %branch5, i21 %output_sum_13_V_215, void %branch4, i21 %output_sum_13_V_215, void %branch3, i21 %output_sum_13_V_215, void %branch2, i21 %output_sum_13_V_215, void %branch1, i21 %output_sum_13_V_215, void %.split"   --->   Operation 194 'phi' 'output_sum_13_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%output_sum_12_V_3 = phi i21 %output_sum_12_V_214, void %branch31, i21 %output_sum_12_V_214, void %branch30, i21 %output_sum_12_V_214, void %branch29, i21 %output_sum_12_V_214, void %branch28, i21 %output_sum_12_V_214, void %branch27, i21 %output_sum_12_V_214, void %branch26, i21 %output_sum_12_V_214, void %branch25, i21 %output_sum_12_V_214, void %branch24, i21 %output_sum_12_V_214, void %branch23, i21 %output_sum_12_V_214, void %branch22, i21 %output_sum_12_V_214, void %branch21, i21 %output_sum_12_V_214, void %branch20, i21 %output_sum_12_V_214, void %branch19, i21 %output_sum_12_V_214, void %branch18, i21 %output_sum_12_V_214, void %branch17, i21 %output_sum_12_V_214, void %branch16, i21 %output_sum_12_V_214, void %branch15, i21 %output_sum_12_V_214, void %branch14, i21 %output_sum_12_V_214, void %branch13, i21 %sext_ln39, void %branch12, i21 %output_sum_12_V_214, void %branch11, i21 %output_sum_12_V_214, void %branch10, i21 %output_sum_12_V_214, void %branch9, i21 %output_sum_12_V_214, void %branch8, i21 %output_sum_12_V_214, void %branch7, i21 %output_sum_12_V_214, void %branch6, i21 %output_sum_12_V_214, void %branch5, i21 %output_sum_12_V_214, void %branch4, i21 %output_sum_12_V_214, void %branch3, i21 %output_sum_12_V_214, void %branch2, i21 %output_sum_12_V_214, void %branch1, i21 %output_sum_12_V_214, void %.split"   --->   Operation 195 'phi' 'output_sum_12_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%output_sum_11_V_3 = phi i21 %output_sum_11_V_213, void %branch31, i21 %output_sum_11_V_213, void %branch30, i21 %output_sum_11_V_213, void %branch29, i21 %output_sum_11_V_213, void %branch28, i21 %output_sum_11_V_213, void %branch27, i21 %output_sum_11_V_213, void %branch26, i21 %output_sum_11_V_213, void %branch25, i21 %output_sum_11_V_213, void %branch24, i21 %output_sum_11_V_213, void %branch23, i21 %output_sum_11_V_213, void %branch22, i21 %output_sum_11_V_213, void %branch21, i21 %output_sum_11_V_213, void %branch20, i21 %output_sum_11_V_213, void %branch19, i21 %output_sum_11_V_213, void %branch18, i21 %output_sum_11_V_213, void %branch17, i21 %output_sum_11_V_213, void %branch16, i21 %output_sum_11_V_213, void %branch15, i21 %output_sum_11_V_213, void %branch14, i21 %output_sum_11_V_213, void %branch13, i21 %output_sum_11_V_213, void %branch12, i21 %sext_ln39, void %branch11, i21 %output_sum_11_V_213, void %branch10, i21 %output_sum_11_V_213, void %branch9, i21 %output_sum_11_V_213, void %branch8, i21 %output_sum_11_V_213, void %branch7, i21 %output_sum_11_V_213, void %branch6, i21 %output_sum_11_V_213, void %branch5, i21 %output_sum_11_V_213, void %branch4, i21 %output_sum_11_V_213, void %branch3, i21 %output_sum_11_V_213, void %branch2, i21 %output_sum_11_V_213, void %branch1, i21 %output_sum_11_V_213, void %.split"   --->   Operation 196 'phi' 'output_sum_11_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%output_sum_10_V_3 = phi i21 %output_sum_10_V_212, void %branch31, i21 %output_sum_10_V_212, void %branch30, i21 %output_sum_10_V_212, void %branch29, i21 %output_sum_10_V_212, void %branch28, i21 %output_sum_10_V_212, void %branch27, i21 %output_sum_10_V_212, void %branch26, i21 %output_sum_10_V_212, void %branch25, i21 %output_sum_10_V_212, void %branch24, i21 %output_sum_10_V_212, void %branch23, i21 %output_sum_10_V_212, void %branch22, i21 %output_sum_10_V_212, void %branch21, i21 %output_sum_10_V_212, void %branch20, i21 %output_sum_10_V_212, void %branch19, i21 %output_sum_10_V_212, void %branch18, i21 %output_sum_10_V_212, void %branch17, i21 %output_sum_10_V_212, void %branch16, i21 %output_sum_10_V_212, void %branch15, i21 %output_sum_10_V_212, void %branch14, i21 %output_sum_10_V_212, void %branch13, i21 %output_sum_10_V_212, void %branch12, i21 %output_sum_10_V_212, void %branch11, i21 %sext_ln39, void %branch10, i21 %output_sum_10_V_212, void %branch9, i21 %output_sum_10_V_212, void %branch8, i21 %output_sum_10_V_212, void %branch7, i21 %output_sum_10_V_212, void %branch6, i21 %output_sum_10_V_212, void %branch5, i21 %output_sum_10_V_212, void %branch4, i21 %output_sum_10_V_212, void %branch3, i21 %output_sum_10_V_212, void %branch2, i21 %output_sum_10_V_212, void %branch1, i21 %output_sum_10_V_212, void %.split"   --->   Operation 197 'phi' 'output_sum_10_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%output_sum_9_V_3 = phi i21 %output_sum_9_V_211, void %branch31, i21 %output_sum_9_V_211, void %branch30, i21 %output_sum_9_V_211, void %branch29, i21 %output_sum_9_V_211, void %branch28, i21 %output_sum_9_V_211, void %branch27, i21 %output_sum_9_V_211, void %branch26, i21 %output_sum_9_V_211, void %branch25, i21 %output_sum_9_V_211, void %branch24, i21 %output_sum_9_V_211, void %branch23, i21 %output_sum_9_V_211, void %branch22, i21 %output_sum_9_V_211, void %branch21, i21 %output_sum_9_V_211, void %branch20, i21 %output_sum_9_V_211, void %branch19, i21 %output_sum_9_V_211, void %branch18, i21 %output_sum_9_V_211, void %branch17, i21 %output_sum_9_V_211, void %branch16, i21 %output_sum_9_V_211, void %branch15, i21 %output_sum_9_V_211, void %branch14, i21 %output_sum_9_V_211, void %branch13, i21 %output_sum_9_V_211, void %branch12, i21 %output_sum_9_V_211, void %branch11, i21 %output_sum_9_V_211, void %branch10, i21 %sext_ln39, void %branch9, i21 %output_sum_9_V_211, void %branch8, i21 %output_sum_9_V_211, void %branch7, i21 %output_sum_9_V_211, void %branch6, i21 %output_sum_9_V_211, void %branch5, i21 %output_sum_9_V_211, void %branch4, i21 %output_sum_9_V_211, void %branch3, i21 %output_sum_9_V_211, void %branch2, i21 %output_sum_9_V_211, void %branch1, i21 %output_sum_9_V_211, void %.split"   --->   Operation 198 'phi' 'output_sum_9_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%output_sum_8_V_3 = phi i21 %output_sum_8_V_210, void %branch31, i21 %output_sum_8_V_210, void %branch30, i21 %output_sum_8_V_210, void %branch29, i21 %output_sum_8_V_210, void %branch28, i21 %output_sum_8_V_210, void %branch27, i21 %output_sum_8_V_210, void %branch26, i21 %output_sum_8_V_210, void %branch25, i21 %output_sum_8_V_210, void %branch24, i21 %output_sum_8_V_210, void %branch23, i21 %output_sum_8_V_210, void %branch22, i21 %output_sum_8_V_210, void %branch21, i21 %output_sum_8_V_210, void %branch20, i21 %output_sum_8_V_210, void %branch19, i21 %output_sum_8_V_210, void %branch18, i21 %output_sum_8_V_210, void %branch17, i21 %output_sum_8_V_210, void %branch16, i21 %output_sum_8_V_210, void %branch15, i21 %output_sum_8_V_210, void %branch14, i21 %output_sum_8_V_210, void %branch13, i21 %output_sum_8_V_210, void %branch12, i21 %output_sum_8_V_210, void %branch11, i21 %output_sum_8_V_210, void %branch10, i21 %output_sum_8_V_210, void %branch9, i21 %sext_ln39, void %branch8, i21 %output_sum_8_V_210, void %branch7, i21 %output_sum_8_V_210, void %branch6, i21 %output_sum_8_V_210, void %branch5, i21 %output_sum_8_V_210, void %branch4, i21 %output_sum_8_V_210, void %branch3, i21 %output_sum_8_V_210, void %branch2, i21 %output_sum_8_V_210, void %branch1, i21 %output_sum_8_V_210, void %.split"   --->   Operation 199 'phi' 'output_sum_8_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%output_sum_7_V_3 = phi i21 %output_sum_7_V_29, void %branch31, i21 %output_sum_7_V_29, void %branch30, i21 %output_sum_7_V_29, void %branch29, i21 %output_sum_7_V_29, void %branch28, i21 %output_sum_7_V_29, void %branch27, i21 %output_sum_7_V_29, void %branch26, i21 %output_sum_7_V_29, void %branch25, i21 %output_sum_7_V_29, void %branch24, i21 %output_sum_7_V_29, void %branch23, i21 %output_sum_7_V_29, void %branch22, i21 %output_sum_7_V_29, void %branch21, i21 %output_sum_7_V_29, void %branch20, i21 %output_sum_7_V_29, void %branch19, i21 %output_sum_7_V_29, void %branch18, i21 %output_sum_7_V_29, void %branch17, i21 %output_sum_7_V_29, void %branch16, i21 %output_sum_7_V_29, void %branch15, i21 %output_sum_7_V_29, void %branch14, i21 %output_sum_7_V_29, void %branch13, i21 %output_sum_7_V_29, void %branch12, i21 %output_sum_7_V_29, void %branch11, i21 %output_sum_7_V_29, void %branch10, i21 %output_sum_7_V_29, void %branch9, i21 %output_sum_7_V_29, void %branch8, i21 %sext_ln39, void %branch7, i21 %output_sum_7_V_29, void %branch6, i21 %output_sum_7_V_29, void %branch5, i21 %output_sum_7_V_29, void %branch4, i21 %output_sum_7_V_29, void %branch3, i21 %output_sum_7_V_29, void %branch2, i21 %output_sum_7_V_29, void %branch1, i21 %output_sum_7_V_29, void %.split"   --->   Operation 200 'phi' 'output_sum_7_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%output_sum_6_V_3 = phi i21 %output_sum_6_V_28, void %branch31, i21 %output_sum_6_V_28, void %branch30, i21 %output_sum_6_V_28, void %branch29, i21 %output_sum_6_V_28, void %branch28, i21 %output_sum_6_V_28, void %branch27, i21 %output_sum_6_V_28, void %branch26, i21 %output_sum_6_V_28, void %branch25, i21 %output_sum_6_V_28, void %branch24, i21 %output_sum_6_V_28, void %branch23, i21 %output_sum_6_V_28, void %branch22, i21 %output_sum_6_V_28, void %branch21, i21 %output_sum_6_V_28, void %branch20, i21 %output_sum_6_V_28, void %branch19, i21 %output_sum_6_V_28, void %branch18, i21 %output_sum_6_V_28, void %branch17, i21 %output_sum_6_V_28, void %branch16, i21 %output_sum_6_V_28, void %branch15, i21 %output_sum_6_V_28, void %branch14, i21 %output_sum_6_V_28, void %branch13, i21 %output_sum_6_V_28, void %branch12, i21 %output_sum_6_V_28, void %branch11, i21 %output_sum_6_V_28, void %branch10, i21 %output_sum_6_V_28, void %branch9, i21 %output_sum_6_V_28, void %branch8, i21 %output_sum_6_V_28, void %branch7, i21 %sext_ln39, void %branch6, i21 %output_sum_6_V_28, void %branch5, i21 %output_sum_6_V_28, void %branch4, i21 %output_sum_6_V_28, void %branch3, i21 %output_sum_6_V_28, void %branch2, i21 %output_sum_6_V_28, void %branch1, i21 %output_sum_6_V_28, void %.split"   --->   Operation 201 'phi' 'output_sum_6_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%output_sum_5_V_3 = phi i21 %output_sum_5_V_27, void %branch31, i21 %output_sum_5_V_27, void %branch30, i21 %output_sum_5_V_27, void %branch29, i21 %output_sum_5_V_27, void %branch28, i21 %output_sum_5_V_27, void %branch27, i21 %output_sum_5_V_27, void %branch26, i21 %output_sum_5_V_27, void %branch25, i21 %output_sum_5_V_27, void %branch24, i21 %output_sum_5_V_27, void %branch23, i21 %output_sum_5_V_27, void %branch22, i21 %output_sum_5_V_27, void %branch21, i21 %output_sum_5_V_27, void %branch20, i21 %output_sum_5_V_27, void %branch19, i21 %output_sum_5_V_27, void %branch18, i21 %output_sum_5_V_27, void %branch17, i21 %output_sum_5_V_27, void %branch16, i21 %output_sum_5_V_27, void %branch15, i21 %output_sum_5_V_27, void %branch14, i21 %output_sum_5_V_27, void %branch13, i21 %output_sum_5_V_27, void %branch12, i21 %output_sum_5_V_27, void %branch11, i21 %output_sum_5_V_27, void %branch10, i21 %output_sum_5_V_27, void %branch9, i21 %output_sum_5_V_27, void %branch8, i21 %output_sum_5_V_27, void %branch7, i21 %output_sum_5_V_27, void %branch6, i21 %sext_ln39, void %branch5, i21 %output_sum_5_V_27, void %branch4, i21 %output_sum_5_V_27, void %branch3, i21 %output_sum_5_V_27, void %branch2, i21 %output_sum_5_V_27, void %branch1, i21 %output_sum_5_V_27, void %.split"   --->   Operation 202 'phi' 'output_sum_5_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%output_sum_4_V_3 = phi i21 %output_sum_4_V_26, void %branch31, i21 %output_sum_4_V_26, void %branch30, i21 %output_sum_4_V_26, void %branch29, i21 %output_sum_4_V_26, void %branch28, i21 %output_sum_4_V_26, void %branch27, i21 %output_sum_4_V_26, void %branch26, i21 %output_sum_4_V_26, void %branch25, i21 %output_sum_4_V_26, void %branch24, i21 %output_sum_4_V_26, void %branch23, i21 %output_sum_4_V_26, void %branch22, i21 %output_sum_4_V_26, void %branch21, i21 %output_sum_4_V_26, void %branch20, i21 %output_sum_4_V_26, void %branch19, i21 %output_sum_4_V_26, void %branch18, i21 %output_sum_4_V_26, void %branch17, i21 %output_sum_4_V_26, void %branch16, i21 %output_sum_4_V_26, void %branch15, i21 %output_sum_4_V_26, void %branch14, i21 %output_sum_4_V_26, void %branch13, i21 %output_sum_4_V_26, void %branch12, i21 %output_sum_4_V_26, void %branch11, i21 %output_sum_4_V_26, void %branch10, i21 %output_sum_4_V_26, void %branch9, i21 %output_sum_4_V_26, void %branch8, i21 %output_sum_4_V_26, void %branch7, i21 %output_sum_4_V_26, void %branch6, i21 %output_sum_4_V_26, void %branch5, i21 %sext_ln39, void %branch4, i21 %output_sum_4_V_26, void %branch3, i21 %output_sum_4_V_26, void %branch2, i21 %output_sum_4_V_26, void %branch1, i21 %output_sum_4_V_26, void %.split"   --->   Operation 203 'phi' 'output_sum_4_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%output_sum_3_V_3 = phi i21 %output_sum_3_V_25, void %branch31, i21 %output_sum_3_V_25, void %branch30, i21 %output_sum_3_V_25, void %branch29, i21 %output_sum_3_V_25, void %branch28, i21 %output_sum_3_V_25, void %branch27, i21 %output_sum_3_V_25, void %branch26, i21 %output_sum_3_V_25, void %branch25, i21 %output_sum_3_V_25, void %branch24, i21 %output_sum_3_V_25, void %branch23, i21 %output_sum_3_V_25, void %branch22, i21 %output_sum_3_V_25, void %branch21, i21 %output_sum_3_V_25, void %branch20, i21 %output_sum_3_V_25, void %branch19, i21 %output_sum_3_V_25, void %branch18, i21 %output_sum_3_V_25, void %branch17, i21 %output_sum_3_V_25, void %branch16, i21 %output_sum_3_V_25, void %branch15, i21 %output_sum_3_V_25, void %branch14, i21 %output_sum_3_V_25, void %branch13, i21 %output_sum_3_V_25, void %branch12, i21 %output_sum_3_V_25, void %branch11, i21 %output_sum_3_V_25, void %branch10, i21 %output_sum_3_V_25, void %branch9, i21 %output_sum_3_V_25, void %branch8, i21 %output_sum_3_V_25, void %branch7, i21 %output_sum_3_V_25, void %branch6, i21 %output_sum_3_V_25, void %branch5, i21 %output_sum_3_V_25, void %branch4, i21 %sext_ln39, void %branch3, i21 %output_sum_3_V_25, void %branch2, i21 %output_sum_3_V_25, void %branch1, i21 %output_sum_3_V_25, void %.split"   --->   Operation 204 'phi' 'output_sum_3_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%output_sum_2_V_3 = phi i21 %output_sum_2_V_24, void %branch31, i21 %output_sum_2_V_24, void %branch30, i21 %output_sum_2_V_24, void %branch29, i21 %output_sum_2_V_24, void %branch28, i21 %output_sum_2_V_24, void %branch27, i21 %output_sum_2_V_24, void %branch26, i21 %output_sum_2_V_24, void %branch25, i21 %output_sum_2_V_24, void %branch24, i21 %output_sum_2_V_24, void %branch23, i21 %output_sum_2_V_24, void %branch22, i21 %output_sum_2_V_24, void %branch21, i21 %output_sum_2_V_24, void %branch20, i21 %output_sum_2_V_24, void %branch19, i21 %output_sum_2_V_24, void %branch18, i21 %output_sum_2_V_24, void %branch17, i21 %output_sum_2_V_24, void %branch16, i21 %output_sum_2_V_24, void %branch15, i21 %output_sum_2_V_24, void %branch14, i21 %output_sum_2_V_24, void %branch13, i21 %output_sum_2_V_24, void %branch12, i21 %output_sum_2_V_24, void %branch11, i21 %output_sum_2_V_24, void %branch10, i21 %output_sum_2_V_24, void %branch9, i21 %output_sum_2_V_24, void %branch8, i21 %output_sum_2_V_24, void %branch7, i21 %output_sum_2_V_24, void %branch6, i21 %output_sum_2_V_24, void %branch5, i21 %output_sum_2_V_24, void %branch4, i21 %output_sum_2_V_24, void %branch3, i21 %sext_ln39, void %branch2, i21 %output_sum_2_V_24, void %branch1, i21 %output_sum_2_V_24, void %.split"   --->   Operation 205 'phi' 'output_sum_2_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%output_sum_1_V_3 = phi i21 %output_sum_1_V_23, void %branch31, i21 %output_sum_1_V_23, void %branch30, i21 %output_sum_1_V_23, void %branch29, i21 %output_sum_1_V_23, void %branch28, i21 %output_sum_1_V_23, void %branch27, i21 %output_sum_1_V_23, void %branch26, i21 %output_sum_1_V_23, void %branch25, i21 %output_sum_1_V_23, void %branch24, i21 %output_sum_1_V_23, void %branch23, i21 %output_sum_1_V_23, void %branch22, i21 %output_sum_1_V_23, void %branch21, i21 %output_sum_1_V_23, void %branch20, i21 %output_sum_1_V_23, void %branch19, i21 %output_sum_1_V_23, void %branch18, i21 %output_sum_1_V_23, void %branch17, i21 %output_sum_1_V_23, void %branch16, i21 %output_sum_1_V_23, void %branch15, i21 %output_sum_1_V_23, void %branch14, i21 %output_sum_1_V_23, void %branch13, i21 %output_sum_1_V_23, void %branch12, i21 %output_sum_1_V_23, void %branch11, i21 %output_sum_1_V_23, void %branch10, i21 %output_sum_1_V_23, void %branch9, i21 %output_sum_1_V_23, void %branch8, i21 %output_sum_1_V_23, void %branch7, i21 %output_sum_1_V_23, void %branch6, i21 %output_sum_1_V_23, void %branch5, i21 %output_sum_1_V_23, void %branch4, i21 %output_sum_1_V_23, void %branch3, i21 %output_sum_1_V_23, void %branch2, i21 %sext_ln39, void %branch1, i21 %output_sum_1_V_23, void %.split"   --->   Operation 206 'phi' 'output_sum_1_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%output_sum_0_V_32 = phi i21 %output_sum_0_V_21, void %branch31, i21 %output_sum_0_V_21, void %branch30, i21 %output_sum_0_V_21, void %branch29, i21 %output_sum_0_V_21, void %branch28, i21 %output_sum_0_V_21, void %branch27, i21 %output_sum_0_V_21, void %branch26, i21 %output_sum_0_V_21, void %branch25, i21 %output_sum_0_V_21, void %branch24, i21 %output_sum_0_V_21, void %branch23, i21 %output_sum_0_V_21, void %branch22, i21 %output_sum_0_V_21, void %branch21, i21 %output_sum_0_V_21, void %branch20, i21 %output_sum_0_V_21, void %branch19, i21 %output_sum_0_V_21, void %branch18, i21 %output_sum_0_V_21, void %branch17, i21 %output_sum_0_V_21, void %branch16, i21 %output_sum_0_V_21, void %branch15, i21 %output_sum_0_V_21, void %branch14, i21 %output_sum_0_V_21, void %branch13, i21 %output_sum_0_V_21, void %branch12, i21 %output_sum_0_V_21, void %branch11, i21 %output_sum_0_V_21, void %branch10, i21 %output_sum_0_V_21, void %branch9, i21 %output_sum_0_V_21, void %branch8, i21 %output_sum_0_V_21, void %branch7, i21 %output_sum_0_V_21, void %branch6, i21 %output_sum_0_V_21, void %branch5, i21 %output_sum_0_V_21, void %branch4, i21 %output_sum_0_V_21, void %branch3, i21 %output_sum_0_V_21, void %branch2, i21 %output_sum_0_V_21, void %branch1, i21 %sext_ln39, void %.split"   --->   Operation 207 'phi' 'output_sum_0_V_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 209 [1/1] (0.87ns)   --->   "%sub18 = add i5 %select_ln30_5, i5 31" [../src/hls/cnn.cpp:30]   --->   Operation 209 'add' 'sub18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln72_65 = zext i5 %sub18" [../src/hls/cnn.cpp:72]   --->   Operation 210 'zext' 'zext_ln72_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln72_66 = zext i5 %sub18" [../src/hls/cnn.cpp:72]   --->   Operation 211 'zext' 'zext_ln72_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.94ns)   --->   "%add_ln72 = add i11 %mul_ln72, i11 %zext_ln72_66" [../src/hls/cnn.cpp:72]   --->   Operation 212 'add' 'add_ln72' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %add_ln72, i5 0" [../src/hls/cnn.cpp:44]   --->   Operation 213 'bitconcatenate' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %tmp_182" [../src/hls/cnn.cpp:44]   --->   Operation 214 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.93ns)   --->   "%add_ln44 = add i10 %mul_ln44, i10 %zext_ln72_65" [../src/hls/cnn.cpp:44]   --->   Operation 215 'add' 'add_ln44' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_144_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln44, i5 0" [../src/hls/cnn.cpp:47]   --->   Operation 216 'bitconcatenate' 'tmp_144_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 %mul_ln47, i10 %zext_ln72_65" [../src/hls/cnn.cpp:47]   --->   Operation 217 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_146_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln47, i5 0" [../src/hls/cnn.cpp:50]   --->   Operation 218 'bitconcatenate' 'tmp_146_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.93ns)   --->   "%add_ln50 = add i10 %mul_ln50, i10 %zext_ln72_65" [../src/hls/cnn.cpp:50]   --->   Operation 219 'add' 'add_ln50' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln50, i5 0" [../src/hls/cnn.cpp:50]   --->   Operation 220 'bitconcatenate' 'tmp_148_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %select_ln30_5" [../src/hls/cnn.cpp:45]   --->   Operation 221 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %mul_ln44, i10 %zext_ln45" [../src/hls/cnn.cpp:45]   --->   Operation 222 'add' 'add_ln45' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln45, i5 0" [../src/hls/cnn.cpp:48]   --->   Operation 223 'bitconcatenate' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.93ns)   --->   "%add_ln48 = add i10 %mul_ln47, i10 %zext_ln45" [../src/hls/cnn.cpp:48]   --->   Operation 224 'add' 'add_ln48' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_152_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln48, i5 0" [../src/hls/cnn.cpp:51]   --->   Operation 225 'bitconcatenate' 'tmp_152_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.93ns)   --->   "%add_ln51 = add i10 %mul_ln50, i10 %zext_ln45" [../src/hls/cnn.cpp:51]   --->   Operation 226 'add' 'add_ln51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_154_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln51, i5 0" [../src/hls/cnn.cpp:51]   --->   Operation 227 'bitconcatenate' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.87ns)   --->   "%ii_4 = add i5 %select_ln30_5, i5 1" [../src/hls/cnn.cpp:30]   --->   Operation 228 'add' 'ii_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %ii_4" [../src/hls/cnn.cpp:46]   --->   Operation 229 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.93ns)   --->   "%add_ln46 = add i10 %mul_ln44, i10 %zext_ln46" [../src/hls/cnn.cpp:46]   --->   Operation 230 'add' 'add_ln46' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_156_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln46, i5 0" [../src/hls/cnn.cpp:49]   --->   Operation 231 'bitconcatenate' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.93ns)   --->   "%add_ln49 = add i10 %mul_ln47, i10 %zext_ln46" [../src/hls/cnn.cpp:49]   --->   Operation 232 'add' 'add_ln49' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_158_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln49, i5 0" [../src/hls/cnn.cpp:52]   --->   Operation 233 'bitconcatenate' 'tmp_158_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.93ns)   --->   "%add_ln52 = add i10 %mul_ln50, i10 %zext_ln46" [../src/hls/cnn.cpp:52]   --->   Operation 234 'add' 'add_ln52' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln52, i5 0" [../src/hls/cnn.cpp:42]   --->   Operation 235 'bitconcatenate' 'tmp_160_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.48ns)   --->   "%br_ln42 = br void" [../src/hls/cnn.cpp:42]   --->   Operation 236 'br' 'br_ln42' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void, i6 %add_ln42, void %.split3" [../src/hls/cnn.cpp:42]   --->   Operation 237 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.87ns)   --->   "%icmp_ln42 = icmp_eq  i6 %iv, i6 32" [../src/hls/cnn.cpp:42]   --->   Operation 238 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split3, void %.preheader.preheader" [../src/hls/cnn.cpp:42]   --->   Operation 239 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%iv_cast = zext i6 %iv" [../src/hls/cnn.cpp:42]   --->   Operation 240 'zext' 'iv_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i6 %iv" [../src/hls/cnn.cpp:44]   --->   Operation 241 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.00ns)   --->   "%add_ln44_1 = add i15 %tmp_144_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:44]   --->   Operation 242 'add' 'add_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i15 %add_ln44_1" [../src/hls/cnn.cpp:44]   --->   Operation 243 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln44_5" [../src/hls/cnn.cpp:44]   --->   Operation 244 'getelementptr' 'max_pooling_output_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (1.00ns)   --->   "%add_ln45_1 = add i15 %tmp_150_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:45]   --->   Operation 245 'add' 'add_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %add_ln45_1" [../src/hls/cnn.cpp:45]   --->   Operation 246 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_1 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln45_2" [../src/hls/cnn.cpp:45]   --->   Operation 247 'getelementptr' 'max_pooling_output_V_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (1.35ns)   --->   "%input_val_1_V = load i15 %max_pooling_output_V_addr" [../src/hls/cnn.cpp:44]   --->   Operation 248 'load' 'input_val_1_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 249 [2/2] (1.35ns)   --->   "%input_val_2_V = load i15 %max_pooling_output_V_addr_1" [../src/hls/cnn.cpp:45]   --->   Operation 249 'load' 'input_val_2_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%weights_0_0_0_addr = getelementptr i16 %weights_0_0_0, i64 0, i64 %iv_cast"   --->   Operation 250 'getelementptr' 'weights_0_0_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 251 [2/2] (0.79ns)   --->   "%weights_0_0_0_load = load i5 %weights_0_0_0_addr"   --->   Operation 251 'load' 'weights_0_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%weights_0_1_0_addr = getelementptr i16 %weights_0_1_0, i64 0, i64 %iv_cast"   --->   Operation 252 'getelementptr' 'weights_0_1_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 253 [2/2] (0.79ns)   --->   "%weights_0_1_0_load = load i5 %weights_0_1_0_addr"   --->   Operation 253 'load' 'weights_0_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%weights_0_2_0_addr = getelementptr i15 %weights_0_2_0, i64 0, i64 %iv_cast"   --->   Operation 254 'getelementptr' 'weights_0_2_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (0.79ns)   --->   "%weights_0_2_0_load = load i5 %weights_0_2_0_addr"   --->   Operation 255 'load' 'weights_0_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%weights_1_0_0_addr = getelementptr i15 %weights_1_0_0, i64 0, i64 %iv_cast"   --->   Operation 256 'getelementptr' 'weights_1_0_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 257 [2/2] (0.79ns)   --->   "%weights_1_0_0_load = load i5 %weights_1_0_0_addr"   --->   Operation 257 'load' 'weights_1_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%weights_1_1_0_addr = getelementptr i16 %weights_1_1_0, i64 0, i64 %iv_cast"   --->   Operation 258 'getelementptr' 'weights_1_1_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 259 [2/2] (0.79ns)   --->   "%weights_1_1_0_load = load i5 %weights_1_1_0_addr"   --->   Operation 259 'load' 'weights_1_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%weights_0_0_1_addr = getelementptr i16 %weights_0_0_1, i64 0, i64 %iv_cast"   --->   Operation 260 'getelementptr' 'weights_0_0_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 261 [2/2] (0.79ns)   --->   "%weights_0_0_1_load = load i5 %weights_0_0_1_addr"   --->   Operation 261 'load' 'weights_0_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%weights_0_1_1_addr = getelementptr i15 %weights_0_1_1, i64 0, i64 %iv_cast"   --->   Operation 262 'getelementptr' 'weights_0_1_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 263 [2/2] (0.79ns)   --->   "%weights_0_1_1_load = load i5 %weights_0_1_1_addr"   --->   Operation 263 'load' 'weights_0_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%weights_0_2_1_addr = getelementptr i16 %weights_0_2_1, i64 0, i64 %iv_cast"   --->   Operation 264 'getelementptr' 'weights_0_2_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 265 [2/2] (0.79ns)   --->   "%weights_0_2_1_load = load i5 %weights_0_2_1_addr"   --->   Operation 265 'load' 'weights_0_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%weights_1_0_1_addr = getelementptr i15 %weights_1_0_1, i64 0, i64 %iv_cast"   --->   Operation 266 'getelementptr' 'weights_1_0_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 267 [2/2] (0.79ns)   --->   "%weights_1_0_1_load = load i5 %weights_1_0_1_addr"   --->   Operation 267 'load' 'weights_1_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%weights_1_1_1_addr = getelementptr i16 %weights_1_1_1, i64 0, i64 %iv_cast"   --->   Operation 268 'getelementptr' 'weights_1_1_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 269 [2/2] (0.79ns)   --->   "%weights_1_1_1_load = load i5 %weights_1_1_1_addr"   --->   Operation 269 'load' 'weights_1_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%weights_0_0_2_addr = getelementptr i17 %weights_0_0_2, i64 0, i64 %iv_cast"   --->   Operation 270 'getelementptr' 'weights_0_0_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 271 [2/2] (0.79ns)   --->   "%weights_0_0_2_load = load i5 %weights_0_0_2_addr"   --->   Operation 271 'load' 'weights_0_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%weights_0_1_2_addr = getelementptr i16 %weights_0_1_2, i64 0, i64 %iv_cast"   --->   Operation 272 'getelementptr' 'weights_0_1_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 273 [2/2] (0.79ns)   --->   "%weights_0_1_2_load = load i5 %weights_0_1_2_addr"   --->   Operation 273 'load' 'weights_0_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%weights_0_2_2_addr = getelementptr i16 %weights_0_2_2, i64 0, i64 %iv_cast"   --->   Operation 274 'getelementptr' 'weights_0_2_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 275 [2/2] (0.79ns)   --->   "%weights_0_2_2_load = load i5 %weights_0_2_2_addr"   --->   Operation 275 'load' 'weights_0_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%weights_1_0_2_addr = getelementptr i16 %weights_1_0_2, i64 0, i64 %iv_cast"   --->   Operation 276 'getelementptr' 'weights_1_0_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 277 [2/2] (0.79ns)   --->   "%weights_1_0_2_load = load i5 %weights_1_0_2_addr"   --->   Operation 277 'load' 'weights_1_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%weights_1_1_2_addr = getelementptr i16 %weights_1_1_2, i64 0, i64 %iv_cast"   --->   Operation 278 'getelementptr' 'weights_1_1_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 279 [2/2] (0.79ns)   --->   "%weights_1_1_2_load = load i5 %weights_1_1_2_addr"   --->   Operation 279 'load' 'weights_1_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%weights_0_0_3_addr = getelementptr i15 %weights_0_0_3, i64 0, i64 %iv_cast"   --->   Operation 280 'getelementptr' 'weights_0_0_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 281 [2/2] (0.79ns)   --->   "%weights_0_0_3_load = load i5 %weights_0_0_3_addr"   --->   Operation 281 'load' 'weights_0_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%weights_0_1_3_addr = getelementptr i15 %weights_0_1_3, i64 0, i64 %iv_cast"   --->   Operation 282 'getelementptr' 'weights_0_1_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 283 [2/2] (0.79ns)   --->   "%weights_0_1_3_load = load i5 %weights_0_1_3_addr"   --->   Operation 283 'load' 'weights_0_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%weights_0_2_3_addr = getelementptr i15 %weights_0_2_3, i64 0, i64 %iv_cast"   --->   Operation 284 'getelementptr' 'weights_0_2_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 285 [2/2] (0.79ns)   --->   "%weights_0_2_3_load = load i5 %weights_0_2_3_addr"   --->   Operation 285 'load' 'weights_0_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%weights_1_0_3_addr = getelementptr i15 %weights_1_0_3, i64 0, i64 %iv_cast"   --->   Operation 286 'getelementptr' 'weights_1_0_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 287 [2/2] (0.79ns)   --->   "%weights_1_0_3_load = load i5 %weights_1_0_3_addr"   --->   Operation 287 'load' 'weights_1_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%weights_1_1_3_addr = getelementptr i15 %weights_1_1_3, i64 0, i64 %iv_cast"   --->   Operation 288 'getelementptr' 'weights_1_1_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 289 [2/2] (0.79ns)   --->   "%weights_1_1_3_load = load i5 %weights_1_1_3_addr"   --->   Operation 289 'load' 'weights_1_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%weights_0_0_4_addr = getelementptr i14 %weights_0_0_4, i64 0, i64 %iv_cast"   --->   Operation 290 'getelementptr' 'weights_0_0_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 291 [2/2] (0.79ns)   --->   "%weights_0_0_4_load = load i5 %weights_0_0_4_addr"   --->   Operation 291 'load' 'weights_0_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%weights_0_1_4_addr = getelementptr i14 %weights_0_1_4, i64 0, i64 %iv_cast"   --->   Operation 292 'getelementptr' 'weights_0_1_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 293 [2/2] (0.79ns)   --->   "%weights_0_1_4_load = load i5 %weights_0_1_4_addr"   --->   Operation 293 'load' 'weights_0_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%weights_0_2_4_addr = getelementptr i14 %weights_0_2_4, i64 0, i64 %iv_cast"   --->   Operation 294 'getelementptr' 'weights_0_2_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (0.79ns)   --->   "%weights_0_2_4_load = load i5 %weights_0_2_4_addr"   --->   Operation 295 'load' 'weights_0_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%weights_1_0_4_addr = getelementptr i14 %weights_1_0_4, i64 0, i64 %iv_cast"   --->   Operation 296 'getelementptr' 'weights_1_0_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 297 [2/2] (0.79ns)   --->   "%weights_1_0_4_load = load i5 %weights_1_0_4_addr"   --->   Operation 297 'load' 'weights_1_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%weights_1_1_4_addr = getelementptr i14 %weights_1_1_4, i64 0, i64 %iv_cast"   --->   Operation 298 'getelementptr' 'weights_1_1_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 299 [2/2] (0.79ns)   --->   "%weights_1_1_4_load = load i5 %weights_1_1_4_addr"   --->   Operation 299 'load' 'weights_1_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%weights_0_0_5_addr = getelementptr i14 %weights_0_0_5, i64 0, i64 %iv_cast"   --->   Operation 300 'getelementptr' 'weights_0_0_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 301 [2/2] (0.79ns)   --->   "%weights_0_0_5_load = load i5 %weights_0_0_5_addr"   --->   Operation 301 'load' 'weights_0_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%weights_0_1_5_addr = getelementptr i14 %weights_0_1_5, i64 0, i64 %iv_cast"   --->   Operation 302 'getelementptr' 'weights_0_1_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 303 [2/2] (0.79ns)   --->   "%weights_0_1_5_load = load i5 %weights_0_1_5_addr"   --->   Operation 303 'load' 'weights_0_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%weights_0_2_5_addr = getelementptr i14 %weights_0_2_5, i64 0, i64 %iv_cast"   --->   Operation 304 'getelementptr' 'weights_0_2_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 305 [2/2] (0.79ns)   --->   "%weights_0_2_5_load = load i5 %weights_0_2_5_addr"   --->   Operation 305 'load' 'weights_0_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%weights_1_0_5_addr = getelementptr i14 %weights_1_0_5, i64 0, i64 %iv_cast"   --->   Operation 306 'getelementptr' 'weights_1_0_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 307 [2/2] (0.79ns)   --->   "%weights_1_0_5_load = load i5 %weights_1_0_5_addr"   --->   Operation 307 'load' 'weights_1_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%weights_1_1_5_addr = getelementptr i14 %weights_1_1_5, i64 0, i64 %iv_cast"   --->   Operation 308 'getelementptr' 'weights_1_1_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 309 [2/2] (0.79ns)   --->   "%weights_1_1_5_load = load i5 %weights_1_1_5_addr"   --->   Operation 309 'load' 'weights_1_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%weights_0_0_6_addr = getelementptr i16 %weights_0_0_6, i64 0, i64 %iv_cast"   --->   Operation 310 'getelementptr' 'weights_0_0_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 311 [2/2] (0.79ns)   --->   "%weights_0_0_6_load = load i5 %weights_0_0_6_addr"   --->   Operation 311 'load' 'weights_0_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%weights_0_1_6_addr = getelementptr i16 %weights_0_1_6, i64 0, i64 %iv_cast"   --->   Operation 312 'getelementptr' 'weights_0_1_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 313 [2/2] (0.79ns)   --->   "%weights_0_1_6_load = load i5 %weights_0_1_6_addr"   --->   Operation 313 'load' 'weights_0_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%weights_0_2_6_addr = getelementptr i16 %weights_0_2_6, i64 0, i64 %iv_cast"   --->   Operation 314 'getelementptr' 'weights_0_2_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 315 [2/2] (0.79ns)   --->   "%weights_0_2_6_load = load i5 %weights_0_2_6_addr"   --->   Operation 315 'load' 'weights_0_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%weights_1_0_6_addr = getelementptr i16 %weights_1_0_6, i64 0, i64 %iv_cast"   --->   Operation 316 'getelementptr' 'weights_1_0_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 317 [2/2] (0.79ns)   --->   "%weights_1_0_6_load = load i5 %weights_1_0_6_addr"   --->   Operation 317 'load' 'weights_1_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%weights_1_1_6_addr = getelementptr i16 %weights_1_1_6, i64 0, i64 %iv_cast"   --->   Operation 318 'getelementptr' 'weights_1_1_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 319 [2/2] (0.79ns)   --->   "%weights_1_1_6_load = load i5 %weights_1_1_6_addr"   --->   Operation 319 'load' 'weights_1_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%weights_0_0_7_addr = getelementptr i15 %weights_0_0_7, i64 0, i64 %iv_cast"   --->   Operation 320 'getelementptr' 'weights_0_0_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 321 [2/2] (0.79ns)   --->   "%weights_0_0_7_load = load i5 %weights_0_0_7_addr"   --->   Operation 321 'load' 'weights_0_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%weights_0_1_7_addr = getelementptr i15 %weights_0_1_7, i64 0, i64 %iv_cast"   --->   Operation 322 'getelementptr' 'weights_0_1_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 323 [2/2] (0.79ns)   --->   "%weights_0_1_7_load = load i5 %weights_0_1_7_addr"   --->   Operation 323 'load' 'weights_0_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%weights_0_2_7_addr = getelementptr i16 %weights_0_2_7, i64 0, i64 %iv_cast"   --->   Operation 324 'getelementptr' 'weights_0_2_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 325 [2/2] (0.79ns)   --->   "%weights_0_2_7_load = load i5 %weights_0_2_7_addr"   --->   Operation 325 'load' 'weights_0_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%weights_1_0_7_addr = getelementptr i15 %weights_1_0_7, i64 0, i64 %iv_cast"   --->   Operation 326 'getelementptr' 'weights_1_0_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 327 [2/2] (0.79ns)   --->   "%weights_1_0_7_load = load i5 %weights_1_0_7_addr"   --->   Operation 327 'load' 'weights_1_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%weights_1_1_7_addr = getelementptr i15 %weights_1_1_7, i64 0, i64 %iv_cast"   --->   Operation 328 'getelementptr' 'weights_1_1_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 329 [2/2] (0.79ns)   --->   "%weights_1_1_7_load = load i5 %weights_1_1_7_addr"   --->   Operation 329 'load' 'weights_1_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%weights_0_0_8_addr = getelementptr i14 %weights_0_0_8, i64 0, i64 %iv_cast"   --->   Operation 330 'getelementptr' 'weights_0_0_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 331 [2/2] (0.79ns)   --->   "%weights_0_0_8_load = load i5 %weights_0_0_8_addr"   --->   Operation 331 'load' 'weights_0_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%weights_0_1_8_addr = getelementptr i14 %weights_0_1_8, i64 0, i64 %iv_cast"   --->   Operation 332 'getelementptr' 'weights_0_1_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 333 [2/2] (0.79ns)   --->   "%weights_0_1_8_load = load i5 %weights_0_1_8_addr"   --->   Operation 333 'load' 'weights_0_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%weights_0_2_8_addr = getelementptr i14 %weights_0_2_8, i64 0, i64 %iv_cast"   --->   Operation 334 'getelementptr' 'weights_0_2_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 335 [2/2] (0.79ns)   --->   "%weights_0_2_8_load = load i5 %weights_0_2_8_addr"   --->   Operation 335 'load' 'weights_0_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%weights_1_0_8_addr = getelementptr i14 %weights_1_0_8, i64 0, i64 %iv_cast"   --->   Operation 336 'getelementptr' 'weights_1_0_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 337 [2/2] (0.79ns)   --->   "%weights_1_0_8_load = load i5 %weights_1_0_8_addr"   --->   Operation 337 'load' 'weights_1_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%weights_1_1_8_addr = getelementptr i14 %weights_1_1_8, i64 0, i64 %iv_cast"   --->   Operation 338 'getelementptr' 'weights_1_1_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 339 [2/2] (0.79ns)   --->   "%weights_1_1_8_load = load i5 %weights_1_1_8_addr"   --->   Operation 339 'load' 'weights_1_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%weights_0_0_9_addr = getelementptr i16 %weights_0_0_9, i64 0, i64 %iv_cast"   --->   Operation 340 'getelementptr' 'weights_0_0_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 341 [2/2] (0.79ns)   --->   "%weights_0_0_9_load = load i5 %weights_0_0_9_addr"   --->   Operation 341 'load' 'weights_0_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%weights_0_1_9_addr = getelementptr i16 %weights_0_1_9, i64 0, i64 %iv_cast"   --->   Operation 342 'getelementptr' 'weights_0_1_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 343 [2/2] (0.79ns)   --->   "%weights_0_1_9_load = load i5 %weights_0_1_9_addr"   --->   Operation 343 'load' 'weights_0_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%weights_0_2_9_addr = getelementptr i16 %weights_0_2_9, i64 0, i64 %iv_cast"   --->   Operation 344 'getelementptr' 'weights_0_2_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 345 [2/2] (0.79ns)   --->   "%weights_0_2_9_load = load i5 %weights_0_2_9_addr"   --->   Operation 345 'load' 'weights_0_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%weights_1_0_9_addr = getelementptr i16 %weights_1_0_9, i64 0, i64 %iv_cast"   --->   Operation 346 'getelementptr' 'weights_1_0_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 347 [2/2] (0.79ns)   --->   "%weights_1_0_9_load = load i5 %weights_1_0_9_addr"   --->   Operation 347 'load' 'weights_1_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%weights_1_1_9_addr = getelementptr i15 %weights_1_1_9, i64 0, i64 %iv_cast"   --->   Operation 348 'getelementptr' 'weights_1_1_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 349 [2/2] (0.79ns)   --->   "%weights_1_1_9_load = load i5 %weights_1_1_9_addr"   --->   Operation 349 'load' 'weights_1_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%weights_0_0_10_addr = getelementptr i14 %weights_0_0_10, i64 0, i64 %iv_cast"   --->   Operation 350 'getelementptr' 'weights_0_0_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 351 [2/2] (0.79ns)   --->   "%weights_0_0_10_load = load i5 %weights_0_0_10_addr"   --->   Operation 351 'load' 'weights_0_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%weights_0_1_10_addr = getelementptr i14 %weights_0_1_10, i64 0, i64 %iv_cast"   --->   Operation 352 'getelementptr' 'weights_0_1_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 353 [2/2] (0.79ns)   --->   "%weights_0_1_10_load = load i5 %weights_0_1_10_addr"   --->   Operation 353 'load' 'weights_0_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%weights_0_2_10_addr = getelementptr i14 %weights_0_2_10, i64 0, i64 %iv_cast"   --->   Operation 354 'getelementptr' 'weights_0_2_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 355 [2/2] (0.79ns)   --->   "%weights_0_2_10_load = load i5 %weights_0_2_10_addr"   --->   Operation 355 'load' 'weights_0_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%weights_1_0_10_addr = getelementptr i14 %weights_1_0_10, i64 0, i64 %iv_cast"   --->   Operation 356 'getelementptr' 'weights_1_0_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 357 [2/2] (0.79ns)   --->   "%weights_1_0_10_load = load i5 %weights_1_0_10_addr"   --->   Operation 357 'load' 'weights_1_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%weights_1_1_10_addr = getelementptr i14 %weights_1_1_10, i64 0, i64 %iv_cast"   --->   Operation 358 'getelementptr' 'weights_1_1_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 359 [2/2] (0.79ns)   --->   "%weights_1_1_10_load = load i5 %weights_1_1_10_addr"   --->   Operation 359 'load' 'weights_1_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%weights_0_0_11_addr = getelementptr i14 %weights_0_0_11, i64 0, i64 %iv_cast"   --->   Operation 360 'getelementptr' 'weights_0_0_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 361 [2/2] (0.79ns)   --->   "%weights_0_0_11_load = load i5 %weights_0_0_11_addr"   --->   Operation 361 'load' 'weights_0_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%weights_0_1_11_addr = getelementptr i14 %weights_0_1_11, i64 0, i64 %iv_cast"   --->   Operation 362 'getelementptr' 'weights_0_1_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 363 [2/2] (0.79ns)   --->   "%weights_0_1_11_load = load i5 %weights_0_1_11_addr"   --->   Operation 363 'load' 'weights_0_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%weights_0_2_11_addr = getelementptr i14 %weights_0_2_11, i64 0, i64 %iv_cast"   --->   Operation 364 'getelementptr' 'weights_0_2_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 365 [2/2] (0.79ns)   --->   "%weights_0_2_11_load = load i5 %weights_0_2_11_addr"   --->   Operation 365 'load' 'weights_0_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%weights_1_0_11_addr = getelementptr i14 %weights_1_0_11, i64 0, i64 %iv_cast"   --->   Operation 366 'getelementptr' 'weights_1_0_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 367 [2/2] (0.79ns)   --->   "%weights_1_0_11_load = load i5 %weights_1_0_11_addr"   --->   Operation 367 'load' 'weights_1_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%weights_1_1_11_addr = getelementptr i14 %weights_1_1_11, i64 0, i64 %iv_cast"   --->   Operation 368 'getelementptr' 'weights_1_1_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 369 [2/2] (0.79ns)   --->   "%weights_1_1_11_load = load i5 %weights_1_1_11_addr"   --->   Operation 369 'load' 'weights_1_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%weights_0_0_12_addr = getelementptr i16 %weights_0_0_12, i64 0, i64 %iv_cast"   --->   Operation 370 'getelementptr' 'weights_0_0_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 371 [2/2] (0.79ns)   --->   "%weights_0_0_12_load = load i5 %weights_0_0_12_addr"   --->   Operation 371 'load' 'weights_0_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%weights_0_1_12_addr = getelementptr i16 %weights_0_1_12, i64 0, i64 %iv_cast"   --->   Operation 372 'getelementptr' 'weights_0_1_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 373 [2/2] (0.79ns)   --->   "%weights_0_1_12_load = load i5 %weights_0_1_12_addr"   --->   Operation 373 'load' 'weights_0_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%weights_0_2_12_addr = getelementptr i16 %weights_0_2_12, i64 0, i64 %iv_cast"   --->   Operation 374 'getelementptr' 'weights_0_2_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 375 [2/2] (0.79ns)   --->   "%weights_0_2_12_load = load i5 %weights_0_2_12_addr"   --->   Operation 375 'load' 'weights_0_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%weights_1_0_12_addr = getelementptr i16 %weights_1_0_12, i64 0, i64 %iv_cast"   --->   Operation 376 'getelementptr' 'weights_1_0_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 377 [2/2] (0.79ns)   --->   "%weights_1_0_12_load = load i5 %weights_1_0_12_addr"   --->   Operation 377 'load' 'weights_1_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%weights_1_1_12_addr = getelementptr i16 %weights_1_1_12, i64 0, i64 %iv_cast"   --->   Operation 378 'getelementptr' 'weights_1_1_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 379 [2/2] (0.79ns)   --->   "%weights_1_1_12_load = load i5 %weights_1_1_12_addr"   --->   Operation 379 'load' 'weights_1_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%weights_0_0_13_addr = getelementptr i16 %weights_0_0_13, i64 0, i64 %iv_cast"   --->   Operation 380 'getelementptr' 'weights_0_0_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 381 [2/2] (0.79ns)   --->   "%weights_0_0_13_load = load i5 %weights_0_0_13_addr"   --->   Operation 381 'load' 'weights_0_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%weights_0_1_13_addr = getelementptr i16 %weights_0_1_13, i64 0, i64 %iv_cast"   --->   Operation 382 'getelementptr' 'weights_0_1_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 383 [2/2] (0.79ns)   --->   "%weights_0_1_13_load = load i5 %weights_0_1_13_addr"   --->   Operation 383 'load' 'weights_0_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%weights_0_2_13_addr = getelementptr i16 %weights_0_2_13, i64 0, i64 %iv_cast"   --->   Operation 384 'getelementptr' 'weights_0_2_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 385 [2/2] (0.79ns)   --->   "%weights_0_2_13_load = load i5 %weights_0_2_13_addr"   --->   Operation 385 'load' 'weights_0_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%weights_1_0_13_addr = getelementptr i16 %weights_1_0_13, i64 0, i64 %iv_cast"   --->   Operation 386 'getelementptr' 'weights_1_0_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 387 [2/2] (0.79ns)   --->   "%weights_1_0_13_load = load i5 %weights_1_0_13_addr"   --->   Operation 387 'load' 'weights_1_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%weights_1_1_13_addr = getelementptr i16 %weights_1_1_13, i64 0, i64 %iv_cast"   --->   Operation 388 'getelementptr' 'weights_1_1_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 389 [2/2] (0.79ns)   --->   "%weights_1_1_13_load = load i5 %weights_1_1_13_addr"   --->   Operation 389 'load' 'weights_1_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%weights_0_0_14_addr = getelementptr i14 %weights_0_0_14, i64 0, i64 %iv_cast"   --->   Operation 390 'getelementptr' 'weights_0_0_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 391 [2/2] (0.79ns)   --->   "%weights_0_0_14_load = load i5 %weights_0_0_14_addr"   --->   Operation 391 'load' 'weights_0_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%weights_0_1_14_addr = getelementptr i14 %weights_0_1_14, i64 0, i64 %iv_cast"   --->   Operation 392 'getelementptr' 'weights_0_1_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 393 [2/2] (0.79ns)   --->   "%weights_0_1_14_load = load i5 %weights_0_1_14_addr"   --->   Operation 393 'load' 'weights_0_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%weights_0_2_14_addr = getelementptr i14 %weights_0_2_14, i64 0, i64 %iv_cast"   --->   Operation 394 'getelementptr' 'weights_0_2_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 395 [2/2] (0.79ns)   --->   "%weights_0_2_14_load = load i5 %weights_0_2_14_addr"   --->   Operation 395 'load' 'weights_0_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%weights_1_0_14_addr = getelementptr i14 %weights_1_0_14, i64 0, i64 %iv_cast"   --->   Operation 396 'getelementptr' 'weights_1_0_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 397 [2/2] (0.79ns)   --->   "%weights_1_0_14_load = load i5 %weights_1_0_14_addr"   --->   Operation 397 'load' 'weights_1_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%weights_1_1_14_addr = getelementptr i14 %weights_1_1_14, i64 0, i64 %iv_cast"   --->   Operation 398 'getelementptr' 'weights_1_1_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 399 [2/2] (0.79ns)   --->   "%weights_1_1_14_load = load i5 %weights_1_1_14_addr"   --->   Operation 399 'load' 'weights_1_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%weights_0_0_15_addr = getelementptr i15 %weights_0_0_15, i64 0, i64 %iv_cast"   --->   Operation 400 'getelementptr' 'weights_0_0_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 401 [2/2] (0.79ns)   --->   "%weights_0_0_15_load = load i5 %weights_0_0_15_addr"   --->   Operation 401 'load' 'weights_0_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%weights_0_1_15_addr = getelementptr i16 %weights_0_1_15, i64 0, i64 %iv_cast"   --->   Operation 402 'getelementptr' 'weights_0_1_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 403 [2/2] (0.79ns)   --->   "%weights_0_1_15_load = load i5 %weights_0_1_15_addr"   --->   Operation 403 'load' 'weights_0_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%weights_0_2_15_addr = getelementptr i15 %weights_0_2_15, i64 0, i64 %iv_cast"   --->   Operation 404 'getelementptr' 'weights_0_2_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 405 [2/2] (0.79ns)   --->   "%weights_0_2_15_load = load i5 %weights_0_2_15_addr"   --->   Operation 405 'load' 'weights_0_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%weights_1_0_15_addr = getelementptr i15 %weights_1_0_15, i64 0, i64 %iv_cast"   --->   Operation 406 'getelementptr' 'weights_1_0_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 407 [2/2] (0.79ns)   --->   "%weights_1_0_15_load = load i5 %weights_1_0_15_addr"   --->   Operation 407 'load' 'weights_1_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%weights_1_1_15_addr = getelementptr i16 %weights_1_1_15, i64 0, i64 %iv_cast"   --->   Operation 408 'getelementptr' 'weights_1_1_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 409 [2/2] (0.79ns)   --->   "%weights_1_1_15_load = load i5 %weights_1_1_15_addr"   --->   Operation 409 'load' 'weights_1_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%weights_0_0_16_addr = getelementptr i15 %weights_0_0_16, i64 0, i64 %iv_cast"   --->   Operation 410 'getelementptr' 'weights_0_0_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 411 [2/2] (0.79ns)   --->   "%weights_0_0_16_load = load i5 %weights_0_0_16_addr"   --->   Operation 411 'load' 'weights_0_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%weights_0_1_16_addr = getelementptr i15 %weights_0_1_16, i64 0, i64 %iv_cast"   --->   Operation 412 'getelementptr' 'weights_0_1_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 413 [2/2] (0.79ns)   --->   "%weights_0_1_16_load = load i5 %weights_0_1_16_addr"   --->   Operation 413 'load' 'weights_0_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%weights_0_2_16_addr = getelementptr i15 %weights_0_2_16, i64 0, i64 %iv_cast"   --->   Operation 414 'getelementptr' 'weights_0_2_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 415 [2/2] (0.79ns)   --->   "%weights_0_2_16_load = load i5 %weights_0_2_16_addr"   --->   Operation 415 'load' 'weights_0_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%weights_1_0_16_addr = getelementptr i15 %weights_1_0_16, i64 0, i64 %iv_cast"   --->   Operation 416 'getelementptr' 'weights_1_0_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 417 [2/2] (0.79ns)   --->   "%weights_1_0_16_load = load i5 %weights_1_0_16_addr"   --->   Operation 417 'load' 'weights_1_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%weights_1_1_16_addr = getelementptr i15 %weights_1_1_16, i64 0, i64 %iv_cast"   --->   Operation 418 'getelementptr' 'weights_1_1_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 419 [2/2] (0.79ns)   --->   "%weights_1_1_16_load = load i5 %weights_1_1_16_addr"   --->   Operation 419 'load' 'weights_1_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%weights_0_0_17_addr = getelementptr i15 %weights_0_0_17, i64 0, i64 %iv_cast"   --->   Operation 420 'getelementptr' 'weights_0_0_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 421 [2/2] (0.79ns)   --->   "%weights_0_0_17_load = load i5 %weights_0_0_17_addr"   --->   Operation 421 'load' 'weights_0_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%weights_0_1_17_addr = getelementptr i16 %weights_0_1_17, i64 0, i64 %iv_cast"   --->   Operation 422 'getelementptr' 'weights_0_1_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 423 [2/2] (0.79ns)   --->   "%weights_0_1_17_load = load i5 %weights_0_1_17_addr"   --->   Operation 423 'load' 'weights_0_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%weights_0_2_17_addr = getelementptr i15 %weights_0_2_17, i64 0, i64 %iv_cast"   --->   Operation 424 'getelementptr' 'weights_0_2_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 425 [2/2] (0.79ns)   --->   "%weights_0_2_17_load = load i5 %weights_0_2_17_addr"   --->   Operation 425 'load' 'weights_0_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%weights_1_0_17_addr = getelementptr i15 %weights_1_0_17, i64 0, i64 %iv_cast"   --->   Operation 426 'getelementptr' 'weights_1_0_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 427 [2/2] (0.79ns)   --->   "%weights_1_0_17_load = load i5 %weights_1_0_17_addr"   --->   Operation 427 'load' 'weights_1_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%weights_1_1_17_addr = getelementptr i15 %weights_1_1_17, i64 0, i64 %iv_cast"   --->   Operation 428 'getelementptr' 'weights_1_1_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 429 [2/2] (0.79ns)   --->   "%weights_1_1_17_load = load i5 %weights_1_1_17_addr"   --->   Operation 429 'load' 'weights_1_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%weights_0_0_18_addr = getelementptr i14 %weights_0_0_18, i64 0, i64 %iv_cast"   --->   Operation 430 'getelementptr' 'weights_0_0_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 431 [2/2] (0.79ns)   --->   "%weights_0_0_18_load = load i5 %weights_0_0_18_addr"   --->   Operation 431 'load' 'weights_0_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%weights_0_1_18_addr = getelementptr i14 %weights_0_1_18, i64 0, i64 %iv_cast"   --->   Operation 432 'getelementptr' 'weights_0_1_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 433 [2/2] (0.79ns)   --->   "%weights_0_1_18_load = load i5 %weights_0_1_18_addr"   --->   Operation 433 'load' 'weights_0_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%weights_0_2_18_addr = getelementptr i14 %weights_0_2_18, i64 0, i64 %iv_cast"   --->   Operation 434 'getelementptr' 'weights_0_2_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 435 [2/2] (0.79ns)   --->   "%weights_0_2_18_load = load i5 %weights_0_2_18_addr"   --->   Operation 435 'load' 'weights_0_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%weights_1_0_18_addr = getelementptr i14 %weights_1_0_18, i64 0, i64 %iv_cast"   --->   Operation 436 'getelementptr' 'weights_1_0_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 437 [2/2] (0.79ns)   --->   "%weights_1_0_18_load = load i5 %weights_1_0_18_addr"   --->   Operation 437 'load' 'weights_1_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%weights_1_1_18_addr = getelementptr i14 %weights_1_1_18, i64 0, i64 %iv_cast"   --->   Operation 438 'getelementptr' 'weights_1_1_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 439 [2/2] (0.79ns)   --->   "%weights_1_1_18_load = load i5 %weights_1_1_18_addr"   --->   Operation 439 'load' 'weights_1_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%weights_0_0_19_addr = getelementptr i16 %weights_0_0_19, i64 0, i64 %iv_cast"   --->   Operation 440 'getelementptr' 'weights_0_0_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 441 [2/2] (0.79ns)   --->   "%weights_0_0_19_load = load i5 %weights_0_0_19_addr"   --->   Operation 441 'load' 'weights_0_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%weights_0_1_19_addr = getelementptr i15 %weights_0_1_19, i64 0, i64 %iv_cast"   --->   Operation 442 'getelementptr' 'weights_0_1_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 443 [2/2] (0.79ns)   --->   "%weights_0_1_19_load = load i5 %weights_0_1_19_addr"   --->   Operation 443 'load' 'weights_0_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%weights_0_2_19_addr = getelementptr i15 %weights_0_2_19, i64 0, i64 %iv_cast"   --->   Operation 444 'getelementptr' 'weights_0_2_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 445 [2/2] (0.79ns)   --->   "%weights_0_2_19_load = load i5 %weights_0_2_19_addr"   --->   Operation 445 'load' 'weights_0_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%weights_1_0_19_addr = getelementptr i16 %weights_1_0_19, i64 0, i64 %iv_cast"   --->   Operation 446 'getelementptr' 'weights_1_0_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 447 [2/2] (0.79ns)   --->   "%weights_1_0_19_load = load i5 %weights_1_0_19_addr"   --->   Operation 447 'load' 'weights_1_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%weights_1_1_19_addr = getelementptr i16 %weights_1_1_19, i64 0, i64 %iv_cast"   --->   Operation 448 'getelementptr' 'weights_1_1_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 449 [2/2] (0.79ns)   --->   "%weights_1_1_19_load = load i5 %weights_1_1_19_addr"   --->   Operation 449 'load' 'weights_1_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%weights_0_0_20_addr = getelementptr i15 %weights_0_0_20, i64 0, i64 %iv_cast"   --->   Operation 450 'getelementptr' 'weights_0_0_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 451 [2/2] (0.79ns)   --->   "%weights_0_0_20_load = load i5 %weights_0_0_20_addr"   --->   Operation 451 'load' 'weights_0_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%weights_0_1_20_addr = getelementptr i15 %weights_0_1_20, i64 0, i64 %iv_cast"   --->   Operation 452 'getelementptr' 'weights_0_1_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 453 [2/2] (0.79ns)   --->   "%weights_0_1_20_load = load i5 %weights_0_1_20_addr"   --->   Operation 453 'load' 'weights_0_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%weights_0_2_20_addr = getelementptr i15 %weights_0_2_20, i64 0, i64 %iv_cast"   --->   Operation 454 'getelementptr' 'weights_0_2_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 455 [2/2] (0.79ns)   --->   "%weights_0_2_20_load = load i5 %weights_0_2_20_addr"   --->   Operation 455 'load' 'weights_0_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%weights_1_0_20_addr = getelementptr i15 %weights_1_0_20, i64 0, i64 %iv_cast"   --->   Operation 456 'getelementptr' 'weights_1_0_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 457 [2/2] (0.79ns)   --->   "%weights_1_0_20_load = load i5 %weights_1_0_20_addr"   --->   Operation 457 'load' 'weights_1_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%weights_1_1_20_addr = getelementptr i16 %weights_1_1_20, i64 0, i64 %iv_cast"   --->   Operation 458 'getelementptr' 'weights_1_1_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 459 [2/2] (0.79ns)   --->   "%weights_1_1_20_load = load i5 %weights_1_1_20_addr"   --->   Operation 459 'load' 'weights_1_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%weights_0_0_21_addr = getelementptr i14 %weights_0_0_21, i64 0, i64 %iv_cast"   --->   Operation 460 'getelementptr' 'weights_0_0_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 461 [2/2] (0.79ns)   --->   "%weights_0_0_21_load = load i5 %weights_0_0_21_addr"   --->   Operation 461 'load' 'weights_0_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%weights_0_1_21_addr = getelementptr i14 %weights_0_1_21, i64 0, i64 %iv_cast"   --->   Operation 462 'getelementptr' 'weights_0_1_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 463 [2/2] (0.79ns)   --->   "%weights_0_1_21_load = load i5 %weights_0_1_21_addr"   --->   Operation 463 'load' 'weights_0_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%weights_0_2_21_addr = getelementptr i14 %weights_0_2_21, i64 0, i64 %iv_cast"   --->   Operation 464 'getelementptr' 'weights_0_2_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 465 [2/2] (0.79ns)   --->   "%weights_0_2_21_load = load i5 %weights_0_2_21_addr"   --->   Operation 465 'load' 'weights_0_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%weights_1_0_21_addr = getelementptr i14 %weights_1_0_21, i64 0, i64 %iv_cast"   --->   Operation 466 'getelementptr' 'weights_1_0_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 467 [2/2] (0.79ns)   --->   "%weights_1_0_21_load = load i5 %weights_1_0_21_addr"   --->   Operation 467 'load' 'weights_1_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%weights_1_1_21_addr = getelementptr i14 %weights_1_1_21, i64 0, i64 %iv_cast"   --->   Operation 468 'getelementptr' 'weights_1_1_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 469 [2/2] (0.79ns)   --->   "%weights_1_1_21_load = load i5 %weights_1_1_21_addr"   --->   Operation 469 'load' 'weights_1_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%weights_0_0_22_addr = getelementptr i16 %weights_0_0_22, i64 0, i64 %iv_cast"   --->   Operation 470 'getelementptr' 'weights_0_0_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 471 [2/2] (0.79ns)   --->   "%weights_0_0_22_load = load i5 %weights_0_0_22_addr"   --->   Operation 471 'load' 'weights_0_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%weights_0_1_22_addr = getelementptr i16 %weights_0_1_22, i64 0, i64 %iv_cast"   --->   Operation 472 'getelementptr' 'weights_0_1_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 473 [2/2] (0.79ns)   --->   "%weights_0_1_22_load = load i5 %weights_0_1_22_addr"   --->   Operation 473 'load' 'weights_0_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%weights_0_2_22_addr = getelementptr i16 %weights_0_2_22, i64 0, i64 %iv_cast"   --->   Operation 474 'getelementptr' 'weights_0_2_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 475 [2/2] (0.79ns)   --->   "%weights_0_2_22_load = load i5 %weights_0_2_22_addr"   --->   Operation 475 'load' 'weights_0_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%weights_1_0_22_addr = getelementptr i16 %weights_1_0_22, i64 0, i64 %iv_cast"   --->   Operation 476 'getelementptr' 'weights_1_0_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 477 [2/2] (0.79ns)   --->   "%weights_1_0_22_load = load i5 %weights_1_0_22_addr"   --->   Operation 477 'load' 'weights_1_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%weights_1_1_22_addr = getelementptr i16 %weights_1_1_22, i64 0, i64 %iv_cast"   --->   Operation 478 'getelementptr' 'weights_1_1_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 479 [2/2] (0.79ns)   --->   "%weights_1_1_22_load = load i5 %weights_1_1_22_addr"   --->   Operation 479 'load' 'weights_1_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%weights_0_0_23_addr = getelementptr i16 %weights_0_0_23, i64 0, i64 %iv_cast"   --->   Operation 480 'getelementptr' 'weights_0_0_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 481 [2/2] (0.79ns)   --->   "%weights_0_0_23_load = load i5 %weights_0_0_23_addr"   --->   Operation 481 'load' 'weights_0_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%weights_0_1_23_addr = getelementptr i16 %weights_0_1_23, i64 0, i64 %iv_cast"   --->   Operation 482 'getelementptr' 'weights_0_1_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 483 [2/2] (0.79ns)   --->   "%weights_0_1_23_load = load i5 %weights_0_1_23_addr"   --->   Operation 483 'load' 'weights_0_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%weights_0_2_23_addr = getelementptr i16 %weights_0_2_23, i64 0, i64 %iv_cast"   --->   Operation 484 'getelementptr' 'weights_0_2_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 485 [2/2] (0.79ns)   --->   "%weights_0_2_23_load = load i5 %weights_0_2_23_addr"   --->   Operation 485 'load' 'weights_0_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%weights_1_0_23_addr = getelementptr i17 %weights_1_0_23, i64 0, i64 %iv_cast"   --->   Operation 486 'getelementptr' 'weights_1_0_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 487 [2/2] (0.79ns)   --->   "%weights_1_0_23_load = load i5 %weights_1_0_23_addr"   --->   Operation 487 'load' 'weights_1_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%weights_1_1_23_addr = getelementptr i16 %weights_1_1_23, i64 0, i64 %iv_cast"   --->   Operation 488 'getelementptr' 'weights_1_1_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 489 [2/2] (0.79ns)   --->   "%weights_1_1_23_load = load i5 %weights_1_1_23_addr"   --->   Operation 489 'load' 'weights_1_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%weights_0_0_24_addr = getelementptr i16 %weights_0_0_24, i64 0, i64 %iv_cast"   --->   Operation 490 'getelementptr' 'weights_0_0_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 491 [2/2] (0.79ns)   --->   "%weights_0_0_24_load = load i5 %weights_0_0_24_addr"   --->   Operation 491 'load' 'weights_0_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%weights_0_1_24_addr = getelementptr i16 %weights_0_1_24, i64 0, i64 %iv_cast"   --->   Operation 492 'getelementptr' 'weights_0_1_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 493 [2/2] (0.79ns)   --->   "%weights_0_1_24_load = load i5 %weights_0_1_24_addr"   --->   Operation 493 'load' 'weights_0_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%weights_0_2_24_addr = getelementptr i15 %weights_0_2_24, i64 0, i64 %iv_cast"   --->   Operation 494 'getelementptr' 'weights_0_2_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 495 [2/2] (0.79ns)   --->   "%weights_0_2_24_load = load i5 %weights_0_2_24_addr"   --->   Operation 495 'load' 'weights_0_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%weights_1_0_24_addr = getelementptr i16 %weights_1_0_24, i64 0, i64 %iv_cast"   --->   Operation 496 'getelementptr' 'weights_1_0_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 497 [2/2] (0.79ns)   --->   "%weights_1_0_24_load = load i5 %weights_1_0_24_addr"   --->   Operation 497 'load' 'weights_1_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%weights_1_1_24_addr = getelementptr i17 %weights_1_1_24, i64 0, i64 %iv_cast"   --->   Operation 498 'getelementptr' 'weights_1_1_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 499 [2/2] (0.79ns)   --->   "%weights_1_1_24_load = load i5 %weights_1_1_24_addr"   --->   Operation 499 'load' 'weights_1_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%weights_0_0_25_addr = getelementptr i15 %weights_0_0_25, i64 0, i64 %iv_cast"   --->   Operation 500 'getelementptr' 'weights_0_0_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 501 [2/2] (0.79ns)   --->   "%weights_0_0_25_load = load i5 %weights_0_0_25_addr"   --->   Operation 501 'load' 'weights_0_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%weights_0_1_25_addr = getelementptr i16 %weights_0_1_25, i64 0, i64 %iv_cast"   --->   Operation 502 'getelementptr' 'weights_0_1_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 503 [2/2] (0.79ns)   --->   "%weights_0_1_25_load = load i5 %weights_0_1_25_addr"   --->   Operation 503 'load' 'weights_0_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%weights_0_2_25_addr = getelementptr i16 %weights_0_2_25, i64 0, i64 %iv_cast"   --->   Operation 504 'getelementptr' 'weights_0_2_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 505 [2/2] (0.79ns)   --->   "%weights_0_2_25_load = load i5 %weights_0_2_25_addr"   --->   Operation 505 'load' 'weights_0_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%weights_1_0_25_addr = getelementptr i16 %weights_1_0_25, i64 0, i64 %iv_cast"   --->   Operation 506 'getelementptr' 'weights_1_0_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 507 [2/2] (0.79ns)   --->   "%weights_1_0_25_load = load i5 %weights_1_0_25_addr"   --->   Operation 507 'load' 'weights_1_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%weights_1_1_25_addr = getelementptr i15 %weights_1_1_25, i64 0, i64 %iv_cast"   --->   Operation 508 'getelementptr' 'weights_1_1_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 509 [2/2] (0.79ns)   --->   "%weights_1_1_25_load = load i5 %weights_1_1_25_addr"   --->   Operation 509 'load' 'weights_1_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%weights_0_0_26_addr = getelementptr i16 %weights_0_0_26, i64 0, i64 %iv_cast"   --->   Operation 510 'getelementptr' 'weights_0_0_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 511 [2/2] (0.79ns)   --->   "%weights_0_0_26_load = load i5 %weights_0_0_26_addr"   --->   Operation 511 'load' 'weights_0_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%weights_0_1_26_addr = getelementptr i16 %weights_0_1_26, i64 0, i64 %iv_cast"   --->   Operation 512 'getelementptr' 'weights_0_1_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 513 [2/2] (0.79ns)   --->   "%weights_0_1_26_load = load i5 %weights_0_1_26_addr"   --->   Operation 513 'load' 'weights_0_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%weights_0_2_26_addr = getelementptr i15 %weights_0_2_26, i64 0, i64 %iv_cast"   --->   Operation 514 'getelementptr' 'weights_0_2_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 515 [2/2] (0.79ns)   --->   "%weights_0_2_26_load = load i5 %weights_0_2_26_addr"   --->   Operation 515 'load' 'weights_0_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%weights_1_0_26_addr = getelementptr i17 %weights_1_0_26, i64 0, i64 %iv_cast"   --->   Operation 516 'getelementptr' 'weights_1_0_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 517 [2/2] (0.79ns)   --->   "%weights_1_0_26_load = load i5 %weights_1_0_26_addr"   --->   Operation 517 'load' 'weights_1_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%weights_0_0_27_addr = getelementptr i15 %weights_0_0_27, i64 0, i64 %iv_cast"   --->   Operation 518 'getelementptr' 'weights_0_0_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 519 [2/2] (0.79ns)   --->   "%weights_0_0_27_load = load i5 %weights_0_0_27_addr"   --->   Operation 519 'load' 'weights_0_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%weights_0_1_27_addr = getelementptr i16 %weights_0_1_27, i64 0, i64 %iv_cast"   --->   Operation 520 'getelementptr' 'weights_0_1_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 521 [2/2] (0.79ns)   --->   "%weights_0_1_27_load = load i5 %weights_0_1_27_addr"   --->   Operation 521 'load' 'weights_0_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%weights_0_2_27_addr = getelementptr i15 %weights_0_2_27, i64 0, i64 %iv_cast"   --->   Operation 522 'getelementptr' 'weights_0_2_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 523 [2/2] (0.79ns)   --->   "%weights_0_2_27_load = load i5 %weights_0_2_27_addr"   --->   Operation 523 'load' 'weights_0_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%weights_1_0_27_addr = getelementptr i16 %weights_1_0_27, i64 0, i64 %iv_cast"   --->   Operation 524 'getelementptr' 'weights_1_0_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 525 [2/2] (0.79ns)   --->   "%weights_1_0_27_load = load i5 %weights_1_0_27_addr"   --->   Operation 525 'load' 'weights_1_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 526 [1/1] (0.00ns)   --->   "%weights_0_0_28_addr = getelementptr i14 %weights_0_0_28, i64 0, i64 %iv_cast"   --->   Operation 526 'getelementptr' 'weights_0_0_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 527 [2/2] (0.79ns)   --->   "%weights_0_0_28_load = load i5 %weights_0_0_28_addr"   --->   Operation 527 'load' 'weights_0_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%weights_0_1_28_addr = getelementptr i14 %weights_0_1_28, i64 0, i64 %iv_cast"   --->   Operation 528 'getelementptr' 'weights_0_1_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 529 [2/2] (0.79ns)   --->   "%weights_0_1_28_load = load i5 %weights_0_1_28_addr"   --->   Operation 529 'load' 'weights_0_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%weights_0_2_28_addr = getelementptr i14 %weights_0_2_28, i64 0, i64 %iv_cast"   --->   Operation 530 'getelementptr' 'weights_0_2_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 531 [2/2] (0.79ns)   --->   "%weights_0_2_28_load = load i5 %weights_0_2_28_addr"   --->   Operation 531 'load' 'weights_0_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%weights_1_0_28_addr = getelementptr i14 %weights_1_0_28, i64 0, i64 %iv_cast"   --->   Operation 532 'getelementptr' 'weights_1_0_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 533 [2/2] (0.79ns)   --->   "%weights_1_0_28_load = load i5 %weights_1_0_28_addr"   --->   Operation 533 'load' 'weights_1_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%weights_0_0_29_addr = getelementptr i14 %weights_0_0_29, i64 0, i64 %iv_cast"   --->   Operation 534 'getelementptr' 'weights_0_0_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 535 [2/2] (0.79ns)   --->   "%weights_0_0_29_load = load i5 %weights_0_0_29_addr"   --->   Operation 535 'load' 'weights_0_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%weights_0_1_29_addr = getelementptr i14 %weights_0_1_29, i64 0, i64 %iv_cast"   --->   Operation 536 'getelementptr' 'weights_0_1_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 537 [2/2] (0.79ns)   --->   "%weights_0_1_29_load = load i5 %weights_0_1_29_addr"   --->   Operation 537 'load' 'weights_0_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 538 [1/1] (0.00ns)   --->   "%weights_0_2_29_addr = getelementptr i14 %weights_0_2_29, i64 0, i64 %iv_cast"   --->   Operation 538 'getelementptr' 'weights_0_2_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 539 [2/2] (0.79ns)   --->   "%weights_0_2_29_load = load i5 %weights_0_2_29_addr"   --->   Operation 539 'load' 'weights_0_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 540 [1/1] (0.00ns)   --->   "%weights_1_0_29_addr = getelementptr i14 %weights_1_0_29, i64 0, i64 %iv_cast"   --->   Operation 540 'getelementptr' 'weights_1_0_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 541 [2/2] (0.79ns)   --->   "%weights_1_0_29_load = load i5 %weights_1_0_29_addr"   --->   Operation 541 'load' 'weights_1_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 542 [1/1] (0.00ns)   --->   "%weights_0_0_30_addr = getelementptr i14 %weights_0_0_30, i64 0, i64 %iv_cast"   --->   Operation 542 'getelementptr' 'weights_0_0_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 543 [2/2] (0.79ns)   --->   "%weights_0_0_30_load = load i5 %weights_0_0_30_addr"   --->   Operation 543 'load' 'weights_0_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%weights_0_1_30_addr = getelementptr i14 %weights_0_1_30, i64 0, i64 %iv_cast"   --->   Operation 544 'getelementptr' 'weights_0_1_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 545 [2/2] (0.79ns)   --->   "%weights_0_1_30_load = load i5 %weights_0_1_30_addr"   --->   Operation 545 'load' 'weights_0_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%weights_0_2_30_addr = getelementptr i14 %weights_0_2_30, i64 0, i64 %iv_cast"   --->   Operation 546 'getelementptr' 'weights_0_2_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 547 [2/2] (0.79ns)   --->   "%weights_0_2_30_load = load i5 %weights_0_2_30_addr"   --->   Operation 547 'load' 'weights_0_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%weights_1_0_30_addr = getelementptr i14 %weights_1_0_30, i64 0, i64 %iv_cast"   --->   Operation 548 'getelementptr' 'weights_1_0_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 549 [2/2] (0.79ns)   --->   "%weights_1_0_30_load = load i5 %weights_1_0_30_addr"   --->   Operation 549 'load' 'weights_1_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%weights_0_0_31_addr = getelementptr i14 %weights_0_0_31, i64 0, i64 %iv_cast"   --->   Operation 550 'getelementptr' 'weights_0_0_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 551 [2/2] (0.79ns)   --->   "%weights_0_0_31_load = load i5 %weights_0_0_31_addr"   --->   Operation 551 'load' 'weights_0_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%weights_0_1_31_addr = getelementptr i14 %weights_0_1_31, i64 0, i64 %iv_cast"   --->   Operation 552 'getelementptr' 'weights_0_1_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 553 [2/2] (0.79ns)   --->   "%weights_0_1_31_load = load i5 %weights_0_1_31_addr"   --->   Operation 553 'load' 'weights_0_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%weights_0_2_31_addr = getelementptr i14 %weights_0_2_31, i64 0, i64 %iv_cast"   --->   Operation 554 'getelementptr' 'weights_0_2_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 555 [2/2] (0.79ns)   --->   "%weights_0_2_31_load = load i5 %weights_0_2_31_addr"   --->   Operation 555 'load' 'weights_0_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%weights_1_0_31_addr = getelementptr i14 %weights_1_0_31, i64 0, i64 %iv_cast"   --->   Operation 556 'getelementptr' 'weights_1_0_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 557 [2/2] (0.79ns)   --->   "%weights_1_0_31_load = load i5 %weights_1_0_31_addr"   --->   Operation 557 'load' 'weights_1_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 558 [1/1] (1.00ns)   --->   "%add_ln46_1 = add i15 %tmp_156_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:46]   --->   Operation 558 'add' 'add_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i15 %add_ln46_1" [../src/hls/cnn.cpp:46]   --->   Operation 559 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_2 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln46_2" [../src/hls/cnn.cpp:46]   --->   Operation 560 'getelementptr' 'max_pooling_output_V_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (1.00ns)   --->   "%add_ln47_1 = add i15 %tmp_146_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:47]   --->   Operation 561 'add' 'add_ln47_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i15 %add_ln47_1" [../src/hls/cnn.cpp:47]   --->   Operation 562 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_3 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln47_2" [../src/hls/cnn.cpp:47]   --->   Operation 563 'getelementptr' 'max_pooling_output_V_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 564 [1/2] (1.35ns)   --->   "%input_val_1_V = load i15 %max_pooling_output_V_addr" [../src/hls/cnn.cpp:44]   --->   Operation 564 'load' 'input_val_1_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_7 : Operation 565 [1/2] (1.35ns)   --->   "%input_val_2_V = load i15 %max_pooling_output_V_addr_1" [../src/hls/cnn.cpp:45]   --->   Operation 565 'load' 'input_val_2_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_7 : Operation 566 [2/2] (1.35ns)   --->   "%input_val_3_V = load i15 %max_pooling_output_V_addr_2" [../src/hls/cnn.cpp:46]   --->   Operation 566 'load' 'input_val_3_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_7 : Operation 567 [2/2] (1.35ns)   --->   "%input_val_4_V = load i15 %max_pooling_output_V_addr_3" [../src/hls/cnn.cpp:47]   --->   Operation 567 'load' 'input_val_4_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i21 %input_val_1_V"   --->   Operation 568 'sext' 'sext_ln703' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%input_val_2_V_cast12 = sext i21 %input_val_2_V" [../src/hls/cnn.cpp:45]   --->   Operation 569 'sext' 'input_val_2_V_cast12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%input_val_2_V_cast1 = sext i21 %input_val_2_V" [../src/hls/cnn.cpp:45]   --->   Operation 570 'sext' 'input_val_2_V_cast1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%input_val_2_V_cast = sext i21 %input_val_2_V" [../src/hls/cnn.cpp:45]   --->   Operation 571 'sext' 'input_val_2_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 572 [1/2] (0.79ns)   --->   "%weights_0_0_0_load = load i5 %weights_0_0_0_addr"   --->   Operation 572 'load' 'weights_0_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 573 [1/2] (0.79ns)   --->   "%weights_0_1_0_load = load i5 %weights_0_1_0_addr"   --->   Operation 573 'load' 'weights_0_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i16 %weights_0_1_0_load"   --->   Operation 574 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 575 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_329 = mul i37 %sext_ln1118_103, i37 %input_val_2_V_cast"   --->   Operation 575 'mul' 'mul_ln1118_329' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 576 [1/2] (0.79ns)   --->   "%weights_0_2_0_load = load i5 %weights_0_2_0_addr"   --->   Operation 576 'load' 'weights_0_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 577 [1/2] (0.79ns)   --->   "%weights_1_0_0_load = load i5 %weights_1_0_0_addr"   --->   Operation 577 'load' 'weights_1_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 578 [1/2] (0.79ns)   --->   "%weights_1_1_0_load = load i5 %weights_1_1_0_addr"   --->   Operation 578 'load' 'weights_1_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 579 [1/2] (0.79ns)   --->   "%weights_0_0_1_load = load i5 %weights_0_0_1_addr"   --->   Operation 579 'load' 'weights_0_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i16 %weights_0_0_1_load"   --->   Operation 580 'sext' 'sext_ln1118_111' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 581 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_336 = mul i37 %sext_ln1118_111, i37 %sext_ln703"   --->   Operation 581 'mul' 'mul_ln1118_336' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 582 [1/2] (0.79ns)   --->   "%weights_0_1_1_load = load i5 %weights_0_1_1_addr"   --->   Operation 582 'load' 'weights_0_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 583 [1/2] (0.79ns)   --->   "%weights_0_2_1_load = load i5 %weights_0_2_1_addr"   --->   Operation 583 'load' 'weights_0_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 584 [1/2] (0.79ns)   --->   "%weights_1_0_1_load = load i5 %weights_1_0_1_addr"   --->   Operation 584 'load' 'weights_1_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 585 [1/2] (0.79ns)   --->   "%weights_1_1_1_load = load i5 %weights_1_1_1_addr"   --->   Operation 585 'load' 'weights_1_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 586 [1/2] (0.79ns)   --->   "%weights_0_0_2_load = load i5 %weights_0_0_2_addr"   --->   Operation 586 'load' 'weights_0_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_7 : Operation 587 [1/2] (0.79ns)   --->   "%weights_0_1_2_load = load i5 %weights_0_1_2_addr"   --->   Operation 587 'load' 'weights_0_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i16 %weights_0_1_2_load"   --->   Operation 588 'sext' 'sext_ln1118_120' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 589 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_345 = mul i37 %sext_ln1118_120, i37 %input_val_2_V_cast"   --->   Operation 589 'mul' 'mul_ln1118_345' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 590 [1/2] (0.79ns)   --->   "%weights_0_2_2_load = load i5 %weights_0_2_2_addr"   --->   Operation 590 'load' 'weights_0_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 591 [1/2] (0.79ns)   --->   "%weights_1_0_2_load = load i5 %weights_1_0_2_addr"   --->   Operation 591 'load' 'weights_1_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 592 [1/2] (0.79ns)   --->   "%weights_1_1_2_load = load i5 %weights_1_1_2_addr"   --->   Operation 592 'load' 'weights_1_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 593 [1/2] (0.79ns)   --->   "%weights_0_0_3_load = load i5 %weights_0_0_3_addr"   --->   Operation 593 'load' 'weights_0_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 594 [1/2] (0.79ns)   --->   "%weights_0_1_3_load = load i5 %weights_0_1_3_addr"   --->   Operation 594 'load' 'weights_0_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i15 %weights_0_1_3_load"   --->   Operation 595 'sext' 'sext_ln1118_129' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 596 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_353 = mul i36 %sext_ln1118_129, i36 %input_val_2_V_cast1"   --->   Operation 596 'mul' 'mul_ln1118_353' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 597 [1/2] (0.79ns)   --->   "%weights_0_2_3_load = load i5 %weights_0_2_3_addr"   --->   Operation 597 'load' 'weights_0_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 598 [1/2] (0.79ns)   --->   "%weights_1_0_3_load = load i5 %weights_1_0_3_addr"   --->   Operation 598 'load' 'weights_1_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 599 [1/2] (0.79ns)   --->   "%weights_1_1_3_load = load i5 %weights_1_1_3_addr"   --->   Operation 599 'load' 'weights_1_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 600 [1/2] (0.79ns)   --->   "%weights_0_0_4_load = load i5 %weights_0_0_4_addr"   --->   Operation 600 'load' 'weights_0_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 601 [1/2] (0.79ns)   --->   "%weights_0_1_4_load = load i5 %weights_0_1_4_addr"   --->   Operation 601 'load' 'weights_0_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i14 %weights_0_1_4_load"   --->   Operation 602 'sext' 'sext_ln1118_138' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 603 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_361 = mul i35 %sext_ln1118_138, i35 %input_val_2_V_cast12"   --->   Operation 603 'mul' 'mul_ln1118_361' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 604 [1/2] (0.79ns)   --->   "%weights_0_2_4_load = load i5 %weights_0_2_4_addr"   --->   Operation 604 'load' 'weights_0_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 605 [1/2] (0.79ns)   --->   "%weights_1_0_4_load = load i5 %weights_1_0_4_addr"   --->   Operation 605 'load' 'weights_1_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 606 [1/2] (0.79ns)   --->   "%weights_1_1_4_load = load i5 %weights_1_1_4_addr"   --->   Operation 606 'load' 'weights_1_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 607 [1/2] (0.79ns)   --->   "%weights_0_0_5_load = load i5 %weights_0_0_5_addr"   --->   Operation 607 'load' 'weights_0_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 608 [1/2] (0.79ns)   --->   "%weights_0_1_5_load = load i5 %weights_0_1_5_addr"   --->   Operation 608 'load' 'weights_0_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i14 %weights_0_1_5_load"   --->   Operation 609 'sext' 'sext_ln1118_148' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 610 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_370 = mul i35 %sext_ln1118_148, i35 %input_val_2_V_cast12"   --->   Operation 610 'mul' 'mul_ln1118_370' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 611 [1/2] (0.79ns)   --->   "%weights_0_2_5_load = load i5 %weights_0_2_5_addr"   --->   Operation 611 'load' 'weights_0_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 612 [1/2] (0.79ns)   --->   "%weights_1_0_5_load = load i5 %weights_1_0_5_addr"   --->   Operation 612 'load' 'weights_1_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 613 [1/2] (0.79ns)   --->   "%weights_1_1_5_load = load i5 %weights_1_1_5_addr"   --->   Operation 613 'load' 'weights_1_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 614 [1/2] (0.79ns)   --->   "%weights_0_0_6_load = load i5 %weights_0_0_6_addr"   --->   Operation 614 'load' 'weights_0_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 615 [1/2] (0.79ns)   --->   "%weights_0_1_6_load = load i5 %weights_0_1_6_addr"   --->   Operation 615 'load' 'weights_0_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i16 %weights_0_1_6_load"   --->   Operation 616 'sext' 'sext_ln1118_158' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 617 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_379 = mul i37 %sext_ln1118_158, i37 %input_val_2_V_cast"   --->   Operation 617 'mul' 'mul_ln1118_379' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 618 [1/2] (0.79ns)   --->   "%weights_0_2_6_load = load i5 %weights_0_2_6_addr"   --->   Operation 618 'load' 'weights_0_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 619 [1/2] (0.79ns)   --->   "%weights_1_0_6_load = load i5 %weights_1_0_6_addr"   --->   Operation 619 'load' 'weights_1_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 620 [1/2] (0.79ns)   --->   "%weights_1_1_6_load = load i5 %weights_1_1_6_addr"   --->   Operation 620 'load' 'weights_1_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 621 [1/2] (0.79ns)   --->   "%weights_0_0_7_load = load i5 %weights_0_0_7_addr"   --->   Operation 621 'load' 'weights_0_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 622 [1/2] (0.79ns)   --->   "%weights_0_1_7_load = load i5 %weights_0_1_7_addr"   --->   Operation 622 'load' 'weights_0_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i15 %weights_0_1_7_load"   --->   Operation 623 'sext' 'sext_ln1118_167' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 624 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_387 = mul i36 %sext_ln1118_167, i36 %input_val_2_V_cast1"   --->   Operation 624 'mul' 'mul_ln1118_387' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 625 [1/2] (0.79ns)   --->   "%weights_0_2_7_load = load i5 %weights_0_2_7_addr"   --->   Operation 625 'load' 'weights_0_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 626 [1/2] (0.79ns)   --->   "%weights_1_0_7_load = load i5 %weights_1_0_7_addr"   --->   Operation 626 'load' 'weights_1_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 627 [1/2] (0.79ns)   --->   "%weights_1_1_7_load = load i5 %weights_1_1_7_addr"   --->   Operation 627 'load' 'weights_1_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 628 [1/2] (0.79ns)   --->   "%weights_0_0_8_load = load i5 %weights_0_0_8_addr"   --->   Operation 628 'load' 'weights_0_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 629 [1/2] (0.79ns)   --->   "%weights_0_1_8_load = load i5 %weights_0_1_8_addr"   --->   Operation 629 'load' 'weights_0_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1118_176 = sext i14 %weights_0_1_8_load"   --->   Operation 630 'sext' 'sext_ln1118_176' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 631 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_396 = mul i35 %sext_ln1118_176, i35 %input_val_2_V_cast12"   --->   Operation 631 'mul' 'mul_ln1118_396' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 632 [1/2] (0.79ns)   --->   "%weights_0_2_8_load = load i5 %weights_0_2_8_addr"   --->   Operation 632 'load' 'weights_0_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 633 [1/2] (0.79ns)   --->   "%weights_1_0_8_load = load i5 %weights_1_0_8_addr"   --->   Operation 633 'load' 'weights_1_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 634 [1/2] (0.79ns)   --->   "%weights_1_1_8_load = load i5 %weights_1_1_8_addr"   --->   Operation 634 'load' 'weights_1_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 635 [1/2] (0.79ns)   --->   "%weights_0_0_9_load = load i5 %weights_0_0_9_addr"   --->   Operation 635 'load' 'weights_0_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 636 [1/2] (0.79ns)   --->   "%weights_0_1_9_load = load i5 %weights_0_1_9_addr"   --->   Operation 636 'load' 'weights_0_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1118_186 = sext i16 %weights_0_1_9_load"   --->   Operation 637 'sext' 'sext_ln1118_186' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 638 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_405 = mul i37 %sext_ln1118_186, i37 %input_val_2_V_cast"   --->   Operation 638 'mul' 'mul_ln1118_405' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 639 [1/2] (0.79ns)   --->   "%weights_0_2_9_load = load i5 %weights_0_2_9_addr"   --->   Operation 639 'load' 'weights_0_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 640 [1/2] (0.79ns)   --->   "%weights_1_0_9_load = load i5 %weights_1_0_9_addr"   --->   Operation 640 'load' 'weights_1_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 641 [1/2] (0.79ns)   --->   "%weights_1_1_9_load = load i5 %weights_1_1_9_addr"   --->   Operation 641 'load' 'weights_1_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 642 [1/2] (0.79ns)   --->   "%weights_0_0_10_load = load i5 %weights_0_0_10_addr"   --->   Operation 642 'load' 'weights_0_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 643 [1/2] (0.79ns)   --->   "%weights_0_1_10_load = load i5 %weights_0_1_10_addr"   --->   Operation 643 'load' 'weights_0_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1118_195 = sext i14 %weights_0_1_10_load"   --->   Operation 644 'sext' 'sext_ln1118_195' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 645 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_413 = mul i35 %sext_ln1118_195, i35 %input_val_2_V_cast12"   --->   Operation 645 'mul' 'mul_ln1118_413' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 646 [1/2] (0.79ns)   --->   "%weights_0_2_10_load = load i5 %weights_0_2_10_addr"   --->   Operation 646 'load' 'weights_0_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 647 [1/2] (0.79ns)   --->   "%weights_1_0_10_load = load i5 %weights_1_0_10_addr"   --->   Operation 647 'load' 'weights_1_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 648 [1/2] (0.79ns)   --->   "%weights_1_1_10_load = load i5 %weights_1_1_10_addr"   --->   Operation 648 'load' 'weights_1_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 649 [1/2] (0.79ns)   --->   "%weights_0_0_11_load = load i5 %weights_0_0_11_addr"   --->   Operation 649 'load' 'weights_0_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 650 [1/2] (0.79ns)   --->   "%weights_0_1_11_load = load i5 %weights_0_1_11_addr"   --->   Operation 650 'load' 'weights_0_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1118_205 = sext i14 %weights_0_1_11_load"   --->   Operation 651 'sext' 'sext_ln1118_205' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 652 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_422 = mul i35 %sext_ln1118_205, i35 %input_val_2_V_cast12"   --->   Operation 652 'mul' 'mul_ln1118_422' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 653 [1/2] (0.79ns)   --->   "%weights_0_2_11_load = load i5 %weights_0_2_11_addr"   --->   Operation 653 'load' 'weights_0_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 654 [1/2] (0.79ns)   --->   "%weights_1_0_11_load = load i5 %weights_1_0_11_addr"   --->   Operation 654 'load' 'weights_1_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 655 [1/2] (0.79ns)   --->   "%weights_1_1_11_load = load i5 %weights_1_1_11_addr"   --->   Operation 655 'load' 'weights_1_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 656 [1/2] (0.79ns)   --->   "%weights_0_0_12_load = load i5 %weights_0_0_12_addr"   --->   Operation 656 'load' 'weights_0_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 657 [1/2] (0.79ns)   --->   "%weights_0_1_12_load = load i5 %weights_0_1_12_addr"   --->   Operation 657 'load' 'weights_0_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1118_215 = sext i16 %weights_0_1_12_load"   --->   Operation 658 'sext' 'sext_ln1118_215' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 659 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_431 = mul i37 %sext_ln1118_215, i37 %input_val_2_V_cast"   --->   Operation 659 'mul' 'mul_ln1118_431' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 660 [1/2] (0.79ns)   --->   "%weights_0_2_12_load = load i5 %weights_0_2_12_addr"   --->   Operation 660 'load' 'weights_0_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 661 [1/2] (0.79ns)   --->   "%weights_1_0_12_load = load i5 %weights_1_0_12_addr"   --->   Operation 661 'load' 'weights_1_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 662 [1/2] (0.79ns)   --->   "%weights_1_1_12_load = load i5 %weights_1_1_12_addr"   --->   Operation 662 'load' 'weights_1_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 663 [1/2] (0.79ns)   --->   "%weights_0_0_13_load = load i5 %weights_0_0_13_addr"   --->   Operation 663 'load' 'weights_0_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 664 [1/2] (0.79ns)   --->   "%weights_0_1_13_load = load i5 %weights_0_1_13_addr"   --->   Operation 664 'load' 'weights_0_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1118_224 = sext i16 %weights_0_1_13_load"   --->   Operation 665 'sext' 'sext_ln1118_224' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 666 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_439 = mul i37 %sext_ln1118_224, i37 %input_val_2_V_cast"   --->   Operation 666 'mul' 'mul_ln1118_439' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 667 [1/2] (0.79ns)   --->   "%weights_0_2_13_load = load i5 %weights_0_2_13_addr"   --->   Operation 667 'load' 'weights_0_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 668 [1/2] (0.79ns)   --->   "%weights_1_0_13_load = load i5 %weights_1_0_13_addr"   --->   Operation 668 'load' 'weights_1_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 669 [1/2] (0.79ns)   --->   "%weights_1_1_13_load = load i5 %weights_1_1_13_addr"   --->   Operation 669 'load' 'weights_1_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 670 [1/2] (0.79ns)   --->   "%weights_0_0_14_load = load i5 %weights_0_0_14_addr"   --->   Operation 670 'load' 'weights_0_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 671 [1/2] (0.79ns)   --->   "%weights_0_1_14_load = load i5 %weights_0_1_14_addr"   --->   Operation 671 'load' 'weights_0_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln1118_233 = sext i14 %weights_0_1_14_load"   --->   Operation 672 'sext' 'sext_ln1118_233' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 673 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_447 = mul i35 %sext_ln1118_233, i35 %input_val_2_V_cast12"   --->   Operation 673 'mul' 'mul_ln1118_447' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 674 [1/2] (0.79ns)   --->   "%weights_0_2_14_load = load i5 %weights_0_2_14_addr"   --->   Operation 674 'load' 'weights_0_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 675 [1/2] (0.79ns)   --->   "%weights_1_0_14_load = load i5 %weights_1_0_14_addr"   --->   Operation 675 'load' 'weights_1_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 676 [1/2] (0.79ns)   --->   "%weights_1_1_14_load = load i5 %weights_1_1_14_addr"   --->   Operation 676 'load' 'weights_1_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 677 [1/2] (0.79ns)   --->   "%weights_0_0_15_load = load i5 %weights_0_0_15_addr"   --->   Operation 677 'load' 'weights_0_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 678 [1/2] (0.79ns)   --->   "%weights_0_1_15_load = load i5 %weights_0_1_15_addr"   --->   Operation 678 'load' 'weights_0_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1118_243 = sext i16 %weights_0_1_15_load"   --->   Operation 679 'sext' 'sext_ln1118_243' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 680 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_456 = mul i37 %sext_ln1118_243, i37 %input_val_2_V_cast"   --->   Operation 680 'mul' 'mul_ln1118_456' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 681 [1/2] (0.79ns)   --->   "%weights_0_2_15_load = load i5 %weights_0_2_15_addr"   --->   Operation 681 'load' 'weights_0_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 682 [1/2] (0.79ns)   --->   "%weights_1_0_15_load = load i5 %weights_1_0_15_addr"   --->   Operation 682 'load' 'weights_1_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 683 [1/2] (0.79ns)   --->   "%weights_1_1_15_load = load i5 %weights_1_1_15_addr"   --->   Operation 683 'load' 'weights_1_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 684 [1/2] (0.79ns)   --->   "%weights_0_0_16_load = load i5 %weights_0_0_16_addr"   --->   Operation 684 'load' 'weights_0_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 685 [1/2] (0.79ns)   --->   "%weights_0_1_16_load = load i5 %weights_0_1_16_addr"   --->   Operation 685 'load' 'weights_0_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1118_252 = sext i15 %weights_0_1_16_load"   --->   Operation 686 'sext' 'sext_ln1118_252' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 687 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_464 = mul i36 %sext_ln1118_252, i36 %input_val_2_V_cast1"   --->   Operation 687 'mul' 'mul_ln1118_464' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 688 [1/2] (0.79ns)   --->   "%weights_0_2_16_load = load i5 %weights_0_2_16_addr"   --->   Operation 688 'load' 'weights_0_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 689 [1/2] (0.79ns)   --->   "%weights_1_0_16_load = load i5 %weights_1_0_16_addr"   --->   Operation 689 'load' 'weights_1_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 690 [1/2] (0.79ns)   --->   "%weights_1_1_16_load = load i5 %weights_1_1_16_addr"   --->   Operation 690 'load' 'weights_1_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 691 [1/2] (0.79ns)   --->   "%weights_0_0_17_load = load i5 %weights_0_0_17_addr"   --->   Operation 691 'load' 'weights_0_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 692 [1/2] (0.79ns)   --->   "%weights_0_1_17_load = load i5 %weights_0_1_17_addr"   --->   Operation 692 'load' 'weights_0_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_261 = sext i16 %weights_0_1_17_load"   --->   Operation 693 'sext' 'sext_ln1118_261' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 694 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_473 = mul i37 %sext_ln1118_261, i37 %input_val_2_V_cast"   --->   Operation 694 'mul' 'mul_ln1118_473' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 695 [1/2] (0.79ns)   --->   "%weights_0_2_17_load = load i5 %weights_0_2_17_addr"   --->   Operation 695 'load' 'weights_0_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 696 [1/2] (0.79ns)   --->   "%weights_1_0_17_load = load i5 %weights_1_0_17_addr"   --->   Operation 696 'load' 'weights_1_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 697 [1/2] (0.79ns)   --->   "%weights_1_1_17_load = load i5 %weights_1_1_17_addr"   --->   Operation 697 'load' 'weights_1_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 698 [1/2] (0.79ns)   --->   "%weights_0_0_18_load = load i5 %weights_0_0_18_addr"   --->   Operation 698 'load' 'weights_0_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 699 [1/2] (0.79ns)   --->   "%weights_0_1_18_load = load i5 %weights_0_1_18_addr"   --->   Operation 699 'load' 'weights_0_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1118_270 = sext i14 %weights_0_1_18_load"   --->   Operation 700 'sext' 'sext_ln1118_270' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 701 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_481 = mul i35 %sext_ln1118_270, i35 %input_val_2_V_cast12"   --->   Operation 701 'mul' 'mul_ln1118_481' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 702 [1/2] (0.79ns)   --->   "%weights_0_2_18_load = load i5 %weights_0_2_18_addr"   --->   Operation 702 'load' 'weights_0_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 703 [1/2] (0.79ns)   --->   "%weights_1_0_18_load = load i5 %weights_1_0_18_addr"   --->   Operation 703 'load' 'weights_1_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 704 [1/2] (0.79ns)   --->   "%weights_1_1_18_load = load i5 %weights_1_1_18_addr"   --->   Operation 704 'load' 'weights_1_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 705 [1/2] (0.79ns)   --->   "%weights_0_0_19_load = load i5 %weights_0_0_19_addr"   --->   Operation 705 'load' 'weights_0_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1118_279 = sext i16 %weights_0_0_19_load"   --->   Operation 706 'sext' 'sext_ln1118_279' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 707 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_489 = mul i37 %sext_ln1118_279, i37 %sext_ln703"   --->   Operation 707 'mul' 'mul_ln1118_489' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 708 [1/2] (0.79ns)   --->   "%weights_0_1_19_load = load i5 %weights_0_1_19_addr"   --->   Operation 708 'load' 'weights_0_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 709 [1/2] (0.79ns)   --->   "%weights_0_2_19_load = load i5 %weights_0_2_19_addr"   --->   Operation 709 'load' 'weights_0_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 710 [1/2] (0.79ns)   --->   "%weights_1_0_19_load = load i5 %weights_1_0_19_addr"   --->   Operation 710 'load' 'weights_1_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 711 [1/2] (0.79ns)   --->   "%weights_1_1_19_load = load i5 %weights_1_1_19_addr"   --->   Operation 711 'load' 'weights_1_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 712 [1/2] (0.79ns)   --->   "%weights_0_0_20_load = load i5 %weights_0_0_20_addr"   --->   Operation 712 'load' 'weights_0_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 713 [1/2] (0.79ns)   --->   "%weights_0_1_20_load = load i5 %weights_0_1_20_addr"   --->   Operation 713 'load' 'weights_0_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1118_289 = sext i15 %weights_0_1_20_load"   --->   Operation 714 'sext' 'sext_ln1118_289' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 715 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_499 = mul i36 %sext_ln1118_289, i36 %input_val_2_V_cast1"   --->   Operation 715 'mul' 'mul_ln1118_499' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 716 [1/2] (0.79ns)   --->   "%weights_0_2_20_load = load i5 %weights_0_2_20_addr"   --->   Operation 716 'load' 'weights_0_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 717 [1/2] (0.79ns)   --->   "%weights_1_0_20_load = load i5 %weights_1_0_20_addr"   --->   Operation 717 'load' 'weights_1_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 718 [1/2] (0.79ns)   --->   "%weights_1_1_20_load = load i5 %weights_1_1_20_addr"   --->   Operation 718 'load' 'weights_1_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 719 [1/2] (0.79ns)   --->   "%weights_0_0_21_load = load i5 %weights_0_0_21_addr"   --->   Operation 719 'load' 'weights_0_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 720 [1/2] (0.79ns)   --->   "%weights_0_1_21_load = load i5 %weights_0_1_21_addr"   --->   Operation 720 'load' 'weights_0_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1118_298 = sext i14 %weights_0_1_21_load"   --->   Operation 721 'sext' 'sext_ln1118_298' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 722 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_508 = mul i35 %sext_ln1118_298, i35 %input_val_2_V_cast12"   --->   Operation 722 'mul' 'mul_ln1118_508' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 723 [1/2] (0.79ns)   --->   "%weights_0_2_21_load = load i5 %weights_0_2_21_addr"   --->   Operation 723 'load' 'weights_0_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 724 [1/2] (0.79ns)   --->   "%weights_1_0_21_load = load i5 %weights_1_0_21_addr"   --->   Operation 724 'load' 'weights_1_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 725 [1/2] (0.79ns)   --->   "%weights_1_1_21_load = load i5 %weights_1_1_21_addr"   --->   Operation 725 'load' 'weights_1_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 726 [1/2] (0.79ns)   --->   "%weights_0_0_22_load = load i5 %weights_0_0_22_addr"   --->   Operation 726 'load' 'weights_0_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 727 [1/2] (0.79ns)   --->   "%weights_0_1_22_load = load i5 %weights_0_1_22_addr"   --->   Operation 727 'load' 'weights_0_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1118_308 = sext i16 %weights_0_1_22_load"   --->   Operation 728 'sext' 'sext_ln1118_308' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 729 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_517 = mul i37 %sext_ln1118_308, i37 %input_val_2_V_cast"   --->   Operation 729 'mul' 'mul_ln1118_517' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 730 [1/2] (0.79ns)   --->   "%weights_0_2_22_load = load i5 %weights_0_2_22_addr"   --->   Operation 730 'load' 'weights_0_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 731 [1/2] (0.79ns)   --->   "%weights_1_0_22_load = load i5 %weights_1_0_22_addr"   --->   Operation 731 'load' 'weights_1_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 732 [1/2] (0.79ns)   --->   "%weights_1_1_22_load = load i5 %weights_1_1_22_addr"   --->   Operation 732 'load' 'weights_1_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 733 [1/2] (0.79ns)   --->   "%weights_0_0_23_load = load i5 %weights_0_0_23_addr"   --->   Operation 733 'load' 'weights_0_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 734 [1/2] (0.79ns)   --->   "%weights_0_1_23_load = load i5 %weights_0_1_23_addr"   --->   Operation 734 'load' 'weights_0_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1118_316 = sext i16 %weights_0_1_23_load"   --->   Operation 735 'sext' 'sext_ln1118_316' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 736 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_525 = mul i37 %sext_ln1118_316, i37 %input_val_2_V_cast"   --->   Operation 736 'mul' 'mul_ln1118_525' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 737 [1/2] (0.79ns)   --->   "%weights_0_2_23_load = load i5 %weights_0_2_23_addr"   --->   Operation 737 'load' 'weights_0_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 738 [1/2] (0.79ns)   --->   "%weights_1_0_23_load = load i5 %weights_1_0_23_addr"   --->   Operation 738 'load' 'weights_1_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_7 : Operation 739 [1/2] (0.79ns)   --->   "%weights_1_1_23_load = load i5 %weights_1_1_23_addr"   --->   Operation 739 'load' 'weights_1_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 740 [1/2] (0.79ns)   --->   "%weights_0_0_24_load = load i5 %weights_0_0_24_addr"   --->   Operation 740 'load' 'weights_0_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 741 [1/2] (0.79ns)   --->   "%weights_0_1_24_load = load i5 %weights_0_1_24_addr"   --->   Operation 741 'load' 'weights_0_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1118_325 = sext i16 %weights_0_1_24_load"   --->   Operation 742 'sext' 'sext_ln1118_325' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 743 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_532 = mul i37 %sext_ln1118_325, i37 %input_val_2_V_cast"   --->   Operation 743 'mul' 'mul_ln1118_532' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 744 [1/2] (0.79ns)   --->   "%weights_0_2_24_load = load i5 %weights_0_2_24_addr"   --->   Operation 744 'load' 'weights_0_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 745 [1/2] (0.79ns)   --->   "%weights_1_0_24_load = load i5 %weights_1_0_24_addr"   --->   Operation 745 'load' 'weights_1_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 746 [1/2] (0.79ns)   --->   "%weights_1_1_24_load = load i5 %weights_1_1_24_addr"   --->   Operation 746 'load' 'weights_1_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_7 : Operation 747 [1/2] (0.79ns)   --->   "%weights_0_0_25_load = load i5 %weights_0_0_25_addr"   --->   Operation 747 'load' 'weights_0_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 748 [1/2] (0.79ns)   --->   "%weights_0_1_25_load = load i5 %weights_0_1_25_addr"   --->   Operation 748 'load' 'weights_0_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1118_333 = sext i16 %weights_0_1_25_load"   --->   Operation 749 'sext' 'sext_ln1118_333' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 750 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_539 = mul i37 %sext_ln1118_333, i37 %input_val_2_V_cast"   --->   Operation 750 'mul' 'mul_ln1118_539' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 751 [1/2] (0.79ns)   --->   "%weights_0_2_25_load = load i5 %weights_0_2_25_addr"   --->   Operation 751 'load' 'weights_0_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 752 [1/2] (0.79ns)   --->   "%weights_1_0_25_load = load i5 %weights_1_0_25_addr"   --->   Operation 752 'load' 'weights_1_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 753 [1/2] (0.79ns)   --->   "%weights_1_1_25_load = load i5 %weights_1_1_25_addr"   --->   Operation 753 'load' 'weights_1_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 754 [1/2] (0.79ns)   --->   "%weights_0_0_26_load = load i5 %weights_0_0_26_addr"   --->   Operation 754 'load' 'weights_0_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 755 [1/2] (0.79ns)   --->   "%weights_0_1_26_load = load i5 %weights_0_1_26_addr"   --->   Operation 755 'load' 'weights_0_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1118_342 = sext i16 %weights_0_1_26_load"   --->   Operation 756 'sext' 'sext_ln1118_342' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 757 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_548 = mul i37 %sext_ln1118_342, i37 %input_val_2_V_cast"   --->   Operation 757 'mul' 'mul_ln1118_548' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 758 [1/2] (0.79ns)   --->   "%weights_0_2_26_load = load i5 %weights_0_2_26_addr"   --->   Operation 758 'load' 'weights_0_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 759 [1/2] (0.79ns)   --->   "%weights_1_0_26_load = load i5 %weights_1_0_26_addr"   --->   Operation 759 'load' 'weights_1_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_7 : Operation 760 [1/2] (0.79ns)   --->   "%weights_0_0_27_load = load i5 %weights_0_0_27_addr"   --->   Operation 760 'load' 'weights_0_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 761 [1/2] (0.79ns)   --->   "%weights_0_1_27_load = load i5 %weights_0_1_27_addr"   --->   Operation 761 'load' 'weights_0_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1118_351 = sext i16 %weights_0_1_27_load"   --->   Operation 762 'sext' 'sext_ln1118_351' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 763 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_555 = mul i37 %sext_ln1118_351, i37 %input_val_2_V_cast"   --->   Operation 763 'mul' 'mul_ln1118_555' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 764 [1/2] (0.79ns)   --->   "%weights_0_2_27_load = load i5 %weights_0_2_27_addr"   --->   Operation 764 'load' 'weights_0_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_7 : Operation 765 [1/2] (0.79ns)   --->   "%weights_1_0_27_load = load i5 %weights_1_0_27_addr"   --->   Operation 765 'load' 'weights_1_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_7 : Operation 766 [1/2] (0.79ns)   --->   "%weights_0_0_28_load = load i5 %weights_0_0_28_addr"   --->   Operation 766 'load' 'weights_0_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 767 [1/2] (0.79ns)   --->   "%weights_0_1_28_load = load i5 %weights_0_1_28_addr"   --->   Operation 767 'load' 'weights_0_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1118_360 = sext i14 %weights_0_1_28_load"   --->   Operation 768 'sext' 'sext_ln1118_360' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 769 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_564 = mul i35 %sext_ln1118_360, i35 %input_val_2_V_cast12"   --->   Operation 769 'mul' 'mul_ln1118_564' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 770 [1/2] (0.79ns)   --->   "%weights_0_2_28_load = load i5 %weights_0_2_28_addr"   --->   Operation 770 'load' 'weights_0_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 771 [1/2] (0.79ns)   --->   "%weights_1_0_28_load = load i5 %weights_1_0_28_addr"   --->   Operation 771 'load' 'weights_1_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 772 [1/2] (0.79ns)   --->   "%weights_0_0_29_load = load i5 %weights_0_0_29_addr"   --->   Operation 772 'load' 'weights_0_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 773 [1/2] (0.79ns)   --->   "%weights_0_1_29_load = load i5 %weights_0_1_29_addr"   --->   Operation 773 'load' 'weights_0_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1118_370 = sext i14 %weights_0_1_29_load"   --->   Operation 774 'sext' 'sext_ln1118_370' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 775 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_573 = mul i35 %sext_ln1118_370, i35 %input_val_2_V_cast12"   --->   Operation 775 'mul' 'mul_ln1118_573' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 776 [1/2] (0.79ns)   --->   "%weights_0_2_29_load = load i5 %weights_0_2_29_addr"   --->   Operation 776 'load' 'weights_0_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 777 [1/2] (0.79ns)   --->   "%weights_1_0_29_load = load i5 %weights_1_0_29_addr"   --->   Operation 777 'load' 'weights_1_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 778 [1/2] (0.79ns)   --->   "%weights_0_0_30_load = load i5 %weights_0_0_30_addr"   --->   Operation 778 'load' 'weights_0_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 779 [1/2] (0.79ns)   --->   "%weights_0_1_30_load = load i5 %weights_0_1_30_addr"   --->   Operation 779 'load' 'weights_0_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1118_380 = sext i14 %weights_0_1_30_load"   --->   Operation 780 'sext' 'sext_ln1118_380' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 781 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_582 = mul i35 %sext_ln1118_380, i35 %input_val_2_V_cast12"   --->   Operation 781 'mul' 'mul_ln1118_582' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 782 [1/2] (0.79ns)   --->   "%weights_0_2_30_load = load i5 %weights_0_2_30_addr"   --->   Operation 782 'load' 'weights_0_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 783 [1/2] (0.79ns)   --->   "%weights_1_0_30_load = load i5 %weights_1_0_30_addr"   --->   Operation 783 'load' 'weights_1_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 784 [1/2] (0.79ns)   --->   "%weights_0_0_31_load = load i5 %weights_0_0_31_addr"   --->   Operation 784 'load' 'weights_0_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 785 [1/2] (0.79ns)   --->   "%weights_0_1_31_load = load i5 %weights_0_1_31_addr"   --->   Operation 785 'load' 'weights_0_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1118_390 = sext i14 %weights_0_1_31_load"   --->   Operation 786 'sext' 'sext_ln1118_390' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 787 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_591 = mul i35 %sext_ln1118_390, i35 %input_val_2_V_cast12"   --->   Operation 787 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 788 [1/2] (0.79ns)   --->   "%weights_0_2_31_load = load i5 %weights_0_2_31_addr"   --->   Operation 788 'load' 'weights_0_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_7 : Operation 789 [1/2] (0.79ns)   --->   "%weights_1_0_31_load = load i5 %weights_1_0_31_addr"   --->   Operation 789 'load' 'weights_1_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 790 [1/1] (1.00ns)   --->   "%add_ln48_1 = add i15 %tmp_152_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:48]   --->   Operation 790 'add' 'add_ln48_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i15 %add_ln48_1" [../src/hls/cnn.cpp:48]   --->   Operation 791 'zext' 'zext_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 792 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_4 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln48" [../src/hls/cnn.cpp:48]   --->   Operation 792 'getelementptr' 'max_pooling_output_V_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 793 [1/1] (1.00ns)   --->   "%add_ln49_1 = add i15 %tmp_158_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:49]   --->   Operation 793 'add' 'add_ln49_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i15 %add_ln49_1" [../src/hls/cnn.cpp:49]   --->   Operation 794 'zext' 'zext_ln49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 795 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_5 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 795 'getelementptr' 'max_pooling_output_V_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 796 [1/2] (1.35ns)   --->   "%input_val_3_V = load i15 %max_pooling_output_V_addr_2" [../src/hls/cnn.cpp:46]   --->   Operation 796 'load' 'input_val_3_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_8 : Operation 797 [1/2] (1.35ns)   --->   "%input_val_4_V = load i15 %max_pooling_output_V_addr_3" [../src/hls/cnn.cpp:47]   --->   Operation 797 'load' 'input_val_4_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_8 : Operation 798 [2/2] (1.35ns)   --->   "%input_val_5_V = load i15 %max_pooling_output_V_addr_4" [../src/hls/cnn.cpp:48]   --->   Operation 798 'load' 'input_val_5_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_8 : Operation 799 [2/2] (1.35ns)   --->   "%input_val_6_V = load i15 %max_pooling_output_V_addr_5" [../src/hls/cnn.cpp:49]   --->   Operation 799 'load' 'input_val_6_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_8 : Operation 800 [1/1] (0.00ns)   --->   "%input_val_1_V_cast11 = sext i21 %input_val_1_V" [../src/hls/cnn.cpp:44]   --->   Operation 800 'sext' 'input_val_1_V_cast11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 801 [1/1] (0.00ns)   --->   "%input_val_1_V_cast7 = sext i21 %input_val_1_V" [../src/hls/cnn.cpp:44]   --->   Operation 801 'sext' 'input_val_1_V_cast7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %weights_0_0_0_load"   --->   Operation 802 'sext' 'sext_ln1118' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 803 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i37 %sext_ln1118, i37 %sext_ln703"   --->   Operation 803 'mul' 'mul_ln1118' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 804 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_329 = mul i37 %sext_ln1118_103, i37 %input_val_2_V_cast"   --->   Operation 804 'mul' 'mul_ln1118_329' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 805 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_336 = mul i37 %sext_ln1118_111, i37 %sext_ln703"   --->   Operation 805 'mul' 'mul_ln1118_336' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i15 %weights_0_1_1_load"   --->   Operation 806 'sext' 'sext_ln1118_112' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 807 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_377)   --->   "%mul_ln1118_337 = mul i36 %sext_ln1118_112, i36 %input_val_2_V_cast1"   --->   Operation 807 'mul' 'mul_ln1118_337' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln703_168 = sext i17 %weights_0_0_2_load"   --->   Operation 808 'sext' 'sext_ln703_168' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 809 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_386)   --->   "%mul_ln703_38 = mul i37 %sext_ln703_168, i37 %sext_ln703"   --->   Operation 809 'mul' 'mul_ln703_38' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 810 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_345 = mul i37 %sext_ln1118_120, i37 %input_val_2_V_cast"   --->   Operation 810 'mul' 'mul_ln1118_345' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i15 %weights_0_0_3_load"   --->   Operation 811 'sext' 'sext_ln1118_128' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 812 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_395)   --->   "%mul_ln1118_352 = mul i36 %sext_ln1118_128, i36 %input_val_1_V_cast7"   --->   Operation 812 'mul' 'mul_ln1118_352' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 813 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_353 = mul i36 %sext_ln1118_129, i36 %input_val_2_V_cast1"   --->   Operation 813 'mul' 'mul_ln1118_353' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i14 %weights_0_0_4_load"   --->   Operation 814 'sext' 'sext_ln1118_137' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 815 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_404)   --->   "%mul_ln1118_360 = mul i35 %sext_ln1118_137, i35 %input_val_1_V_cast11"   --->   Operation 815 'mul' 'mul_ln1118_360' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 816 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_361 = mul i35 %sext_ln1118_138, i35 %input_val_2_V_cast12"   --->   Operation 816 'mul' 'mul_ln1118_361' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i14 %weights_0_0_5_load"   --->   Operation 817 'sext' 'sext_ln1118_147' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 818 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_413)   --->   "%mul_ln1118_369 = mul i35 %sext_ln1118_147, i35 %input_val_1_V_cast11"   --->   Operation 818 'mul' 'mul_ln1118_369' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 819 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_370 = mul i35 %sext_ln1118_148, i35 %input_val_2_V_cast12"   --->   Operation 819 'mul' 'mul_ln1118_370' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i16 %weights_0_0_6_load"   --->   Operation 820 'sext' 'sext_ln1118_157' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 821 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_422)   --->   "%mul_ln1118_378 = mul i37 %sext_ln1118_157, i37 %sext_ln703"   --->   Operation 821 'mul' 'mul_ln1118_378' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 822 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_379 = mul i37 %sext_ln1118_158, i37 %input_val_2_V_cast"   --->   Operation 822 'mul' 'mul_ln1118_379' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i15 %weights_0_0_7_load"   --->   Operation 823 'sext' 'sext_ln1118_166' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 824 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_431)   --->   "%mul_ln1118_386 = mul i36 %sext_ln1118_166, i36 %input_val_1_V_cast7"   --->   Operation 824 'mul' 'mul_ln1118_386' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 825 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_387 = mul i36 %sext_ln1118_167, i36 %input_val_2_V_cast1"   --->   Operation 825 'mul' 'mul_ln1118_387' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1118_175 = sext i14 %weights_0_0_8_load"   --->   Operation 826 'sext' 'sext_ln1118_175' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 827 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_440)   --->   "%mul_ln1118_395 = mul i35 %sext_ln1118_175, i35 %input_val_1_V_cast11"   --->   Operation 827 'mul' 'mul_ln1118_395' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 828 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_396 = mul i35 %sext_ln1118_176, i35 %input_val_2_V_cast12"   --->   Operation 828 'mul' 'mul_ln1118_396' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1118_185 = sext i16 %weights_0_0_9_load"   --->   Operation 829 'sext' 'sext_ln1118_185' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 830 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_449)   --->   "%mul_ln1118_404 = mul i37 %sext_ln1118_185, i37 %sext_ln703"   --->   Operation 830 'mul' 'mul_ln1118_404' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 831 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_405 = mul i37 %sext_ln1118_186, i37 %input_val_2_V_cast"   --->   Operation 831 'mul' 'mul_ln1118_405' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1118_194 = sext i14 %weights_0_0_10_load"   --->   Operation 832 'sext' 'sext_ln1118_194' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 833 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_458)   --->   "%mul_ln1118_412 = mul i35 %sext_ln1118_194, i35 %input_val_1_V_cast11"   --->   Operation 833 'mul' 'mul_ln1118_412' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 834 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_413 = mul i35 %sext_ln1118_195, i35 %input_val_2_V_cast12"   --->   Operation 834 'mul' 'mul_ln1118_413' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1118_204 = sext i14 %weights_0_0_11_load"   --->   Operation 835 'sext' 'sext_ln1118_204' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 836 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_467)   --->   "%mul_ln1118_421 = mul i35 %sext_ln1118_204, i35 %input_val_1_V_cast11"   --->   Operation 836 'mul' 'mul_ln1118_421' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 837 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_422 = mul i35 %sext_ln1118_205, i35 %input_val_2_V_cast12"   --->   Operation 837 'mul' 'mul_ln1118_422' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln1118_214 = sext i16 %weights_0_0_12_load"   --->   Operation 838 'sext' 'sext_ln1118_214' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 839 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_476)   --->   "%mul_ln1118_430 = mul i37 %sext_ln1118_214, i37 %sext_ln703"   --->   Operation 839 'mul' 'mul_ln1118_430' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 840 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_431 = mul i37 %sext_ln1118_215, i37 %input_val_2_V_cast"   --->   Operation 840 'mul' 'mul_ln1118_431' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln1118_223 = sext i16 %weights_0_0_13_load"   --->   Operation 841 'sext' 'sext_ln1118_223' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 842 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_485)   --->   "%mul_ln1118_438 = mul i37 %sext_ln1118_223, i37 %sext_ln703"   --->   Operation 842 'mul' 'mul_ln1118_438' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 843 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_439 = mul i37 %sext_ln1118_224, i37 %input_val_2_V_cast"   --->   Operation 843 'mul' 'mul_ln1118_439' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln1118_232 = sext i14 %weights_0_0_14_load"   --->   Operation 844 'sext' 'sext_ln1118_232' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 845 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_494)   --->   "%mul_ln1118_446 = mul i35 %sext_ln1118_232, i35 %input_val_1_V_cast11"   --->   Operation 845 'mul' 'mul_ln1118_446' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 846 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_447 = mul i35 %sext_ln1118_233, i35 %input_val_2_V_cast12"   --->   Operation 846 'mul' 'mul_ln1118_447' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln1118_242 = sext i15 %weights_0_0_15_load"   --->   Operation 847 'sext' 'sext_ln1118_242' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 848 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_503)   --->   "%mul_ln1118_455 = mul i36 %sext_ln1118_242, i36 %input_val_1_V_cast7"   --->   Operation 848 'mul' 'mul_ln1118_455' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 849 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_456 = mul i37 %sext_ln1118_243, i37 %input_val_2_V_cast"   --->   Operation 849 'mul' 'mul_ln1118_456' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1118_251 = sext i15 %weights_0_0_16_load"   --->   Operation 850 'sext' 'sext_ln1118_251' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 851 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_512)   --->   "%mul_ln1118_463 = mul i36 %sext_ln1118_251, i36 %input_val_1_V_cast7"   --->   Operation 851 'mul' 'mul_ln1118_463' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 852 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_464 = mul i36 %sext_ln1118_252, i36 %input_val_2_V_cast1"   --->   Operation 852 'mul' 'mul_ln1118_464' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1118_260 = sext i15 %weights_0_0_17_load"   --->   Operation 853 'sext' 'sext_ln1118_260' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 854 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_521)   --->   "%mul_ln1118_472 = mul i36 %sext_ln1118_260, i36 %input_val_1_V_cast7"   --->   Operation 854 'mul' 'mul_ln1118_472' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 855 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_473 = mul i37 %sext_ln1118_261, i37 %input_val_2_V_cast"   --->   Operation 855 'mul' 'mul_ln1118_473' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1118_269 = sext i14 %weights_0_0_18_load"   --->   Operation 856 'sext' 'sext_ln1118_269' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 857 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_530)   --->   "%mul_ln1118_480 = mul i35 %sext_ln1118_269, i35 %input_val_1_V_cast11"   --->   Operation 857 'mul' 'mul_ln1118_480' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 858 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_481 = mul i35 %sext_ln1118_270, i35 %input_val_2_V_cast12"   --->   Operation 858 'mul' 'mul_ln1118_481' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 859 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_489 = mul i37 %sext_ln1118_279, i37 %sext_ln703"   --->   Operation 859 'mul' 'mul_ln1118_489' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1118_280 = sext i15 %weights_0_1_19_load"   --->   Operation 860 'sext' 'sext_ln1118_280' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 861 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_539)   --->   "%mul_ln1118_490 = mul i36 %sext_ln1118_280, i36 %input_val_2_V_cast1"   --->   Operation 861 'mul' 'mul_ln1118_490' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1118_288 = sext i15 %weights_0_0_20_load"   --->   Operation 862 'sext' 'sext_ln1118_288' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 863 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_548)   --->   "%mul_ln1118_498 = mul i36 %sext_ln1118_288, i36 %input_val_1_V_cast7"   --->   Operation 863 'mul' 'mul_ln1118_498' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 864 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_499 = mul i36 %sext_ln1118_289, i36 %input_val_2_V_cast1"   --->   Operation 864 'mul' 'mul_ln1118_499' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1118_297 = sext i14 %weights_0_0_21_load"   --->   Operation 865 'sext' 'sext_ln1118_297' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 866 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_557)   --->   "%mul_ln1118_507 = mul i35 %sext_ln1118_297, i35 %input_val_1_V_cast11"   --->   Operation 866 'mul' 'mul_ln1118_507' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 867 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_508 = mul i35 %sext_ln1118_298, i35 %input_val_2_V_cast12"   --->   Operation 867 'mul' 'mul_ln1118_508' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1118_307 = sext i16 %weights_0_0_22_load"   --->   Operation 868 'sext' 'sext_ln1118_307' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 869 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_566)   --->   "%mul_ln1118_516 = mul i37 %sext_ln1118_307, i37 %sext_ln703"   --->   Operation 869 'mul' 'mul_ln1118_516' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 870 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_517 = mul i37 %sext_ln1118_308, i37 %input_val_2_V_cast"   --->   Operation 870 'mul' 'mul_ln1118_517' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1118_315 = sext i16 %weights_0_0_23_load"   --->   Operation 871 'sext' 'sext_ln1118_315' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 872 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_575)   --->   "%mul_ln1118_524 = mul i37 %sext_ln1118_315, i37 %sext_ln703"   --->   Operation 872 'mul' 'mul_ln1118_524' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 873 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_525 = mul i37 %sext_ln1118_316, i37 %input_val_2_V_cast"   --->   Operation 873 'mul' 'mul_ln1118_525' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1118_324 = sext i16 %weights_0_0_24_load"   --->   Operation 874 'sext' 'sext_ln1118_324' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 875 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_584)   --->   "%mul_ln1118_531 = mul i37 %sext_ln1118_324, i37 %sext_ln703"   --->   Operation 875 'mul' 'mul_ln1118_531' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 876 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_532 = mul i37 %sext_ln1118_325, i37 %input_val_2_V_cast"   --->   Operation 876 'mul' 'mul_ln1118_532' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1118_332 = sext i15 %weights_0_0_25_load"   --->   Operation 877 'sext' 'sext_ln1118_332' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 878 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_593)   --->   "%mul_ln1118_538 = mul i36 %sext_ln1118_332, i36 %input_val_1_V_cast7"   --->   Operation 878 'mul' 'mul_ln1118_538' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 879 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_539 = mul i37 %sext_ln1118_333, i37 %input_val_2_V_cast"   --->   Operation 879 'mul' 'mul_ln1118_539' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1118_341 = sext i16 %weights_0_0_26_load"   --->   Operation 880 'sext' 'sext_ln1118_341' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 881 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_602)   --->   "%mul_ln1118_547 = mul i37 %sext_ln1118_341, i37 %sext_ln703"   --->   Operation 881 'mul' 'mul_ln1118_547' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 882 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_548 = mul i37 %sext_ln1118_342, i37 %input_val_2_V_cast"   --->   Operation 882 'mul' 'mul_ln1118_548' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1118_350 = sext i15 %weights_0_0_27_load"   --->   Operation 883 'sext' 'sext_ln1118_350' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 884 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_611)   --->   "%mul_ln1118_554 = mul i36 %sext_ln1118_350, i36 %input_val_1_V_cast7"   --->   Operation 884 'mul' 'mul_ln1118_554' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 885 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_555 = mul i37 %sext_ln1118_351, i37 %input_val_2_V_cast"   --->   Operation 885 'mul' 'mul_ln1118_555' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1118_359 = sext i14 %weights_0_0_28_load"   --->   Operation 886 'sext' 'sext_ln1118_359' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 887 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_620)   --->   "%mul_ln1118_563 = mul i35 %sext_ln1118_359, i35 %input_val_1_V_cast11"   --->   Operation 887 'mul' 'mul_ln1118_563' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 888 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_564 = mul i35 %sext_ln1118_360, i35 %input_val_2_V_cast12"   --->   Operation 888 'mul' 'mul_ln1118_564' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1118_369 = sext i14 %weights_0_0_29_load"   --->   Operation 889 'sext' 'sext_ln1118_369' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 890 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_629)   --->   "%mul_ln1118_572 = mul i35 %sext_ln1118_369, i35 %input_val_1_V_cast11"   --->   Operation 890 'mul' 'mul_ln1118_572' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 891 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_573 = mul i35 %sext_ln1118_370, i35 %input_val_2_V_cast12"   --->   Operation 891 'mul' 'mul_ln1118_573' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1118_379 = sext i14 %weights_0_0_30_load"   --->   Operation 892 'sext' 'sext_ln1118_379' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 893 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_638)   --->   "%mul_ln1118_581 = mul i35 %sext_ln1118_379, i35 %input_val_1_V_cast11"   --->   Operation 893 'mul' 'mul_ln1118_581' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 894 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_582 = mul i35 %sext_ln1118_380, i35 %input_val_2_V_cast12"   --->   Operation 894 'mul' 'mul_ln1118_582' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1118_389 = sext i14 %weights_0_0_31_load"   --->   Operation 895 'sext' 'sext_ln1118_389' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 896 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_647)   --->   "%mul_ln1118_590 = mul i35 %sext_ln1118_389, i35 %input_val_1_V_cast11"   --->   Operation 896 'mul' 'mul_ln1118_590' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 897 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_591 = mul i35 %sext_ln1118_390, i35 %input_val_2_V_cast12"   --->   Operation 897 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.35>
ST_9 : Operation 898 [1/1] (1.00ns)   --->   "%add_ln50_1 = add i15 %tmp_148_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:50]   --->   Operation 898 'add' 'add_ln50_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i15 %add_ln50_1" [../src/hls/cnn.cpp:50]   --->   Operation 899 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 900 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_6 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln50_2" [../src/hls/cnn.cpp:50]   --->   Operation 900 'getelementptr' 'max_pooling_output_V_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 901 [1/1] (1.00ns)   --->   "%add_ln51_1 = add i15 %tmp_154_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:51]   --->   Operation 901 'add' 'add_ln51_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %add_ln51_1" [../src/hls/cnn.cpp:51]   --->   Operation 902 'zext' 'zext_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 903 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_7 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln51" [../src/hls/cnn.cpp:51]   --->   Operation 903 'getelementptr' 'max_pooling_output_V_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 904 [1/1] (1.00ns)   --->   "%add_ln52_1 = add i15 %tmp_160_cast, i15 %zext_ln44_4" [../src/hls/cnn.cpp:52]   --->   Operation 904 'add' 'add_ln52_1' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 905 [1/2] (1.35ns)   --->   "%input_val_5_V = load i15 %max_pooling_output_V_addr_4" [../src/hls/cnn.cpp:48]   --->   Operation 905 'load' 'input_val_5_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_9 : Operation 906 [1/2] (1.35ns)   --->   "%input_val_6_V = load i15 %max_pooling_output_V_addr_5" [../src/hls/cnn.cpp:49]   --->   Operation 906 'load' 'input_val_6_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_9 : Operation 907 [2/2] (1.35ns)   --->   "%input_val_7_V = load i15 %max_pooling_output_V_addr_6" [../src/hls/cnn.cpp:50]   --->   Operation 907 'load' 'input_val_7_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_9 : Operation 908 [2/2] (1.35ns)   --->   "%input_val_8_V = load i15 %max_pooling_output_V_addr_7" [../src/hls/cnn.cpp:51]   --->   Operation 908 'load' 'input_val_8_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_9 : Operation 909 [1/1] (0.00ns)   --->   "%input_val_3_V_cast13 = sext i21 %input_val_3_V" [../src/hls/cnn.cpp:46]   --->   Operation 909 'sext' 'input_val_3_V_cast13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 910 [1/1] (0.00ns)   --->   "%input_val_3_V_cast2 = sext i21 %input_val_3_V" [../src/hls/cnn.cpp:46]   --->   Operation 910 'sext' 'input_val_3_V_cast2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 911 [1/1] (0.00ns)   --->   "%input_val_3_V_cast = sext i21 %input_val_3_V" [../src/hls/cnn.cpp:46]   --->   Operation 911 'sext' 'input_val_3_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 912 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i37 %sext_ln1118, i37 %sext_ln703"   --->   Operation 912 'mul' 'mul_ln1118' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 913 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_329 = mul i37 %sext_ln1118_103, i37 %input_val_2_V_cast"   --->   Operation 913 'mul' 'mul_ln1118_329' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i15 %weights_0_2_0_load"   --->   Operation 914 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 915 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_369)   --->   "%mul_ln1118_330 = mul i36 %sext_ln1118_104, i36 %input_val_3_V_cast"   --->   Operation 915 'mul' 'mul_ln1118_330' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 916 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_336 = mul i37 %sext_ln1118_111, i37 %sext_ln703"   --->   Operation 916 'mul' 'mul_ln1118_336' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 917 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_377)   --->   "%mul_ln1118_337 = mul i36 %sext_ln1118_112, i36 %input_val_2_V_cast1"   --->   Operation 917 'mul' 'mul_ln1118_337' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i16 %weights_0_2_1_load"   --->   Operation 918 'sext' 'sext_ln1118_113' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 919 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_378)   --->   "%mul_ln1118_338 = mul i37 %sext_ln1118_113, i37 %input_val_3_V_cast2"   --->   Operation 919 'mul' 'mul_ln1118_338' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 920 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_386)   --->   "%mul_ln703_38 = mul i37 %sext_ln703_168, i37 %sext_ln703"   --->   Operation 920 'mul' 'mul_ln703_38' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 921 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_345 = mul i37 %sext_ln1118_120, i37 %input_val_2_V_cast"   --->   Operation 921 'mul' 'mul_ln1118_345' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i16 %weights_0_2_2_load"   --->   Operation 922 'sext' 'sext_ln1118_121' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 923 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_387)   --->   "%mul_ln1118_346 = mul i37 %sext_ln1118_121, i37 %input_val_3_V_cast2"   --->   Operation 923 'mul' 'mul_ln1118_346' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 924 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_395)   --->   "%mul_ln1118_352 = mul i36 %sext_ln1118_128, i36 %input_val_1_V_cast7"   --->   Operation 924 'mul' 'mul_ln1118_352' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 925 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_353 = mul i36 %sext_ln1118_129, i36 %input_val_2_V_cast1"   --->   Operation 925 'mul' 'mul_ln1118_353' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i15 %weights_0_2_3_load"   --->   Operation 926 'sext' 'sext_ln1118_130' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 927 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_396)   --->   "%mul_ln1118_354 = mul i36 %sext_ln1118_130, i36 %input_val_3_V_cast"   --->   Operation 927 'mul' 'mul_ln1118_354' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 928 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_404)   --->   "%mul_ln1118_360 = mul i35 %sext_ln1118_137, i35 %input_val_1_V_cast11"   --->   Operation 928 'mul' 'mul_ln1118_360' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 929 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_361 = mul i35 %sext_ln1118_138, i35 %input_val_2_V_cast12"   --->   Operation 929 'mul' 'mul_ln1118_361' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i14 %weights_0_2_4_load"   --->   Operation 930 'sext' 'sext_ln1118_139' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 931 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_405)   --->   "%mul_ln1118_362 = mul i35 %sext_ln1118_139, i35 %input_val_3_V_cast13"   --->   Operation 931 'mul' 'mul_ln1118_362' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 932 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_413)   --->   "%mul_ln1118_369 = mul i35 %sext_ln1118_147, i35 %input_val_1_V_cast11"   --->   Operation 932 'mul' 'mul_ln1118_369' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 933 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_370 = mul i35 %sext_ln1118_148, i35 %input_val_2_V_cast12"   --->   Operation 933 'mul' 'mul_ln1118_370' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i14 %weights_0_2_5_load"   --->   Operation 934 'sext' 'sext_ln1118_149' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 935 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_414)   --->   "%mul_ln1118_371 = mul i35 %sext_ln1118_149, i35 %input_val_3_V_cast13"   --->   Operation 935 'mul' 'mul_ln1118_371' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 936 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_422)   --->   "%mul_ln1118_378 = mul i37 %sext_ln1118_157, i37 %sext_ln703"   --->   Operation 936 'mul' 'mul_ln1118_378' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 937 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_379 = mul i37 %sext_ln1118_158, i37 %input_val_2_V_cast"   --->   Operation 937 'mul' 'mul_ln1118_379' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i16 %weights_0_2_6_load"   --->   Operation 938 'sext' 'sext_ln1118_159' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 939 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_423)   --->   "%mul_ln1118_380 = mul i37 %sext_ln1118_159, i37 %input_val_3_V_cast2"   --->   Operation 939 'mul' 'mul_ln1118_380' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 940 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_431)   --->   "%mul_ln1118_386 = mul i36 %sext_ln1118_166, i36 %input_val_1_V_cast7"   --->   Operation 940 'mul' 'mul_ln1118_386' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 941 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_387 = mul i36 %sext_ln1118_167, i36 %input_val_2_V_cast1"   --->   Operation 941 'mul' 'mul_ln1118_387' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i16 %weights_0_2_7_load"   --->   Operation 942 'sext' 'sext_ln1118_168' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 943 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_432)   --->   "%mul_ln1118_388 = mul i37 %sext_ln1118_168, i37 %input_val_3_V_cast2"   --->   Operation 943 'mul' 'mul_ln1118_388' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 944 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_440)   --->   "%mul_ln1118_395 = mul i35 %sext_ln1118_175, i35 %input_val_1_V_cast11"   --->   Operation 944 'mul' 'mul_ln1118_395' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 945 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_396 = mul i35 %sext_ln1118_176, i35 %input_val_2_V_cast12"   --->   Operation 945 'mul' 'mul_ln1118_396' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1118_177 = sext i14 %weights_0_2_8_load"   --->   Operation 946 'sext' 'sext_ln1118_177' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 947 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_441)   --->   "%mul_ln1118_397 = mul i35 %sext_ln1118_177, i35 %input_val_3_V_cast13"   --->   Operation 947 'mul' 'mul_ln1118_397' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 948 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_449)   --->   "%mul_ln1118_404 = mul i37 %sext_ln1118_185, i37 %sext_ln703"   --->   Operation 948 'mul' 'mul_ln1118_404' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 949 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_405 = mul i37 %sext_ln1118_186, i37 %input_val_2_V_cast"   --->   Operation 949 'mul' 'mul_ln1118_405' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln1118_187 = sext i16 %weights_0_2_9_load"   --->   Operation 950 'sext' 'sext_ln1118_187' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 951 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_450)   --->   "%mul_ln1118_406 = mul i37 %sext_ln1118_187, i37 %input_val_3_V_cast2"   --->   Operation 951 'mul' 'mul_ln1118_406' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 952 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_458)   --->   "%mul_ln1118_412 = mul i35 %sext_ln1118_194, i35 %input_val_1_V_cast11"   --->   Operation 952 'mul' 'mul_ln1118_412' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 953 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_413 = mul i35 %sext_ln1118_195, i35 %input_val_2_V_cast12"   --->   Operation 953 'mul' 'mul_ln1118_413' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1118_196 = sext i14 %weights_0_2_10_load"   --->   Operation 954 'sext' 'sext_ln1118_196' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 955 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_459)   --->   "%mul_ln1118_414 = mul i35 %sext_ln1118_196, i35 %input_val_3_V_cast13"   --->   Operation 955 'mul' 'mul_ln1118_414' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 956 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_467)   --->   "%mul_ln1118_421 = mul i35 %sext_ln1118_204, i35 %input_val_1_V_cast11"   --->   Operation 956 'mul' 'mul_ln1118_421' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 957 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_422 = mul i35 %sext_ln1118_205, i35 %input_val_2_V_cast12"   --->   Operation 957 'mul' 'mul_ln1118_422' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1118_206 = sext i14 %weights_0_2_11_load"   --->   Operation 958 'sext' 'sext_ln1118_206' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 959 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_468)   --->   "%mul_ln1118_423 = mul i35 %sext_ln1118_206, i35 %input_val_3_V_cast13"   --->   Operation 959 'mul' 'mul_ln1118_423' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 960 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_476)   --->   "%mul_ln1118_430 = mul i37 %sext_ln1118_214, i37 %sext_ln703"   --->   Operation 960 'mul' 'mul_ln1118_430' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 961 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_431 = mul i37 %sext_ln1118_215, i37 %input_val_2_V_cast"   --->   Operation 961 'mul' 'mul_ln1118_431' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1118_216 = sext i16 %weights_0_2_12_load"   --->   Operation 962 'sext' 'sext_ln1118_216' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 963 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_477)   --->   "%mul_ln1118_432 = mul i37 %sext_ln1118_216, i37 %input_val_3_V_cast2"   --->   Operation 963 'mul' 'mul_ln1118_432' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 964 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_485)   --->   "%mul_ln1118_438 = mul i37 %sext_ln1118_223, i37 %sext_ln703"   --->   Operation 964 'mul' 'mul_ln1118_438' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 965 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_439 = mul i37 %sext_ln1118_224, i37 %input_val_2_V_cast"   --->   Operation 965 'mul' 'mul_ln1118_439' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1118_225 = sext i16 %weights_0_2_13_load"   --->   Operation 966 'sext' 'sext_ln1118_225' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 967 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_486)   --->   "%mul_ln1118_440 = mul i37 %sext_ln1118_225, i37 %input_val_3_V_cast2"   --->   Operation 967 'mul' 'mul_ln1118_440' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 968 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_494)   --->   "%mul_ln1118_446 = mul i35 %sext_ln1118_232, i35 %input_val_1_V_cast11"   --->   Operation 968 'mul' 'mul_ln1118_446' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 969 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_447 = mul i35 %sext_ln1118_233, i35 %input_val_2_V_cast12"   --->   Operation 969 'mul' 'mul_ln1118_447' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1118_234 = sext i14 %weights_0_2_14_load"   --->   Operation 970 'sext' 'sext_ln1118_234' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 971 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_495)   --->   "%mul_ln1118_448 = mul i35 %sext_ln1118_234, i35 %input_val_3_V_cast13"   --->   Operation 971 'mul' 'mul_ln1118_448' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 972 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_503)   --->   "%mul_ln1118_455 = mul i36 %sext_ln1118_242, i36 %input_val_1_V_cast7"   --->   Operation 972 'mul' 'mul_ln1118_455' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 973 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_456 = mul i37 %sext_ln1118_243, i37 %input_val_2_V_cast"   --->   Operation 973 'mul' 'mul_ln1118_456' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1118_244 = sext i15 %weights_0_2_15_load"   --->   Operation 974 'sext' 'sext_ln1118_244' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 975 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_504)   --->   "%mul_ln1118_457 = mul i36 %sext_ln1118_244, i36 %input_val_3_V_cast"   --->   Operation 975 'mul' 'mul_ln1118_457' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 976 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_512)   --->   "%mul_ln1118_463 = mul i36 %sext_ln1118_251, i36 %input_val_1_V_cast7"   --->   Operation 976 'mul' 'mul_ln1118_463' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 977 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_464 = mul i36 %sext_ln1118_252, i36 %input_val_2_V_cast1"   --->   Operation 977 'mul' 'mul_ln1118_464' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1118_253 = sext i15 %weights_0_2_16_load"   --->   Operation 978 'sext' 'sext_ln1118_253' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 979 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_513)   --->   "%mul_ln1118_465 = mul i36 %sext_ln1118_253, i36 %input_val_3_V_cast"   --->   Operation 979 'mul' 'mul_ln1118_465' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 980 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_521)   --->   "%mul_ln1118_472 = mul i36 %sext_ln1118_260, i36 %input_val_1_V_cast7"   --->   Operation 980 'mul' 'mul_ln1118_472' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 981 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_473 = mul i37 %sext_ln1118_261, i37 %input_val_2_V_cast"   --->   Operation 981 'mul' 'mul_ln1118_473' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1118_262 = sext i15 %weights_0_2_17_load"   --->   Operation 982 'sext' 'sext_ln1118_262' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 983 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_522)   --->   "%mul_ln1118_474 = mul i36 %sext_ln1118_262, i36 %input_val_3_V_cast"   --->   Operation 983 'mul' 'mul_ln1118_474' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 984 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_530)   --->   "%mul_ln1118_480 = mul i35 %sext_ln1118_269, i35 %input_val_1_V_cast11"   --->   Operation 984 'mul' 'mul_ln1118_480' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 985 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_481 = mul i35 %sext_ln1118_270, i35 %input_val_2_V_cast12"   --->   Operation 985 'mul' 'mul_ln1118_481' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1118_271 = sext i14 %weights_0_2_18_load"   --->   Operation 986 'sext' 'sext_ln1118_271' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 987 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_531)   --->   "%mul_ln1118_482 = mul i35 %sext_ln1118_271, i35 %input_val_3_V_cast13"   --->   Operation 987 'mul' 'mul_ln1118_482' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 988 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_489 = mul i37 %sext_ln1118_279, i37 %sext_ln703"   --->   Operation 988 'mul' 'mul_ln1118_489' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 989 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_539)   --->   "%mul_ln1118_490 = mul i36 %sext_ln1118_280, i36 %input_val_2_V_cast1"   --->   Operation 989 'mul' 'mul_ln1118_490' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1118_281 = sext i15 %weights_0_2_19_load"   --->   Operation 990 'sext' 'sext_ln1118_281' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 991 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_540)   --->   "%mul_ln1118_491 = mul i36 %sext_ln1118_281, i36 %input_val_3_V_cast"   --->   Operation 991 'mul' 'mul_ln1118_491' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 992 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_548)   --->   "%mul_ln1118_498 = mul i36 %sext_ln1118_288, i36 %input_val_1_V_cast7"   --->   Operation 992 'mul' 'mul_ln1118_498' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 993 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_499 = mul i36 %sext_ln1118_289, i36 %input_val_2_V_cast1"   --->   Operation 993 'mul' 'mul_ln1118_499' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln1118_290 = sext i15 %weights_0_2_20_load"   --->   Operation 994 'sext' 'sext_ln1118_290' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 995 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_549)   --->   "%mul_ln1118_500 = mul i36 %sext_ln1118_290, i36 %input_val_3_V_cast"   --->   Operation 995 'mul' 'mul_ln1118_500' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 996 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_557)   --->   "%mul_ln1118_507 = mul i35 %sext_ln1118_297, i35 %input_val_1_V_cast11"   --->   Operation 996 'mul' 'mul_ln1118_507' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 997 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_508 = mul i35 %sext_ln1118_298, i35 %input_val_2_V_cast12"   --->   Operation 997 'mul' 'mul_ln1118_508' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln1118_299 = sext i14 %weights_0_2_21_load"   --->   Operation 998 'sext' 'sext_ln1118_299' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 999 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_558)   --->   "%mul_ln1118_509 = mul i35 %sext_ln1118_299, i35 %input_val_3_V_cast13"   --->   Operation 999 'mul' 'mul_ln1118_509' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1000 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_566)   --->   "%mul_ln1118_516 = mul i37 %sext_ln1118_307, i37 %sext_ln703"   --->   Operation 1000 'mul' 'mul_ln1118_516' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1001 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_517 = mul i37 %sext_ln1118_308, i37 %input_val_2_V_cast"   --->   Operation 1001 'mul' 'mul_ln1118_517' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1118_309 = sext i16 %weights_0_2_22_load"   --->   Operation 1002 'sext' 'sext_ln1118_309' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1003 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_567)   --->   "%mul_ln1118_518 = mul i37 %sext_ln1118_309, i37 %input_val_3_V_cast2"   --->   Operation 1003 'mul' 'mul_ln1118_518' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1004 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_575)   --->   "%mul_ln1118_524 = mul i37 %sext_ln1118_315, i37 %sext_ln703"   --->   Operation 1004 'mul' 'mul_ln1118_524' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1005 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_525 = mul i37 %sext_ln1118_316, i37 %input_val_2_V_cast"   --->   Operation 1005 'mul' 'mul_ln1118_525' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1118_317 = sext i16 %weights_0_2_23_load"   --->   Operation 1006 'sext' 'sext_ln1118_317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1007 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_576)   --->   "%mul_ln1118_526 = mul i37 %sext_ln1118_317, i37 %input_val_3_V_cast2"   --->   Operation 1007 'mul' 'mul_ln1118_526' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1008 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_584)   --->   "%mul_ln1118_531 = mul i37 %sext_ln1118_324, i37 %sext_ln703"   --->   Operation 1008 'mul' 'mul_ln1118_531' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1009 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_532 = mul i37 %sext_ln1118_325, i37 %input_val_2_V_cast"   --->   Operation 1009 'mul' 'mul_ln1118_532' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1118_326 = sext i15 %weights_0_2_24_load"   --->   Operation 1010 'sext' 'sext_ln1118_326' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1011 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_585)   --->   "%mul_ln1118_533 = mul i36 %sext_ln1118_326, i36 %input_val_3_V_cast"   --->   Operation 1011 'mul' 'mul_ln1118_533' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1012 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_593)   --->   "%mul_ln1118_538 = mul i36 %sext_ln1118_332, i36 %input_val_1_V_cast7"   --->   Operation 1012 'mul' 'mul_ln1118_538' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1013 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_539 = mul i37 %sext_ln1118_333, i37 %input_val_2_V_cast"   --->   Operation 1013 'mul' 'mul_ln1118_539' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1118_334 = sext i16 %weights_0_2_25_load"   --->   Operation 1014 'sext' 'sext_ln1118_334' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1015 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_594)   --->   "%mul_ln1118_540 = mul i37 %sext_ln1118_334, i37 %input_val_3_V_cast2"   --->   Operation 1015 'mul' 'mul_ln1118_540' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1016 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_602)   --->   "%mul_ln1118_547 = mul i37 %sext_ln1118_341, i37 %sext_ln703"   --->   Operation 1016 'mul' 'mul_ln1118_547' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1017 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_548 = mul i37 %sext_ln1118_342, i37 %input_val_2_V_cast"   --->   Operation 1017 'mul' 'mul_ln1118_548' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1118_343 = sext i15 %weights_0_2_26_load"   --->   Operation 1018 'sext' 'sext_ln1118_343' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1019 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_603)   --->   "%mul_ln1118_549 = mul i36 %sext_ln1118_343, i36 %input_val_3_V_cast"   --->   Operation 1019 'mul' 'mul_ln1118_549' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1020 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_611)   --->   "%mul_ln1118_554 = mul i36 %sext_ln1118_350, i36 %input_val_1_V_cast7"   --->   Operation 1020 'mul' 'mul_ln1118_554' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1021 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_555 = mul i37 %sext_ln1118_351, i37 %input_val_2_V_cast"   --->   Operation 1021 'mul' 'mul_ln1118_555' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1118_352 = sext i15 %weights_0_2_27_load"   --->   Operation 1022 'sext' 'sext_ln1118_352' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1023 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_612)   --->   "%mul_ln1118_556 = mul i36 %sext_ln1118_352, i36 %input_val_3_V_cast"   --->   Operation 1023 'mul' 'mul_ln1118_556' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1024 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_620)   --->   "%mul_ln1118_563 = mul i35 %sext_ln1118_359, i35 %input_val_1_V_cast11"   --->   Operation 1024 'mul' 'mul_ln1118_563' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1025 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_564 = mul i35 %sext_ln1118_360, i35 %input_val_2_V_cast12"   --->   Operation 1025 'mul' 'mul_ln1118_564' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1118_361 = sext i14 %weights_0_2_28_load"   --->   Operation 1026 'sext' 'sext_ln1118_361' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1027 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_621)   --->   "%mul_ln1118_565 = mul i35 %sext_ln1118_361, i35 %input_val_3_V_cast13"   --->   Operation 1027 'mul' 'mul_ln1118_565' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1028 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_629)   --->   "%mul_ln1118_572 = mul i35 %sext_ln1118_369, i35 %input_val_1_V_cast11"   --->   Operation 1028 'mul' 'mul_ln1118_572' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1029 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_573 = mul i35 %sext_ln1118_370, i35 %input_val_2_V_cast12"   --->   Operation 1029 'mul' 'mul_ln1118_573' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1118_371 = sext i14 %weights_0_2_29_load"   --->   Operation 1030 'sext' 'sext_ln1118_371' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1031 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_630)   --->   "%mul_ln1118_574 = mul i35 %sext_ln1118_371, i35 %input_val_3_V_cast13"   --->   Operation 1031 'mul' 'mul_ln1118_574' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1032 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_638)   --->   "%mul_ln1118_581 = mul i35 %sext_ln1118_379, i35 %input_val_1_V_cast11"   --->   Operation 1032 'mul' 'mul_ln1118_581' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1033 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_582 = mul i35 %sext_ln1118_380, i35 %input_val_2_V_cast12"   --->   Operation 1033 'mul' 'mul_ln1118_582' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1118_381 = sext i14 %weights_0_2_30_load"   --->   Operation 1034 'sext' 'sext_ln1118_381' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1035 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_639)   --->   "%mul_ln1118_583 = mul i35 %sext_ln1118_381, i35 %input_val_3_V_cast13"   --->   Operation 1035 'mul' 'mul_ln1118_583' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1036 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_647)   --->   "%mul_ln1118_590 = mul i35 %sext_ln1118_389, i35 %input_val_1_V_cast11"   --->   Operation 1036 'mul' 'mul_ln1118_590' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1037 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_591 = mul i35 %sext_ln1118_390, i35 %input_val_2_V_cast12"   --->   Operation 1037 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln1118_391 = sext i14 %weights_0_2_31_load"   --->   Operation 1038 'sext' 'sext_ln1118_391' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1039 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_648)   --->   "%mul_ln1118_592 = mul i35 %sext_ln1118_391, i35 %input_val_3_V_cast13"   --->   Operation 1039 'mul' 'mul_ln1118_592' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 1040 [1/1] (0.88ns)   --->   "%add_ln42 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:42]   --->   Operation 1040 'add' 'add_ln42' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1041 [1/2] (1.35ns)   --->   "%input_val_7_V = load i15 %max_pooling_output_V_addr_6" [../src/hls/cnn.cpp:50]   --->   Operation 1041 'load' 'input_val_7_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_10 : Operation 1042 [1/2] (1.35ns)   --->   "%input_val_8_V = load i15 %max_pooling_output_V_addr_7" [../src/hls/cnn.cpp:51]   --->   Operation 1042 'load' 'input_val_8_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_10 : Operation 1043 [1/1] (0.00ns)   --->   "%input_val_4_V_cast14 = sext i21 %input_val_4_V" [../src/hls/cnn.cpp:47]   --->   Operation 1043 'sext' 'input_val_4_V_cast14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1044 [1/1] (0.00ns)   --->   "%input_val_4_V_cast6 = sext i21 %input_val_4_V" [../src/hls/cnn.cpp:47]   --->   Operation 1044 'sext' 'input_val_4_V_cast6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1045 [1/1] (0.00ns)   --->   "%input_val_4_V_cast = sext i21 %input_val_4_V" [../src/hls/cnn.cpp:47]   --->   Operation 1045 'sext' 'input_val_4_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1046 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i37 %sext_ln1118, i37 %sext_ln703"   --->   Operation 1046 'mul' 'mul_ln1118' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1047 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_329 = mul i37 %sext_ln1118_103, i37 %input_val_2_V_cast"   --->   Operation 1047 'mul' 'mul_ln1118_329' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1048 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i37 %mul_ln1118_329, i37 %mul_ln1118"   --->   Operation 1048 'add' 'add_ln1192' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1049 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_369)   --->   "%mul_ln1118_330 = mul i36 %sext_ln1118_104, i36 %input_val_3_V_cast"   --->   Operation 1049 'mul' 'mul_ln1118_330' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i15 %weights_1_0_0_load"   --->   Operation 1050 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1051 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_370)   --->   "%mul_ln1118_331 = mul i36 %sext_ln1118_105, i36 %input_val_4_V_cast"   --->   Operation 1051 'mul' 'mul_ln1118_331' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1052 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_336 = mul i37 %sext_ln1118_111, i37 %sext_ln703"   --->   Operation 1052 'mul' 'mul_ln1118_336' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1053 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_377)   --->   "%mul_ln1118_337 = mul i36 %sext_ln1118_112, i36 %input_val_2_V_cast1"   --->   Operation 1053 'mul' 'mul_ln1118_337' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1054 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_377)   --->   "%sext_ln1192_203 = sext i36 %mul_ln1118_337"   --->   Operation 1054 'sext' 'sext_ln1192_203' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1055 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_377 = add i37 %sext_ln1192_203, i37 %mul_ln1118_336"   --->   Operation 1055 'add' 'add_ln1192_377' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1056 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_378)   --->   "%mul_ln1118_338 = mul i37 %sext_ln1118_113, i37 %input_val_3_V_cast2"   --->   Operation 1056 'mul' 'mul_ln1118_338' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i15 %weights_1_0_1_load"   --->   Operation 1057 'sext' 'sext_ln1118_114' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1058 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_379)   --->   "%mul_ln1118_339 = mul i36 %sext_ln1118_114, i36 %input_val_4_V_cast"   --->   Operation 1058 'mul' 'mul_ln1118_339' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1059 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_386)   --->   "%mul_ln703_38 = mul i37 %sext_ln703_168, i37 %sext_ln703"   --->   Operation 1059 'mul' 'mul_ln703_38' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1060 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_345 = mul i37 %sext_ln1118_120, i37 %input_val_2_V_cast"   --->   Operation 1060 'mul' 'mul_ln1118_345' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1061 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_386 = add i37 %mul_ln1118_345, i37 %mul_ln703_38"   --->   Operation 1061 'add' 'add_ln1192_386' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1062 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_387)   --->   "%mul_ln1118_346 = mul i37 %sext_ln1118_121, i37 %input_val_3_V_cast2"   --->   Operation 1062 'mul' 'mul_ln1118_346' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i16 %weights_1_0_2_load"   --->   Operation 1063 'sext' 'sext_ln1118_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1064 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_388)   --->   "%mul_ln1118_347 = mul i37 %sext_ln1118_122, i37 %input_val_4_V_cast6"   --->   Operation 1064 'mul' 'mul_ln1118_347' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1065 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_395)   --->   "%mul_ln1118_352 = mul i36 %sext_ln1118_128, i36 %input_val_1_V_cast7"   --->   Operation 1065 'mul' 'mul_ln1118_352' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1066 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_353 = mul i36 %sext_ln1118_129, i36 %input_val_2_V_cast1"   --->   Operation 1066 'mul' 'mul_ln1118_353' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1067 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_395)   --->   "%sext_ln703_169 = sext i36 %mul_ln1118_352"   --->   Operation 1067 'sext' 'sext_ln703_169' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1192_205 = sext i36 %mul_ln1118_353"   --->   Operation 1068 'sext' 'sext_ln1192_205' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1069 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_395 = add i37 %sext_ln1192_205, i37 %sext_ln703_169"   --->   Operation 1069 'add' 'add_ln1192_395' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1070 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_396)   --->   "%mul_ln1118_354 = mul i36 %sext_ln1118_130, i36 %input_val_3_V_cast"   --->   Operation 1070 'mul' 'mul_ln1118_354' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i15 %weights_1_0_3_load"   --->   Operation 1071 'sext' 'sext_ln1118_131' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1072 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_397)   --->   "%mul_ln1118_355 = mul i36 %sext_ln1118_131, i36 %input_val_4_V_cast"   --->   Operation 1072 'mul' 'mul_ln1118_355' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1073 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_404)   --->   "%mul_ln1118_360 = mul i35 %sext_ln1118_137, i35 %input_val_1_V_cast11"   --->   Operation 1073 'mul' 'mul_ln1118_360' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1074 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_361 = mul i35 %sext_ln1118_138, i35 %input_val_2_V_cast12"   --->   Operation 1074 'mul' 'mul_ln1118_361' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1075 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_404)   --->   "%sext_ln703_170 = sext i35 %mul_ln1118_360"   --->   Operation 1075 'sext' 'sext_ln703_170' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1192_211 = sext i35 %mul_ln1118_361"   --->   Operation 1076 'sext' 'sext_ln1192_211' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1077 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_404 = add i36 %sext_ln1192_211, i36 %sext_ln703_170"   --->   Operation 1077 'add' 'add_ln1192_404' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1078 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_405)   --->   "%mul_ln1118_362 = mul i35 %sext_ln1118_139, i35 %input_val_3_V_cast13"   --->   Operation 1078 'mul' 'mul_ln1118_362' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i14 %weights_1_0_4_load"   --->   Operation 1079 'sext' 'sext_ln1118_141' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1080 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_406)   --->   "%mul_ln1118_363 = mul i35 %sext_ln1118_141, i35 %input_val_4_V_cast14"   --->   Operation 1080 'mul' 'mul_ln1118_363' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1081 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_413)   --->   "%mul_ln1118_369 = mul i35 %sext_ln1118_147, i35 %input_val_1_V_cast11"   --->   Operation 1081 'mul' 'mul_ln1118_369' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1082 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_370 = mul i35 %sext_ln1118_148, i35 %input_val_2_V_cast12"   --->   Operation 1082 'mul' 'mul_ln1118_370' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1083 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_413)   --->   "%sext_ln703_172 = sext i35 %mul_ln1118_369"   --->   Operation 1083 'sext' 'sext_ln703_172' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln1192_218 = sext i35 %mul_ln1118_370"   --->   Operation 1084 'sext' 'sext_ln1192_218' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1085 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_413 = add i36 %sext_ln1192_218, i36 %sext_ln703_172"   --->   Operation 1085 'add' 'add_ln1192_413' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1086 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_414)   --->   "%mul_ln1118_371 = mul i35 %sext_ln1118_149, i35 %input_val_3_V_cast13"   --->   Operation 1086 'mul' 'mul_ln1118_371' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i14 %weights_1_0_5_load"   --->   Operation 1087 'sext' 'sext_ln1118_151' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1088 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_415)   --->   "%mul_ln1118_372 = mul i35 %sext_ln1118_151, i35 %input_val_4_V_cast14"   --->   Operation 1088 'mul' 'mul_ln1118_372' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1089 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_422)   --->   "%mul_ln1118_378 = mul i37 %sext_ln1118_157, i37 %sext_ln703"   --->   Operation 1089 'mul' 'mul_ln1118_378' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1090 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_379 = mul i37 %sext_ln1118_158, i37 %input_val_2_V_cast"   --->   Operation 1090 'mul' 'mul_ln1118_379' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1091 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_422 = add i37 %mul_ln1118_379, i37 %mul_ln1118_378"   --->   Operation 1091 'add' 'add_ln1192_422' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1092 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_423)   --->   "%mul_ln1118_380 = mul i37 %sext_ln1118_159, i37 %input_val_3_V_cast2"   --->   Operation 1092 'mul' 'mul_ln1118_380' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln1118_160 = sext i16 %weights_1_0_6_load"   --->   Operation 1093 'sext' 'sext_ln1118_160' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1094 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_424)   --->   "%mul_ln1118_381 = mul i37 %sext_ln1118_160, i37 %input_val_4_V_cast6"   --->   Operation 1094 'mul' 'mul_ln1118_381' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1095 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_431)   --->   "%mul_ln1118_386 = mul i36 %sext_ln1118_166, i36 %input_val_1_V_cast7"   --->   Operation 1095 'mul' 'mul_ln1118_386' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1096 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_387 = mul i36 %sext_ln1118_167, i36 %input_val_2_V_cast1"   --->   Operation 1096 'mul' 'mul_ln1118_387' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1097 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_431)   --->   "%sext_ln703_174 = sext i36 %mul_ln1118_386"   --->   Operation 1097 'sext' 'sext_ln703_174' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1192_226 = sext i36 %mul_ln1118_387"   --->   Operation 1098 'sext' 'sext_ln1192_226' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1099 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_431 = add i37 %sext_ln1192_226, i37 %sext_ln703_174"   --->   Operation 1099 'add' 'add_ln1192_431' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1100 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_432)   --->   "%mul_ln1118_388 = mul i37 %sext_ln1118_168, i37 %input_val_3_V_cast2"   --->   Operation 1100 'mul' 'mul_ln1118_388' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i15 %weights_1_0_7_load"   --->   Operation 1101 'sext' 'sext_ln1118_169' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1102 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_433)   --->   "%mul_ln1118_389 = mul i36 %sext_ln1118_169, i36 %input_val_4_V_cast"   --->   Operation 1102 'mul' 'mul_ln1118_389' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1103 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_440)   --->   "%mul_ln1118_395 = mul i35 %sext_ln1118_175, i35 %input_val_1_V_cast11"   --->   Operation 1103 'mul' 'mul_ln1118_395' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_396 = mul i35 %sext_ln1118_176, i35 %input_val_2_V_cast12"   --->   Operation 1104 'mul' 'mul_ln1118_396' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1105 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_440)   --->   "%sext_ln703_176 = sext i35 %mul_ln1118_395"   --->   Operation 1105 'sext' 'sext_ln703_176' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1192_231 = sext i35 %mul_ln1118_396"   --->   Operation 1106 'sext' 'sext_ln1192_231' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1107 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_440 = add i36 %sext_ln1192_231, i36 %sext_ln703_176"   --->   Operation 1107 'add' 'add_ln1192_440' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1108 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_441)   --->   "%mul_ln1118_397 = mul i35 %sext_ln1118_177, i35 %input_val_3_V_cast13"   --->   Operation 1108 'mul' 'mul_ln1118_397' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1118_179 = sext i14 %weights_1_0_8_load"   --->   Operation 1109 'sext' 'sext_ln1118_179' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1110 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_442)   --->   "%mul_ln1118_398 = mul i35 %sext_ln1118_179, i35 %input_val_4_V_cast14"   --->   Operation 1110 'mul' 'mul_ln1118_398' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1111 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_449)   --->   "%mul_ln1118_404 = mul i37 %sext_ln1118_185, i37 %sext_ln703"   --->   Operation 1111 'mul' 'mul_ln1118_404' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1112 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_405 = mul i37 %sext_ln1118_186, i37 %input_val_2_V_cast"   --->   Operation 1112 'mul' 'mul_ln1118_405' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1113 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_449 = add i37 %mul_ln1118_405, i37 %mul_ln1118_404"   --->   Operation 1113 'add' 'add_ln1192_449' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1114 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_450)   --->   "%mul_ln1118_406 = mul i37 %sext_ln1118_187, i37 %input_val_3_V_cast2"   --->   Operation 1114 'mul' 'mul_ln1118_406' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln1118_188 = sext i16 %weights_1_0_9_load"   --->   Operation 1115 'sext' 'sext_ln1118_188' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1116 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_451)   --->   "%mul_ln1118_407 = mul i37 %sext_ln1118_188, i37 %input_val_4_V_cast6"   --->   Operation 1116 'mul' 'mul_ln1118_407' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1117 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_458)   --->   "%mul_ln1118_412 = mul i35 %sext_ln1118_194, i35 %input_val_1_V_cast11"   --->   Operation 1117 'mul' 'mul_ln1118_412' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1118 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_413 = mul i35 %sext_ln1118_195, i35 %input_val_2_V_cast12"   --->   Operation 1118 'mul' 'mul_ln1118_413' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1119 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_458)   --->   "%sext_ln703_178 = sext i35 %mul_ln1118_412"   --->   Operation 1119 'sext' 'sext_ln703_178' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln1192_242 = sext i35 %mul_ln1118_413"   --->   Operation 1120 'sext' 'sext_ln1192_242' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1121 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_458 = add i36 %sext_ln1192_242, i36 %sext_ln703_178"   --->   Operation 1121 'add' 'add_ln1192_458' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1122 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_459)   --->   "%mul_ln1118_414 = mul i35 %sext_ln1118_196, i35 %input_val_3_V_cast13"   --->   Operation 1122 'mul' 'mul_ln1118_414' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1118_198 = sext i14 %weights_1_0_10_load"   --->   Operation 1123 'sext' 'sext_ln1118_198' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1124 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_460)   --->   "%mul_ln1118_415 = mul i35 %sext_ln1118_198, i35 %input_val_4_V_cast14"   --->   Operation 1124 'mul' 'mul_ln1118_415' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1125 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_467)   --->   "%mul_ln1118_421 = mul i35 %sext_ln1118_204, i35 %input_val_1_V_cast11"   --->   Operation 1125 'mul' 'mul_ln1118_421' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1126 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_422 = mul i35 %sext_ln1118_205, i35 %input_val_2_V_cast12"   --->   Operation 1126 'mul' 'mul_ln1118_422' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1127 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_467)   --->   "%sext_ln703_180 = sext i35 %mul_ln1118_421"   --->   Operation 1127 'sext' 'sext_ln703_180' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1192_249 = sext i35 %mul_ln1118_422"   --->   Operation 1128 'sext' 'sext_ln1192_249' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1129 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_467 = add i36 %sext_ln1192_249, i36 %sext_ln703_180"   --->   Operation 1129 'add' 'add_ln1192_467' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1130 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_468)   --->   "%mul_ln1118_423 = mul i35 %sext_ln1118_206, i35 %input_val_3_V_cast13"   --->   Operation 1130 'mul' 'mul_ln1118_423' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1118_208 = sext i14 %weights_1_0_11_load"   --->   Operation 1131 'sext' 'sext_ln1118_208' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1132 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_469)   --->   "%mul_ln1118_424 = mul i35 %sext_ln1118_208, i35 %input_val_4_V_cast14"   --->   Operation 1132 'mul' 'mul_ln1118_424' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1133 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_476)   --->   "%mul_ln1118_430 = mul i37 %sext_ln1118_214, i37 %sext_ln703"   --->   Operation 1133 'mul' 'mul_ln1118_430' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_431 = mul i37 %sext_ln1118_215, i37 %input_val_2_V_cast"   --->   Operation 1134 'mul' 'mul_ln1118_431' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1135 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_476 = add i37 %mul_ln1118_431, i37 %mul_ln1118_430"   --->   Operation 1135 'add' 'add_ln1192_476' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1136 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_477)   --->   "%mul_ln1118_432 = mul i37 %sext_ln1118_216, i37 %input_val_3_V_cast2"   --->   Operation 1136 'mul' 'mul_ln1118_432' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1118_217 = sext i16 %weights_1_0_12_load"   --->   Operation 1137 'sext' 'sext_ln1118_217' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1138 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_478)   --->   "%mul_ln1118_433 = mul i37 %sext_ln1118_217, i37 %input_val_4_V_cast6"   --->   Operation 1138 'mul' 'mul_ln1118_433' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1139 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_485)   --->   "%mul_ln1118_438 = mul i37 %sext_ln1118_223, i37 %sext_ln703"   --->   Operation 1139 'mul' 'mul_ln1118_438' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1140 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_439 = mul i37 %sext_ln1118_224, i37 %input_val_2_V_cast"   --->   Operation 1140 'mul' 'mul_ln1118_439' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1141 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_485 = add i37 %mul_ln1118_439, i37 %mul_ln1118_438"   --->   Operation 1141 'add' 'add_ln1192_485' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1142 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_486)   --->   "%mul_ln1118_440 = mul i37 %sext_ln1118_225, i37 %input_val_3_V_cast2"   --->   Operation 1142 'mul' 'mul_ln1118_440' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1118_226 = sext i16 %weights_1_0_13_load"   --->   Operation 1143 'sext' 'sext_ln1118_226' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1144 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_487)   --->   "%mul_ln1118_441 = mul i37 %sext_ln1118_226, i37 %input_val_4_V_cast6"   --->   Operation 1144 'mul' 'mul_ln1118_441' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1145 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_494)   --->   "%mul_ln1118_446 = mul i35 %sext_ln1118_232, i35 %input_val_1_V_cast11"   --->   Operation 1145 'mul' 'mul_ln1118_446' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1146 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_447 = mul i35 %sext_ln1118_233, i35 %input_val_2_V_cast12"   --->   Operation 1146 'mul' 'mul_ln1118_447' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1147 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_494)   --->   "%sext_ln703_182 = sext i35 %mul_ln1118_446"   --->   Operation 1147 'sext' 'sext_ln703_182' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1192_256 = sext i35 %mul_ln1118_447"   --->   Operation 1148 'sext' 'sext_ln1192_256' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1149 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_494 = add i36 %sext_ln1192_256, i36 %sext_ln703_182"   --->   Operation 1149 'add' 'add_ln1192_494' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1150 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_495)   --->   "%mul_ln1118_448 = mul i35 %sext_ln1118_234, i35 %input_val_3_V_cast13"   --->   Operation 1150 'mul' 'mul_ln1118_448' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1118_236 = sext i14 %weights_1_0_14_load"   --->   Operation 1151 'sext' 'sext_ln1118_236' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1152 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_496)   --->   "%mul_ln1118_449 = mul i35 %sext_ln1118_236, i35 %input_val_4_V_cast14"   --->   Operation 1152 'mul' 'mul_ln1118_449' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1153 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_503)   --->   "%mul_ln1118_455 = mul i36 %sext_ln1118_242, i36 %input_val_1_V_cast7"   --->   Operation 1153 'mul' 'mul_ln1118_455' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1154 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_456 = mul i37 %sext_ln1118_243, i37 %input_val_2_V_cast"   --->   Operation 1154 'mul' 'mul_ln1118_456' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1155 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_503)   --->   "%sext_ln703_184 = sext i36 %mul_ln1118_455"   --->   Operation 1155 'sext' 'sext_ln703_184' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1156 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_503 = add i37 %mul_ln1118_456, i37 %sext_ln703_184"   --->   Operation 1156 'add' 'add_ln1192_503' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1157 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_504)   --->   "%mul_ln1118_457 = mul i36 %sext_ln1118_244, i36 %input_val_3_V_cast"   --->   Operation 1157 'mul' 'mul_ln1118_457' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1118_245 = sext i15 %weights_1_0_15_load"   --->   Operation 1158 'sext' 'sext_ln1118_245' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1159 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_505)   --->   "%mul_ln1118_458 = mul i36 %sext_ln1118_245, i36 %input_val_4_V_cast"   --->   Operation 1159 'mul' 'mul_ln1118_458' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1160 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_512)   --->   "%mul_ln1118_463 = mul i36 %sext_ln1118_251, i36 %input_val_1_V_cast7"   --->   Operation 1160 'mul' 'mul_ln1118_463' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1161 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_464 = mul i36 %sext_ln1118_252, i36 %input_val_2_V_cast1"   --->   Operation 1161 'mul' 'mul_ln1118_464' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1162 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_512)   --->   "%sext_ln703_185 = sext i36 %mul_ln1118_463"   --->   Operation 1162 'sext' 'sext_ln703_185' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1192_266 = sext i36 %mul_ln1118_464"   --->   Operation 1163 'sext' 'sext_ln1192_266' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1164 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_512 = add i37 %sext_ln1192_266, i37 %sext_ln703_185"   --->   Operation 1164 'add' 'add_ln1192_512' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1165 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_513)   --->   "%mul_ln1118_465 = mul i36 %sext_ln1118_253, i36 %input_val_3_V_cast"   --->   Operation 1165 'mul' 'mul_ln1118_465' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1118_254 = sext i15 %weights_1_0_16_load"   --->   Operation 1166 'sext' 'sext_ln1118_254' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1167 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_514)   --->   "%mul_ln1118_466 = mul i36 %sext_ln1118_254, i36 %input_val_4_V_cast"   --->   Operation 1167 'mul' 'mul_ln1118_466' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1168 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_521)   --->   "%mul_ln1118_472 = mul i36 %sext_ln1118_260, i36 %input_val_1_V_cast7"   --->   Operation 1168 'mul' 'mul_ln1118_472' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1169 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_473 = mul i37 %sext_ln1118_261, i37 %input_val_2_V_cast"   --->   Operation 1169 'mul' 'mul_ln1118_473' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1170 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_521)   --->   "%sext_ln703_187 = sext i36 %mul_ln1118_472"   --->   Operation 1170 'sext' 'sext_ln703_187' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1171 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_521 = add i37 %mul_ln1118_473, i37 %sext_ln703_187"   --->   Operation 1171 'add' 'add_ln1192_521' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1172 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_522)   --->   "%mul_ln1118_474 = mul i36 %sext_ln1118_262, i36 %input_val_3_V_cast"   --->   Operation 1172 'mul' 'mul_ln1118_474' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1118_263 = sext i15 %weights_1_0_17_load"   --->   Operation 1173 'sext' 'sext_ln1118_263' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1174 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_523)   --->   "%mul_ln1118_475 = mul i36 %sext_ln1118_263, i36 %input_val_4_V_cast"   --->   Operation 1174 'mul' 'mul_ln1118_475' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1175 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_530)   --->   "%mul_ln1118_480 = mul i35 %sext_ln1118_269, i35 %input_val_1_V_cast11"   --->   Operation 1175 'mul' 'mul_ln1118_480' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1176 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_481 = mul i35 %sext_ln1118_270, i35 %input_val_2_V_cast12"   --->   Operation 1176 'mul' 'mul_ln1118_481' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1177 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_530)   --->   "%sext_ln703_188 = sext i35 %mul_ln1118_480"   --->   Operation 1177 'sext' 'sext_ln703_188' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1192_277 = sext i35 %mul_ln1118_481"   --->   Operation 1178 'sext' 'sext_ln1192_277' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1179 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_530 = add i36 %sext_ln1192_277, i36 %sext_ln703_188"   --->   Operation 1179 'add' 'add_ln1192_530' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1180 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_531)   --->   "%mul_ln1118_482 = mul i35 %sext_ln1118_271, i35 %input_val_3_V_cast13"   --->   Operation 1180 'mul' 'mul_ln1118_482' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1118_273 = sext i14 %weights_1_0_18_load"   --->   Operation 1181 'sext' 'sext_ln1118_273' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1182 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_532)   --->   "%mul_ln1118_483 = mul i35 %sext_ln1118_273, i35 %input_val_4_V_cast14"   --->   Operation 1182 'mul' 'mul_ln1118_483' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_489 = mul i37 %sext_ln1118_279, i37 %sext_ln703"   --->   Operation 1183 'mul' 'mul_ln1118_489' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1184 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_539)   --->   "%mul_ln1118_490 = mul i36 %sext_ln1118_280, i36 %input_val_2_V_cast1"   --->   Operation 1184 'mul' 'mul_ln1118_490' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1185 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_539)   --->   "%sext_ln1192_284 = sext i36 %mul_ln1118_490"   --->   Operation 1185 'sext' 'sext_ln1192_284' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1186 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_539 = add i37 %sext_ln1192_284, i37 %mul_ln1118_489"   --->   Operation 1186 'add' 'add_ln1192_539' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1187 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_540)   --->   "%mul_ln1118_491 = mul i36 %sext_ln1118_281, i36 %input_val_3_V_cast"   --->   Operation 1187 'mul' 'mul_ln1118_491' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1118_282 = sext i16 %weights_1_0_19_load"   --->   Operation 1188 'sext' 'sext_ln1118_282' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1189 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_541)   --->   "%mul_ln1118_492 = mul i37 %sext_ln1118_282, i37 %input_val_4_V_cast6"   --->   Operation 1189 'mul' 'mul_ln1118_492' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1190 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_548)   --->   "%mul_ln1118_498 = mul i36 %sext_ln1118_288, i36 %input_val_1_V_cast7"   --->   Operation 1190 'mul' 'mul_ln1118_498' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1191 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_499 = mul i36 %sext_ln1118_289, i36 %input_val_2_V_cast1"   --->   Operation 1191 'mul' 'mul_ln1118_499' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1192 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_548)   --->   "%sext_ln703_191 = sext i36 %mul_ln1118_498"   --->   Operation 1192 'sext' 'sext_ln703_191' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1192_288 = sext i36 %mul_ln1118_499"   --->   Operation 1193 'sext' 'sext_ln1192_288' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1194 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_548 = add i37 %sext_ln1192_288, i37 %sext_ln703_191"   --->   Operation 1194 'add' 'add_ln1192_548' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1195 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_549)   --->   "%mul_ln1118_500 = mul i36 %sext_ln1118_290, i36 %input_val_3_V_cast"   --->   Operation 1195 'mul' 'mul_ln1118_500' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln1118_291 = sext i15 %weights_1_0_20_load"   --->   Operation 1196 'sext' 'sext_ln1118_291' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1197 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_550)   --->   "%mul_ln1118_501 = mul i36 %sext_ln1118_291, i36 %input_val_4_V_cast"   --->   Operation 1197 'mul' 'mul_ln1118_501' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1198 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_557)   --->   "%mul_ln1118_507 = mul i35 %sext_ln1118_297, i35 %input_val_1_V_cast11"   --->   Operation 1198 'mul' 'mul_ln1118_507' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1199 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_508 = mul i35 %sext_ln1118_298, i35 %input_val_2_V_cast12"   --->   Operation 1199 'mul' 'mul_ln1118_508' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1200 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_557)   --->   "%sext_ln703_193 = sext i35 %mul_ln1118_507"   --->   Operation 1200 'sext' 'sext_ln703_193' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1192_292 = sext i35 %mul_ln1118_508"   --->   Operation 1201 'sext' 'sext_ln1192_292' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1202 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_557 = add i36 %sext_ln1192_292, i36 %sext_ln703_193"   --->   Operation 1202 'add' 'add_ln1192_557' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1203 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_558)   --->   "%mul_ln1118_509 = mul i35 %sext_ln1118_299, i35 %input_val_3_V_cast13"   --->   Operation 1203 'mul' 'mul_ln1118_509' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1118_301 = sext i14 %weights_1_0_21_load"   --->   Operation 1204 'sext' 'sext_ln1118_301' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1205 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_559)   --->   "%mul_ln1118_510 = mul i35 %sext_ln1118_301, i35 %input_val_4_V_cast14"   --->   Operation 1205 'mul' 'mul_ln1118_510' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1206 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_566)   --->   "%mul_ln1118_516 = mul i37 %sext_ln1118_307, i37 %sext_ln703"   --->   Operation 1206 'mul' 'mul_ln1118_516' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1207 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_517 = mul i37 %sext_ln1118_308, i37 %input_val_2_V_cast"   --->   Operation 1207 'mul' 'mul_ln1118_517' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1208 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_566 = add i37 %mul_ln1118_517, i37 %mul_ln1118_516"   --->   Operation 1208 'add' 'add_ln1192_566' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1209 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_567)   --->   "%mul_ln1118_518 = mul i37 %sext_ln1118_309, i37 %input_val_3_V_cast2"   --->   Operation 1209 'mul' 'mul_ln1118_518' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1118_310 = sext i16 %weights_1_0_22_load"   --->   Operation 1210 'sext' 'sext_ln1118_310' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1211 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_568)   --->   "%mul_ln1118_519 = mul i37 %sext_ln1118_310, i37 %input_val_4_V_cast6"   --->   Operation 1211 'mul' 'mul_ln1118_519' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1212 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_575)   --->   "%mul_ln1118_524 = mul i37 %sext_ln1118_315, i37 %sext_ln703"   --->   Operation 1212 'mul' 'mul_ln1118_524' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1213 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_525 = mul i37 %sext_ln1118_316, i37 %input_val_2_V_cast"   --->   Operation 1213 'mul' 'mul_ln1118_525' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1214 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_575 = add i37 %mul_ln1118_525, i37 %mul_ln1118_524"   --->   Operation 1214 'add' 'add_ln1192_575' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1215 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_576)   --->   "%mul_ln1118_526 = mul i37 %sext_ln1118_317, i37 %input_val_3_V_cast2"   --->   Operation 1215 'mul' 'mul_ln1118_526' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1118_318 = sext i17 %weights_1_0_23_load"   --->   Operation 1216 'sext' 'sext_ln1118_318' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1217 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_577)   --->   "%mul_ln1192_26 = mul i37 %sext_ln1118_318, i37 %input_val_4_V_cast6"   --->   Operation 1217 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1218 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_584)   --->   "%mul_ln1118_531 = mul i37 %sext_ln1118_324, i37 %sext_ln703"   --->   Operation 1218 'mul' 'mul_ln1118_531' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1219 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_532 = mul i37 %sext_ln1118_325, i37 %input_val_2_V_cast"   --->   Operation 1219 'mul' 'mul_ln1118_532' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1220 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_584 = add i37 %mul_ln1118_532, i37 %mul_ln1118_531"   --->   Operation 1220 'add' 'add_ln1192_584' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1221 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_585)   --->   "%mul_ln1118_533 = mul i36 %sext_ln1118_326, i36 %input_val_3_V_cast"   --->   Operation 1221 'mul' 'mul_ln1118_533' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1118_327 = sext i16 %weights_1_0_24_load"   --->   Operation 1222 'sext' 'sext_ln1118_327' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1223 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_586)   --->   "%mul_ln1118_534 = mul i37 %sext_ln1118_327, i37 %input_val_4_V_cast6"   --->   Operation 1223 'mul' 'mul_ln1118_534' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1224 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_593)   --->   "%mul_ln1118_538 = mul i36 %sext_ln1118_332, i36 %input_val_1_V_cast7"   --->   Operation 1224 'mul' 'mul_ln1118_538' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1225 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_539 = mul i37 %sext_ln1118_333, i37 %input_val_2_V_cast"   --->   Operation 1225 'mul' 'mul_ln1118_539' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1226 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_593)   --->   "%sext_ln703_195 = sext i36 %mul_ln1118_538"   --->   Operation 1226 'sext' 'sext_ln703_195' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1227 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_593 = add i37 %mul_ln1118_539, i37 %sext_ln703_195"   --->   Operation 1227 'add' 'add_ln1192_593' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1228 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_594)   --->   "%mul_ln1118_540 = mul i37 %sext_ln1118_334, i37 %input_val_3_V_cast2"   --->   Operation 1228 'mul' 'mul_ln1118_540' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1118_335 = sext i16 %weights_1_0_25_load"   --->   Operation 1229 'sext' 'sext_ln1118_335' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1230 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_595)   --->   "%mul_ln1118_541 = mul i37 %sext_ln1118_335, i37 %input_val_4_V_cast6"   --->   Operation 1230 'mul' 'mul_ln1118_541' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1231 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_602)   --->   "%mul_ln1118_547 = mul i37 %sext_ln1118_341, i37 %sext_ln703"   --->   Operation 1231 'mul' 'mul_ln1118_547' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1232 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_548 = mul i37 %sext_ln1118_342, i37 %input_val_2_V_cast"   --->   Operation 1232 'mul' 'mul_ln1118_548' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1233 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_602 = add i37 %mul_ln1118_548, i37 %mul_ln1118_547"   --->   Operation 1233 'add' 'add_ln1192_602' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1234 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_603)   --->   "%mul_ln1118_549 = mul i36 %sext_ln1118_343, i36 %input_val_3_V_cast"   --->   Operation 1234 'mul' 'mul_ln1118_549' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1235 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_611)   --->   "%mul_ln1118_554 = mul i36 %sext_ln1118_350, i36 %input_val_1_V_cast7"   --->   Operation 1235 'mul' 'mul_ln1118_554' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1236 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_555 = mul i37 %sext_ln1118_351, i37 %input_val_2_V_cast"   --->   Operation 1236 'mul' 'mul_ln1118_555' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1237 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_611)   --->   "%sext_ln703_197 = sext i36 %mul_ln1118_554"   --->   Operation 1237 'sext' 'sext_ln703_197' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1238 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_611 = add i37 %mul_ln1118_555, i37 %sext_ln703_197"   --->   Operation 1238 'add' 'add_ln1192_611' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1239 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_612)   --->   "%mul_ln1118_556 = mul i36 %sext_ln1118_352, i36 %input_val_3_V_cast"   --->   Operation 1239 'mul' 'mul_ln1118_556' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1240 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_620)   --->   "%mul_ln1118_563 = mul i35 %sext_ln1118_359, i35 %input_val_1_V_cast11"   --->   Operation 1240 'mul' 'mul_ln1118_563' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1241 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_564 = mul i35 %sext_ln1118_360, i35 %input_val_2_V_cast12"   --->   Operation 1241 'mul' 'mul_ln1118_564' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1242 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_620)   --->   "%sext_ln703_199 = sext i35 %mul_ln1118_563"   --->   Operation 1242 'sext' 'sext_ln703_199' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1192_310 = sext i35 %mul_ln1118_564"   --->   Operation 1243 'sext' 'sext_ln1192_310' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1244 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_620 = add i36 %sext_ln1192_310, i36 %sext_ln703_199"   --->   Operation 1244 'add' 'add_ln1192_620' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1245 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_621)   --->   "%mul_ln1118_565 = mul i35 %sext_ln1118_361, i35 %input_val_3_V_cast13"   --->   Operation 1245 'mul' 'mul_ln1118_565' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1246 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_629)   --->   "%mul_ln1118_572 = mul i35 %sext_ln1118_369, i35 %input_val_1_V_cast11"   --->   Operation 1246 'mul' 'mul_ln1118_572' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1247 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_573 = mul i35 %sext_ln1118_370, i35 %input_val_2_V_cast12"   --->   Operation 1247 'mul' 'mul_ln1118_573' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1248 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_629)   --->   "%sext_ln703_201 = sext i35 %mul_ln1118_572"   --->   Operation 1248 'sext' 'sext_ln703_201' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1192_317 = sext i35 %mul_ln1118_573"   --->   Operation 1249 'sext' 'sext_ln1192_317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1250 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_629 = add i36 %sext_ln1192_317, i36 %sext_ln703_201"   --->   Operation 1250 'add' 'add_ln1192_629' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1251 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_630)   --->   "%mul_ln1118_574 = mul i35 %sext_ln1118_371, i35 %input_val_3_V_cast13"   --->   Operation 1251 'mul' 'mul_ln1118_574' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1252 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_638)   --->   "%mul_ln1118_581 = mul i35 %sext_ln1118_379, i35 %input_val_1_V_cast11"   --->   Operation 1252 'mul' 'mul_ln1118_581' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1253 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_582 = mul i35 %sext_ln1118_380, i35 %input_val_2_V_cast12"   --->   Operation 1253 'mul' 'mul_ln1118_582' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1254 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_638)   --->   "%sext_ln703_203 = sext i35 %mul_ln1118_581"   --->   Operation 1254 'sext' 'sext_ln703_203' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln1192_324 = sext i35 %mul_ln1118_582"   --->   Operation 1255 'sext' 'sext_ln1192_324' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1256 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_638 = add i36 %sext_ln1192_324, i36 %sext_ln703_203"   --->   Operation 1256 'add' 'add_ln1192_638' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1257 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_639)   --->   "%mul_ln1118_583 = mul i35 %sext_ln1118_381, i35 %input_val_3_V_cast13"   --->   Operation 1257 'mul' 'mul_ln1118_583' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1258 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_647)   --->   "%mul_ln1118_590 = mul i35 %sext_ln1118_389, i35 %input_val_1_V_cast11"   --->   Operation 1258 'mul' 'mul_ln1118_590' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_591 = mul i35 %sext_ln1118_390, i35 %input_val_2_V_cast12"   --->   Operation 1259 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1260 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_647)   --->   "%sext_ln703_205 = sext i35 %mul_ln1118_590"   --->   Operation 1260 'sext' 'sext_ln703_205' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1192_331 = sext i35 %mul_ln1118_591"   --->   Operation 1261 'sext' 'sext_ln1192_331' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 1262 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_647 = add i36 %sext_ln1192_331, i36 %sext_ln703_205"   --->   Operation 1262 'add' 'add_ln1192_647' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1263 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_648)   --->   "%mul_ln1118_592 = mul i35 %sext_ln1118_391, i35 %input_val_3_V_cast13"   --->   Operation 1263 'mul' 'mul_ln1118_592' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.66>
ST_11 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i21 %input_val_5_V"   --->   Operation 1264 'sext' 'sext_ln1192' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1265 [1/1] (0.00ns)   --->   "%input_val_5_V_cast15 = sext i21 %input_val_5_V" [../src/hls/cnn.cpp:48]   --->   Operation 1265 'sext' 'input_val_5_V_cast15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1266 [1/1] (0.00ns)   --->   "%input_val_5_V_cast8 = sext i21 %input_val_5_V" [../src/hls/cnn.cpp:48]   --->   Operation 1266 'sext' 'input_val_5_V_cast8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1267 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i37 %mul_ln1118_329, i37 %mul_ln1118"   --->   Operation 1267 'add' 'add_ln1192' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1268 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_369)   --->   "%mul_ln1118_330 = mul i36 %sext_ln1118_104, i36 %input_val_3_V_cast"   --->   Operation 1268 'mul' 'mul_ln1118_330' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1269 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_369)   --->   "%sext_ln1192_200 = sext i36 %mul_ln1118_330"   --->   Operation 1269 'sext' 'sext_ln1192_200' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1270 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_369 = add i37 %add_ln1192, i37 %sext_ln1192_200"   --->   Operation 1270 'add' 'add_ln1192_369' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1271 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_370)   --->   "%mul_ln1118_331 = mul i36 %sext_ln1118_105, i36 %input_val_4_V_cast"   --->   Operation 1271 'mul' 'mul_ln1118_331' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %weights_1_1_0_load"   --->   Operation 1272 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1273 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_371)   --->   "%mul_ln1118_332 = mul i37 %sext_ln1118_106, i37 %sext_ln1192"   --->   Operation 1273 'mul' 'mul_ln1118_332' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1274 [1/1] (0.00ns)   --->   "%weights_1_2_0_addr = getelementptr i15 %weights_1_2_0, i64 0, i64 %iv_cast"   --->   Operation 1274 'getelementptr' 'weights_1_2_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1275 [2/2] (0.79ns)   --->   "%weights_1_2_0_load = load i5 %weights_1_2_0_addr"   --->   Operation 1275 'load' 'weights_1_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1276 [1/1] (0.00ns)   --->   "%weights_2_0_0_addr = getelementptr i16 %weights_2_0_0, i64 0, i64 %iv_cast"   --->   Operation 1276 'getelementptr' 'weights_2_0_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1277 [2/2] (0.79ns)   --->   "%weights_2_0_0_load = load i5 %weights_2_0_0_addr"   --->   Operation 1277 'load' 'weights_2_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1278 [1/1] (0.00ns)   --->   "%weights_2_1_0_addr = getelementptr i16 %weights_2_1_0, i64 0, i64 %iv_cast"   --->   Operation 1278 'getelementptr' 'weights_2_1_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1279 [2/2] (0.79ns)   --->   "%weights_2_1_0_load = load i5 %weights_2_1_0_addr"   --->   Operation 1279 'load' 'weights_2_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1280 [1/1] (0.00ns)   --->   "%weights_2_2_0_addr = getelementptr i16 %weights_2_2_0, i64 0, i64 %iv_cast"   --->   Operation 1280 'getelementptr' 'weights_2_2_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1281 [2/2] (0.79ns)   --->   "%weights_2_2_0_load = load i5 %weights_2_2_0_addr"   --->   Operation 1281 'load' 'weights_2_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1282 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_377 = add i37 %sext_ln1192_203, i37 %mul_ln1118_336"   --->   Operation 1282 'add' 'add_ln1192_377' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1283 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_378)   --->   "%mul_ln1118_338 = mul i37 %sext_ln1118_113, i37 %input_val_3_V_cast2"   --->   Operation 1283 'mul' 'mul_ln1118_338' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1284 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_378 = add i37 %add_ln1192_377, i37 %mul_ln1118_338"   --->   Operation 1284 'add' 'add_ln1192_378' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1285 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_379)   --->   "%mul_ln1118_339 = mul i36 %sext_ln1118_114, i36 %input_val_4_V_cast"   --->   Operation 1285 'mul' 'mul_ln1118_339' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i16 %weights_1_1_1_load"   --->   Operation 1286 'sext' 'sext_ln1118_115' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1287 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_380)   --->   "%mul_ln1118_340 = mul i37 %sext_ln1118_115, i37 %sext_ln1192"   --->   Operation 1287 'mul' 'mul_ln1118_340' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1288 [1/1] (0.00ns)   --->   "%weights_1_2_1_addr = getelementptr i16 %weights_1_2_1, i64 0, i64 %iv_cast"   --->   Operation 1288 'getelementptr' 'weights_1_2_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1289 [2/2] (0.79ns)   --->   "%weights_1_2_1_load = load i5 %weights_1_2_1_addr"   --->   Operation 1289 'load' 'weights_1_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1290 [1/1] (0.00ns)   --->   "%weights_2_0_1_addr = getelementptr i16 %weights_2_0_1, i64 0, i64 %iv_cast"   --->   Operation 1290 'getelementptr' 'weights_2_0_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1291 [2/2] (0.79ns)   --->   "%weights_2_0_1_load = load i5 %weights_2_0_1_addr"   --->   Operation 1291 'load' 'weights_2_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1292 [1/1] (0.00ns)   --->   "%weights_2_1_1_addr = getelementptr i16 %weights_2_1_1, i64 0, i64 %iv_cast"   --->   Operation 1292 'getelementptr' 'weights_2_1_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1293 [2/2] (0.79ns)   --->   "%weights_2_1_1_load = load i5 %weights_2_1_1_addr"   --->   Operation 1293 'load' 'weights_2_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1294 [1/1] (0.00ns)   --->   "%weights_2_2_1_addr = getelementptr i15 %weights_2_2_1, i64 0, i64 %iv_cast"   --->   Operation 1294 'getelementptr' 'weights_2_2_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1295 [2/2] (0.79ns)   --->   "%weights_2_2_1_load = load i5 %weights_2_2_1_addr"   --->   Operation 1295 'load' 'weights_2_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1296 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_386 = add i37 %mul_ln1118_345, i37 %mul_ln703_38"   --->   Operation 1296 'add' 'add_ln1192_386' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1297 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_387)   --->   "%mul_ln1118_346 = mul i37 %sext_ln1118_121, i37 %input_val_3_V_cast2"   --->   Operation 1297 'mul' 'mul_ln1118_346' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1298 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_387 = add i37 %add_ln1192_386, i37 %mul_ln1118_346"   --->   Operation 1298 'add' 'add_ln1192_387' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1299 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_388)   --->   "%mul_ln1118_347 = mul i37 %sext_ln1118_122, i37 %input_val_4_V_cast6"   --->   Operation 1299 'mul' 'mul_ln1118_347' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i16 %weights_1_1_2_load"   --->   Operation 1300 'sext' 'sext_ln1118_123' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1301 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_389)   --->   "%mul_ln1118_348 = mul i37 %sext_ln1118_123, i37 %sext_ln1192"   --->   Operation 1301 'mul' 'mul_ln1118_348' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1302 [1/1] (0.00ns)   --->   "%weights_1_2_2_addr = getelementptr i16 %weights_1_2_2, i64 0, i64 %iv_cast"   --->   Operation 1302 'getelementptr' 'weights_1_2_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1303 [2/2] (0.79ns)   --->   "%weights_1_2_2_load = load i5 %weights_1_2_2_addr"   --->   Operation 1303 'load' 'weights_1_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1304 [1/1] (0.00ns)   --->   "%weights_2_0_2_addr = getelementptr i16 %weights_2_0_2, i64 0, i64 %iv_cast"   --->   Operation 1304 'getelementptr' 'weights_2_0_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1305 [2/2] (0.79ns)   --->   "%weights_2_0_2_load = load i5 %weights_2_0_2_addr"   --->   Operation 1305 'load' 'weights_2_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1306 [1/1] (0.00ns)   --->   "%weights_2_1_2_addr = getelementptr i16 %weights_2_1_2, i64 0, i64 %iv_cast"   --->   Operation 1306 'getelementptr' 'weights_2_1_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1307 [2/2] (0.79ns)   --->   "%weights_2_1_2_load = load i5 %weights_2_1_2_addr"   --->   Operation 1307 'load' 'weights_2_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1308 [1/1] (0.00ns)   --->   "%weights_2_2_2_addr = getelementptr i16 %weights_2_2_2, i64 0, i64 %iv_cast"   --->   Operation 1308 'getelementptr' 'weights_2_2_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1309 [2/2] (0.79ns)   --->   "%weights_2_2_2_load = load i5 %weights_2_2_2_addr"   --->   Operation 1309 'load' 'weights_2_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1310 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_395 = add i37 %sext_ln1192_205, i37 %sext_ln703_169"   --->   Operation 1310 'add' 'add_ln1192_395' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1311 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_396)   --->   "%mul_ln1118_354 = mul i36 %sext_ln1118_130, i36 %input_val_3_V_cast"   --->   Operation 1311 'mul' 'mul_ln1118_354' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1312 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_396)   --->   "%sext_ln1192_206 = sext i36 %mul_ln1118_354"   --->   Operation 1312 'sext' 'sext_ln1192_206' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1313 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_396 = add i37 %add_ln1192_395, i37 %sext_ln1192_206"   --->   Operation 1313 'add' 'add_ln1192_396' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1314 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_397)   --->   "%mul_ln1118_355 = mul i36 %sext_ln1118_131, i36 %input_val_4_V_cast"   --->   Operation 1314 'mul' 'mul_ln1118_355' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i15 %weights_1_1_3_load"   --->   Operation 1315 'sext' 'sext_ln1118_132' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1316 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_398)   --->   "%mul_ln1118_356 = mul i36 %sext_ln1118_132, i36 %input_val_5_V_cast8"   --->   Operation 1316 'mul' 'mul_ln1118_356' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1317 [1/1] (0.00ns)   --->   "%weights_1_2_3_addr = getelementptr i16 %weights_1_2_3, i64 0, i64 %iv_cast"   --->   Operation 1317 'getelementptr' 'weights_1_2_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1318 [2/2] (0.79ns)   --->   "%weights_1_2_3_load = load i5 %weights_1_2_3_addr"   --->   Operation 1318 'load' 'weights_1_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1319 [1/1] (0.00ns)   --->   "%weights_2_0_3_addr = getelementptr i15 %weights_2_0_3, i64 0, i64 %iv_cast"   --->   Operation 1319 'getelementptr' 'weights_2_0_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1320 [2/2] (0.79ns)   --->   "%weights_2_0_3_load = load i5 %weights_2_0_3_addr"   --->   Operation 1320 'load' 'weights_2_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1321 [1/1] (0.00ns)   --->   "%weights_2_1_3_addr = getelementptr i14 %weights_2_1_3, i64 0, i64 %iv_cast"   --->   Operation 1321 'getelementptr' 'weights_2_1_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1322 [2/2] (0.79ns)   --->   "%weights_2_1_3_load = load i5 %weights_2_1_3_addr"   --->   Operation 1322 'load' 'weights_2_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1323 [1/1] (0.00ns)   --->   "%weights_2_2_3_addr = getelementptr i16 %weights_2_2_3, i64 0, i64 %iv_cast"   --->   Operation 1323 'getelementptr' 'weights_2_2_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1324 [2/2] (0.79ns)   --->   "%weights_2_2_3_load = load i5 %weights_2_2_3_addr"   --->   Operation 1324 'load' 'weights_2_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1325 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_404 = add i36 %sext_ln1192_211, i36 %sext_ln703_170"   --->   Operation 1325 'add' 'add_ln1192_404' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1326 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_405)   --->   "%mul_ln1118_362 = mul i35 %sext_ln1118_139, i35 %input_val_3_V_cast13"   --->   Operation 1326 'mul' 'mul_ln1118_362' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1327 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_405)   --->   "%sext_ln1192_212 = sext i35 %mul_ln1118_362"   --->   Operation 1327 'sext' 'sext_ln1192_212' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1328 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_405 = add i36 %add_ln1192_404, i36 %sext_ln1192_212"   --->   Operation 1328 'add' 'add_ln1192_405' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1329 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_406)   --->   "%mul_ln1118_363 = mul i35 %sext_ln1118_141, i35 %input_val_4_V_cast14"   --->   Operation 1329 'mul' 'mul_ln1118_363' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i14 %weights_1_1_4_load"   --->   Operation 1330 'sext' 'sext_ln1118_142' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1331 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_407)   --->   "%mul_ln1118_364 = mul i35 %sext_ln1118_142, i35 %input_val_5_V_cast15"   --->   Operation 1331 'mul' 'mul_ln1118_364' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1332 [1/1] (0.00ns)   --->   "%weights_1_2_4_addr = getelementptr i14 %weights_1_2_4, i64 0, i64 %iv_cast"   --->   Operation 1332 'getelementptr' 'weights_1_2_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1333 [2/2] (0.79ns)   --->   "%weights_1_2_4_load = load i5 %weights_1_2_4_addr"   --->   Operation 1333 'load' 'weights_1_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1334 [1/1] (0.00ns)   --->   "%weights_2_0_4_addr = getelementptr i14 %weights_2_0_4, i64 0, i64 %iv_cast"   --->   Operation 1334 'getelementptr' 'weights_2_0_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1335 [2/2] (0.79ns)   --->   "%weights_2_0_4_load = load i5 %weights_2_0_4_addr"   --->   Operation 1335 'load' 'weights_2_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1336 [1/1] (0.00ns)   --->   "%weights_2_1_4_addr = getelementptr i14 %weights_2_1_4, i64 0, i64 %iv_cast"   --->   Operation 1336 'getelementptr' 'weights_2_1_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1337 [2/2] (0.79ns)   --->   "%weights_2_1_4_load = load i5 %weights_2_1_4_addr"   --->   Operation 1337 'load' 'weights_2_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1338 [1/1] (0.00ns)   --->   "%weights_2_2_4_addr = getelementptr i14 %weights_2_2_4, i64 0, i64 %iv_cast"   --->   Operation 1338 'getelementptr' 'weights_2_2_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1339 [2/2] (0.79ns)   --->   "%weights_2_2_4_load = load i5 %weights_2_2_4_addr"   --->   Operation 1339 'load' 'weights_2_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1340 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_413 = add i36 %sext_ln1192_218, i36 %sext_ln703_172"   --->   Operation 1340 'add' 'add_ln1192_413' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1341 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_414)   --->   "%mul_ln1118_371 = mul i35 %sext_ln1118_149, i35 %input_val_3_V_cast13"   --->   Operation 1341 'mul' 'mul_ln1118_371' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1342 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_414)   --->   "%sext_ln1192_219 = sext i35 %mul_ln1118_371"   --->   Operation 1342 'sext' 'sext_ln1192_219' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1343 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_414 = add i36 %add_ln1192_413, i36 %sext_ln1192_219"   --->   Operation 1343 'add' 'add_ln1192_414' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1344 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_415)   --->   "%mul_ln1118_372 = mul i35 %sext_ln1118_151, i35 %input_val_4_V_cast14"   --->   Operation 1344 'mul' 'mul_ln1118_372' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i14 %weights_1_1_5_load"   --->   Operation 1345 'sext' 'sext_ln1118_152' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1346 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_416)   --->   "%mul_ln1118_373 = mul i35 %sext_ln1118_152, i35 %input_val_5_V_cast15"   --->   Operation 1346 'mul' 'mul_ln1118_373' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1347 [1/1] (0.00ns)   --->   "%weights_1_2_5_addr = getelementptr i14 %weights_1_2_5, i64 0, i64 %iv_cast"   --->   Operation 1347 'getelementptr' 'weights_1_2_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1348 [2/2] (0.79ns)   --->   "%weights_1_2_5_load = load i5 %weights_1_2_5_addr"   --->   Operation 1348 'load' 'weights_1_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1349 [1/1] (0.00ns)   --->   "%weights_2_0_5_addr = getelementptr i14 %weights_2_0_5, i64 0, i64 %iv_cast"   --->   Operation 1349 'getelementptr' 'weights_2_0_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1350 [2/2] (0.79ns)   --->   "%weights_2_0_5_load = load i5 %weights_2_0_5_addr"   --->   Operation 1350 'load' 'weights_2_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1351 [1/1] (0.00ns)   --->   "%weights_2_1_5_addr = getelementptr i14 %weights_2_1_5, i64 0, i64 %iv_cast"   --->   Operation 1351 'getelementptr' 'weights_2_1_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1352 [2/2] (0.79ns)   --->   "%weights_2_1_5_load = load i5 %weights_2_1_5_addr"   --->   Operation 1352 'load' 'weights_2_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1353 [1/1] (0.00ns)   --->   "%weights_2_2_5_addr = getelementptr i14 %weights_2_2_5, i64 0, i64 %iv_cast"   --->   Operation 1353 'getelementptr' 'weights_2_2_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1354 [2/2] (0.79ns)   --->   "%weights_2_2_5_load = load i5 %weights_2_2_5_addr"   --->   Operation 1354 'load' 'weights_2_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1355 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_422 = add i37 %mul_ln1118_379, i37 %mul_ln1118_378"   --->   Operation 1355 'add' 'add_ln1192_422' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1356 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_423)   --->   "%mul_ln1118_380 = mul i37 %sext_ln1118_159, i37 %input_val_3_V_cast2"   --->   Operation 1356 'mul' 'mul_ln1118_380' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1357 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_423 = add i37 %add_ln1192_422, i37 %mul_ln1118_380"   --->   Operation 1357 'add' 'add_ln1192_423' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1358 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_424)   --->   "%mul_ln1118_381 = mul i37 %sext_ln1118_160, i37 %input_val_4_V_cast6"   --->   Operation 1358 'mul' 'mul_ln1118_381' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i16 %weights_1_1_6_load"   --->   Operation 1359 'sext' 'sext_ln1118_161' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1360 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_425)   --->   "%mul_ln1118_382 = mul i37 %sext_ln1118_161, i37 %sext_ln1192"   --->   Operation 1360 'mul' 'mul_ln1118_382' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1361 [1/1] (0.00ns)   --->   "%weights_1_2_6_addr = getelementptr i16 %weights_1_2_6, i64 0, i64 %iv_cast"   --->   Operation 1361 'getelementptr' 'weights_1_2_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1362 [2/2] (0.79ns)   --->   "%weights_1_2_6_load = load i5 %weights_1_2_6_addr"   --->   Operation 1362 'load' 'weights_1_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1363 [1/1] (0.00ns)   --->   "%weights_2_0_6_addr = getelementptr i15 %weights_2_0_6, i64 0, i64 %iv_cast"   --->   Operation 1363 'getelementptr' 'weights_2_0_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1364 [2/2] (0.79ns)   --->   "%weights_2_0_6_load = load i5 %weights_2_0_6_addr"   --->   Operation 1364 'load' 'weights_2_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1365 [1/1] (0.00ns)   --->   "%weights_2_1_6_addr = getelementptr i16 %weights_2_1_6, i64 0, i64 %iv_cast"   --->   Operation 1365 'getelementptr' 'weights_2_1_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1366 [2/2] (0.79ns)   --->   "%weights_2_1_6_load = load i5 %weights_2_1_6_addr"   --->   Operation 1366 'load' 'weights_2_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1367 [1/1] (0.00ns)   --->   "%weights_2_2_6_addr = getelementptr i16 %weights_2_2_6, i64 0, i64 %iv_cast"   --->   Operation 1367 'getelementptr' 'weights_2_2_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1368 [2/2] (0.79ns)   --->   "%weights_2_2_6_load = load i5 %weights_2_2_6_addr"   --->   Operation 1368 'load' 'weights_2_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1369 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_431 = add i37 %sext_ln1192_226, i37 %sext_ln703_174"   --->   Operation 1369 'add' 'add_ln1192_431' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1370 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_432)   --->   "%mul_ln1118_388 = mul i37 %sext_ln1118_168, i37 %input_val_3_V_cast2"   --->   Operation 1370 'mul' 'mul_ln1118_388' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1371 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_432 = add i37 %add_ln1192_431, i37 %mul_ln1118_388"   --->   Operation 1371 'add' 'add_ln1192_432' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1372 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_433)   --->   "%mul_ln1118_389 = mul i36 %sext_ln1118_169, i36 %input_val_4_V_cast"   --->   Operation 1372 'mul' 'mul_ln1118_389' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i15 %weights_1_1_7_load"   --->   Operation 1373 'sext' 'sext_ln1118_170' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1374 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_434)   --->   "%mul_ln1118_390 = mul i36 %sext_ln1118_170, i36 %input_val_5_V_cast8"   --->   Operation 1374 'mul' 'mul_ln1118_390' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1375 [1/1] (0.00ns)   --->   "%weights_1_2_7_addr = getelementptr i16 %weights_1_2_7, i64 0, i64 %iv_cast"   --->   Operation 1375 'getelementptr' 'weights_1_2_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1376 [2/2] (0.79ns)   --->   "%weights_1_2_7_load = load i5 %weights_1_2_7_addr"   --->   Operation 1376 'load' 'weights_1_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1377 [1/1] (0.00ns)   --->   "%weights_2_0_7_addr = getelementptr i15 %weights_2_0_7, i64 0, i64 %iv_cast"   --->   Operation 1377 'getelementptr' 'weights_2_0_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1378 [2/2] (0.79ns)   --->   "%weights_2_0_7_load = load i5 %weights_2_0_7_addr"   --->   Operation 1378 'load' 'weights_2_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1379 [1/1] (0.00ns)   --->   "%weights_2_1_7_addr = getelementptr i15 %weights_2_1_7, i64 0, i64 %iv_cast"   --->   Operation 1379 'getelementptr' 'weights_2_1_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1380 [2/2] (0.79ns)   --->   "%weights_2_1_7_load = load i5 %weights_2_1_7_addr"   --->   Operation 1380 'load' 'weights_2_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1381 [1/1] (0.00ns)   --->   "%weights_2_2_7_addr = getelementptr i15 %weights_2_2_7, i64 0, i64 %iv_cast"   --->   Operation 1381 'getelementptr' 'weights_2_2_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1382 [2/2] (0.79ns)   --->   "%weights_2_2_7_load = load i5 %weights_2_2_7_addr"   --->   Operation 1382 'load' 'weights_2_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1383 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_440 = add i36 %sext_ln1192_231, i36 %sext_ln703_176"   --->   Operation 1383 'add' 'add_ln1192_440' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1384 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_441)   --->   "%mul_ln1118_397 = mul i35 %sext_ln1118_177, i35 %input_val_3_V_cast13"   --->   Operation 1384 'mul' 'mul_ln1118_397' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1385 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_441)   --->   "%sext_ln1192_232 = sext i35 %mul_ln1118_397"   --->   Operation 1385 'sext' 'sext_ln1192_232' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1386 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_441 = add i36 %add_ln1192_440, i36 %sext_ln1192_232"   --->   Operation 1386 'add' 'add_ln1192_441' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1387 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_442)   --->   "%mul_ln1118_398 = mul i35 %sext_ln1118_179, i35 %input_val_4_V_cast14"   --->   Operation 1387 'mul' 'mul_ln1118_398' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1118_180 = sext i14 %weights_1_1_8_load"   --->   Operation 1388 'sext' 'sext_ln1118_180' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1389 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_443)   --->   "%mul_ln1118_399 = mul i35 %sext_ln1118_180, i35 %input_val_5_V_cast15"   --->   Operation 1389 'mul' 'mul_ln1118_399' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1390 [1/1] (0.00ns)   --->   "%weights_1_2_8_addr = getelementptr i14 %weights_1_2_8, i64 0, i64 %iv_cast"   --->   Operation 1390 'getelementptr' 'weights_1_2_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1391 [2/2] (0.79ns)   --->   "%weights_1_2_8_load = load i5 %weights_1_2_8_addr"   --->   Operation 1391 'load' 'weights_1_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1392 [1/1] (0.00ns)   --->   "%weights_2_0_8_addr = getelementptr i14 %weights_2_0_8, i64 0, i64 %iv_cast"   --->   Operation 1392 'getelementptr' 'weights_2_0_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1393 [2/2] (0.79ns)   --->   "%weights_2_0_8_load = load i5 %weights_2_0_8_addr"   --->   Operation 1393 'load' 'weights_2_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1394 [1/1] (0.00ns)   --->   "%weights_2_1_8_addr = getelementptr i14 %weights_2_1_8, i64 0, i64 %iv_cast"   --->   Operation 1394 'getelementptr' 'weights_2_1_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1395 [2/2] (0.79ns)   --->   "%weights_2_1_8_load = load i5 %weights_2_1_8_addr"   --->   Operation 1395 'load' 'weights_2_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1396 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_449 = add i37 %mul_ln1118_405, i37 %mul_ln1118_404"   --->   Operation 1396 'add' 'add_ln1192_449' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1397 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_450)   --->   "%mul_ln1118_406 = mul i37 %sext_ln1118_187, i37 %input_val_3_V_cast2"   --->   Operation 1397 'mul' 'mul_ln1118_406' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1398 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_450 = add i37 %add_ln1192_449, i37 %mul_ln1118_406"   --->   Operation 1398 'add' 'add_ln1192_450' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1399 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_451)   --->   "%mul_ln1118_407 = mul i37 %sext_ln1118_188, i37 %input_val_4_V_cast6"   --->   Operation 1399 'mul' 'mul_ln1118_407' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln1118_189 = sext i15 %weights_1_1_9_load"   --->   Operation 1400 'sext' 'sext_ln1118_189' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1401 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_452)   --->   "%mul_ln1118_408 = mul i36 %sext_ln1118_189, i36 %input_val_5_V_cast8"   --->   Operation 1401 'mul' 'mul_ln1118_408' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1402 [1/1] (0.00ns)   --->   "%weights_1_2_9_addr = getelementptr i15 %weights_1_2_9, i64 0, i64 %iv_cast"   --->   Operation 1402 'getelementptr' 'weights_1_2_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1403 [2/2] (0.79ns)   --->   "%weights_1_2_9_load = load i5 %weights_1_2_9_addr"   --->   Operation 1403 'load' 'weights_1_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1404 [1/1] (0.00ns)   --->   "%weights_2_0_9_addr = getelementptr i15 %weights_2_0_9, i64 0, i64 %iv_cast"   --->   Operation 1404 'getelementptr' 'weights_2_0_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1405 [2/2] (0.79ns)   --->   "%weights_2_0_9_load = load i5 %weights_2_0_9_addr"   --->   Operation 1405 'load' 'weights_2_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1406 [1/1] (0.00ns)   --->   "%weights_2_1_9_addr = getelementptr i15 %weights_2_1_9, i64 0, i64 %iv_cast"   --->   Operation 1406 'getelementptr' 'weights_2_1_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1407 [2/2] (0.79ns)   --->   "%weights_2_1_9_load = load i5 %weights_2_1_9_addr"   --->   Operation 1407 'load' 'weights_2_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1408 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_458 = add i36 %sext_ln1192_242, i36 %sext_ln703_178"   --->   Operation 1408 'add' 'add_ln1192_458' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1409 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_459)   --->   "%mul_ln1118_414 = mul i35 %sext_ln1118_196, i35 %input_val_3_V_cast13"   --->   Operation 1409 'mul' 'mul_ln1118_414' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1410 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_459)   --->   "%sext_ln1192_243 = sext i35 %mul_ln1118_414"   --->   Operation 1410 'sext' 'sext_ln1192_243' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1411 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_459 = add i36 %add_ln1192_458, i36 %sext_ln1192_243"   --->   Operation 1411 'add' 'add_ln1192_459' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1412 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_460)   --->   "%mul_ln1118_415 = mul i35 %sext_ln1118_198, i35 %input_val_4_V_cast14"   --->   Operation 1412 'mul' 'mul_ln1118_415' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln1118_199 = sext i14 %weights_1_1_10_load"   --->   Operation 1413 'sext' 'sext_ln1118_199' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1414 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_461)   --->   "%mul_ln1118_416 = mul i35 %sext_ln1118_199, i35 %input_val_5_V_cast15"   --->   Operation 1414 'mul' 'mul_ln1118_416' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1415 [1/1] (0.00ns)   --->   "%weights_1_2_10_addr = getelementptr i14 %weights_1_2_10, i64 0, i64 %iv_cast"   --->   Operation 1415 'getelementptr' 'weights_1_2_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1416 [2/2] (0.79ns)   --->   "%weights_1_2_10_load = load i5 %weights_1_2_10_addr"   --->   Operation 1416 'load' 'weights_1_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1417 [1/1] (0.00ns)   --->   "%weights_2_0_10_addr = getelementptr i14 %weights_2_0_10, i64 0, i64 %iv_cast"   --->   Operation 1417 'getelementptr' 'weights_2_0_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1418 [2/2] (0.79ns)   --->   "%weights_2_0_10_load = load i5 %weights_2_0_10_addr"   --->   Operation 1418 'load' 'weights_2_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1419 [1/1] (0.00ns)   --->   "%weights_2_1_10_addr = getelementptr i14 %weights_2_1_10, i64 0, i64 %iv_cast"   --->   Operation 1419 'getelementptr' 'weights_2_1_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1420 [2/2] (0.79ns)   --->   "%weights_2_1_10_load = load i5 %weights_2_1_10_addr"   --->   Operation 1420 'load' 'weights_2_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1421 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_467 = add i36 %sext_ln1192_249, i36 %sext_ln703_180"   --->   Operation 1421 'add' 'add_ln1192_467' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1422 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_468)   --->   "%mul_ln1118_423 = mul i35 %sext_ln1118_206, i35 %input_val_3_V_cast13"   --->   Operation 1422 'mul' 'mul_ln1118_423' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1423 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_468)   --->   "%sext_ln1192_250 = sext i35 %mul_ln1118_423"   --->   Operation 1423 'sext' 'sext_ln1192_250' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1424 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_468 = add i36 %add_ln1192_467, i36 %sext_ln1192_250"   --->   Operation 1424 'add' 'add_ln1192_468' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1425 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_469)   --->   "%mul_ln1118_424 = mul i35 %sext_ln1118_208, i35 %input_val_4_V_cast14"   --->   Operation 1425 'mul' 'mul_ln1118_424' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1118_209 = sext i14 %weights_1_1_11_load"   --->   Operation 1426 'sext' 'sext_ln1118_209' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1427 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_470)   --->   "%mul_ln1118_425 = mul i35 %sext_ln1118_209, i35 %input_val_5_V_cast15"   --->   Operation 1427 'mul' 'mul_ln1118_425' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1428 [1/1] (0.00ns)   --->   "%weights_1_2_11_addr = getelementptr i14 %weights_1_2_11, i64 0, i64 %iv_cast"   --->   Operation 1428 'getelementptr' 'weights_1_2_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1429 [2/2] (0.79ns)   --->   "%weights_1_2_11_load = load i5 %weights_1_2_11_addr"   --->   Operation 1429 'load' 'weights_1_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1430 [1/1] (0.00ns)   --->   "%weights_2_0_11_addr = getelementptr i14 %weights_2_0_11, i64 0, i64 %iv_cast"   --->   Operation 1430 'getelementptr' 'weights_2_0_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1431 [2/2] (0.79ns)   --->   "%weights_2_0_11_load = load i5 %weights_2_0_11_addr"   --->   Operation 1431 'load' 'weights_2_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1432 [1/1] (0.00ns)   --->   "%weights_2_1_11_addr = getelementptr i14 %weights_2_1_11, i64 0, i64 %iv_cast"   --->   Operation 1432 'getelementptr' 'weights_2_1_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1433 [2/2] (0.79ns)   --->   "%weights_2_1_11_load = load i5 %weights_2_1_11_addr"   --->   Operation 1433 'load' 'weights_2_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1434 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_476 = add i37 %mul_ln1118_431, i37 %mul_ln1118_430"   --->   Operation 1434 'add' 'add_ln1192_476' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1435 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_477)   --->   "%mul_ln1118_432 = mul i37 %sext_ln1118_216, i37 %input_val_3_V_cast2"   --->   Operation 1435 'mul' 'mul_ln1118_432' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1436 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_477 = add i37 %add_ln1192_476, i37 %mul_ln1118_432"   --->   Operation 1436 'add' 'add_ln1192_477' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1437 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_478)   --->   "%mul_ln1118_433 = mul i37 %sext_ln1118_217, i37 %input_val_4_V_cast6"   --->   Operation 1437 'mul' 'mul_ln1118_433' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1118_218 = sext i16 %weights_1_1_12_load"   --->   Operation 1438 'sext' 'sext_ln1118_218' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1439 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_479)   --->   "%mul_ln1118_434 = mul i37 %sext_ln1118_218, i37 %sext_ln1192"   --->   Operation 1439 'mul' 'mul_ln1118_434' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1440 [1/1] (0.00ns)   --->   "%weights_1_2_12_addr = getelementptr i16 %weights_1_2_12, i64 0, i64 %iv_cast"   --->   Operation 1440 'getelementptr' 'weights_1_2_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1441 [2/2] (0.79ns)   --->   "%weights_1_2_12_load = load i5 %weights_1_2_12_addr"   --->   Operation 1441 'load' 'weights_1_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1442 [1/1] (0.00ns)   --->   "%weights_2_0_12_addr = getelementptr i16 %weights_2_0_12, i64 0, i64 %iv_cast"   --->   Operation 1442 'getelementptr' 'weights_2_0_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1443 [2/2] (0.79ns)   --->   "%weights_2_0_12_load = load i5 %weights_2_0_12_addr"   --->   Operation 1443 'load' 'weights_2_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1444 [1/1] (0.00ns)   --->   "%weights_2_1_12_addr = getelementptr i16 %weights_2_1_12, i64 0, i64 %iv_cast"   --->   Operation 1444 'getelementptr' 'weights_2_1_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1445 [2/2] (0.79ns)   --->   "%weights_2_1_12_load = load i5 %weights_2_1_12_addr"   --->   Operation 1445 'load' 'weights_2_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1446 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_485 = add i37 %mul_ln1118_439, i37 %mul_ln1118_438"   --->   Operation 1446 'add' 'add_ln1192_485' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1447 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_486)   --->   "%mul_ln1118_440 = mul i37 %sext_ln1118_225, i37 %input_val_3_V_cast2"   --->   Operation 1447 'mul' 'mul_ln1118_440' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1448 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_486 = add i37 %add_ln1192_485, i37 %mul_ln1118_440"   --->   Operation 1448 'add' 'add_ln1192_486' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1449 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_487)   --->   "%mul_ln1118_441 = mul i37 %sext_ln1118_226, i37 %input_val_4_V_cast6"   --->   Operation 1449 'mul' 'mul_ln1118_441' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln1118_227 = sext i16 %weights_1_1_13_load"   --->   Operation 1450 'sext' 'sext_ln1118_227' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1451 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_488)   --->   "%mul_ln1118_442 = mul i37 %sext_ln1118_227, i37 %sext_ln1192"   --->   Operation 1451 'mul' 'mul_ln1118_442' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1452 [1/1] (0.00ns)   --->   "%weights_1_2_13_addr = getelementptr i16 %weights_1_2_13, i64 0, i64 %iv_cast"   --->   Operation 1452 'getelementptr' 'weights_1_2_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1453 [2/2] (0.79ns)   --->   "%weights_1_2_13_load = load i5 %weights_1_2_13_addr"   --->   Operation 1453 'load' 'weights_1_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1454 [1/1] (0.00ns)   --->   "%weights_2_0_13_addr = getelementptr i16 %weights_2_0_13, i64 0, i64 %iv_cast"   --->   Operation 1454 'getelementptr' 'weights_2_0_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1455 [2/2] (0.79ns)   --->   "%weights_2_0_13_load = load i5 %weights_2_0_13_addr"   --->   Operation 1455 'load' 'weights_2_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1456 [1/1] (0.00ns)   --->   "%weights_2_1_13_addr = getelementptr i16 %weights_2_1_13, i64 0, i64 %iv_cast"   --->   Operation 1456 'getelementptr' 'weights_2_1_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1457 [2/2] (0.79ns)   --->   "%weights_2_1_13_load = load i5 %weights_2_1_13_addr"   --->   Operation 1457 'load' 'weights_2_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1458 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_494 = add i36 %sext_ln1192_256, i36 %sext_ln703_182"   --->   Operation 1458 'add' 'add_ln1192_494' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1459 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_495)   --->   "%mul_ln1118_448 = mul i35 %sext_ln1118_234, i35 %input_val_3_V_cast13"   --->   Operation 1459 'mul' 'mul_ln1118_448' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1460 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_495)   --->   "%sext_ln1192_257 = sext i35 %mul_ln1118_448"   --->   Operation 1460 'sext' 'sext_ln1192_257' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1461 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_495 = add i36 %add_ln1192_494, i36 %sext_ln1192_257"   --->   Operation 1461 'add' 'add_ln1192_495' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1462 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_496)   --->   "%mul_ln1118_449 = mul i35 %sext_ln1118_236, i35 %input_val_4_V_cast14"   --->   Operation 1462 'mul' 'mul_ln1118_449' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln1118_237 = sext i14 %weights_1_1_14_load"   --->   Operation 1463 'sext' 'sext_ln1118_237' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1464 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_497)   --->   "%mul_ln1118_450 = mul i35 %sext_ln1118_237, i35 %input_val_5_V_cast15"   --->   Operation 1464 'mul' 'mul_ln1118_450' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1465 [1/1] (0.00ns)   --->   "%weights_1_2_14_addr = getelementptr i14 %weights_1_2_14, i64 0, i64 %iv_cast"   --->   Operation 1465 'getelementptr' 'weights_1_2_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1466 [2/2] (0.79ns)   --->   "%weights_1_2_14_load = load i5 %weights_1_2_14_addr"   --->   Operation 1466 'load' 'weights_1_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1467 [1/1] (0.00ns)   --->   "%weights_2_0_14_addr = getelementptr i14 %weights_2_0_14, i64 0, i64 %iv_cast"   --->   Operation 1467 'getelementptr' 'weights_2_0_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1468 [2/2] (0.79ns)   --->   "%weights_2_0_14_load = load i5 %weights_2_0_14_addr"   --->   Operation 1468 'load' 'weights_2_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1469 [1/1] (0.00ns)   --->   "%weights_2_1_14_addr = getelementptr i14 %weights_2_1_14, i64 0, i64 %iv_cast"   --->   Operation 1469 'getelementptr' 'weights_2_1_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1470 [2/2] (0.79ns)   --->   "%weights_2_1_14_load = load i5 %weights_2_1_14_addr"   --->   Operation 1470 'load' 'weights_2_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1471 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_503 = add i37 %mul_ln1118_456, i37 %sext_ln703_184"   --->   Operation 1471 'add' 'add_ln1192_503' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1472 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_504)   --->   "%mul_ln1118_457 = mul i36 %sext_ln1118_244, i36 %input_val_3_V_cast"   --->   Operation 1472 'mul' 'mul_ln1118_457' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1473 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_504)   --->   "%sext_ln1192_263 = sext i36 %mul_ln1118_457"   --->   Operation 1473 'sext' 'sext_ln1192_263' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1474 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_504 = add i37 %add_ln1192_503, i37 %sext_ln1192_263"   --->   Operation 1474 'add' 'add_ln1192_504' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1475 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_505)   --->   "%mul_ln1118_458 = mul i36 %sext_ln1118_245, i36 %input_val_4_V_cast"   --->   Operation 1475 'mul' 'mul_ln1118_458' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1118_246 = sext i16 %weights_1_1_15_load"   --->   Operation 1476 'sext' 'sext_ln1118_246' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1477 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_506)   --->   "%mul_ln1118_459 = mul i37 %sext_ln1118_246, i37 %sext_ln1192"   --->   Operation 1477 'mul' 'mul_ln1118_459' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1478 [1/1] (0.00ns)   --->   "%weights_1_2_15_addr = getelementptr i15 %weights_1_2_15, i64 0, i64 %iv_cast"   --->   Operation 1478 'getelementptr' 'weights_1_2_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1479 [2/2] (0.79ns)   --->   "%weights_1_2_15_load = load i5 %weights_1_2_15_addr"   --->   Operation 1479 'load' 'weights_1_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1480 [1/1] (0.00ns)   --->   "%weights_2_0_15_addr = getelementptr i16 %weights_2_0_15, i64 0, i64 %iv_cast"   --->   Operation 1480 'getelementptr' 'weights_2_0_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1481 [2/2] (0.79ns)   --->   "%weights_2_0_15_load = load i5 %weights_2_0_15_addr"   --->   Operation 1481 'load' 'weights_2_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1482 [1/1] (0.00ns)   --->   "%weights_2_1_15_addr = getelementptr i16 %weights_2_1_15, i64 0, i64 %iv_cast"   --->   Operation 1482 'getelementptr' 'weights_2_1_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1483 [2/2] (0.79ns)   --->   "%weights_2_1_15_load = load i5 %weights_2_1_15_addr"   --->   Operation 1483 'load' 'weights_2_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1484 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_512 = add i37 %sext_ln1192_266, i37 %sext_ln703_185"   --->   Operation 1484 'add' 'add_ln1192_512' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1485 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_513)   --->   "%mul_ln1118_465 = mul i36 %sext_ln1118_253, i36 %input_val_3_V_cast"   --->   Operation 1485 'mul' 'mul_ln1118_465' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1486 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_513)   --->   "%sext_ln1192_267 = sext i36 %mul_ln1118_465"   --->   Operation 1486 'sext' 'sext_ln1192_267' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1487 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_513 = add i37 %add_ln1192_512, i37 %sext_ln1192_267"   --->   Operation 1487 'add' 'add_ln1192_513' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1488 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_514)   --->   "%mul_ln1118_466 = mul i36 %sext_ln1118_254, i36 %input_val_4_V_cast"   --->   Operation 1488 'mul' 'mul_ln1118_466' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1118_255 = sext i15 %weights_1_1_16_load"   --->   Operation 1489 'sext' 'sext_ln1118_255' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1490 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_515)   --->   "%mul_ln1118_467 = mul i36 %sext_ln1118_255, i36 %input_val_5_V_cast8"   --->   Operation 1490 'mul' 'mul_ln1118_467' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1491 [1/1] (0.00ns)   --->   "%weights_1_2_16_addr = getelementptr i15 %weights_1_2_16, i64 0, i64 %iv_cast"   --->   Operation 1491 'getelementptr' 'weights_1_2_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1492 [2/2] (0.79ns)   --->   "%weights_1_2_16_load = load i5 %weights_1_2_16_addr"   --->   Operation 1492 'load' 'weights_1_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1493 [1/1] (0.00ns)   --->   "%weights_2_0_16_addr = getelementptr i15 %weights_2_0_16, i64 0, i64 %iv_cast"   --->   Operation 1493 'getelementptr' 'weights_2_0_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1494 [2/2] (0.79ns)   --->   "%weights_2_0_16_load = load i5 %weights_2_0_16_addr"   --->   Operation 1494 'load' 'weights_2_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1495 [1/1] (0.00ns)   --->   "%weights_2_1_16_addr = getelementptr i15 %weights_2_1_16, i64 0, i64 %iv_cast"   --->   Operation 1495 'getelementptr' 'weights_2_1_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1496 [2/2] (0.79ns)   --->   "%weights_2_1_16_load = load i5 %weights_2_1_16_addr"   --->   Operation 1496 'load' 'weights_2_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1497 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_521 = add i37 %mul_ln1118_473, i37 %sext_ln703_187"   --->   Operation 1497 'add' 'add_ln1192_521' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1498 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_522)   --->   "%mul_ln1118_474 = mul i36 %sext_ln1118_262, i36 %input_val_3_V_cast"   --->   Operation 1498 'mul' 'mul_ln1118_474' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1499 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_522)   --->   "%sext_ln1192_273 = sext i36 %mul_ln1118_474"   --->   Operation 1499 'sext' 'sext_ln1192_273' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1500 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_522 = add i37 %add_ln1192_521, i37 %sext_ln1192_273"   --->   Operation 1500 'add' 'add_ln1192_522' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1501 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_523)   --->   "%mul_ln1118_475 = mul i36 %sext_ln1118_263, i36 %input_val_4_V_cast"   --->   Operation 1501 'mul' 'mul_ln1118_475' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln1118_264 = sext i15 %weights_1_1_17_load"   --->   Operation 1502 'sext' 'sext_ln1118_264' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1503 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_524)   --->   "%mul_ln1118_476 = mul i36 %sext_ln1118_264, i36 %input_val_5_V_cast8"   --->   Operation 1503 'mul' 'mul_ln1118_476' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1504 [1/1] (0.00ns)   --->   "%weights_1_2_17_addr = getelementptr i15 %weights_1_2_17, i64 0, i64 %iv_cast"   --->   Operation 1504 'getelementptr' 'weights_1_2_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1505 [2/2] (0.79ns)   --->   "%weights_1_2_17_load = load i5 %weights_1_2_17_addr"   --->   Operation 1505 'load' 'weights_1_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1506 [1/1] (0.00ns)   --->   "%weights_2_0_17_addr = getelementptr i16 %weights_2_0_17, i64 0, i64 %iv_cast"   --->   Operation 1506 'getelementptr' 'weights_2_0_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1507 [2/2] (0.79ns)   --->   "%weights_2_0_17_load = load i5 %weights_2_0_17_addr"   --->   Operation 1507 'load' 'weights_2_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1508 [1/1] (0.00ns)   --->   "%weights_2_1_17_addr = getelementptr i16 %weights_2_1_17, i64 0, i64 %iv_cast"   --->   Operation 1508 'getelementptr' 'weights_2_1_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1509 [2/2] (0.79ns)   --->   "%weights_2_1_17_load = load i5 %weights_2_1_17_addr"   --->   Operation 1509 'load' 'weights_2_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1510 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_530 = add i36 %sext_ln1192_277, i36 %sext_ln703_188"   --->   Operation 1510 'add' 'add_ln1192_530' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1511 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_531)   --->   "%mul_ln1118_482 = mul i35 %sext_ln1118_271, i35 %input_val_3_V_cast13"   --->   Operation 1511 'mul' 'mul_ln1118_482' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1512 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_531)   --->   "%sext_ln1192_278 = sext i35 %mul_ln1118_482"   --->   Operation 1512 'sext' 'sext_ln1192_278' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1513 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_531 = add i36 %add_ln1192_530, i36 %sext_ln1192_278"   --->   Operation 1513 'add' 'add_ln1192_531' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1514 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_532)   --->   "%mul_ln1118_483 = mul i35 %sext_ln1118_273, i35 %input_val_4_V_cast14"   --->   Operation 1514 'mul' 'mul_ln1118_483' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1118_274 = sext i14 %weights_1_1_18_load"   --->   Operation 1515 'sext' 'sext_ln1118_274' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1516 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_533)   --->   "%mul_ln1118_484 = mul i35 %sext_ln1118_274, i35 %input_val_5_V_cast15"   --->   Operation 1516 'mul' 'mul_ln1118_484' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1517 [1/1] (0.00ns)   --->   "%weights_1_2_18_addr = getelementptr i14 %weights_1_2_18, i64 0, i64 %iv_cast"   --->   Operation 1517 'getelementptr' 'weights_1_2_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1518 [2/2] (0.79ns)   --->   "%weights_1_2_18_load = load i5 %weights_1_2_18_addr"   --->   Operation 1518 'load' 'weights_1_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1519 [1/1] (0.00ns)   --->   "%weights_2_0_18_addr = getelementptr i14 %weights_2_0_18, i64 0, i64 %iv_cast"   --->   Operation 1519 'getelementptr' 'weights_2_0_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1520 [2/2] (0.79ns)   --->   "%weights_2_0_18_load = load i5 %weights_2_0_18_addr"   --->   Operation 1520 'load' 'weights_2_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1521 [1/1] (0.00ns)   --->   "%weights_2_1_18_addr = getelementptr i14 %weights_2_1_18, i64 0, i64 %iv_cast"   --->   Operation 1521 'getelementptr' 'weights_2_1_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1522 [2/2] (0.79ns)   --->   "%weights_2_1_18_load = load i5 %weights_2_1_18_addr"   --->   Operation 1522 'load' 'weights_2_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1523 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_539 = add i37 %sext_ln1192_284, i37 %mul_ln1118_489"   --->   Operation 1523 'add' 'add_ln1192_539' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1524 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_540)   --->   "%mul_ln1118_491 = mul i36 %sext_ln1118_281, i36 %input_val_3_V_cast"   --->   Operation 1524 'mul' 'mul_ln1118_491' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1525 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_540)   --->   "%sext_ln1192_285 = sext i36 %mul_ln1118_491"   --->   Operation 1525 'sext' 'sext_ln1192_285' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1526 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_540 = add i37 %add_ln1192_539, i37 %sext_ln1192_285"   --->   Operation 1526 'add' 'add_ln1192_540' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1527 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_541)   --->   "%mul_ln1118_492 = mul i37 %sext_ln1118_282, i37 %input_val_4_V_cast6"   --->   Operation 1527 'mul' 'mul_ln1118_492' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln1118_283 = sext i16 %weights_1_1_19_load"   --->   Operation 1528 'sext' 'sext_ln1118_283' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1529 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_542)   --->   "%mul_ln1118_493 = mul i37 %sext_ln1118_283, i37 %sext_ln1192"   --->   Operation 1529 'mul' 'mul_ln1118_493' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1530 [1/1] (0.00ns)   --->   "%weights_1_2_19_addr = getelementptr i15 %weights_1_2_19, i64 0, i64 %iv_cast"   --->   Operation 1530 'getelementptr' 'weights_1_2_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1531 [2/2] (0.79ns)   --->   "%weights_1_2_19_load = load i5 %weights_1_2_19_addr"   --->   Operation 1531 'load' 'weights_1_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1532 [1/1] (0.00ns)   --->   "%weights_2_0_19_addr = getelementptr i16 %weights_2_0_19, i64 0, i64 %iv_cast"   --->   Operation 1532 'getelementptr' 'weights_2_0_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1533 [2/2] (0.79ns)   --->   "%weights_2_0_19_load = load i5 %weights_2_0_19_addr"   --->   Operation 1533 'load' 'weights_2_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1534 [1/1] (0.00ns)   --->   "%weights_2_1_19_addr = getelementptr i15 %weights_2_1_19, i64 0, i64 %iv_cast"   --->   Operation 1534 'getelementptr' 'weights_2_1_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1535 [2/2] (0.79ns)   --->   "%weights_2_1_19_load = load i5 %weights_2_1_19_addr"   --->   Operation 1535 'load' 'weights_2_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1536 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_548 = add i37 %sext_ln1192_288, i37 %sext_ln703_191"   --->   Operation 1536 'add' 'add_ln1192_548' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1537 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_549)   --->   "%mul_ln1118_500 = mul i36 %sext_ln1118_290, i36 %input_val_3_V_cast"   --->   Operation 1537 'mul' 'mul_ln1118_500' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1538 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_549)   --->   "%sext_ln1192_289 = sext i36 %mul_ln1118_500"   --->   Operation 1538 'sext' 'sext_ln1192_289' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1539 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_549 = add i37 %add_ln1192_548, i37 %sext_ln1192_289"   --->   Operation 1539 'add' 'add_ln1192_549' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1540 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_550)   --->   "%mul_ln1118_501 = mul i36 %sext_ln1118_291, i36 %input_val_4_V_cast"   --->   Operation 1540 'mul' 'mul_ln1118_501' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln1118_292 = sext i16 %weights_1_1_20_load"   --->   Operation 1541 'sext' 'sext_ln1118_292' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1542 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_551)   --->   "%mul_ln1118_502 = mul i37 %sext_ln1118_292, i37 %sext_ln1192"   --->   Operation 1542 'mul' 'mul_ln1118_502' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1543 [1/1] (0.00ns)   --->   "%weights_1_2_20_addr = getelementptr i16 %weights_1_2_20, i64 0, i64 %iv_cast"   --->   Operation 1543 'getelementptr' 'weights_1_2_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1544 [2/2] (0.79ns)   --->   "%weights_1_2_20_load = load i5 %weights_1_2_20_addr"   --->   Operation 1544 'load' 'weights_1_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1545 [1/1] (0.00ns)   --->   "%weights_2_0_20_addr = getelementptr i15 %weights_2_0_20, i64 0, i64 %iv_cast"   --->   Operation 1545 'getelementptr' 'weights_2_0_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1546 [2/2] (0.79ns)   --->   "%weights_2_0_20_load = load i5 %weights_2_0_20_addr"   --->   Operation 1546 'load' 'weights_2_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1547 [1/1] (0.00ns)   --->   "%weights_2_1_20_addr = getelementptr i16 %weights_2_1_20, i64 0, i64 %iv_cast"   --->   Operation 1547 'getelementptr' 'weights_2_1_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1548 [2/2] (0.79ns)   --->   "%weights_2_1_20_load = load i5 %weights_2_1_20_addr"   --->   Operation 1548 'load' 'weights_2_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1549 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_557 = add i36 %sext_ln1192_292, i36 %sext_ln703_193"   --->   Operation 1549 'add' 'add_ln1192_557' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1550 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_558)   --->   "%mul_ln1118_509 = mul i35 %sext_ln1118_299, i35 %input_val_3_V_cast13"   --->   Operation 1550 'mul' 'mul_ln1118_509' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1551 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_558)   --->   "%sext_ln1192_293 = sext i35 %mul_ln1118_509"   --->   Operation 1551 'sext' 'sext_ln1192_293' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1552 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_558 = add i36 %add_ln1192_557, i36 %sext_ln1192_293"   --->   Operation 1552 'add' 'add_ln1192_558' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1553 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_559)   --->   "%mul_ln1118_510 = mul i35 %sext_ln1118_301, i35 %input_val_4_V_cast14"   --->   Operation 1553 'mul' 'mul_ln1118_510' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1118_302 = sext i14 %weights_1_1_21_load"   --->   Operation 1554 'sext' 'sext_ln1118_302' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1555 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_560)   --->   "%mul_ln1118_511 = mul i35 %sext_ln1118_302, i35 %input_val_5_V_cast15"   --->   Operation 1555 'mul' 'mul_ln1118_511' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1556 [1/1] (0.00ns)   --->   "%weights_1_2_21_addr = getelementptr i14 %weights_1_2_21, i64 0, i64 %iv_cast"   --->   Operation 1556 'getelementptr' 'weights_1_2_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1557 [2/2] (0.79ns)   --->   "%weights_1_2_21_load = load i5 %weights_1_2_21_addr"   --->   Operation 1557 'load' 'weights_1_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1558 [1/1] (0.00ns)   --->   "%weights_2_0_21_addr = getelementptr i14 %weights_2_0_21, i64 0, i64 %iv_cast"   --->   Operation 1558 'getelementptr' 'weights_2_0_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1559 [2/2] (0.79ns)   --->   "%weights_2_0_21_load = load i5 %weights_2_0_21_addr"   --->   Operation 1559 'load' 'weights_2_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1560 [1/1] (0.00ns)   --->   "%weights_2_1_21_addr = getelementptr i14 %weights_2_1_21, i64 0, i64 %iv_cast"   --->   Operation 1560 'getelementptr' 'weights_2_1_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1561 [2/2] (0.79ns)   --->   "%weights_2_1_21_load = load i5 %weights_2_1_21_addr"   --->   Operation 1561 'load' 'weights_2_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1562 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_566 = add i37 %mul_ln1118_517, i37 %mul_ln1118_516"   --->   Operation 1562 'add' 'add_ln1192_566' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1563 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_567)   --->   "%mul_ln1118_518 = mul i37 %sext_ln1118_309, i37 %input_val_3_V_cast2"   --->   Operation 1563 'mul' 'mul_ln1118_518' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1564 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_567 = add i37 %add_ln1192_566, i37 %mul_ln1118_518"   --->   Operation 1564 'add' 'add_ln1192_567' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1565 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_568)   --->   "%mul_ln1118_519 = mul i37 %sext_ln1118_310, i37 %input_val_4_V_cast6"   --->   Operation 1565 'mul' 'mul_ln1118_519' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1118_311 = sext i16 %weights_1_1_22_load"   --->   Operation 1566 'sext' 'sext_ln1118_311' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1567 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_569)   --->   "%mul_ln1118_520 = mul i37 %sext_ln1118_311, i37 %sext_ln1192"   --->   Operation 1567 'mul' 'mul_ln1118_520' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1568 [1/1] (0.00ns)   --->   "%weights_1_2_22_addr = getelementptr i16 %weights_1_2_22, i64 0, i64 %iv_cast"   --->   Operation 1568 'getelementptr' 'weights_1_2_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1569 [2/2] (0.79ns)   --->   "%weights_1_2_22_load = load i5 %weights_1_2_22_addr"   --->   Operation 1569 'load' 'weights_1_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1570 [1/1] (0.00ns)   --->   "%weights_2_0_22_addr = getelementptr i16 %weights_2_0_22, i64 0, i64 %iv_cast"   --->   Operation 1570 'getelementptr' 'weights_2_0_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1571 [2/2] (0.79ns)   --->   "%weights_2_0_22_load = load i5 %weights_2_0_22_addr"   --->   Operation 1571 'load' 'weights_2_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1572 [1/1] (0.00ns)   --->   "%weights_2_1_22_addr = getelementptr i16 %weights_2_1_22, i64 0, i64 %iv_cast"   --->   Operation 1572 'getelementptr' 'weights_2_1_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1573 [2/2] (0.79ns)   --->   "%weights_2_1_22_load = load i5 %weights_2_1_22_addr"   --->   Operation 1573 'load' 'weights_2_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1574 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_575 = add i37 %mul_ln1118_525, i37 %mul_ln1118_524"   --->   Operation 1574 'add' 'add_ln1192_575' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1575 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_576)   --->   "%mul_ln1118_526 = mul i37 %sext_ln1118_317, i37 %input_val_3_V_cast2"   --->   Operation 1575 'mul' 'mul_ln1118_526' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1576 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_576 = add i37 %add_ln1192_575, i37 %mul_ln1118_526"   --->   Operation 1576 'add' 'add_ln1192_576' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1577 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_577)   --->   "%mul_ln1192_26 = mul i37 %sext_ln1118_318, i37 %input_val_4_V_cast6"   --->   Operation 1577 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1118_319 = sext i16 %weights_1_1_23_load"   --->   Operation 1578 'sext' 'sext_ln1118_319' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1579 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_578)   --->   "%mul_ln1118_527 = mul i37 %sext_ln1118_319, i37 %sext_ln1192"   --->   Operation 1579 'mul' 'mul_ln1118_527' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1580 [1/1] (0.00ns)   --->   "%weights_1_2_23_addr = getelementptr i16 %weights_1_2_23, i64 0, i64 %iv_cast"   --->   Operation 1580 'getelementptr' 'weights_1_2_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1581 [2/2] (0.79ns)   --->   "%weights_1_2_23_load = load i5 %weights_1_2_23_addr"   --->   Operation 1581 'load' 'weights_1_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1582 [1/1] (0.00ns)   --->   "%weights_2_0_23_addr = getelementptr i16 %weights_2_0_23, i64 0, i64 %iv_cast"   --->   Operation 1582 'getelementptr' 'weights_2_0_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1583 [2/2] (0.79ns)   --->   "%weights_2_0_23_load = load i5 %weights_2_0_23_addr"   --->   Operation 1583 'load' 'weights_2_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1584 [1/1] (0.00ns)   --->   "%weights_2_1_23_addr = getelementptr i16 %weights_2_1_23, i64 0, i64 %iv_cast"   --->   Operation 1584 'getelementptr' 'weights_2_1_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1585 [2/2] (0.79ns)   --->   "%weights_2_1_23_load = load i5 %weights_2_1_23_addr"   --->   Operation 1585 'load' 'weights_2_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1586 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_584 = add i37 %mul_ln1118_532, i37 %mul_ln1118_531"   --->   Operation 1586 'add' 'add_ln1192_584' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1587 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_585)   --->   "%mul_ln1118_533 = mul i36 %sext_ln1118_326, i36 %input_val_3_V_cast"   --->   Operation 1587 'mul' 'mul_ln1118_533' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1588 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_585)   --->   "%sext_ln1192_300 = sext i36 %mul_ln1118_533"   --->   Operation 1588 'sext' 'sext_ln1192_300' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1589 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_585 = add i37 %add_ln1192_584, i37 %sext_ln1192_300"   --->   Operation 1589 'add' 'add_ln1192_585' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1590 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_586)   --->   "%mul_ln1118_534 = mul i37 %sext_ln1118_327, i37 %input_val_4_V_cast6"   --->   Operation 1590 'mul' 'mul_ln1118_534' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln1192_301 = sext i17 %weights_1_1_24_load"   --->   Operation 1591 'sext' 'sext_ln1192_301' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1592 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_587)   --->   "%mul_ln1192_27 = mul i37 %sext_ln1192_301, i37 %sext_ln1192"   --->   Operation 1592 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1593 [1/1] (0.00ns)   --->   "%weights_1_2_24_addr = getelementptr i16 %weights_1_2_24, i64 0, i64 %iv_cast"   --->   Operation 1593 'getelementptr' 'weights_1_2_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1594 [2/2] (0.79ns)   --->   "%weights_1_2_24_load = load i5 %weights_1_2_24_addr"   --->   Operation 1594 'load' 'weights_1_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1595 [1/1] (0.00ns)   --->   "%weights_2_0_24_addr = getelementptr i16 %weights_2_0_24, i64 0, i64 %iv_cast"   --->   Operation 1595 'getelementptr' 'weights_2_0_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1596 [2/2] (0.79ns)   --->   "%weights_2_0_24_load = load i5 %weights_2_0_24_addr"   --->   Operation 1596 'load' 'weights_2_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1597 [1/1] (0.00ns)   --->   "%weights_2_1_24_addr = getelementptr i16 %weights_2_1_24, i64 0, i64 %iv_cast"   --->   Operation 1597 'getelementptr' 'weights_2_1_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1598 [2/2] (0.79ns)   --->   "%weights_2_1_24_load = load i5 %weights_2_1_24_addr"   --->   Operation 1598 'load' 'weights_2_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1599 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_593 = add i37 %mul_ln1118_539, i37 %sext_ln703_195"   --->   Operation 1599 'add' 'add_ln1192_593' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1600 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_594)   --->   "%mul_ln1118_540 = mul i37 %sext_ln1118_334, i37 %input_val_3_V_cast2"   --->   Operation 1600 'mul' 'mul_ln1118_540' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1601 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_594 = add i37 %add_ln1192_593, i37 %mul_ln1118_540"   --->   Operation 1601 'add' 'add_ln1192_594' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1602 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_595)   --->   "%mul_ln1118_541 = mul i37 %sext_ln1118_335, i37 %input_val_4_V_cast6"   --->   Operation 1602 'mul' 'mul_ln1118_541' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln1118_336 = sext i15 %weights_1_1_25_load"   --->   Operation 1603 'sext' 'sext_ln1118_336' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1604 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_596)   --->   "%mul_ln1118_542 = mul i36 %sext_ln1118_336, i36 %input_val_5_V_cast8"   --->   Operation 1604 'mul' 'mul_ln1118_542' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1605 [1/1] (0.00ns)   --->   "%weights_1_2_25_addr = getelementptr i15 %weights_1_2_25, i64 0, i64 %iv_cast"   --->   Operation 1605 'getelementptr' 'weights_1_2_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1606 [2/2] (0.79ns)   --->   "%weights_1_2_25_load = load i5 %weights_1_2_25_addr"   --->   Operation 1606 'load' 'weights_1_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1607 [1/1] (0.00ns)   --->   "%weights_2_0_25_addr = getelementptr i16 %weights_2_0_25, i64 0, i64 %iv_cast"   --->   Operation 1607 'getelementptr' 'weights_2_0_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1608 [2/2] (0.79ns)   --->   "%weights_2_0_25_load = load i5 %weights_2_0_25_addr"   --->   Operation 1608 'load' 'weights_2_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1609 [1/1] (0.00ns)   --->   "%weights_2_1_25_addr = getelementptr i16 %weights_2_1_25, i64 0, i64 %iv_cast"   --->   Operation 1609 'getelementptr' 'weights_2_1_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1610 [2/2] (0.79ns)   --->   "%weights_2_1_25_load = load i5 %weights_2_1_25_addr"   --->   Operation 1610 'load' 'weights_2_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1611 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_602 = add i37 %mul_ln1118_548, i37 %mul_ln1118_547"   --->   Operation 1611 'add' 'add_ln1192_602' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1612 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_603)   --->   "%mul_ln1118_549 = mul i36 %sext_ln1118_343, i36 %input_val_3_V_cast"   --->   Operation 1612 'mul' 'mul_ln1118_549' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1613 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_603)   --->   "%sext_ln1192_304 = sext i36 %mul_ln1118_549"   --->   Operation 1613 'sext' 'sext_ln1192_304' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1614 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_603 = add i37 %add_ln1192_602, i37 %sext_ln1192_304"   --->   Operation 1614 'add' 'add_ln1192_603' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1118_344 = sext i17 %weights_1_0_26_load"   --->   Operation 1615 'sext' 'sext_ln1118_344' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1616 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_604)   --->   "%mul_ln1192_28 = mul i37 %sext_ln1118_344, i37 %input_val_4_V_cast6"   --->   Operation 1616 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1617 [1/1] (0.00ns)   --->   "%weights_1_1_26_addr = getelementptr i16 %weights_1_1_26, i64 0, i64 %iv_cast"   --->   Operation 1617 'getelementptr' 'weights_1_1_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1618 [2/2] (0.79ns)   --->   "%weights_1_1_26_load = load i5 %weights_1_1_26_addr"   --->   Operation 1618 'load' 'weights_1_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1619 [1/1] (0.00ns)   --->   "%weights_1_2_26_addr = getelementptr i16 %weights_1_2_26, i64 0, i64 %iv_cast"   --->   Operation 1619 'getelementptr' 'weights_1_2_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1620 [2/2] (0.79ns)   --->   "%weights_1_2_26_load = load i5 %weights_1_2_26_addr"   --->   Operation 1620 'load' 'weights_1_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1621 [1/1] (0.00ns)   --->   "%weights_2_0_26_addr = getelementptr i16 %weights_2_0_26, i64 0, i64 %iv_cast"   --->   Operation 1621 'getelementptr' 'weights_2_0_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1622 [2/2] (0.79ns)   --->   "%weights_2_0_26_load = load i5 %weights_2_0_26_addr"   --->   Operation 1622 'load' 'weights_2_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1623 [1/1] (0.00ns)   --->   "%weights_2_1_26_addr = getelementptr i16 %weights_2_1_26, i64 0, i64 %iv_cast"   --->   Operation 1623 'getelementptr' 'weights_2_1_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1624 [2/2] (0.79ns)   --->   "%weights_2_1_26_load = load i5 %weights_2_1_26_addr"   --->   Operation 1624 'load' 'weights_2_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_11 : Operation 1625 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_611 = add i37 %mul_ln1118_555, i37 %sext_ln703_197"   --->   Operation 1625 'add' 'add_ln1192_611' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1626 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_612)   --->   "%mul_ln1118_556 = mul i36 %sext_ln1118_352, i36 %input_val_3_V_cast"   --->   Operation 1626 'mul' 'mul_ln1118_556' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1627 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_612)   --->   "%sext_ln1192_305 = sext i36 %mul_ln1118_556"   --->   Operation 1627 'sext' 'sext_ln1192_305' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1628 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_612 = add i37 %add_ln1192_611, i37 %sext_ln1192_305"   --->   Operation 1628 'add' 'add_ln1192_612' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1118_353 = sext i16 %weights_1_0_27_load"   --->   Operation 1629 'sext' 'sext_ln1118_353' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1630 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_613)   --->   "%mul_ln1118_557 = mul i37 %sext_ln1118_353, i37 %input_val_4_V_cast6"   --->   Operation 1630 'mul' 'mul_ln1118_557' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1631 [1/1] (0.00ns)   --->   "%weights_1_1_27_addr = getelementptr i15 %weights_1_1_27, i64 0, i64 %iv_cast"   --->   Operation 1631 'getelementptr' 'weights_1_1_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1632 [2/2] (0.79ns)   --->   "%weights_1_1_27_load = load i5 %weights_1_1_27_addr"   --->   Operation 1632 'load' 'weights_1_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1633 [1/1] (0.00ns)   --->   "%weights_1_2_27_addr = getelementptr i15 %weights_1_2_27, i64 0, i64 %iv_cast"   --->   Operation 1633 'getelementptr' 'weights_1_2_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1634 [2/2] (0.79ns)   --->   "%weights_1_2_27_load = load i5 %weights_1_2_27_addr"   --->   Operation 1634 'load' 'weights_1_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1635 [1/1] (0.00ns)   --->   "%weights_2_0_27_addr = getelementptr i15 %weights_2_0_27, i64 0, i64 %iv_cast"   --->   Operation 1635 'getelementptr' 'weights_2_0_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1636 [2/2] (0.79ns)   --->   "%weights_2_0_27_load = load i5 %weights_2_0_27_addr"   --->   Operation 1636 'load' 'weights_2_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1637 [1/1] (0.00ns)   --->   "%weights_2_1_27_addr = getelementptr i15 %weights_2_1_27, i64 0, i64 %iv_cast"   --->   Operation 1637 'getelementptr' 'weights_2_1_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1638 [2/2] (0.79ns)   --->   "%weights_2_1_27_load = load i5 %weights_2_1_27_addr"   --->   Operation 1638 'load' 'weights_2_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_11 : Operation 1639 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_620 = add i36 %sext_ln1192_310, i36 %sext_ln703_199"   --->   Operation 1639 'add' 'add_ln1192_620' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1640 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_621)   --->   "%mul_ln1118_565 = mul i35 %sext_ln1118_361, i35 %input_val_3_V_cast13"   --->   Operation 1640 'mul' 'mul_ln1118_565' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1641 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_621)   --->   "%sext_ln1192_311 = sext i35 %mul_ln1118_565"   --->   Operation 1641 'sext' 'sext_ln1192_311' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1642 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_621 = add i36 %add_ln1192_620, i36 %sext_ln1192_311"   --->   Operation 1642 'add' 'add_ln1192_621' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln1118_363 = sext i14 %weights_1_0_28_load"   --->   Operation 1643 'sext' 'sext_ln1118_363' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1644 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_622)   --->   "%mul_ln1118_566 = mul i35 %sext_ln1118_363, i35 %input_val_4_V_cast14"   --->   Operation 1644 'mul' 'mul_ln1118_566' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1645 [1/1] (0.00ns)   --->   "%weights_1_1_28_addr = getelementptr i14 %weights_1_1_28, i64 0, i64 %iv_cast"   --->   Operation 1645 'getelementptr' 'weights_1_1_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1646 [2/2] (0.79ns)   --->   "%weights_1_1_28_load = load i5 %weights_1_1_28_addr"   --->   Operation 1646 'load' 'weights_1_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1647 [1/1] (0.00ns)   --->   "%weights_1_2_28_addr = getelementptr i14 %weights_1_2_28, i64 0, i64 %iv_cast"   --->   Operation 1647 'getelementptr' 'weights_1_2_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1648 [2/2] (0.79ns)   --->   "%weights_1_2_28_load = load i5 %weights_1_2_28_addr"   --->   Operation 1648 'load' 'weights_1_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1649 [1/1] (0.00ns)   --->   "%weights_2_0_28_addr = getelementptr i14 %weights_2_0_28, i64 0, i64 %iv_cast"   --->   Operation 1649 'getelementptr' 'weights_2_0_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1650 [2/2] (0.79ns)   --->   "%weights_2_0_28_load = load i5 %weights_2_0_28_addr"   --->   Operation 1650 'load' 'weights_2_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1651 [1/1] (0.00ns)   --->   "%weights_2_1_28_addr = getelementptr i14 %weights_2_1_28, i64 0, i64 %iv_cast"   --->   Operation 1651 'getelementptr' 'weights_2_1_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1652 [2/2] (0.79ns)   --->   "%weights_2_1_28_load = load i5 %weights_2_1_28_addr"   --->   Operation 1652 'load' 'weights_2_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1653 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_629 = add i36 %sext_ln1192_317, i36 %sext_ln703_201"   --->   Operation 1653 'add' 'add_ln1192_629' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1654 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_630)   --->   "%mul_ln1118_574 = mul i35 %sext_ln1118_371, i35 %input_val_3_V_cast13"   --->   Operation 1654 'mul' 'mul_ln1118_574' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1655 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_630)   --->   "%sext_ln1192_318 = sext i35 %mul_ln1118_574"   --->   Operation 1655 'sext' 'sext_ln1192_318' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1656 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_630 = add i36 %add_ln1192_629, i36 %sext_ln1192_318"   --->   Operation 1656 'add' 'add_ln1192_630' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln1118_373 = sext i14 %weights_1_0_29_load"   --->   Operation 1657 'sext' 'sext_ln1118_373' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1658 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_631)   --->   "%mul_ln1118_575 = mul i35 %sext_ln1118_373, i35 %input_val_4_V_cast14"   --->   Operation 1658 'mul' 'mul_ln1118_575' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1659 [1/1] (0.00ns)   --->   "%weights_1_1_29_addr = getelementptr i14 %weights_1_1_29, i64 0, i64 %iv_cast"   --->   Operation 1659 'getelementptr' 'weights_1_1_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1660 [2/2] (0.79ns)   --->   "%weights_1_1_29_load = load i5 %weights_1_1_29_addr"   --->   Operation 1660 'load' 'weights_1_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1661 [1/1] (0.00ns)   --->   "%weights_1_2_29_addr = getelementptr i14 %weights_1_2_29, i64 0, i64 %iv_cast"   --->   Operation 1661 'getelementptr' 'weights_1_2_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1662 [2/2] (0.79ns)   --->   "%weights_1_2_29_load = load i5 %weights_1_2_29_addr"   --->   Operation 1662 'load' 'weights_1_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1663 [1/1] (0.00ns)   --->   "%weights_2_0_29_addr = getelementptr i14 %weights_2_0_29, i64 0, i64 %iv_cast"   --->   Operation 1663 'getelementptr' 'weights_2_0_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1664 [2/2] (0.79ns)   --->   "%weights_2_0_29_load = load i5 %weights_2_0_29_addr"   --->   Operation 1664 'load' 'weights_2_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1665 [1/1] (0.00ns)   --->   "%weights_2_1_29_addr = getelementptr i14 %weights_2_1_29, i64 0, i64 %iv_cast"   --->   Operation 1665 'getelementptr' 'weights_2_1_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1666 [2/2] (0.79ns)   --->   "%weights_2_1_29_load = load i5 %weights_2_1_29_addr"   --->   Operation 1666 'load' 'weights_2_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1667 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_638 = add i36 %sext_ln1192_324, i36 %sext_ln703_203"   --->   Operation 1667 'add' 'add_ln1192_638' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1668 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_639)   --->   "%mul_ln1118_583 = mul i35 %sext_ln1118_381, i35 %input_val_3_V_cast13"   --->   Operation 1668 'mul' 'mul_ln1118_583' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1669 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_639)   --->   "%sext_ln1192_325 = sext i35 %mul_ln1118_583"   --->   Operation 1669 'sext' 'sext_ln1192_325' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1670 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_639 = add i36 %add_ln1192_638, i36 %sext_ln1192_325"   --->   Operation 1670 'add' 'add_ln1192_639' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln1118_383 = sext i14 %weights_1_0_30_load"   --->   Operation 1671 'sext' 'sext_ln1118_383' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1672 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_640)   --->   "%mul_ln1118_584 = mul i35 %sext_ln1118_383, i35 %input_val_4_V_cast14"   --->   Operation 1672 'mul' 'mul_ln1118_584' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1673 [1/1] (0.00ns)   --->   "%weights_1_1_30_addr = getelementptr i14 %weights_1_1_30, i64 0, i64 %iv_cast"   --->   Operation 1673 'getelementptr' 'weights_1_1_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1674 [2/2] (0.79ns)   --->   "%weights_1_1_30_load = load i5 %weights_1_1_30_addr"   --->   Operation 1674 'load' 'weights_1_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1675 [1/1] (0.00ns)   --->   "%weights_1_2_30_addr = getelementptr i14 %weights_1_2_30, i64 0, i64 %iv_cast"   --->   Operation 1675 'getelementptr' 'weights_1_2_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1676 [2/2] (0.79ns)   --->   "%weights_1_2_30_load = load i5 %weights_1_2_30_addr"   --->   Operation 1676 'load' 'weights_1_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1677 [1/1] (0.00ns)   --->   "%weights_2_0_30_addr = getelementptr i14 %weights_2_0_30, i64 0, i64 %iv_cast"   --->   Operation 1677 'getelementptr' 'weights_2_0_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1678 [2/2] (0.79ns)   --->   "%weights_2_0_30_load = load i5 %weights_2_0_30_addr"   --->   Operation 1678 'load' 'weights_2_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1679 [1/1] (0.00ns)   --->   "%weights_2_1_30_addr = getelementptr i14 %weights_2_1_30, i64 0, i64 %iv_cast"   --->   Operation 1679 'getelementptr' 'weights_2_1_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1680 [2/2] (0.79ns)   --->   "%weights_2_1_30_load = load i5 %weights_2_1_30_addr"   --->   Operation 1680 'load' 'weights_2_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1681 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_647 = add i36 %sext_ln1192_331, i36 %sext_ln703_205"   --->   Operation 1681 'add' 'add_ln1192_647' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1682 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_648)   --->   "%mul_ln1118_592 = mul i35 %sext_ln1118_391, i35 %input_val_3_V_cast13"   --->   Operation 1682 'mul' 'mul_ln1118_592' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1683 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_648)   --->   "%sext_ln1192_332 = sext i35 %mul_ln1118_592"   --->   Operation 1683 'sext' 'sext_ln1192_332' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1684 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_648 = add i36 %add_ln1192_647, i36 %sext_ln1192_332"   --->   Operation 1684 'add' 'add_ln1192_648' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1118_393 = sext i14 %weights_1_0_31_load"   --->   Operation 1685 'sext' 'sext_ln1118_393' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1686 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_649)   --->   "%mul_ln1118_593 = mul i35 %sext_ln1118_393, i35 %input_val_4_V_cast14"   --->   Operation 1686 'mul' 'mul_ln1118_593' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1687 [1/1] (0.00ns)   --->   "%weights_1_1_31_addr = getelementptr i14 %weights_1_1_31, i64 0, i64 %iv_cast"   --->   Operation 1687 'getelementptr' 'weights_1_1_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1688 [2/2] (0.79ns)   --->   "%weights_1_1_31_load = load i5 %weights_1_1_31_addr"   --->   Operation 1688 'load' 'weights_1_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1689 [1/1] (0.00ns)   --->   "%weights_1_2_31_addr = getelementptr i14 %weights_1_2_31, i64 0, i64 %iv_cast"   --->   Operation 1689 'getelementptr' 'weights_1_2_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1690 [2/2] (0.79ns)   --->   "%weights_1_2_31_load = load i5 %weights_1_2_31_addr"   --->   Operation 1690 'load' 'weights_1_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1691 [1/1] (0.00ns)   --->   "%weights_2_0_31_addr = getelementptr i14 %weights_2_0_31, i64 0, i64 %iv_cast"   --->   Operation 1691 'getelementptr' 'weights_2_0_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1692 [2/2] (0.79ns)   --->   "%weights_2_0_31_load = load i5 %weights_2_0_31_addr"   --->   Operation 1692 'load' 'weights_2_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_11 : Operation 1693 [1/1] (0.00ns)   --->   "%weights_2_1_31_addr = getelementptr i14 %weights_2_1_31, i64 0, i64 %iv_cast"   --->   Operation 1693 'getelementptr' 'weights_2_1_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 1694 [2/2] (0.79ns)   --->   "%weights_2_1_31_load = load i5 %weights_2_1_31_addr"   --->   Operation 1694 'load' 'weights_2_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 12 <SV = 11> <Delay = 1.87>
ST_12 : Operation 1695 [1/1] (0.00ns)   --->   "%input_val_6_V_cast16 = sext i21 %input_val_6_V" [../src/hls/cnn.cpp:49]   --->   Operation 1695 'sext' 'input_val_6_V_cast16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1696 [1/1] (0.00ns)   --->   "%input_val_6_V_cast3 = sext i21 %input_val_6_V" [../src/hls/cnn.cpp:49]   --->   Operation 1696 'sext' 'input_val_6_V_cast3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1697 [1/1] (0.00ns)   --->   "%input_val_6_V_cast = sext i21 %input_val_6_V" [../src/hls/cnn.cpp:49]   --->   Operation 1697 'sext' 'input_val_6_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1698 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_369 = add i37 %add_ln1192, i37 %sext_ln1192_200"   --->   Operation 1698 'add' 'add_ln1192_369' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1699 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_370)   --->   "%mul_ln1118_331 = mul i36 %sext_ln1118_105, i36 %input_val_4_V_cast"   --->   Operation 1699 'mul' 'mul_ln1118_331' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1700 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_370)   --->   "%sext_ln1192_201 = sext i36 %mul_ln1118_331"   --->   Operation 1700 'sext' 'sext_ln1192_201' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1701 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_370 = add i37 %add_ln1192_369, i37 %sext_ln1192_201"   --->   Operation 1701 'add' 'add_ln1192_370' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1702 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_371)   --->   "%mul_ln1118_332 = mul i37 %sext_ln1118_106, i37 %sext_ln1192"   --->   Operation 1702 'mul' 'mul_ln1118_332' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1703 [1/2] (0.79ns)   --->   "%weights_1_2_0_load = load i5 %weights_1_2_0_addr"   --->   Operation 1703 'load' 'weights_1_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i15 %weights_1_2_0_load"   --->   Operation 1704 'sext' 'sext_ln1118_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1705 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_372)   --->   "%mul_ln1118_333 = mul i36 %sext_ln1118_107, i36 %input_val_6_V_cast"   --->   Operation 1705 'mul' 'mul_ln1118_333' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1706 [1/2] (0.79ns)   --->   "%weights_2_0_0_load = load i5 %weights_2_0_0_addr"   --->   Operation 1706 'load' 'weights_2_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1707 [1/2] (0.79ns)   --->   "%weights_2_1_0_load = load i5 %weights_2_1_0_addr"   --->   Operation 1707 'load' 'weights_2_1_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1708 [1/2] (0.79ns)   --->   "%weights_2_2_0_load = load i5 %weights_2_2_0_addr"   --->   Operation 1708 'load' 'weights_2_2_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1709 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_378 = add i37 %add_ln1192_377, i37 %mul_ln1118_338"   --->   Operation 1709 'add' 'add_ln1192_378' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1710 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_379)   --->   "%mul_ln1118_339 = mul i36 %sext_ln1118_114, i36 %input_val_4_V_cast"   --->   Operation 1710 'mul' 'mul_ln1118_339' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1711 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_379)   --->   "%sext_ln1192_204 = sext i36 %mul_ln1118_339"   --->   Operation 1711 'sext' 'sext_ln1192_204' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1712 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_379 = add i37 %add_ln1192_378, i37 %sext_ln1192_204"   --->   Operation 1712 'add' 'add_ln1192_379' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1713 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_380)   --->   "%mul_ln1118_340 = mul i37 %sext_ln1118_115, i37 %sext_ln1192"   --->   Operation 1713 'mul' 'mul_ln1118_340' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1714 [1/2] (0.79ns)   --->   "%weights_1_2_1_load = load i5 %weights_1_2_1_addr"   --->   Operation 1714 'load' 'weights_1_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i16 %weights_1_2_1_load"   --->   Operation 1715 'sext' 'sext_ln1118_116' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1716 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_381)   --->   "%mul_ln1118_341 = mul i37 %sext_ln1118_116, i37 %input_val_6_V_cast3"   --->   Operation 1716 'mul' 'mul_ln1118_341' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1717 [1/2] (0.79ns)   --->   "%weights_2_0_1_load = load i5 %weights_2_0_1_addr"   --->   Operation 1717 'load' 'weights_2_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1718 [1/2] (0.79ns)   --->   "%weights_2_1_1_load = load i5 %weights_2_1_1_addr"   --->   Operation 1718 'load' 'weights_2_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1719 [1/2] (0.79ns)   --->   "%weights_2_2_1_load = load i5 %weights_2_2_1_addr"   --->   Operation 1719 'load' 'weights_2_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1720 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_387 = add i37 %add_ln1192_386, i37 %mul_ln1118_346"   --->   Operation 1720 'add' 'add_ln1192_387' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1721 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_388)   --->   "%mul_ln1118_347 = mul i37 %sext_ln1118_122, i37 %input_val_4_V_cast6"   --->   Operation 1721 'mul' 'mul_ln1118_347' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1722 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_388 = add i37 %add_ln1192_387, i37 %mul_ln1118_347"   --->   Operation 1722 'add' 'add_ln1192_388' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1723 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_389)   --->   "%mul_ln1118_348 = mul i37 %sext_ln1118_123, i37 %sext_ln1192"   --->   Operation 1723 'mul' 'mul_ln1118_348' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1724 [1/2] (0.79ns)   --->   "%weights_1_2_2_load = load i5 %weights_1_2_2_addr"   --->   Operation 1724 'load' 'weights_1_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i16 %weights_1_2_2_load"   --->   Operation 1725 'sext' 'sext_ln1118_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1726 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_390)   --->   "%mul_ln1118_349 = mul i37 %sext_ln1118_124, i37 %input_val_6_V_cast3"   --->   Operation 1726 'mul' 'mul_ln1118_349' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1727 [1/2] (0.79ns)   --->   "%weights_2_0_2_load = load i5 %weights_2_0_2_addr"   --->   Operation 1727 'load' 'weights_2_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1728 [1/2] (0.79ns)   --->   "%weights_2_1_2_load = load i5 %weights_2_1_2_addr"   --->   Operation 1728 'load' 'weights_2_1_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1729 [1/2] (0.79ns)   --->   "%weights_2_2_2_load = load i5 %weights_2_2_2_addr"   --->   Operation 1729 'load' 'weights_2_2_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1730 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_396 = add i37 %add_ln1192_395, i37 %sext_ln1192_206"   --->   Operation 1730 'add' 'add_ln1192_396' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1731 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_397)   --->   "%mul_ln1118_355 = mul i36 %sext_ln1118_131, i36 %input_val_4_V_cast"   --->   Operation 1731 'mul' 'mul_ln1118_355' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1732 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_397)   --->   "%sext_ln1192_207 = sext i36 %mul_ln1118_355"   --->   Operation 1732 'sext' 'sext_ln1192_207' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1733 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_397 = add i37 %add_ln1192_396, i37 %sext_ln1192_207"   --->   Operation 1733 'add' 'add_ln1192_397' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1734 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_398)   --->   "%mul_ln1118_356 = mul i36 %sext_ln1118_132, i36 %input_val_5_V_cast8"   --->   Operation 1734 'mul' 'mul_ln1118_356' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1735 [1/2] (0.79ns)   --->   "%weights_1_2_3_load = load i5 %weights_1_2_3_addr"   --->   Operation 1735 'load' 'weights_1_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i16 %weights_1_2_3_load"   --->   Operation 1736 'sext' 'sext_ln1118_133' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1737 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_399)   --->   "%mul_ln1118_357 = mul i37 %sext_ln1118_133, i37 %input_val_6_V_cast3"   --->   Operation 1737 'mul' 'mul_ln1118_357' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1738 [1/2] (0.79ns)   --->   "%weights_2_0_3_load = load i5 %weights_2_0_3_addr"   --->   Operation 1738 'load' 'weights_2_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1739 [1/2] (0.79ns)   --->   "%weights_2_1_3_load = load i5 %weights_2_1_3_addr"   --->   Operation 1739 'load' 'weights_2_1_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1740 [1/2] (0.79ns)   --->   "%weights_2_2_3_load = load i5 %weights_2_2_3_addr"   --->   Operation 1740 'load' 'weights_2_2_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1741 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_405 = add i36 %add_ln1192_404, i36 %sext_ln1192_212"   --->   Operation 1741 'add' 'add_ln1192_405' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i36 %add_ln1192_405"   --->   Operation 1742 'sext' 'sext_ln1118_140' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1743 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_406)   --->   "%mul_ln1118_363 = mul i35 %sext_ln1118_141, i35 %input_val_4_V_cast14"   --->   Operation 1743 'mul' 'mul_ln1118_363' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1744 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_406)   --->   "%sext_ln1192_213 = sext i35 %mul_ln1118_363"   --->   Operation 1744 'sext' 'sext_ln1192_213' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1745 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_406 = add i37 %sext_ln1118_140, i37 %sext_ln1192_213"   --->   Operation 1745 'add' 'add_ln1192_406' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1746 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_407)   --->   "%mul_ln1118_364 = mul i35 %sext_ln1118_142, i35 %input_val_5_V_cast15"   --->   Operation 1746 'mul' 'mul_ln1118_364' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1747 [1/2] (0.79ns)   --->   "%weights_1_2_4_load = load i5 %weights_1_2_4_addr"   --->   Operation 1747 'load' 'weights_1_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i14 %weights_1_2_4_load"   --->   Operation 1748 'sext' 'sext_ln1118_143' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1749 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_408)   --->   "%mul_ln1118_365 = mul i35 %sext_ln1118_143, i35 %input_val_6_V_cast16"   --->   Operation 1749 'mul' 'mul_ln1118_365' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1750 [1/2] (0.79ns)   --->   "%weights_2_0_4_load = load i5 %weights_2_0_4_addr"   --->   Operation 1750 'load' 'weights_2_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1751 [1/2] (0.79ns)   --->   "%weights_2_1_4_load = load i5 %weights_2_1_4_addr"   --->   Operation 1751 'load' 'weights_2_1_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1752 [1/2] (0.79ns)   --->   "%weights_2_2_4_load = load i5 %weights_2_2_4_addr"   --->   Operation 1752 'load' 'weights_2_2_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1753 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_414 = add i36 %add_ln1192_413, i36 %sext_ln1192_219"   --->   Operation 1753 'add' 'add_ln1192_414' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i36 %add_ln1192_414"   --->   Operation 1754 'sext' 'sext_ln1118_150' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1755 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_415)   --->   "%mul_ln1118_372 = mul i35 %sext_ln1118_151, i35 %input_val_4_V_cast14"   --->   Operation 1755 'mul' 'mul_ln1118_372' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1756 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_415)   --->   "%sext_ln1192_220 = sext i35 %mul_ln1118_372"   --->   Operation 1756 'sext' 'sext_ln1192_220' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1757 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_415 = add i37 %sext_ln1118_150, i37 %sext_ln1192_220"   --->   Operation 1757 'add' 'add_ln1192_415' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1758 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_416)   --->   "%mul_ln1118_373 = mul i35 %sext_ln1118_152, i35 %input_val_5_V_cast15"   --->   Operation 1758 'mul' 'mul_ln1118_373' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1759 [1/2] (0.79ns)   --->   "%weights_1_2_5_load = load i5 %weights_1_2_5_addr"   --->   Operation 1759 'load' 'weights_1_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i14 %weights_1_2_5_load"   --->   Operation 1760 'sext' 'sext_ln1118_153' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1761 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_417)   --->   "%mul_ln1118_374 = mul i35 %sext_ln1118_153, i35 %input_val_6_V_cast16"   --->   Operation 1761 'mul' 'mul_ln1118_374' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1762 [1/2] (0.79ns)   --->   "%weights_2_0_5_load = load i5 %weights_2_0_5_addr"   --->   Operation 1762 'load' 'weights_2_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1763 [1/2] (0.79ns)   --->   "%weights_2_1_5_load = load i5 %weights_2_1_5_addr"   --->   Operation 1763 'load' 'weights_2_1_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1764 [1/2] (0.79ns)   --->   "%weights_2_2_5_load = load i5 %weights_2_2_5_addr"   --->   Operation 1764 'load' 'weights_2_2_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1765 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_423 = add i37 %add_ln1192_422, i37 %mul_ln1118_380"   --->   Operation 1765 'add' 'add_ln1192_423' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1766 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_424)   --->   "%mul_ln1118_381 = mul i37 %sext_ln1118_160, i37 %input_val_4_V_cast6"   --->   Operation 1766 'mul' 'mul_ln1118_381' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1767 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_424 = add i37 %add_ln1192_423, i37 %mul_ln1118_381"   --->   Operation 1767 'add' 'add_ln1192_424' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1768 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_425)   --->   "%mul_ln1118_382 = mul i37 %sext_ln1118_161, i37 %sext_ln1192"   --->   Operation 1768 'mul' 'mul_ln1118_382' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1769 [1/2] (0.79ns)   --->   "%weights_1_2_6_load = load i5 %weights_1_2_6_addr"   --->   Operation 1769 'load' 'weights_1_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i16 %weights_1_2_6_load"   --->   Operation 1770 'sext' 'sext_ln1118_162' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1771 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_426)   --->   "%mul_ln1118_383 = mul i37 %sext_ln1118_162, i37 %input_val_6_V_cast3"   --->   Operation 1771 'mul' 'mul_ln1118_383' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1772 [1/2] (0.79ns)   --->   "%weights_2_0_6_load = load i5 %weights_2_0_6_addr"   --->   Operation 1772 'load' 'weights_2_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1773 [1/2] (0.79ns)   --->   "%weights_2_1_6_load = load i5 %weights_2_1_6_addr"   --->   Operation 1773 'load' 'weights_2_1_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1774 [1/2] (0.79ns)   --->   "%weights_2_2_6_load = load i5 %weights_2_2_6_addr"   --->   Operation 1774 'load' 'weights_2_2_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1775 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_432 = add i37 %add_ln1192_431, i37 %mul_ln1118_388"   --->   Operation 1775 'add' 'add_ln1192_432' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1776 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_433)   --->   "%mul_ln1118_389 = mul i36 %sext_ln1118_169, i36 %input_val_4_V_cast"   --->   Operation 1776 'mul' 'mul_ln1118_389' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1777 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_433)   --->   "%sext_ln1192_227 = sext i36 %mul_ln1118_389"   --->   Operation 1777 'sext' 'sext_ln1192_227' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1778 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_433 = add i37 %add_ln1192_432, i37 %sext_ln1192_227"   --->   Operation 1778 'add' 'add_ln1192_433' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1779 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_434)   --->   "%mul_ln1118_390 = mul i36 %sext_ln1118_170, i36 %input_val_5_V_cast8"   --->   Operation 1779 'mul' 'mul_ln1118_390' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1780 [1/2] (0.79ns)   --->   "%weights_1_2_7_load = load i5 %weights_1_2_7_addr"   --->   Operation 1780 'load' 'weights_1_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i16 %weights_1_2_7_load"   --->   Operation 1781 'sext' 'sext_ln1118_171' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1782 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_435)   --->   "%mul_ln1118_391 = mul i37 %sext_ln1118_171, i37 %input_val_6_V_cast3"   --->   Operation 1782 'mul' 'mul_ln1118_391' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1783 [1/2] (0.79ns)   --->   "%weights_2_0_7_load = load i5 %weights_2_0_7_addr"   --->   Operation 1783 'load' 'weights_2_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1784 [1/2] (0.79ns)   --->   "%weights_2_1_7_load = load i5 %weights_2_1_7_addr"   --->   Operation 1784 'load' 'weights_2_1_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1785 [1/2] (0.79ns)   --->   "%weights_2_2_7_load = load i5 %weights_2_2_7_addr"   --->   Operation 1785 'load' 'weights_2_2_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1786 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_441 = add i36 %add_ln1192_440, i36 %sext_ln1192_232"   --->   Operation 1786 'add' 'add_ln1192_441' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1118_178 = sext i36 %add_ln1192_441"   --->   Operation 1787 'sext' 'sext_ln1118_178' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1788 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_442)   --->   "%mul_ln1118_398 = mul i35 %sext_ln1118_179, i35 %input_val_4_V_cast14"   --->   Operation 1788 'mul' 'mul_ln1118_398' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1789 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_442)   --->   "%sext_ln1192_233 = sext i35 %mul_ln1118_398"   --->   Operation 1789 'sext' 'sext_ln1192_233' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1790 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_442 = add i37 %sext_ln1118_178, i37 %sext_ln1192_233"   --->   Operation 1790 'add' 'add_ln1192_442' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1791 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_443)   --->   "%mul_ln1118_399 = mul i35 %sext_ln1118_180, i35 %input_val_5_V_cast15"   --->   Operation 1791 'mul' 'mul_ln1118_399' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1792 [1/2] (0.79ns)   --->   "%weights_1_2_8_load = load i5 %weights_1_2_8_addr"   --->   Operation 1792 'load' 'weights_1_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln1118_181 = sext i14 %weights_1_2_8_load"   --->   Operation 1793 'sext' 'sext_ln1118_181' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1794 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_444)   --->   "%mul_ln1118_400 = mul i35 %sext_ln1118_181, i35 %input_val_6_V_cast16"   --->   Operation 1794 'mul' 'mul_ln1118_400' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1795 [1/2] (0.79ns)   --->   "%weights_2_0_8_load = load i5 %weights_2_0_8_addr"   --->   Operation 1795 'load' 'weights_2_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1796 [1/2] (0.79ns)   --->   "%weights_2_1_8_load = load i5 %weights_2_1_8_addr"   --->   Operation 1796 'load' 'weights_2_1_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1797 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_450 = add i37 %add_ln1192_449, i37 %mul_ln1118_406"   --->   Operation 1797 'add' 'add_ln1192_450' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1798 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_451)   --->   "%mul_ln1118_407 = mul i37 %sext_ln1118_188, i37 %input_val_4_V_cast6"   --->   Operation 1798 'mul' 'mul_ln1118_407' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1799 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_451 = add i37 %add_ln1192_450, i37 %mul_ln1118_407"   --->   Operation 1799 'add' 'add_ln1192_451' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1800 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_452)   --->   "%mul_ln1118_408 = mul i36 %sext_ln1118_189, i36 %input_val_5_V_cast8"   --->   Operation 1800 'mul' 'mul_ln1118_408' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1801 [1/2] (0.79ns)   --->   "%weights_1_2_9_load = load i5 %weights_1_2_9_addr"   --->   Operation 1801 'load' 'weights_1_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1118_190 = sext i15 %weights_1_2_9_load"   --->   Operation 1802 'sext' 'sext_ln1118_190' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1803 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_453)   --->   "%mul_ln1118_409 = mul i36 %sext_ln1118_190, i36 %input_val_6_V_cast"   --->   Operation 1803 'mul' 'mul_ln1118_409' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1804 [1/2] (0.79ns)   --->   "%weights_2_0_9_load = load i5 %weights_2_0_9_addr"   --->   Operation 1804 'load' 'weights_2_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1805 [1/2] (0.79ns)   --->   "%weights_2_1_9_load = load i5 %weights_2_1_9_addr"   --->   Operation 1805 'load' 'weights_2_1_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1806 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_459 = add i36 %add_ln1192_458, i36 %sext_ln1192_243"   --->   Operation 1806 'add' 'add_ln1192_459' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1118_197 = sext i36 %add_ln1192_459"   --->   Operation 1807 'sext' 'sext_ln1118_197' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1808 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_460)   --->   "%mul_ln1118_415 = mul i35 %sext_ln1118_198, i35 %input_val_4_V_cast14"   --->   Operation 1808 'mul' 'mul_ln1118_415' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1809 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_460)   --->   "%sext_ln1192_244 = sext i35 %mul_ln1118_415"   --->   Operation 1809 'sext' 'sext_ln1192_244' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1810 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_460 = add i37 %sext_ln1118_197, i37 %sext_ln1192_244"   --->   Operation 1810 'add' 'add_ln1192_460' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1811 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_461)   --->   "%mul_ln1118_416 = mul i35 %sext_ln1118_199, i35 %input_val_5_V_cast15"   --->   Operation 1811 'mul' 'mul_ln1118_416' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1812 [1/2] (0.79ns)   --->   "%weights_1_2_10_load = load i5 %weights_1_2_10_addr"   --->   Operation 1812 'load' 'weights_1_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1118_200 = sext i14 %weights_1_2_10_load"   --->   Operation 1813 'sext' 'sext_ln1118_200' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1814 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_462)   --->   "%mul_ln1118_417 = mul i35 %sext_ln1118_200, i35 %input_val_6_V_cast16"   --->   Operation 1814 'mul' 'mul_ln1118_417' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1815 [1/2] (0.79ns)   --->   "%weights_2_0_10_load = load i5 %weights_2_0_10_addr"   --->   Operation 1815 'load' 'weights_2_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1816 [1/2] (0.79ns)   --->   "%weights_2_1_10_load = load i5 %weights_2_1_10_addr"   --->   Operation 1816 'load' 'weights_2_1_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1817 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_468 = add i36 %add_ln1192_467, i36 %sext_ln1192_250"   --->   Operation 1817 'add' 'add_ln1192_468' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln1118_207 = sext i36 %add_ln1192_468"   --->   Operation 1818 'sext' 'sext_ln1118_207' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1819 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_469)   --->   "%mul_ln1118_424 = mul i35 %sext_ln1118_208, i35 %input_val_4_V_cast14"   --->   Operation 1819 'mul' 'mul_ln1118_424' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1820 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_469)   --->   "%sext_ln1192_251 = sext i35 %mul_ln1118_424"   --->   Operation 1820 'sext' 'sext_ln1192_251' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1821 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_469 = add i37 %sext_ln1118_207, i37 %sext_ln1192_251"   --->   Operation 1821 'add' 'add_ln1192_469' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1822 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_470)   --->   "%mul_ln1118_425 = mul i35 %sext_ln1118_209, i35 %input_val_5_V_cast15"   --->   Operation 1822 'mul' 'mul_ln1118_425' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1823 [1/2] (0.79ns)   --->   "%weights_1_2_11_load = load i5 %weights_1_2_11_addr"   --->   Operation 1823 'load' 'weights_1_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln1118_210 = sext i14 %weights_1_2_11_load"   --->   Operation 1824 'sext' 'sext_ln1118_210' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1825 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_471)   --->   "%mul_ln1118_426 = mul i35 %sext_ln1118_210, i35 %input_val_6_V_cast16"   --->   Operation 1825 'mul' 'mul_ln1118_426' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1826 [1/2] (0.79ns)   --->   "%weights_2_0_11_load = load i5 %weights_2_0_11_addr"   --->   Operation 1826 'load' 'weights_2_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1827 [1/2] (0.79ns)   --->   "%weights_2_1_11_load = load i5 %weights_2_1_11_addr"   --->   Operation 1827 'load' 'weights_2_1_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1828 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_477 = add i37 %add_ln1192_476, i37 %mul_ln1118_432"   --->   Operation 1828 'add' 'add_ln1192_477' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1829 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_478)   --->   "%mul_ln1118_433 = mul i37 %sext_ln1118_217, i37 %input_val_4_V_cast6"   --->   Operation 1829 'mul' 'mul_ln1118_433' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1830 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_478 = add i37 %add_ln1192_477, i37 %mul_ln1118_433"   --->   Operation 1830 'add' 'add_ln1192_478' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1831 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_479)   --->   "%mul_ln1118_434 = mul i37 %sext_ln1118_218, i37 %sext_ln1192"   --->   Operation 1831 'mul' 'mul_ln1118_434' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1832 [1/2] (0.79ns)   --->   "%weights_1_2_12_load = load i5 %weights_1_2_12_addr"   --->   Operation 1832 'load' 'weights_1_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1118_219 = sext i16 %weights_1_2_12_load"   --->   Operation 1833 'sext' 'sext_ln1118_219' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1834 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_480)   --->   "%mul_ln1118_435 = mul i37 %sext_ln1118_219, i37 %input_val_6_V_cast3"   --->   Operation 1834 'mul' 'mul_ln1118_435' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1835 [1/2] (0.79ns)   --->   "%weights_2_0_12_load = load i5 %weights_2_0_12_addr"   --->   Operation 1835 'load' 'weights_2_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1836 [1/2] (0.79ns)   --->   "%weights_2_1_12_load = load i5 %weights_2_1_12_addr"   --->   Operation 1836 'load' 'weights_2_1_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1837 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_486 = add i37 %add_ln1192_485, i37 %mul_ln1118_440"   --->   Operation 1837 'add' 'add_ln1192_486' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1838 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_487)   --->   "%mul_ln1118_441 = mul i37 %sext_ln1118_226, i37 %input_val_4_V_cast6"   --->   Operation 1838 'mul' 'mul_ln1118_441' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1839 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_487 = add i37 %add_ln1192_486, i37 %mul_ln1118_441"   --->   Operation 1839 'add' 'add_ln1192_487' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1840 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_488)   --->   "%mul_ln1118_442 = mul i37 %sext_ln1118_227, i37 %sext_ln1192"   --->   Operation 1840 'mul' 'mul_ln1118_442' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1841 [1/2] (0.79ns)   --->   "%weights_1_2_13_load = load i5 %weights_1_2_13_addr"   --->   Operation 1841 'load' 'weights_1_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1118_228 = sext i16 %weights_1_2_13_load"   --->   Operation 1842 'sext' 'sext_ln1118_228' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1843 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_489)   --->   "%mul_ln1118_443 = mul i37 %sext_ln1118_228, i37 %input_val_6_V_cast3"   --->   Operation 1843 'mul' 'mul_ln1118_443' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1844 [1/2] (0.79ns)   --->   "%weights_2_0_13_load = load i5 %weights_2_0_13_addr"   --->   Operation 1844 'load' 'weights_2_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1845 [1/2] (0.79ns)   --->   "%weights_2_1_13_load = load i5 %weights_2_1_13_addr"   --->   Operation 1845 'load' 'weights_2_1_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1846 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_495 = add i36 %add_ln1192_494, i36 %sext_ln1192_257"   --->   Operation 1846 'add' 'add_ln1192_495' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln1118_235 = sext i36 %add_ln1192_495"   --->   Operation 1847 'sext' 'sext_ln1118_235' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1848 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_496)   --->   "%mul_ln1118_449 = mul i35 %sext_ln1118_236, i35 %input_val_4_V_cast14"   --->   Operation 1848 'mul' 'mul_ln1118_449' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1849 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_496)   --->   "%sext_ln1192_258 = sext i35 %mul_ln1118_449"   --->   Operation 1849 'sext' 'sext_ln1192_258' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1850 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_496 = add i37 %sext_ln1118_235, i37 %sext_ln1192_258"   --->   Operation 1850 'add' 'add_ln1192_496' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1851 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_497)   --->   "%mul_ln1118_450 = mul i35 %sext_ln1118_237, i35 %input_val_5_V_cast15"   --->   Operation 1851 'mul' 'mul_ln1118_450' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1852 [1/2] (0.79ns)   --->   "%weights_1_2_14_load = load i5 %weights_1_2_14_addr"   --->   Operation 1852 'load' 'weights_1_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1118_238 = sext i14 %weights_1_2_14_load"   --->   Operation 1853 'sext' 'sext_ln1118_238' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1854 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_498)   --->   "%mul_ln1118_451 = mul i35 %sext_ln1118_238, i35 %input_val_6_V_cast16"   --->   Operation 1854 'mul' 'mul_ln1118_451' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1855 [1/2] (0.79ns)   --->   "%weights_2_0_14_load = load i5 %weights_2_0_14_addr"   --->   Operation 1855 'load' 'weights_2_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1856 [1/2] (0.79ns)   --->   "%weights_2_1_14_load = load i5 %weights_2_1_14_addr"   --->   Operation 1856 'load' 'weights_2_1_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1857 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_504 = add i37 %add_ln1192_503, i37 %sext_ln1192_263"   --->   Operation 1857 'add' 'add_ln1192_504' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1858 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_505)   --->   "%mul_ln1118_458 = mul i36 %sext_ln1118_245, i36 %input_val_4_V_cast"   --->   Operation 1858 'mul' 'mul_ln1118_458' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1859 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_505)   --->   "%sext_ln1192_264 = sext i36 %mul_ln1118_458"   --->   Operation 1859 'sext' 'sext_ln1192_264' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1860 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_505 = add i37 %add_ln1192_504, i37 %sext_ln1192_264"   --->   Operation 1860 'add' 'add_ln1192_505' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1861 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_506)   --->   "%mul_ln1118_459 = mul i37 %sext_ln1118_246, i37 %sext_ln1192"   --->   Operation 1861 'mul' 'mul_ln1118_459' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1862 [1/2] (0.79ns)   --->   "%weights_1_2_15_load = load i5 %weights_1_2_15_addr"   --->   Operation 1862 'load' 'weights_1_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln1118_247 = sext i15 %weights_1_2_15_load"   --->   Operation 1863 'sext' 'sext_ln1118_247' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1864 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_507)   --->   "%mul_ln1118_460 = mul i36 %sext_ln1118_247, i36 %input_val_6_V_cast"   --->   Operation 1864 'mul' 'mul_ln1118_460' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1865 [1/2] (0.79ns)   --->   "%weights_2_0_15_load = load i5 %weights_2_0_15_addr"   --->   Operation 1865 'load' 'weights_2_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1866 [1/2] (0.79ns)   --->   "%weights_2_1_15_load = load i5 %weights_2_1_15_addr"   --->   Operation 1866 'load' 'weights_2_1_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1867 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_513 = add i37 %add_ln1192_512, i37 %sext_ln1192_267"   --->   Operation 1867 'add' 'add_ln1192_513' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1868 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_514)   --->   "%mul_ln1118_466 = mul i36 %sext_ln1118_254, i36 %input_val_4_V_cast"   --->   Operation 1868 'mul' 'mul_ln1118_466' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1869 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_514)   --->   "%sext_ln1192_268 = sext i36 %mul_ln1118_466"   --->   Operation 1869 'sext' 'sext_ln1192_268' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1870 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_514 = add i37 %add_ln1192_513, i37 %sext_ln1192_268"   --->   Operation 1870 'add' 'add_ln1192_514' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1871 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_515)   --->   "%mul_ln1118_467 = mul i36 %sext_ln1118_255, i36 %input_val_5_V_cast8"   --->   Operation 1871 'mul' 'mul_ln1118_467' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1872 [1/2] (0.79ns)   --->   "%weights_1_2_16_load = load i5 %weights_1_2_16_addr"   --->   Operation 1872 'load' 'weights_1_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln1118_256 = sext i15 %weights_1_2_16_load"   --->   Operation 1873 'sext' 'sext_ln1118_256' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1874 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_516)   --->   "%mul_ln1118_468 = mul i36 %sext_ln1118_256, i36 %input_val_6_V_cast"   --->   Operation 1874 'mul' 'mul_ln1118_468' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1875 [1/2] (0.79ns)   --->   "%weights_2_0_16_load = load i5 %weights_2_0_16_addr"   --->   Operation 1875 'load' 'weights_2_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1876 [1/2] (0.79ns)   --->   "%weights_2_1_16_load = load i5 %weights_2_1_16_addr"   --->   Operation 1876 'load' 'weights_2_1_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1877 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_522 = add i37 %add_ln1192_521, i37 %sext_ln1192_273"   --->   Operation 1877 'add' 'add_ln1192_522' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1878 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_523)   --->   "%mul_ln1118_475 = mul i36 %sext_ln1118_263, i36 %input_val_4_V_cast"   --->   Operation 1878 'mul' 'mul_ln1118_475' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1879 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_523)   --->   "%sext_ln1192_274 = sext i36 %mul_ln1118_475"   --->   Operation 1879 'sext' 'sext_ln1192_274' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1880 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_523 = add i37 %add_ln1192_522, i37 %sext_ln1192_274"   --->   Operation 1880 'add' 'add_ln1192_523' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1881 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_524)   --->   "%mul_ln1118_476 = mul i36 %sext_ln1118_264, i36 %input_val_5_V_cast8"   --->   Operation 1881 'mul' 'mul_ln1118_476' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1882 [1/2] (0.79ns)   --->   "%weights_1_2_17_load = load i5 %weights_1_2_17_addr"   --->   Operation 1882 'load' 'weights_1_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln1118_265 = sext i15 %weights_1_2_17_load"   --->   Operation 1883 'sext' 'sext_ln1118_265' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1884 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_525)   --->   "%mul_ln1118_477 = mul i36 %sext_ln1118_265, i36 %input_val_6_V_cast"   --->   Operation 1884 'mul' 'mul_ln1118_477' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1885 [1/2] (0.79ns)   --->   "%weights_2_0_17_load = load i5 %weights_2_0_17_addr"   --->   Operation 1885 'load' 'weights_2_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1886 [1/2] (0.79ns)   --->   "%weights_2_1_17_load = load i5 %weights_2_1_17_addr"   --->   Operation 1886 'load' 'weights_2_1_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1887 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_531 = add i36 %add_ln1192_530, i36 %sext_ln1192_278"   --->   Operation 1887 'add' 'add_ln1192_531' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1118_272 = sext i36 %add_ln1192_531"   --->   Operation 1888 'sext' 'sext_ln1118_272' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1889 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_532)   --->   "%mul_ln1118_483 = mul i35 %sext_ln1118_273, i35 %input_val_4_V_cast14"   --->   Operation 1889 'mul' 'mul_ln1118_483' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1890 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_532)   --->   "%sext_ln1192_279 = sext i35 %mul_ln1118_483"   --->   Operation 1890 'sext' 'sext_ln1192_279' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1891 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_532 = add i37 %sext_ln1118_272, i37 %sext_ln1192_279"   --->   Operation 1891 'add' 'add_ln1192_532' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1892 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_533)   --->   "%mul_ln1118_484 = mul i35 %sext_ln1118_274, i35 %input_val_5_V_cast15"   --->   Operation 1892 'mul' 'mul_ln1118_484' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1893 [1/2] (0.79ns)   --->   "%weights_1_2_18_load = load i5 %weights_1_2_18_addr"   --->   Operation 1893 'load' 'weights_1_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1118_275 = sext i14 %weights_1_2_18_load"   --->   Operation 1894 'sext' 'sext_ln1118_275' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1895 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_534)   --->   "%mul_ln1118_485 = mul i35 %sext_ln1118_275, i35 %input_val_6_V_cast16"   --->   Operation 1895 'mul' 'mul_ln1118_485' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1896 [1/2] (0.79ns)   --->   "%weights_2_0_18_load = load i5 %weights_2_0_18_addr"   --->   Operation 1896 'load' 'weights_2_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1897 [1/2] (0.79ns)   --->   "%weights_2_1_18_load = load i5 %weights_2_1_18_addr"   --->   Operation 1897 'load' 'weights_2_1_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1898 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_540 = add i37 %add_ln1192_539, i37 %sext_ln1192_285"   --->   Operation 1898 'add' 'add_ln1192_540' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1899 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_541)   --->   "%mul_ln1118_492 = mul i37 %sext_ln1118_282, i37 %input_val_4_V_cast6"   --->   Operation 1899 'mul' 'mul_ln1118_492' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1900 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_541 = add i37 %add_ln1192_540, i37 %mul_ln1118_492"   --->   Operation 1900 'add' 'add_ln1192_541' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1901 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_542)   --->   "%mul_ln1118_493 = mul i37 %sext_ln1118_283, i37 %sext_ln1192"   --->   Operation 1901 'mul' 'mul_ln1118_493' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1902 [1/2] (0.79ns)   --->   "%weights_1_2_19_load = load i5 %weights_1_2_19_addr"   --->   Operation 1902 'load' 'weights_1_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln1118_284 = sext i15 %weights_1_2_19_load"   --->   Operation 1903 'sext' 'sext_ln1118_284' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1904 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_543)   --->   "%mul_ln1118_494 = mul i36 %sext_ln1118_284, i36 %input_val_6_V_cast"   --->   Operation 1904 'mul' 'mul_ln1118_494' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1905 [1/2] (0.79ns)   --->   "%weights_2_0_19_load = load i5 %weights_2_0_19_addr"   --->   Operation 1905 'load' 'weights_2_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1906 [1/2] (0.79ns)   --->   "%weights_2_1_19_load = load i5 %weights_2_1_19_addr"   --->   Operation 1906 'load' 'weights_2_1_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1907 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_549 = add i37 %add_ln1192_548, i37 %sext_ln1192_289"   --->   Operation 1907 'add' 'add_ln1192_549' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1908 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_550)   --->   "%mul_ln1118_501 = mul i36 %sext_ln1118_291, i36 %input_val_4_V_cast"   --->   Operation 1908 'mul' 'mul_ln1118_501' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1909 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_550)   --->   "%sext_ln1192_290 = sext i36 %mul_ln1118_501"   --->   Operation 1909 'sext' 'sext_ln1192_290' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1910 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_550 = add i37 %add_ln1192_549, i37 %sext_ln1192_290"   --->   Operation 1910 'add' 'add_ln1192_550' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1911 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_551)   --->   "%mul_ln1118_502 = mul i37 %sext_ln1118_292, i37 %sext_ln1192"   --->   Operation 1911 'mul' 'mul_ln1118_502' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1912 [1/2] (0.79ns)   --->   "%weights_1_2_20_load = load i5 %weights_1_2_20_addr"   --->   Operation 1912 'load' 'weights_1_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1118_293 = sext i16 %weights_1_2_20_load"   --->   Operation 1913 'sext' 'sext_ln1118_293' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1914 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_552)   --->   "%mul_ln1118_503 = mul i37 %sext_ln1118_293, i37 %input_val_6_V_cast3"   --->   Operation 1914 'mul' 'mul_ln1118_503' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1915 [1/2] (0.79ns)   --->   "%weights_2_0_20_load = load i5 %weights_2_0_20_addr"   --->   Operation 1915 'load' 'weights_2_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1916 [1/2] (0.79ns)   --->   "%weights_2_1_20_load = load i5 %weights_2_1_20_addr"   --->   Operation 1916 'load' 'weights_2_1_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1917 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_558 = add i36 %add_ln1192_557, i36 %sext_ln1192_293"   --->   Operation 1917 'add' 'add_ln1192_558' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln1118_300 = sext i36 %add_ln1192_558"   --->   Operation 1918 'sext' 'sext_ln1118_300' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1919 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_559)   --->   "%mul_ln1118_510 = mul i35 %sext_ln1118_301, i35 %input_val_4_V_cast14"   --->   Operation 1919 'mul' 'mul_ln1118_510' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1920 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_559)   --->   "%sext_ln1192_294 = sext i35 %mul_ln1118_510"   --->   Operation 1920 'sext' 'sext_ln1192_294' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1921 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_559 = add i37 %sext_ln1118_300, i37 %sext_ln1192_294"   --->   Operation 1921 'add' 'add_ln1192_559' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1922 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_560)   --->   "%mul_ln1118_511 = mul i35 %sext_ln1118_302, i35 %input_val_5_V_cast15"   --->   Operation 1922 'mul' 'mul_ln1118_511' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1923 [1/2] (0.79ns)   --->   "%weights_1_2_21_load = load i5 %weights_1_2_21_addr"   --->   Operation 1923 'load' 'weights_1_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1118_303 = sext i14 %weights_1_2_21_load"   --->   Operation 1924 'sext' 'sext_ln1118_303' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1925 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_561)   --->   "%mul_ln1118_512 = mul i35 %sext_ln1118_303, i35 %input_val_6_V_cast16"   --->   Operation 1925 'mul' 'mul_ln1118_512' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1926 [1/2] (0.79ns)   --->   "%weights_2_0_21_load = load i5 %weights_2_0_21_addr"   --->   Operation 1926 'load' 'weights_2_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1927 [1/2] (0.79ns)   --->   "%weights_2_1_21_load = load i5 %weights_2_1_21_addr"   --->   Operation 1927 'load' 'weights_2_1_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1928 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_567 = add i37 %add_ln1192_566, i37 %mul_ln1118_518"   --->   Operation 1928 'add' 'add_ln1192_567' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1929 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_568)   --->   "%mul_ln1118_519 = mul i37 %sext_ln1118_310, i37 %input_val_4_V_cast6"   --->   Operation 1929 'mul' 'mul_ln1118_519' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1930 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_568 = add i37 %add_ln1192_567, i37 %mul_ln1118_519"   --->   Operation 1930 'add' 'add_ln1192_568' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1931 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_569)   --->   "%mul_ln1118_520 = mul i37 %sext_ln1118_311, i37 %sext_ln1192"   --->   Operation 1931 'mul' 'mul_ln1118_520' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1932 [1/2] (0.79ns)   --->   "%weights_1_2_22_load = load i5 %weights_1_2_22_addr"   --->   Operation 1932 'load' 'weights_1_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln1118_312 = sext i16 %weights_1_2_22_load"   --->   Operation 1933 'sext' 'sext_ln1118_312' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1934 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_570)   --->   "%mul_ln1118_521 = mul i37 %sext_ln1118_312, i37 %input_val_6_V_cast3"   --->   Operation 1934 'mul' 'mul_ln1118_521' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1935 [1/2] (0.79ns)   --->   "%weights_2_0_22_load = load i5 %weights_2_0_22_addr"   --->   Operation 1935 'load' 'weights_2_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1936 [1/2] (0.79ns)   --->   "%weights_2_1_22_load = load i5 %weights_2_1_22_addr"   --->   Operation 1936 'load' 'weights_2_1_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1937 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_576 = add i37 %add_ln1192_575, i37 %mul_ln1118_526"   --->   Operation 1937 'add' 'add_ln1192_576' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1938 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_577)   --->   "%mul_ln1192_26 = mul i37 %sext_ln1118_318, i37 %input_val_4_V_cast6"   --->   Operation 1938 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1939 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_577 = add i37 %add_ln1192_576, i37 %mul_ln1192_26"   --->   Operation 1939 'add' 'add_ln1192_577' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1940 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_578)   --->   "%mul_ln1118_527 = mul i37 %sext_ln1118_319, i37 %sext_ln1192"   --->   Operation 1940 'mul' 'mul_ln1118_527' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1941 [1/2] (0.79ns)   --->   "%weights_1_2_23_load = load i5 %weights_1_2_23_addr"   --->   Operation 1941 'load' 'weights_1_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1118_320 = sext i16 %weights_1_2_23_load"   --->   Operation 1942 'sext' 'sext_ln1118_320' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1943 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_579)   --->   "%mul_ln1118_528 = mul i37 %sext_ln1118_320, i37 %input_val_6_V_cast3"   --->   Operation 1943 'mul' 'mul_ln1118_528' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1944 [1/2] (0.79ns)   --->   "%weights_2_0_23_load = load i5 %weights_2_0_23_addr"   --->   Operation 1944 'load' 'weights_2_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1945 [1/2] (0.79ns)   --->   "%weights_2_1_23_load = load i5 %weights_2_1_23_addr"   --->   Operation 1945 'load' 'weights_2_1_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1946 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_585 = add i37 %add_ln1192_584, i37 %sext_ln1192_300"   --->   Operation 1946 'add' 'add_ln1192_585' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1947 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_586)   --->   "%mul_ln1118_534 = mul i37 %sext_ln1118_327, i37 %input_val_4_V_cast6"   --->   Operation 1947 'mul' 'mul_ln1118_534' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1948 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_586 = add i37 %add_ln1192_585, i37 %mul_ln1118_534"   --->   Operation 1948 'add' 'add_ln1192_586' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1949 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_587)   --->   "%mul_ln1192_27 = mul i37 %sext_ln1192_301, i37 %sext_ln1192"   --->   Operation 1949 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1950 [1/2] (0.79ns)   --->   "%weights_1_2_24_load = load i5 %weights_1_2_24_addr"   --->   Operation 1950 'load' 'weights_1_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1118_328 = sext i16 %weights_1_2_24_load"   --->   Operation 1951 'sext' 'sext_ln1118_328' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1952 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_588)   --->   "%mul_ln1118_535 = mul i37 %sext_ln1118_328, i37 %input_val_6_V_cast3"   --->   Operation 1952 'mul' 'mul_ln1118_535' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1953 [1/2] (0.79ns)   --->   "%weights_2_0_24_load = load i5 %weights_2_0_24_addr"   --->   Operation 1953 'load' 'weights_2_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1954 [1/2] (0.79ns)   --->   "%weights_2_1_24_load = load i5 %weights_2_1_24_addr"   --->   Operation 1954 'load' 'weights_2_1_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1955 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_594 = add i37 %add_ln1192_593, i37 %mul_ln1118_540"   --->   Operation 1955 'add' 'add_ln1192_594' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1956 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_595)   --->   "%mul_ln1118_541 = mul i37 %sext_ln1118_335, i37 %input_val_4_V_cast6"   --->   Operation 1956 'mul' 'mul_ln1118_541' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1957 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_595 = add i37 %add_ln1192_594, i37 %mul_ln1118_541"   --->   Operation 1957 'add' 'add_ln1192_595' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1958 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_596)   --->   "%mul_ln1118_542 = mul i36 %sext_ln1118_336, i36 %input_val_5_V_cast8"   --->   Operation 1958 'mul' 'mul_ln1118_542' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1959 [1/2] (0.79ns)   --->   "%weights_1_2_25_load = load i5 %weights_1_2_25_addr"   --->   Operation 1959 'load' 'weights_1_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln1118_337 = sext i15 %weights_1_2_25_load"   --->   Operation 1960 'sext' 'sext_ln1118_337' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1961 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_597)   --->   "%mul_ln1118_543 = mul i36 %sext_ln1118_337, i36 %input_val_6_V_cast"   --->   Operation 1961 'mul' 'mul_ln1118_543' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1962 [1/2] (0.79ns)   --->   "%weights_2_0_25_load = load i5 %weights_2_0_25_addr"   --->   Operation 1962 'load' 'weights_2_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1963 [1/2] (0.79ns)   --->   "%weights_2_1_25_load = load i5 %weights_2_1_25_addr"   --->   Operation 1963 'load' 'weights_2_1_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1964 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_603 = add i37 %add_ln1192_602, i37 %sext_ln1192_304"   --->   Operation 1964 'add' 'add_ln1192_603' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1965 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_604)   --->   "%mul_ln1192_28 = mul i37 %sext_ln1118_344, i37 %input_val_4_V_cast6"   --->   Operation 1965 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1966 [1/2] (0.79ns)   --->   "%weights_1_1_26_load = load i5 %weights_1_1_26_addr"   --->   Operation 1966 'load' 'weights_1_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1118_345 = sext i16 %weights_1_1_26_load"   --->   Operation 1967 'sext' 'sext_ln1118_345' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1968 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_605)   --->   "%mul_ln1118_550 = mul i37 %sext_ln1118_345, i37 %sext_ln1192"   --->   Operation 1968 'mul' 'mul_ln1118_550' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1969 [1/2] (0.79ns)   --->   "%weights_1_2_26_load = load i5 %weights_1_2_26_addr"   --->   Operation 1969 'load' 'weights_1_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1970 [1/2] (0.79ns)   --->   "%weights_2_0_26_load = load i5 %weights_2_0_26_addr"   --->   Operation 1970 'load' 'weights_2_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1971 [1/2] (0.79ns)   --->   "%weights_2_1_26_load = load i5 %weights_2_1_26_addr"   --->   Operation 1971 'load' 'weights_2_1_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_12 : Operation 1972 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_612 = add i37 %add_ln1192_611, i37 %sext_ln1192_305"   --->   Operation 1972 'add' 'add_ln1192_612' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1973 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_613)   --->   "%mul_ln1118_557 = mul i37 %sext_ln1118_353, i37 %input_val_4_V_cast6"   --->   Operation 1973 'mul' 'mul_ln1118_557' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1974 [1/2] (0.79ns)   --->   "%weights_1_1_27_load = load i5 %weights_1_1_27_addr"   --->   Operation 1974 'load' 'weights_1_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln1118_354 = sext i15 %weights_1_1_27_load"   --->   Operation 1975 'sext' 'sext_ln1118_354' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1976 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_614)   --->   "%mul_ln1118_558 = mul i36 %sext_ln1118_354, i36 %input_val_5_V_cast8"   --->   Operation 1976 'mul' 'mul_ln1118_558' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1977 [1/2] (0.79ns)   --->   "%weights_1_2_27_load = load i5 %weights_1_2_27_addr"   --->   Operation 1977 'load' 'weights_1_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1978 [1/2] (0.79ns)   --->   "%weights_2_0_27_load = load i5 %weights_2_0_27_addr"   --->   Operation 1978 'load' 'weights_2_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1979 [1/2] (0.79ns)   --->   "%weights_2_1_27_load = load i5 %weights_2_1_27_addr"   --->   Operation 1979 'load' 'weights_2_1_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_12 : Operation 1980 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_621 = add i36 %add_ln1192_620, i36 %sext_ln1192_311"   --->   Operation 1980 'add' 'add_ln1192_621' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1981 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_622)   --->   "%mul_ln1118_566 = mul i35 %sext_ln1118_363, i35 %input_val_4_V_cast14"   --->   Operation 1981 'mul' 'mul_ln1118_566' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1982 [1/2] (0.79ns)   --->   "%weights_1_1_28_load = load i5 %weights_1_1_28_addr"   --->   Operation 1982 'load' 'weights_1_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln1118_364 = sext i14 %weights_1_1_28_load"   --->   Operation 1983 'sext' 'sext_ln1118_364' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1984 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_623)   --->   "%mul_ln1118_567 = mul i35 %sext_ln1118_364, i35 %input_val_5_V_cast15"   --->   Operation 1984 'mul' 'mul_ln1118_567' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1985 [1/2] (0.79ns)   --->   "%weights_1_2_28_load = load i5 %weights_1_2_28_addr"   --->   Operation 1985 'load' 'weights_1_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1986 [1/2] (0.79ns)   --->   "%weights_2_0_28_load = load i5 %weights_2_0_28_addr"   --->   Operation 1986 'load' 'weights_2_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1987 [1/2] (0.79ns)   --->   "%weights_2_1_28_load = load i5 %weights_2_1_28_addr"   --->   Operation 1987 'load' 'weights_2_1_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1988 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_630 = add i36 %add_ln1192_629, i36 %sext_ln1192_318"   --->   Operation 1988 'add' 'add_ln1192_630' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1989 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_631)   --->   "%mul_ln1118_575 = mul i35 %sext_ln1118_373, i35 %input_val_4_V_cast14"   --->   Operation 1989 'mul' 'mul_ln1118_575' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1990 [1/2] (0.79ns)   --->   "%weights_1_1_29_load = load i5 %weights_1_1_29_addr"   --->   Operation 1990 'load' 'weights_1_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1118_374 = sext i14 %weights_1_1_29_load"   --->   Operation 1991 'sext' 'sext_ln1118_374' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 1992 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_632)   --->   "%mul_ln1118_576 = mul i35 %sext_ln1118_374, i35 %input_val_5_V_cast15"   --->   Operation 1992 'mul' 'mul_ln1118_576' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1993 [1/2] (0.79ns)   --->   "%weights_1_2_29_load = load i5 %weights_1_2_29_addr"   --->   Operation 1993 'load' 'weights_1_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1994 [1/2] (0.79ns)   --->   "%weights_2_0_29_load = load i5 %weights_2_0_29_addr"   --->   Operation 1994 'load' 'weights_2_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1995 [1/2] (0.79ns)   --->   "%weights_2_1_29_load = load i5 %weights_2_1_29_addr"   --->   Operation 1995 'load' 'weights_2_1_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1996 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_639 = add i36 %add_ln1192_638, i36 %sext_ln1192_325"   --->   Operation 1996 'add' 'add_ln1192_639' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1997 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_640)   --->   "%mul_ln1118_584 = mul i35 %sext_ln1118_383, i35 %input_val_4_V_cast14"   --->   Operation 1997 'mul' 'mul_ln1118_584' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1998 [1/2] (0.79ns)   --->   "%weights_1_1_30_load = load i5 %weights_1_1_30_addr"   --->   Operation 1998 'load' 'weights_1_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln1118_384 = sext i14 %weights_1_1_30_load"   --->   Operation 1999 'sext' 'sext_ln1118_384' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 2000 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_641)   --->   "%mul_ln1118_585 = mul i35 %sext_ln1118_384, i35 %input_val_5_V_cast15"   --->   Operation 2000 'mul' 'mul_ln1118_585' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2001 [1/2] (0.79ns)   --->   "%weights_1_2_30_load = load i5 %weights_1_2_30_addr"   --->   Operation 2001 'load' 'weights_1_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2002 [1/2] (0.79ns)   --->   "%weights_2_0_30_load = load i5 %weights_2_0_30_addr"   --->   Operation 2002 'load' 'weights_2_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2003 [1/2] (0.79ns)   --->   "%weights_2_1_30_load = load i5 %weights_2_1_30_addr"   --->   Operation 2003 'load' 'weights_2_1_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2004 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_648 = add i36 %add_ln1192_647, i36 %sext_ln1192_332"   --->   Operation 2004 'add' 'add_ln1192_648' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2005 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_649)   --->   "%mul_ln1118_593 = mul i35 %sext_ln1118_393, i35 %input_val_4_V_cast14"   --->   Operation 2005 'mul' 'mul_ln1118_593' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2006 [1/2] (0.79ns)   --->   "%weights_1_1_31_load = load i5 %weights_1_1_31_addr"   --->   Operation 2006 'load' 'weights_1_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1118_394 = sext i14 %weights_1_1_31_load"   --->   Operation 2007 'sext' 'sext_ln1118_394' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 2008 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_650)   --->   "%mul_ln1118_594 = mul i35 %sext_ln1118_394, i35 %input_val_5_V_cast15"   --->   Operation 2008 'mul' 'mul_ln1118_594' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2009 [1/2] (0.79ns)   --->   "%weights_1_2_31_load = load i5 %weights_1_2_31_addr"   --->   Operation 2009 'load' 'weights_1_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2010 [1/2] (0.79ns)   --->   "%weights_2_0_31_load = load i5 %weights_2_0_31_addr"   --->   Operation 2010 'load' 'weights_2_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_12 : Operation 2011 [1/2] (0.79ns)   --->   "%weights_2_1_31_load = load i5 %weights_2_1_31_addr"   --->   Operation 2011 'load' 'weights_2_1_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 13 <SV = 12> <Delay = 1.66>
ST_13 : Operation 2012 [1/1] (0.00ns)   --->   "%input_val_7_V_cast17 = sext i21 %input_val_7_V" [../src/hls/cnn.cpp:50]   --->   Operation 2012 'sext' 'input_val_7_V_cast17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2013 [1/1] (0.00ns)   --->   "%input_val_7_V_cast9 = sext i21 %input_val_7_V" [../src/hls/cnn.cpp:50]   --->   Operation 2013 'sext' 'input_val_7_V_cast9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2014 [1/1] (0.00ns)   --->   "%input_val_7_V_cast = sext i21 %input_val_7_V" [../src/hls/cnn.cpp:50]   --->   Operation 2014 'sext' 'input_val_7_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2015 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_370 = add i37 %add_ln1192_369, i37 %sext_ln1192_201"   --->   Operation 2015 'add' 'add_ln1192_370' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2016 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_371)   --->   "%mul_ln1118_332 = mul i37 %sext_ln1118_106, i37 %sext_ln1192"   --->   Operation 2016 'mul' 'mul_ln1118_332' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2017 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_371 = add i37 %add_ln1192_370, i37 %mul_ln1118_332"   --->   Operation 2017 'add' 'add_ln1192_371' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2018 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_372)   --->   "%mul_ln1118_333 = mul i36 %sext_ln1118_107, i36 %input_val_6_V_cast"   --->   Operation 2018 'mul' 'mul_ln1118_333' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i16 %weights_2_0_0_load"   --->   Operation 2019 'sext' 'sext_ln1118_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2020 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_373)   --->   "%mul_ln1118_334 = mul i37 %sext_ln1118_108, i37 %input_val_7_V_cast"   --->   Operation 2020 'mul' 'mul_ln1118_334' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2021 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_379 = add i37 %add_ln1192_378, i37 %sext_ln1192_204"   --->   Operation 2021 'add' 'add_ln1192_379' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2022 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_380)   --->   "%mul_ln1118_340 = mul i37 %sext_ln1118_115, i37 %sext_ln1192"   --->   Operation 2022 'mul' 'mul_ln1118_340' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2023 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_380 = add i37 %add_ln1192_379, i37 %mul_ln1118_340"   --->   Operation 2023 'add' 'add_ln1192_380' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2024 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_381)   --->   "%mul_ln1118_341 = mul i37 %sext_ln1118_116, i37 %input_val_6_V_cast3"   --->   Operation 2024 'mul' 'mul_ln1118_341' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i16 %weights_2_0_1_load"   --->   Operation 2025 'sext' 'sext_ln1118_117' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2026 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_382)   --->   "%mul_ln1118_342 = mul i37 %sext_ln1118_117, i37 %input_val_7_V_cast"   --->   Operation 2026 'mul' 'mul_ln1118_342' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2027 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_388 = add i37 %add_ln1192_387, i37 %mul_ln1118_347"   --->   Operation 2027 'add' 'add_ln1192_388' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2028 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_389)   --->   "%mul_ln1118_348 = mul i37 %sext_ln1118_123, i37 %sext_ln1192"   --->   Operation 2028 'mul' 'mul_ln1118_348' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2029 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_389 = add i37 %add_ln1192_388, i37 %mul_ln1118_348"   --->   Operation 2029 'add' 'add_ln1192_389' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2030 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_390)   --->   "%mul_ln1118_349 = mul i37 %sext_ln1118_124, i37 %input_val_6_V_cast3"   --->   Operation 2030 'mul' 'mul_ln1118_349' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i16 %weights_2_0_2_load"   --->   Operation 2031 'sext' 'sext_ln1118_125' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2032 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_391)   --->   "%mul_ln1118_350 = mul i37 %sext_ln1118_125, i37 %input_val_7_V_cast"   --->   Operation 2032 'mul' 'mul_ln1118_350' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2033 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_397 = add i37 %add_ln1192_396, i37 %sext_ln1192_207"   --->   Operation 2033 'add' 'add_ln1192_397' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2034 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_398)   --->   "%mul_ln1118_356 = mul i36 %sext_ln1118_132, i36 %input_val_5_V_cast8"   --->   Operation 2034 'mul' 'mul_ln1118_356' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2035 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_398)   --->   "%sext_ln1192_208 = sext i36 %mul_ln1118_356"   --->   Operation 2035 'sext' 'sext_ln1192_208' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2036 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_398 = add i37 %add_ln1192_397, i37 %sext_ln1192_208"   --->   Operation 2036 'add' 'add_ln1192_398' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2037 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_399)   --->   "%mul_ln1118_357 = mul i37 %sext_ln1118_133, i37 %input_val_6_V_cast3"   --->   Operation 2037 'mul' 'mul_ln1118_357' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i15 %weights_2_0_3_load"   --->   Operation 2038 'sext' 'sext_ln1118_134' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2039 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_400)   --->   "%mul_ln1118_358 = mul i36 %sext_ln1118_134, i36 %input_val_7_V_cast9"   --->   Operation 2039 'mul' 'mul_ln1118_358' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2040 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_406 = add i37 %sext_ln1118_140, i37 %sext_ln1192_213"   --->   Operation 2040 'add' 'add_ln1192_406' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2041 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_407)   --->   "%mul_ln1118_364 = mul i35 %sext_ln1118_142, i35 %input_val_5_V_cast15"   --->   Operation 2041 'mul' 'mul_ln1118_364' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2042 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_407)   --->   "%sext_ln1192_214 = sext i35 %mul_ln1118_364"   --->   Operation 2042 'sext' 'sext_ln1192_214' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2043 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_407 = add i37 %add_ln1192_406, i37 %sext_ln1192_214"   --->   Operation 2043 'add' 'add_ln1192_407' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2044 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_408)   --->   "%mul_ln1118_365 = mul i35 %sext_ln1118_143, i35 %input_val_6_V_cast16"   --->   Operation 2044 'mul' 'mul_ln1118_365' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i14 %weights_2_0_4_load"   --->   Operation 2045 'sext' 'sext_ln1118_144' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2046 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_409)   --->   "%mul_ln1118_366 = mul i35 %sext_ln1118_144, i35 %input_val_7_V_cast17"   --->   Operation 2046 'mul' 'mul_ln1118_366' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2047 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_415 = add i37 %sext_ln1118_150, i37 %sext_ln1192_220"   --->   Operation 2047 'add' 'add_ln1192_415' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2048 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_416)   --->   "%mul_ln1118_373 = mul i35 %sext_ln1118_152, i35 %input_val_5_V_cast15"   --->   Operation 2048 'mul' 'mul_ln1118_373' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2049 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_416)   --->   "%sext_ln1192_221 = sext i35 %mul_ln1118_373"   --->   Operation 2049 'sext' 'sext_ln1192_221' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2050 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_416 = add i37 %add_ln1192_415, i37 %sext_ln1192_221"   --->   Operation 2050 'add' 'add_ln1192_416' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2051 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_417)   --->   "%mul_ln1118_374 = mul i35 %sext_ln1118_153, i35 %input_val_6_V_cast16"   --->   Operation 2051 'mul' 'mul_ln1118_374' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i14 %weights_2_0_5_load"   --->   Operation 2052 'sext' 'sext_ln1118_154' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2053 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_418)   --->   "%mul_ln1118_375 = mul i35 %sext_ln1118_154, i35 %input_val_7_V_cast17"   --->   Operation 2053 'mul' 'mul_ln1118_375' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2054 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_424 = add i37 %add_ln1192_423, i37 %mul_ln1118_381"   --->   Operation 2054 'add' 'add_ln1192_424' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2055 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_425)   --->   "%mul_ln1118_382 = mul i37 %sext_ln1118_161, i37 %sext_ln1192"   --->   Operation 2055 'mul' 'mul_ln1118_382' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2056 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_425 = add i37 %add_ln1192_424, i37 %mul_ln1118_382"   --->   Operation 2056 'add' 'add_ln1192_425' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2057 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_426)   --->   "%mul_ln1118_383 = mul i37 %sext_ln1118_162, i37 %input_val_6_V_cast3"   --->   Operation 2057 'mul' 'mul_ln1118_383' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i15 %weights_2_0_6_load"   --->   Operation 2058 'sext' 'sext_ln1118_163' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2059 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_427)   --->   "%mul_ln1118_384 = mul i36 %sext_ln1118_163, i36 %input_val_7_V_cast9"   --->   Operation 2059 'mul' 'mul_ln1118_384' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2060 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_433 = add i37 %add_ln1192_432, i37 %sext_ln1192_227"   --->   Operation 2060 'add' 'add_ln1192_433' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2061 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_434)   --->   "%mul_ln1118_390 = mul i36 %sext_ln1118_170, i36 %input_val_5_V_cast8"   --->   Operation 2061 'mul' 'mul_ln1118_390' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2062 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_434)   --->   "%sext_ln1192_228 = sext i36 %mul_ln1118_390"   --->   Operation 2062 'sext' 'sext_ln1192_228' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2063 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_434 = add i37 %add_ln1192_433, i37 %sext_ln1192_228"   --->   Operation 2063 'add' 'add_ln1192_434' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2064 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_435)   --->   "%mul_ln1118_391 = mul i37 %sext_ln1118_171, i37 %input_val_6_V_cast3"   --->   Operation 2064 'mul' 'mul_ln1118_391' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i15 %weights_2_0_7_load"   --->   Operation 2065 'sext' 'sext_ln1118_172' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2066 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_436)   --->   "%mul_ln1118_392 = mul i36 %sext_ln1118_172, i36 %input_val_7_V_cast9"   --->   Operation 2066 'mul' 'mul_ln1118_392' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2067 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_442 = add i37 %sext_ln1118_178, i37 %sext_ln1192_233"   --->   Operation 2067 'add' 'add_ln1192_442' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2068 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_443)   --->   "%mul_ln1118_399 = mul i35 %sext_ln1118_180, i35 %input_val_5_V_cast15"   --->   Operation 2068 'mul' 'mul_ln1118_399' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2069 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_443)   --->   "%sext_ln1192_234 = sext i35 %mul_ln1118_399"   --->   Operation 2069 'sext' 'sext_ln1192_234' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2070 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_443 = add i37 %add_ln1192_442, i37 %sext_ln1192_234"   --->   Operation 2070 'add' 'add_ln1192_443' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2071 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_444)   --->   "%mul_ln1118_400 = mul i35 %sext_ln1118_181, i35 %input_val_6_V_cast16"   --->   Operation 2071 'mul' 'mul_ln1118_400' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln1118_182 = sext i14 %weights_2_0_8_load"   --->   Operation 2072 'sext' 'sext_ln1118_182' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2073 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_445)   --->   "%mul_ln1118_401 = mul i35 %sext_ln1118_182, i35 %input_val_7_V_cast17"   --->   Operation 2073 'mul' 'mul_ln1118_401' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2074 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_451 = add i37 %add_ln1192_450, i37 %mul_ln1118_407"   --->   Operation 2074 'add' 'add_ln1192_451' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2075 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_452)   --->   "%mul_ln1118_408 = mul i36 %sext_ln1118_189, i36 %input_val_5_V_cast8"   --->   Operation 2075 'mul' 'mul_ln1118_408' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2076 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_452)   --->   "%sext_ln1192_238 = sext i36 %mul_ln1118_408"   --->   Operation 2076 'sext' 'sext_ln1192_238' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2077 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_452 = add i37 %add_ln1192_451, i37 %sext_ln1192_238"   --->   Operation 2077 'add' 'add_ln1192_452' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2078 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_453)   --->   "%mul_ln1118_409 = mul i36 %sext_ln1118_190, i36 %input_val_6_V_cast"   --->   Operation 2078 'mul' 'mul_ln1118_409' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln1118_191 = sext i15 %weights_2_0_9_load"   --->   Operation 2079 'sext' 'sext_ln1118_191' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2080 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_454)   --->   "%mul_ln1118_410 = mul i36 %sext_ln1118_191, i36 %input_val_7_V_cast9"   --->   Operation 2080 'mul' 'mul_ln1118_410' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2081 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_460 = add i37 %sext_ln1118_197, i37 %sext_ln1192_244"   --->   Operation 2081 'add' 'add_ln1192_460' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2082 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_461)   --->   "%mul_ln1118_416 = mul i35 %sext_ln1118_199, i35 %input_val_5_V_cast15"   --->   Operation 2082 'mul' 'mul_ln1118_416' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2083 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_461)   --->   "%sext_ln1192_245 = sext i35 %mul_ln1118_416"   --->   Operation 2083 'sext' 'sext_ln1192_245' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2084 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_461 = add i37 %add_ln1192_460, i37 %sext_ln1192_245"   --->   Operation 2084 'add' 'add_ln1192_461' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2085 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_462)   --->   "%mul_ln1118_417 = mul i35 %sext_ln1118_200, i35 %input_val_6_V_cast16"   --->   Operation 2085 'mul' 'mul_ln1118_417' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1118_201 = sext i14 %weights_2_0_10_load"   --->   Operation 2086 'sext' 'sext_ln1118_201' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2087 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_463)   --->   "%mul_ln1118_418 = mul i35 %sext_ln1118_201, i35 %input_val_7_V_cast17"   --->   Operation 2087 'mul' 'mul_ln1118_418' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2088 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_469 = add i37 %sext_ln1118_207, i37 %sext_ln1192_251"   --->   Operation 2088 'add' 'add_ln1192_469' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2089 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_470)   --->   "%mul_ln1118_425 = mul i35 %sext_ln1118_209, i35 %input_val_5_V_cast15"   --->   Operation 2089 'mul' 'mul_ln1118_425' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2090 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_470)   --->   "%sext_ln1192_252 = sext i35 %mul_ln1118_425"   --->   Operation 2090 'sext' 'sext_ln1192_252' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2091 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_470 = add i37 %add_ln1192_469, i37 %sext_ln1192_252"   --->   Operation 2091 'add' 'add_ln1192_470' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2092 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_471)   --->   "%mul_ln1118_426 = mul i35 %sext_ln1118_210, i35 %input_val_6_V_cast16"   --->   Operation 2092 'mul' 'mul_ln1118_426' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1118_211 = sext i14 %weights_2_0_11_load"   --->   Operation 2093 'sext' 'sext_ln1118_211' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2094 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_472)   --->   "%mul_ln1118_427 = mul i35 %sext_ln1118_211, i35 %input_val_7_V_cast17"   --->   Operation 2094 'mul' 'mul_ln1118_427' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2095 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_478 = add i37 %add_ln1192_477, i37 %mul_ln1118_433"   --->   Operation 2095 'add' 'add_ln1192_478' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2096 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_479)   --->   "%mul_ln1118_434 = mul i37 %sext_ln1118_218, i37 %sext_ln1192"   --->   Operation 2096 'mul' 'mul_ln1118_434' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2097 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_479 = add i37 %add_ln1192_478, i37 %mul_ln1118_434"   --->   Operation 2097 'add' 'add_ln1192_479' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2098 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_480)   --->   "%mul_ln1118_435 = mul i37 %sext_ln1118_219, i37 %input_val_6_V_cast3"   --->   Operation 2098 'mul' 'mul_ln1118_435' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1118_220 = sext i16 %weights_2_0_12_load"   --->   Operation 2099 'sext' 'sext_ln1118_220' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2100 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_481)   --->   "%mul_ln1118_436 = mul i37 %sext_ln1118_220, i37 %input_val_7_V_cast"   --->   Operation 2100 'mul' 'mul_ln1118_436' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2101 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_487 = add i37 %add_ln1192_486, i37 %mul_ln1118_441"   --->   Operation 2101 'add' 'add_ln1192_487' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2102 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_488)   --->   "%mul_ln1118_442 = mul i37 %sext_ln1118_227, i37 %sext_ln1192"   --->   Operation 2102 'mul' 'mul_ln1118_442' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2103 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_488 = add i37 %add_ln1192_487, i37 %mul_ln1118_442"   --->   Operation 2103 'add' 'add_ln1192_488' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2104 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_489)   --->   "%mul_ln1118_443 = mul i37 %sext_ln1118_228, i37 %input_val_6_V_cast3"   --->   Operation 2104 'mul' 'mul_ln1118_443' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1118_229 = sext i16 %weights_2_0_13_load"   --->   Operation 2105 'sext' 'sext_ln1118_229' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2106 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_490)   --->   "%mul_ln1118_444 = mul i37 %sext_ln1118_229, i37 %input_val_7_V_cast"   --->   Operation 2106 'mul' 'mul_ln1118_444' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2107 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_496 = add i37 %sext_ln1118_235, i37 %sext_ln1192_258"   --->   Operation 2107 'add' 'add_ln1192_496' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2108 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_497)   --->   "%mul_ln1118_450 = mul i35 %sext_ln1118_237, i35 %input_val_5_V_cast15"   --->   Operation 2108 'mul' 'mul_ln1118_450' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2109 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_497)   --->   "%sext_ln1192_259 = sext i35 %mul_ln1118_450"   --->   Operation 2109 'sext' 'sext_ln1192_259' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2110 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_497 = add i37 %add_ln1192_496, i37 %sext_ln1192_259"   --->   Operation 2110 'add' 'add_ln1192_497' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2111 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_498)   --->   "%mul_ln1118_451 = mul i35 %sext_ln1118_238, i35 %input_val_6_V_cast16"   --->   Operation 2111 'mul' 'mul_ln1118_451' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln1118_239 = sext i14 %weights_2_0_14_load"   --->   Operation 2112 'sext' 'sext_ln1118_239' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2113 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_499)   --->   "%mul_ln1118_452 = mul i35 %sext_ln1118_239, i35 %input_val_7_V_cast17"   --->   Operation 2113 'mul' 'mul_ln1118_452' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_505 = add i37 %add_ln1192_504, i37 %sext_ln1192_264"   --->   Operation 2114 'add' 'add_ln1192_505' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2115 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_506)   --->   "%mul_ln1118_459 = mul i37 %sext_ln1118_246, i37 %sext_ln1192"   --->   Operation 2115 'mul' 'mul_ln1118_459' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2116 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_506 = add i37 %add_ln1192_505, i37 %mul_ln1118_459"   --->   Operation 2116 'add' 'add_ln1192_506' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2117 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_507)   --->   "%mul_ln1118_460 = mul i36 %sext_ln1118_247, i36 %input_val_6_V_cast"   --->   Operation 2117 'mul' 'mul_ln1118_460' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln1118_248 = sext i16 %weights_2_0_15_load"   --->   Operation 2118 'sext' 'sext_ln1118_248' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2119 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_508)   --->   "%mul_ln1118_461 = mul i37 %sext_ln1118_248, i37 %input_val_7_V_cast"   --->   Operation 2119 'mul' 'mul_ln1118_461' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2120 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_514 = add i37 %add_ln1192_513, i37 %sext_ln1192_268"   --->   Operation 2120 'add' 'add_ln1192_514' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2121 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_515)   --->   "%mul_ln1118_467 = mul i36 %sext_ln1118_255, i36 %input_val_5_V_cast8"   --->   Operation 2121 'mul' 'mul_ln1118_467' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2122 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_515)   --->   "%sext_ln1192_269 = sext i36 %mul_ln1118_467"   --->   Operation 2122 'sext' 'sext_ln1192_269' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2123 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_515 = add i37 %add_ln1192_514, i37 %sext_ln1192_269"   --->   Operation 2123 'add' 'add_ln1192_515' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2124 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_516)   --->   "%mul_ln1118_468 = mul i36 %sext_ln1118_256, i36 %input_val_6_V_cast"   --->   Operation 2124 'mul' 'mul_ln1118_468' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln1118_257 = sext i15 %weights_2_0_16_load"   --->   Operation 2125 'sext' 'sext_ln1118_257' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2126 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_517)   --->   "%mul_ln1118_469 = mul i36 %sext_ln1118_257, i36 %input_val_7_V_cast9"   --->   Operation 2126 'mul' 'mul_ln1118_469' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2127 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_523 = add i37 %add_ln1192_522, i37 %sext_ln1192_274"   --->   Operation 2127 'add' 'add_ln1192_523' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2128 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_524)   --->   "%mul_ln1118_476 = mul i36 %sext_ln1118_264, i36 %input_val_5_V_cast8"   --->   Operation 2128 'mul' 'mul_ln1118_476' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2129 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_524)   --->   "%sext_ln1192_275 = sext i36 %mul_ln1118_476"   --->   Operation 2129 'sext' 'sext_ln1192_275' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2130 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_524 = add i37 %add_ln1192_523, i37 %sext_ln1192_275"   --->   Operation 2130 'add' 'add_ln1192_524' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2131 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_525)   --->   "%mul_ln1118_477 = mul i36 %sext_ln1118_265, i36 %input_val_6_V_cast"   --->   Operation 2131 'mul' 'mul_ln1118_477' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln1118_266 = sext i16 %weights_2_0_17_load"   --->   Operation 2132 'sext' 'sext_ln1118_266' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2133 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_526)   --->   "%mul_ln1118_478 = mul i37 %sext_ln1118_266, i37 %input_val_7_V_cast"   --->   Operation 2133 'mul' 'mul_ln1118_478' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2134 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_532 = add i37 %sext_ln1118_272, i37 %sext_ln1192_279"   --->   Operation 2134 'add' 'add_ln1192_532' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2135 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_533)   --->   "%mul_ln1118_484 = mul i35 %sext_ln1118_274, i35 %input_val_5_V_cast15"   --->   Operation 2135 'mul' 'mul_ln1118_484' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2136 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_533)   --->   "%sext_ln1192_280 = sext i35 %mul_ln1118_484"   --->   Operation 2136 'sext' 'sext_ln1192_280' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2137 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_533 = add i37 %add_ln1192_532, i37 %sext_ln1192_280"   --->   Operation 2137 'add' 'add_ln1192_533' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2138 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_534)   --->   "%mul_ln1118_485 = mul i35 %sext_ln1118_275, i35 %input_val_6_V_cast16"   --->   Operation 2138 'mul' 'mul_ln1118_485' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln1118_276 = sext i14 %weights_2_0_18_load"   --->   Operation 2139 'sext' 'sext_ln1118_276' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2140 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_535)   --->   "%mul_ln1118_486 = mul i35 %sext_ln1118_276, i35 %input_val_7_V_cast17"   --->   Operation 2140 'mul' 'mul_ln1118_486' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2141 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_541 = add i37 %add_ln1192_540, i37 %mul_ln1118_492"   --->   Operation 2141 'add' 'add_ln1192_541' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2142 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_542)   --->   "%mul_ln1118_493 = mul i37 %sext_ln1118_283, i37 %sext_ln1192"   --->   Operation 2142 'mul' 'mul_ln1118_493' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2143 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_542 = add i37 %add_ln1192_541, i37 %mul_ln1118_493"   --->   Operation 2143 'add' 'add_ln1192_542' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2144 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_543)   --->   "%mul_ln1118_494 = mul i36 %sext_ln1118_284, i36 %input_val_6_V_cast"   --->   Operation 2144 'mul' 'mul_ln1118_494' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1118_285 = sext i16 %weights_2_0_19_load"   --->   Operation 2145 'sext' 'sext_ln1118_285' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2146 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_544)   --->   "%mul_ln1118_495 = mul i37 %sext_ln1118_285, i37 %input_val_7_V_cast"   --->   Operation 2146 'mul' 'mul_ln1118_495' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2147 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_550 = add i37 %add_ln1192_549, i37 %sext_ln1192_290"   --->   Operation 2147 'add' 'add_ln1192_550' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2148 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_551)   --->   "%mul_ln1118_502 = mul i37 %sext_ln1118_292, i37 %sext_ln1192"   --->   Operation 2148 'mul' 'mul_ln1118_502' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2149 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_551 = add i37 %add_ln1192_550, i37 %mul_ln1118_502"   --->   Operation 2149 'add' 'add_ln1192_551' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2150 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_552)   --->   "%mul_ln1118_503 = mul i37 %sext_ln1118_293, i37 %input_val_6_V_cast3"   --->   Operation 2150 'mul' 'mul_ln1118_503' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2151 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_559 = add i37 %sext_ln1118_300, i37 %sext_ln1192_294"   --->   Operation 2151 'add' 'add_ln1192_559' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2152 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_560)   --->   "%mul_ln1118_511 = mul i35 %sext_ln1118_302, i35 %input_val_5_V_cast15"   --->   Operation 2152 'mul' 'mul_ln1118_511' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2153 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_560)   --->   "%sext_ln1192_295 = sext i35 %mul_ln1118_511"   --->   Operation 2153 'sext' 'sext_ln1192_295' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2154 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_560 = add i37 %add_ln1192_559, i37 %sext_ln1192_295"   --->   Operation 2154 'add' 'add_ln1192_560' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2155 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_561)   --->   "%mul_ln1118_512 = mul i35 %sext_ln1118_303, i35 %input_val_6_V_cast16"   --->   Operation 2155 'mul' 'mul_ln1118_512' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2156 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_568 = add i37 %add_ln1192_567, i37 %mul_ln1118_519"   --->   Operation 2156 'add' 'add_ln1192_568' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2157 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_569)   --->   "%mul_ln1118_520 = mul i37 %sext_ln1118_311, i37 %sext_ln1192"   --->   Operation 2157 'mul' 'mul_ln1118_520' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2158 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_569 = add i37 %add_ln1192_568, i37 %mul_ln1118_520"   --->   Operation 2158 'add' 'add_ln1192_569' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2159 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_570)   --->   "%mul_ln1118_521 = mul i37 %sext_ln1118_312, i37 %input_val_6_V_cast3"   --->   Operation 2159 'mul' 'mul_ln1118_521' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2160 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_577 = add i37 %add_ln1192_576, i37 %mul_ln1192_26"   --->   Operation 2160 'add' 'add_ln1192_577' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2161 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_578)   --->   "%mul_ln1118_527 = mul i37 %sext_ln1118_319, i37 %sext_ln1192"   --->   Operation 2161 'mul' 'mul_ln1118_527' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2162 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_578 = add i37 %add_ln1192_577, i37 %mul_ln1118_527"   --->   Operation 2162 'add' 'add_ln1192_578' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2163 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_579)   --->   "%mul_ln1118_528 = mul i37 %sext_ln1118_320, i37 %input_val_6_V_cast3"   --->   Operation 2163 'mul' 'mul_ln1118_528' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2164 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_586 = add i37 %add_ln1192_585, i37 %mul_ln1118_534"   --->   Operation 2164 'add' 'add_ln1192_586' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2165 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_587)   --->   "%mul_ln1192_27 = mul i37 %sext_ln1192_301, i37 %sext_ln1192"   --->   Operation 2165 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2166 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_587 = add i37 %add_ln1192_586, i37 %mul_ln1192_27"   --->   Operation 2166 'add' 'add_ln1192_587' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2167 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_588)   --->   "%mul_ln1118_535 = mul i37 %sext_ln1118_328, i37 %input_val_6_V_cast3"   --->   Operation 2167 'mul' 'mul_ln1118_535' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2168 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_595 = add i37 %add_ln1192_594, i37 %mul_ln1118_541"   --->   Operation 2168 'add' 'add_ln1192_595' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2169 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_596)   --->   "%mul_ln1118_542 = mul i36 %sext_ln1118_336, i36 %input_val_5_V_cast8"   --->   Operation 2169 'mul' 'mul_ln1118_542' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2170 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_596)   --->   "%sext_ln1192_302 = sext i36 %mul_ln1118_542"   --->   Operation 2170 'sext' 'sext_ln1192_302' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2171 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_596 = add i37 %add_ln1192_595, i37 %sext_ln1192_302"   --->   Operation 2171 'add' 'add_ln1192_596' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2172 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_597)   --->   "%mul_ln1118_543 = mul i36 %sext_ln1118_337, i36 %input_val_6_V_cast"   --->   Operation 2172 'mul' 'mul_ln1118_543' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2173 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_604)   --->   "%mul_ln1192_28 = mul i37 %sext_ln1118_344, i37 %input_val_4_V_cast6"   --->   Operation 2173 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2174 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_604 = add i37 %add_ln1192_603, i37 %mul_ln1192_28"   --->   Operation 2174 'add' 'add_ln1192_604' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2175 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_605)   --->   "%mul_ln1118_550 = mul i37 %sext_ln1118_345, i37 %sext_ln1192"   --->   Operation 2175 'mul' 'mul_ln1118_550' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln1118_346 = sext i16 %weights_1_2_26_load"   --->   Operation 2176 'sext' 'sext_ln1118_346' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2177 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_606)   --->   "%mul_ln1118_551 = mul i37 %sext_ln1118_346, i37 %input_val_6_V_cast3"   --->   Operation 2177 'mul' 'mul_ln1118_551' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2178 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_613)   --->   "%mul_ln1118_557 = mul i37 %sext_ln1118_353, i37 %input_val_4_V_cast6"   --->   Operation 2178 'mul' 'mul_ln1118_557' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2179 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_613 = add i37 %add_ln1192_612, i37 %mul_ln1118_557"   --->   Operation 2179 'add' 'add_ln1192_613' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2180 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_614)   --->   "%mul_ln1118_558 = mul i36 %sext_ln1118_354, i36 %input_val_5_V_cast8"   --->   Operation 2180 'mul' 'mul_ln1118_558' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln1118_355 = sext i15 %weights_1_2_27_load"   --->   Operation 2181 'sext' 'sext_ln1118_355' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2182 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_615)   --->   "%mul_ln1118_559 = mul i36 %sext_ln1118_355, i36 %input_val_6_V_cast"   --->   Operation 2182 'mul' 'mul_ln1118_559' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln1118_362 = sext i36 %add_ln1192_621"   --->   Operation 2183 'sext' 'sext_ln1118_362' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2184 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_622)   --->   "%mul_ln1118_566 = mul i35 %sext_ln1118_363, i35 %input_val_4_V_cast14"   --->   Operation 2184 'mul' 'mul_ln1118_566' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2185 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_622)   --->   "%sext_ln1192_312 = sext i35 %mul_ln1118_566"   --->   Operation 2185 'sext' 'sext_ln1192_312' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2186 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_622 = add i37 %sext_ln1118_362, i37 %sext_ln1192_312"   --->   Operation 2186 'add' 'add_ln1192_622' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2187 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_623)   --->   "%mul_ln1118_567 = mul i35 %sext_ln1118_364, i35 %input_val_5_V_cast15"   --->   Operation 2187 'mul' 'mul_ln1118_567' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln1118_365 = sext i14 %weights_1_2_28_load"   --->   Operation 2188 'sext' 'sext_ln1118_365' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2189 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_624)   --->   "%mul_ln1118_568 = mul i35 %sext_ln1118_365, i35 %input_val_6_V_cast16"   --->   Operation 2189 'mul' 'mul_ln1118_568' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln1118_372 = sext i36 %add_ln1192_630"   --->   Operation 2190 'sext' 'sext_ln1118_372' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2191 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_631)   --->   "%mul_ln1118_575 = mul i35 %sext_ln1118_373, i35 %input_val_4_V_cast14"   --->   Operation 2191 'mul' 'mul_ln1118_575' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2192 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_631)   --->   "%sext_ln1192_319 = sext i35 %mul_ln1118_575"   --->   Operation 2192 'sext' 'sext_ln1192_319' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2193 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_631 = add i37 %sext_ln1118_372, i37 %sext_ln1192_319"   --->   Operation 2193 'add' 'add_ln1192_631' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2194 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_632)   --->   "%mul_ln1118_576 = mul i35 %sext_ln1118_374, i35 %input_val_5_V_cast15"   --->   Operation 2194 'mul' 'mul_ln1118_576' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln1118_375 = sext i14 %weights_1_2_29_load"   --->   Operation 2195 'sext' 'sext_ln1118_375' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2196 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_633)   --->   "%mul_ln1118_577 = mul i35 %sext_ln1118_375, i35 %input_val_6_V_cast16"   --->   Operation 2196 'mul' 'mul_ln1118_577' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln1118_382 = sext i36 %add_ln1192_639"   --->   Operation 2197 'sext' 'sext_ln1118_382' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2198 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_640)   --->   "%mul_ln1118_584 = mul i35 %sext_ln1118_383, i35 %input_val_4_V_cast14"   --->   Operation 2198 'mul' 'mul_ln1118_584' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2199 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_640)   --->   "%sext_ln1192_326 = sext i35 %mul_ln1118_584"   --->   Operation 2199 'sext' 'sext_ln1192_326' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2200 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_640 = add i37 %sext_ln1118_382, i37 %sext_ln1192_326"   --->   Operation 2200 'add' 'add_ln1192_640' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2201 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_641)   --->   "%mul_ln1118_585 = mul i35 %sext_ln1118_384, i35 %input_val_5_V_cast15"   --->   Operation 2201 'mul' 'mul_ln1118_585' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln1118_385 = sext i14 %weights_1_2_30_load"   --->   Operation 2202 'sext' 'sext_ln1118_385' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2203 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_642)   --->   "%mul_ln1118_586 = mul i35 %sext_ln1118_385, i35 %input_val_6_V_cast16"   --->   Operation 2203 'mul' 'mul_ln1118_586' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln1118_392 = sext i36 %add_ln1192_648"   --->   Operation 2204 'sext' 'sext_ln1118_392' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2205 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_649)   --->   "%mul_ln1118_593 = mul i35 %sext_ln1118_393, i35 %input_val_4_V_cast14"   --->   Operation 2205 'mul' 'mul_ln1118_593' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2206 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_649)   --->   "%sext_ln1192_333 = sext i35 %mul_ln1118_593"   --->   Operation 2206 'sext' 'sext_ln1192_333' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2207 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_649 = add i37 %sext_ln1118_392, i37 %sext_ln1192_333"   --->   Operation 2207 'add' 'add_ln1192_649' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2208 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_650)   --->   "%mul_ln1118_594 = mul i35 %sext_ln1118_394, i35 %input_val_5_V_cast15"   --->   Operation 2208 'mul' 'mul_ln1118_594' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1118_395 = sext i14 %weights_1_2_31_load"   --->   Operation 2209 'sext' 'sext_ln1118_395' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 2210 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_651)   --->   "%mul_ln1118_595 = mul i35 %sext_ln1118_395, i35 %input_val_6_V_cast16"   --->   Operation 2210 'mul' 'mul_ln1118_595' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.66>
ST_14 : Operation 2211 [1/1] (0.00ns)   --->   "%input_val_8_V_cast19 = sext i21 %input_val_8_V" [../src/hls/cnn.cpp:51]   --->   Operation 2211 'sext' 'input_val_8_V_cast19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2212 [1/1] (0.00ns)   --->   "%input_val_8_V_cast10 = sext i21 %input_val_8_V" [../src/hls/cnn.cpp:51]   --->   Operation 2212 'sext' 'input_val_8_V_cast10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2213 [1/1] (0.00ns)   --->   "%input_val_8_V_cast = sext i21 %input_val_8_V" [../src/hls/cnn.cpp:51]   --->   Operation 2213 'sext' 'input_val_8_V_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2214 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_371 = add i37 %add_ln1192_370, i37 %mul_ln1118_332"   --->   Operation 2214 'add' 'add_ln1192_371' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2215 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_372)   --->   "%mul_ln1118_333 = mul i36 %sext_ln1118_107, i36 %input_val_6_V_cast"   --->   Operation 2215 'mul' 'mul_ln1118_333' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2216 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_372)   --->   "%sext_ln1192_202 = sext i36 %mul_ln1118_333"   --->   Operation 2216 'sext' 'sext_ln1192_202' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2217 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_372 = add i37 %add_ln1192_371, i37 %sext_ln1192_202"   --->   Operation 2217 'add' 'add_ln1192_372' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2218 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_373)   --->   "%mul_ln1118_334 = mul i37 %sext_ln1118_108, i37 %input_val_7_V_cast"   --->   Operation 2218 'mul' 'mul_ln1118_334' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i16 %weights_2_1_0_load"   --->   Operation 2219 'sext' 'sext_ln1118_109' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2220 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_374)   --->   "%mul_ln1118_335 = mul i37 %sext_ln1118_109, i37 %input_val_8_V_cast"   --->   Operation 2220 'mul' 'mul_ln1118_335' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2221 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_380 = add i37 %add_ln1192_379, i37 %mul_ln1118_340"   --->   Operation 2221 'add' 'add_ln1192_380' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2222 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_381)   --->   "%mul_ln1118_341 = mul i37 %sext_ln1118_116, i37 %input_val_6_V_cast3"   --->   Operation 2222 'mul' 'mul_ln1118_341' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2223 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_381 = add i37 %add_ln1192_380, i37 %mul_ln1118_341"   --->   Operation 2223 'add' 'add_ln1192_381' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2224 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_382)   --->   "%mul_ln1118_342 = mul i37 %sext_ln1118_117, i37 %input_val_7_V_cast"   --->   Operation 2224 'mul' 'mul_ln1118_342' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i16 %weights_2_1_1_load"   --->   Operation 2225 'sext' 'sext_ln1118_118' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2226 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_383)   --->   "%mul_ln1118_343 = mul i37 %sext_ln1118_118, i37 %input_val_8_V_cast"   --->   Operation 2226 'mul' 'mul_ln1118_343' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2227 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_389 = add i37 %add_ln1192_388, i37 %mul_ln1118_348"   --->   Operation 2227 'add' 'add_ln1192_389' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2228 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_390)   --->   "%mul_ln1118_349 = mul i37 %sext_ln1118_124, i37 %input_val_6_V_cast3"   --->   Operation 2228 'mul' 'mul_ln1118_349' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2229 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_390 = add i37 %add_ln1192_389, i37 %mul_ln1118_349"   --->   Operation 2229 'add' 'add_ln1192_390' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2230 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_391)   --->   "%mul_ln1118_350 = mul i37 %sext_ln1118_125, i37 %input_val_7_V_cast"   --->   Operation 2230 'mul' 'mul_ln1118_350' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i16 %weights_2_1_2_load"   --->   Operation 2231 'sext' 'sext_ln1118_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2232 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_392)   --->   "%mul_ln1118_351 = mul i37 %sext_ln1118_126, i37 %input_val_8_V_cast"   --->   Operation 2232 'mul' 'mul_ln1118_351' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2233 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_398 = add i37 %add_ln1192_397, i37 %sext_ln1192_208"   --->   Operation 2233 'add' 'add_ln1192_398' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2234 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_399)   --->   "%mul_ln1118_357 = mul i37 %sext_ln1118_133, i37 %input_val_6_V_cast3"   --->   Operation 2234 'mul' 'mul_ln1118_357' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2235 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_399 = add i37 %add_ln1192_398, i37 %mul_ln1118_357"   --->   Operation 2235 'add' 'add_ln1192_399' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2236 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_400)   --->   "%mul_ln1118_358 = mul i36 %sext_ln1118_134, i36 %input_val_7_V_cast9"   --->   Operation 2236 'mul' 'mul_ln1118_358' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i14 %weights_2_1_3_load"   --->   Operation 2237 'sext' 'sext_ln1118_135' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2238 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_401)   --->   "%mul_ln1118_359 = mul i35 %sext_ln1118_135, i35 %input_val_8_V_cast10"   --->   Operation 2238 'mul' 'mul_ln1118_359' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2239 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_407 = add i37 %add_ln1192_406, i37 %sext_ln1192_214"   --->   Operation 2239 'add' 'add_ln1192_407' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2240 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_408)   --->   "%mul_ln1118_365 = mul i35 %sext_ln1118_143, i35 %input_val_6_V_cast16"   --->   Operation 2240 'mul' 'mul_ln1118_365' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2241 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_408)   --->   "%sext_ln1192_215 = sext i35 %mul_ln1118_365"   --->   Operation 2241 'sext' 'sext_ln1192_215' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2242 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_408 = add i37 %add_ln1192_407, i37 %sext_ln1192_215"   --->   Operation 2242 'add' 'add_ln1192_408' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2243 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_409)   --->   "%mul_ln1118_366 = mul i35 %sext_ln1118_144, i35 %input_val_7_V_cast17"   --->   Operation 2243 'mul' 'mul_ln1118_366' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i14 %weights_2_1_4_load"   --->   Operation 2244 'sext' 'sext_ln1118_145' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2245 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_410)   --->   "%mul_ln1118_367 = mul i35 %sext_ln1118_145, i35 %input_val_8_V_cast10"   --->   Operation 2245 'mul' 'mul_ln1118_367' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2246 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_416 = add i37 %add_ln1192_415, i37 %sext_ln1192_221"   --->   Operation 2246 'add' 'add_ln1192_416' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2247 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_417)   --->   "%mul_ln1118_374 = mul i35 %sext_ln1118_153, i35 %input_val_6_V_cast16"   --->   Operation 2247 'mul' 'mul_ln1118_374' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2248 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_417)   --->   "%sext_ln1192_222 = sext i35 %mul_ln1118_374"   --->   Operation 2248 'sext' 'sext_ln1192_222' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2249 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_417 = add i37 %add_ln1192_416, i37 %sext_ln1192_222"   --->   Operation 2249 'add' 'add_ln1192_417' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2250 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_418)   --->   "%mul_ln1118_375 = mul i35 %sext_ln1118_154, i35 %input_val_7_V_cast17"   --->   Operation 2250 'mul' 'mul_ln1118_375' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i14 %weights_2_1_5_load"   --->   Operation 2251 'sext' 'sext_ln1118_155' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2252 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_419)   --->   "%mul_ln1118_376 = mul i35 %sext_ln1118_155, i35 %input_val_8_V_cast10"   --->   Operation 2252 'mul' 'mul_ln1118_376' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2253 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_425 = add i37 %add_ln1192_424, i37 %mul_ln1118_382"   --->   Operation 2253 'add' 'add_ln1192_425' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2254 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_426)   --->   "%mul_ln1118_383 = mul i37 %sext_ln1118_162, i37 %input_val_6_V_cast3"   --->   Operation 2254 'mul' 'mul_ln1118_383' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2255 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_426 = add i37 %add_ln1192_425, i37 %mul_ln1118_383"   --->   Operation 2255 'add' 'add_ln1192_426' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2256 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_427)   --->   "%mul_ln1118_384 = mul i36 %sext_ln1118_163, i36 %input_val_7_V_cast9"   --->   Operation 2256 'mul' 'mul_ln1118_384' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i16 %weights_2_1_6_load"   --->   Operation 2257 'sext' 'sext_ln1118_164' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2258 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_428)   --->   "%mul_ln1118_385 = mul i37 %sext_ln1118_164, i37 %input_val_8_V_cast"   --->   Operation 2258 'mul' 'mul_ln1118_385' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2259 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_434 = add i37 %add_ln1192_433, i37 %sext_ln1192_228"   --->   Operation 2259 'add' 'add_ln1192_434' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2260 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_435)   --->   "%mul_ln1118_391 = mul i37 %sext_ln1118_171, i37 %input_val_6_V_cast3"   --->   Operation 2260 'mul' 'mul_ln1118_391' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2261 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_435 = add i37 %add_ln1192_434, i37 %mul_ln1118_391"   --->   Operation 2261 'add' 'add_ln1192_435' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2262 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_436)   --->   "%mul_ln1118_392 = mul i36 %sext_ln1118_172, i36 %input_val_7_V_cast9"   --->   Operation 2262 'mul' 'mul_ln1118_392' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i15 %weights_2_1_7_load"   --->   Operation 2263 'sext' 'sext_ln1118_173' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2264 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_437)   --->   "%mul_ln1118_393 = mul i36 %sext_ln1118_173, i36 %input_val_8_V_cast19"   --->   Operation 2264 'mul' 'mul_ln1118_393' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2265 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_443 = add i37 %add_ln1192_442, i37 %sext_ln1192_234"   --->   Operation 2265 'add' 'add_ln1192_443' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2266 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_444)   --->   "%mul_ln1118_400 = mul i35 %sext_ln1118_181, i35 %input_val_6_V_cast16"   --->   Operation 2266 'mul' 'mul_ln1118_400' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2267 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_444)   --->   "%sext_ln1192_235 = sext i35 %mul_ln1118_400"   --->   Operation 2267 'sext' 'sext_ln1192_235' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2268 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_444 = add i37 %add_ln1192_443, i37 %sext_ln1192_235"   --->   Operation 2268 'add' 'add_ln1192_444' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2269 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_445)   --->   "%mul_ln1118_401 = mul i35 %sext_ln1118_182, i35 %input_val_7_V_cast17"   --->   Operation 2269 'mul' 'mul_ln1118_401' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln1118_183 = sext i14 %weights_2_1_8_load"   --->   Operation 2270 'sext' 'sext_ln1118_183' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2271 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_446)   --->   "%mul_ln1118_402 = mul i35 %sext_ln1118_183, i35 %input_val_8_V_cast10"   --->   Operation 2271 'mul' 'mul_ln1118_402' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2272 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_452 = add i37 %add_ln1192_451, i37 %sext_ln1192_238"   --->   Operation 2272 'add' 'add_ln1192_452' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2273 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_453)   --->   "%mul_ln1118_409 = mul i36 %sext_ln1118_190, i36 %input_val_6_V_cast"   --->   Operation 2273 'mul' 'mul_ln1118_409' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2274 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_453)   --->   "%sext_ln1192_239 = sext i36 %mul_ln1118_409"   --->   Operation 2274 'sext' 'sext_ln1192_239' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2275 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_453 = add i37 %add_ln1192_452, i37 %sext_ln1192_239"   --->   Operation 2275 'add' 'add_ln1192_453' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2276 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_454)   --->   "%mul_ln1118_410 = mul i36 %sext_ln1118_191, i36 %input_val_7_V_cast9"   --->   Operation 2276 'mul' 'mul_ln1118_410' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1118_192 = sext i15 %weights_2_1_9_load"   --->   Operation 2277 'sext' 'sext_ln1118_192' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2278 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_455)   --->   "%mul_ln1118_411 = mul i36 %sext_ln1118_192, i36 %input_val_8_V_cast19"   --->   Operation 2278 'mul' 'mul_ln1118_411' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2279 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_461 = add i37 %add_ln1192_460, i37 %sext_ln1192_245"   --->   Operation 2279 'add' 'add_ln1192_461' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2280 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_462)   --->   "%mul_ln1118_417 = mul i35 %sext_ln1118_200, i35 %input_val_6_V_cast16"   --->   Operation 2280 'mul' 'mul_ln1118_417' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2281 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_462)   --->   "%sext_ln1192_246 = sext i35 %mul_ln1118_417"   --->   Operation 2281 'sext' 'sext_ln1192_246' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2282 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_462 = add i37 %add_ln1192_461, i37 %sext_ln1192_246"   --->   Operation 2282 'add' 'add_ln1192_462' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2283 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_463)   --->   "%mul_ln1118_418 = mul i35 %sext_ln1118_201, i35 %input_val_7_V_cast17"   --->   Operation 2283 'mul' 'mul_ln1118_418' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln1118_202 = sext i14 %weights_2_1_10_load"   --->   Operation 2284 'sext' 'sext_ln1118_202' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2285 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_464)   --->   "%mul_ln1118_419 = mul i35 %sext_ln1118_202, i35 %input_val_8_V_cast10"   --->   Operation 2285 'mul' 'mul_ln1118_419' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2286 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_470 = add i37 %add_ln1192_469, i37 %sext_ln1192_252"   --->   Operation 2286 'add' 'add_ln1192_470' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2287 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_471)   --->   "%mul_ln1118_426 = mul i35 %sext_ln1118_210, i35 %input_val_6_V_cast16"   --->   Operation 2287 'mul' 'mul_ln1118_426' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2288 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_471)   --->   "%sext_ln1192_253 = sext i35 %mul_ln1118_426"   --->   Operation 2288 'sext' 'sext_ln1192_253' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2289 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_471 = add i37 %add_ln1192_470, i37 %sext_ln1192_253"   --->   Operation 2289 'add' 'add_ln1192_471' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2290 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_472)   --->   "%mul_ln1118_427 = mul i35 %sext_ln1118_211, i35 %input_val_7_V_cast17"   --->   Operation 2290 'mul' 'mul_ln1118_427' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln1118_212 = sext i14 %weights_2_1_11_load"   --->   Operation 2291 'sext' 'sext_ln1118_212' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2292 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_473)   --->   "%mul_ln1118_428 = mul i35 %sext_ln1118_212, i35 %input_val_8_V_cast10"   --->   Operation 2292 'mul' 'mul_ln1118_428' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2293 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_479 = add i37 %add_ln1192_478, i37 %mul_ln1118_434"   --->   Operation 2293 'add' 'add_ln1192_479' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2294 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_480)   --->   "%mul_ln1118_435 = mul i37 %sext_ln1118_219, i37 %input_val_6_V_cast3"   --->   Operation 2294 'mul' 'mul_ln1118_435' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2295 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_480 = add i37 %add_ln1192_479, i37 %mul_ln1118_435"   --->   Operation 2295 'add' 'add_ln1192_480' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2296 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_481)   --->   "%mul_ln1118_436 = mul i37 %sext_ln1118_220, i37 %input_val_7_V_cast"   --->   Operation 2296 'mul' 'mul_ln1118_436' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1118_221 = sext i16 %weights_2_1_12_load"   --->   Operation 2297 'sext' 'sext_ln1118_221' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2298 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_482)   --->   "%mul_ln1118_437 = mul i37 %sext_ln1118_221, i37 %input_val_8_V_cast"   --->   Operation 2298 'mul' 'mul_ln1118_437' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2299 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_488 = add i37 %add_ln1192_487, i37 %mul_ln1118_442"   --->   Operation 2299 'add' 'add_ln1192_488' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2300 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_489)   --->   "%mul_ln1118_443 = mul i37 %sext_ln1118_228, i37 %input_val_6_V_cast3"   --->   Operation 2300 'mul' 'mul_ln1118_443' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2301 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_489 = add i37 %add_ln1192_488, i37 %mul_ln1118_443"   --->   Operation 2301 'add' 'add_ln1192_489' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2302 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_490)   --->   "%mul_ln1118_444 = mul i37 %sext_ln1118_229, i37 %input_val_7_V_cast"   --->   Operation 2302 'mul' 'mul_ln1118_444' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln1118_230 = sext i16 %weights_2_1_13_load"   --->   Operation 2303 'sext' 'sext_ln1118_230' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2304 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_491)   --->   "%mul_ln1118_445 = mul i37 %sext_ln1118_230, i37 %input_val_8_V_cast"   --->   Operation 2304 'mul' 'mul_ln1118_445' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2305 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_497 = add i37 %add_ln1192_496, i37 %sext_ln1192_259"   --->   Operation 2305 'add' 'add_ln1192_497' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2306 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_498)   --->   "%mul_ln1118_451 = mul i35 %sext_ln1118_238, i35 %input_val_6_V_cast16"   --->   Operation 2306 'mul' 'mul_ln1118_451' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2307 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_498)   --->   "%sext_ln1192_260 = sext i35 %mul_ln1118_451"   --->   Operation 2307 'sext' 'sext_ln1192_260' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2308 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_498 = add i37 %add_ln1192_497, i37 %sext_ln1192_260"   --->   Operation 2308 'add' 'add_ln1192_498' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2309 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_499)   --->   "%mul_ln1118_452 = mul i35 %sext_ln1118_239, i35 %input_val_7_V_cast17"   --->   Operation 2309 'mul' 'mul_ln1118_452' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2310 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_506 = add i37 %add_ln1192_505, i37 %mul_ln1118_459"   --->   Operation 2310 'add' 'add_ln1192_506' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2311 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_507)   --->   "%mul_ln1118_460 = mul i36 %sext_ln1118_247, i36 %input_val_6_V_cast"   --->   Operation 2311 'mul' 'mul_ln1118_460' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2312 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_507)   --->   "%sext_ln1192_265 = sext i36 %mul_ln1118_460"   --->   Operation 2312 'sext' 'sext_ln1192_265' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2313 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_507 = add i37 %add_ln1192_506, i37 %sext_ln1192_265"   --->   Operation 2313 'add' 'add_ln1192_507' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2314 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_508)   --->   "%mul_ln1118_461 = mul i37 %sext_ln1118_248, i37 %input_val_7_V_cast"   --->   Operation 2314 'mul' 'mul_ln1118_461' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2315 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_515 = add i37 %add_ln1192_514, i37 %sext_ln1192_269"   --->   Operation 2315 'add' 'add_ln1192_515' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2316 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_516)   --->   "%mul_ln1118_468 = mul i36 %sext_ln1118_256, i36 %input_val_6_V_cast"   --->   Operation 2316 'mul' 'mul_ln1118_468' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2317 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_516)   --->   "%sext_ln1192_270 = sext i36 %mul_ln1118_468"   --->   Operation 2317 'sext' 'sext_ln1192_270' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2318 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_516 = add i37 %add_ln1192_515, i37 %sext_ln1192_270"   --->   Operation 2318 'add' 'add_ln1192_516' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2319 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_517)   --->   "%mul_ln1118_469 = mul i36 %sext_ln1118_257, i36 %input_val_7_V_cast9"   --->   Operation 2319 'mul' 'mul_ln1118_469' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2320 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_524 = add i37 %add_ln1192_523, i37 %sext_ln1192_275"   --->   Operation 2320 'add' 'add_ln1192_524' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2321 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_525)   --->   "%mul_ln1118_477 = mul i36 %sext_ln1118_265, i36 %input_val_6_V_cast"   --->   Operation 2321 'mul' 'mul_ln1118_477' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2322 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_525)   --->   "%sext_ln1192_276 = sext i36 %mul_ln1118_477"   --->   Operation 2322 'sext' 'sext_ln1192_276' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2323 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_525 = add i37 %add_ln1192_524, i37 %sext_ln1192_276"   --->   Operation 2323 'add' 'add_ln1192_525' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2324 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_526)   --->   "%mul_ln1118_478 = mul i37 %sext_ln1118_266, i37 %input_val_7_V_cast"   --->   Operation 2324 'mul' 'mul_ln1118_478' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2325 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_533 = add i37 %add_ln1192_532, i37 %sext_ln1192_280"   --->   Operation 2325 'add' 'add_ln1192_533' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2326 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_534)   --->   "%mul_ln1118_485 = mul i35 %sext_ln1118_275, i35 %input_val_6_V_cast16"   --->   Operation 2326 'mul' 'mul_ln1118_485' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2327 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_534)   --->   "%sext_ln1192_281 = sext i35 %mul_ln1118_485"   --->   Operation 2327 'sext' 'sext_ln1192_281' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2328 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_534 = add i37 %add_ln1192_533, i37 %sext_ln1192_281"   --->   Operation 2328 'add' 'add_ln1192_534' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2329 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_535)   --->   "%mul_ln1118_486 = mul i35 %sext_ln1118_276, i35 %input_val_7_V_cast17"   --->   Operation 2329 'mul' 'mul_ln1118_486' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2330 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_542 = add i37 %add_ln1192_541, i37 %mul_ln1118_493"   --->   Operation 2330 'add' 'add_ln1192_542' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2331 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_543)   --->   "%mul_ln1118_494 = mul i36 %sext_ln1118_284, i36 %input_val_6_V_cast"   --->   Operation 2331 'mul' 'mul_ln1118_494' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2332 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_543)   --->   "%sext_ln1192_286 = sext i36 %mul_ln1118_494"   --->   Operation 2332 'sext' 'sext_ln1192_286' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2333 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_543 = add i37 %add_ln1192_542, i37 %sext_ln1192_286"   --->   Operation 2333 'add' 'add_ln1192_543' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2334 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_544)   --->   "%mul_ln1118_495 = mul i37 %sext_ln1118_285, i37 %input_val_7_V_cast"   --->   Operation 2334 'mul' 'mul_ln1118_495' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2335 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_551 = add i37 %add_ln1192_550, i37 %mul_ln1118_502"   --->   Operation 2335 'add' 'add_ln1192_551' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2336 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_552)   --->   "%mul_ln1118_503 = mul i37 %sext_ln1118_293, i37 %input_val_6_V_cast3"   --->   Operation 2336 'mul' 'mul_ln1118_503' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2337 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_552 = add i37 %add_ln1192_551, i37 %mul_ln1118_503"   --->   Operation 2337 'add' 'add_ln1192_552' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln1118_294 = sext i15 %weights_2_0_20_load"   --->   Operation 2338 'sext' 'sext_ln1118_294' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2339 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_553)   --->   "%mul_ln1118_504 = mul i36 %sext_ln1118_294, i36 %input_val_7_V_cast9"   --->   Operation 2339 'mul' 'mul_ln1118_504' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2340 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_560 = add i37 %add_ln1192_559, i37 %sext_ln1192_295"   --->   Operation 2340 'add' 'add_ln1192_560' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2341 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_561)   --->   "%mul_ln1118_512 = mul i35 %sext_ln1118_303, i35 %input_val_6_V_cast16"   --->   Operation 2341 'mul' 'mul_ln1118_512' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2342 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_561)   --->   "%sext_ln1192_296 = sext i35 %mul_ln1118_512"   --->   Operation 2342 'sext' 'sext_ln1192_296' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2343 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_561 = add i37 %add_ln1192_560, i37 %sext_ln1192_296"   --->   Operation 2343 'add' 'add_ln1192_561' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln1118_304 = sext i14 %weights_2_0_21_load"   --->   Operation 2344 'sext' 'sext_ln1118_304' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2345 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_562)   --->   "%mul_ln1118_513 = mul i35 %sext_ln1118_304, i35 %input_val_7_V_cast17"   --->   Operation 2345 'mul' 'mul_ln1118_513' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2346 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_569 = add i37 %add_ln1192_568, i37 %mul_ln1118_520"   --->   Operation 2346 'add' 'add_ln1192_569' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2347 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_570)   --->   "%mul_ln1118_521 = mul i37 %sext_ln1118_312, i37 %input_val_6_V_cast3"   --->   Operation 2347 'mul' 'mul_ln1118_521' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2348 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_570 = add i37 %add_ln1192_569, i37 %mul_ln1118_521"   --->   Operation 2348 'add' 'add_ln1192_570' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln1118_313 = sext i16 %weights_2_0_22_load"   --->   Operation 2349 'sext' 'sext_ln1118_313' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2350 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_571)   --->   "%mul_ln1118_522 = mul i37 %sext_ln1118_313, i37 %input_val_7_V_cast"   --->   Operation 2350 'mul' 'mul_ln1118_522' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2351 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_578 = add i37 %add_ln1192_577, i37 %mul_ln1118_527"   --->   Operation 2351 'add' 'add_ln1192_578' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2352 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_579)   --->   "%mul_ln1118_528 = mul i37 %sext_ln1118_320, i37 %input_val_6_V_cast3"   --->   Operation 2352 'mul' 'mul_ln1118_528' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2353 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_579 = add i37 %add_ln1192_578, i37 %mul_ln1118_528"   --->   Operation 2353 'add' 'add_ln1192_579' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln1118_321 = sext i16 %weights_2_0_23_load"   --->   Operation 2354 'sext' 'sext_ln1118_321' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2355 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_580)   --->   "%mul_ln1118_529 = mul i37 %sext_ln1118_321, i37 %input_val_7_V_cast"   --->   Operation 2355 'mul' 'mul_ln1118_529' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2356 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_587 = add i37 %add_ln1192_586, i37 %mul_ln1192_27"   --->   Operation 2356 'add' 'add_ln1192_587' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2357 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_588)   --->   "%mul_ln1118_535 = mul i37 %sext_ln1118_328, i37 %input_val_6_V_cast3"   --->   Operation 2357 'mul' 'mul_ln1118_535' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2358 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_588 = add i37 %add_ln1192_587, i37 %mul_ln1118_535"   --->   Operation 2358 'add' 'add_ln1192_588' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1118_329 = sext i16 %weights_2_0_24_load"   --->   Operation 2359 'sext' 'sext_ln1118_329' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2360 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_589)   --->   "%mul_ln1118_536 = mul i37 %sext_ln1118_329, i37 %input_val_7_V_cast"   --->   Operation 2360 'mul' 'mul_ln1118_536' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2361 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_596 = add i37 %add_ln1192_595, i37 %sext_ln1192_302"   --->   Operation 2361 'add' 'add_ln1192_596' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2362 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_597)   --->   "%mul_ln1118_543 = mul i36 %sext_ln1118_337, i36 %input_val_6_V_cast"   --->   Operation 2362 'mul' 'mul_ln1118_543' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2363 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_597)   --->   "%sext_ln1192_303 = sext i36 %mul_ln1118_543"   --->   Operation 2363 'sext' 'sext_ln1192_303' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2364 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_597 = add i37 %add_ln1192_596, i37 %sext_ln1192_303"   --->   Operation 2364 'add' 'add_ln1192_597' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1118_338 = sext i16 %weights_2_0_25_load"   --->   Operation 2365 'sext' 'sext_ln1118_338' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2366 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_598)   --->   "%mul_ln1118_544 = mul i37 %sext_ln1118_338, i37 %input_val_7_V_cast"   --->   Operation 2366 'mul' 'mul_ln1118_544' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2367 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_604 = add i37 %add_ln1192_603, i37 %mul_ln1192_28"   --->   Operation 2367 'add' 'add_ln1192_604' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2368 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_605)   --->   "%mul_ln1118_550 = mul i37 %sext_ln1118_345, i37 %sext_ln1192"   --->   Operation 2368 'mul' 'mul_ln1118_550' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2369 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_605 = add i37 %add_ln1192_604, i37 %mul_ln1118_550"   --->   Operation 2369 'add' 'add_ln1192_605' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2370 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_606)   --->   "%mul_ln1118_551 = mul i37 %sext_ln1118_346, i37 %input_val_6_V_cast3"   --->   Operation 2370 'mul' 'mul_ln1118_551' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln1118_347 = sext i16 %weights_2_0_26_load"   --->   Operation 2371 'sext' 'sext_ln1118_347' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2372 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_607)   --->   "%mul_ln1118_552 = mul i37 %sext_ln1118_347, i37 %input_val_7_V_cast"   --->   Operation 2372 'mul' 'mul_ln1118_552' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2373 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_613 = add i37 %add_ln1192_612, i37 %mul_ln1118_557"   --->   Operation 2373 'add' 'add_ln1192_613' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2374 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_614)   --->   "%mul_ln1118_558 = mul i36 %sext_ln1118_354, i36 %input_val_5_V_cast8"   --->   Operation 2374 'mul' 'mul_ln1118_558' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2375 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_614)   --->   "%sext_ln1192_306 = sext i36 %mul_ln1118_558"   --->   Operation 2375 'sext' 'sext_ln1192_306' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2376 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_614 = add i37 %add_ln1192_613, i37 %sext_ln1192_306"   --->   Operation 2376 'add' 'add_ln1192_614' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2377 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_615)   --->   "%mul_ln1118_559 = mul i36 %sext_ln1118_355, i36 %input_val_6_V_cast"   --->   Operation 2377 'mul' 'mul_ln1118_559' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1118_356 = sext i15 %weights_2_0_27_load"   --->   Operation 2378 'sext' 'sext_ln1118_356' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2379 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_616)   --->   "%mul_ln1118_560 = mul i36 %sext_ln1118_356, i36 %input_val_7_V_cast9"   --->   Operation 2379 'mul' 'mul_ln1118_560' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2380 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_622 = add i37 %sext_ln1118_362, i37 %sext_ln1192_312"   --->   Operation 2380 'add' 'add_ln1192_622' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2381 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_623)   --->   "%mul_ln1118_567 = mul i35 %sext_ln1118_364, i35 %input_val_5_V_cast15"   --->   Operation 2381 'mul' 'mul_ln1118_567' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2382 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_623)   --->   "%sext_ln1192_313 = sext i35 %mul_ln1118_567"   --->   Operation 2382 'sext' 'sext_ln1192_313' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2383 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_623 = add i37 %add_ln1192_622, i37 %sext_ln1192_313"   --->   Operation 2383 'add' 'add_ln1192_623' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2384 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_624)   --->   "%mul_ln1118_568 = mul i35 %sext_ln1118_365, i35 %input_val_6_V_cast16"   --->   Operation 2384 'mul' 'mul_ln1118_568' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln1118_366 = sext i14 %weights_2_0_28_load"   --->   Operation 2385 'sext' 'sext_ln1118_366' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2386 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_625)   --->   "%mul_ln1118_569 = mul i35 %sext_ln1118_366, i35 %input_val_7_V_cast17"   --->   Operation 2386 'mul' 'mul_ln1118_569' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2387 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_631 = add i37 %sext_ln1118_372, i37 %sext_ln1192_319"   --->   Operation 2387 'add' 'add_ln1192_631' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2388 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_632)   --->   "%mul_ln1118_576 = mul i35 %sext_ln1118_374, i35 %input_val_5_V_cast15"   --->   Operation 2388 'mul' 'mul_ln1118_576' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2389 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_632)   --->   "%sext_ln1192_320 = sext i35 %mul_ln1118_576"   --->   Operation 2389 'sext' 'sext_ln1192_320' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2390 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_632 = add i37 %add_ln1192_631, i37 %sext_ln1192_320"   --->   Operation 2390 'add' 'add_ln1192_632' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2391 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_633)   --->   "%mul_ln1118_577 = mul i35 %sext_ln1118_375, i35 %input_val_6_V_cast16"   --->   Operation 2391 'mul' 'mul_ln1118_577' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln1118_376 = sext i14 %weights_2_0_29_load"   --->   Operation 2392 'sext' 'sext_ln1118_376' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2393 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_634)   --->   "%mul_ln1118_578 = mul i35 %sext_ln1118_376, i35 %input_val_7_V_cast17"   --->   Operation 2393 'mul' 'mul_ln1118_578' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2394 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_640 = add i37 %sext_ln1118_382, i37 %sext_ln1192_326"   --->   Operation 2394 'add' 'add_ln1192_640' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2395 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_641)   --->   "%mul_ln1118_585 = mul i35 %sext_ln1118_384, i35 %input_val_5_V_cast15"   --->   Operation 2395 'mul' 'mul_ln1118_585' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2396 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_641)   --->   "%sext_ln1192_327 = sext i35 %mul_ln1118_585"   --->   Operation 2396 'sext' 'sext_ln1192_327' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2397 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_641 = add i37 %add_ln1192_640, i37 %sext_ln1192_327"   --->   Operation 2397 'add' 'add_ln1192_641' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2398 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_642)   --->   "%mul_ln1118_586 = mul i35 %sext_ln1118_385, i35 %input_val_6_V_cast16"   --->   Operation 2398 'mul' 'mul_ln1118_586' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1118_386 = sext i14 %weights_2_0_30_load"   --->   Operation 2399 'sext' 'sext_ln1118_386' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2400 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_643)   --->   "%mul_ln1118_587 = mul i35 %sext_ln1118_386, i35 %input_val_7_V_cast17"   --->   Operation 2400 'mul' 'mul_ln1118_587' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2401 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_649 = add i37 %sext_ln1118_392, i37 %sext_ln1192_333"   --->   Operation 2401 'add' 'add_ln1192_649' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2402 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_650)   --->   "%mul_ln1118_594 = mul i35 %sext_ln1118_394, i35 %input_val_5_V_cast15"   --->   Operation 2402 'mul' 'mul_ln1118_594' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2403 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_650)   --->   "%sext_ln1192_334 = sext i35 %mul_ln1118_594"   --->   Operation 2403 'sext' 'sext_ln1192_334' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2404 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_650 = add i37 %add_ln1192_649, i37 %sext_ln1192_334"   --->   Operation 2404 'add' 'add_ln1192_650' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2405 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_651)   --->   "%mul_ln1118_595 = mul i35 %sext_ln1118_395, i35 %input_val_6_V_cast16"   --->   Operation 2405 'mul' 'mul_ln1118_595' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1118_396 = sext i14 %weights_2_0_31_load"   --->   Operation 2406 'sext' 'sext_ln1118_396' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 2407 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_652)   --->   "%mul_ln1118_596 = mul i35 %sext_ln1118_396, i35 %input_val_7_V_cast17"   --->   Operation 2407 'mul' 'mul_ln1118_596' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.66>
ST_15 : Operation 2408 [1/1] (0.00ns)   --->   "%output_sum_7_V_4 = phi i21 %output_sum_7_V_29, void, i21 %output_sum_7_V, void %.split3"   --->   Operation 2408 'phi' 'output_sum_7_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2409 [1/1] (0.00ns)   --->   "%output_sum_6_V_4 = phi i21 %output_sum_6_V_28, void, i21 %output_sum_6_V, void %.split3"   --->   Operation 2409 'phi' 'output_sum_6_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2410 [1/1] (0.00ns)   --->   "%output_sum_5_V_4 = phi i21 %output_sum_5_V_27, void, i21 %output_sum_5_V, void %.split3"   --->   Operation 2410 'phi' 'output_sum_5_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2411 [1/1] (0.00ns)   --->   "%output_sum_4_V_4 = phi i21 %output_sum_4_V_26, void, i21 %output_sum_4_V, void %.split3"   --->   Operation 2411 'phi' 'output_sum_4_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2412 [1/1] (0.00ns)   --->   "%output_sum_3_V_4 = phi i21 %output_sum_3_V_25, void, i21 %output_sum_3_V, void %.split3"   --->   Operation 2412 'phi' 'output_sum_3_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2413 [1/1] (0.00ns)   --->   "%output_sum_2_V_4 = phi i21 %output_sum_2_V_24, void, i21 %output_sum_2_V, void %.split3"   --->   Operation 2413 'phi' 'output_sum_2_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2414 [1/1] (0.00ns)   --->   "%output_sum_1_V_4 = phi i21 %output_sum_1_V_23, void, i21 %output_sum_1_V, void %.split3"   --->   Operation 2414 'phi' 'output_sum_1_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2415 [1/1] (0.00ns)   --->   "%output_sum_0_V_4 = phi i21 %output_sum_0_V_21, void, i21 %output_sum_0_V, void %.split3"   --->   Operation 2415 'phi' 'output_sum_0_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i15 %add_ln52_1" [../src/hls/cnn.cpp:52]   --->   Operation 2416 'zext' 'zext_ln52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2417 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr_8 = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln52" [../src/hls/cnn.cpp:52]   --->   Operation 2417 'getelementptr' 'max_pooling_output_V_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2418 [2/2] (1.35ns)   --->   "%input_val_9_V = load i15 %max_pooling_output_V_addr_8" [../src/hls/cnn.cpp:52]   --->   Operation 2418 'load' 'input_val_9_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_15 : Operation 2419 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_372 = add i37 %add_ln1192_371, i37 %sext_ln1192_202"   --->   Operation 2419 'add' 'add_ln1192_372' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2420 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_373)   --->   "%mul_ln1118_334 = mul i37 %sext_ln1118_108, i37 %input_val_7_V_cast"   --->   Operation 2420 'mul' 'mul_ln1118_334' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2421 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_373 = add i37 %add_ln1192_372, i37 %mul_ln1118_334"   --->   Operation 2421 'add' 'add_ln1192_373' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2422 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_374)   --->   "%mul_ln1118_335 = mul i37 %sext_ln1118_109, i37 %input_val_8_V_cast"   --->   Operation 2422 'mul' 'mul_ln1118_335' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2423 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_381 = add i37 %add_ln1192_380, i37 %mul_ln1118_341"   --->   Operation 2423 'add' 'add_ln1192_381' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2424 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_382)   --->   "%mul_ln1118_342 = mul i37 %sext_ln1118_117, i37 %input_val_7_V_cast"   --->   Operation 2424 'mul' 'mul_ln1118_342' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2425 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_382 = add i37 %add_ln1192_381, i37 %mul_ln1118_342"   --->   Operation 2425 'add' 'add_ln1192_382' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2426 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_383)   --->   "%mul_ln1118_343 = mul i37 %sext_ln1118_118, i37 %input_val_8_V_cast"   --->   Operation 2426 'mul' 'mul_ln1118_343' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2427 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_390 = add i37 %add_ln1192_389, i37 %mul_ln1118_349"   --->   Operation 2427 'add' 'add_ln1192_390' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2428 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_391)   --->   "%mul_ln1118_350 = mul i37 %sext_ln1118_125, i37 %input_val_7_V_cast"   --->   Operation 2428 'mul' 'mul_ln1118_350' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2429 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_391 = add i37 %add_ln1192_390, i37 %mul_ln1118_350"   --->   Operation 2429 'add' 'add_ln1192_391' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2430 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_392)   --->   "%mul_ln1118_351 = mul i37 %sext_ln1118_126, i37 %input_val_8_V_cast"   --->   Operation 2430 'mul' 'mul_ln1118_351' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2431 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_399 = add i37 %add_ln1192_398, i37 %mul_ln1118_357"   --->   Operation 2431 'add' 'add_ln1192_399' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2432 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_400)   --->   "%mul_ln1118_358 = mul i36 %sext_ln1118_134, i36 %input_val_7_V_cast9"   --->   Operation 2432 'mul' 'mul_ln1118_358' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2433 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_400)   --->   "%sext_ln1192_209 = sext i36 %mul_ln1118_358"   --->   Operation 2433 'sext' 'sext_ln1192_209' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2434 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_400 = add i37 %add_ln1192_399, i37 %sext_ln1192_209"   --->   Operation 2434 'add' 'add_ln1192_400' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2435 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_401)   --->   "%mul_ln1118_359 = mul i35 %sext_ln1118_135, i35 %input_val_8_V_cast10"   --->   Operation 2435 'mul' 'mul_ln1118_359' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2436 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_408 = add i37 %add_ln1192_407, i37 %sext_ln1192_215"   --->   Operation 2436 'add' 'add_ln1192_408' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2437 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_409)   --->   "%mul_ln1118_366 = mul i35 %sext_ln1118_144, i35 %input_val_7_V_cast17"   --->   Operation 2437 'mul' 'mul_ln1118_366' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2438 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_409)   --->   "%sext_ln1192_216 = sext i35 %mul_ln1118_366"   --->   Operation 2438 'sext' 'sext_ln1192_216' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2439 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_409 = add i37 %add_ln1192_408, i37 %sext_ln1192_216"   --->   Operation 2439 'add' 'add_ln1192_409' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2440 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_410)   --->   "%mul_ln1118_367 = mul i35 %sext_ln1118_145, i35 %input_val_8_V_cast10"   --->   Operation 2440 'mul' 'mul_ln1118_367' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2441 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_417 = add i37 %add_ln1192_416, i37 %sext_ln1192_222"   --->   Operation 2441 'add' 'add_ln1192_417' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2442 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_418)   --->   "%mul_ln1118_375 = mul i35 %sext_ln1118_154, i35 %input_val_7_V_cast17"   --->   Operation 2442 'mul' 'mul_ln1118_375' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2443 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_418)   --->   "%sext_ln1192_223 = sext i35 %mul_ln1118_375"   --->   Operation 2443 'sext' 'sext_ln1192_223' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2444 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_418 = add i37 %add_ln1192_417, i37 %sext_ln1192_223"   --->   Operation 2444 'add' 'add_ln1192_418' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2445 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_419)   --->   "%mul_ln1118_376 = mul i35 %sext_ln1118_155, i35 %input_val_8_V_cast10"   --->   Operation 2445 'mul' 'mul_ln1118_376' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2446 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_426 = add i37 %add_ln1192_425, i37 %mul_ln1118_383"   --->   Operation 2446 'add' 'add_ln1192_426' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2447 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_427)   --->   "%mul_ln1118_384 = mul i36 %sext_ln1118_163, i36 %input_val_7_V_cast9"   --->   Operation 2447 'mul' 'mul_ln1118_384' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2448 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_427)   --->   "%sext_ln1192_225 = sext i36 %mul_ln1118_384"   --->   Operation 2448 'sext' 'sext_ln1192_225' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2449 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_427 = add i37 %add_ln1192_426, i37 %sext_ln1192_225"   --->   Operation 2449 'add' 'add_ln1192_427' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2450 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_428)   --->   "%mul_ln1118_385 = mul i37 %sext_ln1118_164, i37 %input_val_8_V_cast"   --->   Operation 2450 'mul' 'mul_ln1118_385' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2451 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_435 = add i37 %add_ln1192_434, i37 %mul_ln1118_391"   --->   Operation 2451 'add' 'add_ln1192_435' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2452 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_436)   --->   "%mul_ln1118_392 = mul i36 %sext_ln1118_172, i36 %input_val_7_V_cast9"   --->   Operation 2452 'mul' 'mul_ln1118_392' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2453 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_436)   --->   "%sext_ln1192_229 = sext i36 %mul_ln1118_392"   --->   Operation 2453 'sext' 'sext_ln1192_229' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2454 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_436 = add i37 %add_ln1192_435, i37 %sext_ln1192_229"   --->   Operation 2454 'add' 'add_ln1192_436' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2455 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_437)   --->   "%mul_ln1118_393 = mul i36 %sext_ln1118_173, i36 %input_val_8_V_cast19"   --->   Operation 2455 'mul' 'mul_ln1118_393' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2456 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_444 = add i37 %add_ln1192_443, i37 %sext_ln1192_235"   --->   Operation 2456 'add' 'add_ln1192_444' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2457 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_445)   --->   "%mul_ln1118_401 = mul i35 %sext_ln1118_182, i35 %input_val_7_V_cast17"   --->   Operation 2457 'mul' 'mul_ln1118_401' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2458 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_445)   --->   "%sext_ln1192_236 = sext i35 %mul_ln1118_401"   --->   Operation 2458 'sext' 'sext_ln1192_236' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2459 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_445 = add i37 %add_ln1192_444, i37 %sext_ln1192_236"   --->   Operation 2459 'add' 'add_ln1192_445' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2460 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_446)   --->   "%mul_ln1118_402 = mul i35 %sext_ln1118_183, i35 %input_val_8_V_cast10"   --->   Operation 2460 'mul' 'mul_ln1118_402' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2461 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_453 = add i37 %add_ln1192_452, i37 %sext_ln1192_239"   --->   Operation 2461 'add' 'add_ln1192_453' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2462 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_454)   --->   "%mul_ln1118_410 = mul i36 %sext_ln1118_191, i36 %input_val_7_V_cast9"   --->   Operation 2462 'mul' 'mul_ln1118_410' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2463 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_454)   --->   "%sext_ln1192_240 = sext i36 %mul_ln1118_410"   --->   Operation 2463 'sext' 'sext_ln1192_240' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2464 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_454 = add i37 %add_ln1192_453, i37 %sext_ln1192_240"   --->   Operation 2464 'add' 'add_ln1192_454' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2465 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_455)   --->   "%mul_ln1118_411 = mul i36 %sext_ln1118_192, i36 %input_val_8_V_cast19"   --->   Operation 2465 'mul' 'mul_ln1118_411' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2466 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_462 = add i37 %add_ln1192_461, i37 %sext_ln1192_246"   --->   Operation 2466 'add' 'add_ln1192_462' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2467 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_463)   --->   "%mul_ln1118_418 = mul i35 %sext_ln1118_201, i35 %input_val_7_V_cast17"   --->   Operation 2467 'mul' 'mul_ln1118_418' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2468 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_463)   --->   "%sext_ln1192_247 = sext i35 %mul_ln1118_418"   --->   Operation 2468 'sext' 'sext_ln1192_247' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2469 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_463 = add i37 %add_ln1192_462, i37 %sext_ln1192_247"   --->   Operation 2469 'add' 'add_ln1192_463' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2470 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_464)   --->   "%mul_ln1118_419 = mul i35 %sext_ln1118_202, i35 %input_val_8_V_cast10"   --->   Operation 2470 'mul' 'mul_ln1118_419' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2471 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_471 = add i37 %add_ln1192_470, i37 %sext_ln1192_253"   --->   Operation 2471 'add' 'add_ln1192_471' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2472 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_472)   --->   "%mul_ln1118_427 = mul i35 %sext_ln1118_211, i35 %input_val_7_V_cast17"   --->   Operation 2472 'mul' 'mul_ln1118_427' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2473 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_472)   --->   "%sext_ln1192_254 = sext i35 %mul_ln1118_427"   --->   Operation 2473 'sext' 'sext_ln1192_254' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2474 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_472 = add i37 %add_ln1192_471, i37 %sext_ln1192_254"   --->   Operation 2474 'add' 'add_ln1192_472' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2475 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_473)   --->   "%mul_ln1118_428 = mul i35 %sext_ln1118_212, i35 %input_val_8_V_cast10"   --->   Operation 2475 'mul' 'mul_ln1118_428' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2476 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_480 = add i37 %add_ln1192_479, i37 %mul_ln1118_435"   --->   Operation 2476 'add' 'add_ln1192_480' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2477 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_481)   --->   "%mul_ln1118_436 = mul i37 %sext_ln1118_220, i37 %input_val_7_V_cast"   --->   Operation 2477 'mul' 'mul_ln1118_436' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2478 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_481 = add i37 %add_ln1192_480, i37 %mul_ln1118_436"   --->   Operation 2478 'add' 'add_ln1192_481' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2479 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_482)   --->   "%mul_ln1118_437 = mul i37 %sext_ln1118_221, i37 %input_val_8_V_cast"   --->   Operation 2479 'mul' 'mul_ln1118_437' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2480 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_489 = add i37 %add_ln1192_488, i37 %mul_ln1118_443"   --->   Operation 2480 'add' 'add_ln1192_489' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2481 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_490)   --->   "%mul_ln1118_444 = mul i37 %sext_ln1118_229, i37 %input_val_7_V_cast"   --->   Operation 2481 'mul' 'mul_ln1118_444' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2482 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_490 = add i37 %add_ln1192_489, i37 %mul_ln1118_444"   --->   Operation 2482 'add' 'add_ln1192_490' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2483 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_491)   --->   "%mul_ln1118_445 = mul i37 %sext_ln1118_230, i37 %input_val_8_V_cast"   --->   Operation 2483 'mul' 'mul_ln1118_445' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2484 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_498 = add i37 %add_ln1192_497, i37 %sext_ln1192_260"   --->   Operation 2484 'add' 'add_ln1192_498' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2485 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_499)   --->   "%mul_ln1118_452 = mul i35 %sext_ln1118_239, i35 %input_val_7_V_cast17"   --->   Operation 2485 'mul' 'mul_ln1118_452' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2486 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_499)   --->   "%sext_ln1192_261 = sext i35 %mul_ln1118_452"   --->   Operation 2486 'sext' 'sext_ln1192_261' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2487 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_499 = add i37 %add_ln1192_498, i37 %sext_ln1192_261"   --->   Operation 2487 'add' 'add_ln1192_499' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2488 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_507 = add i37 %add_ln1192_506, i37 %sext_ln1192_265"   --->   Operation 2488 'add' 'add_ln1192_507' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2489 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_508)   --->   "%mul_ln1118_461 = mul i37 %sext_ln1118_248, i37 %input_val_7_V_cast"   --->   Operation 2489 'mul' 'mul_ln1118_461' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2490 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_508 = add i37 %add_ln1192_507, i37 %mul_ln1118_461"   --->   Operation 2490 'add' 'add_ln1192_508' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2491 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_516 = add i37 %add_ln1192_515, i37 %sext_ln1192_270"   --->   Operation 2491 'add' 'add_ln1192_516' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2492 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_517)   --->   "%mul_ln1118_469 = mul i36 %sext_ln1118_257, i36 %input_val_7_V_cast9"   --->   Operation 2492 'mul' 'mul_ln1118_469' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2493 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_517)   --->   "%sext_ln1192_271 = sext i36 %mul_ln1118_469"   --->   Operation 2493 'sext' 'sext_ln1192_271' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2494 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_517 = add i37 %add_ln1192_516, i37 %sext_ln1192_271"   --->   Operation 2494 'add' 'add_ln1192_517' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2495 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_525 = add i37 %add_ln1192_524, i37 %sext_ln1192_276"   --->   Operation 2495 'add' 'add_ln1192_525' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2496 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_526)   --->   "%mul_ln1118_478 = mul i37 %sext_ln1118_266, i37 %input_val_7_V_cast"   --->   Operation 2496 'mul' 'mul_ln1118_478' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2497 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_526 = add i37 %add_ln1192_525, i37 %mul_ln1118_478"   --->   Operation 2497 'add' 'add_ln1192_526' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2498 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_534 = add i37 %add_ln1192_533, i37 %sext_ln1192_281"   --->   Operation 2498 'add' 'add_ln1192_534' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2499 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_535)   --->   "%mul_ln1118_486 = mul i35 %sext_ln1118_276, i35 %input_val_7_V_cast17"   --->   Operation 2499 'mul' 'mul_ln1118_486' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2500 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_535)   --->   "%sext_ln1192_282 = sext i35 %mul_ln1118_486"   --->   Operation 2500 'sext' 'sext_ln1192_282' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2501 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_535 = add i37 %add_ln1192_534, i37 %sext_ln1192_282"   --->   Operation 2501 'add' 'add_ln1192_535' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2502 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_543 = add i37 %add_ln1192_542, i37 %sext_ln1192_286"   --->   Operation 2502 'add' 'add_ln1192_543' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2503 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_544)   --->   "%mul_ln1118_495 = mul i37 %sext_ln1118_285, i37 %input_val_7_V_cast"   --->   Operation 2503 'mul' 'mul_ln1118_495' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2504 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_544 = add i37 %add_ln1192_543, i37 %mul_ln1118_495"   --->   Operation 2504 'add' 'add_ln1192_544' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2505 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_552 = add i37 %add_ln1192_551, i37 %mul_ln1118_503"   --->   Operation 2505 'add' 'add_ln1192_552' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2506 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_553)   --->   "%mul_ln1118_504 = mul i36 %sext_ln1118_294, i36 %input_val_7_V_cast9"   --->   Operation 2506 'mul' 'mul_ln1118_504' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2507 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_561 = add i37 %add_ln1192_560, i37 %sext_ln1192_296"   --->   Operation 2507 'add' 'add_ln1192_561' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2508 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_562)   --->   "%mul_ln1118_513 = mul i35 %sext_ln1118_304, i35 %input_val_7_V_cast17"   --->   Operation 2508 'mul' 'mul_ln1118_513' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2509 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_570 = add i37 %add_ln1192_569, i37 %mul_ln1118_521"   --->   Operation 2509 'add' 'add_ln1192_570' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2510 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_571)   --->   "%mul_ln1118_522 = mul i37 %sext_ln1118_313, i37 %input_val_7_V_cast"   --->   Operation 2510 'mul' 'mul_ln1118_522' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2511 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_579 = add i37 %add_ln1192_578, i37 %mul_ln1118_528"   --->   Operation 2511 'add' 'add_ln1192_579' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2512 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_580)   --->   "%mul_ln1118_529 = mul i37 %sext_ln1118_321, i37 %input_val_7_V_cast"   --->   Operation 2512 'mul' 'mul_ln1118_529' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2513 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_588 = add i37 %add_ln1192_587, i37 %mul_ln1118_535"   --->   Operation 2513 'add' 'add_ln1192_588' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2514 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_589)   --->   "%mul_ln1118_536 = mul i37 %sext_ln1118_329, i37 %input_val_7_V_cast"   --->   Operation 2514 'mul' 'mul_ln1118_536' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2515 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_597 = add i37 %add_ln1192_596, i37 %sext_ln1192_303"   --->   Operation 2515 'add' 'add_ln1192_597' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2516 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_598)   --->   "%mul_ln1118_544 = mul i37 %sext_ln1118_338, i37 %input_val_7_V_cast"   --->   Operation 2516 'mul' 'mul_ln1118_544' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2517 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_605 = add i37 %add_ln1192_604, i37 %mul_ln1118_550"   --->   Operation 2517 'add' 'add_ln1192_605' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2518 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_606)   --->   "%mul_ln1118_551 = mul i37 %sext_ln1118_346, i37 %input_val_6_V_cast3"   --->   Operation 2518 'mul' 'mul_ln1118_551' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2519 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_606 = add i37 %add_ln1192_605, i37 %mul_ln1118_551"   --->   Operation 2519 'add' 'add_ln1192_606' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2520 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_607)   --->   "%mul_ln1118_552 = mul i37 %sext_ln1118_347, i37 %input_val_7_V_cast"   --->   Operation 2520 'mul' 'mul_ln1118_552' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2521 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_614 = add i37 %add_ln1192_613, i37 %sext_ln1192_306"   --->   Operation 2521 'add' 'add_ln1192_614' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2522 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_615)   --->   "%mul_ln1118_559 = mul i36 %sext_ln1118_355, i36 %input_val_6_V_cast"   --->   Operation 2522 'mul' 'mul_ln1118_559' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2523 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_615)   --->   "%sext_ln1192_307 = sext i36 %mul_ln1118_559"   --->   Operation 2523 'sext' 'sext_ln1192_307' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2524 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_615 = add i37 %add_ln1192_614, i37 %sext_ln1192_307"   --->   Operation 2524 'add' 'add_ln1192_615' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2525 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_616)   --->   "%mul_ln1118_560 = mul i36 %sext_ln1118_356, i36 %input_val_7_V_cast9"   --->   Operation 2525 'mul' 'mul_ln1118_560' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2526 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_623 = add i37 %add_ln1192_622, i37 %sext_ln1192_313"   --->   Operation 2526 'add' 'add_ln1192_623' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2527 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_624)   --->   "%mul_ln1118_568 = mul i35 %sext_ln1118_365, i35 %input_val_6_V_cast16"   --->   Operation 2527 'mul' 'mul_ln1118_568' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2528 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_624)   --->   "%sext_ln1192_314 = sext i35 %mul_ln1118_568"   --->   Operation 2528 'sext' 'sext_ln1192_314' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2529 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_624 = add i37 %add_ln1192_623, i37 %sext_ln1192_314"   --->   Operation 2529 'add' 'add_ln1192_624' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2530 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_625)   --->   "%mul_ln1118_569 = mul i35 %sext_ln1118_366, i35 %input_val_7_V_cast17"   --->   Operation 2530 'mul' 'mul_ln1118_569' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2531 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_632 = add i37 %add_ln1192_631, i37 %sext_ln1192_320"   --->   Operation 2531 'add' 'add_ln1192_632' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2532 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_633)   --->   "%mul_ln1118_577 = mul i35 %sext_ln1118_375, i35 %input_val_6_V_cast16"   --->   Operation 2532 'mul' 'mul_ln1118_577' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2533 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_633)   --->   "%sext_ln1192_321 = sext i35 %mul_ln1118_577"   --->   Operation 2533 'sext' 'sext_ln1192_321' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2534 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_633 = add i37 %add_ln1192_632, i37 %sext_ln1192_321"   --->   Operation 2534 'add' 'add_ln1192_633' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2535 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_634)   --->   "%mul_ln1118_578 = mul i35 %sext_ln1118_376, i35 %input_val_7_V_cast17"   --->   Operation 2535 'mul' 'mul_ln1118_578' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2536 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_641 = add i37 %add_ln1192_640, i37 %sext_ln1192_327"   --->   Operation 2536 'add' 'add_ln1192_641' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2537 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_642)   --->   "%mul_ln1118_586 = mul i35 %sext_ln1118_385, i35 %input_val_6_V_cast16"   --->   Operation 2537 'mul' 'mul_ln1118_586' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2538 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_642)   --->   "%sext_ln1192_328 = sext i35 %mul_ln1118_586"   --->   Operation 2538 'sext' 'sext_ln1192_328' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2539 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_642 = add i37 %add_ln1192_641, i37 %sext_ln1192_328"   --->   Operation 2539 'add' 'add_ln1192_642' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2540 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_643)   --->   "%mul_ln1118_587 = mul i35 %sext_ln1118_386, i35 %input_val_7_V_cast17"   --->   Operation 2540 'mul' 'mul_ln1118_587' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2541 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_650 = add i37 %add_ln1192_649, i37 %sext_ln1192_334"   --->   Operation 2541 'add' 'add_ln1192_650' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2542 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_651)   --->   "%mul_ln1118_595 = mul i35 %sext_ln1118_395, i35 %input_val_6_V_cast16"   --->   Operation 2542 'mul' 'mul_ln1118_595' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2543 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_651)   --->   "%sext_ln1192_335 = sext i35 %mul_ln1118_595"   --->   Operation 2543 'sext' 'sext_ln1192_335' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_15 : Operation 2544 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_651 = add i37 %add_ln1192_650, i37 %sext_ln1192_335"   --->   Operation 2544 'add' 'add_ln1192_651' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2545 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_652)   --->   "%mul_ln1118_596 = mul i35 %sext_ln1118_396, i35 %input_val_7_V_cast17"   --->   Operation 2545 'mul' 'mul_ln1118_596' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.44>
ST_16 : Operation 2546 [1/1] (0.00ns)   --->   "%output_sum_31_V_4 = phi i21 %output_sum_31_V_233, void, i21 %output_sum_31_V, void %.split3"   --->   Operation 2546 'phi' 'output_sum_31_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2547 [1/1] (0.00ns)   --->   "%output_sum_30_V_4 = phi i21 %output_sum_30_V_232, void, i21 %output_sum_30_V_2, void %.split3"   --->   Operation 2547 'phi' 'output_sum_30_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2548 [1/1] (0.00ns)   --->   "%output_sum_29_V_4 = phi i21 %output_sum_29_V_231, void, i21 %output_sum_29_V, void %.split3"   --->   Operation 2548 'phi' 'output_sum_29_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2549 [1/1] (0.00ns)   --->   "%output_sum_28_V_4 = phi i21 %output_sum_28_V_230, void, i21 %output_sum_28_V, void %.split3"   --->   Operation 2549 'phi' 'output_sum_28_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2550 [1/1] (0.00ns)   --->   "%output_sum_27_V_4 = phi i21 %output_sum_27_V_229, void, i21 %output_sum_27_V, void %.split3"   --->   Operation 2550 'phi' 'output_sum_27_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2551 [1/1] (0.00ns)   --->   "%output_sum_26_V_4 = phi i21 %output_sum_26_V_228, void, i21 %output_sum_26_V, void %.split3"   --->   Operation 2551 'phi' 'output_sum_26_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2552 [1/1] (0.00ns)   --->   "%output_sum_25_V_4 = phi i21 %output_sum_25_V_227, void, i21 %output_sum_25_V, void %.split3"   --->   Operation 2552 'phi' 'output_sum_25_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2553 [1/1] (0.00ns)   --->   "%output_sum_24_V_4 = phi i21 %output_sum_24_V_226, void, i21 %output_sum_24_V, void %.split3"   --->   Operation 2553 'phi' 'output_sum_24_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2554 [1/1] (0.00ns)   --->   "%output_sum_23_V_4 = phi i21 %output_sum_23_V_225, void, i21 %output_sum_23_V, void %.split3"   --->   Operation 2554 'phi' 'output_sum_23_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2555 [1/1] (0.00ns)   --->   "%output_sum_22_V_4 = phi i21 %output_sum_22_V_224, void, i21 %output_sum_22_V, void %.split3"   --->   Operation 2555 'phi' 'output_sum_22_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2556 [1/1] (0.00ns)   --->   "%output_sum_21_V_4 = phi i21 %output_sum_21_V_223, void, i21 %output_sum_21_V, void %.split3"   --->   Operation 2556 'phi' 'output_sum_21_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2557 [1/1] (0.00ns)   --->   "%output_sum_20_V_4 = phi i21 %output_sum_20_V_222, void, i21 %output_sum_20_V, void %.split3"   --->   Operation 2557 'phi' 'output_sum_20_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2558 [1/1] (0.00ns)   --->   "%output_sum_19_V_4 = phi i21 %output_sum_19_V_221, void, i21 %output_sum_19_V, void %.split3"   --->   Operation 2558 'phi' 'output_sum_19_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2559 [1/1] (0.00ns)   --->   "%output_sum_18_V_4 = phi i21 %output_sum_18_V_220, void, i21 %output_sum_18_V, void %.split3"   --->   Operation 2559 'phi' 'output_sum_18_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2560 [1/1] (0.00ns)   --->   "%output_sum_17_V_4 = phi i21 %output_sum_17_V_219, void, i21 %output_sum_17_V, void %.split3"   --->   Operation 2560 'phi' 'output_sum_17_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2561 [1/1] (0.00ns)   --->   "%output_sum_16_V_4 = phi i21 %output_sum_16_V_218, void, i21 %output_sum_16_V, void %.split3"   --->   Operation 2561 'phi' 'output_sum_16_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2562 [1/1] (0.00ns)   --->   "%output_sum_15_V_4 = phi i21 %output_sum_15_V_217, void, i21 %output_sum_15_V, void %.split3"   --->   Operation 2562 'phi' 'output_sum_15_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2563 [1/1] (0.00ns)   --->   "%output_sum_14_V_4 = phi i21 %output_sum_14_V_216, void, i21 %output_sum_14_V, void %.split3"   --->   Operation 2563 'phi' 'output_sum_14_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2564 [1/1] (0.00ns)   --->   "%output_sum_13_V_4 = phi i21 %output_sum_13_V_215, void, i21 %output_sum_13_V, void %.split3"   --->   Operation 2564 'phi' 'output_sum_13_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2565 [1/1] (0.00ns)   --->   "%output_sum_12_V_4 = phi i21 %output_sum_12_V_214, void, i21 %output_sum_12_V, void %.split3"   --->   Operation 2565 'phi' 'output_sum_12_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2566 [1/1] (0.00ns)   --->   "%output_sum_11_V_4 = phi i21 %output_sum_11_V_213, void, i21 %output_sum_11_V, void %.split3"   --->   Operation 2566 'phi' 'output_sum_11_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2567 [1/1] (0.00ns)   --->   "%output_sum_10_V_4 = phi i21 %output_sum_10_V_212, void, i21 %output_sum_10_V, void %.split3"   --->   Operation 2567 'phi' 'output_sum_10_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2568 [1/1] (0.00ns)   --->   "%output_sum_9_V_4 = phi i21 %output_sum_9_V_211, void, i21 %output_sum_9_V, void %.split3"   --->   Operation 2568 'phi' 'output_sum_9_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2569 [1/1] (0.00ns)   --->   "%output_sum_8_V_4 = phi i21 %output_sum_8_V_210, void, i21 %output_sum_8_V, void %.split3"   --->   Operation 2569 'phi' 'output_sum_8_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2570 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2570 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2571 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 2571 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2572 [1/2] (1.35ns)   --->   "%input_val_9_V = load i15 %max_pooling_output_V_addr_8" [../src/hls/cnn.cpp:52]   --->   Operation 2572 'load' 'input_val_9_V' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_16 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln1192_199 = sext i21 %input_val_9_V"   --->   Operation 2573 'sext' 'sext_ln1192_199' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i21 %input_val_9_V"   --->   Operation 2574 'sext' 'sext_ln1115' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i21 %input_val_9_V"   --->   Operation 2575 'sext' 'sext_ln1115_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2576 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_373 = add i37 %add_ln1192_372, i37 %mul_ln1118_334"   --->   Operation 2576 'add' 'add_ln1192_373' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2577 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_374)   --->   "%mul_ln1118_335 = mul i37 %sext_ln1118_109, i37 %input_val_8_V_cast"   --->   Operation 2577 'mul' 'mul_ln1118_335' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2578 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_374 = add i37 %add_ln1192_373, i37 %mul_ln1118_335"   --->   Operation 2578 'add' 'add_ln1192_374' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i16 %weights_2_2_0_load"   --->   Operation 2579 'sext' 'sext_ln1118_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2580 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_375)   --->   "%mul_ln703 = mul i37 %sext_ln1118_110, i37 %sext_ln1192_199"   --->   Operation 2580 'mul' 'mul_ln703' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2581 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_382 = add i37 %add_ln1192_381, i37 %mul_ln1118_342"   --->   Operation 2581 'add' 'add_ln1192_382' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2582 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_383)   --->   "%mul_ln1118_343 = mul i37 %sext_ln1118_118, i37 %input_val_8_V_cast"   --->   Operation 2582 'mul' 'mul_ln1118_343' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2583 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_383 = add i37 %add_ln1192_382, i37 %mul_ln1118_343"   --->   Operation 2583 'add' 'add_ln1192_383' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i15 %weights_2_2_1_load"   --->   Operation 2584 'sext' 'sext_ln1118_119' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2585 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_384)   --->   "%mul_ln1118_344 = mul i36 %sext_ln1118_119, i36 %sext_ln1115_1"   --->   Operation 2585 'mul' 'mul_ln1118_344' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2586 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_391 = add i37 %add_ln1192_390, i37 %mul_ln1118_350"   --->   Operation 2586 'add' 'add_ln1192_391' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2587 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_392)   --->   "%mul_ln1118_351 = mul i37 %sext_ln1118_126, i37 %input_val_8_V_cast"   --->   Operation 2587 'mul' 'mul_ln1118_351' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2588 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_392 = add i37 %add_ln1192_391, i37 %mul_ln1118_351"   --->   Operation 2588 'add' 'add_ln1192_392' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i16 %weights_2_2_2_load"   --->   Operation 2589 'sext' 'sext_ln1118_127' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2590 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_393)   --->   "%mul_ln703_39 = mul i37 %sext_ln1118_127, i37 %sext_ln1192_199"   --->   Operation 2590 'mul' 'mul_ln703_39' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2591 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_400 = add i37 %add_ln1192_399, i37 %sext_ln1192_209"   --->   Operation 2591 'add' 'add_ln1192_400' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2592 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_401)   --->   "%mul_ln1118_359 = mul i35 %sext_ln1118_135, i35 %input_val_8_V_cast10"   --->   Operation 2592 'mul' 'mul_ln1118_359' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2593 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_401)   --->   "%sext_ln1192_210 = sext i35 %mul_ln1118_359"   --->   Operation 2593 'sext' 'sext_ln1192_210' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2594 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_401 = add i37 %add_ln1192_400, i37 %sext_ln1192_210"   --->   Operation 2594 'add' 'add_ln1192_401' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i16 %weights_2_2_3_load"   --->   Operation 2595 'sext' 'sext_ln1118_136' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2596 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_402)   --->   "%mul_ln703_40 = mul i37 %sext_ln1118_136, i37 %sext_ln1192_199"   --->   Operation 2596 'mul' 'mul_ln703_40' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2597 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_409 = add i37 %add_ln1192_408, i37 %sext_ln1192_216"   --->   Operation 2597 'add' 'add_ln1192_409' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2598 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_410)   --->   "%mul_ln1118_367 = mul i35 %sext_ln1118_145, i35 %input_val_8_V_cast10"   --->   Operation 2598 'mul' 'mul_ln1118_367' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2599 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_410)   --->   "%sext_ln1192_217 = sext i35 %mul_ln1118_367"   --->   Operation 2599 'sext' 'sext_ln1192_217' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2600 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_410 = add i37 %add_ln1192_409, i37 %sext_ln1192_217"   --->   Operation 2600 'add' 'add_ln1192_410' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i14 %weights_2_2_4_load"   --->   Operation 2601 'sext' 'sext_ln1118_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2602 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_411)   --->   "%mul_ln1118_368 = mul i35 %sext_ln1118_146, i35 %sext_ln1115"   --->   Operation 2602 'mul' 'mul_ln1118_368' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2603 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_418 = add i37 %add_ln1192_417, i37 %sext_ln1192_223"   --->   Operation 2603 'add' 'add_ln1192_418' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2604 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_419)   --->   "%mul_ln1118_376 = mul i35 %sext_ln1118_155, i35 %input_val_8_V_cast10"   --->   Operation 2604 'mul' 'mul_ln1118_376' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2605 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_419)   --->   "%sext_ln1192_224 = sext i35 %mul_ln1118_376"   --->   Operation 2605 'sext' 'sext_ln1192_224' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2606 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_419 = add i37 %add_ln1192_418, i37 %sext_ln1192_224"   --->   Operation 2606 'add' 'add_ln1192_419' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i14 %weights_2_2_5_load"   --->   Operation 2607 'sext' 'sext_ln1118_156' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2608 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_420)   --->   "%mul_ln1118_377 = mul i35 %sext_ln1118_156, i35 %sext_ln1115"   --->   Operation 2608 'mul' 'mul_ln1118_377' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2609 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_427 = add i37 %add_ln1192_426, i37 %sext_ln1192_225"   --->   Operation 2609 'add' 'add_ln1192_427' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2610 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_428)   --->   "%mul_ln1118_385 = mul i37 %sext_ln1118_164, i37 %input_val_8_V_cast"   --->   Operation 2610 'mul' 'mul_ln1118_385' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2611 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_428 = add i37 %add_ln1192_427, i37 %mul_ln1118_385"   --->   Operation 2611 'add' 'add_ln1192_428' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i16 %weights_2_2_6_load"   --->   Operation 2612 'sext' 'sext_ln1118_165' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2613 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_429)   --->   "%mul_ln703_41 = mul i37 %sext_ln1118_165, i37 %sext_ln1192_199"   --->   Operation 2613 'mul' 'mul_ln703_41' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2614 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_436 = add i37 %add_ln1192_435, i37 %sext_ln1192_229"   --->   Operation 2614 'add' 'add_ln1192_436' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2615 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_437)   --->   "%mul_ln1118_393 = mul i36 %sext_ln1118_173, i36 %input_val_8_V_cast19"   --->   Operation 2615 'mul' 'mul_ln1118_393' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2616 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_437)   --->   "%sext_ln1192_230 = sext i36 %mul_ln1118_393"   --->   Operation 2616 'sext' 'sext_ln1192_230' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2617 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_437 = add i37 %add_ln1192_436, i37 %sext_ln1192_230"   --->   Operation 2617 'add' 'add_ln1192_437' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1118_174 = sext i15 %weights_2_2_7_load"   --->   Operation 2618 'sext' 'sext_ln1118_174' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2619 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_438)   --->   "%mul_ln1118_394 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_1"   --->   Operation 2619 'mul' 'mul_ln1118_394' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2620 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_445 = add i37 %add_ln1192_444, i37 %sext_ln1192_236"   --->   Operation 2620 'add' 'add_ln1192_445' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2621 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_446)   --->   "%mul_ln1118_402 = mul i35 %sext_ln1118_183, i35 %input_val_8_V_cast10"   --->   Operation 2621 'mul' 'mul_ln1118_402' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2622 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_446)   --->   "%sext_ln1192_237 = sext i35 %mul_ln1118_402"   --->   Operation 2622 'sext' 'sext_ln1192_237' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2623 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_446 = add i37 %add_ln1192_445, i37 %sext_ln1192_237"   --->   Operation 2623 'add' 'add_ln1192_446' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2624 [1/1] (0.00ns)   --->   "%weights_2_2_8_addr = getelementptr i14 %weights_2_2_8, i64 0, i64 %iv_cast"   --->   Operation 2624 'getelementptr' 'weights_2_2_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2625 [2/2] (0.79ns)   --->   "%weights_2_2_8_load = load i5 %weights_2_2_8_addr"   --->   Operation 2625 'load' 'weights_2_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2626 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_454 = add i37 %add_ln1192_453, i37 %sext_ln1192_240"   --->   Operation 2626 'add' 'add_ln1192_454' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2627 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_455)   --->   "%mul_ln1118_411 = mul i36 %sext_ln1118_192, i36 %input_val_8_V_cast19"   --->   Operation 2627 'mul' 'mul_ln1118_411' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2628 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_455)   --->   "%sext_ln1192_241 = sext i36 %mul_ln1118_411"   --->   Operation 2628 'sext' 'sext_ln1192_241' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2629 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_455 = add i37 %add_ln1192_454, i37 %sext_ln1192_241"   --->   Operation 2629 'add' 'add_ln1192_455' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2630 [1/1] (0.00ns)   --->   "%weights_2_2_9_addr = getelementptr i16 %weights_2_2_9, i64 0, i64 %iv_cast"   --->   Operation 2630 'getelementptr' 'weights_2_2_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2631 [2/2] (0.79ns)   --->   "%weights_2_2_9_load = load i5 %weights_2_2_9_addr"   --->   Operation 2631 'load' 'weights_2_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2632 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_463 = add i37 %add_ln1192_462, i37 %sext_ln1192_247"   --->   Operation 2632 'add' 'add_ln1192_463' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2633 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_464)   --->   "%mul_ln1118_419 = mul i35 %sext_ln1118_202, i35 %input_val_8_V_cast10"   --->   Operation 2633 'mul' 'mul_ln1118_419' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2634 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_464)   --->   "%sext_ln1192_248 = sext i35 %mul_ln1118_419"   --->   Operation 2634 'sext' 'sext_ln1192_248' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2635 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_464 = add i37 %add_ln1192_463, i37 %sext_ln1192_248"   --->   Operation 2635 'add' 'add_ln1192_464' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2636 [1/1] (0.00ns)   --->   "%weights_2_2_10_addr = getelementptr i14 %weights_2_2_10, i64 0, i64 %iv_cast"   --->   Operation 2636 'getelementptr' 'weights_2_2_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2637 [2/2] (0.79ns)   --->   "%weights_2_2_10_load = load i5 %weights_2_2_10_addr"   --->   Operation 2637 'load' 'weights_2_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2638 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_472 = add i37 %add_ln1192_471, i37 %sext_ln1192_254"   --->   Operation 2638 'add' 'add_ln1192_472' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2639 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_473)   --->   "%mul_ln1118_428 = mul i35 %sext_ln1118_212, i35 %input_val_8_V_cast10"   --->   Operation 2639 'mul' 'mul_ln1118_428' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2640 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_473)   --->   "%sext_ln1192_255 = sext i35 %mul_ln1118_428"   --->   Operation 2640 'sext' 'sext_ln1192_255' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2641 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_473 = add i37 %add_ln1192_472, i37 %sext_ln1192_255"   --->   Operation 2641 'add' 'add_ln1192_473' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2642 [1/1] (0.00ns)   --->   "%weights_2_2_11_addr = getelementptr i14 %weights_2_2_11, i64 0, i64 %iv_cast"   --->   Operation 2642 'getelementptr' 'weights_2_2_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2643 [2/2] (0.79ns)   --->   "%weights_2_2_11_load = load i5 %weights_2_2_11_addr"   --->   Operation 2643 'load' 'weights_2_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2644 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_481 = add i37 %add_ln1192_480, i37 %mul_ln1118_436"   --->   Operation 2644 'add' 'add_ln1192_481' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2645 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_482)   --->   "%mul_ln1118_437 = mul i37 %sext_ln1118_221, i37 %input_val_8_V_cast"   --->   Operation 2645 'mul' 'mul_ln1118_437' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2646 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_482 = add i37 %add_ln1192_481, i37 %mul_ln1118_437"   --->   Operation 2646 'add' 'add_ln1192_482' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2647 [1/1] (0.00ns)   --->   "%weights_2_2_12_addr = getelementptr i16 %weights_2_2_12, i64 0, i64 %iv_cast"   --->   Operation 2647 'getelementptr' 'weights_2_2_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2648 [2/2] (0.79ns)   --->   "%weights_2_2_12_load = load i5 %weights_2_2_12_addr"   --->   Operation 2648 'load' 'weights_2_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2649 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_490 = add i37 %add_ln1192_489, i37 %mul_ln1118_444"   --->   Operation 2649 'add' 'add_ln1192_490' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2650 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_491)   --->   "%mul_ln1118_445 = mul i37 %sext_ln1118_230, i37 %input_val_8_V_cast"   --->   Operation 2650 'mul' 'mul_ln1118_445' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2651 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_491 = add i37 %add_ln1192_490, i37 %mul_ln1118_445"   --->   Operation 2651 'add' 'add_ln1192_491' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2652 [1/1] (0.00ns)   --->   "%weights_2_2_13_addr = getelementptr i16 %weights_2_2_13, i64 0, i64 %iv_cast"   --->   Operation 2652 'getelementptr' 'weights_2_2_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2653 [2/2] (0.79ns)   --->   "%weights_2_2_13_load = load i5 %weights_2_2_13_addr"   --->   Operation 2653 'load' 'weights_2_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2654 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_499 = add i37 %add_ln1192_498, i37 %sext_ln1192_261"   --->   Operation 2654 'add' 'add_ln1192_499' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln1118_240 = sext i14 %weights_2_1_14_load"   --->   Operation 2655 'sext' 'sext_ln1118_240' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2656 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_500)   --->   "%mul_ln1118_453 = mul i35 %sext_ln1118_240, i35 %input_val_8_V_cast10"   --->   Operation 2656 'mul' 'mul_ln1118_453' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2657 [1/1] (0.00ns)   --->   "%weights_2_2_14_addr = getelementptr i14 %weights_2_2_14, i64 0, i64 %iv_cast"   --->   Operation 2657 'getelementptr' 'weights_2_2_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2658 [2/2] (0.79ns)   --->   "%weights_2_2_14_load = load i5 %weights_2_2_14_addr"   --->   Operation 2658 'load' 'weights_2_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2659 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_508 = add i37 %add_ln1192_507, i37 %mul_ln1118_461"   --->   Operation 2659 'add' 'add_ln1192_508' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1118_249 = sext i16 %weights_2_1_15_load"   --->   Operation 2660 'sext' 'sext_ln1118_249' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2661 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_509)   --->   "%mul_ln1118_462 = mul i37 %sext_ln1118_249, i37 %input_val_8_V_cast"   --->   Operation 2661 'mul' 'mul_ln1118_462' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2662 [1/1] (0.00ns)   --->   "%weights_2_2_15_addr = getelementptr i16 %weights_2_2_15, i64 0, i64 %iv_cast"   --->   Operation 2662 'getelementptr' 'weights_2_2_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2663 [2/2] (0.79ns)   --->   "%weights_2_2_15_load = load i5 %weights_2_2_15_addr"   --->   Operation 2663 'load' 'weights_2_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2664 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_517 = add i37 %add_ln1192_516, i37 %sext_ln1192_271"   --->   Operation 2664 'add' 'add_ln1192_517' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1118_258 = sext i15 %weights_2_1_16_load"   --->   Operation 2665 'sext' 'sext_ln1118_258' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2666 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_518)   --->   "%mul_ln1118_470 = mul i36 %sext_ln1118_258, i36 %input_val_8_V_cast19"   --->   Operation 2666 'mul' 'mul_ln1118_470' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2667 [1/1] (0.00ns)   --->   "%weights_2_2_16_addr = getelementptr i15 %weights_2_2_16, i64 0, i64 %iv_cast"   --->   Operation 2667 'getelementptr' 'weights_2_2_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2668 [2/2] (0.79ns)   --->   "%weights_2_2_16_load = load i5 %weights_2_2_16_addr"   --->   Operation 2668 'load' 'weights_2_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 2669 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_526 = add i37 %add_ln1192_525, i37 %mul_ln1118_478"   --->   Operation 2669 'add' 'add_ln1192_526' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln1118_267 = sext i16 %weights_2_1_17_load"   --->   Operation 2670 'sext' 'sext_ln1118_267' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2671 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_527)   --->   "%mul_ln1118_479 = mul i37 %sext_ln1118_267, i37 %input_val_8_V_cast"   --->   Operation 2671 'mul' 'mul_ln1118_479' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2672 [1/1] (0.00ns)   --->   "%weights_2_2_17_addr = getelementptr i16 %weights_2_2_17, i64 0, i64 %iv_cast"   --->   Operation 2672 'getelementptr' 'weights_2_2_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2673 [2/2] (0.79ns)   --->   "%weights_2_2_17_load = load i5 %weights_2_2_17_addr"   --->   Operation 2673 'load' 'weights_2_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2674 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_535 = add i37 %add_ln1192_534, i37 %sext_ln1192_282"   --->   Operation 2674 'add' 'add_ln1192_535' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln1118_277 = sext i14 %weights_2_1_18_load"   --->   Operation 2675 'sext' 'sext_ln1118_277' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2676 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_536)   --->   "%mul_ln1118_487 = mul i35 %sext_ln1118_277, i35 %input_val_8_V_cast10"   --->   Operation 2676 'mul' 'mul_ln1118_487' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2677 [1/1] (0.00ns)   --->   "%weights_2_2_18_addr = getelementptr i14 %weights_2_2_18, i64 0, i64 %iv_cast"   --->   Operation 2677 'getelementptr' 'weights_2_2_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2678 [2/2] (0.79ns)   --->   "%weights_2_2_18_load = load i5 %weights_2_2_18_addr"   --->   Operation 2678 'load' 'weights_2_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2679 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_544 = add i37 %add_ln1192_543, i37 %mul_ln1118_495"   --->   Operation 2679 'add' 'add_ln1192_544' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1118_286 = sext i15 %weights_2_1_19_load"   --->   Operation 2680 'sext' 'sext_ln1118_286' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2681 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_545)   --->   "%mul_ln1118_496 = mul i36 %sext_ln1118_286, i36 %input_val_8_V_cast19"   --->   Operation 2681 'mul' 'mul_ln1118_496' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2682 [1/1] (0.00ns)   --->   "%weights_2_2_19_addr = getelementptr i15 %weights_2_2_19, i64 0, i64 %iv_cast"   --->   Operation 2682 'getelementptr' 'weights_2_2_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2683 [2/2] (0.79ns)   --->   "%weights_2_2_19_load = load i5 %weights_2_2_19_addr"   --->   Operation 2683 'load' 'weights_2_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 2684 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_553)   --->   "%mul_ln1118_504 = mul i36 %sext_ln1118_294, i36 %input_val_7_V_cast9"   --->   Operation 2684 'mul' 'mul_ln1118_504' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2685 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_553)   --->   "%sext_ln1192_291 = sext i36 %mul_ln1118_504"   --->   Operation 2685 'sext' 'sext_ln1192_291' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2686 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_553 = add i37 %add_ln1192_552, i37 %sext_ln1192_291"   --->   Operation 2686 'add' 'add_ln1192_553' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1118_295 = sext i16 %weights_2_1_20_load"   --->   Operation 2687 'sext' 'sext_ln1118_295' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2688 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_554)   --->   "%mul_ln1118_505 = mul i37 %sext_ln1118_295, i37 %input_val_8_V_cast"   --->   Operation 2688 'mul' 'mul_ln1118_505' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2689 [1/1] (0.00ns)   --->   "%weights_2_2_20_addr = getelementptr i15 %weights_2_2_20, i64 0, i64 %iv_cast"   --->   Operation 2689 'getelementptr' 'weights_2_2_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2690 [2/2] (0.79ns)   --->   "%weights_2_2_20_load = load i5 %weights_2_2_20_addr"   --->   Operation 2690 'load' 'weights_2_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 2691 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_562)   --->   "%mul_ln1118_513 = mul i35 %sext_ln1118_304, i35 %input_val_7_V_cast17"   --->   Operation 2691 'mul' 'mul_ln1118_513' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2692 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_562)   --->   "%sext_ln1192_297 = sext i35 %mul_ln1118_513"   --->   Operation 2692 'sext' 'sext_ln1192_297' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2693 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_562 = add i37 %add_ln1192_561, i37 %sext_ln1192_297"   --->   Operation 2693 'add' 'add_ln1192_562' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln1118_305 = sext i14 %weights_2_1_21_load"   --->   Operation 2694 'sext' 'sext_ln1118_305' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2695 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_563)   --->   "%mul_ln1118_514 = mul i35 %sext_ln1118_305, i35 %input_val_8_V_cast10"   --->   Operation 2695 'mul' 'mul_ln1118_514' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2696 [1/1] (0.00ns)   --->   "%weights_2_2_21_addr = getelementptr i14 %weights_2_2_21, i64 0, i64 %iv_cast"   --->   Operation 2696 'getelementptr' 'weights_2_2_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2697 [2/2] (0.79ns)   --->   "%weights_2_2_21_load = load i5 %weights_2_2_21_addr"   --->   Operation 2697 'load' 'weights_2_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2698 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_571)   --->   "%mul_ln1118_522 = mul i37 %sext_ln1118_313, i37 %input_val_7_V_cast"   --->   Operation 2698 'mul' 'mul_ln1118_522' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2699 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_571 = add i37 %add_ln1192_570, i37 %mul_ln1118_522"   --->   Operation 2699 'add' 'add_ln1192_571' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln1118_314 = sext i16 %weights_2_1_22_load"   --->   Operation 2700 'sext' 'sext_ln1118_314' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2701 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_572)   --->   "%mul_ln1118_523 = mul i37 %sext_ln1118_314, i37 %input_val_8_V_cast"   --->   Operation 2701 'mul' 'mul_ln1118_523' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2702 [1/1] (0.00ns)   --->   "%weights_2_2_22_addr = getelementptr i17 %weights_2_2_22, i64 0, i64 %iv_cast"   --->   Operation 2702 'getelementptr' 'weights_2_2_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2703 [2/2] (0.79ns)   --->   "%weights_2_2_22_load = load i5 %weights_2_2_22_addr"   --->   Operation 2703 'load' 'weights_2_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_16 : Operation 2704 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_580)   --->   "%mul_ln1118_529 = mul i37 %sext_ln1118_321, i37 %input_val_7_V_cast"   --->   Operation 2704 'mul' 'mul_ln1118_529' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2705 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_580 = add i37 %add_ln1192_579, i37 %mul_ln1118_529"   --->   Operation 2705 'add' 'add_ln1192_580' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln1118_322 = sext i16 %weights_2_1_23_load"   --->   Operation 2706 'sext' 'sext_ln1118_322' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2707 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_581)   --->   "%mul_ln1118_530 = mul i37 %sext_ln1118_322, i37 %input_val_8_V_cast"   --->   Operation 2707 'mul' 'mul_ln1118_530' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2708 [1/1] (0.00ns)   --->   "%weights_2_2_23_addr = getelementptr i16 %weights_2_2_23, i64 0, i64 %iv_cast"   --->   Operation 2708 'getelementptr' 'weights_2_2_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2709 [2/2] (0.79ns)   --->   "%weights_2_2_23_load = load i5 %weights_2_2_23_addr"   --->   Operation 2709 'load' 'weights_2_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2710 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_589)   --->   "%mul_ln1118_536 = mul i37 %sext_ln1118_329, i37 %input_val_7_V_cast"   --->   Operation 2710 'mul' 'mul_ln1118_536' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2711 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_589 = add i37 %add_ln1192_588, i37 %mul_ln1118_536"   --->   Operation 2711 'add' 'add_ln1192_589' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln1118_330 = sext i16 %weights_2_1_24_load"   --->   Operation 2712 'sext' 'sext_ln1118_330' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2713 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_590)   --->   "%mul_ln1118_537 = mul i37 %sext_ln1118_330, i37 %input_val_8_V_cast"   --->   Operation 2713 'mul' 'mul_ln1118_537' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2714 [1/1] (0.00ns)   --->   "%weights_2_2_24_addr = getelementptr i16 %weights_2_2_24, i64 0, i64 %iv_cast"   --->   Operation 2714 'getelementptr' 'weights_2_2_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2715 [2/2] (0.79ns)   --->   "%weights_2_2_24_load = load i5 %weights_2_2_24_addr"   --->   Operation 2715 'load' 'weights_2_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2716 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_598)   --->   "%mul_ln1118_544 = mul i37 %sext_ln1118_338, i37 %input_val_7_V_cast"   --->   Operation 2716 'mul' 'mul_ln1118_544' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2717 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_598 = add i37 %add_ln1192_597, i37 %mul_ln1118_544"   --->   Operation 2717 'add' 'add_ln1192_598' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln1118_339 = sext i16 %weights_2_1_25_load"   --->   Operation 2718 'sext' 'sext_ln1118_339' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2719 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_599)   --->   "%mul_ln1118_545 = mul i37 %sext_ln1118_339, i37 %input_val_8_V_cast"   --->   Operation 2719 'mul' 'mul_ln1118_545' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2720 [1/1] (0.00ns)   --->   "%weights_2_2_25_addr = getelementptr i15 %weights_2_2_25, i64 0, i64 %iv_cast"   --->   Operation 2720 'getelementptr' 'weights_2_2_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2721 [2/2] (0.79ns)   --->   "%weights_2_2_25_load = load i5 %weights_2_2_25_addr"   --->   Operation 2721 'load' 'weights_2_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 2722 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_606 = add i37 %add_ln1192_605, i37 %mul_ln1118_551"   --->   Operation 2722 'add' 'add_ln1192_606' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2723 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_607)   --->   "%mul_ln1118_552 = mul i37 %sext_ln1118_347, i37 %input_val_7_V_cast"   --->   Operation 2723 'mul' 'mul_ln1118_552' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2724 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_607 = add i37 %add_ln1192_606, i37 %mul_ln1118_552"   --->   Operation 2724 'add' 'add_ln1192_607' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln1118_348 = sext i16 %weights_2_1_26_load"   --->   Operation 2725 'sext' 'sext_ln1118_348' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2726 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_608)   --->   "%mul_ln1118_553 = mul i37 %sext_ln1118_348, i37 %input_val_8_V_cast"   --->   Operation 2726 'mul' 'mul_ln1118_553' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2727 [1/1] (0.00ns)   --->   "%weights_2_2_26_addr = getelementptr i16 %weights_2_2_26, i64 0, i64 %iv_cast"   --->   Operation 2727 'getelementptr' 'weights_2_2_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2728 [2/2] (0.79ns)   --->   "%weights_2_2_26_load = load i5 %weights_2_2_26_addr"   --->   Operation 2728 'load' 'weights_2_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_16 : Operation 2729 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_615 = add i37 %add_ln1192_614, i37 %sext_ln1192_307"   --->   Operation 2729 'add' 'add_ln1192_615' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2730 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_616)   --->   "%mul_ln1118_560 = mul i36 %sext_ln1118_356, i36 %input_val_7_V_cast9"   --->   Operation 2730 'mul' 'mul_ln1118_560' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2731 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_616)   --->   "%sext_ln1192_308 = sext i36 %mul_ln1118_560"   --->   Operation 2731 'sext' 'sext_ln1192_308' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2732 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_616 = add i37 %add_ln1192_615, i37 %sext_ln1192_308"   --->   Operation 2732 'add' 'add_ln1192_616' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln1118_357 = sext i15 %weights_2_1_27_load"   --->   Operation 2733 'sext' 'sext_ln1118_357' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2734 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_617)   --->   "%mul_ln1118_561 = mul i36 %sext_ln1118_357, i36 %input_val_8_V_cast19"   --->   Operation 2734 'mul' 'mul_ln1118_561' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2735 [1/1] (0.00ns)   --->   "%weights_2_2_27_addr = getelementptr i15 %weights_2_2_27, i64 0, i64 %iv_cast"   --->   Operation 2735 'getelementptr' 'weights_2_2_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2736 [2/2] (0.79ns)   --->   "%weights_2_2_27_load = load i5 %weights_2_2_27_addr"   --->   Operation 2736 'load' 'weights_2_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 2737 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_624 = add i37 %add_ln1192_623, i37 %sext_ln1192_314"   --->   Operation 2737 'add' 'add_ln1192_624' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2738 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_625)   --->   "%mul_ln1118_569 = mul i35 %sext_ln1118_366, i35 %input_val_7_V_cast17"   --->   Operation 2738 'mul' 'mul_ln1118_569' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2739 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_625)   --->   "%sext_ln1192_315 = sext i35 %mul_ln1118_569"   --->   Operation 2739 'sext' 'sext_ln1192_315' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2740 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_625 = add i37 %add_ln1192_624, i37 %sext_ln1192_315"   --->   Operation 2740 'add' 'add_ln1192_625' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln1118_367 = sext i14 %weights_2_1_28_load"   --->   Operation 2741 'sext' 'sext_ln1118_367' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2742 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_626)   --->   "%mul_ln1118_570 = mul i35 %sext_ln1118_367, i35 %input_val_8_V_cast10"   --->   Operation 2742 'mul' 'mul_ln1118_570' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2743 [1/1] (0.00ns)   --->   "%weights_2_2_28_addr = getelementptr i14 %weights_2_2_28, i64 0, i64 %iv_cast"   --->   Operation 2743 'getelementptr' 'weights_2_2_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2744 [2/2] (0.79ns)   --->   "%weights_2_2_28_load = load i5 %weights_2_2_28_addr"   --->   Operation 2744 'load' 'weights_2_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2745 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_633 = add i37 %add_ln1192_632, i37 %sext_ln1192_321"   --->   Operation 2745 'add' 'add_ln1192_633' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2746 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_634)   --->   "%mul_ln1118_578 = mul i35 %sext_ln1118_376, i35 %input_val_7_V_cast17"   --->   Operation 2746 'mul' 'mul_ln1118_578' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2747 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_634)   --->   "%sext_ln1192_322 = sext i35 %mul_ln1118_578"   --->   Operation 2747 'sext' 'sext_ln1192_322' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2748 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_634 = add i37 %add_ln1192_633, i37 %sext_ln1192_322"   --->   Operation 2748 'add' 'add_ln1192_634' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1118_377 = sext i14 %weights_2_1_29_load"   --->   Operation 2749 'sext' 'sext_ln1118_377' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2750 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_635)   --->   "%mul_ln1118_579 = mul i35 %sext_ln1118_377, i35 %input_val_8_V_cast10"   --->   Operation 2750 'mul' 'mul_ln1118_579' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2751 [1/1] (0.00ns)   --->   "%weights_2_2_29_addr = getelementptr i14 %weights_2_2_29, i64 0, i64 %iv_cast"   --->   Operation 2751 'getelementptr' 'weights_2_2_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2752 [2/2] (0.79ns)   --->   "%weights_2_2_29_load = load i5 %weights_2_2_29_addr"   --->   Operation 2752 'load' 'weights_2_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2753 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_642 = add i37 %add_ln1192_641, i37 %sext_ln1192_328"   --->   Operation 2753 'add' 'add_ln1192_642' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2754 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_643)   --->   "%mul_ln1118_587 = mul i35 %sext_ln1118_386, i35 %input_val_7_V_cast17"   --->   Operation 2754 'mul' 'mul_ln1118_587' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2755 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_643)   --->   "%sext_ln1192_329 = sext i35 %mul_ln1118_587"   --->   Operation 2755 'sext' 'sext_ln1192_329' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2756 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_643 = add i37 %add_ln1192_642, i37 %sext_ln1192_329"   --->   Operation 2756 'add' 'add_ln1192_643' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln1118_387 = sext i14 %weights_2_1_30_load"   --->   Operation 2757 'sext' 'sext_ln1118_387' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2758 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_644)   --->   "%mul_ln1118_588 = mul i35 %sext_ln1118_387, i35 %input_val_8_V_cast10"   --->   Operation 2758 'mul' 'mul_ln1118_588' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2759 [1/1] (0.00ns)   --->   "%weights_2_2_30_addr = getelementptr i14 %weights_2_2_30, i64 0, i64 %iv_cast"   --->   Operation 2759 'getelementptr' 'weights_2_2_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2760 [2/2] (0.79ns)   --->   "%weights_2_2_30_load = load i5 %weights_2_2_30_addr"   --->   Operation 2760 'load' 'weights_2_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_16 : Operation 2761 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_651 = add i37 %add_ln1192_650, i37 %sext_ln1192_335"   --->   Operation 2761 'add' 'add_ln1192_651' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2762 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_652)   --->   "%mul_ln1118_596 = mul i35 %sext_ln1118_396, i35 %input_val_7_V_cast17"   --->   Operation 2762 'mul' 'mul_ln1118_596' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2763 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_652)   --->   "%sext_ln1192_336 = sext i35 %mul_ln1118_596"   --->   Operation 2763 'sext' 'sext_ln1192_336' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2764 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_652 = add i37 %add_ln1192_651, i37 %sext_ln1192_336"   --->   Operation 2764 'add' 'add_ln1192_652' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln1118_397 = sext i14 %weights_2_1_31_load"   --->   Operation 2765 'sext' 'sext_ln1118_397' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2766 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_653)   --->   "%mul_ln1118_597 = mul i35 %sext_ln1118_397, i35 %input_val_8_V_cast10"   --->   Operation 2766 'mul' 'mul_ln1118_597' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2767 [1/1] (0.00ns)   --->   "%weights_2_2_31_addr = getelementptr i14 %weights_2_2_31, i64 0, i64 %iv_cast"   --->   Operation 2767 'getelementptr' 'weights_2_2_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_16 : Operation 2768 [2/2] (0.79ns)   --->   "%weights_2_2_31_load = load i5 %weights_2_2_31_addr"   --->   Operation 2768 'load' 'weights_2_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 17 <SV = 16> <Delay = 1.87>
ST_17 : Operation 2769 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_374 = add i37 %add_ln1192_373, i37 %mul_ln1118_335"   --->   Operation 2769 'add' 'add_ln1192_374' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2770 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_375)   --->   "%mul_ln703 = mul i37 %sext_ln1118_110, i37 %sext_ln1192_199"   --->   Operation 2770 'mul' 'mul_ln703' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2771 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_383 = add i37 %add_ln1192_382, i37 %mul_ln1118_343"   --->   Operation 2771 'add' 'add_ln1192_383' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2772 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_384)   --->   "%mul_ln1118_344 = mul i36 %sext_ln1118_119, i36 %sext_ln1115_1"   --->   Operation 2772 'mul' 'mul_ln1118_344' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2773 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_392 = add i37 %add_ln1192_391, i37 %mul_ln1118_351"   --->   Operation 2773 'add' 'add_ln1192_392' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2774 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_393)   --->   "%mul_ln703_39 = mul i37 %sext_ln1118_127, i37 %sext_ln1192_199"   --->   Operation 2774 'mul' 'mul_ln703_39' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2775 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_401 = add i37 %add_ln1192_400, i37 %sext_ln1192_210"   --->   Operation 2775 'add' 'add_ln1192_401' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2776 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_402)   --->   "%mul_ln703_40 = mul i37 %sext_ln1118_136, i37 %sext_ln1192_199"   --->   Operation 2776 'mul' 'mul_ln703_40' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2777 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_410 = add i37 %add_ln1192_409, i37 %sext_ln1192_217"   --->   Operation 2777 'add' 'add_ln1192_410' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2778 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_411)   --->   "%mul_ln1118_368 = mul i35 %sext_ln1118_146, i35 %sext_ln1115"   --->   Operation 2778 'mul' 'mul_ln1118_368' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2779 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_419 = add i37 %add_ln1192_418, i37 %sext_ln1192_224"   --->   Operation 2779 'add' 'add_ln1192_419' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2780 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_420)   --->   "%mul_ln1118_377 = mul i35 %sext_ln1118_156, i35 %sext_ln1115"   --->   Operation 2780 'mul' 'mul_ln1118_377' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2781 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_428 = add i37 %add_ln1192_427, i37 %mul_ln1118_385"   --->   Operation 2781 'add' 'add_ln1192_428' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2782 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_429)   --->   "%mul_ln703_41 = mul i37 %sext_ln1118_165, i37 %sext_ln1192_199"   --->   Operation 2782 'mul' 'mul_ln703_41' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2783 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_437 = add i37 %add_ln1192_436, i37 %sext_ln1192_230"   --->   Operation 2783 'add' 'add_ln1192_437' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2784 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_438)   --->   "%mul_ln1118_394 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_1"   --->   Operation 2784 'mul' 'mul_ln1118_394' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2785 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_446 = add i37 %add_ln1192_445, i37 %sext_ln1192_237"   --->   Operation 2785 'add' 'add_ln1192_446' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2786 [1/2] (0.79ns)   --->   "%weights_2_2_8_load = load i5 %weights_2_2_8_addr"   --->   Operation 2786 'load' 'weights_2_2_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln1118_184 = sext i14 %weights_2_2_8_load"   --->   Operation 2787 'sext' 'sext_ln1118_184' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2788 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_447)   --->   "%mul_ln1118_403 = mul i35 %sext_ln1118_184, i35 %sext_ln1115"   --->   Operation 2788 'mul' 'mul_ln1118_403' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2789 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_455 = add i37 %add_ln1192_454, i37 %sext_ln1192_241"   --->   Operation 2789 'add' 'add_ln1192_455' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2790 [1/2] (0.79ns)   --->   "%weights_2_2_9_load = load i5 %weights_2_2_9_addr"   --->   Operation 2790 'load' 'weights_2_2_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln1118_193 = sext i16 %weights_2_2_9_load"   --->   Operation 2791 'sext' 'sext_ln1118_193' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2792 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_456)   --->   "%mul_ln703_42 = mul i37 %sext_ln1118_193, i37 %sext_ln1192_199"   --->   Operation 2792 'mul' 'mul_ln703_42' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2793 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_464 = add i37 %add_ln1192_463, i37 %sext_ln1192_248"   --->   Operation 2793 'add' 'add_ln1192_464' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2794 [1/2] (0.79ns)   --->   "%weights_2_2_10_load = load i5 %weights_2_2_10_addr"   --->   Operation 2794 'load' 'weights_2_2_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln1118_203 = sext i14 %weights_2_2_10_load"   --->   Operation 2795 'sext' 'sext_ln1118_203' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2796 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_465)   --->   "%mul_ln1118_420 = mul i35 %sext_ln1118_203, i35 %sext_ln1115"   --->   Operation 2796 'mul' 'mul_ln1118_420' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2797 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_473 = add i37 %add_ln1192_472, i37 %sext_ln1192_255"   --->   Operation 2797 'add' 'add_ln1192_473' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2798 [1/2] (0.79ns)   --->   "%weights_2_2_11_load = load i5 %weights_2_2_11_addr"   --->   Operation 2798 'load' 'weights_2_2_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln1118_213 = sext i14 %weights_2_2_11_load"   --->   Operation 2799 'sext' 'sext_ln1118_213' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2800 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_474)   --->   "%mul_ln1118_429 = mul i35 %sext_ln1118_213, i35 %sext_ln1115"   --->   Operation 2800 'mul' 'mul_ln1118_429' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2801 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_482 = add i37 %add_ln1192_481, i37 %mul_ln1118_437"   --->   Operation 2801 'add' 'add_ln1192_482' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2802 [1/2] (0.79ns)   --->   "%weights_2_2_12_load = load i5 %weights_2_2_12_addr"   --->   Operation 2802 'load' 'weights_2_2_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln1118_222 = sext i16 %weights_2_2_12_load"   --->   Operation 2803 'sext' 'sext_ln1118_222' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2804 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_483)   --->   "%mul_ln703_43 = mul i37 %sext_ln1118_222, i37 %sext_ln1192_199"   --->   Operation 2804 'mul' 'mul_ln703_43' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2805 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_491 = add i37 %add_ln1192_490, i37 %mul_ln1118_445"   --->   Operation 2805 'add' 'add_ln1192_491' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2806 [1/2] (0.79ns)   --->   "%weights_2_2_13_load = load i5 %weights_2_2_13_addr"   --->   Operation 2806 'load' 'weights_2_2_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1118_231 = sext i16 %weights_2_2_13_load"   --->   Operation 2807 'sext' 'sext_ln1118_231' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2808 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_492)   --->   "%mul_ln703_44 = mul i37 %sext_ln1118_231, i37 %sext_ln1192_199"   --->   Operation 2808 'mul' 'mul_ln703_44' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2809 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_500)   --->   "%mul_ln1118_453 = mul i35 %sext_ln1118_240, i35 %input_val_8_V_cast10"   --->   Operation 2809 'mul' 'mul_ln1118_453' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2810 [1/2] (0.79ns)   --->   "%weights_2_2_14_load = load i5 %weights_2_2_14_addr"   --->   Operation 2810 'load' 'weights_2_2_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln1118_241 = sext i14 %weights_2_2_14_load"   --->   Operation 2811 'sext' 'sext_ln1118_241' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2812 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_501)   --->   "%mul_ln1118_454 = mul i35 %sext_ln1118_241, i35 %sext_ln1115"   --->   Operation 2812 'mul' 'mul_ln1118_454' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2813 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_509)   --->   "%mul_ln1118_462 = mul i37 %sext_ln1118_249, i37 %input_val_8_V_cast"   --->   Operation 2813 'mul' 'mul_ln1118_462' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2814 [1/2] (0.79ns)   --->   "%weights_2_2_15_load = load i5 %weights_2_2_15_addr"   --->   Operation 2814 'load' 'weights_2_2_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln1118_250 = sext i16 %weights_2_2_15_load"   --->   Operation 2815 'sext' 'sext_ln1118_250' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2816 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_510)   --->   "%mul_ln703_45 = mul i37 %sext_ln1118_250, i37 %sext_ln1192_199"   --->   Operation 2816 'mul' 'mul_ln703_45' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2817 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_518)   --->   "%mul_ln1118_470 = mul i36 %sext_ln1118_258, i36 %input_val_8_V_cast19"   --->   Operation 2817 'mul' 'mul_ln1118_470' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2818 [1/2] (0.79ns)   --->   "%weights_2_2_16_load = load i5 %weights_2_2_16_addr"   --->   Operation 2818 'load' 'weights_2_2_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_17 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln1118_259 = sext i15 %weights_2_2_16_load"   --->   Operation 2819 'sext' 'sext_ln1118_259' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2820 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_519)   --->   "%mul_ln1118_471 = mul i36 %sext_ln1118_259, i36 %sext_ln1115_1"   --->   Operation 2820 'mul' 'mul_ln1118_471' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2821 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_527)   --->   "%mul_ln1118_479 = mul i37 %sext_ln1118_267, i37 %input_val_8_V_cast"   --->   Operation 2821 'mul' 'mul_ln1118_479' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2822 [1/2] (0.79ns)   --->   "%weights_2_2_17_load = load i5 %weights_2_2_17_addr"   --->   Operation 2822 'load' 'weights_2_2_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1118_268 = sext i16 %weights_2_2_17_load"   --->   Operation 2823 'sext' 'sext_ln1118_268' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2824 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_528)   --->   "%mul_ln703_46 = mul i37 %sext_ln1118_268, i37 %sext_ln1192_199"   --->   Operation 2824 'mul' 'mul_ln703_46' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2825 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_536)   --->   "%mul_ln1118_487 = mul i35 %sext_ln1118_277, i35 %input_val_8_V_cast10"   --->   Operation 2825 'mul' 'mul_ln1118_487' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2826 [1/2] (0.79ns)   --->   "%weights_2_2_18_load = load i5 %weights_2_2_18_addr"   --->   Operation 2826 'load' 'weights_2_2_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln1118_278 = sext i14 %weights_2_2_18_load"   --->   Operation 2827 'sext' 'sext_ln1118_278' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2828 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_537)   --->   "%mul_ln1118_488 = mul i35 %sext_ln1118_278, i35 %sext_ln1115"   --->   Operation 2828 'mul' 'mul_ln1118_488' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2829 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_545)   --->   "%mul_ln1118_496 = mul i36 %sext_ln1118_286, i36 %input_val_8_V_cast19"   --->   Operation 2829 'mul' 'mul_ln1118_496' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2830 [1/2] (0.79ns)   --->   "%weights_2_2_19_load = load i5 %weights_2_2_19_addr"   --->   Operation 2830 'load' 'weights_2_2_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_17 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1118_287 = sext i15 %weights_2_2_19_load"   --->   Operation 2831 'sext' 'sext_ln1118_287' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2832 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_546)   --->   "%mul_ln1118_497 = mul i36 %sext_ln1118_287, i36 %sext_ln1115_1"   --->   Operation 2832 'mul' 'mul_ln1118_497' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2833 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_553 = add i37 %add_ln1192_552, i37 %sext_ln1192_291"   --->   Operation 2833 'add' 'add_ln1192_553' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2834 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_554)   --->   "%mul_ln1118_505 = mul i37 %sext_ln1118_295, i37 %input_val_8_V_cast"   --->   Operation 2834 'mul' 'mul_ln1118_505' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2835 [1/2] (0.79ns)   --->   "%weights_2_2_20_load = load i5 %weights_2_2_20_addr"   --->   Operation 2835 'load' 'weights_2_2_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_17 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1118_296 = sext i15 %weights_2_2_20_load"   --->   Operation 2836 'sext' 'sext_ln1118_296' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2837 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_555)   --->   "%mul_ln1118_506 = mul i36 %sext_ln1118_296, i36 %sext_ln1115_1"   --->   Operation 2837 'mul' 'mul_ln1118_506' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2838 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_562 = add i37 %add_ln1192_561, i37 %sext_ln1192_297"   --->   Operation 2838 'add' 'add_ln1192_562' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2839 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_563)   --->   "%mul_ln1118_514 = mul i35 %sext_ln1118_305, i35 %input_val_8_V_cast10"   --->   Operation 2839 'mul' 'mul_ln1118_514' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2840 [1/2] (0.79ns)   --->   "%weights_2_2_21_load = load i5 %weights_2_2_21_addr"   --->   Operation 2840 'load' 'weights_2_2_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln1118_306 = sext i14 %weights_2_2_21_load"   --->   Operation 2841 'sext' 'sext_ln1118_306' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2842 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_564)   --->   "%mul_ln1118_515 = mul i35 %sext_ln1118_306, i35 %sext_ln1115"   --->   Operation 2842 'mul' 'mul_ln1118_515' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2843 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_571 = add i37 %add_ln1192_570, i37 %mul_ln1118_522"   --->   Operation 2843 'add' 'add_ln1192_571' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2844 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_572)   --->   "%mul_ln1118_523 = mul i37 %sext_ln1118_314, i37 %input_val_8_V_cast"   --->   Operation 2844 'mul' 'mul_ln1118_523' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2845 [1/2] (0.79ns)   --->   "%weights_2_2_22_load = load i5 %weights_2_2_22_addr"   --->   Operation 2845 'load' 'weights_2_2_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_17 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln1192_299 = sext i17 %weights_2_2_22_load"   --->   Operation 2846 'sext' 'sext_ln1192_299' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2847 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_573)   --->   "%mul_ln1192 = mul i37 %sext_ln1192_299, i37 %sext_ln1192_199"   --->   Operation 2847 'mul' 'mul_ln1192' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2848 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_580 = add i37 %add_ln1192_579, i37 %mul_ln1118_529"   --->   Operation 2848 'add' 'add_ln1192_580' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2849 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_581)   --->   "%mul_ln1118_530 = mul i37 %sext_ln1118_322, i37 %input_val_8_V_cast"   --->   Operation 2849 'mul' 'mul_ln1118_530' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2850 [1/2] (0.79ns)   --->   "%weights_2_2_23_load = load i5 %weights_2_2_23_addr"   --->   Operation 2850 'load' 'weights_2_2_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln1118_323 = sext i16 %weights_2_2_23_load"   --->   Operation 2851 'sext' 'sext_ln1118_323' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2852 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_582)   --->   "%mul_ln703_47 = mul i37 %sext_ln1118_323, i37 %sext_ln1192_199"   --->   Operation 2852 'mul' 'mul_ln703_47' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2853 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_589 = add i37 %add_ln1192_588, i37 %mul_ln1118_536"   --->   Operation 2853 'add' 'add_ln1192_589' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2854 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_590)   --->   "%mul_ln1118_537 = mul i37 %sext_ln1118_330, i37 %input_val_8_V_cast"   --->   Operation 2854 'mul' 'mul_ln1118_537' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2855 [1/2] (0.79ns)   --->   "%weights_2_2_24_load = load i5 %weights_2_2_24_addr"   --->   Operation 2855 'load' 'weights_2_2_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln1118_331 = sext i16 %weights_2_2_24_load"   --->   Operation 2856 'sext' 'sext_ln1118_331' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2857 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_591)   --->   "%mul_ln703_48 = mul i37 %sext_ln1118_331, i37 %sext_ln1192_199"   --->   Operation 2857 'mul' 'mul_ln703_48' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2858 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_598 = add i37 %add_ln1192_597, i37 %mul_ln1118_544"   --->   Operation 2858 'add' 'add_ln1192_598' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2859 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_599)   --->   "%mul_ln1118_545 = mul i37 %sext_ln1118_339, i37 %input_val_8_V_cast"   --->   Operation 2859 'mul' 'mul_ln1118_545' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2860 [1/2] (0.79ns)   --->   "%weights_2_2_25_load = load i5 %weights_2_2_25_addr"   --->   Operation 2860 'load' 'weights_2_2_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_17 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln1118_340 = sext i15 %weights_2_2_25_load"   --->   Operation 2861 'sext' 'sext_ln1118_340' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2862 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_600)   --->   "%mul_ln1118_546 = mul i36 %sext_ln1118_340, i36 %sext_ln1115_1"   --->   Operation 2862 'mul' 'mul_ln1118_546' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2863 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_607 = add i37 %add_ln1192_606, i37 %mul_ln1118_552"   --->   Operation 2863 'add' 'add_ln1192_607' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2864 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_608)   --->   "%mul_ln1118_553 = mul i37 %sext_ln1118_348, i37 %input_val_8_V_cast"   --->   Operation 2864 'mul' 'mul_ln1118_553' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2865 [1/2] (0.79ns)   --->   "%weights_2_2_26_load = load i5 %weights_2_2_26_addr"   --->   Operation 2865 'load' 'weights_2_2_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_17 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln1118_349 = sext i16 %weights_2_2_26_load"   --->   Operation 2866 'sext' 'sext_ln1118_349' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2867 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_609)   --->   "%mul_ln703_49 = mul i37 %sext_ln1118_349, i37 %sext_ln1192_199"   --->   Operation 2867 'mul' 'mul_ln703_49' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2868 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_616 = add i37 %add_ln1192_615, i37 %sext_ln1192_308"   --->   Operation 2868 'add' 'add_ln1192_616' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2869 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_617)   --->   "%mul_ln1118_561 = mul i36 %sext_ln1118_357, i36 %input_val_8_V_cast19"   --->   Operation 2869 'mul' 'mul_ln1118_561' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2870 [1/2] (0.79ns)   --->   "%weights_2_2_27_load = load i5 %weights_2_2_27_addr"   --->   Operation 2870 'load' 'weights_2_2_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_17 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln1118_358 = sext i15 %weights_2_2_27_load"   --->   Operation 2871 'sext' 'sext_ln1118_358' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2872 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_618)   --->   "%mul_ln1118_562 = mul i36 %sext_ln1118_358, i36 %sext_ln1115_1"   --->   Operation 2872 'mul' 'mul_ln1118_562' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2873 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_625 = add i37 %add_ln1192_624, i37 %sext_ln1192_315"   --->   Operation 2873 'add' 'add_ln1192_625' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2874 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_626)   --->   "%mul_ln1118_570 = mul i35 %sext_ln1118_367, i35 %input_val_8_V_cast10"   --->   Operation 2874 'mul' 'mul_ln1118_570' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2875 [1/2] (0.79ns)   --->   "%weights_2_2_28_load = load i5 %weights_2_2_28_addr"   --->   Operation 2875 'load' 'weights_2_2_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln1118_368 = sext i14 %weights_2_2_28_load"   --->   Operation 2876 'sext' 'sext_ln1118_368' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2877 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_627)   --->   "%mul_ln1118_571 = mul i35 %sext_ln1118_368, i35 %sext_ln1115"   --->   Operation 2877 'mul' 'mul_ln1118_571' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2878 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_634 = add i37 %add_ln1192_633, i37 %sext_ln1192_322"   --->   Operation 2878 'add' 'add_ln1192_634' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2879 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_635)   --->   "%mul_ln1118_579 = mul i35 %sext_ln1118_377, i35 %input_val_8_V_cast10"   --->   Operation 2879 'mul' 'mul_ln1118_579' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2880 [1/2] (0.79ns)   --->   "%weights_2_2_29_load = load i5 %weights_2_2_29_addr"   --->   Operation 2880 'load' 'weights_2_2_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln1118_378 = sext i14 %weights_2_2_29_load"   --->   Operation 2881 'sext' 'sext_ln1118_378' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2882 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_636)   --->   "%mul_ln1118_580 = mul i35 %sext_ln1118_378, i35 %sext_ln1115"   --->   Operation 2882 'mul' 'mul_ln1118_580' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2883 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_643 = add i37 %add_ln1192_642, i37 %sext_ln1192_329"   --->   Operation 2883 'add' 'add_ln1192_643' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2884 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_644)   --->   "%mul_ln1118_588 = mul i35 %sext_ln1118_387, i35 %input_val_8_V_cast10"   --->   Operation 2884 'mul' 'mul_ln1118_588' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2885 [1/2] (0.79ns)   --->   "%weights_2_2_30_load = load i5 %weights_2_2_30_addr"   --->   Operation 2885 'load' 'weights_2_2_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln1118_388 = sext i14 %weights_2_2_30_load"   --->   Operation 2886 'sext' 'sext_ln1118_388' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2887 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_645)   --->   "%mul_ln1118_589 = mul i35 %sext_ln1118_388, i35 %sext_ln1115"   --->   Operation 2887 'mul' 'mul_ln1118_589' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2888 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_652 = add i37 %add_ln1192_651, i37 %sext_ln1192_336"   --->   Operation 2888 'add' 'add_ln1192_652' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2889 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_653)   --->   "%mul_ln1118_597 = mul i35 %sext_ln1118_397, i35 %input_val_8_V_cast10"   --->   Operation 2889 'mul' 'mul_ln1118_597' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2890 [1/2] (0.79ns)   --->   "%weights_2_2_31_load = load i5 %weights_2_2_31_addr"   --->   Operation 2890 'load' 'weights_2_2_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_17 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1118_398 = sext i14 %weights_2_2_31_load"   --->   Operation 2891 'sext' 'sext_ln1118_398' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 2892 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_654)   --->   "%mul_ln1118_598 = mul i35 %sext_ln1118_398, i35 %sext_ln1115"   --->   Operation 2892 'mul' 'mul_ln1118_598' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.08>
ST_18 : Operation 2893 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_375)   --->   "%mul_ln703 = mul i37 %sext_ln1118_110, i37 %sext_ln1192_199"   --->   Operation 2893 'mul' 'mul_ln703' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2894 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_375 = add i37 %add_ln1192_374, i37 %mul_ln703"   --->   Operation 2894 'add' 'add_ln1192_375' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2895 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_0_V_4, i16 0"   --->   Operation 2895 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2896 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_384)   --->   "%mul_ln1118_344 = mul i36 %sext_ln1118_119, i36 %sext_ln1115_1"   --->   Operation 2896 'mul' 'mul_ln1118_344' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2897 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_384)   --->   "%sext_ln703_167 = sext i36 %mul_ln1118_344"   --->   Operation 2897 'sext' 'sext_ln703_167' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2898 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_384 = add i37 %add_ln1192_383, i37 %sext_ln703_167"   --->   Operation 2898 'add' 'add_ln1192_384' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_1_V_4, i16 0"   --->   Operation 2899 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2900 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_393)   --->   "%mul_ln703_39 = mul i37 %sext_ln1118_127, i37 %sext_ln1192_199"   --->   Operation 2900 'mul' 'mul_ln703_39' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2901 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_393 = add i37 %add_ln1192_392, i37 %mul_ln703_39"   --->   Operation 2901 'add' 'add_ln1192_393' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2902 [1/1] (0.00ns)   --->   "%shl_ln728_109 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_2_V_4, i16 0"   --->   Operation 2902 'bitconcatenate' 'shl_ln728_109' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2903 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_402)   --->   "%mul_ln703_40 = mul i37 %sext_ln1118_136, i37 %sext_ln1192_199"   --->   Operation 2903 'mul' 'mul_ln703_40' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2904 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_402 = add i37 %add_ln1192_401, i37 %mul_ln703_40"   --->   Operation 2904 'add' 'add_ln1192_402' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2905 [1/1] (0.00ns)   --->   "%shl_ln728_110 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_3_V_4, i16 0"   --->   Operation 2905 'bitconcatenate' 'shl_ln728_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2906 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_411)   --->   "%mul_ln1118_368 = mul i35 %sext_ln1118_146, i35 %sext_ln1115"   --->   Operation 2906 'mul' 'mul_ln1118_368' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2907 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_411)   --->   "%sext_ln703_171 = sext i35 %mul_ln1118_368"   --->   Operation 2907 'sext' 'sext_ln703_171' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2908 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_411 = add i37 %add_ln1192_410, i37 %sext_ln703_171"   --->   Operation 2908 'add' 'add_ln1192_411' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2909 [1/1] (0.00ns)   --->   "%shl_ln728_111 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_4_V_4, i16 0"   --->   Operation 2909 'bitconcatenate' 'shl_ln728_111' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2910 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_420)   --->   "%mul_ln1118_377 = mul i35 %sext_ln1118_156, i35 %sext_ln1115"   --->   Operation 2910 'mul' 'mul_ln1118_377' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2911 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_420)   --->   "%sext_ln703_173 = sext i35 %mul_ln1118_377"   --->   Operation 2911 'sext' 'sext_ln703_173' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2912 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_420 = add i37 %add_ln1192_419, i37 %sext_ln703_173"   --->   Operation 2912 'add' 'add_ln1192_420' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2913 [1/1] (0.00ns)   --->   "%shl_ln728_112 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_5_V_4, i16 0"   --->   Operation 2913 'bitconcatenate' 'shl_ln728_112' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2914 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_429)   --->   "%mul_ln703_41 = mul i37 %sext_ln1118_165, i37 %sext_ln1192_199"   --->   Operation 2914 'mul' 'mul_ln703_41' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2915 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_429 = add i37 %add_ln1192_428, i37 %mul_ln703_41"   --->   Operation 2915 'add' 'add_ln1192_429' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2916 [1/1] (0.00ns)   --->   "%shl_ln728_113 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_6_V_4, i16 0"   --->   Operation 2916 'bitconcatenate' 'shl_ln728_113' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2917 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_438)   --->   "%mul_ln1118_394 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_1"   --->   Operation 2917 'mul' 'mul_ln1118_394' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2918 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_438)   --->   "%sext_ln703_175 = sext i36 %mul_ln1118_394"   --->   Operation 2918 'sext' 'sext_ln703_175' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2919 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_438 = add i37 %add_ln1192_437, i37 %sext_ln703_175"   --->   Operation 2919 'add' 'add_ln1192_438' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2920 [1/1] (0.00ns)   --->   "%shl_ln728_114 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_7_V_4, i16 0"   --->   Operation 2920 'bitconcatenate' 'shl_ln728_114' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2921 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_447)   --->   "%mul_ln1118_403 = mul i35 %sext_ln1118_184, i35 %sext_ln1115"   --->   Operation 2921 'mul' 'mul_ln1118_403' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2922 [1/1] (0.00ns)   --->   "%shl_ln728_115 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_8_V_4, i16 0"   --->   Operation 2922 'bitconcatenate' 'shl_ln728_115' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2923 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_456)   --->   "%mul_ln703_42 = mul i37 %sext_ln1118_193, i37 %sext_ln1192_199"   --->   Operation 2923 'mul' 'mul_ln703_42' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2924 [1/1] (0.00ns)   --->   "%shl_ln728_116 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_9_V_4, i16 0"   --->   Operation 2924 'bitconcatenate' 'shl_ln728_116' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2925 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_465)   --->   "%mul_ln1118_420 = mul i35 %sext_ln1118_203, i35 %sext_ln1115"   --->   Operation 2925 'mul' 'mul_ln1118_420' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2926 [1/1] (0.00ns)   --->   "%shl_ln728_117 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_10_V_4, i16 0"   --->   Operation 2926 'bitconcatenate' 'shl_ln728_117' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2927 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_474)   --->   "%mul_ln1118_429 = mul i35 %sext_ln1118_213, i35 %sext_ln1115"   --->   Operation 2927 'mul' 'mul_ln1118_429' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2928 [1/1] (0.00ns)   --->   "%shl_ln728_118 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_11_V_4, i16 0"   --->   Operation 2928 'bitconcatenate' 'shl_ln728_118' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2929 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_483)   --->   "%mul_ln703_43 = mul i37 %sext_ln1118_222, i37 %sext_ln1192_199"   --->   Operation 2929 'mul' 'mul_ln703_43' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln728_119 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_12_V_4, i16 0"   --->   Operation 2930 'bitconcatenate' 'shl_ln728_119' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2931 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_492)   --->   "%mul_ln703_44 = mul i37 %sext_ln1118_231, i37 %sext_ln1192_199"   --->   Operation 2931 'mul' 'mul_ln703_44' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2932 [1/1] (0.00ns)   --->   "%shl_ln728_120 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_13_V_4, i16 0"   --->   Operation 2932 'bitconcatenate' 'shl_ln728_120' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2933 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_500)   --->   "%mul_ln1118_453 = mul i35 %sext_ln1118_240, i35 %input_val_8_V_cast10"   --->   Operation 2933 'mul' 'mul_ln1118_453' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2934 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_500)   --->   "%sext_ln1192_262 = sext i35 %mul_ln1118_453"   --->   Operation 2934 'sext' 'sext_ln1192_262' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2935 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_500 = add i37 %add_ln1192_499, i37 %sext_ln1192_262"   --->   Operation 2935 'add' 'add_ln1192_500' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2936 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_501)   --->   "%mul_ln1118_454 = mul i35 %sext_ln1118_241, i35 %sext_ln1115"   --->   Operation 2936 'mul' 'mul_ln1118_454' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2937 [1/1] (0.00ns)   --->   "%shl_ln728_121 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_14_V_4, i16 0"   --->   Operation 2937 'bitconcatenate' 'shl_ln728_121' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2938 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_509)   --->   "%mul_ln1118_462 = mul i37 %sext_ln1118_249, i37 %input_val_8_V_cast"   --->   Operation 2938 'mul' 'mul_ln1118_462' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2939 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_509 = add i37 %add_ln1192_508, i37 %mul_ln1118_462"   --->   Operation 2939 'add' 'add_ln1192_509' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2940 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_510)   --->   "%mul_ln703_45 = mul i37 %sext_ln1118_250, i37 %sext_ln1192_199"   --->   Operation 2940 'mul' 'mul_ln703_45' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2941 [1/1] (0.00ns)   --->   "%shl_ln728_122 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_15_V_4, i16 0"   --->   Operation 2941 'bitconcatenate' 'shl_ln728_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2942 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_518)   --->   "%mul_ln1118_470 = mul i36 %sext_ln1118_258, i36 %input_val_8_V_cast19"   --->   Operation 2942 'mul' 'mul_ln1118_470' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2943 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_518)   --->   "%sext_ln1192_272 = sext i36 %mul_ln1118_470"   --->   Operation 2943 'sext' 'sext_ln1192_272' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2944 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_518 = add i37 %add_ln1192_517, i37 %sext_ln1192_272"   --->   Operation 2944 'add' 'add_ln1192_518' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2945 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_519)   --->   "%mul_ln1118_471 = mul i36 %sext_ln1118_259, i36 %sext_ln1115_1"   --->   Operation 2945 'mul' 'mul_ln1118_471' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln728_123 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_16_V_4, i16 0"   --->   Operation 2946 'bitconcatenate' 'shl_ln728_123' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2947 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_527)   --->   "%mul_ln1118_479 = mul i37 %sext_ln1118_267, i37 %input_val_8_V_cast"   --->   Operation 2947 'mul' 'mul_ln1118_479' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2948 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_527 = add i37 %add_ln1192_526, i37 %mul_ln1118_479"   --->   Operation 2948 'add' 'add_ln1192_527' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2949 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_528)   --->   "%mul_ln703_46 = mul i37 %sext_ln1118_268, i37 %sext_ln1192_199"   --->   Operation 2949 'mul' 'mul_ln703_46' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2950 [1/1] (0.00ns)   --->   "%shl_ln728_124 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_17_V_4, i16 0"   --->   Operation 2950 'bitconcatenate' 'shl_ln728_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2951 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_536)   --->   "%mul_ln1118_487 = mul i35 %sext_ln1118_277, i35 %input_val_8_V_cast10"   --->   Operation 2951 'mul' 'mul_ln1118_487' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2952 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_536)   --->   "%sext_ln1192_283 = sext i35 %mul_ln1118_487"   --->   Operation 2952 'sext' 'sext_ln1192_283' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2953 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_536 = add i37 %add_ln1192_535, i37 %sext_ln1192_283"   --->   Operation 2953 'add' 'add_ln1192_536' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2954 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_537)   --->   "%mul_ln1118_488 = mul i35 %sext_ln1118_278, i35 %sext_ln1115"   --->   Operation 2954 'mul' 'mul_ln1118_488' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2955 [1/1] (0.00ns)   --->   "%shl_ln728_125 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_18_V_4, i16 0"   --->   Operation 2955 'bitconcatenate' 'shl_ln728_125' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2956 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_545)   --->   "%mul_ln1118_496 = mul i36 %sext_ln1118_286, i36 %input_val_8_V_cast19"   --->   Operation 2956 'mul' 'mul_ln1118_496' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2957 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_545)   --->   "%sext_ln1192_287 = sext i36 %mul_ln1118_496"   --->   Operation 2957 'sext' 'sext_ln1192_287' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2958 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_545 = add i37 %add_ln1192_544, i37 %sext_ln1192_287"   --->   Operation 2958 'add' 'add_ln1192_545' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2959 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_546)   --->   "%mul_ln1118_497 = mul i36 %sext_ln1118_287, i36 %sext_ln1115_1"   --->   Operation 2959 'mul' 'mul_ln1118_497' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2960 [1/1] (0.00ns)   --->   "%shl_ln728_126 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_19_V_4, i16 0"   --->   Operation 2960 'bitconcatenate' 'shl_ln728_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2961 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_554)   --->   "%mul_ln1118_505 = mul i37 %sext_ln1118_295, i37 %input_val_8_V_cast"   --->   Operation 2961 'mul' 'mul_ln1118_505' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2962 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_554 = add i37 %add_ln1192_553, i37 %mul_ln1118_505"   --->   Operation 2962 'add' 'add_ln1192_554' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2963 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_555)   --->   "%mul_ln1118_506 = mul i36 %sext_ln1118_296, i36 %sext_ln1115_1"   --->   Operation 2963 'mul' 'mul_ln1118_506' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2964 [1/1] (0.00ns)   --->   "%shl_ln728_127 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_20_V_4, i16 0"   --->   Operation 2964 'bitconcatenate' 'shl_ln728_127' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2965 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_563)   --->   "%mul_ln1118_514 = mul i35 %sext_ln1118_305, i35 %input_val_8_V_cast10"   --->   Operation 2965 'mul' 'mul_ln1118_514' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2966 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_563)   --->   "%sext_ln1192_298 = sext i35 %mul_ln1118_514"   --->   Operation 2966 'sext' 'sext_ln1192_298' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2967 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_563 = add i37 %add_ln1192_562, i37 %sext_ln1192_298"   --->   Operation 2967 'add' 'add_ln1192_563' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2968 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_564)   --->   "%mul_ln1118_515 = mul i35 %sext_ln1118_306, i35 %sext_ln1115"   --->   Operation 2968 'mul' 'mul_ln1118_515' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2969 [1/1] (0.00ns)   --->   "%shl_ln728_128 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_21_V_4, i16 0"   --->   Operation 2969 'bitconcatenate' 'shl_ln728_128' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2970 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_572)   --->   "%mul_ln1118_523 = mul i37 %sext_ln1118_314, i37 %input_val_8_V_cast"   --->   Operation 2970 'mul' 'mul_ln1118_523' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2971 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_572 = add i37 %add_ln1192_571, i37 %mul_ln1118_523"   --->   Operation 2971 'add' 'add_ln1192_572' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2972 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_573)   --->   "%mul_ln1192 = mul i37 %sext_ln1192_299, i37 %sext_ln1192_199"   --->   Operation 2972 'mul' 'mul_ln1192' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2973 [1/1] (0.00ns)   --->   "%shl_ln728_129 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_22_V_4, i16 0"   --->   Operation 2973 'bitconcatenate' 'shl_ln728_129' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2974 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_581)   --->   "%mul_ln1118_530 = mul i37 %sext_ln1118_322, i37 %input_val_8_V_cast"   --->   Operation 2974 'mul' 'mul_ln1118_530' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2975 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_581 = add i37 %add_ln1192_580, i37 %mul_ln1118_530"   --->   Operation 2975 'add' 'add_ln1192_581' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2976 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_582)   --->   "%mul_ln703_47 = mul i37 %sext_ln1118_323, i37 %sext_ln1192_199"   --->   Operation 2976 'mul' 'mul_ln703_47' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2977 [1/1] (0.00ns)   --->   "%shl_ln728_130 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_23_V_4, i16 0"   --->   Operation 2977 'bitconcatenate' 'shl_ln728_130' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2978 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_590)   --->   "%mul_ln1118_537 = mul i37 %sext_ln1118_330, i37 %input_val_8_V_cast"   --->   Operation 2978 'mul' 'mul_ln1118_537' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2979 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_590 = add i37 %add_ln1192_589, i37 %mul_ln1118_537"   --->   Operation 2979 'add' 'add_ln1192_590' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2980 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_591)   --->   "%mul_ln703_48 = mul i37 %sext_ln1118_331, i37 %sext_ln1192_199"   --->   Operation 2980 'mul' 'mul_ln703_48' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2981 [1/1] (0.00ns)   --->   "%shl_ln728_131 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_24_V_4, i16 0"   --->   Operation 2981 'bitconcatenate' 'shl_ln728_131' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2982 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_599)   --->   "%mul_ln1118_545 = mul i37 %sext_ln1118_339, i37 %input_val_8_V_cast"   --->   Operation 2982 'mul' 'mul_ln1118_545' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2983 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_599 = add i37 %add_ln1192_598, i37 %mul_ln1118_545"   --->   Operation 2983 'add' 'add_ln1192_599' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2984 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_600)   --->   "%mul_ln1118_546 = mul i36 %sext_ln1118_340, i36 %sext_ln1115_1"   --->   Operation 2984 'mul' 'mul_ln1118_546' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2985 [1/1] (0.00ns)   --->   "%shl_ln728_132 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_25_V_4, i16 0"   --->   Operation 2985 'bitconcatenate' 'shl_ln728_132' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2986 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_608)   --->   "%mul_ln1118_553 = mul i37 %sext_ln1118_348, i37 %input_val_8_V_cast"   --->   Operation 2986 'mul' 'mul_ln1118_553' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2987 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_608 = add i37 %add_ln1192_607, i37 %mul_ln1118_553"   --->   Operation 2987 'add' 'add_ln1192_608' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2988 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_609)   --->   "%mul_ln703_49 = mul i37 %sext_ln1118_349, i37 %sext_ln1192_199"   --->   Operation 2988 'mul' 'mul_ln703_49' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2989 [1/1] (0.00ns)   --->   "%shl_ln728_133 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_26_V_4, i16 0"   --->   Operation 2989 'bitconcatenate' 'shl_ln728_133' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2990 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_617)   --->   "%mul_ln1118_561 = mul i36 %sext_ln1118_357, i36 %input_val_8_V_cast19"   --->   Operation 2990 'mul' 'mul_ln1118_561' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2991 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_617)   --->   "%sext_ln1192_309 = sext i36 %mul_ln1118_561"   --->   Operation 2991 'sext' 'sext_ln1192_309' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2992 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_617 = add i37 %add_ln1192_616, i37 %sext_ln1192_309"   --->   Operation 2992 'add' 'add_ln1192_617' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2993 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_618)   --->   "%mul_ln1118_562 = mul i36 %sext_ln1118_358, i36 %sext_ln1115_1"   --->   Operation 2993 'mul' 'mul_ln1118_562' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2994 [1/1] (0.00ns)   --->   "%shl_ln728_134 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_27_V_4, i16 0"   --->   Operation 2994 'bitconcatenate' 'shl_ln728_134' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2995 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_626)   --->   "%mul_ln1118_570 = mul i35 %sext_ln1118_367, i35 %input_val_8_V_cast10"   --->   Operation 2995 'mul' 'mul_ln1118_570' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2996 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_626)   --->   "%sext_ln1192_316 = sext i35 %mul_ln1118_570"   --->   Operation 2996 'sext' 'sext_ln1192_316' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 2997 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_626 = add i37 %add_ln1192_625, i37 %sext_ln1192_316"   --->   Operation 2997 'add' 'add_ln1192_626' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2998 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_627)   --->   "%mul_ln1118_571 = mul i35 %sext_ln1118_368, i35 %sext_ln1115"   --->   Operation 2998 'mul' 'mul_ln1118_571' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2999 [1/1] (0.00ns)   --->   "%shl_ln728_135 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_28_V_4, i16 0"   --->   Operation 2999 'bitconcatenate' 'shl_ln728_135' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3000 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_635)   --->   "%mul_ln1118_579 = mul i35 %sext_ln1118_377, i35 %input_val_8_V_cast10"   --->   Operation 3000 'mul' 'mul_ln1118_579' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3001 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_635)   --->   "%sext_ln1192_323 = sext i35 %mul_ln1118_579"   --->   Operation 3001 'sext' 'sext_ln1192_323' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3002 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_635 = add i37 %add_ln1192_634, i37 %sext_ln1192_323"   --->   Operation 3002 'add' 'add_ln1192_635' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3003 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_636)   --->   "%mul_ln1118_580 = mul i35 %sext_ln1118_378, i35 %sext_ln1115"   --->   Operation 3003 'mul' 'mul_ln1118_580' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3004 [1/1] (0.00ns)   --->   "%shl_ln728_136 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_29_V_4, i16 0"   --->   Operation 3004 'bitconcatenate' 'shl_ln728_136' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3005 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_644)   --->   "%mul_ln1118_588 = mul i35 %sext_ln1118_387, i35 %input_val_8_V_cast10"   --->   Operation 3005 'mul' 'mul_ln1118_588' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3006 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_644)   --->   "%sext_ln1192_330 = sext i35 %mul_ln1118_588"   --->   Operation 3006 'sext' 'sext_ln1192_330' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3007 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_644 = add i37 %add_ln1192_643, i37 %sext_ln1192_330"   --->   Operation 3007 'add' 'add_ln1192_644' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3008 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_645)   --->   "%mul_ln1118_589 = mul i35 %sext_ln1118_388, i35 %sext_ln1115"   --->   Operation 3008 'mul' 'mul_ln1118_589' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3009 [1/1] (0.00ns)   --->   "%shl_ln728_137 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_30_V_4, i16 0"   --->   Operation 3009 'bitconcatenate' 'shl_ln728_137' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3010 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_653)   --->   "%mul_ln1118_597 = mul i35 %sext_ln1118_397, i35 %input_val_8_V_cast10"   --->   Operation 3010 'mul' 'mul_ln1118_597' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3011 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_653)   --->   "%sext_ln1192_337 = sext i35 %mul_ln1118_597"   --->   Operation 3011 'sext' 'sext_ln1192_337' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_18 : Operation 3012 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_653 = add i37 %add_ln1192_652, i37 %sext_ln1192_337"   --->   Operation 3012 'add' 'add_ln1192_653' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3013 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_654)   --->   "%mul_ln1118_598 = mul i35 %sext_ln1118_398, i35 %sext_ln1115"   --->   Operation 3013 'mul' 'mul_ln1118_598' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3014 [1/1] (0.00ns)   --->   "%shl_ln728_138 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_31_V_4, i16 0"   --->   Operation 3014 'bitconcatenate' 'shl_ln728_138' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.05>
ST_19 : Operation 3015 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_375 = add i37 %add_ln1192_374, i37 %mul_ln703"   --->   Operation 3015 'add' 'add_ln1192_375' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3016 [1/1] (1.22ns)   --->   "%add_ln1192_376 = add i37 %shl_ln, i37 %add_ln1192_375"   --->   Operation 3016 'add' 'add_ln1192_376' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3017 [1/1] (0.00ns)   --->   "%output_sum_0_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_376, i32 16, i32 36"   --->   Operation 3017 'partselect' 'output_sum_0_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3018 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_384 = add i37 %add_ln1192_383, i37 %sext_ln703_167"   --->   Operation 3018 'add' 'add_ln1192_384' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3019 [1/1] (1.22ns)   --->   "%add_ln1192_385 = add i37 %shl_ln728_s, i37 %add_ln1192_384"   --->   Operation 3019 'add' 'add_ln1192_385' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3020 [1/1] (0.00ns)   --->   "%output_sum_1_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_385, i32 16, i32 36"   --->   Operation 3020 'partselect' 'output_sum_1_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3021 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_393 = add i37 %add_ln1192_392, i37 %mul_ln703_39"   --->   Operation 3021 'add' 'add_ln1192_393' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3022 [1/1] (1.22ns)   --->   "%add_ln1192_394 = add i37 %shl_ln728_109, i37 %add_ln1192_393"   --->   Operation 3022 'add' 'add_ln1192_394' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3023 [1/1] (0.00ns)   --->   "%output_sum_2_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_394, i32 16, i32 36"   --->   Operation 3023 'partselect' 'output_sum_2_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3024 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_402 = add i37 %add_ln1192_401, i37 %mul_ln703_40"   --->   Operation 3024 'add' 'add_ln1192_402' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3025 [1/1] (1.22ns)   --->   "%add_ln1192_403 = add i37 %shl_ln728_110, i37 %add_ln1192_402"   --->   Operation 3025 'add' 'add_ln1192_403' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3026 [1/1] (0.00ns)   --->   "%output_sum_3_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_403, i32 16, i32 36"   --->   Operation 3026 'partselect' 'output_sum_3_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3027 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_411 = add i37 %add_ln1192_410, i37 %sext_ln703_171"   --->   Operation 3027 'add' 'add_ln1192_411' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3028 [1/1] (1.22ns)   --->   "%add_ln1192_412 = add i37 %shl_ln728_111, i37 %add_ln1192_411"   --->   Operation 3028 'add' 'add_ln1192_412' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3029 [1/1] (0.00ns)   --->   "%output_sum_4_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_412, i32 16, i32 36"   --->   Operation 3029 'partselect' 'output_sum_4_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3030 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_420 = add i37 %add_ln1192_419, i37 %sext_ln703_173"   --->   Operation 3030 'add' 'add_ln1192_420' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3031 [1/1] (1.22ns)   --->   "%add_ln1192_421 = add i37 %shl_ln728_112, i37 %add_ln1192_420"   --->   Operation 3031 'add' 'add_ln1192_421' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3032 [1/1] (0.00ns)   --->   "%output_sum_5_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_421, i32 16, i32 36"   --->   Operation 3032 'partselect' 'output_sum_5_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3033 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_429 = add i37 %add_ln1192_428, i37 %mul_ln703_41"   --->   Operation 3033 'add' 'add_ln1192_429' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3034 [1/1] (1.22ns)   --->   "%add_ln1192_430 = add i37 %shl_ln728_113, i37 %add_ln1192_429"   --->   Operation 3034 'add' 'add_ln1192_430' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3035 [1/1] (0.00ns)   --->   "%output_sum_6_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_430, i32 16, i32 36"   --->   Operation 3035 'partselect' 'output_sum_6_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3036 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_438 = add i37 %add_ln1192_437, i37 %sext_ln703_175"   --->   Operation 3036 'add' 'add_ln1192_438' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3037 [1/1] (1.22ns)   --->   "%add_ln1192_439 = add i37 %shl_ln728_114, i37 %add_ln1192_438"   --->   Operation 3037 'add' 'add_ln1192_439' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3038 [1/1] (0.00ns)   --->   "%output_sum_7_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_439, i32 16, i32 36"   --->   Operation 3038 'partselect' 'output_sum_7_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3039 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_447)   --->   "%mul_ln1118_403 = mul i35 %sext_ln1118_184, i35 %sext_ln1115"   --->   Operation 3039 'mul' 'mul_ln1118_403' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3040 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_447)   --->   "%sext_ln703_177 = sext i35 %mul_ln1118_403"   --->   Operation 3040 'sext' 'sext_ln703_177' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3041 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_447 = add i37 %add_ln1192_446, i37 %sext_ln703_177"   --->   Operation 3041 'add' 'add_ln1192_447' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3042 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_456)   --->   "%mul_ln703_42 = mul i37 %sext_ln1118_193, i37 %sext_ln1192_199"   --->   Operation 3042 'mul' 'mul_ln703_42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3043 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_456 = add i37 %add_ln1192_455, i37 %mul_ln703_42"   --->   Operation 3043 'add' 'add_ln1192_456' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3044 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_465)   --->   "%mul_ln1118_420 = mul i35 %sext_ln1118_203, i35 %sext_ln1115"   --->   Operation 3044 'mul' 'mul_ln1118_420' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3045 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_465)   --->   "%sext_ln703_179 = sext i35 %mul_ln1118_420"   --->   Operation 3045 'sext' 'sext_ln703_179' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3046 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_465 = add i37 %add_ln1192_464, i37 %sext_ln703_179"   --->   Operation 3046 'add' 'add_ln1192_465' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3047 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_474)   --->   "%mul_ln1118_429 = mul i35 %sext_ln1118_213, i35 %sext_ln1115"   --->   Operation 3047 'mul' 'mul_ln1118_429' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3048 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_474)   --->   "%sext_ln703_181 = sext i35 %mul_ln1118_429"   --->   Operation 3048 'sext' 'sext_ln703_181' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3049 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_474 = add i37 %add_ln1192_473, i37 %sext_ln703_181"   --->   Operation 3049 'add' 'add_ln1192_474' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3050 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_483)   --->   "%mul_ln703_43 = mul i37 %sext_ln1118_222, i37 %sext_ln1192_199"   --->   Operation 3050 'mul' 'mul_ln703_43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3051 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_483 = add i37 %add_ln1192_482, i37 %mul_ln703_43"   --->   Operation 3051 'add' 'add_ln1192_483' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3052 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_492)   --->   "%mul_ln703_44 = mul i37 %sext_ln1118_231, i37 %sext_ln1192_199"   --->   Operation 3052 'mul' 'mul_ln703_44' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3053 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_492 = add i37 %add_ln1192_491, i37 %mul_ln703_44"   --->   Operation 3053 'add' 'add_ln1192_492' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3054 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_500 = add i37 %add_ln1192_499, i37 %sext_ln1192_262"   --->   Operation 3054 'add' 'add_ln1192_500' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3055 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_501)   --->   "%mul_ln1118_454 = mul i35 %sext_ln1118_241, i35 %sext_ln1115"   --->   Operation 3055 'mul' 'mul_ln1118_454' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3056 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_501)   --->   "%sext_ln703_183 = sext i35 %mul_ln1118_454"   --->   Operation 3056 'sext' 'sext_ln703_183' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3057 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_501 = add i37 %add_ln1192_500, i37 %sext_ln703_183"   --->   Operation 3057 'add' 'add_ln1192_501' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3058 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_509 = add i37 %add_ln1192_508, i37 %mul_ln1118_462"   --->   Operation 3058 'add' 'add_ln1192_509' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3059 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_510)   --->   "%mul_ln703_45 = mul i37 %sext_ln1118_250, i37 %sext_ln1192_199"   --->   Operation 3059 'mul' 'mul_ln703_45' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3060 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_510 = add i37 %add_ln1192_509, i37 %mul_ln703_45"   --->   Operation 3060 'add' 'add_ln1192_510' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3061 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_518 = add i37 %add_ln1192_517, i37 %sext_ln1192_272"   --->   Operation 3061 'add' 'add_ln1192_518' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3062 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_519)   --->   "%mul_ln1118_471 = mul i36 %sext_ln1118_259, i36 %sext_ln1115_1"   --->   Operation 3062 'mul' 'mul_ln1118_471' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3063 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_519)   --->   "%sext_ln703_186 = sext i36 %mul_ln1118_471"   --->   Operation 3063 'sext' 'sext_ln703_186' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3064 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_519 = add i37 %add_ln1192_518, i37 %sext_ln703_186"   --->   Operation 3064 'add' 'add_ln1192_519' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3065 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_527 = add i37 %add_ln1192_526, i37 %mul_ln1118_479"   --->   Operation 3065 'add' 'add_ln1192_527' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3066 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_528)   --->   "%mul_ln703_46 = mul i37 %sext_ln1118_268, i37 %sext_ln1192_199"   --->   Operation 3066 'mul' 'mul_ln703_46' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3067 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_528 = add i37 %add_ln1192_527, i37 %mul_ln703_46"   --->   Operation 3067 'add' 'add_ln1192_528' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3068 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_536 = add i37 %add_ln1192_535, i37 %sext_ln1192_283"   --->   Operation 3068 'add' 'add_ln1192_536' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3069 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_537)   --->   "%mul_ln1118_488 = mul i35 %sext_ln1118_278, i35 %sext_ln1115"   --->   Operation 3069 'mul' 'mul_ln1118_488' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3070 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_537)   --->   "%sext_ln703_189 = sext i35 %mul_ln1118_488"   --->   Operation 3070 'sext' 'sext_ln703_189' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3071 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_537 = add i37 %add_ln1192_536, i37 %sext_ln703_189"   --->   Operation 3071 'add' 'add_ln1192_537' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3072 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_545 = add i37 %add_ln1192_544, i37 %sext_ln1192_287"   --->   Operation 3072 'add' 'add_ln1192_545' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3073 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_546)   --->   "%mul_ln1118_497 = mul i36 %sext_ln1118_287, i36 %sext_ln1115_1"   --->   Operation 3073 'mul' 'mul_ln1118_497' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3074 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_546)   --->   "%sext_ln703_190 = sext i36 %mul_ln1118_497"   --->   Operation 3074 'sext' 'sext_ln703_190' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3075 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_546 = add i37 %add_ln1192_545, i37 %sext_ln703_190"   --->   Operation 3075 'add' 'add_ln1192_546' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3076 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_554 = add i37 %add_ln1192_553, i37 %mul_ln1118_505"   --->   Operation 3076 'add' 'add_ln1192_554' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3077 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_555)   --->   "%mul_ln1118_506 = mul i36 %sext_ln1118_296, i36 %sext_ln1115_1"   --->   Operation 3077 'mul' 'mul_ln1118_506' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3078 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_555)   --->   "%sext_ln703_192 = sext i36 %mul_ln1118_506"   --->   Operation 3078 'sext' 'sext_ln703_192' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3079 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_555 = add i37 %add_ln1192_554, i37 %sext_ln703_192"   --->   Operation 3079 'add' 'add_ln1192_555' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3080 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_563 = add i37 %add_ln1192_562, i37 %sext_ln1192_298"   --->   Operation 3080 'add' 'add_ln1192_563' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3081 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_564)   --->   "%mul_ln1118_515 = mul i35 %sext_ln1118_306, i35 %sext_ln1115"   --->   Operation 3081 'mul' 'mul_ln1118_515' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3082 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_564)   --->   "%sext_ln703_194 = sext i35 %mul_ln1118_515"   --->   Operation 3082 'sext' 'sext_ln703_194' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3083 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_564 = add i37 %add_ln1192_563, i37 %sext_ln703_194"   --->   Operation 3083 'add' 'add_ln1192_564' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3084 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_572 = add i37 %add_ln1192_571, i37 %mul_ln1118_523"   --->   Operation 3084 'add' 'add_ln1192_572' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3085 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_573)   --->   "%mul_ln1192 = mul i37 %sext_ln1192_299, i37 %sext_ln1192_199"   --->   Operation 3085 'mul' 'mul_ln1192' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3086 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_573 = add i37 %add_ln1192_572, i37 %mul_ln1192"   --->   Operation 3086 'add' 'add_ln1192_573' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3087 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_581 = add i37 %add_ln1192_580, i37 %mul_ln1118_530"   --->   Operation 3087 'add' 'add_ln1192_581' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3088 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_582)   --->   "%mul_ln703_47 = mul i37 %sext_ln1118_323, i37 %sext_ln1192_199"   --->   Operation 3088 'mul' 'mul_ln703_47' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3089 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_582 = add i37 %add_ln1192_581, i37 %mul_ln703_47"   --->   Operation 3089 'add' 'add_ln1192_582' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3090 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_590 = add i37 %add_ln1192_589, i37 %mul_ln1118_537"   --->   Operation 3090 'add' 'add_ln1192_590' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3091 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_591)   --->   "%mul_ln703_48 = mul i37 %sext_ln1118_331, i37 %sext_ln1192_199"   --->   Operation 3091 'mul' 'mul_ln703_48' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3092 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_591 = add i37 %add_ln1192_590, i37 %mul_ln703_48"   --->   Operation 3092 'add' 'add_ln1192_591' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3093 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_599 = add i37 %add_ln1192_598, i37 %mul_ln1118_545"   --->   Operation 3093 'add' 'add_ln1192_599' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3094 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_600)   --->   "%mul_ln1118_546 = mul i36 %sext_ln1118_340, i36 %sext_ln1115_1"   --->   Operation 3094 'mul' 'mul_ln1118_546' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3095 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_600)   --->   "%sext_ln703_196 = sext i36 %mul_ln1118_546"   --->   Operation 3095 'sext' 'sext_ln703_196' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3096 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_600 = add i37 %add_ln1192_599, i37 %sext_ln703_196"   --->   Operation 3096 'add' 'add_ln1192_600' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3097 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_608 = add i37 %add_ln1192_607, i37 %mul_ln1118_553"   --->   Operation 3097 'add' 'add_ln1192_608' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3098 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_609)   --->   "%mul_ln703_49 = mul i37 %sext_ln1118_349, i37 %sext_ln1192_199"   --->   Operation 3098 'mul' 'mul_ln703_49' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3099 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_609 = add i37 %add_ln1192_608, i37 %mul_ln703_49"   --->   Operation 3099 'add' 'add_ln1192_609' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3100 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_617 = add i37 %add_ln1192_616, i37 %sext_ln1192_309"   --->   Operation 3100 'add' 'add_ln1192_617' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3101 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_618)   --->   "%mul_ln1118_562 = mul i36 %sext_ln1118_358, i36 %sext_ln1115_1"   --->   Operation 3101 'mul' 'mul_ln1118_562' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3102 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_618)   --->   "%sext_ln703_198 = sext i36 %mul_ln1118_562"   --->   Operation 3102 'sext' 'sext_ln703_198' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3103 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_618 = add i37 %add_ln1192_617, i37 %sext_ln703_198"   --->   Operation 3103 'add' 'add_ln1192_618' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3104 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_626 = add i37 %add_ln1192_625, i37 %sext_ln1192_316"   --->   Operation 3104 'add' 'add_ln1192_626' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3105 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_627)   --->   "%mul_ln1118_571 = mul i35 %sext_ln1118_368, i35 %sext_ln1115"   --->   Operation 3105 'mul' 'mul_ln1118_571' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3106 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_627)   --->   "%sext_ln703_200 = sext i35 %mul_ln1118_571"   --->   Operation 3106 'sext' 'sext_ln703_200' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3107 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_627 = add i37 %add_ln1192_626, i37 %sext_ln703_200"   --->   Operation 3107 'add' 'add_ln1192_627' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3108 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_635 = add i37 %add_ln1192_634, i37 %sext_ln1192_323"   --->   Operation 3108 'add' 'add_ln1192_635' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3109 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_636)   --->   "%mul_ln1118_580 = mul i35 %sext_ln1118_378, i35 %sext_ln1115"   --->   Operation 3109 'mul' 'mul_ln1118_580' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3110 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_636)   --->   "%sext_ln703_202 = sext i35 %mul_ln1118_580"   --->   Operation 3110 'sext' 'sext_ln703_202' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3111 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_636 = add i37 %add_ln1192_635, i37 %sext_ln703_202"   --->   Operation 3111 'add' 'add_ln1192_636' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3112 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_644 = add i37 %add_ln1192_643, i37 %sext_ln1192_330"   --->   Operation 3112 'add' 'add_ln1192_644' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3113 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_645)   --->   "%mul_ln1118_589 = mul i35 %sext_ln1118_388, i35 %sext_ln1115"   --->   Operation 3113 'mul' 'mul_ln1118_589' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3114 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_645)   --->   "%sext_ln703_204 = sext i35 %mul_ln1118_589"   --->   Operation 3114 'sext' 'sext_ln703_204' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3115 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_645 = add i37 %add_ln1192_644, i37 %sext_ln703_204"   --->   Operation 3115 'add' 'add_ln1192_645' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_653 = add i37 %add_ln1192_652, i37 %sext_ln1192_337"   --->   Operation 3116 'add' 'add_ln1192_653' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3117 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_654)   --->   "%mul_ln1118_598 = mul i35 %sext_ln1118_398, i35 %sext_ln1115"   --->   Operation 3117 'mul' 'mul_ln1118_598' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3118 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_654)   --->   "%sext_ln703_206 = sext i35 %mul_ln1118_598"   --->   Operation 3118 'sext' 'sext_ln703_206' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 3119 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_654 = add i37 %add_ln1192_653, i37 %sext_ln703_206"   --->   Operation 3119 'add' 'add_ln1192_654' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.05>
ST_20 : Operation 3120 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:42]   --->   Operation 3120 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3121 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_447 = add i37 %add_ln1192_446, i37 %sext_ln703_177"   --->   Operation 3121 'add' 'add_ln1192_447' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3122 [1/1] (1.22ns)   --->   "%add_ln1192_448 = add i37 %shl_ln728_115, i37 %add_ln1192_447"   --->   Operation 3122 'add' 'add_ln1192_448' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3123 [1/1] (0.00ns)   --->   "%output_sum_8_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_448, i32 16, i32 36"   --->   Operation 3123 'partselect' 'output_sum_8_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3124 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_456 = add i37 %add_ln1192_455, i37 %mul_ln703_42"   --->   Operation 3124 'add' 'add_ln1192_456' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3125 [1/1] (1.22ns)   --->   "%add_ln1192_457 = add i37 %shl_ln728_116, i37 %add_ln1192_456"   --->   Operation 3125 'add' 'add_ln1192_457' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3126 [1/1] (0.00ns)   --->   "%output_sum_9_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_457, i32 16, i32 36"   --->   Operation 3126 'partselect' 'output_sum_9_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3127 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_465 = add i37 %add_ln1192_464, i37 %sext_ln703_179"   --->   Operation 3127 'add' 'add_ln1192_465' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3128 [1/1] (1.22ns)   --->   "%add_ln1192_466 = add i37 %shl_ln728_117, i37 %add_ln1192_465"   --->   Operation 3128 'add' 'add_ln1192_466' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3129 [1/1] (0.00ns)   --->   "%output_sum_10_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_466, i32 16, i32 36"   --->   Operation 3129 'partselect' 'output_sum_10_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3130 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_474 = add i37 %add_ln1192_473, i37 %sext_ln703_181"   --->   Operation 3130 'add' 'add_ln1192_474' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3131 [1/1] (1.22ns)   --->   "%add_ln1192_475 = add i37 %shl_ln728_118, i37 %add_ln1192_474"   --->   Operation 3131 'add' 'add_ln1192_475' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3132 [1/1] (0.00ns)   --->   "%output_sum_11_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_475, i32 16, i32 36"   --->   Operation 3132 'partselect' 'output_sum_11_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3133 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_483 = add i37 %add_ln1192_482, i37 %mul_ln703_43"   --->   Operation 3133 'add' 'add_ln1192_483' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3134 [1/1] (1.22ns)   --->   "%add_ln1192_484 = add i37 %shl_ln728_119, i37 %add_ln1192_483"   --->   Operation 3134 'add' 'add_ln1192_484' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3135 [1/1] (0.00ns)   --->   "%output_sum_12_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_484, i32 16, i32 36"   --->   Operation 3135 'partselect' 'output_sum_12_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3136 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_492 = add i37 %add_ln1192_491, i37 %mul_ln703_44"   --->   Operation 3136 'add' 'add_ln1192_492' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3137 [1/1] (1.22ns)   --->   "%add_ln1192_493 = add i37 %shl_ln728_120, i37 %add_ln1192_492"   --->   Operation 3137 'add' 'add_ln1192_493' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3138 [1/1] (0.00ns)   --->   "%output_sum_13_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_493, i32 16, i32 36"   --->   Operation 3138 'partselect' 'output_sum_13_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3139 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_501 = add i37 %add_ln1192_500, i37 %sext_ln703_183"   --->   Operation 3139 'add' 'add_ln1192_501' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3140 [1/1] (1.22ns)   --->   "%add_ln1192_502 = add i37 %shl_ln728_121, i37 %add_ln1192_501"   --->   Operation 3140 'add' 'add_ln1192_502' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3141 [1/1] (0.00ns)   --->   "%output_sum_14_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_502, i32 16, i32 36"   --->   Operation 3141 'partselect' 'output_sum_14_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3142 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_510 = add i37 %add_ln1192_509, i37 %mul_ln703_45"   --->   Operation 3142 'add' 'add_ln1192_510' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3143 [1/1] (1.22ns)   --->   "%add_ln1192_511 = add i37 %shl_ln728_122, i37 %add_ln1192_510"   --->   Operation 3143 'add' 'add_ln1192_511' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3144 [1/1] (0.00ns)   --->   "%output_sum_15_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_511, i32 16, i32 36"   --->   Operation 3144 'partselect' 'output_sum_15_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3145 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_519 = add i37 %add_ln1192_518, i37 %sext_ln703_186"   --->   Operation 3145 'add' 'add_ln1192_519' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3146 [1/1] (1.22ns)   --->   "%add_ln1192_520 = add i37 %shl_ln728_123, i37 %add_ln1192_519"   --->   Operation 3146 'add' 'add_ln1192_520' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3147 [1/1] (0.00ns)   --->   "%output_sum_16_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_520, i32 16, i32 36"   --->   Operation 3147 'partselect' 'output_sum_16_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3148 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_528 = add i37 %add_ln1192_527, i37 %mul_ln703_46"   --->   Operation 3148 'add' 'add_ln1192_528' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3149 [1/1] (1.22ns)   --->   "%add_ln1192_529 = add i37 %shl_ln728_124, i37 %add_ln1192_528"   --->   Operation 3149 'add' 'add_ln1192_529' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3150 [1/1] (0.00ns)   --->   "%output_sum_17_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_529, i32 16, i32 36"   --->   Operation 3150 'partselect' 'output_sum_17_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3151 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_537 = add i37 %add_ln1192_536, i37 %sext_ln703_189"   --->   Operation 3151 'add' 'add_ln1192_537' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3152 [1/1] (1.22ns)   --->   "%add_ln1192_538 = add i37 %shl_ln728_125, i37 %add_ln1192_537"   --->   Operation 3152 'add' 'add_ln1192_538' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3153 [1/1] (0.00ns)   --->   "%output_sum_18_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_538, i32 16, i32 36"   --->   Operation 3153 'partselect' 'output_sum_18_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3154 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_546 = add i37 %add_ln1192_545, i37 %sext_ln703_190"   --->   Operation 3154 'add' 'add_ln1192_546' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3155 [1/1] (1.22ns)   --->   "%add_ln1192_547 = add i37 %shl_ln728_126, i37 %add_ln1192_546"   --->   Operation 3155 'add' 'add_ln1192_547' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3156 [1/1] (0.00ns)   --->   "%output_sum_19_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_547, i32 16, i32 36"   --->   Operation 3156 'partselect' 'output_sum_19_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3157 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_555 = add i37 %add_ln1192_554, i37 %sext_ln703_192"   --->   Operation 3157 'add' 'add_ln1192_555' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3158 [1/1] (1.22ns)   --->   "%add_ln1192_556 = add i37 %shl_ln728_127, i37 %add_ln1192_555"   --->   Operation 3158 'add' 'add_ln1192_556' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3159 [1/1] (0.00ns)   --->   "%output_sum_20_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_556, i32 16, i32 36"   --->   Operation 3159 'partselect' 'output_sum_20_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3160 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_564 = add i37 %add_ln1192_563, i37 %sext_ln703_194"   --->   Operation 3160 'add' 'add_ln1192_564' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3161 [1/1] (1.22ns)   --->   "%add_ln1192_565 = add i37 %shl_ln728_128, i37 %add_ln1192_564"   --->   Operation 3161 'add' 'add_ln1192_565' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3162 [1/1] (0.00ns)   --->   "%output_sum_21_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_565, i32 16, i32 36"   --->   Operation 3162 'partselect' 'output_sum_21_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3163 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_573 = add i37 %add_ln1192_572, i37 %mul_ln1192"   --->   Operation 3163 'add' 'add_ln1192_573' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3164 [1/1] (1.22ns)   --->   "%add_ln1192_574 = add i37 %shl_ln728_129, i37 %add_ln1192_573"   --->   Operation 3164 'add' 'add_ln1192_574' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3165 [1/1] (0.00ns)   --->   "%output_sum_22_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_574, i32 16, i32 36"   --->   Operation 3165 'partselect' 'output_sum_22_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3166 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_582 = add i37 %add_ln1192_581, i37 %mul_ln703_47"   --->   Operation 3166 'add' 'add_ln1192_582' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3167 [1/1] (1.22ns)   --->   "%add_ln1192_583 = add i37 %shl_ln728_130, i37 %add_ln1192_582"   --->   Operation 3167 'add' 'add_ln1192_583' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3168 [1/1] (0.00ns)   --->   "%output_sum_23_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_583, i32 16, i32 36"   --->   Operation 3168 'partselect' 'output_sum_23_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3169 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_591 = add i37 %add_ln1192_590, i37 %mul_ln703_48"   --->   Operation 3169 'add' 'add_ln1192_591' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3170 [1/1] (1.22ns)   --->   "%add_ln1192_592 = add i37 %shl_ln728_131, i37 %add_ln1192_591"   --->   Operation 3170 'add' 'add_ln1192_592' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3171 [1/1] (0.00ns)   --->   "%output_sum_24_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_592, i32 16, i32 36"   --->   Operation 3171 'partselect' 'output_sum_24_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3172 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_600 = add i37 %add_ln1192_599, i37 %sext_ln703_196"   --->   Operation 3172 'add' 'add_ln1192_600' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3173 [1/1] (1.22ns)   --->   "%add_ln1192_601 = add i37 %shl_ln728_132, i37 %add_ln1192_600"   --->   Operation 3173 'add' 'add_ln1192_601' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3174 [1/1] (0.00ns)   --->   "%output_sum_25_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_601, i32 16, i32 36"   --->   Operation 3174 'partselect' 'output_sum_25_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3175 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_609 = add i37 %add_ln1192_608, i37 %mul_ln703_49"   --->   Operation 3175 'add' 'add_ln1192_609' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3176 [1/1] (1.22ns)   --->   "%add_ln1192_610 = add i37 %shl_ln728_133, i37 %add_ln1192_609"   --->   Operation 3176 'add' 'add_ln1192_610' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3177 [1/1] (0.00ns)   --->   "%output_sum_26_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_610, i32 16, i32 36"   --->   Operation 3177 'partselect' 'output_sum_26_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3178 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_618 = add i37 %add_ln1192_617, i37 %sext_ln703_198"   --->   Operation 3178 'add' 'add_ln1192_618' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3179 [1/1] (1.22ns)   --->   "%add_ln1192_619 = add i37 %shl_ln728_134, i37 %add_ln1192_618"   --->   Operation 3179 'add' 'add_ln1192_619' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3180 [1/1] (0.00ns)   --->   "%output_sum_27_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_619, i32 16, i32 36"   --->   Operation 3180 'partselect' 'output_sum_27_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3181 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_627 = add i37 %add_ln1192_626, i37 %sext_ln703_200"   --->   Operation 3181 'add' 'add_ln1192_627' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3182 [1/1] (1.22ns)   --->   "%add_ln1192_628 = add i37 %shl_ln728_135, i37 %add_ln1192_627"   --->   Operation 3182 'add' 'add_ln1192_628' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3183 [1/1] (0.00ns)   --->   "%output_sum_28_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_628, i32 16, i32 36"   --->   Operation 3183 'partselect' 'output_sum_28_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3184 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_636 = add i37 %add_ln1192_635, i37 %sext_ln703_202"   --->   Operation 3184 'add' 'add_ln1192_636' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3185 [1/1] (1.22ns)   --->   "%add_ln1192_637 = add i37 %shl_ln728_136, i37 %add_ln1192_636"   --->   Operation 3185 'add' 'add_ln1192_637' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3186 [1/1] (0.00ns)   --->   "%output_sum_29_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_637, i32 16, i32 36"   --->   Operation 3186 'partselect' 'output_sum_29_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3187 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_645 = add i37 %add_ln1192_644, i37 %sext_ln703_204"   --->   Operation 3187 'add' 'add_ln1192_645' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3188 [1/1] (1.22ns)   --->   "%add_ln1192_646 = add i37 %shl_ln728_137, i37 %add_ln1192_645"   --->   Operation 3188 'add' 'add_ln1192_646' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3189 [1/1] (0.00ns)   --->   "%output_sum_30_V_2 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_646, i32 16, i32 36"   --->   Operation 3189 'partselect' 'output_sum_30_V_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3190 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_654 = add i37 %add_ln1192_653, i37 %sext_ln703_206"   --->   Operation 3190 'add' 'add_ln1192_654' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3191 [1/1] (1.22ns)   --->   "%add_ln1192_655 = add i37 %shl_ln728_138, i37 %add_ln1192_654"   --->   Operation 3191 'add' 'add_ln1192_655' <Predicate = (!icmp_ln42)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3192 [1/1] (0.00ns)   --->   "%output_sum_31_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_655, i32 16, i32 36"   --->   Operation 3192 'partselect' 'output_sum_31_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 3193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3193 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 0.48>
ST_21 : Operation 3194 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3194 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 22 <SV = 17> <Delay = 2.77>
ST_22 : Operation 3195 [1/1] (0.00ns)   --->   "%output_sum_31_V_5 = phi i21 %output_sum_31_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_31_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3195 'phi' 'output_sum_31_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3196 [1/1] (0.00ns)   --->   "%output_sum_30_V_5 = phi i21 %output_sum_30_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_30_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3196 'phi' 'output_sum_30_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3197 [1/1] (0.00ns)   --->   "%output_sum_29_V_5 = phi i21 %output_sum_29_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_29_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3197 'phi' 'output_sum_29_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3198 [1/1] (0.00ns)   --->   "%output_sum_28_V_5 = phi i21 %output_sum_28_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_28_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3198 'phi' 'output_sum_28_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3199 [1/1] (0.00ns)   --->   "%output_sum_27_V_5 = phi i21 %output_sum_27_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_27_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3199 'phi' 'output_sum_27_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3200 [1/1] (0.00ns)   --->   "%output_sum_26_V_5 = phi i21 %output_sum_26_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_26_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3200 'phi' 'output_sum_26_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3201 [1/1] (0.00ns)   --->   "%output_sum_25_V_5 = phi i21 %output_sum_25_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_25_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3201 'phi' 'output_sum_25_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3202 [1/1] (0.00ns)   --->   "%output_sum_24_V_5 = phi i21 %output_sum_24_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_24_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3202 'phi' 'output_sum_24_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3203 [1/1] (0.00ns)   --->   "%output_sum_23_V_5 = phi i21 %output_sum_23_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_23_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3203 'phi' 'output_sum_23_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3204 [1/1] (0.00ns)   --->   "%output_sum_22_V_5 = phi i21 %output_sum_22_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_22_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3204 'phi' 'output_sum_22_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3205 [1/1] (0.00ns)   --->   "%output_sum_21_V_5 = phi i21 %output_sum_21_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_21_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3205 'phi' 'output_sum_21_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3206 [1/1] (0.00ns)   --->   "%output_sum_20_V_5 = phi i21 %output_sum_20_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_20_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3206 'phi' 'output_sum_20_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3207 [1/1] (0.00ns)   --->   "%output_sum_19_V_5 = phi i21 %output_sum_19_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_19_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3207 'phi' 'output_sum_19_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3208 [1/1] (0.00ns)   --->   "%output_sum_18_V_5 = phi i21 %output_sum_18_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_18_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3208 'phi' 'output_sum_18_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3209 [1/1] (0.00ns)   --->   "%output_sum_17_V_5 = phi i21 %output_sum_17_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_17_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3209 'phi' 'output_sum_17_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3210 [1/1] (0.00ns)   --->   "%output_sum_16_V_5 = phi i21 %output_sum_16_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_16_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3210 'phi' 'output_sum_16_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3211 [1/1] (0.00ns)   --->   "%output_sum_15_V_5 = phi i21 %output_sum_15_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_15_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3211 'phi' 'output_sum_15_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3212 [1/1] (0.00ns)   --->   "%output_sum_14_V_5 = phi i21 %output_sum_14_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_14_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3212 'phi' 'output_sum_14_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3213 [1/1] (0.00ns)   --->   "%output_sum_13_V_5 = phi i21 %output_sum_13_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_13_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3213 'phi' 'output_sum_13_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3214 [1/1] (0.00ns)   --->   "%output_sum_12_V_5 = phi i21 %output_sum_12_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_12_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3214 'phi' 'output_sum_12_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3215 [1/1] (0.00ns)   --->   "%output_sum_11_V_5 = phi i21 %output_sum_11_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_11_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3215 'phi' 'output_sum_11_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3216 [1/1] (0.00ns)   --->   "%output_sum_10_V_5 = phi i21 %output_sum_10_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_10_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3216 'phi' 'output_sum_10_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3217 [1/1] (0.00ns)   --->   "%output_sum_9_V_5 = phi i21 %output_sum_9_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_9_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3217 'phi' 'output_sum_9_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3218 [1/1] (0.00ns)   --->   "%output_sum_8_V_5 = phi i21 %output_sum_8_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_8_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3218 'phi' 'output_sum_8_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3219 [1/1] (0.00ns)   --->   "%output_sum_7_V_5 = phi i21 %output_sum_7_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_7_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3219 'phi' 'output_sum_7_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3220 [1/1] (0.00ns)   --->   "%output_sum_6_V_5 = phi i21 %output_sum_6_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_6_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3220 'phi' 'output_sum_6_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3221 [1/1] (0.00ns)   --->   "%output_sum_5_V_5 = phi i21 %output_sum_5_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_5_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3221 'phi' 'output_sum_5_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3222 [1/1] (0.00ns)   --->   "%output_sum_4_V_5 = phi i21 %output_sum_4_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_4_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3222 'phi' 'output_sum_4_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3223 [1/1] (0.00ns)   --->   "%output_sum_3_V_5 = phi i21 %output_sum_3_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_3_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3223 'phi' 'output_sum_3_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3224 [1/1] (0.00ns)   --->   "%output_sum_2_V_5 = phi i21 %output_sum_2_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_2_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3224 'phi' 'output_sum_2_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3225 [1/1] (0.00ns)   --->   "%output_sum_1_V_5 = phi i21 %output_sum_1_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_1_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3225 'phi' 'output_sum_1_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3226 [1/1] (0.00ns)   --->   "%output_sum_0_V_5 = phi i21 %output_sum_0_V_7, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i21 %output_sum_0_V_4, void %.preheader.preheader" [../src/hls/cnn.cpp:39]   --->   Operation 3226 'phi' 'output_sum_0_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3227 [1/1] (0.00ns)   --->   "%iii_1 = phi i6 %add_ln68, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i6 0, void %.preheader.preheader" [../src/hls/cnn.cpp:68]   --->   Operation 3227 'phi' 'iii_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3228 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %iii_1, i6 1" [../src/hls/cnn.cpp:68]   --->   Operation 3228 'add' 'add_ln68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3229 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3229 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3230 [1/1] (0.87ns)   --->   "%icmp_ln68 = icmp_eq  i6 %iii_1, i6 32" [../src/hls/cnn.cpp:68]   --->   Operation 3230 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3231 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 3231 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3232 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split5, void" [../src/hls/cnn.cpp:68]   --->   Operation 3232 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln72_67 = zext i6 %iii_1" [../src/hls/cnn.cpp:72]   --->   Operation 3233 'zext' 'zext_ln72_67' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3234 [1/1] (1.01ns)   --->   "%add_ln72_1 = add i17 %zext_ln44, i17 %zext_ln72_67" [../src/hls/cnn.cpp:72]   --->   Operation 3234 'add' 'add_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3235 [1/1] (0.00ns)   --->   "%zext_ln72_68 = zext i17 %add_ln72_1" [../src/hls/cnn.cpp:72]   --->   Operation 3235 'zext' 'zext_ln72_68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3236 [1/1] (0.00ns)   --->   "%convolution_output_V_addr = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln72_68" [../src/hls/cnn.cpp:72]   --->   Operation 3236 'getelementptr' 'convolution_output_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3237 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:68]   --->   Operation 3237 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i6 %iii_1"   --->   Operation 3238 'trunc' 'trunc_ln1495' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3239 [1/1] (0.93ns)   --->   "%tmp = mux i21 @_ssdm_op_Mux.ap_auto.32i21.i5, i21 %output_sum_0_V_5, i21 %output_sum_1_V_5, i21 %output_sum_2_V_5, i21 %output_sum_3_V_5, i21 %output_sum_4_V_5, i21 %output_sum_5_V_5, i21 %output_sum_6_V_5, i21 %output_sum_7_V_5, i21 %output_sum_8_V_5, i21 %output_sum_9_V_5, i21 %output_sum_10_V_5, i21 %output_sum_11_V_5, i21 %output_sum_12_V_5, i21 %output_sum_13_V_5, i21 %output_sum_14_V_5, i21 %output_sum_15_V_5, i21 %output_sum_16_V_5, i21 %output_sum_17_V_5, i21 %output_sum_18_V_5, i21 %output_sum_19_V_5, i21 %output_sum_20_V_5, i21 %output_sum_21_V_5, i21 %output_sum_22_V_5, i21 %output_sum_23_V_5, i21 %output_sum_24_V_5, i21 %output_sum_25_V_5, i21 %output_sum_26_V_5, i21 %output_sum_27_V_5, i21 %output_sum_28_V_5, i21 %output_sum_29_V_5, i21 %output_sum_30_V_5, i21 %output_sum_31_V_5, i5 %trunc_ln1495"   --->   Operation 3239 'mux' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3240 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %tmp, i32 20"   --->   Operation 3240 'bitselect' 'tmp_183' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3241 [1/1] (0.48ns)   --->   "%br_ln8 = br i1 %tmp_183, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:8]   --->   Operation 3241 'br' 'br_ln8' <Predicate = (!icmp_ln68)> <Delay = 0.48>
ST_22 : Operation 3242 [1/1] (0.86ns)   --->   "%switch_ln9 = switch i5 %trunc_ln1495, void %branch63, i5 0, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i5 1, void %branch33, i5 2, void %branch34, i5 3, void %branch35, i5 4, void %branch36, i5 5, void %branch37, i5 6, void %branch38, i5 7, void %branch39, i5 8, void %branch40, i5 9, void %branch41, i5 10, void %branch42, i5 11, void %branch43, i5 12, void %branch44, i5 13, void %branch45, i5 14, void %branch46, i5 15, void %branch47, i5 16, void %branch48, i5 17, void %branch49, i5 18, void %branch50, i5 19, void %branch51, i5 20, void %branch52, i5 21, void %branch53, i5 22, void %branch54, i5 23, void %branch55, i5 24, void %branch56, i5 25, void %branch57, i5 26, void %branch58, i5 27, void %branch59, i5 28, void %branch60, i5 29, void %branch61, i5 30, void %branch62" [../src/hls/cnn.cpp:9]   --->   Operation 3242 'switch' 'switch_ln9' <Predicate = (!icmp_ln68 & tmp_183)> <Delay = 0.86>
ST_22 : Operation 3243 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3243 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 30)> <Delay = 0.48>
ST_22 : Operation 3244 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3244 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 29)> <Delay = 0.48>
ST_22 : Operation 3245 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3245 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 28)> <Delay = 0.48>
ST_22 : Operation 3246 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3246 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 27)> <Delay = 0.48>
ST_22 : Operation 3247 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3247 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 26)> <Delay = 0.48>
ST_22 : Operation 3248 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3248 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 25)> <Delay = 0.48>
ST_22 : Operation 3249 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3249 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 24)> <Delay = 0.48>
ST_22 : Operation 3250 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3250 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 23)> <Delay = 0.48>
ST_22 : Operation 3251 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3251 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 22)> <Delay = 0.48>
ST_22 : Operation 3252 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3252 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 21)> <Delay = 0.48>
ST_22 : Operation 3253 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3253 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 20)> <Delay = 0.48>
ST_22 : Operation 3254 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3254 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 19)> <Delay = 0.48>
ST_22 : Operation 3255 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3255 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 18)> <Delay = 0.48>
ST_22 : Operation 3256 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3256 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 17)> <Delay = 0.48>
ST_22 : Operation 3257 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3257 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 16)> <Delay = 0.48>
ST_22 : Operation 3258 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3258 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 15)> <Delay = 0.48>
ST_22 : Operation 3259 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3259 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 14)> <Delay = 0.48>
ST_22 : Operation 3260 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3260 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 13)> <Delay = 0.48>
ST_22 : Operation 3261 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3261 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 12)> <Delay = 0.48>
ST_22 : Operation 3262 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3262 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 11)> <Delay = 0.48>
ST_22 : Operation 3263 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3263 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 10)> <Delay = 0.48>
ST_22 : Operation 3264 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3264 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 9)> <Delay = 0.48>
ST_22 : Operation 3265 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3265 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 8)> <Delay = 0.48>
ST_22 : Operation 3266 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3266 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 7)> <Delay = 0.48>
ST_22 : Operation 3267 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3267 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 6)> <Delay = 0.48>
ST_22 : Operation 3268 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3268 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 5)> <Delay = 0.48>
ST_22 : Operation 3269 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3269 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 4)> <Delay = 0.48>
ST_22 : Operation 3270 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3270 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 3)> <Delay = 0.48>
ST_22 : Operation 3271 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3271 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 2)> <Delay = 0.48>
ST_22 : Operation 3272 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3272 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 1)> <Delay = 0.48>
ST_22 : Operation 3273 [1/1] (0.48ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../src/hls/cnn.cpp:9]   --->   Operation 3273 'br' 'br_ln9' <Predicate = (!icmp_ln68 & tmp_183 & trunc_ln1495 == 31)> <Delay = 0.48>
ST_22 : Operation 3274 [1/1] (0.00ns)   --->   "%output_sum_31_V_7 = phi i21 %output_sum_31_V_5, void %.split5, i21 0, void %branch63, i21 %output_sum_31_V_5, void %branch62, i21 %output_sum_31_V_5, void %branch61, i21 %output_sum_31_V_5, void %branch60, i21 %output_sum_31_V_5, void %branch59, i21 %output_sum_31_V_5, void %branch58, i21 %output_sum_31_V_5, void %branch57, i21 %output_sum_31_V_5, void %branch56, i21 %output_sum_31_V_5, void %branch55, i21 %output_sum_31_V_5, void %branch54, i21 %output_sum_31_V_5, void %branch53, i21 %output_sum_31_V_5, void %branch52, i21 %output_sum_31_V_5, void %branch51, i21 %output_sum_31_V_5, void %branch50, i21 %output_sum_31_V_5, void %branch49, i21 %output_sum_31_V_5, void %branch48, i21 %output_sum_31_V_5, void %branch47, i21 %output_sum_31_V_5, void %branch46, i21 %output_sum_31_V_5, void %branch45, i21 %output_sum_31_V_5, void %branch44, i21 %output_sum_31_V_5, void %branch43, i21 %output_sum_31_V_5, void %branch42, i21 %output_sum_31_V_5, void %branch41, i21 %output_sum_31_V_5, void %branch40, i21 %output_sum_31_V_5, void %branch39, i21 %output_sum_31_V_5, void %branch38, i21 %output_sum_31_V_5, void %branch37, i21 %output_sum_31_V_5, void %branch36, i21 %output_sum_31_V_5, void %branch35, i21 %output_sum_31_V_5, void %branch34, i21 %output_sum_31_V_5, void %branch33, i21 %output_sum_31_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3274 'phi' 'output_sum_31_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3275 [1/1] (0.00ns)   --->   "%output_sum_30_V_7 = phi i21 %output_sum_30_V_5, void %.split5, i21 %output_sum_30_V_5, void %branch63, i21 0, void %branch62, i21 %output_sum_30_V_5, void %branch61, i21 %output_sum_30_V_5, void %branch60, i21 %output_sum_30_V_5, void %branch59, i21 %output_sum_30_V_5, void %branch58, i21 %output_sum_30_V_5, void %branch57, i21 %output_sum_30_V_5, void %branch56, i21 %output_sum_30_V_5, void %branch55, i21 %output_sum_30_V_5, void %branch54, i21 %output_sum_30_V_5, void %branch53, i21 %output_sum_30_V_5, void %branch52, i21 %output_sum_30_V_5, void %branch51, i21 %output_sum_30_V_5, void %branch50, i21 %output_sum_30_V_5, void %branch49, i21 %output_sum_30_V_5, void %branch48, i21 %output_sum_30_V_5, void %branch47, i21 %output_sum_30_V_5, void %branch46, i21 %output_sum_30_V_5, void %branch45, i21 %output_sum_30_V_5, void %branch44, i21 %output_sum_30_V_5, void %branch43, i21 %output_sum_30_V_5, void %branch42, i21 %output_sum_30_V_5, void %branch41, i21 %output_sum_30_V_5, void %branch40, i21 %output_sum_30_V_5, void %branch39, i21 %output_sum_30_V_5, void %branch38, i21 %output_sum_30_V_5, void %branch37, i21 %output_sum_30_V_5, void %branch36, i21 %output_sum_30_V_5, void %branch35, i21 %output_sum_30_V_5, void %branch34, i21 %output_sum_30_V_5, void %branch33, i21 %output_sum_30_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3275 'phi' 'output_sum_30_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3276 [1/1] (0.00ns)   --->   "%output_sum_29_V_7 = phi i21 %output_sum_29_V_5, void %.split5, i21 %output_sum_29_V_5, void %branch63, i21 %output_sum_29_V_5, void %branch62, i21 0, void %branch61, i21 %output_sum_29_V_5, void %branch60, i21 %output_sum_29_V_5, void %branch59, i21 %output_sum_29_V_5, void %branch58, i21 %output_sum_29_V_5, void %branch57, i21 %output_sum_29_V_5, void %branch56, i21 %output_sum_29_V_5, void %branch55, i21 %output_sum_29_V_5, void %branch54, i21 %output_sum_29_V_5, void %branch53, i21 %output_sum_29_V_5, void %branch52, i21 %output_sum_29_V_5, void %branch51, i21 %output_sum_29_V_5, void %branch50, i21 %output_sum_29_V_5, void %branch49, i21 %output_sum_29_V_5, void %branch48, i21 %output_sum_29_V_5, void %branch47, i21 %output_sum_29_V_5, void %branch46, i21 %output_sum_29_V_5, void %branch45, i21 %output_sum_29_V_5, void %branch44, i21 %output_sum_29_V_5, void %branch43, i21 %output_sum_29_V_5, void %branch42, i21 %output_sum_29_V_5, void %branch41, i21 %output_sum_29_V_5, void %branch40, i21 %output_sum_29_V_5, void %branch39, i21 %output_sum_29_V_5, void %branch38, i21 %output_sum_29_V_5, void %branch37, i21 %output_sum_29_V_5, void %branch36, i21 %output_sum_29_V_5, void %branch35, i21 %output_sum_29_V_5, void %branch34, i21 %output_sum_29_V_5, void %branch33, i21 %output_sum_29_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3276 'phi' 'output_sum_29_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3277 [1/1] (0.00ns)   --->   "%output_sum_28_V_7 = phi i21 %output_sum_28_V_5, void %.split5, i21 %output_sum_28_V_5, void %branch63, i21 %output_sum_28_V_5, void %branch62, i21 %output_sum_28_V_5, void %branch61, i21 0, void %branch60, i21 %output_sum_28_V_5, void %branch59, i21 %output_sum_28_V_5, void %branch58, i21 %output_sum_28_V_5, void %branch57, i21 %output_sum_28_V_5, void %branch56, i21 %output_sum_28_V_5, void %branch55, i21 %output_sum_28_V_5, void %branch54, i21 %output_sum_28_V_5, void %branch53, i21 %output_sum_28_V_5, void %branch52, i21 %output_sum_28_V_5, void %branch51, i21 %output_sum_28_V_5, void %branch50, i21 %output_sum_28_V_5, void %branch49, i21 %output_sum_28_V_5, void %branch48, i21 %output_sum_28_V_5, void %branch47, i21 %output_sum_28_V_5, void %branch46, i21 %output_sum_28_V_5, void %branch45, i21 %output_sum_28_V_5, void %branch44, i21 %output_sum_28_V_5, void %branch43, i21 %output_sum_28_V_5, void %branch42, i21 %output_sum_28_V_5, void %branch41, i21 %output_sum_28_V_5, void %branch40, i21 %output_sum_28_V_5, void %branch39, i21 %output_sum_28_V_5, void %branch38, i21 %output_sum_28_V_5, void %branch37, i21 %output_sum_28_V_5, void %branch36, i21 %output_sum_28_V_5, void %branch35, i21 %output_sum_28_V_5, void %branch34, i21 %output_sum_28_V_5, void %branch33, i21 %output_sum_28_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3277 'phi' 'output_sum_28_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3278 [1/1] (0.00ns)   --->   "%output_sum_27_V_7 = phi i21 %output_sum_27_V_5, void %.split5, i21 %output_sum_27_V_5, void %branch63, i21 %output_sum_27_V_5, void %branch62, i21 %output_sum_27_V_5, void %branch61, i21 %output_sum_27_V_5, void %branch60, i21 0, void %branch59, i21 %output_sum_27_V_5, void %branch58, i21 %output_sum_27_V_5, void %branch57, i21 %output_sum_27_V_5, void %branch56, i21 %output_sum_27_V_5, void %branch55, i21 %output_sum_27_V_5, void %branch54, i21 %output_sum_27_V_5, void %branch53, i21 %output_sum_27_V_5, void %branch52, i21 %output_sum_27_V_5, void %branch51, i21 %output_sum_27_V_5, void %branch50, i21 %output_sum_27_V_5, void %branch49, i21 %output_sum_27_V_5, void %branch48, i21 %output_sum_27_V_5, void %branch47, i21 %output_sum_27_V_5, void %branch46, i21 %output_sum_27_V_5, void %branch45, i21 %output_sum_27_V_5, void %branch44, i21 %output_sum_27_V_5, void %branch43, i21 %output_sum_27_V_5, void %branch42, i21 %output_sum_27_V_5, void %branch41, i21 %output_sum_27_V_5, void %branch40, i21 %output_sum_27_V_5, void %branch39, i21 %output_sum_27_V_5, void %branch38, i21 %output_sum_27_V_5, void %branch37, i21 %output_sum_27_V_5, void %branch36, i21 %output_sum_27_V_5, void %branch35, i21 %output_sum_27_V_5, void %branch34, i21 %output_sum_27_V_5, void %branch33, i21 %output_sum_27_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3278 'phi' 'output_sum_27_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3279 [1/1] (0.00ns)   --->   "%output_sum_26_V_7 = phi i21 %output_sum_26_V_5, void %.split5, i21 %output_sum_26_V_5, void %branch63, i21 %output_sum_26_V_5, void %branch62, i21 %output_sum_26_V_5, void %branch61, i21 %output_sum_26_V_5, void %branch60, i21 %output_sum_26_V_5, void %branch59, i21 0, void %branch58, i21 %output_sum_26_V_5, void %branch57, i21 %output_sum_26_V_5, void %branch56, i21 %output_sum_26_V_5, void %branch55, i21 %output_sum_26_V_5, void %branch54, i21 %output_sum_26_V_5, void %branch53, i21 %output_sum_26_V_5, void %branch52, i21 %output_sum_26_V_5, void %branch51, i21 %output_sum_26_V_5, void %branch50, i21 %output_sum_26_V_5, void %branch49, i21 %output_sum_26_V_5, void %branch48, i21 %output_sum_26_V_5, void %branch47, i21 %output_sum_26_V_5, void %branch46, i21 %output_sum_26_V_5, void %branch45, i21 %output_sum_26_V_5, void %branch44, i21 %output_sum_26_V_5, void %branch43, i21 %output_sum_26_V_5, void %branch42, i21 %output_sum_26_V_5, void %branch41, i21 %output_sum_26_V_5, void %branch40, i21 %output_sum_26_V_5, void %branch39, i21 %output_sum_26_V_5, void %branch38, i21 %output_sum_26_V_5, void %branch37, i21 %output_sum_26_V_5, void %branch36, i21 %output_sum_26_V_5, void %branch35, i21 %output_sum_26_V_5, void %branch34, i21 %output_sum_26_V_5, void %branch33, i21 %output_sum_26_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3279 'phi' 'output_sum_26_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3280 [1/1] (0.00ns)   --->   "%output_sum_25_V_7 = phi i21 %output_sum_25_V_5, void %.split5, i21 %output_sum_25_V_5, void %branch63, i21 %output_sum_25_V_5, void %branch62, i21 %output_sum_25_V_5, void %branch61, i21 %output_sum_25_V_5, void %branch60, i21 %output_sum_25_V_5, void %branch59, i21 %output_sum_25_V_5, void %branch58, i21 0, void %branch57, i21 %output_sum_25_V_5, void %branch56, i21 %output_sum_25_V_5, void %branch55, i21 %output_sum_25_V_5, void %branch54, i21 %output_sum_25_V_5, void %branch53, i21 %output_sum_25_V_5, void %branch52, i21 %output_sum_25_V_5, void %branch51, i21 %output_sum_25_V_5, void %branch50, i21 %output_sum_25_V_5, void %branch49, i21 %output_sum_25_V_5, void %branch48, i21 %output_sum_25_V_5, void %branch47, i21 %output_sum_25_V_5, void %branch46, i21 %output_sum_25_V_5, void %branch45, i21 %output_sum_25_V_5, void %branch44, i21 %output_sum_25_V_5, void %branch43, i21 %output_sum_25_V_5, void %branch42, i21 %output_sum_25_V_5, void %branch41, i21 %output_sum_25_V_5, void %branch40, i21 %output_sum_25_V_5, void %branch39, i21 %output_sum_25_V_5, void %branch38, i21 %output_sum_25_V_5, void %branch37, i21 %output_sum_25_V_5, void %branch36, i21 %output_sum_25_V_5, void %branch35, i21 %output_sum_25_V_5, void %branch34, i21 %output_sum_25_V_5, void %branch33, i21 %output_sum_25_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3280 'phi' 'output_sum_25_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3281 [1/1] (0.00ns)   --->   "%output_sum_24_V_7 = phi i21 %output_sum_24_V_5, void %.split5, i21 %output_sum_24_V_5, void %branch63, i21 %output_sum_24_V_5, void %branch62, i21 %output_sum_24_V_5, void %branch61, i21 %output_sum_24_V_5, void %branch60, i21 %output_sum_24_V_5, void %branch59, i21 %output_sum_24_V_5, void %branch58, i21 %output_sum_24_V_5, void %branch57, i21 0, void %branch56, i21 %output_sum_24_V_5, void %branch55, i21 %output_sum_24_V_5, void %branch54, i21 %output_sum_24_V_5, void %branch53, i21 %output_sum_24_V_5, void %branch52, i21 %output_sum_24_V_5, void %branch51, i21 %output_sum_24_V_5, void %branch50, i21 %output_sum_24_V_5, void %branch49, i21 %output_sum_24_V_5, void %branch48, i21 %output_sum_24_V_5, void %branch47, i21 %output_sum_24_V_5, void %branch46, i21 %output_sum_24_V_5, void %branch45, i21 %output_sum_24_V_5, void %branch44, i21 %output_sum_24_V_5, void %branch43, i21 %output_sum_24_V_5, void %branch42, i21 %output_sum_24_V_5, void %branch41, i21 %output_sum_24_V_5, void %branch40, i21 %output_sum_24_V_5, void %branch39, i21 %output_sum_24_V_5, void %branch38, i21 %output_sum_24_V_5, void %branch37, i21 %output_sum_24_V_5, void %branch36, i21 %output_sum_24_V_5, void %branch35, i21 %output_sum_24_V_5, void %branch34, i21 %output_sum_24_V_5, void %branch33, i21 %output_sum_24_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3281 'phi' 'output_sum_24_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3282 [1/1] (0.00ns)   --->   "%output_sum_23_V_7 = phi i21 %output_sum_23_V_5, void %.split5, i21 %output_sum_23_V_5, void %branch63, i21 %output_sum_23_V_5, void %branch62, i21 %output_sum_23_V_5, void %branch61, i21 %output_sum_23_V_5, void %branch60, i21 %output_sum_23_V_5, void %branch59, i21 %output_sum_23_V_5, void %branch58, i21 %output_sum_23_V_5, void %branch57, i21 %output_sum_23_V_5, void %branch56, i21 0, void %branch55, i21 %output_sum_23_V_5, void %branch54, i21 %output_sum_23_V_5, void %branch53, i21 %output_sum_23_V_5, void %branch52, i21 %output_sum_23_V_5, void %branch51, i21 %output_sum_23_V_5, void %branch50, i21 %output_sum_23_V_5, void %branch49, i21 %output_sum_23_V_5, void %branch48, i21 %output_sum_23_V_5, void %branch47, i21 %output_sum_23_V_5, void %branch46, i21 %output_sum_23_V_5, void %branch45, i21 %output_sum_23_V_5, void %branch44, i21 %output_sum_23_V_5, void %branch43, i21 %output_sum_23_V_5, void %branch42, i21 %output_sum_23_V_5, void %branch41, i21 %output_sum_23_V_5, void %branch40, i21 %output_sum_23_V_5, void %branch39, i21 %output_sum_23_V_5, void %branch38, i21 %output_sum_23_V_5, void %branch37, i21 %output_sum_23_V_5, void %branch36, i21 %output_sum_23_V_5, void %branch35, i21 %output_sum_23_V_5, void %branch34, i21 %output_sum_23_V_5, void %branch33, i21 %output_sum_23_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3282 'phi' 'output_sum_23_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3283 [1/1] (0.00ns)   --->   "%output_sum_22_V_7 = phi i21 %output_sum_22_V_5, void %.split5, i21 %output_sum_22_V_5, void %branch63, i21 %output_sum_22_V_5, void %branch62, i21 %output_sum_22_V_5, void %branch61, i21 %output_sum_22_V_5, void %branch60, i21 %output_sum_22_V_5, void %branch59, i21 %output_sum_22_V_5, void %branch58, i21 %output_sum_22_V_5, void %branch57, i21 %output_sum_22_V_5, void %branch56, i21 %output_sum_22_V_5, void %branch55, i21 0, void %branch54, i21 %output_sum_22_V_5, void %branch53, i21 %output_sum_22_V_5, void %branch52, i21 %output_sum_22_V_5, void %branch51, i21 %output_sum_22_V_5, void %branch50, i21 %output_sum_22_V_5, void %branch49, i21 %output_sum_22_V_5, void %branch48, i21 %output_sum_22_V_5, void %branch47, i21 %output_sum_22_V_5, void %branch46, i21 %output_sum_22_V_5, void %branch45, i21 %output_sum_22_V_5, void %branch44, i21 %output_sum_22_V_5, void %branch43, i21 %output_sum_22_V_5, void %branch42, i21 %output_sum_22_V_5, void %branch41, i21 %output_sum_22_V_5, void %branch40, i21 %output_sum_22_V_5, void %branch39, i21 %output_sum_22_V_5, void %branch38, i21 %output_sum_22_V_5, void %branch37, i21 %output_sum_22_V_5, void %branch36, i21 %output_sum_22_V_5, void %branch35, i21 %output_sum_22_V_5, void %branch34, i21 %output_sum_22_V_5, void %branch33, i21 %output_sum_22_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3283 'phi' 'output_sum_22_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3284 [1/1] (0.00ns)   --->   "%output_sum_21_V_7 = phi i21 %output_sum_21_V_5, void %.split5, i21 %output_sum_21_V_5, void %branch63, i21 %output_sum_21_V_5, void %branch62, i21 %output_sum_21_V_5, void %branch61, i21 %output_sum_21_V_5, void %branch60, i21 %output_sum_21_V_5, void %branch59, i21 %output_sum_21_V_5, void %branch58, i21 %output_sum_21_V_5, void %branch57, i21 %output_sum_21_V_5, void %branch56, i21 %output_sum_21_V_5, void %branch55, i21 %output_sum_21_V_5, void %branch54, i21 0, void %branch53, i21 %output_sum_21_V_5, void %branch52, i21 %output_sum_21_V_5, void %branch51, i21 %output_sum_21_V_5, void %branch50, i21 %output_sum_21_V_5, void %branch49, i21 %output_sum_21_V_5, void %branch48, i21 %output_sum_21_V_5, void %branch47, i21 %output_sum_21_V_5, void %branch46, i21 %output_sum_21_V_5, void %branch45, i21 %output_sum_21_V_5, void %branch44, i21 %output_sum_21_V_5, void %branch43, i21 %output_sum_21_V_5, void %branch42, i21 %output_sum_21_V_5, void %branch41, i21 %output_sum_21_V_5, void %branch40, i21 %output_sum_21_V_5, void %branch39, i21 %output_sum_21_V_5, void %branch38, i21 %output_sum_21_V_5, void %branch37, i21 %output_sum_21_V_5, void %branch36, i21 %output_sum_21_V_5, void %branch35, i21 %output_sum_21_V_5, void %branch34, i21 %output_sum_21_V_5, void %branch33, i21 %output_sum_21_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3284 'phi' 'output_sum_21_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3285 [1/1] (0.00ns)   --->   "%output_sum_20_V_7 = phi i21 %output_sum_20_V_5, void %.split5, i21 %output_sum_20_V_5, void %branch63, i21 %output_sum_20_V_5, void %branch62, i21 %output_sum_20_V_5, void %branch61, i21 %output_sum_20_V_5, void %branch60, i21 %output_sum_20_V_5, void %branch59, i21 %output_sum_20_V_5, void %branch58, i21 %output_sum_20_V_5, void %branch57, i21 %output_sum_20_V_5, void %branch56, i21 %output_sum_20_V_5, void %branch55, i21 %output_sum_20_V_5, void %branch54, i21 %output_sum_20_V_5, void %branch53, i21 0, void %branch52, i21 %output_sum_20_V_5, void %branch51, i21 %output_sum_20_V_5, void %branch50, i21 %output_sum_20_V_5, void %branch49, i21 %output_sum_20_V_5, void %branch48, i21 %output_sum_20_V_5, void %branch47, i21 %output_sum_20_V_5, void %branch46, i21 %output_sum_20_V_5, void %branch45, i21 %output_sum_20_V_5, void %branch44, i21 %output_sum_20_V_5, void %branch43, i21 %output_sum_20_V_5, void %branch42, i21 %output_sum_20_V_5, void %branch41, i21 %output_sum_20_V_5, void %branch40, i21 %output_sum_20_V_5, void %branch39, i21 %output_sum_20_V_5, void %branch38, i21 %output_sum_20_V_5, void %branch37, i21 %output_sum_20_V_5, void %branch36, i21 %output_sum_20_V_5, void %branch35, i21 %output_sum_20_V_5, void %branch34, i21 %output_sum_20_V_5, void %branch33, i21 %output_sum_20_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3285 'phi' 'output_sum_20_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3286 [1/1] (0.00ns)   --->   "%output_sum_19_V_7 = phi i21 %output_sum_19_V_5, void %.split5, i21 %output_sum_19_V_5, void %branch63, i21 %output_sum_19_V_5, void %branch62, i21 %output_sum_19_V_5, void %branch61, i21 %output_sum_19_V_5, void %branch60, i21 %output_sum_19_V_5, void %branch59, i21 %output_sum_19_V_5, void %branch58, i21 %output_sum_19_V_5, void %branch57, i21 %output_sum_19_V_5, void %branch56, i21 %output_sum_19_V_5, void %branch55, i21 %output_sum_19_V_5, void %branch54, i21 %output_sum_19_V_5, void %branch53, i21 %output_sum_19_V_5, void %branch52, i21 0, void %branch51, i21 %output_sum_19_V_5, void %branch50, i21 %output_sum_19_V_5, void %branch49, i21 %output_sum_19_V_5, void %branch48, i21 %output_sum_19_V_5, void %branch47, i21 %output_sum_19_V_5, void %branch46, i21 %output_sum_19_V_5, void %branch45, i21 %output_sum_19_V_5, void %branch44, i21 %output_sum_19_V_5, void %branch43, i21 %output_sum_19_V_5, void %branch42, i21 %output_sum_19_V_5, void %branch41, i21 %output_sum_19_V_5, void %branch40, i21 %output_sum_19_V_5, void %branch39, i21 %output_sum_19_V_5, void %branch38, i21 %output_sum_19_V_5, void %branch37, i21 %output_sum_19_V_5, void %branch36, i21 %output_sum_19_V_5, void %branch35, i21 %output_sum_19_V_5, void %branch34, i21 %output_sum_19_V_5, void %branch33, i21 %output_sum_19_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3286 'phi' 'output_sum_19_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3287 [1/1] (0.00ns)   --->   "%output_sum_18_V_7 = phi i21 %output_sum_18_V_5, void %.split5, i21 %output_sum_18_V_5, void %branch63, i21 %output_sum_18_V_5, void %branch62, i21 %output_sum_18_V_5, void %branch61, i21 %output_sum_18_V_5, void %branch60, i21 %output_sum_18_V_5, void %branch59, i21 %output_sum_18_V_5, void %branch58, i21 %output_sum_18_V_5, void %branch57, i21 %output_sum_18_V_5, void %branch56, i21 %output_sum_18_V_5, void %branch55, i21 %output_sum_18_V_5, void %branch54, i21 %output_sum_18_V_5, void %branch53, i21 %output_sum_18_V_5, void %branch52, i21 %output_sum_18_V_5, void %branch51, i21 0, void %branch50, i21 %output_sum_18_V_5, void %branch49, i21 %output_sum_18_V_5, void %branch48, i21 %output_sum_18_V_5, void %branch47, i21 %output_sum_18_V_5, void %branch46, i21 %output_sum_18_V_5, void %branch45, i21 %output_sum_18_V_5, void %branch44, i21 %output_sum_18_V_5, void %branch43, i21 %output_sum_18_V_5, void %branch42, i21 %output_sum_18_V_5, void %branch41, i21 %output_sum_18_V_5, void %branch40, i21 %output_sum_18_V_5, void %branch39, i21 %output_sum_18_V_5, void %branch38, i21 %output_sum_18_V_5, void %branch37, i21 %output_sum_18_V_5, void %branch36, i21 %output_sum_18_V_5, void %branch35, i21 %output_sum_18_V_5, void %branch34, i21 %output_sum_18_V_5, void %branch33, i21 %output_sum_18_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3287 'phi' 'output_sum_18_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3288 [1/1] (0.00ns)   --->   "%output_sum_17_V_7 = phi i21 %output_sum_17_V_5, void %.split5, i21 %output_sum_17_V_5, void %branch63, i21 %output_sum_17_V_5, void %branch62, i21 %output_sum_17_V_5, void %branch61, i21 %output_sum_17_V_5, void %branch60, i21 %output_sum_17_V_5, void %branch59, i21 %output_sum_17_V_5, void %branch58, i21 %output_sum_17_V_5, void %branch57, i21 %output_sum_17_V_5, void %branch56, i21 %output_sum_17_V_5, void %branch55, i21 %output_sum_17_V_5, void %branch54, i21 %output_sum_17_V_5, void %branch53, i21 %output_sum_17_V_5, void %branch52, i21 %output_sum_17_V_5, void %branch51, i21 %output_sum_17_V_5, void %branch50, i21 0, void %branch49, i21 %output_sum_17_V_5, void %branch48, i21 %output_sum_17_V_5, void %branch47, i21 %output_sum_17_V_5, void %branch46, i21 %output_sum_17_V_5, void %branch45, i21 %output_sum_17_V_5, void %branch44, i21 %output_sum_17_V_5, void %branch43, i21 %output_sum_17_V_5, void %branch42, i21 %output_sum_17_V_5, void %branch41, i21 %output_sum_17_V_5, void %branch40, i21 %output_sum_17_V_5, void %branch39, i21 %output_sum_17_V_5, void %branch38, i21 %output_sum_17_V_5, void %branch37, i21 %output_sum_17_V_5, void %branch36, i21 %output_sum_17_V_5, void %branch35, i21 %output_sum_17_V_5, void %branch34, i21 %output_sum_17_V_5, void %branch33, i21 %output_sum_17_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3288 'phi' 'output_sum_17_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3289 [1/1] (0.00ns)   --->   "%output_sum_16_V_7 = phi i21 %output_sum_16_V_5, void %.split5, i21 %output_sum_16_V_5, void %branch63, i21 %output_sum_16_V_5, void %branch62, i21 %output_sum_16_V_5, void %branch61, i21 %output_sum_16_V_5, void %branch60, i21 %output_sum_16_V_5, void %branch59, i21 %output_sum_16_V_5, void %branch58, i21 %output_sum_16_V_5, void %branch57, i21 %output_sum_16_V_5, void %branch56, i21 %output_sum_16_V_5, void %branch55, i21 %output_sum_16_V_5, void %branch54, i21 %output_sum_16_V_5, void %branch53, i21 %output_sum_16_V_5, void %branch52, i21 %output_sum_16_V_5, void %branch51, i21 %output_sum_16_V_5, void %branch50, i21 %output_sum_16_V_5, void %branch49, i21 0, void %branch48, i21 %output_sum_16_V_5, void %branch47, i21 %output_sum_16_V_5, void %branch46, i21 %output_sum_16_V_5, void %branch45, i21 %output_sum_16_V_5, void %branch44, i21 %output_sum_16_V_5, void %branch43, i21 %output_sum_16_V_5, void %branch42, i21 %output_sum_16_V_5, void %branch41, i21 %output_sum_16_V_5, void %branch40, i21 %output_sum_16_V_5, void %branch39, i21 %output_sum_16_V_5, void %branch38, i21 %output_sum_16_V_5, void %branch37, i21 %output_sum_16_V_5, void %branch36, i21 %output_sum_16_V_5, void %branch35, i21 %output_sum_16_V_5, void %branch34, i21 %output_sum_16_V_5, void %branch33, i21 %output_sum_16_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3289 'phi' 'output_sum_16_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3290 [1/1] (0.00ns)   --->   "%output_sum_15_V_7 = phi i21 %output_sum_15_V_5, void %.split5, i21 %output_sum_15_V_5, void %branch63, i21 %output_sum_15_V_5, void %branch62, i21 %output_sum_15_V_5, void %branch61, i21 %output_sum_15_V_5, void %branch60, i21 %output_sum_15_V_5, void %branch59, i21 %output_sum_15_V_5, void %branch58, i21 %output_sum_15_V_5, void %branch57, i21 %output_sum_15_V_5, void %branch56, i21 %output_sum_15_V_5, void %branch55, i21 %output_sum_15_V_5, void %branch54, i21 %output_sum_15_V_5, void %branch53, i21 %output_sum_15_V_5, void %branch52, i21 %output_sum_15_V_5, void %branch51, i21 %output_sum_15_V_5, void %branch50, i21 %output_sum_15_V_5, void %branch49, i21 %output_sum_15_V_5, void %branch48, i21 0, void %branch47, i21 %output_sum_15_V_5, void %branch46, i21 %output_sum_15_V_5, void %branch45, i21 %output_sum_15_V_5, void %branch44, i21 %output_sum_15_V_5, void %branch43, i21 %output_sum_15_V_5, void %branch42, i21 %output_sum_15_V_5, void %branch41, i21 %output_sum_15_V_5, void %branch40, i21 %output_sum_15_V_5, void %branch39, i21 %output_sum_15_V_5, void %branch38, i21 %output_sum_15_V_5, void %branch37, i21 %output_sum_15_V_5, void %branch36, i21 %output_sum_15_V_5, void %branch35, i21 %output_sum_15_V_5, void %branch34, i21 %output_sum_15_V_5, void %branch33, i21 %output_sum_15_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3290 'phi' 'output_sum_15_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3291 [1/1] (0.00ns)   --->   "%output_sum_14_V_7 = phi i21 %output_sum_14_V_5, void %.split5, i21 %output_sum_14_V_5, void %branch63, i21 %output_sum_14_V_5, void %branch62, i21 %output_sum_14_V_5, void %branch61, i21 %output_sum_14_V_5, void %branch60, i21 %output_sum_14_V_5, void %branch59, i21 %output_sum_14_V_5, void %branch58, i21 %output_sum_14_V_5, void %branch57, i21 %output_sum_14_V_5, void %branch56, i21 %output_sum_14_V_5, void %branch55, i21 %output_sum_14_V_5, void %branch54, i21 %output_sum_14_V_5, void %branch53, i21 %output_sum_14_V_5, void %branch52, i21 %output_sum_14_V_5, void %branch51, i21 %output_sum_14_V_5, void %branch50, i21 %output_sum_14_V_5, void %branch49, i21 %output_sum_14_V_5, void %branch48, i21 %output_sum_14_V_5, void %branch47, i21 0, void %branch46, i21 %output_sum_14_V_5, void %branch45, i21 %output_sum_14_V_5, void %branch44, i21 %output_sum_14_V_5, void %branch43, i21 %output_sum_14_V_5, void %branch42, i21 %output_sum_14_V_5, void %branch41, i21 %output_sum_14_V_5, void %branch40, i21 %output_sum_14_V_5, void %branch39, i21 %output_sum_14_V_5, void %branch38, i21 %output_sum_14_V_5, void %branch37, i21 %output_sum_14_V_5, void %branch36, i21 %output_sum_14_V_5, void %branch35, i21 %output_sum_14_V_5, void %branch34, i21 %output_sum_14_V_5, void %branch33, i21 %output_sum_14_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3291 'phi' 'output_sum_14_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3292 [1/1] (0.00ns)   --->   "%output_sum_13_V_7 = phi i21 %output_sum_13_V_5, void %.split5, i21 %output_sum_13_V_5, void %branch63, i21 %output_sum_13_V_5, void %branch62, i21 %output_sum_13_V_5, void %branch61, i21 %output_sum_13_V_5, void %branch60, i21 %output_sum_13_V_5, void %branch59, i21 %output_sum_13_V_5, void %branch58, i21 %output_sum_13_V_5, void %branch57, i21 %output_sum_13_V_5, void %branch56, i21 %output_sum_13_V_5, void %branch55, i21 %output_sum_13_V_5, void %branch54, i21 %output_sum_13_V_5, void %branch53, i21 %output_sum_13_V_5, void %branch52, i21 %output_sum_13_V_5, void %branch51, i21 %output_sum_13_V_5, void %branch50, i21 %output_sum_13_V_5, void %branch49, i21 %output_sum_13_V_5, void %branch48, i21 %output_sum_13_V_5, void %branch47, i21 %output_sum_13_V_5, void %branch46, i21 0, void %branch45, i21 %output_sum_13_V_5, void %branch44, i21 %output_sum_13_V_5, void %branch43, i21 %output_sum_13_V_5, void %branch42, i21 %output_sum_13_V_5, void %branch41, i21 %output_sum_13_V_5, void %branch40, i21 %output_sum_13_V_5, void %branch39, i21 %output_sum_13_V_5, void %branch38, i21 %output_sum_13_V_5, void %branch37, i21 %output_sum_13_V_5, void %branch36, i21 %output_sum_13_V_5, void %branch35, i21 %output_sum_13_V_5, void %branch34, i21 %output_sum_13_V_5, void %branch33, i21 %output_sum_13_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3292 'phi' 'output_sum_13_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3293 [1/1] (0.00ns)   --->   "%output_sum_12_V_7 = phi i21 %output_sum_12_V_5, void %.split5, i21 %output_sum_12_V_5, void %branch63, i21 %output_sum_12_V_5, void %branch62, i21 %output_sum_12_V_5, void %branch61, i21 %output_sum_12_V_5, void %branch60, i21 %output_sum_12_V_5, void %branch59, i21 %output_sum_12_V_5, void %branch58, i21 %output_sum_12_V_5, void %branch57, i21 %output_sum_12_V_5, void %branch56, i21 %output_sum_12_V_5, void %branch55, i21 %output_sum_12_V_5, void %branch54, i21 %output_sum_12_V_5, void %branch53, i21 %output_sum_12_V_5, void %branch52, i21 %output_sum_12_V_5, void %branch51, i21 %output_sum_12_V_5, void %branch50, i21 %output_sum_12_V_5, void %branch49, i21 %output_sum_12_V_5, void %branch48, i21 %output_sum_12_V_5, void %branch47, i21 %output_sum_12_V_5, void %branch46, i21 %output_sum_12_V_5, void %branch45, i21 0, void %branch44, i21 %output_sum_12_V_5, void %branch43, i21 %output_sum_12_V_5, void %branch42, i21 %output_sum_12_V_5, void %branch41, i21 %output_sum_12_V_5, void %branch40, i21 %output_sum_12_V_5, void %branch39, i21 %output_sum_12_V_5, void %branch38, i21 %output_sum_12_V_5, void %branch37, i21 %output_sum_12_V_5, void %branch36, i21 %output_sum_12_V_5, void %branch35, i21 %output_sum_12_V_5, void %branch34, i21 %output_sum_12_V_5, void %branch33, i21 %output_sum_12_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3293 'phi' 'output_sum_12_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3294 [1/1] (0.00ns)   --->   "%output_sum_11_V_7 = phi i21 %output_sum_11_V_5, void %.split5, i21 %output_sum_11_V_5, void %branch63, i21 %output_sum_11_V_5, void %branch62, i21 %output_sum_11_V_5, void %branch61, i21 %output_sum_11_V_5, void %branch60, i21 %output_sum_11_V_5, void %branch59, i21 %output_sum_11_V_5, void %branch58, i21 %output_sum_11_V_5, void %branch57, i21 %output_sum_11_V_5, void %branch56, i21 %output_sum_11_V_5, void %branch55, i21 %output_sum_11_V_5, void %branch54, i21 %output_sum_11_V_5, void %branch53, i21 %output_sum_11_V_5, void %branch52, i21 %output_sum_11_V_5, void %branch51, i21 %output_sum_11_V_5, void %branch50, i21 %output_sum_11_V_5, void %branch49, i21 %output_sum_11_V_5, void %branch48, i21 %output_sum_11_V_5, void %branch47, i21 %output_sum_11_V_5, void %branch46, i21 %output_sum_11_V_5, void %branch45, i21 %output_sum_11_V_5, void %branch44, i21 0, void %branch43, i21 %output_sum_11_V_5, void %branch42, i21 %output_sum_11_V_5, void %branch41, i21 %output_sum_11_V_5, void %branch40, i21 %output_sum_11_V_5, void %branch39, i21 %output_sum_11_V_5, void %branch38, i21 %output_sum_11_V_5, void %branch37, i21 %output_sum_11_V_5, void %branch36, i21 %output_sum_11_V_5, void %branch35, i21 %output_sum_11_V_5, void %branch34, i21 %output_sum_11_V_5, void %branch33, i21 %output_sum_11_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3294 'phi' 'output_sum_11_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3295 [1/1] (0.00ns)   --->   "%output_sum_10_V_7 = phi i21 %output_sum_10_V_5, void %.split5, i21 %output_sum_10_V_5, void %branch63, i21 %output_sum_10_V_5, void %branch62, i21 %output_sum_10_V_5, void %branch61, i21 %output_sum_10_V_5, void %branch60, i21 %output_sum_10_V_5, void %branch59, i21 %output_sum_10_V_5, void %branch58, i21 %output_sum_10_V_5, void %branch57, i21 %output_sum_10_V_5, void %branch56, i21 %output_sum_10_V_5, void %branch55, i21 %output_sum_10_V_5, void %branch54, i21 %output_sum_10_V_5, void %branch53, i21 %output_sum_10_V_5, void %branch52, i21 %output_sum_10_V_5, void %branch51, i21 %output_sum_10_V_5, void %branch50, i21 %output_sum_10_V_5, void %branch49, i21 %output_sum_10_V_5, void %branch48, i21 %output_sum_10_V_5, void %branch47, i21 %output_sum_10_V_5, void %branch46, i21 %output_sum_10_V_5, void %branch45, i21 %output_sum_10_V_5, void %branch44, i21 %output_sum_10_V_5, void %branch43, i21 0, void %branch42, i21 %output_sum_10_V_5, void %branch41, i21 %output_sum_10_V_5, void %branch40, i21 %output_sum_10_V_5, void %branch39, i21 %output_sum_10_V_5, void %branch38, i21 %output_sum_10_V_5, void %branch37, i21 %output_sum_10_V_5, void %branch36, i21 %output_sum_10_V_5, void %branch35, i21 %output_sum_10_V_5, void %branch34, i21 %output_sum_10_V_5, void %branch33, i21 %output_sum_10_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3295 'phi' 'output_sum_10_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3296 [1/1] (0.00ns)   --->   "%output_sum_9_V_7 = phi i21 %output_sum_9_V_5, void %.split5, i21 %output_sum_9_V_5, void %branch63, i21 %output_sum_9_V_5, void %branch62, i21 %output_sum_9_V_5, void %branch61, i21 %output_sum_9_V_5, void %branch60, i21 %output_sum_9_V_5, void %branch59, i21 %output_sum_9_V_5, void %branch58, i21 %output_sum_9_V_5, void %branch57, i21 %output_sum_9_V_5, void %branch56, i21 %output_sum_9_V_5, void %branch55, i21 %output_sum_9_V_5, void %branch54, i21 %output_sum_9_V_5, void %branch53, i21 %output_sum_9_V_5, void %branch52, i21 %output_sum_9_V_5, void %branch51, i21 %output_sum_9_V_5, void %branch50, i21 %output_sum_9_V_5, void %branch49, i21 %output_sum_9_V_5, void %branch48, i21 %output_sum_9_V_5, void %branch47, i21 %output_sum_9_V_5, void %branch46, i21 %output_sum_9_V_5, void %branch45, i21 %output_sum_9_V_5, void %branch44, i21 %output_sum_9_V_5, void %branch43, i21 %output_sum_9_V_5, void %branch42, i21 0, void %branch41, i21 %output_sum_9_V_5, void %branch40, i21 %output_sum_9_V_5, void %branch39, i21 %output_sum_9_V_5, void %branch38, i21 %output_sum_9_V_5, void %branch37, i21 %output_sum_9_V_5, void %branch36, i21 %output_sum_9_V_5, void %branch35, i21 %output_sum_9_V_5, void %branch34, i21 %output_sum_9_V_5, void %branch33, i21 %output_sum_9_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3296 'phi' 'output_sum_9_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3297 [1/1] (0.00ns)   --->   "%output_sum_8_V_7 = phi i21 %output_sum_8_V_5, void %.split5, i21 %output_sum_8_V_5, void %branch63, i21 %output_sum_8_V_5, void %branch62, i21 %output_sum_8_V_5, void %branch61, i21 %output_sum_8_V_5, void %branch60, i21 %output_sum_8_V_5, void %branch59, i21 %output_sum_8_V_5, void %branch58, i21 %output_sum_8_V_5, void %branch57, i21 %output_sum_8_V_5, void %branch56, i21 %output_sum_8_V_5, void %branch55, i21 %output_sum_8_V_5, void %branch54, i21 %output_sum_8_V_5, void %branch53, i21 %output_sum_8_V_5, void %branch52, i21 %output_sum_8_V_5, void %branch51, i21 %output_sum_8_V_5, void %branch50, i21 %output_sum_8_V_5, void %branch49, i21 %output_sum_8_V_5, void %branch48, i21 %output_sum_8_V_5, void %branch47, i21 %output_sum_8_V_5, void %branch46, i21 %output_sum_8_V_5, void %branch45, i21 %output_sum_8_V_5, void %branch44, i21 %output_sum_8_V_5, void %branch43, i21 %output_sum_8_V_5, void %branch42, i21 %output_sum_8_V_5, void %branch41, i21 0, void %branch40, i21 %output_sum_8_V_5, void %branch39, i21 %output_sum_8_V_5, void %branch38, i21 %output_sum_8_V_5, void %branch37, i21 %output_sum_8_V_5, void %branch36, i21 %output_sum_8_V_5, void %branch35, i21 %output_sum_8_V_5, void %branch34, i21 %output_sum_8_V_5, void %branch33, i21 %output_sum_8_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3297 'phi' 'output_sum_8_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3298 [1/1] (0.00ns)   --->   "%output_sum_7_V_7 = phi i21 %output_sum_7_V_5, void %.split5, i21 %output_sum_7_V_5, void %branch63, i21 %output_sum_7_V_5, void %branch62, i21 %output_sum_7_V_5, void %branch61, i21 %output_sum_7_V_5, void %branch60, i21 %output_sum_7_V_5, void %branch59, i21 %output_sum_7_V_5, void %branch58, i21 %output_sum_7_V_5, void %branch57, i21 %output_sum_7_V_5, void %branch56, i21 %output_sum_7_V_5, void %branch55, i21 %output_sum_7_V_5, void %branch54, i21 %output_sum_7_V_5, void %branch53, i21 %output_sum_7_V_5, void %branch52, i21 %output_sum_7_V_5, void %branch51, i21 %output_sum_7_V_5, void %branch50, i21 %output_sum_7_V_5, void %branch49, i21 %output_sum_7_V_5, void %branch48, i21 %output_sum_7_V_5, void %branch47, i21 %output_sum_7_V_5, void %branch46, i21 %output_sum_7_V_5, void %branch45, i21 %output_sum_7_V_5, void %branch44, i21 %output_sum_7_V_5, void %branch43, i21 %output_sum_7_V_5, void %branch42, i21 %output_sum_7_V_5, void %branch41, i21 %output_sum_7_V_5, void %branch40, i21 0, void %branch39, i21 %output_sum_7_V_5, void %branch38, i21 %output_sum_7_V_5, void %branch37, i21 %output_sum_7_V_5, void %branch36, i21 %output_sum_7_V_5, void %branch35, i21 %output_sum_7_V_5, void %branch34, i21 %output_sum_7_V_5, void %branch33, i21 %output_sum_7_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3298 'phi' 'output_sum_7_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3299 [1/1] (0.00ns)   --->   "%output_sum_6_V_7 = phi i21 %output_sum_6_V_5, void %.split5, i21 %output_sum_6_V_5, void %branch63, i21 %output_sum_6_V_5, void %branch62, i21 %output_sum_6_V_5, void %branch61, i21 %output_sum_6_V_5, void %branch60, i21 %output_sum_6_V_5, void %branch59, i21 %output_sum_6_V_5, void %branch58, i21 %output_sum_6_V_5, void %branch57, i21 %output_sum_6_V_5, void %branch56, i21 %output_sum_6_V_5, void %branch55, i21 %output_sum_6_V_5, void %branch54, i21 %output_sum_6_V_5, void %branch53, i21 %output_sum_6_V_5, void %branch52, i21 %output_sum_6_V_5, void %branch51, i21 %output_sum_6_V_5, void %branch50, i21 %output_sum_6_V_5, void %branch49, i21 %output_sum_6_V_5, void %branch48, i21 %output_sum_6_V_5, void %branch47, i21 %output_sum_6_V_5, void %branch46, i21 %output_sum_6_V_5, void %branch45, i21 %output_sum_6_V_5, void %branch44, i21 %output_sum_6_V_5, void %branch43, i21 %output_sum_6_V_5, void %branch42, i21 %output_sum_6_V_5, void %branch41, i21 %output_sum_6_V_5, void %branch40, i21 %output_sum_6_V_5, void %branch39, i21 0, void %branch38, i21 %output_sum_6_V_5, void %branch37, i21 %output_sum_6_V_5, void %branch36, i21 %output_sum_6_V_5, void %branch35, i21 %output_sum_6_V_5, void %branch34, i21 %output_sum_6_V_5, void %branch33, i21 %output_sum_6_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3299 'phi' 'output_sum_6_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3300 [1/1] (0.00ns)   --->   "%output_sum_5_V_7 = phi i21 %output_sum_5_V_5, void %.split5, i21 %output_sum_5_V_5, void %branch63, i21 %output_sum_5_V_5, void %branch62, i21 %output_sum_5_V_5, void %branch61, i21 %output_sum_5_V_5, void %branch60, i21 %output_sum_5_V_5, void %branch59, i21 %output_sum_5_V_5, void %branch58, i21 %output_sum_5_V_5, void %branch57, i21 %output_sum_5_V_5, void %branch56, i21 %output_sum_5_V_5, void %branch55, i21 %output_sum_5_V_5, void %branch54, i21 %output_sum_5_V_5, void %branch53, i21 %output_sum_5_V_5, void %branch52, i21 %output_sum_5_V_5, void %branch51, i21 %output_sum_5_V_5, void %branch50, i21 %output_sum_5_V_5, void %branch49, i21 %output_sum_5_V_5, void %branch48, i21 %output_sum_5_V_5, void %branch47, i21 %output_sum_5_V_5, void %branch46, i21 %output_sum_5_V_5, void %branch45, i21 %output_sum_5_V_5, void %branch44, i21 %output_sum_5_V_5, void %branch43, i21 %output_sum_5_V_5, void %branch42, i21 %output_sum_5_V_5, void %branch41, i21 %output_sum_5_V_5, void %branch40, i21 %output_sum_5_V_5, void %branch39, i21 %output_sum_5_V_5, void %branch38, i21 0, void %branch37, i21 %output_sum_5_V_5, void %branch36, i21 %output_sum_5_V_5, void %branch35, i21 %output_sum_5_V_5, void %branch34, i21 %output_sum_5_V_5, void %branch33, i21 %output_sum_5_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3300 'phi' 'output_sum_5_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3301 [1/1] (0.00ns)   --->   "%output_sum_4_V_7 = phi i21 %output_sum_4_V_5, void %.split5, i21 %output_sum_4_V_5, void %branch63, i21 %output_sum_4_V_5, void %branch62, i21 %output_sum_4_V_5, void %branch61, i21 %output_sum_4_V_5, void %branch60, i21 %output_sum_4_V_5, void %branch59, i21 %output_sum_4_V_5, void %branch58, i21 %output_sum_4_V_5, void %branch57, i21 %output_sum_4_V_5, void %branch56, i21 %output_sum_4_V_5, void %branch55, i21 %output_sum_4_V_5, void %branch54, i21 %output_sum_4_V_5, void %branch53, i21 %output_sum_4_V_5, void %branch52, i21 %output_sum_4_V_5, void %branch51, i21 %output_sum_4_V_5, void %branch50, i21 %output_sum_4_V_5, void %branch49, i21 %output_sum_4_V_5, void %branch48, i21 %output_sum_4_V_5, void %branch47, i21 %output_sum_4_V_5, void %branch46, i21 %output_sum_4_V_5, void %branch45, i21 %output_sum_4_V_5, void %branch44, i21 %output_sum_4_V_5, void %branch43, i21 %output_sum_4_V_5, void %branch42, i21 %output_sum_4_V_5, void %branch41, i21 %output_sum_4_V_5, void %branch40, i21 %output_sum_4_V_5, void %branch39, i21 %output_sum_4_V_5, void %branch38, i21 %output_sum_4_V_5, void %branch37, i21 0, void %branch36, i21 %output_sum_4_V_5, void %branch35, i21 %output_sum_4_V_5, void %branch34, i21 %output_sum_4_V_5, void %branch33, i21 %output_sum_4_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3301 'phi' 'output_sum_4_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3302 [1/1] (0.00ns)   --->   "%output_sum_3_V_7 = phi i21 %output_sum_3_V_5, void %.split5, i21 %output_sum_3_V_5, void %branch63, i21 %output_sum_3_V_5, void %branch62, i21 %output_sum_3_V_5, void %branch61, i21 %output_sum_3_V_5, void %branch60, i21 %output_sum_3_V_5, void %branch59, i21 %output_sum_3_V_5, void %branch58, i21 %output_sum_3_V_5, void %branch57, i21 %output_sum_3_V_5, void %branch56, i21 %output_sum_3_V_5, void %branch55, i21 %output_sum_3_V_5, void %branch54, i21 %output_sum_3_V_5, void %branch53, i21 %output_sum_3_V_5, void %branch52, i21 %output_sum_3_V_5, void %branch51, i21 %output_sum_3_V_5, void %branch50, i21 %output_sum_3_V_5, void %branch49, i21 %output_sum_3_V_5, void %branch48, i21 %output_sum_3_V_5, void %branch47, i21 %output_sum_3_V_5, void %branch46, i21 %output_sum_3_V_5, void %branch45, i21 %output_sum_3_V_5, void %branch44, i21 %output_sum_3_V_5, void %branch43, i21 %output_sum_3_V_5, void %branch42, i21 %output_sum_3_V_5, void %branch41, i21 %output_sum_3_V_5, void %branch40, i21 %output_sum_3_V_5, void %branch39, i21 %output_sum_3_V_5, void %branch38, i21 %output_sum_3_V_5, void %branch37, i21 %output_sum_3_V_5, void %branch36, i21 0, void %branch35, i21 %output_sum_3_V_5, void %branch34, i21 %output_sum_3_V_5, void %branch33, i21 %output_sum_3_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3302 'phi' 'output_sum_3_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3303 [1/1] (0.00ns)   --->   "%output_sum_2_V_7 = phi i21 %output_sum_2_V_5, void %.split5, i21 %output_sum_2_V_5, void %branch63, i21 %output_sum_2_V_5, void %branch62, i21 %output_sum_2_V_5, void %branch61, i21 %output_sum_2_V_5, void %branch60, i21 %output_sum_2_V_5, void %branch59, i21 %output_sum_2_V_5, void %branch58, i21 %output_sum_2_V_5, void %branch57, i21 %output_sum_2_V_5, void %branch56, i21 %output_sum_2_V_5, void %branch55, i21 %output_sum_2_V_5, void %branch54, i21 %output_sum_2_V_5, void %branch53, i21 %output_sum_2_V_5, void %branch52, i21 %output_sum_2_V_5, void %branch51, i21 %output_sum_2_V_5, void %branch50, i21 %output_sum_2_V_5, void %branch49, i21 %output_sum_2_V_5, void %branch48, i21 %output_sum_2_V_5, void %branch47, i21 %output_sum_2_V_5, void %branch46, i21 %output_sum_2_V_5, void %branch45, i21 %output_sum_2_V_5, void %branch44, i21 %output_sum_2_V_5, void %branch43, i21 %output_sum_2_V_5, void %branch42, i21 %output_sum_2_V_5, void %branch41, i21 %output_sum_2_V_5, void %branch40, i21 %output_sum_2_V_5, void %branch39, i21 %output_sum_2_V_5, void %branch38, i21 %output_sum_2_V_5, void %branch37, i21 %output_sum_2_V_5, void %branch36, i21 %output_sum_2_V_5, void %branch35, i21 0, void %branch34, i21 %output_sum_2_V_5, void %branch33, i21 %output_sum_2_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3303 'phi' 'output_sum_2_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3304 [1/1] (0.00ns)   --->   "%output_sum_1_V_7 = phi i21 %output_sum_1_V_5, void %.split5, i21 %output_sum_1_V_5, void %branch63, i21 %output_sum_1_V_5, void %branch62, i21 %output_sum_1_V_5, void %branch61, i21 %output_sum_1_V_5, void %branch60, i21 %output_sum_1_V_5, void %branch59, i21 %output_sum_1_V_5, void %branch58, i21 %output_sum_1_V_5, void %branch57, i21 %output_sum_1_V_5, void %branch56, i21 %output_sum_1_V_5, void %branch55, i21 %output_sum_1_V_5, void %branch54, i21 %output_sum_1_V_5, void %branch53, i21 %output_sum_1_V_5, void %branch52, i21 %output_sum_1_V_5, void %branch51, i21 %output_sum_1_V_5, void %branch50, i21 %output_sum_1_V_5, void %branch49, i21 %output_sum_1_V_5, void %branch48, i21 %output_sum_1_V_5, void %branch47, i21 %output_sum_1_V_5, void %branch46, i21 %output_sum_1_V_5, void %branch45, i21 %output_sum_1_V_5, void %branch44, i21 %output_sum_1_V_5, void %branch43, i21 %output_sum_1_V_5, void %branch42, i21 %output_sum_1_V_5, void %branch41, i21 %output_sum_1_V_5, void %branch40, i21 %output_sum_1_V_5, void %branch39, i21 %output_sum_1_V_5, void %branch38, i21 %output_sum_1_V_5, void %branch37, i21 %output_sum_1_V_5, void %branch36, i21 %output_sum_1_V_5, void %branch35, i21 %output_sum_1_V_5, void %branch34, i21 0, void %branch33, i21 %output_sum_1_V_5, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3304 'phi' 'output_sum_1_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3305 [1/1] (0.00ns)   --->   "%output_sum_0_V_7 = phi i21 %output_sum_0_V_5, void %.split5, i21 %output_sum_0_V_5, void %branch63, i21 %output_sum_0_V_5, void %branch62, i21 %output_sum_0_V_5, void %branch61, i21 %output_sum_0_V_5, void %branch60, i21 %output_sum_0_V_5, void %branch59, i21 %output_sum_0_V_5, void %branch58, i21 %output_sum_0_V_5, void %branch57, i21 %output_sum_0_V_5, void %branch56, i21 %output_sum_0_V_5, void %branch55, i21 %output_sum_0_V_5, void %branch54, i21 %output_sum_0_V_5, void %branch53, i21 %output_sum_0_V_5, void %branch52, i21 %output_sum_0_V_5, void %branch51, i21 %output_sum_0_V_5, void %branch50, i21 %output_sum_0_V_5, void %branch49, i21 %output_sum_0_V_5, void %branch48, i21 %output_sum_0_V_5, void %branch47, i21 %output_sum_0_V_5, void %branch46, i21 %output_sum_0_V_5, void %branch45, i21 %output_sum_0_V_5, void %branch44, i21 %output_sum_0_V_5, void %branch43, i21 %output_sum_0_V_5, void %branch42, i21 %output_sum_0_V_5, void %branch41, i21 %output_sum_0_V_5, void %branch40, i21 %output_sum_0_V_5, void %branch39, i21 %output_sum_0_V_5, void %branch38, i21 %output_sum_0_V_5, void %branch37, i21 %output_sum_0_V_5, void %branch36, i21 %output_sum_0_V_5, void %branch35, i21 %output_sum_0_V_5, void %branch34, i21 %output_sum_0_V_5, void %branch33, i21 0, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [../src/hls/cnn.cpp:39]   --->   Operation 3305 'phi' 'output_sum_0_V_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3306 [1/1] (0.00ns)   --->   "%p_fca_0_0_0_load = phi i21 %tmp, void %.split5, i21 0, void %branch63, i21 0, void %branch62, i21 0, void %branch61, i21 0, void %branch60, i21 0, void %branch59, i21 0, void %branch58, i21 0, void %branch57, i21 0, void %branch56, i21 0, void %branch55, i21 0, void %branch54, i21 0, void %branch53, i21 0, void %branch52, i21 0, void %branch51, i21 0, void %branch50, i21 0, void %branch49, i21 0, void %branch48, i21 0, void %branch47, i21 0, void %branch46, i21 0, void %branch45, i21 0, void %branch44, i21 0, void %branch43, i21 0, void %branch42, i21 0, void %branch41, i21 0, void %branch40, i21 0, void %branch39, i21 0, void %branch38, i21 0, void %branch37, i21 0, void %branch36, i21 0, void %branch35, i21 0, void %branch34, i21 0, void %branch33, i21 0, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 3306 'phi' 'p_fca_0_0_0_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 3307 [1/1] (1.35ns)   --->   "%store_ln72 = store i21 %p_fca_0_0_0_load, i17 %convolution_output_V_addr" [../src/hls/cnn.cpp:72]   --->   Operation 3307 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_22 : Operation 3308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3308 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 3309 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3309 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.6ns
The critical path consists of the following:
	wire read on port 'in_dim2' [296]  (0 ns)
	'add' operation ('sub4') [299]  (0.878 ns)
	'icmp' operation ('icmp97') [305]  (0.884 ns)
	'select' operation ('select_ln30_4', ../src/hls/cnn.cpp:30) [307]  (0.48 ns)
	'mul' operation ('bound', ../src/hls/cnn.cpp:30) [310]  (1.36 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:30) with incoming values : ('select_ln30_7', ../src/hls/cnn.cpp:30) [314]  (0 ns)
	'add' operation ('sub14', ../src/hls/cnn.cpp:30) [349]  (0.878 ns)
	'select' operation ('select_ln30_6', ../src/hls/cnn.cpp:30) [358]  (0.48 ns)
	'mul' operation ('mul_ln72', ../src/hls/cnn.cpp:72) [361]  (1.82 ns)

 <State 3>: 0.887ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:36) with incoming values : ('add_ln36', ../src/hls/cnn.cpp:36) [405]  (0 ns)
	'add' operation ('add_ln36', ../src/hls/cnn.cpp:36) [406]  (0.887 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('output_sum[0].V', ../src/hls/cnn.cpp:39) on array 'bias' [415]  (0.79 ns)
	multiplexor before 'phi' operation ('output_sum_0_V_32') with incoming values : ('sext_ln39', ../src/hls/cnn.cpp:39) ('output_sum[0].V') [513]  (0.863 ns)
	'phi' operation ('output_sum_0_V_32') with incoming values : ('sext_ln39', ../src/hls/cnn.cpp:39) ('output_sum[0].V') [513]  (0 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'add' operation ('sub18', ../src/hls/cnn.cpp:30) [516]  (0.878 ns)
	'add' operation ('add_ln72', ../src/hls/cnn.cpp:72) [519]  (0.948 ns)

 <State 6>: 2.35ns
The critical path consists of the following:
	'phi' operation ('iv', ../src/hls/cnn.cpp:42) with incoming values : ('add_ln42', ../src/hls/cnn.cpp:42) [577]  (0 ns)
	'add' operation ('add_ln44_1', ../src/hls/cnn.cpp:44) [586]  (1 ns)
	'getelementptr' operation ('max_pooling_output_V_addr', ../src/hls/cnn.cpp:44) [588]  (0 ns)
	'load' operation ('input_val_1.V', ../src/hls/cnn.cpp:44) on array 'max_pooling_output_V' [614]  (1.35 ns)

 <State 7>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', ../src/hls/cnn.cpp:46) [592]  (1 ns)
	'getelementptr' operation ('max_pooling_output_V_addr_2', ../src/hls/cnn.cpp:46) [594]  (0 ns)
	'load' operation ('input_val_3.V', ../src/hls/cnn.cpp:46) on array 'max_pooling_output_V' [616]  (1.35 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln48_1', ../src/hls/cnn.cpp:48) [598]  (1 ns)
	'getelementptr' operation ('max_pooling_output_V_addr_4', ../src/hls/cnn.cpp:48) [600]  (0 ns)
	'load' operation ('input_val_5.V', ../src/hls/cnn.cpp:48) on array 'max_pooling_output_V' [618]  (1.35 ns)

 <State 9>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', ../src/hls/cnn.cpp:50) [604]  (1 ns)
	'getelementptr' operation ('max_pooling_output_V_addr_6', ../src/hls/cnn.cpp:50) [606]  (0 ns)
	'load' operation ('input_val_7.V', ../src/hls/cnn.cpp:50) on array 'max_pooling_output_V' [620]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_val_7.V', ../src/hls/cnn.cpp:50) on array 'max_pooling_output_V' [620]  (1.35 ns)

 <State 11>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[658] ('add_ln1192') [658]  (0.831 ns)
	'add' operation of DSP[664] ('add_ln1192_369') [664]  (0.831 ns)

 <State 12>: 1.88ns
The critical path consists of the following:
	'load' operation ('weights_1_2_0_load') on array 'weights_1_2_0' [677]  (0.79 ns)
	'mul' operation of DSP[681] ('mul_ln1118_333') [679]  (1.09 ns)

 <State 13>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[670] ('add_ln1192_370') [670]  (0.831 ns)
	'add' operation of DSP[675] ('add_ln1192_371') [675]  (0.831 ns)

 <State 14>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[675] ('add_ln1192_371') [675]  (0.831 ns)
	'add' operation of DSP[681] ('add_ln1192_372') [681]  (0.831 ns)

 <State 15>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[681] ('add_ln1192_372') [681]  (0.831 ns)
	'add' operation of DSP[686] ('add_ln1192_373') [686]  (0.831 ns)

 <State 16>: 2.44ns
The critical path consists of the following:
	'load' operation ('input_val_9.V', ../src/hls/cnn.cpp:52) on array 'max_pooling_output_V' [622]  (1.35 ns)
	'mul' operation of DSP[696] ('mul_ln703') [695]  (1.09 ns)

 <State 17>: 1.88ns
The critical path consists of the following:
	'load' operation ('weights_2_2_8_load') on array 'weights_2_2_8' [1116]  (0.79 ns)
	'mul' operation of DSP[1120] ('mul_ln1118_403') [1118]  (1.09 ns)

 <State 18>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[1120] ('mul_ln1118_403') [1118]  (1.09 ns)

 <State 19>: 2.05ns
The critical path consists of the following:
	'add' operation of DSP[696] ('add_ln1192_375') [696]  (0.831 ns)
	'add' operation ('add_ln1192_376') [698]  (1.22 ns)

 <State 20>: 2.05ns
The critical path consists of the following:
	'add' operation of DSP[1120] ('add_ln1192_447') [1120]  (0.831 ns)
	'add' operation ('add_ln1192_448') [1122]  (1.22 ns)

 <State 21>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('output_sum_31_V_5', ../src/hls/cnn.cpp:39) with incoming values : ('sext_ln39', ../src/hls/cnn.cpp:39) ('output_sum[31].V') [2345]  (0.489 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'phi' operation ('output_sum_31_V_5', ../src/hls/cnn.cpp:39) with incoming values : ('sext_ln39', ../src/hls/cnn.cpp:39) ('output_sum[31].V') [2345]  (0 ns)
	'mux' operation ('tmp') [2390]  (0.933 ns)
	multiplexor before 'phi' operation ('p_fca_0_0_0_load') with incoming values : ('tmp') [2490]  (0.489 ns)
	'phi' operation ('p_fca_0_0_0_load') with incoming values : ('tmp') [2490]  (0 ns)
	'store' operation ('store_ln72', ../src/hls/cnn.cpp:72) of variable 'p_fca_0_0_0_load' on array 'convolution_output_V' [2491]  (1.35 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
