--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexys2_top_shell.twx Nexys2_top_shell.ncd -o
Nexys2_top_shell.twr Nexys2_top_shell.pcf -ucf pinout.ucf

Design file:              Nexys2_top_shell.ncd
Physical constraint file: Nexys2_top_shell.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1320 paths analyzed, 157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.910ns.
--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_3 (SLICE_X67Y73.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_10 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_10 to nexys2_sseg_label/sseg_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<10>
                                                       nexys2_sseg_label/count_reg_10
    SLICE_X55Y84.F1      net (fanout=2)        1.127   nexys2_sseg_label/count_reg<10>
    SLICE_X55Y84.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (3.540ns logic, 4.370ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_2 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_2 to nexys2_sseg_label/sseg_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_2
    SLICE_X55Y85.G3      net (fanout=2)        1.266   nexys2_sseg_label/count_reg<2>
    SLICE_X55Y85.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (3.261ns logic, 4.509ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_15 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_15 to nexys2_sseg_label/sseg_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<14>
                                                       nexys2_sseg_label/count_reg_15
    SLICE_X55Y85.F1      net (fanout=2)        0.858   nexys2_sseg_label/count_reg<15>
    SLICE_X55Y85.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.418ns logic, 4.101ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_2 (SLICE_X67Y73.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_10 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_10 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<10>
                                                       nexys2_sseg_label/count_reg_10
    SLICE_X55Y84.F1      net (fanout=2)        1.127   nexys2_sseg_label/count_reg<10>
    SLICE_X55Y84.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (3.540ns logic, 4.370ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_2 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_2 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_2
    SLICE_X55Y85.G3      net (fanout=2)        1.266   nexys2_sseg_label/count_reg<2>
    SLICE_X55Y85.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (3.261ns logic, 4.509ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_15 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_15 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<14>
                                                       nexys2_sseg_label/count_reg_15
    SLICE_X55Y85.F1      net (fanout=2)        0.858   nexys2_sseg_label/count_reg<15>
    SLICE_X55Y85.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X67Y73.SR      net (fanout=4)        1.298   nexys2_sseg_label/sel_next<0>
    SLICE_X67Y73.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.418ns logic, 4.101ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_6 (SLICE_X66Y65.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_10 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_10 to nexys2_sseg_label/sseg_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<10>
                                                       nexys2_sseg_label/count_reg_10
    SLICE_X55Y84.F1      net (fanout=2)        1.127   nexys2_sseg_label/count_reg<10>
    SLICE_X55Y84.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X55Y85.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X66Y65.SR      net (fanout=4)        1.121   nexys2_sseg_label/sel_next<0>
    SLICE_X66Y65.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<6>
                                                       nexys2_sseg_label/sseg_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (3.540ns logic, 4.193ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_2 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_2 to nexys2_sseg_label/sseg_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_2
    SLICE_X55Y85.G3      net (fanout=2)        1.266   nexys2_sseg_label/count_reg<2>
    SLICE_X55Y85.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X66Y65.SR      net (fanout=4)        1.121   nexys2_sseg_label/sel_next<0>
    SLICE_X66Y65.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<6>
                                                       nexys2_sseg_label/sseg_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (3.261ns logic, 4.332ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_15 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_15 to nexys2_sseg_label/sseg_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y86.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<14>
                                                       nexys2_sseg_label/count_reg_15
    SLICE_X55Y85.F1      net (fanout=2)        0.858   nexys2_sseg_label/count_reg<15>
    SLICE_X55Y85.COUT    Topcyf                1.162   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y73.G3      net (fanout=16)       1.945   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y73.Y       Tilo                  0.759   nexys2_sseg_label/sel_reg<0>
                                                       nexys2_sseg_label/state_reg_FSM_Out71
    SLICE_X66Y65.SR      net (fanout=4)        1.121   nexys2_sseg_label/sel_next<0>
    SLICE_X66Y65.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<6>
                                                       nexys2_sseg_label/sseg_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (3.418ns logic, 3.924ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/state_reg_FSM_FFd2 (SLICE_X64Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd1 (FF)
  Destination:          nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd1 to nexys2_sseg_label/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y75.YQ      Tcko                  0.522   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd1
    SLICE_X64Y75.BX      net (fanout=5)        0.454   nexys2_sseg_label/state_reg_FSM_FFd1
    SLICE_X64Y75.CLK     Tckdi       (-Th)    -0.134   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.656ns logic, 0.454ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/state_reg_FSM_FFd1 (SLICE_X64Y75.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Destination:          nexys2_sseg_label/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd2 to nexys2_sseg_label/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y75.XQ      Tcko                  0.474   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X64Y75.BY      net (fanout=5)        0.679   nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X64Y75.CLK     Tckdi       (-Th)    -0.152   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.626ns logic, 0.679ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sel_reg_2 (SLICE_X67Y74.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Destination:          nexys2_sseg_label/sel_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.059 - 0.057)
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd2 to nexys2_sseg_label/sel_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y75.XQ      Tcko                  0.474   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X67Y74.G2      net (fanout=5)        0.465   nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X67Y74.CLK     Tckg        (-Th)    -0.516   nexys2_sseg_label/sel_reg<3>
                                                       nexys2_sseg_label/state_reg_FSM_Out51
                                                       nexys2_sseg_label/sel_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.990ns logic, 0.465ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: nexys2_sseg_label/sseg_reg<1>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_1/CK
  Location pin: SLICE_X66Y70.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: nexys2_sseg_label/sseg_reg<1>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_1/CK
  Location pin: SLICE_X66Y70.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: nexys2_sseg_label/sseg_reg<1>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_1/CK
  Location pin: SLICE_X66Y70.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |    7.910|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1320 paths, 0 nets, and 155 connections

Design statistics:
   Minimum period:   7.910ns{1}   (Maximum frequency: 126.422MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 04 16:50:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



