INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab3_1/lab3_1.srcs/sources_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab3_1/lab3_1.srcs/sources_1/new/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab3_1/lab3_1.srcs/sources_1/new/state_mashine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_mashine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab3_1/lab3_1.srcs/sim_1/new/tb_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_state_machine
