// Seed: 323737401
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_4 = id_4 == id_3;
  integer id_5 (
      .id_0(1),
      .id_1(id_2),
      .id_2(1'd0 == id_3)
  );
endmodule
module module_1 (
    inout wand id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    output wand id_6,
    input tri id_7,
    output wire id_8
);
  wire id_10;
  assign id_6 = 1;
  module_0(
      id_10, id_10
  );
  wire id_11;
  assign id_10 = 1'b0;
endmodule
