// Seed: 955173046
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  tri   id_2
);
  wor  id_4;
  wire id_5;
  tri  id_6;
  assign id_4 = id_4;
  xor primCall (id_0, id_8, id_2, id_7, id_9, id_5, id_4);
  logic id_7;
  logic id_8, id_9 = id_7, id_10 = 1;
  always $display(1 * 1, id_10);
  module_0 modCall_1 (
      id_6,
      id_6
  );
  initial begin : LABEL_0
    begin : LABEL_0
      id_0 = id_8;
    end
    id_7 <= #(id_10) 1;
  end
  wire id_11;
  tri1 id_12 = id_4 ==? id_6;
endmodule
