{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716025761338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716025761343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 21:49:20 2024 " "Processing started: Sat May 18 21:49:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716025761343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025761343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025761343 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1716025762070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716025762515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716025762515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc/synthesis/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-rtl " "Found design unit 1: NOC-rtl" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770529 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_irq_mapper " "Found entity 1: NOC_irq_mapper" {  } { { "NOC/synthesis/submodules/NOC_irq_mapper.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0 " "Found entity 1: NOC_mm_interconnect_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux " "Found entity 1: NOC_mm_interconnect_0_rsp_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux " "Found entity 1: NOC_mm_interconnect_0_rsp_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux " "Found entity 1: NOC_mm_interconnect_0_cmd_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux " "Found entity 1: NOC_mm_interconnect_0_cmd_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770612 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_003_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770628 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_003 " "Found entity 2: NOC_mm_interconnect_0_router_003" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_002_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770633 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_002 " "Found entity 2: NOC_mm_interconnect_0_router_002" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_001_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770638 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_001 " "Found entity 2: NOC_mm_interconnect_0_router_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716025770642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770644 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router " "Found entity 2: NOC_mm_interconnect_0_router" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_onchip_memory " "Found entity 1: NOC_onchip_memory" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_display0_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_display0_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_display0_pio " "Found entity 1: NOC_display0_pio" {  } { { "NOC/synthesis/submodules/NOC_display0_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_display0_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu " "Found entity 1: NOC_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025770686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025770686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file noc/synthesis/submodules/noc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_ic_data_module " "Found entity 1: NOC_cpu_cpu_ic_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_cpu_cpu_ic_tag_module " "Found entity 2: NOC_cpu_cpu_ic_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOC_cpu_cpu_bht_module " "Found entity 3: NOC_cpu_cpu_bht_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "4 NOC_cpu_cpu_register_bank_a_module " "Found entity 4: NOC_cpu_cpu_register_bank_a_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOC_cpu_cpu_register_bank_b_module " "Found entity 5: NOC_cpu_cpu_register_bank_b_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOC_cpu_cpu_dc_tag_module " "Found entity 6: NOC_cpu_cpu_dc_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOC_cpu_cpu_dc_data_module " "Found entity 7: NOC_cpu_cpu_dc_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOC_cpu_cpu_dc_victim_module " "Found entity 8: NOC_cpu_cpu_dc_victim_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOC_cpu_cpu_nios2_oci_debug " "Found entity 9: NOC_cpu_cpu_nios2_oci_debug" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "10 NOC_cpu_cpu_nios2_oci_break " "Found entity 10: NOC_cpu_cpu_nios2_oci_break" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: NOC_cpu_cpu_nios2_oci_xbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: NOC_cpu_cpu_nios2_oci_dbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOC_cpu_cpu_nios2_oci_itrace " "Found entity 13: NOC_cpu_cpu_nios2_oci_itrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "14 NOC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: NOC_cpu_cpu_nios2_oci_td_mode" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "15 NOC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: NOC_cpu_cpu_nios2_oci_dtrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "16 NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "17 NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "18 NOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NOC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "19 NOC_cpu_cpu_nios2_oci_fifo " "Found entity 19: NOC_cpu_cpu_nios2_oci_fifo" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "20 NOC_cpu_cpu_nios2_oci_pib " "Found entity 20: NOC_cpu_cpu_nios2_oci_pib" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "21 NOC_cpu_cpu_nios2_oci_im " "Found entity 21: NOC_cpu_cpu_nios2_oci_im" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "22 NOC_cpu_cpu_nios2_performance_monitors " "Found entity 22: NOC_cpu_cpu_nios2_performance_monitors" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "23 NOC_cpu_cpu_nios2_avalon_reg " "Found entity 23: NOC_cpu_cpu_nios2_avalon_reg" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "24 NOC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: NOC_cpu_cpu_ociram_sp_ram_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "25 NOC_cpu_cpu_nios2_ocimem " "Found entity 25: NOC_cpu_cpu_nios2_ocimem" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "26 NOC_cpu_cpu_nios2_oci " "Found entity 26: NOC_cpu_cpu_nios2_oci" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""} { "Info" "ISGN_ENTITY_NAME" "27 NOC_cpu_cpu " "Found entity 27: NOC_cpu_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_sysclk " "Found entity 1: NOC_cpu_cpu_debug_slave_sysclk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_tck " "Found entity 1: NOC_cpu_cpu_debug_slave_tck" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_wrapper " "Found entity 1: NOC_cpu_cpu_debug_slave_wrapper" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_mult_cell " "Found entity 1: NOC_cpu_cpu_mult_cell" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_test_bench " "Found entity 1: NOC_cpu_cpu_test_bench" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_buttons_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_buttons_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_buttons_pio " "Found entity 1: NOC_buttons_pio" {  } { { "NOC/synthesis/submodules/NOC_buttons_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_buttons_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_signalio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_signalio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_SignalIO " "Found entity 1: NOC_SignalIO" {  } { { "NOC/synthesis/submodules/NOC_SignalIO.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_SignalIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_dpcr_io.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_dpcr_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_DPCR_IO " "Found entity 1: NOC_DPCR_IO" {  } { { "NOC/synthesis/submodules/NOC_DPCR_IO.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_DPCR_IO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771610 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771619 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771625 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771630 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771641 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771647 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771652 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771662 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771667 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771673 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771678 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771684 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771690 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771700 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-beh " "Found design unit 1: decoder-beh" {  } { { "decoder.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771705 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_block " "Found entity 1: top_level_block" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025771709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025771709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_block " "Elaborating entity \"top_level_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716025772012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recop recop:inst1 " "Elaborating entity \"recop\" for hierarchy \"recop:inst1\"" {  } { { "top_level_block.bdf" "inst1" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit recop:inst1\|control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"recop:inst1\|control_unit:inst7\"" {  } { { "recop.bdf" "inst7" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772040 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716025772041 "|top_level_block|recop:inst1|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716025772041 "|top_level_block|recop:inst1|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(401) " "VHDL Process Statement warning at control_unit.vhd(401): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716025772043 "|top_level_block|recop:inst1|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg recop:inst1\|instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"recop:inst1\|instruction_reg:inst2\"" {  } { { "recop.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 136 1832 2080 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem recop:inst1\|prog_mem:inst10 " "Elaborating entity \"prog_mem\" for hierarchy \"recop:inst1\|prog_mem:inst10\"" {  } { { "recop.bdf" "inst10" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025772228 ""}  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716025772228 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5179 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025772316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dti1 " "Found entity 1: altsyncram_dti1" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025772318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025772318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dti1 recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated " "Elaborating entity \"altsyncram_dti1\" for hierarchy \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025772324 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1716025772335 ""}  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1716025772335 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 1024 C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif " "Memory depth (32768) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif\" -- setting initial value for remaining addresses to 0" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716025772335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025773202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025773202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_dti1.tdf" "rden_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025773209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025773270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025773270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dti1.tdf" "mux2" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025773276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter recop:inst1\|program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"recop:inst1\|program_counter:inst\"" {  } { { "recop.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 168 784 1032 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025773915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu recop:inst1\|alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"recop:inst1\|alu:inst9\"" {  } { { "recop.bdf" "inst9" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2640 2872 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025773941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rz ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"rz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716025773942 "|top_level_block|recop:inst1|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_operand ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"ir_operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716025773942 "|top_level_block|recop:inst1|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile recop:inst1\|regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"recop:inst1\|regfile:inst3\"" {  } { { "recop.bdf" "inst3" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2176 2376 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025773968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem recop:inst1\|data_mem:inst4 " "Elaborating entity \"data_mem\" for hierarchy \"recop:inst1\|data_mem:inst4\"" {  } { { "recop.bdf" "inst4" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025774046 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716025774046 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025774108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025774110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025774110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataAddrMux recop:inst1\|dataAddrMux:inst6 " "Elaborating entity \"dataAddrMux\" for hierarchy \"recop:inst1\|dataAddrMux:inst6\"" {  } { { "recop.bdf" "inst6" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2032 2280 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774145 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test dataAddrMux.vhd(27) " "VHDL Signal Declaration warning at dataAddrMux.vhd(27): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716025774146 "|top_level_block|recop:inst1|dataAddrMux:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers recop:inst1\|registers:inst8 " "Elaborating entity \"registers\" for hierarchy \"recop:inst1\|registers:inst8\"" {  } { { "recop.bdf" "inst8" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 432 816 1024 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst2\"" {  } { { "top_level_block.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 288 584 848 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC NOC:inst " "Elaborating entity \"NOC\" for hierarchy \"NOC:inst\"" {  } { { "top_level_block.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 48 1112 1688 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_DPCR_IO NOC:inst\|NOC_DPCR_IO:dpcr_io " "Elaborating entity \"NOC_DPCR_IO\" for hierarchy \"NOC:inst\|NOC_DPCR_IO:dpcr_io\"" {  } { { "NOC/synthesis/NOC.vhd" "dpcr_io" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_SignalIO NOC:inst\|NOC_SignalIO:signalio " "Elaborating entity \"NOC_SignalIO\" for hierarchy \"NOC:inst\|NOC_SignalIO:signalio\"" {  } { { "NOC/synthesis/NOC.vhd" "signalio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_buttons_pio NOC:inst\|NOC_buttons_pio:buttons_pio " "Elaborating entity \"NOC_buttons_pio\" for hierarchy \"NOC:inst\|NOC_buttons_pio:buttons_pio\"" {  } { { "NOC/synthesis/NOC.vhd" "buttons_pio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu NOC:inst\|NOC_cpu:cpu " "Elaborating entity \"NOC_cpu\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\"" {  } { { "NOC/synthesis/NOC.vhd" "cpu" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu " "Elaborating entity \"NOC_cpu_cpu\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\"" {  } { { "NOC/synthesis/submodules/NOC_cpu.v" "cpu" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_test_bench NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_test_bench:the_NOC_cpu_cpu_test_bench " "Elaborating entity \"NOC_cpu_cpu_test_bench\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_test_bench:the_NOC_cpu_cpu_test_bench\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_test_bench" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ic_data_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data " "Elaborating entity \"NOC_cpu_cpu_ic_data_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ic_data" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025774820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025774820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ic_tag_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag " "Elaborating entity \"NOC_cpu_cpu_ic_tag_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ic_tag" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025774970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025774970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025774975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_bht_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht " "Elaborating entity \"NOC_cpu_cpu_bht_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_bht" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025775115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025775115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_register_bank_a_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a " "Elaborating entity \"NOC_cpu_cpu_register_bank_a_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_register_bank_a" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025775261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025775261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_register_bank_b_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b " "Elaborating entity \"NOC_cpu_cpu_register_bank_b_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_register_bank_b" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_mult_cell NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell " "Elaborating entity \"NOC_cpu_cpu_mult_cell\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_mult_cell" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025775477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025775477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025775794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025776989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025777016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025777073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025777102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025777171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025777242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_tag_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag " "Elaborating entity \"NOC_cpu_cpu_dc_tag_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_tag" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmi1 " "Found entity 1: altsyncram_hmi1" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025780140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025780140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmi1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated " "Elaborating entity \"altsyncram_hmi1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_data_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data " "Elaborating entity \"NOC_cpu_cpu_dc_data_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_data" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025780289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025780289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_victim_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim " "Elaborating entity \"NOC_cpu_cpu_dc_victim_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_victim" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025780444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025780444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci " "Elaborating entity \"NOC_cpu_cpu_nios2_oci\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_debug NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_debug\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_debug" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_break NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_break:the_NOC_cpu_cpu_nios2_oci_break " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_break\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_break:the_NOC_cpu_cpu_nios2_oci_break\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_break" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_xbrk NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_xbrk:the_NOC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_xbrk:the_NOC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_dbrk NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dbrk:the_NOC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dbrk:the_NOC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_itrace NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_dtrace NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_td_mode NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\|NOC_cpu_cpu_nios2_oci_td_mode:NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\|NOC_cpu_cpu_nios2_oci_td_mode:NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025780968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo_cnt_inc NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_pib NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_pib:the_NOC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_pib\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_pib:the_NOC_cpu_cpu_nios2_oci_pib\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_pib" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_im NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_im:the_NOC_cpu_cpu_nios2_oci_im " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_im\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_im:the_NOC_cpu_cpu_nios2_oci_im\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_im" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_avalon_reg NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_avalon_reg:the_NOC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NOC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_avalon_reg:the_NOC_cpu_cpu_nios2_avalon_reg\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_ocimem NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem " "Elaborating entity \"NOC_cpu_cpu_nios2_ocimem\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_ocimem" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ociram_sp_ram_module NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NOC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ociram_sp_ram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025781324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025781324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_wrapper NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NOC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_tck NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_tck:the_NOC_cpu_cpu_debug_slave_tck " "Elaborating entity \"NOC_cpu_cpu_debug_slave_tck\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_tck:the_NOC_cpu_cpu_debug_slave_tck\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "the_NOC_cpu_cpu_debug_slave_tck" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_sysclk NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_sysclk:the_NOC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NOC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_sysclk:the_NOC_cpu_cpu_debug_slave_sysclk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "the_NOC_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "NOC_cpu_cpu_debug_slave_phy" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NOC:inst\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_display0_pio NOC:inst\|NOC_display0_pio:display0_pio " "Elaborating entity \"NOC_display0_pio\" for hierarchy \"NOC:inst\|NOC_display0_pio:display0_pio\"" {  } { { "NOC/synthesis/NOC.vhd" "display0_pio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_onchip_memory NOC:inst\|NOC_onchip_memory:onchip_memory " "Elaborating entity \"NOC_onchip_memory\" for hierarchy \"NOC:inst\|NOC_onchip_memory:onchip_memory\"" {  } { { "NOC/synthesis/NOC.vhd" "onchip_memory" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NOC_onchip_memory.hex " "Parameter \"init_file\" = \"NOC_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716025781896 ""}  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716025781896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnm1 " "Found entity 1: altsyncram_qnm1" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025781961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025781961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnm1 NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated " "Elaborating entity \"altsyncram_qnm1\" for hierarchy \"NOC:inst\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025781966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NOC_mm_interconnect_0\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NOC/synthesis/NOC.vhd" "mm_interconnect_0" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_pio_s1_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "buttons_pio_s1_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router " "Elaborating entity \"NOC_mm_interconnect_0_router\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_default_decode NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\|NOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_default_decode\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\|NOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_001 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NOC_mm_interconnect_0_router_001\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025782992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_001_default_decode NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\|NOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\|NOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_002 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NOC_mm_interconnect_0_router_002\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_002_default_decode NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\|NOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\|NOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_003 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NOC_mm_interconnect_0_router_003\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_003" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_003_default_decode NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\|NOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\|NOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_demux NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NOC_mm_interconnect_0_cmd_demux\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_demux_001 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_mux NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NOC_mm_interconnect_0_cmd_mux\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_mux_001 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NOC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_demux NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NOC_mm_interconnect_0_rsp_demux\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_demux_001 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NOC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_mux NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NOC_mm_interconnect_0_rsp_mux\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_mux_001 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_avalon_st_adapter NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NOC:inst\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_irq_mapper NOC:inst\|NOC_irq_mapper:irq_mapper " "Elaborating entity \"NOC_irq_mapper\" for hierarchy \"NOC:inst\|NOC_irq_mapper:irq_mapper\"" {  } { { "NOC/synthesis/NOC.vhd" "irq_mapper" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NOC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NOC:inst\|altera_reset_controller:rst_controller\"" {  } { { "NOC/synthesis/NOC.vhd" "rst_controller" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025783592 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NOC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NOC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1716025784750 "|top_level_block|NOC:inst|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716025784814 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716025784814 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716025784814 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716025784815 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716025785491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.18.21:49:48 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl " "2024.05.18.21:49:48 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025788518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025792622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025792729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025796913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025797196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025797481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025797791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025797794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025797795 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716025798482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80a31ca0/alt_sld_fab.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716025798999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025798999 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[1\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[7\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[8\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[9\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[10\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[11\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[14\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[15\] " "Synthesized away node \"recop:inst1\|data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800462 "|top_level_block|recop:inst1|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716025800462 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716025800462 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a32 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a33 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a34 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a35 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a36 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a37 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a38 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a39 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a40 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a41 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a42 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a43 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a44 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a45 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a46 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a47 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a48 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a49 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a50 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a51 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a52 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a53 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a54 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a55 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a56 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a57 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a58 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a59 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a60 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a61 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a62 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a63 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a64 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a65 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a66 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a67 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a68 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a69 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a70 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a71 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a72 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a73 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a74 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a75 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a76 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a77 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a78 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a79 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a80 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a81 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a82 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a83 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a84 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a85 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a86 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a87 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a88 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a89 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a90 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a91 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a92 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a93 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a94 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a95 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a96 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a97 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a98 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a99 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a100 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a101 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a102 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a103 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a104 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a105 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a106 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a107 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a108 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a109 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a110 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a111 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a112 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a113 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a114 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a115 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a116 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a117 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a118 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a119 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a120 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a121 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a122 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a123 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a124 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a125 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a126 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a127 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a128 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a129 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a130 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a131 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a132 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a133 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a134 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a135 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a136 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a137 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a138 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a139 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a140 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a141 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a142 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a143 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a144 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a145 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a146 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a147 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a148 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a149 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a150 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a151 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a152 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a153 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a154 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a155 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a156 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a157 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a158 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a159 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a160 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a161 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a162 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a163 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a164 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a165 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a166 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a167 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a168 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a169 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a170 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a171 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a172 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a173 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a174 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a175 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a176 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a177 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a178 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a179 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a180 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a181 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a182 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a183 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a184 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a185 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a186 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a187 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a188 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a189 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a190 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a191 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a192 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a193 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a194 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a195 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a196 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a197 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a198 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a199 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a200 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a201 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a202 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a203 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a204 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a205 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a206 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a207 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a208 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a209 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a210 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a211 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a212 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a213 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a214 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a215 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a216 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a217 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a218 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a219 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a220 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a221 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a222 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a223 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a224 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a225 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a226 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a227 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a228 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a229 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a230 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a231 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a232 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a233 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a234 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a235 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a236 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a237 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a238 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a239 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a240 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a241 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a242 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a243 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a244 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a245 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a246 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a247 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a248 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a249 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a250 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a251 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a252 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a253 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a254 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a255 " "Synthesized away node \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716025800782 "|top_level_block|recop:inst1|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716025800782 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716025800782 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1716025802732 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1716025802732 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1716025802769 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1716025802769 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1716025802769 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1716025802769 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1716025802769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[15\] GND " "Pin \"SOPtest\[15\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[14\] GND " "Pin \"SOPtest\[14\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[13\] GND " "Pin \"SOPtest\[13\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[12\] GND " "Pin \"SOPtest\[12\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[11\] GND " "Pin \"SOPtest\[11\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[10\] GND " "Pin \"SOPtest\[10\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[9\] GND " "Pin \"SOPtest\[9\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[8\] GND " "Pin \"SOPtest\[8\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[7\] GND " "Pin \"SOPtest\[7\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[6\] GND " "Pin \"SOPtest\[6\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[5\] GND " "Pin \"SOPtest\[5\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[4\] GND " "Pin \"SOPtest\[4\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[3\] GND " "Pin \"SOPtest\[3\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[2\] GND " "Pin \"SOPtest\[2\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[1\] GND " "Pin \"SOPtest\[1\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOPtest\[0\] GND " "Pin \"SOPtest\[0\]\" is stuck at GND" {  } { { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 320 -136 40 336 "SOPtest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716025804452 "|top_level_block|SOPtest[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716025804452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025804636 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "276 " "276 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716025806093 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"recop:inst1\|prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 96 88 320 640 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025806106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025806289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg " "Generated suppressed messages file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025807111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716025810182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716025810182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3383 " "Implemented 3383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716025810544 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716025810544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3015 " "Implemented 3015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716025810544 ""} { "Info" "ICUT_CUT_TM_RAMS" "279 " "Implemented 279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716025810544 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716025810544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716025810544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716025810616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 21:50:10 2024 " "Processing ended: Sat May 18 21:50:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716025810616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716025810616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716025810616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716025810616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716025813049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716025813054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 21:50:11 2024 " "Processing started: Sat May 18 21:50:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716025813054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716025813054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off recop -c recop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716025813054 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716025813200 ""}
{ "Info" "0" "" "Project  = recop" {  } {  } 0 0 "Project  = recop" 0 0 "Fitter" 0 0 1716025813200 ""}
{ "Info" "0" "" "Revision = recop" {  } {  } 0 0 "Revision = recop" 0 0 "Fitter" 0 0 1716025813200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716025813398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716025813398 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "recop 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"recop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716025813436 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1716025813476 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1716025813476 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716025813942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716025813970 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_AH28 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_AH28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814420 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_AG28 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_AG28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814420 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_AF28 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_AF28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_AG27 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_AG27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_AE28 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_AE28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_AE27 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_AE27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_AE26 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_AE26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 792 1120 1296 808 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[0\] PIN_V25 " "Can't place node \"HEX5\[0\]\" -- illegal location assignment PIN_V25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 856 1120 1296 872 "HEX5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814421 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_W20 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 888 1120 1296 904 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814422 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_W17 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_W17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 888 1120 1296 904 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814422 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_V17 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_V17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 888 1120 1296 904 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814422 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AD10 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AD10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814422 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AC9 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AC9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AE12 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AE12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC12 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AE11 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AE11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AD12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AD12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_W15 " "Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_W15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 56 72 240 72 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AF9 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AF9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814423 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AD11 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AD11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814424 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AF10 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AF10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "top_level_block.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level_block.bdf" { { 32 72 240 48 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1716025814424 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716025814424 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716025816956 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1716025816956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 22 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 22 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716025817426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 18 21:50:17 2024 " "Processing ended: Sat May 18 21:50:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716025817426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716025817426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716025817426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716025817426 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 24 s 294 s " "Quartus Prime Full Compilation was unsuccessful. 24 errors, 294 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716025818071 ""}
