module sub1(output logic [7:0] subnet);
   assign subnet = 8'h11;
endmodule