#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 24 14:20:24 2017
# Process ID: 10204
# Current directory: C:/Vivado_projects/geyser-testmem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11116 C:\Vivado_projects\geyser-testmem\geyser-testmem.xpr
# Log file: C:/Vivado_projects/geyser-testmem/vivado.log
# Journal file: C:/Vivado_projects/geyser-testmem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/geyser-testmem/geyser-testmem.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Vivado_projects/source_code/geyser_mem'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 940.191 ; gain = 355.719
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_0
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_1
Adding component instance block -- xilinx.com:user:BusController16:1.0 - BusController16_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_2
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:user:trans_addr_12to11:1.0 - trans_addr_12to11_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1076.152 ; gain = 135.961
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP c:/Vivado_projects/ip_disabling_byte_addressing c:/Vivado_projects/trans_addr_14to11 C:/Vivado_projects/IRQ_interface} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IRQ_Interface:1.0 IRQ_Interface_0
endgroup
set_property location {2 584 769} [get_bd_cells IRQ_Interface_0]
set_property location {4 1383 691} [get_bd_cells IRQ_Interface_0]
delete_bd_objs [get_bd_nets Bram_Interface_2_RdData]
connect_bd_net [get_bd_pins BusController16_1/shared_RdData] [get_bd_pins IRQ_Interface_0/RdData]
delete_bd_objs [get_bd_nets Bram_Interface_2_bram_addr]
connect_bd_net [get_bd_pins blk_mem_gen_2/addra] [get_bd_pins IRQ_Interface_0/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins IRQ_Interface_0/Clock]
disconnect_bd_net /clk_wiz_0_clk_out2 [get_bd_pins Bram_Interface_2/Clock]
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins IRQ_Interface_0/Address]
connect_bd_net [get_bd_pins BusController16_1/shared_ByteEnable] [get_bd_pins IRQ_Interface_0/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins IRQ_Interface_0/OEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WEn] [get_bd_pins IRQ_Interface_0/WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins IRQ_Interface_0/WrData]
connect_bd_net [get_bd_pins BusController16_1/shared_en] [get_bd_pins IRQ_Interface_0/Strobe]
delete_bd_objs [get_bd_nets blk_mem_gen_2_douta]
startgroup
connect_bd_net [get_bd_pins blk_mem_gen_2/douta] [get_bd_pins IRQ_Interface_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/douta] [get_bd_pins Bram_Interface_2/dout]
endgroup
disconnect_bd_net /blk_mem_gen_2_douta [get_bd_pins Bram_Interface_2/dout]
delete_bd_objs [get_bd_nets Bram_Interface_2_we]
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins IRQ_Interface_0/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets Bram_Interface_2_clk]
delete_bd_objs [get_bd_nets Bram_Interface_2_en]
delete_bd_objs [get_bd_nets Bram_Interface_2_din]
connect_bd_net [get_bd_pins blk_mem_gen_2/ena] [get_bd_pins IRQ_Interface_0/en]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_0/din] [get_bd_pins blk_mem_gen_2/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/clka] [get_bd_pins IRQ_Interface_0/clk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
disconnect_bd_net /BusController16_1_shared_addr [get_bd_pins Bram_Interface_2/Address]
disconnect_bd_net /BusController16_1_shared_ByteEnable [get_bd_pins Bram_Interface_2/ByteEn]
disconnect_bd_net /BusController16_1_shared_OEn [get_bd_pins Bram_Interface_2/OEn]
disconnect_bd_net /BusController16_1_shared_WEn [get_bd_pins Bram_Interface_2/WEn]
disconnect_bd_net /BusController16_1_shared_WrData [get_bd_pins Bram_Interface_2/WrData]
disconnect_bd_net /BusController16_1_shared_en [get_bd_pins Bram_Interface_2/Strobe]
delete_bd_objs [get_bd_cells Bram_Interface_2]
connect_bd_net [get_bd_pins IRQ_Interface_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/btst2.coe}] [get_bd_cells blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/btst2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/btst2.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_1'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Nov 28 16:36:00 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Nov 28 16:36:00 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1311.965 ; gain = 40.531
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IRQ_Interface:1.0 IRQ_Interface_1
endgroup
set_property location {4 1442 1054} [get_bd_cells IRQ_Interface_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins IRQ_Interface_1/Clock]
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins IRQ_Interface_1/Address]
connect_bd_net [get_bd_pins BusController16_1/shared_ByteEnable] [get_bd_pins IRQ_Interface_1/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins IRQ_Interface_1/OEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WEn] [get_bd_pins IRQ_Interface_1/WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins IRQ_Interface_1/WrData]
connect_bd_net [get_bd_pins BusController16_1/shared_en] [get_bd_pins IRQ_Interface_1/Strobe]
delete_bd_objs [get_bd_nets IRQ_Interface_0_RdData]
connect_bd_net [get_bd_pins IRQ_Interface_1/RdData] [get_bd_pins BusController16_1/shared_RdData]
set_property location {5 1966 1084} [get_bd_cells blk_mem_gen_2]
connect_bd_net [get_bd_pins IRQ_Interface_1/dout] [get_bd_pins blk_mem_gen_2/douta]
disconnect_bd_net /blk_mem_gen_2_douta [get_bd_pins IRQ_Interface_0/dout]
delete_bd_objs [get_bd_nets IRQ_Interface_0_bram_addr]
delete_bd_objs [get_bd_nets IRQ_Interface_0_din] [get_bd_nets IRQ_Interface_0_we] [get_bd_nets IRQ_Interface_0_clk] [get_bd_nets IRQ_Interface_0_en] [get_bd_nets IRQ_Interface_0_irq] [get_bd_cells IRQ_Interface_0]
connect_bd_net [get_bd_pins blk_mem_gen_2/addra] [get_bd_pins IRQ_Interface_1/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/clk] [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/dina] [get_bd_pins IRQ_Interface_1/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/en] [get_bd_pins blk_mem_gen_2/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins IRQ_Interface_1/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Nov 28 16:40:41 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Nov 28 16:40:41 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.430 ; gain = 486.680
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-10204-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.848 ; gain = 10.496
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.848 ; gain = 10.496
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 30 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2202.031 ; gain = 830.523
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_1'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 29 14:58:03 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 29 14:58:03 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2289.125 ; gain = 18.883
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {10}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe9] [get_bd_pins IRQ_Interface_1/irq]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {16384}] [get_bd_cells ila_0]
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 29 15:42:35 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 29 15:42:35 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2397.660 ; gain = 20.438
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_0]
set_property location {3.5 1205 193} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins IRQ_Interface_1/irq] [get_bd_pins xlconcat_0/In0]
disconnect_bd_net /IRQ_Interface_1_irq [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 29 16:56:12 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 29 16:56:12 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.492 ; gain = 20.832
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IRQ_Interface:1.0 IRQ_Interface_0
endgroup
set_property location {3.5 1109 981} [get_bd_cells IRQ_Interface_0]
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins IRQ_Interface_0/Address]
connect_bd_net [get_bd_pins IRQ_Interface_0/ByteEn] [get_bd_pins BusController16_1/shared_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins IRQ_Interface_0/OEn]
connect_bd_net [get_bd_pins IRQ_Interface_0/WEn] [get_bd_pins BusController16_1/shared_WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins IRQ_Interface_0/WrData]
connect_bd_net [get_bd_pins IRQ_Interface_0/Strobe] [get_bd_pins BusController16_1/shared_en]
delete_bd_objs [get_bd_nets IRQ_Interface_1_RdData]
connect_bd_net [get_bd_pins BusController16_1/shared_RdData] [get_bd_pins IRQ_Interface_0/RdData]
set_property location {5.5 1684 1015} [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_nets IRQ_Interface_1_bram_addr]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins IRQ_Interface_0/Clock]
delete_bd_objs [get_bd_nets IRQ_Interface_1_we] [get_bd_nets IRQ_Interface_1_clk] [get_bd_nets IRQ_Interface_1_din] [get_bd_nets IRQ_Interface_1_en] [get_bd_nets blk_mem_gen_2_douta] [get_bd_cells IRQ_Interface_1]
connect_bd_net [get_bd_pins blk_mem_gen_2/addra] [get_bd_pins IRQ_Interface_0/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_0/clk] [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/dina] [get_bd_pins IRQ_Interface_0/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_0/en] [get_bd_pins blk_mem_gen_2/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins IRQ_Interface_0/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_0/dout] [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_0/irq] [get_bd_pins ila_0/probe9]
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_IRQ_Interface_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 29 17:20:04 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 29 17:20:04 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.191 ; gain = 25.953
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IRQ_Interface:1.0 IRQ_Interface_1
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins IRQ_Interface_1/Clock]
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins IRQ_Interface_1/Address]
connect_bd_net [get_bd_pins BusController16_1/shared_ByteEnable] [get_bd_pins IRQ_Interface_1/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins IRQ_Interface_1/OEn]
connect_bd_net [get_bd_pins IRQ_Interface_1/WEn] [get_bd_pins BusController16_1/shared_WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins IRQ_Interface_1/WrData]
connect_bd_net [get_bd_pins IRQ_Interface_1/Strobe] [get_bd_pins BusController16_1/shared_en]
delete_bd_objs [get_bd_nets IRQ_Interface_0_RdData] [get_bd_nets IRQ_Interface_0_bram_addr] [get_bd_nets IRQ_Interface_0_clk] [get_bd_nets IRQ_Interface_0_din] [get_bd_nets blk_mem_gen_2_douta] [get_bd_nets IRQ_Interface_0_en] [get_bd_nets IRQ_Interface_0_we] [get_bd_cells IRQ_Interface_0]
connect_bd_net [get_bd_pins BusController16_1/shared_RdData] [get_bd_pins IRQ_Interface_1/RdData]
connect_bd_net [get_bd_pins blk_mem_gen_2/addra] [get_bd_pins IRQ_Interface_1/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/clk] [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/dina] [get_bd_pins IRQ_Interface_1/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/en] [get_bd_pins blk_mem_gen_2/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins IRQ_Interface_1/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/dout] [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins IRQ_Interface_1/irq] [get_bd_pins ila_0/probe9]
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_IRQ_Interface_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block IRQ_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Dec 01 13:28:40 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Fri Dec 01 13:28:40 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.195 ; gain = 19.781
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
