Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date              : Thu Oct 24 13:50:24 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0               339415        0.004        0.000                      0               338341        0.000        0.000                       0                125058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out                                                                       {0.000 4.000}          8.000           125.000         
  clk_183mhz_mmcm_out                                                                       {0.000 2.727}          5.455           183.333         
  clk_200mhz_mmcm_out                                                                       {0.000 2.500}          5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
pcie_mgt_refclk                                                                             {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                        {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                                                                      {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                     {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                                                                   {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                                                                           {0.000 1.000}          2.000           500.000         
    mcap_clk                                                                                {0.000 4.000}          8.000           125.000         
    pcie_user_clk                                                                           {0.000 2.000}          4.000           250.000         
    pipe_clk                                                                                {0.000 2.000}          4.000           250.000         
sfp_mgt_refclk                                                                              {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]                                                                        {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0                                                                        {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]_2                                                                       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1                                                                        {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.503         
      clk_156mhz_int                                                                        {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]                                                                     {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out                                                                             5.935        0.000                      0                  318        0.042        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_183mhz_mmcm_out                                                                             0.102        0.000                      0               103819        0.031        0.000                      0               103819        1.747        0.000                       0                 32865  
  clk_200mhz_mmcm_out                                                                             0.031        0.000                      0               188162        0.004        0.000                      0               188162        1.520        0.000                       0                 74856  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.035        0.000                      0                  973        0.041        0.000                      0                  973       15.832        0.000                       0                   495  
pcie_mgt_refclk                                                                                   8.131        0.000                      0                  175        0.048        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]                                                                                 0.271        0.000                      0                 1172        0.032        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                                                                                                  0.000        0.000                       0                     1  
    pcie_user_clk                                                                                 0.108        0.000                      0                28789        0.030        0.000                      0                28789        0.000        0.000                       0                 10388  
    pipe_clk                                                                                      0.508        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2086  
    rxoutclk_out[0]_2                                                                                                                                                                                                                         0.425        0.000                       0                     4  
      gt_rxusrclk2_0                                                                              2.231        0.000                      0                 2432        0.030        0.000                      0                 2432        0.547        0.000                       0                  1141  
    rxoutclk_out[1]_2                                                                                                                                                                                                                         0.413        0.000                       0                     4  
      gt_rxusrclk2_1                                                                              1.780        0.000                      0                 2428        0.033        0.000                      0                 2428        0.580        0.000                       0                  1136  
    txoutclk_out[0]                                                                                                                                                                                                                           0.265        0.000                       0                     5  
      clk_156mhz_int                                                                              1.366        0.000                      0                 3595        0.036        0.000                      0                 3595        0.329        0.000                       0                  1603  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_200mhz_mmcm_out                                                                         clk_183mhz_mmcm_out                                                                               3.313        0.000                      0                  448                                                                        
clk_183mhz_mmcm_out                                                                         clk_200mhz_mmcm_out                                                                               3.778        0.000                      0                  448                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_200mhz_mmcm_out                                                                              32.298        0.000                      0                    8                                                                        
pcie_user_clk                                                                               clk_200mhz_mmcm_out                                                                               3.081        0.000                      0                   29                                                                        
gt_rxusrclk2_0                                                                              clk_200mhz_mmcm_out                                                                               5.631        0.000                      0                   13                                                                        
gt_rxusrclk2_1                                                                              clk_200mhz_mmcm_out                                                                               5.419        0.000                      0                   13                                                                        
clk_156mhz_int                                                                              clk_200mhz_mmcm_out                                                                               5.545        0.000                      0                   26                                                                        
clk_200mhz_mmcm_out                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.214        0.000                      0                    8                                                                        
clk_200mhz_mmcm_out                                                                         pcie_user_clk                                                                                     4.155        0.000                      0                   29                                                                        
pcie_user_clk                                                                               pipe_clk                                                                                          0.460        0.000                      0                  974        0.147        0.000                      0                  974  
clk_200mhz_mmcm_out                                                                         gt_rxusrclk2_0                                                                                    4.204        0.000                      0                   13                                                                        
clk_200mhz_mmcm_out                                                                         gt_rxusrclk2_1                                                                                    4.345        0.000                      0                   13                                                                        
clk_200mhz_mmcm_out                                                                         clk_156mhz_int                                                                                    3.784        0.000                      0                   26                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_156mhz_int                                                                              clk_156mhz_int                                                                                    5.134        0.000                      0                    4        0.137        0.000                      0                    4  
**async_default**                                                                           clk_183mhz_mmcm_out                                                                         clk_183mhz_mmcm_out                                                                               1.217        0.000                      0                 1648        0.326        0.000                      0                 1648  
**async_default**                                                                           clk_200mhz_mmcm_out                                                                         clk_200mhz_mmcm_out                                                                               3.743        0.000                      0                   97        0.106        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.434        0.000                      0                  100        0.091        0.000                      0                  100  
**async_default**                                                                           gt_rxusrclk2_0                                                                              gt_rxusrclk2_0                                                                                    5.096        0.000                      0                    4        0.256        0.000                      0                    4  
**async_default**                                                                           gt_rxusrclk2_0                                                                              gt_rxusrclk2_1                                                                                    5.088        0.000                      0                    4        0.088        0.000                      0                    4  
**async_default**                                                                           pcie_mgt_refclk                                                                             pcie_mgt_refclk                                                                                   8.995        0.000                      0                   25        0.126        0.000                      0                   25  
**async_default**                                                                           pcie_user_clk                                                                               pcie_user_clk                                                                                     1.058        0.000                      0                    4        0.273        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y3  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y3  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y3  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y3  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y3  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.647ns (35.317%)  route 1.185ns (64.683%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 14.046 - 8.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.931ns (routing 1.633ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.501ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.931     6.342    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=4, routed)           0.424     6.880    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[1]
    SLICE_X98Y220        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.053 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=4, routed)           0.264     7.317    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X97Y220        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     7.505 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.268     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y220        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.945 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.229     8.174    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.643    14.046    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.183    14.229    
                         clock uncertainty           -0.071    14.157    
    SLICE_X97Y220        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.109    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.647ns (35.375%)  route 1.182ns (64.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 14.046 - 8.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.931ns (routing 1.633ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.501ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.931     6.342    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=4, routed)           0.424     6.880    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[1]
    SLICE_X98Y220        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.053 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=4, routed)           0.264     7.317    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X97Y220        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     7.505 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.268     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y220        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.945 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.226     8.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.643    14.046    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.183    14.229    
                         clock uncertainty           -0.071    14.157    
    SLICE_X97Y220        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.110    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.647ns (35.375%)  route 1.182ns (64.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 14.046 - 8.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.931ns (routing 1.633ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.501ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.931     6.342    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=4, routed)           0.424     6.880    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[1]
    SLICE_X98Y220        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.053 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=4, routed)           0.264     7.317    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X97Y220        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     7.505 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.268     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y220        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.945 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.226     8.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.643    14.046    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.183    14.229    
                         clock uncertainty           -0.071    14.157    
    SLICE_X97Y220        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.110    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.514ns (28.958%)  route 1.261ns (71.042%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.057ns = ( 14.057 - 8.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.633ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.654ns (routing 1.501ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.972     6.383    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.497 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.218     6.715    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X99Y221        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     6.903 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.407     7.310    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X98Y221        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     7.482 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.285     7.767    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X99Y222        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.807 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.351     8.158    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X98Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.654    14.057    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.266    14.322    
                         clock uncertainty           -0.071    14.251    
    SLICE_X98Y221        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.204    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.514ns (30.983%)  route 1.145ns (69.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.633ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.501ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.972     6.383    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.497 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.218     6.715    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X99Y221        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     6.903 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.407     7.310    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X98Y221        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     7.482 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.285     7.767    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X99Y222        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.807 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.235     8.042    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X99Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.660    14.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.249    14.311    
                         clock uncertainty           -0.071    14.240    
    SLICE_X99Y222        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.192    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.514ns (31.039%)  route 1.142ns (68.961%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.633ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.501ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.972     6.383    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.497 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.218     6.715    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X99Y221        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     6.903 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.407     7.310    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X98Y221        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     7.482 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.285     7.767    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X99Y222        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.807 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.232     8.039    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X99Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.660    14.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.249    14.311    
                         clock uncertainty           -0.071    14.240    
    SLICE_X99Y222        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.193    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.422ns (25.985%)  route 1.202ns (74.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 14.055 - 8.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.633ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.501ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.953     6.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.478 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.469     6.947    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X96Y221        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.139 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.443     7.582    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X96Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     7.698 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.290     7.988    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.652    14.055    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.248    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X96Y222        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    14.184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.422ns (26.049%)  route 1.198ns (73.951%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 14.055 - 8.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.633ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.501ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.953     6.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.478 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.469     6.947    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X96Y221        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.139 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.443     7.582    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X96Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     7.698 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.286     7.984    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.652    14.055    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism              0.248    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X96Y222        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.185    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.422ns (26.049%)  route 1.198ns (73.951%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 14.055 - 8.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.633ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.501ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.953     6.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.478 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.469     6.947    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X96Y221        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.139 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.443     7.582    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X96Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     7.698 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.286     7.984    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.652    14.055    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism              0.248    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X96Y222        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    14.185    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.422ns (26.179%)  route 1.190ns (73.821%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 14.053 - 8.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.633ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.501ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.953     6.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.478 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.469     6.947    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X96Y221        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.139 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.443     7.582    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X96Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     7.698 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.278     7.976    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.650    14.053    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                         clock pessimism              0.248    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X96Y222        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.183    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.378ns (routing 0.824ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.916ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.378     3.136    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y221        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.185 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.072     3.257    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X96Y222        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     3.272 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.016     3.288    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[7]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.602     3.385    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.195     3.190    
    SLICE_X96Y222        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.246    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.382ns (routing 0.824ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.916ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.382     3.140    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y228        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y228        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.188 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/Q
                         net (fo=7, routed)           0.070     3.258    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
    SLICE_X99Y227        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     3.289 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     3.305    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X99Y227        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.611     3.394    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y227        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.195     3.199    
    SLICE_X99Y227        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.255    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.751%)  route 0.101ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.375ns (routing 0.824ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.916ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.375     3.133    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y220        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.181 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=17, routed)          0.085     3.266    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/Q[0]
    SLICE_X98Y220        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.052     3.318 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_1/O
                         net (fo=1, routed)           0.016     3.334    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X98Y220        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.604     3.387    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y220        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                         clock pessimism             -0.161     3.227    
    SLICE_X98Y220        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.283    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.387ns (routing 0.824ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.916ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.387     3.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.194 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/Q
                         net (fo=3, routed)           0.035     3.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/GTHE3_CHANNEL_TXUSERRDY[0]
    SLICE_X99Y220        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.244 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.015     3.259    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_3
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.609     3.392    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.242     3.150    
    SLICE_X99Y220        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.206    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.383ns (routing 0.824ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.916ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.383     3.141    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.190 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/Q
                         net (fo=6, routed)           0.040     3.230    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]
    SLICE_X96Y222        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     3.275 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1/O
                         net (fo=1, routed)           0.015     3.290    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[8]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.602     3.385    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y222        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism             -0.205     3.180    
    SLICE_X96Y222        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.236    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.375ns (routing 0.824ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.916ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.375     3.133    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y220        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.182 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=16, routed)          0.035     3.217    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx[2]
    SLICE_X97Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.232 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2/O
                         net (fo=1, routed)           0.016     3.248    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2_n_0
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.587     3.370    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism             -0.232     3.138    
    SLICE_X97Y220        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.194    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.378ns (routing 0.824ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.916ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.378     3.136    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y219        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.185 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/Q
                         net (fo=3, routed)           0.035     3.220    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/GTHE3_CHANNEL_GTRXRESET[0]
    SLICE_X99Y219        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.235 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_3
    SLICE_X99Y219        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.591     3.374    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y219        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.233     3.141    
    SLICE_X99Y219        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.197    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.387ns (routing 0.824ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.916ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.387     3.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y220        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.194 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/Q
                         net (fo=3, routed)           0.035     3.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/GTHE3_CHANNEL_GTTXRESET[0]
    SLICE_X99Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.244 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.609     3.392    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.242     3.150    
    SLICE_X99Y220        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.206    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      1.386ns (routing 0.824ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.916ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.386     3.144    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y220        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.193 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=5, routed)           0.035     3.228    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg_1
    SLICE_X98Y220        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.243 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1/O
                         net (fo=1, routed)           0.016     3.259    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X98Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.606     3.389    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y220        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                         clock pessimism             -0.240     3.149    
    SLICE_X98Y220        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.389ns (routing 0.824ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.916ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.389     3.147    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y223        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y223        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.196 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.035     3.231    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat
    SLICE_X99Y223        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     3.246 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.262    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X99Y223        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.611     3.394    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y223        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism             -0.242     3.152    
    SLICE_X99Y223        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.208    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y25     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X97Y219    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X96Y223    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y221    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y211    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_183mhz_mmcm_out
  To Clock:  clk_183mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.114ns (2.372%)  route 4.692ns (97.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 11.106 - 5.455 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.991ns (routing 1.036ns, distribution 1.955ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.950ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.991     6.277    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X49Y185        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y185        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.391 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[27]/Q
                         net (fo=16, routed)          4.692    11.083    core_inst/genblk4[4].core_wrapper/core_msg_in_data[27]
    SLICE_X28Y57         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.364    11.106    core_inst/genblk4[4].core_wrapper/core_clk
    SLICE_X28Y57         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[27]/C
                         clock pessimism              0.084    11.191    
                         clock uncertainty           -0.065    11.126    
    SLICE_X28Y57         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    11.185    core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[27]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sync_reset_183mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[3].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.115ns (2.139%)  route 5.262ns (97.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.540 - 5.455 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 1.036ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.798ns (routing 0.950ns, distribution 1.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.701     5.987    sync_reset_183mhz_inst/CLK
    SLICE_X44Y165        FDPE                                         r  sync_reset_183mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.102 r  sync_reset_183mhz_inst/sync_reg_reg[3]/Q
                         net (fo=118, routed)         5.262    11.364    core_inst/genblk4[3].core_wrapper/interrupt_sync/core_rst
    SLICE_X84Y109        FDRE                                         r  core_inst/genblk4[3].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.798    11.540    core_inst/genblk4[3].core_wrapper/interrupt_sync/core_clk
    SLICE_X84Y109        FDRE                                         r  core_inst/genblk4[3].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/C
                         clock pessimism              0.084    11.625    
                         clock uncertainty           -0.065    11.560    
    SLICE_X84Y109        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    11.477    core_inst/genblk4[3].core_wrapper/interrupt_sync/sync_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.114ns (2.268%)  route 4.913ns (97.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns = ( 11.096 - 5.455 ) 
    Source Clock Delay      (SCD):    6.029ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.036ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.354ns (routing 0.950ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.743     6.029    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X48Y189        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y189        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.143 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[10]/Q
                         net (fo=16, routed)          4.913    11.056    core_inst/genblk4[4].core_wrapper/core_msg_in_data[10]
    SLICE_X27Y58         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.354    11.096    core_inst/genblk4[4].core_wrapper/core_clk
    SLICE_X27Y58         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[10]/C
                         clock pessimism              0.084    11.181    
                         clock uncertainty           -0.065    11.116    
    SLICE_X27Y58         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.175    core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.175    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[1].core_wrapper/core_msg_in_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 0.114ns (2.096%)  route 5.325ns (97.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 11.516 - 5.455 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.730ns (routing 1.036ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.774ns (routing 0.950ns, distribution 1.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.730     6.016    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X48Y187        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y187        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.130 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[16]/Q
                         net (fo=16, routed)          5.325    11.455    core_inst/genblk4[1].core_wrapper/core_msg_in_data[16]
    SLICE_X77Y143        FDRE                                         r  core_inst/genblk4[1].core_wrapper/core_msg_in_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.774    11.516    core_inst/genblk4[1].core_wrapper/core_clk
    SLICE_X77Y143        FDRE                                         r  core_inst/genblk4[1].core_wrapper/core_msg_in_data_r_reg[16]/C
                         clock pessimism              0.084    11.601    
                         clock uncertainty           -0.065    11.536    
    SLICE_X77Y143        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.595    core_inst/genblk4[1].core_wrapper/core_msg_in_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[3].core_wrapper/core_msg_in_data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.114ns (2.122%)  route 5.258ns (97.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 11.446 - 5.455 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.727ns (routing 1.036ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.704ns (routing 0.950ns, distribution 1.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.727     6.013    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X47Y188        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.127 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[1]/Q
                         net (fo=16, routed)          5.258    11.385    core_inst/genblk4[3].core_wrapper/core_msg_in_data[1]
    SLICE_X75Y116        FDRE                                         r  core_inst/genblk4[3].core_wrapper/core_msg_in_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.704    11.446    core_inst/genblk4[3].core_wrapper/core_clk
    SLICE_X75Y116        FDRE                                         r  core_inst/genblk4[3].core_wrapper/core_msg_in_data_r_reg[1]/C
                         clock pessimism              0.084    11.531    
                         clock uncertainty           -0.065    11.466    
    SLICE_X75Y116        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    11.526    core_inst/genblk4[3].core_wrapper/core_msg_in_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.114ns (2.384%)  route 4.668ns (97.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.650ns = ( 11.104 - 5.455 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.954ns (routing 1.036ns, distribution 1.918ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.950ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.954     6.240    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X50Y174        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.354 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[42]/Q
                         net (fo=16, routed)          4.668    11.022    core_inst/genblk4[4].core_wrapper/core_msg_in_data[42]
    SLICE_X25Y63         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.362    11.104    core_inst/genblk4[4].core_wrapper/core_clk
    SLICE_X25Y63         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[10]/C
                         clock pessimism              0.084    11.189    
                         clock uncertainty           -0.065    11.124    
    SLICE_X25Y63         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    11.184    core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.114ns (2.401%)  route 4.634ns (97.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 11.086 - 5.455 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.961ns (routing 1.036ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.950ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.961     6.247    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X52Y179        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.361 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[25]/Q
                         net (fo=16, routed)          4.634    10.995    core_inst/genblk4[4].core_wrapper/core_msg_in_data[25]
    SLICE_X27Y49         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.344    11.086    core_inst/genblk4[4].core_wrapper/core_clk
    SLICE_X27Y49         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[25]/C
                         clock pessimism              0.084    11.171    
                         clock uncertainty           -0.065    11.106    
    SLICE_X27Y49         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    11.167    core_inst/genblk4[4].core_wrapper/core_msg_in_data_r_reg[25]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 sync_reset_183mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[6].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.115ns (2.362%)  route 4.753ns (97.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns = ( 11.096 - 5.455 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 1.036ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.354ns (routing 0.950ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.701     5.987    sync_reset_183mhz_inst/CLK
    SLICE_X44Y165        FDPE                                         r  sync_reset_183mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.102 r  sync_reset_183mhz_inst/sync_reg_reg[3]/Q
                         net (fo=118, routed)         4.753    10.855    core_inst/genblk4[6].core_wrapper/interrupt_sync/core_rst
    SLICE_X26Y74         FDRE                                         r  core_inst/genblk4[6].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.354    11.096    core_inst/genblk4[6].core_wrapper/interrupt_sync/core_clk
    SLICE_X26Y74         FDRE                                         r  core_inst/genblk4[6].core_wrapper/interrupt_sync/sync_reg_2_reg[0]/C
                         clock pessimism              0.084    11.181    
                         clock uncertainty           -0.065    11.116    
    SLICE_X26Y74         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083    11.033    core_inst/genblk4[6].core_wrapper/interrupt_sync/sync_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.115ns (2.435%)  route 4.607ns (97.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.650ns = ( 11.104 - 5.455 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.991ns (routing 1.036ns, distribution 1.955ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.950ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.991     6.277    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X49Y185        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y185        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.392 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[38]/Q
                         net (fo=16, routed)          4.607    10.999    core_inst/genblk4[4].core_wrapper/core_msg_in_data[38]
    SLICE_X25Y63         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.362    11.104    core_inst/genblk4[4].core_wrapper/core_clk
    SLICE_X25Y63         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[6]/C
                         clock pessimism              0.084    11.189    
                         clock uncertainty           -0.065    11.124    
    SLICE_X25Y63         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    11.185    core_inst/genblk4[4].core_wrapper/core_msg_in_addr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[5].core_wrapper/core_msg_in_data_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.114ns (2.259%)  route 4.933ns (97.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 11.140 - 5.455 ) 
    Source Clock Delay      (SCD):    5.984ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.698ns (routing 1.036ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.950ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.698     5.984    core_inst/cores_to_broadcaster_lvl1/CLK
    SLICE_X48Y173        FDRE                                         r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y173        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     6.098 r  core_inst/cores_to_broadcaster_lvl1/m_axis_tdata_reg_reg[24]/Q
                         net (fo=16, routed)          4.933    11.031    core_inst/genblk4[5].core_wrapper/core_msg_in_data[24]
    SLICE_X35Y62         FDRE                                         r  core_inst/genblk4[5].core_wrapper/core_msg_in_data_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.398    11.140    core_inst/genblk4[5].core_wrapper/core_clk
    SLICE_X35Y62         FDRE                                         r  core_inst/genblk4[5].core_wrapper/core_msg_in_data_r_reg[24]/C
                         clock pessimism              0.084    11.225    
                         clock uncertainty           -0.065    11.160    
    SLICE_X35Y62         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    11.219    core_inst/genblk4[5].core_wrapper/core_msg_in_data_r_reg[24]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/m_axis_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[10].core_wrapper/core/recv_dram_tag_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.204ns (routing 0.486ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.541ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.204     2.907    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/core_clk
    SLICE_X41Y182        FDRE                                         r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/m_axis_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y182        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.955 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/m_axis_reg_reg[3]/Q
                         net (fo=1, routed)           0.094     3.049    core_inst/genblk4[10].core_wrapper/core/recv_dram_tag_r_reg[4]_0[3]
    SLICE_X41Y183        FDRE                                         r  core_inst/genblk4[10].core_wrapper/core/recv_dram_tag_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.417     3.138    core_inst/genblk4[10].core_wrapper/core/core_clk
    SLICE_X41Y183        FDRE                                         r  core_inst/genblk4[10].core_wrapper/core/recv_dram_tag_r_reg[3]/C
                         clock pessimism             -0.177     2.961    
    SLICE_X41Y183        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     3.017    core_inst/genblk4[10].core_wrapper/core/recv_dram_tag_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/genblk4[4].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.049ns (35.000%)  route 0.091ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.173ns (routing 0.486ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.541ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.173     2.876    core_inst/genblk4[4].core_wrapper/core/core/core_clk
    SLICE_X24Y55         FDCE                                         r  core_inst/genblk4[4].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.925 r  core_inst/genblk4[4].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/Q
                         net (fo=5, routed)           0.091     3.016    core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/DIG1
    SLICE_X24Y57         RAMD32                                       r  core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.366     3.087    core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/WCLK
    SLICE_X24Y57         RAMD32                                       r  core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/RAMG_D1/CLK
                         clock pessimism             -0.165     2.922    
    SLICE_X24Y57         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.984    core_inst/genblk4[4].core_wrapper/core/core/RegFilePlugin_regFile_reg_r2_0_31_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/genblk4[9].core_wrapper/core/core/execute_to_memory_PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[9].core_wrapper/core/core/memory_to_writeBack_PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.207ns (routing 0.486ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.541ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.207     2.910    core_inst/genblk4[9].core_wrapper/core/core/core_clk
    SLICE_X16Y209        FDRE                                         r  core_inst/genblk4[9].core_wrapper/core/core/execute_to_memory_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.958 r  core_inst/genblk4[9].core_wrapper/core/core/execute_to_memory_PC_reg[8]/Q
                         net (fo=1, routed)           0.119     3.077    core_inst/genblk4[9].core_wrapper/core/core/execute_to_memory_PC[8]
    SLICE_X16Y210        FDRE                                         r  core_inst/genblk4[9].core_wrapper/core/core/memory_to_writeBack_PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.416     3.137    core_inst/genblk4[9].core_wrapper/core/core/core_clk
    SLICE_X16Y210        FDRE                                         r  core_inst/genblk4[9].core_wrapper/core/core/memory_to_writeBack_PC_reg[8]/C
                         clock pessimism             -0.148     2.989    
    SLICE_X16Y210        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.045    core_inst/genblk4[9].core_wrapper/core/core/memory_to_writeBack_PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/genblk4[4].core_wrapper/core/dram_wr_addr_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.048ns (36.090%)  route 0.085ns (63.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.211ns (routing 0.486ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.541ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.211     2.914    core_inst/genblk4[4].core_wrapper/core/core_clk
    SLICE_X16Y78         FDRE                                         r  core_inst/genblk4[4].core_wrapper/core/dram_wr_addr_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.962 r  core_inst/genblk4[4].core_wrapper/core/dram_wr_addr_r_reg[33]/Q
                         net (fo=2, routed)           0.085     3.047    core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/DIG1
    SLICE_X15Y78         RAMD32                                       r  core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.418     3.139    core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/WCLK
    SLICE_X15Y78         RAMD32                                       r  core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/RAMG_D1/CLK
                         clock pessimism             -0.187     2.952    
    SLICE_X15Y78         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     3.014    core_inst/genblk4[4].core_wrapper/send_ctrl_fifo__0/async_fifo_inst/mem_reg_0_15_84_97/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA_D1/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB_D1/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.376ns (routing 0.486ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.541ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.376     3.079    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/core_clk
    SLICE_X67Y231        FDRE                                         r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.128 r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/wr_addr_reg_reg[1]/Q
                         net (fo=32, routed)          0.120     3.248    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/ADDRH1
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.618     3.339    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/WCLK
    SLICE_X67Y233        RAMD32                                       r  core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC_D1/CLK
                         clock pessimism             -0.199     3.140    
    SLICE_X67Y233        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.215    core_inst/genblk4[13].core_wrapper/slot_addr_wr_fifo/async_fifo_inst/mem_reg_0_3_14_18/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183mhz_mmcm_out
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X6Y37  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X5Y38  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X5Y37  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X6Y38  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X5Y41  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X6Y40  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X5Y42  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X5Y39  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X7Y27  core_inst/genblk4[1].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.455       3.494      RAMB36_X8Y28  core_inst/genblk4[1].core_wrapper/dmem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y21  core_inst/genblk4[0].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X5Y12  core_inst/genblk4[7].core_wrapper/dmem/mem_reg_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y16  core_inst/genblk4[2].core_wrapper/dmem/mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X4Y26  core_inst/genblk4[8].core_wrapper/dmem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X9Y20  core_inst/genblk4[3].core_wrapper/dmem/mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X6Y47  core_inst/genblk4[13].core_wrapper/dmem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X5Y42  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y27  core_inst/genblk4[1].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y27  core_inst/genblk4[1].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y29  core_inst/genblk4[1].core_wrapper/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X6Y40  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X5Y9   core_inst/genblk4[5].core_wrapper/dmem/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X4Y9   core_inst/genblk4[5].core_wrapper/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X5Y28  core_inst/genblk4[11].core_wrapper/dmem/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X6Y12  core_inst/genblk4[7].core_wrapper/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X2Y41  core_inst/genblk4[9].core_wrapper/dmem/mem_reg_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X2Y39  core_inst/genblk4[9].core_wrapper/dmem/mem_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X6Y50  core_inst/genblk4[13].core_wrapper/dmem/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X2Y37  core_inst/genblk4[9].core_wrapper/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.727       1.747      RAMB36_X7Y43  core_inst/genblk4[15].core_wrapper/dmem/mem_reg_7/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 core_inst/scheduler/pkt_to_core_arbiter/arb_inst/grant_encoded_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/scheduler/dest_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.665ns (34.615%)  route 3.145ns (65.385%))
  Logic Levels:           13  (LUT4=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.270ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.893ns (routing 0.909ns, distribution 1.984ns)
  Clock Net Delay (Destination): 2.569ns (routing 0.836ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.893     6.270    core_inst/scheduler/pkt_to_core_arbiter/arb_inst/clk
    SLICE_X60Y276        FDRE                                         r  core_inst/scheduler/pkt_to_core_arbiter/arb_inst/grant_encoded_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.384 r  core_inst/scheduler/pkt_to_core_arbiter/arb_inst/grant_encoded_reg_reg[1]/Q
                         net (fo=184, routed)         0.363     6.747    core_inst/scheduler/pkt_to_core_arbiter/arb_inst/grant_encoded[1]
    SLICE_X63Y278        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     6.934 r  core_inst/scheduler/pkt_to_core_arbiter/arb_inst/s_axis_tready[11]_INST_0/O
                         net (fo=9, routed)           0.242     7.176    core_inst/scheduler/arb_to_core_ready[11]
    SLICE_X64Y277        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     7.310 f  core_inst/scheduler/dest_r[17]_i_56/O
                         net (fo=2, routed)           0.254     7.564    core_inst/scheduler/dest_r[17]_i_56_n_0
    SLICE_X64Y278        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     7.740 r  core_inst/scheduler/dest_r[17]_i_57/O
                         net (fo=2, routed)           0.209     7.949    core_inst/scheduler/dest_r[17]_i_57_n_0
    SLICE_X65Y277        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     7.990 r  core_inst/scheduler/dest_r[17]_i_25/O
                         net (fo=3, routed)           0.206     8.196    core_inst/scheduler/int_max[7][1]
    SLICE_X64Y276        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     8.236 r  core_inst/scheduler/dest_r[17]_i_62/O
                         net (fo=2, routed)           0.269     8.505    core_inst/scheduler/dest_r[17]_i_62_n_0
    SLICE_X62Y277        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     8.642 r  core_inst/scheduler/dest_r[17]_i_38/O
                         net (fo=3, routed)           0.142     8.784    core_inst/scheduler/int_max[11][1]
    SLICE_X62Y278        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     8.900 r  core_inst/scheduler/dest_r[5]_i_25/O
                         net (fo=2, routed)           0.160     9.060    core_inst/scheduler/dest_r[5]_i_25_n_0
    SLICE_X62Y276        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     9.196 r  core_inst/scheduler/dest_r[5]_i_13/O
                         net (fo=2, routed)           0.152     9.348    core_inst/scheduler/max_finder/int_max[13]__11[0]
    SLICE_X63Y276        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     9.480 r  core_inst/scheduler/dest_r[5]_i_3/O
                         net (fo=3, routed)           0.263     9.743    core_inst/scheduler/dest_r[5]_i_3_n_0
    SLICE_X62Y275        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     9.816 r  core_inst/scheduler/dest_r[5]_i_1/O
                         net (fo=34, routed)          0.283    10.099    core_inst/scheduler/rx_desc_data[5]
    SLICE_X61Y276        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    10.234 r  core_inst/scheduler/dest_r[12]_i_4/O
                         net (fo=1, routed)           0.000    10.234    core_inst/scheduler/dest_r[12]_i_4_n_0
    SLICE_X61Y276        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067    10.301 r  core_inst/scheduler/dest_r_reg[12]_i_2/O
                         net (fo=2, routed)           0.198    10.499    core_inst/scheduler/dest_r_reg[12]_i_2_n_0
    SLICE_X61Y275        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177    10.676 r  core_inst/scheduler/dest_r[11]_i_1/O
                         net (fo=2, routed)           0.404    11.080    core_inst/scheduler/dest_r[11]_i_1_n_0
    SLICE_X63Y275        FDRE                                         r  core_inst/scheduler/dest_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.569    10.945    core_inst/scheduler/clk
    SLICE_X63Y275        FDRE                                         r  core_inst/scheduler/dest_r_reg[3]/C
                         clock pessimism              0.172    11.117    
                         clock uncertainty           -0.067    11.050    
    SLICE_X63Y275        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    11.111    core_inst/scheduler/dest_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 core_inst/scheduler/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.118ns (2.804%)  route 4.091ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 10.768 - 5.000 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.909ns, distribution 1.900ns)
  Clock Net Delay (Destination): 2.392ns (routing 0.836ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.809     6.186    core_inst/scheduler/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X49Y277        FDRE                                         r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     6.304 r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=58, routed)          4.091    10.395    core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[7]
    RAMB36_X1Y55         RAMB36E2                                     r  core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.392    10.768    core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y55         RAMB36E2                                     r  core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.165    10.933    
                         clock uncertainty           -0.067    10.866    
    RAMB36_X1Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    10.437    core_inst/scheduler/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.216ns (4.672%)  route 4.407ns (95.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 10.623 - 5.000 ) 
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.648ns (routing 0.909ns, distribution 1.739ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.836ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.648     6.025    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/out[0]
    SLICE_X15Y145        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.142 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/Q
                         net (fo=128, routed)         4.362    10.504    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1_n_0
    SLICE_X28Y12         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099    10.603 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[131]_i_1/O
                         net (fo=1, routed)           0.045    10.648    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[512]_1[131]
    SLICE_X28Y12         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.247    10.623    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X28Y12         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[131]/C
                         clock pessimism              0.074    10.697    
                         clock uncertainty           -0.067    10.630    
    SLICE_X28Y12         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    10.692    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[131]
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.117ns (2.780%)  route 4.092ns (97.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 10.743 - 5.000 ) 
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.687ns (routing 0.909ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.836ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.687     6.064    core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X13Y231        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     6.181 r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=115, routed)         4.092    10.273    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X1Y2          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.367    10.743    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y2          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    10.817    
                         clock uncertainty           -0.067    10.750    
    RAMB36_X1Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    10.321    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.117ns (2.745%)  route 4.146ns (97.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 10.749 - 5.000 ) 
    Source Clock Delay      (SCD):    6.072ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 0.909ns, distribution 1.786ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.836ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.695     6.072    core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X16Y234        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y234        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.189 r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=115, routed)         4.146    10.335    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]
    RAMB36_X1Y15         RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.373    10.749    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y15         RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    10.823    
                         clock uncertainty           -0.067    10.756    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    10.384    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.250ns (5.344%)  route 4.428ns (94.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 10.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.648ns (routing 0.909ns, distribution 1.739ns)
  Clock Net Delay (Destination): 2.314ns (routing 0.836ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.648     6.025    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/out[0]
    SLICE_X15Y145        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.142 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/Q
                         net (fo=128, routed)         4.393    10.535    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1_n_0
    SLICE_X22Y27         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    10.668 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[243]_i_1/O
                         net (fo=1, routed)           0.035    10.703    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[512]_1[243]
    SLICE_X22Y27         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.314    10.690    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X22Y27         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[243]/C
                         clock pessimism              0.074    10.764    
                         clock uncertainty           -0.067    10.697    
    SLICE_X22Y27         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.760    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[243]
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.117ns (2.752%)  route 4.135ns (97.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 10.747 - 5.000 ) 
    Source Clock Delay      (SCD):    6.072ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 0.909ns, distribution 1.786ns)
  Clock Net Delay (Destination): 2.371ns (routing 0.836ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.695     6.072    core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X16Y234        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y234        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.189 r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=115, routed)         4.135    10.324    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]
    RAMB36_X1Y19         RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.371    10.747    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y19         RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    10.821    
                         clock uncertainty           -0.067    10.754    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    10.382    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.117ns (2.790%)  route 4.077ns (97.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 10.740 - 5.000 ) 
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.687ns (routing 0.909ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.836ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.687     6.064    core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X13Y231        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     6.181 r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=115, routed)         4.077    10.258    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X1Y3          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.364    10.740    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y3          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    10.814    
                         clock uncertainty           -0.067    10.747    
    RAMB36_X1Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    10.318    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.117ns (2.790%)  route 4.076ns (97.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 10.739 - 5.000 ) 
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.687ns (routing 0.909ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.836ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.687     6.064    core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X13Y231        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     6.181 r  core_inst/debugger4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=115, routed)         4.076    10.257    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X0Y5          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.363    10.739    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y5          RAMB36E2                                     r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    10.813    
                         clock uncertainty           -0.067    10.746    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    10.317    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.210ns (4.558%)  route 4.397ns (95.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 10.623 - 5.000 ) 
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.648ns (routing 0.909ns, distribution 1.739ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.836ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.648     6.025    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/out[0]
    SLICE_X15Y145        FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.142 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/Q
                         net (fo=128, routed)         4.362    10.504    core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1_n_0
    SLICE_X28Y12         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.093    10.597 r  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[129]_i_1/O
                         net (fo=1, routed)           0.035    10.632    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[512]_1[129]
    SLICE_X28Y12         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.247    10.623    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X28Y12         FDRE                                         r  core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/C
                         clock pessimism              0.074    10.697    
                         clock uncertainty           -0.067    10.630    
    SLICE_X28Y12         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.692    core_inst/debugger4/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  0.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.923ns
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      2.256ns (routing 0.836ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.909ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.256     5.632    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y127        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y127        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.887 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.887    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X24Y127        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.546     5.923    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X24Y127        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.284     5.639    
    SLICE_X24Y127        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.883    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.923ns
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      2.256ns (routing 0.836ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.909ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.256     5.632    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y128        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.887 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.887    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X24Y128        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.546     5.923    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X24Y128        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.284     5.639    
    SLICE_X24Y128        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.883    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.923ns
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      2.256ns (routing 0.836ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.909ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.256     5.632    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X26Y127        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y127        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.887 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.887    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X26Y127        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.546     5.923    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X26Y127        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.284     5.639    
    SLICE_X26Y127        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.883    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.923ns
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      2.256ns (routing 0.836ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.909ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.256     5.632    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X26Y128        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y128        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.887 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.887    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X26Y128        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.546     5.923    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X26Y128        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.284     5.639    
    SLICE_X26Y128        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.883    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.233ns
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      2.545ns (routing 0.836ns, distribution 1.709ns)
  Clock Net Delay (Destination): 2.856ns (routing 0.909ns, distribution 1.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.545     5.921    core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X53Y277        SRLC32E                                      r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y277        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.176 r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.176    core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X53Y277        SRL16E                                       r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.856     6.233    core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X53Y277        SRL16E                                       r  core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.305     5.928    
    SLICE_X53Y277        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.172    core_inst/scheduler/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.172    
                         arrival time                           6.176    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      2.357ns (routing 0.836ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.643ns (routing 0.909ns, distribution 1.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.357     5.733    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X10Y147        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.988 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.988    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X10Y147        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.643     6.020    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X10Y147        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.280     5.740    
    SLICE_X10Y147        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.984    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      2.354ns (routing 0.836ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.639ns (routing 0.909ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.354     5.730    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X10Y149        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.985 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.985    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X10Y149        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.639     6.016    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X10Y149        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.279     5.737    
    SLICE_X10Y149        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.981    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.981    
                         arrival time                           5.985    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.061ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      2.376ns (routing 0.836ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.684ns (routing 0.909ns, distribution 1.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.376     5.752    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X15Y120        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     6.007 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     6.007    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X15Y120        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.684     6.061    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X15Y120        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.302     5.759    
    SLICE_X15Y120        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     6.003    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -6.003    
                         arrival time                           6.007    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      2.357ns (routing 0.836ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.643ns (routing 0.909ns, distribution 1.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.357     5.733    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X17Y121        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.988 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.988    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X17Y121        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.643     6.020    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X17Y121        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.280     5.740    
    SLICE_X17Y121        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.984    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.022ns
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      2.353ns (routing 0.836ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.909ns, distribution 1.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     2.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     2.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.353     5.729    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X18Y130        SRLC32E                                      r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     5.984 r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     5.984    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X18Y130        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.645     6.022    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X18Y130        SRL16E                                       r  core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.286     5.736    
    SLICE_X18Y130        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     5.980    core_inst/debugger4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -5.980    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y31  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y31  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y32  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y32  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y37  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y33  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y33  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y38  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X1Y36  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X1Y36  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y37  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y38  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y41  core_inst/genblk4[14].core_wrapper/dmem/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y30  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y30  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y29  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y27  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y35  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y31  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y33  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y32  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y33  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y36  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y37  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y28  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y28  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X0Y26  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y35  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y28  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X1Y27  core_inst/debugger4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.035ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.158ns (39.739%)  route 1.756ns (60.261%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.742ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.682ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.055     5.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.512     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y283        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.520     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X37Y283        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X37Y283        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.352     7.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.397     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y280        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     7.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.292     8.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y279        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     8.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     8.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.809    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.814    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X39Y279        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    38.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                 30.035    

Slack (MET) :             30.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.141ns (39.495%)  route 1.748ns (60.505%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.742ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.682ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.055     5.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.512     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y283        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.520     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X37Y283        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X37Y283        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.352     7.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.397     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y280        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     7.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.292     8.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y279        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     8.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.809    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.814    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X39Y279        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    38.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 30.056    

Slack (MET) :             30.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.140ns (39.542%)  route 1.743ns (60.458%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.742ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.682ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.055     5.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.512     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y283        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.520     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X37Y283        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X37Y283        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.352     7.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.397     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y280        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     7.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.288     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y279        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     8.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.026     8.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.809    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.814    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X39Y279        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    38.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 30.061    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.482ns (21.889%)  route 1.720ns (78.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.742ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.682ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.020     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.638     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X32Y269        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.442     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y273        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.640     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.759    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.748    38.219    
                         clock uncertainty           -0.035    38.184    
    SLICE_X29Y269        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 30.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.866ns (routing 0.360ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.866     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.093     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.865ns (routing 0.360ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.865     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.094     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.898ns (routing 0.360ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.400ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.898     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y280        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/Q
                         net (fo=3, routed)           0.074     2.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
    SLICE_X34Y280        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.016     2.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X34Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.052     3.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism             -0.643     2.652    
    SLICE_X34Y280        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.865ns (routing 0.360ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.865     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.095     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.866ns (routing 0.360ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.866     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.094     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.865ns (routing 0.360ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.865     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.096     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.865ns (routing 0.360ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.400ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.865     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.096     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.016     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y269        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.675     2.584    
    SLICE_X29Y269        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Net Delay (Source):      0.907ns (routing 0.360ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.400ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.907     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y282        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.107     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X38Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.081     3.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -0.678     2.646    
    SLICE_X38Y280        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.079ns (49.068%)  route 0.082ns (50.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.900ns (routing 0.360ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.400ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.900     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y277        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/Q
                         net (fo=2, routed)           0.070     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[25]
    SLICE_X36Y276        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.030     2.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.012     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[24]
    SLICE_X36Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.075     3.318    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C
                         clock pessimism             -0.677     2.641    
    SLICE_X36Y276        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.094ns (66.197%)  route 0.048ns (33.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Net Delay (Source):      0.908ns (routing 0.360ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.400ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.908     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y275        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/Q
                         net (fo=1, routed)           0.036     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[7]
    SLICE_X38Y275        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.045     2.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.012     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X38Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.075     3.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.689     2.629    
    SLICE_X38Y275        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X29Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.468ns (26.248%)  route 1.315ns (73.752%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.706ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.053     2.778    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y75        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.895 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.496     3.391    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y86        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     3.434 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.572     4.006    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y73        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     4.198 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.221     4.419    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/resetdone_a__0
    SLICE_X99Y72         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.116     4.535 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.026     4.561    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_4
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.334    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.692    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.468ns (27.225%)  route 1.251ns (72.775%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.706ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.053     2.778    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y75        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.895 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.496     3.391    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y86        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     3.434 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.572     4.006    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y73        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     4.198 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.156     4.354    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X99Y73         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     4.470 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.027     4.497    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_2
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.334    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X99Y73         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.692    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.614ns (36.033%)  route 1.090ns (63.967%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.706ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.053     2.778    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y68        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y68        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.896 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.260     3.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[2]
    SLICE_X100Y74        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     3.347 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.382     3.729    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y66        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.849 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.419     4.268    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X99Y72         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.453 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.029     4.482    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_3
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.334    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.693    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  8.211    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.687ns (40.459%)  route 1.011ns (59.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 0.706ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.015     2.740    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y38        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y38        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.858 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.227     3.085    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_3[1]
    SLICE_X99Y37         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     3.274 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.207     3.481    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_1
    SLICE_X99Y37         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     3.669 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.542     4.211    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y72         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.403 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.035     4.438    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_2
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.289    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X99Y72         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.652    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.544ns (33.705%)  route 1.070ns (66.295%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.706ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.053     2.778    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y68        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y68        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.896 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.260     3.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[2]
    SLICE_X100Y74        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     3.347 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.382     3.729    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y66        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.849 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.405     4.254    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y72         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.369 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.023     4.392    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.334    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.693    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.538ns (43.352%)  route 0.703ns (56.648%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.706ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.063     2.788    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y80         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.905 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.402     3.307    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[0]
    SLICE_X98Y72         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.479 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.193     3.672    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_0
    SLICE_X98Y73         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     3.787 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.073     3.860    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X98Y73         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.134     3.994 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     4.029    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X98Y73         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y73         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.403    12.737    
                         clock uncertainty           -0.035    12.701    
    SLICE_X98Y73         FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.761    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.483ns (39.364%)  route 0.744ns (60.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.815ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 0.706ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.090     2.815    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.933 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.403     3.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X98Y74         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.509 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.306     3.815    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X98Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     4.007 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.035     4.042    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.418    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X98Y74         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.781    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.520ns (42.869%)  route 0.693ns (57.131%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.706ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.063     2.788    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y80         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.905 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.402     3.307    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[0]
    SLICE_X98Y72         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.479 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.193     3.672    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_0
    SLICE_X98Y73         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     3.787 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.072     3.859    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X98Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     3.975 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.026     4.001    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X98Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.403    12.737    
                         clock uncertainty           -0.035    12.701    
    SLICE_X98Y73         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.761    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.464ns (38.602%)  route 0.738ns (61.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.815ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 0.706ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.090     2.815    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.933 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.403     3.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X98Y74         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.509 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.306     3.815    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X98Y74         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.988 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.029     4.017    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.418    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X98Y74         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.778    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.971ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.118ns (15.305%)  route 0.653ns (84.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.816ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.706ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.091     2.816    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.934 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.653     3.587    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy
    SLICE_X100Y73        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism              0.333    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X100Y73        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.063    12.558    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      0.952ns (routing 0.358ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.406ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.952     1.201    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.249 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.073     1.322    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm_reg[1]_0[0]
    SLICE_X98Y73         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     1.337 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.014     1.351    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X98Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.128     1.511    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.264     1.247    
    SLICE_X98Y73         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.953ns (routing 0.358ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.406ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.953     1.202    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.251 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=3, routed)           0.035     1.286    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[2]
    SLICE_X99Y72         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.301 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.012     1.313    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.136     1.519    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.312     1.207    
    SLICE_X99Y72         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.263    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.945ns (routing 0.358ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.945     1.194    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.242 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.166     1.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y73        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                         clock pessimism             -0.265     1.235    
    SLICE_X100Y73        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.355    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.953ns (routing 0.358ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.406ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.953     1.202    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.251 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.035     1.286    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[1]
    SLICE_X99Y72         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.301 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.015     1.316    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_4
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.136     1.519    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.312     1.207    
    SLICE_X99Y72         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.263    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.953ns (routing 0.358ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.406ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.953     1.202    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.251 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=3, routed)           0.071     1.322    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[5]
    SLICE_X99Y72         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.337 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_i_1/O
                         net (fo=1, routed)           0.014     1.351    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_i_1_n_0
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.133     1.516    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.275     1.241    
    SLICE_X99Y72         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.950ns (routing 0.358ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.950     1.199    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.247 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=4, routed)           0.036     1.283    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[3]_0[1]
    SLICE_X99Y73         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.298 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.016     1.314    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_2
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.312     1.203    
    SLICE_X99Y73         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.950ns (routing 0.358ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.950     1.199    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.247 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.040     1.287    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X99Y74         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     1.302 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.012     1.314    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.312     1.203    
    SLICE_X99Y74         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.945ns (routing 0.358ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.945     1.194    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.242 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.040     1.282    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y73        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.298 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.314    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.302     1.198    
    SLICE_X100Y73        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.254    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.951ns (routing 0.358ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.406ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.951     1.200    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.248 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=3, routed)           0.036     1.284    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X98Y74         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.314 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     1.330    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.130     1.513    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.308     1.205    
    SLICE_X98Y74         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.261    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.078ns (60.465%)  route 0.051ns (39.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.950ns (routing 0.358ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.950     1.199    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.247 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           0.037     1.284    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/Q[2]
    SLICE_X99Y73         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.030     1.314 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.014     1.328    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.312     1.203    
    SLICE_X99Y73         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_mgt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_mgt_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       pcie3_ultrascale_inst/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y73       pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.397ns (24.431%)  route 1.228ns (75.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.533ns, distribution 1.635ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.168     2.565    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.397     2.962 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           1.228     4.190    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[98]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.194     4.461    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[95]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.393ns (24.440%)  route 1.215ns (75.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.533ns, distribution 1.627ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.160     2.557    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.393     2.950 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[5]
                         net (fo=1, routed)           1.215     4.165    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[95]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[95]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[95])
                                                      0.173     4.440    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.388ns (23.673%)  route 1.251ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.533ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.166     2.563    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.388     2.951 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.251     4.202    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[126]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[126])
                                                      0.216     4.483    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[14]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.399ns (24.509%)  route 1.229ns (75.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.533ns, distribution 1.637ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.170     2.567    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[13])
                                                      0.399     2.966 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/DOUTADOUT[13]
                         net (fo=1, routed)           1.229     4.195    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[14]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[14])
                                                      0.216     4.483    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[56]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.392ns (23.844%)  route 1.252ns (76.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 0.533ns, distribution 1.636ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.169     2.566    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[2])
                                                      0.392     2.958 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           1.252     4.210    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[56]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[56]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[56])
                                                      0.240     4.507    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[66]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.392ns (23.830%)  route 1.253ns (76.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 0.533ns, distribution 1.636ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.169     2.566    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[11])
                                                      0.392     2.958 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.253     4.211    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[66]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[66]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[66])
                                                      0.243     4.510    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.510    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[33]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.394ns (24.351%)  route 1.224ns (75.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.533ns, distribution 1.629ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.162     2.559    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y9          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y9          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.394     2.953 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[14]
                         net (fo=1, routed)           1.224     4.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[33]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[33])
                                                      0.209     4.476    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[117]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.394ns (24.889%)  route 1.189ns (75.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.533ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.177     2.574    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.394     2.968 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[8]
                         net (fo=1, routed)           1.189     4.157    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[117]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[117]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[117])
                                                      0.218     4.485    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.485    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[128]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.392ns (24.873%)  route 1.184ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.533ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.166     2.563    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[2])
                                                      0.392     2.955 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           1.184     4.139    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[128]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[128]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[128])
                                                      0.204     4.471    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.471    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[72]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.424ns (27.355%)  route 1.126ns (72.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.533ns, distribution 1.637ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.170     2.567    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.424     2.991 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.126     4.117    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[72]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[72]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[72])
                                                      0.190     4.457    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[103]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.136ns (37.778%)  route 0.224ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.136     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[28]
                         net (fo=1, routed)           0.224     1.443    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[103]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[103]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[103])
                                                      0.303     1.411    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[88]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.144ns (37.795%)  route 0.237ns (62.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      0.144     1.227 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[15]
                         net (fo=1, routed)           0.237     1.464    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[88]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[88]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[88])
                                                      0.324     1.432    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.136ns (37.466%)  route 0.227ns (62.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.964ns (routing 0.287ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.964     1.082    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[10])
                                                      0.136     1.218 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           0.227     1.445    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[137]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[137])
                                                      0.304     1.412    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.143ns (38.753%)  route 0.226ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.963ns (routing 0.287ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.963     1.081    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.143     1.224 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[25]
                         net (fo=1, routed)           0.226     1.450    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[28]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[28])
                                                      0.309     1.417    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[121]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.137ns (37.228%)  route 0.231ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.953ns (routing 0.287ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.953     1.071    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.137     1.208 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTBDOUT[12]
                         net (fo=1, routed)           0.231     1.439    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[121]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[121]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.107    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[121])
                                                      0.298     1.405    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.402%)  route 0.193ns (56.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.961ns (routing 0.287ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.961     1.079    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.148     1.227 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           0.193     1.420    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[38]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[38])
                                                      0.278     1.386    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[94]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.139ns (38.187%)  route 0.225ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.961ns (routing 0.287ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.961     1.079    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[4])
                                                      0.139     1.218 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.225     1.443    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[94]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[94]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[94])
                                                      0.301     1.409    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.135ns (40.663%)  route 0.197ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.218 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.197     1.415    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.380    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[133]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.138ns (35.659%)  route 0.249ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.964ns (routing 0.287ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.964     1.082    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[7])
                                                      0.138     1.220 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[7]
                         net (fo=1, routed)           0.249     1.469    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[133]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[133]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[133])
                                                      0.326     1.434    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.137ns (37.127%)  route 0.232ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.966ns (routing 0.287ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.966     1.084    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.137     1.221 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.232     1.453    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[62]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[62])
                                                      0.309     1.417    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y12   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.239       0.135      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.231       0.143      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.338       0.271      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.324       0.285      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.418ns (38.533%)  route 2.262ns (61.467%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 6.053 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.478ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     5.497 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[7]
                         net (fo=2, routed)           0.279     5.776    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[7]
    SLICE_X74Y53         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     5.816 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15_i_1/O
                         net (fo=1, routed)           0.219     6.035    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/DIA1
    SLICE_X75Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.724     6.053    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/WCLK
    SLICE_X75Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA_D1/CLK
                         clock pessimism              0.174     6.227    
                         clock uncertainty           -0.035     6.192    
    SLICE_X75Y53         RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     6.143    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.498ns (40.000%)  route 2.247ns (60.000%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.478ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     5.485 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[5]
                         net (fo=2, routed)           0.219     5.704    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[5]
    SLICE_X76Y55         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     5.836 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13_i_14/O
                         net (fo=1, routed)           0.264     6.100    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/DIG1
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.810     6.139    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/WCLK
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG_D1/CLK
                         clock pessimism              0.173     6.312    
                         clock uncertainty           -0.035     6.277    
    SLICE_X76Y53         RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.049     6.228    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.369ns (37.828%)  route 2.250ns (62.172%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 6.053 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.478ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     5.447 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[6]
                         net (fo=2, routed)           0.287     5.734    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[6]
    SLICE_X74Y53         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.775 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15_i_2/O
                         net (fo=1, routed)           0.199     5.974    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/DIA0
    SLICE_X75Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.724     6.053    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/WCLK
    SLICE_X75Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA/CLK
                         clock pessimism              0.174     6.227    
                         clock uncertainty           -0.035     6.192    
    SLICE_X75Y53         RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     6.143    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.396ns (37.720%)  route 2.305ns (62.280%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.478ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.444 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.333     5.777    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[1]
    SLICE_X77Y54         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.848 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13_i_10/O
                         net (fo=1, routed)           0.208     6.056    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/DIE1
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.810     6.139    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/WCLK
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism              0.173     6.312    
                         clock uncertainty           -0.035     6.277    
    SLICE_X76Y53         RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     6.228    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.373ns (37.229%)  route 2.315ns (62.771%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.478ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     5.452 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[4]
                         net (fo=2, routed)           0.368     5.820    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[4]
    SLICE_X76Y52         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.860 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13_i_15/O
                         net (fo=1, routed)           0.183     6.043    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/DIG0
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.810     6.139    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/WCLK
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG/CLK
                         clock pessimism              0.173     6.312    
                         clock uncertainty           -0.035     6.277    
    SLICE_X76Y53         RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     6.228    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.332ns (36.205%)  route 2.347ns (63.795%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.478ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.410 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.345     5.755    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[0]
    SLICE_X77Y54         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.796 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13_i_11/O
                         net (fo=1, routed)           0.238     6.034    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/DIE0
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.810     6.139    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/WCLK
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME/CLK
                         clock pessimism              0.173     6.312    
                         clock uncertainty           -0.035     6.277    
    SLICE_X76Y53         RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     6.228    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.373ns (37.606%)  route 2.278ns (62.394%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.527ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.478ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.958     2.355    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X74Y53         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.472 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[274]/Q
                         net (fo=4, routed)           0.279     2.751    core_inst/pcie_controller_inst/tx_header_remover/s_axis_tuser_r_reg[8]_0[266]
    SLICE_X73Y55         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     2.924 r  core_inst/pcie_controller_inst/tx_header_remover/m_axi_wstrb_reg[10]_i_2/O
                         net (fo=4, routed)           0.125     3.049    core_inst/pcie_controller_inst/tx_header_remover/axis_write_data_tkeep[10]
    SLICE_X73Y55         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.164 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69/O
                         net (fo=2, routed)           0.296     3.460    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_69_n_0
    SLICE_X74Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     3.592 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61/O
                         net (fo=1, routed)           0.306     3.898    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_61_n_0
    SLICE_X73Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.939 f  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47/O
                         net (fo=1, routed)           0.198     4.137    core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_47_n_0
    SLICE_X74Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.177 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg[7]_i_27/O
                         net (fo=2, routed)           0.217     4.394    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[7]_i_2
    SLICE_X75Y54         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     4.489 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_9/O
                         net (fo=2, routed)           0.249     4.738    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/DI[0]
    SLICE_X75Y54         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     4.874 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.874    core_inst/pcie_controller_inst/tx_header_remover/S[1]
    SLICE_X75Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     5.217 r  core_inst/pcie_controller_inst/tx_header_remover/length_reg_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.094     5.311    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/CO[0]
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     5.449 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/length_reg_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.288     5.737    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/O[3]
    SLICE_X76Y54         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     5.780 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13_i_12/O
                         net (fo=1, routed)           0.226     6.006    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/DIF1
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.810     6.139    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/WCLK
    SLICE_X76Y53         RAMD32                                       r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMF_D1/CLK
                         clock pessimism              0.173     6.312    
                         clock uncertainty           -0.035     6.277    
    SLICE_X76Y53         RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     6.228    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/status_fifo_len_reg_0_31_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.899ns (24.739%)  route 2.735ns (75.261%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 6.155 - 4.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.527ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.478ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.086     2.483    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X95Y53         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.597 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/Q
                         net (fo=15, routed)          0.232     2.829    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg[4]
    SLICE_X95Y55         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     3.014 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[251]_i_24/O
                         net (fo=129, routed)         0.550     3.564    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[251]_i_24_n_0
    SLICE_X90Y58         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.680 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[123]_i_4/O
                         net (fo=2, routed)           0.071     3.751    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[123]_i_4_n_0
    SLICE_X90Y58         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.820 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[59]_i_5/O
                         net (fo=3, routed)           0.351     4.171    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[59]_i_5_n_0
    SLICE_X94Y59         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.289 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_5/O
                         net (fo=2, routed)           0.318     4.607    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_5_n_0
    SLICE_X92Y54         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     4.677 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_3/O
                         net (fo=2, routed)           0.822     5.499    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_3_n_0
    SLICE_X87Y46         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     5.615 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_2/O
                         net (fo=1, routed)           0.223     5.838    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_2_n_0
    SLICE_X87Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.878 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_1/O
                         net (fo=2, routed)           0.141     6.019    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_int[27]
    SLICE_X87Y45         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     6.090 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg[27]_i_1__0/O
                         net (fo=1, routed)           0.027     6.117    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg[27]_i_1__0_n_0
    SLICE_X87Y45         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.826     6.155    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X87Y45         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[27]/C
                         clock pessimism              0.185     6.340    
                         clock uncertainty           -0.035     6.304    
    SLICE_X87Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.363    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          6.363    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.833ns (22.916%)  route 2.802ns (77.084%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 6.157 - 4.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.527ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.478ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.086     2.483    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X95Y53         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.600 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[3]/Q
                         net (fo=9, routed)           0.306     2.906    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg[3]
    SLICE_X95Y54         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     3.036 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[255]_i_23/O
                         net (fo=129, routed)         0.336     3.372    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[255]_i_23_n_0
    SLICE_X96Y59         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.487 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[124]_i_4/O
                         net (fo=2, routed)           0.296     3.783    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[124]_i_4_n_0
    SLICE_X97Y56         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     3.970 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[60]_i_4/O
                         net (fo=3, routed)           0.234     4.204    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[60]_i_4_n_0
    SLICE_X98Y54         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     4.336 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_5/O
                         net (fo=2, routed)           0.194     4.530    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_5_n_0
    SLICE_X98Y53         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.571 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_3/O
                         net (fo=2, routed)           0.822     5.393    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_3_n_0
    SLICE_X86Y41         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.464 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_2/O
                         net (fo=1, routed)           0.250     5.714    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_2_n_0
    SLICE_X86Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.754 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[28]_i_1/O
                         net (fo=2, routed)           0.364     6.118    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_int[28]
    SLICE_X86Y41         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.828     6.157    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X86Y41         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[28]/C
                         clock pessimism              0.185     6.342    
                         clock uncertainty           -0.035     6.306    
    SLICE_X86Y41         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.366    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.753ns (20.761%)  route 2.874ns (79.239%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.527ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.478ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.086     2.483    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X95Y53         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.597 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg_reg[4]/Q
                         net (fo=15, routed)          0.232     2.829    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/offset_reg[4]
    SLICE_X95Y55         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     3.014 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[251]_i_24/O
                         net (fo=129, routed)         0.550     3.564    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[251]_i_24_n_0
    SLICE_X90Y58         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.680 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[123]_i_4/O
                         net (fo=2, routed)           0.071     3.751    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[123]_i_4_n_0
    SLICE_X90Y58         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.820 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[59]_i_5/O
                         net (fo=3, routed)           0.351     4.171    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[59]_i_5_n_0
    SLICE_X94Y59         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.289 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_5/O
                         net (fo=2, routed)           0.318     4.607    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_5_n_0
    SLICE_X92Y54         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     4.677 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_3/O
                         net (fo=2, routed)           0.757     5.434    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[27]_i_3_n_0
    SLICE_X86Y46         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     5.474 f  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[19]_i_2/O
                         net (fo=1, routed)           0.221     5.695    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[19]_i_2_n_0
    SLICE_X86Y46         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.736 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[19]_i_1/O
                         net (fo=2, routed)           0.374     6.110    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_int[19]
    SLICE_X86Y46         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.825     6.154    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X86Y46         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[19]/C
                         clock pessimism              0.185     6.339    
                         clock uncertainty           -0.035     6.303    
    SLICE_X86Y46         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.364    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.922ns (routing 0.277ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.317ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.922     1.040    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X80Y52         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.089 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[235]/Q
                         net (fo=1, routed)           0.067     1.156    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg[235]
    SLICE_X80Y51         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.171 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg[235]_i_1__0/O
                         net (fo=1, routed)           0.016     1.187    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg[235]_i_1__0_n_0
    SLICE_X80Y51         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.109     1.274    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X80Y51         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[235]/C
                         clock pessimism             -0.173     1.101    
    SLICE_X80Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.157    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.954ns (routing 0.277ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.317ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.954     1.072    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X93Y67         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y67         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.120 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/Q
                         net (fo=2, routed)           0.077     1.197    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg_reg[255]_0[33]
    SLICE_X91Y67         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     1.227 r  core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg[33]_i_1__1/O
                         net (fo=1, routed)           0.015     1.242    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst_n_529
    SLICE_X91Y67         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.140     1.305    core_inst/pcie_controller_inst/axi_interconnect_inst/user_clk
    SLICE_X91Y67         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[33]/C
                         clock pessimism             -0.151     1.154    
    SLICE_X91Y67         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.210    core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.063ns (33.158%)  route 0.127ns (66.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.872ns (routing 0.277ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.317ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.872     0.990    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X74Y48         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.038 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.111     1.149    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg[6]
    SLICE_X73Y48         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.164 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.016     1.180    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_next[8]
    SLICE_X73Y48         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.067     1.232    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X73Y48         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[8]/C
                         clock pessimism             -0.140     1.092    
    SLICE_X73Y48         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.148    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/input_cycle_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.927ns (routing 0.277ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.317ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.927     1.045    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X85Y55         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.094 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[179]/Q
                         net (fo=2, routed)           0.069     1.163    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg_reg[255]_0[179]
    SLICE_X85Y54         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.178 r  core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg[179]_i_1__1/O
                         net (fo=1, routed)           0.016     1.194    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst_n_383
    SLICE_X85Y54         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.116     1.281    core_inst/pcie_controller_inst/axi_interconnect_inst/user_clk
    SLICE_X85Y54         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[179]/C
                         clock pessimism             -0.175     1.105    
    SLICE_X85Y54         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.161    core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[179]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/mem_read_data_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.922ns (routing 0.277ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.317ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.922     1.040    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X80Y59         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/mem_read_data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.088 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/mem_read_data_reg_reg[35]/Q
                         net (fo=1, routed)           0.093     1.181    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/mem_read_data_reg[35]
    SLICE_X80Y58         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.100     1.265    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/user_clk
    SLICE_X80Y58         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[35]/C
                         clock pessimism             -0.173     1.092    
    SLICE_X80Y58         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.148    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/m_axis_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axi_wstrb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wstrb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.909ns (routing 0.277ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.317ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.909     1.027    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X83Y61         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axi_wstrb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.076 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axi_wstrb_reg_reg[12]/Q
                         net (fo=2, routed)           0.070     1.146    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wstrb_reg_reg[31]_1[12]
    SLICE_X83Y62         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.161 r  core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wstrb_reg[12]_i_1__1/O
                         net (fo=1, routed)           0.016     1.177    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst_n_289
    SLICE_X83Y62         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wstrb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.098     1.263    core_inst/pcie_controller_inst/axi_interconnect_inst/user_clk
    SLICE_X83Y62         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wstrb_reg_reg[12]/C
                         clock pessimism             -0.175     1.088    
    SLICE_X83Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.144    core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wstrb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_ram_inst/FSM_sequential_write_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.896ns (routing 0.277ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.317ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.896     1.014    core_inst/pcie_controller_inst/axi_ram_inst/user_clk
    SLICE_X79Y63         FDRE                                         r  core_inst/pcie_controller_inst/axi_ram_inst/FSM_sequential_write_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.063 r  core_inst/pcie_controller_inst/axi_ram_inst/FSM_sequential_write_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.076     1.139    core_inst/pcie_controller_inst/axi_ram_inst/write_state_reg[1]
    SLICE_X79Y61         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     1.154 r  core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg[0]_i_1/O
                         net (fo=1, routed)           0.016     1.170    core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg[0]_i_1_n_0
    SLICE_X79Y61         FDRE                                         r  core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.089     1.254    core_inst/pcie_controller_inst/axi_ram_inst/user_clk
    SLICE_X79Y61         FDRE                                         r  core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg_reg[0]/C
                         clock pessimism             -0.175     1.079    
    SLICE_X79Y61         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.135    core_inst/pcie_controller_inst/axi_ram_inst/write_burst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.939ns (routing 0.277ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.317ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.939     1.057    core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/user_clk
    SLICE_X88Y62         FDRE                                         r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.106 r  core_inst/pcie_controller_inst/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[85]/Q
                         net (fo=2, routed)           0.077     1.183    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg_reg[255]_0[85]
    SLICE_X89Y62         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.213 r  core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst/m_axi_wdata_reg[85]_i_1__1/O
                         net (fo=1, routed)           0.016     1.229    core_inst/pcie_controller_inst/axi_interconnect_inst/arb_inst_n_477
    SLICE_X89Y62         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.124     1.289    core_inst/pcie_controller_inst/axi_interconnect_inst/user_clk
    SLICE_X89Y62         FDRE                                         r  core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[85]/C
                         clock pessimism             -0.151     1.138    
    SLICE_X89Y62         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.194    core_inst/pcie_controller_inst/axi_interconnect_inst/m_axi_wdata_reg_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.960ns (routing 0.277ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.317ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.960     1.078    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X90Y50         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.127 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg_reg[117]/Q
                         net (fo=1, routed)           0.068     1.195    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tdata_reg[117]
    SLICE_X90Y49         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.210 r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg[117]_i_1/O
                         net (fo=1, routed)           0.016     1.226    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg[117]_i_1_n_0
    SLICE_X90Y49         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.148     1.313    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X90Y49         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[117]/C
                         clock pessimism             -0.178     1.135    
    SLICE_X90Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.191    core_inst/pcie_controller_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/pcie_controller_inst/pcie_us_axil_master_inst/m_axis_cc_tdata_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[110]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.049ns (11.639%)  route 0.372ns (88.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.901ns (routing 0.277ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.317ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.901     1.019    core_inst/pcie_controller_inst/pcie_us_axil_master_inst/user_clk
    SLICE_X76Y26         FDRE                                         r  core_inst/pcie_controller_inst/pcie_us_axil_master_inst/m_axis_cc_tdata_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.068 r  core_inst/pcie_controller_inst/pcie_us_axil_master_inst/m_axis_cc_tdata_reg_reg[110]/Q
                         net (fo=1, routed)           0.372     1.440    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[110]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[110]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.094     1.259    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.151     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[110])
                                                      0.296     1.404    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y13   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y12   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y11   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y8    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y8    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y10   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y9    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y9    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_15/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y13   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y10   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_14/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y14   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y15   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y14   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_9/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y14   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_9/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y8    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y8    core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y16   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y13   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y13   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y11   core_inst/pcie_controller_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.238       0.136      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.214       0.160      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.344       0.265      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.316       0.293      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.229ns (7.284%)  route 2.915ns (92.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.527     5.647    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y0          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.229ns (7.284%)  route 2.915ns (92.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.527     5.647    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y0          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.229ns (7.284%)  route 2.915ns (92.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.527     5.647    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y0          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.229ns (7.284%)  route 2.915ns (92.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.527     5.647    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y0          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.229ns (7.307%)  route 2.905ns (92.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.486ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.517     5.637    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.825     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/C
                         clock pessimism              0.118     6.272    
                         clock uncertainty           -0.035     6.237    
    SLICE_X86Y0          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.229ns (7.307%)  route 2.905ns (92.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.486ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.517     5.637    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.825     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/C
                         clock pessimism              0.118     6.272    
                         clock uncertainty           -0.035     6.237    
    SLICE_X86Y0          FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.229ns (7.307%)  route 2.905ns (92.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.486ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.517     5.637    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.825     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/C
                         clock pessimism              0.118     6.272    
                         clock uncertainty           -0.035     6.237    
    SLICE_X86Y0          FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.229ns (7.307%)  route 2.905ns (92.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.486ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.517     5.637    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.825     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/C
                         clock pessimism              0.118     6.272    
                         clock uncertainty           -0.035     6.237    
    SLICE_X86Y0          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.154    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.229ns (7.309%)  route 2.904ns (92.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.516     5.636    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y1          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.229ns (7.309%)  route 2.904ns (92.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.536ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.486ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.106     2.503    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y63         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.617 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.388     5.005    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.516     5.636    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.827     6.156    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/C
                         clock pessimism              0.118     6.274    
                         clock uncertainty           -0.035     6.239    
    SLICE_X86Y1          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.155    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.941ns (routing 0.286ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.328ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.941     1.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X99Y92         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.108 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/Q
                         net (fo=1, routed)           0.168     1.276    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[281]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.052     1.217    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.151     1.066    
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.246    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.967%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.928ns (routing 0.286ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.328ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.928     1.046    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X99Y89         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.094 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.161     1.255    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[259]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.052     1.217    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.151     1.066    
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     1.223    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.965ns (routing 0.286ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.328ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.965     1.083    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X90Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.131 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/Q
                         net (fo=2, routed)           0.102     1.233    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1[9]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.129     1.294    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/C
                         clock pessimism             -0.149     1.145    
    SLICE_X88Y11         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.200    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.966ns (routing 0.286ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.328ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.966     1.084    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X94Y5          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y5          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.132 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/Q
                         net (fo=1, routed)           0.177     1.309    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[25]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.080     1.245    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.096    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.276    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.954ns (routing 0.286ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.328ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.954     1.072    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_txeq_i/CLK_PCLK
    SLICE_X97Y24         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.120 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[4]/Q
                         net (fo=1, routed)           0.106     1.226    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1[4]
    SLICE_X95Y24         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.121     1.286    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X95Y24         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]/C
                         clock pessimism             -0.149     1.137    
    SLICE_X95Y24         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.193    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.956ns (routing 0.286ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.328ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.956     1.074    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X97Y47         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y47         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.122 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/Q
                         net (fo=1, routed)           0.189     1.311    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[414]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.075     1.240    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.091    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     1.278    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.966ns (routing 0.286ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.328ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.966     1.084    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X96Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y3          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.132 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/Q
                         net (fo=1, routed)           0.182     1.314    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[23]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.080     1.245    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.096    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.280    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.963ns (routing 0.286ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.328ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.963     1.081    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y48         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.129 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/Q
                         net (fo=1, routed)           0.174     1.303    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[415]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.075     1.240    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.091    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[31])
                                                      0.178     1.269    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.961ns (routing 0.286ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.328ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.961     1.079    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X99Y20         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y20         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.128 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/Q
                         net (fo=1, routed)           0.171     1.299    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[153]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.069     1.234    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.085    
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.265    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.049ns (9.074%)  route 0.491ns (90.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.934ns (routing 0.286ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.328ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.934     1.052    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X94Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.101 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.491     1.592    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_err_cor_out_7[0]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.071     1.236    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.089     1.147    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.410     1.557    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.207       0.167      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.191       0.183      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.293       0.316      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.279       0.330      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.094       0.425      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.073       0.443      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.131ns (27.741%)  route 2.946ns (72.259%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.316ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.760     2.157    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X96Y192        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.271 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/Q
                         net (fo=26, routed)          1.274     3.545    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg_n_0_[1]
    SLICE_X89Y197        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.720 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[19]_i_6__0/O
                         net (fo=3, routed)           0.543     4.263    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[19]_i_2_0
    SLICE_X94Y198        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     4.439 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[19]_i_4/O
                         net (fo=1, routed)           0.197     4.636    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[19]_i_4_n_0
    SLICE_X95Y198        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     4.752 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[19]_i_2/O
                         net (fo=2, routed)           0.324     5.076    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next3[19]
    SLICE_X96Y198        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     5.248 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_12__0/O
                         net (fo=1, routed)           0.353     5.601    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_12__0_n_0
    SLICE_X94Y195        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.792 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3__0/O
                         net (fo=1, routed)           0.229     6.021    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3__0_n_0
    SLICE_X93Y194        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     6.208 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1__0/O
                         net (fo=1, routed)           0.026     6.234    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X93Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.553     8.282    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X93Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X93Y194        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.465    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.713ns (20.854%)  route 2.706ns (79.146%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 8.272 - 6.400 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.316ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.283ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.789     2.186    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y181        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.303 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/Q
                         net (fo=1, routed)           0.375     2.678    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[1]
    SLICE_X92Y181        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     2.852 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0/O
                         net (fo=1, routed)           0.427     3.279    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0_n_0
    SLICE_X94Y180        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     3.470 f  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0/O
                         net (fo=1, routed)           0.156     3.626    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0_n_0
    SLICE_X92Y180        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     3.741 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_1__2/O
                         net (fo=22, routed)          0.643     4.384    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/p_5_in
    SLICE_X91Y190        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.500 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_ENARDEN_cooolgate_en_gate_230/O
                         net (fo=1, routed)           1.105     5.605    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_ENARDEN_cooolgate_en_sig_206
    RAMB18_X8Y84         RAMB18E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.543     8.272    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X8Y84         RAMB18E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
                         clock pessimism              0.160     8.432    
                         clock uncertainty           -0.035     8.397    
    RAMB18_X8Y84         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     7.935    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.713ns (21.600%)  route 2.588ns (78.400%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 8.260 - 6.400 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.316ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.283ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.789     2.186    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y181        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.303 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/Q
                         net (fo=1, routed)           0.375     2.678    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[1]
    SLICE_X92Y181        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     2.852 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0/O
                         net (fo=1, routed)           0.427     3.279    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0_n_0
    SLICE_X94Y180        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     3.470 f  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0/O
                         net (fo=1, routed)           0.156     3.626    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0_n_0
    SLICE_X92Y180        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     3.741 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_1__2/O
                         net (fo=22, routed)          0.511     4.252    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/p_5_in
    SLICE_X91Y187        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.368 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__2/O
                         net (fo=4, routed)           1.119     5.487    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__2_n_0
    RAMB36_X9Y40         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.531     8.260    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y40         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.160     8.420    
                         clock uncertainty           -0.035     8.385    
    RAMB36_X9Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.923    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.290ns (7.921%)  route 3.371ns (92.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.316ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.751     2.148    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X98Y181        FDPE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.265 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=255, routed)         2.003     4.268    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/s_rst_sync3_reg
    SLICE_X85Y187        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     4.441 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg[127]_i_1__3/O
                         net (fo=146, routed)         1.368     5.809    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/store_axis_int_to_temp
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.551     8.280    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35]/C
                         clock pessimism              0.160     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X92Y194        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.355    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.290ns (7.921%)  route 3.371ns (92.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.316ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.751     2.148    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X98Y181        FDPE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.265 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=255, routed)         2.003     4.268    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/s_rst_sync3_reg
    SLICE_X85Y187        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     4.441 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg[127]_i_1__3/O
                         net (fo=146, routed)         1.368     5.809    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/store_axis_int_to_temp
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.551     8.280    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3]/C
                         clock pessimism              0.160     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X92Y194        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.355    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.290ns (7.921%)  route 3.371ns (92.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.316ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.751     2.148    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X98Y181        FDPE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.265 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=255, routed)         2.003     4.268    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/s_rst_sync3_reg
    SLICE_X85Y187        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     4.441 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg[127]_i_1__3/O
                         net (fo=146, routed)         1.368     5.809    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/store_axis_int_to_temp
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.551     8.280    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[15]/C
                         clock pessimism              0.160     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X92Y194        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     8.355    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.290ns (7.921%)  route 3.371ns (92.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.316ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.751     2.148    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X98Y181        FDPE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.265 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=255, routed)         2.003     4.268    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/s_rst_sync3_reg
    SLICE_X85Y187        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     4.441 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg[127]_i_1__3/O
                         net (fo=146, routed)         1.368     5.809    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/store_axis_int_to_temp
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.551     8.280    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[7]/C
                         clock pessimism              0.160     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X92Y194        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     8.355    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.290ns (7.928%)  route 3.368ns (92.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.316ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.751     2.148    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X98Y181        FDPE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.265 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=255, routed)         2.003     4.268    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/s_rst_sync3_reg
    SLICE_X85Y187        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     4.441 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg[127]_i_1__3/O
                         net (fo=146, routed)         1.365     5.806    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/store_axis_int_to_temp
    SLICE_X93Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.551     8.280    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X93Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14]/C
                         clock pessimism              0.160     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X93Y194        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.358    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.713ns (22.443%)  route 2.464ns (77.557%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 8.293 - 6.400 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.316ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.283ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.789     2.186    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y181        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.303 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/Q
                         net (fo=1, routed)           0.375     2.678    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[1]
    SLICE_X92Y181        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     2.852 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0/O
                         net (fo=1, routed)           0.427     3.279    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0_n_0
    SLICE_X94Y180        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     3.470 f  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0/O
                         net (fo=1, routed)           0.156     3.626    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0_n_0
    SLICE_X92Y180        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     3.741 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_1__2/O
                         net (fo=22, routed)          0.511     4.252    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/p_5_in
    SLICE_X91Y187        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.368 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__2/O
                         net (fo=4, routed)           0.995     5.363    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__2_n_0
    RAMB36_X8Y36         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.564     8.293    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X8Y36         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.160     8.453    
                         clock uncertainty           -0.035     8.417    
    RAMB36_X8Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.955    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.731ns (23.362%)  route 2.398ns (76.638%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.253 - 6.400 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.316ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.283ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.789     2.186    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y181        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.303 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/Q
                         net (fo=1, routed)           0.375     2.678    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[1]
    SLICE_X92Y181        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     2.852 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0/O
                         net (fo=1, routed)           0.427     3.279    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_9__0_n_0
    SLICE_X94Y180        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     3.470 f  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0/O
                         net (fo=1, routed)           0.156     3.626    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_7__0_n_0
    SLICE_X92Y180        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     3.741 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_1__2/O
                         net (fo=22, routed)          0.511     4.252    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/p_5_in
    SLICE_X91Y187        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     4.386 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__1/O
                         net (fo=4, routed)           0.929     5.315    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__1_n_0
    RAMB36_X9Y41         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.524     8.253    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y41         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.160     8.413    
                         clock uncertainty           -0.035     8.378    
    RAMB36_X9Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     7.916    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  2.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.747ns (routing 0.163ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.747     0.865    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X91Y190        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.913 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[0]/Q
                         net (fo=2, routed)           0.106     1.019    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[128]
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.953     1.118    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.158     0.960    
    RAMB36_X9Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     0.989    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.753ns (routing 0.163ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.190ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.753     0.871    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y187        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.920 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[52]/Q
                         net (fo=2, routed)           0.131     1.051    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[52]
    RAMB36_X9Y37         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.955     1.120    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y37         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.129     0.991    
    RAMB36_X9Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.020    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.163ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.190ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.767     0.885    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X86Y189        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.934 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[95]/Q
                         net (fo=2, routed)           0.107     1.041    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[95]
    RAMB36_X8Y37         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.975     1.140    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X8Y37         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.161     0.980    
    RAMB36_X8Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                      0.029     1.009    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.756ns (routing 0.163ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.756     0.874    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y192        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y192        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.923 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tkeep_reg_reg[14]/Q
                         net (fo=2, routed)           0.128     1.051    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[142]
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.953     1.118    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.129     0.989    
    RAMB36_X9Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.018    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.755ns (routing 0.163ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.190ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.755     0.873    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y188        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y188        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.921 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[13]/Q
                         net (fo=2, routed)           0.096     1.017    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[13]
    SLICE_X90Y189        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.921     1.086    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y189        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13]/C
                         clock pessimism             -0.159     0.927    
    SLICE_X90Y189        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.983    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.754ns (routing 0.163ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.754     0.872    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y191        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.920 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[124]/Q
                         net (fo=2, routed)           0.132     1.052    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[124]
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.953     1.118    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.129     0.989    
    RAMB36_X9Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.018    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.750ns (routing 0.163ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.190ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.750     0.868    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X89Y190        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.917 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[57]/Q
                         net (fo=2, routed)           0.095     1.012    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[57]
    SLICE_X89Y189        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.916     1.081    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X89Y189        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57]/C
                         clock pessimism             -0.159     0.922    
    SLICE_X89Y189        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.978    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.757ns (routing 0.163ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.190ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.757     0.875    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y180        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.924 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=5, routed)           0.069     0.993    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_next1[3]
    SLICE_X93Y181        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.008 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.016     1.024    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg[4]_i_1__2_n_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.926     1.091    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[4]/C
                         clock pessimism             -0.159     0.932    
    SLICE_X93Y181        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.988    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.756ns (routing 0.163ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.190ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.756     0.874    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y193        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.922 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/Q
                         net (fo=2, routed)           0.093     1.015    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[33]
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.916     1.081    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X92Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33]/C
                         clock pessimism             -0.159     0.922    
    SLICE_X92Y194        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.978    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.756ns (routing 0.163ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.756     0.874    core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X90Y191        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.923 r  core_inst/genblk1[0].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[127]/Q
                         net (fo=2, routed)           0.133     1.056    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/s_axis[127]
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/DINADIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.953     1.118    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y38         RAMB36E2                                     r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.129     0.989    
    RAMB36_X9Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                      0.029     1.018    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y40         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y41         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y38         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y39         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y84         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y192        core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y38         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y40         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y40         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y41         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y38         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y39         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y84         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y40         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y39         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y41         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y36         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y37         core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.458       0.547      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.273       0.609      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]_2
  To Clock:  rxoutclk_out[1]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y90        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y91        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.106       0.413      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.088       0.428      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.646ns (14.267%)  route 3.882ns (85.733%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.326ns, distribution 1.436ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.292ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.762     2.159    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X92Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.273 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/Q
                         net (fo=21, routed)          1.370     3.643    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[9]
    SLICE_X86Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.792 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.699     4.491    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.621 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3/O
                         net (fo=3, routed)           0.952     5.573    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3_n_0
    SLICE_X86Y210        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.745 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state3[23]_i_4/O
                         net (fo=3, routed)           0.643     6.388    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64_n_45
    SLICE_X89Y211        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     6.428 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3/O
                         net (fo=1, routed)           0.191     6.619    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3_n_0
    SLICE_X89Y210        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     6.660 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_1/O
                         net (fo=1, routed)           0.027     6.687    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7
    SLICE_X89Y210        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.553     8.282    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X89Y210        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/C
                         clock pessimism              0.161     8.443    
                         clock uncertainty           -0.035     8.408    
    SLICE_X89Y210        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.467    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.753ns (17.200%)  route 3.625ns (82.800%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.326ns, distribution 1.436ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.292ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.762     2.159    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X92Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.273 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/Q
                         net (fo=21, routed)          1.370     3.643    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[9]
    SLICE_X86Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.792 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.699     4.491    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.621 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3/O
                         net (fo=3, routed)           0.952     5.573    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3_n_0
    SLICE_X86Y210        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.745 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state3[23]_i_4/O
                         net (fo=3, routed)           0.577     6.322    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64_n_45
    SLICE_X89Y210        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     6.510 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[23]_i_1/O
                         net (fo=1, routed)           0.027     6.537    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[23]_i_1_n_0
    SLICE_X89Y210        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.551     8.280    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X89Y210        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[23]/C
                         clock pessimism              0.161     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X89Y210        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.466    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[23]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.753ns (17.459%)  route 3.560ns (82.541%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.326ns, distribution 1.436ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.292ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.762     2.159    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X92Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.273 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/Q
                         net (fo=21, routed)          1.370     3.643    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[9]
    SLICE_X86Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.792 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.699     4.491    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.621 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3/O
                         net (fo=3, routed)           0.952     5.573    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3_n_0
    SLICE_X86Y210        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.745 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state3[23]_i_4/O
                         net (fo=3, routed)           0.512     6.257    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/xgmii_rxd_d0_reg[40]
    SLICE_X88Y212        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     6.445 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[23]_i_1/O
                         net (fo=1, routed)           0.027     6.472    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[23]
    SLICE_X88Y212        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.552     8.281    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X88Y212        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[23]/C
                         clock pessimism              0.161     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X88Y212        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.466    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[23]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.536ns (13.261%)  route 3.506ns (86.739%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.326ns, distribution 1.436ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.292ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.762     2.159    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X92Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.273 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/Q
                         net (fo=21, routed)          1.370     3.643    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[9]
    SLICE_X86Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.792 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.692     4.484    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X89Y208        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     4.524 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[20]_i_2/O
                         net (fo=1, routed)           0.513     5.037    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[20]_i_2_n_0
    SLICE_X86Y208        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.077 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[20]_i_1/O
                         net (fo=3, routed)           0.896     5.973    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[20]
    SLICE_X93Y211        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     6.166 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[20]_i_1/O
                         net (fo=1, routed)           0.035     6.201    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[20]_i_1_n_0
    SLICE_X93Y211        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.541     8.270    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X93Y211        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/C
                         clock pessimism              0.161     8.431    
                         clock uncertainty           -0.035     8.396    
    SLICE_X93Y211        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.459    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.582ns (14.463%)  route 3.442ns (85.537%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 8.264 - 6.400 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.326ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.292ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.756     2.153    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X91Y208        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.268 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/Q
                         net (fo=13, routed)          1.128     3.396    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X89Y213        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.529 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[31]_i_7/O
                         net (fo=6, routed)           1.202     4.731    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/xgmii_rxd_d0_reg[39]
    SLICE_X86Y209        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.803 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_6/O
                         net (fo=1, routed)           0.137     4.940    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_6_n_0
    SLICE_X86Y208        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.981 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_2/O
                         net (fo=1, routed)           0.200     5.181    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_2_n_0
    SLICE_X87Y208        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     5.253 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_1/O
                         net (fo=3, routed)           0.740     5.993    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[27]
    SLICE_X91Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     6.142 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[27]_i_1/O
                         net (fo=1, routed)           0.035     6.177    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[27]_i_1_n_0
    SLICE_X91Y210        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.535     8.264    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X91Y210        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[27]/C
                         clock pessimism              0.162     8.426    
                         clock uncertainty           -0.035     8.390    
    SLICE_X91Y210        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.453    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[27]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.640ns (16.178%)  route 3.316ns (83.822%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.326ns, distribution 1.436ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.292ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.762     2.159    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X92Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.273 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[9]/Q
                         net (fo=21, routed)          1.370     3.643    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[9]
    SLICE_X86Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.792 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.699     4.491    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.621 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3/O
                         net (fo=3, routed)           0.480     5.101    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_3_n_0
    SLICE_X86Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     5.216 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[16]_i_1/O
                         net (fo=3, routed)           0.740     5.956    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[16]
    SLICE_X93Y211        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.088 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[16]_i_1/O
                         net (fo=1, routed)           0.027     6.115    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[16]_i_1_n_0
    SLICE_X93Y211        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.541     8.270    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X93Y211        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[16]/C
                         clock pessimism              0.161     8.431    
                         clock uncertainty           -0.035     8.396    
    SLICE_X93Y211        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.455    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[16]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.910ns (23.472%)  route 2.967ns (76.528%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 8.262 - 6.400 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.326ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.292ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.795     2.192    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X90Y206        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y206        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.306 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/Q
                         net (fo=25, routed)          1.296     3.602    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[5]_0[2]
    SLICE_X97Y208        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.718 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[31]_i_7/O
                         net (fo=8, routed)           0.672     4.390    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[31]_i_7_n_0
    SLICE_X95Y208        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     4.522 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[4]_i_2/O
                         net (fo=2, routed)           0.141     4.663    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next3[4]
    SLICE_X96Y208        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.778 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_49/O
                         net (fo=1, routed)           0.386     5.164    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_49_n_0
    SLICE_X95Y209        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     5.353 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_13/O
                         net (fo=1, routed)           0.384     5.737    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_13_n_0
    SLICE_X91Y210        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     5.911 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3/O
                         net (fo=1, routed)           0.061     5.972    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3_n_0
    SLICE_X91Y210        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     6.042 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.027     6.069    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X91Y210        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.533     8.262    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X91Y210        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.161     8.423    
                         clock uncertainty           -0.035     8.388    
    SLICE_X91Y210        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.448    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.670ns (17.184%)  route 3.229ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.252 - 6.400 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.326ns, distribution 1.433ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.292ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.759     2.156    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X91Y203        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y203        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.274 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[50]/Q
                         net (fo=8, routed)           0.921     3.195    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/crc_state_reg[29]_2
    SLICE_X85Y210        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     3.329 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[2]_i_3/O
                         net (fo=3, routed)           0.814     4.143    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[2]_i_3_n_0
    SLICE_X88Y209        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     4.183 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[14]_i_3/O
                         net (fo=1, routed)           0.503     4.686    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[14]_i_3_n_0
    SLICE_X87Y208        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.874 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[14]_i_1/O
                         net (fo=3, routed)           0.956     5.830    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[14]
    SLICE_X98Y209        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.190     6.020 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[14]_i_1/O
                         net (fo=1, routed)           0.035     6.055    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[14]_i_1_n_0
    SLICE_X98Y209        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.523     8.252    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X98Y209        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/C
                         clock pessimism              0.162     8.414    
                         clock uncertainty           -0.035     8.378    
    SLICE_X98Y209        FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.438    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.432ns (11.171%)  route 3.435ns (88.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.326ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.292ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.756     2.153    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X91Y208        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.268 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/Q
                         net (fo=13, routed)          1.128     3.396    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X89Y213        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.529 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[31]_i_7/O
                         net (fo=6, routed)           1.316     4.845    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/xgmii_rxd_d0_reg[39]
    SLICE_X86Y210        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     4.960 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[22]_i_3/O
                         net (fo=1, routed)           0.450     5.410    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[22]_i_3_n_0
    SLICE_X88Y210        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     5.479 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[22]_i_1/O
                         net (fo=3, routed)           0.541     6.020    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[22]
    SLICE_X89Y209        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.547     8.276    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[31]_0
    SLICE_X89Y209        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[22]/C
                         clock pessimism              0.162     8.437    
                         clock uncertainty           -0.035     8.402    
    SLICE_X89Y209        FDSE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.463    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[22]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.680ns (21.451%)  route 2.490ns (78.549%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 8.300 - 6.400 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.326ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.292ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.758     2.155    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X93Y166        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y166        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.272 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_reg_reg[9]/Q
                         net (fo=5, routed)           0.330     2.602    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_cur_gray_next1[8]
    SLICE_X95Y169        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     2.791 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_3/O
                         net (fo=1, routed)           0.273     3.064    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_3_n_0
    SLICE_X96Y168        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.253 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_i_1__0/O
                         net (fo=22, routed)          0.815     4.068    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/p_5_in
    SLICE_X91Y171        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     4.253 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_ENARDEN_cooolgate_en_gate_234/O
                         net (fo=1, routed)           1.072     5.325    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8_ENARDEN_cooolgate_en_sig_208
    RAMB18_X8Y85         RAMB18E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.571     8.300    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X8Y85         RAMB18E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
                         clock pessimism              0.102     8.402    
                         clock uncertainty           -0.035     8.367    
    RAMB18_X8Y85         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ENARDEN)
                                                     -0.462     7.905    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  2.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tkeep_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.200ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.784     0.902    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X94Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tkeep_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y172        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.950 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tkeep_reg_reg[12]/Q
                         net (fo=2, routed)           0.104     1.054    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tkeep_reg[12]
    SLICE_X93Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.929     1.094    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X93Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[12]/C
                         clock pessimism             -0.129     0.965    
    SLICE_X93Y172        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.021    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.777ns (routing 0.171ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.200ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.777     0.895    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y162        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.943 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[63]/Q
                         net (fo=2, routed)           0.096     1.039    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[63]
    SLICE_X95Y163        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.942     1.107    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y163        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63]/C
                         clock pessimism             -0.158     0.949    
    SLICE_X95Y163        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.005    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.777ns (routing 0.171ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.200ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.777     0.895    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y160        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.944 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[126]/Q
                         net (fo=2, routed)           0.123     1.067    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/s_axis[126]
    RAMB36_X9Y32         RAMB36E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.966     1.131    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y32         RAMB36E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.129     1.002    
    RAMB36_X9Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[18])
                                                      0.029     1.031    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.200ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.784     0.902    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X94Y173        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y173        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.950 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[39]/Q
                         net (fo=2, routed)           0.078     1.028    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[39]
    SLICE_X93Y173        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.043 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[39]_i_1__68/O
                         net (fo=1, routed)           0.016     1.059    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[39]_i_1__68_n_0
    SLICE_X93Y173        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.929     1.094    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X93Y173        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[39]/C
                         clock pessimism             -0.129     0.965    
    SLICE_X93Y173        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.021    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.765ns (routing 0.171ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.200ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.765     0.883    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X96Y161        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.932 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[125]/Q
                         net (fo=2, routed)           0.074     1.006    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[125]
    SLICE_X95Y161        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     1.051 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[125]_i_1__15/O
                         net (fo=1, routed)           0.016     1.067    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[125]_i_1__15_n_0
    SLICE_X95Y161        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.937     1.102    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y161        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[125]/C
                         clock pessimism             -0.129     0.973    
    SLICE_X95Y161        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.029    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.782ns (routing 0.171ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.200ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.782     0.900    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y173        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.948 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[99]/Q
                         net (fo=2, routed)           0.098     1.046    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[99]
    SLICE_X95Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.944     1.109    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[99]/C
                         clock pessimism             -0.157     0.952    
    SLICE_X95Y172        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.007    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.777ns (routing 0.171ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.200ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.777     0.895    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y162        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.943 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[41]/Q
                         net (fo=2, routed)           0.069     1.012    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[41]
    SLICE_X95Y161        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.027 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[41]_i_1__68/O
                         net (fo=1, routed)           0.016     1.043    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[41]_i_1__68_n_0
    SLICE_X95Y161        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.940     1.105    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y161        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[41]/C
                         clock pessimism             -0.158     0.947    
    SLICE_X95Y161        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.003    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.781ns (routing 0.171ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.200ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.781     0.899    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.947 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[34]/Q
                         net (fo=2, routed)           0.129     1.076    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/s_axis[34]
    RAMB36_X9Y34         RAMB36E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.971     1.136    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y34         RAMB36E2                                     r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.129     1.007    
    RAMB36_X9Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.036    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.778ns (routing 0.171ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.200ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.778     0.896    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X96Y164        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.945 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[8]/Q
                         net (fo=2, routed)           0.130     1.075    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[8]
    SLICE_X95Y164        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.943     1.108    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X95Y164        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8]/C
                         clock pessimism             -0.129     0.979    
    SLICE_X95Y164        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.035    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.771ns (routing 0.171ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.200ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.771     0.889    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X96Y173        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y173        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.938 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg_reg[33]/Q
                         net (fo=2, routed)           0.071     1.009    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_tdata_reg[33]
    SLICE_X96Y172        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.024 r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[33]_i_1__74/O
                         net (fo=1, routed)           0.015     1.039    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg[33]_i_1__74_n_0
    SLICE_X96Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.937     1.102    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X96Y172        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[33]/C
                         clock pessimism             -0.159     0.943    
    SLICE_X96Y172        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.999    core_inst/genblk1[1].eth_mac/rx_fifo/adapter_inst/m_axis_tdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y33         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y34         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y28         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y29         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y85         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y210        core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y33         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y85         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y33         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y34         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y28         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y34         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y28         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y31         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y32         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y85         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y34         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.425       0.580      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.254       0.628      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X97Y208        gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X97Y208        gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X97Y208        gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X97Y208        gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X97Y208        gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.251       0.265      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.250       0.266      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.177       0.343      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.176       0.344      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.872ns (18.061%)  route 3.956ns (81.939%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.100 - 6.400 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.311ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.278ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.638     2.035    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.149 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/Q
                         net (fo=28, routed)          1.270     3.419    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]_0
    SLICE_X88Y261        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     3.512 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_3/O
                         net (fo=17, routed)          1.027     4.539    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[23]_i_3
    SLICE_X78Y256        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.043     4.582 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_10/O
                         net (fo=1, routed)           0.141     4.723    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_10_n_0
    SLICE_X78Y257        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     4.842 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_7/O
                         net (fo=1, routed)           0.285     5.127    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[22]
    SLICE_X79Y252        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.304 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_3/O
                         net (fo=1, routed)           0.319     5.623    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_3_n_0
    SLICE_X82Y251        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     5.756 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_2/O
                         net (fo=2, routed)           0.879     6.635    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_2_n_0
    SLICE_X88Y239        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     6.828 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_1/O
                         net (fo=1, routed)           0.035     6.863    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_1_n_0
    SLICE_X88Y239        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.371     8.100    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X88Y239        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[46]/C
                         clock pessimism              0.101     8.201    
                         clock uncertainty           -0.035     8.166    
    SLICE_X88Y239        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.229    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[46]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.854ns (17.784%)  route 3.948ns (82.216%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.100 - 6.400 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.311ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.278ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.638     2.035    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.149 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/Q
                         net (fo=28, routed)          1.270     3.419    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]_0
    SLICE_X88Y261        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     3.512 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_3/O
                         net (fo=17, routed)          1.027     4.539    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[23]_i_3
    SLICE_X78Y256        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.043     4.582 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_10/O
                         net (fo=1, routed)           0.141     4.723    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_10_n_0
    SLICE_X78Y257        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     4.842 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[46]_i_7/O
                         net (fo=1, routed)           0.285     5.127    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[22]
    SLICE_X79Y252        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.304 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_3/O
                         net (fo=1, routed)           0.319     5.623    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_3_n_0
    SLICE_X82Y251        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     5.756 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_2/O
                         net (fo=2, routed)           0.879     6.635    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[46]_i_2_n_0
    SLICE_X88Y239        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     6.810 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[14]_i_1/O
                         net (fo=1, routed)           0.027     6.837    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[14]_i_1_n_0
    SLICE_X88Y239        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.371     8.100    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X88Y239        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[14]/C
                         clock pessimism              0.101     8.201    
                         clock uncertainty           -0.035     8.166    
    SLICE_X88Y239        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.225    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.949ns (19.519%)  route 3.913ns (80.481%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 8.129 - 6.400 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.581ns (routing 0.311ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.278ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.581     1.978    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X78Y199        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.092 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=28, routed)          0.996     3.088    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X69Y198        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     3.241 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_6__0/O
                         net (fo=22, routed)          1.213     4.454    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[58]_i_12_0
    SLICE_X76Y212        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     4.574 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[29]_i_17/O
                         net (fo=1, routed)           0.429     5.003    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_40
    SLICE_X75Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     5.179 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_9__0/O
                         net (fo=1, routed)           0.000     5.179    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_9__0_n_0
    SLICE_X75Y206        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.246 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]_i_5__0/O
                         net (fo=1, routed)           0.597     5.843    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]_i_5__0_n_0
    SLICE_X71Y203        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     5.977 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_2__0/O
                         net (fo=2, routed)           0.655     6.632    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_2__0_n_0
    SLICE_X80Y203        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     6.817 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.023     6.840    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1__0_n_0
    SLICE_X80Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.400     8.129    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X80Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/C
                         clock pessimism              0.144     8.273    
                         clock uncertainty           -0.035     8.238    
    SLICE_X80Y203        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.297    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.955ns (19.979%)  route 3.825ns (80.021%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 8.127 - 6.400 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.581ns (routing 0.311ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.278ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.581     1.978    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X78Y199        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.092 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=28, routed)          0.996     3.088    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X69Y198        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     3.241 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_6__0/O
                         net (fo=22, routed)          1.213     4.454    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[58]_i_12_0
    SLICE_X76Y212        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     4.574 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[29]_i_17/O
                         net (fo=1, routed)           0.429     5.003    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_40
    SLICE_X75Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     5.179 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_9__0/O
                         net (fo=1, routed)           0.000     5.179    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_9__0_n_0
    SLICE_X75Y206        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.246 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]_i_5__0/O
                         net (fo=1, routed)           0.597     5.843    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]_i_5__0_n_0
    SLICE_X71Y203        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     5.977 f  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_2__0/O
                         net (fo=2, routed)           0.563     6.540    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_2__0_n_0
    SLICE_X79Y203        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     6.731 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[29]_i_1__0/O
                         net (fo=1, routed)           0.027     6.758    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[29]
    SLICE_X79Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.398     8.127    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X79Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]/C
                         clock pessimism              0.144     8.271    
                         clock uncertainty           -0.035     8.236    
    SLICE_X79Y203        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.296    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[29]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.559ns (12.107%)  route 4.058ns (87.893%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.100 - 6.400 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.311ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.278ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.621     2.018    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X79Y262        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.132 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/Q
                         net (fo=38, routed)          1.174     3.306    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[0]
    SLICE_X88Y251        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.375 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[2]_i_9/O
                         net (fo=16, routed)          1.310     4.685    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[40]_i_5_0
    SLICE_X78Y259        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043     4.728 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[40]_i_9/O
                         net (fo=1, routed)           0.234     4.962    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_46
    SLICE_X80Y259        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     5.031 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_5/O
                         net (fo=1, routed)           0.465     5.496    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_5_n_0
    SLICE_X82Y250        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     5.616 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_2/O
                         net (fo=2, routed)           0.830     6.446    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_2_n_0
    SLICE_X88Y239        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.144     6.590 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[8]_i_1/O
                         net (fo=1, routed)           0.045     6.635    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[8]_i_1_n_0
    SLICE_X88Y239        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.371     8.100    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X88Y239        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/C
                         clock pessimism              0.101     8.201    
                         clock uncertainty           -0.035     8.166    
    SLICE_X88Y239        FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.228    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.531ns (11.619%)  route 4.039ns (88.381%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.100 - 6.400 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.311ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.278ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.621     2.018    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X79Y262        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.132 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/Q
                         net (fo=38, routed)          1.174     3.306    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[0]
    SLICE_X88Y251        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.375 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[2]_i_9/O
                         net (fo=16, routed)          1.310     4.685    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[40]_i_5_0
    SLICE_X78Y259        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043     4.728 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[40]_i_9/O
                         net (fo=1, routed)           0.234     4.962    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_46
    SLICE_X80Y259        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     5.031 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_5/O
                         net (fo=1, routed)           0.465     5.496    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_5_n_0
    SLICE_X82Y250        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     5.616 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_2/O
                         net (fo=2, routed)           0.830     6.446    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_2_n_0
    SLICE_X88Y239        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.562 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_1/O
                         net (fo=1, routed)           0.026     6.588    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_1_n_0
    SLICE_X88Y239        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.371     8.100    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X88Y239        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/C
                         clock pessimism              0.101     8.201    
                         clock uncertainty           -0.035     8.166    
    SLICE_X88Y239        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.224    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.846ns (18.296%)  route 3.778ns (81.704%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 8.146 - 6.400 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.311ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.278ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.638     2.035    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.149 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/Q
                         net (fo=28, routed)          1.270     3.419    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]_0
    SLICE_X88Y261        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     3.512 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_3/O
                         net (fo=17, routed)          1.161     4.673    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[23]_i_3
    SLICE_X78Y260        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.120     4.793 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_17/O
                         net (fo=2, routed)           0.296     5.089    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_17_n_0
    SLICE_X80Y259        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.129 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10/O
                         net (fo=1, routed)           0.148     5.277    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10_n_0
    SLICE_X80Y258        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     5.452 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_5/O
                         net (fo=1, routed)           0.406     5.858    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[0]
    SLICE_X85Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     5.973 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2/O
                         net (fo=2, routed)           0.471     6.444    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2_n_0
    SLICE_X86Y246        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     6.633 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_1/O
                         net (fo=1, routed)           0.026     6.659    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[24]
    SLICE_X86Y246        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.417     8.146    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y246        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/C
                         clock pessimism              0.147     8.293    
                         clock uncertainty           -0.035     8.258    
    SLICE_X86Y246        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.318    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.787ns (17.263%)  route 3.772ns (82.737%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 8.148 - 6.400 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.311ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.278ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.638     2.035    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.149 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/Q
                         net (fo=28, routed)          1.270     3.419    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]_0
    SLICE_X88Y261        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     3.512 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_3/O
                         net (fo=17, routed)          1.161     4.673    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[23]_i_3
    SLICE_X78Y260        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.120     4.793 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_17/O
                         net (fo=2, routed)           0.296     5.089    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_17_n_0
    SLICE_X80Y259        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.129 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10/O
                         net (fo=1, routed)           0.148     5.277    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10_n_0
    SLICE_X80Y258        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     5.452 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_5/O
                         net (fo=1, routed)           0.406     5.858    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[0]
    SLICE_X85Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     5.973 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2/O
                         net (fo=2, routed)           0.462     6.435    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2_n_0
    SLICE_X86Y246        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     6.565 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1/O
                         net (fo=1, routed)           0.029     6.594    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1_n_0
    SLICE_X86Y246        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.419     8.148    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y246        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/C
                         clock pessimism              0.147     8.295    
                         clock uncertainty           -0.035     8.260    
    SLICE_X86Y246        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.319    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.808ns (17.627%)  route 3.776ns (82.373%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 8.158 - 6.400 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.311ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.278ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.621     2.018    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X79Y262        FDSE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.132 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[0]/Q
                         net (fo=38, routed)          1.174     3.306    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[0]
    SLICE_X88Y251        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.375 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[2]_i_9/O
                         net (fo=16, routed)          1.325     4.700    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[40]_i_5_0
    SLICE_X77Y259        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.740 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[31]_i_20/O
                         net (fo=1, routed)           0.209     4.949    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[31]_i_20_n_0
    SLICE_X77Y258        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     5.154 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[31]_i_18/O
                         net (fo=1, routed)           0.719     5.873    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[7]
    SLICE_X84Y249        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     6.006 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_8/O
                         net (fo=2, routed)           0.202     6.208    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_8_n_0
    SLICE_X85Y249        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.132     6.340 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_3/O
                         net (fo=1, routed)           0.120     6.460    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_3_n_0
    SLICE_X85Y249        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     6.575 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[31]_i_1/O
                         net (fo=1, routed)           0.027     6.602    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[31]
    SLICE_X85Y249        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.429     8.158    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y249        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[31]/C
                         clock pessimism              0.147     8.305    
                         clock uncertainty           -0.035     8.270    
    SLICE_X85Y249        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.329    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[31]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.844ns (18.476%)  route 3.724ns (81.524%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 8.147 - 6.400 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.311ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.278ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.619     2.016    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y244        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y244        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.132 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/Q
                         net (fo=33, routed)          1.060     3.192    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/s_tdata_reg[10]
    SLICE_X88Y258        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.324 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[27]_i_16/O
                         net (fo=7, routed)           0.773     4.097    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/s_tdata_reg_reg[11]
    SLICE_X86Y261        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     4.246 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[25]_i_12/O
                         net (fo=3, routed)           0.363     4.609    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32_n_49
    SLICE_X87Y261        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.650 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_6/O
                         net (fo=1, routed)           0.712     5.362    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_6_n_0
    SLICE_X88Y252        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.402 f  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_2/O
                         net (fo=1, routed)           0.575     5.977    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_2_n_0
    SLICE_X86Y248        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     6.151 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_1/O
                         net (fo=2, routed)           0.206     6.357    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[3]
    SLICE_X86Y247        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.549 r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_1/O
                         net (fo=1, routed)           0.035     6.584    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_1_n_0
    SLICE_X86Y247        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.418     8.147    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y247        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/C
                         clock pessimism              0.209     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X86Y247        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.383    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.079ns (43.407%)  route 0.103ns (56.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.691ns (routing 0.158ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.184ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.691     0.809    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X83Y238        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y238        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.858 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/state_reg_reg[1]/Q
                         net (fo=228, routed)         0.087     0.945    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/state_reg[0]
    SLICE_X85Y238        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     0.975 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg[6]_i_1__5/O
                         net (fo=1, routed)           0.016     0.991    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg[6]_i_1__5_n_0
    SLICE_X85Y238        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.851     1.016    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X85Y238        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[6]/C
                         clock pessimism             -0.117     0.899    
    SLICE_X85Y238        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.955    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tkeep_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.665ns (routing 0.158ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.184ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.665     0.783    sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_hdr_reg_reg[1]_0
    SLICE_X97Y183        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.832 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[55]/Q
                         net (fo=1, routed)           0.146     0.978    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[8]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.737     0.902    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.784    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[8])
                                                      0.157     0.941    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.048ns (19.355%)  route 0.200ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.676ns (routing 0.158ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.184ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.676     0.794    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X87Y237        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y237        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.842 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[29]/Q
                         net (fo=1, routed)           0.200     1.042    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_0[29]
    SLICE_X86Y244        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.855     1.020    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y244        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
                         clock pessimism             -0.073     0.947    
    SLICE_X86Y244        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.003    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.664ns (routing 0.158ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.184ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.664     0.782    sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_hdr_reg_reg[1]_0
    SLICE_X95Y184        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y184        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.830 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[42]/Q
                         net (fo=1, routed)           0.174     1.004    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[21]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.737     0.902    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.784    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     0.964    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.079ns (44.382%)  route 0.099ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.685ns (routing 0.158ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.184ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.685     0.803    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X82Y227        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y227        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.852 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=13, routed)          0.083     0.935    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_reg[2]
    SLICE_X84Y227        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     0.965 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg[4]_i_1__17/O
                         net (fo=1, routed)           0.016     0.981    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg[4]_i_1__17_n_0
    SLICE_X84Y227        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.837     1.002    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X84Y227        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/C
                         clock pessimism             -0.117     0.885    
    SLICE_X84Y227        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.941    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.698ns (routing 0.158ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.184ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.698     0.816    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X82Y235        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.864 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[60]/Q
                         net (fo=1, routed)           0.191     1.055    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_0[60]
    SLICE_X84Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.866     1.031    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X84Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[60]/C
                         clock pessimism             -0.073     0.958    
    SLICE_X84Y240        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.014    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.048ns (20.339%)  route 0.188ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.686ns (routing 0.158ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.184ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.686     0.804    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X86Y239        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y239        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.852 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.188     1.040    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_0[13]
    SLICE_X86Y244        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.852     1.017    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X86Y244        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
                         clock pessimism             -0.073     0.944    
    SLICE_X86Y244        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.999    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.677ns (routing 0.158ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.184ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.677     0.795    sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_hdr_reg_reg[1]_0
    SLICE_X99Y184        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.844 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[48]/Q
                         net (fo=1, routed)           0.135     0.979    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[15]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.737     0.902    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.784    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[15])
                                                      0.152     0.936    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.048ns (19.277%)  route 0.201ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.689ns (routing 0.158ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.184ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.689     0.807    core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/temp_m_axis_tuser_reg_reg[0]_0
    SLICE_X84Y232        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.855 r  core_inst/genblk1[1].eth_mac/tx_fifo/adapter_inst/m_axis_tdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.201     1.056    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_0[6]
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.866     1.031    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X85Y240        FDRE                                         r  core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[6]/C
                         clock pessimism             -0.073     0.958    
    SLICE_X85Y240        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.013    core_inst/genblk1[1].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.681ns (routing 0.158ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.184ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.681     0.799    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X78Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y203        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.847 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[53]/Q
                         net (fo=17, routed)          0.078     0.925    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[53]
    SLICE_X77Y203        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     0.956 r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_1__0/O
                         net (fo=1, routed)           0.016     0.972    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[21]
    SLICE_X77Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.824     0.989    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[31]_0
    SLICE_X77Y203        FDRE                                         r  core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/C
                         clock pessimism             -0.117     0.872    
    SLICE_X77Y203        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.928    core_inst/genblk1[0].eth_mac/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y46         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y47         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y96         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y38         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y39         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y42         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y43         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y47         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y40         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y38         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y39         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y44         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y46         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y96         core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y38         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y37         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y38         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y40         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y41         core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.246       0.329      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.245       0.330      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.168       0.746      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.167       0.747      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  clk_183mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.749ns  (logic 0.117ns (6.690%)  route 1.632ns (93.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52                                      0.000     0.000 r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X47Y52         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=4, routed)           1.632     1.749    core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X47Y52         FDRE                                         r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y52         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.674ns  (logic 0.117ns (6.989%)  route 1.557ns (93.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187                                     0.000     0.000 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X50Y187        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=4, routed)           1.557     1.674    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X51Y187        FDRE                                         r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X51Y187        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.577ns  (logic 0.114ns (7.229%)  route 1.463ns (92.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187                                     0.000     0.000 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X50Y187        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           1.463     1.577    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X49Y185        FDRE                                         r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X49Y185        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -1.577    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.575ns  (logic 0.114ns (7.238%)  route 1.461ns (92.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104                                     0.000     0.000 r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X51Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.461     1.575    core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X51Y103        FDRE                                         r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X51Y103        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.520ns  (logic 0.113ns (7.434%)  route 1.407ns (92.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185                                     0.000     0.000 r  core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X48Y185        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.407     1.520    core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/p_1_in
    SLICE_X47Y186        FDRE                                         r  core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y186        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk4[10].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.361ns  (logic 0.113ns (8.303%)  route 1.248ns (91.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X47Y102        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           1.248     1.361    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X48Y104        FDRE                                         r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X48Y104        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.354ns  (logic 0.118ns (8.715%)  route 1.236ns (91.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y182                                     0.000     0.000 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X47Y182        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=4, routed)           1.236     1.354    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X47Y182        FDRE                                         r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y182        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.351ns  (logic 0.114ns (8.438%)  route 1.237ns (91.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52                                      0.000     0.000 r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X47Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           1.237     1.351    core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X47Y52         FDRE                                         r  core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y52         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk4[5].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.343ns  (logic 0.114ns (8.488%)  route 1.229ns (91.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187                                     0.000     0.000 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X50Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.229     1.343    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/p_1_in
    SLICE_X51Y187        FDRE                                         r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X51Y187        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.289ns  (logic 0.114ns (8.844%)  route 1.175ns (91.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187                                     0.000     0.000 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X50Y187        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           1.175     1.289    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X49Y185        FDRE                                         r  core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X49Y185        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk4[14].core_wrapper/recvd_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  3.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk_183mhz_mmcm_out
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.778ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.739ns  (logic 0.117ns (6.728%)  route 1.622ns (93.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60                                      0.000     0.000 r  core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X49Y60         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           1.622     1.739    core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X51Y60         FDRE                                         r  core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X51Y60         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[7].core_wrapper/recvd_data_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.669ns  (logic 0.117ns (7.010%)  route 1.552ns (92.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X48Y104        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=3, routed)           1.552     1.669    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X47Y105        FDRE                                         r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X47Y105        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.594ns  (logic 0.114ns (7.152%)  route 1.480ns (92.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X47Y104        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           1.480     1.594    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X46Y103        FDRE                                         r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X46Y103        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.518    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.567ns  (logic 0.114ns (7.275%)  route 1.453ns (92.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X48Y108        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.453     1.567    core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/p_1_in
    SLICE_X47Y108        FDRE                                         r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X47Y108        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.516    core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.525ns  (logic 0.117ns (7.672%)  route 1.408ns (92.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X48Y108        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=4, routed)           1.408     1.525    core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X47Y108        FDRE                                         r  core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X47Y108        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[7].core_wrapper/send_data_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.387ns  (logic 0.113ns (8.147%)  route 1.274ns (91.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103                                     0.000     0.000 r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X50Y103        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.274     1.387    core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/p_1_in
    SLICE_X50Y104        FDRE                                         r  core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X50Y104        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.517    core_inst/genblk4[0].core_wrapper/send_ctrl_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.378ns  (logic 0.114ns (8.273%)  route 1.264ns (91.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104                                     0.000     0.000 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X47Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           1.264     1.378    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X46Y103        FDRE                                         r  core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X46Y103        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[7].core_wrapper/dram_send_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.377ns  (logic 0.118ns (8.569%)  route 1.259ns (91.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184                                     0.000     0.000 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X47Y184        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=3, routed)           1.259     1.377    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X47Y183        FDRE                                         r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X47Y183        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.368ns  (logic 0.118ns (8.626%)  route 1.250ns (91.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122                                     0.000     0.000 r  core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X51Y122        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     1.368    core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X52Y123        FDRE                                         r  core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X52Y123        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.515    core_inst/genblk4[8].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (MaxDelay Path 5.455ns)
  Data Path Delay:        1.366ns  (logic 0.117ns (8.565%)  route 1.249ns (91.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.455ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184                                     0.000     0.000 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X47Y184        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=3, routed)           1.249     1.366    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X47Y183        FDRE                                         r  core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.455     5.455    
    SLICE_X47Y183        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     5.517    core_inst/genblk4[10].core_wrapper/dram_flag_wr_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  4.151    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       32.298ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.765ns  (logic 0.114ns (14.902%)  route 0.651ns (85.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y270        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.651     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y271        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.756ns  (logic 0.118ns (15.608%)  route 0.638ns (84.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y274        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y274        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 32.304    

Slack (MET) :             32.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.755ns  (logic 0.114ns (15.099%)  route 0.641ns (84.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y274        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.641     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X29Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y274        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 32.308    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y270        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y271        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             32.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.708ns  (logic 0.114ns (16.102%)  route 0.594ns (83.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y274        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     0.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X29Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y274        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 32.354    

Slack (MET) :             32.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.688ns  (logic 0.114ns (16.570%)  route 0.574ns (83.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y270        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.574     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y271        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 32.372    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.684ns  (logic 0.114ns (16.667%)  route 0.570ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y274        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.570     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y274        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.614ns  (logic 0.117ns (19.055%)  route 0.497ns (80.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y269                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y269        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.497     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y271        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 32.448    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.081ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.979ns  (logic 0.114ns (11.645%)  route 0.865ns (88.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X81Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.865     0.979    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X79Y72         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.872ns  (logic 0.114ns (13.073%)  route 0.758ns (86.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X80Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.758     0.872    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X79Y72         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y72         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.817ns  (logic 0.117ns (14.321%)  route 0.700ns (85.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X65Y45         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.700     0.817    core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X64Y47         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y47         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.794ns  (logic 0.118ns (14.861%)  route 0.676ns (85.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X81Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.676     0.794    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X81Y73         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y73         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.778ns  (logic 0.117ns (15.039%)  route 0.661ns (84.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y53                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X68Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.661     0.778    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X68Y54         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y54         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X83Y85         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.647     0.761    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/p_1_in
    SLICE_X82Y85         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X82Y85         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.741ns  (logic 0.114ns (15.385%)  route 0.627ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X67Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.627     0.741    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X68Y54         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y54         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.740ns  (logic 0.117ns (15.811%)  route 0.623ns (84.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103                                     0.000     0.000 r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X56Y103        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=4, routed)           0.623     0.740    core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/p_1_in1_in
    SLICE_X57Y103        FDRE                                         r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y103        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.734ns  (logic 0.114ns (15.531%)  route 0.620ns (84.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X83Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.620     0.734    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X82Y86         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X82Y86         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.720ns  (logic 0.117ns (16.250%)  route 0.603ns (83.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X64Y45         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.603     0.720    core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X64Y47         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y47         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/pcie_controller_inst/cores_ctrl_m_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  3.340    





---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.828ns  (logic 0.114ns (13.768%)  route 0.714ns (86.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y181                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    SLICE_X94Y181        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.714     0.828    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[2]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.459    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.763ns  (logic 0.114ns (14.941%)  route 0.649ns (85.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
    SLICE_X95Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.649     0.763    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[10]
    SLICE_X95Y179        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y179        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.733ns  (logic 0.113ns (15.416%)  route 0.620ns (84.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y181                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
    SLICE_X94Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.620     0.733    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[5]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.719ns  (logic 0.114ns (15.855%)  route 0.605ns (84.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    SLICE_X95Y181        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.605     0.719    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.719ns  (logic 0.114ns (15.855%)  route 0.605ns (84.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y180                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
    SLICE_X94Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.605     0.719    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[6]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.715ns  (logic 0.114ns (15.944%)  route 0.601ns (84.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X95Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.601     0.715    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.677ns  (logic 0.114ns (16.839%)  route 0.563ns (83.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y180                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    SLICE_X96Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.563     0.677    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[8]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.677ns  (logic 0.114ns (16.839%)  route 0.563ns (83.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y181                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X94Y181        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.563     0.677    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[1]
    SLICE_X94Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y181        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.461    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.477%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
    SLICE_X95Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.503     0.617    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[9]
    SLICE_X95Y179        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y179        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.614ns  (logic 0.113ns (18.404%)  route 0.501ns (81.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
    SLICE_X95Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.501     0.614    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[11]
    SLICE_X95Y179        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y179        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.461    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  5.847    





---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.419ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.040ns  (logic 0.114ns (10.962%)  route 0.926ns (89.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
    SLICE_X94Y170        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.926     1.040    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[6]
    SLICE_X94Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y170        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.459    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y169                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    SLICE_X93Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.769     0.883    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    SLICE_X93Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y169        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.862ns  (logic 0.113ns (13.109%)  route 0.749ns (86.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X93Y168        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.749     0.862    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    SLICE_X94Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y170        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.819ns  (logic 0.114ns (13.919%)  route 0.705ns (86.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
    SLICE_X93Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.705     0.819    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[11]
    SLICE_X93Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y170        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.459    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.785ns  (logic 0.114ns (14.522%)  route 0.671ns (85.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y169                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X93Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.671     0.785    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[1]
    SLICE_X93Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y169        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
    SLICE_X94Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.647     0.761    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[9]
    SLICE_X93Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y170        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.459    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.741ns  (logic 0.114ns (15.385%)  route 0.627ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
    SLICE_X93Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.627     0.741    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[10]
    SLICE_X93Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y170        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.459    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.733ns  (logic 0.115ns (15.689%)  route 0.618ns (84.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
    SLICE_X93Y168        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.618     0.733    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[7]
    SLICE_X94Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y170        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y169                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    SLICE_X94Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.548     0.662    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[2]
    SLICE_X93Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y169        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.640ns  (logic 0.114ns (17.812%)  route 0.526ns (82.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    SLICE_X93Y168        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.526     0.640    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[8]
    SLICE_X94Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X94Y170        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  5.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.545ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.917ns  (logic 0.113ns (12.323%)  route 0.804ns (87.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y225                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X82Y225        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.804     0.917    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X81Y225        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y225        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.837ns  (logic 0.114ns (13.620%)  route 0.723ns (86.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y226                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X82Y226        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.723     0.837    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X81Y226        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y226        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.800ns  (logic 0.114ns (14.250%)  route 0.686ns (85.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y194                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X85Y194        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.686     0.800    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg__0[2]
    SLICE_X85Y194        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X85Y194        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.797ns  (logic 0.114ns (14.304%)  route 0.683ns (85.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y225                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
    SLICE_X83Y225        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=2, routed)           0.683     0.797    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[10]
    SLICE_X81Y224        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y224        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.760ns  (logic 0.113ns (14.868%)  route 0.647ns (85.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X84Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=2, routed)           0.647     0.760    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg__0[9]
    SLICE_X85Y196        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X85Y196        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.760ns  (logic 0.113ns (14.868%)  route 0.647ns (85.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y226                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X83Y226        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=2, routed)           0.647     0.760    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X80Y224        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X80Y224        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.722ns  (logic 0.117ns (16.205%)  route 0.605ns (83.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y225                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X82Y225        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.605     0.722    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X78Y226        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y226        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.718ns  (logic 0.113ns (15.738%)  route 0.605ns (84.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y226                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X82Y226        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.605     0.718    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X80Y226        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X80Y226        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.714ns  (logic 0.115ns (16.106%)  route 0.599ns (83.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X84Y196        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.599     0.714    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg__0[8]
    SLICE_X86Y196        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y196        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.699ns  (logic 0.114ns (16.309%)  route 0.585ns (83.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y226                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X83Y226        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.585     0.699    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X81Y226        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y226        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  5.762    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.846ns  (logic 0.117ns (13.830%)  route 0.729ns (86.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y271        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.729     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y270        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.804ns  (logic 0.114ns (14.179%)  route 0.690ns (85.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y271        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.690     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y270        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.807ns  (logic 0.117ns (14.498%)  route 0.690ns (85.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y272                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X29Y272        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.690     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y275        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.779ns  (logic 0.113ns (14.506%)  route 0.666ns (85.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y272                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X29Y272        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.666     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y275        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y271        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y270        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.115ns (16.243%)  route 0.593ns (83.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y272                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y272        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.593     0.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y274        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.624ns  (logic 0.115ns (18.429%)  route 0.509ns (81.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y271        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.509     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y270        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.589ns  (logic 0.117ns (19.864%)  route 0.472ns (80.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y272                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y272        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y275        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.155ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.905ns  (logic 0.114ns (12.597%)  route 0.791ns (87.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X82Y84         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.791     0.905    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X83Y86         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y86         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.880ns  (logic 0.113ns (12.841%)  route 0.767ns (87.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X82Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.767     0.880    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X83Y85         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y85         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.836ns  (logic 0.114ns (13.636%)  route 0.722ns (86.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X82Y85         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.722     0.836    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X83Y85         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y85         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.830ns  (logic 0.113ns (13.614%)  route 0.717ns (86.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y56                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X68Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.717     0.830    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/p_1_in_0
    SLICE_X67Y54         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y54         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.783ns  (logic 0.113ns (14.432%)  route 0.670ns (85.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X79Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.670     0.783    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/p_1_in1_in
    SLICE_X80Y72         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X80Y72         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.777ns  (logic 0.117ns (15.058%)  route 0.660ns (84.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106                                     0.000     0.000 r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X57Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=3, routed)           0.660     0.777    core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X57Y102        FDRE                                         r  core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y102        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    core_inst/pcie_controller_inst/cores_reset_async_fifo/async_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.767ns  (logic 0.114ns (14.863%)  route 0.653ns (85.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X68Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.653     0.767    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X68Y57         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X68Y57         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.716ns  (logic 0.114ns (15.922%)  route 0.602ns (84.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X79Y71         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=3, routed)           0.602     0.716    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X80Y72         FDRE                                         r  core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X80Y72         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/pcie_controller_inst/cores_tx_axis_data_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.715ns  (logic 0.114ns (15.944%)  route 0.601ns (84.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X83Y84         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.601     0.715    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X83Y83         FDRE                                         r  core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y83         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/pcie_controller_inst/cores_rx_axis_data_async_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y55                                      0.000     0.000 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X68Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.593     0.707    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X67Y54         FDRE                                         r  core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y54         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    core_inst/pcie_controller_inst/cores_ctrl_s_axis_async_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  4.356    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.319ns (10.476%)  route 2.726ns (89.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 6.157 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.486ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.446     5.579    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.828     6.157    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                         clock pessimism              0.000     6.157    
                         clock uncertainty           -0.035     6.122    
    SLICE_X87Y0          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.039    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.486ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.418     5.551    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.848     6.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X88Y11         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.486ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.418     5.551    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.848     6.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X88Y11         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.486ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.418     5.551    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.848     6.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X88Y11         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.486ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.418     5.551    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.848     6.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X88Y11         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     6.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.486ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.418     5.551    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.848     6.177    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X88Y11         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.059    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.319ns (10.891%)  route 2.610ns (89.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 6.157 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.486ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.330     5.463    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.828     6.157    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                         clock pessimism              0.000     6.157    
                         clock uncertainty           -0.035     6.122    
    SLICE_X87Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.039    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.319ns (10.777%)  route 2.641ns (89.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.486ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.361     5.494    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.865     6.194    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                         clock pessimism              0.000     6.194    
                         clock uncertainty           -0.035     6.159    
    SLICE_X99Y10         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.075    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.319ns (10.777%)  route 2.641ns (89.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.486ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.361     5.494    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.865     6.194    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/C
                         clock pessimism              0.000     6.194    
                         clock uncertainty           -0.035     6.159    
    SLICE_X99Y10         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.075    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.319ns (10.777%)  route 2.641ns (89.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.486ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.361     5.494    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.865     6.194    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X99Y10         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                         clock pessimism              0.000     6.194    
                         clock uncertainty           -0.035     6.159    
    SLICE_X99Y10         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.075    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.103ns (27.838%)  route 0.267ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.224     1.443    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X94Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                         clock pessimism              0.000     1.291    
    SLICE_X94Y66         FDRE (Hold_EFF_SLICEM_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.103ns (24.641%)  route 0.315ns (75.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.328ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.272     1.491    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X97Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.143     1.308    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X97Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
                         clock pessimism              0.000     1.308    
    SLICE_X97Y66         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.313    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.103ns (24.700%)  route 0.314ns (75.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.328ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.271     1.490    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X96Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.139     1.304    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X96Y66         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
                         clock pessimism              0.000     1.304    
    SLICE_X96Y66         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.309    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_valid_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_valid_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_valid_q_reg/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_valid_q_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.103ns (24.178%)  route 0.323ns (75.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.328ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.280     1.499    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.141     1.306    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/C
                         clock pessimism              0.000     1.306    
    SLICE_X99Y49         FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.311    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.103ns (24.235%)  route 0.322ns (75.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.328ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.279     1.498    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X98Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.137     1.302    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X98Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                         clock pessimism              0.000     1.302    
    SLICE_X98Y49         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.307    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        4.204ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.857ns  (logic 0.114ns (13.302%)  route 0.743ns (86.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y182                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X92Y182        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.743     0.857    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[8]
    SLICE_X95Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y181        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.808ns  (logic 0.115ns (14.233%)  route 0.693ns (85.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y182                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X92Y182        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=2, routed)           0.693     0.808    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X94Y180        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y180        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.775ns  (logic 0.114ns (14.710%)  route 0.661ns (85.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y183                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X92Y183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.775    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X95Y182        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y182        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y183                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X92Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.590     0.704    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X93Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y181        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y182                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X92Y182        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.564     0.678    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X95Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y181        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.666ns  (logic 0.113ns (16.967%)  route 0.553ns (83.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y182                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
    SLICE_X92Y182        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=2, routed)           0.553     0.666    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[10]
    SLICE_X93Y179        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y179        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.651ns  (logic 0.114ns (17.512%)  route 0.537ns (82.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y183                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X91Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.537     0.651    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X91Y181        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y181        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.639ns  (logic 0.118ns (18.466%)  route 0.521ns (81.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y182                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    SLICE_X92Y182        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=2, routed)           0.521     0.639    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[11]
    SLICE_X93Y179        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y179        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.628ns  (logic 0.113ns (17.994%)  route 0.515ns (82.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y183                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X92Y183        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.515     0.628    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[6]
    SLICE_X96Y180        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y180        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.667%)  route 0.482ns (80.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y183                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
    SLICE_X92Y183        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           0.482     0.600    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[7]
    SLICE_X96Y180        FDRE                                         r  core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y180        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk1[0].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.345ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.716ns  (logic 0.117ns (16.341%)  route 0.599ns (83.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y170                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X95Y170        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.599     0.716    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[8]
    SLICE_X95Y168        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y168        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X95Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.596     0.710    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X95Y168        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y168        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.658ns  (logic 0.114ns (17.325%)  route 0.544ns (82.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X94Y171        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.544     0.658    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X96Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y169        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.658ns  (logic 0.115ns (17.477%)  route 0.543ns (82.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y170                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X95Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=2, routed)           0.543     0.658    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X95Y171        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y171        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.785%)  route 0.527ns (82.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X95Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.527     0.641    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X95Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y169        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.630ns  (logic 0.113ns (17.937%)  route 0.517ns (82.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y170                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
    SLICE_X95Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=2, routed)           0.517     0.630    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[10]
    SLICE_X94Y167        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.625ns  (logic 0.114ns (18.240%)  route 0.511ns (81.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X95Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.511     0.625    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X96Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y169        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.608ns  (logic 0.117ns (19.243%)  route 0.491ns (80.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
    SLICE_X94Y171        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           0.491     0.608    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[7]
    SLICE_X94Y170        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y170        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X94Y171        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.486     0.600    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[6]
    SLICE_X95Y171        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y171        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.588ns  (logic 0.113ns (19.218%)  route 0.475ns (80.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X94Y171        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.475     0.588    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X96Y169        FDRE                                         r  core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y169        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    core_inst/genblk1[1].eth_mac/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  4.475    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_mmcm_out
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        3.784ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.275ns  (logic 0.114ns (8.941%)  route 1.161ns (91.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    SLICE_X87Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           1.161     1.275    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[3]
    SLICE_X85Y196        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y196        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.059    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.165ns  (logic 0.113ns (9.700%)  route 1.052ns (90.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
    SLICE_X86Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           1.052     1.165    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[5]
    SLICE_X85Y196        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y196        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.144ns  (logic 0.114ns (9.965%)  route 1.030ns (90.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y197                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X86Y197        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           1.030     1.144    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[4]
    SLICE_X85Y196        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y196        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.126ns  (logic 0.114ns (10.124%)  route 1.012ns (89.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X87Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           1.012     1.126    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[1]
    SLICE_X85Y195        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y195        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.018ns  (logic 0.114ns (11.198%)  route 0.904ns (88.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y200                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
    SLICE_X86Y200        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.904     1.018    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[7]
    SLICE_X86Y199        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y199        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.060    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.882ns  (logic 0.113ns (12.812%)  route 0.769ns (87.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y200                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    SLICE_X86Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.769     0.882    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[8]
    SLICE_X86Y199        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y199        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.061    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.790ns  (logic 0.114ns (14.430%)  route 0.676ns (85.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.676     0.790    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[3]
    SLICE_X81Y225        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y225        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.060    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.782ns  (logic 0.113ns (14.450%)  route 0.669ns (85.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196                                     0.000     0.000 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
    SLICE_X87Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.669     0.782    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg__0[6]
    SLICE_X86Y195        FDRE                                         r  core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y195        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    core_inst/genblk1[0].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.746ns  (logic 0.114ns (15.282%)  route 0.632ns (84.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y224                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
    SLICE_X79Y224        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.632     0.746    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[10]
    SLICE_X79Y224        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X79Y224        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.060    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.742ns  (logic 0.113ns (15.229%)  route 0.629ns (84.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y228                                     0.000     0.000 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
    SLICE_X79Y228        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.629     0.742    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[7]
    SLICE_X79Y224        FDRE                                         r  core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X79Y224        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     5.060    core_inst/genblk1[1].eth_mac/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  4.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        5.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.114ns (10.745%)  route 0.947ns (89.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 8.124 - 6.400 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.559ns (routing 0.311ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.278ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.559     1.956    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.070 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.947     3.017    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X83Y225        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.395     8.124    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X83Y225        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.144     8.268    
                         clock uncertainty           -0.035     8.233    
    SLICE_X83Y225        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.151    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.091 - 6.400 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.559ns (routing 0.311ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.278ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.559     1.956    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.070 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.351     2.421    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.362     8.091    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism              0.145     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X91Y223        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.118    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.091 - 6.400 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.559ns (routing 0.311ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.278ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.559     1.956    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.070 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.351     2.421    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.362     8.091    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism              0.145     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X91Y223        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.118    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.091 - 6.400 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.559ns (routing 0.311ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.278ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.559     1.956    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.070 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.351     2.421    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        1.362     8.091    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.145     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X91Y223        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.118    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                  5.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.663ns (routing 0.158ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.184ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.663     0.781    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.830 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.163     0.993    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.803     0.968    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.117     0.851    
    SLICE_X91Y223        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.856    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.663ns (routing 0.158ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.184ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.663     0.781    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.830 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.163     0.993    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.803     0.968    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.117     0.851    
    SLICE_X91Y223        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.856    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.663ns (routing 0.158ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.184ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.663     0.781    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.830 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.163     0.993    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y223        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.803     0.968    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y223        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.117     0.851    
    SLICE_X91Y223        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.856    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.049ns (9.193%)  route 0.484ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.663ns (routing 0.158ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.184ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.663     0.781    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y223        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.830 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.484     1.314    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X83Y225        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1603, routed)        0.837     1.002    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X83Y225        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.117     0.885    
    SLICE_X83Y225        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.890    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_183mhz_mmcm_out
  To Clock:  clk_183mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.114ns (2.849%)  route 3.888ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 11.142 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.400ns (routing 0.950ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.888     9.942    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X41Y160        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.400    11.142    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X41Y160        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/C
                         clock pessimism              0.163    11.306    
                         clock uncertainty           -0.065    11.241    
    SLICE_X41Y160        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    11.159    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.114ns (2.860%)  route 3.872ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 11.157 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.415ns (routing 0.950ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.872     9.926    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X43Y161        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.415    11.157    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X43Y161        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
                         clock pessimism              0.163    11.320    
                         clock uncertainty           -0.065    11.255    
    SLICE_X43Y161        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.173    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.114ns (2.860%)  route 3.872ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 11.157 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.415ns (routing 0.950ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.872     9.926    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X43Y161        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.415    11.157    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X43Y161        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/C
                         clock pessimism              0.163    11.320    
                         clock uncertainty           -0.065    11.255    
    SLICE_X43Y161        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    11.173    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.114ns (2.860%)  route 3.872ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 11.157 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.415ns (routing 0.950ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.872     9.926    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X43Y161        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.415    11.157    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X43Y161        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/C
                         clock pessimism              0.163    11.320    
                         clock uncertainty           -0.065    11.255    
    SLICE_X43Y161        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    11.173    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.114ns (2.860%)  route 3.872ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 11.157 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.415ns (routing 0.950ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.872     9.926    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X43Y161        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.415    11.157    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X43Y161        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/C
                         clock pessimism              0.163    11.320    
                         clock uncertainty           -0.065    11.255    
    SLICE_X43Y161        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    11.173    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 core_inst/genblk4[14].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[14].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.116ns (2.820%)  route 3.997ns (97.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 11.422 - 5.455 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.036ns, distribution 1.701ns)
  Clock Net Delay (Destination): 2.680ns (routing 0.950ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.737     6.023    core_inst/genblk4[14].core_wrapper/reset_sync/core_clk
    SLICE_X22Y211        FDSE                                         r  core_inst/genblk4[14].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y211        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.139 f  core_inst/genblk4[14].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         3.997    10.136    core_inst/genblk4[14].core_wrapper/core/core/core_reset
    SLICE_X51Y203        FDCE                                         f  core_inst/genblk4[14].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.680    11.422    core_inst/genblk4[14].core_wrapper/core/core/core_clk
    SLICE_X51Y203        FDCE                                         r  core_inst/genblk4[14].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/C
                         clock pessimism              0.172    11.595    
                         clock uncertainty           -0.065    11.530    
    SLICE_X51Y203        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    11.448    core_inst/genblk4[14].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.114ns (3.041%)  route 3.635ns (96.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 11.141 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.399ns (routing 0.950ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.635     9.689    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X41Y162        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.399    11.141    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X41Y162        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/C
                         clock pessimism              0.163    11.305    
                         clock uncertainty           -0.065    11.240    
    SLICE_X41Y162        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.158    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.114ns (3.041%)  route 3.635ns (96.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 11.141 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.399ns (routing 0.950ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.635     9.689    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X41Y162        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.399    11.141    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X41Y162        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]/C
                         clock pessimism              0.163    11.305    
                         clock uncertainty           -0.065    11.240    
    SLICE_X41Y162        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    11.158    core_inst/genblk4[11].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.114ns (3.069%)  route 3.600ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.691ns = ( 11.145 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.403ns (routing 0.950ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.600     9.654    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X46Y171        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.403    11.145    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X46Y171        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/C
                         clock pessimism              0.163    11.308    
                         clock uncertainty           -0.065    11.244    
    SLICE_X46Y171        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.162    core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183mhz_mmcm_out rise@5.455ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.114ns (3.069%)  route 3.600ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.691ns = ( 11.145 - 5.455 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.036ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.403ns (routing 0.950ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.602     2.997    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.766 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.437     3.203    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.286 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.654     5.940    core_inst/genblk4[11].core_wrapper/reset_sync/core_clk
    SLICE_X34Y146        FDSE                                         r  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.054 f  core_inst/genblk4[11].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         3.600     9.654    core_inst/genblk4[11].core_wrapper/core/core/core_reset
    SLICE_X46Y171        FDCE                                         f  core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      5.455     5.455 r  
    D18                                               0.000     5.455 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.455    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.763 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.814    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.814 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.436    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.511 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.449     7.960    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.295 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.372     8.667    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.742 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       2.403    11.145    core_inst/genblk4[11].core_wrapper/core/core/core_clk
    SLICE_X46Y171        FDCE                                         r  core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[19]/C
                         clock pessimism              0.163    11.308    
                         clock uncertainty           -0.065    11.244    
    SLICE_X46Y171        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    11.162    core_inst/genblk4[11].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[19]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  1.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.048ns (10.573%)  route 0.406ns (89.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.146ns (routing 0.486ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.541ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.146     2.849    core_inst/genblk4[8].core_wrapper/reset_sync/core_clk
    SLICE_X33Y132        FDSE                                         r  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.897 f  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         0.406     3.303    core_inst/genblk4[8].core_wrapper/core/core/core_reset
    SLICE_X44Y125        FDCE                                         f  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.391     3.112    core_inst/genblk4[8].core_wrapper/core/core/core_clk
    SLICE_X44Y125        FDCE                                         r  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]/C
                         clock pessimism             -0.141     2.971    
    SLICE_X44Y125        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.976    core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.048ns (10.909%)  route 0.392ns (89.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.146ns (routing 0.486ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.541ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.146     2.849    core_inst/genblk4[8].core_wrapper/reset_sync/core_clk
    SLICE_X33Y132        FDSE                                         r  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.897 f  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         0.392     3.289    core_inst/genblk4[8].core_wrapper/core/core/core_reset
    SLICE_X42Y125        FDCE                                         f  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.375     3.096    core_inst/genblk4[8].core_wrapper/core/core/core_clk
    SLICE_X42Y125        FDCE                                         r  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/C
                         clock pessimism             -0.141     2.955    
    SLICE_X42Y125        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.960    core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 core_inst/genblk4[10].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[10].core_wrapper/core/core/_zz_129__reg/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.048ns (8.824%)  route 0.496ns (91.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.116ns (routing 0.486ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.541ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.116     2.819    core_inst/genblk4[10].core_wrapper/reset_sync/core_clk
    SLICE_X24Y144        FDSE                                         r  core_inst/genblk4[10].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y144        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.867 f  core_inst/genblk4[10].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         0.496     3.363    core_inst/genblk4[10].core_wrapper/core/core/core_reset
    SLICE_X28Y188        FDCE                                         f  core_inst/genblk4[10].core_wrapper/core/core/_zz_129__reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.363     3.084    core_inst/genblk4[10].core_wrapper/core/core/core_clk
    SLICE_X28Y188        FDCE                                         r  core_inst/genblk4[10].core_wrapper/core/core/_zz_129__reg/C
                         clock pessimism             -0.073     3.011    
    SLICE_X28Y188        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.016    core_inst/genblk4[10].core_wrapper/core/core/_zz_129__reg
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[11]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.320ns (routing 0.486ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.541ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.320     3.023    core_inst/genblk4[7].core_wrapper/reset_sync/core_clk
    SLICE_X50Y109        FDSE                                         r  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.071 f  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         0.431     3.502    core_inst/genblk4[7].core_wrapper/core/core/core_reset
    SLICE_X53Y77         FDCE                                         f  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.552     3.273    core_inst/genblk4[7].core_wrapper/core/core/core_clk
    SLICE_X53Y77         FDCE                                         r  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[11]/C
                         clock pessimism             -0.156     3.117    
    SLICE_X53Y77         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     3.122    core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[12]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.320ns (routing 0.486ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.541ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.320     3.023    core_inst/genblk4[7].core_wrapper/reset_sync/core_clk
    SLICE_X50Y109        FDSE                                         r  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.071 f  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         0.431     3.502    core_inst/genblk4[7].core_wrapper/core/core/core_reset
    SLICE_X53Y77         FDCE                                         f  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.552     3.273    core_inst/genblk4[7].core_wrapper/core/core/core_clk
    SLICE_X53Y77         FDCE                                         r  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[12]/C
                         clock pessimism             -0.156     3.117    
    SLICE_X53Y77         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     3.122    core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.320ns (routing 0.486ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.541ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.320     3.023    core_inst/genblk4[7].core_wrapper/reset_sync/core_clk
    SLICE_X50Y109        FDSE                                         r  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.071 f  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         0.431     3.502    core_inst/genblk4[7].core_wrapper/core/core/core_reset
    SLICE_X53Y77         FDCE                                         f  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.552     3.273    core_inst/genblk4[7].core_wrapper/core/core/core_clk
    SLICE_X53Y77         FDCE                                         r  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism             -0.156     3.117    
    SLICE_X53Y77         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     3.122    core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[4]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.320ns (routing 0.486ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.541ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.320     3.023    core_inst/genblk4[7].core_wrapper/reset_sync/core_clk
    SLICE_X50Y109        FDSE                                         r  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.071 f  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         0.431     3.502    core_inst/genblk4[7].core_wrapper/core/core/core_reset
    SLICE_X53Y77         FDCE                                         f  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.552     3.273    core_inst/genblk4[7].core_wrapper/core/core/core_clk
    SLICE_X53Y77         FDCE                                         r  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[4]/C
                         clock pessimism             -0.156     3.117    
    SLICE_X53Y77         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     3.122    core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.048ns (10.021%)  route 0.431ns (89.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.320ns (routing 0.486ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.541ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.320     3.023    core_inst/genblk4[7].core_wrapper/reset_sync/core_clk
    SLICE_X50Y109        FDSE                                         r  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.071 f  core_inst/genblk4[7].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=201, routed)         0.431     3.502    core_inst/genblk4[7].core_wrapper/core/core/core_reset
    SLICE_X53Y77         FDCE                                         f  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.552     3.273    core_inst/genblk4[7].core_wrapper/core/core/core_clk
    SLICE_X53Y77         FDCE                                         r  core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/C
                         clock pessimism             -0.156     3.117    
    SLICE_X53Y77         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     3.122    core_inst/genblk4[7].core_wrapper/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 core_inst/genblk4[0].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[0].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.048ns (7.643%)  route 0.580ns (92.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.313ns (routing 0.486ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.541ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.313     3.016    core_inst/genblk4[0].core_wrapper/reset_sync/core_clk
    SLICE_X55Y135        FDSE                                         r  core_inst/genblk4[0].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.064 f  core_inst/genblk4[0].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         0.580     3.644    core_inst/genblk4[0].core_wrapper/core/core/core_reset
    SLICE_X63Y97         FDCE                                         f  core_inst/genblk4[0].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.590     3.311    core_inst/genblk4[0].core_wrapper/core/core/core_clk
    SLICE_X63Y97         FDCE                                         r  core_inst/genblk4[0].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/C
                         clock pessimism             -0.073     3.238    
    SLICE_X63Y97         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     3.243    core_inst/genblk4[0].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_183mhz_mmcm_out  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183mhz_mmcm_out rise@0.000ns - clk_183mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.048ns (9.057%)  route 0.482ns (90.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.146ns (routing 0.486ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.541ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.648     1.239    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.509 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.167     1.676    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.703 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.146     2.849    core_inst/genblk4[8].core_wrapper/reset_sync/core_clk
    SLICE_X33Y132        FDSE                                         r  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.897 f  core_inst/genblk4[8].core_wrapper/reset_sync/sync_reg_2_reg[0]/Q
                         net (fo=202, routed)         0.482     3.379    core_inst/genblk4[8].core_wrapper/core/core/core_reset
    SLICE_X46Y124        FDCE                                         f  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_183mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.759     1.688    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.481 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.209     1.690    clk_183mhz_mmcm_out
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.721 r  clk_183mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=32863, routed)       1.391     3.112    core_inst/genblk4[8].core_wrapper/core/core/core_clk
    SLICE_X46Y124        FDCE                                         r  core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/C
                         clock pessimism             -0.141     2.971    
    SLICE_X46Y124        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.976    core_inst/genblk4[8].core_wrapper/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhz_mmcm_out
  To Clock:  clk_200mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.114ns (11.680%)  route 0.862ns (88.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.836ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.862     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.264    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.152    10.792    
                         clock uncertainty           -0.067    10.725    
    SLICE_X35Y275        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    10.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.114ns (11.680%)  route 0.862ns (88.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.836ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.862     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.264    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.152    10.792    
                         clock uncertainty           -0.067    10.725    
    SLICE_X35Y275        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    10.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.114ns (11.680%)  route 0.862ns (88.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.836ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.862     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.264    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.152    10.792    
                         clock uncertainty           -0.067    10.725    
    SLICE_X35Y275        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    10.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.114ns (11.680%)  route 0.862ns (88.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.836ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.862     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.264    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.152    10.792    
                         clock uncertainty           -0.067    10.725    
    SLICE_X35Y275        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082    10.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.114ns (12.445%)  route 0.802ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 10.638 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.836ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.802     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.262    10.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.152    10.790    
                         clock uncertainty           -0.067    10.723    
    SLICE_X34Y275        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    10.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.114ns (12.445%)  route 0.802ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 10.638 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.836ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.802     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.262    10.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.152    10.790    
                         clock uncertainty           -0.067    10.723    
    SLICE_X34Y275        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.114ns (12.445%)  route 0.802ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 10.638 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.836ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.802     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.262    10.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.152    10.790    
                         clock uncertainty           -0.067    10.723    
    SLICE_X34Y275        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    10.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.114ns (12.667%)  route 0.786ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 10.636 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.786     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.260    10.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.152    10.788    
                         clock uncertainty           -0.067    10.721    
    SLICE_X33Y273        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    10.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.114ns (12.667%)  route 0.786ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 10.636 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.786     6.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.260    10.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.152    10.788    
                         clock uncertainty           -0.067    10.721    
    SLICE_X33Y273        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_mmcm_out rise@5.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.114ns (12.809%)  route 0.776ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 10.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.403     3.294    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.377 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.547     5.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.776     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564     7.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     7.956 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.345     8.301    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.376 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       2.258    10.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.152    10.786    
                         clock uncertainty           -0.067    10.719    
    SLICE_X33Y273        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    10.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  3.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.483ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.307     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.140     2.949    
    SLICE_X32Y271        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.483ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.309     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.140     2.951    
    SLICE_X32Y271        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.483ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.309     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.140     2.951    
    SLICE_X32Y271        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.483ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.309     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.140     2.951    
    SLICE_X32Y271        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_200mhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_mmcm_out rise@0.000ns - clk_200mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.107ns (routing 0.435ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.483ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.730    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.757 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.107     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y271        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y271        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.150     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X32Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.751    clk_200mhz_mmcm_out
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.782 r  clk_200mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=74854, routed)       1.309     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.140     2.951    
    SLICE_X32Y271        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.421ns (32.162%)  route 0.888ns (67.838%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 37.505 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.682ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.386     6.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.793    37.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.748    38.253    
                         clock uncertainty           -0.035    38.217    
    SLICE_X35Y278        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.421ns (32.162%)  route 0.888ns (67.838%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 37.505 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.682ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.386     6.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.793    37.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.748    38.253    
                         clock uncertainty           -0.035    38.217    
    SLICE_X35Y278        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.421ns (33.979%)  route 0.818ns (66.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 37.506 - 33.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.742ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.682ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         2.033     5.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.212     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X39Y279        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.290     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y279        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     6.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.316     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.637    35.637    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.794    37.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.748    38.254    
                         clock uncertainty           -0.035    38.218    
    SLICE_X35Y279        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    38.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 31.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.861ns (routing 0.360ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.400ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.861     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y269        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y269        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y269        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.036     3.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y269        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.643     2.636    
    SLICE_X32Y269        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.400ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.046     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.643     2.646    
    SLICE_X32Y268        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.400ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.046     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.643     2.646    
    SLICE_X32Y268        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.400ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.046     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.643     2.646    
    SLICE_X32Y268        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.400ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.046     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.643     2.646    
    SLICE_X32Y268        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.400ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X32Y268        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.046     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.643     2.646    
    SLICE_X32Y268        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.400ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.048     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.643     2.648    
    SLICE_X32Y268        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                      0.005     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.400ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.048     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.643     2.648    
    SLICE_X32Y268        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.005     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.400ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y268        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.048     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.643     2.648    
    SLICE_X32Y268        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      0.863ns (routing 0.360ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.400ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.656     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         0.863     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y268        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X32Y268        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=494, routed)         1.048     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.643     2.648    
    SLICE_X32Y268        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.114ns (9.904%)  route 1.037ns (90.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.275 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.037     3.286    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y193        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.546     8.275    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y193        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.224     8.499    
                         clock uncertainty           -0.035     8.464    
    SLICE_X96Y193        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.382    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.114ns (17.512%)  route 0.537ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.283ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.537     2.786    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.528     8.257    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.224     8.481    
                         clock uncertainty           -0.035     8.446    
    SLICE_X96Y201        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.364    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.114ns (17.512%)  route 0.537ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.283ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.537     2.786    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.528     8.257    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.224     8.481    
                         clock uncertainty           -0.035     8.446    
    SLICE_X96Y201        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.364    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.114ns (17.512%)  route 0.537ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.283ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.537     2.786    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.528     8.257    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.224     8.481    
                         clock uncertainty           -0.035     8.446    
    SLICE_X96Y201        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     8.364    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.190ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.888     1.053    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.158     0.895    
    SLICE_X96Y201        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.900    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.190ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.888     1.053    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.158     0.895    
    SLICE_X96Y201        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.900    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.190ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y201        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.888     1.053    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.158     0.895    
    SLICE_X96Y201        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     0.900    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.049ns (8.688%)  route 0.515ns (91.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.190ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.515     1.416    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X96Y193        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.910     1.075    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y193        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.158     0.917    
    SLICE_X96Y193        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.922    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.114ns (12.258%)  route 0.816ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.292ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.816     3.065    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X94Y196        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.541     8.270    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y196        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     8.270    
                         clock uncertainty           -0.035     8.235    
    SLICE_X94Y196        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.153    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.785%)  route 0.527ns (82.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.292ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.527     2.776    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.534     8.263    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.035     8.228    
    SLICE_X96Y201        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.146    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.785%)  route 0.527ns (82.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.292ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.527     2.776    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.534     8.263    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.035     8.228    
    SLICE_X96Y201        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.146    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.785%)  route 0.527ns (82.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.316ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.292ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        1.738     2.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.249 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.527     2.776    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        1.534     8.263    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.035     8.228    
    SLICE_X96Y201        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.146    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  5.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.049ns (16.388%)  route 0.250ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.200ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.250     1.151    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.893     1.058    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     1.058    
    SLICE_X96Y201        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.063    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.049ns (16.388%)  route 0.250ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.200ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.250     1.151    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.893     1.058    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     1.058    
    SLICE_X96Y201        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.063    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.049ns (16.388%)  route 0.250ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.200ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.250     1.151    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X96Y201        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.893     1.058    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X96Y201        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     1.058    
    SLICE_X96Y201        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.063    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.049ns (10.865%)  route 0.402ns (89.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.163ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.200ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1141, routed)        0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X96Y208        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.402     1.303    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X94Y196        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1136, routed)        0.901     1.066    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y196        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     1.066    
    SLICE_X94Y196        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.071    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.114ns (14.844%)  route 0.654ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.654     3.557    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.114ns (14.844%)  route 0.654ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.654     3.557    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.114ns (14.844%)  route 0.654ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.654     3.557    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.114ns (14.844%)  route 0.654ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.654     3.557    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.114ns (14.844%)  route 0.654ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.654     3.557    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X99Y72         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.114ns (15.040%)  route 0.644ns (84.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.644     3.547    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.333    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X99Y72         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.550    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.114ns (15.040%)  route 0.644ns (84.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.644     3.547    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.333    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X99Y72         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    12.550    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.114ns (15.040%)  route 0.644ns (84.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.644     3.547    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y72         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y72         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.333    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X99Y72         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    12.550    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.461     3.364    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y74         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X98Y74         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.706ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.064     2.789    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.903 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.461     3.364    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y74         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X98Y74         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.552    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  9.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.180     1.418    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y73         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y73         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.180     1.418    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y73         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y73         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.180     1.418    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y73         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y73         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.180     1.418    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y73         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y73         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.406ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y73         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.128     1.511    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y73         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.228     1.283    
    SLICE_X98Y73         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.288    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.406ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y73         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.128     1.511    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.228     1.283    
    SLICE_X98Y73         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.288    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.197     1.435    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y73        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.229     1.272    
    SLICE_X100Y73        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.197     1.435    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y73        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y73        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.229     1.272    
    SLICE_X100Y73        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.213     1.451    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y74         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y74         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.940ns (routing 0.358ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.406ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.940     1.189    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y73         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.238 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.213     1.451    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y74         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.132     1.515    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y74         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.228     1.287    
    SLICE_X99Y74         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.292    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.319ns (12.441%)  route 2.245ns (87.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.478ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         1.965     5.098    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y14         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.827     6.156    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y14         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.117     6.273    
                         clock uncertainty           -0.035     6.238    
    SLICE_X87Y14         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     6.156    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.319ns (12.441%)  route 2.245ns (87.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 6.156 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 0.527ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.478ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.137     2.534    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.648 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.280     2.928    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.133 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         1.965     5.098    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y14         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.827     6.156    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y14         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.117     6.273    
                         clock uncertainty           -0.035     6.238    
    SLICE_X87Y14         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.156    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.116ns (16.691%)  route 0.579ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 6.210 - 4.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.527ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.478ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.136     2.533    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y68         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.649 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.579     3.228    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y65         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.881     6.210    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism              0.248     6.458    
                         clock uncertainty           -0.035     6.423    
    SLICE_X95Y65         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     6.341    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.116ns (16.691%)  route 0.579ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 6.210 - 4.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.527ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.478ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       2.136     2.533    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y68         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.649 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.579     3.228    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y65         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.881     6.210    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism              0.248     6.458    
                         clock uncertainty           -0.035     6.423    
    SLICE_X95Y65         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.341    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.048ns (14.502%)  route 0.283ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.954ns (routing 0.277ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.317ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.954     1.072    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y68         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.120 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.283     1.403    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y65         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.139     1.304    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.179     1.125    
    SLICE_X95Y65         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.130    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.048ns (14.502%)  route 0.283ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.954ns (routing 0.277ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.317ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.954     1.072    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y68         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.120 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.283     1.403    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y65         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.139     1.304    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.179     1.125    
    SLICE_X95Y65         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.130    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.103ns (9.099%)  route 1.029ns (90.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.317ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.986     2.205    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y14         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.107     1.272    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y14         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.087     1.185    
    SLICE_X87Y14         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.190    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.103ns (9.099%)  route 1.029ns (90.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.955ns (routing 0.277ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.317ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y65         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.121 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.043     1.164    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.219 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.986     2.205    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y14         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=10388, routed)       1.107     1.272    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y14         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism             -0.087     1.185    
    SLICE_X87Y14         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.190    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  1.015    





