

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Sat Aug 08 22:49:19 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.49|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  194|  194|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |  192|  192|         6|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|       9|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       0|       0|
|Memory           |        0|      -|      17|       9|
|Multiplexer      |        -|      -|       -|       8|
|Register         |        -|      -|      74|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      91|      26|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance             |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |window_fn_top_mul_17ns_8s_24_3_U0  |window_fn_top_mul_17ns_8s_24_3  |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |Total                              |                                |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+

    * Memory: 
    +--------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |coeff_tab1_U  |window_fn_top_coeff_tab1  |        0|  17|   9|    32|   17|     1|          544|
    +--------------+--------------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                          |        0|  17|   9|    32|   17|     1|          544|
    +--------------+--------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_81_p2           |     +    |      0|  0|   6|           6|           1|
    |exitcond_i_fu_75_p2  |   icmp   |      0|  0|   3|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   9|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   2|          8|    1|          8|
    |i_i_reg_64  |   6|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       |   8|         10|    7|         20|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |coeff_tab1_load_reg_128  |  17|   0|   17|          0|
    |i_i_reg_64               |   6|   0|    6|          0|
    |i_reg_108                |   6|   0|    6|          0|
    |indata_V_load_reg_133    |   8|   0|    8|          0|
    |p_Val2_i_reg_148         |  24|   0|   24|          0|
    |tmp_i_reg_113            |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  74|   0|  132|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_start            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_done             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_idle             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_ready            | out |    1| ap_ctrl_hs | window_fn_top | return value |
|outdata_V_address0  | out |    5|  ap_memory |   outdata_V   |     array    |
|outdata_V_ce0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_we0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_d0        | out |   24|  ap_memory |   outdata_V   |     array    |
|indata_V_address0   | out |    5|  ap_memory |    indata_V   |     array    |
|indata_V_ce0        | out |    1|  ap_memory |    indata_V   |     array    |
|indata_V_q0         |  in |    8|  ap_memory |    indata_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i24]* %outdata_V), !map !7

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %indata_V), !map !13

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind

ST_1: stg_11 [1/1] 1.09ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i [1/1] 1.31ns
:1  %exitcond_i = icmp eq i6 %i_i, -32

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i [1/1] 1.34ns
:3  %i = add i6 %i_i, 1

ST_2: stg_16 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %apply.exit, label %2

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = zext i6 %i_i to i64

ST_2: coeff_tab1_addr [1/1] 0.00ns
:2  %coeff_tab1_addr = getelementptr [32 x i17]* @coeff_tab1, i64 0, i64 %tmp_i

ST_2: coeff_tab1_load [2/2] 2.39ns
:3  %coeff_tab1_load = load i17* %coeff_tab1_addr, align 4

ST_2: indata_V_addr [1/1] 0.00ns
:5  %indata_V_addr = getelementptr [32 x i8]* %indata_V, i64 0, i64 %tmp_i

ST_2: indata_V_load [2/2] 2.39ns
:6  %indata_V_load = load i8* %indata_V_addr, align 1

ST_2: stg_22 [1/1] 0.00ns
apply.exit:0  ret void


 <State 3>: 2.39ns
ST_3: coeff_tab1_load [1/2] 2.39ns
:3  %coeff_tab1_load = load i17* %coeff_tab1_addr, align 4

ST_3: indata_V_load [1/2] 2.39ns
:6  %indata_V_load = load i8* %indata_V_addr, align 1


 <State 4>: 3.49ns
ST_4: OP1_V_i [1/1] 0.00ns
:4  %OP1_V_i = zext i17 %coeff_tab1_load to i24

ST_4: OP2_V_i [1/1] 0.00ns
:7  %OP2_V_i = sext i8 %indata_V_load to i24

ST_4: p_Val2_i [3/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 5>: 3.49ns
ST_5: p_Val2_i [2/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 6>: 3.49ns
ST_6: p_Val2_i [1/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 7>: 2.39ns
ST_7: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

ST_7: outdata_V_addr [1/1] 0.00ns
:9  %outdata_V_addr = getelementptr [32 x i24]* %outdata_V, i64 0, i64 %tmp_i

ST_7: stg_32 [1/1] 2.39ns
:10  store i24 %p_Val2_i, i24* %outdata_V_addr, align 4

ST_7: stg_33 [1/1] 0.00ns
:11  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x398ba4c620; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x398ba4b300; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff_tab1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x398ba4c080; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8           (specbitsmap      ) [ 00000000]
stg_9           (specbitsmap      ) [ 00000000]
stg_10          (spectopmodule    ) [ 00000000]
stg_11          (br               ) [ 01111111]
i_i             (phi              ) [ 00100000]
exitcond_i      (icmp             ) [ 00111111]
empty           (speclooptripcount) [ 00000000]
i               (add              ) [ 01111111]
stg_16          (br               ) [ 00000000]
tmp_i           (zext             ) [ 00011111]
coeff_tab1_addr (getelementptr    ) [ 00010000]
indata_V_addr   (getelementptr    ) [ 00010000]
stg_22          (ret              ) [ 00000000]
coeff_tab1_load (load             ) [ 00001000]
indata_V_load   (load             ) [ 00001000]
OP1_V_i         (zext             ) [ 00000110]
OP2_V_i         (sext             ) [ 00000110]
p_Val2_i        (mul              ) [ 00000001]
stg_30          (specloopname     ) [ 00000000]
outdata_V_addr  (getelementptr    ) [ 00000000]
stg_32          (store            ) [ 00000000]
stg_33          (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_tab1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_fn_top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="coeff_tab1_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="17" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="5" slack="0"/>
<pin id="37" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="38" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_load/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="indata_V_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_V_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_V_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="outdata_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="5"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_V_addr/7 "/>
</bind>
</comp>

<comp id="59" class="1004" name="stg_32_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="24" slack="1"/>
<pin id="62" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/7 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="1"/>
<pin id="66" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="exitcond_i_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="6" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="OP1_V_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="17" slack="1"/>
<pin id="95" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_i/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="OP2_V_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="1"/>
<pin id="98" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="17" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_i/4 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="113" class="1005" name="tmp_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="5"/>
<pin id="115" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="118" class="1005" name="coeff_tab1_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="1"/>
<pin id="120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_addr "/>
</bind>
</comp>

<comp id="123" class="1005" name="indata_V_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indata_V_addr "/>
</bind>
</comp>

<comp id="128" class="1005" name="coeff_tab1_load_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="1"/>
<pin id="130" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_load "/>
</bind>
</comp>

<comp id="133" class="1005" name="indata_V_load_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_V_load "/>
</bind>
</comp>

<comp id="138" class="1005" name="OP1_V_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="1"/>
<pin id="140" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_i "/>
</bind>
</comp>

<comp id="143" class="1005" name="OP2_V_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="1"/>
<pin id="145" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_i "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_Val2_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="1"/>
<pin id="150" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="68" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="81" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="116"><net_src comp="87" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="121"><net_src comp="28" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="126"><net_src comp="40" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="131"><net_src comp="35" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="136"><net_src comp="47" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="141"><net_src comp="93" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="146"><net_src comp="96" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="151"><net_src comp="99" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_16 : 2
		tmp_i : 1
		coeff_tab1_addr : 2
		coeff_tab1_load : 3
		indata_V_addr : 2
		indata_V_load : 3
	State 3
	State 4
		p_Val2_i : 1
	State 5
	State 6
	State 7
		stg_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|    add   |      i_fu_81     |    0    |    0    |    6    |
|----------|------------------|---------|---------|---------|
|   icmp   | exitcond_i_fu_75 |    0    |    0    |    3    |
|----------|------------------|---------|---------|---------|
|    mul   |     grp_fu_99    |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   |    tmp_i_fu_87   |    0    |    0    |    0    |
|          |   OP1_V_i_fu_93  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   sext   |   OP2_V_i_fu_96  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    1    |    0    |    9    |
|----------|------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|coeff_tab1|    0   |   17   |    9   |
+----------+--------+--------+--------+
|   Total  |    0   |   17   |    9   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    OP1_V_i_reg_138    |   24   |
|    OP2_V_i_reg_143    |   24   |
|coeff_tab1_addr_reg_118|    5   |
|coeff_tab1_load_reg_128|   17   |
|       i_i_reg_64      |    6   |
|       i_reg_108       |    6   |
| indata_V_addr_reg_123 |    5   |
| indata_V_load_reg_133 |    8   |
|    p_Val2_i_reg_148   |   24   |
|     tmp_i_reg_113     |   64   |
+-----------------------+--------+
|         Total         |   183  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    5    |
|     grp_fu_99    |  p0  |   2  |  17  |   34   ||    17   |
|     grp_fu_99    |  p1  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||   4.34  ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |    9   |
|   Memory  |    0   |    -   |    -   |   17   |    9   |
|Multiplexer|    -   |    -   |    4   |    -   |   35   |
|  Register |    -   |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    4   |   200  |   53   |
+-----------+--------+--------+--------+--------+--------+
