m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/VERILOG TEST 1/RCA
T_opt
!s110 1756988701
VFEkn>kVOSZoe4I@PCjk<T1
Z1 04 6 4 work RCA_tb fast 0
=1-84144d0ea3d5-68b9851d-a6-103c
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.7c;67
R0
T_opt1
!s110 1756990787
V?moeUPT=6CDj?RKe<hF4X3
04 14 4 work FULL_ADDER1_tb fast 0
R1
=1-84144d0ea3d5-68b98d43-308-31a0
R2
R3
n@_opt1
R4
vFULL_ADDER1
Z5 !s110 1756990786
!i10b 1
!s100 U3L0n@XRg^]FnB=558k<=1
IB]MEzc5BTlR6e=MoHdl`e1
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
Z7 w1755847729
Z8 8FULL_ADDER1.v
Z9 FFULL_ADDER1.v
L0 1
Z10 OL;L;10.7c;67
r1
!s85 0
31
Z11 !s108 1756990786.000000
Z12 !s107 FULL_ADDER1.v|RCA.v|
Z13 !s90 RCA.v|
!i113 0
Z14 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
n@f@u@l@l_@a@d@d@e@r1
vFULL_ADDER1_tb
R5
!i10b 1
!s100 B61z;Wa>L1mn5>ZcJdiLh3
I3z;GCKU65kG8lSHYo2ZkY3
R6
R0
R7
R8
R9
L0 16
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R3
n@f@u@l@l_@a@d@d@e@r1_tb
vRCA
R5
!i10b 1
!s100 6;09Y6nh2:gieG95ozT^K0
I2Xg0NeiO5GV?5;JHH`;[]1
R6
R0
Z15 w1756990781
Z16 8RCA.v
Z17 FRCA.v
L0 2
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R3
n@r@c@a
vRCA_tb
R5
!i10b 1
!s100 ]>RLAN6BWKonXbLf<obJ<3
I@5f0TPYeie_nJ;9a2P4kl0
R6
R0
R15
R16
R17
L0 37
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R3
n@r@c@a_tb
