# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 34
attribute \top 1
attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:1.1-19.10"
module \cwe1280_fixed
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:8.1-18.4"
  wire $0\grant_access[0:0]
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15.25-15.39"
  wire $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15$20_Y
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:5.12-5.15"
  wire input 4 \clk
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:4.18-4.25"
  wire width 8 input 3 \data_in
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:2.18-2.26"
  wire width 8 output 1 \data_out
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:5.17-5.22"
  wire input 5 \rst_n
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:3.18-3.24"
  wire width 3 input 2 \usr_id
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:8.1-18.4"
  cell $adffe $auto$ff.cc:266:slice$33
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \data_in
    connect \EN $0\grant_access[0:0]
    connect \Q \data_out
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15.25-15.39"
  cell $eq $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \usr_id
    connect \B 3'100
    connect \Y $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15$20_Y
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15.24-15.54"
  cell $mux $ternary$examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15$21
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_fixed.v:15$20_Y
    connect \Y $0\grant_access[0:0]
  end
end
