# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_5.srcs/sources_1/new/RCA_4bits.v" \
"../../../../Lab_5.srcs/sources_1/new/full_adder.v" \
"../../../../Lab_5.srcs/sources_1/new/register_logic.v" \
"../../../../Lab_5.srcs/sim_1/new/tb_RCA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
