<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ast_detector</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ast_detector</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4aa1c2f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ast_detector</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4aa1c2f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6c48afcf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>c</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>qv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>qv_cnt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CAM_ADDR</spirit:name>
        <spirit:displayName>Cam Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CAM_ADDR" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>COLS</spirit:name>
        <spirit:displayName>Cols</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.COLS">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_QV</spirit:name>
        <spirit:displayName>Max Qv</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_QV">16383</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ast_7x7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ast_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/max.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_512x32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wnd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ast_detector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2ee2d1b0</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ast_7x7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ast_mask.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dn.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/max.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_512x32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wnd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ast_detector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ast_detector_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6c48afcf</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ast_detector_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>CAM_ADDR</spirit:name>
      <spirit:displayName>Cam Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CAM_ADDR" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COLS</spirit:name>
      <spirit:displayName>Cols</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.COLS">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_QV</spirit:name>
      <spirit:displayName>Max Qv</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_QV">16383</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ast_detector_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ast_detector_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-01T09:01:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e56acef_ARCHIVE_LOCATION">/home/luca/Downloads/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbea3f4_ARCHIVE_LOCATION">/home/luca/Downloads/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deaa8a_ARCHIVE_LOCATION">/home/luca/Downloads/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e315734_ARCHIVE_LOCATION">/home/luca/Downloads/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d290a21_ARCHIVE_LOCATION">/home/luca/Downloads/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fb3d21_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2439b485_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b3850a_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158913e_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ec73ac_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c23f2fb_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305d296a_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476ee5b1_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5210b85d_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5ed4c9_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f562f2_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bedf08d_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb20104_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49558dac_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f17c71a_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e7ccaf_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5679f6_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f47b549_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517514df_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c37e274_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cd3bc7_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1022d180_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d81a5e_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b94f52a_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ebd744_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361e33fc_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e08bbd1_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d12f71_ARCHIVE_LOCATION">/home/luca/hw/ovc/firmware/ovc3/test_board/ip_lib/corner_detector</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d9b020a4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5f086150"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3109735c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b4829d82"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
