<table class="evt" cellpadding=0 cellspacing=0  style='border:1.5pt solid black;'>
<!-- begin_generated_IBM_copyright_prolog                             -->
<!--                                                                  -->
<!-- This is an automatically generated copyright prolog.             -->
<!-- After initializing,  DO NOT MODIFY OR MOVE                       -->
<!-- ================================================================ -->
<!--                                                                  -->
<!-- Licensed Materials - Property of IBM                             -->
<!--                                                                  -->
<!-- Blue Gene/Q                                                      -->
<!--                                                                  -->
<!-- (C) Copyright IBM Corp.  2012, 2012                              -->
<!--                                                                  -->
<!-- US Government Users Restricted Rights -                          -->
<!-- Use, duplication or disclosure restricted                        -->
<!-- by GSA ADP Schedule Contract with IBM Corp.                      -->
<!--                                                                  -->
<!-- This software is available to you under the                      -->
<!-- Eclipse Public License (EPL).                                    -->
<!--                                                                  -->
<!-- ================================================================ -->
<!--                                                                  -->
<!-- end_generated_IBM_copyright_prolog                               -->

<tr>
<th>Name</th>
<th>Description</th>
<th>PAPI Component</th>
<th>Native Event</th>
<th>Derived</th>
<th>Alternate</th>
<th>InstrGroup Derived</th>
<th>Status</th>
<th>Comment</th>
</tr>

<tr>
<td colspan="9" style="text-align:left;">Conditional Branching</td>
</tr>

<tr>
<td>
PAPI_BR_CN
</td>
<td>
Conditional branch instructions
</td>
<td>
Default
</td>
<td>
PEVT_INST_XU_BRC
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BR_INS
</td>
<td>
Branch instructions
</td>
<td>
Default
</td>
<td>
PEVT_XU_BR_COMMIT
</td>
<td></td>
<td></td>
<td>
BRU+BRC
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BR_MSP
</td>
<td>
Conditional branch instructions mispredicted
</td>
<td>
Default
</td>
<td>
PEVT_XU_BR_MISPRED_COMMIT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BR_NTK
</td>
<td>
Conditional branch instructions not taken
</td>
<td>
Default
</td>
<td></td>
<td>
PEVT_INST_XU_BRC - PEVT_XU_BR_TAKEN_COMMIT
</td>
<td></td>
<td></td>
<td>
Verify
</td>
<td>
Think this derivation is wrong.  Does xu_br_taken_commit only
apply to conditional branches? Or does it include all branches.
 If so, this calc won't work
</td>
</tr>

<tr>
<td>
PAPI_BR_PRC
</td>
<td>
Conditional branch instructions correctly predicted
</td>
<td>
Default
</td>
<td></td>
<td>
PEVT_INST_XU_BRC - PEVT_XU_BR_MISPRED_COMMIT
</td>
<td></td>
<td></td>
<td>
Verify
</td>
<td></td>
</tr>

<tr>
<td>
PAPI_BR_TKN
</td>
<td>
Conditional branch instructions taken
</td>
<td>
Default
</td>
<td>
PEVT_XU_BR_TAKEN_COMMIT
</td>
<td></td>
<td></td>
<td></td>
<td>
Verify
</td>
<td>
Does branch taking include unconditional branches?
</td>
</tr>

<tr>
<td>
PAPI_BR_UCN
</td>
<td>
Unconditional branch instructions
</td>
<td>
Default
</td>
<td>
PEVT_INST_XU_BRU
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BRU_IDL
</td>
<td>
Cycles branch units are idle
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BTAC_M
</td>
<td>
Branch target address cache misses
</td>
<td>
Default
</td>
<td>
PEVT_XU_BR_TARG_ADDR_MISPRED_COMMIT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Cache Requests
</td>
</tr>

<tr>
<td>
PAPI_CA_CLN
</td>
<td>
Requests for exclusive access to clean cache line
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CA_INV
</td>
<td>
Requests for cache line invalidation
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CA_ITV
</td>
<td>
Requests for cache line intervention
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CA_SHR
</td>
<td>
Requests for exclusive access to shared cache line
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CA_SNP
</td>
<td>
Requests for a snoop
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Conditional Store
</td>
</tr>

<tr>
<td>
PAPI_CSR_FAL
</td>
<td>
Failed store conditional instructions
</td>
<td>
Default
</td>
<td>
PEVT_XU_STCX_FAIL
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CSR_SUC
</td>
<td>
Successful store conditional instructions
</td>
<td>
Default
</td>
<td></td>
<td>
PEVT_LSU_COMMIT_STCX - PEVT_XU_STCX_FAIL
</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_CSR_TOT
</td>
<td>
Total store conditional instructions
</td>
<td>
Default
</td>
<td>
PEVT_LSU_COMMIT_STCX
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Floating Point Operations
</td>
</tr>

<tr>
<td>
PAPI_FAD_INS
</td>
<td>
Floating point add instructions
</td>
<td>
Default
</td>
<td></td>
<td></td>
<td></td>
<td>
FADD+QADD
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FDV_INS
</td>
<td>
Floating point divide instructions
</td>
<td>
Default
</td>
<td>
PEVT_INST_QFPU_FDIV
</td>
<td></td>
<td></td>
<td>
FDIV
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FMA_INS
</td>
<td>
FMA instructions completed
</td>
<td>
Default
</td>
<td></td>
<td></td>
<td></td>
<td>
FMA+QMA
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FML_INS
</td>
<td>
Floating point multiply instructions
</td>
<td>
Default
</td>
<td></td>
<td></td>
<td></td>
<td>
FMUL+QMUL
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FNV_INS
</td>
<td>
Floating point inverse instructions
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FP_INS
</td>
<td>
Floating point instructions
</td>
<td>
Default
</td>
<td>
PEVT_INST_QFPU_ALL
</td>
<td></td>
<td></td>
<td>
All, or equiv to FPGRP1 counts?
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FP_OPS
</td>
<td>
Floating point operations
</td>
<td>
Default
</td>
<td>
PEVT_INST_QFPU_FPGRP1
</td>
<td></td>
<td></td>
<td>
FPGRP1? Or FPGRP2?
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FP_STAL
</td>
<td>
Cycles the FP unit is stalled
</td>
<td>
Default
</td>
<td>
PEVT_IU_AXU_FXU_DEP_HIT_CYC
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FPU_IDL
</td>
<td>
Cycles floating point units are idle
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FSQ_INS
</td>
<td>
Floating point square root instructions
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
FSQ
</td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Instruction Counting
</td>
</tr>

<tr>
<td>
PAPI_FUL_CCY
</td>
<td>
Cycles with maximum instructions completed
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FUL_ICY
</td>
<td>
Cycles with maximum instruction issue
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_FXU_IDL
</td>
<td>
Cycles integer units are idle
</td>
<td>
Default
</td>
<td>
PEVT_AXU_IDLE
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_HW_INT
</td>
<td>
Hardware interrupts
</td>
<td>
Default
</td>
<td>
PEVT_XU_INTS_TAKEN
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_INT_INS
</td>
<td>
Integer instructions
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
??
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_TOT_CYC
</td>
<td>
Total cycles
</td>
<td>
Default
</td>
<td>
PEVT_CYCLES
</td>
<td></td>
<td>
PEVT_XU_TIMEBASE_TICK
</td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_TOT_IIS
</td>
<td>
Instructions issued
</td>
<td>
Default
</td>
<td>
PEVT_IU_TOT_ISSUE_COUNT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
Includes uCode sub-instructions
</td>
</tr>

<tr>
<td>
PAPI_TOT_INS
</td>
<td>
Instructions completed
</td>
<td>
Default
</td>
<td>
PEVT_XU_COMMIT
</td>
<td></td>
<td>
PEVT_XU_PPC_COMMIT
</td>
<td>
INST_ALL
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_VEC_INS
</td>
<td>
Vector/SIMD instructions
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Cache Access
</td>
</tr>

<tr>
<td>
PAPI_L1_DCA
</td>
<td>
L1 data cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_DCH
</td>
<td>
L1 data cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_DCM
</td>
<td>
L1 data cache misses
</td>
<td>
Default
</td>
<td></td>
<td>
PEVT_LSU_COMMIT_LD_MISSES + PEVT_LSU_COMMIT_ST_MISSES
</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_DCR
</td>
<td>
L1 data cache reads
</td>
<td>
Default
</td>
<td>
PEVT_LSU_COMMIT_CACHEABLE_LDS
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_DCW
</td>
<td>
L1 data cache writes
</td>
<td>
Default
</td>
<td>
PEVT_LSU_COMMIT_STS
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_ICA
</td>
<td>
L1 instruction cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_ICH
</td>
<td>
L1 instruction cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_ICM
</td>
<td>
L1 instruction cache misses
</td>
<td>
Default
</td>
<td>
PEVT_IU_IL1_MISS
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_ICR
</td>
<td>
L1 instruction cache reads
</td>
<td>
Default
</td>
<td>
PEVT_IU_ICACHE_FETCH
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_ICW
</td>
<td>
L1 instruction cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_LDM
</td>
<td>
L1 load misses
</td>
<td>
Default
</td>
<td></td>
<td>
PEVT_IU_IL1_MISS + PEVT_LSU_COMMIT_LD_MISSES
</td>
<td></td>
<td></td>
<td></td>
<td>
Doesn't include DBCT Misses, Should cache inhibited loads be
include?
</td>
</tr>

<tr>
<td>
PAPI_L1_STM
</td>
<td>
L1 store misses
</td>
<td>
Default
</td>
<td>
PEVT_LSU_COMMIT_ST_MISSES
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
Doesn't include cache inhibited stores
</td>
</tr>

<tr>
<td>
PAPI_L1_TCA
</td>
<td>
L1 total cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_TCH
</td>
<td>
L1 total cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_TCM
</td>
<td>
L1 total cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_TCR
</td>
<td>
L1 total cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L1_TCW
</td>
<td>
L1 total cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_DCA
</td>
<td>
L2 data cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_DCH
</td>
<td>
L2 data cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_DCM
</td>
<td>
L2 data cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_DCR
</td>
<td>
L2 data cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_DCW
</td>
<td>
L2 data cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_ICA
</td>
<td>
L2 instruction cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_ICH
</td>
<td>
L2 instruction cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_ICM
</td>
<td>
L2 instruction cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_ICR
</td>
<td>
L2 instruction cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_ICW
</td>
<td>
L2 instruction cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_LDM
</td>
<td>
L2 load misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_STM
</td>
<td>
L2 store misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_TCA
</td>
<td>
L2 total cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_TCH
</td>
<td>
L2 total cache hits
</td>
<td>
L2
</td>
<td>
PEVT_L2_HITS
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_TCM
</td>
<td>
L2 total cache misses
</td>
<td>
L2
</td>
<td>
PEVT_L2_MISSES
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_TCR
</td>
<td>
L2 total cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L2_TCW
</td>
<td>
L2 total cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_DCA
</td>
<td>
L3 data cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_DCH
</td>
<td>
L3 Data Cache Hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_DCM
</td>
<td>
L3 data cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_DCR
</td>
<td>
L3 data cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_DCW
</td>
<td>
L3 data cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_ICA
</td>
<td>
L3 instruction cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_ICH
</td>
<td>
L3 instruction cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_ICM
</td>
<td>
L3 instruction cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_ICR
</td>
<td>
L3 instruction cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_ICW
</td>
<td>
L3 instruction cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_LDM
</td>
<td>
L3 load misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_STM
</td>
<td>
L3 store misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_TCA
</td>
<td>
L3 total cache accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_TCH
</td>
<td>
L3 total cache hits
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_TCM
</td>
<td>
L3 cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_TCR
</td>
<td>
L3 total cache reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_L3_TCW
</td>
<td>
L3 total cache writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
Data Access
</td>
</tr>

<tr>
<td>
PAPI_LD_INS
</td>
<td>
Load instructions
</td>
<td></td>
<td></td>
<td>
PEVT_LSU_COMMIT_CACHEABLE_LDS +
PEVT_LSU_COMMIT_CACHE_INHIB_LD_MISSES
</td>
<td></td>
<td>
LD + LSCX
</td>
<td></td>
<td>
Alternate event only counts cache inhibited loads. Instr group
derived includes all
</td>
</tr>

<tr>
<td>
PAPI_LST_INS
</td>
<td>
Load/store instructions completed
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
LS+LSCX+ST
</td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_LSU_IDL
</td>
<td>
Cycles load/store units are idle
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_MEM_RCY
</td>
<td>
Cycles Stalled Waiting for memory Reads
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_MEM_SCY
</td>
<td>
Cycles Stalled Waiting for memory accesses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_MEM_WCY
</td>
<td>
Cycles Stalled Waiting for memory writes
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_PRF_DM
</td>
<td>
Data prefetch cache misses
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_RES_STL
</td>
<td>
Cycles stalled on any resource
</td>
<td></td>
<td>
PEVT_IU_IS1_STALL_CYC
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_SR_INS
</td>
<td>
Store instructions
</td>
<td></td>
<td>
PEVT_LSU_COMMIT_STS
</td>
<td></td>
<td>
PEVT_INST_XU_ST
</td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_STL_CCY
</td>
<td>
Cycles with no instructions completed
</td>
<td></td>
<td></td>
<td>
PEVT_CYCLES - PEVT_INST_ALL
</td>
<td></td>
<td></td>
<td></td>
<td>
Does not account for cycles with simultaneous completion of an
AXU and XU operation.
</td>
</tr>

<tr>
<td>
PAPI_STL_ICY
</td>
<td>
Cycles with no instruction issue
</td>
<td></td>
<td></td>
<td>
PEVT_CYCLES - PEVT_IU_TOT_ISSUE_COUNT
</td>
<td></td>
<td></td>
<td></td>
<td>
Includes uCode sub-instructions and flushed instructions
</td>
</tr>

<tr>
<td>
PAPI_SYC_INS
</td>
<td>
Synchronization instructions completed
</td>
<td></td>
<td>
PEVT_INST_XU_SYNC
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>
Includes sync, isync and mbar, but also move to memory state
register instruction which causes synchronization.
</td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
TLB Operations
</td>
</tr>

<tr>
<td>
PAPI_TLB_DM
</td>
<td>
Data translation lookaside buffer misses
</td>
<td></td>
<td></td>
<td>
PEVT_MMU_TLB_MISS_DIRECT_DERAT +
PEVT_MMU_TLB_MISS_INDIR_DERAT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_TLB_IM
</td>
<td>
Instruction translation lookaside buffer misses
</td>
<td></td>
<td>
PEVT_MMU_TLB_MISS_DIRECT_IERAT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_TLB_SD
</td>
<td>
Translation lookaside buffer shootdowns
</td>
<td></td>
<td>
PEVT_MMU_TLBIVAX_SNOOP_TOT
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_TLB_TL
</td>
<td>
Total translation lookaside buffer misses
</td>
<td></td>
<td></td>
<td>
PEVT_MMU_TLB_MISS_DIRECT_DERAT + PEVT_MMU_TLB_MISS_INDIR_DERAT +
PEVT_MMU_TLB_MISS_DIRECT_IERAT
</td>
<td></td>
<td></td>
<td>
Verify
</td>
<td>
Unsure that is this correct - not really applicable to BGQ?
</td>
</tr>

<tr>
<td colspan="9" style="text-align:left;">
BGP Torus
</td>
</tr>

<tr>
<td>
PAPI_BGP_TS_32B
</td>
<td>
Torus 32B Chunks Sent
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>

<tr>
<td>
PAPI_BGP_TS_DPKT
</td>
<td>
Torus Packets Sent
</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
