// Generated by CIRCT firtool-1.62.1
module AndGate(
  input  clock,
         reset,
         io_a,
         io_b,
  output io_out
);

  assign io_out = io_a & io_b;
endmodule

