Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 31 07:46:07 2024
| Host         : NaNO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroZED_wrapper_timing_summary_routed.rpt -pb MicroZED_wrapper_timing_summary_routed.pb -rpx MicroZED_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroZED_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.321        0.000                      0                   34        0.233        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          7.321        0.000                      0                   34        0.233        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_1                  
(none)                      clk_fpga_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 1.226ns (54.046%)  route 1.042ns (45.954%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.637     3.559    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.456     4.015 r  MicroZED_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.057    MicroZED_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.181 r  MicroZED_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.181    MicroZED_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.713 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.713    MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.827    MicroZED_i/pwmLED_0/inst/p_0_in[7]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)       -0.198    13.149    MicroZED_i/pwmLED_0/inst/pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 13.126 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.087 r  MicroZED_i/pwmLED_0/inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.087    MicroZED_i/pwmLED_0/inst/count_reg[24]_i_1_n_6
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.467    13.126    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C
                         clock pessimism              0.376    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X23Y76         FDCE (Setup_fdce_C_D)        0.062    13.411    MicroZED_i/pwmLED_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.446ns (58.109%)  route 1.042ns (41.891%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.637     3.559    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.456     4.015 r  MicroZED_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.057    MicroZED_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.181 r  MicroZED_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.181    MicroZED_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.713 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.713    MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.047 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.047    MicroZED_i/pwmLED_0/inst/p_0_in[5]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 13.126 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.976 r  MicroZED_i/pwmLED_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.976    MicroZED_i/pwmLED_0/inst/count_reg[24]_i_1_n_7
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.467    13.126    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[24]/C
                         clock pessimism              0.376    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X23Y76         FDCE (Setup_fdce_C_D)        0.062    13.411    MicroZED_i/pwmLED_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.920ns (79.685%)  route 0.489ns (20.315%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.973 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.973    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_6
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[21]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.899ns (79.506%)  route 0.489ns (20.494%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.952 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.952    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_4
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[23]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.351ns (56.446%)  route 1.042ns (43.554%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.637     3.559    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.456     4.015 r  MicroZED_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.057    MicroZED_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.181 r  MicroZED_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.181    MicroZED_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.713 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.713    MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.952 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.952    MicroZED_i/pwmLED_0/inst/p_0_in[6]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[6]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.335ns (56.153%)  route 1.042ns (43.847%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.637     3.559    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.456     4.015 r  MicroZED_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.057    MicroZED_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.181 r  MicroZED_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.181    MicroZED_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.713 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.713    MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.936 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.936    MicroZED_i/pwmLED_0/inst/p_0_in[4]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[4]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/pwm_reg[4]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.825ns (78.851%)  route 0.489ns (21.149%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.878 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.878    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_5
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[22]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.809ns (78.704%)  route 0.489ns (21.296%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 13.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.642     3.564    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.456     4.020 r  MicroZED_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.500    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.174 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MicroZED_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.862 r  MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.862    MicroZED_i/pwmLED_0/inst/count_reg[20]_i_1_n_7
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569    11.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465    13.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[20]/C
                         clock pessimism              0.376    13.501    
                         clock uncertainty           -0.154    13.347    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    13.409    MicroZED_i/pwmLED_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.544     1.328    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  MicroZED_i/pwmLED_0/inst/pwm_reg[2]/Q
                         net (fo=2, routed)           0.070     1.539    MicroZED_i/pwmLED_0/inst/pwm[2]
    SLICE_X22Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.666 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.666    MicroZED_i/pwmLED_0/inst/p_0_in[3]
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.810     1.703    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]/C
                         clock pessimism             -0.374     1.328    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.105     1.433    MicroZED_i/pwmLED_0/inst/pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.544     1.328    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  MicroZED_i/pwmLED_0/inst/pwm_reg[0]/Q
                         net (fo=2, routed)           0.076     1.546    MicroZED_i/pwmLED_0/inst/pwm[0]
    SLICE_X22Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.670 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.670    MicroZED_i/pwmLED_0/inst/p_0_in[1]
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.810     1.703    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[1]/C
                         clock pessimism             -0.374     1.328    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.105     1.433    MicroZED_i/pwmLED_0/inst/pwm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.543     1.327    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  MicroZED_i/pwmLED_0/inst/pwm_reg[4]/Q
                         net (fo=2, routed)           0.076     1.545    MicroZED_i/pwmLED_0/inst/pwm[4]
    SLICE_X22Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.669 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.669    MicroZED_i/pwmLED_0/inst/p_0_in[5]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.809     1.702    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/C
                         clock pessimism             -0.374     1.327    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.105     1.432    MicroZED_i/pwmLED_0/inst/pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.544     1.328    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  MicroZED_i/pwmLED_0/inst/pwm_reg[1]/Q
                         net (fo=2, routed)           0.069     1.538    MicroZED_i/pwmLED_0/inst/pwm[1]
    SLICE_X22Y73         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.684 r  MicroZED_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.684    MicroZED_i/pwmLED_0/inst/p_0_in[2]
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.810     1.703    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[2]/C
                         clock pessimism             -0.374     1.328    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.105     1.433    MicroZED_i/pwmLED_0/inst/pwm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.543     1.327    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  MicroZED_i/pwmLED_0/inst/pwm_reg[5]/Q
                         net (fo=2, routed)           0.069     1.537    MicroZED_i/pwmLED_0/inst/pwm[5]
    SLICE_X22Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.683 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.683    MicroZED_i/pwmLED_0/inst/p_0_in[6]
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.809     1.702    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[6]/C
                         clock pessimism             -0.374     1.327    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.105     1.432    MicroZED_i/pwmLED_0/inst/pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.546     1.330    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  MicroZED_i/pwmLED_0/inst/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.580    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[11]
    SLICE_X23Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.688 r  MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.688    MicroZED_i/pwmLED_0/inst/count_reg[8]_i_1_n_4
    SLICE_X23Y72         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.812     1.705    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[11]/C
                         clock pessimism             -0.374     1.330    
    SLICE_X23Y72         FDCE (Hold_fdce_C_D)         0.105     1.435    MicroZED_i/pwmLED_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.544     1.328    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  MicroZED_i/pwmLED_0/inst/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.578    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[15]
    SLICE_X23Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.686 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.686    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_4
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.810     1.703    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[15]/C
                         clock pessimism             -0.374     1.328    
    SLICE_X23Y73         FDCE (Hold_fdce_C_D)         0.105     1.433    MicroZED_i/pwmLED_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.546     1.330    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  MicroZED_i/pwmLED_0/inst/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.580    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[7]
    SLICE_X23Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.688 r  MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.688    MicroZED_i/pwmLED_0/inst/count_reg[4]_i_1_n_4
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.813     1.706    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[7]/C
                         clock pessimism             -0.375     1.330    
    SLICE_X23Y71         FDCE (Hold_fdce_C_D)         0.105     1.435    MicroZED_i/pwmLED_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.547     1.331    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  MicroZED_i/pwmLED_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.581    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[3]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.689 r  MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.689    MicroZED_i/pwmLED_0/inst/count_reg[0]_i_1_n_4
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.814     1.707    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[3]/C
                         clock pessimism             -0.375     1.331    
    SLICE_X23Y70         FDCE (Hold_fdce_C_D)         0.105     1.436    MicroZED_i/pwmLED_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MicroZED_i/pwmLED_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.544     1.328    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  MicroZED_i/pwmLED_0/inst/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.575    MicroZED_i/pwmLED_0/inst/count_reg_n_0_[12]
    SLICE_X23Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.690 r  MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.690    MicroZED_i/pwmLED_0/inst/count_reg[12]_i_1_n_7
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.810     1.703    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[12]/C
                         clock pessimism             -0.374     1.328    
    SLICE_X23Y73         FDCE (Hold_fdce_C_D)         0.105     1.433    MicroZED_i/pwmLED_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y70    MicroZED_i/pwmLED_0/inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y74    MicroZED_i/pwmLED_0/inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y74    MicroZED_i/pwmLED_0/inst/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y70    MicroZED_i/pwmLED_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y70    MicroZED_i/pwmLED_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y70    MicroZED_i/pwmLED_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y70    MicroZED_i/pwmLED_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y72    MicroZED_i/pwmLED_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y73    MicroZED_i/pwmLED_0/inst/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PL_LED_G_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.971ns (55.547%)  route 3.178ns (44.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.821     1.821    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.922 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.635     3.557    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.456     4.013 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/Q
                         net (fo=1, routed)           3.178     7.191    PL_LED_G_0_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.515    10.706 r  PL_LED_G_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.706    PL_LED_G_0
    E13                                                               r  PL_LED_G_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroZED_i/pwmLED_0/inst/pwm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PL_LED_G_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.357ns (55.550%)  route 1.086ns (44.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.759     0.759    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.543     1.327    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X22Y74         FDRE                                         r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  MicroZED_i/pwmLED_0/inst/pwm_reg[7]/Q
                         net (fo=1, routed)           1.086     2.554    PL_LED_G_0_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.216     3.771 r  PL_LED_G_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.771    PL_LED_G_0
    E13                                                               r  PL_LED_G_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 0.124ns (2.864%)  route 4.206ns (97.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.738     4.330    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y76         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.467     3.126    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[24]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 0.124ns (2.864%)  route 4.206ns (97.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.738     4.330    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y76         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.467     3.126    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y76         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[25]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.600     4.191    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[20]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.600     4.191    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[21]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.600     4.191    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[22]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.600     4.191    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[23]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 0.124ns (3.089%)  route 3.891ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     4.015    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[16]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 0.124ns (3.089%)  route 3.891ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     4.015    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[17]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 0.124ns (3.089%)  route 3.891ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     4.015    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[18]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 0.124ns (3.089%)  route 3.891ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.468     2.468    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.592 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     4.015    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.569     1.569    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.660 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          1.465     3.124    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.045ns (3.252%)  route 1.339ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.384    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.814     1.707    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[0]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.045ns (3.252%)  route 1.339ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.384    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.814     1.707    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[1]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.045ns (3.252%)  route 1.339ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.384    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.814     1.707    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[2]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.045ns (3.252%)  route 1.339ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.384    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.814     1.707    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[3]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.045ns (3.110%)  route 1.402ns (96.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.447    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.813     1.706    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[4]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.045ns (3.110%)  route 1.402ns (96.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.447    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.813     1.706    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[5]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.045ns (3.110%)  route 1.402ns (96.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.447    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.813     1.706    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[6]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.045ns (3.110%)  route 1.402ns (96.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.447    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.813     1.706    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[7]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.045ns (2.980%)  route 1.465ns (97.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.444     1.510    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y72         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.812     1.705    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[10]/C

Slack:                    inf
  Source:                 MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroZED_i/pwmLED_0/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.045ns (2.980%)  route 1.465ns (97.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.022     1.022    MicroZED_i/pwmLED_0/inst/reset_n
    SLICE_X22Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.067 f  MicroZED_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.444     1.510    MicroZED_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y72         FDCE                                         f  MicroZED_i/pwmLED_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroZED_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.864     0.864    MicroZED_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.893 r  MicroZED_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=34, routed)          0.812     1.705    MicroZED_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  MicroZED_i/pwmLED_0/inst/count_reg[11]/C





