
---------- Begin Simulation Statistics ----------
final_tick                                24731104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844608                       # Number of bytes of host memory used
host_op_rate                                   152820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.00                       # Real time elapsed on the host
host_tick_rate                              194735135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19407891                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024731                       # Number of seconds simulated
sim_ticks                                 24731104000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5028439                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              97425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            777284                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5442882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1020803                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5028439                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4007636                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5442882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  294768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       615462                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13396120                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8264009                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            777757                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2275147                       # Number of branches committed
system.cpu.commit.bw_lim_events                793719                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16389285                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               19407891                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18910950                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.026278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.041098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13165477     69.62%     69.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1682607      8.90%     78.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       918270      4.86%     83.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1122390      5.94%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       534468      2.83%     92.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       301597      1.59%     93.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       220989      1.17%     94.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       171433      0.91%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       793719      4.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18910950                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     260762                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               133559                       # Number of function calls committed.
system.cpu.commit.int_insts                  19223189                       # Number of committed integer instructions.
system.cpu.commit.loads                       2361633                       # Number of loads committed
system.cpu.commit.membars                        3000                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        51946      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15346799     79.08%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13272      0.07%     79.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            51002      0.26%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8655      0.04%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            528      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              60      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13906      0.07%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27024      0.14%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          87580      0.45%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           20      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2342605     12.07%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1361823      7.02%     99.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19028      0.10%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        83600      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19407891                       # Class of committed instruction
system.cpu.commit.refs                        3807056                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19407891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.473111                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.473111                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3377086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3377086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64334.580172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64334.580172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61540.903085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61540.903085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3310785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3310785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4265447000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4265447000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        66301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2142485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2142485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34814                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1445457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1445457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87788.188951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87788.188951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86462.284035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86462.284035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1428659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1428659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1474665998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1474665998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        16798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1427059998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1427059998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16505                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.374046                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               393                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        16260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4822543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4822543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69075.596554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69075.596554                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69556.012354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69556.012354                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4739444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4739444                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5740112998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5740112998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017231                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        83099                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83099                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        31780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3569544998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3569544998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4822543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4822543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69075.596554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69075.596554                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69556.012354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69556.012354                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4739444                       # number of overall hits
system.cpu.dcache.overall_hits::total         4739444                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5740112998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5740112998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017231                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        83099                       # number of overall misses
system.cpu.dcache.overall_misses::total         83099                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        31780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3569544998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3569544998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51319                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  50104                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             93.703274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9696214                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.599757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             51128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9696214                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.599757                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4790861                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32498                       # number of writebacks
system.cpu.dcache.writebacks::total             32498                       # number of writebacks
system.cpu.decode.BlockedCycles               3410788                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               42444861                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11277120                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5663540                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 780465                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                438405                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3626879                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         99956                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1908438                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         13722                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5442882                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3092880                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8537291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                459674                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1680                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22967962                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  973                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          191                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4505                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1560930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.220082                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12245213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1315571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.928707                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21570318                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.098429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.331895                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14794519     68.59%     68.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   319130      1.48%     70.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   282645      1.31%     71.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   328745      1.52%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   305219      1.41%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   346936      1.61%     75.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   366088      1.70%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   375237      1.74%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4451799     20.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21570318                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    398802                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158015                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3092863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3092863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29475.530855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29475.530855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28728.728180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28728.728180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2353153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2353153                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  21803344929                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21803344929                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.239167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.239167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       739710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        739710                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        81348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        81348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18913902942                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18913902942                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.212865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.212865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       658362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       658362                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.728113                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              1622                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        19023                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3092863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3092863                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29475.530855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29475.530855                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28728.728180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28728.728180                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2353153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2353153                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  21803344929                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21803344929                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.239167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.239167                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       739710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         739710                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        81348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        81348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18913902942                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18913902942                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.212865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.212865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       658362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       658362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3092863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3092863                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29475.530855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29475.530855                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28728.728180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28728.728180                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2353153                       # number of overall hits
system.cpu.icache.overall_hits::total         2353153                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  21803344929                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21803344929                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.239167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.239167                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       739710                       # number of overall misses
system.cpu.icache.overall_misses::total        739710                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        81348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        81348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18913902942                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18913902942                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.212865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.212865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       658362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       658362                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 657993                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.574259                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6844087                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.773970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            658361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6844087                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.773970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3011514                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       657993                       # number of writebacks
system.cpu.icache.writebacks::total            657993                       # number of writebacks
system.cpu.idleCycles                         3160787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1003269                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3076927                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.170435                       # Inst execution rate
system.cpu.iew.exec_refs                      5531971                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1907615                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2053038                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4684923                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21186                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42268                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2560665                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35795974                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3624356                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1474202                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28946140                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3807                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                350227                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 780465                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                355967                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           151077                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4525                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3864                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5966                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2323289                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1115242                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3864                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       829628                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         173641                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31056944                       # num instructions consuming a value
system.cpu.iew.wb_count                      28276253                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652231                       # average fanout of values written-back
system.cpu.iew.wb_producers                  20256299                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.143348                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28591838                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38767221                       # number of integer regfile reads
system.cpu.int_regfile_writes                23205606                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.404349                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.404349                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            276206      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              23960944     78.77%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17467      0.06%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54683      0.18%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8952      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 604      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   86      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16410      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                29931      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               90813      0.30%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              21      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             441      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            692      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3879436     12.75%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1962033      6.45%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27501      0.09%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          94048      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30420342                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  294784                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              585611                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       282309                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             351660                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      539056                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017720                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  505029     93.69%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    441      0.08%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20435      3.79%     97.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8972      1.66%     99.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               239      0.04%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3900      0.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30388408                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           82540018                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27993944                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51835893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35732873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30420342                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               63101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16388076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            175571                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          58167                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22757491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21570318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.410287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13359938     61.94%     61.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1624155      7.53%     69.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1369426      6.35%     75.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1106388      5.13%     80.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1034399      4.80%     85.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1074332      4.98%     90.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1087091      5.04%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              610343      2.83%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              304246      1.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21570318                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.230044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3093718                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         32472                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            222871                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           192910                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4684923                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2560665                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12815160                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    297                       # number of misc regfile writes
system.cpu.numCycles                         24731105                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     24731104000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2624093                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22242704                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               19                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 124565                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11582711                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12125                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 15017                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              97784154                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               40297788                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44690320                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5743286                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 654228                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 780465                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                831156                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22447604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            438757                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         58074488                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8607                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                602                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    631537                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            566                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     53914407                       # The number of ROB reads
system.cpu.rob.rob_writes                    74302845                       # The number of ROB writes
system.cpu.timesIdled                          262608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   137                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         3104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3104                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75152.611765                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75152.611765                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      6387972                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      6387972                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           85                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             85                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       658160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         658160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110337.581000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110337.581000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90337.684485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90337.684485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         625907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             625907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3558718000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3558718000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.049005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst        32253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2913571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2913571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.049003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.049003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        32252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32252                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         16320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107913.466419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107913.466419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87913.466419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87913.466419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              4498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4498                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1275753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1275753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.724387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           11822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11822                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1039313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1039313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.724387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        11822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11822                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        34808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 121995.025262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121995.025262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102004.820026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102004.820026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1569466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1569466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.369599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.369599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        12865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1312088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1312088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.369541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.369541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12863                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data   777.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   777.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29761.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29761.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        49000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        49000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.329843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.329843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      1875000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1875000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.329843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.329843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       656647                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       656647                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       656647                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           656647                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32498                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32498                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           658160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709288                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110337.581000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115251.711427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112468.159466                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90337.684485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95256.268989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92470.133656                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               625907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26441                       # number of demand (read+write) hits
system.l2.demand_hits::total                   652348                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   3558718000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2845219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6403937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.049005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.482847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080278                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst              32253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              24687                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56940                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst   2913571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2351401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5264972000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.049003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.482808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst         32252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         24685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56937                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          658160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709288                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110337.581000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115251.711427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112468.159466                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90337.684485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95256.268989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75152.611765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92444.319245                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              625907                       # number of overall hits
system.l2.overall_hits::.cpu.data               26441                       # number of overall hits
system.l2.overall_hits::total                  652348                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   3558718000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2845219000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6403937000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.049005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.482847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080278                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst             32253                       # number of overall misses
system.l2.overall_misses::.cpu.data             24687                       # number of overall misses
system.l2.overall_misses::total                 56940                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst   2913571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2351401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      6387972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5271359972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.049003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.482808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst        32252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        24685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57022                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued               92                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  92                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    33                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          60532                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.l2.tags.avg_refs                     21.865012                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 11394036                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     365.755132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2334.874957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1355.107284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.924100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.570038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.330837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991372                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     64628                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  11394036                       # Number of tag accesses
system.l2.tags.tagsinuse                  4060.661474                       # Cycle average of tags in use
system.l2.tags.total_refs                     1413092                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                         6                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               14630                       # number of writebacks
system.l2.writebacks::total                     14630                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     345102.50                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41291.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     14627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     32252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        85.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22541.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       147.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        37.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     83462833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83462833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          83462833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63878103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       219966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147560901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37860016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         83462833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63878103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       219966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            185420918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37860016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37860016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        25395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.996377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.045868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.017080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13150     51.78%     51.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6772     26.67%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2368      9.32%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1044      4.11%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          633      2.49%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.36%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          219      0.86%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          166      0.65%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          698      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25395                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3636096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3649344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  934912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               936320                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      2064128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2064128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        2064128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1579776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3649344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       936320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          936320                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst        32252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        24684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           85                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38973.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43964.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44258.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      2064128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1566528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher         5440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 83462832.876364916563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63342420.944895945489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 219965.918221847271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1256962250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1085217001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      3762002                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        14630                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  39742545.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       934912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 37803083.922173470259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 581433435250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              131732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13803                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst           32252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           24684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14630                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    64.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              965                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003024870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.512111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.343231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.000151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           833     96.08%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      3.69%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   46345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     57021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57021                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       57021                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 64.96                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    36906                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  284070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   24726939000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2345941253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1280678753                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.848904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.817002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              512     59.05%     59.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.58%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              323     37.25%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      3.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    14630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14630                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      14630                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.36                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    9121                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            998075700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 91099260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5693499720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            481.125758                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     80452250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     656760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4993230000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4912035000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1602723249                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12485903501                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             57389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 48420405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1886216640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               203118720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1552580640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1331919240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11898771165                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          22388157751                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               35600400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1025514360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 90221040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5625799110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            480.962826                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     93382750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     653640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5073331250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4909018500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1664526500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12337205000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             61823520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 47953620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1885061760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               202533240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1545204960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1369284360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11894741670                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          22318445250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               40653360                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       166660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       166660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 166660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4585664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4585664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4585664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           168159999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          304370250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             57085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57085                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              45200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14630                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               64                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11821                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1974514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     84233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5352064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89585792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24731104000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2798760000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1975145937                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153828746                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    949248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           770325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.129031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 757414     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12867      1.67%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     44      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             770325                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1749                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           44                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11156                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           60846                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            693169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       657993                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63508                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        658362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34808                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
