# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do sync_oscillator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:55 on Jul 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v 
# -- Compiling module sync_oscillator
# ** Warning: H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sync_oscillator
# End time: 15:53:55 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch {H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch/sync_oscillator_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:55 on Jul 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch" H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch/sync_oscillator_tb.v 
# -- Compiling module sync_oscillator_tb
# 
# Top level modules:
# 	sync_oscillator_tb
# End time: 15:53:55 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  sync_oscillator_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" sync_oscillator_tb 
# Start time: 15:53:55 on Jul 06,2021
# Loading work.sync_oscillator_tb
# ** Error: (vsim-3033) H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch/sync_oscillator_tb.v(10): Instantiation of 'counter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sync_oscillator_tb File: H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch/sync_oscillator_tb.v
#         Searched libraries:
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/altera
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/220model
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/sgate
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/altera_mf
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/altera_lnsim
#             E:/intelFPGA/18.0/modelsim_ase/altera/verilog/maxii
#             H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/simulation/modelsim/rtl_work
#             H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sync_oscillator_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 15:54:21 on Jul 06,2021, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
