#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 27 21:51:54 2023
# Process ID: 3092
# Current directory: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 D:\rooth\rooth-fpga\xilinx\ZYNQXC7Z020\ZYNQXC7Z020.xpr
# Log file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/vivado.log
# Journal file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {74} CONFIG.MMCM_CLKOUT1_DIVIDE {74} CONFIG.CLKOUT1_JITTER {111.175} CONFIG.CLKOUT2_JITTER {111.175}] [get_ips clk_pll]
generate_target all [get_files  D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
reset_run clk_pll_synth_1
launch_runs -jobs 6 clk_pll_synth_1
export_simulation -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/sim_scripts -ip_user_files_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files -ipstatic_source_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/modelsim} {questa=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/questa} {riviera=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/riviera} {activehdl=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {37} CONFIG.MMCM_CLKOUT1_DIVIDE {37} CONFIG.CLKOUT1_JITTER {100.659} CONFIG.CLKOUT2_JITTER {100.659}] [get_ips clk_pll]
generate_target all [get_files  D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
catch { [ delete_ip_run [get_ips -all clk_pll] ] }
export_ip_user_files -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
export_simulation -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/sim_scripts -ip_user_files_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files -ipstatic_source_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/modelsim} {questa=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/questa} {riviera=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/riviera} {activehdl=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
