0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.srcs/sim_1/new/Lab8_6_tb.v,1634842009,verilog,,,,counter_8bit_tb,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.srcs/sources_1/new/Lab8_6.v,1634842040,verilog,,C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.srcs/sim_1/new/Lab8_6_tb.v,,T_ff;counter_8bit,,,,,,,,
