{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1657879406574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1657879406574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 15:33:26 2022 " "Processing started: Fri Jul 15 15:33:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1657879406574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1657879406574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1657879406574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1657879407405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/clock/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testbench/testbenchcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "cpu/testbench/testbenchCPU.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/twoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "cpu/supported_modules/twosComp.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_128bit " "Found entity 1: mux16to1_128bit" {  } { { "cpu/supported_modules/mux16to1_128bit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_28bit " "Found entity 1: mux16to1_28bit" {  } { { "cpu/supported_modules/mux16to1_28bit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "cpu/supported_modules/mux4to1_32bit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "cpu/supported_modules/mux2to1_32bit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "cpu/supported_modules/mux2to1_3bit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/supported_modules/adder.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file_module/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cpu/register_file_module/reg_file.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory_module/ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_select_module/immediate_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_select " "Found entity 1: immediate_select" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage4_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4_forward_unit " "Found entity 1: stage4_forward_unit" {  } { { "cpu/forward_unit_modules/stage4_forward_unit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage3_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage3_forward_unit " "Found entity 1: stage3_forward_unit" {  } { { "cpu/forward_unit_modules/stage3_forward_unit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory_module/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_module/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit_module/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_select_module/branch_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "cpu/branch_select_module/branch_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_module/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.bdf" "" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1657879407545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1657879407545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1657879407625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst3 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst3\"" {  } { { "system.bdf" "inst3" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 208 128 280 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "system.bdf" "inst" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 192 528 928 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit cpu:inst\|mux2to1_32bit:muxjump " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"cpu:inst\|mux2to1_32bit:muxjump\"" {  } { { "cpu/cpu_module/cpu.v" "muxjump" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst\|reg_file:myreg " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst\|reg_file:myreg\"" {  } { { "cpu/cpu_module/cpu.v" "myreg" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_select cpu:inst\|immediate_select:myImmediate " "Elaborating entity \"immediate_select\" for hierarchy \"cpu:inst\|immediate_select:myImmediate\"" {  } { { "cpu/cpu_module/cpu.v" "myImmediate" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TYPE4 immediate_select.v(8) " "Verilog HDL or VHDL warning at immediate_select.v(8): object \"TYPE4\" assigned a value but never read" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(42) " "Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(44) " "Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "immediate_select.v(21) " "Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT immediate_select.v(21) " "Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] immediate_select.v(21) " "Inferred latch for \"OUT\[0\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] immediate_select.v(21) " "Inferred latch for \"OUT\[1\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] immediate_select.v(21) " "Inferred latch for \"OUT\[2\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] immediate_select.v(21) " "Inferred latch for \"OUT\[3\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] immediate_select.v(21) " "Inferred latch for \"OUT\[4\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] immediate_select.v(21) " "Inferred latch for \"OUT\[5\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] immediate_select.v(21) " "Inferred latch for \"OUT\[6\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] immediate_select.v(21) " "Inferred latch for \"OUT\[7\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] immediate_select.v(21) " "Inferred latch for \"OUT\[8\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] immediate_select.v(21) " "Inferred latch for \"OUT\[9\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] immediate_select.v(21) " "Inferred latch for \"OUT\[10\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] immediate_select.v(21) " "Inferred latch for \"OUT\[11\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] immediate_select.v(21) " "Inferred latch for \"OUT\[12\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] immediate_select.v(21) " "Inferred latch for \"OUT\[13\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] immediate_select.v(21) " "Inferred latch for \"OUT\[14\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] immediate_select.v(21) " "Inferred latch for \"OUT\[15\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] immediate_select.v(21) " "Inferred latch for \"OUT\[16\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] immediate_select.v(21) " "Inferred latch for \"OUT\[17\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] immediate_select.v(21) " "Inferred latch for \"OUT\[18\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] immediate_select.v(21) " "Inferred latch for \"OUT\[19\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] immediate_select.v(21) " "Inferred latch for \"OUT\[20\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] immediate_select.v(21) " "Inferred latch for \"OUT\[21\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] immediate_select.v(21) " "Inferred latch for \"OUT\[22\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] immediate_select.v(21) " "Inferred latch for \"OUT\[23\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] immediate_select.v(21) " "Inferred latch for \"OUT\[24\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] immediate_select.v(21) " "Inferred latch for \"OUT\[25\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] immediate_select.v(21) " "Inferred latch for \"OUT\[26\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] immediate_select.v(21) " "Inferred latch for \"OUT\[27\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] immediate_select.v(21) " "Inferred latch for \"OUT\[28\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] immediate_select.v(21) " "Inferred latch for \"OUT\[29\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] immediate_select.v(21) " "Inferred latch for \"OUT\[30\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] immediate_select.v(21) " "Inferred latch for \"OUT\[31\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1657879407680 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:inst\|control_unit:myControl " "Elaborating entity \"control_unit\" for hierarchy \"cpu:inst\|control_unit:myControl\"" {  } { { "cpu/cpu_module/cpu.v" "myControl" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit cpu:inst\|control_unit:myControl\|mux2to1_3bit:funct3_mux " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"cpu:inst\|control_unit:myControl\|mux2to1_3bit:funct3_mux\"" {  } { { "cpu/control_unit_module/control_unit.v" "funct3_mux" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit cpu:inst\|mux4to1_32bit:oparand1_mux_haz " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"cpu:inst\|mux4to1_32bit:oparand1_mux_haz\"" {  } { { "cpu/cpu_module/cpu.v" "oparand1_mux_haz" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst\|alu:myAlu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst\|alu:myAlu\"" {  } { { "cpu/cpu_module/cpu.v" "myAlu" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407700 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(97) " "Verilog HDL Case Statement warning at alu.v(97): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 97 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1 1657879407700 "|cpu|alu:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_select cpu:inst\|branch_select:myBranchSelect " "Elaborating entity \"branch_select\" for hierarchy \"cpu:inst\|branch_select:myBranchSelect\"" {  } { { "cpu/cpu_module/cpu.v" "myBranchSelect" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3_forward_unit cpu:inst\|stage3_forward_unit:myStage3Fowarding " "Elaborating entity \"stage3_forward_unit\" for hierarchy \"cpu:inst\|stage3_forward_unit:myStage3Fowarding\"" {  } { { "cpu/cpu_module/cpu.v" "myStage3Fowarding" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4_forward_unit cpu:inst\|stage4_forward_unit:stage4_forward_unit " "Elaborating entity \"stage4_forward_unit\" for hierarchy \"cpu:inst\|stage4_forward_unit:stage4_forward_unit\"" {  } { { "cpu/cpu_module/cpu.v" "stage4_forward_unit" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst2\"" {  } { { "system.bdf" "inst2" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -72 528 744 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(41) " "Verilog HDL assignment warning at data_memory.v(41): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407735 "|system|data_memory:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(42) " "Verilog HDL assignment warning at data_memory.v(42): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407735 "|system|data_memory:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(71) " "Verilog HDL assignment warning at data_memory.v(71): truncated value with size 32 to match size of target (8)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407735 "|system|data_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:inst1 " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:inst1\"" {  } { { "system.bdf" "inst1" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 424 536 752 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1657879407735 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_array ins_memory.v(17) " "Verilog HDL warning at ins_memory.v(17): object memory_array used but never assigned" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1657879407738 "|system|ins_memory:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ins_memory.v(73) " "Verilog HDL assignment warning at ins_memory.v(73): truncated value with size 32 to match size of target (1)" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407738 "|system|ins_memory:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ins_memory.v(74) " "Verilog HDL assignment warning at ins_memory.v(74): truncated value with size 32 to match size of target (1)" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1657879407738 "|system|ins_memory:inst1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 reset_led " "Net \"gdfx_temp0\", which fans out to \"reset_led\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reset " "Net is fed by \"reset\"" {  } { { "system.bdf" "reset" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 8 -48 120 24 "reset" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1657879408336 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst4 " "Net is fed by \"inst4\"" {  } { { "system.bdf" "inst4" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 8 200 248 40 "inst4" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1657879408336 ""}  } { { "system.bdf" "reset_led" { Schematic "C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 352 120 296 368 "reset_led" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1657879408336 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1657879408532 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 15 15:33:28 2022 " "Processing ended: Fri Jul 15 15:33:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1657879408532 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1657879408532 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1657879408532 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1657879408532 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1657879409221 ""}
