\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}
\hypertarget{stm32f4xx__hal__rcc__ex_8c_source}{}\label{stm32f4xx__hal__rcc__ex_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_rcc\_ex.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_rcc\_ex.c}}
\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00022}00022\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00023}00023\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00034}00034\ \textcolor{preprocessor}{\#ifdef\ HAL\_RCC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00036}00036\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00037}00037\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00044}00044\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00045}00045\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00046}00046\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00047}00047\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00072}00072\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00087}00087\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00088}00088\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00089}00089\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00090}00090\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00091}00091\ \ \ uint32\_t\ plli2sp\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00092}00092\ \ \ uint32\_t\ plli2sq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00093}00093\ \ \ uint32\_t\ plli2sr\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00094}00094\ \ \ uint32\_t\ pllsaip\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00095}00095\ \ \ uint32\_t\ pllsaiq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00096}00096\ \ \ uint32\_t\ plli2sused\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00097}00097\ \ \ uint32\_t\ pllsaiused\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00099}00099\ \ \ \textcolor{comment}{/*\ Check\ the\ peripheral\ clock\ selection\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00100}00100\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00102}00102\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ APB1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00103}00103\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB1)\ ==\ (RCC\_PERIPHCLK\_I2S\_APB1))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00104}00104\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00105}00105\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00106}00106\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2SAPB1CLKSOURCE(PeriphClkInit-\/>I2sApb1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00108}00108\ \ \ \ \ \textcolor{comment}{/*\ Configure\ I2S\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00109}00109\ \ \ \ \ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(PeriphClkInit-\/>I2sApb1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00110}00110\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00111}00111\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>I2sApb1ClockSelection\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00112}00112\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00113}00113\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00114}00114\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00115}00115\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00116}00116\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00118}00118\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ APB2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00119}00119\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB2)\ ==\ (RCC\_PERIPHCLK\_I2S\_APB2))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00120}00120\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00121}00121\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00122}00122\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2SAPB2CLKSOURCE(PeriphClkInit-\/>I2sApb2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00124}00124\ \ \ \ \ \textcolor{comment}{/*\ Configure\ I2S\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00125}00125\ \ \ \ \ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(PeriphClkInit-\/>I2sApb2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00126}00126\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00127}00127\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>I2sApb2ClockSelection\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00128}00128\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00129}00129\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00130}00130\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00131}00131\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00132}00132\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00134}00134\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00135}00135\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI1)\ ==\ (RCC\_PERIPHCLK\_SAI1))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00136}00136\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00137}00137\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00138}00138\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI1CLKSOURCE(PeriphClkInit-\/>Sai1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00140}00140\ \ \ \ \ \textcolor{comment}{/*\ Configure\ SAI1\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00141}00141\ \ \ \ \ \_\_HAL\_RCC\_SAI1\_CONFIG(PeriphClkInit-\/>Sai1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00142}00142\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00143}00143\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Sai1ClockSelection\ ==\ RCC\_SAI1CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00144}00144\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00145}00145\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00146}00146\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00147}00147\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00148}00148\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Sai1ClockSelection\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00149}00149\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00150}00150\ \ \ \ \ \ \ pllsaiused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00151}00151\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00152}00152\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00153}00153\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00155}00155\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00156}00156\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI2)\ ==\ (RCC\_PERIPHCLK\_SAI2))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00157}00157\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00158}00158\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00159}00159\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI2CLKSOURCE(PeriphClkInit-\/>Sai2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00161}00161\ \ \ \ \ \textcolor{comment}{/*\ Configure\ SAI2\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00162}00162\ \ \ \ \ \_\_HAL\_RCC\_SAI2\_CONFIG(PeriphClkInit-\/>Sai2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00163}00163\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00164}00164\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00165}00165\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Sai2ClockSelection\ ==\ RCC\_SAI2CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00166}00166\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00167}00167\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00168}00168\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00169}00169\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00170}00170\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Sai2ClockSelection\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00171}00171\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00172}00172\ \ \ \ \ \ \ pllsaiused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00173}00173\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00174}00174\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00175}00175\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00177}00177\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00178}00178\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00179}00179\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00180}00180\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00181}00181\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00183}00183\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00184}00184\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00186}00186\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00187}00187\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00189}00189\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00190}00190\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00192}00192\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00193}00193\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00194}00194\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00195}00195\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00196}00196\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00197}00197\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00198}00198\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00199}00199\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00200}00200\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00201}00201\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00202}00202\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00203}00203\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00204}00204\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00205}00205\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00206}00206\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00207}00207\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00208}00208\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00209}00209\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00211}00211\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00212}00212\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00213}00213\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00214}00214\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00215}00215\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00217}00217\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00218}00218\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00219}00219\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00220}00220\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00221}00221\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00222}00222\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00223}00223\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00224}00224\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00225}00225\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00226}00226\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00227}00227\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00228}00228\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00229}00229\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00231}00231\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00232}00232\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00233}00233\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00234}00234\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Timer\ Prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00235}00235\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00236}00236\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00237}00237\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00239}00239\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMPI2C1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00240}00240\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_FMPI2C1)\ ==\ RCC\_PERIPHCLK\_FMPI2C1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00241}00241\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00242}00242\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00243}00243\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_FMPI2C1CLKSOURCE(PeriphClkInit-\/>Fmpi2c1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00245}00245\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ FMPI2C1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00246}00246\ \ \ \ \ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(PeriphClkInit-\/>Fmpi2c1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00247}00247\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00248}00248\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00250}00250\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CEC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00251}00251\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CEC)\ ==\ RCC\_PERIPHCLK\_CEC)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00252}00252\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00253}00253\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00254}00254\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_CECCLKSOURCE(PeriphClkInit-\/>CecClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00256}00256\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ CEC\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00257}00257\ \ \ \ \ \_\_HAL\_RCC\_CEC\_CONFIG(PeriphClkInit-\/>CecClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00258}00258\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00259}00259\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00261}00261\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CLK48\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00262}00262\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00263}00263\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00264}00264\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00265}00265\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_CLK48CLKSOURCE(PeriphClkInit-\/>Clk48ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00267}00267\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ CLK48\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00268}00268\ \ \ \ \ \_\_HAL\_RCC\_CLK48\_CONFIG(PeriphClkInit-\/>Clk48ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00270}00270\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ when\ it's\ used\ as\ clock\ source\ for\ CLK48\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00271}00271\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00272}00272\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00273}00273\ \ \ \ \ \ \ pllsaiused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00274}00274\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00275}00275\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00276}00276\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00277}00277\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00278}00278\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SDIO\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00279}00279\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SDIO)\ ==\ RCC\_PERIPHCLK\_SDIO)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00280}00280\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00281}00281\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00282}00282\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SDIOCLKSOURCE(PeriphClkInit-\/>SdioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00284}00284\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SDIO\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00285}00285\ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CONFIG(PeriphClkInit-\/>SdioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00286}00286\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00287}00287\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00289}00289\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPDIFRX\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00290}00290\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SPDIFRX)\ ==\ RCC\_PERIPHCLK\_SPDIFRX)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00291}00291\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00292}00292\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00293}00293\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SPDIFRXCLKSOURCE(PeriphClkInit-\/>SpdifClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00295}00295\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SPDIFRX\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00296}00296\ \ \ \ \ \_\_HAL\_RCC\_SPDIFRX\_CONFIG(PeriphClkInit-\/>SpdifClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00297}00297\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ SPDIFRX\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00298}00298\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>SpdifClockSelection\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00299}00299\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00300}00300\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00301}00301\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00302}00302\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00303}00303\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00304}00304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00305}00305\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLI2S\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00306}00306\ \ \ \textcolor{comment}{/*\ PLLI2S\ is\ configured\ when\ a\ peripheral\ will\ use\ it\ as\ source\ clock\ :\ SAI1,\ SAI2,\ I2S\ on\ APB1,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00307}00307\ \textcolor{comment}{\ \ \ \ \ I2S\ on\ APB2\ or\ SPDIFRX\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00308}00308\ \ \ \textcolor{keywordflow}{if}\ ((plli2sused\ ==\ 1U)\ ||\ (PeriphClkInit-\/>PeriphClockSelection\ ==\ RCC\_PERIPHCLK\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00309}00309\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00310}00310\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00311}00311\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00312}00312\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00313}00313\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00314}00314\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00315}00315\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00316}00316\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00317}00317\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00318}00318\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00319}00319\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00320}00320\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00321}00321\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00322}00322\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00324}00324\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ common\ PLLI2S\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00325}00325\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SM\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00326}00326\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00327}00327\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00328}00328\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ I2S\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00329}00329\ \ \ \ \ \textcolor{keywordflow}{if}\ (((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB1)\ ==\ RCC\_PERIPHCLK\_I2S\_APB1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00330}00330\ \ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>I2sApb1ClockSelection\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00331}00331\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB2)\ ==\ RCC\_PERIPHCLK\_I2S\_APB2)\ \&\&\ (PeriphClkInit-\/>I2sApb2ClockSelection\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00332}00332\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00333}00333\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00334}00334\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00335}00335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00336}00336\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SP/PLLI2SQ\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ needed\ for\ I2S\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00337}00337\ \ \ \ \ \ \ plli2sp\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7eef9241a5f8fd2de5ccaaae51ca5e}{RCC\_PLLI2SCFGR\_PLLI2SP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00338}00338\ \ \ \ \ \ \ plli2sq\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00339}00339\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00340}00340\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00341}00341\ \ \ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00342}00342\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ plli2sp,\ plli2sq,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00343}00343\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00344}00344\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00346}00346\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ SAI\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00347}00347\ \ \ \ \ \textcolor{keywordflow}{if}\ (((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI1)\ ==\ RCC\_PERIPHCLK\_SAI1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00348}00348\ \ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>Sai1ClockSelection\ ==\ RCC\_SAI1CLKSOURCE\_PLLI2S))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00349}00349\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI2)\ ==\ RCC\_PERIPHCLK\_SAI2)\ \&\&\ (PeriphClkInit-\/>Sai2ClockSelection\ ==\ RCC\_SAI2CLKSOURCE\_PLLI2S)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00350}00350\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00351}00351\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLLI2S\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00352}00352\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00353}00353\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLLI2S/DIVQ\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00354}00354\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2S\_DIVQ\_VALUE(PeriphClkInit-\/>PLLI2SDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00356}00356\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SP/PLLI2SR\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ needed\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00357}00357\ \ \ \ \ \ \ plli2sp\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7eef9241a5f8fd2de5ccaaae51ca5e}{RCC\_PLLI2SCFGR\_PLLI2SP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00358}00358\ \ \ \ \ \ \ plli2sr\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00359}00359\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00360}00360\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00361}00361\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00362}00362\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLI2S\_VCO\ Output/PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00363}00363\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ plli2sp,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ,\ plli2sr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00366}00366\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLI2SDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00367}00367\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLI2SDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00368}00368\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00370}00370\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ SPDIFRX\ -\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00371}00371\ \ \ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SPDIFRX)\ ==\ RCC\_PERIPHCLK\_SPDIFRX)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00372}00372\ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>SpdifClockSelection\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00373}00373\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00374}00374\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00375}00375\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00376}00376\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SR\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00377}00377\ \ \ \ \ \ \ plli2sq\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7eef9241a5f8fd2de5ccaaae51ca5e}{RCC\_PLLI2SCFGR\_PLLI2SP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00378}00378\ \ \ \ \ \ \ plli2sr\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00379}00379\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00380}00380\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00381}00381\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRXCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00382}00382\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SP,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00383}00383\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ plli2sq,\ plli2sr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00384}00384\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00386}00386\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ just\ selected\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00387}00387\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>PeriphClockSelection\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00388}00388\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00389}00389\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00390}00390\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00391}00391\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00392}00392\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00394}00394\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00395}00395\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00396}00396\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SP,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00397}00397\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ,\ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00398}00398\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00399}00399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00400}00400\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00401}00401\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00402}00402\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00403}00403\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00404}00404\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00405}00405\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00406}00406\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00407}00407\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00408}00408\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00409}00409\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00410}00410\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00411}00411\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00412}00412\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00413}00413\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00414}00414\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00416}00416\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLSAI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00417}00417\ \ \ \textcolor{comment}{/*\ PLLSAI\ is\ configured\ when\ a\ peripheral\ will\ use\ it\ as\ source\ clock\ :\ SAI1,\ SAI2,\ CLK48\ or\ SDIO\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00418}00418\ \ \ \textcolor{keywordflow}{if}\ (pllsaiused\ ==\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00419}00419\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00420}00420\ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00421}00421\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00422}00422\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00423}00423\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00424}00424\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00425}00425\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00426}00426\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00427}00427\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00428}00428\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00429}00429\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00430}00430\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00431}00431\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00432}00432\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00433}00433\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00434}00434\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLLSAI\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00435}00435\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIM\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00436}00436\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIN\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00438}00438\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLSAI\ is\ selected\ as\ source\ clock\ for\ SAI\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00439}00439\ \ \ \ \ \textcolor{keywordflow}{if}\ (((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI1)\ ==\ RCC\_PERIPHCLK\_SAI1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00440}00440\ \ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>Sai1ClockSelection\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00441}00441\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI2)\ ==\ RCC\_PERIPHCLK\_SAI2)\ \&\&\ (PeriphClkInit-\/>Sai2ClockSelection\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00442}00442\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00443}00443\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ PLLSAIQ\ Parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00444}00444\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIQ\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00445}00445\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ PLLSAI/DIVQ\ Parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00446}00446\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAI\_DIVQ\_VALUE(PeriphClkInit-\/>PLLSAIDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00447}00447\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00448}00448\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIP\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ needed\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00449}00449\ \ \ \ \ \ \ pllsaip\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00450}00450\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00451}00451\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00452}00452\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00453}00453\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIM,\ PeriphClkInit-\/>PLLSAI.PLLSAIN,\ pllsaip,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00454}00454\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIQ,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00456}00456\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLSAIDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00457}00457\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLSAIDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00458}00458\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00460}00460\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLSAI\ is\ selected\ as\ source\ clock\ for\ CLK48\ -\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00461}00461\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ CLK48\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00462}00462\ \ \ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00463}00463\ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00464}00464\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00465}00465\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00466}00466\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIP\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00467}00467\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIQ\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00468}00468\ \ \ \ \ \ \ pllsaiq\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00469}00469\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLSAI\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00470}00470\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLSAI\ clock\ input)\ *\ (PLLI2SN/PLLSAIM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00471}00471\ \ \ \ \ \ \ \textcolor{comment}{/*\ 48CLK\ =\ f(PLLSAI\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLSAIP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00472}00472\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIM,\ PeriphClkInit-\/>PLLSAI.PLLSAIN,\ PeriphClkInit-\/>PLLSAI.PLLSAIP,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00473}00473\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pllsaiq,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00474}00474\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00475}00475\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00476}00476\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00477}00477\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00478}00478\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00479}00479\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00480}00480\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00481}00481\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00482}00482\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00483}00483\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00484}00484\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00485}00485\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00486}00486\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00487}00487\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00488}00488\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00489}00489\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00490}00490\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00491}00491\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00500}00500\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00501}00501\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00502}00502\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00503}00503\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00504}00504\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00505}00505\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\_APB1\ |\ RCC\_PERIPHCLK\_I2S\_APB2\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00506}00506\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ |\ RCC\_PERIPHCLK\_SAI2\ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00507}00507\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ |\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00508}00508\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ |\ RCC\_PERIPHCLK\_FMPI2C1\ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00509}00509\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ |\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00510}00510\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPDIFRX;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00512}00512\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLI2S\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00513}00513\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SM\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864a5994311877afb7933f5d1b53ce20}{RCC\_PLLI2SCFGR\_PLLI2SM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00514}00514\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00515}00515\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SP\ =\ (uint32\_t)((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7eef9241a5f8fd2de5ccaaae51ca5e}{RCC\_PLLI2SCFGR\_PLLI2SP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00516}00516\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00517}00517\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00518}00518\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00519}00519\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIM\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b96f67046d49c7606cb72e9b2bbe447}{RCC\_PLLSAICFGR\_PLLSAIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00520}00520\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00521}00521\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIP\ =\ (uint32\_t)((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00522}00522\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00523}00523\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI/PLLI2S\ division\ factors\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00524}00524\ \ \ PeriphClkInit-\/>PLLI2SDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bb8ced136b91a3bf0bad2102a5bd15}{RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00525}00525\ \ \ PeriphClkInit-\/>PLLSAIDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c5e0c55e2f19111402f1b1a5ecb3d7}{RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00527}00527\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00528}00528\ \ \ PeriphClkInit-\/>Sai1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00529}00529\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00530}00530\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI2\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00531}00531\ \ \ PeriphClkInit-\/>Sai2ClockSelection\ =\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00533}00533\ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ APB1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00534}00534\ \ \ PeriphClkInit-\/>I2sApb1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00536}00536\ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ APB2\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00537}00537\ \ \ PeriphClkInit-\/>I2sApb2ClockSelection\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00539}00539\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00540}00540\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00541}00541\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00543}00543\ \ \ \textcolor{comment}{/*\ Get\ the\ CEC\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00544}00544\ \ \ PeriphClkInit-\/>CecClockSelection\ =\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00546}00546\ \ \ \textcolor{comment}{/*\ Get\ the\ FMPI2C1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00547}00547\ \ \ PeriphClkInit-\/>Fmpi2c1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00549}00549\ \ \ \textcolor{comment}{/*\ Get\ the\ CLK48\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00550}00550\ \ \ PeriphClkInit-\/>Clk48ClockSelection\ =\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00552}00552\ \ \ \textcolor{comment}{/*\ Get\ the\ SDIO\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00553}00553\ \ \ PeriphClkInit-\/>SdioClockSelection\ =\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00555}00555\ \ \ \textcolor{comment}{/*\ Get\ the\ SPDIFRX\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00556}00556\ \ \ PeriphClkInit-\/>SpdifClockSelection\ =\ \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00557}00557\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00558}00558\ \ \ \textcolor{comment}{/*\ Get\ the\ TIM\ Prescaler\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00559}00559\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00560}00560\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00561}00561\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00562}00562\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00563}00563\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00564}00564\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00565}00565\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00566}00566\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00567}00567\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00580}00580\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00581}00581\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00582}00582\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00583}00583\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ SAI\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00584}00584\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00585}00585\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00586}00586\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00587}00587\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ SAI\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00588}00588\ \ \ uint32\_t\ saiclocksource\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00589}00589\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00590}00590\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00591}00591\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00592}00592\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00593}00593\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00594}00594\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_SAI1:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00595}00595\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_SAI2:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00596}00596\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00597}00597\ \ \ \ \ \ \ saiclocksource\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00598}00598\ \ \ \ \ \ \ saiclocksource\ \&=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09b481a756ff30fd12d283fe981226f}{RCC\_DCKCFGR\_SAI1SRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60fb8389fc30aedc09ae8e59ab562cd}{RCC\_DCKCFGR\_SAI2SRC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00599}00599\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00600}00600\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00601}00601\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0U:\ \textcolor{comment}{/*\ PLLSAI\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00602}00602\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00603}00603\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLSAI\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00604}00604\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLSAIM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00605}00605\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00606}00606\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00607}00607\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSI\ (Internal\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00608}00608\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00609}00609\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00610}00610\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00611}00611\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00612}00612\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSE\ (External\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00613}00613\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ ((\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00614}00614\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00615}00615\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00616}00616\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00617}00617\ \ \ \ \ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ 24U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00618}00618\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (vcoinput\ *\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}})\ >>\ 6U))\ /\ (tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00620}00620\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLSAIDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00621}00621\ \ \ \ \ \ \ \ \ \ \ tmpreg1\ =\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}})\ >>\ 8U)\ +\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00622}00622\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ frequency\ /\ (tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00623}00623\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00624}00624\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00625}00625\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga198e06bb56e908854acab5fd10959555}{RCC\_DCKCFGR\_SAI1SRC\_0}}:\ \textcolor{comment}{/*\ PLLI2S\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00626}00626\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84770c799586529bd43d7e7289ba4e6}{RCC\_DCKCFGR\_SAI2SRC\_0}}:\ \textcolor{comment}{/*\ PLLI2S\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00627}00627\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00628}00628\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00629}00629\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00630}00630\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00631}00631\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00632}00632\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSI\ (Internal\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00633}00633\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00634}00634\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00635}00635\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00636}00636\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00637}00637\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSE\ (External\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00638}00638\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ ((\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00639}00639\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00640}00640\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00641}00641\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00642}00642\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLI2S\_VCO\ Output/PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00643}00643\ \ \ \ \ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ 24U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00644}00644\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (vcoinput\ *\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U))\ /\ (tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00646}00646\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLI2SDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00647}00647\ \ \ \ \ \ \ \ \ \ \ tmpreg1\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}})\ +\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00648}00648\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ frequency\ /\ (tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00649}00649\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00650}00650\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00651}00651\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87caab83ffb19979ced446e99f6a7f1}{RCC\_DCKCFGR\_SAI1SRC\_1}}:\ \textcolor{comment}{/*\ PLLR\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00652}00652\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2047f874a5588ef1d8b4f131a4398f22}{RCC\_DCKCFGR\_SAI2SRC\_1}}:\ \textcolor{comment}{/*\ PLLR\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00653}00653\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00654}00654\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00655}00655\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00656}00656\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00657}00657\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00658}00658\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSI\ (Internal\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00659}00659\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00660}00660\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00661}00661\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00662}00662\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00663}00663\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSE\ (External\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00664}00664\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ ((\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00665}00665\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00667}00667\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00668}00668\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00669}00669\ \ \ \ \ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00670}00670\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (vcoinput\ *\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U))\ /\ (tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00671}00671\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00672}00672\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00673}00673\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09b481a756ff30fd12d283fe981226f}{RCC\_DCKCFGR\_SAI1SRC}}:\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00674}00674\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00675}00675\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00676}00676\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00677}00677\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00678}00678\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60fb8389fc30aedc09ae8e59ab562cd}{RCC\_DCKCFGR\_SAI2SRC}}:\ \textcolor{comment}{/*\ PLLSRC(HSE\ or\ HSI)\ is\ the\ clock\ source\ for\ SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00679}00679\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00680}00680\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00681}00681\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00682}00682\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSI\ (Internal\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00683}00683\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00684}00684\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00685}00685\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00686}00686\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00687}00687\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ PLL\ Source\ is\ HSE\ (External\ Clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00688}00688\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00689}00689\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00690}00690\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00691}00691\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00692}00692\ \ \ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00693}00693\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00694}00694\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00695}00695\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00696}00696\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00697}00697\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00698}00698\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00699}00699\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S\_APB1:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00700}00700\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00701}00701\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00702}00702\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00703}00703\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00704}00704\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00705}00705\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00706}00706\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00707}00707\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00708}00708\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00709}00709\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00710}00710\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00711}00711\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00712}00712\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00713}00713\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00714}00714\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00715}00715\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00716}00716\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00717}00717\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00718}00718\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00719}00719\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00720}00720\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00721}00721\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00722}00722\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00723}00723\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00724}00724\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00725}00725\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00726}00726\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00727}00727\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00728}00728\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00729}00729\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00730}00730\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00731}00731\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00732}00732\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00733}00733\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00734}00734\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLL\ VCO\ Output\ divided\ by\ PLLR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00735}00735\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLR:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00736}00736\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00737}00737\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL\ division\ factor\ R\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00738}00738\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00739}00739\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00740}00740\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00741}00741\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00742}00742\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00743}00743\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00744}00744\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00745}00745\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00746}00746\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00747}00747\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00748}00748\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00749}00749\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00750}00750\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00751}00751\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00752}00752\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00753}00753\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00754}00754\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00755}00755\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00756}00756\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ HSI\ or\ HSE\ depending\ from\ PLL\ source\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00757}00757\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00758}00758\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00759}00759\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00760}00760\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00761}00761\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00762}00762\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00763}00763\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00764}00764\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00765}00765\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00766}00766\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00767}00767\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00768}00768\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00769}00769\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00770}00770\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00771}00771\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00772}00772\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00773}00773\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00774}00774\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00775}00775\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00776}00776\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00777}00777\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00778}00778\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S\_APB2:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00779}00779\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00780}00780\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00781}00781\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00782}00782\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00783}00783\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00784}00784\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00785}00785\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00786}00786\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00787}00787\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00788}00788\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00789}00789\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00790}00790\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00791}00791\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00792}00792\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00793}00793\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00794}00794\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00795}00795\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00796}00796\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00797}00797\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00798}00798\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00799}00799\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00800}00800\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00801}00801\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00802}00802\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00803}00803\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00804}00804\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00805}00805\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00807}00807\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00808}00808\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00809}00809\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00810}00810\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00811}00811\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00812}00812\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00813}00813\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLL\ VCO\ Output\ divided\ by\ PLLR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00814}00814\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLR:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00815}00815\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL\ division\ factor\ R\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00817}00817\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00818}00818\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00819}00819\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00820}00820\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00824}00824\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00825}00825\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00826}00826\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00827}00827\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00828}00828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00829}00829\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00830}00830\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00832}00832\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00833}00833\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00834}00834\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ HSI\ or\ HSE\ depending\ from\ PLL\ source\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00836}00836\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00837}00837\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00838}00838\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00840}00840\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00841}00841\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00842}00842\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00843}00843\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00844}00844\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00845}00845\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00846}00846\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00847}00847\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00848}00848\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00849}00849\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00850}00850\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00851}00851\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00852}00852\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00853}00853\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00854}00854\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00855}00855\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00856}00856\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00857}00857\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00858}00858\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00859}00859\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00860}00860\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00861}00861\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00862}00862\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00863}00863\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00864}00864\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00865}00865\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00866}00866\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00881}00881\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00882}00882\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00883}00883\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00884}00884\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00885}00885\ \ \ uint32\_t\ pllsaip\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00886}00886\ \ \ uint32\_t\ pllsaiq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00887}00887\ \ \ uint32\_t\ pllsair\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00888}00888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00889}00889\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00890}00890\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00891}00891\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00892}00892\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CLK48\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00893}00893\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00894}00894\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00895}00895\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00896}00896\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_CLK48CLKSOURCE(PeriphClkInit-\/>Clk48ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00897}00897\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00898}00898\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ CLK48\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00899}00899\ \ \ \ \ \_\_HAL\_RCC\_CLK48\_CONFIG(PeriphClkInit-\/>Clk48ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00900}00900\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00901}00901\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00903}00903\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SDIO\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00904}00904\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SDIO)\ ==\ RCC\_PERIPHCLK\_SDIO)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00905}00905\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00906}00906\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00907}00907\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SDIOCLKSOURCE(PeriphClkInit-\/>SdioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00908}00908\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00909}00909\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SDIO\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00910}00910\ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CONFIG(PeriphClkInit-\/>SdioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00911}00911\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00912}00912\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00913}00913\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00914}00914\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI/I2S\ Configuration\ (PLLI2S)\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00915}00915\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Common\ configuration\ SAI/I2S\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00916}00916\ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ or\ I2S\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SN\ division}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00917}00917\ \textcolor{comment}{\ \ \ \ \ factor\ is\ common\ parameters\ for\ both\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00918}00918\ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ RCC\_PERIPHCLK\_I2S)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00919}00919\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00920}00920\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00921}00921\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00922}00922\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00923}00923\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00924}00924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00925}00925\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00926}00926\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00927}00927\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00928}00928\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00929}00929\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00930}00930\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00931}00931\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00932}00932\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00933}00933\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00934}00934\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00935}00935\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00936}00936\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00937}00937\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00938}00938\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00939}00939\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00940}00940\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ I2S\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SR\ must\ be\ added}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00941}00941\ \textcolor{comment}{\ \ \ \ \ \ only\ for\ I2S\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00942}00942\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ (RCC\_PERIPHCLK\_I2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00943}00943\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00944}00944\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00945}00945\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00946}00946\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00947}00947\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ x\ (PLLI2SN/PLLM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00948}00948\ \ \ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00949}00949\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00950}00950\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00951}00951\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00952}00952\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00953}00953\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SQ\ and\ PLLI2S\_DIVQ\ must}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00954}00954\ \textcolor{comment}{\ \ \ \ \ \ \ be\ added\ only\ for\ SAI\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00955}00955\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ==\ (RCC\_PERIPHCLK\_SAI\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00956}00956\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00957}00957\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00958}00958\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00959}00959\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2S\_DIVQ\_VALUE(PeriphClkInit-\/>PLLI2SDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00961}00961\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SR\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00962}00962\ \ \ \ \ \ \ tmpreg1\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00963}00963\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00964}00964\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00965}00965\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00966}00966\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLI2S\_VCO\ Output/PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00967}00967\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,\ tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00968}00968\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLI2SDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00969}00969\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLI2SDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00970}00970\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00971}00971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00972}00972\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ just\ selected\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00973}00973\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>PeriphClockSelection\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00974}00974\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00975}00975\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00976}00976\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00977}00977\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00978}00978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00979}00979\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ multiplication\ and\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00980}00980\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00981}00981\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00982}00982\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00984}00984\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00985}00985\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00986}00986\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00987}00987\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00988}00988\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00989}00989\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00990}00990\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00991}00991\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00992}00992\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00993}00993\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00994}00994\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00995}00995\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00996}00996\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00997}00997\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00998}00998\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01000}01000\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI/LTDC\ Configuration\ (PLLSAI)\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01001}01001\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Common\ configuration\ SAI/LTDC\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01002}01002\ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI,\ LTDC\ or\ CLK48\ Clock\ Configuration\ through\ PLLSAI,\ PLLSAIN\ division}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01003}01003\ \textcolor{comment}{\ \ \ \ \ factor\ is\ common\ parameters\ for\ these\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01004}01004\ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ==\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01005}01005\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LTDC)\ ==\ RCC\_PERIPHCLK\_LTDC)\ \ \ \ \ \ \ \ \ \ \ \ \ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01006}01006\ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)\ \ \ \ \ \ \ \ \ \ \&\&}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01007}01007\ \ \ \ \ \ \ \ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01008}01008\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01009}01009\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLLSAI\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01010}01010\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIN\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01011}01011\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01012}01012\ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01013}01013\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01014}01014\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01015}01015\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01016}01016\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01017}01017\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01018}01018\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01019}01019\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01020}01020\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01021}01021\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01022}01022\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01023}01023\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01024}01024\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01025}01025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01026}01026\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01027}01027\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ Clock\ Configuration\ through\ PLLSAI,\ PLLSAIQ\ and\ PLLSAI\_DIVQ\ must}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01028}01028\ \textcolor{comment}{\ \ \ \ \ \ \ be\ added\ only\ for\ SAI\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01029}01029\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ==\ (RCC\_PERIPHCLK\_SAI\_PLLSAI))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01030}01030\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01031}01031\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIQ\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01032}01032\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAI\_DIVQ\_VALUE(PeriphClkInit-\/>PLLSAIDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01034}01034\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIP\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ needed\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01035}01035\ \ \ \ \ \ \ pllsaip\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01036}01036\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIR\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01037}01037\ \ \ \ \ \ \ pllsair\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b2be8da4f32232e45a3ad9f81e749}{RCC\_PLLSAICFGR\_PLLSAIR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01038}01038\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01039}01039\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01040}01040\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01041}01041\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIN,\ pllsaip,\ PeriphClkInit-\/>PLLSAI.PLLSAIQ,\ pllsair);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01042}01042\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLSAIDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01043}01043\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLSAIDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01044}01044\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01046}01046\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LTDC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01047}01047\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LTDC)\ ==\ (RCC\_PERIPHCLK\_LTDC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01048}01048\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01049}01049\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIR\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01050}01050\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAI\_DIVR\_VALUE(PeriphClkInit-\/>PLLSAIDivR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01051}01051\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01052}01052\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIP\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ needed\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01053}01053\ \ \ \ \ \ \ pllsaip\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}})\ +\ 1U)\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01054}01054\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIQ\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01055}01055\ \ \ \ \ \ \ pllsaiq\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01056}01056\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01057}01057\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01058}01058\ \ \ \ \ \ \ \textcolor{comment}{/*\ LTDC\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01059}01059\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIN,\ pllsaip,\ pllsaiq,\ PeriphClkInit-\/>PLLSAI.PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01060}01060\ \ \ \ \ \ \ \textcolor{comment}{/*\ LTDC\_CLK\ =\ LTDC\_CLK(first\ level)/PLLSAIDIVR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01061}01061\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>PLLSAIDivR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01062}01062\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01064}01064\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CLK48\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01065}01065\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLSAI\ when\ it\ is\ used\ as\ clock\ source\ for\ CLK48\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01066}01066\ \ \ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ (RCC\_PERIPHCLK\_CLK48))\ \&\&}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01067}01067\ \ \ \ \ \ \ \ \ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01068}01068\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01069}01069\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIP\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01070}01070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01071}01071\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIQ\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01072}01072\ \ \ \ \ \ \ pllsaiq\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01073}01073\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIR\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01074}01074\ \ \ \ \ \ \ pllsair\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b2be8da4f32232e45a3ad9f81e749}{RCC\_PLLSAICFGR\_PLLSAIR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01075}01075\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01076}01076\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01077}01077\ \ \ \ \ \ \ \textcolor{comment}{/*\ CLK48\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01078}01078\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIN,\ PeriphClkInit-\/>PLLSAI.PLLSAIP,\ pllsaiq,\ pllsair);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01079}01079\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01080}01080\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01081}01081\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01082}01082\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01083}01083\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01084}01084\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01085}01085\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01086}01086\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01087}01087\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01088}01088\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01089}01089\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01090}01090\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01091}01091\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01092}01092\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01093}01093\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01094}01094\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01095}01095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01096}01096\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01097}01097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01098}01098\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01099}01099\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01100}01100\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01101}01101\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01102}01102\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01103}01103\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01104}01104\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01105}01105\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01106}01106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01107}01107\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01108}01108\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01109}01109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01110}01110\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01111}01111\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01112}01112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01113}01113\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01114}01114\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01115}01115\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01116}01116\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01117}01117\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01118}01118\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01119}01119\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01120}01120\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01121}01121\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01122}01122\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01123}01123\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01124}01124\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01125}01125\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01126}01126\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01127}01127\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01128}01128\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01129}01129\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01130}01130\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01131}01131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01132}01132\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01133}01133\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01134}01134\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01135}01135\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01136}01136\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01137}01137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01138}01138\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01139}01139\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01140}01140\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01141}01141\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01142}01142\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01143}01143\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01144}01144\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01145}01145\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01146}01146\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01147}01147\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01148}01148\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01149}01149\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01150}01150\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01151}01151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01152}01152\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01153}01153\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01154}01154\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01155}01155\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01156}01156\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01157}01157\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01158}01158\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01159}01159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01167}01167\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01168}01168\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01169}01169\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01170}01170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01171}01171\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01172}01172\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01173}01173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI\_PLLI2S\ |\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01174}01174\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01175}01175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_SDIO;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01176}01176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01177}01177\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLI2S\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01178}01178\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01179}01179\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01180}01180\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01181}01181\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01182}01182\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01183}01183\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b2be8da4f32232e45a3ad9f81e749}{RCC\_PLLSAICFGR\_PLLSAIR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01184}01184\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01185}01185\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI/PLLI2S\ division\ factors\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01186}01186\ \ \ PeriphClkInit-\/>PLLI2SDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bb8ced136b91a3bf0bad2102a5bd15}{RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01187}01187\ \ \ PeriphClkInit-\/>PLLSAIDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c5e0c55e2f19111402f1b1a5ecb3d7}{RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01188}01188\ \ \ PeriphClkInit-\/>PLLSAIDivR\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1847e94395a45ce60745fd743a03a7d3}{RCC\_DCKCFGR\_PLLSAIDIVR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01189}01189\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01190}01190\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01191}01191\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01192}01192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01193}01193\ \ \ \textcolor{comment}{/*\ Get\ the\ CLK48\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01194}01194\ \ \ PeriphClkInit-\/>Clk48ClockSelection\ =\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01195}01195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01196}01196\ \ \ \textcolor{comment}{/*\ Get\ the\ SDIO\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01197}01197\ \ \ PeriphClkInit-\/>SdioClockSelection\ =\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01199}01199\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01200}01200\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01201}01201\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01202}01202\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01203}01203\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01204}01204\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01205}01205\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01206}01206\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01207}01207\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01217}01217\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01218}01218\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01219}01219\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ I2S\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01220}01220\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01221}01221\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01222}01222\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01223}01223\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01224}01224\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01225}01225\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01226}01226\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01227}01227\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01228}01228\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01229}01229\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01230}01230\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01231}01231\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01232}01232\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01233}01233\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01234}01234\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01235}01235\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01236}01236\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01237}01237\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01238}01238\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01239}01239\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01240}01240\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01241}01241\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01242}01242\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01243}01243\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01244}01244\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01245}01245\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01246}01246\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01247}01247\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01248}01248\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01249}01249\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01250}01250\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01251}01251\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01252}01252\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01253}01253\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01254}01254\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01255}01255\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01256}01256\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01257}01257\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01258}01258\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01259}01259\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01260}01260\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01261}01261\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01262}01262\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01263}01263\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01264}01264\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01265}01265\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01266}01266\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01267}01267\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01268}01268\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01269}01269\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01270}01270\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01271}01271\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01272}01272\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01273}01273\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01274}01274\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01275}01275\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01276}01276\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01277}01277\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01278}01278\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01279}01279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01280}01280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01281}01281\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01296}01296\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01297}01297\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01298}01298\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01299}01299\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01300}01300\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01301}01301\ \ \ uint32\_t\ plli2sq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01302}01302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01303}01303\ \ \ uint32\_t\ plli2sused\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01304}01304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01305}01305\ \ \ \textcolor{comment}{/*\ Check\ the\ peripheral\ clock\ selection\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01306}01306\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01307}01307\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01308}01308\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ APB1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01309}01309\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB1)\ ==\ (RCC\_PERIPHCLK\_I2S\_APB1))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01310}01310\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01311}01311\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01312}01312\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2SAPB1CLKSOURCE(PeriphClkInit-\/>I2sApb1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01313}01313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01314}01314\ \ \ \ \ \textcolor{comment}{/*\ Configure\ I2S\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01315}01315\ \ \ \ \ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(PeriphClkInit-\/>I2sApb1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01316}01316\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01317}01317\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>I2sApb1ClockSelection\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01318}01318\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01319}01319\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01320}01320\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01321}01321\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01322}01322\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01323}01323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01324}01324\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ APB2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01325}01325\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB2)\ ==\ (RCC\_PERIPHCLK\_I2S\_APB2))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01326}01326\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01327}01327\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01328}01328\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2SAPB2CLKSOURCE(PeriphClkInit-\/>I2sApb2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01329}01329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01330}01330\ \ \ \ \ \textcolor{comment}{/*\ Configure\ I2S\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01331}01331\ \ \ \ \ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(PeriphClkInit-\/>I2sApb2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01332}01332\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01333}01333\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>I2sApb2ClockSelection\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01334}01334\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01335}01335\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01336}01336\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01337}01337\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01338}01338\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01339}01339\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01340}01340\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01341}01341\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI1\ Block\ A\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01342}01342\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAIA)\ ==\ (RCC\_PERIPHCLK\_SAIA))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01343}01343\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01344}01344\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01345}01345\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAIACLKSOURCE(PeriphClkInit-\/>SaiAClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01346}01346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01347}01347\ \ \ \ \ \textcolor{comment}{/*\ Configure\ SAI1\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01348}01348\ \ \ \ \ \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(PeriphClkInit-\/>SaiAClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01349}01349\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01350}01350\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>SaiAClockSelection\ ==\ RCC\_SAIACLKSOURCE\_PLLI2SR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01351}01351\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01352}01352\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01353}01353\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01354}01354\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01355}01355\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>SaiAClockSelection\ ==\ RCC\_SAIACLKSOURCE\_PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01356}01356\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01357}01357\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLL/DIVR\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01358}01358\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLL\_DIVR\_VALUE(PeriphClkInit-\/>PLLDivR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01359}01359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01360}01360\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLDIVR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01361}01361\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLL\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>PLLDivR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01362}01362\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01363}01363\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01364}01364\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01365}01365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01366}01366\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI1\ Block\ B\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01367}01367\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAIB)\ ==\ (RCC\_PERIPHCLK\_SAIB))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01368}01368\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01369}01369\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01370}01370\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAIBCLKSOURCE(PeriphClkInit-\/>SaiBClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01371}01371\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01372}01372\ \ \ \ \ \textcolor{comment}{/*\ Configure\ SAI1\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01373}01373\ \ \ \ \ \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(PeriphClkInit-\/>SaiBClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01374}01374\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01375}01375\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>SaiBClockSelection\ ==\ RCC\_SAIBCLKSOURCE\_PLLI2SR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01376}01376\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01377}01377\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01378}01378\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01379}01379\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ when\ it's\ used\ as\ clock\ source\ for\ SAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01380}01380\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>SaiBClockSelection\ ==\ RCC\_SAIBCLKSOURCE\_PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01381}01381\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01382}01382\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLL/DIVR\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01383}01383\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLL\_DIVR\_VALUE(PeriphClkInit-\/>PLLDivR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01385}01385\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLDIVR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01386}01386\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLL\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>PLLDivR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01387}01387\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01388}01388\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01389}01389\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01390}01390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01391}01391\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01392}01392\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01393}01393\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01394}01394\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01395}01395\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01396}01396\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01397}01397\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01398}01398\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01399}01399\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01400}01400\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01401}01401\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01402}01402\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01403}01403\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01404}01404\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01405}01405\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01406}01406\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01407}01407\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01408}01408\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01409}01409\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01410}01410\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01411}01411\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01412}01412\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01413}01413\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01414}01414\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01415}01415\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01416}01416\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01417}01417\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01418}01418\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01419}01419\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01420}01420\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01421}01421\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01422}01422\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01423}01423\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01424}01424\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01425}01425\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01426}01426\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01427}01427\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01428}01428\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01429}01429\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01430}01430\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01431}01431\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01432}01432\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01433}01433\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01434}01434\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01435}01435\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01436}01436\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01437}01437\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01438}01438\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01439}01439\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01440}01440\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01441}01441\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01442}01442\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01443}01443\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01444}01444\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01445}01445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01446}01446\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01447}01447\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01448}01448\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01449}01449\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Timer\ Prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01450}01450\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01451}01451\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01452}01452\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01453}01453\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01454}01454\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMPI2C1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01455}01455\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_FMPI2C1)\ ==\ RCC\_PERIPHCLK\_FMPI2C1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01456}01456\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01457}01457\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01458}01458\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_FMPI2C1CLKSOURCE(PeriphClkInit-\/>Fmpi2c1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01459}01459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01460}01460\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ FMPI2C1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01461}01461\ \ \ \ \ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(PeriphClkInit-\/>Fmpi2c1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01462}01462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01463}01463\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01464}01464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01465}01465\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CLK48\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01466}01466\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01467}01467\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01468}01468\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01469}01469\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_CLK48CLKSOURCE(PeriphClkInit-\/>Clk48ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01470}01470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01471}01471\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SDIO\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01472}01472\ \ \ \ \ \_\_HAL\_RCC\_CLK48\_CONFIG(PeriphClkInit-\/>Clk48ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01474}01474\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ when\ it's\ used\ as\ clock\ source\ for\ CLK48\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01475}01475\ \ \ \ \ \textcolor{keywordflow}{if}\ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLI2SQ)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01476}01476\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01477}01477\ \ \ \ \ \ \ plli2sused\ =\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01478}01478\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01479}01479\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01480}01480\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01482}01482\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SDIO\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01483}01483\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SDIO)\ ==\ RCC\_PERIPHCLK\_SDIO)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01484}01484\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01485}01485\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01486}01486\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SDIOCLKSOURCE(PeriphClkInit-\/>SdioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01487}01487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01488}01488\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SDIO\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01489}01489\ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CONFIG(PeriphClkInit-\/>SdioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01490}01490\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01491}01491\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01492}01492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01493}01493\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLI2S\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01494}01494\ \ \ \textcolor{comment}{/*\ PLLI2S\ is\ configured\ when\ a\ peripheral\ will\ use\ it\ as\ source\ clock\ :\ I2S\ on\ APB1\ or}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01495}01495\ \textcolor{comment}{\ \ \ \ \ I2S\ on\ APB2*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01496}01496\ \ \ \textcolor{keywordflow}{if}\ ((plli2sused\ ==\ 1U)\ ||\ (PeriphClkInit-\/>PeriphClockSelection\ ==\ RCC\_PERIPHCLK\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01497}01497\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01498}01498\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01499}01499\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01500}01500\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01501}01501\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01502}01502\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01503}01503\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01504}01504\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01505}01505\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01506}01506\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01507}01507\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01508}01508\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01509}01509\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01510}01510\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01511}01511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01512}01512\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ common\ PLLI2S\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01513}01513\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SCLKSOURCE(PeriphClkInit-\/>PLLI2SSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01514}01514\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SM\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01515}01515\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01516}01516\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Set\ the\ PLL\ I2S\ clock\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01517}01517\ \ \ \ \ \_\_HAL\_RCC\_PLL\_I2S\_CONFIG(PeriphClkInit-\/>PLLI2SSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01519}01519\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ I2S\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01520}01520\ \ \ \ \ \textcolor{keywordflow}{if}\ (((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB1)\ ==\ RCC\_PERIPHCLK\_I2S\_APB1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01521}01521\ \ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>I2sApb1ClockSelection\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01522}01522\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S\_APB2)\ ==\ RCC\_PERIPHCLK\_I2S\_APB2)\ \&\&\ (PeriphClkInit-\/>I2sApb2ClockSelection\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01523}01523\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_CLK48)\ ==\ RCC\_PERIPHCLK\_CLK48)\ \&\&\ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLI2SQ))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01524}01524\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SDIO)\ ==\ RCC\_PERIPHCLK\_SDIO)\ \&\&\ (PeriphClkInit-\/>SdioClockSelection\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ \&\&\ (PeriphClkInit-\/>Clk48ClockSelection\ ==\ RCC\_CLK48CLKSOURCE\_PLLI2SQ)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01525}01525\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01526}01526\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01527}01527\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01528}01528\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01529}01529\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01530}01530\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01531}01531\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01532}01532\ \ \ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01533}01533\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01534}01534\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01535}01535\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01536}01536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01537}01537\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01538}01538\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ selected\ as\ source\ clock\ for\ SAI\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01539}01539\ \ \ \ \ \textcolor{keywordflow}{if}\ (((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAIA)\ ==\ RCC\_PERIPHCLK\_SAIA)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01540}01540\ \ \ \ \ \ \ \ \ \ \&\&\ (PeriphClkInit-\/>SaiAClockSelection\ ==\ RCC\_SAIACLKSOURCE\_PLLI2SR))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01541}01541\ \ \ \ \ \ \ \ \ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAIB)\ ==\ RCC\_PERIPHCLK\_SAIB)\ \&\&\ (PeriphClkInit-\/>SaiBClockSelection\ ==\ RCC\_SAIBCLKSOURCE\_PLLI2SR)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01542}01542\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01543}01543\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLLI2S\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01544}01544\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01545}01545\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ PLLI2S/DIVR\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01546}01546\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2S\_DIVR\_VALUE(PeriphClkInit-\/>PLLI2SDivR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01547}01547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01548}01548\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SQ\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ needed\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01549}01549\ \ \ \ \ \ \ plli2sq\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01550}01550\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01551}01551\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01552}01552\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01553}01553\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLI2S\_VCO\ Output/PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01554}01554\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ plli2sq,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01555}01555\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01556}01556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01557}01557\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLI2SDIVR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01558}01558\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>PLLI2SDivR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01559}01559\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01560}01560\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01561}01561\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01562}01562\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ just\ selected\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01563}01563\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>PeriphClockSelection\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01564}01564\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01565}01565\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01566}01566\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01567}01567\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01568}01568\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01569}01569\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01570}01570\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01571}01571\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRXCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01572}01572\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01573}01573\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01574}01574\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01575}01575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01576}01576\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01577}01577\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01578}01578\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01579}01579\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01580}01580\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01581}01581\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01582}01582\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01583}01583\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01584}01584\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01585}01585\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01586}01586\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01587}01587\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01588}01588\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01589}01589\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01590}01590\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01591}01591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01592}01592\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM1\ clock\ source\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01593}01593\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_DFSDM1)\ ==\ RCC\_PERIPHCLK\_DFSDM1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01594}01594\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01595}01595\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01596}01596\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM1CLKSOURCE(PeriphClkInit-\/>Dfsdm1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01597}01597\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01598}01598\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM1\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01599}01599\ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CONFIG(PeriphClkInit-\/>Dfsdm1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01600}01600\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01601}01601\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01602}01602\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01603}01603\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM1\ Audio\ clock\ source\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01604}01604\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_DFSDM1\_AUDIO)\ ==\ RCC\_PERIPHCLK\_DFSDM1\_AUDIO)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01605}01605\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01606}01606\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01607}01607\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM1AUDIOCLKSOURCE(PeriphClkInit-\/>Dfsdm1AudioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01608}01608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01609}01609\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM1\ Audio\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01610}01610\ \ \ \ \ \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(PeriphClkInit-\/>Dfsdm1AudioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01611}01611\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01612}01612\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01613}01613\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01614}01614\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01615}01615\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM2\ clock\ source\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01616}01616\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_DFSDM2)\ ==\ RCC\_PERIPHCLK\_DFSDM2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01617}01617\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01618}01618\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01619}01619\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM2CLKSOURCE(PeriphClkInit-\/>Dfsdm2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01620}01620\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01621}01621\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM1\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01622}01622\ \ \ \ \ \_\_HAL\_RCC\_DFSDM2\_CONFIG(PeriphClkInit-\/>Dfsdm2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01623}01623\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01624}01624\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01625}01625\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01626}01626\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM2\ Audio\ clock\ source\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01627}01627\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_DFSDM2\_AUDIO)\ ==\ RCC\_PERIPHCLK\_DFSDM2\_AUDIO)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01628}01628\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01629}01629\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01630}01630\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM2AUDIOCLKSOURCE(PeriphClkInit-\/>Dfsdm2AudioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01631}01631\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01632}01632\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM1\ Audio\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01633}01633\ \ \ \ \ \_\_HAL\_RCC\_DFSDM2AUDIO\_CONFIG(PeriphClkInit-\/>Dfsdm2AudioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01634}01634\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01635}01635\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01636}01636\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01637}01637\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPTIM1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01638}01638\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ ==\ RCC\_PERIPHCLK\_LPTIM1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01639}01639\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01640}01640\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01641}01641\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_LPTIM1CLKSOURCE(PeriphClkInit-\/>Lptim1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01642}01642\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01643}01643\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ LPTIM1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01644}01644\ \ \ \ \ \_\_HAL\_RCC\_LPTIM1\_CONFIG(PeriphClkInit-\/>Lptim1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01645}01645\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01646}01646\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01647}01647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01648}01648\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01649}01649\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01650}01650\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01651}01651\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01659}01659\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01660}01660\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01661}01661\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01662}01662\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01663}01663\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01664}01664\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01665}01665\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\_APB1\ \ \ \ \ |\ RCC\_PERIPHCLK\_I2S\_APB2\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01666}01666\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01667}01667\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ |\ RCC\_PERIPHCLK\_CLK48\ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01668}01668\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_DFSDM1\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01669}01669\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_DFSDM1\_AUDIO\ |\ RCC\_PERIPHCLK\_DFSDM2\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01670}01670\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_DFSDM2\_AUDIO\ |\ RCC\_PERIPHCLK\_LPTIM1\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01671}01671\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAIA\ \ \ \ \ \ \ \ \ |\ RCC\_PERIPHCLK\_SAIB;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01672}01672\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01673}01673\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\_APB1\ |\ RCC\_PERIPHCLK\_I2S\_APB2\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01674}01674\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ |\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01675}01675\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_FMPI2C1\ \ |\ RCC\_PERIPHCLK\_CLK48\ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01676}01676\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ |\ RCC\_PERIPHCLK\_DFSDM1\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01677}01677\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_DFSDM1\_AUDIO;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01678}01678\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01679}01679\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01681}01681\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01682}01682\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLI2S\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01683}01683\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SM\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864a5994311877afb7933f5d1b53ce20}{RCC\_PLLI2SCFGR\_PLLI2SM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01684}01684\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01685}01685\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01686}01686\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01687}01687\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01688}01688\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL/PLLI2S\ division\ factors\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01689}01689\ \ \ PeriphClkInit-\/>PLLI2SDivR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb31f05850ee591a1f7b841cb347d701}{RCC\_DCKCFGR\_PLLI2SDIVR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6eda90b87015d952e6769b7049807a}{RCC\_DCKCFGR\_PLLI2SDIVR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01690}01690\ \ \ PeriphClkInit-\/>PLLDivR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705e2a170c9c570275f3d6bb0c74947b}{RCC\_DCKCFGR\_PLLDIVR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4508e85a029e2c5cbe8f5a9fa945ce9}{RCC\_DCKCFGR\_PLLDIVR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01691}01691\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01692}01692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01693}01693\ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ APB1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01694}01694\ \ \ PeriphClkInit-\/>I2sApb1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01695}01695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01696}01696\ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ APB2\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01697}01697\ \ \ PeriphClkInit-\/>I2sApb2ClockSelection\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01698}01698\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01699}01699\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01700}01700\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01701}01701\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01702}01702\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01703}01703\ \ \ \textcolor{comment}{/*\ Get\ the\ FMPI2C1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01704}01704\ \ \ PeriphClkInit-\/>Fmpi2c1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01705}01705\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01706}01706\ \ \ \textcolor{comment}{/*\ Get\ the\ CLK48\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01707}01707\ \ \ PeriphClkInit-\/>Clk48ClockSelection\ =\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01708}01708\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01709}01709\ \ \ \textcolor{comment}{/*\ Get\ the\ SDIO\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01710}01710\ \ \ PeriphClkInit-\/>SdioClockSelection\ =\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01711}01711\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01712}01712\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01713}01713\ \ \ PeriphClkInit-\/>Dfsdm1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01714}01714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01715}01715\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM1\ Audio\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01716}01716\ \ \ PeriphClkInit-\/>Dfsdm1AudioClockSelection\ =\ \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01717}01717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01718}01718\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01719}01719\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM2\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01720}01720\ \ \ PeriphClkInit-\/>Dfsdm2ClockSelection\ =\ \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01721}01721\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01722}01722\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM2\ Audio\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01723}01723\ \ \ PeriphClkInit-\/>Dfsdm2AudioClockSelection\ =\ \_\_HAL\_RCC\_GET\_DFSDM2AUDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01724}01724\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01725}01725\ \ \ \textcolor{comment}{/*\ Get\ the\ LPTIM1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01726}01726\ \ \ PeriphClkInit-\/>Lptim1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01727}01727\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01728}01728\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI1\ Block\ Aclock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01729}01729\ \ \ PeriphClkInit-\/>SaiAClockSelection\ =\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKA\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01730}01730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01731}01731\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI1\ Block\ B\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01732}01732\ \ \ PeriphClkInit-\/>SaiBClockSelection\ =\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKB\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01733}01733\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01734}01734\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01735}01735\ \ \ \textcolor{comment}{/*\ Get\ the\ TIM\ Prescaler\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01736}01736\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01737}01737\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01738}01738\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01739}01739\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01740}01740\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01741}01741\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01742}01742\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01743}01743\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01744}01744\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01745}01745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01755}01755\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01756}01756\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01757}01757\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ I2S\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01758}01758\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01759}01759\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01760}01760\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01761}01761\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01762}01762\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01763}01763\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01764}01764\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01765}01765\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01766}01766\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S\_APB1:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01767}01767\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01768}01768\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01769}01769\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01770}01770\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01771}01771\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01772}01772\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01773}01773\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01774}01774\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01775}01775\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01776}01776\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01777}01777\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01778}01778\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01779}01779\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01780}01780\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01781}01781\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01782}01782\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01783}01783\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01784}01784\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01785}01785\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01786}01786\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01787}01787\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01788}01788\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01789}01789\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01790}01790\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01791}01791\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01792}01792\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01793}01793\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01794}01794\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01795}01795\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01796}01796\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01797}01797\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01798}01798\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01799}01799\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01800}01800\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01801}01801\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01802}01802\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01803}01803\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01804}01804\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01805}01805\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01806}01806\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01807}01807\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01808}01808\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLL\ VCO\ Output\ divided\ by\ PLLR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01809}01809\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLR:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01810}01810\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01811}01811\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL\ division\ factor\ R\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01812}01812\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01813}01813\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01814}01814\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01815}01815\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01816}01816\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01817}01817\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01818}01818\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01819}01819\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01820}01820\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01821}01821\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01822}01822\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01823}01823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01824}01824\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01825}01825\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01826}01826\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01827}01827\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01828}01828\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01829}01829\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01830}01830\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ HSI\ or\ HSE\ depending\ from\ PLL\ source\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01831}01831\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01832}01832\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01833}01833\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01834}01834\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01835}01835\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01836}01836\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01837}01837\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01838}01838\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01839}01839\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01840}01840\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01841}01841\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01842}01842\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01843}01843\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01844}01844\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01845}01845\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01846}01846\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01847}01847\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01848}01848\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01849}01849\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01850}01850\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01851}01851\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01852}01852\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S\_APB2:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01853}01853\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01854}01854\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01855}01855\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01856}01856\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01857}01857\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01858}01858\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01859}01859\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01860}01860\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01861}01861\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01862}01862\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01863}01863\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01864}01864\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01865}01865\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01866}01866\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01867}01867\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01868}01868\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01869}01869\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01870}01870\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01871}01871\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01872}01872\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01873}01873\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01874}01874\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01875}01875\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01876}01876\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01877}01877\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01878}01878\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01879}01879\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01880}01880\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01881}01881\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01882}01882\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01883}01883\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01884}01884\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01885}01885\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01886}01886\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01887}01887\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01888}01888\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01889}01889\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01890}01890\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01891}01891\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01892}01892\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01893}01893\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01894}01894\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLL\ VCO\ Output\ divided\ by\ PLLR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01895}01895\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLR:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01896}01896\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01897}01897\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL\ division\ factor\ R\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01898}01898\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01899}01899\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01900}01900\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01901}01901\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01902}01902\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01903}01903\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01904}01904\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01905}01905\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01906}01906\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01907}01907\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01908}01908\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01909}01909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01910}01910\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01911}01911\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01912}01912\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01913}01913\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01914}01914\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01915}01915\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01916}01916\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ HSI\ or\ HSE\ depending\ from\ PLL\ source\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01917}01917\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01918}01918\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01919}01919\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01920}01920\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01921}01921\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01922}01922\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01923}01923\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01924}01924\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01925}01925\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01926}01926\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01927}01927\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01928}01928\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01929}01929\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01930}01930\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01931}01931\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01932}01932\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01933}01933\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01934}01934\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01935}01935\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01936}01936\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01937}01937\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01938}01938\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01939}01939\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01940}01940\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01941}01941\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01942}01942\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01943}01943\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01944}01944\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01945}01945\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01946}01946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01947}01947\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01960}01960\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01961}01961\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01962}01962\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01963}01963\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01964}01964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01965}01965\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01966}01966\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01967}01967\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01968}01968\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01969}01969\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01970}01970\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01971}01971\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01972}01972\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01973}01973\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01974}01974\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01975}01975\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01976}01976\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01977}01977\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01978}01978\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01979}01979\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01980}01980\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01981}01981\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01982}01982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01983}01983\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01984}01984\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01985}01985\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01986}01986\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01987}01987\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01988}01988\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01989}01989\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01990}01990\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01991}01991\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01992}01992\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01993}01993\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01994}01994\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01995}01995\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01996}01996\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01997}01997\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01998}01998\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l01999}01999\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02000}02000\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02001}02001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02002}02002\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02003}02003\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02004}02004\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02005}02005\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02006}02006\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02007}02007\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02008}02008\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02009}02009\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02010}02010\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02011}02011\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02012}02012\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02013}02013\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02014}02014\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02015}02015\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02016}02016\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02017}02017\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02018}02018\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02019}02019\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02020}02020\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02021}02021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02022}02022\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02023}02023\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02024}02024\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02025}02025\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02026}02026\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02027}02027\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02028}02028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02029}02029\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMPI2C1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02030}02030\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_FMPI2C1)\ ==\ RCC\_PERIPHCLK\_FMPI2C1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02031}02031\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02032}02032\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02033}02033\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_FMPI2C1CLKSOURCE(PeriphClkInit-\/>Fmpi2c1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02034}02034\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02035}02035\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ FMPI2C1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02036}02036\ \ \ \ \ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(PeriphClkInit-\/>Fmpi2c1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02037}02037\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02038}02038\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02039}02039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02040}02040\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPTIM1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02041}02041\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ ==\ RCC\_PERIPHCLK\_LPTIM1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02042}02042\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02043}02043\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02044}02044\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_LPTIM1CLKSOURCE(PeriphClkInit-\/>Lptim1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02045}02045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02046}02046\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ LPTIM1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02047}02047\ \ \ \ \ \_\_HAL\_RCC\_LPTIM1\_CONFIG(PeriphClkInit-\/>Lptim1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02048}02048\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02049}02049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02050}02050\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02051}02051\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ RCC\_PERIPHCLK\_I2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02052}02052\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02053}02053\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02054}02054\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2SAPBCLKSOURCE(PeriphClkInit-\/>I2SClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02055}02055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02056}02056\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ I2S\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02057}02057\ \ \ \ \ \_\_HAL\_RCC\_I2S\_CONFIG(PeriphClkInit-\/>I2SClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02058}02058\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02059}02059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02060}02060\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02061}02061\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02062}02062\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02070}02070\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02071}02071\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02072}02072\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02073}02073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02074}02074\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02075}02075\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_FMPI2C1\ |\ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_TIM\ |\ RCC\_PERIPHCLK\_RTC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02076}02076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02077}02077\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02078}02078\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02079}02079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02080}02080\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02081}02081\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02082}02082\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02083}02083\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02084}02084\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02085}02085\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02086}02086\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02087}02087\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02088}02088\ \ \ \textcolor{comment}{/*\ Get\ the\ FMPI2C1\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02089}02089\ \ \ PeriphClkInit-\/>Fmpi2c1ClockSelection\ =\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02090}02090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02091}02091\ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02092}02092\ \ \ PeriphClkInit-\/>I2SClockSelection\ =\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02093}02093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02094}02094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02095}02095\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02104}02104\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02105}02105\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02106}02106\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ I2S\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02107}02107\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02108}02108\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02109}02109\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02110}02110\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02111}02111\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02112}02112\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02113}02113\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02114}02114\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02115}02115\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02116}02116\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02117}02117\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02118}02118\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02119}02119\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02120}02120\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02121}02121\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02122}02122\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPBCLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02123}02123\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02124}02124\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02125}02125\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02126}02126\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02127}02127\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02128}02128\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLL\ VCO\ Output\ divided\ by\ PLLR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02129}02129\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPBCLKSOURCE\_PLLR:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02130}02130\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02131}02131\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL\ division\ factor\ R\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02132}02132\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02133}02133\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02134}02134\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02135}02135\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02136}02136\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02137}02137\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02138}02138\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02139}02139\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02140}02140\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02141}02141\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02142}02142\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02143}02143\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02144}02144\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ Output\ =\ PLL\_VCO\ Input\ *\ PLLN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02145}02145\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02146}02146\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLL\_VCO\ Output/PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02147}02147\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02148}02148\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02149}02149\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02150}02150\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ HSI\ or\ HSE\ depending\ from\ PLL\ source\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02151}02151\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SAPBCLKSOURCE\_PLLSRC:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02152}02152\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02153}02153\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02154}02154\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02155}02155\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02156}02156\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02157}02157\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02158}02158\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02159}02159\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02160}02160\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02161}02161\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02162}02162\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02163}02163\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02164}02164\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02165}02165\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02166}02166\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02167}02167\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02168}02168\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02169}02169\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02170}02170\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02171}02171\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02172}02172\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02173}02173\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02174}02174\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02175}02175\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02176}02176\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02177}02177\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02178}02178\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02179}02179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02180}02180\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02181}02181\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02196}02196\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02197}02197\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02198}02198\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02199}02199\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02200}02200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02201}02201\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02202}02202\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02203}02203\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02204}02204\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI/I2S\ Configuration\ (PLLI2S)\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02205}02205\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Common\ configuration\ SAI/I2S\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02206}02206\ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ or\ I2S\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SN\ division}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02207}02207\ \textcolor{comment}{\ \ \ \ \ factor\ is\ common\ parameters\ for\ both\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02208}02208\ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ RCC\_PERIPHCLK\_I2S)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02209}02209\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02210}02210\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02211}02211\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02212}02212\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02213}02213\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02214}02214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02215}02215\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02216}02216\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02217}02217\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02218}02218\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02219}02219\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02220}02220\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02221}02221\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02222}02222\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02223}02223\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02224}02224\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02225}02225\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02226}02226\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02227}02227\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02228}02228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02229}02229\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02230}02230\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ I2S\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SR\ must\ be\ added}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02231}02231\ \textcolor{comment}{\ \ \ \ \ \ only\ for\ I2S\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02232}02232\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ (RCC\_PERIPHCLK\_I2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02233}02233\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02234}02234\ \ \ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02235}02235\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02236}02236\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02237}02237\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02238}02238\ \ \ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02239}02239\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02240}02240\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02241}02241\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02242}02242\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02243}02243\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ Clock\ Configuration\ through\ PLLI2S,\ PLLI2SQ\ and\ PLLI2S\_DIVQ\ must}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02244}02244\ \textcolor{comment}{\ \ \ \ \ \ \ be\ added\ only\ for\ SAI\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02245}02245\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLI2S)\ ==\ (RCC\_PERIPHCLK\_SAI\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02246}02246\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02247}02247\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02248}02248\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02249}02249\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2S\_DIVQ\_VALUE(PeriphClkInit-\/>PLLI2SDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02250}02250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02251}02251\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLI2SR\ value\ from\ PLLI2SCFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02252}02252\ \ \ \ \ \ \ tmpreg1\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02253}02253\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02254}02254\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02255}02255\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02256}02256\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLI2S\_VCO\ Output/PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02257}02257\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,\ tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02258}02258\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLI2SDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02259}02259\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLI2SDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02260}02260\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02261}02261\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02262}02262\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ In\ Case\ of\ PLLI2S\ is\ just\ selected\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02263}02263\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>PeriphClockSelection\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02264}02264\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02265}02265\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02266}02266\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02267}02267\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02268}02268\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02269}02269\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ multiplication\ and\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02270}02270\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SQ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02271}02271\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02272}02272\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02273}02273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02274}02274\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02275}02275\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02276}02276\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02277}02277\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02278}02278\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02279}02279\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02280}02280\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02281}02281\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02282}02282\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02283}02283\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02284}02284\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02285}02285\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02286}02286\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02287}02287\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02288}02288\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02289}02289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02290}02290\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI/LTDC\ Configuration\ (PLLSAI)\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02291}02291\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Common\ configuration\ SAI/LTDC\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02292}02292\ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ or\ LTDC\ Clock\ Configuration\ through\ PLLSAI,\ PLLSAIN\ division}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02293}02293\ \textcolor{comment}{\ \ \ \ \ factor\ is\ common\ parameters\ for\ both\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02294}02294\ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ==\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02295}02295\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LTDC)\ ==\ RCC\_PERIPHCLK\_LTDC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02296}02296\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02297}02297\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLLSAI\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02298}02298\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIN\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02299}02299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02300}02300\ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02301}02301\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02302}02302\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02303}02303\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02304}02304\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02305}02305\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02306}02306\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02307}02307\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02308}02308\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02309}02309\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02310}02310\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02311}02311\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02312}02312\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02313}02313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02314}02314\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02315}02315\ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ of\ SAI\ Clock\ Configuration\ through\ PLLSAI,\ PLLSAIQ\ and\ PLLSAI\_DIVQ\ must}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02316}02316\ \textcolor{comment}{\ \ \ \ \ \ \ be\ added\ only\ for\ SAI\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02317}02317\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_SAI\_PLLSAI)\ ==\ (RCC\_PERIPHCLK\_SAI\_PLLSAI))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02318}02318\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02319}02319\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIQ\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02320}02320\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAI\_DIVQ\_VALUE(PeriphClkInit-\/>PLLSAIDivQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02321}02321\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02322}02322\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIR\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02323}02323\ \ \ \ \ \ \ tmpreg1\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b2be8da4f32232e45a3ad9f81e749}{RCC\_PLLSAICFGR\_PLLSAIR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02324}02324\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02325}02325\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02326}02326\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02327}02327\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIN,\ PeriphClkInit-\/>PLLSAI.PLLSAIQ,\ tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02328}02328\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI\_CLK\_x\ =\ SAI\_CLK(first\ level)/PLLSAIDIVQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02329}02329\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(PeriphClkInit-\/>PLLSAIDivQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02330}02330\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02331}02331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02332}02332\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LTDC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02333}02333\ \ \ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_LTDC)\ ==\ (RCC\_PERIPHCLK\_LTDC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02334}02334\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02335}02335\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIR\_VALUE(PeriphClkInit-\/>PLLSAI.PLLSAIR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02336}02336\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAI\_DIVR\_VALUE(PeriphClkInit-\/>PLLSAIDivR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02337}02337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02338}02338\ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ PLLSAIR\ value\ from\ PLLSAICFGR\ register\ (this\ value\ is\ not\ need\ for\ SAI\ configuration)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02339}02339\ \ \ \ \ \ \ tmpreg1\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02340}02340\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02341}02341\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ Output\ =\ PLLSAI\_VCO\ Input\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02342}02342\ \ \ \ \ \ \ \textcolor{comment}{/*\ LTDC\_CLK(first\ level)\ =\ PLLSAI\_VCO\ Output/PLLSAIR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02343}02343\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PeriphClkInit-\/>PLLSAI.PLLSAIN,\ tmpreg1,\ PeriphClkInit-\/>PLLSAI.PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02344}02344\ \ \ \ \ \ \ \textcolor{comment}{/*\ LTDC\_CLK\ =\ LTDC\_CLK(first\ level)/PLLSAIDIVR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02345}02345\ \ \ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>PLLSAIDivR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02346}02346\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02347}02347\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLLSAI\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02348}02348\ \ \ \ \ \_\_HAL\_RCC\_PLLSAI\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02349}02349\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02350}02350\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02351}02351\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02352}02352\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02353}02353\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02354}02354\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02355}02355\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02356}02356\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02357}02357\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02358}02358\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02359}02359\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02360}02360\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02361}02361\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02362}02362\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02363}02363\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02364}02364\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02365}02365\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02366}02366\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02367}02367\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02368}02368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02369}02369\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02370}02370\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02371}02371\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02372}02372\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02373}02373\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02374}02374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02375}02375\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02376}02376\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02377}02377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02378}02378\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02379}02379\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02380}02380\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02381}02381\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02382}02382\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02383}02383\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02384}02384\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02385}02385\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02386}02386\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02387}02387\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02388}02388\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02389}02389\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02390}02390\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02391}02391\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02392}02392\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02393}02393\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02394}02394\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02395}02395\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02396}02396\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02397}02397\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02398}02398\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02399}02399\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02400}02400\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02401}02401\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02402}02402\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02403}02403\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02404}02404\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02405}02405\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02406}02406\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02407}02407\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02408}02408\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02409}02409\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02410}02410\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02411}02411\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02412}02412\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02413}02413\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02414}02414\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02415}02415\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02416}02416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02417}02417\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02418}02418\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02419}02419\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02420}02420\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02421}02421\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02422}02422\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02423}02423\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02424}02424\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02432}02432\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02433}02433\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02434}02434\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02435}02435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02436}02436\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02437}02437\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\ |\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ |\ RCC\_PERIPHCLK\_SAI\_PLLI2S\ |\ RCC\_PERIPHCLK\_LTDC\ |\ RCC\_PERIPHCLK\_TIM\ |\ RCC\_PERIPHCLK\_RTC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02438}02438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02439}02439\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLI2S\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02440}02440\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02441}02441\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02442}02442\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02443}02443\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02444}02444\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02445}02445\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b2be8da4f32232e45a3ad9f81e749}{RCC\_PLLSAICFGR\_PLLSAIR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02446}02446\ \ \ PeriphClkInit-\/>PLLSAI.PLLSAIQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02447}02447\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLSAI/PLLI2S\ division\ factors\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02448}02448\ \ \ PeriphClkInit-\/>PLLI2SDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bb8ced136b91a3bf0bad2102a5bd15}{RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02449}02449\ \ \ PeriphClkInit-\/>PLLSAIDivQ\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c5e0c55e2f19111402f1b1a5ecb3d7}{RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02450}02450\ \ \ PeriphClkInit-\/>PLLSAIDivR\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1847e94395a45ce60745fd743a03a7d3}{RCC\_DCKCFGR\_PLLSAIDIVR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02451}02451\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02452}02452\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02453}02453\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02454}02454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02455}02455\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02456}02456\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02457}02457\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02458}02458\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02459}02459\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02460}02460\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02461}02461\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02462}02462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02463}02463\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02464}02464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02473}02473\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02474}02474\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02475}02475\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ I2S\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02476}02476\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02477}02477\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02478}02478\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02479}02479\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02480}02480\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02481}02481\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02482}02482\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02483}02483\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02484}02484\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02485}02485\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02486}02486\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02487}02487\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02488}02488\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02489}02489\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02490}02490\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02491}02491\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02492}02492\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02493}02493\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02494}02494\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02495}02495\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02496}02496\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02497}02497\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02498}02498\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02499}02499\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02500}02500\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02501}02501\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02502}02502\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02503}02503\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02504}02504\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02505}02505\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02506}02506\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02507}02507\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02508}02508\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02509}02509\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02510}02510\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02511}02511\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02512}02512\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02513}02513\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02514}02514\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02515}02515\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02516}02516\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02517}02517\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02518}02518\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02519}02519\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02520}02520\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02521}02521\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02522}02522\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02523}02523\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02524}02524\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02525}02525\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02526}02526\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02527}02527\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02528}02528\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02529}02529\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02530}02530\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02531}02531\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02532}02532\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02533}02533\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02534}02534\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02535}02535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02536}02536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02537}02537\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02538}02538\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02551}02551\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02552}02552\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02553}02553\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02554}02554\ \ \ uint32\_t\ tmpreg1\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02555}02555\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02556}02556\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02557}02557\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>PeriphClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02558}02558\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02559}02559\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2S\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02560}02560\ \ \ \textcolor{keywordflow}{if}\ ((((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_I2S)\ ==\ RCC\_PERIPHCLK\_I2S)\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02561}02561\ \ \ \ \ \ \ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_PLLI2S)\ ==\ RCC\_PERIPHCLK\_PLLI2S))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02562}02562\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02563}02563\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ Parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02564}02564\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02565}02565\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>PLLI2S.PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02566}02566\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02567}02567\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SM\_VALUE(PeriphClkInit-\/>PLLI2S.PLLI2SM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02568}02568\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02569}02569\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02570}02570\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02571}02571\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02572}02572\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02573}02573\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02574}02574\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02575}02575\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02576}02576\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02577}02577\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02578}02578\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02579}02579\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02580}02580\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02581}02581\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02582}02582\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02583}02583\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02584}02584\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02585}02585\ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02586}02586\ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02587}02587\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_I2SCLK\_CONFIG(PeriphClkInit-\/>PLLI2S.PLLI2SM,\ PeriphClkInit-\/>PLLI2S.PLLI2SN,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02588}02588\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02589}02589\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02590}02590\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02591}02591\ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02592}02592\ \ \ \ \ \textcolor{comment}{/*\ I2SCLK\ =\ f(PLLI2S\ clock\ output)\ =\ f(VCO\ clock)\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02593}02593\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>PLLI2S.PLLI2SN,\ PeriphClkInit-\/>PLLI2S.PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02594}02594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02595}02595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02596}02596\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02597}02597\ \ \ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02598}02598\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02599}02599\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02600}02600\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02601}02601\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ \ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02602}02602\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02603}02603\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02604}02604\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02605}02605\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02606}02606\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02607}02607\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02608}02608\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02609}02609\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02610}02610\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02611}02611\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02612}02612\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_RTC)\ ==\ (RCC\_PERIPHCLK\_RTC))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02613}02613\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02614}02614\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02615}02615\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>RTCClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02616}02616\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02617}02617\ \ \ \ \ \textcolor{comment}{/*\ Enable\ Power\ Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02618}02618\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02619}02619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02620}02620\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02621}02621\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02622}02622\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02623}02623\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02624}02624\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02625}02625\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02626}02626\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02627}02627\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02628}02628\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02629}02629\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02630}02630\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02631}02631\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02632}02632\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02633}02633\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ from\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02634}02634\ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02635}02635\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpreg1\ !=\ 0x00000000U)\ \&\&\ ((tmpreg1)\ !=\ (PeriphClkInit-\/>RTCClockSelection\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02636}02636\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02637}02637\ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02638}02638\ \ \ \ \ \ \ tmpreg1\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02639}02639\ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02640}02640\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02641}02641\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02642}02642\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02643}02643\ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02644}02644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02645}02645\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ LSE\ reactivation\ if\ LSE\ was\ enable\ prior\ to\ Backup\ Domain\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02646}02646\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02647}02647\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02648}02648\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02649}02649\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02650}02650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02651}02651\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02652}02652\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02653}02653\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02654}02654\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02655}02655\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02656}02656\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02657}02657\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02658}02658\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02659}02659\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02660}02660\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02661}02661\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>RTCClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02662}02662\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02663}02663\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02664}02664\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02665}02665\ \ \ \textcolor{keywordflow}{if}\ (((PeriphClkInit-\/>PeriphClockSelection)\ \&\ RCC\_PERIPHCLK\_TIM)\ ==\ (RCC\_PERIPHCLK\_TIM))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02666}02666\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02667}02667\ \ \ \ \ \_\_HAL\_RCC\_TIMCLKPRESCALER(PeriphClkInit-\/>TIMPresSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02668}02668\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02669}02669\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02670}02670\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02671}02671\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02672}02672\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02680}02680\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02681}02681\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02682}02682\ \ \ uint32\_t\ tempreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02683}02683\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02684}02684\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02685}02685\ \ \ PeriphClkInit-\/>PeriphClockSelection\ =\ RCC\_PERIPHCLK\_I2S\ |\ RCC\_PERIPHCLK\_RTC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02686}02686\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02687}02687\ \ \ \textcolor{comment}{/*\ Get\ the\ PLLI2S\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02688}02688\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SN\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02689}02689\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02690}02690\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02691}02691\ \ \ PeriphClkInit-\/>PLLI2S.PLLI2SM\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02692}02692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02693}02693\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02694}02694\ \ \ tempreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02695}02695\ \ \ PeriphClkInit-\/>RTCClockSelection\ =\ (uint32\_t)((tempreg)\ |\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02696}02696\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02697}02697\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02698}02698\ \ \ \textcolor{comment}{/*\ Get\ the\ TIM\ Prescaler\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02699}02699\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02700}02700\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02701}02701\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_DESACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02702}02702\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02703}02703\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02704}02704\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02705}02705\ \ \ \ \ PeriphClkInit-\/>TIMPresSelection\ =\ RCC\_TIMPRES\_ACTIVATED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02706}02706\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02707}02707\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02708}02708\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02709}02709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02718}02718\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02719}02719\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02720}02720\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ I2S\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02721}02721\ \ \ uint32\_t\ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02722}02722\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Input\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02723}02723\ \ \ uint32\_t\ vcoinput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02724}02724\ \ \ uint32\_t\ srcclk\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02725}02725\ \ \ \textcolor{comment}{/*\ This\ variable\ used\ to\ store\ the\ VCO\ Output\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02726}02726\ \ \ uint32\_t\ vcooutput\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02727}02727\ \ \ \textcolor{keywordflow}{switch}\ (PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02728}02728\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02729}02729\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_PERIPHCLK\_I2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02730}02730\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02731}02731\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ I2S\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02732}02732\ \ \ \ \ \ \ srcclk\ =\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02733}02733\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02734}02734\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02735}02735\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ External\ clock\ mapped\ on\ the\ I2S\_CKIN\ pin\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02736}02736\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_EXT:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02737}02737\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02738}02738\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ I2S\ clock\ to\ the\ external\ clock\ \ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02739}02739\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02740}02740\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02741}02741\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02742}02742\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ I2S\ clock\ selection\ is\ PLLI2S\ VCO\ output\ clock\ divided\ by\ PLLI2SR\ used\ as\ I2S\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02743}02743\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_I2SCLKSOURCE\_PLLI2S:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02744}02744\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02745}02745\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02746}02746\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02747}02747\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLI2SM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02748}02748\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02749}02749\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02750}02750\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02751}02751\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02752}02752\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02753}02753\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02754}02754\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02755}02755\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02756}02756\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02757}02757\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02758}02758\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02759}02759\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02760}02760\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Input\ \ =\ PLL\_SOURCE/PLLM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02761}02761\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02762}02762\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02763}02763\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02764}02764\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02765}02765\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02766}02766\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02767}02767\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02768}02768\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ I2S\ source\ clock\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02769}02769\ \ \ \ \ \ \ \ \ \ \ \ \ vcoinput\ =\ (uint32\_t)(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02770}02770\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02771}02771\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02772}02772\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ Output\ =\ PLLI2S\_VCO\ Input\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02773}02773\ \ \ \ \ \ \ \ \ \ \ vcooutput\ =\ (uint32\_t)(vcoinput\ *\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ 6U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ >>\ 6U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02774}02774\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ I2S\_CLK\ =\ PLLI2S\_VCO\ Output/PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02775}02775\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (uint32\_t)(vcooutput\ /\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}})\ >>\ 28U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}\ >>\ 28U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02776}02776\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02777}02777\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02778}02778\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ not\ enabled\ for\ I2S*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02779}02779\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02780}02780\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02781}02781\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02782}02782\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02783}02783\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02784}02784\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02785}02785\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02786}02786\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02787}02787\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02788}02788\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02789}02789\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02790}02790\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02791}02791\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02792}02792\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02793}02793\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02794}02794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ \ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02795}02795\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02796}02796\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02797}02797\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02809}02809\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_SelectLSEMode(uint8\_t\ Mode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02810}02810\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02811}02811\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02812}02812\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_LSE\_MODE(Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02813}02813\ \ \ \textcolor{keywordflow}{if}\ (Mode\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02814}02814\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02815}02815\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{RCC\_BDCR\_LSEMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02816}02816\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02817}02817\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02818}02818\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02819}02819\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{RCC\_BDCR\_LSEMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02820}02820\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02821}02821\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02822}02822\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02823}02823\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02824}02824\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02838}02838\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02839}02839\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02846}02846\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLI2S(RCC\_PLLI2SInitTypeDef\ \ *PLLI2SInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02847}02847\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02848}02848\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02849}02849\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02850}02850\ \ \ \textcolor{comment}{/*\ Check\ for\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02851}02851\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PLLI2SInit-\/>PLLI2SN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02852}02852\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PLLI2SInit-\/>PLLI2SR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02853}02853\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02854}02854\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SM\_VALUE(PLLI2SInit-\/>PLLI2SM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02855}02855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02856}02856\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02857}02857\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PLLI2SInit-\/>PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02858}02858\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02859}02859\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02860}02860\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SQ\_VALUE(PLLI2SInit-\/>PLLI2SQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02861}02861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02862}02862\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02863}02863\ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02864}02864\ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02865}02865\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02866}02866\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02867}02867\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02868}02868\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02869}02869\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02870}02870\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02871}02871\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02872}02872\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02873}02873\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02874}02874\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02875}02875\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02876}02876\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02877}02877\ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLI2S\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02878}02878\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02879}02879\ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02880}02880\ \ \ \textcolor{comment}{/*\ I2SPCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02881}02881\ \ \ \textcolor{comment}{/*\ I2SQCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02882}02882\ \ \ \textcolor{comment}{/*\ I2SRCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02883}02883\ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PLLI2SInit-\/>PLLI2SM,\ PLLI2SInit-\/>PLLI2SN,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02884}02884\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLI2SInit-\/>PLLI2SP,\ PLLI2SInit-\/>PLLI2SQ,\ PLLI2SInit-\/>PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02885}02885\ \textcolor{preprocessor}{\#elif\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02886}02886\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02887}02887\ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02888}02888\ \ \ \textcolor{comment}{/*\ I2SQCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02889}02889\ \ \ \textcolor{comment}{/*\ I2SRCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02890}02890\ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PLLI2SInit-\/>PLLI2SM,\ PLLI2SInit-\/>PLLI2SN,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02891}02891\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLI2SInit-\/>PLLI2SQ,\ PLLI2SInit-\/>PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02892}02892\ \textcolor{preprocessor}{\#elif\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02893}02893\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02894}02894\ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02895}02895\ \ \ \textcolor{comment}{/*\ I2SQCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02896}02896\ \ \ \textcolor{comment}{/*\ I2SRCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02897}02897\ \ \ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(PLLI2SInit-\/>PLLI2SN,\ PLLI2SInit-\/>PLLI2SQ,\ PLLI2SInit-\/>PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02898}02898\ \textcolor{preprocessor}{\#elif\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02899}02899\ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ *\ (PLLI2SN/PLLI2SM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02900}02900\ \ \ \textcolor{comment}{/*\ I2SRCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02901}02901\ \ \ \_\_HAL\_RCC\_PLLI2S\_I2SCLK\_CONFIG(PLLI2SInit-\/>PLLI2SM,\ PLLI2SInit-\/>PLLI2SN,\ PLLI2SInit-\/>PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02902}02902\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02903}02903\ \ \ \textcolor{comment}{/*\ PLLI2S\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLI2S\ clock\ input)\ x\ PLLI2SN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02904}02904\ \ \ \textcolor{comment}{/*\ I2SRCLK\ =\ PLLI2S\_VCO\ /\ PLLI2SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02905}02905\ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PLLI2SInit-\/>PLLI2SN,\ PLLI2SInit-\/>PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02906}02906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02907}02907\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02908}02908\ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02909}02909\ \ \ \_\_HAL\_RCC\_PLLI2S\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02910}02910\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02911}02911\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02912}02912\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02913}02913\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02914}02914\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02915}02915\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02916}02916\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02917}02917\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02918}02918\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02919}02919\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02920}02920\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02921}02921\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02922}02922\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02923}02923\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02924}02924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02929}02929\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLI2S(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02930}02930\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02931}02931\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02932}02932\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02933}02933\ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLI2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02934}02934\ \ \ \_\_HAL\_RCC\_PLLI2S\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02935}02935\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02936}02936\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02937}02937\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02938}02938\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\_CR\_PLLI2SRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02939}02939\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02940}02940\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02941}02941\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02942}02942\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02943}02943\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02944}02944\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02945}02945\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02946}02946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02947}02947\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02948}02948\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02949}02949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02950}02950\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02951}02951\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02952}02952\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02959}02959\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLSAI(RCC\_PLLSAIInitTypeDef\ \ *PLLSAIInit)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02960}02960\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02961}02961\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02962}02962\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02963}02963\ \ \ \textcolor{comment}{/*\ Check\ for\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02964}02964\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIN\_VALUE(PLLSAIInit-\/>PLLSAIN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02965}02965\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIQ\_VALUE(PLLSAIInit-\/>PLLSAIQ));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02966}02966\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02967}02967\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIM\_VALUE(PLLSAIInit-\/>PLLSAIM));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02968}02968\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02969}02969\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02970}02970\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIP\_VALUE(PLLSAIInit-\/>PLLSAIP));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02971}02971\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02972}02972\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02973}02973\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLSAIR\_VALUE(PLLSAIInit-\/>PLLSAIR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02974}02974\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02975}02975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02976}02976\ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLSAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02977}02977\ \ \ \_\_HAL\_RCC\_PLLSAI\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02978}02978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02979}02979\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02980}02980\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02981}02981\ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02982}02982\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02983}02983\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02984}02984\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02985}02985\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02986}02986\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02987}02987\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02988}02988\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02989}02989\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02990}02990\ \ \ \textcolor{comment}{/*\ Configure\ the\ PLLSAI\ division\ factors\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02991}02991\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02992}02992\ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLSAI\ clock\ input)\ *\ (PLLSAIN/PLLSAIM)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02993}02993\ \ \ \textcolor{comment}{/*\ SAIPCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02994}02994\ \ \ \textcolor{comment}{/*\ SAIQCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02995}02995\ \ \ \textcolor{comment}{/*\ SAIRCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02996}02996\ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PLLSAIInit-\/>PLLSAIM,\ PLLSAIInit-\/>PLLSAIN,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02997}02997\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLSAIInit-\/>PLLSAIP,\ PLLSAIInit-\/>PLLSAIQ,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02998}02998\ \textcolor{preprocessor}{\#elif\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l02999}02999\ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLSAI\ clock\ input)\ *\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03000}03000\ \ \ \textcolor{comment}{/*\ SAIPCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03001}03001\ \ \ \textcolor{comment}{/*\ SAIQCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03002}03002\ \ \ \textcolor{comment}{/*\ SAIRCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03003}03003\ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PLLSAIInit-\/>PLLSAIN,\ PLLSAIInit-\/>PLLSAIP,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03004}03004\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLSAIInit-\/>PLLSAIQ,\ PLLSAIInit-\/>PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03005}03005\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03006}03006\ \ \ \textcolor{comment}{/*\ PLLSAI\_VCO\ =\ f(VCO\ clock)\ =\ f(PLLSAI\ clock\ input)\ x\ PLLSAIN\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03007}03007\ \ \ \textcolor{comment}{/*\ SAIQCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIQ\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03008}03008\ \ \ \textcolor{comment}{/*\ SAIRCLK\ =\ PLLSAI\_VCO\ /\ PLLSAIR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03009}03009\ \ \ \_\_HAL\_RCC\_PLLSAI\_CONFIG(PLLSAIInit-\/>PLLSAIN,\ PLLSAIInit-\/>PLLSAIQ,\ PLLSAIInit-\/>PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03010}03010\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03011}03011\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03012}03012\ \ \ \textcolor{comment}{/*\ Enable\ the\ PLLSAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03013}03013\ \ \ \_\_HAL\_RCC\_PLLSAI\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03014}03014\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03015}03015\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03016}03016\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03017}03017\ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03018}03018\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03019}03019\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03020}03020\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03021}03021\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03022}03022\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03023}03023\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03024}03024\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03025}03025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03026}03026\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03027}03027\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03028}03028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03033}03033\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLSAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03034}03034\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03035}03035\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03036}03036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03037}03037\ \ \ \textcolor{comment}{/*\ Disable\ the\ PLLSAI\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03038}03038\ \ \ \_\_HAL\_RCC\_PLLSAI\_DISABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03039}03039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03040}03040\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03041}03041\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03042}03042\ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03043}03043\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03044}03044\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03045}03045\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03046}03046\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ in\ case\ of\ Timeout\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03047}03047\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03048}03048\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03049}03049\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03050}03050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03051}03051\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03052}03052\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03053}03053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03054}03054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03055}03055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03059}03059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03060}03060\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03094}03094\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03095}03095\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03096}03096\ \ \ uint32\_t\ pllm\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03097}03097\ \ \ uint32\_t\ pllvco\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03098}03098\ \ \ uint32\_t\ pllp\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03099}03099\ \ \ uint32\_t\ pllr\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03100}03100\ \ \ uint32\_t\ sysclockfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03101}03101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03102}03102\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03103}03103\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03104}03104\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03105}03105\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03106}03106\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03107}03107\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03108}03108\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03109}03109\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03110}03110\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03111}03111\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03112}03112\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03113}03113\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03114}03114\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03115}03115\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}}:\ \ \textcolor{comment}{/*\ PLL/PLLP\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03116}03116\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03117}03117\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03118}03118\ \textcolor{comment}{\ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03119}03119\ \ \ \ \ \ \ pllm\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03120}03120\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}()\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03121}03121\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03122}03122\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03123}03123\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03124}03124\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03125}03125\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03126}03126\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03127}03127\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03128}03128\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03129}03129\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03130}03130\ \ \ \ \ \ \ pllp\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ +\ 1U)\ *\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03131}03131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03132}03132\ \ \ \ \ \ \ sysclockfreq\ =\ pllvco\ /\ pllp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03133}03133\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03134}03134\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03135}03135\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb2d500a52dd620d6fe304c9837b6a9}{RCC\_CFGR\_SWS\_PLLR}}:\ \ \textcolor{comment}{/*\ PLL/PLLR\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03136}03136\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03137}03137\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03138}03138\ \textcolor{comment}{\ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03139}03139\ \ \ \ \ \ \ pllm\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03140}03140\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}()\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03141}03141\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03142}03142\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03143}03143\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03144}03144\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03145}03145\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03146}03146\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03147}03147\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03148}03148\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03149}03149\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03150}03150\ \ \ \ \ \ \ pllr\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03151}03151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03152}03152\ \ \ \ \ \ \ sysclockfreq\ =\ pllvco\ /\ pllr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03153}03153\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03154}03154\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03155}03155\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03156}03156\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03157}03157\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03158}03158\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03159}03159\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03160}03160\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03161}03161\ \ \ \textcolor{keywordflow}{return}\ sysclockfreq;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03162}03162\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03163}03163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03164}03164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03168}03168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03172}03172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03186}03186\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03187}03187\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03188}03188\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03189}03189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03190}03190\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03191}03191\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03192}03192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03193}03193\ \ \ \textcolor{comment}{/*\ Set\ HSION\ bit\ to\ the\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03194}03194\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03195}03195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03196}03196\ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03197}03197\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03198}03198\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03199}03199\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03200}03200\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03201}03201\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03202}03202\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03203}03203\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03204}03204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03205}03205\ \ \ \textcolor{comment}{/*\ Set\ HSITRIM[4:0]\ bits\ to\ the\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03206}03206\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\_CR\_HSITRIM\_4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03207}03207\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03208}03208\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03209}03209\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03210}03210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03211}03211\ \ \ \textcolor{comment}{/*\ Reset\ CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03212}03212\ \ \ \mbox{\hyperlink{group___exported__macro_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03213}03213\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03214}03214\ \ \ \textcolor{comment}{/*\ Wait\ till\ clock\ switch\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03215}03215\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03216}03216\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03217}03217\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gab3caadc0f23d394d1033aba55d31fcdc}{CLOCKSWITCH\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03218}03218\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03219}03219\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03220}03220\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03221}03221\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03222}03222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03223}03223\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03224}03224\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03225}03225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03226}03226\ \ \ \textcolor{comment}{/*\ Clear\ HSEON,\ HSEBYP\ and\ CSSON\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03227}03227\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\_CR\_CSSON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03228}03228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03229}03229\ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03230}03230\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03231}03231\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03232}03232\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03233}03233\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03234}03234\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03235}03235\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03236}03236\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03237}03237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03238}03238\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03239}03239\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03240}03240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03241}03241\ \ \ \textcolor{comment}{/*\ Clear\ PLLON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03242}03242\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03243}03243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03244}03244\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03245}03245\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03246}03246\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03247}03247\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03248}03248\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03249}03249\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03250}03250\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03251}03251\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03252}03252\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03253}03253\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03254}03254\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03255}03255\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03256}03256\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03257}03257\ \ \ \textcolor{comment}{/*\ Reset\ PLLI2SON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03258}03258\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\_CR\_PLLI2SON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03259}03259\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03260}03260\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLI2S\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03261}03261\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\_CR\_PLLI2SRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03262}03262\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03263}03263\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLI2S\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03264}03264\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03265}03265\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03266}03266\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03267}03267\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03268}03268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03269}03269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03270}03270\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03271}03271\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03272}03272\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03273}03273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03274}03274\ \ \ \textcolor{comment}{/*\ Reset\ PLLSAI\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03275}03275\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\_CR\_PLLSAION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03276}03276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03277}03277\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLLSAI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03278}03278\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\_CR\_PLLSAIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03279}03279\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03280}03280\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PLLSAI\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03281}03281\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03282}03282\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03283}03283\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03284}03284\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03285}03285\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03286}03286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03287}03287\ \ \ \textcolor{comment}{/*\ Once\ PLL,\ PLLI2S\ and\ PLLSAI\ are\ OFF,\ reset\ PLLCFGR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03288}03288\ \textcolor{preprocessor}{\#if\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03289}03289\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03290}03290\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\_PLLCFGR\_PLLM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\_PLLCFGR\_PLLN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\_PLLCFGR\_PLLN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\_PLLCFGR\_PLLQ\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\_PLLCFGR\_PLLR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03291}03291\ \textcolor{preprocessor}{\#elif\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03292}03292\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\_PLLCFGR\_PLLR\_0}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\_PLLCFGR\_PLLR\_1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\_PLLCFGR\_PLLR\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\_PLLCFGR\_PLLM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\_PLLCFGR\_PLLN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\_PLLCFGR\_PLLN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\_PLLCFGR\_PLLQ\_0}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\_PLLCFGR\_PLLQ\_1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\_PLLCFGR\_PLLQ\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{RCC\_PLLCFGR\_PLLQ\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03293}03293\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03294}03294\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\_PLLCFGR\_PLLM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\_PLLCFGR\_PLLN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\_PLLCFGR\_PLLN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\_PLLCFGR\_PLLQ\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03295}03295\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03296}03296\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03297}03297\ \ \ \textcolor{comment}{/*\ Reset\ PLLI2SCFGR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03298}03298\ \textcolor{preprocessor}{\#if\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03299}03299\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)\ ||\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03300}03300\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2970e64070393efae06ebb7b7b0e44}{RCC\_PLLI2SCFGR\_PLLI2SM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a682cfa9545f071364f21be0b58f87}{RCC\_PLLI2SCFGR\_PLLI2SQ\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\_PLLI2SCFGR\_PLLI2SR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03301}03301\ \textcolor{preprocessor}{\#elif\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03302}03302\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\_PLLI2SCFGR\_PLLI2SR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03303}03303\ \textcolor{preprocessor}{\#elif\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03304}03304\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a682cfa9545f071364f21be0b58f87}{RCC\_PLLI2SCFGR\_PLLI2SQ\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\_PLLI2SCFGR\_PLLI2SR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03305}03305\ \textcolor{preprocessor}{\#elif\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03306}03306\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2970e64070393efae06ebb7b7b0e44}{RCC\_PLLI2SCFGR\_PLLI2SM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\_PLLI2SCFGR\_PLLI2SR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03307}03307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03308}03308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03309}03309\ \ \ \textcolor{comment}{/*\ Reset\ PLLSAICFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03310}03310\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03311}03311\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5e107420b55cb461ac7010909c4c8b}{RCC\_PLLSAICFGR\_PLLSAIN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ced33a990038256b643c0054b118b}{RCC\_PLLSAICFGR\_PLLSAIN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2faa0ef57b6622fc9f0171b13a51bfc}{RCC\_PLLSAICFGR\_PLLSAIQ\_2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4474d725d50cc4c62e1e684d87384de}{RCC\_PLLSAICFGR\_PLLSAIR\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03312}03312\ \textcolor{preprocessor}{\#elif\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03313}03313\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e2ad71f71da61cbc81ce6cfa67fc4b}{RCC\_PLLSAICFGR\_PLLSAIM\_4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5e107420b55cb461ac7010909c4c8b}{RCC\_PLLSAICFGR\_PLLSAIN\_6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ced33a990038256b643c0054b118b}{RCC\_PLLSAICFGR\_PLLSAIN\_7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2faa0ef57b6622fc9f0171b13a51bfc}{RCC\_PLLSAICFGR\_PLLSAIQ\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03314}03314\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F429xx\ ||\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03315}03315\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03316}03316\ \ \ \textcolor{comment}{/*\ Disable\ all\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03317}03317\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\_CIR\_LSIRDYIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\_CIR\_LSERDYIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\_CIR\_HSIRDYIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\_CIR\_HSERDYIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\_CIR\_PLLRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03318}03318\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03319}03319\ \textcolor{preprocessor}{\#if\ defined(RCC\_CIR\_PLLI2SRDYIE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03320}03320\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\_CIR\_PLLI2SRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03321}03321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CIR\_PLLI2SRDYIE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03322}03322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03323}03323\ \textcolor{preprocessor}{\#if\ defined(RCC\_CIR\_PLLSAIRDYIE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03324}03324\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\_CIR\_PLLSAIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03325}03325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CIR\_PLLSAIRDYIE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03326}03326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03327}03327\ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03328}03328\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\_CIR\_LSIRDYC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\_CIR\_LSERDYC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\_CIR\_HSIRDYC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\_CIR\_HSERDYC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\_CIR\_PLLRDYC}}\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03329}03329\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\_CIR\_CSSC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03330}03330\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03331}03331\ \textcolor{preprocessor}{\#if\ defined(RCC\_CIR\_PLLI2SRDYC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03332}03332\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{RCC\_CIR\_PLLI2SRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03333}03333\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CIR\_PLLI2SRDYC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03334}03334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03335}03335\ \textcolor{preprocessor}{\#if\ defined(RCC\_CIR\_PLLSAIRDYC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03336}03336\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425b11a624411ace33a1884128175f4f}{RCC\_CIR\_PLLSAIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03337}03337\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CIR\_PLLSAIRDYC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03338}03338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03339}03339\ \ \ \textcolor{comment}{/*\ Clear\ LSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03340}03340\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03341}03341\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03342}03342\ \ \ \textcolor{comment}{/*\ Reset\ all\ CSR\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03343}03343\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\_CSR\_RMVF}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03344}03344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03345}03345\ \ \ \textcolor{comment}{/*\ Update\ the\ SystemCoreClock\ global\ variable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03346}03346\ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03347}03347\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03348}03348\ \ \ \textcolor{comment}{/*\ Adapt\ Systick\ interrupt\ period\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03349}03349\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__timebase__tim_8c_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}}(\mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uwTickPrio}})\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03350}03350\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03351}03351\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03352}03352\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03353}03353\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03354}03354\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03355}03355\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03356}03356\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03357}03357\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03358}03358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03359}03359\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03360}03360\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03377}03377\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gaaf070da42c717e9d2d79e858b647b782}{HAL\_RCC\_OscConfig}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03378}03378\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03379}03379\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03380}03380\ \ \ uint32\_t\ pll\_config;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03381}03381\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03382}03382\ \ \ \textcolor{comment}{/*\ Check\ Null\ pointer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03383}03383\ \ \ \textcolor{keywordflow}{if}\ (RCC\_OscInitStruct\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03384}03384\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03385}03385\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03386}03386\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03387}03387\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03388}03388\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03389}03389\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\_RCC\_OSCILLATORTYPE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03390}03390\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03391}03391\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03392}03392\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03393}03393\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03394}03394\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{IS\_RCC\_HSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03395}03395\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ HSE\ is\ used\ as\ system\ clock\ or\ clock\ source\ for\ PLL\ in\ these\ cases\ HSE\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03396}03396\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03397}03397\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03398}03398\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03399}03399\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\_PLLCFGR\_PLLSRC\_HSE}}))\ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03400}03400\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb2d500a52dd620d6fe304c9837b6a9}{RCC\_CFGR\_SWS\_PLLR}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\_PLLCFGR\_PLLSRC\_HSE}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03401}03401\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03402}03402\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03403}03403\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03404}03404\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\_PLLCFGR\_PLLSRC\_HSE}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03405}03405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03406}03406\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03407}03407\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ ==\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03408}03408\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03409}03409\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03410}03410\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03411}03411\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03412}03412\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03413}03413\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03414}03414\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03415}03415\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{\_\_HAL\_RCC\_HSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03416}03416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03417}03417\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03418}03418\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}})\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03419}03419\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03420}03420\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03421}03421\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03422}03422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03423}03423\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03424}03424\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03425}03425\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03426}03426\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03427}03427\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03428}03428\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03429}03429\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03430}03430\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03431}03431\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03432}03432\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03433}03433\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03434}03434\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03435}03435\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03436}03436\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03437}03437\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ bypassed\ or\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03438}03438\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03439}03439\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03440}03440\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03441}03441\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03442}03442\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03443}03443\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03444}03444\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03445}03445\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03446}03446\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03447}03447\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03448}03448\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03449}03449\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03450}03450\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03451}03451\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03452}03452\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{IS\_RCC\_HSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03453}03453\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gafda50a08dc048f7c272bf04ec9c2c2b7}{IS\_RCC\_CALIBRATION\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03454}03454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03455}03455\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ HSI\ is\ used\ as\ system\ clock\ or\ as\ PLL\ source\ when\ PLL\ is\ selected\ as\ system\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03456}03456\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03457}03457\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03458}03458\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03459}03459\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\_PLLCFGR\_PLLSRC\_HSI}}))\ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03460}03460\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb2d500a52dd620d6fe304c9837b6a9}{RCC\_CFGR\_SWS\_PLLR}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\_PLLCFGR\_PLLSRC\_HSI}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03461}03461\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03462}03462\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03463}03463\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03464}03464\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\_PLLCFGR\_PLLSRC\_HSI}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03465}03465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03466}03466\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03467}03467\ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ HSI\ is\ used\ as\ system\ clock\ it\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03468}03468\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\_HSI\_ON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03469}03469\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03470}03470\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03471}03471\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03472}03472\ \ \ \ \ \ \ \textcolor{comment}{/*\ Otherwise,\ just\ the\ calibration\ is\ allowed\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03473}03473\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03474}03474\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03475}03475\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03476}03476\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03477}03477\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03478}03478\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03479}03479\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03480}03480\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03481}03481\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03482}03482\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}})\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03483}03483\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03484}03484\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ High\ Speed\ oscillator\ (HSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03485}03485\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{\_\_HAL\_RCC\_HSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03486}03486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03487}03487\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03488}03488\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03489}03489\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03490}03490\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03491}03491\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03492}03492\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03493}03493\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03494}03494\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03495}03495\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03496}03496\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03497}03497\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03498}03498\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03499}03499\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03500}03500\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03501}03501\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03502}03502\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03503}03503\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03504}03504\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ High\ Speed\ oscillator\ (HSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03505}03505\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{\_\_HAL\_RCC\_HSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03506}03506\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03507}03507\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03508}03508\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03509}03509\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03510}03510\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03511}03511\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03512}03512\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03513}03513\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03514}03514\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03515}03515\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03516}03516\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03517}03517\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03518}03518\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03519}03519\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03520}03520\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03521}03521\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03522}03522\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03523}03523\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03524}03524\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03525}03525\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{IS\_RCC\_LSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03526}03526\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03527}03527\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03528}03528\ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}})\ !=\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03529}03529\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03530}03530\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03531}03531\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\_\_HAL\_RCC\_LSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03532}03532\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03533}03533\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03534}03534\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03535}03535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03536}03536\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03537}03537\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03538}03538\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03539}03539\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03540}03540\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03541}03541\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03542}03542\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03543}03543\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03544}03544\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03545}03545\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03546}03546\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03547}03547\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03548}03548\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\_\_HAL\_RCC\_LSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03549}03549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03550}03550\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03551}03551\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03552}03552\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03553}03553\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03554}03554\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03555}03555\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03556}03556\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03557}03557\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03558}03558\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03559}03559\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03560}03560\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03561}03561\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03562}03562\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03563}03563\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03564}03564\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03565}03565\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03566}03566\ \ \ \ \ \mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{FlagStatus}}\ \ \ \ \ \ \ pwrclkchanged\ =\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03567}03567\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03568}03568\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03569}03569\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\_RCC\_LSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03570}03570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03571}03571\ \ \ \ \ \textcolor{comment}{/*\ Update\ LSE\ configuration\ in\ Backup\ Domain\ control\ register\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03572}03572\ \ \ \ \ \textcolor{comment}{/*\ Requires\ to\ enable\ write\ access\ to\ Backup\ Domain\ of\ necessary\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03573}03573\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}())}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03574}03574\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03575}03575\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03576}03576\ \ \ \ \ \ \ pwrclkchanged\ =\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03577}03577\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03578}03578\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03579}03579\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03580}03580\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03581}03581\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03582}03582\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03583}03583\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03584}03584\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ Backup\ domain\ Write\ protection\ disable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03585}03585\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03586}03586\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03587}03587\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03588}03588\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03589}03589\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03590}03590\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03591}03591\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03592}03592\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03593}03593\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03594}03594\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03595}03595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03596}03596\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03597}03597\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\_\_HAL\_RCC\_LSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03598}03598\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03599}03599\ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}})\ !=\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03600}03600\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03601}03601\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03602}03602\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03603}03603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03604}03604\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03605}03605\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03606}03606\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03607}03607\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03608}03608\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03609}03609\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03610}03610\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03611}03611\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03612}03612\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03613}03613\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03614}03614\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03615}03615\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03616}03616\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03617}03617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03618}03618\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03619}03619\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03620}03620\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03621}03621\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03622}03622\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03623}03623\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03624}03624\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03625}03625\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03626}03626\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03627}03627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03628}03628\ \ \ \ \ \textcolor{comment}{/*\ Restore\ clock\ configuration\ if\ changed\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03629}03629\ \ \ \ \ \textcolor{keywordflow}{if}\ (pwrclkchanged\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03630}03630\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03631}03631\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03632}03632\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03633}03633\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03634}03634\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03635}03635\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03636}03636\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{IS\_RCC\_PLL}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03637}03637\ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{RCC\_PLL\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03638}03638\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03639}03639\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ PLL\ is\ used\ as\ system\ clock\ or\ not\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03640}03640\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03641}03641\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03642}03642\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03643}03643\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03644}03644\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03645}03645\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{IS\_RCC\_PLLSOURCE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03646}03646\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{IS\_RCC\_PLLM\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03647}03647\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{IS\_RCC\_PLLN\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03648}03648\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{IS\_RCC\_PLLP\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03649}03649\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{IS\_RCC\_PLLQ\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03650}03650\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLR\_VALUE(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.PLLR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03651}03651\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03652}03652\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03653}03653\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03654}03654\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03655}03655\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03656}03656\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03657}03657\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03658}03658\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03659}03659\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03660}03660\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03661}03661\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03662}03662\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03663}03663\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03664}03664\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03665}03665\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03666}03666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03667}03667\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ main\ PLL\ clock\ source,\ multiplication\ and\ division\ factors.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03668}03668\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03669}03669\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03670}03670\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03671}03671\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03672}03672\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03673}03673\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.PLLR\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03674}03674\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03675}03675\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\_\_HAL\_RCC\_PLL\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03676}03676\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03677}03677\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03678}03678\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03679}03679\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03680}03680\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03681}03681\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03682}03682\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03683}03683\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03684}03684\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03685}03685\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03686}03686\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03687}03687\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03688}03688\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03689}03689\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03690}03690\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03691}03691\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03692}03692\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03693}03693\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03694}03694\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03695}03695\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03696}03696\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03697}03697\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03698}03698\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03699}03699\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03700}03700\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03701}03701\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03702}03702\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03703}03703\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03704}03704\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03705}03705\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03706}03706\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03707}03707\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03708}03708\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03709}03709\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ there\ is\ a\ request\ to\ disable\ the\ PLL\ used\ as\ System\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03710}03710\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03711}03711\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03712}03712\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03713}03713\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03714}03714\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03715}03715\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03716}03716\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Do\ not\ return\ HAL\_ERROR\ if\ request\ repeats\ the\ current\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03717}03717\ \ \ \ \ \ \ \ \ pll\_config\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03718}03718\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03719}03719\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03720}03720\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03721}03721\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03722}03722\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03723}03723\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ !=\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U))\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03724}03724\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}}))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03725}03725\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.PLLR\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03726}03726\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03727}03727\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03728}03728\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03729}03729\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03730}03730\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03731}03731\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ !=\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U))\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03732}03732\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03733}03733\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03734}03734\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03735}03735\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03736}03736\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03737}03737\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03738}03738\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03739}03739\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03740}03740\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03741}03741\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03742}03742\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03752}03752\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03753}03753\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03754}03754\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ Oscillator\ type\ parameter\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03755}03755\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}\ =\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03756}03756\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03757}03757\ \ \ \textcolor{comment}{/*\ Get\ the\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03758}03758\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03759}03759\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03760}03760\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\_HSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03761}03761\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03762}03762\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03763}03763\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03764}03764\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\_HSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03765}03765\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03766}03766\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03767}03767\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03768}03768\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03769}03769\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03770}03770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03771}03771\ \ \ \textcolor{comment}{/*\ Get\ the\ HSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03772}03772\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03773}03773\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03774}03774\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\_HSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03775}03775\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03776}03776\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03777}03777\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03778}03778\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03779}03779\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03780}03780\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03781}03781\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\_CR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\_CR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03782}03782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03783}03783\ \ \ \textcolor{comment}{/*\ Get\ the\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03784}03784\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03785}03785\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03786}03786\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03787}03787\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03788}03788\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03789}03789\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03790}03790\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03791}03791\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03792}03792\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03793}03793\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03794}03794\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03795}03795\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03796}03796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03797}03797\ \ \ \textcolor{comment}{/*\ Get\ the\ LSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03798}03798\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03799}03799\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03800}03800\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\_LSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03801}03801\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03802}03802\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03803}03803\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03804}03804\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03805}03805\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03806}03806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03807}03807\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03808}03808\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03809}03809\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03810}03810\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03811}03811\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03812}03812\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03813}03813\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03814}03814\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03815}03815\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03816}03816\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03817}03817\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03818}03818\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03819}03819\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ =\ (uint32\_t)((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ +\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\_PLLCFGR\_PLLP\_0}})\ <<\ 1U)\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03820}03820\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03821}03821\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.PLLR\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03822}03822\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03823}03823\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03824}03824\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03825}03825\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_RCC\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03829}03829\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8c_source_l03833}03833\ }

\end{DoxyCode}
