{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679164134250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679164134250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 12:28:54 2023 " "Processing started: Sat Mar 18 12:28:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679164134250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679164134250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679164134250 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1679164134669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/parallel2serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Counter_02Limit_ovf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle " "Found entity 1: risk_v_multicycle" {  } { { "../src/risk_v_multicycle.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/instr_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/instr_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_data_memory " "Found entity 1: instr_data_memory" {  } { { "../src/instr_data_memory.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/instr_data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRead MEMREAD control_unit.v(20) " "Verilog HDL Declaration information at control_unit.v(20): object \"MemRead\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164145922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH control_unit.v(22) " "Verilog HDL Declaration information at control_unit.v(22): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164145922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE control_unit.v(18) " "Verilog HDL Declaration information at control_unit.v(18): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164145922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch_NE BRANCH_NE control_unit.v(23) " "Verilog HDL Declaration information at control_unit.v(23): object \"Branch_NE\" differs only in case from object \"BRANCH_NE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164145922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Delayer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164145935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164145935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risk_v_multicycle " "Elaborating entity \"risk_v_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679164146049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risk_v_multicycle.v" "cu" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risk_v_multicycle.v" "ff_pc" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc_memory " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc_memory\"" {  } { { "../src/risk_v_multicycle.v" "mult_pc_memory" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risk_v_multicycle.v" "memory_map" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146074 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_memory_map.v(42) " "Verilog HDL Case Statement information at master_memory_map.v(42): all case item expressions in this case statement are onehot" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1679164146077 "|risk_v_multicycle|master_memory_map:memory_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_data_memory instr_data_memory:memory_rom " "Elaborating entity \"instr_data_memory\" for hierarchy \"instr_data_memory:memory_rom\"" {  } { { "../src/risk_v_multicycle.v" "memory_rom" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164146093 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../assembly_code/Tarea_GPIO.txt instr_data_memory.v(22) " "Verilog HDL File I/O error at instr_data_memory.v(22): can't open Verilog Design File \"../assembly_code/Tarea_GPIO.txt\"" {  } { { "../src/instr_data_memory.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/instr_data_memory.v" 22 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1679164146098 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instr_data_memory:memory_rom " "Can't elaborate user hierarchy \"instr_data_memory:memory_rom\"" {  } { { "../src/risk_v_multicycle.v" "memory_rom" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 102 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1679164146099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Modulos_quartus/risk_v_multicycle/proj_quartus/output_files/risk_v_multicycle.map.smsg " "Generated suppressed messages file C:/Modulos_quartus/risk_v_multicycle/proj_quartus/output_files/risk_v_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1679164146156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679164146175 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 18 12:29:06 2023 " "Processing ended: Sat Mar 18 12:29:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679164146175 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679164146175 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679164146175 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679164146175 ""}
