<html>
<head>	<link rel="stylesheet" type="text/css" href="hipsleek.css" />	<script type="text/javascript" src="hipsleek.js"></script></head>
<body>
<h1>complete.ss</h1>
<ul class="TreeView" id="ProofTree"><li class="Collapsed progsource">Source<ul><table><tr id="L1" class="OddSourceLine"><td>1</td><td><pre>/*</pre></td></tr>
<tr id="L2" class="EvenSourceLine"><td>2</td><td><pre>	COMPLETE TREES</pre></td></tr>
<tr id="L3" class="OddSourceLine"><td>3</td><td><pre>*/</pre></td></tr>
<tr id="L4" class="EvenSourceLine"><td>4</td><td><pre></pre></td></tr>
<tr id="L5" class="OddSourceLine"><td>5</td><td><pre>data node2 {</pre></td></tr>
<tr id="L6" class="EvenSourceLine"><td>6</td><td><pre>	int val;</pre></td></tr>
<tr id="L7" class="OddSourceLine"><td>7</td><td><pre>	node2 left;</pre></td></tr>
<tr id="L8" class="EvenSourceLine"><td>8</td><td><pre>	node2 right; </pre></td></tr>
<tr id="L9" class="OddSourceLine"><td>9</td><td><pre>}</pre></td></tr>
<tr id="L10" class="EvenSourceLine"><td>10</td><td><pre>/*</pre></td></tr>
<tr id="L11" class="OddSourceLine"><td>11</td><td><pre>	- complete binary tree: </pre></td></tr>
<tr id="L12" class="EvenSourceLine"><td>12</td><td><pre>		- a binary tree in which every level, except possibly the deepest is completely filled;</pre></td></tr>
<tr id="L13" class="OddSourceLine"><td>13</td><td><pre>		- at depth n, the height of the tree, all nodes are as far left as possible.</pre></td></tr>
<tr id="L14" class="EvenSourceLine"><td>14</td><td><pre>*/</pre></td></tr>
<tr id="L15" class="OddSourceLine"><td>15</td><td><pre></pre></td></tr>
<tr id="L16" class="EvenSourceLine"><td>16</td><td><pre>/* the view that we used:</pre></td></tr>
<tr id="L17" class="OddSourceLine"><td>17</td><td><pre> 	- n is the height</pre></td></tr>
<tr id="L18" class="EvenSourceLine"><td>18</td><td><pre>	- nmin is the "minim height" </pre></td></tr>
<tr id="L19" class="OddSourceLine"><td>19</td><td><pre>		- is the length of the shortest path to a leaf (the minimum between the heights for the two children) </pre></td></tr>
<tr id="L20" class="EvenSourceLine"><td>20</td><td><pre>		- we used it to make the insertion easier (because in the insertion there are points where we need to</pre></td></tr>
<tr id="L21" class="OddSourceLine"><td>21</td><td><pre>		know if a subtree is perfect or not)</pre></td></tr>
<tr id="L22" class="EvenSourceLine"><td>22</td><td><pre>*/</pre></td></tr>
<tr id="L23" class="OddSourceLine"><td>23</td><td><pre></pre></td></tr>
<tr id="L24" class="EvenSourceLine"><td>24</td><td><pre>complete<n, nmin> == self = null & n = 0 & nmin = 0</pre></td></tr>
<tr id="L25" class="OddSourceLine"><td>25</td><td><pre>	or self::node2<_, l, r> * l::complete<n-1, nmin1> * r::complete<n-2, nmin2> & nmin = min(nmin1, nmin2) + 1</pre></td></tr>
<tr id="L26" class="EvenSourceLine"><td>26</td><td><pre>	or self::node2<_, l, r> * l::complete<n-1, nmin1> * r::complete<n-1, nmin2> & nmin = min(nmin1, nmin2) + 1</pre></td></tr>
<tr id="L27" class="OddSourceLine"><td>27</td><td><pre>	inv nmin >= 0 & n >= nmin;</pre></td></tr>
<tr id="L28" class="EvenSourceLine"><td>28</td><td><pre></pre></td></tr>
<tr id="L29" class="OddSourceLine"><td>29</td><td><pre>/*complete<n, nmin> == </pre></td></tr>
<tr id="L30" class="EvenSourceLine"><td>30</td><td><pre>  self = null & n = 0 & nmin = 0</pre></td></tr>
<tr id="L31" class="OddSourceLine"><td>31</td><td><pre>	or self::node2<_, l, r> * l::complete<n-1, n-1> * r::complete<n-1, n-1> & nmin = n</pre></td></tr>
<tr id="L32" class="EvenSourceLine"><td>32</td><td><pre>	or self::node2<_, l, r> * l::complete<n-1, n-2> * r::complete<n-2, n-2> & nmin = n-1</pre></td></tr>
<tr id="L33" class="OddSourceLine"><td>33</td><td><pre>  or self::node2<_, l, r> * l::complete<n-1, n-1> * r::complete<n-2, n-2> & nmin = n-1</pre></td></tr>
<tr id="L34" class="EvenSourceLine"><td>34</td><td><pre>  or self::node2<_, l, r> * l::complete<n-1, n-1> * r::complete<n-1, n-2> & nmin = n-1</pre></td></tr>
<tr id="L35" class="OddSourceLine"><td>35</td><td><pre>	inv nmin >= 0 & n >= nmin;*/</pre></td></tr>
<tr id="L36" class="EvenSourceLine"><td>36</td><td><pre></pre></td></tr>
<tr id="L37" class="OddSourceLine"><td>37</td><td><pre>int maxim(int a, int b) </pre></td></tr>
<tr id="L38" class="EvenSourceLine"><td>38</td><td><pre>	requires true</pre></td></tr>
<tr id="L39" class="OddSourceLine"><td>39</td><td><pre>	ensures (a < b | res = a) & (a >= b | res = b);</pre></td></tr>
<tr id="L40" class="EvenSourceLine"><td>40</td><td><pre>{</pre></td></tr>
<tr id="L41" class="OddSourceLine"><td>41</td><td><pre>	if(a >= b)</pre></td></tr>
<tr id="L42" class="EvenSourceLine"><td>42</td><td><pre>		return a;</pre></td></tr>
<tr id="L43" class="OddSourceLine"><td>43</td><td><pre>	else</pre></td></tr>
<tr id="L44" class="EvenSourceLine"><td>44</td><td><pre>		return b;</pre></td></tr>
<tr id="L45" class="OddSourceLine"><td>45</td><td><pre>}</pre></td></tr>
<tr id="L46" class="EvenSourceLine"><td>46</td><td><pre></pre></td></tr>
<tr id="L47" class="OddSourceLine"><td>47</td><td><pre>int minim(int a, int b) </pre></td></tr>
<tr id="L48" class="EvenSourceLine"><td>48</td><td><pre>	requires true</pre></td></tr>
<tr id="L49" class="OddSourceLine"><td>49</td><td><pre>	ensures (a < b | res = b) & (a >= b | res = a);</pre></td></tr>
<tr id="L50" class="EvenSourceLine"><td>50</td><td><pre>{</pre></td></tr>
<tr id="L51" class="OddSourceLine"><td>51</td><td><pre>	if(a >= b)</pre></td></tr>
<tr id="L52" class="EvenSourceLine"><td>52</td><td><pre>		return b;</pre></td></tr>
<tr id="L53" class="OddSourceLine"><td>53</td><td><pre>	else</pre></td></tr>
<tr id="L54" class="EvenSourceLine"><td>54</td><td><pre>		return a;</pre></td></tr>
<tr id="L55" class="OddSourceLine"><td>55</td><td><pre>}</pre></td></tr>
<tr id="L56" class="EvenSourceLine"><td>56</td><td><pre></pre></td></tr>
<tr id="L57" class="OddSourceLine"><td>57</td><td><pre>int height(node2 t) </pre></td></tr>
<tr id="L58" class="EvenSourceLine"><td>58</td><td><pre>	requires t::complete<n, nmin></pre></td></tr>
<tr id="L59" class="OddSourceLine"><td>59</td><td><pre>	ensures t::complete<n, nmin> & res = n;</pre></td></tr>
<tr id="L60" class="EvenSourceLine"><td>60</td><td><pre>{</pre></td></tr>
<tr id="L61" class="OddSourceLine"><td>61</td><td><pre>	if (t != null)</pre></td></tr>
<tr id="L62" class="EvenSourceLine"><td>62</td><td><pre>		return maxim(height(t.left), height(t.right)) + 1;</pre></td></tr>
<tr id="L63" class="OddSourceLine"><td>63</td><td><pre>	else return 0;</pre></td></tr>
<tr id="L64" class="EvenSourceLine"><td>64</td><td><pre>}</pre></td></tr>
<tr id="L65" class="OddSourceLine"><td>65</td><td><pre></pre></td></tr>
<tr id="L66" class="EvenSourceLine"><td>66</td><td><pre>int min_height(node2 t) </pre></td></tr>
<tr id="L67" class="OddSourceLine"><td>67</td><td><pre>	requires t::complete<n, nmin></pre></td></tr>
<tr id="L68" class="EvenSourceLine"><td>68</td><td><pre>	ensures t::complete<n, nmin> & res = nmin;</pre></td></tr>
<tr id="L69" class="OddSourceLine"><td>69</td><td><pre>{</pre></td></tr>
<tr id="L70" class="EvenSourceLine"><td>70</td><td><pre>	if (t != null)</pre></td></tr>
<tr id="L71" class="OddSourceLine"><td>71</td><td><pre>		return minim(min_height(t.left), min_height(t.right)) + 1;</pre></td></tr>
<tr id="L72" class="EvenSourceLine"><td>72</td><td><pre>	else return 0;</pre></td></tr>
<tr id="L73" class="OddSourceLine"><td>73</td><td><pre>}</pre></td></tr>
<tr id="L74" class="EvenSourceLine"><td>74</td><td><pre></pre></td></tr>
<tr id="L75" class="OddSourceLine"><td>75</td><td><pre>void insert(ref node2 t, int v)</pre></td></tr>
<tr id="L76" class="EvenSourceLine"><td>76</td><td><pre>	requires t::complete<n, nmin> & nmin < n // there is still place to insert</pre></td></tr>
<tr id="L77" class="OddSourceLine"><td>77</td><td><pre>	ensures t'::complete<n, nmin1> & (nmin1 = nmin | nmin1 = nmin + 1);  </pre></td></tr>
<tr id="L78" class="EvenSourceLine"><td>78</td><td><pre>	requires t::complete<n, nmin> & nmin = n // there is no empty place -> we need to increase the height</pre></td></tr>
<tr id="L79" class="OddSourceLine"><td>79</td><td><pre>	ensures t'::complete<n+1, nmin1> & (nmin1 = nmin | nmin1 = nmin + 1);  </pre></td></tr>
<tr id="L80" class="EvenSourceLine"><td>80</td><td><pre>{</pre></td></tr>
<tr id="L81" class="OddSourceLine"><td>81</td><td><pre>	node2 aux;</pre></td></tr>
<tr id="L82" class="EvenSourceLine"><td>82</td><td><pre>	</pre></td></tr>
<tr id="L83" class="OddSourceLine"><td>83</td><td><pre>	if(t == null) {</pre></td></tr>
<tr id="L84" class="EvenSourceLine"><td>84</td><td><pre>		t = new node2(v, null, null);	</pre></td></tr>
<tr id="L85" class="OddSourceLine"><td>85</td><td><pre>		return;	</pre></td></tr>
<tr id="L86" class="EvenSourceLine"><td>86</td><td><pre>	}</pre></td></tr>
<tr id="L87" class="OddSourceLine"><td>87</td><td><pre>	else {</pre></td></tr>
<tr id="L88" class="EvenSourceLine"><td>88</td><td><pre>		if(min_height(t.left) < height(t.left)) {		// there is still space in the left subtree</pre></td></tr>
<tr id="L89" class="OddSourceLine"><td>89</td><td><pre>      aux = t.left;</pre></td></tr>
<tr id="L90" class="EvenSourceLine"><td>90</td><td><pre>			insert(aux, v);</pre></td></tr>
<tr id="L91" class="OddSourceLine"><td>91</td><td><pre>			t.left = aux;</pre></td></tr>
<tr id="L92" class="EvenSourceLine"><td>92</td><td><pre>			return;	</pre></td></tr>
<tr id="L93" class="OddSourceLine"><td>93</td><td><pre>		}</pre></td></tr>
<tr id="L94" class="EvenSourceLine"><td>94</td><td><pre>		else {</pre></td></tr>
<tr id="L95" class="OddSourceLine"><td>95</td><td><pre>      if(min_height(t.right) < height(t.right)) {	// there is still space in the right subtree</pre></td></tr>
<tr id="L96" class="EvenSourceLine"><td>96</td><td><pre>        aux = t.right;</pre></td></tr>
<tr id="L97" class="OddSourceLine"><td>97</td><td><pre>				insert(aux, v);</pre></td></tr>
<tr id="L98" class="EvenSourceLine"><td>98</td><td><pre>				t.right = aux;</pre></td></tr>
<tr id="L99" class="OddSourceLine"><td>99</td><td><pre>				return;	</pre></td></tr>
<tr id="L100" class="EvenSourceLine"><td>100</td><td><pre>			}</pre></td></tr>
<tr id="L101" class="OddSourceLine"><td>101</td><td><pre>			else {</pre></td></tr>
<tr id="L102" class="EvenSourceLine"><td>102</td><td><pre>				node2 tmp = t.right;</pre></td></tr>
<tr id="L103" class="OddSourceLine"><td>103</td><td><pre>      	if(height(t.left) == height(t.right)) { // tree is full - we must start another level </pre></td></tr>
<tr id="L104" class="EvenSourceLine"><td>104</td><td><pre>					aux = t.left;</pre></td></tr>
<tr id="L105" class="OddSourceLine"><td>105</td><td><pre>					insert(aux, v);</pre></td></tr>
<tr id="L106" class="EvenSourceLine"><td>106</td><td><pre>					t.left = aux;</pre></td></tr>
<tr id="L107" class="OddSourceLine"><td>107</td><td><pre>					return;	</pre></td></tr>
<tr id="L108" class="EvenSourceLine"><td>108</td><td><pre>				}</pre></td></tr>
<tr id="L109" class="OddSourceLine"><td>109</td><td><pre>				else {</pre></td></tr>
<tr id="L110" class="EvenSourceLine"><td>110</td><td><pre>          aux = t.right;    </pre></td></tr>
<tr id="L111" class="OddSourceLine"><td>111</td><td><pre>					insert(aux, v);</pre></td></tr>
<tr id="L112" class="EvenSourceLine"><td>112</td><td><pre>          t.right = aux;</pre></td></tr>
<tr id="L113" class="OddSourceLine"><td>113</td><td><pre>					return;	</pre></td></tr>
<tr id="L114" class="EvenSourceLine"><td>114</td><td><pre>				}</pre></td></tr>
<tr id="L115" class="OddSourceLine"><td>115</td><td><pre>			}</pre></td></tr>
<tr id="L116" class="EvenSourceLine"><td>116</td><td><pre>		}</pre></td></tr>
<tr id="L117" class="OddSourceLine"><td>117</td><td><pre>	}</pre></td></tr>
<tr id="L118" class="EvenSourceLine"><td>118</td><td><pre>}</pre></td></tr>
<tr id="L119" class="OddSourceLine"><td>119</td><td><pre></pre></td></tr>
<tr id="L120" class="EvenSourceLine"><td>120</td><td><pre>/*int is_perfect(node2 t) </pre></td></tr>
<tr id="L121" class="OddSourceLine"><td>121</td><td><pre>	requires t::complete<n, nmin></pre></td></tr>
<tr id="L122" class="EvenSourceLine"><td>122</td><td><pre>	ensures t::complete<n, nmin> & (nmin != n | res = 1) & (nmin = n | res = 0);</pre></td></tr>
<tr id="L123" class="OddSourceLine"><td>123</td><td><pre>{</pre></td></tr>
<tr id="L124" class="EvenSourceLine"><td>124</td><td><pre>	if(t == null)</pre></td></tr>
<tr id="L125" class="OddSourceLine"><td>125</td><td><pre>		return 1;</pre></td></tr>
<tr id="L126" class="EvenSourceLine"><td>126</td><td><pre>	else {</pre></td></tr>
<tr id="L127" class="OddSourceLine"><td>127</td><td><pre>		if(height(t.left) != height(t.right))</pre></td></tr>
<tr id="L128" class="EvenSourceLine"><td>128</td><td><pre>			return 0;</pre></td></tr>
<tr id="L129" class="OddSourceLine"><td>129</td><td><pre>		else {</pre></td></tr>
<tr id="L130" class="EvenSourceLine"><td>130</td><td><pre>			if(is_perfect(t.left) == 1)</pre></td></tr>
<tr id="L131" class="OddSourceLine"><td>131</td><td><pre>				return is_perfect(t.right);	</pre></td></tr>
<tr id="L132" class="EvenSourceLine"><td>132</td><td><pre>			else </pre></td></tr>
<tr id="L133" class="OddSourceLine"><td>133</td><td><pre>				return 0;		</pre></td></tr>
<tr id="L134" class="EvenSourceLine"><td>134</td><td><pre>			</pre></td></tr>
<tr id="L135" class="OddSourceLine"><td>135</td><td><pre>		}				</pre></td></tr>
<tr id="L136" class="EvenSourceLine"><td>136</td><td><pre>	}</pre></td></tr>
<tr id="L137" class="OddSourceLine"><td>137</td><td><pre>}*/</pre></td></tr>
</table></ul></li><li class="Collapsed proc">
Procedure insert<ul><li class="Collapsed procdef">Internal representation
<ul>void insert$node2~int(  node2 t,  int v)<br/>
static  EBase exists (Expl)[](Impl)[n; <br/>
       nmin](ex)[]NN t::complete&lt;n,nmin&gt;@M[Orig][LHSCase] &amp; nmin&lt;n &amp;<br/>
       {FLOW,(46,46)=__norm}<br/>
         EAssume 11::ref [t]<br/>
           EXISTS(n_70,nmin1: NN t&apos;::complete&lt;n_70,nmin1&gt;@M[Orig][LHSCase] &amp;<br/>
           (nmin1=nmin | nmin1=1+nmin) &amp; n_70=n &amp; {FLOW,(46,46)=__norm})<br/>
|| EBase exists (Expl)[](Impl)[n; <br/>
         nmin](ex)[]NN t::complete&lt;n,nmin&gt;@M[Orig][LHSCase] &amp; nmin=n &amp;<br/>
         {FLOW,(46,46)=__norm}<br/>
           EAssume 12::ref [t]<br/>
             EXISTS(flted_79_69,<br/>
             nmin1: NN t&apos;::complete&lt;flted_79_69,nmin1&gt;@M[Orig][LHSCase] &amp;<br/>
             flted_79_69=1+n &amp; (nmin1=nmin | nmin1=1+nmin) &amp;<br/>
             {FLOW,(46,46)=__norm})<br/>
dynamic  []<br/>
<br/>
ref t<br/>
node2 aux_71;<br/>
aux_71 = null;<br/>
boolean v_bool_83_818;<br/>
v_bool_83_818 = {<br/>
134::is_null___$node2(t)<br/>
};<br/>
88::if (v_bool_83_818) LABEL! 88,0: t = {<br/>
null v_null_84_757;<br/>
v_null_84_757 = null;<br/>
null v_null_84_756;<br/>
v_null_84_756 = null;<br/>
newnode2(v,v_null_84_757,v_null_84_756)<br/>
};<br/>
133::return<br/>
else LABEL! 88,1: boolean v_bool_88_817;<br/>
v_bool_88_817 = {<br/>
int v_int_88_767;<br/>
v_int_88_767 = {<br/>
node2 v_node2_88_761;<br/>
v_node2_88_761 = 131::bind t to (val_88_758,left_88_759,right_88_760) in <br/>
{left_88_759<br/>
};<br/>
130::min_height$node2(v_node2_88_761)<br/>
};<br/>
int v_int_88_766;<br/>
v_int_88_766 = {<br/>
node2 v_node2_88_765;<br/>
v_node2_88_765 = 129::bind t to (val_88_762,left_88_763,right_88_764) in <br/>
{left_88_763<br/>
};<br/>
128::height$node2(v_node2_88_765)<br/>
};<br/>
127::lt___$int~int(v_int_88_767,v_int_88_766)<br/>
};<br/>
89::if (v_bool_88_817) LABEL! 89,0: aux_71 = 122::bind t to (val_89_768,left_89_769,right_89_770) in <br/>
{left_89_769<br/>
};<br/>
{<br/>
123::insert$node2~int(aux_71,v) rec<br/>
};<br/>
125::bind t to (val_91_771,left_91_772,right_91_773) in <br/>
{left_91_772 = aux_71<br/>
};<br/>
126::return<br/>
else LABEL! 89,1: boolean v_bool_95_816;<br/>
v_bool_95_816 = {<br/>
int v_int_95_783;<br/>
v_int_95_783 = {<br/>
node2 v_node2_95_777;<br/>
v_node2_95_777 = 120::bind t to (val_95_774,left_95_775,right_95_776) in <br/>
{right_95_776<br/>
};<br/>
119::min_height$node2(v_node2_95_777)<br/>
};<br/>
int v_int_95_782;<br/>
v_int_95_782 = {<br/>
node2 v_node2_95_781;<br/>
v_node2_95_781 = 118::bind t to (val_95_778,left_95_779,right_95_780) in <br/>
{right_95_780<br/>
};<br/>
117::height$node2(v_node2_95_781)<br/>
};<br/>
116::lt___$int~int(v_int_95_783,v_int_95_782)<br/>
};<br/>
90::if (v_bool_95_816) LABEL! 90,0: aux_71 = 111::bind t to (val_96_784,left_96_785,right_96_786) in <br/>
{right_96_786<br/>
};<br/>
{<br/>
112::insert$node2~int(aux_71,v) rec<br/>
};<br/>
114::bind t to (val_98_787,left_98_788,right_98_789) in <br/>
{right_98_789 = aux_71<br/>
};<br/>
115::return<br/>
else LABEL! 90,1: node2 tmp_72;<br/>
tmp_72 = 91::bind t to (val_102_790,left_102_791,right_102_792) in <br/>
{right_102_792<br/>
};<br/>
boolean v_bool_103_815;<br/>
v_bool_103_815 = {<br/>
int v_int_103_802;<br/>
v_int_103_802 = {<br/>
node2 v_node2_103_796;<br/>
v_node2_103_796 = 109::bind t to (val_103_793,left_103_794,right_103_795) in <br/>
{left_103_794<br/>
};<br/>
108::height$node2(v_node2_103_796)<br/>
};<br/>
int v_int_103_801;<br/>
v_int_103_801 = {<br/>
node2 v_node2_103_800;<br/>
v_node2_103_800 = 107::bind t to (val_103_797,left_103_798,right_103_799) in <br/>
{right_103_799<br/>
};<br/>
106::height$node2(v_node2_103_800)<br/>
};<br/>
105::eq___$int~int(v_int_103_802,v_int_103_801)<br/>
};<br/>
92::if (v_bool_103_815) LABEL! 92,0: aux_71 = 100::bind t to (val_104_803,left_104_804,right_104_805) in <br/>
{left_104_804<br/>
};<br/>
{<br/>
101::insert$node2~int(aux_71,v) rec<br/>
};<br/>
103::bind t to (val_106_806,left_106_807,right_106_808) in <br/>
{left_106_807 = aux_71<br/>
};<br/>
104::return<br/>
else LABEL! 92,1: aux_71 = 94::bind t to (val_110_809,left_110_810,right_110_811) in <br/>
{right_110_811<br/>
};<br/>
{<br/>
95::insert$node2~int(aux_71,v) rec<br/>
};<br/>
97::bind t to (val_112_812,left_112_813,right_112_814) in <br/>
{right_112_814 = aux_71<br/>
};<br/>
98::return<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
{(75,0),(0,-1)}<br/>
</ul></li><li class="Collapsed pre">
Precondition of procedure call 134::is_null___$node2(t) at <a href="#L83">line 83</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 130::min_height$node2(v_node2_88_761) at <a href="#L88">line 88</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1049  &exist; flted_25_1050  &exist; nmin1_1051  &exist; nmin2_1052 (flted_25_1050 + 1 = flted_25_1025 &and; flted_25_1049 + 2 = flted_25_1025 &and;  &exist; min_1053 (nmin2_1030 = 1 + min_1053 &and; min_1053 = <b>min</b>(nmin1_1051,nmin2_1052)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1051 &and; nmin1_1051 &le; flted_25_1050 &and; 0 &le; nmin2_1052 &and; nmin2_1052 &le; flted_25_1049) &or;  &exist; flted_26_1044  &exist; flted_26_1045  &exist; nmin1_1046  &exist; nmin2_1047 (flted_26_1045 + 1 = flted_25_1025 &and; flted_26_1044 + 1 = flted_25_1025 &and;  &exist; min_1048 (nmin2_1030 = 1 + min_1048 &and; min_1048 = <b>min</b>(nmin1_1046,nmin2_1047)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1046 &and; nmin1_1046 &le; flted_26_1045 &and; 0 &le; nmin2_1047 &and; nmin2_1047 &le; flted_26_1044)) &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1064 (nmin = 1 + min_1064 &and; min_1064 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1059  &exist; flted_25_1060  &exist; nmin1_1061  &exist; nmin2_1062 (flted_25_1060 + 1 = flted_25_1026 &and; flted_25_1059 + 2 = flted_25_1026 &and;  &exist; min_1063 (nmin1_1028 = 1 + min_1063 &and; min_1063 = <b>min</b>(nmin1_1061,nmin2_1062)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1061 &and; nmin1_1061 &le; flted_25_1060 &and; 0 &le; nmin2_1062 &and; nmin2_1062 &le; flted_25_1059) &or;  &exist; flted_26_1054  &exist; flted_26_1055  &exist; nmin1_1056  &exist; nmin2_1057 (flted_26_1055 + 1 = flted_25_1026 &and; flted_26_1054 + 1 = flted_25_1026 &and;  &exist; min_1058 (nmin1_1028 = 1 + min_1058 &and; min_1058 = <b>min</b>(nmin1_1056,nmin2_1057)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1056 &and; nmin1_1056 &le; flted_26_1055 &and; 0 &le; nmin2_1057 &and; nmin2_1057 &le; flted_26_1054)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1049 Int)) (exists ((flted_25_1050 Int)) (exists ((nmin1_1051 Int)) (exists ((nmin2_1052 Int)) (and (and (and (= (+ flted_25_1050 1) flted_25_1025) (= (+ flted_25_1049 2) flted_25_1025)) (exists ((min_1053 Int)) (and (= nmin2_1030 (+ 1 min_1053)) (or (and (= min_1053 nmin1_1051) (&lt; nmin1_1051 nmin2_1052)) (and (= min_1053 nmin2_1052) (&gt;= nmin1_1051 nmin2_1052)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1051) (&lt;= nmin1_1051 flted_25_1050)) (and (&lt;= 0 nmin2_1052) (&lt;= nmin2_1052 flted_25_1049)))))))))) (exists ((flted_26_1044 Int)) (exists ((flted_26_1045 Int)) (exists ((nmin1_1046 Int)) (exists ((nmin2_1047 Int)) (and (and (and (= (+ flted_26_1045 1) flted_25_1025) (= (+ flted_26_1044 1) flted_25_1025)) (exists ((min_1048 Int)) (and (= nmin2_1030 (+ 1 min_1048)) (or (and (= min_1048 nmin1_1046) (&lt; nmin1_1046 nmin2_1047)) (and (= min_1048 nmin2_1047) (&gt;= nmin1_1046 nmin2_1047)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1046) (&lt;= nmin1_1046 flted_26_1045)) (and (&lt;= 0 nmin2_1047) (&lt;= nmin2_1047 flted_26_1044)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1064 Int)) (and (= nmin (+ 1 min_1064)) (or (and (= min_1064 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1064 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1059 Int)) (exists ((flted_25_1060 Int)) (exists ((nmin1_1061 Int)) (exists ((nmin2_1062 Int)) (and (and (and (= (+ flted_25_1060 1) flted_25_1026) (= (+ flted_25_1059 2) flted_25_1026)) (exists ((min_1063 Int)) (and (= nmin1_1028 (+ 1 min_1063)) (or (and (= min_1063 nmin1_1061) (&lt; nmin1_1061 nmin2_1062)) (and (= min_1063 nmin2_1062) (&gt;= nmin1_1061 nmin2_1062)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1061) (&lt;= nmin1_1061 flted_25_1060)) (and (&lt;= 0 nmin2_1062) (&lt;= nmin2_1062 flted_25_1059)))))))))) (exists ((flted_26_1054 Int)) (exists ((flted_26_1055 Int)) (exists ((nmin1_1056 Int)) (exists ((nmin2_1057 Int)) (and (and (and (= (+ flted_26_1055 1) flted_25_1026) (= (+ flted_26_1054 1) flted_25_1026)) (exists ((min_1058 Int)) (and (= nmin1_1028 (+ 1 min_1058)) (or (and (= min_1058 nmin1_1056) (&lt; nmin1_1056 nmin2_1057)) (and (= min_1058 nmin2_1057) (&gt;= nmin1_1056 nmin2_1057)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1056) (&lt;= nmin1_1056 flted_26_1055)) (and (&lt;= 0 nmin2_1057) (&lt;= nmin2_1057 flted_26_1054)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1074  &exist; flted_25_1075  &exist; nmin1_1076  &exist; nmin2_1077 (flted_25_1075 + 1 = flted_25_1025 &and; flted_25_1074 + 2 = flted_25_1025 &and;  &exist; min_1078 (nmin2_1030 = 1 + min_1078 &and; min_1078 = <b>min</b>(nmin1_1076,nmin2_1077)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1076 &and; nmin1_1076 &le; flted_25_1075 &and; 0 &le; nmin2_1077 &and; nmin2_1077 &le; flted_25_1074) &or;  &exist; flted_26_1069  &exist; flted_26_1070  &exist; nmin1_1071  &exist; nmin2_1072 (flted_26_1070 + 1 = flted_25_1025 &and; flted_26_1069 + 1 = flted_25_1025 &and;  &exist; min_1073 (nmin2_1030 = 1 + min_1073 &and; min_1073 = <b>min</b>(nmin1_1071,nmin2_1072)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1071 &and; nmin1_1071 &le; flted_26_1070 &and; 0 &le; nmin2_1072 &and; nmin2_1072 &le; flted_26_1069)) &and; nmin &lt; n &and;  &exist; min_1089 (nmin = 1 + min_1089 &and; min_1089 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1084  &exist; flted_25_1085  &exist; nmin1_1086  &exist; nmin2_1087 (flted_25_1085 + 1 = flted_25_1026 &and; flted_25_1084 + 2 = flted_25_1026 &and;  &exist; min_1088 (nmin1_1028 = 1 + min_1088 &and; min_1088 = <b>min</b>(nmin1_1086,nmin2_1087)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1086 &and; nmin1_1086 &le; flted_25_1085 &and; 0 &le; nmin2_1087 &and; nmin2_1087 &le; flted_25_1084) &or;  &exist; flted_26_1079  &exist; flted_26_1080  &exist; nmin1_1081  &exist; nmin2_1082 (flted_26_1080 + 1 = flted_25_1026 &and; flted_26_1079 + 1 = flted_25_1026 &and;  &exist; min_1083 (nmin1_1028 = 1 + min_1083 &and; min_1083 = <b>min</b>(nmin1_1081,nmin2_1082)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1081 &and; nmin1_1081 &le; flted_26_1080 &and; 0 &le; nmin2_1082 &and; nmin2_1082 &le; flted_26_1079)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1074 Int)) (exists ((flted_25_1075 Int)) (exists ((nmin1_1076 Int)) (exists ((nmin2_1077 Int)) (and (and (and (= (+ flted_25_1075 1) flted_25_1025) (= (+ flted_25_1074 2) flted_25_1025)) (exists ((min_1078 Int)) (and (= nmin2_1030 (+ 1 min_1078)) (or (and (= min_1078 nmin1_1076) (&lt; nmin1_1076 nmin2_1077)) (and (= min_1078 nmin2_1077) (&gt;= nmin1_1076 nmin2_1077)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1076) (&lt;= nmin1_1076 flted_25_1075)) (and (&lt;= 0 nmin2_1077) (&lt;= nmin2_1077 flted_25_1074)))))))))) (exists ((flted_26_1069 Int)) (exists ((flted_26_1070 Int)) (exists ((nmin1_1071 Int)) (exists ((nmin2_1072 Int)) (and (and (and (= (+ flted_26_1070 1) flted_25_1025) (= (+ flted_26_1069 1) flted_25_1025)) (exists ((min_1073 Int)) (and (= nmin2_1030 (+ 1 min_1073)) (or (and (= min_1073 nmin1_1071) (&lt; nmin1_1071 nmin2_1072)) (and (= min_1073 nmin2_1072) (&gt;= nmin1_1071 nmin2_1072)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1071) (&lt;= nmin1_1071 flted_26_1070)) (and (&lt;= 0 nmin2_1072) (&lt;= nmin2_1072 flted_26_1069)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1089 Int)) (and (= nmin (+ 1 min_1089)) (or (and (= min_1089 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1089 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1084 Int)) (exists ((flted_25_1085 Int)) (exists ((nmin1_1086 Int)) (exists ((nmin2_1087 Int)) (and (and (and (= (+ flted_25_1085 1) flted_25_1026) (= (+ flted_25_1084 2) flted_25_1026)) (exists ((min_1088 Int)) (and (= nmin1_1028 (+ 1 min_1088)) (or (and (= min_1088 nmin1_1086) (&lt; nmin1_1086 nmin2_1087)) (and (= min_1088 nmin2_1087) (&gt;= nmin1_1086 nmin2_1087)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1086) (&lt;= nmin1_1086 flted_25_1085)) (and (&lt;= 0 nmin2_1087) (&lt;= nmin2_1087 flted_25_1084)))))))))) (exists ((flted_26_1079 Int)) (exists ((flted_26_1080 Int)) (exists ((nmin1_1081 Int)) (exists ((nmin2_1082 Int)) (and (and (and (= (+ flted_26_1080 1) flted_25_1026) (= (+ flted_26_1079 1) flted_25_1026)) (exists ((min_1083 Int)) (and (= nmin1_1028 (+ 1 min_1083)) (or (and (= min_1083 nmin1_1081) (&lt; nmin1_1081 nmin2_1082)) (and (= min_1083 nmin2_1082) (&gt;= nmin1_1081 nmin2_1082)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1081) (&lt;= nmin1_1081 flted_26_1080)) (and (&lt;= 0 nmin2_1082) (&lt;= nmin2_1082 flted_26_1079)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1097  &exist; flted_25_1098  &exist; nmin1_1099  &exist; nmin2_1100 (flted_25_1098 + 1 = flted_26_1032 &and; flted_25_1097 + 2 = flted_26_1032 &and;  &exist; min_1101 (nmin2_1037 = 1 + min_1101 &and; min_1101 = <b>min</b>(nmin1_1099,nmin2_1100)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1099 &and; nmin1_1099 &le; flted_25_1098 &and; 0 &le; nmin2_1100 &and; nmin2_1100 &le; flted_25_1097) &or;  &exist; flted_26_1092  &exist; flted_26_1093  &exist; nmin1_1094  &exist; nmin2_1095 (flted_26_1093 + 1 = flted_26_1032 &and; flted_26_1092 + 1 = flted_26_1032 &and;  &exist; min_1096 (nmin2_1037 = 1 + min_1096 &and; min_1096 = <b>min</b>(nmin1_1094,nmin2_1095)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1094 &and; nmin1_1094 &le; flted_26_1093 &and; 0 &le; nmin2_1095 &and; nmin2_1095 &le; flted_26_1092)) &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1112 (nmin = 1 + min_1112 &and; min_1112 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1107  &exist; flted_25_1108  &exist; nmin1_1109  &exist; nmin2_1110 (flted_25_1108 + 1 = flted_26_1033 &and; flted_25_1107 + 2 = flted_26_1033 &and;  &exist; min_1111 (nmin1_1035 = 1 + min_1111 &and; min_1111 = <b>min</b>(nmin1_1109,nmin2_1110)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1109 &and; nmin1_1109 &le; flted_25_1108 &and; 0 &le; nmin2_1110 &and; nmin2_1110 &le; flted_25_1107) &or;  &exist; flted_26_1102  &exist; flted_26_1103  &exist; nmin1_1104  &exist; nmin2_1105 (flted_26_1103 + 1 = flted_26_1033 &and; flted_26_1102 + 1 = flted_26_1033 &and;  &exist; min_1106 (nmin1_1035 = 1 + min_1106 &and; min_1106 = <b>min</b>(nmin1_1104,nmin2_1105)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1104 &and; nmin1_1104 &le; flted_26_1103 &and; 0 &le; nmin2_1105 &and; nmin2_1105 &le; flted_26_1102)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1097 Int)) (exists ((flted_25_1098 Int)) (exists ((nmin1_1099 Int)) (exists ((nmin2_1100 Int)) (and (and (and (= (+ flted_25_1098 1) flted_26_1032) (= (+ flted_25_1097 2) flted_26_1032)) (exists ((min_1101 Int)) (and (= nmin2_1037 (+ 1 min_1101)) (or (and (= min_1101 nmin1_1099) (&lt; nmin1_1099 nmin2_1100)) (and (= min_1101 nmin2_1100) (&gt;= nmin1_1099 nmin2_1100)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1099) (&lt;= nmin1_1099 flted_25_1098)) (and (&lt;= 0 nmin2_1100) (&lt;= nmin2_1100 flted_25_1097)))))))))) (exists ((flted_26_1092 Int)) (exists ((flted_26_1093 Int)) (exists ((nmin1_1094 Int)) (exists ((nmin2_1095 Int)) (and (and (and (= (+ flted_26_1093 1) flted_26_1032) (= (+ flted_26_1092 1) flted_26_1032)) (exists ((min_1096 Int)) (and (= nmin2_1037 (+ 1 min_1096)) (or (and (= min_1096 nmin1_1094) (&lt; nmin1_1094 nmin2_1095)) (and (= min_1096 nmin2_1095) (&gt;= nmin1_1094 nmin2_1095)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1094) (&lt;= nmin1_1094 flted_26_1093)) (and (&lt;= 0 nmin2_1095) (&lt;= nmin2_1095 flted_26_1092)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1112 Int)) (and (= nmin (+ 1 min_1112)) (or (and (= min_1112 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1112 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1107 Int)) (exists ((flted_25_1108 Int)) (exists ((nmin1_1109 Int)) (exists ((nmin2_1110 Int)) (and (and (and (= (+ flted_25_1108 1) flted_26_1033) (= (+ flted_25_1107 2) flted_26_1033)) (exists ((min_1111 Int)) (and (= nmin1_1035 (+ 1 min_1111)) (or (and (= min_1111 nmin1_1109) (&lt; nmin1_1109 nmin2_1110)) (and (= min_1111 nmin2_1110) (&gt;= nmin1_1109 nmin2_1110)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1109) (&lt;= nmin1_1109 flted_25_1108)) (and (&lt;= 0 nmin2_1110) (&lt;= nmin2_1110 flted_25_1107)))))))))) (exists ((flted_26_1102 Int)) (exists ((flted_26_1103 Int)) (exists ((nmin1_1104 Int)) (exists ((nmin2_1105 Int)) (and (and (and (= (+ flted_26_1103 1) flted_26_1033) (= (+ flted_26_1102 1) flted_26_1033)) (exists ((min_1106 Int)) (and (= nmin1_1035 (+ 1 min_1106)) (or (and (= min_1106 nmin1_1104) (&lt; nmin1_1104 nmin2_1105)) (and (= min_1106 nmin2_1105) (&gt;= nmin1_1104 nmin2_1105)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1104) (&lt;= nmin1_1104 flted_26_1103)) (and (&lt;= 0 nmin2_1105) (&lt;= nmin2_1105 flted_26_1102)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1122  &exist; flted_25_1123  &exist; nmin1_1124  &exist; nmin2_1125 (flted_25_1123 + 1 = flted_26_1032 &and; flted_25_1122 + 2 = flted_26_1032 &and;  &exist; min_1126 (nmin2_1037 = 1 + min_1126 &and; min_1126 = <b>min</b>(nmin1_1124,nmin2_1125)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1124 &and; nmin1_1124 &le; flted_25_1123 &and; 0 &le; nmin2_1125 &and; nmin2_1125 &le; flted_25_1122) &or;  &exist; flted_26_1117  &exist; flted_26_1118  &exist; nmin1_1119  &exist; nmin2_1120 (flted_26_1118 + 1 = flted_26_1032 &and; flted_26_1117 + 1 = flted_26_1032 &and;  &exist; min_1121 (nmin2_1037 = 1 + min_1121 &and; min_1121 = <b>min</b>(nmin1_1119,nmin2_1120)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1119 &and; nmin1_1119 &le; flted_26_1118 &and; 0 &le; nmin2_1120 &and; nmin2_1120 &le; flted_26_1117)) &and; nmin &lt; n &and;  &exist; min_1137 (nmin = 1 + min_1137 &and; min_1137 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1132  &exist; flted_25_1133  &exist; nmin1_1134  &exist; nmin2_1135 (flted_25_1133 + 1 = flted_26_1033 &and; flted_25_1132 + 2 = flted_26_1033 &and;  &exist; min_1136 (nmin1_1035 = 1 + min_1136 &and; min_1136 = <b>min</b>(nmin1_1134,nmin2_1135)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1134 &and; nmin1_1134 &le; flted_25_1133 &and; 0 &le; nmin2_1135 &and; nmin2_1135 &le; flted_25_1132) &or;  &exist; flted_26_1127  &exist; flted_26_1128  &exist; nmin1_1129  &exist; nmin2_1130 (flted_26_1128 + 1 = flted_26_1033 &and; flted_26_1127 + 1 = flted_26_1033 &and;  &exist; min_1131 (nmin1_1035 = 1 + min_1131 &and; min_1131 = <b>min</b>(nmin1_1129,nmin2_1130)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1129 &and; nmin1_1129 &le; flted_26_1128 &and; 0 &le; nmin2_1130 &and; nmin2_1130 &le; flted_26_1127)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1122 Int)) (exists ((flted_25_1123 Int)) (exists ((nmin1_1124 Int)) (exists ((nmin2_1125 Int)) (and (and (and (= (+ flted_25_1123 1) flted_26_1032) (= (+ flted_25_1122 2) flted_26_1032)) (exists ((min_1126 Int)) (and (= nmin2_1037 (+ 1 min_1126)) (or (and (= min_1126 nmin1_1124) (&lt; nmin1_1124 nmin2_1125)) (and (= min_1126 nmin2_1125) (&gt;= nmin1_1124 nmin2_1125)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1124) (&lt;= nmin1_1124 flted_25_1123)) (and (&lt;= 0 nmin2_1125) (&lt;= nmin2_1125 flted_25_1122)))))))))) (exists ((flted_26_1117 Int)) (exists ((flted_26_1118 Int)) (exists ((nmin1_1119 Int)) (exists ((nmin2_1120 Int)) (and (and (and (= (+ flted_26_1118 1) flted_26_1032) (= (+ flted_26_1117 1) flted_26_1032)) (exists ((min_1121 Int)) (and (= nmin2_1037 (+ 1 min_1121)) (or (and (= min_1121 nmin1_1119) (&lt; nmin1_1119 nmin2_1120)) (and (= min_1121 nmin2_1120) (&gt;= nmin1_1119 nmin2_1120)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1119) (&lt;= nmin1_1119 flted_26_1118)) (and (&lt;= 0 nmin2_1120) (&lt;= nmin2_1120 flted_26_1117)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1137 Int)) (and (= nmin (+ 1 min_1137)) (or (and (= min_1137 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1137 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1132 Int)) (exists ((flted_25_1133 Int)) (exists ((nmin1_1134 Int)) (exists ((nmin2_1135 Int)) (and (and (and (= (+ flted_25_1133 1) flted_26_1033) (= (+ flted_25_1132 2) flted_26_1033)) (exists ((min_1136 Int)) (and (= nmin1_1035 (+ 1 min_1136)) (or (and (= min_1136 nmin1_1134) (&lt; nmin1_1134 nmin2_1135)) (and (= min_1136 nmin2_1135) (&gt;= nmin1_1134 nmin2_1135)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1134) (&lt;= nmin1_1134 flted_25_1133)) (and (&lt;= 0 nmin2_1135) (&lt;= nmin2_1135 flted_25_1132)))))))))) (exists ((flted_26_1127 Int)) (exists ((flted_26_1128 Int)) (exists ((nmin1_1129 Int)) (exists ((nmin2_1130 Int)) (and (and (and (= (+ flted_26_1128 1) flted_26_1033) (= (+ flted_26_1127 1) flted_26_1033)) (exists ((min_1131 Int)) (and (= nmin1_1035 (+ 1 min_1131)) (or (and (= min_1131 nmin1_1129) (&lt; nmin1_1129 nmin2_1130)) (and (= min_1131 nmin2_1130) (&gt;= nmin1_1129 nmin2_1130)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1129) (&lt;= nmin1_1129 flted_26_1128)) (and (&lt;= 0 nmin2_1130) (&lt;= nmin2_1130 flted_26_1127)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 128::height$node2(v_node2_88_765) at <a href="#L88">line 88</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1164  &exist; flted_25_1165  &exist; nmin1_1166  &exist; nmin2_1167 (flted_25_1165 + 1 = flted_25_1025 &and; flted_25_1164 + 2 = flted_25_1025 &and;  &exist; min_1168 (nmin2_1030 = 1 + min_1168 &and; min_1168 = <b>min</b>(nmin1_1166,nmin2_1167)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1166 &and; nmin1_1166 &le; flted_25_1165 &and; 0 &le; nmin2_1167 &and; nmin2_1167 &le; flted_25_1164) &or;  &exist; flted_26_1159  &exist; flted_26_1160  &exist; nmin1_1161  &exist; nmin2_1162 (flted_26_1160 + 1 = flted_25_1025 &and; flted_26_1159 + 1 = flted_25_1025 &and;  &exist; min_1163 (nmin2_1030 = 1 + min_1163 &and; min_1163 = <b>min</b>(nmin1_1161,nmin2_1162)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1161 &and; nmin1_1161 &le; flted_26_1160 &and; 0 &le; nmin2_1162 &and; nmin2_1162 &le; flted_26_1159)) &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1169 (nmin = 1 + min_1169 &and; min_1169 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1154  &exist; flted_25_1155  &exist; nmin1_1156  &exist; nmin2_1157 (flted_25_1155 + 1 = flted_25_1026 &and; flted_25_1154 + 2 = flted_25_1026 &and;  &exist; min_1158 (nmin1_1028 = 1 + min_1158 &and; min_1158 = <b>min</b>(nmin1_1156,nmin2_1157)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1156 &and; nmin1_1156 &le; flted_25_1155 &and; 0 &le; nmin2_1157 &and; nmin2_1157 &le; flted_25_1154) &or;  &exist; flted_26_1149  &exist; flted_26_1150  &exist; nmin1_1151  &exist; nmin2_1152 (flted_26_1150 + 1 = flted_25_1026 &and; flted_26_1149 + 1 = flted_25_1026 &and;  &exist; min_1153 (nmin1_1028 = 1 + min_1153 &and; min_1153 = <b>min</b>(nmin1_1151,nmin2_1152)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1151 &and; nmin1_1151 &le; flted_26_1150 &and; 0 &le; nmin2_1152 &and; nmin2_1152 &le; flted_26_1149)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1164 Int)) (exists ((flted_25_1165 Int)) (exists ((nmin1_1166 Int)) (exists ((nmin2_1167 Int)) (and (and (and (= (+ flted_25_1165 1) flted_25_1025) (= (+ flted_25_1164 2) flted_25_1025)) (exists ((min_1168 Int)) (and (= nmin2_1030 (+ 1 min_1168)) (or (and (= min_1168 nmin1_1166) (&lt; nmin1_1166 nmin2_1167)) (and (= min_1168 nmin2_1167) (&gt;= nmin1_1166 nmin2_1167)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1166) (&lt;= nmin1_1166 flted_25_1165)) (and (&lt;= 0 nmin2_1167) (&lt;= nmin2_1167 flted_25_1164)))))))))) (exists ((flted_26_1159 Int)) (exists ((flted_26_1160 Int)) (exists ((nmin1_1161 Int)) (exists ((nmin2_1162 Int)) (and (and (and (= (+ flted_26_1160 1) flted_25_1025) (= (+ flted_26_1159 1) flted_25_1025)) (exists ((min_1163 Int)) (and (= nmin2_1030 (+ 1 min_1163)) (or (and (= min_1163 nmin1_1161) (&lt; nmin1_1161 nmin2_1162)) (and (= min_1163 nmin2_1162) (&gt;= nmin1_1161 nmin2_1162)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1161) (&lt;= nmin1_1161 flted_26_1160)) (and (&lt;= 0 nmin2_1162) (&lt;= nmin2_1162 flted_26_1159)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1169 Int)) (and (= nmin (+ 1 min_1169)) (or (and (= min_1169 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1169 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1154 Int)) (exists ((flted_25_1155 Int)) (exists ((nmin1_1156 Int)) (exists ((nmin2_1157 Int)) (and (and (and (= (+ flted_25_1155 1) flted_25_1026) (= (+ flted_25_1154 2) flted_25_1026)) (exists ((min_1158 Int)) (and (= nmin1_1028 (+ 1 min_1158)) (or (and (= min_1158 nmin1_1156) (&lt; nmin1_1156 nmin2_1157)) (and (= min_1158 nmin2_1157) (&gt;= nmin1_1156 nmin2_1157)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1156) (&lt;= nmin1_1156 flted_25_1155)) (and (&lt;= 0 nmin2_1157) (&lt;= nmin2_1157 flted_25_1154)))))))))) (exists ((flted_26_1149 Int)) (exists ((flted_26_1150 Int)) (exists ((nmin1_1151 Int)) (exists ((nmin2_1152 Int)) (and (and (and (= (+ flted_26_1150 1) flted_25_1026) (= (+ flted_26_1149 1) flted_25_1026)) (exists ((min_1153 Int)) (and (= nmin1_1028 (+ 1 min_1153)) (or (and (= min_1153 nmin1_1151) (&lt; nmin1_1151 nmin2_1152)) (and (= min_1153 nmin2_1152) (&gt;= nmin1_1151 nmin2_1152)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1151) (&lt;= nmin1_1151 flted_26_1150)) (and (&lt;= 0 nmin2_1152) (&lt;= nmin2_1152 flted_26_1149)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1189  &exist; flted_25_1190  &exist; nmin1_1191  &exist; nmin2_1192 (flted_25_1190 + 1 = flted_25_1025 &and; flted_25_1189 + 2 = flted_25_1025 &and;  &exist; min_1193 (nmin2_1030 = 1 + min_1193 &and; min_1193 = <b>min</b>(nmin1_1191,nmin2_1192)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1191 &and; nmin1_1191 &le; flted_25_1190 &and; 0 &le; nmin2_1192 &and; nmin2_1192 &le; flted_25_1189) &or;  &exist; flted_26_1184  &exist; flted_26_1185  &exist; nmin1_1186  &exist; nmin2_1187 (flted_26_1185 + 1 = flted_25_1025 &and; flted_26_1184 + 1 = flted_25_1025 &and;  &exist; min_1188 (nmin2_1030 = 1 + min_1188 &and; min_1188 = <b>min</b>(nmin1_1186,nmin2_1187)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1186 &and; nmin1_1186 &le; flted_26_1185 &and; 0 &le; nmin2_1187 &and; nmin2_1187 &le; flted_26_1184)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1194 (nmin = 1 + min_1194 &and; min_1194 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1179  &exist; flted_25_1180  &exist; nmin1_1181  &exist; nmin2_1182 (flted_25_1180 + 1 = flted_25_1026 &and; flted_25_1179 + 2 = flted_25_1026 &and;  &exist; min_1183 (nmin1_1028 = 1 + min_1183 &and; min_1183 = <b>min</b>(nmin1_1181,nmin2_1182)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1181 &and; nmin1_1181 &le; flted_25_1180 &and; 0 &le; nmin2_1182 &and; nmin2_1182 &le; flted_25_1179) &or;  &exist; flted_26_1174  &exist; flted_26_1175  &exist; nmin1_1176  &exist; nmin2_1177 (flted_26_1175 + 1 = flted_25_1026 &and; flted_26_1174 + 1 = flted_25_1026 &and;  &exist; min_1178 (nmin1_1028 = 1 + min_1178 &and; min_1178 = <b>min</b>(nmin1_1176,nmin2_1177)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1176 &and; nmin1_1176 &le; flted_26_1175 &and; 0 &le; nmin2_1177 &and; nmin2_1177 &le; flted_26_1174)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1189 Int)) (exists ((flted_25_1190 Int)) (exists ((nmin1_1191 Int)) (exists ((nmin2_1192 Int)) (and (and (and (= (+ flted_25_1190 1) flted_25_1025) (= (+ flted_25_1189 2) flted_25_1025)) (exists ((min_1193 Int)) (and (= nmin2_1030 (+ 1 min_1193)) (or (and (= min_1193 nmin1_1191) (&lt; nmin1_1191 nmin2_1192)) (and (= min_1193 nmin2_1192) (&gt;= nmin1_1191 nmin2_1192)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1191) (&lt;= nmin1_1191 flted_25_1190)) (and (&lt;= 0 nmin2_1192) (&lt;= nmin2_1192 flted_25_1189)))))))))) (exists ((flted_26_1184 Int)) (exists ((flted_26_1185 Int)) (exists ((nmin1_1186 Int)) (exists ((nmin2_1187 Int)) (and (and (and (= (+ flted_26_1185 1) flted_25_1025) (= (+ flted_26_1184 1) flted_25_1025)) (exists ((min_1188 Int)) (and (= nmin2_1030 (+ 1 min_1188)) (or (and (= min_1188 nmin1_1186) (&lt; nmin1_1186 nmin2_1187)) (and (= min_1188 nmin2_1187) (&gt;= nmin1_1186 nmin2_1187)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1186) (&lt;= nmin1_1186 flted_26_1185)) (and (&lt;= 0 nmin2_1187) (&lt;= nmin2_1187 flted_26_1184)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1194 Int)) (and (= nmin (+ 1 min_1194)) (or (and (= min_1194 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1194 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1179 Int)) (exists ((flted_25_1180 Int)) (exists ((nmin1_1181 Int)) (exists ((nmin2_1182 Int)) (and (and (and (= (+ flted_25_1180 1) flted_25_1026) (= (+ flted_25_1179 2) flted_25_1026)) (exists ((min_1183 Int)) (and (= nmin1_1028 (+ 1 min_1183)) (or (and (= min_1183 nmin1_1181) (&lt; nmin1_1181 nmin2_1182)) (and (= min_1183 nmin2_1182) (&gt;= nmin1_1181 nmin2_1182)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1181) (&lt;= nmin1_1181 flted_25_1180)) (and (&lt;= 0 nmin2_1182) (&lt;= nmin2_1182 flted_25_1179)))))))))) (exists ((flted_26_1174 Int)) (exists ((flted_26_1175 Int)) (exists ((nmin1_1176 Int)) (exists ((nmin2_1177 Int)) (and (and (and (= (+ flted_26_1175 1) flted_25_1026) (= (+ flted_26_1174 1) flted_25_1026)) (exists ((min_1178 Int)) (and (= nmin1_1028 (+ 1 min_1178)) (or (and (= min_1178 nmin1_1176) (&lt; nmin1_1176 nmin2_1177)) (and (= min_1178 nmin2_1177) (&gt;= nmin1_1176 nmin2_1177)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1176) (&lt;= nmin1_1176 flted_26_1175)) (and (&lt;= 0 nmin2_1177) (&lt;= nmin2_1177 flted_26_1174)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1212  &exist; flted_25_1213  &exist; nmin1_1214  &exist; nmin2_1215 (flted_25_1213 + 1 = flted_26_1032 &and; flted_25_1212 + 2 = flted_26_1032 &and;  &exist; min_1216 (nmin2_1037 = 1 + min_1216 &and; min_1216 = <b>min</b>(nmin1_1214,nmin2_1215)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1214 &and; nmin1_1214 &le; flted_25_1213 &and; 0 &le; nmin2_1215 &and; nmin2_1215 &le; flted_25_1212) &or;  &exist; flted_26_1207  &exist; flted_26_1208  &exist; nmin1_1209  &exist; nmin2_1210 (flted_26_1208 + 1 = flted_26_1032 &and; flted_26_1207 + 1 = flted_26_1032 &and;  &exist; min_1211 (nmin2_1037 = 1 + min_1211 &and; min_1211 = <b>min</b>(nmin1_1209,nmin2_1210)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1209 &and; nmin1_1209 &le; flted_26_1208 &and; 0 &le; nmin2_1210 &and; nmin2_1210 &le; flted_26_1207)) &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1217 (nmin = 1 + min_1217 &and; min_1217 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1202  &exist; flted_25_1203  &exist; nmin1_1204  &exist; nmin2_1205 (flted_25_1203 + 1 = flted_26_1033 &and; flted_25_1202 + 2 = flted_26_1033 &and;  &exist; min_1206 (nmin1_1035 = 1 + min_1206 &and; min_1206 = <b>min</b>(nmin1_1204,nmin2_1205)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1204 &and; nmin1_1204 &le; flted_25_1203 &and; 0 &le; nmin2_1205 &and; nmin2_1205 &le; flted_25_1202) &or;  &exist; flted_26_1197  &exist; flted_26_1198  &exist; nmin1_1199  &exist; nmin2_1200 (flted_26_1198 + 1 = flted_26_1033 &and; flted_26_1197 + 1 = flted_26_1033 &and;  &exist; min_1201 (nmin1_1035 = 1 + min_1201 &and; min_1201 = <b>min</b>(nmin1_1199,nmin2_1200)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1199 &and; nmin1_1199 &le; flted_26_1198 &and; 0 &le; nmin2_1200 &and; nmin2_1200 &le; flted_26_1197)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1212 Int)) (exists ((flted_25_1213 Int)) (exists ((nmin1_1214 Int)) (exists ((nmin2_1215 Int)) (and (and (and (= (+ flted_25_1213 1) flted_26_1032) (= (+ flted_25_1212 2) flted_26_1032)) (exists ((min_1216 Int)) (and (= nmin2_1037 (+ 1 min_1216)) (or (and (= min_1216 nmin1_1214) (&lt; nmin1_1214 nmin2_1215)) (and (= min_1216 nmin2_1215) (&gt;= nmin1_1214 nmin2_1215)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1214) (&lt;= nmin1_1214 flted_25_1213)) (and (&lt;= 0 nmin2_1215) (&lt;= nmin2_1215 flted_25_1212)))))))))) (exists ((flted_26_1207 Int)) (exists ((flted_26_1208 Int)) (exists ((nmin1_1209 Int)) (exists ((nmin2_1210 Int)) (and (and (and (= (+ flted_26_1208 1) flted_26_1032) (= (+ flted_26_1207 1) flted_26_1032)) (exists ((min_1211 Int)) (and (= nmin2_1037 (+ 1 min_1211)) (or (and (= min_1211 nmin1_1209) (&lt; nmin1_1209 nmin2_1210)) (and (= min_1211 nmin2_1210) (&gt;= nmin1_1209 nmin2_1210)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1209) (&lt;= nmin1_1209 flted_26_1208)) (and (&lt;= 0 nmin2_1210) (&lt;= nmin2_1210 flted_26_1207)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1217 Int)) (and (= nmin (+ 1 min_1217)) (or (and (= min_1217 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1217 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1202 Int)) (exists ((flted_25_1203 Int)) (exists ((nmin1_1204 Int)) (exists ((nmin2_1205 Int)) (and (and (and (= (+ flted_25_1203 1) flted_26_1033) (= (+ flted_25_1202 2) flted_26_1033)) (exists ((min_1206 Int)) (and (= nmin1_1035 (+ 1 min_1206)) (or (and (= min_1206 nmin1_1204) (&lt; nmin1_1204 nmin2_1205)) (and (= min_1206 nmin2_1205) (&gt;= nmin1_1204 nmin2_1205)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1204) (&lt;= nmin1_1204 flted_25_1203)) (and (&lt;= 0 nmin2_1205) (&lt;= nmin2_1205 flted_25_1202)))))))))) (exists ((flted_26_1197 Int)) (exists ((flted_26_1198 Int)) (exists ((nmin1_1199 Int)) (exists ((nmin2_1200 Int)) (and (and (and (= (+ flted_26_1198 1) flted_26_1033) (= (+ flted_26_1197 1) flted_26_1033)) (exists ((min_1201 Int)) (and (= nmin1_1035 (+ 1 min_1201)) (or (and (= min_1201 nmin1_1199) (&lt; nmin1_1199 nmin2_1200)) (and (= min_1201 nmin2_1200) (&gt;= nmin1_1199 nmin2_1200)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1199) (&lt;= nmin1_1199 flted_26_1198)) (and (&lt;= 0 nmin2_1200) (&lt;= nmin2_1200 flted_26_1197)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1237  &exist; flted_25_1238  &exist; nmin1_1239  &exist; nmin2_1240 (flted_25_1238 + 1 = flted_26_1032 &and; flted_25_1237 + 2 = flted_26_1032 &and;  &exist; min_1241 (nmin2_1037 = 1 + min_1241 &and; min_1241 = <b>min</b>(nmin1_1239,nmin2_1240)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1239 &and; nmin1_1239 &le; flted_25_1238 &and; 0 &le; nmin2_1240 &and; nmin2_1240 &le; flted_25_1237) &or;  &exist; flted_26_1232  &exist; flted_26_1233  &exist; nmin1_1234  &exist; nmin2_1235 (flted_26_1233 + 1 = flted_26_1032 &and; flted_26_1232 + 1 = flted_26_1032 &and;  &exist; min_1236 (nmin2_1037 = 1 + min_1236 &and; min_1236 = <b>min</b>(nmin1_1234,nmin2_1235)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1234 &and; nmin1_1234 &le; flted_26_1233 &and; 0 &le; nmin2_1235 &and; nmin2_1235 &le; flted_26_1232)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1242 (nmin = 1 + min_1242 &and; min_1242 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1227  &exist; flted_25_1228  &exist; nmin1_1229  &exist; nmin2_1230 (flted_25_1228 + 1 = flted_26_1033 &and; flted_25_1227 + 2 = flted_26_1033 &and;  &exist; min_1231 (nmin1_1035 = 1 + min_1231 &and; min_1231 = <b>min</b>(nmin1_1229,nmin2_1230)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1229 &and; nmin1_1229 &le; flted_25_1228 &and; 0 &le; nmin2_1230 &and; nmin2_1230 &le; flted_25_1227) &or;  &exist; flted_26_1222  &exist; flted_26_1223  &exist; nmin1_1224  &exist; nmin2_1225 (flted_26_1223 + 1 = flted_26_1033 &and; flted_26_1222 + 1 = flted_26_1033 &and;  &exist; min_1226 (nmin1_1035 = 1 + min_1226 &and; min_1226 = <b>min</b>(nmin1_1224,nmin2_1225)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1224 &and; nmin1_1224 &le; flted_26_1223 &and; 0 &le; nmin2_1225 &and; nmin2_1225 &le; flted_26_1222)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1237 Int)) (exists ((flted_25_1238 Int)) (exists ((nmin1_1239 Int)) (exists ((nmin2_1240 Int)) (and (and (and (= (+ flted_25_1238 1) flted_26_1032) (= (+ flted_25_1237 2) flted_26_1032)) (exists ((min_1241 Int)) (and (= nmin2_1037 (+ 1 min_1241)) (or (and (= min_1241 nmin1_1239) (&lt; nmin1_1239 nmin2_1240)) (and (= min_1241 nmin2_1240) (&gt;= nmin1_1239 nmin2_1240)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1239) (&lt;= nmin1_1239 flted_25_1238)) (and (&lt;= 0 nmin2_1240) (&lt;= nmin2_1240 flted_25_1237)))))))))) (exists ((flted_26_1232 Int)) (exists ((flted_26_1233 Int)) (exists ((nmin1_1234 Int)) (exists ((nmin2_1235 Int)) (and (and (and (= (+ flted_26_1233 1) flted_26_1032) (= (+ flted_26_1232 1) flted_26_1032)) (exists ((min_1236 Int)) (and (= nmin2_1037 (+ 1 min_1236)) (or (and (= min_1236 nmin1_1234) (&lt; nmin1_1234 nmin2_1235)) (and (= min_1236 nmin2_1235) (&gt;= nmin1_1234 nmin2_1235)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1234) (&lt;= nmin1_1234 flted_26_1233)) (and (&lt;= 0 nmin2_1235) (&lt;= nmin2_1235 flted_26_1232)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1242 Int)) (and (= nmin (+ 1 min_1242)) (or (and (= min_1242 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1242 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1227 Int)) (exists ((flted_25_1228 Int)) (exists ((nmin1_1229 Int)) (exists ((nmin2_1230 Int)) (and (and (and (= (+ flted_25_1228 1) flted_26_1033) (= (+ flted_25_1227 2) flted_26_1033)) (exists ((min_1231 Int)) (and (= nmin1_1035 (+ 1 min_1231)) (or (and (= min_1231 nmin1_1229) (&lt; nmin1_1229 nmin2_1230)) (and (= min_1231 nmin2_1230) (&gt;= nmin1_1229 nmin2_1230)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1229) (&lt;= nmin1_1229 flted_25_1228)) (and (&lt;= 0 nmin2_1230) (&lt;= nmin2_1230 flted_25_1227)))))))))) (exists ((flted_26_1222 Int)) (exists ((flted_26_1223 Int)) (exists ((nmin1_1224 Int)) (exists ((nmin2_1225 Int)) (and (and (and (= (+ flted_26_1223 1) flted_26_1033) (= (+ flted_26_1222 1) flted_26_1033)) (exists ((min_1226 Int)) (and (= nmin1_1035 (+ 1 min_1226)) (or (and (= min_1226 nmin1_1224) (&lt; nmin1_1224 nmin2_1225)) (and (= min_1226 nmin2_1225) (&gt;= nmin1_1224 nmin2_1225)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1224) (&lt;= nmin1_1224 flted_26_1223)) (and (&lt;= 0 nmin2_1225) (&lt;= nmin2_1225 flted_26_1222)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 123::insert$node2~int(aux_71,v) rec at <a href="#L90">line 90</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1281  &exist; flted_25_1282  &exist; nmin1_1283  &exist; nmin2_1284 (flted_25_1282 + 1 = flted_25_1025 &and; flted_25_1281 + 2 = flted_25_1025 &and;  &exist; min_1285 (nmin2_1030 = 1 + min_1285 &and; min_1285 = <b>min</b>(nmin1_1283,nmin2_1284)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1283 &and; nmin1_1283 &le; flted_25_1282 &and; 0 &le; nmin2_1284 &and; nmin2_1284 &le; flted_25_1281) &or;  &exist; flted_26_1276  &exist; flted_26_1277  &exist; nmin1_1278  &exist; nmin2_1279 (flted_26_1277 + 1 = flted_25_1025 &and; flted_26_1276 + 1 = flted_25_1025 &and;  &exist; min_1280 (nmin2_1030 = 1 + min_1280 &and; min_1280 = <b>min</b>(nmin1_1278,nmin2_1279)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1278 &and; nmin1_1278 &le; flted_26_1277 &and; 0 &le; nmin2_1279 &and; nmin2_1279 &le; flted_26_1276)) &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1286 (nmin = 1 + min_1286 &and; min_1286 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; nmin1_1028 &lt; flted_25_1026 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1271  &exist; flted_25_1272  &exist; nmin1_1273  &exist; nmin2_1274 (flted_25_1272 + 1 = flted_25_1026 &and; flted_25_1271 + 2 = flted_25_1026 &and;  &exist; min_1275 (nmin1_1028 = 1 + min_1275 &and; min_1275 = <b>min</b>(nmin1_1273,nmin2_1274)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1273 &and; nmin1_1273 &le; flted_25_1272 &and; 0 &le; nmin2_1274 &and; nmin2_1274 &le; flted_25_1271) &or;  &exist; flted_26_1266  &exist; flted_26_1267  &exist; nmin1_1268  &exist; nmin2_1269 (flted_26_1267 + 1 = flted_25_1026 &and; flted_26_1266 + 1 = flted_25_1026 &and;  &exist; min_1270 (nmin1_1028 = 1 + min_1270 &and; min_1270 = <b>min</b>(nmin1_1268,nmin2_1269)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1268 &and; nmin1_1268 &le; flted_26_1267 &and; 0 &le; nmin2_1269 &and; nmin2_1269 &le; flted_26_1266)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1281 Int)) (exists ((flted_25_1282 Int)) (exists ((nmin1_1283 Int)) (exists ((nmin2_1284 Int)) (and (and (and (= (+ flted_25_1282 1) flted_25_1025) (= (+ flted_25_1281 2) flted_25_1025)) (exists ((min_1285 Int)) (and (= nmin2_1030 (+ 1 min_1285)) (or (and (= min_1285 nmin1_1283) (&lt; nmin1_1283 nmin2_1284)) (and (= min_1285 nmin2_1284) (&gt;= nmin1_1283 nmin2_1284)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1283) (&lt;= nmin1_1283 flted_25_1282)) (and (&lt;= 0 nmin2_1284) (&lt;= nmin2_1284 flted_25_1281)))))))))) (exists ((flted_26_1276 Int)) (exists ((flted_26_1277 Int)) (exists ((nmin1_1278 Int)) (exists ((nmin2_1279 Int)) (and (and (and (= (+ flted_26_1277 1) flted_25_1025) (= (+ flted_26_1276 1) flted_25_1025)) (exists ((min_1280 Int)) (and (= nmin2_1030 (+ 1 min_1280)) (or (and (= min_1280 nmin1_1278) (&lt; nmin1_1278 nmin2_1279)) (and (= min_1280 nmin2_1279) (&gt;= nmin1_1278 nmin2_1279)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1278) (&lt;= nmin1_1278 flted_26_1277)) (and (&lt;= 0 nmin2_1279) (&lt;= nmin2_1279 flted_26_1276)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1286 Int)) (and (= nmin (+ 1 min_1286)) (or (and (= min_1286 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1286 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1271 Int)) (exists ((flted_25_1272 Int)) (exists ((nmin1_1273 Int)) (exists ((nmin2_1274 Int)) (and (and (and (= (+ flted_25_1272 1) flted_25_1026) (= (+ flted_25_1271 2) flted_25_1026)) (exists ((min_1275 Int)) (and (= nmin1_1028 (+ 1 min_1275)) (or (and (= min_1275 nmin1_1273) (&lt; nmin1_1273 nmin2_1274)) (and (= min_1275 nmin2_1274) (&gt;= nmin1_1273 nmin2_1274)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1273) (&lt;= nmin1_1273 flted_25_1272)) (and (&lt;= 0 nmin2_1274) (&lt;= nmin2_1274 flted_25_1271)))))))))) (exists ((flted_26_1266 Int)) (exists ((flted_26_1267 Int)) (exists ((nmin1_1268 Int)) (exists ((nmin2_1269 Int)) (and (and (and (= (+ flted_26_1267 1) flted_25_1026) (= (+ flted_26_1266 1) flted_25_1026)) (exists ((min_1270 Int)) (and (= nmin1_1028 (+ 1 min_1270)) (or (and (= min_1270 nmin1_1268) (&lt; nmin1_1268 nmin2_1269)) (and (= min_1270 nmin2_1269) (&gt;= nmin1_1268 nmin2_1269)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1268) (&lt;= nmin1_1268 flted_26_1267)) (and (&lt;= 0 nmin2_1269) (&lt;= nmin2_1269 flted_26_1266)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1287 (nmin = 1 + min_1287 &and; min_1287 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin1_1028 &lt; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;  nmin1_1028 &lt; flted_25_1026
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1287 Int)) (and (= nmin (+ 1 min_1287)) (or (and (= min_1287 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1287 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin1_1028 flted_25_1026)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1307  &exist; flted_25_1308  &exist; nmin1_1309  &exist; nmin2_1310 (flted_25_1308 + 1 = flted_25_1025 &and; flted_25_1307 + 2 = flted_25_1025 &and;  &exist; min_1311 (nmin2_1030 = 1 + min_1311 &and; min_1311 = <b>min</b>(nmin1_1309,nmin2_1310)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1309 &and; nmin1_1309 &le; flted_25_1308 &and; 0 &le; nmin2_1310 &and; nmin2_1310 &le; flted_25_1307) &or;  &exist; flted_26_1302  &exist; flted_26_1303  &exist; nmin1_1304  &exist; nmin2_1305 (flted_26_1303 + 1 = flted_25_1025 &and; flted_26_1302 + 1 = flted_25_1025 &and;  &exist; min_1306 (nmin2_1030 = 1 + min_1306 &and; min_1306 = <b>min</b>(nmin1_1304,nmin2_1305)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1304 &and; nmin1_1304 &le; flted_26_1303 &and; 0 &le; nmin2_1305 &and; nmin2_1305 &le; flted_26_1302)) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1312 (nmin = 1 + min_1312 &and; min_1312 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1297  &exist; flted_25_1298  &exist; nmin1_1299  &exist; nmin2_1300 (flted_25_1298 + 1 = flted_25_1026 &and; flted_25_1297 + 2 = flted_25_1026 &and;  &exist; min_1301 (nmin1_1028 = 1 + min_1301 &and; min_1301 = <b>min</b>(nmin1_1299,nmin2_1300)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1299 &and; nmin1_1299 &le; flted_25_1298 &and; 0 &le; nmin2_1300 &and; nmin2_1300 &le; flted_25_1297) &or;  &exist; flted_26_1292  &exist; flted_26_1293  &exist; nmin1_1294  &exist; nmin2_1295 (flted_26_1293 + 1 = flted_25_1026 &and; flted_26_1292 + 1 = flted_25_1026 &and;  &exist; min_1296 (nmin1_1028 = 1 + min_1296 &and; min_1296 = <b>min</b>(nmin1_1294,nmin2_1295)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1294 &and; nmin1_1294 &le; flted_26_1293 &and; 0 &le; nmin2_1295 &and; nmin2_1295 &le; flted_26_1292)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1307 Int)) (exists ((flted_25_1308 Int)) (exists ((nmin1_1309 Int)) (exists ((nmin2_1310 Int)) (and (and (and (= (+ flted_25_1308 1) flted_25_1025) (= (+ flted_25_1307 2) flted_25_1025)) (exists ((min_1311 Int)) (and (= nmin2_1030 (+ 1 min_1311)) (or (and (= min_1311 nmin1_1309) (&lt; nmin1_1309 nmin2_1310)) (and (= min_1311 nmin2_1310) (&gt;= nmin1_1309 nmin2_1310)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1309) (&lt;= nmin1_1309 flted_25_1308)) (and (&lt;= 0 nmin2_1310) (&lt;= nmin2_1310 flted_25_1307)))))))))) (exists ((flted_26_1302 Int)) (exists ((flted_26_1303 Int)) (exists ((nmin1_1304 Int)) (exists ((nmin2_1305 Int)) (and (and (and (= (+ flted_26_1303 1) flted_25_1025) (= (+ flted_26_1302 1) flted_25_1025)) (exists ((min_1306 Int)) (and (= nmin2_1030 (+ 1 min_1306)) (or (and (= min_1306 nmin1_1304) (&lt; nmin1_1304 nmin2_1305)) (and (= min_1306 nmin2_1305) (&gt;= nmin1_1304 nmin2_1305)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1304) (&lt;= nmin1_1304 flted_26_1303)) (and (&lt;= 0 nmin2_1305) (&lt;= nmin2_1305 flted_26_1302)))))))))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1312 Int)) (and (= nmin (+ 1 min_1312)) (or (and (= min_1312 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1312 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1297 Int)) (exists ((flted_25_1298 Int)) (exists ((nmin1_1299 Int)) (exists ((nmin2_1300 Int)) (and (and (and (= (+ flted_25_1298 1) flted_25_1026) (= (+ flted_25_1297 2) flted_25_1026)) (exists ((min_1301 Int)) (and (= nmin1_1028 (+ 1 min_1301)) (or (and (= min_1301 nmin1_1299) (&lt; nmin1_1299 nmin2_1300)) (and (= min_1301 nmin2_1300) (&gt;= nmin1_1299 nmin2_1300)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1299) (&lt;= nmin1_1299 flted_25_1298)) (and (&lt;= 0 nmin2_1300) (&lt;= nmin2_1300 flted_25_1297)))))))))) (exists ((flted_26_1292 Int)) (exists ((flted_26_1293 Int)) (exists ((nmin1_1294 Int)) (exists ((nmin2_1295 Int)) (and (and (and (= (+ flted_26_1293 1) flted_25_1026) (= (+ flted_26_1292 1) flted_25_1026)) (exists ((min_1296 Int)) (and (= nmin1_1028 (+ 1 min_1296)) (or (and (= min_1296 nmin1_1294) (&lt; nmin1_1294 nmin2_1295)) (and (= min_1296 nmin2_1295) (&gt;= nmin1_1294 nmin2_1295)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1294) (&lt;= nmin1_1294 flted_26_1293)) (and (&lt;= 0 nmin2_1295) (&lt;= nmin2_1295 flted_26_1292)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1331  &exist; flted_25_1332  &exist; nmin1_1333  &exist; nmin2_1334 (flted_25_1332 + 1 = flted_25_1025 &and; flted_25_1331 + 2 = flted_25_1025 &and;  &exist; min_1335 (nmin2_1030 = 1 + min_1335 &and; min_1335 = <b>min</b>(nmin1_1333,nmin2_1334)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1333 &and; nmin1_1333 &le; flted_25_1332 &and; 0 &le; nmin2_1334 &and; nmin2_1334 &le; flted_25_1331) &or;  &exist; flted_26_1326  &exist; flted_26_1327  &exist; nmin1_1328  &exist; nmin2_1329 (flted_26_1327 + 1 = flted_25_1025 &and; flted_26_1326 + 1 = flted_25_1025 &and;  &exist; min_1330 (nmin2_1030 = 1 + min_1330 &and; min_1330 = <b>min</b>(nmin1_1328,nmin2_1329)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1328 &and; nmin1_1328 &le; flted_26_1327 &and; 0 &le; nmin2_1329 &and; nmin2_1329 &le; flted_26_1326)) &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1336 (nmin = 1 + min_1336 &and; min_1336 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; nmin1_1028 &lt; flted_25_1026 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1321  &exist; flted_25_1322  &exist; nmin1_1323  &exist; nmin2_1324 (flted_25_1322 + 1 = flted_25_1026 &and; flted_25_1321 + 2 = flted_25_1026 &and;  &exist; min_1325 (nmin1_1028 = 1 + min_1325 &and; min_1325 = <b>min</b>(nmin1_1323,nmin2_1324)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1323 &and; nmin1_1323 &le; flted_25_1322 &and; 0 &le; nmin2_1324 &and; nmin2_1324 &le; flted_25_1321) &or;  &exist; flted_26_1316  &exist; flted_26_1317  &exist; nmin1_1318  &exist; nmin2_1319 (flted_26_1317 + 1 = flted_25_1026 &and; flted_26_1316 + 1 = flted_25_1026 &and;  &exist; min_1320 (nmin1_1028 = 1 + min_1320 &and; min_1320 = <b>min</b>(nmin1_1318,nmin2_1319)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1318 &and; nmin1_1318 &le; flted_26_1317 &and; 0 &le; nmin2_1319 &and; nmin2_1319 &le; flted_26_1316)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1331 Int)) (exists ((flted_25_1332 Int)) (exists ((nmin1_1333 Int)) (exists ((nmin2_1334 Int)) (and (and (and (= (+ flted_25_1332 1) flted_25_1025) (= (+ flted_25_1331 2) flted_25_1025)) (exists ((min_1335 Int)) (and (= nmin2_1030 (+ 1 min_1335)) (or (and (= min_1335 nmin1_1333) (&lt; nmin1_1333 nmin2_1334)) (and (= min_1335 nmin2_1334) (&gt;= nmin1_1333 nmin2_1334)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1333) (&lt;= nmin1_1333 flted_25_1332)) (and (&lt;= 0 nmin2_1334) (&lt;= nmin2_1334 flted_25_1331)))))))))) (exists ((flted_26_1326 Int)) (exists ((flted_26_1327 Int)) (exists ((nmin1_1328 Int)) (exists ((nmin2_1329 Int)) (and (and (and (= (+ flted_26_1327 1) flted_25_1025) (= (+ flted_26_1326 1) flted_25_1025)) (exists ((min_1330 Int)) (and (= nmin2_1030 (+ 1 min_1330)) (or (and (= min_1330 nmin1_1328) (&lt; nmin1_1328 nmin2_1329)) (and (= min_1330 nmin2_1329) (&gt;= nmin1_1328 nmin2_1329)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1328) (&lt;= nmin1_1328 flted_26_1327)) (and (&lt;= 0 nmin2_1329) (&lt;= nmin2_1329 flted_26_1326)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1336 Int)) (and (= nmin (+ 1 min_1336)) (or (and (= min_1336 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1336 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1321 Int)) (exists ((flted_25_1322 Int)) (exists ((nmin1_1323 Int)) (exists ((nmin2_1324 Int)) (and (and (and (= (+ flted_25_1322 1) flted_25_1026) (= (+ flted_25_1321 2) flted_25_1026)) (exists ((min_1325 Int)) (and (= nmin1_1028 (+ 1 min_1325)) (or (and (= min_1325 nmin1_1323) (&lt; nmin1_1323 nmin2_1324)) (and (= min_1325 nmin2_1324) (&gt;= nmin1_1323 nmin2_1324)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1323) (&lt;= nmin1_1323 flted_25_1322)) (and (&lt;= 0 nmin2_1324) (&lt;= nmin2_1324 flted_25_1321)))))))))) (exists ((flted_26_1316 Int)) (exists ((flted_26_1317 Int)) (exists ((nmin1_1318 Int)) (exists ((nmin2_1319 Int)) (and (and (and (= (+ flted_26_1317 1) flted_25_1026) (= (+ flted_26_1316 1) flted_25_1026)) (exists ((min_1320 Int)) (and (= nmin1_1028 (+ 1 min_1320)) (or (and (= min_1320 nmin1_1318) (&lt; nmin1_1318 nmin2_1319)) (and (= min_1320 nmin2_1319) (&gt;= nmin1_1318 nmin2_1319)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1318) (&lt;= nmin1_1318 flted_26_1317)) (and (&lt;= 0 nmin2_1319) (&lt;= nmin2_1319 flted_26_1316)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1337 (nmin = 1 + min_1337 &and; min_1337 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin1_1028 &lt; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;  nmin1_1028 = flted_25_1026
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1337 Int)) (and (= nmin (+ 1 min_1337)) (or (and (= min_1337 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1337 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin1_1028 flted_25_1026)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1353  &exist; flted_25_1354  &exist; nmin1_1355  &exist; nmin2_1356 (flted_25_1354 + 1 = flted_25_1025 &and; flted_25_1353 + 2 = flted_25_1025 &and;  &exist; min_1357 (nmin2_1030 = 1 + min_1357 &and; min_1357 = <b>min</b>(nmin1_1355,nmin2_1356)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1355 &and; nmin1_1355 &le; flted_25_1354 &and; 0 &le; nmin2_1356 &and; nmin2_1356 &le; flted_25_1353) &or;  &exist; flted_26_1348  &exist; flted_26_1349  &exist; nmin1_1350  &exist; nmin2_1351 (flted_26_1349 + 1 = flted_25_1025 &and; flted_26_1348 + 1 = flted_25_1025 &and;  &exist; min_1352 (nmin2_1030 = 1 + min_1352 &and; min_1352 = <b>min</b>(nmin1_1350,nmin2_1351)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1350 &and; nmin1_1350 &le; flted_26_1349 &and; 0 &le; nmin2_1351 &and; nmin2_1351 &le; flted_26_1348)) &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_1358 (nmin = 1 + min_1358 &and; min_1358 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; nmin1_1028 &lt; flted_25_1026 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1343  &exist; flted_25_1344  &exist; nmin1_1345  &exist; nmin2_1346 (flted_25_1344 + 1 = flted_25_1026 &and; flted_25_1343 + 2 = flted_25_1026 &and;  &exist; min_1347 (nmin1_1028 = 1 + min_1347 &and; min_1347 = <b>min</b>(nmin1_1345,nmin2_1346)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1345 &and; nmin1_1345 &le; flted_25_1344 &and; 0 &le; nmin2_1346 &and; nmin2_1346 &le; flted_25_1343) &or;  &exist; flted_26_1338  &exist; flted_26_1339  &exist; nmin1_1340  &exist; nmin2_1341 (flted_26_1339 + 1 = flted_25_1026 &and; flted_26_1338 + 1 = flted_25_1026 &and;  &exist; min_1342 (nmin1_1028 = 1 + min_1342 &and; min_1342 = <b>min</b>(nmin1_1340,nmin2_1341)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1340 &and; nmin1_1340 &le; flted_26_1339 &and; 0 &le; nmin2_1341 &and; nmin2_1341 &le; flted_26_1338)))  &#8866;  nmin1_1028 = flted_25_1026
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1353 Int)) (exists ((flted_25_1354 Int)) (exists ((nmin1_1355 Int)) (exists ((nmin2_1356 Int)) (and (and (and (= (+ flted_25_1354 1) flted_25_1025) (= (+ flted_25_1353 2) flted_25_1025)) (exists ((min_1357 Int)) (and (= nmin2_1030 (+ 1 min_1357)) (or (and (= min_1357 nmin1_1355) (&lt; nmin1_1355 nmin2_1356)) (and (= min_1357 nmin2_1356) (&gt;= nmin1_1355 nmin2_1356)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1355) (&lt;= nmin1_1355 flted_25_1354)) (and (&lt;= 0 nmin2_1356) (&lt;= nmin2_1356 flted_25_1353)))))))))) (exists ((flted_26_1348 Int)) (exists ((flted_26_1349 Int)) (exists ((nmin1_1350 Int)) (exists ((nmin2_1351 Int)) (and (and (and (= (+ flted_26_1349 1) flted_25_1025) (= (+ flted_26_1348 1) flted_25_1025)) (exists ((min_1352 Int)) (and (= nmin2_1030 (+ 1 min_1352)) (or (and (= min_1352 nmin1_1350) (&lt; nmin1_1350 nmin2_1351)) (and (= min_1352 nmin2_1351) (&gt;= nmin1_1350 nmin2_1351)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1350) (&lt;= nmin1_1350 flted_26_1349)) (and (&lt;= 0 nmin2_1351) (&lt;= nmin2_1351 flted_26_1348)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_1358 Int)) (and (= nmin (+ 1 min_1358)) (or (and (= min_1358 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1358 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1343 Int)) (exists ((flted_25_1344 Int)) (exists ((nmin1_1345 Int)) (exists ((nmin2_1346 Int)) (and (and (and (= (+ flted_25_1344 1) flted_25_1026) (= (+ flted_25_1343 2) flted_25_1026)) (exists ((min_1347 Int)) (and (= nmin1_1028 (+ 1 min_1347)) (or (and (= min_1347 nmin1_1345) (&lt; nmin1_1345 nmin2_1346)) (and (= min_1347 nmin2_1346) (&gt;= nmin1_1345 nmin2_1346)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1345) (&lt;= nmin1_1345 flted_25_1344)) (and (&lt;= 0 nmin2_1346) (&lt;= nmin2_1346 flted_25_1343)))))))))) (exists ((flted_26_1338 Int)) (exists ((flted_26_1339 Int)) (exists ((nmin1_1340 Int)) (exists ((nmin2_1341 Int)) (and (and (and (= (+ flted_26_1339 1) flted_25_1026) (= (+ flted_26_1338 1) flted_25_1026)) (exists ((min_1342 Int)) (and (= nmin1_1028 (+ 1 min_1342)) (or (and (= min_1342 nmin1_1340) (&lt; nmin1_1340 nmin2_1341)) (and (= min_1342 nmin2_1341) (&gt;= nmin1_1340 nmin2_1341)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1340) (&lt;= nmin1_1340 flted_26_1339)) (and (&lt;= 0 nmin2_1341) (&lt;= nmin2_1341 flted_26_1338)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin1_1028 flted_25_1026)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1378  &exist; flted_25_1379  &exist; nmin1_1380  &exist; nmin2_1381 (flted_25_1379 + 1 = flted_25_1025 &and; flted_25_1378 + 2 = flted_25_1025 &and;  &exist; min_1382 (nmin2_1030 = 1 + min_1382 &and; min_1382 = <b>min</b>(nmin1_1380,nmin2_1381)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1380 &and; nmin1_1380 &le; flted_25_1379 &and; 0 &le; nmin2_1381 &and; nmin2_1381 &le; flted_25_1378) &or;  &exist; flted_26_1373  &exist; flted_26_1374  &exist; nmin1_1375  &exist; nmin2_1376 (flted_26_1374 + 1 = flted_25_1025 &and; flted_26_1373 + 1 = flted_25_1025 &and;  &exist; min_1377 (nmin2_1030 = 1 + min_1377 &and; min_1377 = <b>min</b>(nmin1_1375,nmin2_1376)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1375 &and; nmin1_1375 &le; flted_26_1374 &and; 0 &le; nmin2_1376 &and; nmin2_1376 &le; flted_26_1373)) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1383 (nmin = 1 + min_1383 &and; min_1383 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1368  &exist; flted_25_1369  &exist; nmin1_1370  &exist; nmin2_1371 (flted_25_1369 + 1 = flted_25_1026 &and; flted_25_1368 + 2 = flted_25_1026 &and;  &exist; min_1372 (nmin1_1028 = 1 + min_1372 &and; min_1372 = <b>min</b>(nmin1_1370,nmin2_1371)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1370 &and; nmin1_1370 &le; flted_25_1369 &and; 0 &le; nmin2_1371 &and; nmin2_1371 &le; flted_25_1368) &or;  &exist; flted_26_1363  &exist; flted_26_1364  &exist; nmin1_1365  &exist; nmin2_1366 (flted_26_1364 + 1 = flted_25_1026 &and; flted_26_1363 + 1 = flted_25_1026 &and;  &exist; min_1367 (nmin1_1028 = 1 + min_1367 &and; min_1367 = <b>min</b>(nmin1_1365,nmin2_1366)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1365 &and; nmin1_1365 &le; flted_26_1364 &and; 0 &le; nmin2_1366 &and; nmin2_1366 &le; flted_26_1363)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1378 Int)) (exists ((flted_25_1379 Int)) (exists ((nmin1_1380 Int)) (exists ((nmin2_1381 Int)) (and (and (and (= (+ flted_25_1379 1) flted_25_1025) (= (+ flted_25_1378 2) flted_25_1025)) (exists ((min_1382 Int)) (and (= nmin2_1030 (+ 1 min_1382)) (or (and (= min_1382 nmin1_1380) (&lt; nmin1_1380 nmin2_1381)) (and (= min_1382 nmin2_1381) (&gt;= nmin1_1380 nmin2_1381)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1380) (&lt;= nmin1_1380 flted_25_1379)) (and (&lt;= 0 nmin2_1381) (&lt;= nmin2_1381 flted_25_1378)))))))))) (exists ((flted_26_1373 Int)) (exists ((flted_26_1374 Int)) (exists ((nmin1_1375 Int)) (exists ((nmin2_1376 Int)) (and (and (and (= (+ flted_26_1374 1) flted_25_1025) (= (+ flted_26_1373 1) flted_25_1025)) (exists ((min_1377 Int)) (and (= nmin2_1030 (+ 1 min_1377)) (or (and (= min_1377 nmin1_1375) (&lt; nmin1_1375 nmin2_1376)) (and (= min_1377 nmin2_1376) (&gt;= nmin1_1375 nmin2_1376)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1375) (&lt;= nmin1_1375 flted_26_1374)) (and (&lt;= 0 nmin2_1376) (&lt;= nmin2_1376 flted_26_1373)))))))))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1383 Int)) (and (= nmin (+ 1 min_1383)) (or (and (= min_1383 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1383 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1368 Int)) (exists ((flted_25_1369 Int)) (exists ((nmin1_1370 Int)) (exists ((nmin2_1371 Int)) (and (and (and (= (+ flted_25_1369 1) flted_25_1026) (= (+ flted_25_1368 2) flted_25_1026)) (exists ((min_1372 Int)) (and (= nmin1_1028 (+ 1 min_1372)) (or (and (= min_1372 nmin1_1370) (&lt; nmin1_1370 nmin2_1371)) (and (= min_1372 nmin2_1371) (&gt;= nmin1_1370 nmin2_1371)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1370) (&lt;= nmin1_1370 flted_25_1369)) (and (&lt;= 0 nmin2_1371) (&lt;= nmin2_1371 flted_25_1368)))))))))) (exists ((flted_26_1363 Int)) (exists ((flted_26_1364 Int)) (exists ((nmin1_1365 Int)) (exists ((nmin2_1366 Int)) (and (and (and (= (+ flted_26_1364 1) flted_25_1026) (= (+ flted_26_1363 1) flted_25_1026)) (exists ((min_1367 Int)) (and (= nmin1_1028 (+ 1 min_1367)) (or (and (= min_1367 nmin1_1365) (&lt; nmin1_1365 nmin2_1366)) (and (= min_1367 nmin2_1366) (&gt;= nmin1_1365 nmin2_1366)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1365) (&lt;= nmin1_1365 flted_26_1364)) (and (&lt;= 0 nmin2_1366) (&lt;= nmin2_1366 flted_26_1363)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1399  &exist; flted_25_1400  &exist; nmin1_1401  &exist; nmin2_1402 (flted_25_1400 + 1 = flted_26_1032 &and; flted_25_1399 + 2 = flted_26_1032 &and;  &exist; min_1403 (nmin2_1037 = 1 + min_1403 &and; min_1403 = <b>min</b>(nmin1_1401,nmin2_1402)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1401 &and; nmin1_1401 &le; flted_25_1400 &and; 0 &le; nmin2_1402 &and; nmin2_1402 &le; flted_25_1399) &or;  &exist; flted_26_1394  &exist; flted_26_1395  &exist; nmin1_1396  &exist; nmin2_1397 (flted_26_1395 + 1 = flted_26_1032 &and; flted_26_1394 + 1 = flted_26_1032 &and;  &exist; min_1398 (nmin2_1037 = 1 + min_1398 &and; min_1398 = <b>min</b>(nmin1_1396,nmin2_1397)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1396 &and; nmin1_1396 &le; flted_26_1395 &and; 0 &le; nmin2_1397 &and; nmin2_1397 &le; flted_26_1394)) &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1404 (nmin = 1 + min_1404 &and; min_1404 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; nmin1_1035 &lt; flted_26_1033 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1389  &exist; flted_25_1390  &exist; nmin1_1391  &exist; nmin2_1392 (flted_25_1390 + 1 = flted_26_1033 &and; flted_25_1389 + 2 = flted_26_1033 &and;  &exist; min_1393 (nmin1_1035 = 1 + min_1393 &and; min_1393 = <b>min</b>(nmin1_1391,nmin2_1392)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1391 &and; nmin1_1391 &le; flted_25_1390 &and; 0 &le; nmin2_1392 &and; nmin2_1392 &le; flted_25_1389) &or;  &exist; flted_26_1384  &exist; flted_26_1385  &exist; nmin1_1386  &exist; nmin2_1387 (flted_26_1385 + 1 = flted_26_1033 &and; flted_26_1384 + 1 = flted_26_1033 &and;  &exist; min_1388 (nmin1_1035 = 1 + min_1388 &and; min_1388 = <b>min</b>(nmin1_1386,nmin2_1387)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1386 &and; nmin1_1386 &le; flted_26_1385 &and; 0 &le; nmin2_1387 &and; nmin2_1387 &le; flted_26_1384)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1399 Int)) (exists ((flted_25_1400 Int)) (exists ((nmin1_1401 Int)) (exists ((nmin2_1402 Int)) (and (and (and (= (+ flted_25_1400 1) flted_26_1032) (= (+ flted_25_1399 2) flted_26_1032)) (exists ((min_1403 Int)) (and (= nmin2_1037 (+ 1 min_1403)) (or (and (= min_1403 nmin1_1401) (&lt; nmin1_1401 nmin2_1402)) (and (= min_1403 nmin2_1402) (&gt;= nmin1_1401 nmin2_1402)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1401) (&lt;= nmin1_1401 flted_25_1400)) (and (&lt;= 0 nmin2_1402) (&lt;= nmin2_1402 flted_25_1399)))))))))) (exists ((flted_26_1394 Int)) (exists ((flted_26_1395 Int)) (exists ((nmin1_1396 Int)) (exists ((nmin2_1397 Int)) (and (and (and (= (+ flted_26_1395 1) flted_26_1032) (= (+ flted_26_1394 1) flted_26_1032)) (exists ((min_1398 Int)) (and (= nmin2_1037 (+ 1 min_1398)) (or (and (= min_1398 nmin1_1396) (&lt; nmin1_1396 nmin2_1397)) (and (= min_1398 nmin2_1397) (&gt;= nmin1_1396 nmin2_1397)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1396) (&lt;= nmin1_1396 flted_26_1395)) (and (&lt;= 0 nmin2_1397) (&lt;= nmin2_1397 flted_26_1394)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1404 Int)) (and (= nmin (+ 1 min_1404)) (or (and (= min_1404 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1404 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1389 Int)) (exists ((flted_25_1390 Int)) (exists ((nmin1_1391 Int)) (exists ((nmin2_1392 Int)) (and (and (and (= (+ flted_25_1390 1) flted_26_1033) (= (+ flted_25_1389 2) flted_26_1033)) (exists ((min_1393 Int)) (and (= nmin1_1035 (+ 1 min_1393)) (or (and (= min_1393 nmin1_1391) (&lt; nmin1_1391 nmin2_1392)) (and (= min_1393 nmin2_1392) (&gt;= nmin1_1391 nmin2_1392)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1391) (&lt;= nmin1_1391 flted_25_1390)) (and (&lt;= 0 nmin2_1392) (&lt;= nmin2_1392 flted_25_1389)))))))))) (exists ((flted_26_1384 Int)) (exists ((flted_26_1385 Int)) (exists ((nmin1_1386 Int)) (exists ((nmin2_1387 Int)) (and (and (and (= (+ flted_26_1385 1) flted_26_1033) (= (+ flted_26_1384 1) flted_26_1033)) (exists ((min_1388 Int)) (and (= nmin1_1035 (+ 1 min_1388)) (or (and (= min_1388 nmin1_1386) (&lt; nmin1_1386 nmin2_1387)) (and (= min_1388 nmin2_1387) (&gt;= nmin1_1386 nmin2_1387)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1386) (&lt;= nmin1_1386 flted_26_1385)) (and (&lt;= 0 nmin2_1387) (&lt;= nmin2_1387 flted_26_1384)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1405 (nmin = 1 + min_1405 &and; min_1405 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin1_1035 &lt; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033)  &#8866;  nmin1_1035 &lt; flted_26_1033
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1405 Int)) (and (= nmin (+ 1 min_1405)) (or (and (= min_1405 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1405 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin1_1035 flted_26_1033)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1425  &exist; flted_25_1426  &exist; nmin1_1427  &exist; nmin2_1428 (flted_25_1426 + 1 = flted_26_1032 &and; flted_25_1425 + 2 = flted_26_1032 &and;  &exist; min_1429 (nmin2_1037 = 1 + min_1429 &and; min_1429 = <b>min</b>(nmin1_1427,nmin2_1428)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1427 &and; nmin1_1427 &le; flted_25_1426 &and; 0 &le; nmin2_1428 &and; nmin2_1428 &le; flted_25_1425) &or;  &exist; flted_26_1420  &exist; flted_26_1421  &exist; nmin1_1422  &exist; nmin2_1423 (flted_26_1421 + 1 = flted_26_1032 &and; flted_26_1420 + 1 = flted_26_1032 &and;  &exist; min_1424 (nmin2_1037 = 1 + min_1424 &and; min_1424 = <b>min</b>(nmin1_1422,nmin2_1423)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1422 &and; nmin1_1422 &le; flted_26_1421 &and; 0 &le; nmin2_1423 &and; nmin2_1423 &le; flted_26_1420)) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1430 (nmin = 1 + min_1430 &and; min_1430 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1415  &exist; flted_25_1416  &exist; nmin1_1417  &exist; nmin2_1418 (flted_25_1416 + 1 = flted_26_1033 &and; flted_25_1415 + 2 = flted_26_1033 &and;  &exist; min_1419 (nmin1_1035 = 1 + min_1419 &and; min_1419 = <b>min</b>(nmin1_1417,nmin2_1418)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1417 &and; nmin1_1417 &le; flted_25_1416 &and; 0 &le; nmin2_1418 &and; nmin2_1418 &le; flted_25_1415) &or;  &exist; flted_26_1410  &exist; flted_26_1411  &exist; nmin1_1412  &exist; nmin2_1413 (flted_26_1411 + 1 = flted_26_1033 &and; flted_26_1410 + 1 = flted_26_1033 &and;  &exist; min_1414 (nmin1_1035 = 1 + min_1414 &and; min_1414 = <b>min</b>(nmin1_1412,nmin2_1413)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1412 &and; nmin1_1412 &le; flted_26_1411 &and; 0 &le; nmin2_1413 &and; nmin2_1413 &le; flted_26_1410)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1425 Int)) (exists ((flted_25_1426 Int)) (exists ((nmin1_1427 Int)) (exists ((nmin2_1428 Int)) (and (and (and (= (+ flted_25_1426 1) flted_26_1032) (= (+ flted_25_1425 2) flted_26_1032)) (exists ((min_1429 Int)) (and (= nmin2_1037 (+ 1 min_1429)) (or (and (= min_1429 nmin1_1427) (&lt; nmin1_1427 nmin2_1428)) (and (= min_1429 nmin2_1428) (&gt;= nmin1_1427 nmin2_1428)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1427) (&lt;= nmin1_1427 flted_25_1426)) (and (&lt;= 0 nmin2_1428) (&lt;= nmin2_1428 flted_25_1425)))))))))) (exists ((flted_26_1420 Int)) (exists ((flted_26_1421 Int)) (exists ((nmin1_1422 Int)) (exists ((nmin2_1423 Int)) (and (and (and (= (+ flted_26_1421 1) flted_26_1032) (= (+ flted_26_1420 1) flted_26_1032)) (exists ((min_1424 Int)) (and (= nmin2_1037 (+ 1 min_1424)) (or (and (= min_1424 nmin1_1422) (&lt; nmin1_1422 nmin2_1423)) (and (= min_1424 nmin2_1423) (&gt;= nmin1_1422 nmin2_1423)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1422) (&lt;= nmin1_1422 flted_26_1421)) (and (&lt;= 0 nmin2_1423) (&lt;= nmin2_1423 flted_26_1420)))))))))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1430 Int)) (and (= nmin (+ 1 min_1430)) (or (and (= min_1430 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1430 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1415 Int)) (exists ((flted_25_1416 Int)) (exists ((nmin1_1417 Int)) (exists ((nmin2_1418 Int)) (and (and (and (= (+ flted_25_1416 1) flted_26_1033) (= (+ flted_25_1415 2) flted_26_1033)) (exists ((min_1419 Int)) (and (= nmin1_1035 (+ 1 min_1419)) (or (and (= min_1419 nmin1_1417) (&lt; nmin1_1417 nmin2_1418)) (and (= min_1419 nmin2_1418) (&gt;= nmin1_1417 nmin2_1418)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1417) (&lt;= nmin1_1417 flted_25_1416)) (and (&lt;= 0 nmin2_1418) (&lt;= nmin2_1418 flted_25_1415)))))))))) (exists ((flted_26_1410 Int)) (exists ((flted_26_1411 Int)) (exists ((nmin1_1412 Int)) (exists ((nmin2_1413 Int)) (and (and (and (= (+ flted_26_1411 1) flted_26_1033) (= (+ flted_26_1410 1) flted_26_1033)) (exists ((min_1414 Int)) (and (= nmin1_1035 (+ 1 min_1414)) (or (and (= min_1414 nmin1_1412) (&lt; nmin1_1412 nmin2_1413)) (and (= min_1414 nmin2_1413) (&gt;= nmin1_1412 nmin2_1413)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1412) (&lt;= nmin1_1412 flted_26_1411)) (and (&lt;= 0 nmin2_1413) (&lt;= nmin2_1413 flted_26_1410)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1449  &exist; flted_25_1450  &exist; nmin1_1451  &exist; nmin2_1452 (flted_25_1450 + 1 = flted_26_1032 &and; flted_25_1449 + 2 = flted_26_1032 &and;  &exist; min_1453 (nmin2_1037 = 1 + min_1453 &and; min_1453 = <b>min</b>(nmin1_1451,nmin2_1452)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1451 &and; nmin1_1451 &le; flted_25_1450 &and; 0 &le; nmin2_1452 &and; nmin2_1452 &le; flted_25_1449) &or;  &exist; flted_26_1444  &exist; flted_26_1445  &exist; nmin1_1446  &exist; nmin2_1447 (flted_26_1445 + 1 = flted_26_1032 &and; flted_26_1444 + 1 = flted_26_1032 &and;  &exist; min_1448 (nmin2_1037 = 1 + min_1448 &and; min_1448 = <b>min</b>(nmin1_1446,nmin2_1447)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1446 &and; nmin1_1446 &le; flted_26_1445 &and; 0 &le; nmin2_1447 &and; nmin2_1447 &le; flted_26_1444)) &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1454 (nmin = 1 + min_1454 &and; min_1454 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; nmin1_1035 &lt; flted_26_1033 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1439  &exist; flted_25_1440  &exist; nmin1_1441  &exist; nmin2_1442 (flted_25_1440 + 1 = flted_26_1033 &and; flted_25_1439 + 2 = flted_26_1033 &and;  &exist; min_1443 (nmin1_1035 = 1 + min_1443 &and; min_1443 = <b>min</b>(nmin1_1441,nmin2_1442)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1441 &and; nmin1_1441 &le; flted_25_1440 &and; 0 &le; nmin2_1442 &and; nmin2_1442 &le; flted_25_1439) &or;  &exist; flted_26_1434  &exist; flted_26_1435  &exist; nmin1_1436  &exist; nmin2_1437 (flted_26_1435 + 1 = flted_26_1033 &and; flted_26_1434 + 1 = flted_26_1033 &and;  &exist; min_1438 (nmin1_1035 = 1 + min_1438 &and; min_1438 = <b>min</b>(nmin1_1436,nmin2_1437)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1436 &and; nmin1_1436 &le; flted_26_1435 &and; 0 &le; nmin2_1437 &and; nmin2_1437 &le; flted_26_1434)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1449 Int)) (exists ((flted_25_1450 Int)) (exists ((nmin1_1451 Int)) (exists ((nmin2_1452 Int)) (and (and (and (= (+ flted_25_1450 1) flted_26_1032) (= (+ flted_25_1449 2) flted_26_1032)) (exists ((min_1453 Int)) (and (= nmin2_1037 (+ 1 min_1453)) (or (and (= min_1453 nmin1_1451) (&lt; nmin1_1451 nmin2_1452)) (and (= min_1453 nmin2_1452) (&gt;= nmin1_1451 nmin2_1452)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1451) (&lt;= nmin1_1451 flted_25_1450)) (and (&lt;= 0 nmin2_1452) (&lt;= nmin2_1452 flted_25_1449)))))))))) (exists ((flted_26_1444 Int)) (exists ((flted_26_1445 Int)) (exists ((nmin1_1446 Int)) (exists ((nmin2_1447 Int)) (and (and (and (= (+ flted_26_1445 1) flted_26_1032) (= (+ flted_26_1444 1) flted_26_1032)) (exists ((min_1448 Int)) (and (= nmin2_1037 (+ 1 min_1448)) (or (and (= min_1448 nmin1_1446) (&lt; nmin1_1446 nmin2_1447)) (and (= min_1448 nmin2_1447) (&gt;= nmin1_1446 nmin2_1447)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1446) (&lt;= nmin1_1446 flted_26_1445)) (and (&lt;= 0 nmin2_1447) (&lt;= nmin2_1447 flted_26_1444)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1454 Int)) (and (= nmin (+ 1 min_1454)) (or (and (= min_1454 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1454 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1439 Int)) (exists ((flted_25_1440 Int)) (exists ((nmin1_1441 Int)) (exists ((nmin2_1442 Int)) (and (and (and (= (+ flted_25_1440 1) flted_26_1033) (= (+ flted_25_1439 2) flted_26_1033)) (exists ((min_1443 Int)) (and (= nmin1_1035 (+ 1 min_1443)) (or (and (= min_1443 nmin1_1441) (&lt; nmin1_1441 nmin2_1442)) (and (= min_1443 nmin2_1442) (&gt;= nmin1_1441 nmin2_1442)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1441) (&lt;= nmin1_1441 flted_25_1440)) (and (&lt;= 0 nmin2_1442) (&lt;= nmin2_1442 flted_25_1439)))))))))) (exists ((flted_26_1434 Int)) (exists ((flted_26_1435 Int)) (exists ((nmin1_1436 Int)) (exists ((nmin2_1437 Int)) (and (and (and (= (+ flted_26_1435 1) flted_26_1033) (= (+ flted_26_1434 1) flted_26_1033)) (exists ((min_1438 Int)) (and (= nmin1_1035 (+ 1 min_1438)) (or (and (= min_1438 nmin1_1436) (&lt; nmin1_1436 nmin2_1437)) (and (= min_1438 nmin2_1437) (&gt;= nmin1_1436 nmin2_1437)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1436) (&lt;= nmin1_1436 flted_26_1435)) (and (&lt;= 0 nmin2_1437) (&lt;= nmin2_1437 flted_26_1434)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1455 (nmin = 1 + min_1455 &and; min_1455 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin1_1035 &lt; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033)  &#8866;  nmin1_1035 = flted_26_1033
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1455 Int)) (and (= nmin (+ 1 min_1455)) (or (and (= min_1455 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1455 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin1_1035 flted_26_1033)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1471  &exist; flted_25_1472  &exist; nmin1_1473  &exist; nmin2_1474 (flted_25_1472 + 1 = flted_26_1032 &and; flted_25_1471 + 2 = flted_26_1032 &and;  &exist; min_1475 (nmin2_1037 = 1 + min_1475 &and; min_1475 = <b>min</b>(nmin1_1473,nmin2_1474)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1473 &and; nmin1_1473 &le; flted_25_1472 &and; 0 &le; nmin2_1474 &and; nmin2_1474 &le; flted_25_1471) &or;  &exist; flted_26_1466  &exist; flted_26_1467  &exist; nmin1_1468  &exist; nmin2_1469 (flted_26_1467 + 1 = flted_26_1032 &and; flted_26_1466 + 1 = flted_26_1032 &and;  &exist; min_1470 (nmin2_1037 = 1 + min_1470 &and; min_1470 = <b>min</b>(nmin1_1468,nmin2_1469)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1468 &and; nmin1_1468 &le; flted_26_1467 &and; 0 &le; nmin2_1469 &and; nmin2_1469 &le; flted_26_1466)) &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_1476 (nmin = 1 + min_1476 &and; min_1476 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; nmin1_1035 &lt; flted_26_1033 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1461  &exist; flted_25_1462  &exist; nmin1_1463  &exist; nmin2_1464 (flted_25_1462 + 1 = flted_26_1033 &and; flted_25_1461 + 2 = flted_26_1033 &and;  &exist; min_1465 (nmin1_1035 = 1 + min_1465 &and; min_1465 = <b>min</b>(nmin1_1463,nmin2_1464)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1463 &and; nmin1_1463 &le; flted_25_1462 &and; 0 &le; nmin2_1464 &and; nmin2_1464 &le; flted_25_1461) &or;  &exist; flted_26_1456  &exist; flted_26_1457  &exist; nmin1_1458  &exist; nmin2_1459 (flted_26_1457 + 1 = flted_26_1033 &and; flted_26_1456 + 1 = flted_26_1033 &and;  &exist; min_1460 (nmin1_1035 = 1 + min_1460 &and; min_1460 = <b>min</b>(nmin1_1458,nmin2_1459)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1458 &and; nmin1_1458 &le; flted_26_1457 &and; 0 &le; nmin2_1459 &and; nmin2_1459 &le; flted_26_1456)))  &#8866;  nmin1_1035 = flted_26_1033
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1471 Int)) (exists ((flted_25_1472 Int)) (exists ((nmin1_1473 Int)) (exists ((nmin2_1474 Int)) (and (and (and (= (+ flted_25_1472 1) flted_26_1032) (= (+ flted_25_1471 2) flted_26_1032)) (exists ((min_1475 Int)) (and (= nmin2_1037 (+ 1 min_1475)) (or (and (= min_1475 nmin1_1473) (&lt; nmin1_1473 nmin2_1474)) (and (= min_1475 nmin2_1474) (&gt;= nmin1_1473 nmin2_1474)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1473) (&lt;= nmin1_1473 flted_25_1472)) (and (&lt;= 0 nmin2_1474) (&lt;= nmin2_1474 flted_25_1471)))))))))) (exists ((flted_26_1466 Int)) (exists ((flted_26_1467 Int)) (exists ((nmin1_1468 Int)) (exists ((nmin2_1469 Int)) (and (and (and (= (+ flted_26_1467 1) flted_26_1032) (= (+ flted_26_1466 1) flted_26_1032)) (exists ((min_1470 Int)) (and (= nmin2_1037 (+ 1 min_1470)) (or (and (= min_1470 nmin1_1468) (&lt; nmin1_1468 nmin2_1469)) (and (= min_1470 nmin2_1469) (&gt;= nmin1_1468 nmin2_1469)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1468) (&lt;= nmin1_1468 flted_26_1467)) (and (&lt;= 0 nmin2_1469) (&lt;= nmin2_1469 flted_26_1466)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_1476 Int)) (and (= nmin (+ 1 min_1476)) (or (and (= min_1476 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1476 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1461 Int)) (exists ((flted_25_1462 Int)) (exists ((nmin1_1463 Int)) (exists ((nmin2_1464 Int)) (and (and (and (= (+ flted_25_1462 1) flted_26_1033) (= (+ flted_25_1461 2) flted_26_1033)) (exists ((min_1465 Int)) (and (= nmin1_1035 (+ 1 min_1465)) (or (and (= min_1465 nmin1_1463) (&lt; nmin1_1463 nmin2_1464)) (and (= min_1465 nmin2_1464) (&gt;= nmin1_1463 nmin2_1464)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1463) (&lt;= nmin1_1463 flted_25_1462)) (and (&lt;= 0 nmin2_1464) (&lt;= nmin2_1464 flted_25_1461)))))))))) (exists ((flted_26_1456 Int)) (exists ((flted_26_1457 Int)) (exists ((nmin1_1458 Int)) (exists ((nmin2_1459 Int)) (and (and (and (= (+ flted_26_1457 1) flted_26_1033) (= (+ flted_26_1456 1) flted_26_1033)) (exists ((min_1460 Int)) (and (= nmin1_1035 (+ 1 min_1460)) (or (and (= min_1460 nmin1_1458) (&lt; nmin1_1458 nmin2_1459)) (and (= min_1460 nmin2_1459) (&gt;= nmin1_1458 nmin2_1459)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1458) (&lt;= nmin1_1458 flted_26_1457)) (and (&lt;= 0 nmin2_1459) (&lt;= nmin2_1459 flted_26_1456)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin1_1035 flted_26_1033)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1496  &exist; flted_25_1497  &exist; nmin1_1498  &exist; nmin2_1499 (flted_25_1497 + 1 = flted_26_1032 &and; flted_25_1496 + 2 = flted_26_1032 &and;  &exist; min_1500 (nmin2_1037 = 1 + min_1500 &and; min_1500 = <b>min</b>(nmin1_1498,nmin2_1499)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1498 &and; nmin1_1498 &le; flted_25_1497 &and; 0 &le; nmin2_1499 &and; nmin2_1499 &le; flted_25_1496) &or;  &exist; flted_26_1491  &exist; flted_26_1492  &exist; nmin1_1493  &exist; nmin2_1494 (flted_26_1492 + 1 = flted_26_1032 &and; flted_26_1491 + 1 = flted_26_1032 &and;  &exist; min_1495 (nmin2_1037 = 1 + min_1495 &and; min_1495 = <b>min</b>(nmin1_1493,nmin2_1494)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1493 &and; nmin1_1493 &le; flted_26_1492 &and; 0 &le; nmin2_1494 &and; nmin2_1494 &le; flted_26_1491)) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1501 (nmin = 1 + min_1501 &and; min_1501 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1486  &exist; flted_25_1487  &exist; nmin1_1488  &exist; nmin2_1489 (flted_25_1487 + 1 = flted_26_1033 &and; flted_25_1486 + 2 = flted_26_1033 &and;  &exist; min_1490 (nmin1_1035 = 1 + min_1490 &and; min_1490 = <b>min</b>(nmin1_1488,nmin2_1489)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1488 &and; nmin1_1488 &le; flted_25_1487 &and; 0 &le; nmin2_1489 &and; nmin2_1489 &le; flted_25_1486) &or;  &exist; flted_26_1481  &exist; flted_26_1482  &exist; nmin1_1483  &exist; nmin2_1484 (flted_26_1482 + 1 = flted_26_1033 &and; flted_26_1481 + 1 = flted_26_1033 &and;  &exist; min_1485 (nmin1_1035 = 1 + min_1485 &and; min_1485 = <b>min</b>(nmin1_1483,nmin2_1484)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1483 &and; nmin1_1483 &le; flted_26_1482 &and; 0 &le; nmin2_1484 &and; nmin2_1484 &le; flted_26_1481)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1496 Int)) (exists ((flted_25_1497 Int)) (exists ((nmin1_1498 Int)) (exists ((nmin2_1499 Int)) (and (and (and (= (+ flted_25_1497 1) flted_26_1032) (= (+ flted_25_1496 2) flted_26_1032)) (exists ((min_1500 Int)) (and (= nmin2_1037 (+ 1 min_1500)) (or (and (= min_1500 nmin1_1498) (&lt; nmin1_1498 nmin2_1499)) (and (= min_1500 nmin2_1499) (&gt;= nmin1_1498 nmin2_1499)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1498) (&lt;= nmin1_1498 flted_25_1497)) (and (&lt;= 0 nmin2_1499) (&lt;= nmin2_1499 flted_25_1496)))))))))) (exists ((flted_26_1491 Int)) (exists ((flted_26_1492 Int)) (exists ((nmin1_1493 Int)) (exists ((nmin2_1494 Int)) (and (and (and (= (+ flted_26_1492 1) flted_26_1032) (= (+ flted_26_1491 1) flted_26_1032)) (exists ((min_1495 Int)) (and (= nmin2_1037 (+ 1 min_1495)) (or (and (= min_1495 nmin1_1493) (&lt; nmin1_1493 nmin2_1494)) (and (= min_1495 nmin2_1494) (&gt;= nmin1_1493 nmin2_1494)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1493) (&lt;= nmin1_1493 flted_26_1492)) (and (&lt;= 0 nmin2_1494) (&lt;= nmin2_1494 flted_26_1491)))))))))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1501 Int)) (and (= nmin (+ 1 min_1501)) (or (and (= min_1501 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1501 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1486 Int)) (exists ((flted_25_1487 Int)) (exists ((nmin1_1488 Int)) (exists ((nmin2_1489 Int)) (and (and (and (= (+ flted_25_1487 1) flted_26_1033) (= (+ flted_25_1486 2) flted_26_1033)) (exists ((min_1490 Int)) (and (= nmin1_1035 (+ 1 min_1490)) (or (and (= min_1490 nmin1_1488) (&lt; nmin1_1488 nmin2_1489)) (and (= min_1490 nmin2_1489) (&gt;= nmin1_1488 nmin2_1489)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1488) (&lt;= nmin1_1488 flted_25_1487)) (and (&lt;= 0 nmin2_1489) (&lt;= nmin2_1489 flted_25_1486)))))))))) (exists ((flted_26_1481 Int)) (exists ((flted_26_1482 Int)) (exists ((nmin1_1483 Int)) (exists ((nmin2_1484 Int)) (and (and (and (= (+ flted_26_1482 1) flted_26_1033) (= (+ flted_26_1481 1) flted_26_1033)) (exists ((min_1485 Int)) (and (= nmin1_1035 (+ 1 min_1485)) (or (and (= min_1485 nmin1_1483) (&lt; nmin1_1483 nmin2_1484)) (and (= min_1485 nmin2_1484) (&gt;= nmin1_1483 nmin2_1484)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1483) (&lt;= nmin1_1483 flted_26_1482)) (and (&lt;= 0 nmin2_1484) (&lt;= nmin2_1484 flted_26_1481)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 119::min_height$node2(v_node2_95_777) at <a href="#L95">line 95</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1521  &exist; flted_25_1522  &exist; nmin1_1523  &exist; nmin2_1524 (flted_25_1522 + 1 = flted_25_1026 &and; flted_25_1521 + 2 = flted_25_1026 &and;  &exist; min_1525 (nmin1_1028 = 1 + min_1525 &and; min_1525 = <b>min</b>(nmin1_1523,nmin2_1524)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1523 &and; nmin1_1523 &le; flted_25_1522 &and; 0 &le; nmin2_1524 &and; nmin2_1524 &le; flted_25_1521) &or;  &exist; flted_26_1516  &exist; flted_26_1517  &exist; nmin1_1518  &exist; nmin2_1519 (flted_26_1517 + 1 = flted_25_1026 &and; flted_26_1516 + 1 = flted_25_1026 &and;  &exist; min_1520 (nmin1_1028 = 1 + min_1520 &and; min_1520 = <b>min</b>(nmin1_1518,nmin2_1519)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1518 &and; nmin1_1518 &le; flted_26_1517 &and; 0 &le; nmin2_1519 &and; nmin2_1519 &le; flted_26_1516)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1536 (nmin = 1 + min_1536 &and; min_1536 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1531  &exist; flted_25_1532  &exist; nmin1_1533  &exist; nmin2_1534 (flted_25_1532 + 1 = flted_25_1025 &and; flted_25_1531 + 2 = flted_25_1025 &and;  &exist; min_1535 (nmin2_1030 = 1 + min_1535 &and; min_1535 = <b>min</b>(nmin1_1533,nmin2_1534)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1533 &and; nmin1_1533 &le; flted_25_1532 &and; 0 &le; nmin2_1534 &and; nmin2_1534 &le; flted_25_1531) &or;  &exist; flted_26_1526  &exist; flted_26_1527  &exist; nmin1_1528  &exist; nmin2_1529 (flted_26_1527 + 1 = flted_25_1025 &and; flted_26_1526 + 1 = flted_25_1025 &and;  &exist; min_1530 (nmin2_1030 = 1 + min_1530 &and; min_1530 = <b>min</b>(nmin1_1528,nmin2_1529)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1528 &and; nmin1_1528 &le; flted_26_1527 &and; 0 &le; nmin2_1529 &and; nmin2_1529 &le; flted_26_1526)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1521 Int)) (exists ((flted_25_1522 Int)) (exists ((nmin1_1523 Int)) (exists ((nmin2_1524 Int)) (and (and (and (= (+ flted_25_1522 1) flted_25_1026) (= (+ flted_25_1521 2) flted_25_1026)) (exists ((min_1525 Int)) (and (= nmin1_1028 (+ 1 min_1525)) (or (and (= min_1525 nmin1_1523) (&lt; nmin1_1523 nmin2_1524)) (and (= min_1525 nmin2_1524) (&gt;= nmin1_1523 nmin2_1524)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1523) (&lt;= nmin1_1523 flted_25_1522)) (and (&lt;= 0 nmin2_1524) (&lt;= nmin2_1524 flted_25_1521)))))))))) (exists ((flted_26_1516 Int)) (exists ((flted_26_1517 Int)) (exists ((nmin1_1518 Int)) (exists ((nmin2_1519 Int)) (and (and (and (= (+ flted_26_1517 1) flted_25_1026) (= (+ flted_26_1516 1) flted_25_1026)) (exists ((min_1520 Int)) (and (= nmin1_1028 (+ 1 min_1520)) (or (and (= min_1520 nmin1_1518) (&lt; nmin1_1518 nmin2_1519)) (and (= min_1520 nmin2_1519) (&gt;= nmin1_1518 nmin2_1519)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1518) (&lt;= nmin1_1518 flted_26_1517)) (and (&lt;= 0 nmin2_1519) (&lt;= nmin2_1519 flted_26_1516)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1536 Int)) (and (= nmin (+ 1 min_1536)) (or (and (= min_1536 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1536 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1531 Int)) (exists ((flted_25_1532 Int)) (exists ((nmin1_1533 Int)) (exists ((nmin2_1534 Int)) (and (and (and (= (+ flted_25_1532 1) flted_25_1025) (= (+ flted_25_1531 2) flted_25_1025)) (exists ((min_1535 Int)) (and (= nmin2_1030 (+ 1 min_1535)) (or (and (= min_1535 nmin1_1533) (&lt; nmin1_1533 nmin2_1534)) (and (= min_1535 nmin2_1534) (&gt;= nmin1_1533 nmin2_1534)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1533) (&lt;= nmin1_1533 flted_25_1532)) (and (&lt;= 0 nmin2_1534) (&lt;= nmin2_1534 flted_25_1531)))))))))) (exists ((flted_26_1526 Int)) (exists ((flted_26_1527 Int)) (exists ((nmin1_1528 Int)) (exists ((nmin2_1529 Int)) (and (and (and (= (+ flted_26_1527 1) flted_25_1025) (= (+ flted_26_1526 1) flted_25_1025)) (exists ((min_1530 Int)) (and (= nmin2_1030 (+ 1 min_1530)) (or (and (= min_1530 nmin1_1528) (&lt; nmin1_1528 nmin2_1529)) (and (= min_1530 nmin2_1529) (&gt;= nmin1_1528 nmin2_1529)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1528) (&lt;= nmin1_1528 flted_26_1527)) (and (&lt;= 0 nmin2_1529) (&lt;= nmin2_1529 flted_26_1526)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1546  &exist; flted_25_1547  &exist; nmin1_1548  &exist; nmin2_1549 (flted_25_1547 + 1 = flted_25_1026 &and; flted_25_1546 + 2 = flted_25_1026 &and;  &exist; min_1550 (nmin1_1028 = 1 + min_1550 &and; min_1550 = <b>min</b>(nmin1_1548,nmin2_1549)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1548 &and; nmin1_1548 &le; flted_25_1547 &and; 0 &le; nmin2_1549 &and; nmin2_1549 &le; flted_25_1546) &or;  &exist; flted_26_1541  &exist; flted_26_1542  &exist; nmin1_1543  &exist; nmin2_1544 (flted_26_1542 + 1 = flted_25_1026 &and; flted_26_1541 + 1 = flted_25_1026 &and;  &exist; min_1545 (nmin1_1028 = 1 + min_1545 &and; min_1545 = <b>min</b>(nmin1_1543,nmin2_1544)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1543 &and; nmin1_1543 &le; flted_26_1542 &and; 0 &le; nmin2_1544 &and; nmin2_1544 &le; flted_26_1541)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1561 (nmin = 1 + min_1561 &and; min_1561 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1556  &exist; flted_25_1557  &exist; nmin1_1558  &exist; nmin2_1559 (flted_25_1557 + 1 = flted_25_1025 &and; flted_25_1556 + 2 = flted_25_1025 &and;  &exist; min_1560 (nmin2_1030 = 1 + min_1560 &and; min_1560 = <b>min</b>(nmin1_1558,nmin2_1559)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1558 &and; nmin1_1558 &le; flted_25_1557 &and; 0 &le; nmin2_1559 &and; nmin2_1559 &le; flted_25_1556) &or;  &exist; flted_26_1551  &exist; flted_26_1552  &exist; nmin1_1553  &exist; nmin2_1554 (flted_26_1552 + 1 = flted_25_1025 &and; flted_26_1551 + 1 = flted_25_1025 &and;  &exist; min_1555 (nmin2_1030 = 1 + min_1555 &and; min_1555 = <b>min</b>(nmin1_1553,nmin2_1554)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1553 &and; nmin1_1553 &le; flted_26_1552 &and; 0 &le; nmin2_1554 &and; nmin2_1554 &le; flted_26_1551)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1546 Int)) (exists ((flted_25_1547 Int)) (exists ((nmin1_1548 Int)) (exists ((nmin2_1549 Int)) (and (and (and (= (+ flted_25_1547 1) flted_25_1026) (= (+ flted_25_1546 2) flted_25_1026)) (exists ((min_1550 Int)) (and (= nmin1_1028 (+ 1 min_1550)) (or (and (= min_1550 nmin1_1548) (&lt; nmin1_1548 nmin2_1549)) (and (= min_1550 nmin2_1549) (&gt;= nmin1_1548 nmin2_1549)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1548) (&lt;= nmin1_1548 flted_25_1547)) (and (&lt;= 0 nmin2_1549) (&lt;= nmin2_1549 flted_25_1546)))))))))) (exists ((flted_26_1541 Int)) (exists ((flted_26_1542 Int)) (exists ((nmin1_1543 Int)) (exists ((nmin2_1544 Int)) (and (and (and (= (+ flted_26_1542 1) flted_25_1026) (= (+ flted_26_1541 1) flted_25_1026)) (exists ((min_1545 Int)) (and (= nmin1_1028 (+ 1 min_1545)) (or (and (= min_1545 nmin1_1543) (&lt; nmin1_1543 nmin2_1544)) (and (= min_1545 nmin2_1544) (&gt;= nmin1_1543 nmin2_1544)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1543) (&lt;= nmin1_1543 flted_26_1542)) (and (&lt;= 0 nmin2_1544) (&lt;= nmin2_1544 flted_26_1541)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1561 Int)) (and (= nmin (+ 1 min_1561)) (or (and (= min_1561 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1561 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1556 Int)) (exists ((flted_25_1557 Int)) (exists ((nmin1_1558 Int)) (exists ((nmin2_1559 Int)) (and (and (and (= (+ flted_25_1557 1) flted_25_1025) (= (+ flted_25_1556 2) flted_25_1025)) (exists ((min_1560 Int)) (and (= nmin2_1030 (+ 1 min_1560)) (or (and (= min_1560 nmin1_1558) (&lt; nmin1_1558 nmin2_1559)) (and (= min_1560 nmin2_1559) (&gt;= nmin1_1558 nmin2_1559)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1558) (&lt;= nmin1_1558 flted_25_1557)) (and (&lt;= 0 nmin2_1559) (&lt;= nmin2_1559 flted_25_1556)))))))))) (exists ((flted_26_1551 Int)) (exists ((flted_26_1552 Int)) (exists ((nmin1_1553 Int)) (exists ((nmin2_1554 Int)) (and (and (and (= (+ flted_26_1552 1) flted_25_1025) (= (+ flted_26_1551 1) flted_25_1025)) (exists ((min_1555 Int)) (and (= nmin2_1030 (+ 1 min_1555)) (or (and (= min_1555 nmin1_1553) (&lt; nmin1_1553 nmin2_1554)) (and (= min_1555 nmin2_1554) (&gt;= nmin1_1553 nmin2_1554)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1553) (&lt;= nmin1_1553 flted_26_1552)) (and (&lt;= 0 nmin2_1554) (&lt;= nmin2_1554 flted_26_1551)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1569  &exist; flted_25_1570  &exist; nmin1_1571  &exist; nmin2_1572 (flted_25_1570 + 1 = flted_26_1033 &and; flted_25_1569 + 2 = flted_26_1033 &and;  &exist; min_1573 (nmin1_1035 = 1 + min_1573 &and; min_1573 = <b>min</b>(nmin1_1571,nmin2_1572)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1571 &and; nmin1_1571 &le; flted_25_1570 &and; 0 &le; nmin2_1572 &and; nmin2_1572 &le; flted_25_1569) &or;  &exist; flted_26_1564  &exist; flted_26_1565  &exist; nmin1_1566  &exist; nmin2_1567 (flted_26_1565 + 1 = flted_26_1033 &and; flted_26_1564 + 1 = flted_26_1033 &and;  &exist; min_1568 (nmin1_1035 = 1 + min_1568 &and; min_1568 = <b>min</b>(nmin1_1566,nmin2_1567)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1566 &and; nmin1_1566 &le; flted_26_1565 &and; 0 &le; nmin2_1567 &and; nmin2_1567 &le; flted_26_1564)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1584 (nmin = 1 + min_1584 &and; min_1584 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1579  &exist; flted_25_1580  &exist; nmin1_1581  &exist; nmin2_1582 (flted_25_1580 + 1 = flted_26_1032 &and; flted_25_1579 + 2 = flted_26_1032 &and;  &exist; min_1583 (nmin2_1037 = 1 + min_1583 &and; min_1583 = <b>min</b>(nmin1_1581,nmin2_1582)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1581 &and; nmin1_1581 &le; flted_25_1580 &and; 0 &le; nmin2_1582 &and; nmin2_1582 &le; flted_25_1579) &or;  &exist; flted_26_1574  &exist; flted_26_1575  &exist; nmin1_1576  &exist; nmin2_1577 (flted_26_1575 + 1 = flted_26_1032 &and; flted_26_1574 + 1 = flted_26_1032 &and;  &exist; min_1578 (nmin2_1037 = 1 + min_1578 &and; min_1578 = <b>min</b>(nmin1_1576,nmin2_1577)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1576 &and; nmin1_1576 &le; flted_26_1575 &and; 0 &le; nmin2_1577 &and; nmin2_1577 &le; flted_26_1574)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1569 Int)) (exists ((flted_25_1570 Int)) (exists ((nmin1_1571 Int)) (exists ((nmin2_1572 Int)) (and (and (and (= (+ flted_25_1570 1) flted_26_1033) (= (+ flted_25_1569 2) flted_26_1033)) (exists ((min_1573 Int)) (and (= nmin1_1035 (+ 1 min_1573)) (or (and (= min_1573 nmin1_1571) (&lt; nmin1_1571 nmin2_1572)) (and (= min_1573 nmin2_1572) (&gt;= nmin1_1571 nmin2_1572)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1571) (&lt;= nmin1_1571 flted_25_1570)) (and (&lt;= 0 nmin2_1572) (&lt;= nmin2_1572 flted_25_1569)))))))))) (exists ((flted_26_1564 Int)) (exists ((flted_26_1565 Int)) (exists ((nmin1_1566 Int)) (exists ((nmin2_1567 Int)) (and (and (and (= (+ flted_26_1565 1) flted_26_1033) (= (+ flted_26_1564 1) flted_26_1033)) (exists ((min_1568 Int)) (and (= nmin1_1035 (+ 1 min_1568)) (or (and (= min_1568 nmin1_1566) (&lt; nmin1_1566 nmin2_1567)) (and (= min_1568 nmin2_1567) (&gt;= nmin1_1566 nmin2_1567)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1566) (&lt;= nmin1_1566 flted_26_1565)) (and (&lt;= 0 nmin2_1567) (&lt;= nmin2_1567 flted_26_1564)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1584 Int)) (and (= nmin (+ 1 min_1584)) (or (and (= min_1584 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1584 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1579 Int)) (exists ((flted_25_1580 Int)) (exists ((nmin1_1581 Int)) (exists ((nmin2_1582 Int)) (and (and (and (= (+ flted_25_1580 1) flted_26_1032) (= (+ flted_25_1579 2) flted_26_1032)) (exists ((min_1583 Int)) (and (= nmin2_1037 (+ 1 min_1583)) (or (and (= min_1583 nmin1_1581) (&lt; nmin1_1581 nmin2_1582)) (and (= min_1583 nmin2_1582) (&gt;= nmin1_1581 nmin2_1582)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1581) (&lt;= nmin1_1581 flted_25_1580)) (and (&lt;= 0 nmin2_1582) (&lt;= nmin2_1582 flted_25_1579)))))))))) (exists ((flted_26_1574 Int)) (exists ((flted_26_1575 Int)) (exists ((nmin1_1576 Int)) (exists ((nmin2_1577 Int)) (and (and (and (= (+ flted_26_1575 1) flted_26_1032) (= (+ flted_26_1574 1) flted_26_1032)) (exists ((min_1578 Int)) (and (= nmin2_1037 (+ 1 min_1578)) (or (and (= min_1578 nmin1_1576) (&lt; nmin1_1576 nmin2_1577)) (and (= min_1578 nmin2_1577) (&gt;= nmin1_1576 nmin2_1577)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1576) (&lt;= nmin1_1576 flted_26_1575)) (and (&lt;= 0 nmin2_1577) (&lt;= nmin2_1577 flted_26_1574)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1594  &exist; flted_25_1595  &exist; nmin1_1596  &exist; nmin2_1597 (flted_25_1595 + 1 = flted_26_1033 &and; flted_25_1594 + 2 = flted_26_1033 &and;  &exist; min_1598 (nmin1_1035 = 1 + min_1598 &and; min_1598 = <b>min</b>(nmin1_1596,nmin2_1597)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1596 &and; nmin1_1596 &le; flted_25_1595 &and; 0 &le; nmin2_1597 &and; nmin2_1597 &le; flted_25_1594) &or;  &exist; flted_26_1589  &exist; flted_26_1590  &exist; nmin1_1591  &exist; nmin2_1592 (flted_26_1590 + 1 = flted_26_1033 &and; flted_26_1589 + 1 = flted_26_1033 &and;  &exist; min_1593 (nmin1_1035 = 1 + min_1593 &and; min_1593 = <b>min</b>(nmin1_1591,nmin2_1592)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1591 &and; nmin1_1591 &le; flted_26_1590 &and; 0 &le; nmin2_1592 &and; nmin2_1592 &le; flted_26_1589)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1609 (nmin = 1 + min_1609 &and; min_1609 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1604  &exist; flted_25_1605  &exist; nmin1_1606  &exist; nmin2_1607 (flted_25_1605 + 1 = flted_26_1032 &and; flted_25_1604 + 2 = flted_26_1032 &and;  &exist; min_1608 (nmin2_1037 = 1 + min_1608 &and; min_1608 = <b>min</b>(nmin1_1606,nmin2_1607)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1606 &and; nmin1_1606 &le; flted_25_1605 &and; 0 &le; nmin2_1607 &and; nmin2_1607 &le; flted_25_1604) &or;  &exist; flted_26_1599  &exist; flted_26_1600  &exist; nmin1_1601  &exist; nmin2_1602 (flted_26_1600 + 1 = flted_26_1032 &and; flted_26_1599 + 1 = flted_26_1032 &and;  &exist; min_1603 (nmin2_1037 = 1 + min_1603 &and; min_1603 = <b>min</b>(nmin1_1601,nmin2_1602)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1601 &and; nmin1_1601 &le; flted_26_1600 &and; 0 &le; nmin2_1602 &and; nmin2_1602 &le; flted_26_1599)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1594 Int)) (exists ((flted_25_1595 Int)) (exists ((nmin1_1596 Int)) (exists ((nmin2_1597 Int)) (and (and (and (= (+ flted_25_1595 1) flted_26_1033) (= (+ flted_25_1594 2) flted_26_1033)) (exists ((min_1598 Int)) (and (= nmin1_1035 (+ 1 min_1598)) (or (and (= min_1598 nmin1_1596) (&lt; nmin1_1596 nmin2_1597)) (and (= min_1598 nmin2_1597) (&gt;= nmin1_1596 nmin2_1597)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1596) (&lt;= nmin1_1596 flted_25_1595)) (and (&lt;= 0 nmin2_1597) (&lt;= nmin2_1597 flted_25_1594)))))))))) (exists ((flted_26_1589 Int)) (exists ((flted_26_1590 Int)) (exists ((nmin1_1591 Int)) (exists ((nmin2_1592 Int)) (and (and (and (= (+ flted_26_1590 1) flted_26_1033) (= (+ flted_26_1589 1) flted_26_1033)) (exists ((min_1593 Int)) (and (= nmin1_1035 (+ 1 min_1593)) (or (and (= min_1593 nmin1_1591) (&lt; nmin1_1591 nmin2_1592)) (and (= min_1593 nmin2_1592) (&gt;= nmin1_1591 nmin2_1592)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1591) (&lt;= nmin1_1591 flted_26_1590)) (and (&lt;= 0 nmin2_1592) (&lt;= nmin2_1592 flted_26_1589)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1609 Int)) (and (= nmin (+ 1 min_1609)) (or (and (= min_1609 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1609 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1604 Int)) (exists ((flted_25_1605 Int)) (exists ((nmin1_1606 Int)) (exists ((nmin2_1607 Int)) (and (and (and (= (+ flted_25_1605 1) flted_26_1032) (= (+ flted_25_1604 2) flted_26_1032)) (exists ((min_1608 Int)) (and (= nmin2_1037 (+ 1 min_1608)) (or (and (= min_1608 nmin1_1606) (&lt; nmin1_1606 nmin2_1607)) (and (= min_1608 nmin2_1607) (&gt;= nmin1_1606 nmin2_1607)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1606) (&lt;= nmin1_1606 flted_25_1605)) (and (&lt;= 0 nmin2_1607) (&lt;= nmin2_1607 flted_25_1604)))))))))) (exists ((flted_26_1599 Int)) (exists ((flted_26_1600 Int)) (exists ((nmin1_1601 Int)) (exists ((nmin2_1602 Int)) (and (and (and (= (+ flted_26_1600 1) flted_26_1032) (= (+ flted_26_1599 1) flted_26_1032)) (exists ((min_1603 Int)) (and (= nmin2_1037 (+ 1 min_1603)) (or (and (= min_1603 nmin1_1601) (&lt; nmin1_1601 nmin2_1602)) (and (= min_1603 nmin2_1602) (&gt;= nmin1_1601 nmin2_1602)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1601) (&lt;= nmin1_1601 flted_26_1600)) (and (&lt;= 0 nmin2_1602) (&lt;= nmin2_1602 flted_26_1599)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 117::height$node2(v_node2_95_781) at <a href="#L95">line 95</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1636  &exist; flted_25_1637  &exist; nmin1_1638  &exist; nmin2_1639 (flted_25_1637 + 1 = flted_25_1026 &and; flted_25_1636 + 2 = flted_25_1026 &and;  &exist; min_1640 (nmin1_1028 = 1 + min_1640 &and; min_1640 = <b>min</b>(nmin1_1638,nmin2_1639)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1638 &and; nmin1_1638 &le; flted_25_1637 &and; 0 &le; nmin2_1639 &and; nmin2_1639 &le; flted_25_1636) &or;  &exist; flted_26_1631  &exist; flted_26_1632  &exist; nmin1_1633  &exist; nmin2_1634 (flted_26_1632 + 1 = flted_25_1026 &and; flted_26_1631 + 1 = flted_25_1026 &and;  &exist; min_1635 (nmin1_1028 = 1 + min_1635 &and; min_1635 = <b>min</b>(nmin1_1633,nmin2_1634)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1633 &and; nmin1_1633 &le; flted_26_1632 &and; 0 &le; nmin2_1634 &and; nmin2_1634 &le; flted_26_1631)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1641 (nmin = 1 + min_1641 &and; min_1641 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1626  &exist; flted_25_1627  &exist; nmin1_1628  &exist; nmin2_1629 (flted_25_1627 + 1 = flted_25_1025 &and; flted_25_1626 + 2 = flted_25_1025 &and;  &exist; min_1630 (nmin2_1030 = 1 + min_1630 &and; min_1630 = <b>min</b>(nmin1_1628,nmin2_1629)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1628 &and; nmin1_1628 &le; flted_25_1627 &and; 0 &le; nmin2_1629 &and; nmin2_1629 &le; flted_25_1626) &or;  &exist; flted_26_1621  &exist; flted_26_1622  &exist; nmin1_1623  &exist; nmin2_1624 (flted_26_1622 + 1 = flted_25_1025 &and; flted_26_1621 + 1 = flted_25_1025 &and;  &exist; min_1625 (nmin2_1030 = 1 + min_1625 &and; min_1625 = <b>min</b>(nmin1_1623,nmin2_1624)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1623 &and; nmin1_1623 &le; flted_26_1622 &and; 0 &le; nmin2_1624 &and; nmin2_1624 &le; flted_26_1621)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1636 Int)) (exists ((flted_25_1637 Int)) (exists ((nmin1_1638 Int)) (exists ((nmin2_1639 Int)) (and (and (and (= (+ flted_25_1637 1) flted_25_1026) (= (+ flted_25_1636 2) flted_25_1026)) (exists ((min_1640 Int)) (and (= nmin1_1028 (+ 1 min_1640)) (or (and (= min_1640 nmin1_1638) (&lt; nmin1_1638 nmin2_1639)) (and (= min_1640 nmin2_1639) (&gt;= nmin1_1638 nmin2_1639)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1638) (&lt;= nmin1_1638 flted_25_1637)) (and (&lt;= 0 nmin2_1639) (&lt;= nmin2_1639 flted_25_1636)))))))))) (exists ((flted_26_1631 Int)) (exists ((flted_26_1632 Int)) (exists ((nmin1_1633 Int)) (exists ((nmin2_1634 Int)) (and (and (and (= (+ flted_26_1632 1) flted_25_1026) (= (+ flted_26_1631 1) flted_25_1026)) (exists ((min_1635 Int)) (and (= nmin1_1028 (+ 1 min_1635)) (or (and (= min_1635 nmin1_1633) (&lt; nmin1_1633 nmin2_1634)) (and (= min_1635 nmin2_1634) (&gt;= nmin1_1633 nmin2_1634)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1633) (&lt;= nmin1_1633 flted_26_1632)) (and (&lt;= 0 nmin2_1634) (&lt;= nmin2_1634 flted_26_1631)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1641 Int)) (and (= nmin (+ 1 min_1641)) (or (and (= min_1641 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1641 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1626 Int)) (exists ((flted_25_1627 Int)) (exists ((nmin1_1628 Int)) (exists ((nmin2_1629 Int)) (and (and (and (= (+ flted_25_1627 1) flted_25_1025) (= (+ flted_25_1626 2) flted_25_1025)) (exists ((min_1630 Int)) (and (= nmin2_1030 (+ 1 min_1630)) (or (and (= min_1630 nmin1_1628) (&lt; nmin1_1628 nmin2_1629)) (and (= min_1630 nmin2_1629) (&gt;= nmin1_1628 nmin2_1629)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1628) (&lt;= nmin1_1628 flted_25_1627)) (and (&lt;= 0 nmin2_1629) (&lt;= nmin2_1629 flted_25_1626)))))))))) (exists ((flted_26_1621 Int)) (exists ((flted_26_1622 Int)) (exists ((nmin1_1623 Int)) (exists ((nmin2_1624 Int)) (and (and (and (= (+ flted_26_1622 1) flted_25_1025) (= (+ flted_26_1621 1) flted_25_1025)) (exists ((min_1625 Int)) (and (= nmin2_1030 (+ 1 min_1625)) (or (and (= min_1625 nmin1_1623) (&lt; nmin1_1623 nmin2_1624)) (and (= min_1625 nmin2_1624) (&gt;= nmin1_1623 nmin2_1624)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1623) (&lt;= nmin1_1623 flted_26_1622)) (and (&lt;= 0 nmin2_1624) (&lt;= nmin2_1624 flted_26_1621)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1661  &exist; flted_25_1662  &exist; nmin1_1663  &exist; nmin2_1664 (flted_25_1662 + 1 = flted_25_1026 &and; flted_25_1661 + 2 = flted_25_1026 &and;  &exist; min_1665 (nmin1_1028 = 1 + min_1665 &and; min_1665 = <b>min</b>(nmin1_1663,nmin2_1664)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1663 &and; nmin1_1663 &le; flted_25_1662 &and; 0 &le; nmin2_1664 &and; nmin2_1664 &le; flted_25_1661) &or;  &exist; flted_26_1656  &exist; flted_26_1657  &exist; nmin1_1658  &exist; nmin2_1659 (flted_26_1657 + 1 = flted_25_1026 &and; flted_26_1656 + 1 = flted_25_1026 &and;  &exist; min_1660 (nmin1_1028 = 1 + min_1660 &and; min_1660 = <b>min</b>(nmin1_1658,nmin2_1659)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1658 &and; nmin1_1658 &le; flted_26_1657 &and; 0 &le; nmin2_1659 &and; nmin2_1659 &le; flted_26_1656)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1666 (nmin = 1 + min_1666 &and; min_1666 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1651  &exist; flted_25_1652  &exist; nmin1_1653  &exist; nmin2_1654 (flted_25_1652 + 1 = flted_25_1025 &and; flted_25_1651 + 2 = flted_25_1025 &and;  &exist; min_1655 (nmin2_1030 = 1 + min_1655 &and; min_1655 = <b>min</b>(nmin1_1653,nmin2_1654)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1653 &and; nmin1_1653 &le; flted_25_1652 &and; 0 &le; nmin2_1654 &and; nmin2_1654 &le; flted_25_1651) &or;  &exist; flted_26_1646  &exist; flted_26_1647  &exist; nmin1_1648  &exist; nmin2_1649 (flted_26_1647 + 1 = flted_25_1025 &and; flted_26_1646 + 1 = flted_25_1025 &and;  &exist; min_1650 (nmin2_1030 = 1 + min_1650 &and; min_1650 = <b>min</b>(nmin1_1648,nmin2_1649)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1648 &and; nmin1_1648 &le; flted_26_1647 &and; 0 &le; nmin2_1649 &and; nmin2_1649 &le; flted_26_1646)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1661 Int)) (exists ((flted_25_1662 Int)) (exists ((nmin1_1663 Int)) (exists ((nmin2_1664 Int)) (and (and (and (= (+ flted_25_1662 1) flted_25_1026) (= (+ flted_25_1661 2) flted_25_1026)) (exists ((min_1665 Int)) (and (= nmin1_1028 (+ 1 min_1665)) (or (and (= min_1665 nmin1_1663) (&lt; nmin1_1663 nmin2_1664)) (and (= min_1665 nmin2_1664) (&gt;= nmin1_1663 nmin2_1664)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1663) (&lt;= nmin1_1663 flted_25_1662)) (and (&lt;= 0 nmin2_1664) (&lt;= nmin2_1664 flted_25_1661)))))))))) (exists ((flted_26_1656 Int)) (exists ((flted_26_1657 Int)) (exists ((nmin1_1658 Int)) (exists ((nmin2_1659 Int)) (and (and (and (= (+ flted_26_1657 1) flted_25_1026) (= (+ flted_26_1656 1) flted_25_1026)) (exists ((min_1660 Int)) (and (= nmin1_1028 (+ 1 min_1660)) (or (and (= min_1660 nmin1_1658) (&lt; nmin1_1658 nmin2_1659)) (and (= min_1660 nmin2_1659) (&gt;= nmin1_1658 nmin2_1659)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1658) (&lt;= nmin1_1658 flted_26_1657)) (and (&lt;= 0 nmin2_1659) (&lt;= nmin2_1659 flted_26_1656)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1666 Int)) (and (= nmin (+ 1 min_1666)) (or (and (= min_1666 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1666 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1651 Int)) (exists ((flted_25_1652 Int)) (exists ((nmin1_1653 Int)) (exists ((nmin2_1654 Int)) (and (and (and (= (+ flted_25_1652 1) flted_25_1025) (= (+ flted_25_1651 2) flted_25_1025)) (exists ((min_1655 Int)) (and (= nmin2_1030 (+ 1 min_1655)) (or (and (= min_1655 nmin1_1653) (&lt; nmin1_1653 nmin2_1654)) (and (= min_1655 nmin2_1654) (&gt;= nmin1_1653 nmin2_1654)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1653) (&lt;= nmin1_1653 flted_25_1652)) (and (&lt;= 0 nmin2_1654) (&lt;= nmin2_1654 flted_25_1651)))))))))) (exists ((flted_26_1646 Int)) (exists ((flted_26_1647 Int)) (exists ((nmin1_1648 Int)) (exists ((nmin2_1649 Int)) (and (and (and (= (+ flted_26_1647 1) flted_25_1025) (= (+ flted_26_1646 1) flted_25_1025)) (exists ((min_1650 Int)) (and (= nmin2_1030 (+ 1 min_1650)) (or (and (= min_1650 nmin1_1648) (&lt; nmin1_1648 nmin2_1649)) (and (= min_1650 nmin2_1649) (&gt;= nmin1_1648 nmin2_1649)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1648) (&lt;= nmin1_1648 flted_26_1647)) (and (&lt;= 0 nmin2_1649) (&lt;= nmin2_1649 flted_26_1646)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1684  &exist; flted_25_1685  &exist; nmin1_1686  &exist; nmin2_1687 (flted_25_1685 + 1 = flted_26_1033 &and; flted_25_1684 + 2 = flted_26_1033 &and;  &exist; min_1688 (nmin1_1035 = 1 + min_1688 &and; min_1688 = <b>min</b>(nmin1_1686,nmin2_1687)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1686 &and; nmin1_1686 &le; flted_25_1685 &and; 0 &le; nmin2_1687 &and; nmin2_1687 &le; flted_25_1684) &or;  &exist; flted_26_1679  &exist; flted_26_1680  &exist; nmin1_1681  &exist; nmin2_1682 (flted_26_1680 + 1 = flted_26_1033 &and; flted_26_1679 + 1 = flted_26_1033 &and;  &exist; min_1683 (nmin1_1035 = 1 + min_1683 &and; min_1683 = <b>min</b>(nmin1_1681,nmin2_1682)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1681 &and; nmin1_1681 &le; flted_26_1680 &and; 0 &le; nmin2_1682 &and; nmin2_1682 &le; flted_26_1679)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1689 (nmin = 1 + min_1689 &and; min_1689 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1674  &exist; flted_25_1675  &exist; nmin1_1676  &exist; nmin2_1677 (flted_25_1675 + 1 = flted_26_1032 &and; flted_25_1674 + 2 = flted_26_1032 &and;  &exist; min_1678 (nmin2_1037 = 1 + min_1678 &and; min_1678 = <b>min</b>(nmin1_1676,nmin2_1677)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1676 &and; nmin1_1676 &le; flted_25_1675 &and; 0 &le; nmin2_1677 &and; nmin2_1677 &le; flted_25_1674) &or;  &exist; flted_26_1669  &exist; flted_26_1670  &exist; nmin1_1671  &exist; nmin2_1672 (flted_26_1670 + 1 = flted_26_1032 &and; flted_26_1669 + 1 = flted_26_1032 &and;  &exist; min_1673 (nmin2_1037 = 1 + min_1673 &and; min_1673 = <b>min</b>(nmin1_1671,nmin2_1672)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1671 &and; nmin1_1671 &le; flted_26_1670 &and; 0 &le; nmin2_1672 &and; nmin2_1672 &le; flted_26_1669)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1684 Int)) (exists ((flted_25_1685 Int)) (exists ((nmin1_1686 Int)) (exists ((nmin2_1687 Int)) (and (and (and (= (+ flted_25_1685 1) flted_26_1033) (= (+ flted_25_1684 2) flted_26_1033)) (exists ((min_1688 Int)) (and (= nmin1_1035 (+ 1 min_1688)) (or (and (= min_1688 nmin1_1686) (&lt; nmin1_1686 nmin2_1687)) (and (= min_1688 nmin2_1687) (&gt;= nmin1_1686 nmin2_1687)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1686) (&lt;= nmin1_1686 flted_25_1685)) (and (&lt;= 0 nmin2_1687) (&lt;= nmin2_1687 flted_25_1684)))))))))) (exists ((flted_26_1679 Int)) (exists ((flted_26_1680 Int)) (exists ((nmin1_1681 Int)) (exists ((nmin2_1682 Int)) (and (and (and (= (+ flted_26_1680 1) flted_26_1033) (= (+ flted_26_1679 1) flted_26_1033)) (exists ((min_1683 Int)) (and (= nmin1_1035 (+ 1 min_1683)) (or (and (= min_1683 nmin1_1681) (&lt; nmin1_1681 nmin2_1682)) (and (= min_1683 nmin2_1682) (&gt;= nmin1_1681 nmin2_1682)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1681) (&lt;= nmin1_1681 flted_26_1680)) (and (&lt;= 0 nmin2_1682) (&lt;= nmin2_1682 flted_26_1679)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1689 Int)) (and (= nmin (+ 1 min_1689)) (or (and (= min_1689 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1689 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1674 Int)) (exists ((flted_25_1675 Int)) (exists ((nmin1_1676 Int)) (exists ((nmin2_1677 Int)) (and (and (and (= (+ flted_25_1675 1) flted_26_1032) (= (+ flted_25_1674 2) flted_26_1032)) (exists ((min_1678 Int)) (and (= nmin2_1037 (+ 1 min_1678)) (or (and (= min_1678 nmin1_1676) (&lt; nmin1_1676 nmin2_1677)) (and (= min_1678 nmin2_1677) (&gt;= nmin1_1676 nmin2_1677)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1676) (&lt;= nmin1_1676 flted_25_1675)) (and (&lt;= 0 nmin2_1677) (&lt;= nmin2_1677 flted_25_1674)))))))))) (exists ((flted_26_1669 Int)) (exists ((flted_26_1670 Int)) (exists ((nmin1_1671 Int)) (exists ((nmin2_1672 Int)) (and (and (and (= (+ flted_26_1670 1) flted_26_1032) (= (+ flted_26_1669 1) flted_26_1032)) (exists ((min_1673 Int)) (and (= nmin2_1037 (+ 1 min_1673)) (or (and (= min_1673 nmin1_1671) (&lt; nmin1_1671 nmin2_1672)) (and (= min_1673 nmin2_1672) (&gt;= nmin1_1671 nmin2_1672)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1671) (&lt;= nmin1_1671 flted_26_1670)) (and (&lt;= 0 nmin2_1672) (&lt;= nmin2_1672 flted_26_1669)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1709  &exist; flted_25_1710  &exist; nmin1_1711  &exist; nmin2_1712 (flted_25_1710 + 1 = flted_26_1033 &and; flted_25_1709 + 2 = flted_26_1033 &and;  &exist; min_1713 (nmin1_1035 = 1 + min_1713 &and; min_1713 = <b>min</b>(nmin1_1711,nmin2_1712)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1711 &and; nmin1_1711 &le; flted_25_1710 &and; 0 &le; nmin2_1712 &and; nmin2_1712 &le; flted_25_1709) &or;  &exist; flted_26_1704  &exist; flted_26_1705  &exist; nmin1_1706  &exist; nmin2_1707 (flted_26_1705 + 1 = flted_26_1033 &and; flted_26_1704 + 1 = flted_26_1033 &and;  &exist; min_1708 (nmin1_1035 = 1 + min_1708 &and; min_1708 = <b>min</b>(nmin1_1706,nmin2_1707)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1706 &and; nmin1_1706 &le; flted_26_1705 &and; 0 &le; nmin2_1707 &and; nmin2_1707 &le; flted_26_1704)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1714 (nmin = 1 + min_1714 &and; min_1714 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1699  &exist; flted_25_1700  &exist; nmin1_1701  &exist; nmin2_1702 (flted_25_1700 + 1 = flted_26_1032 &and; flted_25_1699 + 2 = flted_26_1032 &and;  &exist; min_1703 (nmin2_1037 = 1 + min_1703 &and; min_1703 = <b>min</b>(nmin1_1701,nmin2_1702)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1701 &and; nmin1_1701 &le; flted_25_1700 &and; 0 &le; nmin2_1702 &and; nmin2_1702 &le; flted_25_1699) &or;  &exist; flted_26_1694  &exist; flted_26_1695  &exist; nmin1_1696  &exist; nmin2_1697 (flted_26_1695 + 1 = flted_26_1032 &and; flted_26_1694 + 1 = flted_26_1032 &and;  &exist; min_1698 (nmin2_1037 = 1 + min_1698 &and; min_1698 = <b>min</b>(nmin1_1696,nmin2_1697)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1696 &and; nmin1_1696 &le; flted_26_1695 &and; 0 &le; nmin2_1697 &and; nmin2_1697 &le; flted_26_1694)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1709 Int)) (exists ((flted_25_1710 Int)) (exists ((nmin1_1711 Int)) (exists ((nmin2_1712 Int)) (and (and (and (= (+ flted_25_1710 1) flted_26_1033) (= (+ flted_25_1709 2) flted_26_1033)) (exists ((min_1713 Int)) (and (= nmin1_1035 (+ 1 min_1713)) (or (and (= min_1713 nmin1_1711) (&lt; nmin1_1711 nmin2_1712)) (and (= min_1713 nmin2_1712) (&gt;= nmin1_1711 nmin2_1712)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1711) (&lt;= nmin1_1711 flted_25_1710)) (and (&lt;= 0 nmin2_1712) (&lt;= nmin2_1712 flted_25_1709)))))))))) (exists ((flted_26_1704 Int)) (exists ((flted_26_1705 Int)) (exists ((nmin1_1706 Int)) (exists ((nmin2_1707 Int)) (and (and (and (= (+ flted_26_1705 1) flted_26_1033) (= (+ flted_26_1704 1) flted_26_1033)) (exists ((min_1708 Int)) (and (= nmin1_1035 (+ 1 min_1708)) (or (and (= min_1708 nmin1_1706) (&lt; nmin1_1706 nmin2_1707)) (and (= min_1708 nmin2_1707) (&gt;= nmin1_1706 nmin2_1707)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1706) (&lt;= nmin1_1706 flted_26_1705)) (and (&lt;= 0 nmin2_1707) (&lt;= nmin2_1707 flted_26_1704)))))))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1714 Int)) (and (= nmin (+ 1 min_1714)) (or (and (= min_1714 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1714 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1699 Int)) (exists ((flted_25_1700 Int)) (exists ((nmin1_1701 Int)) (exists ((nmin2_1702 Int)) (and (and (and (= (+ flted_25_1700 1) flted_26_1032) (= (+ flted_25_1699 2) flted_26_1032)) (exists ((min_1703 Int)) (and (= nmin2_1037 (+ 1 min_1703)) (or (and (= min_1703 nmin1_1701) (&lt; nmin1_1701 nmin2_1702)) (and (= min_1703 nmin2_1702) (&gt;= nmin1_1701 nmin2_1702)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1701) (&lt;= nmin1_1701 flted_25_1700)) (and (&lt;= 0 nmin2_1702) (&lt;= nmin2_1702 flted_25_1699)))))))))) (exists ((flted_26_1694 Int)) (exists ((flted_26_1695 Int)) (exists ((nmin1_1696 Int)) (exists ((nmin2_1697 Int)) (and (and (and (= (+ flted_26_1695 1) flted_26_1032) (= (+ flted_26_1694 1) flted_26_1032)) (exists ((min_1698 Int)) (and (= nmin2_1037 (+ 1 min_1698)) (or (and (= min_1698 nmin1_1696) (&lt; nmin1_1696 nmin2_1697)) (and (= min_1698 nmin2_1697) (&gt;= nmin1_1696 nmin2_1697)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1696) (&lt;= nmin1_1696 flted_26_1695)) (and (&lt;= 0 nmin2_1697) (&lt;= nmin2_1697 flted_26_1694)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 112::insert$node2~int(aux_71,v) rec at <a href="#L97">line 97</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1752  &exist; flted_25_1753  &exist; nmin1_1754  &exist; nmin2_1755 (flted_25_1753 + 1 = flted_25_1026 &and; flted_25_1752 + 2 = flted_25_1026 &and;  &exist; min_1756 (nmin1_1028 = 1 + min_1756 &and; min_1756 = <b>min</b>(nmin1_1754,nmin2_1755)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1754 &and; nmin1_1754 &le; flted_25_1753 &and; 0 &le; nmin2_1755 &and; nmin2_1755 &le; flted_25_1752) &or;  &exist; flted_26_1747  &exist; flted_26_1748  &exist; nmin1_1749  &exist; nmin2_1750 (flted_26_1748 + 1 = flted_25_1026 &and; flted_26_1747 + 1 = flted_25_1026 &and;  &exist; min_1751 (nmin1_1028 = 1 + min_1751 &and; min_1751 = <b>min</b>(nmin1_1749,nmin2_1750)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1749 &and; nmin1_1749 &le; flted_26_1748 &and; 0 &le; nmin2_1750 &and; nmin2_1750 &le; flted_26_1747)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1757 (nmin = 1 + min_1757 &and; min_1757 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; nmin2_1030 &lt; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1742  &exist; flted_25_1743  &exist; nmin1_1744  &exist; nmin2_1745 (flted_25_1743 + 1 = flted_25_1025 &and; flted_25_1742 + 2 = flted_25_1025 &and;  &exist; min_1746 (nmin2_1030 = 1 + min_1746 &and; min_1746 = <b>min</b>(nmin1_1744,nmin2_1745)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1744 &and; nmin1_1744 &le; flted_25_1743 &and; 0 &le; nmin2_1745 &and; nmin2_1745 &le; flted_25_1742) &or;  &exist; flted_26_1737  &exist; flted_26_1738  &exist; nmin1_1739  &exist; nmin2_1740 (flted_26_1738 + 1 = flted_25_1025 &and; flted_26_1737 + 1 = flted_25_1025 &and;  &exist; min_1741 (nmin2_1030 = 1 + min_1741 &and; min_1741 = <b>min</b>(nmin1_1739,nmin2_1740)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1739 &and; nmin1_1739 &le; flted_26_1738 &and; 0 &le; nmin2_1740 &and; nmin2_1740 &le; flted_26_1737)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1752 Int)) (exists ((flted_25_1753 Int)) (exists ((nmin1_1754 Int)) (exists ((nmin2_1755 Int)) (and (and (and (= (+ flted_25_1753 1) flted_25_1026) (= (+ flted_25_1752 2) flted_25_1026)) (exists ((min_1756 Int)) (and (= nmin1_1028 (+ 1 min_1756)) (or (and (= min_1756 nmin1_1754) (&lt; nmin1_1754 nmin2_1755)) (and (= min_1756 nmin2_1755) (&gt;= nmin1_1754 nmin2_1755)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1754) (&lt;= nmin1_1754 flted_25_1753)) (and (&lt;= 0 nmin2_1755) (&lt;= nmin2_1755 flted_25_1752)))))))))) (exists ((flted_26_1747 Int)) (exists ((flted_26_1748 Int)) (exists ((nmin1_1749 Int)) (exists ((nmin2_1750 Int)) (and (and (and (= (+ flted_26_1748 1) flted_25_1026) (= (+ flted_26_1747 1) flted_25_1026)) (exists ((min_1751 Int)) (and (= nmin1_1028 (+ 1 min_1751)) (or (and (= min_1751 nmin1_1749) (&lt; nmin1_1749 nmin2_1750)) (and (= min_1751 nmin2_1750) (&gt;= nmin1_1749 nmin2_1750)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1749) (&lt;= nmin1_1749 flted_26_1748)) (and (&lt;= 0 nmin2_1750) (&lt;= nmin2_1750 flted_26_1747)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1757 Int)) (and (= nmin (+ 1 min_1757)) (or (and (= min_1757 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1757 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1742 Int)) (exists ((flted_25_1743 Int)) (exists ((nmin1_1744 Int)) (exists ((nmin2_1745 Int)) (and (and (and (= (+ flted_25_1743 1) flted_25_1025) (= (+ flted_25_1742 2) flted_25_1025)) (exists ((min_1746 Int)) (and (= nmin2_1030 (+ 1 min_1746)) (or (and (= min_1746 nmin1_1744) (&lt; nmin1_1744 nmin2_1745)) (and (= min_1746 nmin2_1745) (&gt;= nmin1_1744 nmin2_1745)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1744) (&lt;= nmin1_1744 flted_25_1743)) (and (&lt;= 0 nmin2_1745) (&lt;= nmin2_1745 flted_25_1742)))))))))) (exists ((flted_26_1737 Int)) (exists ((flted_26_1738 Int)) (exists ((nmin1_1739 Int)) (exists ((nmin2_1740 Int)) (and (and (and (= (+ flted_26_1738 1) flted_25_1025) (= (+ flted_26_1737 1) flted_25_1025)) (exists ((min_1741 Int)) (and (= nmin2_1030 (+ 1 min_1741)) (or (and (= min_1741 nmin1_1739) (&lt; nmin1_1739 nmin2_1740)) (and (= min_1741 nmin2_1740) (&gt;= nmin1_1739 nmin2_1740)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1739) (&lt;= nmin1_1739 flted_26_1738)) (and (&lt;= 0 nmin2_1740) (&lt;= nmin2_1740 flted_26_1737)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1758 (nmin = 1 + min_1758 &and; min_1758 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin2_1030 &lt; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025)  &#8866;  nmin2_1030 &lt; flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1758 Int)) (and (= nmin (+ 1 min_1758)) (or (and (= min_1758 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1758 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1778  &exist; flted_25_1779  &exist; nmin1_1780  &exist; nmin2_1781 (flted_25_1779 + 1 = flted_25_1026 &and; flted_25_1778 + 2 = flted_25_1026 &and;  &exist; min_1782 (nmin1_1028 = 1 + min_1782 &and; min_1782 = <b>min</b>(nmin1_1780,nmin2_1781)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1780 &and; nmin1_1780 &le; flted_25_1779 &and; 0 &le; nmin2_1781 &and; nmin2_1781 &le; flted_25_1778) &or;  &exist; flted_26_1773  &exist; flted_26_1774  &exist; nmin1_1775  &exist; nmin2_1776 (flted_26_1774 + 1 = flted_25_1026 &and; flted_26_1773 + 1 = flted_25_1026 &and;  &exist; min_1777 (nmin1_1028 = 1 + min_1777 &and; min_1777 = <b>min</b>(nmin1_1775,nmin2_1776)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1775 &and; nmin1_1775 &le; flted_26_1774 &and; 0 &le; nmin2_1776 &and; nmin2_1776 &le; flted_26_1773)) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1783 (nmin = 1 + min_1783 &and; min_1783 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1768  &exist; flted_25_1769  &exist; nmin1_1770  &exist; nmin2_1771 (flted_25_1769 + 1 = flted_25_1025 &and; flted_25_1768 + 2 = flted_25_1025 &and;  &exist; min_1772 (nmin2_1030 = 1 + min_1772 &and; min_1772 = <b>min</b>(nmin1_1770,nmin2_1771)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1770 &and; nmin1_1770 &le; flted_25_1769 &and; 0 &le; nmin2_1771 &and; nmin2_1771 &le; flted_25_1768) &or;  &exist; flted_26_1763  &exist; flted_26_1764  &exist; nmin1_1765  &exist; nmin2_1766 (flted_26_1764 + 1 = flted_25_1025 &and; flted_26_1763 + 1 = flted_25_1025 &and;  &exist; min_1767 (nmin2_1030 = 1 + min_1767 &and; min_1767 = <b>min</b>(nmin1_1765,nmin2_1766)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1765 &and; nmin1_1765 &le; flted_26_1764 &and; 0 &le; nmin2_1766 &and; nmin2_1766 &le; flted_26_1763)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1778 Int)) (exists ((flted_25_1779 Int)) (exists ((nmin1_1780 Int)) (exists ((nmin2_1781 Int)) (and (and (and (= (+ flted_25_1779 1) flted_25_1026) (= (+ flted_25_1778 2) flted_25_1026)) (exists ((min_1782 Int)) (and (= nmin1_1028 (+ 1 min_1782)) (or (and (= min_1782 nmin1_1780) (&lt; nmin1_1780 nmin2_1781)) (and (= min_1782 nmin2_1781) (&gt;= nmin1_1780 nmin2_1781)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1780) (&lt;= nmin1_1780 flted_25_1779)) (and (&lt;= 0 nmin2_1781) (&lt;= nmin2_1781 flted_25_1778)))))))))) (exists ((flted_26_1773 Int)) (exists ((flted_26_1774 Int)) (exists ((nmin1_1775 Int)) (exists ((nmin2_1776 Int)) (and (and (and (= (+ flted_26_1774 1) flted_25_1026) (= (+ flted_26_1773 1) flted_25_1026)) (exists ((min_1777 Int)) (and (= nmin1_1028 (+ 1 min_1777)) (or (and (= min_1777 nmin1_1775) (&lt; nmin1_1775 nmin2_1776)) (and (= min_1777 nmin2_1776) (&gt;= nmin1_1775 nmin2_1776)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1775) (&lt;= nmin1_1775 flted_26_1774)) (and (&lt;= 0 nmin2_1776) (&lt;= nmin2_1776 flted_26_1773)))))))))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1783 Int)) (and (= nmin (+ 1 min_1783)) (or (and (= min_1783 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1783 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1768 Int)) (exists ((flted_25_1769 Int)) (exists ((nmin1_1770 Int)) (exists ((nmin2_1771 Int)) (and (and (and (= (+ flted_25_1769 1) flted_25_1025) (= (+ flted_25_1768 2) flted_25_1025)) (exists ((min_1772 Int)) (and (= nmin2_1030 (+ 1 min_1772)) (or (and (= min_1772 nmin1_1770) (&lt; nmin1_1770 nmin2_1771)) (and (= min_1772 nmin2_1771) (&gt;= nmin1_1770 nmin2_1771)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1770) (&lt;= nmin1_1770 flted_25_1769)) (and (&lt;= 0 nmin2_1771) (&lt;= nmin2_1771 flted_25_1768)))))))))) (exists ((flted_26_1763 Int)) (exists ((flted_26_1764 Int)) (exists ((nmin1_1765 Int)) (exists ((nmin2_1766 Int)) (and (and (and (= (+ flted_26_1764 1) flted_25_1025) (= (+ flted_26_1763 1) flted_25_1025)) (exists ((min_1767 Int)) (and (= nmin2_1030 (+ 1 min_1767)) (or (and (= min_1767 nmin1_1765) (&lt; nmin1_1765 nmin2_1766)) (and (= min_1767 nmin2_1766) (&gt;= nmin1_1765 nmin2_1766)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1765) (&lt;= nmin1_1765 flted_26_1764)) (and (&lt;= 0 nmin2_1766) (&lt;= nmin2_1766 flted_26_1763)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1802  &exist; flted_25_1803  &exist; nmin1_1804  &exist; nmin2_1805 (flted_25_1803 + 1 = flted_25_1026 &and; flted_25_1802 + 2 = flted_25_1026 &and;  &exist; min_1806 (nmin1_1028 = 1 + min_1806 &and; min_1806 = <b>min</b>(nmin1_1804,nmin2_1805)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1804 &and; nmin1_1804 &le; flted_25_1803 &and; 0 &le; nmin2_1805 &and; nmin2_1805 &le; flted_25_1802) &or;  &exist; flted_26_1797  &exist; flted_26_1798  &exist; nmin1_1799  &exist; nmin2_1800 (flted_26_1798 + 1 = flted_25_1026 &and; flted_26_1797 + 1 = flted_25_1026 &and;  &exist; min_1801 (nmin1_1028 = 1 + min_1801 &and; min_1801 = <b>min</b>(nmin1_1799,nmin2_1800)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1799 &and; nmin1_1799 &le; flted_26_1798 &and; 0 &le; nmin2_1800 &and; nmin2_1800 &le; flted_26_1797)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1807 (nmin = 1 + min_1807 &and; min_1807 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; nmin2_1030 &lt; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1792  &exist; flted_25_1793  &exist; nmin1_1794  &exist; nmin2_1795 (flted_25_1793 + 1 = flted_25_1025 &and; flted_25_1792 + 2 = flted_25_1025 &and;  &exist; min_1796 (nmin2_1030 = 1 + min_1796 &and; min_1796 = <b>min</b>(nmin1_1794,nmin2_1795)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1794 &and; nmin1_1794 &le; flted_25_1793 &and; 0 &le; nmin2_1795 &and; nmin2_1795 &le; flted_25_1792) &or;  &exist; flted_26_1787  &exist; flted_26_1788  &exist; nmin1_1789  &exist; nmin2_1790 (flted_26_1788 + 1 = flted_25_1025 &and; flted_26_1787 + 1 = flted_25_1025 &and;  &exist; min_1791 (nmin2_1030 = 1 + min_1791 &and; min_1791 = <b>min</b>(nmin1_1789,nmin2_1790)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1789 &and; nmin1_1789 &le; flted_26_1788 &and; 0 &le; nmin2_1790 &and; nmin2_1790 &le; flted_26_1787)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1802 Int)) (exists ((flted_25_1803 Int)) (exists ((nmin1_1804 Int)) (exists ((nmin2_1805 Int)) (and (and (and (= (+ flted_25_1803 1) flted_25_1026) (= (+ flted_25_1802 2) flted_25_1026)) (exists ((min_1806 Int)) (and (= nmin1_1028 (+ 1 min_1806)) (or (and (= min_1806 nmin1_1804) (&lt; nmin1_1804 nmin2_1805)) (and (= min_1806 nmin2_1805) (&gt;= nmin1_1804 nmin2_1805)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1804) (&lt;= nmin1_1804 flted_25_1803)) (and (&lt;= 0 nmin2_1805) (&lt;= nmin2_1805 flted_25_1802)))))))))) (exists ((flted_26_1797 Int)) (exists ((flted_26_1798 Int)) (exists ((nmin1_1799 Int)) (exists ((nmin2_1800 Int)) (and (and (and (= (+ flted_26_1798 1) flted_25_1026) (= (+ flted_26_1797 1) flted_25_1026)) (exists ((min_1801 Int)) (and (= nmin1_1028 (+ 1 min_1801)) (or (and (= min_1801 nmin1_1799) (&lt; nmin1_1799 nmin2_1800)) (and (= min_1801 nmin2_1800) (&gt;= nmin1_1799 nmin2_1800)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1799) (&lt;= nmin1_1799 flted_26_1798)) (and (&lt;= 0 nmin2_1800) (&lt;= nmin2_1800 flted_26_1797)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1807 Int)) (and (= nmin (+ 1 min_1807)) (or (and (= min_1807 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1807 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1792 Int)) (exists ((flted_25_1793 Int)) (exists ((nmin1_1794 Int)) (exists ((nmin2_1795 Int)) (and (and (and (= (+ flted_25_1793 1) flted_25_1025) (= (+ flted_25_1792 2) flted_25_1025)) (exists ((min_1796 Int)) (and (= nmin2_1030 (+ 1 min_1796)) (or (and (= min_1796 nmin1_1794) (&lt; nmin1_1794 nmin2_1795)) (and (= min_1796 nmin2_1795) (&gt;= nmin1_1794 nmin2_1795)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1794) (&lt;= nmin1_1794 flted_25_1793)) (and (&lt;= 0 nmin2_1795) (&lt;= nmin2_1795 flted_25_1792)))))))))) (exists ((flted_26_1787 Int)) (exists ((flted_26_1788 Int)) (exists ((nmin1_1789 Int)) (exists ((nmin2_1790 Int)) (and (and (and (= (+ flted_26_1788 1) flted_25_1025) (= (+ flted_26_1787 1) flted_25_1025)) (exists ((min_1791 Int)) (and (= nmin2_1030 (+ 1 min_1791)) (or (and (= min_1791 nmin1_1789) (&lt; nmin1_1789 nmin2_1790)) (and (= min_1791 nmin2_1790) (&gt;= nmin1_1789 nmin2_1790)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1789) (&lt;= nmin1_1789 flted_26_1788)) (and (&lt;= 0 nmin2_1790) (&lt;= nmin2_1790 flted_26_1787)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1808 (nmin = 1 + min_1808 &and; min_1808 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin2_1030 &lt; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025)  &#8866;  nmin2_1030 = flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1808 Int)) (and (= nmin (+ 1 min_1808)) (or (and (= min_1808 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1808 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1824  &exist; flted_25_1825  &exist; nmin1_1826  &exist; nmin2_1827 (flted_25_1825 + 1 = flted_25_1026 &and; flted_25_1824 + 2 = flted_25_1026 &and;  &exist; min_1828 (nmin1_1028 = 1 + min_1828 &and; min_1828 = <b>min</b>(nmin1_1826,nmin2_1827)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1826 &and; nmin1_1826 &le; flted_25_1825 &and; 0 &le; nmin2_1827 &and; nmin2_1827 &le; flted_25_1824) &or;  &exist; flted_26_1819  &exist; flted_26_1820  &exist; nmin1_1821  &exist; nmin2_1822 (flted_26_1820 + 1 = flted_25_1026 &and; flted_26_1819 + 1 = flted_25_1026 &and;  &exist; min_1823 (nmin1_1028 = 1 + min_1823 &and; min_1823 = <b>min</b>(nmin1_1821,nmin2_1822)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1821 &and; nmin1_1821 &le; flted_26_1820 &and; 0 &le; nmin2_1822 &and; nmin2_1822 &le; flted_26_1819)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_1829 (nmin = 1 + min_1829 &and; min_1829 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; nmin2_1030 &lt; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1814  &exist; flted_25_1815  &exist; nmin1_1816  &exist; nmin2_1817 (flted_25_1815 + 1 = flted_25_1025 &and; flted_25_1814 + 2 = flted_25_1025 &and;  &exist; min_1818 (nmin2_1030 = 1 + min_1818 &and; min_1818 = <b>min</b>(nmin1_1816,nmin2_1817)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1816 &and; nmin1_1816 &le; flted_25_1815 &and; 0 &le; nmin2_1817 &and; nmin2_1817 &le; flted_25_1814) &or;  &exist; flted_26_1809  &exist; flted_26_1810  &exist; nmin1_1811  &exist; nmin2_1812 (flted_26_1810 + 1 = flted_25_1025 &and; flted_26_1809 + 1 = flted_25_1025 &and;  &exist; min_1813 (nmin2_1030 = 1 + min_1813 &and; min_1813 = <b>min</b>(nmin1_1811,nmin2_1812)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1811 &and; nmin1_1811 &le; flted_26_1810 &and; 0 &le; nmin2_1812 &and; nmin2_1812 &le; flted_26_1809)))  &#8866;  nmin2_1030 = flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1824 Int)) (exists ((flted_25_1825 Int)) (exists ((nmin1_1826 Int)) (exists ((nmin2_1827 Int)) (and (and (and (= (+ flted_25_1825 1) flted_25_1026) (= (+ flted_25_1824 2) flted_25_1026)) (exists ((min_1828 Int)) (and (= nmin1_1028 (+ 1 min_1828)) (or (and (= min_1828 nmin1_1826) (&lt; nmin1_1826 nmin2_1827)) (and (= min_1828 nmin2_1827) (&gt;= nmin1_1826 nmin2_1827)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1826) (&lt;= nmin1_1826 flted_25_1825)) (and (&lt;= 0 nmin2_1827) (&lt;= nmin2_1827 flted_25_1824)))))))))) (exists ((flted_26_1819 Int)) (exists ((flted_26_1820 Int)) (exists ((nmin1_1821 Int)) (exists ((nmin2_1822 Int)) (and (and (and (= (+ flted_26_1820 1) flted_25_1026) (= (+ flted_26_1819 1) flted_25_1026)) (exists ((min_1823 Int)) (and (= nmin1_1028 (+ 1 min_1823)) (or (and (= min_1823 nmin1_1821) (&lt; nmin1_1821 nmin2_1822)) (and (= min_1823 nmin2_1822) (&gt;= nmin1_1821 nmin2_1822)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1821) (&lt;= nmin1_1821 flted_26_1820)) (and (&lt;= 0 nmin2_1822) (&lt;= nmin2_1822 flted_26_1819)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_1829 Int)) (and (= nmin (+ 1 min_1829)) (or (and (= min_1829 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1829 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1814 Int)) (exists ((flted_25_1815 Int)) (exists ((nmin1_1816 Int)) (exists ((nmin2_1817 Int)) (and (and (and (= (+ flted_25_1815 1) flted_25_1025) (= (+ flted_25_1814 2) flted_25_1025)) (exists ((min_1818 Int)) (and (= nmin2_1030 (+ 1 min_1818)) (or (and (= min_1818 nmin1_1816) (&lt; nmin1_1816 nmin2_1817)) (and (= min_1818 nmin2_1817) (&gt;= nmin1_1816 nmin2_1817)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1816) (&lt;= nmin1_1816 flted_25_1815)) (and (&lt;= 0 nmin2_1817) (&lt;= nmin2_1817 flted_25_1814)))))))))) (exists ((flted_26_1809 Int)) (exists ((flted_26_1810 Int)) (exists ((nmin1_1811 Int)) (exists ((nmin2_1812 Int)) (and (and (and (= (+ flted_26_1810 1) flted_25_1025) (= (+ flted_26_1809 1) flted_25_1025)) (exists ((min_1813 Int)) (and (= nmin2_1030 (+ 1 min_1813)) (or (and (= min_1813 nmin1_1811) (&lt; nmin1_1811 nmin2_1812)) (and (= min_1813 nmin2_1812) (&gt;= nmin1_1811 nmin2_1812)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1811) (&lt;= nmin1_1811 flted_26_1810)) (and (&lt;= 0 nmin2_1812) (&lt;= nmin2_1812 flted_26_1809)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_1849  &exist; flted_25_1850  &exist; nmin1_1851  &exist; nmin2_1852 (flted_25_1850 + 1 = flted_25_1026 &and; flted_25_1849 + 2 = flted_25_1026 &and;  &exist; min_1853 (nmin1_1028 = 1 + min_1853 &and; min_1853 = <b>min</b>(nmin1_1851,nmin2_1852)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1851 &and; nmin1_1851 &le; flted_25_1850 &and; 0 &le; nmin2_1852 &and; nmin2_1852 &le; flted_25_1849) &or;  &exist; flted_26_1844  &exist; flted_26_1845  &exist; nmin1_1846  &exist; nmin2_1847 (flted_26_1845 + 1 = flted_25_1026 &and; flted_26_1844 + 1 = flted_25_1026 &and;  &exist; min_1848 (nmin1_1028 = 1 + min_1848 &and; min_1848 = <b>min</b>(nmin1_1846,nmin2_1847)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_1846 &and; nmin1_1846 &le; flted_26_1845 &and; 0 &le; nmin2_1847 &and; nmin2_1847 &le; flted_26_1844)) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_1854 (nmin = 1 + min_1854 &and; min_1854 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1839  &exist; flted_25_1840  &exist; nmin1_1841  &exist; nmin2_1842 (flted_25_1840 + 1 = flted_25_1025 &and; flted_25_1839 + 2 = flted_25_1025 &and;  &exist; min_1843 (nmin2_1030 = 1 + min_1843 &and; min_1843 = <b>min</b>(nmin1_1841,nmin2_1842)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1841 &and; nmin1_1841 &le; flted_25_1840 &and; 0 &le; nmin2_1842 &and; nmin2_1842 &le; flted_25_1839) &or;  &exist; flted_26_1834  &exist; flted_26_1835  &exist; nmin1_1836  &exist; nmin2_1837 (flted_26_1835 + 1 = flted_25_1025 &and; flted_26_1834 + 1 = flted_25_1025 &and;  &exist; min_1838 (nmin2_1030 = 1 + min_1838 &and; min_1838 = <b>min</b>(nmin1_1836,nmin2_1837)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1836 &and; nmin1_1836 &le; flted_26_1835 &and; 0 &le; nmin2_1837 &and; nmin2_1837 &le; flted_26_1834)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_1849 Int)) (exists ((flted_25_1850 Int)) (exists ((nmin1_1851 Int)) (exists ((nmin2_1852 Int)) (and (and (and (= (+ flted_25_1850 1) flted_25_1026) (= (+ flted_25_1849 2) flted_25_1026)) (exists ((min_1853 Int)) (and (= nmin1_1028 (+ 1 min_1853)) (or (and (= min_1853 nmin1_1851) (&lt; nmin1_1851 nmin2_1852)) (and (= min_1853 nmin2_1852) (&gt;= nmin1_1851 nmin2_1852)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1851) (&lt;= nmin1_1851 flted_25_1850)) (and (&lt;= 0 nmin2_1852) (&lt;= nmin2_1852 flted_25_1849)))))))))) (exists ((flted_26_1844 Int)) (exists ((flted_26_1845 Int)) (exists ((nmin1_1846 Int)) (exists ((nmin2_1847 Int)) (and (and (and (= (+ flted_26_1845 1) flted_25_1026) (= (+ flted_26_1844 1) flted_25_1026)) (exists ((min_1848 Int)) (and (= nmin1_1028 (+ 1 min_1848)) (or (and (= min_1848 nmin1_1846) (&lt; nmin1_1846 nmin2_1847)) (and (= min_1848 nmin2_1847) (&gt;= nmin1_1846 nmin2_1847)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_1846) (&lt;= nmin1_1846 flted_26_1845)) (and (&lt;= 0 nmin2_1847) (&lt;= nmin2_1847 flted_26_1844)))))))))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1854 Int)) (and (= nmin (+ 1 min_1854)) (or (and (= min_1854 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_1854 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1839 Int)) (exists ((flted_25_1840 Int)) (exists ((nmin1_1841 Int)) (exists ((nmin2_1842 Int)) (and (and (and (= (+ flted_25_1840 1) flted_25_1025) (= (+ flted_25_1839 2) flted_25_1025)) (exists ((min_1843 Int)) (and (= nmin2_1030 (+ 1 min_1843)) (or (and (= min_1843 nmin1_1841) (&lt; nmin1_1841 nmin2_1842)) (and (= min_1843 nmin2_1842) (&gt;= nmin1_1841 nmin2_1842)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1841) (&lt;= nmin1_1841 flted_25_1840)) (and (&lt;= 0 nmin2_1842) (&lt;= nmin2_1842 flted_25_1839)))))))))) (exists ((flted_26_1834 Int)) (exists ((flted_26_1835 Int)) (exists ((nmin1_1836 Int)) (exists ((nmin2_1837 Int)) (and (and (and (= (+ flted_26_1835 1) flted_25_1025) (= (+ flted_26_1834 1) flted_25_1025)) (exists ((min_1838 Int)) (and (= nmin2_1030 (+ 1 min_1838)) (or (and (= min_1838 nmin1_1836) (&lt; nmin1_1836 nmin2_1837)) (and (= min_1838 nmin2_1837) (&gt;= nmin1_1836 nmin2_1837)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1836) (&lt;= nmin1_1836 flted_26_1835)) (and (&lt;= 0 nmin2_1837) (&lt;= nmin2_1837 flted_26_1834)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1870  &exist; flted_25_1871  &exist; nmin1_1872  &exist; nmin2_1873 (flted_25_1871 + 1 = flted_26_1033 &and; flted_25_1870 + 2 = flted_26_1033 &and;  &exist; min_1874 (nmin1_1035 = 1 + min_1874 &and; min_1874 = <b>min</b>(nmin1_1872,nmin2_1873)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1872 &and; nmin1_1872 &le; flted_25_1871 &and; 0 &le; nmin2_1873 &and; nmin2_1873 &le; flted_25_1870) &or;  &exist; flted_26_1865  &exist; flted_26_1866  &exist; nmin1_1867  &exist; nmin2_1868 (flted_26_1866 + 1 = flted_26_1033 &and; flted_26_1865 + 1 = flted_26_1033 &and;  &exist; min_1869 (nmin1_1035 = 1 + min_1869 &and; min_1869 = <b>min</b>(nmin1_1867,nmin2_1868)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1867 &and; nmin1_1867 &le; flted_26_1866 &and; 0 &le; nmin2_1868 &and; nmin2_1868 &le; flted_26_1865)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1875 (nmin = 1 + min_1875 &and; min_1875 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; nmin2_1037 &lt; flted_26_1032 &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1860  &exist; flted_25_1861  &exist; nmin1_1862  &exist; nmin2_1863 (flted_25_1861 + 1 = flted_26_1032 &and; flted_25_1860 + 2 = flted_26_1032 &and;  &exist; min_1864 (nmin2_1037 = 1 + min_1864 &and; min_1864 = <b>min</b>(nmin1_1862,nmin2_1863)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1862 &and; nmin1_1862 &le; flted_25_1861 &and; 0 &le; nmin2_1863 &and; nmin2_1863 &le; flted_25_1860) &or;  &exist; flted_26_1855  &exist; flted_26_1856  &exist; nmin1_1857  &exist; nmin2_1858 (flted_26_1856 + 1 = flted_26_1032 &and; flted_26_1855 + 1 = flted_26_1032 &and;  &exist; min_1859 (nmin2_1037 = 1 + min_1859 &and; min_1859 = <b>min</b>(nmin1_1857,nmin2_1858)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1857 &and; nmin1_1857 &le; flted_26_1856 &and; 0 &le; nmin2_1858 &and; nmin2_1858 &le; flted_26_1855)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1870 Int)) (exists ((flted_25_1871 Int)) (exists ((nmin1_1872 Int)) (exists ((nmin2_1873 Int)) (and (and (and (= (+ flted_25_1871 1) flted_26_1033) (= (+ flted_25_1870 2) flted_26_1033)) (exists ((min_1874 Int)) (and (= nmin1_1035 (+ 1 min_1874)) (or (and (= min_1874 nmin1_1872) (&lt; nmin1_1872 nmin2_1873)) (and (= min_1874 nmin2_1873) (&gt;= nmin1_1872 nmin2_1873)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1872) (&lt;= nmin1_1872 flted_25_1871)) (and (&lt;= 0 nmin2_1873) (&lt;= nmin2_1873 flted_25_1870)))))))))) (exists ((flted_26_1865 Int)) (exists ((flted_26_1866 Int)) (exists ((nmin1_1867 Int)) (exists ((nmin2_1868 Int)) (and (and (and (= (+ flted_26_1866 1) flted_26_1033) (= (+ flted_26_1865 1) flted_26_1033)) (exists ((min_1869 Int)) (and (= nmin1_1035 (+ 1 min_1869)) (or (and (= min_1869 nmin1_1867) (&lt; nmin1_1867 nmin2_1868)) (and (= min_1869 nmin2_1868) (&gt;= nmin1_1867 nmin2_1868)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1867) (&lt;= nmin1_1867 flted_26_1866)) (and (&lt;= 0 nmin2_1868) (&lt;= nmin2_1868 flted_26_1865)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1875 Int)) (and (= nmin (+ 1 min_1875)) (or (and (= min_1875 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1875 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1860 Int)) (exists ((flted_25_1861 Int)) (exists ((nmin1_1862 Int)) (exists ((nmin2_1863 Int)) (and (and (and (= (+ flted_25_1861 1) flted_26_1032) (= (+ flted_25_1860 2) flted_26_1032)) (exists ((min_1864 Int)) (and (= nmin2_1037 (+ 1 min_1864)) (or (and (= min_1864 nmin1_1862) (&lt; nmin1_1862 nmin2_1863)) (and (= min_1864 nmin2_1863) (&gt;= nmin1_1862 nmin2_1863)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1862) (&lt;= nmin1_1862 flted_25_1861)) (and (&lt;= 0 nmin2_1863) (&lt;= nmin2_1863 flted_25_1860)))))))))) (exists ((flted_26_1855 Int)) (exists ((flted_26_1856 Int)) (exists ((nmin1_1857 Int)) (exists ((nmin2_1858 Int)) (and (and (and (= (+ flted_26_1856 1) flted_26_1032) (= (+ flted_26_1855 1) flted_26_1032)) (exists ((min_1859 Int)) (and (= nmin2_1037 (+ 1 min_1859)) (or (and (= min_1859 nmin1_1857) (&lt; nmin1_1857 nmin2_1858)) (and (= min_1859 nmin2_1858) (&gt;= nmin1_1857 nmin2_1858)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1857) (&lt;= nmin1_1857 flted_26_1856)) (and (&lt;= 0 nmin2_1858) (&lt;= nmin2_1858 flted_26_1855)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; flted_26_1033 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1876 (nmin = 1 + min_1876 &and; min_1876 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin2_1037 &lt; flted_26_1032 &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032)  &#8866;  nmin2_1037 &lt; flted_26_1032
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1876 Int)) (and (= nmin (+ 1 min_1876)) (or (and (= min_1876 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1876 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin2_1037 flted_26_1032)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1896  &exist; flted_25_1897  &exist; nmin1_1898  &exist; nmin2_1899 (flted_25_1897 + 1 = flted_26_1033 &and; flted_25_1896 + 2 = flted_26_1033 &and;  &exist; min_1900 (nmin1_1035 = 1 + min_1900 &and; min_1900 = <b>min</b>(nmin1_1898,nmin2_1899)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1898 &and; nmin1_1898 &le; flted_25_1897 &and; 0 &le; nmin2_1899 &and; nmin2_1899 &le; flted_25_1896) &or;  &exist; flted_26_1891  &exist; flted_26_1892  &exist; nmin1_1893  &exist; nmin2_1894 (flted_26_1892 + 1 = flted_26_1033 &and; flted_26_1891 + 1 = flted_26_1033 &and;  &exist; min_1895 (nmin1_1035 = 1 + min_1895 &and; min_1895 = <b>min</b>(nmin1_1893,nmin2_1894)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1893 &and; nmin1_1893 &le; flted_26_1892 &and; 0 &le; nmin2_1894 &and; nmin2_1894 &le; flted_26_1891)) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1901 (nmin = 1 + min_1901 &and; min_1901 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1886  &exist; flted_25_1887  &exist; nmin1_1888  &exist; nmin2_1889 (flted_25_1887 + 1 = flted_26_1032 &and; flted_25_1886 + 2 = flted_26_1032 &and;  &exist; min_1890 (nmin2_1037 = 1 + min_1890 &and; min_1890 = <b>min</b>(nmin1_1888,nmin2_1889)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1888 &and; nmin1_1888 &le; flted_25_1887 &and; 0 &le; nmin2_1889 &and; nmin2_1889 &le; flted_25_1886) &or;  &exist; flted_26_1881  &exist; flted_26_1882  &exist; nmin1_1883  &exist; nmin2_1884 (flted_26_1882 + 1 = flted_26_1032 &and; flted_26_1881 + 1 = flted_26_1032 &and;  &exist; min_1885 (nmin2_1037 = 1 + min_1885 &and; min_1885 = <b>min</b>(nmin1_1883,nmin2_1884)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1883 &and; nmin1_1883 &le; flted_26_1882 &and; 0 &le; nmin2_1884 &and; nmin2_1884 &le; flted_26_1881)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1896 Int)) (exists ((flted_25_1897 Int)) (exists ((nmin1_1898 Int)) (exists ((nmin2_1899 Int)) (and (and (and (= (+ flted_25_1897 1) flted_26_1033) (= (+ flted_25_1896 2) flted_26_1033)) (exists ((min_1900 Int)) (and (= nmin1_1035 (+ 1 min_1900)) (or (and (= min_1900 nmin1_1898) (&lt; nmin1_1898 nmin2_1899)) (and (= min_1900 nmin2_1899) (&gt;= nmin1_1898 nmin2_1899)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1898) (&lt;= nmin1_1898 flted_25_1897)) (and (&lt;= 0 nmin2_1899) (&lt;= nmin2_1899 flted_25_1896)))))))))) (exists ((flted_26_1891 Int)) (exists ((flted_26_1892 Int)) (exists ((nmin1_1893 Int)) (exists ((nmin2_1894 Int)) (and (and (and (= (+ flted_26_1892 1) flted_26_1033) (= (+ flted_26_1891 1) flted_26_1033)) (exists ((min_1895 Int)) (and (= nmin1_1035 (+ 1 min_1895)) (or (and (= min_1895 nmin1_1893) (&lt; nmin1_1893 nmin2_1894)) (and (= min_1895 nmin2_1894) (&gt;= nmin1_1893 nmin2_1894)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1893) (&lt;= nmin1_1893 flted_26_1892)) (and (&lt;= 0 nmin2_1894) (&lt;= nmin2_1894 flted_26_1891)))))))))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1901 Int)) (and (= nmin (+ 1 min_1901)) (or (and (= min_1901 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1901 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1886 Int)) (exists ((flted_25_1887 Int)) (exists ((nmin1_1888 Int)) (exists ((nmin2_1889 Int)) (and (and (and (= (+ flted_25_1887 1) flted_26_1032) (= (+ flted_25_1886 2) flted_26_1032)) (exists ((min_1890 Int)) (and (= nmin2_1037 (+ 1 min_1890)) (or (and (= min_1890 nmin1_1888) (&lt; nmin1_1888 nmin2_1889)) (and (= min_1890 nmin2_1889) (&gt;= nmin1_1888 nmin2_1889)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1888) (&lt;= nmin1_1888 flted_25_1887)) (and (&lt;= 0 nmin2_1889) (&lt;= nmin2_1889 flted_25_1886)))))))))) (exists ((flted_26_1881 Int)) (exists ((flted_26_1882 Int)) (exists ((nmin1_1883 Int)) (exists ((nmin2_1884 Int)) (and (and (and (= (+ flted_26_1882 1) flted_26_1032) (= (+ flted_26_1881 1) flted_26_1032)) (exists ((min_1885 Int)) (and (= nmin2_1037 (+ 1 min_1885)) (or (and (= min_1885 nmin1_1883) (&lt; nmin1_1883 nmin2_1884)) (and (= min_1885 nmin2_1884) (&gt;= nmin1_1883 nmin2_1884)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1883) (&lt;= nmin1_1883 flted_26_1882)) (and (&lt;= 0 nmin2_1884) (&lt;= nmin2_1884 flted_26_1881)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1920  &exist; flted_25_1921  &exist; nmin1_1922  &exist; nmin2_1923 (flted_25_1921 + 1 = flted_26_1033 &and; flted_25_1920 + 2 = flted_26_1033 &and;  &exist; min_1924 (nmin1_1035 = 1 + min_1924 &and; min_1924 = <b>min</b>(nmin1_1922,nmin2_1923)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1922 &and; nmin1_1922 &le; flted_25_1921 &and; 0 &le; nmin2_1923 &and; nmin2_1923 &le; flted_25_1920) &or;  &exist; flted_26_1915  &exist; flted_26_1916  &exist; nmin1_1917  &exist; nmin2_1918 (flted_26_1916 + 1 = flted_26_1033 &and; flted_26_1915 + 1 = flted_26_1033 &and;  &exist; min_1919 (nmin1_1035 = 1 + min_1919 &and; min_1919 = <b>min</b>(nmin1_1917,nmin2_1918)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1917 &and; nmin1_1917 &le; flted_26_1916 &and; 0 &le; nmin2_1918 &and; nmin2_1918 &le; flted_26_1915)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1925 (nmin = 1 + min_1925 &and; min_1925 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; nmin2_1037 &lt; flted_26_1032 &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1910  &exist; flted_25_1911  &exist; nmin1_1912  &exist; nmin2_1913 (flted_25_1911 + 1 = flted_26_1032 &and; flted_25_1910 + 2 = flted_26_1032 &and;  &exist; min_1914 (nmin2_1037 = 1 + min_1914 &and; min_1914 = <b>min</b>(nmin1_1912,nmin2_1913)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1912 &and; nmin1_1912 &le; flted_25_1911 &and; 0 &le; nmin2_1913 &and; nmin2_1913 &le; flted_25_1910) &or;  &exist; flted_26_1905  &exist; flted_26_1906  &exist; nmin1_1907  &exist; nmin2_1908 (flted_26_1906 + 1 = flted_26_1032 &and; flted_26_1905 + 1 = flted_26_1032 &and;  &exist; min_1909 (nmin2_1037 = 1 + min_1909 &and; min_1909 = <b>min</b>(nmin1_1907,nmin2_1908)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1907 &and; nmin1_1907 &le; flted_26_1906 &and; 0 &le; nmin2_1908 &and; nmin2_1908 &le; flted_26_1905)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1920 Int)) (exists ((flted_25_1921 Int)) (exists ((nmin1_1922 Int)) (exists ((nmin2_1923 Int)) (and (and (and (= (+ flted_25_1921 1) flted_26_1033) (= (+ flted_25_1920 2) flted_26_1033)) (exists ((min_1924 Int)) (and (= nmin1_1035 (+ 1 min_1924)) (or (and (= min_1924 nmin1_1922) (&lt; nmin1_1922 nmin2_1923)) (and (= min_1924 nmin2_1923) (&gt;= nmin1_1922 nmin2_1923)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1922) (&lt;= nmin1_1922 flted_25_1921)) (and (&lt;= 0 nmin2_1923) (&lt;= nmin2_1923 flted_25_1920)))))))))) (exists ((flted_26_1915 Int)) (exists ((flted_26_1916 Int)) (exists ((nmin1_1917 Int)) (exists ((nmin2_1918 Int)) (and (and (and (= (+ flted_26_1916 1) flted_26_1033) (= (+ flted_26_1915 1) flted_26_1033)) (exists ((min_1919 Int)) (and (= nmin1_1035 (+ 1 min_1919)) (or (and (= min_1919 nmin1_1917) (&lt; nmin1_1917 nmin2_1918)) (and (= min_1919 nmin2_1918) (&gt;= nmin1_1917 nmin2_1918)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1917) (&lt;= nmin1_1917 flted_26_1916)) (and (&lt;= 0 nmin2_1918) (&lt;= nmin2_1918 flted_26_1915)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1925 Int)) (and (= nmin (+ 1 min_1925)) (or (and (= min_1925 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1925 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1910 Int)) (exists ((flted_25_1911 Int)) (exists ((nmin1_1912 Int)) (exists ((nmin2_1913 Int)) (and (and (and (= (+ flted_25_1911 1) flted_26_1032) (= (+ flted_25_1910 2) flted_26_1032)) (exists ((min_1914 Int)) (and (= nmin2_1037 (+ 1 min_1914)) (or (and (= min_1914 nmin1_1912) (&lt; nmin1_1912 nmin2_1913)) (and (= min_1914 nmin2_1913) (&gt;= nmin1_1912 nmin2_1913)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1912) (&lt;= nmin1_1912 flted_25_1911)) (and (&lt;= 0 nmin2_1913) (&lt;= nmin2_1913 flted_25_1910)))))))))) (exists ((flted_26_1905 Int)) (exists ((flted_26_1906 Int)) (exists ((nmin1_1907 Int)) (exists ((nmin2_1908 Int)) (and (and (and (= (+ flted_26_1906 1) flted_26_1032) (= (+ flted_26_1905 1) flted_26_1032)) (exists ((min_1909 Int)) (and (= nmin2_1037 (+ 1 min_1909)) (or (and (= min_1909 nmin1_1907) (&lt; nmin1_1907 nmin2_1908)) (and (= min_1909 nmin2_1908) (&gt;= nmin1_1907 nmin2_1908)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1907) (&lt;= nmin1_1907 flted_26_1906)) (and (&lt;= 0 nmin2_1908) (&lt;= nmin2_1908 flted_26_1905)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; flted_26_1033 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1926 (nmin = 1 + min_1926 &and; min_1926 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin2_1037 &lt; flted_26_1032 &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032)  &#8866;  nmin2_1037 = flted_26_1032
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1926 Int)) (and (= nmin (+ 1 min_1926)) (or (and (= min_1926 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1926 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin2_1037 flted_26_1032)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1942  &exist; flted_25_1943  &exist; nmin1_1944  &exist; nmin2_1945 (flted_25_1943 + 1 = flted_26_1033 &and; flted_25_1942 + 2 = flted_26_1033 &and;  &exist; min_1946 (nmin1_1035 = 1 + min_1946 &and; min_1946 = <b>min</b>(nmin1_1944,nmin2_1945)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1944 &and; nmin1_1944 &le; flted_25_1943 &and; 0 &le; nmin2_1945 &and; nmin2_1945 &le; flted_25_1942) &or;  &exist; flted_26_1937  &exist; flted_26_1938  &exist; nmin1_1939  &exist; nmin2_1940 (flted_26_1938 + 1 = flted_26_1033 &and; flted_26_1937 + 1 = flted_26_1033 &and;  &exist; min_1941 (nmin1_1035 = 1 + min_1941 &and; min_1941 = <b>min</b>(nmin1_1939,nmin2_1940)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1939 &and; nmin1_1939 &le; flted_26_1938 &and; 0 &le; nmin2_1940 &and; nmin2_1940 &le; flted_26_1937)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_1947 (nmin = 1 + min_1947 &and; min_1947 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; nmin2_1037 &lt; flted_26_1032 &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1932  &exist; flted_25_1933  &exist; nmin1_1934  &exist; nmin2_1935 (flted_25_1933 + 1 = flted_26_1032 &and; flted_25_1932 + 2 = flted_26_1032 &and;  &exist; min_1936 (nmin2_1037 = 1 + min_1936 &and; min_1936 = <b>min</b>(nmin1_1934,nmin2_1935)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1934 &and; nmin1_1934 &le; flted_25_1933 &and; 0 &le; nmin2_1935 &and; nmin2_1935 &le; flted_25_1932) &or;  &exist; flted_26_1927  &exist; flted_26_1928  &exist; nmin1_1929  &exist; nmin2_1930 (flted_26_1928 + 1 = flted_26_1032 &and; flted_26_1927 + 1 = flted_26_1032 &and;  &exist; min_1931 (nmin2_1037 = 1 + min_1931 &and; min_1931 = <b>min</b>(nmin1_1929,nmin2_1930)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1929 &and; nmin1_1929 &le; flted_26_1928 &and; 0 &le; nmin2_1930 &and; nmin2_1930 &le; flted_26_1927)))  &#8866;  nmin2_1037 = flted_26_1032
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1942 Int)) (exists ((flted_25_1943 Int)) (exists ((nmin1_1944 Int)) (exists ((nmin2_1945 Int)) (and (and (and (= (+ flted_25_1943 1) flted_26_1033) (= (+ flted_25_1942 2) flted_26_1033)) (exists ((min_1946 Int)) (and (= nmin1_1035 (+ 1 min_1946)) (or (and (= min_1946 nmin1_1944) (&lt; nmin1_1944 nmin2_1945)) (and (= min_1946 nmin2_1945) (&gt;= nmin1_1944 nmin2_1945)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1944) (&lt;= nmin1_1944 flted_25_1943)) (and (&lt;= 0 nmin2_1945) (&lt;= nmin2_1945 flted_25_1942)))))))))) (exists ((flted_26_1937 Int)) (exists ((flted_26_1938 Int)) (exists ((nmin1_1939 Int)) (exists ((nmin2_1940 Int)) (and (and (and (= (+ flted_26_1938 1) flted_26_1033) (= (+ flted_26_1937 1) flted_26_1033)) (exists ((min_1941 Int)) (and (= nmin1_1035 (+ 1 min_1941)) (or (and (= min_1941 nmin1_1939) (&lt; nmin1_1939 nmin2_1940)) (and (= min_1941 nmin2_1940) (&gt;= nmin1_1939 nmin2_1940)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1939) (&lt;= nmin1_1939 flted_26_1938)) (and (&lt;= 0 nmin2_1940) (&lt;= nmin2_1940 flted_26_1937)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_1947 Int)) (and (= nmin (+ 1 min_1947)) (or (and (= min_1947 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1947 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1932 Int)) (exists ((flted_25_1933 Int)) (exists ((nmin1_1934 Int)) (exists ((nmin2_1935 Int)) (and (and (and (= (+ flted_25_1933 1) flted_26_1032) (= (+ flted_25_1932 2) flted_26_1032)) (exists ((min_1936 Int)) (and (= nmin2_1037 (+ 1 min_1936)) (or (and (= min_1936 nmin1_1934) (&lt; nmin1_1934 nmin2_1935)) (and (= min_1936 nmin2_1935) (&gt;= nmin1_1934 nmin2_1935)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1934) (&lt;= nmin1_1934 flted_25_1933)) (and (&lt;= 0 nmin2_1935) (&lt;= nmin2_1935 flted_25_1932)))))))))) (exists ((flted_26_1927 Int)) (exists ((flted_26_1928 Int)) (exists ((nmin1_1929 Int)) (exists ((nmin2_1930 Int)) (and (and (and (= (+ flted_26_1928 1) flted_26_1032) (= (+ flted_26_1927 1) flted_26_1032)) (exists ((min_1931 Int)) (and (= nmin2_1037 (+ 1 min_1931)) (or (and (= min_1931 nmin1_1929) (&lt; nmin1_1929 nmin2_1930)) (and (= min_1931 nmin2_1930) (&gt;= nmin1_1929 nmin2_1930)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1929) (&lt;= nmin1_1929 flted_26_1928)) (and (&lt;= 0 nmin2_1930) (&lt;= nmin2_1930 flted_26_1927)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin2_1037 flted_26_1032)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_1967  &exist; flted_25_1968  &exist; nmin1_1969  &exist; nmin2_1970 (flted_25_1968 + 1 = flted_26_1033 &and; flted_25_1967 + 2 = flted_26_1033 &and;  &exist; min_1971 (nmin1_1035 = 1 + min_1971 &and; min_1971 = <b>min</b>(nmin1_1969,nmin2_1970)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1969 &and; nmin1_1969 &le; flted_25_1968 &and; 0 &le; nmin2_1970 &and; nmin2_1970 &le; flted_25_1967) &or;  &exist; flted_26_1962  &exist; flted_26_1963  &exist; nmin1_1964  &exist; nmin2_1965 (flted_26_1963 + 1 = flted_26_1033 &and; flted_26_1962 + 1 = flted_26_1033 &and;  &exist; min_1966 (nmin1_1035 = 1 + min_1966 &and; min_1966 = <b>min</b>(nmin1_1964,nmin2_1965)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_1964 &and; nmin1_1964 &le; flted_26_1963 &and; 0 &le; nmin2_1965 &and; nmin2_1965 &le; flted_26_1962)) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_1972 (nmin = 1 + min_1972 &and; min_1972 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_1957  &exist; flted_25_1958  &exist; nmin1_1959  &exist; nmin2_1960 (flted_25_1958 + 1 = flted_26_1032 &and; flted_25_1957 + 2 = flted_26_1032 &and;  &exist; min_1961 (nmin2_1037 = 1 + min_1961 &and; min_1961 = <b>min</b>(nmin1_1959,nmin2_1960)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1959 &and; nmin1_1959 &le; flted_25_1958 &and; 0 &le; nmin2_1960 &and; nmin2_1960 &le; flted_25_1957) &or;  &exist; flted_26_1952  &exist; flted_26_1953  &exist; nmin1_1954  &exist; nmin2_1955 (flted_26_1953 + 1 = flted_26_1032 &and; flted_26_1952 + 1 = flted_26_1032 &and;  &exist; min_1956 (nmin2_1037 = 1 + min_1956 &and; min_1956 = <b>min</b>(nmin1_1954,nmin2_1955)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_1954 &and; nmin1_1954 &le; flted_26_1953 &and; 0 &le; nmin2_1955 &and; nmin2_1955 &le; flted_26_1952)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_1967 Int)) (exists ((flted_25_1968 Int)) (exists ((nmin1_1969 Int)) (exists ((nmin2_1970 Int)) (and (and (and (= (+ flted_25_1968 1) flted_26_1033) (= (+ flted_25_1967 2) flted_26_1033)) (exists ((min_1971 Int)) (and (= nmin1_1035 (+ 1 min_1971)) (or (and (= min_1971 nmin1_1969) (&lt; nmin1_1969 nmin2_1970)) (and (= min_1971 nmin2_1970) (&gt;= nmin1_1969 nmin2_1970)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1969) (&lt;= nmin1_1969 flted_25_1968)) (and (&lt;= 0 nmin2_1970) (&lt;= nmin2_1970 flted_25_1967)))))))))) (exists ((flted_26_1962 Int)) (exists ((flted_26_1963 Int)) (exists ((nmin1_1964 Int)) (exists ((nmin2_1965 Int)) (and (and (and (= (+ flted_26_1963 1) flted_26_1033) (= (+ flted_26_1962 1) flted_26_1033)) (exists ((min_1966 Int)) (and (= nmin1_1035 (+ 1 min_1966)) (or (and (= min_1966 nmin1_1964) (&lt; nmin1_1964 nmin2_1965)) (and (= min_1966 nmin2_1965) (&gt;= nmin1_1964 nmin2_1965)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_1964) (&lt;= nmin1_1964 flted_26_1963)) (and (&lt;= 0 nmin2_1965) (&lt;= nmin2_1965 flted_26_1962)))))))))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_1972 Int)) (and (= nmin (+ 1 min_1972)) (or (and (= min_1972 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_1972 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_1957 Int)) (exists ((flted_25_1958 Int)) (exists ((nmin1_1959 Int)) (exists ((nmin2_1960 Int)) (and (and (and (= (+ flted_25_1958 1) flted_26_1032) (= (+ flted_25_1957 2) flted_26_1032)) (exists ((min_1961 Int)) (and (= nmin2_1037 (+ 1 min_1961)) (or (and (= min_1961 nmin1_1959) (&lt; nmin1_1959 nmin2_1960)) (and (= min_1961 nmin2_1960) (&gt;= nmin1_1959 nmin2_1960)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1959) (&lt;= nmin1_1959 flted_25_1958)) (and (&lt;= 0 nmin2_1960) (&lt;= nmin2_1960 flted_25_1957)))))))))) (exists ((flted_26_1952 Int)) (exists ((flted_26_1953 Int)) (exists ((nmin1_1954 Int)) (exists ((nmin2_1955 Int)) (and (and (and (= (+ flted_26_1953 1) flted_26_1032) (= (+ flted_26_1952 1) flted_26_1032)) (exists ((min_1956 Int)) (and (= nmin2_1037 (+ 1 min_1956)) (or (and (= min_1956 nmin1_1954) (&lt; nmin1_1954 nmin2_1955)) (and (= min_1956 nmin2_1955) (&gt;= nmin1_1954 nmin2_1955)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_1954) (&lt;= nmin1_1954 flted_26_1953)) (and (&lt;= 0 nmin2_1955) (&lt;= nmin2_1955 flted_26_1952)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 108::height$node2(v_node2_103_796) at <a href="#L103">line 103</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_1993  &exist; flted_25_1994  &exist; nmin1_1995  &exist; nmin2_1996 (flted_25_1994 + 1 = flted_25_1025 &and; flted_25_1993 + 2 = flted_25_1025 &and;  &exist; min_1997 (nmin2_1030 = 1 + min_1997 &and; min_1997 = <b>min</b>(nmin1_1995,nmin2_1996)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1995 &and; nmin1_1995 &le; flted_25_1994 &and; 0 &le; nmin2_1996 &and; nmin2_1996 &le; flted_25_1993) &or;  &exist; flted_26_1988  &exist; flted_26_1989  &exist; nmin1_1990  &exist; nmin2_1991 (flted_26_1989 + 1 = flted_25_1025 &and; flted_26_1988 + 1 = flted_25_1025 &and;  &exist; min_1992 (nmin2_1030 = 1 + min_1992 &and; min_1992 = <b>min</b>(nmin1_1990,nmin2_1991)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_1990 &and; nmin1_1990 &le; flted_26_1989 &and; 0 &le; nmin2_1991 &and; nmin2_1991 &le; flted_26_1988)) &and; flted_25_1025 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_2008 (nmin = 1 + min_2008 &and; min_2008 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &le; nmin1_1028 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2003  &exist; flted_25_2004  &exist; nmin1_2005  &exist; nmin2_2006 (flted_25_2004 + 1 = flted_25_1026 &and; flted_25_2003 + 2 = flted_25_1026 &and;  &exist; min_2007 (nmin1_1028 = 1 + min_2007 &and; min_2007 = <b>min</b>(nmin1_2005,nmin2_2006)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2005 &and; nmin1_2005 &le; flted_25_2004 &and; 0 &le; nmin2_2006 &and; nmin2_2006 &le; flted_25_2003) &or;  &exist; flted_26_1998  &exist; flted_26_1999  &exist; nmin1_2000  &exist; nmin2_2001 (flted_26_1999 + 1 = flted_25_1026 &and; flted_26_1998 + 1 = flted_25_1026 &and;  &exist; min_2002 (nmin1_1028 = 1 + min_2002 &and; min_2002 = <b>min</b>(nmin1_2000,nmin2_2001)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2000 &and; nmin1_2000 &le; flted_26_1999 &and; 0 &le; nmin2_2001 &and; nmin2_2001 &le; flted_26_1998)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_1993 Int)) (exists ((flted_25_1994 Int)) (exists ((nmin1_1995 Int)) (exists ((nmin2_1996 Int)) (and (and (and (= (+ flted_25_1994 1) flted_25_1025) (= (+ flted_25_1993 2) flted_25_1025)) (exists ((min_1997 Int)) (and (= nmin2_1030 (+ 1 min_1997)) (or (and (= min_1997 nmin1_1995) (&lt; nmin1_1995 nmin2_1996)) (and (= min_1997 nmin2_1996) (&gt;= nmin1_1995 nmin2_1996)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1995) (&lt;= nmin1_1995 flted_25_1994)) (and (&lt;= 0 nmin2_1996) (&lt;= nmin2_1996 flted_25_1993)))))))))) (exists ((flted_26_1988 Int)) (exists ((flted_26_1989 Int)) (exists ((nmin1_1990 Int)) (exists ((nmin2_1991 Int)) (and (and (and (= (+ flted_26_1989 1) flted_25_1025) (= (+ flted_26_1988 1) flted_25_1025)) (exists ((min_1992 Int)) (and (= nmin2_1030 (+ 1 min_1992)) (or (and (= min_1992 nmin1_1990) (&lt; nmin1_1990 nmin2_1991)) (and (= min_1992 nmin2_1991) (&gt;= nmin1_1990 nmin2_1991)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_1990) (&lt;= nmin1_1990 flted_26_1989)) (and (&lt;= 0 nmin2_1991) (&lt;= nmin2_1991 flted_26_1988)))))))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_2008 Int)) (and (= nmin (+ 1 min_2008)) (or (and (= min_2008 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2008 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2003 Int)) (exists ((flted_25_2004 Int)) (exists ((nmin1_2005 Int)) (exists ((nmin2_2006 Int)) (and (and (and (= (+ flted_25_2004 1) flted_25_1026) (= (+ flted_25_2003 2) flted_25_1026)) (exists ((min_2007 Int)) (and (= nmin1_1028 (+ 1 min_2007)) (or (and (= min_2007 nmin1_2005) (&lt; nmin1_2005 nmin2_2006)) (and (= min_2007 nmin2_2006) (&gt;= nmin1_2005 nmin2_2006)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2005) (&lt;= nmin1_2005 flted_25_2004)) (and (&lt;= 0 nmin2_2006) (&lt;= nmin2_2006 flted_25_2003)))))))))) (exists ((flted_26_1998 Int)) (exists ((flted_26_1999 Int)) (exists ((nmin1_2000 Int)) (exists ((nmin2_2001 Int)) (and (and (and (= (+ flted_26_1999 1) flted_25_1026) (= (+ flted_26_1998 1) flted_25_1026)) (exists ((min_2002 Int)) (and (= nmin1_1028 (+ 1 min_2002)) (or (and (= min_2002 nmin1_2000) (&lt; nmin1_2000 nmin2_2001)) (and (= min_2002 nmin2_2001) (&gt;= nmin1_2000 nmin2_2001)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2000) (&lt;= nmin1_2000 flted_26_1999)) (and (&lt;= 0 nmin2_2001) (&lt;= nmin2_2001 flted_26_1998)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2018  &exist; flted_25_2019  &exist; nmin1_2020  &exist; nmin2_2021 (flted_25_2019 + 1 = flted_25_1025 &and; flted_25_2018 + 2 = flted_25_1025 &and;  &exist; min_2022 (nmin2_1030 = 1 + min_2022 &and; min_2022 = <b>min</b>(nmin1_2020,nmin2_2021)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2020 &and; nmin1_2020 &le; flted_25_2019 &and; 0 &le; nmin2_2021 &and; nmin2_2021 &le; flted_25_2018) &or;  &exist; flted_26_2013  &exist; flted_26_2014  &exist; nmin1_2015  &exist; nmin2_2016 (flted_26_2014 + 1 = flted_25_1025 &and; flted_26_2013 + 1 = flted_25_1025 &and;  &exist; min_2017 (nmin2_1030 = 1 + min_2017 &and; min_2017 = <b>min</b>(nmin1_2015,nmin2_2016)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2015 &and; nmin1_2015 &le; flted_26_2014 &and; 0 &le; nmin2_2016 &and; nmin2_2016 &le; flted_26_2013)) &and; flted_25_1025 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2033 (nmin = 1 + min_2033 &and; min_2033 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2028  &exist; flted_25_2029  &exist; nmin1_2030  &exist; nmin2_2031 (flted_25_2029 + 1 = flted_25_1026 &and; flted_25_2028 + 2 = flted_25_1026 &and;  &exist; min_2032 (nmin1_1028 = 1 + min_2032 &and; min_2032 = <b>min</b>(nmin1_2030,nmin2_2031)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2030 &and; nmin1_2030 &le; flted_25_2029 &and; 0 &le; nmin2_2031 &and; nmin2_2031 &le; flted_25_2028) &or;  &exist; flted_26_2023  &exist; flted_26_2024  &exist; nmin1_2025  &exist; nmin2_2026 (flted_26_2024 + 1 = flted_25_1026 &and; flted_26_2023 + 1 = flted_25_1026 &and;  &exist; min_2027 (nmin1_1028 = 1 + min_2027 &and; min_2027 = <b>min</b>(nmin1_2025,nmin2_2026)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2025 &and; nmin1_2025 &le; flted_26_2024 &and; 0 &le; nmin2_2026 &and; nmin2_2026 &le; flted_26_2023)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2018 Int)) (exists ((flted_25_2019 Int)) (exists ((nmin1_2020 Int)) (exists ((nmin2_2021 Int)) (and (and (and (= (+ flted_25_2019 1) flted_25_1025) (= (+ flted_25_2018 2) flted_25_1025)) (exists ((min_2022 Int)) (and (= nmin2_1030 (+ 1 min_2022)) (or (and (= min_2022 nmin1_2020) (&lt; nmin1_2020 nmin2_2021)) (and (= min_2022 nmin2_2021) (&gt;= nmin1_2020 nmin2_2021)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2020) (&lt;= nmin1_2020 flted_25_2019)) (and (&lt;= 0 nmin2_2021) (&lt;= nmin2_2021 flted_25_2018)))))))))) (exists ((flted_26_2013 Int)) (exists ((flted_26_2014 Int)) (exists ((nmin1_2015 Int)) (exists ((nmin2_2016 Int)) (and (and (and (= (+ flted_26_2014 1) flted_25_1025) (= (+ flted_26_2013 1) flted_25_1025)) (exists ((min_2017 Int)) (and (= nmin2_1030 (+ 1 min_2017)) (or (and (= min_2017 nmin1_2015) (&lt; nmin1_2015 nmin2_2016)) (and (= min_2017 nmin2_2016) (&gt;= nmin1_2015 nmin2_2016)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2015) (&lt;= nmin1_2015 flted_26_2014)) (and (&lt;= 0 nmin2_2016) (&lt;= nmin2_2016 flted_26_2013)))))))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2033 Int)) (and (= nmin (+ 1 min_2033)) (or (and (= min_2033 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2033 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2028 Int)) (exists ((flted_25_2029 Int)) (exists ((nmin1_2030 Int)) (exists ((nmin2_2031 Int)) (and (and (and (= (+ flted_25_2029 1) flted_25_1026) (= (+ flted_25_2028 2) flted_25_1026)) (exists ((min_2032 Int)) (and (= nmin1_1028 (+ 1 min_2032)) (or (and (= min_2032 nmin1_2030) (&lt; nmin1_2030 nmin2_2031)) (and (= min_2032 nmin2_2031) (&gt;= nmin1_2030 nmin2_2031)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2030) (&lt;= nmin1_2030 flted_25_2029)) (and (&lt;= 0 nmin2_2031) (&lt;= nmin2_2031 flted_25_2028)))))))))) (exists ((flted_26_2023 Int)) (exists ((flted_26_2024 Int)) (exists ((nmin1_2025 Int)) (exists ((nmin2_2026 Int)) (and (and (and (= (+ flted_26_2024 1) flted_25_1026) (= (+ flted_26_2023 1) flted_25_1026)) (exists ((min_2027 Int)) (and (= nmin1_1028 (+ 1 min_2027)) (or (and (= min_2027 nmin1_2025) (&lt; nmin1_2025 nmin2_2026)) (and (= min_2027 nmin2_2026) (&gt;= nmin1_2025 nmin2_2026)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2025) (&lt;= nmin1_2025 flted_26_2024)) (and (&lt;= 0 nmin2_2026) (&lt;= nmin2_2026 flted_26_2023)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 106::height$node2(v_node2_103_800) at <a href="#L103">line 103</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2048  &exist; flted_25_2049  &exist; nmin1_2050  &exist; nmin2_2051 (flted_25_2049 + 1 = flted_25_1026 &and; flted_25_2048 + 2 = flted_25_1026 &and;  &exist; min_2052 (nmin1_1028 = 1 + min_2052 &and; min_2052 = <b>min</b>(nmin1_2050,nmin2_2051)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2050 &and; nmin1_2050 &le; flted_25_2049 &and; 0 &le; nmin2_2051 &and; nmin2_2051 &le; flted_25_2048) &or;  &exist; flted_26_2043  &exist; flted_26_2044  &exist; nmin1_2045  &exist; nmin2_2046 (flted_26_2044 + 1 = flted_25_1026 &and; flted_26_2043 + 1 = flted_25_1026 &and;  &exist; min_2047 (nmin1_1028 = 1 + min_2047 &and; min_2047 = <b>min</b>(nmin1_2045,nmin2_2046)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2045 &and; nmin1_2045 &le; flted_26_2044 &and; 0 &le; nmin2_2046 &and; nmin2_2046 &le; flted_26_2043)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2063 (nmin = 1 + min_2063 &and; min_2063 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; flted_25_1025 &le; nmin2_1030 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2058  &exist; flted_25_2059  &exist; nmin1_2060  &exist; nmin2_2061 (flted_25_2059 + 1 = flted_25_1025 &and; flted_25_2058 + 2 = flted_25_1025 &and;  &exist; min_2062 (nmin2_1030 = 1 + min_2062 &and; min_2062 = <b>min</b>(nmin1_2060,nmin2_2061)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2060 &and; nmin1_2060 &le; flted_25_2059 &and; 0 &le; nmin2_2061 &and; nmin2_2061 &le; flted_25_2058) &or;  &exist; flted_26_2053  &exist; flted_26_2054  &exist; nmin1_2055  &exist; nmin2_2056 (flted_26_2054 + 1 = flted_25_1025 &and; flted_26_2053 + 1 = flted_25_1025 &and;  &exist; min_2057 (nmin2_1030 = 1 + min_2057 &and; min_2057 = <b>min</b>(nmin1_2055,nmin2_2056)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2055 &and; nmin1_2055 &le; flted_26_2054 &and; 0 &le; nmin2_2056 &and; nmin2_2056 &le; flted_26_2053)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2048 Int)) (exists ((flted_25_2049 Int)) (exists ((nmin1_2050 Int)) (exists ((nmin2_2051 Int)) (and (and (and (= (+ flted_25_2049 1) flted_25_1026) (= (+ flted_25_2048 2) flted_25_1026)) (exists ((min_2052 Int)) (and (= nmin1_1028 (+ 1 min_2052)) (or (and (= min_2052 nmin1_2050) (&lt; nmin1_2050 nmin2_2051)) (and (= min_2052 nmin2_2051) (&gt;= nmin1_2050 nmin2_2051)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2050) (&lt;= nmin1_2050 flted_25_2049)) (and (&lt;= 0 nmin2_2051) (&lt;= nmin2_2051 flted_25_2048)))))))))) (exists ((flted_26_2043 Int)) (exists ((flted_26_2044 Int)) (exists ((nmin1_2045 Int)) (exists ((nmin2_2046 Int)) (and (and (and (= (+ flted_26_2044 1) flted_25_1026) (= (+ flted_26_2043 1) flted_25_1026)) (exists ((min_2047 Int)) (and (= nmin1_1028 (+ 1 min_2047)) (or (and (= min_2047 nmin1_2045) (&lt; nmin1_2045 nmin2_2046)) (and (= min_2047 nmin2_2046) (&gt;= nmin1_2045 nmin2_2046)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2045) (&lt;= nmin1_2045 flted_26_2044)) (and (&lt;= 0 nmin2_2046) (&lt;= nmin2_2046 flted_26_2043)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2063 Int)) (and (= nmin (+ 1 min_2063)) (or (and (= min_2063 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2063 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2058 Int)) (exists ((flted_25_2059 Int)) (exists ((nmin1_2060 Int)) (exists ((nmin2_2061 Int)) (and (and (and (= (+ flted_25_2059 1) flted_25_1025) (= (+ flted_25_2058 2) flted_25_1025)) (exists ((min_2062 Int)) (and (= nmin2_1030 (+ 1 min_2062)) (or (and (= min_2062 nmin1_2060) (&lt; nmin1_2060 nmin2_2061)) (and (= min_2062 nmin2_2061) (&gt;= nmin1_2060 nmin2_2061)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2060) (&lt;= nmin1_2060 flted_25_2059)) (and (&lt;= 0 nmin2_2061) (&lt;= nmin2_2061 flted_25_2058)))))))))) (exists ((flted_26_2053 Int)) (exists ((flted_26_2054 Int)) (exists ((nmin1_2055 Int)) (exists ((nmin2_2056 Int)) (and (and (and (= (+ flted_26_2054 1) flted_25_1025) (= (+ flted_26_2053 1) flted_25_1025)) (exists ((min_2057 Int)) (and (= nmin2_1030 (+ 1 min_2057)) (or (and (= min_2057 nmin1_2055) (&lt; nmin1_2055 nmin2_2056)) (and (= min_2057 nmin2_2056) (&gt;= nmin1_2055 nmin2_2056)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2055) (&lt;= nmin1_2055 flted_26_2054)) (and (&lt;= 0 nmin2_2056) (&lt;= nmin2_2056 flted_26_2053)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2073  &exist; flted_25_2074  &exist; nmin1_2075  &exist; nmin2_2076 (flted_25_2074 + 1 = flted_25_1026 &and; flted_25_2073 + 2 = flted_25_1026 &and;  &exist; min_2077 (nmin1_1028 = 1 + min_2077 &and; min_2077 = <b>min</b>(nmin1_2075,nmin2_2076)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2075 &and; nmin1_2075 &le; flted_25_2074 &and; 0 &le; nmin2_2076 &and; nmin2_2076 &le; flted_25_2073) &or;  &exist; flted_26_2068  &exist; flted_26_2069  &exist; nmin1_2070  &exist; nmin2_2071 (flted_26_2069 + 1 = flted_25_1026 &and; flted_26_2068 + 1 = flted_25_1026 &and;  &exist; min_2072 (nmin1_1028 = 1 + min_2072 &and; min_2072 = <b>min</b>(nmin1_2070,nmin2_2071)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2070 &and; nmin1_2070 &le; flted_26_2069 &and; 0 &le; nmin2_2071 &and; nmin2_2071 &le; flted_26_2068)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2088 (nmin = 1 + min_2088 &and; min_2088 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2083  &exist; flted_25_2084  &exist; nmin1_2085  &exist; nmin2_2086 (flted_25_2084 + 1 = flted_25_1025 &and; flted_25_2083 + 2 = flted_25_1025 &and;  &exist; min_2087 (nmin2_1030 = 1 + min_2087 &and; min_2087 = <b>min</b>(nmin1_2085,nmin2_2086)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2085 &and; nmin1_2085 &le; flted_25_2084 &and; 0 &le; nmin2_2086 &and; nmin2_2086 &le; flted_25_2083) &or;  &exist; flted_26_2078  &exist; flted_26_2079  &exist; nmin1_2080  &exist; nmin2_2081 (flted_26_2079 + 1 = flted_25_1025 &and; flted_26_2078 + 1 = flted_25_1025 &and;  &exist; min_2082 (nmin2_1030 = 1 + min_2082 &and; min_2082 = <b>min</b>(nmin1_2080,nmin2_2081)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2080 &and; nmin1_2080 &le; flted_26_2079 &and; 0 &le; nmin2_2081 &and; nmin2_2081 &le; flted_26_2078)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2073 Int)) (exists ((flted_25_2074 Int)) (exists ((nmin1_2075 Int)) (exists ((nmin2_2076 Int)) (and (and (and (= (+ flted_25_2074 1) flted_25_1026) (= (+ flted_25_2073 2) flted_25_1026)) (exists ((min_2077 Int)) (and (= nmin1_1028 (+ 1 min_2077)) (or (and (= min_2077 nmin1_2075) (&lt; nmin1_2075 nmin2_2076)) (and (= min_2077 nmin2_2076) (&gt;= nmin1_2075 nmin2_2076)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2075) (&lt;= nmin1_2075 flted_25_2074)) (and (&lt;= 0 nmin2_2076) (&lt;= nmin2_2076 flted_25_2073)))))))))) (exists ((flted_26_2068 Int)) (exists ((flted_26_2069 Int)) (exists ((nmin1_2070 Int)) (exists ((nmin2_2071 Int)) (and (and (and (= (+ flted_26_2069 1) flted_25_1026) (= (+ flted_26_2068 1) flted_25_1026)) (exists ((min_2072 Int)) (and (= nmin1_1028 (+ 1 min_2072)) (or (and (= min_2072 nmin1_2070) (&lt; nmin1_2070 nmin2_2071)) (and (= min_2072 nmin2_2071) (&gt;= nmin1_2070 nmin2_2071)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2070) (&lt;= nmin1_2070 flted_26_2069)) (and (&lt;= 0 nmin2_2071) (&lt;= nmin2_2071 flted_26_2068)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2088 Int)) (and (= nmin (+ 1 min_2088)) (or (and (= min_2088 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2088 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2083 Int)) (exists ((flted_25_2084 Int)) (exists ((nmin1_2085 Int)) (exists ((nmin2_2086 Int)) (and (and (and (= (+ flted_25_2084 1) flted_25_1025) (= (+ flted_25_2083 2) flted_25_1025)) (exists ((min_2087 Int)) (and (= nmin2_1030 (+ 1 min_2087)) (or (and (= min_2087 nmin1_2085) (&lt; nmin1_2085 nmin2_2086)) (and (= min_2087 nmin2_2086) (&gt;= nmin1_2085 nmin2_2086)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2085) (&lt;= nmin1_2085 flted_25_2084)) (and (&lt;= 0 nmin2_2086) (&lt;= nmin2_2086 flted_25_2083)))))))))) (exists ((flted_26_2078 Int)) (exists ((flted_26_2079 Int)) (exists ((nmin1_2080 Int)) (exists ((nmin2_2081 Int)) (and (and (and (= (+ flted_26_2079 1) flted_25_1025) (= (+ flted_26_2078 1) flted_25_1025)) (exists ((min_2082 Int)) (and (= nmin2_1030 (+ 1 min_2082)) (or (and (= min_2082 nmin1_2080) (&lt; nmin1_2080 nmin2_2081)) (and (= min_2082 nmin2_2081) (&gt;= nmin1_2080 nmin2_2081)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2080) (&lt;= nmin1_2080 flted_26_2079)) (and (&lt;= 0 nmin2_2081) (&lt;= nmin2_2081 flted_26_2078)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 101::insert$node2~int(aux_71,v) rec at <a href="#L105">line 105</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 95::insert$node2~int(aux_71,v) rec at <a href="#L111">line 111</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2129  &exist; flted_25_2130  &exist; nmin1_2131  &exist; nmin2_2132 (flted_25_2130 + 1 = flted_25_1026 &and; flted_25_2129 + 2 = flted_25_1026 &and;  &exist; min_2133 (nmin1_1028 = 1 + min_2133 &and; min_2133 = <b>min</b>(nmin1_2131,nmin2_2132)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2131 &and; nmin1_2131 &le; flted_25_2130 &and; 0 &le; nmin2_2132 &and; nmin2_2132 &le; flted_25_2129) &or;  &exist; flted_26_2124  &exist; flted_26_2125  &exist; nmin1_2126  &exist; nmin2_2127 (flted_26_2125 + 1 = flted_25_1026 &and; flted_26_2124 + 1 = flted_25_1026 &and;  &exist; min_2128 (nmin1_1028 = 1 + min_2128 &and; min_2128 = <b>min</b>(nmin1_2126,nmin2_2127)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2126 &and; nmin1_2126 &le; flted_26_2125 &and; 0 &le; nmin2_2127 &and; nmin2_2127 &le; flted_26_2124)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2134 (nmin = 1 + min_2134 &and; min_2134 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 &le; nmin2_1030 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; flted_25_1026 &ne; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2119  &exist; flted_25_2120  &exist; nmin1_2121  &exist; nmin2_2122 (flted_25_2120 + 1 = flted_25_1025 &and; flted_25_2119 + 2 = flted_25_1025 &and;  &exist; min_2123 (nmin2_1030 = 1 + min_2123 &and; min_2123 = <b>min</b>(nmin1_2121,nmin2_2122)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2121 &and; nmin1_2121 &le; flted_25_2120 &and; 0 &le; nmin2_2122 &and; nmin2_2122 &le; flted_25_2119) &or;  &exist; flted_26_2114  &exist; flted_26_2115  &exist; nmin1_2116  &exist; nmin2_2117 (flted_26_2115 + 1 = flted_25_1025 &and; flted_26_2114 + 1 = flted_25_1025 &and;  &exist; min_2118 (nmin2_1030 = 1 + min_2118 &and; min_2118 = <b>min</b>(nmin1_2116,nmin2_2117)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2116 &and; nmin1_2116 &le; flted_26_2115 &and; 0 &le; nmin2_2117 &and; nmin2_2117 &le; flted_26_2114)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2129 Int)) (exists ((flted_25_2130 Int)) (exists ((nmin1_2131 Int)) (exists ((nmin2_2132 Int)) (and (and (and (= (+ flted_25_2130 1) flted_25_1026) (= (+ flted_25_2129 2) flted_25_1026)) (exists ((min_2133 Int)) (and (= nmin1_1028 (+ 1 min_2133)) (or (and (= min_2133 nmin1_2131) (&lt; nmin1_2131 nmin2_2132)) (and (= min_2133 nmin2_2132) (&gt;= nmin1_2131 nmin2_2132)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2131) (&lt;= nmin1_2131 flted_25_2130)) (and (&lt;= 0 nmin2_2132) (&lt;= nmin2_2132 flted_25_2129)))))))))) (exists ((flted_26_2124 Int)) (exists ((flted_26_2125 Int)) (exists ((nmin1_2126 Int)) (exists ((nmin2_2127 Int)) (and (and (and (= (+ flted_26_2125 1) flted_25_1026) (= (+ flted_26_2124 1) flted_25_1026)) (exists ((min_2128 Int)) (and (= nmin1_1028 (+ 1 min_2128)) (or (and (= min_2128 nmin1_2126) (&lt; nmin1_2126 nmin2_2127)) (and (= min_2128 nmin2_2127) (&gt;= nmin1_2126 nmin2_2127)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2126) (&lt;= nmin1_2126 flted_26_2125)) (and (&lt;= 0 nmin2_2127) (&lt;= nmin2_2127 flted_26_2124)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2134 Int)) (and (= nmin (+ 1 min_2134)) (or (and (= min_2134 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2134 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2119 Int)) (exists ((flted_25_2120 Int)) (exists ((nmin1_2121 Int)) (exists ((nmin2_2122 Int)) (and (and (and (= (+ flted_25_2120 1) flted_25_1025) (= (+ flted_25_2119 2) flted_25_1025)) (exists ((min_2123 Int)) (and (= nmin2_1030 (+ 1 min_2123)) (or (and (= min_2123 nmin1_2121) (&lt; nmin1_2121 nmin2_2122)) (and (= min_2123 nmin2_2122) (&gt;= nmin1_2121 nmin2_2122)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2121) (&lt;= nmin1_2121 flted_25_2120)) (and (&lt;= 0 nmin2_2122) (&lt;= nmin2_2122 flted_25_2119)))))))))) (exists ((flted_26_2114 Int)) (exists ((flted_26_2115 Int)) (exists ((nmin1_2116 Int)) (exists ((nmin2_2117 Int)) (and (and (and (= (+ flted_26_2115 1) flted_25_1025) (= (+ flted_26_2114 1) flted_25_1025)) (exists ((min_2118 Int)) (and (= nmin2_1030 (+ 1 min_2118)) (or (and (= min_2118 nmin1_2116) (&lt; nmin1_2116 nmin2_2117)) (and (= min_2118 nmin2_2117) (&gt;= nmin1_2116 nmin2_2117)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2116) (&lt;= nmin1_2116 flted_26_2115)) (and (&lt;= 0 nmin2_2117) (&lt;= nmin2_2117 flted_26_2114)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2135 (nmin = 1 + min_2135 &and; min_2135 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &ne; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025)  &#8866;  nmin2_1030 &lt; flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2135 Int)) (and (= nmin (+ 1 min_2135)) (or (and (= min_2135 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2135 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2151  &exist; flted_25_2152  &exist; nmin1_2153  &exist; nmin2_2154 (flted_25_2152 + 1 = flted_25_1026 &and; flted_25_2151 + 2 = flted_25_1026 &and;  &exist; min_2155 (nmin1_1028 = 1 + min_2155 &and; min_2155 = <b>min</b>(nmin1_2153,nmin2_2154)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2153 &and; nmin1_2153 &le; flted_25_2152 &and; 0 &le; nmin2_2154 &and; nmin2_2154 &le; flted_25_2151) &or;  &exist; flted_26_2146  &exist; flted_26_2147  &exist; nmin1_2148  &exist; nmin2_2149 (flted_26_2147 + 1 = flted_25_1026 &and; flted_26_2146 + 1 = flted_25_1026 &and;  &exist; min_2150 (nmin1_1028 = 1 + min_2150 &and; min_2150 = <b>min</b>(nmin1_2148,nmin2_2149)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2148 &and; nmin1_2148 &le; flted_26_2147 &and; 0 &le; nmin2_2149 &and; nmin2_2149 &le; flted_26_2146)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2156 (nmin = 1 + min_2156 &and; min_2156 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 &le; nmin2_1030 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; flted_25_1026 &ne; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2141  &exist; flted_25_2142  &exist; nmin1_2143  &exist; nmin2_2144 (flted_25_2142 + 1 = flted_25_1025 &and; flted_25_2141 + 2 = flted_25_1025 &and;  &exist; min_2145 (nmin2_1030 = 1 + min_2145 &and; min_2145 = <b>min</b>(nmin1_2143,nmin2_2144)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2143 &and; nmin1_2143 &le; flted_25_2142 &and; 0 &le; nmin2_2144 &and; nmin2_2144 &le; flted_25_2141) &or;  &exist; flted_26_2136  &exist; flted_26_2137  &exist; nmin1_2138  &exist; nmin2_2139 (flted_26_2137 + 1 = flted_25_1025 &and; flted_26_2136 + 1 = flted_25_1025 &and;  &exist; min_2140 (nmin2_1030 = 1 + min_2140 &and; min_2140 = <b>min</b>(nmin1_2138,nmin2_2139)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2138 &and; nmin1_2138 &le; flted_26_2137 &and; 0 &le; nmin2_2139 &and; nmin2_2139 &le; flted_26_2136)))  &#8866;  nmin2_1030 &lt; flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2151 Int)) (exists ((flted_25_2152 Int)) (exists ((nmin1_2153 Int)) (exists ((nmin2_2154 Int)) (and (and (and (= (+ flted_25_2152 1) flted_25_1026) (= (+ flted_25_2151 2) flted_25_1026)) (exists ((min_2155 Int)) (and (= nmin1_1028 (+ 1 min_2155)) (or (and (= min_2155 nmin1_2153) (&lt; nmin1_2153 nmin2_2154)) (and (= min_2155 nmin2_2154) (&gt;= nmin1_2153 nmin2_2154)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2153) (&lt;= nmin1_2153 flted_25_2152)) (and (&lt;= 0 nmin2_2154) (&lt;= nmin2_2154 flted_25_2151)))))))))) (exists ((flted_26_2146 Int)) (exists ((flted_26_2147 Int)) (exists ((nmin1_2148 Int)) (exists ((nmin2_2149 Int)) (and (and (and (= (+ flted_26_2147 1) flted_25_1026) (= (+ flted_26_2146 1) flted_25_1026)) (exists ((min_2150 Int)) (and (= nmin1_1028 (+ 1 min_2150)) (or (and (= min_2150 nmin1_2148) (&lt; nmin1_2148 nmin2_2149)) (and (= min_2150 nmin2_2149) (&gt;= nmin1_2148 nmin2_2149)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2148) (&lt;= nmin1_2148 flted_26_2147)) (and (&lt;= 0 nmin2_2149) (&lt;= nmin2_2149 flted_26_2146)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2156 Int)) (and (= nmin (+ 1 min_2156)) (or (and (= min_2156 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2156 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2141 Int)) (exists ((flted_25_2142 Int)) (exists ((nmin1_2143 Int)) (exists ((nmin2_2144 Int)) (and (and (and (= (+ flted_25_2142 1) flted_25_1025) (= (+ flted_25_2141 2) flted_25_1025)) (exists ((min_2145 Int)) (and (= nmin2_1030 (+ 1 min_2145)) (or (and (= min_2145 nmin1_2143) (&lt; nmin1_2143 nmin2_2144)) (and (= min_2145 nmin2_2144) (&gt;= nmin1_2143 nmin2_2144)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2143) (&lt;= nmin1_2143 flted_25_2142)) (and (&lt;= 0 nmin2_2144) (&lt;= nmin2_2144 flted_25_2141)))))))))) (exists ((flted_26_2136 Int)) (exists ((flted_26_2137 Int)) (exists ((nmin1_2138 Int)) (exists ((nmin2_2139 Int)) (and (and (and (= (+ flted_26_2137 1) flted_25_1025) (= (+ flted_26_2136 1) flted_25_1025)) (exists ((min_2140 Int)) (and (= nmin2_1030 (+ 1 min_2140)) (or (and (= min_2140 nmin1_2138) (&lt; nmin1_2138 nmin2_2139)) (and (= min_2140 nmin2_2139) (&gt;= nmin1_2138 nmin2_2139)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2138) (&lt;= nmin1_2138 flted_26_2137)) (and (&lt;= 0 nmin2_2139) (&lt;= nmin2_2139 flted_26_2136)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2176  &exist; flted_25_2177  &exist; nmin1_2178  &exist; nmin2_2179 (flted_25_2177 + 1 = flted_25_1026 &and; flted_25_2176 + 2 = flted_25_1026 &and;  &exist; min_2180 (nmin1_1028 = 1 + min_2180 &and; min_2180 = <b>min</b>(nmin1_2178,nmin2_2179)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2178 &and; nmin1_2178 &le; flted_25_2177 &and; 0 &le; nmin2_2179 &and; nmin2_2179 &le; flted_25_2176) &or;  &exist; flted_26_2171  &exist; flted_26_2172  &exist; nmin1_2173  &exist; nmin2_2174 (flted_26_2172 + 1 = flted_25_1026 &and; flted_26_2171 + 1 = flted_25_1026 &and;  &exist; min_2175 (nmin1_1028 = 1 + min_2175 &and; min_2175 = <b>min</b>(nmin1_2173,nmin2_2174)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2173 &and; nmin1_2173 &le; flted_26_2172 &and; 0 &le; nmin2_2174 &and; nmin2_2174 &le; flted_26_2171)) &and; flted_25_1026 &ne; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2181 (nmin = 1 + min_2181 &and; min_2181 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2166  &exist; flted_25_2167  &exist; nmin1_2168  &exist; nmin2_2169 (flted_25_2167 + 1 = flted_25_1025 &and; flted_25_2166 + 2 = flted_25_1025 &and;  &exist; min_2170 (nmin2_1030 = 1 + min_2170 &and; min_2170 = <b>min</b>(nmin1_2168,nmin2_2169)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2168 &and; nmin1_2168 &le; flted_25_2167 &and; 0 &le; nmin2_2169 &and; nmin2_2169 &le; flted_25_2166) &or;  &exist; flted_26_2161  &exist; flted_26_2162  &exist; nmin1_2163  &exist; nmin2_2164 (flted_26_2162 + 1 = flted_25_1025 &and; flted_26_2161 + 1 = flted_25_1025 &and;  &exist; min_2165 (nmin2_1030 = 1 + min_2165 &and; min_2165 = <b>min</b>(nmin1_2163,nmin2_2164)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2163 &and; nmin1_2163 &le; flted_26_2162 &and; 0 &le; nmin2_2164 &and; nmin2_2164 &le; flted_26_2161)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2176 Int)) (exists ((flted_25_2177 Int)) (exists ((nmin1_2178 Int)) (exists ((nmin2_2179 Int)) (and (and (and (= (+ flted_25_2177 1) flted_25_1026) (= (+ flted_25_2176 2) flted_25_1026)) (exists ((min_2180 Int)) (and (= nmin1_1028 (+ 1 min_2180)) (or (and (= min_2180 nmin1_2178) (&lt; nmin1_2178 nmin2_2179)) (and (= min_2180 nmin2_2179) (&gt;= nmin1_2178 nmin2_2179)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2178) (&lt;= nmin1_2178 flted_25_2177)) (and (&lt;= 0 nmin2_2179) (&lt;= nmin2_2179 flted_25_2176)))))))))) (exists ((flted_26_2171 Int)) (exists ((flted_26_2172 Int)) (exists ((nmin1_2173 Int)) (exists ((nmin2_2174 Int)) (and (and (and (= (+ flted_26_2172 1) flted_25_1026) (= (+ flted_26_2171 1) flted_25_1026)) (exists ((min_2175 Int)) (and (= nmin1_1028 (+ 1 min_2175)) (or (and (= min_2175 nmin1_2173) (&lt; nmin1_2173 nmin2_2174)) (and (= min_2175 nmin2_2174) (&gt;= nmin1_2173 nmin2_2174)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2173) (&lt;= nmin1_2173 flted_26_2172)) (and (&lt;= 0 nmin2_2174) (&lt;= nmin2_2174 flted_26_2171)))))))))))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2181 Int)) (and (= nmin (+ 1 min_2181)) (or (and (= min_2181 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2181 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2166 Int)) (exists ((flted_25_2167 Int)) (exists ((nmin1_2168 Int)) (exists ((nmin2_2169 Int)) (and (and (and (= (+ flted_25_2167 1) flted_25_1025) (= (+ flted_25_2166 2) flted_25_1025)) (exists ((min_2170 Int)) (and (= nmin2_1030 (+ 1 min_2170)) (or (and (= min_2170 nmin1_2168) (&lt; nmin1_2168 nmin2_2169)) (and (= min_2170 nmin2_2169) (&gt;= nmin1_2168 nmin2_2169)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2168) (&lt;= nmin1_2168 flted_25_2167)) (and (&lt;= 0 nmin2_2169) (&lt;= nmin2_2169 flted_25_2166)))))))))) (exists ((flted_26_2161 Int)) (exists ((flted_26_2162 Int)) (exists ((nmin1_2163 Int)) (exists ((nmin2_2164 Int)) (and (and (and (= (+ flted_26_2162 1) flted_25_1025) (= (+ flted_26_2161 1) flted_25_1025)) (exists ((min_2165 Int)) (and (= nmin2_1030 (+ 1 min_2165)) (or (and (= min_2165 nmin1_2163) (&lt; nmin1_2163 nmin2_2164)) (and (= min_2165 nmin2_2164) (&gt;= nmin1_2163 nmin2_2164)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2163) (&lt;= nmin1_2163 flted_26_2162)) (and (&lt;= 0 nmin2_2164) (&lt;= nmin2_2164 flted_26_2161)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2197  &exist; flted_25_2198  &exist; nmin1_2199  &exist; nmin2_2200 (flted_25_2198 + 1 = flted_25_1026 &and; flted_25_2197 + 2 = flted_25_1026 &and;  &exist; min_2201 (nmin1_1028 = 1 + min_2201 &and; min_2201 = <b>min</b>(nmin1_2199,nmin2_2200)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2199 &and; nmin1_2199 &le; flted_25_2198 &and; 0 &le; nmin2_2200 &and; nmin2_2200 &le; flted_25_2197) &or;  &exist; flted_26_2192  &exist; flted_26_2193  &exist; nmin1_2194  &exist; nmin2_2195 (flted_26_2193 + 1 = flted_25_1026 &and; flted_26_2192 + 1 = flted_25_1026 &and;  &exist; min_2196 (nmin1_1028 = 1 + min_2196 &and; min_2196 = <b>min</b>(nmin1_2194,nmin2_2195)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2194 &and; nmin1_2194 &le; flted_26_2193 &and; 0 &le; nmin2_2195 &and; nmin2_2195 &le; flted_26_2192)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2202 (nmin = 1 + min_2202 &and; min_2202 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 &le; nmin2_1030 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; flted_25_1026 &ne; flted_25_1025 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2187  &exist; flted_25_2188  &exist; nmin1_2189  &exist; nmin2_2190 (flted_25_2188 + 1 = flted_25_1025 &and; flted_25_2187 + 2 = flted_25_1025 &and;  &exist; min_2191 (nmin2_1030 = 1 + min_2191 &and; min_2191 = <b>min</b>(nmin1_2189,nmin2_2190)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2189 &and; nmin1_2189 &le; flted_25_2188 &and; 0 &le; nmin2_2190 &and; nmin2_2190 &le; flted_25_2187) &or;  &exist; flted_26_2182  &exist; flted_26_2183  &exist; nmin1_2184  &exist; nmin2_2185 (flted_26_2183 + 1 = flted_25_1025 &and; flted_26_2182 + 1 = flted_25_1025 &and;  &exist; min_2186 (nmin2_1030 = 1 + min_2186 &and; min_2186 = <b>min</b>(nmin1_2184,nmin2_2185)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2184 &and; nmin1_2184 &le; flted_26_2183 &and; 0 &le; nmin2_2185 &and; nmin2_2185 &le; flted_26_2182)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2197 Int)) (exists ((flted_25_2198 Int)) (exists ((nmin1_2199 Int)) (exists ((nmin2_2200 Int)) (and (and (and (= (+ flted_25_2198 1) flted_25_1026) (= (+ flted_25_2197 2) flted_25_1026)) (exists ((min_2201 Int)) (and (= nmin1_1028 (+ 1 min_2201)) (or (and (= min_2201 nmin1_2199) (&lt; nmin1_2199 nmin2_2200)) (and (= min_2201 nmin2_2200) (&gt;= nmin1_2199 nmin2_2200)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2199) (&lt;= nmin1_2199 flted_25_2198)) (and (&lt;= 0 nmin2_2200) (&lt;= nmin2_2200 flted_25_2197)))))))))) (exists ((flted_26_2192 Int)) (exists ((flted_26_2193 Int)) (exists ((nmin1_2194 Int)) (exists ((nmin2_2195 Int)) (and (and (and (= (+ flted_26_2193 1) flted_25_1026) (= (+ flted_26_2192 1) flted_25_1026)) (exists ((min_2196 Int)) (and (= nmin1_1028 (+ 1 min_2196)) (or (and (= min_2196 nmin1_2194) (&lt; nmin1_2194 nmin2_2195)) (and (= min_2196 nmin2_2195) (&gt;= nmin1_2194 nmin2_2195)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2194) (&lt;= nmin1_2194 flted_26_2193)) (and (&lt;= 0 nmin2_2195) (&lt;= nmin2_2195 flted_26_2192)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2202 Int)) (and (= nmin (+ 1 min_2202)) (or (and (= min_2202 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2202 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2187 Int)) (exists ((flted_25_2188 Int)) (exists ((nmin1_2189 Int)) (exists ((nmin2_2190 Int)) (and (and (and (= (+ flted_25_2188 1) flted_25_1025) (= (+ flted_25_2187 2) flted_25_1025)) (exists ((min_2191 Int)) (and (= nmin2_1030 (+ 1 min_2191)) (or (and (= min_2191 nmin1_2189) (&lt; nmin1_2189 nmin2_2190)) (and (= min_2191 nmin2_2190) (&gt;= nmin1_2189 nmin2_2190)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2189) (&lt;= nmin1_2189 flted_25_2188)) (and (&lt;= 0 nmin2_2190) (&lt;= nmin2_2190 flted_25_2187)))))))))) (exists ((flted_26_2182 Int)) (exists ((flted_26_2183 Int)) (exists ((nmin1_2184 Int)) (exists ((nmin2_2185 Int)) (and (and (and (= (+ flted_26_2183 1) flted_25_1025) (= (+ flted_26_2182 1) flted_25_1025)) (exists ((min_2186 Int)) (and (= nmin2_1030 (+ 1 min_2186)) (or (and (= min_2186 nmin1_2184) (&lt; nmin1_2184 nmin2_2185)) (and (= min_2186 nmin2_2185) (&gt;= nmin1_2184 nmin2_2185)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2184) (&lt;= nmin1_2184 flted_26_2183)) (and (&lt;= 0 nmin2_2185) (&lt;= nmin2_2185 flted_26_2182)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2203 (nmin = 1 + min_2203 &and; min_2203 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &ne; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025)  &#8866;  nmin2_1030 = flted_25_1025
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2203 Int)) (and (= nmin (+ 1 min_2203)) (or (and (= min_2203 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2203 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin2_1030 flted_25_1025)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2223  &exist; flted_25_2224  &exist; nmin1_2225  &exist; nmin2_2226 (flted_25_2224 + 1 = flted_25_1026 &and; flted_25_2223 + 2 = flted_25_1026 &and;  &exist; min_2227 (nmin1_1028 = 1 + min_2227 &and; min_2227 = <b>min</b>(nmin1_2225,nmin2_2226)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2225 &and; nmin1_2225 &le; flted_25_2224 &and; 0 &le; nmin2_2226 &and; nmin2_2226 &le; flted_25_2223) &or;  &exist; flted_26_2218  &exist; flted_26_2219  &exist; nmin1_2220  &exist; nmin2_2221 (flted_26_2219 + 1 = flted_25_1026 &and; flted_26_2218 + 1 = flted_25_1026 &and;  &exist; min_2222 (nmin1_1028 = 1 + min_2222 &and; min_2222 = <b>min</b>(nmin1_2220,nmin2_2221)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2220 &and; nmin1_2220 &le; flted_26_2219 &and; 0 &le; nmin2_2221 &and; nmin2_2221 &le; flted_26_2218)) &and; flted_25_1026 &ne; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2228 (nmin = 1 + min_2228 &and; min_2228 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2213  &exist; flted_25_2214  &exist; nmin1_2215  &exist; nmin2_2216 (flted_25_2214 + 1 = flted_25_1025 &and; flted_25_2213 + 2 = flted_25_1025 &and;  &exist; min_2217 (nmin2_1030 = 1 + min_2217 &and; min_2217 = <b>min</b>(nmin1_2215,nmin2_2216)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2215 &and; nmin1_2215 &le; flted_25_2214 &and; 0 &le; nmin2_2216 &and; nmin2_2216 &le; flted_25_2213) &or;  &exist; flted_26_2208  &exist; flted_26_2209  &exist; nmin1_2210  &exist; nmin2_2211 (flted_26_2209 + 1 = flted_25_1025 &and; flted_26_2208 + 1 = flted_25_1025 &and;  &exist; min_2212 (nmin2_1030 = 1 + min_2212 &and; min_2212 = <b>min</b>(nmin1_2210,nmin2_2211)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2210 &and; nmin1_2210 &le; flted_26_2209 &and; 0 &le; nmin2_2211 &and; nmin2_2211 &le; flted_26_2208)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2223 Int)) (exists ((flted_25_2224 Int)) (exists ((nmin1_2225 Int)) (exists ((nmin2_2226 Int)) (and (and (and (= (+ flted_25_2224 1) flted_25_1026) (= (+ flted_25_2223 2) flted_25_1026)) (exists ((min_2227 Int)) (and (= nmin1_1028 (+ 1 min_2227)) (or (and (= min_2227 nmin1_2225) (&lt; nmin1_2225 nmin2_2226)) (and (= min_2227 nmin2_2226) (&gt;= nmin1_2225 nmin2_2226)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2225) (&lt;= nmin1_2225 flted_25_2224)) (and (&lt;= 0 nmin2_2226) (&lt;= nmin2_2226 flted_25_2223)))))))))) (exists ((flted_26_2218 Int)) (exists ((flted_26_2219 Int)) (exists ((nmin1_2220 Int)) (exists ((nmin2_2221 Int)) (and (and (and (= (+ flted_26_2219 1) flted_25_1026) (= (+ flted_26_2218 1) flted_25_1026)) (exists ((min_2222 Int)) (and (= nmin1_1028 (+ 1 min_2222)) (or (and (= min_2222 nmin1_2220) (&lt; nmin1_2220 nmin2_2221)) (and (= min_2222 nmin2_2221) (&gt;= nmin1_2220 nmin2_2221)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2220) (&lt;= nmin1_2220 flted_26_2219)) (and (&lt;= 0 nmin2_2221) (&lt;= nmin2_2221 flted_26_2218)))))))))))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2228 Int)) (and (= nmin (+ 1 min_2228)) (or (and (= min_2228 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2228 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2213 Int)) (exists ((flted_25_2214 Int)) (exists ((nmin1_2215 Int)) (exists ((nmin2_2216 Int)) (and (and (and (= (+ flted_25_2214 1) flted_25_1025) (= (+ flted_25_2213 2) flted_25_1025)) (exists ((min_2217 Int)) (and (= nmin2_1030 (+ 1 min_2217)) (or (and (= min_2217 nmin1_2215) (&lt; nmin1_2215 nmin2_2216)) (and (= min_2217 nmin2_2216) (&gt;= nmin1_2215 nmin2_2216)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2215) (&lt;= nmin1_2215 flted_25_2214)) (and (&lt;= 0 nmin2_2216) (&lt;= nmin2_2216 flted_25_2213)))))))))) (exists ((flted_26_2208 Int)) (exists ((flted_26_2209 Int)) (exists ((nmin1_2210 Int)) (exists ((nmin2_2211 Int)) (and (and (and (= (+ flted_26_2209 1) flted_25_1025) (= (+ flted_26_2208 1) flted_25_1025)) (exists ((min_2212 Int)) (and (= nmin2_1030 (+ 1 min_2212)) (or (and (= min_2212 nmin1_2210) (&lt; nmin1_2210 nmin2_2211)) (and (= min_2212 nmin2_2211) (&gt;= nmin1_2210 nmin2_2211)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2210) (&lt;= nmin1_2210 flted_26_2209)) (and (&lt;= 0 nmin2_2211) (&lt;= nmin2_2211 flted_26_2208)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2276  &exist; flted_25_2277  &exist; nmin1_2278  &exist; nmin2_2279 (flted_25_2277 + 1 = flted_25_1025 &and; flted_25_2276 + 2 = flted_25_1025 &and;  &exist; min_2280 (nmin2_1030 = 1 + min_2280 &and; min_2280 = <b>min</b>(nmin1_2278,nmin2_2279)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2278 &and; nmin1_2278 &le; flted_25_2277 &and; 0 &le; nmin2_2279 &and; nmin2_2279 &le; flted_25_2276) &or;  &exist; flted_26_2271  &exist; flted_26_2272  &exist; nmin1_2273  &exist; nmin2_2274 (flted_26_2272 + 1 = flted_25_1025 &and; flted_26_2271 + 1 = flted_25_1025 &and;  &exist; min_2275 (nmin2_1030 = 1 + min_2275 &and; min_2275 = <b>min</b>(nmin1_2273,nmin2_2274)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2273 &and; nmin1_2273 &le; flted_26_2272 &and; 0 &le; nmin2_2274 &and; nmin2_2274 &le; flted_26_2271)) &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2281 (nmin = 1 + min_2281 &and; min_2281 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2266  &exist; flted_25_2267  &exist; nmin1_2268  &exist; nmin2_2269 (flted_25_2267 + 1 = flted_25_1026 &and; flted_25_2266 + 2 = flted_25_1026 &and;  &exist; min_2270 (nmin1_1505 = 1 + min_2270 &and; min_2270 = <b>min</b>(nmin1_2268,nmin2_2269)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2268 &and; nmin1_2268 &le; flted_25_2267 &and; 0 &le; nmin2_2269 &and; nmin2_2269 &le; flted_25_2266) &or;  &exist; flted_26_2261  &exist; flted_26_2262  &exist; nmin1_2263  &exist; nmin2_2264 (flted_26_2262 + 1 = flted_25_1026 &and; flted_26_2261 + 1 = flted_25_1026 &and;  &exist; min_2265 (nmin1_1505 = 1 + min_2265 &and; min_2265 = <b>min</b>(nmin1_2263,nmin2_2264)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2263 &and; nmin1_2263 &le; flted_26_2262 &and; 0 &le; nmin2_2264 &and; nmin2_2264 &le; flted_26_2261)))  &#8866;  (aux_71' = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1505 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2276 Int)) (exists ((flted_25_2277 Int)) (exists ((nmin1_2278 Int)) (exists ((nmin2_2279 Int)) (and (and (and (= (+ flted_25_2277 1) flted_25_1025) (= (+ flted_25_2276 2) flted_25_1025)) (exists ((min_2280 Int)) (and (= nmin2_1030 (+ 1 min_2280)) (or (and (= min_2280 nmin1_2278) (&lt; nmin1_2278 nmin2_2279)) (and (= min_2280 nmin2_2279) (&gt;= nmin1_2278 nmin2_2279)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2278) (&lt;= nmin1_2278 flted_25_2277)) (and (&lt;= 0 nmin2_2279) (&lt;= nmin2_2279 flted_25_2276)))))))))) (exists ((flted_26_2271 Int)) (exists ((flted_26_2272 Int)) (exists ((nmin1_2273 Int)) (exists ((nmin2_2274 Int)) (and (and (and (= (+ flted_26_2272 1) flted_25_1025) (= (+ flted_26_2271 1) flted_25_1025)) (exists ((min_2275 Int)) (and (= nmin2_1030 (+ 1 min_2275)) (or (and (= min_2275 nmin1_2273) (&lt; nmin1_2273 nmin2_2274)) (and (= min_2275 nmin2_2274) (&gt;= nmin1_2273 nmin2_2274)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2273) (&lt;= nmin1_2273 flted_26_2272)) (and (&lt;= 0 nmin2_2274) (&lt;= nmin2_2274 flted_26_2271)))))))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2281 Int)) (and (= nmin (+ 1 min_2281)) (or (and (= min_2281 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2281 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2266 Int)) (exists ((flted_25_2267 Int)) (exists ((nmin1_2268 Int)) (exists ((nmin2_2269 Int)) (and (and (and (= (+ flted_25_2267 1) flted_25_1026) (= (+ flted_25_2266 2) flted_25_1026)) (exists ((min_2270 Int)) (and (= nmin1_1505 (+ 1 min_2270)) (or (and (= min_2270 nmin1_2268) (&lt; nmin1_2268 nmin2_2269)) (and (= min_2270 nmin2_2269) (&gt;= nmin1_2268 nmin2_2269)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2268) (&lt;= nmin1_2268 flted_25_2267)) (and (&lt;= 0 nmin2_2269) (&lt;= nmin2_2269 flted_25_2266)))))))))) (exists ((flted_26_2261 Int)) (exists ((flted_26_2262 Int)) (exists ((nmin1_2263 Int)) (exists ((nmin2_2264 Int)) (and (and (and (= (+ flted_26_2262 1) flted_25_1026) (= (+ flted_26_2261 1) flted_25_1026)) (exists ((min_2265 Int)) (and (= nmin1_1505 (+ 1 min_2265)) (or (and (= min_2265 nmin1_2263) (&lt; nmin1_2263 nmin2_2264)) (and (= min_2265 nmin2_2264) (&gt;= nmin1_2263 nmin2_2264)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2263) (&lt;= nmin1_2263 flted_26_2262)) (and (&lt;= 0 nmin2_2264) (&lt;= nmin2_2264 flted_26_2261)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_25_1026 0) (= nmin1_1505 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2288  &exist; flted_25_2289  &exist; nmin1_2290  &exist; nmin2_2291 (flted_25_2289 + 1 = flted_25_1026 &and; flted_25_2288 + 2 = flted_25_1026 &and;  &exist; min_2292 (nmin1_1505 = 1 + min_2292 &and; min_2292 = <b>min</b>(nmin1_2290,nmin2_2291)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2290 &and; nmin1_2290 &le; flted_25_2289 &and; 0 &le; nmin2_2291 &and; nmin2_2291 &le; flted_25_2288) &or;  &exist; flted_26_2283  &exist; flted_26_2284  &exist; nmin1_2285  &exist; nmin2_2286 (flted_26_2284 + 1 = flted_25_1026 &and; flted_26_2283 + 1 = flted_25_1026 &and;  &exist; min_2287 (nmin1_1505 = 1 + min_2287 &and; min_2287 = <b>min</b>(nmin1_2285,nmin2_2286)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2285 &and; nmin1_2285 &le; flted_26_2284 &and; 0 &le; nmin2_2286 &and; nmin2_2286 &le; flted_26_2283)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2303 (nmin = 1 + min_2303 &and; min_2303 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2298  &exist; flted_25_2299  &exist; nmin1_2300  &exist; nmin2_2301 (flted_25_2299 + 1 = flted_25_1025 &and; flted_25_2298 + 2 = flted_25_1025 &and;  &exist; min_2302 (nmin2_1030 = 1 + min_2302 &and; min_2302 = <b>min</b>(nmin1_2300,nmin2_2301)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2300 &and; nmin1_2300 &le; flted_25_2299 &and; 0 &le; nmin2_2301 &and; nmin2_2301 &le; flted_25_2298) &or;  &exist; flted_26_2293  &exist; flted_26_2294  &exist; nmin1_2295  &exist; nmin2_2296 (flted_26_2294 + 1 = flted_25_1025 &and; flted_26_2293 + 1 = flted_25_1025 &and;  &exist; min_2297 (nmin2_1030 = 1 + min_2297 &and; min_2297 = <b>min</b>(nmin1_2295,nmin2_2296)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2295 &and; nmin1_2295 &le; flted_26_2294 &and; 0 &le; nmin2_2296 &and; nmin2_2296 &le; flted_26_2293)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2288 Int)) (exists ((flted_25_2289 Int)) (exists ((nmin1_2290 Int)) (exists ((nmin2_2291 Int)) (and (and (and (= (+ flted_25_2289 1) flted_25_1026) (= (+ flted_25_2288 2) flted_25_1026)) (exists ((min_2292 Int)) (and (= nmin1_1505 (+ 1 min_2292)) (or (and (= min_2292 nmin1_2290) (&lt; nmin1_2290 nmin2_2291)) (and (= min_2292 nmin2_2291) (&gt;= nmin1_2290 nmin2_2291)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2290) (&lt;= nmin1_2290 flted_25_2289)) (and (&lt;= 0 nmin2_2291) (&lt;= nmin2_2291 flted_25_2288)))))))))) (exists ((flted_26_2283 Int)) (exists ((flted_26_2284 Int)) (exists ((nmin1_2285 Int)) (exists ((nmin2_2286 Int)) (and (and (and (= (+ flted_26_2284 1) flted_25_1026) (= (+ flted_26_2283 1) flted_25_1026)) (exists ((min_2287 Int)) (and (= nmin1_1505 (+ 1 min_2287)) (or (and (= min_2287 nmin1_2285) (&lt; nmin1_2285 nmin2_2286)) (and (= min_2287 nmin2_2286) (&gt;= nmin1_2285 nmin2_2286)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2285) (&lt;= nmin1_2285 flted_26_2284)) (and (&lt;= 0 nmin2_2286) (&lt;= nmin2_2286 flted_26_2283)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2303 Int)) (and (= nmin (+ 1 min_2303)) (or (and (= min_2303 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2303 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2298 Int)) (exists ((flted_25_2299 Int)) (exists ((nmin1_2300 Int)) (exists ((nmin2_2301 Int)) (and (and (and (= (+ flted_25_2299 1) flted_25_1025) (= (+ flted_25_2298 2) flted_25_1025)) (exists ((min_2302 Int)) (and (= nmin2_1030 (+ 1 min_2302)) (or (and (= min_2302 nmin1_2300) (&lt; nmin1_2300 nmin2_2301)) (and (= min_2302 nmin2_2301) (&gt;= nmin1_2300 nmin2_2301)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2300) (&lt;= nmin1_2300 flted_25_2299)) (and (&lt;= 0 nmin2_2301) (&lt;= nmin2_2301 flted_25_2298)))))))))) (exists ((flted_26_2293 Int)) (exists ((flted_26_2294 Int)) (exists ((nmin1_2295 Int)) (exists ((nmin2_2296 Int)) (and (and (and (= (+ flted_26_2294 1) flted_25_1025) (= (+ flted_26_2293 1) flted_25_1025)) (exists ((min_2297 Int)) (and (= nmin2_1030 (+ 1 min_2297)) (or (and (= min_2297 nmin1_2295) (&lt; nmin1_2295 nmin2_2296)) (and (= min_2297 nmin2_2296) (&gt;= nmin1_2295 nmin2_2296)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2295) (&lt;= nmin1_2295 flted_26_2294)) (and (&lt;= 0 nmin2_2296) (&lt;= nmin2_2296 flted_26_2293)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2307 (nmin = 1 + min_2307 &and; min_2307 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin1_1505 &and; nmin1_1505 &le; flted_25_1026)  &#8866;   &exist; nmin1_2305 (1 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2306 (nmin1_2305 = min_2306 + 1 &and; min_2306 = <b>min</b>(nmin1_1505,nmin2_1030)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1028, flted_25_1025, flted_25_1026, nmin1_1505, nmin2_1030] : (( (not (((((((((((((0 &lt;= nmin1_1028) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2307:((nmin = 1 + min_2307) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2307 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2307 = nmin1_1028)))))) ) &amp; (nmin1_1028 &lt; flted_25_1026)) &amp; ((nmin1_1505 = nmin1_1028) | (nmin1_1505 = 1 + nmin1_1028))) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp; (0 &lt;= nmin2_1030)) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1505)) &amp; (nmin1_1505 &lt;= flted_25_1026))))  |  (exists (nmin1_2305:((1 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2306:((nmin1_2305 = min_2306 + 1) &amp; (((nmin1_1505 &gt;= nmin2_1030 &amp; min_2306 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1505 &amp; min_2306 = nmin1_1505)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,n-2,n-1,nmin,nmin2_1030]: 1 &lt;= nmin &lt;= nmin2_1030 &lt;= n-2}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2330 (nmin = 1 + min_2330 &and; min_2330 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2325  &exist; flted_25_2326  &exist; nmin1_2327  &exist; nmin2_2328 (flted_25_2326 + 1 = flted_25_1025 &and; flted_25_2325 + 2 = flted_25_1025 &and;  &exist; min_2329 (nmin2_1030 = 1 + min_2329 &and; min_2329 = <b>min</b>(nmin1_2327,nmin2_2328)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2327 &and; nmin1_2327 &le; flted_25_2326 &and; 0 &le; nmin2_2328 &and; nmin2_2328 &le; flted_25_2325) &or;  &exist; flted_26_2320  &exist; flted_26_2321  &exist; nmin1_2322  &exist; nmin2_2323 (flted_26_2321 + 1 = flted_25_1025 &and; flted_26_2320 + 1 = flted_25_1025 &and;  &exist; min_2324 (nmin2_1030 = 1 + min_2324 &and; min_2324 = <b>min</b>(nmin1_2322,nmin2_2323)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2322 &and; nmin1_2322 &le; flted_26_2321 &and; 0 &le; nmin2_2323 &and; nmin2_2323 &le; flted_26_2320)) &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2315  &exist; flted_25_2316  &exist; nmin1_2317  &exist; nmin2_2318 (flted_25_2316 + 1 = flted_25_1026 &and; flted_25_2315 + 2 = flted_25_1026 &and;  &exist; min_2319 (nmin1_1505 = 1 + min_2319 &and; min_2319 = <b>min</b>(nmin1_2317,nmin2_2318)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2317 &and; nmin1_2317 &le; flted_25_2316 &and; 0 &le; nmin2_2318 &and; nmin2_2318 &le; flted_25_2315) &or;  &exist; flted_26_2310  &exist; flted_26_2311  &exist; nmin1_2312  &exist; nmin2_2313 (flted_26_2311 + 1 = flted_25_1026 &and; flted_26_2310 + 1 = flted_25_1026 &and;  &exist; min_2314 (nmin1_1505 = 1 + min_2314 &and; min_2314 = <b>min</b>(nmin1_2312,nmin2_2313)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2312 &and; nmin1_2312 &le; flted_26_2311 &and; 0 &le; nmin2_2313 &and; nmin2_2313 &le; flted_26_2310)))  &#8866;   &exist; nmin1_2308 (1 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2309 (nmin1_2308 = min_2309 + 1 &and; min_2309 = <b>min</b>(nmin1_1505,nmin2_1030)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1028, r_1029, aux_71PRMD, flted_25_1025, flted_25_1026, nmin1_1505, nmin2_1030] : (( (not (((((((((((0 &lt;= nmin1_1028) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2330:((nmin = 1 + min_2330) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2330 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2330 = nmin1_1028)))))) ) &amp; (nmin1_1028 &lt; flted_25_1026)) &amp; ((nmin1_1505 = nmin1_1028) | (nmin1_1505 = 1 + nmin1_1028))) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp; ((((r_1029 &lt; 1) &amp; ((flted_25_1025 = 0) &amp; (nmin2_1030 = 0))) |  (exists (flted_25_2325: (exists (flted_25_2326: (exists (nmin1_2327: (exists (nmin2_2328:((((flted_25_2326 + 1 = flted_25_1025) &amp; (flted_25_2325 + 2 = flted_25_1025)) &amp;  (exists (min_2329:((nmin2_1030 = 1 + min_2329) &amp; (((nmin1_2327 &gt;= nmin2_2328 &amp; min_2329 = nmin2_2328) | (nmin2_2328 &gt; nmin1_2327 &amp; min_2329 = nmin1_2327)))))) ) &amp; ((r_1029 &gt; 0) &amp; (((0 &lt;= nmin1_2327) &amp; (nmin1_2327 &lt;= flted_25_2326)) &amp; ((0 &lt;= nmin2_2328) &amp; (nmin2_2328 &lt;= flted_25_2325))))))) )) )) )) ) |  (exists (flted_26_2320: (exists (flted_26_2321: (exists (nmin1_2322: (exists (nmin2_2323:((((flted_26_2321 + 1 = flted_25_1025) &amp; (flted_26_2320 + 1 = flted_25_1025)) &amp;  (exists (min_2324:((nmin2_1030 = 1 + min_2324) &amp; (((nmin1_2322 &gt;= nmin2_2323 &amp; min_2324 = nmin2_2323) | (nmin2_2323 &gt; nmin1_2322 &amp; min_2324 = nmin1_2322)))))) ) &amp; ((r_1029 &gt; 0) &amp; (((0 &lt;= nmin1_2322) &amp; (nmin1_2322 &lt;= flted_26_2321)) &amp; ((0 &lt;= nmin2_2323) &amp; (nmin2_2323 &lt;= flted_26_2320))))))) )) )) )) )) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_25_1026 = 0) &amp; (nmin1_1505 = 0))) |  (exists (flted_25_2315: (exists (flted_25_2316: (exists (nmin1_2317: (exists (nmin2_2318:((((flted_25_2316 + 1 = flted_25_1026) &amp; (flted_25_2315 + 2 = flted_25_1026)) &amp;  (exists (min_2319:((nmin1_1505 = 1 + min_2319) &amp; (((nmin1_2317 &gt;= nmin2_2318 &amp; min_2319 = nmin2_2318) | (nmin2_2318 &gt; nmin1_2317 &amp; min_2319 = nmin1_2317)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2317) &amp; (nmin1_2317 &lt;= flted_25_2316)) &amp; ((0 &lt;= nmin2_2318) &amp; (nmin2_2318 &lt;= flted_25_2315))))))) )) )) )) ) |  (exists (flted_26_2310: (exists (flted_26_2311: (exists (nmin1_2312: (exists (nmin2_2313:((((flted_26_2311 + 1 = flted_25_1026) &amp; (flted_26_2310 + 1 = flted_25_1026)) &amp;  (exists (min_2314:((nmin1_1505 = 1 + min_2314) &amp; (((nmin1_2312 &gt;= nmin2_2313 &amp; min_2314 = nmin2_2313) | (nmin2_2313 &gt; nmin1_2312 &amp; min_2314 = nmin1_2312)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2312) &amp; (nmin1_2312 &lt;= flted_26_2311)) &amp; ((0 &lt;= nmin2_2313) &amp; (nmin2_2313 &lt;= flted_26_2310))))))) )) )) )) ))))  |  (exists (nmin1_2308:((1 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2309:((nmin1_2308 = min_2309 + 1) &amp; (((nmin1_1505 &gt;= nmin2_1030 &amp; min_2309 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1505 &amp; min_2309 = nmin1_1505)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,r_1029,aux_71PRMD,n-2,n-1,nmin,nmin2_1030]: 1 &lt;= nmin &lt;= nmin2_1030 &lt;= n-2 &amp;&amp; 1 &lt;= r_1029 &amp;&amp; 1 &lt;= aux_71PRMD}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2340  &exist; flted_25_2341  &exist; nmin1_2342  &exist; nmin2_2343 (flted_25_2341 + 1 = flted_25_1026 &and; flted_25_2340 + 2 = flted_25_1026 &and;  &exist; min_2344 (nmin1_1505 = 1 + min_2344 &and; min_2344 = <b>min</b>(nmin1_2342,nmin2_2343)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2342 &and; nmin1_2342 &le; flted_25_2341 &and; 0 &le; nmin2_2343 &and; nmin2_2343 &le; flted_25_2340) &or;  &exist; flted_26_2335  &exist; flted_26_2336  &exist; nmin1_2337  &exist; nmin2_2338 (flted_26_2336 + 1 = flted_25_1026 &and; flted_26_2335 + 1 = flted_25_1026 &and;  &exist; min_2339 (nmin1_1505 = 1 + min_2339 &and; min_2339 = <b>min</b>(nmin1_2337,nmin2_2338)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2337 &and; nmin1_2337 &le; flted_26_2336 &and; 0 &le; nmin2_2338 &and; nmin2_2338 &le; flted_26_2335)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and;  &exist; min_2355 (nmin = 1 + min_2355 &and; min_2355 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2350  &exist; flted_25_2351  &exist; nmin1_2352  &exist; nmin2_2353 (flted_25_2351 + 1 = flted_25_1025 &and; flted_25_2350 + 2 = flted_25_1025 &and;  &exist; min_2354 (nmin2_1030 = 1 + min_2354 &and; min_2354 = <b>min</b>(nmin1_2352,nmin2_2353)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2352 &and; nmin1_2352 &le; flted_25_2351 &and; 0 &le; nmin2_2353 &and; nmin2_2353 &le; flted_25_2350) &or;  &exist; flted_26_2345  &exist; flted_26_2346  &exist; nmin1_2347  &exist; nmin2_2348 (flted_26_2346 + 1 = flted_25_1025 &and; flted_26_2345 + 1 = flted_25_1025 &and;  &exist; min_2349 (nmin2_1030 = 1 + min_2349 &and; min_2349 = <b>min</b>(nmin1_2347,nmin2_2348)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2347 &and; nmin1_2347 &le; flted_26_2346 &and; 0 &le; nmin2_2348 &and; nmin2_2348 &le; flted_26_2345)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2340 Int)) (exists ((flted_25_2341 Int)) (exists ((nmin1_2342 Int)) (exists ((nmin2_2343 Int)) (and (and (and (= (+ flted_25_2341 1) flted_25_1026) (= (+ flted_25_2340 2) flted_25_1026)) (exists ((min_2344 Int)) (and (= nmin1_1505 (+ 1 min_2344)) (or (and (= min_2344 nmin1_2342) (&lt; nmin1_2342 nmin2_2343)) (and (= min_2344 nmin2_2343) (&gt;= nmin1_2342 nmin2_2343)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2342) (&lt;= nmin1_2342 flted_25_2341)) (and (&lt;= 0 nmin2_2343) (&lt;= nmin2_2343 flted_25_2340)))))))))) (exists ((flted_26_2335 Int)) (exists ((flted_26_2336 Int)) (exists ((nmin1_2337 Int)) (exists ((nmin2_2338 Int)) (and (and (and (= (+ flted_26_2336 1) flted_25_1026) (= (+ flted_26_2335 1) flted_25_1026)) (exists ((min_2339 Int)) (and (= nmin1_1505 (+ 1 min_2339)) (or (and (= min_2339 nmin1_2337) (&lt; nmin1_2337 nmin2_2338)) (and (= min_2339 nmin2_2338) (&gt;= nmin1_2337 nmin2_2338)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2337) (&lt;= nmin1_2337 flted_26_2336)) (and (&lt;= 0 nmin2_2338) (&lt;= nmin2_2338 flted_26_2335)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2355 Int)) (and (= nmin (+ 1 min_2355)) (or (and (= min_2355 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2355 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2350 Int)) (exists ((flted_25_2351 Int)) (exists ((nmin1_2352 Int)) (exists ((nmin2_2353 Int)) (and (and (and (= (+ flted_25_2351 1) flted_25_1025) (= (+ flted_25_2350 2) flted_25_1025)) (exists ((min_2354 Int)) (and (= nmin2_1030 (+ 1 min_2354)) (or (and (= min_2354 nmin1_2352) (&lt; nmin1_2352 nmin2_2353)) (and (= min_2354 nmin2_2353) (&gt;= nmin1_2352 nmin2_2353)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2352) (&lt;= nmin1_2352 flted_25_2351)) (and (&lt;= 0 nmin2_2353) (&lt;= nmin2_2353 flted_25_2350)))))))))) (exists ((flted_26_2345 Int)) (exists ((flted_26_2346 Int)) (exists ((nmin1_2347 Int)) (exists ((nmin2_2348 Int)) (and (and (and (= (+ flted_26_2346 1) flted_25_1025) (= (+ flted_26_2345 1) flted_25_1025)) (exists ((min_2349 Int)) (and (= nmin2_1030 (+ 1 min_2349)) (or (and (= min_2349 nmin1_2347) (&lt; nmin1_2347 nmin2_2348)) (and (= min_2349 nmin2_2348) (&gt;= nmin1_2347 nmin2_2348)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2347) (&lt;= nmin1_2347 flted_26_2346)) (and (&lt;= 0 nmin2_2348) (&lt;= nmin2_2348 flted_26_2345)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>( &exist; min_2380 (nmin = 1 + min_2380 &and; min_2380 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2375  &exist; flted_25_2376  &exist; nmin1_2377  &exist; nmin2_2378 (flted_25_2376 + 1 = flted_25_1025 &and; flted_25_2375 + 2 = flted_25_1025 &and;  &exist; min_2379 (nmin2_1030 = 1 + min_2379 &and; min_2379 = <b>min</b>(nmin1_2377,nmin2_2378)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2377 &and; nmin1_2377 &le; flted_25_2376 &and; 0 &le; nmin2_2378 &and; nmin2_2378 &le; flted_25_2375) &or;  &exist; flted_26_2370  &exist; flted_26_2371  &exist; nmin1_2372  &exist; nmin2_2373 (flted_26_2371 + 1 = flted_25_1025 &and; flted_26_2370 + 1 = flted_25_1025 &and;  &exist; min_2374 (nmin2_1030 = 1 + min_2374 &and; min_2374 = <b>min</b>(nmin1_2372,nmin2_2373)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2372 &and; nmin1_2372 &le; flted_26_2371 &and; 0 &le; nmin2_2373 &and; nmin2_2373 &le; flted_26_2370)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2365  &exist; flted_25_2366  &exist; nmin1_2367  &exist; nmin2_2368 (flted_25_2366 + 1 = flted_25_1026 &and; flted_25_2365 + 2 = flted_25_1026 &and;  &exist; min_2369 (nmin1_1505 = 1 + min_2369 &and; min_2369 = <b>min</b>(nmin1_2367,nmin2_2368)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2367 &and; nmin1_2367 &le; flted_25_2366 &and; 0 &le; nmin2_2368 &and; nmin2_2368 &le; flted_25_2365) &or;  &exist; flted_26_2360  &exist; flted_26_2361  &exist; nmin1_2362  &exist; nmin2_2363 (flted_26_2361 + 1 = flted_25_1026 &and; flted_26_2360 + 1 = flted_25_1026 &and;  &exist; min_2364 (nmin1_1505 = 1 + min_2364 &and; min_2364 = <b>min</b>(nmin1_2362,nmin2_2363)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2362 &and; nmin1_2362 &le; flted_26_2361 &and; 0 &le; nmin2_2363 &and; nmin2_2363 &le; flted_26_2360)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_2380 Int)) (and (= nmin (+ 1 min_2380)) (or (and (= min_2380 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2380 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2375 Int)) (exists ((flted_25_2376 Int)) (exists ((nmin1_2377 Int)) (exists ((nmin2_2378 Int)) (and (and (and (= (+ flted_25_2376 1) flted_25_1025) (= (+ flted_25_2375 2) flted_25_1025)) (exists ((min_2379 Int)) (and (= nmin2_1030 (+ 1 min_2379)) (or (and (= min_2379 nmin1_2377) (&lt; nmin1_2377 nmin2_2378)) (and (= min_2379 nmin2_2378) (&gt;= nmin1_2377 nmin2_2378)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2377) (&lt;= nmin1_2377 flted_25_2376)) (and (&lt;= 0 nmin2_2378) (&lt;= nmin2_2378 flted_25_2375)))))))))) (exists ((flted_26_2370 Int)) (exists ((flted_26_2371 Int)) (exists ((nmin1_2372 Int)) (exists ((nmin2_2373 Int)) (and (and (and (= (+ flted_26_2371 1) flted_25_1025) (= (+ flted_26_2370 1) flted_25_1025)) (exists ((min_2374 Int)) (and (= nmin2_1030 (+ 1 min_2374)) (or (and (= min_2374 nmin1_2372) (&lt; nmin1_2372 nmin2_2373)) (and (= min_2374 nmin2_2373) (&gt;= nmin1_2372 nmin2_2373)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2372) (&lt;= nmin1_2372 flted_26_2371)) (and (&lt;= 0 nmin2_2373) (&lt;= nmin2_2373 flted_26_2370)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2365 Int)) (exists ((flted_25_2366 Int)) (exists ((nmin1_2367 Int)) (exists ((nmin2_2368 Int)) (and (and (and (= (+ flted_25_2366 1) flted_25_1026) (= (+ flted_25_2365 2) flted_25_1026)) (exists ((min_2369 Int)) (and (= nmin1_1505 (+ 1 min_2369)) (or (and (= min_2369 nmin1_2367) (&lt; nmin1_2367 nmin2_2368)) (and (= min_2369 nmin2_2368) (&gt;= nmin1_2367 nmin2_2368)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2367) (&lt;= nmin1_2367 flted_25_2366)) (and (&lt;= 0 nmin2_2368) (&lt;= nmin2_2368 flted_25_2365)))))))))) (exists ((flted_26_2360 Int)) (exists ((flted_26_2361 Int)) (exists ((nmin1_2362 Int)) (exists ((nmin2_2363 Int)) (and (and (and (= (+ flted_26_2361 1) flted_25_1026) (= (+ flted_26_2360 1) flted_25_1026)) (exists ((min_2364 Int)) (and (= nmin1_1505 (+ 1 min_2364)) (or (and (= min_2364 nmin1_2362) (&lt; nmin1_2362 nmin2_2363)) (and (= min_2364 nmin2_2363) (&gt;= nmin1_2362 nmin2_2363)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2362) (&lt;= nmin1_2362 flted_26_2361)) (and (&lt;= 0 nmin2_2363) (&lt;= nmin2_2363 flted_26_2360)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2400  &exist; flted_25_2401  &exist; nmin1_2402  &exist; nmin2_2403 (flted_25_2401 + 1 = flted_25_1025 &and; flted_25_2400 + 2 = flted_25_1025 &and;  &exist; min_2404 (nmin2_1030 = 1 + min_2404 &and; min_2404 = <b>min</b>(nmin1_2402,nmin2_2403)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2402 &and; nmin1_2402 &le; flted_25_2401 &and; 0 &le; nmin2_2403 &and; nmin2_2403 &le; flted_25_2400) &or;  &exist; flted_26_2395  &exist; flted_26_2396  &exist; nmin1_2397  &exist; nmin2_2398 (flted_26_2396 + 1 = flted_25_1025 &and; flted_26_2395 + 1 = flted_25_1025 &and;  &exist; min_2399 (nmin2_1030 = 1 + min_2399 &and; min_2399 = <b>min</b>(nmin1_2397,nmin2_2398)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2397 &and; nmin1_2397 &le; flted_26_2396 &and; 0 &le; nmin2_2398 &and; nmin2_2398 &le; flted_26_2395)) &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2405 (nmin = 1 + min_2405 &and; min_2405 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2390  &exist; flted_25_2391  &exist; nmin1_2392  &exist; nmin2_2393 (flted_25_2391 + 1 = flted_25_1026 &and; flted_25_2390 + 2 = flted_25_1026 &and;  &exist; min_2394 (nmin1_1505 = 1 + min_2394 &and; min_2394 = <b>min</b>(nmin1_2392,nmin2_2393)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2392 &and; nmin1_2392 &le; flted_25_2391 &and; 0 &le; nmin2_2393 &and; nmin2_2393 &le; flted_25_2390) &or;  &exist; flted_26_2385  &exist; flted_26_2386  &exist; nmin1_2387  &exist; nmin2_2388 (flted_26_2386 + 1 = flted_25_1026 &and; flted_26_2385 + 1 = flted_25_1026 &and;  &exist; min_2389 (nmin1_1505 = 1 + min_2389 &and; min_2389 = <b>min</b>(nmin1_2387,nmin2_2388)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2387 &and; nmin1_2387 &le; flted_26_2386 &and; 0 &le; nmin2_2388 &and; nmin2_2388 &le; flted_26_2385)))  &#8866;  (aux_71' = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1505 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2400 Int)) (exists ((flted_25_2401 Int)) (exists ((nmin1_2402 Int)) (exists ((nmin2_2403 Int)) (and (and (and (= (+ flted_25_2401 1) flted_25_1025) (= (+ flted_25_2400 2) flted_25_1025)) (exists ((min_2404 Int)) (and (= nmin2_1030 (+ 1 min_2404)) (or (and (= min_2404 nmin1_2402) (&lt; nmin1_2402 nmin2_2403)) (and (= min_2404 nmin2_2403) (&gt;= nmin1_2402 nmin2_2403)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2402) (&lt;= nmin1_2402 flted_25_2401)) (and (&lt;= 0 nmin2_2403) (&lt;= nmin2_2403 flted_25_2400)))))))))) (exists ((flted_26_2395 Int)) (exists ((flted_26_2396 Int)) (exists ((nmin1_2397 Int)) (exists ((nmin2_2398 Int)) (and (and (and (= (+ flted_26_2396 1) flted_25_1025) (= (+ flted_26_2395 1) flted_25_1025)) (exists ((min_2399 Int)) (and (= nmin2_1030 (+ 1 min_2399)) (or (and (= min_2399 nmin1_2397) (&lt; nmin1_2397 nmin2_2398)) (and (= min_2399 nmin2_2398) (&gt;= nmin1_2397 nmin2_2398)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2397) (&lt;= nmin1_2397 flted_26_2396)) (and (&lt;= 0 nmin2_2398) (&lt;= nmin2_2398 flted_26_2395)))))))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2405 Int)) (and (= nmin (+ 1 min_2405)) (or (and (= min_2405 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2405 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2390 Int)) (exists ((flted_25_2391 Int)) (exists ((nmin1_2392 Int)) (exists ((nmin2_2393 Int)) (and (and (and (= (+ flted_25_2391 1) flted_25_1026) (= (+ flted_25_2390 2) flted_25_1026)) (exists ((min_2394 Int)) (and (= nmin1_1505 (+ 1 min_2394)) (or (and (= min_2394 nmin1_2392) (&lt; nmin1_2392 nmin2_2393)) (and (= min_2394 nmin2_2393) (&gt;= nmin1_2392 nmin2_2393)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2392) (&lt;= nmin1_2392 flted_25_2391)) (and (&lt;= 0 nmin2_2393) (&lt;= nmin2_2393 flted_25_2390)))))))))) (exists ((flted_26_2385 Int)) (exists ((flted_26_2386 Int)) (exists ((nmin1_2387 Int)) (exists ((nmin2_2388 Int)) (and (and (and (= (+ flted_26_2386 1) flted_25_1026) (= (+ flted_26_2385 1) flted_25_1026)) (exists ((min_2389 Int)) (and (= nmin1_1505 (+ 1 min_2389)) (or (and (= min_2389 nmin1_2387) (&lt; nmin1_2387 nmin2_2388)) (and (= min_2389 nmin2_2388) (&gt;= nmin1_2387 nmin2_2388)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2387) (&lt;= nmin1_2387 flted_26_2386)) (and (&lt;= 0 nmin2_2388) (&lt;= nmin2_2388 flted_26_2385)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_25_1026 0) (= nmin1_1505 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2412  &exist; flted_25_2413  &exist; nmin1_2414  &exist; nmin2_2415 (flted_25_2413 + 1 = flted_25_1026 &and; flted_25_2412 + 2 = flted_25_1026 &and;  &exist; min_2416 (nmin1_1505 = 1 + min_2416 &and; min_2416 = <b>min</b>(nmin1_2414,nmin2_2415)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2414 &and; nmin1_2414 &le; flted_25_2413 &and; 0 &le; nmin2_2415 &and; nmin2_2415 &le; flted_25_2412) &or;  &exist; flted_26_2407  &exist; flted_26_2408  &exist; nmin1_2409  &exist; nmin2_2410 (flted_26_2408 + 1 = flted_25_1026 &and; flted_26_2407 + 1 = flted_25_1026 &and;  &exist; min_2411 (nmin1_1505 = 1 + min_2411 &and; min_2411 = <b>min</b>(nmin1_2409,nmin2_2410)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2409 &and; nmin1_2409 &le; flted_26_2408 &and; 0 &le; nmin2_2410 &and; nmin2_2410 &le; flted_26_2407)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2427 (nmin = 1 + min_2427 &and; min_2427 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2422  &exist; flted_25_2423  &exist; nmin1_2424  &exist; nmin2_2425 (flted_25_2423 + 1 = flted_25_1025 &and; flted_25_2422 + 2 = flted_25_1025 &and;  &exist; min_2426 (nmin2_1030 = 1 + min_2426 &and; min_2426 = <b>min</b>(nmin1_2424,nmin2_2425)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2424 &and; nmin1_2424 &le; flted_25_2423 &and; 0 &le; nmin2_2425 &and; nmin2_2425 &le; flted_25_2422) &or;  &exist; flted_26_2417  &exist; flted_26_2418  &exist; nmin1_2419  &exist; nmin2_2420 (flted_26_2418 + 1 = flted_25_1025 &and; flted_26_2417 + 1 = flted_25_1025 &and;  &exist; min_2421 (nmin2_1030 = 1 + min_2421 &and; min_2421 = <b>min</b>(nmin1_2419,nmin2_2420)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2419 &and; nmin1_2419 &le; flted_26_2418 &and; 0 &le; nmin2_2420 &and; nmin2_2420 &le; flted_26_2417)))  &#8866;  (r_1029 = <b>null</b> &or; flted_25_1025 = 0 &or; nmin2_1030 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2412 Int)) (exists ((flted_25_2413 Int)) (exists ((nmin1_2414 Int)) (exists ((nmin2_2415 Int)) (and (and (and (= (+ flted_25_2413 1) flted_25_1026) (= (+ flted_25_2412 2) flted_25_1026)) (exists ((min_2416 Int)) (and (= nmin1_1505 (+ 1 min_2416)) (or (and (= min_2416 nmin1_2414) (&lt; nmin1_2414 nmin2_2415)) (and (= min_2416 nmin2_2415) (&gt;= nmin1_2414 nmin2_2415)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2414) (&lt;= nmin1_2414 flted_25_2413)) (and (&lt;= 0 nmin2_2415) (&lt;= nmin2_2415 flted_25_2412)))))))))) (exists ((flted_26_2407 Int)) (exists ((flted_26_2408 Int)) (exists ((nmin1_2409 Int)) (exists ((nmin2_2410 Int)) (and (and (and (= (+ flted_26_2408 1) flted_25_1026) (= (+ flted_26_2407 1) flted_25_1026)) (exists ((min_2411 Int)) (and (= nmin1_1505 (+ 1 min_2411)) (or (and (= min_2411 nmin1_2409) (&lt; nmin1_2409 nmin2_2410)) (and (= min_2411 nmin2_2410) (&gt;= nmin1_2409 nmin2_2410)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2409) (&lt;= nmin1_2409 flted_26_2408)) (and (&lt;= 0 nmin2_2410) (&lt;= nmin2_2410 flted_26_2407)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_2427 Int)) (and (= nmin (+ 1 min_2427)) (or (and (= min_2427 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2427 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2422 Int)) (exists ((flted_25_2423 Int)) (exists ((nmin1_2424 Int)) (exists ((nmin2_2425 Int)) (and (and (and (= (+ flted_25_2423 1) flted_25_1025) (= (+ flted_25_2422 2) flted_25_1025)) (exists ((min_2426 Int)) (and (= nmin2_1030 (+ 1 min_2426)) (or (and (= min_2426 nmin1_2424) (&lt; nmin1_2424 nmin2_2425)) (and (= min_2426 nmin2_2425) (&gt;= nmin1_2424 nmin2_2425)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2424) (&lt;= nmin1_2424 flted_25_2423)) (and (&lt;= 0 nmin2_2425) (&lt;= nmin2_2425 flted_25_2422)))))))))) (exists ((flted_26_2417 Int)) (exists ((flted_26_2418 Int)) (exists ((nmin1_2419 Int)) (exists ((nmin2_2420 Int)) (and (and (and (= (+ flted_26_2418 1) flted_25_1025) (= (+ flted_26_2417 1) flted_25_1025)) (exists ((min_2421 Int)) (and (= nmin2_1030 (+ 1 min_2421)) (or (and (= min_2421 nmin1_2419) (&lt; nmin1_2419 nmin2_2420)) (and (= min_2421 nmin2_2420) (&gt;= nmin1_2419 nmin2_2420)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2419) (&lt;= nmin1_2419 flted_26_2418)) (and (&lt;= 0 nmin2_2420) (&lt;= nmin2_2420 flted_26_2417)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1029 1) (or (= flted_25_1025 0) (= nmin2_1030 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_1028 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2431 (nmin = 1 + min_2431 &and; min_2431 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin1_1505 &and; nmin1_1505 &le; flted_25_1026)  &#8866;   &exist; nmin1_2429 (2 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2430 (nmin1_2429 = min_2430 + 1 &and; min_2430 = <b>min</b>(nmin1_1505,nmin2_1030)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1028, flted_25_1025, flted_25_1026, nmin1_1505, nmin2_1030] : (( (not (((((((((((((0 &lt;= nmin1_1028) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2431:((nmin = 1 + min_2431) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2431 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2431 = nmin1_1028)))))) ) &amp; (nmin1_1028 &lt; flted_25_1026)) &amp; ((nmin1_1505 = nmin1_1028) | (nmin1_1505 = 1 + nmin1_1028))) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp; (0 &lt;= nmin2_1030)) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1505)) &amp; (nmin1_1505 &lt;= flted_25_1026))))  |  (exists (nmin1_2429:((2 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2430:((nmin1_2429 = min_2430 + 1) &amp; (((nmin1_1505 &gt;= nmin2_1030 &amp; min_2430 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1505 &amp; min_2430 = nmin1_1505)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin,nmin1_1028,flted_25_1025,flted_25_1026,nmin1_1505,nmin2_1030]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2441  &exist; flted_25_2442  &exist; nmin1_2443  &exist; nmin2_2444 (flted_25_2442 + 1 = flted_25_1026 &and; flted_25_2441 + 2 = flted_25_1026 &and;  &exist; min_2445 (nmin1_1505 = 1 + min_2445 &and; min_2445 = <b>min</b>(nmin1_2443,nmin2_2444)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2443 &and; nmin1_2443 &le; flted_25_2442 &and; 0 &le; nmin2_2444 &and; nmin2_2444 &le; flted_25_2441) &or;  &exist; flted_26_2436  &exist; flted_26_2437  &exist; nmin1_2438  &exist; nmin2_2439 (flted_26_2437 + 1 = flted_25_1026 &and; flted_26_2436 + 1 = flted_25_1026 &and;  &exist; min_2440 (nmin1_1505 = 1 + min_2440 &and; min_2440 = <b>min</b>(nmin1_2438,nmin2_2439)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2438 &and; nmin1_2438 &le; flted_26_2437 &and; 0 &le; nmin2_2439 &and; nmin2_2439 &le; flted_26_2436)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and;  &exist; min_2456 (nmin = 1 + min_2456 &and; min_2456 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2451  &exist; flted_25_2452  &exist; nmin1_2453  &exist; nmin2_2454 (flted_25_2452 + 1 = flted_25_1025 &and; flted_25_2451 + 2 = flted_25_1025 &and;  &exist; min_2455 (nmin2_1030 = 1 + min_2455 &and; min_2455 = <b>min</b>(nmin1_2453,nmin2_2454)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2453 &and; nmin1_2453 &le; flted_25_2452 &and; 0 &le; nmin2_2454 &and; nmin2_2454 &le; flted_25_2451) &or;  &exist; flted_26_2446  &exist; flted_26_2447  &exist; nmin1_2448  &exist; nmin2_2449 (flted_26_2447 + 1 = flted_25_1025 &and; flted_26_2446 + 1 = flted_25_1025 &and;  &exist; min_2450 (nmin2_1030 = 1 + min_2450 &and; min_2450 = <b>min</b>(nmin1_2448,nmin2_2449)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2448 &and; nmin1_2448 &le; flted_26_2447 &and; 0 &le; nmin2_2449 &and; nmin2_2449 &le; flted_26_2446)))  &#8866;  r_1029 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2441 Int)) (exists ((flted_25_2442 Int)) (exists ((nmin1_2443 Int)) (exists ((nmin2_2444 Int)) (and (and (and (= (+ flted_25_2442 1) flted_25_1026) (= (+ flted_25_2441 2) flted_25_1026)) (exists ((min_2445 Int)) (and (= nmin1_1505 (+ 1 min_2445)) (or (and (= min_2445 nmin1_2443) (&lt; nmin1_2443 nmin2_2444)) (and (= min_2445 nmin2_2444) (&gt;= nmin1_2443 nmin2_2444)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2443) (&lt;= nmin1_2443 flted_25_2442)) (and (&lt;= 0 nmin2_2444) (&lt;= nmin2_2444 flted_25_2441)))))))))) (exists ((flted_26_2436 Int)) (exists ((flted_26_2437 Int)) (exists ((nmin1_2438 Int)) (exists ((nmin2_2439 Int)) (and (and (and (= (+ flted_26_2437 1) flted_25_1026) (= (+ flted_26_2436 1) flted_25_1026)) (exists ((min_2440 Int)) (and (= nmin1_1505 (+ 1 min_2440)) (or (and (= min_2440 nmin1_2438) (&lt; nmin1_2438 nmin2_2439)) (and (= min_2440 nmin2_2439) (&gt;= nmin1_2438 nmin2_2439)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2438) (&lt;= nmin1_2438 flted_26_2437)) (and (&lt;= 0 nmin2_2439) (&lt;= nmin2_2439 flted_26_2436)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2456 Int)) (and (= nmin (+ 1 min_2456)) (or (and (= min_2456 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2456 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2451 Int)) (exists ((flted_25_2452 Int)) (exists ((nmin1_2453 Int)) (exists ((nmin2_2454 Int)) (and (and (and (= (+ flted_25_2452 1) flted_25_1025) (= (+ flted_25_2451 2) flted_25_1025)) (exists ((min_2455 Int)) (and (= nmin2_1030 (+ 1 min_2455)) (or (and (= min_2455 nmin1_2453) (&lt; nmin1_2453 nmin2_2454)) (and (= min_2455 nmin2_2454) (&gt;= nmin1_2453 nmin2_2454)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2453) (&lt;= nmin1_2453 flted_25_2452)) (and (&lt;= 0 nmin2_2454) (&lt;= nmin2_2454 flted_25_2451)))))))))) (exists ((flted_26_2446 Int)) (exists ((flted_26_2447 Int)) (exists ((nmin1_2448 Int)) (exists ((nmin2_2449 Int)) (and (and (and (= (+ flted_26_2447 1) flted_25_1025) (= (+ flted_26_2446 1) flted_25_1025)) (exists ((min_2450 Int)) (and (= nmin2_1030 (+ 1 min_2450)) (or (and (= min_2450 nmin1_2448) (&lt; nmin1_2448 nmin2_2449)) (and (= min_2450 nmin2_2449) (&gt;= nmin1_2448 nmin2_2449)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2448) (&lt;= nmin1_2448 flted_26_2447)) (and (&lt;= 0 nmin2_2449) (&lt;= nmin2_2449 flted_26_2446)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1029 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>( &exist; min_2481 (nmin = 1 + min_2481 &and; min_2481 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; ((r_1029 = <b>null</b> &and; flted_25_1025 = 0 &and; nmin2_1030 = 0) &or;  &exist; flted_25_2476  &exist; flted_25_2477  &exist; nmin1_2478  &exist; nmin2_2479 (flted_25_2477 + 1 = flted_25_1025 &and; flted_25_2476 + 2 = flted_25_1025 &and;  &exist; min_2480 (nmin2_1030 = 1 + min_2480 &and; min_2480 = <b>min</b>(nmin1_2478,nmin2_2479)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2478 &and; nmin1_2478 &le; flted_25_2477 &and; 0 &le; nmin2_2479 &and; nmin2_2479 &le; flted_25_2476) &or;  &exist; flted_26_2471  &exist; flted_26_2472  &exist; nmin1_2473  &exist; nmin2_2474 (flted_26_2472 + 1 = flted_25_1025 &and; flted_26_2471 + 1 = flted_25_1025 &and;  &exist; min_2475 (nmin2_1030 = 1 + min_2475 &and; min_2475 = <b>min</b>(nmin1_2473,nmin2_2474)) &and; r_1029 &ne; <b>null</b> &and; 0 &le; nmin1_2473 &and; nmin1_2473 &le; flted_26_2472 &and; 0 &le; nmin2_2474 &and; nmin2_2474 &le; flted_26_2471)) &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &lt; flted_25_1026 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1505 = 0) &or;  &exist; flted_25_2466  &exist; flted_25_2467  &exist; nmin1_2468  &exist; nmin2_2469 (flted_25_2467 + 1 = flted_25_1026 &and; flted_25_2466 + 2 = flted_25_1026 &and;  &exist; min_2470 (nmin1_1505 = 1 + min_2470 &and; min_2470 = <b>min</b>(nmin1_2468,nmin2_2469)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2468 &and; nmin1_2468 &le; flted_25_2467 &and; 0 &le; nmin2_2469 &and; nmin2_2469 &le; flted_25_2466) &or;  &exist; flted_26_2461  &exist; flted_26_2462  &exist; nmin1_2463  &exist; nmin2_2464 (flted_26_2462 + 1 = flted_25_1026 &and; flted_26_2461 + 1 = flted_25_1026 &and;  &exist; min_2465 (nmin1_1505 = 1 + min_2465 &and; min_2465 = <b>min</b>(nmin1_2463,nmin2_2464)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2463 &and; nmin1_2463 &le; flted_26_2462 &and; 0 &le; nmin2_2464 &and; nmin2_2464 &le; flted_26_2461)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun r_1029 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1505 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_2481 Int)) (and (= nmin (+ 1 min_2481)) (or (and (= min_2481 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2481 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (or (or (and (&lt; r_1029 1) (and (= flted_25_1025 0) (= nmin2_1030 0))) (exists ((flted_25_2476 Int)) (exists ((flted_25_2477 Int)) (exists ((nmin1_2478 Int)) (exists ((nmin2_2479 Int)) (and (and (and (= (+ flted_25_2477 1) flted_25_1025) (= (+ flted_25_2476 2) flted_25_1025)) (exists ((min_2480 Int)) (and (= nmin2_1030 (+ 1 min_2480)) (or (and (= min_2480 nmin1_2478) (&lt; nmin1_2478 nmin2_2479)) (and (= min_2480 nmin2_2479) (&gt;= nmin1_2478 nmin2_2479)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2478) (&lt;= nmin1_2478 flted_25_2477)) (and (&lt;= 0 nmin2_2479) (&lt;= nmin2_2479 flted_25_2476)))))))))) (exists ((flted_26_2471 Int)) (exists ((flted_26_2472 Int)) (exists ((nmin1_2473 Int)) (exists ((nmin2_2474 Int)) (and (and (and (= (+ flted_26_2472 1) flted_25_1025) (= (+ flted_26_2471 1) flted_25_1025)) (exists ((min_2475 Int)) (and (= nmin2_1030 (+ 1 min_2475)) (or (and (= min_2475 nmin1_2473) (&lt; nmin1_2473 nmin2_2474)) (and (= min_2475 nmin2_2474) (&gt;= nmin1_2473 nmin2_2474)))))) (and (&gt; r_1029 0) (and (and (&lt;= 0 nmin1_2473) (&lt;= nmin1_2473 flted_26_2472)) (and (&lt;= 0 nmin2_2474) (&lt;= nmin2_2474 flted_26_2471)))))))))))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (or (= nmin1_1505 nmin1_1028) (= nmin1_1505 (+ 1 nmin1_1028))))<br/>
(assert (&lt; nmin1_1028 flted_25_1026))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1026 0) (= nmin1_1505 0))) (exists ((flted_25_2466 Int)) (exists ((flted_25_2467 Int)) (exists ((nmin1_2468 Int)) (exists ((nmin2_2469 Int)) (and (and (and (= (+ flted_25_2467 1) flted_25_1026) (= (+ flted_25_2466 2) flted_25_1026)) (exists ((min_2470 Int)) (and (= nmin1_1505 (+ 1 min_2470)) (or (and (= min_2470 nmin1_2468) (&lt; nmin1_2468 nmin2_2469)) (and (= min_2470 nmin2_2469) (&gt;= nmin1_2468 nmin2_2469)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2468) (&lt;= nmin1_2468 flted_25_2467)) (and (&lt;= 0 nmin2_2469) (&lt;= nmin2_2469 flted_25_2466)))))))))) (exists ((flted_26_2461 Int)) (exists ((flted_26_2462 Int)) (exists ((nmin1_2463 Int)) (exists ((nmin2_2464 Int)) (and (and (and (= (+ flted_26_2462 1) flted_25_1026) (= (+ flted_26_2461 1) flted_25_1026)) (exists ((min_2465 Int)) (and (= nmin1_1505 (+ 1 min_2465)) (or (and (= min_2465 nmin1_2463) (&lt; nmin1_2463 nmin2_2464)) (and (= min_2465 nmin2_2464) (&gt;= nmin1_2463 nmin2_2464)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2463) (&lt;= nmin1_2463 flted_26_2462)) (and (&lt;= 0 nmin2_2464) (&lt;= nmin2_2464 flted_26_2461)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  1 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; 1 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  2 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; 2 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_1028 &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2508 (nmin = 1 + min_2508 &and; min_2508 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin &lt; n &and; nmin1_1028 &lt; flted_25_1026 &and; (nmin1_1505 = nmin1_1028 &or; nmin1_1505 = 1 + nmin1_1028) &and; nmin1_1028 &le; flted_25_1026 &and;  &exist; nmin1_2506 ( &exist; min_2507 (nmin1_2506 = 1 + min_2507 &and; min_2507 = <b>min</b>(nmin1_1505,nmin2_1030)) &and; flted_25_1025 + 2 = flted_25_1026 + 1) &and; 0 &le; nmin2_1030 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin1_1505 &and; nmin1_1505 &le; flted_25_1026)  &#8866;   &exist; nmin1_2504 ((nmin1_2504 = nmin &or; nmin1_2504 = nmin + 1) &and; 1 + flted_25_1026 = n &and; 2 + flted_25_1025 = n &and;  &exist; min_2505 (nmin1_2504 = min_2505 + 1 &and; min_2505 = <b>min</b>(nmin1_1505,nmin2_1030)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[nmin1_1028, nmin, flted_25_1026, flted_25_1025, n, nmin1_1505, nmin2_1030] : (( (not ((((((((((((((0 &lt;= nmin1_1028) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2508:((nmin = 1 + min_2508) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2508 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2508 = nmin1_1028)))))) ) &amp; (nmin &lt; n)) &amp; (nmin1_1028 &lt; flted_25_1026)) &amp; ((nmin1_1505 = nmin1_1028) | (nmin1_1505 = 1 + nmin1_1028))) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp;  (exists (nmin1_2506:( (exists (min_2507:((nmin1_2506 = 1 + min_2507) &amp; (((nmin1_1505 &gt;= nmin2_1030 &amp; min_2507 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1505 &amp; min_2507 = nmin1_1505))))))  &amp; (flted_25_1025 + 2 = flted_25_1026 + 1)))) ) &amp; (0 &lt;= nmin2_1030)) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1505)) &amp; (nmin1_1505 &lt;= flted_25_1026))))  |  (exists (nmin1_2504:(((((nmin1_2504 = nmin) | (nmin1_2504 = nmin + 1)) &amp; (1 + flted_25_1026 = n)) &amp; (2 + flted_25_1025 = n)) &amp;  (exists (min_2505:((nmin1_2504 = min_2505 + 1) &amp; (((nmin1_1505 &gt;= nmin2_1030 &amp; min_2505 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1505 &amp; min_2505 = nmin1_1505)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[nmin1_1028,nmin,flted_25_1026,flted_25_1025,n,nmin1_1505,nmin2_1030]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2547  &exist; flted_25_2548  &exist; nmin1_2549  &exist; nmin2_2550 (flted_25_2548 + 1 = flted_26_1032 &and; flted_25_2547 + 2 = flted_26_1032 &and;  &exist; min_2551 (nmin2_1037 = 1 + min_2551 &and; min_2551 = <b>min</b>(nmin1_2549,nmin2_2550)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2549 &and; nmin1_2549 &le; flted_25_2548 &and; 0 &le; nmin2_2550 &and; nmin2_2550 &le; flted_25_2547) &or;  &exist; flted_26_2542  &exist; flted_26_2543  &exist; nmin1_2544  &exist; nmin2_2545 (flted_26_2543 + 1 = flted_26_1032 &and; flted_26_2542 + 1 = flted_26_1032 &and;  &exist; min_2546 (nmin2_1037 = 1 + min_2546 &and; min_2546 = <b>min</b>(nmin1_2544,nmin2_2545)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2544 &and; nmin1_2544 &le; flted_26_2543 &and; 0 &le; nmin2_2545 &and; nmin2_2545 &le; flted_26_2542)) &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_2552 (nmin = 1 + min_2552 &and; min_2552 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2537  &exist; flted_25_2538  &exist; nmin1_2539  &exist; nmin2_2540 (flted_25_2538 + 1 = flted_26_1033 &and; flted_25_2537 + 2 = flted_26_1033 &and;  &exist; min_2541 (nmin1_1506 = 1 + min_2541 &and; min_2541 = <b>min</b>(nmin1_2539,nmin2_2540)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2539 &and; nmin1_2539 &le; flted_25_2538 &and; 0 &le; nmin2_2540 &and; nmin2_2540 &le; flted_25_2537) &or;  &exist; flted_26_2532  &exist; flted_26_2533  &exist; nmin1_2534  &exist; nmin2_2535 (flted_26_2533 + 1 = flted_26_1033 &and; flted_26_2532 + 1 = flted_26_1033 &and;  &exist; min_2536 (nmin1_1506 = 1 + min_2536 &and; min_2536 = <b>min</b>(nmin1_2534,nmin2_2535)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2534 &and; nmin1_2534 &le; flted_26_2533 &and; 0 &le; nmin2_2535 &and; nmin2_2535 &le; flted_26_2532)))  &#8866;  (aux_71' = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1506 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2547 Int)) (exists ((flted_25_2548 Int)) (exists ((nmin1_2549 Int)) (exists ((nmin2_2550 Int)) (and (and (and (= (+ flted_25_2548 1) flted_26_1032) (= (+ flted_25_2547 2) flted_26_1032)) (exists ((min_2551 Int)) (and (= nmin2_1037 (+ 1 min_2551)) (or (and (= min_2551 nmin1_2549) (&lt; nmin1_2549 nmin2_2550)) (and (= min_2551 nmin2_2550) (&gt;= nmin1_2549 nmin2_2550)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2549) (&lt;= nmin1_2549 flted_25_2548)) (and (&lt;= 0 nmin2_2550) (&lt;= nmin2_2550 flted_25_2547)))))))))) (exists ((flted_26_2542 Int)) (exists ((flted_26_2543 Int)) (exists ((nmin1_2544 Int)) (exists ((nmin2_2545 Int)) (and (and (and (= (+ flted_26_2543 1) flted_26_1032) (= (+ flted_26_2542 1) flted_26_1032)) (exists ((min_2546 Int)) (and (= nmin2_1037 (+ 1 min_2546)) (or (and (= min_2546 nmin1_2544) (&lt; nmin1_2544 nmin2_2545)) (and (= min_2546 nmin2_2545) (&gt;= nmin1_2544 nmin2_2545)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2544) (&lt;= nmin1_2544 flted_26_2543)) (and (&lt;= 0 nmin2_2545) (&lt;= nmin2_2545 flted_26_2542)))))))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2552 Int)) (and (= nmin (+ 1 min_2552)) (or (and (= min_2552 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2552 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2537 Int)) (exists ((flted_25_2538 Int)) (exists ((nmin1_2539 Int)) (exists ((nmin2_2540 Int)) (and (and (and (= (+ flted_25_2538 1) flted_26_1033) (= (+ flted_25_2537 2) flted_26_1033)) (exists ((min_2541 Int)) (and (= nmin1_1506 (+ 1 min_2541)) (or (and (= min_2541 nmin1_2539) (&lt; nmin1_2539 nmin2_2540)) (and (= min_2541 nmin2_2540) (&gt;= nmin1_2539 nmin2_2540)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2539) (&lt;= nmin1_2539 flted_25_2538)) (and (&lt;= 0 nmin2_2540) (&lt;= nmin2_2540 flted_25_2537)))))))))) (exists ((flted_26_2532 Int)) (exists ((flted_26_2533 Int)) (exists ((nmin1_2534 Int)) (exists ((nmin2_2535 Int)) (and (and (and (= (+ flted_26_2533 1) flted_26_1033) (= (+ flted_26_2532 1) flted_26_1033)) (exists ((min_2536 Int)) (and (= nmin1_1506 (+ 1 min_2536)) (or (and (= min_2536 nmin1_2534) (&lt; nmin1_2534 nmin2_2535)) (and (= min_2536 nmin2_2535) (&gt;= nmin1_2534 nmin2_2535)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2534) (&lt;= nmin1_2534 flted_26_2533)) (and (&lt;= 0 nmin2_2535) (&lt;= nmin2_2535 flted_26_2532)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_26_1033 0) (= nmin1_1506 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2559  &exist; flted_25_2560  &exist; nmin1_2561  &exist; nmin2_2562 (flted_25_2560 + 1 = flted_26_1033 &and; flted_25_2559 + 2 = flted_26_1033 &and;  &exist; min_2563 (nmin1_1506 = 1 + min_2563 &and; min_2563 = <b>min</b>(nmin1_2561,nmin2_2562)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2561 &and; nmin1_2561 &le; flted_25_2560 &and; 0 &le; nmin2_2562 &and; nmin2_2562 &le; flted_25_2559) &or;  &exist; flted_26_2554  &exist; flted_26_2555  &exist; nmin1_2556  &exist; nmin2_2557 (flted_26_2555 + 1 = flted_26_1033 &and; flted_26_2554 + 1 = flted_26_1033 &and;  &exist; min_2558 (nmin1_1506 = 1 + min_2558 &and; min_2558 = <b>min</b>(nmin1_2556,nmin2_2557)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2556 &and; nmin1_2556 &le; flted_26_2555 &and; 0 &le; nmin2_2557 &and; nmin2_2557 &le; flted_26_2554)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2574 (nmin = 1 + min_2574 &and; min_2574 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2569  &exist; flted_25_2570  &exist; nmin1_2571  &exist; nmin2_2572 (flted_25_2570 + 1 = flted_26_1032 &and; flted_25_2569 + 2 = flted_26_1032 &and;  &exist; min_2573 (nmin2_1037 = 1 + min_2573 &and; min_2573 = <b>min</b>(nmin1_2571,nmin2_2572)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2571 &and; nmin1_2571 &le; flted_25_2570 &and; 0 &le; nmin2_2572 &and; nmin2_2572 &le; flted_25_2569) &or;  &exist; flted_26_2564  &exist; flted_26_2565  &exist; nmin1_2566  &exist; nmin2_2567 (flted_26_2565 + 1 = flted_26_1032 &and; flted_26_2564 + 1 = flted_26_1032 &and;  &exist; min_2568 (nmin2_1037 = 1 + min_2568 &and; min_2568 = <b>min</b>(nmin1_2566,nmin2_2567)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2566 &and; nmin1_2566 &le; flted_26_2565 &and; 0 &le; nmin2_2567 &and; nmin2_2567 &le; flted_26_2564)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2559 Int)) (exists ((flted_25_2560 Int)) (exists ((nmin1_2561 Int)) (exists ((nmin2_2562 Int)) (and (and (and (= (+ flted_25_2560 1) flted_26_1033) (= (+ flted_25_2559 2) flted_26_1033)) (exists ((min_2563 Int)) (and (= nmin1_1506 (+ 1 min_2563)) (or (and (= min_2563 nmin1_2561) (&lt; nmin1_2561 nmin2_2562)) (and (= min_2563 nmin2_2562) (&gt;= nmin1_2561 nmin2_2562)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2561) (&lt;= nmin1_2561 flted_25_2560)) (and (&lt;= 0 nmin2_2562) (&lt;= nmin2_2562 flted_25_2559)))))))))) (exists ((flted_26_2554 Int)) (exists ((flted_26_2555 Int)) (exists ((nmin1_2556 Int)) (exists ((nmin2_2557 Int)) (and (and (and (= (+ flted_26_2555 1) flted_26_1033) (= (+ flted_26_2554 1) flted_26_1033)) (exists ((min_2558 Int)) (and (= nmin1_1506 (+ 1 min_2558)) (or (and (= min_2558 nmin1_2556) (&lt; nmin1_2556 nmin2_2557)) (and (= min_2558 nmin2_2557) (&gt;= nmin1_2556 nmin2_2557)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2556) (&lt;= nmin1_2556 flted_26_2555)) (and (&lt;= 0 nmin2_2557) (&lt;= nmin2_2557 flted_26_2554)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_2574 Int)) (and (= nmin (+ 1 min_2574)) (or (and (= min_2574 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2574 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2569 Int)) (exists ((flted_25_2570 Int)) (exists ((nmin1_2571 Int)) (exists ((nmin2_2572 Int)) (and (and (and (= (+ flted_25_2570 1) flted_26_1032) (= (+ flted_25_2569 2) flted_26_1032)) (exists ((min_2573 Int)) (and (= nmin2_1037 (+ 1 min_2573)) (or (and (= min_2573 nmin1_2571) (&lt; nmin1_2571 nmin2_2572)) (and (= min_2573 nmin2_2572) (&gt;= nmin1_2571 nmin2_2572)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2571) (&lt;= nmin1_2571 flted_25_2570)) (and (&lt;= 0 nmin2_2572) (&lt;= nmin2_2572 flted_25_2569)))))))))) (exists ((flted_26_2564 Int)) (exists ((flted_26_2565 Int)) (exists ((nmin1_2566 Int)) (exists ((nmin2_2567 Int)) (and (and (and (= (+ flted_26_2565 1) flted_26_1032) (= (+ flted_26_2564 1) flted_26_1032)) (exists ((min_2568 Int)) (and (= nmin2_1037 (+ 1 min_2568)) (or (and (= min_2568 nmin1_2566) (&lt; nmin1_2566 nmin2_2567)) (and (= min_2568 nmin2_2567) (&gt;= nmin1_2566 nmin2_2567)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2566) (&lt;= nmin1_2566 flted_26_2565)) (and (&lt;= 0 nmin2_2567) (&lt;= nmin2_2567 flted_26_2564)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2578 (nmin = 1 + min_2578 &and; min_2578 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin1_1506 &and; nmin1_1506 &le; flted_26_1033)  &#8866;   &exist; nmin1_2576 (1 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_2577 (nmin1_2576 = min_2577 + 1 &and; min_2577 = <b>min</b>(nmin1_1506,nmin2_1037)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1035, flted_26_1032, flted_26_1033, nmin1_1506, nmin2_1037] : (( (not (((((((((((((0 &lt;= nmin1_1035) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_2578:((nmin = 1 + min_2578) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_2578 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_2578 = nmin1_1035)))))) ) &amp; (nmin1_1035 &lt; flted_26_1033)) &amp; ((nmin1_1506 = nmin1_1035) | (nmin1_1506 = 1 + nmin1_1035))) &amp; (nmin1_1035 &lt;= flted_26_1033)) &amp; (0 &lt;= nmin2_1037)) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1506)) &amp; (nmin1_1506 &lt;= flted_26_1033))))  |  (exists (nmin1_2576:((1 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_2577:((nmin1_2576 = min_2577 + 1) &amp; (((nmin1_1506 &gt;= nmin2_1037 &amp; min_2577 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1506 &amp; min_2577 = nmin1_1506)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin,nmin1_1035,flted_26_1032,flted_26_1033,nmin1_1506,nmin2_1037]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2588  &exist; flted_25_2589  &exist; nmin1_2590  &exist; nmin2_2591 (flted_25_2589 + 1 = flted_26_1033 &and; flted_25_2588 + 2 = flted_26_1033 &and;  &exist; min_2592 (nmin1_1506 = 1 + min_2592 &and; min_2592 = <b>min</b>(nmin1_2590,nmin2_2591)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2590 &and; nmin1_2590 &le; flted_25_2589 &and; 0 &le; nmin2_2591 &and; nmin2_2591 &le; flted_25_2588) &or;  &exist; flted_26_2583  &exist; flted_26_2584  &exist; nmin1_2585  &exist; nmin2_2586 (flted_26_2584 + 1 = flted_26_1033 &and; flted_26_2583 + 1 = flted_26_1033 &and;  &exist; min_2587 (nmin1_1506 = 1 + min_2587 &and; min_2587 = <b>min</b>(nmin1_2585,nmin2_2586)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2585 &and; nmin1_2585 &le; flted_26_2584 &and; 0 &le; nmin2_2586 &and; nmin2_2586 &le; flted_26_2583)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and;  &exist; min_2603 (nmin = 1 + min_2603 &and; min_2603 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2598  &exist; flted_25_2599  &exist; nmin1_2600  &exist; nmin2_2601 (flted_25_2599 + 1 = flted_26_1032 &and; flted_25_2598 + 2 = flted_26_1032 &and;  &exist; min_2602 (nmin2_1037 = 1 + min_2602 &and; min_2602 = <b>min</b>(nmin1_2600,nmin2_2601)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2600 &and; nmin1_2600 &le; flted_25_2599 &and; 0 &le; nmin2_2601 &and; nmin2_2601 &le; flted_25_2598) &or;  &exist; flted_26_2593  &exist; flted_26_2594  &exist; nmin1_2595  &exist; nmin2_2596 (flted_26_2594 + 1 = flted_26_1032 &and; flted_26_2593 + 1 = flted_26_1032 &and;  &exist; min_2597 (nmin2_1037 = 1 + min_2597 &and; min_2597 = <b>min</b>(nmin1_2595,nmin2_2596)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2595 &and; nmin1_2595 &le; flted_26_2594 &and; 0 &le; nmin2_2596 &and; nmin2_2596 &le; flted_26_2593)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2588 Int)) (exists ((flted_25_2589 Int)) (exists ((nmin1_2590 Int)) (exists ((nmin2_2591 Int)) (and (and (and (= (+ flted_25_2589 1) flted_26_1033) (= (+ flted_25_2588 2) flted_26_1033)) (exists ((min_2592 Int)) (and (= nmin1_1506 (+ 1 min_2592)) (or (and (= min_2592 nmin1_2590) (&lt; nmin1_2590 nmin2_2591)) (and (= min_2592 nmin2_2591) (&gt;= nmin1_2590 nmin2_2591)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2590) (&lt;= nmin1_2590 flted_25_2589)) (and (&lt;= 0 nmin2_2591) (&lt;= nmin2_2591 flted_25_2588)))))))))) (exists ((flted_26_2583 Int)) (exists ((flted_26_2584 Int)) (exists ((nmin1_2585 Int)) (exists ((nmin2_2586 Int)) (and (and (and (= (+ flted_26_2584 1) flted_26_1033) (= (+ flted_26_2583 1) flted_26_1033)) (exists ((min_2587 Int)) (and (= nmin1_1506 (+ 1 min_2587)) (or (and (= min_2587 nmin1_2585) (&lt; nmin1_2585 nmin2_2586)) (and (= min_2587 nmin2_2586) (&gt;= nmin1_2585 nmin2_2586)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2585) (&lt;= nmin1_2585 flted_26_2584)) (and (&lt;= 0 nmin2_2586) (&lt;= nmin2_2586 flted_26_2583)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2603 Int)) (and (= nmin (+ 1 min_2603)) (or (and (= min_2603 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2603 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2598 Int)) (exists ((flted_25_2599 Int)) (exists ((nmin1_2600 Int)) (exists ((nmin2_2601 Int)) (and (and (and (= (+ flted_25_2599 1) flted_26_1032) (= (+ flted_25_2598 2) flted_26_1032)) (exists ((min_2602 Int)) (and (= nmin2_1037 (+ 1 min_2602)) (or (and (= min_2602 nmin1_2600) (&lt; nmin1_2600 nmin2_2601)) (and (= min_2602 nmin2_2601) (&gt;= nmin1_2600 nmin2_2601)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2600) (&lt;= nmin1_2600 flted_25_2599)) (and (&lt;= 0 nmin2_2601) (&lt;= nmin2_2601 flted_25_2598)))))))))) (exists ((flted_26_2593 Int)) (exists ((flted_26_2594 Int)) (exists ((nmin1_2595 Int)) (exists ((nmin2_2596 Int)) (and (and (and (= (+ flted_26_2594 1) flted_26_1032) (= (+ flted_26_2593 1) flted_26_1032)) (exists ((min_2597 Int)) (and (= nmin2_1037 (+ 1 min_2597)) (or (and (= min_2597 nmin1_2595) (&lt; nmin1_2595 nmin2_2596)) (and (= min_2597 nmin2_2596) (&gt;= nmin1_2595 nmin2_2596)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2595) (&lt;= nmin1_2595 flted_26_2594)) (and (&lt;= 0 nmin2_2596) (&lt;= nmin2_2596 flted_26_2593)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>( &exist; min_2628 (nmin = 1 + min_2628 &and; min_2628 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2623  &exist; flted_25_2624  &exist; nmin1_2625  &exist; nmin2_2626 (flted_25_2624 + 1 = flted_26_1032 &and; flted_25_2623 + 2 = flted_26_1032 &and;  &exist; min_2627 (nmin2_1037 = 1 + min_2627 &and; min_2627 = <b>min</b>(nmin1_2625,nmin2_2626)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2625 &and; nmin1_2625 &le; flted_25_2624 &and; 0 &le; nmin2_2626 &and; nmin2_2626 &le; flted_25_2623) &or;  &exist; flted_26_2618  &exist; flted_26_2619  &exist; nmin1_2620  &exist; nmin2_2621 (flted_26_2619 + 1 = flted_26_1032 &and; flted_26_2618 + 1 = flted_26_1032 &and;  &exist; min_2622 (nmin2_1037 = 1 + min_2622 &and; min_2622 = <b>min</b>(nmin1_2620,nmin2_2621)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2620 &and; nmin1_2620 &le; flted_26_2619 &and; 0 &le; nmin2_2621 &and; nmin2_2621 &le; flted_26_2618)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2613  &exist; flted_25_2614  &exist; nmin1_2615  &exist; nmin2_2616 (flted_25_2614 + 1 = flted_26_1033 &and; flted_25_2613 + 2 = flted_26_1033 &and;  &exist; min_2617 (nmin1_1506 = 1 + min_2617 &and; min_2617 = <b>min</b>(nmin1_2615,nmin2_2616)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2615 &and; nmin1_2615 &le; flted_25_2614 &and; 0 &le; nmin2_2616 &and; nmin2_2616 &le; flted_25_2613) &or;  &exist; flted_26_2608  &exist; flted_26_2609  &exist; nmin1_2610  &exist; nmin2_2611 (flted_26_2609 + 1 = flted_26_1033 &and; flted_26_2608 + 1 = flted_26_1033 &and;  &exist; min_2612 (nmin1_1506 = 1 + min_2612 &and; min_2612 = <b>min</b>(nmin1_2610,nmin2_2611)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2610 &and; nmin1_2610 &le; flted_26_2609 &and; 0 &le; nmin2_2611 &and; nmin2_2611 &le; flted_26_2608)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_2628 Int)) (and (= nmin (+ 1 min_2628)) (or (and (= min_2628 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2628 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2623 Int)) (exists ((flted_25_2624 Int)) (exists ((nmin1_2625 Int)) (exists ((nmin2_2626 Int)) (and (and (and (= (+ flted_25_2624 1) flted_26_1032) (= (+ flted_25_2623 2) flted_26_1032)) (exists ((min_2627 Int)) (and (= nmin2_1037 (+ 1 min_2627)) (or (and (= min_2627 nmin1_2625) (&lt; nmin1_2625 nmin2_2626)) (and (= min_2627 nmin2_2626) (&gt;= nmin1_2625 nmin2_2626)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2625) (&lt;= nmin1_2625 flted_25_2624)) (and (&lt;= 0 nmin2_2626) (&lt;= nmin2_2626 flted_25_2623)))))))))) (exists ((flted_26_2618 Int)) (exists ((flted_26_2619 Int)) (exists ((nmin1_2620 Int)) (exists ((nmin2_2621 Int)) (and (and (and (= (+ flted_26_2619 1) flted_26_1032) (= (+ flted_26_2618 1) flted_26_1032)) (exists ((min_2622 Int)) (and (= nmin2_1037 (+ 1 min_2622)) (or (and (= min_2622 nmin1_2620) (&lt; nmin1_2620 nmin2_2621)) (and (= min_2622 nmin2_2621) (&gt;= nmin1_2620 nmin2_2621)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2620) (&lt;= nmin1_2620 flted_26_2619)) (and (&lt;= 0 nmin2_2621) (&lt;= nmin2_2621 flted_26_2618)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2613 Int)) (exists ((flted_25_2614 Int)) (exists ((nmin1_2615 Int)) (exists ((nmin2_2616 Int)) (and (and (and (= (+ flted_25_2614 1) flted_26_1033) (= (+ flted_25_2613 2) flted_26_1033)) (exists ((min_2617 Int)) (and (= nmin1_1506 (+ 1 min_2617)) (or (and (= min_2617 nmin1_2615) (&lt; nmin1_2615 nmin2_2616)) (and (= min_2617 nmin2_2616) (&gt;= nmin1_2615 nmin2_2616)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2615) (&lt;= nmin1_2615 flted_25_2614)) (and (&lt;= 0 nmin2_2616) (&lt;= nmin2_2616 flted_25_2613)))))))))) (exists ((flted_26_2608 Int)) (exists ((flted_26_2609 Int)) (exists ((nmin1_2610 Int)) (exists ((nmin2_2611 Int)) (and (and (and (= (+ flted_26_2609 1) flted_26_1033) (= (+ flted_26_2608 1) flted_26_1033)) (exists ((min_2612 Int)) (and (= nmin1_1506 (+ 1 min_2612)) (or (and (= min_2612 nmin1_2610) (&lt; nmin1_2610 nmin2_2611)) (and (= min_2612 nmin2_2611) (&gt;= nmin1_2610 nmin2_2611)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2610) (&lt;= nmin1_2610 flted_26_2609)) (and (&lt;= 0 nmin2_2611) (&lt;= nmin2_2611 flted_26_2608)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2648  &exist; flted_25_2649  &exist; nmin1_2650  &exist; nmin2_2651 (flted_25_2649 + 1 = flted_26_1032 &and; flted_25_2648 + 2 = flted_26_1032 &and;  &exist; min_2652 (nmin2_1037 = 1 + min_2652 &and; min_2652 = <b>min</b>(nmin1_2650,nmin2_2651)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2650 &and; nmin1_2650 &le; flted_25_2649 &and; 0 &le; nmin2_2651 &and; nmin2_2651 &le; flted_25_2648) &or;  &exist; flted_26_2643  &exist; flted_26_2644  &exist; nmin1_2645  &exist; nmin2_2646 (flted_26_2644 + 1 = flted_26_1032 &and; flted_26_2643 + 1 = flted_26_1032 &and;  &exist; min_2647 (nmin2_1037 = 1 + min_2647 &and; min_2647 = <b>min</b>(nmin1_2645,nmin2_2646)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2645 &and; nmin1_2645 &le; flted_26_2644 &and; 0 &le; nmin2_2646 &and; nmin2_2646 &le; flted_26_2643)) &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_2653 (nmin = 1 + min_2653 &and; min_2653 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2638  &exist; flted_25_2639  &exist; nmin1_2640  &exist; nmin2_2641 (flted_25_2639 + 1 = flted_26_1033 &and; flted_25_2638 + 2 = flted_26_1033 &and;  &exist; min_2642 (nmin1_1506 = 1 + min_2642 &and; min_2642 = <b>min</b>(nmin1_2640,nmin2_2641)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2640 &and; nmin1_2640 &le; flted_25_2639 &and; 0 &le; nmin2_2641 &and; nmin2_2641 &le; flted_25_2638) &or;  &exist; flted_26_2633  &exist; flted_26_2634  &exist; nmin1_2635  &exist; nmin2_2636 (flted_26_2634 + 1 = flted_26_1033 &and; flted_26_2633 + 1 = flted_26_1033 &and;  &exist; min_2637 (nmin1_1506 = 1 + min_2637 &and; min_2637 = <b>min</b>(nmin1_2635,nmin2_2636)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2635 &and; nmin1_2635 &le; flted_26_2634 &and; 0 &le; nmin2_2636 &and; nmin2_2636 &le; flted_26_2633)))  &#8866;  (aux_71' = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1506 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2648 Int)) (exists ((flted_25_2649 Int)) (exists ((nmin1_2650 Int)) (exists ((nmin2_2651 Int)) (and (and (and (= (+ flted_25_2649 1) flted_26_1032) (= (+ flted_25_2648 2) flted_26_1032)) (exists ((min_2652 Int)) (and (= nmin2_1037 (+ 1 min_2652)) (or (and (= min_2652 nmin1_2650) (&lt; nmin1_2650 nmin2_2651)) (and (= min_2652 nmin2_2651) (&gt;= nmin1_2650 nmin2_2651)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2650) (&lt;= nmin1_2650 flted_25_2649)) (and (&lt;= 0 nmin2_2651) (&lt;= nmin2_2651 flted_25_2648)))))))))) (exists ((flted_26_2643 Int)) (exists ((flted_26_2644 Int)) (exists ((nmin1_2645 Int)) (exists ((nmin2_2646 Int)) (and (and (and (= (+ flted_26_2644 1) flted_26_1032) (= (+ flted_26_2643 1) flted_26_1032)) (exists ((min_2647 Int)) (and (= nmin2_1037 (+ 1 min_2647)) (or (and (= min_2647 nmin1_2645) (&lt; nmin1_2645 nmin2_2646)) (and (= min_2647 nmin2_2646) (&gt;= nmin1_2645 nmin2_2646)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2645) (&lt;= nmin1_2645 flted_26_2644)) (and (&lt;= 0 nmin2_2646) (&lt;= nmin2_2646 flted_26_2643)))))))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2653 Int)) (and (= nmin (+ 1 min_2653)) (or (and (= min_2653 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2653 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2638 Int)) (exists ((flted_25_2639 Int)) (exists ((nmin1_2640 Int)) (exists ((nmin2_2641 Int)) (and (and (and (= (+ flted_25_2639 1) flted_26_1033) (= (+ flted_25_2638 2) flted_26_1033)) (exists ((min_2642 Int)) (and (= nmin1_1506 (+ 1 min_2642)) (or (and (= min_2642 nmin1_2640) (&lt; nmin1_2640 nmin2_2641)) (and (= min_2642 nmin2_2641) (&gt;= nmin1_2640 nmin2_2641)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2640) (&lt;= nmin1_2640 flted_25_2639)) (and (&lt;= 0 nmin2_2641) (&lt;= nmin2_2641 flted_25_2638)))))))))) (exists ((flted_26_2633 Int)) (exists ((flted_26_2634 Int)) (exists ((nmin1_2635 Int)) (exists ((nmin2_2636 Int)) (and (and (and (= (+ flted_26_2634 1) flted_26_1033) (= (+ flted_26_2633 1) flted_26_1033)) (exists ((min_2637 Int)) (and (= nmin1_1506 (+ 1 min_2637)) (or (and (= min_2637 nmin1_2635) (&lt; nmin1_2635 nmin2_2636)) (and (= min_2637 nmin2_2636) (&gt;= nmin1_2635 nmin2_2636)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2635) (&lt;= nmin1_2635 flted_26_2634)) (and (&lt;= 0 nmin2_2636) (&lt;= nmin2_2636 flted_26_2633)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_26_1033 0) (= nmin1_1506 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2660  &exist; flted_25_2661  &exist; nmin1_2662  &exist; nmin2_2663 (flted_25_2661 + 1 = flted_26_1033 &and; flted_25_2660 + 2 = flted_26_1033 &and;  &exist; min_2664 (nmin1_1506 = 1 + min_2664 &and; min_2664 = <b>min</b>(nmin1_2662,nmin2_2663)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2662 &and; nmin1_2662 &le; flted_25_2661 &and; 0 &le; nmin2_2663 &and; nmin2_2663 &le; flted_25_2660) &or;  &exist; flted_26_2655  &exist; flted_26_2656  &exist; nmin1_2657  &exist; nmin2_2658 (flted_26_2656 + 1 = flted_26_1033 &and; flted_26_2655 + 1 = flted_26_1033 &and;  &exist; min_2659 (nmin1_1506 = 1 + min_2659 &and; min_2659 = <b>min</b>(nmin1_2657,nmin2_2658)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2657 &and; nmin1_2657 &le; flted_26_2656 &and; 0 &le; nmin2_2658 &and; nmin2_2658 &le; flted_26_2655)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2675 (nmin = 1 + min_2675 &and; min_2675 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2670  &exist; flted_25_2671  &exist; nmin1_2672  &exist; nmin2_2673 (flted_25_2671 + 1 = flted_26_1032 &and; flted_25_2670 + 2 = flted_26_1032 &and;  &exist; min_2674 (nmin2_1037 = 1 + min_2674 &and; min_2674 = <b>min</b>(nmin1_2672,nmin2_2673)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2672 &and; nmin1_2672 &le; flted_25_2671 &and; 0 &le; nmin2_2673 &and; nmin2_2673 &le; flted_25_2670) &or;  &exist; flted_26_2665  &exist; flted_26_2666  &exist; nmin1_2667  &exist; nmin2_2668 (flted_26_2666 + 1 = flted_26_1032 &and; flted_26_2665 + 1 = flted_26_1032 &and;  &exist; min_2669 (nmin2_1037 = 1 + min_2669 &and; min_2669 = <b>min</b>(nmin1_2667,nmin2_2668)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2667 &and; nmin1_2667 &le; flted_26_2666 &and; 0 &le; nmin2_2668 &and; nmin2_2668 &le; flted_26_2665)))  &#8866;  (r_1036 = <b>null</b> &or; flted_26_1032 = 0 &or; nmin2_1037 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2660 Int)) (exists ((flted_25_2661 Int)) (exists ((nmin1_2662 Int)) (exists ((nmin2_2663 Int)) (and (and (and (= (+ flted_25_2661 1) flted_26_1033) (= (+ flted_25_2660 2) flted_26_1033)) (exists ((min_2664 Int)) (and (= nmin1_1506 (+ 1 min_2664)) (or (and (= min_2664 nmin1_2662) (&lt; nmin1_2662 nmin2_2663)) (and (= min_2664 nmin2_2663) (&gt;= nmin1_2662 nmin2_2663)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2662) (&lt;= nmin1_2662 flted_25_2661)) (and (&lt;= 0 nmin2_2663) (&lt;= nmin2_2663 flted_25_2660)))))))))) (exists ((flted_26_2655 Int)) (exists ((flted_26_2656 Int)) (exists ((nmin1_2657 Int)) (exists ((nmin2_2658 Int)) (and (and (and (= (+ flted_26_2656 1) flted_26_1033) (= (+ flted_26_2655 1) flted_26_1033)) (exists ((min_2659 Int)) (and (= nmin1_1506 (+ 1 min_2659)) (or (and (= min_2659 nmin1_2657) (&lt; nmin1_2657 nmin2_2658)) (and (= min_2659 nmin2_2658) (&gt;= nmin1_2657 nmin2_2658)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2657) (&lt;= nmin1_2657 flted_26_2656)) (and (&lt;= 0 nmin2_2658) (&lt;= nmin2_2658 flted_26_2655)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (exists ((min_2675 Int)) (and (= nmin (+ 1 min_2675)) (or (and (= min_2675 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2675 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2670 Int)) (exists ((flted_25_2671 Int)) (exists ((nmin1_2672 Int)) (exists ((nmin2_2673 Int)) (and (and (and (= (+ flted_25_2671 1) flted_26_1032) (= (+ flted_25_2670 2) flted_26_1032)) (exists ((min_2674 Int)) (and (= nmin2_1037 (+ 1 min_2674)) (or (and (= min_2674 nmin1_2672) (&lt; nmin1_2672 nmin2_2673)) (and (= min_2674 nmin2_2673) (&gt;= nmin1_2672 nmin2_2673)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2672) (&lt;= nmin1_2672 flted_25_2671)) (and (&lt;= 0 nmin2_2673) (&lt;= nmin2_2673 flted_25_2670)))))))))) (exists ((flted_26_2665 Int)) (exists ((flted_26_2666 Int)) (exists ((nmin1_2667 Int)) (exists ((nmin2_2668 Int)) (and (and (and (= (+ flted_26_2666 1) flted_26_1032) (= (+ flted_26_2665 1) flted_26_1032)) (exists ((min_2669 Int)) (and (= nmin2_1037 (+ 1 min_2669)) (or (and (= min_2669 nmin1_2667) (&lt; nmin1_2667 nmin2_2668)) (and (= min_2669 nmin2_2668) (&gt;= nmin1_2667 nmin2_2668)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2667) (&lt;= nmin1_2667 flted_26_2666)) (and (&lt;= 0 nmin2_2668) (&lt;= nmin2_2668 flted_26_2665)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_1036 1) (or (= flted_26_1032 0) (= nmin2_1037 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2679 (nmin = 1 + min_2679 &and; min_2679 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin1_1506 &and; nmin1_1506 &le; flted_26_1033)  &#8866;   &exist; nmin1_2677 (2 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_2678 (nmin1_2677 = min_2678 + 1 &and; min_2678 = <b>min</b>(nmin1_1506,nmin2_1037)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1035, flted_26_1032, flted_26_1033, nmin1_1506, nmin2_1037] : (( (not (((((((((((((0 &lt;= nmin1_1035) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_2679:((nmin = 1 + min_2679) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_2679 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_2679 = nmin1_1035)))))) ) &amp; (nmin1_1035 &lt; flted_26_1033)) &amp; ((nmin1_1506 = nmin1_1035) | (nmin1_1506 = 1 + nmin1_1035))) &amp; (nmin1_1035 &lt;= flted_26_1033)) &amp; (0 &lt;= nmin2_1037)) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1506)) &amp; (nmin1_1506 &lt;= flted_26_1033))))  |  (exists (nmin1_2677:((2 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_2678:((nmin1_2677 = min_2678 + 1) &amp; (((nmin1_1506 &gt;= nmin2_1037 &amp; min_2678 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1506 &amp; min_2678 = nmin1_1506)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,n-1,n-1,nmin,nmin2_1037]: 1 &lt;= nmin &lt;= nmin2_1037 &lt; n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_1035 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2702 (nmin = 1 + min_2702 &and; min_2702 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2697  &exist; flted_25_2698  &exist; nmin1_2699  &exist; nmin2_2700 (flted_25_2698 + 1 = flted_26_1032 &and; flted_25_2697 + 2 = flted_26_1032 &and;  &exist; min_2701 (nmin2_1037 = 1 + min_2701 &and; min_2701 = <b>min</b>(nmin1_2699,nmin2_2700)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2699 &and; nmin1_2699 &le; flted_25_2698 &and; 0 &le; nmin2_2700 &and; nmin2_2700 &le; flted_25_2697) &or;  &exist; flted_26_2692  &exist; flted_26_2693  &exist; nmin1_2694  &exist; nmin2_2695 (flted_26_2693 + 1 = flted_26_1032 &and; flted_26_2692 + 1 = flted_26_1032 &and;  &exist; min_2696 (nmin2_1037 = 1 + min_2696 &and; min_2696 = <b>min</b>(nmin1_2694,nmin2_2695)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2694 &and; nmin1_2694 &le; flted_26_2693 &and; 0 &le; nmin2_2695 &and; nmin2_2695 &le; flted_26_2692)) &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2687  &exist; flted_25_2688  &exist; nmin1_2689  &exist; nmin2_2690 (flted_25_2688 + 1 = flted_26_1033 &and; flted_25_2687 + 2 = flted_26_1033 &and;  &exist; min_2691 (nmin1_1506 = 1 + min_2691 &and; min_2691 = <b>min</b>(nmin1_2689,nmin2_2690)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2689 &and; nmin1_2689 &le; flted_25_2688 &and; 0 &le; nmin2_2690 &and; nmin2_2690 &le; flted_25_2687) &or;  &exist; flted_26_2682  &exist; flted_26_2683  &exist; nmin1_2684  &exist; nmin2_2685 (flted_26_2683 + 1 = flted_26_1033 &and; flted_26_2682 + 1 = flted_26_1033 &and;  &exist; min_2686 (nmin1_1506 = 1 + min_2686 &and; min_2686 = <b>min</b>(nmin1_2684,nmin2_2685)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2684 &and; nmin1_2684 &le; flted_26_2683 &and; 0 &le; nmin2_2685 &and; nmin2_2685 &le; flted_26_2682)))  &#8866;   &exist; nmin1_2680 (2 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_2681 (nmin1_2680 = min_2681 + 1 &and; min_2681 = <b>min</b>(nmin1_1506,nmin2_1037)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin1_1035, r_1036, aux_71PRMD, flted_26_1032, flted_26_1033, nmin1_1506, nmin2_1037] : (( (not (((((((((((0 &lt;= nmin1_1035) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_2702:((nmin = 1 + min_2702) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_2702 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_2702 = nmin1_1035)))))) ) &amp; (nmin1_1035 &lt; flted_26_1033)) &amp; ((nmin1_1506 = nmin1_1035) | (nmin1_1506 = 1 + nmin1_1035))) &amp; (nmin1_1035 &lt;= flted_26_1033)) &amp; ((((r_1036 &lt; 1) &amp; ((flted_26_1032 = 0) &amp; (nmin2_1037 = 0))) |  (exists (flted_25_2697: (exists (flted_25_2698: (exists (nmin1_2699: (exists (nmin2_2700:((((flted_25_2698 + 1 = flted_26_1032) &amp; (flted_25_2697 + 2 = flted_26_1032)) &amp;  (exists (min_2701:((nmin2_1037 = 1 + min_2701) &amp; (((nmin1_2699 &gt;= nmin2_2700 &amp; min_2701 = nmin2_2700) | (nmin2_2700 &gt; nmin1_2699 &amp; min_2701 = nmin1_2699)))))) ) &amp; ((r_1036 &gt; 0) &amp; (((0 &lt;= nmin1_2699) &amp; (nmin1_2699 &lt;= flted_25_2698)) &amp; ((0 &lt;= nmin2_2700) &amp; (nmin2_2700 &lt;= flted_25_2697))))))) )) )) )) ) |  (exists (flted_26_2692: (exists (flted_26_2693: (exists (nmin1_2694: (exists (nmin2_2695:((((flted_26_2693 + 1 = flted_26_1032) &amp; (flted_26_2692 + 1 = flted_26_1032)) &amp;  (exists (min_2696:((nmin2_1037 = 1 + min_2696) &amp; (((nmin1_2694 &gt;= nmin2_2695 &amp; min_2696 = nmin2_2695) | (nmin2_2695 &gt; nmin1_2694 &amp; min_2696 = nmin1_2694)))))) ) &amp; ((r_1036 &gt; 0) &amp; (((0 &lt;= nmin1_2694) &amp; (nmin1_2694 &lt;= flted_26_2693)) &amp; ((0 &lt;= nmin2_2695) &amp; (nmin2_2695 &lt;= flted_26_2692))))))) )) )) )) )) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_26_1033 = 0) &amp; (nmin1_1506 = 0))) |  (exists (flted_25_2687: (exists (flted_25_2688: (exists (nmin1_2689: (exists (nmin2_2690:((((flted_25_2688 + 1 = flted_26_1033) &amp; (flted_25_2687 + 2 = flted_26_1033)) &amp;  (exists (min_2691:((nmin1_1506 = 1 + min_2691) &amp; (((nmin1_2689 &gt;= nmin2_2690 &amp; min_2691 = nmin2_2690) | (nmin2_2690 &gt; nmin1_2689 &amp; min_2691 = nmin1_2689)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2689) &amp; (nmin1_2689 &lt;= flted_25_2688)) &amp; ((0 &lt;= nmin2_2690) &amp; (nmin2_2690 &lt;= flted_25_2687))))))) )) )) )) ) |  (exists (flted_26_2682: (exists (flted_26_2683: (exists (nmin1_2684: (exists (nmin2_2685:((((flted_26_2683 + 1 = flted_26_1033) &amp; (flted_26_2682 + 1 = flted_26_1033)) &amp;  (exists (min_2686:((nmin1_1506 = 1 + min_2686) &amp; (((nmin1_2684 &gt;= nmin2_2685 &amp; min_2686 = nmin2_2685) | (nmin2_2685 &gt; nmin1_2684 &amp; min_2686 = nmin1_2684)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2684) &amp; (nmin1_2684 &lt;= flted_26_2683)) &amp; ((0 &lt;= nmin2_2685) &amp; (nmin2_2685 &lt;= flted_26_2682))))))) )) )) )) ))))  |  (exists (nmin1_2680:((2 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_2681:((nmin1_2680 = min_2681 + 1) &amp; (((nmin1_1506 &gt;= nmin2_1037 &amp; min_2681 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1506 &amp; min_2681 = nmin1_1506)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,r_1036,aux_71PRMD,n-1,n-1,nmin,nmin2_1037]: 1 &lt;= nmin &lt;= nmin2_1037 &lt; n &amp;&amp; 1 &lt;= r_1036 &amp;&amp; 1 &lt;= aux_71PRMD}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_1033 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2712  &exist; flted_25_2713  &exist; nmin1_2714  &exist; nmin2_2715 (flted_25_2713 + 1 = flted_26_1033 &and; flted_25_2712 + 2 = flted_26_1033 &and;  &exist; min_2716 (nmin1_1506 = 1 + min_2716 &and; min_2716 = <b>min</b>(nmin1_2714,nmin2_2715)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2714 &and; nmin1_2714 &le; flted_25_2713 &and; 0 &le; nmin2_2715 &and; nmin2_2715 &le; flted_25_2712) &or;  &exist; flted_26_2707  &exist; flted_26_2708  &exist; nmin1_2709  &exist; nmin2_2710 (flted_26_2708 + 1 = flted_26_1033 &and; flted_26_2707 + 1 = flted_26_1033 &and;  &exist; min_2711 (nmin1_1506 = 1 + min_2711 &and; min_2711 = <b>min</b>(nmin1_2709,nmin2_2710)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2709 &and; nmin1_2709 &le; flted_26_2708 &and; 0 &le; nmin2_2710 &and; nmin2_2710 &le; flted_26_2707)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and;  &exist; min_2727 (nmin = 1 + min_2727 &and; min_2727 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2722  &exist; flted_25_2723  &exist; nmin1_2724  &exist; nmin2_2725 (flted_25_2723 + 1 = flted_26_1032 &and; flted_25_2722 + 2 = flted_26_1032 &and;  &exist; min_2726 (nmin2_1037 = 1 + min_2726 &and; min_2726 = <b>min</b>(nmin1_2724,nmin2_2725)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2724 &and; nmin1_2724 &le; flted_25_2723 &and; 0 &le; nmin2_2725 &and; nmin2_2725 &le; flted_25_2722) &or;  &exist; flted_26_2717  &exist; flted_26_2718  &exist; nmin1_2719  &exist; nmin2_2720 (flted_26_2718 + 1 = flted_26_1032 &and; flted_26_2717 + 1 = flted_26_1032 &and;  &exist; min_2721 (nmin2_1037 = 1 + min_2721 &and; min_2721 = <b>min</b>(nmin1_2719,nmin2_2720)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2719 &and; nmin1_2719 &le; flted_26_2718 &and; 0 &le; nmin2_2720 &and; nmin2_2720 &le; flted_26_2717)))  &#8866;  r_1036 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2712 Int)) (exists ((flted_25_2713 Int)) (exists ((nmin1_2714 Int)) (exists ((nmin2_2715 Int)) (and (and (and (= (+ flted_25_2713 1) flted_26_1033) (= (+ flted_25_2712 2) flted_26_1033)) (exists ((min_2716 Int)) (and (= nmin1_1506 (+ 1 min_2716)) (or (and (= min_2716 nmin1_2714) (&lt; nmin1_2714 nmin2_2715)) (and (= min_2716 nmin2_2715) (&gt;= nmin1_2714 nmin2_2715)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2714) (&lt;= nmin1_2714 flted_25_2713)) (and (&lt;= 0 nmin2_2715) (&lt;= nmin2_2715 flted_25_2712)))))))))) (exists ((flted_26_2707 Int)) (exists ((flted_26_2708 Int)) (exists ((nmin1_2709 Int)) (exists ((nmin2_2710 Int)) (and (and (and (= (+ flted_26_2708 1) flted_26_1033) (= (+ flted_26_2707 1) flted_26_1033)) (exists ((min_2711 Int)) (and (= nmin1_1506 (+ 1 min_2711)) (or (and (= min_2711 nmin1_2709) (&lt; nmin1_2709 nmin2_2710)) (and (= min_2711 nmin2_2710) (&gt;= nmin1_2709 nmin2_2710)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2709) (&lt;= nmin1_2709 flted_26_2708)) (and (&lt;= 0 nmin2_2710) (&lt;= nmin2_2710 flted_26_2707)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2727 Int)) (and (= nmin (+ 1 min_2727)) (or (and (= min_2727 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2727 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2722 Int)) (exists ((flted_25_2723 Int)) (exists ((nmin1_2724 Int)) (exists ((nmin2_2725 Int)) (and (and (and (= (+ flted_25_2723 1) flted_26_1032) (= (+ flted_25_2722 2) flted_26_1032)) (exists ((min_2726 Int)) (and (= nmin2_1037 (+ 1 min_2726)) (or (and (= min_2726 nmin1_2724) (&lt; nmin1_2724 nmin2_2725)) (and (= min_2726 nmin2_2725) (&gt;= nmin1_2724 nmin2_2725)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2724) (&lt;= nmin1_2724 flted_25_2723)) (and (&lt;= 0 nmin2_2725) (&lt;= nmin2_2725 flted_25_2722)))))))))) (exists ((flted_26_2717 Int)) (exists ((flted_26_2718 Int)) (exists ((nmin1_2719 Int)) (exists ((nmin2_2720 Int)) (and (and (and (= (+ flted_26_2718 1) flted_26_1032) (= (+ flted_26_2717 1) flted_26_1032)) (exists ((min_2721 Int)) (and (= nmin2_1037 (+ 1 min_2721)) (or (and (= min_2721 nmin1_2719) (&lt; nmin1_2719 nmin2_2720)) (and (= min_2721 nmin2_2720) (&gt;= nmin1_2719 nmin2_2720)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2719) (&lt;= nmin1_2719 flted_26_2718)) (and (&lt;= 0 nmin2_2720) (&lt;= nmin2_2720 flted_26_2717)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_1036 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>( &exist; min_2752 (nmin = 1 + min_2752 &and; min_2752 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; ((r_1036 = <b>null</b> &and; flted_26_1032 = 0 &and; nmin2_1037 = 0) &or;  &exist; flted_25_2747  &exist; flted_25_2748  &exist; nmin1_2749  &exist; nmin2_2750 (flted_25_2748 + 1 = flted_26_1032 &and; flted_25_2747 + 2 = flted_26_1032 &and;  &exist; min_2751 (nmin2_1037 = 1 + min_2751 &and; min_2751 = <b>min</b>(nmin1_2749,nmin2_2750)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2749 &and; nmin1_2749 &le; flted_25_2748 &and; 0 &le; nmin2_2750 &and; nmin2_2750 &le; flted_25_2747) &or;  &exist; flted_26_2742  &exist; flted_26_2743  &exist; nmin1_2744  &exist; nmin2_2745 (flted_26_2743 + 1 = flted_26_1032 &and; flted_26_2742 + 1 = flted_26_1032 &and;  &exist; min_2746 (nmin2_1037 = 1 + min_2746 &and; min_2746 = <b>min</b>(nmin1_2744,nmin2_2745)) &and; r_1036 &ne; <b>null</b> &and; 0 &le; nmin1_2744 &and; nmin1_2744 &le; flted_26_2743 &and; 0 &le; nmin2_2745 &and; nmin2_2745 &le; flted_26_2742)) &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &lt; flted_26_1033 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1506 = 0) &or;  &exist; flted_25_2737  &exist; flted_25_2738  &exist; nmin1_2739  &exist; nmin2_2740 (flted_25_2738 + 1 = flted_26_1033 &and; flted_25_2737 + 2 = flted_26_1033 &and;  &exist; min_2741 (nmin1_1506 = 1 + min_2741 &and; min_2741 = <b>min</b>(nmin1_2739,nmin2_2740)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2739 &and; nmin1_2739 &le; flted_25_2738 &and; 0 &le; nmin2_2740 &and; nmin2_2740 &le; flted_25_2737) &or;  &exist; flted_26_2732  &exist; flted_26_2733  &exist; nmin1_2734  &exist; nmin2_2735 (flted_26_2733 + 1 = flted_26_1033 &and; flted_26_2732 + 1 = flted_26_1033 &and;  &exist; min_2736 (nmin1_1506 = 1 + min_2736 &and; min_2736 = <b>min</b>(nmin1_2734,nmin2_2735)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2734 &and; nmin1_2734 &le; flted_26_2733 &and; 0 &le; nmin2_2735 &and; nmin2_2735 &le; flted_26_2732)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun r_1036 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1506 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_2752 Int)) (and (= nmin (+ 1 min_2752)) (or (and (= min_2752 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_2752 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (or (or (and (&lt; r_1036 1) (and (= flted_26_1032 0) (= nmin2_1037 0))) (exists ((flted_25_2747 Int)) (exists ((flted_25_2748 Int)) (exists ((nmin1_2749 Int)) (exists ((nmin2_2750 Int)) (and (and (and (= (+ flted_25_2748 1) flted_26_1032) (= (+ flted_25_2747 2) flted_26_1032)) (exists ((min_2751 Int)) (and (= nmin2_1037 (+ 1 min_2751)) (or (and (= min_2751 nmin1_2749) (&lt; nmin1_2749 nmin2_2750)) (and (= min_2751 nmin2_2750) (&gt;= nmin1_2749 nmin2_2750)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2749) (&lt;= nmin1_2749 flted_25_2748)) (and (&lt;= 0 nmin2_2750) (&lt;= nmin2_2750 flted_25_2747)))))))))) (exists ((flted_26_2742 Int)) (exists ((flted_26_2743 Int)) (exists ((nmin1_2744 Int)) (exists ((nmin2_2745 Int)) (and (and (and (= (+ flted_26_2743 1) flted_26_1032) (= (+ flted_26_2742 1) flted_26_1032)) (exists ((min_2746 Int)) (and (= nmin2_1037 (+ 1 min_2746)) (or (and (= min_2746 nmin1_2744) (&lt; nmin1_2744 nmin2_2745)) (and (= min_2746 nmin2_2745) (&gt;= nmin1_2744 nmin2_2745)))))) (and (&gt; r_1036 0) (and (and (&lt;= 0 nmin1_2744) (&lt;= nmin1_2744 flted_26_2743)) (and (&lt;= 0 nmin2_2745) (&lt;= nmin2_2745 flted_26_2742)))))))))))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (or (= nmin1_1506 nmin1_1035) (= nmin1_1506 (+ 1 nmin1_1035))))<br/>
(assert (&lt; nmin1_1035 flted_26_1033))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1033 0) (= nmin1_1506 0))) (exists ((flted_25_2737 Int)) (exists ((flted_25_2738 Int)) (exists ((nmin1_2739 Int)) (exists ((nmin2_2740 Int)) (and (and (and (= (+ flted_25_2738 1) flted_26_1033) (= (+ flted_25_2737 2) flted_26_1033)) (exists ((min_2741 Int)) (and (= nmin1_1506 (+ 1 min_2741)) (or (and (= min_2741 nmin1_2739) (&lt; nmin1_2739 nmin2_2740)) (and (= min_2741 nmin2_2740) (&gt;= nmin1_2739 nmin2_2740)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2739) (&lt;= nmin1_2739 flted_25_2738)) (and (&lt;= 0 nmin2_2740) (&lt;= nmin2_2740 flted_25_2737)))))))))) (exists ((flted_26_2732 Int)) (exists ((flted_26_2733 Int)) (exists ((nmin1_2734 Int)) (exists ((nmin2_2735 Int)) (and (and (and (= (+ flted_26_2733 1) flted_26_1033) (= (+ flted_26_2732 1) flted_26_1033)) (exists ((min_2736 Int)) (and (= nmin1_1506 (+ 1 min_2736)) (or (and (= min_2736 nmin1_2734) (&lt; nmin1_2734 nmin2_2735)) (and (= min_2736 nmin2_2735) (&gt;= nmin1_2734 nmin2_2735)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2734) (&lt;= nmin1_2734 flted_26_2733)) (and (&lt;= 0 nmin2_2735) (&lt;= nmin2_2735 flted_26_2732)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_1035 &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_2779 (nmin = 1 + min_2779 &and; min_2779 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin &lt; n &and; nmin1_1035 &lt; flted_26_1033 &and; (nmin1_1506 = nmin1_1035 &or; nmin1_1506 = 1 + nmin1_1035) &and; nmin1_1035 &le; flted_26_1033 &and;  &exist; nmin1_2777 ( &exist; min_2778 (nmin1_2777 = 1 + min_2778 &and; min_2778 = <b>min</b>(nmin1_1506,nmin2_1037)) &and; flted_26_1032 + 1 = flted_26_1033 + 1) &and; 0 &le; nmin2_1037 &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin1_1506 &and; nmin1_1506 &le; flted_26_1033)  &#8866;   &exist; nmin1_2775 ((nmin1_2775 = nmin &or; nmin1_2775 = nmin + 1) &and; 1 + flted_26_1033 = n &and; 1 + flted_26_1032 = n &and;  &exist; min_2776 (nmin1_2775 = min_2776 + 1 &and; min_2776 = <b>min</b>(nmin1_1506,nmin2_1037)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[nmin1_1035, nmin, flted_26_1033, flted_26_1032, n, nmin1_1506, nmin2_1037] : (( (not ((((((((((((((0 &lt;= nmin1_1035) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_2779:((nmin = 1 + min_2779) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_2779 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_2779 = nmin1_1035)))))) ) &amp; (nmin &lt; n)) &amp; (nmin1_1035 &lt; flted_26_1033)) &amp; ((nmin1_1506 = nmin1_1035) | (nmin1_1506 = 1 + nmin1_1035))) &amp; (nmin1_1035 &lt;= flted_26_1033)) &amp;  (exists (nmin1_2777:( (exists (min_2778:((nmin1_2777 = 1 + min_2778) &amp; (((nmin1_1506 &gt;= nmin2_1037 &amp; min_2778 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1506 &amp; min_2778 = nmin1_1506))))))  &amp; (flted_26_1032 + 1 = flted_26_1033 + 1)))) ) &amp; (0 &lt;= nmin2_1037)) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1506)) &amp; (nmin1_1506 &lt;= flted_26_1033))))  |  (exists (nmin1_2775:(((((nmin1_2775 = nmin) | (nmin1_2775 = nmin + 1)) &amp; (1 + flted_26_1033 = n)) &amp; (1 + flted_26_1032 = n)) &amp;  (exists (min_2776:((nmin1_2775 = min_2776 + 1) &amp; (((nmin1_1506 &gt;= nmin2_1037 &amp; min_2776 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1506 &amp; min_2776 = nmin1_1506)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[nmin1_1035,nmin,flted_26_1033,flted_26_1032,n,nmin1_1506,nmin2_1037]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2808  &exist; flted_25_2809  &exist; nmin1_2810  &exist; nmin2_2811 (flted_25_2809 + 1 = flted_25_1025 &and; flted_25_2808 + 2 = flted_25_1025 &and;  &exist; min_2812 (nmin1_1976 = 1 + min_2812 &and; min_2812 = <b>min</b>(nmin1_2810,nmin2_2811)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2810 &and; nmin1_2810 &le; flted_25_2809 &and; 0 &le; nmin2_2811 &and; nmin2_2811 &le; flted_25_2808) &or;  &exist; flted_26_2803  &exist; flted_26_2804  &exist; nmin1_2805  &exist; nmin2_2806 (flted_26_2804 + 1 = flted_25_1025 &and; flted_26_2803 + 1 = flted_25_1025 &and;  &exist; min_2807 (nmin1_1976 = 1 + min_2807 &and; min_2807 = <b>min</b>(nmin1_2805,nmin2_2806)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2805 &and; nmin1_2805 &le; flted_26_2804 &and; 0 &le; nmin2_2806 &and; nmin2_2806 &le; flted_26_2803)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_2823 (nmin = 1 + min_2823 &and; min_2823 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &le; nmin1_1028 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2818  &exist; flted_25_2819  &exist; nmin1_2820  &exist; nmin2_2821 (flted_25_2819 + 1 = flted_25_1026 &and; flted_25_2818 + 2 = flted_25_1026 &and;  &exist; min_2822 (nmin1_1028 = 1 + min_2822 &and; min_2822 = <b>min</b>(nmin1_2820,nmin2_2821)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2820 &and; nmin1_2820 &le; flted_25_2819 &and; 0 &le; nmin2_2821 &and; nmin2_2821 &le; flted_25_2818) &or;  &exist; flted_26_2813  &exist; flted_26_2814  &exist; nmin1_2815  &exist; nmin2_2816 (flted_26_2814 + 1 = flted_25_1026 &and; flted_26_2813 + 1 = flted_25_1026 &and;  &exist; min_2817 (nmin1_1028 = 1 + min_2817 &and; min_2817 = <b>min</b>(nmin1_2815,nmin2_2816)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2815 &and; nmin1_2815 &le; flted_26_2814 &and; 0 &le; nmin2_2816 &and; nmin2_2816 &le; flted_26_2813)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2808 Int)) (exists ((flted_25_2809 Int)) (exists ((nmin1_2810 Int)) (exists ((nmin2_2811 Int)) (and (and (and (= (+ flted_25_2809 1) flted_25_1025) (= (+ flted_25_2808 2) flted_25_1025)) (exists ((min_2812 Int)) (and (= nmin1_1976 (+ 1 min_2812)) (or (and (= min_2812 nmin1_2810) (&lt; nmin1_2810 nmin2_2811)) (and (= min_2812 nmin2_2811) (&gt;= nmin1_2810 nmin2_2811)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2810) (&lt;= nmin1_2810 flted_25_2809)) (and (&lt;= 0 nmin2_2811) (&lt;= nmin2_2811 flted_25_2808)))))))))) (exists ((flted_26_2803 Int)) (exists ((flted_26_2804 Int)) (exists ((nmin1_2805 Int)) (exists ((nmin2_2806 Int)) (and (and (and (= (+ flted_26_2804 1) flted_25_1025) (= (+ flted_26_2803 1) flted_25_1025)) (exists ((min_2807 Int)) (and (= nmin1_1976 (+ 1 min_2807)) (or (and (= min_2807 nmin1_2805) (&lt; nmin1_2805 nmin2_2806)) (and (= min_2807 nmin2_2806) (&gt;= nmin1_2805 nmin2_2806)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2805) (&lt;= nmin1_2805 flted_26_2804)) (and (&lt;= 0 nmin2_2806) (&lt;= nmin2_2806 flted_26_2803)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_2823 Int)) (and (= nmin (+ 1 min_2823)) (or (and (= min_2823 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2823 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2818 Int)) (exists ((flted_25_2819 Int)) (exists ((nmin1_2820 Int)) (exists ((nmin2_2821 Int)) (and (and (and (= (+ flted_25_2819 1) flted_25_1026) (= (+ flted_25_2818 2) flted_25_1026)) (exists ((min_2822 Int)) (and (= nmin1_1028 (+ 1 min_2822)) (or (and (= min_2822 nmin1_2820) (&lt; nmin1_2820 nmin2_2821)) (and (= min_2822 nmin2_2821) (&gt;= nmin1_2820 nmin2_2821)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2820) (&lt;= nmin1_2820 flted_25_2819)) (and (&lt;= 0 nmin2_2821) (&lt;= nmin2_2821 flted_25_2818)))))))))) (exists ((flted_26_2813 Int)) (exists ((flted_26_2814 Int)) (exists ((nmin1_2815 Int)) (exists ((nmin2_2816 Int)) (and (and (and (= (+ flted_26_2814 1) flted_25_1026) (= (+ flted_26_2813 1) flted_25_1026)) (exists ((min_2817 Int)) (and (= nmin1_1028 (+ 1 min_2817)) (or (and (= min_2817 nmin1_2815) (&lt; nmin1_2815 nmin2_2816)) (and (= min_2817 nmin2_2816) (&gt;= nmin1_2815 nmin2_2816)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2815) (&lt;= nmin1_2815 flted_26_2814)) (and (&lt;= 0 nmin2_2816) (&lt;= nmin2_2816 flted_26_2813)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2830  &exist; flted_25_2831  &exist; nmin1_2832  &exist; nmin2_2833 (flted_25_2831 + 1 = flted_25_1026 &and; flted_25_2830 + 2 = flted_25_1026 &and;  &exist; min_2834 (nmin1_1028 = 1 + min_2834 &and; min_2834 = <b>min</b>(nmin1_2832,nmin2_2833)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2832 &and; nmin1_2832 &le; flted_25_2831 &and; 0 &le; nmin2_2833 &and; nmin2_2833 &le; flted_25_2830) &or;  &exist; flted_26_2825  &exist; flted_26_2826  &exist; nmin1_2827  &exist; nmin2_2828 (flted_26_2826 + 1 = flted_25_1026 &and; flted_26_2825 + 1 = flted_25_1026 &and;  &exist; min_2829 (nmin1_1028 = 1 + min_2829 &and; min_2829 = <b>min</b>(nmin1_2827,nmin2_2828)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2827 &and; nmin1_2827 &le; flted_26_2826 &and; 0 &le; nmin2_2828 &and; nmin2_2828 &le; flted_26_2825)) &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2845 (nmin = 1 + min_2845 &and; min_2845 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and; ((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2840  &exist; flted_25_2841  &exist; nmin1_2842  &exist; nmin2_2843 (flted_25_2841 + 1 = flted_25_1025 &and; flted_25_2840 + 2 = flted_25_1025 &and;  &exist; min_2844 (nmin1_1976 = 1 + min_2844 &and; min_2844 = <b>min</b>(nmin1_2842,nmin2_2843)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2842 &and; nmin1_2842 &le; flted_25_2841 &and; 0 &le; nmin2_2843 &and; nmin2_2843 &le; flted_25_2840) &or;  &exist; flted_26_2835  &exist; flted_26_2836  &exist; nmin1_2837  &exist; nmin2_2838 (flted_26_2836 + 1 = flted_25_1025 &and; flted_26_2835 + 1 = flted_25_1025 &and;  &exist; min_2839 (nmin1_1976 = 1 + min_2839 &and; min_2839 = <b>min</b>(nmin1_2837,nmin2_2838)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2837 &and; nmin1_2837 &le; flted_26_2836 &and; 0 &le; nmin2_2838 &and; nmin2_2838 &le; flted_26_2835)))  &#8866;  (aux_71' = <b>null</b> &or; flted_25_1025 = 0 &or; nmin1_1976 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2830 Int)) (exists ((flted_25_2831 Int)) (exists ((nmin1_2832 Int)) (exists ((nmin2_2833 Int)) (and (and (and (= (+ flted_25_2831 1) flted_25_1026) (= (+ flted_25_2830 2) flted_25_1026)) (exists ((min_2834 Int)) (and (= nmin1_1028 (+ 1 min_2834)) (or (and (= min_2834 nmin1_2832) (&lt; nmin1_2832 nmin2_2833)) (and (= min_2834 nmin2_2833) (&gt;= nmin1_2832 nmin2_2833)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2832) (&lt;= nmin1_2832 flted_25_2831)) (and (&lt;= 0 nmin2_2833) (&lt;= nmin2_2833 flted_25_2830)))))))))) (exists ((flted_26_2825 Int)) (exists ((flted_26_2826 Int)) (exists ((nmin1_2827 Int)) (exists ((nmin2_2828 Int)) (and (and (and (= (+ flted_26_2826 1) flted_25_1026) (= (+ flted_26_2825 1) flted_25_1026)) (exists ((min_2829 Int)) (and (= nmin1_1028 (+ 1 min_2829)) (or (and (= min_2829 nmin1_2827) (&lt; nmin1_2827 nmin2_2828)) (and (= min_2829 nmin2_2828) (&gt;= nmin1_2827 nmin2_2828)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2827) (&lt;= nmin1_2827 flted_26_2826)) (and (&lt;= 0 nmin2_2828) (&lt;= nmin2_2828 flted_26_2825)))))))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2845 Int)) (and (= nmin (+ 1 min_2845)) (or (and (= min_2845 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2845 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2840 Int)) (exists ((flted_25_2841 Int)) (exists ((nmin1_2842 Int)) (exists ((nmin2_2843 Int)) (and (and (and (= (+ flted_25_2841 1) flted_25_1025) (= (+ flted_25_2840 2) flted_25_1025)) (exists ((min_2844 Int)) (and (= nmin1_1976 (+ 1 min_2844)) (or (and (= min_2844 nmin1_2842) (&lt; nmin1_2842 nmin2_2843)) (and (= min_2844 nmin2_2843) (&gt;= nmin1_2842 nmin2_2843)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2842) (&lt;= nmin1_2842 flted_25_2841)) (and (&lt;= 0 nmin2_2843) (&lt;= nmin2_2843 flted_25_2840)))))))))) (exists ((flted_26_2835 Int)) (exists ((flted_26_2836 Int)) (exists ((nmin1_2837 Int)) (exists ((nmin2_2838 Int)) (and (and (and (= (+ flted_26_2836 1) flted_25_1025) (= (+ flted_26_2835 1) flted_25_1025)) (exists ((min_2839 Int)) (and (= nmin1_1976 (+ 1 min_2839)) (or (and (= min_2839 nmin1_2837) (&lt; nmin1_2837 nmin2_2838)) (and (= min_2839 nmin2_2838) (&gt;= nmin1_2837 nmin2_2838)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2837) (&lt;= nmin1_2837 flted_26_2836)) (and (&lt;= 0 nmin2_2838) (&lt;= nmin2_2838 flted_26_2835)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_25_1025 0) (= nmin1_1976 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2849 (nmin = 1 + min_2849 &and; min_2849 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin1_1976 &and; nmin1_1976 &le; flted_25_1025 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_2847 (1 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2848 (nmin1_2847 = min_2848 + 1 &and; min_2848 = <b>min</b>(nmin1_1028,nmin1_1976)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1030, flted_25_1025, flted_25_1026, nmin1_1028, nmin1_1976] : (( (not ((((((((((((((0 &lt;= nmin2_1030) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2849:((nmin = 1 + min_2849) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2849 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2849 = nmin1_1028)))))) ) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (nmin2_1030 &lt; flted_25_1025)) &amp; ((nmin1_1976 = nmin2_1030) | (nmin1_1976 = 1 + nmin2_1030))) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1976)) &amp; (nmin1_1976 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_2847:((1 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2848:((nmin1_2847 = min_2848 + 1) &amp; (((nmin1_1028 &gt;= nmin1_1976 &amp; min_2848 = nmin1_1976) | (nmin1_1976 &gt; nmin1_1028 &amp; min_2848 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,n-2,n-1,n-1,nmin]: 1 &lt;= nmin &lt;= n-2}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2872 (nmin = 1 + min_2872 &and; min_2872 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &le; nmin1_1028 &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and; ((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2867  &exist; flted_25_2868  &exist; nmin1_2869  &exist; nmin2_2870 (flted_25_2868 + 1 = flted_25_1025 &and; flted_25_2867 + 2 = flted_25_1025 &and;  &exist; min_2871 (nmin1_1976 = 1 + min_2871 &and; min_2871 = <b>min</b>(nmin1_2869,nmin2_2870)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2869 &and; nmin1_2869 &le; flted_25_2868 &and; 0 &le; nmin2_2870 &and; nmin2_2870 &le; flted_25_2867) &or;  &exist; flted_26_2862  &exist; flted_26_2863  &exist; nmin1_2864  &exist; nmin2_2865 (flted_26_2863 + 1 = flted_25_1025 &and; flted_26_2862 + 1 = flted_25_1025 &and;  &exist; min_2866 (nmin1_1976 = 1 + min_2866 &and; min_2866 = <b>min</b>(nmin1_2864,nmin2_2865)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2864 &and; nmin1_2864 &le; flted_26_2863 &and; 0 &le; nmin2_2865 &and; nmin2_2865 &le; flted_26_2862)) &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2857  &exist; flted_25_2858  &exist; nmin1_2859  &exist; nmin2_2860 (flted_25_2858 + 1 = flted_25_1026 &and; flted_25_2857 + 2 = flted_25_1026 &and;  &exist; min_2861 (nmin1_1028 = 1 + min_2861 &and; min_2861 = <b>min</b>(nmin1_2859,nmin2_2860)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2859 &and; nmin1_2859 &le; flted_25_2858 &and; 0 &le; nmin2_2860 &and; nmin2_2860 &le; flted_25_2857) &or;  &exist; flted_26_2852  &exist; flted_26_2853  &exist; nmin1_2854  &exist; nmin2_2855 (flted_26_2853 + 1 = flted_25_1026 &and; flted_26_2852 + 1 = flted_25_1026 &and;  &exist; min_2856 (nmin1_1028 = 1 + min_2856 &and; min_2856 = <b>min</b>(nmin1_2854,nmin2_2855)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2854 &and; nmin1_2854 &le; flted_26_2853 &and; 0 &le; nmin2_2855 &and; nmin2_2855 &le; flted_26_2852)))  &#8866;   &exist; nmin1_2850 (1 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2851 (nmin1_2850 = min_2851 + 1 &and; min_2851 = <b>min</b>(nmin1_1028,nmin1_1976)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1030, aux_71PRMD, l_1027, flted_25_1025, flted_25_1026, nmin1_1028, nmin1_1976] : (( (not ((((((((((((((0 &lt;= nmin2_1030) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2872:((nmin = 1 + min_2872) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2872 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2872 = nmin1_1028)))))) ) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (nmin2_1030 &lt; flted_25_1025)) &amp; ((nmin1_1976 = nmin2_1030) | (nmin1_1976 = 1 + nmin2_1030))) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_25_1025 = 0) &amp; (nmin1_1976 = 0))) |  (exists (flted_25_2867: (exists (flted_25_2868: (exists (nmin1_2869: (exists (nmin2_2870:((((flted_25_2868 + 1 = flted_25_1025) &amp; (flted_25_2867 + 2 = flted_25_1025)) &amp;  (exists (min_2871:((nmin1_1976 = 1 + min_2871) &amp; (((nmin1_2869 &gt;= nmin2_2870 &amp; min_2871 = nmin2_2870) | (nmin2_2870 &gt; nmin1_2869 &amp; min_2871 = nmin1_2869)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2869) &amp; (nmin1_2869 &lt;= flted_25_2868)) &amp; ((0 &lt;= nmin2_2870) &amp; (nmin2_2870 &lt;= flted_25_2867))))))) )) )) )) ) |  (exists (flted_26_2862: (exists (flted_26_2863: (exists (nmin1_2864: (exists (nmin2_2865:((((flted_26_2863 + 1 = flted_25_1025) &amp; (flted_26_2862 + 1 = flted_25_1025)) &amp;  (exists (min_2866:((nmin1_1976 = 1 + min_2866) &amp; (((nmin1_2864 &gt;= nmin2_2865 &amp; min_2866 = nmin2_2865) | (nmin2_2865 &gt; nmin1_2864 &amp; min_2866 = nmin1_2864)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_2864) &amp; (nmin1_2864 &lt;= flted_26_2863)) &amp; ((0 &lt;= nmin2_2865) &amp; (nmin2_2865 &lt;= flted_26_2862))))))) )) )) )) )) &amp; ((((l_1027 &lt; 1) &amp; ((flted_25_1026 = 0) &amp; (nmin1_1028 = 0))) |  (exists (flted_25_2857: (exists (flted_25_2858: (exists (nmin1_2859: (exists (nmin2_2860:((((flted_25_2858 + 1 = flted_25_1026) &amp; (flted_25_2857 + 2 = flted_25_1026)) &amp;  (exists (min_2861:((nmin1_1028 = 1 + min_2861) &amp; (((nmin1_2859 &gt;= nmin2_2860 &amp; min_2861 = nmin2_2860) | (nmin2_2860 &gt; nmin1_2859 &amp; min_2861 = nmin1_2859)))))) ) &amp; ((l_1027 &gt; 0) &amp; (((0 &lt;= nmin1_2859) &amp; (nmin1_2859 &lt;= flted_25_2858)) &amp; ((0 &lt;= nmin2_2860) &amp; (nmin2_2860 &lt;= flted_25_2857))))))) )) )) )) ) |  (exists (flted_26_2852: (exists (flted_26_2853: (exists (nmin1_2854: (exists (nmin2_2855:((((flted_26_2853 + 1 = flted_25_1026) &amp; (flted_26_2852 + 1 = flted_25_1026)) &amp;  (exists (min_2856:((nmin1_1028 = 1 + min_2856) &amp; (((nmin1_2854 &gt;= nmin2_2855 &amp; min_2856 = nmin2_2855) | (nmin2_2855 &gt; nmin1_2854 &amp; min_2856 = nmin1_2854)))))) ) &amp; ((l_1027 &gt; 0) &amp; (((0 &lt;= nmin1_2854) &amp; (nmin1_2854 &lt;= flted_26_2853)) &amp; ((0 &lt;= nmin2_2855) &amp; (nmin2_2855 &lt;= flted_26_2852))))))) )) )) )) ))))  |  (exists (nmin1_2850:((1 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2851:((nmin1_2850 = min_2851 + 1) &amp; (((nmin1_1028 &gt;= nmin1_1976 &amp; min_2851 = nmin1_1976) | (nmin1_1976 &gt; nmin1_1028 &amp; min_2851 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,aux_71PRMD,l_1027,n-2,n-1,n-1,nmin]: 1 &lt;= nmin &lt;= n-2 &amp;&amp; 1 &lt;= l_1027 &amp;&amp; 1 &lt;= aux_71PRMD}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2882  &exist; flted_25_2883  &exist; nmin1_2884  &exist; nmin2_2885 (flted_25_2883 + 1 = flted_25_1026 &and; flted_25_2882 + 2 = flted_25_1026 &and;  &exist; min_2886 (nmin1_1028 = 1 + min_2886 &and; min_2886 = <b>min</b>(nmin1_2884,nmin2_2885)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2884 &and; nmin1_2884 &le; flted_25_2883 &and; 0 &le; nmin2_2885 &and; nmin2_2885 &le; flted_25_2882) &or;  &exist; flted_26_2877  &exist; flted_26_2878  &exist; nmin1_2879  &exist; nmin2_2880 (flted_26_2878 + 1 = flted_25_1026 &and; flted_26_2877 + 1 = flted_25_1026 &and;  &exist; min_2881 (nmin1_1028 = 1 + min_2881 &and; min_2881 = <b>min</b>(nmin1_2879,nmin2_2880)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2879 &and; nmin1_2879 &le; flted_26_2878 &and; 0 &le; nmin2_2880 &and; nmin2_2880 &le; flted_26_2877)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 + 1 = n &and;  &exist; min_2897 (nmin = 1 + min_2897 &and; min_2897 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2892  &exist; flted_25_2893  &exist; nmin1_2894  &exist; nmin2_2895 (flted_25_2893 + 1 = flted_25_1025 &and; flted_25_2892 + 2 = flted_25_1025 &and;  &exist; min_2896 (nmin1_1976 = 1 + min_2896 &and; min_2896 = <b>min</b>(nmin1_2894,nmin2_2895)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2894 &and; nmin1_2894 &le; flted_25_2893 &and; 0 &le; nmin2_2895 &and; nmin2_2895 &le; flted_25_2892) &or;  &exist; flted_26_2887  &exist; flted_26_2888  &exist; nmin1_2889  &exist; nmin2_2890 (flted_26_2888 + 1 = flted_25_1025 &and; flted_26_2887 + 1 = flted_25_1025 &and;  &exist; min_2891 (nmin1_1976 = 1 + min_2891 &and; min_2891 = <b>min</b>(nmin1_2889,nmin2_2890)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2889 &and; nmin1_2889 &le; flted_26_2888 &and; 0 &le; nmin2_2890 &and; nmin2_2890 &le; flted_26_2887)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2882 Int)) (exists ((flted_25_2883 Int)) (exists ((nmin1_2884 Int)) (exists ((nmin2_2885 Int)) (and (and (and (= (+ flted_25_2883 1) flted_25_1026) (= (+ flted_25_2882 2) flted_25_1026)) (exists ((min_2886 Int)) (and (= nmin1_1028 (+ 1 min_2886)) (or (and (= min_2886 nmin1_2884) (&lt; nmin1_2884 nmin2_2885)) (and (= min_2886 nmin2_2885) (&gt;= nmin1_2884 nmin2_2885)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2884) (&lt;= nmin1_2884 flted_25_2883)) (and (&lt;= 0 nmin2_2885) (&lt;= nmin2_2885 flted_25_2882)))))))))) (exists ((flted_26_2877 Int)) (exists ((flted_26_2878 Int)) (exists ((nmin1_2879 Int)) (exists ((nmin2_2880 Int)) (and (and (and (= (+ flted_26_2878 1) flted_25_1026) (= (+ flted_26_2877 1) flted_25_1026)) (exists ((min_2881 Int)) (and (= nmin1_1028 (+ 1 min_2881)) (or (and (= min_2881 nmin1_2879) (&lt; nmin1_2879 nmin2_2880)) (and (= min_2881 nmin2_2880) (&gt;= nmin1_2879 nmin2_2880)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2879) (&lt;= nmin1_2879 flted_26_2878)) (and (&lt;= 0 nmin2_2880) (&lt;= nmin2_2880 flted_26_2877)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_2897 Int)) (and (= nmin (+ 1 min_2897)) (or (and (= min_2897 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2897 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2892 Int)) (exists ((flted_25_2893 Int)) (exists ((nmin1_2894 Int)) (exists ((nmin2_2895 Int)) (and (and (and (= (+ flted_25_2893 1) flted_25_1025) (= (+ flted_25_2892 2) flted_25_1025)) (exists ((min_2896 Int)) (and (= nmin1_1976 (+ 1 min_2896)) (or (and (= min_2896 nmin1_2894) (&lt; nmin1_2894 nmin2_2895)) (and (= min_2896 nmin2_2895) (&gt;= nmin1_2894 nmin2_2895)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2894) (&lt;= nmin1_2894 flted_25_2893)) (and (&lt;= 0 nmin2_2895) (&lt;= nmin2_2895 flted_25_2892)))))))))) (exists ((flted_26_2887 Int)) (exists ((flted_26_2888 Int)) (exists ((nmin1_2889 Int)) (exists ((nmin2_2890 Int)) (and (and (and (= (+ flted_26_2888 1) flted_25_1025) (= (+ flted_26_2887 1) flted_25_1025)) (exists ((min_2891 Int)) (and (= nmin1_1976 (+ 1 min_2891)) (or (and (= min_2891 nmin1_2889) (&lt; nmin1_2889 nmin2_2890)) (and (= min_2891 nmin2_2890) (&gt;= nmin1_2889 nmin2_2890)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2889) (&lt;= nmin1_2889 flted_26_2888)) (and (&lt;= 0 nmin2_2890) (&lt;= nmin2_2890 flted_26_2887)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2907  &exist; flted_25_2908  &exist; nmin1_2909  &exist; nmin2_2910 (flted_25_2908 + 1 = flted_25_1025 &and; flted_25_2907 + 2 = flted_25_1025 &and;  &exist; min_2911 (nmin1_1976 = 1 + min_2911 &and; min_2911 = <b>min</b>(nmin1_2909,nmin2_2910)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2909 &and; nmin1_2909 &le; flted_25_2908 &and; 0 &le; nmin2_2910 &and; nmin2_2910 &le; flted_25_2907) &or;  &exist; flted_26_2902  &exist; flted_26_2903  &exist; nmin1_2904  &exist; nmin2_2905 (flted_26_2903 + 1 = flted_25_1025 &and; flted_26_2902 + 1 = flted_25_1025 &and;  &exist; min_2906 (nmin1_1976 = 1 + min_2906 &and; min_2906 = <b>min</b>(nmin1_2904,nmin2_2905)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2904 &and; nmin1_2904 &le; flted_26_2903 &and; 0 &le; nmin2_2905 &and; nmin2_2905 &le; flted_26_2902)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2922 (nmin = 1 + min_2922 &and; min_2922 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2917  &exist; flted_25_2918  &exist; nmin1_2919  &exist; nmin2_2920 (flted_25_2918 + 1 = flted_25_1026 &and; flted_25_2917 + 2 = flted_25_1026 &and;  &exist; min_2921 (nmin1_1028 = 1 + min_2921 &and; min_2921 = <b>min</b>(nmin1_2919,nmin2_2920)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2919 &and; nmin1_2919 &le; flted_25_2918 &and; 0 &le; nmin2_2920 &and; nmin2_2920 &le; flted_25_2917) &or;  &exist; flted_26_2912  &exist; flted_26_2913  &exist; nmin1_2914  &exist; nmin2_2915 (flted_26_2913 + 1 = flted_25_1026 &and; flted_26_2912 + 1 = flted_25_1026 &and;  &exist; min_2916 (nmin1_1028 = 1 + min_2916 &and; min_2916 = <b>min</b>(nmin1_2914,nmin2_2915)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2914 &and; nmin1_2914 &le; flted_26_2913 &and; 0 &le; nmin2_2915 &and; nmin2_2915 &le; flted_26_2912)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2907 Int)) (exists ((flted_25_2908 Int)) (exists ((nmin1_2909 Int)) (exists ((nmin2_2910 Int)) (and (and (and (= (+ flted_25_2908 1) flted_25_1025) (= (+ flted_25_2907 2) flted_25_1025)) (exists ((min_2911 Int)) (and (= nmin1_1976 (+ 1 min_2911)) (or (and (= min_2911 nmin1_2909) (&lt; nmin1_2909 nmin2_2910)) (and (= min_2911 nmin2_2910) (&gt;= nmin1_2909 nmin2_2910)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2909) (&lt;= nmin1_2909 flted_25_2908)) (and (&lt;= 0 nmin2_2910) (&lt;= nmin2_2910 flted_25_2907)))))))))) (exists ((flted_26_2902 Int)) (exists ((flted_26_2903 Int)) (exists ((nmin1_2904 Int)) (exists ((nmin2_2905 Int)) (and (and (and (= (+ flted_26_2903 1) flted_25_1025) (= (+ flted_26_2902 1) flted_25_1025)) (exists ((min_2906 Int)) (and (= nmin1_1976 (+ 1 min_2906)) (or (and (= min_2906 nmin1_2904) (&lt; nmin1_2904 nmin2_2905)) (and (= min_2906 nmin2_2905) (&gt;= nmin1_2904 nmin2_2905)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2904) (&lt;= nmin1_2904 flted_26_2903)) (and (&lt;= 0 nmin2_2905) (&lt;= nmin2_2905 flted_26_2902)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2922 Int)) (and (= nmin (+ 1 min_2922)) (or (and (= min_2922 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2922 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2917 Int)) (exists ((flted_25_2918 Int)) (exists ((nmin1_2919 Int)) (exists ((nmin2_2920 Int)) (and (and (and (= (+ flted_25_2918 1) flted_25_1026) (= (+ flted_25_2917 2) flted_25_1026)) (exists ((min_2921 Int)) (and (= nmin1_1028 (+ 1 min_2921)) (or (and (= min_2921 nmin1_2919) (&lt; nmin1_2919 nmin2_2920)) (and (= min_2921 nmin2_2920) (&gt;= nmin1_2919 nmin2_2920)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2919) (&lt;= nmin1_2919 flted_25_2918)) (and (&lt;= 0 nmin2_2920) (&lt;= nmin2_2920 flted_25_2917)))))))))) (exists ((flted_26_2912 Int)) (exists ((flted_26_2913 Int)) (exists ((nmin1_2914 Int)) (exists ((nmin2_2915 Int)) (and (and (and (= (+ flted_26_2913 1) flted_25_1026) (= (+ flted_26_2912 1) flted_25_1026)) (exists ((min_2916 Int)) (and (= nmin1_1028 (+ 1 min_2916)) (or (and (= min_2916 nmin1_2914) (&lt; nmin1_2914 nmin2_2915)) (and (= min_2916 nmin2_2915) (&gt;= nmin1_2914 nmin2_2915)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2914) (&lt;= nmin1_2914 flted_26_2913)) (and (&lt;= 0 nmin2_2915) (&lt;= nmin2_2915 flted_26_2912)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2932  &exist; flted_25_2933  &exist; nmin1_2934  &exist; nmin2_2935 (flted_25_2933 + 1 = flted_25_1025 &and; flted_25_2932 + 2 = flted_25_1025 &and;  &exist; min_2936 (nmin1_1976 = 1 + min_2936 &and; min_2936 = <b>min</b>(nmin1_2934,nmin2_2935)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2934 &and; nmin1_2934 &le; flted_25_2933 &and; 0 &le; nmin2_2935 &and; nmin2_2935 &le; flted_25_2932) &or;  &exist; flted_26_2927  &exist; flted_26_2928  &exist; nmin1_2929  &exist; nmin2_2930 (flted_26_2928 + 1 = flted_25_1025 &and; flted_26_2927 + 1 = flted_25_1025 &and;  &exist; min_2931 (nmin1_1976 = 1 + min_2931 &and; min_2931 = <b>min</b>(nmin1_2929,nmin2_2930)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2929 &and; nmin1_2929 &le; flted_26_2928 &and; 0 &le; nmin2_2930 &and; nmin2_2930 &le; flted_26_2927)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_2947 (nmin = 1 + min_2947 &and; min_2947 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &le; nmin1_1028 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2942  &exist; flted_25_2943  &exist; nmin1_2944  &exist; nmin2_2945 (flted_25_2943 + 1 = flted_25_1026 &and; flted_25_2942 + 2 = flted_25_1026 &and;  &exist; min_2946 (nmin1_1028 = 1 + min_2946 &and; min_2946 = <b>min</b>(nmin1_2944,nmin2_2945)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2944 &and; nmin1_2944 &le; flted_25_2943 &and; 0 &le; nmin2_2945 &and; nmin2_2945 &le; flted_25_2942) &or;  &exist; flted_26_2937  &exist; flted_26_2938  &exist; nmin1_2939  &exist; nmin2_2940 (flted_26_2938 + 1 = flted_25_1026 &and; flted_26_2937 + 1 = flted_25_1026 &and;  &exist; min_2941 (nmin1_1028 = 1 + min_2941 &and; min_2941 = <b>min</b>(nmin1_2939,nmin2_2940)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2939 &and; nmin1_2939 &le; flted_26_2938 &and; 0 &le; nmin2_2940 &and; nmin2_2940 &le; flted_26_2937)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2932 Int)) (exists ((flted_25_2933 Int)) (exists ((nmin1_2934 Int)) (exists ((nmin2_2935 Int)) (and (and (and (= (+ flted_25_2933 1) flted_25_1025) (= (+ flted_25_2932 2) flted_25_1025)) (exists ((min_2936 Int)) (and (= nmin1_1976 (+ 1 min_2936)) (or (and (= min_2936 nmin1_2934) (&lt; nmin1_2934 nmin2_2935)) (and (= min_2936 nmin2_2935) (&gt;= nmin1_2934 nmin2_2935)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2934) (&lt;= nmin1_2934 flted_25_2933)) (and (&lt;= 0 nmin2_2935) (&lt;= nmin2_2935 flted_25_2932)))))))))) (exists ((flted_26_2927 Int)) (exists ((flted_26_2928 Int)) (exists ((nmin1_2929 Int)) (exists ((nmin2_2930 Int)) (and (and (and (= (+ flted_26_2928 1) flted_25_1025) (= (+ flted_26_2927 1) flted_25_1025)) (exists ((min_2931 Int)) (and (= nmin1_1976 (+ 1 min_2931)) (or (and (= min_2931 nmin1_2929) (&lt; nmin1_2929 nmin2_2930)) (and (= min_2931 nmin2_2930) (&gt;= nmin1_2929 nmin2_2930)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2929) (&lt;= nmin1_2929 flted_26_2928)) (and (&lt;= 0 nmin2_2930) (&lt;= nmin2_2930 flted_26_2927)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_2947 Int)) (and (= nmin (+ 1 min_2947)) (or (and (= min_2947 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2947 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2942 Int)) (exists ((flted_25_2943 Int)) (exists ((nmin1_2944 Int)) (exists ((nmin2_2945 Int)) (and (and (and (= (+ flted_25_2943 1) flted_25_1026) (= (+ flted_25_2942 2) flted_25_1026)) (exists ((min_2946 Int)) (and (= nmin1_1028 (+ 1 min_2946)) (or (and (= min_2946 nmin1_2944) (&lt; nmin1_2944 nmin2_2945)) (and (= min_2946 nmin2_2945) (&gt;= nmin1_2944 nmin2_2945)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2944) (&lt;= nmin1_2944 flted_25_2943)) (and (&lt;= 0 nmin2_2945) (&lt;= nmin2_2945 flted_25_2942)))))))))) (exists ((flted_26_2937 Int)) (exists ((flted_26_2938 Int)) (exists ((nmin1_2939 Int)) (exists ((nmin2_2940 Int)) (and (and (and (= (+ flted_26_2938 1) flted_25_1026) (= (+ flted_26_2937 1) flted_25_1026)) (exists ((min_2941 Int)) (and (= nmin1_1028 (+ 1 min_2941)) (or (and (= min_2941 nmin1_2939) (&lt; nmin1_2939 nmin2_2940)) (and (= min_2941 nmin2_2940) (&gt;= nmin1_2939 nmin2_2940)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2939) (&lt;= nmin1_2939 flted_26_2938)) (and (&lt;= 0 nmin2_2940) (&lt;= nmin2_2940 flted_26_2937)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2954  &exist; flted_25_2955  &exist; nmin1_2956  &exist; nmin2_2957 (flted_25_2955 + 1 = flted_25_1026 &and; flted_25_2954 + 2 = flted_25_1026 &and;  &exist; min_2958 (nmin1_1028 = 1 + min_2958 &and; min_2958 = <b>min</b>(nmin1_2956,nmin2_2957)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2956 &and; nmin1_2956 &le; flted_25_2955 &and; 0 &le; nmin2_2957 &and; nmin2_2957 &le; flted_25_2954) &or;  &exist; flted_26_2949  &exist; flted_26_2950  &exist; nmin1_2951  &exist; nmin2_2952 (flted_26_2950 + 1 = flted_25_1026 &and; flted_26_2949 + 1 = flted_25_1026 &and;  &exist; min_2953 (nmin1_1028 = 1 + min_2953 &and; min_2953 = <b>min</b>(nmin1_2951,nmin2_2952)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2951 &and; nmin1_2951 &le; flted_26_2950 &and; 0 &le; nmin2_2952 &and; nmin2_2952 &le; flted_26_2949)) &and; 0 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_2969 (nmin = 1 + min_2969 &and; min_2969 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and; ((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2964  &exist; flted_25_2965  &exist; nmin1_2966  &exist; nmin2_2967 (flted_25_2965 + 1 = flted_25_1025 &and; flted_25_2964 + 2 = flted_25_1025 &and;  &exist; min_2968 (nmin1_1976 = 1 + min_2968 &and; min_2968 = <b>min</b>(nmin1_2966,nmin2_2967)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2966 &and; nmin1_2966 &le; flted_25_2965 &and; 0 &le; nmin2_2967 &and; nmin2_2967 &le; flted_25_2964) &or;  &exist; flted_26_2959  &exist; flted_26_2960  &exist; nmin1_2961  &exist; nmin2_2962 (flted_26_2960 + 1 = flted_25_1025 &and; flted_26_2959 + 1 = flted_25_1025 &and;  &exist; min_2963 (nmin1_1976 = 1 + min_2963 &and; min_2963 = <b>min</b>(nmin1_2961,nmin2_2962)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2961 &and; nmin1_2961 &le; flted_26_2960 &and; 0 &le; nmin2_2962 &and; nmin2_2962 &le; flted_26_2959)))  &#8866;  (aux_71' = <b>null</b> &or; flted_25_1025 = 0 &or; nmin1_1976 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2954 Int)) (exists ((flted_25_2955 Int)) (exists ((nmin1_2956 Int)) (exists ((nmin2_2957 Int)) (and (and (and (= (+ flted_25_2955 1) flted_25_1026) (= (+ flted_25_2954 2) flted_25_1026)) (exists ((min_2958 Int)) (and (= nmin1_1028 (+ 1 min_2958)) (or (and (= min_2958 nmin1_2956) (&lt; nmin1_2956 nmin2_2957)) (and (= min_2958 nmin2_2957) (&gt;= nmin1_2956 nmin2_2957)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2956) (&lt;= nmin1_2956 flted_25_2955)) (and (&lt;= 0 nmin2_2957) (&lt;= nmin2_2957 flted_25_2954)))))))))) (exists ((flted_26_2949 Int)) (exists ((flted_26_2950 Int)) (exists ((nmin1_2951 Int)) (exists ((nmin2_2952 Int)) (and (and (and (= (+ flted_26_2950 1) flted_25_1026) (= (+ flted_26_2949 1) flted_25_1026)) (exists ((min_2953 Int)) (and (= nmin1_1028 (+ 1 min_2953)) (or (and (= min_2953 nmin1_2951) (&lt; nmin1_2951 nmin2_2952)) (and (= min_2953 nmin2_2952) (&gt;= nmin1_2951 nmin2_2952)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2951) (&lt;= nmin1_2951 flted_26_2950)) (and (&lt;= 0 nmin2_2952) (&lt;= nmin2_2952 flted_26_2949)))))))))))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_2969 Int)) (and (= nmin (+ 1 min_2969)) (or (and (= min_2969 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2969 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2964 Int)) (exists ((flted_25_2965 Int)) (exists ((nmin1_2966 Int)) (exists ((nmin2_2967 Int)) (and (and (and (= (+ flted_25_2965 1) flted_25_1025) (= (+ flted_25_2964 2) flted_25_1025)) (exists ((min_2968 Int)) (and (= nmin1_1976 (+ 1 min_2968)) (or (and (= min_2968 nmin1_2966) (&lt; nmin1_2966 nmin2_2967)) (and (= min_2968 nmin2_2967) (&gt;= nmin1_2966 nmin2_2967)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2966) (&lt;= nmin1_2966 flted_25_2965)) (and (&lt;= 0 nmin2_2967) (&lt;= nmin2_2967 flted_25_2964)))))))))) (exists ((flted_26_2959 Int)) (exists ((flted_26_2960 Int)) (exists ((nmin1_2961 Int)) (exists ((nmin2_2962 Int)) (and (and (and (= (+ flted_26_2960 1) flted_25_1025) (= (+ flted_26_2959 1) flted_25_1025)) (exists ((min_2963 Int)) (and (= nmin1_1976 (+ 1 min_2963)) (or (and (= min_2963 nmin1_2961) (&lt; nmin1_2961 nmin2_2962)) (and (= min_2963 nmin2_2962) (&gt;= nmin1_2961 nmin2_2962)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2961) (&lt;= nmin1_2961 flted_26_2960)) (and (&lt;= 0 nmin2_2962) (&lt;= nmin2_2962 flted_26_2959)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_25_1025 0) (= nmin1_1976 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_2973 (nmin = 1 + min_2973 &and; min_2973 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin1_1976 &and; nmin1_1976 &le; flted_25_1025 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_2971 (2 + flted_25_1025 = 1 + flted_25_1026 &and;  &exist; min_2972 (nmin1_2971 = min_2972 + 1 &and; min_2972 = <b>min</b>(nmin1_1028,nmin1_1976)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1030, flted_25_1025, flted_25_1026, nmin1_1028, nmin1_1976] : (( (not ((((((((((((((0 &lt;= nmin2_1030) &amp; (nmin &lt; n)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_2973:((nmin = 1 + min_2973) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_2973 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_2973 = nmin1_1028)))))) ) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (nmin2_1030 &lt; flted_25_1025)) &amp; ((nmin1_1976 = nmin2_1030) | (nmin1_1976 = 1 + nmin2_1030))) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1976)) &amp; (nmin1_1976 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_2971:((2 + flted_25_1025 = 1 + flted_25_1026) &amp;  (exists (min_2972:((nmin1_2971 = min_2972 + 1) &amp; (((nmin1_1028 &gt;= nmin1_1976 &amp; min_2972 = nmin1_1976) | (nmin1_1976 &gt; nmin1_1028 &amp; min_2972 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin,nmin2_1030,flted_25_1025,flted_25_1026,nmin1_1028,nmin1_1976]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_2983  &exist; flted_25_2984  &exist; nmin1_2985  &exist; nmin2_2986 (flted_25_2984 + 1 = flted_25_1026 &and; flted_25_2983 + 2 = flted_25_1026 &and;  &exist; min_2987 (nmin1_1028 = 1 + min_2987 &and; min_2987 = <b>min</b>(nmin1_2985,nmin2_2986)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2985 &and; nmin1_2985 &le; flted_25_2984 &and; 0 &le; nmin2_2986 &and; nmin2_2986 &le; flted_25_2983) &or;  &exist; flted_26_2978  &exist; flted_26_2979  &exist; nmin1_2980  &exist; nmin2_2981 (flted_26_2979 + 1 = flted_25_1026 &and; flted_26_2978 + 1 = flted_25_1026 &and;  &exist; min_2982 (nmin1_1028 = 1 + min_2982 &and; min_2982 = <b>min</b>(nmin1_2980,nmin2_2981)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_2980 &and; nmin1_2980 &le; flted_26_2979 &and; 0 &le; nmin2_2981 &and; nmin2_2981 &le; flted_26_2978)) &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1026 + 1 = n &and;  &exist; min_2998 (nmin = 1 + min_2998 &and; min_2998 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; ((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_2993  &exist; flted_25_2994  &exist; nmin1_2995  &exist; nmin2_2996 (flted_25_2994 + 1 = flted_25_1025 &and; flted_25_2993 + 2 = flted_25_1025 &and;  &exist; min_2997 (nmin1_1976 = 1 + min_2997 &and; min_2997 = <b>min</b>(nmin1_2995,nmin2_2996)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2995 &and; nmin1_2995 &le; flted_25_2994 &and; 0 &le; nmin2_2996 &and; nmin2_2996 &le; flted_25_2993) &or;  &exist; flted_26_2988  &exist; flted_26_2989  &exist; nmin1_2990  &exist; nmin2_2991 (flted_26_2989 + 1 = flted_25_1025 &and; flted_26_2988 + 1 = flted_25_1025 &and;  &exist; min_2992 (nmin1_1976 = 1 + min_2992 &and; min_2992 = <b>min</b>(nmin1_2990,nmin2_2991)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_2990 &and; nmin1_2990 &le; flted_26_2989 &and; 0 &le; nmin2_2991 &and; nmin2_2991 &le; flted_26_2988)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_2983 Int)) (exists ((flted_25_2984 Int)) (exists ((nmin1_2985 Int)) (exists ((nmin2_2986 Int)) (and (and (and (= (+ flted_25_2984 1) flted_25_1026) (= (+ flted_25_2983 2) flted_25_1026)) (exists ((min_2987 Int)) (and (= nmin1_1028 (+ 1 min_2987)) (or (and (= min_2987 nmin1_2985) (&lt; nmin1_2985 nmin2_2986)) (and (= min_2987 nmin2_2986) (&gt;= nmin1_2985 nmin2_2986)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2985) (&lt;= nmin1_2985 flted_25_2984)) (and (&lt;= 0 nmin2_2986) (&lt;= nmin2_2986 flted_25_2983)))))))))) (exists ((flted_26_2978 Int)) (exists ((flted_26_2979 Int)) (exists ((nmin1_2980 Int)) (exists ((nmin2_2981 Int)) (and (and (and (= (+ flted_26_2979 1) flted_25_1026) (= (+ flted_26_2978 1) flted_25_1026)) (exists ((min_2982 Int)) (and (= nmin1_1028 (+ 1 min_2982)) (or (and (= min_2982 nmin1_2980) (&lt; nmin1_2980 nmin2_2981)) (and (= min_2982 nmin2_2981) (&gt;= nmin1_2980 nmin2_2981)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_2980) (&lt;= nmin1_2980 flted_26_2979)) (and (&lt;= 0 nmin2_2981) (&lt;= nmin2_2981 flted_26_2978)))))))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_2998 Int)) (and (= nmin (+ 1 min_2998)) (or (and (= min_2998 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_2998 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_2993 Int)) (exists ((flted_25_2994 Int)) (exists ((nmin1_2995 Int)) (exists ((nmin2_2996 Int)) (and (and (and (= (+ flted_25_2994 1) flted_25_1025) (= (+ flted_25_2993 2) flted_25_1025)) (exists ((min_2997 Int)) (and (= nmin1_1976 (+ 1 min_2997)) (or (and (= min_2997 nmin1_2995) (&lt; nmin1_2995 nmin2_2996)) (and (= min_2997 nmin2_2996) (&gt;= nmin1_2995 nmin2_2996)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2995) (&lt;= nmin1_2995 flted_25_2994)) (and (&lt;= 0 nmin2_2996) (&lt;= nmin2_2996 flted_25_2993)))))))))) (exists ((flted_26_2988 Int)) (exists ((flted_26_2989 Int)) (exists ((nmin1_2990 Int)) (exists ((nmin2_2991 Int)) (and (and (and (= (+ flted_26_2989 1) flted_25_1025) (= (+ flted_26_2988 1) flted_25_1025)) (exists ((min_2992 Int)) (and (= nmin1_1976 (+ 1 min_2992)) (or (and (= min_2992 nmin1_2990) (&lt; nmin1_2990 nmin2_2991)) (and (= min_2992 nmin2_2991) (&gt;= nmin1_2990 nmin2_2991)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_2990) (&lt;= nmin1_2990 flted_26_2989)) (and (&lt;= 0 nmin2_2991) (&lt;= nmin2_2991 flted_26_2988)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_25_1025 = 0 &and; nmin1_1976 = 0) &or;  &exist; flted_25_3008  &exist; flted_25_3009  &exist; nmin1_3010  &exist; nmin2_3011 (flted_25_3009 + 1 = flted_25_1025 &and; flted_25_3008 + 2 = flted_25_1025 &and;  &exist; min_3012 (nmin1_1976 = 1 + min_3012 &and; min_3012 = <b>min</b>(nmin1_3010,nmin2_3011)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3010 &and; nmin1_3010 &le; flted_25_3009 &and; 0 &le; nmin2_3011 &and; nmin2_3011 &le; flted_25_3008) &or;  &exist; flted_26_3003  &exist; flted_26_3004  &exist; nmin1_3005  &exist; nmin2_3006 (flted_26_3004 + 1 = flted_25_1025 &and; flted_26_3003 + 1 = flted_25_1025 &and;  &exist; min_3007 (nmin1_1976 = 1 + min_3007 &and; min_3007 = <b>min</b>(nmin1_3005,nmin2_3006)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3005 &and; nmin1_3005 &le; flted_26_3004 &and; 0 &le; nmin2_3006 &and; nmin2_3006 &le; flted_26_3003)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &lt; flted_25_1025 &and; flted_25_1026 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_3023 (nmin = 1 + min_3023 &and; min_3023 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3018  &exist; flted_25_3019  &exist; nmin1_3020  &exist; nmin2_3021 (flted_25_3019 + 1 = flted_25_1026 &and; flted_25_3018 + 2 = flted_25_1026 &and;  &exist; min_3022 (nmin1_1028 = 1 + min_3022 &and; min_3022 = <b>min</b>(nmin1_3020,nmin2_3021)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3020 &and; nmin1_3020 &le; flted_25_3019 &and; 0 &le; nmin2_3021 &and; nmin2_3021 &le; flted_25_3018) &or;  &exist; flted_26_3013  &exist; flted_26_3014  &exist; nmin1_3015  &exist; nmin2_3016 (flted_26_3014 + 1 = flted_25_1026 &and; flted_26_3013 + 1 = flted_25_1026 &and;  &exist; min_3017 (nmin1_1028 = 1 + min_3017 &and; min_3017 = <b>min</b>(nmin1_3015,nmin2_3016)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3015 &and; nmin1_3015 &le; flted_26_3014 &and; 0 &le; nmin2_3016 &and; nmin2_3016 &le; flted_26_3013)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1976 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_25_1025 0) (= nmin1_1976 0))) (exists ((flted_25_3008 Int)) (exists ((flted_25_3009 Int)) (exists ((nmin1_3010 Int)) (exists ((nmin2_3011 Int)) (and (and (and (= (+ flted_25_3009 1) flted_25_1025) (= (+ flted_25_3008 2) flted_25_1025)) (exists ((min_3012 Int)) (and (= nmin1_1976 (+ 1 min_3012)) (or (and (= min_3012 nmin1_3010) (&lt; nmin1_3010 nmin2_3011)) (and (= min_3012 nmin2_3011) (&gt;= nmin1_3010 nmin2_3011)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3010) (&lt;= nmin1_3010 flted_25_3009)) (and (&lt;= 0 nmin2_3011) (&lt;= nmin2_3011 flted_25_3008)))))))))) (exists ((flted_26_3003 Int)) (exists ((flted_26_3004 Int)) (exists ((nmin1_3005 Int)) (exists ((nmin2_3006 Int)) (and (and (and (= (+ flted_26_3004 1) flted_25_1025) (= (+ flted_26_3003 1) flted_25_1025)) (exists ((min_3007 Int)) (and (= nmin1_1976 (+ 1 min_3007)) (or (and (= min_3007 nmin1_3005) (&lt; nmin1_3005 nmin2_3006)) (and (= min_3007 nmin2_3006) (&gt;= nmin1_3005 nmin2_3006)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3005) (&lt;= nmin1_3005 flted_26_3004)) (and (&lt;= 0 nmin2_3006) (&lt;= nmin2_3006 flted_26_3003)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_1976 nmin2_1030) (= nmin1_1976 (+ 1 nmin2_1030))))<br/>
(assert (&lt; nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3023 Int)) (and (= nmin (+ 1 min_3023)) (or (and (= min_3023 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3023 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3018 Int)) (exists ((flted_25_3019 Int)) (exists ((nmin1_3020 Int)) (exists ((nmin2_3021 Int)) (and (and (and (= (+ flted_25_3019 1) flted_25_1026) (= (+ flted_25_3018 2) flted_25_1026)) (exists ((min_3022 Int)) (and (= nmin1_1028 (+ 1 min_3022)) (or (and (= min_3022 nmin1_3020) (&lt; nmin1_3020 nmin2_3021)) (and (= min_3022 nmin2_3021) (&gt;= nmin1_3020 nmin2_3021)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3020) (&lt;= nmin1_3020 flted_25_3019)) (and (&lt;= 0 nmin2_3021) (&lt;= nmin2_3021 flted_25_3018)))))))))) (exists ((flted_26_3013 Int)) (exists ((flted_26_3014 Int)) (exists ((nmin1_3015 Int)) (exists ((nmin2_3016 Int)) (and (and (and (= (+ flted_26_3014 1) flted_25_1026) (= (+ flted_26_3013 1) flted_25_1026)) (exists ((min_3017 Int)) (and (= nmin1_1028 (+ 1 min_3017)) (or (and (= min_3017 nmin1_3015) (&lt; nmin1_3015 nmin2_3016)) (and (= min_3017 nmin2_3016) (&gt;= nmin1_3015 nmin2_3016)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3015) (&lt;= nmin1_3015 flted_26_3014)) (and (&lt;= 0 nmin2_3016) (&lt;= nmin2_3016 flted_26_3013)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin2_1030 &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_3050 (nmin = 1 + min_3050 &and; min_3050 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin &lt; n &and; flted_25_1026 &le; nmin1_1028 &and; nmin2_1030 &lt; flted_25_1025 &and; (nmin1_1976 = nmin2_1030 &or; nmin1_1976 = 1 + nmin2_1030) &and; nmin2_1030 &le; flted_25_1025 &and;  &exist; nmin1_3048 ( &exist; min_3049 (nmin1_3048 = 1 + min_3049 &and; min_3049 = <b>min</b>(nmin1_1028,nmin1_1976)) &and; flted_25_1025 + 2 = flted_25_1026 + 1) &and; 0 &le; nmin1_1976 &and; nmin1_1976 &le; flted_25_1025 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_3046 ((nmin1_3046 = nmin &or; nmin1_3046 = nmin + 1) &and; 1 + flted_25_1026 = n &and; 2 + flted_25_1025 = n &and;  &exist; min_3047 (nmin1_3046 = min_3047 + 1 &and; min_3047 = <b>min</b>(nmin1_1028,nmin1_1976)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[nmin2_1030, nmin, flted_25_1026, flted_25_1025, n, nmin1_1028, nmin1_1976] : (( (not (((((((((((((((0 &lt;= nmin2_1030) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_3050:((nmin = 1 + min_3050) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_3050 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_3050 = nmin1_1028)))))) ) &amp; (nmin &lt; n)) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (nmin2_1030 &lt; flted_25_1025)) &amp; ((nmin1_1976 = nmin2_1030) | (nmin1_1976 = 1 + nmin2_1030))) &amp; (nmin2_1030 &lt;= flted_25_1025)) &amp;  (exists (nmin1_3048:( (exists (min_3049:((nmin1_3048 = 1 + min_3049) &amp; (((nmin1_1028 &gt;= nmin1_1976 &amp; min_3049 = nmin1_1976) | (nmin1_1976 &gt; nmin1_1028 &amp; min_3049 = nmin1_1028))))))  &amp; (flted_25_1025 + 2 = flted_25_1026 + 1)))) ) &amp; (0 &lt;= nmin1_1976)) &amp; (nmin1_1976 &lt;= flted_25_1025)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_3046:(((((nmin1_3046 = nmin) | (nmin1_3046 = nmin + 1)) &amp; (1 + flted_25_1026 = n)) &amp; (2 + flted_25_1025 = n)) &amp;  (exists (min_3047:((nmin1_3046 = min_3047 + 1) &amp; (((nmin1_1028 &gt;= nmin1_1976 &amp; min_3047 = nmin1_1976) | (nmin1_1976 &gt; nmin1_1028 &amp; min_3047 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[nmin2_1030,nmin,flted_25_1026,flted_25_1025,n,nmin1_1028,nmin1_1976]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3079  &exist; flted_25_3080  &exist; nmin1_3081  &exist; nmin2_3082 (flted_25_3080 + 1 = flted_26_1032 &and; flted_25_3079 + 2 = flted_26_1032 &and;  &exist; min_3083 (nmin1_1977 = 1 + min_3083 &and; min_3083 = <b>min</b>(nmin1_3081,nmin2_3082)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3081 &and; nmin1_3081 &le; flted_25_3080 &and; 0 &le; nmin2_3082 &and; nmin2_3082 &le; flted_25_3079) &or;  &exist; flted_26_3074  &exist; flted_26_3075  &exist; nmin1_3076  &exist; nmin2_3077 (flted_26_3075 + 1 = flted_26_1032 &and; flted_26_3074 + 1 = flted_26_1032 &and;  &exist; min_3078 (nmin1_1977 = 1 + min_3078 &and; min_3078 = <b>min</b>(nmin1_3076,nmin2_3077)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3076 &and; nmin1_3076 &le; flted_26_3075 &and; 0 &le; nmin2_3077 &and; nmin2_3077 &le; flted_26_3074)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_3094 (nmin = 1 + min_3094 &and; min_3094 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; flted_26_1033 &le; nmin1_1035 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3089  &exist; flted_25_3090  &exist; nmin1_3091  &exist; nmin2_3092 (flted_25_3090 + 1 = flted_26_1033 &and; flted_25_3089 + 2 = flted_26_1033 &and;  &exist; min_3093 (nmin1_1035 = 1 + min_3093 &and; min_3093 = <b>min</b>(nmin1_3091,nmin2_3092)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3091 &and; nmin1_3091 &le; flted_25_3090 &and; 0 &le; nmin2_3092 &and; nmin2_3092 &le; flted_25_3089) &or;  &exist; flted_26_3084  &exist; flted_26_3085  &exist; nmin1_3086  &exist; nmin2_3087 (flted_26_3085 + 1 = flted_26_1033 &and; flted_26_3084 + 1 = flted_26_1033 &and;  &exist; min_3088 (nmin1_1035 = 1 + min_3088 &and; min_3088 = <b>min</b>(nmin1_3086,nmin2_3087)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3086 &and; nmin1_3086 &le; flted_26_3085 &and; 0 &le; nmin2_3087 &and; nmin2_3087 &le; flted_26_3084)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3079 Int)) (exists ((flted_25_3080 Int)) (exists ((nmin1_3081 Int)) (exists ((nmin2_3082 Int)) (and (and (and (= (+ flted_25_3080 1) flted_26_1032) (= (+ flted_25_3079 2) flted_26_1032)) (exists ((min_3083 Int)) (and (= nmin1_1977 (+ 1 min_3083)) (or (and (= min_3083 nmin1_3081) (&lt; nmin1_3081 nmin2_3082)) (and (= min_3083 nmin2_3082) (&gt;= nmin1_3081 nmin2_3082)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3081) (&lt;= nmin1_3081 flted_25_3080)) (and (&lt;= 0 nmin2_3082) (&lt;= nmin2_3082 flted_25_3079)))))))))) (exists ((flted_26_3074 Int)) (exists ((flted_26_3075 Int)) (exists ((nmin1_3076 Int)) (exists ((nmin2_3077 Int)) (and (and (and (= (+ flted_26_3075 1) flted_26_1032) (= (+ flted_26_3074 1) flted_26_1032)) (exists ((min_3078 Int)) (and (= nmin1_1977 (+ 1 min_3078)) (or (and (= min_3078 nmin1_3076) (&lt; nmin1_3076 nmin2_3077)) (and (= min_3078 nmin2_3077) (&gt;= nmin1_3076 nmin2_3077)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3076) (&lt;= nmin1_3076 flted_26_3075)) (and (&lt;= 0 nmin2_3077) (&lt;= nmin2_3077 flted_26_3074)))))))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_3094 Int)) (and (= nmin (+ 1 min_3094)) (or (and (= min_3094 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3094 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3089 Int)) (exists ((flted_25_3090 Int)) (exists ((nmin1_3091 Int)) (exists ((nmin2_3092 Int)) (and (and (and (= (+ flted_25_3090 1) flted_26_1033) (= (+ flted_25_3089 2) flted_26_1033)) (exists ((min_3093 Int)) (and (= nmin1_1035 (+ 1 min_3093)) (or (and (= min_3093 nmin1_3091) (&lt; nmin1_3091 nmin2_3092)) (and (= min_3093 nmin2_3092) (&gt;= nmin1_3091 nmin2_3092)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3091) (&lt;= nmin1_3091 flted_25_3090)) (and (&lt;= 0 nmin2_3092) (&lt;= nmin2_3092 flted_25_3089)))))))))) (exists ((flted_26_3084 Int)) (exists ((flted_26_3085 Int)) (exists ((nmin1_3086 Int)) (exists ((nmin2_3087 Int)) (and (and (and (= (+ flted_26_3085 1) flted_26_1033) (= (+ flted_26_3084 1) flted_26_1033)) (exists ((min_3088 Int)) (and (= nmin1_1035 (+ 1 min_3088)) (or (and (= min_3088 nmin1_3086) (&lt; nmin1_3086 nmin2_3087)) (and (= min_3088 nmin2_3087) (&gt;= nmin1_3086 nmin2_3087)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3086) (&lt;= nmin1_3086 flted_26_3085)) (and (&lt;= 0 nmin2_3087) (&lt;= nmin2_3087 flted_26_3084)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3101  &exist; flted_25_3102  &exist; nmin1_3103  &exist; nmin2_3104 (flted_25_3102 + 1 = flted_26_1033 &and; flted_25_3101 + 2 = flted_26_1033 &and;  &exist; min_3105 (nmin1_1035 = 1 + min_3105 &and; min_3105 = <b>min</b>(nmin1_3103,nmin2_3104)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3103 &and; nmin1_3103 &le; flted_25_3102 &and; 0 &le; nmin2_3104 &and; nmin2_3104 &le; flted_25_3101) &or;  &exist; flted_26_3096  &exist; flted_26_3097  &exist; nmin1_3098  &exist; nmin2_3099 (flted_26_3097 + 1 = flted_26_1033 &and; flted_26_3096 + 1 = flted_26_1033 &and;  &exist; min_3100 (nmin1_1035 = 1 + min_3100 &and; min_3100 = <b>min</b>(nmin1_3098,nmin2_3099)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3098 &and; nmin1_3098 &le; flted_26_3097 &and; 0 &le; nmin2_3099 &and; nmin2_3099 &le; flted_26_3096)) &and; 0 &le; nmin2_1037 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_3116 (nmin = 1 + min_3116 &and; min_3116 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and; ((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3111  &exist; flted_25_3112  &exist; nmin1_3113  &exist; nmin2_3114 (flted_25_3112 + 1 = flted_26_1032 &and; flted_25_3111 + 2 = flted_26_1032 &and;  &exist; min_3115 (nmin1_1977 = 1 + min_3115 &and; min_3115 = <b>min</b>(nmin1_3113,nmin2_3114)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3113 &and; nmin1_3113 &le; flted_25_3112 &and; 0 &le; nmin2_3114 &and; nmin2_3114 &le; flted_25_3111) &or;  &exist; flted_26_3106  &exist; flted_26_3107  &exist; nmin1_3108  &exist; nmin2_3109 (flted_26_3107 + 1 = flted_26_1032 &and; flted_26_3106 + 1 = flted_26_1032 &and;  &exist; min_3110 (nmin1_1977 = 1 + min_3110 &and; min_3110 = <b>min</b>(nmin1_3108,nmin2_3109)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3108 &and; nmin1_3108 &le; flted_26_3107 &and; 0 &le; nmin2_3109 &and; nmin2_3109 &le; flted_26_3106)))  &#8866;  (aux_71' = <b>null</b> &or; flted_26_1032 = 0 &or; nmin1_1977 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3101 Int)) (exists ((flted_25_3102 Int)) (exists ((nmin1_3103 Int)) (exists ((nmin2_3104 Int)) (and (and (and (= (+ flted_25_3102 1) flted_26_1033) (= (+ flted_25_3101 2) flted_26_1033)) (exists ((min_3105 Int)) (and (= nmin1_1035 (+ 1 min_3105)) (or (and (= min_3105 nmin1_3103) (&lt; nmin1_3103 nmin2_3104)) (and (= min_3105 nmin2_3104) (&gt;= nmin1_3103 nmin2_3104)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3103) (&lt;= nmin1_3103 flted_25_3102)) (and (&lt;= 0 nmin2_3104) (&lt;= nmin2_3104 flted_25_3101)))))))))) (exists ((flted_26_3096 Int)) (exists ((flted_26_3097 Int)) (exists ((nmin1_3098 Int)) (exists ((nmin2_3099 Int)) (and (and (and (= (+ flted_26_3097 1) flted_26_1033) (= (+ flted_26_3096 1) flted_26_1033)) (exists ((min_3100 Int)) (and (= nmin1_1035 (+ 1 min_3100)) (or (and (= min_3100 nmin1_3098) (&lt; nmin1_3098 nmin2_3099)) (and (= min_3100 nmin2_3099) (&gt;= nmin1_3098 nmin2_3099)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3098) (&lt;= nmin1_3098 flted_26_3097)) (and (&lt;= 0 nmin2_3099) (&lt;= nmin2_3099 flted_26_3096)))))))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3116 Int)) (and (= nmin (+ 1 min_3116)) (or (and (= min_3116 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3116 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3111 Int)) (exists ((flted_25_3112 Int)) (exists ((nmin1_3113 Int)) (exists ((nmin2_3114 Int)) (and (and (and (= (+ flted_25_3112 1) flted_26_1032) (= (+ flted_25_3111 2) flted_26_1032)) (exists ((min_3115 Int)) (and (= nmin1_1977 (+ 1 min_3115)) (or (and (= min_3115 nmin1_3113) (&lt; nmin1_3113 nmin2_3114)) (and (= min_3115 nmin2_3114) (&gt;= nmin1_3113 nmin2_3114)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3113) (&lt;= nmin1_3113 flted_25_3112)) (and (&lt;= 0 nmin2_3114) (&lt;= nmin2_3114 flted_25_3111)))))))))) (exists ((flted_26_3106 Int)) (exists ((flted_26_3107 Int)) (exists ((nmin1_3108 Int)) (exists ((nmin2_3109 Int)) (and (and (and (= (+ flted_26_3107 1) flted_26_1032) (= (+ flted_26_3106 1) flted_26_1032)) (exists ((min_3110 Int)) (and (= nmin1_1977 (+ 1 min_3110)) (or (and (= min_3110 nmin1_3108) (&lt; nmin1_3108 nmin2_3109)) (and (= min_3110 nmin2_3109) (&gt;= nmin1_3108 nmin2_3109)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3108) (&lt;= nmin1_3108 flted_26_3107)) (and (&lt;= 0 nmin2_3109) (&lt;= nmin2_3109 flted_26_3106)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_26_1032 0) (= nmin1_1977 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin2_1037 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_3120 (nmin = 1 + min_3120 &and; min_3120 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin1_1977 &and; nmin1_1977 &le; flted_26_1032 &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033)  &#8866;   &exist; nmin1_3118 (1 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_3119 (nmin1_3118 = min_3119 + 1 &and; min_3119 = <b>min</b>(nmin1_1035,nmin1_1977)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1037, flted_26_1032, flted_26_1033, nmin1_1035, nmin1_1977] : (( (not ((((((((((((((0 &lt;= nmin2_1037) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_3120:((nmin = 1 + min_3120) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_3120 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_3120 = nmin1_1035)))))) ) &amp; (flted_26_1033 &lt;= nmin1_1035)) &amp; (nmin2_1037 &lt; flted_26_1032)) &amp; ((nmin1_1977 = nmin2_1037) | (nmin1_1977 = 1 + nmin2_1037))) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1977)) &amp; (nmin1_1977 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1035)) &amp; (nmin1_1035 &lt;= flted_26_1033))))  |  (exists (nmin1_3118:((1 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_3119:((nmin1_3118 = min_3119 + 1) &amp; (((nmin1_1035 &gt;= nmin1_1977 &amp; min_3119 = nmin1_1977) | (nmin1_1977 &gt; nmin1_1035 &amp; min_3119 = nmin1_1035)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin,nmin2_1037,flted_26_1032,flted_26_1033,nmin1_1035,nmin1_1977]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3130  &exist; flted_25_3131  &exist; nmin1_3132  &exist; nmin2_3133 (flted_25_3131 + 1 = flted_26_1033 &and; flted_25_3130 + 2 = flted_26_1033 &and;  &exist; min_3134 (nmin1_1035 = 1 + min_3134 &and; min_3134 = <b>min</b>(nmin1_3132,nmin2_3133)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3132 &and; nmin1_3132 &le; flted_25_3131 &and; 0 &le; nmin2_3133 &and; nmin2_3133 &le; flted_25_3130) &or;  &exist; flted_26_3125  &exist; flted_26_3126  &exist; nmin1_3127  &exist; nmin2_3128 (flted_26_3126 + 1 = flted_26_1033 &and; flted_26_3125 + 1 = flted_26_1033 &and;  &exist; min_3129 (nmin1_1035 = 1 + min_3129 &and; min_3129 = <b>min</b>(nmin1_3127,nmin2_3128)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3127 &and; nmin1_3127 &le; flted_26_3126 &and; 0 &le; nmin2_3128 &and; nmin2_3128 &le; flted_26_3125)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; flted_26_1033 + 1 = n &and;  &exist; min_3145 (nmin = 1 + min_3145 &and; min_3145 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3140  &exist; flted_25_3141  &exist; nmin1_3142  &exist; nmin2_3143 (flted_25_3141 + 1 = flted_26_1032 &and; flted_25_3140 + 2 = flted_26_1032 &and;  &exist; min_3144 (nmin1_1977 = 1 + min_3144 &and; min_3144 = <b>min</b>(nmin1_3142,nmin2_3143)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3142 &and; nmin1_3142 &le; flted_25_3141 &and; 0 &le; nmin2_3143 &and; nmin2_3143 &le; flted_25_3140) &or;  &exist; flted_26_3135  &exist; flted_26_3136  &exist; nmin1_3137  &exist; nmin2_3138 (flted_26_3136 + 1 = flted_26_1032 &and; flted_26_3135 + 1 = flted_26_1032 &and;  &exist; min_3139 (nmin1_1977 = 1 + min_3139 &and; min_3139 = <b>min</b>(nmin1_3137,nmin2_3138)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3137 &and; nmin1_3137 &le; flted_26_3136 &and; 0 &le; nmin2_3138 &and; nmin2_3138 &le; flted_26_3135)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3130 Int)) (exists ((flted_25_3131 Int)) (exists ((nmin1_3132 Int)) (exists ((nmin2_3133 Int)) (and (and (and (= (+ flted_25_3131 1) flted_26_1033) (= (+ flted_25_3130 2) flted_26_1033)) (exists ((min_3134 Int)) (and (= nmin1_1035 (+ 1 min_3134)) (or (and (= min_3134 nmin1_3132) (&lt; nmin1_3132 nmin2_3133)) (and (= min_3134 nmin2_3133) (&gt;= nmin1_3132 nmin2_3133)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3132) (&lt;= nmin1_3132 flted_25_3131)) (and (&lt;= 0 nmin2_3133) (&lt;= nmin2_3133 flted_25_3130)))))))))) (exists ((flted_26_3125 Int)) (exists ((flted_26_3126 Int)) (exists ((nmin1_3127 Int)) (exists ((nmin2_3128 Int)) (and (and (and (= (+ flted_26_3126 1) flted_26_1033) (= (+ flted_26_3125 1) flted_26_1033)) (exists ((min_3129 Int)) (and (= nmin1_1035 (+ 1 min_3129)) (or (and (= min_3129 nmin1_3127) (&lt; nmin1_3127 nmin2_3128)) (and (= min_3129 nmin2_3128) (&gt;= nmin1_3127 nmin2_3128)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3127) (&lt;= nmin1_3127 flted_26_3126)) (and (&lt;= 0 nmin2_3128) (&lt;= nmin2_3128 flted_26_3125)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_3145 Int)) (and (= nmin (+ 1 min_3145)) (or (and (= min_3145 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3145 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3140 Int)) (exists ((flted_25_3141 Int)) (exists ((nmin1_3142 Int)) (exists ((nmin2_3143 Int)) (and (and (and (= (+ flted_25_3141 1) flted_26_1032) (= (+ flted_25_3140 2) flted_26_1032)) (exists ((min_3144 Int)) (and (= nmin1_1977 (+ 1 min_3144)) (or (and (= min_3144 nmin1_3142) (&lt; nmin1_3142 nmin2_3143)) (and (= min_3144 nmin2_3143) (&gt;= nmin1_3142 nmin2_3143)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3142) (&lt;= nmin1_3142 flted_25_3141)) (and (&lt;= 0 nmin2_3143) (&lt;= nmin2_3143 flted_25_3140)))))))))) (exists ((flted_26_3135 Int)) (exists ((flted_26_3136 Int)) (exists ((nmin1_3137 Int)) (exists ((nmin2_3138 Int)) (and (and (and (= (+ flted_26_3136 1) flted_26_1032) (= (+ flted_26_3135 1) flted_26_1032)) (exists ((min_3139 Int)) (and (= nmin1_1977 (+ 1 min_3139)) (or (and (= min_3139 nmin1_3137) (&lt; nmin1_3137 nmin2_3138)) (and (= min_3139 nmin2_3138) (&gt;= nmin1_3137 nmin2_3138)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3137) (&lt;= nmin1_3137 flted_26_3136)) (and (&lt;= 0 nmin2_3138) (&lt;= nmin2_3138 flted_26_3135)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3155  &exist; flted_25_3156  &exist; nmin1_3157  &exist; nmin2_3158 (flted_25_3156 + 1 = flted_26_1032 &and; flted_25_3155 + 2 = flted_26_1032 &and;  &exist; min_3159 (nmin1_1977 = 1 + min_3159 &and; min_3159 = <b>min</b>(nmin1_3157,nmin2_3158)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3157 &and; nmin1_3157 &le; flted_25_3156 &and; 0 &le; nmin2_3158 &and; nmin2_3158 &le; flted_25_3155) &or;  &exist; flted_26_3150  &exist; flted_26_3151  &exist; nmin1_3152  &exist; nmin2_3153 (flted_26_3151 + 1 = flted_26_1032 &and; flted_26_3150 + 1 = flted_26_1032 &and;  &exist; min_3154 (nmin1_1977 = 1 + min_3154 &and; min_3154 = <b>min</b>(nmin1_3152,nmin2_3153)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3152 &and; nmin1_3152 &le; flted_26_3151 &and; 0 &le; nmin2_3153 &and; nmin2_3153 &le; flted_26_3150)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_3170 (nmin = 1 + min_3170 &and; min_3170 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3165  &exist; flted_25_3166  &exist; nmin1_3167  &exist; nmin2_3168 (flted_25_3166 + 1 = flted_26_1033 &and; flted_25_3165 + 2 = flted_26_1033 &and;  &exist; min_3169 (nmin1_1035 = 1 + min_3169 &and; min_3169 = <b>min</b>(nmin1_3167,nmin2_3168)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3167 &and; nmin1_3167 &le; flted_25_3166 &and; 0 &le; nmin2_3168 &and; nmin2_3168 &le; flted_25_3165) &or;  &exist; flted_26_3160  &exist; flted_26_3161  &exist; nmin1_3162  &exist; nmin2_3163 (flted_26_3161 + 1 = flted_26_1033 &and; flted_26_3160 + 1 = flted_26_1033 &and;  &exist; min_3164 (nmin1_1035 = 1 + min_3164 &and; min_3164 = <b>min</b>(nmin1_3162,nmin2_3163)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3162 &and; nmin1_3162 &le; flted_26_3161 &and; 0 &le; nmin2_3163 &and; nmin2_3163 &le; flted_26_3160)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3155 Int)) (exists ((flted_25_3156 Int)) (exists ((nmin1_3157 Int)) (exists ((nmin2_3158 Int)) (and (and (and (= (+ flted_25_3156 1) flted_26_1032) (= (+ flted_25_3155 2) flted_26_1032)) (exists ((min_3159 Int)) (and (= nmin1_1977 (+ 1 min_3159)) (or (and (= min_3159 nmin1_3157) (&lt; nmin1_3157 nmin2_3158)) (and (= min_3159 nmin2_3158) (&gt;= nmin1_3157 nmin2_3158)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3157) (&lt;= nmin1_3157 flted_25_3156)) (and (&lt;= 0 nmin2_3158) (&lt;= nmin2_3158 flted_25_3155)))))))))) (exists ((flted_26_3150 Int)) (exists ((flted_26_3151 Int)) (exists ((nmin1_3152 Int)) (exists ((nmin2_3153 Int)) (and (and (and (= (+ flted_26_3151 1) flted_26_1032) (= (+ flted_26_3150 1) flted_26_1032)) (exists ((min_3154 Int)) (and (= nmin1_1977 (+ 1 min_3154)) (or (and (= min_3154 nmin1_3152) (&lt; nmin1_3152 nmin2_3153)) (and (= min_3154 nmin2_3153) (&gt;= nmin1_3152 nmin2_3153)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3152) (&lt;= nmin1_3152 flted_26_3151)) (and (&lt;= 0 nmin2_3153) (&lt;= nmin2_3153 flted_26_3150)))))))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3170 Int)) (and (= nmin (+ 1 min_3170)) (or (and (= min_3170 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3170 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3165 Int)) (exists ((flted_25_3166 Int)) (exists ((nmin1_3167 Int)) (exists ((nmin2_3168 Int)) (and (and (and (= (+ flted_25_3166 1) flted_26_1033) (= (+ flted_25_3165 2) flted_26_1033)) (exists ((min_3169 Int)) (and (= nmin1_1035 (+ 1 min_3169)) (or (and (= min_3169 nmin1_3167) (&lt; nmin1_3167 nmin2_3168)) (and (= min_3169 nmin2_3168) (&gt;= nmin1_3167 nmin2_3168)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3167) (&lt;= nmin1_3167 flted_25_3166)) (and (&lt;= 0 nmin2_3168) (&lt;= nmin2_3168 flted_25_3165)))))))))) (exists ((flted_26_3160 Int)) (exists ((flted_26_3161 Int)) (exists ((nmin1_3162 Int)) (exists ((nmin2_3163 Int)) (and (and (and (= (+ flted_26_3161 1) flted_26_1033) (= (+ flted_26_3160 1) flted_26_1033)) (exists ((min_3164 Int)) (and (= nmin1_1035 (+ 1 min_3164)) (or (and (= min_3164 nmin1_3162) (&lt; nmin1_3162 nmin2_3163)) (and (= min_3164 nmin2_3163) (&gt;= nmin1_3162 nmin2_3163)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3162) (&lt;= nmin1_3162 flted_26_3161)) (and (&lt;= 0 nmin2_3163) (&lt;= nmin2_3163 flted_26_3160)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3180  &exist; flted_25_3181  &exist; nmin1_3182  &exist; nmin2_3183 (flted_25_3181 + 1 = flted_26_1032 &and; flted_25_3180 + 2 = flted_26_1032 &and;  &exist; min_3184 (nmin1_1977 = 1 + min_3184 &and; min_3184 = <b>min</b>(nmin1_3182,nmin2_3183)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3182 &and; nmin1_3182 &le; flted_25_3181 &and; 0 &le; nmin2_3183 &and; nmin2_3183 &le; flted_25_3180) &or;  &exist; flted_26_3175  &exist; flted_26_3176  &exist; nmin1_3177  &exist; nmin2_3178 (flted_26_3176 + 1 = flted_26_1032 &and; flted_26_3175 + 1 = flted_26_1032 &and;  &exist; min_3179 (nmin1_1977 = 1 + min_3179 &and; min_3179 = <b>min</b>(nmin1_3177,nmin2_3178)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3177 &and; nmin1_3177 &le; flted_26_3176 &and; 0 &le; nmin2_3178 &and; nmin2_3178 &le; flted_26_3175)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and;  &exist; min_3195 (nmin = 1 + min_3195 &and; min_3195 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; flted_26_1033 &le; nmin1_1035 &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3190  &exist; flted_25_3191  &exist; nmin1_3192  &exist; nmin2_3193 (flted_25_3191 + 1 = flted_26_1033 &and; flted_25_3190 + 2 = flted_26_1033 &and;  &exist; min_3194 (nmin1_1035 = 1 + min_3194 &and; min_3194 = <b>min</b>(nmin1_3192,nmin2_3193)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3192 &and; nmin1_3192 &le; flted_25_3191 &and; 0 &le; nmin2_3193 &and; nmin2_3193 &le; flted_25_3190) &or;  &exist; flted_26_3185  &exist; flted_26_3186  &exist; nmin1_3187  &exist; nmin2_3188 (flted_26_3186 + 1 = flted_26_1033 &and; flted_26_3185 + 1 = flted_26_1033 &and;  &exist; min_3189 (nmin1_1035 = 1 + min_3189 &and; min_3189 = <b>min</b>(nmin1_3187,nmin2_3188)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3187 &and; nmin1_3187 &le; flted_26_3186 &and; 0 &le; nmin2_3188 &and; nmin2_3188 &le; flted_26_3185)))  &#8866;  (l_1034 = <b>null</b> &or; flted_26_1033 = 0 &or; nmin1_1035 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3180 Int)) (exists ((flted_25_3181 Int)) (exists ((nmin1_3182 Int)) (exists ((nmin2_3183 Int)) (and (and (and (= (+ flted_25_3181 1) flted_26_1032) (= (+ flted_25_3180 2) flted_26_1032)) (exists ((min_3184 Int)) (and (= nmin1_1977 (+ 1 min_3184)) (or (and (= min_3184 nmin1_3182) (&lt; nmin1_3182 nmin2_3183)) (and (= min_3184 nmin2_3183) (&gt;= nmin1_3182 nmin2_3183)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3182) (&lt;= nmin1_3182 flted_25_3181)) (and (&lt;= 0 nmin2_3183) (&lt;= nmin2_3183 flted_25_3180)))))))))) (exists ((flted_26_3175 Int)) (exists ((flted_26_3176 Int)) (exists ((nmin1_3177 Int)) (exists ((nmin2_3178 Int)) (and (and (and (= (+ flted_26_3176 1) flted_26_1032) (= (+ flted_26_3175 1) flted_26_1032)) (exists ((min_3179 Int)) (and (= nmin1_1977 (+ 1 min_3179)) (or (and (= min_3179 nmin1_3177) (&lt; nmin1_3177 nmin2_3178)) (and (= min_3179 nmin2_3178) (&gt;= nmin1_3177 nmin2_3178)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3177) (&lt;= nmin1_3177 flted_26_3176)) (and (&lt;= 0 nmin2_3178) (&lt;= nmin2_3178 flted_26_3175)))))))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_3195 Int)) (and (= nmin (+ 1 min_3195)) (or (and (= min_3195 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3195 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3190 Int)) (exists ((flted_25_3191 Int)) (exists ((nmin1_3192 Int)) (exists ((nmin2_3193 Int)) (and (and (and (= (+ flted_25_3191 1) flted_26_1033) (= (+ flted_25_3190 2) flted_26_1033)) (exists ((min_3194 Int)) (and (= nmin1_1035 (+ 1 min_3194)) (or (and (= min_3194 nmin1_3192) (&lt; nmin1_3192 nmin2_3193)) (and (= min_3194 nmin2_3193) (&gt;= nmin1_3192 nmin2_3193)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3192) (&lt;= nmin1_3192 flted_25_3191)) (and (&lt;= 0 nmin2_3193) (&lt;= nmin2_3193 flted_25_3190)))))))))) (exists ((flted_26_3185 Int)) (exists ((flted_26_3186 Int)) (exists ((nmin1_3187 Int)) (exists ((nmin2_3188 Int)) (and (and (and (= (+ flted_26_3186 1) flted_26_1033) (= (+ flted_26_3185 1) flted_26_1033)) (exists ((min_3189 Int)) (and (= nmin1_1035 (+ 1 min_3189)) (or (and (= min_3189 nmin1_3187) (&lt; nmin1_3187 nmin2_3188)) (and (= min_3189 nmin2_3188) (&gt;= nmin1_3187 nmin2_3188)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3187) (&lt;= nmin1_3187 flted_26_3186)) (and (&lt;= 0 nmin2_3188) (&lt;= nmin2_3188 flted_26_3185)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1034 1) (or (= flted_26_1033 0) (= nmin1_1035 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3202  &exist; flted_25_3203  &exist; nmin1_3204  &exist; nmin2_3205 (flted_25_3203 + 1 = flted_26_1033 &and; flted_25_3202 + 2 = flted_26_1033 &and;  &exist; min_3206 (nmin1_1035 = 1 + min_3206 &and; min_3206 = <b>min</b>(nmin1_3204,nmin2_3205)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3204 &and; nmin1_3204 &le; flted_25_3203 &and; 0 &le; nmin2_3205 &and; nmin2_3205 &le; flted_25_3202) &or;  &exist; flted_26_3197  &exist; flted_26_3198  &exist; nmin1_3199  &exist; nmin2_3200 (flted_26_3198 + 1 = flted_26_1033 &and; flted_26_3197 + 1 = flted_26_1033 &and;  &exist; min_3201 (nmin1_1035 = 1 + min_3201 &and; min_3201 = <b>min</b>(nmin1_3199,nmin2_3200)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3199 &and; nmin1_3199 &le; flted_26_3198 &and; 0 &le; nmin2_3200 &and; nmin2_3200 &le; flted_26_3197)) &and; 0 &le; nmin2_1037 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_3217 (nmin = 1 + min_3217 &and; min_3217 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and; ((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3212  &exist; flted_25_3213  &exist; nmin1_3214  &exist; nmin2_3215 (flted_25_3213 + 1 = flted_26_1032 &and; flted_25_3212 + 2 = flted_26_1032 &and;  &exist; min_3216 (nmin1_1977 = 1 + min_3216 &and; min_3216 = <b>min</b>(nmin1_3214,nmin2_3215)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3214 &and; nmin1_3214 &le; flted_25_3213 &and; 0 &le; nmin2_3215 &and; nmin2_3215 &le; flted_25_3212) &or;  &exist; flted_26_3207  &exist; flted_26_3208  &exist; nmin1_3209  &exist; nmin2_3210 (flted_26_3208 + 1 = flted_26_1032 &and; flted_26_3207 + 1 = flted_26_1032 &and;  &exist; min_3211 (nmin1_1977 = 1 + min_3211 &and; min_3211 = <b>min</b>(nmin1_3209,nmin2_3210)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3209 &and; nmin1_3209 &le; flted_26_3208 &and; 0 &le; nmin2_3210 &and; nmin2_3210 &le; flted_26_3207)))  &#8866;  (aux_71' = <b>null</b> &or; flted_26_1032 = 0 &or; nmin1_1977 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3202 Int)) (exists ((flted_25_3203 Int)) (exists ((nmin1_3204 Int)) (exists ((nmin2_3205 Int)) (and (and (and (= (+ flted_25_3203 1) flted_26_1033) (= (+ flted_25_3202 2) flted_26_1033)) (exists ((min_3206 Int)) (and (= nmin1_1035 (+ 1 min_3206)) (or (and (= min_3206 nmin1_3204) (&lt; nmin1_3204 nmin2_3205)) (and (= min_3206 nmin2_3205) (&gt;= nmin1_3204 nmin2_3205)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3204) (&lt;= nmin1_3204 flted_25_3203)) (and (&lt;= 0 nmin2_3205) (&lt;= nmin2_3205 flted_25_3202)))))))))) (exists ((flted_26_3197 Int)) (exists ((flted_26_3198 Int)) (exists ((nmin1_3199 Int)) (exists ((nmin2_3200 Int)) (and (and (and (= (+ flted_26_3198 1) flted_26_1033) (= (+ flted_26_3197 1) flted_26_1033)) (exists ((min_3201 Int)) (and (= nmin1_1035 (+ 1 min_3201)) (or (and (= min_3201 nmin1_3199) (&lt; nmin1_3199 nmin2_3200)) (and (= min_3201 nmin2_3200) (&gt;= nmin1_3199 nmin2_3200)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3199) (&lt;= nmin1_3199 flted_26_3198)) (and (&lt;= 0 nmin2_3200) (&lt;= nmin2_3200 flted_26_3197)))))))))))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3217 Int)) (and (= nmin (+ 1 min_3217)) (or (and (= min_3217 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3217 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3212 Int)) (exists ((flted_25_3213 Int)) (exists ((nmin1_3214 Int)) (exists ((nmin2_3215 Int)) (and (and (and (= (+ flted_25_3213 1) flted_26_1032) (= (+ flted_25_3212 2) flted_26_1032)) (exists ((min_3216 Int)) (and (= nmin1_1977 (+ 1 min_3216)) (or (and (= min_3216 nmin1_3214) (&lt; nmin1_3214 nmin2_3215)) (and (= min_3216 nmin2_3215) (&gt;= nmin1_3214 nmin2_3215)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3214) (&lt;= nmin1_3214 flted_25_3213)) (and (&lt;= 0 nmin2_3215) (&lt;= nmin2_3215 flted_25_3212)))))))))) (exists ((flted_26_3207 Int)) (exists ((flted_26_3208 Int)) (exists ((nmin1_3209 Int)) (exists ((nmin2_3210 Int)) (and (and (and (= (+ flted_26_3208 1) flted_26_1032) (= (+ flted_26_3207 1) flted_26_1032)) (exists ((min_3211 Int)) (and (= nmin1_1977 (+ 1 min_3211)) (or (and (= min_3211 nmin1_3209) (&lt; nmin1_3209 nmin2_3210)) (and (= min_3211 nmin2_3210) (&gt;= nmin1_3209 nmin2_3210)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3209) (&lt;= nmin1_3209 flted_26_3208)) (and (&lt;= 0 nmin2_3210) (&lt;= nmin2_3210 flted_26_3207)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_26_1032 0) (= nmin1_1977 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_1037 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_3221 (nmin = 1 + min_3221 &and; min_3221 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin1_1977 &and; nmin1_1977 &le; flted_26_1032 &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033)  &#8866;   &exist; nmin1_3219 (2 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_3220 (nmin1_3219 = min_3220 + 1 &and; min_3220 = <b>min</b>(nmin1_1035,nmin1_1977)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1037, flted_26_1032, flted_26_1033, nmin1_1035, nmin1_1977] : (( (not ((((((((((((((0 &lt;= nmin2_1037) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_3221:((nmin = 1 + min_3221) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_3221 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_3221 = nmin1_1035)))))) ) &amp; (flted_26_1033 &lt;= nmin1_1035)) &amp; (nmin2_1037 &lt; flted_26_1032)) &amp; ((nmin1_1977 = nmin2_1037) | (nmin1_1977 = 1 + nmin2_1037))) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1977)) &amp; (nmin1_1977 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1035)) &amp; (nmin1_1035 &lt;= flted_26_1033))))  |  (exists (nmin1_3219:((2 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_3220:((nmin1_3219 = min_3220 + 1) &amp; (((nmin1_1035 &gt;= nmin1_1977 &amp; min_3220 = nmin1_1977) | (nmin1_1977 &gt; nmin1_1035 &amp; min_3220 = nmin1_1035)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,n-1,n-1,n-1,nmin]: 1 &lt;= nmin &lt; n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_1037 &and; nmin &lt; n &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_3244 (nmin = 1 + min_3244 &and; min_3244 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; flted_26_1033 &le; nmin1_1035 &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and; ((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3239  &exist; flted_25_3240  &exist; nmin1_3241  &exist; nmin2_3242 (flted_25_3240 + 1 = flted_26_1032 &and; flted_25_3239 + 2 = flted_26_1032 &and;  &exist; min_3243 (nmin1_1977 = 1 + min_3243 &and; min_3243 = <b>min</b>(nmin1_3241,nmin2_3242)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3241 &and; nmin1_3241 &le; flted_25_3240 &and; 0 &le; nmin2_3242 &and; nmin2_3242 &le; flted_25_3239) &or;  &exist; flted_26_3234  &exist; flted_26_3235  &exist; nmin1_3236  &exist; nmin2_3237 (flted_26_3235 + 1 = flted_26_1032 &and; flted_26_3234 + 1 = flted_26_1032 &and;  &exist; min_3238 (nmin1_1977 = 1 + min_3238 &and; min_3238 = <b>min</b>(nmin1_3236,nmin2_3237)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3236 &and; nmin1_3236 &le; flted_26_3235 &and; 0 &le; nmin2_3237 &and; nmin2_3237 &le; flted_26_3234)) &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3229  &exist; flted_25_3230  &exist; nmin1_3231  &exist; nmin2_3232 (flted_25_3230 + 1 = flted_26_1033 &and; flted_25_3229 + 2 = flted_26_1033 &and;  &exist; min_3233 (nmin1_1035 = 1 + min_3233 &and; min_3233 = <b>min</b>(nmin1_3231,nmin2_3232)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3231 &and; nmin1_3231 &le; flted_25_3230 &and; 0 &le; nmin2_3232 &and; nmin2_3232 &le; flted_25_3229) &or;  &exist; flted_26_3224  &exist; flted_26_3225  &exist; nmin1_3226  &exist; nmin2_3227 (flted_26_3225 + 1 = flted_26_1033 &and; flted_26_3224 + 1 = flted_26_1033 &and;  &exist; min_3228 (nmin1_1035 = 1 + min_3228 &and; min_3228 = <b>min</b>(nmin1_3226,nmin2_3227)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3226 &and; nmin1_3226 &le; flted_26_3225 &and; 0 &le; nmin2_3227 &and; nmin2_3227 &le; flted_26_3224)))  &#8866;   &exist; nmin1_3222 (2 + flted_26_1032 = 1 + flted_26_1033 &and;  &exist; min_3223 (nmin1_3222 = min_3223 + 1 &and; min_3223 = <b>min</b>(nmin1_1035,nmin1_1977)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, nmin2_1037, aux_71PRMD, l_1034, flted_26_1032, flted_26_1033, nmin1_1035, nmin1_1977] : (( (not ((((((((((((((0 &lt;= nmin2_1037) &amp; (nmin &lt; n)) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_3244:((nmin = 1 + min_3244) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_3244 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_3244 = nmin1_1035)))))) ) &amp; (0 &lt;= nmin1_1035)) &amp; (nmin1_1035 &lt;= flted_26_1033)) &amp; (flted_26_1033 &lt;= nmin1_1035)) &amp; (nmin2_1037 &lt; flted_26_1032)) &amp; ((nmin1_1977 = nmin2_1037) | (nmin1_1977 = 1 + nmin2_1037))) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_26_1032 = 0) &amp; (nmin1_1977 = 0))) |  (exists (flted_25_3239: (exists (flted_25_3240: (exists (nmin1_3241: (exists (nmin2_3242:((((flted_25_3240 + 1 = flted_26_1032) &amp; (flted_25_3239 + 2 = flted_26_1032)) &amp;  (exists (min_3243:((nmin1_1977 = 1 + min_3243) &amp; (((nmin1_3241 &gt;= nmin2_3242 &amp; min_3243 = nmin2_3242) | (nmin2_3242 &gt; nmin1_3241 &amp; min_3243 = nmin1_3241)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_3241) &amp; (nmin1_3241 &lt;= flted_25_3240)) &amp; ((0 &lt;= nmin2_3242) &amp; (nmin2_3242 &lt;= flted_25_3239))))))) )) )) )) ) |  (exists (flted_26_3234: (exists (flted_26_3235: (exists (nmin1_3236: (exists (nmin2_3237:((((flted_26_3235 + 1 = flted_26_1032) &amp; (flted_26_3234 + 1 = flted_26_1032)) &amp;  (exists (min_3238:((nmin1_1977 = 1 + min_3238) &amp; (((nmin1_3236 &gt;= nmin2_3237 &amp; min_3238 = nmin2_3237) | (nmin2_3237 &gt; nmin1_3236 &amp; min_3238 = nmin1_3236)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_3236) &amp; (nmin1_3236 &lt;= flted_26_3235)) &amp; ((0 &lt;= nmin2_3237) &amp; (nmin2_3237 &lt;= flted_26_3234))))))) )) )) )) )) &amp; ((((l_1034 &lt; 1) &amp; ((flted_26_1033 = 0) &amp; (nmin1_1035 = 0))) |  (exists (flted_25_3229: (exists (flted_25_3230: (exists (nmin1_3231: (exists (nmin2_3232:((((flted_25_3230 + 1 = flted_26_1033) &amp; (flted_25_3229 + 2 = flted_26_1033)) &amp;  (exists (min_3233:((nmin1_1035 = 1 + min_3233) &amp; (((nmin1_3231 &gt;= nmin2_3232 &amp; min_3233 = nmin2_3232) | (nmin2_3232 &gt; nmin1_3231 &amp; min_3233 = nmin1_3231)))))) ) &amp; ((l_1034 &gt; 0) &amp; (((0 &lt;= nmin1_3231) &amp; (nmin1_3231 &lt;= flted_25_3230)) &amp; ((0 &lt;= nmin2_3232) &amp; (nmin2_3232 &lt;= flted_25_3229))))))) )) )) )) ) |  (exists (flted_26_3224: (exists (flted_26_3225: (exists (nmin1_3226: (exists (nmin2_3227:((((flted_26_3225 + 1 = flted_26_1033) &amp; (flted_26_3224 + 1 = flted_26_1033)) &amp;  (exists (min_3228:((nmin1_1035 = 1 + min_3228) &amp; (((nmin1_3226 &gt;= nmin2_3227 &amp; min_3228 = nmin2_3227) | (nmin2_3227 &gt; nmin1_3226 &amp; min_3228 = nmin1_3226)))))) ) &amp; ((l_1034 &gt; 0) &amp; (((0 &lt;= nmin1_3226) &amp; (nmin1_3226 &lt;= flted_26_3225)) &amp; ((0 &lt;= nmin2_3227) &amp; (nmin2_3227 &lt;= flted_26_3224))))))) )) )) )) ))))  |  (exists (nmin1_3222:((2 + flted_26_1032 = 1 + flted_26_1033) &amp;  (exists (min_3223:((nmin1_3222 = min_3223 + 1) &amp; (((nmin1_1035 &gt;= nmin1_1977 &amp; min_3223 = nmin1_1977) | (nmin1_1977 &gt; nmin1_1035 &amp; min_3223 = nmin1_1035)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,nmin,nmin-1,aux_71PRMD,l_1034,n-1,n-1,n-1,nmin]: 1 &lt;= nmin &lt; n &amp;&amp; 1 &lt;= l_1034 &amp;&amp; 1 &lt;= aux_71PRMD}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3254  &exist; flted_25_3255  &exist; nmin1_3256  &exist; nmin2_3257 (flted_25_3255 + 1 = flted_26_1033 &and; flted_25_3254 + 2 = flted_26_1033 &and;  &exist; min_3258 (nmin1_1035 = 1 + min_3258 &and; min_3258 = <b>min</b>(nmin1_3256,nmin2_3257)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3256 &and; nmin1_3256 &le; flted_25_3255 &and; 0 &le; nmin2_3257 &and; nmin2_3257 &le; flted_25_3254) &or;  &exist; flted_26_3249  &exist; flted_26_3250  &exist; nmin1_3251  &exist; nmin2_3252 (flted_26_3250 + 1 = flted_26_1033 &and; flted_26_3249 + 1 = flted_26_1033 &and;  &exist; min_3253 (nmin1_1035 = 1 + min_3253 &and; min_3253 = <b>min</b>(nmin1_3251,nmin2_3252)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3251 &and; nmin1_3251 &le; flted_26_3250 &and; 0 &le; nmin2_3252 &and; nmin2_3252 &le; flted_26_3249)) &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; flted_26_1033 + 1 = n &and;  &exist; min_3269 (nmin = 1 + min_3269 &and; min_3269 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; nmin &lt; n &and; flted_26_1032 + 1 = n &and; ((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3264  &exist; flted_25_3265  &exist; nmin1_3266  &exist; nmin2_3267 (flted_25_3265 + 1 = flted_26_1032 &and; flted_25_3264 + 2 = flted_26_1032 &and;  &exist; min_3268 (nmin1_1977 = 1 + min_3268 &and; min_3268 = <b>min</b>(nmin1_3266,nmin2_3267)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3266 &and; nmin1_3266 &le; flted_25_3265 &and; 0 &le; nmin2_3267 &and; nmin2_3267 &le; flted_25_3264) &or;  &exist; flted_26_3259  &exist; flted_26_3260  &exist; nmin1_3261  &exist; nmin2_3262 (flted_26_3260 + 1 = flted_26_1032 &and; flted_26_3259 + 1 = flted_26_1032 &and;  &exist; min_3263 (nmin1_1977 = 1 + min_3263 &and; min_3263 = <b>min</b>(nmin1_3261,nmin2_3262)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3261 &and; nmin1_3261 &le; flted_26_3260 &and; 0 &le; nmin2_3262 &and; nmin2_3262 &le; flted_26_3259)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1034 () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3254 Int)) (exists ((flted_25_3255 Int)) (exists ((nmin1_3256 Int)) (exists ((nmin2_3257 Int)) (and (and (and (= (+ flted_25_3255 1) flted_26_1033) (= (+ flted_25_3254 2) flted_26_1033)) (exists ((min_3258 Int)) (and (= nmin1_1035 (+ 1 min_3258)) (or (and (= min_3258 nmin1_3256) (&lt; nmin1_3256 nmin2_3257)) (and (= min_3258 nmin2_3257) (&gt;= nmin1_3256 nmin2_3257)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3256) (&lt;= nmin1_3256 flted_25_3255)) (and (&lt;= 0 nmin2_3257) (&lt;= nmin2_3257 flted_25_3254)))))))))) (exists ((flted_26_3249 Int)) (exists ((flted_26_3250 Int)) (exists ((nmin1_3251 Int)) (exists ((nmin2_3252 Int)) (and (and (and (= (+ flted_26_3250 1) flted_26_1033) (= (+ flted_26_3249 1) flted_26_1033)) (exists ((min_3253 Int)) (and (= nmin1_1035 (+ 1 min_3253)) (or (and (= min_3253 nmin1_3251) (&lt; nmin1_3251 nmin2_3252)) (and (= min_3253 nmin2_3252) (&gt;= nmin1_3251 nmin2_3252)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3251) (&lt;= nmin1_3251 flted_26_3250)) (and (&lt;= 0 nmin2_3252) (&lt;= nmin2_3252 flted_26_3249)))))))))))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (exists ((min_3269 Int)) (and (= nmin (+ 1 min_3269)) (or (and (= min_3269 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3269 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3264 Int)) (exists ((flted_25_3265 Int)) (exists ((nmin1_3266 Int)) (exists ((nmin2_3267 Int)) (and (and (and (= (+ flted_25_3265 1) flted_26_1032) (= (+ flted_25_3264 2) flted_26_1032)) (exists ((min_3268 Int)) (and (= nmin1_1977 (+ 1 min_3268)) (or (and (= min_3268 nmin1_3266) (&lt; nmin1_3266 nmin2_3267)) (and (= min_3268 nmin2_3267) (&gt;= nmin1_3266 nmin2_3267)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3266) (&lt;= nmin1_3266 flted_25_3265)) (and (&lt;= 0 nmin2_3267) (&lt;= nmin2_3267 flted_25_3264)))))))))) (exists ((flted_26_3259 Int)) (exists ((flted_26_3260 Int)) (exists ((nmin1_3261 Int)) (exists ((nmin2_3262 Int)) (and (and (and (= (+ flted_26_3260 1) flted_26_1032) (= (+ flted_26_3259 1) flted_26_1032)) (exists ((min_3263 Int)) (and (= nmin1_1977 (+ 1 min_3263)) (or (and (= min_3263 nmin1_3261) (&lt; nmin1_3261 nmin2_3262)) (and (= min_3263 nmin2_3262) (&gt;= nmin1_3261 nmin2_3262)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3261) (&lt;= nmin1_3261 flted_26_3260)) (and (&lt;= 0 nmin2_3262) (&lt;= nmin2_3262 flted_26_3259)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_26_1032 = 0 &and; nmin1_1977 = 0) &or;  &exist; flted_25_3279  &exist; flted_25_3280  &exist; nmin1_3281  &exist; nmin2_3282 (flted_25_3280 + 1 = flted_26_1032 &and; flted_25_3279 + 2 = flted_26_1032 &and;  &exist; min_3283 (nmin1_1977 = 1 + min_3283 &and; min_3283 = <b>min</b>(nmin1_3281,nmin2_3282)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3281 &and; nmin1_3281 &le; flted_25_3280 &and; 0 &le; nmin2_3282 &and; nmin2_3282 &le; flted_25_3279) &or;  &exist; flted_26_3274  &exist; flted_26_3275  &exist; nmin1_3276  &exist; nmin2_3277 (flted_26_3275 + 1 = flted_26_1032 &and; flted_26_3274 + 1 = flted_26_1032 &and;  &exist; min_3278 (nmin1_1977 = 1 + min_3278 &and; min_3278 = <b>min</b>(nmin1_3276,nmin2_3277)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3276 &and; nmin1_3276 &le; flted_26_3275 &and; 0 &le; nmin2_3277 &and; nmin2_3277 &le; flted_26_3274)) &and; nmin2_1037 &le; flted_26_1032 &and; 0 &le; nmin2_1037 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &lt; flted_26_1032 &and; flted_26_1033 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033 &and; 0 &le; nmin1_1035 &and; nmin &lt; n &and;  &exist; min_3294 (nmin = 1 + min_3294 &and; min_3294 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; flted_26_1032 + 1 = n &and; flted_26_1033 + 1 = n &and; ((l_1034 = <b>null</b> &and; flted_26_1033 = 0 &and; nmin1_1035 = 0) &or;  &exist; flted_25_3289  &exist; flted_25_3290  &exist; nmin1_3291  &exist; nmin2_3292 (flted_25_3290 + 1 = flted_26_1033 &and; flted_25_3289 + 2 = flted_26_1033 &and;  &exist; min_3293 (nmin1_1035 = 1 + min_3293 &and; min_3293 = <b>min</b>(nmin1_3291,nmin2_3292)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3291 &and; nmin1_3291 &le; flted_25_3290 &and; 0 &le; nmin2_3292 &and; nmin2_3292 &le; flted_25_3289) &or;  &exist; flted_26_3284  &exist; flted_26_3285  &exist; nmin1_3286  &exist; nmin2_3287 (flted_26_3285 + 1 = flted_26_1033 &and; flted_26_3284 + 1 = flted_26_1033 &and;  &exist; min_3288 (nmin1_1035 = 1 + min_3288 &and; min_3288 = <b>min</b>(nmin1_3286,nmin2_3287)) &and; l_1034 &ne; <b>null</b> &and; 0 &le; nmin1_3286 &and; nmin1_3286 &le; flted_26_3285 &and; 0 &le; nmin2_3287 &and; nmin2_3287 &le; flted_26_3284)))  &#8866;  l_1034 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_1977 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1037 () Int)<br/>
(declare-fun flted_26_1032 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_1033 () Int)<br/>
(declare-fun nmin1_1035 () Int)<br/>
(declare-fun l_1034 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_26_1032 0) (= nmin1_1977 0))) (exists ((flted_25_3279 Int)) (exists ((flted_25_3280 Int)) (exists ((nmin1_3281 Int)) (exists ((nmin2_3282 Int)) (and (and (and (= (+ flted_25_3280 1) flted_26_1032) (= (+ flted_25_3279 2) flted_26_1032)) (exists ((min_3283 Int)) (and (= nmin1_1977 (+ 1 min_3283)) (or (and (= min_3283 nmin1_3281) (&lt; nmin1_3281 nmin2_3282)) (and (= min_3283 nmin2_3282) (&gt;= nmin1_3281 nmin2_3282)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3281) (&lt;= nmin1_3281 flted_25_3280)) (and (&lt;= 0 nmin2_3282) (&lt;= nmin2_3282 flted_25_3279)))))))))) (exists ((flted_26_3274 Int)) (exists ((flted_26_3275 Int)) (exists ((nmin1_3276 Int)) (exists ((nmin2_3277 Int)) (and (and (and (= (+ flted_26_3275 1) flted_26_1032) (= (+ flted_26_3274 1) flted_26_1032)) (exists ((min_3278 Int)) (and (= nmin1_1977 (+ 1 min_3278)) (or (and (= min_3278 nmin1_3276) (&lt; nmin1_3276 nmin2_3277)) (and (= min_3278 nmin2_3277) (&gt;= nmin1_3276 nmin2_3277)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3276) (&lt;= nmin1_3276 flted_26_3275)) (and (&lt;= 0 nmin2_3277) (&lt;= nmin2_3277 flted_26_3274)))))))))))<br/>
(assert (&lt;= nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= 0 nmin2_1037))<br/>
(assert (or (= nmin1_1977 nmin2_1037) (= nmin1_1977 (+ 1 nmin2_1037))))<br/>
(assert (&lt; nmin2_1037 flted_26_1032))<br/>
(assert (&lt;= flted_26_1033 nmin1_1035))<br/>
(assert (&lt;= nmin1_1035 flted_26_1033))<br/>
(assert (&lt;= 0 nmin1_1035))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3294 Int)) (and (= nmin (+ 1 min_3294)) (or (and (= min_3294 nmin1_1035) (&lt; nmin1_1035 nmin2_1037)) (and (= min_3294 nmin2_1037) (&gt;= nmin1_1035 nmin2_1037))))))<br/>
(assert (= (+ flted_26_1032 1) n))<br/>
(assert (= (+ flted_26_1033 1) n))<br/>
(assert (or (or (and (&lt; l_1034 1) (and (= flted_26_1033 0) (= nmin1_1035 0))) (exists ((flted_25_3289 Int)) (exists ((flted_25_3290 Int)) (exists ((nmin1_3291 Int)) (exists ((nmin2_3292 Int)) (and (and (and (= (+ flted_25_3290 1) flted_26_1033) (= (+ flted_25_3289 2) flted_26_1033)) (exists ((min_3293 Int)) (and (= nmin1_1035 (+ 1 min_3293)) (or (and (= min_3293 nmin1_3291) (&lt; nmin1_3291 nmin2_3292)) (and (= min_3293 nmin2_3292) (&gt;= nmin1_3291 nmin2_3292)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3291) (&lt;= nmin1_3291 flted_25_3290)) (and (&lt;= 0 nmin2_3292) (&lt;= nmin2_3292 flted_25_3289)))))))))) (exists ((flted_26_3284 Int)) (exists ((flted_26_3285 Int)) (exists ((nmin1_3286 Int)) (exists ((nmin2_3287 Int)) (and (and (and (= (+ flted_26_3285 1) flted_26_1033) (= (+ flted_26_3284 1) flted_26_1033)) (exists ((min_3288 Int)) (and (= nmin1_1035 (+ 1 min_3288)) (or (and (= min_3288 nmin1_3286) (&lt; nmin1_3286 nmin2_3287)) (and (= min_3288 nmin2_3287) (&gt;= nmin1_3286 nmin2_3287)))))) (and (&gt; l_1034 0) (and (and (&lt;= 0 nmin1_3286) (&lt;= nmin1_3286 flted_26_3285)) (and (&lt;= 0 nmin2_3287) (&lt;= nmin2_3287 flted_26_3284)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1034 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin2_1037 &and; flted_26_1033 + 1 = n &and; flted_26_1032 + 1 = n &and;  &exist; min_3321 (nmin = 1 + min_3321 &and; min_3321 = <b>min</b>(nmin1_1035,nmin2_1037)) &and; nmin &lt; n &and; flted_26_1033 &le; nmin1_1035 &and; nmin2_1037 &lt; flted_26_1032 &and; (nmin1_1977 = nmin2_1037 &or; nmin1_1977 = 1 + nmin2_1037) &and; nmin2_1037 &le; flted_26_1032 &and;  &exist; nmin1_3319 ( &exist; min_3320 (nmin1_3319 = 1 + min_3320 &and; min_3320 = <b>min</b>(nmin1_1035,nmin1_1977)) &and; flted_26_1032 + 1 = flted_26_1033 + 1) &and; 0 &le; nmin1_1977 &and; nmin1_1977 &le; flted_26_1032 &and; 0 &le; nmin1_1035 &and; nmin1_1035 &le; flted_26_1033)  &#8866;   &exist; nmin1_3317 ((nmin1_3317 = nmin &or; nmin1_3317 = nmin + 1) &and; 1 + flted_26_1033 = n &and; 1 + flted_26_1032 = n &and;  &exist; min_3318 (nmin1_3317 = min_3318 + 1 &and; min_3318 = <b>min</b>(nmin1_1035,nmin1_1977)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[nmin2_1037, nmin, flted_26_1033, flted_26_1032, n, nmin1_1035, nmin1_1977] : (( (not (((((((((((((((0 &lt;= nmin2_1037) &amp; (flted_26_1033 + 1 = n)) &amp; (flted_26_1032 + 1 = n)) &amp;  (exists (min_3321:((nmin = 1 + min_3321) &amp; (((nmin1_1035 &gt;= nmin2_1037 &amp; min_3321 = nmin2_1037) | (nmin2_1037 &gt; nmin1_1035 &amp; min_3321 = nmin1_1035)))))) ) &amp; (nmin &lt; n)) &amp; (flted_26_1033 &lt;= nmin1_1035)) &amp; (nmin2_1037 &lt; flted_26_1032)) &amp; ((nmin1_1977 = nmin2_1037) | (nmin1_1977 = 1 + nmin2_1037))) &amp; (nmin2_1037 &lt;= flted_26_1032)) &amp;  (exists (nmin1_3319:( (exists (min_3320:((nmin1_3319 = 1 + min_3320) &amp; (((nmin1_1035 &gt;= nmin1_1977 &amp; min_3320 = nmin1_1977) | (nmin1_1977 &gt; nmin1_1035 &amp; min_3320 = nmin1_1035))))))  &amp; (flted_26_1032 + 1 = flted_26_1033 + 1)))) ) &amp; (0 &lt;= nmin1_1977)) &amp; (nmin1_1977 &lt;= flted_26_1032)) &amp; (0 &lt;= nmin1_1035)) &amp; (nmin1_1035 &lt;= flted_26_1033))))  |  (exists (nmin1_3317:(((((nmin1_3317 = nmin) | (nmin1_3317 = nmin + 1)) &amp; (1 + flted_26_1033 = n)) &amp; (1 + flted_26_1032 = n)) &amp;  (exists (min_3318:((nmin1_3317 = min_3318 + 1) &amp; (((nmin1_1035 &gt;= nmin1_1977 &amp; min_3318 = nmin1_1977) | (nmin1_1977 &gt; nmin1_1035 &amp; min_3318 = nmin1_1035)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[nmin2_1037,nmin,flted_26_1033,flted_26_1032,n,nmin1_1035,nmin1_1977]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3350  &exist; flted_25_3351  &exist; nmin1_3352  &exist; nmin2_3353 (flted_25_3351 + 1 = flted_79_2235 &and; flted_25_3350 + 2 = flted_79_2235 &and;  &exist; min_3354 (nmin1_2236 = 1 + min_3354 &and; min_3354 = <b>min</b>(nmin1_3352,nmin2_3353)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3352 &and; nmin1_3352 &le; flted_25_3351 &and; 0 &le; nmin2_3353 &and; nmin2_3353 &le; flted_25_3350) &or;  &exist; flted_26_3345  &exist; flted_26_3346  &exist; nmin1_3347  &exist; nmin2_3348 (flted_26_3346 + 1 = flted_79_2235 &and; flted_26_3345 + 1 = flted_79_2235 &and;  &exist; min_3349 (nmin1_2236 = 1 + min_3349 &and; min_3349 = <b>min</b>(nmin1_3347,nmin2_3348)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3347 &and; nmin1_3347 &le; flted_26_3346 &and; 0 &le; nmin2_3348 &and; nmin2_3348 &le; flted_26_3345)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; flted_25_1025 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_3365 (nmin = 1 + min_3365 &and; min_3365 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &ne; flted_25_1025 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3360  &exist; flted_25_3361  &exist; nmin1_3362  &exist; nmin2_3363 (flted_25_3361 + 1 = flted_25_1026 &and; flted_25_3360 + 2 = flted_25_1026 &and;  &exist; min_3364 (nmin1_1028 = 1 + min_3364 &and; min_3364 = <b>min</b>(nmin1_3362,nmin2_3363)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3362 &and; nmin1_3362 &le; flted_25_3361 &and; 0 &le; nmin2_3363 &and; nmin2_3363 &le; flted_25_3360) &or;  &exist; flted_26_3355  &exist; flted_26_3356  &exist; nmin1_3357  &exist; nmin2_3358 (flted_26_3356 + 1 = flted_25_1026 &and; flted_26_3355 + 1 = flted_25_1026 &and;  &exist; min_3359 (nmin1_1028 = 1 + min_3359 &and; min_3359 = <b>min</b>(nmin1_3357,nmin2_3358)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3357 &and; nmin1_3357 &le; flted_26_3356 &and; 0 &le; nmin2_3358 &and; nmin2_3358 &le; flted_26_3355)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3350 Int)) (exists ((flted_25_3351 Int)) (exists ((nmin1_3352 Int)) (exists ((nmin2_3353 Int)) (and (and (and (= (+ flted_25_3351 1) flted_79_2235) (= (+ flted_25_3350 2) flted_79_2235)) (exists ((min_3354 Int)) (and (= nmin1_2236 (+ 1 min_3354)) (or (and (= min_3354 nmin1_3352) (&lt; nmin1_3352 nmin2_3353)) (and (= min_3354 nmin2_3353) (&gt;= nmin1_3352 nmin2_3353)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3352) (&lt;= nmin1_3352 flted_25_3351)) (and (&lt;= 0 nmin2_3353) (&lt;= nmin2_3353 flted_25_3350)))))))))) (exists ((flted_26_3345 Int)) (exists ((flted_26_3346 Int)) (exists ((nmin1_3347 Int)) (exists ((nmin2_3348 Int)) (and (and (and (= (+ flted_26_3346 1) flted_79_2235) (= (+ flted_26_3345 1) flted_79_2235)) (exists ((min_3349 Int)) (and (= nmin1_2236 (+ 1 min_3349)) (or (and (= min_3349 nmin1_3347) (&lt; nmin1_3347 nmin2_3348)) (and (= min_3349 nmin2_3348) (&gt;= nmin1_3347 nmin2_3348)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3347) (&lt;= nmin1_3347 flted_26_3346)) (and (&lt;= 0 nmin2_3348) (&lt;= nmin2_3348 flted_26_3345)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_3365 Int)) (and (= nmin (+ 1 min_3365)) (or (and (= min_3365 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3365 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3360 Int)) (exists ((flted_25_3361 Int)) (exists ((nmin1_3362 Int)) (exists ((nmin2_3363 Int)) (and (and (and (= (+ flted_25_3361 1) flted_25_1026) (= (+ flted_25_3360 2) flted_25_1026)) (exists ((min_3364 Int)) (and (= nmin1_1028 (+ 1 min_3364)) (or (and (= min_3364 nmin1_3362) (&lt; nmin1_3362 nmin2_3363)) (and (= min_3364 nmin2_3363) (&gt;= nmin1_3362 nmin2_3363)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3362) (&lt;= nmin1_3362 flted_25_3361)) (and (&lt;= 0 nmin2_3363) (&lt;= nmin2_3363 flted_25_3360)))))))))) (exists ((flted_26_3355 Int)) (exists ((flted_26_3356 Int)) (exists ((nmin1_3357 Int)) (exists ((nmin2_3358 Int)) (and (and (and (= (+ flted_26_3356 1) flted_25_1026) (= (+ flted_26_3355 1) flted_25_1026)) (exists ((min_3359 Int)) (and (= nmin1_1028 (+ 1 min_3359)) (or (and (= min_3359 nmin1_3357) (&lt; nmin1_3357 nmin2_3358)) (and (= min_3359 nmin2_3358) (&gt;= nmin1_3357 nmin2_3358)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3357) (&lt;= nmin1_3357 flted_26_3356)) (and (&lt;= 0 nmin2_3358) (&lt;= nmin2_3358 flted_26_3355)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3372  &exist; flted_25_3373  &exist; nmin1_3374  &exist; nmin2_3375 (flted_25_3373 + 1 = flted_25_1026 &and; flted_25_3372 + 2 = flted_25_1026 &and;  &exist; min_3376 (nmin1_1028 = 1 + min_3376 &and; min_3376 = <b>min</b>(nmin1_3374,nmin2_3375)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3374 &and; nmin1_3374 &le; flted_25_3373 &and; 0 &le; nmin2_3375 &and; nmin2_3375 &le; flted_25_3372) &or;  &exist; flted_26_3367  &exist; flted_26_3368  &exist; nmin1_3369  &exist; nmin2_3370 (flted_26_3368 + 1 = flted_25_1026 &and; flted_26_3367 + 1 = flted_25_1026 &and;  &exist; min_3371 (nmin1_1028 = 1 + min_3371 &and; min_3371 = <b>min</b>(nmin1_3369,nmin2_3370)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3369 &and; nmin1_3369 &le; flted_26_3368 &and; 0 &le; nmin2_3370 &and; nmin2_3370 &le; flted_26_3367)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_3387 (nmin = 1 + min_3387 &and; min_3387 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; ((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3382  &exist; flted_25_3383  &exist; nmin1_3384  &exist; nmin2_3385 (flted_25_3383 + 1 = flted_79_2235 &and; flted_25_3382 + 2 = flted_79_2235 &and;  &exist; min_3386 (nmin1_2236 = 1 + min_3386 &and; min_3386 = <b>min</b>(nmin1_3384,nmin2_3385)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3384 &and; nmin1_3384 &le; flted_25_3383 &and; 0 &le; nmin2_3385 &and; nmin2_3385 &le; flted_25_3382) &or;  &exist; flted_26_3377  &exist; flted_26_3378  &exist; nmin1_3379  &exist; nmin2_3380 (flted_26_3378 + 1 = flted_79_2235 &and; flted_26_3377 + 1 = flted_79_2235 &and;  &exist; min_3381 (nmin1_2236 = 1 + min_3381 &and; min_3381 = <b>min</b>(nmin1_3379,nmin2_3380)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3379 &and; nmin1_3379 &le; flted_26_3378 &and; 0 &le; nmin2_3380 &and; nmin2_3380 &le; flted_26_3377)))  &#8866;  (aux_71' = <b>null</b> &or; flted_79_2235 = 0 &or; nmin1_2236 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3372 Int)) (exists ((flted_25_3373 Int)) (exists ((nmin1_3374 Int)) (exists ((nmin2_3375 Int)) (and (and (and (= (+ flted_25_3373 1) flted_25_1026) (= (+ flted_25_3372 2) flted_25_1026)) (exists ((min_3376 Int)) (and (= nmin1_1028 (+ 1 min_3376)) (or (and (= min_3376 nmin1_3374) (&lt; nmin1_3374 nmin2_3375)) (and (= min_3376 nmin2_3375) (&gt;= nmin1_3374 nmin2_3375)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3374) (&lt;= nmin1_3374 flted_25_3373)) (and (&lt;= 0 nmin2_3375) (&lt;= nmin2_3375 flted_25_3372)))))))))) (exists ((flted_26_3367 Int)) (exists ((flted_26_3368 Int)) (exists ((nmin1_3369 Int)) (exists ((nmin2_3370 Int)) (and (and (and (= (+ flted_26_3368 1) flted_25_1026) (= (+ flted_26_3367 1) flted_25_1026)) (exists ((min_3371 Int)) (and (= nmin1_1028 (+ 1 min_3371)) (or (and (= min_3371 nmin1_3369) (&lt; nmin1_3369 nmin2_3370)) (and (= min_3371 nmin2_3370) (&gt;= nmin1_3369 nmin2_3370)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3369) (&lt;= nmin1_3369 flted_26_3368)) (and (&lt;= 0 nmin2_3370) (&lt;= nmin2_3370 flted_26_3367)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3387 Int)) (and (= nmin (+ 1 min_3387)) (or (and (= min_3387 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3387 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3382 Int)) (exists ((flted_25_3383 Int)) (exists ((nmin1_3384 Int)) (exists ((nmin2_3385 Int)) (and (and (and (= (+ flted_25_3383 1) flted_79_2235) (= (+ flted_25_3382 2) flted_79_2235)) (exists ((min_3386 Int)) (and (= nmin1_2236 (+ 1 min_3386)) (or (and (= min_3386 nmin1_3384) (&lt; nmin1_3384 nmin2_3385)) (and (= min_3386 nmin2_3385) (&gt;= nmin1_3384 nmin2_3385)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3384) (&lt;= nmin1_3384 flted_25_3383)) (and (&lt;= 0 nmin2_3385) (&lt;= nmin2_3385 flted_25_3382)))))))))) (exists ((flted_26_3377 Int)) (exists ((flted_26_3378 Int)) (exists ((nmin1_3379 Int)) (exists ((nmin2_3380 Int)) (and (and (and (= (+ flted_26_3378 1) flted_79_2235) (= (+ flted_26_3377 1) flted_79_2235)) (exists ((min_3381 Int)) (and (= nmin1_2236 (+ 1 min_3381)) (or (and (= min_3381 nmin1_3379) (&lt; nmin1_3379 nmin2_3380)) (and (= min_3381 nmin2_3380) (&gt;= nmin1_3379 nmin2_3380)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3379) (&lt;= nmin1_3379 flted_26_3378)) (and (&lt;= 0 nmin2_3380) (&lt;= nmin2_3380 flted_26_3377)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_79_2235 0) (= nmin1_2236 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1025 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_3391 (nmin = 1 + min_3391 &and; min_3391 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; flted_25_1026 &ne; flted_25_1025 &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; 0 &le; nmin1_2236 &and; nmin1_2236 &le; flted_79_2235 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_3389 (1 + flted_79_2235 = 1 + flted_25_1026 &and;  &exist; min_3390 (nmin1_3389 = min_3390 + 1 &and; min_3390 = <b>min</b>(nmin1_1028,nmin1_2236)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, flted_25_1025, nmin2_1030, flted_79_2235, flted_25_1026, nmin1_1028, nmin1_2236] : (( (not ((((((((((((((((nmin2_1030 &lt;= flted_25_1025) &amp; (0 &lt;= nmin2_1030)) &amp; (flted_25_1025 &lt;= nmin2_1030)) &amp; (nmin &lt; n)) &amp; (flted_25_1025 + 2 = n)) &amp; (flted_25_1026 + 1 = n)) &amp;  (exists (min_3391:((nmin = 1 + min_3391) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_3391 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_3391 = nmin1_1028)))))) ) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (flted_25_1026 != flted_25_1025)) &amp; (flted_79_2235 = 1 + flted_25_1025)) &amp; ((nmin1_2236 = nmin2_1030) | (nmin1_2236 = 1 + nmin2_1030))) &amp; (0 &lt;= nmin1_2236)) &amp; (nmin1_2236 &lt;= flted_79_2235)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_3389:((1 + flted_79_2235 = 1 + flted_25_1026) &amp;  (exists (min_3390:((nmin1_3389 = min_3390 + 1) &amp; (((nmin1_1028 &gt;= nmin1_2236 &amp; min_3390 = nmin1_2236) | (nmin1_2236 &gt; nmin1_1028 &amp; min_3390 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin,flted_25_1025,nmin2_1030,flted_79_2235,flted_25_1026,nmin1_1028,nmin1_2236]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3401  &exist; flted_25_3402  &exist; nmin1_3403  &exist; nmin2_3404 (flted_25_3402 + 1 = flted_25_1026 &and; flted_25_3401 + 2 = flted_25_1026 &and;  &exist; min_3405 (nmin1_1028 = 1 + min_3405 &and; min_3405 = <b>min</b>(nmin1_3403,nmin2_3404)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3403 &and; nmin1_3403 &le; flted_25_3402 &and; 0 &le; nmin2_3404 &and; nmin2_3404 &le; flted_25_3401) &or;  &exist; flted_26_3396  &exist; flted_26_3397  &exist; nmin1_3398  &exist; nmin2_3399 (flted_26_3397 + 1 = flted_25_1026 &and; flted_26_3396 + 1 = flted_25_1026 &and;  &exist; min_3400 (nmin1_1028 = 1 + min_3400 &and; min_3400 = <b>min</b>(nmin1_3398,nmin2_3399)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3398 &and; nmin1_3398 &le; flted_26_3397 &and; 0 &le; nmin2_3399 &and; nmin2_3399 &le; flted_26_3396)) &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_3416 (nmin = 1 + min_3416 &and; min_3416 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; ((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3411  &exist; flted_25_3412  &exist; nmin1_3413  &exist; nmin2_3414 (flted_25_3412 + 1 = flted_79_2235 &and; flted_25_3411 + 2 = flted_79_2235 &and;  &exist; min_3415 (nmin1_2236 = 1 + min_3415 &and; min_3415 = <b>min</b>(nmin1_3413,nmin2_3414)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3413 &and; nmin1_3413 &le; flted_25_3412 &and; 0 &le; nmin2_3414 &and; nmin2_3414 &le; flted_25_3411) &or;  &exist; flted_26_3406  &exist; flted_26_3407  &exist; nmin1_3408  &exist; nmin2_3409 (flted_26_3407 + 1 = flted_79_2235 &and; flted_26_3406 + 1 = flted_79_2235 &and;  &exist; min_3410 (nmin1_2236 = 1 + min_3410 &and; min_3410 = <b>min</b>(nmin1_3408,nmin2_3409)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3408 &and; nmin1_3408 &le; flted_26_3407 &and; 0 &le; nmin2_3409 &and; nmin2_3409 &le; flted_26_3406)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3401 Int)) (exists ((flted_25_3402 Int)) (exists ((nmin1_3403 Int)) (exists ((nmin2_3404 Int)) (and (and (and (= (+ flted_25_3402 1) flted_25_1026) (= (+ flted_25_3401 2) flted_25_1026)) (exists ((min_3405 Int)) (and (= nmin1_1028 (+ 1 min_3405)) (or (and (= min_3405 nmin1_3403) (&lt; nmin1_3403 nmin2_3404)) (and (= min_3405 nmin2_3404) (&gt;= nmin1_3403 nmin2_3404)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3403) (&lt;= nmin1_3403 flted_25_3402)) (and (&lt;= 0 nmin2_3404) (&lt;= nmin2_3404 flted_25_3401)))))))))) (exists ((flted_26_3396 Int)) (exists ((flted_26_3397 Int)) (exists ((nmin1_3398 Int)) (exists ((nmin2_3399 Int)) (and (and (and (= (+ flted_26_3397 1) flted_25_1026) (= (+ flted_26_3396 1) flted_25_1026)) (exists ((min_3400 Int)) (and (= nmin1_1028 (+ 1 min_3400)) (or (and (= min_3400 nmin1_3398) (&lt; nmin1_3398 nmin2_3399)) (and (= min_3400 nmin2_3399) (&gt;= nmin1_3398 nmin2_3399)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3398) (&lt;= nmin1_3398 flted_26_3397)) (and (&lt;= 0 nmin2_3399) (&lt;= nmin2_3399 flted_26_3396)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_3416 Int)) (and (= nmin (+ 1 min_3416)) (or (and (= min_3416 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3416 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3411 Int)) (exists ((flted_25_3412 Int)) (exists ((nmin1_3413 Int)) (exists ((nmin2_3414 Int)) (and (and (and (= (+ flted_25_3412 1) flted_79_2235) (= (+ flted_25_3411 2) flted_79_2235)) (exists ((min_3415 Int)) (and (= nmin1_2236 (+ 1 min_3415)) (or (and (= min_3415 nmin1_3413) (&lt; nmin1_3413 nmin2_3414)) (and (= min_3415 nmin2_3414) (&gt;= nmin1_3413 nmin2_3414)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3413) (&lt;= nmin1_3413 flted_25_3412)) (and (&lt;= 0 nmin2_3414) (&lt;= nmin2_3414 flted_25_3411)))))))))) (exists ((flted_26_3406 Int)) (exists ((flted_26_3407 Int)) (exists ((nmin1_3408 Int)) (exists ((nmin2_3409 Int)) (and (and (and (= (+ flted_26_3407 1) flted_79_2235) (= (+ flted_26_3406 1) flted_79_2235)) (exists ((min_3410 Int)) (and (= nmin1_2236 (+ 1 min_3410)) (or (and (= min_3410 nmin1_3408) (&lt; nmin1_3408 nmin2_3409)) (and (= min_3410 nmin2_3409) (&gt;= nmin1_3408 nmin2_3409)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3408) (&lt;= nmin1_3408 flted_26_3407)) (and (&lt;= 0 nmin2_3409) (&lt;= nmin2_3409 flted_26_3406)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3426  &exist; flted_25_3427  &exist; nmin1_3428  &exist; nmin2_3429 (flted_25_3427 + 1 = flted_79_2235 &and; flted_25_3426 + 2 = flted_79_2235 &and;  &exist; min_3430 (nmin1_2236 = 1 + min_3430 &and; min_3430 = <b>min</b>(nmin1_3428,nmin2_3429)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3428 &and; nmin1_3428 &le; flted_25_3427 &and; 0 &le; nmin2_3429 &and; nmin2_3429 &le; flted_25_3426) &or;  &exist; flted_26_3421  &exist; flted_26_3422  &exist; nmin1_3423  &exist; nmin2_3424 (flted_26_3422 + 1 = flted_79_2235 &and; flted_26_3421 + 1 = flted_79_2235 &and;  &exist; min_3425 (nmin1_2236 = 1 + min_3425 &and; min_3425 = <b>min</b>(nmin1_3423,nmin2_3424)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3423 &and; nmin1_3423 &le; flted_26_3422 &and; 0 &le; nmin2_3424 &and; nmin2_3424 &le; flted_26_3421)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_3441 (nmin = 1 + min_3441 &and; min_3441 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3436  &exist; flted_25_3437  &exist; nmin1_3438  &exist; nmin2_3439 (flted_25_3437 + 1 = flted_25_1026 &and; flted_25_3436 + 2 = flted_25_1026 &and;  &exist; min_3440 (nmin1_1028 = 1 + min_3440 &and; min_3440 = <b>min</b>(nmin1_3438,nmin2_3439)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3438 &and; nmin1_3438 &le; flted_25_3437 &and; 0 &le; nmin2_3439 &and; nmin2_3439 &le; flted_25_3436) &or;  &exist; flted_26_3431  &exist; flted_26_3432  &exist; nmin1_3433  &exist; nmin2_3434 (flted_26_3432 + 1 = flted_25_1026 &and; flted_26_3431 + 1 = flted_25_1026 &and;  &exist; min_3435 (nmin1_1028 = 1 + min_3435 &and; min_3435 = <b>min</b>(nmin1_3433,nmin2_3434)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3433 &and; nmin1_3433 &le; flted_26_3432 &and; 0 &le; nmin2_3434 &and; nmin2_3434 &le; flted_26_3431)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3426 Int)) (exists ((flted_25_3427 Int)) (exists ((nmin1_3428 Int)) (exists ((nmin2_3429 Int)) (and (and (and (= (+ flted_25_3427 1) flted_79_2235) (= (+ flted_25_3426 2) flted_79_2235)) (exists ((min_3430 Int)) (and (= nmin1_2236 (+ 1 min_3430)) (or (and (= min_3430 nmin1_3428) (&lt; nmin1_3428 nmin2_3429)) (and (= min_3430 nmin2_3429) (&gt;= nmin1_3428 nmin2_3429)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3428) (&lt;= nmin1_3428 flted_25_3427)) (and (&lt;= 0 nmin2_3429) (&lt;= nmin2_3429 flted_25_3426)))))))))) (exists ((flted_26_3421 Int)) (exists ((flted_26_3422 Int)) (exists ((nmin1_3423 Int)) (exists ((nmin2_3424 Int)) (and (and (and (= (+ flted_26_3422 1) flted_79_2235) (= (+ flted_26_3421 1) flted_79_2235)) (exists ((min_3425 Int)) (and (= nmin1_2236 (+ 1 min_3425)) (or (and (= min_3425 nmin1_3423) (&lt; nmin1_3423 nmin2_3424)) (and (= min_3425 nmin2_3424) (&gt;= nmin1_3423 nmin2_3424)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3423) (&lt;= nmin1_3423 flted_26_3422)) (and (&lt;= 0 nmin2_3424) (&lt;= nmin2_3424 flted_26_3421)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3441 Int)) (and (= nmin (+ 1 min_3441)) (or (and (= min_3441 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3441 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3436 Int)) (exists ((flted_25_3437 Int)) (exists ((nmin1_3438 Int)) (exists ((nmin2_3439 Int)) (and (and (and (= (+ flted_25_3437 1) flted_25_1026) (= (+ flted_25_3436 2) flted_25_1026)) (exists ((min_3440 Int)) (and (= nmin1_1028 (+ 1 min_3440)) (or (and (= min_3440 nmin1_3438) (&lt; nmin1_3438 nmin2_3439)) (and (= min_3440 nmin2_3439) (&gt;= nmin1_3438 nmin2_3439)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3438) (&lt;= nmin1_3438 flted_25_3437)) (and (&lt;= 0 nmin2_3439) (&lt;= nmin2_3439 flted_25_3436)))))))))) (exists ((flted_26_3431 Int)) (exists ((flted_26_3432 Int)) (exists ((nmin1_3433 Int)) (exists ((nmin2_3434 Int)) (and (and (and (= (+ flted_26_3432 1) flted_25_1026) (= (+ flted_26_3431 1) flted_25_1026)) (exists ((min_3435 Int)) (and (= nmin1_1028 (+ 1 min_3435)) (or (and (= min_3435 nmin1_3433) (&lt; nmin1_3433 nmin2_3434)) (and (= min_3435 nmin2_3434) (&gt;= nmin1_3433 nmin2_3434)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3433) (&lt;= nmin1_3433 flted_26_3432)) (and (&lt;= 0 nmin2_3434) (&lt;= nmin2_3434 flted_26_3431)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3451  &exist; flted_25_3452  &exist; nmin1_3453  &exist; nmin2_3454 (flted_25_3452 + 1 = flted_79_2235 &and; flted_25_3451 + 2 = flted_79_2235 &and;  &exist; min_3455 (nmin1_2236 = 1 + min_3455 &and; min_3455 = <b>min</b>(nmin1_3453,nmin2_3454)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3453 &and; nmin1_3453 &le; flted_25_3452 &and; 0 &le; nmin2_3454 &and; nmin2_3454 &le; flted_25_3451) &or;  &exist; flted_26_3446  &exist; flted_26_3447  &exist; nmin1_3448  &exist; nmin2_3449 (flted_26_3447 + 1 = flted_79_2235 &and; flted_26_3446 + 1 = flted_79_2235 &and;  &exist; min_3450 (nmin1_2236 = 1 + min_3450 &and; min_3450 = <b>min</b>(nmin1_3448,nmin2_3449)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3448 &and; nmin1_3448 &le; flted_26_3447 &and; 0 &le; nmin2_3449 &and; nmin2_3449 &le; flted_26_3446)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; flted_25_1025 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_3466 (nmin = 1 + min_3466 &and; min_3466 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &ne; flted_25_1025 &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3461  &exist; flted_25_3462  &exist; nmin1_3463  &exist; nmin2_3464 (flted_25_3462 + 1 = flted_25_1026 &and; flted_25_3461 + 2 = flted_25_1026 &and;  &exist; min_3465 (nmin1_1028 = 1 + min_3465 &and; min_3465 = <b>min</b>(nmin1_3463,nmin2_3464)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3463 &and; nmin1_3463 &le; flted_25_3462 &and; 0 &le; nmin2_3464 &and; nmin2_3464 &le; flted_25_3461) &or;  &exist; flted_26_3456  &exist; flted_26_3457  &exist; nmin1_3458  &exist; nmin2_3459 (flted_26_3457 + 1 = flted_25_1026 &and; flted_26_3456 + 1 = flted_25_1026 &and;  &exist; min_3460 (nmin1_1028 = 1 + min_3460 &and; min_3460 = <b>min</b>(nmin1_3458,nmin2_3459)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3458 &and; nmin1_3458 &le; flted_26_3457 &and; 0 &le; nmin2_3459 &and; nmin2_3459 &le; flted_26_3456)))  &#8866;  (l_1027 = <b>null</b> &or; flted_25_1026 = 0 &or; nmin1_1028 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3451 Int)) (exists ((flted_25_3452 Int)) (exists ((nmin1_3453 Int)) (exists ((nmin2_3454 Int)) (and (and (and (= (+ flted_25_3452 1) flted_79_2235) (= (+ flted_25_3451 2) flted_79_2235)) (exists ((min_3455 Int)) (and (= nmin1_2236 (+ 1 min_3455)) (or (and (= min_3455 nmin1_3453) (&lt; nmin1_3453 nmin2_3454)) (and (= min_3455 nmin2_3454) (&gt;= nmin1_3453 nmin2_3454)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3453) (&lt;= nmin1_3453 flted_25_3452)) (and (&lt;= 0 nmin2_3454) (&lt;= nmin2_3454 flted_25_3451)))))))))) (exists ((flted_26_3446 Int)) (exists ((flted_26_3447 Int)) (exists ((nmin1_3448 Int)) (exists ((nmin2_3449 Int)) (and (and (and (= (+ flted_26_3447 1) flted_79_2235) (= (+ flted_26_3446 1) flted_79_2235)) (exists ((min_3450 Int)) (and (= nmin1_2236 (+ 1 min_3450)) (or (and (= min_3450 nmin1_3448) (&lt; nmin1_3448 nmin2_3449)) (and (= min_3450 nmin2_3449) (&gt;= nmin1_3448 nmin2_3449)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3448) (&lt;= nmin1_3448 flted_26_3447)) (and (&lt;= 0 nmin2_3449) (&lt;= nmin2_3449 flted_26_3446)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (exists ((min_3466 Int)) (and (= nmin (+ 1 min_3466)) (or (and (= min_3466 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3466 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3461 Int)) (exists ((flted_25_3462 Int)) (exists ((nmin1_3463 Int)) (exists ((nmin2_3464 Int)) (and (and (and (= (+ flted_25_3462 1) flted_25_1026) (= (+ flted_25_3461 2) flted_25_1026)) (exists ((min_3465 Int)) (and (= nmin1_1028 (+ 1 min_3465)) (or (and (= min_3465 nmin1_3463) (&lt; nmin1_3463 nmin2_3464)) (and (= min_3465 nmin2_3464) (&gt;= nmin1_3463 nmin2_3464)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3463) (&lt;= nmin1_3463 flted_25_3462)) (and (&lt;= 0 nmin2_3464) (&lt;= nmin2_3464 flted_25_3461)))))))))) (exists ((flted_26_3456 Int)) (exists ((flted_26_3457 Int)) (exists ((nmin1_3458 Int)) (exists ((nmin2_3459 Int)) (and (and (and (= (+ flted_26_3457 1) flted_25_1026) (= (+ flted_26_3456 1) flted_25_1026)) (exists ((min_3460 Int)) (and (= nmin1_1028 (+ 1 min_3460)) (or (and (= min_3460 nmin1_3458) (&lt; nmin1_3458 nmin2_3459)) (and (= min_3460 nmin2_3459) (&gt;= nmin1_3458 nmin2_3459)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3458) (&lt;= nmin1_3458 flted_26_3457)) (and (&lt;= 0 nmin2_3459) (&lt;= nmin2_3459 flted_26_3456)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_1027 1) (or (= flted_25_1026 0) (= nmin1_1028 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3473  &exist; flted_25_3474  &exist; nmin1_3475  &exist; nmin2_3476 (flted_25_3474 + 1 = flted_25_1026 &and; flted_25_3473 + 2 = flted_25_1026 &and;  &exist; min_3477 (nmin1_1028 = 1 + min_3477 &and; min_3477 = <b>min</b>(nmin1_3475,nmin2_3476)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3475 &and; nmin1_3475 &le; flted_25_3474 &and; 0 &le; nmin2_3476 &and; nmin2_3476 &le; flted_25_3473) &or;  &exist; flted_26_3468  &exist; flted_26_3469  &exist; nmin1_3470  &exist; nmin2_3471 (flted_26_3469 + 1 = flted_25_1026 &and; flted_26_3468 + 1 = flted_25_1026 &and;  &exist; min_3472 (nmin1_1028 = 1 + min_3472 &and; min_3472 = <b>min</b>(nmin1_3470,nmin2_3471)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3470 &and; nmin1_3470 &le; flted_26_3469 &and; 0 &le; nmin2_3471 &and; nmin2_3471 &le; flted_26_3468)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_3488 (nmin = 1 + min_3488 &and; min_3488 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; ((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3483  &exist; flted_25_3484  &exist; nmin1_3485  &exist; nmin2_3486 (flted_25_3484 + 1 = flted_79_2235 &and; flted_25_3483 + 2 = flted_79_2235 &and;  &exist; min_3487 (nmin1_2236 = 1 + min_3487 &and; min_3487 = <b>min</b>(nmin1_3485,nmin2_3486)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3485 &and; nmin1_3485 &le; flted_25_3484 &and; 0 &le; nmin2_3486 &and; nmin2_3486 &le; flted_25_3483) &or;  &exist; flted_26_3478  &exist; flted_26_3479  &exist; nmin1_3480  &exist; nmin2_3481 (flted_26_3479 + 1 = flted_79_2235 &and; flted_26_3478 + 1 = flted_79_2235 &and;  &exist; min_3482 (nmin1_2236 = 1 + min_3482 &and; min_3482 = <b>min</b>(nmin1_3480,nmin2_3481)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3480 &and; nmin1_3480 &le; flted_26_3479 &and; 0 &le; nmin2_3481 &and; nmin2_3481 &le; flted_26_3478)))  &#8866;  (aux_71' = <b>null</b> &or; flted_79_2235 = 0 &or; nmin1_2236 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3473 Int)) (exists ((flted_25_3474 Int)) (exists ((nmin1_3475 Int)) (exists ((nmin2_3476 Int)) (and (and (and (= (+ flted_25_3474 1) flted_25_1026) (= (+ flted_25_3473 2) flted_25_1026)) (exists ((min_3477 Int)) (and (= nmin1_1028 (+ 1 min_3477)) (or (and (= min_3477 nmin1_3475) (&lt; nmin1_3475 nmin2_3476)) (and (= min_3477 nmin2_3476) (&gt;= nmin1_3475 nmin2_3476)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3475) (&lt;= nmin1_3475 flted_25_3474)) (and (&lt;= 0 nmin2_3476) (&lt;= nmin2_3476 flted_25_3473)))))))))) (exists ((flted_26_3468 Int)) (exists ((flted_26_3469 Int)) (exists ((nmin1_3470 Int)) (exists ((nmin2_3471 Int)) (and (and (and (= (+ flted_26_3469 1) flted_25_1026) (= (+ flted_26_3468 1) flted_25_1026)) (exists ((min_3472 Int)) (and (= nmin1_1028 (+ 1 min_3472)) (or (and (= min_3472 nmin1_3470) (&lt; nmin1_3470 nmin2_3471)) (and (= min_3472 nmin2_3471) (&gt;= nmin1_3470 nmin2_3471)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3470) (&lt;= nmin1_3470 flted_26_3469)) (and (&lt;= 0 nmin2_3471) (&lt;= nmin2_3471 flted_26_3468)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3488 Int)) (and (= nmin (+ 1 min_3488)) (or (and (= min_3488 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3488 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3483 Int)) (exists ((flted_25_3484 Int)) (exists ((nmin1_3485 Int)) (exists ((nmin2_3486 Int)) (and (and (and (= (+ flted_25_3484 1) flted_79_2235) (= (+ flted_25_3483 2) flted_79_2235)) (exists ((min_3487 Int)) (and (= nmin1_2236 (+ 1 min_3487)) (or (and (= min_3487 nmin1_3485) (&lt; nmin1_3485 nmin2_3486)) (and (= min_3487 nmin2_3486) (&gt;= nmin1_3485 nmin2_3486)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3485) (&lt;= nmin1_3485 flted_25_3484)) (and (&lt;= 0 nmin2_3486) (&lt;= nmin2_3486 flted_25_3483)))))))))) (exists ((flted_26_3478 Int)) (exists ((flted_26_3479 Int)) (exists ((nmin1_3480 Int)) (exists ((nmin2_3481 Int)) (and (and (and (= (+ flted_26_3479 1) flted_79_2235) (= (+ flted_26_3478 1) flted_79_2235)) (exists ((min_3482 Int)) (and (= nmin1_2236 (+ 1 min_3482)) (or (and (= min_3482 nmin1_3480) (&lt; nmin1_3480 nmin2_3481)) (and (= min_3482 nmin2_3481) (&gt;= nmin1_3480 nmin2_3481)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3480) (&lt;= nmin1_3480 flted_26_3479)) (and (&lt;= 0 nmin2_3481) (&lt;= nmin2_3481 flted_26_3478)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_79_2235 0) (= nmin1_2236 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1025 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_3492 (nmin = 1 + min_3492 &and; min_3492 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; flted_25_1026 &ne; flted_25_1025 &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; 0 &le; nmin1_2236 &and; nmin1_2236 &le; flted_79_2235 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_3490 (2 + flted_79_2235 = 1 + flted_25_1026 &and;  &exist; min_3491 (nmin1_3490 = min_3491 + 1 &and; min_3491 = <b>min</b>(nmin1_1028,nmin1_2236)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, flted_25_1025, nmin2_1030, flted_79_2235, flted_25_1026, nmin1_1028, nmin1_2236] : (( (not ((((((((((((((((nmin2_1030 &lt;= flted_25_1025) &amp; (0 &lt;= nmin2_1030)) &amp; (flted_25_1025 &lt;= nmin2_1030)) &amp; (nmin &lt; n)) &amp; (flted_25_1025 + 2 = n)) &amp; (flted_25_1026 + 1 = n)) &amp;  (exists (min_3492:((nmin = 1 + min_3492) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_3492 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_3492 = nmin1_1028)))))) ) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (flted_25_1026 != flted_25_1025)) &amp; (flted_79_2235 = 1 + flted_25_1025)) &amp; ((nmin1_2236 = nmin2_1030) | (nmin1_2236 = 1 + nmin2_1030))) &amp; (0 &lt;= nmin1_2236)) &amp; (nmin1_2236 &lt;= flted_79_2235)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_3490:((2 + flted_79_2235 = 1 + flted_25_1026) &amp;  (exists (min_3491:((nmin1_3490 = min_3491 + 1) &amp; (((nmin1_1028 &gt;= nmin1_2236 &amp; min_3491 = nmin1_2236) | (nmin1_2236 &gt; nmin1_1028 &amp; min_3491 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,n-1,n-2,n-2,n-1,n-1,n-1,n-1]: 2 &lt;= n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1025 &le; nmin2_1030 &and; nmin &lt; n &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and;  &exist; min_3515 (nmin = 1 + min_3515 &and; min_3515 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &ne; flted_25_1025 &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; ((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3510  &exist; flted_25_3511  &exist; nmin1_3512  &exist; nmin2_3513 (flted_25_3511 + 1 = flted_79_2235 &and; flted_25_3510 + 2 = flted_79_2235 &and;  &exist; min_3514 (nmin1_2236 = 1 + min_3514 &and; min_3514 = <b>min</b>(nmin1_3512,nmin2_3513)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3512 &and; nmin1_3512 &le; flted_25_3511 &and; 0 &le; nmin2_3513 &and; nmin2_3513 &le; flted_25_3510) &or;  &exist; flted_26_3505  &exist; flted_26_3506  &exist; nmin1_3507  &exist; nmin2_3508 (flted_26_3506 + 1 = flted_79_2235 &and; flted_26_3505 + 1 = flted_79_2235 &and;  &exist; min_3509 (nmin1_2236 = 1 + min_3509 &and; min_3509 = <b>min</b>(nmin1_3507,nmin2_3508)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3507 &and; nmin1_3507 &le; flted_26_3506 &and; 0 &le; nmin2_3508 &and; nmin2_3508 &le; flted_26_3505)) &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3500  &exist; flted_25_3501  &exist; nmin1_3502  &exist; nmin2_3503 (flted_25_3501 + 1 = flted_25_1026 &and; flted_25_3500 + 2 = flted_25_1026 &and;  &exist; min_3504 (nmin1_1028 = 1 + min_3504 &and; min_3504 = <b>min</b>(nmin1_3502,nmin2_3503)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3502 &and; nmin1_3502 &le; flted_25_3501 &and; 0 &le; nmin2_3503 &and; nmin2_3503 &le; flted_25_3500) &or;  &exist; flted_26_3495  &exist; flted_26_3496  &exist; nmin1_3497  &exist; nmin2_3498 (flted_26_3496 + 1 = flted_25_1026 &and; flted_26_3495 + 1 = flted_25_1026 &and;  &exist; min_3499 (nmin1_1028 = 1 + min_3499 &and; min_3499 = <b>min</b>(nmin1_3497,nmin2_3498)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3497 &and; nmin1_3497 &le; flted_26_3496 &and; 0 &le; nmin2_3498 &and; nmin2_3498 &le; flted_26_3495)))  &#8866;   &exist; nmin1_3493 (2 + flted_79_2235 = 1 + flted_25_1026 &and;  &exist; min_3494 (nmin1_3493 = min_3494 + 1 &and; min_3494 = <b>min</b>(nmin1_1028,nmin1_2236)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin, flted_25_1025, nmin2_1030, aux_71PRMD, l_1027, flted_79_2235, flted_25_1026, nmin1_1028, nmin1_2236] : (( (not ((((((((((((((((nmin2_1030 &lt;= flted_25_1025) &amp; (0 &lt;= nmin2_1030)) &amp; (flted_25_1025 &lt;= nmin2_1030)) &amp; (nmin &lt; n)) &amp; (flted_25_1025 + 2 = n)) &amp; (flted_25_1026 + 1 = n)) &amp;  (exists (min_3515:((nmin = 1 + min_3515) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_3515 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_3515 = nmin1_1028)))))) ) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026)) &amp; (flted_25_1026 != flted_25_1025)) &amp; (flted_79_2235 = 1 + flted_25_1025)) &amp; ((nmin1_2236 = nmin2_1030) | (nmin1_2236 = 1 + nmin2_1030))) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_79_2235 = 0) &amp; (nmin1_2236 = 0))) |  (exists (flted_25_3510: (exists (flted_25_3511: (exists (nmin1_3512: (exists (nmin2_3513:((((flted_25_3511 + 1 = flted_79_2235) &amp; (flted_25_3510 + 2 = flted_79_2235)) &amp;  (exists (min_3514:((nmin1_2236 = 1 + min_3514) &amp; (((nmin1_3512 &gt;= nmin2_3513 &amp; min_3514 = nmin2_3513) | (nmin2_3513 &gt; nmin1_3512 &amp; min_3514 = nmin1_3512)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_3512) &amp; (nmin1_3512 &lt;= flted_25_3511)) &amp; ((0 &lt;= nmin2_3513) &amp; (nmin2_3513 &lt;= flted_25_3510))))))) )) )) )) ) |  (exists (flted_26_3505: (exists (flted_26_3506: (exists (nmin1_3507: (exists (nmin2_3508:((((flted_26_3506 + 1 = flted_79_2235) &amp; (flted_26_3505 + 1 = flted_79_2235)) &amp;  (exists (min_3509:((nmin1_2236 = 1 + min_3509) &amp; (((nmin1_3507 &gt;= nmin2_3508 &amp; min_3509 = nmin2_3508) | (nmin2_3508 &gt; nmin1_3507 &amp; min_3509 = nmin1_3507)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_3507) &amp; (nmin1_3507 &lt;= flted_26_3506)) &amp; ((0 &lt;= nmin2_3508) &amp; (nmin2_3508 &lt;= flted_26_3505))))))) )) )) )) )) &amp; ((((l_1027 &lt; 1) &amp; ((flted_25_1026 = 0) &amp; (nmin1_1028 = 0))) |  (exists (flted_25_3500: (exists (flted_25_3501: (exists (nmin1_3502: (exists (nmin2_3503:((((flted_25_3501 + 1 = flted_25_1026) &amp; (flted_25_3500 + 2 = flted_25_1026)) &amp;  (exists (min_3504:((nmin1_1028 = 1 + min_3504) &amp; (((nmin1_3502 &gt;= nmin2_3503 &amp; min_3504 = nmin2_3503) | (nmin2_3503 &gt; nmin1_3502 &amp; min_3504 = nmin1_3502)))))) ) &amp; ((l_1027 &gt; 0) &amp; (((0 &lt;= nmin1_3502) &amp; (nmin1_3502 &lt;= flted_25_3501)) &amp; ((0 &lt;= nmin2_3503) &amp; (nmin2_3503 &lt;= flted_25_3500))))))) )) )) )) ) |  (exists (flted_26_3495: (exists (flted_26_3496: (exists (nmin1_3497: (exists (nmin2_3498:((((flted_26_3496 + 1 = flted_25_1026) &amp; (flted_26_3495 + 1 = flted_25_1026)) &amp;  (exists (min_3499:((nmin1_1028 = 1 + min_3499) &amp; (((nmin1_3497 &gt;= nmin2_3498 &amp; min_3499 = nmin2_3498) | (nmin2_3498 &gt; nmin1_3497 &amp; min_3499 = nmin1_3497)))))) ) &amp; ((l_1027 &gt; 0) &amp; (((0 &lt;= nmin1_3497) &amp; (nmin1_3497 &lt;= flted_26_3496)) &amp; ((0 &lt;= nmin2_3498) &amp; (nmin2_3498 &lt;= flted_26_3495))))))) )) )) )) ))))  |  (exists (nmin1_3493:((2 + flted_79_2235 = 1 + flted_25_1026) &amp;  (exists (min_3494:((nmin1_3493 = min_3494 + 1) &amp; (((nmin1_1028 &gt;= nmin1_2236 &amp; min_3494 = nmin1_2236) | (nmin1_2236 &gt; nmin1_1028 &amp; min_3494 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,n-1,n-2,n-2,aux_71PRMD,l_1027,n-1,n-1,n-1,n-1]: 2 &lt;= n &amp;&amp; 1 &lt;= aux_71PRMD &amp;&amp; 1 &lt;= l_1027}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3525  &exist; flted_25_3526  &exist; nmin1_3527  &exist; nmin2_3528 (flted_25_3526 + 1 = flted_25_1026 &and; flted_25_3525 + 2 = flted_25_1026 &and;  &exist; min_3529 (nmin1_1028 = 1 + min_3529 &and; min_3529 = <b>min</b>(nmin1_3527,nmin2_3528)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3527 &and; nmin1_3527 &le; flted_25_3526 &and; 0 &le; nmin2_3528 &and; nmin2_3528 &le; flted_25_3525) &or;  &exist; flted_26_3520  &exist; flted_26_3521  &exist; nmin1_3522  &exist; nmin2_3523 (flted_26_3521 + 1 = flted_25_1026 &and; flted_26_3520 + 1 = flted_25_1026 &and;  &exist; min_3524 (nmin1_1028 = 1 + min_3524 &and; min_3524 = <b>min</b>(nmin1_3522,nmin2_3523)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3522 &and; nmin1_3522 &le; flted_26_3521 &and; 0 &le; nmin2_3523 &and; nmin2_3523 &le; flted_26_3520)) &and; nmin &lt; n &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_3540 (nmin = 1 + min_3540 &and; min_3540 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1026 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; ((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3535  &exist; flted_25_3536  &exist; nmin1_3537  &exist; nmin2_3538 (flted_25_3536 + 1 = flted_79_2235 &and; flted_25_3535 + 2 = flted_79_2235 &and;  &exist; min_3539 (nmin1_2236 = 1 + min_3539 &and; min_3539 = <b>min</b>(nmin1_3537,nmin2_3538)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3537 &and; nmin1_3537 &le; flted_25_3536 &and; 0 &le; nmin2_3538 &and; nmin2_3538 &le; flted_25_3535) &or;  &exist; flted_26_3530  &exist; flted_26_3531  &exist; nmin1_3532  &exist; nmin2_3533 (flted_26_3531 + 1 = flted_79_2235 &and; flted_26_3530 + 1 = flted_79_2235 &and;  &exist; min_3534 (nmin1_2236 = 1 + min_3534 &and; min_3534 = <b>min</b>(nmin1_3532,nmin2_3533)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3532 &and; nmin1_3532 &le; flted_26_3531 &and; 0 &le; nmin2_3533 &and; nmin2_3533 &le; flted_26_3530)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_1027 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3525 Int)) (exists ((flted_25_3526 Int)) (exists ((nmin1_3527 Int)) (exists ((nmin2_3528 Int)) (and (and (and (= (+ flted_25_3526 1) flted_25_1026) (= (+ flted_25_3525 2) flted_25_1026)) (exists ((min_3529 Int)) (and (= nmin1_1028 (+ 1 min_3529)) (or (and (= min_3529 nmin1_3527) (&lt; nmin1_3527 nmin2_3528)) (and (= min_3529 nmin2_3528) (&gt;= nmin1_3527 nmin2_3528)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3527) (&lt;= nmin1_3527 flted_25_3526)) (and (&lt;= 0 nmin2_3528) (&lt;= nmin2_3528 flted_25_3525)))))))))) (exists ((flted_26_3520 Int)) (exists ((flted_26_3521 Int)) (exists ((nmin1_3522 Int)) (exists ((nmin2_3523 Int)) (and (and (and (= (+ flted_26_3521 1) flted_25_1026) (= (+ flted_26_3520 1) flted_25_1026)) (exists ((min_3524 Int)) (and (= nmin1_1028 (+ 1 min_3524)) (or (and (= min_3524 nmin1_3522) (&lt; nmin1_3522 nmin2_3523)) (and (= min_3524 nmin2_3523) (&gt;= nmin1_3522 nmin2_3523)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3522) (&lt;= nmin1_3522 flted_26_3521)) (and (&lt;= 0 nmin2_3523) (&lt;= nmin2_3523 flted_26_3520)))))))))))<br/>
(assert (&lt; nmin n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (exists ((min_3540 Int)) (and (= nmin (+ 1 min_3540)) (or (and (= min_3540 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3540 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3535 Int)) (exists ((flted_25_3536 Int)) (exists ((nmin1_3537 Int)) (exists ((nmin2_3538 Int)) (and (and (and (= (+ flted_25_3536 1) flted_79_2235) (= (+ flted_25_3535 2) flted_79_2235)) (exists ((min_3539 Int)) (and (= nmin1_2236 (+ 1 min_3539)) (or (and (= min_3539 nmin1_3537) (&lt; nmin1_3537 nmin2_3538)) (and (= min_3539 nmin2_3538) (&gt;= nmin1_3537 nmin2_3538)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3537) (&lt;= nmin1_3537 flted_25_3536)) (and (&lt;= 0 nmin2_3538) (&lt;= nmin2_3538 flted_25_3535)))))))))) (exists ((flted_26_3530 Int)) (exists ((flted_26_3531 Int)) (exists ((nmin1_3532 Int)) (exists ((nmin2_3533 Int)) (and (and (and (= (+ flted_26_3531 1) flted_79_2235) (= (+ flted_26_3530 1) flted_79_2235)) (exists ((min_3534 Int)) (and (= nmin1_2236 (+ 1 min_3534)) (or (and (= min_3534 nmin1_3532) (&lt; nmin1_3532 nmin2_3533)) (and (= min_3534 nmin2_3533) (&gt;= nmin1_3532 nmin2_3533)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3532) (&lt;= nmin1_3532 flted_26_3531)) (and (&lt;= 0 nmin2_3533) (&lt;= nmin2_3533 flted_26_3530)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_2235 = 0 &and; nmin1_2236 = 0) &or;  &exist; flted_25_3550  &exist; flted_25_3551  &exist; nmin1_3552  &exist; nmin2_3553 (flted_25_3551 + 1 = flted_79_2235 &and; flted_25_3550 + 2 = flted_79_2235 &and;  &exist; min_3554 (nmin1_2236 = 1 + min_3554 &and; min_3554 = <b>min</b>(nmin1_3552,nmin2_3553)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3552 &and; nmin1_3552 &le; flted_25_3551 &and; 0 &le; nmin2_3553 &and; nmin2_3553 &le; flted_25_3550) &or;  &exist; flted_26_3545  &exist; flted_26_3546  &exist; nmin1_3547  &exist; nmin2_3548 (flted_26_3546 + 1 = flted_79_2235 &and; flted_26_3545 + 1 = flted_79_2235 &and;  &exist; min_3549 (nmin1_2236 = 1 + min_3549 &and; min_3549 = <b>min</b>(nmin1_3547,nmin2_3548)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_3547 &and; nmin1_3547 &le; flted_26_3546 &and; 0 &le; nmin2_3548 &and; nmin2_3548 &le; flted_26_3545)) &and; nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and; flted_79_2235 = 1 + flted_25_1025 &and; flted_25_1026 &ne; flted_25_1025 &and; nmin1_1028 &le; flted_25_1026 &and; 0 &le; nmin1_1028 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 &le; nmin1_1028 &and; nmin &lt; n &and;  &exist; min_3565 (nmin = 1 + min_3565 &and; min_3565 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; flted_25_1025 + 2 = n &and; flted_25_1026 + 1 = n &and; ((l_1027 = <b>null</b> &and; flted_25_1026 = 0 &and; nmin1_1028 = 0) &or;  &exist; flted_25_3560  &exist; flted_25_3561  &exist; nmin1_3562  &exist; nmin2_3563 (flted_25_3561 + 1 = flted_25_1026 &and; flted_25_3560 + 2 = flted_25_1026 &and;  &exist; min_3564 (nmin1_1028 = 1 + min_3564 &and; min_3564 = <b>min</b>(nmin1_3562,nmin2_3563)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3562 &and; nmin1_3562 &le; flted_25_3561 &and; 0 &le; nmin2_3563 &and; nmin2_3563 &le; flted_25_3560) &or;  &exist; flted_26_3555  &exist; flted_26_3556  &exist; nmin1_3557  &exist; nmin2_3558 (flted_26_3556 + 1 = flted_25_1026 &and; flted_26_3555 + 1 = flted_25_1026 &and;  &exist; min_3559 (nmin1_1028 = 1 + min_3559 &and; min_3559 = <b>min</b>(nmin1_3557,nmin2_3558)) &and; l_1027 &ne; <b>null</b> &and; 0 &le; nmin1_3557 &and; nmin1_3557 &le; flted_26_3556 &and; 0 &le; nmin2_3558 &and; nmin2_3558 &le; flted_26_3555)))  &#8866;  l_1027 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_2236 () Int)<br/>
(declare-fun flted_79_2235 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_1030 () Int)<br/>
(declare-fun flted_25_1025 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_1026 () Int)<br/>
(declare-fun nmin1_1028 () Int)<br/>
(declare-fun l_1027 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_2235 0) (= nmin1_2236 0))) (exists ((flted_25_3550 Int)) (exists ((flted_25_3551 Int)) (exists ((nmin1_3552 Int)) (exists ((nmin2_3553 Int)) (and (and (and (= (+ flted_25_3551 1) flted_79_2235) (= (+ flted_25_3550 2) flted_79_2235)) (exists ((min_3554 Int)) (and (= nmin1_2236 (+ 1 min_3554)) (or (and (= min_3554 nmin1_3552) (&lt; nmin1_3552 nmin2_3553)) (and (= min_3554 nmin2_3553) (&gt;= nmin1_3552 nmin2_3553)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3552) (&lt;= nmin1_3552 flted_25_3551)) (and (&lt;= 0 nmin2_3553) (&lt;= nmin2_3553 flted_25_3550)))))))))) (exists ((flted_26_3545 Int)) (exists ((flted_26_3546 Int)) (exists ((nmin1_3547 Int)) (exists ((nmin2_3548 Int)) (and (and (and (= (+ flted_26_3546 1) flted_79_2235) (= (+ flted_26_3545 1) flted_79_2235)) (exists ((min_3549 Int)) (and (= nmin1_2236 (+ 1 min_3549)) (or (and (= min_3549 nmin1_3547) (&lt; nmin1_3547 nmin2_3548)) (and (= min_3549 nmin2_3548) (&gt;= nmin1_3547 nmin2_3548)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_3547) (&lt;= nmin1_3547 flted_26_3546)) (and (&lt;= 0 nmin2_3548) (&lt;= nmin2_3548 flted_26_3545)))))))))))<br/>
(assert (&lt;= nmin2_1030 flted_25_1025))<br/>
(assert (&lt;= 0 nmin2_1030))<br/>
(assert (or (= nmin1_2236 nmin2_1030) (= nmin1_2236 (+ 1 nmin2_1030))))<br/>
(assert (= flted_79_2235 (+ 1 flted_25_1025)))<br/>
(assert (not (= flted_25_1026 flted_25_1025)))<br/>
(assert (&lt;= nmin1_1028 flted_25_1026))<br/>
(assert (&lt;= 0 nmin1_1028))<br/>
(assert (&lt;= flted_25_1025 nmin2_1030))<br/>
(assert (&lt;= flted_25_1026 nmin1_1028))<br/>
(assert (&lt; nmin n))<br/>
(assert (exists ((min_3565 Int)) (and (= nmin (+ 1 min_3565)) (or (and (= min_3565 nmin1_1028) (&lt; nmin1_1028 nmin2_1030)) (and (= min_3565 nmin2_1030) (&gt;= nmin1_1028 nmin2_1030))))))<br/>
(assert (= (+ flted_25_1025 2) n))<br/>
(assert (= (+ flted_25_1026 1) n))<br/>
(assert (or (or (and (&lt; l_1027 1) (and (= flted_25_1026 0) (= nmin1_1028 0))) (exists ((flted_25_3560 Int)) (exists ((flted_25_3561 Int)) (exists ((nmin1_3562 Int)) (exists ((nmin2_3563 Int)) (and (and (and (= (+ flted_25_3561 1) flted_25_1026) (= (+ flted_25_3560 2) flted_25_1026)) (exists ((min_3564 Int)) (and (= nmin1_1028 (+ 1 min_3564)) (or (and (= min_3564 nmin1_3562) (&lt; nmin1_3562 nmin2_3563)) (and (= min_3564 nmin2_3563) (&gt;= nmin1_3562 nmin2_3563)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3562) (&lt;= nmin1_3562 flted_25_3561)) (and (&lt;= 0 nmin2_3563) (&lt;= nmin2_3563 flted_25_3560)))))))))) (exists ((flted_26_3555 Int)) (exists ((flted_26_3556 Int)) (exists ((nmin1_3557 Int)) (exists ((nmin2_3558 Int)) (and (and (and (= (+ flted_26_3556 1) flted_25_1026) (= (+ flted_26_3555 1) flted_25_1026)) (exists ((min_3559 Int)) (and (= nmin1_1028 (+ 1 min_3559)) (or (and (= min_3559 nmin1_3557) (&lt; nmin1_3557 nmin2_3558)) (and (= min_3559 nmin2_3558) (&gt;= nmin1_3557 nmin2_3558)))))) (and (&gt; l_1027 0) (and (and (&lt;= 0 nmin1_3557) (&lt;= nmin1_3557 flted_26_3556)) (and (&lt;= 0 nmin2_3558) (&lt;= nmin2_3558 flted_26_3555)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_1027 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin2_1030 &le; flted_25_1025 &and; 0 &le; nmin2_1030 &and; flted_25_1025 &le; nmin2_1030 &and; flted_25_1026 + 1 = n &and; flted_25_1025 + 2 = n &and;  &exist; min_3592 (nmin = 1 + min_3592 &and; min_3592 = <b>min</b>(nmin1_1028,nmin2_1030)) &and; nmin &lt; n &and; flted_25_1026 &le; nmin1_1028 &and; flted_25_1026 &ne; flted_25_1025 &and; flted_79_2235 = 1 + flted_25_1025 &and; (nmin1_2236 = nmin2_1030 &or; nmin1_2236 = 1 + nmin2_1030) &and;  &exist; nmin1_3590 ( &exist; min_3591 (nmin1_3590 = 1 + min_3591 &and; min_3591 = <b>min</b>(nmin1_1028,nmin1_2236)) &and; flted_79_2235 + 1 = flted_25_1026 + 1) &and; 0 &le; nmin1_2236 &and; nmin1_2236 &le; flted_79_2235 &and; 0 &le; nmin1_1028 &and; nmin1_1028 &le; flted_25_1026)  &#8866;   &exist; nmin1_3588 ((nmin1_3588 = nmin &or; nmin1_3588 = nmin + 1) &and; 1 + flted_25_1026 = n &and; 1 + flted_79_2235 = n &and;  &exist; min_3589 (nmin1_3588 = min_3589 + 1 &and; min_3589 = <b>min</b>(nmin1_1028,nmin1_2236)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[flted_25_1025, nmin2_1030, nmin, flted_25_1026, flted_79_2235, n, nmin1_1028, nmin1_2236] : (( (not (((((((((((((((((nmin2_1030 &lt;= flted_25_1025) &amp; (0 &lt;= nmin2_1030)) &amp; (flted_25_1025 &lt;= nmin2_1030)) &amp; (flted_25_1026 + 1 = n)) &amp; (flted_25_1025 + 2 = n)) &amp;  (exists (min_3592:((nmin = 1 + min_3592) &amp; (((nmin1_1028 &gt;= nmin2_1030 &amp; min_3592 = nmin2_1030) | (nmin2_1030 &gt; nmin1_1028 &amp; min_3592 = nmin1_1028)))))) ) &amp; (nmin &lt; n)) &amp; (flted_25_1026 &lt;= nmin1_1028)) &amp; (flted_25_1026 != flted_25_1025)) &amp; (flted_79_2235 = 1 + flted_25_1025)) &amp; ((nmin1_2236 = nmin2_1030) | (nmin1_2236 = 1 + nmin2_1030))) &amp;  (exists (nmin1_3590:( (exists (min_3591:((nmin1_3590 = 1 + min_3591) &amp; (((nmin1_1028 &gt;= nmin1_2236 &amp; min_3591 = nmin1_2236) | (nmin1_2236 &gt; nmin1_1028 &amp; min_3591 = nmin1_1028))))))  &amp; (flted_79_2235 + 1 = flted_25_1026 + 1)))) ) &amp; (0 &lt;= nmin1_2236)) &amp; (nmin1_2236 &lt;= flted_79_2235)) &amp; (0 &lt;= nmin1_1028)) &amp; (nmin1_1028 &lt;= flted_25_1026))))  |  (exists (nmin1_3588:(((((nmin1_3588 = nmin) | (nmin1_3588 = nmin + 1)) &amp; (1 + flted_25_1026 = n)) &amp; (1 + flted_79_2235 = n)) &amp;  (exists (min_3589:((nmin1_3588 = min_3589 + 1) &amp; (((nmin1_1028 &gt;= nmin1_2236 &amp; min_3589 = nmin1_2236) | (nmin1_2236 &gt; nmin1_1028 &amp; min_3589 = nmin1_1028)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[flted_25_1025,nmin2_1030,nmin,flted_25_1026,flted_79_2235,n,nmin1_1028,nmin1_2236]  : FALSE }</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 134::is_null___$node2(t) at <a href="#L83">line 83</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 130::min_height$node2(v_node2_88_761) at <a href="#L88">line 88</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3652  &exist; flted_25_3653  &exist; nmin1_3654  &exist; nmin2_3655 (flted_25_3653 + 1 = flted_26_3636 &and; flted_25_3652 + 2 = flted_26_3636 &and;  &exist; min_3656 (nmin2_3641 = 1 + min_3656 &and; min_3656 = <b>min</b>(nmin1_3654,nmin2_3655)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3654 &and; nmin1_3654 &le; flted_25_3653 &and; 0 &le; nmin2_3655 &and; nmin2_3655 &le; flted_25_3652) &or;  &exist; flted_26_3647  &exist; flted_26_3648  &exist; nmin1_3649  &exist; nmin2_3650 (flted_26_3648 + 1 = flted_26_3636 &and; flted_26_3647 + 1 = flted_26_3636 &and;  &exist; min_3651 (nmin2_3641 = 1 + min_3651 &and; min_3651 = <b>min</b>(nmin1_3649,nmin2_3650)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3649 &and; nmin1_3649 &le; flted_26_3648 &and; 0 &le; nmin2_3650 &and; nmin2_3650 &le; flted_26_3647)) &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and;  &exist; min_3667 (n = 1 + min_3667 &and; min_3667 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3662  &exist; flted_25_3663  &exist; nmin1_3664  &exist; nmin2_3665 (flted_25_3663 + 1 = flted_26_3637 &and; flted_25_3662 + 2 = flted_26_3637 &and;  &exist; min_3666 (nmin1_3639 = 1 + min_3666 &and; min_3666 = <b>min</b>(nmin1_3664,nmin2_3665)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3664 &and; nmin1_3664 &le; flted_25_3663 &and; 0 &le; nmin2_3665 &and; nmin2_3665 &le; flted_25_3662) &or;  &exist; flted_26_3657  &exist; flted_26_3658  &exist; nmin1_3659  &exist; nmin2_3660 (flted_26_3658 + 1 = flted_26_3637 &and; flted_26_3657 + 1 = flted_26_3637 &and;  &exist; min_3661 (nmin1_3639 = 1 + min_3661 &and; min_3661 = <b>min</b>(nmin1_3659,nmin2_3660)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3659 &and; nmin1_3659 &le; flted_26_3658 &and; 0 &le; nmin2_3660 &and; nmin2_3660 &le; flted_26_3657)))  &#8866;  (l_3638 = <b>null</b> &or; flted_26_3637 = 0 &or; nmin1_3639 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3652 Int)) (exists ((flted_25_3653 Int)) (exists ((nmin1_3654 Int)) (exists ((nmin2_3655 Int)) (and (and (and (= (+ flted_25_3653 1) flted_26_3636) (= (+ flted_25_3652 2) flted_26_3636)) (exists ((min_3656 Int)) (and (= nmin2_3641 (+ 1 min_3656)) (or (and (= min_3656 nmin1_3654) (&lt; nmin1_3654 nmin2_3655)) (and (= min_3656 nmin2_3655) (&gt;= nmin1_3654 nmin2_3655)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3654) (&lt;= nmin1_3654 flted_25_3653)) (and (&lt;= 0 nmin2_3655) (&lt;= nmin2_3655 flted_25_3652)))))))))) (exists ((flted_26_3647 Int)) (exists ((flted_26_3648 Int)) (exists ((nmin1_3649 Int)) (exists ((nmin2_3650 Int)) (and (and (and (= (+ flted_26_3648 1) flted_26_3636) (= (+ flted_26_3647 1) flted_26_3636)) (exists ((min_3651 Int)) (and (= nmin2_3641 (+ 1 min_3651)) (or (and (= min_3651 nmin1_3649) (&lt; nmin1_3649 nmin2_3650)) (and (= min_3651 nmin2_3650) (&gt;= nmin1_3649 nmin2_3650)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3649) (&lt;= nmin1_3649 flted_26_3648)) (and (&lt;= 0 nmin2_3650) (&lt;= nmin2_3650 flted_26_3647)))))))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (exists ((min_3667 Int)) (and (= n (+ 1 min_3667)) (or (and (= min_3667 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3667 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3662 Int)) (exists ((flted_25_3663 Int)) (exists ((nmin1_3664 Int)) (exists ((nmin2_3665 Int)) (and (and (and (= (+ flted_25_3663 1) flted_26_3637) (= (+ flted_25_3662 2) flted_26_3637)) (exists ((min_3666 Int)) (and (= nmin1_3639 (+ 1 min_3666)) (or (and (= min_3666 nmin1_3664) (&lt; nmin1_3664 nmin2_3665)) (and (= min_3666 nmin2_3665) (&gt;= nmin1_3664 nmin2_3665)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3664) (&lt;= nmin1_3664 flted_25_3663)) (and (&lt;= 0 nmin2_3665) (&lt;= nmin2_3665 flted_25_3662)))))))))) (exists ((flted_26_3657 Int)) (exists ((flted_26_3658 Int)) (exists ((nmin1_3659 Int)) (exists ((nmin2_3660 Int)) (and (and (and (= (+ flted_26_3658 1) flted_26_3637) (= (+ flted_26_3657 1) flted_26_3637)) (exists ((min_3661 Int)) (and (= nmin1_3639 (+ 1 min_3661)) (or (and (= min_3661 nmin1_3659) (&lt; nmin1_3659 nmin2_3660)) (and (= min_3661 nmin2_3660) (&gt;= nmin1_3659 nmin2_3660)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3659) (&lt;= nmin1_3659 flted_26_3658)) (and (&lt;= 0 nmin2_3660) (&lt;= nmin2_3660 flted_26_3657)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_3638 1) (or (= flted_26_3637 0) (= nmin1_3639 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3677  &exist; flted_25_3678  &exist; nmin1_3679  &exist; nmin2_3680 (flted_25_3678 + 1 = flted_26_3636 &and; flted_25_3677 + 2 = flted_26_3636 &and;  &exist; min_3681 (nmin2_3641 = 1 + min_3681 &and; min_3681 = <b>min</b>(nmin1_3679,nmin2_3680)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3679 &and; nmin1_3679 &le; flted_25_3678 &and; 0 &le; nmin2_3680 &and; nmin2_3680 &le; flted_25_3677) &or;  &exist; flted_26_3672  &exist; flted_26_3673  &exist; nmin1_3674  &exist; nmin2_3675 (flted_26_3673 + 1 = flted_26_3636 &and; flted_26_3672 + 1 = flted_26_3636 &and;  &exist; min_3676 (nmin2_3641 = 1 + min_3676 &and; min_3676 = <b>min</b>(nmin1_3674,nmin2_3675)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3674 &and; nmin1_3674 &le; flted_26_3673 &and; 0 &le; nmin2_3675 &and; nmin2_3675 &le; flted_26_3672)) &and;  &exist; min_3692 (n = 1 + min_3692 &and; min_3692 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3687  &exist; flted_25_3688  &exist; nmin1_3689  &exist; nmin2_3690 (flted_25_3688 + 1 = flted_26_3637 &and; flted_25_3687 + 2 = flted_26_3637 &and;  &exist; min_3691 (nmin1_3639 = 1 + min_3691 &and; min_3691 = <b>min</b>(nmin1_3689,nmin2_3690)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3689 &and; nmin1_3689 &le; flted_25_3688 &and; 0 &le; nmin2_3690 &and; nmin2_3690 &le; flted_25_3687) &or;  &exist; flted_26_3682  &exist; flted_26_3683  &exist; nmin1_3684  &exist; nmin2_3685 (flted_26_3683 + 1 = flted_26_3637 &and; flted_26_3682 + 1 = flted_26_3637 &and;  &exist; min_3686 (nmin1_3639 = 1 + min_3686 &and; min_3686 = <b>min</b>(nmin1_3684,nmin2_3685)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3684 &and; nmin1_3684 &le; flted_26_3683 &and; 0 &le; nmin2_3685 &and; nmin2_3685 &le; flted_26_3682)))  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3677 Int)) (exists ((flted_25_3678 Int)) (exists ((nmin1_3679 Int)) (exists ((nmin2_3680 Int)) (and (and (and (= (+ flted_25_3678 1) flted_26_3636) (= (+ flted_25_3677 2) flted_26_3636)) (exists ((min_3681 Int)) (and (= nmin2_3641 (+ 1 min_3681)) (or (and (= min_3681 nmin1_3679) (&lt; nmin1_3679 nmin2_3680)) (and (= min_3681 nmin2_3680) (&gt;= nmin1_3679 nmin2_3680)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3679) (&lt;= nmin1_3679 flted_25_3678)) (and (&lt;= 0 nmin2_3680) (&lt;= nmin2_3680 flted_25_3677)))))))))) (exists ((flted_26_3672 Int)) (exists ((flted_26_3673 Int)) (exists ((nmin1_3674 Int)) (exists ((nmin2_3675 Int)) (and (and (and (= (+ flted_26_3673 1) flted_26_3636) (= (+ flted_26_3672 1) flted_26_3636)) (exists ((min_3676 Int)) (and (= nmin2_3641 (+ 1 min_3676)) (or (and (= min_3676 nmin1_3674) (&lt; nmin1_3674 nmin2_3675)) (and (= min_3676 nmin2_3675) (&gt;= nmin1_3674 nmin2_3675)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3674) (&lt;= nmin1_3674 flted_26_3673)) (and (&lt;= 0 nmin2_3675) (&lt;= nmin2_3675 flted_26_3672)))))))))))<br/>
(assert (exists ((min_3692 Int)) (and (= n (+ 1 min_3692)) (or (and (= min_3692 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3692 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3687 Int)) (exists ((flted_25_3688 Int)) (exists ((nmin1_3689 Int)) (exists ((nmin2_3690 Int)) (and (and (and (= (+ flted_25_3688 1) flted_26_3637) (= (+ flted_25_3687 2) flted_26_3637)) (exists ((min_3691 Int)) (and (= nmin1_3639 (+ 1 min_3691)) (or (and (= min_3691 nmin1_3689) (&lt; nmin1_3689 nmin2_3690)) (and (= min_3691 nmin2_3690) (&gt;= nmin1_3689 nmin2_3690)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3689) (&lt;= nmin1_3689 flted_25_3688)) (and (&lt;= 0 nmin2_3690) (&lt;= nmin2_3690 flted_25_3687)))))))))) (exists ((flted_26_3682 Int)) (exists ((flted_26_3683 Int)) (exists ((nmin1_3684 Int)) (exists ((nmin2_3685 Int)) (and (and (and (= (+ flted_26_3683 1) flted_26_3637) (= (+ flted_26_3682 1) flted_26_3637)) (exists ((min_3686 Int)) (and (= nmin1_3639 (+ 1 min_3686)) (or (and (= min_3686 nmin1_3684) (&lt; nmin1_3684 nmin2_3685)) (and (= min_3686 nmin2_3685) (&gt;= nmin1_3684 nmin2_3685)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3684) (&lt;= nmin1_3684 flted_26_3683)) (and (&lt;= 0 nmin2_3685) (&lt;= nmin2_3685 flted_26_3682)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 128::height$node2(v_node2_88_765) at <a href="#L88">line 88</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3717  &exist; flted_25_3718  &exist; nmin1_3719  &exist; nmin2_3720 (flted_25_3718 + 1 = flted_26_3636 &and; flted_25_3717 + 2 = flted_26_3636 &and;  &exist; min_3721 (nmin2_3641 = 1 + min_3721 &and; min_3721 = <b>min</b>(nmin1_3719,nmin2_3720)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3719 &and; nmin1_3719 &le; flted_25_3718 &and; 0 &le; nmin2_3720 &and; nmin2_3720 &le; flted_25_3717) &or;  &exist; flted_26_3712  &exist; flted_26_3713  &exist; nmin1_3714  &exist; nmin2_3715 (flted_26_3713 + 1 = flted_26_3636 &and; flted_26_3712 + 1 = flted_26_3636 &and;  &exist; min_3716 (nmin2_3641 = 1 + min_3716 &and; min_3716 = <b>min</b>(nmin1_3714,nmin2_3715)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3714 &and; nmin1_3714 &le; flted_26_3713 &and; 0 &le; nmin2_3715 &and; nmin2_3715 &le; flted_26_3712)) &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and;  &exist; min_3722 (n = 1 + min_3722 &and; min_3722 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3707  &exist; flted_25_3708  &exist; nmin1_3709  &exist; nmin2_3710 (flted_25_3708 + 1 = flted_26_3637 &and; flted_25_3707 + 2 = flted_26_3637 &and;  &exist; min_3711 (nmin1_3639 = 1 + min_3711 &and; min_3711 = <b>min</b>(nmin1_3709,nmin2_3710)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3709 &and; nmin1_3709 &le; flted_25_3708 &and; 0 &le; nmin2_3710 &and; nmin2_3710 &le; flted_25_3707) &or;  &exist; flted_26_3702  &exist; flted_26_3703  &exist; nmin1_3704  &exist; nmin2_3705 (flted_26_3703 + 1 = flted_26_3637 &and; flted_26_3702 + 1 = flted_26_3637 &and;  &exist; min_3706 (nmin1_3639 = 1 + min_3706 &and; min_3706 = <b>min</b>(nmin1_3704,nmin2_3705)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3704 &and; nmin1_3704 &le; flted_26_3703 &and; 0 &le; nmin2_3705 &and; nmin2_3705 &le; flted_26_3702)))  &#8866;  (l_3638 = <b>null</b> &or; flted_26_3637 = 0 &or; nmin1_3639 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3717 Int)) (exists ((flted_25_3718 Int)) (exists ((nmin1_3719 Int)) (exists ((nmin2_3720 Int)) (and (and (and (= (+ flted_25_3718 1) flted_26_3636) (= (+ flted_25_3717 2) flted_26_3636)) (exists ((min_3721 Int)) (and (= nmin2_3641 (+ 1 min_3721)) (or (and (= min_3721 nmin1_3719) (&lt; nmin1_3719 nmin2_3720)) (and (= min_3721 nmin2_3720) (&gt;= nmin1_3719 nmin2_3720)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3719) (&lt;= nmin1_3719 flted_25_3718)) (and (&lt;= 0 nmin2_3720) (&lt;= nmin2_3720 flted_25_3717)))))))))) (exists ((flted_26_3712 Int)) (exists ((flted_26_3713 Int)) (exists ((nmin1_3714 Int)) (exists ((nmin2_3715 Int)) (and (and (and (= (+ flted_26_3713 1) flted_26_3636) (= (+ flted_26_3712 1) flted_26_3636)) (exists ((min_3716 Int)) (and (= nmin2_3641 (+ 1 min_3716)) (or (and (= min_3716 nmin1_3714) (&lt; nmin1_3714 nmin2_3715)) (and (= min_3716 nmin2_3715) (&gt;= nmin1_3714 nmin2_3715)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3714) (&lt;= nmin1_3714 flted_26_3713)) (and (&lt;= 0 nmin2_3715) (&lt;= nmin2_3715 flted_26_3712)))))))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (exists ((min_3722 Int)) (and (= n (+ 1 min_3722)) (or (and (= min_3722 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3722 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3707 Int)) (exists ((flted_25_3708 Int)) (exists ((nmin1_3709 Int)) (exists ((nmin2_3710 Int)) (and (and (and (= (+ flted_25_3708 1) flted_26_3637) (= (+ flted_25_3707 2) flted_26_3637)) (exists ((min_3711 Int)) (and (= nmin1_3639 (+ 1 min_3711)) (or (and (= min_3711 nmin1_3709) (&lt; nmin1_3709 nmin2_3710)) (and (= min_3711 nmin2_3710) (&gt;= nmin1_3709 nmin2_3710)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3709) (&lt;= nmin1_3709 flted_25_3708)) (and (&lt;= 0 nmin2_3710) (&lt;= nmin2_3710 flted_25_3707)))))))))) (exists ((flted_26_3702 Int)) (exists ((flted_26_3703 Int)) (exists ((nmin1_3704 Int)) (exists ((nmin2_3705 Int)) (and (and (and (= (+ flted_26_3703 1) flted_26_3637) (= (+ flted_26_3702 1) flted_26_3637)) (exists ((min_3706 Int)) (and (= nmin1_3639 (+ 1 min_3706)) (or (and (= min_3706 nmin1_3704) (&lt; nmin1_3704 nmin2_3705)) (and (= min_3706 nmin2_3705) (&gt;= nmin1_3704 nmin2_3705)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3704) (&lt;= nmin1_3704 flted_26_3703)) (and (&lt;= 0 nmin2_3705) (&lt;= nmin2_3705 flted_26_3702)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_3638 1) (or (= flted_26_3637 0) (= nmin1_3639 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3742  &exist; flted_25_3743  &exist; nmin1_3744  &exist; nmin2_3745 (flted_25_3743 + 1 = flted_26_3636 &and; flted_25_3742 + 2 = flted_26_3636 &and;  &exist; min_3746 (nmin2_3641 = 1 + min_3746 &and; min_3746 = <b>min</b>(nmin1_3744,nmin2_3745)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3744 &and; nmin1_3744 &le; flted_25_3743 &and; 0 &le; nmin2_3745 &and; nmin2_3745 &le; flted_25_3742) &or;  &exist; flted_26_3737  &exist; flted_26_3738  &exist; nmin1_3739  &exist; nmin2_3740 (flted_26_3738 + 1 = flted_26_3636 &and; flted_26_3737 + 1 = flted_26_3636 &and;  &exist; min_3741 (nmin2_3641 = 1 + min_3741 &and; min_3741 = <b>min</b>(nmin1_3739,nmin2_3740)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3739 &and; nmin1_3739 &le; flted_26_3738 &and; 0 &le; nmin2_3740 &and; nmin2_3740 &le; flted_26_3737)) &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and;  &exist; min_3747 (n = 1 + min_3747 &and; min_3747 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3732  &exist; flted_25_3733  &exist; nmin1_3734  &exist; nmin2_3735 (flted_25_3733 + 1 = flted_26_3637 &and; flted_25_3732 + 2 = flted_26_3637 &and;  &exist; min_3736 (nmin1_3639 = 1 + min_3736 &and; min_3736 = <b>min</b>(nmin1_3734,nmin2_3735)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3734 &and; nmin1_3734 &le; flted_25_3733 &and; 0 &le; nmin2_3735 &and; nmin2_3735 &le; flted_25_3732) &or;  &exist; flted_26_3727  &exist; flted_26_3728  &exist; nmin1_3729  &exist; nmin2_3730 (flted_26_3728 + 1 = flted_26_3637 &and; flted_26_3727 + 1 = flted_26_3637 &and;  &exist; min_3731 (nmin1_3639 = 1 + min_3731 &and; min_3731 = <b>min</b>(nmin1_3729,nmin2_3730)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3729 &and; nmin1_3729 &le; flted_26_3728 &and; 0 &le; nmin2_3730 &and; nmin2_3730 &le; flted_26_3727)))  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3742 Int)) (exists ((flted_25_3743 Int)) (exists ((nmin1_3744 Int)) (exists ((nmin2_3745 Int)) (and (and (and (= (+ flted_25_3743 1) flted_26_3636) (= (+ flted_25_3742 2) flted_26_3636)) (exists ((min_3746 Int)) (and (= nmin2_3641 (+ 1 min_3746)) (or (and (= min_3746 nmin1_3744) (&lt; nmin1_3744 nmin2_3745)) (and (= min_3746 nmin2_3745) (&gt;= nmin1_3744 nmin2_3745)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3744) (&lt;= nmin1_3744 flted_25_3743)) (and (&lt;= 0 nmin2_3745) (&lt;= nmin2_3745 flted_25_3742)))))))))) (exists ((flted_26_3737 Int)) (exists ((flted_26_3738 Int)) (exists ((nmin1_3739 Int)) (exists ((nmin2_3740 Int)) (and (and (and (= (+ flted_26_3738 1) flted_26_3636) (= (+ flted_26_3737 1) flted_26_3636)) (exists ((min_3741 Int)) (and (= nmin2_3641 (+ 1 min_3741)) (or (and (= min_3741 nmin1_3739) (&lt; nmin1_3739 nmin2_3740)) (and (= min_3741 nmin2_3740) (&gt;= nmin1_3739 nmin2_3740)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3739) (&lt;= nmin1_3739 flted_26_3738)) (and (&lt;= 0 nmin2_3740) (&lt;= nmin2_3740 flted_26_3737)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (exists ((min_3747 Int)) (and (= n (+ 1 min_3747)) (or (and (= min_3747 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3747 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3732 Int)) (exists ((flted_25_3733 Int)) (exists ((nmin1_3734 Int)) (exists ((nmin2_3735 Int)) (and (and (and (= (+ flted_25_3733 1) flted_26_3637) (= (+ flted_25_3732 2) flted_26_3637)) (exists ((min_3736 Int)) (and (= nmin1_3639 (+ 1 min_3736)) (or (and (= min_3736 nmin1_3734) (&lt; nmin1_3734 nmin2_3735)) (and (= min_3736 nmin2_3735) (&gt;= nmin1_3734 nmin2_3735)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3734) (&lt;= nmin1_3734 flted_25_3733)) (and (&lt;= 0 nmin2_3735) (&lt;= nmin2_3735 flted_25_3732)))))))))) (exists ((flted_26_3727 Int)) (exists ((flted_26_3728 Int)) (exists ((nmin1_3729 Int)) (exists ((nmin2_3730 Int)) (and (and (and (= (+ flted_26_3728 1) flted_26_3637) (= (+ flted_26_3727 1) flted_26_3637)) (exists ((min_3731 Int)) (and (= nmin1_3639 (+ 1 min_3731)) (or (and (= min_3731 nmin1_3729) (&lt; nmin1_3729 nmin2_3730)) (and (= min_3731 nmin2_3730) (&gt;= nmin1_3729 nmin2_3730)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3729) (&lt;= nmin1_3729 flted_26_3728)) (and (&lt;= 0 nmin2_3730) (&lt;= nmin2_3730 flted_26_3727)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 123::insert$node2~int(aux_71,v) rec at <a href="#L90">line 90</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 119::min_height$node2(v_node2_95_777) at <a href="#L95">line 95</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3774  &exist; flted_25_3775  &exist; nmin1_3776  &exist; nmin2_3777 (flted_25_3775 + 1 = flted_26_3637 &and; flted_25_3774 + 2 = flted_26_3637 &and;  &exist; min_3778 (nmin1_3639 = 1 + min_3778 &and; min_3778 = <b>min</b>(nmin1_3776,nmin2_3777)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3776 &and; nmin1_3776 &le; flted_25_3775 &and; 0 &le; nmin2_3777 &and; nmin2_3777 &le; flted_25_3774) &or;  &exist; flted_26_3769  &exist; flted_26_3770  &exist; nmin1_3771  &exist; nmin2_3772 (flted_26_3770 + 1 = flted_26_3637 &and; flted_26_3769 + 1 = flted_26_3637 &and;  &exist; min_3773 (nmin1_3639 = 1 + min_3773 &and; min_3773 = <b>min</b>(nmin1_3771,nmin2_3772)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3771 &and; nmin1_3771 &le; flted_26_3770 &and; 0 &le; nmin2_3772 &and; nmin2_3772 &le; flted_26_3769)) &and; flted_26_3637 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and; flted_26_3637 + 1 = n &and; flted_26_3636 + 1 = n &and;  &exist; min_3789 (n = 1 + min_3789 &and; min_3789 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3784  &exist; flted_25_3785  &exist; nmin1_3786  &exist; nmin2_3787 (flted_25_3785 + 1 = flted_26_3636 &and; flted_25_3784 + 2 = flted_26_3636 &and;  &exist; min_3788 (nmin2_3641 = 1 + min_3788 &and; min_3788 = <b>min</b>(nmin1_3786,nmin2_3787)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3786 &and; nmin1_3786 &le; flted_25_3785 &and; 0 &le; nmin2_3787 &and; nmin2_3787 &le; flted_25_3784) &or;  &exist; flted_26_3779  &exist; flted_26_3780  &exist; nmin1_3781  &exist; nmin2_3782 (flted_26_3780 + 1 = flted_26_3636 &and; flted_26_3779 + 1 = flted_26_3636 &and;  &exist; min_3783 (nmin2_3641 = 1 + min_3783 &and; min_3783 = <b>min</b>(nmin1_3781,nmin2_3782)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3781 &and; nmin1_3781 &le; flted_26_3780 &and; 0 &le; nmin2_3782 &and; nmin2_3782 &le; flted_26_3779)))  &#8866;  (r_3640 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin2_3641 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3774 Int)) (exists ((flted_25_3775 Int)) (exists ((nmin1_3776 Int)) (exists ((nmin2_3777 Int)) (and (and (and (= (+ flted_25_3775 1) flted_26_3637) (= (+ flted_25_3774 2) flted_26_3637)) (exists ((min_3778 Int)) (and (= nmin1_3639 (+ 1 min_3778)) (or (and (= min_3778 nmin1_3776) (&lt; nmin1_3776 nmin2_3777)) (and (= min_3778 nmin2_3777) (&gt;= nmin1_3776 nmin2_3777)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3776) (&lt;= nmin1_3776 flted_25_3775)) (and (&lt;= 0 nmin2_3777) (&lt;= nmin2_3777 flted_25_3774)))))))))) (exists ((flted_26_3769 Int)) (exists ((flted_26_3770 Int)) (exists ((nmin1_3771 Int)) (exists ((nmin2_3772 Int)) (and (and (and (= (+ flted_26_3770 1) flted_26_3637) (= (+ flted_26_3769 1) flted_26_3637)) (exists ((min_3773 Int)) (and (= nmin1_3639 (+ 1 min_3773)) (or (and (= min_3773 nmin1_3771) (&lt; nmin1_3771 nmin2_3772)) (and (= min_3773 nmin2_3772) (&gt;= nmin1_3771 nmin2_3772)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3771) (&lt;= nmin1_3771 flted_26_3770)) (and (&lt;= 0 nmin2_3772) (&lt;= nmin2_3772 flted_26_3769)))))))))))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_3789 Int)) (and (= n (+ 1 min_3789)) (or (and (= min_3789 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3789 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3784 Int)) (exists ((flted_25_3785 Int)) (exists ((nmin1_3786 Int)) (exists ((nmin2_3787 Int)) (and (and (and (= (+ flted_25_3785 1) flted_26_3636) (= (+ flted_25_3784 2) flted_26_3636)) (exists ((min_3788 Int)) (and (= nmin2_3641 (+ 1 min_3788)) (or (and (= min_3788 nmin1_3786) (&lt; nmin1_3786 nmin2_3787)) (and (= min_3788 nmin2_3787) (&gt;= nmin1_3786 nmin2_3787)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3786) (&lt;= nmin1_3786 flted_25_3785)) (and (&lt;= 0 nmin2_3787) (&lt;= nmin2_3787 flted_25_3784)))))))))) (exists ((flted_26_3779 Int)) (exists ((flted_26_3780 Int)) (exists ((nmin1_3781 Int)) (exists ((nmin2_3782 Int)) (and (and (and (= (+ flted_26_3780 1) flted_26_3636) (= (+ flted_26_3779 1) flted_26_3636)) (exists ((min_3783 Int)) (and (= nmin2_3641 (+ 1 min_3783)) (or (and (= min_3783 nmin1_3781) (&lt; nmin1_3781 nmin2_3782)) (and (= min_3783 nmin2_3782) (&gt;= nmin1_3781 nmin2_3782)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3781) (&lt;= nmin1_3781 flted_26_3780)) (and (&lt;= 0 nmin2_3782) (&lt;= nmin2_3782 flted_26_3779)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_3640 1) (or (= flted_26_3636 0) (= nmin2_3641 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3799  &exist; flted_25_3800  &exist; nmin1_3801  &exist; nmin2_3802 (flted_25_3800 + 1 = flted_26_3637 &and; flted_25_3799 + 2 = flted_26_3637 &and;  &exist; min_3803 (nmin1_3639 = 1 + min_3803 &and; min_3803 = <b>min</b>(nmin1_3801,nmin2_3802)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3801 &and; nmin1_3801 &le; flted_25_3800 &and; 0 &le; nmin2_3802 &and; nmin2_3802 &le; flted_25_3799) &or;  &exist; flted_26_3794  &exist; flted_26_3795  &exist; nmin1_3796  &exist; nmin2_3797 (flted_26_3795 + 1 = flted_26_3637 &and; flted_26_3794 + 1 = flted_26_3637 &and;  &exist; min_3798 (nmin1_3639 = 1 + min_3798 &and; min_3798 = <b>min</b>(nmin1_3796,nmin2_3797)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3796 &and; nmin1_3796 &le; flted_26_3795 &and; 0 &le; nmin2_3797 &and; nmin2_3797 &le; flted_26_3794)) &and; flted_26_3637 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and;  &exist; min_3814 (n = 1 + min_3814 &and; min_3814 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3809  &exist; flted_25_3810  &exist; nmin1_3811  &exist; nmin2_3812 (flted_25_3810 + 1 = flted_26_3636 &and; flted_25_3809 + 2 = flted_26_3636 &and;  &exist; min_3813 (nmin2_3641 = 1 + min_3813 &and; min_3813 = <b>min</b>(nmin1_3811,nmin2_3812)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3811 &and; nmin1_3811 &le; flted_25_3810 &and; 0 &le; nmin2_3812 &and; nmin2_3812 &le; flted_25_3809) &or;  &exist; flted_26_3804  &exist; flted_26_3805  &exist; nmin1_3806  &exist; nmin2_3807 (flted_26_3805 + 1 = flted_26_3636 &and; flted_26_3804 + 1 = flted_26_3636 &and;  &exist; min_3808 (nmin2_3641 = 1 + min_3808 &and; min_3808 = <b>min</b>(nmin1_3806,nmin2_3807)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3806 &and; nmin1_3806 &le; flted_26_3805 &and; 0 &le; nmin2_3807 &and; nmin2_3807 &le; flted_26_3804)))  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3799 Int)) (exists ((flted_25_3800 Int)) (exists ((nmin1_3801 Int)) (exists ((nmin2_3802 Int)) (and (and (and (= (+ flted_25_3800 1) flted_26_3637) (= (+ flted_25_3799 2) flted_26_3637)) (exists ((min_3803 Int)) (and (= nmin1_3639 (+ 1 min_3803)) (or (and (= min_3803 nmin1_3801) (&lt; nmin1_3801 nmin2_3802)) (and (= min_3803 nmin2_3802) (&gt;= nmin1_3801 nmin2_3802)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3801) (&lt;= nmin1_3801 flted_25_3800)) (and (&lt;= 0 nmin2_3802) (&lt;= nmin2_3802 flted_25_3799)))))))))) (exists ((flted_26_3794 Int)) (exists ((flted_26_3795 Int)) (exists ((nmin1_3796 Int)) (exists ((nmin2_3797 Int)) (and (and (and (= (+ flted_26_3795 1) flted_26_3637) (= (+ flted_26_3794 1) flted_26_3637)) (exists ((min_3798 Int)) (and (= nmin1_3639 (+ 1 min_3798)) (or (and (= min_3798 nmin1_3796) (&lt; nmin1_3796 nmin2_3797)) (and (= min_3798 nmin2_3797) (&gt;= nmin1_3796 nmin2_3797)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3796) (&lt;= nmin1_3796 flted_26_3795)) (and (&lt;= 0 nmin2_3797) (&lt;= nmin2_3797 flted_26_3794)))))))))))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (exists ((min_3814 Int)) (and (= n (+ 1 min_3814)) (or (and (= min_3814 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3814 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3809 Int)) (exists ((flted_25_3810 Int)) (exists ((nmin1_3811 Int)) (exists ((nmin2_3812 Int)) (and (and (and (= (+ flted_25_3810 1) flted_26_3636) (= (+ flted_25_3809 2) flted_26_3636)) (exists ((min_3813 Int)) (and (= nmin2_3641 (+ 1 min_3813)) (or (and (= min_3813 nmin1_3811) (&lt; nmin1_3811 nmin2_3812)) (and (= min_3813 nmin2_3812) (&gt;= nmin1_3811 nmin2_3812)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3811) (&lt;= nmin1_3811 flted_25_3810)) (and (&lt;= 0 nmin2_3812) (&lt;= nmin2_3812 flted_25_3809)))))))))) (exists ((flted_26_3804 Int)) (exists ((flted_26_3805 Int)) (exists ((nmin1_3806 Int)) (exists ((nmin2_3807 Int)) (and (and (and (= (+ flted_26_3805 1) flted_26_3636) (= (+ flted_26_3804 1) flted_26_3636)) (exists ((min_3808 Int)) (and (= nmin2_3641 (+ 1 min_3808)) (or (and (= min_3808 nmin1_3806) (&lt; nmin1_3806 nmin2_3807)) (and (= min_3808 nmin2_3807) (&gt;= nmin1_3806 nmin2_3807)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3806) (&lt;= nmin1_3806 flted_26_3805)) (and (&lt;= 0 nmin2_3807) (&lt;= nmin2_3807 flted_26_3804)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 117::height$node2(v_node2_95_781) at <a href="#L95">line 95</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3839  &exist; flted_25_3840  &exist; nmin1_3841  &exist; nmin2_3842 (flted_25_3840 + 1 = flted_26_3637 &and; flted_25_3839 + 2 = flted_26_3637 &and;  &exist; min_3843 (nmin1_3639 = 1 + min_3843 &and; min_3843 = <b>min</b>(nmin1_3841,nmin2_3842)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3841 &and; nmin1_3841 &le; flted_25_3840 &and; 0 &le; nmin2_3842 &and; nmin2_3842 &le; flted_25_3839) &or;  &exist; flted_26_3834  &exist; flted_26_3835  &exist; nmin1_3836  &exist; nmin2_3837 (flted_26_3835 + 1 = flted_26_3637 &and; flted_26_3834 + 1 = flted_26_3637 &and;  &exist; min_3838 (nmin1_3639 = 1 + min_3838 &and; min_3838 = <b>min</b>(nmin1_3836,nmin2_3837)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3836 &and; nmin1_3836 &le; flted_26_3835 &and; 0 &le; nmin2_3837 &and; nmin2_3837 &le; flted_26_3834)) &and; flted_26_3637 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and; flted_26_3637 + 1 = n &and; flted_26_3636 + 1 = n &and;  &exist; min_3844 (n = 1 + min_3844 &and; min_3844 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3829  &exist; flted_25_3830  &exist; nmin1_3831  &exist; nmin2_3832 (flted_25_3830 + 1 = flted_26_3636 &and; flted_25_3829 + 2 = flted_26_3636 &and;  &exist; min_3833 (nmin2_3641 = 1 + min_3833 &and; min_3833 = <b>min</b>(nmin1_3831,nmin2_3832)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3831 &and; nmin1_3831 &le; flted_25_3830 &and; 0 &le; nmin2_3832 &and; nmin2_3832 &le; flted_25_3829) &or;  &exist; flted_26_3824  &exist; flted_26_3825  &exist; nmin1_3826  &exist; nmin2_3827 (flted_26_3825 + 1 = flted_26_3636 &and; flted_26_3824 + 1 = flted_26_3636 &and;  &exist; min_3828 (nmin2_3641 = 1 + min_3828 &and; min_3828 = <b>min</b>(nmin1_3826,nmin2_3827)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3826 &and; nmin1_3826 &le; flted_26_3825 &and; 0 &le; nmin2_3827 &and; nmin2_3827 &le; flted_26_3824)))  &#8866;  (r_3640 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin2_3641 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3839 Int)) (exists ((flted_25_3840 Int)) (exists ((nmin1_3841 Int)) (exists ((nmin2_3842 Int)) (and (and (and (= (+ flted_25_3840 1) flted_26_3637) (= (+ flted_25_3839 2) flted_26_3637)) (exists ((min_3843 Int)) (and (= nmin1_3639 (+ 1 min_3843)) (or (and (= min_3843 nmin1_3841) (&lt; nmin1_3841 nmin2_3842)) (and (= min_3843 nmin2_3842) (&gt;= nmin1_3841 nmin2_3842)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3841) (&lt;= nmin1_3841 flted_25_3840)) (and (&lt;= 0 nmin2_3842) (&lt;= nmin2_3842 flted_25_3839)))))))))) (exists ((flted_26_3834 Int)) (exists ((flted_26_3835 Int)) (exists ((nmin1_3836 Int)) (exists ((nmin2_3837 Int)) (and (and (and (= (+ flted_26_3835 1) flted_26_3637) (= (+ flted_26_3834 1) flted_26_3637)) (exists ((min_3838 Int)) (and (= nmin1_3639 (+ 1 min_3838)) (or (and (= min_3838 nmin1_3836) (&lt; nmin1_3836 nmin2_3837)) (and (= min_3838 nmin2_3837) (&gt;= nmin1_3836 nmin2_3837)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3836) (&lt;= nmin1_3836 flted_26_3835)) (and (&lt;= 0 nmin2_3837) (&lt;= nmin2_3837 flted_26_3834)))))))))))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_3844 Int)) (and (= n (+ 1 min_3844)) (or (and (= min_3844 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3844 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3829 Int)) (exists ((flted_25_3830 Int)) (exists ((nmin1_3831 Int)) (exists ((nmin2_3832 Int)) (and (and (and (= (+ flted_25_3830 1) flted_26_3636) (= (+ flted_25_3829 2) flted_26_3636)) (exists ((min_3833 Int)) (and (= nmin2_3641 (+ 1 min_3833)) (or (and (= min_3833 nmin1_3831) (&lt; nmin1_3831 nmin2_3832)) (and (= min_3833 nmin2_3832) (&gt;= nmin1_3831 nmin2_3832)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3831) (&lt;= nmin1_3831 flted_25_3830)) (and (&lt;= 0 nmin2_3832) (&lt;= nmin2_3832 flted_25_3829)))))))))) (exists ((flted_26_3824 Int)) (exists ((flted_26_3825 Int)) (exists ((nmin1_3826 Int)) (exists ((nmin2_3827 Int)) (and (and (and (= (+ flted_26_3825 1) flted_26_3636) (= (+ flted_26_3824 1) flted_26_3636)) (exists ((min_3828 Int)) (and (= nmin2_3641 (+ 1 min_3828)) (or (and (= min_3828 nmin1_3826) (&lt; nmin1_3826 nmin2_3827)) (and (= min_3828 nmin2_3827) (&gt;= nmin1_3826 nmin2_3827)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3826) (&lt;= nmin1_3826 flted_26_3825)) (and (&lt;= 0 nmin2_3827) (&lt;= nmin2_3827 flted_26_3824)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_3640 1) (or (= flted_26_3636 0) (= nmin2_3641 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3864  &exist; flted_25_3865  &exist; nmin1_3866  &exist; nmin2_3867 (flted_25_3865 + 1 = flted_26_3637 &and; flted_25_3864 + 2 = flted_26_3637 &and;  &exist; min_3868 (nmin1_3639 = 1 + min_3868 &and; min_3868 = <b>min</b>(nmin1_3866,nmin2_3867)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3866 &and; nmin1_3866 &le; flted_25_3865 &and; 0 &le; nmin2_3867 &and; nmin2_3867 &le; flted_25_3864) &or;  &exist; flted_26_3859  &exist; flted_26_3860  &exist; nmin1_3861  &exist; nmin2_3862 (flted_26_3860 + 1 = flted_26_3637 &and; flted_26_3859 + 1 = flted_26_3637 &and;  &exist; min_3863 (nmin1_3639 = 1 + min_3863 &and; min_3863 = <b>min</b>(nmin1_3861,nmin2_3862)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3861 &and; nmin1_3861 &le; flted_26_3860 &and; 0 &le; nmin2_3862 &and; nmin2_3862 &le; flted_26_3859)) &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3637 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and;  &exist; min_3869 (n = 1 + min_3869 &and; min_3869 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3854  &exist; flted_25_3855  &exist; nmin1_3856  &exist; nmin2_3857 (flted_25_3855 + 1 = flted_26_3636 &and; flted_25_3854 + 2 = flted_26_3636 &and;  &exist; min_3858 (nmin2_3641 = 1 + min_3858 &and; min_3858 = <b>min</b>(nmin1_3856,nmin2_3857)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3856 &and; nmin1_3856 &le; flted_25_3855 &and; 0 &le; nmin2_3857 &and; nmin2_3857 &le; flted_25_3854) &or;  &exist; flted_26_3849  &exist; flted_26_3850  &exist; nmin1_3851  &exist; nmin2_3852 (flted_26_3850 + 1 = flted_26_3636 &and; flted_26_3849 + 1 = flted_26_3636 &and;  &exist; min_3853 (nmin2_3641 = 1 + min_3853 &and; min_3853 = <b>min</b>(nmin1_3851,nmin2_3852)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3851 &and; nmin1_3851 &le; flted_26_3850 &and; 0 &le; nmin2_3852 &and; nmin2_3852 &le; flted_26_3849)))  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3864 Int)) (exists ((flted_25_3865 Int)) (exists ((nmin1_3866 Int)) (exists ((nmin2_3867 Int)) (and (and (and (= (+ flted_25_3865 1) flted_26_3637) (= (+ flted_25_3864 2) flted_26_3637)) (exists ((min_3868 Int)) (and (= nmin1_3639 (+ 1 min_3868)) (or (and (= min_3868 nmin1_3866) (&lt; nmin1_3866 nmin2_3867)) (and (= min_3868 nmin2_3867) (&gt;= nmin1_3866 nmin2_3867)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3866) (&lt;= nmin1_3866 flted_25_3865)) (and (&lt;= 0 nmin2_3867) (&lt;= nmin2_3867 flted_25_3864)))))))))) (exists ((flted_26_3859 Int)) (exists ((flted_26_3860 Int)) (exists ((nmin1_3861 Int)) (exists ((nmin2_3862 Int)) (and (and (and (= (+ flted_26_3860 1) flted_26_3637) (= (+ flted_26_3859 1) flted_26_3637)) (exists ((min_3863 Int)) (and (= nmin1_3639 (+ 1 min_3863)) (or (and (= min_3863 nmin1_3861) (&lt; nmin1_3861 nmin2_3862)) (and (= min_3863 nmin2_3862) (&gt;= nmin1_3861 nmin2_3862)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3861) (&lt;= nmin1_3861 flted_26_3860)) (and (&lt;= 0 nmin2_3862) (&lt;= nmin2_3862 flted_26_3859)))))))))))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (exists ((min_3869 Int)) (and (= n (+ 1 min_3869)) (or (and (= min_3869 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3869 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3854 Int)) (exists ((flted_25_3855 Int)) (exists ((nmin1_3856 Int)) (exists ((nmin2_3857 Int)) (and (and (and (= (+ flted_25_3855 1) flted_26_3636) (= (+ flted_25_3854 2) flted_26_3636)) (exists ((min_3858 Int)) (and (= nmin2_3641 (+ 1 min_3858)) (or (and (= min_3858 nmin1_3856) (&lt; nmin1_3856 nmin2_3857)) (and (= min_3858 nmin2_3857) (&gt;= nmin1_3856 nmin2_3857)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3856) (&lt;= nmin1_3856 flted_25_3855)) (and (&lt;= 0 nmin2_3857) (&lt;= nmin2_3857 flted_25_3854)))))))))) (exists ((flted_26_3849 Int)) (exists ((flted_26_3850 Int)) (exists ((nmin1_3851 Int)) (exists ((nmin2_3852 Int)) (and (and (and (= (+ flted_26_3850 1) flted_26_3636) (= (+ flted_26_3849 1) flted_26_3636)) (exists ((min_3853 Int)) (and (= nmin2_3641 (+ 1 min_3853)) (or (and (= min_3853 nmin1_3851) (&lt; nmin1_3851 nmin2_3852)) (and (= min_3853 nmin2_3852) (&gt;= nmin1_3851 nmin2_3852)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3851) (&lt;= nmin1_3851 flted_26_3850)) (and (&lt;= 0 nmin2_3852) (&lt;= nmin2_3852 flted_26_3849)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 112::insert$node2~int(aux_71,v) rec at <a href="#L97">line 97</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 108::height$node2(v_node2_103_796) at <a href="#L103">line 103</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3898  &exist; flted_25_3899  &exist; nmin1_3900  &exist; nmin2_3901 (flted_25_3899 + 1 = flted_26_3636 &and; flted_25_3898 + 2 = flted_26_3636 &and;  &exist; min_3902 (nmin2_3641 = 1 + min_3902 &and; min_3902 = <b>min</b>(nmin1_3900,nmin2_3901)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3900 &and; nmin1_3900 &le; flted_25_3899 &and; 0 &le; nmin2_3901 &and; nmin2_3901 &le; flted_25_3898) &or;  &exist; flted_26_3893  &exist; flted_26_3894  &exist; nmin1_3895  &exist; nmin2_3896 (flted_26_3894 + 1 = flted_26_3636 &and; flted_26_3893 + 1 = flted_26_3636 &and;  &exist; min_3897 (nmin2_3641 = 1 + min_3897 &and; min_3897 = <b>min</b>(nmin1_3895,nmin2_3896)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3895 &and; nmin1_3895 &le; flted_26_3894 &and; 0 &le; nmin2_3896 &and; nmin2_3896 &le; flted_26_3893)) &and; flted_26_3636 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and;  &exist; min_3913 (n = 1 + min_3913 &and; min_3913 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; flted_26_3637 &le; nmin1_3639 &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3908  &exist; flted_25_3909  &exist; nmin1_3910  &exist; nmin2_3911 (flted_25_3909 + 1 = flted_26_3637 &and; flted_25_3908 + 2 = flted_26_3637 &and;  &exist; min_3912 (nmin1_3639 = 1 + min_3912 &and; min_3912 = <b>min</b>(nmin1_3910,nmin2_3911)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3910 &and; nmin1_3910 &le; flted_25_3909 &and; 0 &le; nmin2_3911 &and; nmin2_3911 &le; flted_25_3908) &or;  &exist; flted_26_3903  &exist; flted_26_3904  &exist; nmin1_3905  &exist; nmin2_3906 (flted_26_3904 + 1 = flted_26_3637 &and; flted_26_3903 + 1 = flted_26_3637 &and;  &exist; min_3907 (nmin1_3639 = 1 + min_3907 &and; min_3907 = <b>min</b>(nmin1_3905,nmin2_3906)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3905 &and; nmin1_3905 &le; flted_26_3904 &and; 0 &le; nmin2_3906 &and; nmin2_3906 &le; flted_26_3903)))  &#8866;  (l_3638 = <b>null</b> &or; flted_26_3637 = 0 &or; nmin1_3639 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3898 Int)) (exists ((flted_25_3899 Int)) (exists ((nmin1_3900 Int)) (exists ((nmin2_3901 Int)) (and (and (and (= (+ flted_25_3899 1) flted_26_3636) (= (+ flted_25_3898 2) flted_26_3636)) (exists ((min_3902 Int)) (and (= nmin2_3641 (+ 1 min_3902)) (or (and (= min_3902 nmin1_3900) (&lt; nmin1_3900 nmin2_3901)) (and (= min_3902 nmin2_3901) (&gt;= nmin1_3900 nmin2_3901)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3900) (&lt;= nmin1_3900 flted_25_3899)) (and (&lt;= 0 nmin2_3901) (&lt;= nmin2_3901 flted_25_3898)))))))))) (exists ((flted_26_3893 Int)) (exists ((flted_26_3894 Int)) (exists ((nmin1_3895 Int)) (exists ((nmin2_3896 Int)) (and (and (and (= (+ flted_26_3894 1) flted_26_3636) (= (+ flted_26_3893 1) flted_26_3636)) (exists ((min_3897 Int)) (and (= nmin2_3641 (+ 1 min_3897)) (or (and (= min_3897 nmin1_3895) (&lt; nmin1_3895 nmin2_3896)) (and (= min_3897 nmin2_3896) (&gt;= nmin1_3895 nmin2_3896)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3895) (&lt;= nmin1_3895 flted_26_3894)) (and (&lt;= 0 nmin2_3896) (&lt;= nmin2_3896 flted_26_3893)))))))))))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (exists ((min_3913 Int)) (and (= n (+ 1 min_3913)) (or (and (= min_3913 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3913 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3908 Int)) (exists ((flted_25_3909 Int)) (exists ((nmin1_3910 Int)) (exists ((nmin2_3911 Int)) (and (and (and (= (+ flted_25_3909 1) flted_26_3637) (= (+ flted_25_3908 2) flted_26_3637)) (exists ((min_3912 Int)) (and (= nmin1_3639 (+ 1 min_3912)) (or (and (= min_3912 nmin1_3910) (&lt; nmin1_3910 nmin2_3911)) (and (= min_3912 nmin2_3911) (&gt;= nmin1_3910 nmin2_3911)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3910) (&lt;= nmin1_3910 flted_25_3909)) (and (&lt;= 0 nmin2_3911) (&lt;= nmin2_3911 flted_25_3908)))))))))) (exists ((flted_26_3903 Int)) (exists ((flted_26_3904 Int)) (exists ((nmin1_3905 Int)) (exists ((nmin2_3906 Int)) (and (and (and (= (+ flted_26_3904 1) flted_26_3637) (= (+ flted_26_3903 1) flted_26_3637)) (exists ((min_3907 Int)) (and (= nmin1_3639 (+ 1 min_3907)) (or (and (= min_3907 nmin1_3905) (&lt; nmin1_3905 nmin2_3906)) (and (= min_3907 nmin2_3906) (&gt;= nmin1_3905 nmin2_3906)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3905) (&lt;= nmin1_3905 flted_26_3904)) (and (&lt;= 0 nmin2_3906) (&lt;= nmin2_3906 flted_26_3903)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_3638 1) (or (= flted_26_3637 0) (= nmin1_3639 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3923  &exist; flted_25_3924  &exist; nmin1_3925  &exist; nmin2_3926 (flted_25_3924 + 1 = flted_26_3636 &and; flted_25_3923 + 2 = flted_26_3636 &and;  &exist; min_3927 (nmin2_3641 = 1 + min_3927 &and; min_3927 = <b>min</b>(nmin1_3925,nmin2_3926)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3925 &and; nmin1_3925 &le; flted_25_3924 &and; 0 &le; nmin2_3926 &and; nmin2_3926 &le; flted_25_3923) &or;  &exist; flted_26_3918  &exist; flted_26_3919  &exist; nmin1_3920  &exist; nmin2_3921 (flted_26_3919 + 1 = flted_26_3636 &and; flted_26_3918 + 1 = flted_26_3636 &and;  &exist; min_3922 (nmin2_3641 = 1 + min_3922 &and; min_3922 = <b>min</b>(nmin1_3920,nmin2_3921)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3920 &and; nmin1_3920 &le; flted_26_3919 &and; 0 &le; nmin2_3921 &and; nmin2_3921 &le; flted_26_3918)) &and; flted_26_3636 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3637 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and;  &exist; min_3938 (n = 1 + min_3938 &and; min_3938 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3933  &exist; flted_25_3934  &exist; nmin1_3935  &exist; nmin2_3936 (flted_25_3934 + 1 = flted_26_3637 &and; flted_25_3933 + 2 = flted_26_3637 &and;  &exist; min_3937 (nmin1_3639 = 1 + min_3937 &and; min_3937 = <b>min</b>(nmin1_3935,nmin2_3936)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3935 &and; nmin1_3935 &le; flted_25_3934 &and; 0 &le; nmin2_3936 &and; nmin2_3936 &le; flted_25_3933) &or;  &exist; flted_26_3928  &exist; flted_26_3929  &exist; nmin1_3930  &exist; nmin2_3931 (flted_26_3929 + 1 = flted_26_3637 &and; flted_26_3928 + 1 = flted_26_3637 &and;  &exist; min_3932 (nmin1_3639 = 1 + min_3932 &and; min_3932 = <b>min</b>(nmin1_3930,nmin2_3931)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3930 &and; nmin1_3930 &le; flted_26_3929 &and; 0 &le; nmin2_3931 &and; nmin2_3931 &le; flted_26_3928)))  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3923 Int)) (exists ((flted_25_3924 Int)) (exists ((nmin1_3925 Int)) (exists ((nmin2_3926 Int)) (and (and (and (= (+ flted_25_3924 1) flted_26_3636) (= (+ flted_25_3923 2) flted_26_3636)) (exists ((min_3927 Int)) (and (= nmin2_3641 (+ 1 min_3927)) (or (and (= min_3927 nmin1_3925) (&lt; nmin1_3925 nmin2_3926)) (and (= min_3927 nmin2_3926) (&gt;= nmin1_3925 nmin2_3926)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3925) (&lt;= nmin1_3925 flted_25_3924)) (and (&lt;= 0 nmin2_3926) (&lt;= nmin2_3926 flted_25_3923)))))))))) (exists ((flted_26_3918 Int)) (exists ((flted_26_3919 Int)) (exists ((nmin1_3920 Int)) (exists ((nmin2_3921 Int)) (and (and (and (= (+ flted_26_3919 1) flted_26_3636) (= (+ flted_26_3918 1) flted_26_3636)) (exists ((min_3922 Int)) (and (= nmin2_3641 (+ 1 min_3922)) (or (and (= min_3922 nmin1_3920) (&lt; nmin1_3920 nmin2_3921)) (and (= min_3922 nmin2_3921) (&gt;= nmin1_3920 nmin2_3921)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3920) (&lt;= nmin1_3920 flted_26_3919)) (and (&lt;= 0 nmin2_3921) (&lt;= nmin2_3921 flted_26_3918)))))))))))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (exists ((min_3938 Int)) (and (= n (+ 1 min_3938)) (or (and (= min_3938 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3938 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3933 Int)) (exists ((flted_25_3934 Int)) (exists ((nmin1_3935 Int)) (exists ((nmin2_3936 Int)) (and (and (and (= (+ flted_25_3934 1) flted_26_3637) (= (+ flted_25_3933 2) flted_26_3637)) (exists ((min_3937 Int)) (and (= nmin1_3639 (+ 1 min_3937)) (or (and (= min_3937 nmin1_3935) (&lt; nmin1_3935 nmin2_3936)) (and (= min_3937 nmin2_3936) (&gt;= nmin1_3935 nmin2_3936)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3935) (&lt;= nmin1_3935 flted_25_3934)) (and (&lt;= 0 nmin2_3936) (&lt;= nmin2_3936 flted_25_3933)))))))))) (exists ((flted_26_3928 Int)) (exists ((flted_26_3929 Int)) (exists ((nmin1_3930 Int)) (exists ((nmin2_3931 Int)) (and (and (and (= (+ flted_26_3929 1) flted_26_3637) (= (+ flted_26_3928 1) flted_26_3637)) (exists ((min_3932 Int)) (and (= nmin1_3639 (+ 1 min_3932)) (or (and (= min_3932 nmin1_3930) (&lt; nmin1_3930 nmin2_3931)) (and (= min_3932 nmin2_3931) (&gt;= nmin1_3930 nmin2_3931)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3930) (&lt;= nmin1_3930 flted_26_3929)) (and (&lt;= 0 nmin2_3931) (&lt;= nmin2_3931 flted_26_3928)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 106::height$node2(v_node2_103_800) at <a href="#L103">line 103</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3953  &exist; flted_25_3954  &exist; nmin1_3955  &exist; nmin2_3956 (flted_25_3954 + 1 = flted_26_3637 &and; flted_25_3953 + 2 = flted_26_3637 &and;  &exist; min_3957 (nmin1_3639 = 1 + min_3957 &and; min_3957 = <b>min</b>(nmin1_3955,nmin2_3956)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3955 &and; nmin1_3955 &le; flted_25_3954 &and; 0 &le; nmin2_3956 &and; nmin2_3956 &le; flted_25_3953) &or;  &exist; flted_26_3948  &exist; flted_26_3949  &exist; nmin1_3950  &exist; nmin2_3951 (flted_26_3949 + 1 = flted_26_3637 &and; flted_26_3948 + 1 = flted_26_3637 &and;  &exist; min_3952 (nmin1_3639 = 1 + min_3952 &and; min_3952 = <b>min</b>(nmin1_3950,nmin2_3951)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3950 &and; nmin1_3950 &le; flted_26_3949 &and; 0 &le; nmin2_3951 &and; nmin2_3951 &le; flted_26_3948)) &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and; flted_26_3637 &le; nmin1_3639 &and; flted_26_3637 + 1 = n &and; flted_26_3636 + 1 = n &and;  &exist; min_3968 (n = 1 + min_3968 &and; min_3968 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; flted_26_3636 &le; nmin2_3641 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3963  &exist; flted_25_3964  &exist; nmin1_3965  &exist; nmin2_3966 (flted_25_3964 + 1 = flted_26_3636 &and; flted_25_3963 + 2 = flted_26_3636 &and;  &exist; min_3967 (nmin2_3641 = 1 + min_3967 &and; min_3967 = <b>min</b>(nmin1_3965,nmin2_3966)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3965 &and; nmin1_3965 &le; flted_25_3964 &and; 0 &le; nmin2_3966 &and; nmin2_3966 &le; flted_25_3963) &or;  &exist; flted_26_3958  &exist; flted_26_3959  &exist; nmin1_3960  &exist; nmin2_3961 (flted_26_3959 + 1 = flted_26_3636 &and; flted_26_3958 + 1 = flted_26_3636 &and;  &exist; min_3962 (nmin2_3641 = 1 + min_3962 &and; min_3962 = <b>min</b>(nmin1_3960,nmin2_3961)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3960 &and; nmin1_3960 &le; flted_26_3959 &and; 0 &le; nmin2_3961 &and; nmin2_3961 &le; flted_26_3958)))  &#8866;  (r_3640 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin2_3641 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3953 Int)) (exists ((flted_25_3954 Int)) (exists ((nmin1_3955 Int)) (exists ((nmin2_3956 Int)) (and (and (and (= (+ flted_25_3954 1) flted_26_3637) (= (+ flted_25_3953 2) flted_26_3637)) (exists ((min_3957 Int)) (and (= nmin1_3639 (+ 1 min_3957)) (or (and (= min_3957 nmin1_3955) (&lt; nmin1_3955 nmin2_3956)) (and (= min_3957 nmin2_3956) (&gt;= nmin1_3955 nmin2_3956)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3955) (&lt;= nmin1_3955 flted_25_3954)) (and (&lt;= 0 nmin2_3956) (&lt;= nmin2_3956 flted_25_3953)))))))))) (exists ((flted_26_3948 Int)) (exists ((flted_26_3949 Int)) (exists ((nmin1_3950 Int)) (exists ((nmin2_3951 Int)) (and (and (and (= (+ flted_26_3949 1) flted_26_3637) (= (+ flted_26_3948 1) flted_26_3637)) (exists ((min_3952 Int)) (and (= nmin1_3639 (+ 1 min_3952)) (or (and (= min_3952 nmin1_3950) (&lt; nmin1_3950 nmin2_3951)) (and (= min_3952 nmin2_3951) (&gt;= nmin1_3950 nmin2_3951)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3950) (&lt;= nmin1_3950 flted_26_3949)) (and (&lt;= 0 nmin2_3951) (&lt;= nmin2_3951 flted_26_3948)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_3968 Int)) (and (= n (+ 1 min_3968)) (or (and (= min_3968 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3968 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3963 Int)) (exists ((flted_25_3964 Int)) (exists ((nmin1_3965 Int)) (exists ((nmin2_3966 Int)) (and (and (and (= (+ flted_25_3964 1) flted_26_3636) (= (+ flted_25_3963 2) flted_26_3636)) (exists ((min_3967 Int)) (and (= nmin2_3641 (+ 1 min_3967)) (or (and (= min_3967 nmin1_3965) (&lt; nmin1_3965 nmin2_3966)) (and (= min_3967 nmin2_3966) (&gt;= nmin1_3965 nmin2_3966)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3965) (&lt;= nmin1_3965 flted_25_3964)) (and (&lt;= 0 nmin2_3966) (&lt;= nmin2_3966 flted_25_3963)))))))))) (exists ((flted_26_3958 Int)) (exists ((flted_26_3959 Int)) (exists ((nmin1_3960 Int)) (exists ((nmin2_3961 Int)) (and (and (and (= (+ flted_26_3959 1) flted_26_3636) (= (+ flted_26_3958 1) flted_26_3636)) (exists ((min_3962 Int)) (and (= nmin2_3641 (+ 1 min_3962)) (or (and (= min_3962 nmin1_3960) (&lt; nmin1_3960 nmin2_3961)) (and (= min_3962 nmin2_3961) (&gt;= nmin1_3960 nmin2_3961)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3960) (&lt;= nmin1_3960 flted_26_3959)) (and (&lt;= 0 nmin2_3961) (&lt;= nmin2_3961 flted_26_3958)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_3640 1) (or (= flted_26_3636 0) (= nmin2_3641 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_3637 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3637 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_3978  &exist; flted_25_3979  &exist; nmin1_3980  &exist; nmin2_3981 (flted_25_3979 + 1 = flted_26_3637 &and; flted_25_3978 + 2 = flted_26_3637 &and;  &exist; min_3982 (nmin1_3639 = 1 + min_3982 &and; min_3982 = <b>min</b>(nmin1_3980,nmin2_3981)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3980 &and; nmin1_3980 &le; flted_25_3979 &and; 0 &le; nmin2_3981 &and; nmin2_3981 &le; flted_25_3978) &or;  &exist; flted_26_3973  &exist; flted_26_3974  &exist; nmin1_3975  &exist; nmin2_3976 (flted_26_3974 + 1 = flted_26_3637 &and; flted_26_3973 + 1 = flted_26_3637 &and;  &exist; min_3977 (nmin1_3639 = 1 + min_3977 &and; min_3977 = <b>min</b>(nmin1_3975,nmin2_3976)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_3975 &and; nmin1_3975 &le; flted_26_3974 &and; 0 &le; nmin2_3976 &and; nmin2_3976 &le; flted_26_3973)) &and; nmin1_3639 &le; flted_26_3637 &and; 0 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3637 &le; nmin1_3639 &and;  &exist; min_3993 (n = 1 + min_3993 &and; min_3993 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_3988  &exist; flted_25_3989  &exist; nmin1_3990  &exist; nmin2_3991 (flted_25_3989 + 1 = flted_26_3636 &and; flted_25_3988 + 2 = flted_26_3636 &and;  &exist; min_3992 (nmin2_3641 = 1 + min_3992 &and; min_3992 = <b>min</b>(nmin1_3990,nmin2_3991)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3990 &and; nmin1_3990 &le; flted_25_3989 &and; 0 &le; nmin2_3991 &and; nmin2_3991 &le; flted_25_3988) &or;  &exist; flted_26_3983  &exist; flted_26_3984  &exist; nmin1_3985  &exist; nmin2_3986 (flted_26_3984 + 1 = flted_26_3636 &and; flted_26_3983 + 1 = flted_26_3636 &and;  &exist; min_3987 (nmin2_3641 = 1 + min_3987 &and; min_3987 = <b>min</b>(nmin1_3985,nmin2_3986)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_3985 &and; nmin1_3985 &le; flted_26_3984 &and; 0 &le; nmin2_3986 &and; nmin2_3986 &le; flted_26_3983)))  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3637 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_3637 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3637 0) (= nmin1_3639 0))) (exists ((flted_25_3978 Int)) (exists ((flted_25_3979 Int)) (exists ((nmin1_3980 Int)) (exists ((nmin2_3981 Int)) (and (and (and (= (+ flted_25_3979 1) flted_26_3637) (= (+ flted_25_3978 2) flted_26_3637)) (exists ((min_3982 Int)) (and (= nmin1_3639 (+ 1 min_3982)) (or (and (= min_3982 nmin1_3980) (&lt; nmin1_3980 nmin2_3981)) (and (= min_3982 nmin2_3981) (&gt;= nmin1_3980 nmin2_3981)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3980) (&lt;= nmin1_3980 flted_25_3979)) (and (&lt;= 0 nmin2_3981) (&lt;= nmin2_3981 flted_25_3978)))))))))) (exists ((flted_26_3973 Int)) (exists ((flted_26_3974 Int)) (exists ((nmin1_3975 Int)) (exists ((nmin2_3976 Int)) (and (and (and (= (+ flted_26_3974 1) flted_26_3637) (= (+ flted_26_3973 1) flted_26_3637)) (exists ((min_3977 Int)) (and (= nmin1_3639 (+ 1 min_3977)) (or (and (= min_3977 nmin1_3975) (&lt; nmin1_3975 nmin2_3976)) (and (= min_3977 nmin2_3976) (&gt;= nmin1_3975 nmin2_3976)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_3975) (&lt;= nmin1_3975 flted_26_3974)) (and (&lt;= 0 nmin2_3976) (&lt;= nmin2_3976 flted_26_3973)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3637))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3637 nmin1_3639))<br/>
(assert (exists ((min_3993 Int)) (and (= n (+ 1 min_3993)) (or (and (= min_3993 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_3993 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_3988 Int)) (exists ((flted_25_3989 Int)) (exists ((nmin1_3990 Int)) (exists ((nmin2_3991 Int)) (and (and (and (= (+ flted_25_3989 1) flted_26_3636) (= (+ flted_25_3988 2) flted_26_3636)) (exists ((min_3992 Int)) (and (= nmin2_3641 (+ 1 min_3992)) (or (and (= min_3992 nmin1_3990) (&lt; nmin1_3990 nmin2_3991)) (and (= min_3992 nmin2_3991) (&gt;= nmin1_3990 nmin2_3991)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3990) (&lt;= nmin1_3990 flted_25_3989)) (and (&lt;= 0 nmin2_3991) (&lt;= nmin2_3991 flted_25_3988)))))))))) (exists ((flted_26_3983 Int)) (exists ((flted_26_3984 Int)) (exists ((nmin1_3985 Int)) (exists ((nmin2_3986 Int)) (and (and (and (= (+ flted_26_3984 1) flted_26_3636) (= (+ flted_26_3983 1) flted_26_3636)) (exists ((min_3987 Int)) (and (= nmin2_3641 (+ 1 min_3987)) (or (and (= min_3987 nmin1_3985) (&lt; nmin1_3985 nmin2_3986)) (and (= min_3987 nmin2_3986) (&gt;= nmin1_3985 nmin2_3986)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_3985) (&lt;= nmin1_3985 flted_26_3984)) (and (&lt;= 0 nmin2_3986) (&lt;= nmin2_3986 flted_26_3983)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 101::insert$node2~int(aux_71,v) rec at <a href="#L105">line 105</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and;  &exist; min_4032 (n = 1 + min_4032 &and; min_4032 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3636 &and; nmin2_3641 &le; flted_26_3636 &and; ((l_3638 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_4027  &exist; flted_25_4028  &exist; nmin1_4029  &exist; nmin2_4030 (flted_25_4028 + 1 = flted_26_3636 &and; flted_25_4027 + 2 = flted_26_3636 &and;  &exist; min_4031 (nmin1_3639 = 1 + min_4031 &and; min_4031 = <b>min</b>(nmin1_4029,nmin2_4030)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4029 &and; nmin1_4029 &le; flted_25_4028 &and; 0 &le; nmin2_4030 &and; nmin2_4030 &le; flted_25_4027) &or;  &exist; flted_26_4022  &exist; flted_26_4023  &exist; nmin1_4024  &exist; nmin2_4025 (flted_26_4023 + 1 = flted_26_3636 &and; flted_26_4022 + 1 = flted_26_3636 &and;  &exist; min_4026 (nmin1_3639 = 1 + min_4026 &and; min_4026 = <b>min</b>(nmin1_4024,nmin2_4025)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4024 &and; nmin1_4024 &le; flted_26_4023 &and; 0 &le; nmin2_4025 &and; nmin2_4025 &le; flted_26_4022)) &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4017  &exist; flted_25_4018  &exist; nmin1_4019  &exist; nmin2_4020 (flted_25_4018 + 1 = flted_26_3636 &and; flted_25_4017 + 2 = flted_26_3636 &and;  &exist; min_4021 (nmin2_3641 = 1 + min_4021 &and; min_4021 = <b>min</b>(nmin1_4019,nmin2_4020)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4019 &and; nmin1_4019 &le; flted_25_4018 &and; 0 &le; nmin2_4020 &and; nmin2_4020 &le; flted_25_4017) &or;  &exist; flted_26_4012  &exist; flted_26_4013  &exist; nmin1_4014  &exist; nmin2_4015 (flted_26_4013 + 1 = flted_26_3636 &and; flted_26_4012 + 1 = flted_26_3636 &and;  &exist; min_4016 (nmin2_3641 = 1 + min_4016 &and; min_4016 = <b>min</b>(nmin1_4014,nmin2_4015)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4014 &and; nmin1_4014 &le; flted_26_4013 &and; 0 &le; nmin2_4015 &and; nmin2_4015 &le; flted_26_4012)))  &#8866;  (l_3638 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin1_3639 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4032 Int)) (and (= n (+ 1 min_4032)) (or (and (= min_4032 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4032 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3636 0) (= nmin1_3639 0))) (exists ((flted_25_4027 Int)) (exists ((flted_25_4028 Int)) (exists ((nmin1_4029 Int)) (exists ((nmin2_4030 Int)) (and (and (and (= (+ flted_25_4028 1) flted_26_3636) (= (+ flted_25_4027 2) flted_26_3636)) (exists ((min_4031 Int)) (and (= nmin1_3639 (+ 1 min_4031)) (or (and (= min_4031 nmin1_4029) (&lt; nmin1_4029 nmin2_4030)) (and (= min_4031 nmin2_4030) (&gt;= nmin1_4029 nmin2_4030)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4029) (&lt;= nmin1_4029 flted_25_4028)) (and (&lt;= 0 nmin2_4030) (&lt;= nmin2_4030 flted_25_4027)))))))))) (exists ((flted_26_4022 Int)) (exists ((flted_26_4023 Int)) (exists ((nmin1_4024 Int)) (exists ((nmin2_4025 Int)) (and (and (and (= (+ flted_26_4023 1) flted_26_3636) (= (+ flted_26_4022 1) flted_26_3636)) (exists ((min_4026 Int)) (and (= nmin1_3639 (+ 1 min_4026)) (or (and (= min_4026 nmin1_4024) (&lt; nmin1_4024 nmin2_4025)) (and (= min_4026 nmin2_4025) (&gt;= nmin1_4024 nmin2_4025)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4024) (&lt;= nmin1_4024 flted_26_4023)) (and (&lt;= 0 nmin2_4025) (&lt;= nmin2_4025 flted_26_4022)))))))))))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4017 Int)) (exists ((flted_25_4018 Int)) (exists ((nmin1_4019 Int)) (exists ((nmin2_4020 Int)) (and (and (and (= (+ flted_25_4018 1) flted_26_3636) (= (+ flted_25_4017 2) flted_26_3636)) (exists ((min_4021 Int)) (and (= nmin2_3641 (+ 1 min_4021)) (or (and (= min_4021 nmin1_4019) (&lt; nmin1_4019 nmin2_4020)) (and (= min_4021 nmin2_4020) (&gt;= nmin1_4019 nmin2_4020)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4019) (&lt;= nmin1_4019 flted_25_4018)) (and (&lt;= 0 nmin2_4020) (&lt;= nmin2_4020 flted_25_4017)))))))))) (exists ((flted_26_4012 Int)) (exists ((flted_26_4013 Int)) (exists ((nmin1_4014 Int)) (exists ((nmin2_4015 Int)) (and (and (and (= (+ flted_26_4013 1) flted_26_3636) (= (+ flted_26_4012 1) flted_26_3636)) (exists ((min_4016 Int)) (and (= nmin2_3641 (+ 1 min_4016)) (or (and (= min_4016 nmin1_4014) (&lt; nmin1_4014 nmin2_4015)) (and (= min_4016 nmin2_4015) (&gt;= nmin1_4014 nmin2_4015)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4014) (&lt;= nmin1_4014 flted_26_4013)) (and (&lt;= 0 nmin2_4015) (&lt;= nmin2_4015 flted_26_4012)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_3638 1) (or (= flted_26_3636 0) (= nmin1_3639 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and;  &exist; min_4033 (n = 1 + min_4033 &and; min_4033 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3636)  &#8866;  nmin1_3639 &lt; flted_26_3636
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4033 Int)) (and (= n (+ 1 min_4033)) (or (and (= min_4033 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4033 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin1_3639 flted_26_3636)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and;  &exist; min_4054 (n = 1 + min_4054 &and; min_4054 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3636 &and; nmin2_3641 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4049  &exist; flted_25_4050  &exist; nmin1_4051  &exist; nmin2_4052 (flted_25_4050 + 1 = flted_26_3636 &and; flted_25_4049 + 2 = flted_26_3636 &and;  &exist; min_4053 (nmin2_3641 = 1 + min_4053 &and; min_4053 = <b>min</b>(nmin1_4051,nmin2_4052)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4051 &and; nmin1_4051 &le; flted_25_4050 &and; 0 &le; nmin2_4052 &and; nmin2_4052 &le; flted_25_4049) &or;  &exist; flted_26_4044  &exist; flted_26_4045  &exist; nmin1_4046  &exist; nmin2_4047 (flted_26_4045 + 1 = flted_26_3636 &and; flted_26_4044 + 1 = flted_26_3636 &and;  &exist; min_4048 (nmin2_3641 = 1 + min_4048 &and; min_4048 = <b>min</b>(nmin1_4046,nmin2_4047)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4046 &and; nmin1_4046 &le; flted_26_4045 &and; 0 &le; nmin2_4047 &and; nmin2_4047 &le; flted_26_4044)) &and; ((l_3638 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_4039  &exist; flted_25_4040  &exist; nmin1_4041  &exist; nmin2_4042 (flted_25_4040 + 1 = flted_26_3636 &and; flted_25_4039 + 2 = flted_26_3636 &and;  &exist; min_4043 (nmin1_3639 = 1 + min_4043 &and; min_4043 = <b>min</b>(nmin1_4041,nmin2_4042)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4041 &and; nmin1_4041 &le; flted_25_4040 &and; 0 &le; nmin2_4042 &and; nmin2_4042 &le; flted_25_4039) &or;  &exist; flted_26_4034  &exist; flted_26_4035  &exist; nmin1_4036  &exist; nmin2_4037 (flted_26_4035 + 1 = flted_26_3636 &and; flted_26_4034 + 1 = flted_26_3636 &and;  &exist; min_4038 (nmin1_3639 = 1 + min_4038 &and; min_4038 = <b>min</b>(nmin1_4036,nmin2_4037)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4036 &and; nmin1_4036 &le; flted_26_4035 &and; 0 &le; nmin2_4037 &and; nmin2_4037 &le; flted_26_4034)))  &#8866;  nmin1_3639 &lt; flted_26_3636
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4054 Int)) (and (= n (+ 1 min_4054)) (or (and (= min_4054 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4054 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4049 Int)) (exists ((flted_25_4050 Int)) (exists ((nmin1_4051 Int)) (exists ((nmin2_4052 Int)) (and (and (and (= (+ flted_25_4050 1) flted_26_3636) (= (+ flted_25_4049 2) flted_26_3636)) (exists ((min_4053 Int)) (and (= nmin2_3641 (+ 1 min_4053)) (or (and (= min_4053 nmin1_4051) (&lt; nmin1_4051 nmin2_4052)) (and (= min_4053 nmin2_4052) (&gt;= nmin1_4051 nmin2_4052)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4051) (&lt;= nmin1_4051 flted_25_4050)) (and (&lt;= 0 nmin2_4052) (&lt;= nmin2_4052 flted_25_4049)))))))))) (exists ((flted_26_4044 Int)) (exists ((flted_26_4045 Int)) (exists ((nmin1_4046 Int)) (exists ((nmin2_4047 Int)) (and (and (and (= (+ flted_26_4045 1) flted_26_3636) (= (+ flted_26_4044 1) flted_26_3636)) (exists ((min_4048 Int)) (and (= nmin2_3641 (+ 1 min_4048)) (or (and (= min_4048 nmin1_4046) (&lt; nmin1_4046 nmin2_4047)) (and (= min_4048 nmin2_4047) (&gt;= nmin1_4046 nmin2_4047)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4046) (&lt;= nmin1_4046 flted_26_4045)) (and (&lt;= 0 nmin2_4047) (&lt;= nmin2_4047 flted_26_4044)))))))))))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3636 0) (= nmin1_3639 0))) (exists ((flted_25_4039 Int)) (exists ((flted_25_4040 Int)) (exists ((nmin1_4041 Int)) (exists ((nmin2_4042 Int)) (and (and (and (= (+ flted_25_4040 1) flted_26_3636) (= (+ flted_25_4039 2) flted_26_3636)) (exists ((min_4043 Int)) (and (= nmin1_3639 (+ 1 min_4043)) (or (and (= min_4043 nmin1_4041) (&lt; nmin1_4041 nmin2_4042)) (and (= min_4043 nmin2_4042) (&gt;= nmin1_4041 nmin2_4042)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4041) (&lt;= nmin1_4041 flted_25_4040)) (and (&lt;= 0 nmin2_4042) (&lt;= nmin2_4042 flted_25_4039)))))))))) (exists ((flted_26_4034 Int)) (exists ((flted_26_4035 Int)) (exists ((nmin1_4036 Int)) (exists ((nmin2_4037 Int)) (and (and (and (= (+ flted_26_4035 1) flted_26_3636) (= (+ flted_26_4034 1) flted_26_3636)) (exists ((min_4038 Int)) (and (= nmin1_3639 (+ 1 min_4038)) (or (and (= min_4038 nmin1_4036) (&lt; nmin1_4036 nmin2_4037)) (and (= min_4038 nmin2_4037) (&gt;= nmin1_4036 nmin2_4037)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4036) (&lt;= nmin1_4036 flted_26_4035)) (and (&lt;= 0 nmin2_4037) (&lt;= nmin2_4037 flted_26_4034)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; nmin1_3639 flted_26_3636)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4064  &exist; flted_25_4065  &exist; nmin1_4066  &exist; nmin2_4067 (flted_25_4065 + 1 = flted_26_3636 &and; flted_25_4064 + 2 = flted_26_3636 &and;  &exist; min_4068 (nmin2_3641 = 1 + min_4068 &and; min_4068 = <b>min</b>(nmin1_4066,nmin2_4067)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4066 &and; nmin1_4066 &le; flted_25_4065 &and; 0 &le; nmin2_4067 &and; nmin2_4067 &le; flted_25_4064) &or;  &exist; flted_26_4059  &exist; flted_26_4060  &exist; nmin1_4061  &exist; nmin2_4062 (flted_26_4060 + 1 = flted_26_3636 &and; flted_26_4059 + 1 = flted_26_3636 &and;  &exist; min_4063 (nmin2_3641 = 1 + min_4063 &and; min_4063 = <b>min</b>(nmin1_4061,nmin2_4062)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4061 &and; nmin1_4061 &le; flted_26_4060 &and; 0 &le; nmin2_4062 &and; nmin2_4062 &le; flted_26_4059)) &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4079 (n = 1 + min_4079 &and; min_4079 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_4074  &exist; flted_25_4075  &exist; nmin1_4076  &exist; nmin2_4077 (flted_25_4075 + 1 = flted_26_3636 &and; flted_25_4074 + 2 = flted_26_3636 &and;  &exist; min_4078 (nmin1_3639 = 1 + min_4078 &and; min_4078 = <b>min</b>(nmin1_4076,nmin2_4077)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4076 &and; nmin1_4076 &le; flted_25_4075 &and; 0 &le; nmin2_4077 &and; nmin2_4077 &le; flted_25_4074) &or;  &exist; flted_26_4069  &exist; flted_26_4070  &exist; nmin1_4071  &exist; nmin2_4072 (flted_26_4070 + 1 = flted_26_3636 &and; flted_26_4069 + 1 = flted_26_3636 &and;  &exist; min_4073 (nmin1_3639 = 1 + min_4073 &and; min_4073 = <b>min</b>(nmin1_4071,nmin2_4072)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4071 &and; nmin1_4071 &le; flted_26_4070 &and; 0 &le; nmin2_4072 &and; nmin2_4072 &le; flted_26_4069)))  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4064 Int)) (exists ((flted_25_4065 Int)) (exists ((nmin1_4066 Int)) (exists ((nmin2_4067 Int)) (and (and (and (= (+ flted_25_4065 1) flted_26_3636) (= (+ flted_25_4064 2) flted_26_3636)) (exists ((min_4068 Int)) (and (= nmin2_3641 (+ 1 min_4068)) (or (and (= min_4068 nmin1_4066) (&lt; nmin1_4066 nmin2_4067)) (and (= min_4068 nmin2_4067) (&gt;= nmin1_4066 nmin2_4067)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4066) (&lt;= nmin1_4066 flted_25_4065)) (and (&lt;= 0 nmin2_4067) (&lt;= nmin2_4067 flted_25_4064)))))))))) (exists ((flted_26_4059 Int)) (exists ((flted_26_4060 Int)) (exists ((nmin1_4061 Int)) (exists ((nmin2_4062 Int)) (and (and (and (= (+ flted_26_4060 1) flted_26_3636) (= (+ flted_26_4059 1) flted_26_3636)) (exists ((min_4063 Int)) (and (= nmin2_3641 (+ 1 min_4063)) (or (and (= min_4063 nmin1_4061) (&lt; nmin1_4061 nmin2_4062)) (and (= min_4063 nmin2_4062) (&gt;= nmin1_4061 nmin2_4062)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4061) (&lt;= nmin1_4061 flted_26_4060)) (and (&lt;= 0 nmin2_4062) (&lt;= nmin2_4062 flted_26_4059)))))))))))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4079 Int)) (and (= n (+ 1 min_4079)) (or (and (= min_4079 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4079 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3636 0) (= nmin1_3639 0))) (exists ((flted_25_4074 Int)) (exists ((flted_25_4075 Int)) (exists ((nmin1_4076 Int)) (exists ((nmin2_4077 Int)) (and (and (and (= (+ flted_25_4075 1) flted_26_3636) (= (+ flted_25_4074 2) flted_26_3636)) (exists ((min_4078 Int)) (and (= nmin1_3639 (+ 1 min_4078)) (or (and (= min_4078 nmin1_4076) (&lt; nmin1_4076 nmin2_4077)) (and (= min_4078 nmin2_4077) (&gt;= nmin1_4076 nmin2_4077)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4076) (&lt;= nmin1_4076 flted_25_4075)) (and (&lt;= 0 nmin2_4077) (&lt;= nmin2_4077 flted_25_4074)))))))))) (exists ((flted_26_4069 Int)) (exists ((flted_26_4070 Int)) (exists ((nmin1_4071 Int)) (exists ((nmin2_4072 Int)) (and (and (and (= (+ flted_26_4070 1) flted_26_3636) (= (+ flted_26_4069 1) flted_26_3636)) (exists ((min_4073 Int)) (and (= nmin1_3639 (+ 1 min_4073)) (or (and (= min_4073 nmin1_4071) (&lt; nmin1_4071 nmin2_4072)) (and (= min_4073 nmin2_4072) (&gt;= nmin1_4071 nmin2_4072)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4071) (&lt;= nmin1_4071 flted_26_4070)) (and (&lt;= 0 nmin2_4072) (&lt;= nmin2_4072 flted_26_4069)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and;  &exist; min_4100 (n = 1 + min_4100 &and; min_4100 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3636 &and; nmin2_3641 &le; flted_26_3636 &and; ((l_3638 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_4095  &exist; flted_25_4096  &exist; nmin1_4097  &exist; nmin2_4098 (flted_25_4096 + 1 = flted_26_3636 &and; flted_25_4095 + 2 = flted_26_3636 &and;  &exist; min_4099 (nmin1_3639 = 1 + min_4099 &and; min_4099 = <b>min</b>(nmin1_4097,nmin2_4098)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4097 &and; nmin1_4097 &le; flted_25_4096 &and; 0 &le; nmin2_4098 &and; nmin2_4098 &le; flted_25_4095) &or;  &exist; flted_26_4090  &exist; flted_26_4091  &exist; nmin1_4092  &exist; nmin2_4093 (flted_26_4091 + 1 = flted_26_3636 &and; flted_26_4090 + 1 = flted_26_3636 &and;  &exist; min_4094 (nmin1_3639 = 1 + min_4094 &and; min_4094 = <b>min</b>(nmin1_4092,nmin2_4093)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4092 &and; nmin1_4092 &le; flted_26_4091 &and; 0 &le; nmin2_4093 &and; nmin2_4093 &le; flted_26_4090)) &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4085  &exist; flted_25_4086  &exist; nmin1_4087  &exist; nmin2_4088 (flted_25_4086 + 1 = flted_26_3636 &and; flted_25_4085 + 2 = flted_26_3636 &and;  &exist; min_4089 (nmin2_3641 = 1 + min_4089 &and; min_4089 = <b>min</b>(nmin1_4087,nmin2_4088)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4087 &and; nmin1_4087 &le; flted_25_4086 &and; 0 &le; nmin2_4088 &and; nmin2_4088 &le; flted_25_4085) &or;  &exist; flted_26_4080  &exist; flted_26_4081  &exist; nmin1_4082  &exist; nmin2_4083 (flted_26_4081 + 1 = flted_26_3636 &and; flted_26_4080 + 1 = flted_26_3636 &and;  &exist; min_4084 (nmin2_3641 = 1 + min_4084 &and; min_4084 = <b>min</b>(nmin1_4082,nmin2_4083)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4082 &and; nmin1_4082 &le; flted_26_4081 &and; 0 &le; nmin2_4083 &and; nmin2_4083 &le; flted_26_4080)))  &#8866;  (l_3638 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin1_3639 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4100 Int)) (and (= n (+ 1 min_4100)) (or (and (= min_4100 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4100 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3636 0) (= nmin1_3639 0))) (exists ((flted_25_4095 Int)) (exists ((flted_25_4096 Int)) (exists ((nmin1_4097 Int)) (exists ((nmin2_4098 Int)) (and (and (and (= (+ flted_25_4096 1) flted_26_3636) (= (+ flted_25_4095 2) flted_26_3636)) (exists ((min_4099 Int)) (and (= nmin1_3639 (+ 1 min_4099)) (or (and (= min_4099 nmin1_4097) (&lt; nmin1_4097 nmin2_4098)) (and (= min_4099 nmin2_4098) (&gt;= nmin1_4097 nmin2_4098)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4097) (&lt;= nmin1_4097 flted_25_4096)) (and (&lt;= 0 nmin2_4098) (&lt;= nmin2_4098 flted_25_4095)))))))))) (exists ((flted_26_4090 Int)) (exists ((flted_26_4091 Int)) (exists ((nmin1_4092 Int)) (exists ((nmin2_4093 Int)) (and (and (and (= (+ flted_26_4091 1) flted_26_3636) (= (+ flted_26_4090 1) flted_26_3636)) (exists ((min_4094 Int)) (and (= nmin1_3639 (+ 1 min_4094)) (or (and (= min_4094 nmin1_4092) (&lt; nmin1_4092 nmin2_4093)) (and (= min_4094 nmin2_4093) (&gt;= nmin1_4092 nmin2_4093)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4092) (&lt;= nmin1_4092 flted_26_4091)) (and (&lt;= 0 nmin2_4093) (&lt;= nmin2_4093 flted_26_4090)))))))))))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4085 Int)) (exists ((flted_25_4086 Int)) (exists ((nmin1_4087 Int)) (exists ((nmin2_4088 Int)) (and (and (and (= (+ flted_25_4086 1) flted_26_3636) (= (+ flted_25_4085 2) flted_26_3636)) (exists ((min_4089 Int)) (and (= nmin2_3641 (+ 1 min_4089)) (or (and (= min_4089 nmin1_4087) (&lt; nmin1_4087 nmin2_4088)) (and (= min_4089 nmin2_4088) (&gt;= nmin1_4087 nmin2_4088)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4087) (&lt;= nmin1_4087 flted_25_4086)) (and (&lt;= 0 nmin2_4088) (&lt;= nmin2_4088 flted_25_4085)))))))))) (exists ((flted_26_4080 Int)) (exists ((flted_26_4081 Int)) (exists ((nmin1_4082 Int)) (exists ((nmin2_4083 Int)) (and (and (and (= (+ flted_26_4081 1) flted_26_3636) (= (+ flted_26_4080 1) flted_26_3636)) (exists ((min_4084 Int)) (and (= nmin2_3641 (+ 1 min_4084)) (or (and (= min_4084 nmin1_4082) (&lt; nmin1_4082 nmin2_4083)) (and (= min_4084 nmin2_4083) (&gt;= nmin1_4082 nmin2_4083)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4082) (&lt;= nmin1_4082 flted_26_4081)) (and (&lt;= 0 nmin2_4083) (&lt;= nmin2_4083 flted_26_4080)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_3638 1) (or (= flted_26_3636 0) (= nmin1_3639 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin2_3641 &and; flted_26_3636 + 1 = n &and;  &exist; min_4101 (n = 1 + min_4101 &and; min_4101 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; nmin1_3639 &le; flted_26_3636)  &#8866;  nmin1_3639 = flted_26_3636
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4101 Int)) (and (= n (+ 1 min_4101)) (or (and (= min_4101 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4101 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin1_3639 flted_26_3636)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4111  &exist; flted_25_4112  &exist; nmin1_4113  &exist; nmin2_4114 (flted_25_4112 + 1 = flted_26_3636 &and; flted_25_4111 + 2 = flted_26_3636 &and;  &exist; min_4115 (nmin2_3641 = 1 + min_4115 &and; min_4115 = <b>min</b>(nmin1_4113,nmin2_4114)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4113 &and; nmin1_4113 &le; flted_25_4112 &and; 0 &le; nmin2_4114 &and; nmin2_4114 &le; flted_25_4111) &or;  &exist; flted_26_4106  &exist; flted_26_4107  &exist; nmin1_4108  &exist; nmin2_4109 (flted_26_4107 + 1 = flted_26_3636 &and; flted_26_4106 + 1 = flted_26_3636 &and;  &exist; min_4110 (nmin2_3641 = 1 + min_4110 &and; min_4110 = <b>min</b>(nmin1_4108,nmin2_4109)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4108 &and; nmin1_4108 &le; flted_26_4107 &and; 0 &le; nmin2_4109 &and; nmin2_4109 &le; flted_26_4106)) &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4126 (n = 1 + min_4126 &and; min_4126 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((l_3638 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin1_3639 = 0) &or;  &exist; flted_25_4121  &exist; flted_25_4122  &exist; nmin1_4123  &exist; nmin2_4124 (flted_25_4122 + 1 = flted_26_3636 &and; flted_25_4121 + 2 = flted_26_3636 &and;  &exist; min_4125 (nmin1_3639 = 1 + min_4125 &and; min_4125 = <b>min</b>(nmin1_4123,nmin2_4124)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4123 &and; nmin1_4123 &le; flted_25_4122 &and; 0 &le; nmin2_4124 &and; nmin2_4124 &le; flted_25_4121) &or;  &exist; flted_26_4116  &exist; flted_26_4117  &exist; nmin1_4118  &exist; nmin2_4119 (flted_26_4117 + 1 = flted_26_3636 &and; flted_26_4116 + 1 = flted_26_3636 &and;  &exist; min_4120 (nmin1_3639 = 1 + min_4120 &and; min_4120 = <b>min</b>(nmin1_4118,nmin2_4119)) &and; l_3638 &ne; <b>null</b> &and; 0 &le; nmin1_4118 &and; nmin1_4118 &le; flted_26_4117 &and; 0 &le; nmin2_4119 &and; nmin2_4119 &le; flted_26_4116)))  &#8866;  l_3638 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun l_3638 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4111 Int)) (exists ((flted_25_4112 Int)) (exists ((nmin1_4113 Int)) (exists ((nmin2_4114 Int)) (and (and (and (= (+ flted_25_4112 1) flted_26_3636) (= (+ flted_25_4111 2) flted_26_3636)) (exists ((min_4115 Int)) (and (= nmin2_3641 (+ 1 min_4115)) (or (and (= min_4115 nmin1_4113) (&lt; nmin1_4113 nmin2_4114)) (and (= min_4115 nmin2_4114) (&gt;= nmin1_4113 nmin2_4114)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4113) (&lt;= nmin1_4113 flted_25_4112)) (and (&lt;= 0 nmin2_4114) (&lt;= nmin2_4114 flted_25_4111)))))))))) (exists ((flted_26_4106 Int)) (exists ((flted_26_4107 Int)) (exists ((nmin1_4108 Int)) (exists ((nmin2_4109 Int)) (and (and (and (= (+ flted_26_4107 1) flted_26_3636) (= (+ flted_26_4106 1) flted_26_3636)) (exists ((min_4110 Int)) (and (= nmin2_3641 (+ 1 min_4110)) (or (and (= min_4110 nmin1_4108) (&lt; nmin1_4108 nmin2_4109)) (and (= min_4110 nmin2_4109) (&gt;= nmin1_4108 nmin2_4109)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4108) (&lt;= nmin1_4108 flted_26_4107)) (and (&lt;= 0 nmin2_4109) (&lt;= nmin2_4109 flted_26_4106)))))))))))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4126 Int)) (and (= n (+ 1 min_4126)) (or (and (= min_4126 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4126 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; l_3638 1) (and (= flted_26_3636 0) (= nmin1_3639 0))) (exists ((flted_25_4121 Int)) (exists ((flted_25_4122 Int)) (exists ((nmin1_4123 Int)) (exists ((nmin2_4124 Int)) (and (and (and (= (+ flted_25_4122 1) flted_26_3636) (= (+ flted_25_4121 2) flted_26_3636)) (exists ((min_4125 Int)) (and (= nmin1_3639 (+ 1 min_4125)) (or (and (= min_4125 nmin1_4123) (&lt; nmin1_4123 nmin2_4124)) (and (= min_4125 nmin2_4124) (&gt;= nmin1_4123 nmin2_4124)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4123) (&lt;= nmin1_4123 flted_25_4122)) (and (&lt;= 0 nmin2_4124) (&lt;= nmin2_4124 flted_25_4121)))))))))) (exists ((flted_26_4116 Int)) (exists ((flted_26_4117 Int)) (exists ((nmin1_4118 Int)) (exists ((nmin2_4119 Int)) (and (and (and (= (+ flted_26_4117 1) flted_26_3636) (= (+ flted_26_4116 1) flted_26_3636)) (exists ((min_4120 Int)) (and (= nmin1_3639 (+ 1 min_4120)) (or (and (= min_4120 nmin1_4118) (&lt; nmin1_4118 nmin2_4119)) (and (= min_4120 nmin2_4119) (&gt;= nmin1_4118 nmin2_4119)))))) (and (&gt; l_3638 0) (and (and (&lt;= 0 nmin1_4118) (&lt;= nmin1_4118 flted_26_4117)) (and (&lt;= 0 nmin2_4119) (&lt;= nmin2_4119 flted_26_4116)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_3638 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 95::insert$node2~int(aux_71,v) rec at <a href="#L111">line 111</a> holds<ul></ul></li>
<li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4173  &exist; flted_25_4174  &exist; nmin1_4175  &exist; nmin2_4176 (flted_25_4174 + 1 = n &and; flted_25_4173 + 2 = n &and;  &exist; min_4177 (n = 1 + min_4177 &and; min_4177 = <b>min</b>(nmin1_4175,nmin2_4176)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4175 &and; nmin1_4175 &le; flted_25_4174 &and; 0 &le; nmin2_4176 &and; nmin2_4176 &le; flted_25_4173) &or;  &exist; flted_26_4168  &exist; flted_26_4169  &exist; nmin1_4170  &exist; nmin2_4171 (flted_26_4169 + 1 = n &and; flted_26_4168 + 1 = n &and;  &exist; min_4172 (n = 1 + min_4172 &and; min_4172 = <b>min</b>(nmin1_4170,nmin2_4171)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4170 &and; nmin1_4170 &le; flted_26_4169 &and; 0 &le; nmin2_4171 &and; nmin2_4171 &le; flted_26_4168)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; n = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= n 0))) (exists ((flted_25_4173 Int)) (exists ((flted_25_4174 Int)) (exists ((nmin1_4175 Int)) (exists ((nmin2_4176 Int)) (and (and (and (= (+ flted_25_4174 1) n) (= (+ flted_25_4173 2) n)) (exists ((min_4177 Int)) (and (= n (+ 1 min_4177)) (or (and (= min_4177 nmin1_4175) (&lt; nmin1_4175 nmin2_4176)) (and (= min_4177 nmin2_4176) (&gt;= nmin1_4175 nmin2_4176)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4175) (&lt;= nmin1_4175 flted_25_4174)) (and (&lt;= 0 nmin2_4176) (&lt;= nmin2_4176 flted_25_4173)))))))))) (exists ((flted_26_4168 Int)) (exists ((flted_26_4169 Int)) (exists ((nmin1_4170 Int)) (exists ((nmin2_4171 Int)) (and (and (and (= (+ flted_26_4169 1) n) (= (+ flted_26_4168 1) n)) (exists ((min_4172 Int)) (and (= n (+ 1 min_4172)) (or (and (= min_4172 nmin1_4170) (&lt; nmin1_4170 nmin2_4171)) (and (= min_4172 nmin2_4171) (&gt;= nmin1_4170 nmin2_4171)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4170) (&lt;= nmin1_4170 flted_26_4169)) (and (&lt;= 0 nmin2_4171) (&lt;= nmin2_4171 flted_26_4168)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= n 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>v_null_84_4143 = <b>null</b>  &#8866;  v_null_84_4143 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_null_84_4143 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; v_null_84_4143 1))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; v_null_84_4143 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>v_null_84_4144 = <b>null</b>  &#8866;  v_null_84_4144 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_null_84_4144 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; v_null_84_4144 1))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; v_null_84_4144 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4184 (1 = 1 &and;  &exist; min_4185 (nmin1_4184 = min_4185 + 1 &and; min_4185 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4184:((1 = 1) &amp;  (exists (min_4185:((nmin1_4184 = min_4185 + 1) &amp; (((0 &gt;= 0 &amp; min_4185 = 0) | (0 &gt; 0 &amp; min_4185 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4194  &exist; flted_25_4195  &exist; nmin1_4196  &exist; nmin2_4197 (flted_25_4195 + 1 = n &and; flted_25_4194 + 2 = n &and;  &exist; min_4198 (n = 1 + min_4198 &and; min_4198 = <b>min</b>(nmin1_4196,nmin2_4197)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4196 &and; nmin1_4196 &le; flted_25_4195 &and; 0 &le; nmin2_4197 &and; nmin2_4197 &le; flted_25_4194) &or;  &exist; flted_26_4189  &exist; flted_26_4190  &exist; nmin1_4191  &exist; nmin2_4192 (flted_26_4190 + 1 = n &and; flted_26_4189 + 1 = n &and;  &exist; min_4193 (n = 1 + min_4193 &and; min_4193 = <b>min</b>(nmin1_4191,nmin2_4192)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4191 &and; nmin1_4191 &le; flted_26_4190 &and; 0 &le; nmin2_4192 &and; nmin2_4192 &le; flted_26_4189)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; n = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= n 0))) (exists ((flted_25_4194 Int)) (exists ((flted_25_4195 Int)) (exists ((nmin1_4196 Int)) (exists ((nmin2_4197 Int)) (and (and (and (= (+ flted_25_4195 1) n) (= (+ flted_25_4194 2) n)) (exists ((min_4198 Int)) (and (= n (+ 1 min_4198)) (or (and (= min_4198 nmin1_4196) (&lt; nmin1_4196 nmin2_4197)) (and (= min_4198 nmin2_4197) (&gt;= nmin1_4196 nmin2_4197)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4196) (&lt;= nmin1_4196 flted_25_4195)) (and (&lt;= 0 nmin2_4197) (&lt;= nmin2_4197 flted_25_4194)))))))))) (exists ((flted_26_4189 Int)) (exists ((flted_26_4190 Int)) (exists ((nmin1_4191 Int)) (exists ((nmin2_4192 Int)) (and (and (and (= (+ flted_26_4190 1) n) (= (+ flted_26_4189 1) n)) (exists ((min_4193 Int)) (and (= n (+ 1 min_4193)) (or (and (= min_4193 nmin1_4191) (&lt; nmin1_4191 nmin2_4192)) (and (= min_4193 nmin2_4192) (&gt;= nmin1_4191 nmin2_4192)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4191) (&lt;= nmin1_4191 flted_26_4190)) (and (&lt;= 0 nmin2_4192) (&lt;= nmin2_4192 flted_26_4189)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= n 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4202 (1 = 1 &and;  &exist; min_4203 (nmin1_4202 = min_4203 + 1 &and; min_4203 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4202:((1 = 1) &amp;  (exists (min_4203:((nmin1_4202 = min_4203 + 1) &amp; (((0 &gt;= 0 &amp; min_4203 = 0) | (0 &gt; 0 &amp; min_4203 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4207 (1 = 1 &and;  &exist; min_4208 (nmin1_4207 = min_4208 + 1 &and; min_4208 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4207:((1 = 1) &amp;  (exists (min_4208:((nmin1_4207 = min_4208 + 1) &amp; (((0 &gt;= 0 &amp; min_4208 = 0) | (0 &gt; 0 &amp; min_4208 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4218  &exist; flted_25_4219  &exist; nmin1_4220  &exist; nmin2_4221 (flted_25_4219 + 1 = n &and; flted_25_4218 + 2 = n &and;  &exist; min_4222 (n = 1 + min_4222 &and; min_4222 = <b>min</b>(nmin1_4220,nmin2_4221)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4220 &and; nmin1_4220 &le; flted_25_4219 &and; 0 &le; nmin2_4221 &and; nmin2_4221 &le; flted_25_4218) &or;  &exist; flted_26_4213  &exist; flted_26_4214  &exist; nmin1_4215  &exist; nmin2_4216 (flted_26_4214 + 1 = n &and; flted_26_4213 + 1 = n &and;  &exist; min_4217 (n = 1 + min_4217 &and; min_4217 = <b>min</b>(nmin1_4215,nmin2_4216)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4215 &and; nmin1_4215 &le; flted_26_4214 &and; 0 &le; nmin2_4216 &and; nmin2_4216 &le; flted_26_4213)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; n = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= n 0))) (exists ((flted_25_4218 Int)) (exists ((flted_25_4219 Int)) (exists ((nmin1_4220 Int)) (exists ((nmin2_4221 Int)) (and (and (and (= (+ flted_25_4219 1) n) (= (+ flted_25_4218 2) n)) (exists ((min_4222 Int)) (and (= n (+ 1 min_4222)) (or (and (= min_4222 nmin1_4220) (&lt; nmin1_4220 nmin2_4221)) (and (= min_4222 nmin2_4221) (&gt;= nmin1_4220 nmin2_4221)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4220) (&lt;= nmin1_4220 flted_25_4219)) (and (&lt;= 0 nmin2_4221) (&lt;= nmin2_4221 flted_25_4218)))))))))) (exists ((flted_26_4213 Int)) (exists ((flted_26_4214 Int)) (exists ((nmin1_4215 Int)) (exists ((nmin2_4216 Int)) (and (and (and (= (+ flted_26_4214 1) n) (= (+ flted_26_4213 1) n)) (exists ((min_4217 Int)) (and (= n (+ 1 min_4217)) (or (and (= min_4217 nmin1_4215) (&lt; nmin1_4215 nmin2_4216)) (and (= min_4217 nmin2_4216) (&gt;= nmin1_4215 nmin2_4216)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4215) (&lt;= nmin1_4215 flted_26_4214)) (and (&lt;= 0 nmin2_4216) (&lt;= nmin2_4216 flted_26_4213)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= n 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4229 (2 = 1 &and;  &exist; min_4230 (nmin1_4229 = min_4230 + 1 &and; min_4230 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4229:((2 = 1) &amp;  (exists (min_4230:((nmin1_4229 = min_4230 + 1) &amp; (((0 &gt;= 0 &amp; min_4230 = 0) | (0 &gt; 0 &amp; min_4230 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4231 (2 = 1 &and;  &exist; min_4232 (nmin1_4231 = min_4232 + 1 &and; min_4232 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4231:((2 = 1) &amp;  (exists (min_4232:((nmin1_4231 = min_4232 + 1) &amp; (((0 &gt;= 0 &amp; min_4232 = 0) | (0 &gt; 0 &amp; min_4232 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; n &and; n &le; n)  &#8866;   &exist; nmin1_4237 (2 = 1 + n &and;  &exist; min_4238 (nmin1_4237 = min_4238 + 1 &and; min_4238 = <b>min</b>(n,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n] : (( (not (((0 &lt;= n) &amp; (n &lt;= n))))  |  (exists (nmin1_4237:((2 = 1 + n) &amp;  (exists (min_4238:((nmin1_4237 = min_4238 + 1) &amp; (((n &gt;= 0 &amp; min_4238 = 0) | (0 &gt; n &amp; min_4238 = n)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[0]}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4246  &exist; flted_25_4247  &exist; nmin1_4248  &exist; nmin2_4249 (flted_25_4247 + 1 = n &and; flted_25_4246 + 2 = n &and;  &exist; min_4250 (n = 1 + min_4250 &and; min_4250 = <b>min</b>(nmin1_4248,nmin2_4249)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4248 &and; nmin1_4248 &le; flted_25_4247 &and; 0 &le; nmin2_4249 &and; nmin2_4249 &le; flted_25_4246) &or;  &exist; flted_26_4241  &exist; flted_26_4242  &exist; nmin1_4243  &exist; nmin2_4244 (flted_26_4242 + 1 = n &and; flted_26_4241 + 1 = n &and;  &exist; min_4245 (n = 1 + min_4245 &and; min_4245 = <b>min</b>(nmin1_4243,nmin2_4244)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4243 &and; nmin1_4243 &le; flted_26_4242 &and; 0 &le; nmin2_4244 &and; nmin2_4244 &le; flted_26_4241)))  &#8866;   &exist; nmin1_4239 (2 = 1 + n &and;  &exist; min_4240 (nmin1_4239 = min_4240 + 1 &and; min_4240 = <b>min</b>(n,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[t, n] : (( (not (((t &lt; 1) &amp; ((((t &lt; 1) &amp; ((n = 0) &amp; (n = 0))) |  (exists (flted_25_4246: (exists (flted_25_4247: (exists (nmin1_4248: (exists (nmin2_4249:((((flted_25_4247 + 1 = n) &amp; (flted_25_4246 + 2 = n)) &amp;  (exists (min_4250:((n = 1 + min_4250) &amp; (((nmin1_4248 &gt;= nmin2_4249 &amp; min_4250 = nmin2_4249) | (nmin2_4249 &gt; nmin1_4248 &amp; min_4250 = nmin1_4248)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4248) &amp; (nmin1_4248 &lt;= flted_25_4247)) &amp; ((0 &lt;= nmin2_4249) &amp; (nmin2_4249 &lt;= flted_25_4246))))))) )) )) )) ) |  (exists (flted_26_4241: (exists (flted_26_4242: (exists (nmin1_4243: (exists (nmin2_4244:((((flted_26_4242 + 1 = n) &amp; (flted_26_4241 + 1 = n)) &amp;  (exists (min_4245:((n = 1 + min_4245) &amp; (((nmin1_4243 &gt;= nmin2_4244 &amp; min_4245 = nmin2_4244) | (nmin2_4244 &gt; nmin1_4243 &amp; min_4245 = nmin1_4243)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4243) &amp; (nmin1_4243 &lt;= flted_26_4242)) &amp; ((0 &lt;= nmin2_4244) &amp; (nmin2_4244 &lt;= flted_26_4241))))))) )) )) )) ))))  |  (exists (nmin1_4239:((2 = 1 + n) &amp;  (exists (min_4240:((nmin1_4239 = min_4240 + 1) &amp; (((n &gt;= 0 &amp; min_4240 = 0) | (0 &gt; n &amp; min_4240 = n)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[t,0]: t &lt;= 0}</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4259  &exist; flted_25_4260  &exist; nmin1_4261  &exist; nmin2_4262 (flted_25_4260 + 1 = n &and; flted_25_4259 + 2 = n &and;  &exist; min_4263 (n = 1 + min_4263 &and; min_4263 = <b>min</b>(nmin1_4261,nmin2_4262)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4261 &and; nmin1_4261 &le; flted_25_4260 &and; 0 &le; nmin2_4262 &and; nmin2_4262 &le; flted_25_4259) &or;  &exist; flted_26_4254  &exist; flted_26_4255  &exist; nmin1_4256  &exist; nmin2_4257 (flted_26_4255 + 1 = n &and; flted_26_4254 + 1 = n &and;  &exist; min_4258 (n = 1 + min_4258 &and; min_4258 = <b>min</b>(nmin1_4256,nmin2_4257)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4256 &and; nmin1_4256 &le; flted_26_4255 &and; 0 &le; nmin2_4257 &and; nmin2_4257 &le; flted_26_4254)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; n = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= n 0))) (exists ((flted_25_4259 Int)) (exists ((flted_25_4260 Int)) (exists ((nmin1_4261 Int)) (exists ((nmin2_4262 Int)) (and (and (and (= (+ flted_25_4260 1) n) (= (+ flted_25_4259 2) n)) (exists ((min_4263 Int)) (and (= n (+ 1 min_4263)) (or (and (= min_4263 nmin1_4261) (&lt; nmin1_4261 nmin2_4262)) (and (= min_4263 nmin2_4262) (&gt;= nmin1_4261 nmin2_4262)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4261) (&lt;= nmin1_4261 flted_25_4260)) (and (&lt;= 0 nmin2_4262) (&lt;= nmin2_4262 flted_25_4259)))))))))) (exists ((flted_26_4254 Int)) (exists ((flted_26_4255 Int)) (exists ((nmin1_4256 Int)) (exists ((nmin2_4257 Int)) (and (and (and (= (+ flted_26_4255 1) n) (= (+ flted_26_4254 1) n)) (exists ((min_4258 Int)) (and (= n (+ 1 min_4258)) (or (and (= min_4258 nmin1_4256) (&lt; nmin1_4256 nmin2_4257)) (and (= min_4258 nmin2_4257) (&gt;= nmin1_4256 nmin2_4257)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_4256) (&lt;= nmin1_4256 flted_26_4255)) (and (&lt;= 0 nmin2_4257) (&lt;= nmin2_4257 flted_26_4254)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= n 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4267 (2 = 1 &and;  &exist; min_4268 (nmin1_4267 = min_4268 + 1 &and; min_4268 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4267:((2 = 1) &amp;  (exists (min_4268:((nmin1_4267 = min_4268 + 1) &amp; (((0 &gt;= 0 &amp; min_4268 = 0) | (0 &gt; 0 &amp; min_4268 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4269 (2 = 1 &and;  &exist; min_4270 (nmin1_4269 = min_4270 + 1 &and; min_4270 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4269:((2 = 1) &amp;  (exists (min_4270:((nmin1_4269 = min_4270 + 1) &amp; (((0 &gt;= 0 &amp; min_4270 = 0) | (0 &gt; 0 &amp; min_4270 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; n &and; n &le; n)  &#8866;   &exist; nmin1_4272 (2 + n = 1 &and;  &exist; min_4273 (nmin1_4272 = min_4273 + 1 &and; min_4273 = <b>min</b>(0,n)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n] : (( (not (((0 &lt;= n) &amp; (n &lt;= n))))  |  (exists (nmin1_4272:((2 + n = 1) &amp;  (exists (min_4273:((nmin1_4272 = min_4273 + 1) &amp; (((0 &gt;= n &amp; min_4273 = n) | (n &gt; 0 &amp; min_4273 = 0)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n]: 0 &lt;= n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4281  &exist; flted_25_4282  &exist; nmin1_4283  &exist; nmin2_4284 (flted_25_4282 + 1 = n &and; flted_25_4281 + 2 = n &and;  &exist; min_4285 (n = 1 + min_4285 &and; min_4285 = <b>min</b>(nmin1_4283,nmin2_4284)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4283 &and; nmin1_4283 &le; flted_25_4282 &and; 0 &le; nmin2_4284 &and; nmin2_4284 &le; flted_25_4281) &or;  &exist; flted_26_4276  &exist; flted_26_4277  &exist; nmin1_4278  &exist; nmin2_4279 (flted_26_4277 + 1 = n &and; flted_26_4276 + 1 = n &and;  &exist; min_4280 (n = 1 + min_4280 &and; min_4280 = <b>min</b>(nmin1_4278,nmin2_4279)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4278 &and; nmin1_4278 &le; flted_26_4277 &and; 0 &le; nmin2_4279 &and; nmin2_4279 &le; flted_26_4276)))  &#8866;   &exist; nmin1_4274 (2 + n = 1 &and;  &exist; min_4275 (nmin1_4274 = min_4275 + 1 &and; min_4275 = <b>min</b>(0,n)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[t, n] : (( (not (((t &lt; 1) &amp; ((((t &lt; 1) &amp; ((n = 0) &amp; (n = 0))) |  (exists (flted_25_4281: (exists (flted_25_4282: (exists (nmin1_4283: (exists (nmin2_4284:((((flted_25_4282 + 1 = n) &amp; (flted_25_4281 + 2 = n)) &amp;  (exists (min_4285:((n = 1 + min_4285) &amp; (((nmin1_4283 &gt;= nmin2_4284 &amp; min_4285 = nmin2_4284) | (nmin2_4284 &gt; nmin1_4283 &amp; min_4285 = nmin1_4283)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4283) &amp; (nmin1_4283 &lt;= flted_25_4282)) &amp; ((0 &lt;= nmin2_4284) &amp; (nmin2_4284 &lt;= flted_25_4281))))))) )) )) )) ) |  (exists (flted_26_4276: (exists (flted_26_4277: (exists (nmin1_4278: (exists (nmin2_4279:((((flted_26_4277 + 1 = n) &amp; (flted_26_4276 + 1 = n)) &amp;  (exists (min_4280:((n = 1 + min_4280) &amp; (((nmin1_4278 &gt;= nmin2_4279 &amp; min_4280 = nmin2_4279) | (nmin2_4279 &gt; nmin1_4278 &amp; min_4280 = nmin1_4278)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4278) &amp; (nmin1_4278 &lt;= flted_26_4277)) &amp; ((0 &lt;= nmin2_4279) &amp; (nmin2_4279 &lt;= flted_26_4276))))))) )) )) )) ))))  |  (exists (nmin1_4274:((2 + n = 1) &amp;  (exists (min_4275:((nmin1_4274 = min_4275 + 1) &amp; (((0 &gt;= n &amp; min_4275 = n) | (n &gt; 0 &amp; min_4275 = 0)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[t,0]: t &lt;= 0}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4289 (2 = 1 &and;  &exist; min_4290 (nmin1_4289 = min_4290 + 1 &and; min_4290 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4289:((2 = 1) &amp;  (exists (min_4290:((nmin1_4289 = min_4290 + 1) &amp; (((0 &gt;= 0 &amp; min_4290 = 0) | (0 &gt; 0 &amp; min_4290 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4291 (2 = 1 &and;  &exist; min_4292 (nmin1_4291 = min_4292 + 1 &and; min_4292 = <b>min</b>(0,0)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4291:((2 = 1) &amp;  (exists (min_4292:((nmin1_4291 = min_4292 + 1) &amp; (((0 &gt;= 0 &amp; min_4292 = 0) | (0 &gt; 0 &amp; min_4292 = 0)))))) ))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ TRUE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4313 ((nmin1_4313 = 0 &or; nmin1_4313 = 0 + 1) &and;  &exist; min_4314 (nmin1_4313 = min_4314 + 1 &and; min_4314 = <b>min</b>(0,0)) &and; 1 = 0 + 1 &and; 1 = 0 + 1)
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4313:(((((nmin1_4313 = 0) | (nmin1_4313 = 0 + 1)) &amp;  (exists (min_4314:((nmin1_4313 = min_4314 + 1) &amp; (((0 &gt;= 0 &amp; min_4314 = 0) | (0 &gt; 0 &amp; min_4314 = 0)))))) ) &amp; (1 = 0 + 1)) &amp; (1 = 0 + 1)))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul><b>true</b>  &#8866;   &exist; nmin1_4317 ((nmin1_4317 = 0 &or; nmin1_4317 = 0 + 1) &and;  &exist; min_4318 (nmin1_4317 = min_4318 + 1 &and; min_4318 = <b>min</b>(0,0)) &and; 1 = 0 + 1 &and; 1 = 0 + 1)
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[] : ( (exists (nmin1_4317:(((((nmin1_4317 = 0) | (nmin1_4317 = 0 + 1)) &amp;  (exists (min_4318:((nmin1_4317 = min_4318 + 1) &amp; (((0 &gt;= 0 &amp; min_4318 = 0) | (0 &gt; 0 &amp; min_4318 = 0)))))) ) &amp; (1 = 0 + 1)) &amp; (1 = 0 + 1)))) )};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{ FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; n &and; n &le; n)  &#8866;   &exist; nmin1_4321 ((nmin1_4321 = n &or; nmin1_4321 = n + 1) &and;  &exist; min_4322 (nmin1_4321 = min_4322 + 1 &and; min_4322 = <b>min</b>(0,0)) &and; 1 = n + 1 &and; 1 = n + 1)
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n] : (( (not (((0 &lt;= n) &amp; (n &lt;= n))))  |  (exists (nmin1_4321:(((((nmin1_4321 = n) | (nmin1_4321 = n + 1)) &amp;  (exists (min_4322:((nmin1_4321 = min_4322 + 1) &amp; (((0 &gt;= 0 &amp; min_4322 = 0) | (0 &gt; 0 &amp; min_4322 = 0)))))) ) &amp; (1 = n + 1)) &amp; (1 = n + 1)))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n]: 1 &lt;= n}</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; n = 0) &or;  &exist; flted_25_4332  &exist; flted_25_4333  &exist; nmin1_4334  &exist; nmin2_4335 (flted_25_4333 + 1 = n &and; flted_25_4332 + 2 = n &and;  &exist; min_4336 (n = 1 + min_4336 &and; min_4336 = <b>min</b>(nmin1_4334,nmin2_4335)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4334 &and; nmin1_4334 &le; flted_25_4333 &and; 0 &le; nmin2_4335 &and; nmin2_4335 &le; flted_25_4332) &or;  &exist; flted_26_4327  &exist; flted_26_4328  &exist; nmin1_4329  &exist; nmin2_4330 (flted_26_4328 + 1 = n &and; flted_26_4327 + 1 = n &and;  &exist; min_4331 (n = 1 + min_4331 &and; min_4331 = <b>min</b>(nmin1_4329,nmin2_4330)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_4329 &and; nmin1_4329 &le; flted_26_4328 &and; 0 &le; nmin2_4330 &and; nmin2_4330 &le; flted_26_4327)))  &#8866;   &exist; nmin1_4325 ((nmin1_4325 = n &or; nmin1_4325 = n + 1) &and;  &exist; min_4326 (nmin1_4325 = min_4326 + 1 &and; min_4326 = <b>min</b>(0,0)) &and; 1 = n + 1 &and; 1 = n + 1)
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[t, n] : (( (not (((t &lt; 1) &amp; ((((t &lt; 1) &amp; ((n = 0) &amp; (n = 0))) |  (exists (flted_25_4332: (exists (flted_25_4333: (exists (nmin1_4334: (exists (nmin2_4335:((((flted_25_4333 + 1 = n) &amp; (flted_25_4332 + 2 = n)) &amp;  (exists (min_4336:((n = 1 + min_4336) &amp; (((nmin1_4334 &gt;= nmin2_4335 &amp; min_4336 = nmin2_4335) | (nmin2_4335 &gt; nmin1_4334 &amp; min_4336 = nmin1_4334)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4334) &amp; (nmin1_4334 &lt;= flted_25_4333)) &amp; ((0 &lt;= nmin2_4335) &amp; (nmin2_4335 &lt;= flted_25_4332))))))) )) )) )) ) |  (exists (flted_26_4327: (exists (flted_26_4328: (exists (nmin1_4329: (exists (nmin2_4330:((((flted_26_4328 + 1 = n) &amp; (flted_26_4327 + 1 = n)) &amp;  (exists (min_4331:((n = 1 + min_4331) &amp; (((nmin1_4329 &gt;= nmin2_4330 &amp; min_4331 = nmin2_4330) | (nmin2_4330 &gt; nmin1_4329 &amp; min_4331 = nmin1_4329)))))) ) &amp; ((t &gt; 0) &amp; (((0 &lt;= nmin1_4329) &amp; (nmin1_4329 &lt;= flted_26_4328)) &amp; ((0 &lt;= nmin2_4330) &amp; (nmin2_4330 &lt;= flted_26_4327))))))) )) )) )) ))))  |  (exists (nmin1_4325:(((((nmin1_4325 = n) | (nmin1_4325 = n + 1)) &amp;  (exists (min_4326:((nmin1_4325 = min_4326 + 1) &amp; (((0 &gt;= 0 &amp; min_4326 = 0) | (0 &gt; 0 &amp; min_4326 = 0)))))) ) &amp; (1 = n + 1)) &amp; (1 = n + 1)))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[t,n]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4377  &exist; flted_25_4378  &exist; nmin1_4379  &exist; nmin2_4380 (flted_25_4378 + 1 = flted_26_3636 &and; flted_25_4377 + 2 = flted_26_3636 &and;  &exist; min_4381 (nmin2_3641 = 1 + min_4381 &and; min_4381 = <b>min</b>(nmin1_4379,nmin2_4380)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4379 &and; nmin1_4379 &le; flted_25_4378 &and; 0 &le; nmin2_4380 &and; nmin2_4380 &le; flted_25_4377) &or;  &exist; flted_26_4372  &exist; flted_26_4373  &exist; nmin1_4374  &exist; nmin2_4375 (flted_26_4373 + 1 = flted_26_3636 &and; flted_26_4372 + 1 = flted_26_3636 &and;  &exist; min_4376 (nmin2_3641 = 1 + min_4376 &and; min_4376 = <b>min</b>(nmin1_4374,nmin2_4375)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4374 &and; nmin1_4374 &le; flted_26_4373 &and; 0 &le; nmin2_4375 &and; nmin2_4375 &le; flted_26_4372)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4382 (n = 1 + min_4382 &and; min_4382 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; ((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4367  &exist; flted_25_4368  &exist; nmin1_4369  &exist; nmin2_4370 (flted_25_4368 + 1 = flted_79_4133 &and; flted_25_4367 + 2 = flted_79_4133 &and;  &exist; min_4371 (nmin1_4134 = 1 + min_4371 &and; min_4371 = <b>min</b>(nmin1_4369,nmin2_4370)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4369 &and; nmin1_4369 &le; flted_25_4368 &and; 0 &le; nmin2_4370 &and; nmin2_4370 &le; flted_25_4367) &or;  &exist; flted_26_4362  &exist; flted_26_4363  &exist; nmin1_4364  &exist; nmin2_4365 (flted_26_4363 + 1 = flted_79_4133 &and; flted_26_4362 + 1 = flted_79_4133 &and;  &exist; min_4366 (nmin1_4134 = 1 + min_4366 &and; min_4366 = <b>min</b>(nmin1_4364,nmin2_4365)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4364 &and; nmin1_4364 &le; flted_26_4363 &and; 0 &le; nmin2_4365 &and; nmin2_4365 &le; flted_26_4362)))  &#8866;  (aux_71' = <b>null</b> &or; flted_79_4133 = 0 &or; nmin1_4134 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4377 Int)) (exists ((flted_25_4378 Int)) (exists ((nmin1_4379 Int)) (exists ((nmin2_4380 Int)) (and (and (and (= (+ flted_25_4378 1) flted_26_3636) (= (+ flted_25_4377 2) flted_26_3636)) (exists ((min_4381 Int)) (and (= nmin2_3641 (+ 1 min_4381)) (or (and (= min_4381 nmin1_4379) (&lt; nmin1_4379 nmin2_4380)) (and (= min_4381 nmin2_4380) (&gt;= nmin1_4379 nmin2_4380)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4379) (&lt;= nmin1_4379 flted_25_4378)) (and (&lt;= 0 nmin2_4380) (&lt;= nmin2_4380 flted_25_4377)))))))))) (exists ((flted_26_4372 Int)) (exists ((flted_26_4373 Int)) (exists ((nmin1_4374 Int)) (exists ((nmin2_4375 Int)) (and (and (and (= (+ flted_26_4373 1) flted_26_3636) (= (+ flted_26_4372 1) flted_26_3636)) (exists ((min_4376 Int)) (and (= nmin2_3641 (+ 1 min_4376)) (or (and (= min_4376 nmin1_4374) (&lt; nmin1_4374 nmin2_4375)) (and (= min_4376 nmin2_4375) (&gt;= nmin1_4374 nmin2_4375)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4374) (&lt;= nmin1_4374 flted_26_4373)) (and (&lt;= 0 nmin2_4375) (&lt;= nmin2_4375 flted_26_4372)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4382 Int)) (and (= n (+ 1 min_4382)) (or (and (= min_4382 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4382 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4367 Int)) (exists ((flted_25_4368 Int)) (exists ((nmin1_4369 Int)) (exists ((nmin2_4370 Int)) (and (and (and (= (+ flted_25_4368 1) flted_79_4133) (= (+ flted_25_4367 2) flted_79_4133)) (exists ((min_4371 Int)) (and (= nmin1_4134 (+ 1 min_4371)) (or (and (= min_4371 nmin1_4369) (&lt; nmin1_4369 nmin2_4370)) (and (= min_4371 nmin2_4370) (&gt;= nmin1_4369 nmin2_4370)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4369) (&lt;= nmin1_4369 flted_25_4368)) (and (&lt;= 0 nmin2_4370) (&lt;= nmin2_4370 flted_25_4367)))))))))) (exists ((flted_26_4362 Int)) (exists ((flted_26_4363 Int)) (exists ((nmin1_4364 Int)) (exists ((nmin2_4365 Int)) (and (and (and (= (+ flted_26_4363 1) flted_79_4133) (= (+ flted_26_4362 1) flted_79_4133)) (exists ((min_4366 Int)) (and (= nmin1_4134 (+ 1 min_4366)) (or (and (= min_4366 nmin1_4364) (&lt; nmin1_4364 nmin2_4365)) (and (= min_4366 nmin2_4365) (&gt;= nmin1_4364 nmin2_4365)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4364) (&lt;= nmin1_4364 flted_26_4363)) (and (&lt;= 0 nmin2_4365) (&lt;= nmin2_4365 flted_26_4362)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_79_4133 0) (= nmin1_4134 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4389  &exist; flted_25_4390  &exist; nmin1_4391  &exist; nmin2_4392 (flted_25_4390 + 1 = flted_79_4133 &and; flted_25_4389 + 2 = flted_79_4133 &and;  &exist; min_4393 (nmin1_4134 = 1 + min_4393 &and; min_4393 = <b>min</b>(nmin1_4391,nmin2_4392)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4391 &and; nmin1_4391 &le; flted_25_4390 &and; 0 &le; nmin2_4392 &and; nmin2_4392 &le; flted_25_4389) &or;  &exist; flted_26_4384  &exist; flted_26_4385  &exist; nmin1_4386  &exist; nmin2_4387 (flted_26_4385 + 1 = flted_79_4133 &and; flted_26_4384 + 1 = flted_79_4133 &and;  &exist; min_4388 (nmin1_4134 = 1 + min_4388 &and; min_4388 = <b>min</b>(nmin1_4386,nmin2_4387)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4386 &and; nmin1_4386 &le; flted_26_4385 &and; 0 &le; nmin2_4387 &and; nmin2_4387 &le; flted_26_4384)) &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_26_3636 + 1 = n &and;  &exist; min_4404 (n = 1 + min_4404 &and; min_4404 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; flted_79_4133 = 1 + flted_26_3636 &and; nmin1_3639 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4399  &exist; flted_25_4400  &exist; nmin1_4401  &exist; nmin2_4402 (flted_25_4400 + 1 = flted_26_3636 &and; flted_25_4399 + 2 = flted_26_3636 &and;  &exist; min_4403 (nmin2_3641 = 1 + min_4403 &and; min_4403 = <b>min</b>(nmin1_4401,nmin2_4402)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4401 &and; nmin1_4401 &le; flted_25_4400 &and; 0 &le; nmin2_4402 &and; nmin2_4402 &le; flted_25_4399) &or;  &exist; flted_26_4394  &exist; flted_26_4395  &exist; nmin1_4396  &exist; nmin2_4397 (flted_26_4395 + 1 = flted_26_3636 &and; flted_26_4394 + 1 = flted_26_3636 &and;  &exist; min_4398 (nmin2_3641 = 1 + min_4398 &and; min_4398 = <b>min</b>(nmin1_4396,nmin2_4397)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4396 &and; nmin1_4396 &le; flted_26_4395 &and; 0 &le; nmin2_4397 &and; nmin2_4397 &le; flted_26_4394)))  &#8866;  (r_3640 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin2_3641 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4389 Int)) (exists ((flted_25_4390 Int)) (exists ((nmin1_4391 Int)) (exists ((nmin2_4392 Int)) (and (and (and (= (+ flted_25_4390 1) flted_79_4133) (= (+ flted_25_4389 2) flted_79_4133)) (exists ((min_4393 Int)) (and (= nmin1_4134 (+ 1 min_4393)) (or (and (= min_4393 nmin1_4391) (&lt; nmin1_4391 nmin2_4392)) (and (= min_4393 nmin2_4392) (&gt;= nmin1_4391 nmin2_4392)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4391) (&lt;= nmin1_4391 flted_25_4390)) (and (&lt;= 0 nmin2_4392) (&lt;= nmin2_4392 flted_25_4389)))))))))) (exists ((flted_26_4384 Int)) (exists ((flted_26_4385 Int)) (exists ((nmin1_4386 Int)) (exists ((nmin2_4387 Int)) (and (and (and (= (+ flted_26_4385 1) flted_79_4133) (= (+ flted_26_4384 1) flted_79_4133)) (exists ((min_4388 Int)) (and (= nmin1_4134 (+ 1 min_4388)) (or (and (= min_4388 nmin1_4386) (&lt; nmin1_4386 nmin2_4387)) (and (= min_4388 nmin2_4387) (&gt;= nmin1_4386 nmin2_4387)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4386) (&lt;= nmin1_4386 flted_26_4385)) (and (&lt;= 0 nmin2_4387) (&lt;= nmin2_4387 flted_26_4384)))))))))))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4404 Int)) (and (= n (+ 1 min_4404)) (or (and (= min_4404 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4404 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4399 Int)) (exists ((flted_25_4400 Int)) (exists ((nmin1_4401 Int)) (exists ((nmin2_4402 Int)) (and (and (and (= (+ flted_25_4400 1) flted_26_3636) (= (+ flted_25_4399 2) flted_26_3636)) (exists ((min_4403 Int)) (and (= nmin2_3641 (+ 1 min_4403)) (or (and (= min_4403 nmin1_4401) (&lt; nmin1_4401 nmin2_4402)) (and (= min_4403 nmin2_4402) (&gt;= nmin1_4401 nmin2_4402)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4401) (&lt;= nmin1_4401 flted_25_4400)) (and (&lt;= 0 nmin2_4402) (&lt;= nmin2_4402 flted_25_4399)))))))))) (exists ((flted_26_4394 Int)) (exists ((flted_26_4395 Int)) (exists ((nmin1_4396 Int)) (exists ((nmin2_4397 Int)) (and (and (and (= (+ flted_26_4395 1) flted_26_3636) (= (+ flted_26_4394 1) flted_26_3636)) (exists ((min_4398 Int)) (and (= nmin2_3641 (+ 1 min_4398)) (or (and (= min_4398 nmin1_4396) (&lt; nmin1_4396 nmin2_4397)) (and (= min_4398 nmin2_4397) (&gt;= nmin1_4396 nmin2_4397)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4396) (&lt;= nmin1_4396 flted_26_4395)) (and (&lt;= 0 nmin2_4397) (&lt;= nmin2_4397 flted_26_4394)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_3640 1) (or (= flted_26_3636 0) (= nmin2_3641 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_3639 &and; flted_26_3636 + 1 = n &and;  &exist; min_4408 (n = 1 + min_4408 &and; min_4408 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin1_4134 &and; nmin1_4134 &le; flted_79_4133)  &#8866;   &exist; nmin1_4406 (1 + flted_26_3636 = 1 + flted_79_4133 &and;  &exist; min_4407 (nmin1_4406 = min_4407 + 1 &and; min_4407 = <b>min</b>(nmin1_4134,nmin2_3641)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin1_3639, flted_26_3636, flted_79_4133, nmin1_4134, nmin2_3641] : (( (not (((((((((((((0 &lt;= nmin1_3639) &amp; (flted_26_3636 + 1 = n)) &amp;  (exists (min_4408:((n = 1 + min_4408) &amp; (((nmin1_3639 &gt;= nmin2_3641 &amp; min_4408 = nmin2_3641) | (nmin2_3641 &gt; nmin1_3639 &amp; min_4408 = nmin1_3639)))))) ) &amp; (flted_26_3636 &lt;= nmin1_3639)) &amp; (flted_26_3636 &lt;= nmin2_3641)) &amp; (flted_79_4133 = 1 + flted_26_3636)) &amp; ((nmin1_4134 = nmin1_3639) | (nmin1_4134 = 1 + nmin1_3639))) &amp; (nmin1_3639 &lt;= flted_26_3636)) &amp; (0 &lt;= nmin2_3641)) &amp; (nmin2_3641 &lt;= flted_26_3636)) &amp; (0 &lt;= nmin1_4134)) &amp; (nmin1_4134 &lt;= flted_79_4133))))  |  (exists (nmin1_4406:((1 + flted_26_3636 = 1 + flted_79_4133) &amp;  (exists (min_4407:((nmin1_4406 = min_4407 + 1) &amp; (((nmin1_4134 &gt;= nmin2_3641 &amp; min_4407 = nmin2_3641) | (nmin2_3641 &gt; nmin1_4134 &amp; min_4407 = nmin1_4134)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,n-1,n-1,n,n,n-1]: 1 &lt;= n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin1_3639 &and; flted_26_3636 + 1 = n &and;  &exist; min_4431 (n = 1 + min_4431 &and; min_4431 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; nmin1_3639 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4426  &exist; flted_25_4427  &exist; nmin1_4428  &exist; nmin2_4429 (flted_25_4427 + 1 = flted_26_3636 &and; flted_25_4426 + 2 = flted_26_3636 &and;  &exist; min_4430 (nmin2_3641 = 1 + min_4430 &and; min_4430 = <b>min</b>(nmin1_4428,nmin2_4429)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4428 &and; nmin1_4428 &le; flted_25_4427 &and; 0 &le; nmin2_4429 &and; nmin2_4429 &le; flted_25_4426) &or;  &exist; flted_26_4421  &exist; flted_26_4422  &exist; nmin1_4423  &exist; nmin2_4424 (flted_26_4422 + 1 = flted_26_3636 &and; flted_26_4421 + 1 = flted_26_3636 &and;  &exist; min_4425 (nmin2_3641 = 1 + min_4425 &and; min_4425 = <b>min</b>(nmin1_4423,nmin2_4424)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4423 &and; nmin1_4423 &le; flted_26_4422 &and; 0 &le; nmin2_4424 &and; nmin2_4424 &le; flted_26_4421)) &and; ((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4416  &exist; flted_25_4417  &exist; nmin1_4418  &exist; nmin2_4419 (flted_25_4417 + 1 = flted_79_4133 &and; flted_25_4416 + 2 = flted_79_4133 &and;  &exist; min_4420 (nmin1_4134 = 1 + min_4420 &and; min_4420 = <b>min</b>(nmin1_4418,nmin2_4419)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4418 &and; nmin1_4418 &le; flted_25_4417 &and; 0 &le; nmin2_4419 &and; nmin2_4419 &le; flted_25_4416) &or;  &exist; flted_26_4411  &exist; flted_26_4412  &exist; nmin1_4413  &exist; nmin2_4414 (flted_26_4412 + 1 = flted_79_4133 &and; flted_26_4411 + 1 = flted_79_4133 &and;  &exist; min_4415 (nmin1_4134 = 1 + min_4415 &and; min_4415 = <b>min</b>(nmin1_4413,nmin2_4414)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4413 &and; nmin1_4413 &le; flted_26_4412 &and; 0 &le; nmin2_4414 &and; nmin2_4414 &le; flted_26_4411)))  &#8866;   &exist; nmin1_4409 (1 + flted_26_3636 = 1 + flted_79_4133 &and;  &exist; min_4410 (nmin1_4409 = min_4410 + 1 &and; min_4410 = <b>min</b>(nmin1_4134,nmin2_3641)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin1_3639, r_3640, aux_71PRMD, flted_26_3636, flted_79_4133, nmin1_4134, nmin2_3641] : (( (not (((((((((((((0 &lt;= nmin1_3639) &amp; (flted_26_3636 + 1 = n)) &amp;  (exists (min_4431:((n = 1 + min_4431) &amp; (((nmin1_3639 &gt;= nmin2_3641 &amp; min_4431 = nmin2_3641) | (nmin2_3641 &gt; nmin1_3639 &amp; min_4431 = nmin1_3639)))))) ) &amp; (flted_26_3636 &lt;= nmin1_3639)) &amp; (flted_26_3636 &lt;= nmin2_3641)) &amp; (0 &lt;= nmin2_3641)) &amp; (nmin2_3641 &lt;= flted_26_3636)) &amp; (flted_79_4133 = 1 + flted_26_3636)) &amp; ((nmin1_4134 = nmin1_3639) | (nmin1_4134 = 1 + nmin1_3639))) &amp; (nmin1_3639 &lt;= flted_26_3636)) &amp; ((((r_3640 &lt; 1) &amp; ((flted_26_3636 = 0) &amp; (nmin2_3641 = 0))) |  (exists (flted_25_4426: (exists (flted_25_4427: (exists (nmin1_4428: (exists (nmin2_4429:((((flted_25_4427 + 1 = flted_26_3636) &amp; (flted_25_4426 + 2 = flted_26_3636)) &amp;  (exists (min_4430:((nmin2_3641 = 1 + min_4430) &amp; (((nmin1_4428 &gt;= nmin2_4429 &amp; min_4430 = nmin2_4429) | (nmin2_4429 &gt; nmin1_4428 &amp; min_4430 = nmin1_4428)))))) ) &amp; ((r_3640 &gt; 0) &amp; (((0 &lt;= nmin1_4428) &amp; (nmin1_4428 &lt;= flted_25_4427)) &amp; ((0 &lt;= nmin2_4429) &amp; (nmin2_4429 &lt;= flted_25_4426))))))) )) )) )) ) |  (exists (flted_26_4421: (exists (flted_26_4422: (exists (nmin1_4423: (exists (nmin2_4424:((((flted_26_4422 + 1 = flted_26_3636) &amp; (flted_26_4421 + 1 = flted_26_3636)) &amp;  (exists (min_4425:((nmin2_3641 = 1 + min_4425) &amp; (((nmin1_4423 &gt;= nmin2_4424 &amp; min_4425 = nmin2_4424) | (nmin2_4424 &gt; nmin1_4423 &amp; min_4425 = nmin1_4423)))))) ) &amp; ((r_3640 &gt; 0) &amp; (((0 &lt;= nmin1_4423) &amp; (nmin1_4423 &lt;= flted_26_4422)) &amp; ((0 &lt;= nmin2_4424) &amp; (nmin2_4424 &lt;= flted_26_4421))))))) )) )) )) )) &amp; ((((aux_71PRMD &lt; 1) &amp; ((flted_79_4133 = 0) &amp; (nmin1_4134 = 0))) |  (exists (flted_25_4416: (exists (flted_25_4417: (exists (nmin1_4418: (exists (nmin2_4419:((((flted_25_4417 + 1 = flted_79_4133) &amp; (flted_25_4416 + 2 = flted_79_4133)) &amp;  (exists (min_4420:((nmin1_4134 = 1 + min_4420) &amp; (((nmin1_4418 &gt;= nmin2_4419 &amp; min_4420 = nmin2_4419) | (nmin2_4419 &gt; nmin1_4418 &amp; min_4420 = nmin1_4418)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_4418) &amp; (nmin1_4418 &lt;= flted_25_4417)) &amp; ((0 &lt;= nmin2_4419) &amp; (nmin2_4419 &lt;= flted_25_4416))))))) )) )) )) ) |  (exists (flted_26_4411: (exists (flted_26_4412: (exists (nmin1_4413: (exists (nmin2_4414:((((flted_26_4412 + 1 = flted_79_4133) &amp; (flted_26_4411 + 1 = flted_79_4133)) &amp;  (exists (min_4415:((nmin1_4134 = 1 + min_4415) &amp; (((nmin1_4413 &gt;= nmin2_4414 &amp; min_4415 = nmin2_4414) | (nmin2_4414 &gt; nmin1_4413 &amp; min_4415 = nmin1_4413)))))) ) &amp; ((aux_71PRMD &gt; 0) &amp; (((0 &lt;= nmin1_4413) &amp; (nmin1_4413 &lt;= flted_26_4412)) &amp; ((0 &lt;= nmin2_4414) &amp; (nmin2_4414 &lt;= flted_26_4411))))))) )) )) )) ))))  |  (exists (nmin1_4409:((1 + flted_26_3636 = 1 + flted_79_4133) &amp;  (exists (min_4410:((nmin1_4409 = min_4410 + 1) &amp; (((nmin1_4134 &gt;= nmin2_3641 &amp; min_4410 = nmin2_3641) | (nmin2_3641 &gt; nmin1_4134 &amp; min_4410 = nmin1_4134)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[n,n-1,r_3640,aux_71PRMD,n-1,n,n,n-1]: 2 &lt;= n &amp;&amp; 1 &lt;= aux_71PRMD &amp;&amp; 1 &lt;= r_3640}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4441  &exist; flted_25_4442  &exist; nmin1_4443  &exist; nmin2_4444 (flted_25_4442 + 1 = flted_79_4133 &and; flted_25_4441 + 2 = flted_79_4133 &and;  &exist; min_4445 (nmin1_4134 = 1 + min_4445 &and; min_4445 = <b>min</b>(nmin1_4443,nmin2_4444)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4443 &and; nmin1_4443 &le; flted_25_4442 &and; 0 &le; nmin2_4444 &and; nmin2_4444 &le; flted_25_4441) &or;  &exist; flted_26_4436  &exist; flted_26_4437  &exist; nmin1_4438  &exist; nmin2_4439 (flted_26_4437 + 1 = flted_79_4133 &and; flted_26_4436 + 1 = flted_79_4133 &and;  &exist; min_4440 (nmin1_4134 = 1 + min_4440 &and; min_4440 = <b>min</b>(nmin1_4438,nmin2_4439)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4438 &and; nmin1_4438 &le; flted_26_4437 &and; 0 &le; nmin2_4439 &and; nmin2_4439 &le; flted_26_4436)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_79_4133 = 1 + flted_26_3636 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4456 (n = 1 + min_4456 &and; min_4456 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4451  &exist; flted_25_4452  &exist; nmin1_4453  &exist; nmin2_4454 (flted_25_4452 + 1 = flted_26_3636 &and; flted_25_4451 + 2 = flted_26_3636 &and;  &exist; min_4455 (nmin2_3641 = 1 + min_4455 &and; min_4455 = <b>min</b>(nmin1_4453,nmin2_4454)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4453 &and; nmin1_4453 &le; flted_25_4452 &and; 0 &le; nmin2_4454 &and; nmin2_4454 &le; flted_25_4451) &or;  &exist; flted_26_4446  &exist; flted_26_4447  &exist; nmin1_4448  &exist; nmin2_4449 (flted_26_4447 + 1 = flted_26_3636 &and; flted_26_4446 + 1 = flted_26_3636 &and;  &exist; min_4450 (nmin2_3641 = 1 + min_4450 &and; min_4450 = <b>min</b>(nmin1_4448,nmin2_4449)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4448 &and; nmin1_4448 &le; flted_26_4447 &and; 0 &le; nmin2_4449 &and; nmin2_4449 &le; flted_26_4446)))  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4441 Int)) (exists ((flted_25_4442 Int)) (exists ((nmin1_4443 Int)) (exists ((nmin2_4444 Int)) (and (and (and (= (+ flted_25_4442 1) flted_79_4133) (= (+ flted_25_4441 2) flted_79_4133)) (exists ((min_4445 Int)) (and (= nmin1_4134 (+ 1 min_4445)) (or (and (= min_4445 nmin1_4443) (&lt; nmin1_4443 nmin2_4444)) (and (= min_4445 nmin2_4444) (&gt;= nmin1_4443 nmin2_4444)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4443) (&lt;= nmin1_4443 flted_25_4442)) (and (&lt;= 0 nmin2_4444) (&lt;= nmin2_4444 flted_25_4441)))))))))) (exists ((flted_26_4436 Int)) (exists ((flted_26_4437 Int)) (exists ((nmin1_4438 Int)) (exists ((nmin2_4439 Int)) (and (and (and (= (+ flted_26_4437 1) flted_79_4133) (= (+ flted_26_4436 1) flted_79_4133)) (exists ((min_4440 Int)) (and (= nmin1_4134 (+ 1 min_4440)) (or (and (= min_4440 nmin1_4438) (&lt; nmin1_4438 nmin2_4439)) (and (= min_4440 nmin2_4439) (&gt;= nmin1_4438 nmin2_4439)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4438) (&lt;= nmin1_4438 flted_26_4437)) (and (&lt;= 0 nmin2_4439) (&lt;= nmin2_4439 flted_26_4436)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4456 Int)) (and (= n (+ 1 min_4456)) (or (and (= min_4456 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4456 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4451 Int)) (exists ((flted_25_4452 Int)) (exists ((nmin1_4453 Int)) (exists ((nmin2_4454 Int)) (and (and (and (= (+ flted_25_4452 1) flted_26_3636) (= (+ flted_25_4451 2) flted_26_3636)) (exists ((min_4455 Int)) (and (= nmin2_3641 (+ 1 min_4455)) (or (and (= min_4455 nmin1_4453) (&lt; nmin1_4453 nmin2_4454)) (and (= min_4455 nmin2_4454) (&gt;= nmin1_4453 nmin2_4454)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4453) (&lt;= nmin1_4453 flted_25_4452)) (and (&lt;= 0 nmin2_4454) (&lt;= nmin2_4454 flted_25_4451)))))))))) (exists ((flted_26_4446 Int)) (exists ((flted_26_4447 Int)) (exists ((nmin1_4448 Int)) (exists ((nmin2_4449 Int)) (and (and (and (= (+ flted_26_4447 1) flted_26_3636) (= (+ flted_26_4446 1) flted_26_3636)) (exists ((min_4450 Int)) (and (= nmin2_3641 (+ 1 min_4450)) (or (and (= min_4450 nmin1_4448) (&lt; nmin1_4448 nmin2_4449)) (and (= min_4450 nmin2_4449) (&gt;= nmin1_4448 nmin2_4449)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4448) (&lt;= nmin1_4448 flted_26_4447)) (and (&lt;= 0 nmin2_4449) (&lt;= nmin2_4449 flted_26_4446)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_3636 + 1 = n &and;  &exist; min_4481 (n = 1 + min_4481 &and; min_4481 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4476  &exist; flted_25_4477  &exist; nmin1_4478  &exist; nmin2_4479 (flted_25_4477 + 1 = flted_26_3636 &and; flted_25_4476 + 2 = flted_26_3636 &and;  &exist; min_4480 (nmin2_3641 = 1 + min_4480 &and; min_4480 = <b>min</b>(nmin1_4478,nmin2_4479)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4478 &and; nmin1_4478 &le; flted_25_4477 &and; 0 &le; nmin2_4479 &and; nmin2_4479 &le; flted_25_4476) &or;  &exist; flted_26_4471  &exist; flted_26_4472  &exist; nmin1_4473  &exist; nmin2_4474 (flted_26_4472 + 1 = flted_26_3636 &and; flted_26_4471 + 1 = flted_26_3636 &and;  &exist; min_4475 (nmin2_3641 = 1 + min_4475 &and; min_4475 = <b>min</b>(nmin1_4473,nmin2_4474)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4473 &and; nmin1_4473 &le; flted_26_4472 &and; 0 &le; nmin2_4474 &and; nmin2_4474 &le; flted_26_4471)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_79_4133 = 1 + flted_26_3636 &and; ((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4466  &exist; flted_25_4467  &exist; nmin1_4468  &exist; nmin2_4469 (flted_25_4467 + 1 = flted_79_4133 &and; flted_25_4466 + 2 = flted_79_4133 &and;  &exist; min_4470 (nmin1_4134 = 1 + min_4470 &and; min_4470 = <b>min</b>(nmin1_4468,nmin2_4469)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4468 &and; nmin1_4468 &le; flted_25_4467 &and; 0 &le; nmin2_4469 &and; nmin2_4469 &le; flted_25_4466) &or;  &exist; flted_26_4461  &exist; flted_26_4462  &exist; nmin1_4463  &exist; nmin2_4464 (flted_26_4462 + 1 = flted_79_4133 &and; flted_26_4461 + 1 = flted_79_4133 &and;  &exist; min_4465 (nmin1_4134 = 1 + min_4465 &and; min_4465 = <b>min</b>(nmin1_4463,nmin2_4464)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4463 &and; nmin1_4463 &le; flted_26_4462 &and; 0 &le; nmin2_4464 &and; nmin2_4464 &le; flted_26_4461)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4481 Int)) (and (= n (+ 1 min_4481)) (or (and (= min_4481 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4481 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4476 Int)) (exists ((flted_25_4477 Int)) (exists ((nmin1_4478 Int)) (exists ((nmin2_4479 Int)) (and (and (and (= (+ flted_25_4477 1) flted_26_3636) (= (+ flted_25_4476 2) flted_26_3636)) (exists ((min_4480 Int)) (and (= nmin2_3641 (+ 1 min_4480)) (or (and (= min_4480 nmin1_4478) (&lt; nmin1_4478 nmin2_4479)) (and (= min_4480 nmin2_4479) (&gt;= nmin1_4478 nmin2_4479)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4478) (&lt;= nmin1_4478 flted_25_4477)) (and (&lt;= 0 nmin2_4479) (&lt;= nmin2_4479 flted_25_4476)))))))))) (exists ((flted_26_4471 Int)) (exists ((flted_26_4472 Int)) (exists ((nmin1_4473 Int)) (exists ((nmin2_4474 Int)) (and (and (and (= (+ flted_26_4472 1) flted_26_3636) (= (+ flted_26_4471 1) flted_26_3636)) (exists ((min_4475 Int)) (and (= nmin2_3641 (+ 1 min_4475)) (or (and (= min_4475 nmin1_4473) (&lt; nmin1_4473 nmin2_4474)) (and (= min_4475 nmin2_4474) (&gt;= nmin1_4473 nmin2_4474)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4473) (&lt;= nmin1_4473 flted_26_4472)) (and (&lt;= 0 nmin2_4474) (&lt;= nmin2_4474 flted_26_4471)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4466 Int)) (exists ((flted_25_4467 Int)) (exists ((nmin1_4468 Int)) (exists ((nmin2_4469 Int)) (and (and (and (= (+ flted_25_4467 1) flted_79_4133) (= (+ flted_25_4466 2) flted_79_4133)) (exists ((min_4470 Int)) (and (= nmin1_4134 (+ 1 min_4470)) (or (and (= min_4470 nmin1_4468) (&lt; nmin1_4468 nmin2_4469)) (and (= min_4470 nmin2_4469) (&gt;= nmin1_4468 nmin2_4469)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4468) (&lt;= nmin1_4468 flted_25_4467)) (and (&lt;= 0 nmin2_4469) (&lt;= nmin2_4469 flted_25_4466)))))))))) (exists ((flted_26_4461 Int)) (exists ((flted_26_4462 Int)) (exists ((nmin1_4463 Int)) (exists ((nmin2_4464 Int)) (and (and (and (= (+ flted_26_4462 1) flted_79_4133) (= (+ flted_26_4461 1) flted_79_4133)) (exists ((min_4465 Int)) (and (= nmin1_4134 (+ 1 min_4465)) (or (and (= min_4465 nmin1_4463) (&lt; nmin1_4463 nmin2_4464)) (and (= min_4465 nmin2_4464) (&gt;= nmin1_4463 nmin2_4464)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4463) (&lt;= nmin1_4463 flted_26_4462)) (and (&lt;= 0 nmin2_4464) (&lt;= nmin2_4464 flted_26_4461)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4501  &exist; flted_25_4502  &exist; nmin1_4503  &exist; nmin2_4504 (flted_25_4502 + 1 = flted_26_3636 &and; flted_25_4501 + 2 = flted_26_3636 &and;  &exist; min_4505 (nmin2_3641 = 1 + min_4505 &and; min_4505 = <b>min</b>(nmin1_4503,nmin2_4504)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4503 &and; nmin1_4503 &le; flted_25_4502 &and; 0 &le; nmin2_4504 &and; nmin2_4504 &le; flted_25_4501) &or;  &exist; flted_26_4496  &exist; flted_26_4497  &exist; nmin1_4498  &exist; nmin2_4499 (flted_26_4497 + 1 = flted_26_3636 &and; flted_26_4496 + 1 = flted_26_3636 &and;  &exist; min_4500 (nmin2_3641 = 1 + min_4500 &and; min_4500 = <b>min</b>(nmin1_4498,nmin2_4499)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4498 &and; nmin1_4498 &le; flted_26_4497 &and; 0 &le; nmin2_4499 &and; nmin2_4499 &le; flted_26_4496)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4506 (n = 1 + min_4506 &and; min_4506 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; ((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4491  &exist; flted_25_4492  &exist; nmin1_4493  &exist; nmin2_4494 (flted_25_4492 + 1 = flted_79_4133 &and; flted_25_4491 + 2 = flted_79_4133 &and;  &exist; min_4495 (nmin1_4134 = 1 + min_4495 &and; min_4495 = <b>min</b>(nmin1_4493,nmin2_4494)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4493 &and; nmin1_4493 &le; flted_25_4492 &and; 0 &le; nmin2_4494 &and; nmin2_4494 &le; flted_25_4491) &or;  &exist; flted_26_4486  &exist; flted_26_4487  &exist; nmin1_4488  &exist; nmin2_4489 (flted_26_4487 + 1 = flted_79_4133 &and; flted_26_4486 + 1 = flted_79_4133 &and;  &exist; min_4490 (nmin1_4134 = 1 + min_4490 &and; min_4490 = <b>min</b>(nmin1_4488,nmin2_4489)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4488 &and; nmin1_4488 &le; flted_26_4487 &and; 0 &le; nmin2_4489 &and; nmin2_4489 &le; flted_26_4486)))  &#8866;  (aux_71' = <b>null</b> &or; flted_79_4133 = 0 &or; nmin1_4134 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4501 Int)) (exists ((flted_25_4502 Int)) (exists ((nmin1_4503 Int)) (exists ((nmin2_4504 Int)) (and (and (and (= (+ flted_25_4502 1) flted_26_3636) (= (+ flted_25_4501 2) flted_26_3636)) (exists ((min_4505 Int)) (and (= nmin2_3641 (+ 1 min_4505)) (or (and (= min_4505 nmin1_4503) (&lt; nmin1_4503 nmin2_4504)) (and (= min_4505 nmin2_4504) (&gt;= nmin1_4503 nmin2_4504)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4503) (&lt;= nmin1_4503 flted_25_4502)) (and (&lt;= 0 nmin2_4504) (&lt;= nmin2_4504 flted_25_4501)))))))))) (exists ((flted_26_4496 Int)) (exists ((flted_26_4497 Int)) (exists ((nmin1_4498 Int)) (exists ((nmin2_4499 Int)) (and (and (and (= (+ flted_26_4497 1) flted_26_3636) (= (+ flted_26_4496 1) flted_26_3636)) (exists ((min_4500 Int)) (and (= nmin2_3641 (+ 1 min_4500)) (or (and (= min_4500 nmin1_4498) (&lt; nmin1_4498 nmin2_4499)) (and (= min_4500 nmin2_4499) (&gt;= nmin1_4498 nmin2_4499)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4498) (&lt;= nmin1_4498 flted_26_4497)) (and (&lt;= 0 nmin2_4499) (&lt;= nmin2_4499 flted_26_4496)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4506 Int)) (and (= n (+ 1 min_4506)) (or (and (= min_4506 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4506 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4491 Int)) (exists ((flted_25_4492 Int)) (exists ((nmin1_4493 Int)) (exists ((nmin2_4494 Int)) (and (and (and (= (+ flted_25_4492 1) flted_79_4133) (= (+ flted_25_4491 2) flted_79_4133)) (exists ((min_4495 Int)) (and (= nmin1_4134 (+ 1 min_4495)) (or (and (= min_4495 nmin1_4493) (&lt; nmin1_4493 nmin2_4494)) (and (= min_4495 nmin2_4494) (&gt;= nmin1_4493 nmin2_4494)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4493) (&lt;= nmin1_4493 flted_25_4492)) (and (&lt;= 0 nmin2_4494) (&lt;= nmin2_4494 flted_25_4491)))))))))) (exists ((flted_26_4486 Int)) (exists ((flted_26_4487 Int)) (exists ((nmin1_4488 Int)) (exists ((nmin2_4489 Int)) (and (and (and (= (+ flted_26_4487 1) flted_79_4133) (= (+ flted_26_4486 1) flted_79_4133)) (exists ((min_4490 Int)) (and (= nmin1_4134 (+ 1 min_4490)) (or (and (= min_4490 nmin1_4488) (&lt; nmin1_4488 nmin2_4489)) (and (= min_4490 nmin2_4489) (&gt;= nmin1_4488 nmin2_4489)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4488) (&lt;= nmin1_4488 flted_26_4487)) (and (&lt;= 0 nmin2_4489) (&lt;= nmin2_4489 flted_26_4486)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; aux_71_primed 1) (or (= flted_79_4133 0) (= nmin1_4134 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4513  &exist; flted_25_4514  &exist; nmin1_4515  &exist; nmin2_4516 (flted_25_4514 + 1 = flted_79_4133 &and; flted_25_4513 + 2 = flted_79_4133 &and;  &exist; min_4517 (nmin1_4134 = 1 + min_4517 &and; min_4517 = <b>min</b>(nmin1_4515,nmin2_4516)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4515 &and; nmin1_4515 &le; flted_25_4514 &and; 0 &le; nmin2_4516 &and; nmin2_4516 &le; flted_25_4513) &or;  &exist; flted_26_4508  &exist; flted_26_4509  &exist; nmin1_4510  &exist; nmin2_4511 (flted_26_4509 + 1 = flted_79_4133 &and; flted_26_4508 + 1 = flted_79_4133 &and;  &exist; min_4512 (nmin1_4134 = 1 + min_4512 &and; min_4512 = <b>min</b>(nmin1_4510,nmin2_4511)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4510 &and; nmin1_4510 &le; flted_26_4509 &and; 0 &le; nmin2_4511 &and; nmin2_4511 &le; flted_26_4508)) &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_26_3636 + 1 = n &and;  &exist; min_4528 (n = 1 + min_4528 &and; min_4528 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; flted_79_4133 = 1 + flted_26_3636 &and; nmin1_3639 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4523  &exist; flted_25_4524  &exist; nmin1_4525  &exist; nmin2_4526 (flted_25_4524 + 1 = flted_26_3636 &and; flted_25_4523 + 2 = flted_26_3636 &and;  &exist; min_4527 (nmin2_3641 = 1 + min_4527 &and; min_4527 = <b>min</b>(nmin1_4525,nmin2_4526)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4525 &and; nmin1_4525 &le; flted_25_4524 &and; 0 &le; nmin2_4526 &and; nmin2_4526 &le; flted_25_4523) &or;  &exist; flted_26_4518  &exist; flted_26_4519  &exist; nmin1_4520  &exist; nmin2_4521 (flted_26_4519 + 1 = flted_26_3636 &and; flted_26_4518 + 1 = flted_26_3636 &and;  &exist; min_4522 (nmin2_3641 = 1 + min_4522 &and; min_4522 = <b>min</b>(nmin1_4520,nmin2_4521)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4520 &and; nmin1_4520 &le; flted_26_4519 &and; 0 &le; nmin2_4521 &and; nmin2_4521 &le; flted_26_4518)))  &#8866;  (r_3640 = <b>null</b> &or; flted_26_3636 = 0 &or; nmin2_3641 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4513 Int)) (exists ((flted_25_4514 Int)) (exists ((nmin1_4515 Int)) (exists ((nmin2_4516 Int)) (and (and (and (= (+ flted_25_4514 1) flted_79_4133) (= (+ flted_25_4513 2) flted_79_4133)) (exists ((min_4517 Int)) (and (= nmin1_4134 (+ 1 min_4517)) (or (and (= min_4517 nmin1_4515) (&lt; nmin1_4515 nmin2_4516)) (and (= min_4517 nmin2_4516) (&gt;= nmin1_4515 nmin2_4516)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4515) (&lt;= nmin1_4515 flted_25_4514)) (and (&lt;= 0 nmin2_4516) (&lt;= nmin2_4516 flted_25_4513)))))))))) (exists ((flted_26_4508 Int)) (exists ((flted_26_4509 Int)) (exists ((nmin1_4510 Int)) (exists ((nmin2_4511 Int)) (and (and (and (= (+ flted_26_4509 1) flted_79_4133) (= (+ flted_26_4508 1) flted_79_4133)) (exists ((min_4512 Int)) (and (= nmin1_4134 (+ 1 min_4512)) (or (and (= min_4512 nmin1_4510) (&lt; nmin1_4510 nmin2_4511)) (and (= min_4512 nmin2_4511) (&gt;= nmin1_4510 nmin2_4511)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4510) (&lt;= nmin1_4510 flted_26_4509)) (and (&lt;= 0 nmin2_4511) (&lt;= nmin2_4511 flted_26_4508)))))))))))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4528 Int)) (and (= n (+ 1 min_4528)) (or (and (= min_4528 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4528 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4523 Int)) (exists ((flted_25_4524 Int)) (exists ((nmin1_4525 Int)) (exists ((nmin2_4526 Int)) (and (and (and (= (+ flted_25_4524 1) flted_26_3636) (= (+ flted_25_4523 2) flted_26_3636)) (exists ((min_4527 Int)) (and (= nmin2_3641 (+ 1 min_4527)) (or (and (= min_4527 nmin1_4525) (&lt; nmin1_4525 nmin2_4526)) (and (= min_4527 nmin2_4526) (&gt;= nmin1_4525 nmin2_4526)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4525) (&lt;= nmin1_4525 flted_25_4524)) (and (&lt;= 0 nmin2_4526) (&lt;= nmin2_4526 flted_25_4523)))))))))) (exists ((flted_26_4518 Int)) (exists ((flted_26_4519 Int)) (exists ((nmin1_4520 Int)) (exists ((nmin2_4521 Int)) (and (and (and (= (+ flted_26_4519 1) flted_26_3636) (= (+ flted_26_4518 1) flted_26_3636)) (exists ((min_4522 Int)) (and (= nmin2_3641 (+ 1 min_4522)) (or (and (= min_4522 nmin1_4520) (&lt; nmin1_4520 nmin2_4521)) (and (= min_4522 nmin2_4521) (&gt;= nmin1_4520 nmin2_4521)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4520) (&lt;= nmin1_4520 flted_26_4519)) (and (&lt;= 0 nmin2_4521) (&lt;= nmin2_4521 flted_26_4518)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_3640 1) (or (= flted_26_3636 0) (= nmin2_3641 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_3639 &and; flted_26_3636 + 1 = n &and;  &exist; min_4532 (n = 1 + min_4532 &and; min_4532 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin1_4134 &and; nmin1_4134 &le; flted_79_4133)  &#8866;   &exist; nmin1_4530 (2 + flted_26_3636 = 1 + flted_79_4133 &and;  &exist; min_4531 (nmin1_4530 = min_4531 + 1 &and; min_4531 = <b>min</b>(nmin1_4134,nmin2_3641)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[n, nmin1_3639, flted_26_3636, flted_79_4133, nmin1_4134, nmin2_3641] : (( (not (((((((((((((0 &lt;= nmin1_3639) &amp; (flted_26_3636 + 1 = n)) &amp;  (exists (min_4532:((n = 1 + min_4532) &amp; (((nmin1_3639 &gt;= nmin2_3641 &amp; min_4532 = nmin2_3641) | (nmin2_3641 &gt; nmin1_3639 &amp; min_4532 = nmin1_3639)))))) ) &amp; (flted_26_3636 &lt;= nmin1_3639)) &amp; (flted_26_3636 &lt;= nmin2_3641)) &amp; (flted_79_4133 = 1 + flted_26_3636)) &amp; ((nmin1_4134 = nmin1_3639) | (nmin1_4134 = 1 + nmin1_3639))) &amp; (nmin1_3639 &lt;= flted_26_3636)) &amp; (0 &lt;= nmin2_3641)) &amp; (nmin2_3641 &lt;= flted_26_3636)) &amp; (0 &lt;= nmin1_4134)) &amp; (nmin1_4134 &lt;= flted_79_4133))))  |  (exists (nmin1_4530:((2 + flted_26_3636 = 1 + flted_79_4133) &amp;  (exists (min_4531:((nmin1_4530 = min_4531 + 1) &amp; (((nmin1_4134 &gt;= nmin2_3641 &amp; min_4531 = nmin2_3641) | (nmin2_3641 &gt; nmin1_4134 &amp; min_4531 = nmin1_4134)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[n,nmin1_3639,flted_26_3636,flted_79_4133,nmin1_4134,nmin2_3641]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4542  &exist; flted_25_4543  &exist; nmin1_4544  &exist; nmin2_4545 (flted_25_4543 + 1 = flted_79_4133 &and; flted_25_4542 + 2 = flted_79_4133 &and;  &exist; min_4546 (nmin1_4134 = 1 + min_4546 &and; min_4546 = <b>min</b>(nmin1_4544,nmin2_4545)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4544 &and; nmin1_4544 &le; flted_25_4543 &and; 0 &le; nmin2_4545 &and; nmin2_4545 &le; flted_25_4542) &or;  &exist; flted_26_4537  &exist; flted_26_4538  &exist; nmin1_4539  &exist; nmin2_4540 (flted_26_4538 + 1 = flted_79_4133 &and; flted_26_4537 + 1 = flted_79_4133 &and;  &exist; min_4541 (nmin1_4134 = 1 + min_4541 &and; min_4541 = <b>min</b>(nmin1_4539,nmin2_4540)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4539 &and; nmin1_4539 &le; flted_26_4538 &and; 0 &le; nmin2_4540 &and; nmin2_4540 &le; flted_26_4537)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_79_4133 = 1 + flted_26_3636 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin2_3641 &and; flted_26_3636 &le; nmin2_3641 &and; flted_26_3636 &le; nmin1_3639 &and;  &exist; min_4557 (n = 1 + min_4557 &and; min_4557 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 + 1 = n &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4552  &exist; flted_25_4553  &exist; nmin1_4554  &exist; nmin2_4555 (flted_25_4553 + 1 = flted_26_3636 &and; flted_25_4552 + 2 = flted_26_3636 &and;  &exist; min_4556 (nmin2_3641 = 1 + min_4556 &and; min_4556 = <b>min</b>(nmin1_4554,nmin2_4555)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4554 &and; nmin1_4554 &le; flted_25_4553 &and; 0 &le; nmin2_4555 &and; nmin2_4555 &le; flted_25_4552) &or;  &exist; flted_26_4547  &exist; flted_26_4548  &exist; nmin1_4549  &exist; nmin2_4550 (flted_26_4548 + 1 = flted_26_3636 &and; flted_26_4547 + 1 = flted_26_3636 &and;  &exist; min_4551 (nmin2_3641 = 1 + min_4551 &and; min_4551 = <b>min</b>(nmin1_4549,nmin2_4550)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4549 &and; nmin1_4549 &le; flted_26_4548 &and; 0 &le; nmin2_4550 &and; nmin2_4550 &le; flted_26_4547)))  &#8866;  r_3640 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun aux_71_primed () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4542 Int)) (exists ((flted_25_4543 Int)) (exists ((nmin1_4544 Int)) (exists ((nmin2_4545 Int)) (and (and (and (= (+ flted_25_4543 1) flted_79_4133) (= (+ flted_25_4542 2) flted_79_4133)) (exists ((min_4546 Int)) (and (= nmin1_4134 (+ 1 min_4546)) (or (and (= min_4546 nmin1_4544) (&lt; nmin1_4544 nmin2_4545)) (and (= min_4546 nmin2_4545) (&gt;= nmin1_4544 nmin2_4545)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4544) (&lt;= nmin1_4544 flted_25_4543)) (and (&lt;= 0 nmin2_4545) (&lt;= nmin2_4545 flted_25_4542)))))))))) (exists ((flted_26_4537 Int)) (exists ((flted_26_4538 Int)) (exists ((nmin1_4539 Int)) (exists ((nmin2_4540 Int)) (and (and (and (= (+ flted_26_4538 1) flted_79_4133) (= (+ flted_26_4537 1) flted_79_4133)) (exists ((min_4541 Int)) (and (= nmin1_4134 (+ 1 min_4541)) (or (and (= min_4541 nmin1_4539) (&lt; nmin1_4539 nmin2_4540)) (and (= min_4541 nmin2_4540) (&gt;= nmin1_4539 nmin2_4540)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4539) (&lt;= nmin1_4539 flted_26_4538)) (and (&lt;= 0 nmin2_4540) (&lt;= nmin2_4540 flted_26_4537)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (exists ((min_4557 Int)) (and (= n (+ 1 min_4557)) (or (and (= min_4557 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4557 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4552 Int)) (exists ((flted_25_4553 Int)) (exists ((nmin1_4554 Int)) (exists ((nmin2_4555 Int)) (and (and (and (= (+ flted_25_4553 1) flted_26_3636) (= (+ flted_25_4552 2) flted_26_3636)) (exists ((min_4556 Int)) (and (= nmin2_3641 (+ 1 min_4556)) (or (and (= min_4556 nmin1_4554) (&lt; nmin1_4554 nmin2_4555)) (and (= min_4556 nmin2_4555) (&gt;= nmin1_4554 nmin2_4555)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4554) (&lt;= nmin1_4554 flted_25_4553)) (and (&lt;= 0 nmin2_4555) (&lt;= nmin2_4555 flted_25_4552)))))))))) (exists ((flted_26_4547 Int)) (exists ((flted_26_4548 Int)) (exists ((nmin1_4549 Int)) (exists ((nmin2_4550 Int)) (and (and (and (= (+ flted_26_4548 1) flted_26_3636) (= (+ flted_26_4547 1) flted_26_3636)) (exists ((min_4551 Int)) (and (= nmin2_3641 (+ 1 min_4551)) (or (and (= min_4551 nmin1_4549) (&lt; nmin1_4549 nmin2_4550)) (and (= min_4551 nmin2_4550) (&gt;= nmin1_4549 nmin2_4550)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4549) (&lt;= nmin1_4549 flted_26_4548)) (and (&lt;= 0 nmin2_4550) (&lt;= nmin2_4550 flted_26_4547)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_3640 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_3636 + 1 = n &and;  &exist; min_4582 (n = 1 + min_4582 &and; min_4582 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; ((r_3640 = <b>null</b> &and; flted_26_3636 = 0 &and; nmin2_3641 = 0) &or;  &exist; flted_25_4577  &exist; flted_25_4578  &exist; nmin1_4579  &exist; nmin2_4580 (flted_25_4578 + 1 = flted_26_3636 &and; flted_25_4577 + 2 = flted_26_3636 &and;  &exist; min_4581 (nmin2_3641 = 1 + min_4581 &and; min_4581 = <b>min</b>(nmin1_4579,nmin2_4580)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4579 &and; nmin1_4579 &le; flted_25_4578 &and; 0 &le; nmin2_4580 &and; nmin2_4580 &le; flted_25_4577) &or;  &exist; flted_26_4572  &exist; flted_26_4573  &exist; nmin1_4574  &exist; nmin2_4575 (flted_26_4573 + 1 = flted_26_3636 &and; flted_26_4572 + 1 = flted_26_3636 &and;  &exist; min_4576 (nmin2_3641 = 1 + min_4576 &and; min_4576 = <b>min</b>(nmin1_4574,nmin2_4575)) &and; r_3640 &ne; <b>null</b> &and; 0 &le; nmin1_4574 &and; nmin1_4574 &le; flted_26_4573 &and; 0 &le; nmin2_4575 &and; nmin2_4575 &le; flted_26_4572)) &and; nmin1_3639 &le; flted_26_3636 &and; 0 &le; nmin1_3639 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; flted_79_4133 = 1 + flted_26_3636 &and; ((aux_71' = <b>null</b> &and; flted_79_4133 = 0 &and; nmin1_4134 = 0) &or;  &exist; flted_25_4567  &exist; flted_25_4568  &exist; nmin1_4569  &exist; nmin2_4570 (flted_25_4568 + 1 = flted_79_4133 &and; flted_25_4567 + 2 = flted_79_4133 &and;  &exist; min_4571 (nmin1_4134 = 1 + min_4571 &and; min_4571 = <b>min</b>(nmin1_4569,nmin2_4570)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4569 &and; nmin1_4569 &le; flted_25_4568 &and; 0 &le; nmin2_4570 &and; nmin2_4570 &le; flted_25_4567) &or;  &exist; flted_26_4562  &exist; flted_26_4563  &exist; nmin1_4564  &exist; nmin2_4565 (flted_26_4563 + 1 = flted_79_4133 &and; flted_26_4562 + 1 = flted_79_4133 &and;  &exist; min_4566 (nmin1_4134 = 1 + min_4566 &and; min_4566 = <b>min</b>(nmin1_4564,nmin2_4565)) &and; aux_71' &ne; <b>null</b> &and; 0 &le; nmin1_4564 &and; nmin1_4564 &le; flted_26_4563 &and; 0 &le; nmin2_4565 &and; nmin2_4565 &le; flted_26_4562)))  &#8866;  aux_71' = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin2_3641 () Int)<br/>
(declare-fun r_3640 () Int)<br/>
(declare-fun nmin1_3639 () Int)<br/>
(declare-fun flted_26_3636 () Int)<br/>
(declare-fun flted_79_4133 () Int)<br/>
(declare-fun nmin1_4134 () Int)<br/>
(declare-fun aux_71_primed () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_3636 1) n))<br/>
(assert (exists ((min_4582 Int)) (and (= n (+ 1 min_4582)) (or (and (= min_4582 nmin1_3639) (&lt; nmin1_3639 nmin2_3641)) (and (= min_4582 nmin2_3641) (&gt;= nmin1_3639 nmin2_3641))))))<br/>
(assert (&lt;= flted_26_3636 nmin1_3639))<br/>
(assert (&lt;= flted_26_3636 nmin2_3641))<br/>
(assert (&lt;= 0 nmin2_3641))<br/>
(assert (&lt;= nmin2_3641 flted_26_3636))<br/>
(assert (or (or (and (&lt; r_3640 1) (and (= flted_26_3636 0) (= nmin2_3641 0))) (exists ((flted_25_4577 Int)) (exists ((flted_25_4578 Int)) (exists ((nmin1_4579 Int)) (exists ((nmin2_4580 Int)) (and (and (and (= (+ flted_25_4578 1) flted_26_3636) (= (+ flted_25_4577 2) flted_26_3636)) (exists ((min_4581 Int)) (and (= nmin2_3641 (+ 1 min_4581)) (or (and (= min_4581 nmin1_4579) (&lt; nmin1_4579 nmin2_4580)) (and (= min_4581 nmin2_4580) (&gt;= nmin1_4579 nmin2_4580)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4579) (&lt;= nmin1_4579 flted_25_4578)) (and (&lt;= 0 nmin2_4580) (&lt;= nmin2_4580 flted_25_4577)))))))))) (exists ((flted_26_4572 Int)) (exists ((flted_26_4573 Int)) (exists ((nmin1_4574 Int)) (exists ((nmin2_4575 Int)) (and (and (and (= (+ flted_26_4573 1) flted_26_3636) (= (+ flted_26_4572 1) flted_26_3636)) (exists ((min_4576 Int)) (and (= nmin2_3641 (+ 1 min_4576)) (or (and (= min_4576 nmin1_4574) (&lt; nmin1_4574 nmin2_4575)) (and (= min_4576 nmin2_4575) (&gt;= nmin1_4574 nmin2_4575)))))) (and (&gt; r_3640 0) (and (and (&lt;= 0 nmin1_4574) (&lt;= nmin1_4574 flted_26_4573)) (and (&lt;= 0 nmin2_4575) (&lt;= nmin2_4575 flted_26_4572)))))))))))<br/>
(assert (&lt;= nmin1_3639 flted_26_3636))<br/>
(assert (&lt;= 0 nmin1_3639))<br/>
(assert (or (= nmin1_4134 nmin1_3639) (= nmin1_4134 (+ 1 nmin1_3639))))<br/>
(assert (= flted_79_4133 (+ 1 flted_26_3636)))<br/>
(assert (or (or (and (&lt; aux_71_primed 1) (and (= flted_79_4133 0) (= nmin1_4134 0))) (exists ((flted_25_4567 Int)) (exists ((flted_25_4568 Int)) (exists ((nmin1_4569 Int)) (exists ((nmin2_4570 Int)) (and (and (and (= (+ flted_25_4568 1) flted_79_4133) (= (+ flted_25_4567 2) flted_79_4133)) (exists ((min_4571 Int)) (and (= nmin1_4134 (+ 1 min_4571)) (or (and (= min_4571 nmin1_4569) (&lt; nmin1_4569 nmin2_4570)) (and (= min_4571 nmin2_4570) (&gt;= nmin1_4569 nmin2_4570)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4569) (&lt;= nmin1_4569 flted_25_4568)) (and (&lt;= 0 nmin2_4570) (&lt;= nmin2_4570 flted_25_4567)))))))))) (exists ((flted_26_4562 Int)) (exists ((flted_26_4563 Int)) (exists ((nmin1_4564 Int)) (exists ((nmin2_4565 Int)) (and (and (and (= (+ flted_26_4563 1) flted_79_4133) (= (+ flted_26_4562 1) flted_79_4133)) (exists ((min_4566 Int)) (and (= nmin1_4134 (+ 1 min_4566)) (or (and (= min_4566 nmin1_4564) (&lt; nmin1_4564 nmin2_4565)) (and (= min_4566 nmin2_4565) (&gt;= nmin1_4564 nmin2_4565)))))) (and (&gt; aux_71_primed 0) (and (and (&lt;= 0 nmin1_4564) (&lt;= nmin1_4564 flted_26_4563)) (and (&lt;= 0 nmin2_4565) (&lt;= nmin2_4565 flted_26_4562)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; aux_71_primed 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_3639 &and; flted_26_3636 + 1 = n &and;  &exist; min_4609 (n = 1 + min_4609 &and; min_4609 = <b>min</b>(nmin1_3639,nmin2_3641)) &and; flted_26_3636 &le; nmin1_3639 &and; flted_26_3636 &le; nmin2_3641 &and; flted_79_4133 = 1 + flted_26_3636 &and; (nmin1_4134 = nmin1_3639 &or; nmin1_4134 = 1 + nmin1_3639) &and; nmin1_3639 &le; flted_26_3636 &and;  &exist; nmin1_4607 ( &exist; min_4608 (nmin1_4607 = 1 + min_4608 &and; min_4608 = <b>min</b>(nmin1_4134,nmin2_3641)) &and; flted_26_3636 + 2 = flted_79_4133 + 1) &and; 0 &le; nmin2_3641 &and; nmin2_3641 &le; flted_26_3636 &and; 0 &le; nmin1_4134 &and; nmin1_4134 &le; flted_79_4133)  &#8866;   &exist; nmin1_4605 ((nmin1_4605 = n &or; nmin1_4605 = n + 1) &and; 1 + flted_79_4133 = n + 1 &and; 2 + flted_26_3636 = n + 1 &and;  &exist; min_4606 (nmin1_4605 = min_4606 + 1 &and; min_4606 = <b>min</b>(nmin1_4134,nmin2_3641)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[nmin1_3639, flted_79_4133, flted_26_3636, n, nmin1_4134, nmin2_3641] : (( (not ((((((((((((((0 &lt;= nmin1_3639) &amp; (flted_26_3636 + 1 = n)) &amp;  (exists (min_4609:((n = 1 + min_4609) &amp; (((nmin1_3639 &gt;= nmin2_3641 &amp; min_4609 = nmin2_3641) | (nmin2_3641 &gt; nmin1_3639 &amp; min_4609 = nmin1_3639)))))) ) &amp; (flted_26_3636 &lt;= nmin1_3639)) &amp; (flted_26_3636 &lt;= nmin2_3641)) &amp; (flted_79_4133 = 1 + flted_26_3636)) &amp; ((nmin1_4134 = nmin1_3639) | (nmin1_4134 = 1 + nmin1_3639))) &amp; (nmin1_3639 &lt;= flted_26_3636)) &amp;  (exists (nmin1_4607:( (exists (min_4608:((nmin1_4607 = 1 + min_4608) &amp; (((nmin1_4134 &gt;= nmin2_3641 &amp; min_4608 = nmin2_3641) | (nmin2_3641 &gt; nmin1_4134 &amp; min_4608 = nmin1_4134))))))  &amp; (flted_26_3636 + 2 = flted_79_4133 + 1)))) ) &amp; (0 &lt;= nmin2_3641)) &amp; (nmin2_3641 &lt;= flted_26_3636)) &amp; (0 &lt;= nmin1_4134)) &amp; (nmin1_4134 &lt;= flted_79_4133))))  |  (exists (nmin1_4605:(((((nmin1_4605 = n) | (nmin1_4605 = n + 1)) &amp; (1 + flted_79_4133 = n + 1)) &amp; (2 + flted_26_3636 = n + 1)) &amp;  (exists (min_4606:((nmin1_4605 = min_4606 + 1) &amp; (((nmin1_4134 &gt;= nmin2_3641 &amp; min_4606 = nmin2_3641) | (nmin2_3641 &gt; nmin1_4134 &amp; min_4606 = nmin1_4134)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[nmin1_3639,flted_79_4133,flted_26_3636,n,nmin1_4134,nmin2_3641]  : FALSE }</li></ul></ul></li>
</ul></li>
</ul></li>
<li class="Collapsed proc">
Procedure min_height<ul><li class="Collapsed procdef">Internal representation
<ul>int min_height$node2(  node2 t)<br/>
static  EBase exists (Expl)[](Impl)[n; <br/>
       nmin](ex)[]NN t::complete&lt;n,nmin&gt;@M[Orig][LHSCase] &amp; true &amp;<br/>
       {FLOW,(46,46)=__norm}<br/>
         EAssume 8::<br/>
           EXISTS(n_73,<br/>
           nmin_74: NN t::complete&lt;n_73,nmin_74&gt;@M[Orig][LHSCase] &amp;<br/>
           res=nmin &amp; n_73=n &amp; nmin_74=nmin &amp; {FLOW,(46,46)=__norm})<br/>
dynamic  []<br/>
boolean v_bool_70_849;<br/>
v_bool_70_849 = {<br/>
144::is_not_null___$node2(t)<br/>
};<br/>
135::if (v_bool_70_849) LABEL! 135,0: int v_int_71_847;<br/>
v_int_71_847 = {<br/>
int v_int_71_846;<br/>
v_int_71_846 = {<br/>
int v_int_71_844;<br/>
v_int_71_844 = {<br/>
node2 v_node2_71_838;<br/>
v_node2_71_838 = 141::bind t to (val_71_835,left_71_836,right_71_837) in <br/>
{left_71_836<br/>
};<br/>
140::min_height$node2(v_node2_71_838) rec<br/>
};<br/>
int v_int_71_843;<br/>
v_int_71_843 = {<br/>
node2 v_node2_71_842;<br/>
v_node2_71_842 = 143::bind t to (val_71_839,left_71_840,right_71_841) in <br/>
{right_71_841<br/>
};<br/>
142::min_height$node2(v_node2_71_842) rec<br/>
};<br/>
139::minim$int~int(v_int_71_844,v_int_71_843)<br/>
};<br/>
int v_int_71_845;<br/>
v_int_71_845 = 1;<br/>
138::add___$int~int(v_int_71_846,v_int_71_845)<br/>
};<br/>
137::return v_int_71_847<br/>
else LABEL! 135,1: int v_int_72_848;<br/>
v_int_72_848 = 0;<br/>
136::return v_int_72_848<br/>
<br/>
<br/>
{(66,0),(0,-1)}<br/>
</ul></li><li class="Collapsed pre">
Precondition of procedure call 144::is_not_null___$node2(t) at <a href="#L70">line 70</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 140::min_height$node2(v_node2_71_838) rec at <a href="#L71">line 71</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4671  &exist; flted_25_4672  &exist; nmin1_4673  &exist; nmin2_4674 (flted_25_4672 + 1 = flted_25_4647 &and; flted_25_4671 + 2 = flted_25_4647 &and;  &exist; min_4675 (nmin2_4652 = 1 + min_4675 &and; min_4675 = <b>min</b>(nmin1_4673,nmin2_4674)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4673 &and; nmin1_4673 &le; flted_25_4672 &and; 0 &le; nmin2_4674 &and; nmin2_4674 &le; flted_25_4671) &or;  &exist; flted_26_4666  &exist; flted_26_4667  &exist; nmin1_4668  &exist; nmin2_4669 (flted_26_4667 + 1 = flted_25_4647 &and; flted_26_4666 + 1 = flted_25_4647 &and;  &exist; min_4670 (nmin2_4652 = 1 + min_4670 &and; min_4670 = <b>min</b>(nmin1_4668,nmin2_4669)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4668 &and; nmin1_4668 &le; flted_26_4667 &and; 0 &le; nmin2_4669 &and; nmin2_4669 &le; flted_26_4666)) &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and;  &exist; min_4686 (nmin = 1 + min_4686 &and; min_4686 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4681  &exist; flted_25_4682  &exist; nmin1_4683  &exist; nmin2_4684 (flted_25_4682 + 1 = flted_25_4648 &and; flted_25_4681 + 2 = flted_25_4648 &and;  &exist; min_4685 (nmin1_4650 = 1 + min_4685 &and; min_4685 = <b>min</b>(nmin1_4683,nmin2_4684)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4683 &and; nmin1_4683 &le; flted_25_4682 &and; 0 &le; nmin2_4684 &and; nmin2_4684 &le; flted_25_4681) &or;  &exist; flted_26_4676  &exist; flted_26_4677  &exist; nmin1_4678  &exist; nmin2_4679 (flted_26_4677 + 1 = flted_25_4648 &and; flted_26_4676 + 1 = flted_25_4648 &and;  &exist; min_4680 (nmin1_4650 = 1 + min_4680 &and; min_4680 = <b>min</b>(nmin1_4678,nmin2_4679)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4678 &and; nmin1_4678 &le; flted_26_4677 &and; 0 &le; nmin2_4679 &and; nmin2_4679 &le; flted_26_4676)))  &#8866;  (l_4649 = <b>null</b> &or; flted_25_4648 = 0 &or; nmin1_4650 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4671 Int)) (exists ((flted_25_4672 Int)) (exists ((nmin1_4673 Int)) (exists ((nmin2_4674 Int)) (and (and (and (= (+ flted_25_4672 1) flted_25_4647) (= (+ flted_25_4671 2) flted_25_4647)) (exists ((min_4675 Int)) (and (= nmin2_4652 (+ 1 min_4675)) (or (and (= min_4675 nmin1_4673) (&lt; nmin1_4673 nmin2_4674)) (and (= min_4675 nmin2_4674) (&gt;= nmin1_4673 nmin2_4674)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4673) (&lt;= nmin1_4673 flted_25_4672)) (and (&lt;= 0 nmin2_4674) (&lt;= nmin2_4674 flted_25_4671)))))))))) (exists ((flted_26_4666 Int)) (exists ((flted_26_4667 Int)) (exists ((nmin1_4668 Int)) (exists ((nmin2_4669 Int)) (and (and (and (= (+ flted_26_4667 1) flted_25_4647) (= (+ flted_26_4666 1) flted_25_4647)) (exists ((min_4670 Int)) (and (= nmin2_4652 (+ 1 min_4670)) (or (and (= min_4670 nmin1_4668) (&lt; nmin1_4668 nmin2_4669)) (and (= min_4670 nmin2_4669) (&gt;= nmin1_4668 nmin2_4669)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4668) (&lt;= nmin1_4668 flted_26_4667)) (and (&lt;= 0 nmin2_4669) (&lt;= nmin2_4669 flted_26_4666)))))))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (exists ((min_4686 Int)) (and (= nmin (+ 1 min_4686)) (or (and (= min_4686 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4686 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4681 Int)) (exists ((flted_25_4682 Int)) (exists ((nmin1_4683 Int)) (exists ((nmin2_4684 Int)) (and (and (and (= (+ flted_25_4682 1) flted_25_4648) (= (+ flted_25_4681 2) flted_25_4648)) (exists ((min_4685 Int)) (and (= nmin1_4650 (+ 1 min_4685)) (or (and (= min_4685 nmin1_4683) (&lt; nmin1_4683 nmin2_4684)) (and (= min_4685 nmin2_4684) (&gt;= nmin1_4683 nmin2_4684)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4683) (&lt;= nmin1_4683 flted_25_4682)) (and (&lt;= 0 nmin2_4684) (&lt;= nmin2_4684 flted_25_4681)))))))))) (exists ((flted_26_4676 Int)) (exists ((flted_26_4677 Int)) (exists ((nmin1_4678 Int)) (exists ((nmin2_4679 Int)) (and (and (and (= (+ flted_26_4677 1) flted_25_4648) (= (+ flted_26_4676 1) flted_25_4648)) (exists ((min_4680 Int)) (and (= nmin1_4650 (+ 1 min_4680)) (or (and (= min_4680 nmin1_4678) (&lt; nmin1_4678 nmin2_4679)) (and (= min_4680 nmin2_4679) (&gt;= nmin1_4678 nmin2_4679)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4678) (&lt;= nmin1_4678 flted_26_4677)) (and (&lt;= 0 nmin2_4679) (&lt;= nmin2_4679 flted_26_4676)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4649 1) (or (= flted_25_4648 0) (= nmin1_4650 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_4649 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4649 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4696  &exist; flted_25_4697  &exist; nmin1_4698  &exist; nmin2_4699 (flted_25_4697 + 1 = flted_25_4647 &and; flted_25_4696 + 2 = flted_25_4647 &and;  &exist; min_4700 (nmin2_4652 = 1 + min_4700 &and; min_4700 = <b>min</b>(nmin1_4698,nmin2_4699)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4698 &and; nmin1_4698 &le; flted_25_4697 &and; 0 &le; nmin2_4699 &and; nmin2_4699 &le; flted_25_4696) &or;  &exist; flted_26_4691  &exist; flted_26_4692  &exist; nmin1_4693  &exist; nmin2_4694 (flted_26_4692 + 1 = flted_25_4647 &and; flted_26_4691 + 1 = flted_25_4647 &and;  &exist; min_4695 (nmin2_4652 = 1 + min_4695 &and; min_4695 = <b>min</b>(nmin1_4693,nmin2_4694)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4693 &and; nmin1_4693 &le; flted_26_4692 &and; 0 &le; nmin2_4694 &and; nmin2_4694 &le; flted_26_4691)) &and;  &exist; min_4711 (nmin = 1 + min_4711 &and; min_4711 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4706  &exist; flted_25_4707  &exist; nmin1_4708  &exist; nmin2_4709 (flted_25_4707 + 1 = flted_25_4648 &and; flted_25_4706 + 2 = flted_25_4648 &and;  &exist; min_4710 (nmin1_4650 = 1 + min_4710 &and; min_4710 = <b>min</b>(nmin1_4708,nmin2_4709)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4708 &and; nmin1_4708 &le; flted_25_4707 &and; 0 &le; nmin2_4709 &and; nmin2_4709 &le; flted_25_4706) &or;  &exist; flted_26_4701  &exist; flted_26_4702  &exist; nmin1_4703  &exist; nmin2_4704 (flted_26_4702 + 1 = flted_25_4648 &and; flted_26_4701 + 1 = flted_25_4648 &and;  &exist; min_4705 (nmin1_4650 = 1 + min_4705 &and; min_4705 = <b>min</b>(nmin1_4703,nmin2_4704)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4703 &and; nmin1_4703 &le; flted_26_4702 &and; 0 &le; nmin2_4704 &and; nmin2_4704 &le; flted_26_4701)))  &#8866;  l_4649 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4696 Int)) (exists ((flted_25_4697 Int)) (exists ((nmin1_4698 Int)) (exists ((nmin2_4699 Int)) (and (and (and (= (+ flted_25_4697 1) flted_25_4647) (= (+ flted_25_4696 2) flted_25_4647)) (exists ((min_4700 Int)) (and (= nmin2_4652 (+ 1 min_4700)) (or (and (= min_4700 nmin1_4698) (&lt; nmin1_4698 nmin2_4699)) (and (= min_4700 nmin2_4699) (&gt;= nmin1_4698 nmin2_4699)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4698) (&lt;= nmin1_4698 flted_25_4697)) (and (&lt;= 0 nmin2_4699) (&lt;= nmin2_4699 flted_25_4696)))))))))) (exists ((flted_26_4691 Int)) (exists ((flted_26_4692 Int)) (exists ((nmin1_4693 Int)) (exists ((nmin2_4694 Int)) (and (and (and (= (+ flted_26_4692 1) flted_25_4647) (= (+ flted_26_4691 1) flted_25_4647)) (exists ((min_4695 Int)) (and (= nmin2_4652 (+ 1 min_4695)) (or (and (= min_4695 nmin1_4693) (&lt; nmin1_4693 nmin2_4694)) (and (= min_4695 nmin2_4694) (&gt;= nmin1_4693 nmin2_4694)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4693) (&lt;= nmin1_4693 flted_26_4692)) (and (&lt;= 0 nmin2_4694) (&lt;= nmin2_4694 flted_26_4691)))))))))))<br/>
(assert (exists ((min_4711 Int)) (and (= nmin (+ 1 min_4711)) (or (and (= min_4711 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4711 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4706 Int)) (exists ((flted_25_4707 Int)) (exists ((nmin1_4708 Int)) (exists ((nmin2_4709 Int)) (and (and (and (= (+ flted_25_4707 1) flted_25_4648) (= (+ flted_25_4706 2) flted_25_4648)) (exists ((min_4710 Int)) (and (= nmin1_4650 (+ 1 min_4710)) (or (and (= min_4710 nmin1_4708) (&lt; nmin1_4708 nmin2_4709)) (and (= min_4710 nmin2_4709) (&gt;= nmin1_4708 nmin2_4709)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4708) (&lt;= nmin1_4708 flted_25_4707)) (and (&lt;= 0 nmin2_4709) (&lt;= nmin2_4709 flted_25_4706)))))))))) (exists ((flted_26_4701 Int)) (exists ((flted_26_4702 Int)) (exists ((nmin1_4703 Int)) (exists ((nmin2_4704 Int)) (and (and (and (= (+ flted_26_4702 1) flted_25_4648) (= (+ flted_26_4701 1) flted_25_4648)) (exists ((min_4705 Int)) (and (= nmin1_4650 (+ 1 min_4705)) (or (and (= min_4705 nmin1_4703) (&lt; nmin1_4703 nmin2_4704)) (and (= min_4705 nmin2_4704) (&gt;= nmin1_4703 nmin2_4704)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4703) (&lt;= nmin1_4703 flted_26_4702)) (and (&lt;= 0 nmin2_4704) (&lt;= nmin2_4704 flted_26_4701)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4649 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_4719  &exist; flted_25_4720  &exist; nmin1_4721  &exist; nmin2_4722 (flted_25_4720 + 1 = flted_26_4654 &and; flted_25_4719 + 2 = flted_26_4654 &and;  &exist; min_4723 (nmin2_4659 = 1 + min_4723 &and; min_4723 = <b>min</b>(nmin1_4721,nmin2_4722)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4721 &and; nmin1_4721 &le; flted_25_4720 &and; 0 &le; nmin2_4722 &and; nmin2_4722 &le; flted_25_4719) &or;  &exist; flted_26_4714  &exist; flted_26_4715  &exist; nmin1_4716  &exist; nmin2_4717 (flted_26_4715 + 1 = flted_26_4654 &and; flted_26_4714 + 1 = flted_26_4654 &and;  &exist; min_4718 (nmin2_4659 = 1 + min_4718 &and; min_4718 = <b>min</b>(nmin1_4716,nmin2_4717)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4716 &and; nmin1_4716 &le; flted_26_4715 &and; 0 &le; nmin2_4717 &and; nmin2_4717 &le; flted_26_4714)) &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and;  &exist; min_4734 (nmin = 1 + min_4734 &and; min_4734 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_4729  &exist; flted_25_4730  &exist; nmin1_4731  &exist; nmin2_4732 (flted_25_4730 + 1 = flted_26_4655 &and; flted_25_4729 + 2 = flted_26_4655 &and;  &exist; min_4733 (nmin1_4657 = 1 + min_4733 &and; min_4733 = <b>min</b>(nmin1_4731,nmin2_4732)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4731 &and; nmin1_4731 &le; flted_25_4730 &and; 0 &le; nmin2_4732 &and; nmin2_4732 &le; flted_25_4729) &or;  &exist; flted_26_4724  &exist; flted_26_4725  &exist; nmin1_4726  &exist; nmin2_4727 (flted_26_4725 + 1 = flted_26_4655 &and; flted_26_4724 + 1 = flted_26_4655 &and;  &exist; min_4728 (nmin1_4657 = 1 + min_4728 &and; min_4728 = <b>min</b>(nmin1_4726,nmin2_4727)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4726 &and; nmin1_4726 &le; flted_26_4725 &and; 0 &le; nmin2_4727 &and; nmin2_4727 &le; flted_26_4724)))  &#8866;  (l_4656 = <b>null</b> &or; flted_26_4655 = 0 &or; nmin1_4657 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_4719 Int)) (exists ((flted_25_4720 Int)) (exists ((nmin1_4721 Int)) (exists ((nmin2_4722 Int)) (and (and (and (= (+ flted_25_4720 1) flted_26_4654) (= (+ flted_25_4719 2) flted_26_4654)) (exists ((min_4723 Int)) (and (= nmin2_4659 (+ 1 min_4723)) (or (and (= min_4723 nmin1_4721) (&lt; nmin1_4721 nmin2_4722)) (and (= min_4723 nmin2_4722) (&gt;= nmin1_4721 nmin2_4722)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4721) (&lt;= nmin1_4721 flted_25_4720)) (and (&lt;= 0 nmin2_4722) (&lt;= nmin2_4722 flted_25_4719)))))))))) (exists ((flted_26_4714 Int)) (exists ((flted_26_4715 Int)) (exists ((nmin1_4716 Int)) (exists ((nmin2_4717 Int)) (and (and (and (= (+ flted_26_4715 1) flted_26_4654) (= (+ flted_26_4714 1) flted_26_4654)) (exists ((min_4718 Int)) (and (= nmin2_4659 (+ 1 min_4718)) (or (and (= min_4718 nmin1_4716) (&lt; nmin1_4716 nmin2_4717)) (and (= min_4718 nmin2_4717) (&gt;= nmin1_4716 nmin2_4717)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4716) (&lt;= nmin1_4716 flted_26_4715)) (and (&lt;= 0 nmin2_4717) (&lt;= nmin2_4717 flted_26_4714)))))))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (exists ((min_4734 Int)) (and (= nmin (+ 1 min_4734)) (or (and (= min_4734 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_4734 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_4729 Int)) (exists ((flted_25_4730 Int)) (exists ((nmin1_4731 Int)) (exists ((nmin2_4732 Int)) (and (and (and (= (+ flted_25_4730 1) flted_26_4655) (= (+ flted_25_4729 2) flted_26_4655)) (exists ((min_4733 Int)) (and (= nmin1_4657 (+ 1 min_4733)) (or (and (= min_4733 nmin1_4731) (&lt; nmin1_4731 nmin2_4732)) (and (= min_4733 nmin2_4732) (&gt;= nmin1_4731 nmin2_4732)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4731) (&lt;= nmin1_4731 flted_25_4730)) (and (&lt;= 0 nmin2_4732) (&lt;= nmin2_4732 flted_25_4729)))))))))) (exists ((flted_26_4724 Int)) (exists ((flted_26_4725 Int)) (exists ((nmin1_4726 Int)) (exists ((nmin2_4727 Int)) (and (and (and (= (+ flted_26_4725 1) flted_26_4655) (= (+ flted_26_4724 1) flted_26_4655)) (exists ((min_4728 Int)) (and (= nmin1_4657 (+ 1 min_4728)) (or (and (= min_4728 nmin1_4726) (&lt; nmin1_4726 nmin2_4727)) (and (= min_4728 nmin2_4727) (&gt;= nmin1_4726 nmin2_4727)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4726) (&lt;= nmin1_4726 flted_26_4725)) (and (&lt;= 0 nmin2_4727) (&lt;= nmin2_4727 flted_26_4724)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4656 1) (or (= flted_26_4655 0) (= nmin1_4657 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_4656 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4656 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_4744  &exist; flted_25_4745  &exist; nmin1_4746  &exist; nmin2_4747 (flted_25_4745 + 1 = flted_26_4654 &and; flted_25_4744 + 2 = flted_26_4654 &and;  &exist; min_4748 (nmin2_4659 = 1 + min_4748 &and; min_4748 = <b>min</b>(nmin1_4746,nmin2_4747)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4746 &and; nmin1_4746 &le; flted_25_4745 &and; 0 &le; nmin2_4747 &and; nmin2_4747 &le; flted_25_4744) &or;  &exist; flted_26_4739  &exist; flted_26_4740  &exist; nmin1_4741  &exist; nmin2_4742 (flted_26_4740 + 1 = flted_26_4654 &and; flted_26_4739 + 1 = flted_26_4654 &and;  &exist; min_4743 (nmin2_4659 = 1 + min_4743 &and; min_4743 = <b>min</b>(nmin1_4741,nmin2_4742)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4741 &and; nmin1_4741 &le; flted_26_4740 &and; 0 &le; nmin2_4742 &and; nmin2_4742 &le; flted_26_4739)) &and;  &exist; min_4759 (nmin = 1 + min_4759 &and; min_4759 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_4754  &exist; flted_25_4755  &exist; nmin1_4756  &exist; nmin2_4757 (flted_25_4755 + 1 = flted_26_4655 &and; flted_25_4754 + 2 = flted_26_4655 &and;  &exist; min_4758 (nmin1_4657 = 1 + min_4758 &and; min_4758 = <b>min</b>(nmin1_4756,nmin2_4757)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4756 &and; nmin1_4756 &le; flted_25_4755 &and; 0 &le; nmin2_4757 &and; nmin2_4757 &le; flted_25_4754) &or;  &exist; flted_26_4749  &exist; flted_26_4750  &exist; nmin1_4751  &exist; nmin2_4752 (flted_26_4750 + 1 = flted_26_4655 &and; flted_26_4749 + 1 = flted_26_4655 &and;  &exist; min_4753 (nmin1_4657 = 1 + min_4753 &and; min_4753 = <b>min</b>(nmin1_4751,nmin2_4752)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4751 &and; nmin1_4751 &le; flted_26_4750 &and; 0 &le; nmin2_4752 &and; nmin2_4752 &le; flted_26_4749)))  &#8866;  l_4656 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_4744 Int)) (exists ((flted_25_4745 Int)) (exists ((nmin1_4746 Int)) (exists ((nmin2_4747 Int)) (and (and (and (= (+ flted_25_4745 1) flted_26_4654) (= (+ flted_25_4744 2) flted_26_4654)) (exists ((min_4748 Int)) (and (= nmin2_4659 (+ 1 min_4748)) (or (and (= min_4748 nmin1_4746) (&lt; nmin1_4746 nmin2_4747)) (and (= min_4748 nmin2_4747) (&gt;= nmin1_4746 nmin2_4747)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4746) (&lt;= nmin1_4746 flted_25_4745)) (and (&lt;= 0 nmin2_4747) (&lt;= nmin2_4747 flted_25_4744)))))))))) (exists ((flted_26_4739 Int)) (exists ((flted_26_4740 Int)) (exists ((nmin1_4741 Int)) (exists ((nmin2_4742 Int)) (and (and (and (= (+ flted_26_4740 1) flted_26_4654) (= (+ flted_26_4739 1) flted_26_4654)) (exists ((min_4743 Int)) (and (= nmin2_4659 (+ 1 min_4743)) (or (and (= min_4743 nmin1_4741) (&lt; nmin1_4741 nmin2_4742)) (and (= min_4743 nmin2_4742) (&gt;= nmin1_4741 nmin2_4742)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4741) (&lt;= nmin1_4741 flted_26_4740)) (and (&lt;= 0 nmin2_4742) (&lt;= nmin2_4742 flted_26_4739)))))))))))<br/>
(assert (exists ((min_4759 Int)) (and (= nmin (+ 1 min_4759)) (or (and (= min_4759 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_4759 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_4754 Int)) (exists ((flted_25_4755 Int)) (exists ((nmin1_4756 Int)) (exists ((nmin2_4757 Int)) (and (and (and (= (+ flted_25_4755 1) flted_26_4655) (= (+ flted_25_4754 2) flted_26_4655)) (exists ((min_4758 Int)) (and (= nmin1_4657 (+ 1 min_4758)) (or (and (= min_4758 nmin1_4756) (&lt; nmin1_4756 nmin2_4757)) (and (= min_4758 nmin2_4757) (&gt;= nmin1_4756 nmin2_4757)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4756) (&lt;= nmin1_4756 flted_25_4755)) (and (&lt;= 0 nmin2_4757) (&lt;= nmin2_4757 flted_25_4754)))))))))) (exists ((flted_26_4749 Int)) (exists ((flted_26_4750 Int)) (exists ((nmin1_4751 Int)) (exists ((nmin2_4752 Int)) (and (and (and (= (+ flted_26_4750 1) flted_26_4655) (= (+ flted_26_4749 1) flted_26_4655)) (exists ((min_4753 Int)) (and (= nmin1_4657 (+ 1 min_4753)) (or (and (= min_4753 nmin1_4751) (&lt; nmin1_4751 nmin2_4752)) (and (= min_4753 nmin2_4752) (&gt;= nmin1_4751 nmin2_4752)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4751) (&lt;= nmin1_4751 flted_26_4750)) (and (&lt;= 0 nmin2_4752) (&lt;= nmin2_4752 flted_26_4749)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4656 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 142::min_height$node2(v_node2_71_842) rec at <a href="#L71">line 71</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4776  &exist; flted_25_4777  &exist; nmin1_4778  &exist; nmin2_4779 (flted_25_4777 + 1 = flted_25_4648 &and; flted_25_4776 + 2 = flted_25_4648 &and;  &exist; min_4780 (nmin1_4650 = 1 + min_4780 &and; min_4780 = <b>min</b>(nmin1_4778,nmin2_4779)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4778 &and; nmin1_4778 &le; flted_25_4777 &and; 0 &le; nmin2_4779 &and; nmin2_4779 &le; flted_25_4776) &or;  &exist; flted_26_4771  &exist; flted_26_4772  &exist; nmin1_4773  &exist; nmin2_4774 (flted_26_4772 + 1 = flted_25_4648 &and; flted_26_4771 + 1 = flted_25_4648 &and;  &exist; min_4775 (nmin1_4650 = 1 + min_4775 &and; min_4775 = <b>min</b>(nmin1_4773,nmin2_4774)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4773 &and; nmin1_4773 &le; flted_26_4772 &and; 0 &le; nmin2_4774 &and; nmin2_4774 &le; flted_26_4771)) &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_4791 (nmin = 1 + min_4791 &and; min_4791 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4786  &exist; flted_25_4787  &exist; nmin1_4788  &exist; nmin2_4789 (flted_25_4787 + 1 = flted_25_4647 &and; flted_25_4786 + 2 = flted_25_4647 &and;  &exist; min_4790 (nmin2_4652 = 1 + min_4790 &and; min_4790 = <b>min</b>(nmin1_4788,nmin2_4789)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4788 &and; nmin1_4788 &le; flted_25_4787 &and; 0 &le; nmin2_4789 &and; nmin2_4789 &le; flted_25_4786) &or;  &exist; flted_26_4781  &exist; flted_26_4782  &exist; nmin1_4783  &exist; nmin2_4784 (flted_26_4782 + 1 = flted_25_4647 &and; flted_26_4781 + 1 = flted_25_4647 &and;  &exist; min_4785 (nmin2_4652 = 1 + min_4785 &and; min_4785 = <b>min</b>(nmin1_4783,nmin2_4784)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4783 &and; nmin1_4783 &le; flted_26_4782 &and; 0 &le; nmin2_4784 &and; nmin2_4784 &le; flted_26_4781)))  &#8866;  (r_4651 = <b>null</b> &or; flted_25_4647 = 0 &or; nmin2_4652 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4776 Int)) (exists ((flted_25_4777 Int)) (exists ((nmin1_4778 Int)) (exists ((nmin2_4779 Int)) (and (and (and (= (+ flted_25_4777 1) flted_25_4648) (= (+ flted_25_4776 2) flted_25_4648)) (exists ((min_4780 Int)) (and (= nmin1_4650 (+ 1 min_4780)) (or (and (= min_4780 nmin1_4778) (&lt; nmin1_4778 nmin2_4779)) (and (= min_4780 nmin2_4779) (&gt;= nmin1_4778 nmin2_4779)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4778) (&lt;= nmin1_4778 flted_25_4777)) (and (&lt;= 0 nmin2_4779) (&lt;= nmin2_4779 flted_25_4776)))))))))) (exists ((flted_26_4771 Int)) (exists ((flted_26_4772 Int)) (exists ((nmin1_4773 Int)) (exists ((nmin2_4774 Int)) (and (and (and (= (+ flted_26_4772 1) flted_25_4648) (= (+ flted_26_4771 1) flted_25_4648)) (exists ((min_4775 Int)) (and (= nmin1_4650 (+ 1 min_4775)) (or (and (= min_4775 nmin1_4773) (&lt; nmin1_4773 nmin2_4774)) (and (= min_4775 nmin2_4774) (&gt;= nmin1_4773 nmin2_4774)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4773) (&lt;= nmin1_4773 flted_26_4772)) (and (&lt;= 0 nmin2_4774) (&lt;= nmin2_4774 flted_26_4771)))))))))))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (exists ((min_4791 Int)) (and (= nmin (+ 1 min_4791)) (or (and (= min_4791 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4791 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4786 Int)) (exists ((flted_25_4787 Int)) (exists ((nmin1_4788 Int)) (exists ((nmin2_4789 Int)) (and (and (and (= (+ flted_25_4787 1) flted_25_4647) (= (+ flted_25_4786 2) flted_25_4647)) (exists ((min_4790 Int)) (and (= nmin2_4652 (+ 1 min_4790)) (or (and (= min_4790 nmin1_4788) (&lt; nmin1_4788 nmin2_4789)) (and (= min_4790 nmin2_4789) (&gt;= nmin1_4788 nmin2_4789)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4788) (&lt;= nmin1_4788 flted_25_4787)) (and (&lt;= 0 nmin2_4789) (&lt;= nmin2_4789 flted_25_4786)))))))))) (exists ((flted_26_4781 Int)) (exists ((flted_26_4782 Int)) (exists ((nmin1_4783 Int)) (exists ((nmin2_4784 Int)) (and (and (and (= (+ flted_26_4782 1) flted_25_4647) (= (+ flted_26_4781 1) flted_25_4647)) (exists ((min_4785 Int)) (and (= nmin2_4652 (+ 1 min_4785)) (or (and (= min_4785 nmin1_4783) (&lt; nmin1_4783 nmin2_4784)) (and (= min_4785 nmin2_4784) (&gt;= nmin1_4783 nmin2_4784)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4783) (&lt;= nmin1_4783 flted_26_4782)) (and (&lt;= 0 nmin2_4784) (&lt;= nmin2_4784 flted_26_4781)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4651 1) (or (= flted_25_4647 0) (= nmin2_4652 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_4651 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4651 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4801  &exist; flted_25_4802  &exist; nmin1_4803  &exist; nmin2_4804 (flted_25_4802 + 1 = flted_25_4648 &and; flted_25_4801 + 2 = flted_25_4648 &and;  &exist; min_4805 (nmin1_4650 = 1 + min_4805 &and; min_4805 = <b>min</b>(nmin1_4803,nmin2_4804)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4803 &and; nmin1_4803 &le; flted_25_4802 &and; 0 &le; nmin2_4804 &and; nmin2_4804 &le; flted_25_4801) &or;  &exist; flted_26_4796  &exist; flted_26_4797  &exist; nmin1_4798  &exist; nmin2_4799 (flted_26_4797 + 1 = flted_25_4648 &and; flted_26_4796 + 1 = flted_25_4648 &and;  &exist; min_4800 (nmin1_4650 = 1 + min_4800 &and; min_4800 = <b>min</b>(nmin1_4798,nmin2_4799)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4798 &and; nmin1_4798 &le; flted_26_4797 &and; 0 &le; nmin2_4799 &and; nmin2_4799 &le; flted_26_4796)) &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and;  &exist; min_4816 (nmin = 1 + min_4816 &and; min_4816 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4811  &exist; flted_25_4812  &exist; nmin1_4813  &exist; nmin2_4814 (flted_25_4812 + 1 = flted_25_4647 &and; flted_25_4811 + 2 = flted_25_4647 &and;  &exist; min_4815 (nmin2_4652 = 1 + min_4815 &and; min_4815 = <b>min</b>(nmin1_4813,nmin2_4814)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4813 &and; nmin1_4813 &le; flted_25_4812 &and; 0 &le; nmin2_4814 &and; nmin2_4814 &le; flted_25_4811) &or;  &exist; flted_26_4806  &exist; flted_26_4807  &exist; nmin1_4808  &exist; nmin2_4809 (flted_26_4807 + 1 = flted_25_4647 &and; flted_26_4806 + 1 = flted_25_4647 &and;  &exist; min_4810 (nmin2_4652 = 1 + min_4810 &and; min_4810 = <b>min</b>(nmin1_4808,nmin2_4809)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4808 &and; nmin1_4808 &le; flted_26_4807 &and; 0 &le; nmin2_4809 &and; nmin2_4809 &le; flted_26_4806)))  &#8866;  r_4651 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4801 Int)) (exists ((flted_25_4802 Int)) (exists ((nmin1_4803 Int)) (exists ((nmin2_4804 Int)) (and (and (and (= (+ flted_25_4802 1) flted_25_4648) (= (+ flted_25_4801 2) flted_25_4648)) (exists ((min_4805 Int)) (and (= nmin1_4650 (+ 1 min_4805)) (or (and (= min_4805 nmin1_4803) (&lt; nmin1_4803 nmin2_4804)) (and (= min_4805 nmin2_4804) (&gt;= nmin1_4803 nmin2_4804)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4803) (&lt;= nmin1_4803 flted_25_4802)) (and (&lt;= 0 nmin2_4804) (&lt;= nmin2_4804 flted_25_4801)))))))))) (exists ((flted_26_4796 Int)) (exists ((flted_26_4797 Int)) (exists ((nmin1_4798 Int)) (exists ((nmin2_4799 Int)) (and (and (and (= (+ flted_26_4797 1) flted_25_4648) (= (+ flted_26_4796 1) flted_25_4648)) (exists ((min_4800 Int)) (and (= nmin1_4650 (+ 1 min_4800)) (or (and (= min_4800 nmin1_4798) (&lt; nmin1_4798 nmin2_4799)) (and (= min_4800 nmin2_4799) (&gt;= nmin1_4798 nmin2_4799)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4798) (&lt;= nmin1_4798 flted_26_4797)) (and (&lt;= 0 nmin2_4799) (&lt;= nmin2_4799 flted_26_4796)))))))))))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (exists ((min_4816 Int)) (and (= nmin (+ 1 min_4816)) (or (and (= min_4816 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4816 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4811 Int)) (exists ((flted_25_4812 Int)) (exists ((nmin1_4813 Int)) (exists ((nmin2_4814 Int)) (and (and (and (= (+ flted_25_4812 1) flted_25_4647) (= (+ flted_25_4811 2) flted_25_4647)) (exists ((min_4815 Int)) (and (= nmin2_4652 (+ 1 min_4815)) (or (and (= min_4815 nmin1_4813) (&lt; nmin1_4813 nmin2_4814)) (and (= min_4815 nmin2_4814) (&gt;= nmin1_4813 nmin2_4814)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4813) (&lt;= nmin1_4813 flted_25_4812)) (and (&lt;= 0 nmin2_4814) (&lt;= nmin2_4814 flted_25_4811)))))))))) (exists ((flted_26_4806 Int)) (exists ((flted_26_4807 Int)) (exists ((nmin1_4808 Int)) (exists ((nmin2_4809 Int)) (and (and (and (= (+ flted_26_4807 1) flted_25_4647) (= (+ flted_26_4806 1) flted_25_4647)) (exists ((min_4810 Int)) (and (= nmin2_4652 (+ 1 min_4810)) (or (and (= min_4810 nmin1_4808) (&lt; nmin1_4808 nmin2_4809)) (and (= min_4810 nmin2_4809) (&gt;= nmin1_4808 nmin2_4809)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4808) (&lt;= nmin1_4808 flted_26_4807)) (and (&lt;= 0 nmin2_4809) (&lt;= nmin2_4809 flted_26_4806)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4651 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_4824  &exist; flted_25_4825  &exist; nmin1_4826  &exist; nmin2_4827 (flted_25_4825 + 1 = flted_26_4655 &and; flted_25_4824 + 2 = flted_26_4655 &and;  &exist; min_4828 (nmin1_4657 = 1 + min_4828 &and; min_4828 = <b>min</b>(nmin1_4826,nmin2_4827)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4826 &and; nmin1_4826 &le; flted_25_4825 &and; 0 &le; nmin2_4827 &and; nmin2_4827 &le; flted_25_4824) &or;  &exist; flted_26_4819  &exist; flted_26_4820  &exist; nmin1_4821  &exist; nmin2_4822 (flted_26_4820 + 1 = flted_26_4655 &and; flted_26_4819 + 1 = flted_26_4655 &and;  &exist; min_4823 (nmin1_4657 = 1 + min_4823 &and; min_4823 = <b>min</b>(nmin1_4821,nmin2_4822)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4821 &and; nmin1_4821 &le; flted_26_4820 &and; 0 &le; nmin2_4822 &and; nmin2_4822 &le; flted_26_4819)) &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_4839 (nmin = 1 + min_4839 &and; min_4839 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_4834  &exist; flted_25_4835  &exist; nmin1_4836  &exist; nmin2_4837 (flted_25_4835 + 1 = flted_26_4654 &and; flted_25_4834 + 2 = flted_26_4654 &and;  &exist; min_4838 (nmin2_4659 = 1 + min_4838 &and; min_4838 = <b>min</b>(nmin1_4836,nmin2_4837)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4836 &and; nmin1_4836 &le; flted_25_4835 &and; 0 &le; nmin2_4837 &and; nmin2_4837 &le; flted_25_4834) &or;  &exist; flted_26_4829  &exist; flted_26_4830  &exist; nmin1_4831  &exist; nmin2_4832 (flted_26_4830 + 1 = flted_26_4654 &and; flted_26_4829 + 1 = flted_26_4654 &and;  &exist; min_4833 (nmin2_4659 = 1 + min_4833 &and; min_4833 = <b>min</b>(nmin1_4831,nmin2_4832)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4831 &and; nmin1_4831 &le; flted_26_4830 &and; 0 &le; nmin2_4832 &and; nmin2_4832 &le; flted_26_4829)))  &#8866;  (r_4658 = <b>null</b> &or; flted_26_4654 = 0 &or; nmin2_4659 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_4824 Int)) (exists ((flted_25_4825 Int)) (exists ((nmin1_4826 Int)) (exists ((nmin2_4827 Int)) (and (and (and (= (+ flted_25_4825 1) flted_26_4655) (= (+ flted_25_4824 2) flted_26_4655)) (exists ((min_4828 Int)) (and (= nmin1_4657 (+ 1 min_4828)) (or (and (= min_4828 nmin1_4826) (&lt; nmin1_4826 nmin2_4827)) (and (= min_4828 nmin2_4827) (&gt;= nmin1_4826 nmin2_4827)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4826) (&lt;= nmin1_4826 flted_25_4825)) (and (&lt;= 0 nmin2_4827) (&lt;= nmin2_4827 flted_25_4824)))))))))) (exists ((flted_26_4819 Int)) (exists ((flted_26_4820 Int)) (exists ((nmin1_4821 Int)) (exists ((nmin2_4822 Int)) (and (and (and (= (+ flted_26_4820 1) flted_26_4655) (= (+ flted_26_4819 1) flted_26_4655)) (exists ((min_4823 Int)) (and (= nmin1_4657 (+ 1 min_4823)) (or (and (= min_4823 nmin1_4821) (&lt; nmin1_4821 nmin2_4822)) (and (= min_4823 nmin2_4822) (&gt;= nmin1_4821 nmin2_4822)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4821) (&lt;= nmin1_4821 flted_26_4820)) (and (&lt;= 0 nmin2_4822) (&lt;= nmin2_4822 flted_26_4819)))))))))))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (exists ((min_4839 Int)) (and (= nmin (+ 1 min_4839)) (or (and (= min_4839 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_4839 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_4834 Int)) (exists ((flted_25_4835 Int)) (exists ((nmin1_4836 Int)) (exists ((nmin2_4837 Int)) (and (and (and (= (+ flted_25_4835 1) flted_26_4654) (= (+ flted_25_4834 2) flted_26_4654)) (exists ((min_4838 Int)) (and (= nmin2_4659 (+ 1 min_4838)) (or (and (= min_4838 nmin1_4836) (&lt; nmin1_4836 nmin2_4837)) (and (= min_4838 nmin2_4837) (&gt;= nmin1_4836 nmin2_4837)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4836) (&lt;= nmin1_4836 flted_25_4835)) (and (&lt;= 0 nmin2_4837) (&lt;= nmin2_4837 flted_25_4834)))))))))) (exists ((flted_26_4829 Int)) (exists ((flted_26_4830 Int)) (exists ((nmin1_4831 Int)) (exists ((nmin2_4832 Int)) (and (and (and (= (+ flted_26_4830 1) flted_26_4654) (= (+ flted_26_4829 1) flted_26_4654)) (exists ((min_4833 Int)) (and (= nmin2_4659 (+ 1 min_4833)) (or (and (= min_4833 nmin1_4831) (&lt; nmin1_4831 nmin2_4832)) (and (= min_4833 nmin2_4832) (&gt;= nmin1_4831 nmin2_4832)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4831) (&lt;= nmin1_4831 flted_26_4830)) (and (&lt;= 0 nmin2_4832) (&lt;= nmin2_4832 flted_26_4829)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4658 1) (or (= flted_26_4654 0) (= nmin2_4659 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_4658 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4658 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_4849  &exist; flted_25_4850  &exist; nmin1_4851  &exist; nmin2_4852 (flted_25_4850 + 1 = flted_26_4655 &and; flted_25_4849 + 2 = flted_26_4655 &and;  &exist; min_4853 (nmin1_4657 = 1 + min_4853 &and; min_4853 = <b>min</b>(nmin1_4851,nmin2_4852)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4851 &and; nmin1_4851 &le; flted_25_4850 &and; 0 &le; nmin2_4852 &and; nmin2_4852 &le; flted_25_4849) &or;  &exist; flted_26_4844  &exist; flted_26_4845  &exist; nmin1_4846  &exist; nmin2_4847 (flted_26_4845 + 1 = flted_26_4655 &and; flted_26_4844 + 1 = flted_26_4655 &and;  &exist; min_4848 (nmin1_4657 = 1 + min_4848 &and; min_4848 = <b>min</b>(nmin1_4846,nmin2_4847)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_4846 &and; nmin1_4846 &le; flted_26_4845 &and; 0 &le; nmin2_4847 &and; nmin2_4847 &le; flted_26_4844)) &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and;  &exist; min_4864 (nmin = 1 + min_4864 &and; min_4864 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_4859  &exist; flted_25_4860  &exist; nmin1_4861  &exist; nmin2_4862 (flted_25_4860 + 1 = flted_26_4654 &and; flted_25_4859 + 2 = flted_26_4654 &and;  &exist; min_4863 (nmin2_4659 = 1 + min_4863 &and; min_4863 = <b>min</b>(nmin1_4861,nmin2_4862)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4861 &and; nmin1_4861 &le; flted_25_4860 &and; 0 &le; nmin2_4862 &and; nmin2_4862 &le; flted_25_4859) &or;  &exist; flted_26_4854  &exist; flted_26_4855  &exist; nmin1_4856  &exist; nmin2_4857 (flted_26_4855 + 1 = flted_26_4654 &and; flted_26_4854 + 1 = flted_26_4654 &and;  &exist; min_4858 (nmin2_4659 = 1 + min_4858 &and; min_4858 = <b>min</b>(nmin1_4856,nmin2_4857)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_4856 &and; nmin1_4856 &le; flted_26_4855 &and; 0 &le; nmin2_4857 &and; nmin2_4857 &le; flted_26_4854)))  &#8866;  r_4658 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_4849 Int)) (exists ((flted_25_4850 Int)) (exists ((nmin1_4851 Int)) (exists ((nmin2_4852 Int)) (and (and (and (= (+ flted_25_4850 1) flted_26_4655) (= (+ flted_25_4849 2) flted_26_4655)) (exists ((min_4853 Int)) (and (= nmin1_4657 (+ 1 min_4853)) (or (and (= min_4853 nmin1_4851) (&lt; nmin1_4851 nmin2_4852)) (and (= min_4853 nmin2_4852) (&gt;= nmin1_4851 nmin2_4852)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4851) (&lt;= nmin1_4851 flted_25_4850)) (and (&lt;= 0 nmin2_4852) (&lt;= nmin2_4852 flted_25_4849)))))))))) (exists ((flted_26_4844 Int)) (exists ((flted_26_4845 Int)) (exists ((nmin1_4846 Int)) (exists ((nmin2_4847 Int)) (and (and (and (= (+ flted_26_4845 1) flted_26_4655) (= (+ flted_26_4844 1) flted_26_4655)) (exists ((min_4848 Int)) (and (= nmin1_4657 (+ 1 min_4848)) (or (and (= min_4848 nmin1_4846) (&lt; nmin1_4846 nmin2_4847)) (and (= min_4848 nmin2_4847) (&gt;= nmin1_4846 nmin2_4847)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_4846) (&lt;= nmin1_4846 flted_26_4845)) (and (&lt;= 0 nmin2_4847) (&lt;= nmin2_4847 flted_26_4844)))))))))))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (exists ((min_4864 Int)) (and (= nmin (+ 1 min_4864)) (or (and (= min_4864 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_4864 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_4859 Int)) (exists ((flted_25_4860 Int)) (exists ((nmin1_4861 Int)) (exists ((nmin2_4862 Int)) (and (and (and (= (+ flted_25_4860 1) flted_26_4654) (= (+ flted_25_4859 2) flted_26_4654)) (exists ((min_4863 Int)) (and (= nmin2_4659 (+ 1 min_4863)) (or (and (= min_4863 nmin1_4861) (&lt; nmin1_4861 nmin2_4862)) (and (= min_4863 nmin2_4862) (&gt;= nmin1_4861 nmin2_4862)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4861) (&lt;= nmin1_4861 flted_25_4860)) (and (&lt;= 0 nmin2_4862) (&lt;= nmin2_4862 flted_25_4859)))))))))) (exists ((flted_26_4854 Int)) (exists ((flted_26_4855 Int)) (exists ((nmin1_4856 Int)) (exists ((nmin2_4857 Int)) (and (and (and (= (+ flted_26_4855 1) flted_26_4654) (= (+ flted_26_4854 1) flted_26_4654)) (exists ((min_4858 Int)) (and (= nmin2_4659 (+ 1 min_4858)) (or (and (= min_4858 nmin1_4856) (&lt; nmin1_4856 nmin2_4857)) (and (= min_4858 nmin2_4857) (&gt;= nmin1_4856 nmin2_4857)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_4856) (&lt;= nmin1_4856 flted_26_4855)) (and (&lt;= 0 nmin2_4857) (&lt;= nmin2_4857 flted_26_4854)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4658 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 139::minim$int~int(v_int_71_844,v_int_71_843) at <a href="#L71">line 71</a> holds<ul></ul></li>
<li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4915  &exist; flted_25_4916  &exist; nmin1_4917  &exist; nmin2_4918 (flted_25_4916 + 1 = flted_25_4647 &and; flted_25_4915 + 2 = flted_25_4647 &and;  &exist; min_4919 (nmin2_4652 = 1 + min_4919 &and; min_4919 = <b>min</b>(nmin1_4917,nmin2_4918)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4917 &and; nmin1_4917 &le; flted_25_4916 &and; 0 &le; nmin2_4918 &and; nmin2_4918 &le; flted_25_4915) &or;  &exist; flted_26_4910  &exist; flted_26_4911  &exist; nmin1_4912  &exist; nmin2_4913 (flted_26_4911 + 1 = flted_25_4647 &and; flted_26_4910 + 1 = flted_25_4647 &and;  &exist; min_4914 (nmin2_4652 = 1 + min_4914 &and; min_4914 = <b>min</b>(nmin1_4912,nmin2_4913)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4912 &and; nmin1_4912 &le; flted_26_4911 &and; 0 &le; nmin2_4913 &and; nmin2_4913 &le; flted_26_4910)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and;  &exist; min_4930 (nmin = 1 + min_4930 &and; min_4930 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648 &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4925  &exist; flted_25_4926  &exist; nmin1_4927  &exist; nmin2_4928 (flted_25_4926 + 1 = flted_25_4648 &and; flted_25_4925 + 2 = flted_25_4648 &and;  &exist; min_4929 (nmin1_4650 = 1 + min_4929 &and; min_4929 = <b>min</b>(nmin1_4927,nmin2_4928)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4927 &and; nmin1_4927 &le; flted_25_4926 &and; 0 &le; nmin2_4928 &and; nmin2_4928 &le; flted_25_4925) &or;  &exist; flted_26_4920  &exist; flted_26_4921  &exist; nmin1_4922  &exist; nmin2_4923 (flted_26_4921 + 1 = flted_25_4648 &and; flted_26_4920 + 1 = flted_25_4648 &and;  &exist; min_4924 (nmin1_4650 = 1 + min_4924 &and; min_4924 = <b>min</b>(nmin1_4922,nmin2_4923)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4922 &and; nmin1_4922 &le; flted_26_4921 &and; 0 &le; nmin2_4923 &and; nmin2_4923 &le; flted_26_4920)))  &#8866;  (l_4649 = <b>null</b> &or; flted_25_4648 = 0 &or; nmin1_4650 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4915 Int)) (exists ((flted_25_4916 Int)) (exists ((nmin1_4917 Int)) (exists ((nmin2_4918 Int)) (and (and (and (= (+ flted_25_4916 1) flted_25_4647) (= (+ flted_25_4915 2) flted_25_4647)) (exists ((min_4919 Int)) (and (= nmin2_4652 (+ 1 min_4919)) (or (and (= min_4919 nmin1_4917) (&lt; nmin1_4917 nmin2_4918)) (and (= min_4919 nmin2_4918) (&gt;= nmin1_4917 nmin2_4918)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4917) (&lt;= nmin1_4917 flted_25_4916)) (and (&lt;= 0 nmin2_4918) (&lt;= nmin2_4918 flted_25_4915)))))))))) (exists ((flted_26_4910 Int)) (exists ((flted_26_4911 Int)) (exists ((nmin1_4912 Int)) (exists ((nmin2_4913 Int)) (and (and (and (= (+ flted_26_4911 1) flted_25_4647) (= (+ flted_26_4910 1) flted_25_4647)) (exists ((min_4914 Int)) (and (= nmin2_4652 (+ 1 min_4914)) (or (and (= min_4914 nmin1_4912) (&lt; nmin1_4912 nmin2_4913)) (and (= min_4914 nmin2_4913) (&gt;= nmin1_4912 nmin2_4913)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4912) (&lt;= nmin1_4912 flted_26_4911)) (and (&lt;= 0 nmin2_4913) (&lt;= nmin2_4913 flted_26_4910)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (exists ((min_4930 Int)) (and (= nmin (+ 1 min_4930)) (or (and (= min_4930 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4930 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4925 Int)) (exists ((flted_25_4926 Int)) (exists ((nmin1_4927 Int)) (exists ((nmin2_4928 Int)) (and (and (and (= (+ flted_25_4926 1) flted_25_4648) (= (+ flted_25_4925 2) flted_25_4648)) (exists ((min_4929 Int)) (and (= nmin1_4650 (+ 1 min_4929)) (or (and (= min_4929 nmin1_4927) (&lt; nmin1_4927 nmin2_4928)) (and (= min_4929 nmin2_4928) (&gt;= nmin1_4927 nmin2_4928)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4927) (&lt;= nmin1_4927 flted_25_4926)) (and (&lt;= 0 nmin2_4928) (&lt;= nmin2_4928 flted_25_4925)))))))))) (exists ((flted_26_4920 Int)) (exists ((flted_26_4921 Int)) (exists ((nmin1_4922 Int)) (exists ((nmin2_4923 Int)) (and (and (and (= (+ flted_26_4921 1) flted_25_4648) (= (+ flted_26_4920 1) flted_25_4648)) (exists ((min_4924 Int)) (and (= nmin1_4650 (+ 1 min_4924)) (or (and (= min_4924 nmin1_4922) (&lt; nmin1_4922 nmin2_4923)) (and (= min_4924 nmin2_4923) (&gt;= nmin1_4922 nmin2_4923)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4922) (&lt;= nmin1_4922 flted_26_4921)) (and (&lt;= 0 nmin2_4923) (&lt;= nmin2_4923 flted_26_4920)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4649 1) (or (= flted_25_4648 0) (= nmin1_4650 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4937  &exist; flted_25_4938  &exist; nmin1_4939  &exist; nmin2_4940 (flted_25_4938 + 1 = flted_25_4648 &and; flted_25_4937 + 2 = flted_25_4648 &and;  &exist; min_4941 (nmin1_4650 = 1 + min_4941 &and; min_4941 = <b>min</b>(nmin1_4939,nmin2_4940)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4939 &and; nmin1_4939 &le; flted_25_4938 &and; 0 &le; nmin2_4940 &and; nmin2_4940 &le; flted_25_4937) &or;  &exist; flted_26_4932  &exist; flted_26_4933  &exist; nmin1_4934  &exist; nmin2_4935 (flted_26_4933 + 1 = flted_25_4648 &and; flted_26_4932 + 1 = flted_25_4648 &and;  &exist; min_4936 (nmin1_4650 = 1 + min_4936 &and; min_4936 = <b>min</b>(nmin1_4934,nmin2_4935)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4934 &and; nmin1_4934 &le; flted_26_4933 &and; 0 &le; nmin2_4935 &and; nmin2_4935 &le; flted_26_4932)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_4952 (nmin = 1 + min_4952 &and; min_4952 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4947  &exist; flted_25_4948  &exist; nmin1_4949  &exist; nmin2_4950 (flted_25_4948 + 1 = flted_25_4647 &and; flted_25_4947 + 2 = flted_25_4647 &and;  &exist; min_4951 (nmin2_4652 = 1 + min_4951 &and; min_4951 = <b>min</b>(nmin1_4949,nmin2_4950)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4949 &and; nmin1_4949 &le; flted_25_4948 &and; 0 &le; nmin2_4950 &and; nmin2_4950 &le; flted_25_4947) &or;  &exist; flted_26_4942  &exist; flted_26_4943  &exist; nmin1_4944  &exist; nmin2_4945 (flted_26_4943 + 1 = flted_25_4647 &and; flted_26_4942 + 1 = flted_25_4647 &and;  &exist; min_4946 (nmin2_4652 = 1 + min_4946 &and; min_4946 = <b>min</b>(nmin1_4944,nmin2_4945)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4944 &and; nmin1_4944 &le; flted_26_4943 &and; 0 &le; nmin2_4945 &and; nmin2_4945 &le; flted_26_4942)))  &#8866;  (r_4651 = <b>null</b> &or; flted_25_4647 = 0 &or; nmin2_4652 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4937 Int)) (exists ((flted_25_4938 Int)) (exists ((nmin1_4939 Int)) (exists ((nmin2_4940 Int)) (and (and (and (= (+ flted_25_4938 1) flted_25_4648) (= (+ flted_25_4937 2) flted_25_4648)) (exists ((min_4941 Int)) (and (= nmin1_4650 (+ 1 min_4941)) (or (and (= min_4941 nmin1_4939) (&lt; nmin1_4939 nmin2_4940)) (and (= min_4941 nmin2_4940) (&gt;= nmin1_4939 nmin2_4940)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4939) (&lt;= nmin1_4939 flted_25_4938)) (and (&lt;= 0 nmin2_4940) (&lt;= nmin2_4940 flted_25_4937)))))))))) (exists ((flted_26_4932 Int)) (exists ((flted_26_4933 Int)) (exists ((nmin1_4934 Int)) (exists ((nmin2_4935 Int)) (and (and (and (= (+ flted_26_4933 1) flted_25_4648) (= (+ flted_26_4932 1) flted_25_4648)) (exists ((min_4936 Int)) (and (= nmin1_4650 (+ 1 min_4936)) (or (and (= min_4936 nmin1_4934) (&lt; nmin1_4934 nmin2_4935)) (and (= min_4936 nmin2_4935) (&gt;= nmin1_4934 nmin2_4935)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4934) (&lt;= nmin1_4934 flted_26_4933)) (and (&lt;= 0 nmin2_4935) (&lt;= nmin2_4935 flted_26_4932)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (exists ((min_4952 Int)) (and (= nmin (+ 1 min_4952)) (or (and (= min_4952 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_4952 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4947 Int)) (exists ((flted_25_4948 Int)) (exists ((nmin1_4949 Int)) (exists ((nmin2_4950 Int)) (and (and (and (= (+ flted_25_4948 1) flted_25_4647) (= (+ flted_25_4947 2) flted_25_4647)) (exists ((min_4951 Int)) (and (= nmin2_4652 (+ 1 min_4951)) (or (and (= min_4951 nmin1_4949) (&lt; nmin1_4949 nmin2_4950)) (and (= min_4951 nmin2_4950) (&gt;= nmin1_4949 nmin2_4950)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4949) (&lt;= nmin1_4949 flted_25_4948)) (and (&lt;= 0 nmin2_4950) (&lt;= nmin2_4950 flted_25_4947)))))))))) (exists ((flted_26_4942 Int)) (exists ((flted_26_4943 Int)) (exists ((nmin1_4944 Int)) (exists ((nmin2_4945 Int)) (and (and (and (= (+ flted_26_4943 1) flted_25_4647) (= (+ flted_26_4942 1) flted_25_4647)) (exists ((min_4946 Int)) (and (= nmin2_4652 (+ 1 min_4946)) (or (and (= min_4946 nmin1_4944) (&lt; nmin1_4944 nmin2_4945)) (and (= min_4946 nmin2_4945) (&gt;= nmin1_4944 nmin2_4945)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4944) (&lt;= nmin1_4944 flted_26_4943)) (and (&lt;= 0 nmin2_4945) (&lt;= nmin2_4945 flted_26_4942)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4651 1) (or (= flted_25_4647 0) (= nmin2_4652 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_4886 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_4956 (nmin = 1 + min_4956 &and; min_4956 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648)  &#8866;   &exist; nmin_4954 (1 + flted_25_4647 = 1 + flted_25_4648 &and;  &exist; min_4955 (nmin_4954 = min_4955 + 1 &and; min_4955 = <b>min</b>(nmin1_4650,nmin2_4652)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_4886, flted_25_4647, flted_25_4648, nmin1_4650, nmin2_4652] : (( (not (((((((((((v_int_71_847PRMD = 1 + v_int_71_4886) &amp; (flted_25_4648 + 1 = n)) &amp; (flted_25_4647 + 2 = n)) &amp;  (exists (min_4956:((nmin = 1 + min_4956) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_4956 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_4956 = nmin1_4650)))))) ) &amp; ((nmin1_4650 &lt; nmin2_4652) | (v_int_71_4886 = nmin2_4652))) &amp; ((nmin2_4652 &lt;= nmin1_4650) | (v_int_71_4886 = nmin1_4650))) &amp; (0 &lt;= nmin2_4652)) &amp; (nmin2_4652 &lt;= flted_25_4647)) &amp; (0 &lt;= nmin1_4650)) &amp; (nmin1_4650 &lt;= flted_25_4648))))  |  (exists (nmin_4954:((1 + flted_25_4647 = 1 + flted_25_4648) &amp;  (exists (min_4955:((nmin_4954 = min_4955 + 1) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_4955 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_4955 = nmin1_4650)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_71_847PRMD,n,v_int_71_847PRMD,v_int_71_847PRMD-1,n-2,n-1,v_int_71_847PRMD-1,nmin2_4652]: 1 &lt;= v_int_71_847PRMD &lt;= nmin2_4652 &lt;= n-2}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_4886 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_4979 (nmin = 1 + min_4979 &and; min_4979 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4974  &exist; flted_25_4975  &exist; nmin1_4976  &exist; nmin2_4977 (flted_25_4975 + 1 = flted_25_4647 &and; flted_25_4974 + 2 = flted_25_4647 &and;  &exist; min_4978 (nmin2_4652 = 1 + min_4978 &and; min_4978 = <b>min</b>(nmin1_4976,nmin2_4977)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4976 &and; nmin1_4976 &le; flted_25_4975 &and; 0 &le; nmin2_4977 &and; nmin2_4977 &le; flted_25_4974) &or;  &exist; flted_26_4969  &exist; flted_26_4970  &exist; nmin1_4971  &exist; nmin2_4972 (flted_26_4970 + 1 = flted_25_4647 &and; flted_26_4969 + 1 = flted_25_4647 &and;  &exist; min_4973 (nmin2_4652 = 1 + min_4973 &and; min_4973 = <b>min</b>(nmin1_4971,nmin2_4972)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4971 &and; nmin1_4971 &le; flted_26_4970 &and; 0 &le; nmin2_4972 &and; nmin2_4972 &le; flted_26_4969)) &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4964  &exist; flted_25_4965  &exist; nmin1_4966  &exist; nmin2_4967 (flted_25_4965 + 1 = flted_25_4648 &and; flted_25_4964 + 2 = flted_25_4648 &and;  &exist; min_4968 (nmin1_4650 = 1 + min_4968 &and; min_4968 = <b>min</b>(nmin1_4966,nmin2_4967)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4966 &and; nmin1_4966 &le; flted_25_4965 &and; 0 &le; nmin2_4967 &and; nmin2_4967 &le; flted_25_4964) &or;  &exist; flted_26_4959  &exist; flted_26_4960  &exist; nmin1_4961  &exist; nmin2_4962 (flted_26_4960 + 1 = flted_25_4648 &and; flted_26_4959 + 1 = flted_25_4648 &and;  &exist; min_4963 (nmin1_4650 = 1 + min_4963 &and; min_4963 = <b>min</b>(nmin1_4961,nmin2_4962)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4961 &and; nmin1_4961 &le; flted_26_4960 &and; 0 &le; nmin2_4962 &and; nmin2_4962 &le; flted_26_4959)))  &#8866;   &exist; nmin_4957 (1 + flted_25_4647 = 1 + flted_25_4648 &and;  &exist; min_4958 (nmin_4957 = min_4958 + 1 &and; min_4958 = <b>min</b>(nmin1_4650,nmin2_4652)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_4886, r_4651, l_4649, flted_25_4647, flted_25_4648, nmin1_4650, nmin2_4652] : (( (not (((((((((((((v_int_71_847PRMD = 1 + v_int_71_4886) &amp; (flted_25_4648 + 1 = n)) &amp; (flted_25_4647 + 2 = n)) &amp;  (exists (min_4979:((nmin = 1 + min_4979) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_4979 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_4979 = nmin1_4650)))))) ) &amp; (0 &lt;= nmin1_4650)) &amp; (nmin1_4650 &lt;= flted_25_4648)) &amp; (0 &lt;= nmin2_4652)) &amp; (nmin2_4652 &lt;= flted_25_4647)) &amp; ((nmin1_4650 &lt; nmin2_4652) | (v_int_71_4886 = nmin2_4652))) &amp; ((nmin2_4652 &lt;= nmin1_4650) | (v_int_71_4886 = nmin1_4650))) &amp; ((((r_4651 &lt; 1) &amp; ((flted_25_4647 = 0) &amp; (nmin2_4652 = 0))) |  (exists (flted_25_4974: (exists (flted_25_4975: (exists (nmin1_4976: (exists (nmin2_4977:((((flted_25_4975 + 1 = flted_25_4647) &amp; (flted_25_4974 + 2 = flted_25_4647)) &amp;  (exists (min_4978:((nmin2_4652 = 1 + min_4978) &amp; (((nmin1_4976 &gt;= nmin2_4977 &amp; min_4978 = nmin2_4977) | (nmin2_4977 &gt; nmin1_4976 &amp; min_4978 = nmin1_4976)))))) ) &amp; ((r_4651 &gt; 0) &amp; (((0 &lt;= nmin1_4976) &amp; (nmin1_4976 &lt;= flted_25_4975)) &amp; ((0 &lt;= nmin2_4977) &amp; (nmin2_4977 &lt;= flted_25_4974))))))) )) )) )) ) |  (exists (flted_26_4969: (exists (flted_26_4970: (exists (nmin1_4971: (exists (nmin2_4972:((((flted_26_4970 + 1 = flted_25_4647) &amp; (flted_26_4969 + 1 = flted_25_4647)) &amp;  (exists (min_4973:((nmin2_4652 = 1 + min_4973) &amp; (((nmin1_4971 &gt;= nmin2_4972 &amp; min_4973 = nmin2_4972) | (nmin2_4972 &gt; nmin1_4971 &amp; min_4973 = nmin1_4971)))))) ) &amp; ((r_4651 &gt; 0) &amp; (((0 &lt;= nmin1_4971) &amp; (nmin1_4971 &lt;= flted_26_4970)) &amp; ((0 &lt;= nmin2_4972) &amp; (nmin2_4972 &lt;= flted_26_4969))))))) )) )) )) )) &amp; ((((l_4649 &lt; 1) &amp; ((flted_25_4648 = 0) &amp; (nmin1_4650 = 0))) |  (exists (flted_25_4964: (exists (flted_25_4965: (exists (nmin1_4966: (exists (nmin2_4967:((((flted_25_4965 + 1 = flted_25_4648) &amp; (flted_25_4964 + 2 = flted_25_4648)) &amp;  (exists (min_4968:((nmin1_4650 = 1 + min_4968) &amp; (((nmin1_4966 &gt;= nmin2_4967 &amp; min_4968 = nmin2_4967) | (nmin2_4967 &gt; nmin1_4966 &amp; min_4968 = nmin1_4966)))))) ) &amp; ((l_4649 &gt; 0) &amp; (((0 &lt;= nmin1_4966) &amp; (nmin1_4966 &lt;= flted_25_4965)) &amp; ((0 &lt;= nmin2_4967) &amp; (nmin2_4967 &lt;= flted_25_4964))))))) )) )) )) ) |  (exists (flted_26_4959: (exists (flted_26_4960: (exists (nmin1_4961: (exists (nmin2_4962:((((flted_26_4960 + 1 = flted_25_4648) &amp; (flted_26_4959 + 1 = flted_25_4648)) &amp;  (exists (min_4963:((nmin1_4650 = 1 + min_4963) &amp; (((nmin1_4961 &gt;= nmin2_4962 &amp; min_4963 = nmin2_4962) | (nmin2_4962 &gt; nmin1_4961 &amp; min_4963 = nmin1_4961)))))) ) &amp; ((l_4649 &gt; 0) &amp; (((0 &lt;= nmin1_4961) &amp; (nmin1_4961 &lt;= flted_26_4960)) &amp; ((0 &lt;= nmin2_4962) &amp; (nmin2_4962 &lt;= flted_26_4959))))))) )) )) )) ))))  |  (exists (nmin_4957:((1 + flted_25_4647 = 1 + flted_25_4648) &amp;  (exists (min_4958:((nmin_4957 = min_4958 + 1) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_4958 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_4958 = nmin1_4650)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_71_847PRMD,n,v_int_71_847PRMD,v_int_71_847PRMD-1,r_4651,l_4649,n-2,n-1,v_int_71_847PRMD-1,nmin2_4652]: 2 &lt;= v_int_71_847PRMD &lt;= nmin2_4652 &lt;= n-2 &amp;&amp; 1 &lt;= r_4651 &amp;&amp; 1 &lt;= l_4649}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_4989  &exist; flted_25_4990  &exist; nmin1_4991  &exist; nmin2_4992 (flted_25_4990 + 1 = flted_25_4648 &and; flted_25_4989 + 2 = flted_25_4648 &and;  &exist; min_4993 (nmin1_4650 = 1 + min_4993 &and; min_4993 = <b>min</b>(nmin1_4991,nmin2_4992)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4991 &and; nmin1_4991 &le; flted_25_4990 &and; 0 &le; nmin2_4992 &and; nmin2_4992 &le; flted_25_4989) &or;  &exist; flted_26_4984  &exist; flted_26_4985  &exist; nmin1_4986  &exist; nmin2_4987 (flted_26_4985 + 1 = flted_25_4648 &and; flted_26_4984 + 1 = flted_25_4648 &and;  &exist; min_4988 (nmin1_4650 = 1 + min_4988 &and; min_4988 = <b>min</b>(nmin1_4986,nmin2_4987)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_4986 &and; nmin1_4986 &le; flted_26_4985 &and; 0 &le; nmin2_4987 &and; nmin2_4987 &le; flted_26_4984)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and;  &exist; min_5004 (nmin = 1 + min_5004 &and; min_5004 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_4999  &exist; flted_25_5000  &exist; nmin1_5001  &exist; nmin2_5002 (flted_25_5000 + 1 = flted_25_4647 &and; flted_25_4999 + 2 = flted_25_4647 &and;  &exist; min_5003 (nmin2_4652 = 1 + min_5003 &and; min_5003 = <b>min</b>(nmin1_5001,nmin2_5002)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5001 &and; nmin1_5001 &le; flted_25_5000 &and; 0 &le; nmin2_5002 &and; nmin2_5002 &le; flted_25_4999) &or;  &exist; flted_26_4994  &exist; flted_26_4995  &exist; nmin1_4996  &exist; nmin2_4997 (flted_26_4995 + 1 = flted_25_4647 &and; flted_26_4994 + 1 = flted_25_4647 &and;  &exist; min_4998 (nmin2_4652 = 1 + min_4998 &and; min_4998 = <b>min</b>(nmin1_4996,nmin2_4997)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_4996 &and; nmin1_4996 &le; flted_26_4995 &and; 0 &le; nmin2_4997 &and; nmin2_4997 &le; flted_26_4994)))  &#8866;  r_4651 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_4989 Int)) (exists ((flted_25_4990 Int)) (exists ((nmin1_4991 Int)) (exists ((nmin2_4992 Int)) (and (and (and (= (+ flted_25_4990 1) flted_25_4648) (= (+ flted_25_4989 2) flted_25_4648)) (exists ((min_4993 Int)) (and (= nmin1_4650 (+ 1 min_4993)) (or (and (= min_4993 nmin1_4991) (&lt; nmin1_4991 nmin2_4992)) (and (= min_4993 nmin2_4992) (&gt;= nmin1_4991 nmin2_4992)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4991) (&lt;= nmin1_4991 flted_25_4990)) (and (&lt;= 0 nmin2_4992) (&lt;= nmin2_4992 flted_25_4989)))))))))) (exists ((flted_26_4984 Int)) (exists ((flted_26_4985 Int)) (exists ((nmin1_4986 Int)) (exists ((nmin2_4987 Int)) (and (and (and (= (+ flted_26_4985 1) flted_25_4648) (= (+ flted_26_4984 1) flted_25_4648)) (exists ((min_4988 Int)) (and (= nmin1_4650 (+ 1 min_4988)) (or (and (= min_4988 nmin1_4986) (&lt; nmin1_4986 nmin2_4987)) (and (= min_4988 nmin2_4987) (&gt;= nmin1_4986 nmin2_4987)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_4986) (&lt;= nmin1_4986 flted_26_4985)) (and (&lt;= 0 nmin2_4987) (&lt;= nmin2_4987 flted_26_4984)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (exists ((min_5004 Int)) (and (= nmin (+ 1 min_5004)) (or (and (= min_5004 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5004 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_4999 Int)) (exists ((flted_25_5000 Int)) (exists ((nmin1_5001 Int)) (exists ((nmin2_5002 Int)) (and (and (and (= (+ flted_25_5000 1) flted_25_4647) (= (+ flted_25_4999 2) flted_25_4647)) (exists ((min_5003 Int)) (and (= nmin2_4652 (+ 1 min_5003)) (or (and (= min_5003 nmin1_5001) (&lt; nmin1_5001 nmin2_5002)) (and (= min_5003 nmin2_5002) (&gt;= nmin1_5001 nmin2_5002)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5001) (&lt;= nmin1_5001 flted_25_5000)) (and (&lt;= 0 nmin2_5002) (&lt;= nmin2_5002 flted_25_4999)))))))))) (exists ((flted_26_4994 Int)) (exists ((flted_26_4995 Int)) (exists ((nmin1_4996 Int)) (exists ((nmin2_4997 Int)) (and (and (and (= (+ flted_26_4995 1) flted_25_4647) (= (+ flted_26_4994 1) flted_25_4647)) (exists ((min_4998 Int)) (and (= nmin2_4652 (+ 1 min_4998)) (or (and (= min_4998 nmin1_4996) (&lt; nmin1_4996 nmin2_4997)) (and (= min_4998 nmin2_4997) (&gt;= nmin1_4996 nmin2_4997)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_4996) (&lt;= nmin1_4996 flted_26_4995)) (and (&lt;= 0 nmin2_4997) (&lt;= nmin2_4997 flted_26_4994)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4651 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_5014  &exist; flted_25_5015  &exist; nmin1_5016  &exist; nmin2_5017 (flted_25_5015 + 1 = flted_25_4647 &and; flted_25_5014 + 2 = flted_25_4647 &and;  &exist; min_5018 (nmin2_4652 = 1 + min_5018 &and; min_5018 = <b>min</b>(nmin1_5016,nmin2_5017)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5016 &and; nmin1_5016 &le; flted_25_5015 &and; 0 &le; nmin2_5017 &and; nmin2_5017 &le; flted_25_5014) &or;  &exist; flted_26_5009  &exist; flted_26_5010  &exist; nmin1_5011  &exist; nmin2_5012 (flted_26_5010 + 1 = flted_25_4647 &and; flted_26_5009 + 1 = flted_25_4647 &and;  &exist; min_5013 (nmin2_4652 = 1 + min_5013 &and; min_5013 = <b>min</b>(nmin1_5011,nmin2_5012)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5011 &and; nmin1_5011 &le; flted_26_5010 &and; 0 &le; nmin2_5012 &and; nmin2_5012 &le; flted_26_5009)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and;  &exist; min_5029 (nmin = 1 + min_5029 &and; min_5029 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_5024  &exist; flted_25_5025  &exist; nmin1_5026  &exist; nmin2_5027 (flted_25_5025 + 1 = flted_25_4648 &and; flted_25_5024 + 2 = flted_25_4648 &and;  &exist; min_5028 (nmin1_4650 = 1 + min_5028 &and; min_5028 = <b>min</b>(nmin1_5026,nmin2_5027)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5026 &and; nmin1_5026 &le; flted_25_5025 &and; 0 &le; nmin2_5027 &and; nmin2_5027 &le; flted_25_5024) &or;  &exist; flted_26_5019  &exist; flted_26_5020  &exist; nmin1_5021  &exist; nmin2_5022 (flted_26_5020 + 1 = flted_25_4648 &and; flted_26_5019 + 1 = flted_25_4648 &and;  &exist; min_5023 (nmin1_4650 = 1 + min_5023 &and; min_5023 = <b>min</b>(nmin1_5021,nmin2_5022)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5021 &and; nmin1_5021 &le; flted_26_5020 &and; 0 &le; nmin2_5022 &and; nmin2_5022 &le; flted_26_5019)))  &#8866;  l_4649 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_5014 Int)) (exists ((flted_25_5015 Int)) (exists ((nmin1_5016 Int)) (exists ((nmin2_5017 Int)) (and (and (and (= (+ flted_25_5015 1) flted_25_4647) (= (+ flted_25_5014 2) flted_25_4647)) (exists ((min_5018 Int)) (and (= nmin2_4652 (+ 1 min_5018)) (or (and (= min_5018 nmin1_5016) (&lt; nmin1_5016 nmin2_5017)) (and (= min_5018 nmin2_5017) (&gt;= nmin1_5016 nmin2_5017)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5016) (&lt;= nmin1_5016 flted_25_5015)) (and (&lt;= 0 nmin2_5017) (&lt;= nmin2_5017 flted_25_5014)))))))))) (exists ((flted_26_5009 Int)) (exists ((flted_26_5010 Int)) (exists ((nmin1_5011 Int)) (exists ((nmin2_5012 Int)) (and (and (and (= (+ flted_26_5010 1) flted_25_4647) (= (+ flted_26_5009 1) flted_25_4647)) (exists ((min_5013 Int)) (and (= nmin2_4652 (+ 1 min_5013)) (or (and (= min_5013 nmin1_5011) (&lt; nmin1_5011 nmin2_5012)) (and (= min_5013 nmin2_5012) (&gt;= nmin1_5011 nmin2_5012)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5011) (&lt;= nmin1_5011 flted_26_5010)) (and (&lt;= 0 nmin2_5012) (&lt;= nmin2_5012 flted_26_5009)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (exists ((min_5029 Int)) (and (= nmin (+ 1 min_5029)) (or (and (= min_5029 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5029 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_5024 Int)) (exists ((flted_25_5025 Int)) (exists ((nmin1_5026 Int)) (exists ((nmin2_5027 Int)) (and (and (and (= (+ flted_25_5025 1) flted_25_4648) (= (+ flted_25_5024 2) flted_25_4648)) (exists ((min_5028 Int)) (and (= nmin1_4650 (+ 1 min_5028)) (or (and (= min_5028 nmin1_5026) (&lt; nmin1_5026 nmin2_5027)) (and (= min_5028 nmin2_5027) (&gt;= nmin1_5026 nmin2_5027)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5026) (&lt;= nmin1_5026 flted_25_5025)) (and (&lt;= 0 nmin2_5027) (&lt;= nmin2_5027 flted_25_5024)))))))))) (exists ((flted_26_5019 Int)) (exists ((flted_26_5020 Int)) (exists ((nmin1_5021 Int)) (exists ((nmin2_5022 Int)) (and (and (and (= (+ flted_26_5020 1) flted_25_4648) (= (+ flted_26_5019 1) flted_25_4648)) (exists ((min_5023 Int)) (and (= nmin1_4650 (+ 1 min_5023)) (or (and (= min_5023 nmin1_5021) (&lt; nmin1_5021 nmin2_5022)) (and (= min_5023 nmin2_5022) (&gt;= nmin1_5021 nmin2_5022)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5021) (&lt;= nmin1_5021 flted_26_5020)) (and (&lt;= 0 nmin2_5022) (&lt;= nmin2_5022 flted_26_5019)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4649 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_5039  &exist; flted_25_5040  &exist; nmin1_5041  &exist; nmin2_5042 (flted_25_5040 + 1 = flted_25_4647 &and; flted_25_5039 + 2 = flted_25_4647 &and;  &exist; min_5043 (nmin2_4652 = 1 + min_5043 &and; min_5043 = <b>min</b>(nmin1_5041,nmin2_5042)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5041 &and; nmin1_5041 &le; flted_25_5040 &and; 0 &le; nmin2_5042 &and; nmin2_5042 &le; flted_25_5039) &or;  &exist; flted_26_5034  &exist; flted_26_5035  &exist; nmin1_5036  &exist; nmin2_5037 (flted_26_5035 + 1 = flted_25_4647 &and; flted_26_5034 + 1 = flted_25_4647 &and;  &exist; min_5038 (nmin2_4652 = 1 + min_5038 &and; min_5038 = <b>min</b>(nmin1_5036,nmin2_5037)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5036 &and; nmin1_5036 &le; flted_26_5035 &and; 0 &le; nmin2_5037 &and; nmin2_5037 &le; flted_26_5034)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and;  &exist; min_5054 (nmin = 1 + min_5054 &and; min_5054 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648 &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_5049  &exist; flted_25_5050  &exist; nmin1_5051  &exist; nmin2_5052 (flted_25_5050 + 1 = flted_25_4648 &and; flted_25_5049 + 2 = flted_25_4648 &and;  &exist; min_5053 (nmin1_4650 = 1 + min_5053 &and; min_5053 = <b>min</b>(nmin1_5051,nmin2_5052)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5051 &and; nmin1_5051 &le; flted_25_5050 &and; 0 &le; nmin2_5052 &and; nmin2_5052 &le; flted_25_5049) &or;  &exist; flted_26_5044  &exist; flted_26_5045  &exist; nmin1_5046  &exist; nmin2_5047 (flted_26_5045 + 1 = flted_25_4648 &and; flted_26_5044 + 1 = flted_25_4648 &and;  &exist; min_5048 (nmin1_4650 = 1 + min_5048 &and; min_5048 = <b>min</b>(nmin1_5046,nmin2_5047)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5046 &and; nmin1_5046 &le; flted_26_5045 &and; 0 &le; nmin2_5047 &and; nmin2_5047 &le; flted_26_5044)))  &#8866;  (l_4649 = <b>null</b> &or; flted_25_4648 = 0 &or; nmin1_4650 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_5039 Int)) (exists ((flted_25_5040 Int)) (exists ((nmin1_5041 Int)) (exists ((nmin2_5042 Int)) (and (and (and (= (+ flted_25_5040 1) flted_25_4647) (= (+ flted_25_5039 2) flted_25_4647)) (exists ((min_5043 Int)) (and (= nmin2_4652 (+ 1 min_5043)) (or (and (= min_5043 nmin1_5041) (&lt; nmin1_5041 nmin2_5042)) (and (= min_5043 nmin2_5042) (&gt;= nmin1_5041 nmin2_5042)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5041) (&lt;= nmin1_5041 flted_25_5040)) (and (&lt;= 0 nmin2_5042) (&lt;= nmin2_5042 flted_25_5039)))))))))) (exists ((flted_26_5034 Int)) (exists ((flted_26_5035 Int)) (exists ((nmin1_5036 Int)) (exists ((nmin2_5037 Int)) (and (and (and (= (+ flted_26_5035 1) flted_25_4647) (= (+ flted_26_5034 1) flted_25_4647)) (exists ((min_5038 Int)) (and (= nmin2_4652 (+ 1 min_5038)) (or (and (= min_5038 nmin1_5036) (&lt; nmin1_5036 nmin2_5037)) (and (= min_5038 nmin2_5037) (&gt;= nmin1_5036 nmin2_5037)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5036) (&lt;= nmin1_5036 flted_26_5035)) (and (&lt;= 0 nmin2_5037) (&lt;= nmin2_5037 flted_26_5034)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (exists ((min_5054 Int)) (and (= nmin (+ 1 min_5054)) (or (and (= min_5054 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5054 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_5049 Int)) (exists ((flted_25_5050 Int)) (exists ((nmin1_5051 Int)) (exists ((nmin2_5052 Int)) (and (and (and (= (+ flted_25_5050 1) flted_25_4648) (= (+ flted_25_5049 2) flted_25_4648)) (exists ((min_5053 Int)) (and (= nmin1_4650 (+ 1 min_5053)) (or (and (= min_5053 nmin1_5051) (&lt; nmin1_5051 nmin2_5052)) (and (= min_5053 nmin2_5052) (&gt;= nmin1_5051 nmin2_5052)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5051) (&lt;= nmin1_5051 flted_25_5050)) (and (&lt;= 0 nmin2_5052) (&lt;= nmin2_5052 flted_25_5049)))))))))) (exists ((flted_26_5044 Int)) (exists ((flted_26_5045 Int)) (exists ((nmin1_5046 Int)) (exists ((nmin2_5047 Int)) (and (and (and (= (+ flted_26_5045 1) flted_25_4648) (= (+ flted_26_5044 1) flted_25_4648)) (exists ((min_5048 Int)) (and (= nmin1_4650 (+ 1 min_5048)) (or (and (= min_5048 nmin1_5046) (&lt; nmin1_5046 nmin2_5047)) (and (= min_5048 nmin2_5047) (&gt;= nmin1_5046 nmin2_5047)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5046) (&lt;= nmin1_5046 flted_26_5045)) (and (&lt;= 0 nmin2_5047) (&lt;= nmin2_5047 flted_26_5044)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4649 1) (or (= flted_25_4648 0) (= nmin1_4650 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_5061  &exist; flted_25_5062  &exist; nmin1_5063  &exist; nmin2_5064 (flted_25_5062 + 1 = flted_25_4648 &and; flted_25_5061 + 2 = flted_25_4648 &and;  &exist; min_5065 (nmin1_4650 = 1 + min_5065 &and; min_5065 = <b>min</b>(nmin1_5063,nmin2_5064)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5063 &and; nmin1_5063 &le; flted_25_5062 &and; 0 &le; nmin2_5064 &and; nmin2_5064 &le; flted_25_5061) &or;  &exist; flted_26_5056  &exist; flted_26_5057  &exist; nmin1_5058  &exist; nmin2_5059 (flted_26_5057 + 1 = flted_25_4648 &and; flted_26_5056 + 1 = flted_25_4648 &and;  &exist; min_5060 (nmin1_4650 = 1 + min_5060 &and; min_5060 = <b>min</b>(nmin1_5058,nmin2_5059)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5058 &and; nmin1_5058 &le; flted_26_5057 &and; 0 &le; nmin2_5059 &and; nmin2_5059 &le; flted_26_5056)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_5076 (nmin = 1 + min_5076 &and; min_5076 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_5071  &exist; flted_25_5072  &exist; nmin1_5073  &exist; nmin2_5074 (flted_25_5072 + 1 = flted_25_4647 &and; flted_25_5071 + 2 = flted_25_4647 &and;  &exist; min_5075 (nmin2_4652 = 1 + min_5075 &and; min_5075 = <b>min</b>(nmin1_5073,nmin2_5074)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5073 &and; nmin1_5073 &le; flted_25_5072 &and; 0 &le; nmin2_5074 &and; nmin2_5074 &le; flted_25_5071) &or;  &exist; flted_26_5066  &exist; flted_26_5067  &exist; nmin1_5068  &exist; nmin2_5069 (flted_26_5067 + 1 = flted_25_4647 &and; flted_26_5066 + 1 = flted_25_4647 &and;  &exist; min_5070 (nmin2_4652 = 1 + min_5070 &and; min_5070 = <b>min</b>(nmin1_5068,nmin2_5069)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5068 &and; nmin1_5068 &le; flted_26_5067 &and; 0 &le; nmin2_5069 &and; nmin2_5069 &le; flted_26_5066)))  &#8866;  (r_4651 = <b>null</b> &or; flted_25_4647 = 0 &or; nmin2_4652 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_5061 Int)) (exists ((flted_25_5062 Int)) (exists ((nmin1_5063 Int)) (exists ((nmin2_5064 Int)) (and (and (and (= (+ flted_25_5062 1) flted_25_4648) (= (+ flted_25_5061 2) flted_25_4648)) (exists ((min_5065 Int)) (and (= nmin1_4650 (+ 1 min_5065)) (or (and (= min_5065 nmin1_5063) (&lt; nmin1_5063 nmin2_5064)) (and (= min_5065 nmin2_5064) (&gt;= nmin1_5063 nmin2_5064)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5063) (&lt;= nmin1_5063 flted_25_5062)) (and (&lt;= 0 nmin2_5064) (&lt;= nmin2_5064 flted_25_5061)))))))))) (exists ((flted_26_5056 Int)) (exists ((flted_26_5057 Int)) (exists ((nmin1_5058 Int)) (exists ((nmin2_5059 Int)) (and (and (and (= (+ flted_26_5057 1) flted_25_4648) (= (+ flted_26_5056 1) flted_25_4648)) (exists ((min_5060 Int)) (and (= nmin1_4650 (+ 1 min_5060)) (or (and (= min_5060 nmin1_5058) (&lt; nmin1_5058 nmin2_5059)) (and (= min_5060 nmin2_5059) (&gt;= nmin1_5058 nmin2_5059)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5058) (&lt;= nmin1_5058 flted_26_5057)) (and (&lt;= 0 nmin2_5059) (&lt;= nmin2_5059 flted_26_5056)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (exists ((min_5076 Int)) (and (= nmin (+ 1 min_5076)) (or (and (= min_5076 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5076 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_5071 Int)) (exists ((flted_25_5072 Int)) (exists ((nmin1_5073 Int)) (exists ((nmin2_5074 Int)) (and (and (and (= (+ flted_25_5072 1) flted_25_4647) (= (+ flted_25_5071 2) flted_25_4647)) (exists ((min_5075 Int)) (and (= nmin2_4652 (+ 1 min_5075)) (or (and (= min_5075 nmin1_5073) (&lt; nmin1_5073 nmin2_5074)) (and (= min_5075 nmin2_5074) (&gt;= nmin1_5073 nmin2_5074)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5073) (&lt;= nmin1_5073 flted_25_5072)) (and (&lt;= 0 nmin2_5074) (&lt;= nmin2_5074 flted_25_5071)))))))))) (exists ((flted_26_5066 Int)) (exists ((flted_26_5067 Int)) (exists ((nmin1_5068 Int)) (exists ((nmin2_5069 Int)) (and (and (and (= (+ flted_26_5067 1) flted_25_4647) (= (+ flted_26_5066 1) flted_25_4647)) (exists ((min_5070 Int)) (and (= nmin2_4652 (+ 1 min_5070)) (or (and (= min_5070 nmin1_5068) (&lt; nmin1_5068 nmin2_5069)) (and (= min_5070 nmin2_5069) (&gt;= nmin1_5068 nmin2_5069)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5068) (&lt;= nmin1_5068 flted_26_5067)) (and (&lt;= 0 nmin2_5069) (&lt;= nmin2_5069 flted_26_5066)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4651 1) (or (= flted_25_4647 0) (= nmin2_4652 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_4886 &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; min_5080 (nmin = 1 + min_5080 &and; min_5080 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648)  &#8866;   &exist; nmin_5078 (2 + flted_25_4647 = 1 + flted_25_4648 &and;  &exist; min_5079 (nmin_5078 = min_5079 + 1 &and; min_5079 = <b>min</b>(nmin1_4650,nmin2_4652)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_4886, flted_25_4647, flted_25_4648, nmin1_4650, nmin2_4652] : (( (not (((((((((((v_int_71_847PRMD = 1 + v_int_71_4886) &amp; (flted_25_4648 + 1 = n)) &amp; (flted_25_4647 + 2 = n)) &amp;  (exists (min_5080:((nmin = 1 + min_5080) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_5080 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_5080 = nmin1_4650)))))) ) &amp; ((nmin1_4650 &lt; nmin2_4652) | (v_int_71_4886 = nmin2_4652))) &amp; ((nmin2_4652 &lt;= nmin1_4650) | (v_int_71_4886 = nmin1_4650))) &amp; (0 &lt;= nmin2_4652)) &amp; (nmin2_4652 &lt;= flted_25_4647)) &amp; (0 &lt;= nmin1_4650)) &amp; (nmin1_4650 &lt;= flted_25_4648))))  |  (exists (nmin_5078:((2 + flted_25_4647 = 1 + flted_25_4648) &amp;  (exists (min_5079:((nmin_5078 = min_5079 + 1) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_5079 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_5079 = nmin1_4650)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_71_847PRMD,n,nmin,v_int_71_4886,flted_25_4647,flted_25_4648,nmin1_4650,nmin2_4652]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_5090  &exist; flted_25_5091  &exist; nmin1_5092  &exist; nmin2_5093 (flted_25_5091 + 1 = flted_25_4648 &and; flted_25_5090 + 2 = flted_25_4648 &and;  &exist; min_5094 (nmin1_4650 = 1 + min_5094 &and; min_5094 = <b>min</b>(nmin1_5092,nmin2_5093)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5092 &and; nmin1_5092 &le; flted_25_5091 &and; 0 &le; nmin2_5093 &and; nmin2_5093 &le; flted_25_5090) &or;  &exist; flted_26_5085  &exist; flted_26_5086  &exist; nmin1_5087  &exist; nmin2_5088 (flted_26_5086 + 1 = flted_25_4648 &and; flted_26_5085 + 1 = flted_25_4648 &and;  &exist; min_5089 (nmin1_4650 = 1 + min_5089 &and; min_5089 = <b>min</b>(nmin1_5087,nmin2_5088)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5087 &and; nmin1_5087 &le; flted_26_5086 &and; 0 &le; nmin2_5088 &and; nmin2_5088 &le; flted_26_5085)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and;  &exist; min_5105 (nmin = 1 + min_5105 &and; min_5105 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; ((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_5100  &exist; flted_25_5101  &exist; nmin1_5102  &exist; nmin2_5103 (flted_25_5101 + 1 = flted_25_4647 &and; flted_25_5100 + 2 = flted_25_4647 &and;  &exist; min_5104 (nmin2_4652 = 1 + min_5104 &and; min_5104 = <b>min</b>(nmin1_5102,nmin2_5103)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5102 &and; nmin1_5102 &le; flted_25_5101 &and; 0 &le; nmin2_5103 &and; nmin2_5103 &le; flted_25_5100) &or;  &exist; flted_26_5095  &exist; flted_26_5096  &exist; nmin1_5097  &exist; nmin2_5098 (flted_26_5096 + 1 = flted_25_4647 &and; flted_26_5095 + 1 = flted_25_4647 &and;  &exist; min_5099 (nmin2_4652 = 1 + min_5099 &and; min_5099 = <b>min</b>(nmin1_5097,nmin2_5098)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5097 &and; nmin1_5097 &le; flted_26_5096 &and; 0 &le; nmin2_5098 &and; nmin2_5098 &le; flted_26_5095)))  &#8866;  r_4651 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4649 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun r_4651 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_5090 Int)) (exists ((flted_25_5091 Int)) (exists ((nmin1_5092 Int)) (exists ((nmin2_5093 Int)) (and (and (and (= (+ flted_25_5091 1) flted_25_4648) (= (+ flted_25_5090 2) flted_25_4648)) (exists ((min_5094 Int)) (and (= nmin1_4650 (+ 1 min_5094)) (or (and (= min_5094 nmin1_5092) (&lt; nmin1_5092 nmin2_5093)) (and (= min_5094 nmin2_5093) (&gt;= nmin1_5092 nmin2_5093)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5092) (&lt;= nmin1_5092 flted_25_5091)) (and (&lt;= 0 nmin2_5093) (&lt;= nmin2_5093 flted_25_5090)))))))))) (exists ((flted_26_5085 Int)) (exists ((flted_26_5086 Int)) (exists ((nmin1_5087 Int)) (exists ((nmin2_5088 Int)) (and (and (and (= (+ flted_26_5086 1) flted_25_4648) (= (+ flted_26_5085 1) flted_25_4648)) (exists ((min_5089 Int)) (and (= nmin1_4650 (+ 1 min_5089)) (or (and (= min_5089 nmin1_5087) (&lt; nmin1_5087 nmin2_5088)) (and (= min_5089 nmin2_5088) (&gt;= nmin1_5087 nmin2_5088)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5087) (&lt;= nmin1_5087 flted_26_5086)) (and (&lt;= 0 nmin2_5088) (&lt;= nmin2_5088 flted_26_5085)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (exists ((min_5105 Int)) (and (= nmin (+ 1 min_5105)) (or (and (= min_5105 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5105 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_5100 Int)) (exists ((flted_25_5101 Int)) (exists ((nmin1_5102 Int)) (exists ((nmin2_5103 Int)) (and (and (and (= (+ flted_25_5101 1) flted_25_4647) (= (+ flted_25_5100 2) flted_25_4647)) (exists ((min_5104 Int)) (and (= nmin2_4652 (+ 1 min_5104)) (or (and (= min_5104 nmin1_5102) (&lt; nmin1_5102 nmin2_5103)) (and (= min_5104 nmin2_5103) (&gt;= nmin1_5102 nmin2_5103)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5102) (&lt;= nmin1_5102 flted_25_5101)) (and (&lt;= 0 nmin2_5103) (&lt;= nmin2_5103 flted_25_5100)))))))))) (exists ((flted_26_5095 Int)) (exists ((flted_26_5096 Int)) (exists ((nmin1_5097 Int)) (exists ((nmin2_5098 Int)) (and (and (and (= (+ flted_26_5096 1) flted_25_4647) (= (+ flted_26_5095 1) flted_25_4647)) (exists ((min_5099 Int)) (and (= nmin2_4652 (+ 1 min_5099)) (or (and (= min_5099 nmin1_5097) (&lt; nmin1_5097 nmin2_5098)) (and (= min_5099 nmin2_5098) (&gt;= nmin1_5097 nmin2_5098)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5097) (&lt;= nmin1_5097 flted_26_5096)) (and (&lt;= 0 nmin2_5098) (&lt;= nmin2_5098 flted_26_5095)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4651 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4651 = <b>null</b> &and; flted_25_4647 = 0 &and; nmin2_4652 = 0) &or;  &exist; flted_25_5115  &exist; flted_25_5116  &exist; nmin1_5117  &exist; nmin2_5118 (flted_25_5116 + 1 = flted_25_4647 &and; flted_25_5115 + 2 = flted_25_4647 &and;  &exist; min_5119 (nmin2_4652 = 1 + min_5119 &and; min_5119 = <b>min</b>(nmin1_5117,nmin2_5118)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5117 &and; nmin1_5117 &le; flted_25_5116 &and; 0 &le; nmin2_5118 &and; nmin2_5118 &le; flted_25_5115) &or;  &exist; flted_26_5110  &exist; flted_26_5111  &exist; nmin1_5112  &exist; nmin2_5113 (flted_26_5111 + 1 = flted_25_4647 &and; flted_26_5110 + 1 = flted_25_4647 &and;  &exist; min_5114 (nmin2_4652 = 1 + min_5114 &and; min_5114 = <b>min</b>(nmin1_5112,nmin2_5113)) &and; r_4651 &ne; <b>null</b> &and; 0 &le; nmin1_5112 &and; nmin1_5112 &le; flted_26_5111 &and; 0 &le; nmin2_5113 &and; nmin2_5113 &le; flted_26_5110)) &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and;  &exist; min_5130 (nmin = 1 + min_5130 &and; min_5130 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and; ((l_4649 = <b>null</b> &and; flted_25_4648 = 0 &and; nmin1_4650 = 0) &or;  &exist; flted_25_5125  &exist; flted_25_5126  &exist; nmin1_5127  &exist; nmin2_5128 (flted_25_5126 + 1 = flted_25_4648 &and; flted_25_5125 + 2 = flted_25_4648 &and;  &exist; min_5129 (nmin1_4650 = 1 + min_5129 &and; min_5129 = <b>min</b>(nmin1_5127,nmin2_5128)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5127 &and; nmin1_5127 &le; flted_25_5126 &and; 0 &le; nmin2_5128 &and; nmin2_5128 &le; flted_25_5125) &or;  &exist; flted_26_5120  &exist; flted_26_5121  &exist; nmin1_5122  &exist; nmin2_5123 (flted_26_5121 + 1 = flted_25_4648 &and; flted_26_5120 + 1 = flted_25_4648 &and;  &exist; min_5124 (nmin1_4650 = 1 + min_5124 &and; min_5124 = <b>min</b>(nmin1_5122,nmin2_5123)) &and; l_4649 &ne; <b>null</b> &and; 0 &le; nmin1_5122 &and; nmin1_5122 &le; flted_26_5121 &and; 0 &le; nmin2_5123 &and; nmin2_5123 &le; flted_26_5120)))  &#8866;  l_4649 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4651 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun l_4649 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4651 1) (and (= flted_25_4647 0) (= nmin2_4652 0))) (exists ((flted_25_5115 Int)) (exists ((flted_25_5116 Int)) (exists ((nmin1_5117 Int)) (exists ((nmin2_5118 Int)) (and (and (and (= (+ flted_25_5116 1) flted_25_4647) (= (+ flted_25_5115 2) flted_25_4647)) (exists ((min_5119 Int)) (and (= nmin2_4652 (+ 1 min_5119)) (or (and (= min_5119 nmin1_5117) (&lt; nmin1_5117 nmin2_5118)) (and (= min_5119 nmin2_5118) (&gt;= nmin1_5117 nmin2_5118)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5117) (&lt;= nmin1_5117 flted_25_5116)) (and (&lt;= 0 nmin2_5118) (&lt;= nmin2_5118 flted_25_5115)))))))))) (exists ((flted_26_5110 Int)) (exists ((flted_26_5111 Int)) (exists ((nmin1_5112 Int)) (exists ((nmin2_5113 Int)) (and (and (and (= (+ flted_26_5111 1) flted_25_4647) (= (+ flted_26_5110 1) flted_25_4647)) (exists ((min_5114 Int)) (and (= nmin2_4652 (+ 1 min_5114)) (or (and (= min_5114 nmin1_5112) (&lt; nmin1_5112 nmin2_5113)) (and (= min_5114 nmin2_5113) (&gt;= nmin1_5112 nmin2_5113)))))) (and (&gt; r_4651 0) (and (and (&lt;= 0 nmin1_5112) (&lt;= nmin1_5112 flted_26_5111)) (and (&lt;= 0 nmin2_5113) (&lt;= nmin2_5113 flted_26_5110)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (exists ((min_5130 Int)) (and (= nmin (+ 1 min_5130)) (or (and (= min_5130 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5130 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (or (or (and (&lt; l_4649 1) (and (= flted_25_4648 0) (= nmin1_4650 0))) (exists ((flted_25_5125 Int)) (exists ((flted_25_5126 Int)) (exists ((nmin1_5127 Int)) (exists ((nmin2_5128 Int)) (and (and (and (= (+ flted_25_5126 1) flted_25_4648) (= (+ flted_25_5125 2) flted_25_4648)) (exists ((min_5129 Int)) (and (= nmin1_4650 (+ 1 min_5129)) (or (and (= min_5129 nmin1_5127) (&lt; nmin1_5127 nmin2_5128)) (and (= min_5129 nmin2_5128) (&gt;= nmin1_5127 nmin2_5128)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5127) (&lt;= nmin1_5127 flted_25_5126)) (and (&lt;= 0 nmin2_5128) (&lt;= nmin2_5128 flted_25_5125)))))))))) (exists ((flted_26_5120 Int)) (exists ((flted_26_5121 Int)) (exists ((nmin1_5122 Int)) (exists ((nmin2_5123 Int)) (and (and (and (= (+ flted_26_5121 1) flted_25_4648) (= (+ flted_26_5120 1) flted_25_4648)) (exists ((min_5124 Int)) (and (= nmin1_4650 (+ 1 min_5124)) (or (and (= min_5124 nmin1_5122) (&lt; nmin1_5122 nmin2_5123)) (and (= min_5124 nmin2_5123) (&gt;= nmin1_5122 nmin2_5123)))))) (and (&gt; l_4649 0) (and (and (&lt;= 0 nmin1_5122) (&lt;= nmin1_5122 flted_26_5121)) (and (&lt;= 0 nmin2_5123) (&lt;= nmin2_5123 flted_26_5120)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4649 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and; nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and;  &exist; nmin_5153 ( &exist; min_5154 (nmin_5153 = 1 + min_5154 &and; min_5154 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = flted_25_4648 + 1) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and;  &exist; min_5155 (nmin = 1 + min_5155 &and; min_5155 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; v_int_71_847' = 1 + v_int_71_4886)  &#8866;  v_int_71_847' = nmin
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (exists ((nmin_5153 Int)) (and (exists ((min_5154 Int)) (and (= nmin_5153 (+ 1 min_5154)) (or (and (= min_5154 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5154 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))) (= (+ flted_25_4647 2) (+ flted_25_4648 1)))))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (exists ((min_5155 Int)) (and (= nmin (+ 1 min_5155)) (or (and (= min_5155 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5155 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
;Negation of Consequence<br/>
(assert (not (= v_int_71_847_primed nmin)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_4886 &and; flted_25_4647 + 2 = n &and; flted_25_4648 + 1 = n &and;  &exist; min_5159 (nmin = 1 + min_5159 &and; min_5159 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and;  &exist; nmin_5157 ( &exist; min_5158 (nmin_5157 = 1 + min_5158 &and; min_5158 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = flted_25_4648 + 1) &and; 0 &le; nmin2_4652 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin1_4650 &and; nmin1_4650 &le; flted_25_4648)  &#8866;   &exist; min_5156 (nmin = min_5156 + 1 &and; min_5156 = <b>min</b>(nmin1_4650,nmin2_4652))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, v_int_71_4886, flted_25_4647, flted_25_4648, nmin, nmin1_4650, nmin2_4652] : (( (not ((((((((((((v_int_71_847PRMD = 1 + v_int_71_4886) &amp; (flted_25_4647 + 2 = n)) &amp; (flted_25_4648 + 1 = n)) &amp;  (exists (min_5159:((nmin = 1 + min_5159) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_5159 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_5159 = nmin1_4650)))))) ) &amp; ((nmin1_4650 &lt; nmin2_4652) | (v_int_71_4886 = nmin2_4652))) &amp; ((nmin2_4652 &lt;= nmin1_4650) | (v_int_71_4886 = nmin1_4650))) &amp;  (exists (nmin_5157:( (exists (min_5158:((nmin_5157 = 1 + min_5158) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_5158 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_5158 = nmin1_4650))))))  &amp; (flted_25_4647 + 2 = flted_25_4648 + 1)))) ) &amp; (0 &lt;= nmin2_4652)) &amp; (nmin2_4652 &lt;= flted_25_4647)) &amp; (0 &lt;= nmin1_4650)) &amp; (nmin1_4650 &lt;= flted_25_4648))))  |  (exists (min_5156:((nmin = min_5156 + 1) &amp; (((nmin1_4650 &gt;= nmin2_4652 &amp; min_5156 = nmin2_4652) | (nmin2_4652 &gt; nmin1_4650 &amp; min_5156 = nmin1_4650)))))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_71_847PRMD,n,v_int_71_4886,flted_25_4647,flted_25_4648,nmin,nmin1_4650,nmin2_4652]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_4650 &and; nmin2_4652 &le; flted_25_4647 &and; 0 &le; nmin2_4652 &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and;  &exist; min_5162 (nmin = 1 + min_5162 &and; min_5162 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; nmin_5160 ( &exist; min_5161 (nmin_5160 = 1 + min_5161 &and; min_5161 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = flted_25_4648 + 1) &and; nmin1_4650 &le; flted_25_4648)  &#8866;  1 + flted_25_4648 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (exists ((min_5162 Int)) (and (= nmin (+ 1 min_5162)) (or (and (= min_5162 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5162 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (exists ((nmin_5160 Int)) (and (exists ((min_5161 Int)) (and (= nmin_5160 (+ 1 min_5161)) (or (and (= min_5161 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5161 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))) (= (+ flted_25_4647 2) (+ flted_25_4648 1)))))<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_25_4648) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_4650 &le; flted_25_4648 &and; 0 &le; nmin1_4650 &and; 0 &le; nmin2_4652 &and; v_int_71_847' = 1 + v_int_71_4886 &and; (nmin2_4652 &le; nmin1_4650 &or; v_int_71_4886 = nmin1_4650) &and; (nmin1_4650 &lt; nmin2_4652 &or; v_int_71_4886 = nmin2_4652) &and;  &exist; min_5165 (nmin = 1 + min_5165 &and; min_5165 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4648 + 1 = n &and; flted_25_4647 + 2 = n &and;  &exist; nmin_5163 ( &exist; min_5164 (nmin_5163 = 1 + min_5164 &and; min_5164 = <b>min</b>(nmin1_4650,nmin2_4652)) &and; flted_25_4647 + 2 = flted_25_4648 + 1) &and; nmin2_4652 &le; flted_25_4647)  &#8866;  2 + flted_25_4647 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_4886 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4650 () Int)<br/>
(declare-fun flted_25_4648 () Int)<br/>
(declare-fun nmin2_4652 () Int)<br/>
(declare-fun flted_25_4647 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_4650 flted_25_4648))<br/>
(assert (&lt;= 0 nmin1_4650))<br/>
(assert (&lt;= 0 nmin2_4652))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_4886)))<br/>
(assert (or (&lt;= nmin2_4652 nmin1_4650) (= v_int_71_4886 nmin1_4650)))<br/>
(assert (or (&lt; nmin1_4650 nmin2_4652) (= v_int_71_4886 nmin2_4652)))<br/>
(assert (exists ((min_5165 Int)) (and (= nmin (+ 1 min_5165)) (or (and (= min_5165 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5165 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))))<br/>
(assert (= (+ flted_25_4648 1) n))<br/>
(assert (= (+ flted_25_4647 2) n))<br/>
(assert (exists ((nmin_5163 Int)) (and (exists ((min_5164 Int)) (and (= nmin_5163 (+ 1 min_5164)) (or (and (= min_5164 nmin1_4650) (&lt; nmin1_4650 nmin2_4652)) (and (= min_5164 nmin2_4652) (&gt;= nmin1_4650 nmin2_4652))))) (= (+ flted_25_4647 2) (+ flted_25_4648 1)))))<br/>
(assert (&lt;= nmin2_4652 flted_25_4647))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 2 flted_25_4647) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5195  &exist; flted_25_5196  &exist; nmin1_5197  &exist; nmin2_5198 (flted_25_5196 + 1 = flted_26_4654 &and; flted_25_5195 + 2 = flted_26_4654 &and;  &exist; min_5199 (nmin2_4659 = 1 + min_5199 &and; min_5199 = <b>min</b>(nmin1_5197,nmin2_5198)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5197 &and; nmin1_5197 &le; flted_25_5196 &and; 0 &le; nmin2_5198 &and; nmin2_5198 &le; flted_25_5195) &or;  &exist; flted_26_5190  &exist; flted_26_5191  &exist; nmin1_5192  &exist; nmin2_5193 (flted_26_5191 + 1 = flted_26_4654 &and; flted_26_5190 + 1 = flted_26_4654 &and;  &exist; min_5194 (nmin2_4659 = 1 + min_5194 &and; min_5194 = <b>min</b>(nmin1_5192,nmin2_5193)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5192 &and; nmin1_5192 &le; flted_26_5191 &and; 0 &le; nmin2_5193 &and; nmin2_5193 &le; flted_26_5190)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and;  &exist; min_5210 (nmin = 1 + min_5210 &and; min_5210 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655 &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5205  &exist; flted_25_5206  &exist; nmin1_5207  &exist; nmin2_5208 (flted_25_5206 + 1 = flted_26_4655 &and; flted_25_5205 + 2 = flted_26_4655 &and;  &exist; min_5209 (nmin1_4657 = 1 + min_5209 &and; min_5209 = <b>min</b>(nmin1_5207,nmin2_5208)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5207 &and; nmin1_5207 &le; flted_25_5206 &and; 0 &le; nmin2_5208 &and; nmin2_5208 &le; flted_25_5205) &or;  &exist; flted_26_5200  &exist; flted_26_5201  &exist; nmin1_5202  &exist; nmin2_5203 (flted_26_5201 + 1 = flted_26_4655 &and; flted_26_5200 + 1 = flted_26_4655 &and;  &exist; min_5204 (nmin1_4657 = 1 + min_5204 &and; min_5204 = <b>min</b>(nmin1_5202,nmin2_5203)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5202 &and; nmin1_5202 &le; flted_26_5201 &and; 0 &le; nmin2_5203 &and; nmin2_5203 &le; flted_26_5200)))  &#8866;  (l_4656 = <b>null</b> &or; flted_26_4655 = 0 &or; nmin1_4657 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5195 Int)) (exists ((flted_25_5196 Int)) (exists ((nmin1_5197 Int)) (exists ((nmin2_5198 Int)) (and (and (and (= (+ flted_25_5196 1) flted_26_4654) (= (+ flted_25_5195 2) flted_26_4654)) (exists ((min_5199 Int)) (and (= nmin2_4659 (+ 1 min_5199)) (or (and (= min_5199 nmin1_5197) (&lt; nmin1_5197 nmin2_5198)) (and (= min_5199 nmin2_5198) (&gt;= nmin1_5197 nmin2_5198)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5197) (&lt;= nmin1_5197 flted_25_5196)) (and (&lt;= 0 nmin2_5198) (&lt;= nmin2_5198 flted_25_5195)))))))))) (exists ((flted_26_5190 Int)) (exists ((flted_26_5191 Int)) (exists ((nmin1_5192 Int)) (exists ((nmin2_5193 Int)) (and (and (and (= (+ flted_26_5191 1) flted_26_4654) (= (+ flted_26_5190 1) flted_26_4654)) (exists ((min_5194 Int)) (and (= nmin2_4659 (+ 1 min_5194)) (or (and (= min_5194 nmin1_5192) (&lt; nmin1_5192 nmin2_5193)) (and (= min_5194 nmin2_5193) (&gt;= nmin1_5192 nmin2_5193)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5192) (&lt;= nmin1_5192 flted_26_5191)) (and (&lt;= 0 nmin2_5193) (&lt;= nmin2_5193 flted_26_5190)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (exists ((min_5210 Int)) (and (= nmin (+ 1 min_5210)) (or (and (= min_5210 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5210 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5205 Int)) (exists ((flted_25_5206 Int)) (exists ((nmin1_5207 Int)) (exists ((nmin2_5208 Int)) (and (and (and (= (+ flted_25_5206 1) flted_26_4655) (= (+ flted_25_5205 2) flted_26_4655)) (exists ((min_5209 Int)) (and (= nmin1_4657 (+ 1 min_5209)) (or (and (= min_5209 nmin1_5207) (&lt; nmin1_5207 nmin2_5208)) (and (= min_5209 nmin2_5208) (&gt;= nmin1_5207 nmin2_5208)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5207) (&lt;= nmin1_5207 flted_25_5206)) (and (&lt;= 0 nmin2_5208) (&lt;= nmin2_5208 flted_25_5205)))))))))) (exists ((flted_26_5200 Int)) (exists ((flted_26_5201 Int)) (exists ((nmin1_5202 Int)) (exists ((nmin2_5203 Int)) (and (and (and (= (+ flted_26_5201 1) flted_26_4655) (= (+ flted_26_5200 1) flted_26_4655)) (exists ((min_5204 Int)) (and (= nmin1_4657 (+ 1 min_5204)) (or (and (= min_5204 nmin1_5202) (&lt; nmin1_5202 nmin2_5203)) (and (= min_5204 nmin2_5203) (&gt;= nmin1_5202 nmin2_5203)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5202) (&lt;= nmin1_5202 flted_26_5201)) (and (&lt;= 0 nmin2_5203) (&lt;= nmin2_5203 flted_26_5200)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4656 1) (or (= flted_26_4655 0) (= nmin1_4657 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5217  &exist; flted_25_5218  &exist; nmin1_5219  &exist; nmin2_5220 (flted_25_5218 + 1 = flted_26_4655 &and; flted_25_5217 + 2 = flted_26_4655 &and;  &exist; min_5221 (nmin1_4657 = 1 + min_5221 &and; min_5221 = <b>min</b>(nmin1_5219,nmin2_5220)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5219 &and; nmin1_5219 &le; flted_25_5218 &and; 0 &le; nmin2_5220 &and; nmin2_5220 &le; flted_25_5217) &or;  &exist; flted_26_5212  &exist; flted_26_5213  &exist; nmin1_5214  &exist; nmin2_5215 (flted_26_5213 + 1 = flted_26_4655 &and; flted_26_5212 + 1 = flted_26_4655 &and;  &exist; min_5216 (nmin1_4657 = 1 + min_5216 &and; min_5216 = <b>min</b>(nmin1_5214,nmin2_5215)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5214 &and; nmin1_5214 &le; flted_26_5213 &and; 0 &le; nmin2_5215 &and; nmin2_5215 &le; flted_26_5212)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_5232 (nmin = 1 + min_5232 &and; min_5232 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5227  &exist; flted_25_5228  &exist; nmin1_5229  &exist; nmin2_5230 (flted_25_5228 + 1 = flted_26_4654 &and; flted_25_5227 + 2 = flted_26_4654 &and;  &exist; min_5231 (nmin2_4659 = 1 + min_5231 &and; min_5231 = <b>min</b>(nmin1_5229,nmin2_5230)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5229 &and; nmin1_5229 &le; flted_25_5228 &and; 0 &le; nmin2_5230 &and; nmin2_5230 &le; flted_25_5227) &or;  &exist; flted_26_5222  &exist; flted_26_5223  &exist; nmin1_5224  &exist; nmin2_5225 (flted_26_5223 + 1 = flted_26_4654 &and; flted_26_5222 + 1 = flted_26_4654 &and;  &exist; min_5226 (nmin2_4659 = 1 + min_5226 &and; min_5226 = <b>min</b>(nmin1_5224,nmin2_5225)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5224 &and; nmin1_5224 &le; flted_26_5223 &and; 0 &le; nmin2_5225 &and; nmin2_5225 &le; flted_26_5222)))  &#8866;  (r_4658 = <b>null</b> &or; flted_26_4654 = 0 &or; nmin2_4659 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5217 Int)) (exists ((flted_25_5218 Int)) (exists ((nmin1_5219 Int)) (exists ((nmin2_5220 Int)) (and (and (and (= (+ flted_25_5218 1) flted_26_4655) (= (+ flted_25_5217 2) flted_26_4655)) (exists ((min_5221 Int)) (and (= nmin1_4657 (+ 1 min_5221)) (or (and (= min_5221 nmin1_5219) (&lt; nmin1_5219 nmin2_5220)) (and (= min_5221 nmin2_5220) (&gt;= nmin1_5219 nmin2_5220)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5219) (&lt;= nmin1_5219 flted_25_5218)) (and (&lt;= 0 nmin2_5220) (&lt;= nmin2_5220 flted_25_5217)))))))))) (exists ((flted_26_5212 Int)) (exists ((flted_26_5213 Int)) (exists ((nmin1_5214 Int)) (exists ((nmin2_5215 Int)) (and (and (and (= (+ flted_26_5213 1) flted_26_4655) (= (+ flted_26_5212 1) flted_26_4655)) (exists ((min_5216 Int)) (and (= nmin1_4657 (+ 1 min_5216)) (or (and (= min_5216 nmin1_5214) (&lt; nmin1_5214 nmin2_5215)) (and (= min_5216 nmin2_5215) (&gt;= nmin1_5214 nmin2_5215)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5214) (&lt;= nmin1_5214 flted_26_5213)) (and (&lt;= 0 nmin2_5215) (&lt;= nmin2_5215 flted_26_5212)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (exists ((min_5232 Int)) (and (= nmin (+ 1 min_5232)) (or (and (= min_5232 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5232 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5227 Int)) (exists ((flted_25_5228 Int)) (exists ((nmin1_5229 Int)) (exists ((nmin2_5230 Int)) (and (and (and (= (+ flted_25_5228 1) flted_26_4654) (= (+ flted_25_5227 2) flted_26_4654)) (exists ((min_5231 Int)) (and (= nmin2_4659 (+ 1 min_5231)) (or (and (= min_5231 nmin1_5229) (&lt; nmin1_5229 nmin2_5230)) (and (= min_5231 nmin2_5230) (&gt;= nmin1_5229 nmin2_5230)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5229) (&lt;= nmin1_5229 flted_25_5228)) (and (&lt;= 0 nmin2_5230) (&lt;= nmin2_5230 flted_25_5227)))))))))) (exists ((flted_26_5222 Int)) (exists ((flted_26_5223 Int)) (exists ((nmin1_5224 Int)) (exists ((nmin2_5225 Int)) (and (and (and (= (+ flted_26_5223 1) flted_26_4654) (= (+ flted_26_5222 1) flted_26_4654)) (exists ((min_5226 Int)) (and (= nmin2_4659 (+ 1 min_5226)) (or (and (= min_5226 nmin1_5224) (&lt; nmin1_5224 nmin2_5225)) (and (= min_5226 nmin2_5225) (&gt;= nmin1_5224 nmin2_5225)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5224) (&lt;= nmin1_5224 flted_26_5223)) (and (&lt;= 0 nmin2_5225) (&lt;= nmin2_5225 flted_26_5222)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4658 1) (or (= flted_26_4654 0) (= nmin2_4659 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_5166 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_5236 (nmin = 1 + min_5236 &and; min_5236 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655)  &#8866;   &exist; nmin_5234 (1 + flted_26_4654 = 1 + flted_26_4655 &and;  &exist; min_5235 (nmin_5234 = min_5235 + 1 &and; min_5235 = <b>min</b>(nmin1_4657,nmin2_4659)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_5166, flted_26_4654, flted_26_4655, nmin1_4657, nmin2_4659] : (( (not (((((((((((v_int_71_847PRMD = 1 + v_int_71_5166) &amp; (flted_26_4655 + 1 = n)) &amp; (flted_26_4654 + 1 = n)) &amp;  (exists (min_5236:((nmin = 1 + min_5236) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5236 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5236 = nmin1_4657)))))) ) &amp; ((nmin1_4657 &lt; nmin2_4659) | (v_int_71_5166 = nmin2_4659))) &amp; ((nmin2_4659 &lt;= nmin1_4657) | (v_int_71_5166 = nmin1_4657))) &amp; (0 &lt;= nmin2_4659)) &amp; (nmin2_4659 &lt;= flted_26_4654)) &amp; (0 &lt;= nmin1_4657)) &amp; (nmin1_4657 &lt;= flted_26_4655))))  |  (exists (nmin_5234:((1 + flted_26_4654 = 1 + flted_26_4655) &amp;  (exists (min_5235:((nmin_5234 = min_5235 + 1) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5235 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5235 = nmin1_4657)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_71_847PRMD,n,nmin,v_int_71_5166,flted_26_4654,flted_26_4655,nmin1_4657,nmin2_4659]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5246  &exist; flted_25_5247  &exist; nmin1_5248  &exist; nmin2_5249 (flted_25_5247 + 1 = flted_26_4655 &and; flted_25_5246 + 2 = flted_26_4655 &and;  &exist; min_5250 (nmin1_4657 = 1 + min_5250 &and; min_5250 = <b>min</b>(nmin1_5248,nmin2_5249)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5248 &and; nmin1_5248 &le; flted_25_5247 &and; 0 &le; nmin2_5249 &and; nmin2_5249 &le; flted_25_5246) &or;  &exist; flted_26_5241  &exist; flted_26_5242  &exist; nmin1_5243  &exist; nmin2_5244 (flted_26_5242 + 1 = flted_26_4655 &and; flted_26_5241 + 1 = flted_26_4655 &and;  &exist; min_5245 (nmin1_4657 = 1 + min_5245 &and; min_5245 = <b>min</b>(nmin1_5243,nmin2_5244)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5243 &and; nmin1_5243 &le; flted_26_5242 &and; 0 &le; nmin2_5244 &and; nmin2_5244 &le; flted_26_5241)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and;  &exist; min_5261 (nmin = 1 + min_5261 &and; min_5261 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5256  &exist; flted_25_5257  &exist; nmin1_5258  &exist; nmin2_5259 (flted_25_5257 + 1 = flted_26_4654 &and; flted_25_5256 + 2 = flted_26_4654 &and;  &exist; min_5260 (nmin2_4659 = 1 + min_5260 &and; min_5260 = <b>min</b>(nmin1_5258,nmin2_5259)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5258 &and; nmin1_5258 &le; flted_25_5257 &and; 0 &le; nmin2_5259 &and; nmin2_5259 &le; flted_25_5256) &or;  &exist; flted_26_5251  &exist; flted_26_5252  &exist; nmin1_5253  &exist; nmin2_5254 (flted_26_5252 + 1 = flted_26_4654 &and; flted_26_5251 + 1 = flted_26_4654 &and;  &exist; min_5255 (nmin2_4659 = 1 + min_5255 &and; min_5255 = <b>min</b>(nmin1_5253,nmin2_5254)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5253 &and; nmin1_5253 &le; flted_26_5252 &and; 0 &le; nmin2_5254 &and; nmin2_5254 &le; flted_26_5251)))  &#8866;  r_4658 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5246 Int)) (exists ((flted_25_5247 Int)) (exists ((nmin1_5248 Int)) (exists ((nmin2_5249 Int)) (and (and (and (= (+ flted_25_5247 1) flted_26_4655) (= (+ flted_25_5246 2) flted_26_4655)) (exists ((min_5250 Int)) (and (= nmin1_4657 (+ 1 min_5250)) (or (and (= min_5250 nmin1_5248) (&lt; nmin1_5248 nmin2_5249)) (and (= min_5250 nmin2_5249) (&gt;= nmin1_5248 nmin2_5249)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5248) (&lt;= nmin1_5248 flted_25_5247)) (and (&lt;= 0 nmin2_5249) (&lt;= nmin2_5249 flted_25_5246)))))))))) (exists ((flted_26_5241 Int)) (exists ((flted_26_5242 Int)) (exists ((nmin1_5243 Int)) (exists ((nmin2_5244 Int)) (and (and (and (= (+ flted_26_5242 1) flted_26_4655) (= (+ flted_26_5241 1) flted_26_4655)) (exists ((min_5245 Int)) (and (= nmin1_4657 (+ 1 min_5245)) (or (and (= min_5245 nmin1_5243) (&lt; nmin1_5243 nmin2_5244)) (and (= min_5245 nmin2_5244) (&gt;= nmin1_5243 nmin2_5244)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5243) (&lt;= nmin1_5243 flted_26_5242)) (and (&lt;= 0 nmin2_5244) (&lt;= nmin2_5244 flted_26_5241)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (exists ((min_5261 Int)) (and (= nmin (+ 1 min_5261)) (or (and (= min_5261 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5261 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5256 Int)) (exists ((flted_25_5257 Int)) (exists ((nmin1_5258 Int)) (exists ((nmin2_5259 Int)) (and (and (and (= (+ flted_25_5257 1) flted_26_4654) (= (+ flted_25_5256 2) flted_26_4654)) (exists ((min_5260 Int)) (and (= nmin2_4659 (+ 1 min_5260)) (or (and (= min_5260 nmin1_5258) (&lt; nmin1_5258 nmin2_5259)) (and (= min_5260 nmin2_5259) (&gt;= nmin1_5258 nmin2_5259)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5258) (&lt;= nmin1_5258 flted_25_5257)) (and (&lt;= 0 nmin2_5259) (&lt;= nmin2_5259 flted_25_5256)))))))))) (exists ((flted_26_5251 Int)) (exists ((flted_26_5252 Int)) (exists ((nmin1_5253 Int)) (exists ((nmin2_5254 Int)) (and (and (and (= (+ flted_26_5252 1) flted_26_4654) (= (+ flted_26_5251 1) flted_26_4654)) (exists ((min_5255 Int)) (and (= nmin2_4659 (+ 1 min_5255)) (or (and (= min_5255 nmin1_5253) (&lt; nmin1_5253 nmin2_5254)) (and (= min_5255 nmin2_5254) (&gt;= nmin1_5253 nmin2_5254)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5253) (&lt;= nmin1_5253 flted_26_5252)) (and (&lt;= 0 nmin2_5254) (&lt;= nmin2_5254 flted_26_5251)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4658 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5271  &exist; flted_25_5272  &exist; nmin1_5273  &exist; nmin2_5274 (flted_25_5272 + 1 = flted_26_4654 &and; flted_25_5271 + 2 = flted_26_4654 &and;  &exist; min_5275 (nmin2_4659 = 1 + min_5275 &and; min_5275 = <b>min</b>(nmin1_5273,nmin2_5274)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5273 &and; nmin1_5273 &le; flted_25_5272 &and; 0 &le; nmin2_5274 &and; nmin2_5274 &le; flted_25_5271) &or;  &exist; flted_26_5266  &exist; flted_26_5267  &exist; nmin1_5268  &exist; nmin2_5269 (flted_26_5267 + 1 = flted_26_4654 &and; flted_26_5266 + 1 = flted_26_4654 &and;  &exist; min_5270 (nmin2_4659 = 1 + min_5270 &and; min_5270 = <b>min</b>(nmin1_5268,nmin2_5269)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5268 &and; nmin1_5268 &le; flted_26_5267 &and; 0 &le; nmin2_5269 &and; nmin2_5269 &le; flted_26_5266)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and;  &exist; min_5286 (nmin = 1 + min_5286 &and; min_5286 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5281  &exist; flted_25_5282  &exist; nmin1_5283  &exist; nmin2_5284 (flted_25_5282 + 1 = flted_26_4655 &and; flted_25_5281 + 2 = flted_26_4655 &and;  &exist; min_5285 (nmin1_4657 = 1 + min_5285 &and; min_5285 = <b>min</b>(nmin1_5283,nmin2_5284)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5283 &and; nmin1_5283 &le; flted_25_5282 &and; 0 &le; nmin2_5284 &and; nmin2_5284 &le; flted_25_5281) &or;  &exist; flted_26_5276  &exist; flted_26_5277  &exist; nmin1_5278  &exist; nmin2_5279 (flted_26_5277 + 1 = flted_26_4655 &and; flted_26_5276 + 1 = flted_26_4655 &and;  &exist; min_5280 (nmin1_4657 = 1 + min_5280 &and; min_5280 = <b>min</b>(nmin1_5278,nmin2_5279)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5278 &and; nmin1_5278 &le; flted_26_5277 &and; 0 &le; nmin2_5279 &and; nmin2_5279 &le; flted_26_5276)))  &#8866;  l_4656 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5271 Int)) (exists ((flted_25_5272 Int)) (exists ((nmin1_5273 Int)) (exists ((nmin2_5274 Int)) (and (and (and (= (+ flted_25_5272 1) flted_26_4654) (= (+ flted_25_5271 2) flted_26_4654)) (exists ((min_5275 Int)) (and (= nmin2_4659 (+ 1 min_5275)) (or (and (= min_5275 nmin1_5273) (&lt; nmin1_5273 nmin2_5274)) (and (= min_5275 nmin2_5274) (&gt;= nmin1_5273 nmin2_5274)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5273) (&lt;= nmin1_5273 flted_25_5272)) (and (&lt;= 0 nmin2_5274) (&lt;= nmin2_5274 flted_25_5271)))))))))) (exists ((flted_26_5266 Int)) (exists ((flted_26_5267 Int)) (exists ((nmin1_5268 Int)) (exists ((nmin2_5269 Int)) (and (and (and (= (+ flted_26_5267 1) flted_26_4654) (= (+ flted_26_5266 1) flted_26_4654)) (exists ((min_5270 Int)) (and (= nmin2_4659 (+ 1 min_5270)) (or (and (= min_5270 nmin1_5268) (&lt; nmin1_5268 nmin2_5269)) (and (= min_5270 nmin2_5269) (&gt;= nmin1_5268 nmin2_5269)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5268) (&lt;= nmin1_5268 flted_26_5267)) (and (&lt;= 0 nmin2_5269) (&lt;= nmin2_5269 flted_26_5266)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (exists ((min_5286 Int)) (and (= nmin (+ 1 min_5286)) (or (and (= min_5286 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5286 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5281 Int)) (exists ((flted_25_5282 Int)) (exists ((nmin1_5283 Int)) (exists ((nmin2_5284 Int)) (and (and (and (= (+ flted_25_5282 1) flted_26_4655) (= (+ flted_25_5281 2) flted_26_4655)) (exists ((min_5285 Int)) (and (= nmin1_4657 (+ 1 min_5285)) (or (and (= min_5285 nmin1_5283) (&lt; nmin1_5283 nmin2_5284)) (and (= min_5285 nmin2_5284) (&gt;= nmin1_5283 nmin2_5284)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5283) (&lt;= nmin1_5283 flted_25_5282)) (and (&lt;= 0 nmin2_5284) (&lt;= nmin2_5284 flted_25_5281)))))))))) (exists ((flted_26_5276 Int)) (exists ((flted_26_5277 Int)) (exists ((nmin1_5278 Int)) (exists ((nmin2_5279 Int)) (and (and (and (= (+ flted_26_5277 1) flted_26_4655) (= (+ flted_26_5276 1) flted_26_4655)) (exists ((min_5280 Int)) (and (= nmin1_4657 (+ 1 min_5280)) (or (and (= min_5280 nmin1_5278) (&lt; nmin1_5278 nmin2_5279)) (and (= min_5280 nmin2_5279) (&gt;= nmin1_5278 nmin2_5279)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5278) (&lt;= nmin1_5278 flted_26_5277)) (and (&lt;= 0 nmin2_5279) (&lt;= nmin2_5279 flted_26_5276)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4656 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5296  &exist; flted_25_5297  &exist; nmin1_5298  &exist; nmin2_5299 (flted_25_5297 + 1 = flted_26_4654 &and; flted_25_5296 + 2 = flted_26_4654 &and;  &exist; min_5300 (nmin2_4659 = 1 + min_5300 &and; min_5300 = <b>min</b>(nmin1_5298,nmin2_5299)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5298 &and; nmin1_5298 &le; flted_25_5297 &and; 0 &le; nmin2_5299 &and; nmin2_5299 &le; flted_25_5296) &or;  &exist; flted_26_5291  &exist; flted_26_5292  &exist; nmin1_5293  &exist; nmin2_5294 (flted_26_5292 + 1 = flted_26_4654 &and; flted_26_5291 + 1 = flted_26_4654 &and;  &exist; min_5295 (nmin2_4659 = 1 + min_5295 &and; min_5295 = <b>min</b>(nmin1_5293,nmin2_5294)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5293 &and; nmin1_5293 &le; flted_26_5292 &and; 0 &le; nmin2_5294 &and; nmin2_5294 &le; flted_26_5291)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and;  &exist; min_5311 (nmin = 1 + min_5311 &and; min_5311 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655 &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5306  &exist; flted_25_5307  &exist; nmin1_5308  &exist; nmin2_5309 (flted_25_5307 + 1 = flted_26_4655 &and; flted_25_5306 + 2 = flted_26_4655 &and;  &exist; min_5310 (nmin1_4657 = 1 + min_5310 &and; min_5310 = <b>min</b>(nmin1_5308,nmin2_5309)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5308 &and; nmin1_5308 &le; flted_25_5307 &and; 0 &le; nmin2_5309 &and; nmin2_5309 &le; flted_25_5306) &or;  &exist; flted_26_5301  &exist; flted_26_5302  &exist; nmin1_5303  &exist; nmin2_5304 (flted_26_5302 + 1 = flted_26_4655 &and; flted_26_5301 + 1 = flted_26_4655 &and;  &exist; min_5305 (nmin1_4657 = 1 + min_5305 &and; min_5305 = <b>min</b>(nmin1_5303,nmin2_5304)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5303 &and; nmin1_5303 &le; flted_26_5302 &and; 0 &le; nmin2_5304 &and; nmin2_5304 &le; flted_26_5301)))  &#8866;  (l_4656 = <b>null</b> &or; flted_26_4655 = 0 &or; nmin1_4657 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5296 Int)) (exists ((flted_25_5297 Int)) (exists ((nmin1_5298 Int)) (exists ((nmin2_5299 Int)) (and (and (and (= (+ flted_25_5297 1) flted_26_4654) (= (+ flted_25_5296 2) flted_26_4654)) (exists ((min_5300 Int)) (and (= nmin2_4659 (+ 1 min_5300)) (or (and (= min_5300 nmin1_5298) (&lt; nmin1_5298 nmin2_5299)) (and (= min_5300 nmin2_5299) (&gt;= nmin1_5298 nmin2_5299)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5298) (&lt;= nmin1_5298 flted_25_5297)) (and (&lt;= 0 nmin2_5299) (&lt;= nmin2_5299 flted_25_5296)))))))))) (exists ((flted_26_5291 Int)) (exists ((flted_26_5292 Int)) (exists ((nmin1_5293 Int)) (exists ((nmin2_5294 Int)) (and (and (and (= (+ flted_26_5292 1) flted_26_4654) (= (+ flted_26_5291 1) flted_26_4654)) (exists ((min_5295 Int)) (and (= nmin2_4659 (+ 1 min_5295)) (or (and (= min_5295 nmin1_5293) (&lt; nmin1_5293 nmin2_5294)) (and (= min_5295 nmin2_5294) (&gt;= nmin1_5293 nmin2_5294)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5293) (&lt;= nmin1_5293 flted_26_5292)) (and (&lt;= 0 nmin2_5294) (&lt;= nmin2_5294 flted_26_5291)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (exists ((min_5311 Int)) (and (= nmin (+ 1 min_5311)) (or (and (= min_5311 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5311 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5306 Int)) (exists ((flted_25_5307 Int)) (exists ((nmin1_5308 Int)) (exists ((nmin2_5309 Int)) (and (and (and (= (+ flted_25_5307 1) flted_26_4655) (= (+ flted_25_5306 2) flted_26_4655)) (exists ((min_5310 Int)) (and (= nmin1_4657 (+ 1 min_5310)) (or (and (= min_5310 nmin1_5308) (&lt; nmin1_5308 nmin2_5309)) (and (= min_5310 nmin2_5309) (&gt;= nmin1_5308 nmin2_5309)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5308) (&lt;= nmin1_5308 flted_25_5307)) (and (&lt;= 0 nmin2_5309) (&lt;= nmin2_5309 flted_25_5306)))))))))) (exists ((flted_26_5301 Int)) (exists ((flted_26_5302 Int)) (exists ((nmin1_5303 Int)) (exists ((nmin2_5304 Int)) (and (and (and (= (+ flted_26_5302 1) flted_26_4655) (= (+ flted_26_5301 1) flted_26_4655)) (exists ((min_5305 Int)) (and (= nmin1_4657 (+ 1 min_5305)) (or (and (= min_5305 nmin1_5303) (&lt; nmin1_5303 nmin2_5304)) (and (= min_5305 nmin2_5304) (&gt;= nmin1_5303 nmin2_5304)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5303) (&lt;= nmin1_5303 flted_26_5302)) (and (&lt;= 0 nmin2_5304) (&lt;= nmin2_5304 flted_26_5301)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_4656 1) (or (= flted_26_4655 0) (= nmin1_4657 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5318  &exist; flted_25_5319  &exist; nmin1_5320  &exist; nmin2_5321 (flted_25_5319 + 1 = flted_26_4655 &and; flted_25_5318 + 2 = flted_26_4655 &and;  &exist; min_5322 (nmin1_4657 = 1 + min_5322 &and; min_5322 = <b>min</b>(nmin1_5320,nmin2_5321)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5320 &and; nmin1_5320 &le; flted_25_5319 &and; 0 &le; nmin2_5321 &and; nmin2_5321 &le; flted_25_5318) &or;  &exist; flted_26_5313  &exist; flted_26_5314  &exist; nmin1_5315  &exist; nmin2_5316 (flted_26_5314 + 1 = flted_26_4655 &and; flted_26_5313 + 1 = flted_26_4655 &and;  &exist; min_5317 (nmin1_4657 = 1 + min_5317 &and; min_5317 = <b>min</b>(nmin1_5315,nmin2_5316)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5315 &and; nmin1_5315 &le; flted_26_5314 &and; 0 &le; nmin2_5316 &and; nmin2_5316 &le; flted_26_5313)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_5333 (nmin = 1 + min_5333 &and; min_5333 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5328  &exist; flted_25_5329  &exist; nmin1_5330  &exist; nmin2_5331 (flted_25_5329 + 1 = flted_26_4654 &and; flted_25_5328 + 2 = flted_26_4654 &and;  &exist; min_5332 (nmin2_4659 = 1 + min_5332 &and; min_5332 = <b>min</b>(nmin1_5330,nmin2_5331)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5330 &and; nmin1_5330 &le; flted_25_5329 &and; 0 &le; nmin2_5331 &and; nmin2_5331 &le; flted_25_5328) &or;  &exist; flted_26_5323  &exist; flted_26_5324  &exist; nmin1_5325  &exist; nmin2_5326 (flted_26_5324 + 1 = flted_26_4654 &and; flted_26_5323 + 1 = flted_26_4654 &and;  &exist; min_5327 (nmin2_4659 = 1 + min_5327 &and; min_5327 = <b>min</b>(nmin1_5325,nmin2_5326)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5325 &and; nmin1_5325 &le; flted_26_5324 &and; 0 &le; nmin2_5326 &and; nmin2_5326 &le; flted_26_5323)))  &#8866;  (r_4658 = <b>null</b> &or; flted_26_4654 = 0 &or; nmin2_4659 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5318 Int)) (exists ((flted_25_5319 Int)) (exists ((nmin1_5320 Int)) (exists ((nmin2_5321 Int)) (and (and (and (= (+ flted_25_5319 1) flted_26_4655) (= (+ flted_25_5318 2) flted_26_4655)) (exists ((min_5322 Int)) (and (= nmin1_4657 (+ 1 min_5322)) (or (and (= min_5322 nmin1_5320) (&lt; nmin1_5320 nmin2_5321)) (and (= min_5322 nmin2_5321) (&gt;= nmin1_5320 nmin2_5321)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5320) (&lt;= nmin1_5320 flted_25_5319)) (and (&lt;= 0 nmin2_5321) (&lt;= nmin2_5321 flted_25_5318)))))))))) (exists ((flted_26_5313 Int)) (exists ((flted_26_5314 Int)) (exists ((nmin1_5315 Int)) (exists ((nmin2_5316 Int)) (and (and (and (= (+ flted_26_5314 1) flted_26_4655) (= (+ flted_26_5313 1) flted_26_4655)) (exists ((min_5317 Int)) (and (= nmin1_4657 (+ 1 min_5317)) (or (and (= min_5317 nmin1_5315) (&lt; nmin1_5315 nmin2_5316)) (and (= min_5317 nmin2_5316) (&gt;= nmin1_5315 nmin2_5316)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5315) (&lt;= nmin1_5315 flted_26_5314)) (and (&lt;= 0 nmin2_5316) (&lt;= nmin2_5316 flted_26_5313)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (exists ((min_5333 Int)) (and (= nmin (+ 1 min_5333)) (or (and (= min_5333 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5333 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5328 Int)) (exists ((flted_25_5329 Int)) (exists ((nmin1_5330 Int)) (exists ((nmin2_5331 Int)) (and (and (and (= (+ flted_25_5329 1) flted_26_4654) (= (+ flted_25_5328 2) flted_26_4654)) (exists ((min_5332 Int)) (and (= nmin2_4659 (+ 1 min_5332)) (or (and (= min_5332 nmin1_5330) (&lt; nmin1_5330 nmin2_5331)) (and (= min_5332 nmin2_5331) (&gt;= nmin1_5330 nmin2_5331)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5330) (&lt;= nmin1_5330 flted_25_5329)) (and (&lt;= 0 nmin2_5331) (&lt;= nmin2_5331 flted_25_5328)))))))))) (exists ((flted_26_5323 Int)) (exists ((flted_26_5324 Int)) (exists ((nmin1_5325 Int)) (exists ((nmin2_5326 Int)) (and (and (and (= (+ flted_26_5324 1) flted_26_4654) (= (+ flted_26_5323 1) flted_26_4654)) (exists ((min_5327 Int)) (and (= nmin2_4659 (+ 1 min_5327)) (or (and (= min_5327 nmin1_5325) (&lt; nmin1_5325 nmin2_5326)) (and (= min_5327 nmin2_5326) (&gt;= nmin1_5325 nmin2_5326)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5325) (&lt;= nmin1_5325 flted_26_5324)) (and (&lt;= 0 nmin2_5326) (&lt;= nmin2_5326 flted_26_5323)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_4658 1) (or (= flted_26_4654 0) (= nmin2_4659 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_5166 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_5337 (nmin = 1 + min_5337 &and; min_5337 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655)  &#8866;   &exist; nmin_5335 (2 + flted_26_4654 = 1 + flted_26_4655 &and;  &exist; min_5336 (nmin_5335 = min_5336 + 1 &and; min_5336 = <b>min</b>(nmin1_4657,nmin2_4659)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_5166, flted_26_4654, flted_26_4655, nmin1_4657, nmin2_4659] : (( (not (((((((((((v_int_71_847PRMD = 1 + v_int_71_5166) &amp; (flted_26_4655 + 1 = n)) &amp; (flted_26_4654 + 1 = n)) &amp;  (exists (min_5337:((nmin = 1 + min_5337) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5337 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5337 = nmin1_4657)))))) ) &amp; ((nmin1_4657 &lt; nmin2_4659) | (v_int_71_5166 = nmin2_4659))) &amp; ((nmin2_4659 &lt;= nmin1_4657) | (v_int_71_5166 = nmin1_4657))) &amp; (0 &lt;= nmin2_4659)) &amp; (nmin2_4659 &lt;= flted_26_4654)) &amp; (0 &lt;= nmin1_4657)) &amp; (nmin1_4657 &lt;= flted_26_4655))))  |  (exists (nmin_5335:((2 + flted_26_4654 = 1 + flted_26_4655) &amp;  (exists (min_5336:((nmin_5335 = min_5336 + 1) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5336 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5336 = nmin1_4657)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_71_847PRMD,n,v_int_71_847PRMD,v_int_71_847PRMD-1,n-1,n-1,v_int_71_847PRMD-1,nmin2_4659]: 1 &lt;= v_int_71_847PRMD &lt;= nmin2_4659 &lt; n}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_5166 &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; min_5360 (nmin = 1 + min_5360 &and; min_5360 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5355  &exist; flted_25_5356  &exist; nmin1_5357  &exist; nmin2_5358 (flted_25_5356 + 1 = flted_26_4654 &and; flted_25_5355 + 2 = flted_26_4654 &and;  &exist; min_5359 (nmin2_4659 = 1 + min_5359 &and; min_5359 = <b>min</b>(nmin1_5357,nmin2_5358)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5357 &and; nmin1_5357 &le; flted_25_5356 &and; 0 &le; nmin2_5358 &and; nmin2_5358 &le; flted_25_5355) &or;  &exist; flted_26_5350  &exist; flted_26_5351  &exist; nmin1_5352  &exist; nmin2_5353 (flted_26_5351 + 1 = flted_26_4654 &and; flted_26_5350 + 1 = flted_26_4654 &and;  &exist; min_5354 (nmin2_4659 = 1 + min_5354 &and; min_5354 = <b>min</b>(nmin1_5352,nmin2_5353)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5352 &and; nmin1_5352 &le; flted_26_5351 &and; 0 &le; nmin2_5353 &and; nmin2_5353 &le; flted_26_5350)) &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5345  &exist; flted_25_5346  &exist; nmin1_5347  &exist; nmin2_5348 (flted_25_5346 + 1 = flted_26_4655 &and; flted_25_5345 + 2 = flted_26_4655 &and;  &exist; min_5349 (nmin1_4657 = 1 + min_5349 &and; min_5349 = <b>min</b>(nmin1_5347,nmin2_5348)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5347 &and; nmin1_5347 &le; flted_25_5346 &and; 0 &le; nmin2_5348 &and; nmin2_5348 &le; flted_25_5345) &or;  &exist; flted_26_5340  &exist; flted_26_5341  &exist; nmin1_5342  &exist; nmin2_5343 (flted_26_5341 + 1 = flted_26_4655 &and; flted_26_5340 + 1 = flted_26_4655 &and;  &exist; min_5344 (nmin1_4657 = 1 + min_5344 &and; min_5344 = <b>min</b>(nmin1_5342,nmin2_5343)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5342 &and; nmin1_5342 &le; flted_26_5341 &and; 0 &le; nmin2_5343 &and; nmin2_5343 &le; flted_26_5340)))  &#8866;   &exist; nmin_5338 (2 + flted_26_4654 = 1 + flted_26_4655 &and;  &exist; min_5339 (nmin_5338 = min_5339 + 1 &and; min_5339 = <b>min</b>(nmin1_4657,nmin2_4659)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, nmin, v_int_71_5166, r_4658, l_4656, flted_26_4654, flted_26_4655, nmin1_4657, nmin2_4659] : (( (not (((((((((((((v_int_71_847PRMD = 1 + v_int_71_5166) &amp; (flted_26_4655 + 1 = n)) &amp; (flted_26_4654 + 1 = n)) &amp;  (exists (min_5360:((nmin = 1 + min_5360) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5360 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5360 = nmin1_4657)))))) ) &amp; (0 &lt;= nmin1_4657)) &amp; (nmin1_4657 &lt;= flted_26_4655)) &amp; (0 &lt;= nmin2_4659)) &amp; (nmin2_4659 &lt;= flted_26_4654)) &amp; ((nmin1_4657 &lt; nmin2_4659) | (v_int_71_5166 = nmin2_4659))) &amp; ((nmin2_4659 &lt;= nmin1_4657) | (v_int_71_5166 = nmin1_4657))) &amp; ((((r_4658 &lt; 1) &amp; ((flted_26_4654 = 0) &amp; (nmin2_4659 = 0))) |  (exists (flted_25_5355: (exists (flted_25_5356: (exists (nmin1_5357: (exists (nmin2_5358:((((flted_25_5356 + 1 = flted_26_4654) &amp; (flted_25_5355 + 2 = flted_26_4654)) &amp;  (exists (min_5359:((nmin2_4659 = 1 + min_5359) &amp; (((nmin1_5357 &gt;= nmin2_5358 &amp; min_5359 = nmin2_5358) | (nmin2_5358 &gt; nmin1_5357 &amp; min_5359 = nmin1_5357)))))) ) &amp; ((r_4658 &gt; 0) &amp; (((0 &lt;= nmin1_5357) &amp; (nmin1_5357 &lt;= flted_25_5356)) &amp; ((0 &lt;= nmin2_5358) &amp; (nmin2_5358 &lt;= flted_25_5355))))))) )) )) )) ) |  (exists (flted_26_5350: (exists (flted_26_5351: (exists (nmin1_5352: (exists (nmin2_5353:((((flted_26_5351 + 1 = flted_26_4654) &amp; (flted_26_5350 + 1 = flted_26_4654)) &amp;  (exists (min_5354:((nmin2_4659 = 1 + min_5354) &amp; (((nmin1_5352 &gt;= nmin2_5353 &amp; min_5354 = nmin2_5353) | (nmin2_5353 &gt; nmin1_5352 &amp; min_5354 = nmin1_5352)))))) ) &amp; ((r_4658 &gt; 0) &amp; (((0 &lt;= nmin1_5352) &amp; (nmin1_5352 &lt;= flted_26_5351)) &amp; ((0 &lt;= nmin2_5353) &amp; (nmin2_5353 &lt;= flted_26_5350))))))) )) )) )) )) &amp; ((((l_4656 &lt; 1) &amp; ((flted_26_4655 = 0) &amp; (nmin1_4657 = 0))) |  (exists (flted_25_5345: (exists (flted_25_5346: (exists (nmin1_5347: (exists (nmin2_5348:((((flted_25_5346 + 1 = flted_26_4655) &amp; (flted_25_5345 + 2 = flted_26_4655)) &amp;  (exists (min_5349:((nmin1_4657 = 1 + min_5349) &amp; (((nmin1_5347 &gt;= nmin2_5348 &amp; min_5349 = nmin2_5348) | (nmin2_5348 &gt; nmin1_5347 &amp; min_5349 = nmin1_5347)))))) ) &amp; ((l_4656 &gt; 0) &amp; (((0 &lt;= nmin1_5347) &amp; (nmin1_5347 &lt;= flted_25_5346)) &amp; ((0 &lt;= nmin2_5348) &amp; (nmin2_5348 &lt;= flted_25_5345))))))) )) )) )) ) |  (exists (flted_26_5340: (exists (flted_26_5341: (exists (nmin1_5342: (exists (nmin2_5343:((((flted_26_5341 + 1 = flted_26_4655) &amp; (flted_26_5340 + 1 = flted_26_4655)) &amp;  (exists (min_5344:((nmin1_4657 = 1 + min_5344) &amp; (((nmin1_5342 &gt;= nmin2_5343 &amp; min_5344 = nmin2_5343) | (nmin2_5343 &gt; nmin1_5342 &amp; min_5344 = nmin1_5342)))))) ) &amp; ((l_4656 &gt; 0) &amp; (((0 &lt;= nmin1_5342) &amp; (nmin1_5342 &lt;= flted_26_5341)) &amp; ((0 &lt;= nmin2_5343) &amp; (nmin2_5343 &lt;= flted_26_5340))))))) )) )) )) ))))  |  (exists (nmin_5338:((2 + flted_26_4654 = 1 + flted_26_4655) &amp;  (exists (min_5339:((nmin_5338 = min_5339 + 1) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5339 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5339 = nmin1_4657)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_71_847PRMD,n,v_int_71_847PRMD,v_int_71_847PRMD-1,r_4658,l_4656,n-1,n-1,v_int_71_847PRMD-1,nmin2_4659]: 2 &lt;= v_int_71_847PRMD &lt;= nmin2_4659 &lt; n &amp;&amp; 1 &lt;= r_4658 &amp;&amp; 1 &lt;= l_4656}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5370  &exist; flted_25_5371  &exist; nmin1_5372  &exist; nmin2_5373 (flted_25_5371 + 1 = flted_26_4655 &and; flted_25_5370 + 2 = flted_26_4655 &and;  &exist; min_5374 (nmin1_4657 = 1 + min_5374 &and; min_5374 = <b>min</b>(nmin1_5372,nmin2_5373)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5372 &and; nmin1_5372 &le; flted_25_5371 &and; 0 &le; nmin2_5373 &and; nmin2_5373 &le; flted_25_5370) &or;  &exist; flted_26_5365  &exist; flted_26_5366  &exist; nmin1_5367  &exist; nmin2_5368 (flted_26_5366 + 1 = flted_26_4655 &and; flted_26_5365 + 1 = flted_26_4655 &and;  &exist; min_5369 (nmin1_4657 = 1 + min_5369 &and; min_5369 = <b>min</b>(nmin1_5367,nmin2_5368)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5367 &and; nmin1_5367 &le; flted_26_5366 &and; 0 &le; nmin2_5368 &and; nmin2_5368 &le; flted_26_5365)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and;  &exist; min_5385 (nmin = 1 + min_5385 &and; min_5385 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; ((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5380  &exist; flted_25_5381  &exist; nmin1_5382  &exist; nmin2_5383 (flted_25_5381 + 1 = flted_26_4654 &and; flted_25_5380 + 2 = flted_26_4654 &and;  &exist; min_5384 (nmin2_4659 = 1 + min_5384 &and; min_5384 = <b>min</b>(nmin1_5382,nmin2_5383)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5382 &and; nmin1_5382 &le; flted_25_5381 &and; 0 &le; nmin2_5383 &and; nmin2_5383 &le; flted_25_5380) &or;  &exist; flted_26_5375  &exist; flted_26_5376  &exist; nmin1_5377  &exist; nmin2_5378 (flted_26_5376 + 1 = flted_26_4654 &and; flted_26_5375 + 1 = flted_26_4654 &and;  &exist; min_5379 (nmin2_4659 = 1 + min_5379 &and; min_5379 = <b>min</b>(nmin1_5377,nmin2_5378)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5377 &and; nmin1_5377 &le; flted_26_5376 &and; 0 &le; nmin2_5378 &and; nmin2_5378 &le; flted_26_5375)))  &#8866;  r_4658 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_4656 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun r_4658 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5370 Int)) (exists ((flted_25_5371 Int)) (exists ((nmin1_5372 Int)) (exists ((nmin2_5373 Int)) (and (and (and (= (+ flted_25_5371 1) flted_26_4655) (= (+ flted_25_5370 2) flted_26_4655)) (exists ((min_5374 Int)) (and (= nmin1_4657 (+ 1 min_5374)) (or (and (= min_5374 nmin1_5372) (&lt; nmin1_5372 nmin2_5373)) (and (= min_5374 nmin2_5373) (&gt;= nmin1_5372 nmin2_5373)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5372) (&lt;= nmin1_5372 flted_25_5371)) (and (&lt;= 0 nmin2_5373) (&lt;= nmin2_5373 flted_25_5370)))))))))) (exists ((flted_26_5365 Int)) (exists ((flted_26_5366 Int)) (exists ((nmin1_5367 Int)) (exists ((nmin2_5368 Int)) (and (and (and (= (+ flted_26_5366 1) flted_26_4655) (= (+ flted_26_5365 1) flted_26_4655)) (exists ((min_5369 Int)) (and (= nmin1_4657 (+ 1 min_5369)) (or (and (= min_5369 nmin1_5367) (&lt; nmin1_5367 nmin2_5368)) (and (= min_5369 nmin2_5368) (&gt;= nmin1_5367 nmin2_5368)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5367) (&lt;= nmin1_5367 flted_26_5366)) (and (&lt;= 0 nmin2_5368) (&lt;= nmin2_5368 flted_26_5365)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (exists ((min_5385 Int)) (and (= nmin (+ 1 min_5385)) (or (and (= min_5385 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5385 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5380 Int)) (exists ((flted_25_5381 Int)) (exists ((nmin1_5382 Int)) (exists ((nmin2_5383 Int)) (and (and (and (= (+ flted_25_5381 1) flted_26_4654) (= (+ flted_25_5380 2) flted_26_4654)) (exists ((min_5384 Int)) (and (= nmin2_4659 (+ 1 min_5384)) (or (and (= min_5384 nmin1_5382) (&lt; nmin1_5382 nmin2_5383)) (and (= min_5384 nmin2_5383) (&gt;= nmin1_5382 nmin2_5383)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5382) (&lt;= nmin1_5382 flted_25_5381)) (and (&lt;= 0 nmin2_5383) (&lt;= nmin2_5383 flted_25_5380)))))))))) (exists ((flted_26_5375 Int)) (exists ((flted_26_5376 Int)) (exists ((nmin1_5377 Int)) (exists ((nmin2_5378 Int)) (and (and (and (= (+ flted_26_5376 1) flted_26_4654) (= (+ flted_26_5375 1) flted_26_4654)) (exists ((min_5379 Int)) (and (= nmin2_4659 (+ 1 min_5379)) (or (and (= min_5379 nmin1_5377) (&lt; nmin1_5377 nmin2_5378)) (and (= min_5379 nmin2_5378) (&gt;= nmin1_5377 nmin2_5378)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5377) (&lt;= nmin1_5377 flted_26_5376)) (and (&lt;= 0 nmin2_5378) (&lt;= nmin2_5378 flted_26_5375)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_4658 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_4658 = <b>null</b> &and; flted_26_4654 = 0 &and; nmin2_4659 = 0) &or;  &exist; flted_25_5395  &exist; flted_25_5396  &exist; nmin1_5397  &exist; nmin2_5398 (flted_25_5396 + 1 = flted_26_4654 &and; flted_25_5395 + 2 = flted_26_4654 &and;  &exist; min_5399 (nmin2_4659 = 1 + min_5399 &and; min_5399 = <b>min</b>(nmin1_5397,nmin2_5398)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5397 &and; nmin1_5397 &le; flted_25_5396 &and; 0 &le; nmin2_5398 &and; nmin2_5398 &le; flted_25_5395) &or;  &exist; flted_26_5390  &exist; flted_26_5391  &exist; nmin1_5392  &exist; nmin2_5393 (flted_26_5391 + 1 = flted_26_4654 &and; flted_26_5390 + 1 = flted_26_4654 &and;  &exist; min_5394 (nmin2_4659 = 1 + min_5394 &and; min_5394 = <b>min</b>(nmin1_5392,nmin2_5393)) &and; r_4658 &ne; <b>null</b> &and; 0 &le; nmin1_5392 &and; nmin1_5392 &le; flted_26_5391 &and; 0 &le; nmin2_5393 &and; nmin2_5393 &le; flted_26_5390)) &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and;  &exist; min_5410 (nmin = 1 + min_5410 &and; min_5410 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and; ((l_4656 = <b>null</b> &and; flted_26_4655 = 0 &and; nmin1_4657 = 0) &or;  &exist; flted_25_5405  &exist; flted_25_5406  &exist; nmin1_5407  &exist; nmin2_5408 (flted_25_5406 + 1 = flted_26_4655 &and; flted_25_5405 + 2 = flted_26_4655 &and;  &exist; min_5409 (nmin1_4657 = 1 + min_5409 &and; min_5409 = <b>min</b>(nmin1_5407,nmin2_5408)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5407 &and; nmin1_5407 &le; flted_25_5406 &and; 0 &le; nmin2_5408 &and; nmin2_5408 &le; flted_25_5405) &or;  &exist; flted_26_5400  &exist; flted_26_5401  &exist; nmin1_5402  &exist; nmin2_5403 (flted_26_5401 + 1 = flted_26_4655 &and; flted_26_5400 + 1 = flted_26_4655 &and;  &exist; min_5404 (nmin1_4657 = 1 + min_5404 &and; min_5404 = <b>min</b>(nmin1_5402,nmin2_5403)) &and; l_4656 &ne; <b>null</b> &and; 0 &le; nmin1_5402 &and; nmin1_5402 &le; flted_26_5401 &and; 0 &le; nmin2_5403 &and; nmin2_5403 &le; flted_26_5400)))  &#8866;  l_4656 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_4658 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun l_4656 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_4658 1) (and (= flted_26_4654 0) (= nmin2_4659 0))) (exists ((flted_25_5395 Int)) (exists ((flted_25_5396 Int)) (exists ((nmin1_5397 Int)) (exists ((nmin2_5398 Int)) (and (and (and (= (+ flted_25_5396 1) flted_26_4654) (= (+ flted_25_5395 2) flted_26_4654)) (exists ((min_5399 Int)) (and (= nmin2_4659 (+ 1 min_5399)) (or (and (= min_5399 nmin1_5397) (&lt; nmin1_5397 nmin2_5398)) (and (= min_5399 nmin2_5398) (&gt;= nmin1_5397 nmin2_5398)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5397) (&lt;= nmin1_5397 flted_25_5396)) (and (&lt;= 0 nmin2_5398) (&lt;= nmin2_5398 flted_25_5395)))))))))) (exists ((flted_26_5390 Int)) (exists ((flted_26_5391 Int)) (exists ((nmin1_5392 Int)) (exists ((nmin2_5393 Int)) (and (and (and (= (+ flted_26_5391 1) flted_26_4654) (= (+ flted_26_5390 1) flted_26_4654)) (exists ((min_5394 Int)) (and (= nmin2_4659 (+ 1 min_5394)) (or (and (= min_5394 nmin1_5392) (&lt; nmin1_5392 nmin2_5393)) (and (= min_5394 nmin2_5393) (&gt;= nmin1_5392 nmin2_5393)))))) (and (&gt; r_4658 0) (and (and (&lt;= 0 nmin1_5392) (&lt;= nmin1_5392 flted_26_5391)) (and (&lt;= 0 nmin2_5393) (&lt;= nmin2_5393 flted_26_5390)))))))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (exists ((min_5410 Int)) (and (= nmin (+ 1 min_5410)) (or (and (= min_5410 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5410 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (or (or (and (&lt; l_4656 1) (and (= flted_26_4655 0) (= nmin1_4657 0))) (exists ((flted_25_5405 Int)) (exists ((flted_25_5406 Int)) (exists ((nmin1_5407 Int)) (exists ((nmin2_5408 Int)) (and (and (and (= (+ flted_25_5406 1) flted_26_4655) (= (+ flted_25_5405 2) flted_26_4655)) (exists ((min_5409 Int)) (and (= nmin1_4657 (+ 1 min_5409)) (or (and (= min_5409 nmin1_5407) (&lt; nmin1_5407 nmin2_5408)) (and (= min_5409 nmin2_5408) (&gt;= nmin1_5407 nmin2_5408)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5407) (&lt;= nmin1_5407 flted_25_5406)) (and (&lt;= 0 nmin2_5408) (&lt;= nmin2_5408 flted_25_5405)))))))))) (exists ((flted_26_5400 Int)) (exists ((flted_26_5401 Int)) (exists ((nmin1_5402 Int)) (exists ((nmin2_5403 Int)) (and (and (and (= (+ flted_26_5401 1) flted_26_4655) (= (+ flted_26_5400 1) flted_26_4655)) (exists ((min_5404 Int)) (and (= nmin1_4657 (+ 1 min_5404)) (or (and (= min_5404 nmin1_5402) (&lt; nmin1_5402 nmin2_5403)) (and (= min_5404 nmin2_5403) (&gt;= nmin1_5402 nmin2_5403)))))) (and (&gt; l_4656 0) (and (and (&lt;= 0 nmin1_5402) (&lt;= nmin1_5402 flted_26_5401)) (and (&lt;= 0 nmin2_5403) (&lt;= nmin2_5403 flted_26_5400)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_4656 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and; nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and;  &exist; nmin_5433 ( &exist; min_5434 (nmin_5433 = 1 + min_5434 &and; min_5434 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = flted_26_4655 + 1) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and;  &exist; min_5435 (nmin = 1 + min_5435 &and; min_5435 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; v_int_71_847' = 1 + v_int_71_5166)  &#8866;  v_int_71_847' = nmin
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (exists ((nmin_5433 Int)) (and (exists ((min_5434 Int)) (and (= nmin_5433 (+ 1 min_5434)) (or (and (= min_5434 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5434 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))) (= (+ flted_26_4654 1) (+ flted_26_4655 1)))))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (exists ((min_5435 Int)) (and (= nmin (+ 1 min_5435)) (or (and (= min_5435 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5435 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
;Negation of Consequence<br/>
(assert (not (= v_int_71_847_primed nmin)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_71_847' = 1 + v_int_71_5166 &and; flted_26_4654 + 1 = n &and; flted_26_4655 + 1 = n &and;  &exist; min_5439 (nmin = 1 + min_5439 &and; min_5439 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and;  &exist; nmin_5437 ( &exist; min_5438 (nmin_5437 = 1 + min_5438 &and; min_5438 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = flted_26_4655 + 1) &and; 0 &le; nmin2_4659 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin1_4657 &and; nmin1_4657 &le; flted_26_4655)  &#8866;   &exist; min_5436 (nmin = min_5436 + 1 &and; min_5436 = <b>min</b>(nmin1_4657,nmin2_4659))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_71_847PRMD, n, v_int_71_5166, flted_26_4654, flted_26_4655, nmin, nmin1_4657, nmin2_4659] : (( (not ((((((((((((v_int_71_847PRMD = 1 + v_int_71_5166) &amp; (flted_26_4654 + 1 = n)) &amp; (flted_26_4655 + 1 = n)) &amp;  (exists (min_5439:((nmin = 1 + min_5439) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5439 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5439 = nmin1_4657)))))) ) &amp; ((nmin1_4657 &lt; nmin2_4659) | (v_int_71_5166 = nmin2_4659))) &amp; ((nmin2_4659 &lt;= nmin1_4657) | (v_int_71_5166 = nmin1_4657))) &amp;  (exists (nmin_5437:( (exists (min_5438:((nmin_5437 = 1 + min_5438) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5438 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5438 = nmin1_4657))))))  &amp; (flted_26_4654 + 1 = flted_26_4655 + 1)))) ) &amp; (0 &lt;= nmin2_4659)) &amp; (nmin2_4659 &lt;= flted_26_4654)) &amp; (0 &lt;= nmin1_4657)) &amp; (nmin1_4657 &lt;= flted_26_4655))))  |  (exists (min_5436:((nmin = min_5436 + 1) &amp; (((nmin1_4657 &gt;= nmin2_4659 &amp; min_5436 = nmin2_4659) | (nmin2_4659 &gt; nmin1_4657 &amp; min_5436 = nmin1_4657)))))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_71_847PRMD,n,v_int_71_5166,flted_26_4654,flted_26_4655,nmin,nmin1_4657,nmin2_4659]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_4657 &and; nmin2_4659 &le; flted_26_4654 &and; 0 &le; nmin2_4659 &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and;  &exist; min_5442 (nmin = 1 + min_5442 &and; min_5442 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; nmin_5440 ( &exist; min_5441 (nmin_5440 = 1 + min_5441 &and; min_5441 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = flted_26_4655 + 1) &and; nmin1_4657 &le; flted_26_4655)  &#8866;  1 + flted_26_4655 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (exists ((min_5442 Int)) (and (= nmin (+ 1 min_5442)) (or (and (= min_5442 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5442 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (exists ((nmin_5440 Int)) (and (exists ((min_5441 Int)) (and (= nmin_5440 (+ 1 min_5441)) (or (and (= min_5441 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5441 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))) (= (+ flted_26_4654 1) (+ flted_26_4655 1)))))<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_26_4655) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_4657 &le; flted_26_4655 &and; 0 &le; nmin1_4657 &and; 0 &le; nmin2_4659 &and; v_int_71_847' = 1 + v_int_71_5166 &and; (nmin2_4659 &le; nmin1_4657 &or; v_int_71_5166 = nmin1_4657) &and; (nmin1_4657 &lt; nmin2_4659 &or; v_int_71_5166 = nmin2_4659) &and;  &exist; min_5445 (nmin = 1 + min_5445 &and; min_5445 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4655 + 1 = n &and; flted_26_4654 + 1 = n &and;  &exist; nmin_5443 ( &exist; min_5444 (nmin_5443 = 1 + min_5444 &and; min_5444 = <b>min</b>(nmin1_4657,nmin2_4659)) &and; flted_26_4654 + 1 = flted_26_4655 + 1) &and; nmin2_4659 &le; flted_26_4654)  &#8866;  1 + flted_26_4654 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_71_847_primed () Int)<br/>
(declare-fun v_int_71_5166 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_4657 () Int)<br/>
(declare-fun flted_26_4655 () Int)<br/>
(declare-fun nmin2_4659 () Int)<br/>
(declare-fun flted_26_4654 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_4657 flted_26_4655))<br/>
(assert (&lt;= 0 nmin1_4657))<br/>
(assert (&lt;= 0 nmin2_4659))<br/>
(assert (= v_int_71_847_primed (+ 1 v_int_71_5166)))<br/>
(assert (or (&lt;= nmin2_4659 nmin1_4657) (= v_int_71_5166 nmin1_4657)))<br/>
(assert (or (&lt; nmin1_4657 nmin2_4659) (= v_int_71_5166 nmin2_4659)))<br/>
(assert (exists ((min_5445 Int)) (and (= nmin (+ 1 min_5445)) (or (and (= min_5445 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5445 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))))<br/>
(assert (= (+ flted_26_4655 1) n))<br/>
(assert (= (+ flted_26_4654 1) n))<br/>
(assert (exists ((nmin_5443 Int)) (and (exists ((min_5444 Int)) (and (= nmin_5443 (+ 1 min_5444)) (or (and (= min_5444 nmin1_4657) (&lt; nmin1_4657 nmin2_4659)) (and (= min_5444 nmin2_4659) (&gt;= nmin1_4657 nmin2_4659))))) (= (+ flted_26_4654 1) (+ flted_26_4655 1)))))<br/>
(assert (&lt;= nmin2_4659 flted_26_4654))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_26_4654) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_5453  &exist; flted_25_5454  &exist; nmin1_5455  &exist; nmin2_5456 (flted_25_5454 + 1 = n &and; flted_25_5453 + 2 = n &and;  &exist; min_5457 (nmin = 1 + min_5457 &and; min_5457 = <b>min</b>(nmin1_5455,nmin2_5456)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5455 &and; nmin1_5455 &le; flted_25_5454 &and; 0 &le; nmin2_5456 &and; nmin2_5456 &le; flted_25_5453) &or;  &exist; flted_26_5448  &exist; flted_26_5449  &exist; nmin1_5450  &exist; nmin2_5451 (flted_26_5449 + 1 = n &and; flted_26_5448 + 1 = n &and;  &exist; min_5452 (nmin = 1 + min_5452 &and; min_5452 = <b>min</b>(nmin1_5450,nmin2_5451)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5450 &and; nmin1_5450 &le; flted_26_5449 &and; 0 &le; nmin2_5451 &and; nmin2_5451 &le; flted_26_5448)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; nmin = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_5453 Int)) (exists ((flted_25_5454 Int)) (exists ((nmin1_5455 Int)) (exists ((nmin2_5456 Int)) (and (and (and (= (+ flted_25_5454 1) n) (= (+ flted_25_5453 2) n)) (exists ((min_5457 Int)) (and (= nmin (+ 1 min_5457)) (or (and (= min_5457 nmin1_5455) (&lt; nmin1_5455 nmin2_5456)) (and (= min_5457 nmin2_5456) (&gt;= nmin1_5455 nmin2_5456)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5455) (&lt;= nmin1_5455 flted_25_5454)) (and (&lt;= 0 nmin2_5456) (&lt;= nmin2_5456 flted_25_5453)))))))))) (exists ((flted_26_5448 Int)) (exists ((flted_26_5449 Int)) (exists ((nmin1_5450 Int)) (exists ((nmin2_5451 Int)) (and (and (and (= (+ flted_26_5449 1) n) (= (+ flted_26_5448 1) n)) (exists ((min_5452 Int)) (and (= nmin (+ 1 min_5452)) (or (and (= min_5452 nmin1_5450) (&lt; nmin1_5450 nmin2_5451)) (and (= min_5452 nmin2_5451) (&gt;= nmin1_5450 nmin2_5451)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5450) (&lt;= nmin1_5450 flted_26_5449)) (and (&lt;= 0 nmin2_5451) (&lt;= nmin2_5451 flted_26_5448)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= nmin 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; (t = <b>null</b> &or; 0 = 0 &or; 0 = 0))  &#8866;  t = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (&lt; t 1) (or (= 0 0) (= 0 0))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; t 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>t = <b>null</b>  &#8866;  t = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; t 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin &and; nmin &le; n)  &#8866;  0 = nmin
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin))<br/>
(assert (&lt;= nmin n))<br/>
;Negation of Consequence<br/>
(assert (not (= 0 nmin)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_5469  &exist; flted_25_5470  &exist; nmin1_5471  &exist; nmin2_5472 (flted_25_5470 + 1 = n &and; flted_25_5469 + 2 = n &and;  &exist; min_5473 (nmin = 1 + min_5473 &and; min_5473 = <b>min</b>(nmin1_5471,nmin2_5472)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5471 &and; nmin1_5471 &le; flted_25_5470 &and; 0 &le; nmin2_5472 &and; nmin2_5472 &le; flted_25_5469) &or;  &exist; flted_26_5464  &exist; flted_26_5465  &exist; nmin1_5466  &exist; nmin2_5467 (flted_26_5465 + 1 = n &and; flted_26_5464 + 1 = n &and;  &exist; min_5468 (nmin = 1 + min_5468 &and; min_5468 = <b>min</b>(nmin1_5466,nmin2_5467)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5466 &and; nmin1_5466 &le; flted_26_5465 &and; 0 &le; nmin2_5467 &and; nmin2_5467 &le; flted_26_5464)))  &#8866;  0 = nmin
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_5469 Int)) (exists ((flted_25_5470 Int)) (exists ((nmin1_5471 Int)) (exists ((nmin2_5472 Int)) (and (and (and (= (+ flted_25_5470 1) n) (= (+ flted_25_5469 2) n)) (exists ((min_5473 Int)) (and (= nmin (+ 1 min_5473)) (or (and (= min_5473 nmin1_5471) (&lt; nmin1_5471 nmin2_5472)) (and (= min_5473 nmin2_5472) (&gt;= nmin1_5471 nmin2_5472)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5471) (&lt;= nmin1_5471 flted_25_5470)) (and (&lt;= 0 nmin2_5472) (&lt;= nmin2_5472 flted_25_5469)))))))))) (exists ((flted_26_5464 Int)) (exists ((flted_26_5465 Int)) (exists ((nmin1_5466 Int)) (exists ((nmin2_5467 Int)) (and (and (and (= (+ flted_26_5465 1) n) (= (+ flted_26_5464 1) n)) (exists ((min_5468 Int)) (and (= nmin (+ 1 min_5468)) (or (and (= min_5468 nmin1_5466) (&lt; nmin1_5466 nmin2_5467)) (and (= min_5468 nmin2_5467) (&gt;= nmin1_5466 nmin2_5467)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5466) (&lt;= nmin1_5466 flted_26_5465)) (and (&lt;= 0 nmin2_5467) (&lt;= nmin2_5467 flted_26_5464)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= 0 nmin)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin &and; nmin &le; n)  &#8866;  nmin = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin))<br/>
(assert (&lt;= nmin n))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_5479  &exist; flted_25_5480  &exist; nmin1_5481  &exist; nmin2_5482 (flted_25_5480 + 1 = n &and; flted_25_5479 + 2 = n &and;  &exist; min_5483 (nmin = 1 + min_5483 &and; min_5483 = <b>min</b>(nmin1_5481,nmin2_5482)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5481 &and; nmin1_5481 &le; flted_25_5480 &and; 0 &le; nmin2_5482 &and; nmin2_5482 &le; flted_25_5479) &or;  &exist; flted_26_5474  &exist; flted_26_5475  &exist; nmin1_5476  &exist; nmin2_5477 (flted_26_5475 + 1 = n &and; flted_26_5474 + 1 = n &and;  &exist; min_5478 (nmin = 1 + min_5478 &and; min_5478 = <b>min</b>(nmin1_5476,nmin2_5477)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5476 &and; nmin1_5476 &le; flted_26_5475 &and; 0 &le; nmin2_5477 &and; nmin2_5477 &le; flted_26_5474)))  &#8866;  nmin = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_5479 Int)) (exists ((flted_25_5480 Int)) (exists ((nmin1_5481 Int)) (exists ((nmin2_5482 Int)) (and (and (and (= (+ flted_25_5480 1) n) (= (+ flted_25_5479 2) n)) (exists ((min_5483 Int)) (and (= nmin (+ 1 min_5483)) (or (and (= min_5483 nmin1_5481) (&lt; nmin1_5481 nmin2_5482)) (and (= min_5483 nmin2_5482) (&gt;= nmin1_5481 nmin2_5482)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5481) (&lt;= nmin1_5481 flted_25_5480)) (and (&lt;= 0 nmin2_5482) (&lt;= nmin2_5482 flted_25_5479)))))))))) (exists ((flted_26_5474 Int)) (exists ((flted_26_5475 Int)) (exists ((nmin1_5476 Int)) (exists ((nmin2_5477 Int)) (and (and (and (= (+ flted_26_5475 1) n) (= (+ flted_26_5474 1) n)) (exists ((min_5478 Int)) (and (= nmin (+ 1 min_5478)) (or (and (= min_5478 nmin1_5476) (&lt; nmin1_5476 nmin2_5477)) (and (= min_5478 nmin2_5477) (&gt;= nmin1_5476 nmin2_5477)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5476) (&lt;= nmin1_5476 flted_26_5475)) (and (&lt;= 0 nmin2_5477) (&lt;= nmin2_5477 flted_26_5474)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin &and; nmin &le; n)  &#8866;  n = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin))<br/>
(assert (&lt;= nmin n))<br/>
;Negation of Consequence<br/>
(assert (not (= n 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_5489  &exist; flted_25_5490  &exist; nmin1_5491  &exist; nmin2_5492 (flted_25_5490 + 1 = n &and; flted_25_5489 + 2 = n &and;  &exist; min_5493 (nmin = 1 + min_5493 &and; min_5493 = <b>min</b>(nmin1_5491,nmin2_5492)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5491 &and; nmin1_5491 &le; flted_25_5490 &and; 0 &le; nmin2_5492 &and; nmin2_5492 &le; flted_25_5489) &or;  &exist; flted_26_5484  &exist; flted_26_5485  &exist; nmin1_5486  &exist; nmin2_5487 (flted_26_5485 + 1 = n &and; flted_26_5484 + 1 = n &and;  &exist; min_5488 (nmin = 1 + min_5488 &and; min_5488 = <b>min</b>(nmin1_5486,nmin2_5487)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_5486 &and; nmin1_5486 &le; flted_26_5485 &and; 0 &le; nmin2_5487 &and; nmin2_5487 &le; flted_26_5484)))  &#8866;  n = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_5489 Int)) (exists ((flted_25_5490 Int)) (exists ((nmin1_5491 Int)) (exists ((nmin2_5492 Int)) (and (and (and (= (+ flted_25_5490 1) n) (= (+ flted_25_5489 2) n)) (exists ((min_5493 Int)) (and (= nmin (+ 1 min_5493)) (or (and (= min_5493 nmin1_5491) (&lt; nmin1_5491 nmin2_5492)) (and (= min_5493 nmin2_5492) (&gt;= nmin1_5491 nmin2_5492)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5491) (&lt;= nmin1_5491 flted_25_5490)) (and (&lt;= 0 nmin2_5492) (&lt;= nmin2_5492 flted_25_5489)))))))))) (exists ((flted_26_5484 Int)) (exists ((flted_26_5485 Int)) (exists ((nmin1_5486 Int)) (exists ((nmin2_5487 Int)) (and (and (and (= (+ flted_26_5485 1) n) (= (+ flted_26_5484 1) n)) (exists ((min_5488 Int)) (and (= nmin (+ 1 min_5488)) (or (and (= min_5488 nmin1_5486) (&lt; nmin1_5486 nmin2_5487)) (and (= min_5488 nmin2_5487) (&gt;= nmin1_5486 nmin2_5487)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_5486) (&lt;= nmin1_5486 flted_26_5485)) (and (&lt;= 0 nmin2_5487) (&lt;= nmin2_5487 flted_26_5484)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= n 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
</ul></li>
</ul></li>
<li class="Collapsed proc">
Procedure height<ul><li class="Collapsed procdef">Internal representation
<ul>int height$node2(  node2 t)<br/>
static  EBase exists (Expl)[](Impl)[n; <br/>
       nmin](ex)[]NN t::complete&lt;n,nmin&gt;@M[Orig][LHSCase] &amp; true &amp;<br/>
       {FLOW,(46,46)=__norm}<br/>
         EAssume 5::<br/>
           EXISTS(n_75,<br/>
           nmin_76: NN t::complete&lt;n_75,nmin_76&gt;@M[Orig][LHSCase] &amp; res=n &amp; <br/>
           n_75=n &amp; nmin_76=nmin &amp; {FLOW,(46,46)=__norm})<br/>
dynamic  []<br/>
boolean v_bool_61_880;<br/>
v_bool_61_880 = {<br/>
154::is_not_null___$node2(t)<br/>
};<br/>
145::if (v_bool_61_880) LABEL! 145,0: int v_int_62_878;<br/>
v_int_62_878 = {<br/>
int v_int_62_877;<br/>
v_int_62_877 = {<br/>
int v_int_62_875;<br/>
v_int_62_875 = {<br/>
node2 v_node2_62_869;<br/>
v_node2_62_869 = 151::bind t to (val_62_866,left_62_867,right_62_868) in <br/>
{left_62_867<br/>
};<br/>
150::height$node2(v_node2_62_869) rec<br/>
};<br/>
int v_int_62_874;<br/>
v_int_62_874 = {<br/>
node2 v_node2_62_873;<br/>
v_node2_62_873 = 153::bind t to (val_62_870,left_62_871,right_62_872) in <br/>
{right_62_872<br/>
};<br/>
152::height$node2(v_node2_62_873) rec<br/>
};<br/>
149::maxim$int~int(v_int_62_875,v_int_62_874)<br/>
};<br/>
int v_int_62_876;<br/>
v_int_62_876 = 1;<br/>
148::add___$int~int(v_int_62_877,v_int_62_876)<br/>
};<br/>
147::return v_int_62_878<br/>
else LABEL! 145,1: int v_int_63_879;<br/>
v_int_63_879 = 0;<br/>
146::return v_int_63_879<br/>
<br/>
<br/>
{(57,0),(0,-1)}<br/>
</ul></li><li class="Collapsed pre">
Precondition of procedure call 154::is_not_null___$node2(t) at <a href="#L61">line 61</a> holds<ul></ul></li>
<li class="Collapsed pre">
Precondition of procedure call 150::height$node2(v_node2_62_869) rec at <a href="#L62">line 62</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5555  &exist; flted_25_5556  &exist; nmin1_5557  &exist; nmin2_5558 (flted_25_5556 + 1 = flted_25_5531 &and; flted_25_5555 + 2 = flted_25_5531 &and;  &exist; min_5559 (nmin2_5536 = 1 + min_5559 &and; min_5559 = <b>min</b>(nmin1_5557,nmin2_5558)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5557 &and; nmin1_5557 &le; flted_25_5556 &and; 0 &le; nmin2_5558 &and; nmin2_5558 &le; flted_25_5555) &or;  &exist; flted_26_5550  &exist; flted_26_5551  &exist; nmin1_5552  &exist; nmin2_5553 (flted_26_5551 + 1 = flted_25_5531 &and; flted_26_5550 + 1 = flted_25_5531 &and;  &exist; min_5554 (nmin2_5536 = 1 + min_5554 &and; min_5554 = <b>min</b>(nmin1_5552,nmin2_5553)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5552 &and; nmin1_5552 &le; flted_26_5551 &and; 0 &le; nmin2_5553 &and; nmin2_5553 &le; flted_26_5550)) &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and;  &exist; min_5570 (nmin = 1 + min_5570 &and; min_5570 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5565  &exist; flted_25_5566  &exist; nmin1_5567  &exist; nmin2_5568 (flted_25_5566 + 1 = flted_25_5532 &and; flted_25_5565 + 2 = flted_25_5532 &and;  &exist; min_5569 (nmin1_5534 = 1 + min_5569 &and; min_5569 = <b>min</b>(nmin1_5567,nmin2_5568)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5567 &and; nmin1_5567 &le; flted_25_5566 &and; 0 &le; nmin2_5568 &and; nmin2_5568 &le; flted_25_5565) &or;  &exist; flted_26_5560  &exist; flted_26_5561  &exist; nmin1_5562  &exist; nmin2_5563 (flted_26_5561 + 1 = flted_25_5532 &and; flted_26_5560 + 1 = flted_25_5532 &and;  &exist; min_5564 (nmin1_5534 = 1 + min_5564 &and; min_5564 = <b>min</b>(nmin1_5562,nmin2_5563)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5562 &and; nmin1_5562 &le; flted_26_5561 &and; 0 &le; nmin2_5563 &and; nmin2_5563 &le; flted_26_5560)))  &#8866;  (l_5533 = <b>null</b> &or; flted_25_5532 = 0 &or; nmin1_5534 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5555 Int)) (exists ((flted_25_5556 Int)) (exists ((nmin1_5557 Int)) (exists ((nmin2_5558 Int)) (and (and (and (= (+ flted_25_5556 1) flted_25_5531) (= (+ flted_25_5555 2) flted_25_5531)) (exists ((min_5559 Int)) (and (= nmin2_5536 (+ 1 min_5559)) (or (and (= min_5559 nmin1_5557) (&lt; nmin1_5557 nmin2_5558)) (and (= min_5559 nmin2_5558) (&gt;= nmin1_5557 nmin2_5558)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5557) (&lt;= nmin1_5557 flted_25_5556)) (and (&lt;= 0 nmin2_5558) (&lt;= nmin2_5558 flted_25_5555)))))))))) (exists ((flted_26_5550 Int)) (exists ((flted_26_5551 Int)) (exists ((nmin1_5552 Int)) (exists ((nmin2_5553 Int)) (and (and (and (= (+ flted_26_5551 1) flted_25_5531) (= (+ flted_26_5550 1) flted_25_5531)) (exists ((min_5554 Int)) (and (= nmin2_5536 (+ 1 min_5554)) (or (and (= min_5554 nmin1_5552) (&lt; nmin1_5552 nmin2_5553)) (and (= min_5554 nmin2_5553) (&gt;= nmin1_5552 nmin2_5553)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5552) (&lt;= nmin1_5552 flted_26_5551)) (and (&lt;= 0 nmin2_5553) (&lt;= nmin2_5553 flted_26_5550)))))))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (exists ((min_5570 Int)) (and (= nmin (+ 1 min_5570)) (or (and (= min_5570 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5570 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5565 Int)) (exists ((flted_25_5566 Int)) (exists ((nmin1_5567 Int)) (exists ((nmin2_5568 Int)) (and (and (and (= (+ flted_25_5566 1) flted_25_5532) (= (+ flted_25_5565 2) flted_25_5532)) (exists ((min_5569 Int)) (and (= nmin1_5534 (+ 1 min_5569)) (or (and (= min_5569 nmin1_5567) (&lt; nmin1_5567 nmin2_5568)) (and (= min_5569 nmin2_5568) (&gt;= nmin1_5567 nmin2_5568)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5567) (&lt;= nmin1_5567 flted_25_5566)) (and (&lt;= 0 nmin2_5568) (&lt;= nmin2_5568 flted_25_5565)))))))))) (exists ((flted_26_5560 Int)) (exists ((flted_26_5561 Int)) (exists ((nmin1_5562 Int)) (exists ((nmin2_5563 Int)) (and (and (and (= (+ flted_26_5561 1) flted_25_5532) (= (+ flted_26_5560 1) flted_25_5532)) (exists ((min_5564 Int)) (and (= nmin1_5534 (+ 1 min_5564)) (or (and (= min_5564 nmin1_5562) (&lt; nmin1_5562 nmin2_5563)) (and (= min_5564 nmin2_5563) (&gt;= nmin1_5562 nmin2_5563)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5562) (&lt;= nmin1_5562 flted_26_5561)) (and (&lt;= 0 nmin2_5563) (&lt;= nmin2_5563 flted_26_5560)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5533 1) (or (= flted_25_5532 0) (= nmin1_5534 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_5533 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5533 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5580  &exist; flted_25_5581  &exist; nmin1_5582  &exist; nmin2_5583 (flted_25_5581 + 1 = flted_25_5531 &and; flted_25_5580 + 2 = flted_25_5531 &and;  &exist; min_5584 (nmin2_5536 = 1 + min_5584 &and; min_5584 = <b>min</b>(nmin1_5582,nmin2_5583)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5582 &and; nmin1_5582 &le; flted_25_5581 &and; 0 &le; nmin2_5583 &and; nmin2_5583 &le; flted_25_5580) &or;  &exist; flted_26_5575  &exist; flted_26_5576  &exist; nmin1_5577  &exist; nmin2_5578 (flted_26_5576 + 1 = flted_25_5531 &and; flted_26_5575 + 1 = flted_25_5531 &and;  &exist; min_5579 (nmin2_5536 = 1 + min_5579 &and; min_5579 = <b>min</b>(nmin1_5577,nmin2_5578)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5577 &and; nmin1_5577 &le; flted_26_5576 &and; 0 &le; nmin2_5578 &and; nmin2_5578 &le; flted_26_5575)) &and;  &exist; min_5595 (nmin = 1 + min_5595 &and; min_5595 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5590  &exist; flted_25_5591  &exist; nmin1_5592  &exist; nmin2_5593 (flted_25_5591 + 1 = flted_25_5532 &and; flted_25_5590 + 2 = flted_25_5532 &and;  &exist; min_5594 (nmin1_5534 = 1 + min_5594 &and; min_5594 = <b>min</b>(nmin1_5592,nmin2_5593)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5592 &and; nmin1_5592 &le; flted_25_5591 &and; 0 &le; nmin2_5593 &and; nmin2_5593 &le; flted_25_5590) &or;  &exist; flted_26_5585  &exist; flted_26_5586  &exist; nmin1_5587  &exist; nmin2_5588 (flted_26_5586 + 1 = flted_25_5532 &and; flted_26_5585 + 1 = flted_25_5532 &and;  &exist; min_5589 (nmin1_5534 = 1 + min_5589 &and; min_5589 = <b>min</b>(nmin1_5587,nmin2_5588)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5587 &and; nmin1_5587 &le; flted_26_5586 &and; 0 &le; nmin2_5588 &and; nmin2_5588 &le; flted_26_5585)))  &#8866;  l_5533 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5580 Int)) (exists ((flted_25_5581 Int)) (exists ((nmin1_5582 Int)) (exists ((nmin2_5583 Int)) (and (and (and (= (+ flted_25_5581 1) flted_25_5531) (= (+ flted_25_5580 2) flted_25_5531)) (exists ((min_5584 Int)) (and (= nmin2_5536 (+ 1 min_5584)) (or (and (= min_5584 nmin1_5582) (&lt; nmin1_5582 nmin2_5583)) (and (= min_5584 nmin2_5583) (&gt;= nmin1_5582 nmin2_5583)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5582) (&lt;= nmin1_5582 flted_25_5581)) (and (&lt;= 0 nmin2_5583) (&lt;= nmin2_5583 flted_25_5580)))))))))) (exists ((flted_26_5575 Int)) (exists ((flted_26_5576 Int)) (exists ((nmin1_5577 Int)) (exists ((nmin2_5578 Int)) (and (and (and (= (+ flted_26_5576 1) flted_25_5531) (= (+ flted_26_5575 1) flted_25_5531)) (exists ((min_5579 Int)) (and (= nmin2_5536 (+ 1 min_5579)) (or (and (= min_5579 nmin1_5577) (&lt; nmin1_5577 nmin2_5578)) (and (= min_5579 nmin2_5578) (&gt;= nmin1_5577 nmin2_5578)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5577) (&lt;= nmin1_5577 flted_26_5576)) (and (&lt;= 0 nmin2_5578) (&lt;= nmin2_5578 flted_26_5575)))))))))))<br/>
(assert (exists ((min_5595 Int)) (and (= nmin (+ 1 min_5595)) (or (and (= min_5595 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5595 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5590 Int)) (exists ((flted_25_5591 Int)) (exists ((nmin1_5592 Int)) (exists ((nmin2_5593 Int)) (and (and (and (= (+ flted_25_5591 1) flted_25_5532) (= (+ flted_25_5590 2) flted_25_5532)) (exists ((min_5594 Int)) (and (= nmin1_5534 (+ 1 min_5594)) (or (and (= min_5594 nmin1_5592) (&lt; nmin1_5592 nmin2_5593)) (and (= min_5594 nmin2_5593) (&gt;= nmin1_5592 nmin2_5593)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5592) (&lt;= nmin1_5592 flted_25_5591)) (and (&lt;= 0 nmin2_5593) (&lt;= nmin2_5593 flted_25_5590)))))))))) (exists ((flted_26_5585 Int)) (exists ((flted_26_5586 Int)) (exists ((nmin1_5587 Int)) (exists ((nmin2_5588 Int)) (and (and (and (= (+ flted_26_5586 1) flted_25_5532) (= (+ flted_26_5585 1) flted_25_5532)) (exists ((min_5589 Int)) (and (= nmin1_5534 (+ 1 min_5589)) (or (and (= min_5589 nmin1_5587) (&lt; nmin1_5587 nmin2_5588)) (and (= min_5589 nmin2_5588) (&gt;= nmin1_5587 nmin2_5588)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5587) (&lt;= nmin1_5587 flted_26_5586)) (and (&lt;= 0 nmin2_5588) (&lt;= nmin2_5588 flted_26_5585)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5533 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_5603  &exist; flted_25_5604  &exist; nmin1_5605  &exist; nmin2_5606 (flted_25_5604 + 1 = flted_26_5538 &and; flted_25_5603 + 2 = flted_26_5538 &and;  &exist; min_5607 (nmin2_5543 = 1 + min_5607 &and; min_5607 = <b>min</b>(nmin1_5605,nmin2_5606)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5605 &and; nmin1_5605 &le; flted_25_5604 &and; 0 &le; nmin2_5606 &and; nmin2_5606 &le; flted_25_5603) &or;  &exist; flted_26_5598  &exist; flted_26_5599  &exist; nmin1_5600  &exist; nmin2_5601 (flted_26_5599 + 1 = flted_26_5538 &and; flted_26_5598 + 1 = flted_26_5538 &and;  &exist; min_5602 (nmin2_5543 = 1 + min_5602 &and; min_5602 = <b>min</b>(nmin1_5600,nmin2_5601)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5600 &and; nmin1_5600 &le; flted_26_5599 &and; 0 &le; nmin2_5601 &and; nmin2_5601 &le; flted_26_5598)) &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and;  &exist; min_5618 (nmin = 1 + min_5618 &and; min_5618 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_5613  &exist; flted_25_5614  &exist; nmin1_5615  &exist; nmin2_5616 (flted_25_5614 + 1 = flted_26_5539 &and; flted_25_5613 + 2 = flted_26_5539 &and;  &exist; min_5617 (nmin1_5541 = 1 + min_5617 &and; min_5617 = <b>min</b>(nmin1_5615,nmin2_5616)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5615 &and; nmin1_5615 &le; flted_25_5614 &and; 0 &le; nmin2_5616 &and; nmin2_5616 &le; flted_25_5613) &or;  &exist; flted_26_5608  &exist; flted_26_5609  &exist; nmin1_5610  &exist; nmin2_5611 (flted_26_5609 + 1 = flted_26_5539 &and; flted_26_5608 + 1 = flted_26_5539 &and;  &exist; min_5612 (nmin1_5541 = 1 + min_5612 &and; min_5612 = <b>min</b>(nmin1_5610,nmin2_5611)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5610 &and; nmin1_5610 &le; flted_26_5609 &and; 0 &le; nmin2_5611 &and; nmin2_5611 &le; flted_26_5608)))  &#8866;  (l_5540 = <b>null</b> &or; flted_26_5539 = 0 &or; nmin1_5541 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_5603 Int)) (exists ((flted_25_5604 Int)) (exists ((nmin1_5605 Int)) (exists ((nmin2_5606 Int)) (and (and (and (= (+ flted_25_5604 1) flted_26_5538) (= (+ flted_25_5603 2) flted_26_5538)) (exists ((min_5607 Int)) (and (= nmin2_5543 (+ 1 min_5607)) (or (and (= min_5607 nmin1_5605) (&lt; nmin1_5605 nmin2_5606)) (and (= min_5607 nmin2_5606) (&gt;= nmin1_5605 nmin2_5606)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5605) (&lt;= nmin1_5605 flted_25_5604)) (and (&lt;= 0 nmin2_5606) (&lt;= nmin2_5606 flted_25_5603)))))))))) (exists ((flted_26_5598 Int)) (exists ((flted_26_5599 Int)) (exists ((nmin1_5600 Int)) (exists ((nmin2_5601 Int)) (and (and (and (= (+ flted_26_5599 1) flted_26_5538) (= (+ flted_26_5598 1) flted_26_5538)) (exists ((min_5602 Int)) (and (= nmin2_5543 (+ 1 min_5602)) (or (and (= min_5602 nmin1_5600) (&lt; nmin1_5600 nmin2_5601)) (and (= min_5602 nmin2_5601) (&gt;= nmin1_5600 nmin2_5601)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5600) (&lt;= nmin1_5600 flted_26_5599)) (and (&lt;= 0 nmin2_5601) (&lt;= nmin2_5601 flted_26_5598)))))))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (exists ((min_5618 Int)) (and (= nmin (+ 1 min_5618)) (or (and (= min_5618 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_5618 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_5613 Int)) (exists ((flted_25_5614 Int)) (exists ((nmin1_5615 Int)) (exists ((nmin2_5616 Int)) (and (and (and (= (+ flted_25_5614 1) flted_26_5539) (= (+ flted_25_5613 2) flted_26_5539)) (exists ((min_5617 Int)) (and (= nmin1_5541 (+ 1 min_5617)) (or (and (= min_5617 nmin1_5615) (&lt; nmin1_5615 nmin2_5616)) (and (= min_5617 nmin2_5616) (&gt;= nmin1_5615 nmin2_5616)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5615) (&lt;= nmin1_5615 flted_25_5614)) (and (&lt;= 0 nmin2_5616) (&lt;= nmin2_5616 flted_25_5613)))))))))) (exists ((flted_26_5608 Int)) (exists ((flted_26_5609 Int)) (exists ((nmin1_5610 Int)) (exists ((nmin2_5611 Int)) (and (and (and (= (+ flted_26_5609 1) flted_26_5539) (= (+ flted_26_5608 1) flted_26_5539)) (exists ((min_5612 Int)) (and (= nmin1_5541 (+ 1 min_5612)) (or (and (= min_5612 nmin1_5610) (&lt; nmin1_5610 nmin2_5611)) (and (= min_5612 nmin2_5611) (&gt;= nmin1_5610 nmin2_5611)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5610) (&lt;= nmin1_5610 flted_26_5609)) (and (&lt;= 0 nmin2_5611) (&lt;= nmin2_5611 flted_26_5608)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5540 1) (or (= flted_26_5539 0) (= nmin1_5541 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  l_5540 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5540 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_5628  &exist; flted_25_5629  &exist; nmin1_5630  &exist; nmin2_5631 (flted_25_5629 + 1 = flted_26_5538 &and; flted_25_5628 + 2 = flted_26_5538 &and;  &exist; min_5632 (nmin2_5543 = 1 + min_5632 &and; min_5632 = <b>min</b>(nmin1_5630,nmin2_5631)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5630 &and; nmin1_5630 &le; flted_25_5629 &and; 0 &le; nmin2_5631 &and; nmin2_5631 &le; flted_25_5628) &or;  &exist; flted_26_5623  &exist; flted_26_5624  &exist; nmin1_5625  &exist; nmin2_5626 (flted_26_5624 + 1 = flted_26_5538 &and; flted_26_5623 + 1 = flted_26_5538 &and;  &exist; min_5627 (nmin2_5543 = 1 + min_5627 &and; min_5627 = <b>min</b>(nmin1_5625,nmin2_5626)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5625 &and; nmin1_5625 &le; flted_26_5624 &and; 0 &le; nmin2_5626 &and; nmin2_5626 &le; flted_26_5623)) &and;  &exist; min_5643 (nmin = 1 + min_5643 &and; min_5643 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_5638  &exist; flted_25_5639  &exist; nmin1_5640  &exist; nmin2_5641 (flted_25_5639 + 1 = flted_26_5539 &and; flted_25_5638 + 2 = flted_26_5539 &and;  &exist; min_5642 (nmin1_5541 = 1 + min_5642 &and; min_5642 = <b>min</b>(nmin1_5640,nmin2_5641)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5640 &and; nmin1_5640 &le; flted_25_5639 &and; 0 &le; nmin2_5641 &and; nmin2_5641 &le; flted_25_5638) &or;  &exist; flted_26_5633  &exist; flted_26_5634  &exist; nmin1_5635  &exist; nmin2_5636 (flted_26_5634 + 1 = flted_26_5539 &and; flted_26_5633 + 1 = flted_26_5539 &and;  &exist; min_5637 (nmin1_5541 = 1 + min_5637 &and; min_5637 = <b>min</b>(nmin1_5635,nmin2_5636)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5635 &and; nmin1_5635 &le; flted_26_5634 &and; 0 &le; nmin2_5636 &and; nmin2_5636 &le; flted_26_5633)))  &#8866;  l_5540 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_5628 Int)) (exists ((flted_25_5629 Int)) (exists ((nmin1_5630 Int)) (exists ((nmin2_5631 Int)) (and (and (and (= (+ flted_25_5629 1) flted_26_5538) (= (+ flted_25_5628 2) flted_26_5538)) (exists ((min_5632 Int)) (and (= nmin2_5543 (+ 1 min_5632)) (or (and (= min_5632 nmin1_5630) (&lt; nmin1_5630 nmin2_5631)) (and (= min_5632 nmin2_5631) (&gt;= nmin1_5630 nmin2_5631)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5630) (&lt;= nmin1_5630 flted_25_5629)) (and (&lt;= 0 nmin2_5631) (&lt;= nmin2_5631 flted_25_5628)))))))))) (exists ((flted_26_5623 Int)) (exists ((flted_26_5624 Int)) (exists ((nmin1_5625 Int)) (exists ((nmin2_5626 Int)) (and (and (and (= (+ flted_26_5624 1) flted_26_5538) (= (+ flted_26_5623 1) flted_26_5538)) (exists ((min_5627 Int)) (and (= nmin2_5543 (+ 1 min_5627)) (or (and (= min_5627 nmin1_5625) (&lt; nmin1_5625 nmin2_5626)) (and (= min_5627 nmin2_5626) (&gt;= nmin1_5625 nmin2_5626)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5625) (&lt;= nmin1_5625 flted_26_5624)) (and (&lt;= 0 nmin2_5626) (&lt;= nmin2_5626 flted_26_5623)))))))))))<br/>
(assert (exists ((min_5643 Int)) (and (= nmin (+ 1 min_5643)) (or (and (= min_5643 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_5643 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_5638 Int)) (exists ((flted_25_5639 Int)) (exists ((nmin1_5640 Int)) (exists ((nmin2_5641 Int)) (and (and (and (= (+ flted_25_5639 1) flted_26_5539) (= (+ flted_25_5638 2) flted_26_5539)) (exists ((min_5642 Int)) (and (= nmin1_5541 (+ 1 min_5642)) (or (and (= min_5642 nmin1_5640) (&lt; nmin1_5640 nmin2_5641)) (and (= min_5642 nmin2_5641) (&gt;= nmin1_5640 nmin2_5641)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5640) (&lt;= nmin1_5640 flted_25_5639)) (and (&lt;= 0 nmin2_5641) (&lt;= nmin2_5641 flted_25_5638)))))))))) (exists ((flted_26_5633 Int)) (exists ((flted_26_5634 Int)) (exists ((nmin1_5635 Int)) (exists ((nmin2_5636 Int)) (and (and (and (= (+ flted_26_5634 1) flted_26_5539) (= (+ flted_26_5633 1) flted_26_5539)) (exists ((min_5637 Int)) (and (= nmin1_5541 (+ 1 min_5637)) (or (and (= min_5637 nmin1_5635) (&lt; nmin1_5635 nmin2_5636)) (and (= min_5637 nmin2_5636) (&gt;= nmin1_5635 nmin2_5636)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5635) (&lt;= nmin1_5635 flted_26_5634)) (and (&lt;= 0 nmin2_5636) (&lt;= nmin2_5636 flted_26_5633)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5540 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 152::height$node2(v_node2_62_873) rec at <a href="#L62">line 62</a> holds<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5660  &exist; flted_25_5661  &exist; nmin1_5662  &exist; nmin2_5663 (flted_25_5661 + 1 = flted_25_5532 &and; flted_25_5660 + 2 = flted_25_5532 &and;  &exist; min_5664 (nmin1_5534 = 1 + min_5664 &and; min_5664 = <b>min</b>(nmin1_5662,nmin2_5663)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5662 &and; nmin1_5662 &le; flted_25_5661 &and; 0 &le; nmin2_5663 &and; nmin2_5663 &le; flted_25_5660) &or;  &exist; flted_26_5655  &exist; flted_26_5656  &exist; nmin1_5657  &exist; nmin2_5658 (flted_26_5656 + 1 = flted_25_5532 &and; flted_26_5655 + 1 = flted_25_5532 &and;  &exist; min_5659 (nmin1_5534 = 1 + min_5659 &and; min_5659 = <b>min</b>(nmin1_5657,nmin2_5658)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5657 &and; nmin1_5657 &le; flted_26_5656 &and; 0 &le; nmin2_5658 &and; nmin2_5658 &le; flted_26_5655)) &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5675 (nmin = 1 + min_5675 &and; min_5675 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5670  &exist; flted_25_5671  &exist; nmin1_5672  &exist; nmin2_5673 (flted_25_5671 + 1 = flted_25_5531 &and; flted_25_5670 + 2 = flted_25_5531 &and;  &exist; min_5674 (nmin2_5536 = 1 + min_5674 &and; min_5674 = <b>min</b>(nmin1_5672,nmin2_5673)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5672 &and; nmin1_5672 &le; flted_25_5671 &and; 0 &le; nmin2_5673 &and; nmin2_5673 &le; flted_25_5670) &or;  &exist; flted_26_5665  &exist; flted_26_5666  &exist; nmin1_5667  &exist; nmin2_5668 (flted_26_5666 + 1 = flted_25_5531 &and; flted_26_5665 + 1 = flted_25_5531 &and;  &exist; min_5669 (nmin2_5536 = 1 + min_5669 &and; min_5669 = <b>min</b>(nmin1_5667,nmin2_5668)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5667 &and; nmin1_5667 &le; flted_26_5666 &and; 0 &le; nmin2_5668 &and; nmin2_5668 &le; flted_26_5665)))  &#8866;  (r_5535 = <b>null</b> &or; flted_25_5531 = 0 &or; nmin2_5536 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5660 Int)) (exists ((flted_25_5661 Int)) (exists ((nmin1_5662 Int)) (exists ((nmin2_5663 Int)) (and (and (and (= (+ flted_25_5661 1) flted_25_5532) (= (+ flted_25_5660 2) flted_25_5532)) (exists ((min_5664 Int)) (and (= nmin1_5534 (+ 1 min_5664)) (or (and (= min_5664 nmin1_5662) (&lt; nmin1_5662 nmin2_5663)) (and (= min_5664 nmin2_5663) (&gt;= nmin1_5662 nmin2_5663)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5662) (&lt;= nmin1_5662 flted_25_5661)) (and (&lt;= 0 nmin2_5663) (&lt;= nmin2_5663 flted_25_5660)))))))))) (exists ((flted_26_5655 Int)) (exists ((flted_26_5656 Int)) (exists ((nmin1_5657 Int)) (exists ((nmin2_5658 Int)) (and (and (and (= (+ flted_26_5656 1) flted_25_5532) (= (+ flted_26_5655 1) flted_25_5532)) (exists ((min_5659 Int)) (and (= nmin1_5534 (+ 1 min_5659)) (or (and (= min_5659 nmin1_5657) (&lt; nmin1_5657 nmin2_5658)) (and (= min_5659 nmin2_5658) (&gt;= nmin1_5657 nmin2_5658)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5657) (&lt;= nmin1_5657 flted_26_5656)) (and (&lt;= 0 nmin2_5658) (&lt;= nmin2_5658 flted_26_5655)))))))))))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (exists ((min_5675 Int)) (and (= nmin (+ 1 min_5675)) (or (and (= min_5675 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5675 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5670 Int)) (exists ((flted_25_5671 Int)) (exists ((nmin1_5672 Int)) (exists ((nmin2_5673 Int)) (and (and (and (= (+ flted_25_5671 1) flted_25_5531) (= (+ flted_25_5670 2) flted_25_5531)) (exists ((min_5674 Int)) (and (= nmin2_5536 (+ 1 min_5674)) (or (and (= min_5674 nmin1_5672) (&lt; nmin1_5672 nmin2_5673)) (and (= min_5674 nmin2_5673) (&gt;= nmin1_5672 nmin2_5673)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5672) (&lt;= nmin1_5672 flted_25_5671)) (and (&lt;= 0 nmin2_5673) (&lt;= nmin2_5673 flted_25_5670)))))))))) (exists ((flted_26_5665 Int)) (exists ((flted_26_5666 Int)) (exists ((nmin1_5667 Int)) (exists ((nmin2_5668 Int)) (and (and (and (= (+ flted_26_5666 1) flted_25_5531) (= (+ flted_26_5665 1) flted_25_5531)) (exists ((min_5669 Int)) (and (= nmin2_5536 (+ 1 min_5669)) (or (and (= min_5669 nmin1_5667) (&lt; nmin1_5667 nmin2_5668)) (and (= min_5669 nmin2_5668) (&gt;= nmin1_5667 nmin2_5668)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5667) (&lt;= nmin1_5667 flted_26_5666)) (and (&lt;= 0 nmin2_5668) (&lt;= nmin2_5668 flted_26_5665)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5535 1) (or (= flted_25_5531 0) (= nmin2_5536 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_5535 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5535 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5685  &exist; flted_25_5686  &exist; nmin1_5687  &exist; nmin2_5688 (flted_25_5686 + 1 = flted_25_5532 &and; flted_25_5685 + 2 = flted_25_5532 &and;  &exist; min_5689 (nmin1_5534 = 1 + min_5689 &and; min_5689 = <b>min</b>(nmin1_5687,nmin2_5688)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5687 &and; nmin1_5687 &le; flted_25_5686 &and; 0 &le; nmin2_5688 &and; nmin2_5688 &le; flted_25_5685) &or;  &exist; flted_26_5680  &exist; flted_26_5681  &exist; nmin1_5682  &exist; nmin2_5683 (flted_26_5681 + 1 = flted_25_5532 &and; flted_26_5680 + 1 = flted_25_5532 &and;  &exist; min_5684 (nmin1_5534 = 1 + min_5684 &and; min_5684 = <b>min</b>(nmin1_5682,nmin2_5683)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5682 &and; nmin1_5682 &le; flted_26_5681 &and; 0 &le; nmin2_5683 &and; nmin2_5683 &le; flted_26_5680)) &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and;  &exist; min_5700 (nmin = 1 + min_5700 &and; min_5700 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5695  &exist; flted_25_5696  &exist; nmin1_5697  &exist; nmin2_5698 (flted_25_5696 + 1 = flted_25_5531 &and; flted_25_5695 + 2 = flted_25_5531 &and;  &exist; min_5699 (nmin2_5536 = 1 + min_5699 &and; min_5699 = <b>min</b>(nmin1_5697,nmin2_5698)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5697 &and; nmin1_5697 &le; flted_25_5696 &and; 0 &le; nmin2_5698 &and; nmin2_5698 &le; flted_25_5695) &or;  &exist; flted_26_5690  &exist; flted_26_5691  &exist; nmin1_5692  &exist; nmin2_5693 (flted_26_5691 + 1 = flted_25_5531 &and; flted_26_5690 + 1 = flted_25_5531 &and;  &exist; min_5694 (nmin2_5536 = 1 + min_5694 &and; min_5694 = <b>min</b>(nmin1_5692,nmin2_5693)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5692 &and; nmin1_5692 &le; flted_26_5691 &and; 0 &le; nmin2_5693 &and; nmin2_5693 &le; flted_26_5690)))  &#8866;  r_5535 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5685 Int)) (exists ((flted_25_5686 Int)) (exists ((nmin1_5687 Int)) (exists ((nmin2_5688 Int)) (and (and (and (= (+ flted_25_5686 1) flted_25_5532) (= (+ flted_25_5685 2) flted_25_5532)) (exists ((min_5689 Int)) (and (= nmin1_5534 (+ 1 min_5689)) (or (and (= min_5689 nmin1_5687) (&lt; nmin1_5687 nmin2_5688)) (and (= min_5689 nmin2_5688) (&gt;= nmin1_5687 nmin2_5688)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5687) (&lt;= nmin1_5687 flted_25_5686)) (and (&lt;= 0 nmin2_5688) (&lt;= nmin2_5688 flted_25_5685)))))))))) (exists ((flted_26_5680 Int)) (exists ((flted_26_5681 Int)) (exists ((nmin1_5682 Int)) (exists ((nmin2_5683 Int)) (and (and (and (= (+ flted_26_5681 1) flted_25_5532) (= (+ flted_26_5680 1) flted_25_5532)) (exists ((min_5684 Int)) (and (= nmin1_5534 (+ 1 min_5684)) (or (and (= min_5684 nmin1_5682) (&lt; nmin1_5682 nmin2_5683)) (and (= min_5684 nmin2_5683) (&gt;= nmin1_5682 nmin2_5683)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5682) (&lt;= nmin1_5682 flted_26_5681)) (and (&lt;= 0 nmin2_5683) (&lt;= nmin2_5683 flted_26_5680)))))))))))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (exists ((min_5700 Int)) (and (= nmin (+ 1 min_5700)) (or (and (= min_5700 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5700 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5695 Int)) (exists ((flted_25_5696 Int)) (exists ((nmin1_5697 Int)) (exists ((nmin2_5698 Int)) (and (and (and (= (+ flted_25_5696 1) flted_25_5531) (= (+ flted_25_5695 2) flted_25_5531)) (exists ((min_5699 Int)) (and (= nmin2_5536 (+ 1 min_5699)) (or (and (= min_5699 nmin1_5697) (&lt; nmin1_5697 nmin2_5698)) (and (= min_5699 nmin2_5698) (&gt;= nmin1_5697 nmin2_5698)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5697) (&lt;= nmin1_5697 flted_25_5696)) (and (&lt;= 0 nmin2_5698) (&lt;= nmin2_5698 flted_25_5695)))))))))) (exists ((flted_26_5690 Int)) (exists ((flted_26_5691 Int)) (exists ((nmin1_5692 Int)) (exists ((nmin2_5693 Int)) (and (and (and (= (+ flted_26_5691 1) flted_25_5531) (= (+ flted_26_5690 1) flted_25_5531)) (exists ((min_5694 Int)) (and (= nmin2_5536 (+ 1 min_5694)) (or (and (= min_5694 nmin1_5692) (&lt; nmin1_5692 nmin2_5693)) (and (= min_5694 nmin2_5693) (&gt;= nmin1_5692 nmin2_5693)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5692) (&lt;= nmin1_5692 flted_26_5691)) (and (&lt;= 0 nmin2_5693) (&lt;= nmin2_5693 flted_26_5690)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5535 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_5708  &exist; flted_25_5709  &exist; nmin1_5710  &exist; nmin2_5711 (flted_25_5709 + 1 = flted_26_5539 &and; flted_25_5708 + 2 = flted_26_5539 &and;  &exist; min_5712 (nmin1_5541 = 1 + min_5712 &and; min_5712 = <b>min</b>(nmin1_5710,nmin2_5711)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5710 &and; nmin1_5710 &le; flted_25_5709 &and; 0 &le; nmin2_5711 &and; nmin2_5711 &le; flted_25_5708) &or;  &exist; flted_26_5703  &exist; flted_26_5704  &exist; nmin1_5705  &exist; nmin2_5706 (flted_26_5704 + 1 = flted_26_5539 &and; flted_26_5703 + 1 = flted_26_5539 &and;  &exist; min_5707 (nmin1_5541 = 1 + min_5707 &and; min_5707 = <b>min</b>(nmin1_5705,nmin2_5706)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5705 &and; nmin1_5705 &le; flted_26_5704 &and; 0 &le; nmin2_5706 &and; nmin2_5706 &le; flted_26_5703)) &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_5723 (nmin = 1 + min_5723 &and; min_5723 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_5718  &exist; flted_25_5719  &exist; nmin1_5720  &exist; nmin2_5721 (flted_25_5719 + 1 = flted_26_5538 &and; flted_25_5718 + 2 = flted_26_5538 &and;  &exist; min_5722 (nmin2_5543 = 1 + min_5722 &and; min_5722 = <b>min</b>(nmin1_5720,nmin2_5721)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5720 &and; nmin1_5720 &le; flted_25_5719 &and; 0 &le; nmin2_5721 &and; nmin2_5721 &le; flted_25_5718) &or;  &exist; flted_26_5713  &exist; flted_26_5714  &exist; nmin1_5715  &exist; nmin2_5716 (flted_26_5714 + 1 = flted_26_5538 &and; flted_26_5713 + 1 = flted_26_5538 &and;  &exist; min_5717 (nmin2_5543 = 1 + min_5717 &and; min_5717 = <b>min</b>(nmin1_5715,nmin2_5716)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5715 &and; nmin1_5715 &le; flted_26_5714 &and; 0 &le; nmin2_5716 &and; nmin2_5716 &le; flted_26_5713)))  &#8866;  (r_5542 = <b>null</b> &or; flted_26_5538 = 0 &or; nmin2_5543 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_5708 Int)) (exists ((flted_25_5709 Int)) (exists ((nmin1_5710 Int)) (exists ((nmin2_5711 Int)) (and (and (and (= (+ flted_25_5709 1) flted_26_5539) (= (+ flted_25_5708 2) flted_26_5539)) (exists ((min_5712 Int)) (and (= nmin1_5541 (+ 1 min_5712)) (or (and (= min_5712 nmin1_5710) (&lt; nmin1_5710 nmin2_5711)) (and (= min_5712 nmin2_5711) (&gt;= nmin1_5710 nmin2_5711)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5710) (&lt;= nmin1_5710 flted_25_5709)) (and (&lt;= 0 nmin2_5711) (&lt;= nmin2_5711 flted_25_5708)))))))))) (exists ((flted_26_5703 Int)) (exists ((flted_26_5704 Int)) (exists ((nmin1_5705 Int)) (exists ((nmin2_5706 Int)) (and (and (and (= (+ flted_26_5704 1) flted_26_5539) (= (+ flted_26_5703 1) flted_26_5539)) (exists ((min_5707 Int)) (and (= nmin1_5541 (+ 1 min_5707)) (or (and (= min_5707 nmin1_5705) (&lt; nmin1_5705 nmin2_5706)) (and (= min_5707 nmin2_5706) (&gt;= nmin1_5705 nmin2_5706)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5705) (&lt;= nmin1_5705 flted_26_5704)) (and (&lt;= 0 nmin2_5706) (&lt;= nmin2_5706 flted_26_5703)))))))))))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (exists ((min_5723 Int)) (and (= nmin (+ 1 min_5723)) (or (and (= min_5723 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_5723 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_5718 Int)) (exists ((flted_25_5719 Int)) (exists ((nmin1_5720 Int)) (exists ((nmin2_5721 Int)) (and (and (and (= (+ flted_25_5719 1) flted_26_5538) (= (+ flted_25_5718 2) flted_26_5538)) (exists ((min_5722 Int)) (and (= nmin2_5543 (+ 1 min_5722)) (or (and (= min_5722 nmin1_5720) (&lt; nmin1_5720 nmin2_5721)) (and (= min_5722 nmin2_5721) (&gt;= nmin1_5720 nmin2_5721)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5720) (&lt;= nmin1_5720 flted_25_5719)) (and (&lt;= 0 nmin2_5721) (&lt;= nmin2_5721 flted_25_5718)))))))))) (exists ((flted_26_5713 Int)) (exists ((flted_26_5714 Int)) (exists ((nmin1_5715 Int)) (exists ((nmin2_5716 Int)) (and (and (and (= (+ flted_26_5714 1) flted_26_5538) (= (+ flted_26_5713 1) flted_26_5538)) (exists ((min_5717 Int)) (and (= nmin2_5543 (+ 1 min_5717)) (or (and (= min_5717 nmin1_5715) (&lt; nmin1_5715 nmin2_5716)) (and (= min_5717 nmin2_5716) (&gt;= nmin1_5715 nmin2_5716)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5715) (&lt;= nmin1_5715 flted_26_5714)) (and (&lt;= 0 nmin2_5716) (&lt;= nmin2_5716 flted_26_5713)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5542 1) (or (= flted_26_5538 0) (= nmin2_5543 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul><b>true</b>  &#8866;  r_5542 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert true)<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5542 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_5733  &exist; flted_25_5734  &exist; nmin1_5735  &exist; nmin2_5736 (flted_25_5734 + 1 = flted_26_5539 &and; flted_25_5733 + 2 = flted_26_5539 &and;  &exist; min_5737 (nmin1_5541 = 1 + min_5737 &and; min_5737 = <b>min</b>(nmin1_5735,nmin2_5736)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5735 &and; nmin1_5735 &le; flted_25_5734 &and; 0 &le; nmin2_5736 &and; nmin2_5736 &le; flted_25_5733) &or;  &exist; flted_26_5728  &exist; flted_26_5729  &exist; nmin1_5730  &exist; nmin2_5731 (flted_26_5729 + 1 = flted_26_5539 &and; flted_26_5728 + 1 = flted_26_5539 &and;  &exist; min_5732 (nmin1_5541 = 1 + min_5732 &and; min_5732 = <b>min</b>(nmin1_5730,nmin2_5731)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_5730 &and; nmin1_5730 &le; flted_26_5729 &and; 0 &le; nmin2_5731 &and; nmin2_5731 &le; flted_26_5728)) &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and;  &exist; min_5748 (nmin = 1 + min_5748 &and; min_5748 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_5743  &exist; flted_25_5744  &exist; nmin1_5745  &exist; nmin2_5746 (flted_25_5744 + 1 = flted_26_5538 &and; flted_25_5743 + 2 = flted_26_5538 &and;  &exist; min_5747 (nmin2_5543 = 1 + min_5747 &and; min_5747 = <b>min</b>(nmin1_5745,nmin2_5746)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5745 &and; nmin1_5745 &le; flted_25_5744 &and; 0 &le; nmin2_5746 &and; nmin2_5746 &le; flted_25_5743) &or;  &exist; flted_26_5738  &exist; flted_26_5739  &exist; nmin1_5740  &exist; nmin2_5741 (flted_26_5739 + 1 = flted_26_5538 &and; flted_26_5738 + 1 = flted_26_5538 &and;  &exist; min_5742 (nmin2_5543 = 1 + min_5742 &and; min_5742 = <b>min</b>(nmin1_5740,nmin2_5741)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_5740 &and; nmin1_5740 &le; flted_26_5739 &and; 0 &le; nmin2_5741 &and; nmin2_5741 &le; flted_26_5738)))  &#8866;  r_5542 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_5733 Int)) (exists ((flted_25_5734 Int)) (exists ((nmin1_5735 Int)) (exists ((nmin2_5736 Int)) (and (and (and (= (+ flted_25_5734 1) flted_26_5539) (= (+ flted_25_5733 2) flted_26_5539)) (exists ((min_5737 Int)) (and (= nmin1_5541 (+ 1 min_5737)) (or (and (= min_5737 nmin1_5735) (&lt; nmin1_5735 nmin2_5736)) (and (= min_5737 nmin2_5736) (&gt;= nmin1_5735 nmin2_5736)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5735) (&lt;= nmin1_5735 flted_25_5734)) (and (&lt;= 0 nmin2_5736) (&lt;= nmin2_5736 flted_25_5733)))))))))) (exists ((flted_26_5728 Int)) (exists ((flted_26_5729 Int)) (exists ((nmin1_5730 Int)) (exists ((nmin2_5731 Int)) (and (and (and (= (+ flted_26_5729 1) flted_26_5539) (= (+ flted_26_5728 1) flted_26_5539)) (exists ((min_5732 Int)) (and (= nmin1_5541 (+ 1 min_5732)) (or (and (= min_5732 nmin1_5730) (&lt; nmin1_5730 nmin2_5731)) (and (= min_5732 nmin2_5731) (&gt;= nmin1_5730 nmin2_5731)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_5730) (&lt;= nmin1_5730 flted_26_5729)) (and (&lt;= 0 nmin2_5731) (&lt;= nmin2_5731 flted_26_5728)))))))))))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (exists ((min_5748 Int)) (and (= nmin (+ 1 min_5748)) (or (and (= min_5748 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_5748 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_5743 Int)) (exists ((flted_25_5744 Int)) (exists ((nmin1_5745 Int)) (exists ((nmin2_5746 Int)) (and (and (and (= (+ flted_25_5744 1) flted_26_5538) (= (+ flted_25_5743 2) flted_26_5538)) (exists ((min_5747 Int)) (and (= nmin2_5543 (+ 1 min_5747)) (or (and (= min_5747 nmin1_5745) (&lt; nmin1_5745 nmin2_5746)) (and (= min_5747 nmin2_5746) (&gt;= nmin1_5745 nmin2_5746)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5745) (&lt;= nmin1_5745 flted_25_5744)) (and (&lt;= 0 nmin2_5746) (&lt;= nmin2_5746 flted_25_5743)))))))))) (exists ((flted_26_5738 Int)) (exists ((flted_26_5739 Int)) (exists ((nmin1_5740 Int)) (exists ((nmin2_5741 Int)) (and (and (and (= (+ flted_26_5739 1) flted_26_5538) (= (+ flted_26_5738 1) flted_26_5538)) (exists ((min_5742 Int)) (and (= nmin2_5543 (+ 1 min_5742)) (or (and (= min_5742 nmin1_5740) (&lt; nmin1_5740 nmin2_5741)) (and (= min_5742 nmin2_5741) (&gt;= nmin1_5740 nmin2_5741)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_5740) (&lt;= nmin1_5740 flted_26_5739)) (and (&lt;= 0 nmin2_5741) (&lt;= nmin2_5741 flted_26_5738)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5542 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
</ul></li>
<li class="Collapsed pre">
Precondition of procedure call 149::maxim$int~int(v_int_62_875,v_int_62_874) at <a href="#L62">line 62</a> holds<ul></ul></li>
<li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5799  &exist; flted_25_5800  &exist; nmin1_5801  &exist; nmin2_5802 (flted_25_5800 + 1 = flted_25_5531 &and; flted_25_5799 + 2 = flted_25_5531 &and;  &exist; min_5803 (nmin2_5536 = 1 + min_5803 &and; min_5803 = <b>min</b>(nmin1_5801,nmin2_5802)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5801 &and; nmin1_5801 &le; flted_25_5800 &and; 0 &le; nmin2_5802 &and; nmin2_5802 &le; flted_25_5799) &or;  &exist; flted_26_5794  &exist; flted_26_5795  &exist; nmin1_5796  &exist; nmin2_5797 (flted_26_5795 + 1 = flted_25_5531 &and; flted_26_5794 + 1 = flted_25_5531 &and;  &exist; min_5798 (nmin2_5536 = 1 + min_5798 &and; min_5798 = <b>min</b>(nmin1_5796,nmin2_5797)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5796 &and; nmin1_5796 &le; flted_26_5795 &and; 0 &le; nmin2_5797 &and; nmin2_5797 &le; flted_26_5794)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and;  &exist; min_5814 (nmin = 1 + min_5814 &and; min_5814 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532 &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5809  &exist; flted_25_5810  &exist; nmin1_5811  &exist; nmin2_5812 (flted_25_5810 + 1 = flted_25_5532 &and; flted_25_5809 + 2 = flted_25_5532 &and;  &exist; min_5813 (nmin1_5534 = 1 + min_5813 &and; min_5813 = <b>min</b>(nmin1_5811,nmin2_5812)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5811 &and; nmin1_5811 &le; flted_25_5810 &and; 0 &le; nmin2_5812 &and; nmin2_5812 &le; flted_25_5809) &or;  &exist; flted_26_5804  &exist; flted_26_5805  &exist; nmin1_5806  &exist; nmin2_5807 (flted_26_5805 + 1 = flted_25_5532 &and; flted_26_5804 + 1 = flted_25_5532 &and;  &exist; min_5808 (nmin1_5534 = 1 + min_5808 &and; min_5808 = <b>min</b>(nmin1_5806,nmin2_5807)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5806 &and; nmin1_5806 &le; flted_26_5805 &and; 0 &le; nmin2_5807 &and; nmin2_5807 &le; flted_26_5804)))  &#8866;  (l_5533 = <b>null</b> &or; flted_25_5532 = 0 &or; nmin1_5534 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5799 Int)) (exists ((flted_25_5800 Int)) (exists ((nmin1_5801 Int)) (exists ((nmin2_5802 Int)) (and (and (and (= (+ flted_25_5800 1) flted_25_5531) (= (+ flted_25_5799 2) flted_25_5531)) (exists ((min_5803 Int)) (and (= nmin2_5536 (+ 1 min_5803)) (or (and (= min_5803 nmin1_5801) (&lt; nmin1_5801 nmin2_5802)) (and (= min_5803 nmin2_5802) (&gt;= nmin1_5801 nmin2_5802)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5801) (&lt;= nmin1_5801 flted_25_5800)) (and (&lt;= 0 nmin2_5802) (&lt;= nmin2_5802 flted_25_5799)))))))))) (exists ((flted_26_5794 Int)) (exists ((flted_26_5795 Int)) (exists ((nmin1_5796 Int)) (exists ((nmin2_5797 Int)) (and (and (and (= (+ flted_26_5795 1) flted_25_5531) (= (+ flted_26_5794 1) flted_25_5531)) (exists ((min_5798 Int)) (and (= nmin2_5536 (+ 1 min_5798)) (or (and (= min_5798 nmin1_5796) (&lt; nmin1_5796 nmin2_5797)) (and (= min_5798 nmin2_5797) (&gt;= nmin1_5796 nmin2_5797)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5796) (&lt;= nmin1_5796 flted_26_5795)) (and (&lt;= 0 nmin2_5797) (&lt;= nmin2_5797 flted_26_5794)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (exists ((min_5814 Int)) (and (= nmin (+ 1 min_5814)) (or (and (= min_5814 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5814 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5809 Int)) (exists ((flted_25_5810 Int)) (exists ((nmin1_5811 Int)) (exists ((nmin2_5812 Int)) (and (and (and (= (+ flted_25_5810 1) flted_25_5532) (= (+ flted_25_5809 2) flted_25_5532)) (exists ((min_5813 Int)) (and (= nmin1_5534 (+ 1 min_5813)) (or (and (= min_5813 nmin1_5811) (&lt; nmin1_5811 nmin2_5812)) (and (= min_5813 nmin2_5812) (&gt;= nmin1_5811 nmin2_5812)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5811) (&lt;= nmin1_5811 flted_25_5810)) (and (&lt;= 0 nmin2_5812) (&lt;= nmin2_5812 flted_25_5809)))))))))) (exists ((flted_26_5804 Int)) (exists ((flted_26_5805 Int)) (exists ((nmin1_5806 Int)) (exists ((nmin2_5807 Int)) (and (and (and (= (+ flted_26_5805 1) flted_25_5532) (= (+ flted_26_5804 1) flted_25_5532)) (exists ((min_5808 Int)) (and (= nmin1_5534 (+ 1 min_5808)) (or (and (= min_5808 nmin1_5806) (&lt; nmin1_5806 nmin2_5807)) (and (= min_5808 nmin2_5807) (&gt;= nmin1_5806 nmin2_5807)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5806) (&lt;= nmin1_5806 flted_26_5805)) (and (&lt;= 0 nmin2_5807) (&lt;= nmin2_5807 flted_26_5804)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5533 1) (or (= flted_25_5532 0) (= nmin1_5534 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5821  &exist; flted_25_5822  &exist; nmin1_5823  &exist; nmin2_5824 (flted_25_5822 + 1 = flted_25_5532 &and; flted_25_5821 + 2 = flted_25_5532 &and;  &exist; min_5825 (nmin1_5534 = 1 + min_5825 &and; min_5825 = <b>min</b>(nmin1_5823,nmin2_5824)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5823 &and; nmin1_5823 &le; flted_25_5822 &and; 0 &le; nmin2_5824 &and; nmin2_5824 &le; flted_25_5821) &or;  &exist; flted_26_5816  &exist; flted_26_5817  &exist; nmin1_5818  &exist; nmin2_5819 (flted_26_5817 + 1 = flted_25_5532 &and; flted_26_5816 + 1 = flted_25_5532 &and;  &exist; min_5820 (nmin1_5534 = 1 + min_5820 &and; min_5820 = <b>min</b>(nmin1_5818,nmin2_5819)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5818 &and; nmin1_5818 &le; flted_26_5817 &and; 0 &le; nmin2_5819 &and; nmin2_5819 &le; flted_26_5816)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5836 (nmin = 1 + min_5836 &and; min_5836 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5831  &exist; flted_25_5832  &exist; nmin1_5833  &exist; nmin2_5834 (flted_25_5832 + 1 = flted_25_5531 &and; flted_25_5831 + 2 = flted_25_5531 &and;  &exist; min_5835 (nmin2_5536 = 1 + min_5835 &and; min_5835 = <b>min</b>(nmin1_5833,nmin2_5834)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5833 &and; nmin1_5833 &le; flted_25_5832 &and; 0 &le; nmin2_5834 &and; nmin2_5834 &le; flted_25_5831) &or;  &exist; flted_26_5826  &exist; flted_26_5827  &exist; nmin1_5828  &exist; nmin2_5829 (flted_26_5827 + 1 = flted_25_5531 &and; flted_26_5826 + 1 = flted_25_5531 &and;  &exist; min_5830 (nmin2_5536 = 1 + min_5830 &and; min_5830 = <b>min</b>(nmin1_5828,nmin2_5829)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5828 &and; nmin1_5828 &le; flted_26_5827 &and; 0 &le; nmin2_5829 &and; nmin2_5829 &le; flted_26_5826)))  &#8866;  (r_5535 = <b>null</b> &or; flted_25_5531 = 0 &or; nmin2_5536 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5821 Int)) (exists ((flted_25_5822 Int)) (exists ((nmin1_5823 Int)) (exists ((nmin2_5824 Int)) (and (and (and (= (+ flted_25_5822 1) flted_25_5532) (= (+ flted_25_5821 2) flted_25_5532)) (exists ((min_5825 Int)) (and (= nmin1_5534 (+ 1 min_5825)) (or (and (= min_5825 nmin1_5823) (&lt; nmin1_5823 nmin2_5824)) (and (= min_5825 nmin2_5824) (&gt;= nmin1_5823 nmin2_5824)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5823) (&lt;= nmin1_5823 flted_25_5822)) (and (&lt;= 0 nmin2_5824) (&lt;= nmin2_5824 flted_25_5821)))))))))) (exists ((flted_26_5816 Int)) (exists ((flted_26_5817 Int)) (exists ((nmin1_5818 Int)) (exists ((nmin2_5819 Int)) (and (and (and (= (+ flted_26_5817 1) flted_25_5532) (= (+ flted_26_5816 1) flted_25_5532)) (exists ((min_5820 Int)) (and (= nmin1_5534 (+ 1 min_5820)) (or (and (= min_5820 nmin1_5818) (&lt; nmin1_5818 nmin2_5819)) (and (= min_5820 nmin2_5819) (&gt;= nmin1_5818 nmin2_5819)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5818) (&lt;= nmin1_5818 flted_26_5817)) (and (&lt;= 0 nmin2_5819) (&lt;= nmin2_5819 flted_26_5816)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (exists ((min_5836 Int)) (and (= nmin (+ 1 min_5836)) (or (and (= min_5836 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5836 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5831 Int)) (exists ((flted_25_5832 Int)) (exists ((nmin1_5833 Int)) (exists ((nmin2_5834 Int)) (and (and (and (= (+ flted_25_5832 1) flted_25_5531) (= (+ flted_25_5831 2) flted_25_5531)) (exists ((min_5835 Int)) (and (= nmin2_5536 (+ 1 min_5835)) (or (and (= min_5835 nmin1_5833) (&lt; nmin1_5833 nmin2_5834)) (and (= min_5835 nmin2_5834) (&gt;= nmin1_5833 nmin2_5834)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5833) (&lt;= nmin1_5833 flted_25_5832)) (and (&lt;= 0 nmin2_5834) (&lt;= nmin2_5834 flted_25_5831)))))))))) (exists ((flted_26_5826 Int)) (exists ((flted_26_5827 Int)) (exists ((nmin1_5828 Int)) (exists ((nmin2_5829 Int)) (and (and (and (= (+ flted_26_5827 1) flted_25_5531) (= (+ flted_26_5826 1) flted_25_5531)) (exists ((min_5830 Int)) (and (= nmin2_5536 (+ 1 min_5830)) (or (and (= min_5830 nmin1_5828) (&lt; nmin1_5828 nmin2_5829)) (and (= min_5830 nmin2_5829) (&gt;= nmin1_5828 nmin2_5829)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5828) (&lt;= nmin1_5828 flted_26_5827)) (and (&lt;= 0 nmin2_5829) (&lt;= nmin2_5829 flted_26_5826)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5535 1) (or (= flted_25_5531 0) (= nmin2_5536 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_5770 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5840 (nmin = 1 + min_5840 &and; min_5840 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532)  &#8866;   &exist; nmin_5838 (1 + flted_25_5531 = 1 + flted_25_5532 &and;  &exist; min_5839 (nmin_5838 = min_5839 + 1 &and; min_5839 = <b>min</b>(nmin1_5534,nmin2_5536)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_5770, flted_25_5531, flted_25_5532, nmin1_5534, nmin2_5536] : (( (not (((((((((((v_int_62_878PRMD = 1 + v_int_62_5770) &amp; (flted_25_5532 + 1 = n)) &amp; (flted_25_5531 + 2 = n)) &amp;  (exists (min_5840:((nmin = 1 + min_5840) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5840 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5840 = nmin1_5534)))))) ) &amp; ((flted_25_5532 &lt; flted_25_5531) | (v_int_62_5770 = flted_25_5532))) &amp; ((flted_25_5531 &lt;= flted_25_5532) | (v_int_62_5770 = flted_25_5531))) &amp; (0 &lt;= nmin2_5536)) &amp; (nmin2_5536 &lt;= flted_25_5531)) &amp; (0 &lt;= nmin1_5534)) &amp; (nmin1_5534 &lt;= flted_25_5532))))  |  (exists (nmin_5838:((1 + flted_25_5531 = 1 + flted_25_5532) &amp;  (exists (min_5839:((nmin_5838 = min_5839 + 1) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5839 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5839 = nmin1_5534)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_62_878PRMD,v_int_62_878PRMD,nmin,v_int_62_878PRMD-1,v_int_62_878PRMD-2,v_int_62_878PRMD-1,nmin-1,nmin2_5536]: 1 &lt;= nmin &lt;= nmin2_5536 &lt;= v_int_62_878PRMD-2}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_5770 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5863 (nmin = 1 + min_5863 &and; min_5863 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5858  &exist; flted_25_5859  &exist; nmin1_5860  &exist; nmin2_5861 (flted_25_5859 + 1 = flted_25_5531 &and; flted_25_5858 + 2 = flted_25_5531 &and;  &exist; min_5862 (nmin2_5536 = 1 + min_5862 &and; min_5862 = <b>min</b>(nmin1_5860,nmin2_5861)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5860 &and; nmin1_5860 &le; flted_25_5859 &and; 0 &le; nmin2_5861 &and; nmin2_5861 &le; flted_25_5858) &or;  &exist; flted_26_5853  &exist; flted_26_5854  &exist; nmin1_5855  &exist; nmin2_5856 (flted_26_5854 + 1 = flted_25_5531 &and; flted_26_5853 + 1 = flted_25_5531 &and;  &exist; min_5857 (nmin2_5536 = 1 + min_5857 &and; min_5857 = <b>min</b>(nmin1_5855,nmin2_5856)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5855 &and; nmin1_5855 &le; flted_26_5854 &and; 0 &le; nmin2_5856 &and; nmin2_5856 &le; flted_26_5853)) &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5848  &exist; flted_25_5849  &exist; nmin1_5850  &exist; nmin2_5851 (flted_25_5849 + 1 = flted_25_5532 &and; flted_25_5848 + 2 = flted_25_5532 &and;  &exist; min_5852 (nmin1_5534 = 1 + min_5852 &and; min_5852 = <b>min</b>(nmin1_5850,nmin2_5851)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5850 &and; nmin1_5850 &le; flted_25_5849 &and; 0 &le; nmin2_5851 &and; nmin2_5851 &le; flted_25_5848) &or;  &exist; flted_26_5843  &exist; flted_26_5844  &exist; nmin1_5845  &exist; nmin2_5846 (flted_26_5844 + 1 = flted_25_5532 &and; flted_26_5843 + 1 = flted_25_5532 &and;  &exist; min_5847 (nmin1_5534 = 1 + min_5847 &and; min_5847 = <b>min</b>(nmin1_5845,nmin2_5846)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5845 &and; nmin1_5845 &le; flted_26_5844 &and; 0 &le; nmin2_5846 &and; nmin2_5846 &le; flted_26_5843)))  &#8866;   &exist; nmin_5841 (1 + flted_25_5531 = 1 + flted_25_5532 &and;  &exist; min_5842 (nmin_5841 = min_5842 + 1 &and; min_5842 = <b>min</b>(nmin1_5534,nmin2_5536)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_5770, r_5535, l_5533, flted_25_5531, flted_25_5532, nmin1_5534, nmin2_5536] : (( (not (((((((((((((v_int_62_878PRMD = 1 + v_int_62_5770) &amp; (flted_25_5532 + 1 = n)) &amp; (flted_25_5531 + 2 = n)) &amp;  (exists (min_5863:((nmin = 1 + min_5863) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5863 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5863 = nmin1_5534)))))) ) &amp; (0 &lt;= nmin1_5534)) &amp; (nmin1_5534 &lt;= flted_25_5532)) &amp; (0 &lt;= nmin2_5536)) &amp; (nmin2_5536 &lt;= flted_25_5531)) &amp; ((flted_25_5532 &lt; flted_25_5531) | (v_int_62_5770 = flted_25_5532))) &amp; ((flted_25_5531 &lt;= flted_25_5532) | (v_int_62_5770 = flted_25_5531))) &amp; ((((r_5535 &lt; 1) &amp; ((flted_25_5531 = 0) &amp; (nmin2_5536 = 0))) |  (exists (flted_25_5858: (exists (flted_25_5859: (exists (nmin1_5860: (exists (nmin2_5861:((((flted_25_5859 + 1 = flted_25_5531) &amp; (flted_25_5858 + 2 = flted_25_5531)) &amp;  (exists (min_5862:((nmin2_5536 = 1 + min_5862) &amp; (((nmin1_5860 &gt;= nmin2_5861 &amp; min_5862 = nmin2_5861) | (nmin2_5861 &gt; nmin1_5860 &amp; min_5862 = nmin1_5860)))))) ) &amp; ((r_5535 &gt; 0) &amp; (((0 &lt;= nmin1_5860) &amp; (nmin1_5860 &lt;= flted_25_5859)) &amp; ((0 &lt;= nmin2_5861) &amp; (nmin2_5861 &lt;= flted_25_5858))))))) )) )) )) ) |  (exists (flted_26_5853: (exists (flted_26_5854: (exists (nmin1_5855: (exists (nmin2_5856:((((flted_26_5854 + 1 = flted_25_5531) &amp; (flted_26_5853 + 1 = flted_25_5531)) &amp;  (exists (min_5857:((nmin2_5536 = 1 + min_5857) &amp; (((nmin1_5855 &gt;= nmin2_5856 &amp; min_5857 = nmin2_5856) | (nmin2_5856 &gt; nmin1_5855 &amp; min_5857 = nmin1_5855)))))) ) &amp; ((r_5535 &gt; 0) &amp; (((0 &lt;= nmin1_5855) &amp; (nmin1_5855 &lt;= flted_26_5854)) &amp; ((0 &lt;= nmin2_5856) &amp; (nmin2_5856 &lt;= flted_26_5853))))))) )) )) )) )) &amp; ((((l_5533 &lt; 1) &amp; ((flted_25_5532 = 0) &amp; (nmin1_5534 = 0))) |  (exists (flted_25_5848: (exists (flted_25_5849: (exists (nmin1_5850: (exists (nmin2_5851:((((flted_25_5849 + 1 = flted_25_5532) &amp; (flted_25_5848 + 2 = flted_25_5532)) &amp;  (exists (min_5852:((nmin1_5534 = 1 + min_5852) &amp; (((nmin1_5850 &gt;= nmin2_5851 &amp; min_5852 = nmin2_5851) | (nmin2_5851 &gt; nmin1_5850 &amp; min_5852 = nmin1_5850)))))) ) &amp; ((l_5533 &gt; 0) &amp; (((0 &lt;= nmin1_5850) &amp; (nmin1_5850 &lt;= flted_25_5849)) &amp; ((0 &lt;= nmin2_5851) &amp; (nmin2_5851 &lt;= flted_25_5848))))))) )) )) )) ) |  (exists (flted_26_5843: (exists (flted_26_5844: (exists (nmin1_5845: (exists (nmin2_5846:((((flted_26_5844 + 1 = flted_25_5532) &amp; (flted_26_5843 + 1 = flted_25_5532)) &amp;  (exists (min_5847:((nmin1_5534 = 1 + min_5847) &amp; (((nmin1_5845 &gt;= nmin2_5846 &amp; min_5847 = nmin2_5846) | (nmin2_5846 &gt; nmin1_5845 &amp; min_5847 = nmin1_5845)))))) ) &amp; ((l_5533 &gt; 0) &amp; (((0 &lt;= nmin1_5845) &amp; (nmin1_5845 &lt;= flted_26_5844)) &amp; ((0 &lt;= nmin2_5846) &amp; (nmin2_5846 &lt;= flted_26_5843))))))) )) )) )) ))))  |  (exists (nmin_5841:((1 + flted_25_5531 = 1 + flted_25_5532) &amp;  (exists (min_5842:((nmin_5841 = min_5842 + 1) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5842 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5842 = nmin1_5534)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_62_878PRMD,v_int_62_878PRMD,nmin,v_int_62_878PRMD-1,r_5535,l_5533,v_int_62_878PRMD-2,v_int_62_878PRMD-1,nmin-1,nmin2_5536]: 2 &lt;= nmin &lt;= nmin2_5536 &lt;= v_int_62_878PRMD-2 &amp;&amp; 1 &lt;= r_5535 &amp;&amp; 1 &lt;= l_5533}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5873  &exist; flted_25_5874  &exist; nmin1_5875  &exist; nmin2_5876 (flted_25_5874 + 1 = flted_25_5532 &and; flted_25_5873 + 2 = flted_25_5532 &and;  &exist; min_5877 (nmin1_5534 = 1 + min_5877 &and; min_5877 = <b>min</b>(nmin1_5875,nmin2_5876)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5875 &and; nmin1_5875 &le; flted_25_5874 &and; 0 &le; nmin2_5876 &and; nmin2_5876 &le; flted_25_5873) &or;  &exist; flted_26_5868  &exist; flted_26_5869  &exist; nmin1_5870  &exist; nmin2_5871 (flted_26_5869 + 1 = flted_25_5532 &and; flted_26_5868 + 1 = flted_25_5532 &and;  &exist; min_5872 (nmin1_5534 = 1 + min_5872 &and; min_5872 = <b>min</b>(nmin1_5870,nmin2_5871)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5870 &and; nmin1_5870 &le; flted_26_5869 &and; 0 &le; nmin2_5871 &and; nmin2_5871 &le; flted_26_5868)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and;  &exist; min_5888 (nmin = 1 + min_5888 &and; min_5888 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5883  &exist; flted_25_5884  &exist; nmin1_5885  &exist; nmin2_5886 (flted_25_5884 + 1 = flted_25_5531 &and; flted_25_5883 + 2 = flted_25_5531 &and;  &exist; min_5887 (nmin2_5536 = 1 + min_5887 &and; min_5887 = <b>min</b>(nmin1_5885,nmin2_5886)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5885 &and; nmin1_5885 &le; flted_25_5884 &and; 0 &le; nmin2_5886 &and; nmin2_5886 &le; flted_25_5883) &or;  &exist; flted_26_5878  &exist; flted_26_5879  &exist; nmin1_5880  &exist; nmin2_5881 (flted_26_5879 + 1 = flted_25_5531 &and; flted_26_5878 + 1 = flted_25_5531 &and;  &exist; min_5882 (nmin2_5536 = 1 + min_5882 &and; min_5882 = <b>min</b>(nmin1_5880,nmin2_5881)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5880 &and; nmin1_5880 &le; flted_26_5879 &and; 0 &le; nmin2_5881 &and; nmin2_5881 &le; flted_26_5878)))  &#8866;  r_5535 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5873 Int)) (exists ((flted_25_5874 Int)) (exists ((nmin1_5875 Int)) (exists ((nmin2_5876 Int)) (and (and (and (= (+ flted_25_5874 1) flted_25_5532) (= (+ flted_25_5873 2) flted_25_5532)) (exists ((min_5877 Int)) (and (= nmin1_5534 (+ 1 min_5877)) (or (and (= min_5877 nmin1_5875) (&lt; nmin1_5875 nmin2_5876)) (and (= min_5877 nmin2_5876) (&gt;= nmin1_5875 nmin2_5876)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5875) (&lt;= nmin1_5875 flted_25_5874)) (and (&lt;= 0 nmin2_5876) (&lt;= nmin2_5876 flted_25_5873)))))))))) (exists ((flted_26_5868 Int)) (exists ((flted_26_5869 Int)) (exists ((nmin1_5870 Int)) (exists ((nmin2_5871 Int)) (and (and (and (= (+ flted_26_5869 1) flted_25_5532) (= (+ flted_26_5868 1) flted_25_5532)) (exists ((min_5872 Int)) (and (= nmin1_5534 (+ 1 min_5872)) (or (and (= min_5872 nmin1_5870) (&lt; nmin1_5870 nmin2_5871)) (and (= min_5872 nmin2_5871) (&gt;= nmin1_5870 nmin2_5871)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5870) (&lt;= nmin1_5870 flted_26_5869)) (and (&lt;= 0 nmin2_5871) (&lt;= nmin2_5871 flted_26_5868)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (exists ((min_5888 Int)) (and (= nmin (+ 1 min_5888)) (or (and (= min_5888 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5888 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5883 Int)) (exists ((flted_25_5884 Int)) (exists ((nmin1_5885 Int)) (exists ((nmin2_5886 Int)) (and (and (and (= (+ flted_25_5884 1) flted_25_5531) (= (+ flted_25_5883 2) flted_25_5531)) (exists ((min_5887 Int)) (and (= nmin2_5536 (+ 1 min_5887)) (or (and (= min_5887 nmin1_5885) (&lt; nmin1_5885 nmin2_5886)) (and (= min_5887 nmin2_5886) (&gt;= nmin1_5885 nmin2_5886)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5885) (&lt;= nmin1_5885 flted_25_5884)) (and (&lt;= 0 nmin2_5886) (&lt;= nmin2_5886 flted_25_5883)))))))))) (exists ((flted_26_5878 Int)) (exists ((flted_26_5879 Int)) (exists ((nmin1_5880 Int)) (exists ((nmin2_5881 Int)) (and (and (and (= (+ flted_26_5879 1) flted_25_5531) (= (+ flted_26_5878 1) flted_25_5531)) (exists ((min_5882 Int)) (and (= nmin2_5536 (+ 1 min_5882)) (or (and (= min_5882 nmin1_5880) (&lt; nmin1_5880 nmin2_5881)) (and (= min_5882 nmin2_5881) (&gt;= nmin1_5880 nmin2_5881)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5880) (&lt;= nmin1_5880 flted_26_5879)) (and (&lt;= 0 nmin2_5881) (&lt;= nmin2_5881 flted_26_5878)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5535 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5898  &exist; flted_25_5899  &exist; nmin1_5900  &exist; nmin2_5901 (flted_25_5899 + 1 = flted_25_5531 &and; flted_25_5898 + 2 = flted_25_5531 &and;  &exist; min_5902 (nmin2_5536 = 1 + min_5902 &and; min_5902 = <b>min</b>(nmin1_5900,nmin2_5901)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5900 &and; nmin1_5900 &le; flted_25_5899 &and; 0 &le; nmin2_5901 &and; nmin2_5901 &le; flted_25_5898) &or;  &exist; flted_26_5893  &exist; flted_26_5894  &exist; nmin1_5895  &exist; nmin2_5896 (flted_26_5894 + 1 = flted_25_5531 &and; flted_26_5893 + 1 = flted_25_5531 &and;  &exist; min_5897 (nmin2_5536 = 1 + min_5897 &and; min_5897 = <b>min</b>(nmin1_5895,nmin2_5896)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5895 &and; nmin1_5895 &le; flted_26_5894 &and; 0 &le; nmin2_5896 &and; nmin2_5896 &le; flted_26_5893)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and;  &exist; min_5913 (nmin = 1 + min_5913 &and; min_5913 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5908  &exist; flted_25_5909  &exist; nmin1_5910  &exist; nmin2_5911 (flted_25_5909 + 1 = flted_25_5532 &and; flted_25_5908 + 2 = flted_25_5532 &and;  &exist; min_5912 (nmin1_5534 = 1 + min_5912 &and; min_5912 = <b>min</b>(nmin1_5910,nmin2_5911)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5910 &and; nmin1_5910 &le; flted_25_5909 &and; 0 &le; nmin2_5911 &and; nmin2_5911 &le; flted_25_5908) &or;  &exist; flted_26_5903  &exist; flted_26_5904  &exist; nmin1_5905  &exist; nmin2_5906 (flted_26_5904 + 1 = flted_25_5532 &and; flted_26_5903 + 1 = flted_25_5532 &and;  &exist; min_5907 (nmin1_5534 = 1 + min_5907 &and; min_5907 = <b>min</b>(nmin1_5905,nmin2_5906)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5905 &and; nmin1_5905 &le; flted_26_5904 &and; 0 &le; nmin2_5906 &and; nmin2_5906 &le; flted_26_5903)))  &#8866;  l_5533 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5898 Int)) (exists ((flted_25_5899 Int)) (exists ((nmin1_5900 Int)) (exists ((nmin2_5901 Int)) (and (and (and (= (+ flted_25_5899 1) flted_25_5531) (= (+ flted_25_5898 2) flted_25_5531)) (exists ((min_5902 Int)) (and (= nmin2_5536 (+ 1 min_5902)) (or (and (= min_5902 nmin1_5900) (&lt; nmin1_5900 nmin2_5901)) (and (= min_5902 nmin2_5901) (&gt;= nmin1_5900 nmin2_5901)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5900) (&lt;= nmin1_5900 flted_25_5899)) (and (&lt;= 0 nmin2_5901) (&lt;= nmin2_5901 flted_25_5898)))))))))) (exists ((flted_26_5893 Int)) (exists ((flted_26_5894 Int)) (exists ((nmin1_5895 Int)) (exists ((nmin2_5896 Int)) (and (and (and (= (+ flted_26_5894 1) flted_25_5531) (= (+ flted_26_5893 1) flted_25_5531)) (exists ((min_5897 Int)) (and (= nmin2_5536 (+ 1 min_5897)) (or (and (= min_5897 nmin1_5895) (&lt; nmin1_5895 nmin2_5896)) (and (= min_5897 nmin2_5896) (&gt;= nmin1_5895 nmin2_5896)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5895) (&lt;= nmin1_5895 flted_26_5894)) (and (&lt;= 0 nmin2_5896) (&lt;= nmin2_5896 flted_26_5893)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (exists ((min_5913 Int)) (and (= nmin (+ 1 min_5913)) (or (and (= min_5913 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5913 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5908 Int)) (exists ((flted_25_5909 Int)) (exists ((nmin1_5910 Int)) (exists ((nmin2_5911 Int)) (and (and (and (= (+ flted_25_5909 1) flted_25_5532) (= (+ flted_25_5908 2) flted_25_5532)) (exists ((min_5912 Int)) (and (= nmin1_5534 (+ 1 min_5912)) (or (and (= min_5912 nmin1_5910) (&lt; nmin1_5910 nmin2_5911)) (and (= min_5912 nmin2_5911) (&gt;= nmin1_5910 nmin2_5911)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5910) (&lt;= nmin1_5910 flted_25_5909)) (and (&lt;= 0 nmin2_5911) (&lt;= nmin2_5911 flted_25_5908)))))))))) (exists ((flted_26_5903 Int)) (exists ((flted_26_5904 Int)) (exists ((nmin1_5905 Int)) (exists ((nmin2_5906 Int)) (and (and (and (= (+ flted_26_5904 1) flted_25_5532) (= (+ flted_26_5903 1) flted_25_5532)) (exists ((min_5907 Int)) (and (= nmin1_5534 (+ 1 min_5907)) (or (and (= min_5907 nmin1_5905) (&lt; nmin1_5905 nmin2_5906)) (and (= min_5907 nmin2_5906) (&gt;= nmin1_5905 nmin2_5906)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5905) (&lt;= nmin1_5905 flted_26_5904)) (and (&lt;= 0 nmin2_5906) (&lt;= nmin2_5906 flted_26_5903)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5533 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5923  &exist; flted_25_5924  &exist; nmin1_5925  &exist; nmin2_5926 (flted_25_5924 + 1 = flted_25_5531 &and; flted_25_5923 + 2 = flted_25_5531 &and;  &exist; min_5927 (nmin2_5536 = 1 + min_5927 &and; min_5927 = <b>min</b>(nmin1_5925,nmin2_5926)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5925 &and; nmin1_5925 &le; flted_25_5924 &and; 0 &le; nmin2_5926 &and; nmin2_5926 &le; flted_25_5923) &or;  &exist; flted_26_5918  &exist; flted_26_5919  &exist; nmin1_5920  &exist; nmin2_5921 (flted_26_5919 + 1 = flted_25_5531 &and; flted_26_5918 + 1 = flted_25_5531 &and;  &exist; min_5922 (nmin2_5536 = 1 + min_5922 &and; min_5922 = <b>min</b>(nmin1_5920,nmin2_5921)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5920 &and; nmin1_5920 &le; flted_26_5919 &and; 0 &le; nmin2_5921 &and; nmin2_5921 &le; flted_26_5918)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and;  &exist; min_5938 (nmin = 1 + min_5938 &and; min_5938 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532 &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5933  &exist; flted_25_5934  &exist; nmin1_5935  &exist; nmin2_5936 (flted_25_5934 + 1 = flted_25_5532 &and; flted_25_5933 + 2 = flted_25_5532 &and;  &exist; min_5937 (nmin1_5534 = 1 + min_5937 &and; min_5937 = <b>min</b>(nmin1_5935,nmin2_5936)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5935 &and; nmin1_5935 &le; flted_25_5934 &and; 0 &le; nmin2_5936 &and; nmin2_5936 &le; flted_25_5933) &or;  &exist; flted_26_5928  &exist; flted_26_5929  &exist; nmin1_5930  &exist; nmin2_5931 (flted_26_5929 + 1 = flted_25_5532 &and; flted_26_5928 + 1 = flted_25_5532 &and;  &exist; min_5932 (nmin1_5534 = 1 + min_5932 &and; min_5932 = <b>min</b>(nmin1_5930,nmin2_5931)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5930 &and; nmin1_5930 &le; flted_26_5929 &and; 0 &le; nmin2_5931 &and; nmin2_5931 &le; flted_26_5928)))  &#8866;  (l_5533 = <b>null</b> &or; flted_25_5532 = 0 &or; nmin1_5534 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5923 Int)) (exists ((flted_25_5924 Int)) (exists ((nmin1_5925 Int)) (exists ((nmin2_5926 Int)) (and (and (and (= (+ flted_25_5924 1) flted_25_5531) (= (+ flted_25_5923 2) flted_25_5531)) (exists ((min_5927 Int)) (and (= nmin2_5536 (+ 1 min_5927)) (or (and (= min_5927 nmin1_5925) (&lt; nmin1_5925 nmin2_5926)) (and (= min_5927 nmin2_5926) (&gt;= nmin1_5925 nmin2_5926)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5925) (&lt;= nmin1_5925 flted_25_5924)) (and (&lt;= 0 nmin2_5926) (&lt;= nmin2_5926 flted_25_5923)))))))))) (exists ((flted_26_5918 Int)) (exists ((flted_26_5919 Int)) (exists ((nmin1_5920 Int)) (exists ((nmin2_5921 Int)) (and (and (and (= (+ flted_26_5919 1) flted_25_5531) (= (+ flted_26_5918 1) flted_25_5531)) (exists ((min_5922 Int)) (and (= nmin2_5536 (+ 1 min_5922)) (or (and (= min_5922 nmin1_5920) (&lt; nmin1_5920 nmin2_5921)) (and (= min_5922 nmin2_5921) (&gt;= nmin1_5920 nmin2_5921)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5920) (&lt;= nmin1_5920 flted_26_5919)) (and (&lt;= 0 nmin2_5921) (&lt;= nmin2_5921 flted_26_5918)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (exists ((min_5938 Int)) (and (= nmin (+ 1 min_5938)) (or (and (= min_5938 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5938 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5933 Int)) (exists ((flted_25_5934 Int)) (exists ((nmin1_5935 Int)) (exists ((nmin2_5936 Int)) (and (and (and (= (+ flted_25_5934 1) flted_25_5532) (= (+ flted_25_5933 2) flted_25_5532)) (exists ((min_5937 Int)) (and (= nmin1_5534 (+ 1 min_5937)) (or (and (= min_5937 nmin1_5935) (&lt; nmin1_5935 nmin2_5936)) (and (= min_5937 nmin2_5936) (&gt;= nmin1_5935 nmin2_5936)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5935) (&lt;= nmin1_5935 flted_25_5934)) (and (&lt;= 0 nmin2_5936) (&lt;= nmin2_5936 flted_25_5933)))))))))) (exists ((flted_26_5928 Int)) (exists ((flted_26_5929 Int)) (exists ((nmin1_5930 Int)) (exists ((nmin2_5931 Int)) (and (and (and (= (+ flted_26_5929 1) flted_25_5532) (= (+ flted_26_5928 1) flted_25_5532)) (exists ((min_5932 Int)) (and (= nmin1_5534 (+ 1 min_5932)) (or (and (= min_5932 nmin1_5930) (&lt; nmin1_5930 nmin2_5931)) (and (= min_5932 nmin2_5931) (&gt;= nmin1_5930 nmin2_5931)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5930) (&lt;= nmin1_5930 flted_26_5929)) (and (&lt;= 0 nmin2_5931) (&lt;= nmin2_5931 flted_26_5928)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5533 1) (or (= flted_25_5532 0) (= nmin1_5534 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5945  &exist; flted_25_5946  &exist; nmin1_5947  &exist; nmin2_5948 (flted_25_5946 + 1 = flted_25_5532 &and; flted_25_5945 + 2 = flted_25_5532 &and;  &exist; min_5949 (nmin1_5534 = 1 + min_5949 &and; min_5949 = <b>min</b>(nmin1_5947,nmin2_5948)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5947 &and; nmin1_5947 &le; flted_25_5946 &and; 0 &le; nmin2_5948 &and; nmin2_5948 &le; flted_25_5945) &or;  &exist; flted_26_5940  &exist; flted_26_5941  &exist; nmin1_5942  &exist; nmin2_5943 (flted_26_5941 + 1 = flted_25_5532 &and; flted_26_5940 + 1 = flted_25_5532 &and;  &exist; min_5944 (nmin1_5534 = 1 + min_5944 &and; min_5944 = <b>min</b>(nmin1_5942,nmin2_5943)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5942 &and; nmin1_5942 &le; flted_26_5941 &and; 0 &le; nmin2_5943 &and; nmin2_5943 &le; flted_26_5940)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5960 (nmin = 1 + min_5960 &and; min_5960 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5955  &exist; flted_25_5956  &exist; nmin1_5957  &exist; nmin2_5958 (flted_25_5956 + 1 = flted_25_5531 &and; flted_25_5955 + 2 = flted_25_5531 &and;  &exist; min_5959 (nmin2_5536 = 1 + min_5959 &and; min_5959 = <b>min</b>(nmin1_5957,nmin2_5958)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5957 &and; nmin1_5957 &le; flted_25_5956 &and; 0 &le; nmin2_5958 &and; nmin2_5958 &le; flted_25_5955) &or;  &exist; flted_26_5950  &exist; flted_26_5951  &exist; nmin1_5952  &exist; nmin2_5953 (flted_26_5951 + 1 = flted_25_5531 &and; flted_26_5950 + 1 = flted_25_5531 &and;  &exist; min_5954 (nmin2_5536 = 1 + min_5954 &and; min_5954 = <b>min</b>(nmin1_5952,nmin2_5953)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5952 &and; nmin1_5952 &le; flted_26_5951 &and; 0 &le; nmin2_5953 &and; nmin2_5953 &le; flted_26_5950)))  &#8866;  (r_5535 = <b>null</b> &or; flted_25_5531 = 0 &or; nmin2_5536 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5945 Int)) (exists ((flted_25_5946 Int)) (exists ((nmin1_5947 Int)) (exists ((nmin2_5948 Int)) (and (and (and (= (+ flted_25_5946 1) flted_25_5532) (= (+ flted_25_5945 2) flted_25_5532)) (exists ((min_5949 Int)) (and (= nmin1_5534 (+ 1 min_5949)) (or (and (= min_5949 nmin1_5947) (&lt; nmin1_5947 nmin2_5948)) (and (= min_5949 nmin2_5948) (&gt;= nmin1_5947 nmin2_5948)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5947) (&lt;= nmin1_5947 flted_25_5946)) (and (&lt;= 0 nmin2_5948) (&lt;= nmin2_5948 flted_25_5945)))))))))) (exists ((flted_26_5940 Int)) (exists ((flted_26_5941 Int)) (exists ((nmin1_5942 Int)) (exists ((nmin2_5943 Int)) (and (and (and (= (+ flted_26_5941 1) flted_25_5532) (= (+ flted_26_5940 1) flted_25_5532)) (exists ((min_5944 Int)) (and (= nmin1_5534 (+ 1 min_5944)) (or (and (= min_5944 nmin1_5942) (&lt; nmin1_5942 nmin2_5943)) (and (= min_5944 nmin2_5943) (&gt;= nmin1_5942 nmin2_5943)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5942) (&lt;= nmin1_5942 flted_26_5941)) (and (&lt;= 0 nmin2_5943) (&lt;= nmin2_5943 flted_26_5940)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (exists ((min_5960 Int)) (and (= nmin (+ 1 min_5960)) (or (and (= min_5960 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5960 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5955 Int)) (exists ((flted_25_5956 Int)) (exists ((nmin1_5957 Int)) (exists ((nmin2_5958 Int)) (and (and (and (= (+ flted_25_5956 1) flted_25_5531) (= (+ flted_25_5955 2) flted_25_5531)) (exists ((min_5959 Int)) (and (= nmin2_5536 (+ 1 min_5959)) (or (and (= min_5959 nmin1_5957) (&lt; nmin1_5957 nmin2_5958)) (and (= min_5959 nmin2_5958) (&gt;= nmin1_5957 nmin2_5958)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5957) (&lt;= nmin1_5957 flted_25_5956)) (and (&lt;= 0 nmin2_5958) (&lt;= nmin2_5958 flted_25_5955)))))))))) (exists ((flted_26_5950 Int)) (exists ((flted_26_5951 Int)) (exists ((nmin1_5952 Int)) (exists ((nmin2_5953 Int)) (and (and (and (= (+ flted_26_5951 1) flted_25_5531) (= (+ flted_26_5950 1) flted_25_5531)) (exists ((min_5954 Int)) (and (= nmin2_5536 (+ 1 min_5954)) (or (and (= min_5954 nmin1_5952) (&lt; nmin1_5952 nmin2_5953)) (and (= min_5954 nmin2_5953) (&gt;= nmin1_5952 nmin2_5953)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5952) (&lt;= nmin1_5952 flted_26_5951)) (and (&lt;= 0 nmin2_5953) (&lt;= nmin2_5953 flted_26_5950)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5535 1) (or (= flted_25_5531 0) (= nmin2_5536 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_5770 &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and;  &exist; min_5964 (nmin = 1 + min_5964 &and; min_5964 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532)  &#8866;   &exist; nmin_5962 (2 + flted_25_5531 = 1 + flted_25_5532 &and;  &exist; min_5963 (nmin_5962 = min_5963 + 1 &and; min_5963 = <b>min</b>(nmin1_5534,nmin2_5536)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_5770, flted_25_5531, flted_25_5532, nmin1_5534, nmin2_5536] : (( (not (((((((((((v_int_62_878PRMD = 1 + v_int_62_5770) &amp; (flted_25_5532 + 1 = n)) &amp; (flted_25_5531 + 2 = n)) &amp;  (exists (min_5964:((nmin = 1 + min_5964) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5964 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5964 = nmin1_5534)))))) ) &amp; ((flted_25_5532 &lt; flted_25_5531) | (v_int_62_5770 = flted_25_5532))) &amp; ((flted_25_5531 &lt;= flted_25_5532) | (v_int_62_5770 = flted_25_5531))) &amp; (0 &lt;= nmin2_5536)) &amp; (nmin2_5536 &lt;= flted_25_5531)) &amp; (0 &lt;= nmin1_5534)) &amp; (nmin1_5534 &lt;= flted_25_5532))))  |  (exists (nmin_5962:((2 + flted_25_5531 = 1 + flted_25_5532) &amp;  (exists (min_5963:((nmin_5962 = min_5963 + 1) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_5963 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_5963 = nmin1_5534)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_62_878PRMD,n,nmin,v_int_62_5770,flted_25_5531,flted_25_5532,nmin1_5534,nmin2_5536]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_5974  &exist; flted_25_5975  &exist; nmin1_5976  &exist; nmin2_5977 (flted_25_5975 + 1 = flted_25_5532 &and; flted_25_5974 + 2 = flted_25_5532 &and;  &exist; min_5978 (nmin1_5534 = 1 + min_5978 &and; min_5978 = <b>min</b>(nmin1_5976,nmin2_5977)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5976 &and; nmin1_5976 &le; flted_25_5975 &and; 0 &le; nmin2_5977 &and; nmin2_5977 &le; flted_25_5974) &or;  &exist; flted_26_5969  &exist; flted_26_5970  &exist; nmin1_5971  &exist; nmin2_5972 (flted_26_5970 + 1 = flted_25_5532 &and; flted_26_5969 + 1 = flted_25_5532 &and;  &exist; min_5973 (nmin1_5534 = 1 + min_5973 &and; min_5973 = <b>min</b>(nmin1_5971,nmin2_5972)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_5971 &and; nmin1_5971 &le; flted_26_5970 &and; 0 &le; nmin2_5972 &and; nmin2_5972 &le; flted_26_5969)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and;  &exist; min_5989 (nmin = 1 + min_5989 &and; min_5989 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; ((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5984  &exist; flted_25_5985  &exist; nmin1_5986  &exist; nmin2_5987 (flted_25_5985 + 1 = flted_25_5531 &and; flted_25_5984 + 2 = flted_25_5531 &and;  &exist; min_5988 (nmin2_5536 = 1 + min_5988 &and; min_5988 = <b>min</b>(nmin1_5986,nmin2_5987)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5986 &and; nmin1_5986 &le; flted_25_5985 &and; 0 &le; nmin2_5987 &and; nmin2_5987 &le; flted_25_5984) &or;  &exist; flted_26_5979  &exist; flted_26_5980  &exist; nmin1_5981  &exist; nmin2_5982 (flted_26_5980 + 1 = flted_25_5531 &and; flted_26_5979 + 1 = flted_25_5531 &and;  &exist; min_5983 (nmin2_5536 = 1 + min_5983 &and; min_5983 = <b>min</b>(nmin1_5981,nmin2_5982)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5981 &and; nmin1_5981 &le; flted_26_5980 &and; 0 &le; nmin2_5982 &and; nmin2_5982 &le; flted_26_5979)))  &#8866;  r_5535 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5533 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun r_5535 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_5974 Int)) (exists ((flted_25_5975 Int)) (exists ((nmin1_5976 Int)) (exists ((nmin2_5977 Int)) (and (and (and (= (+ flted_25_5975 1) flted_25_5532) (= (+ flted_25_5974 2) flted_25_5532)) (exists ((min_5978 Int)) (and (= nmin1_5534 (+ 1 min_5978)) (or (and (= min_5978 nmin1_5976) (&lt; nmin1_5976 nmin2_5977)) (and (= min_5978 nmin2_5977) (&gt;= nmin1_5976 nmin2_5977)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5976) (&lt;= nmin1_5976 flted_25_5975)) (and (&lt;= 0 nmin2_5977) (&lt;= nmin2_5977 flted_25_5974)))))))))) (exists ((flted_26_5969 Int)) (exists ((flted_26_5970 Int)) (exists ((nmin1_5971 Int)) (exists ((nmin2_5972 Int)) (and (and (and (= (+ flted_26_5970 1) flted_25_5532) (= (+ flted_26_5969 1) flted_25_5532)) (exists ((min_5973 Int)) (and (= nmin1_5534 (+ 1 min_5973)) (or (and (= min_5973 nmin1_5971) (&lt; nmin1_5971 nmin2_5972)) (and (= min_5973 nmin2_5972) (&gt;= nmin1_5971 nmin2_5972)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_5971) (&lt;= nmin1_5971 flted_26_5970)) (and (&lt;= 0 nmin2_5972) (&lt;= nmin2_5972 flted_26_5969)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (exists ((min_5989 Int)) (and (= nmin (+ 1 min_5989)) (or (and (= min_5989 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_5989 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5984 Int)) (exists ((flted_25_5985 Int)) (exists ((nmin1_5986 Int)) (exists ((nmin2_5987 Int)) (and (and (and (= (+ flted_25_5985 1) flted_25_5531) (= (+ flted_25_5984 2) flted_25_5531)) (exists ((min_5988 Int)) (and (= nmin2_5536 (+ 1 min_5988)) (or (and (= min_5988 nmin1_5986) (&lt; nmin1_5986 nmin2_5987)) (and (= min_5988 nmin2_5987) (&gt;= nmin1_5986 nmin2_5987)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5986) (&lt;= nmin1_5986 flted_25_5985)) (and (&lt;= 0 nmin2_5987) (&lt;= nmin2_5987 flted_25_5984)))))))))) (exists ((flted_26_5979 Int)) (exists ((flted_26_5980 Int)) (exists ((nmin1_5981 Int)) (exists ((nmin2_5982 Int)) (and (and (and (= (+ flted_26_5980 1) flted_25_5531) (= (+ flted_26_5979 1) flted_25_5531)) (exists ((min_5983 Int)) (and (= nmin2_5536 (+ 1 min_5983)) (or (and (= min_5983 nmin1_5981) (&lt; nmin1_5981 nmin2_5982)) (and (= min_5983 nmin2_5982) (&gt;= nmin1_5981 nmin2_5982)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5981) (&lt;= nmin1_5981 flted_26_5980)) (and (&lt;= 0 nmin2_5982) (&lt;= nmin2_5982 flted_26_5979)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5535 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5535 = <b>null</b> &and; flted_25_5531 = 0 &and; nmin2_5536 = 0) &or;  &exist; flted_25_5999  &exist; flted_25_6000  &exist; nmin1_6001  &exist; nmin2_6002 (flted_25_6000 + 1 = flted_25_5531 &and; flted_25_5999 + 2 = flted_25_5531 &and;  &exist; min_6003 (nmin2_5536 = 1 + min_6003 &and; min_6003 = <b>min</b>(nmin1_6001,nmin2_6002)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_6001 &and; nmin1_6001 &le; flted_25_6000 &and; 0 &le; nmin2_6002 &and; nmin2_6002 &le; flted_25_5999) &or;  &exist; flted_26_5994  &exist; flted_26_5995  &exist; nmin1_5996  &exist; nmin2_5997 (flted_26_5995 + 1 = flted_25_5531 &and; flted_26_5994 + 1 = flted_25_5531 &and;  &exist; min_5998 (nmin2_5536 = 1 + min_5998 &and; min_5998 = <b>min</b>(nmin1_5996,nmin2_5997)) &and; r_5535 &ne; <b>null</b> &and; 0 &le; nmin1_5996 &and; nmin1_5996 &le; flted_26_5995 &and; 0 &le; nmin2_5997 &and; nmin2_5997 &le; flted_26_5994)) &and; v_int_62_878' = 1 + v_int_62_5770 &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and;  &exist; min_6014 (nmin = 1 + min_6014 &and; min_6014 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and; ((l_5533 = <b>null</b> &and; flted_25_5532 = 0 &and; nmin1_5534 = 0) &or;  &exist; flted_25_6009  &exist; flted_25_6010  &exist; nmin1_6011  &exist; nmin2_6012 (flted_25_6010 + 1 = flted_25_5532 &and; flted_25_6009 + 2 = flted_25_5532 &and;  &exist; min_6013 (nmin1_5534 = 1 + min_6013 &and; min_6013 = <b>min</b>(nmin1_6011,nmin2_6012)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_6011 &and; nmin1_6011 &le; flted_25_6010 &and; 0 &le; nmin2_6012 &and; nmin2_6012 &le; flted_25_6009) &or;  &exist; flted_26_6004  &exist; flted_26_6005  &exist; nmin1_6006  &exist; nmin2_6007 (flted_26_6005 + 1 = flted_25_5532 &and; flted_26_6004 + 1 = flted_25_5532 &and;  &exist; min_6008 (nmin1_5534 = 1 + min_6008 &and; min_6008 = <b>min</b>(nmin1_6006,nmin2_6007)) &and; l_5533 &ne; <b>null</b> &and; 0 &le; nmin1_6006 &and; nmin1_6006 &le; flted_26_6005 &and; 0 &le; nmin2_6007 &and; nmin2_6007 &le; flted_26_6004)))  &#8866;  l_5533 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5535 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun l_5533 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5535 1) (and (= flted_25_5531 0) (= nmin2_5536 0))) (exists ((flted_25_5999 Int)) (exists ((flted_25_6000 Int)) (exists ((nmin1_6001 Int)) (exists ((nmin2_6002 Int)) (and (and (and (= (+ flted_25_6000 1) flted_25_5531) (= (+ flted_25_5999 2) flted_25_5531)) (exists ((min_6003 Int)) (and (= nmin2_5536 (+ 1 min_6003)) (or (and (= min_6003 nmin1_6001) (&lt; nmin1_6001 nmin2_6002)) (and (= min_6003 nmin2_6002) (&gt;= nmin1_6001 nmin2_6002)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_6001) (&lt;= nmin1_6001 flted_25_6000)) (and (&lt;= 0 nmin2_6002) (&lt;= nmin2_6002 flted_25_5999)))))))))) (exists ((flted_26_5994 Int)) (exists ((flted_26_5995 Int)) (exists ((nmin1_5996 Int)) (exists ((nmin2_5997 Int)) (and (and (and (= (+ flted_26_5995 1) flted_25_5531) (= (+ flted_26_5994 1) flted_25_5531)) (exists ((min_5998 Int)) (and (= nmin2_5536 (+ 1 min_5998)) (or (and (= min_5998 nmin1_5996) (&lt; nmin1_5996 nmin2_5997)) (and (= min_5998 nmin2_5997) (&gt;= nmin1_5996 nmin2_5997)))))) (and (&gt; r_5535 0) (and (and (&lt;= 0 nmin1_5996) (&lt;= nmin1_5996 flted_26_5995)) (and (&lt;= 0 nmin2_5997) (&lt;= nmin2_5997 flted_26_5994)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (exists ((min_6014 Int)) (and (= nmin (+ 1 min_6014)) (or (and (= min_6014 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6014 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (or (or (and (&lt; l_5533 1) (and (= flted_25_5532 0) (= nmin1_5534 0))) (exists ((flted_25_6009 Int)) (exists ((flted_25_6010 Int)) (exists ((nmin1_6011 Int)) (exists ((nmin2_6012 Int)) (and (and (and (= (+ flted_25_6010 1) flted_25_5532) (= (+ flted_25_6009 2) flted_25_5532)) (exists ((min_6013 Int)) (and (= nmin1_5534 (+ 1 min_6013)) (or (and (= min_6013 nmin1_6011) (&lt; nmin1_6011 nmin2_6012)) (and (= min_6013 nmin2_6012) (&gt;= nmin1_6011 nmin2_6012)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_6011) (&lt;= nmin1_6011 flted_25_6010)) (and (&lt;= 0 nmin2_6012) (&lt;= nmin2_6012 flted_25_6009)))))))))) (exists ((flted_26_6004 Int)) (exists ((flted_26_6005 Int)) (exists ((nmin1_6006 Int)) (exists ((nmin2_6007 Int)) (and (and (and (= (+ flted_26_6005 1) flted_25_5532) (= (+ flted_26_6004 1) flted_25_5532)) (exists ((min_6008 Int)) (and (= nmin1_5534 (+ 1 min_6008)) (or (and (= min_6008 nmin1_6006) (&lt; nmin1_6006 nmin2_6007)) (and (= min_6008 nmin2_6007) (&gt;= nmin1_6006 nmin2_6007)))))) (and (&gt; l_5533 0) (and (and (&lt;= 0 nmin1_6006) (&lt;= nmin1_6006 flted_26_6005)) (and (&lt;= 0 nmin2_6007) (&lt;= nmin2_6007 flted_26_6004)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5533 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>( &exist; min_6039 (nmin = 1 + min_6039 &and; min_6039 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and;  &exist; nmin_6037 ( &exist; min_6038 (nmin_6037 = 1 + min_6038 &and; min_6038 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = flted_25_5532 + 1) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and; v_int_62_878' = 1 + v_int_62_5770)  &#8866;  v_int_62_878' = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_6039 Int)) (and (= nmin (+ 1 min_6039)) (or (and (= min_6039 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6039 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (exists ((nmin_6037 Int)) (and (exists ((min_6038 Int)) (and (= nmin_6037 (+ 1 min_6038)) (or (and (= min_6038 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6038 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))) (= (+ flted_25_5531 2) (+ flted_25_5532 1)))))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
;Negation of Consequence<br/>
(assert (not (= v_int_62_878_primed n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_5770 &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; flted_25_5531 + 2 = n &and; flted_25_5532 + 1 = n &and;  &exist; min_6043 (nmin = 1 + min_6043 &and; min_6043 = <b>min</b>(nmin1_5534,nmin2_5536)) &and;  &exist; nmin_6041 ( &exist; min_6042 (nmin_6041 = 1 + min_6042 &and; min_6042 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = flted_25_5532 + 1) &and; 0 &le; nmin2_5536 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin1_5534 &and; nmin1_5534 &le; flted_25_5532)  &#8866;   &exist; min_6040 (nmin = min_6040 + 1 &and; min_6040 = <b>min</b>(nmin1_5534,nmin2_5536))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, v_int_62_5770, n, flted_25_5531, flted_25_5532, nmin, nmin1_5534, nmin2_5536] : (( (not ((((((((((((v_int_62_878PRMD = 1 + v_int_62_5770) &amp; ((flted_25_5531 &lt;= flted_25_5532) | (v_int_62_5770 = flted_25_5531))) &amp; ((flted_25_5532 &lt; flted_25_5531) | (v_int_62_5770 = flted_25_5532))) &amp; (flted_25_5531 + 2 = n)) &amp; (flted_25_5532 + 1 = n)) &amp;  (exists (min_6043:((nmin = 1 + min_6043) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_6043 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_6043 = nmin1_5534)))))) ) &amp;  (exists (nmin_6041:( (exists (min_6042:((nmin_6041 = 1 + min_6042) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_6042 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_6042 = nmin1_5534))))))  &amp; (flted_25_5531 + 2 = flted_25_5532 + 1)))) ) &amp; (0 &lt;= nmin2_5536)) &amp; (nmin2_5536 &lt;= flted_25_5531)) &amp; (0 &lt;= nmin1_5534)) &amp; (nmin1_5534 &lt;= flted_25_5532))))  |  (exists (min_6040:((nmin = min_6040 + 1) &amp; (((nmin1_5534 &gt;= nmin2_5536 &amp; min_6040 = nmin2_5536) | (nmin2_5536 &gt; nmin1_5534 &amp; min_6040 = nmin1_5534)))))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_62_878PRMD,v_int_62_5770,n,flted_25_5531,flted_25_5532,nmin,nmin1_5534,nmin2_5536]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_5534 &and; nmin2_5536 &le; flted_25_5531 &and; 0 &le; nmin2_5536 &and; v_int_62_878' = 1 + v_int_62_5770 &and;  &exist; min_6046 (nmin = 1 + min_6046 &and; min_6046 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and;  &exist; nmin_6044 ( &exist; min_6045 (nmin_6044 = 1 + min_6045 &and; min_6045 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = flted_25_5532 + 1) &and; nmin1_5534 &le; flted_25_5532)  &#8866;  1 + flted_25_5532 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (exists ((min_6046 Int)) (and (= nmin (+ 1 min_6046)) (or (and (= min_6046 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6046 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (exists ((nmin_6044 Int)) (and (exists ((min_6045 Int)) (and (= nmin_6044 (+ 1 min_6045)) (or (and (= min_6045 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6045 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))) (= (+ flted_25_5531 2) (+ flted_25_5532 1)))))<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_25_5532) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_5534 &le; flted_25_5532 &and; 0 &le; nmin1_5534 &and; 0 &le; nmin2_5536 &and; v_int_62_878' = 1 + v_int_62_5770 &and;  &exist; min_6049 (nmin = 1 + min_6049 &and; min_6049 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5532 + 1 = n &and; flted_25_5531 + 2 = n &and; (flted_25_5532 &lt; flted_25_5531 &or; v_int_62_5770 = flted_25_5532) &and; (flted_25_5531 &le; flted_25_5532 &or; v_int_62_5770 = flted_25_5531) &and;  &exist; nmin_6047 ( &exist; min_6048 (nmin_6047 = 1 + min_6048 &and; min_6048 = <b>min</b>(nmin1_5534,nmin2_5536)) &and; flted_25_5531 + 2 = flted_25_5532 + 1) &and; nmin2_5536 &le; flted_25_5531)  &#8866;  2 + flted_25_5531 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_62_5770 () Int)<br/>
(declare-fun nmin1_5534 () Int)<br/>
(declare-fun flted_25_5532 () Int)<br/>
(declare-fun nmin2_5536 () Int)<br/>
(declare-fun flted_25_5531 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_5534 flted_25_5532))<br/>
(assert (&lt;= 0 nmin1_5534))<br/>
(assert (&lt;= 0 nmin2_5536))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_5770)))<br/>
(assert (exists ((min_6049 Int)) (and (= nmin (+ 1 min_6049)) (or (and (= min_6049 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6049 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))))<br/>
(assert (= (+ flted_25_5532 1) n))<br/>
(assert (= (+ flted_25_5531 2) n))<br/>
(assert (or (&lt; flted_25_5532 flted_25_5531) (= v_int_62_5770 flted_25_5532)))<br/>
(assert (or (&lt;= flted_25_5531 flted_25_5532) (= v_int_62_5770 flted_25_5531)))<br/>
(assert (exists ((nmin_6047 Int)) (and (exists ((min_6048 Int)) (and (= nmin_6047 (+ 1 min_6048)) (or (and (= min_6048 nmin1_5534) (&lt; nmin1_5534 nmin2_5536)) (and (= min_6048 nmin2_5536) (&gt;= nmin1_5534 nmin2_5536))))) (= (+ flted_25_5531 2) (+ flted_25_5532 1)))))<br/>
(assert (&lt;= nmin2_5536 flted_25_5531))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 2 flted_25_5531) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6079  &exist; flted_25_6080  &exist; nmin1_6081  &exist; nmin2_6082 (flted_25_6080 + 1 = flted_26_5538 &and; flted_25_6079 + 2 = flted_26_5538 &and;  &exist; min_6083 (nmin2_5543 = 1 + min_6083 &and; min_6083 = <b>min</b>(nmin1_6081,nmin2_6082)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6081 &and; nmin1_6081 &le; flted_25_6080 &and; 0 &le; nmin2_6082 &and; nmin2_6082 &le; flted_25_6079) &or;  &exist; flted_26_6074  &exist; flted_26_6075  &exist; nmin1_6076  &exist; nmin2_6077 (flted_26_6075 + 1 = flted_26_5538 &and; flted_26_6074 + 1 = flted_26_5538 &and;  &exist; min_6078 (nmin2_5543 = 1 + min_6078 &and; min_6078 = <b>min</b>(nmin1_6076,nmin2_6077)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6076 &and; nmin1_6076 &le; flted_26_6075 &and; 0 &le; nmin2_6077 &and; nmin2_6077 &le; flted_26_6074)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and;  &exist; min_6094 (nmin = 1 + min_6094 &and; min_6094 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539 &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6089  &exist; flted_25_6090  &exist; nmin1_6091  &exist; nmin2_6092 (flted_25_6090 + 1 = flted_26_5539 &and; flted_25_6089 + 2 = flted_26_5539 &and;  &exist; min_6093 (nmin1_5541 = 1 + min_6093 &and; min_6093 = <b>min</b>(nmin1_6091,nmin2_6092)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6091 &and; nmin1_6091 &le; flted_25_6090 &and; 0 &le; nmin2_6092 &and; nmin2_6092 &le; flted_25_6089) &or;  &exist; flted_26_6084  &exist; flted_26_6085  &exist; nmin1_6086  &exist; nmin2_6087 (flted_26_6085 + 1 = flted_26_5539 &and; flted_26_6084 + 1 = flted_26_5539 &and;  &exist; min_6088 (nmin1_5541 = 1 + min_6088 &and; min_6088 = <b>min</b>(nmin1_6086,nmin2_6087)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6086 &and; nmin1_6086 &le; flted_26_6085 &and; 0 &le; nmin2_6087 &and; nmin2_6087 &le; flted_26_6084)))  &#8866;  (l_5540 = <b>null</b> &or; flted_26_5539 = 0 &or; nmin1_5541 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6079 Int)) (exists ((flted_25_6080 Int)) (exists ((nmin1_6081 Int)) (exists ((nmin2_6082 Int)) (and (and (and (= (+ flted_25_6080 1) flted_26_5538) (= (+ flted_25_6079 2) flted_26_5538)) (exists ((min_6083 Int)) (and (= nmin2_5543 (+ 1 min_6083)) (or (and (= min_6083 nmin1_6081) (&lt; nmin1_6081 nmin2_6082)) (and (= min_6083 nmin2_6082) (&gt;= nmin1_6081 nmin2_6082)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6081) (&lt;= nmin1_6081 flted_25_6080)) (and (&lt;= 0 nmin2_6082) (&lt;= nmin2_6082 flted_25_6079)))))))))) (exists ((flted_26_6074 Int)) (exists ((flted_26_6075 Int)) (exists ((nmin1_6076 Int)) (exists ((nmin2_6077 Int)) (and (and (and (= (+ flted_26_6075 1) flted_26_5538) (= (+ flted_26_6074 1) flted_26_5538)) (exists ((min_6078 Int)) (and (= nmin2_5543 (+ 1 min_6078)) (or (and (= min_6078 nmin1_6076) (&lt; nmin1_6076 nmin2_6077)) (and (= min_6078 nmin2_6077) (&gt;= nmin1_6076 nmin2_6077)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6076) (&lt;= nmin1_6076 flted_26_6075)) (and (&lt;= 0 nmin2_6077) (&lt;= nmin2_6077 flted_26_6074)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (exists ((min_6094 Int)) (and (= nmin (+ 1 min_6094)) (or (and (= min_6094 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6094 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6089 Int)) (exists ((flted_25_6090 Int)) (exists ((nmin1_6091 Int)) (exists ((nmin2_6092 Int)) (and (and (and (= (+ flted_25_6090 1) flted_26_5539) (= (+ flted_25_6089 2) flted_26_5539)) (exists ((min_6093 Int)) (and (= nmin1_5541 (+ 1 min_6093)) (or (and (= min_6093 nmin1_6091) (&lt; nmin1_6091 nmin2_6092)) (and (= min_6093 nmin2_6092) (&gt;= nmin1_6091 nmin2_6092)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6091) (&lt;= nmin1_6091 flted_25_6090)) (and (&lt;= 0 nmin2_6092) (&lt;= nmin2_6092 flted_25_6089)))))))))) (exists ((flted_26_6084 Int)) (exists ((flted_26_6085 Int)) (exists ((nmin1_6086 Int)) (exists ((nmin2_6087 Int)) (and (and (and (= (+ flted_26_6085 1) flted_26_5539) (= (+ flted_26_6084 1) flted_26_5539)) (exists ((min_6088 Int)) (and (= nmin1_5541 (+ 1 min_6088)) (or (and (= min_6088 nmin1_6086) (&lt; nmin1_6086 nmin2_6087)) (and (= min_6088 nmin2_6087) (&gt;= nmin1_6086 nmin2_6087)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6086) (&lt;= nmin1_6086 flted_26_6085)) (and (&lt;= 0 nmin2_6087) (&lt;= nmin2_6087 flted_26_6084)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5540 1) (or (= flted_26_5539 0) (= nmin1_5541 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6101  &exist; flted_25_6102  &exist; nmin1_6103  &exist; nmin2_6104 (flted_25_6102 + 1 = flted_26_5539 &and; flted_25_6101 + 2 = flted_26_5539 &and;  &exist; min_6105 (nmin1_5541 = 1 + min_6105 &and; min_6105 = <b>min</b>(nmin1_6103,nmin2_6104)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6103 &and; nmin1_6103 &le; flted_25_6102 &and; 0 &le; nmin2_6104 &and; nmin2_6104 &le; flted_25_6101) &or;  &exist; flted_26_6096  &exist; flted_26_6097  &exist; nmin1_6098  &exist; nmin2_6099 (flted_26_6097 + 1 = flted_26_5539 &and; flted_26_6096 + 1 = flted_26_5539 &and;  &exist; min_6100 (nmin1_5541 = 1 + min_6100 &and; min_6100 = <b>min</b>(nmin1_6098,nmin2_6099)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6098 &and; nmin1_6098 &le; flted_26_6097 &and; 0 &le; nmin2_6099 &and; nmin2_6099 &le; flted_26_6096)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_6116 (nmin = 1 + min_6116 &and; min_6116 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6111  &exist; flted_25_6112  &exist; nmin1_6113  &exist; nmin2_6114 (flted_25_6112 + 1 = flted_26_5538 &and; flted_25_6111 + 2 = flted_26_5538 &and;  &exist; min_6115 (nmin2_5543 = 1 + min_6115 &and; min_6115 = <b>min</b>(nmin1_6113,nmin2_6114)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6113 &and; nmin1_6113 &le; flted_25_6112 &and; 0 &le; nmin2_6114 &and; nmin2_6114 &le; flted_25_6111) &or;  &exist; flted_26_6106  &exist; flted_26_6107  &exist; nmin1_6108  &exist; nmin2_6109 (flted_26_6107 + 1 = flted_26_5538 &and; flted_26_6106 + 1 = flted_26_5538 &and;  &exist; min_6110 (nmin2_5543 = 1 + min_6110 &and; min_6110 = <b>min</b>(nmin1_6108,nmin2_6109)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6108 &and; nmin1_6108 &le; flted_26_6107 &and; 0 &le; nmin2_6109 &and; nmin2_6109 &le; flted_26_6106)))  &#8866;  (r_5542 = <b>null</b> &or; flted_26_5538 = 0 &or; nmin2_5543 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6101 Int)) (exists ((flted_25_6102 Int)) (exists ((nmin1_6103 Int)) (exists ((nmin2_6104 Int)) (and (and (and (= (+ flted_25_6102 1) flted_26_5539) (= (+ flted_25_6101 2) flted_26_5539)) (exists ((min_6105 Int)) (and (= nmin1_5541 (+ 1 min_6105)) (or (and (= min_6105 nmin1_6103) (&lt; nmin1_6103 nmin2_6104)) (and (= min_6105 nmin2_6104) (&gt;= nmin1_6103 nmin2_6104)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6103) (&lt;= nmin1_6103 flted_25_6102)) (and (&lt;= 0 nmin2_6104) (&lt;= nmin2_6104 flted_25_6101)))))))))) (exists ((flted_26_6096 Int)) (exists ((flted_26_6097 Int)) (exists ((nmin1_6098 Int)) (exists ((nmin2_6099 Int)) (and (and (and (= (+ flted_26_6097 1) flted_26_5539) (= (+ flted_26_6096 1) flted_26_5539)) (exists ((min_6100 Int)) (and (= nmin1_5541 (+ 1 min_6100)) (or (and (= min_6100 nmin1_6098) (&lt; nmin1_6098 nmin2_6099)) (and (= min_6100 nmin2_6099) (&gt;= nmin1_6098 nmin2_6099)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6098) (&lt;= nmin1_6098 flted_26_6097)) (and (&lt;= 0 nmin2_6099) (&lt;= nmin2_6099 flted_26_6096)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (exists ((min_6116 Int)) (and (= nmin (+ 1 min_6116)) (or (and (= min_6116 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6116 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6111 Int)) (exists ((flted_25_6112 Int)) (exists ((nmin1_6113 Int)) (exists ((nmin2_6114 Int)) (and (and (and (= (+ flted_25_6112 1) flted_26_5538) (= (+ flted_25_6111 2) flted_26_5538)) (exists ((min_6115 Int)) (and (= nmin2_5543 (+ 1 min_6115)) (or (and (= min_6115 nmin1_6113) (&lt; nmin1_6113 nmin2_6114)) (and (= min_6115 nmin2_6114) (&gt;= nmin1_6113 nmin2_6114)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6113) (&lt;= nmin1_6113 flted_25_6112)) (and (&lt;= 0 nmin2_6114) (&lt;= nmin2_6114 flted_25_6111)))))))))) (exists ((flted_26_6106 Int)) (exists ((flted_26_6107 Int)) (exists ((nmin1_6108 Int)) (exists ((nmin2_6109 Int)) (and (and (and (= (+ flted_26_6107 1) flted_26_5538) (= (+ flted_26_6106 1) flted_26_5538)) (exists ((min_6110 Int)) (and (= nmin2_5543 (+ 1 min_6110)) (or (and (= min_6110 nmin1_6108) (&lt; nmin1_6108 nmin2_6109)) (and (= min_6110 nmin2_6109) (&gt;= nmin1_6108 nmin2_6109)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6108) (&lt;= nmin1_6108 flted_26_6107)) (and (&lt;= 0 nmin2_6109) (&lt;= nmin2_6109 flted_26_6106)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5542 1) (or (= flted_26_5538 0) (= nmin2_5543 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_6050 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_6120 (nmin = 1 + min_6120 &and; min_6120 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539)  &#8866;   &exist; nmin_6118 (1 + flted_26_5538 = 1 + flted_26_5539 &and;  &exist; min_6119 (nmin_6118 = min_6119 + 1 &and; min_6119 = <b>min</b>(nmin1_5541,nmin2_5543)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_6050, flted_26_5538, flted_26_5539, nmin1_5541, nmin2_5543] : (( (not (((((((((((v_int_62_878PRMD = 1 + v_int_62_6050) &amp; (flted_26_5539 + 1 = n)) &amp; (flted_26_5538 + 1 = n)) &amp;  (exists (min_6120:((nmin = 1 + min_6120) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6120 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6120 = nmin1_5541)))))) ) &amp; ((flted_26_5539 &lt; flted_26_5538) | (v_int_62_6050 = flted_26_5539))) &amp; ((flted_26_5538 &lt;= flted_26_5539) | (v_int_62_6050 = flted_26_5538))) &amp; (0 &lt;= nmin2_5543)) &amp; (nmin2_5543 &lt;= flted_26_5538)) &amp; (0 &lt;= nmin1_5541)) &amp; (nmin1_5541 &lt;= flted_26_5539))))  |  (exists (nmin_6118:((1 + flted_26_5538 = 1 + flted_26_5539) &amp;  (exists (min_6119:((nmin_6118 = min_6119 + 1) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6119 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6119 = nmin1_5541)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_62_878PRMD,n,nmin,v_int_62_6050,flted_26_5538,flted_26_5539,nmin1_5541,nmin2_5543]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6130  &exist; flted_25_6131  &exist; nmin1_6132  &exist; nmin2_6133 (flted_25_6131 + 1 = flted_26_5539 &and; flted_25_6130 + 2 = flted_26_5539 &and;  &exist; min_6134 (nmin1_5541 = 1 + min_6134 &and; min_6134 = <b>min</b>(nmin1_6132,nmin2_6133)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6132 &and; nmin1_6132 &le; flted_25_6131 &and; 0 &le; nmin2_6133 &and; nmin2_6133 &le; flted_25_6130) &or;  &exist; flted_26_6125  &exist; flted_26_6126  &exist; nmin1_6127  &exist; nmin2_6128 (flted_26_6126 + 1 = flted_26_5539 &and; flted_26_6125 + 1 = flted_26_5539 &and;  &exist; min_6129 (nmin1_5541 = 1 + min_6129 &and; min_6129 = <b>min</b>(nmin1_6127,nmin2_6128)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6127 &and; nmin1_6127 &le; flted_26_6126 &and; 0 &le; nmin2_6128 &and; nmin2_6128 &le; flted_26_6125)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and;  &exist; min_6145 (nmin = 1 + min_6145 &and; min_6145 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6140  &exist; flted_25_6141  &exist; nmin1_6142  &exist; nmin2_6143 (flted_25_6141 + 1 = flted_26_5538 &and; flted_25_6140 + 2 = flted_26_5538 &and;  &exist; min_6144 (nmin2_5543 = 1 + min_6144 &and; min_6144 = <b>min</b>(nmin1_6142,nmin2_6143)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6142 &and; nmin1_6142 &le; flted_25_6141 &and; 0 &le; nmin2_6143 &and; nmin2_6143 &le; flted_25_6140) &or;  &exist; flted_26_6135  &exist; flted_26_6136  &exist; nmin1_6137  &exist; nmin2_6138 (flted_26_6136 + 1 = flted_26_5538 &and; flted_26_6135 + 1 = flted_26_5538 &and;  &exist; min_6139 (nmin2_5543 = 1 + min_6139 &and; min_6139 = <b>min</b>(nmin1_6137,nmin2_6138)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6137 &and; nmin1_6137 &le; flted_26_6136 &and; 0 &le; nmin2_6138 &and; nmin2_6138 &le; flted_26_6135)))  &#8866;  r_5542 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6130 Int)) (exists ((flted_25_6131 Int)) (exists ((nmin1_6132 Int)) (exists ((nmin2_6133 Int)) (and (and (and (= (+ flted_25_6131 1) flted_26_5539) (= (+ flted_25_6130 2) flted_26_5539)) (exists ((min_6134 Int)) (and (= nmin1_5541 (+ 1 min_6134)) (or (and (= min_6134 nmin1_6132) (&lt; nmin1_6132 nmin2_6133)) (and (= min_6134 nmin2_6133) (&gt;= nmin1_6132 nmin2_6133)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6132) (&lt;= nmin1_6132 flted_25_6131)) (and (&lt;= 0 nmin2_6133) (&lt;= nmin2_6133 flted_25_6130)))))))))) (exists ((flted_26_6125 Int)) (exists ((flted_26_6126 Int)) (exists ((nmin1_6127 Int)) (exists ((nmin2_6128 Int)) (and (and (and (= (+ flted_26_6126 1) flted_26_5539) (= (+ flted_26_6125 1) flted_26_5539)) (exists ((min_6129 Int)) (and (= nmin1_5541 (+ 1 min_6129)) (or (and (= min_6129 nmin1_6127) (&lt; nmin1_6127 nmin2_6128)) (and (= min_6129 nmin2_6128) (&gt;= nmin1_6127 nmin2_6128)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6127) (&lt;= nmin1_6127 flted_26_6126)) (and (&lt;= 0 nmin2_6128) (&lt;= nmin2_6128 flted_26_6125)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (exists ((min_6145 Int)) (and (= nmin (+ 1 min_6145)) (or (and (= min_6145 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6145 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6140 Int)) (exists ((flted_25_6141 Int)) (exists ((nmin1_6142 Int)) (exists ((nmin2_6143 Int)) (and (and (and (= (+ flted_25_6141 1) flted_26_5538) (= (+ flted_25_6140 2) flted_26_5538)) (exists ((min_6144 Int)) (and (= nmin2_5543 (+ 1 min_6144)) (or (and (= min_6144 nmin1_6142) (&lt; nmin1_6142 nmin2_6143)) (and (= min_6144 nmin2_6143) (&gt;= nmin1_6142 nmin2_6143)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6142) (&lt;= nmin1_6142 flted_25_6141)) (and (&lt;= 0 nmin2_6143) (&lt;= nmin2_6143 flted_25_6140)))))))))) (exists ((flted_26_6135 Int)) (exists ((flted_26_6136 Int)) (exists ((nmin1_6137 Int)) (exists ((nmin2_6138 Int)) (and (and (and (= (+ flted_26_6136 1) flted_26_5538) (= (+ flted_26_6135 1) flted_26_5538)) (exists ((min_6139 Int)) (and (= nmin2_5543 (+ 1 min_6139)) (or (and (= min_6139 nmin1_6137) (&lt; nmin1_6137 nmin2_6138)) (and (= min_6139 nmin2_6138) (&gt;= nmin1_6137 nmin2_6138)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6137) (&lt;= nmin1_6137 flted_26_6136)) (and (&lt;= 0 nmin2_6138) (&lt;= nmin2_6138 flted_26_6135)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5542 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6155  &exist; flted_25_6156  &exist; nmin1_6157  &exist; nmin2_6158 (flted_25_6156 + 1 = flted_26_5538 &and; flted_25_6155 + 2 = flted_26_5538 &and;  &exist; min_6159 (nmin2_5543 = 1 + min_6159 &and; min_6159 = <b>min</b>(nmin1_6157,nmin2_6158)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6157 &and; nmin1_6157 &le; flted_25_6156 &and; 0 &le; nmin2_6158 &and; nmin2_6158 &le; flted_25_6155) &or;  &exist; flted_26_6150  &exist; flted_26_6151  &exist; nmin1_6152  &exist; nmin2_6153 (flted_26_6151 + 1 = flted_26_5538 &and; flted_26_6150 + 1 = flted_26_5538 &and;  &exist; min_6154 (nmin2_5543 = 1 + min_6154 &and; min_6154 = <b>min</b>(nmin1_6152,nmin2_6153)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6152 &and; nmin1_6152 &le; flted_26_6151 &and; 0 &le; nmin2_6153 &and; nmin2_6153 &le; flted_26_6150)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and;  &exist; min_6170 (nmin = 1 + min_6170 &and; min_6170 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6165  &exist; flted_25_6166  &exist; nmin1_6167  &exist; nmin2_6168 (flted_25_6166 + 1 = flted_26_5539 &and; flted_25_6165 + 2 = flted_26_5539 &and;  &exist; min_6169 (nmin1_5541 = 1 + min_6169 &and; min_6169 = <b>min</b>(nmin1_6167,nmin2_6168)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6167 &and; nmin1_6167 &le; flted_25_6166 &and; 0 &le; nmin2_6168 &and; nmin2_6168 &le; flted_25_6165) &or;  &exist; flted_26_6160  &exist; flted_26_6161  &exist; nmin1_6162  &exist; nmin2_6163 (flted_26_6161 + 1 = flted_26_5539 &and; flted_26_6160 + 1 = flted_26_5539 &and;  &exist; min_6164 (nmin1_5541 = 1 + min_6164 &and; min_6164 = <b>min</b>(nmin1_6162,nmin2_6163)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6162 &and; nmin1_6162 &le; flted_26_6161 &and; 0 &le; nmin2_6163 &and; nmin2_6163 &le; flted_26_6160)))  &#8866;  l_5540 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6155 Int)) (exists ((flted_25_6156 Int)) (exists ((nmin1_6157 Int)) (exists ((nmin2_6158 Int)) (and (and (and (= (+ flted_25_6156 1) flted_26_5538) (= (+ flted_25_6155 2) flted_26_5538)) (exists ((min_6159 Int)) (and (= nmin2_5543 (+ 1 min_6159)) (or (and (= min_6159 nmin1_6157) (&lt; nmin1_6157 nmin2_6158)) (and (= min_6159 nmin2_6158) (&gt;= nmin1_6157 nmin2_6158)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6157) (&lt;= nmin1_6157 flted_25_6156)) (and (&lt;= 0 nmin2_6158) (&lt;= nmin2_6158 flted_25_6155)))))))))) (exists ((flted_26_6150 Int)) (exists ((flted_26_6151 Int)) (exists ((nmin1_6152 Int)) (exists ((nmin2_6153 Int)) (and (and (and (= (+ flted_26_6151 1) flted_26_5538) (= (+ flted_26_6150 1) flted_26_5538)) (exists ((min_6154 Int)) (and (= nmin2_5543 (+ 1 min_6154)) (or (and (= min_6154 nmin1_6152) (&lt; nmin1_6152 nmin2_6153)) (and (= min_6154 nmin2_6153) (&gt;= nmin1_6152 nmin2_6153)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6152) (&lt;= nmin1_6152 flted_26_6151)) (and (&lt;= 0 nmin2_6153) (&lt;= nmin2_6153 flted_26_6150)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (exists ((min_6170 Int)) (and (= nmin (+ 1 min_6170)) (or (and (= min_6170 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6170 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6165 Int)) (exists ((flted_25_6166 Int)) (exists ((nmin1_6167 Int)) (exists ((nmin2_6168 Int)) (and (and (and (= (+ flted_25_6166 1) flted_26_5539) (= (+ flted_25_6165 2) flted_26_5539)) (exists ((min_6169 Int)) (and (= nmin1_5541 (+ 1 min_6169)) (or (and (= min_6169 nmin1_6167) (&lt; nmin1_6167 nmin2_6168)) (and (= min_6169 nmin2_6168) (&gt;= nmin1_6167 nmin2_6168)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6167) (&lt;= nmin1_6167 flted_25_6166)) (and (&lt;= 0 nmin2_6168) (&lt;= nmin2_6168 flted_25_6165)))))))))) (exists ((flted_26_6160 Int)) (exists ((flted_26_6161 Int)) (exists ((nmin1_6162 Int)) (exists ((nmin2_6163 Int)) (and (and (and (= (+ flted_26_6161 1) flted_26_5539) (= (+ flted_26_6160 1) flted_26_5539)) (exists ((min_6164 Int)) (and (= nmin1_5541 (+ 1 min_6164)) (or (and (= min_6164 nmin1_6162) (&lt; nmin1_6162 nmin2_6163)) (and (= min_6164 nmin2_6163) (&gt;= nmin1_6162 nmin2_6163)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6162) (&lt;= nmin1_6162 flted_26_6161)) (and (&lt;= 0 nmin2_6163) (&lt;= nmin2_6163 flted_26_6160)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5540 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6180  &exist; flted_25_6181  &exist; nmin1_6182  &exist; nmin2_6183 (flted_25_6181 + 1 = flted_26_5538 &and; flted_25_6180 + 2 = flted_26_5538 &and;  &exist; min_6184 (nmin2_5543 = 1 + min_6184 &and; min_6184 = <b>min</b>(nmin1_6182,nmin2_6183)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6182 &and; nmin1_6182 &le; flted_25_6181 &and; 0 &le; nmin2_6183 &and; nmin2_6183 &le; flted_25_6180) &or;  &exist; flted_26_6175  &exist; flted_26_6176  &exist; nmin1_6177  &exist; nmin2_6178 (flted_26_6176 + 1 = flted_26_5538 &and; flted_26_6175 + 1 = flted_26_5538 &and;  &exist; min_6179 (nmin2_5543 = 1 + min_6179 &and; min_6179 = <b>min</b>(nmin1_6177,nmin2_6178)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6177 &and; nmin1_6177 &le; flted_26_6176 &and; 0 &le; nmin2_6178 &and; nmin2_6178 &le; flted_26_6175)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and;  &exist; min_6195 (nmin = 1 + min_6195 &and; min_6195 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539 &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6190  &exist; flted_25_6191  &exist; nmin1_6192  &exist; nmin2_6193 (flted_25_6191 + 1 = flted_26_5539 &and; flted_25_6190 + 2 = flted_26_5539 &and;  &exist; min_6194 (nmin1_5541 = 1 + min_6194 &and; min_6194 = <b>min</b>(nmin1_6192,nmin2_6193)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6192 &and; nmin1_6192 &le; flted_25_6191 &and; 0 &le; nmin2_6193 &and; nmin2_6193 &le; flted_25_6190) &or;  &exist; flted_26_6185  &exist; flted_26_6186  &exist; nmin1_6187  &exist; nmin2_6188 (flted_26_6186 + 1 = flted_26_5539 &and; flted_26_6185 + 1 = flted_26_5539 &and;  &exist; min_6189 (nmin1_5541 = 1 + min_6189 &and; min_6189 = <b>min</b>(nmin1_6187,nmin2_6188)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6187 &and; nmin1_6187 &le; flted_26_6186 &and; 0 &le; nmin2_6188 &and; nmin2_6188 &le; flted_26_6185)))  &#8866;  (l_5540 = <b>null</b> &or; flted_26_5539 = 0 &or; nmin1_5541 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6180 Int)) (exists ((flted_25_6181 Int)) (exists ((nmin1_6182 Int)) (exists ((nmin2_6183 Int)) (and (and (and (= (+ flted_25_6181 1) flted_26_5538) (= (+ flted_25_6180 2) flted_26_5538)) (exists ((min_6184 Int)) (and (= nmin2_5543 (+ 1 min_6184)) (or (and (= min_6184 nmin1_6182) (&lt; nmin1_6182 nmin2_6183)) (and (= min_6184 nmin2_6183) (&gt;= nmin1_6182 nmin2_6183)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6182) (&lt;= nmin1_6182 flted_25_6181)) (and (&lt;= 0 nmin2_6183) (&lt;= nmin2_6183 flted_25_6180)))))))))) (exists ((flted_26_6175 Int)) (exists ((flted_26_6176 Int)) (exists ((nmin1_6177 Int)) (exists ((nmin2_6178 Int)) (and (and (and (= (+ flted_26_6176 1) flted_26_5538) (= (+ flted_26_6175 1) flted_26_5538)) (exists ((min_6179 Int)) (and (= nmin2_5543 (+ 1 min_6179)) (or (and (= min_6179 nmin1_6177) (&lt; nmin1_6177 nmin2_6178)) (and (= min_6179 nmin2_6178) (&gt;= nmin1_6177 nmin2_6178)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6177) (&lt;= nmin1_6177 flted_26_6176)) (and (&lt;= 0 nmin2_6178) (&lt;= nmin2_6178 flted_26_6175)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (exists ((min_6195 Int)) (and (= nmin (+ 1 min_6195)) (or (and (= min_6195 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6195 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6190 Int)) (exists ((flted_25_6191 Int)) (exists ((nmin1_6192 Int)) (exists ((nmin2_6193 Int)) (and (and (and (= (+ flted_25_6191 1) flted_26_5539) (= (+ flted_25_6190 2) flted_26_5539)) (exists ((min_6194 Int)) (and (= nmin1_5541 (+ 1 min_6194)) (or (and (= min_6194 nmin1_6192) (&lt; nmin1_6192 nmin2_6193)) (and (= min_6194 nmin2_6193) (&gt;= nmin1_6192 nmin2_6193)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6192) (&lt;= nmin1_6192 flted_25_6191)) (and (&lt;= 0 nmin2_6193) (&lt;= nmin2_6193 flted_25_6190)))))))))) (exists ((flted_26_6185 Int)) (exists ((flted_26_6186 Int)) (exists ((nmin1_6187 Int)) (exists ((nmin2_6188 Int)) (and (and (and (= (+ flted_26_6186 1) flted_26_5539) (= (+ flted_26_6185 1) flted_26_5539)) (exists ((min_6189 Int)) (and (= nmin1_5541 (+ 1 min_6189)) (or (and (= min_6189 nmin1_6187) (&lt; nmin1_6187 nmin2_6188)) (and (= min_6189 nmin2_6188) (&gt;= nmin1_6187 nmin2_6188)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6187) (&lt;= nmin1_6187 flted_26_6186)) (and (&lt;= 0 nmin2_6188) (&lt;= nmin2_6188 flted_26_6185)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; l_5540 1) (or (= flted_26_5539 0) (= nmin1_5541 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6202  &exist; flted_25_6203  &exist; nmin1_6204  &exist; nmin2_6205 (flted_25_6203 + 1 = flted_26_5539 &and; flted_25_6202 + 2 = flted_26_5539 &and;  &exist; min_6206 (nmin1_5541 = 1 + min_6206 &and; min_6206 = <b>min</b>(nmin1_6204,nmin2_6205)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6204 &and; nmin1_6204 &le; flted_25_6203 &and; 0 &le; nmin2_6205 &and; nmin2_6205 &le; flted_25_6202) &or;  &exist; flted_26_6197  &exist; flted_26_6198  &exist; nmin1_6199  &exist; nmin2_6200 (flted_26_6198 + 1 = flted_26_5539 &and; flted_26_6197 + 1 = flted_26_5539 &and;  &exist; min_6201 (nmin1_5541 = 1 + min_6201 &and; min_6201 = <b>min</b>(nmin1_6199,nmin2_6200)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6199 &and; nmin1_6199 &le; flted_26_6198 &and; 0 &le; nmin2_6200 &and; nmin2_6200 &le; flted_26_6197)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_6217 (nmin = 1 + min_6217 &and; min_6217 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6212  &exist; flted_25_6213  &exist; nmin1_6214  &exist; nmin2_6215 (flted_25_6213 + 1 = flted_26_5538 &and; flted_25_6212 + 2 = flted_26_5538 &and;  &exist; min_6216 (nmin2_5543 = 1 + min_6216 &and; min_6216 = <b>min</b>(nmin1_6214,nmin2_6215)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6214 &and; nmin1_6214 &le; flted_25_6213 &and; 0 &le; nmin2_6215 &and; nmin2_6215 &le; flted_25_6212) &or;  &exist; flted_26_6207  &exist; flted_26_6208  &exist; nmin1_6209  &exist; nmin2_6210 (flted_26_6208 + 1 = flted_26_5538 &and; flted_26_6207 + 1 = flted_26_5538 &and;  &exist; min_6211 (nmin2_5543 = 1 + min_6211 &and; min_6211 = <b>min</b>(nmin1_6209,nmin2_6210)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6209 &and; nmin1_6209 &le; flted_26_6208 &and; 0 &le; nmin2_6210 &and; nmin2_6210 &le; flted_26_6207)))  &#8866;  (r_5542 = <b>null</b> &or; flted_26_5538 = 0 &or; nmin2_5543 = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6202 Int)) (exists ((flted_25_6203 Int)) (exists ((nmin1_6204 Int)) (exists ((nmin2_6205 Int)) (and (and (and (= (+ flted_25_6203 1) flted_26_5539) (= (+ flted_25_6202 2) flted_26_5539)) (exists ((min_6206 Int)) (and (= nmin1_5541 (+ 1 min_6206)) (or (and (= min_6206 nmin1_6204) (&lt; nmin1_6204 nmin2_6205)) (and (= min_6206 nmin2_6205) (&gt;= nmin1_6204 nmin2_6205)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6204) (&lt;= nmin1_6204 flted_25_6203)) (and (&lt;= 0 nmin2_6205) (&lt;= nmin2_6205 flted_25_6202)))))))))) (exists ((flted_26_6197 Int)) (exists ((flted_26_6198 Int)) (exists ((nmin1_6199 Int)) (exists ((nmin2_6200 Int)) (and (and (and (= (+ flted_26_6198 1) flted_26_5539) (= (+ flted_26_6197 1) flted_26_5539)) (exists ((min_6201 Int)) (and (= nmin1_5541 (+ 1 min_6201)) (or (and (= min_6201 nmin1_6199) (&lt; nmin1_6199 nmin2_6200)) (and (= min_6201 nmin2_6200) (&gt;= nmin1_6199 nmin2_6200)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6199) (&lt;= nmin1_6199 flted_26_6198)) (and (&lt;= 0 nmin2_6200) (&lt;= nmin2_6200 flted_26_6197)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (exists ((min_6217 Int)) (and (= nmin (+ 1 min_6217)) (or (and (= min_6217 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6217 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6212 Int)) (exists ((flted_25_6213 Int)) (exists ((nmin1_6214 Int)) (exists ((nmin2_6215 Int)) (and (and (and (= (+ flted_25_6213 1) flted_26_5538) (= (+ flted_25_6212 2) flted_26_5538)) (exists ((min_6216 Int)) (and (= nmin2_5543 (+ 1 min_6216)) (or (and (= min_6216 nmin1_6214) (&lt; nmin1_6214 nmin2_6215)) (and (= min_6216 nmin2_6215) (&gt;= nmin1_6214 nmin2_6215)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6214) (&lt;= nmin1_6214 flted_25_6213)) (and (&lt;= 0 nmin2_6215) (&lt;= nmin2_6215 flted_25_6212)))))))))) (exists ((flted_26_6207 Int)) (exists ((flted_26_6208 Int)) (exists ((nmin1_6209 Int)) (exists ((nmin2_6210 Int)) (and (and (and (= (+ flted_26_6208 1) flted_26_5538) (= (+ flted_26_6207 1) flted_26_5538)) (exists ((min_6211 Int)) (and (= nmin2_5543 (+ 1 min_6211)) (or (and (= min_6211 nmin1_6209) (&lt; nmin1_6209 nmin2_6210)) (and (= min_6211 nmin2_6210) (&gt;= nmin1_6209 nmin2_6210)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6209) (&lt;= nmin1_6209 flted_26_6208)) (and (&lt;= 0 nmin2_6210) (&lt;= nmin2_6210 flted_26_6207)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; r_5542 1) (or (= flted_26_5538 0) (= nmin2_5543 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_6050 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_6221 (nmin = 1 + min_6221 &and; min_6221 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539)  &#8866;   &exist; nmin_6219 (2 + flted_26_5538 = 1 + flted_26_5539 &and;  &exist; min_6220 (nmin_6219 = min_6220 + 1 &and; min_6220 = <b>min</b>(nmin1_5541,nmin2_5543)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_6050, flted_26_5538, flted_26_5539, nmin1_5541, nmin2_5543] : (( (not (((((((((((v_int_62_878PRMD = 1 + v_int_62_6050) &amp; (flted_26_5539 + 1 = n)) &amp; (flted_26_5538 + 1 = n)) &amp;  (exists (min_6221:((nmin = 1 + min_6221) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6221 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6221 = nmin1_5541)))))) ) &amp; ((flted_26_5539 &lt; flted_26_5538) | (v_int_62_6050 = flted_26_5539))) &amp; ((flted_26_5538 &lt;= flted_26_5539) | (v_int_62_6050 = flted_26_5538))) &amp; (0 &lt;= nmin2_5543)) &amp; (nmin2_5543 &lt;= flted_26_5538)) &amp; (0 &lt;= nmin1_5541)) &amp; (nmin1_5541 &lt;= flted_26_5539))))  |  (exists (nmin_6219:((2 + flted_26_5538 = 1 + flted_26_5539) &amp;  (exists (min_6220:((nmin_6219 = min_6220 + 1) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6220 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6220 = nmin1_5541)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_62_878PRMD,v_int_62_878PRMD,nmin,v_int_62_878PRMD-1,v_int_62_878PRMD-1,v_int_62_878PRMD-1,nmin-1,nmin2_5543]: 1 &lt;= nmin &lt;= nmin2_5543 &lt; v_int_62_878PRMD}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_6050 &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and;  &exist; min_6244 (nmin = 1 + min_6244 &and; min_6244 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6239  &exist; flted_25_6240  &exist; nmin1_6241  &exist; nmin2_6242 (flted_25_6240 + 1 = flted_26_5538 &and; flted_25_6239 + 2 = flted_26_5538 &and;  &exist; min_6243 (nmin2_5543 = 1 + min_6243 &and; min_6243 = <b>min</b>(nmin1_6241,nmin2_6242)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6241 &and; nmin1_6241 &le; flted_25_6240 &and; 0 &le; nmin2_6242 &and; nmin2_6242 &le; flted_25_6239) &or;  &exist; flted_26_6234  &exist; flted_26_6235  &exist; nmin1_6236  &exist; nmin2_6237 (flted_26_6235 + 1 = flted_26_5538 &and; flted_26_6234 + 1 = flted_26_5538 &and;  &exist; min_6238 (nmin2_5543 = 1 + min_6238 &and; min_6238 = <b>min</b>(nmin1_6236,nmin2_6237)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6236 &and; nmin1_6236 &le; flted_26_6235 &and; 0 &le; nmin2_6237 &and; nmin2_6237 &le; flted_26_6234)) &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6229  &exist; flted_25_6230  &exist; nmin1_6231  &exist; nmin2_6232 (flted_25_6230 + 1 = flted_26_5539 &and; flted_25_6229 + 2 = flted_26_5539 &and;  &exist; min_6233 (nmin1_5541 = 1 + min_6233 &and; min_6233 = <b>min</b>(nmin1_6231,nmin2_6232)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6231 &and; nmin1_6231 &le; flted_25_6230 &and; 0 &le; nmin2_6232 &and; nmin2_6232 &le; flted_25_6229) &or;  &exist; flted_26_6224  &exist; flted_26_6225  &exist; nmin1_6226  &exist; nmin2_6227 (flted_26_6225 + 1 = flted_26_5539 &and; flted_26_6224 + 1 = flted_26_5539 &and;  &exist; min_6228 (nmin1_5541 = 1 + min_6228 &and; min_6228 = <b>min</b>(nmin1_6226,nmin2_6227)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6226 &and; nmin1_6226 &le; flted_26_6225 &and; 0 &le; nmin2_6227 &and; nmin2_6227 &le; flted_26_6224)))  &#8866;   &exist; nmin_6222 (2 + flted_26_5538 = 1 + flted_26_5539 &and;  &exist; min_6223 (nmin_6222 = min_6223 + 1 &and; min_6223 = <b>min</b>(nmin1_5541,nmin2_5543)))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, n, nmin, v_int_62_6050, r_5542, l_5540, flted_26_5538, flted_26_5539, nmin1_5541, nmin2_5543] : (( (not (((((((((((((v_int_62_878PRMD = 1 + v_int_62_6050) &amp; (flted_26_5539 + 1 = n)) &amp; (flted_26_5538 + 1 = n)) &amp;  (exists (min_6244:((nmin = 1 + min_6244) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6244 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6244 = nmin1_5541)))))) ) &amp; (0 &lt;= nmin1_5541)) &amp; (nmin1_5541 &lt;= flted_26_5539)) &amp; (0 &lt;= nmin2_5543)) &amp; (nmin2_5543 &lt;= flted_26_5538)) &amp; ((flted_26_5539 &lt; flted_26_5538) | (v_int_62_6050 = flted_26_5539))) &amp; ((flted_26_5538 &lt;= flted_26_5539) | (v_int_62_6050 = flted_26_5538))) &amp; ((((r_5542 &lt; 1) &amp; ((flted_26_5538 = 0) &amp; (nmin2_5543 = 0))) |  (exists (flted_25_6239: (exists (flted_25_6240: (exists (nmin1_6241: (exists (nmin2_6242:((((flted_25_6240 + 1 = flted_26_5538) &amp; (flted_25_6239 + 2 = flted_26_5538)) &amp;  (exists (min_6243:((nmin2_5543 = 1 + min_6243) &amp; (((nmin1_6241 &gt;= nmin2_6242 &amp; min_6243 = nmin2_6242) | (nmin2_6242 &gt; nmin1_6241 &amp; min_6243 = nmin1_6241)))))) ) &amp; ((r_5542 &gt; 0) &amp; (((0 &lt;= nmin1_6241) &amp; (nmin1_6241 &lt;= flted_25_6240)) &amp; ((0 &lt;= nmin2_6242) &amp; (nmin2_6242 &lt;= flted_25_6239))))))) )) )) )) ) |  (exists (flted_26_6234: (exists (flted_26_6235: (exists (nmin1_6236: (exists (nmin2_6237:((((flted_26_6235 + 1 = flted_26_5538) &amp; (flted_26_6234 + 1 = flted_26_5538)) &amp;  (exists (min_6238:((nmin2_5543 = 1 + min_6238) &amp; (((nmin1_6236 &gt;= nmin2_6237 &amp; min_6238 = nmin2_6237) | (nmin2_6237 &gt; nmin1_6236 &amp; min_6238 = nmin1_6236)))))) ) &amp; ((r_5542 &gt; 0) &amp; (((0 &lt;= nmin1_6236) &amp; (nmin1_6236 &lt;= flted_26_6235)) &amp; ((0 &lt;= nmin2_6237) &amp; (nmin2_6237 &lt;= flted_26_6234))))))) )) )) )) )) &amp; ((((l_5540 &lt; 1) &amp; ((flted_26_5539 = 0) &amp; (nmin1_5541 = 0))) |  (exists (flted_25_6229: (exists (flted_25_6230: (exists (nmin1_6231: (exists (nmin2_6232:((((flted_25_6230 + 1 = flted_26_5539) &amp; (flted_25_6229 + 2 = flted_26_5539)) &amp;  (exists (min_6233:((nmin1_5541 = 1 + min_6233) &amp; (((nmin1_6231 &gt;= nmin2_6232 &amp; min_6233 = nmin2_6232) | (nmin2_6232 &gt; nmin1_6231 &amp; min_6233 = nmin1_6231)))))) ) &amp; ((l_5540 &gt; 0) &amp; (((0 &lt;= nmin1_6231) &amp; (nmin1_6231 &lt;= flted_25_6230)) &amp; ((0 &lt;= nmin2_6232) &amp; (nmin2_6232 &lt;= flted_25_6229))))))) )) )) )) ) |  (exists (flted_26_6224: (exists (flted_26_6225: (exists (nmin1_6226: (exists (nmin2_6227:((((flted_26_6225 + 1 = flted_26_5539) &amp; (flted_26_6224 + 1 = flted_26_5539)) &amp;  (exists (min_6228:((nmin1_5541 = 1 + min_6228) &amp; (((nmin1_6226 &gt;= nmin2_6227 &amp; min_6228 = nmin2_6227) | (nmin2_6227 &gt; nmin1_6226 &amp; min_6228 = nmin1_6226)))))) ) &amp; ((l_5540 &gt; 0) &amp; (((0 &lt;= nmin1_6226) &amp; (nmin1_6226 &lt;= flted_26_6225)) &amp; ((0 &lt;= nmin2_6227) &amp; (nmin2_6227 &lt;= flted_26_6224))))))) )) )) )) ))))  |  (exists (nmin_6222:((2 + flted_26_5538 = 1 + flted_26_5539) &amp;  (exists (min_6223:((nmin_6222 = min_6223 + 1) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6223 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6223 = nmin1_5541)))))) ))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul> {[v_int_62_878PRMD,v_int_62_878PRMD,nmin,v_int_62_878PRMD-1,r_5542,l_5540,v_int_62_878PRMD-1,v_int_62_878PRMD-1,nmin-1,nmin2_5543]: 2 &lt;= nmin &lt;= nmin2_5543 &lt; v_int_62_878PRMD &amp;&amp; 1 &lt;= r_5542 &amp;&amp; 1 &lt;= l_5540}</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6254  &exist; flted_25_6255  &exist; nmin1_6256  &exist; nmin2_6257 (flted_25_6255 + 1 = flted_26_5539 &and; flted_25_6254 + 2 = flted_26_5539 &and;  &exist; min_6258 (nmin1_5541 = 1 + min_6258 &and; min_6258 = <b>min</b>(nmin1_6256,nmin2_6257)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6256 &and; nmin1_6256 &le; flted_25_6255 &and; 0 &le; nmin2_6257 &and; nmin2_6257 &le; flted_25_6254) &or;  &exist; flted_26_6249  &exist; flted_26_6250  &exist; nmin1_6251  &exist; nmin2_6252 (flted_26_6250 + 1 = flted_26_5539 &and; flted_26_6249 + 1 = flted_26_5539 &and;  &exist; min_6253 (nmin1_5541 = 1 + min_6253 &and; min_6253 = <b>min</b>(nmin1_6251,nmin2_6252)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6251 &and; nmin1_6251 &le; flted_26_6250 &and; 0 &le; nmin2_6252 &and; nmin2_6252 &le; flted_26_6249)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and;  &exist; min_6269 (nmin = 1 + min_6269 &and; min_6269 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; ((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6264  &exist; flted_25_6265  &exist; nmin1_6266  &exist; nmin2_6267 (flted_25_6265 + 1 = flted_26_5538 &and; flted_25_6264 + 2 = flted_26_5538 &and;  &exist; min_6268 (nmin2_5543 = 1 + min_6268 &and; min_6268 = <b>min</b>(nmin1_6266,nmin2_6267)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6266 &and; nmin1_6266 &le; flted_25_6265 &and; 0 &le; nmin2_6267 &and; nmin2_6267 &le; flted_25_6264) &or;  &exist; flted_26_6259  &exist; flted_26_6260  &exist; nmin1_6261  &exist; nmin2_6262 (flted_26_6260 + 1 = flted_26_5538 &and; flted_26_6259 + 1 = flted_26_5538 &and;  &exist; min_6263 (nmin2_5543 = 1 + min_6263 &and; min_6263 = <b>min</b>(nmin1_6261,nmin2_6262)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6261 &and; nmin1_6261 &le; flted_26_6260 &and; 0 &le; nmin2_6262 &and; nmin2_6262 &le; flted_26_6259)))  &#8866;  r_5542 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun l_5540 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun r_5542 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6254 Int)) (exists ((flted_25_6255 Int)) (exists ((nmin1_6256 Int)) (exists ((nmin2_6257 Int)) (and (and (and (= (+ flted_25_6255 1) flted_26_5539) (= (+ flted_25_6254 2) flted_26_5539)) (exists ((min_6258 Int)) (and (= nmin1_5541 (+ 1 min_6258)) (or (and (= min_6258 nmin1_6256) (&lt; nmin1_6256 nmin2_6257)) (and (= min_6258 nmin2_6257) (&gt;= nmin1_6256 nmin2_6257)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6256) (&lt;= nmin1_6256 flted_25_6255)) (and (&lt;= 0 nmin2_6257) (&lt;= nmin2_6257 flted_25_6254)))))))))) (exists ((flted_26_6249 Int)) (exists ((flted_26_6250 Int)) (exists ((nmin1_6251 Int)) (exists ((nmin2_6252 Int)) (and (and (and (= (+ flted_26_6250 1) flted_26_5539) (= (+ flted_26_6249 1) flted_26_5539)) (exists ((min_6253 Int)) (and (= nmin1_5541 (+ 1 min_6253)) (or (and (= min_6253 nmin1_6251) (&lt; nmin1_6251 nmin2_6252)) (and (= min_6253 nmin2_6252) (&gt;= nmin1_6251 nmin2_6252)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6251) (&lt;= nmin1_6251 flted_26_6250)) (and (&lt;= 0 nmin2_6252) (&lt;= nmin2_6252 flted_26_6249)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (exists ((min_6269 Int)) (and (= nmin (+ 1 min_6269)) (or (and (= min_6269 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6269 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6264 Int)) (exists ((flted_25_6265 Int)) (exists ((nmin1_6266 Int)) (exists ((nmin2_6267 Int)) (and (and (and (= (+ flted_25_6265 1) flted_26_5538) (= (+ flted_25_6264 2) flted_26_5538)) (exists ((min_6268 Int)) (and (= nmin2_5543 (+ 1 min_6268)) (or (and (= min_6268 nmin1_6266) (&lt; nmin1_6266 nmin2_6267)) (and (= min_6268 nmin2_6267) (&gt;= nmin1_6266 nmin2_6267)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6266) (&lt;= nmin1_6266 flted_25_6265)) (and (&lt;= 0 nmin2_6267) (&lt;= nmin2_6267 flted_25_6264)))))))))) (exists ((flted_26_6259 Int)) (exists ((flted_26_6260 Int)) (exists ((nmin1_6261 Int)) (exists ((nmin2_6262 Int)) (and (and (and (= (+ flted_26_6260 1) flted_26_5538) (= (+ flted_26_6259 1) flted_26_5538)) (exists ((min_6263 Int)) (and (= nmin2_5543 (+ 1 min_6263)) (or (and (= min_6263 nmin1_6261) (&lt; nmin1_6261 nmin2_6262)) (and (= min_6263 nmin2_6262) (&gt;= nmin1_6261 nmin2_6262)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6261) (&lt;= nmin1_6261 flted_26_6260)) (and (&lt;= 0 nmin2_6262) (&lt;= nmin2_6262 flted_26_6259)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; r_5542 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(((r_5542 = <b>null</b> &and; flted_26_5538 = 0 &and; nmin2_5543 = 0) &or;  &exist; flted_25_6279  &exist; flted_25_6280  &exist; nmin1_6281  &exist; nmin2_6282 (flted_25_6280 + 1 = flted_26_5538 &and; flted_25_6279 + 2 = flted_26_5538 &and;  &exist; min_6283 (nmin2_5543 = 1 + min_6283 &and; min_6283 = <b>min</b>(nmin1_6281,nmin2_6282)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6281 &and; nmin1_6281 &le; flted_25_6280 &and; 0 &le; nmin2_6282 &and; nmin2_6282 &le; flted_25_6279) &or;  &exist; flted_26_6274  &exist; flted_26_6275  &exist; nmin1_6276  &exist; nmin2_6277 (flted_26_6275 + 1 = flted_26_5538 &and; flted_26_6274 + 1 = flted_26_5538 &and;  &exist; min_6278 (nmin2_5543 = 1 + min_6278 &and; min_6278 = <b>min</b>(nmin1_6276,nmin2_6277)) &and; r_5542 &ne; <b>null</b> &and; 0 &le; nmin1_6276 &and; nmin1_6276 &le; flted_26_6275 &and; 0 &le; nmin2_6277 &and; nmin2_6277 &le; flted_26_6274)) &and; v_int_62_878' = 1 + v_int_62_6050 &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and;  &exist; min_6294 (nmin = 1 + min_6294 &and; min_6294 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and; ((l_5540 = <b>null</b> &and; flted_26_5539 = 0 &and; nmin1_5541 = 0) &or;  &exist; flted_25_6289  &exist; flted_25_6290  &exist; nmin1_6291  &exist; nmin2_6292 (flted_25_6290 + 1 = flted_26_5539 &and; flted_25_6289 + 2 = flted_26_5539 &and;  &exist; min_6293 (nmin1_5541 = 1 + min_6293 &and; min_6293 = <b>min</b>(nmin1_6291,nmin2_6292)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6291 &and; nmin1_6291 &le; flted_25_6290 &and; 0 &le; nmin2_6292 &and; nmin2_6292 &le; flted_25_6289) &or;  &exist; flted_26_6284  &exist; flted_26_6285  &exist; nmin1_6286  &exist; nmin2_6287 (flted_26_6285 + 1 = flted_26_5539 &and; flted_26_6284 + 1 = flted_26_5539 &and;  &exist; min_6288 (nmin1_5541 = 1 + min_6288 &and; min_6288 = <b>min</b>(nmin1_6286,nmin2_6287)) &and; l_5540 &ne; <b>null</b> &and; 0 &le; nmin1_6286 &and; nmin1_6286 &le; flted_26_6285 &and; 0 &le; nmin2_6287 &and; nmin2_6287 &le; flted_26_6284)))  &#8866;  l_5540 = <b>null</b>
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun r_5542 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun l_5540 () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (or (or (and (&lt; r_5542 1) (and (= flted_26_5538 0) (= nmin2_5543 0))) (exists ((flted_25_6279 Int)) (exists ((flted_25_6280 Int)) (exists ((nmin1_6281 Int)) (exists ((nmin2_6282 Int)) (and (and (and (= (+ flted_25_6280 1) flted_26_5538) (= (+ flted_25_6279 2) flted_26_5538)) (exists ((min_6283 Int)) (and (= nmin2_5543 (+ 1 min_6283)) (or (and (= min_6283 nmin1_6281) (&lt; nmin1_6281 nmin2_6282)) (and (= min_6283 nmin2_6282) (&gt;= nmin1_6281 nmin2_6282)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6281) (&lt;= nmin1_6281 flted_25_6280)) (and (&lt;= 0 nmin2_6282) (&lt;= nmin2_6282 flted_25_6279)))))))))) (exists ((flted_26_6274 Int)) (exists ((flted_26_6275 Int)) (exists ((nmin1_6276 Int)) (exists ((nmin2_6277 Int)) (and (and (and (= (+ flted_26_6275 1) flted_26_5538) (= (+ flted_26_6274 1) flted_26_5538)) (exists ((min_6278 Int)) (and (= nmin2_5543 (+ 1 min_6278)) (or (and (= min_6278 nmin1_6276) (&lt; nmin1_6276 nmin2_6277)) (and (= min_6278 nmin2_6277) (&gt;= nmin1_6276 nmin2_6277)))))) (and (&gt; r_5542 0) (and (and (&lt;= 0 nmin1_6276) (&lt;= nmin1_6276 flted_26_6275)) (and (&lt;= 0 nmin2_6277) (&lt;= nmin2_6277 flted_26_6274)))))))))))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (exists ((min_6294 Int)) (and (= nmin (+ 1 min_6294)) (or (and (= min_6294 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6294 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (or (or (and (&lt; l_5540 1) (and (= flted_26_5539 0) (= nmin1_5541 0))) (exists ((flted_25_6289 Int)) (exists ((flted_25_6290 Int)) (exists ((nmin1_6291 Int)) (exists ((nmin2_6292 Int)) (and (and (and (= (+ flted_25_6290 1) flted_26_5539) (= (+ flted_25_6289 2) flted_26_5539)) (exists ((min_6293 Int)) (and (= nmin1_5541 (+ 1 min_6293)) (or (and (= min_6293 nmin1_6291) (&lt; nmin1_6291 nmin2_6292)) (and (= min_6293 nmin2_6292) (&gt;= nmin1_6291 nmin2_6292)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6291) (&lt;= nmin1_6291 flted_25_6290)) (and (&lt;= 0 nmin2_6292) (&lt;= nmin2_6292 flted_25_6289)))))))))) (exists ((flted_26_6284 Int)) (exists ((flted_26_6285 Int)) (exists ((nmin1_6286 Int)) (exists ((nmin2_6287 Int)) (and (and (and (= (+ flted_26_6285 1) flted_26_5539) (= (+ flted_26_6284 1) flted_26_5539)) (exists ((min_6288 Int)) (and (= nmin1_5541 (+ 1 min_6288)) (or (and (= min_6288 nmin1_6286) (&lt; nmin1_6286 nmin2_6287)) (and (= min_6288 nmin2_6287) (&gt;= nmin1_6286 nmin2_6287)))))) (and (&gt; l_5540 0) (and (and (&lt;= 0 nmin1_6286) (&lt;= nmin1_6286 flted_26_6285)) (and (&lt;= 0 nmin2_6287) (&lt;= nmin2_6287 flted_26_6284)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (&lt; l_5540 1)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>( &exist; min_6319 (nmin = 1 + min_6319 &and; min_6319 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and;  &exist; nmin_6317 ( &exist; min_6318 (nmin_6317 = 1 + min_6318 &and; min_6318 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = flted_26_5539 + 1) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and; v_int_62_878' = 1 + v_int_62_6050)  &#8866;  v_int_62_878' = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (exists ((min_6319 Int)) (and (= nmin (+ 1 min_6319)) (or (and (= min_6319 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6319 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (exists ((nmin_6317 Int)) (and (exists ((min_6318 Int)) (and (= nmin_6317 (+ 1 min_6318)) (or (and (= min_6318 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6318 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))) (= (+ flted_26_5538 1) (+ flted_26_5539 1)))))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
;Negation of Consequence<br/>
(assert (not (= v_int_62_878_primed n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(v_int_62_878' = 1 + v_int_62_6050 &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; flted_26_5538 + 1 = n &and; flted_26_5539 + 1 = n &and;  &exist; min_6323 (nmin = 1 + min_6323 &and; min_6323 = <b>min</b>(nmin1_5541,nmin2_5543)) &and;  &exist; nmin_6321 ( &exist; min_6322 (nmin_6321 = 1 + min_6322 &and; min_6322 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = flted_26_5539 + 1) &and; 0 &le; nmin2_5543 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin1_5541 &and; nmin1_5541 &le; flted_26_5539)  &#8866;   &exist; min_6320 (nmin = min_6320 + 1 &and; min_6320 = <b>min</b>(nmin1_5541,nmin2_5543))
<li class="Collapsed proverinput">Input to prover Z3
<ul>complement {[v_int_62_878PRMD, v_int_62_6050, n, flted_26_5538, flted_26_5539, nmin, nmin1_5541, nmin2_5543] : (( (not ((((((((((((v_int_62_878PRMD = 1 + v_int_62_6050) &amp; ((flted_26_5538 &lt;= flted_26_5539) | (v_int_62_6050 = flted_26_5538))) &amp; ((flted_26_5539 &lt; flted_26_5538) | (v_int_62_6050 = flted_26_5539))) &amp; (flted_26_5538 + 1 = n)) &amp; (flted_26_5539 + 1 = n)) &amp;  (exists (min_6323:((nmin = 1 + min_6323) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6323 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6323 = nmin1_5541)))))) ) &amp;  (exists (nmin_6321:( (exists (min_6322:((nmin_6321 = 1 + min_6322) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6322 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6322 = nmin1_5541))))))  &amp; (flted_26_5538 + 1 = flted_26_5539 + 1)))) ) &amp; (0 &lt;= nmin2_5543)) &amp; (nmin2_5543 &lt;= flted_26_5538)) &amp; (0 &lt;= nmin1_5541)) &amp; (nmin1_5541 &lt;= flted_26_5539))))  |  (exists (min_6320:((nmin = min_6320 + 1) &amp; (((nmin1_5541 &gt;= nmin2_5543 &amp; min_6320 = nmin2_5543) | (nmin2_5543 &gt; nmin1_5541 &amp; min_6320 = nmin1_5541)))))) ))};<br/>
</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>{[v_int_62_878PRMD,v_int_62_6050,n,flted_26_5538,flted_26_5539,nmin,nmin1_5541,nmin2_5543]  : FALSE }</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(0 &le; nmin1_5541 &and; nmin2_5543 &le; flted_26_5538 &and; 0 &le; nmin2_5543 &and; v_int_62_878' = 1 + v_int_62_6050 &and;  &exist; min_6326 (nmin = 1 + min_6326 &and; min_6326 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and;  &exist; nmin_6324 ( &exist; min_6325 (nmin_6324 = 1 + min_6325 &and; min_6325 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = flted_26_5539 + 1) &and; nmin1_5541 &le; flted_26_5539)  &#8866;  1 + flted_26_5539 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (exists ((min_6326 Int)) (and (= nmin (+ 1 min_6326)) (or (and (= min_6326 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6326 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (exists ((nmin_6324 Int)) (and (exists ((min_6325 Int)) (and (= nmin_6324 (+ 1 min_6325)) (or (and (= min_6325 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6325 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))) (= (+ flted_26_5538 1) (+ flted_26_5539 1)))))<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_26_5539) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(nmin1_5541 &le; flted_26_5539 &and; 0 &le; nmin1_5541 &and; 0 &le; nmin2_5543 &and; v_int_62_878' = 1 + v_int_62_6050 &and;  &exist; min_6329 (nmin = 1 + min_6329 &and; min_6329 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5539 + 1 = n &and; flted_26_5538 + 1 = n &and; (flted_26_5539 &lt; flted_26_5538 &or; v_int_62_6050 = flted_26_5539) &and; (flted_26_5538 &le; flted_26_5539 &or; v_int_62_6050 = flted_26_5538) &and;  &exist; nmin_6327 ( &exist; min_6328 (nmin_6327 = 1 + min_6328 &and; min_6328 = <b>min</b>(nmin1_5541,nmin2_5543)) &and; flted_26_5538 + 1 = flted_26_5539 + 1) &and; nmin2_5543 &le; flted_26_5538)  &#8866;  1 + flted_26_5538 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun v_int_62_878_primed () Int)<br/>
(declare-fun nmin () Int)<br/>
(declare-fun v_int_62_6050 () Int)<br/>
(declare-fun nmin1_5541 () Int)<br/>
(declare-fun flted_26_5539 () Int)<br/>
(declare-fun nmin2_5543 () Int)<br/>
(declare-fun flted_26_5538 () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= nmin1_5541 flted_26_5539))<br/>
(assert (&lt;= 0 nmin1_5541))<br/>
(assert (&lt;= 0 nmin2_5543))<br/>
(assert (= v_int_62_878_primed (+ 1 v_int_62_6050)))<br/>
(assert (exists ((min_6329 Int)) (and (= nmin (+ 1 min_6329)) (or (and (= min_6329 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6329 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))))<br/>
(assert (= (+ flted_26_5539 1) n))<br/>
(assert (= (+ flted_26_5538 1) n))<br/>
(assert (or (&lt; flted_26_5539 flted_26_5538) (= v_int_62_6050 flted_26_5539)))<br/>
(assert (or (&lt;= flted_26_5538 flted_26_5539) (= v_int_62_6050 flted_26_5538)))<br/>
(assert (exists ((nmin_6327 Int)) (and (exists ((min_6328 Int)) (and (= nmin_6327 (+ 1 min_6328)) (or (and (= min_6328 nmin1_5541) (&lt; nmin1_5541 nmin2_5543)) (and (= min_6328 nmin2_5543) (&gt;= nmin1_5541 nmin2_5543))))) (= (+ flted_26_5538 1) (+ flted_26_5539 1)))))<br/>
(assert (&lt;= nmin2_5543 flted_26_5538))<br/>
;Negation of Consequence<br/>
(assert (not (= (+ 1 flted_26_5538) n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_6337  &exist; flted_25_6338  &exist; nmin1_6339  &exist; nmin2_6340 (flted_25_6338 + 1 = n &and; flted_25_6337 + 2 = n &and;  &exist; min_6341 (nmin = 1 + min_6341 &and; min_6341 = <b>min</b>(nmin1_6339,nmin2_6340)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6339 &and; nmin1_6339 &le; flted_25_6338 &and; 0 &le; nmin2_6340 &and; nmin2_6340 &le; flted_25_6337) &or;  &exist; flted_26_6332  &exist; flted_26_6333  &exist; nmin1_6334  &exist; nmin2_6335 (flted_26_6333 + 1 = n &and; flted_26_6332 + 1 = n &and;  &exist; min_6336 (nmin = 1 + min_6336 &and; min_6336 = <b>min</b>(nmin1_6334,nmin2_6335)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6334 &and; nmin1_6334 &le; flted_26_6333 &and; 0 &le; nmin2_6335 &and; nmin2_6335 &le; flted_26_6332)))  &#8866;  (t = <b>null</b> &or; n = 0 &or; nmin = 0)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_6337 Int)) (exists ((flted_25_6338 Int)) (exists ((nmin1_6339 Int)) (exists ((nmin2_6340 Int)) (and (and (and (= (+ flted_25_6338 1) n) (= (+ flted_25_6337 2) n)) (exists ((min_6341 Int)) (and (= nmin (+ 1 min_6341)) (or (and (= min_6341 nmin1_6339) (&lt; nmin1_6339 nmin2_6340)) (and (= min_6341 nmin2_6340) (&gt;= nmin1_6339 nmin2_6340)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6339) (&lt;= nmin1_6339 flted_25_6338)) (and (&lt;= 0 nmin2_6340) (&lt;= nmin2_6340 flted_25_6337)))))))))) (exists ((flted_26_6332 Int)) (exists ((flted_26_6333 Int)) (exists ((nmin1_6334 Int)) (exists ((nmin2_6335 Int)) (and (and (and (= (+ flted_26_6333 1) n) (= (+ flted_26_6332 1) n)) (exists ((min_6336 Int)) (and (= nmin (+ 1 min_6336)) (or (and (= min_6336 nmin1_6334) (&lt; nmin1_6334 nmin2_6335)) (and (= min_6336 nmin2_6335) (&gt;= nmin1_6334 nmin2_6335)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6334) (&lt;= nmin1_6334 flted_26_6333)) (and (&lt;= 0 nmin2_6335) (&lt;= nmin2_6335 flted_26_6332)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; t 1) (or (= n 0) (= nmin 0)))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyinvalid">Verification condition
<ul>(0 &le; nmin &and; nmin &le; n)  &#8866;  0 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= 0 nmin))<br/>
(assert (&lt;= nmin n))<br/>
;Negation of Consequence<br/>
(assert (not (= 0 n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>sat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_6353  &exist; flted_25_6354  &exist; nmin1_6355  &exist; nmin2_6356 (flted_25_6354 + 1 = n &and; flted_25_6353 + 2 = n &and;  &exist; min_6357 (nmin = 1 + min_6357 &and; min_6357 = <b>min</b>(nmin1_6355,nmin2_6356)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6355 &and; nmin1_6355 &le; flted_25_6354 &and; 0 &le; nmin2_6356 &and; nmin2_6356 &le; flted_25_6353) &or;  &exist; flted_26_6348  &exist; flted_26_6349  &exist; nmin1_6350  &exist; nmin2_6351 (flted_26_6349 + 1 = n &and; flted_26_6348 + 1 = n &and;  &exist; min_6352 (nmin = 1 + min_6352 &and; min_6352 = <b>min</b>(nmin1_6350,nmin2_6351)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6350 &and; nmin1_6350 &le; flted_26_6349 &and; 0 &le; nmin2_6351 &and; nmin2_6351 &le; flted_26_6348)))  &#8866;  0 = n
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_6353 Int)) (exists ((flted_25_6354 Int)) (exists ((nmin1_6355 Int)) (exists ((nmin2_6356 Int)) (and (and (and (= (+ flted_25_6354 1) n) (= (+ flted_25_6353 2) n)) (exists ((min_6357 Int)) (and (= nmin (+ 1 min_6357)) (or (and (= min_6357 nmin1_6355) (&lt; nmin1_6355 nmin2_6356)) (and (= min_6357 nmin2_6356) (&gt;= nmin1_6355 nmin2_6356)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6355) (&lt;= nmin1_6355 flted_25_6354)) (and (&lt;= 0 nmin2_6356) (&lt;= nmin2_6356 flted_25_6353)))))))))) (exists ((flted_26_6348 Int)) (exists ((flted_26_6349 Int)) (exists ((nmin1_6350 Int)) (exists ((nmin2_6351 Int)) (and (and (and (= (+ flted_26_6349 1) n) (= (+ flted_26_6348 1) n)) (exists ((min_6352 Int)) (and (= nmin (+ 1 min_6352)) (or (and (= min_6352 nmin1_6350) (&lt; nmin1_6350 nmin2_6351)) (and (= min_6352 nmin2_6351) (&gt;= nmin1_6350 nmin2_6351)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6350) (&lt;= nmin1_6350 flted_26_6349)) (and (&lt;= 0 nmin2_6351) (&lt;= nmin2_6351 flted_26_6348)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= 0 n)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_6363  &exist; flted_25_6364  &exist; nmin1_6365  &exist; nmin2_6366 (flted_25_6364 + 1 = n &and; flted_25_6363 + 2 = n &and;  &exist; min_6367 (nmin = 1 + min_6367 &and; min_6367 = <b>min</b>(nmin1_6365,nmin2_6366)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6365 &and; nmin1_6365 &le; flted_25_6364 &and; 0 &le; nmin2_6366 &and; nmin2_6366 &le; flted_25_6363) &or;  &exist; flted_26_6358  &exist; flted_26_6359  &exist; nmin1_6360  &exist; nmin2_6361 (flted_26_6359 + 1 = n &and; flted_26_6358 + 1 = n &and;  &exist; min_6362 (nmin = 1 + min_6362 &and; min_6362 = <b>min</b>(nmin1_6360,nmin2_6361)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6360 &and; nmin1_6360 &le; flted_26_6359 &and; 0 &le; nmin2_6361 &and; nmin2_6361 &le; flted_26_6358)))  &#8866;  nmin = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun n () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun nmin () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_6363 Int)) (exists ((flted_25_6364 Int)) (exists ((nmin1_6365 Int)) (exists ((nmin2_6366 Int)) (and (and (and (= (+ flted_25_6364 1) n) (= (+ flted_25_6363 2) n)) (exists ((min_6367 Int)) (and (= nmin (+ 1 min_6367)) (or (and (= min_6367 nmin1_6365) (&lt; nmin1_6365 nmin2_6366)) (and (= min_6367 nmin2_6366) (&gt;= nmin1_6365 nmin2_6366)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6365) (&lt;= nmin1_6365 flted_25_6364)) (and (&lt;= 0 nmin2_6366) (&lt;= nmin2_6366 flted_25_6363)))))))))) (exists ((flted_26_6358 Int)) (exists ((flted_26_6359 Int)) (exists ((nmin1_6360 Int)) (exists ((nmin2_6361 Int)) (and (and (and (= (+ flted_26_6359 1) n) (= (+ flted_26_6358 1) n)) (exists ((min_6362 Int)) (and (= nmin (+ 1 min_6362)) (or (and (= min_6362 nmin1_6360) (&lt; nmin1_6360 nmin2_6361)) (and (= min_6362 nmin2_6361) (&gt;= nmin1_6360 nmin2_6361)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6360) (&lt;= nmin1_6360 flted_26_6359)) (and (&lt;= 0 nmin2_6361) (&lt;= nmin2_6361 flted_26_6358)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= nmin 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>(t = <b>null</b> &and; ((t = <b>null</b> &and; n = 0 &and; nmin = 0) &or;  &exist; flted_25_6373  &exist; flted_25_6374  &exist; nmin1_6375  &exist; nmin2_6376 (flted_25_6374 + 1 = n &and; flted_25_6373 + 2 = n &and;  &exist; min_6377 (nmin = 1 + min_6377 &and; min_6377 = <b>min</b>(nmin1_6375,nmin2_6376)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6375 &and; nmin1_6375 &le; flted_25_6374 &and; 0 &le; nmin2_6376 &and; nmin2_6376 &le; flted_25_6373) &or;  &exist; flted_26_6368  &exist; flted_26_6369  &exist; nmin1_6370  &exist; nmin2_6371 (flted_26_6369 + 1 = n &and; flted_26_6368 + 1 = n &and;  &exist; min_6372 (nmin = 1 + min_6372 &and; min_6372 = <b>min</b>(nmin1_6370,nmin2_6371)) &and; t &ne; <b>null</b> &and; 0 &le; nmin1_6370 &and; nmin1_6370 &le; flted_26_6369 &and; 0 &le; nmin2_6371 &and; nmin2_6371 &le; flted_26_6368)))  &#8866;  n = 0
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun nmin () Int)<br/>
(declare-fun t () Int)<br/>
(declare-fun n () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; t 1))<br/>
(assert (or (or (and (&lt; t 1) (and (= n 0) (= nmin 0))) (exists ((flted_25_6373 Int)) (exists ((flted_25_6374 Int)) (exists ((nmin1_6375 Int)) (exists ((nmin2_6376 Int)) (and (and (and (= (+ flted_25_6374 1) n) (= (+ flted_25_6373 2) n)) (exists ((min_6377 Int)) (and (= nmin (+ 1 min_6377)) (or (and (= min_6377 nmin1_6375) (&lt; nmin1_6375 nmin2_6376)) (and (= min_6377 nmin2_6376) (&gt;= nmin1_6375 nmin2_6376)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6375) (&lt;= nmin1_6375 flted_25_6374)) (and (&lt;= 0 nmin2_6376) (&lt;= nmin2_6376 flted_25_6373)))))))))) (exists ((flted_26_6368 Int)) (exists ((flted_26_6369 Int)) (exists ((nmin1_6370 Int)) (exists ((nmin2_6371 Int)) (and (and (and (= (+ flted_26_6369 1) n) (= (+ flted_26_6368 1) n)) (exists ((min_6372 Int)) (and (= nmin (+ 1 min_6372)) (or (and (= min_6372 nmin1_6370) (&lt; nmin1_6370 nmin2_6371)) (and (= min_6372 nmin2_6371) (&gt;= nmin1_6370 nmin2_6371)))))) (and (&gt; t 0) (and (and (&lt;= 0 nmin1_6370) (&lt;= nmin1_6370 flted_26_6369)) (and (&lt;= 0 nmin2_6371) (&lt;= nmin2_6371 flted_26_6368)))))))))))<br/>
;Negation of Consequence<br/>
(assert (not (= n 0)))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
</ul></li>
</ul></li>
<li class="Collapsed proc">
Procedure minim<ul><li class="Collapsed procdef">Internal representation
<ul>int minim$int~int(  int a,  int b)<br/>
static  EBase true &amp; true &amp; {FLOW,(46,46)=__norm}<br/>
         EAssume 3::<br/>
           true &amp; (a&lt;b | res=b) &amp; (b&lt;=a | res=a) &amp; {FLOW,(46,46)=__norm}<br/>
dynamic  []<br/>
boolean v_bool_51_894;<br/>
v_bool_51_894 = {<br/>
158::gte___$int~int(a,b)<br/>
};<br/>
155::if (v_bool_51_894) LABEL! 155,0: int v_int_52_892;<br/>
v_int_52_892 = b;<br/>
157::return v_int_52_892<br/>
else LABEL! 155,1: int v_int_54_893;<br/>
v_int_54_893 = a;<br/>
156::return v_int_54_893<br/>
<br/>
<br/>
{(47,0),(0,-1)}<br/>
</ul></li><li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyvalid">Verification condition
<ul>b &le; a  &#8866;  (a &lt; b &or; b = b)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun a () Int)<br/>
(declare-fun b () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= b a))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; a b) (= b b))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>b &le; a  &#8866;  (b &le; a &or; b = a)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun b () Int)<br/>
(declare-fun a () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= b a))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt;= b a) (= b a))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>a &lt; b  &#8866;  (a &lt; b &or; a = b)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun a () Int)<br/>
(declare-fun b () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; a b))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; a b) (= a b))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>a &lt; b  &#8866;  (b &le; a &or; a = a)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun b () Int)<br/>
(declare-fun a () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; a b))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt;= b a) (= a a))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
</ul></li>
</ul></li>
<li class="Collapsed proc">
Procedure maxim<ul><li class="Collapsed procdef">Internal representation
<ul>int maxim$int~int(  int a,  int b)<br/>
static  EBase true &amp; true &amp; {FLOW,(46,46)=__norm}<br/>
         EAssume 1::<br/>
           true &amp; (a&lt;b | res=a) &amp; (b&lt;=a | res=b) &amp; {FLOW,(46,46)=__norm}<br/>
dynamic  []<br/>
boolean v_bool_41_908;<br/>
v_bool_41_908 = {<br/>
162::gte___$int~int(a,b)<br/>
};<br/>
159::if (v_bool_41_908) LABEL! 159,0: int v_int_42_906;<br/>
v_int_42_906 = a;<br/>
161::return v_int_42_906<br/>
else LABEL! 159,1: int v_int_44_907;<br/>
v_int_44_907 = b;<br/>
160::return v_int_44_907<br/>
<br/>
<br/>
{(37,0),(0,-1)}<br/>
</ul></li><li class="Collapsed post">
Procedure post-condition holds
<ul><li class="Collapsed pureimplyvalid">Verification condition
<ul>b &le; a  &#8866;  (a &lt; b &or; a = a)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun b () Int)<br/>
(declare-fun a () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= b a))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; a b) (= a a))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>b &le; a  &#8866;  (b &le; a &or; a = b)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun a () Int)<br/>
(declare-fun b () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt;= b a))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt;= b a) (= a b))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>a &lt; b  &#8866;  (a &lt; b &or; b = a)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun b () Int)<br/>
(declare-fun a () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; a b))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt; a b) (= b a))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
<li class="Collapsed pureimplyvalid">Verification condition
<ul>a &lt; b  &#8866;  (b &le; a &or; b = b)
<li class="Collapsed proverinput">Input to prover Z3
<ul>(set-logic AUFNIA)<br/>
;Variables declarations<br/>
(declare-fun a () Int)<br/>
(declare-fun b () Int)<br/>
;Relations declarations<br/>
;Axioms assertions<br/>
;Antecedent<br/>
(assert (&lt; a b))<br/>
;Negation of Consequence<br/>
(assert (not (or (&lt;= b a) (= b b))))<br/>
(check-sat)</ul></li><li class="Collapsed proveroutput">Output of prover Z3
<ul>unsat</li></ul></ul></li>
</ul></li>
</ul></li>
<li class="Collapsed term">Termination of all procedures
<ul></ul></li>
</ul>
<script>
	SetupTreeView("ProofTree");
</script>
</body>
</html>