$date
	Fri Aug 27 15:12:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! saida [15:0] $end
$var reg 1 " clk $end
$var reg 16 # entrada [15:0] $end
$var reg 1 $ load $end
$scope module r1 $end
$var wire 1 " clk $end
$var wire 16 % entrada [15:0] $end
$var wire 1 $ load $end
$var reg 16 & saida [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
b0 #
0"
bx !
$end
#5
1"
#10
0"
1$
b1 #
b1 %
#20
b1 !
b1 &
1"
#25
0$
b0 !
b0 &
b0 #
b0 %
