#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff7737180 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale 0 0;
L_0x7ffff77a3450/d .functor BUFZ 8, L_0x7ffff77a3390, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77a3450 .delay 8 (2,2,2) L_0x7ffff77a3450/d;
L_0x7ffff77b3990/d .functor BUFZ 8, L_0x7ffff77a36c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b3990 .delay 8 (2,2,2) L_0x7ffff77b3990/d;
L_0x7ffff77b3e60/d .functor BUFZ 8, L_0x7ffff77b3c10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b3e60 .delay 8 (2,2,2) L_0x7ffff77b3e60/d;
L_0x7ffff77b4570/d .functor BUFZ 8, L_0x7ffff77b42e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b4570 .delay 8 (2,2,2) L_0x7ffff77b4570/d;
v0x7ffff77a1db0_0 .var "CLK", 0 0;
v0x7ffff77a1ec0_0 .net "INSTRUCTION", 31 0, L_0x7ffff77b40b0;  1 drivers
v0x7ffff77a1f80_0 .net "PC", 31 0, v0x7ffff77a01c0_0;  1 drivers
v0x7ffff77a2050_0 .var "RESET", 0 0;
v0x7ffff77a2140_0 .net *"_s10", 32 0, L_0x7ffff77a3760;  1 drivers
L_0x7f4d27d30018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2230_0 .net *"_s13", 0 0, L_0x7f4d27d30018;  1 drivers
L_0x7f4d27d30060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2310_0 .net/2u *"_s14", 32 0, L_0x7f4d27d30060;  1 drivers
v0x7ffff77a23f0_0 .net *"_s16", 32 0, L_0x7ffff77b38f0;  1 drivers
v0x7ffff77a24d0_0 .net *"_s19", 7 0, L_0x7ffff77b3990;  1 drivers
v0x7ffff77a25b0_0 .net *"_s2", 7 0, L_0x7ffff77a3390;  1 drivers
v0x7ffff77a2690_0 .net *"_s22", 7 0, L_0x7ffff77b3c10;  1 drivers
v0x7ffff77a2770_0 .net *"_s24", 32 0, L_0x7ffff77b3cb0;  1 drivers
L_0x7f4d27d300a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2850_0 .net *"_s27", 0 0, L_0x7f4d27d300a8;  1 drivers
L_0x7f4d27d300f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2930_0 .net/2u *"_s28", 32 0, L_0x7f4d27d300f0;  1 drivers
v0x7ffff77a2a10_0 .net *"_s30", 32 0, L_0x7ffff77b3dc0;  1 drivers
v0x7ffff77a2af0_0 .net *"_s33", 7 0, L_0x7ffff77b3e60;  1 drivers
v0x7ffff77a2bd0_0 .net *"_s37", 7 0, L_0x7ffff77b42e0;  1 drivers
v0x7ffff77a2cb0_0 .net *"_s39", 32 0, L_0x7ffff77b4380;  1 drivers
L_0x7f4d27d30138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2d90_0 .net *"_s42", 0 0, L_0x7f4d27d30138;  1 drivers
L_0x7f4d27d30180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a2e70_0 .net/2u *"_s43", 32 0, L_0x7f4d27d30180;  1 drivers
v0x7ffff77a2f50_0 .net *"_s45", 32 0, L_0x7ffff77b44d0;  1 drivers
v0x7ffff77a3030_0 .net *"_s48", 7 0, L_0x7ffff77b4570;  1 drivers
v0x7ffff77a3110_0 .net *"_s5", 7 0, L_0x7ffff77a3450;  1 drivers
v0x7ffff77a31f0_0 .net *"_s8", 7 0, L_0x7ffff77a36c0;  1 drivers
v0x7ffff77a32d0 .array "instr_mem", 1024 0, 7 0;
L_0x7ffff77a3390 .array/port v0x7ffff77a32d0, v0x7ffff77a01c0_0;
L_0x7ffff77a36c0 .array/port v0x7ffff77a32d0, L_0x7ffff77b38f0;
L_0x7ffff77a3760 .concat [ 32 1 0 0], v0x7ffff77a01c0_0, L_0x7f4d27d30018;
L_0x7ffff77b38f0 .arith/sum 33, L_0x7ffff77a3760, L_0x7f4d27d30060;
L_0x7ffff77b3c10 .array/port v0x7ffff77a32d0, L_0x7ffff77b3dc0;
L_0x7ffff77b3cb0 .concat [ 32 1 0 0], v0x7ffff77a01c0_0, L_0x7f4d27d300a8;
L_0x7ffff77b3dc0 .arith/sum 33, L_0x7ffff77b3cb0, L_0x7f4d27d300f0;
L_0x7ffff77b40b0 .concat8 [ 8 8 8 8], L_0x7ffff77a3450, L_0x7ffff77b3990, L_0x7ffff77b3e60, L_0x7ffff77b4570;
L_0x7ffff77b42e0 .array/port v0x7ffff77a32d0, L_0x7ffff77b44d0;
L_0x7ffff77b4380 .concat [ 32 1 0 0], v0x7ffff77a01c0_0, L_0x7f4d27d30138;
L_0x7ffff77b44d0 .arith/sum 33, L_0x7ffff77b4380, L_0x7f4d27d30180;
S_0x7ffff77794b0 .scope module, "mycpu" "cpu" 2 49, 2 79 0, S_0x7ffff7737180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x7ffff77b5d80 .functor NOT 8, L_0x7ffff77b5c20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b6e20 .functor AND 1, v0x7ffff779aff0_0, v0x7ffff779c940_0, C4<1>, C4<1>;
L_0x7ffff77b6ee0 .functor OR 1, L_0x7ffff77b6e20, v0x7ffff779b150_0, C4<0>, C4<0>;
v0x7ffff779fcb0_0 .net "ALUOP", 2 0, v0x7ffff777ed00_0;  1 drivers
v0x7ffff779fd90_0 .net "ALURESULT", 7 0, L_0x7ffff77b6db0;  1 drivers
v0x7ffff779fea0_0 .net "CLK", 0 0, v0x7ffff77a1db0_0;  1 drivers
v0x7ffff779ff40_0 .net "IMMEDIATE", 7 0, L_0x7ffff77b4c40;  1 drivers
v0x7ffff77a0010_0 .net "INSTRUCTION", 31 0, L_0x7ffff77b40b0;  alias, 1 drivers
v0x7ffff77a0100_0 .net "OPCODE", 7 0, L_0x7ffff77b4b50;  1 drivers
v0x7ffff77a01c0_0 .var "PC", 31 0;
v0x7ffff77a0280_0 .net "READREG1", 2 0, L_0x7ffff77b4930;  1 drivers
v0x7ffff77a0370_0 .net "READREG2", 2 0, L_0x7ffff77b4ab0;  1 drivers
v0x7ffff77a0440_0 .net "REGOUT1", 7 0, L_0x7ffff77b5930;  1 drivers
v0x7ffff77a04e0_0 .net "REGOUT2", 7 0, L_0x7ffff77b5c20;  1 drivers
v0x7ffff77a05a0_0 .net "RESET", 0 0, v0x7ffff77a2050_0;  1 drivers
v0x7ffff77a0640_0 .net "WRITEREG", 2 0, L_0x7ffff77b4840;  1 drivers
v0x7ffff77a0710_0 .net "ZERO", 0 0, v0x7ffff779c940_0;  1 drivers
v0x7ffff77a0800_0 .net *"_s11", 7 0, L_0x7ffff77b4d30;  1 drivers
L_0x7f4d27d301c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a08c0_0 .net *"_s15", 23 0, L_0x7f4d27d301c8;  1 drivers
v0x7ffff77a09a0_0 .net *"_s17", 0 0, L_0x7ffff77b4f50;  1 drivers
v0x7ffff77a0a80_0 .net *"_s18", 21 0, L_0x7ffff77b5090;  1 drivers
v0x7ffff77a0b60_0 .net *"_s21", 7 0, L_0x7ffff77b5560;  1 drivers
L_0x7f4d27d30210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a0c40_0 .net/2u *"_s22", 1 0, L_0x7f4d27d30210;  1 drivers
v0x7ffff77a0d20_0 .net *"_s26", 7 0, L_0x7ffff77b5d80;  1 drivers
L_0x7f4d27d302e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a0e00_0 .net/2u *"_s28", 7 0, L_0x7f4d27d302e8;  1 drivers
L_0x7f4d27d30330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a0ee0_0 .net/2u *"_s32", 31 0, L_0x7f4d27d30330;  1 drivers
L_0x7f4d27d30378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff77a0fc0_0 .net/2u *"_s36", 31 0, L_0x7f4d27d30378;  1 drivers
v0x7ffff77a10a0_0 .net *"_s38", 31 0, L_0x7ffff77b6320;  1 drivers
v0x7ffff77a1180_0 .net "beq", 0 0, L_0x7ffff77b6e20;  1 drivers
v0x7ffff77a1240_0 .net "branch", 0 0, v0x7ffff779aff0_0;  1 drivers
v0x7ffff77a12e0_0 .net/s "extended_offset", 31 0, L_0x7ffff77b5660;  1 drivers
v0x7ffff77a13a0_0 .net "immediateSelect", 0 0, v0x7ffff779b090_0;  1 drivers
v0x7ffff77a1490_0 .net "jump", 0 0, v0x7ffff779b150_0;  1 drivers
v0x7ffff77a1530_0 .net "mux1out", 7 0, v0x7ffff779b920_0;  1 drivers
v0x7ffff77a1620_0 .net "mux2out", 7 0, v0x7ffff779bf60_0;  1 drivers
v0x7ffff77a16e0_0 .net "negative", 7 0, L_0x7ffff77b5e80;  1 drivers
v0x7ffff77a17a0_0 .net "newPC", 31 0, v0x7ffff779e6e0_0;  1 drivers
v0x7ffff77a1870_0 .net "offset", 31 0, L_0x7ffff77b4e10;  1 drivers
v0x7ffff77a1930_0 .net "offset_select", 0 0, L_0x7ffff77b6ee0;  1 drivers
v0x7ffff77a1a00_0 .net "suboraddSelect", 0 0, v0x7ffff779b260_0;  1 drivers
v0x7ffff77a1af0_0 .net "temp1PC", 31 0, L_0x7ffff77b6140;  1 drivers
v0x7ffff77a1b90_0 .net "temp2PC", 31 0, L_0x7ffff77b6490;  1 drivers
v0x7ffff77a1c60_0 .net "writeEnable", 0 0, v0x7ffff779b320_0;  1 drivers
L_0x7ffff77b4840 .part L_0x7ffff77b40b0, 16, 3;
L_0x7ffff77b4930 .part L_0x7ffff77b40b0, 8, 3;
L_0x7ffff77b4ab0 .part L_0x7ffff77b40b0, 0, 3;
L_0x7ffff77b4b50 .part L_0x7ffff77b40b0, 24, 8;
L_0x7ffff77b4c40 .part L_0x7ffff77b40b0, 0, 8;
L_0x7ffff77b4d30 .part L_0x7ffff77b40b0, 16, 8;
L_0x7ffff77b4e10 .concat [ 8 24 0 0], L_0x7ffff77b4d30, L_0x7f4d27d301c8;
L_0x7ffff77b4f50 .part L_0x7ffff77b4e10, 7, 1;
LS_0x7ffff77b5090_0_0 .concat [ 1 1 1 1], L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_0_4 .concat [ 1 1 1 1], L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_0_8 .concat [ 1 1 1 1], L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_0_12 .concat [ 1 1 1 1], L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_0_16 .concat [ 1 1 1 1], L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_0_20 .concat [ 1 1 0 0], L_0x7ffff77b4f50, L_0x7ffff77b4f50;
LS_0x7ffff77b5090_1_0 .concat [ 4 4 4 4], LS_0x7ffff77b5090_0_0, LS_0x7ffff77b5090_0_4, LS_0x7ffff77b5090_0_8, LS_0x7ffff77b5090_0_12;
LS_0x7ffff77b5090_1_4 .concat [ 4 2 0 0], LS_0x7ffff77b5090_0_16, LS_0x7ffff77b5090_0_20;
L_0x7ffff77b5090 .concat [ 16 6 0 0], LS_0x7ffff77b5090_1_0, LS_0x7ffff77b5090_1_4;
L_0x7ffff77b5560 .part L_0x7ffff77b4e10, 0, 8;
L_0x7ffff77b5660 .concat [ 2 8 22 0], L_0x7f4d27d30210, L_0x7ffff77b5560, L_0x7ffff77b5090;
L_0x7ffff77b5e80 .delay 8 (1,1,1) L_0x7ffff77b5e80/d;
L_0x7ffff77b5e80/d .arith/sum 8, L_0x7ffff77b5d80, L_0x7f4d27d302e8;
L_0x7ffff77b6140 .delay 32 (1,1,1) L_0x7ffff77b6140/d;
L_0x7ffff77b6140/d .arith/sum 32, v0x7ffff77a01c0_0, L_0x7f4d27d30330;
L_0x7ffff77b6320 .arith/sum 32, v0x7ffff77a01c0_0, L_0x7f4d27d30378;
L_0x7ffff77b6490 .delay 32 (2,2,2) L_0x7ffff77b6490/d;
L_0x7ffff77b6490/d .arith/sum 32, L_0x7ffff77b6320, L_0x7ffff77b5660;
S_0x7ffff7778540 .scope module, "controlUnit" "control_unit" 2 102, 2 136 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "writeEnable"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "immediateSelect"
    .port_info 4 /OUTPUT 1 "suboraddSelect"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 1 "branch"
v0x7ffff777ed00_0 .var "ALUOP", 2 0;
v0x7ffff779af10_0 .net "OPCODE", 7 0, L_0x7ffff77b4b50;  alias, 1 drivers
v0x7ffff779aff0_0 .var "branch", 0 0;
v0x7ffff779b090_0 .var "immediateSelect", 0 0;
v0x7ffff779b150_0 .var "jump", 0 0;
v0x7ffff779b260_0 .var "suboraddSelect", 0 0;
v0x7ffff779b320_0 .var "writeEnable", 0 0;
E_0x7ffff774b520 .event edge, v0x7ffff779af10_0;
S_0x7ffff779b4c0 .scope module, "mux1" "mux8bit2_1" 2 111, 2 159 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7ffff779b740_0 .net "IN1", 7 0, L_0x7ffff77b5c20;  alias, 1 drivers
v0x7ffff779b840_0 .net "IN2", 7 0, L_0x7ffff77b5e80;  alias, 1 drivers
v0x7ffff779b920_0 .var "OUT", 7 0;
v0x7ffff779b9e0_0 .net "SEL", 0 0, v0x7ffff779b260_0;  alias, 1 drivers
E_0x7ffff774b3e0 .event edge, v0x7ffff779b260_0, v0x7ffff779b840_0, v0x7ffff779b740_0;
S_0x7ffff779bae0 .scope module, "mux2" "mux8bit2_1" 2 112, 2 159 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7ffff779bd70_0 .net "IN1", 7 0, L_0x7ffff77b4c40;  alias, 1 drivers
v0x7ffff779be70_0 .net "IN2", 7 0, v0x7ffff779b920_0;  alias, 1 drivers
v0x7ffff779bf60_0 .var "OUT", 7 0;
v0x7ffff779c030_0 .net "SEL", 0 0, v0x7ffff779b090_0;  alias, 1 drivers
E_0x7ffff774b140 .event edge, v0x7ffff779b090_0, v0x7ffff779b920_0, v0x7ffff779bd70_0;
S_0x7ffff779c190 .scope module, "myalu" "alu" 2 114, 3 62 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
L_0x7ffff77b6db0 .functor BUFZ 8, v0x7ffff779e0d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffff779d990_0 .net/s "DATA1", 7 0, L_0x7ffff77b5930;  alias, 1 drivers
v0x7ffff779da50_0 .net/s "DATA2", 7 0, v0x7ffff779bf60_0;  alias, 1 drivers
v0x7ffff779db10_0 .net/s "RESULT", 7 0, L_0x7ffff77b6db0;  alias, 1 drivers
v0x7ffff779dc00_0 .net/s "RESULT1", 7 0, L_0x7ffff77b60d0;  1 drivers
v0x7ffff779dcf0_0 .net/s "RESULT2", 7 0, L_0x7ffff77b67b0;  1 drivers
v0x7ffff779dd90_0 .net/s "RESULT3", 7 0, L_0x7ffff77b5f20;  1 drivers
v0x7ffff779de60_0 .net/s "RESULT4", 7 0, L_0x7ffff77b6c50;  1 drivers
v0x7ffff779df30_0 .net "SELECT", 2 0, v0x7ffff777ed00_0;  alias, 1 drivers
v0x7ffff779e000_0 .net "ZERO", 0 0, v0x7ffff779c940_0;  alias, 1 drivers
v0x7ffff779e0d0_0 .var "out", 7 0;
E_0x7ffff777f900/0 .event edge, v0x7ffff779d850_0, v0x7ffff779cec0_0, v0x7ffff779c870_0, v0x7ffff779d300_0;
E_0x7ffff777f900/1 .event edge, v0x7ffff777ed00_0;
E_0x7ffff777f900 .event/or E_0x7ffff777f900/0, E_0x7ffff777f900/1;
S_0x7ffff779c3b0 .scope module, "a2" "Add" 3 75, 3 108 0, S_0x7ffff779c190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /OUTPUT 1 "ZERO"
v0x7ffff779c680_0 .net/s "DATA1", 7 0, L_0x7ffff77b5930;  alias, 1 drivers
v0x7ffff779c780_0 .net/s "DATA2", 7 0, v0x7ffff779bf60_0;  alias, 1 drivers
v0x7ffff779c870_0 .net/s "RESULT", 7 0, L_0x7ffff77b67b0;  alias, 1 drivers
v0x7ffff779c940_0 .var "ZERO", 0 0;
E_0x7ffff777fe60 .event edge, v0x7ffff779c870_0;
L_0x7ffff77b67b0 .delay 8 (2,2,2) L_0x7ffff77b67b0/d;
L_0x7ffff77b67b0/d .arith/sum 8, L_0x7ffff77b5930, v0x7ffff779bf60_0;
S_0x7ffff779cab0 .scope module, "a3" "And" 3 76, 3 128 0, S_0x7ffff779c190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7ffff77b5f20/d .functor AND 8, L_0x7ffff77b5930, v0x7ffff779bf60_0, C4<11111111>, C4<11111111>;
L_0x7ffff77b5f20 .delay 8 (1,1,1) L_0x7ffff77b5f20/d;
v0x7ffff779ccf0_0 .net "DATA1", 7 0, L_0x7ffff77b5930;  alias, 1 drivers
v0x7ffff779cdd0_0 .net "DATA2", 7 0, v0x7ffff779bf60_0;  alias, 1 drivers
v0x7ffff779cec0_0 .net "RESULT", 7 0, L_0x7ffff77b5f20;  alias, 1 drivers
S_0x7ffff779d000 .scope module, "f" "Forward" 3 74, 3 95 0, S_0x7ffff779c190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7ffff77b60d0/d .functor BUFZ 8, v0x7ffff779bf60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b60d0 .delay 8 (1,1,1) L_0x7ffff77b60d0/d;
v0x7ffff779d240_0 .net "DATA2", 7 0, v0x7ffff779bf60_0;  alias, 1 drivers
v0x7ffff779d300_0 .net "RESULT", 7 0, L_0x7ffff77b60d0;  alias, 1 drivers
S_0x7ffff779d440 .scope module, "o1" "Or" 3 77, 3 141 0, S_0x7ffff779c190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7ffff77b6c50/d .functor OR 8, v0x7ffff779bf60_0, L_0x7ffff77b5930, C4<00000000>, C4<00000000>;
L_0x7ffff77b6c50 .delay 8 (1,1,1) L_0x7ffff77b6c50/d;
v0x7ffff779d660_0 .net "DATA1", 7 0, L_0x7ffff77b5930;  alias, 1 drivers
v0x7ffff779d790_0 .net "DATA2", 7 0, v0x7ffff779bf60_0;  alias, 1 drivers
v0x7ffff779d850_0 .net "RESULT", 7 0, L_0x7ffff77b6c50;  alias, 1 drivers
S_0x7ffff779e240 .scope module, "pc_update" "mux32bit2_1" 2 120, 2 175 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1"
    .port_info 1 /INPUT 32 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 32 "OUT"
v0x7ffff779e500_0 .net "IN1", 31 0, L_0x7ffff77b6140;  alias, 1 drivers
v0x7ffff779e600_0 .net "IN2", 31 0, L_0x7ffff77b6490;  alias, 1 drivers
v0x7ffff779e6e0_0 .var "OUT", 31 0;
v0x7ffff779e7a0_0 .net "SEL", 0 0, L_0x7ffff77b6ee0;  alias, 1 drivers
E_0x7ffff779e480 .event edge, v0x7ffff779e7a0_0, v0x7ffff779e600_0, v0x7ffff779e500_0;
S_0x7ffff779e910 .scope module, "regfile" "reg_file" 2 103, 4 85 0, S_0x7ffff77794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7ffff77b5930/d .functor BUFZ 8, L_0x7ffff77b5750, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b5930 .delay 8 (2,2,2) L_0x7ffff77b5930/d;
L_0x7ffff77b5c20/d .functor BUFZ 8, L_0x7ffff77b5a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff77b5c20 .delay 8 (2,2,2) L_0x7ffff77b5c20/d;
v0x7ffff779ec90_0 .net "CLK", 0 0, v0x7ffff77a1db0_0;  alias, 1 drivers
v0x7ffff779ed70_0 .net/s "IN", 7 0, L_0x7ffff77b6db0;  alias, 1 drivers
v0x7ffff779ee30_0 .net "INADDRESS", 2 0, L_0x7ffff77b4840;  alias, 1 drivers
v0x7ffff779ef00_0 .net/s "OUT1", 7 0, L_0x7ffff77b5930;  alias, 1 drivers
v0x7ffff779f050_0 .net "OUT1ADDRESS", 2 0, L_0x7ffff77b4930;  alias, 1 drivers
v0x7ffff779f130_0 .net/s "OUT2", 7 0, L_0x7ffff77b5c20;  alias, 1 drivers
v0x7ffff779f1f0_0 .net "OUT2ADDRESS", 2 0, L_0x7ffff77b4ab0;  alias, 1 drivers
v0x7ffff779f2b0_0 .net "RESET", 0 0, v0x7ffff77a2050_0;  alias, 1 drivers
v0x7ffff779f370_0 .net "WRITE", 0 0, v0x7ffff779b320_0;  alias, 1 drivers
v0x7ffff779f4d0_0 .net *"_s0", 7 0, L_0x7ffff77b5750;  1 drivers
v0x7ffff779f590_0 .net *"_s10", 4 0, L_0x7ffff77b5ae0;  1 drivers
L_0x7f4d27d302a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff779f670_0 .net *"_s13", 1 0, L_0x7f4d27d302a0;  1 drivers
v0x7ffff779f750_0 .net *"_s2", 4 0, L_0x7ffff77b57f0;  1 drivers
L_0x7f4d27d30258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff779f830_0 .net *"_s5", 1 0, L_0x7f4d27d30258;  1 drivers
v0x7ffff779f910_0 .net *"_s8", 7 0, L_0x7ffff77b5a40;  1 drivers
v0x7ffff779f9f0_0 .var/i "i", 31 0;
v0x7ffff779fad0 .array/s "registers", 0 7, 7 0;
E_0x7ffff779ec10 .event posedge, v0x7ffff779ec90_0;
L_0x7ffff77b5750 .array/port v0x7ffff779fad0, L_0x7ffff77b57f0;
L_0x7ffff77b57f0 .concat [ 3 2 0 0], L_0x7ffff77b4930, L_0x7f4d27d30258;
L_0x7ffff77b5a40 .array/port v0x7ffff779fad0, L_0x7ffff77b5ae0;
L_0x7ffff77b5ae0 .concat [ 3 2 0 0], L_0x7ffff77b4ab0, L_0x7f4d27d302a0;
    .scope S_0x7ffff7778540;
T_0 ;
    %wait E_0x7ffff774b520;
    %load/vec4 v0x7ffff779af10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 3, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 11, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 15, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 19, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 27, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 66, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 142, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b320_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b090_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b260_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7ffff777ed00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7ffff779b150_0, 1;
    %assign/vec4 v0x7ffff779aff0_0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffff779e910;
T_1 ;
    %wait E_0x7ffff779ec10;
    %load/vec4 v0x7ffff779f370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff779f2b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0x7ffff779ed70_0;
    %load/vec4 v0x7ffff779ee30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7ffff779fad0, 4, 0;
T_1.0 ;
    %load/vec4 v0x7ffff779f2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff779f9f0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x7ffff779f9f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7ffff779f9f0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7ffff779fad0, 0, 4;
    %load/vec4 v0x7ffff779f9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff779f9f0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff779e910;
T_2 ;
    %delay 5, 0;
    %vpi_call 4 122 "$display", "\012\011\011\011___________________________________________________" {0 0 0};
    %vpi_call 4 123 "$display", "\012\011\011\011 CHANGE OF REGISTER CONTENT STARTING FROM TIME #5" {0 0 0};
    %vpi_call 4 124 "$display", "\012\011\011\011___________________________________________________\012" {0 0 0};
    %vpi_call 4 125 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 4 126 "$display", "\011\011____________________________________________________________________" {0 0 0};
    %vpi_call 4 127 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7ffff779fad0, 0>, &A<v0x7ffff779fad0, 1>, &A<v0x7ffff779fad0, 2>, &A<v0x7ffff779fad0, 3>, &A<v0x7ffff779fad0, 4>, &A<v0x7ffff779fad0, 5>, &A<v0x7ffff779fad0, 6>, &A<v0x7ffff779fad0, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffff779b4c0;
T_3 ;
    %wait E_0x7ffff774b3e0;
    %load/vec4 v0x7ffff779b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ffff779b840_0;
    %store/vec4 v0x7ffff779b920_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff779b740_0;
    %store/vec4 v0x7ffff779b920_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff779bae0;
T_4 ;
    %wait E_0x7ffff774b140;
    %load/vec4 v0x7ffff779c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7ffff779be70_0;
    %store/vec4 v0x7ffff779bf60_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ffff779bd70_0;
    %store/vec4 v0x7ffff779bf60_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff779c3b0;
T_5 ;
    %wait E_0x7ffff777fe60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff779c940_0, 0, 1;
    %load/vec4 v0x7ffff779c870_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff779c940_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffff779c190;
T_6 ;
    %wait E_0x7ffff777f900;
    %load/vec4 v0x7ffff779df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7ffff779dc00_0;
    %store/vec4 v0x7ffff779e0d0_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7ffff779dcf0_0;
    %store/vec4 v0x7ffff779e0d0_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7ffff779dd90_0;
    %store/vec4 v0x7ffff779e0d0_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7ffff779de60_0;
    %store/vec4 v0x7ffff779e0d0_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff779e240;
T_7 ;
    %wait E_0x7ffff779e480;
    %load/vec4 v0x7ffff779e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7ffff779e600_0;
    %store/vec4 v0x7ffff779e6e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff779e500_0;
    %store/vec4 v0x7ffff779e6e0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffff77794b0;
T_8 ;
    %wait E_0x7ffff779ec10;
    %load/vec4 v0x7ffff77a05a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff77a01c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x7ffff77a17a0_0;
    %store/vec4 v0x7ffff77a01c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffff7737180;
T_9 ;
    %vpi_call 2 41 "$readmemb", "instr_mem.mem", v0x7ffff77a32d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7ffff7737180;
T_10 ;
    %vpi_call 2 55 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff7737180 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff77a1db0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff77a2050_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff77a2050_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7ffff7737180;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x7ffff77a1db0_0;
    %inv;
    %store/vec4 v0x7ffff77a1db0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./ALU.v";
    "./REG.v";
