arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                                                          	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	20.69                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run014/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta         	761728     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.39     	331                  	1.52      	6.51171       	-70.4574            	-6.51171            	28            	770              	31                                    	0                     	0                    	98701.1                          	1410.02                             	0.85                     	604                        	10                               	229                        	836                               	130127                     	62011                    	6.65297            	-74.5661 	-6.65297 	0       	0       	129304.                     	1847.20                        	0.04                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	20.80                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run014/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override	761848     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.39     	331                  	1.58      	6.41895       	-70.3129            	-6.41895            	18            	725              	26                                    	0                     	0                    	66239.6                          	946.281                             	0.77                     	652                        	16                               	349                        	1262                              	159065                     	81903                    	6.73797            	-76.7561 	-6.73797 	0       	0       	84868.6                     	1212.41                        	0.05                
