[{"commit":{"message":"add assertion in the assembler"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"}],"sha":"8439f167e1f42e3871585c8c70142015dd52ab56"},{"commit":{"message":"fix trailing whitespaces"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/TestVectorShiftImm.java"}],"sha":"c44bebb0bb076eed6c448b432017eceb5a1549eb"},{"commit":{"message":"8261142: AArch64: Incorrect instruction encoding when right-shifting vectors with shift amount equals to the element width"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon_ad.m4"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/TestVectorShiftImm.java"}],"sha":"21eada3324d5a74b9526bd2a062a4a077bfe6bc4"}]