#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f306d7dd0 .scope module, "TB" "TB" 2 4;
 .timescale 0 0;
v0000026f306e47d0_0 .var "clk", 0 0;
v0000026f306e4870_0 .var "p_din", 3 0;
v0000026f30739a70_0 .net "p_dout", 3 0, v0000026f306b2570_0;  1 drivers
v0000026f30739b10_0 .var "rst_n", 0 0;
v0000026f3073a5b0_0 .var "s_left_din", 0 0;
v0000026f3073a470_0 .net "s_left_dout", 0 0, L_0000026f30739c50;  1 drivers
v0000026f3073a290_0 .var "s_right_din", 0 0;
v0000026f3073a150_0 .net "s_right_dout", 0 0, L_0000026f30739930;  1 drivers
v0000026f30739bb0_0 .var "select", 1 0;
S_0000026f306d7f60 .scope module, "usr" "universal_shift_reg" 2 12, 3 4 0, S_0000026f306d7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /INPUT 4 "p_din";
    .port_info 4 /INPUT 1 "s_left_din";
    .port_info 5 /INPUT 1 "s_right_din";
    .port_info 6 /OUTPUT 4 "p_dout";
    .port_info 7 /OUTPUT 1 "s_left_dout";
    .port_info 8 /OUTPUT 1 "s_right_dout";
v0000026f306d80f0_0 .net "clk", 0 0, v0000026f306e47d0_0;  1 drivers
v0000026f306b24d0_0 .net "p_din", 3 0, v0000026f306e4870_0;  1 drivers
v0000026f306b2570_0 .var "p_dout", 3 0;
v0000026f306b2610_0 .net "rst_n", 0 0, v0000026f30739b10_0;  1 drivers
v0000026f306b26b0_0 .net "s_left_din", 0 0, v0000026f3073a5b0_0;  1 drivers
v0000026f306b2750_0 .net "s_left_dout", 0 0, L_0000026f30739c50;  alias, 1 drivers
v0000026f306b27f0_0 .net "s_right_din", 0 0, v0000026f3073a290_0;  1 drivers
v0000026f306b2890_0 .net "s_right_dout", 0 0, L_0000026f30739930;  alias, 1 drivers
v0000026f306e4730_0 .net "select", 1 0, v0000026f30739bb0_0;  1 drivers
E_0000026f306990f0 .event posedge, v0000026f306d80f0_0;
L_0000026f30739c50 .part v0000026f306b2570_0, 0, 1;
L_0000026f30739930 .part v0000026f306b2570_0, 3, 1;
    .scope S_0000026f306d7f60;
T_0 ;
    %wait E_0000026f306990f0;
    %load/vec4 v0000026f306b2610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026f306b2570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f306e4730_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %load/vec4 v0000026f306b2570_0;
    %assign/vec4 v0000026f306b2570_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000026f306b27f0_0;
    %load/vec4 v0000026f306b2570_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026f306b2570_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000026f306b2570_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026f306b26b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026f306b2570_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000026f306b24d0_0;
    %assign/vec4 v0000026f306b2570_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026f306d7dd0;
T_1 ;
    %delay 2, 0;
    %load/vec4 v0000026f306e47d0_0;
    %inv;
    %store/vec4 v0000026f306e47d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026f306d7dd0;
T_2 ;
    %vpi_call 2 16 "$monitor", "select=%b, p_din=%b, s_left_din=%b, s_right_din=%b --> p_dout = %b, s_left_dout = %b, s_right_dout = %b", v0000026f30739bb0_0, v0000026f306e4870_0, v0000026f3073a5b0_0, v0000026f3073a290_0, v0000026f30739a70_0, v0000026f3073a470_0, v0000026f3073a150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f306e47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f30739b10_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f30739b10_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026f306e4870_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f3073a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f3073a290_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f30739bb0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f30739bb0_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026f306e4870_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f30739bb0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f30739bb0_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f30739bb0_0, 0, 2;
    %delay 20, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000026f306d7dd0;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\universal_shift_reg_tb.v";
    "..\universal_shift_reg.v";
