#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11f604b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11f604ca0 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x600000a92e20_0 .var "add_inst", 31 0;
v0x600000a92eb0_0 .var "clk", 0 0;
v0x600000a92f40_0 .var "reset", 0 0;
E_0x600002d88e40 .event negedge, v0x600000a9def0_0;
S_0x11f60a3a0 .scope module, "uut" "tinker_core" 3 9, 4 1 0, S_0x11f604ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x600002d88e80 .param/l "MEM_SIZE" 0 4 6, +C4<00000000000010000000000000000000>;
L_0x60000139c540 .functor BUFZ 32, v0x600000a9dc20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000139c5b0 .functor BUFZ 64, v0x600000a9e1c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000139c620 .functor BUFZ 5, v0x600000a9e2e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x60000139c690 .functor BUFZ 1, v0x600000a9e250_0, C4<0>, C4<0>, C4<0>;
L_0x60000139c700 .functor BUFZ 5, v0x600000a9ddd0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x60000139c770 .functor BUFZ 5, v0x600000a9de60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x60000139c7e0 .functor BUFZ 32, v0x600000a9d7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000139c850 .functor BUFZ 1, v0x600000a9d950_0, C4<0>, C4<0>, C4<0>;
L_0x60000139c8c0 .functor BUFZ 64, v0x600000a9d8c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000139c930 .functor BUFZ 32, v0x600000a9d560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000a91e60_0 .net "clk", 0 0, v0x600000a92eb0_0;  1 drivers
v0x600000a91ef0_0 .net "controlDataAddress", 31 0, v0x600000a9d560_0;  1 drivers
v0x600000a91f80_0 .net "controlMemAddress", 31 0, v0x600000a9d7a0_0;  1 drivers
v0x600000a92010_0 .net "controlMemWriteData", 63 0, v0x600000a9d8c0_0;  1 drivers
v0x600000a920a0_0 .net "controlMemWriteEnabled", 0 0, v0x600000a9d950_0;  1 drivers
v0x600000a92130_0 .net "controlNextPC", 31 0, v0x600000a9dc20_0;  1 drivers
v0x600000a921c0_0 .net "controlRegFileAddressA", 4 0, v0x600000a9ddd0_0;  1 drivers
v0x600000a92250_0 .net "controlRegFileAddressB", 4 0, v0x600000a9de60_0;  1 drivers
v0x600000a922e0_0 .net "controlWriteBackData", 63 0, v0x600000a9e1c0_0;  1 drivers
v0x600000a92370_0 .net "controlWriteEnable", 0 0, v0x600000a9e250_0;  1 drivers
v0x600000a92400_0 .net "controlWriteReg", 4 0, v0x600000a9e2e0_0;  1 drivers
v0x600000a92490_0 .net "dataAddress", 31 0, L_0x60000139c930;  1 drivers
v0x600000a92520_0 .net "fetchInstruction", 31 0, L_0x600000998c80;  1 drivers
v0x600000a925b0_0 .net "instruction", 31 0, L_0x60000139c310;  1 drivers
v0x600000a92640_0 .net "memAddress", 31 0, L_0x60000139c7e0;  1 drivers
v0x600000a926d0_0 .net "memData", 63 0, L_0x60000099a800;  1 drivers
v0x600000a92760_0 .net "memWriteData", 63 0, L_0x60000139c8c0;  1 drivers
v0x600000a927f0_0 .net "memWriteEnabled", 0 0, L_0x60000139c850;  1 drivers
v0x600000a92880_0 .net "nextProgramCounter", 31 0, L_0x60000139c540;  1 drivers
v0x600000a92910_0 .var "programCounter", 31 0;
v0x600000a929a0_0 .net "reg1Data", 63 0, L_0x60000139c460;  1 drivers
v0x600000a92a30_0 .net "reg2Data", 63 0, L_0x60000139c4d0;  1 drivers
v0x600000a92ac0_0 .net "regReadAddressA", 4 0, L_0x60000139c700;  1 drivers
v0x600000a92b50_0 .net "regReadAddressB", 4 0, L_0x60000139c770;  1 drivers
v0x600000a92be0_0 .net "regWriteAddress", 4 0, L_0x60000139c620;  1 drivers
v0x600000a92c70_0 .net "regWriteData", 63 0, L_0x60000139c5b0;  1 drivers
v0x600000a92d00_0 .net "regWriteEnable", 0 0, L_0x60000139c690;  1 drivers
v0x600000a92d90_0 .net "reset", 0 0, v0x600000a92f40_0;  1 drivers
S_0x11f60a510 .scope module, "controlInst" "control" 4 83, 4 279 0, S_0x11f60a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "programCounter";
    .port_info 4 /INPUT 64 "portAData";
    .port_info 5 /INPUT 64 "portBData";
    .port_info 6 /INPUT 64 "memData";
    .port_info 7 /OUTPUT 32 "programCounterNextState";
    .port_info 8 /OUTPUT 64 "writeBackData";
    .port_info 9 /OUTPUT 1 "memWriteEnabled";
    .port_info 10 /OUTPUT 32 "memAddress";
    .port_info 11 /OUTPUT 64 "memWriteData";
    .port_info 12 /OUTPUT 32 "dataAddress";
    .port_info 13 /OUTPUT 1 "writeEnable";
    .port_info 14 /OUTPUT 5 "writeRegister";
    .port_info 15 /OUTPUT 5 "regFileAddressA";
    .port_info 16 /OUTPUT 5 "regFileAddressB";
v0x600000a9d440_0 .net "aluResult", 63 0, v0x600000a9cc60_0;  1 drivers
v0x600000a9d4d0_0 .net "clk", 0 0, v0x600000a92eb0_0;  alias, 1 drivers
v0x600000a9d560_0 .var "dataAddress", 31 0;
v0x600000a9d5f0_0 .net "fpuResult", 63 0, v0x600000a9d290_0;  1 drivers
v0x600000a9d680_0 .net "instruction", 31 0, L_0x60000139c310;  alias, 1 drivers
v0x600000a9d710_0 .net "literal", 11 0, v0x600000a9cf30_0;  1 drivers
v0x600000a9d7a0_0 .var "memAddress", 31 0;
v0x600000a9d830_0 .net "memData", 63 0, L_0x60000099a800;  alias, 1 drivers
v0x600000a9d8c0_0 .var "memWriteData", 63 0;
v0x600000a9d950_0 .var "memWriteEnabled", 0 0;
v0x600000a9d9e0_0 .net "opcode", 4 0, v0x600000a9cfc0_0;  1 drivers
v0x600000a9da70_0 .net "portAData", 63 0, L_0x60000139c460;  alias, 1 drivers
v0x600000a9db00_0 .net "portBData", 63 0, L_0x60000139c4d0;  alias, 1 drivers
v0x600000a9db90_0 .net "programCounter", 31 0, v0x600000a92910_0;  1 drivers
v0x600000a9dc20_0 .var "programCounterNextState", 31 0;
v0x600000a9dcb0_0 .net "rd", 4 0, v0x600000a9d050_0;  1 drivers
v0x600000a9dd40_0 .var "rdData", 63 0;
v0x600000a9ddd0_0 .var "regFileAddressA", 4 0;
v0x600000a9de60_0 .var "regFileAddressB", 4 0;
v0x600000a9def0_0 .net "reset", 0 0, v0x600000a92f40_0;  alias, 1 drivers
v0x600000a9df80_0 .net "rs", 4 0, v0x600000a9d0e0_0;  1 drivers
v0x600000a9e010_0 .var "rsData", 63 0;
v0x600000a9e0a0_0 .net "rt", 4 0, v0x600000a9d170_0;  1 drivers
v0x600000a9e130_0 .var "rtData", 63 0;
v0x600000a9e1c0_0 .var "writeBackData", 63 0;
v0x600000a9e250_0 .var "writeEnable", 0 0;
v0x600000a9e2e0_0 .var "writeRegister", 4 0;
E_0x600002d88f00/0 .event anyedge, v0x600000a9db90_0, v0x600000a9d050_0, v0x600000a9cb40_0, v0x600000a9cc60_0;
E_0x600002d88f00/1 .event anyedge, v0x600000a9da70_0, v0x600000a9cab0_0, v0x600000a9db00_0, v0x600000a9d830_0;
E_0x600002d88f00/2 .event anyedge, v0x600000a9d290_0;
E_0x600002d88f00 .event/or E_0x600002d88f00/0, E_0x600002d88f00/1, E_0x600002d88f00/2;
E_0x600002d88f40 .event anyedge, v0x600000a9cb40_0, v0x600000a9d050_0, v0x600000a9d0e0_0, v0x600000a9d170_0;
E_0x600002d88f80 .event anyedge, v0x600000a9cb40_0, v0x600000a9da70_0, v0x600000a9db00_0;
S_0x11f6051d0 .scope module, "aluInst" "alu" 4 341, 4 170 0, S_0x11f60a510;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "rd";
    .port_info 1 /INPUT 64 "rs";
    .port_info 2 /INPUT 64 "rt";
    .port_info 3 /INPUT 5 "opcode";
    .port_info 4 /INPUT 12 "literal";
    .port_info 5 /OUTPUT 64 "result";
v0x600000a9cab0_0 .net "literal", 11 0, v0x600000a9cf30_0;  alias, 1 drivers
v0x600000a9cb40_0 .net "opcode", 4 0, v0x600000a9cfc0_0;  alias, 1 drivers
v0x600000a9cbd0_0 .net "rd", 63 0, v0x600000a9dd40_0;  1 drivers
v0x600000a9cc60_0 .var "result", 63 0;
v0x600000a9ccf0_0 .net "rs", 63 0, v0x600000a9e010_0;  1 drivers
v0x600000a9cd80_0 .net "rt", 63 0, v0x600000a9e130_0;  1 drivers
E_0x600002d88fc0/0 .event anyedge, v0x600000a9cb40_0, v0x600000a9ccf0_0, v0x600000a9cd80_0, v0x600000a9cbd0_0;
E_0x600002d88fc0/1 .event anyedge, v0x600000a9cab0_0;
E_0x600002d88fc0 .event/or E_0x600002d88fc0/0, E_0x600002d88fc0/1;
S_0x11f606810 .scope module, "decoder" "decoder" 4 302, 4 153 0, S_0x11f60a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 12 "literal";
v0x600000a9cea0_0 .net "instruction", 31 0, L_0x60000139c310;  alias, 1 drivers
v0x600000a9cf30_0 .var "literal", 11 0;
v0x600000a9cfc0_0 .var "opcode", 4 0;
v0x600000a9d050_0 .var "rd", 4 0;
v0x600000a9d0e0_0 .var "rs", 4 0;
v0x600000a9d170_0 .var "rt", 4 0;
E_0x600002d89040 .event anyedge, v0x600000a9cea0_0;
S_0x11f606980 .scope module, "fpuInst" "fpu" 4 352, 4 206 0, S_0x11f60a510;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "rs";
    .port_info 1 /INPUT 64 "rt";
    .port_info 2 /INPUT 5 "opcode";
    .port_info 3 /OUTPUT 64 "result";
v0x600000a9d200_0 .net "opcode", 4 0, v0x600000a9cfc0_0;  alias, 1 drivers
v0x600000a9d290_0 .var "result", 63 0;
v0x600000a9d320_0 .net "rs", 63 0, v0x600000a9e010_0;  alias, 1 drivers
v0x600000a9d3b0_0 .net "rt", 63 0, v0x600000a9e130_0;  alias, 1 drivers
E_0x600002d890c0 .event anyedge, v0x600000a9cb40_0, v0x600000a9ccf0_0, v0x600000a9cd80_0;
S_0x11f606310 .scope module, "fetchInst" "fetch" 4 31, 4 271 0, S_0x11f60a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "programCounter";
    .port_info 1 /INPUT 32 "fetchInstruction";
    .port_info 2 /OUTPUT 32 "instruction";
L_0x60000139c310 .functor BUFZ 32, L_0x600000998c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000a9c990_0 .net "fetchInstruction", 31 0, L_0x600000998c80;  alias, 1 drivers
v0x600000a9e400_0 .net "instruction", 31 0, L_0x60000139c310;  alias, 1 drivers
v0x600000a9e490_0 .net "programCounter", 31 0, v0x600000a92910_0;  alias, 1 drivers
S_0x11f606480 .scope module, "instructionMemInstance" "memory" 4 18, 4 223 0, S_0x11f60a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 64 "writeData";
    .port_info 5 /INPUT 32 "fetchAddress";
    .port_info 6 /INPUT 32 "dataAddress";
    .port_info 7 /OUTPUT 32 "fetchInstruction";
    .port_info 8 /OUTPUT 64 "dataOut";
P_0x600002d89240 .param/l "MEM_SIZE" 0 4 234, +C4<00000000000010000000000000000000>;
v0x600000a9e520_0 .net *"_ivl_0", 7 0, L_0x600000998960;  1 drivers
v0x600000a9e5b0_0 .net *"_ivl_10", 31 0, L_0x6000009983c0;  1 drivers
v0x600000a9e640_0 .net *"_ivl_12", 7 0, L_0x600000998aa0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000a9e6d0_0 .net/2u *"_ivl_14", 31 0, L_0x1200780a0;  1 drivers
v0x600000a9e760_0 .net *"_ivl_16", 31 0, L_0x600000998b40;  1 drivers
v0x600000a9e7f0_0 .net *"_ivl_18", 7 0, L_0x600000998be0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600000a9e880_0 .net/2u *"_ivl_2", 31 0, L_0x120078010;  1 drivers
v0x600000a9e910_0 .net *"_ivl_22", 7 0, L_0x600000998d20;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000a9e9a0_0 .net/2u *"_ivl_24", 31 0, L_0x1200780e8;  1 drivers
v0x600000a9ea30_0 .net *"_ivl_26", 31 0, L_0x600000998dc0;  1 drivers
v0x600000a9eac0_0 .net *"_ivl_28", 7 0, L_0x600000998e60;  1 drivers
L_0x120078130 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x600000a9eb50_0 .net/2u *"_ivl_30", 31 0, L_0x120078130;  1 drivers
v0x600000a9ebe0_0 .net *"_ivl_32", 31 0, L_0x600000998f00;  1 drivers
v0x600000a9ec70_0 .net *"_ivl_34", 7 0, L_0x600000998fa0;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600000a9ed00_0 .net/2u *"_ivl_36", 31 0, L_0x120078178;  1 drivers
v0x600000a9ed90_0 .net *"_ivl_38", 31 0, L_0x600000999040;  1 drivers
v0x600000a9ee20_0 .net *"_ivl_4", 31 0, L_0x600000998820;  1 drivers
v0x600000a9eeb0_0 .net *"_ivl_40", 7 0, L_0x6000009990e0;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000a9ef40_0 .net/2u *"_ivl_42", 31 0, L_0x1200781c0;  1 drivers
v0x600000a9efd0_0 .net *"_ivl_44", 31 0, L_0x600000999180;  1 drivers
v0x600000a9f060_0 .net *"_ivl_46", 7 0, L_0x600000999220;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600000a9f0f0_0 .net/2u *"_ivl_48", 31 0, L_0x120078208;  1 drivers
v0x600000a9f180_0 .net *"_ivl_50", 31 0, L_0x6000009992c0;  1 drivers
v0x600000a9f210_0 .net *"_ivl_52", 7 0, L_0x600000999360;  1 drivers
L_0x120078250 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000a9f2a0_0 .net/2u *"_ivl_54", 31 0, L_0x120078250;  1 drivers
v0x600000a9f330_0 .net *"_ivl_56", 31 0, L_0x6000009994a0;  1 drivers
v0x600000a9f3c0_0 .net *"_ivl_58", 7 0, L_0x600000999540;  1 drivers
v0x600000a9f450_0 .net *"_ivl_6", 7 0, L_0x6000009988c0;  1 drivers
L_0x120078298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000a9f4e0_0 .net/2u *"_ivl_60", 31 0, L_0x120078298;  1 drivers
v0x600000a9f570_0 .net *"_ivl_62", 31 0, L_0x600000999400;  1 drivers
v0x600000a9f600_0 .net *"_ivl_64", 7 0, L_0x6000009995e0;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000a9f690_0 .net/2u *"_ivl_8", 31 0, L_0x120078058;  1 drivers
v0x600000a9f720_0 .net "address", 31 0, v0x600000a92910_0;  alias, 1 drivers
v0x600000a9f7b0 .array "bytes", 524287 0, 7 0;
v0x600000a9f840_0 .net "clk", 0 0, v0x600000a92eb0_0;  alias, 1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000a9f8d0_0 .net "dataAddress", 31 0, L_0x120078370;  1 drivers
v0x600000a9f960_0 .net "dataOut", 63 0, L_0x600000999680;  1 drivers
v0x600000a9f9f0_0 .net "fetchAddress", 31 0, v0x600000a92910_0;  alias, 1 drivers
v0x600000a9fa80_0 .net "fetchInstruction", 31 0, L_0x600000998c80;  alias, 1 drivers
v0x600000a9fb10_0 .net "reset", 0 0, v0x600000a92f40_0;  alias, 1 drivers
L_0x120078328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000a9fba0_0 .net "writeData", 63 0, L_0x120078328;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000a9fc30_0 .net "writeEnable", 0 0, L_0x1200782e0;  1 drivers
E_0x600002d892c0 .event posedge, v0x600000a9d4d0_0;
L_0x600000998960 .array/port v0x600000a9f7b0, L_0x600000998820;
L_0x600000998820 .arith/sum 32, v0x600000a92910_0, L_0x120078010;
L_0x6000009988c0 .array/port v0x600000a9f7b0, L_0x6000009983c0;
L_0x6000009983c0 .arith/sum 32, v0x600000a92910_0, L_0x120078058;
L_0x600000998aa0 .array/port v0x600000a9f7b0, L_0x600000998b40;
L_0x600000998b40 .arith/sum 32, v0x600000a92910_0, L_0x1200780a0;
L_0x600000998be0 .array/port v0x600000a9f7b0, v0x600000a92910_0;
L_0x600000998c80 .concat [ 8 8 8 8], L_0x600000998be0, L_0x600000998aa0, L_0x6000009988c0, L_0x600000998960;
L_0x600000998d20 .array/port v0x600000a9f7b0, L_0x600000998dc0;
L_0x600000998dc0 .arith/sum 32, L_0x120078370, L_0x1200780e8;
L_0x600000998e60 .array/port v0x600000a9f7b0, L_0x600000998f00;
L_0x600000998f00 .arith/sum 32, L_0x120078370, L_0x120078130;
L_0x600000998fa0 .array/port v0x600000a9f7b0, L_0x600000999040;
L_0x600000999040 .arith/sum 32, L_0x120078370, L_0x120078178;
L_0x6000009990e0 .array/port v0x600000a9f7b0, L_0x600000999180;
L_0x600000999180 .arith/sum 32, L_0x120078370, L_0x1200781c0;
L_0x600000999220 .array/port v0x600000a9f7b0, L_0x6000009992c0;
L_0x6000009992c0 .arith/sum 32, L_0x120078370, L_0x120078208;
L_0x600000999360 .array/port v0x600000a9f7b0, L_0x6000009994a0;
L_0x6000009994a0 .arith/sum 32, L_0x120078370, L_0x120078250;
L_0x600000999540 .array/port v0x600000a9f7b0, L_0x600000999400;
L_0x600000999400 .arith/sum 32, L_0x120078370, L_0x120078298;
L_0x6000009995e0 .array/port v0x600000a9f7b0, L_0x120078370;
LS_0x600000999680_0_0 .concat [ 8 8 8 8], L_0x6000009995e0, L_0x600000999540, L_0x600000999360, L_0x600000999220;
LS_0x600000999680_0_4 .concat [ 8 8 8 8], L_0x6000009990e0, L_0x600000998fa0, L_0x600000998e60, L_0x600000998d20;
L_0x600000999680 .concat [ 32 32 0 0], LS_0x600000999680_0_0, LS_0x600000999680_0_4;
S_0x11f605e10 .scope module, "memory" "memory" 4 60, 4 223 0, S_0x11f60a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 64 "writeData";
    .port_info 5 /INPUT 32 "fetchAddress";
    .port_info 6 /INPUT 32 "dataAddress";
    .port_info 7 /OUTPUT 32 "fetchInstruction";
    .port_info 8 /OUTPUT 64 "dataOut";
P_0x600002d89340 .param/l "MEM_SIZE" 0 4 234, +C4<00000000000010000000000000000000>;
v0x600000a9fcc0_0 .net *"_ivl_0", 7 0, L_0x6000009999a0;  1 drivers
v0x600000a9fd50_0 .net *"_ivl_10", 31 0, L_0x600000999b80;  1 drivers
v0x600000a9fde0_0 .net *"_ivl_12", 7 0, L_0x600000999c20;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000a9fe70_0 .net/2u *"_ivl_14", 31 0, L_0x1200784d8;  1 drivers
v0x600000a9ff00_0 .net *"_ivl_16", 31 0, L_0x600000999cc0;  1 drivers
v0x600000a98870_0 .net *"_ivl_18", 7 0, L_0x600000999d60;  1 drivers
L_0x120078448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600000a90000_0 .net/2u *"_ivl_2", 31 0, L_0x120078448;  1 drivers
v0x600000a90090_0 .net *"_ivl_22", 7 0, L_0x600000999ea0;  1 drivers
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000a90120_0 .net/2u *"_ivl_24", 31 0, L_0x120078520;  1 drivers
v0x600000a901b0_0 .net *"_ivl_26", 31 0, L_0x600000999f40;  1 drivers
v0x600000a90240_0 .net *"_ivl_28", 7 0, L_0x600000999fe0;  1 drivers
L_0x120078568 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x600000a902d0_0 .net/2u *"_ivl_30", 31 0, L_0x120078568;  1 drivers
v0x600000a90360_0 .net *"_ivl_32", 31 0, L_0x60000099a080;  1 drivers
v0x600000a903f0_0 .net *"_ivl_34", 7 0, L_0x60000099a120;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600000a90480_0 .net/2u *"_ivl_36", 31 0, L_0x1200785b0;  1 drivers
v0x600000a90510_0 .net *"_ivl_38", 31 0, L_0x60000099a1c0;  1 drivers
v0x600000a905a0_0 .net *"_ivl_4", 31 0, L_0x600000999a40;  1 drivers
v0x600000a90630_0 .net *"_ivl_40", 7 0, L_0x60000099a260;  1 drivers
L_0x1200785f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000a906c0_0 .net/2u *"_ivl_42", 31 0, L_0x1200785f8;  1 drivers
v0x600000a90750_0 .net *"_ivl_44", 31 0, L_0x60000099a300;  1 drivers
v0x600000a907e0_0 .net *"_ivl_46", 7 0, L_0x60000099a3a0;  1 drivers
L_0x120078640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600000a90870_0 .net/2u *"_ivl_48", 31 0, L_0x120078640;  1 drivers
v0x600000a90900_0 .net *"_ivl_50", 31 0, L_0x60000099a440;  1 drivers
v0x600000a90990_0 .net *"_ivl_52", 7 0, L_0x60000099a4e0;  1 drivers
L_0x120078688 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000a90a20_0 .net/2u *"_ivl_54", 31 0, L_0x120078688;  1 drivers
v0x600000a90ab0_0 .net *"_ivl_56", 31 0, L_0x60000099a620;  1 drivers
v0x600000a90b40_0 .net *"_ivl_58", 7 0, L_0x60000099a6c0;  1 drivers
v0x600000a90bd0_0 .net *"_ivl_6", 7 0, L_0x600000999ae0;  1 drivers
L_0x1200786d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000a90c60_0 .net/2u *"_ivl_60", 31 0, L_0x1200786d0;  1 drivers
v0x600000a90cf0_0 .net *"_ivl_62", 31 0, L_0x60000099a580;  1 drivers
v0x600000a90d80_0 .net *"_ivl_64", 7 0, L_0x60000099a760;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000a90e10_0 .net/2u *"_ivl_8", 31 0, L_0x120078490;  1 drivers
v0x600000a90ea0_0 .net "address", 31 0, L_0x60000139c7e0;  alias, 1 drivers
v0x600000a90f30 .array "bytes", 524287 0, 7 0;
v0x600000a90fc0_0 .net "clk", 0 0, v0x600000a92eb0_0;  alias, 1 drivers
v0x600000a91050_0 .net "dataAddress", 31 0, L_0x60000139c930;  alias, 1 drivers
v0x600000a910e0_0 .net "dataOut", 63 0, L_0x60000099a800;  alias, 1 drivers
L_0x120078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000a91170_0 .net "fetchAddress", 31 0, L_0x120078718;  1 drivers
v0x600000a91200_0 .net "fetchInstruction", 31 0, L_0x600000999e00;  1 drivers
v0x600000a91290_0 .net "reset", 0 0, v0x600000a92f40_0;  alias, 1 drivers
v0x600000a91320_0 .net "writeData", 63 0, L_0x60000139c8c0;  alias, 1 drivers
v0x600000a913b0_0 .net "writeEnable", 0 0, L_0x60000139c850;  alias, 1 drivers
L_0x6000009999a0 .array/port v0x600000a90f30, L_0x600000999a40;
L_0x600000999a40 .arith/sum 32, L_0x120078718, L_0x120078448;
L_0x600000999ae0 .array/port v0x600000a90f30, L_0x600000999b80;
L_0x600000999b80 .arith/sum 32, L_0x120078718, L_0x120078490;
L_0x600000999c20 .array/port v0x600000a90f30, L_0x600000999cc0;
L_0x600000999cc0 .arith/sum 32, L_0x120078718, L_0x1200784d8;
L_0x600000999d60 .array/port v0x600000a90f30, L_0x120078718;
L_0x600000999e00 .concat [ 8 8 8 8], L_0x600000999d60, L_0x600000999c20, L_0x600000999ae0, L_0x6000009999a0;
L_0x600000999ea0 .array/port v0x600000a90f30, L_0x600000999f40;
L_0x600000999f40 .arith/sum 32, L_0x60000139c930, L_0x120078520;
L_0x600000999fe0 .array/port v0x600000a90f30, L_0x60000099a080;
L_0x60000099a080 .arith/sum 32, L_0x60000139c930, L_0x120078568;
L_0x60000099a120 .array/port v0x600000a90f30, L_0x60000099a1c0;
L_0x60000099a1c0 .arith/sum 32, L_0x60000139c930, L_0x1200785b0;
L_0x60000099a260 .array/port v0x600000a90f30, L_0x60000099a300;
L_0x60000099a300 .arith/sum 32, L_0x60000139c930, L_0x1200785f8;
L_0x60000099a3a0 .array/port v0x600000a90f30, L_0x60000099a440;
L_0x60000099a440 .arith/sum 32, L_0x60000139c930, L_0x120078640;
L_0x60000099a4e0 .array/port v0x600000a90f30, L_0x60000099a620;
L_0x60000099a620 .arith/sum 32, L_0x60000139c930, L_0x120078688;
L_0x60000099a6c0 .array/port v0x600000a90f30, L_0x60000099a580;
L_0x60000099a580 .arith/sum 32, L_0x60000139c930, L_0x1200786d0;
L_0x60000099a760 .array/port v0x600000a90f30, L_0x60000139c930;
LS_0x60000099a800_0_0 .concat [ 8 8 8 8], L_0x60000099a760, L_0x60000099a6c0, L_0x60000099a4e0, L_0x60000099a3a0;
LS_0x60000099a800_0_4 .concat [ 8 8 8 8], L_0x60000099a260, L_0x60000099a120, L_0x600000999fe0, L_0x600000999ea0;
L_0x60000099a800 .concat [ 32 32 0 0], LS_0x60000099a800_0_0, LS_0x60000099a800_0_4;
S_0x11f605f80 .scope module, "reg_file" "register_file" 4 42, 4 116 0, S_0x11f60a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 64 "writeData";
    .port_info 6 /INPUT 1 "allowWrite";
    .port_info 7 /OUTPUT 64 "reg1Data";
    .port_info 8 /OUTPUT 64 "reg2Data";
    .port_info 9 /OUTPUT 2048 "registers";
P_0x600002d89480 .param/l "MEM_SIZE" 0 4 128, +C4<00000000000010000000000000000000>;
L_0x60000139c460 .functor BUFZ 64, L_0x600000999720, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000139c4d0 .functor BUFZ 64, L_0x600000999860, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x600000a914d0_0 .net *"_ivl_0", 63 0, L_0x600000999720;  1 drivers
v0x600000a91560_0 .net *"_ivl_10", 6 0, L_0x600000999900;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000a915f0_0 .net *"_ivl_13", 1 0, L_0x120078400;  1 drivers
v0x600000a91680_0 .net *"_ivl_2", 6 0, L_0x6000009997c0;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000a91710_0 .net *"_ivl_5", 1 0, L_0x1200783b8;  1 drivers
v0x600000a917a0_0 .net *"_ivl_8", 63 0, L_0x600000999860;  1 drivers
v0x600000a91830_0 .net "allowWrite", 0 0, L_0x60000139c690;  alias, 1 drivers
v0x600000a918c0_0 .net "clk", 0 0, v0x600000a92eb0_0;  alias, 1 drivers
v0x600000a91950_0 .var/i "i", 31 0;
v0x600000a919e0_0 .net "readReg1", 4 0, L_0x60000139c700;  alias, 1 drivers
v0x600000a91a70_0 .net "readReg2", 4 0, L_0x60000139c770;  alias, 1 drivers
v0x600000a91b00_0 .net "reg1Data", 63 0, L_0x60000139c460;  alias, 1 drivers
v0x600000a91b90_0 .net "reg2Data", 63 0, L_0x60000139c4d0;  alias, 1 drivers
v0x600000a91c20 .array "registers", 31 0, 63 0;
v0x600000a91cb0_0 .net "reset", 0 0, v0x600000a92f40_0;  alias, 1 drivers
v0x600000a91d40_0 .net "writeData", 63 0, L_0x60000139c5b0;  alias, 1 drivers
v0x600000a91dd0_0 .net "writeReg", 4 0, L_0x60000139c620;  alias, 1 drivers
E_0x600002d89500 .event posedge, v0x600000a9def0_0, v0x600000a9d4d0_0;
L_0x600000999720 .array/port v0x600000a91c20, L_0x6000009997c0;
L_0x6000009997c0 .concat [ 5 2 0 0], L_0x60000139c700, L_0x1200783b8;
L_0x600000999860 .array/port v0x600000a91c20, L_0x600000999900;
L_0x600000999900 .concat [ 5 2 0 0], L_0x60000139c770, L_0x120078400;
S_0x11f6165c0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 130, 4 130 0, S_0x11f605f80;
 .timescale 0 0;
v0x600000a91440_0 .var/i "i", 31 0;
    .scope S_0x11f606480;
T_0 ;
    %wait E_0x600002d892c0;
    %load/vec4 v0x600000a9fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
T_0.0 ;
    %load/vec4 v0x600000a9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x600000a9f720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x600000a9f720_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x600000a9f720_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x600000a9f720_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x600000a9f720_0;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x600000a9f720_0;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600000a9f720_0;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
    %load/vec4 v0x600000a9fba0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x600000a9f720_0;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9f7b0, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11f605f80;
T_1 ;
    %fork t_1, S_0x11f6165c0;
    %jmp t_0;
    .scope S_0x11f6165c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a91440_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x600000a91440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x600000a91440_0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %load/vec4 v0x600000a91440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000a91440_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 65536, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %end;
    .scope S_0x11f605f80;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x11f605f80;
T_2 ;
    %wait E_0x600002d89500;
    %load/vec4 v0x600000a91cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a91950_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600000a91950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x600000a91950_0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %load/vec4 v0x600000a91950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000a91950_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 65536, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000a91830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x600000a91dd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x600000a91d40_0;
    %load/vec4 v0x600000a91dd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a91c20, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11f605e10;
T_3 ;
    %wait E_0x600002d892c0;
    %load/vec4 v0x600000a91290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
T_3.0 ;
    %load/vec4 v0x600000a913b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x600000a90ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x600000a90ea0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x600000a90ea0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x600000a90ea0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x600000a90ea0_0;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x600000a90ea0_0;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600000a90ea0_0;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
    %load/vec4 v0x600000a91320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x600000a90ea0_0;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a90f30, 0, 4;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11f606810;
T_4 ;
    %wait E_0x600002d89040;
    %load/vec4 v0x600000a9cea0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x600000a9cfc0_0, 0, 5;
    %load/vec4 v0x600000a9cea0_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x600000a9d050_0, 0, 5;
    %load/vec4 v0x600000a9cea0_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x600000a9d0e0_0, 0, 5;
    %load/vec4 v0x600000a9cea0_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x600000a9d170_0, 0, 5;
    %load/vec4 v0x600000a9cea0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x600000a9cf30_0, 0, 12;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11f6051d0;
T_5 ;
    %wait E_0x600002d88fc0;
    %load/vec4 v0x600000a9cb40_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.0 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %add;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.1 ;
    %load/vec4 v0x600000a9cbd0_0;
    %load/vec4 v0x600000a9cab0_0;
    %pad/u 64;
    %add;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.2 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %sub;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.3 ;
    %load/vec4 v0x600000a9cbd0_0;
    %load/vec4 v0x600000a9cab0_0;
    %pad/u 64;
    %sub;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.4 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %mul;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.5 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %div;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.6 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %and;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.7 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %or;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.8 ;
    %load/vec4 v0x600000a9ccf0_0;
    %load/vec4 v0x600000a9cd80_0;
    %xor;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.9 ;
    %load/vec4 v0x600000a9ccf0_0;
    %inv;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.10 ;
    %load/vec4 v0x600000a9ccf0_0;
    %ix/getv 4, v0x600000a9cd80_0;
    %shiftr 4;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.11 ;
    %load/vec4 v0x600000a9cbd0_0;
    %ix/getv 4, v0x600000a9cab0_0;
    %shiftr 4;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.12 ;
    %load/vec4 v0x600000a9ccf0_0;
    %ix/getv 4, v0x600000a9cd80_0;
    %shiftl 4;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.13 ;
    %load/vec4 v0x600000a9cbd0_0;
    %ix/getv 4, v0x600000a9cab0_0;
    %shiftl 4;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.14 ;
    %load/vec4 v0x600000a9ccf0_0;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.15 ;
    %load/vec4 v0x600000a9cbd0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294963200, 0, 32;
    %and;
    %load/vec4 v0x600000a9cab0_0;
    %pad/u 64;
    %or;
    %store/vec4 v0x600000a9cc60_0, 0, 64;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11f606980;
T_6 ;
    %wait E_0x600002d890c0;
    %load/vec4 v0x600000a9d200_0;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9d290_0, 0, 64;
    %jmp T_6.5;
T_6.0 ;
    %vpi_func/r 4 214 "$bitstoreal", v0x600000a9d320_0 {0 0 0};
    %vpi_func/r 4 214 "$bitstoreal", v0x600000a9d3b0_0 {0 0 0};
    %add/wr;
    %vpi_func 4 214 "$realtobits" 64, W<0,r> {0 1 0};
    %store/vec4 v0x600000a9d290_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %vpi_func/r 4 215 "$bitstoreal", v0x600000a9d320_0 {0 0 0};
    %vpi_func/r 4 215 "$bitstoreal", v0x600000a9d3b0_0 {0 0 0};
    %sub/wr;
    %vpi_func 4 215 "$realtobits" 64, W<0,r> {0 1 0};
    %store/vec4 v0x600000a9d290_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %vpi_func/r 4 216 "$bitstoreal", v0x600000a9d320_0 {0 0 0};
    %vpi_func/r 4 216 "$bitstoreal", v0x600000a9d3b0_0 {0 0 0};
    %mul/wr;
    %vpi_func 4 216 "$realtobits" 64, W<0,r> {0 1 0};
    %store/vec4 v0x600000a9d290_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %vpi_func/r 4 217 "$bitstoreal", v0x600000a9d320_0 {0 0 0};
    %vpi_func/r 4 217 "$bitstoreal", v0x600000a9d3b0_0 {0 0 0};
    %div/wr;
    %vpi_func 4 217 "$realtobits" 64, W<0,r> {0 1 0};
    %store/vec4 v0x600000a9d290_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11f60a510;
T_7 ;
    %wait E_0x600002d88f80;
    %load/vec4 v0x600000a9d9e0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %jmp T_7.21;
T_7.0 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.1 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.2 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.3 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.4 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.5 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.6 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.7 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.8 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.9 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.10 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.11 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.12 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.13 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %jmp T_7.21;
T_7.14 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %jmp T_7.21;
T_7.15 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %jmp T_7.21;
T_7.17 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %jmp T_7.21;
T_7.18 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e010_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e130_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9dd40_0, 0, 64;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11f60a510;
T_8 ;
    %wait E_0x600002d88f40;
    %load/vec4 v0x600000a9d9e0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %load/vec4 v0x600000a9df80_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %load/vec4 v0x600000a9e0a0_0;
    %store/vec4 v0x600000a9de60_0, 0, 5;
    %jmp T_8.13;
T_8.0 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9de60_0, 0, 5;
    %jmp T_8.13;
T_8.1 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x600000a9de60_0, 0, 5;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9de60_0, 0, 5;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9ddd0_0, 0, 5;
    %load/vec4 v0x600000a9df80_0;
    %store/vec4 v0x600000a9de60_0, 0, 5;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11f60a510;
T_9 ;
    %wait E_0x600002d88f00;
    %load/vec4 v0x600000a9db90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %load/vec4 v0x600000a9dcb0_0;
    %store/vec4 v0x600000a9e2e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9d950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a9d7a0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a9d8c0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a9d560_0, 0, 32;
    %load/vec4 v0x600000a9d9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %load/vec4 v0x600000a9db90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.0 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.1 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.2 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.3 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.4 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.5 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.6 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.7 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.8 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.9 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.10 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.11 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.12 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.13 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.14 ;
    %load/vec4 v0x600000a9d440_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.15 ;
    %load/vec4 v0x600000a9da70_0;
    %pad/u 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.16 ;
    %load/vec4 v0x600000a9db90_0;
    %load/vec4 v0x600000a9da70_0;
    %parti/s 32, 0, 2;
    %add;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.17 ;
    %load/vec4 v0x600000a9db90_0;
    %load/vec4 v0x600000a9d710_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x600000a9d710_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.18 ;
    %load/vec4 v0x600000a9da70_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v0x600000a9db00_0;
    %pad/u 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x600000a9db90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9d950_0, 0, 1;
    %load/vec4 v0x600000a9db00_0;
    %subi 8, 0, 64;
    %pad/u 32;
    %store/vec4 v0x600000a9d7a0_0, 0, 32;
    %load/vec4 v0x600000a9db90_0;
    %pad/u 64;
    %addi 4, 0, 64;
    %store/vec4 v0x600000a9d8c0_0, 0, 64;
    %load/vec4 v0x600000a9da70_0;
    %pad/u 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.20 ;
    %load/vec4 v0x600000a9da70_0;
    %subi 8, 0, 64;
    %pad/u 32;
    %store/vec4 v0x600000a9d560_0, 0, 32;
    %load/vec4 v0x600000a9d830_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.30;
T_9.21 ;
    %load/vec4 v0x600000a9db00_0;
    %load/vec4 v0x600000a9da70_0;
    %cmp/s;
    %jmp/0xz  T_9.33, 5;
    %load/vec4 v0x600000a9db00_0;
    %pad/u 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v0x600000a9db90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000a9dc20_0, 0, 32;
T_9.34 ;
    %jmp T_9.30;
T_9.22 ;
    %load/vec4 v0x600000a9da70_0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x600000a9d710_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %add;
    %pad/u 32;
    %store/vec4 v0x600000a9d560_0, 0, 32;
    %load/vec4 v0x600000a9d830_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.23 ;
    %load/vec4 v0x600000a9da70_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9d950_0, 0, 1;
    %load/vec4 v0x600000a9da70_0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x600000a9d710_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %add;
    %pad/u 32;
    %store/vec4 v0x600000a9d7a0_0, 0, 32;
    %load/vec4 v0x600000a9db00_0;
    %store/vec4 v0x600000a9d8c0_0, 0, 64;
    %jmp T_9.30;
T_9.25 ;
    %load/vec4 v0x600000a9d5f0_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.26 ;
    %load/vec4 v0x600000a9d5f0_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.27 ;
    %load/vec4 v0x600000a9d5f0_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.28 ;
    %load/vec4 v0x600000a9d5f0_0;
    %store/vec4 v0x600000a9e1c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9e250_0, 0, 1;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11f60a3a0;
T_10 ;
    %wait E_0x600002d89500;
    %load/vec4 v0x600000a92d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x600000a92910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000a92880_0;
    %assign/vec4 v0x600000a92910_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11f604ca0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a92eb0_0, 0, 1;
    %delay 25000, 0;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600000a92eb0_0;
    %inv;
    %store/vec4 v0x600000a92eb0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x11f604ca0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a92f40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a92f40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x11f604ca0;
T_13 ;
    %wait E_0x600002d88e40;
    %delay 1000, 0;
    %pushi/vec4 3225694208, 0, 32;
    %store/vec4 v0x600000a92e20_0, 0, 32;
    %load/vec4 v0x600000a92e20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a9f7b0, 4, 0;
    %load/vec4 v0x600000a92e20_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a9f7b0, 4, 0;
    %load/vec4 v0x600000a92e20_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a9f7b0, 4, 0;
    %load/vec4 v0x600000a92e20_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 8195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a9f7b0, 4, 0;
    %vpi_call/w 3 44 "$display", "Addition instruction loaded: %h", v0x600000a92e20_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x11f604ca0;
T_14 ;
    %wait E_0x600002d88e40;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a91c20, 4, 0;
    %vpi_call/w 3 54 "$display", "Registers initialized: R2 = 10, R3 = 15" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x11f604ca0;
T_15 ;
    %delay 150000, 0;
    %vpi_call/w 3 60 "$display", "Final value in R1: %d", &A<v0x600000a91c20, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a91c20, 4;
    %cmpi/e 25, 0, 64;
    %jmp/0xz  T_15.0, 4;
    %vpi_call/w 3 62 "$display", "Test Passed: R1 = R2 + R3 = 10 + 15 = 25" {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 64 "$display", "Test Failed: Expected 25 but got %d", &A<v0x600000a91c20, 1> {0 0 0};
T_15.1 ;
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tinker_tb.sv";
    "tinker.sv";
