{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:59:22 2018 " "Info: Processing started: Thu Jan 04 10:59:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fcn " "Info: Found design unit 1: ALU-fcn" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcqz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jcqz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jcqz-fcn " "Info: Found design unit 1: jcqz-fcn" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jcqz " "Info: Found entity 1: jcqz" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftlogic-fcn " "Info: Found design unit 1: shiftlogic-fcn" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/part2/shiftlogic.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftlogic " "Info: Found entity 1: shiftlogic" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/part2/shiftlogic.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.bdf" "" { Schematic "D:/EX_CPU/part2/part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Info: Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "part2.bdf" "inst" { Schematic "D:/EX_CPU/part2/part2.bdf" { { 344 640 776 472 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bbus ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"bbus\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(14) " "Info (10041): Inferred latch for \"Z\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(14) " "Info (10041): Inferred latch for \"C\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcqz jcqz:inst1 " "Info: Elaborating entity \"jcqz\" for hierarchy \"jcqz:inst1\"" {  } { { "part2.bdf" "inst1" { Schematic "D:/EX_CPU/part2/part2.bdf" { { 376 392 536 536 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(15) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(15): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(17) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(17): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(19) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(19): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(22) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(22): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(24) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(24): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(26) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(26): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B jcqz.vhd(12) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(12): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A jcqz.vhd(12) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(12): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[0\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[1\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[2\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[3\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[4\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[5\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[6\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"A\[7\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[0\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[1\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[2\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[3\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[4\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[5\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[6\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] jcqz.vhd(12) " "Info (10041): Inferred latch for \"B\[7\]\" at jcqz.vhd(12)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/part2/jcqz.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlogic shiftlogic:inst2 " "Info: Elaborating entity \"shiftlogic\" for hierarchy \"shiftlogic:inst2\"" {  } { { "part2.bdf" "inst2" { Schematic "D:/EX_CPU/part2/part2.bdf" { { 328 912 1064 456 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Info: Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux0\"" {  } { { "ALU.vhd" "Mux0" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux1\"" {  } { { "ALU.vhd" "Mux1" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux2\"" {  } { { "ALU.vhd" "Mux2" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux3\"" {  } { { "ALU.vhd" "Mux3" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux4\"" {  } { { "ALU.vhd" "Mux4" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux5\"" {  } { { "ALU.vhd" "Mux5" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux6\"" {  } { { "ALU.vhd" "Mux6" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux7\"" {  } { { "ALU.vhd" "Mux7" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux8\"" {  } { { "ALU.vhd" "Mux8" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux9\"" {  } { { "ALU.vhd" "Mux9" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux10\"" {  } { { "ALU.vhd" "Mux10" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux11\"" {  } { { "ALU.vhd" "Mux11" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux12\"" {  } { { "ALU.vhd" "Mux12" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux13\"" {  } { { "ALU.vhd" "Mux13" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux14\"" {  } { { "ALU.vhd" "Mux14" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux15\"" {  } { { "ALU.vhd" "Mux15" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux16\"" {  } { { "ALU.vhd" "Mux16" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux17\"" {  } { { "ALU.vhd" "Mux17" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux18\"" {  } { { "ALU.vhd" "Mux18" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux19\"" {  } { { "ALU.vhd" "Mux19" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux20\"" {  } { { "ALU.vhd" "Mux20" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux21\"" {  } { { "ALU.vhd" "Mux21" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux22\"" {  } { { "ALU.vhd" "Mux22" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux23\"" {  } { { "ALU.vhd" "Mux23" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux24\"" {  } { { "ALU.vhd" "Mux24" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux25\"" {  } { { "ALU.vhd" "Mux25" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux:Mux0\"" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "D:/EX_CPU/part2/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux:Mux16\"" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/part2/ALU.vhd" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:59:23 2018 " "Info: Processing ended: Thu Jan 04 10:59:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
