[
	{
		"original_line": "parameter real von = 1.3 from (0:inf);", 
		"bug_line": "parameter real von = 1.3 from (0:inf;",
		"error_description": "Missing closing parenthesis ')' in the range constraint specification"
	},
	{
		"original_line": "       V(vanode,vcathode) <+ von ;", 
		"bug_line": "       V(vanode,vcathode) <+ von",
		"error_description": "Missing semicolon at the end of the contribution statement. Verilog-A requires all analog block statements to terminate with semicolons."
	},
	{
		"original_line": "      if (thyr_state == `OFF) begin", 
		"bug_line": "      iff (thyr_state == `OFF) begin",
		"error_description": "Misspelled keyword 'if' as 'iff', which is not a valid Verilog-A keyword."
	},
	{
		"original_line": "       I(vanode,vcathode) <+ 0.0;", 
		"bug_line": "       I(vanode vcathode) <+ 0.0;",
		"error_description": "Missing comma between 'vanode' and 'vcathode' in branch current function call, causing invalid argument syntax."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' as 'begn', causing an invalid keyword syntax error"
	},
	{
		"original_line": "              if (thyr_state == `OFF) begin", 
		"bug_line": "              if (thyr_state = `OFF) begin",
		"error_description": "Replaced equality operator '==' with assignment operator '=', which is invalid syntax for conditional expressions in Verilog-A."
	},
	{
		"original_line": "          && (I(vgate,vcathode) < iturn_on) )begin", 
		"bug_line": "          && I(vgate,vcathode) < iturn_on) )begin",
		"error_description": "Missing opening parenthesis for the condition, causing mismatched parentheses in the else if clause"
	},
	{
		"original_line": "inout vanode, vcathode;", 
		"bug_line": "inout vanode vcathode;",
		"error_description": "Missing comma between port identifiers 'vanode' and 'vcathode' in the inout declaration, causing invalid port list syntax"
	},
	{
		"original_line": "parameter real iturn_on = 1m from [0:inf);", 
		"bug_line": "parameter real iturn_on == 1m from [0:inf);",
		"error_description": "Used equality operator '==' instead of assignment operator '=' for parameter initialization"
	},
	{
		"original_line": "      V(vgate,vcathode) <+ 0.0;", 
		"bug_line": "      V(vgate vcathode) <+ 0.0;",
		"error_description": "Missing comma between function arguments vgate and vcathode, causing a syntax error due to invalid argument separation in the voltage potential function call."
	},
	{
		"original_line": "`define ON 1", 
		"bug_line": "`defin ON 1",
		"error_description": "Misspelled Verilog-A preprocessor directive 'defin' instead of correct keyword 'define'"
	},
	{
		"original_line": "          && (thyr_state == `OFF) && (V(vanode,vcathode) > von))begin", 
		"bug_line": "          && (thyr_state == `OFF) && (V(vanode,vcathode) > von)begin",
		"error_description": "Missing closing parenthesis for the overall condition in the if statement. The condition started with two opening parentheses but ends with only one closing parenthesis, causing unbalanced parentheses."
	},
	{
		"original_line": "         thyr_state = `ON;", 
		"bug_line": "         thyr_state = `ON",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "parameter real von = 1.3 from (0:inf);", 
		"bug_line": "parameter real von = 1.3 from (0:inf;",
		"error_description": "Missing closing parenthesis for the range expression. The correct syntax requires matching parentheses around the range (e.g., (0:inf))."
	},
	{
		"original_line": "input vgate;", 
		"bug_line": "input vgate",
		"error_description": "Missing semicolon at the end of the input port declaration. VerilogA requires semicolons to terminate port declarations and statements."
	},
	{
		"original_line": "          && (thyr_state == `OFF) && (V(vanode,vcathode) > von))begin", 
		"bug_line": "          && (thyr_state == `OFF) && (V(vanode,vcathode) > von))bgin",
		"error_description": "Misspelled 'begin' keyword as 'bgin', causing an unrecognized token syntax error."
	},
	{
		"original_line": "              else begin", 
		"bug_line": "              els begin",
		"error_description": "Misspelled keyword 'else' as 'els', which is an invalid Verilog-A keyword causing a syntax error"
	},
	{
		"original_line": "input vgate;", 
		"bug_line": "input vgate",
		"error_description": "Missing semicolon at the end of the input port declaration"
	},
	{
		"original_line": "module thyristor(vanode, vcathode, vgate);", 
		"bug_line": "module thyristor(vanode, vcathode vgate);",
		"error_description": "Missing comma between port declarations 'vcathode' and 'vgate', causing invalid parameter list syntax"
	},
	{
		"original_line": "module thyristor(vanode, vcathode, vgate);", 
		"bug_line": "module thyristor(vanode, vcathode vgate);",
		"error_description": "Missing comma between ports 'vcathode' and 'vgate' in module declaration"
	}
]