<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_gmac.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_gmac.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_GMAC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_GMAC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Gigabit Ethernet MAC */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_GMAC Gigabit Ethernet MAC */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief GmacSa hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_gmac_sa.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_gmac_sa.html#af3d823f00fac29127ada97917e74f398">00042</a>   __IO uint32_t GMAC_SAB; <span class="comment">/**&lt; \brief (GmacSa Offset: 0x0) Specific Address 1 Bottom Register */</span>
<a name="l00043"></a><a class="code" href="struct_gmac_sa.html#a080fee9930c80902b4c556238a2eb710">00043</a>   __IO uint32_t GMAC_SAT; <span class="comment">/**&lt; \brief (GmacSa Offset: 0x4) Specific Address 1 Top Register */</span>
<a name="l00044"></a>00044 } <a class="code" href="struct_gmac_sa.html" title="GmacSa hardware registers.">GmacSa</a>;
<a name="l00045"></a>00045 <span class="comment"></span>
<a name="l00046"></a>00046 <span class="comment">/** \brief GmacSt2Compare hardware registers */</span>
<a name="l00047"></a><a class="code" href="struct_gmac_st2_compare.html">00047</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00048"></a><a class="code" href="struct_gmac_st2_compare.html#a7afa5c123d6a9513fa625e56fb5051a4">00048</a>    __IO uint32_t GMAC_ST2COM0; <span class="comment">/**&lt; \brief 31:16 - Compare Value. 15:0 - Mask Value. */</span>
<a name="l00049"></a><a class="code" href="struct_gmac_st2_compare.html#a95eff5b32553fe17484b8ba6be25b613">00049</a>    __IO uint32_t GMAC_ST2COM1; <span class="comment">/**&lt; \brief 31:9 - Reserved; 8:7 - Offset location in frame; 6:0 Offset value in bytes */</span>
<a name="l00050"></a>00050 } <a class="code" href="struct_gmac_st2_compare.html" title="GmacSt2Compare hardware registers.">GmacSt2Compare</a>;
<a name="l00051"></a>00051 <span class="comment"></span>
<a name="l00052"></a>00052 <span class="comment">/** \brief Gmac hardware registers */</span>
<a name="l00053"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa647e0e4433f73db7438443c6d90aadb">00053</a> <span class="preprocessor">#define GMACSA_NUMBER 4</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define GMACST2COMPARE_NUMBER 24</span>
<a name="l00055"></a><a class="code" href="struct_gmac.html">00055</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00056"></a><a class="code" href="struct_gmac.html#af7956c00f79851e10a1012e6ebae02ec">00056</a>   __IO uint32_t GMAC_NCR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x000) Network Control Register */</span>
<a name="l00057"></a><a class="code" href="struct_gmac.html#a875e9ccd4b9608db23678b6bfaa70ade">00057</a>   __IO uint32_t GMAC_NCFGR;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x004) Network Configuration Register */</span>
<a name="l00058"></a><a class="code" href="struct_gmac.html#a0354dce4f587ce5ad8b8ab5d0f3d16b8">00058</a>   __I  uint32_t GMAC_NSR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x008) Network Status Register */</span>
<a name="l00059"></a><a class="code" href="struct_gmac.html#a5a4ca6472c2d4795b6f1a1859a4e04fd">00059</a>   __IO uint32_t GMAC_UR;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x00C) User Register */</span>
<a name="l00060"></a><a class="code" href="struct_gmac.html#a9d37ecbdce231a027dba4eefa1007f8f">00060</a>   __IO uint32_t GMAC_DCFGR;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x010) DMA Configuration Register */</span>
<a name="l00061"></a><a class="code" href="struct_gmac.html#a8c6051fa1723a9f4a4e47d65fbe85351">00061</a>   __IO uint32_t GMAC_TSR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x014) Transmit Status Register */</span>
<a name="l00062"></a><a class="code" href="struct_gmac.html#a988d344885ec91c6872518d0a58b7f37">00062</a>   __IO uint32_t GMAC_RBQB;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x018) Receive Buffer Queue Base Address Register */</span>
<a name="l00063"></a><a class="code" href="struct_gmac.html#ad65cbd60ed8de0d76d7f69bb86240b16">00063</a>   __IO uint32_t GMAC_TBQB;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x01C) Transmit Buffer Queue Base Address Register */</span>
<a name="l00064"></a><a class="code" href="struct_gmac.html#addba5a6ab1df01a789204dec7386cebe">00064</a>   __IO uint32_t GMAC_RSR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x020) Receive Status Register */</span>
<a name="l00065"></a><a class="code" href="struct_gmac.html#a923f7d9015d5b501e272504298970941">00065</a>   __I  uint32_t GMAC_ISR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x024) Interrupt Status Register */</span>
<a name="l00066"></a><a class="code" href="struct_gmac.html#a534552d5c4c71c079334cc1a3865cef2">00066</a>   __O  uint32_t GMAC_IER;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x028) Interrupt Enable Register */</span>
<a name="l00067"></a><a class="code" href="struct_gmac.html#af4032f99ba90bb4688d472ee56534863">00067</a>   __O  uint32_t GMAC_IDR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x02C) Interrupt Disable Register */</span>
<a name="l00068"></a><a class="code" href="struct_gmac.html#aee416ed370d0de3492e73ea0eb7d63f6">00068</a>   __IO uint32_t GMAC_IMR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x030) Interrupt Mask Register */</span>
<a name="l00069"></a><a class="code" href="struct_gmac.html#a5870bb51263136d83a8b034e78df1c42">00069</a>   __IO uint32_t GMAC_MAN;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x034) PHY Maintenance Register */</span>
<a name="l00070"></a><a class="code" href="struct_gmac.html#ae3c65f6f2b228c62074b47df903c8cb4">00070</a>   __I  uint32_t GMAC_RPQ;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x038) Received Pause Quantum Register */</span>
<a name="l00071"></a><a class="code" href="struct_gmac.html#adee8b219bcba7ba2efbdac382232e8e1">00071</a>   __IO uint32_t GMAC_TPQ;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x03C) Transmit Pause Quantum Register */</span>
<a name="l00072"></a><a class="code" href="struct_gmac.html#a9d83a82d402354747221fd56c541a5c7">00072</a>   __IO uint32_t GMAC_TPSF;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x040) TX Partial Store and Forward Register */</span>
<a name="l00073"></a><a class="code" href="struct_gmac.html#aba6afa3d0e58d716550ef09e75b305ac">00073</a>   __IO uint32_t GMAC_RPSF;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x044) RX Partial Store and Forward Register */</span>
<a name="l00074"></a><a class="code" href="struct_gmac.html#a72681c6da9cb352c31022a82aa20bcbb">00074</a>   __IO uint32_t GMAC_RJFML;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x048) RX Jumbo Frame Max Length Register */</span>
<a name="l00075"></a>00075   __I  uint32_t Reserved1[13];
<a name="l00076"></a><a class="code" href="struct_gmac.html#a574874505d501e7a367cd1a12dae0d6d">00076</a>   __IO uint32_t GMAC_HRB;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x080) Hash Register Bottom */</span>
<a name="l00077"></a><a class="code" href="struct_gmac.html#a78f1b5aafa930b292fd0c6bc37e68302">00077</a>   __IO uint32_t GMAC_HRT;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x084) Hash Register Top */</span>
<a name="l00078"></a><a class="code" href="struct_gmac.html#a2c2190c45311f757f03aa7ef95711a2c">00078</a>        <a class="code" href="struct_gmac_sa.html" title="GmacSa hardware registers.">GmacSa</a>   GMAC_SA[GMACSA_NUMBER]; <span class="comment">/**&lt; \brief (Gmac Offset: 0x088) 1 .. 4 */</span>
<a name="l00079"></a><a class="code" href="struct_gmac.html#ae9a769d27c7e7b051d1a46875445828b">00079</a>   __IO uint32_t GMAC_TIDM1;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0A8) Type ID Match 1 Register */</span>
<a name="l00080"></a><a class="code" href="struct_gmac.html#a2fdf61fcc72972c92903fd686feb5ef3">00080</a>   __IO uint32_t GMAC_TIDM2;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0AC) Type ID Match 2 Register */</span>
<a name="l00081"></a><a class="code" href="struct_gmac.html#a832861dc9c2e1fd9d513e2bc1f1ccdc5">00081</a>   __IO uint32_t GMAC_TIDM3;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0B0) Type ID Match 3 Register */</span>
<a name="l00082"></a><a class="code" href="struct_gmac.html#adfc81acad15f98aeaa2b6210e99d0117">00082</a>   __IO uint32_t GMAC_TIDM4;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0B4) Type ID Match 4 Register */</span>
<a name="l00083"></a><a class="code" href="struct_gmac.html#a5365fc50bed6dde92816efbaa950743b">00083</a>   __IO uint32_t GMAC_WOL;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x0B8) Wake on LAN Register */</span>
<a name="l00084"></a><a class="code" href="struct_gmac.html#a2d4416becbe640653a37e2d031f082ac">00084</a>   __IO uint32_t GMAC_IPGS;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x0BC) IPG Stretch Register */</span>
<a name="l00085"></a><a class="code" href="struct_gmac.html#a8397b05a29cb554e3b000dd49e0df489">00085</a>   __IO uint32_t GMAC_SVLAN;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0C0) Stacked VLAN Register */</span>
<a name="l00086"></a><a class="code" href="struct_gmac.html#ab9478d196dc6d03de2a2861eda6f1358">00086</a>   __IO uint32_t GMAC_TPFCP;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0C4) Transmit PFC Pause Register */</span>
<a name="l00087"></a><a class="code" href="struct_gmac.html#aba2e25d38499543abacafb488d949c61">00087</a>   __IO uint32_t GMAC_SAMB1;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0C8) Specific Address 1 Mask Bottom Register */</span>
<a name="l00088"></a><a class="code" href="struct_gmac.html#a01103f24eb94a57af158be5f792371fa">00088</a>   __IO uint32_t GMAC_SAMT1;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0CC) Specific Address 1 Mask Top Register */</span>
<a name="l00089"></a>00089   __I  uint32_t Reserved2[3];
<a name="l00090"></a><a class="code" href="struct_gmac.html#a7c2cac4e4af18cfc5f1afe5554d83e00">00090</a>   __IO uint32_t GMAC_NSC;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x0DC) 1588 Timer Nanosecond Comparison Register */</span>
<a name="l00091"></a><a class="code" href="struct_gmac.html#a3cb87be2383c10f7e32d8adae25f3eae">00091</a>   __IO uint32_t GMAC_SCL;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x0E0) 1588 Timer Second Comparison Low Register */</span>
<a name="l00092"></a><a class="code" href="struct_gmac.html#a6b9d9569cada06d5f99912d6f30bf26c">00092</a>   __IO uint32_t GMAC_SCH;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x0E4) 1588 Timer Second Comparison High Register */</span>
<a name="l00093"></a><a class="code" href="struct_gmac.html#a75099b38075549c01fb78544db0454d1">00093</a>   __I  uint32_t GMAC_EFTSH;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0E8) PTP Event Frame Transmitted Seconds High Register */</span>
<a name="l00094"></a><a class="code" href="struct_gmac.html#a3eb9f6ab392ef6c7dc4a83972ba7b975">00094</a>   __I  uint32_t GMAC_EFRSH;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x0EC) PTP Event Frame Received Seconds High Register */</span>
<a name="l00095"></a><a class="code" href="struct_gmac.html#adcc8f51f527abd7bf0974b87fa750c1a">00095</a>   __I  uint32_t GMAC_PEFTSH;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x0F0) PTP Peer Event Frame Transmitted Seconds High Register */</span>
<a name="l00096"></a><a class="code" href="struct_gmac.html#a51c57fd6fe2b028b664d5c2873faaf67">00096</a>   __I  uint32_t GMAC_PEFRSH;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x0F4) PTP Peer Event Frame Received Seconds High Register */</span>
<a name="l00097"></a>00097   __I  uint32_t Reserved3[2];
<a name="l00098"></a><a class="code" href="struct_gmac.html#a827247dd0f0e0b3f56f43d2fe1e05757">00098</a>   __I  uint32_t GMAC_OTLO;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x100) Octets Transmitted Low Register */</span>
<a name="l00099"></a><a class="code" href="struct_gmac.html#ac1b5bfb0afef67d93b9db3ed24c7083b">00099</a>   __I  uint32_t GMAC_OTHI;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x104) Octets Transmitted High Register */</span>
<a name="l00100"></a><a class="code" href="struct_gmac.html#ab035488f3f19ba653b3d9430d4ec82a4">00100</a>   __I  uint32_t GMAC_FT;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x108) Frames Transmitted Register */</span>
<a name="l00101"></a><a class="code" href="struct_gmac.html#a6a00d06438b6011ea64558e3e8b65215">00101</a>   __I  uint32_t GMAC_BCFT;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x10C) Broadcast Frames Transmitted Register */</span>
<a name="l00102"></a><a class="code" href="struct_gmac.html#af4c1a23f1cbaf78d9b291c11d8f33c83">00102</a>   __I  uint32_t GMAC_MFT;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x110) Multicast Frames Transmitted Register */</span>
<a name="l00103"></a><a class="code" href="struct_gmac.html#a32c427ab2d259ba53c75a81a2e4e1a7a">00103</a>   __I  uint32_t GMAC_PFT;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x114) Pause Frames Transmitted Register */</span>
<a name="l00104"></a><a class="code" href="struct_gmac.html#a6286dce15478c36ab59751ed0cc3fd29">00104</a>   __I  uint32_t GMAC_BFT64;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x118) 64 Byte Frames Transmitted Register */</span>
<a name="l00105"></a><a class="code" href="struct_gmac.html#a46e87b962bda097a1763e0845d7b595f">00105</a>   __I  uint32_t GMAC_TBFT127;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x11C) 65 to 127 Byte Frames Transmitted Register */</span>
<a name="l00106"></a><a class="code" href="struct_gmac.html#a81964a41d53b74d887cd5c3cbc9505e1">00106</a>   __I  uint32_t GMAC_TBFT255;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x120) 128 to 255 Byte Frames Transmitted Register */</span>
<a name="l00107"></a><a class="code" href="struct_gmac.html#a548b254846228bfef34c33d8087dbd29">00107</a>   __I  uint32_t GMAC_TBFT511;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x124) 256 to 511 Byte Frames Transmitted Register */</span>
<a name="l00108"></a><a class="code" href="struct_gmac.html#aa1b4b5216899a6c327a71c2e67eb2ba3">00108</a>   __I  uint32_t GMAC_TBFT1023;          <span class="comment">/**&lt; \brief (Gmac Offset: 0x128) 512 to 1023 Byte Frames Transmitted Register */</span>
<a name="l00109"></a><a class="code" href="struct_gmac.html#a3bfd40e9b5a479634cbf2337b11b1327">00109</a>   __I  uint32_t GMAC_TBFT1518;          <span class="comment">/**&lt; \brief (Gmac Offset: 0x12C) 1024 to 1518 Byte Frames Transmitted Register */</span>
<a name="l00110"></a><a class="code" href="struct_gmac.html#ad343460422ee03aeb505b18fc3fddeaf">00110</a>   __I  uint32_t GMAC_GTBFT1518;         <span class="comment">/**&lt; \brief (Gmac Offset: 0x130) Greater Than 1518 Byte Frames Transmitted Register */</span>
<a name="l00111"></a><a class="code" href="struct_gmac.html#ad4278b1a2a3f662e8f7b96b6eea98e4a">00111</a>   __I  uint32_t GMAC_TUR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x134) Transmit Underruns Register */</span>
<a name="l00112"></a><a class="code" href="struct_gmac.html#ae72d7f5be7854ae4e2ae0cf3a1d4516a">00112</a>   __I  uint32_t GMAC_SCF;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x138) Single Collision Frames Register */</span>
<a name="l00113"></a><a class="code" href="struct_gmac.html#a065024165993ba2242abcb9826b86aaf">00113</a>   __I  uint32_t GMAC_MCF;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x13C) Multiple Collision Frames Register */</span>
<a name="l00114"></a><a class="code" href="struct_gmac.html#a2908633b987115091072731cac04a512">00114</a>   __I  uint32_t GMAC_EC;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x140) Excessive Collisions Register */</span>
<a name="l00115"></a><a class="code" href="struct_gmac.html#af508ece4f3527d5737a21de5e98da851">00115</a>   __I  uint32_t GMAC_LC;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x144) Late Collisions Register */</span>
<a name="l00116"></a><a class="code" href="struct_gmac.html#a97be71201ca2209837ea0d19811f692b">00116</a>   __I  uint32_t GMAC_DTF;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x148) Deferred Transmission Frames Register */</span>
<a name="l00117"></a><a class="code" href="struct_gmac.html#a5df7a2e705b3c75de46dc218ece661a4">00117</a>   __I  uint32_t GMAC_CSE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x14C) Carrier Sense Errors Register */</span>
<a name="l00118"></a><a class="code" href="struct_gmac.html#afd5fe5afb43e498fd3f786a0a14113e2">00118</a>   __I  uint32_t GMAC_ORLO;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x150) Octets Received Low Received Register */</span>
<a name="l00119"></a><a class="code" href="struct_gmac.html#a08a4c2653767af8ee929df090c71bbb5">00119</a>   __I  uint32_t GMAC_ORHI;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x154) Octets Received High Received Register */</span>
<a name="l00120"></a><a class="code" href="struct_gmac.html#a7e1afc6f3d12968360547b9cb97cc0e3">00120</a>   __I  uint32_t GMAC_FR;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x158) Frames Received Register */</span>
<a name="l00121"></a><a class="code" href="struct_gmac.html#a263fdaf6e2737534f9683f709212b9ba">00121</a>   __I  uint32_t GMAC_BCFR;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x15C) Broadcast Frames Received Register */</span>
<a name="l00122"></a><a class="code" href="struct_gmac.html#a6ece168ffcee5e556ea8fbe220bc6746">00122</a>   __I  uint32_t GMAC_MFR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x160) Multicast Frames Received Register */</span>
<a name="l00123"></a><a class="code" href="struct_gmac.html#ab1e73bcdd08cd171b23c168557c731da">00123</a>   __I  uint32_t GMAC_PFR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x164) Pause Frames Received Register */</span>
<a name="l00124"></a><a class="code" href="struct_gmac.html#a3abb5ad9bb6edb8679e839f61cf0b686">00124</a>   __I  uint32_t GMAC_BFR64;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x168) 64 Byte Frames Received Register */</span>
<a name="l00125"></a><a class="code" href="struct_gmac.html#a4223c3ed897f988d8f135d40743187bb">00125</a>   __I  uint32_t GMAC_TBFR127;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x16C) 65 to 127 Byte Frames Received Register */</span>
<a name="l00126"></a><a class="code" href="struct_gmac.html#ac0f973c8ea5412c3445ec37a342e0762">00126</a>   __I  uint32_t GMAC_TBFR255;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x170) 128 to 255 Byte Frames Received Register */</span>
<a name="l00127"></a><a class="code" href="struct_gmac.html#aa1e3416762c66cbee33559898f2612a8">00127</a>   __I  uint32_t GMAC_TBFR511;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x174) 256 to 511 Byte Frames Received Register */</span>
<a name="l00128"></a><a class="code" href="struct_gmac.html#a45ccd4adb6a2f5a5db7bff6beba01167">00128</a>   __I  uint32_t GMAC_TBFR1023;          <span class="comment">/**&lt; \brief (Gmac Offset: 0x178) 512 to 1023 Byte Frames Received Register */</span>
<a name="l00129"></a><a class="code" href="struct_gmac.html#a78ec79285de9fb1b82d35f82b108f57a">00129</a>   __I  uint32_t GMAC_TBFR1518;          <span class="comment">/**&lt; \brief (Gmac Offset: 0x17C) 1024 to 1518 Byte Frames Received Register */</span>
<a name="l00130"></a><a class="code" href="struct_gmac.html#a5cb420396b87d20c37112be692d13e0e">00130</a>   __I  uint32_t GMAC_TMXBFR;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x180) 1519 to Maximum Byte Frames Received Register */</span>
<a name="l00131"></a><a class="code" href="struct_gmac.html#a55611ca450100192122d995a0e596ba0">00131</a>   __I  uint32_t GMAC_UFR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x184) Undersize Frames Received Register */</span>
<a name="l00132"></a><a class="code" href="struct_gmac.html#aa4e254c599e6d90ccf139dcbc5cc2619">00132</a>   __I  uint32_t GMAC_OFR;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x188) Oversize Frames Received Register */</span>
<a name="l00133"></a><a class="code" href="struct_gmac.html#a33b4e0cd344c8e352c28e12523ae625e">00133</a>   __I  uint32_t GMAC_JR;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x18C) Jabbers Received Register */</span>
<a name="l00134"></a><a class="code" href="struct_gmac.html#a93f0f0461e800c3676bd41f907e1a300">00134</a>   __I  uint32_t GMAC_FCSE;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x190) Frame Check Sequence Errors Register */</span>
<a name="l00135"></a><a class="code" href="struct_gmac.html#aca0c5aa1b0c338ad1ae26e2fda0706fc">00135</a>   __I  uint32_t GMAC_LFFE;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x194) Length Field Frame Errors Register */</span>
<a name="l00136"></a><a class="code" href="struct_gmac.html#a87a49099761521072667fe366d84ffac">00136</a>   __I  uint32_t GMAC_RSE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x198) Receive Symbol Errors Register */</span>
<a name="l00137"></a><a class="code" href="struct_gmac.html#ae2b50d7860d4ca08d9ac1e7fb991afc8">00137</a>   __I  uint32_t GMAC_AE;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x19C) Alignment Errors Register */</span>
<a name="l00138"></a><a class="code" href="struct_gmac.html#a6e43f3fdcb236e0ad87d3beba40cdf17">00138</a>   __I  uint32_t GMAC_RRE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1A0) Receive Resource Errors Register */</span>
<a name="l00139"></a><a class="code" href="struct_gmac.html#aa51ebfe01c0e1ea7516689c71ce47e97">00139</a>   __I  uint32_t GMAC_ROE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1A4) Receive Overrun Register */</span>
<a name="l00140"></a><a class="code" href="struct_gmac.html#a504ac684dc0d74ffd0117738dd5d2e6f">00140</a>   __I  uint32_t GMAC_IHCE;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x1A8) IP Header Checksum Errors Register */</span>
<a name="l00141"></a><a class="code" href="struct_gmac.html#a7a9e29a47d9b6f65481be54808baf2bf">00141</a>   __I  uint32_t GMAC_TCE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1AC) TCP Checksum Errors Register */</span>
<a name="l00142"></a><a class="code" href="struct_gmac.html#ae4e72f7c4058e12076141a51b57998c1">00142</a>   __I  uint32_t GMAC_UCE;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1B0) UDP Checksum Errors Register */</span>
<a name="l00143"></a>00143   __I  uint32_t Reserved4[2];
<a name="l00144"></a><a class="code" href="struct_gmac.html#a89a3f1b368e5789c9c9455c726c1ee68">00144</a>   __IO uint32_t GMAC_TISUBN;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x1BC) 1588 Timer Increment Sub-nanoseconds Register */</span>
<a name="l00145"></a><a class="code" href="struct_gmac.html#a4b0971ad522bb1cd2977fb4db6cdfb91">00145</a>   __IO uint32_t GMAC_TSH;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1C0) 1588 Timer Seconds High Register */</span>
<a name="l00146"></a>00146   __I  uint32_t Reserved5[3];
<a name="l00147"></a><a class="code" href="struct_gmac.html#a47b5959e2982c3fbec6e86ef7a7dd8fe">00147</a>   __IO uint32_t GMAC_TSL;               <span class="comment">/**&lt; \brief (Gmac Offset: 0x1D0) 1588 Timer Seconds Low Register */</span>
<a name="l00148"></a><a class="code" href="struct_gmac.html#a899a8890311eaee75d1cbdbe375564e5">00148</a>   __IO uint32_t GMAC_TN;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x1D4) 1588 Timer Nanoseconds Register */</span>
<a name="l00149"></a><a class="code" href="struct_gmac.html#aee9dbb0e1023ba970c8300bef7221950">00149</a>   __O  uint32_t GMAC_TA;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x1D8) 1588 Timer Adjust Register */</span>
<a name="l00150"></a><a class="code" href="struct_gmac.html#a5db14412bfa322e1ad1be4bb73104a73">00150</a>   __IO uint32_t GMAC_TI;                <span class="comment">/**&lt; \brief (Gmac Offset: 0x1DC) 1588 Timer Increment Register */</span>
<a name="l00151"></a><a class="code" href="struct_gmac.html#ac490b233bf3eec3ebee44a98554c3439">00151</a>   __I  uint32_t GMAC_EFTSL;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x1E0) PTP Event Frame Transmitted Seconds Low Register */</span>
<a name="l00152"></a><a class="code" href="struct_gmac.html#a9af5bbcb02fb62aecc3698bd046bb5fb">00152</a>   __I  uint32_t GMAC_EFTN;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x1E4) PTP Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00153"></a><a class="code" href="struct_gmac.html#a34141f1743f1320241b57255f13bc4aa">00153</a>   __I  uint32_t GMAC_EFRSL;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x1E8) PTP Event Frame Received Seconds Low Register */</span>
<a name="l00154"></a><a class="code" href="struct_gmac.html#a8b25b027a206d3d56ae3e32079a1b18f">00154</a>   __I  uint32_t GMAC_EFRN;              <span class="comment">/**&lt; \brief (Gmac Offset: 0x1EC) PTP Event Frame Received Nanoseconds Register */</span>
<a name="l00155"></a><a class="code" href="struct_gmac.html#a212ed4d07957cad7923c9a79aa84df51">00155</a>   __I  uint32_t GMAC_PEFTSL;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x1F0) PTP Peer Event Frame Transmitted Seconds Low Register */</span>
<a name="l00156"></a><a class="code" href="struct_gmac.html#a4e28c5644dac1d89b934530f1f7a21c3">00156</a>   __I  uint32_t GMAC_PEFTN;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x1F4) PTP Peer Event Frame Transmitted Nanoseconds Register */</span>
<a name="l00157"></a><a class="code" href="struct_gmac.html#a82d0e4dd9eddf1a36ea0af5908d07a3e">00157</a>   __I  uint32_t GMAC_PEFRSL;            <span class="comment">/**&lt; \brief (Gmac Offset: 0x1F8) PTP Peer Event Frame Received Seconds Low Register */</span>
<a name="l00158"></a><a class="code" href="struct_gmac.html#ad0967dbd44debd04a7597b6084408408">00158</a>   __I  uint32_t GMAC_PEFRN;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x1FC) PTP Peer Event Frame Received Nanoseconds Register */</span>
<a name="l00159"></a>00159   __I  uint32_t Reserved6[128];
<a name="l00160"></a><a class="code" href="struct_gmac.html#a161034e0434a43a1485aa4cb4b816ca0">00160</a>   __I  uint32_t GMAC_ISRPQ[2];          <span class="comment">/**&lt; \brief (Gmac Offset: 0x400) Interrupt Status Register Priority Queue (index = 1) */</span>
<a name="l00161"></a>00161   __I  uint32_t Reserved7[14];
<a name="l00162"></a><a class="code" href="struct_gmac.html#a29fcaa4c006ac968cd6d7f4728e1b752">00162</a>   __IO uint32_t GMAC_TBQBAPQ[2];        <span class="comment">/**&lt; \brief (Gmac Offset: 0x440) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00163"></a>00163   __I  uint32_t Reserved8[14];
<a name="l00164"></a><a class="code" href="struct_gmac.html#a52bc90275d4a35e8b6da3477605e07d3">00164</a>   __IO uint32_t GMAC_RBQBAPQ[2];        <span class="comment">/**&lt; \brief (Gmac Offset: 0x480) Receive Buffer Queue Base Address Register Priority Queue (index = 1) */</span>
<a name="l00165"></a>00165   __I  uint32_t Reserved9[6];
<a name="l00166"></a><a class="code" href="struct_gmac.html#adac7678e2b5c07f64d25c0c0c76f4f7a">00166</a>   __IO uint32_t GMAC_RBSRPQ[2];         <span class="comment">/**&lt; \brief (Gmac Offset: 0x4A0) Receive Buffer Size Register Priority Queue (index = 1) */</span>
<a name="l00167"></a>00167   __I  uint32_t Reserved10[5];
<a name="l00168"></a><a class="code" href="struct_gmac.html#ac382133578fa8834ce482ec50014b6f0">00168</a>   __IO uint32_t GMAC_CBSCR;             <span class="comment">/**&lt; \brief (Gmac Offset: 0x4BC) Credit-Based Shaping Control Register */</span>
<a name="l00169"></a><a class="code" href="struct_gmac.html#a34116bf07e369f1c6c8d7a015e890b50">00169</a>   __IO uint32_t GMAC_CBSISQA;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x4C0) Credit-Based Shaping IdleSlope Register for Queue A */</span>
<a name="l00170"></a><a class="code" href="struct_gmac.html#aaf095c757654bd933603a6a33f57d327">00170</a>   __IO uint32_t GMAC_CBSISQB;           <span class="comment">/**&lt; \brief (Gmac Offset: 0x4C4) Credit-Based Shaping IdleSlope Register for Queue B */</span>
<a name="l00171"></a>00171   __I  uint32_t Reserved11[14];
<a name="l00172"></a><a class="code" href="struct_gmac.html#a1e0c21b16c998546e70e8fdd0a653347">00172</a>   __IO uint32_t GMAC_ST1RPQ[4];         <span class="comment">/**&lt; \brief (Gmac Offset: 0x500) Screening Type 1 Register Priority Queue (index = 0) */</span>
<a name="l00173"></a>00173   __I  uint32_t Reserved12[12];
<a name="l00174"></a><a class="code" href="struct_gmac.html#abc041598dd2267c4db32c2ec25f5ccf9">00174</a>   __IO uint32_t GMAC_ST2RPQ[8];         <span class="comment">/**&lt; \brief (Gmac Offset: 0x540) Screening Type 2 Register Priority Queue (index = 0) */</span>
<a name="l00175"></a>00175   __I  uint32_t Reserved13[12];
<a name="l00176"></a>00176   __I  uint32_t Reserved14[28];
<a name="l00177"></a><a class="code" href="struct_gmac.html#aaa885720c13b010edd5a0357fd3126d1">00177</a>   __O  uint32_t GMAC_IERPQ[2];          <span class="comment">/**&lt; \brief (Gmac Offset: 0x600) Interrupt Enable Register Priority Queue (index = 1) */</span>
<a name="l00178"></a>00178   __I  uint32_t Reserved15[6];
<a name="l00179"></a><a class="code" href="struct_gmac.html#a0f5c35aecca8b7aaecbfce15d4196859">00179</a>   __O  uint32_t GMAC_IDRPQ[2];          <span class="comment">/**&lt; \brief (Gmac Offset: 0x620) Interrupt Disable Register Priority Queue (index = 1) */</span>
<a name="l00180"></a>00180   __I  uint32_t Reserved16[6];
<a name="l00181"></a><a class="code" href="struct_gmac.html#a19107e9067e0d001be10fdde973fa2b0">00181</a>   __IO uint32_t GMAC_IMRPQ[2];          <span class="comment">/**&lt; \brief (Gmac Offset: 0x640) Interrupt Mask Register Priority Queue (index = 1) */</span>
<a name="l00182"></a>00182   __I  uint32_t Reserved17[38];
<a name="l00183"></a><a class="code" href="struct_gmac.html#a950e566374fae92f2fc1a53ccda07842">00183</a>   __IO uint32_t GMAC_ST2ER[4];          <span class="comment">/**&lt; \brief (Gmac Offset: 0x6E0) Screening Type 2 Ethertype Register (index = 0) */</span>
<a name="l00184"></a>00184   __I  uint32_t Reserved18[4];
<a name="l00185"></a><a class="code" href="struct_gmac.html#a7a85f378f9f3fa0c8e4462e247b30f69">00185</a>   __IO <a class="code" href="struct_gmac_st2_compare.html" title="GmacSt2Compare hardware registers.">GmacSt2Compare</a> GMAC_ST2COMP[GMACST2COMPARE_NUMBER];<span class="comment">/**&lt; \brief (Gmac Offset: 0x700) Screener Type 2 Compare Registers */</span>    
<a name="l00186"></a>00186 } <a class="code" href="struct_gmac.html">Gmac</a>;
<a name="l00187"></a>00187 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00188"></a>00188 <span class="comment">/* -------- GMAC_NCR : (GMAC Offset: 0x000) Network Control Register -------- */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga755eb1962a4bfcf8785af7ffda9a10de">00189</a> <span class="preprocessor">#define GMAC_NCR_LBL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Loop Back Local */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacb35b345b04d2c77ef252c03146794a3">00190</a> <span class="preprocessor">#define GMAC_NCR_RXEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Receive Enable */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga69039c870c224c221b1c6b2f70aab80d">00191</a> <span class="preprocessor">#define GMAC_NCR_TXEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Transmit Enable */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaeab11634b4b7e75697072645395c609c">00192</a> <span class="preprocessor">#define GMAC_NCR_MPE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Management Port Enable */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga430fa931dc63ffe58736ee7b050b8754">00193</a> <span class="preprocessor">#define GMAC_NCR_CLRSTAT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Clear Statistics Registers */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4179e892dfca9995c48adea24c94cb27">00194</a> <span class="preprocessor">#define GMAC_NCR_INCSTAT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Increment Statistics Registers */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga968cc85d4866c6a7392e050f96c7b5b0">00195</a> <span class="preprocessor">#define GMAC_NCR_WESTAT (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Write Enable for Statistics Registers */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf7bafe18cffe6ed2cc450474820b8368">00196</a> <span class="preprocessor">#define GMAC_NCR_BP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Back pressure */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabe6db906a776de0f78a6d89ad1b115dc">00197</a> <span class="preprocessor">#define GMAC_NCR_TSTART (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Start Transmission */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga70dd4513f4ba0c993fa8340c199c7501">00198</a> <span class="preprocessor">#define GMAC_NCR_THALT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Transmit Halt */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7950fab2162c38ad4c12d09487dd03d5">00199</a> <span class="preprocessor">#define GMAC_NCR_TXPF (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Transmit Pause Frame */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae74e45b4d98ecdf2d7b628451cde1977">00200</a> <span class="preprocessor">#define GMAC_NCR_TXZQPF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Transmit Zero Quantum Pause Frame */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga30eaf73d4146ad86ea0214402a27ed48">00201</a> <span class="preprocessor">#define GMAC_NCR_SRTSM (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Store Receive Time Stamp to Memory */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae486e40ee3813c5bed39a93a5016b906">00202</a> <span class="preprocessor">#define GMAC_NCR_ENPBPR (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Enable PFC Priority-based Pause Reception */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga63c4acc28e23e100c7057f1c5c92acac">00203</a> <span class="preprocessor">#define GMAC_NCR_TXPBPF (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Transmit PFC Priority-based Pause Frame */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf91328019e2b608bfcd224fd385fc4f8">00204</a> <span class="preprocessor">#define GMAC_NCR_FNP (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCR) Flush Next Packet */</span>
<a name="l00205"></a>00205 <span class="comment">/* -------- GMAC_NCFGR : (GMAC Offset: 0x004) Network Configuration Register -------- */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga769105357c109ba353fe91eea7258783">00206</a> <span class="preprocessor">#define GMAC_NCFGR_SPD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Speed */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga69de53f6353548088791027956f1fa97">00207</a> <span class="preprocessor">#define GMAC_NCFGR_FD (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Full Duplex */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4f173040c3b513a7026508f63b4f4631">00208</a> <span class="preprocessor">#define GMAC_NCFGR_DNVLAN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Discard Non-VLAN FRAMES */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6cee1ff5af7a4e23016e2ee32aa24faf">00209</a> <span class="preprocessor">#define GMAC_NCFGR_JFRAME (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Jumbo Frame Size */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga69ce10f9318ec8b52be3c1483c9a047a">00210</a> <span class="preprocessor">#define GMAC_NCFGR_CAF (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Copy All Frames */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae4e763f19d21a3cdae1a9b64d2df5937">00211</a> <span class="preprocessor">#define GMAC_NCFGR_NBC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) No Broadcast */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7dbf1bcaaab412b3245e33c67125d762">00212</a> <span class="preprocessor">#define GMAC_NCFGR_MTIHEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Multicast Hash Enable */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7fcb2030f90adc4ad92a372853934961">00213</a> <span class="preprocessor">#define GMAC_NCFGR_UNIHEN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Unicast Hash Enable */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga80feff3565d17bef33918de5b6e82fe7">00214</a> <span class="preprocessor">#define GMAC_NCFGR_MAXFS (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) 1536 Maximum Frame Size */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad4d046fd14a487038fe9f8ed886793dd">00215</a> <span class="preprocessor">#define GMAC_NCFGR_RTY (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Retry Test */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6065cb71d66cf171a12e20a076116d48">00216</a> <span class="preprocessor">#define GMAC_NCFGR_PEN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Pause Enable */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define GMAC_NCFGR_RXBUFO_Pos 14</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga76569bbaac7149bce916cdeeb195bf26">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NCFGR_RXBUFO_Msk (0x3u &lt;&lt; GMAC_NCFGR_RXBUFO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Receive Buffer Offset */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define GMAC_NCFGR_RXBUFO(value) ((GMAC_NCFGR_RXBUFO_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_RXBUFO_Pos)))</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga281776558f52be09f5badfa602bcfd4f">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NCFGR_LFERD (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Length Field Error Frame Discard */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf671c3b7a6252029a647c96cf5ef9c6a">00221</a> <span class="preprocessor">#define GMAC_NCFGR_RFCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Remove FCS */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define GMAC_NCFGR_CLK_Pos 18</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga54364bf4348097e2317950630b2fc53e">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NCFGR_CLK_Msk (0x7u &lt;&lt; GMAC_NCFGR_CLK_Pos) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MDC CLock Division */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define GMAC_NCFGR_CLK(value) ((GMAC_NCFGR_CLK_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_CLK_Pos)))</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8d13ce400afcd9fb73778d0e2752cc29">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_8 (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 8 (MCK up to 20 MHz) */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad6cc83200f34d4f307b7e9cd980abb77">00226</a> <span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_16 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 16 (MCK up to 40 MHz) */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga24ba57f86aff162eda626c523b56a2d5">00227</a> <span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_32 (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 32 (MCK up to 80 MHz) */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae867aa8a58afa86a0424e23e58c174c1">00228</a> <span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_48 (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 48 (MCK up to 120 MHz) */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadc409f6fd40424194830af9921e1e638">00229</a> <span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_64 (0x4u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 64 (MCK up to 160 MHz) */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab3bb2d9e8af410ca93b12ae2b92eb403">00230</a> <span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_96 (0x5u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) MCK divided by 96 (MCK up to 240 MHz) */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define GMAC_NCFGR_DBW_Pos 21</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga22a3e61570b9c91999eee595eb80e7ea">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NCFGR_DBW_Msk (0x3u &lt;&lt; GMAC_NCFGR_DBW_Pos) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Data Bus Width */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define GMAC_NCFGR_DBW(value) ((GMAC_NCFGR_DBW_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_DBW_Pos)))</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaea8a144405e81e588aa521ff38de9513">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NCFGR_DCPF (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Disable Copy of Pause Frames */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafb7b23d348e90c9649fd2407c0e8dc18">00235</a> <span class="preprocessor">#define GMAC_NCFGR_RXCOEN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Receive Checksum Offload Enable */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga687081e221ae5a20121485fdb775c689">00236</a> <span class="preprocessor">#define GMAC_NCFGR_EFRHD (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Enable Frames Received in Half Duplex */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac94d24190c16ca0634fc80cf82f32d7a">00237</a> <span class="preprocessor">#define GMAC_NCFGR_IRXFCS (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Ignore RX FCS */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga04b649985b5b80f2906c78080a7f5299">00238</a> <span class="preprocessor">#define GMAC_NCFGR_IPGSEN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) IP Stretch Enable */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga005e7b17e6dcd80f60bc9d6a8a2a72d1">00239</a> <span class="preprocessor">#define GMAC_NCFGR_RXBP (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Receive Bad Preamble */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacfc0bd178c89eb49d97225f052ed5e75">00240</a> <span class="preprocessor">#define GMAC_NCFGR_IRXER (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (GMAC_NCFGR) Ignore IPG GRXER */</span>
<a name="l00241"></a>00241 <span class="comment">/* -------- GMAC_NSR : (GMAC Offset: 0x008) Network Status Register -------- */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad90bc23d5ab4e890dd7573a79a124feb">00242</a> <span class="preprocessor">#define GMAC_NSR_MDIO (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_NSR) MDIO Input Status */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5c2c18b388659db11df7cfcd4edcb210">00243</a> <span class="preprocessor">#define GMAC_NSR_IDLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_NSR) PHY Management Logic Idle */</span>
<a name="l00244"></a>00244 <span class="comment">/* -------- GMAC_UR : (GMAC Offset: 0x00C) User Register -------- */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2152ef6b6505d61682c1c64bc68257ac">00245</a> <span class="preprocessor">#define GMAC_UR_RMII (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_UR) Reduced MII Mode */</span>
<a name="l00246"></a>00246 <span class="comment">/* -------- GMAC_DCFGR : (GMAC Offset: 0x010) DMA Configuration Register -------- */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define GMAC_DCFGR_FBLDO_Pos 0</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabb45c97d81990518102331c52a66110a">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_DCFGR_FBLDO_Msk (0x1fu &lt;&lt; GMAC_DCFGR_FBLDO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Fixed Burst Length for DMA Data Operations: */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define GMAC_DCFGR_FBLDO(value) ((GMAC_DCFGR_FBLDO_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_FBLDO_Pos)))</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga010e4766787754396b3ad8babdf3a376">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_DCFGR_FBLDO_SINGLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 00001: Always use SINGLE AHB bursts */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4d72e5ffe0ae8177ce94e06f1bdf7f7e">00251</a> <span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR4 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 001xx: Attempt to use INCR4 AHB bursts (Default) */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga76aca0328bdde04f45ea18aaed5dbc9c">00252</a> <span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR8 (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 01xxx: Attempt to use INCR8 AHB bursts */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7b4abe40b1704d8b097072c9fffc2363">00253</a> <span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR16 (0x10u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 1xxxx: Attempt to use INCR16 AHB bursts */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac6317ea33414d67f44f1d86ab1a72419">00254</a> <span class="preprocessor">#define GMAC_DCFGR_ESMA (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Endian Swap Mode Enable for Management Descriptor Accesses */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga27eb39d9c03abd7ee291fe0a2a4cf9d7">00255</a> <span class="preprocessor">#define GMAC_DCFGR_ESPA (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Endian Swap Mode Enable for Packet Data Accesses */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define GMAC_DCFGR_RXBMS_Pos 8</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafb3005bef900da397d6acc32ebc641d4">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_DCFGR_RXBMS_Msk (0x3u &lt;&lt; GMAC_DCFGR_RXBMS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Receiver Packet Buffer Memory Size Select */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define GMAC_DCFGR_RXBMS(value) ((GMAC_DCFGR_RXBMS_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_RXBMS_Pos)))</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2e15d6d5c9c2202b80eddc0894d44053">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_DCFGR_RXBMS_EIGHTH (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 4/8 Kbyte Memory Size */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafba34868045ec08fa21e3e99c91edb6f">00260</a> <span class="preprocessor">#define   GMAC_DCFGR_RXBMS_QUARTER (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 4/4 Kbytes Memory Size */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga22ce8eaf9cd982892374ee2b51fddc4f">00261</a> <span class="preprocessor">#define   GMAC_DCFGR_RXBMS_HALF (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 4/2 Kbytes Memory Size */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga521b3a5ff87bd4f749847584582bfe2a">00262</a> <span class="preprocessor">#define   GMAC_DCFGR_RXBMS_FULL (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) 4 Kbytes Memory Size */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0e14fdcd2111e80d322c8ddd5c96d838">00263</a> <span class="preprocessor">#define GMAC_DCFGR_TXPBMS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Transmitter Packet Buffer Memory Size Select */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafc756df472d0b7c3a9b8499ffad0c436">00264</a> <span class="preprocessor">#define GMAC_DCFGR_TXCOEN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) Transmitter Checksum Generation Offload Enable */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define GMAC_DCFGR_DRBS_Pos 16</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1eb9c4f86db139633bf230f17b4b610e">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_DCFGR_DRBS_Msk (0xffu &lt;&lt; GMAC_DCFGR_DRBS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) DMA Receive Buffer Size */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define GMAC_DCFGR_DRBS(value) ((GMAC_DCFGR_DRBS_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_DRBS_Pos)))</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacaee6bcbb22c9dd774e2552ddbd1f079">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_DCFGR_DDRP (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_DCFGR) DMA Discard Receive Packets */</span>
<a name="l00269"></a>00269 <span class="comment">/* -------- GMAC_TSR : (GMAC Offset: 0x014) Transmit Status Register -------- */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5a945495b5b85c93828b4f32efef2bd9">00270</a> <span class="preprocessor">#define GMAC_TSR_UBR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Used Bit Read */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae549fb7fb87415da1488d03858a19709">00271</a> <span class="preprocessor">#define GMAC_TSR_COL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Collision Occurred */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga37f3f8e447dbb88520cd8ed9369ff286">00272</a> <span class="preprocessor">#define GMAC_TSR_RLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Retry Limit Exceeded */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga737e77d259086a552e1483d1332f86ac">00273</a> <span class="preprocessor">#define GMAC_TSR_TXGO (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Transmit Go */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga617a627523486bddd3bea27f6adb5614">00274</a> <span class="preprocessor">#define GMAC_TSR_TFC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa0da57b74d5b1c88a0ca95d7060fb296">00275</a> <span class="preprocessor">#define GMAC_TSR_TXCOMP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_TSR) Transmit Complete */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2d992e2aecf172a1b36467e808cf3aba">00276</a> <span class="preprocessor">#define GMAC_TSR_HRESP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_TSR) HRESP Not OK */</span>
<a name="l00277"></a>00277 <span class="comment">/* -------- GMAC_RBQB : (GMAC Offset: 0x018) Receive Buffer Queue Base Address Register -------- */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define GMAC_RBQB_ADDR_Pos 2</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac4d78e750c606111a7d0589d1d1c73ce">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RBQB_ADDR_Msk (0x3fffffffu &lt;&lt; GMAC_RBQB_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RBQB) Receive Buffer Queue Base Address */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define GMAC_RBQB_ADDR(value) ((GMAC_RBQB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_RBQB_ADDR_Pos)))</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBQB : (GMAC Offset: 0x01C) Transmit Buffer Queue Base Address Register -------- */</span>
<a name="l00282"></a>00282 <span class="preprocessor">#define GMAC_TBQB_ADDR_Pos 2</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf89359a485905c67a16b25227df29edc">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBQB_ADDR_Msk (0x3fffffffu &lt;&lt; GMAC_TBQB_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBQB) Transmit Buffer Queue Base Address */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define GMAC_TBQB_ADDR(value) ((GMAC_TBQB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_TBQB_ADDR_Pos)))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_RSR : (GMAC Offset: 0x020) Receive Status Register -------- */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadb961ee999ad7f99aa8cf186fb1c062e">00286</a> <span class="preprocessor">#define GMAC_RSR_BNA (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_RSR) Buffer Not Available */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae73911674a5d00cf3a6cff9c9a03eced">00287</a> <span class="preprocessor">#define GMAC_RSR_REC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_RSR) Frame Received */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga907d41c013b82e8b18111980067b78f0">00288</a> <span class="preprocessor">#define GMAC_RSR_RXOVR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_RSR) Receive Overrun */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8d2f0d4cf3d127479b34eec4b545f835">00289</a> <span class="preprocessor">#define GMAC_RSR_HNO (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_RSR) HRESP Not OK */</span>
<a name="l00290"></a>00290 <span class="comment">/* -------- GMAC_ISR : (GMAC Offset: 0x024) Interrupt Status Register -------- */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga638d9830df889caf113259ef5c76b3c7">00291</a> <span class="preprocessor">#define GMAC_ISR_MFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Management Frame Sent */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga32786985b42593a9fe9482382dc61314">00292</a> <span class="preprocessor">#define GMAC_ISR_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Receive Complete */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga16b5dfb11a5ed7f6b4df0782ed00e69d">00293</a> <span class="preprocessor">#define GMAC_ISR_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_ISR) RX Used Bit Read */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7d1b960c9156dde219f776f147e44268">00294</a> <span class="preprocessor">#define GMAC_ISR_TXUBR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_ISR) TX Used Bit Read */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga948482563c04075f65e7a673d3f711b0">00295</a> <span class="preprocessor">#define GMAC_ISR_TUR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Transmit Underrun */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaac419db37253ffbfe888d1216539c54f">00296</a> <span class="preprocessor">#define GMAC_ISR_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Retry Limit Exceeded */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga67779dcadc46634f3931f53a58b5a00c">00297</a> <span class="preprocessor">#define GMAC_ISR_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab3b94f755dfbef73b55a5f7ff8ce4604">00298</a> <span class="preprocessor">#define GMAC_ISR_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Transmit Complete */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga07564af3de1886ce661d327a0fd8bd03">00299</a> <span class="preprocessor">#define GMAC_ISR_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Receive Overrun */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga24c8298ef226ae0f7f1c854905648273">00300</a> <span class="preprocessor">#define GMAC_ISR_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_ISR) HRESP Not OK */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga839fe0c6d83e212f0908225f550184de">00301</a> <span class="preprocessor">#define GMAC_ISR_PFNZ (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Pause Frame with Non-zero Pause Quantum Received */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga48e9ccd12104f0556d77140ea3f6c65a">00302</a> <span class="preprocessor">#define GMAC_ISR_PTZ (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Pause Time Zero */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadd93f13a152fbbb5a6049e7d8c95525c">00303</a> <span class="preprocessor">#define GMAC_ISR_PFTR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Pause Frame Transmitted */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaee1326771ccecedfd3bcc882836f4887">00304</a> <span class="preprocessor">#define GMAC_ISR_DRQFR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PTP Delay Request Frame Received */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae7ed965905764adb3bf8ea19257c7282">00305</a> <span class="preprocessor">#define GMAC_ISR_SFR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PTP Sync Frame Received */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga72aa98c9908c8fee8c02679b7b3f5262">00306</a> <span class="preprocessor">#define GMAC_ISR_DRQFT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PTP Delay Request Frame Transmitted */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae7d51caf15513ee214a14ba37748199e">00307</a> <span class="preprocessor">#define GMAC_ISR_SFT (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PTP Sync Frame Transmitted */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab0db5e6e685099758670df64e457c2b3">00308</a> <span class="preprocessor">#define GMAC_ISR_PDRQFR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PDelay Request Frame Received */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac93e3450831a6861dd32ce882d30a61a">00309</a> <span class="preprocessor">#define GMAC_ISR_PDRSFR (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PDelay Response Frame Received */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga210babaa9a95b880413117cef1b29885">00310</a> <span class="preprocessor">#define GMAC_ISR_PDRQFT (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PDelay Request Frame Transmitted */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga008ce478b412b4bde866e31a85e01dc8">00311</a> <span class="preprocessor">#define GMAC_ISR_PDRSFT (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (GMAC_ISR) PDelay Response Frame Transmitted */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab03f43297375c7add0f386ad79b45671">00312</a> <span class="preprocessor">#define GMAC_ISR_SRI (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (GMAC_ISR) TSU Seconds Register Increment */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab727be258e20113d88d8f24f0b2dc36d">00313</a> <span class="preprocessor">#define GMAC_ISR_WOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (GMAC_ISR) Wake On LAN */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5e9984218a6ff5b78f647b02f7f6fa69">00314</a> <span class="preprocessor">#define GMAC_ISR_TSU (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (GMAC_ISR) TSU timer comparison interrupt */</span>  
<a name="l00315"></a>00315 <span class="comment">/* -------- GMAC_IER : (GMAC Offset: 0x028) Interrupt Enable Register -------- */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga87fbf7e9162552246c9cc515dfac4737">00316</a> <span class="preprocessor">#define GMAC_IER_MFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_IER) Management Frame Sent */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga377a5741783b964bffd1ecafe4d723e8">00317</a> <span class="preprocessor">#define GMAC_IER_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IER) Receive Complete */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad88b2a426077596643df370fc9d7b03b">00318</a> <span class="preprocessor">#define GMAC_IER_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IER) RX Used Bit Read */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaff927dc345830a36276530ae3fdefadf">00319</a> <span class="preprocessor">#define GMAC_IER_TXUBR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_IER) TX Used Bit Read */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gade1836f08515e2522b57d6fb10e112ef">00320</a> <span class="preprocessor">#define GMAC_IER_TUR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_IER) Transmit Underrun */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac2c5e90843442f806fad3c378d52f924">00321</a> <span class="preprocessor">#define GMAC_IER_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IER) Retry Limit Exceeded or Late Collision */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0584953bc4e3fd59bb66f7e5320107f1">00322</a> <span class="preprocessor">#define GMAC_IER_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IER) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacfccc7a1d2f4d6f85f36edfdeca919ac">00323</a> <span class="preprocessor">#define GMAC_IER_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IER) Transmit Complete */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga52cb1b9ee384dce996e214e4a5e30553">00324</a> <span class="preprocessor">#define GMAC_IER_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IER) Receive Overrun */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4c16118e248d1de4b5068edb14eaa42c">00325</a> <span class="preprocessor">#define GMAC_IER_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IER) HRESP Not OK */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1922f1b40256cf40b8cfecd753989d76">00326</a> <span class="preprocessor">#define GMAC_IER_PFNZ (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_IER) Pause Frame with Non-zero Pause Quantum Received */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8bb285f47f78dab1b92528933f2274b2">00327</a> <span class="preprocessor">#define GMAC_IER_PTZ (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (GMAC_IER) Pause Time Zero */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2b78cbe16974cb9bedecb392103e18dc">00328</a> <span class="preprocessor">#define GMAC_IER_PFTR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (GMAC_IER) Pause Frame Transmitted */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3dbf3260c792602c0db9d47c97fa6327">00329</a> <span class="preprocessor">#define GMAC_IER_EXINT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (GMAC_IER) External Interrupt */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga388530fc53f2ab20530d3467a74e1937">00330</a> <span class="preprocessor">#define GMAC_IER_DRQFR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_IER) PTP Delay Request Frame Received */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad46072573e1c7ecdd4b2aac843abda1d">00331</a> <span class="preprocessor">#define GMAC_IER_SFR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (GMAC_IER) PTP Sync Frame Received */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga403ef86fb7cac597d8c5e84c2c46213f">00332</a> <span class="preprocessor">#define GMAC_IER_DRQFT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (GMAC_IER) PTP Delay Request Frame Transmitted */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5fc663083986ffb6f71918351935a25d">00333</a> <span class="preprocessor">#define GMAC_IER_SFT (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (GMAC_IER) PTP Sync Frame Transmitted */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9144a8228c64ad75d5948a5d292b87c9">00334</a> <span class="preprocessor">#define GMAC_IER_PDRQFR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (GMAC_IER) PDelay Request Frame Received */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga17a4ff4d74548465677dbf6bd9778515">00335</a> <span class="preprocessor">#define GMAC_IER_PDRSFR (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (GMAC_IER) PDelay Response Frame Received */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga15ea5e2534a8c46b47dbbe9617e01cac">00336</a> <span class="preprocessor">#define GMAC_IER_PDRQFT (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_IER) PDelay Request Frame Transmitted */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad38d19aacd63d6e648838551070e6f68">00337</a> <span class="preprocessor">#define GMAC_IER_PDRSFT (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (GMAC_IER) PDelay Response Frame Transmitted */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7ef1f7c2933d88177c8266f8c5621041">00338</a> <span class="preprocessor">#define GMAC_IER_SRI (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (GMAC_IER) TSU Seconds Register Increment */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabc95f3b49e589e5ec2f67d507477f641">00339</a> <span class="preprocessor">#define GMAC_IER_WOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (GMAC_IER) Wake On LAN */</span>
<a name="l00340"></a>00340 <span class="comment">/* -------- GMAC_IDR : (GMAC Offset: 0x02C) Interrupt Disable Register -------- */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga566f3409739031ca1621601dac156426">00341</a> <span class="preprocessor">#define GMAC_IDR_MFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Management Frame Sent */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadeb1d56444c642e1d190b22a575fb13f">00342</a> <span class="preprocessor">#define GMAC_IDR_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Receive Complete */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0c517147bc7df53f4d032848c8ce23e8">00343</a> <span class="preprocessor">#define GMAC_IDR_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IDR) RX Used Bit Read */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2fbf605654d2582ccdb626a3d4cdc551">00344</a> <span class="preprocessor">#define GMAC_IDR_TXUBR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_IDR) TX Used Bit Read */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga388b0f917c7f852f3cf599787712aaba">00345</a> <span class="preprocessor">#define GMAC_IDR_TUR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Transmit Underrun */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0914e658847765c958e13add70d98437">00346</a> <span class="preprocessor">#define GMAC_IDR_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Retry Limit Exceeded or Late Collision */</span>
<a name="l00347"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2fe704c9f979b7e2698ced5102e8659b">00347</a> <span class="preprocessor">#define GMAC_IDR_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga66627979744c990f93143b1dfcd2f9b6">00348</a> <span class="preprocessor">#define GMAC_IDR_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Transmit Complete */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6babb73eca9b6745dac4d0be12d2d8d1">00349</a> <span class="preprocessor">#define GMAC_IDR_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Receive Overrun */</span>
<a name="l00350"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga54dea95c6d106159e8634137bcb194cb">00350</a> <span class="preprocessor">#define GMAC_IDR_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IDR) HRESP Not OK */</span>
<a name="l00351"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8b3327b90bee0982e2e72f3b99245239">00351</a> <span class="preprocessor">#define GMAC_IDR_PFNZ (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Pause Frame with Non-zero Pause Quantum Received */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3e738709c18a6afa68c2bf5f6e026e62">00352</a> <span class="preprocessor">#define GMAC_IDR_PTZ (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Pause Time Zero */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga03e84103fb02a2ef8a30ee87d172cd28">00353</a> <span class="preprocessor">#define GMAC_IDR_PFTR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Pause Frame Transmitted */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga57ce1aac157510d939abc7c226463839">00354</a> <span class="preprocessor">#define GMAC_IDR_EXINT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (GMAC_IDR) External Interrupt */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadbaa21bfb85f944df5c8dce6bbcd3510">00355</a> <span class="preprocessor">#define GMAC_IDR_DRQFR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PTP Delay Request Frame Received */</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1ff3b32cfebf94c3dc8dadd18fb82a26">00356</a> <span class="preprocessor">#define GMAC_IDR_SFR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PTP Sync Frame Received */</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga155fc75286114fb4b0e742836dd19b53">00357</a> <span class="preprocessor">#define GMAC_IDR_DRQFT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PTP Delay Request Frame Transmitted */</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga03cc6db018d0446a599c6de8dbc28d24">00358</a> <span class="preprocessor">#define GMAC_IDR_SFT (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PTP Sync Frame Transmitted */</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3c4b887a53ea76463c15db8cdcf9f31d">00359</a> <span class="preprocessor">#define GMAC_IDR_PDRQFR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PDelay Request Frame Received */</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac25c76126576bd0064e3e6384fdaadda">00360</a> <span class="preprocessor">#define GMAC_IDR_PDRSFR (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PDelay Response Frame Received */</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae3eccd1ed2607e943c55ed9655377742">00361</a> <span class="preprocessor">#define GMAC_IDR_PDRQFT (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PDelay Request Frame Transmitted */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1ba746fb0ed0a218e1130f9156d782e0">00362</a> <span class="preprocessor">#define GMAC_IDR_PDRSFT (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (GMAC_IDR) PDelay Response Frame Transmitted */</span>
<a name="l00363"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab9d26246d18b32452064e709f154f831">00363</a> <span class="preprocessor">#define GMAC_IDR_SRI (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (GMAC_IDR) TSU Seconds Register Increment */</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae3cdb37b341f405ff14aec254902fa9a">00364</a> <span class="preprocessor">#define GMAC_IDR_WOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (GMAC_IDR) Wake On LAN */</span>
<a name="l00365"></a>00365 <span class="comment">/* -------- GMAC_IMR : (GMAC Offset: 0x030) Interrupt Mask Register -------- */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga73682511947a08cac085bb33c57a40c8">00366</a> <span class="preprocessor">#define GMAC_IMR_MFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Management Frame Sent */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf0529f934f5b42e37ea32153d11b088a">00367</a> <span class="preprocessor">#define GMAC_IMR_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Receive Complete */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga855c62fe3f7249763fd8b2d6a475f91e">00368</a> <span class="preprocessor">#define GMAC_IMR_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IMR) RX Used Bit Read */</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3784399fa2d8ec98800a377cd6b6c2f5">00369</a> <span class="preprocessor">#define GMAC_IMR_TXUBR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (GMAC_IMR) TX Used Bit Read */</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8ccda744799153a2985379c55e96be16">00370</a> <span class="preprocessor">#define GMAC_IMR_TUR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Transmit Underrun */</span>
<a name="l00371"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac31ce1c4747e9043cffdfde721ec2e08">00371</a> <span class="preprocessor">#define GMAC_IMR_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Retry Limit Exceeded */</span>
<a name="l00372"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6dea46fe367a83e1f98da17dc9052ef9">00372</a> <span class="preprocessor">#define GMAC_IMR_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8d6355192d70c07da2c8b8986d06234f">00373</a> <span class="preprocessor">#define GMAC_IMR_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Transmit Complete */</span>
<a name="l00374"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaec259d7d235a6413e88f5b8d6a0abc43">00374</a> <span class="preprocessor">#define GMAC_IMR_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Receive Overrun */</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9ba588d3bac4818fc876eebcafe4471e">00375</a> <span class="preprocessor">#define GMAC_IMR_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IMR) HRESP Not OK */</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga69af4ff708a9d61c769a634a897ae90c">00376</a> <span class="preprocessor">#define GMAC_IMR_PFNZ (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Pause Frame with Non-zero Pause Quantum Received */</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacc718a9da88035d692eb5d12b8497a31">00377</a> <span class="preprocessor">#define GMAC_IMR_PTZ (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Pause Time Zero */</span>
<a name="l00378"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5f239568025f34bfab4f2be2f41791c5">00378</a> <span class="preprocessor">#define GMAC_IMR_PFTR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (GMAC_IMR) Pause Frame Transmitted */</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga52c451f3353a34b215a4c83e90802ee0">00379</a> <span class="preprocessor">#define GMAC_IMR_EXINT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (GMAC_IMR) External Interrupt */</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5130dd10846e8befe28a57f66621a9ee">00380</a> <span class="preprocessor">#define GMAC_IMR_DRQFR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PTP Delay Request Frame Received */</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga959366c426d9f60f71837a0c8cd741f0">00381</a> <span class="preprocessor">#define GMAC_IMR_SFR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PTP Sync Frame Received */</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae805f71830f07a81e460eeda3911152d">00382</a> <span class="preprocessor">#define GMAC_IMR_DRQFT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PTP Delay Request Frame Transmitted */</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa70500f5bace97033260ae3065ed8ada">00383</a> <span class="preprocessor">#define GMAC_IMR_SFT (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PTP Sync Frame Transmitted */</span>
<a name="l00384"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga54865bfd9516f50b574db18cd45ccfb5">00384</a> <span class="preprocessor">#define GMAC_IMR_PDRQFR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PDelay Request Frame Received */</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga61ef3fd324e2b804f61d2b5988250de6">00385</a> <span class="preprocessor">#define GMAC_IMR_PDRSFR (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PDelay Response Frame Received */</span>
<a name="l00386"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga16d9b3549cbf2891e4548dda6e279823">00386</a> <span class="preprocessor">#define GMAC_IMR_PDRQFT (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PDelay Request Frame Transmitted */</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8d5f9a4258b19444a167fc1eb5142c51">00387</a> <span class="preprocessor">#define GMAC_IMR_PDRSFT (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (GMAC_IMR) PDelay Response Frame Transmitted */</span>
<a name="l00388"></a>00388 <span class="comment">/* -------- GMAC_MAN : (GMAC Offset: 0x034) PHY Maintenance Register -------- */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define GMAC_MAN_DATA_Pos 0</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0212349035fcf23f0278f2f6a3d6957f">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_DATA_Msk (0xffffu &lt;&lt; GMAC_MAN_DATA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MAN) PHY Data */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define GMAC_MAN_DATA(value) ((GMAC_MAN_DATA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_DATA_Pos)))</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_WTN_Pos 16</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5da4c909f807d67bc294b3c1ce50ec08">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_WTN_Msk (0x3u &lt;&lt; GMAC_MAN_WTN_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MAN) Write Ten */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define GMAC_MAN_WTN(value) ((GMAC_MAN_WTN_Msk &amp; ((value) &lt;&lt; GMAC_MAN_WTN_Pos)))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_REGA_Pos 18</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad2888d407728f482f3ec371005393012">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_REGA_Msk (0x1fu &lt;&lt; GMAC_MAN_REGA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MAN) Register Address */</span>
<a name="l00397"></a>00397 <span class="preprocessor">#define GMAC_MAN_REGA(value) ((GMAC_MAN_REGA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_REGA_Pos)))</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_PHYA_Pos 23</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaac6c195bd6023dc7251c7c75c691e816">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_PHYA_Msk (0x1fu &lt;&lt; GMAC_MAN_PHYA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MAN) PHY Address */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define GMAC_MAN_PHYA(value) ((GMAC_MAN_PHYA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_PHYA_Pos)))</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_OP_Pos 28</span>
<a name="l00402"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab57ce1a3a5fa95bd6c6cd38d8e28d544">00402</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_OP_Msk (0x3u &lt;&lt; GMAC_MAN_OP_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MAN) Operation */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define GMAC_MAN_OP(value) ((GMAC_MAN_OP_Msk &amp; ((value) &lt;&lt; GMAC_MAN_OP_Pos)))</span>
<a name="l00404"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3af017fff3475321ebde1729c4c0a7ee">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MAN_CLTTO (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (GMAC_MAN) Clause 22 Operation */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9b5820722ee84c400f4dd6c332d339d1">00405</a> <span class="preprocessor">#define GMAC_MAN_WZO (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_MAN) Write ZERO */</span>
<a name="l00406"></a>00406 <span class="comment">/* -------- GMAC_RPQ : (GMAC Offset: 0x038) Received Pause Quantum Register -------- */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#define GMAC_RPQ_RPQ_Pos 0</span>
<a name="l00408"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga82285d7724edaf5c420297177946af24">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RPQ_RPQ_Msk (0xffffu &lt;&lt; GMAC_RPQ_RPQ_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RPQ) Received Pause Quantum */</span>
<a name="l00409"></a>00409 <span class="comment">/* -------- GMAC_TPQ : (GMAC Offset: 0x03C) Transmit Pause Quantum Register -------- */</span>
<a name="l00410"></a>00410 <span class="preprocessor">#define GMAC_TPQ_TPQ_Pos 0</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga96640d37990bbf63b4de1ce164c75577">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPQ_TPQ_Msk (0xffffu &lt;&lt; GMAC_TPQ_TPQ_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TPQ) Transmit Pause Quantum */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define GMAC_TPQ_TPQ(value) ((GMAC_TPQ_TPQ_Msk &amp; ((value) &lt;&lt; GMAC_TPQ_TPQ_Pos)))</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TPSF : (GMAC Offset: 0x040) TX Partial Store and Forward Register -------- */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define GMAC_TPSF_TPB1ADR_Pos 0</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4af004798e3b626f8ce57da437c8dd72">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPSF_TPB1ADR_Msk (0xfffu &lt;&lt; GMAC_TPSF_TPB1ADR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TPSF) Transmit Partial Store and Forward Address */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define GMAC_TPSF_TPB1ADR(value) ((GMAC_TPSF_TPB1ADR_Msk &amp; ((value) &lt;&lt; GMAC_TPSF_TPB1ADR_Pos)))</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4ebcd905536f3dd2ac54f28a7e23a051">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPSF_ENTXP (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TPSF) Enable TX Partial Store and Forward Operation */</span>
<a name="l00418"></a>00418 <span class="comment">/* -------- GMAC_RPSF : (GMAC Offset: 0x044) RX Partial Store and Forward Register -------- */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define GMAC_RPSF_RPB1ADR_Pos 0</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaab6d02f93cfef466f3c9191f3d5b44b3">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RPSF_RPB1ADR_Msk (0xfffu &lt;&lt; GMAC_RPSF_RPB1ADR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RPSF) Receive Partial Store and Forward Address */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define GMAC_RPSF_RPB1ADR(value) ((GMAC_RPSF_RPB1ADR_Msk &amp; ((value) &lt;&lt; GMAC_RPSF_RPB1ADR_Pos)))</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga29b9ebbe50093f9696de0fcc98cee556">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RPSF_ENRXP (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_RPSF) Enable RX Partial Store and Forward Operation */</span>
<a name="l00423"></a>00423 <span class="comment">/* -------- GMAC_RJFML : (GMAC Offset: 0x048) RX Jumbo Frame Max Length Register -------- */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define GMAC_RJFML_FML_Pos 0</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga049bdd4d6c1ce5dd9b27539c1ba39c23">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RJFML_FML_Msk (0x3fffu &lt;&lt; GMAC_RJFML_FML_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RJFML) Frame Max Length */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define GMAC_RJFML_FML(value) ((GMAC_RJFML_FML_Msk &amp; ((value) &lt;&lt; GMAC_RJFML_FML_Pos)))</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_HRB : (GMAC Offset: 0x080) Hash Register Bottom -------- */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define GMAC_HRB_ADDR_Pos 0</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab52c79a040ec7a18cb28a18163cf33d9">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_HRB_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_HRB_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_HRB) Hash Address */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define GMAC_HRB_ADDR(value) ((GMAC_HRB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_HRB_ADDR_Pos)))</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_HRT : (GMAC Offset: 0x084) Hash Register Top -------- */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define GMAC_HRT_ADDR_Pos 0</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga86653d6f9ceda8b3646d12d17dd3e35b">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_HRT_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_HRT_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_HRT) Hash Address */</span>
<a name="l00434"></a>00434 <span class="preprocessor">#define GMAC_HRT_ADDR(value) ((GMAC_HRT_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_HRT_ADDR_Pos)))</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SAB : (GMAC Offset: N/A) Specific Address 1 Bottom Register -------- */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define GMAC_SAB_ADDR_Pos 0</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga08832c04d4afa2cbf8f96181eaad8c5d">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SAB_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_SAB_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SAB) Specific Address 1 */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define GMAC_SAB_ADDR(value) ((GMAC_SAB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAB_ADDR_Pos)))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SAT : (GMAC Offset: N/A) Specific Address 1 Top Register -------- */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define GMAC_SAT_ADDR_Pos 0</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4e62d195760053ec0215b03cc0322ed1">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SAT_ADDR_Msk (0xffffu &lt;&lt; GMAC_SAT_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SAT) Specific Address 1 */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define GMAC_SAT_ADDR(value) ((GMAC_SAT_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAT_ADDR_Pos)))</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TIDM1 : (GMAC Offset: 0x0A8) Type ID Match 1 Register -------- */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define GMAC_TIDM1_TID_Pos 0</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga53ac7b820fe7d9fdfaef9b01929c833f">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM1_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM1_TID_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TIDM1) Type ID Match 1 */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define GMAC_TIDM1_TID(value) ((GMAC_TIDM1_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM1_TID_Pos)))</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac433d9b4f230f86613791a43f61103ce">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM1_ENID1 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TIDM1) Enable Copying of TID Matched Frames */</span>
<a name="l00448"></a>00448 <span class="comment">/* -------- GMAC_TIDM2 : (GMAC Offset: 0x0AC) Type ID Match 2 Register -------- */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define GMAC_TIDM2_TID_Pos 0</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaec84a9fff3376eab5785fdd33d9139dd">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM2_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM2_TID_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TIDM2) Type ID Match 2 */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#define GMAC_TIDM2_TID(value) ((GMAC_TIDM2_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM2_TID_Pos)))</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1891f82d4c00c1369c5226f5c975fd19">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM2_ENID2 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TIDM2) Enable Copying of TID Matched Frames */</span>
<a name="l00453"></a>00453 <span class="comment">/* -------- GMAC_TIDM3 : (GMAC Offset: 0x0B0) Type ID Match 3 Register -------- */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define GMAC_TIDM3_TID_Pos 0</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab03a9cab55ab449133b8c58951306344">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM3_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM3_TID_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TIDM3) Type ID Match 3 */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#define GMAC_TIDM3_TID(value) ((GMAC_TIDM3_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM3_TID_Pos)))</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga168f56266b2b810449f46f3ea2b97901">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM3_ENID3 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TIDM3) Enable Copying of TID Matched Frames */</span>
<a name="l00458"></a>00458 <span class="comment">/* -------- GMAC_TIDM4 : (GMAC Offset: 0x0B4) Type ID Match 4 Register -------- */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#define GMAC_TIDM4_TID_Pos 0</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8ff11c8fe9e79c07cb9169549b3fcd62">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM4_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM4_TID_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TIDM4) Type ID Match 4 */</span>
<a name="l00461"></a>00461 <span class="preprocessor">#define GMAC_TIDM4_TID(value) ((GMAC_TIDM4_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM4_TID_Pos)))</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad43fbc1ca24ce6ae11dff7a7351ce19d">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TIDM4_ENID4 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TIDM4) Enable Copying of TID Matched Frames */</span>
<a name="l00463"></a>00463 <span class="comment">/* -------- GMAC_WOL : (GMAC Offset: 0x0B8) Wake on LAN Register -------- */</span>
<a name="l00464"></a>00464 <span class="preprocessor">#define GMAC_WOL_IP_Pos 0</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6e4d108513c5f0c545cc95b0cdc93cd4">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_WOL_IP_Msk (0xffffu &lt;&lt; GMAC_WOL_IP_Pos) </span><span class="comment">/**&lt; \brief (GMAC_WOL) ARP Request IP Address */</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define GMAC_WOL_IP(value) ((GMAC_WOL_IP_Msk &amp; ((value) &lt;&lt; GMAC_WOL_IP_Pos)))</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8107b810c0592d5a390f110d9ee2cfda">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_WOL_MAG (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (GMAC_WOL) Magic Packet Event Enable */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga71e8ea1d2a142d73beec90e10c3385bb">00468</a> <span class="preprocessor">#define GMAC_WOL_ARP (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (GMAC_WOL) ARP Request IP Address */</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga562dca7dc28e22c36fbda04715cd0c48">00469</a> <span class="preprocessor">#define GMAC_WOL_SA1 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_WOL) Specific Address Register 1 Event Enable */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga23b16c105f7702a14bc32e3e07dd1ac1">00470</a> <span class="preprocessor">#define GMAC_WOL_MTI (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (GMAC_WOL) Multicast Hash Event Enable */</span>
<a name="l00471"></a>00471 <span class="comment">/* -------- GMAC_IPGS : (GMAC Offset: 0x0BC) IPG Stretch Register -------- */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define GMAC_IPGS_FL_Pos 0</span>
<a name="l00473"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2fa72b4396b69e8aff5f65221add38b9">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_IPGS_FL_Msk (0xffffu &lt;&lt; GMAC_IPGS_FL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_IPGS) Frame Length */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define GMAC_IPGS_FL(value) ((GMAC_IPGS_FL_Msk &amp; ((value) &lt;&lt; GMAC_IPGS_FL_Pos)))</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SVLAN : (GMAC Offset: 0x0C0) Stacked VLAN Register -------- */</span>
<a name="l00476"></a>00476 <span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE_Pos 0</span>
<a name="l00477"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga712a35409d7c2ceb6f0928471e4edcd4">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE_Msk (0xffffu &lt;&lt; GMAC_SVLAN_VLAN_TYPE_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SVLAN) User Defined VLAN_TYPE Field */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE(value) ((GMAC_SVLAN_VLAN_TYPE_Msk &amp; ((value) &lt;&lt; GMAC_SVLAN_VLAN_TYPE_Pos)))</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga15b39a2c63dcd3af436b8529c21bcd83">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SVLAN_ESVLAN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_SVLAN) Enable Stacked VLAN Processing Mode */</span>
<a name="l00480"></a>00480 <span class="comment">/* -------- GMAC_TPFCP : (GMAC Offset: 0x0C4) Transmit PFC Pause Register -------- */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#define GMAC_TPFCP_PEV_Pos 0</span>
<a name="l00482"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga74eafff430e979746ad78db0a513d276">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPFCP_PEV_Msk (0xffu &lt;&lt; GMAC_TPFCP_PEV_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TPFCP) Priority Enable Vector */</span>
<a name="l00483"></a>00483 <span class="preprocessor">#define GMAC_TPFCP_PEV(value) ((GMAC_TPFCP_PEV_Msk &amp; ((value) &lt;&lt; GMAC_TPFCP_PEV_Pos)))</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPFCP_PQ_Pos 8</span>
<a name="l00485"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8cda8a333f116e23c8acfd8d80ee8d8b">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TPFCP_PQ_Msk (0xffu &lt;&lt; GMAC_TPFCP_PQ_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TPFCP) Pause Quantum */</span>
<a name="l00486"></a>00486 <span class="preprocessor">#define GMAC_TPFCP_PQ(value) ((GMAC_TPFCP_PQ_Msk &amp; ((value) &lt;&lt; GMAC_TPFCP_PQ_Pos)))</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SAMB1 : (GMAC Offset: 0x0C8) Specific Address 1 Mask Bottom Register -------- */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#define GMAC_SAMB1_ADDR_Pos 0</span>
<a name="l00489"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga502b96455e2a25e0e28ea9a0b2aa5ad4">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SAMB1_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_SAMB1_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SAMB1) Specific Address 1 Mask */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#define GMAC_SAMB1_ADDR(value) ((GMAC_SAMB1_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAMB1_ADDR_Pos)))</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SAMT1 : (GMAC Offset: 0x0CC) Specific Address 1 Mask Top Register -------- */</span>
<a name="l00492"></a>00492 <span class="preprocessor">#define GMAC_SAMT1_ADDR_Pos 0</span>
<a name="l00493"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga17b645959bedbf3d5c5d46c684dd7a74">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SAMT1_ADDR_Msk (0xffffu &lt;&lt; GMAC_SAMT1_ADDR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SAMT1) Specific Address 1 Mask */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define GMAC_SAMT1_ADDR(value) ((GMAC_SAMT1_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAMT1_ADDR_Pos)))</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_NSC : (GMAC Offset: 0x0DC) 1588 Timer Nanosecond Comparison Register -------- */</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define GMAC_NSC_NANOSEC_Pos 0</span>
<a name="l00497"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2447d0fd2b040a7b78a9e285aea8278e">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_NSC_NANOSEC_Msk (0x3fffffu &lt;&lt; GMAC_NSC_NANOSEC_Pos) </span><span class="comment">/**&lt; \brief (GMAC_NSC) 1588 Timer Nanosecond Comparison Value */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define GMAC_NSC_NANOSEC(value) ((GMAC_NSC_NANOSEC_Msk &amp; ((value) &lt;&lt; GMAC_NSC_NANOSEC_Pos)))</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SCL : (GMAC Offset: 0x0E0) 1588 Timer Second Comparison Low Register -------- */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define GMAC_SCL_SEC_Pos 0</span>
<a name="l00501"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga60bb7d2c3e7758defb8738d6a736e3ea">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SCL_SEC_Msk (0xffffffffu &lt;&lt; GMAC_SCL_SEC_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SCL) 1588 Timer Second Comparison Value */</span>
<a name="l00502"></a>00502 <span class="preprocessor">#define GMAC_SCL_SEC(value) ((GMAC_SCL_SEC_Msk &amp; ((value) &lt;&lt; GMAC_SCL_SEC_Pos)))</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_SCH : (GMAC Offset: 0x0E4) 1588 Timer Second Comparison High Register -------- */</span>
<a name="l00504"></a>00504 <span class="preprocessor">#define GMAC_SCH_SEC_Pos 0</span>
<a name="l00505"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacfca0121dd02e474ab5f783f4aea0b06">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SCH_SEC_Msk (0xffffu &lt;&lt; GMAC_SCH_SEC_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SCH) 1588 Timer Second Comparison Value */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define GMAC_SCH_SEC(value) ((GMAC_SCH_SEC_Msk &amp; ((value) &lt;&lt; GMAC_SCH_SEC_Pos)))</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFTSH : (GMAC Offset: 0x0E8) PTP Event Frame Transmitted Seconds High Register -------- */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#define GMAC_EFTSH_RUD_Pos 0</span>
<a name="l00509"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa43399d57c1ccd607f05118928f20bd1">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFTSH_RUD_Msk (0xffffu &lt;&lt; GMAC_EFTSH_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFTSH) Register Update */</span>
<a name="l00510"></a>00510 <span class="comment">/* -------- GMAC_EFRSH : (GMAC Offset: 0x0EC) PTP Event Frame Received Seconds High Register -------- */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define GMAC_EFRSH_RUD_Pos 0</span>
<a name="l00512"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2b91b72e0bfe89afa1c3144bf5a6959a">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFRSH_RUD_Msk (0xffffu &lt;&lt; GMAC_EFRSH_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFRSH) Register Update */</span>
<a name="l00513"></a>00513 <span class="comment">/* -------- GMAC_PEFTSH : (GMAC Offset: 0x0F0) PTP Peer Event Frame Transmitted Seconds High Register -------- */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define GMAC_PEFTSH_RUD_Pos 0</span>
<a name="l00515"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4e9f164a14617a3fc6c2b968d3aa92a9">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFTSH_RUD_Msk (0xffffu &lt;&lt; GMAC_PEFTSH_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFTSH) Register Update */</span>
<a name="l00516"></a>00516 <span class="comment">/* -------- GMAC_PEFRSH : (GMAC Offset: 0x0F4) PTP Peer Event Frame Received Seconds High Register -------- */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define GMAC_PEFRSH_RUD_Pos 0</span>
<a name="l00518"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga84b058029b46048368f182fadfbedba2">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFRSH_RUD_Msk (0xffffu &lt;&lt; GMAC_PEFRSH_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFRSH) Register Update */</span>
<a name="l00519"></a>00519 <span class="comment">/* -------- GMAC_OTLO : (GMAC Offset: 0x100) Octets Transmitted Low Register -------- */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define GMAC_OTLO_TXO_Pos 0</span>
<a name="l00521"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab6586cd8d51695f8973d98ccd8dcacf6">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_OTLO_TXO_Msk (0xffffffffu &lt;&lt; GMAC_OTLO_TXO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_OTLO) Transmitted Octets */</span>
<a name="l00522"></a>00522 <span class="comment">/* -------- GMAC_OTHI : (GMAC Offset: 0x104) Octets Transmitted High Register -------- */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define GMAC_OTHI_TXO_Pos 0</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8bb4ed4d1393068e148b0d4701ba6193">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_OTHI_TXO_Msk (0xffffu &lt;&lt; GMAC_OTHI_TXO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_OTHI) Transmitted Octets */</span>
<a name="l00525"></a>00525 <span class="comment">/* -------- GMAC_FT : (GMAC Offset: 0x108) Frames Transmitted Register -------- */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define GMAC_FT_FTX_Pos 0</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5bd97b6adfa8cf8f3be321fcbf49d398">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_FT_FTX_Msk (0xffffffffu &lt;&lt; GMAC_FT_FTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_FT) Frames Transmitted without Error */</span>
<a name="l00528"></a>00528 <span class="comment">/* -------- GMAC_BCFT : (GMAC Offset: 0x10C) Broadcast Frames Transmitted Register -------- */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#define GMAC_BCFT_BFTX_Pos 0</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3ed88179ac9dd969cdebd55f76a5d230">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_BCFT_BFTX_Msk (0xffffffffu &lt;&lt; GMAC_BCFT_BFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_BCFT) Broadcast Frames Transmitted without Error */</span>
<a name="l00531"></a>00531 <span class="comment">/* -------- GMAC_MFT : (GMAC Offset: 0x110) Multicast Frames Transmitted Register -------- */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#define GMAC_MFT_MFTX_Pos 0</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3567bb3ed49010afbb2252ca4b62cc35">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MFT_MFTX_Msk (0xffffffffu &lt;&lt; GMAC_MFT_MFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MFT) Multicast Frames Transmitted without Error */</span>
<a name="l00534"></a>00534 <span class="comment">/* -------- GMAC_PFT : (GMAC Offset: 0x114) Pause Frames Transmitted Register -------- */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define GMAC_PFT_PFTX_Pos 0</span>
<a name="l00536"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf2778059f9c29b0a61517457d3129b44">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PFT_PFTX_Msk (0xffffu &lt;&lt; GMAC_PFT_PFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PFT) Pause Frames Transmitted Register */</span>
<a name="l00537"></a>00537 <span class="comment">/* -------- GMAC_BFT64 : (GMAC Offset: 0x118) 64 Byte Frames Transmitted Register -------- */</span>
<a name="l00538"></a>00538 <span class="preprocessor">#define GMAC_BFT64_NFTX_Pos 0</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6e1cd43a003747f6ee88811f0a1e569a">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_BFT64_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_BFT64_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_BFT64) 64 Byte Frames Transmitted without Error */</span>
<a name="l00540"></a>00540 <span class="comment">/* -------- GMAC_TBFT127 : (GMAC Offset: 0x11C) 65 to 127 Byte Frames Transmitted Register -------- */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define GMAC_TBFT127_NFTX_Pos 0</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1a67e0faa3eb1c1df783b3bcebb0188d">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFT127_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT127_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFT127) 65 to 127 Byte Frames Transmitted without Error */</span>
<a name="l00543"></a>00543 <span class="comment">/* -------- GMAC_TBFT255 : (GMAC Offset: 0x120) 128 to 255 Byte Frames Transmitted Register -------- */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define GMAC_TBFT255_NFTX_Pos 0</span>
<a name="l00545"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3dff860e340e6db2802ac967b38a8cca">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFT255_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT255_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFT255) 128 to 255 Byte Frames Transmitted without Error */</span>
<a name="l00546"></a>00546 <span class="comment">/* -------- GMAC_TBFT511 : (GMAC Offset: 0x124) 256 to 511 Byte Frames Transmitted Register -------- */</span>
<a name="l00547"></a>00547 <span class="preprocessor">#define GMAC_TBFT511_NFTX_Pos 0</span>
<a name="l00548"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2660fb762eb35ec0a1b97fa325df61d3">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFT511_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT511_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFT511) 256 to 511 Byte Frames Transmitted without Error */</span>
<a name="l00549"></a>00549 <span class="comment">/* -------- GMAC_TBFT1023 : (GMAC Offset: 0x128) 512 to 1023 Byte Frames Transmitted Register -------- */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define GMAC_TBFT1023_NFTX_Pos 0</span>
<a name="l00551"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga350b1771a573ff12864f2535bbc778f0">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFT1023_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT1023_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFT1023) 512 to 1023 Byte Frames Transmitted without Error */</span>
<a name="l00552"></a>00552 <span class="comment">/* -------- GMAC_TBFT1518 : (GMAC Offset: 0x12C) 1024 to 1518 Byte Frames Transmitted Register -------- */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define GMAC_TBFT1518_NFTX_Pos 0</span>
<a name="l00554"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacf9a10035bec1875a2c2b26da26bcd0f">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFT1518_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT1518_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFT1518) 1024 to 1518 Byte Frames Transmitted without Error */</span>
<a name="l00555"></a>00555 <span class="comment">/* -------- GMAC_GTBFT1518 : (GMAC Offset: 0x130) Greater Than 1518 Byte Frames Transmitted Register -------- */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define GMAC_GTBFT1518_NFTX_Pos 0</span>
<a name="l00557"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2cc3d7b28c840191ba2ee7073d736373">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_GTBFT1518_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_GTBFT1518_NFTX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_GTBFT1518) Greater than 1518 Byte Frames Transmitted without Error */</span>
<a name="l00558"></a>00558 <span class="comment">/* -------- GMAC_TUR : (GMAC Offset: 0x134) Transmit Underruns Register -------- */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define GMAC_TUR_TXUNR_Pos 0</span>
<a name="l00560"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa9b49f63b260b2de7f2338b7bda3f757">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TUR_TXUNR_Msk (0x3ffu &lt;&lt; GMAC_TUR_TXUNR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TUR) Transmit Underruns */</span>
<a name="l00561"></a>00561 <span class="comment">/* -------- GMAC_SCF : (GMAC Offset: 0x138) Single Collision Frames Register -------- */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define GMAC_SCF_SCOL_Pos 0</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7b01e090f293983e3ad730f54ea38bda">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_SCF_SCOL_Msk (0x3ffffu &lt;&lt; GMAC_SCF_SCOL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_SCF) Single Collision */</span>
<a name="l00564"></a>00564 <span class="comment">/* -------- GMAC_MCF : (GMAC Offset: 0x13C) Multiple Collision Frames Register -------- */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define GMAC_MCF_MCOL_Pos 0</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab4968cffa915c05f0870488d0f65e102">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MCF_MCOL_Msk (0x3ffffu &lt;&lt; GMAC_MCF_MCOL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MCF) Multiple Collision */</span>
<a name="l00567"></a>00567 <span class="comment">/* -------- GMAC_EC : (GMAC Offset: 0x140) Excessive Collisions Register -------- */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define GMAC_EC_XCOL_Pos 0</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8e8ad955206e7bd23da505bc6a287c59">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EC_XCOL_Msk (0x3ffu &lt;&lt; GMAC_EC_XCOL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EC) Excessive Collisions */</span>
<a name="l00570"></a>00570 <span class="comment">/* -------- GMAC_LC : (GMAC Offset: 0x144) Late Collisions Register -------- */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#define GMAC_LC_LCOL_Pos 0</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacd545e55a56be6ea38f4f4c141cfe37f">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_LC_LCOL_Msk (0x3ffu &lt;&lt; GMAC_LC_LCOL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_LC) Late Collisions */</span>
<a name="l00573"></a>00573 <span class="comment">/* -------- GMAC_DTF : (GMAC Offset: 0x148) Deferred Transmission Frames Register -------- */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define GMAC_DTF_DEFT_Pos 0</span>
<a name="l00575"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga32b47b5b801345c9d56a17eb31cd1a19">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_DTF_DEFT_Msk (0x3ffffu &lt;&lt; GMAC_DTF_DEFT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_DTF) Deferred Transmission */</span>
<a name="l00576"></a>00576 <span class="comment">/* -------- GMAC_CSE : (GMAC Offset: 0x14C) Carrier Sense Errors Register -------- */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#define GMAC_CSE_CSR_Pos 0</span>
<a name="l00578"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa95a700350a1dc7761ce9e01afbfb743">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_CSE_CSR_Msk (0x3ffu &lt;&lt; GMAC_CSE_CSR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_CSE) Carrier Sense Error */</span>
<a name="l00579"></a>00579 <span class="comment">/* -------- GMAC_ORLO : (GMAC Offset: 0x150) Octets Received Low Received Register -------- */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define GMAC_ORLO_RXO_Pos 0</span>
<a name="l00581"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad70ad91385d78bc5589c3255d6032ef3">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ORLO_RXO_Msk (0xffffffffu &lt;&lt; GMAC_ORLO_RXO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ORLO) Received Octets */</span>
<a name="l00582"></a>00582 <span class="comment">/* -------- GMAC_ORHI : (GMAC Offset: 0x154) Octets Received High Received Register -------- */</span>
<a name="l00583"></a>00583 <span class="preprocessor">#define GMAC_ORHI_RXO_Pos 0</span>
<a name="l00584"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf95253884b3483ac7db5ddb45e6a73f4">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ORHI_RXO_Msk (0xffffu &lt;&lt; GMAC_ORHI_RXO_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ORHI) Received Octets */</span>
<a name="l00585"></a>00585 <span class="comment">/* -------- GMAC_FR : (GMAC Offset: 0x158) Frames Received Register -------- */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define GMAC_FR_FRX_Pos 0</span>
<a name="l00587"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa5e2bd4754982997653c19876af89ca2">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_FR_FRX_Msk (0xffffffffu &lt;&lt; GMAC_FR_FRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_FR) Frames Received without Error */</span>
<a name="l00588"></a>00588 <span class="comment">/* -------- GMAC_BCFR : (GMAC Offset: 0x15C) Broadcast Frames Received Register -------- */</span>
<a name="l00589"></a>00589 <span class="preprocessor">#define GMAC_BCFR_BFRX_Pos 0</span>
<a name="l00590"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4083e692955643f85fddc9c0a7451b26">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_BCFR_BFRX_Msk (0xffffffffu &lt;&lt; GMAC_BCFR_BFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_BCFR) Broadcast Frames Received without Error */</span>
<a name="l00591"></a>00591 <span class="comment">/* -------- GMAC_MFR : (GMAC Offset: 0x160) Multicast Frames Received Register -------- */</span>
<a name="l00592"></a>00592 <span class="preprocessor">#define GMAC_MFR_MFRX_Pos 0</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabe1ef2dff4fb679432a3bfe82f597c8c">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_MFR_MFRX_Msk (0xffffffffu &lt;&lt; GMAC_MFR_MFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_MFR) Multicast Frames Received without Error */</span>
<a name="l00594"></a>00594 <span class="comment">/* -------- GMAC_PFR : (GMAC Offset: 0x164) Pause Frames Received Register -------- */</span>
<a name="l00595"></a>00595 <span class="preprocessor">#define GMAC_PFR_PFRX_Pos 0</span>
<a name="l00596"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa230054cca5b54f2c481aee54a571f98">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PFR_PFRX_Msk (0xffffu &lt;&lt; GMAC_PFR_PFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PFR) Pause Frames Received Register */</span>
<a name="l00597"></a>00597 <span class="comment">/* -------- GMAC_BFR64 : (GMAC Offset: 0x168) 64 Byte Frames Received Register -------- */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define GMAC_BFR64_NFRX_Pos 0</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa85bccb4358df59109c4a0f99f9ed190">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_BFR64_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_BFR64_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_BFR64) 64 Byte Frames Received without Error */</span>
<a name="l00600"></a>00600 <span class="comment">/* -------- GMAC_TBFR127 : (GMAC Offset: 0x16C) 65 to 127 Byte Frames Received Register -------- */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define GMAC_TBFR127_NFRX_Pos 0</span>
<a name="l00602"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8b2049b16d4a7e162e20c27c0d621f72">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFR127_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR127_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFR127) 65 to 127 Byte Frames Received without Error */</span>
<a name="l00603"></a>00603 <span class="comment">/* -------- GMAC_TBFR255 : (GMAC Offset: 0x170) 128 to 255 Byte Frames Received Register -------- */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define GMAC_TBFR255_NFRX_Pos 0</span>
<a name="l00605"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga36d1c5e15a4b57579b25cd21928e2992">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFR255_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR255_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFR255) 128 to 255 Byte Frames Received without Error */</span>
<a name="l00606"></a>00606 <span class="comment">/* -------- GMAC_TBFR511 : (GMAC Offset: 0x174) 256 to 511 Byte Frames Received Register -------- */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define GMAC_TBFR511_NFRX_Pos 0</span>
<a name="l00608"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga85625a6a826669a3515f9e73e8c41c8a">00608</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFR511_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR511_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFR511) 256 to 511 Byte Frames Received without Error */</span>
<a name="l00609"></a>00609 <span class="comment">/* -------- GMAC_TBFR1023 : (GMAC Offset: 0x178) 512 to 1023 Byte Frames Received Register -------- */</span>
<a name="l00610"></a>00610 <span class="preprocessor">#define GMAC_TBFR1023_NFRX_Pos 0</span>
<a name="l00611"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae15cf4c1a0b453937016db75bfffb650">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFR1023_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR1023_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFR1023) 512 to 1023 Byte Frames Received without Error */</span>
<a name="l00612"></a>00612 <span class="comment">/* -------- GMAC_TBFR1518 : (GMAC Offset: 0x17C) 1024 to 1518 Byte Frames Received Register -------- */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#define GMAC_TBFR1518_NFRX_Pos 0</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga028e1187101eff54cfce02d8898af514">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBFR1518_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR1518_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBFR1518) 1024 to 1518 Byte Frames Received without Error */</span>
<a name="l00615"></a>00615 <span class="comment">/* -------- GMAC_TMXBFR : (GMAC Offset: 0x180) 1519 to Maximum Byte Frames Received Register -------- */</span>
<a name="l00616"></a>00616 <span class="preprocessor">#define GMAC_TMXBFR_NFRX_Pos 0</span>
<a name="l00617"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga384a4e29974a6b82cf2365dbb5137368">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TMXBFR_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TMXBFR_NFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TMXBFR) 1519 to Maximum Byte Frames Received without Error */</span>
<a name="l00618"></a>00618 <span class="comment">/* -------- GMAC_UFR : (GMAC Offset: 0x184) Undersize Frames Received Register -------- */</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define GMAC_UFR_UFRX_Pos 0</span>
<a name="l00620"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac817943c6d2d169e5aa703fd924bfa60">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_UFR_UFRX_Msk (0x3ffu &lt;&lt; GMAC_UFR_UFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_UFR) Undersize Frames Received */</span>
<a name="l00621"></a>00621 <span class="comment">/* -------- GMAC_OFR : (GMAC Offset: 0x188) Oversize Frames Received Register -------- */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#define GMAC_OFR_OFRX_Pos 0</span>
<a name="l00623"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga013b88793d12a5cca266c2e3e953bf2e">00623</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_OFR_OFRX_Msk (0x3ffu &lt;&lt; GMAC_OFR_OFRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_OFR) Oversized Frames Received */</span>
<a name="l00624"></a>00624 <span class="comment">/* -------- GMAC_JR : (GMAC Offset: 0x18C) Jabbers Received Register -------- */</span>
<a name="l00625"></a>00625 <span class="preprocessor">#define GMAC_JR_JRX_Pos 0</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga20b51984f32d5d083b0ae4ebdca3ff41">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_JR_JRX_Msk (0x3ffu &lt;&lt; GMAC_JR_JRX_Pos) </span><span class="comment">/**&lt; \brief (GMAC_JR) Jabbers Received */</span>
<a name="l00627"></a>00627 <span class="comment">/* -------- GMAC_FCSE : (GMAC Offset: 0x190) Frame Check Sequence Errors Register -------- */</span>
<a name="l00628"></a>00628 <span class="preprocessor">#define GMAC_FCSE_FCKR_Pos 0</span>
<a name="l00629"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2ccc49c47007250d0fcabd4f3c61026a">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_FCSE_FCKR_Msk (0x3ffu &lt;&lt; GMAC_FCSE_FCKR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_FCSE) Frame Check Sequence Errors */</span>
<a name="l00630"></a>00630 <span class="comment">/* -------- GMAC_LFFE : (GMAC Offset: 0x194) Length Field Frame Errors Register -------- */</span>
<a name="l00631"></a>00631 <span class="preprocessor">#define GMAC_LFFE_LFER_Pos 0</span>
<a name="l00632"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacc161400a5c05623b0f2e21c34904380">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_LFFE_LFER_Msk (0x3ffu &lt;&lt; GMAC_LFFE_LFER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_LFFE) Length Field Frame Errors */</span>
<a name="l00633"></a>00633 <span class="comment">/* -------- GMAC_RSE : (GMAC Offset: 0x198) Receive Symbol Errors Register -------- */</span>
<a name="l00634"></a>00634 <span class="preprocessor">#define GMAC_RSE_RXSE_Pos 0</span>
<a name="l00635"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8903707c8a2325c20c9ba29c036b0a3a">00635</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RSE_RXSE_Msk (0x3ffu &lt;&lt; GMAC_RSE_RXSE_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RSE) Receive Symbol Errors */</span>
<a name="l00636"></a>00636 <span class="comment">/* -------- GMAC_AE : (GMAC Offset: 0x19C) Alignment Errors Register -------- */</span>
<a name="l00637"></a>00637 <span class="preprocessor">#define GMAC_AE_AER_Pos 0</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9497556190df8f17277d933e55535460">00638</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_AE_AER_Msk (0x3ffu &lt;&lt; GMAC_AE_AER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_AE) Alignment Errors */</span>
<a name="l00639"></a>00639 <span class="comment">/* -------- GMAC_RRE : (GMAC Offset: 0x1A0) Receive Resource Errors Register -------- */</span>
<a name="l00640"></a>00640 <span class="preprocessor">#define GMAC_RRE_RXRER_Pos 0</span>
<a name="l00641"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadf41782c23f451aeb9f724dedf196f26">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RRE_RXRER_Msk (0x3ffffu &lt;&lt; GMAC_RRE_RXRER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RRE) Receive Resource Errors */</span>
<a name="l00642"></a>00642 <span class="comment">/* -------- GMAC_ROE : (GMAC Offset: 0x1A4) Receive Overrun Register -------- */</span>
<a name="l00643"></a>00643 <span class="preprocessor">#define GMAC_ROE_RXOVR_Pos 0</span>
<a name="l00644"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga62aaa204a9495975fa2fb1481fe3e480">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ROE_RXOVR_Msk (0x3ffu &lt;&lt; GMAC_ROE_RXOVR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ROE) Receive Overruns */</span>
<a name="l00645"></a>00645 <span class="comment">/* -------- GMAC_IHCE : (GMAC Offset: 0x1A8) IP Header Checksum Errors Register -------- */</span>
<a name="l00646"></a>00646 <span class="preprocessor">#define GMAC_IHCE_HCKER_Pos 0</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga60455f861ecf20156bcfddb5cbaab43a">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_IHCE_HCKER_Msk (0xffu &lt;&lt; GMAC_IHCE_HCKER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_IHCE) IP Header Checksum Errors */</span>
<a name="l00648"></a>00648 <span class="comment">/* -------- GMAC_TCE : (GMAC Offset: 0x1AC) TCP Checksum Errors Register -------- */</span>
<a name="l00649"></a>00649 <span class="preprocessor">#define GMAC_TCE_TCKER_Pos 0</span>
<a name="l00650"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9a9d8ec67e55792a0e1eb61e646c6e78">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TCE_TCKER_Msk (0xffu &lt;&lt; GMAC_TCE_TCKER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TCE) TCP Checksum Errors */</span>
<a name="l00651"></a>00651 <span class="comment">/* -------- GMAC_UCE : (GMAC Offset: 0x1B0) UDP Checksum Errors Register -------- */</span>
<a name="l00652"></a>00652 <span class="preprocessor">#define GMAC_UCE_UCKER_Pos 0</span>
<a name="l00653"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab8ae6e85098b4c15b2ee11189e42c415">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_UCE_UCKER_Msk (0xffu &lt;&lt; GMAC_UCE_UCKER_Pos) </span><span class="comment">/**&lt; \brief (GMAC_UCE) UDP Checksum Errors */</span>
<a name="l00654"></a>00654 <span class="comment">/* -------- GMAC_TISUBN : (GMAC Offset: 0x1BC) 1588 Timer Increment Sub-nanoseconds Register -------- */</span>
<a name="l00655"></a>00655 <span class="preprocessor">#define GMAC_TISUBN_LSBTIR_Pos 0</span>
<a name="l00656"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga13bc69fe3e9340ed8278e723a1637ec0">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TISUBN_LSBTIR_Msk (0xffffu &lt;&lt; GMAC_TISUBN_LSBTIR_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TISUBN) Lower Significant Bits of Timer Increment Register */</span>
<a name="l00657"></a>00657 <span class="preprocessor">#define GMAC_TISUBN_LSBTIR(value) ((GMAC_TISUBN_LSBTIR_Msk &amp; ((value) &lt;&lt; GMAC_TISUBN_LSBTIR_Pos)))</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TSH : (GMAC Offset: 0x1C0) 1588 Timer Seconds High Register -------- */</span>
<a name="l00659"></a>00659 <span class="preprocessor">#define GMAC_TSH_TCS_Pos 0</span>
<a name="l00660"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac677df57fd14d3dd92d0b91daada842b">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TSH_TCS_Msk (0xffffu &lt;&lt; GMAC_TSH_TCS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TSH) Timer Count in Seconds */</span>
<a name="l00661"></a>00661 <span class="preprocessor">#define GMAC_TSH_TCS(value) ((GMAC_TSH_TCS_Msk &amp; ((value) &lt;&lt; GMAC_TSH_TCS_Pos)))</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TSL : (GMAC Offset: 0x1D0) 1588 Timer Seconds Low Register -------- */</span>
<a name="l00663"></a>00663 <span class="preprocessor">#define GMAC_TSL_TCS_Pos 0</span>
<a name="l00664"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaff2e3312410ca9417e313796f8dac27c">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TSL_TCS_Msk (0xffffffffu &lt;&lt; GMAC_TSL_TCS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TSL) Timer Count in Seconds */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#define GMAC_TSL_TCS(value) ((GMAC_TSL_TCS_Msk &amp; ((value) &lt;&lt; GMAC_TSL_TCS_Pos)))</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TN : (GMAC Offset: 0x1D4) 1588 Timer Nanoseconds Register -------- */</span>
<a name="l00667"></a>00667 <span class="preprocessor">#define GMAC_TN_TNS_Pos 0</span>
<a name="l00668"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga82c2a88372db2dc5d5d700b63c0ec4fc">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TN_TNS_Msk (0x3fffffffu &lt;&lt; GMAC_TN_TNS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TN) Timer Count in Nanoseconds */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#define GMAC_TN_TNS(value) ((GMAC_TN_TNS_Msk &amp; ((value) &lt;&lt; GMAC_TN_TNS_Pos)))</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_TA : (GMAC Offset: 0x1D8) 1588 Timer Adjust Register -------- */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define GMAC_TA_ITDT_Pos 0</span>
<a name="l00672"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga34c6aad04528e21f7361d585fa8c8de5">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TA_ITDT_Msk (0x3fffffffu &lt;&lt; GMAC_TA_ITDT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TA) Increment/Decrement */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#define GMAC_TA_ITDT(value) ((GMAC_TA_ITDT_Msk &amp; ((value) &lt;&lt; GMAC_TA_ITDT_Pos)))</span>
<a name="l00674"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga71b891fe014c77e534b084b3afa16ffd">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TA_ADJ (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (GMAC_TA) Adjust 1588 Timer */</span>
<a name="l00675"></a>00675 <span class="comment">/* -------- GMAC_TI : (GMAC Offset: 0x1DC) 1588 Timer Increment Register -------- */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#define GMAC_TI_CNS_Pos 0</span>
<a name="l00677"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gade1be71165e92b0b8d5e29e773099cb7">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TI_CNS_Msk (0xffu &lt;&lt; GMAC_TI_CNS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TI) Count Nanoseconds */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#define GMAC_TI_CNS(value) ((GMAC_TI_CNS_Msk &amp; ((value) &lt;&lt; GMAC_TI_CNS_Pos)))</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TI_ACNS_Pos 8</span>
<a name="l00680"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac7156a46ba790d05ff6b61bf5e0ca0b3">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TI_ACNS_Msk (0xffu &lt;&lt; GMAC_TI_ACNS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TI) Alternative Count Nanoseconds */</span>
<a name="l00681"></a>00681 <span class="preprocessor">#define GMAC_TI_ACNS(value) ((GMAC_TI_ACNS_Msk &amp; ((value) &lt;&lt; GMAC_TI_ACNS_Pos)))</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TI_NIT_Pos 16</span>
<a name="l00683"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1c6cb02b42ee579c5ca8228e382a5414">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TI_NIT_Msk (0xffu &lt;&lt; GMAC_TI_NIT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TI) Number of Increments */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define GMAC_TI_NIT(value) ((GMAC_TI_NIT_Msk &amp; ((value) &lt;&lt; GMAC_TI_NIT_Pos)))</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFTSL : (GMAC Offset: 0x1E0) PTP Event Frame Transmitted Seconds Low Register -------- */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define GMAC_EFTSL_RUD_Pos 0</span>
<a name="l00687"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga74df29256ff3a7f4146f5db5032814b8">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFTSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_EFTSL_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFTSL) Register Update */</span>
<a name="l00688"></a>00688 <span class="comment">/* -------- GMAC_EFTN : (GMAC Offset: 0x1E4) PTP Event Frame Transmitted Nanoseconds Register -------- */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define GMAC_EFTN_RUD_Pos 0</span>
<a name="l00690"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3ce32a9128a544e613a13ab6163f6f8d">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFTN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_EFTN_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFTN) Register Update */</span>
<a name="l00691"></a>00691 <span class="comment">/* -------- GMAC_EFRSL : (GMAC Offset: 0x1E8) PTP Event Frame Received Seconds Low Register -------- */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#define GMAC_EFRSL_RUD_Pos 0</span>
<a name="l00693"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6fbc22fb24a4349adabd59d69be72df3">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFRSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_EFRSL_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFRSL) Register Update */</span>
<a name="l00694"></a>00694 <span class="comment">/* -------- GMAC_EFRN : (GMAC Offset: 0x1EC) PTP Event Frame Received Nanoseconds Register -------- */</span>
<a name="l00695"></a>00695 <span class="preprocessor">#define GMAC_EFRN_RUD_Pos 0</span>
<a name="l00696"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf409374ab1a25350a41fe969a03ae076">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_EFRN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_EFRN_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_EFRN) Register Update */</span>
<a name="l00697"></a>00697 <span class="comment">/* -------- GMAC_PEFTSL : (GMAC Offset: 0x1F0) PTP Peer Event Frame Transmitted Seconds Low Register -------- */</span>
<a name="l00698"></a>00698 <span class="preprocessor">#define GMAC_PEFTSL_RUD_Pos 0</span>
<a name="l00699"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga504830271c3b00455ab1bae2104d658b">00699</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFTSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_PEFTSL_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFTSL) Register Update */</span>
<a name="l00700"></a>00700 <span class="comment">/* -------- GMAC_PEFTN : (GMAC Offset: 0x1F4) PTP Peer Event Frame Transmitted Nanoseconds Register -------- */</span>
<a name="l00701"></a>00701 <span class="preprocessor">#define GMAC_PEFTN_RUD_Pos 0</span>
<a name="l00702"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7d8238d107b30d94774eb27bb50baf02">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFTN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_PEFTN_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFTN) Register Update */</span>
<a name="l00703"></a>00703 <span class="comment">/* -------- GMAC_PEFRSL : (GMAC Offset: 0x1F8) PTP Peer Event Frame Received Seconds Low Register -------- */</span>
<a name="l00704"></a>00704 <span class="preprocessor">#define GMAC_PEFRSL_RUD_Pos 0</span>
<a name="l00705"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga38c6f5b7e50672e5c6297b2dde737c68">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFRSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_PEFRSL_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFRSL) Register Update */</span>
<a name="l00706"></a>00706 <span class="comment">/* -------- GMAC_PEFRN : (GMAC Offset: 0x1FC) PTP Peer Event Frame Received Nanoseconds Register -------- */</span>
<a name="l00707"></a>00707 <span class="preprocessor">#define GMAC_PEFRN_RUD_Pos 0</span>
<a name="l00708"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac0dda0ceeba4ae72c448f69847e241f7">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_PEFRN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_PEFRN_RUD_Pos) </span><span class="comment">/**&lt; \brief (GMAC_PEFRN) Register Update */</span>
<a name="l00709"></a>00709 <span class="comment">/* -------- GMAC_ISRPQ[2] : (GMAC Offset: 0x400) Interrupt Status Register Priority Queue  (index = 1) -------- */</span>
<a name="l00710"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6ea3a16f5160bc326bd2acb3d06fbfb8">00710</a> <span class="preprocessor">#define GMAC_ISRPQ_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) Receive Complete */</span>
<a name="l00711"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga876a4373d00d27e3159e9be88d8de253">00711</a> <span class="preprocessor">#define GMAC_ISRPQ_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) RX Used Bit Read */</span>
<a name="l00712"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7f11cdfc1cac98a1cd9ac8bbccb3da23">00712</a> <span class="preprocessor">#define GMAC_ISRPQ_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) Retry Limit Exceeded or Late Collision */</span>
<a name="l00713"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga054debe3f58e259af5c39658251051af">00713</a> <span class="preprocessor">#define GMAC_ISRPQ_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00714"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga694920e6cdd037d3c7e074d7f23d7f70">00714</a> <span class="preprocessor">#define GMAC_ISRPQ_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) Transmit Complete */</span>
<a name="l00715"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabad1f84fcf95f659ab53e3b716369dee">00715</a> <span class="preprocessor">#define GMAC_ISRPQ_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) Receive Overrun */</span>
<a name="l00716"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga00b8ef6dfd3d9be149c81e61e52e5e9d">00716</a> <span class="preprocessor">#define GMAC_ISRPQ_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_ISRPQ[2]) HRESP Not OK */</span>
<a name="l00717"></a>00717 <span class="comment">/* -------- GMAC_TBQBAPQ[2] : (GMAC Offset: 0x440) Transmit Buffer Queue Base Address Register Priority Queue  (index = 1) -------- */</span>
<a name="l00718"></a>00718 <span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA_Pos 2</span>
<a name="l00719"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga936cd2f46a6cb1f85d3d4582fcb93e83">00719</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA_Msk (0x3fffffffu &lt;&lt; GMAC_TBQBAPQ_TXBQBA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_TBQBAPQ[2]) Transmit Buffer Queue Base Address */</span>
<a name="l00720"></a>00720 <span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA(value) ((GMAC_TBQBAPQ_TXBQBA_Msk &amp; ((value) &lt;&lt; GMAC_TBQBAPQ_TXBQBA_Pos)))</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_RBQBAPQ[2] : (GMAC Offset: 0x480) Receive Buffer Queue Base Address Register Priority Queue  (index = 1) -------- */</span>
<a name="l00722"></a>00722 <span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA_Pos 2</span>
<a name="l00723"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaefda0915b8771d7a034d9a973cfbbdff">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA_Msk (0x3fffffffu &lt;&lt; GMAC_RBQBAPQ_RXBQBA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RBQBAPQ[2]) Receive Buffer Queue Base Address */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA(value) ((GMAC_RBQBAPQ_RXBQBA_Msk &amp; ((value) &lt;&lt; GMAC_RBQBAPQ_RXBQBA_Pos)))</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_RBSRPQ[2] : (GMAC Offset: 0x4A0) Receive Buffer Size Register Priority Queue  (index = 1) -------- */</span>
<a name="l00726"></a>00726 <span class="preprocessor">#define GMAC_RBSRPQ_RBS_Pos 0</span>
<a name="l00727"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf1e9b5b1ebc73a018be02053c1229264">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_RBSRPQ_RBS_Msk (0xffffu &lt;&lt; GMAC_RBSRPQ_RBS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_RBSRPQ[2]) Receive Buffer Size */</span>
<a name="l00728"></a>00728 <span class="preprocessor">#define GMAC_RBSRPQ_RBS(value) ((GMAC_RBSRPQ_RBS_Msk &amp; ((value) &lt;&lt; GMAC_RBSRPQ_RBS_Pos)))</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_CBSCR : (GMAC Offset: 0x4BC) Credit-Based Shaping Control Register -------- */</span>
<a name="l00730"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad2dc4c87a7cbd99e6abb3ab99da32845">00730</a> <span class="preprocessor">#define GMAC_CBSCR_QBE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (GMAC_CBSCR) Queue B CBS Enable */</span>
<a name="l00731"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga31e7409d229347876807aeb4e1f8f097">00731</a> <span class="preprocessor">#define GMAC_CBSCR_QAE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_CBSCR) Queue A CBS Enable */</span>
<a name="l00732"></a>00732 <span class="comment">/* -------- GMAC_CBSISQA : (GMAC Offset: 0x4C0) Credit-Based Shaping IdleSlope Register for Queue A -------- */</span>
<a name="l00733"></a>00733 <span class="preprocessor">#define GMAC_CBSISQA_IS_Pos 0</span>
<a name="l00734"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2f7f39464787c0436b82eb0befa6e690">00734</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_CBSISQA_IS_Msk (0xffffffffu &lt;&lt; GMAC_CBSISQA_IS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_CBSISQA) IdleSlope */</span>
<a name="l00735"></a>00735 <span class="preprocessor">#define GMAC_CBSISQA_IS(value) ((GMAC_CBSISQA_IS_Msk &amp; ((value) &lt;&lt; GMAC_CBSISQA_IS_Pos)))</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_CBSISQB : (GMAC Offset: 0x4C4) Credit-Based Shaping IdleSlope Register for Queue B -------- */</span>
<a name="l00737"></a>00737 <span class="preprocessor">#define GMAC_CBSISQB_IS_Pos 0</span>
<a name="l00738"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae23af9b2e081f22e3575d37ee39ee8f5">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_CBSISQB_IS_Msk (0xffffffffu &lt;&lt; GMAC_CBSISQB_IS_Pos) </span><span class="comment">/**&lt; \brief (GMAC_CBSISQB) IdleSlope */</span>
<a name="l00739"></a>00739 <span class="preprocessor">#define GMAC_CBSISQB_IS(value) ((GMAC_CBSISQB_IS_Msk &amp; ((value) &lt;&lt; GMAC_CBSISQB_IS_Pos)))</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST1RPQ[4] : (GMAC Offset: 0x500) Screening Type 1 Register Priority Queue  (index = 0) -------- */</span>
<a name="l00741"></a>00741 <span class="preprocessor">#define GMAC_ST1RPQ_QNB_Pos 0</span>
<a name="l00742"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga116b03c1235186e0c4bc6215fe077a49">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_QNB_Msk (0x7u &lt;&lt; GMAC_ST1RPQ_QNB_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST1RPQ[4]) Queue Number (0-2) */</span>
<a name="l00743"></a>00743 <span class="preprocessor">#define GMAC_ST1RPQ_QNB(value) ((GMAC_ST1RPQ_QNB_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_QNB_Pos)))</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_DSTCM_Pos 4</span>
<a name="l00745"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga925bc8b1978cd1f63470544451c01772">00745</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_DSTCM_Msk (0xffu &lt;&lt; GMAC_ST1RPQ_DSTCM_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST1RPQ[4]) Differentiated Services or Traffic Class Match */</span>
<a name="l00746"></a>00746 <span class="preprocessor">#define GMAC_ST1RPQ_DSTCM(value) ((GMAC_ST1RPQ_DSTCM_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_DSTCM_Pos)))</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_UDPM_Pos 12</span>
<a name="l00748"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacad8d7c77c2e77ee90c402350a8d23af">00748</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_UDPM_Msk (0xffffu &lt;&lt; GMAC_ST1RPQ_UDPM_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST1RPQ[4]) UDP Port Match */</span>
<a name="l00749"></a>00749 <span class="preprocessor">#define GMAC_ST1RPQ_UDPM(value) ((GMAC_ST1RPQ_UDPM_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_UDPM_Pos)))</span>
<a name="l00750"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga042f6289579971220bd2d7b47789e709">00750</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST1RPQ_DSTCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (GMAC_ST1RPQ[4]) Differentiated Services or Traffic Class Match Enable */</span>
<a name="l00751"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga172c3438c9a3bc9abc2ac43c1e866fe6">00751</a> <span class="preprocessor">#define GMAC_ST1RPQ_UDPE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (GMAC_ST1RPQ[4]) UDP Port Match Enable */</span>
<a name="l00752"></a>00752 <span class="comment">/* -------- GMAC_ST2RPQ[8] : (GMAC Offset: 0x540) Screening Type 2 Register Priority Queue  (index = 0) -------- */</span>
<a name="l00753"></a>00753 <span class="preprocessor">#define GMAC_ST2RPQ_QNB_Pos 0</span>
<a name="l00754"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga121ddbbfd4f7c96bd510312eccf21f4d">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_QNB_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_QNB_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Queue Number (0-2) */</span>
<a name="l00755"></a>00755 <span class="preprocessor">#define GMAC_ST2RPQ_QNB(value) ((GMAC_ST2RPQ_QNB_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_QNB_Pos)))</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_VLANP_Pos 4</span>
<a name="l00757"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3797e86207092cb999b1aafb46c20acb">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_VLANP_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_VLANP_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) VLAN Priority */</span>
<a name="l00758"></a>00758 <span class="preprocessor">#define GMAC_ST2RPQ_VLANP(value) ((GMAC_ST2RPQ_VLANP_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_VLANP_Pos)))</span>
<a name="l00759"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga510bf5ff8627ee99859acde527d5d86c">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_VLANE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) VLAN Enable */</span>
<a name="l00760"></a>00760 <span class="preprocessor">#define GMAC_ST2RPQ_I2ETH_Pos 9</span>
<a name="l00761"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac6148f138674902973da48d5a22d826e">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_I2ETH_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_I2ETH_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Index of Screening Type 2 EtherType register x */</span>
<a name="l00762"></a>00762 <span class="preprocessor">#define GMAC_ST2RPQ_I2ETH(value) ((GMAC_ST2RPQ_I2ETH_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_I2ETH_Pos)))</span>
<a name="l00763"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacc39d5722abf8582a18331f3c7bc502a">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_ETHE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) EtherType Enable */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#define GMAC_ST2RPQ_COMPA_Pos 13</span>
<a name="l00765"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf1659ef279185f80abed2bb4878dfa5d">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPA_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPA_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Index of Screening Type 2 Compare Word 0/Word 1 register x */</span>
<a name="l00766"></a>00766 <span class="preprocessor">#define GMAC_ST2RPQ_COMPA(value) ((GMAC_ST2RPQ_COMPA_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPA_Pos)))</span>
<a name="l00767"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga09be0172b68656354ed4ed18b0f3c312">00767</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPAE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Compare A Enable */</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define GMAC_ST2RPQ_COMPB_Pos 19</span>
<a name="l00769"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab8a1d6edf87aa020f9ac5dab012c499d">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPB_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPB_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Index of Screening Type 2 Compare Word 0/Word 1 register x */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#define GMAC_ST2RPQ_COMPB(value) ((GMAC_ST2RPQ_COMPB_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPB_Pos)))</span>
<a name="l00771"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga94950b5b38ad5b929bd50b14482c4dda">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPBE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Compare B Enable */</span>
<a name="l00772"></a>00772 <span class="preprocessor">#define GMAC_ST2RPQ_COMPC_Pos 25</span>
<a name="l00773"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4aa7a5ec392635ce0ceb4c7d8f26f438">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPC_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPC_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Index of Screening Type 2 Compare Word 0/Word 1 register x */</span>
<a name="l00774"></a>00774 <span class="preprocessor">#define GMAC_ST2RPQ_COMPC(value) ((GMAC_ST2RPQ_COMPC_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPC_Pos)))</span>
<a name="l00775"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3dcf70ea0afd1c9ce9c659fa9af611d0">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2RPQ_COMPCE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (GMAC_ST2RPQ[8]) Compare C Enable */</span>
<a name="l00776"></a>00776 <span class="comment">/* -------- GMAC_IERPQ[2] : (GMAC Offset: 0x600) Interrupt Enable Register Priority Queue  (index = 1) -------- */</span>
<a name="l00777"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7f1b7855a84c42a942e2f3d986a9d65a">00777</a> <span class="preprocessor">#define GMAC_IERPQ_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) Receive Complete */</span>
<a name="l00778"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9e20bf6961344212900f8342727d09bd">00778</a> <span class="preprocessor">#define GMAC_IERPQ_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) RX Used Bit Read */</span>
<a name="l00779"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae27d296675c812a8f4aaedbcdb930379">00779</a> <span class="preprocessor">#define GMAC_IERPQ_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) Retry Limit Exceeded or Late Collision */</span>
<a name="l00780"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa801a5e7a330ce350590bfd2aa6be841">00780</a> <span class="preprocessor">#define GMAC_IERPQ_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00781"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab30e8199f302d9db875471495d2dcb83">00781</a> <span class="preprocessor">#define GMAC_IERPQ_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) Transmit Complete */</span>
<a name="l00782"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab72f59f7fe751e546e3c9727fedd2e38">00782</a> <span class="preprocessor">#define GMAC_IERPQ_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) Receive Overrun */</span>
<a name="l00783"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0bf011798b2952235c079fa3753f495f">00783</a> <span class="preprocessor">#define GMAC_IERPQ_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IERPQ[2]) HRESP Not OK */</span>
<a name="l00784"></a>00784 <span class="comment">/* -------- GMAC_IDRPQ[2] : (GMAC Offset: 0x620) Interrupt Disable Register Priority Queue  (index = 1) -------- */</span>
<a name="l00785"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0c8fbb03836000dec5315f1b53c296f2">00785</a> <span class="preprocessor">#define GMAC_IDRPQ_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) Receive Complete */</span>
<a name="l00786"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5619d9021fd9a9ea1c36b5104cec84fd">00786</a> <span class="preprocessor">#define GMAC_IDRPQ_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) RX Used Bit Read */</span>
<a name="l00787"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga819c7b43105fd43df88f217992d53947">00787</a> <span class="preprocessor">#define GMAC_IDRPQ_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) Retry Limit Exceeded or Late Collision */</span>
<a name="l00788"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7d2641ba1b19818c9888c718cbfbacd9">00788</a> <span class="preprocessor">#define GMAC_IDRPQ_TFC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) Transmit Frame Corruption Due to AHB Error */</span>
<a name="l00789"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga74e9ed095735a3ad2194fd8c5c622a0f">00789</a> <span class="preprocessor">#define GMAC_IDRPQ_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) Transmit Complete */</span>
<a name="l00790"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gade10274509d4f8c8f61163a1736b50a0">00790</a> <span class="preprocessor">#define GMAC_IDRPQ_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) Receive Overrun */</span>
<a name="l00791"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga35d2c815bacb1ef6a6f6f8f074e9ba69">00791</a> <span class="preprocessor">#define GMAC_IDRPQ_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IDRPQ[2]) HRESP Not OK */</span>
<a name="l00792"></a>00792 <span class="comment">/* -------- GMAC_IMRPQ[2] : (GMAC Offset: 0x640) Interrupt Mask Register Priority Queue  (index = 1) -------- */</span>
<a name="l00793"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3f2acd96ef015ab54526ec65ee3ae42a">00793</a> <span class="preprocessor">#define GMAC_IMRPQ_RCOMP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) Receive Complete */</span>
<a name="l00794"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3a54453222a4d223ec6c9c354dfcb48c">00794</a> <span class="preprocessor">#define GMAC_IMRPQ_RXUBR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) RX Used Bit Read */</span>
<a name="l00795"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadb7a85f9d69c562afaf85baee0c617c9">00795</a> <span class="preprocessor">#define GMAC_IMRPQ_RLEX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) Retry Limit Exceeded or Late Collision */</span>
<a name="l00796"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga27358355df4d424999b6da117b4ce991">00796</a> <span class="preprocessor">#define GMAC_IMRPQ_AHB (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) AHB Error */</span>
<a name="l00797"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga292feecb9454427b62804f647e5508a0">00797</a> <span class="preprocessor">#define GMAC_IMRPQ_TCOMP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) Transmit Complete */</span>
<a name="l00798"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadc8277962b306b723ef390a824a05c12">00798</a> <span class="preprocessor">#define GMAC_IMRPQ_ROVR (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) Receive Overrun */</span>
<a name="l00799"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga78c858ae4cc7578674ca1ac86b9b9a16">00799</a> <span class="preprocessor">#define GMAC_IMRPQ_HRESP (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (GMAC_IMRPQ[2]) HRESP Not OK */</span>
<a name="l00800"></a>00800 <span class="comment">/* -------- GMAC_ST2ER[4] : (GMAC Offset: 0x6E0) Screening Type 2 Ethertype Register  (index = 0) -------- */</span>
<a name="l00801"></a>00801 <span class="preprocessor">#define GMAC_ST2ER_COMPVAL_Pos 0</span>
<a name="l00802"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabbb9dd848f8465fdaeefca5e6d6e2db4">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2ER_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2ER_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2ER[4]) Ethertype Compare Value */</span>
<a name="l00803"></a>00803 <span class="preprocessor">#define GMAC_ST2ER_COMPVAL(value) ((GMAC_ST2ER_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2ER_COMPVAL_Pos)))</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW00 : (GMAC Offset: 0x700) Screening Type 2 Compare Word 0 Register  (index = 0) -------- */</span>
<a name="l00805"></a>00805 <span class="preprocessor">#define GMAC_ST2CW00_MASKVAL_Pos 0</span>
<a name="l00806"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga921e08a338e2caa2e273336374d631bc">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW00_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW00_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW00) Mask Value */</span>
<a name="l00807"></a>00807 <span class="preprocessor">#define GMAC_ST2CW00_MASKVAL(value) ((GMAC_ST2CW00_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW00_MASKVAL_Pos)))</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW00_COMPVAL_Pos 16</span>
<a name="l00809"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9e15226a0db8a1f3e35ab499ef9c9971">00809</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW00_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW00_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW00) Compare Value */</span>
<a name="l00810"></a>00810 <span class="preprocessor">#define GMAC_ST2CW00_COMPVAL(value) ((GMAC_ST2CW00_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW00_COMPVAL_Pos)))</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW10 : (GMAC Offset: 0x704) Screening Type 2 Compare Word 1 Register  (index = 0) -------- */</span>
<a name="l00812"></a>00812 <span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL_Pos 0</span>
<a name="l00813"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae900e27a75eabf8330e037cd615f7b51">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW10_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Offset Value in Bytes */</span>
<a name="l00814"></a>00814 <span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL(value) ((GMAC_ST2CW10_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW10_OFFSVAL_Pos)))</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT_Pos 7</span>
<a name="l00816"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabc8690fb601150d928fd4632e489bad7">00816</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW10_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Ethernet Frame Offset Start */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT(value) ((GMAC_ST2CW10_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW10_OFFSSTRT_Pos)))</span>
<a name="l00818"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gacea406e2cd17ddd6176a03a21330a7fd">00818</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Offset from the start of the frame */</span>
<a name="l00819"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8618cf4caf24778aa490141670cb1c78">00819</a> <span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Offset from the byte after the EtherType field */</span>
<a name="l00820"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac25177c6e329ffcc9a5a3b4b8ed6158b">00820</a> <span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Offset from the byte after the IP header field */</span>
<a name="l00821"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga72684d2032380d00c3d79bac288970dd">00821</a> <span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW10) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00822"></a>00822 <span class="comment">/* -------- GMAC_ST2CW01 : (GMAC Offset: 0x708) Screening Type 2 Compare Word 0 Register  (index = 1) -------- */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#define GMAC_ST2CW01_MASKVAL_Pos 0</span>
<a name="l00824"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae68ea9a608305910c8556aa49821bd21">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW01_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW01_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW01) Mask Value */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define GMAC_ST2CW01_MASKVAL(value) ((GMAC_ST2CW01_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW01_MASKVAL_Pos)))</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW01_COMPVAL_Pos 16</span>
<a name="l00827"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga48da0813af6c13560c0e071608f4d6ff">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW01_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW01_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW01) Compare Value */</span>
<a name="l00828"></a>00828 <span class="preprocessor">#define GMAC_ST2CW01_COMPVAL(value) ((GMAC_ST2CW01_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW01_COMPVAL_Pos)))</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW11 : (GMAC Offset: 0x70C) Screening Type 2 Compare Word 1 Register  (index = 1) -------- */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL_Pos 0</span>
<a name="l00831"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1fdc32a18e762e636fc3d07b0e8bb32b">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW11_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Offset Value in Bytes */</span>
<a name="l00832"></a>00832 <span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL(value) ((GMAC_ST2CW11_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW11_OFFSVAL_Pos)))</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT_Pos 7</span>
<a name="l00834"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac424382123f6ce476dea308b4a6ffdd9">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW11_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Ethernet Frame Offset Start */</span>
<a name="l00835"></a>00835 <span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT(value) ((GMAC_ST2CW11_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW11_OFFSSTRT_Pos)))</span>
<a name="l00836"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab232b096f7789e863a94d0d3ba0dfc0c">00836</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Offset from the start of the frame */</span>
<a name="l00837"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga016caa5db9bdaf635e8edb926cee9f40">00837</a> <span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Offset from the byte after the EtherType field */</span>
<a name="l00838"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga30158e102fa028fda2b792da21e45531">00838</a> <span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Offset from the byte after the IP header field */</span>
<a name="l00839"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf23f541bf8ed39537580c88f9b466aaa">00839</a> <span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW11) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00840"></a>00840 <span class="comment">/* -------- GMAC_ST2CW02 : (GMAC Offset: 0x710) Screening Type 2 Compare Word 0 Register  (index = 2) -------- */</span>
<a name="l00841"></a>00841 <span class="preprocessor">#define GMAC_ST2CW02_MASKVAL_Pos 0</span>
<a name="l00842"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab6ec87c6d8088f6315c48c31740e84fe">00842</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW02_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW02_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW02) Mask Value */</span>
<a name="l00843"></a>00843 <span class="preprocessor">#define GMAC_ST2CW02_MASKVAL(value) ((GMAC_ST2CW02_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW02_MASKVAL_Pos)))</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW02_COMPVAL_Pos 16</span>
<a name="l00845"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9b6ea006951e9fd1a44e771612150433">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW02_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW02_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW02) Compare Value */</span>
<a name="l00846"></a>00846 <span class="preprocessor">#define GMAC_ST2CW02_COMPVAL(value) ((GMAC_ST2CW02_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW02_COMPVAL_Pos)))</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW12 : (GMAC Offset: 0x714) Screening Type 2 Compare Word 1 Register  (index = 2) -------- */</span>
<a name="l00848"></a>00848 <span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL_Pos 0</span>
<a name="l00849"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga95bfca3d28bc1c0f4d0b3971255161fa">00849</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW12_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Offset Value in Bytes */</span>
<a name="l00850"></a>00850 <span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL(value) ((GMAC_ST2CW12_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW12_OFFSVAL_Pos)))</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT_Pos 7</span>
<a name="l00852"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga220e5d51f50d08df75307f2da7f55e42">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW12_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Ethernet Frame Offset Start */</span>
<a name="l00853"></a>00853 <span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT(value) ((GMAC_ST2CW12_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW12_OFFSSTRT_Pos)))</span>
<a name="l00854"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab73da65a37e6dcfbb1def8e5c0e08184">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Offset from the start of the frame */</span>
<a name="l00855"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga37c45624ec98a85ed649d8acdc13e541">00855</a> <span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Offset from the byte after the EtherType field */</span>
<a name="l00856"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga632c60a499153614535a08467c2bc068">00856</a> <span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Offset from the byte after the IP header field */</span>
<a name="l00857"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5d6d1664ac151e087262ecfbe28f1ba4">00857</a> <span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW12) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00858"></a>00858 <span class="comment">/* -------- GMAC_ST2CW03 : (GMAC Offset: 0x718) Screening Type 2 Compare Word 0 Register  (index = 3) -------- */</span>
<a name="l00859"></a>00859 <span class="preprocessor">#define GMAC_ST2CW03_MASKVAL_Pos 0</span>
<a name="l00860"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7228ea6adf3e3cef3fc3d09348dbc7ee">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW03_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW03_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW03) Mask Value */</span>
<a name="l00861"></a>00861 <span class="preprocessor">#define GMAC_ST2CW03_MASKVAL(value) ((GMAC_ST2CW03_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW03_MASKVAL_Pos)))</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW03_COMPVAL_Pos 16</span>
<a name="l00863"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabe7cf1cd012940de7c9c4ba36148dfe0">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW03_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW03_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW03) Compare Value */</span>
<a name="l00864"></a>00864 <span class="preprocessor">#define GMAC_ST2CW03_COMPVAL(value) ((GMAC_ST2CW03_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW03_COMPVAL_Pos)))</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW13 : (GMAC Offset: 0x71C) Screening Type 2 Compare Word 1 Register  (index = 3) -------- */</span>
<a name="l00866"></a>00866 <span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL_Pos 0</span>
<a name="l00867"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga89f03d469dad448436bedba4e7563463">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW13_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Offset Value in Bytes */</span>
<a name="l00868"></a>00868 <span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL(value) ((GMAC_ST2CW13_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW13_OFFSVAL_Pos)))</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT_Pos 7</span>
<a name="l00870"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga37bf8aabb14767ec46e707b2f523620c">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW13_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Ethernet Frame Offset Start */</span>
<a name="l00871"></a>00871 <span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT(value) ((GMAC_ST2CW13_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW13_OFFSSTRT_Pos)))</span>
<a name="l00872"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafc44a7401067be036541c4e7549fdf05">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Offset from the start of the frame */</span>
<a name="l00873"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab6ee73298820965f3331f47aa7432cab">00873</a> <span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Offset from the byte after the EtherType field */</span>
<a name="l00874"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa825c8362a8d863f032e26f6b0157c77">00874</a> <span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Offset from the byte after the IP header field */</span>
<a name="l00875"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad6e915af3f9b558846d6e4d4531a4db7">00875</a> <span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW13) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00876"></a>00876 <span class="comment">/* -------- GMAC_ST2CW04 : (GMAC Offset: 0x720) Screening Type 2 Compare Word 0 Register  (index = 4) -------- */</span>
<a name="l00877"></a>00877 <span class="preprocessor">#define GMAC_ST2CW04_MASKVAL_Pos 0</span>
<a name="l00878"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4394077d563ce8a66f566e49b3370d14">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW04_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW04_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW04) Mask Value */</span>
<a name="l00879"></a>00879 <span class="preprocessor">#define GMAC_ST2CW04_MASKVAL(value) ((GMAC_ST2CW04_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW04_MASKVAL_Pos)))</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW04_COMPVAL_Pos 16</span>
<a name="l00881"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf395aed83489a7df656bd43f1b89c043">00881</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW04_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW04_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW04) Compare Value */</span>
<a name="l00882"></a>00882 <span class="preprocessor">#define GMAC_ST2CW04_COMPVAL(value) ((GMAC_ST2CW04_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW04_COMPVAL_Pos)))</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW14 : (GMAC Offset: 0x724) Screening Type 2 Compare Word 1 Register  (index = 4) -------- */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL_Pos 0</span>
<a name="l00885"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8266494cf10d0b97cd2948761a8a4962">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW14_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Offset Value in Bytes */</span>
<a name="l00886"></a>00886 <span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL(value) ((GMAC_ST2CW14_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW14_OFFSVAL_Pos)))</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT_Pos 7</span>
<a name="l00888"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7667912deb8761981013e0e703f09243">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW14_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Ethernet Frame Offset Start */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT(value) ((GMAC_ST2CW14_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW14_OFFSSTRT_Pos)))</span>
<a name="l00890"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf93740a9905750a5f28eb0e63c7f4872">00890</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Offset from the start of the frame */</span>
<a name="l00891"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae7cff136a4c85bcc700c64853d16a14b">00891</a> <span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Offset from the byte after the EtherType field */</span>
<a name="l00892"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga25bb9224c8e022802cb49d71e9407387">00892</a> <span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Offset from the byte after the IP header field */</span>
<a name="l00893"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3e046597747ef937c5a082742bf057b3">00893</a> <span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW14) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00894"></a>00894 <span class="comment">/* -------- GMAC_ST2CW05 : (GMAC Offset: 0x728) Screening Type 2 Compare Word 0 Register  (index = 5) -------- */</span>
<a name="l00895"></a>00895 <span class="preprocessor">#define GMAC_ST2CW05_MASKVAL_Pos 0</span>
<a name="l00896"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac6e128d845b3bc8cc07d943e547e54a1">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW05_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW05_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW05) Mask Value */</span>
<a name="l00897"></a>00897 <span class="preprocessor">#define GMAC_ST2CW05_MASKVAL(value) ((GMAC_ST2CW05_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW05_MASKVAL_Pos)))</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW05_COMPVAL_Pos 16</span>
<a name="l00899"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4fed340f7f3215dafbc1a6188948e71c">00899</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW05_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW05_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW05) Compare Value */</span>
<a name="l00900"></a>00900 <span class="preprocessor">#define GMAC_ST2CW05_COMPVAL(value) ((GMAC_ST2CW05_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW05_COMPVAL_Pos)))</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW15 : (GMAC Offset: 0x72C) Screening Type 2 Compare Word 1 Register  (index = 5) -------- */</span>
<a name="l00902"></a>00902 <span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL_Pos 0</span>
<a name="l00903"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5568bdd3e5c39c5a07148b3a4f238568">00903</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW15_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Offset Value in Bytes */</span>
<a name="l00904"></a>00904 <span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL(value) ((GMAC_ST2CW15_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW15_OFFSVAL_Pos)))</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT_Pos 7</span>
<a name="l00906"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga09278b6f0c333c3f9c7e93be55b01f5f">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW15_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Ethernet Frame Offset Start */</span>
<a name="l00907"></a>00907 <span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT(value) ((GMAC_ST2CW15_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW15_OFFSSTRT_Pos)))</span>
<a name="l00908"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac98fe4c5bcbe2e8a1f627d4589ebddf6">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Offset from the start of the frame */</span>
<a name="l00909"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga46e49d4735f7b10fbfe59d5f5e98fc2d">00909</a> <span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Offset from the byte after the EtherType field */</span>
<a name="l00910"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6fe7a3c1c257b8764c0abd8112e6f656">00910</a> <span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Offset from the byte after the IP header field */</span>
<a name="l00911"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga807bc6f0619c7afb33746d81aa88f5d7">00911</a> <span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW15) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00912"></a>00912 <span class="comment">/* -------- GMAC_ST2CW06 : (GMAC Offset: 0x730) Screening Type 2 Compare Word 0 Register  (index = 6) -------- */</span>
<a name="l00913"></a>00913 <span class="preprocessor">#define GMAC_ST2CW06_MASKVAL_Pos 0</span>
<a name="l00914"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab9551388c104d77140ec7670de967181">00914</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW06_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW06_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW06) Mask Value */</span>
<a name="l00915"></a>00915 <span class="preprocessor">#define GMAC_ST2CW06_MASKVAL(value) ((GMAC_ST2CW06_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW06_MASKVAL_Pos)))</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW06_COMPVAL_Pos 16</span>
<a name="l00917"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga258850fddaf8cab9ebde0a4212f28811">00917</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW06_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW06_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW06) Compare Value */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#define GMAC_ST2CW06_COMPVAL(value) ((GMAC_ST2CW06_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW06_COMPVAL_Pos)))</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW16 : (GMAC Offset: 0x734) Screening Type 2 Compare Word 1 Register  (index = 6) -------- */</span>
<a name="l00920"></a>00920 <span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL_Pos 0</span>
<a name="l00921"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8bc12c0a6e710b9b77d1e9c964417dd1">00921</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW16_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Offset Value in Bytes */</span>
<a name="l00922"></a>00922 <span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL(value) ((GMAC_ST2CW16_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW16_OFFSVAL_Pos)))</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT_Pos 7</span>
<a name="l00924"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaecb951a57ec8351828cf0b355bd601c1">00924</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW16_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Ethernet Frame Offset Start */</span>
<a name="l00925"></a>00925 <span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT(value) ((GMAC_ST2CW16_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW16_OFFSSTRT_Pos)))</span>
<a name="l00926"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3505c9b88aae232779b3c9e07b45c136">00926</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Offset from the start of the frame */</span>
<a name="l00927"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa5c5294e5b80744a89e0d03c7c5910ab">00927</a> <span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Offset from the byte after the EtherType field */</span>
<a name="l00928"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9ae3e85a4563be1569cbac26ee299275">00928</a> <span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Offset from the byte after the IP header field */</span>
<a name="l00929"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae18a6da2881614087005a5ced938f337">00929</a> <span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW16) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00930"></a>00930 <span class="comment">/* -------- GMAC_ST2CW07 : (GMAC Offset: 0x738) Screening Type 2 Compare Word 0 Register  (index = 7) -------- */</span>
<a name="l00931"></a>00931 <span class="preprocessor">#define GMAC_ST2CW07_MASKVAL_Pos 0</span>
<a name="l00932"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaec7a742926e8d771dfb359cfc38959a0">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW07_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW07_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW07) Mask Value */</span>
<a name="l00933"></a>00933 <span class="preprocessor">#define GMAC_ST2CW07_MASKVAL(value) ((GMAC_ST2CW07_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW07_MASKVAL_Pos)))</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW07_COMPVAL_Pos 16</span>
<a name="l00935"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab5f156a21dbc6f907c6b3be164e1f864">00935</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW07_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW07_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW07) Compare Value */</span>
<a name="l00936"></a>00936 <span class="preprocessor">#define GMAC_ST2CW07_COMPVAL(value) ((GMAC_ST2CW07_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW07_COMPVAL_Pos)))</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW17 : (GMAC Offset: 0x73C) Screening Type 2 Compare Word 1 Register  (index = 7) -------- */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL_Pos 0</span>
<a name="l00939"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga97157436e4b56095515dca0135630967">00939</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW17_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Offset Value in Bytes */</span>
<a name="l00940"></a>00940 <span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL(value) ((GMAC_ST2CW17_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW17_OFFSVAL_Pos)))</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT_Pos 7</span>
<a name="l00942"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga23d094259c94b87abb7a505ace1f504e">00942</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW17_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Ethernet Frame Offset Start */</span>
<a name="l00943"></a>00943 <span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT(value) ((GMAC_ST2CW17_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW17_OFFSSTRT_Pos)))</span>
<a name="l00944"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8cb6fd5d17dc67fb6108755311b9bad4">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Offset from the start of the frame */</span>
<a name="l00945"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga73d161ed3af736b0f89b96c22a4d1090">00945</a> <span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Offset from the byte after the EtherType field */</span>
<a name="l00946"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6cd6f8f4a377c9224c0f051b189e8ffe">00946</a> <span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Offset from the byte after the IP header field */</span>
<a name="l00947"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa1fded62434a9d763c74c4583e0c6324">00947</a> <span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW17) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00948"></a>00948 <span class="comment">/* -------- GMAC_ST2CW08 : (GMAC Offset: 0x740) Screening Type 2 Compare Word 0 Register  (index = 8) -------- */</span>
<a name="l00949"></a>00949 <span class="preprocessor">#define GMAC_ST2CW08_MASKVAL_Pos 0</span>
<a name="l00950"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaafeb6de879cef9024cb00fabec585d7d">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW08_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW08_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW08) Mask Value */</span>
<a name="l00951"></a>00951 <span class="preprocessor">#define GMAC_ST2CW08_MASKVAL(value) ((GMAC_ST2CW08_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW08_MASKVAL_Pos)))</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW08_COMPVAL_Pos 16</span>
<a name="l00953"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga92addb2e9a0d41895f1dab123e6c070f">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW08_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW08_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW08) Compare Value */</span>
<a name="l00954"></a>00954 <span class="preprocessor">#define GMAC_ST2CW08_COMPVAL(value) ((GMAC_ST2CW08_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW08_COMPVAL_Pos)))</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW18 : (GMAC Offset: 0x744) Screening Type 2 Compare Word 1 Register  (index = 8) -------- */</span>
<a name="l00956"></a>00956 <span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL_Pos 0</span>
<a name="l00957"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2d765aad9c2975eb3297ba1ac64ab5b7">00957</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW18_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Offset Value in Bytes */</span>
<a name="l00958"></a>00958 <span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL(value) ((GMAC_ST2CW18_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW18_OFFSVAL_Pos)))</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT_Pos 7</span>
<a name="l00960"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga40187676eaa690fe2922327ed07602eb">00960</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW18_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Ethernet Frame Offset Start */</span>
<a name="l00961"></a>00961 <span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT(value) ((GMAC_ST2CW18_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW18_OFFSSTRT_Pos)))</span>
<a name="l00962"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaee334d28e3ad0cec00ba2a9e506051cd">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Offset from the start of the frame */</span>
<a name="l00963"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf1bf614eef0150068fe30214f05c545e">00963</a> <span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Offset from the byte after the EtherType field */</span>
<a name="l00964"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga40b1bf76a1a1c980049ed299da2ce3af">00964</a> <span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Offset from the byte after the IP header field */</span>
<a name="l00965"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga373f77af987ad6517f4d26c37ccfbcc4">00965</a> <span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW18) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00966"></a>00966 <span class="comment">/* -------- GMAC_ST2CW09 : (GMAC Offset: 0x748) Screening Type 2 Compare Word 0 Register  (index = 9) -------- */</span>
<a name="l00967"></a>00967 <span class="preprocessor">#define GMAC_ST2CW09_MASKVAL_Pos 0</span>
<a name="l00968"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga58b8e99ec0fc2a1f7cd3c31478fba854">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW09_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW09_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW09) Mask Value */</span>
<a name="l00969"></a>00969 <span class="preprocessor">#define GMAC_ST2CW09_MASKVAL(value) ((GMAC_ST2CW09_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW09_MASKVAL_Pos)))</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW09_COMPVAL_Pos 16</span>
<a name="l00971"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaaa873b33e63edb3fff0c5ce144aa8b54">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW09_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW09_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW09) Compare Value */</span>
<a name="l00972"></a>00972 <span class="preprocessor">#define GMAC_ST2CW09_COMPVAL(value) ((GMAC_ST2CW09_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW09_COMPVAL_Pos)))</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW19 : (GMAC Offset: 0x74C) Screening Type 2 Compare Word 1 Register  (index = 9) -------- */</span>
<a name="l00974"></a>00974 <span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL_Pos 0</span>
<a name="l00975"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga225165898a62c677b2926748ba4d7b1b">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW19_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Offset Value in Bytes */</span>
<a name="l00976"></a>00976 <span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL(value) ((GMAC_ST2CW19_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW19_OFFSVAL_Pos)))</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT_Pos 7</span>
<a name="l00978"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8bae782e134660557cbfc059f8817cf4">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW19_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Ethernet Frame Offset Start */</span>
<a name="l00979"></a>00979 <span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT(value) ((GMAC_ST2CW19_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW19_OFFSSTRT_Pos)))</span>
<a name="l00980"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1bcfeb7641bd8db6c40d5083b900c8c9">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Offset from the start of the frame */</span>
<a name="l00981"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaccdac09bbdcae7bf4d4c3be15b52c696">00981</a> <span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Offset from the byte after the EtherType field */</span>
<a name="l00982"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga91613726c9fea2c61d5dbbb8499fdc2a">00982</a> <span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Offset from the byte after the IP header field */</span>
<a name="l00983"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadc80cd80a0d1aeb794b4de4995281f07">00983</a> <span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW19) Offset from the byte after the TCP/UDP header field */</span>
<a name="l00984"></a>00984 <span class="comment">/* -------- GMAC_ST2CW010 : (GMAC Offset: 0x750) Screening Type 2 Compare Word 0 Register  (index = 10) -------- */</span>
<a name="l00985"></a>00985 <span class="preprocessor">#define GMAC_ST2CW010_MASKVAL_Pos 0</span>
<a name="l00986"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4d0c11137d266385ce53bc920ac04144">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW010_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW010_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW010) Mask Value */</span>
<a name="l00987"></a>00987 <span class="preprocessor">#define GMAC_ST2CW010_MASKVAL(value) ((GMAC_ST2CW010_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW010_MASKVAL_Pos)))</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW010_COMPVAL_Pos 16</span>
<a name="l00989"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4701b7e736bd16894d3adbd39df6cb4d">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW010_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW010_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW010) Compare Value */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#define GMAC_ST2CW010_COMPVAL(value) ((GMAC_ST2CW010_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW010_COMPVAL_Pos)))</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW110 : (GMAC Offset: 0x754) Screening Type 2 Compare Word 1 Register  (index = 10) -------- */</span>
<a name="l00992"></a>00992 <span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL_Pos 0</span>
<a name="l00993"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4e4798bf1c6d7bf2e4c126bbc58dd942">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW110_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Offset Value in Bytes */</span>
<a name="l00994"></a>00994 <span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL(value) ((GMAC_ST2CW110_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW110_OFFSVAL_Pos)))</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT_Pos 7</span>
<a name="l00996"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga56bc4b2fdaf040360d2e104b1b2970b0">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW110_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Ethernet Frame Offset Start */</span>
<a name="l00997"></a>00997 <span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT(value) ((GMAC_ST2CW110_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW110_OFFSSTRT_Pos)))</span>
<a name="l00998"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac52a8f82174d3fdf82217b9f07a76d2c">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Offset from the start of the frame */</span>
<a name="l00999"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa90c687911d45b379c7b15cda1eb62db">00999</a> <span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Offset from the byte after the EtherType field */</span>
<a name="l01000"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa65a1dac267299505f62a0d4498c09d4">01000</a> <span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Offset from the byte after the IP header field */</span>
<a name="l01001"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga84b15ba8b81892462e2576eb354532b2">01001</a> <span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW110) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01002"></a>01002 <span class="comment">/* -------- GMAC_ST2CW011 : (GMAC Offset: 0x758) Screening Type 2 Compare Word 0 Register  (index = 11) -------- */</span>
<a name="l01003"></a>01003 <span class="preprocessor">#define GMAC_ST2CW011_MASKVAL_Pos 0</span>
<a name="l01004"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga90086e7296564e8a03d30295e089b56d">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW011_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW011_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW011) Mask Value */</span>
<a name="l01005"></a>01005 <span class="preprocessor">#define GMAC_ST2CW011_MASKVAL(value) ((GMAC_ST2CW011_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW011_MASKVAL_Pos)))</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW011_COMPVAL_Pos 16</span>
<a name="l01007"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga13d2f2d282e40427344dbb5ca199f627">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW011_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW011_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW011) Compare Value */</span>
<a name="l01008"></a>01008 <span class="preprocessor">#define GMAC_ST2CW011_COMPVAL(value) ((GMAC_ST2CW011_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW011_COMPVAL_Pos)))</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW111 : (GMAC Offset: 0x75C) Screening Type 2 Compare Word 1 Register  (index = 11) -------- */</span>
<a name="l01010"></a>01010 <span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL_Pos 0</span>
<a name="l01011"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga04fe965ef64cc8f205fad52f8ce64827">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW111_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Offset Value in Bytes */</span>
<a name="l01012"></a>01012 <span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL(value) ((GMAC_ST2CW111_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW111_OFFSVAL_Pos)))</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT_Pos 7</span>
<a name="l01014"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5f71093eb8dd8583a2dad043a22f8143">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW111_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Ethernet Frame Offset Start */</span>
<a name="l01015"></a>01015 <span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT(value) ((GMAC_ST2CW111_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW111_OFFSSTRT_Pos)))</span>
<a name="l01016"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga20dae1cf88af1d373d73faa5687f2352">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Offset from the start of the frame */</span>
<a name="l01017"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4c2a089c4508920190c52a422df1fbe2">01017</a> <span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Offset from the byte after the EtherType field */</span>
<a name="l01018"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8140277da037ab04dcfb9fc80ad90688">01018</a> <span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Offset from the byte after the IP header field */</span>
<a name="l01019"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac168aa5aa65d6bbe4bb8ae1653b996aa">01019</a> <span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW111) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01020"></a>01020 <span class="comment">/* -------- GMAC_ST2CW012 : (GMAC Offset: 0x760) Screening Type 2 Compare Word 0 Register  (index = 12) -------- */</span>
<a name="l01021"></a>01021 <span class="preprocessor">#define GMAC_ST2CW012_MASKVAL_Pos 0</span>
<a name="l01022"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae71b5f1afe11aa266ba544e8866f9b2f">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW012_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW012_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW012) Mask Value */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#define GMAC_ST2CW012_MASKVAL(value) ((GMAC_ST2CW012_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW012_MASKVAL_Pos)))</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW012_COMPVAL_Pos 16</span>
<a name="l01025"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1423baba169c67aa4e56a5af8b37c930">01025</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW012_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW012_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW012) Compare Value */</span>
<a name="l01026"></a>01026 <span class="preprocessor">#define GMAC_ST2CW012_COMPVAL(value) ((GMAC_ST2CW012_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW012_COMPVAL_Pos)))</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW112 : (GMAC Offset: 0x764) Screening Type 2 Compare Word 1 Register  (index = 12) -------- */</span>
<a name="l01028"></a>01028 <span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL_Pos 0</span>
<a name="l01029"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad3513359ab4b674dff11d2b90e5683cf">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW112_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Offset Value in Bytes */</span>
<a name="l01030"></a>01030 <span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL(value) ((GMAC_ST2CW112_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW112_OFFSVAL_Pos)))</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT_Pos 7</span>
<a name="l01032"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8f0552054787f6a9bacefb4c1616c6c2">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW112_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Ethernet Frame Offset Start */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT(value) ((GMAC_ST2CW112_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW112_OFFSSTRT_Pos)))</span>
<a name="l01034"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaea86e801d2bbddd64107ebbecb644b79">01034</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Offset from the start of the frame */</span>
<a name="l01035"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1d60d204a162ab3ca40db58f22e23c12">01035</a> <span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Offset from the byte after the EtherType field */</span>
<a name="l01036"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9dc70463c49d5b2a196757a4b5e48294">01036</a> <span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Offset from the byte after the IP header field */</span>
<a name="l01037"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga396ef35ffbd3075fbbcd5d6073558b96">01037</a> <span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW112) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01038"></a>01038 <span class="comment">/* -------- GMAC_ST2CW013 : (GMAC Offset: 0x768) Screening Type 2 Compare Word 0 Register  (index = 13) -------- */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#define GMAC_ST2CW013_MASKVAL_Pos 0</span>
<a name="l01040"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga12b1ec8e33abdcf08c575e6e363e10c1">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW013_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW013_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW013) Mask Value */</span>
<a name="l01041"></a>01041 <span class="preprocessor">#define GMAC_ST2CW013_MASKVAL(value) ((GMAC_ST2CW013_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW013_MASKVAL_Pos)))</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW013_COMPVAL_Pos 16</span>
<a name="l01043"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7d7fdcea04ba2bf079cc7801d1ef855a">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW013_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW013_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW013) Compare Value */</span>
<a name="l01044"></a>01044 <span class="preprocessor">#define GMAC_ST2CW013_COMPVAL(value) ((GMAC_ST2CW013_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW013_COMPVAL_Pos)))</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW113 : (GMAC Offset: 0x76C) Screening Type 2 Compare Word 1 Register  (index = 13) -------- */</span>
<a name="l01046"></a>01046 <span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL_Pos 0</span>
<a name="l01047"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga798c1052db3859641ebedee42e9f9305">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW113_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Offset Value in Bytes */</span>
<a name="l01048"></a>01048 <span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL(value) ((GMAC_ST2CW113_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW113_OFFSVAL_Pos)))</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT_Pos 7</span>
<a name="l01050"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7fec80b0703ca994f3b8745a0ada2283">01050</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW113_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Ethernet Frame Offset Start */</span>
<a name="l01051"></a>01051 <span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT(value) ((GMAC_ST2CW113_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW113_OFFSSTRT_Pos)))</span>
<a name="l01052"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga270a8023e0036da1054c834b36124234">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Offset from the start of the frame */</span>
<a name="l01053"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga68898ec381456064878d06df8f6f1204">01053</a> <span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Offset from the byte after the EtherType field */</span>
<a name="l01054"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0451725a2fe3ff07f65bd20053a1766c">01054</a> <span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Offset from the byte after the IP header field */</span>
<a name="l01055"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga105d0358e0c92f99e92590f9b77de2d8">01055</a> <span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW113) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01056"></a>01056 <span class="comment">/* -------- GMAC_ST2CW014 : (GMAC Offset: 0x770) Screening Type 2 Compare Word 0 Register  (index = 14) -------- */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#define GMAC_ST2CW014_MASKVAL_Pos 0</span>
<a name="l01058"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1c6899b604dac9156840df20fea497a7">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW014_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW014_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW014) Mask Value */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#define GMAC_ST2CW014_MASKVAL(value) ((GMAC_ST2CW014_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW014_MASKVAL_Pos)))</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW014_COMPVAL_Pos 16</span>
<a name="l01061"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga913a5a1ffeb8b4a75b5839e6b593b79c">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW014_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW014_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW014) Compare Value */</span>
<a name="l01062"></a>01062 <span class="preprocessor">#define GMAC_ST2CW014_COMPVAL(value) ((GMAC_ST2CW014_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW014_COMPVAL_Pos)))</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW114 : (GMAC Offset: 0x774) Screening Type 2 Compare Word 1 Register  (index = 14) -------- */</span>
<a name="l01064"></a>01064 <span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL_Pos 0</span>
<a name="l01065"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2ffa03caa370aef57a44a86255c453f7">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW114_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Offset Value in Bytes */</span>
<a name="l01066"></a>01066 <span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL(value) ((GMAC_ST2CW114_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW114_OFFSVAL_Pos)))</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT_Pos 7</span>
<a name="l01068"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0003ad736105a544d6e773316c397157">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW114_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Ethernet Frame Offset Start */</span>
<a name="l01069"></a>01069 <span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT(value) ((GMAC_ST2CW114_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW114_OFFSSTRT_Pos)))</span>
<a name="l01070"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga35e12eda749231508088c9485ef48ddf">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Offset from the start of the frame */</span>
<a name="l01071"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaef25eb112e5bb00d304f3f0ae7b18279">01071</a> <span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Offset from the byte after the EtherType field */</span>
<a name="l01072"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad540cdb4585551b8be51a9668bb5f842">01072</a> <span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Offset from the byte after the IP header field */</span>
<a name="l01073"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab95eee5e576df2b6245e3ee82497cd81">01073</a> <span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW114) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01074"></a>01074 <span class="comment">/* -------- GMAC_ST2CW015 : (GMAC Offset: 0x778) Screening Type 2 Compare Word 0 Register  (index = 15) -------- */</span>
<a name="l01075"></a>01075 <span class="preprocessor">#define GMAC_ST2CW015_MASKVAL_Pos 0</span>
<a name="l01076"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3859605b762f911e585c5ca2de5ccd8a">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW015_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW015_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW015) Mask Value */</span>
<a name="l01077"></a>01077 <span class="preprocessor">#define GMAC_ST2CW015_MASKVAL(value) ((GMAC_ST2CW015_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW015_MASKVAL_Pos)))</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW015_COMPVAL_Pos 16</span>
<a name="l01079"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga979e875d564a55e8bbdcc51665201786">01079</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW015_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW015_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW015) Compare Value */</span>
<a name="l01080"></a>01080 <span class="preprocessor">#define GMAC_ST2CW015_COMPVAL(value) ((GMAC_ST2CW015_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW015_COMPVAL_Pos)))</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW115 : (GMAC Offset: 0x77C) Screening Type 2 Compare Word 1 Register  (index = 15) -------- */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL_Pos 0</span>
<a name="l01083"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8915a6df60c8f1c436c4851c3bc1a903">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW115_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Offset Value in Bytes */</span>
<a name="l01084"></a>01084 <span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL(value) ((GMAC_ST2CW115_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW115_OFFSVAL_Pos)))</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT_Pos 7</span>
<a name="l01086"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3c64c58bd0a7ba2c85555617269a0cf5">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW115_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Ethernet Frame Offset Start */</span>
<a name="l01087"></a>01087 <span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT(value) ((GMAC_ST2CW115_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW115_OFFSSTRT_Pos)))</span>
<a name="l01088"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga690f96f9f9c3c3062550efbbb00be577">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Offset from the start of the frame */</span>
<a name="l01089"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaae9c00137903a38206221d9a99873fc2">01089</a> <span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Offset from the byte after the EtherType field */</span>
<a name="l01090"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4056425384cabb83d02dd4669abe3f1b">01090</a> <span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Offset from the byte after the IP header field */</span>
<a name="l01091"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1d08bb4fd7578ca3b5b3eaa8091b956b">01091</a> <span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW115) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01092"></a>01092 <span class="comment">/* -------- GMAC_ST2CW016 : (GMAC Offset: 0x780) Screening Type 2 Compare Word 0 Register  (index = 16) -------- */</span>
<a name="l01093"></a>01093 <span class="preprocessor">#define GMAC_ST2CW016_MASKVAL_Pos 0</span>
<a name="l01094"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaff3b6dcc87b79b538e7e4a9d587e3ebf">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW016_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW016_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW016) Mask Value */</span>
<a name="l01095"></a>01095 <span class="preprocessor">#define GMAC_ST2CW016_MASKVAL(value) ((GMAC_ST2CW016_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW016_MASKVAL_Pos)))</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW016_COMPVAL_Pos 16</span>
<a name="l01097"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga602eb37a57261f7768628f7eca2a1f5d">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW016_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW016_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW016) Compare Value */</span>
<a name="l01098"></a>01098 <span class="preprocessor">#define GMAC_ST2CW016_COMPVAL(value) ((GMAC_ST2CW016_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW016_COMPVAL_Pos)))</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW116 : (GMAC Offset: 0x784) Screening Type 2 Compare Word 1 Register  (index = 16) -------- */</span>
<a name="l01100"></a>01100 <span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL_Pos 0</span>
<a name="l01101"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga38880a28cfeeee7856cdc18be44ae4f7">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW116_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Offset Value in Bytes */</span>
<a name="l01102"></a>01102 <span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL(value) ((GMAC_ST2CW116_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW116_OFFSVAL_Pos)))</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT_Pos 7</span>
<a name="l01104"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga7e3cd1a1eca0a38d2e09c10584b5be36">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW116_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Ethernet Frame Offset Start */</span>
<a name="l01105"></a>01105 <span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT(value) ((GMAC_ST2CW116_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW116_OFFSSTRT_Pos)))</span>
<a name="l01106"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gabab3f0e132f3900e58dbf99b9d7d0b5a">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Offset from the start of the frame */</span>
<a name="l01107"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga07c3a8505787ab64e7fdfc072d67164d">01107</a> <span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Offset from the byte after the EtherType field */</span>
<a name="l01108"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga33125f0251c6cc5e3bc26ef42db01072">01108</a> <span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Offset from the byte after the IP header field */</span>
<a name="l01109"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0245ebf84f81ff1255ed6a1c0917950f">01109</a> <span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW116) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01110"></a>01110 <span class="comment">/* -------- GMAC_ST2CW017 : (GMAC Offset: 0x788) Screening Type 2 Compare Word 0 Register  (index = 17) -------- */</span>
<a name="l01111"></a>01111 <span class="preprocessor">#define GMAC_ST2CW017_MASKVAL_Pos 0</span>
<a name="l01112"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8400a07b92154c52704ccddb7feeb480">01112</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW017_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW017_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW017) Mask Value */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#define GMAC_ST2CW017_MASKVAL(value) ((GMAC_ST2CW017_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW017_MASKVAL_Pos)))</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW017_COMPVAL_Pos 16</span>
<a name="l01115"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad131941a07f49beb389317d263ae04b8">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW017_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW017_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW017) Compare Value */</span>
<a name="l01116"></a>01116 <span class="preprocessor">#define GMAC_ST2CW017_COMPVAL(value) ((GMAC_ST2CW017_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW017_COMPVAL_Pos)))</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW117 : (GMAC Offset: 0x78C) Screening Type 2 Compare Word 1 Register  (index = 17) -------- */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL_Pos 0</span>
<a name="l01119"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab1a91e81a7a915110edd0cf0aeafb51c">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW117_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Offset Value in Bytes */</span>
<a name="l01120"></a>01120 <span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL(value) ((GMAC_ST2CW117_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW117_OFFSVAL_Pos)))</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT_Pos 7</span>
<a name="l01122"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3b1c72ac70774588fb43447f588bddf0">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW117_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Ethernet Frame Offset Start */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT(value) ((GMAC_ST2CW117_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW117_OFFSSTRT_Pos)))</span>
<a name="l01124"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gad6b8b0c894711341bd39117f09da675e">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Offset from the start of the frame */</span>
<a name="l01125"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga32eb01278d551dedcd8d863ff872f166">01125</a> <span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Offset from the byte after the EtherType field */</span>
<a name="l01126"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga27877fc6453f2b750a5c00a7b8730232">01126</a> <span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Offset from the byte after the IP header field */</span>
<a name="l01127"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga64b6cb6108a10cbc1b13e59140bd5af7">01127</a> <span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW117) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01128"></a>01128 <span class="comment">/* -------- GMAC_ST2CW018 : (GMAC Offset: 0x790) Screening Type 2 Compare Word 0 Register  (index = 18) -------- */</span>
<a name="l01129"></a>01129 <span class="preprocessor">#define GMAC_ST2CW018_MASKVAL_Pos 0</span>
<a name="l01130"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf61e5a14c295aaf1404cb2015d3a06be">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW018_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW018_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW018) Mask Value */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#define GMAC_ST2CW018_MASKVAL(value) ((GMAC_ST2CW018_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW018_MASKVAL_Pos)))</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW018_COMPVAL_Pos 16</span>
<a name="l01133"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac6daf367bc315b3a480e977d305224af">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW018_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW018_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW018) Compare Value */</span>
<a name="l01134"></a>01134 <span class="preprocessor">#define GMAC_ST2CW018_COMPVAL(value) ((GMAC_ST2CW018_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW018_COMPVAL_Pos)))</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW118 : (GMAC Offset: 0x794) Screening Type 2 Compare Word 1 Register  (index = 18) -------- */</span>
<a name="l01136"></a>01136 <span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL_Pos 0</span>
<a name="l01137"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa05ecdd83b5db4eec29622cf077a1deb">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW118_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Offset Value in Bytes */</span>
<a name="l01138"></a>01138 <span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL(value) ((GMAC_ST2CW118_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW118_OFFSVAL_Pos)))</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT_Pos 7</span>
<a name="l01140"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaefc55045aed0f9700b628c96a22d5d11">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW118_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Ethernet Frame Offset Start */</span>
<a name="l01141"></a>01141 <span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT(value) ((GMAC_ST2CW118_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW118_OFFSSTRT_Pos)))</span>
<a name="l01142"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga1e583f64c31efe0a96d6126da510bd39">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Offset from the start of the frame */</span>
<a name="l01143"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2fc365137ba5179b0bcece0d05b74384">01143</a> <span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Offset from the byte after the EtherType field */</span>
<a name="l01144"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga97f5729d8dd79af7488af2e068e5366d">01144</a> <span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Offset from the byte after the IP header field */</span>
<a name="l01145"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gada9cf902a1e0656a056e8ddd1f6af314">01145</a> <span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW118) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01146"></a>01146 <span class="comment">/* -------- GMAC_ST2CW019 : (GMAC Offset: 0x798) Screening Type 2 Compare Word 0 Register  (index = 19) -------- */</span>
<a name="l01147"></a>01147 <span class="preprocessor">#define GMAC_ST2CW019_MASKVAL_Pos 0</span>
<a name="l01148"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0c587d8cd5520758432feb65f7153368">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW019_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW019_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW019) Mask Value */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#define GMAC_ST2CW019_MASKVAL(value) ((GMAC_ST2CW019_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW019_MASKVAL_Pos)))</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW019_COMPVAL_Pos 16</span>
<a name="l01151"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadcf30345a07dd061359226a80b5f44c0">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW019_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW019_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW019) Compare Value */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#define GMAC_ST2CW019_COMPVAL(value) ((GMAC_ST2CW019_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW019_COMPVAL_Pos)))</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW119 : (GMAC Offset: 0x79C) Screening Type 2 Compare Word 1 Register  (index = 19) -------- */</span>
<a name="l01154"></a>01154 <span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL_Pos 0</span>
<a name="l01155"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8acadd4c964c7e746cab7ab34153fdb1">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW119_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Offset Value in Bytes */</span>
<a name="l01156"></a>01156 <span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL(value) ((GMAC_ST2CW119_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW119_OFFSVAL_Pos)))</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT_Pos 7</span>
<a name="l01158"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac02934bd49150d33b2d4d4352d00d83a">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW119_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Ethernet Frame Offset Start */</span>
<a name="l01159"></a>01159 <span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT(value) ((GMAC_ST2CW119_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW119_OFFSSTRT_Pos)))</span>
<a name="l01160"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab255cd22ec26511db33419713e5a8abe">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Offset from the start of the frame */</span>
<a name="l01161"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga39d82a1d786ba0328ff736367b518490">01161</a> <span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Offset from the byte after the EtherType field */</span>
<a name="l01162"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab92aa0c1638bbb0a4071988fd9d92c70">01162</a> <span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Offset from the byte after the IP header field */</span>
<a name="l01163"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga262f36f35c2ac5e16769ac139575389e">01163</a> <span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW119) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01164"></a>01164 <span class="comment">/* -------- GMAC_ST2CW020 : (GMAC Offset: 0x7A0) Screening Type 2 Compare Word 0 Register  (index = 20) -------- */</span>
<a name="l01165"></a>01165 <span class="preprocessor">#define GMAC_ST2CW020_MASKVAL_Pos 0</span>
<a name="l01166"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga25062cff7c8b57141ceda474a779c4c8">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW020_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW020_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW020) Mask Value */</span>
<a name="l01167"></a>01167 <span class="preprocessor">#define GMAC_ST2CW020_MASKVAL(value) ((GMAC_ST2CW020_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW020_MASKVAL_Pos)))</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW020_COMPVAL_Pos 16</span>
<a name="l01169"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gadb8b92108eead0ab8244f1a98f642ecd">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW020_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW020_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW020) Compare Value */</span>
<a name="l01170"></a>01170 <span class="preprocessor">#define GMAC_ST2CW020_COMPVAL(value) ((GMAC_ST2CW020_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW020_COMPVAL_Pos)))</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW120 : (GMAC Offset: 0x7A4) Screening Type 2 Compare Word 1 Register  (index = 20) -------- */</span>
<a name="l01172"></a>01172 <span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL_Pos 0</span>
<a name="l01173"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9f78922480be91a1b5c14693baa792c9">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW120_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Offset Value in Bytes */</span>
<a name="l01174"></a>01174 <span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL(value) ((GMAC_ST2CW120_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW120_OFFSVAL_Pos)))</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT_Pos 7</span>
<a name="l01176"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga6e8493c4d9acaf8f5c3e81822b2cbfaa">01176</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW120_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Ethernet Frame Offset Start */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT(value) ((GMAC_ST2CW120_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW120_OFFSSTRT_Pos)))</span>
<a name="l01178"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga47d76bc97dc59999215727aee7a738d5">01178</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Offset from the start of the frame */</span>
<a name="l01179"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga61bc63b2cf5848b3131afe7ca044c5d5">01179</a> <span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Offset from the byte after the EtherType field */</span>
<a name="l01180"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga27d7cfbf82bbfda6d24c96d9fa757f87">01180</a> <span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Offset from the byte after the IP header field */</span>
<a name="l01181"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8a02c594997e347dd9f9df7882c05380">01181</a> <span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW120) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01182"></a>01182 <span class="comment">/* -------- GMAC_ST2CW021 : (GMAC Offset: 0x7A8) Screening Type 2 Compare Word 0 Register  (index = 21) -------- */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#define GMAC_ST2CW021_MASKVAL_Pos 0</span>
<a name="l01184"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf65d51f3ea4f88c61837d37e6dd71fa8">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW021_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW021_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW021) Mask Value */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#define GMAC_ST2CW021_MASKVAL(value) ((GMAC_ST2CW021_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW021_MASKVAL_Pos)))</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW021_COMPVAL_Pos 16</span>
<a name="l01187"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga0578add027e051a5682100c4af1c111e">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW021_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW021_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW021) Compare Value */</span>
<a name="l01188"></a>01188 <span class="preprocessor">#define GMAC_ST2CW021_COMPVAL(value) ((GMAC_ST2CW021_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW021_COMPVAL_Pos)))</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW121 : (GMAC Offset: 0x7AC) Screening Type 2 Compare Word 1 Register  (index = 21) -------- */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL_Pos 0</span>
<a name="l01191"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4b0c43166701b639b13c0328b73bbf34">01191</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW121_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Offset Value in Bytes */</span>
<a name="l01192"></a>01192 <span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL(value) ((GMAC_ST2CW121_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW121_OFFSVAL_Pos)))</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT_Pos 7</span>
<a name="l01194"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa5d9cfd6547ca84e3e577263e197b4a6">01194</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW121_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Ethernet Frame Offset Start */</span>
<a name="l01195"></a>01195 <span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT(value) ((GMAC_ST2CW121_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW121_OFFSSTRT_Pos)))</span>
<a name="l01196"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga3fed2be31d3b8177272a62b3866fe01d">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Offset from the start of the frame */</span>
<a name="l01197"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gab8640063dffeafd4390143fc1d407ee8">01197</a> <span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Offset from the byte after the EtherType field */</span>
<a name="l01198"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga2afe42fee1a93a74df66f9b1b6f67ff9">01198</a> <span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Offset from the byte after the IP header field */</span>
<a name="l01199"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4f76808f397c82d81603a31e45e9e880">01199</a> <span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW121) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01200"></a>01200 <span class="comment">/* -------- GMAC_ST2CW022 : (GMAC Offset: 0x7B0) Screening Type 2 Compare Word 0 Register  (index = 22) -------- */</span>
<a name="l01201"></a>01201 <span class="preprocessor">#define GMAC_ST2CW022_MASKVAL_Pos 0</span>
<a name="l01202"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga483540a569c252160704b469f4d54664">01202</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW022_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW022_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW022) Mask Value */</span>
<a name="l01203"></a>01203 <span class="preprocessor">#define GMAC_ST2CW022_MASKVAL(value) ((GMAC_ST2CW022_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW022_MASKVAL_Pos)))</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW022_COMPVAL_Pos 16</span>
<a name="l01205"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga4c74c9dc959b2e3f5a7d2ed89e91d6ed">01205</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW022_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW022_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW022) Compare Value */</span>
<a name="l01206"></a>01206 <span class="preprocessor">#define GMAC_ST2CW022_COMPVAL(value) ((GMAC_ST2CW022_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW022_COMPVAL_Pos)))</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW122 : (GMAC Offset: 0x7B4) Screening Type 2 Compare Word 1 Register  (index = 22) -------- */</span>
<a name="l01208"></a>01208 <span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL_Pos 0</span>
<a name="l01209"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga148c557d20a5ded91f40935560dfc650">01209</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW122_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Offset Value in Bytes */</span>
<a name="l01210"></a>01210 <span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL(value) ((GMAC_ST2CW122_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW122_OFFSVAL_Pos)))</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT_Pos 7</span>
<a name="l01212"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac0a49370152e2eee31b4444643002e12">01212</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW122_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Ethernet Frame Offset Start */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT(value) ((GMAC_ST2CW122_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW122_OFFSSTRT_Pos)))</span>
<a name="l01214"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaa2759a23ab3233270061854d197d088d">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Offset from the start of the frame */</span>
<a name="l01215"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga8b058df32dc9de84a9ab2423cc98160a">01215</a> <span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Offset from the byte after the EtherType field */</span>
<a name="l01216"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga89415615cded93182ca4c0b963913697">01216</a> <span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Offset from the byte after the IP header field */</span>
<a name="l01217"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gae199f62001eca1a062c7879756aba16a">01217</a> <span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW122) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01218"></a>01218 <span class="comment">/* -------- GMAC_ST2CW023 : (GMAC Offset: 0x7B8) Screening Type 2 Compare Word 0 Register  (index = 23) -------- */</span>
<a name="l01219"></a>01219 <span class="preprocessor">#define GMAC_ST2CW023_MASKVAL_Pos 0</span>
<a name="l01220"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga5ac92cc2d99c164d104a7d96e1fb5f34">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW023_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW023_MASKVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW023) Mask Value */</span>
<a name="l01221"></a>01221 <span class="preprocessor">#define GMAC_ST2CW023_MASKVAL(value) ((GMAC_ST2CW023_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW023_MASKVAL_Pos)))</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW023_COMPVAL_Pos 16</span>
<a name="l01223"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga773b07da96c840b43ae93932aa444c7f">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW023_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW023_COMPVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW023) Compare Value */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#define GMAC_ST2CW023_COMPVAL(value) ((GMAC_ST2CW023_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW023_COMPVAL_Pos)))</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW123 : (GMAC Offset: 0x7BC) Screening Type 2 Compare Word 1 Register  (index = 23) -------- */</span>
<a name="l01226"></a>01226 <span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL_Pos 0</span>
<a name="l01227"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga47db9c881422e72dfc060622dbdac7e2">01227</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW123_OFFSVAL_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Offset Value in Bytes */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL(value) ((GMAC_ST2CW123_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW123_OFFSVAL_Pos)))</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT_Pos 7</span>
<a name="l01230"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gafe459e560a300a977172a99bedf8fb45">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW123_OFFSSTRT_Pos) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Ethernet Frame Offset Start */</span>
<a name="l01231"></a>01231 <span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT(value) ((GMAC_ST2CW123_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW123_OFFSSTRT_Pos)))</span>
<a name="l01232"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9ae223e0b7c52583ad35f2ae9942fe6e">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Offset from the start of the frame */</span>
<a name="l01233"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gaf12297b70a1840c02e924224088fcbc0">01233</a> <span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Offset from the byte after the EtherType field */</span>
<a name="l01234"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#gac539682c8479eea05827ceba291014bb">01234</a> <span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Offset from the byte after the IP header field */</span>
<a name="l01235"></a><a class="code" href="group___s_a_m_e70___g_m_a_c.html#ga9eb6018cea2ec9165bd53bdb6e7c1398">01235</a> <span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (GMAC_ST2CW123) Offset from the byte after the TCP/UDP header field */</span>
<a name="l01236"></a>01236 <span class="comment"></span>
<a name="l01237"></a>01237 <span class="comment">/*@}*/</span>
<a name="l01238"></a>01238 
<a name="l01239"></a>01239 
<a name="l01240"></a>01240 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_GMAC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
