 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : Processor_Top
Version: K-2015.06
Date   : Wed Dec 24 20:14:16 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U5/Y (OAI2BB2X1M)                               0.19       7.40 r
  pc_unit/pc_current_reg[7]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[7]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U11/Y (OAI2BB2X1M)                              0.19       7.40 r
  pc_unit/pc_current_reg[4]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[4]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U9/Y (OAI2BB2X1M)                               0.19       7.40 r
  pc_unit/pc_current_reg[5]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[5]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U7/Y (OAI2BB2X1M)                               0.19       7.40 r
  pc_unit/pc_current_reg[6]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[6]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U19/Y (OAI2BB2X1M)                              0.19       7.40 r
  pc_unit/pc_current_reg[0]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[0]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U15/Y (OAI2BB2X1M)                              0.19       7.40 r
  pc_unit/pc_current_reg[2]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[2]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U13/Y (OAI2BB2X1M)                              0.19       7.40 r
  pc_unit/pc_current_reg[3]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[3]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_unit/pc_current_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.25       4.51 f
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.51 f
  alu_inst/U72/Y (MX2X2M)                                 0.26       4.77 f
  alu_inst/U121/Y (MX3X1M)                                0.22       4.99 f
  alu_inst/U119/Y (MX3X1M)                                0.32       5.31 f
  alu_inst/result[7] (alu)                                0.00       5.31 f
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.31 f
  branch_unit/U6/Y (NOR4X1M)                              0.14       5.45 r
  branch_unit/U4/Y (AO21XLM)                              0.22       5.66 r
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.74 f
  branch_unit/U11/Y (AOI32X1M)                            0.15       5.89 r
  branch_unit/U9/Y (NAND4BX1M)                            0.15       6.04 r
  branch_unit/U8/Y (BUFX2M)                               0.25       6.29 r
  branch_unit/U2/Y (INVX2M)                               0.06       6.36 f
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.36 f
  U165/Y (OR2X2M)                                         0.21       6.57 f
  pc_unit/pc_branch_taken (PC_Unit)                       0.00       6.57 f
  pc_unit/U2/Y (NOR2X2M)                                  0.31       6.88 r
  pc_unit/U4/Y (AND2X2M)                                  0.33       7.21 r
  pc_unit/U17/Y (OAI2BB2X1M)                              0.19       7.40 r
  pc_unit/pc_current_reg[1]/D (DFFRQX2M)                  0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  pc_unit/pc_current_reg[1]/CK (DFFRQX2M)                 0.00      19.90 r
  library setup time                                     -0.31      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                       12.20


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U10/Y (AO22X1M)                               0.20       7.32 r
  if_id_reg/PC_out_reg[3]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[3]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U8/Y (AO22X1M)                                0.20       7.32 r
  if_id_reg/PC_out_reg[1]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[1]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U9/Y (AO22X1M)                                0.20       7.32 r
  if_id_reg/PC_out_reg[2]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[2]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U14/Y (AO22X1M)                               0.20       7.32 r
  if_id_reg/PC_out_reg[7]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[7]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U13/Y (AO22X1M)                               0.20       7.32 r
  if_id_reg/PC_out_reg[6]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[6]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U11/Y (AO22X1M)                               0.20       7.32 r
  if_id_reg/PC_out_reg[4]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[4]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U12/Y (AO22X1M)                               0.20       7.32 r
  if_id_reg/PC_out_reg[5]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[5]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/PC_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U7/Y (AO22X1M)                                0.20       7.32 r
  if_id_reg/PC_out_reg[0]/D (DFFRQX2M)                    0.00       7.32 r
  data arrival time                                                  7.32

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/PC_out_reg[0]/CK (DFFRQX2M)                   0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.29


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/instr_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U17/Y (AO22X1M)                               0.19       7.31 r
  if_id_reg/instr_out_reg[2]/D (DFFRQX2M)                 0.00       7.31 r
  data arrival time                                                  7.31

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/instr_out_reg[2]/CK (DFFRQX2M)                0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.30


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/instr_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U15/Y (AO22X1M)                               0.19       7.31 r
  if_id_reg/instr_out_reg[0]/D (DFFRQX2M)                 0.00       7.31 r
  data arrival time                                                  7.31

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/instr_out_reg[0]/CK (DFFRQX2M)                0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.30


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/instr_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U18/Y (AO22X1M)                               0.19       7.31 r
  if_id_reg/instr_out_reg[3]/D (DFFRQX2M)                 0.00       7.31 r
  data arrival time                                                  7.31

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/instr_out_reg[3]/CK (DFFRQX2M)                0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.30


  Startpoint: id_ex_reg/rb_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id_reg/instr_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/rb_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/rb_out_reg[0]/Q (DFFRQX2M)                    0.48       0.48 f
  id_ex_reg/rb_out[0] (ID_EX_Register)                    0.00       0.48 f
  fwd_unit/id_ex_rb[0] (Forwarding_Unit)                  0.00       0.48 f
  fwd_unit/U8/Y (XNOR2X2M)                                0.16       0.65 f
  fwd_unit/U6/Y (AND3X2M)                                 0.26       0.91 f
  fwd_unit/U9/Y (NOR4X1M)                                 0.25       1.16 r
  fwd_unit/forward_b[0] (Forwarding_Unit)                 0.00       1.16 r
  U162/Y (INVX2M)                                         0.10       1.27 f
  U158/Y (NOR2X2M)                                        0.27       1.54 r
  U182/Y (AOI22X1M)                                       0.19       1.73 f
  U181/Y (OAI21X2M)                                       0.11       1.83 r
  alu_inst/b_in[1] (alu)                                  0.00       1.83 r
  alu_inst/U64/Y (BUFX2M)                                 0.24       2.07 r
  alu_inst/sub_17/B[1] (alu_DW01_sub_0)                   0.00       2.07 r
  alu_inst/sub_17/U8/Y (INVX2M)                           0.07       2.13 f
  alu_inst/sub_17/U2_1/CO (ADDFX2M)                       0.49       2.62 f
  alu_inst/sub_17/U2_2/CO (ADDFX2M)                       0.33       2.95 f
  alu_inst/sub_17/U2_3/CO (ADDFX2M)                       0.33       3.28 f
  alu_inst/sub_17/U2_4/CO (ADDFX2M)                       0.33       3.61 f
  alu_inst/sub_17/U2_5/CO (ADDFX2M)                       0.33       3.93 f
  alu_inst/sub_17/U2_6/CO (ADDFX2M)                       0.33       4.26 f
  alu_inst/sub_17/U2_7/S (ADDFX2M)                        0.34       4.60 r
  alu_inst/sub_17/DIFF[7] (alu_DW01_sub_0)                0.00       4.60 r
  alu_inst/U72/Y (MX2X2M)                                 0.19       4.78 r
  alu_inst/U121/Y (MX3X1M)                                0.15       4.94 r
  alu_inst/U119/Y (MX3X1M)                                0.24       5.18 r
  alu_inst/result[7] (alu)                                0.00       5.18 r
  branch_unit/alu_result[7] (Branch_Unit)                 0.00       5.18 r
  branch_unit/U6/Y (NOR4X1M)                              0.06       5.25 f
  branch_unit/U4/Y (AO21XLM)                              0.32       5.57 f
  branch_unit/U3/Y (OAI2B1X2M)                            0.08       5.65 r
  branch_unit/U11/Y (AOI32X1M)                            0.09       5.73 f
  branch_unit/U9/Y (NAND4BX1M)                            0.28       6.01 f
  branch_unit/U8/Y (BUFX2M)                               0.25       6.26 f
  branch_unit/U2/Y (INVX2M)                               0.07       6.33 r
  branch_unit/pc_branch_taken (Branch_Unit)               0.00       6.33 r
  U165/Y (OR2X2M)                                         0.17       6.50 r
  if_id_reg/flush (IF_ID_Register)                        0.00       6.50 r
  if_id_reg/U5/Y (NOR2X2M)                                0.06       6.56 f
  if_id_reg/U4/Y (BUFX2M)                                 0.20       6.77 f
  if_id_reg/U3/Y (NOR2X2M)                                0.35       7.12 r
  if_id_reg/U16/Y (AO22X1M)                               0.19       7.31 r
  if_id_reg/instr_out_reg[1]/D (DFFRQX2M)                 0.00       7.31 r
  data arrival time                                                  7.31

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.10      19.90
  if_id_reg/instr_out_reg[1]/CK (DFFRQX2M)                0.00      19.90 r
  library setup time                                     -0.29      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -7.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.30


1
