<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from sysreg XML-->
  <register_group name="Cache">
    <gui_name language="en">Cache</gui_name>
    <description language="en">Cache</description>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-bpiall.html" name="BPIALL" size="4">
      <gui_name language="en">Branch Predictor Invalidate All</gui_name>
      <description language="en">Invalidate all entries from branch predictors.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-bpiallis.html" name="BPIALLIS" size="4">
      <gui_name language="en">Branch Predictor Invalidate All, Inner Shareable</gui_name>
      <description language="en">Invalidate all entries from branch predictors Inner Shareable.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-bpimva.html" name="BPIMVA" size="4">
      <gui_name language="en">Branch Predictor Invalidate by VA</gui_name>
      <description language="en">Invalidate virtual address from branch predictors.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dccimvac.html" name="DCCIMVAC" size="4">
      <gui_name language="en">Data Cache line Clean and Invalidate by VA to PoC</gui_name>
      <description language="en">Clean and Invalidate data or unified cache line by virtual address to PoC.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dccisw.html" name="DCCISW" size="4">
      <gui_name language="en">Data Cache line Clean and Invalidate by Set/Way</gui_name>
      <description language="en">Clean and Invalidate data or unified cache line by set/way.</description>
      <bitField conditional="false" name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField conditional="false" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dccmvac.html" name="DCCMVAC" size="4">
      <gui_name language="en">Data Cache line Clean by VA to PoC</gui_name>
      <description language="en">Clean data or unified cache line by virtual address to PoC.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dccmvau.html" name="DCCMVAU" size="4">
      <gui_name language="en">Data Cache line Clean by VA to PoU</gui_name>
      <description language="en">Clean data or unified cache line by virtual address to PoU.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dccsw.html" name="DCCSW" size="4">
      <gui_name language="en">Data Cache line Clean by Set/Way</gui_name>
      <description language="en">Clean data or unified cache line by set/way.</description>
      <bitField conditional="false" name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField conditional="false" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dcimvac.html" name="DCIMVAC" size="4">
      <gui_name language="en">Data Cache line Invalidate by VA to PoC</gui_name>
      <description language="en">Invalidate data or unified cache line by virtual address to PoC.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-dcisw.html" name="DCISW" size="4">
      <gui_name language="en">Data Cache line Invalidate by Set/Way</gui_name>
      <description language="en">Invalidate data or unified cache line by set/way.</description>
      <bitField conditional="false" name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField conditional="false" name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-iciallu.html" name="ICIALLU" size="4">
      <gui_name language="en">Instruction Cache Invalidate All to PoU</gui_name>
      <description language="en">Invalidate all instruction caches to PoU. If branch predictors are architecturally visible, also flush branch predictors.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-icialluis.html" name="ICIALLUIS" size="4">
      <gui_name language="en">Instruction Cache Invalidate All to PoU, Inner Shareable</gui_name>
      <description language="en">Invalidate all instruction caches Inner Shareable to PoU. If branch predictors are architecturally visible, also flush branch predictors.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-icimvau.html" name="ICIMVAU" size="4">
      <gui_name language="en">Instruction Cache line Invalidate by VA to PoU</gui_name>
      <description language="en">Invalidate instruction cache line by virtual address to PoU.</description>
    </register>
  </register_group>
</register_list>
