# quartus
Creating a full adder using NAND gates in VHDL code in Quartus 20.1.1 version
