Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 105c11c68c6949878c119ff67f8e5135 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'in_data' [C:/Users/user/project_7/project_7.srcs/sources_1/new/signals.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'input_data' [C:/Users/user/project_7/project_7.srcs/sources_1/new/datapath_with_control_unit.v:43]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'code' [C:/Users/user/project_7/project_7.srcs/sources_1/new/datapath_with_control_unit.v:50]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/user/project_7/project_7.srcs/sources_1/new/datapath_with_control_unit.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'input_data' [C:/Users/user/project_7/project_7.srcs/sources_1/new/datapath_with_control_unit.v:44]
WARNING: [VRFC 10-3705] select index 11 into 'ir_odat' is out of bounds [C:/Users/user/project_7/project_7.srcs/sources_1/new/control_unit.v:28]
WARNING: [VRFC 10-3705] select index 8 into 'ir_odat' is out of bounds [C:/Users/user/project_7/project_7.srcs/sources_1/new/control_unit.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 8 into 'ir_odat' is out of bounds [C:/Users/user/project_7/project_7.srcs/sources_1/new/control_unit.v:54]
WARNING: [VRFC 10-3283] element index 11 into 'ir_odat' is out of bounds [C:/Users/user/project_7/project_7.srcs/sources_1/new/control_unit.v:28]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.sequential_counter
Compiling module xil_defaultlib.decoder_3x8
Compiling module xil_defaultlib.signals
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALLLU
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.opcode_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.datapath_with_control_unit
Compiling module xil_defaultlib.final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_tb_behav
