

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_buffering'
================================================================
* Date:           Tue Jan 17 02:08:11 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    6|    5|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    4|   3 ~ 4  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (tmp_8)
	6  / (!tmp_8)
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: i (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %i = alloca i32

ST_1: StgValue_8 (16)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_9 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_10 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_11 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_12 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_13 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_14 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_15 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_16 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_17 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_18 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_19 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_20 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_21 (29)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: StgValue_22 (30)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:26
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_23 (31)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:27
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_24 (32)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_25 (33)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:29
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_26 (34)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_27 (35)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [10 x i8]* @p_str7) nounwind

ST_1: tmp_7 (36)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_29 (37)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:22  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (38)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (39)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:24  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_10 (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_7)


 <State 2>: 1.57ns
ST_2: StgValue_33 (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_34 (42)  [1/1] 1.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit:27  store i32 0, i32* %i

ST_2: StgValue_35 (43)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:28  br label %0


 <State 3>: 1.37ns
ST_3: StgValue_36 (46)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (47)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_working)

ST_3: tmp_4 (48)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:34
:3  %tmp_4 = xor i1 %tmp, true

ST_3: StgValue_39 (49)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:4  call void (...)* @_ssdm_op_Poll(i1 %tmp_4)


 <State 4>: 7.09ns
ST_4: i_load (45)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:40
:0  %i_load = load i32* %i

ST_4: StgValue_41 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_5 (51)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:6  %tmp_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* %din, i32 1)

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:7  call void (...)* @_ssdm_op_Poll(i1 %tmp_5)

ST_4: val_V (53)  [1/1] 4.38ns  loc: sc_FIFO_DCT.cpp:39
:8  %val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %din)

ST_4: tmp_6 (54)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:39
:9  %tmp_6 = zext i8 %val_V to i32

ST_4: sc_FIFO_DCT_mA_addr (55)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:39
:10  %sc_FIFO_DCT_mA_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %i_load

ST_4: StgValue_47 (56)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:39
:11  store i32 %tmp_6, i32* %sc_FIFO_DCT_mA_addr, align 4

ST_4: i_2 (57)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:40
:12  %i_2 = add nsw i32 %i_load, 1

ST_4: tmp_8 (58)  [1/1] 2.93ns  loc: sc_FIFO_DCT.cpp:43
:13  %tmp_8 = icmp eq i32 %i_2, 64

ST_4: StgValue_50 (59)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:43
:14  br i1 %tmp_8, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2.pre

ST_4: StgValue_51 (61)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:40
_ZN7_ap_sc_7sc_core4waitEi.exit2.pre:0  store i32 %i_2, i32* %i

ST_4: StgValue_52 (62)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2.pre:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: StgValue_53 (64)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:46
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 true)

ST_4: StgValue_54 (69)  [1/1] 1.57ns
:5  store i32 0, i32* %i


 <State 5>: 0.00ns
ST_5: StgValue_55 (65)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: tmp_9 (66)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:2  %tmp_9 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_working)

ST_5: StgValue_57 (67)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp_9)

ST_5: StgValue_58 (68)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:48
:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 false)

ST_5: StgValue_59 (70)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:49
:6  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 6>: 0.00ns
ST_6: StgValue_60 (72)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:50
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: StgValue_61 (73)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:51
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_FIFO_DCT_mA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mC]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_exec_cnt]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffering]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffered]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_DCT]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_done]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca         ) [ 0011111]
StgValue_8          (specbitsmap    ) [ 0000000]
StgValue_9          (specbitsmap    ) [ 0000000]
StgValue_10         (specbitsmap    ) [ 0000000]
StgValue_11         (specbitsmap    ) [ 0000000]
StgValue_12         (specbitsmap    ) [ 0000000]
StgValue_13         (specbitsmap    ) [ 0000000]
StgValue_14         (specbitsmap    ) [ 0000000]
StgValue_15         (specbitsmap    ) [ 0000000]
StgValue_16         (specbitsmap    ) [ 0000000]
StgValue_17         (specbitsmap    ) [ 0000000]
StgValue_18         (specbitsmap    ) [ 0000000]
StgValue_19         (specbitsmap    ) [ 0000000]
StgValue_20         (specbitsmap    ) [ 0000000]
StgValue_21         (specbitsmap    ) [ 0000000]
StgValue_22         (specport       ) [ 0000000]
StgValue_23         (specport       ) [ 0000000]
StgValue_24         (specport       ) [ 0000000]
StgValue_25         (specinterface  ) [ 0000000]
StgValue_26         (specinterface  ) [ 0000000]
StgValue_27         (specprocessdef ) [ 0000000]
tmp_7               (specregionbegin) [ 0000000]
StgValue_29         (specprotocol   ) [ 0000000]
p_ssdm_reset_v      (specstatebegin ) [ 0000000]
empty               (specstateend   ) [ 0000000]
empty_10            (specregionend  ) [ 0000000]
StgValue_33         (wait           ) [ 0000000]
StgValue_34         (store          ) [ 0000000]
StgValue_35         (br             ) [ 0000000]
StgValue_36         (wait           ) [ 0000000]
tmp                 (read           ) [ 0000000]
tmp_4               (xor            ) [ 0000000]
StgValue_39         (poll           ) [ 0000000]
i_load              (load           ) [ 0000000]
StgValue_41         (wait           ) [ 0000000]
tmp_5               (nbreadreq      ) [ 0000000]
StgValue_43         (poll           ) [ 0000000]
val_V               (read           ) [ 0000000]
tmp_6               (zext           ) [ 0000000]
sc_FIFO_DCT_mA_addr (getelementptr  ) [ 0000000]
StgValue_47         (store          ) [ 0000000]
i_2                 (add            ) [ 0000000]
tmp_8               (icmp           ) [ 0001111]
StgValue_50         (br             ) [ 0000000]
StgValue_51         (store          ) [ 0000000]
StgValue_52         (br             ) [ 0000000]
StgValue_53         (write          ) [ 0000000]
StgValue_54         (store          ) [ 0000000]
StgValue_55         (wait           ) [ 0000000]
tmp_9               (read           ) [ 0000000]
StgValue_57         (poll           ) [ 0000000]
StgValue_58         (write          ) [ 0000000]
StgValue_59         (br             ) [ 0000000]
StgValue_60         (wait           ) [ 0000000]
StgValue_61         (br             ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_FIFO_DCT_mA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sc_FIFO_DCT_mB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sc_FIFO_DCT_mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sc_FIFO_DCT_exec_cnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_exec_cnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_buffering">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffering"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_buffered">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffered"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_working">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_DCT">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_DCT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_done">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_done"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 tmp_9/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_5_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="val_V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/4 StgValue_58/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sc_FIFO_DCT_mA_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_47_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 StgValue_54/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_39_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_39/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="3"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_43_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_51_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="3"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_57_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_57/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="72" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="80" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="84" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="86" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="92" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="98" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="106" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="169"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="92" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="88" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sc_FIFO_DCT_mA | {4 }
	Port: s_buffered | {4 5 }
 - Input state : 
	Port: sc_FIFO_DCT::buffering : din | {4 }
	Port: sc_FIFO_DCT::buffering : s_working | {3 5 }
  - Chain level:
	State 1
		empty : 1
		empty_10 : 1
	State 2
	State 3
	State 4
		sc_FIFO_DCT_mA_addr : 1
		StgValue_47 : 1
		i_2 : 1
		tmp_8 : 2
		StgValue_50 : 3
		StgValue_51 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_2_fu_165      |    0    |    32   |
|----------|-----------------------|---------|---------|
|   icmp   |      tmp_8_fu_171     |    0    |    11   |
|----------|-----------------------|---------|---------|
|    xor   |      tmp_4_fu_138     |    0    |    1    |
|----------|-----------------------|---------|---------|
|   read   |     grp_read_fu_92    |    0    |    0    |
|          |   val_V_read_fu_106   |    0    |    0    |
|----------|-----------------------|---------|---------|
| nbreadreq| tmp_5_nbreadreq_fu_98 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_112   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   StgValue_39_fu_144  |    0    |    0    |
|   poll   |   StgValue_43_fu_154  |    0    |    0    |
|          |   StgValue_57_fu_182  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |      tmp_6_fu_160     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    44   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_188|   32   |
+---------+--------+
|  Total  |   32   |
+---------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_112 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||  1.571  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   44   |
+-----------+--------+--------+--------+
