############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "FCSMPC/FCSMPC_label1"
set_directive_array_partition -type complete -dim 1 "FCSMPC" sw_eff
set_directive_array_partition -type complete -dim 1 "FCSMPC" uk_pos
set_directive_array_partition -type complete -dim 1 "FCSMPC" delta_id
set_directive_array_partition -type complete -dim 1 "FCSMPC" delta_iq
set_directive_pipeline "FCSMPC/FCSMPC_label3"
set_directive_array_partition -type complete -dim 1 "FCSMPC" J
set_directive_unroll "FCSMPC/FCSMPC_label4"
set_directive_pipeline "FCSMPC/FCSMPC_label2"
set_directive_unroll "FCSMPC/FCSMPC_label0"
