# 4x1-mux-verilog
4x1 Multiplexer implementation in Verilog HDL with testbench and simulation
