Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 25 22:47:04 2017
| Host         : DESKTOP-NS517L5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    53 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             147 |           50 |
| Yes          | No                    | No                     |             117 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             262 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                           Enable Signal                          |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[6]_i_1_n_0       | accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0    |                1 |              1 |
|  clkdv/clk50        |                                                                  |                                                               |                2 |              2 |
|  clkdv/clkout0_BUFG |                                                                  |                                                               |                1 |              3 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Cmd_Reg[0]_11                           | accel/accel/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0                |                1 |              4 |
|  clkdv/clk50        | mips/dp/rf/E[0]                                                  | reset_IBUF                                                    |                2 |              4 |
|  clk_IBUF_BUFG      | keyb/count[3]_i_1_n_0                                            | keyb/count0                                                   |                1 |              4 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | accel/accel/RESET_INT_reg_n_0                                 |                2 |              4 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Enable_Sum                              | accel/accel/ADXL_Control/Reset_Cnt_Num_Reads                  |                1 |              4 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                   | accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]                    |                2 |              5 |
|  clk_IBUF_BUFG      | keyb/keyb_char[15]_i_1_n_0                                       | keyb/keyb_char[31]_i_1_n_0                                    |                2 |              5 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/RESET_INT_reg_n_0                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV[5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[6]_i_1_n_0       |                                                               |                2 |              6 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Cmd_Reg[2][6]_i_2_n_0                   | accel/accel/ADXL_Control/Cmd_Reg[2]_10[7]                     |                1 |              6 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Shift_Cmd_Reg                           | accel/accel/RESET_INT_reg_n_0                                 |                2 |              7 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/SPI_Interface/DONE_1_i_1_n_0            |                                                               |                1 |              8 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/SPI_Interface/SHIFT_TICK_IN             |                                                               |                1 |              8 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/Accel_Calculation/ACCEL_Z_CLIP[1]                 |                2 |              9 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/Accel_Calculation/ACCEL_X_CLIP[1]                 |                3 |              9 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]                 |                3 |              9 |
|  clk_IBUF_BUFG      | keyb/keyb_char[15]_i_1_n_0                                       |                                                               |                4 |              9 |
|  clk_IBUF_BUFG      | keyb/bits[9]_i_1_n_0                                             |                                                               |                2 |             10 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/ADXL_Control/Cnt_SS_Inactive0                     |                3 |             10 |
|  clk_IBUF_BUFG      | display/myvgatimer/xy/y[9]_i_2_n_0                               | display/myvgatimer/xy/y[9]_i_1_n_0                            |                3 |             10 |
|  clk_IBUF_BUFG      | keyb/count0                                                      |                                                               |                4 |             12 |
|  clk_IBUF_BUFG      | display/myvgatimer/xy/Every4thTick                               | display/myvgatimer/xy/x[9]_i_1_n_0                            |                6 |             15 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[15]_0                                        | mips/dp/rf/leds_reg[15]                                       |                6 |             16 |
|  clk_IBUF_BUFG      |                                                                  | accel/accel/ADXL_Control/Reset_Sample_Rate_Div                |                5 |             20 |
|  clk_IBUF_BUFG      |                                                                  | keyb/clear                                                    |                5 |             20 |
|  clkdv/clk50        |                                                                  | reset_IBUF                                                    |               16 |             26 |
|  clk_IBUF_BUFG      |                                                                  | sound/clear                                                   |                8 |             32 |
|  clkdv/clk50        | mips/dp/rf/period_reg[31]_4                                      | mips/dp/rf/period_reg[31]_3                                   |               10 |             32 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/E[0]                                    | accel/accel/RESET_INT_reg_n_0                                 |                6 |             33 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_13                                        |                                                               |               22 |             36 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_11                                        |                                                               |               21 |             36 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Data_Ready_1                            | accel/accel/RESET_INT_reg_n_0                                 |               17 |             48 |
|  clk_IBUF_BUFG      |                                                                  |                                                               |               24 |             56 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/Enable_Sum                              | accel/accel/ADXL_Control/ACCEL_X_SUM0                         |               16 |             64 |
|  clk_IBUF_BUFG      | accel/accel/ADXL_Control/SPI_Interface/Shift_Data_Reg            |                                                               |               15 |             64 |
|  clkdv/clk50        | mips/dp/rf/wr                                                    |                                                               |               12 |             96 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[1]_0                                         |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[1]_1                                         |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_10                                        |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_14                                        |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_15                                        |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/period_reg[31]_2                                      |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/period_reg[31]_1                                      |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/period_reg[31]_0                                      |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/period_reg[31]                                        |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_9                                         |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_8                                         |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_7                                         |                                                               |               32 |            128 |
|  clkdv/clk50        | mips/dp/rf/leds_reg[7]_16                                        |                                                               |               32 |            128 |
+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                     2 |
| 9      |                     4 |
| 10     |                     3 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                    27 |
+--------+-----------------------+


