--------------------
Cycle:1

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[LW R1, 160(R0)]
	Entry 1:[ADDI R2, R0, #2]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Post-ALU Queue:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:2

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[OR R3, R1, R2]
	Entry 1:[XOR R4, R1, R2]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[LW R1, 160(R0)]
	Entry 1:[ADDI R2, R0, #2]
Pre-MEM Queue:
Post-MEM Queue:
Post-ALU Queue:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:3

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[OR R3, R1, R2]
	Entry 1:[XOR R4, R1, R2]
	Entry 2:[ADD R5, R3, R4]
	Entry 3:[SW R5, 168(R0)]
Pre-ALU Queue:
	Entry 0:[ADDI R2, R0, #2]
	Entry 1:
Pre-MEM Queue:[LW R1, 160(R0)]
Post-MEM Queue:
Post-ALU Queue:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:4

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[OR R3, R1, R2]
	Entry 1:[XOR R4, R1, R2]
	Entry 2:[ADD R5, R3, R4]
	Entry 3:[SW R5, 168(R0)]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:[LW R1, 160(R0)]
Post-ALU Queue:[ADDI R2, R0, #2]

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:5

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[OR R3, R1, R2]
	Entry 1:[XOR R4, R1, R2]
	Entry 2:[ADD R5, R3, R4]
	Entry 3:[SW R5, 168(R0)]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Post-ALU Queue:

Registers
R00:	0	7	2	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:6

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:[ADD R5, R3, R4]
	Entry 1:[SW R5, 168(R0)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[OR R3, R1, R2]
	Entry 1:[XOR R4, R1, R2]
Pre-MEM Queue:
Post-MEM Queue:
Post-ALU Queue:

Registers
R00:	0	7	2	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

--------------------
Cycle:7

IF Unit:
	Waiting Instruction:
	Executed Instruction:[BREAK]
Pre-Issue Queue:
	Entry 0:[ADD R5, R3, R4]
	Entry 1:[SW R5, 168(R0)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[XOR R4, R1, R2]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Post-ALU Queue:[OR R3, R1, R2]

Registers
R00:	0	7	2	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
156:	10	7	0	0	0	0	0	0

