// Seed: 1388584070
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  assign id_2[1] = 1;
  logic id_7;
endmodule
