# # ======================
# # Basics
# # ======================
# DESIGN_NAME: Top
# VERILOG_FILES: dir::RTL/*.v
# CLOCK_PORT: clk
# CLOCK_PERIOD: 10

# PNR_SDC_FILE: dir::constraints/impl.sdc
# SIGNOFF_SDC_FILE: dir::constraints/signoff.sdc

# # ======================
# # PDN
# # ======================
# FP_PDN_VOFFSET: 5
# FP_PDN_HOFFSET: 5
# FP_PDN_VWIDTH: 2
# FP_PDN_HWIDTH: 2
# FP_PDN_VPITCH: 30
# FP_PDN_HPITCH: 30
# FP_PDN_SKIPTRIM: true

# # ======================
# # Pin Order
# # ======================
# FP_PIN_ORDER_CFG: dir::pin_order.cfg

# # ======================
# # Technology Overrides
# # ======================
# pdk::sky130*:
#   FP_CORE_UTIL: 40   # datapath → lower util
#   CLOCK_PERIOD: 10.0

#   scl::sky130_fd_sc_hs:
#     CLOCK_PERIOD: 8

#   scl::sky130_fd_sc_ls:
#     MAX_FANOUT_CONSTRAINT: 5

# ======================
# Basics
# ======================
DESIGN_NAME: Top
VERILOG_FILES: dir::RTL/*.v
CLOCK_PORT: clk
CLOCK_PERIOD: 10

PNR_SDC_FILE: dir::constraints/impl.sdc
SIGNOFF_SDC_FILE: dir::constraints/signoff.sdc

# ======================
# Floorplan / Utilization
# ======================
FP_CORE_UTIL: 55
PL_TARGET_DENSITY: 0.6

# ======================
# PDN (unchanged – already good)
# ======================
FP_PDN_VOFFSET: 5
FP_PDN_HOFFSET: 5
FP_PDN_VWIDTH: 2
FP_PDN_HWIDTH: 2
FP_PDN_VPITCH: 30
FP_PDN_HPITCH: 30
FP_PDN_SKIPTRIM: true

# ======================
# Pin Order
# ======================
FP_PIN_ORDER_CFG: dir::pin_order.cfg

# ======================
# Synthesis / Timing Control
# ======================
MAX_FANOUT_CONSTRAINT: 3
SYNTH_STRATEGY: AREA 2
SYNTH_OPT: true

# ======================
# Technology Overrides
# ======================
pdk::sky130*:
  CLOCK_PERIOD: 10

  scl::sky130_fd_sc_hs:
    CLOCK_PERIOD: 10

  scl::sky130_fd_sc_ls:
    MAX_FANOUT_CONSTRAINT: 3
