
c7100_fpga.h,7329
#define __C7100_FPGA_H__89,3096
#define PAD 100,3339
typedef struct pred_io_fpga_ pred_io_fpga_102,3366
} pred_io_fpga;pred_io_fpga170,4693
#define KSEG1_PRED_FPGA 177,4765
#define C7100_IO_FPGA	178,4835
#define PRED_FPGA_ADDRESS(PRED_FPGA_ADDRESS182,4933
#define KSEG1_FPGA_IO_CTRL_REG	188,5063
#define KSEG1_FPGA_TEMP_CTRL	189,5119
#define KSEG1_FPGA_TEMP_DATA_WRITE	190,5173
#define KSEG1_FPGA_SERIAL_EPROM_CTRL	191,5232
#define KSEG1_FPGA_RESET_REASON_REG	192,5293
#define KSEG1_FPGA_TEMP_DATA_READ	193,5353
#define KSEG1_FPGA_WATCHDOG_RESET	194,5411
#define KSEG1_FPGA_FLASH_SIMM_REG	195,5469
#define KSEG1_FPGA_LED_REG	196,5527
#define KSEG1_FPGA_SW_NMI_REG	197,5579
#define KSEG1_FPGA_ENV_AD_CONVERTER	198,5634
#define MUX_SELECT2	205,5763
#define MUX_SELECT1	206,5789
#define MUX_SELECT0	207,5815
#define NVRAM_SIZE	208,5841
#define DUART_RESET	209,5866
#define NVRAM_PACKED	210,5892
#define PCMCIA_RESET	211,5919
#define FLASH_PROG	212,5946
#define CPU_OUTLET_CLK	218,6062
#define CPU_INTLET_CLK	219,6091
#define IO_OUTLET_CLK	220,6120
#define IO_INLET_CLK	221,6148
#define CPU_OUTLET_RST	222,6175
#define CPU_INLET_RST	223,6204
#define IO_OUTLET_RST	224,6232
#define IO_INLET_RST	225,6260
#define DATA_OUT_ENABLE	230,6342
#define CPU_OUTLET_DATA_OUT	231,6372
#define CPU_INLET_DATA_OUT	232,6405
#define IO_OUTLET_DATA_OUT	233,6437
#define IO_INLET_DATA_OUT	234,6469
#define DO2_DATA_OUT_MIDPLANE	239,6554
#define DO2_DATA_OUT_CPU	240,6589
#define CS2_CHIP_SEL_MIDPLANE	241,6619
#define SK2_CLOCK_MIDPLANE 242,6654
#define DI2_DATA_IN_MIDPLANE	243,6687
#define CS1_CHIP_SEL_CPU	244,6721
#define SK1_CLOCK_CPU	245,6751
#define DI1_DATA_IN_CPU	246,6779
#define SW_PERIF_RST 251,6854
#define SW_NMI	252,6883
#define PUSH_BUTTON_NMI 253,6911
#define SW_WATCHDOG_RST 254,6940
#define CPU_OUTLET_DATA_IN	259,7024
#define CPU_INLET_DATA_IN	260,7056
#define IO_OUTLET_DATA_IN	261,7087
#define IO_INLET_DATA_IN	262,7118
#define FBANK2A	267,7199
#define FSIMMA	268,7224
#define FLSH_SZ_MASK	269,7248
#define FLSH_SZ_SHIFT	270,7277
#define FLSH_SZ_1MB	271,7302
#define FLSH_SZ_2MB	272,7325
#define FLSH_SZ_4MB	273,7348
#define FLSH_SZ_8MB	274,7371
#define FLSH_SZ_16MB	275,7394
#define FLSH_SZ_32MB	276,7418
#define HWREV_MASK	277,7442
#define IOCARD_PACKED_NVRAM_REV	279,7470
#define WATCHDOG_ENABLE	284,7546
#define LED3	285,7576
#define LED2	286,7596
#define LED1	287,7616
#define LED0	288,7636
#define LEDS_OFF 289,7656
#define LEDS_ON 290,7693
#define PAD 298,7806
typedef struct pred_mp_fpga_ pred_mp_fpga_300,7833
} pred_mp_fpga;pred_mp_fpga398,9697
#define C7100_MP_FPGA	405,9775
#define KSEG1_C7100_MP_FPGA 406,9833
#define PKT_INTR_STATUS_BAY0	413,9975
#define PKT_INTR_STATUS_BAY1	414,10047
#define PKT_INTR_STATUS_BAY4	415,10119
#define PKT_INTR_STATUS_BAY3	416,10191
#define PKT_INTR_STATUS_BAY2	421,10306
#define PKT_INTR_STATUS_BAY6	422,10378
#define PKT_INTR_STATUS_BAY5	423,10450
#define PKT_INTR_ENABLE_BAY0	428,10566
#define PKT_INTR_ENABLE_BAY1	429,10638
#define PKT_INTR_ENABLE_BAY4	430,10710
#define PKT_INTR_ENABLE_BAY3	431,10782
#define PKT_INTR_ENABLE_BAY2	436,10898
#define PKT_INTR_ENABLE_BAY6	437,10970
#define PKT_INTR_ENABLE_BAY5	438,11042
#define MGMT_INTR_STATUS_PCI_PERR 443,11159
#define MGMT_INTR_STATUS_PCI_SYSERR 444,11236
#define MGMT_INTR_STATUS_PS0_FAIL 445,11314
#define MGMT_INTR_STATUS_PS1_FAIL 446,11387
#define MGMT_INTR_STATUS_SUBDEC 447,11460
#define MGMT_INTR_STATUS_OIRTEST 448,11539
#define MGMT_INTR_STATUS_PS_FAIL 450,11615
#define MGMT_INTR_STATUS_PCI_ERRORS 453,11715
#define PCMCIA_INTR_STATUS	456,11820
#define MGMT_INTR_STATUS_BAY0	457,11883
#define MGMT_INTR_STATUS_BAY1	459,11957
#define MGMT_INTR_STATUS_BAY2	460,12028
#define MGMT_INTR_STATUS_BAY4	461,12099
#define MGMT_INTR_STATUS_BAY6	462,12170
#define MGMT_INTR_STATUS_BAY3	463,12241
#define MGMT_INTR_STATUS_BAY5	464,12312
#define MGMT_INTR_ENABLE_PCI_PERR 469,12428
#define MGMT_INTR_ENABLE_PCI_SYSERR 470,12505
#define MGMT_INTR_ENABLE_PS0_FAIL 471,12583
#define MGMT_INTR_ENABLE_PS1_FAIL 472,12662
#define MGMT_INTR_ENABLE_SUBDEC 473,12741
#define MGMT_INTR_ENABLE_OIRTEST 474,12820
#define MGMT_INTR_ENABLE_PS_FAIL 476,12896
#define MGMT_INTR_ENABLE_PCI_ERRORS 479,12996
#define PCMCIA_INTR_ENABLE	482,13101
#define MGMT_INTR_ENABLE_BAY0	483,13164
#define MGMT_INTR_ENABLE_BAY1	485,13238
#define MGMT_INTR_ENABLE_BAY2	486,13309
#define MGMT_INTR_ENABLE_BAY4	487,13380
#define MGMT_INTR_ENABLE_BAY6	488,13451
#define MGMT_INTR_ENABLE_BAY3	489,13522
#define MGMT_INTR_ENABLE_BAY5	490,13593
#define PCI_INVALID_SIG_BAY0	495,13705
#define PCI_3VOK_BAY0	496,13775
#define PCI_5VOK_BAY0	497,13834
#define PCI_INVALID_SIG_BAY1	499,13894
#define PCI_5VOK_BAY1	500,13962
#define PCI_3VOK_BAY1	501,14019
#define PCI_INVALID_SIG_BAY2	503,14077
#define PCI_5VOK_BAY2	504,14145
#define PCI_3VOK_BAY2	505,14202
#define PCI_INVALID_SIG_BAY4	507,14260
#define PCI_5VOK_BAY4	508,14328
#define PCI_3VOK_BAY4	509,14385
#define PCI_INVALID_SIG_BAY6	511,14443
#define PCI_5VOK_BAY6	512,14511
#define PCI_3VOK_BAY6	513,14568
#define PCI_INVALID_SIG_BAY3	515,14626
#define PCI_5VOK_BAY3	516,14694
#define PCI_3VOK_BAY3	517,14751
#define PCI_INVALID_SIG_BAY5	519,14809
#define PCI_5VOK_BAY5	520,14877
#define PCI_3VOK_BAY5	521,14934
#define IOSLOT_RESET	526,15030
#define IOLED_ENABLE	527,15095
#define POWER_ENABLE_BAY1	529,15154
#define LED_ENABLE_BAY1	530,15217
#define POWER_ENABLE_BAY2	532,15278
#define LED_ENABLE_BAY2	533,15341
#define POWER_ENABLE_BAY4	535,15402
#define LED_ENABLE_BAY4	536,15465
#define POWER_ENABLE_BAY6	538,15526
#define LED_ENABLE_BAY6	539,15589
#define POWER_ENABLE_BAY3	541,15650
#define LED_ENABLE_BAY3	542,15713
#define POWER_ENABLE_BAY5	544,15774
#define LED_ENABLE_BAY5	545,15837
#define BAY0_EEPROM_CLOCK_MASK	550,15939
#define BAY0_EEPROM_SELECT_MASK	551,16002
#define BAY0_EEPROM_DIN_MASK	552,16067
#define BAY0_EEPROM_DOUT_MASK	553,16125
#define BAY1_EEPROM_CLOCK_MASK	555,16185
#define BAY1_EEPROM_SELECT_MASK	556,16248
#define BAY1_EEPROM_DIN_MASK	557,16313
#define BAY1_EEPROM_DOUT_MASK	558,16371
#define BAY3_EEPROM_CLOCK_MASK	560,16431
#define BAY3_EEPROM_SELECT_MASK	561,16494
#define BAY3_EEPROM_DIN_MASK	562,16559
#define BAY3_EEPROM_DOUT_MASK	563,16617
#define BAY4_EEPROM_CLOCK_MASK	565,16677
#define BAY4_EEPROM_SELECT_MASK	566,16740
#define BAY4_EEPROM_DIN_MASK	567,16805
#define BAY4_EEPROM_DOUT_MASK	568,16863
#define POWER_SUPPLY_0_ENABLE 573,16964
#define POWER_SUPPLY_1_ENABLE 574,17037
#define POWER_SUPPLY_0_FAIL_RAW 575,17110
#define POWER_SUPPLY_1_FAIL_RAW 576,17181
#define BAY2_EEPROM_CLOCK_MASK	577,17252
#define BAY2_EEPROM_SELECT_MASK	578,17315
#define BAY2_EEPROM_DIN_MASK	579,17380
#define BAY2_EEPROM_DOUT_MASK	580,17438
#define BAY5_EEPROM_CLOCK_MASK	582,17498
#define BAY5_EEPROM_SELECT_MASK	583,17561
#define BAY5_EEPROM_DIN_MASK	584,17626
#define BAY5_EEPROM_DOUT_MASK	585,17684
#define BAY6_EEPROM_CLOCK_MASK	587,17744
#define BAY6_EEPROM_SELECT_MASK	588,17807
#define BAY6_EEPROM_DIN_MASK	589,17872
#define BAY6_EEPROM_DOUT_MASK	590,17930
#define C7100_GT64010_ERR_MASK	595,18050
#define C7100_OIR_EVENT_MASK	596,18092
#define C7100_PKT_SRAM_ERR_MASK	597,18132
