# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.testbench -do "questa.tcl" -voptargs="+acc" -l 02_truth_table/out/sim.log -wlf 02_truth_table/out/sim.wlf 
# Start time: 01:57:34 on May 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.truth_table(fast)
# do questa.tcl
# ** Error: incorrect truth_table
#    Time: 61 ns  Scope: testbench File: 02_truth_table/testbench.sv Line: 66
# a:0 b:1 c:1
# ** Error: incorrect truth_table
#    Time: 71 ns  Scope: testbench File: 02_truth_table/testbench.sv Line: 66
# a:1 b:1 c:1
# ** Note: $stop    : 02_truth_table/generator.svh(9)
#    Time: 80 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at 02_truth_table/generator.svh line 9
# Saving coverage database on exit...
# End time: 02:49:16 on May 11,2024, Elapsed time: 0:51:42
# Errors: 2, Warnings: 0
