// SPDX-License-Identifier: GPL-2.0-only OR MIT

/dts-v1/;

#include "mt7981b.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include "dt-bindings/pinctrl/mt65xx.h"

/ {
	compatible = "openwrt,one", "mediatek,mt7981b";
	model = "OpenWrt One";

	aliases {
		ethernet0 = &gmac1;
		ethernet1 = &gmac0;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@40000000 {
		reg = <0 0x40000000 0 0x40000000>;
		device_type = "memory";
	};

	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-boot-on;
		regulator-always-on;
	};
};

&eth {
	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		nvmem-cells = <&macaddr_factory_24 0>;
		nvmem-cell-names = "mac-address";
		phy-mode = "2500base-x";
		phy-handle = <&phy15>;
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		phy-handle = <&int_gbe_phy>;
	};
};

&mdio_bus {
	phy15: ethernet-phy@f {
		compatible = "ethernet-phy-id03a2.a411";
		reg = <0xf>;
		interrupt-parent = <&pio>;
		interrupts = <38 IRQ_TYPE_EDGE_FALLING>;
		reset-gpios = <&pio 39 GPIO_ACTIVE_LOW>;
		reset-assert-us = <10000>;
		reset-deassert-us = <20000>;
		airoha,pnswap-rx;

		leds {
			#address-cells = <1>;
			#size-cells = <0>;

			led@0 {
				reg = <0>;
				function = LED_FUNCTION_WAN;
				color = <LED_COLOR_ID_AMBER>;
			};

			led@1 {
				reg = <1>;
				function = LED_FUNCTION_WAN;
				color = <LED_COLOR_ID_GREEN>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie_pins>;
	status = "okay";
};

&pio {
	pcie_pins: pcie-pins {
		mux {
			function = "pcie";
			groups = "pcie_pereset";
		};
	};

	spi2_flash_pins: spi2-pins {
		mux {
			function = "spi";
			groups = "spi2";
		};

		conf-pu {
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
			drive-strength = <MTK_DRIVE_8mA>;
			pins = "SPI2_CS", "SPI2_WP";
		};

		conf-pd {
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
			drive-strength = <MTK_DRIVE_8mA>;
			pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
		};
	};

	uart0_pins: uart0-pins {
		mux {
			function = "uart";
			groups = "uart0";
		};
	};
};

&spi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi2_flash_pins>;
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <40000000>;
		#address-cells = <1>;
		#size-cells = <1>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				reg = <0x00000 0x40000>;
				label = "bl2-nor";
			};

			partition@40000 {
				reg = <0x40000 0xc0000>;
				label = "factory";
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					eeprom_factory_0: eeprom@0 {
						reg = <0x0 0x1000>;
					};

					macaddr_factory_4: macaddr@4 {
						reg = <0x4 0x6>;
						compatible = "mac-base";
						#nvmem-cell-cells = <1>;
					};

					macaddr_factory_24: macaddr@24 {
						reg = <0x24 0x6>;
						compatible = "mac-base";
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@100000 {
				reg = <0x100000 0x80000>;
				label = "fip-nor";
			};

			partition@180000 {
				reg = <0x180000 0xc80000>;
				label = "recovery";
			};
		};
	};
};

&sgmiisys0 {
	mediatek,pnswap;
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pins>;
	status = "okay";
};

&usb_phy {
	status = "okay";
};

&xhci {
	phys = <&u2port0 PHY_TYPE_USB2>;
	vusb33-supply = <&reg_3p3v>;
	vbus-supply = <&reg_5v>;
	mediatek,u3p-dis-msk = <0x01>;
	status = "okay";
};
