Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 05:32:50 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_72/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                 2497        0.009        0.000                      0                 2497        2.242        0.000                       0                  2498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.517}        5.035           198.610         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.061        0.000                      0                 2497        0.009        0.000                      0                 2497        2.242        0.000                       0                  2498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.517ns period=5.035ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.517ns period=5.035ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.035ns  (vclock rise@5.035ns - vclock rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.929ns (39.757%)  route 2.923ns (60.243%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 6.787 - 5.035 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.171ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.155ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2497, routed)        1.263     2.224    demux/CLK
    SLICE_X123Y490       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y490       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.302 r  demux/sel_reg[0]/Q
                         net (fo=105, routed)         0.214     2.516    demux/sel[0]
    SLICE_X122Y488       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     2.707 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.455     3.162    demux/p_1_in[4]
    SLICE_X120Y485       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     3.285 r  demux/sel[8]_i_249/O
                         net (fo=1, routed)           0.010     3.295    demux/sel[8]_i_249_n_0
    SLICE_X120Y485       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.450 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.476    demux/sel_reg[8]_i_213_n_0
    SLICE_X120Y486       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.553 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.278     3.831    demux_n_9
    SLICE_X120Y489       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     3.991 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.162     4.153    sel[8]_i_135_n_0
    SLICE_X120Y489       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.252 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     4.262    demux/sel[8]_i_73_0[6]
    SLICE_X120Y489       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.377 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.403    demux/sel_reg[8]_i_81_n_0
    SLICE_X120Y490       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.485 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.314     4.799    demux_n_87
    SLICE_X121Y489       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     4.867 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.167     5.034    sel[8]_i_30_n_0
    SLICE_X121Y489       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.135 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     5.150    demux/sel[8]_i_25_0[7]
    SLICE_X121Y489       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.267 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.293    demux/sel_reg[8]_i_19_n_0
    SLICE_X121Y490       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.349 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.327     5.676    demux_n_104
    SLICE_X121Y492       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.882 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.318     6.200    sel_reg[8]_i_18_n_11
    SLICE_X122Y490       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.236 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     6.246    demux/sel_reg[5]_0[6]
    SLICE_X122Y490       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.361 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.387    demux/sel_reg[8]_i_4_n_0
    SLICE_X122Y491       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.463 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.246     6.709    demux/sel_reg[8]_i_5_n_14
    SLICE_X123Y488       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     6.746 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.143     6.889    demux/sel[3]_i_2_n_0
    SLICE_X123Y489       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     6.926 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.150     7.076    demux/sel20_in[2]
    SLICE_X122Y489       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.035     5.035 r  
    AR14                                              0.000     5.035 r  clk (IN)
                         net (fo=0)                   0.000     5.035    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.394 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.394    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.394 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.681    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.705 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2497, routed)        1.082     6.787    demux/CLK
    SLICE_X122Y489       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.360     7.148    
                         clock uncertainty           -0.035     7.112    
    SLICE_X122Y489       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.137    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  0.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[24].z_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.517ns period=5.035ns})
  Destination:            genblk1[24].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.517ns period=5.035ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.032ns (routing 0.155ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.171ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2497, routed)        1.032     1.702    demux/CLK
    SLICE_X115Y458       FDRE                                         r  demux/genblk1[24].z_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y458       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.760 r  demux/genblk1[24].z_reg[24][5]/Q
                         net (fo=1, routed)           0.143     1.903    genblk1[24].reg_in/D[5]
    SLICE_X120Y458       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2497, routed)        1.233     2.194    genblk1[24].reg_in/CLK
    SLICE_X120Y458       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.362     1.832    
    SLICE_X120Y458       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.894    genblk1[24].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.518 }
Period(ns):         5.035
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.035       3.745      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.517       2.242      SLICE_X123Y455  genblk1[0].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.517       2.242      SLICE_X120Y466  demux/genblk1[33].z_reg[33][1]/C



