{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547473375646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473375652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:42:55 2019 " "Processing started: Mon Jan 14 16:42:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473375652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473375652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_comp -c basic_comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473375653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547473376259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547473376259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_comp.sv 11 11 " "Found 11 design units, including 11 entities, in source file basic_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_comp " "Found entity 1: basic_comp" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_timing_unit " "Found entity 2: control_timing_unit" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_logic " "Found entity 3: control_logic" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "6 ff " "Found entity 6: ff" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder " "Found entity 8: decoder" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "9 encoder " "Found entity 9: encoder" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "10 bus " "Found entity 10: bus" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""} { "Info" "ISGN_ENTITY_NAME" "11 ram " "Found entity 11: ram" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473385384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_comp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_comp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_comp_tb " "Found entity 1: basic_comp_tb" {  } { { "basic_comp_tb.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473385388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473385388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic_comp " "Elaborating entity \"basic_comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547473385431 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BUS\[0\] 0 basic_comp.sv(12) " "Net \"BUS\[0\]\" at basic_comp.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385435 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AC_out\[14..0\] 0 basic_comp.sv(30) " "Net \"AC_out\[14..0\]\" at basic_comp.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385435 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"AR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385435 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"PC_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385435 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"DR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385436 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"TR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473385436 "|basic_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:AR " "Elaborating entity \"register\" for hierarchy \"register:AR\"" {  } { { "basic_comp.sv" "AR" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:AC " "Elaborating entity \"register\" for hierarchy \"register:AC\"" {  } { { "basic_comp.sv" "AC" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:INPR " "Elaborating entity \"register\" for hierarchy \"register:INPR\"" {  } { { "basic_comp.sv" "INPR" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "basic_comp.sv" "RAM" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff ff:IRQ " "Elaborating entity \"ff\" for hierarchy \"ff:IRQ\"" {  } { { "basic_comp.sv" "IRQ" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:common_bus " "Elaborating entity \"bus\" for hierarchy \"bus:common_bus\"" {  } { { "basic_comp.sv" "common_bus" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "basic_comp.sv" "ALU" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385616 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry basic_comp.sv(524) " "Verilog HDL Always Construct warning at basic_comp.sv(524): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 524 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547473385616 "|basic_comp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry basic_comp.sv(524) " "Inferred latch for \"carry\" at basic_comp.sv(524)" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473385617 "|basic_comp|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_timing_unit control_timing_unit:CTU " "Elaborating entity \"control_timing_unit\" for hierarchy \"control_timing_unit:CTU\"" {  } { { "basic_comp.sv" "CTU" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter control_timing_unit:CTU\|counter:SC " "Elaborating entity \"counter\" for hierarchy \"control_timing_unit:CTU\|counter:SC\"" {  } { { "basic_comp.sv" "SC" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder control_timing_unit:CTU\|decoder:dec3_8 " "Elaborating entity \"decoder\" for hierarchy \"control_timing_unit:CTU\|decoder:dec3_8\"" {  } { { "basic_comp.sv" "dec3_8" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_timing_unit:CTU\|control_logic:control_log " "Elaborating entity \"control_logic\" for hierarchy \"control_timing_unit:CTU\|control_logic:control_log\"" {  } { { "basic_comp.sv" "control_log" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473385685 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[15\] " "Net \"control_timing_unit:CTU\|T\[15\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[15\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[14\] " "Net \"control_timing_unit:CTU\|T\[14\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[14\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[13\] " "Net \"control_timing_unit:CTU\|T\[13\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[13\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[12\] " "Net \"control_timing_unit:CTU\|T\[12\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[12\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[11\] " "Net \"control_timing_unit:CTU\|T\[11\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[11\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[10\] " "Net \"control_timing_unit:CTU\|T\[10\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[10\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[9\] " "Net \"control_timing_unit:CTU\|T\[9\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[9\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[8\] " "Net \"control_timing_unit:CTU\|T\[8\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[8\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385753 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385753 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385754 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385754 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473385758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473385758 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:RAM\|memory " "RAM logic \"ram:RAM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "basic_comp.sv" "memory" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 710 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1547473386069 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1547473386069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[0\] " "Converted tri-state buffer \"ram:RAM\|out\[0\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[1\] " "Converted tri-state buffer \"ram:RAM\|out\[1\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[2\] " "Converted tri-state buffer \"ram:RAM\|out\[2\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[3\] " "Converted tri-state buffer \"ram:RAM\|out\[3\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[4\] " "Converted tri-state buffer \"ram:RAM\|out\[4\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[5\] " "Converted tri-state buffer \"ram:RAM\|out\[5\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[6\] " "Converted tri-state buffer \"ram:RAM\|out\[6\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[7\] " "Converted tri-state buffer \"ram:RAM\|out\[7\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[8\] " "Converted tri-state buffer \"ram:RAM\|out\[8\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[9\] " "Converted tri-state buffer \"ram:RAM\|out\[9\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[10\] " "Converted tri-state buffer \"ram:RAM\|out\[10\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[11\] " "Converted tri-state buffer \"ram:RAM\|out\[11\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[12\] " "Converted tri-state buffer \"ram:RAM\|out\[12\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[13\] " "Converted tri-state buffer \"ram:RAM\|out\[13\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[14\] " "Converted tri-state buffer \"ram:RAM\|out\[14\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[15\] " "Converted tri-state buffer \"ram:RAM\|out\[15\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473386070 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1547473386070 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547473386184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTR_out GND " "Pin \"OUTR_out\" is stuck at GND" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547473386198 "|basic_comp|OUTR_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547473386198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547473386270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547473386438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547473386595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473386595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_S " "No output dependent on input pin \"set_S\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|set_S"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[0\] " "No output dependent on input pin \"INPR_in\[0\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[1\] " "No output dependent on input pin \"INPR_in\[1\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[2\] " "No output dependent on input pin \"INPR_in\[2\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[3\] " "No output dependent on input pin \"INPR_in\[3\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[4\] " "No output dependent on input pin \"INPR_in\[4\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[5\] " "No output dependent on input pin \"INPR_in\[5\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[6\] " "No output dependent on input pin \"INPR_in\[6\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[7\] " "No output dependent on input pin \"INPR_in\[7\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473386655 "|basic_comp|INPR_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1547473386655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547473386656 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547473386656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547473386656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547473386656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473386704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:43:06 2019 " "Processing ended: Mon Jan 14 16:43:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473386704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473386704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473386704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473386704 ""}
