// Seed: 2827821324
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3, id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    output uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14
    , id_28,
    input wor id_15,
    output tri0 id_16,
    output tri1 id_17,
    input wor id_18
    , id_29,
    input tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    output uwire id_22,
    output tri id_23,
    input tri0 id_24,
    input tri id_25,
    output wire id_26
);
  always @(negedge 1 + (id_20.id_13) + 1 - 1 or posedge id_19);
  module_0(
      id_0, id_2
  );
  wire id_30;
endmodule
