Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Jul  5 01:15:43 2025
| Host         : vlsi.iitgn.ac.in running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3655 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.081        0.000                      0                14211        0.025        0.000                      0                14211        3.000        0.000                       0                  3661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz_i            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.458}      14.915          67.045          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.458}      14.915          67.045          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz_i                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.081        0.000                      0                14211        0.107        0.000                      0                14211        6.208        0.000                       0                  3657  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.083        0.000                      0                14211        0.107        0.000                      0                14211        6.208        0.000                       0                  3657  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.081        0.000                      0                14211        0.025        0.000                      0                14211  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.081        0.000                      0                14211        0.025        0.000                      0                14211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_i
  To Clock:  clk_100mhz_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.690ns  (logic 3.670ns (28.920%)  route 9.020ns (71.080%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.911    10.322    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  core_inst/u_fetch/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.446    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[27]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.031    12.566    core_inst/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 3.670ns (28.930%)  route 9.016ns (71.070%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.907    10.318    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  core_inst/u_fetch/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    10.442    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[25]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.029    12.564    core_inst/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_exec/result_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 4.173ns (32.949%)  route 8.492ns (67.051%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 13.047 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.283     0.682    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y189        LUT6 (Prop_lut6_I3_O)        0.332     1.014 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101/O
                         net (fo=1, routed)           0.433     1.447    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101_n_0
    SLICE_X35Y189        LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_70/O
                         net (fo=34, routed)          1.397     2.968    core_inst/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X63Y189        LUT5 (Prop_lut5_I1_O)        0.124     3.092 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4/O
                         net (fo=1, routed)           0.780     3.872    core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4_n_0
    SLICE_X52Y185        LUT6 (Prop_lut6_I0_O)        0.124     3.996 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_2/O
                         net (fo=16, routed)          1.106     5.102    core_inst/u_fetch/opcode_rb_operand_w[4]
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124     5.226 r  core_inst/u_fetch/sub_res_w_carry__0_i_16/O
                         net (fo=73, routed)          0.916     6.142    core_inst/u_fetch/sub_res_w_carry__0_i_16_n_0
    SLICE_X42Y188        LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  core_inst/u_fetch/sub_res_w_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.266    core_inst/u_exec/u_alu/result_q_reg[7]_0[0]
    SLICE_X42Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.779 r  core_inst/u_exec/u_alu/sub_res_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    core_inst/u_exec/u_alu/sub_res_w_carry__0_n_0
    SLICE_X42Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  core_inst/u_exec/u_alu/sub_res_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/u_exec/u_alu/sub_res_w_carry__1_n_0
    SLICE_X42Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  core_inst/u_exec/u_alu/sub_res_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.013    core_inst/u_exec/u_alu/sub_res_w_carry__2_n_0
    SLICE_X42Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  core_inst/u_exec/u_alu/sub_res_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    core_inst/u_exec/u_alu/sub_res_w_carry__3_n_0
    SLICE_X42Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  core_inst/u_exec/u_alu/sub_res_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    core_inst/u_exec/u_alu/sub_res_w_carry__4_n_0
    SLICE_X42Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  core_inst/u_exec/u_alu/sub_res_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    core_inst/u_exec/u_alu/sub_res_w_carry__5_n_0
    SLICE_X42Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.679 r  core_inst/u_exec/u_alu/sub_res_w_carry__6/O[3]
                         net (fo=2, routed)           0.597     8.277    core_inst/u_fetch/result_q_reg[30]_0[0]
    SLICE_X45Y193        LUT6 (Prop_lut6_I5_O)        0.307     8.584 f  core_inst/u_fetch/result_q[0]_i_9/O
                         net (fo=1, routed)           0.000     8.584    core_inst/u_fetch/result_q[0]_i_9_n_0
    SLICE_X45Y193        MUXF7 (Prop_muxf7_I0_O)      0.212     8.796 f  core_inst/u_fetch/result_q_reg[0]_i_7/O
                         net (fo=1, routed)           0.606     9.401    core_inst/u_fetch/result_q_reg[0]_i_7_n_0
    SLICE_X46Y190        LUT5 (Prop_lut5_I3_O)        0.299     9.700 r  core_inst/u_fetch/result_q[0]_i_3/O
                         net (fo=1, routed)           0.599    10.300    core_inst/u_fetch/result_q[0]_i_3_n_0
    SLICE_X45Y188        LUT6 (Prop_lut6_I2_O)        0.124    10.424 r  core_inst/u_fetch/result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    core_inst/u_exec/D[0]
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.670    13.047    core_inst/u_exec/clk_out1
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/C
                         clock pessimism             -0.420    12.627    
                         clock uncertainty           -0.083    12.544    
    SLICE_X45Y188        FDCE (Setup_fdce_C_D)        0.029    12.573    core_inst/u_exec/result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.621ns  (logic 3.873ns (30.688%)  route 8.748ns (69.312%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.639    10.045    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.377 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.377    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[14]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.031    12.569    core_inst/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 3.873ns (30.690%)  route 8.747ns (69.310%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.638    10.044    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.376 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.376    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[9]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.032    12.570    core_inst/u_lsu/mem_data_wr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 2.921ns (23.519%)  route 9.499ns (76.481%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 13.058 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.872    10.178    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.681    13.058    core_inst/u_fetch/clk_out1
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/C
                         clock pessimism             -0.420    12.638    
                         clock uncertainty           -0.083    12.555    
    SLICE_X10Y185        FDCE (Setup_fdce_C_CE)      -0.169    12.386    core_inst/u_fetch/branch_pc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.437    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.197    mem/data_mem_reg_256_383_27_27/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/CLK
                         clock pessimism             -0.198    -0.437    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.197    mem/data_mem_reg_256_383_27_27/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.458 }
Period(ns):         14.915
Sources:            { clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         14.915      12.760     BUFGCTRL_X0Y16  clock_wizard_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         14.915      13.666     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X54Y185   core_inst/u_mul/operand_a_e1_q_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X45Y188   core_inst/u_mul/operand_a_e1_q_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X57Y193   core_inst/u_mul/operand_a_e1_q_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X56Y183   core_inst/u_mul/operand_a_e1_q_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X53Y194   core_inst/u_mul/operand_a_e1_q_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       14.915      145.085    PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X50Y184   mem/data_mem_reg_896_1023_14_14/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X50Y184   mem/data_mem_reg_896_1023_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X34Y182   mem/data_mem_reg_768_895_24_24/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X34Y182   mem/data_mem_reg_768_895_24_24/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_wizard_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.081    12.561    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.356    core_inst/u_fetch/branch_pc_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.081    12.561    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.356    core_inst/u_fetch/branch_pc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.081    12.561    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.356    core_inst/u_fetch/branch_pc_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.081    12.561    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.356    core_inst/u_fetch/branch_pc_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.690ns  (logic 3.670ns (28.920%)  route 9.020ns (71.080%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.911    10.322    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  core_inst/u_fetch/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.446    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[27]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.081    12.537    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.031    12.568    core_inst/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 3.670ns (28.930%)  route 9.016ns (71.070%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.907    10.318    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  core_inst/u_fetch/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    10.442    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[25]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.081    12.537    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.029    12.566    core_inst/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_exec/result_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 4.173ns (32.949%)  route 8.492ns (67.051%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 13.047 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.283     0.682    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y189        LUT6 (Prop_lut6_I3_O)        0.332     1.014 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101/O
                         net (fo=1, routed)           0.433     1.447    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101_n_0
    SLICE_X35Y189        LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_70/O
                         net (fo=34, routed)          1.397     2.968    core_inst/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X63Y189        LUT5 (Prop_lut5_I1_O)        0.124     3.092 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4/O
                         net (fo=1, routed)           0.780     3.872    core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4_n_0
    SLICE_X52Y185        LUT6 (Prop_lut6_I0_O)        0.124     3.996 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_2/O
                         net (fo=16, routed)          1.106     5.102    core_inst/u_fetch/opcode_rb_operand_w[4]
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124     5.226 r  core_inst/u_fetch/sub_res_w_carry__0_i_16/O
                         net (fo=73, routed)          0.916     6.142    core_inst/u_fetch/sub_res_w_carry__0_i_16_n_0
    SLICE_X42Y188        LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  core_inst/u_fetch/sub_res_w_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.266    core_inst/u_exec/u_alu/result_q_reg[7]_0[0]
    SLICE_X42Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.779 r  core_inst/u_exec/u_alu/sub_res_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    core_inst/u_exec/u_alu/sub_res_w_carry__0_n_0
    SLICE_X42Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  core_inst/u_exec/u_alu/sub_res_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/u_exec/u_alu/sub_res_w_carry__1_n_0
    SLICE_X42Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  core_inst/u_exec/u_alu/sub_res_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.013    core_inst/u_exec/u_alu/sub_res_w_carry__2_n_0
    SLICE_X42Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  core_inst/u_exec/u_alu/sub_res_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    core_inst/u_exec/u_alu/sub_res_w_carry__3_n_0
    SLICE_X42Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  core_inst/u_exec/u_alu/sub_res_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    core_inst/u_exec/u_alu/sub_res_w_carry__4_n_0
    SLICE_X42Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  core_inst/u_exec/u_alu/sub_res_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    core_inst/u_exec/u_alu/sub_res_w_carry__5_n_0
    SLICE_X42Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.679 r  core_inst/u_exec/u_alu/sub_res_w_carry__6/O[3]
                         net (fo=2, routed)           0.597     8.277    core_inst/u_fetch/result_q_reg[30]_0[0]
    SLICE_X45Y193        LUT6 (Prop_lut6_I5_O)        0.307     8.584 f  core_inst/u_fetch/result_q[0]_i_9/O
                         net (fo=1, routed)           0.000     8.584    core_inst/u_fetch/result_q[0]_i_9_n_0
    SLICE_X45Y193        MUXF7 (Prop_muxf7_I0_O)      0.212     8.796 f  core_inst/u_fetch/result_q_reg[0]_i_7/O
                         net (fo=1, routed)           0.606     9.401    core_inst/u_fetch/result_q_reg[0]_i_7_n_0
    SLICE_X46Y190        LUT5 (Prop_lut5_I3_O)        0.299     9.700 r  core_inst/u_fetch/result_q[0]_i_3/O
                         net (fo=1, routed)           0.599    10.300    core_inst/u_fetch/result_q[0]_i_3_n_0
    SLICE_X45Y188        LUT6 (Prop_lut6_I2_O)        0.124    10.424 r  core_inst/u_fetch/result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    core_inst/u_exec/D[0]
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.670    13.047    core_inst/u_exec/clk_out1
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/C
                         clock pessimism             -0.420    12.627    
                         clock uncertainty           -0.081    12.546    
    SLICE_X45Y188        FDCE (Setup_fdce_C_D)        0.029    12.575    core_inst/u_exec/result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.621ns  (logic 3.873ns (30.688%)  route 8.748ns (69.312%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.639    10.045    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.377 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.377    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[14]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.081    12.540    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.031    12.571    core_inst/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 3.873ns (30.690%)  route 8.747ns (69.310%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.638    10.044    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.376 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.376    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[9]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.081    12.540    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.032    12.572    core_inst/u_lsu/mem_data_wr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 2.921ns (23.519%)  route 9.499ns (76.481%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 13.058 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.872    10.178    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.681    13.058    core_inst/u_fetch/clk_out1
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/C
                         clock pessimism             -0.420    12.638    
                         clock uncertainty           -0.081    12.557    
    SLICE_X10Y185        FDCE (Setup_fdce_C_CE)      -0.169    12.388    core_inst/u_fetch/branch_pc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.205    mem/data_mem_reg_640_767_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.241    mem/data_mem_reg_768_895_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.437    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.197    mem/data_mem_reg_256_383_27_27/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/CLK
                         clock pessimism             -0.198    -0.437    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.197    mem/data_mem_reg_256_383_27_27/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.458 }
Period(ns):         14.915
Sources:            { clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         14.915      12.760     BUFGCTRL_X0Y16  clock_wizard_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         14.915      13.666     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X54Y185   core_inst/u_mul/operand_a_e1_q_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X45Y188   core_inst/u_mul/operand_a_e1_q_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X57Y193   core_inst/u_mul/operand_a_e1_q_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X56Y183   core_inst/u_mul/operand_a_e1_q_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X55Y189   core_inst/u_mul/operand_a_e1_q_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         14.915      13.915     SLICE_X53Y194   core_inst/u_mul/operand_a_e1_q_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       14.915      145.085    PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y173   mem/data_mem_reg_768_895_5_5/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X30Y177   mem/data_mem_reg_768_895_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X50Y184   mem/data_mem_reg_896_1023_14_14/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X50Y184   mem/data_mem_reg_896_1023_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X34Y182   mem/data_mem_reg_768_895_24_24/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X34Y182   mem/data_mem_reg_768_895_24_24/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         7.458       6.208      SLICE_X56Y159   mem/data_mem_reg_768_895_25_25/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_wizard_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_wizard_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.690ns  (logic 3.670ns (28.920%)  route 9.020ns (71.080%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.911    10.322    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  core_inst/u_fetch/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.446    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[27]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.031    12.566    core_inst/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 3.670ns (28.930%)  route 9.016ns (71.070%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.907    10.318    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  core_inst/u_fetch/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    10.442    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[25]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.029    12.564    core_inst/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_exec/result_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 4.173ns (32.949%)  route 8.492ns (67.051%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 13.047 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.283     0.682    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y189        LUT6 (Prop_lut6_I3_O)        0.332     1.014 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101/O
                         net (fo=1, routed)           0.433     1.447    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101_n_0
    SLICE_X35Y189        LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_70/O
                         net (fo=34, routed)          1.397     2.968    core_inst/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X63Y189        LUT5 (Prop_lut5_I1_O)        0.124     3.092 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4/O
                         net (fo=1, routed)           0.780     3.872    core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4_n_0
    SLICE_X52Y185        LUT6 (Prop_lut6_I0_O)        0.124     3.996 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_2/O
                         net (fo=16, routed)          1.106     5.102    core_inst/u_fetch/opcode_rb_operand_w[4]
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124     5.226 r  core_inst/u_fetch/sub_res_w_carry__0_i_16/O
                         net (fo=73, routed)          0.916     6.142    core_inst/u_fetch/sub_res_w_carry__0_i_16_n_0
    SLICE_X42Y188        LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  core_inst/u_fetch/sub_res_w_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.266    core_inst/u_exec/u_alu/result_q_reg[7]_0[0]
    SLICE_X42Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.779 r  core_inst/u_exec/u_alu/sub_res_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    core_inst/u_exec/u_alu/sub_res_w_carry__0_n_0
    SLICE_X42Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  core_inst/u_exec/u_alu/sub_res_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/u_exec/u_alu/sub_res_w_carry__1_n_0
    SLICE_X42Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  core_inst/u_exec/u_alu/sub_res_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.013    core_inst/u_exec/u_alu/sub_res_w_carry__2_n_0
    SLICE_X42Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  core_inst/u_exec/u_alu/sub_res_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    core_inst/u_exec/u_alu/sub_res_w_carry__3_n_0
    SLICE_X42Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  core_inst/u_exec/u_alu/sub_res_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    core_inst/u_exec/u_alu/sub_res_w_carry__4_n_0
    SLICE_X42Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  core_inst/u_exec/u_alu/sub_res_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    core_inst/u_exec/u_alu/sub_res_w_carry__5_n_0
    SLICE_X42Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.679 r  core_inst/u_exec/u_alu/sub_res_w_carry__6/O[3]
                         net (fo=2, routed)           0.597     8.277    core_inst/u_fetch/result_q_reg[30]_0[0]
    SLICE_X45Y193        LUT6 (Prop_lut6_I5_O)        0.307     8.584 f  core_inst/u_fetch/result_q[0]_i_9/O
                         net (fo=1, routed)           0.000     8.584    core_inst/u_fetch/result_q[0]_i_9_n_0
    SLICE_X45Y193        MUXF7 (Prop_muxf7_I0_O)      0.212     8.796 f  core_inst/u_fetch/result_q_reg[0]_i_7/O
                         net (fo=1, routed)           0.606     9.401    core_inst/u_fetch/result_q_reg[0]_i_7_n_0
    SLICE_X46Y190        LUT5 (Prop_lut5_I3_O)        0.299     9.700 r  core_inst/u_fetch/result_q[0]_i_3/O
                         net (fo=1, routed)           0.599    10.300    core_inst/u_fetch/result_q[0]_i_3_n_0
    SLICE_X45Y188        LUT6 (Prop_lut6_I2_O)        0.124    10.424 r  core_inst/u_fetch/result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    core_inst/u_exec/D[0]
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.670    13.047    core_inst/u_exec/clk_out1
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/C
                         clock pessimism             -0.420    12.627    
                         clock uncertainty           -0.083    12.544    
    SLICE_X45Y188        FDCE (Setup_fdce_C_D)        0.029    12.573    core_inst/u_exec/result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.621ns  (logic 3.873ns (30.688%)  route 8.748ns (69.312%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.639    10.045    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.377 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.377    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[14]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.031    12.569    core_inst/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 3.873ns (30.690%)  route 8.747ns (69.310%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.638    10.044    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.376 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.376    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[9]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.032    12.570    core_inst/u_lsu/mem_data_wr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0 rise@14.915ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 2.921ns (23.519%)  route 9.499ns (76.481%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 13.058 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.872    10.178    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.681    13.058    core_inst/u_fetch/clk_out1
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/C
                         clock pessimism             -0.420    12.638    
                         clock uncertainty           -0.083    12.555    
    SLICE_X10Y185        FDCE (Setup_fdce_C_CE)      -0.169    12.386    core_inst/u_fetch/branch_pc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.114    mem/data_mem_reg_256_383_27_27/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/CLK
                         clock pessimism             -0.198    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.114    mem/data_mem_reg_256_383_27_27/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[27]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[28]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[30]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 2.921ns (23.341%)  route 9.593ns (76.659%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 13.062 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.967    10.273    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.685    13.062    core_inst/u_fetch/clk_out1
    SLICE_X11Y192        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[31]/C
                         clock pessimism             -0.420    12.642    
                         clock uncertainty           -0.083    12.559    
    SLICE_X11Y192        FDCE (Setup_fdce_C_CE)      -0.205    12.354    core_inst/u_fetch/branch_pc_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.690ns  (logic 3.670ns (28.920%)  route 9.020ns (71.080%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.911    10.322    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  core_inst/u_fetch/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.446    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[27]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.031    12.566    core_inst/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 3.670ns (28.930%)  route 9.016ns (71.070%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 13.038 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I4_O)        0.124     9.411 r  core_inst/u_fetch/mem_data_wr_q[31]_i_2/O
                         net (fo=8, routed)           0.907    10.318    core_inst/u_fetch/mem_data_wr_q[31]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  core_inst/u_fetch/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    10.442    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[25]
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.661    13.038    core_inst/u_lsu/clk_out1
    SLICE_X44Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism             -0.420    12.618    
                         clock uncertainty           -0.083    12.535    
    SLICE_X44Y178        FDCE (Setup_fdce_C_D)        0.029    12.564    core_inst/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_exec/result_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 4.173ns (32.949%)  route 8.492ns (67.051%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 13.047 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.283     0.682    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y189        LUT6 (Prop_lut6_I3_O)        0.332     1.014 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101/O
                         net (fo=1, routed)           0.433     1.447    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_101_n_0
    SLICE_X35Y189        LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_70/O
                         net (fo=34, routed)          1.397     2.968    core_inst/u_issue/u_pipe_ctrl/issue_rb_value_r1
    SLICE_X63Y189        LUT5 (Prop_lut5_I1_O)        0.124     3.092 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4/O
                         net (fo=1, routed)           0.780     3.872    core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_4_n_0
    SLICE_X52Y185        LUT6 (Prop_lut6_I0_O)        0.124     3.996 f  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[28]_i_2/O
                         net (fo=16, routed)          1.106     5.102    core_inst/u_fetch/opcode_rb_operand_w[4]
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124     5.226 r  core_inst/u_fetch/sub_res_w_carry__0_i_16/O
                         net (fo=73, routed)          0.916     6.142    core_inst/u_fetch/sub_res_w_carry__0_i_16_n_0
    SLICE_X42Y188        LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  core_inst/u_fetch/sub_res_w_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.266    core_inst/u_exec/u_alu/result_q_reg[7]_0[0]
    SLICE_X42Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.779 r  core_inst/u_exec/u_alu/sub_res_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    core_inst/u_exec/u_alu/sub_res_w_carry__0_n_0
    SLICE_X42Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  core_inst/u_exec/u_alu/sub_res_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.896    core_inst/u_exec/u_alu/sub_res_w_carry__1_n_0
    SLICE_X42Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  core_inst/u_exec/u_alu/sub_res_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.013    core_inst/u_exec/u_alu/sub_res_w_carry__2_n_0
    SLICE_X42Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  core_inst/u_exec/u_alu/sub_res_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.130    core_inst/u_exec/u_alu/sub_res_w_carry__3_n_0
    SLICE_X42Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  core_inst/u_exec/u_alu/sub_res_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    core_inst/u_exec/u_alu/sub_res_w_carry__4_n_0
    SLICE_X42Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  core_inst/u_exec/u_alu/sub_res_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    core_inst/u_exec/u_alu/sub_res_w_carry__5_n_0
    SLICE_X42Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.679 r  core_inst/u_exec/u_alu/sub_res_w_carry__6/O[3]
                         net (fo=2, routed)           0.597     8.277    core_inst/u_fetch/result_q_reg[30]_0[0]
    SLICE_X45Y193        LUT6 (Prop_lut6_I5_O)        0.307     8.584 f  core_inst/u_fetch/result_q[0]_i_9/O
                         net (fo=1, routed)           0.000     8.584    core_inst/u_fetch/result_q[0]_i_9_n_0
    SLICE_X45Y193        MUXF7 (Prop_muxf7_I0_O)      0.212     8.796 f  core_inst/u_fetch/result_q_reg[0]_i_7/O
                         net (fo=1, routed)           0.606     9.401    core_inst/u_fetch/result_q_reg[0]_i_7_n_0
    SLICE_X46Y190        LUT5 (Prop_lut5_I3_O)        0.299     9.700 r  core_inst/u_fetch/result_q[0]_i_3/O
                         net (fo=1, routed)           0.599    10.300    core_inst/u_fetch/result_q[0]_i_3_n_0
    SLICE_X45Y188        LUT6 (Prop_lut6_I2_O)        0.124    10.424 r  core_inst/u_fetch/result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    core_inst/u_exec/D[0]
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.670    13.047    core_inst/u_exec/clk_out1
    SLICE_X45Y188        FDCE                                         r  core_inst/u_exec/result_q_reg[0]/C
                         clock pessimism             -0.420    12.627    
                         clock uncertainty           -0.083    12.544    
    SLICE_X45Y188        FDCE (Setup_fdce_C_D)        0.029    12.573    core_inst/u_exec/result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.621ns  (logic 3.873ns (30.688%)  route 8.748ns (69.312%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.639    10.045    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.377 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.377    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[14]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.031    12.569    core_inst/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 core_inst/u_fetch/skid_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_lsu/mem_data_wr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 3.873ns (30.690%)  route 8.747ns (69.310%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 13.041 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.803    -2.244    core_inst/u_fetch/clk_out1
    SLICE_X21Y182        FDCE                                         r  core_inst/u_fetch/skid_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDCE (Prop_fdce_C_Q)         0.419    -1.825 r  core_inst/u_fetch/skid_valid_q_reg/Q
                         net (fo=113, routed)         0.918    -0.907    core_inst/u_fetch/skid_valid_q
    SLICE_X22Y179        LUT3 (Prop_lut3_I2_O)        0.293    -0.614 r  core_inst/u_fetch/exception_e1_q[4]_i_3__0/O
                         net (fo=27, routed)          1.117     0.504    core_inst/u_fetch/mem_invalidate_q_reg[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.326     0.830 f  core_inst/u_fetch/take_interrupt_q_i_16/O
                         net (fo=2, routed)           0.444     1.274    core_inst/u_fetch/take_interrupt_q_i_16_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.124     1.398 f  core_inst/u_fetch/mem_unaligned_e1_q_i_130/O
                         net (fo=1, routed)           0.957     2.355    core_inst/u_fetch/mem_unaligned_e1_q_i_130_n_0
    SLICE_X27Y179        LUT6 (Prop_lut6_I3_O)        0.124     2.479 f  core_inst/u_fetch/mem_unaligned_e1_q_i_95/O
                         net (fo=48, routed)          0.745     3.224    core_inst/u_issue/u_pipe_ctrl/skid_buffer_q_reg[0]_0
    SLICE_X29Y178        LUT6 (Prop_lut6_I3_O)        0.124     3.348 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50/O
                         net (fo=1, routed)           0.000     3.348    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_50_n_0
    SLICE_X29Y178        MUXF7 (Prop_muxf7_I1_O)      0.245     3.593 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23/O
                         net (fo=1, routed)           0.000     3.593    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_23_n_0
    SLICE_X29Y178        MUXF8 (Prop_muxf8_I0_O)      0.104     3.697 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10/O
                         net (fo=1, routed)           0.816     4.512    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_reg_i_10_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I1_O)        0.316     4.828 f  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_5/O
                         net (fo=2, routed)           0.445     5.273    core_inst/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X29Y180        LUT6 (Prop_lut6_I2_O)        0.124     5.397 r  core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e1_q_i_2/O
                         net (fo=87, routed)          0.516     5.913    core_inst/u_fetch/lsu_opcode_valid_w
    SLICE_X32Y179        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  core_inst/u_fetch/mem_rd_q_i_4/O
                         net (fo=7, routed)           0.344     6.381    core_inst/u_fetch/mem_rd_q_i_4_n_0
    SLICE_X33Y180        LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  core_inst/u_fetch/mem_load_q_i_2/O
                         net (fo=8, routed)           0.388     6.893    core_inst/u_fetch/u_lsu/mem_addr_r1
    SLICE_X33Y179        LUT5 (Prop_lut5_I0_O)        0.124     7.017 r  core_inst/u_fetch/mem_wr_q[3]_i_9/O
                         net (fo=1, routed)           0.000     7.017    core_inst/u_fetch/mem_wr_q[3]_i_9_n_0
    SLICE_X33Y179        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.441 f  core_inst/u_fetch/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=11, routed)          0.399     7.840    core_inst/u_fetch/O[1]
    SLICE_X32Y179        LUT6 (Prop_lut6_I0_O)        0.303     8.143 f  core_inst/u_fetch/mem_rd_q_i_3/O
                         net (fo=8, routed)           0.344     8.486    core_inst/u_fetch/mem_rd_q_i_3_n_0
    SLICE_X32Y178        LUT6 (Prop_lut6_I1_O)        0.124     8.610 r  core_inst/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=15, routed)          0.677     9.287    core_inst/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X37Y178        LUT5 (Prop_lut5_I3_O)        0.119     9.406 r  core_inst/u_fetch/mem_data_wr_q[15]_i_2/O
                         net (fo=8, routed)           0.638    10.044    core_inst/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg
    SLICE_X39Y178        LUT4 (Prop_lut4_I1_O)        0.332    10.376 r  core_inst/u_issue/u_pipe_ctrl/mem_data_wr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.376    core_inst/u_lsu/mem_unaligned_e2_q_reg_3[9]
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.664    13.041    core_inst/u_lsu/clk_out1
    SLICE_X39Y178        FDCE                                         r  core_inst/u_lsu/mem_data_wr_q_reg[9]/C
                         clock pessimism             -0.420    12.621    
                         clock uncertainty           -0.083    12.538    
    SLICE_X39Y178        FDCE (Setup_fdce_C_D)        0.032    12.570    core_inst/u_lsu/mem_data_wr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            core_inst/u_fetch/branch_pc_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.915ns  (clk_out1_clk_wiz_0_1 rise@14.915ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 2.921ns (23.519%)  route 9.499ns (76.481%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 13.058 - 14.915 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.805    -2.242    core_inst/u_issue/u_pipe_ctrl/clk_out1
    SLICE_X24Y184        FDCE                                         r  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDCE (Prop_fdce_C_Q)         0.419    -1.823 f  core_inst/u_issue/u_pipe_ctrl/ctrl_e2_q_reg[2]/Q
                         net (fo=9, routed)           0.789    -1.034    core_inst/u_issue/u_pipe_ctrl/p_0_in1_in
    SLICE_X33Y184        LUT6 (Prop_lut6_I5_O)        0.297    -0.737 f  core_inst/u_issue/u_pipe_ctrl/csr_pending_q_i_2/O
                         net (fo=13, routed)          0.986     0.250    core_inst/u_issue/u_pipe_ctrl/mul_hold_w
    SLICE_X35Y189        LUT4 (Prop_lut4_I0_O)        0.150     0.400 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_91/O
                         net (fo=2, routed)           0.658     1.057    core_inst/u_issue/u_pipe_ctrl/pipe_rd_wb_w[2]
    SLICE_X35Y188        LUT6 (Prop_lut6_I3_O)        0.332     1.389 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58/O
                         net (fo=1, routed)           0.149     1.538    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_58_n_0
    SLICE_X35Y188        LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry_i_31/O
                         net (fo=64, routed)          1.044     2.706    core_inst/u_issue/u_pipe_ctrl/issue_ra_value_r1
    SLICE_X30Y196        LUT5 (Prop_lut5_I1_O)        0.124     2.830 r  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19/O
                         net (fo=1, routed)           1.185     4.016    core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_19_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I0_O)        0.124     4.140 f  core_inst/u_issue/u_pipe_ctrl/sub_res_w_carry__6_i_12/O
                         net (fo=22, routed)          1.295     5.434    core_inst/u_issue/u_pipe_ctrl/u_div/p_0_in[31]
    SLICE_X35Y189        LUT2 (Prop_lut2_I1_O)        0.150     5.584 f  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29/O
                         net (fo=8, routed)           0.857     6.442    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_29_n_0
    SLICE_X32Y186        LUT4 (Prop_lut4_I2_O)        0.326     6.768 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42/O
                         net (fo=1, routed)           0.000     6.768    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_42_n_0
    SLICE_X32Y186        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.082 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q_reg[4]_i_26/CO[2]
                         net (fo=2, routed)           0.579     7.661    core_inst/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0
    SLICE_X29Y188        LUT6 (Prop_lut6_I0_O)        0.313     7.974 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8/O
                         net (fo=1, routed)           0.433     8.407    core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_8_n_0
    SLICE_X29Y188        LUT6 (Prop_lut6_I3_O)        0.124     8.531 r  core_inst/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_5/O
                         net (fo=33, routed)          0.651     9.182    core_inst/u_fetch/skid_buffer_q_reg[14]_0
    SLICE_X22Y187        LUT6 (Prop_lut6_I3_O)        0.124     9.306 r  core_inst/u_fetch/branch_pc_q[31]_i_1/O
                         net (fo=31, routed)          0.872    10.178    core_inst/u_fetch/branch_pc_q[31]_i_1_n_0
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.915    14.915 r  
    E3                                                0.000    14.915 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    14.915    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.326 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.507    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     9.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.286    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.377 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        1.681    13.058    core_inst/u_fetch/clk_out1
    SLICE_X10Y185        FDCE                                         r  core_inst/u_fetch/branch_pc_q_reg[2]/C
                         clock pessimism             -0.420    12.638    
                         clock uncertainty           -0.083    12.555    
    SLICE_X10Y185        FDCE (Setup_fdce_C_CE)      -0.169    12.386    core_inst/u_fetch/branch_pc_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/DP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.HIGH/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X35Y181        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[4]/Q
                         net (fo=194, routed)         0.233    -0.098    mem/data_mem_reg_640_767_0_0/A2
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.911    -0.241    mem/data_mem_reg_640_767_0_0/WCLK
    SLICE_X34Y180        RAMD64E                                      r  mem/data_mem_reg_640_767_0_0/SP.LOW/CLK
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X34Y180        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.122    mem/data_mem_reg_640_767_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/DP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.HIGH/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.680%)  route 0.214ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.634    -0.478    core_inst/u_lsu/clk_out1
    SLICE_X35Y174        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  core_inst/u_lsu/mem_addr_q_reg[6]_rep__3/Q
                         net (fo=192, routed)         0.214    -0.122    mem/data_mem_reg_768_895_13_13/A4
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.909    -0.243    mem/data_mem_reg_768_895_13_13/WCLK
    SLICE_X30Y172        RAMD64E                                      r  mem/data_mem_reg_768_895_13_13/SP.LOW/CLK
                         clock pessimism             -0.198    -0.441    
                         clock uncertainty            0.083    -0.358    
    SLICE_X30Y172        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.158    mem/data_mem_reg_768_895_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.HIGH/CLK
                         clock pessimism             -0.198    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.114    mem/data_mem_reg_256_383_27_27/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.458ns period=14.915ns})
  Destination:            mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.458ns period=14.915ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.640    -0.472    core_inst/u_lsu/clk_out1
    SLICE_X43Y163        FDCE                                         r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  core_inst/u_lsu/mem_addr_q_reg[5]_rep__1/Q
                         net (fo=192, routed)         0.256    -0.075    mem/data_mem_reg_256_383_27_27/A3
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_wizard_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clock_wizard_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clock_wizard_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clock_wizard_inst/inst/clkout1_buf/O
                         net (fo=3655, routed)        0.913    -0.239    mem/data_mem_reg_256_383_27_27/WCLK
    SLICE_X46Y162        RAMD64E                                      r  mem/data_mem_reg_256_383_27_27/DP.LOW/CLK
                         clock pessimism             -0.198    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X46Y162        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.114    mem/data_mem_reg_256_383_27_27/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.039    





