<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>sv_labs学习笔记——sv_lab1(System Verilog) | GuoDong の Blog</title><meta name="keywords" content="sv_labs"><meta name="author" content="MengGuodong"><meta name="copyright" content="MengGuodong"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="概述首先明确实验的DUT(Design Under Test)的大致功能，然后我们再进一步进行下面的实验内容。如下图是DUT的一个基本的示意图。带仿真的是一个router(路由器)，接口相关的信息图下所示。通过发送激励来观察输出是否与预期保持一致。看起来接口命名还是很清楚的，后续有需要再对DUT进行进一步的解释（因为验证我们并不一定要非常清楚这个模块的功能，但是我们需要明白接口的基本协议，也就是接">
<meta property="og:type" content="article">
<meta property="og:title" content="sv_labs学习笔记——sv_lab1(System Verilog)">
<meta property="og:url" content="http://example.com/2021/11/25/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab1(System%20Verilog)/index.html">
<meta property="og:site_name" content="GuoDong の Blog">
<meta property="og:description" content="概述首先明确实验的DUT(Design Under Test)的大致功能，然后我们再进一步进行下面的实验内容。如下图是DUT的一个基本的示意图。带仿真的是一个router(路由器)，接口相关的信息图下所示。通过发送激励来观察输出是否与预期保持一致。看起来接口命名还是很清楚的，后续有需要再对DUT进行进一步的解释（因为验证我们并不一定要非常清楚这个模块的功能，但是我们需要明白接口的基本协议，也就是接">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp">
<meta property="article:published_time" content="2021-11-25T11:14:21.000Z">
<meta property="article:modified_time" content="2022-05-02T14:22:40.998Z">
<meta property="article:author" content="MengGuodong">
<meta property="article:tag" content="sv_labs">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2021/11/25/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab1(System%20Verilog)/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  noticeOutdate: {"limitDay":1000,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":false,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":150,"languages":{"author":"作者: MengGuodong","link":"链接: ","source":"来源: GuoDong の Blog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#2d3035","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'sv_labs学习笔记——sv_lab1(System Verilog)',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-05-02 22:22:40'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.1.0"><link rel="alternate" href="/atom.xml" title="GuoDong の Blog" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">16</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">7</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">GuoDong の Blog</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">sv_labs学习笔记——sv_lab1(System Verilog)</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2021-11-25T11:14:21.000Z" title="发表于 2021-11-25 19:14:21">2021-11-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-05-02T14:22:40.998Z" title="更新于 2022-05-02 22:22:40">2022-05-02</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/System-Verilog-labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">System Verilog labs学习笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">1.6k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>6分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="sv_labs学习笔记——sv_lab1(System Verilog)"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="概述"><a href="#概述" class="headerlink" title="概述"></a>概述</h1><p>首先明确实验的DUT(Design Under Test)的大致功能，然后我们再进一步进行下面的实验内容。如下图是DUT的一个基本的示意图。带仿真的是一个router(路由器)，接口相关的信息图下所示。通过发送激励来观察输出是否与预期保持一致。看起来接口命名还是很清楚的，后续有需要再对DUT进行进一步的解释（因为验证我们并不一定要非常清楚这个模块的功能，但是我们需要明白接口的基本协议，也就是接口的时序，我们会在后续有关lab中给出时序图）。基本功能就是将任意一个输入口的数据送到任意一路的输出。对于该笔记,则重点放在对于相关学习过程中的容易疏漏的知识点以及相关的延申。 <img alt="在这里插入图片描述" src="https://img-blog.csdnimg.cn/fc43fc70e96445a6a782a24bb7568458.png"/></p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">//router的接口信息</span><br><span class="line">module router(</span><br><span class="line">	reset_n, clock, frame_n, valid_n, din, dout, busy_n, valido_n, frameo_n);</span><br><span class="line">input reset_n, clock;</span><br><span class="line">input [15:0] din, frame_n, valid_n;</span><br><span class="line">output [15:0] dout, valido_n, busy_n, frameo_n;</span><br></pre></td></tr></table></figure>

<p>本系类所有的测试都是如下图所示的实现逻辑。 <img src="https://img-blog.csdnimg.cn/a4446deae434465b8cb92b7672629e15.png" alt="&lt;br/&gt; 因此对于测试环境的修改只需要修改测试环境即可。"></p>
<hr>
<h1 id="lab1"><a href="#lab1" class="headerlink" title="lab1"></a>lab1</h1><h2 id="功能简述"><a href="#功能简述" class="headerlink" title="功能简述"></a>功能简述</h2><p>该部分的lab就是搭建一个简单的环境，对于DUT进行一次复位操作。编写了三个.sv文件，其中有接口，测试程序以及顶层测试文件。router_test_top作为测试顶层，例化了待测试模块，接口模块，测试模块。 这里展示我们该lab需要去实现的内容以及框图。 <img src="https://img-blog.csdnimg.cn/5de057ad0a3a4a6f8e45f77907ba5300.png" alt="&lt;br/&gt; 我们知道，实现一个sv的测试平台，简单来讲需要产生激励，然后发送激励到接口，接口连接DUT与测试平台，最后在收集数据进行比较。我们这里第一步完成接口(router_io.sv)的创建，一个简单的测试程序(test.sv)的编写，以及测试环境顶层(router_test_top.sv)的搭建。该测试程序完成了对待测试模块的复位。"></p>
<h2 id="代码分析"><a href="#代码分析" class="headerlink" title="代码分析"></a>代码分析</h2><h3 id="仿真精度"><a href="#仿真精度" class="headerlink" title="仿真精度"></a>仿真精度</h3><p>&#96;&#96;timescale 1ns&#x2F;100ps&#96; 仿真时间单位&#x2F;时间精度。这个可以理解为尺子。尺子可以量的最小的1cm，但是精度是1mm。</p>
<h3 id="理解repeat-15-rtr-io-cb"><a href="#理解repeat-15-rtr-io-cb" class="headerlink" title="理解repeat(15) @(rtr_io.cb);"></a>理解repeat(15) @(rtr_io.cb);</h3><p>首先是概念的理解。这里给出一个实例</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">clocking dram @(posedge phi1);</span><br><span class="line">inout data;</span><br><span class="line">output negedge #1 address;</span><br><span class="line">endclocking</span><br></pre></td></tr></table></figure>

<p>时钟的上升沿表示为 <code>@(dram); 等于 @(posedge phi1)</code> 测试平台可以使用@rtr_io.cb来等待时钟，而省略了时钟的边沿。这里其实可以理解@rtr_io.cb的作用为向前推进仿真时间到一个时钟的上升沿。 我们可以进行下面几个测试实例来理解该功能。这里的<strong>系统时钟周期为100ns，时间单位为1ns，时钟无shew，默认时钟起始电平为低</strong> 测试程序首先修改为如下，先将仿真时间向前推进五个时钟周期,然后对相关变量进行赋值，注意这里的赋值方式。对于异步，进行阻塞赋值，同步的信号，或者是想要进行同步的信号，使用非阻塞赋值。 文件<strong>test.sv</strong>如下</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">/`timescale 1ns/100ps</span><br><span class="line">program automatic test(router_io.TB rtr_io);</span><br><span class="line">  initial begin</span><br><span class="line">    //$vcdpluson; //don&#x27;t need in questasim enviroment</span><br><span class="line">	reset();</span><br><span class="line">  end</span><br><span class="line">task reset();</span><br><span class="line">  repeat(5) @(rtr_io.cb);</span><br><span class="line">  rtr_io.reset_n = 1&#x27;b0;</span><br><span class="line">  rtr_io.cb.frame_n &amp;lt;= &#x27;1;</span><br><span class="line">  rtr_io.cb.valid_n &amp;lt;= &#x27;1;</span><br><span class="line">  #95 rtr_io.cb.reset_n &amp;lt;= 1&#x27;b1;</span><br><span class="line">  repeat(5) @(rtr_io.cb);//将仿真时间向前推进一个时钟上升沿。这里重复十次</span><br><span class="line">endtask: reset</span><br><span class="line">endprogram: test</span><br></pre></td></tr></table></figure>

<p><img src="https://img-blog.csdnimg.cn/a5f8a6e80444446a9f9f8e9b24b8e54d.png" alt="&lt;br/&gt; 分析波形来看，首先时钟推进了5个上升沿。这之前所有接口的变量均为X态。信号都是logic类型，它是4值变量，初始态为x。当第五个上升沿到来之后，开始对信号进行赋值。执行`rtr_io.reset_n = 1&#39;b0;`由于恰好是上沿，执行`rtr_io.cb.frame_n &lt;= &#39;1;rtr_io.cb.valid_n &lt;= &#39;1;`然后延时45ns，由于这时不是上升沿，不会执行赋值，然后仿真再向前推进5个时钟周期，在第一个上升沿对reset_n进行拉高操作。一共有十个上升沿。&lt;br/&gt; 接下来将赋值延时时间修改为105ns&lt;br/&gt; 得到的仿真图如下&lt;br/&gt; &lt;img alt=&quot;在这里插入图片描述&quot; src=&quot;https://img-blog.csdnimg.cn/e1ec68f42b0c44c7b18f07cf60f862b3.png&quot;&gt;&lt;br/&gt; 可以看到，reset_n如我们所预期的，并没有在第六个上升沿拉高，而是在第七个，这时候一共有11个上升沿。&lt;br/&gt; 据此可以得到，在仿真进行的时候，`@(rtr_io.cb)`用来推进仿真的时间，推进方式为上升沿推进。若是在次期间有信号需要在边沿操作，则会等待，在上升沿进行执行。&lt;br/&gt; 注意将顶层代码时钟的初始电平改变，可能得到的波形会不同。"></img></p>
<h3 id="理解-timeformat"><a href="#理解-timeformat" class="headerlink" title="理解$timeformat"></a>理解$timeformat</h3><p><code>$timeformat(-9, 1, “ns”, 10);</code>timeformat的语法如下：</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">$timeformat(units_number, precision_number, suffix_string, minimum_field_wdith);</span><br></pre></td></tr></table></figure>

<figure class="highlight c"><table><tr><td class="code"><pre><span class="line">$timeformat不会更改`timescale设置的的时间单位与精度，它只是更改了$write、$display、$strobe、$monitor、$fwrite、$fdisplay、$fstrobe、$fmonitor等任务在%t格式下显示时间的方式。</span><br></pre></td></tr></table></figure>

<h3 id="理解Input-and-output-skews"><a href="#理解Input-and-output-skews" class="headerlink" title="理解Input and output skews"></a>理解Input and output skews</h3><p>lab1中添加了输入输出延时<code>default input #1ns output #1ns;</code> <img src="https://img-blog.csdnimg.cn/71f0e76144c04950902da22b931c53c6.png" alt="&lt;br/&gt; 根据[博文 IC验证培训——实战SV验证学习（lab1）](https://blog.csdn.net/liubin1222/article/details/81169314)，路桑 的解释为"></p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">input  #1ns 指的是采样时间相对时钟上升沿提前1ns，但不在波形上显示。用来模拟真实电路中的建立时间。  </span><br><span class="line">output #1ns指的是驱动时间相对时钟上升沿推后1ns，会在波形上显示出来。用来模拟真实电路中的传播延时。</span><br></pre></td></tr></table></figure>

<p>在添加后执行<code>sim.do</code>文件，我们发现<code>reset_n</code>相对时钟上升沿推后1ns，得到的仿真图如下 <img alt="在这里插入图片描述" src="https://img-blog.csdnimg.cn/05256553d0d540a2b697810c18b7571f.png"/></p>
<h3 id="代码"><a href="#代码" class="headerlink" title="代码"></a>代码</h3><p>给出顶层代码</p>
<p>文件<strong>router_test_top.sv</strong></p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line">module router_test_top;</span><br><span class="line">  parameter simulation_cycle = <span class="number">100</span>;</span><br><span class="line">  bit SystemClock; </span><br><span class="line">  router_io <span class="title function_">top_io</span><span class="params">(SystemClock)</span>;</span><br><span class="line">  test <span class="title function_">t</span><span class="params">(top_io)</span>;</span><br><span class="line">  router <span class="title function_">dut</span><span class="params">(</span></span><br><span class="line"><span class="params">    .reset_n	(top_io.reset_n),</span></span><br><span class="line"><span class="params">    .clock		(top_io.clock),</span></span><br><span class="line"><span class="params">    .din		(top_io.din),</span></span><br><span class="line"><span class="params">    .frame_n	(top_io.frame_n),</span></span><br><span class="line"><span class="params">    .valid_n	(top_io.valid_n),</span></span><br><span class="line"><span class="params">    .dout		(top_io.dout),</span></span><br><span class="line"><span class="params">    .valido_n	(top_io.valido_n),</span></span><br><span class="line"><span class="params">    .busy_n		(top_io.busy_n),</span></span><br><span class="line"><span class="params">    .frameo_n	(top_io.frameo_n)</span></span><br><span class="line"><span class="params">  )</span>;</span><br><span class="line">  initial begin</span><br><span class="line">	$timeformat(<span class="number">-9</span>, <span class="number">1</span>, <span class="string">&quot;ns&quot;</span>, <span class="number">10</span>);</span><br><span class="line">    SystemClock = <span class="number">0</span>;</span><br><span class="line">    forever begin</span><br><span class="line">      #(simulation_cycle/<span class="number">2</span>)</span><br><span class="line">        SystemClock = ~SystemClock;</span><br><span class="line">    end</span><br><span class="line">  end</span><br></pre></td></tr></table></figure>

<p>给出接口部分代码</p>
<p>文件<strong>router_io.sv</strong></p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">`timescale 1ns/100ps</span><br><span class="line">interface router_io(input bit clock);</span><br><span class="line">  logic		reset_n;</span><br><span class="line">  logic [15:0]	din;</span><br><span class="line">  logic [15:0]	frame_n;</span><br><span class="line">  logic [15:0]	valid_n;</span><br><span class="line">  logic [15:0]	dout;</span><br><span class="line">  logic [15:0]	valido_n;</span><br><span class="line">  logic [15:0]	busy_n;</span><br><span class="line">  logic [15:0]	frameo_n;</span><br><span class="line">  clocking cb @(posedge clock);</span><br><span class="line">	default input #1ns output #1ns;</span><br><span class="line">    output reset_n;</span><br><span class="line">	output din;</span><br><span class="line">	output frame_n;</span><br><span class="line">	output valid_n;</span><br><span class="line">	input  dout;</span><br><span class="line">	input  valido_n;</span><br><span class="line">	input  frameo_n;</span><br><span class="line">	input  busy_n;</span><br><span class="line">  endclocking: cb</span><br><span class="line">  modport TB(clocking cb, output reset_n);</span><br><span class="line">endinterface: router_io</span><br></pre></td></tr></table></figure>

<p><strong>test.sv</strong>文件测试代码test.sv</p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line">/`timescale <span class="number">1</span>ns/<span class="number">100</span>ps</span><br><span class="line">program automatic <span class="title function_">test</span><span class="params">(router_io.TB rtr_io)</span>;</span><br><span class="line">  initial begin</span><br><span class="line">    <span class="comment">//$vcdpluson; //don&#x27;t need in questasim enviroment</span></span><br><span class="line">	reset();</span><br><span class="line">  end</span><br><span class="line">task <span class="title function_">reset</span><span class="params">()</span>;</span><br><span class="line">  repeat(<span class="number">5</span>) @(rtr_io.cb);</span><br><span class="line">  rtr_io.reset_n = <span class="number">1&#x27;b</span>0;</span><br><span class="line">  rtr_io.cb.frame_n &amp;lt;= <span class="string">&#x27;1;</span></span><br><span class="line"><span class="string">  rtr_io.cb.valid_n &amp;lt;= &#x27;</span><span class="number">1</span>;</span><br><span class="line">  #<span class="number">95</span> rtr_io.cb.reset_n &amp;lt;= <span class="number">1&#x27;b</span>1;</span><br><span class="line">  repeat(<span class="number">5</span>) @(rtr_io.cb);<span class="comment">//将仿真时间向前推进一个时钟上升沿。这里重复十次</span></span><br><span class="line">endtask: reset</span><br><span class="line">endprogram: test</span><br></pre></td></tr></table></figure>

<h2 id="编译仿真注意事项"><a href="#编译仿真注意事项" class="headerlink" title="编译仿真注意事项"></a>编译仿真注意事项</h2><h3 id="do文件的书写"><a href="#do文件的书写" class="headerlink" title=".do文件的书写"></a>.do文件的书写</h3><p>使用.do文件可以批量执行命令。使得我们在修改了代码之后，不需要再使用鼠标点击的方式重新编译，仿真，添加信号等操作。 使用是将需要仿真的文件.v，.sv放在当前工程目录下即可。将其保存为<code>sim.do</code>，执行是使用命令<code>do sim.do</code> 即可省去繁琐的鼠标点击</p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line"><span class="built_in">set</span> rtl *.v </span><br><span class="line"><span class="built_in">set</span> svtb *.sv</span><br><span class="line"><span class="built_in">set</span> testbench_name router_test_top</span><br><span class="line"><span class="built_in">set</span> sim_time <span class="number">2000</span>ns</span><br><span class="line"><span class="meta">#quietly set m_width 1920</span></span><br><span class="line"><span class="meta">#quietly set m_height 1080</span></span><br><span class="line"><span class="meta">#quietly set m_width 2560</span></span><br><span class="line"><span class="meta">#quietly set m_height 1660</span></span><br><span class="line"></span><br><span class="line">vlib work</span><br><span class="line">vmap work work</span><br><span class="line">vlog $rtl</span><br><span class="line">vlog $svtb</span><br><span class="line">vsim -t ns -novopt +notimingchecks work.$testbench_name</span><br><span class="line">add wave sim:/router_test_top/top_io<span class="comment">/*</span></span><br><span class="line"><span class="comment">run $sim_time</span></span><br><span class="line"><span class="comment">#view -undock wave -x 0 -y 0 -width $m_width -height $m_height</span></span><br></pre></td></tr></table></figure>

<h3 id="添加时间精度"><a href="#添加时间精度" class="headerlink" title="添加时间精度"></a>添加时间精度</h3><p>需要加上时间精度，在test.sv以及router_io.sv文件内。否则questasim会报出如下的问题。</p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line"># ** Error (suppressible): (vsim<span class="number">-3009</span>) [TSCALE] - Module <span class="string">&#x27;test&#x27;</span> does not have a timeunit/timeprecision specification in effect, but other modules <span class="keyword">do</span>.</span><br><span class="line">#Time: <span class="number">0</span> ns  Iteration: <span class="number">0</span>  Instance: /router_test_top/t File: test.sv</span><br><span class="line"># ** Error (suppressible): (vsim<span class="number">-3009</span>) [TSCALE] - Module <span class="string">&#x27;router_io&#x27;</span> does not have a timeunit/timeprecision specification in effect, but other modules <span class="keyword">do</span>.</span><br><span class="line">#Time: <span class="number">0</span> ns  Iteration: <span class="number">0</span>  Instance: /router_test_top/top_io File: router_io.sv</span><br></pre></td></tr></table></figure>

<h3 id="dve编译的时候遇见的问题"><a href="#dve编译的时候遇见的问题" class="headerlink" title="dve编译的时候遇见的问题"></a>dve编译的时候遇见的问题</h3><p>在直接<code>make test</code>时候，dve报错如下：</p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line">Error-[VCS_COM_UNE] Cannot find VCS compiler</span><br><span class="line">  VCS compiler not found. Environment variable <span class="title function_">VCS_HOME</span> </span><br><span class="line">  <span class="params">(/opt/Synopsys/VCS2018/vcs/O<span class="number">-2018.09</span>-SP2/linux)</span> is selecting a directory in </span><br><span class="line">  which there isn&#x27;t a compiler </span><br><span class="line">  &#x27;/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux/bin/vcs1&#x27; <span class="keyword">for</span> a machine of </span><br><span class="line">  this type &#x27;linux&#x27;.</span><br><span class="line">  Please check whether &#x27;VCS_HOME&#x27; is incorrect; <span class="keyword">if</span> not, see below.</span><br><span class="line"> Perhaps vcs hasn<span class="number">&#x27;</span>t been installed <span class="keyword">for</span> machine of type <span class="string">&quot;linux&quot;</span>.</span><br><span class="line"> Or the installation has been damaged.</span><br></pre></td></tr></table></figure>

<p>使用安装的时候是64位，需要在命令行加上<code>-full64</code>才可以</p>
<figure class="highlight c"><table><tr><td class="code"><pre><span class="line">compile: </span><br><span class="line">	vcs -l vcs.<span class="built_in">log</span> -sverilog -full64 -debug_all $(SVTB) $(RTL)</span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">MengGuodong</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2021/11/25/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab1(System%20Verilog)/">http://example.com/2021/11/25/sv_labs/sv_labs学习笔记——sv_lab1(System Verilog)/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">GuoDong の Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/sv-labs/">sv_labs</a></div><div class="post_share"><div class="social-share" data-image="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp" data-sites="wechat,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/gh/overtrue/share.js@master/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-full"><a href="/2021/11/25/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%20%E4%B8%93%E6%A0%8F%E8%AF%B4%E6%98%8E&amp;%E5%8D%9A%E6%96%87%E7%9B%AE%E5%BD%95/"><img class="prev-cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-706656.webp" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">sv_labs学习笔记--专栏说明&amp;博文目录</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2021/11/25/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%20%E4%B8%93%E6%A0%8F%E8%AF%B4%E6%98%8E&%E5%8D%9A%E6%96%87%E7%9B%AE%E5%BD%95/" title="sv_labs学习笔记--专栏说明&amp;博文目录"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-706656.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-11-25</div><div class="title">sv_labs学习笔记--专栏说明&amp;博文目录</div></div></a></div><div><a href="/2021/11/26/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab2(System%20Verilog)/" title="sv_labs学习笔记——sv_lab2(System Verilog)"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-706656.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-11-26</div><div class="title">sv_labs学习笔记——sv_lab2(System Verilog)</div></div></a></div><div><a href="/2021/12/01/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab3(System%20Verilog)/" title="sv_labs学习笔记——sv_lab3(System Verilog)"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumb-1920-1187119.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-12-01</div><div class="title">sv_labs学习笔记——sv_lab3(System Verilog)</div></div></a></div><div><a href="/2021/12/04/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab4(System%20Verilog)/" title="sv_labs学习笔记——sv_lab4(System Verilog)"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/src=http___p9.itc.cn_q_70_images01_20210511_2fd4e6fe8e3c400bb9284a19c7cdc219.jpeg&refer=http___p9.itc.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-12-04</div><div class="title">sv_labs学习笔记——sv_lab4(System Verilog)</div></div></a></div><div><a href="/2022/01/07/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab5_%E4%B8%8A(System%20Verilog)/" title="sv_labs学习笔记——sv_lab5_上(System Verilog）"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-706656.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-07</div><div class="title">sv_labs学习笔记——sv_lab5_上(System Verilog）</div></div></a></div><div><a href="/2022/01/07/sv_labs/sv_labs%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0%E2%80%94%E2%80%94sv_lab5_%E4%B8%8B(System%20Verilog)/" title="sv_labs学习笔记——sv_lab5_下(System Verilog)"><img class="cover" src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-07</div><div class="title">sv_labs学习笔记——sv_lab5_下(System Verilog)</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">MengGuodong</div><div class="author-info__description">保持敬畏，保持谦卑~</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">16</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">7</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/tyxiumud" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:823300630@qq.com" target="_blank" title="Email"><i class="fas fa-envelope-open-text"></i></a><a class="social-icon" href="https://blog.csdn.net/qq_41467882" target="_blank" title="CSDN"><i class="fa fa-bolt"></i></a><a class="social-icon" href="https://qm.qq.com/cgi-bin/qm/qr?k=pJBgAYOxtTGu3g3asjnMkMm34NFZE0LQ&amp;jump_from=webapi" target="_blank" title="QQ群"><i class="fa fa-users"></i></a><a class="social-icon" href="/atom.xml" target="_blank" title="RSS链接"><i class="fa fa-rss"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%A6%82%E8%BF%B0"><span class="toc-text">概述</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#lab1"><span class="toc-text">lab1</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E7%AE%80%E8%BF%B0"><span class="toc-text">功能简述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E5%88%86%E6%9E%90"><span class="toc-text">代码分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%B2%BE%E5%BA%A6"><span class="toc-text">仿真精度</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%90%86%E8%A7%A3repeat-15-rtr-io-cb"><span class="toc-text">理解repeat(15) @(rtr_io.cb);</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%90%86%E8%A7%A3-timeformat"><span class="toc-text">理解$timeformat</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%90%86%E8%A7%A3Input-and-output-skews"><span class="toc-text">理解Input and output skews</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81"><span class="toc-text">代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BC%96%E8%AF%91%E4%BB%BF%E7%9C%9F%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="toc-text">编译仿真注意事项</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#do%E6%96%87%E4%BB%B6%E7%9A%84%E4%B9%A6%E5%86%99"><span class="toc-text">.do文件的书写</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B7%BB%E5%8A%A0%E6%97%B6%E9%97%B4%E7%B2%BE%E5%BA%A6"><span class="toc-text">添加时间精度</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#dve%E7%BC%96%E8%AF%91%E7%9A%84%E6%97%B6%E5%80%99%E9%81%87%E8%A7%81%E7%9A%84%E9%97%AE%E9%A2%98"><span class="toc-text">dve编译的时候遇见的问题</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/05/06/dc/DC%E7%BB%BC%E5%90%88%E5%BA%93%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="基础知识之——标准单元库"><img src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumb-1920-1187119.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="基础知识之——标准单元库"/></a><div class="content"><a class="title" href="/2022/05/06/dc/DC%E7%BB%BC%E5%90%88%E5%BA%93%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="基础知识之——标准单元库">基础知识之——标准单元库</a><time datetime="2022-05-06T03:44:12.000Z" title="发表于 2022-05-06 11:44:12">2022-05-06</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/05/06/hello-world/" title="Hello World"><img src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Hello World"/></a><div class="content"><a class="title" href="/2022/05/06/hello-world/" title="Hello World">Hello World</a><time datetime="2022-05-05T16:36:28.725Z" title="发表于 2022-05-06 00:36:28">2022-05-06</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/05/02/hexo/%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E5%8D%9A%E5%AE%A2/" title="为什么要搭建个人博客"><img src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/src=http___p9.itc.cn_q_70_images01_20210511_2fd4e6fe8e3c400bb9284a19c7cdc219.jpeg&amp;refer=http___p9.itc.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="为什么要搭建个人博客"/></a><div class="content"><a class="title" href="/2022/05/02/hexo/%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E5%8D%9A%E5%AE%A2/" title="为什么要搭建个人博客">为什么要搭建个人博客</a><time datetime="2022-05-02T15:53:46.000Z" title="发表于 2022-05-02 23:53:46">2022-05-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/05/02/hexo/hexo-github-ayer%E6%90%AD%E5%BB%BA%E5%8D%9A%E5%AE%A2%E6%80%BB%E7%BB%93/" title="hexo-github-ayer搭建博客总结"><img src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/thumbbig-242155.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="hexo-github-ayer搭建博客总结"/></a><div class="content"><a class="title" href="/2022/05/02/hexo/hexo-github-ayer%E6%90%AD%E5%BB%BA%E5%8D%9A%E5%AE%A2%E6%80%BB%E7%BB%93/" title="hexo-github-ayer搭建博客总结">hexo-github-ayer搭建博客总结</a><time datetime="2022-05-02T15:33:51.000Z" title="发表于 2022-05-02 23:33:51">2022-05-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/05/02/hexo/hexo%E5%8D%9A%E6%96%87%E5%86%99%E4%BD%9C%E2%80%94%E2%80%94%E6%96%87%E7%AB%A0%E5%A4%B4%E7%9A%84%E9%85%8D%E7%BD%AE%E5%9F%BA%E7%A1%80/" title="hexo博文写作——文章头的基本配置"><img src="https://cdn.jsdelivr.net/gh/tyxiumud/blog.img/src=http___p9.itc.cn_q_70_images01_20210511_2fd4e6fe8e3c400bb9284a19c7cdc219.jpeg&amp;refer=http___p9.itc.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="hexo博文写作——文章头的基本配置"/></a><div class="content"><a class="title" href="/2022/05/02/hexo/hexo%E5%8D%9A%E6%96%87%E5%86%99%E4%BD%9C%E2%80%94%E2%80%94%E6%96%87%E7%AB%A0%E5%A4%B4%E7%9A%84%E9%85%8D%E7%BD%AE%E5%9F%BA%E7%A1%80/" title="hexo博文写作——文章头的基本配置">hexo博文写作——文章头的基本配置</a><time datetime="2022-05-02T03:44:12.000Z" title="发表于 2022-05-02 11:44:12">2022-05-02</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 By MengGuodong</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"></div><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/click-show-text.min.js" data-mobile="true" data-text="富强,民主,文明,和谐,平等,公正,法治,爱国,敬业,诚信,友善" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>