sv xil_defaultlib --include "/home/linux/work/03.install_path/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../../src/bd/system/ipshared/fc4b/hdl" --include "../../../../../src/bd/system/ipshared/8713/hdl" --include "../../../../../src/bd/system/ipshared/4e49" --include "../../../../../src/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../../src/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../../src/bd/system/ipshared/ec67/hdl" --include "../../../../../src/bd/system/ipshared/5765/hdl" \
"../../../bd/system/ipshared/a485/hdl/PWM_AXI.sv" \
"../../../bd/system/ipshared/a485/hdl/PWM_v2_0.sv" \
"../../../bd/system/ip/system_PWM_RGB_0/sim/system_PWM_RGB_0.sv" \

verilog xil_defaultlib --include "/home/linux/work/03.install_path/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../../src/bd/system/ipshared/fc4b/hdl" --include "../../../../../src/bd/system/ipshared/8713/hdl" --include "../../../../../src/bd/system/ipshared/4e49" --include "../../../../../src/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../../src/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../../src/bd/system/ipshared/ec67/hdl" --include "../../../../../src/bd/system/ipshared/5765/hdl" \
"../../../../../src/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdata_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tuser_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tstrb_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tkeep_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tid_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdest_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tlast_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/top_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/sim/system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/sim/system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_xbar_2/sim/system_xbar_2.v" \
"../../../bd/system/ip/system_xbar_3/sim/system_xbar_3.v" \
"../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
"../../../bd/system/ip/system_s01_regslice_0/sim/system_s01_regslice_0.v" \
"../../../bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
