Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 14:50:25 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  105 |     0 |     47232 |  0.22 |
|   LUT as Logic          |  105 |     0 |     47232 |  0.22 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |  155 |     0 |     94464 |  0.16 |
|   Register as Flip Flop |  155 |     0 |     94464 |  0.16 |
|   Register as Latch     |    0 |     0 |     94464 |  0.00 |
| CARRY8                  |   10 |     0 |      8820 |  0.11 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 96    |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 51    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   35 |     0 |      8820 |  0.40 |
|   CLBL                                     |   22 |     0 |           |       |
|   CLBM                                     |   13 |     0 |           |       |
| LUT as Logic                               |  105 |     0 |     47232 |  0.22 |
|   using O5 output only                     |    5 |       |           |       |
|   using O6 output only                     |   63 |       |           |       |
|   using O5 and O6                          |   37 |       |           |       |
| LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  155 |     0 |     94464 |  0.16 |
|   Register driven from within the CLB      |  109 |       |           |       |
|   Register driven from outside the CLB     |   46 |       |           |       |
|     LUT in front of the register is unused |   42 |       |           |       |
|     LUT in front of the register is used   |    4 |       |           |       |
| Unique Control Sets                        |   10 |       |     17640 |  0.06 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       150 |  0.33 |
|   RAMB36/FIFO*    |    0 |     0 |       150 |  0.00 |
|   RAMB18          |    1 |     0 |       300 |  0.33 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   30 |    30 |       252 | 11.90 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |   16 |    16 |        48 | 33.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   15 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   14 |    14 |        48 | 29.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDCE       |   96 |            Register |
| FDRE       |   51 |            Register |
| LUT6       |   40 |                 CLB |
| OBUF       |   29 |                 I/O |
| LUT5       |   25 |                 CLB |
| LUT2       |   24 |                 CLB |
| LUT4       |   23 |                 CLB |
| LUT3       |   22 |                 CLB |
| CARRY8     |   10 |                 CLB |
| LUT1       |    8 |                 CLB |
| FDSE       |    8 |            Register |
| BUFGCE     |    3 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| MMCME4_ADV |    1 |               Clock |
| INBUF      |    1 |                 I/O |
| IBUFCTRL   |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| video_pll |    1 |
| osd_rom   |    1 |
+-----------+------+


