digraph "CFG for '_Z47convertKinectDisparityToRegularDisparity_kernelPfiPKfiii' function" {
	label="CFG for '_Z47convertKinectDisparityToRegularDisparity_kernelPfiPKfiii' function";

	Node0x5458710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %15, %4\l  %25 = icmp slt i32 %23, %5\l  %26 = and i1 %24, %25\l  br i1 %26, label %27, label %45\l|{<s0>T|<s1>F}}"];
	Node0x5458710:s0 -> Node0x545c120;
	Node0x5458710:s1 -> Node0x545c1b0;
	Node0x545c120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = bitcast float addrspace(1)* %2 to i8 addrspace(1)*\l  %29 = mul nsw i32 %23, %3\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds i8, i8 addrspace(1)* %28, i64 %30\l  %32 = bitcast i8 addrspace(1)* %31 to float addrspace(1)*\l  %33 = sext i32 %15 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %32, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fcmp contract oeq float %35, 0.000000e+00\l  %37 = fneg contract float %35\l  %38 = select contract i1 %36, float 0x7FF8000000000000, float %37\l  %39 = bitcast float addrspace(1)* %0 to i8 addrspace(1)*\l  %40 = mul nsw i32 %23, %1\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %39, i64 %41\l  %43 = bitcast i8 addrspace(1)* %42 to float addrspace(1)*\l  %44 = getelementptr inbounds float, float addrspace(1)* %43, i64 %33\l  store float %38, float addrspace(1)* %44, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x545c120 -> Node0x545c1b0;
	Node0x545c1b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
