Running: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/SHUBHAM JAIN/Documents/proj/proj/sadcompleteripplecarypro_isim_beh.exe -prj C:/Users/SHUBHAM JAIN/Documents/proj/proj/sadcompleteripplecarypro_beh.prj work.sadcompleteripplecarypro 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/SHUBHAM JAIN/Documents/proj/proj/a.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 90948 KB
Fuse CPU Usage: 515 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture rtl of entity ripple_carry8 [ripple_carry8_default]
Compiling architecture behavioral of entity bit_fa [bit_fa_default]
Compiling architecture rtl of entity fulladder [fulladder_default]
Compiling architecture rtl of entity halfadder [halfadder_default]
Compiling architecture rtl of entity ripple_carry [ripple_carry_default]
Compiling architecture behavioral of entity reduce8 [reduce8_default]
Compiling architecture rtl of entity ripple_carry12 [ripple_carry12_default]
Compiling architecture behavioral of entity reducelayer16from8 [reducelayer16from8_default]
Compiling architecture behavioral of entity sadcompleteripplecarypro
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
