Using directory : ./test/t1
Compiling sources
RUNNING TEST FROM ./test/t1
Using directory : ./test/t2
Compiling sources
RUNNING TEST FROM ./test/t2
Using directory : ./test/t3
Compiling sources
RUNNING TEST FROM ./test/t3
Passed
Running yosys to synthesize cpu.
Ensure that 'synth.ys' lists all the modules needed for the synthesis,
and that the top module is called 'cpu'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: cpu.v
Parsing Verilog input from `cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: regfile.v
Parsing Verilog input from `regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

3. Executing SYNTH_XILINX pass.

3.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC32E'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64M'.
Replacing existing blackbox module `\RAM64X1D' at /usr/bin/../share/yosys/xilinx/cells_xtra.v:3741.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\XADC'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/brams_bb.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/brams_bb.v' to AST representation.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

3.4. Executing HIERARCHY pass (managing design hierarchy).

3.4.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \regfile

3.4.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \regfile
Removed 0 unused modules.

3.5. Executing SYNTH pass.

3.5.1. Executing PROC pass (convert processes to netlists).

3.5.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.5.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$regfile.v:35$180 in module regfile.
Removed 3 dead cases from process $proc$cpu.v:375$46 in module cpu.
Marked 12 switch rules as full_case in process $proc$cpu.v:375$46 in module cpu.
Marked 3 switch rules as full_case in process $proc$cpu.v:316$35 in module cpu.
Removed 1 dead cases from process $proc$cpu.v:261$25 in module cpu.
Marked 2 switch rules as full_case in process $proc$cpu.v:261$25 in module cpu.
Removed 2 dead cases from process $proc$cpu.v:86$9 in module cpu.
Marked 4 switch rules as full_case in process $proc$cpu.v:86$9 in module cpu.
Marked 3 switch rules as full_case in process $proc$cpu.v:57$1 in module cpu.
Removed a total of 6 dead cases.

3.5.1.3. Executing PROC_INIT pass (extract init attributes).

3.5.1.4. Executing PROC_ARST pass (detect async resets in processes).

3.5.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regfile.$proc$regfile.v:14$354'.
     1/65: $0\index[31:0]
     2/65: $0$memwr$\registerbank$regfile.v:17$142_DATA[31:0]$418
     3/65: $0$memwr$\registerbank$regfile.v:17$142_ADDR[31:0]$417
     4/65: $0$memwr$\registerbank$regfile.v:17$141_DATA[31:0]$416
     5/65: $0$memwr$\registerbank$regfile.v:17$141_ADDR[31:0]$415
     6/65: $0$memwr$\registerbank$regfile.v:17$140_DATA[31:0]$414
     7/65: $0$memwr$\registerbank$regfile.v:17$140_ADDR[31:0]$413
     8/65: $0$memwr$\registerbank$regfile.v:17$139_DATA[31:0]$412
     9/65: $0$memwr$\registerbank$regfile.v:17$139_ADDR[31:0]$411
    10/65: $0$memwr$\registerbank$regfile.v:17$138_DATA[31:0]$410
    11/65: $0$memwr$\registerbank$regfile.v:17$138_ADDR[31:0]$409
    12/65: $0$memwr$\registerbank$regfile.v:17$137_DATA[31:0]$408
    13/65: $0$memwr$\registerbank$regfile.v:17$137_ADDR[31:0]$407
    14/65: $0$memwr$\registerbank$regfile.v:17$136_DATA[31:0]$406
    15/65: $0$memwr$\registerbank$regfile.v:17$136_ADDR[31:0]$405
    16/65: $0$memwr$\registerbank$regfile.v:17$135_DATA[31:0]$404
    17/65: $0$memwr$\registerbank$regfile.v:17$135_ADDR[31:0]$403
    18/65: $0$memwr$\registerbank$regfile.v:17$134_DATA[31:0]$402
    19/65: $0$memwr$\registerbank$regfile.v:17$134_ADDR[31:0]$401
    20/65: $0$memwr$\registerbank$regfile.v:17$133_DATA[31:0]$400
    21/65: $0$memwr$\registerbank$regfile.v:17$133_ADDR[31:0]$399
    22/65: $0$memwr$\registerbank$regfile.v:17$132_DATA[31:0]$398
    23/65: $0$memwr$\registerbank$regfile.v:17$132_ADDR[31:0]$397
    24/65: $0$memwr$\registerbank$regfile.v:17$131_DATA[31:0]$396
    25/65: $0$memwr$\registerbank$regfile.v:17$131_ADDR[31:0]$395
    26/65: $0$memwr$\registerbank$regfile.v:17$130_DATA[31:0]$394
    27/65: $0$memwr$\registerbank$regfile.v:17$130_ADDR[31:0]$393
    28/65: $0$memwr$\registerbank$regfile.v:17$129_DATA[31:0]$392
    29/65: $0$memwr$\registerbank$regfile.v:17$129_ADDR[31:0]$391
    30/65: $0$memwr$\registerbank$regfile.v:17$128_DATA[31:0]$390
    31/65: $0$memwr$\registerbank$regfile.v:17$128_ADDR[31:0]$389
    32/65: $0$memwr$\registerbank$regfile.v:17$127_DATA[31:0]$388
    33/65: $0$memwr$\registerbank$regfile.v:17$127_ADDR[31:0]$387
    34/65: $0$memwr$\registerbank$regfile.v:17$126_DATA[31:0]$386
    35/65: $0$memwr$\registerbank$regfile.v:17$126_ADDR[31:0]$385
    36/65: $0$memwr$\registerbank$regfile.v:17$125_DATA[31:0]$384
    37/65: $0$memwr$\registerbank$regfile.v:17$125_ADDR[31:0]$383
    38/65: $0$memwr$\registerbank$regfile.v:17$124_DATA[31:0]$382
    39/65: $0$memwr$\registerbank$regfile.v:17$124_ADDR[31:0]$381
    40/65: $0$memwr$\registerbank$regfile.v:17$123_DATA[31:0]$380
    41/65: $0$memwr$\registerbank$regfile.v:17$123_ADDR[31:0]$379
    42/65: $0$memwr$\registerbank$regfile.v:17$122_DATA[31:0]$378
    43/65: $0$memwr$\registerbank$regfile.v:17$122_ADDR[31:0]$377
    44/65: $0$memwr$\registerbank$regfile.v:17$121_DATA[31:0]$376
    45/65: $0$memwr$\registerbank$regfile.v:17$121_ADDR[31:0]$375
    46/65: $0$memwr$\registerbank$regfile.v:17$120_DATA[31:0]$374
    47/65: $0$memwr$\registerbank$regfile.v:17$120_ADDR[31:0]$373
    48/65: $0$memwr$\registerbank$regfile.v:17$119_DATA[31:0]$372
    49/65: $0$memwr$\registerbank$regfile.v:17$119_ADDR[31:0]$371
    50/65: $0$memwr$\registerbank$regfile.v:17$118_DATA[31:0]$370
    51/65: $0$memwr$\registerbank$regfile.v:17$118_ADDR[31:0]$369
    52/65: $0$memwr$\registerbank$regfile.v:17$117_DATA[31:0]$368
    53/65: $0$memwr$\registerbank$regfile.v:17$117_ADDR[31:0]$367
    54/65: $0$memwr$\registerbank$regfile.v:17$116_DATA[31:0]$366
    55/65: $0$memwr$\registerbank$regfile.v:17$116_ADDR[31:0]$365
    56/65: $0$memwr$\registerbank$regfile.v:17$115_DATA[31:0]$364
    57/65: $0$memwr$\registerbank$regfile.v:17$115_ADDR[31:0]$363
    58/65: $0$memwr$\registerbank$regfile.v:17$114_DATA[31:0]$362
    59/65: $0$memwr$\registerbank$regfile.v:17$114_ADDR[31:0]$361
    60/65: $0$memwr$\registerbank$regfile.v:17$113_DATA[31:0]$355
    61/65: $0$memwr$\registerbank$regfile.v:17$113_ADDR[31:0]$360
    62/65: $0$memwr$\registerbank$regfile.v:17$112_DATA[31:0]$359
    63/65: $0$memwr$\registerbank$regfile.v:17$112_ADDR[31:0]$358
    64/65: $0$memwr$\registerbank$regfile.v:17$111_DATA[31:0]$357
    65/65: $0$memwr$\registerbank$regfile.v:17$111_ADDR[31:0]$356
Creating decoders for process `\regfile.$proc$regfile.v:35$180'.
     1/107: $1\j[31:0]
     2/107: $0\j[31:0]
     3/107: $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183
     4/107: $0$memwr$\registerbank$regfile.v:40$143_DATA[31:0]$182
     5/107: $0$memwr$\registerbank$regfile.v:40$143_ADDR[31:0]$181
     6/107: $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186
     7/107: $0$memwr$\registerbank$regfile.v:40$144_DATA[31:0]$185
     8/107: $0$memwr$\registerbank$regfile.v:40$144_ADDR[31:0]$184
     9/107: $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189
    10/107: $0$memwr$\registerbank$regfile.v:40$145_DATA[31:0]$188
    11/107: $0$memwr$\registerbank$regfile.v:40$145_ADDR[31:0]$187
    12/107: $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192
    13/107: $0$memwr$\registerbank$regfile.v:40$146_DATA[31:0]$191
    14/107: $0$memwr$\registerbank$regfile.v:40$146_ADDR[31:0]$190
    15/107: $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195
    16/107: $0$memwr$\registerbank$regfile.v:40$147_DATA[31:0]$194
    17/107: $0$memwr$\registerbank$regfile.v:40$147_ADDR[31:0]$193
    18/107: $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198
    19/107: $0$memwr$\registerbank$regfile.v:40$148_DATA[31:0]$197
    20/107: $0$memwr$\registerbank$regfile.v:40$148_ADDR[31:0]$196
    21/107: $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201
    22/107: $0$memwr$\registerbank$regfile.v:40$149_DATA[31:0]$200
    23/107: $0$memwr$\registerbank$regfile.v:40$149_ADDR[31:0]$199
    24/107: $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204
    25/107: $0$memwr$\registerbank$regfile.v:40$150_DATA[31:0]$203
    26/107: $0$memwr$\registerbank$regfile.v:40$150_ADDR[31:0]$202
    27/107: $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207
    28/107: $0$memwr$\registerbank$regfile.v:40$151_DATA[31:0]$206
    29/107: $0$memwr$\registerbank$regfile.v:40$151_ADDR[31:0]$205
    30/107: $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210
    31/107: $0$memwr$\registerbank$regfile.v:40$152_DATA[31:0]$209
    32/107: $0$memwr$\registerbank$regfile.v:40$152_ADDR[31:0]$208
    33/107: $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213
    34/107: $0$memwr$\registerbank$regfile.v:40$153_DATA[31:0]$212
    35/107: $0$memwr$\registerbank$regfile.v:40$153_ADDR[31:0]$211
    36/107: $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216
    37/107: $0$memwr$\registerbank$regfile.v:40$154_DATA[31:0]$215
    38/107: $0$memwr$\registerbank$regfile.v:40$154_ADDR[31:0]$214
    39/107: $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219
    40/107: $0$memwr$\registerbank$regfile.v:40$155_DATA[31:0]$218
    41/107: $0$memwr$\registerbank$regfile.v:40$155_ADDR[31:0]$217
    42/107: $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222
    43/107: $0$memwr$\registerbank$regfile.v:40$156_DATA[31:0]$221
    44/107: $0$memwr$\registerbank$regfile.v:40$156_ADDR[31:0]$220
    45/107: $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225
    46/107: $0$memwr$\registerbank$regfile.v:40$157_DATA[31:0]$224
    47/107: $0$memwr$\registerbank$regfile.v:40$157_ADDR[31:0]$223
    48/107: $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228
    49/107: $0$memwr$\registerbank$regfile.v:40$158_DATA[31:0]$227
    50/107: $0$memwr$\registerbank$regfile.v:40$158_ADDR[31:0]$226
    51/107: $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231
    52/107: $0$memwr$\registerbank$regfile.v:40$159_DATA[31:0]$230
    53/107: $0$memwr$\registerbank$regfile.v:40$159_ADDR[31:0]$229
    54/107: $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234
    55/107: $0$memwr$\registerbank$regfile.v:40$160_DATA[31:0]$233
    56/107: $0$memwr$\registerbank$regfile.v:40$160_ADDR[31:0]$232
    57/107: $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237
    58/107: $0$memwr$\registerbank$regfile.v:40$161_DATA[31:0]$236
    59/107: $0$memwr$\registerbank$regfile.v:40$161_ADDR[31:0]$235
    60/107: $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240
    61/107: $0$memwr$\registerbank$regfile.v:40$162_DATA[31:0]$239
    62/107: $0$memwr$\registerbank$regfile.v:40$162_ADDR[31:0]$238
    63/107: $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243
    64/107: $0$memwr$\registerbank$regfile.v:40$163_DATA[31:0]$242
    65/107: $0$memwr$\registerbank$regfile.v:40$163_ADDR[31:0]$241
    66/107: $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246
    67/107: $0$memwr$\registerbank$regfile.v:40$164_DATA[31:0]$245
    68/107: $0$memwr$\registerbank$regfile.v:40$164_ADDR[31:0]$244
    69/107: $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249
    70/107: $0$memwr$\registerbank$regfile.v:40$165_DATA[31:0]$248
    71/107: $0$memwr$\registerbank$regfile.v:40$165_ADDR[31:0]$247
    72/107: $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252
    73/107: $0$memwr$\registerbank$regfile.v:40$166_DATA[31:0]$251
    74/107: $0$memwr$\registerbank$regfile.v:40$166_ADDR[31:0]$250
    75/107: $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255
    76/107: $0$memwr$\registerbank$regfile.v:40$167_DATA[31:0]$254
    77/107: $0$memwr$\registerbank$regfile.v:40$167_ADDR[31:0]$253
    78/107: $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258
    79/107: $0$memwr$\registerbank$regfile.v:40$168_DATA[31:0]$257
    80/107: $0$memwr$\registerbank$regfile.v:40$168_ADDR[31:0]$256
    81/107: $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261
    82/107: $0$memwr$\registerbank$regfile.v:40$169_DATA[31:0]$260
    83/107: $0$memwr$\registerbank$regfile.v:40$169_ADDR[31:0]$259
    84/107: $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264
    85/107: $0$memwr$\registerbank$regfile.v:40$170_DATA[31:0]$263
    86/107: $0$memwr$\registerbank$regfile.v:40$170_ADDR[31:0]$262
    87/107: $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267
    88/107: $0$memwr$\registerbank$regfile.v:40$171_DATA[31:0]$266
    89/107: $0$memwr$\registerbank$regfile.v:40$171_ADDR[31:0]$265
    90/107: $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270
    91/107: $0$memwr$\registerbank$regfile.v:40$172_DATA[31:0]$269
    92/107: $0$memwr$\registerbank$regfile.v:40$172_ADDR[31:0]$268
    93/107: $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273
    94/107: $0$memwr$\registerbank$regfile.v:40$173_DATA[31:0]$272
    95/107: $0$memwr$\registerbank$regfile.v:40$173_ADDR[31:0]$271
    96/107: $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276
    97/107: $0$memwr$\registerbank$regfile.v:40$174_DATA[31:0]$275
    98/107: $0$memwr$\registerbank$regfile.v:40$174_ADDR[31:0]$274
    99/107: $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279
   100/107: $0$memwr$\registerbank$regfile.v:47$175_DATA[31:0]$278
   101/107: $0$memwr$\registerbank$regfile.v:47$175_ADDR[4:0]$277
   102/107: $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282
   103/107: $0$memwr$\registerbank$regfile.v:49$176_DATA[31:0]$281
   104/107: $0$memwr$\registerbank$regfile.v:49$176_ADDR[4:0]$280
   105/107: $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285
   106/107: $0$memwr$\registerbank$regfile.v:54$177_DATA[31:0]$284
   107/107: $0$memwr$\registerbank$regfile.v:54$177_ADDR[4:0]$283
Creating decoders for process `\cpu.$proc$cpu.v:375$46'.
     1/22: $6\dwe[3:0]
     2/22: $5\dwe[3:0]
     3/22: $4\dwe[3:0]
     4/22: $3\dwe[3:0]
     5/22: $3\dwdata[31:0]
     6/22: $8\drdata_regfile[31:0]
     7/22: $7\drdata_regfile[31:0]
     8/22: $6\drdata_regfile[31:0]
     9/22: $5\drdata_regfile[31:0]
    10/22: $4\drdata_regfile[31:0]
    11/22: $3\drdata_regfile[31:0]
    12/22: $2\drdata_regfile[31:0]
    13/22: $2\dwdata[31:0]
    14/22: $2\dwe[3:0]
    15/22: $1\drdata_regfile[31:0]
    16/22: $1\dwe[3:0]
    17/22: $1\dwdata[31:0]
    18/22: $1\daddr[31:0]
    19/22: $0\drdata_regfile[31:0]
    20/22: $0\daddr[31:0]
    21/22: $0\dwe[3:0]
    22/22: $0\dwdata[31:0]
Creating decoders for process `\cpu.$proc$cpu.v:316$35'.
     1/4: $3\outALU[31:0]
     2/4: $2\outALU[31:0]
     3/4: $1\outALU[31:0]
     4/4: $0\outALU[31:0]
Creating decoders for process `\cpu.$proc$cpu.v:261$25'.
     1/3: $2\immgen[31:0]
     2/3: $1\immgen[31:0]
     3/3: $0\immgen[31:0]
Creating decoders for process `\cpu.$proc$cpu.v:86$9'.
     1/20: $4\ALUOp4[3:0]
     2/20: $3\ALUOp4[3:0]
     3/20: $2\CondBr[0:0]
     4/20: $2\ALUOp4[3:0]
     5/20: $1\rd_addr[4:0]
     6/20: $1\rs2_addr[4:0]
     7/20: $1\rs1_addr[4:0]
     8/20: $1\ALUOp4[3:0]
     9/20: $1\CondBr[0:0]
    10/20: $1\RegWrite[0:0]
    11/20: $1\ALUSrc[0:0]
    12/20: $1\MemtoReg[0:0]
    13/20: $0\ALUOp4[3:0]
    14/20: $0\rd_addr[4:0]
    15/20: $0\rs2_addr[4:0]
    16/20: $0\rs1_addr[4:0]
    17/20: $0\CondBr[0:0]
    18/20: $0\RegWrite[0:0]
    19/20: $0\ALUSrc[0:0]
    20/20: $0\MemtoReg[0:0]
Creating decoders for process `\cpu.$proc$cpu.v:57$1'.
     1/1: $0\iaddr[31:0]

3.5.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$113_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.\index' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$111_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$111_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$112_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$112_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$113_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$114_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$114_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$115_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$115_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$116_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$116_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$117_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$117_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$118_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$118_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$119_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$119_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$120_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$120_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$121_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$121_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$122_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$122_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$123_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$123_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$124_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$124_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$125_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$125_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$126_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$126_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$127_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$127_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$128_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$128_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$129_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$129_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$130_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$130_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$131_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$131_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$132_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$132_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$133_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$133_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$134_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$134_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$135_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$135_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$136_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$136_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$137_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$137_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$138_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$138_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$139_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$139_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$140_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$140_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$141_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$141_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$142_ADDR' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\regfile.$memwr$\registerbank$regfile.v:17$142_DATA' from process `\regfile.$proc$regfile.v:14$354'.
No latch inferred for signal `\cpu.\dwdata' from process `\cpu.$proc$cpu.v:375$46'.
No latch inferred for signal `\cpu.\dwe' from process `\cpu.$proc$cpu.v:375$46'.
No latch inferred for signal `\cpu.\daddr' from process `\cpu.$proc$cpu.v:375$46'.
No latch inferred for signal `\cpu.\drdata_regfile' from process `\cpu.$proc$cpu.v:375$46'.
No latch inferred for signal `\cpu.\outALU' from process `\cpu.$proc$cpu.v:316$35'.
No latch inferred for signal `\cpu.\immgen' from process `\cpu.$proc$cpu.v:261$25'.
No latch inferred for signal `\cpu.\MemtoReg' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\ALUSrc' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\RegWrite' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\CondBr' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\rs1_addr' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\rs2_addr' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\rd_addr' from process `\cpu.$proc$cpu.v:86$9'.
No latch inferred for signal `\cpu.\ALUOp4' from process `\cpu.$proc$cpu.v:86$9'.

3.5.1.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\j' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$143_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$143_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$143_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$144_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$144_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$144_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$145_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$145_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$145_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$146_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$146_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$146_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$147_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$147_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$147_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$148_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$148_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$148_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$149_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$149_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$149_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$150_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$150_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$150_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$151_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$151_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$151_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$152_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$152_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$152_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$153_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$153_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$153_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$154_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$154_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$154_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$155_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$155_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$155_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$156_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$156_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$156_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$157_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$157_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$157_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$158_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$158_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$158_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$159_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$159_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$159_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$160_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$160_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$160_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$161_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$161_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$161_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$162_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$162_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$162_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$163_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$163_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$163_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$164_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$164_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$164_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$165_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$165_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$165_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$166_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$166_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$166_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$167_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$167_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$167_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$168_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$168_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$168_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$169_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$169_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$169_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$170_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$170_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$170_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$171_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$171_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$171_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$172_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$172_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$172_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$173_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$173_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$173_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$174_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$174_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:40$174_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:47$175_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:47$175_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:47$175_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:49$176_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:49$176_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:49$176_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:54$177_ADDR' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:54$177_DATA' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registerbank$regfile.v:54$177_EN' using process `\regfile.$proc$regfile.v:35$180'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\cpu.\iaddr' using process `\cpu.$proc$cpu.v:57$1'.
  created $dff cell `$procdff$1255' with positive edge clock.

3.5.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$regfile.v:14$354'.
Found and cleaned up 3 empty switches in `\regfile.$proc$regfile.v:35$180'.
Removing empty process `regfile.$proc$regfile.v:35$180'.
Found and cleaned up 12 empty switches in `\cpu.$proc$cpu.v:375$46'.
Removing empty process `cpu.$proc$cpu.v:375$46'.
Found and cleaned up 3 empty switches in `\cpu.$proc$cpu.v:316$35'.
Removing empty process `cpu.$proc$cpu.v:316$35'.
Found and cleaned up 2 empty switches in `\cpu.$proc$cpu.v:261$25'.
Removing empty process `cpu.$proc$cpu.v:261$25'.
Found and cleaned up 4 empty switches in `\cpu.$proc$cpu.v:86$9'.
Removing empty process `cpu.$proc$cpu.v:86$9'.
Found and cleaned up 3 empty switches in `\cpu.$proc$cpu.v:57$1'.
Removing empty process `cpu.$proc$cpu.v:57$1'.
Cleaned up 27 empty switches.

3.5.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module regfile.
<suppressed ~1 debug messages>
Optimizing module cpu.
<suppressed ~25 debug messages>

3.5.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \cpu..
Removed 2 unused cells and 452 unused wires.
<suppressed ~5 debug messages>

3.5.4. Executing CHECK pass (checking for obvious problems).
checking module cpu..
checking module regfile..
found and reported 0 problems.

3.5.5. Executing OPT pass (performing simple optimizations).

3.5.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
<suppressed ~393 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 131 cells.

3.5.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1046.
    dead port 2/2 on $mux $procmux$787.
    dead port 2/2 on $mux $procmux$789.
    dead port 1/2 on $mux $procmux$792.
    dead port 2/2 on $mux $procmux$801.
    dead port 2/2 on $mux $procmux$803.
    dead port 1/2 on $mux $procmux$806.
    dead port 2/2 on $mux $procmux$817.
    dead port 2/2 on $mux $procmux$819.
    dead port 2/2 on $mux $procmux$1062.
    dead port 1/2 on $mux $procmux$822.
    dead port 2/2 on $mux $procmux$830.
    dead port 1/2 on $mux $procmux$833.
    dead port 2/2 on $mux $procmux$841.
    dead port 1/2 on $mux $procmux$844.
    dead port 2/2 on $mux $procmux$1078.
    dead port 2/2 on $mux $procmux$853.
    dead port 2/2 on $mux $procmux$855.
    dead port 1/2 on $mux $procmux$858.
    dead port 2/2 on $mux $procmux$1017.
    dead port 2/2 on $mux $procmux$869.
    dead port 2/2 on $mux $procmux$871.
    dead port 1/2 on $mux $procmux$874.
    dead port 2/2 on $mux $procmux$884.
    dead port 2/2 on $mux $procmux$886.
    dead port 1/2 on $mux $procmux$889.
    dead port 2/2 on $mux $procmux$901.
    dead port 2/2 on $mux $procmux$903.
    dead port 1/2 on $mux $procmux$906.
    dead port 2/2 on $mux $procmux$920.
    dead port 2/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$925.
    dead port 2/2 on $mux $procmux$936.
    dead port 1/2 on $mux $procmux$939.
    dead port 1/2 on $mux $procmux$946.
    dead port 1/2 on $mux $procmux$952.
    dead port 1/2 on $mux $procmux$958.
    dead port 2/2 on $mux $procmux$982.
    dead port 2/2 on $mux $procmux$995.
    dead port 2/2 on $mux $procmux$1035.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 40 multiplexer ports.
<suppressed ~122 debug messages>

3.5.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $procmux$1015_ANY: { $procmux$1015_CMP [0] $procmux$1015_CMP [1] }
    New input vector for $reduce_or cell $procmux$1034_ANY: { $procmux$1015_CMP [0] $procmux$1016_CMP [0] $procmux$1016_CMP [1] $procmux$1016_CMP [2] $procmux$1016_CMP [3] $procmux$1016_CMP [4] $procmux$1016_CMP [5] }
    New input vector for $reduce_or cell $procmux$1045_ANY: { $procmux$1015_CMP [0] $procmux$1016_CMP [1] $procmux$1016_CMP [2] $procmux$1016_CMP [3] $procmux$1016_CMP [4] $procmux$1016_CMP [5] }
    New input vector for $reduce_or cell $procmux$1016_ANY: { $procmux$1016_CMP [0] $procmux$1016_CMP [1] $procmux$1016_CMP [2] $procmux$1016_CMP [3] $procmux$1016_CMP [4] $procmux$1016_CMP [5] }
    New ctrl vector for $pmux cell $procmux$1071: { $auto$opt_reduce.cc:132:opt_mux$1261 $auto$opt_reduce.cc:132:opt_mux$1259 $auto$opt_reduce.cc:132:opt_mux$1257 }
    New ctrl vector for $pmux cell $procmux$1129: $auto$opt_reduce.cc:132:opt_mux$1263
    New ctrl vector for $pmux cell $procmux$1081: $auto$opt_reduce.cc:132:opt_mux$1265
    New ctrl vector for $pmux cell $procmux$1020: { $eq$cpu.v:308$27_Y $procmux$1025_CMP $procmux$1018_CMP $procmux$1023_CMP $auto$opt_reduce.cc:132:opt_mux$1267 $procmux$1130_CTRL }
    New ctrl vector for $pmux cell $procmux$1091: $auto$opt_reduce.cc:132:opt_mux$1269
    New ctrl vector for $pmux cell $procmux$1097: $auto$opt_reduce.cc:132:opt_mux$1271
    New ctrl vector for $pmux cell $procmux$1121: $auto$opt_reduce.cc:132:opt_mux$1273
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1258: { $procmux$1015_CMP [1] $procmux$1016_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1260: { $procmux$1015_CMP [0] $procmux$1016_CMP [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1262: { $procmux$1018_CMP $procmux$1022_CMP $procmux$1023_CMP $eq$cpu.v:308$31_Y $procmux$1021_CMP [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1264: { $eq$cpu.v:308$27_Y $eq$cpu.v:308$28_Y $procmux$1018_CMP $procmux$1022_CMP $procmux$1047_CMP $eq$cpu.v:308$31_Y $procmux$1021_CMP [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1268: { $procmux$1023_CMP $procmux$1025_CMP $procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1270: { $eq$cpu.v:308$28_Y $procmux$1018_CMP $procmux$1022_CMP $procmux$1023_CMP $procmux$1025_CMP $procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1272: { $eq$cpu.v:308$27_Y $eq$cpu.v:308$28_Y $procmux$1018_CMP $procmux$1022_CMP $procmux$1047_CMP $eq$cpu.v:308$31_Y $procmux$1021_CMP [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1262: { $eq$cpu.v:308$31_Y $procmux$1018_CMP $procmux$1021_CMP [0] $procmux$1022_CMP $procmux$1023_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1264: { $eq$cpu.v:308$27_Y $eq$cpu.v:308$28_Y $eq$cpu.v:308$31_Y $procmux$1018_CMP $procmux$1021_CMP [0] $procmux$1022_CMP $procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1272: { $eq$cpu.v:308$27_Y $eq$cpu.v:308$28_Y $eq$cpu.v:308$31_Y $procmux$1018_CMP $procmux$1021_CMP [0] $procmux$1022_CMP $procmux$1047_CMP }
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$423:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [31:1] = { $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] $0$memwr$\registerbank$regfile.v:40$143_EN[31:0]$183 [0] }
    Consolidated identical input bits for $mux cell $procmux$432:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [31:1] = { $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] $0$memwr$\registerbank$regfile.v:40$144_EN[31:0]$186 [0] }
    Consolidated identical input bits for $mux cell $procmux$441:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [31:1] = { $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] $0$memwr$\registerbank$regfile.v:40$145_EN[31:0]$189 [0] }
    Consolidated identical input bits for $mux cell $procmux$450:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [31:1] = { $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] $0$memwr$\registerbank$regfile.v:40$146_EN[31:0]$192 [0] }
    Consolidated identical input bits for $mux cell $procmux$459:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [31:1] = { $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] $0$memwr$\registerbank$regfile.v:40$147_EN[31:0]$195 [0] }
    Consolidated identical input bits for $mux cell $procmux$468:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [31:1] = { $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] $0$memwr$\registerbank$regfile.v:40$148_EN[31:0]$198 [0] }
    Consolidated identical input bits for $mux cell $procmux$477:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [31:1] = { $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] $0$memwr$\registerbank$regfile.v:40$149_EN[31:0]$201 [0] }
    Consolidated identical input bits for $mux cell $procmux$486:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [31:1] = { $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] $0$memwr$\registerbank$regfile.v:40$150_EN[31:0]$204 [0] }
    Consolidated identical input bits for $mux cell $procmux$495:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [31:1] = { $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] $0$memwr$\registerbank$regfile.v:40$151_EN[31:0]$207 [0] }
    Consolidated identical input bits for $mux cell $procmux$504:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [31:1] = { $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] $0$memwr$\registerbank$regfile.v:40$152_EN[31:0]$210 [0] }
    Consolidated identical input bits for $mux cell $procmux$513:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [31:1] = { $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] $0$memwr$\registerbank$regfile.v:40$153_EN[31:0]$213 [0] }
    Consolidated identical input bits for $mux cell $procmux$522:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [31:1] = { $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] $0$memwr$\registerbank$regfile.v:40$154_EN[31:0]$216 [0] }
    Consolidated identical input bits for $mux cell $procmux$531:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [31:1] = { $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] $0$memwr$\registerbank$regfile.v:40$155_EN[31:0]$219 [0] }
    Consolidated identical input bits for $mux cell $procmux$540:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [31:1] = { $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] $0$memwr$\registerbank$regfile.v:40$156_EN[31:0]$222 [0] }
    Consolidated identical input bits for $mux cell $procmux$549:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [31:1] = { $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] $0$memwr$\registerbank$regfile.v:40$157_EN[31:0]$225 [0] }
    Consolidated identical input bits for $mux cell $procmux$558:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [31:1] = { $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] $0$memwr$\registerbank$regfile.v:40$158_EN[31:0]$228 [0] }
    Consolidated identical input bits for $mux cell $procmux$567:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [31:1] = { $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] $0$memwr$\registerbank$regfile.v:40$159_EN[31:0]$231 [0] }
    Consolidated identical input bits for $mux cell $procmux$576:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [31:1] = { $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] $0$memwr$\registerbank$regfile.v:40$160_EN[31:0]$234 [0] }
    Consolidated identical input bits for $mux cell $procmux$585:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [31:1] = { $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] $0$memwr$\registerbank$regfile.v:40$161_EN[31:0]$237 [0] }
    Consolidated identical input bits for $mux cell $procmux$594:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [31:1] = { $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] $0$memwr$\registerbank$regfile.v:40$162_EN[31:0]$240 [0] }
    Consolidated identical input bits for $mux cell $procmux$603:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [31:1] = { $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] $0$memwr$\registerbank$regfile.v:40$163_EN[31:0]$243 [0] }
    Consolidated identical input bits for $mux cell $procmux$612:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [31:1] = { $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] $0$memwr$\registerbank$regfile.v:40$164_EN[31:0]$246 [0] }
    Consolidated identical input bits for $mux cell $procmux$621:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [31:1] = { $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] $0$memwr$\registerbank$regfile.v:40$165_EN[31:0]$249 [0] }
    Consolidated identical input bits for $mux cell $procmux$630:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [31:1] = { $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] $0$memwr$\registerbank$regfile.v:40$166_EN[31:0]$252 [0] }
    Consolidated identical input bits for $mux cell $procmux$639:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [31:1] = { $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] $0$memwr$\registerbank$regfile.v:40$167_EN[31:0]$255 [0] }
    Consolidated identical input bits for $mux cell $procmux$648:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [31:1] = { $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] $0$memwr$\registerbank$regfile.v:40$168_EN[31:0]$258 [0] }
    Consolidated identical input bits for $mux cell $procmux$657:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [31:1] = { $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] $0$memwr$\registerbank$regfile.v:40$169_EN[31:0]$261 [0] }
    Consolidated identical input bits for $mux cell $procmux$666:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [31:1] = { $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] $0$memwr$\registerbank$regfile.v:40$170_EN[31:0]$264 [0] }
    Consolidated identical input bits for $mux cell $procmux$675:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [31:1] = { $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] $0$memwr$\registerbank$regfile.v:40$171_EN[31:0]$267 [0] }
    Consolidated identical input bits for $mux cell $procmux$684:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [31:1] = { $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] $0$memwr$\registerbank$regfile.v:40$172_EN[31:0]$270 [0] }
    Consolidated identical input bits for $mux cell $procmux$693:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [31:1] = { $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] $0$memwr$\registerbank$regfile.v:40$173_EN[31:0]$273 [0] }
    Consolidated identical input bits for $mux cell $procmux$702:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0]
      New connections: $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [31:1] = { $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] $0$memwr$\registerbank$regfile.v:40$174_EN[31:0]$276 [0] }
    Consolidated identical input bits for $mux cell $procmux$712:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$712_Y
      New ports: A=1'0, B=1'1, Y=$procmux$712_Y [0]
      New connections: $procmux$712_Y [31:1] = { $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] $procmux$712_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$739:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$739_Y
      New ports: A=1'1, B=1'0, Y=$procmux$739_Y [0]
      New connections: $procmux$739_Y [31:1] = { $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] $procmux$739_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$765:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$765_Y
      New ports: A=1'1, B=1'0, Y=$procmux$765_Y [0]
      New connections: $procmux$765_Y [31:1] = { $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] $procmux$765_Y [0] }
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$714:
      Old ports: A=0, B=$procmux$712_Y, Y=$procmux$714_Y
      New ports: A=1'0, B=$procmux$712_Y [0], Y=$procmux$714_Y [0]
      New connections: $procmux$714_Y [31:1] = { $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] $procmux$714_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$741:
      Old ports: A=0, B=$procmux$739_Y, Y=$procmux$741_Y
      New ports: A=1'0, B=$procmux$739_Y [0], Y=$procmux$741_Y [0]
      New connections: $procmux$741_Y [31:1] = { $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] $procmux$741_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$768:
      Old ports: A=$procmux$765_Y, B=0, Y=$0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285
      New ports: A=$procmux$765_Y [0], B=1'0, Y=$0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0]
      New connections: $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [31:1] = { $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] $0$memwr$\registerbank$regfile.v:54$177_EN[31:0]$285 [0] }
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$717:
      Old ports: A=$procmux$714_Y, B=0, Y=$0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279
      New ports: A=$procmux$714_Y [0], B=1'0, Y=$0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0]
      New connections: $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [31:1] = { $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [0] }
    Consolidated identical input bits for $mux cell $procmux$744:
      Old ports: A=$procmux$741_Y, B=0, Y=$0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282
      New ports: A=$procmux$741_Y [0], B=1'0, Y=$0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0]
      New connections: $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [31:1] = { $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] $0$memwr$\registerbank$regfile.v:49$176_EN[31:0]$282 [0] }
  Optimizing cells in module \regfile.
Performed a total of 61 changes.

3.5.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
<suppressed ~15 debug messages>
Finding identical cells in module `\regfile'.
<suppressed ~378 debug messages>
Removed a total of 131 cells.

3.5.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 287 unused wires.
<suppressed ~2 debug messages>

3.5.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.5.9. Rerunning OPT passes. (Maybe there is more to do..)

3.5.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

3.5.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New ctrl vector for $pmux cell $procmux$1055: { $procmux$1015_CMP [0] $auto$opt_reduce.cc:132:opt_mux$1277 $auto$opt_reduce.cc:132:opt_mux$1275 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1274: { $procmux$1015_CMP [1] $procmux$1016_CMP [0] $procmux$1016_CMP [5] }
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 2 changes.

3.5.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.5.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.5.16. Rerunning OPT passes. (Maybe there is more to do..)

3.5.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

3.5.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

3.5.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.5.5.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.5.23. Finished OPT passes. (There is nothing left to do.)

3.5.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$cpu.v:136$11 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$cpu.v:141$13 ($mux).
Removed top 31 bits (of 32) from port B of cell cpu.$eq$cpu.v:146$14 ($eq).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$cpu.v:146$15 ($mux).
Removed top 29 bits (of 32) from port B of cell cpu.$add$cpu.v:308$30 ($add).
Removed top 2 bits (of 7) from port B of cell cpu.$eq$cpu.v:308$31 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu.$procmux$815_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell cpu.$procmux$850 ($pmux).
Removed top 24 bits (of 32) from mux cell cpu.$procmux$864 ($pmux).
Removed top 31 bits (of 32) from mux cell cpu.$procmux$980 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$procmux$993 ($mux).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$1001_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$1002_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$1003_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$1004_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$procmux$1005_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$procmux$1006_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu.$procmux$1007_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$procmux$1015_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$procmux$1016_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$procmux$1016_CMP2 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu.$procmux$1018_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell cpu.$procmux$1022_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu.$procmux$1021_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu.$procmux$1023_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu.$procmux$1047_CMP0 ($eq).
Removed top 31 bits (of 32) from wire cpu.$2\outALU[31:0].
Removed top 31 bits (of 32) from wire cpu.$3\outALU[31:0].
Removed top 24 bits (of 32) from wire cpu.$7\drdata_regfile[31:0].
Removed top 16 bits (of 32) from wire cpu.$8\drdata_regfile[31:0].
Removed top 31 bits (of 32) from wire cpu.$ternary$cpu.v:136$11_Y.
Removed top 31 bits (of 32) from wire cpu.$ternary$cpu.v:146$15_Y.
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$287 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$288 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$289 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$290 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$291 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$292 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$293 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$294 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$295 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$296 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$297 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$298 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$299 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$300 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$301 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$302 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$303 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$304 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$305 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$306 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$307 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$308 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$309 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$310 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$311 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$312 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$313 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$314 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$315 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$316 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$317 (registerbank).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\registerbank$regfile.v:17$318 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$319 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$320 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$321 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$322 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$323 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$324 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$325 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$326 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$327 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$328 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$329 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$330 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$331 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$332 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$333 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$334 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$335 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$336 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$337 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$338 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$339 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$340 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$341 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$342 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$343 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$344 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$345 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$346 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$347 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$348 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$349 (registerbank).
Removed top 27 address bits (of 32) from memory write port regfile.$memwr$\registerbank$regfile.v:40$350 (registerbank).
Removed cell regfile.$procmux$426 ($mux).
Removed cell regfile.$procmux$438 ($mux).
Removed cell regfile.$procmux$447 ($mux).
Removed cell regfile.$procmux$456 ($mux).
Removed cell regfile.$procmux$465 ($mux).
Removed cell regfile.$procmux$474 ($mux).
Removed cell regfile.$procmux$483 ($mux).
Removed cell regfile.$procmux$492 ($mux).
Removed cell regfile.$procmux$501 ($mux).
Removed cell regfile.$procmux$510 ($mux).
Removed cell regfile.$procmux$519 ($mux).
Removed cell regfile.$procmux$528 ($mux).
Removed cell regfile.$procmux$537 ($mux).
Removed cell regfile.$procmux$546 ($mux).
Removed cell regfile.$procmux$555 ($mux).
Removed cell regfile.$procmux$564 ($mux).
Removed cell regfile.$procmux$573 ($mux).
Removed cell regfile.$procmux$582 ($mux).
Removed cell regfile.$procmux$591 ($mux).
Removed cell regfile.$procmux$600 ($mux).
Removed cell regfile.$procmux$609 ($mux).
Removed cell regfile.$procmux$618 ($mux).
Removed cell regfile.$procmux$627 ($mux).
Removed cell regfile.$procmux$636 ($mux).
Removed cell regfile.$procmux$645 ($mux).
Removed cell regfile.$procmux$654 ($mux).
Removed cell regfile.$procmux$663 ($mux).
Removed cell regfile.$procmux$672 ($mux).
Removed cell regfile.$procmux$681 ($mux).
Removed cell regfile.$procmux$690 ($mux).
Removed cell regfile.$procmux$699 ($mux).
Removed cell regfile.$procmux$708 ($mux).
Removed cell regfile.$procmux$726 ($mux).
Removed cell regfile.$procmux$721 ($mux).
Removed cell regfile.$procmux$723 ($mux).
Removed cell regfile.$procmux$735 ($mux).
Removed cell regfile.$procmux$730 ($mux).
Removed cell regfile.$procmux$732 ($mux).
Removed cell regfile.$procmux$753 ($mux).
Removed cell regfile.$procmux$748 ($mux).
Removed cell regfile.$procmux$750 ($mux).
Removed cell regfile.$procmux$762 ($mux).
Removed cell regfile.$procmux$757 ($mux).
Removed cell regfile.$procmux$759 ($mux).
Removed cell regfile.$procmux$771 ($mux).
Removed cell regfile.$procmux$774 ($mux).
Removed cell regfile.$procmux$777 ($mux).
Removed cell regfile.$procmux$780 ($mux).
Removed cell regfile.$procdff$1150 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1152 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1153 ($dff).
Removed top 30 bits (of 32) from FF cell regfile.$procdff$1156 ($dff).
Removed top 30 bits (of 32) from FF cell regfile.$procdff$1159 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$1162 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$1165 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$1168 ($dff).
Removed top 29 bits (of 32) from FF cell regfile.$procdff$1171 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1174 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1177 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1180 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1183 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1186 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1189 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1192 ($dff).
Removed top 28 bits (of 32) from FF cell regfile.$procdff$1195 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1198 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1201 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1204 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1207 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1210 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1213 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1216 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1219 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1222 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1225 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1228 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1231 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1234 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1237 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1240 ($dff).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$1243 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1248 ($dff).
Removed cell regfile.$procdff$1249 ($dff).
Removed cell regfile.$procdff$1250 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1251 ($dff).
Removed cell regfile.$procdff$1252 ($dff).
Removed cell regfile.$procdff$1253 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$1254 ($dff).
Removed top 1 bits (of 2) from FF cell regfile.$procdff$1159 ($dff).
Removed top 1 bits (of 3) from FF cell regfile.$procdff$1168 ($dff).
Removed top 2 bits (of 3) from FF cell regfile.$procdff$1171 ($dff).
Removed top 1 bits (of 4) from FF cell regfile.$procdff$1186 ($dff).
Removed top 1 bits (of 4) from FF cell regfile.$procdff$1189 ($dff).
Removed top 2 bits (of 4) from FF cell regfile.$procdff$1192 ($dff).
Removed top 3 bits (of 4) from FF cell regfile.$procdff$1195 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1222 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1225 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1228 ($dff).
Removed top 1 bits (of 5) from FF cell regfile.$procdff$1231 ($dff).
Removed top 2 bits (of 5) from FF cell regfile.$procdff$1234 ($dff).
Removed top 2 bits (of 5) from FF cell regfile.$procdff$1237 ($dff).
Removed top 3 bits (of 5) from FF cell regfile.$procdff$1240 ($dff).
Removed top 4 bits (of 5) from FF cell regfile.$procdff$1243 ($dff).
Removed top 31 bits (of 32) from wire regfile.$memwr$\registerbank$regfile.v:40$144_ADDR.
Removed top 30 bits (of 32) from wire regfile.$memwr$\registerbank$regfile.v:40$145_ADDR.
Removed top 28 bits (of 32) from wire regfile.$memwr$\registerbank$regfile.v:40$151_ADDR.
Removed top 27 bits (of 32) from wire regfile.$memwr$\registerbank$regfile.v:40$161_ADDR.

3.5.7. Executing PEEPOPT pass (run peephole optimizers).

3.5.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 63 unused wires.
<suppressed ~2 debug messages>

3.5.9. Executing TECHMAP pass (map to technology primitives).

3.5.9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.5.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~500 debug messages>

3.5.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu:
  creating $macc model for $add$cpu.v:308$30 ($add).
  creating $macc model for $add$cpu.v:320$36 ($add).
  creating $macc model for $add$cpu.v:69$2 ($add).
  creating $macc model for $add$cpu.v:71$3 ($add).
  creating $macc model for $sub$cpu.v:354$44 ($sub).
  creating $alu model for $macc $sub$cpu.v:354$44.
  creating $alu model for $macc $add$cpu.v:71$3.
  creating $alu model for $macc $add$cpu.v:69$2.
  creating $alu model for $macc $add$cpu.v:320$36.
  creating $alu model for $macc $add$cpu.v:308$30.
  creating $alu model for $lt$cpu.v:327$38 ($lt): new $alu
  creating $alu model for $lt$cpu.v:335$39 ($lt): new $alu
  creating $alu cell for $add$cpu.v:308$30: $auto$alumacc.cc:474:replace_alu$1290
  creating $alu cell for $lt$cpu.v:335$39: $auto$alumacc.cc:474:replace_alu$1293
  creating $alu cell for $lt$cpu.v:327$38: $auto$alumacc.cc:474:replace_alu$1304
  creating $alu cell for $add$cpu.v:320$36: $auto$alumacc.cc:474:replace_alu$1317
  creating $alu cell for $add$cpu.v:69$2: $auto$alumacc.cc:474:replace_alu$1320
  creating $alu cell for $add$cpu.v:71$3: $auto$alumacc.cc:474:replace_alu$1323
  creating $alu cell for $sub$cpu.v:354$44: $auto$alumacc.cc:474:replace_alu$1326
  created 7 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.

3.5.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$cpu.v:357$45 ($sshr):
    Found 13 activation_patterns using ctrl signal { $procmux$1025_CMP $procmux$1023_CMP $procmux$1022_CMP $procmux$1016_CMP [3] $procmux$1016_CMP [1:0] $procmux$1015_CMP $procmux$999_CMP $auto$opt_reduce.cc:132:opt_mux$1277 $auto$opt_reduce.cc:132:opt_mux$1275 \reset \MemtoReg }.
    No candidates found.
  Analyzing resource sharing options for $shr$cpu.v:345$41 ($shr):
    Found 13 activation_patterns using ctrl signal { $procmux$1025_CMP $procmux$1023_CMP $procmux$1022_CMP $procmux$1016_CMP [3] $procmux$1016_CMP [1:0] $procmux$1015_CMP $procmux$1003_CMP $auto$opt_reduce.cc:132:opt_mux$1277 $auto$opt_reduce.cc:132:opt_mux$1275 \reset \MemtoReg }.
    No candidates found.
  Analyzing resource sharing options for $shl$cpu.v:323$37 ($shl):
    Found 13 activation_patterns using ctrl signal { $procmux$1025_CMP $procmux$1023_CMP $procmux$1022_CMP $procmux$1016_CMP [3] $procmux$1016_CMP [1:0] $procmux$1015_CMP $procmux$1007_CMP $auto$opt_reduce.cc:132:opt_mux$1277 $auto$opt_reduce.cc:132:opt_mux$1275 \reset \MemtoReg }.
    No candidates found.

3.5.12. Executing OPT pass (performing simple optimizations).

3.5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
<suppressed ~2 debug messages>
Optimizing module regfile.

3.5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

3.5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

3.5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1296: { $auto$alumacc.cc:490:replace_alu$1294 [0] $auto$alumacc.cc:490:replace_alu$1294 [1] $auto$alumacc.cc:490:replace_alu$1294 [2] $auto$alumacc.cc:490:replace_alu$1294 [3] $auto$alumacc.cc:490:replace_alu$1294 [4] $auto$alumacc.cc:490:replace_alu$1294 [5] $auto$alumacc.cc:490:replace_alu$1294 [6] $auto$alumacc.cc:490:replace_alu$1294 [7] $auto$alumacc.cc:490:replace_alu$1294 [8] $auto$alumacc.cc:490:replace_alu$1294 [9] $auto$alumacc.cc:490:replace_alu$1294 [10] $auto$alumacc.cc:490:replace_alu$1294 [11] $auto$alumacc.cc:490:replace_alu$1294 [12] $auto$alumacc.cc:490:replace_alu$1294 [13] $auto$alumacc.cc:490:replace_alu$1294 [14] $auto$alumacc.cc:490:replace_alu$1294 [15] $auto$alumacc.cc:490:replace_alu$1294 [16] $auto$alumacc.cc:490:replace_alu$1294 [17] $auto$alumacc.cc:490:replace_alu$1294 [18] $auto$alumacc.cc:490:replace_alu$1294 [19] $auto$alumacc.cc:490:replace_alu$1294 [20] $auto$alumacc.cc:490:replace_alu$1294 [21] $auto$alumacc.cc:490:replace_alu$1294 [22] $auto$alumacc.cc:490:replace_alu$1294 [23] $auto$alumacc.cc:490:replace_alu$1294 [24] $auto$alumacc.cc:490:replace_alu$1294 [25] $auto$alumacc.cc:490:replace_alu$1294 [26] $auto$alumacc.cc:490:replace_alu$1294 [27] $auto$alumacc.cc:490:replace_alu$1294 [28] $auto$alumacc.cc:490:replace_alu$1294 [29] $auto$alumacc.cc:490:replace_alu$1294 [30] $auto$alumacc.cc:490:replace_alu$1294 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1307: { $auto$alumacc.cc:490:replace_alu$1305 [0] $auto$alumacc.cc:490:replace_alu$1305 [1] $auto$alumacc.cc:490:replace_alu$1305 [2] $auto$alumacc.cc:490:replace_alu$1305 [3] $auto$alumacc.cc:490:replace_alu$1305 [4] $auto$alumacc.cc:490:replace_alu$1305 [5] $auto$alumacc.cc:490:replace_alu$1305 [6] $auto$alumacc.cc:490:replace_alu$1305 [7] $auto$alumacc.cc:490:replace_alu$1305 [8] $auto$alumacc.cc:490:replace_alu$1305 [9] $auto$alumacc.cc:490:replace_alu$1305 [10] $auto$alumacc.cc:490:replace_alu$1305 [11] $auto$alumacc.cc:490:replace_alu$1305 [12] $auto$alumacc.cc:490:replace_alu$1305 [13] $auto$alumacc.cc:490:replace_alu$1305 [14] $auto$alumacc.cc:490:replace_alu$1305 [15] $auto$alumacc.cc:490:replace_alu$1305 [16] $auto$alumacc.cc:490:replace_alu$1305 [17] $auto$alumacc.cc:490:replace_alu$1305 [18] $auto$alumacc.cc:490:replace_alu$1305 [19] $auto$alumacc.cc:490:replace_alu$1305 [20] $auto$alumacc.cc:490:replace_alu$1305 [21] $auto$alumacc.cc:490:replace_alu$1305 [22] $auto$alumacc.cc:490:replace_alu$1305 [23] $auto$alumacc.cc:490:replace_alu$1305 [24] $auto$alumacc.cc:490:replace_alu$1305 [25] $auto$alumacc.cc:490:replace_alu$1305 [26] $auto$alumacc.cc:490:replace_alu$1305 [27] $auto$alumacc.cc:490:replace_alu$1305 [28] $auto$alumacc.cc:490:replace_alu$1305 [29] $auto$alumacc.cc:490:replace_alu$1305 [30] $auto$alumacc.cc:490:replace_alu$1305 [31] }
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 2 changes.

3.5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.5.12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1153 ($dff) from module regfile.
Removing $procdff$1156 ($dff) from module regfile.
Removing $procdff$1162 ($dff) from module regfile.
Removing $procdff$1165 ($dff) from module regfile.
Removing $procdff$1174 ($dff) from module regfile.
Removing $procdff$1177 ($dff) from module regfile.
Removing $procdff$1180 ($dff) from module regfile.
Removing $procdff$1183 ($dff) from module regfile.
Removing $procdff$1198 ($dff) from module regfile.
Removing $procdff$1201 ($dff) from module regfile.
Removing $procdff$1204 ($dff) from module regfile.
Removing $procdff$1207 ($dff) from module regfile.
Removing $procdff$1210 ($dff) from module regfile.
Removing $procdff$1213 ($dff) from module regfile.
Removing $procdff$1216 ($dff) from module regfile.
Removing $procdff$1219 ($dff) from module regfile.
Replaced 16 DFF cells.

3.5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 2 unused cells and 35 unused wires.
<suppressed ~4 debug messages>

3.5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

3.5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

3.5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

3.5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.5.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.12.16. Finished OPT passes. (There is nothing left to do.)

3.5.13. Executing FSM pass (extract and optimize FSM).

3.5.13.1. Executing FSM_DETECT pass (finding FSMs in design).

3.5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.5.14. Executing OPT pass (performing simple optimizations).

3.5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.5.14.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.14.5. Finished fast OPT passes.

3.5.15. Executing MEMORY pass.

3.5.15.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\registerbank$regfile.v:40$319' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$320' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$321' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$322' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$323' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$324' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$325' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$326' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$327' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$328' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$329' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$330' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$331' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$332' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$333' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$334' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$335' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$336' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$337' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$338' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$339' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$340' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$341' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$342' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$343' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$344' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$345' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$346' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$347' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$348' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$349' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:40$350' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:47$351' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:49$352' in module `\regfile': merged $dff to cell.
Checking cell `$memwr$\registerbank$regfile.v:54$353' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\registerbank$regfile.v:28$178' in module `\regfile': no (compatible) $dff found.
Checking cell `$memrd$\registerbank$regfile.v:29$179' in module `\regfile': no (compatible) $dff found.

3.5.15.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

3.5.15.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory regfile.registerbank by address:
  New clock domain: posedge \clk
    Port 0 ($memwr$\registerbank$regfile.v:40$319) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
    Port 1 ($memwr$\registerbank$regfile.v:40$320) has addr 5'00001.
      Active bits: 11111111111111111111111111111111
    Port 2 ($memwr$\registerbank$regfile.v:40$321) has addr 5'00010.
      Active bits: 11111111111111111111111111111111
    Port 3 ($memwr$\registerbank$regfile.v:40$322) has addr 5'00011.
      Active bits: 11111111111111111111111111111111
    Port 4 ($memwr$\registerbank$regfile.v:40$323) has addr 5'00100.
      Active bits: 11111111111111111111111111111111
    Port 5 ($memwr$\registerbank$regfile.v:40$324) has addr 5'00101.
      Active bits: 11111111111111111111111111111111
    Port 6 ($memwr$\registerbank$regfile.v:40$325) has addr 5'00110.
      Active bits: 11111111111111111111111111111111
    Port 7 ($memwr$\registerbank$regfile.v:40$326) has addr 5'00111.
      Active bits: 11111111111111111111111111111111
    Port 8 ($memwr$\registerbank$regfile.v:40$327) has addr 5'01000.
      Active bits: 11111111111111111111111111111111
    Port 9 ($memwr$\registerbank$regfile.v:40$328) has addr 5'01001.
      Active bits: 11111111111111111111111111111111
    Port 10 ($memwr$\registerbank$regfile.v:40$329) has addr 5'01010.
      Active bits: 11111111111111111111111111111111
    Port 11 ($memwr$\registerbank$regfile.v:40$330) has addr 5'01011.
      Active bits: 11111111111111111111111111111111
    Port 12 ($memwr$\registerbank$regfile.v:40$331) has addr 5'01100.
      Active bits: 11111111111111111111111111111111
    Port 13 ($memwr$\registerbank$regfile.v:40$332) has addr 5'01101.
      Active bits: 11111111111111111111111111111111
    Port 14 ($memwr$\registerbank$regfile.v:40$333) has addr 5'01110.
      Active bits: 11111111111111111111111111111111
    Port 15 ($memwr$\registerbank$regfile.v:40$334) has addr 5'01111.
      Active bits: 11111111111111111111111111111111
    Port 16 ($memwr$\registerbank$regfile.v:40$335) has addr 5'10000.
      Active bits: 11111111111111111111111111111111
    Port 17 ($memwr$\registerbank$regfile.v:40$336) has addr 5'10001.
      Active bits: 11111111111111111111111111111111
    Port 18 ($memwr$\registerbank$regfile.v:40$337) has addr 5'10010.
      Active bits: 11111111111111111111111111111111
    Port 19 ($memwr$\registerbank$regfile.v:40$338) has addr 5'10011.
      Active bits: 11111111111111111111111111111111
    Port 20 ($memwr$\registerbank$regfile.v:40$339) has addr 5'10100.
      Active bits: 11111111111111111111111111111111
    Port 21 ($memwr$\registerbank$regfile.v:40$340) has addr 5'10101.
      Active bits: 11111111111111111111111111111111
    Port 22 ($memwr$\registerbank$regfile.v:40$341) has addr 5'10110.
      Active bits: 11111111111111111111111111111111
    Port 23 ($memwr$\registerbank$regfile.v:40$342) has addr 5'10111.
      Active bits: 11111111111111111111111111111111
    Port 24 ($memwr$\registerbank$regfile.v:40$343) has addr 5'11000.
      Active bits: 11111111111111111111111111111111
    Port 25 ($memwr$\registerbank$regfile.v:40$344) has addr 5'11001.
      Active bits: 11111111111111111111111111111111
    Port 26 ($memwr$\registerbank$regfile.v:40$345) has addr 5'11010.
      Active bits: 11111111111111111111111111111111
    Port 27 ($memwr$\registerbank$regfile.v:40$346) has addr 5'11011.
      Active bits: 11111111111111111111111111111111
    Port 28 ($memwr$\registerbank$regfile.v:40$347) has addr 5'11100.
      Active bits: 11111111111111111111111111111111
    Port 29 ($memwr$\registerbank$regfile.v:40$348) has addr 5'11101.
      Active bits: 11111111111111111111111111111111
    Port 30 ($memwr$\registerbank$regfile.v:40$349) has addr 5'11110.
      Active bits: 11111111111111111111111111111111
    Port 31 ($memwr$\registerbank$regfile.v:40$350) has addr 5'11111.
      Active bits: 11111111111111111111111111111111
    Port 32 ($memwr$\registerbank$regfile.v:47$351) has addr \rd_addr.
      Active bits: 11111111111111111111111111111111
    Port 33 ($memwr$\registerbank$regfile.v:49$352) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
      Merging port 0 into this one.
      Creating collosion-detect logic for port 1.
      Creating collosion-detect logic for port 2.
      Creating collosion-detect logic for port 3.
      Creating collosion-detect logic for port 4.
      Creating collosion-detect logic for port 5.
      Creating collosion-detect logic for port 6.
      Creating collosion-detect logic for port 7.
      Creating collosion-detect logic for port 8.
      Creating collosion-detect logic for port 9.
      Creating collosion-detect logic for port 10.
      Creating collosion-detect logic for port 11.
      Creating collosion-detect logic for port 12.
      Creating collosion-detect logic for port 13.
      Creating collosion-detect logic for port 14.
      Creating collosion-detect logic for port 15.
      Creating collosion-detect logic for port 16.
      Creating collosion-detect logic for port 17.
      Creating collosion-detect logic for port 18.
      Creating collosion-detect logic for port 19.
      Creating collosion-detect logic for port 20.
      Creating collosion-detect logic for port 21.
      Creating collosion-detect logic for port 22.
      Creating collosion-detect logic for port 23.
      Creating collosion-detect logic for port 24.
      Creating collosion-detect logic for port 25.
      Creating collosion-detect logic for port 26.
      Creating collosion-detect logic for port 27.
      Creating collosion-detect logic for port 28.
      Creating collosion-detect logic for port 29.
      Creating collosion-detect logic for port 30.
      Creating collosion-detect logic for port 31.
      Creating collosion-detect logic for port 32.
      Creating logic for merging DATA and EN ports.
      Active bits: 11111111111111111111111111111111
    Port 34 ($memwr$\registerbank$regfile.v:54$353) has addr 5'00000.
      Active bits: 11111111111111111111111111111111
      Merging port 33 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory regfile.registerbank using sat-based resource sharing:
  Port 0 ($memwr$\registerbank$regfile.v:40$320) on posedge \clk: considered
  Port 1 ($memwr$\registerbank$regfile.v:40$321) on posedge \clk: considered
  Port 2 ($memwr$\registerbank$regfile.v:40$322) on posedge \clk: considered
  Port 3 ($memwr$\registerbank$regfile.v:40$323) on posedge \clk: considered
  Port 4 ($memwr$\registerbank$regfile.v:40$324) on posedge \clk: considered
  Port 5 ($memwr$\registerbank$regfile.v:40$325) on posedge \clk: considered
  Port 6 ($memwr$\registerbank$regfile.v:40$326) on posedge \clk: considered
  Port 7 ($memwr$\registerbank$regfile.v:40$327) on posedge \clk: considered
  Port 8 ($memwr$\registerbank$regfile.v:40$328) on posedge \clk: considered
  Port 9 ($memwr$\registerbank$regfile.v:40$329) on posedge \clk: considered
  Port 10 ($memwr$\registerbank$regfile.v:40$330) on posedge \clk: considered
  Port 11 ($memwr$\registerbank$regfile.v:40$331) on posedge \clk: considered
  Port 12 ($memwr$\registerbank$regfile.v:40$332) on posedge \clk: considered
  Port 13 ($memwr$\registerbank$regfile.v:40$333) on posedge \clk: considered
  Port 14 ($memwr$\registerbank$regfile.v:40$334) on posedge \clk: considered
  Port 15 ($memwr$\registerbank$regfile.v:40$335) on posedge \clk: considered
  Port 16 ($memwr$\registerbank$regfile.v:40$336) on posedge \clk: considered
  Port 17 ($memwr$\registerbank$regfile.v:40$337) on posedge \clk: considered
  Port 18 ($memwr$\registerbank$regfile.v:40$338) on posedge \clk: considered
  Port 19 ($memwr$\registerbank$regfile.v:40$339) on posedge \clk: considered
  Port 20 ($memwr$\registerbank$regfile.v:40$340) on posedge \clk: considered
  Port 21 ($memwr$\registerbank$regfile.v:40$341) on posedge \clk: considered
  Port 22 ($memwr$\registerbank$regfile.v:40$342) on posedge \clk: considered
  Port 23 ($memwr$\registerbank$regfile.v:40$343) on posedge \clk: considered
  Port 24 ($memwr$\registerbank$regfile.v:40$344) on posedge \clk: considered
  Port 25 ($memwr$\registerbank$regfile.v:40$345) on posedge \clk: considered
  Port 26 ($memwr$\registerbank$regfile.v:40$346) on posedge \clk: considered
  Port 27 ($memwr$\registerbank$regfile.v:40$347) on posedge \clk: considered
  Port 28 ($memwr$\registerbank$regfile.v:40$348) on posedge \clk: considered
  Port 29 ($memwr$\registerbank$regfile.v:40$349) on posedge \clk: considered
  Port 30 ($memwr$\registerbank$regfile.v:40$350) on posedge \clk: considered
  Port 31 ($memwr$\registerbank$regfile.v:47$351) on posedge \clk: considered
  Port 32 ($memwr$\registerbank$regfile.v:54$353) on posedge \clk: considered
  Common input cone for all EN signals: 140 cells.
  Size of unconstrained SAT problem: 699 variables, 1798 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  According to SAT solver sharing of port 15 with port 16 is not possible.
  According to SAT solver sharing of port 16 with port 17 is not possible.
  According to SAT solver sharing of port 17 with port 18 is not possible.
  According to SAT solver sharing of port 18 with port 19 is not possible.
  According to SAT solver sharing of port 19 with port 20 is not possible.
  According to SAT solver sharing of port 20 with port 21 is not possible.
  According to SAT solver sharing of port 21 with port 22 is not possible.
  According to SAT solver sharing of port 22 with port 23 is not possible.
  According to SAT solver sharing of port 23 with port 24 is not possible.
  According to SAT solver sharing of port 24 with port 25 is not possible.
  According to SAT solver sharing of port 25 with port 26 is not possible.
  According to SAT solver sharing of port 26 with port 27 is not possible.
  According to SAT solver sharing of port 27 with port 28 is not possible.
  According to SAT solver sharing of port 28 with port 29 is not possible.
  According to SAT solver sharing of port 29 with port 30 is not possible.
  Merging port 30 into port 31.
  According to SAT solver sharing of port 31 with port 32 is not possible.

3.5.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.5.15.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\registerbank' in module `\regfile':
  $meminit$\registerbank$regfile.v:17$287 ($meminit)
  $meminit$\registerbank$regfile.v:17$288 ($meminit)
  $meminit$\registerbank$regfile.v:17$289 ($meminit)
  $meminit$\registerbank$regfile.v:17$290 ($meminit)
  $meminit$\registerbank$regfile.v:17$291 ($meminit)
  $meminit$\registerbank$regfile.v:17$292 ($meminit)
  $meminit$\registerbank$regfile.v:17$293 ($meminit)
  $meminit$\registerbank$regfile.v:17$294 ($meminit)
  $meminit$\registerbank$regfile.v:17$295 ($meminit)
  $meminit$\registerbank$regfile.v:17$296 ($meminit)
  $meminit$\registerbank$regfile.v:17$297 ($meminit)
  $meminit$\registerbank$regfile.v:17$298 ($meminit)
  $meminit$\registerbank$regfile.v:17$299 ($meminit)
  $meminit$\registerbank$regfile.v:17$300 ($meminit)
  $meminit$\registerbank$regfile.v:17$301 ($meminit)
  $meminit$\registerbank$regfile.v:17$302 ($meminit)
  $meminit$\registerbank$regfile.v:17$303 ($meminit)
  $meminit$\registerbank$regfile.v:17$304 ($meminit)
  $meminit$\registerbank$regfile.v:17$305 ($meminit)
  $meminit$\registerbank$regfile.v:17$306 ($meminit)
  $meminit$\registerbank$regfile.v:17$307 ($meminit)
  $meminit$\registerbank$regfile.v:17$308 ($meminit)
  $meminit$\registerbank$regfile.v:17$309 ($meminit)
  $meminit$\registerbank$regfile.v:17$310 ($meminit)
  $meminit$\registerbank$regfile.v:17$311 ($meminit)
  $meminit$\registerbank$regfile.v:17$312 ($meminit)
  $meminit$\registerbank$regfile.v:17$313 ($meminit)
  $meminit$\registerbank$regfile.v:17$314 ($meminit)
  $meminit$\registerbank$regfile.v:17$315 ($meminit)
  $meminit$\registerbank$regfile.v:17$316 ($meminit)
  $meminit$\registerbank$regfile.v:17$317 ($meminit)
  $meminit$\registerbank$regfile.v:17$318 ($meminit)
  $memwr$\registerbank$regfile.v:40$320 ($memwr)
  $memwr$\registerbank$regfile.v:40$321 ($memwr)
  $memwr$\registerbank$regfile.v:40$322 ($memwr)
  $memwr$\registerbank$regfile.v:40$323 ($memwr)
  $memwr$\registerbank$regfile.v:40$324 ($memwr)
  $memwr$\registerbank$regfile.v:40$325 ($memwr)
  $memwr$\registerbank$regfile.v:40$326 ($memwr)
  $memwr$\registerbank$regfile.v:40$327 ($memwr)
  $memwr$\registerbank$regfile.v:40$328 ($memwr)
  $memwr$\registerbank$regfile.v:40$329 ($memwr)
  $memwr$\registerbank$regfile.v:40$330 ($memwr)
  $memwr$\registerbank$regfile.v:40$331 ($memwr)
  $memwr$\registerbank$regfile.v:40$332 ($memwr)
  $memwr$\registerbank$regfile.v:40$333 ($memwr)
  $memwr$\registerbank$regfile.v:40$334 ($memwr)
  $memwr$\registerbank$regfile.v:40$335 ($memwr)
  $memwr$\registerbank$regfile.v:40$336 ($memwr)
  $memwr$\registerbank$regfile.v:40$337 ($memwr)
  $memwr$\registerbank$regfile.v:40$338 ($memwr)
  $memwr$\registerbank$regfile.v:40$339 ($memwr)
  $memwr$\registerbank$regfile.v:40$340 ($memwr)
  $memwr$\registerbank$regfile.v:40$341 ($memwr)
  $memwr$\registerbank$regfile.v:40$342 ($memwr)
  $memwr$\registerbank$regfile.v:40$343 ($memwr)
  $memwr$\registerbank$regfile.v:40$344 ($memwr)
  $memwr$\registerbank$regfile.v:40$345 ($memwr)
  $memwr$\registerbank$regfile.v:40$346 ($memwr)
  $memwr$\registerbank$regfile.v:40$347 ($memwr)
  $memwr$\registerbank$regfile.v:40$348 ($memwr)
  $memwr$\registerbank$regfile.v:40$349 ($memwr)
  $memwr$\registerbank$regfile.v:47$351 ($memwr)
  $memwr$\registerbank$regfile.v:54$353 ($memwr)
  $memrd$\registerbank$regfile.v:28$178 ($memrd)
  $memrd$\registerbank$regfile.v:29$179 ($memrd)

3.5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..

3.6. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing regfile.registerbank:
  Properties: ports=34 bits=1024 rports=2 wports=32 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__XILINX_RAMB36_SDP (variant 1):
    Bram geometry: abits=9 dbits=72 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_SDP: awaste=480 dwaste=40 bwaste=35840 waste=35840 efficiency=2
    Rule #1 for bram type $__XILINX_RAMB36_SDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__XILINX_RAMB18_SDP (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_SDP: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #2 for bram type $__XILINX_RAMB18_SDP (variant 1) rejected: requirement 'min bits 4096' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=992 dwaste=4 bwaste=35840 waste=35840 efficiency=2
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=2016 dwaste=4 bwaste=36416 waste=36416 efficiency=1
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=4064 dwaste=4 bwaste=36704 waste=36704 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #3 for bram type $__XILINX_RAMB36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB36_TDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #3 for bram type $__XILINX_RAMB36_TDP (variant 6) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__XILINX_RAMB18_TDP (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAMB18_TDP: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__XILINX_RAMB18_TDP (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.

3.7. Executing TECHMAP pass (map to technology primitives).

3.7.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAMB36_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB36_TDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_TDP'.
Successfully finished Verilog frontend.

3.7.2. Continuing TECHMAP pass.
No more expansions possible.

3.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing regfile.registerbank:
  Properties: ports=34 bits=1024 rports=2 wports=32 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__XILINX_RAM32X1D (variant 1):
    Bram geometry: abits=5 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM32X1D: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__XILINX_RAM32X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM32X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM32X1D failed.
  Checking rule #2 for bram type $__XILINX_RAM64X1D (variant 1):
    Bram geometry: abits=6 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM64X1D: awaste=32 dwaste=0 bwaste=32 waste=32 efficiency=50
    Rule #2 for bram type $__XILINX_RAM64X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM64X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM64X1D failed.
  Checking rule #3 for bram type $__XILINX_RAM128X1D (variant 1):
    Bram geometry: abits=7 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__XILINX_RAM128X1D: awaste=96 dwaste=0 bwaste=96 waste=96 efficiency=25
    Rule #3 for bram type $__XILINX_RAM128X1D (variant 1) accepted.
    Mapping to bram type $__XILINX_RAM128X1D (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__XILINX_RAM128X1D failed.
  No acceptable bram resources found.

3.9. Executing TECHMAP pass (map to technology primitives).

3.9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/drams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/drams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAM32X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM64X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM128X1D'.
Successfully finished Verilog frontend.

3.9.2. Continuing TECHMAP pass.
No more expansions possible.

3.10. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell cpu/$procmux$1020.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \idata [6:0]
    best permutation: { \idata [1:0] \idata [6:2] }
    best xor mask: 7'1100000
      2: 7'0100011 -> 7'1101000 -> 7'0001000: { \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31:25] \idata [11:7] }
      3: 7'0010011 -> 7'1100100 -> 7'0000100: $2\immgen[31:0]
      4: 7'1100011 -> 7'1111000 -> 7'0011000: { \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [7] \idata [30:25] \idata [11:8] 1'0 }
      5: 7'1101111 -> 7'1111011 -> 7'0011011: { \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [19:12] \idata [20] \idata [30:21] 1'0 }
    choices: 4
    min choice: 4
    max choice: 27
    range density: 16%
    absolute density: 14%
    full case: false
    insufficient density.
Inspecting $pmux cell cpu/$procmux$1108.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \idata [6:0]
    best permutation: { \idata [3:0] \idata [6:4] }
    best xor mask: 7'0011000
      0: 7'0010011 -> 7'0011001 -> 7'0000001: $4\ALUOp4[3:0]
      1: 7'0110011 -> 7'0011011 -> 7'0000011: $3\ALUOp4[3:0]
      2: 7'1100011 -> 7'0011110 -> 7'0000110: $2\ALUOp4[3:0]
    choices: 3
    min choice: 1
    max choice: 6
    range density: 50%
    absolute density: 42%
    full density: 2%
    full case: false
    offset: 7'0000001
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1657.
Inspecting $pmux cell cpu/$procmux$1142.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \idata [6:0]
    best permutation: { \idata [6:4] \idata [1:0] \idata [3:2] }
    best xor mask: 7'1101100
      0: 7'1100011 -> 7'1101100 -> 7'0000000: $procmux$1140_Y
      1: 7'1100111 -> 7'1101101 -> 7'0000001: { $add$cpu.v:71$3_Y [31:1] 1'0 }
      2: 7'1101111 -> 7'1101111 -> 7'0000011: $add$cpu.v:69$2_Y
    choices: 3
    min choice: 0
    max choice: 3
    range density: 75%
    absolute density: 75%
    full density: 2%
    full case: false
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1663.
Inspecting $pmux cell cpu/$procmux$812.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \outALU [1:0]
    best permutation: \outALU [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 4'1000
      1: 2'10 -> 2'10 -> 2'10: 4'0100
      2: 2'01 -> 2'01 -> 2'01: 4'0010
      3: 2'00 -> 2'00 -> 2'00: 4'0001
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1665.
Inspecting $pmux cell cpu/$procmux$826.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \idata [14:12]
    table of choices:
      0: 3'010: $6\dwe[3:0]
      1: 3'001: $5\dwe[3:0]
      2: 3'000: $4\dwe[3:0]
    failed to detect onehot driver. do not optimize.
Inspecting $pmux cell cpu/$procmux$864.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \outALU [1:0]
    best permutation: \outALU [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \drdata [31:24]
      1: 2'10 -> 2'10 -> 2'10: \drdata [23:16]
      2: 2'01 -> 2'01 -> 2'01: \drdata [15:8]
      3: 2'00 -> 2'00 -> 2'00: \drdata [7:0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1667.
Inspecting $pmux cell cpu/$procmux$915.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \outALU [1:0]
    best permutation: \outALU [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31:24] }
      1: 2'10 -> 2'10 -> 2'10: { \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23] \drdata [23:16] }
      2: 2'01 -> 2'01 -> 2'01: { \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15:8] }
      3: 2'00 -> 2'00 -> 2'00: { \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7] \drdata [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1669.
Inspecting $pmux cell cpu/$procmux$930.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \idata [14:12]
    best permutation: \idata [14:12]
    best xor mask: 3'000
      0: 3'101 -> 3'101 -> 3'101: { 16'0000000000000000 $8\drdata_regfile[31:0] }
      1: 3'100 -> 3'100 -> 3'100: { 24'000000000000000000000000 $7\drdata_regfile[31:0] }
      2: 3'010 -> 3'010 -> 3'010: $6\drdata_regfile[31:0]
      3: 3'001 -> 3'001 -> 3'001: $5\drdata_regfile[31:0]
      4: 3'000 -> 3'000 -> 3'000: $4\drdata_regfile[31:0]
    choices: 5
    min choice: 0
    max choice: 5
    range density: 83%
    absolute density: 83%
    full density: 62%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1671.
Inspecting $pmux cell cpu/$procmux$998.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \ALUOp4_wire
    best permutation: \ALUOp4_wire
    best xor mask: 4'0000
      0: 4'1001 -> 4'1001 -> 4'1001: $sshr$cpu.v:357$45_Y
      1: 4'1000 -> 4'1000 -> 4'1000: $sub$cpu.v:354$44_Y
      2: 4'0111 -> 4'0111 -> 4'0111: $and$cpu.v:351$43_Y
      3: 4'0110 -> 4'0110 -> 4'0110: $or$cpu.v:348$42_Y
      4: 4'0101 -> 4'0101 -> 4'0101: $shr$cpu.v:345$41_Y
      5: 4'0100 -> 4'0100 -> 4'0100: $xor$cpu.v:342$40_Y
      6: 4'0011 -> 4'0011 -> 4'0011: { 31'0000000000000000000000000000000 $3\outALU[31:0] }
      7: 4'0010 -> 4'0010 -> 4'0010: { 31'0000000000000000000000000000000 $2\outALU[31:0] }
      8: 4'0001 -> 4'0001 -> 4'0001: $shl$cpu.v:323$37_Y
      9: 4'0000 -> 4'0000 -> 4'0000: $add$cpu.v:320$36_Y
    choices: 10
    min choice: 0
    max choice: 9
    range density: 100%
    absolute density: 100%
    full density: 62%
    update to full case.
    new min choice: 0
    new max choice: 15
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:720:execute$1673.

3.11. Executing OPT pass (performing simple optimizations).

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
<suppressed ~21 debug messages>
Optimizing module regfile.
<suppressed ~197 debug messages>

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

3.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 21 unused cells and 201 unused wires.
<suppressed ~23 debug messages>

3.11.5. Finished fast OPT passes.

3.12. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \registerbank in module \regfile:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 1024 write mux blocks.

3.13. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

3.14. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module regfile:
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8334 for $memory\registerbank$wrmux[31][31][0]$y$8331 -> \registerbank[31].
  removing now obsolete cell $memory\registerbank[31]$1780.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8337 for $memory\registerbank$wrmux[30][31][0]$y$8139 -> \registerbank[30].
  removing now obsolete cell $memory\registerbank[30]$1778.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8340 for $memory\registerbank$wrmux[29][31][0]$y$7947 -> \registerbank[29].
  removing now obsolete cell $memory\registerbank[29]$1776.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8343 for $memory\registerbank$wrmux[28][31][0]$y$7755 -> \registerbank[28].
  removing now obsolete cell $memory\registerbank[28]$1774.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8346 for $memory\registerbank$wrmux[27][31][0]$y$7545 -> \registerbank[27].
  removing now obsolete cell $memory\registerbank[27]$1772.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8349 for $memory\registerbank$wrmux[26][31][0]$y$7353 -> \registerbank[26].
  removing now obsolete cell $memory\registerbank[26]$1770.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8352 for $memory\registerbank$wrmux[25][31][0]$y$7161 -> \registerbank[25].
  removing now obsolete cell $memory\registerbank[25]$1768.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8355 for $memory\registerbank$wrmux[24][31][0]$y$6969 -> \registerbank[24].
  removing now obsolete cell $memory\registerbank[24]$1766.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8358 for $memory\registerbank$wrmux[23][31][0]$y$6757 -> \registerbank[23].
  removing now obsolete cell $memory\registerbank[23]$1764.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8361 for $memory\registerbank$wrmux[22][31][0]$y$6565 -> \registerbank[22].
  removing now obsolete cell $memory\registerbank[22]$1762.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8364 for $memory\registerbank$wrmux[21][31][0]$y$6373 -> \registerbank[21].
  removing now obsolete cell $memory\registerbank[21]$1760.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8367 for $memory\registerbank$wrmux[20][31][0]$y$6181 -> \registerbank[20].
  removing now obsolete cell $memory\registerbank[20]$1758.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8370 for $memory\registerbank$wrmux[19][31][0]$y$5971 -> \registerbank[19].
  removing now obsolete cell $memory\registerbank[19]$1756.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8373 for $memory\registerbank$wrmux[18][31][0]$y$5779 -> \registerbank[18].
  removing now obsolete cell $memory\registerbank[18]$1754.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8376 for $memory\registerbank$wrmux[17][31][0]$y$5587 -> \registerbank[17].
  removing now obsolete cell $memory\registerbank[17]$1752.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8379 for $memory\registerbank$wrmux[16][31][0]$y$5395 -> \registerbank[16].
  removing now obsolete cell $memory\registerbank[16]$1750.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8382 for $memory\registerbank$wrmux[15][31][0]$y$5181 -> \registerbank[15].
  removing now obsolete cell $memory\registerbank[15]$1748.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8385 for $memory\registerbank$wrmux[14][31][0]$y$4989 -> \registerbank[14].
  removing now obsolete cell $memory\registerbank[14]$1746.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8388 for $memory\registerbank$wrmux[13][31][0]$y$4797 -> \registerbank[13].
  removing now obsolete cell $memory\registerbank[13]$1744.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8391 for $memory\registerbank$wrmux[12][31][0]$y$4605 -> \registerbank[12].
  removing now obsolete cell $memory\registerbank[12]$1742.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8394 for $memory\registerbank$wrmux[11][31][0]$y$4395 -> \registerbank[11].
  removing now obsolete cell $memory\registerbank[11]$1740.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8397 for $memory\registerbank$wrmux[10][31][0]$y$4203 -> \registerbank[10].
  removing now obsolete cell $memory\registerbank[10]$1738.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8400 for $memory\registerbank$wrmux[9][31][0]$y$4011 -> \registerbank[9].
  removing now obsolete cell $memory\registerbank[9]$1736.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8403 for $memory\registerbank$wrmux[8][31][0]$y$3819 -> \registerbank[8].
  removing now obsolete cell $memory\registerbank[8]$1734.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8406 for $memory\registerbank$wrmux[7][31][0]$y$3605 -> \registerbank[7].
  removing now obsolete cell $memory\registerbank[7]$1732.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8409 for $memory\registerbank$wrmux[6][31][0]$y$3413 -> \registerbank[6].
  removing now obsolete cell $memory\registerbank[6]$1730.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8412 for $memory\registerbank$wrmux[5][31][0]$y$3221 -> \registerbank[5].
  removing now obsolete cell $memory\registerbank[5]$1728.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8415 for $memory\registerbank$wrmux[4][31][0]$y$3029 -> \registerbank[4].
  removing now obsolete cell $memory\registerbank[4]$1726.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8418 for $memory\registerbank$wrmux[3][31][0]$y$2817 -> \registerbank[3].
  removing now obsolete cell $memory\registerbank[3]$1724.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8421 for $memory\registerbank$wrmux[2][31][0]$y$2615 -> \registerbank[2].
  removing now obsolete cell $memory\registerbank[2]$1722.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8424 for $memory\registerbank$wrmux[1][31][0]$y$2411 -> \registerbank[1].
  removing now obsolete cell $memory\registerbank[1]$1720.
  created $dffe cell $auto$dff2dffe.cc:215:handle_dff_cell$8427 for $memory\registerbank$wrmux[0][31][0]$y$2203 -> \registerbank[0].
  removing now obsolete cell $memory\registerbank[0]$1718.

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.
<suppressed ~3133 debug messages>

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$942.
    dead port 3/3 on $pmux $procmux$942.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1644: $0$memwr$\registerbank$regfile.v:47$175_EN[31:0]$279 [31] -> 1'1
  Analyzing evaluation results.
Removed 2 multiplexer ports.
<suppressed ~62 debug messages>

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1272: { \MemtoReg $eq$cpu.v:308$27_Y $eq$cpu.v:308$28_Y $eq$cpu.v:308$31_Y $procmux$1018_CMP $procmux$1021_CMP [0] $procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1270: { \MemtoReg $eq$cpu.v:308$28_Y $procmux$1018_CMP $procmux$1023_CMP $procmux$1025_CMP $procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1266: { \MemtoReg $eq$cpu.v:308$28_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1262: { \MemtoReg $eq$cpu.v:308$31_Y $procmux$1018_CMP $procmux$1021_CMP [0] $procmux$1023_CMP }
    Consolidated identical input bits for $mux cell $procmux$1014:
      Old ports: A={ \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31] \idata [31:20] }, B={ 27'000000000000000000000000000 \idata [24:20] }, Y=$2\immgen[31:0]
      New ports: A=\idata [31:25], B=7'0000000, Y=$2\immgen[31:0] [11:5]
      New connections: { $2\immgen[31:0] [31:12] $2\immgen[31:0] [4:0] } = { $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] $2\immgen[31:0] [11] \idata [24:20] }
    Consolidated identical input bits for $pmux cell $procmux$1071:
      Old ports: A=4'0000, B=12'100000100011, Y=$2\ALUOp4[3:0]
      New ports: A=3'000, B=9'100010011, Y={ $2\ALUOp4[3:0] [3] $2\ALUOp4[3:0] [1:0] }
      New connections: $2\ALUOp4[3:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$785:
      Old ports: A=4'0000, B=4'1111, Y=$6\dwe[3:0]
      New ports: A=1'0, B=1'1, Y=$6\dwe[3:0] [0]
      New connections: $6\dwe[3:0] [3:1] = { $6\dwe[3:0] [0] $6\dwe[3:0] [0] $6\dwe[3:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$798:
      Old ports: A=4'0000, B=8'00111100, Y=$5\dwe[3:0]
      New ports: A=2'00, B=4'0110, Y={ $5\dwe[3:0] [2] $5\dwe[3:0] [0] }
      New connections: { $5\dwe[3:0] [3] $5\dwe[3:0] [1] } = { $5\dwe[3:0] [2] $5\dwe[3:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$838:
      Old ports: A=\rs2_regfile, B={ \rs2_regfile [7:0] \rs2_regfile [7:0] \rs2_regfile [7:0] \rs2_regfile [7:0] \rs2_regfile [15:0] \rs2_regfile [15:0] }, Y=$3\dwdata[31:0]
      New ports: A=\rs2_regfile [31:8], B={ \rs2_regfile [7:0] \rs2_regfile [7:0] \rs2_regfile [7:0] \rs2_regfile [15:0] \rs2_regfile [15:8] }, Y=$3\dwdata[31:0] [31:8]
      New connections: $3\dwdata[31:0] [7:0] = \rs2_regfile [7:0]
    Consolidated identical input bits for $pmux cell $procmux$898:
      Old ports: A=0, B={ \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15] \drdata [15:0] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31] \drdata [31:16] }, Y=$5\drdata_regfile[31:0]
      New ports: A=16'0000000000000000, B={ \drdata [15:0] \drdata [31:16] }, Y=$5\drdata_regfile[31:0] [15:0]
      New connections: $5\drdata_regfile[31:0] [31:16] = { $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] $5\drdata_regfile[31:0] [15] }
    Consolidated identical input bits for $mux cell $ternary$cpu.v:181$22:
      Old ports: A=4'0000, B=4'1000, Y=$ternary$cpu.v:181$22_Y
      New ports: A=1'0, B=1'1, Y=$ternary$cpu.v:181$22_Y [3]
      New connections: $ternary$cpu.v:181$22_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $ternary$cpu.v:183$23:
      Old ports: A=4'0101, B=4'1001, Y=$ternary$cpu.v:183$23_Y
      New ports: A=2'01, B=2'10, Y=$ternary$cpu.v:183$23_Y [3:2]
      New connections: $ternary$cpu.v:183$23_Y [1:0] = 2'01
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $procmux$949:
      Old ports: A=\rs2_regfile, B=$3\dwdata[31:0], Y=$2\dwdata[31:0]
      New ports: A=\rs2_regfile [31:8], B=$3\dwdata[31:0] [31:8], Y=$2\dwdata[31:0] [31:8]
      New connections: $2\dwdata[31:0] [7:0] = \rs2_regfile [7:0]
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 13 changes.

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 1 cells.

3.15.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 3159 unused wires.
<suppressed ~2 debug messages>

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
<suppressed ~2 debug messages>
Optimizing module regfile.
<suppressed ~1 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

3.15.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
Optimizing module regfile.

3.15.16. Finished OPT passes. (There is nothing left to do.)

3.16. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping cpu.$procdff$1255 ($dff).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8334 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8337 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8340 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8343 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8346 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8349 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8352 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8355 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8358 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8361 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8364 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8367 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8370 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8373 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8376 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8379 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8382 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8385 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8388 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8391 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8394 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8397 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8400 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8403 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8406 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8409 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8412 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8415 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8418 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8421 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8424 ($dffe).
Mapping regfile.$auto$dff2dffe.cc:215:handle_dff_cell$8427 ($dffe).

3.17. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.18.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

3.18.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:925fe5fe7df865b77fc2e4b1b6e3a3bb26be3ee7$paramod$1d315e053015f90eab3af4490b48924d04f52834\_90_shift_shiftx for cells of type $shift.
Using template $paramod$bf3b5fab9e093d19bbea16c6516a73d098dbaa75\_80_xilinx_alu for cells of type $alu.
Using template $paramod$2827e7d34c07400d403bef957360fef4bde6a36b\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:f91210189ea1ca482f535772e29136d34387f5e1$paramod$d49ca568a452884daf082fad0451c61a0aa3c503\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cfe18f9dcbf321cb6311994a8efc1e30675937c3$paramod$7293aed416beb8760e5389a199e73fea480f82b9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:2bc84b28b377a1f7607335a2fb61c73ebd237d44$paramod$d04910a2683783587c2f5db5df7ffe1b5ee2498a\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:e7214e8bd05a28e58319966b0df5f8236d0271c3$paramod$9852e737f52c689a5201940ede7b10a925704df2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$616bc737fc20a0b56f184bcda6509db70a8b8664\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:72f169cfb8bfa9048819c8bedc6b295364572284$paramod$e82f95b66701918fca10f3cd05193671f64c61b0\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod$constmap:4013cb69f037b9a2c0ad98f4c805bd9b763293ed$paramod$e2d446ead7e5da4d0289b8c480490e913390beeb\_90_shift_shiftx for cells of type $shiftx.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=7:Y_WIDTH=7:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=7:Y_WIDTH=7:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=7:Y_WIDTH=7:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod$constmap:f878916f90208bb98b87d142dad8e52eeeec018e$paramod$ba696c209216a59b86db0a948b1249b7c4de2736\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ed0e7b60ee0d374b6722444b11ce7533faf826e2\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$719b7377ef9ef9687a4f925f8696c903232706da\_80_xilinx_alu for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod$71fe29f31c06a098de76e755526458481e81b0f6\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3779 debug messages>

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.
<suppressed ~785 debug messages>
Optimizing module regfile.
<suppressed ~1 debug messages>

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
<suppressed ~6228 debug messages>
Finding identical cells in module `\regfile'.
<suppressed ~15 debug messages>
Removed a total of 2081 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \regfile..
Removed 1391 unused cells and 666 unused wires.
<suppressed ~1393 debug messages>

3.19.5. Finished fast OPT passes.

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\_90_dff_nn0_to_np0'.
Generating RTLIL representation for module `\_90_dff_pn0_to_pp0'.
Generating RTLIL representation for module `\_90_dff_nn1_to_np1'.
Generating RTLIL representation for module `\_90_dff_pn1_to_pp1'.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Successfully finished Verilog frontend.

3.20.3. Continuing TECHMAP pass.
No more expansions possible.

3.21. Executing ABC pass (technology mapping using ABC).

3.21.1. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 2596 gates and 2930 wires to a netlist network with 331 inputs and 473 outputs.

3.21.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2388
ABC RESULTS:        internal signals:     2126
ABC RESULTS:           input signals:      331
ABC RESULTS:          output signals:      473
Removing temp directory.

3.21.2. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 3210 gates and 4285 wires to a netlist network with 1073 inputs and 1120 outputs.

3.21.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.21.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3520
ABC RESULTS:        internal signals:     2092
ABC RESULTS:           input signals:     1073
ABC RESULTS:          output signals:     1120
Removing temp directory.
Removed 0 unused cells and 2028 unused wires.

3.22. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.23.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Successfully finished Verilog frontend.

3.23.3. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\_90_dff_nn0_to_np0'.
Generating RTLIL representation for module `\_90_dff_pn0_to_pp0'.
Generating RTLIL representation for module `\_90_dff_nn1_to_np1'.
Generating RTLIL representation for module `\_90_dff_pn1_to_pp1'.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Successfully finished Verilog frontend.

3.23.4. Continuing TECHMAP pass.
Using template $paramod$8b84ec7333b002692f79c25180d9974659997735\$lut for cells of type $lut.
Using template $paramod$406845586954900e1c71b862485bf3dd60edfd56\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod$96113708e89a8a27e23ca04a7912401770a50b67\$lut for cells of type $lut.
Using template $paramod$d3854e401fe5b8b146829835823fbfb0b0c02108\$lut for cells of type $lut.
Using template $paramod$57619346c001bba14f685682aaa48a843cd5a7a5\$lut for cells of type $lut.
Using template $paramod$f6911cf108a4df89c75c9b82ae7f908be1d48942\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod$2ff72183f9592aa4a479564a83c36ba705eed9c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod$ef3d5db408808d3177d7b8861ca0e5818a59ab30\$lut for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod$1874b5e335adabc49411e901e7fc587e106f13fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod$4db993541c7e3d70a8452228a343c54c4ebf9add\$lut for cells of type $lut.
Using template $paramod$e3fa70e13bae4612888b0ee127fa2f06033e307c\$lut for cells of type $lut.
Using template $paramod$28c0787ccc12daa63318773b6293e301ddad329f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod$f81f60da4f572e85b0bbc467ffb46b1ab8aa6ec0\$lut for cells of type $lut.
Using template $paramod$1929d44748517239e36a599c0facfb62ddb99607\$lut for cells of type $lut.
Using template $paramod$29741a0ca85de03b05732497a91938d9f0f2e75e\$lut for cells of type $lut.
Using template $paramod$ec86b01333c98c9b0901dd574c03dce3d78720f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod$8a492e80ebeb6f9ab7a9ebdbe46a0cf940c3c700\$lut for cells of type $lut.
Using template $paramod$e87928c9c46b0cba4d39096ed4bc0174f5730df8\$lut for cells of type $lut.
Using template $paramod$0fcfcac895a251992d83124718c304806aee0e25\$lut for cells of type $lut.
Using template $paramod$5b060a81418b371246e2371f38d5b26904067c97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod$fe2e916c4a584268446dc944dad11071ad369288\$lut for cells of type $lut.
Using template $paramod$32bb39d76fc7a8f8e275e40fbdb04bbe9c27df86\$lut for cells of type $lut.
Using template $paramod$2372381f45d474b3eb5c787077cd8c0e73353efe\$lut for cells of type $lut.
Using template $paramod$e87633aa33ad09d949a6bcdf2a13b9bf7923d131\$lut for cells of type $lut.
Using template $paramod$4266f47e50d92aaa9f0abe526e1897112700a1b7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod$d332c140cb4923288068d8a82e6bd6c03cf3cbdd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110010101010 for cells of type $lut.
Using template $paramod$3da916e1c5705810970d14a41b8c266d3136a8ba\$lut for cells of type $lut.
Using template $paramod$08751e74d4aa1fd25dcbe28fa47910a1b2eee7bd\$lut for cells of type $lut.
Using template $paramod$e0993323d05c7e9d72e9635be7c857f416be0e1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32767 for cells of type $lut.
Using template $paramod$190c1eb6625f8032b16b3e629910dc099fd508bc\$lut for cells of type $lut.
Using template $paramod$8b96255b22b9ebc59e2c1bca1f552f3eac326893\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=786442 for cells of type $lut.
Using template $paramod$56f3e246421b6b29fd066d86d01fc72a1f44c94f\$lut for cells of type $lut.
Using template $paramod$9590c774622c991e5010904e90ada5faa2c937a0\$lut for cells of type $lut.
Using template $paramod$8b6e222df5d3f2dc69d974f505c91f00d3d68b3a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod$b024f83ebc0f1a1ab7343ff69cdaea8f8d9a117b\$lut for cells of type $lut.
Using template $paramod$deaae0465e5419aea5f372ef73d408ffb20c922c\$lut for cells of type $lut.
Using template $paramod$4adb9039c9192da0c8ae0151ecb24940c9c36b25\$lut for cells of type $lut.
Using template $paramod$ef8a186887f0becd5ab7a30389af2b2003c60641\$lut for cells of type $lut.
Using template $paramod$ab1f2606021779d9835fb7e3d160b0ca53a3c85d\$lut for cells of type $lut.
Using template $paramod$9d6910beb408f071667f305c0a1d63d7ef5d0268\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod$5028a7c5b73f7ed111ed38a3165460ad1d34c16b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod$a557505678cb409c1928af0c186ed0eb1f58c68e\$lut for cells of type $lut.
Using template $paramod$576b93944dc71124c1d174d52edb11d15c2f807b\$lut for cells of type $lut.
Using template $paramod$36fff58554dc4dc455d35ef9dbbb2e00b8b9103f\$lut for cells of type $lut.
Using template $paramod$9c1fdb72bfab429eb035e50b86046f0edb412905\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1342111744 for cells of type $lut.
Using template $paramod$656e4feb12799d2e78b009ab2a2412e2f0300f4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod$eab92af21c69538558d03bd2b499ab7b348053ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429409551 for cells of type $lut.
Using template $paramod$e22d3901d8cb6f0f9c3212e3eab1d88f3ad5612f\$lut for cells of type $lut.
Using template $paramod$d1e8891ef4a8cef22624b7688c123c0794e13b02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429409791 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=889192448 for cells of type $lut.
Using template $paramod$c456322643e4655cfce0b281a3e1e0cb54ff31d6\$lut for cells of type $lut.
Using template $paramod$fb9001bf340887d4c19ffe1d4f10be75682e74c9\$lut for cells of type $lut.
Using template $paramod$f7918e91f2fe494b245476a7069ae673255ffbbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=987409 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod$3b2f0dff96e571232f834c3029f8cbc4266d191d\$lut for cells of type $lut.
Using template $paramod$3f60a70b2e8830ce92d5e22269db27f5fb16c3de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073774591 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5e6950c0c6e9ba60c389455d654373bed65f245c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110101111100110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod$24a943404187639e09b69c6a2ed335f7793ea669\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod$3f4e0d5ec11dc37a0ed21e65086bf4d72f625b66\$lut for cells of type $lut.
Using template $paramod$a2488ee4c5f1af6df766539f04b204b3869f88e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod$cb77cee495d8b144d9901e6de6d528435c53f739\$lut for cells of type $lut.
Using template $paramod$65810cc7dcd8ef17d0dbb111feeb22f517b36fd7\$lut for cells of type $lut.
Using template $paramod$269ee9baf7698889ff20e8f2c85027cd6f1d06a3\$lut for cells of type $lut.
Using template $paramod$0ee58a0cdfa7d0ae97feb3d27d4c5bd7ba954134\$lut for cells of type $lut.
Using template $paramod$21b2e4902ea35af6977a2f82d3d5c1b1a9366c8c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod$ef3a828be11ac473b4a86503df7407f740f6dfd2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110100111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010010101011111110000000011 for cells of type $lut.
Using template $paramod$28a96434500427d9bf5603da1fab67fb789a8bc9\$lut for cells of type $lut.
Using template $paramod$06e93c4f0dc39aba229cfac9bf4eef605e60d5ad\$lut for cells of type $lut.
Using template $paramod$a82a36268c93c4bf4e86aa050bf796140d988705\$lut for cells of type $lut.
Using template $paramod$cc7042154ca1063336492fc00d4b1d8f754fce89\$lut for cells of type $lut.
Using template $paramod$a5842f4478bc882bab811a0b5fec2c5769311312\$lut for cells of type $lut.
Using template $paramod$d748f9852b6dcbf019bd4a7773edea15ceb59d48\$lut for cells of type $lut.
Using template $paramod$0d9c02a1430965325b3d201d04eda74e9b1a1264\$lut for cells of type $lut.
Using template $paramod$dd0716ffffc499f5d9b125ba5995e6bc37b09d07\$lut for cells of type $lut.
Using template $paramod$e7e68c0e53d4950f492372131bcb51a858516776\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod$2465351656549f5bb623c271209b8f6e6d96a123\$lut for cells of type $lut.
Using template $paramod$7acbcbec354d3a6c5983f6cd8187ca6455579c03\$lut for cells of type $lut.
Using template $paramod$db7f90fbb79a337197408a616150afe40a49a553\$lut for cells of type $lut.
Using template $paramod$7e2384d4d4e6cca2af00a01510cb6c995640c691\$lut for cells of type $lut.
Using template $paramod$d21bea9a121d199c38b571736b3a7920e648e69b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod$f08ed91909c7ffed8fcdbcb175b81eb891344d99\$lut for cells of type $lut.
Using template $paramod$ad04743333ed791357c881a344d6eac1b16cafbd\$lut for cells of type $lut.
Using template $paramod$5733bb87b9655d6a3ecac0a38b432035c18f3540\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod$c9533b695a0196f1bb125d899e1b0da26c5bd9ed\$lut for cells of type $lut.
Using template $paramod$d1c67d0b31230ab744fd452e5827bd3692759a67\$lut for cells of type $lut.
Using template $paramod$b259987393576f2480ff702a776a8a3a4b5a7df7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65344 for cells of type $lut.
Using template $paramod$212c4337ac8899fe10f22ba9d223928170780684\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod$210bcc9c196c5ce45a68ec864c78ab2624cb6138\$lut for cells of type $lut.
Using template $paramod$e09c1aebc9a48dcffac083a53b91a01c4105abb5\$lut for cells of type $lut.
Using template $paramod$a84faaf614dc2e05efc636e21fbdb537c3c728d6\$lut for cells of type $lut.
Using template $paramod$9f756c6bd2f0e4ddf3d4bb2afe0aa2f9b966f370\$lut for cells of type $lut.
Using template $paramod$ada02beb5ecc76978d7de8d05a51d7535efcfabb\$lut for cells of type $lut.
Using template $paramod$415a62358290b70884679c86908ca13925457cd5\$lut for cells of type $lut.
Using template $paramod$8d90f29ac05fe9d27eb1766a3ec49c3bdccad116\$lut for cells of type $lut.
Using template $paramod$bbe31c896e87ed653a3eb2f6bf6e19793736429f\$lut for cells of type $lut.
Using template $paramod$c760d8d2692b43808984dfef6d42900a56182921\$lut for cells of type $lut.
Using template $paramod$6c539f36ffecc16d62e16047cc690559be130139\$lut for cells of type $lut.
Using template $paramod$efaf276713ad9677d49c07d60e5151778de60331\$lut for cells of type $lut.
Using template $paramod$ad1e04aed7e8a31719a7329a8a064ead748cc6e9\$lut for cells of type $lut.
Using template $paramod$55bcea949a1cfe16efc79ddf13280b9794ada065\$lut for cells of type $lut.
Using template $paramod$ee85923d30bca223c9a61b37876c9c7b3e227bc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000000000000000000000000000 for cells of type $lut.
Using template $paramod$0f5dea97ac0bb6ef66c55c65bc91f9e9e6b79a1b\$lut for cells of type $lut.
Using template $paramod$7650a9903ae7e24d97cc090eb25d10e325bf0743\$lut for cells of type $lut.
Using template $paramod$f3e35939eb32bdd5b14e8fdbff437d4907256d6e\$lut for cells of type $lut.
Using template $paramod$d7f580d834df2618653a767af56178ed1a9271de\$lut for cells of type $lut.
Using template $paramod$5979cca0c0e9fa47ae5acf1c7dc6105cb692ec49\$lut for cells of type $lut.
Using template $paramod$57ae991738e404f5dc55593fe8ef69bc175827e8\$lut for cells of type $lut.
Using template $paramod$0562ac40c1ed5d3e778846f6f1dad31aa27788f7\$lut for cells of type $lut.
Using template $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod$1ee520bf5822c2b2b444c02dc72af3bf927c7054\$lut for cells of type $lut.
Using template $paramod$0fa25edf6b73e4b08c339321ed94fc59cfd3fe0a\$lut for cells of type $lut.
Using template $paramod$edfeb6b2208cf4475ba2cc54d1e2bc66cf769537\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16639 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod$5a01975fce76a0107e4a23ad2aa6d33bc4f79372\$lut for cells of type $lut.
Using template $paramod$7e522c186e7f385786490ca7e7dde6b086a2eeef\$lut for cells of type $lut.
Using template $paramod$63692ccc9c608ee75ff4950ba79856073230cb18\$lut for cells of type $lut.
Using template $paramod$0a76c101bd176f8b893733385410471c2bf9fbe3\$lut for cells of type $lut.
Using template $paramod$8a72efc3f73e014f7d256a72d47aa04df3c8b5fc\$lut for cells of type $lut.
Using template $paramod$edad49495046faa3fe7f77f2dac415d34912da5b\$lut for cells of type $lut.
Using template $paramod$886a557cf96483adfdaadf5931bf8279647dbb9c\$lut for cells of type $lut.
Using template $paramod$3f90aed0d8eb548f602005ffe2ca4ddb51e8f26a\$lut for cells of type $lut.
Using template $paramod$6a426174edb9b27929d0cfd4f0ac620ab5c4192b\$lut for cells of type $lut.
Using template $paramod$9e49f9a0535fd263e69ceb4a37c3e9f47e21ff22\$lut for cells of type $lut.
Using template $paramod$db579c78897d39cd6c59a7d7c9ba533f4323bf4d\$lut for cells of type $lut.
Using template $paramod$6c3bb0f691e29a0bfd1b8e2b2644fcda3c4c2b2f\$lut for cells of type $lut.
Using template $paramod$ada27a73063e6a5495e1b43562432395a507f391\$lut for cells of type $lut.
Using template $paramod$5843b8db1224b4c77ecadaef2896490ecceb1196\$lut for cells of type $lut.
Using template $paramod$c749d2c80107de3fd8fa78b63a9256e161f5fca0\$lut for cells of type $lut.
Using template $paramod$fd981d57d953ba8dcac298d3386c951aac959b56\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod$a67e0b7193ab20816c145d8fe7b95449ff67171d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1911 for cells of type $lut.
Using template $paramod$fbe8bd139173145c97703d51bcfb7bc810adf272\$lut for cells of type $lut.
Using template $paramod$56da2a9278dc35b85178e38049272cf50e75f5b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod$32753fb42ae888aa912de50a315ed304c2966307\$lut for cells of type $lut.
Using template $paramod$1481dcca57b85c5e4b56a77e1e99576958fee495\$lut for cells of type $lut.
Using template $paramod$b8d3ffd16ce1df0cbcd327716e1f99981f57197f\$lut for cells of type $lut.
Using template $paramod$458e3045b4a8a52c8512408e5bf0dd9272e3ffbd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101011010 for cells of type $lut.
Using template $paramod$2b041a6a6f316e99b6a9a4d535607946f3e5258c\$lut for cells of type $lut.
Using template $paramod$12cbdecaea7b0f49a28e67bd5f823be1024ac144\$lut for cells of type $lut.
Using template $paramod$c6275a77b42575f19ffdc945a3d37f552a5ca541\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod$d8efbab0b7f5873e2916bf5a613bbec9b9eb9011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod$f0928f6f40b3d9aaa1a3bfe69f2bb532c4eabcd6\$lut for cells of type $lut.
Using template $paramod$b6635237cfa3ec81a459adc354df302e1f25096b\$lut for cells of type $lut.
Using template $paramod$17e34c626d686fe1a51d03710240d94ea26825f3\$lut for cells of type $lut.
Using template $paramod$4292a36956ca0a4fca8f38a3b5df446cb8caf469\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod$0df477cdf89614abec5af3ac8deedc3a21971cae\$lut for cells of type $lut.
Using template $paramod$4d1aded09cd26f19314858c19b76018b6162a468\$lut for cells of type $lut.
Using template $paramod$85d1911d9b878910924de0fe5d7c4b160642c02c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110001000000000000 for cells of type $lut.
Using template $paramod$2dc8de2f2276472ce4f7ab758b5740c56e5a5284\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=47883 for cells of type $lut.
Using template $paramod$f43985bc456069ec31a0fd38facee912abe02238\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100011000000000000000000000000 for cells of type $lut.
Using template $paramod$6e22e588f5b7077e40229676cdf198b4b5e9c07a\$lut for cells of type $lut.
Using template $paramod$0dbfc72b121620d1ff8f9f75b225030ad3c22f90\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=57103 for cells of type $lut.
Using template $paramod$7060264ac2ec2ec94d8a817a118f8d77d5dbf1d7\$lut for cells of type $lut.
Using template $paramod$d5ad37c3e337d8babfeb3b50ccf38e4e61eabdb7\$lut for cells of type $lut.
Using template $paramod$c4f93b5df4fb4c3a5d683bda9cf184adba4cad0c\$lut for cells of type $lut.
Using template $paramod$5fd40f1f3197260017359014257be4170ee5f0b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod$76a4c7bdf382d3802b9d0b8abe2684842fe3cfd2\$lut for cells of type $lut.
Using template $paramod$36823977709853d7de59cfd8f07978699979f33f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=286195712 for cells of type $lut.
Using template $paramod$3d92174b942c8fec57935e579d35d5bdf301fc25\$lut for cells of type $lut.
Using template $paramod$af49b7a9906d944d66fbab6bdb0a285d9b2667c9\$lut for cells of type $lut.
Using template $paramod$94b94f3237248a153e7275f10208f340922f6359\$lut for cells of type $lut.
Using template $paramod$b3662a3308f25394977b5501775f4fcccf5f3bd3\$lut for cells of type $lut.
Using template $paramod$6e6742c33d9414775f226b960950fabeb04e8695\$lut for cells of type $lut.
Using template $paramod$e73a18c1046e3265cb2db8384164a7e55300f9c3\$lut for cells of type $lut.
Using template $paramod$54199f2ddbc1b5bcca2d603daeddba1adf48eaf5\$lut for cells of type $lut.
Using template $paramod$25ff5a7560c6feaad344561b7bf974511640aafc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111100101010100000000000000000 for cells of type $lut.
Using template $paramod$95d29ab8274ada767692fd66dac9462b7a1b9233\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001111111111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod$61d2d92508d414c84079384a2e72a2cffb75dd54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod$805c0aa8fef0c62a73524139187f84892e241f57\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111000100010000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod$f9b2b7035b342ab57deced15559b99dd3ee22418\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=14545136 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=14487311 for cells of type $lut.
Using template $paramod$a259108f8781d64e236f7c6f6708d6d0368aa9d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod$4c16718133796730a8f2ed6511ab7234fbc8c952\$lut for cells of type $lut.
Using template $paramod$63cd27090e8c1b75c54f6041f2cea3b6c6b8059a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=8355711 for cells of type $lut.
Using template $paramod$082e75ea2708ca618fd66da2f96cd6887c13f7bc\$lut for cells of type $lut.
Using template $paramod$050b3f148c776f233d0f4beaf9e775957c82093d\$lut for cells of type $lut.
Using template $paramod$2355c57f8eb2ded5748e1f04b66ef32512926f82\$lut for cells of type $lut.
Using template $paramod$39381056fdf49e26bdc77640593a5ea211563907\$lut for cells of type $lut.
Using template $paramod$e3bc25a976ebe90d5b076813147849b6d3784253\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252641399 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod$a52e6396e419a4ff1b8faf2f6cf8862d3850b33d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod$776f5cd8b32550c5ef891e19999a4f4574bf07f8\$lut for cells of type $lut.
Using template $paramod$aff236128e621f905715598ef0a7177fd40b1a16\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=117440512 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod$aac0093b872de35eb8f3e9becae07cb8bab32931\$lut for cells of type $lut.
Using template $paramod$919893048663aaec74ca4d27b3159553bc611eba\$lut for cells of type $lut.
Using template $paramod$efe6857916e00b577fe9b59d28783c3ab13f0269\$lut for cells of type $lut.
Using template $paramod$95c6a64df76131b90399696387f6e4430aa0bf89\$lut for cells of type $lut.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template $paramod$9d0657a5f11eab9a2ebccdba21a5812e1b06ff33\$lut for cells of type $lut.
Using template $paramod$05b7e8229d9a7a31e653ac7a3cef172aa16e73f1\$lut for cells of type $lut.
Using template $paramod$7dc7c891cf3c790c25aac24b42cb99d63e14f42a\$lut for cells of type $lut.
Using template $paramod$a1999d6d6a904acf83979cc5882817a27744ff83\$lut for cells of type $lut.
Using template $paramod$39cd98414d41ff83a7aedd85abb23bb8aa61b3d2\$lut for cells of type $lut.
Using template $paramod$43d36707918893cdc94f3173e86faa45633b8ce7\$lut for cells of type $lut.
Using template $paramod$b04fff3ae85849ed55fc705ae5176eb40a236cb4\$lut for cells of type $lut.
Using template $paramod$d5c013b77b78b3ec2d321f21957799cc89fff543\$lut for cells of type $lut.
Using template $paramod$ab37d2330c09ebcef613acd73dcef9907779354e\$lut for cells of type $lut.
Using template $paramod$7a737e5d3e2e23a6a857fbe096678436e50b1f8d\$lut for cells of type $lut.
Using template $paramod$20ab94e3fb59ba497a811fdd03f7069766baeb73\$lut for cells of type $lut.
Using template $paramod$6c02d57d98cf3f057b2ae5b6cdac71ecc848ec72\$lut for cells of type $lut.
Using template $paramod$e5401925f05569a2033adfb48d64ba7b2a02bae8\$lut for cells of type $lut.
Using template $paramod$d059fe5a66b8dc8ed880b44bd823cd90e5d9f4b7\$lut for cells of type $lut.
Using template $paramod$636825b6f64b1fdf40a37f18739ef7743a862591\$lut for cells of type $lut.
Using template $paramod$fbd8f90e6edf797d5713291e0ccfc3180400c111\$lut for cells of type $lut.
Using template $paramod$d0ac53930a1b4c838240451557918b05ff4f327e\$lut for cells of type $lut.
Using template $paramod$4cfd945d3c3f48c0647d290429be39fc4e2b738d\$lut for cells of type $lut.
Using template $paramod$ce3c8452273be5297327a01a9ea28246ed52aed0\$lut for cells of type $lut.
Using template $paramod$ddd0299ff04df27c401369dd731b89ac1fef50fe\$lut for cells of type $lut.
Using template $paramod$764b54c448dc6d3451cf5677e27c53aa9b38192e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111100001110111011101110 for cells of type $lut.
Using template $paramod$ba802ae300a3cda7779534da148e63f6c06b1f2b\$lut for cells of type $lut.
Using template $paramod$3126902c87dd3f05eafeea593490bd792bae0033\$lut for cells of type $lut.
Using template $paramod$4f01feb1ce38cfbce9942d8a283e6679f6f8a4b8\$lut for cells of type $lut.
Using template $paramod$7df7cb2972de852e31ecf06f725818880583fc48\$lut for cells of type $lut.
Using template $paramod$4bb80efc5bf3d471119ab7084502f4a0e880517d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod$61c94d2d5e35b95ba821b255a427540b4d889699\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod$4181eb1405bf431be050774215010e0d9500ce44\$lut for cells of type $lut.
Using template $paramod$8a8ff953f6129e122047d149f8c084d3c0ee8047\$lut for cells of type $lut.
Using template $paramod$b80d6e2b1756ae6e0c5ee0f7b47689a03e739a1a\$lut for cells of type $lut.
Using template $paramod$bb05ed0b0d55e5916e24b50afcb767a0a3d0d456\$lut for cells of type $lut.
Using template $paramod$609a9f783ed2f637c8320794f1a00a9f2efa37af\$lut for cells of type $lut.
Using template $paramod$f1faaca0c1d82e8e63c7fc2c00cabbbe37ac2d97\$lut for cells of type $lut.
Using template $paramod$001381e47db6c68c148c00b4a34f741e8965cad2\$lut for cells of type $lut.
Using template $paramod$c80f6f39143ea9c8eaed0b045c5470e8d91a2b04\$lut for cells of type $lut.
Using template $paramod$71ea3e1028a0fb2f71635df4109866a8b9eed1f2\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~7344 debug messages>

3.24. Executing DFFINIT pass (set INIT param on FF cells).
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8432.INIT (port=Q, net=\iaddr [4]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8430.INIT (port=Q, net=\iaddr [2]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8428.INIT (port=Q, net=\iaddr [0]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8429.INIT (port=Q, net=\iaddr [1]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8455.INIT (port=Q, net=\iaddr [27]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8454.INIT (port=Q, net=\iaddr [26]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8452.INIT (port=Q, net=\iaddr [24]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8458.INIT (port=Q, net=\iaddr [30]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8457.INIT (port=Q, net=\iaddr [29]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8456.INIT (port=Q, net=\iaddr [28]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8459.INIT (port=Q, net=\iaddr [31]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8453.INIT (port=Q, net=\iaddr [25]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8451.INIT (port=Q, net=\iaddr [23]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8450.INIT (port=Q, net=\iaddr [22]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8449.INIT (port=Q, net=\iaddr [21]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8448.INIT (port=Q, net=\iaddr [20]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8447.INIT (port=Q, net=\iaddr [19]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8446.INIT (port=Q, net=\iaddr [18]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8445.INIT (port=Q, net=\iaddr [17]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8444.INIT (port=Q, net=\iaddr [16]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8443.INIT (port=Q, net=\iaddr [15]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8442.INIT (port=Q, net=\iaddr [14]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8441.INIT (port=Q, net=\iaddr [13]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8440.INIT (port=Q, net=\iaddr [12]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8439.INIT (port=Q, net=\iaddr [11]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8438.INIT (port=Q, net=\iaddr [10]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8437.INIT (port=Q, net=\iaddr [9]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8436.INIT (port=Q, net=\iaddr [8]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8435.INIT (port=Q, net=\iaddr [7]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8434.INIT (port=Q, net=\iaddr [6]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8433.INIT (port=Q, net=\iaddr [5]) to 1'0.
Setting cpu.$auto$simplemap.cc:420:simplemap_dff$8431.INIT (port=Q, net=\iaddr [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8727.INIT (port=Q, net=\registerbank[23] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8855.INIT (port=Q, net=\registerbank[19] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8791.INIT (port=Q, net=\registerbank[21] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8823.INIT (port=Q, net=\registerbank[20] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8567.INIT (port=Q, net=\registerbank[28] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8695.INIT (port=Q, net=\registerbank[24] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9047.INIT (port=Q, net=\registerbank[13] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8983.INIT (port=Q, net=\registerbank[15] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8599.INIT (port=Q, net=\registerbank[27] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8569.INIT (port=Q, net=\registerbank[28] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8697.INIT (port=Q, net=\registerbank[24] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8601.INIT (port=Q, net=\registerbank[27] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8633.INIT (port=Q, net=\registerbank[26] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9080.INIT (port=Q, net=\registerbank[12] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9176.INIT (port=Q, net=\registerbank[9] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9208.INIT (port=Q, net=\registerbank[8] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8568.INIT (port=Q, net=\registerbank[28] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8696.INIT (port=Q, net=\registerbank[24] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8600.INIT (port=Q, net=\registerbank[27] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8632.INIT (port=Q, net=\registerbank[26] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9016.INIT (port=Q, net=\registerbank[14] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9112.INIT (port=Q, net=\registerbank[11] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9144.INIT (port=Q, net=\registerbank[10] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8726.INIT (port=Q, net=\registerbank[23] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8854.INIT (port=Q, net=\registerbank[19] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8790.INIT (port=Q, net=\registerbank[21] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8822.INIT (port=Q, net=\registerbank[20] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8950.INIT (port=Q, net=\registerbank[16] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9078.INIT (port=Q, net=\registerbank[12] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9174.INIT (port=Q, net=\registerbank[9] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9206.INIT (port=Q, net=\registerbank[8] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9014.INIT (port=Q, net=\registerbank[14] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9110.INIT (port=Q, net=\registerbank[11] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9142.INIT (port=Q, net=\registerbank[10] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8566.INIT (port=Q, net=\registerbank[28] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8694.INIT (port=Q, net=\registerbank[24] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8598.INIT (port=Q, net=\registerbank[27] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8630.INIT (port=Q, net=\registerbank[26] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8747.INIT (port=Q, net=\registerbank[23] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8875.INIT (port=Q, net=\registerbank[19] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8811.INIT (port=Q, net=\registerbank[21] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8843.INIT (port=Q, net=\registerbank[20] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8971.INIT (port=Q, net=\registerbank[16] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9099.INIT (port=Q, net=\registerbank[12] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9195.INIT (port=Q, net=\registerbank[9] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9227.INIT (port=Q, net=\registerbank[8] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9035.INIT (port=Q, net=\registerbank[14] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9131.INIT (port=Q, net=\registerbank[11] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8587.INIT (port=Q, net=\registerbank[28] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8683.INIT (port=Q, net=\registerbank[25] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8715.INIT (port=Q, net=\registerbank[24] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8619.INIT (port=Q, net=\registerbank[27] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8651.INIT (port=Q, net=\registerbank[26] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8906.INIT (port=Q, net=\registerbank[18] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9322.INIT (port=Q, net=\registerbank[5] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9258.INIT (port=Q, net=\registerbank[7] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8842.INIT (port=Q, net=\registerbank[20] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8970.INIT (port=Q, net=\registerbank[16] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9066.INIT (port=Q, net=\registerbank[13] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9098.INIT (port=Q, net=\registerbank[12] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9194.INIT (port=Q, net=\registerbank[9] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9226.INIT (port=Q, net=\registerbank[8] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9002.INIT (port=Q, net=\registerbank[15] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9034.INIT (port=Q, net=\registerbank[14] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9130.INIT (port=Q, net=\registerbank[11] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9162.INIT (port=Q, net=\registerbank[10] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8586.INIT (port=Q, net=\registerbank[28] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8682.INIT (port=Q, net=\registerbank[25] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8714.INIT (port=Q, net=\registerbank[24] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8618.INIT (port=Q, net=\registerbank[27] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8650.INIT (port=Q, net=\registerbank[26] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8745.INIT (port=Q, net=\registerbank[23] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8873.INIT (port=Q, net=\registerbank[19] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8905.INIT (port=Q, net=\registerbank[18] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8809.INIT (port=Q, net=\registerbank[21] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8841.INIT (port=Q, net=\registerbank[20] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8937.INIT (port=Q, net=\registerbank[17] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8969.INIT (port=Q, net=\registerbank[16] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9065.INIT (port=Q, net=\registerbank[13] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9097.INIT (port=Q, net=\registerbank[12] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9193.INIT (port=Q, net=\registerbank[9] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9225.INIT (port=Q, net=\registerbank[8] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9001.INIT (port=Q, net=\registerbank[15] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9033.INIT (port=Q, net=\registerbank[14] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9129.INIT (port=Q, net=\registerbank[11] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9161.INIT (port=Q, net=\registerbank[10] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8585.INIT (port=Q, net=\registerbank[28] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8681.INIT (port=Q, net=\registerbank[25] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8713.INIT (port=Q, net=\registerbank[24] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8617.INIT (port=Q, net=\registerbank[27] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8649.INIT (port=Q, net=\registerbank[26] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8872.INIT (port=Q, net=\registerbank[19] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8904.INIT (port=Q, net=\registerbank[18] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8840.INIT (port=Q, net=\registerbank[20] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8936.INIT (port=Q, net=\registerbank[17] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8968.INIT (port=Q, net=\registerbank[16] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9320.INIT (port=Q, net=\registerbank[5] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9256.INIT (port=Q, net=\registerbank[7] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8584.INIT (port=Q, net=\registerbank[28] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8648.INIT (port=Q, net=\registerbank[26] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8712.INIT (port=Q, net=\registerbank[24] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8616.INIT (port=Q, net=\registerbank[27] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8680.INIT (port=Q, net=\registerbank[25] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9064.INIT (port=Q, net=\registerbank[13] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9096.INIT (port=Q, net=\registerbank[12] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9192.INIT (port=Q, net=\registerbank[9] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9224.INIT (port=Q, net=\registerbank[8] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9000.INIT (port=Q, net=\registerbank[15] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9032.INIT (port=Q, net=\registerbank[14] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9128.INIT (port=Q, net=\registerbank[11] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9160.INIT (port=Q, net=\registerbank[10] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9095.INIT (port=Q, net=\registerbank[12] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9191.INIT (port=Q, net=\registerbank[9] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9223.INIT (port=Q, net=\registerbank[8] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8839.INIT (port=Q, net=\registerbank[20] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8935.INIT (port=Q, net=\registerbank[17] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8967.INIT (port=Q, net=\registerbank[16] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8583.INIT (port=Q, net=\registerbank[28] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8679.INIT (port=Q, net=\registerbank[25] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8711.INIT (port=Q, net=\registerbank[24] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8871.INIT (port=Q, net=\registerbank[19] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8903.INIT (port=Q, net=\registerbank[18] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8615.INIT (port=Q, net=\registerbank[27] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8647.INIT (port=Q, net=\registerbank[26] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9031.INIT (port=Q, net=\registerbank[14] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9127.INIT (port=Q, net=\registerbank[11] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9159.INIT (port=Q, net=\registerbank[10] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8902.INIT (port=Q, net=\registerbank[18] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8838.INIT (port=Q, net=\registerbank[20] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8934.INIT (port=Q, net=\registerbank[17] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8966.INIT (port=Q, net=\registerbank[16] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8614.INIT (port=Q, net=\registerbank[27] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8646.INIT (port=Q, net=\registerbank[26] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8582.INIT (port=Q, net=\registerbank[28] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8678.INIT (port=Q, net=\registerbank[25] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8710.INIT (port=Q, net=\registerbank[24] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9062.INIT (port=Q, net=\registerbank[13] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9094.INIT (port=Q, net=\registerbank[12] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9190.INIT (port=Q, net=\registerbank[9] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9222.INIT (port=Q, net=\registerbank[8] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8998.INIT (port=Q, net=\registerbank[15] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9030.INIT (port=Q, net=\registerbank[14] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9126.INIT (port=Q, net=\registerbank[11] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9158.INIT (port=Q, net=\registerbank[10] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9061.INIT (port=Q, net=\registerbank[13] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9093.INIT (port=Q, net=\registerbank[12] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9189.INIT (port=Q, net=\registerbank[9] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9221.INIT (port=Q, net=\registerbank[8] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8997.INIT (port=Q, net=\registerbank[15] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9029.INIT (port=Q, net=\registerbank[14] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9125.INIT (port=Q, net=\registerbank[11] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9157.INIT (port=Q, net=\registerbank[10] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8581.INIT (port=Q, net=\registerbank[28] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8677.INIT (port=Q, net=\registerbank[25] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8709.INIT (port=Q, net=\registerbank[24] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8613.INIT (port=Q, net=\registerbank[27] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8645.INIT (port=Q, net=\registerbank[26] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8741.INIT (port=Q, net=\registerbank[23] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8773.INIT (port=Q, net=\registerbank[22] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8869.INIT (port=Q, net=\registerbank[19] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8901.INIT (port=Q, net=\registerbank[18] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8805.INIT (port=Q, net=\registerbank[21] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8837.INIT (port=Q, net=\registerbank[20] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8933.INIT (port=Q, net=\registerbank[17] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8965.INIT (port=Q, net=\registerbank[16] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8740.INIT (port=Q, net=\registerbank[23] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8868.INIT (port=Q, net=\registerbank[19] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8900.INIT (port=Q, net=\registerbank[18] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8804.INIT (port=Q, net=\registerbank[21] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8836.INIT (port=Q, net=\registerbank[20] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8932.INIT (port=Q, net=\registerbank[17] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8964.INIT (port=Q, net=\registerbank[16] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9060.INIT (port=Q, net=\registerbank[13] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9092.INIT (port=Q, net=\registerbank[12] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9188.INIT (port=Q, net=\registerbank[9] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9220.INIT (port=Q, net=\registerbank[8] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8996.INIT (port=Q, net=\registerbank[15] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9028.INIT (port=Q, net=\registerbank[14] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9124.INIT (port=Q, net=\registerbank[11] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9156.INIT (port=Q, net=\registerbank[10] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8580.INIT (port=Q, net=\registerbank[28] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8676.INIT (port=Q, net=\registerbank[25] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8708.INIT (port=Q, net=\registerbank[24] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8612.INIT (port=Q, net=\registerbank[27] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8644.INIT (port=Q, net=\registerbank[26] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8561.INIT (port=Q, net=\registerbank[28] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8657.INIT (port=Q, net=\registerbank[25] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8689.INIT (port=Q, net=\registerbank[24] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8977.INIT (port=Q, net=\registerbank[15] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9009.INIT (port=Q, net=\registerbank[14] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9105.INIT (port=Q, net=\registerbank[11] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9137.INIT (port=Q, net=\registerbank[10] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9041.INIT (port=Q, net=\registerbank[13] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9073.INIT (port=Q, net=\registerbank[12] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9169.INIT (port=Q, net=\registerbank[9] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9201.INIT (port=Q, net=\registerbank[8] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8785.INIT (port=Q, net=\registerbank[21] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8817.INIT (port=Q, net=\registerbank[20] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8913.INIT (port=Q, net=\registerbank[17] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8945.INIT (port=Q, net=\registerbank[16] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8721.INIT (port=Q, net=\registerbank[23] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8753.INIT (port=Q, net=\registerbank[22] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8849.INIT (port=Q, net=\registerbank[19] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8881.INIT (port=Q, net=\registerbank[18] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8799.INIT (port=Q, net=\registerbank[21] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8831.INIT (port=Q, net=\registerbank[20] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8927.INIT (port=Q, net=\registerbank[17] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8959.INIT (port=Q, net=\registerbank[16] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8735.INIT (port=Q, net=\registerbank[23] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8895.INIT (port=Q, net=\registerbank[18] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9023.INIT (port=Q, net=\registerbank[14] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9119.INIT (port=Q, net=\registerbank[11] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9151.INIT (port=Q, net=\registerbank[10] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9087.INIT (port=Q, net=\registerbank[12] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9183.INIT (port=Q, net=\registerbank[9] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9215.INIT (port=Q, net=\registerbank[8] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8479.INIT (port=Q, net=\registerbank[31] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8607.INIT (port=Q, net=\registerbank[27] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8639.INIT (port=Q, net=\registerbank[26] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8543.INIT (port=Q, net=\registerbank[29] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8575.INIT (port=Q, net=\registerbank[28] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8671.INIT (port=Q, net=\registerbank[25] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8703.INIT (port=Q, net=\registerbank[24] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8557.INIT (port=Q, net=\registerbank[28] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8653.INIT (port=Q, net=\registerbank[25] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8685.INIT (port=Q, net=\registerbank[24] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8845.INIT (port=Q, net=\registerbank[19] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8589.INIT (port=Q, net=\registerbank[27] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8621.INIT (port=Q, net=\registerbank[26] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9005.INIT (port=Q, net=\registerbank[14] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9101.INIT (port=Q, net=\registerbank[11] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9133.INIT (port=Q, net=\registerbank[10] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9049.INIT (port=Q, net=\registerbank[13] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9081.INIT (port=Q, net=\registerbank[12] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9177.INIT (port=Q, net=\registerbank[9] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9209.INIT (port=Q, net=\registerbank[8] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8570.INIT (port=Q, net=\registerbank[28] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8666.INIT (port=Q, net=\registerbank[25] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8698.INIT (port=Q, net=\registerbank[24] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8602.INIT (port=Q, net=\registerbank[27] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8634.INIT (port=Q, net=\registerbank[26] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9042.INIT (port=Q, net=\registerbank[13] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9074.INIT (port=Q, net=\registerbank[12] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9170.INIT (port=Q, net=\registerbank[9] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9202.INIT (port=Q, net=\registerbank[8] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8978.INIT (port=Q, net=\registerbank[15] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9010.INIT (port=Q, net=\registerbank[14] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9106.INIT (port=Q, net=\registerbank[11] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9138.INIT (port=Q, net=\registerbank[10] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8562.INIT (port=Q, net=\registerbank[28] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8658.INIT (port=Q, net=\registerbank[25] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8690.INIT (port=Q, net=\registerbank[24] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8594.INIT (port=Q, net=\registerbank[27] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8626.INIT (port=Q, net=\registerbank[26] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9077.INIT (port=Q, net=\registerbank[12] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9173.INIT (port=Q, net=\registerbank[9] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9205.INIT (port=Q, net=\registerbank[8] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8821.INIT (port=Q, net=\registerbank[20] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8949.INIT (port=Q, net=\registerbank[16] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8853.INIT (port=Q, net=\registerbank[19] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8597.INIT (port=Q, net=\registerbank[27] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8629.INIT (port=Q, net=\registerbank[26] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8720.INIT (port=Q, net=\registerbank[23] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8848.INIT (port=Q, net=\registerbank[19] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8784.INIT (port=Q, net=\registerbank[21] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8816.INIT (port=Q, net=\registerbank[20] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8944.INIT (port=Q, net=\registerbank[16] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9072.INIT (port=Q, net=\registerbank[12] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9168.INIT (port=Q, net=\registerbank[9] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9200.INIT (port=Q, net=\registerbank[8] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9008.INIT (port=Q, net=\registerbank[14] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9104.INIT (port=Q, net=\registerbank[11] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9136.INIT (port=Q, net=\registerbank[10] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8592.INIT (port=Q, net=\registerbank[27] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8624.INIT (port=Q, net=\registerbank[26] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8560.INIT (port=Q, net=\registerbank[28] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8656.INIT (port=Q, net=\registerbank[25] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8688.INIT (port=Q, net=\registerbank[24] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9013.INIT (port=Q, net=\registerbank[14] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9109.INIT (port=Q, net=\registerbank[11] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9141.INIT (port=Q, net=\registerbank[10] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8719.INIT (port=Q, net=\registerbank[23] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8751.INIT (port=Q, net=\registerbank[22] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8847.INIT (port=Q, net=\registerbank[19] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8879.INIT (port=Q, net=\registerbank[18] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8783.INIT (port=Q, net=\registerbank[21] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8815.INIT (port=Q, net=\registerbank[20] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8911.INIT (port=Q, net=\registerbank[17] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9039.INIT (port=Q, net=\registerbank[13] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9071.INIT (port=Q, net=\registerbank[12] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9167.INIT (port=Q, net=\registerbank[9] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9199.INIT (port=Q, net=\registerbank[8] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8975.INIT (port=Q, net=\registerbank[15] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9007.INIT (port=Q, net=\registerbank[14] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9103.INIT (port=Q, net=\registerbank[11] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9135.INIT (port=Q, net=\registerbank[10] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8591.INIT (port=Q, net=\registerbank[27] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8623.INIT (port=Q, net=\registerbank[26] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8559.INIT (port=Q, net=\registerbank[28] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8655.INIT (port=Q, net=\registerbank[25] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8687.INIT (port=Q, net=\registerbank[24] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8565.INIT (port=Q, net=\registerbank[28] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8661.INIT (port=Q, net=\registerbank[25] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8693.INIT (port=Q, net=\registerbank[24] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8718.INIT (port=Q, net=\registerbank[23] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8750.INIT (port=Q, net=\registerbank[22] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8846.INIT (port=Q, net=\registerbank[19] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8878.INIT (port=Q, net=\registerbank[18] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8782.INIT (port=Q, net=\registerbank[21] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8814.INIT (port=Q, net=\registerbank[20] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8910.INIT (port=Q, net=\registerbank[17] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8942.INIT (port=Q, net=\registerbank[16] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9070.INIT (port=Q, net=\registerbank[12] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9166.INIT (port=Q, net=\registerbank[9] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9198.INIT (port=Q, net=\registerbank[8] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9006.INIT (port=Q, net=\registerbank[14] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9102.INIT (port=Q, net=\registerbank[11] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9134.INIT (port=Q, net=\registerbank[10] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8590.INIT (port=Q, net=\registerbank[27] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8622.INIT (port=Q, net=\registerbank[26] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8722.INIT (port=Q, net=\registerbank[23] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8850.INIT (port=Q, net=\registerbank[19] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8882.INIT (port=Q, net=\registerbank[18] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8786.INIT (port=Q, net=\registerbank[21] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8818.INIT (port=Q, net=\registerbank[20] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8914.INIT (port=Q, net=\registerbank[17] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9069.INIT (port=Q, net=\registerbank[12] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9165.INIT (port=Q, net=\registerbank[9] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9197.INIT (port=Q, net=\registerbank[8] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8813.INIT (port=Q, net=\registerbank[20] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8909.INIT (port=Q, net=\registerbank[17] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8941.INIT (port=Q, net=\registerbank[16] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8794.INIT (port=Q, net=\registerbank[21] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8826.INIT (port=Q, net=\registerbank[20] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9024.INIT (port=Q, net=\registerbank[14] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9120.INIT (port=Q, net=\registerbank[11] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9152.INIT (port=Q, net=\registerbank[10] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8824.INIT (port=Q, net=\registerbank[20] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8920.INIT (port=Q, net=\registerbank[17] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8952.INIT (port=Q, net=\registerbank[16] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8820.INIT (port=Q, net=\registerbank[20] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8916.INIT (port=Q, net=\registerbank[17] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8948.INIT (port=Q, net=\registerbank[16] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9076.INIT (port=Q, net=\registerbank[12] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9204.INIT (port=Q, net=\registerbank[8] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8564.INIT (port=Q, net=\registerbank[28] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8660.INIT (port=Q, net=\registerbank[25] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8692.INIT (port=Q, net=\registerbank[24] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8756.INIT (port=Q, net=\registerbank[22] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8852.INIT (port=Q, net=\registerbank[19] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8884.INIT (port=Q, net=\registerbank[18] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8596.INIT (port=Q, net=\registerbank[27] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8628.INIT (port=Q, net=\registerbank[26] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9012.INIT (port=Q, net=\registerbank[14] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9108.INIT (port=Q, net=\registerbank[11] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9140.INIT (port=Q, net=\registerbank[10] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8723.INIT (port=Q, net=\registerbank[23] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8883.INIT (port=Q, net=\registerbank[18] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8787.INIT (port=Q, net=\registerbank[21] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8819.INIT (port=Q, net=\registerbank[20] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8915.INIT (port=Q, net=\registerbank[17] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8947.INIT (port=Q, net=\registerbank[16] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9043.INIT (port=Q, net=\registerbank[13] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9075.INIT (port=Q, net=\registerbank[12] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9171.INIT (port=Q, net=\registerbank[9] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9203.INIT (port=Q, net=\registerbank[8] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8558.INIT (port=Q, net=\registerbank[28] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8654.INIT (port=Q, net=\registerbank[25] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8686.INIT (port=Q, net=\registerbank[24] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8979.INIT (port=Q, net=\registerbank[15] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9011.INIT (port=Q, net=\registerbank[14] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9107.INIT (port=Q, net=\registerbank[11] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9139.INIT (port=Q, net=\registerbank[10] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8893.INIT (port=Q, net=\registerbank[18] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8595.INIT (port=Q, net=\registerbank[27] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8627.INIT (port=Q, net=\registerbank[26] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8605.INIT (port=Q, net=\registerbank[27] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8637.INIT (port=Q, net=\registerbank[26] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9117.INIT (port=Q, net=\registerbank[11] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8995.INIT (port=Q, net=\registerbank[15] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9027.INIT (port=Q, net=\registerbank[14] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9123.INIT (port=Q, net=\registerbank[11] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9155.INIT (port=Q, net=\registerbank[10] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8579.INIT (port=Q, net=\registerbank[28] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8643.INIT (port=Q, net=\registerbank[26] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8707.INIT (port=Q, net=\registerbank[24] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9059.INIT (port=Q, net=\registerbank[13] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9091.INIT (port=Q, net=\registerbank[12] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9187.INIT (port=Q, net=\registerbank[9] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9219.INIT (port=Q, net=\registerbank[8] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8611.INIT (port=Q, net=\registerbank[27] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8675.INIT (port=Q, net=\registerbank[25] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8867.INIT (port=Q, net=\registerbank[19] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8899.INIT (port=Q, net=\registerbank[18] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8835.INIT (port=Q, net=\registerbank[20] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8931.INIT (port=Q, net=\registerbank[17] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8963.INIT (port=Q, net=\registerbank[16] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9315.INIT (port=Q, net=\registerbank[5] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9251.INIT (port=Q, net=\registerbank[7] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9149.INIT (port=Q, net=\registerbank[10] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9245.INIT (port=Q, net=\registerbank[7] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8541.INIT (port=Q, net=\registerbank[29] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8573.INIT (port=Q, net=\registerbank[28] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8669.INIT (port=Q, net=\registerbank[25] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8701.INIT (port=Q, net=\registerbank[24] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8797.INIT (port=Q, net=\registerbank[21] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8829.INIT (port=Q, net=\registerbank[20] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8957.INIT (port=Q, net=\registerbank[16] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9053.INIT (port=Q, net=\registerbank[13] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9085.INIT (port=Q, net=\registerbank[12] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9181.INIT (port=Q, net=\registerbank[9] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9213.INIT (port=Q, net=\registerbank[8] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9309.INIT (port=Q, net=\registerbank[5] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8894.INIT (port=Q, net=\registerbank[18] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8862.INIT (port=Q, net=\registerbank[19] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8606.INIT (port=Q, net=\registerbank[27] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8638.INIT (port=Q, net=\registerbank[26] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9118.INIT (port=Q, net=\registerbank[11] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9246.INIT (port=Q, net=\registerbank[7] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9150.INIT (port=Q, net=\registerbank[10] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8798.INIT (port=Q, net=\registerbank[21] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8830.INIT (port=Q, net=\registerbank[20] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8926.INIT (port=Q, net=\registerbank[17] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8958.INIT (port=Q, net=\registerbank[16] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8542.INIT (port=Q, net=\registerbank[29] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8574.INIT (port=Q, net=\registerbank[28] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8670.INIT (port=Q, net=\registerbank[25] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8702.INIT (port=Q, net=\registerbank[24] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9054.INIT (port=Q, net=\registerbank[13] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9086.INIT (port=Q, net=\registerbank[12] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9182.INIT (port=Q, net=\registerbank[9] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9214.INIT (port=Q, net=\registerbank[8] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9310.INIT (port=Q, net=\registerbank[5] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8588.INIT (port=Q, net=\registerbank[27] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8620.INIT (port=Q, net=\registerbank[26] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8556.INIT (port=Q, net=\registerbank[28] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8652.INIT (port=Q, net=\registerbank[25] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8684.INIT (port=Q, net=\registerbank[24] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8972.INIT (port=Q, net=\registerbank[15] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9004.INIT (port=Q, net=\registerbank[14] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9100.INIT (port=Q, net=\registerbank[11] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9132.INIT (port=Q, net=\registerbank[10] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8716.INIT (port=Q, net=\registerbank[23] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8748.INIT (port=Q, net=\registerbank[22] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8844.INIT (port=Q, net=\registerbank[19] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8876.INIT (port=Q, net=\registerbank[18] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8780.INIT (port=Q, net=\registerbank[21] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8812.INIT (port=Q, net=\registerbank[20] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8908.INIT (port=Q, net=\registerbank[17] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8940.INIT (port=Q, net=\registerbank[16] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8731.INIT (port=Q, net=\registerbank[23] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8859.INIT (port=Q, net=\registerbank[19] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8891.INIT (port=Q, net=\registerbank[18] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8795.INIT (port=Q, net=\registerbank[21] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8827.INIT (port=Q, net=\registerbank[20] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8955.INIT (port=Q, net=\registerbank[16] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8571.INIT (port=Q, net=\registerbank[28] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8667.INIT (port=Q, net=\registerbank[25] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8699.INIT (port=Q, net=\registerbank[24] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8603.INIT (port=Q, net=\registerbank[27] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8635.INIT (port=Q, net=\registerbank[26] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9051.INIT (port=Q, net=\registerbank[13] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9083.INIT (port=Q, net=\registerbank[12] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9179.INIT (port=Q, net=\registerbank[9] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9211.INIT (port=Q, net=\registerbank[8] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8987.INIT (port=Q, net=\registerbank[15] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9019.INIT (port=Q, net=\registerbank[14] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9115.INIT (port=Q, net=\registerbank[11] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9147.INIT (port=Q, net=\registerbank[10] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9036.INIT (port=Q, net=\registerbank[13] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9068.INIT (port=Q, net=\registerbank[12] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9164.INIT (port=Q, net=\registerbank[9] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9196.INIT (port=Q, net=\registerbank[8] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8985.INIT (port=Q, net=\registerbank[15] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9017.INIT (port=Q, net=\registerbank[14] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9113.INIT (port=Q, net=\registerbank[11] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9145.INIT (port=Q, net=\registerbank[10] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9050.INIT (port=Q, net=\registerbank[13] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9082.INIT (port=Q, net=\registerbank[12] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9178.INIT (port=Q, net=\registerbank[9] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9210.INIT (port=Q, net=\registerbank[8] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8828.INIT (port=Q, net=\registerbank[20] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8924.INIT (port=Q, net=\registerbank[17] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8956.INIT (port=Q, net=\registerbank[16] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8764.INIT (port=Q, net=\registerbank[22] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8860.INIT (port=Q, net=\registerbank[19] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8892.INIT (port=Q, net=\registerbank[18] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8988.INIT (port=Q, net=\registerbank[15] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9020.INIT (port=Q, net=\registerbank[14] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9116.INIT (port=Q, net=\registerbank[11] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9148.INIT (port=Q, net=\registerbank[10] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8604.INIT (port=Q, net=\registerbank[27] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8636.INIT (port=Q, net=\registerbank[26] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9052.INIT (port=Q, net=\registerbank[13] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9084.INIT (port=Q, net=\registerbank[12] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9180.INIT (port=Q, net=\registerbank[9] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9212.INIT (port=Q, net=\registerbank[8] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8986.INIT (port=Q, net=\registerbank[15] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9018.INIT (port=Q, net=\registerbank[14] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9114.INIT (port=Q, net=\registerbank[11] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9146.INIT (port=Q, net=\registerbank[10] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8572.INIT (port=Q, net=\registerbank[28] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8668.INIT (port=Q, net=\registerbank[25] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8700.INIT (port=Q, net=\registerbank[24] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8729.INIT (port=Q, net=\registerbank[23] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8761.INIT (port=Q, net=\registerbank[22] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8857.INIT (port=Q, net=\registerbank[19] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8889.INIT (port=Q, net=\registerbank[18] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8793.INIT (port=Q, net=\registerbank[21] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8825.INIT (port=Q, net=\registerbank[20] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8953.INIT (port=Q, net=\registerbank[16] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8608.INIT (port=Q, net=\registerbank[27] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8640.INIT (port=Q, net=\registerbank[26] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8576.INIT (port=Q, net=\registerbank[28] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8672.INIT (port=Q, net=\registerbank[25] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8704.INIT (port=Q, net=\registerbank[24] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8832.INIT (port=Q, net=\registerbank[20] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8928.INIT (port=Q, net=\registerbank[17] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8960.INIT (port=Q, net=\registerbank[16] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9088.INIT (port=Q, net=\registerbank[12] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9184.INIT (port=Q, net=\registerbank[9] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9216.INIT (port=Q, net=\registerbank[8] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8801.INIT (port=Q, net=\registerbank[21] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8833.INIT (port=Q, net=\registerbank[20] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8929.INIT (port=Q, net=\registerbank[17] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8961.INIT (port=Q, net=\registerbank[16] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8993.INIT (port=Q, net=\registerbank[15] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9025.INIT (port=Q, net=\registerbank[14] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9121.INIT (port=Q, net=\registerbank[11] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9153.INIT (port=Q, net=\registerbank[10] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8577.INIT (port=Q, net=\registerbank[28] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8673.INIT (port=Q, net=\registerbank[25] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8705.INIT (port=Q, net=\registerbank[24] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9057.INIT (port=Q, net=\registerbank[13] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9089.INIT (port=Q, net=\registerbank[12] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9185.INIT (port=Q, net=\registerbank[9] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9217.INIT (port=Q, net=\registerbank[8] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8609.INIT (port=Q, net=\registerbank[27] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8641.INIT (port=Q, net=\registerbank[26] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8738.INIT (port=Q, net=\registerbank[23] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8770.INIT (port=Q, net=\registerbank[22] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8866.INIT (port=Q, net=\registerbank[19] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8898.INIT (port=Q, net=\registerbank[18] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8802.INIT (port=Q, net=\registerbank[21] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8834.INIT (port=Q, net=\registerbank[20] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8930.INIT (port=Q, net=\registerbank[17] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8962.INIT (port=Q, net=\registerbank[16] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8578.INIT (port=Q, net=\registerbank[28] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8674.INIT (port=Q, net=\registerbank[25] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8706.INIT (port=Q, net=\registerbank[24] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9058.INIT (port=Q, net=\registerbank[13] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9090.INIT (port=Q, net=\registerbank[12] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9186.INIT (port=Q, net=\registerbank[9] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9218.INIT (port=Q, net=\registerbank[8] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8994.INIT (port=Q, net=\registerbank[15] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9026.INIT (port=Q, net=\registerbank[14] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9122.INIT (port=Q, net=\registerbank[11] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9154.INIT (port=Q, net=\registerbank[10] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8610.INIT (port=Q, net=\registerbank[27] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8642.INIT (port=Q, net=\registerbank[26] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8563.INIT (port=Q, net=\registerbank[28] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8659.INIT (port=Q, net=\registerbank[25] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8691.INIT (port=Q, net=\registerbank[24] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8497.INIT (port=Q, net=\registerbank[30] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8593.INIT (port=Q, net=\registerbank[27] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8625.INIT (port=Q, net=\registerbank[26] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8861.INIT (port=Q, net=\registerbank[19] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8769.INIT (port=Q, net=\registerbank[22] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8865.INIT (port=Q, net=\registerbank[19] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8897.INIT (port=Q, net=\registerbank[18] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8730.INIT (port=Q, net=\registerbank[23] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8762.INIT (port=Q, net=\registerbank[22] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8858.INIT (port=Q, net=\registerbank[19] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8890.INIT (port=Q, net=\registerbank[18] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8768.INIT (port=Q, net=\registerbank[22] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8864.INIT (port=Q, net=\registerbank[19] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8896.INIT (port=Q, net=\registerbank[18] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9264.INIT (port=Q, net=\registerbank[6] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9360.INIT (port=Q, net=\registerbank[3] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9346.INIT (port=Q, net=\registerbank[4] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9442.INIT (port=Q, net=\registerbank[1] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9392.INIT (port=Q, net=\registerbank[2] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9474.INIT (port=Q, net=\registerbank[0] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8460.INIT (port=Q, net=\registerbank[31] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8524.INIT (port=Q, net=\registerbank[29] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9228.INIT (port=Q, net=\registerbank[7] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9292.INIT (port=Q, net=\registerbank[5] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8973.INIT (port=Q, net=\registerbank[15] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9229.INIT (port=Q, net=\registerbank[7] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8461.INIT (port=Q, net=\registerbank[31] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8717.INIT (port=Q, net=\registerbank[23] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8525.INIT (port=Q, net=\registerbank[29] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8781.INIT (port=Q, net=\registerbank[21] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9037.INIT (port=Q, net=\registerbank[13] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9293.INIT (port=Q, net=\registerbank[5] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8462.INIT (port=Q, net=\registerbank[31] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8526.INIT (port=Q, net=\registerbank[29] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8974.INIT (port=Q, net=\registerbank[15] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9038.INIT (port=Q, net=\registerbank[13] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9230.INIT (port=Q, net=\registerbank[7] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9294.INIT (port=Q, net=\registerbank[5] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8463.INIT (port=Q, net=\registerbank[31] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8527.INIT (port=Q, net=\registerbank[29] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9231.INIT (port=Q, net=\registerbank[7] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9295.INIT (port=Q, net=\registerbank[5] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8464.INIT (port=Q, net=\registerbank[31] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8528.INIT (port=Q, net=\registerbank[29] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8976.INIT (port=Q, net=\registerbank[15] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9040.INIT (port=Q, net=\registerbank[13] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9232.INIT (port=Q, net=\registerbank[7] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9296.INIT (port=Q, net=\registerbank[5] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8465.INIT (port=Q, net=\registerbank[31] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8529.INIT (port=Q, net=\registerbank[29] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9233.INIT (port=Q, net=\registerbank[7] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9297.INIT (port=Q, net=\registerbank[5] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8466.INIT (port=Q, net=\registerbank[31] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8530.INIT (port=Q, net=\registerbank[29] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9234.INIT (port=Q, net=\registerbank[7] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9298.INIT (port=Q, net=\registerbank[5] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8467.INIT (port=Q, net=\registerbank[31] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8531.INIT (port=Q, net=\registerbank[29] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9235.INIT (port=Q, net=\registerbank[7] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9299.INIT (port=Q, net=\registerbank[5] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9236.INIT (port=Q, net=\registerbank[7] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8980.INIT (port=Q, net=\registerbank[15] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8468.INIT (port=Q, net=\registerbank[31] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8724.INIT (port=Q, net=\registerbank[23] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8532.INIT (port=Q, net=\registerbank[29] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9044.INIT (port=Q, net=\registerbank[13] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8788.INIT (port=Q, net=\registerbank[21] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9300.INIT (port=Q, net=\registerbank[5] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9237.INIT (port=Q, net=\registerbank[7] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8981.INIT (port=Q, net=\registerbank[15] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8469.INIT (port=Q, net=\registerbank[31] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8725.INIT (port=Q, net=\registerbank[23] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9045.INIT (port=Q, net=\registerbank[13] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8789.INIT (port=Q, net=\registerbank[21] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9301.INIT (port=Q, net=\registerbank[5] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8470.INIT (port=Q, net=\registerbank[31] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8534.INIT (port=Q, net=\registerbank[29] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8982.INIT (port=Q, net=\registerbank[15] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9046.INIT (port=Q, net=\registerbank[13] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9238.INIT (port=Q, net=\registerbank[7] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9302.INIT (port=Q, net=\registerbank[5] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8471.INIT (port=Q, net=\registerbank[31] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8535.INIT (port=Q, net=\registerbank[29] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9239.INIT (port=Q, net=\registerbank[7] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9303.INIT (port=Q, net=\registerbank[5] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8984.INIT (port=Q, net=\registerbank[15] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9240.INIT (port=Q, net=\registerbank[7] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8472.INIT (port=Q, net=\registerbank[31] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8728.INIT (port=Q, net=\registerbank[23] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8536.INIT (port=Q, net=\registerbank[29] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9048.INIT (port=Q, net=\registerbank[13] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9304.INIT (port=Q, net=\registerbank[5] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8473.INIT (port=Q, net=\registerbank[31] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8537.INIT (port=Q, net=\registerbank[29] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8480.INIT (port=Q, net=\registerbank[31] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8544.INIT (port=Q, net=\registerbank[29] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8800.INIT (port=Q, net=\registerbank[21] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9056.INIT (port=Q, net=\registerbank[13] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9312.INIT (port=Q, net=\registerbank[5] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8737.INIT (port=Q, net=\registerbank[23] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8482.INIT (port=Q, net=\registerbank[31] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8546.INIT (port=Q, net=\registerbank[29] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9250.INIT (port=Q, net=\registerbank[7] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9314.INIT (port=Q, net=\registerbank[5] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8484.INIT (port=Q, net=\registerbank[31] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8548.INIT (port=Q, net=\registerbank[29] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9252.INIT (port=Q, net=\registerbank[7] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9316.INIT (port=Q, net=\registerbank[5] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8485.INIT (port=Q, net=\registerbank[31] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8549.INIT (port=Q, net=\registerbank[29] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9253.INIT (port=Q, net=\registerbank[7] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9317.INIT (port=Q, net=\registerbank[5] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9254.INIT (port=Q, net=\registerbank[7] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9318.INIT (port=Q, net=\registerbank[5] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8550.INIT (port=Q, net=\registerbank[29] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8486.INIT (port=Q, net=\registerbank[31] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8806.INIT (port=Q, net=\registerbank[21] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8742.INIT (port=Q, net=\registerbank[23] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8999.INIT (port=Q, net=\registerbank[15] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9255.INIT (port=Q, net=\registerbank[7] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8487.INIT (port=Q, net=\registerbank[31] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8743.INIT (port=Q, net=\registerbank[23] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8551.INIT (port=Q, net=\registerbank[29] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8807.INIT (port=Q, net=\registerbank[21] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9063.INIT (port=Q, net=\registerbank[13] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9319.INIT (port=Q, net=\registerbank[5] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8488.INIT (port=Q, net=\registerbank[31] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8520.INIT (port=Q, net=\registerbank[30] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8808.INIT (port=Q, net=\registerbank[21] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8744.INIT (port=Q, net=\registerbank[23] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8489.INIT (port=Q, net=\registerbank[31] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8553.INIT (port=Q, net=\registerbank[29] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9257.INIT (port=Q, net=\registerbank[7] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9321.INIT (port=Q, net=\registerbank[5] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8490.INIT (port=Q, net=\registerbank[31] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8554.INIT (port=Q, net=\registerbank[29] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8810.INIT (port=Q, net=\registerbank[21] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8746.INIT (port=Q, net=\registerbank[23] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8491.INIT (port=Q, net=\registerbank[31] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8555.INIT (port=Q, net=\registerbank[29] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9003.INIT (port=Q, net=\registerbank[15] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9067.INIT (port=Q, net=\registerbank[13] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9259.INIT (port=Q, net=\registerbank[7] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9323.INIT (port=Q, net=\registerbank[5] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9388.INIT (port=Q, net=\registerbank[2] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9389.INIT (port=Q, net=\registerbank[2] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9390.INIT (port=Q, net=\registerbank[2] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9391.INIT (port=Q, net=\registerbank[2] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9393.INIT (port=Q, net=\registerbank[2] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9394.INIT (port=Q, net=\registerbank[2] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9395.INIT (port=Q, net=\registerbank[2] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9396.INIT (port=Q, net=\registerbank[2] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9397.INIT (port=Q, net=\registerbank[2] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9401.INIT (port=Q, net=\registerbank[2] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9402.INIT (port=Q, net=\registerbank[2] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9403.INIT (port=Q, net=\registerbank[2] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9404.INIT (port=Q, net=\registerbank[2] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9405.INIT (port=Q, net=\registerbank[2] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9406.INIT (port=Q, net=\registerbank[2] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9407.INIT (port=Q, net=\registerbank[2] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9408.INIT (port=Q, net=\registerbank[2] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9409.INIT (port=Q, net=\registerbank[2] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9410.INIT (port=Q, net=\registerbank[2] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9411.INIT (port=Q, net=\registerbank[2] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9412.INIT (port=Q, net=\registerbank[2] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9413.INIT (port=Q, net=\registerbank[2] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9414.INIT (port=Q, net=\registerbank[2] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9415.INIT (port=Q, net=\registerbank[2] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9416.INIT (port=Q, net=\registerbank[2] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9417.INIT (port=Q, net=\registerbank[2] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9418.INIT (port=Q, net=\registerbank[2] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9419.INIT (port=Q, net=\registerbank[2] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9452.INIT (port=Q, net=\registerbank[0] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9453.INIT (port=Q, net=\registerbank[0] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9454.INIT (port=Q, net=\registerbank[0] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9455.INIT (port=Q, net=\registerbank[0] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9456.INIT (port=Q, net=\registerbank[0] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9458.INIT (port=Q, net=\registerbank[0] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9459.INIT (port=Q, net=\registerbank[0] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9460.INIT (port=Q, net=\registerbank[0] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9461.INIT (port=Q, net=\registerbank[0] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9462.INIT (port=Q, net=\registerbank[0] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9464.INIT (port=Q, net=\registerbank[0] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9465.INIT (port=Q, net=\registerbank[0] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9466.INIT (port=Q, net=\registerbank[0] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9467.INIT (port=Q, net=\registerbank[0] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9468.INIT (port=Q, net=\registerbank[0] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9469.INIT (port=Q, net=\registerbank[0] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9470.INIT (port=Q, net=\registerbank[0] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9471.INIT (port=Q, net=\registerbank[0] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9472.INIT (port=Q, net=\registerbank[0] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9473.INIT (port=Q, net=\registerbank[0] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9475.INIT (port=Q, net=\registerbank[0] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9476.INIT (port=Q, net=\registerbank[0] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9477.INIT (port=Q, net=\registerbank[0] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9478.INIT (port=Q, net=\registerbank[0] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9479.INIT (port=Q, net=\registerbank[0] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9480.INIT (port=Q, net=\registerbank[0] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9481.INIT (port=Q, net=\registerbank[0] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9482.INIT (port=Q, net=\registerbank[0] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9483.INIT (port=Q, net=\registerbank[0] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8533.INIT (port=Q, net=\registerbank[29] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8792.INIT (port=Q, net=\registerbank[21] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9241.INIT (port=Q, net=\registerbank[7] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9305.INIT (port=Q, net=\registerbank[5] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8474.INIT (port=Q, net=\registerbank[31] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8538.INIT (port=Q, net=\registerbank[29] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9242.INIT (port=Q, net=\registerbank[7] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9306.INIT (port=Q, net=\registerbank[5] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8475.INIT (port=Q, net=\registerbank[31] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8539.INIT (port=Q, net=\registerbank[29] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9243.INIT (port=Q, net=\registerbank[7] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9307.INIT (port=Q, net=\registerbank[5] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9244.INIT (port=Q, net=\registerbank[7] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9308.INIT (port=Q, net=\registerbank[5] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8540.INIT (port=Q, net=\registerbank[29] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8476.INIT (port=Q, net=\registerbank[31] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8796.INIT (port=Q, net=\registerbank[21] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8732.INIT (port=Q, net=\registerbank[23] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8765.INIT (port=Q, net=\registerbank[22] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8733.INIT (port=Q, net=\registerbank[23] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8477.INIT (port=Q, net=\registerbank[31] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8989.INIT (port=Q, net=\registerbank[15] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9021.INIT (port=Q, net=\registerbank[14] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8766.INIT (port=Q, net=\registerbank[22] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8734.INIT (port=Q, net=\registerbank[23] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8478.INIT (port=Q, net=\registerbank[31] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8990.INIT (port=Q, net=\registerbank[15] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9022.INIT (port=Q, net=\registerbank[14] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9247.INIT (port=Q, net=\registerbank[7] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9311.INIT (port=Q, net=\registerbank[5] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8991.INIT (port=Q, net=\registerbank[15] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9055.INIT (port=Q, net=\registerbank[13] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8992.INIT (port=Q, net=\registerbank[15] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9248.INIT (port=Q, net=\registerbank[7] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8736.INIT (port=Q, net=\registerbank[23] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8481.INIT (port=Q, net=\registerbank[31] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8545.INIT (port=Q, net=\registerbank[29] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9249.INIT (port=Q, net=\registerbank[7] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9313.INIT (port=Q, net=\registerbank[5] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8483.INIT (port=Q, net=\registerbank[31] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8515.INIT (port=Q, net=\registerbank[30] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8803.INIT (port=Q, net=\registerbank[21] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8739.INIT (port=Q, net=\registerbank[23] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9420.INIT (port=Q, net=\registerbank[1] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9421.INIT (port=Q, net=\registerbank[1] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9422.INIT (port=Q, net=\registerbank[1] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9423.INIT (port=Q, net=\registerbank[1] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9424.INIT (port=Q, net=\registerbank[1] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9425.INIT (port=Q, net=\registerbank[1] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9426.INIT (port=Q, net=\registerbank[1] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9427.INIT (port=Q, net=\registerbank[1] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9428.INIT (port=Q, net=\registerbank[1] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9429.INIT (port=Q, net=\registerbank[1] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9430.INIT (port=Q, net=\registerbank[1] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9432.INIT (port=Q, net=\registerbank[1] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9433.INIT (port=Q, net=\registerbank[1] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9434.INIT (port=Q, net=\registerbank[1] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9435.INIT (port=Q, net=\registerbank[1] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9436.INIT (port=Q, net=\registerbank[1] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9437.INIT (port=Q, net=\registerbank[1] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9438.INIT (port=Q, net=\registerbank[1] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9439.INIT (port=Q, net=\registerbank[1] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9440.INIT (port=Q, net=\registerbank[1] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9441.INIT (port=Q, net=\registerbank[1] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9443.INIT (port=Q, net=\registerbank[1] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9444.INIT (port=Q, net=\registerbank[1] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9445.INIT (port=Q, net=\registerbank[1] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9446.INIT (port=Q, net=\registerbank[1] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9447.INIT (port=Q, net=\registerbank[1] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9448.INIT (port=Q, net=\registerbank[1] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9449.INIT (port=Q, net=\registerbank[1] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9450.INIT (port=Q, net=\registerbank[1] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9451.INIT (port=Q, net=\registerbank[1] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9324.INIT (port=Q, net=\registerbank[4] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9325.INIT (port=Q, net=\registerbank[4] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9327.INIT (port=Q, net=\registerbank[4] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9328.INIT (port=Q, net=\registerbank[4] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9329.INIT (port=Q, net=\registerbank[4] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9330.INIT (port=Q, net=\registerbank[4] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9331.INIT (port=Q, net=\registerbank[4] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9332.INIT (port=Q, net=\registerbank[4] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9333.INIT (port=Q, net=\registerbank[4] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9334.INIT (port=Q, net=\registerbank[4] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9336.INIT (port=Q, net=\registerbank[4] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9337.INIT (port=Q, net=\registerbank[4] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9338.INIT (port=Q, net=\registerbank[4] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9339.INIT (port=Q, net=\registerbank[4] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9340.INIT (port=Q, net=\registerbank[4] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9341.INIT (port=Q, net=\registerbank[4] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9342.INIT (port=Q, net=\registerbank[4] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9343.INIT (port=Q, net=\registerbank[4] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9344.INIT (port=Q, net=\registerbank[4] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9345.INIT (port=Q, net=\registerbank[4] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9347.INIT (port=Q, net=\registerbank[4] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9348.INIT (port=Q, net=\registerbank[4] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9349.INIT (port=Q, net=\registerbank[4] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9350.INIT (port=Q, net=\registerbank[4] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9351.INIT (port=Q, net=\registerbank[4] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9352.INIT (port=Q, net=\registerbank[4] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9353.INIT (port=Q, net=\registerbank[4] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9354.INIT (port=Q, net=\registerbank[4] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9355.INIT (port=Q, net=\registerbank[4] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9356.INIT (port=Q, net=\registerbank[3] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9357.INIT (port=Q, net=\registerbank[3] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9358.INIT (port=Q, net=\registerbank[3] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9359.INIT (port=Q, net=\registerbank[3] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9361.INIT (port=Q, net=\registerbank[3] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9362.INIT (port=Q, net=\registerbank[3] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9363.INIT (port=Q, net=\registerbank[3] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9364.INIT (port=Q, net=\registerbank[3] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9365.INIT (port=Q, net=\registerbank[3] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9366.INIT (port=Q, net=\registerbank[3] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9368.INIT (port=Q, net=\registerbank[3] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9369.INIT (port=Q, net=\registerbank[3] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9370.INIT (port=Q, net=\registerbank[3] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9371.INIT (port=Q, net=\registerbank[3] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9372.INIT (port=Q, net=\registerbank[3] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9373.INIT (port=Q, net=\registerbank[3] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9374.INIT (port=Q, net=\registerbank[3] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9375.INIT (port=Q, net=\registerbank[3] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9376.INIT (port=Q, net=\registerbank[3] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9377.INIT (port=Q, net=\registerbank[3] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9378.INIT (port=Q, net=\registerbank[3] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9379.INIT (port=Q, net=\registerbank[3] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9380.INIT (port=Q, net=\registerbank[3] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9381.INIT (port=Q, net=\registerbank[3] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9382.INIT (port=Q, net=\registerbank[3] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9383.INIT (port=Q, net=\registerbank[3] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9384.INIT (port=Q, net=\registerbank[3] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9385.INIT (port=Q, net=\registerbank[3] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9386.INIT (port=Q, net=\registerbank[3] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9387.INIT (port=Q, net=\registerbank[3] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9260.INIT (port=Q, net=\registerbank[6] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9261.INIT (port=Q, net=\registerbank[6] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9262.INIT (port=Q, net=\registerbank[6] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9263.INIT (port=Q, net=\registerbank[6] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9265.INIT (port=Q, net=\registerbank[6] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9266.INIT (port=Q, net=\registerbank[6] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9267.INIT (port=Q, net=\registerbank[6] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9268.INIT (port=Q, net=\registerbank[6] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9269.INIT (port=Q, net=\registerbank[6] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9270.INIT (port=Q, net=\registerbank[6] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9272.INIT (port=Q, net=\registerbank[6] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9273.INIT (port=Q, net=\registerbank[6] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9274.INIT (port=Q, net=\registerbank[6] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9275.INIT (port=Q, net=\registerbank[6] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9276.INIT (port=Q, net=\registerbank[6] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9277.INIT (port=Q, net=\registerbank[6] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9278.INIT (port=Q, net=\registerbank[6] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9279.INIT (port=Q, net=\registerbank[6] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9280.INIT (port=Q, net=\registerbank[6] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9281.INIT (port=Q, net=\registerbank[6] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9282.INIT (port=Q, net=\registerbank[6] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9283.INIT (port=Q, net=\registerbank[6] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9284.INIT (port=Q, net=\registerbank[6] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9285.INIT (port=Q, net=\registerbank[6] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9287.INIT (port=Q, net=\registerbank[6] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9288.INIT (port=Q, net=\registerbank[6] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9289.INIT (port=Q, net=\registerbank[6] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9290.INIT (port=Q, net=\registerbank[6] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9291.INIT (port=Q, net=\registerbank[6] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8492.INIT (port=Q, net=\registerbank[30] [0]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8493.INIT (port=Q, net=\registerbank[30] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8494.INIT (port=Q, net=\registerbank[30] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8495.INIT (port=Q, net=\registerbank[30] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8496.INIT (port=Q, net=\registerbank[30] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8498.INIT (port=Q, net=\registerbank[30] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8499.INIT (port=Q, net=\registerbank[30] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8500.INIT (port=Q, net=\registerbank[30] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8501.INIT (port=Q, net=\registerbank[30] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8502.INIT (port=Q, net=\registerbank[30] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8503.INIT (port=Q, net=\registerbank[30] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8504.INIT (port=Q, net=\registerbank[30] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8505.INIT (port=Q, net=\registerbank[30] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8506.INIT (port=Q, net=\registerbank[30] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8507.INIT (port=Q, net=\registerbank[30] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8508.INIT (port=Q, net=\registerbank[30] [16]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8509.INIT (port=Q, net=\registerbank[30] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8510.INIT (port=Q, net=\registerbank[30] [18]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8511.INIT (port=Q, net=\registerbank[30] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8512.INIT (port=Q, net=\registerbank[30] [20]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8513.INIT (port=Q, net=\registerbank[30] [21]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8514.INIT (port=Q, net=\registerbank[30] [22]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8547.INIT (port=Q, net=\registerbank[29] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8516.INIT (port=Q, net=\registerbank[30] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8517.INIT (port=Q, net=\registerbank[30] [25]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8518.INIT (port=Q, net=\registerbank[30] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8519.INIT (port=Q, net=\registerbank[30] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8552.INIT (port=Q, net=\registerbank[29] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8521.INIT (port=Q, net=\registerbank[30] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8522.INIT (port=Q, net=\registerbank[30] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8523.INIT (port=Q, net=\registerbank[30] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8662.INIT (port=Q, net=\registerbank[25] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8663.INIT (port=Q, net=\registerbank[25] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8664.INIT (port=Q, net=\registerbank[25] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8665.INIT (port=Q, net=\registerbank[25] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8631.INIT (port=Q, net=\registerbank[26] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8749.INIT (port=Q, net=\registerbank[22] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8752.INIT (port=Q, net=\registerbank[22] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8754.INIT (port=Q, net=\registerbank[22] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8755.INIT (port=Q, net=\registerbank[22] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8757.INIT (port=Q, net=\registerbank[22] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8758.INIT (port=Q, net=\registerbank[22] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8759.INIT (port=Q, net=\registerbank[22] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8760.INIT (port=Q, net=\registerbank[22] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8763.INIT (port=Q, net=\registerbank[22] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8767.INIT (port=Q, net=\registerbank[22] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8771.INIT (port=Q, net=\registerbank[22] [23]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8772.INIT (port=Q, net=\registerbank[22] [24]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8774.INIT (port=Q, net=\registerbank[22] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8775.INIT (port=Q, net=\registerbank[22] [27]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8776.INIT (port=Q, net=\registerbank[22] [28]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8777.INIT (port=Q, net=\registerbank[22] [29]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8778.INIT (port=Q, net=\registerbank[22] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8779.INIT (port=Q, net=\registerbank[22] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8851.INIT (port=Q, net=\registerbank[19] [7]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8856.INIT (port=Q, net=\registerbank[19] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8863.INIT (port=Q, net=\registerbank[19] [19]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8870.INIT (port=Q, net=\registerbank[19] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8874.INIT (port=Q, net=\registerbank[19] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8912.INIT (port=Q, net=\registerbank[17] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8917.INIT (port=Q, net=\registerbank[17] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8918.INIT (port=Q, net=\registerbank[17] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8919.INIT (port=Q, net=\registerbank[17] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8921.INIT (port=Q, net=\registerbank[17] [13]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8922.INIT (port=Q, net=\registerbank[17] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8923.INIT (port=Q, net=\registerbank[17] [15]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8925.INIT (port=Q, net=\registerbank[17] [17]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8938.INIT (port=Q, net=\registerbank[17] [30]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8939.INIT (port=Q, net=\registerbank[17] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8877.INIT (port=Q, net=\registerbank[18] [1]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8880.INIT (port=Q, net=\registerbank[18] [4]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8885.INIT (port=Q, net=\registerbank[18] [9]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8886.INIT (port=Q, net=\registerbank[18] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8887.INIT (port=Q, net=\registerbank[18] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8888.INIT (port=Q, net=\registerbank[18] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8907.INIT (port=Q, net=\registerbank[18] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8943.INIT (port=Q, net=\registerbank[16] [3]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8946.INIT (port=Q, net=\registerbank[16] [6]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8951.INIT (port=Q, net=\registerbank[16] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$8954.INIT (port=Q, net=\registerbank[16] [14]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9015.INIT (port=Q, net=\registerbank[14] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9111.INIT (port=Q, net=\registerbank[11] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9079.INIT (port=Q, net=\registerbank[12] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9172.INIT (port=Q, net=\registerbank[9] [8]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9175.INIT (port=Q, net=\registerbank[9] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9143.INIT (port=Q, net=\registerbank[10] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9163.INIT (port=Q, net=\registerbank[10] [31]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9207.INIT (port=Q, net=\registerbank[8] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9271.INIT (port=Q, net=\registerbank[6] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9286.INIT (port=Q, net=\registerbank[6] [26]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9367.INIT (port=Q, net=\registerbank[3] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9326.INIT (port=Q, net=\registerbank[4] [2]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9335.INIT (port=Q, net=\registerbank[4] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9431.INIT (port=Q, net=\registerbank[1] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9398.INIT (port=Q, net=\registerbank[2] [10]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9399.INIT (port=Q, net=\registerbank[2] [11]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9400.INIT (port=Q, net=\registerbank[2] [12]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9457.INIT (port=Q, net=\registerbank[0] [5]) to 1'0.
Setting regfile.$auto$simplemap.cc:442:simplemap_dffe$9463.INIT (port=Q, net=\registerbank[0] [11]) to 1'0.
Removing init attribute from wire regfile.registerbank[0].
Removing init attribute from wire regfile.registerbank[10].
Removing init attribute from wire regfile.registerbank[11].
Removing init attribute from wire regfile.registerbank[12].
Removing init attribute from wire regfile.registerbank[13].
Removing init attribute from wire regfile.registerbank[14].
Removing init attribute from wire regfile.registerbank[15].
Removing init attribute from wire regfile.registerbank[16].
Removing init attribute from wire regfile.registerbank[17].
Removing init attribute from wire regfile.registerbank[18].
Removing init attribute from wire regfile.registerbank[19].
Removing init attribute from wire regfile.registerbank[1].
Removing init attribute from wire regfile.registerbank[20].
Removing init attribute from wire regfile.registerbank[21].
Removing init attribute from wire regfile.registerbank[22].
Removing init attribute from wire regfile.registerbank[23].
Removing init attribute from wire regfile.registerbank[24].
Removing init attribute from wire regfile.registerbank[25].
Removing init attribute from wire regfile.registerbank[26].
Removing init attribute from wire regfile.registerbank[27].
Removing init attribute from wire regfile.registerbank[28].
Removing init attribute from wire regfile.registerbank[29].
Removing init attribute from wire regfile.registerbank[2].
Removing init attribute from wire regfile.registerbank[30].
Removing init attribute from wire regfile.registerbank[31].
Removing init attribute from wire regfile.registerbank[3].
Removing init attribute from wire regfile.registerbank[4].
Removing init attribute from wire regfile.registerbank[5].
Removing init attribute from wire regfile.registerbank[6].
Removing init attribute from wire regfile.registerbank[7].
Removing init attribute from wire regfile.registerbank[8].
Removing init attribute from wire regfile.registerbank[9].
Removed 0 unused cells and 10067 unused wires.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \regfile

3.25.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \regfile
Removed 0 unused modules.

3.26. Printing statistics.

=== cpu ===

   Number of wires:               2052
   Number of wire bits:           2569
   Number of public wires:          15
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2431
     FDRE                           32
     LUT1                           41
     LUT2                          314
     LUT3                          171
     LUT4                           54
     LUT5                           86
     LUT6                          918
     MUXCY                         225
     MUXF7                         340
     MUXF8                          82
     XORCY                         167
     regfile                         1

   Estimated number of LCs:       1274

=== regfile ===

   Number of wires:               3600
   Number of wire bits:           4728
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4646
     FDRE                         1024
     LUT2                           26
     LUT3                           91
     LUT4                           10
     LUT5                            7
     LUT6                         2557
     MUXF7                         931

   Estimated number of LCs:       2665

=== design hierarchy ===

   cpu                               1
     regfile                         1

   Number of wires:               5652
   Number of wire bits:           7297
   Number of public wires:          57
   Number of public wire bits:    1448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7076
     FDRE                         1056
     LUT1                           41
     LUT2                          340
     LUT3                          262
     LUT4                           64
     LUT5                           93
     LUT6                         3475
     MUXCY                         225
     MUXF7                        1271
     MUXF8                          82
     XORCY                         167

   Estimated number of LCs:       3901

3.27. Executing CHECK pass (checking for obvious problems).
checking module cpu..
checking module regfile..
found and reported 0 problems.

4. Executing Verilog backend.
Dumping module `\cpu'.
Dumping module `\regfile'.

End of script. Logfile hash: 4900a698e0
CPU: user 12.30s system 0.31s, MEM: 197.98 MB total, 192.64 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 27% 2x write_verilog (3 sec), 12% 6x techmap (1 sec), ...
Compiling sources for post-synthesis simulation
Ensure all required files listed in program_files_synth.txt
Using directory : ./test/t1
Compiling sources
RUNNING TEST FROM ./test/t1
Using directory : ./test/t2
Compiling sources
RUNNING TEST FROM ./test/t2
Using directory : ./test/t3
Compiling sources
RUNNING TEST FROM ./test/t3
Passed

You should see a PASS message and all tests pass.
If any test reports as a FAIL, fix it before submitting.
Once all tests pass, commit the changes into your code,
and push the commit back to the server for evaluation.
