// Generated by CIRCT 42e53322a
module relu(	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:2:3
  input  [7:0] in,	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:2:22
  input        en_relu,	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:2:35
  output [7:0] out	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:2:54
);

  wire _GEN = en_relu & in[7];	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:4:10, :5:10
  assign out =
    {in[7] & ~_GEN,
     in[6] & ~_GEN,
     in[5] & ~_GEN,
     in[4] & ~_GEN,
     in[3] & ~_GEN,
     in[2] & ~_GEN,
     in[1] & ~_GEN,
     in[0] & ~_GEN};	// /tmp/tmp.aELoIeMDFg/47358_universal_NPU-CNN_accelerator_verilog_Relu.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :10:10, :11:10, :13:10, :14:11, :16:11, :17:11, :19:11, :20:11, :22:11, :23:11, :25:11, :26:11, :28:11, :29:11, :30:5
endmodule

