$date
	Sat Oct 22 19:39:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#584275
b1010 !
1"
#584278
b1010 &
b1010 %
1$
#584279
0"
#584282
b101 &
b101 %
#584286
b10000 &
b10000 %
#584290
b1000 &
b1000 %
#584294
b100 &
b100 %
#584298
b10 &
b10 %
#584302
b1 &
1#
b1 %
#584306
b0 &
b0 %
0#
0$
#1625841
b100 !
1"
#1625842
b100 &
b100 %
1$
#1625843
0"
#1625846
b10 &
b10 %
#1625850
b1 &
b1 %
1#
#1625854
b0 &
0#
b0 %
0$
#2622269
b110 !
1"
#2622270
b110 &
b110 %
1$
#2622271
0"
#2622274
b11 &
b11 %
#2622278
b1010 &
b1010 %
#2622282
b101 &
b101 %
#2622286
b10000 &
b10000 %
#2622290
b1000 &
b1000 %
#2622294
b100 &
b100 %
#2622298
b10 &
b10 %
#2622302
b1 &
1#
b1 %
#2622306
b0 &
b0 %
0#
0$
#4500012
