
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181833                       # Simulator instruction rate (inst/s)
host_op_rate                                   234464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 244122                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378748                       # Number of bytes of host memory used
host_seconds                                 43576.50                       # Real time elapsed on the host
sim_insts                                  7923637051                       # Number of instructions simulated
sim_ops                                   10217122730                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       175232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       187904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       176512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       175360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1242112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       584320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            584320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1468                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1370                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1468                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9704                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4565                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4565                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16472309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17663514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16592633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16484342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8326397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       324874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17663514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116762083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       324874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3272804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54927752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54927752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54927752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16472309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17663514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16592633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16484342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8326397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       324874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17663514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171689835                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548114                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847670     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126123      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746591                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753722                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143705                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485758                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359163                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123582                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178170                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953686                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953686                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2036                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265486                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501603     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423074     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212051      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867183      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261746                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2510     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22549                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193487                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725086                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476127                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114445                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164680                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859384                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808890     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809415                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678460                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25509898                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2001588                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1640982                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198127                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       818383                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          777922                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          204822                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19120110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11392789                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2001588                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       982744                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2503066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         567333                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1077354                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1180246                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       196840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23066381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20563315     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          270948      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          313064      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          171391      0.74%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197822      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          109133      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           73671      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          194251      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1172786      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23066381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078463                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446603                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18958576                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1242258                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2481438                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20342                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        363766                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       324961                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2085                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13905969                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11136                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        363766                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18990188                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         357664                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       797339                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2471174                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86241                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13896578                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21346                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19306358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64710111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64710111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16417344                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2888957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3636                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           232872                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1331352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       724030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19036                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       160467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13871839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13086173                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18643                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1780046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4136024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23066381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.258713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17554198     76.10%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2216625      9.61%     85.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1190951      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       824572      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720986      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368147      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        90145      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57675      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        43082      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23066381                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3225     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12697     44.09%     55.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12879     44.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10949387     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204781      1.56%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1212742      9.27%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       717664      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13086173                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.512984                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28801                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002201                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49286171                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15655666                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12862565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13114974                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32936                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       242560                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19156                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        363766                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         309838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13886                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13875512                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1331352                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       724030                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12888574                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1137939                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       197599                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1855359                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1801883                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            717420                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.505238                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12862860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12862565                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7646366                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20032883                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.504219                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381691                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9643242                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11831233                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2044362                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199148                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22702615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.521140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.338979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17868903     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2241508      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       940436      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       563405      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390555      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       251976      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       132379      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105360      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       208093      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22702615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9643242                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11831233                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1793624                       # Number of memory references committed
system.switch_cpus1.commit.loads              1088775                       # Number of loads committed
system.switch_cpus1.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1693163                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10666533                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240750                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       208093                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36370052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28115053                       # The number of ROB writes
system.switch_cpus1.timesIdled                 296304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2443517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9643242                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11831233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9643242                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.645365                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.645365                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378020                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378020                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58141083                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17848668                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12978142                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1870919                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1674024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       150677                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1264465                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1231522                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          109798                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4538                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19838185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10637110                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1870919                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1341320                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2371433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         495534                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        446378                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1201552                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       147646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23000034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20628601     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          365241      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          180007      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          360181      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          112280      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          334936      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           51727      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           83555      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          883506      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23000034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073339                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.416966                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19667517                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       621877                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2366502                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2020                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342117                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       173381                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1922                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      11871462                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4537                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342117                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19687799                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         391119                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       167808                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2346137                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65047                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      11853220                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9406                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15506231                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     53678160                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     53678160                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12534674                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2971551                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1559                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          793                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           153143                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2164178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       340087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3171                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        77291                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          11789995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11025711                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7240                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2155423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4436365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23000034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.479378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.091070                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18168205     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1500811      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1640464      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       941693      4.09%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       481227      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       120653      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       140883      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3362      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2736      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23000034                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18221     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7397     23.33%     80.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6089     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8630194     78.27%     78.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        84682      0.77%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1973178     17.90%     96.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       336889      3.06%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11025711                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.432199                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31707                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002876                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45090403                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     13947011                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     10743371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11057418                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8971                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       445067                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8663                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342117                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         320419                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7759                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     11791568                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2164178                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       340087                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          790                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       101354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       159451                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     10886655                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1945389                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139056                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2282239                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1656532                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            336850                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.426748                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              10746089                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             10743371                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6508185                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14074966                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.421131                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.462394                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8564692                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9619699                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2172309                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       149552                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22657917                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.424562                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19089040     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1393687      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       903203      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       282737      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       475669      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        90646      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        57857      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        52277      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       312801      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22657917                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8564692                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9619699                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2050535                       # Number of memory references committed
system.switch_cpus2.commit.loads              1719111                       # Number of loads committed
system.switch_cpus2.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1477813                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8399886                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       312801                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34137098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           23926377                       # The number of ROB writes
system.switch_cpus2.timesIdled                 446739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2510696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8564692                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9619699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8564692                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.978593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.978593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335729                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335729                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        50642609                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       13974771                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12646129                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1546                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1999796                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1639493                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197956                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       817895                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          778113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          204819                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8774                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19097094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11382890                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1999796                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       982932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2501725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         566274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1090500                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1179036                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       196678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23054274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20552549     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          270606      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          313288      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          171773      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          197921      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          108877      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           73807      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          193993      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1171460      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23054274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078390                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446200                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18936615                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1254289                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2480754                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19748                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        362867                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       324689                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2088                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13894978                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11115                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        362867                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18967681                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         363012                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       805678                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2470370                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        84657                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13885538                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20875                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19289979                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64660306                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64660306                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16406560                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2883376                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3665                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2065                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           230214                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1331062                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       723255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19194                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       159871                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13860910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13077578                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19176                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1776698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4130649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23054274                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258711                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17547388     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2213269      9.60%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1188997      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       824954      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720688      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       368738      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        89670      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57569      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        43001      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23054274                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3263     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12792     44.23%     55.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12866     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10941742     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204804      1.57%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1212388      9.27%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       717046      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13077578                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.512630                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28921                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002211                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49257524                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15641423                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12853970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13106499                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32787                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       243038                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18872                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          177                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        362867                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         314788                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13877                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13864613                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1331062                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       723255                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2066                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       113552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225987                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12880445                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1137083                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       197130                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1853920                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1800467                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            716837                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.504903                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12854276                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12853970                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7641500                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20021794                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.503865                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381659                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9636933                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11823329                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2041410                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198963                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22691407                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521049                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.339037                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17861580     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2239547      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       939408      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       563430      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390066      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       251696      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       132146      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105216      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       208318      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22691407                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9636933                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11823329                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1792403                       # Number of memory references committed
system.switch_cpus3.commit.loads              1088020                       # Number of loads committed
system.switch_cpus3.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1691963                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10659420                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       240567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       208318                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36347763                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28092385                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2456456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9636933                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11823329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9636933                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.647183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.647183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377760                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377760                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58102749                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17836749                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12966526                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2001648                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1641035                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       198128                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       818336                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          777926                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          204818                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19120481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11393333                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2001648                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       982744                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2503152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         567360                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1084199                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1180268                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       196841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23073704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.603844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20570552     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          270951      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          313062      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          171392      0.74%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          197823      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          109135      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           73677      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          194252      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1172860      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23073704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078463                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446609                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18958917                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1249139                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2481509                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20352                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        363786                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       324966                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2086                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13906577                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11144                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        363786                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18990542                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         363041                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       798827                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2471234                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86265                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13897099                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21315                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40427                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19307008                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64712538                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64712538                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16417640                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2889307                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3636                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           233022                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1331413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       724054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19044                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       160465                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13872275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13086453                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18663                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1780220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4136854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23073704                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567159                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.258559                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17561369     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2216684      9.61%     85.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1190994      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       824635      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       720978      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       368147      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        90136      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57675      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        43086      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23073704                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3225     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12697     44.09%     55.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12879     44.72%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10949564     83.67%     83.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204812      1.57%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1212773      9.27%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       717705      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13086453                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.512978                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28801                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002201                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49294074                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15656276                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12862858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13115254                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32936                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       242581                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        19151                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          800                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        363786                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         315198                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13878                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13875948                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1331413                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       724054                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       113444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       112749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       226193                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12888870                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1137976                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       197583                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1855438                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1801895                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            717462                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.505233                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12863153                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12862858                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7646554                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20033183                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.504214                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381694                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9643515                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11831515                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2044534                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       199149                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22709918                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.520984                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.338817                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17876120     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2241546      9.87%     88.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       940440      4.14%     92.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       563425      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390560      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       251975      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       132381      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       105355      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       208116      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22709918                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9643515                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11831515                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1793712                       # Number of memory references committed
system.switch_cpus4.commit.loads              1088818                       # Number of loads committed
system.switch_cpus4.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1693175                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10666808                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       240752                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       208116                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36377786                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28115962                       # The number of ROB writes
system.switch_cpus4.timesIdled                 296301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2437026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9643515                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11831515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9643515                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.645377                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.645377                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.378018                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.378018                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58142535                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17848983                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12978762                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2069400                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1693752                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204647                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       871308                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          815208                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          213987                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9296                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19964361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11565143                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2069400                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1029195                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2415172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         557511                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        548192                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1222867                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       204668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23277962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.951266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20862790     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          112123      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          179884      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          241908      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          249114      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          210322      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          118151      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          175972      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1127698      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23277962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081119                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.453344                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19760679                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       753919                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2410556                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2828                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        349975                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       339806                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14194600                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        349975                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19814913                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         145130                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       483458                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2359762                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       124719                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14188654                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18199                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        53627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19800473                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66003915                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66003915                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17160736                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2639710                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3521                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1832                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           372427                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1331670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       718798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8484                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       211796                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14171281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13461265                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1996                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1564907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3740445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23277962                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578284                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267852                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17547863     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2385421     10.25%     85.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1199374      5.15%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       879335      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       695788      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       284092      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       179760      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        93713      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12616      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23277962                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2487     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8253     36.59%     47.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11817     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11321489     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       200124      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1221568      9.07%     94.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       716396      5.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13461265                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.527671                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22557                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50225045                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15739779                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13254741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13483822                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        26793                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       216611                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9421                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        349975                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         115814                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11931                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14174835                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1331670                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       718798                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9986                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233816                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13271243                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1147818                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       190022                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1864156                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1885647                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            716338                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.520222                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13254870                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13254741                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7610074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20509136                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.519575                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371058                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10004301                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12310653                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1864188                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       206971                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22927987                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.536927                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380202                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17849865     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2529526     11.03%     88.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       943481      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       451011      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       396773      1.73%     96.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       219176      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       180370      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86340      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       271445      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22927987                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10004301                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12310653                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1824436                       # Number of memory references committed
system.switch_cpus5.commit.loads              1115059                       # Number of loads committed
system.switch_cpus5.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1775335                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11091730                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       253553                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       271445                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36831318                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28699676                       # The number of ROB writes
system.switch_cpus5.timesIdled                 304743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2232768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10004301                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12310653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10004301                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549976                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549976                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392161                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392161                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59734559                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18465605                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13155112                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2279796                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1898379                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       209230                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       898754                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          834259                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244985                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9795                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19858569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12506809                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2279796                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1079244                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2606332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         581788                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1016234                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1234386                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23851786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.015477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21245454     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          159323      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          202023      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          321535      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133973      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          172351      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          201154      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           92415      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1323558      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23851786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089366                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490257                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19742280                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1143839                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2594051                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1237                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370372                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       346461                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15283892                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370372                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19762531                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63778                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1024552                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2575049                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55498                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15190500                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8066                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21218704                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70639677                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70639677                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17742564                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3476133                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3735                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1974                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           195731                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1421763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       743447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       168641                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14832244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14224915                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14707                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1808967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3686536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23851786                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596388                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318323                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17822034     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2752762     11.54%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1122378      4.71%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       631096      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       851781      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       263488      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       259106      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       138219      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10922      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23851786                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          98583     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13099     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12747     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11983861     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       194461      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1760      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1304119      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       740714      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14224915                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557605                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             124429                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52440751                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16645045                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13854326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14349344                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10523                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       268377                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10390                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370372                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48797                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6242                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14835996                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1421763                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       743447                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1975                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       241039                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13977309                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1282721                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       247605                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2023341                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1976445                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            740620                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547899                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13854406                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13854326                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8298390                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22290101                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543078                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372290                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10322671                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12720038                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2116013                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       210800                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23481414                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541707                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361361                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18096416     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2729186     11.62%     88.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       991651      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       492823      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       451775      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       189975      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       187551      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        89496      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       252541      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23481414                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10322671                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12720038                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1886437                       # Number of memory references committed
system.switch_cpus6.commit.loads              1153384                       # Number of loads committed
system.switch_cpus6.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1843702                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11452221                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       262672                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       252541                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38064846                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30042496                       # The number of ROB writes
system.switch_cpus6.timesIdled                 303376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1658944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10322671                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12720038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10322671                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.471330                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.471330                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.404640                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.404640                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62894084                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19360347                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14137666                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1869070                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1672352                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       150123                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1263949                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1229881                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          109691                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4546                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19806780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10625652                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1869070                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1339572                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2368745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         494232                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        457251                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1199416                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       146992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22976065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.517109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.755260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20607320     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          365026      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179525      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          359877      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          111645      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          334524      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           51659      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           83653      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          882836      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22976065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073266                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.416517                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19636449                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       632510                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2363689                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2042                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        341374                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       173309                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1915                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      11859201                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4526                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        341374                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19656729                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         395006                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       174821                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2343421                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        64707                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      11840862                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9315                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15490743                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     53621868                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     53621868                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12523479                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2967264                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1561                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          794                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           153132                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2161742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       339768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3050                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        77251                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11777786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11013287                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7236                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2151920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4437195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22976065                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.479337                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.090968                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18149379     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1498788      6.52%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1639530      7.14%     92.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       941146      4.10%     96.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       479851      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       120483      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       140777      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3368      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2743      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22976065                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18129     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7394     23.39%     80.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6085     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8620226     78.27%     78.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        84675      0.77%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1971077     17.90%     96.94% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       336541      3.06%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11013287                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.431712                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31608                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45041483                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     13931304                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10731716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11044895                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8904                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       444541                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8580                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        341374                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         324870                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7793                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11779362                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2161742                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       339768                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          792                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       100935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        57936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       158871                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     10874877                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1943242                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       138410                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2279743                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1654835                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            336501                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.426286                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10734343                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10731716                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6501529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14058237                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.420675                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.462471                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8556603                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9610841                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2168963                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       149003                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22634691                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.424607                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.295187                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19068611     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1392779      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       902729      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       282657      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       474869      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        90480      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        57788      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        52195      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       312583      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22634691                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8556603                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9610841                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2048389                       # Number of memory references committed
system.switch_cpus7.commit.loads              1717201                       # Number of loads committed
system.switch_cpus7.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1476465                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8392178                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       117885                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       312583                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34101886                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           23901235                       # The number of ROB writes
system.switch_cpus7.timesIdled                 445801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2534665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8556603                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9610841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8556603                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.981409                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.981409                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.335412                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.335412                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        50586406                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       13960208                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12632387                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1546                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403393                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700197                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527649                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813632                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34520976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389968259                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424489235                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34520976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389968259                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424489235                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34520976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389968259                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424489235                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       958916                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462047.700237                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482374.130682                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       958916                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462047.700237                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482374.130682                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       958916                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462047.700237                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482374.130682                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328859477                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360794660                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328859477                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360794660                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328859477                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360794660                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390106.141163                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410460.364050                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390106.141163                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410460.364050                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390106.141163                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410460.364050                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1405                       # number of replacements
system.l21.tagsinuse                      4095.381013                       # Cycle average of tags in use
system.l21.total_refs                          347350                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5500                       # Sample count of references to valid blocks.
system.l21.avg_refs                         63.154545                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          147.514502                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.312156                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   700.061844                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3220.492512                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036014                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006668                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786253                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4109                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4110                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2361                       # number of Writeback hits
system.l21.Writeback_hits::total                 2361                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4124                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4125                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4124                       # number of overall hits
system.l21.overall_hits::total                   4125                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1367                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1402                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1370                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1405                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1370                       # number of overall misses
system.l21.overall_misses::total                 1405                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28838639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    681877541                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      710716180                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1518422                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1518422                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28838639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    683395963                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       712234602                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28838639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    683395963                       # number of overall miss cycles
system.l21.overall_miss_latency::total      712234602                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5512                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2361                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2361                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5494                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5530                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5494                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5530                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249635                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.254354                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.166667                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249363                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254069                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249363                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254069                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 498813.124360                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 506930.228245                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 506140.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 506140.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 498829.170073                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 506928.542349                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 498829.170073                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 506928.542349                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 888                       # number of writebacks
system.l21.writebacks::total                      888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1367                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1402                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1370                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1405                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1370                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1405                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    583255224                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    609565263                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1301522                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1301522                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    584556746                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    610866785                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    584556746                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    610866785                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249635                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.254354                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249363                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254069                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249363                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254069                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 426668.049744                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 434782.641227                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 433840.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 433840.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 426683.756204                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 434780.629893                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 426683.756204                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 434780.629893                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1496                       # number of replacements
system.l22.tagsinuse                      4095.873805                       # Cycle average of tags in use
system.l22.total_refs                          180808                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5592                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.333333                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.845798                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.692348                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   685.115413                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3333.220245                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005784                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167265                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.813774                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3947                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3948                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             691                       # number of Writeback hits
system.l22.Writeback_hits::total                  691                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3953                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3954                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3953                       # number of overall hits
system.l22.overall_hits::total                   3954                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1468                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1496                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1468                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1496                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1468                       # number of overall misses
system.l22.overall_misses::total                 1496                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     21275145                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    633591641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      654866786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     21275145                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    633591641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       654866786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     21275145                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    633591641                       # number of overall miss cycles
system.l22.overall_miss_latency::total      654866786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5415                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5444                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          691                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              691                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5421                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5450                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5421                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5450                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.271099                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274798                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.270799                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274495                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.270799                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274495                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 431601.935286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437745.177807                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 431601.935286                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437745.177807                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 431601.935286                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437745.177807                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 251                       # number of writebacks
system.l22.writebacks::total                      251                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1468                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1496                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1468                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1496                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1468                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1496                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    528189241                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    547453986                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    528189241                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    547453986                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    528189241                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    547453986                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271099                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274798                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.270799                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274495                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.270799                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274495                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 365945.177807                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 365945.177807                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 365945.177807                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1417                       # number of replacements
system.l23.tagsinuse                      4095.393076                       # Cycle average of tags in use
system.l23.total_refs                          347343                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5512                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.015784                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.080964                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.141866                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   707.944861                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3212.225385                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035908                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006871                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.172838                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.784235                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4108                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4109                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2355                       # number of Writeback hits
system.l23.Writeback_hits::total                 2355                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4123                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4124                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4123                       # number of overall hits
system.l23.overall_hits::total                   4124                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1376                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1413                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1379                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1416                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1379                       # number of overall misses
system.l23.overall_misses::total                 1416                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     32964602                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    703987331                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      736951933                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1521771                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1521771                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     32964602                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    705509102                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       738473704                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     32964602                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    705509102                       # number of overall miss cycles
system.l23.overall_miss_latency::total      738473704                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5484                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5522                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2355                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2355                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5502                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5540                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5502                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5540                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250912                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.255886                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.250636                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.255596                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.250636                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.255596                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 511618.699855                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 521551.261854                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       507257                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       507257                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 511609.211022                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 521520.977401                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 511609.211022                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 521520.977401                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 900                       # number of writebacks
system.l23.writebacks::total                      900                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1376                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1413                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1379                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1416                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1379                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1416                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    605103904                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    635409210                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1306121                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1306121                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    606410025                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    636715331                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    606410025                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    636715331                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250912                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.255886                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.255596                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.255596                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 439755.744186                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 449688.046709                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 435373.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 435373.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 439746.211022                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 449657.719633                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 439746.211022                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 449657.719633                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1406                       # number of replacements
system.l24.tagsinuse                      4095.380128                       # Cycle average of tags in use
system.l24.total_refs                          347352                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5501                       # Sample count of references to valid blocks.
system.l24.avg_refs                         63.143428                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          147.516759                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    27.308383                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   699.926540                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3220.628445                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036015                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006667                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.170881                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.786286                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4110                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4111                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2362                       # number of Writeback hits
system.l24.Writeback_hits::total                 2362                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4125                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4126                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4125                       # number of overall hits
system.l24.overall_hits::total                   4126                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1368                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1403                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1371                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1406                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1371                       # number of overall misses
system.l24.overall_misses::total                 1406                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29487344                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    677348856                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      706836200                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1862326                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1862326                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29487344                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    679211182                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       708698526                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29487344                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    679211182                       # number of overall miss cycles
system.l24.overall_miss_latency::total      708698526                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5478                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5514                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2362                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2362                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5496                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5532                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5496                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5532                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.249726                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.254443                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.249454                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.254158                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.249454                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.254158                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 495138.052632                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 503803.421240                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 620775.333333                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 620775.333333                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 495412.970095                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 504053.005690                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 495412.970095                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 504053.005690                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 889                       # number of writebacks
system.l24.writebacks::total                      889                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1368                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1403                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            3                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1371                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1406                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1371                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1406                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    579147668                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    606120718                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1646296                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1646296                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    580793964                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    607767014                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    580793964                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    607767014                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.249726                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.254443                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.249454                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.254158                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.249454                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.254158                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 423353.558480                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 432017.617962                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 548765.333333                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 548765.333333                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 423627.982495                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 432266.724040                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 423627.982495                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 432266.724040                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           882                       # number of replacements
system.l25.tagsinuse                      4095.403574                       # Cycle average of tags in use
system.l25.total_refs                          266217                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l25.avg_refs                         53.478706                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.361939                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    31.501324                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   386.590527                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3598.949784                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007691                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.094382                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.878650                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3194                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3196                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l25.Writeback_hits::total                  985                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3209                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3211                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3209                       # number of overall hits
system.l25.overall_hits::total                   3211                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          844                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  883                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          844                       # number of demand (read+write) misses
system.l25.demand_misses::total                   883                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          844                       # number of overall misses
system.l25.overall_misses::total                  883                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34707487                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    382777496                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      417484983                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34707487                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    382777496                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       417484983                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34707487                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    382777496                       # number of overall miss cycles
system.l25.overall_miss_latency::total      417484983                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4038                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4079                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4053                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4094                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4053                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4094                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.209014                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.216475                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.208241                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.215681                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.208241                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.215681                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 889935.564103                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 453527.838863                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 472802.925255                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 889935.564103                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 453527.838863                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 472802.925255                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 889935.564103                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 453527.838863                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 472802.925255                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 477                       # number of writebacks
system.l25.writebacks::total                      477                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          843                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             882                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          843                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              882                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          843                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             882                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31907287                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    321437819                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    353345106                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31907287                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    321437819                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    353345106                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31907287                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    321437819                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    353345106                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.208767                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.216229                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.207994                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.215437                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.207994                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.215437                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 818135.564103                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 381302.276394                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 400618.034014                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 818135.564103                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 381302.276394                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 400618.034014                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 818135.564103                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 381302.276394                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 400618.034014                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           727                       # number of replacements
system.l26.tagsinuse                      4095.526951                       # Cycle average of tags in use
system.l26.total_refs                          253960                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l26.avg_refs                         52.677868                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          122.526951                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.875880                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   343.631499                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3599.492621                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029914                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007294                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.083894                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.878782                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3081                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3083                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1003                       # number of Writeback hits
system.l26.Writeback_hits::total                 1003                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3095                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3097                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3095                       # number of overall hits
system.l26.overall_hits::total                   3097                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          692                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  727                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          692                       # number of demand (read+write) misses
system.l26.demand_misses::total                   727                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          692                       # number of overall misses
system.l26.overall_misses::total                  727                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     41588784                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    313556512                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      355145296                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     41588784                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    313556512                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       355145296                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     41588784                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    313556512                       # number of overall miss cycles
system.l26.overall_miss_latency::total      355145296                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3773                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3810                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1003                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1003                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           14                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3787                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3824                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3787                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3824                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.183408                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.190814                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.182730                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.190115                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.182730                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.190115                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1188250.971429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 453116.346821                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 488507.972490                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1188250.971429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 453116.346821                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 488507.972490                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1188250.971429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 453116.346821                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 488507.972490                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 435                       # number of writebacks
system.l26.writebacks::total                      435                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          692                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             727                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          692                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              727                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          692                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             727                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39074476                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    263835565                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302910041                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39074476                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    263835565                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302910041                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39074476                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    263835565                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302910041                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.183408                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.190814                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.190115                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.190115                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1116413.600000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 381265.267341                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 416657.552957                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1116413.600000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 381265.267341                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 416657.552957                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1116413.600000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 381265.267341                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 416657.552957                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1495                       # number of replacements
system.l27.tagsinuse                      4095.867622                       # Cycle average of tags in use
system.l27.total_refs                          180806                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5591                       # Sample count of references to valid blocks.
system.l27.avg_refs                         32.338759                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.841020                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.684897                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   686.442520                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3331.899184                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005782                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.167589                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.813452                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3944                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3945                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l27.Writeback_hits::total                  692                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3950                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3951                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3950                       # number of overall hits
system.l27.overall_hits::total                   3951                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1468                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1495                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1468                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1495                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1468                       # number of overall misses
system.l27.overall_misses::total                 1495                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     22813342                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    653283596                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      676096938                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     22813342                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    653283596                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       676096938                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     22813342                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    653283596                       # number of overall miss cycles
system.l27.overall_miss_latency::total      676096938                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5412                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5440                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5418                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5446                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5418                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5446                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.271249                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.274816                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.270949                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.274513                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.270949                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.274513                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 445016.073569                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452238.754515                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 445016.073569                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452238.754515                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 445016.073569                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452238.754515                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 249                       # number of writebacks
system.l27.writebacks::total                      249                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1468                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1495                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1468                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1495                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1468                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1495                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    547828790                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    568703532                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    547828790                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    568703532                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    547828790                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    568703532                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.271249                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.274816                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.270949                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.274513                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.270949                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.274513                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 373180.374659                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380403.700334                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 373180.374659                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380403.700334                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 373180.374659                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380403.700334                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147756                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147756                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43477513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43477513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43477513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43477513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43477513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43477513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 887296.183673                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 887296.183673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 887296.183673                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34999177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34999177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34999177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 921030.973684                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375500704                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375500704                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382511230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382511230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382511230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382511230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183776.938264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183776.938264                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183101.078235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183101.078235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183101.078235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183101.078235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604640500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604640500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605612494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605612494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605612494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605612494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149923.258121                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149923.258121                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149607.829545                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149607.829545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149607.829545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149607.829545                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.451182                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002504347                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1935336.577220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.451182                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045595                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818031                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1180196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1180196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1180196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1180196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1180196                       # number of overall hits
system.cpu1.icache.overall_hits::total        1180196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     44182886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44182886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     44182886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44182886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     44182886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44182886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1180246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1180246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1180246                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1180246                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1180246                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1180246                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 883657.720000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 883657.720000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 883657.720000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29194519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29194519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29194519                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 810958.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158523397                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27574.081927                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.702201                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.297799                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885555                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114445                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       831405                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         831405                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       700706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        700706                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1532111                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1532111                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1532111                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1532111                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18802                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          664                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19466                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4416337923                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4416337923                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    298591120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    298591120                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4714929043                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4714929043                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4714929043                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4714929043                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       850207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       850207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1551577                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1551577                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1551577                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1551577                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022115                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022115                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012546                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012546                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234886.603712                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234886.603712                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 449685.421687                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 449685.421687                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 242213.554043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 242213.554043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 242213.554043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 242213.554043                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1953388                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 217043.111111                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2361                       # number of writebacks
system.cpu1.dcache.writebacks::total             2361                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13326                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          646                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          646                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13972                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13972                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5494                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5494                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    963142021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    963142021                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2523994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2523994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    965666015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    965666015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    965666015                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    965666015                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003541                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175884.225895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175884.225895                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 140221.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 140221.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175767.385329                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175767.385329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175767.385329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175767.385329                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.692275                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921346548                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1657098.107914                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.522153                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.170123                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039298                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843221                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882520                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1201516                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1201516                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1201516                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1201516                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1201516                       # number of overall hits
system.cpu2.icache.overall_hits::total        1201516                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24440627                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24440627                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24440627                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24440627                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24440627                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24440627                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1201552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1201552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1201552                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1201552                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1201552                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1201552                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 678906.305556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 678906.305556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 678906.305556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21600485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21600485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21600485                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 744844.310345                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5421                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205469707                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5677                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36193.360402                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   194.026552                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    61.973448                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.757916                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.242084                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1780499                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1780499                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       329836                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          779                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          779                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          773                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          773                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2110335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2110335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2110335                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2110335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18617                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18617                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           26                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18643                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18643                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18643                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18643                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4212354381                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4212354381                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2098382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2098382                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4214452763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4214452763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4214452763                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4214452763                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1799116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1799116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2128978                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2128978                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2128978                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2128978                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010348                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010348                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000079                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008757                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008757                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008757                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008757                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226263.865338                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226263.865338                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        80707                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        80707                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226060.868047                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226060.868047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226060.868047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226060.868047                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          691                       # number of writebacks
system.cpu2.dcache.writebacks::total              691                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13202                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5421                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5421                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    904337553                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    904337553                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    904722153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    904722153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    904722153                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    904722153                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167006.011634                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167006.011634                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.279807                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002503135                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1927890.644231                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.279807                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046923                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819359                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1178984                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1178984                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1178984                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1178984                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1178984                       # number of overall hits
system.cpu3.icache.overall_hits::total        1178984                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     50970990                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50970990                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     50970990                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50970990                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     50970990                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50970990                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1179036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1179036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1179036                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1179036                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1179036                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1179036                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 980211.346154                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 980211.346154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 980211.346154                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33379338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33379338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33379338                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 878403.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5502                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158522407                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5758                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27530.810524                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.707067                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.292933                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.885574                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.114426                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       830827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         830827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       700256                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        700256                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1609                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1531083                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1531083                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1531083                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1531083                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          649                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19453                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19453                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19453                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19453                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4487271294                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4487271294                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    264828681                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    264828681                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4752099975                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4752099975                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4752099975                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4752099975                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       849631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       849631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1550536                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1550536                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1550536                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1550536                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 238633.870134                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 238633.870134                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 408056.519260                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 408056.519260                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 244286.227060                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 244286.227060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 244286.227060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 244286.227060                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2058945                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 205894.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2355                       # number of writebacks
system.cpu3.dcache.writebacks::total             2355                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13951                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5502                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5502                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    985183930                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    985183930                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2523691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2523691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    987707621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    987707621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    987707621                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    987707621                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 179646.960248                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 179646.960248                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 140205.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 140205.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 179517.924573                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 179517.924573                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 179517.924573                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 179517.924573                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.447238                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1002504370                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1935336.621622                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.447238                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.045589                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.818024                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1180219                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1180219                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1180219                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1180219                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1180219                       # number of overall hits
system.cpu4.icache.overall_hits::total        1180219                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     43688985                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     43688985                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     43688985                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     43688985                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     43688985                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     43688985                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1180268                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1180268                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1180268                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1180268                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1180268                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1180268                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 891611.938776                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 891611.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 891611.938776                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29843945                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29843945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29843945                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 828998.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5495                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158523437                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5751                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              27564.499565                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.698969                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.301031                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.885543                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.114457                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       831433                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         831433                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       700718                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        700718                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1637                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1609                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1532151                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1532151                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1532151                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1532151                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18806                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18806                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          697                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          697                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19503                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19503                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19503                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19503                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4400460501                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4400460501                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    295541693                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    295541693                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4696002194                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4696002194                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4696002194                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4696002194                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       850239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       850239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       701415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       701415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1551654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1551654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1551654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1551654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022118                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022118                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000994                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000994                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012569                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012569                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012569                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012569                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 233992.369510                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 233992.369510                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 424019.645624                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 424019.645624                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240783.581705                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240783.581705                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240783.581705                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240783.581705                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1978303                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 197830.300000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2362                       # number of writebacks
system.cpu4.dcache.writebacks::total             2362                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13328                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13328                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          679                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14007                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14007                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5478                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5478                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5496                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5496                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    958639312                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    958639312                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2867626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2867626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    961506938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    961506938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    961506938                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    961506938                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003542                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003542                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003542                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 174998.048923                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 174998.048923                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 159312.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 159312.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 174946.677220                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 174946.677220                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 174946.677220                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 174946.677220                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               508.139228                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001230911                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1940369.982558                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.139228                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053108                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.814326                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1222815                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1222815                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1222815                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1222815                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1222815                       # number of overall hits
system.cpu5.icache.overall_hits::total        1222815                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42418534                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42418534                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42418534                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42418534                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42418534                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42418534                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1222867                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1222867                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1222867                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1222867                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1222867                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1222867                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 815741.038462                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 815741.038462                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 815741.038462                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 815741.038462                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 815741.038462                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 815741.038462                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35184542                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35184542                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35184542                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35184542                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35184542                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35184542                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 858159.560976                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 858159.560976                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 858159.560976                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 858159.560976                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 858159.560976                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 858159.560976                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4053                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152644083                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4309                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35424.479694                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.989630                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.010370                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.863241                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.136759                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       840152                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         840152                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       706029                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        706029                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1811                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1698                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1546181                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1546181                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1546181                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1546181                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        12928                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12928                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13014                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13014                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13014                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13014                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2357799848                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2357799848                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7142549                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7142549                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2364942397                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2364942397                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2364942397                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2364942397                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       853080                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       853080                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       706115                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       706115                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1559195                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1559195                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1559195                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1559195                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015154                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015154                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008347                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008347                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008347                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008347                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 182379.319926                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 182379.319926                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83052.895349                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83052.895349                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 181722.944291                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 181722.944291                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 181722.944291                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 181722.944291                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu5.dcache.writebacks::total              985                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8890                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8890                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8961                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4038                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4038                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4053                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4053                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4053                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4053                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    597764713                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    597764713                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       971986                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       971986                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    598736699                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    598736699                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    598736699                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    598736699                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004733                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004733                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002599                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002599                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 148034.847202                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 148034.847202                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64799.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64799.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 147726.794720                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 147726.794720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 147726.794720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 147726.794720                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.693321                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004333774                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2041328.808943                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.693321                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050791                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779957                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1234334                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1234334                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1234334                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1234334                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1234334                       # number of overall hits
system.cpu6.icache.overall_hits::total        1234334                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63149389                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63149389                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63149389                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63149389                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63149389                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63149389                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1234386                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1234386                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1234386                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1234386                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1234386                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1234386                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1214411.326923                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1214411.326923                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1214411.326923                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1214411.326923                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1214411.326923                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1214411.326923                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42023283                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42023283                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42023283                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42023283                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42023283                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42023283                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1135764.405405                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1135764.405405                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1135764.405405                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1135764.405405                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1135764.405405                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1135764.405405                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3787                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148951361                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4043                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36841.790997                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.463342                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.536658                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       982159                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         982159                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       729407                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        729407                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1775                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1711566                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1711566                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1711566                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1711566                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           57                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9701                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9701                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9701                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9701                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1344405031                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1344405031                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1348934055                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1348934055                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1348934055                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1348934055                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139403.259125                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139403.259125                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139051.031337                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139051.031337                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139051.031337                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139051.031337                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1003                       # number of writebacks
system.cpu6.dcache.writebacks::total             1003                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5914                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5914                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3787                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3787                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    520066622                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    520066622                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    521026989                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    521026989                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    521026989                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    521026989                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 137839.019878                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 137839.019878                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 137583.044362                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 137583.044362                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 137583.044362                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 137583.044362                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.684798                       # Cycle average of tags in use
system.cpu7.icache.total_refs               921344410                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1660080.018018                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.514536                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.170262                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039286                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843222                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882508                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1199378                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1199378                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1199378                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1199378                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1199378                       # number of overall hits
system.cpu7.icache.overall_hits::total        1199378                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.cpu7.icache.overall_misses::total           38                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     28402719                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     28402719                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     28402719                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     28402719                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     28402719                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     28402719                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1199416                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1199416                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1199416                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1199416                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1199416                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1199416                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 747439.973684                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 747439.973684                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 747439.973684                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     23129391                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     23129391                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     23129391                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 826049.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5418                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               205467567                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5674                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36212.119669                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   193.526531                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    62.473469                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.755963                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.244037                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1778593                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1778593                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       329599                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        329599                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          782                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          782                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          773                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          773                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2108192                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2108192                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2108192                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2108192                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18620                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18620                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           27                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18647                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18647                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18647                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18647                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4317031421                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4317031421                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2194417                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2194417                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4319225838                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4319225838                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4319225838                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4319225838                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1797213                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1797213                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       329626                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       329626                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2126839                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2126839                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2126839                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2126839                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010360                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010360                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008767                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008767                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008767                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008767                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 231849.163319                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 231849.163319                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81274.703704                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81274.703704                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 231631.138414                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 231631.138414                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 231631.138414                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 231631.138414                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu7.dcache.writebacks::total              692                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13208                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13208                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13229                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13229                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5412                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5418                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5418                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5418                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5418                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    923746570                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    923746570                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    924131170                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    924131170                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    924131170                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    924131170                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 170684.879897                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 170684.879897                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 170566.845700                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 170566.845700                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 170566.845700                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 170566.845700                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
