WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 10000004 cycles: 5388067 heartbeat IPC: 1.856 cumulative IPC: 1.208 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 13635876 heartbeat IPC: 1.212 cumulative IPC: 1.211 (Simulation time: 00 hr 05 min 41 sec)
Simulation finished CPU 0 instructions: 20000004 cycles: 16510173 cumulative IPC: 1.211 (Simulation time: 00 hr 07 min 26 sec)
Simulation complete CPU 0 instructions: 20000004 cycles: 16510173 cumulative IPC: 1.211 (Simulation time: 00 hr 07 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/649.fotonik3d_s-1176B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.211 instructions: 20000004 cycles: 16510173
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.0044 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0044
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     350711 HIT:     175309 MISS:     175402
LLC LOAD         ACCESS:     175383 HIT:          1 MISS:     175382
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     175308 HIT:     175308 MISS:          0
LLC TRANSLATION  ACCESS:         20 HIT:          0 MISS:         20
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 284.9 cycles
cpu0_DTLB TOTAL        ACCESS:    4082560 HIT:    4055580 MISS:      26980
cpu0_DTLB LOAD         ACCESS:    4082560 HIT:    4055580 MISS:      26980
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.63 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    6262120 HIT:    5257463 MISS:    1004657
cpu0_L1D LOAD         ACCESS:    4855253 HIT:    3851757 MISS:    1003496
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1404110 HIT:    1403058 MISS:       1052
cpu0_L1D TRANSLATION  ACCESS:       2757 HIT:       2648 MISS:        109
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.14 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     440485 HIT:     265081 MISS:     175404
cpu0_L2C LOAD         ACCESS:     264373 HIT:      88989 MISS:     175384
cpu0_L2C RFO          ACCESS:        308 HIT:        308 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     175696 HIT:     175696 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        108 HIT:         88 MISS:         20
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 305.9 cycles
cpu0_STLB TOTAL        ACCESS:       4639 HIT:       1891 MISS:       2748
cpu0_STLB LOAD         ACCESS:       4639 HIT:       1891 MISS:       2748
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7556
  ROW_BUFFER_MISS:     167845
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      55045
  FULL:     120203
