// Seed: 895931505
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output uwire id_3,
    output uwire id_4,
    input tri id_5,
    output wire id_6,
    output wand id_7,
    input uwire id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    output tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input wand id_17,
    input uwire id_18,
    output wand id_19,
    input tri0 id_20,
    output supply1 id_21,
    input wor id_22,
    output tri0 id_23
);
  always @(1 or posedge 1) if (1) {id_8} -= 1;
  wire id_25;
  wire id_26;
  assign id_7 = 1;
endmodule
module module_1 (
    output supply0 id_0
    , id_12,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input logic id_4,
    output supply1 id_5,
    output tri1 id_6,
    output logic id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10
);
  always @(1 or posedge "" + id_10 & 1) id_7 <= id_4;
  module_0(
      id_10,
      id_0,
      id_8,
      id_5,
      id_6,
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_9,
      id_1,
      id_1,
      id_0,
      id_10,
      id_3,
      id_3,
      id_8,
      id_8,
      id_0,
      id_2,
      id_0,
      id_2,
      id_6
  );
endmodule
