---
layout: project
title:  Pipelined Implementation of LC-3b Processor
tags: System Verilog, Computer Architecture
---
Worked in a team of three to create a 5 stage pipelined processor with
decoupled Instruction and Data L1 caches, an L2 cache, a victim cache and
support for advanced features such as memory stage leapfrogging and early
branch resolution (in decode stage).