<profile>

<section name = "Vivado HLS Report for 'scurve_adder36'" level="0">
<item name = "Date">Tue Dec 10 16:03:51 2019
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">scurve_adder_36</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.43, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">295, 9437338, 295, 9437338, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">144, 144, 1, 1, 1, 144, yes</column>
<column name="- Loop 2">0, 9437043, 5, 1, 1, 0 ~ 9437040, yes</column>
<column name="- Loop 3">145, 145, 3, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 857</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 58, 72</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 773</column>
<column name="Register">0, -, 3918, 544</column>
<specialColumn name="Available">1000, 900, 343800, 171900</specialColumn>
<specialColumn name="Utilization (%)">3, 0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="scurve_adder36_CTRL_BUS_s_axi_U">scurve_adder36_CTRL_BUS_s_axi, 0, 0, 58, 72</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sum_pix_ch0_0_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_1_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_2_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_3_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_4_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_5_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_6_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_7_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_8_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_9_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_10_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_11_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_12_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_13_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_14_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
<column name="sum_pix_ch0_15_U">scurve_adder36_subkb, 2, 0, 0, 144, 32, 1, 4608</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_850_p2">+, 0, 0, 31, 24, 24</column>
<column name="i_3_fu_802_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_4_fu_1198_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_5_fu_881_p2">+, 0, 0, 15, 1, 8</column>
<column name="indvar_flatten_next_fu_861_p2">+, 0, 0, 31, 24, 1</column>
<column name="tmp_21_10_fu_1155_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_11_fu_1163_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_12_fu_1171_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_13_fu_1179_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_14_fu_1187_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_1_fu_1075_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_2_fu_1083_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_3_fu_1091_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_4_fu_1099_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_5_fu_1107_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_6_fu_1115_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_7_fu_1123_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_8_fu_1131_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_9_fu_1139_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_21_s_fu_1147_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_5_fu_1067_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_796_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond4_fu_1192_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond_flatten_fu_856_p2">icmp, 0, 0, 18, 24, 24</column>
<column name="exitcond_fu_867_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="in_stream0_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_V_fu_1204_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13">or, 0, 0, 2, 1, 1</column>
<column name="i_1_mid2_fu_873_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="i_1_reg_774">9, 2, 8, 16</column>
<column name="i_2_reg_785">9, 2, 8, 16</column>
<column name="i_reg_752">9, 2, 8, 16</column>
<column name="in_stream0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream0_V_data_V_0_data_out">9, 2, 128, 256</column>
<column name="in_stream0_V_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream0_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="indvar_flatten_reg_763">9, 2, 24, 48</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_data_V_1_data_out">9, 2, 512, 1024</column>
<column name="out_stream_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_id_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_last_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_user_V_1_state">15, 3, 2, 6</column>
<column name="sum_pix_ch0_0_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_0_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_10_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_10_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_11_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_11_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_12_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_12_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_13_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_13_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_14_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_14_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_15_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_15_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_1_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_1_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_2_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_2_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_3_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_3_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_4_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_4_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_5_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_5_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_6_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_6_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_7_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_7_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_8_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_8_address1">15, 3, 8, 24</column>
<column name="sum_pix_ch0_9_address0">15, 3, 8, 24</column>
<column name="sum_pix_ch0_9_address1">15, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="N_ADDS_read_reg_1267">16, 0, 16, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="bound_reg_1281">20, 0, 24, 4</column>
<column name="exitcond4_reg_1641">1, 0, 1, 0</column>
<column name="exitcond4_reg_1641_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1286">1, 0, 1, 0</column>
<column name="i_1_mid2_reg_1295">8, 0, 8, 0</column>
<column name="i_1_reg_774">8, 0, 8, 0</column>
<column name="i_2_reg_785">8, 0, 8, 0</column>
<column name="i_reg_752">8, 0, 8, 0</column>
<column name="in_stream0_V_data_V_0_payload_A">128, 0, 128, 0</column>
<column name="in_stream0_V_data_V_0_payload_B">128, 0, 128, 0</column>
<column name="in_stream0_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream0_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream0_V_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream0_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="indvar_flatten_reg_763">24, 0, 24, 0</column>
<column name="out_stream_V_data_V_1_payload_A">512, 0, 512, 0</column>
<column name="out_stream_V_data_V_1_payload_B">512, 0, 512, 0</column>
<column name="out_stream_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_id_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_state">2, 0, 2, 0</column>
<column name="phitmp_10_reg_1426">8, 0, 8, 0</column>
<column name="phitmp_10_reg_1426_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_11_reg_1437">8, 0, 8, 0</column>
<column name="phitmp_11_reg_1437_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_12_reg_1448">8, 0, 8, 0</column>
<column name="phitmp_12_reg_1448_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_13_reg_1459">8, 0, 8, 0</column>
<column name="phitmp_13_reg_1459_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_14_reg_1470">8, 0, 8, 0</column>
<column name="phitmp_14_reg_1470_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_1_reg_1316">8, 0, 8, 0</column>
<column name="phitmp_1_reg_1316_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_2_reg_1327">8, 0, 8, 0</column>
<column name="phitmp_2_reg_1327_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_3_reg_1338">8, 0, 8, 0</column>
<column name="phitmp_3_reg_1338_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_4_reg_1349">8, 0, 8, 0</column>
<column name="phitmp_4_reg_1349_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_5_reg_1360">8, 0, 8, 0</column>
<column name="phitmp_5_reg_1360_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_6_reg_1371">8, 0, 8, 0</column>
<column name="phitmp_6_reg_1371_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_7_reg_1382">8, 0, 8, 0</column>
<column name="phitmp_7_reg_1382_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_8_reg_1393">8, 0, 8, 0</column>
<column name="phitmp_8_reg_1393_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_9_reg_1404">8, 0, 8, 0</column>
<column name="phitmp_9_reg_1404_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="phitmp_s_reg_1415">8, 0, 8, 0</column>
<column name="phitmp_s_reg_1415_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="sum_pix_ch0_0_addr_2_reg_1310">8, 0, 8, 0</column>
<column name="sum_pix_ch0_0_load_1_reg_1481">32, 0, 32, 0</column>
<column name="sum_pix_ch0_10_addr_2_reg_1420">8, 0, 8, 0</column>
<column name="sum_pix_ch0_10_load_1_reg_1531">32, 0, 32, 0</column>
<column name="sum_pix_ch0_11_addr_2_reg_1431">8, 0, 8, 0</column>
<column name="sum_pix_ch0_11_load_1_reg_1536">32, 0, 32, 0</column>
<column name="sum_pix_ch0_12_addr_2_reg_1442">8, 0, 8, 0</column>
<column name="sum_pix_ch0_12_load_1_reg_1541">32, 0, 32, 0</column>
<column name="sum_pix_ch0_13_addr_2_reg_1453">8, 0, 8, 0</column>
<column name="sum_pix_ch0_13_load_1_reg_1546">32, 0, 32, 0</column>
<column name="sum_pix_ch0_14_addr_2_reg_1464">8, 0, 8, 0</column>
<column name="sum_pix_ch0_14_load_1_reg_1551">32, 0, 32, 0</column>
<column name="sum_pix_ch0_15_addr_2_reg_1475">8, 0, 8, 0</column>
<column name="sum_pix_ch0_15_load_1_reg_1556">32, 0, 32, 0</column>
<column name="sum_pix_ch0_1_addr_2_reg_1321">8, 0, 8, 0</column>
<column name="sum_pix_ch0_1_load_1_reg_1486">32, 0, 32, 0</column>
<column name="sum_pix_ch0_2_addr_2_reg_1332">8, 0, 8, 0</column>
<column name="sum_pix_ch0_2_load_1_reg_1491">32, 0, 32, 0</column>
<column name="sum_pix_ch0_3_addr_2_reg_1343">8, 0, 8, 0</column>
<column name="sum_pix_ch0_3_load_1_reg_1496">32, 0, 32, 0</column>
<column name="sum_pix_ch0_4_addr_2_reg_1354">8, 0, 8, 0</column>
<column name="sum_pix_ch0_4_load_1_reg_1501">32, 0, 32, 0</column>
<column name="sum_pix_ch0_5_addr_2_reg_1365">8, 0, 8, 0</column>
<column name="sum_pix_ch0_5_load_1_reg_1506">32, 0, 32, 0</column>
<column name="sum_pix_ch0_6_addr_2_reg_1376">8, 0, 8, 0</column>
<column name="sum_pix_ch0_6_load_1_reg_1511">32, 0, 32, 0</column>
<column name="sum_pix_ch0_7_addr_2_reg_1387">8, 0, 8, 0</column>
<column name="sum_pix_ch0_7_load_1_reg_1516">32, 0, 32, 0</column>
<column name="sum_pix_ch0_8_addr_2_reg_1398">8, 0, 8, 0</column>
<column name="sum_pix_ch0_8_load_1_reg_1521">32, 0, 32, 0</column>
<column name="sum_pix_ch0_9_addr_2_reg_1409">8, 0, 8, 0</column>
<column name="sum_pix_ch0_9_load_1_reg_1526">32, 0, 32, 0</column>
<column name="tmp_21_10_reg_1616">32, 0, 32, 0</column>
<column name="tmp_21_11_reg_1621">32, 0, 32, 0</column>
<column name="tmp_21_12_reg_1626">32, 0, 32, 0</column>
<column name="tmp_21_13_reg_1631">32, 0, 32, 0</column>
<column name="tmp_21_14_reg_1636">32, 0, 32, 0</column>
<column name="tmp_21_1_reg_1566">32, 0, 32, 0</column>
<column name="tmp_21_2_reg_1571">32, 0, 32, 0</column>
<column name="tmp_21_3_reg_1576">32, 0, 32, 0</column>
<column name="tmp_21_4_reg_1581">32, 0, 32, 0</column>
<column name="tmp_21_5_reg_1586">32, 0, 32, 0</column>
<column name="tmp_21_6_reg_1591">32, 0, 32, 0</column>
<column name="tmp_21_7_reg_1596">32, 0, 32, 0</column>
<column name="tmp_21_8_reg_1601">32, 0, 32, 0</column>
<column name="tmp_21_9_reg_1606">32, 0, 32, 0</column>
<column name="tmp_21_s_reg_1611">32, 0, 32, 0</column>
<column name="tmp_5_reg_1561">32, 0, 32, 0</column>
<column name="tmp_9_reg_1305">8, 0, 8, 0</column>
<column name="tmp_9_reg_1305_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="tmp_last_V_reg_1650">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1286">64, 32, 1, 0</column>
<column name="sum_pix_ch0_0_addr_2_reg_1310">64, 32, 8, 0</column>
<column name="sum_pix_ch0_10_addr_2_reg_1420">64, 32, 8, 0</column>
<column name="sum_pix_ch0_11_addr_2_reg_1431">64, 32, 8, 0</column>
<column name="sum_pix_ch0_12_addr_2_reg_1442">64, 32, 8, 0</column>
<column name="sum_pix_ch0_13_addr_2_reg_1453">64, 32, 8, 0</column>
<column name="sum_pix_ch0_14_addr_2_reg_1464">64, 32, 8, 0</column>
<column name="sum_pix_ch0_15_addr_2_reg_1475">64, 32, 8, 0</column>
<column name="sum_pix_ch0_1_addr_2_reg_1321">64, 32, 8, 0</column>
<column name="sum_pix_ch0_2_addr_2_reg_1332">64, 32, 8, 0</column>
<column name="sum_pix_ch0_3_addr_2_reg_1343">64, 32, 8, 0</column>
<column name="sum_pix_ch0_4_addr_2_reg_1354">64, 32, 8, 0</column>
<column name="sum_pix_ch0_5_addr_2_reg_1365">64, 32, 8, 0</column>
<column name="sum_pix_ch0_6_addr_2_reg_1376">64, 32, 8, 0</column>
<column name="sum_pix_ch0_7_addr_2_reg_1387">64, 32, 8, 0</column>
<column name="sum_pix_ch0_8_addr_2_reg_1398">64, 32, 8, 0</column>
<column name="sum_pix_ch0_9_addr_2_reg_1409">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, scurve_adder36, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, scurve_adder36, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, scurve_adder36, return value</column>
<column name="in_stream0_TDATA">in, 128, axis, in_stream0_V_data_V, pointer</column>
<column name="in_stream0_TVALID">in, 1, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TREADY">out, 1, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TDEST">in, 6, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TKEEP">in, 16, axis, in_stream0_V_keep_V, pointer</column>
<column name="in_stream0_TSTRB">in, 16, axis, in_stream0_V_strb_V, pointer</column>
<column name="in_stream0_TUSER">in, 6, axis, in_stream0_V_user_V, pointer</column>
<column name="in_stream0_TLAST">in, 1, axis, in_stream0_V_last_V, pointer</column>
<column name="in_stream0_TID">in, 5, axis, in_stream0_V_id_V, pointer</column>
<column name="out_stream_TDATA">out, 512, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 6, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 64, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 64, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 6, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
