git clone --depth 1 --no-tags https://github.com/NYU-MLDA/robust-pnr-time.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340195607
git clone --depth 1 --no-tags https://github.com/scarv/hydra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337751160
git clone --depth 1 --no-tags https://github.com/hungnguyen3/Ingredient-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338550460
git clone --depth 1 --no-tags https://github.com/rakibhn/dnn-trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337883877
git clone --depth 1 --no-tags https://github.com/thedatabusdotio/testbench-automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333333392
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_z80_trs80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333741808
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331647849
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338102862
git clone --depth 1 --no-tags https://github.com/Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331553969
git clone --depth 1 --no-tags https://github.com/microuzi9797/ICDesign2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337803947
git clone --depth 1 --no-tags https://github.com/TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337763320
git clone --depth 1 --no-tags https://github.com/ain1084/spdif_frame_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334225170
git clone --depth 1 --no-tags https://github.com/gyx3598/AMBA_AXI_AHB_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333295830
git clone --depth 1 --no-tags https://github.com/chnjstyj/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335300862
git clone --depth 1 --no-tags https://github.com/cong258258/riscv-cpu-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337766866
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/VC4000_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340197369
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Arithmetic_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334308168
git clone --depth 1 --no-tags https://github.com/HateHanzo/ahb2sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336154769
git clone --depth 1 --no-tags https://github.com/gurbaaz27/cs220a-verilog-design-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332054611
git clone --depth 1 --no-tags https://github.com/go4retro/UltiMEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332387864
git clone --depth 1 --no-tags https://github.com/YoussefAbaas/Pci-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338115118
git clone --depth 1 --no-tags https://github.com/GradyThompson/cpen391team11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337557917
git clone --depth 1 --no-tags https://github.com/gokberkakdeniz/verilog-mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336290154
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ChannelF_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336660560
git clone --depth 1 --no-tags https://github.com/galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337779902
git clone --depth 1 --no-tags https://github.com/mahlashrifi/SmartHouseProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331282802
git clone --depth 1 --no-tags https://github.com/qinchuanhui/SJTU-CS-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337105388
git clone --depth 1 --no-tags https://github.com/jerry-chandler/Jerry_ZJU_EE_junior1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331593490
git clone --depth 1 --no-tags https://github.com/Baldanos/ecpix5-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337832409
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/ILA_AXI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341057266
git clone --depth 1 --no-tags https://github.com/Ian2123/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335720616
git clone --depth 1 --no-tags https://github.com/PassantSamirkh/RISC-V-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338470564
git clone --depth 1 --no-tags https://github.com/mayshin10/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340481040
git clone --depth 1 --no-tags https://github.com/MmahdiM79/Smart-Home.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337629548
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/fpga-ir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338708304
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_EL2_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332225490
git clone --depth 1 --no-tags https://github.com/Xiangze-Li/ThinPad_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337033324
git clone --depth 1 --no-tags https://github.com/Prajjw4l/Floating-Point-ALU-32-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338782683
git clone --depth 1 --no-tags https://github.com/mfkiwl/ArmleoCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336897723
git clone --depth 1 --no-tags https://github.com/RISCuinho/LibFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337154259
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338131347
git clone --depth 1 --no-tags https://github.com/jamieiles/a5-1-wb-macro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340302627
git clone --depth 1 --no-tags https://github.com/fiberhood/caravel_MorphleLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333974016
git clone --depth 1 --no-tags https://github.com/Ian2123/Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335715576
git clone --depth 1 --no-tags https://github.com/akifkartal03/CSE331-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336203390
git clone --depth 1 --no-tags https://github.com/abhishek2002228/RISCV-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340194764
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwuart-16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333835478
git clone --depth 1 --no-tags https://github.com/meiyizheng/sound-specturm-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339218630
git clone --depth 1 --no-tags https://github.com/t4rcisio/Arquivos_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338942340
git clone --depth 1 --no-tags https://github.com/jpinedaa/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332327634
git clone --depth 1 --no-tags https://github.com/brad-newby/Image_Recognition_Neural_Net_Node.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331686379
git clone --depth 1 --no-tags https://github.com/jh0011/CE2003-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334927970
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332556750
git clone --depth 1 --no-tags https://github.com/Kirill-Anufriev/Ethernet-1G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333151489
git clone --depth 1 --no-tags https://github.com/PassantSamirkh/RISC-V-Implementation-Piplined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340875173
git clone --depth 1 --no-tags https://github.com/danjapapajani/djverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331164848
git clone --depth 1 --no-tags https://github.com/ME-IRL/VGArty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339214846
git clone --depth 1 --no-tags https://github.com/alainlou/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339132271
git clone --depth 1 --no-tags https://github.com/Joshua1227/kmeans-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335936319
git clone --depth 1 --no-tags https://github.com/i-arihant/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334215751
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P6_Final-Version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334362832
git clone --depth 1 --no-tags https://github.com/hanji91/stratus_20210201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334918787
git clone --depth 1 --no-tags https://github.com/lorehndz/LorenaHernandez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332943478
git clone --depth 1 --no-tags https://github.com/abisubramanya27/PatternMatching_Peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337482060
git clone --depth 1 --no-tags https://github.com/Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337222448
git clone --depth 1 --no-tags https://github.com/UART-Rockers/UART-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336551505
git clone --depth 1 --no-tags https://github.com/pmassolino/hw-friet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331673281
git clone --depth 1 --no-tags https://github.com/ghanimmustafa/Modular-Multiplication-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337215536
git clone --depth 1 --no-tags https://github.com/arashsm79/mips-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336481487
git clone --depth 1 --no-tags https://github.com/RazerKev/Computer_Arc_Section3_Group7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338065319
git clone --depth 1 --no-tags https://github.com/XabierFernandez/MyVerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334250717
git clone --depth 1 --no-tags https://github.com/Bayer04Leverkusen/Verilog-MIPS-single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333347864
git clone --depth 1 --no-tags https://github.com/Dimonij/B1_SCFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333537372
git clone --depth 1 --no-tags https://github.com/VasiliyTurchenko/d3_28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332273042
git clone --depth 1 --no-tags https://github.com/Serene-shixinyi/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332161194
git clone --depth 1 --no-tags https://github.com/suoglu/MCP4725.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332579267
git clone --depth 1 --no-tags https://github.com/Ekate-Sa/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333467676
git clone --depth 1 --no-tags https://github.com/mtootoonchi/ECE_3300L_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339316127
git clone --depth 1 --no-tags https://github.com/ursonor99/PESURV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340691517
git clone --depth 1 --no-tags https://github.com/efabless/caravel_fasoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339838402
git clone --depth 1 --no-tags https://github.com/johnzja/PolarDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341037817
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/Caravel_Fault_SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334914886
git clone --depth 1 --no-tags https://github.com/annngineer/hw_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335349352
git clone --depth 1 --no-tags https://github.com/imchristina/pipelined-mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334786045
git clone --depth 1 --no-tags https://github.com/piotr-binkowski/atx040-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335084064
git clone --depth 1 --no-tags https://github.com/jadenliu12/Multifunctional-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336285831
git clone --depth 1 --no-tags https://github.com/CPEN-391-TEAM-7/DE1_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336082581
git clone --depth 1 --no-tags https://github.com/ToshikiRen/Decryption-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339966445
git clone --depth 1 --no-tags https://github.com/narsan/HealthcareSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337987531
git clone --depth 1 --no-tags https://github.com/elecbrick/a2fomu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338154588
git clone --depth 1 --no-tags https://github.com/HazemAbdo/SPI-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339228953
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P5_Final-Version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334360514
git clone --depth 1 --no-tags https://github.com/BelmY/SDRMS-fpga-tb-eval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334382210
git clone --depth 1 --no-tags https://github.com/zding1016/NJU-DDPP-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333769050
git clone --depth 1 --no-tags https://github.com/kaidegit/EETreeWinter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340356329
git clone --depth 1 --no-tags https://github.com/ultimatedilip/4-bit-wallace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340011889
git clone --depth 1 --no-tags https://github.com/Godsavelain/HITWH_NSCSCC2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336729701
