Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 31 15:05:36 2024
| Host         : DESKTOP-VANOK20 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MB_wrapper_control_sets_placed.rpt
| Design       : MB_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   148 |
|    Minimum number of control sets                        |   148 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   580 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   148 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             333 |          126 |
| No           | No                    | Yes                    |             128 |           41 |
| No           | Yes                   | No                     |             361 |          161 |
| Yes          | No                    | No                     |             386 |           87 |
| Yes          | No                    | Yes                    |              49 |           18 |
| Yes          | Yes                   | No                     |             707 |          228 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                           Enable Signal                                                                                           |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
| ~MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                   | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                           |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                             |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                           |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
| ~MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                              |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                              |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                             |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                              |                1 |              1 |         1.00 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                          |                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                          |                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                            |                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                           |                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                   |                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                         |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                         |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                         |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                     |                1 |              4 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | MB_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                                    |                1 |              4 |         4.00 |
| ~MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                   | MB_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | MB_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                  | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                     |                1 |              4 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/hello_world_writer_0/inst/write_index[3]_i_1_n_0                                                                                                                                             | MB_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              4 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                2 |              5 |         2.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              5 |         5.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |              6 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | MB_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                2 |              6 |         3.00 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/hello_world_writer_0/inst/s_axi_wdata[6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                              | MB_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                           | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                      |                2 |              6 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                           | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                      |                2 |              6 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |         3.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                      |                3 |              8 |         2.67 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                      |                3 |              8 |         2.67 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                                    |                2 |              8 |         4.00 |
| ~MB_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                2 |              8 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                           |                5 |              9 |         1.80 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                      |                4 |             10 |         2.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                3 |             10 |         3.33 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             10 |         2.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                     |                5 |             12 |         2.40 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                         |                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                          |                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_handshake[0]                                                   |                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                         |                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                          |                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                         |                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                          |                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                4 |             16 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                8 |             18 |         2.25 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             20 |         2.86 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                   | MB_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                    |                4 |             23 |         5.75 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                7 |             25 |         3.57 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | MB_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                5 |             28 |         5.60 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/hello_world_writer_0/inst/s_axi_awaddr[31]_i_1_n_0                                                                                                                                           | MB_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                   |                8 |             30 |         3.75 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               15 |             31 |         2.07 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                8 |             32 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |               11 |             32 |         2.91 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                8 |             32 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |               10 |             32 |         3.20 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |                8 |             32 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             32 |         4.57 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | MB_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                     | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             32 |         4.57 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                           |                                                                                                                                                                                    |                6 |             33 |         5.50 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                            |                                                                                                                                                                                    |                7 |             38 |         5.43 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | MB_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                                                    |               11 |             47 |         4.27 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                                                    |               10 |             75 |         7.50 |
|  MB_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                   |                                                                                                                                                                                    |               30 |             80 |         2.67 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               32 |             90 |         2.81 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                                                    |               16 |            128 |         8.00 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               64 |            150 |         2.34 |
|  MB_i/clk_wiz_0/inst/clk_out1                        | MB_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | MB_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               92 |            218 |         2.37 |
|  MB_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                   |                                                                                                                                                                                    |               99 |            269 |         2.72 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


