Timing_Report
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_binary
Version: J-2014.09-SP5-3
Date   : Tue Sep 13 00:54:00 2016
****************************************

Operating Conditions: WORST   Library: GSCLib_3.0
Wire Load Model Mode: top

  Startpoint: FSM_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FSM_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.25       0.25
  FSM_reg_0_/CK (DFFSRX1)                  0.00       0.25 r
  FSM_reg_0_/Q (DFFSRX1) <-                0.11       0.36 f
  I_3/Y (INVX1)                            0.03       0.38 r
  U32/Y (INVX1)                            0.02       0.40 f
  U31/Y (OR2X1)                            0.05       0.46 f
  I_6/Y (INVX1)                            0.02       0.47 r
  U22/Y (NAND2X1)                          0.02       0.49 f
  U21/Y (NAND2X1)                          0.02       0.51 r
  FSM_reg_0_/D (DFFSRX1)                   0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.25       5.25
  FSM_reg_0_/CK (DFFSRX1)                  0.00       5.25 r
  library setup time                      -0.05       5.20
  data required time                                  5.20
  -----------------------------------------------------------
  data required time                                  5.20
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         4.69


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_binary
Version: J-2014.09-SP5-3
Date   : Tue Sep 13 00:54:00 2016
****************************************

Operating Conditions: WORST   Library: GSCLib_3.0
Wire Load Model Mode: top

  Startpoint: FSM_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FSM_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.25       0.25
  FSM_reg_1_/CK (DFFSRX1)                  0.00       0.25 r
  FSM_reg_1_/Q (DFFSRX1) <-                0.10       0.35 r
  I_5/Y (INVX1)                            0.03       0.38 f
  C9/Y (OR2X1)                             0.06       0.44 f
  U31/Y (OR2X1)                            0.06       0.50 f
  I_6/Y (INVX1)                            0.02       0.52 r
  U20/Y (NOR2X1)                           0.02       0.54 f
  U17/Y (AOI21X1)                          0.03       0.57 r
  FSM_reg_1_/D (DFFSRX1)                   0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.25       5.25
  FSM_reg_1_/CK (DFFSRX1)                  0.00       5.25 r
  library setup time                      -0.05       5.20
  data required time                                  5.20
  -----------------------------------------------------------
  data required time                                  5.20
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         4.63


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_binary
Version: J-2014.09-SP5-3
Date   : Tue Sep 13 00:54:00 2016
****************************************

Operating Conditions: WORST   Library: GSCLib_3.0
Wire Load Model Mode: top

  Startpoint: FSM_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FSM_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.25       0.25
  FSM_reg_2_/CK (DFFSRX1)                  0.00       0.25 r
  FSM_reg_2_/Q (DFFSRX1) <-                0.11       0.36 r
  I_8/Y (INVX1)                            0.03       0.38 f
  C18/Y (OR2X1)                            0.06       0.45 f
  U29/Y (OR2X1)                            0.06       0.51 f
  I_9/Y (INVX1)                            0.01       0.53 r
  U16/Y (AOI21X1)                          0.04       0.57 f
  U15/Y (NOR2X1)                           0.03       0.60 r
  FSM_reg_2_/D (DFFSRX1)                   0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.25       5.25
  FSM_reg_2_/CK (DFFSRX1)                  0.00       5.25 r
  library setup time                      -0.05       5.20
  data required time                                  5.20
  -----------------------------------------------------------
  data required time                                  5.20
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         4.60


1
