Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\Xilinx\basys2_12x\system.mhs line 104 - Superseded core for architecture 'spartan3e'!

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Fri Jun 25 11:46:17 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s100ecp132-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s100ecp132-4 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/basys2_12x/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 -
   C:\Xilinx\basys2_12x\system.mhs line 163 - Superseded core for architecture
   'spartan3e'!
WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 -
   C:\Xilinx\basys2_12x\system.mhs line 163 - Superseded core for architecture
   'spartan3e'!

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Switches_8Bit	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_3Bit	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_3Bit -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Switches_8Bit -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2

Checking platform address map ...

Checking platform configuration ...
WARNING:EDK:1553 - IPNAME:microblaze INSTANCE:microblaze_0
   PARAMETER:C_INTERCONNECT - C:\Xilinx\basys2_12x\system.mhs line 34 -
   ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be
   overwritten in the MHS.
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\basys2_12x\system.mhs line 47 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\basys2_12x\system.mhs line 55 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\basys2_12x\system.mhs line 62 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\Xilinx\basys2_12x\system.mhs line 200 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_04
   _a\data\chipscope_icon_v2_1_0.mpd line 71 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_vio INSTANCE:chipscope_vio_0 - C:\Xilinx\basys2_12x\system.mhs
line 203 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\basys2_12x\system.mhs line 87 -
elaborating IP
IPNAME:chipscope_vio INSTANCE:chipscope_vio_0 - C:\Xilinx\basys2_12x\system.mhs
line 203 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_vio_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_vio_0 ...
ChipScope Core Generator command: coregen -b C:/Xilinx/basys2_12x/implementation/chipscope_vio_0.xco
Release 12.1 - Xilinx CORE Generator M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\basys2_12x\implementation\chipscope_vio_0_wrapper\coregen.log
Updating project device from '3s100e' to 'xc3s100e'.
Wrote file for project 'coregen'.
Initialising IP model...
Finished initialising IP model.
Generating IP...
Initialising IP model...
Finished initialising IP model.
Gathering HDL files for chipscope_vio_0 root...
Creating XST project for chipscope_vio_0...
Creating XST script file for chipscope_vio_0...
Creating XST instantiation file for chipscope_vio_0...
Running XST for chipscope_vio_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_vio_0...
Skipping Verilog instantiation template for chipscope_vio_0...
Initialising IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_vio_0...
Skipping Verilog instantiation template for chipscope_vio_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg\chipscope_vio_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
C:\Xilinx\basys2_12x\system.mhs line 215 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b C:/Xilinx/basys2_12x/implementation/chipscope_icon_0.xco
Release 12.1 - Xilinx CORE Generator M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\basys2_12x\implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '3s100e' to 'xc3s100e'.
Wrote file for project 'coregen'.
Initialising IP model...
Finished initialising IP model.
Generating IP...
Initialising IP model...
Finished initialising IP model.
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Initialising IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg\chipscope_icon_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\basys2_12x\system.mhs line 30 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\Xilinx\basys2_12x\system.mhs line 47 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\Xilinx\basys2_12x\system.mhs line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\Xilinx\basys2_12x\system.mhs line 62 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\Xilinx\basys2_12x\system.mhs line 69 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\Xilinx\basys2_12x\system.mhs line 78 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\Xilinx\basys2_12x\system.mhs line 87 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:push_buttons_3bit - C:\Xilinx\basys2_12x\system.mhs line 121 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches_8bit - C:\Xilinx\basys2_12x\system.mhs line 135 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\Xilinx\basys2_12x\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\Xilinx\basys2_12x\system.mhs line 177 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\Xilinx\basys2_12x\system.mhs line 190 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:chipscope_vio_0 - C:\Xilinx\basys2_12x\system.mhs line 203 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:chipscope_icon_0 - C:\Xilinx\basys2_12x\system.mhs line 215 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\basys2_12x\system.mhs line 163 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s100ecp132-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/basys2_12x/implementation/clock_generator_0_wrapper/clock_generator_0
_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_vio_0_wrapper INSTANCE:chipscope_vio_0 -
C:\Xilinx\basys2_12x\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s100ecp132-4 -intstyle silent -i -sd .. chipscope_vio_0_wrapper.ngc
../chipscope_vio_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/basys2_12x/implementation/chipscope_vio_0_wrapper/chipscope_vio_0_wra
pper.ngc" ...
Loading design module
"C:\Xilinx\basys2_12x\implementation\chipscope_vio_0_wrapper/chipscope_vio_0.ngc
"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_vio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_vio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
C:\Xilinx\basys2_12x\system.mhs line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s100ecp132-4 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/basys2_12x/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_w
rapper.ngc" ...
Loading design module
"C:\Xilinx\basys2_12x\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.n
gc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 696.00 seconds
Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt\vcredist_x86.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/Xilinx/basys2_12x/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/push_buttons_3bit_wrapper.ngc"...
Loading design module "../implementation/switches_8bit_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_vio_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s100ecp132-4 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s100ecp132-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Xilinx/basys2_12x/implementation 

Using Flow File: C:/Xilinx/basys2_12x/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/basys2_12x/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s100ecp132-4 -nt timestamp -bm system.bmm
"C:/Xilinx/basys2_12x/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s100ecp132-4 -nt timestamp -bm system.bmm
C:/Xilinx/basys2_12x/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Xilinx/basys2_12x/implementation/system.ngc" ...
INFO:NgdBuild:1317 - Using core chipscope_vio_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_vio_v1:
	/system/chipscope_vio_0

INFO:NgdBuild:1317 - Using core chipscope_vio_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_vio_v1:
	/system/chipscope_vio_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST. The
   following new TNM groups and period specifications were generated at the
   DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_DCM0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_DCM0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s100ecp132-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s100e' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_0_BUFGP/fpga_0_Push_Bu
   ttons_3Bit_GPIO_IO_I_pin_0_BUFGP/BUFG" (output
   signal=fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_0_BUFGP) has a mix of clock and
   non-clock loads. The non-clock loads are:
   Pin I0 of
   chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_ASYNC_IN[2].AS
   YNC_IN_CELL/USER_MUX
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_1_BUFGP/fpga_0_Push_Bu
   ttons_3Bit_GPIO_IO_I_pin_1_BUFGP/BUFG" (output
   signal=fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_1_BUFGP) has a mix of clock and
   non-clock loads. The non-clock loads are:
   Pin I0 of
   chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_ASYNC_IN[1].AS
   YNC_IN_CELL/USER_MUX
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_2_BUFGP/fpga_0_Push_Bu
   ttons_3Bit_GPIO_IO_I_pin_2_BUFGP/BUFG" (output
   signal=fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_2_BUFGP) has a mix of clock and
   non-clock loads. The non-clock loads are:
   Pin I0 of
   chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_ASYNC_IN[0].AS
   YNC_IN_CELL/USER_MUX
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:54815f88) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:54815f88) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1a02208b) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement

..
..
.
..
..
.....
..
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are
   not placed at an optimal clock IOB / clock site pair. The clock component
   <fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_2_BUFGP/BUFG> is placed at site
   <BUFGMUX_X2Y10>. The IO component <fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin<2>>
   is placed at site <IPAD23>.  This will not allow the use of the fast path
   between the IO and the Clock buffer. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin<2>.PAD> allowing your design to
   continue. This constraint disables all clock placer rules related to the
   specified COMP.PIN. The use of this override is highly discouraged as it may
   lead to very poor timing results. It is recommended that this error condition
   be corrected in the design.
WARNING:Place:1013 - A clock IOB / DCM component pair have been found that are
   not placed at an optimal clock IOB / DCM site pair.  The clock component
   <clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virt
   ex.DCM_INST> is placed at site <DCM_X0Y1>.  The clock IO/DCM site can be
   paired if they are placed/locked in the same quadrant.  The IO component
   <fpga_0_clk_1_sys_clk_pin> is placed at site <IPAD13>.  This will not allow
   the use of the fast path between the IO and the Clock buffer. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on
   COMP.PIN <fpga_0_clk_1_sys_clk_pin.PAD> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN. The use of this override is highly discouraged as it may lead to
   very poor timing results. It is recommended that this error condition be
   corrected in the design.
Phase 4.2  Initial Clock and IO Placement (Checksum:adc38d4e) REAL time: 33 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:adc38d4e) REAL time: 33 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:adc38d4e) REAL time: 33 secs 

Phase 7.8  Global Placement
........
..
......
........
........
.........
.........
..........
.
.......
.
..........
..........
...........
..........
Phase 7.8  Global Placement (Checksum:2e054f15) REAL time: 43 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2e054f15) REAL time: 43 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:86b40189) REAL time: 59 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:86b40189) REAL time: 59 secs 

Total REAL time to Placer completion: 59 secs 
Total CPU  time to Placer completion: 51 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    7
Logic Utilization:
  Number of Slice Flip Flops:         1,083 out of   1,920   56%
  Number of 4 input LUTs:             1,766 out of   1,920   91%
Logic Distribution:
  Number of occupied Slices:            960 out of     960  100%
    Number of Slices containing only related logic:     960 out of     960 100%
    Number of Slices containing unrelated logic:          0 out of     960   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,834 out of   1,920   95%
    Number used as logic:             1,388
    Number used as a route-thru:         68
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     122

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 21 out of      83   25%
    IOB Flip Flops:                       8
  Number of RAMB16s:                      4 out of       4  100%
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         1 out of       2   50%
  Number of BSCANs:                       1 out of       1  100%

Average Fanout of Non-Clock Nets:                3.51

Peak Memory Usage:  176 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s100e.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s100e' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-04-09".



Design Summary Report:

 Number of External IOBs                          21 out of 83     25%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                 8

      Number of External Output IOBs              8
        Number of LOCed External Output IOBs      8 out of 8     100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            1 out of 2      50%
   Number of RAMB16s                         4 out of 4     100%
   Number of Slices                        960 out of 960   100%
      Number of SLICEMs                    202 out of 480    42%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 9449 unrouted;      REAL time: 20 secs 

Phase  2  : 8341 unrouted;      REAL time: 21 secs 

Phase  3  : 3740 unrouted;      REAL time: 23 secs 

Phase  4  : 3740 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_0_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_1_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin_2_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   |  727 |  0.037     |  0.075      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_vio_0_icon |              |      |      |            |             |
|         _control<0> |  BUFGMUX_X2Y0| No   |   62 |  0.035     |  0.074      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y10| No   |  134 |  0.033     |  0.070      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Push_Buttons_ |              |      |      |            |             |
|3Bit_GPIO_IO_I_pin_0 |              |      |      |            |             |
|              _BUFGP | BUFGMUX_X1Y11| No   |    3 |  0.002     |  0.060      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Push_Buttons_ |              |      |      |            |             |
|3Bit_GPIO_IO_I_pin_1 |              |      |      |            |             |
|              _BUFGP |  BUFGMUX_X2Y1| No   |    3 |  0.000     |  0.055      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Push_Buttons_ |              |      |      |            |             |
|3Bit_GPIO_IO_I_pin_2 |              |      |      |            |             |
|              _BUFGP | BUFGMUX_X2Y10| No   |    3 |  0.007     |  0.058      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    4 |  0.000     |  1.794      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   31 |  0.131     |  2.070      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_DC | SETUP       |     7.089ns|    12.911ns|       0|           0
  M0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.763ns|            |       0|           0
  lock_generator_0_clock_generator_0_DCM0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |     9.135ns|     5.865ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    10.500ns|     4.500ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.230ns|     1.770ns|       0|           0
  pin" 50 MHz HIGH 50%                      | HOLD        |     0.967ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    19.702ns|    10.298ns|       0|           0
  IGH 50%                                   | HOLD        |     0.950ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     6.628ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     2.659ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     12.911ns|            0|            0|            3|       109393|
| TS_clock_generator_0_clock_gen|     20.000ns|     12.911ns|          N/A|            0|            0|       109393|            0|
| erator_0_DCM0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  148 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s100e.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s100e,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 110757 paths, 0 nets, and 8134 connections

Design statistics:
   Minimum period:  12.911ns (Maximum frequency:  77.453MHz)
   Maximum path delay from/to any node:   5.865ns


Analysis completed Fri Jun 25 12:00:45 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 8 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s100e.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
Opened constraints file system.pcf.

Fri Jun 25 12:00:52 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc3s100e' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s100ecp132-4   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s100ecp132-4 -msg
__xps/ise/xmsgprops.lst system.mss 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.



Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.1 - psf2Edward EDK_MS1.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/Xilinx/basys2_12x/implementation/usage_statistics_webtalk.html WebTalk report
has been successfully sent to Xilinx.  For additional details about this file,
please refer to the WebTalk log file at
C:/Xilinx/basys2_12x/implementation/webtalk.log

WebTalk is complete.
WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 -
   C:\Xilinx\basys2_12x\system.mhs line 163 - Superseded core for architecture
   'spartan3e'!
WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 -
   C:\Xilinx\basys2_12x\system.mhs line 163 - Superseded core for architecture
   'spartan3e'!

Checking platform configuration ...
WARNING:EDK:1553 - IPNAME:microblaze INSTANCE:microblaze_0
   PARAMETER:C_INTERCONNECT - C:\Xilinx\basys2_12x\system.mhs line 34 -
   ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be
   overwritten in the MHS.
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\basys2_12x\system.mhs line 47 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\basys2_12x\system.mhs line 55 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\basys2_12x\system.mhs line 62 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\Xilinx\basys2_12x\system.mhs line 200 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:411 - bram - C:\Xilinx\basys2_12x\system.mss line 23 - deprecated
   driver!
WARNING:EDK:411 - bram - C:\Xilinx\basys2_12x\system.mss line 29 - deprecated
   driver!
WARNING:EDK:411 - gpio - C:\Xilinx\basys2_12x\system.mss line 56 - deprecated
   driver!
WARNING:EDK:411 - uartlite - C:\Xilinx\basys2_12x\system.mss line 73 -
   deprecated driver!
WARNING:EDK:411 - standalone - C:\Xilinx\basys2_12x\system.mss line 5 -
   deprecated os!

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mcpu=v7.30.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mcpu=v7.30.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable C:\Xilinx\12.1\ISE_DS\common\bin\nt\vcredist_x86.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.
mb-gcc -O2 /cygdrive/c/Xilinx/basys2_12x/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mcpu=v7.30.a  -T /cygdrive/c/Xilinx/basys2_12x/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1394	    296	   1582	   3272	    cc8	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s100ecp132-4 system.mhs   -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 -
   C:\Xilinx\basys2_12x\system.mhs line 163 - Superseded core for architecture
   'spartan3e'!

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Switches_8Bit	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_3Bit	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_3Bit -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Switches_8Bit -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt\vcredist_x86.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Fri Jun 25 13:17:29 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\basys2_12x\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\basys2_12x\__xps\system.gui

