<p>This probably is something very basic, but IÂ´m starting now with GNU Makefiles.</p>  <p>The way I did it is causing me 2 problems:</p>  <p>a) The way I build it is processing only the first file (<code>file1</code>).... The other files are not being processed (<code>file1</code>, <code>file2</code>, <code>file3</code>).</p>  <p>b) How can I add the <code>INCLUDES</code> as a dependence, like if a include file change to recompile the files.</p>  <p><strong><code>Makefile:</code></strong></p>  <pre><code>IDIR = include SRCDIR = src OBJDIR = obj  CPPFLAGS=-I$(IDIR) -std=c++0x  CC = g++  INCLUDES = $(shell cat $(IDIR)/includes.mk )  PROGS = myprog  OBJS = file1 file2 file3 file4 file5  $(OBJS):      $(CC) $(SRCDIR)/$@.cpp -c -o $(OBJDIR)/$@.o $(CPPFLAGS)     $(PROGS): $(OBJS)      $(CC)  -o $@ $(CPPFLAGS) $(OBJDIR)/$(OBJS)      all: $(PROGS)  .PHONY: clean  clean:     rm -f $(ODIR)/*.o  </code></pre>  <p>Thanks for helping.</p>