Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec 18 16:26:36 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 321 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.490        0.000                      0                 1020        0.023        0.000                      0                 1020        3.000        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          0.490        0.000                      0                 1020        0.155        0.000                      0                 1020        7.192        0.000                       0                   323  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        0.492        0.000                      0                 1020        0.155        0.000                      0                 1020        7.192        0.000                       0                   323  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          0.490        0.000                      0                 1020        0.023        0.000                      0                 1020  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        0.490        0.000                      0                 1020        0.023        0.000                      0                 1020  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.229ns  (logic 8.566ns (60.203%)  route 5.663ns (39.797%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.971 f  xvga1/i__carry__0_i_3/O[2]
                         net (fo=1, routed)           0.760     9.731    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.302    10.033 r  p2_ones_score/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    10.033    p2_ones_score/i__carry__0_i_2__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.431 r  p2_ones_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.431    p2_ones_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.666 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.407    12.073    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.299    12.372 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.936    13.308    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.529    13.893    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 8.802ns (61.693%)  route 5.465ns (38.307%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.968    11.762    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y76         LUT3 (Prop_lut3_I1_O)        0.306    12.068 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.279    13.347    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.546    13.910    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.239ns  (logic 8.686ns (61.001%)  route 5.553ns (38.999%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.763     0.321    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.301     0.622 r  xvga1/image_addr1_carry_i_2__3/O
                         net (fo=1, routed)           0.000     0.622    p1_hundred_score/image_addr0_1[0]
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.154 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.154    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.268    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  p1_hundred_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.570     2.171    p1_hundred_score/A[9]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.191 r  p1_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     6.908    p1_hundred_score/image_addr0_n_97
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.612 r  p1_hundred_score/i__carry_i_8/O[2]
                         net (fo=1, routed)           0.554     8.166    p1_hundred_score/i__carry_i_8_n_5
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    xvga1/i__carry__0_i_3__4[1]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.686     9.734    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.302    10.036 r  p1_hundred_score/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    10.036    p1_hundred_score/i__carry__0_i_1__4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.412 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.412    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.749 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           0.915    11.664    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y79         LUT3 (Prop_lut3_I0_O)        0.306    11.970 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.348    13.318    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.548    13.912    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.141ns  (logic 8.821ns (62.377%)  route 5.320ns (37.623%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 r  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.175    11.976    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.302    12.278 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.943    13.221    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.531    13.895    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.195ns  (logic 8.802ns (62.009%)  route 5.393ns (37.991%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.022    11.816    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.306    12.122 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.152    13.274    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.537    13.901    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 8.738ns (61.945%)  route 5.368ns (38.055%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.734 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.625    11.359    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.302    11.661 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.524    13.185    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.555    13.919    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.406    
                         clock uncertainty           -0.132    14.274    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.831    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.591ns (61.607%)  route 5.354ns (38.393%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 r  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.909     0.467    p2_hundred_score/vcount_out_reg[9]_6[0]_repN_alias
    SLICE_X57Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.703     1.170 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.170    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.284    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     2.227    p2_hundred_score/A[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.246 r  p2_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.797     7.043    p2_hundred_score/image_addr0_n_98
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.711 r  p2_hundred_score/i__carry_i_8__0/O[2]
                         net (fo=1, routed)           0.411     8.121    p2_hundred_score/i__carry_i_8__0_n_5
    SLICE_X59Y93         LUT2 (Prop_lut2_I1_O)        0.301     8.422 r  p2_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.422    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[1]
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    p2_hundred_score/CO[0]
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.306 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.574     9.881    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X61Y98         LUT1 (Prop_lut1_I0_O)        0.303    10.184 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.184    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.764 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.266    12.029    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y113        LUT3 (Prop_lut3_I0_O)        0.302    12.331 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.693    13.024    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.514    13.878    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.359    
                         clock uncertainty           -0.132    14.226    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.783    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 8.821ns (63.105%)  route 5.157ns (36.895%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 13.926 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.235    12.035    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.302    12.337 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.720    13.058    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.562    13.926    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.413    
                         clock uncertainty           -0.132    14.281    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.838    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 8.802ns (63.040%)  route 5.161ns (36.960%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.654    11.448    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.754 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.288    13.042    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.550    13.914    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 8.802ns (62.501%)  route 5.281ns (37.499%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.818     0.375    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry_i_2__1/O
                         net (fo=1, routed)           0.000     0.676    p1_tens_score/image_addr0_1[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.208 r  p1_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    p1_tens_score/image_addr1_carry_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.322 r  p1_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.322    p1_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.656 r  p1_tens_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.241    p1_tens_score/A[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.261 r  p1_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.658     6.920    p1_tens_score/image_addr0_n_97
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.624 r  p1_tens_score/i__carry_i_9__0/O[2]
                         net (fo=1, routed)           0.656     8.280    p1_tens_score/i__carry_i_9__0_n_5
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.302     8.582 r  p1_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.582    xvga1/i__carry__0_i_3__3[1]
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.132 r  xvga1/i__carry__0_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.132    p1_tens_score/CO[0]
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.354 f  p1_tens_score/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.403     9.757    p1_tens_score/i__carry__1_i_5__0_n_7
    SLICE_X67Y78         LUT1 (Prop_lut1_I0_O)        0.299    10.056 r  p1_tens_score/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.056    p1_tens_score/i__carry__1_i_3__1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.696 r  p1_tens_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.075    11.771    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y76         LUT3 (Prop_lut3_I0_O)        0.306    12.077 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.085    13.162    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.627    13.991    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.550    
                         clock uncertainty           -0.132    14.418    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.975    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.366    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/game/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.476    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.913%)  route 0.125ns (35.087%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.563    -0.601    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y83         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.125    -0.335    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X70Y83         MUXF7 (Prop_muxf7_S_O)       0.090    -0.245 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.245    p1_hundred_score/image_bits[1]
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -0.840    p1_hundred_score/clk_out1
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.134    -0.453    p1_hundred_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.956%)  route 0.162ns (46.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.049    -0.258 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.131    -0.466    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.771%)  route 0.141ns (46.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X56Y80         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.141    -0.302    vsync
    SLICE_X54Y80         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824    -0.849    clk_65mhz
    SLICE_X54Y80         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.059    -0.515    vs_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.262 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    move_player_1/p1_blob/offset_reg[12]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.476    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.868%)  route 0.180ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.498    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.355    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.098    -0.257 r  move_player_2/game/p2_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    move_player_2/game/p2_next_state[0]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.121    -0.484    move_player_2/game/p2_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.059    -0.502    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.105    -0.353    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.098    -0.255 r  move_player_2/game/p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    move_player_2/game/p2_next_state[1]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.120    -0.485    move_player_2/game/p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.276    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.052    -0.509    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y77     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y70     db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y71     db1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y71     db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y74     db1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y74     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y77     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y70     db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y70     db1/new_input_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.229ns  (logic 8.566ns (60.203%)  route 5.663ns (39.797%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.971 f  xvga1/i__carry__0_i_3/O[2]
                         net (fo=1, routed)           0.760     9.731    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.302    10.033 r  p2_ones_score/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    10.033    p2_ones_score/i__carry__0_i_2__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.431 r  p2_ones_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.431    p2_ones_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.666 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.407    12.073    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.299    12.372 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.936    13.308    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.529    13.893    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.130    14.243    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 8.802ns (61.693%)  route 5.465ns (38.307%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.968    11.762    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y76         LUT3 (Prop_lut3_I1_O)        0.306    12.068 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.279    13.347    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.546    13.910    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.239ns  (logic 8.686ns (61.001%)  route 5.553ns (38.999%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.763     0.321    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.301     0.622 r  xvga1/image_addr1_carry_i_2__3/O
                         net (fo=1, routed)           0.000     0.622    p1_hundred_score/image_addr0_1[0]
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.154 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.154    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.268    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  p1_hundred_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.570     2.171    p1_hundred_score/A[9]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.191 r  p1_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     6.908    p1_hundred_score/image_addr0_n_97
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.612 r  p1_hundred_score/i__carry_i_8/O[2]
                         net (fo=1, routed)           0.554     8.166    p1_hundred_score/i__carry_i_8_n_5
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    xvga1/i__carry__0_i_3__4[1]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.686     9.734    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.302    10.036 r  p1_hundred_score/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    10.036    p1_hundred_score/i__carry__0_i_1__4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.412 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.412    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.749 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           0.915    11.664    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y79         LUT3 (Prop_lut3_I0_O)        0.306    11.970 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.348    13.318    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.548    13.912    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.141ns  (logic 8.821ns (62.377%)  route 5.320ns (37.623%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 r  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.175    11.976    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.302    12.278 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.943    13.221    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.531    13.895    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.802    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.195ns  (logic 8.802ns (62.009%)  route 5.393ns (37.991%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.022    11.816    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.306    12.122 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.152    13.274    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.537    13.901    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.887    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 8.738ns (61.945%)  route 5.368ns (38.055%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.734 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.625    11.359    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.302    11.661 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.524    13.185    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.555    13.919    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.406    
                         clock uncertainty           -0.130    14.276    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.833    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.591ns (61.607%)  route 5.354ns (38.393%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 r  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.909     0.467    p2_hundred_score/vcount_out_reg[9]_6[0]_repN_alias
    SLICE_X57Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.703     1.170 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.170    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.284    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     2.227    p2_hundred_score/A[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.246 r  p2_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.797     7.043    p2_hundred_score/image_addr0_n_98
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.711 r  p2_hundred_score/i__carry_i_8__0/O[2]
                         net (fo=1, routed)           0.411     8.121    p2_hundred_score/i__carry_i_8__0_n_5
    SLICE_X59Y93         LUT2 (Prop_lut2_I1_O)        0.301     8.422 r  p2_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.422    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[1]
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    p2_hundred_score/CO[0]
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.306 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.574     9.881    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X61Y98         LUT1 (Prop_lut1_I0_O)        0.303    10.184 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.184    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.764 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.266    12.029    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y113        LUT3 (Prop_lut3_I0_O)        0.302    12.331 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.693    13.024    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.514    13.878    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.359    
                         clock uncertainty           -0.130    14.228    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.785    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 8.821ns (63.105%)  route 5.157ns (36.895%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 13.926 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.235    12.035    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.302    12.337 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.720    13.058    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.562    13.926    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.413    
                         clock uncertainty           -0.130    14.283    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.840    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 8.802ns (63.040%)  route 5.161ns (36.960%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.654    11.448    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.754 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.288    13.042    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.550    13.914    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.130    14.271    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.828    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 8.802ns (62.501%)  route 5.281ns (37.499%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.818     0.375    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry_i_2__1/O
                         net (fo=1, routed)           0.000     0.676    p1_tens_score/image_addr0_1[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.208 r  p1_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    p1_tens_score/image_addr1_carry_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.322 r  p1_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.322    p1_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.656 r  p1_tens_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.241    p1_tens_score/A[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.261 r  p1_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.658     6.920    p1_tens_score/image_addr0_n_97
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.624 r  p1_tens_score/i__carry_i_9__0/O[2]
                         net (fo=1, routed)           0.656     8.280    p1_tens_score/i__carry_i_9__0_n_5
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.302     8.582 r  p1_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.582    xvga1/i__carry__0_i_3__3[1]
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.132 r  xvga1/i__carry__0_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.132    p1_tens_score/CO[0]
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.354 f  p1_tens_score/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.403     9.757    p1_tens_score/i__carry__1_i_5__0_n_7
    SLICE_X67Y78         LUT1 (Prop_lut1_I0_O)        0.299    10.056 r  p1_tens_score/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.056    p1_tens_score/i__carry__1_i_3__1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.696 r  p1_tens_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.075    11.771    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y76         LUT3 (Prop_lut3_I0_O)        0.306    12.077 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.085    13.162    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.627    13.991    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.550    
                         clock uncertainty           -0.130    14.420    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.977    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.366    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/game/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.476    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.913%)  route 0.125ns (35.087%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.563    -0.601    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y83         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.125    -0.335    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X70Y83         MUXF7 (Prop_muxf7_S_O)       0.090    -0.245 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.245    p1_hundred_score/image_bits[1]
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -0.840    p1_hundred_score/clk_out1
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.134    -0.453    p1_hundred_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.956%)  route 0.162ns (46.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.049    -0.258 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.131    -0.466    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.771%)  route 0.141ns (46.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X56Y80         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.141    -0.302    vsync
    SLICE_X54Y80         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824    -0.849    clk_65mhz
    SLICE_X54Y80         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.059    -0.515    vs_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.262 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    move_player_1/p1_blob/offset_reg[12]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.476    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.868%)  route 0.180ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.498    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.355    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.098    -0.257 r  move_player_2/game/p2_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    move_player_2/game/p2_next_state[0]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.121    -0.484    move_player_2/game/p2_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.059    -0.502    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.105    -0.353    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.098    -0.255 r  move_player_2/game/p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    move_player_2/game/p2_next_state[1]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.120    -0.485    move_player_2/game/p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.276    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.052    -0.509    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y77     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y70     db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y71     db1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y71     db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y74     db1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y74     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y77     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y70     db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y78     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     db1/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y70     db1/new_input_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.229ns  (logic 8.566ns (60.203%)  route 5.663ns (39.797%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.971 f  xvga1/i__carry__0_i_3/O[2]
                         net (fo=1, routed)           0.760     9.731    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.302    10.033 r  p2_ones_score/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    10.033    p2_ones_score/i__carry__0_i_2__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.431 r  p2_ones_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.431    p2_ones_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.666 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.407    12.073    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.299    12.372 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.936    13.308    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.529    13.893    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 8.802ns (61.693%)  route 5.465ns (38.307%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.968    11.762    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y76         LUT3 (Prop_lut3_I1_O)        0.306    12.068 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.279    13.347    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.546    13.910    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.239ns  (logic 8.686ns (61.001%)  route 5.553ns (38.999%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.763     0.321    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.301     0.622 r  xvga1/image_addr1_carry_i_2__3/O
                         net (fo=1, routed)           0.000     0.622    p1_hundred_score/image_addr0_1[0]
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.154 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.154    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.268    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  p1_hundred_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.570     2.171    p1_hundred_score/A[9]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.191 r  p1_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     6.908    p1_hundred_score/image_addr0_n_97
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.612 r  p1_hundred_score/i__carry_i_8/O[2]
                         net (fo=1, routed)           0.554     8.166    p1_hundred_score/i__carry_i_8_n_5
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    xvga1/i__carry__0_i_3__4[1]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.686     9.734    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.302    10.036 r  p1_hundred_score/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    10.036    p1_hundred_score/i__carry__0_i_1__4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.412 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.412    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.749 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           0.915    11.664    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y79         LUT3 (Prop_lut3_I0_O)        0.306    11.970 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.348    13.318    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.548    13.912    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.141ns  (logic 8.821ns (62.377%)  route 5.320ns (37.623%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 r  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.175    11.976    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.302    12.278 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.943    13.221    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.531    13.895    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.195ns  (logic 8.802ns (62.009%)  route 5.393ns (37.991%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.022    11.816    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.306    12.122 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.152    13.274    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.537    13.901    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 8.738ns (61.945%)  route 5.368ns (38.055%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.734 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.625    11.359    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.302    11.661 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.524    13.185    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.555    13.919    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.406    
                         clock uncertainty           -0.132    14.274    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.831    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.591ns (61.607%)  route 5.354ns (38.393%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 r  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.909     0.467    p2_hundred_score/vcount_out_reg[9]_6[0]_repN_alias
    SLICE_X57Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.703     1.170 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.170    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.284    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     2.227    p2_hundred_score/A[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.246 r  p2_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.797     7.043    p2_hundred_score/image_addr0_n_98
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.711 r  p2_hundred_score/i__carry_i_8__0/O[2]
                         net (fo=1, routed)           0.411     8.121    p2_hundred_score/i__carry_i_8__0_n_5
    SLICE_X59Y93         LUT2 (Prop_lut2_I1_O)        0.301     8.422 r  p2_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.422    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[1]
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    p2_hundred_score/CO[0]
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.306 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.574     9.881    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X61Y98         LUT1 (Prop_lut1_I0_O)        0.303    10.184 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.184    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.764 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.266    12.029    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y113        LUT3 (Prop_lut3_I0_O)        0.302    12.331 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.693    13.024    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.514    13.878    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.359    
                         clock uncertainty           -0.132    14.226    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.783    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 8.821ns (63.105%)  route 5.157ns (36.895%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 13.926 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.235    12.035    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.302    12.337 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.720    13.058    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.562    13.926    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.413    
                         clock uncertainty           -0.132    14.281    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.838    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 8.802ns (63.040%)  route 5.161ns (36.960%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.654    11.448    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.754 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.288    13.042    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.550    13.914    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 8.802ns (62.501%)  route 5.281ns (37.499%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.818     0.375    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry_i_2__1/O
                         net (fo=1, routed)           0.000     0.676    p1_tens_score/image_addr0_1[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.208 r  p1_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    p1_tens_score/image_addr1_carry_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.322 r  p1_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.322    p1_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.656 r  p1_tens_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.241    p1_tens_score/A[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.261 r  p1_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.658     6.920    p1_tens_score/image_addr0_n_97
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.624 r  p1_tens_score/i__carry_i_9__0/O[2]
                         net (fo=1, routed)           0.656     8.280    p1_tens_score/i__carry_i_9__0_n_5
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.302     8.582 r  p1_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.582    xvga1/i__carry__0_i_3__3[1]
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.132 r  xvga1/i__carry__0_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.132    p1_tens_score/CO[0]
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.354 f  p1_tens_score/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.403     9.757    p1_tens_score/i__carry__1_i_5__0_n_7
    SLICE_X67Y78         LUT1 (Prop_lut1_I0_O)        0.299    10.056 r  p1_tens_score/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.056    p1_tens_score/i__carry__1_i_3__1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.696 r  p1_tens_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.075    11.771    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y76         LUT3 (Prop_lut3_I0_O)        0.306    12.077 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.085    13.162    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.627    13.991    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.550    
                         clock uncertainty           -0.132    14.418    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.975    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.366    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/game/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.344    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.913%)  route 0.125ns (35.087%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.563    -0.601    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y83         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.125    -0.335    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X70Y83         MUXF7 (Prop_muxf7_S_O)       0.090    -0.245 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.245    p1_hundred_score/image_bits[1]
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -0.840    p1_hundred_score/clk_out1
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.134    -0.321    p1_hundred_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.956%)  route 0.162ns (46.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.049    -0.258 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.131    -0.334    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.771%)  route 0.141ns (46.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X56Y80         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.141    -0.302    vsync
    SLICE_X54Y80         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824    -0.849    clk_65mhz
    SLICE_X54Y80         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.059    -0.383    vs_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.262 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    move_player_1/p1_blob/offset_reg[12]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.344    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.868%)  route 0.180ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.366    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.355    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.098    -0.257 r  move_player_2/game/p2_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    move_player_2/game/p2_next_state[0]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.132    -0.473    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.121    -0.352    move_player_2/game/p2_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.059    -0.370    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.105    -0.353    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.098    -0.255 r  move_player_2/game/p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    move_player_2/game/p2_next_state[1]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.132    -0.473    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.120    -0.353    move_player_2/game/p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.276    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.052    -0.377    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.229ns  (logic 8.566ns (60.203%)  route 5.663ns (39.797%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.971 f  xvga1/i__carry__0_i_3/O[2]
                         net (fo=1, routed)           0.760     9.731    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.302    10.033 r  p2_ones_score/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    10.033    p2_ones_score/i__carry__0_i_2__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.431 r  p2_ones_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.431    p2_ones_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.666 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.407    12.073    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.299    12.372 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.936    13.308    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.529    13.893    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 8.802ns (61.693%)  route 5.465ns (38.307%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.968    11.762    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y76         LUT3 (Prop_lut3_I1_O)        0.306    12.068 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.279    13.347    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.546    13.910    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.239ns  (logic 8.686ns (61.001%)  route 5.553ns (38.999%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.763     0.321    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.301     0.622 r  xvga1/image_addr1_carry_i_2__3/O
                         net (fo=1, routed)           0.000     0.622    p1_hundred_score/image_addr0_1[0]
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.154 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.154    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.268    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  p1_hundred_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.570     2.171    p1_hundred_score/A[9]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.191 r  p1_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     6.908    p1_hundred_score/image_addr0_n_97
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.612 r  p1_hundred_score/i__carry_i_8/O[2]
                         net (fo=1, routed)           0.554     8.166    p1_hundred_score/i__carry_i_8_n_5
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    xvga1/i__carry__0_i_3__4[1]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.686     9.734    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.302    10.036 r  p1_hundred_score/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    10.036    p1_hundred_score/i__carry__0_i_1__4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.412 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.412    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.749 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           0.915    11.664    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y79         LUT3 (Prop_lut3_I0_O)        0.306    11.970 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.348    13.318    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.548    13.912    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.141ns  (logic 8.821ns (62.377%)  route 5.320ns (37.623%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 r  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.175    11.976    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.302    12.278 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.943    13.221    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.531    13.895    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.195ns  (logic 8.802ns (62.009%)  route 5.393ns (37.991%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.022    11.816    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.306    12.122 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.152    13.274    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.537    13.901    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 8.738ns (61.945%)  route 5.368ns (38.055%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.734 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.625    11.359    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.302    11.661 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.524    13.185    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.555    13.919    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.406    
                         clock uncertainty           -0.132    14.274    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.831    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.591ns (61.607%)  route 5.354ns (38.393%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 r  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.909     0.467    p2_hundred_score/vcount_out_reg[9]_6[0]_repN_alias
    SLICE_X57Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.703     1.170 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.170    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.284 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.284    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     2.227    p2_hundred_score/A[14]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.246 r  p2_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.797     7.043    p2_hundred_score/image_addr0_n_98
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.711 r  p2_hundred_score/i__carry_i_8__0/O[2]
                         net (fo=1, routed)           0.411     8.121    p2_hundred_score/i__carry_i_8__0_n_5
    SLICE_X59Y93         LUT2 (Prop_lut2_I1_O)        0.301     8.422 r  p2_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.422    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[1]
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    p2_hundred_score/CO[0]
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.306 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.574     9.881    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X61Y98         LUT1 (Prop_lut1_I0_O)        0.303    10.184 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.184    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.764 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.266    12.029    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y113        LUT3 (Prop_lut3_I0_O)        0.302    12.331 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.693    13.024    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.514    13.878    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.359    
                         clock uncertainty           -0.132    14.226    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.783    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 8.821ns (63.105%)  route 5.157ns (36.895%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 13.926 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.581     0.139    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.301     0.440 r  xvga1/image_addr1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.440    p2_ones_score/image_addr0_1[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    p2_ones_score/image_addr1_carry_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.086    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.420 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.005    p2_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     6.025 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.933     6.957    p2_ones_score/image_addr0_n_98
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.628 r  p2_ones_score/i__carry_i_7/O[2]
                         net (fo=1, routed)           0.461     8.089    p2_ones_score/i__carry_i_7_n_5
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.302     8.391 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.391    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.941 r  xvga1/i__carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.941    p2_ones_score/CO[0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.275 f  p2_ones_score/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           0.642     9.918    p2_ones_score/i__carry__1_i_4_n_6
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.303    10.221 r  p2_ones_score/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.221    p2_ones_score/i__carry__1_i_2__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.801 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.235    12.035    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.302    12.337 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.720    13.058    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.562    13.926    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.413    
                         clock uncertainty           -0.132    14.281    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.838    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 8.802ns (63.040%)  route 5.161ns (36.960%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.566     0.123    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.301     0.424 r  xvga1/image_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.424    p1_ones_score/image_addr0_1[0]
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.956 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.404 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.763     2.167    p1_ones_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.187 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.784     6.971    p1_ones_score/image_addr0_n_97
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.675 r  p1_ones_score/i__carry_i_9/O[2]
                         net (fo=1, routed)           0.501     8.176    p1_ones_score/i__carry_i_9_n_5
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.302     8.478 r  p1_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.478    xvga1/i__carry__0_i_3__2[1]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.028 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.028    p1_ones_score/CO[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.250 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.604     9.855    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.299    10.154 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.154    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.794 r  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.654    11.448    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.754 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.288    13.042    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.550    13.914    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 8.802ns (62.501%)  route 5.281ns (37.499%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X56Y84         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.443 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=43, routed)          0.818     0.375    xvga1/vcount_out_reg[9]_6[0]_repN
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry_i_2__1/O
                         net (fo=1, routed)           0.000     0.676    p1_tens_score/image_addr0_1[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.208 r  p1_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    p1_tens_score/image_addr1_carry_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.322 r  p1_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.322    p1_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.656 r  p1_tens_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     2.241    p1_tens_score/A[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     6.261 r  p1_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.658     6.920    p1_tens_score/image_addr0_n_97
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.624 r  p1_tens_score/i__carry_i_9__0/O[2]
                         net (fo=1, routed)           0.656     8.280    p1_tens_score/i__carry_i_9__0_n_5
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.302     8.582 r  p1_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.582    xvga1/i__carry__0_i_3__3[1]
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.132 r  xvga1/i__carry__0_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.132    p1_tens_score/CO[0]
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.354 f  p1_tens_score/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.403     9.757    p1_tens_score/i__carry__1_i_5__0_n_7
    SLICE_X67Y78         LUT1 (Prop_lut1_I0_O)        0.299    10.056 r  p1_tens_score/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.056    p1_tens_score/i__carry__1_i_3__1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.696 r  p1_tens_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.075    11.771    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y76         LUT3 (Prop_lut3_I0_O)        0.306    12.077 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.085    13.162    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         1.627    13.991    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.550    
                         clock uncertainty           -0.132    14.418    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.975    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.366    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/game/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.344    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.913%)  route 0.125ns (35.087%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.563    -0.601    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y83         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.125    -0.335    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X70Y83         MUXF7 (Prop_muxf7_S_O)       0.090    -0.245 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.245    p1_hundred_score/image_bits[1]
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -0.840    p1_hundred_score/clk_out1
    SLICE_X70Y83         FDRE                                         r  p1_hundred_score/pixel_out_reg[9]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.134    -0.321    p1_hundred_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.956%)  route 0.162ns (46.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.049    -0.258 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.131    -0.334    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.771%)  route 0.141ns (46.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X56Y80         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.141    -0.302    vsync
    SLICE_X54Y80         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824    -0.849    clk_65mhz
    SLICE_X54Y80         FDRE                                         r  vs_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.059    -0.383    vs_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.610    move_player_1/game/clk_out1
    SLICE_X47Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.307    move_player_1/game/p1_state[0]
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.262 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    move_player_1/p1_blob/offset_reg[12]_0
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.822    -0.851    move_player_1/p1_blob/clk_out1
    SLICE_X46Y73         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.132    -0.465    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.121    -0.344    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.868%)  route 0.180ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.366    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.355    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I2_O)        0.098    -0.257 r  move_player_2/game/p2_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    move_player_2/game/p2_next_state[0]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.132    -0.473    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.121    -0.352    move_player_2/game/p2_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.180    -0.274    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.059    -0.370    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 move_player_2/game/player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559    -0.605    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  move_player_2/game/player_2_state_reg[0]/Q
                         net (fo=5, routed)           0.105    -0.353    move_player_2/game/p2_state[0]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.098    -0.255 r  move_player_2/game/p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    move_player_2/game/p2_next_state[1]_i_1__0_n_0
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829    -0.844    move_player_2/game/clk_out1
    SLICE_X66Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.132    -0.473    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.120    -0.353    move_player_2/game/p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.569    -0.595    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y91         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.276    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837    -0.836    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y92         FDRE                                         r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.052    -0.377    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.101    





