
---------- Begin Simulation Statistics ----------
final_tick                                84401290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873148                       # Number of bytes of host memory used
host_op_rate                                    80748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2355.59                       # Real time elapsed on the host
host_tick_rate                               35830284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084401                       # Number of seconds simulated
sim_ticks                                 84401290000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114355326                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70307499                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.688026                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.688026                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5297577                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3820855                       # number of floating regfile writes
system.cpu.idleCycles                        13748434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2164636                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24176171                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.433601                       # Inst execution rate
system.cpu.iew.exec_refs                     54813308                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21330131                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10080190                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36117415                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              19824                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            121990                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23373918                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           261885383                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33483177                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3218665                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             241995518                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  59594                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4434574                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1957813                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4514167                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          43863                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1579492                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         585144                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 261919430                       # num instructions consuming a value
system.cpu.iew.wb_count                     238725064                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643458                       # average fanout of values written-back
system.cpu.iew.wb_producers                 168534098                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.414226                       # insts written-back per cycle
system.cpu.iew.wb_sent                      240861484                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                348130663                       # number of integer regfile reads
system.cpu.int_regfile_writes               187269973                       # number of integer regfile writes
system.cpu.ipc                               0.592408                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.592408                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4710579      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             183611018     74.88%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               175812      0.07%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26927      0.01%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131620      0.05%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18094      0.01%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               192042      0.08%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                89299      0.04%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              376412      0.15%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3535      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             188      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1076      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             102      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            249      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31116315     12.69%     89.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17892821      7.30%     97.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3058875      1.25%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3808991      1.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              245214183                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8660141                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16475987                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7609382                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13667208                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4140862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016887                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2535021     61.22%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7922      0.19%     61.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    615      0.01%     61.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   490      0.01%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   78      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 255611      6.17%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                492785     11.90%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            724772     17.50%     97.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123552      2.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              235984325                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          633477826                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    231115682                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         319936050                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  261818087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 245214183                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               67296                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        71675878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            330438                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          40352                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     71033035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155054147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.226171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            86828202     56.00%     56.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12654632      8.16%     64.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11891728      7.67%     71.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11073989      7.14%     78.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10453182      6.74%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8115388      5.23%     90.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7403236      4.77%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4325276      2.79%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2308514      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155054147                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452668                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2009465                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2601544                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36117415                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23373918                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               110168396                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        168802581                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1449672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       245153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        498495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4193823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8391518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2106                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31244749                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23689917                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2217493                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13431938                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11937002                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.870288                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1752885                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3453                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1807120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             564174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1242946                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       332865                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        69333233                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1801749                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    145005941                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.311736                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.314825                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        91980639     63.43%     63.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14949529     10.31%     73.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7536381      5.20%     78.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10975677      7.57%     86.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4307980      2.97%     89.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2342817      1.62%     91.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1771510      1.22%     92.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1446166      1.00%     93.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9695242      6.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    145005941                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9695242                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43839870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43839870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44504402                       # number of overall hits
system.cpu.dcache.overall_hits::total        44504402                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1367664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1367664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1383132                       # number of overall misses
system.cpu.dcache.overall_misses::total       1383132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32066145469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32066145469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32066145469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32066145469                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45207534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45207534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45887534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45887534                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23445.923464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23445.923464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23183.720331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23183.720331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96010                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.322716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.538462                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       634366                       # number of writebacks
system.cpu.dcache.writebacks::total            634366                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       418468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       418468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       418468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       418468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       949196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       949196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       959265                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       959265                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21629124972                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21629124972                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21905595972                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21905595972                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020905                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22786.784786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22786.784786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22835.812807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22835.812807                       # average overall mshr miss latency
system.cpu.dcache.replacements                 957094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28965683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28965683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1137270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1137270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22476112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22476112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30102953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30102953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19763.215419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19763.215419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       408424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       408424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       728846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       728846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12431109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12431109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17055.878745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17055.878745                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14874187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14874187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9590033469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9590033469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41624.493125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41624.493125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10044                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10044                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9198015972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9198015972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41742.754581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41742.754581                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       664532                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        664532                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15468                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15468                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       680000                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       680000                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    276471000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    276471000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27457.642268                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27457.642268                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.807546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45465223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            957606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.478006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.807546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92732674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92732674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 79943965                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29766048                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41194863                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2191458                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1957813                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11796124                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                428393                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              277917427                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1855467                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33492048                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21334224                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        209564                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56091                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           84419650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      152049426                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31244749                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14254061                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      68181310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4759904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        647                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 8471                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         62262                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           70                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1785                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23481381                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1218725                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          155054147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.890403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.131275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                107885858     69.58%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2147837      1.39%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3111698      2.01%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3144319      2.03%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3687025      2.38%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3727350      2.40%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3020234      1.95%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2834259      1.83%     83.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25495567     16.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155054147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185096                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.900753                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20043899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20043899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20043899                       # number of overall hits
system.cpu.icache.overall_hits::total        20043899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3437461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3437461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3437461                       # number of overall misses
system.cpu.icache.overall_misses::total       3437461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50407733946                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50407733946                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50407733946                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50407733946                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23481360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23481360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23481360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23481360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.146391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.146391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.146391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.146391                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14664.234429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14664.234429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14664.234429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14664.234429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        29922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1459                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.508568                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3236563                       # number of writebacks
system.cpu.icache.writebacks::total           3236563                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       198865                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       198865                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       198865                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       198865                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3238596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3238596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3238596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3238596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44952640965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44952640965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44952640965                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44952640965                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.137922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.137922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.137922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.137922                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13880.286694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13880.286694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13880.286694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13880.286694                       # average overall mshr miss latency
system.cpu.icache.replacements                3236563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20043899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20043899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3437461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3437461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50407733946                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50407733946                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23481360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23481360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.146391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.146391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14664.234429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14664.234429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       198865                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       198865                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3238596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3238596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44952640965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44952640965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.137922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.137922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13880.286694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13880.286694                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.618530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23282494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3238595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.189072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.618530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50201315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50201315                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23494559                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        335630                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2556805                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11332747                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16137                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               43863                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8271087                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85645                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3225                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  84401290000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1957813                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 81519633                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16913237                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8927                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41524103                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13130434                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              271613692                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                161084                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1437543                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 222233                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11072887                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           295814566                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   668775186                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                400929338                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5724364                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 83235830                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     182                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 179                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8666971                       # count of insts added to the skid buffer
system.cpu.rob.reads                        393313658                       # The number of ROB reads
system.cpu.rob.writes                       529176177                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3147304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               793806                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3941110                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3147304                       # number of overall hits
system.l2.overall_hits::.cpu.data              793806                       # number of overall hits
system.l2.overall_hits::total                 3941110                       # number of overall hits
system.l2.demand_misses::.cpu.inst              89544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             163800                       # number of demand (read+write) misses
system.l2.demand_misses::total                 253344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             89544                       # number of overall misses
system.l2.overall_misses::.cpu.data            163800                       # number of overall misses
system.l2.overall_misses::total                253344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6745784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12005982500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18751767000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6745784500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12005982500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18751767000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3236848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           957606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4194454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3236848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          957606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4194454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060400                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060400                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75334.857724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73296.596459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74017.016389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75334.857724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73296.596459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74017.016389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127093                       # number of writebacks
system.l2.writebacks::total                    127093                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         89544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        163799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            253343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        89544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       163799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           253343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5833249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10335018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16168268000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5833249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10335018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16168268000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.171051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.171051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060400                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65143.945993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63095.736238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63819.675302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65143.945993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63095.736238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63819.675302                       # average overall mshr miss latency
system.l2.replacements                         246395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       634366                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           634366                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       634366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       634366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3235171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3235171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3235171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3235171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1651                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1651                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004822                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        12875                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109544                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7689777000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7689777000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70214.731825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70214.731825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6570394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6570394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59993.740755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59993.740755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3147304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3147304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        89544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6745784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6745784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3236848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3236848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75334.857724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75334.857724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        89544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5833249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5833249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65143.945993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65143.945993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        684262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            684262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4316205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4316205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       738544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        738544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79514.489149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79514.489149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3764624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3764624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69354.359721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69354.359721                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.128724                       # Cycle average of tags in use
system.l2.tags.total_refs                     8387529                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    254587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.945630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.000532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3615.510049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4362.618144                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.441346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.532546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67358371                       # Number of tag accesses
system.l2.tags.data_accesses                 67358371                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     89544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001040781500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              644304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127093                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253343                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127093                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    457                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127093                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  221429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.211321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.872862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.734371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7611     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.688075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.659375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5062     66.48%     66.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.26%     67.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2255     29.62%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.31%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.28%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16213952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8133952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    192.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84400895500                       # Total gap between requests
system.mem_ctrls.avgGap                     221853.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5730816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10453888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8132032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67899625.704772993922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123859339.116736248136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 96349617.405136808753                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        89544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       163799                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127093                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2878246250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4933911750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2015198272500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32143.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30121.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15856091.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5730816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10483136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16213952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5730816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5730816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8133952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8133952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        89544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       163799                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         253343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127093                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127093                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67899626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    124205874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        192105500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67899626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67899626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     96372366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        96372366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     96372366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67899626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    124205874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       288477866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               252886                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127063                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8530                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3070545500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1264430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7812158000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12142.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30892.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              173179                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72769                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.469455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.272280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.524864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        69880     52.15%     52.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36288     27.08%     79.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10953      8.17%     87.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5236      3.91%     91.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3230      2.41%     93.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2001      1.49%     95.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1373      1.02%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          963      0.72%     96.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4074      3.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16184704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8132032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              191.758965                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               96.349617                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       476987700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       253521180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      907308360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332070300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6662082960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24371885010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11886402720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44890258230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.866968                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30649728250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2818140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50933421750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       479779440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       255001230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      898297680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331198560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6662082960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24666450750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11638347360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44931157980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.351555                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30001104500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2818140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51582045500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             143825                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127093                       # Transaction distribution
system.membus.trans_dist::CleanEvict           118051                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109518                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        143825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       751838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       751838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 751838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24347904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24347904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24347904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            253351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  253351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              253351                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           251716750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          316678750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3977139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       761459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3236563                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          442030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219062                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3238596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       738544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9712006                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2875624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12587630                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    414298240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101886208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              516184448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          248143                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8245824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4444256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002820                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4431725     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12530      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4444256                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84401290000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8066688000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4859042695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1437775424                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
