{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 17:10:18 2020 " "Info: Processing started: Tue Jun 16 17:10:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(31) " "Warning (10268): Verilog HDL information at test.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_filter " "Info: Found entity 1: enc_filter" {  } { { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_module " "Info: Found entity 1: encoder_module" {  } { { "encoder_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_bustri0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_xor0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STOP " "Warning: Pin \"STOP\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 264 -304 -136 280 "STOP" "" } { 256 -136 -80 272 "STOP" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_1_A " "Warning: Pin \"ENC_1_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 496 -304 -136 512 "ENC_1_A" "" } { 488 -136 -80 504 "ENC_1_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_1_B " "Warning: Pin \"ENC_1_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 520 -304 -136 536 "ENC_1_B" "" } { 512 -136 -80 528 "ENC_1_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_2_A " "Warning: Pin \"ENC_2_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 544 -304 -136 560 "ENC_2_A" "" } { 536 -136 -80 552 "ENC_2_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_2_B " "Warning: Pin \"ENC_2_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 568 -304 -136 584 "ENC_2_B" "" } { 560 -136 -80 576 "ENC_2_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_3_A " "Warning: Pin \"ENC_3_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 592 -304 -136 608 "ENC_3_A" "" } { 584 -136 -80 600 "ENC_3_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_3_B " "Warning: Pin \"ENC_3_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 616 -304 -136 632 "ENC_3_B" "" } { 608 -136 -80 624 "ENC_3_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENCODER_RESET " "Warning: Pin \"ENCODER_RESET\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 312 -320 -152 328 "ENCODER_RESET" "" } { 304 -136 -40 320 "ENCODER_RESET" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dda_module.bdf 1 1 " "Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst\"" {  } { { "xuat_xung.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 0 600 760 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test dda_module:inst\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"dda_module:inst\|test:inst\"" {  } { { "dda_module.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 88 1240 1352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(14) " "Warning (10230): Verilog HDL assignment warning at test.v(14): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(39) " "Warning (10230): Verilog HDL assignment warning at test.v(39): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(46) " "Warning (10230): Verilog HDL assignment warning at test.v(46): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(52) " "Warning (10230): Verilog HDL assignment warning at test.v(52): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(59) " "Warning (10230): Verilog HDL assignment warning at test.v(59): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b dda_module:inst\|74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74373b:inst2 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst\|74138:inst41 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "inst41" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74138:inst41 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst7 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst7\"" {  } { { "xuat_xung.bdf" "inst7" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 1032 1136 488 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst7 " "Info: Elaborated megafunction instantiation \"74244:inst7\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 1032 1136 488 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|73 " "Warning: Converted tri-state buffer \"74373b:inst1\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|72 " "Warning: Converted tri-state buffer \"74373b:inst1\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|71 " "Warning: Converted tri-state buffer \"74373b:inst1\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|69 " "Warning: Converted tri-state buffer \"74373b:inst1\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|68 " "Warning: Converted tri-state buffer \"74373b:inst1\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|67 " "Warning: Converted tri-state buffer \"74373b:inst1\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOP " "Warning (15610): No output dependent on input pin \"STOP\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 264 -304 -136 280 "STOP" "" } { 256 -136 -80 272 "STOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_1_A " "Warning (15610): No output dependent on input pin \"ENC_1_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 496 -304 -136 512 "ENC_1_A" "" } { 488 -136 -80 504 "ENC_1_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_1_B " "Warning (15610): No output dependent on input pin \"ENC_1_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 520 -304 -136 536 "ENC_1_B" "" } { 512 -136 -80 528 "ENC_1_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_2_A " "Warning (15610): No output dependent on input pin \"ENC_2_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 544 -304 -136 560 "ENC_2_A" "" } { 536 -136 -80 552 "ENC_2_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_2_B " "Warning (15610): No output dependent on input pin \"ENC_2_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 568 -304 -136 584 "ENC_2_B" "" } { 560 -136 -80 576 "ENC_2_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_3_A " "Warning (15610): No output dependent on input pin \"ENC_3_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 592 -304 -136 608 "ENC_3_A" "" } { 584 -136 -80 600 "ENC_3_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_3_B " "Warning (15610): No output dependent on input pin \"ENC_3_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 616 -304 -136 632 "ENC_3_B" "" } { 608 -136 -80 624 "ENC_3_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENCODER_RESET " "Warning (15610): No output dependent on input pin \"ENCODER_RESET\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 312 -320 -152 328 "ENCODER_RESET" "" } { 304 -136 -40 320 "ENCODER_RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Info: Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Info: Implemented 236 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg " "Info: Generated suppressed messages file F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 17:10:21 2020 " "Info: Processing ended: Tue Jun 16 17:10:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 17:10:23 2020 " "Info: Processing started: Tue Jun 16 17:10:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 42 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst10 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst10\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst21 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst21\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst22 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst22\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LIMIT " "Warning: Node \"LIMIT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIMIT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.842 ns register register " "Info: Estimated most critical path is register to register delay of 13.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst\|test:inst5\|acc\[1\] 1 REG LAB_X5_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y5; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|acc\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst|test:inst5|acc[1] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.404 ns) + CELL(0.747 ns) 4.151 ns dda_module:inst\|test:inst5\|Add2~22 2 COMB LAB_X12_Y6 2 " "Info: 2: + IC(3.404 ns) + CELL(0.747 ns) = 4.151 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { dda_module:inst|test:inst5|acc[1] dda_module:inst|test:inst5|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.274 ns dda_module:inst\|test:inst5\|Add2~12 3 COMB LAB_X12_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.274 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst5|Add2~22 dda_module:inst|test:inst5|Add2~12 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.397 ns dda_module:inst\|test:inst5\|Add2~7 4 COMB LAB_X12_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.397 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst5|Add2~12 dda_module:inst|test:inst5|Add2~7 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.796 ns dda_module:inst\|test:inst5\|Add2~27 5 COMB LAB_X12_Y6 4 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 4.796 ns; Loc. = LAB_X12_Y6; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst5\|Add2~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { dda_module:inst|test:inst5|Add2~7 dda_module:inst|test:inst5|Add2~27 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 6.030 ns dda_module:inst\|test:inst5\|Add2~40 6 COMB LAB_X12_Y6 5 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 6.030 ns; Loc. = LAB_X12_Y6; Fanout = 5; COMB Node = 'dda_module:inst\|test:inst5\|Add2~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~40 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.267 ns) + CELL(0.200 ns) 9.497 ns dda_module:inst\|test:inst5\|LessThan2~1 7 COMB LAB_X5_Y5 1 " "Info: 7: + IC(3.267 ns) + CELL(0.200 ns) = 9.497 ns; Loc. = LAB_X5_Y5; Fanout = 1; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { dda_module:inst|test:inst5|Add2~40 dda_module:inst|test:inst5|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 10.680 ns dda_module:inst\|test:inst5\|LessThan2~2 8 COMB LAB_X5_Y5 9 " "Info: 8: + IC(0.983 ns) + CELL(0.200 ns) = 10.680 ns; Loc. = LAB_X5_Y5; Fanout = 9; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { dda_module:inst|test:inst5|LessThan2~1 dda_module:inst|test:inst5|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.804 ns) 13.842 ns dda_module:inst\|test:inst5\|acc\[8\] 9 REG LAB_X7_Y6 1 " "Info: 9: + IC(2.358 ns) + CELL(0.804 ns) = 13.842 ns; Loc. = LAB_X7_Y6; Fanout = 1; REG Node = 'dda_module:inst\|test:inst5\|acc\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|acc[8] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.830 ns ( 27.67 % ) " "Info: Total cell delay = 3.830 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.012 ns ( 72.33 % ) " "Info: Total interconnect delay = 10.012 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.842 ns" { dda_module:inst|test:inst5|acc[1] dda_module:inst|test:inst5|Add2~22 dda_module:inst|test:inst5|Add2~12 dda_module:inst|test:inst5|Add2~7 dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~40 dda_module:inst|test:inst5|LessThan2~1 dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|acc[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Info: Average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Info: Pin Data\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Info: Pin Data\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Info: Pin Data\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Info: Pin Data\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Info: Pin Data\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Info: Pin Data\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Info: Pin Data\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Info: Pin Data\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 17:10:25 2020 " "Info: Processing ended: Tue Jun 16 17:10:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 17:10:26 2020 " "Info: Processing started: Tue Jun 16 17:10:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 17:10:27 2020 " "Info: Processing ended: Tue Jun 16 17:10:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 17:10:29 2020 " "Info: Processing started: Tue Jun 16 17:10:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 208 -304 -136 224 "NWE" "" } { 80 512 600 96 "NWE" "" } { 200 -136 -80 216 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst22 " "Info: Detected gated clock \"dda_module:inst\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst21 " "Info: Detected gated clock \"dda_module:inst\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst10 " "Info: Detected gated clock \"dda_module:inst\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst8 " "Info: Detected gated clock \"dda_module:inst\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst22~0 " "Info: Detected gated clock \"dda_module:inst\|inst22~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register dda_module:inst\|test:inst5\|acc\[3\] register dda_module:inst\|test:inst5\|pulse 67.36 MHz 14.846 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 67.36 MHz between source register \"dda_module:inst\|test:inst5\|acc\[3\]\" and destination register \"dda_module:inst\|test:inst5\|pulse\" (period= 14.846 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.137 ns + Longest register register " "Info: + Longest register to register delay is 14.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst\|test:inst5\|acc\[3\] 1 REG LC_X5_Y5_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N2; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|acc\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst|test:inst5|acc[3] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.909 ns) + CELL(0.747 ns) 4.656 ns dda_module:inst\|test:inst5\|Add2~7 2 COMB LC_X12_Y6_N3 2 " "Info: 2: + IC(3.909 ns) + CELL(0.747 ns) = 4.656 ns; Loc. = LC_X12_Y6_N3; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst5\|Add2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { dda_module:inst|test:inst5|acc[3] dda_module:inst|test:inst5|Add2~7 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.917 ns dda_module:inst\|test:inst5\|Add2~27 3 COMB LC_X12_Y6_N4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.261 ns) = 4.917 ns; Loc. = LC_X12_Y6_N4; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst5\|Add2~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { dda_module:inst|test:inst5|Add2~7 dda_module:inst|test:inst5|Add2~27 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.892 ns dda_module:inst\|test:inst5\|Add2~30 4 COMB LC_X12_Y6_N5 4 " "Info: 4: + IC(0.000 ns) + CELL(0.975 ns) = 5.892 ns; Loc. = LC_X12_Y6_N5; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst5\|Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~30 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.129 ns) + CELL(0.740 ns) 9.761 ns dda_module:inst\|test:inst5\|LessThan2~1 5 COMB LC_X5_Y5_N8 1 " "Info: 5: + IC(3.129 ns) + CELL(0.740 ns) = 9.761 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { dda_module:inst|test:inst5|Add2~30 dda_module:inst|test:inst5|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.200 ns) 10.683 ns dda_module:inst\|test:inst5\|LessThan2~2 6 COMB LC_X5_Y5_N4 9 " "Info: 6: + IC(0.722 ns) + CELL(0.200 ns) = 10.683 ns; Loc. = LC_X5_Y5_N4; Fanout = 9; COMB Node = 'dda_module:inst\|test:inst5\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { dda_module:inst|test:inst5|LessThan2~1 dda_module:inst|test:inst5|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(1.183 ns) 14.137 ns dda_module:inst\|test:inst5\|pulse 7 REG LC_X11_Y5_N2 2 " "Info: 7: + IC(2.271 ns) + CELL(1.183 ns) = 14.137 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; REG Node = 'dda_module:inst\|test:inst5\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.106 ns ( 29.04 % ) " "Info: Total cell delay = 4.106 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.031 ns ( 70.96 % ) " "Info: Total interconnect delay = 10.031 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.137 ns" { dda_module:inst|test:inst5|acc[3] dda_module:inst|test:inst5|Add2~7 dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~30 dda_module:inst|test:inst5|LessThan2~1 dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.137 ns" { dda_module:inst|test:inst5|acc[3] {} dda_module:inst|test:inst5|Add2~7 {} dda_module:inst|test:inst5|Add2~27 {} dda_module:inst|test:inst5|Add2~30 {} dda_module:inst|test:inst5|LessThan2~1 {} dda_module:inst|test:inst5|LessThan2~2 {} dda_module:inst|test:inst5|pulse {} } { 0.000ns 3.909ns 0.000ns 0.000ns 3.129ns 0.722ns 2.271ns } { 0.000ns 0.747ns 0.261ns 0.975ns 0.740ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 92 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 92; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst5\|pulse 2 REG LC_X11_Y5_N2 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; REG Node = 'dda_module:inst\|test:inst5\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 92 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 92; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst5\|acc\[3\] 2 REG LC_X5_Y5_N2 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y5_N2; Fanout = 3; REG Node = 'dda_module:inst\|test:inst5\|acc\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst5|acc[3] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.137 ns" { dda_module:inst|test:inst5|acc[3] dda_module:inst|test:inst5|Add2~7 dda_module:inst|test:inst5|Add2~27 dda_module:inst|test:inst5|Add2~30 dda_module:inst|test:inst5|LessThan2~1 dda_module:inst|test:inst5|LessThan2~2 dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.137 ns" { dda_module:inst|test:inst5|acc[3] {} dda_module:inst|test:inst5|Add2~7 {} dda_module:inst|test:inst5|Add2~27 {} dda_module:inst|test:inst5|Add2~30 {} dda_module:inst|test:inst5|LessThan2~1 {} dda_module:inst|test:inst5|LessThan2~2 {} dda_module:inst|test:inst5|pulse {} } { 0.000ns 3.909ns 0.000ns 0.000ns 3.129ns 0.722ns 2.271ns } { 0.000ns 0.747ns 0.261ns 0.975ns 0.740ns 0.200ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst5|acc[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst5|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst\|test:inst4\|pulse PULSE_WR CLK 7.971 ns register " "Info: tsu for register \"dda_module:inst\|test:inst4\|pulse\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.971 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.319 ns + Longest pin register " "Info: + Longest pin to register delay is 11.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns PULSE_WR 1 PIN PIN_75 19 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_75; Fanout = 19; PIN Node = 'PULSE_WR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 160 -304 -136 176 "PULSE_WR" "" } { 152 -136 -74 168 "PULSE_WR" "" } { 16 512 600 32 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.311 ns) + CELL(0.200 ns) 5.178 ns dda_module:inst\|test:inst4\|Equal0~0 2 COMB LC_X5_Y5_N6 65 " "Info: 2: + IC(3.311 ns) + CELL(0.200 ns) = 5.178 ns; Loc. = LC_X5_Y5_N6; Fanout = 65; COMB Node = 'dda_module:inst\|test:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.511 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.200 ns) 7.929 ns dda_module:inst\|test:inst4\|pulse~0 3 COMB LC_X10_Y5_N5 4 " "Info: 3: + IC(2.551 ns) + CELL(0.200 ns) = 7.929 ns; Loc. = LC_X10_Y5_N5; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst4\|pulse~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|pulse~0 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(0.804 ns) 11.319 ns dda_module:inst\|test:inst4\|pulse 4 REG LC_X11_Y4_N9 2 " "Info: 4: + IC(2.586 ns) + CELL(0.804 ns) = 11.319 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; REG Node = 'dda_module:inst\|test:inst4\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.390 ns" { dda_module:inst|test:inst4|pulse~0 dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.871 ns ( 25.36 % ) " "Info: Total cell delay = 2.871 ns ( 25.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.448 ns ( 74.64 % ) " "Info: Total interconnect delay = 8.448 ns ( 74.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|pulse~0 dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|pulse~0 {} dda_module:inst|test:inst4|pulse {} } { 0.000ns 0.000ns 3.311ns 2.551ns 2.586ns } { 0.000ns 1.667ns 0.200ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 92 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 92; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst4\|pulse 2 REG LC_X11_Y4_N9 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; REG Node = 'dda_module:inst\|test:inst4\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.319 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|pulse~0 dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.319 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|pulse~0 {} dda_module:inst|test:inst4|pulse {} } { 0.000ns 0.000ns 3.311ns 2.551ns 2.586ns } { 0.000ns 1.667ns 0.200ns 0.200ns 0.804ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV Data\[5\] 74373b:inst1\|16 11.241 ns register " "Info: tco from clock \"NADV\" to destination pin \"Data\[5\]\" through register \"74373b:inst1\|16\" is 11.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 4.751 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 4.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.419 ns) + CELL(0.200 ns) 4.751 ns 74373b:inst1\|16 2 REG LC_X8_Y7_N6 2 " "Info: 2: + IC(3.419 ns) + CELL(0.200 ns) = 4.751 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = '74373b:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 28.04 % ) " "Info: Total cell delay = 1.332 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 71.96 % ) " "Info: Total interconnect delay = 3.419 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} } { 0.000ns 0.000ns 3.419ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.490 ns + Longest register pin " "Info: + Longest register to pin delay is 6.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst1\|16 1 REG LC_X8_Y7_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = '74373b:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.740 ns) 1.894 ns inst8~0 2 COMB LC_X8_Y7_N1 8 " "Info: 2: + IC(1.154 ns) + CELL(0.740 ns) = 1.894 ns; Loc. = LC_X8_Y7_N1; Fanout = 8; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { 74373b:inst1|16 inst8~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 776 840 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(2.322 ns) 6.490 ns Data\[5\] 3 PIN PIN_91 0 " "Info: 3: + IC(2.274 ns) + CELL(2.322 ns) = 6.490 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'Data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { inst8~0 Data[5] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 47.18 % ) " "Info: Total cell delay = 3.062 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.428 ns ( 52.82 % ) " "Info: Total interconnect delay = 3.428 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { 74373b:inst1|16 inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { 74373b:inst1|16 {} inst8~0 {} Data[5] {} } { 0.000ns 1.154ns 2.274ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} } { 0.000ns 0.000ns 3.419ns } { 0.000ns 1.132ns 0.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { 74373b:inst1|16 inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { 74373b:inst1|16 {} inst8~0 {} Data[5] {} } { 0.000ns 1.154ns 2.274ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE Data\[5\] 9.224 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"Data\[5\]\" is 9.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NOE 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'NOE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } { 312 712 776 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.914 ns) 4.628 ns inst8~0 2 COMB LC_X8_Y7_N1 8 " "Info: 2: + IC(2.582 ns) + CELL(0.914 ns) = 4.628 ns; Loc. = LC_X8_Y7_N1; Fanout = 8; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { NOE inst8~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 296 776 840 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(2.322 ns) 9.224 ns Data\[5\] 3 PIN PIN_91 0 " "Info: 3: + IC(2.274 ns) + CELL(2.322 ns) = 9.224 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'Data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { inst8~0 Data[5] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 47.35 % ) " "Info: Total cell delay = 4.368 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 52.65 % ) " "Info: Total interconnect delay = 4.856 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.224 ns" { NOE inst8~0 Data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.224 ns" { NOE {} NOE~combout {} inst8~0 {} Data[5] {} } { 0.000ns 0.000ns 2.582ns 2.274ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst\|74373b:inst7\|16 Data\[4\] NADV 9.221 ns register " "Info: th for register \"dda_module:inst\|74373b:inst7\|16\" (data pin = \"Data\[4\]\", clock pin = \"NADV\") is 9.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 14.099 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 14.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.419 ns) + CELL(0.200 ns) 4.751 ns 74373b:inst1\|16 2 REG LC_X8_Y7_N6 2 " "Info: 2: + IC(3.419 ns) + CELL(0.200 ns) = 4.751 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = '74373b:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.914 ns) 6.400 ns dda_module:inst\|inst22~0 3 COMB LC_X8_Y7_N5 4 " "Info: 3: + IC(0.735 ns) + CELL(0.914 ns) = 6.400 ns; Loc. = LC_X8_Y7_N5; Fanout = 4; COMB Node = 'dda_module:inst\|inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { 74373b:inst1|16 dda_module:inst|inst22~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.511 ns) 7.712 ns dda_module:inst\|inst10 4 COMB LC_X8_Y7_N2 8 " "Info: 4: + IC(0.801 ns) + CELL(0.511 ns) = 7.712 ns; Loc. = LC_X8_Y7_N2; Fanout = 8; COMB Node = 'dda_module:inst\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { dda_module:inst|inst22~0 dda_module:inst|inst10 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.200 ns) 14.099 ns dda_module:inst\|74373b:inst7\|16 5 REG LC_X7_Y4_N4 1 " "Info: 5: + IC(6.187 ns) + CELL(0.200 ns) = 14.099 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { dda_module:inst|inst10 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.957 ns ( 20.97 % ) " "Info: Total cell delay = 2.957 ns ( 20.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.142 ns ( 79.03 % ) " "Info: Total interconnect delay = 11.142 ns ( 79.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.099 ns" { NADV 74373b:inst1|16 dda_module:inst|inst22~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.099 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst|inst22~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.419ns 0.735ns 0.801ns 6.187ns } { 0.000ns 1.132ns 0.200ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.878 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[4\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'Data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~11 2 COMB IOC_X6_Y8_N3 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X6_Y8_N3; Fanout = 5; COMB Node = 'Data~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[4] Data~11 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.914 ns) 4.878 ns dda_module:inst\|74373b:inst7\|16 3 REG LC_X7_Y4_N4 1 " "Info: 3: + IC(2.832 ns) + CELL(0.914 ns) = 4.878 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { Data~11 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 41.94 % ) " "Info: Total cell delay = 2.046 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 58.06 % ) " "Info: Total interconnect delay = 2.832 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { Data[4] Data~11 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { Data[4] {} Data~11 {} dda_module:inst|74373b:inst7|16 {} } { 0.000ns 0.000ns 2.832ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.099 ns" { NADV 74373b:inst1|16 dda_module:inst|inst22~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.099 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst|inst22~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|16 {} } { 0.000ns 0.000ns 3.419ns 0.735ns 0.801ns 6.187ns } { 0.000ns 1.132ns 0.200ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { Data[4] Data~11 dda_module:inst|74373b:inst7|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { Data[4] {} Data~11 {} dda_module:inst|74373b:inst7|16 {} } { 0.000ns 0.000ns 2.832ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 17:10:31 2020 " "Info: Processing ended: Tue Jun 16 17:10:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Info: Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
