# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pipelined-RV32IMC.srcs/sources_1/ip/blk_mem_gen_instmem/sim/blk_mem_gen_instmem.v" \
"../../../../../../UP Diliman/5th Year/2nd Sem/CoE 198/pipelined-RV32IMC/Baseline processor/instmem.v" \
"../../../../pipelined-RV32IMC.srcs/sim_1/new/tb_instmem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
