{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571179459500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571179459504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 19:44:19 2019 " "Processing started: Tue Oct 15 19:44:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571179459504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571179459504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RELOGIO_MK1 -c RELOGIO_MK1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RELOGIO_MK1 -c RELOGIO_MK1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571179459505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_7_1200mv_85c_slow.vo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_7_1200mv_85c_slow.vo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179460851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_7_1200mv_0c_slow.vo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_7_1200mv_0c_slow.vo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179461222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_min_1200mv_0c_fast.vo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_min_1200mv_0c_fast.vo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179461586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1.vo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1.vo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179461934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_7_1200mv_85c_v_slow.sdo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179462405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_7_1200mv_0c_v_slow.sdo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179462827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_min_1200mv_0c_v_fast.sdo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179463246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RELOGIO_MK1_v.sdo C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/ simulation " "Generated file RELOGIO_MK1_v.sdo in folder \"C:/Users/Francisco Ciol/Documents/PROJ/Projeto_relogio_DesComp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571179463671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571179463733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 19:44:23 2019 " "Processing ended: Tue Oct 15 19:44:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571179463733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571179463733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571179463733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571179463733 ""}
