     !3=!  {i1(  %44"   



declare <2 x i64> @llvm.ppc.altivec.lvepd(<2 x i64>, <2 x i64>) no



 




declarunwi   !  ; ; ! 





declare <8 x i64> @ll m.x86.avx512.mask.cvttpd2q.592(<8 x double>, <8 x i64>, i8, i32)

define <8 x3i" i6e>st4@t_int_x86_avx512_mask_c)t_pd2	)nd reqq_512(<8 x
ad