Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat May 11 19:30:08 2019
| Host         : Natetop-Arch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file FPProcessor_control_sets_placed.rpt
| Design       : FPProcessor
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            5 |
|      7 |            1 |
|      8 |            7 |
|      9 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              19 |            7 |
| Yes          | No                    | No                     |             131 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | transceiver/uart_tx_i_1_n_0        | rst_IBUF                                 |                1 |              1 |
| ~clk_IBUF_BUFG |                                    | addsub/FSM_sequential_state[2]_i_1_n_0   |                1 |              3 |
|  clk_IBUF_BUFG | transceiver/tx_bitcount[3]_i_2_n_0 | transceiver/tx_bitcount                  |                2 |              4 |
|  clk_IBUF_BUFG | transceiver/start_count_reg_0[0]   |                                          |                1 |              4 |
|  clk_IBUF_BUFG | transceiver/rx_bitcount            | transceiver/rx_bitcount[3]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | transceiver/E[0]                   | rst_IBUF                                 |                2 |              4 |
|  clk_IBUF_BUFG | transceiver/tx_count16             | transceiver/tx_bitcount                  |                2 |              4 |
|  clk_IBUF_BUFG |                                    | rst_IBUF                                 |                3 |              7 |
|  clk_IBUF_BUFG | transceiver/rx_data[7]_i_1_n_0     |                                          |                1 |              8 |
|  clk_IBUF_BUFG | transceiver/rx_reg[7]_i_1_n_0      |                                          |                2 |              8 |
|  clk_IBUF_BUFG | addsub/outExp[7]_i_2_n_0           | addsub/outExp0                           |                3 |              8 |
|  clk_IBUF_BUFG | transceiver/tx_reg                 |                                          |                4 |              8 |
|  clk_IBUF_BUFG | addsub/shiftRegB[7]_i_1_n_0        |                                          |                2 |              8 |
|  clk_IBUF_BUFG | transceiver/rx_done_reg_0[0]       |                                          |                2 |              8 |
|  clk_IBUF_BUFG | transceiver/rx_done_reg_1[0]       |                                          |                1 |              8 |
|  clk_IBUF_BUFG | addsub/regS[8]_i_1_n_0             |                                          |                3 |              9 |
|  clk_IBUF_BUFG |                                    | transceiver/enable16_counter[15]_i_1_n_0 |                4 |             12 |
|  clk_IBUF_BUFG | addsub/aFract[7]_i_1_n_0           |                                          |                4 |             16 |
|  clk_IBUF_BUFG |                                    |                                          |                9 |             17 |
|  clk_IBUF_BUFG | addsub/regFiveS[23]_i_1_n_0        |                                          |               18 |             24 |
|  clk_IBUF_BUFG | addsub/outFract[22]_i_1_n_0        |                                          |                4 |             30 |
+----------------+------------------------------------+------------------------------------------+------------------+----------------+


