$date
	Mon Aug 25 11:05:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module_shift $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ expected_q $end
$var reg 3 % expected_shift_reg [2:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' num_tests_passed [31:0] $end
$var integer 32 ( total_tests [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ) sig_b $end
$var wire 1 * sig_a $end
$var wire 1 ! q $end
$scope module flop1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 * q $end
$upscope $end
$scope module flop2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var reg 1 ) q $end
$upscope $end
$scope module flop3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$scope task test_shift $end
$var reg 1 + new_d $end
$var integer 32 , cycle [31:0] $end
$upscope $end
$upscope $end
$scope module tb_top_module_shift $end
$scope module dut $end
$scope module flop1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top_module_shift $end
$scope module dut $end
$scope module flop2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top_module_shift $end
$scope module dut $end
$scope module flop3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
x+
0*
0)
b0 (
b0 '
bx &
b0 %
x$
0#
0"
0!
$end
#5000
1"
#6000
0$
b1 %
1#
b0 ,
1+
#10000
0"
#15000
1*
1"
#16000
b11 %
b1 ,
b1 '
b1 (
#20000
0"
#25000
1"
#26000
1$
b110 %
0#
b10 ,
0+
b10 '
b10 (
#30000
0"
#35000
0*
1"
#36000
b101 %
1#
b11 ,
1+
b11 (
#40000
0"
#45000
1*
1"
#46000
0$
b11 %
b100 ,
b100 (
#50000
0"
#55000
1"
#56000
1$
b110 %
0#
b101 ,
0+
b11 '
b101 (
#60000
0"
#65000
0*
1"
#66000
b100 %
b110 ,
b110 (
#70000
0"
#75000
1"
#76000
0$
b1 %
1#
b111 ,
1+
b111 (
#80000
0"
#85000
1*
1"
#86000
b10 %
0#
b1000 ,
0+
b100 '
b1000 (
#90000
0"
#95000
0*
1"
#96000
1$
b100 %
b1001 ,
b101 '
b1001 (
#100000
0"
#105000
1"
#106000
0$
b0 %
b1010 ,
b1010 (
#110000
0"
#115000
1"
#116000
b1011 ,
b0 &
b110 '
b1011 (
#120000
0"
#125000
1"
#126000
b1100 ,
b1 &
b111 '
b1100 (
#130000
0"
#135000
1"
#136000
b1101 ,
b10 &
b1000 '
b1101 (
#140000
0"
#145000
1"
#146000
b1110 ,
b11 &
b1001 '
b1110 (
#150000
0"
#155000
1"
#156000
b1111 ,
b100 &
b1010 '
b1111 (
#160000
0"
#165000
1"
#166000
b1 %
1#
b10000 ,
1+
b0 &
b1011 '
b10000 (
#170000
0"
#175000
1*
1"
#176000
b11 %
b10001 ,
b1 &
b1100 '
b10001 (
#180000
0"
#185000
1"
#186000
1$
b111 %
b10010 ,
b10 &
b1101 '
b10010 (
#190000
0"
#195000
1"
#196000
b10011 ,
b11 &
b10011 (
#200000
0"
#205000
1"
#206000
b10100 ,
b100 &
b10100 (
#210000
0"
#215000
1"
#216000
b110 %
0#
b10101 ,
0+
b0 &
b10101 (
#220000
0"
#225000
0*
1"
#226000
b101 %
1#
b10110 ,
1+
b1 &
b10110 (
#230000
0"
#235000
1*
1"
#236000
0$
b10 %
0#
b10111 ,
0+
b10 &
b10111 (
#240000
0"
#245000
0*
1"
#246000
1$
b101 %
1#
b11000 ,
1+
b11 &
b1110 '
b11000 (
#250000
0"
#255000
1*
1"
#256000
0$
b10 %
0#
b11001 ,
0+
b100 &
b11001 (
#260000
0"
#265000
0*
1"
#266000
1$
b101 %
1#
b11010 ,
1+
b101 &
b1111 '
b11010 (
#270000
0"
#275000
1*
1"
#276000
0#
b110 &
b11011 (
#280000
0"
#285000
0*
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#306000
1#
#310000
0"
#315000
1*
1"
#316000
0#
#320000
0"
#325000
0*
1"
#330000
0"
#335000
1"
#336000
