OpenRISC v3
========

## What's OpenRISC?

OpenRISC is a processor design that is released under LGPL.
This design can be implemented and run both FPGA and ASIC.
Specification is here: [OpenRISC 1200 IP Core Specification (Preliminary Draft)](http://openrisc.net/or1200-spec.html)

## How to simulate OpenRISC?

Simulation is first process to examine whether HDL design is correct or not.

### Dependencies

### Preparation

### Run

## How to build and run on FPGA?

### Dependencies

### Preparation

### Synthesis

### Append an excutable

## How to run a first program on it?

## OpenRISC Project web site

OpenRISC has two web site.
- [http://opencores.org/or1k](http://opencores.org/or1k)
- [http://openrisc.net](http://openrisc.net)

And also, there are more sites for OpenRISC users.

- wiki: [OR1K:Community portal](http://opencores.org/or1k/OR1K:Community_portal)
- Mailing lists: [lists.opencores.org Mailing Lists](http://lists.opencores.org/)
- forum: [OpenCores](http://opencores.org/forum,OpenRISC)
- git: [openrisc](https://github.com/openrisc)
- IRC log: [IRC logs for #openrisc on irc.freenode.net](http://juliusbaxter.net/openrisc-irc/)

## Hacks

