Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\tetsuya\Documents\motor\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '2.667 MHz +/- 1%, (2.64 MHz - 2.693 MHz)' is not within the specified tolerance range '2.56 MHz +/- 5%, (2.432 MHz - 2.688 MHz)'.).
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cydwr (Clock_1)
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

ADD: fit.M0032: warning: Clock Warning: (Clock_2's accuracy range '2.667 MHz +/- 1%, (2.64 MHz - 2.693 MHz)' is not within the specified tolerance range '2.56 MHz +/- 5%, (2.432 MHz - 2.688 MHz)'.).
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cydwr (Clock_2)
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_2)

ADD: fit.M0032: warning: Clock Warning: (Clock_3's accuracy range '2.667 MHz +/- 1%, (2.64 MHz - 2.693 MHz)' is not within the specified tolerance range '2.56 MHz +/- 5%, (2.432 MHz - 2.688 MHz)'.).
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cydwr (Clock_3)
 * C:\Users\tetsuya\Documents\motor\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.500ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 14 19:14:38 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 14 19:14:38 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 14 19:14:38 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tetsuya\Documents\motor\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tetsuya\Documents\motor\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 14 19:14:39 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tetsuya\Documents\motor\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tetsuya\Documents\motor\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\motorD:PWMUDB:km_run\
	\motorD:PWMUDB:ctrl_cmpmode2_2\
	\motorD:PWMUDB:ctrl_cmpmode2_1\
	\motorD:PWMUDB:ctrl_cmpmode2_0\
	\motorD:PWMUDB:ctrl_cmpmode1_2\
	\motorD:PWMUDB:ctrl_cmpmode1_1\
	\motorD:PWMUDB:ctrl_cmpmode1_0\
	\motorD:PWMUDB:capt_rising\
	\motorD:PWMUDB:capt_falling\
	\motorD:PWMUDB:trig_rise\
	\motorD:PWMUDB:trig_fall\
	\motorD:PWMUDB:sc_kill\
	\motorD:PWMUDB:min_kill\
	\motorD:PWMUDB:km_tc\
	\motorD:PWMUDB:dith_sel\
	\motorD:PWMUDB:compare2\
	\motorD:Net_101\
	\motorD:Net_96\
	Net_745
	Net_746
	\motorD:PWMUDB:MODULE_1:b_31\
	\motorD:PWMUDB:MODULE_1:b_30\
	\motorD:PWMUDB:MODULE_1:b_29\
	\motorD:PWMUDB:MODULE_1:b_28\
	\motorD:PWMUDB:MODULE_1:b_27\
	\motorD:PWMUDB:MODULE_1:b_26\
	\motorD:PWMUDB:MODULE_1:b_25\
	\motorD:PWMUDB:MODULE_1:b_24\
	\motorD:PWMUDB:MODULE_1:b_23\
	\motorD:PWMUDB:MODULE_1:b_22\
	\motorD:PWMUDB:MODULE_1:b_21\
	\motorD:PWMUDB:MODULE_1:b_20\
	\motorD:PWMUDB:MODULE_1:b_19\
	\motorD:PWMUDB:MODULE_1:b_18\
	\motorD:PWMUDB:MODULE_1:b_17\
	\motorD:PWMUDB:MODULE_1:b_16\
	\motorD:PWMUDB:MODULE_1:b_15\
	\motorD:PWMUDB:MODULE_1:b_14\
	\motorD:PWMUDB:MODULE_1:b_13\
	\motorD:PWMUDB:MODULE_1:b_12\
	\motorD:PWMUDB:MODULE_1:b_11\
	\motorD:PWMUDB:MODULE_1:b_10\
	\motorD:PWMUDB:MODULE_1:b_9\
	\motorD:PWMUDB:MODULE_1:b_8\
	\motorD:PWMUDB:MODULE_1:b_7\
	\motorD:PWMUDB:MODULE_1:b_6\
	\motorD:PWMUDB:MODULE_1:b_5\
	\motorD:PWMUDB:MODULE_1:b_4\
	\motorD:PWMUDB:MODULE_1:b_3\
	\motorD:PWMUDB:MODULE_1:b_2\
	\motorD:PWMUDB:MODULE_1:b_1\
	\motorD:PWMUDB:MODULE_1:b_0\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_31\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_30\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_29\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_28\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_27\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_26\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_25\
	\motorD:PWMUDB:MODULE_1:g2:a0:a_24\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_31\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_30\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_29\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_28\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_27\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_26\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_25\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_24\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_23\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_22\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_21\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_20\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_19\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_18\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_17\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_16\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_15\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_14\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_13\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_12\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_11\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_10\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_9\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_8\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_7\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_6\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_5\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_4\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_3\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_2\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_1\
	\motorD:PWMUDB:MODULE_1:g2:a0:b_0\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_31\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_30\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_29\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_28\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_27\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_26\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_25\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_24\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_23\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_22\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_21\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_20\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_19\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_18\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_17\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_16\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_15\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_14\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_13\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_12\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_11\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_10\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_9\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_8\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_7\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_6\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_5\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_4\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_3\
	\motorD:PWMUDB:MODULE_1:g2:a0:s_2\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_753
	Net_747
	Net_744
	\motorD:Net_113\
	\motorD:Net_107\
	\motorD:Net_114\
	Net_140
	Net_141
	Net_143
	Net_144
	Net_145
	Net_146
	\motorB:PWMUDB:km_run\
	\motorB:PWMUDB:ctrl_cmpmode2_2\
	\motorB:PWMUDB:ctrl_cmpmode2_1\
	\motorB:PWMUDB:ctrl_cmpmode2_0\
	\motorB:PWMUDB:ctrl_cmpmode1_2\
	\motorB:PWMUDB:ctrl_cmpmode1_1\
	\motorB:PWMUDB:ctrl_cmpmode1_0\
	\motorB:PWMUDB:capt_rising\
	\motorB:PWMUDB:capt_falling\
	\motorB:PWMUDB:trig_rise\
	\motorB:PWMUDB:trig_fall\
	\motorB:PWMUDB:sc_kill\
	\motorB:PWMUDB:min_kill\
	\motorB:PWMUDB:km_tc\
	\motorB:PWMUDB:dith_sel\
	\motorB:PWMUDB:compare2\
	\motorB:Net_101\
	\motorB:Net_96\
	Net_845
	Net_846
	\motorB:PWMUDB:MODULE_2:b_31\
	\motorB:PWMUDB:MODULE_2:b_30\
	\motorB:PWMUDB:MODULE_2:b_29\
	\motorB:PWMUDB:MODULE_2:b_28\
	\motorB:PWMUDB:MODULE_2:b_27\
	\motorB:PWMUDB:MODULE_2:b_26\
	\motorB:PWMUDB:MODULE_2:b_25\
	\motorB:PWMUDB:MODULE_2:b_24\
	\motorB:PWMUDB:MODULE_2:b_23\
	\motorB:PWMUDB:MODULE_2:b_22\
	\motorB:PWMUDB:MODULE_2:b_21\
	\motorB:PWMUDB:MODULE_2:b_20\
	\motorB:PWMUDB:MODULE_2:b_19\
	\motorB:PWMUDB:MODULE_2:b_18\
	\motorB:PWMUDB:MODULE_2:b_17\
	\motorB:PWMUDB:MODULE_2:b_16\
	\motorB:PWMUDB:MODULE_2:b_15\
	\motorB:PWMUDB:MODULE_2:b_14\
	\motorB:PWMUDB:MODULE_2:b_13\
	\motorB:PWMUDB:MODULE_2:b_12\
	\motorB:PWMUDB:MODULE_2:b_11\
	\motorB:PWMUDB:MODULE_2:b_10\
	\motorB:PWMUDB:MODULE_2:b_9\
	\motorB:PWMUDB:MODULE_2:b_8\
	\motorB:PWMUDB:MODULE_2:b_7\
	\motorB:PWMUDB:MODULE_2:b_6\
	\motorB:PWMUDB:MODULE_2:b_5\
	\motorB:PWMUDB:MODULE_2:b_4\
	\motorB:PWMUDB:MODULE_2:b_3\
	\motorB:PWMUDB:MODULE_2:b_2\
	\motorB:PWMUDB:MODULE_2:b_1\
	\motorB:PWMUDB:MODULE_2:b_0\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_31\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_30\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_29\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_28\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_27\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_26\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_25\
	\motorB:PWMUDB:MODULE_2:g2:a0:a_24\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_31\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_30\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_29\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_28\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_27\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_26\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_25\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_24\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_23\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_22\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_21\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_20\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_19\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_18\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_17\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_16\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_15\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_14\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_13\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_12\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_11\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_10\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_9\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_8\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_7\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_6\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_5\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_4\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_3\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_2\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_1\
	\motorB:PWMUDB:MODULE_2:g2:a0:b_0\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_31\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_30\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_29\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_28\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_27\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_26\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_25\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_24\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_23\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_22\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_21\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_20\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_19\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_18\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_17\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_16\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_15\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_14\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_13\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_12\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_11\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_10\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_9\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_8\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_7\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_6\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_5\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_4\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_3\
	\motorB:PWMUDB:MODULE_2:g2:a0:s_2\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_853
	Net_847
	Net_844
	\motorB:Net_113\
	\motorB:Net_107\
	\motorB:Net_114\
	Net_809
	Net_810
	Net_811
	Net_812
	Net_813
	Net_814
	\motorC:PWMUDB:km_run\
	\motorC:PWMUDB:ctrl_cmpmode2_2\
	\motorC:PWMUDB:ctrl_cmpmode2_1\
	\motorC:PWMUDB:ctrl_cmpmode2_0\
	\motorC:PWMUDB:ctrl_cmpmode1_2\
	\motorC:PWMUDB:ctrl_cmpmode1_1\
	\motorC:PWMUDB:ctrl_cmpmode1_0\
	\motorC:PWMUDB:capt_rising\
	\motorC:PWMUDB:capt_falling\
	\motorC:PWMUDB:trig_rise\
	\motorC:PWMUDB:trig_fall\
	\motorC:PWMUDB:sc_kill\
	\motorC:PWMUDB:min_kill\
	\motorC:PWMUDB:km_tc\
	\motorC:PWMUDB:dith_sel\
	\motorC:PWMUDB:compare2\
	\motorC:Net_101\
	\motorC:Net_96\
	Net_889
	Net_890
	\motorC:PWMUDB:MODULE_3:b_31\
	\motorC:PWMUDB:MODULE_3:b_30\
	\motorC:PWMUDB:MODULE_3:b_29\
	\motorC:PWMUDB:MODULE_3:b_28\
	\motorC:PWMUDB:MODULE_3:b_27\
	\motorC:PWMUDB:MODULE_3:b_26\
	\motorC:PWMUDB:MODULE_3:b_25\
	\motorC:PWMUDB:MODULE_3:b_24\
	\motorC:PWMUDB:MODULE_3:b_23\
	\motorC:PWMUDB:MODULE_3:b_22\
	\motorC:PWMUDB:MODULE_3:b_21\
	\motorC:PWMUDB:MODULE_3:b_20\
	\motorC:PWMUDB:MODULE_3:b_19\
	\motorC:PWMUDB:MODULE_3:b_18\
	\motorC:PWMUDB:MODULE_3:b_17\
	\motorC:PWMUDB:MODULE_3:b_16\
	\motorC:PWMUDB:MODULE_3:b_15\
	\motorC:PWMUDB:MODULE_3:b_14\
	\motorC:PWMUDB:MODULE_3:b_13\
	\motorC:PWMUDB:MODULE_3:b_12\
	\motorC:PWMUDB:MODULE_3:b_11\
	\motorC:PWMUDB:MODULE_3:b_10\
	\motorC:PWMUDB:MODULE_3:b_9\
	\motorC:PWMUDB:MODULE_3:b_8\
	\motorC:PWMUDB:MODULE_3:b_7\
	\motorC:PWMUDB:MODULE_3:b_6\
	\motorC:PWMUDB:MODULE_3:b_5\
	\motorC:PWMUDB:MODULE_3:b_4\
	\motorC:PWMUDB:MODULE_3:b_3\
	\motorC:PWMUDB:MODULE_3:b_2\
	\motorC:PWMUDB:MODULE_3:b_1\
	\motorC:PWMUDB:MODULE_3:b_0\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_31\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_30\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_29\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_28\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_27\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_26\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_25\
	\motorC:PWMUDB:MODULE_3:g2:a0:a_24\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_31\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_30\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_29\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_28\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_27\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_26\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_25\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_24\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_23\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_22\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_21\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_20\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_19\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_18\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_17\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_16\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_15\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_14\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_13\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_12\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_11\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_10\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_9\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_8\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_7\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_6\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_5\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_4\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_3\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_2\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_1\
	\motorC:PWMUDB:MODULE_3:g2:a0:b_0\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_31\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_30\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_29\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_28\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_27\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_26\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_25\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_24\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_23\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_22\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_21\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_20\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_19\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_18\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_17\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_16\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_15\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_14\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_13\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_12\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_11\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_10\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_9\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_8\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_7\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_6\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_5\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_4\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_3\
	\motorC:PWMUDB:MODULE_3:g2:a0:s_2\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_897
	Net_891
	Net_888
	\motorC:Net_113\
	\motorC:Net_107\
	\motorC:Net_114\
	Net_876
	Net_877
	Net_878
	Net_879
	Net_880
	Net_881
	\UART_PS3:BUART:tx_hd_send_break\
	\UART_PS3:BUART:tx_ctrl_mark\
	\UART_PS3:BUART:reset_sr\
	Net_900
	Net_906
	\UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_1\
	\UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_0\
	\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_901
	\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xeq\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xlt\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xlte\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xgt\
	\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xgte\
	\UART_PS3:BUART:sRX:MODULE_8:lt\
	\UART_PS3:BUART:sRX:MODULE_8:eq\
	\UART_PS3:BUART:sRX:MODULE_8:gt\
	\UART_PS3:BUART:sRX:MODULE_8:gte\
	\UART_PS3:BUART:sRX:MODULE_8:lte\
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_919

    Synthesized names
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_31\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_30\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_29\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_28\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_27\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_26\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_25\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_24\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_23\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_22\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_21\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_20\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_19\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_18\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_17\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_16\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_15\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_14\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_13\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_12\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_11\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_10\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_9\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_8\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_7\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_6\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_5\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_4\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_3\
	\motorD:PWMUDB:add_vi_vv_MODGEN_1_2\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_31\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_30\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_29\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_28\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_27\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_26\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_25\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_24\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_23\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_22\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_21\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_20\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_19\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_18\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_17\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_16\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_15\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_14\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_13\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_12\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_11\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_10\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_9\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_8\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_7\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_6\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_5\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_4\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_3\
	\motorB:PWMUDB:add_vi_vv_MODGEN_2_2\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_31\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_30\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_29\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_28\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_27\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_26\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_25\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_24\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_23\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_22\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_21\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_20\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_19\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_18\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_17\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_16\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_15\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_14\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_13\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_12\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_11\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_10\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_9\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_8\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_7\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_6\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_5\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_4\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_3\
	\motorC:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 458 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \motorD:PWMUDB:hwCapture\ to zero
Aliasing \motorD:PWMUDB:trig_out\ to one
Aliasing \motorD:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorD:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorD:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorD:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorD:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorD:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorD:PWMUDB:final_kill\ to one
Aliasing \motorD:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \motorD:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \motorD:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \motorD:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \motorD:PWMUDB:db_csaddr_2\ to zero
Aliasing \motorD:PWMUDB:db_csaddr_1\ to zero
Aliasing \motorD:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorD:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorD:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorD:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorD:PWMUDB:reset\ to zero
Aliasing \motorD:PWMUDB:status_6\ to zero
Aliasing \motorD:PWMUDB:status_4\ to zero
Aliasing \motorD:PWMUDB:cmp2\ to zero
Aliasing \motorD:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorD:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorD:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorD:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorD:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorD:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorD:PWMUDB:cs_addr_0\ to zero
Aliasing \motorD:PWMUDB:pwm1_i\ to zero
Aliasing \motorD:PWMUDB:pwm2_i\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__high1_1_net_0 to one
Aliasing tmpOE__low1_1_net_0 to one
Aliasing tmpOE__high1_2_net_0 to one
Aliasing tmpOE__low1_2_net_0 to one
Aliasing Net_108 to Net_521
Aliasing \reverse_D:clk\ to zero
Aliasing \reverse_D:rst\ to zero
Aliasing Net_314 to Net_507
Aliasing tmpOE__led_net_0 to one
Aliasing \motorB:PWMUDB:hwCapture\ to zero
Aliasing \motorB:PWMUDB:trig_out\ to one
Aliasing \motorB:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorB:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorB:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorB:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorB:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorB:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorB:PWMUDB:final_kill\ to one
Aliasing \motorB:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \motorB:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \motorB:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \motorB:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \motorB:PWMUDB:db_csaddr_2\ to zero
Aliasing \motorB:PWMUDB:db_csaddr_1\ to zero
Aliasing \motorB:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorB:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorB:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorB:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorB:PWMUDB:reset\ to zero
Aliasing \motorB:PWMUDB:status_6\ to zero
Aliasing \motorB:PWMUDB:status_4\ to zero
Aliasing \motorB:PWMUDB:cmp2\ to zero
Aliasing \motorB:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorB:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorB:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorB:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorB:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorB:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorB:PWMUDB:cs_addr_0\ to zero
Aliasing \motorB:PWMUDB:pwm1_i\ to zero
Aliasing \motorB:PWMUDB:pwm2_i\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__high2_1_net_0 to one
Aliasing tmpOE__low2_1_net_0 to one
Aliasing tmpOE__high2_2_net_0 to one
Aliasing tmpOE__low2_2_net_0 to one
Aliasing Net_808 to Net_803
Aliasing \reverse_B:clk\ to zero
Aliasing \reverse_B:rst\ to zero
Aliasing Net_819 to Net_801
Aliasing \motorC:PWMUDB:hwCapture\ to zero
Aliasing \motorC:PWMUDB:trig_out\ to one
Aliasing \motorC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorC:PWMUDB:final_kill\ to one
Aliasing \motorC:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \motorC:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \motorC:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \motorC:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \motorC:PWMUDB:db_csaddr_2\ to zero
Aliasing \motorC:PWMUDB:db_csaddr_1\ to zero
Aliasing \motorC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorC:PWMUDB:reset\ to zero
Aliasing \motorC:PWMUDB:status_6\ to zero
Aliasing \motorC:PWMUDB:status_4\ to zero
Aliasing \motorC:PWMUDB:cmp2\ to zero
Aliasing \motorC:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorC:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorC:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorC:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorC:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorC:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorC:PWMUDB:cs_addr_0\ to zero
Aliasing \motorC:PWMUDB:pwm1_i\ to zero
Aliasing \motorC:PWMUDB:pwm2_i\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__high3_1_net_0 to one
Aliasing tmpOE__low3_1_net_0 to one
Aliasing tmpOE__high3_2_net_0 to one
Aliasing tmpOE__low3_2_net_0 to one
Aliasing Net_875 to Net_870
Aliasing \reverse_C:clk\ to zero
Aliasing \reverse_C:rst\ to zero
Aliasing Net_886 to Net_868
Aliasing Net_904 to zero
Aliasing \UART_PS3:BUART:HalfDuplexSend\ to zero
Aliasing \UART_PS3:BUART:FinalParityType_1\ to zero
Aliasing \UART_PS3:BUART:FinalParityType_0\ to zero
Aliasing \UART_PS3:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_PS3:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_PS3:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_PS3:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN5_1 to MODIN4_1
Aliasing MODIN5_0 to MODIN4_0
Aliasing \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to zero
Aliasing \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to one
Aliasing MODIN6_1 to MODIN4_1
Aliasing MODIN6_0 to MODIN4_0
Aliasing \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_PS3:BUART:rx_status_1\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_2\ to one
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_1\ to one
Aliasing \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__PS3_IN_net_0 to one
Aliasing Net_916 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \motorD:PWMUDB:min_kill_reg\\D\ to one
Aliasing \motorD:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorD:PWMUDB:trig_last\\D\ to zero
Aliasing \motorD:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \motorD:PWMUDB:prevCompare1\\D\ to \motorD:PWMUDB:pwm_temp\
Aliasing \motorD:PWMUDB:pwm_i_reg\\D\ to \motorD:PWMUDB:pwm_db\
Aliasing \motorD:PWMUDB:tc_i_reg\\D\ to \motorD:PWMUDB:status_2\
Aliasing \motorB:PWMUDB:min_kill_reg\\D\ to one
Aliasing \motorB:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorB:PWMUDB:trig_last\\D\ to zero
Aliasing \motorB:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \motorB:PWMUDB:prevCompare1\\D\ to \motorB:PWMUDB:pwm_temp\
Aliasing \motorB:PWMUDB:pwm_i_reg\\D\ to \motorB:PWMUDB:pwm_db\
Aliasing \motorB:PWMUDB:tc_i_reg\\D\ to \motorB:PWMUDB:status_2\
Aliasing \motorC:PWMUDB:min_kill_reg\\D\ to one
Aliasing \motorC:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorC:PWMUDB:trig_last\\D\ to zero
Aliasing \motorC:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \motorC:PWMUDB:prevCompare1\\D\ to \motorC:PWMUDB:pwm_temp\
Aliasing \motorC:PWMUDB:pwm_i_reg\\D\ to \motorC:PWMUDB:pwm_db\
Aliasing \motorC:PWMUDB:tc_i_reg\\D\ to \motorC:PWMUDB:status_2\
Aliasing \UART_PS3:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \motorD:PWMUDB:ctrl_enable\[16] = \motorD:PWMUDB:control_7\[8]
Removing Lhs of wire \motorD:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:hwEnable\[27] = \motorD:PWMUDB:control_7\[8]
Removing Lhs of wire \motorD:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \motorD:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:final_enable\[35] = \motorD:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \motorD:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:final_kill\[45] = one[4]
Removing Rhs of wire \motorD:PWMUDB:pwm_db\[48] = \motorD:PWMUDB:pwm_i\[62]
Removing Lhs of wire \motorD:PWMUDB:db_ph1_run_temp\\R\[58] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:db_ph1_run_temp\\S\[59] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:db_ph2_run_temp\\R\[60] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:db_ph2_run_temp\\S\[61] = zero[7]
Removing Rhs of wire Net_106[63] = \motorD:PWMUDB:ph1_i_reg\[49]
Removing Rhs of wire Net_309[64] = \motorD:PWMUDB:ph2_i_reg\[51]
Removing Lhs of wire \motorD:PWMUDB:db_csaddr_2\[67] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:db_csaddr_1\[68] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:add_vi_vv_MODGEN_1_1\[103] = \motorD:PWMUDB:MODULE_1:g2:a0:s_1\[342]
Removing Lhs of wire \motorD:PWMUDB:add_vi_vv_MODGEN_1_0\[105] = \motorD:PWMUDB:MODULE_1:g2:a0:s_0\[343]
Removing Lhs of wire \motorD:PWMUDB:dith_count_1\\R\[106] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:dith_count_1\\S\[107] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:dith_count_0\\R\[108] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:dith_count_0\\S\[109] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:reset\[112] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:status_6\[113] = zero[7]
Removing Rhs of wire \motorD:PWMUDB:status_5\[114] = \motorD:PWMUDB:final_kill_reg\[128]
Removing Lhs of wire \motorD:PWMUDB:status_4\[115] = zero[7]
Removing Rhs of wire \motorD:PWMUDB:status_3\[116] = \motorD:PWMUDB:fifo_full\[135]
Removing Rhs of wire \motorD:PWMUDB:status_1\[118] = \motorD:PWMUDB:cmp2_status_reg\[127]
Removing Rhs of wire \motorD:PWMUDB:status_0\[119] = \motorD:PWMUDB:cmp1_status_reg\[126]
Removing Lhs of wire \motorD:PWMUDB:cmp2_status\[124] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cmp2\[125] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cmp1_status_reg\\R\[129] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cmp1_status_reg\\S\[130] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cmp2_status_reg\\R\[131] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cmp2_status_reg\\S\[132] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:final_kill_reg\\R\[133] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:final_kill_reg\\S\[134] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:cs_addr_2\[136] = \motorD:PWMUDB:tc_i\[37]
Removing Lhs of wire \motorD:PWMUDB:cs_addr_1\[137] = \motorD:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \motorD:PWMUDB:cs_addr_0\[138] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:compare1\[171] = \motorD:PWMUDB:cmp1_less\[142]
Removing Lhs of wire \motorD:PWMUDB:pwm1_i\[175] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:pwm2_i\[177] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:pwm_temp\[183] = \motorD:PWMUDB:cmp1\[122]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_23\[224] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_22\[225] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_21\[226] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_20\[227] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_19\[228] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_18\[229] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_17\[230] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_16\[231] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_15\[232] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_14\[233] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_13\[234] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_12\[235] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_11\[236] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_10\[237] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_9\[238] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_8\[239] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_7\[240] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_6\[241] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_5\[242] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_4\[243] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_3\[244] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_2\[245] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_1\[246] = \motorD:PWMUDB:MODIN1_1\[247]
Removing Lhs of wire \motorD:PWMUDB:MODIN1_1\[247] = \motorD:PWMUDB:dith_count_1\[102]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:a_0\[248] = \motorD:PWMUDB:MODIN1_0\[249]
Removing Lhs of wire \motorD:PWMUDB:MODIN1_0\[249] = \motorD:PWMUDB:dith_count_0\[104]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[381] = one[4]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[382] = one[4]
Removing Lhs of wire tmpOE__high1_1_net_0[390] = one[4]
Removing Lhs of wire tmpOE__low1_1_net_0[397] = one[4]
Removing Lhs of wire tmpOE__high1_2_net_0[404] = one[4]
Removing Lhs of wire tmpOE__low1_2_net_0[411] = one[4]
Removing Rhs of wire Net_438[418] = \reverse_D:control_out_0\[424]
Removing Rhs of wire Net_438[418] = \reverse_D:control_0\[446]
Removing Lhs of wire Net_108[419] = Net_521[405]
Removing Rhs of wire Net_310[420] = \reverse_D:control_out_1\[425]
Removing Rhs of wire Net_310[420] = \reverse_D:control_1\[445]
Removing Lhs of wire \reverse_D:clk\[422] = zero[7]
Removing Lhs of wire \reverse_D:rst\[423] = zero[7]
Removing Lhs of wire Net_314[448] = Net_507[391]
Removing Lhs of wire tmpOE__led_net_0[450] = one[4]
Removing Lhs of wire \motorB:PWMUDB:ctrl_enable\[469] = \motorB:PWMUDB:control_7\[461]
Removing Lhs of wire \motorB:PWMUDB:hwCapture\[479] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:hwEnable\[480] = \motorB:PWMUDB:control_7\[461]
Removing Lhs of wire \motorB:PWMUDB:trig_out\[484] = one[4]
Removing Lhs of wire \motorB:PWMUDB:runmode_enable\\R\[486] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:runmode_enable\\S\[487] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:final_enable\[488] = \motorB:PWMUDB:runmode_enable\[485]
Removing Lhs of wire \motorB:PWMUDB:ltch_kill_reg\\R\[492] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:ltch_kill_reg\\S\[493] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:min_kill_reg\\R\[494] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:min_kill_reg\\S\[495] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:final_kill\[498] = one[4]
Removing Rhs of wire \motorB:PWMUDB:pwm_db\[501] = \motorB:PWMUDB:pwm_i\[515]
Removing Lhs of wire \motorB:PWMUDB:db_ph1_run_temp\\R\[511] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:db_ph1_run_temp\\S\[512] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:db_ph2_run_temp\\R\[513] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:db_ph2_run_temp\\S\[514] = zero[7]
Removing Rhs of wire Net_799[516] = \motorB:PWMUDB:ph1_i_reg\[502]
Removing Rhs of wire Net_800[517] = \motorB:PWMUDB:ph2_i_reg\[504]
Removing Lhs of wire \motorB:PWMUDB:db_csaddr_2\[520] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:db_csaddr_1\[521] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:add_vi_vv_MODGEN_2_1\[556] = \motorB:PWMUDB:MODULE_2:g2:a0:s_1\[795]
Removing Lhs of wire \motorB:PWMUDB:add_vi_vv_MODGEN_2_0\[558] = \motorB:PWMUDB:MODULE_2:g2:a0:s_0\[796]
Removing Lhs of wire \motorB:PWMUDB:dith_count_1\\R\[559] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:dith_count_1\\S\[560] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:dith_count_0\\R\[561] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:dith_count_0\\S\[562] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:reset\[565] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:status_6\[566] = zero[7]
Removing Rhs of wire \motorB:PWMUDB:status_5\[567] = \motorB:PWMUDB:final_kill_reg\[581]
Removing Lhs of wire \motorB:PWMUDB:status_4\[568] = zero[7]
Removing Rhs of wire \motorB:PWMUDB:status_3\[569] = \motorB:PWMUDB:fifo_full\[588]
Removing Rhs of wire \motorB:PWMUDB:status_1\[571] = \motorB:PWMUDB:cmp2_status_reg\[580]
Removing Rhs of wire \motorB:PWMUDB:status_0\[572] = \motorB:PWMUDB:cmp1_status_reg\[579]
Removing Lhs of wire \motorB:PWMUDB:cmp2_status\[577] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cmp2\[578] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cmp1_status_reg\\R\[582] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cmp1_status_reg\\S\[583] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cmp2_status_reg\\R\[584] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cmp2_status_reg\\S\[585] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:final_kill_reg\\R\[586] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:final_kill_reg\\S\[587] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:cs_addr_2\[589] = \motorB:PWMUDB:tc_i\[490]
Removing Lhs of wire \motorB:PWMUDB:cs_addr_1\[590] = \motorB:PWMUDB:runmode_enable\[485]
Removing Lhs of wire \motorB:PWMUDB:cs_addr_0\[591] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:compare1\[624] = \motorB:PWMUDB:cmp1_less\[595]
Removing Lhs of wire \motorB:PWMUDB:pwm1_i\[628] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:pwm2_i\[630] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:pwm_temp\[636] = \motorB:PWMUDB:cmp1\[575]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_23\[677] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_22\[678] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_21\[679] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_20\[680] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_19\[681] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_18\[682] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_17\[683] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_16\[684] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_15\[685] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_14\[686] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_13\[687] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_12\[688] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_11\[689] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_10\[690] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_9\[691] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_8\[692] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_7\[693] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_6\[694] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_5\[695] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_4\[696] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_3\[697] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_2\[698] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_1\[699] = \motorB:PWMUDB:MODIN2_1\[700]
Removing Lhs of wire \motorB:PWMUDB:MODIN2_1\[700] = \motorB:PWMUDB:dith_count_1\[555]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:a_0\[701] = \motorB:PWMUDB:MODIN2_0\[702]
Removing Lhs of wire \motorB:PWMUDB:MODIN2_0\[702] = \motorB:PWMUDB:dith_count_0\[557]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[834] = one[4]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[835] = one[4]
Removing Lhs of wire tmpOE__high2_1_net_0[843] = one[4]
Removing Lhs of wire tmpOE__low2_1_net_0[850] = one[4]
Removing Lhs of wire tmpOE__high2_2_net_0[857] = one[4]
Removing Lhs of wire tmpOE__low2_2_net_0[864] = one[4]
Removing Rhs of wire Net_805[871] = \reverse_B:control_out_0\[876]
Removing Rhs of wire Net_805[871] = \reverse_B:control_0\[898]
Removing Lhs of wire Net_808[872] = Net_803[858]
Removing Rhs of wire Net_807[873] = \reverse_B:control_out_1\[877]
Removing Rhs of wire Net_807[873] = \reverse_B:control_1\[897]
Removing Lhs of wire \reverse_B:clk\[874] = zero[7]
Removing Lhs of wire \reverse_B:rst\[875] = zero[7]
Removing Lhs of wire Net_819[901] = Net_801[844]
Removing Lhs of wire \motorC:PWMUDB:ctrl_enable\[916] = \motorC:PWMUDB:control_7\[908]
Removing Lhs of wire \motorC:PWMUDB:hwCapture\[926] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:hwEnable\[927] = \motorC:PWMUDB:control_7\[908]
Removing Lhs of wire \motorC:PWMUDB:trig_out\[931] = one[4]
Removing Lhs of wire \motorC:PWMUDB:runmode_enable\\R\[933] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:runmode_enable\\S\[934] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:final_enable\[935] = \motorC:PWMUDB:runmode_enable\[932]
Removing Lhs of wire \motorC:PWMUDB:ltch_kill_reg\\R\[939] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:ltch_kill_reg\\S\[940] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:min_kill_reg\\R\[941] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:min_kill_reg\\S\[942] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:final_kill\[945] = one[4]
Removing Rhs of wire \motorC:PWMUDB:pwm_db\[948] = \motorC:PWMUDB:pwm_i\[962]
Removing Lhs of wire \motorC:PWMUDB:db_ph1_run_temp\\R\[958] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:db_ph1_run_temp\\S\[959] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:db_ph2_run_temp\\R\[960] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:db_ph2_run_temp\\S\[961] = zero[7]
Removing Rhs of wire Net_866[963] = \motorC:PWMUDB:ph1_i_reg\[949]
Removing Rhs of wire Net_867[964] = \motorC:PWMUDB:ph2_i_reg\[951]
Removing Lhs of wire \motorC:PWMUDB:db_csaddr_2\[967] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:db_csaddr_1\[968] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:add_vi_vv_MODGEN_3_1\[1003] = \motorC:PWMUDB:MODULE_3:g2:a0:s_1\[1242]
Removing Lhs of wire \motorC:PWMUDB:add_vi_vv_MODGEN_3_0\[1005] = \motorC:PWMUDB:MODULE_3:g2:a0:s_0\[1243]
Removing Lhs of wire \motorC:PWMUDB:dith_count_1\\R\[1006] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:dith_count_1\\S\[1007] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:dith_count_0\\R\[1008] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:dith_count_0\\S\[1009] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:reset\[1012] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:status_6\[1013] = zero[7]
Removing Rhs of wire \motorC:PWMUDB:status_5\[1014] = \motorC:PWMUDB:final_kill_reg\[1028]
Removing Lhs of wire \motorC:PWMUDB:status_4\[1015] = zero[7]
Removing Rhs of wire \motorC:PWMUDB:status_3\[1016] = \motorC:PWMUDB:fifo_full\[1035]
Removing Rhs of wire \motorC:PWMUDB:status_1\[1018] = \motorC:PWMUDB:cmp2_status_reg\[1027]
Removing Rhs of wire \motorC:PWMUDB:status_0\[1019] = \motorC:PWMUDB:cmp1_status_reg\[1026]
Removing Lhs of wire \motorC:PWMUDB:cmp2_status\[1024] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cmp2\[1025] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cmp1_status_reg\\R\[1029] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cmp1_status_reg\\S\[1030] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cmp2_status_reg\\R\[1031] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cmp2_status_reg\\S\[1032] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:final_kill_reg\\R\[1033] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:final_kill_reg\\S\[1034] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:cs_addr_2\[1036] = \motorC:PWMUDB:tc_i\[937]
Removing Lhs of wire \motorC:PWMUDB:cs_addr_1\[1037] = \motorC:PWMUDB:runmode_enable\[932]
Removing Lhs of wire \motorC:PWMUDB:cs_addr_0\[1038] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:compare1\[1071] = \motorC:PWMUDB:cmp1_less\[1042]
Removing Lhs of wire \motorC:PWMUDB:pwm1_i\[1075] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:pwm2_i\[1077] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:pwm_temp\[1083] = \motorC:PWMUDB:cmp1\[1022]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_23\[1124] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_22\[1125] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_21\[1126] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_20\[1127] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_19\[1128] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_18\[1129] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_17\[1130] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_16\[1131] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_15\[1132] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_14\[1133] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_13\[1134] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_12\[1135] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_11\[1136] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_10\[1137] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_9\[1138] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_8\[1139] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_7\[1140] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_6\[1141] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_5\[1142] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_4\[1143] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_3\[1144] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_2\[1145] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_1\[1146] = \motorC:PWMUDB:MODIN3_1\[1147]
Removing Lhs of wire \motorC:PWMUDB:MODIN3_1\[1147] = \motorC:PWMUDB:dith_count_1\[1002]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:a_0\[1148] = \motorC:PWMUDB:MODIN3_0\[1149]
Removing Lhs of wire \motorC:PWMUDB:MODIN3_0\[1149] = \motorC:PWMUDB:dith_count_0\[1004]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1281] = one[4]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1282] = one[4]
Removing Lhs of wire tmpOE__high3_1_net_0[1290] = one[4]
Removing Lhs of wire tmpOE__low3_1_net_0[1297] = one[4]
Removing Lhs of wire tmpOE__high3_2_net_0[1304] = one[4]
Removing Lhs of wire tmpOE__low3_2_net_0[1311] = one[4]
Removing Rhs of wire Net_872[1318] = \reverse_C:control_out_0\[1323]
Removing Rhs of wire Net_872[1318] = \reverse_C:control_0\[1345]
Removing Lhs of wire Net_875[1319] = Net_870[1305]
Removing Rhs of wire Net_874[1320] = \reverse_C:control_out_1\[1324]
Removing Rhs of wire Net_874[1320] = \reverse_C:control_1\[1344]
Removing Lhs of wire \reverse_C:clk\[1321] = zero[7]
Removing Lhs of wire \reverse_C:rst\[1322] = zero[7]
Removing Lhs of wire Net_886[1348] = Net_868[1291]
Removing Lhs of wire \UART_PS3:Net_61\[1351] = \UART_PS3:Net_9\[1350]
Removing Lhs of wire Net_904[1355] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:HalfDuplexSend\[1357] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:FinalParityType_1\[1358] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:FinalParityType_0\[1359] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:FinalAddrMode_2\[1360] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:FinalAddrMode_1\[1361] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:FinalAddrMode_0\[1362] = zero[7]
Removing Rhs of wire Net_381[1369] = \UART_PS3:BUART:rx_interrupt_out\[1370]
Removing Lhs of wire \UART_PS3:BUART:rx_count7_bit8_wire\[1424] = zero[7]
Removing Rhs of wire add_vv_vv_MODGEN_4_1[1432] = \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\[1443]
Removing Rhs of wire add_vv_vv_MODGEN_4_0[1434] = \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\[1444]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1435] = \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1460]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1436] = \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1474]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_1\[1437] = MODIN4_1[1438]
Removing Rhs of wire MODIN4_1[1438] = \UART_PS3:BUART:pollcount_1\[1430]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_0\[1439] = MODIN4_0[1440]
Removing Rhs of wire MODIN4_0[1440] = \UART_PS3:BUART:pollcount_0\[1433]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1446] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1447] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1448] = MODIN4_1[1438]
Removing Lhs of wire MODIN5_1[1449] = MODIN4_1[1438]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1450] = MODIN4_0[1440]
Removing Lhs of wire MODIN5_0[1451] = MODIN4_0[1440]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1452] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1453] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1454] = MODIN4_1[1438]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1455] = MODIN4_0[1440]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1456] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1457] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1462] = MODIN4_1[1438]
Removing Lhs of wire MODIN6_1[1463] = MODIN4_1[1438]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1464] = MODIN4_0[1440]
Removing Lhs of wire MODIN6_0[1465] = MODIN4_0[1440]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1466] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1467] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1468] = MODIN4_1[1438]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1469] = MODIN4_0[1440]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1470] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1471] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_status_1\[1478] = zero[7]
Removing Rhs of wire \UART_PS3:BUART:rx_status_2\[1479] = \UART_PS3:BUART:rx_parity_error_status\[1480]
Removing Rhs of wire \UART_PS3:BUART:rx_status_3\[1481] = \UART_PS3:BUART:rx_stop_bit_error\[1482]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1492] = \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_0\[1541]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1496] = \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xneq\[1563]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_6\[1497] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_5\[1498] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_4\[1499] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_3\[1500] = MODIN7_6[1501]
Removing Rhs of wire MODIN7_6[1501] = \UART_PS3:BUART:rx_count_6\[1419]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_2\[1502] = MODIN7_5[1503]
Removing Rhs of wire MODIN7_5[1503] = \UART_PS3:BUART:rx_count_5\[1420]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_1\[1504] = MODIN7_4[1505]
Removing Rhs of wire MODIN7_4[1505] = \UART_PS3:BUART:rx_count_4\[1421]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_0\[1506] = MODIN7_3[1507]
Removing Rhs of wire MODIN7_3[1507] = \UART_PS3:BUART:rx_count_3\[1422]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_6\[1508] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_5\[1509] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_4\[1510] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_3\[1511] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_2\[1512] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_1\[1513] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_0\[1514] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1515] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1516] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1517] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1518] = MODIN7_6[1501]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1519] = MODIN7_5[1503]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1520] = MODIN7_4[1505]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1521] = MODIN7_3[1507]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_6\[1522] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_5\[1523] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_4\[1524] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_3\[1525] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_2\[1526] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_1\[1527] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_0\[1528] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:newa_0\[1543] = \UART_PS3:BUART:rx_postpoll\[1378]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:newb_0\[1544] = \UART_PS3:BUART:rx_parity_bit\[1495]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:dataa_0\[1545] = \UART_PS3:BUART:rx_postpoll\[1378]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:datab_0\[1546] = \UART_PS3:BUART:rx_parity_bit\[1495]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[1547] = \UART_PS3:BUART:rx_postpoll\[1378]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[1548] = \UART_PS3:BUART:rx_parity_bit\[1495]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[1550] = one[4]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[1551] = \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1549]
Removing Lhs of wire \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[1552] = \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1549]
Removing Lhs of wire tmpOE__PS3_IN_net_0[1574] = one[4]
Removing Rhs of wire Net_918[1580] = \UART_1:BUART:tx_interrupt_out\[1600]
Removing Lhs of wire \UART_1:Net_61\[1583] = \UART_1:Net_9\[1582]
Removing Lhs of wire Net_916[1587] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[1588] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1590] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1591] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1595] = zero[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1605] = \UART_1:BUART:tx_bitclk_dp\[1641]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1651] = \UART_1:BUART:tx_counter_dp\[1642]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1652] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1653] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1654] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1656] = \UART_1:BUART:tx_fifo_empty\[1619]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1658] = \UART_1:BUART:tx_fifo_notfull\[1618]
Removing Lhs of wire tmpOE__Tx_1_net_0[1666] = one[4]
Removing Lhs of wire \motorD:PWMUDB:min_kill_reg\\D\[1674] = one[4]
Removing Lhs of wire \motorD:PWMUDB:prevCapture\\D\[1675] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:trig_last\\D\[1676] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:ltch_kill_reg\\D\[1679] = one[4]
Removing Lhs of wire \motorD:PWMUDB:pwm_db_reg\\D\[1680] = \motorD:PWMUDB:pwm_db\[48]
Removing Lhs of wire \motorD:PWMUDB:ph1_i_reg\\D\[1681] = \motorD:PWMUDB:ph1_i\[50]
Removing Lhs of wire \motorD:PWMUDB:ph2_i_reg\\D\[1682] = \motorD:PWMUDB:ph2_i\[52]
Removing Lhs of wire \motorD:PWMUDB:prevCompare1\\D\[1687] = \motorD:PWMUDB:cmp1\[122]
Removing Lhs of wire \motorD:PWMUDB:cmp1_status_reg\\D\[1688] = \motorD:PWMUDB:cmp1_status\[123]
Removing Lhs of wire \motorD:PWMUDB:cmp2_status_reg\\D\[1689] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:pwm_i_reg\\D\[1691] = \motorD:PWMUDB:pwm_db\[48]
Removing Lhs of wire \motorD:PWMUDB:pwm1_i_reg\\D\[1692] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:pwm2_i_reg\\D\[1693] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:tc_i_reg\\D\[1694] = \motorD:PWMUDB:status_2\[117]
Removing Lhs of wire \motorB:PWMUDB:min_kill_reg\\D\[1695] = one[4]
Removing Lhs of wire \motorB:PWMUDB:prevCapture\\D\[1696] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:trig_last\\D\[1697] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:ltch_kill_reg\\D\[1700] = one[4]
Removing Lhs of wire \motorB:PWMUDB:pwm_db_reg\\D\[1701] = \motorB:PWMUDB:pwm_db\[501]
Removing Lhs of wire \motorB:PWMUDB:ph1_i_reg\\D\[1702] = \motorB:PWMUDB:ph1_i\[503]
Removing Lhs of wire \motorB:PWMUDB:ph2_i_reg\\D\[1703] = \motorB:PWMUDB:ph2_i\[505]
Removing Lhs of wire \motorB:PWMUDB:prevCompare1\\D\[1708] = \motorB:PWMUDB:cmp1\[575]
Removing Lhs of wire \motorB:PWMUDB:cmp1_status_reg\\D\[1709] = \motorB:PWMUDB:cmp1_status\[576]
Removing Lhs of wire \motorB:PWMUDB:cmp2_status_reg\\D\[1710] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:pwm_i_reg\\D\[1712] = \motorB:PWMUDB:pwm_db\[501]
Removing Lhs of wire \motorB:PWMUDB:pwm1_i_reg\\D\[1713] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:pwm2_i_reg\\D\[1714] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:tc_i_reg\\D\[1715] = \motorB:PWMUDB:status_2\[570]
Removing Lhs of wire \motorC:PWMUDB:min_kill_reg\\D\[1716] = one[4]
Removing Lhs of wire \motorC:PWMUDB:prevCapture\\D\[1717] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:trig_last\\D\[1718] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:ltch_kill_reg\\D\[1721] = one[4]
Removing Lhs of wire \motorC:PWMUDB:pwm_db_reg\\D\[1722] = \motorC:PWMUDB:pwm_db\[948]
Removing Lhs of wire \motorC:PWMUDB:ph1_i_reg\\D\[1723] = \motorC:PWMUDB:ph1_i\[950]
Removing Lhs of wire \motorC:PWMUDB:ph2_i_reg\\D\[1724] = \motorC:PWMUDB:ph2_i\[952]
Removing Lhs of wire \motorC:PWMUDB:prevCompare1\\D\[1729] = \motorC:PWMUDB:cmp1\[1022]
Removing Lhs of wire \motorC:PWMUDB:cmp1_status_reg\\D\[1730] = \motorC:PWMUDB:cmp1_status\[1023]
Removing Lhs of wire \motorC:PWMUDB:cmp2_status_reg\\D\[1731] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:pwm_i_reg\\D\[1733] = \motorC:PWMUDB:pwm_db\[948]
Removing Lhs of wire \motorC:PWMUDB:pwm1_i_reg\\D\[1734] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:pwm2_i_reg\\D\[1735] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:tc_i_reg\\D\[1736] = \motorC:PWMUDB:status_2\[1017]
Removing Lhs of wire \UART_PS3:BUART:reset_reg\\D\[1737] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_bitclk\\D\[1743] = \UART_PS3:BUART:rx_bitclk_pre\[1413]
Removing Lhs of wire \UART_PS3:BUART:rx_parity_error_pre\\D\[1752] = \UART_PS3:BUART:rx_parity_error_pre\[1490]
Removing Lhs of wire \UART_PS3:BUART:rx_break_status\\D\[1753] = zero[7]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1757] = zero[7]

------------------------------------------------------
Aliased 0 equations, 417 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:cmp1\' (cost = 0):
\motorD:PWMUDB:cmp1\ <= (\motorD:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorD:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \motorD:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorD:PWMUDB:dith_count_1\ and \motorD:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_507' (cost = 1):
Net_507 <= ((Net_106 and Net_438));

Note:  Expanding virtual equation for 'Net_521' (cost = 1):
Net_521 <= ((Net_106 and Net_310));

Note:  Expanding virtual equation for 'Net_307' (cost = 1):
Net_307 <= ((Net_309 and Net_438));

Note:  Expanding virtual equation for 'Net_311' (cost = 1):
Net_311 <= ((Net_309 and Net_310));

Note:  Expanding virtual equation for '\motorB:PWMUDB:cmp1\' (cost = 0):
\motorB:PWMUDB:cmp1\ <= (\motorB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \motorB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorB:PWMUDB:dith_count_1\ and \motorB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_801' (cost = 1):
Net_801 <= ((Net_799 and Net_805));

Note:  Expanding virtual equation for 'Net_803' (cost = 1):
Net_803 <= ((Net_799 and Net_807));

Note:  Expanding virtual equation for 'Net_806' (cost = 1):
Net_806 <= ((Net_800 and Net_805));

Note:  Expanding virtual equation for 'Net_818' (cost = 1):
Net_818 <= ((Net_800 and Net_807));

Note:  Expanding virtual equation for '\motorC:PWMUDB:cmp1\' (cost = 0):
\motorC:PWMUDB:cmp1\ <= (\motorC:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \motorC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorC:PWMUDB:dith_count_1\ and \motorC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_868' (cost = 1):
Net_868 <= ((Net_866 and Net_872));

Note:  Expanding virtual equation for 'Net_870' (cost = 1):
Net_870 <= ((Net_866 and Net_874));

Note:  Expanding virtual equation for 'Net_873' (cost = 1):
Net_873 <= ((Net_867 and Net_872));

Note:  Expanding virtual equation for 'Net_885' (cost = 1):
Net_885 <= ((Net_867 and Net_874));

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_addressmatch\' (cost = 0):
\UART_PS3:BUART:rx_addressmatch\ <= (\UART_PS3:BUART:rx_addressmatch2\
	OR \UART_PS3:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_bitclk_pre\' (cost = 1):
\UART_PS3:BUART:rx_bitclk_pre\ <= ((not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not \UART_PS3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_PS3:BUART:rx_bitclk_pre16x\ <= ((not \UART_PS3:BUART:rx_count_2\ and \UART_PS3:BUART:rx_count_1\ and \UART_PS3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_poll_bit1\' (cost = 1):
\UART_PS3:BUART:rx_poll_bit1\ <= ((not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and \UART_PS3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_poll_bit2\' (cost = 1):
\UART_PS3:BUART:rx_poll_bit2\ <= ((not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not \UART_PS3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:pollingrange\' (cost = 4):
\UART_PS3:BUART:pollingrange\ <= ((not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN4_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_0' (cost = 0):
add_vv_vv_MODGEN_4_0 <= (not MODIN4_0);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <= (MODIN4_1);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not MODIN4_1);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (MODIN7_6);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not MODIN7_6 and not MODIN7_5));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (MODIN7_6);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not MODIN7_6 and not MODIN7_4)
	OR (not MODIN7_6 and not MODIN7_5));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (MODIN7_6);

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not MODIN7_6 and not MODIN7_4)
	OR (not MODIN7_6 and not MODIN7_5));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\motorD:PWMUDB:pwm_db\' (cost = 6):
\motorD:PWMUDB:pwm_db\ <= ((\motorD:PWMUDB:runmode_enable\ and \motorD:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorD:PWMUDB:db_edge_rise\' (cost = 6):
\motorD:PWMUDB:db_edge_rise\ <= ((not \motorD:PWMUDB:pwm_db_reg\ and \motorD:PWMUDB:runmode_enable\ and \motorD:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorD:PWMUDB:db_edge_fall\' (cost = 10):
\motorD:PWMUDB:db_edge_fall\ <= ((not \motorD:PWMUDB:runmode_enable\ and \motorD:PWMUDB:pwm_db_reg\)
	OR (not \motorD:PWMUDB:cmp1_less\ and \motorD:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\motorD:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \motorD:PWMUDB:dith_count_0\ and \motorD:PWMUDB:dith_count_1\)
	OR (not \motorD:PWMUDB:dith_count_1\ and \motorD:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:pwm_db\' (cost = 6):
\motorB:PWMUDB:pwm_db\ <= ((\motorB:PWMUDB:runmode_enable\ and \motorB:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorB:PWMUDB:db_edge_rise\' (cost = 6):
\motorB:PWMUDB:db_edge_rise\ <= ((not \motorB:PWMUDB:pwm_db_reg\ and \motorB:PWMUDB:runmode_enable\ and \motorB:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorB:PWMUDB:db_edge_fall\' (cost = 10):
\motorB:PWMUDB:db_edge_fall\ <= ((not \motorB:PWMUDB:runmode_enable\ and \motorB:PWMUDB:pwm_db_reg\)
	OR (not \motorB:PWMUDB:cmp1_less\ and \motorB:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\motorB:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \motorB:PWMUDB:dith_count_0\ and \motorB:PWMUDB:dith_count_1\)
	OR (not \motorB:PWMUDB:dith_count_1\ and \motorB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:pwm_db\' (cost = 6):
\motorC:PWMUDB:pwm_db\ <= ((\motorC:PWMUDB:runmode_enable\ and \motorC:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorC:PWMUDB:db_edge_rise\' (cost = 6):
\motorC:PWMUDB:db_edge_rise\ <= ((not \motorC:PWMUDB:pwm_db_reg\ and \motorC:PWMUDB:runmode_enable\ and \motorC:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\motorC:PWMUDB:db_edge_fall\' (cost = 10):
\motorC:PWMUDB:db_edge_fall\ <= ((not \motorC:PWMUDB:runmode_enable\ and \motorC:PWMUDB:pwm_db_reg\)
	OR (not \motorC:PWMUDB:cmp1_less\ and \motorC:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\motorC:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \motorC:PWMUDB:dith_count_0\ and \motorC:PWMUDB:dith_count_1\)
	OR (not \motorC:PWMUDB:dith_count_1\ and \motorC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 4):
\UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= ((not MODIN4_1 and not MODIN4_0));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not MODIN4_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_1' (cost = 2):
add_vv_vv_MODGEN_4_1 <= ((not MODIN4_0 and MODIN4_1)
	OR (not MODIN4_1 and MODIN4_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\motorD:PWMUDB:db_ph1_run\' (cost = 5):
\motorD:PWMUDB:db_ph1_run\ <= ((not \motorD:PWMUDB:pwm_db_reg\ and \motorD:PWMUDB:runmode_enable\ and \motorD:PWMUDB:cmp1_less\)
	OR \motorD:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\motorD:PWMUDB:db_ph2_run\' (cost = 7):
\motorD:PWMUDB:db_ph2_run\ <= (\motorD:PWMUDB:db_ph2_run_temp\
	OR (not \motorD:PWMUDB:runmode_enable\ and \motorD:PWMUDB:pwm_db_reg\)
	OR (not \motorD:PWMUDB:cmp1_less\ and \motorD:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:db_ph1_run\' (cost = 5):
\motorB:PWMUDB:db_ph1_run\ <= ((not \motorB:PWMUDB:pwm_db_reg\ and \motorB:PWMUDB:runmode_enable\ and \motorB:PWMUDB:cmp1_less\)
	OR \motorB:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\motorB:PWMUDB:db_ph2_run\' (cost = 7):
\motorB:PWMUDB:db_ph2_run\ <= (\motorB:PWMUDB:db_ph2_run_temp\
	OR (not \motorB:PWMUDB:runmode_enable\ and \motorB:PWMUDB:pwm_db_reg\)
	OR (not \motorB:PWMUDB:cmp1_less\ and \motorB:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:db_ph1_run\' (cost = 5):
\motorC:PWMUDB:db_ph1_run\ <= ((not \motorC:PWMUDB:pwm_db_reg\ and \motorC:PWMUDB:runmode_enable\ and \motorC:PWMUDB:cmp1_less\)
	OR \motorC:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\motorC:PWMUDB:db_ph2_run\' (cost = 7):
\motorC:PWMUDB:db_ph2_run\ <= (\motorC:PWMUDB:db_ph2_run_temp\
	OR (not \motorC:PWMUDB:runmode_enable\ and \motorC:PWMUDB:pwm_db_reg\)
	OR (not \motorC:PWMUDB:cmp1_less\ and \motorC:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PS3:BUART:rx_postpoll\' (cost = 72):
\UART_PS3:BUART:rx_postpoll\ <= (MODIN4_1
	OR (Net_905 and MODIN4_0));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_905 and not MODIN4_1 and not \UART_PS3:BUART:rx_parity_bit\)
	OR (not MODIN4_1 and not MODIN4_0 and not \UART_PS3:BUART:rx_parity_bit\)
	OR (MODIN4_1 and \UART_PS3:BUART:rx_parity_bit\)
	OR (Net_905 and MODIN4_0 and \UART_PS3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not Net_905 and not MODIN4_1 and not \UART_PS3:BUART:rx_parity_bit\)
	OR (not MODIN4_1 and not MODIN4_0 and not \UART_PS3:BUART:rx_parity_bit\)
	OR (MODIN4_1 and \UART_PS3:BUART:rx_parity_bit\)
	OR (Net_905 and MODIN4_0 and \UART_PS3:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 132 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \motorD:PWMUDB:final_capture\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \motorB:PWMUDB:final_capture\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \motorC:PWMUDB:final_capture\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_PS3:BUART:rx_status_0\ to zero
Aliasing \UART_PS3:BUART:rx_status_6\ to zero
Aliasing \motorD:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \motorB:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \motorC:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_PS3:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_PS3:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_PS3:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \motorD:PWMUDB:final_capture\[140] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[352] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[362] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[372] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:final_capture\[593] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[805] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[815] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[825] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:final_capture\[1040] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1252] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1262] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1272] = zero[7]
Removing Rhs of wire \UART_PS3:BUART:rx_bitclk_enable\[1377] = \UART_PS3:BUART:rx_bitclk\[1425]
Removing Lhs of wire \UART_PS3:BUART:rx_status_0\[1476] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_status_6\[1485] = zero[7]
Removing Lhs of wire \motorD:PWMUDB:runmode_enable\\D\[1677] = \motorD:PWMUDB:control_7\[8]
Removing Lhs of wire \motorD:PWMUDB:final_kill_reg\\D\[1690] = zero[7]
Removing Lhs of wire \motorB:PWMUDB:runmode_enable\\D\[1698] = \motorB:PWMUDB:control_7\[461]
Removing Lhs of wire \motorB:PWMUDB:final_kill_reg\\D\[1711] = zero[7]
Removing Lhs of wire \motorC:PWMUDB:runmode_enable\\D\[1719] = \motorC:PWMUDB:control_7\[908]
Removing Lhs of wire \motorC:PWMUDB:final_kill_reg\\D\[1732] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_markspace_status\\D\[1747] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_parity_error_status\\D\[1748] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_addr_match_status\\D\[1750] = zero[7]
Removing Lhs of wire \UART_PS3:BUART:rx_markspace_pre\\D\[1751] = \UART_PS3:BUART:rx_markspace_pre\[1489]
Removing Lhs of wire \UART_PS3:BUART:rx_parity_bit\\D\[1756] = \UART_PS3:BUART:rx_parity_bit\[1495]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1764] = \UART_1:BUART:tx_ctrl_mark_last\[1662]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_PS3:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \UART_PS3:BUART:rx_parity_bit\ and Net_905 and MODIN4_0)
	OR (not MODIN4_1 and not MODIN4_0 and \UART_PS3:BUART:rx_parity_bit\)
	OR (not Net_905 and not MODIN4_1 and \UART_PS3:BUART:rx_parity_bit\)
	OR (not \UART_PS3:BUART:rx_parity_bit\ and MODIN4_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.718ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 14 February 2018 19:14:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tetsuya\Documents\motor\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \motorD:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorD:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorD:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorD:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorD:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorD:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorB:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PS3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PS3:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PS3:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_PS3:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PS3:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_855
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_290
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_788
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_PS3_IntClock'. Fanout=1, Signal=\UART_PS3:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_924
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \motorD:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \motorB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \motorC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART_PS3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_PS3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_PS3_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_PS3:BUART:rx_parity_bit\, Duplicate of \UART_PS3:BUART:rx_state_1\ 
    MacroCell: Name=\UART_PS3:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_PS3:BUART:rx_address_detected\, Duplicate of \UART_PS3:BUART:rx_state_1\ 
    MacroCell: Name=\UART_PS3:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_PS3:BUART:rx_parity_error_pre\, Duplicate of \UART_PS3:BUART:rx_state_1\ 
    MacroCell: Name=\UART_PS3:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_PS3:BUART:rx_markspace_pre\, Duplicate of \UART_PS3:BUART:rx_state_1\ 
    MacroCell: Name=\UART_PS3:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = high1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high1_1(0)__PA ,
            pin_input => Net_507 ,
            pad => high1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low1_1(0)__PA ,
            pin_input => Net_308 ,
            pad => low1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = high1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high1_2(0)__PA ,
            pin_input => Net_521 ,
            pad => high1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low1_2(0)__PA ,
            pin_input => Net_315 ,
            pad => low1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = high2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high2_1(0)__PA ,
            pin_input => Net_801 ,
            pad => high2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low2_1(0)__PA ,
            pin_input => Net_802 ,
            pad => low2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = high2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high2_2(0)__PA ,
            pin_input => Net_803 ,
            pad => high2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low2_2(0)__PA ,
            pin_input => Net_804 ,
            pad => low2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = high3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high3_1(0)__PA ,
            pin_input => Net_868 ,
            pad => high3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low3_1(0)__PA ,
            pin_input => Net_869 ,
            pad => low3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = high3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => high3_2(0)__PA ,
            pin_input => Net_870 ,
            pad => high3_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = low3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => low3_2(0)__PA ,
            pin_input => Net_871 ,
            pad => low3_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PS3_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PS3_IN(0)__PA ,
            fb => Net_905 ,
            pad => PS3_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_912 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\motorD:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\
            + \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\ * \motorD:PWMUDB:cmp1_less\
            + !\motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\ * !\motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:db_tc\
        );
        Output = \motorD:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\motorD:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:tc_i\
        );
        Output = \motorD:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_308, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_310
            + Net_309 * Net_438
        );
        Output = Net_308 (fanout=1)

    MacroCell: Name=Net_315, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_438
            + Net_309 * Net_310
        );
        Output = Net_315 (fanout=1)

    MacroCell: Name=Net_507, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106 * Net_438
        );
        Output = Net_507 (fanout=1)

    MacroCell: Name=Net_521, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106 * Net_310
        );
        Output = Net_521 (fanout=1)

    MacroCell: Name=\motorB:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\
            + \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\ * \motorB:PWMUDB:cmp1_less\
            + !\motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\ * !\motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:db_tc\
        );
        Output = \motorB:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\motorB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:tc_i\
        );
        Output = \motorB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_802, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_799 * Net_807
            + Net_800 * Net_805
        );
        Output = Net_802 (fanout=1)

    MacroCell: Name=Net_804, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_799 * Net_805
            + Net_800 * Net_807
        );
        Output = Net_804 (fanout=1)

    MacroCell: Name=Net_801, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_799 * Net_805
        );
        Output = Net_801 (fanout=1)

    MacroCell: Name=Net_803, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_799 * Net_807
        );
        Output = Net_803 (fanout=1)

    MacroCell: Name=\motorC:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\
            + \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\ * \motorC:PWMUDB:cmp1_less\
            + !\motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\ * !\motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:db_tc\
        );
        Output = \motorC:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\motorC:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:tc_i\
        );
        Output = \motorC:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_869, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_866 * Net_874
            + Net_867 * Net_872
        );
        Output = Net_869 (fanout=1)

    MacroCell: Name=Net_871, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_866 * Net_872
            + Net_867 * Net_874
        );
        Output = Net_871 (fanout=1)

    MacroCell: Name=Net_868, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_866 * Net_872
        );
        Output = Net_868 (fanout=1)

    MacroCell: Name=Net_870, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_866 * Net_874
        );
        Output = Net_870 (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\
        );
        Output = \UART_PS3:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_905 * MODIN4_0
            + MODIN4_1
        );
        Output = \UART_PS3:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PS3:BUART:rx_load_fifo\ * \UART_PS3:BUART:rx_fifofull\
        );
        Output = \UART_PS3:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PS3:BUART:rx_fifonotempty\ * 
              \UART_PS3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PS3:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_912, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_912 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\motorD:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:control_7\
        );
        Output = \motorD:PWMUDB:runmode_enable\ (fanout=8)

    MacroCell: Name=\motorD:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:pwm_db_reg\ (fanout=5)

    MacroCell: Name=Net_106, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=4)

    MacroCell: Name=Net_309, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\
            + !\motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:db_ph2_run_temp\ * 
              !\motorD:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=2)

    MacroCell: Name=\motorD:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:db_ph1_run_temp\
            + \motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:pwm_db_reg\ * \motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:db_ph1_run_temp\ * !\motorD:PWMUDB:db_tc\
        );
        Output = \motorD:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\motorD:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\
            + \motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:db_ph2_run_temp\ * \motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:cmp1_less\
            + !\motorD:PWMUDB:db_tc\ * \motorD:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorD:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\motorD:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorD:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorD:PWMUDB:prevCompare1\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\motorB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:control_7\
        );
        Output = \motorB:PWMUDB:runmode_enable\ (fanout=8)

    MacroCell: Name=\motorB:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:pwm_db_reg\ (fanout=5)

    MacroCell: Name=Net_799, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = Net_799 (fanout=4)

    MacroCell: Name=Net_800, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\
            + !\motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:db_ph2_run_temp\ * 
              !\motorB:PWMUDB:cmp1_less\
        );
        Output = Net_800 (fanout=2)

    MacroCell: Name=\motorB:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:db_ph1_run_temp\
            + \motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:pwm_db_reg\ * \motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:db_ph1_run_temp\ * !\motorB:PWMUDB:db_tc\
        );
        Output = \motorB:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\motorB:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\
            + \motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:db_ph2_run_temp\ * \motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:cmp1_less\
            + !\motorB:PWMUDB:db_tc\ * \motorB:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorB:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\motorB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorB:PWMUDB:prevCompare1\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\motorC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:control_7\
        );
        Output = \motorC:PWMUDB:runmode_enable\ (fanout=8)

    MacroCell: Name=\motorC:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:pwm_db_reg\ (fanout=5)

    MacroCell: Name=Net_866, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = Net_866 (fanout=4)

    MacroCell: Name=Net_867, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\
            + !\motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:db_ph2_run_temp\ * 
              !\motorC:PWMUDB:cmp1_less\
        );
        Output = Net_867 (fanout=2)

    MacroCell: Name=\motorC:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:db_ph1_run_temp\
            + \motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:pwm_db_reg\ * \motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:db_ph1_run_temp\ * !\motorC:PWMUDB:db_tc\
        );
        Output = \motorC:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\motorC:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\
            + \motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:db_ph2_run_temp\ * \motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:cmp1_less\
            + !\motorC:PWMUDB:db_tc\ * \motorC:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorC:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\motorC:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorC:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorC:PWMUDB:prevCompare1\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\UART_PS3:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * 
              !\UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\ * 
              !Net_905 * !MODIN4_1
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * 
              !\UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\ * 
              !MODIN4_1 * !MODIN4_0
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PS3:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              !\UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_PS3:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_PS3:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !Net_905 * \UART_PS3:BUART:rx_last\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PS3:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !\UART_PS3:BUART:rx_count_0\
        );
        Output = \UART_PS3:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_PS3:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\
        );
        Output = \UART_PS3:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN4_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !Net_905 * MODIN4_1
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              Net_905 * !MODIN4_1 * MODIN4_0
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              MODIN4_1 * !MODIN4_0
        );
        Output = MODIN4_1 (fanout=4)

    MacroCell: Name=MODIN4_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !Net_905 * MODIN4_0
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              Net_905 * !MODIN4_0
        );
        Output = MODIN4_0 (fanout=5)

    MacroCell: Name=\UART_PS3:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\ * !Net_905 * !MODIN4_1
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\ * !MODIN4_1 * !MODIN4_0
        );
        Output = \UART_PS3:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_PS3:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_905
        );
        Output = \UART_PS3:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_290 ,
            cs_addr_0 => \motorD:PWMUDB:db_csaddr_0\ ,
            z0_comb => \motorD:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorD:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_290 ,
            cs_addr_2 => \motorD:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorD:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorD:PWMUDB:cmp1_less\ ,
            z0_comb => \motorD:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorD:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_788 ,
            cs_addr_0 => \motorB:PWMUDB:db_csaddr_0\ ,
            z0_comb => \motorB:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_788 ,
            cs_addr_2 => \motorB:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorB:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorB:PWMUDB:cmp1_less\ ,
            z0_comb => \motorB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_855 ,
            cs_addr_0 => \motorC:PWMUDB:db_csaddr_0\ ,
            z0_comb => \motorC:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_855 ,
            cs_addr_2 => \motorC:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorC:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorC:PWMUDB:cmp1_less\ ,
            z0_comb => \motorC:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorC:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PS3:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_PS3:Net_9\ ,
            cs_addr_2 => \UART_PS3:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_PS3:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_PS3:BUART:rx_bitclk_enable\ ,
            route_si => \UART_PS3:BUART:rx_postpoll\ ,
            f0_load => \UART_PS3:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_PS3:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_PS3:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\motorD:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_290 ,
            status_3 => \motorD:PWMUDB:status_3\ ,
            status_2 => \motorD:PWMUDB:status_2\ ,
            status_0 => \motorD:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\motorB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_788 ,
            status_3 => \motorB:PWMUDB:status_3\ ,
            status_2 => \motorB:PWMUDB:status_2\ ,
            status_0 => \motorB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\motorC:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_855 ,
            status_3 => \motorC:PWMUDB:status_3\ ,
            status_2 => \motorC:PWMUDB:status_2\ ,
            status_0 => \motorC:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PS3:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_PS3:Net_9\ ,
            status_5 => \UART_PS3:BUART:rx_status_5\ ,
            status_4 => \UART_PS3:BUART:rx_status_4\ ,
            status_3 => \UART_PS3:BUART:rx_status_3\ ,
            interrupt => Net_381 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_918 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\motorD:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_290 ,
            control_7 => \motorD:PWMUDB:control_7\ ,
            control_6 => \motorD:PWMUDB:control_6\ ,
            control_5 => \motorD:PWMUDB:control_5\ ,
            control_4 => \motorD:PWMUDB:control_4\ ,
            control_3 => \motorD:PWMUDB:control_3\ ,
            control_2 => \motorD:PWMUDB:control_2\ ,
            control_1 => \motorD:PWMUDB:control_1\ ,
            control_0 => \motorD:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\reverse_D:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \reverse_D:control_7\ ,
            control_6 => \reverse_D:control_6\ ,
            control_5 => \reverse_D:control_5\ ,
            control_4 => \reverse_D:control_4\ ,
            control_3 => \reverse_D:control_3\ ,
            control_2 => \reverse_D:control_2\ ,
            control_1 => Net_310 ,
            control_0 => Net_438 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\motorB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_788 ,
            control_7 => \motorB:PWMUDB:control_7\ ,
            control_6 => \motorB:PWMUDB:control_6\ ,
            control_5 => \motorB:PWMUDB:control_5\ ,
            control_4 => \motorB:PWMUDB:control_4\ ,
            control_3 => \motorB:PWMUDB:control_3\ ,
            control_2 => \motorB:PWMUDB:control_2\ ,
            control_1 => \motorB:PWMUDB:control_1\ ,
            control_0 => \motorB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\reverse_B:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \reverse_B:control_7\ ,
            control_6 => \reverse_B:control_6\ ,
            control_5 => \reverse_B:control_5\ ,
            control_4 => \reverse_B:control_4\ ,
            control_3 => \reverse_B:control_3\ ,
            control_2 => \reverse_B:control_2\ ,
            control_1 => Net_807 ,
            control_0 => Net_805 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\motorC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_855 ,
            control_7 => \motorC:PWMUDB:control_7\ ,
            control_6 => \motorC:PWMUDB:control_6\ ,
            control_5 => \motorC:PWMUDB:control_5\ ,
            control_4 => \motorC:PWMUDB:control_4\ ,
            control_3 => \motorC:PWMUDB:control_3\ ,
            control_2 => \motorC:PWMUDB:control_2\ ,
            control_1 => \motorC:PWMUDB:control_1\ ,
            control_0 => \motorC:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\reverse_C:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \reverse_C:control_7\ ,
            control_6 => \reverse_C:control_6\ ,
            control_5 => \reverse_C:control_5\ ,
            control_4 => \reverse_C:control_4\ ,
            control_3 => \reverse_C:control_3\ ,
            control_2 => \reverse_C:control_2\ ,
            control_1 => Net_874 ,
            control_0 => Net_872 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_PS3:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_PS3:Net_9\ ,
            load => \UART_PS3:BUART:rx_counter_load\ ,
            count_6 => MODIN7_6 ,
            count_5 => MODIN7_5 ,
            count_4 => MODIN7_4 ,
            count_3 => MODIN7_3 ,
            count_2 => \UART_PS3:BUART:rx_count_2\ ,
            count_1 => \UART_PS3:BUART:rx_count_1\ ,
            count_0 => \UART_PS3:BUART:rx_count_0\ ,
            tc => \UART_PS3:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_PS3
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr1
        PORT MAP (
            interrupt => Net_924_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   66 :  126 :  192 : 34.38 %
  Unique P-terms              :  116 :  268 :  384 : 30.21 %
  Total P-terms               :  131 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : PS3_IN(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Tx_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : high1_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : high1_2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : high2_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : high2_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : high3_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : high3_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : low1_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : low1_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : low2_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : low2_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : low3_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : low3_2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.58
                   Pterms :            5.08
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.00 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_801, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_799 * Net_805
        );
        Output = Net_801 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\reverse_B:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \reverse_B:control_7\ ,
        control_6 => \reverse_B:control_6\ ,
        control_5 => \reverse_B:control_5\ ,
        control_4 => \reverse_B:control_4\ ,
        control_3 => \reverse_B:control_3\ ,
        control_2 => \reverse_B:control_2\ ,
        control_1 => Net_807 ,
        control_0 => Net_805 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_855 ,
        control_7 => \motorC:PWMUDB:control_7\ ,
        control_6 => \motorC:PWMUDB:control_6\ ,
        control_5 => \motorC:PWMUDB:control_5\ ,
        control_4 => \motorC:PWMUDB:control_4\ ,
        control_3 => \motorC:PWMUDB:control_3\ ,
        control_2 => \motorC:PWMUDB:control_2\ ,
        control_1 => \motorC:PWMUDB:control_1\ ,
        control_0 => \motorC:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_803, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_799 * Net_807
        );
        Output = Net_803 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_912, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_912 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_802, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_799 * Net_807
            + Net_800 * Net_805
        );
        Output = Net_802 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\motorB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorB:PWMUDB:prevCompare1\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:control_7\
        );
        Output = \motorB:PWMUDB:runmode_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_799, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = Net_799 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorB:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\
            + \motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:db_ph2_run_temp\ * \motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:cmp1_less\
            + !\motorB:PWMUDB:db_tc\ * \motorB:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorB:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_855 ,
        cs_addr_2 => \motorC:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorC:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorC:PWMUDB:cmp1_less\ ,
        z0_comb => \motorC:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorC:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_788 ,
        control_7 => \motorB:PWMUDB:control_7\ ,
        control_6 => \motorB:PWMUDB:control_6\ ,
        control_5 => \motorB:PWMUDB:control_5\ ,
        control_4 => \motorB:PWMUDB:control_4\ ,
        control_3 => \motorB:PWMUDB:control_3\ ,
        control_2 => \motorB:PWMUDB:control_2\ ,
        control_1 => \motorB:PWMUDB:control_1\ ,
        control_0 => \motorB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\motorB:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:pwm_db_reg\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motorB:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\
            + \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\ * \motorB:PWMUDB:cmp1_less\
            + !\motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\ * !\motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:db_tc\
        );
        Output = \motorB:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\motorB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:cmp1_less\
        );
        Output = \motorB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorB:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:db_ph1_run_temp\
            + \motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              \motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:pwm_db_reg\ * \motorB:PWMUDB:db_ph1_run_temp\ * 
              !\motorB:PWMUDB:cmp1_less\
            + \motorB:PWMUDB:db_ph1_run_temp\ * !\motorB:PWMUDB:db_tc\
        );
        Output = \motorB:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_918 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_804, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_799 * Net_805
            + Net_800 * Net_807
        );
        Output = Net_804 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motorB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorB:PWMUDB:runmode_enable\ * \motorB:PWMUDB:tc_i\
        );
        Output = \motorB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_800, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_788) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorB:PWMUDB:runmode_enable\ * !\motorB:PWMUDB:pwm_db_reg\ * 
              !\motorB:PWMUDB:db_ph2_run_temp\
            + !\motorB:PWMUDB:pwm_db_reg\ * !\motorB:PWMUDB:db_ph2_run_temp\ * 
              !\motorB:PWMUDB:cmp1_less\
        );
        Output = Net_800 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\motorB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_788 ,
        cs_addr_2 => \motorB:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorB:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorB:PWMUDB:cmp1_less\ ,
        z0_comb => \motorB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_788 ,
        status_3 => \motorB:PWMUDB:status_3\ ,
        status_2 => \motorB:PWMUDB:status_2\ ,
        status_0 => \motorB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\motorC:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\
            + \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\ * \motorC:PWMUDB:cmp1_less\
            + !\motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\ * !\motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:db_tc\
        );
        Output = \motorC:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorD:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:tc_i\
        );
        Output = \motorD:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PS3:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PS3:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_866, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph1_run_temp\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = Net_866 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_867, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              !\motorC:PWMUDB:db_ph2_run_temp\
            + !\motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:db_ph2_run_temp\ * 
              !\motorC:PWMUDB:cmp1_less\
        );
        Output = Net_867 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_507, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106 * Net_438
        );
        Output = Net_507 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorC:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\
            + \motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:db_ph2_run_temp\ * \motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:pwm_db_reg\ * !\motorC:PWMUDB:cmp1_less\
            + !\motorC:PWMUDB:db_tc\ * \motorC:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorC:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_855 ,
        cs_addr_0 => \motorC:PWMUDB:db_csaddr_0\ ,
        z0_comb => \motorC:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\motorC:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorC:PWMUDB:prevCompare1\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorC:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:db_ph1_run_temp\
            + \motorC:PWMUDB:runmode_enable\ * !\motorC:PWMUDB:pwm_db_reg\ * 
              \motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:pwm_db_reg\ * \motorC:PWMUDB:db_ph1_run_temp\ * 
              !\motorC:PWMUDB:cmp1_less\
            + \motorC:PWMUDB:db_ph1_run_temp\ * !\motorC:PWMUDB:db_tc\
        );
        Output = \motorC:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\motorC:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:tc_i\
        );
        Output = \motorC:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:control_7\
        );
        Output = \motorC:PWMUDB:runmode_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motorC:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:runmode_enable\ * \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:pwm_db_reg\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorC:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorC:PWMUDB:cmp1_less\
        );
        Output = \motorC:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_788 ,
        cs_addr_0 => \motorB:PWMUDB:db_csaddr_0\ ,
        z0_comb => \motorB:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorC:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_855 ,
        status_3 => \motorC:PWMUDB:status_3\ ,
        status_2 => \motorC:PWMUDB:status_2\ ,
        status_0 => \motorC:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_869, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_866 * Net_874
            + Net_867 * Net_872
        );
        Output = Net_869 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_871, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_866 * Net_872
            + Net_867 * Net_874
        );
        Output = Net_871 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_868, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_866 * Net_872
        );
        Output = Net_868 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_870, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_866 * Net_874
        );
        Output = Net_870 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\motorD:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:control_7\
        );
        Output = \motorD:PWMUDB:runmode_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorD:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\reverse_C:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \reverse_C:control_7\ ,
        control_6 => \reverse_C:control_6\ ,
        control_5 => \reverse_C:control_5\ ,
        control_4 => \reverse_C:control_4\ ,
        control_3 => \reverse_C:control_3\ ,
        control_2 => \reverse_C:control_2\ ,
        control_1 => Net_874 ,
        control_0 => Net_872 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\motorD:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\
            + \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\ * \motorD:PWMUDB:cmp1_less\
            + !\motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\ * !\motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:db_tc\
        );
        Output = \motorD:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_309, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph2_run_temp\
            + !\motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:db_ph2_run_temp\ * 
              !\motorD:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_PS3:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\
        );
        Output = \UART_PS3:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PS3:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PS3:BUART:rx_fifonotempty\ * 
              \UART_PS3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PS3:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_308, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_310
            + Net_309 * Net_438
        );
        Output = Net_308 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_315, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_106 * Net_438
            + Net_309 * Net_310
        );
        Output = Net_315 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_290 ,
        cs_addr_0 => \motorD:PWMUDB:db_csaddr_0\ ,
        z0_comb => \motorD:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_PS3:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_PS3:Net_9\ ,
        status_5 => \UART_PS3:BUART:rx_status_5\ ,
        status_4 => \UART_PS3:BUART:rx_status_4\ ,
        status_3 => \UART_PS3:BUART:rx_status_3\ ,
        interrupt => Net_381 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_521, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106 * Net_310
        );
        Output = Net_521 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorD:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\
            + \motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:db_ph2_run_temp\ * \motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:pwm_db_reg\ * !\motorD:PWMUDB:cmp1_less\
            + !\motorD:PWMUDB:db_tc\ * \motorD:PWMUDB:db_ph2_run_temp\
        );
        Output = \motorD:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\motorD:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:db_ph1_run_temp\
            + \motorD:PWMUDB:runmode_enable\ * !\motorD:PWMUDB:pwm_db_reg\ * 
              \motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:pwm_db_reg\ * \motorD:PWMUDB:db_ph1_run_temp\ * 
              !\motorD:PWMUDB:cmp1_less\
            + \motorD:PWMUDB:db_ph1_run_temp\ * !\motorD:PWMUDB:db_tc\
        );
        Output = \motorD:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorD:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:pwm_db_reg\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_106, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorD:PWMUDB:runmode_enable\ * \motorD:PWMUDB:pwm_db_reg\ * 
              !\motorD:PWMUDB:db_ph1_run_temp\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_PS3:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_PS3:Net_9\ ,
        load => \UART_PS3:BUART:rx_counter_load\ ,
        count_6 => MODIN7_6 ,
        count_5 => MODIN7_5 ,
        count_4 => MODIN7_4 ,
        count_3 => MODIN7_3 ,
        count_2 => \UART_PS3:BUART:rx_count_2\ ,
        count_1 => \UART_PS3:BUART:rx_count_1\ ,
        count_0 => \UART_PS3:BUART:rx_count_0\ ,
        tc => \UART_PS3:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN4_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !Net_905 * MODIN4_1
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              Net_905 * !MODIN4_1 * MODIN4_0
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              MODIN4_1 * !MODIN4_0
        );
        Output = MODIN4_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PS3:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_905 * MODIN4_0
            + MODIN4_1
        );
        Output = \UART_PS3:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN4_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !Net_905 * MODIN4_0
            + !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              Net_905 * !MODIN4_0
        );
        Output = MODIN4_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PS3:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PS3:BUART:rx_count_2\ * !\UART_PS3:BUART:rx_count_1\ * 
              !\UART_PS3:BUART:rx_count_0\
        );
        Output = \UART_PS3:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_PS3:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PS3:BUART:rx_load_fifo\ * \UART_PS3:BUART:rx_fifofull\
        );
        Output = \UART_PS3:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motorD:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorD:PWMUDB:prevCompare1\ * \motorD:PWMUDB:cmp1_less\
        );
        Output = \motorD:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_PS3:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_PS3:Net_9\ ,
        cs_addr_2 => \UART_PS3:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_PS3:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_PS3:BUART:rx_bitclk_enable\ ,
        route_si => \UART_PS3:BUART:rx_postpoll\ ,
        f0_load => \UART_PS3:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_PS3:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_PS3:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorD:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_290 ,
        status_3 => \motorD:PWMUDB:status_3\ ,
        status_2 => \motorD:PWMUDB:status_2\ ,
        status_0 => \motorD:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\reverse_D:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \reverse_D:control_7\ ,
        control_6 => \reverse_D:control_6\ ,
        control_5 => \reverse_D:control_5\ ,
        control_4 => \reverse_D:control_4\ ,
        control_3 => \reverse_D:control_3\ ,
        control_2 => \reverse_D:control_2\ ,
        control_1 => Net_310 ,
        control_0 => Net_438 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_PS3:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * 
              !\UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\ * 
              !Net_905 * !MODIN4_1
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * 
              !\UART_PS3:BUART:rx_state_3\ * \UART_PS3:BUART:rx_state_2\ * 
              !MODIN4_1 * !MODIN4_0
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PS3:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\
        );
        Output = \UART_PS3:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PS3:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PS3:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_905
        );
        Output = \UART_PS3:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PS3:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !Net_905 * \UART_PS3:BUART:rx_last\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PS3:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              !\UART_PS3:BUART:rx_state_2\
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_5
            + !\UART_PS3:BUART:rx_state_1\ * \UART_PS3:BUART:rx_state_0\ * 
              !\UART_PS3:BUART:rx_state_3\ * !\UART_PS3:BUART:rx_state_2\ * 
              !MODIN7_6 * !MODIN7_4
        );
        Output = \UART_PS3:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PS3:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PS3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\ * !Net_905 * !MODIN4_1
            + !\UART_PS3:BUART:rx_state_1\ * !\UART_PS3:BUART:rx_state_0\ * 
              \UART_PS3:BUART:rx_bitclk_enable\ * \UART_PS3:BUART:rx_state_3\ * 
              \UART_PS3:BUART:rx_state_2\ * !MODIN4_1 * !MODIN4_0
        );
        Output = \UART_PS3:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\motorD:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_290 ,
        cs_addr_2 => \motorD:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorD:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorD:PWMUDB:cmp1_less\ ,
        z0_comb => \motorD:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorD:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorD:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_290 ,
        control_7 => \motorD:PWMUDB:control_7\ ,
        control_6 => \motorD:PWMUDB:control_6\ ,
        control_5 => \motorD:PWMUDB:control_5\ ,
        control_4 => \motorD:PWMUDB:control_4\ ,
        control_3 => \motorD:PWMUDB:control_3\ ,
        control_2 => \motorD:PWMUDB:control_2\ ,
        control_1 => \motorD:PWMUDB:control_1\ ,
        control_0 => \motorD:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_PS3
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr1
        PORT MAP (
            interrupt => Net_924_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = PS3_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PS3_IN(0)__PA ,
        fb => Net_905 ,
        pad => PS3_IN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = high1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high1_1(0)__PA ,
        pin_input => Net_507 ,
        pad => high1_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = low1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low1_2(0)__PA ,
        pin_input => Net_315 ,
        pad => low1_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = high1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high1_2(0)__PA ,
        pin_input => Net_521 ,
        pad => high1_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = low2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low2_1(0)__PA ,
        pin_input => Net_802 ,
        pad => low2_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_912 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = low1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low1_1(0)__PA ,
        pin_input => Net_308 ,
        pad => low1_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = high3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high3_2(0)__PA ,
        pin_input => Net_870 ,
        pad => high3_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = low3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low3_2(0)__PA ,
        pin_input => Net_871 ,
        pad => low3_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = high3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high3_1(0)__PA ,
        pin_input => Net_868 ,
        pad => high3_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = low3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low3_1(0)__PA ,
        pin_input => Net_869 ,
        pad => low3_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = high2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high2_2(0)__PA ,
        pin_input => Net_803 ,
        pad => high2_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = low2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => low2_2(0)__PA ,
        pin_input => Net_804 ,
        pad => low2_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = high2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => high2_1(0)__PA ,
        pin_input => Net_801 ,
        pad => high2_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_855 ,
            dclk_0 => Net_855_local ,
            dclk_glb_1 => Net_290 ,
            dclk_1 => Net_290_local ,
            dclk_glb_2 => Net_788 ,
            dclk_2 => Net_788_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => \UART_PS3:Net_9\ ,
            dclk_4 => \UART_PS3:Net_9_local\ ,
            dclk_glb_5 => Net_924 ,
            dclk_5 => Net_924_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   0 |   7 |     * |      NONE |     HI_Z_DIGITAL |  PS3_IN(0) | FB(Net_905)
-----+-----+-------+-----------+------------------+------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT | high1_1(0) | In(Net_507)
     |   4 |     * |      NONE |         CMOS_OUT |  low1_2(0) | In(Net_315)
     |   5 |     * |      NONE |         CMOS_OUT | high1_2(0) | In(Net_521)
-----+-----+-------+-----------+------------------+------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     led(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  low2_1(0) | In(Net_802)
-----+-----+-------+-----------+------------------+------------+------------
   3 |   3 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_912)
-----+-----+-------+-----------+------------------+------------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT |  low1_1(0) | In(Net_308)
     |   1 |     * |      NONE |         CMOS_OUT | high3_2(0) | In(Net_870)
     |   2 |     * |      NONE |         CMOS_OUT |  low3_2(0) | In(Net_871)
     |   3 |     * |      NONE |         CMOS_OUT | high3_1(0) | In(Net_868)
     |   4 |     * |      NONE |         CMOS_OUT |  low3_1(0) | In(Net_869)
     |   5 |     * |      NONE |         CMOS_OUT | high2_2(0) | In(Net_803)
     |   6 |     * |      NONE |         CMOS_OUT |  low2_2(0) | In(Net_804)
     |   7 |     * |      NONE |         CMOS_OUT | high2_1(0) | In(Net_801)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 1s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.219ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.219ms
API generation phase: Elapsed time ==> 1s.328ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
