# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:52 on Apr 09,2025
# vlog -reportprogress 300 ./car_detecting.sv 
# -- Compiling module car_detecting
# 
# Top level modules:
# 	car_detecting
# End time: 12:11:52 on Apr 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:52 on Apr 09,2025
# vlog -reportprogress 300 ./car_detecting_tb.sv 
# -- Compiling module car_detecting_tb
# 
# Top level modules:
# 	car_detecting_tb
# End time: 12:11:52 on Apr 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work car_detecting_tb 
# Start time: 12:11:52 on Apr 09,2025
# Loading sv_std.std
# Loading work.car_detecting_tb
# Loading work.car_detecting
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Simulating car entering...
# Simulating car exiting...
# Simulating invalid sequence...
# Testbench complete.
# ** Note: $stop    : ./car_detecting_tb.sv(63)
#    Time: 350 ps  Iteration: 1  Instance: /car_detecting_tb
# Break in Module car_detecting_tb at ./car_detecting_tb.sv line 63
