/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [20:0] celloutsig_0_2z;
  reg [8:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_47z;
  wire [20:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [5:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  reg [4:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_9z[6] ? celloutsig_1_7z[3] : celloutsig_1_0z;
  assign celloutsig_0_9z = celloutsig_0_0z[2] ? celloutsig_0_6z : celloutsig_0_0z[2];
  assign celloutsig_0_17z = ~(celloutsig_0_10z & celloutsig_0_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_3z | celloutsig_0_9z);
  assign celloutsig_1_8z = ~((in_data[180] | in_data[182]) & in_data[98]);
  assign celloutsig_0_6z = celloutsig_0_1z | ~(in_data[81]);
  assign celloutsig_0_4z = in_data[95] | in_data[45];
  assign celloutsig_0_8z = celloutsig_0_6z | celloutsig_0_2z[20];
  assign celloutsig_0_28z = celloutsig_0_7z | celloutsig_0_17z;
  assign celloutsig_0_3z = in_data[20] ^ celloutsig_0_0z[2];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z[7];
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_5z[9]);
  assign celloutsig_0_14z = { celloutsig_0_0z[2:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z } / { 1'h1, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[17:12] / { 1'h1, in_data[80:76] };
  assign celloutsig_1_0z = in_data[116:110] <= in_data[167:161];
  assign celloutsig_0_1z = in_data[91:87] <= celloutsig_0_0z[4:0];
  assign celloutsig_1_10z = { celloutsig_1_9z[5:0], celloutsig_1_2z } && 1'h1;
  assign celloutsig_0_43z = ! { celloutsig_0_5z[1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_13z = ! in_data[174:171];
  assign celloutsig_0_12z = in_data[77:69] % { 1'h1, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[60:52], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[19:14], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_0z[4:0], celloutsig_0_28z, celloutsig_0_22z } * celloutsig_0_19z[17:8];
  assign celloutsig_1_16z = { in_data[190:186], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } * { celloutsig_1_5z[3:1], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_0_2z = in_data[78:58] * { in_data[92:80], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_47z[4] ? { celloutsig_0_26z[6:5], celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_25z, celloutsig_0_8z } : { celloutsig_0_36z[5], celloutsig_0_36z, celloutsig_0_36z };
  assign celloutsig_1_5z = celloutsig_1_3z[1] ? in_data[118:114] : in_data[110:106];
  assign out_data[99:97] = celloutsig_1_1z[4] ? { celloutsig_1_5z[3:2], celloutsig_1_12z } : celloutsig_1_17z[3:1];
  assign celloutsig_0_25z = celloutsig_0_16z[1] ? { in_data[48], celloutsig_0_0z } : celloutsig_0_19z[9:3];
  assign celloutsig_1_12z = { celloutsig_1_5z[2:1], celloutsig_1_5z } != celloutsig_1_9z[9:3];
  assign celloutsig_0_7z = in_data[43:39] != { celloutsig_0_2z[18:15], celloutsig_0_6z };
  assign celloutsig_0_47z = { celloutsig_0_34z[7:1], celloutsig_0_17z } | { celloutsig_0_11z[2:0], celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_17z[3:0], celloutsig_1_10z, celloutsig_1_8z } | { celloutsig_1_16z[14:10], celloutsig_1_8z };
  assign celloutsig_0_11z = celloutsig_0_2z[17:13] | { celloutsig_0_2z[20:18], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_0z & celloutsig_1_3z[0];
  assign celloutsig_0_16z = { celloutsig_0_5z[4], celloutsig_0_11z } >> { in_data[57], celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_2z[13:11], celloutsig_0_19z } >> { celloutsig_0_19z[19:0], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_11z = celloutsig_1_1z[5:2] - { celloutsig_1_3z[1:0], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_22z = celloutsig_0_14z[4:1] - { in_data[87:85], celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[135:129], celloutsig_1_0z } ~^ in_data[158:151];
  assign celloutsig_1_3z = { celloutsig_1_1z[7:6], celloutsig_1_2z } ~^ { celloutsig_1_1z[6], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_14z[6], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } ~^ { celloutsig_0_2z[14:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_13z = ~((celloutsig_0_8z & celloutsig_0_12z[6]) | celloutsig_0_4z);
  assign celloutsig_0_18z = ~((celloutsig_0_7z & celloutsig_0_14z[6]) | celloutsig_0_15z);
  assign celloutsig_0_20z = ~((celloutsig_0_14z[10] & celloutsig_0_14z[6]) | celloutsig_0_4z);
  always_latch
    if (celloutsig_1_2z) celloutsig_0_34z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_34z = { celloutsig_0_2z[11:5], celloutsig_0_20z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_9z = in_data[152:142];
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_1z[3:0], celloutsig_1_12z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_17z = { celloutsig_1_1z[3:1], celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_1_7z[3:0] = { celloutsig_1_6z, celloutsig_1_3z } ~^ { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z[4] = 1'h1;
  assign { out_data[133:128], out_data[96], out_data[39:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_2z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
