<stg><name>handle_output</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3">
<![CDATA[
entry:5  %mw_state_load = load i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="mw_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="112" op_0_bw="112">
<![CDATA[
entry:6  %previous_word_data_V_1 = load i112* @previous_word_data_V, align 8

]]></Node>
<StgValue><ssdm name="previous_word_data_V_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14">
<![CDATA[
entry:7  %previous_word_keep_V_1 = load i14* @previous_word_keep_V, align 2

]]></Node>
<StgValue><ssdm name="previous_word_keep_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
entry:8  switch i3 %mw_state_load, label %13 [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %5
    i3 3, label %8
    i3 -4, label %9
    i3 -3, label %12
  ]

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 0, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @no_ip_header_out_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
:0  %tmp_427 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @no_ip_header_out_V)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_427, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="400" op_0_bw="577">
<![CDATA[
:2  %trunc_ln647_1 = trunc i577 %tmp_427 to i400

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="50" op_0_bw="50" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_8_i = call i50 @_ssdm_op_PartSelect.i50.i577.i32.i32(i577 %tmp_427, i32 512, i32 561)

]]></Node>
<StgValue><ssdm name="p_Result_8_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="112" op_0_bw="112" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_10_i = call i112 @_ssdm_op_PartSelect.i112.i577.i32.i32(i577 %tmp_427, i32 400, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_10_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="112">
<![CDATA[
:7  store i112 %p_Result_10_i, i112* @previous_word_data_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_Result_11_i = call i14 @_ssdm_op_PartSelect.i14.i577.i32.i32(i577 %tmp_427, i32 562, i32 575)

]]></Node>
<StgValue><ssdm name="p_Result_11_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
:9  store i14 %p_Result_11_i, i14* @previous_word_keep_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_10, label %11, label %._crit_edge105.i

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_427, i32 562)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_Result_8 = xor i1 %tmp_11, true

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:2  %select_ln187 = select i1 %tmp_11, i3 -3, i3 0

]]></Node>
<StgValue><ssdm name="select_ln187"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %select_ln187, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge105.i

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @ip_header_checksum_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
_ifconv:0  %tmp_31 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @ip_header_checksum_V)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ifconv:1  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_31, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="400" op_0_bw="577">
<![CDATA[
_ifconv:2  %trunc_ln647 = trunc i577 %tmp_31 to i400

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="50" op_0_bw="50" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %p_Result_2_i = call i50 @_ssdm_op_PartSelect.i50.i577.i32.i32(i577 %tmp_31, i32 512, i32 561)

]]></Node>
<StgValue><ssdm name="p_Result_2_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="112" op_0_bw="112" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_4_i = call i112 @_ssdm_op_PartSelect.i112.i577.i32.i32(i577 %tmp_31, i32 400, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_4_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="112">
<![CDATA[
_ifconv:7  store i112 %p_Result_4_i, i112* @previous_word_data_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %p_Result_5_i = call i14 @_ssdm_op_PartSelect.i14.i577.i32.i32(i577 %tmp_31, i32 562, i32 575)

]]></Node>
<StgValue><ssdm name="p_Result_5_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:9  store i14 %p_Result_5_i, i14* @previous_word_keep_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_31, i32 562)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %p_Result_5 = xor i1 %tmp_9, true

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:12  %select_ln155 = select i1 %tmp_9, i3 -3, i3 0

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp_last_V = and i1 %tmp_8, %p_Result_5

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:14  %select_ln321 = select i1 %tmp_8, i3 %select_ln155, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:15  store i3 %select_ln321, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @no_ip_header_out_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
:0  %tmp_213 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @no_ip_header_out_V)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_213, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7, label %7, label %._crit_edge101.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @ip_header_checksum_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
:0  %tmp_120 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @ip_header_checksum_V)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_120, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:2  %select_ln124 = select i1 %tmp_6, i3 0, i3 2

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %select_ln124, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i56P(i56* %arpTableReplay_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge97.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="1">
<![CDATA[
:0  %arpTableReplay_V_rea = call i56 @_ssdm_op_Read.axis.volatile.i56P(i56* %arpTableReplay_V)

]]></Node>
<StgValue><ssdm name="arpTableReplay_V_rea"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="56">
<![CDATA[
:1  %trunc_ln321 = trunc i56 %arpTableReplay_V_rea to i48

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %arpTableReplay_V_rea, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_5, label %2, label %._crit_edge98.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:0  %myMacAddress_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %myMacAddress_V)

]]></Node>
<StgValue><ssdm name="myMacAddress_V_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="112" op_0_bw="112" op_1_bw="16" op_2_bw="48" op_3_bw="48">
<![CDATA[
:1  %p_Result_s = call i112 @_ssdm_op_BitConcatenate.i112.i16.i48.i48(i16 8, i48 %myMacAddress_V_read, i48 %trunc_ln321)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="112">
<![CDATA[
:2  store i112 %p_Result_s, i112* @previous_word_data_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
:3  store i14 -1, i14* @previous_word_keep_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge98.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge98.i:0  %storemerge556_i = phi i2 [ -1, %2 ], [ 1, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge556_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge98.i:1  %zext_ln114 = zext i2 %storemerge556_i to i3

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge98.i:2  store i3 %zext_ln114, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-1"/>
</and_exp><and_exp><literal name="mw_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @mw_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="512" op_1_bw="400" op_2_bw="112">
<![CDATA[
:0  %p_Result_13 = call i512 @_ssdm_op_BitConcatenate.i512.i400.i112(i400 0, i112 %previous_word_data_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:1  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 0, i14 %previous_word_keep_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %10, label %._crit_edge104.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="512" op_1_bw="400" op_2_bw="112">
<![CDATA[
:3  %p_Result_11 = call i512 @_ssdm_op_BitConcatenate.i512.i400.i112(i400 %trunc_ln647_1, i112 %previous_word_data_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:5  %p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %p_Result_8_i, i14 %previous_word_keep_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge105.i:0  %tmp_last_V_1 = phi i1 [ %p_Result_8, %11 ], [ false, %10 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge105.i:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %_ifconv, label %._crit_edge102.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="400" op_2_bw="112">
<![CDATA[
_ifconv:3  %p_Result_9 = call i512 @_ssdm_op_BitConcatenate.i512.i400.i112(i400 %trunc_ln647, i112 %previous_word_data_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
_ifconv:5  %p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %p_Result_2_i, i14 %previous_word_keep_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_9, i64 %p_Result_10, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %6, label %._crit_edge100.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %4, label %._crit_edge99.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i577* @ip_header_checksum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i577* @no_ip_header_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i56* %arpTableReplay_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge105.i:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge105.i:2  br label %._crit_edge104.i

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge104.i:0  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i512 %p_Result_9, i64 %p_Result_10, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17  br label %._crit_edge102.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge102.i:0  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge101.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge101.i:0  br label %._crit_edge100.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge100.i:0  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge99.i

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge99.i:0  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge98.i:3  br label %._crit_edge97.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge97.i:0  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mw_state_load" val="-1"/>
</and_exp><and_exp><literal name="mw_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %handle_output.exit

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
handle_output.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
