--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3029 paths analyzed, 746 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.011ns.
--------------------------------------------------------------------------------
Slack:                  14.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X7Y38.A2       net (fanout=43)       1.585   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X7Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d281
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.157ns logic, 3.753ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X3Y38.A4       net (fanout=43)       1.584   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X3Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.157ns logic, 3.752ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X6Y38.D2       net (fanout=43)       1.590   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (1.133ns logic, 3.758ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X2Y38.B4       net (fanout=43)       1.589   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X2Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.133ns logic, 3.757ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X3Y38.B5       net (fanout=43)       1.521   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X3Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.157ns logic, 3.689ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X13Y34.A2      net (fanout=43)       1.461   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X13Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.157ns logic, 3.629ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X2Y38.C5       net (fanout=43)       1.512   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X2Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.133ns logic, 3.680ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X3Y38.C5       net (fanout=43)       1.487   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X3Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (1.157ns logic, 3.655ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.722 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X2Y38.A5       net (fanout=43)       1.482   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X2Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.133ns logic, 3.650ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X7Y38.C1       net (fanout=43)       1.358   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X7Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (1.157ns logic, 3.526ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X6Y38.B1       net (fanout=43)       1.381   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.133ns logic, 3.549ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y34.B1      net (fanout=43)       1.238   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.157ns logic, 3.406ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X13Y34.C1      net (fanout=43)       1.234   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X13Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (1.157ns logic, 3.402ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X12Y34.B1      net (fanout=43)       1.248   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y34.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.123ns logic, 3.416ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.686 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X16Y35.A5      net (fanout=43)       1.245   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X16Y35.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.123ns logic, 3.413ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.600 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y31.C4      net (fanout=43)       1.223   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y31.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.133ns logic, 3.391ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X7Y38.B3       net (fanout=43)       1.208   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X7Y38.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.157ns logic, 3.376ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.600 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y31.A3      net (fanout=43)       1.197   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y31.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.133ns logic, 3.365ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (0.686 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X8Y32.C5       net (fanout=24)       2.289   myState/M_ctr_q_0_0
    SLICE_X8Y32.C        Tilo                  0.255   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X16Y35.CE      net (fanout=10)       1.085   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X16Y35.CLK     Tceck                 0.313   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.093ns logic, 3.374ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.684 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X8Y32.C5       net (fanout=24)       2.289   myState/M_ctr_q_0_0
    SLICE_X8Y32.C        Tilo                  0.255   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X15Y36.CE      net (fanout=10)       1.030   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X15Y36.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.145ns logic, 3.319ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X6Y38.A3       net (fanout=43)       1.188   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y38.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.133ns logic, 3.356ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y34.D3      net (fanout=43)       1.108   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d111
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (1.157ns logic, 3.276ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X13Y34.B3      net (fanout=43)       1.084   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X13Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.157ns logic, 3.252ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X16Y34.C4      net (fanout=43)       1.111   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X16Y34.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.123ns logic, 3.279ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y34.C3      net (fanout=43)       1.075   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y34.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.157ns logic, 3.243ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X16Y34.D4      net (fanout=43)       1.090   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X16Y34.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.123ns logic, 3.258ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.600 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y31.B5      net (fanout=43)       1.085   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y31.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.133ns logic, 3.253ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (0.684 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y36.A6      net (fanout=43)       1.042   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y36.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (1.157ns logic, 3.210ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (0.715 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X8Y32.C5       net (fanout=24)       2.289   myState/M_ctr_q_0_0
    SLICE_X8Y32.C        Tilo                  0.255   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X7Y38.CE       net (fanout=10)       0.919   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X7Y38.CLK      Tceck                 0.408   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (1.188ns logic, 3.208ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.687 - 0.781)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.525   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y32.B2       net (fanout=1)        2.168   myState/M_ctr_q_0_1
    SLICE_X9Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X12Y34.A3      net (fanout=43)       1.072   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y34.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.123ns logic, 3.240ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.011|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3029 paths, 0 nets, and 619 connections

Design statistics:
   Minimum period:   5.011ns{1}   (Maximum frequency: 199.561MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 03:29:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



