// Generated by CIRCT unknown git version
module ghrd_10as066n2_fpga_m(	// file.cleaned.mlir:2:3
  input         clk_clk,	// file.cleaned.mlir:2:39
                clk_reset_reset,	// file.cleaned.mlir:2:57
  input  [31:0] master_readdata,	// file.cleaned.mlir:2:83
  input         master_waitrequest,	// file.cleaned.mlir:2:110
                master_readdatavalid,	// file.cleaned.mlir:2:139
  output [31:0] master_address,	// file.cleaned.mlir:2:171
  output        master_read,	// file.cleaned.mlir:2:197
                master_write,	// file.cleaned.mlir:2:219
  output [31:0] master_writedata,	// file.cleaned.mlir:2:242
  output [3:0]  master_byteenable,	// file.cleaned.mlir:2:270
  output        master_reset_reset	// file.cleaned.mlir:2:298
);

  assign master_address = 32'h0;	// file.cleaned.mlir:3:15, :6:5
  assign master_read = 1'h0;	// file.cleaned.mlir:4:14, :6:5
  assign master_write = 1'h0;	// file.cleaned.mlir:4:14, :6:5
  assign master_writedata = 32'h0;	// file.cleaned.mlir:3:15, :6:5
  assign master_byteenable = 4'h0;	// file.cleaned.mlir:5:14, :6:5
  assign master_reset_reset = 1'h0;	// file.cleaned.mlir:4:14, :6:5
endmodule

