{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614815419330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614815419340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 17:50:19 2021 " "Processing started: Wed Mar 03 17:50:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614815419340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815419340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SyncVGA800x525 -c SyncVGA800x525 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SyncVGA800x525 -c SyncVGA800x525" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815419340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614815420045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614815420045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-ARC " "Found design unit 1: HalfAdder-ARC" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430294 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasUno10b-ARC " "Found design unit 1: MasUno10b-ARC" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430304 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasUno10b " "Found entity 1: MasUno10b" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod800-ARC " "Found design unit 1: ContadorMod800-ARC" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430304 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod800 " "Found entity 1: ContadorMod800" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod525-ARC " "Found design unit 1: ContadorMod525-ARC" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod525 " "Found entity 1: ContadorMod525" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador10b-ARC " "Found design unit 1: Contador10b-ARC" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador10b " "Found entity 1: Contador10b" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncvga800x525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syncvga800x525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVGA800x525-ARC " "Found design unit 1: SyncVGA800x525-ARC" {  } { { "SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430324 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVGA800x525 " "Found entity 1: SyncVGA800x525" {  } { { "SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614815430324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815430324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SyncVGA800x525 " "Elaborating entity \"SyncVGA800x525\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614815430374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C SyncVGA800x525.vhd(34) " "Verilog HDL or VHDL warning at SyncVGA800x525.vhd(34): object \"C\" assigned a value but never read" {  } { { "SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614815430374 "|SyncVGA800x525"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod800 ContadorMod800:I0 " "Elaborating entity \"ContadorMod800\" for hierarchy \"ContadorMod800:I0\"" {  } { { "SyncVGA800x525.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815430374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ContadorMod800.vhd(23) " "Verilog HDL or VHDL warning at ContadorMod800.vhd(23): object \"CarryOut\" assigned a value but never read" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614815430374 "|SyncVGA800x525|ContadorMod800:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador10b ContadorMod800:I0\|Contador10b:I0 " "Elaborating entity \"Contador10b\" for hierarchy \"ContadorMod800:I0\|Contador10b:I0\"" {  } { { "../ContadorMod800/ContadorMod800.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815430384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasUno10b ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0 " "Elaborating entity \"MasUno10b\" for hierarchy \"ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\"" {  } { { "../Contador10b/Contador10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815430384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0 " "Elaborating entity \"HalfAdder\" for hierarchy \"ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0\"" {  } { { "../MasUno10b/MasUno10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815430384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod525 ContadorMod525:I1 " "Elaborating entity \"ContadorMod525\" for hierarchy \"ContadorMod525:I1\"" {  } { { "SyncVGA800x525.vhd" "I1" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815430404 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614815430904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614815431344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614815431344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614815431382 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614815431382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614815431382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614815431382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614815431384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 17:50:31 2021 " "Processing ended: Wed Mar 03 17:50:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614815431384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614815431384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614815431384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614815431384 ""}
