#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026727acf2c0 .scope module, "floating_point_tb" "floating_point_tb" 2 3;
 .timescale -8 -10;
v0000026727b67950_0 .var "A_tb", 31 0;
v0000026727b683f0_0 .var "B_tb", 31 0;
v0000026727b68f30_0 .var "clk_tb", 0 0;
v0000026727b68cb0_0 .net "done_tb", 0 0, v0000026727b64c50_0;  1 drivers
v0000026727b67130_0 .var "op_tb", 1 0;
v0000026727b68030_0 .var "reset_tb", 0 0;
v0000026727b678b0_0 .net "result_tb", 31 0, L_0000026727bc9040;  1 drivers
v0000026727b680d0_0 .var "start_tb", 0 0;
S_0000026727acf450 .scope module, "floating_point_tb" "fpu" 2 13, 3 1 0, S_0000026727acf2c0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "op";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /INPUT 32 "B";
    .port_info 6 /OUTPUT 32 "R";
    .port_info 7 /OUTPUT 1 "done";
v0000026727b65010_0 .net "A", 31 0, v0000026727b67950_0;  1 drivers
v0000026727b65650_0 .net "B", 31 0, v0000026727b683f0_0;  1 drivers
v0000026727b673b0_0 .net "R", 31 0, L_0000026727bc9040;  alias, 1 drivers
v0000026727b67ef0_0 .net "ULA_START", 0 0, v0000026727b644d0_0;  1 drivers
v0000026727b68670_0 .net "big_ULA_out", 28 0, L_0000026727ac98f0;  1 drivers
v0000026727b68210_0 .net "clk", 0 0, v0000026727b68f30_0;  1 drivers
v0000026727b68d50_0 .net "continue_selector", 0 0, v0000026727b64390_0;  1 drivers
v0000026727b676d0_0 .net "done", 0 0, v0000026727b64c50_0;  alias, 1 drivers
v0000026727b67f90_0 .net "done_ULA", 0 0, v0000026727ae7db0_0;  1 drivers
v0000026727b68490_0 .net "exp_difference", 7 0, L_0000026727ac97a0;  1 drivers
v0000026727b68ad0_0 .net "exp_fract_selector", 0 0, v0000026727b64110_0;  1 drivers
v0000026727b67c70_0 .net "fract_UC", 28 0, L_0000026727ac9f80;  1 drivers
v0000026727b68a30_0 .net "inicializa", 0 0, v0000026727b64930_0;  1 drivers
v0000026727b67090_0 .net "normalize_selector", 1 0, v0000026727b649d0_0;  1 drivers
v0000026727b67810_0 .net "normalized", 0 0, v0000026727b650b0_0;  1 drivers
v0000026727b68990_0 .net "op", 1 0, v0000026727b67130_0;  1 drivers
v0000026727b67450_0 .net "reset", 0 0, v0000026727b68030_0;  1 drivers
v0000026727b67e50_0 .net "shift_A", 7 0, v0000026727b64ed0_0;  1 drivers
v0000026727b67d10_0 .net "start", 0 0, v0000026727b680d0_0;  1 drivers
v0000026727b682b0_0 .net "sum_mult_selector", 0 0, v0000026727b655b0_0;  1 drivers
S_0000026727a784d0 .scope module, "FD" "FD" 3 46, 3 74 0, S_0000026727acf450;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "exp_fract_selector";
    .port_info 4 /INPUT 2 "normalize_selector";
    .port_info 5 /INPUT 1 "ULA_START";
    .port_info 6 /INPUT 8 "shift_A";
    .port_info 7 /INPUT 32 "A_in";
    .port_info 8 /INPUT 32 "B_in";
    .port_info 9 /INPUT 1 "inicializa";
    .port_info 10 /INPUT 1 "normalized";
    .port_info 11 /INPUT 1 "continue_selector";
    .port_info 12 /OUTPUT 8 "exp_difference";
    .port_info 13 /OUTPUT 29 "ula_out";
    .port_info 14 /OUTPUT 32 "result";
    .port_info 15 /OUTPUT 1 "done_ULA";
    .port_info 16 /OUTPUT 29 "fract_UC";
L_0000026727ac97a0 .functor BUFZ 8, L_0000026727b688f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026727ac9e30 .functor NOT 1, v0000026727b64110_0, C4<0>, C4<0>, C4<0>;
L_0000026727ac9490 .functor NOT 8, v0000026727b64ed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026727ac98f0 .functor BUFZ 29, L_0000026727bc2f60, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
L_0000026727ac9500 .functor NOT 1, v0000026727b64110_0, C4<0>, C4<0>, C4<0>;
L_0000026727ac9f10 .functor BUFZ 1, v0000026727ae9e60_0, C4<0>, C4<0>, C4<0>;
L_0000026727ac9f80 .functor BUFZ 29, v0000026727ae8670_0, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
v0000026727aed420_0 .net "A", 31 0, v0000026727aee960_0;  1 drivers
v0000026727aee640_0 .net "A_in", 31 0, v0000026727b67950_0;  alias, 1 drivers
v0000026727aed920_0 .net "B", 31 0, v0000026727aed7e0_0;  1 drivers
v0000026727aee780_0 .net "B_in", 31 0, v0000026727b683f0_0;  alias, 1 drivers
v0000026727aedec0_0 .net "ULA_START", 0 0, v0000026727b644d0_0;  alias, 1 drivers
v0000026727aed4c0_0 .net "ULA_fract_OUT", 28 0, L_0000026727bc2f60;  1 drivers
v0000026727aecf20_0 .net *"_ivl_13", 7 0, L_0000026727b674f0;  1 drivers
L_0000026727b690a0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000026727aee460_0 .net/2u *"_ivl_14", 7 0, L_0000026727b690a0;  1 drivers
v0000026727aee0a0_0 .net *"_ivl_25", 0 0, L_0000026727b68710;  1 drivers
v0000026727aedb00_0 .net *"_ivl_26", 7 0, L_0000026727ac9490;  1 drivers
L_0000026727b69298 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000026727aeda60_0 .net/2u *"_ivl_28", 7 0, L_0000026727b69298;  1 drivers
v0000026727aedba0_0 .net *"_ivl_3", 7 0, L_0000026727b67590;  1 drivers
v0000026727aedd80_0 .net *"_ivl_30", 7 0, L_0000026727b687b0;  1 drivers
L_0000026727b69370 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026727aede20_0 .net/2u *"_ivl_34", 2 0, L_0000026727b69370;  1 drivers
L_0000026727b693b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026727aeeb40_0 .net/2u *"_ivl_36", 2 0, L_0000026727b693b8;  1 drivers
L_0000026727b69058 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000026727aee140_0 .net/2u *"_ivl_4", 7 0, L_0000026727b69058;  1 drivers
L_0000026727b69400 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026727aee1e0_0 .net/2u *"_ivl_40", 2 0, L_0000026727b69400;  1 drivers
L_0000026727b69448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026727aecfc0_0 .net/2u *"_ivl_42", 2 0, L_0000026727b69448;  1 drivers
v0000026727aed060_0 .net *"_ivl_55", 0 0, L_0000026727ac9f10;  1 drivers
v0000026727aee280_0 .net *"_ivl_59", 22 0, L_0000026727bc15c0;  1 drivers
L_0000026727b69ac0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000026727aee500_0 .net/2u *"_ivl_63", 7 0, L_0000026727b69ac0;  1 drivers
v0000026727aed100_0 .net *"_ivl_65", 7 0, L_0000026727bc7b00;  1 drivers
v0000026727aeea00_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727aee320_0 .net "continue_selector", 0 0, v0000026727b64390_0;  alias, 1 drivers
v0000026727aee5a0_0 .net "done_ULA", 0 0, v0000026727ae7db0_0;  alias, 1 drivers
v0000026727aecca0_0 .net "exp", 7 0, L_0000026727bc1b60;  1 drivers
v0000026727aecd40_0 .net "expA", 7 0, L_0000026727b67a90;  1 drivers
v0000026727aecde0_0 .net "expB", 7 0, L_0000026727b68170;  1 drivers
v0000026727b65790_0 .net "exp_adjusted", 7 0, L_0000026727bc24c0;  1 drivers
v0000026727b65830_0 .net "exp_difference", 7 0, L_0000026727ac97a0;  alias, 1 drivers
v0000026727b64bb0_0 .net "exp_fract_selector", 0 0, v0000026727b64110_0;  alias, 1 drivers
v0000026727b64070_0 .net "exp_higher", 7 0, L_0000026727bc2240;  1 drivers
v0000026727b658d0_0 .net "exp_in_mux_increment_decrement", 7 0, L_0000026727bc1660;  1 drivers
v0000026727b646b0_0 .net "exp_result", 7 0, v0000026727ae8170_0;  1 drivers
v0000026727b65150_0 .net "fractA", 22 0, L_0000026727b679f0;  1 drivers
v0000026727b651f0_0 .net "fractB", 22 0, L_0000026727b68350;  1 drivers
v0000026727b64b10_0 .net "fract_UC", 28 0, L_0000026727ac9f80;  alias, 1 drivers
v0000026727b642f0_0 .net "fract_result", 28 0, v0000026727ae8670_0;  1 drivers
v0000026727b65970_0 .net "fract_shifted", 28 0, L_0000026727bc29c0;  1 drivers
v0000026727b65d30_0 .net "higher_ULAIN", 28 0, L_0000026727bc1ca0;  1 drivers
v0000026727b656f0_0 .net "higher_fract", 22 0, L_0000026727b671d0;  1 drivers
v0000026727b65c90_0 .net "inicializa", 0 0, v0000026727b64930_0;  alias, 1 drivers
v0000026727b64610_0 .net "left_right_in", 28 0, L_0000026727bc2ce0;  1 drivers
v0000026727b65b50_0 .net "lower_ULAIN", 28 0, L_0000026727bc2560;  1 drivers
v0000026727b64750_0 .net "lower_fract", 22 0, L_0000026727b68850;  1 drivers
v0000026727b64570_0 .net "normalize_selector", 1 0, v0000026727b649d0_0;  alias, 1 drivers
v0000026727b65f10_0 .net "normalized", 0 0, v0000026727b650b0_0;  alias, 1 drivers
v0000026727b65290_0 .net "op", 0 0, v0000026727b655b0_0;  alias, 1 drivers
v0000026727b65a10_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727b64e30_0 .net "result", 31 0, L_0000026727bc9040;  alias, 1 drivers
v0000026727b647f0_0 .net "sA", 0 0, L_0000026727b67270;  1 drivers
v0000026727b64890_0 .net "sB", 0 0, L_0000026727b68b70;  1 drivers
v0000026727b65e70_0 .net "shift_A", 7 0, v0000026727b64ed0_0;  alias, 1 drivers
v0000026727b65ab0_0 .net "shift_A_modulo", 7 0, L_0000026727b68df0;  1 drivers
v0000026727b64250_0 .net "sign_c", 0 0, v0000026727ae9e60_0;  1 drivers
v0000026727b65330_0 .net "small_ula_out", 7 0, L_0000026727b688f0;  1 drivers
v0000026727b65bf0_0 .net "sum_mult_selector", 0 0, v0000026727aee6e0_0;  1 drivers
v0000026727b64cf0_0 .net "ula_out", 28 0, L_0000026727ac98f0;  alias, 1 drivers
L_0000026727b67270 .part v0000026727aee960_0, 31, 1;
L_0000026727b67590 .part v0000026727aee960_0, 23, 8;
L_0000026727b67a90 .arith/sub 8, L_0000026727b67590, L_0000026727b69058;
L_0000026727b679f0 .part v0000026727aee960_0, 0, 23;
L_0000026727b68b70 .part v0000026727aed7e0_0, 31, 1;
L_0000026727b674f0 .part v0000026727aed7e0_0, 23, 8;
L_0000026727b68170 .arith/sub 8, L_0000026727b674f0, L_0000026727b690a0;
L_0000026727b68350 .part v0000026727aed7e0_0, 0, 23;
L_0000026727b68710 .part v0000026727b64ed0_0, 7, 1;
L_0000026727b687b0 .arith/sum 8, L_0000026727ac9490, L_0000026727b69298;
L_0000026727b68df0 .functor MUXZ 8, v0000026727b64ed0_0, L_0000026727b687b0, L_0000026727b68710, C4<>;
L_0000026727bc1f20 .concat [ 3 23 3 0], L_0000026727b693b8, L_0000026727b68850, L_0000026727b69370;
L_0000026727bc1ca0 .concat [ 3 23 3 0], L_0000026727b69448, L_0000026727b671d0, L_0000026727b69400;
L_0000026727bc1660 .functor MUXZ 8, L_0000026727bc2240, L_0000026727b688f0, v0000026727aee6e0_0, C4<>;
L_0000026727bc15c0 .part v0000026727ae8670_0, 3, 23;
L_0000026727bc9040 .concat8 [ 23 8 1 0], L_0000026727bc15c0, L_0000026727bc7b00, L_0000026727ac9f10;
L_0000026727bc7b00 .arith/sum 8, v0000026727ae8170_0, L_0000026727b69ac0;
S_0000026727a78660 .scope module, "MUX_EXP_HIGHER" "MUX2_8bits" 3 192, 3 483 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
v0000026727ac4fb0_0 .net *"_ivl_0", 31 0, L_0000026727bc1a20;  1 drivers
L_0000026727b695b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ac5870_0 .net *"_ivl_3", 30 0, L_0000026727b695b0;  1 drivers
L_0000026727b695f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727ac4f10_0 .net/2u *"_ivl_4", 31 0, L_0000026727b695f8;  1 drivers
v0000026727ac5230_0 .net *"_ivl_6", 0 0, L_0000026727bc1e80;  1 drivers
v0000026727ac54b0_0 .net "a", 7 0, L_0000026727b67a90;  alias, 1 drivers
v0000026727ac63b0_0 .net "b", 7 0, L_0000026727b68170;  alias, 1 drivers
v0000026727ac5b90_0 .net "result", 7 0, L_0000026727bc2240;  alias, 1 drivers
v0000026727ac5690_0 .net "select", 0 0, L_0000026727ac9500;  1 drivers
L_0000026727bc1a20 .concat [ 1 31 0 0], L_0000026727ac9500, L_0000026727b695b0;
L_0000026727bc1e80 .cmp/eq 32, L_0000026727bc1a20, L_0000026727b695f8;
L_0000026727bc2240 .functor MUXZ 8, L_0000026727b67a90, L_0000026727b68170, L_0000026727bc1e80, C4<>;
S_0000026727a787f0 .scope module, "MUX_INCREMENT_DECREMENT" "MUX2_8bits" 3 202, 3 483 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
v0000026727ac52d0_0 .net *"_ivl_0", 31 0, L_0000026727bc21a0;  1 drivers
L_0000026727b69640 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ac5190_0 .net *"_ivl_3", 30 0, L_0000026727b69640;  1 drivers
L_0000026727b69688 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727ac6770_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69688;  1 drivers
v0000026727ac5050_0 .net *"_ivl_6", 0 0, L_0000026727bc2ba0;  1 drivers
v0000026727ac6130_0 .net "a", 7 0, L_0000026727bc1660;  alias, 1 drivers
v0000026727ac69f0_0 .net "b", 7 0, v0000026727ae8170_0;  alias, 1 drivers
v0000026727ac5f50_0 .net "result", 7 0, L_0000026727bc1b60;  alias, 1 drivers
v0000026727ac5550_0 .net "select", 0 0, v0000026727b64390_0;  alias, 1 drivers
L_0000026727bc21a0 .concat [ 1 31 0 0], v0000026727b64390_0, L_0000026727b69640;
L_0000026727bc2ba0 .cmp/eq 32, L_0000026727bc21a0, L_0000026727b69688;
L_0000026727bc1b60 .functor MUXZ 8, L_0000026727bc1660, v0000026727ae8170_0, L_0000026727bc2ba0, C4<>;
S_0000026727a39000 .scope module, "MUX_LEFT_RIGHT" "MUX2_29bits" 3 220, 3 504 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "a";
    .port_info 1 /INPUT 29 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 29 "result";
v0000026727ac5910_0 .net *"_ivl_0", 31 0, L_0000026727bc27e0;  1 drivers
L_0000026727b69880 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ac6950_0 .net *"_ivl_3", 30 0, L_0000026727b69880;  1 drivers
L_0000026727b698c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727ac59b0_0 .net/2u *"_ivl_4", 31 0, L_0000026727b698c8;  1 drivers
v0000026727ac5c30_0 .net *"_ivl_6", 0 0, L_0000026727bc2600;  1 drivers
v0000026727ac61d0_0 .net "a", 28 0, L_0000026727bc2f60;  alias, 1 drivers
v0000026727ac6270_0 .net "b", 28 0, v0000026727ae8670_0;  alias, 1 drivers
v0000026727ac5ff0_0 .net "result", 28 0, L_0000026727bc2ce0;  alias, 1 drivers
v0000026727ac5eb0_0 .net "select", 0 0, v0000026727b64390_0;  alias, 1 drivers
L_0000026727bc27e0 .concat [ 1 31 0 0], v0000026727b64390_0, L_0000026727b69880;
L_0000026727bc2600 .cmp/eq 32, L_0000026727bc27e0, L_0000026727b698c8;
L_0000026727bc2ce0 .functor MUXZ 29, L_0000026727bc2f60, v0000026727ae8670_0, L_0000026727bc2600, C4<>;
S_0000026727a39190 .scope module, "MUX_ULAIN_HIGHER" "MUX2_23bits" 3 148, 3 493 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v0000026727ac6450_0 .net *"_ivl_0", 31 0, L_0000026727b67bd0;  1 drivers
L_0000026727b69208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ac6590_0 .net *"_ivl_3", 30 0, L_0000026727b69208;  1 drivers
L_0000026727b69250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727ac66d0_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69250;  1 drivers
v0000026727ac6b30_0 .net *"_ivl_6", 0 0, L_0000026727b685d0;  1 drivers
v0000026727ac6bd0_0 .net "a", 22 0, L_0000026727b679f0;  alias, 1 drivers
v0000026727aa98b0_0 .net "b", 22 0, L_0000026727b68350;  alias, 1 drivers
v0000026727aa99f0_0 .net "result", 22 0, L_0000026727b671d0;  alias, 1 drivers
v0000026727a77bf0_0 .net "select", 0 0, v0000026727b64110_0;  alias, 1 drivers
L_0000026727b67bd0 .concat [ 1 31 0 0], v0000026727b64110_0, L_0000026727b69208;
L_0000026727b685d0 .cmp/eq 32, L_0000026727b67bd0, L_0000026727b69250;
L_0000026727b671d0 .functor MUXZ 23, L_0000026727b679f0, L_0000026727b68350, L_0000026727b685d0, C4<>;
S_0000026727a39320 .scope module, "MUX_ULAIN_LOWER" "MUX2_23bits" 3 141, 3 493 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v0000026727ae9610_0 .net *"_ivl_0", 31 0, L_0000026727b67770;  1 drivers
L_0000026727b69178 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ae83f0_0 .net *"_ivl_3", 30 0, L_0000026727b69178;  1 drivers
L_0000026727b691c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727ae9a70_0 .net/2u *"_ivl_4", 31 0, L_0000026727b691c0;  1 drivers
v0000026727ae9390_0 .net *"_ivl_6", 0 0, L_0000026727b68530;  1 drivers
v0000026727ae7e50_0 .net "a", 22 0, L_0000026727b679f0;  alias, 1 drivers
v0000026727ae85d0_0 .net "b", 22 0, L_0000026727b68350;  alias, 1 drivers
v0000026727ae80d0_0 .net "result", 22 0, L_0000026727b68850;  alias, 1 drivers
v0000026727ae92f0_0 .net "select", 0 0, L_0000026727ac9e30;  1 drivers
L_0000026727b67770 .concat [ 1 31 0 0], L_0000026727ac9e30, L_0000026727b69178;
L_0000026727b68530 .cmp/eq 32, L_0000026727b67770, L_0000026727b691c0;
L_0000026727b68850 .functor MUXZ 23, L_0000026727b679f0, L_0000026727b68350, L_0000026727b68530, C4<>;
S_0000026727a54140 .scope module, "arredonda" "arredonda" 3 235, 3 538 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "normalized";
    .port_info 2 /INPUT 8 "exp_in";
    .port_info 3 /OUTPUT 8 "exp_out";
    .port_info 4 /INPUT 29 "fract_in";
    .port_info 5 /OUTPUT 29 "fract_out";
v0000026727ae8210_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727ae9930_0 .net "exp_in", 7 0, L_0000026727bc24c0;  alias, 1 drivers
v0000026727ae8170_0 .var "exp_out", 7 0;
v0000026727ae8f30_0 .net "fract_in", 28 0, L_0000026727bc29c0;  alias, 1 drivers
v0000026727ae8670_0 .var "fract_out", 28 0;
v0000026727ae82b0_0 .net "normalized", 0 0, v0000026727b650b0_0;  alias, 1 drivers
v0000026727ae9430_0 .net "seguranca", 2 0, L_0000026727bc1520;  1 drivers
E_0000026727ac07c0 .event posedge, v0000026727ae8210_0;
L_0000026727bc1520 .part L_0000026727bc29c0, 0, 3;
S_0000026727a542d0 .scope module, "exp_ULA" "small_ULA" 3 127, 3 527 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "sum_mult_selector";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "exp_difference";
v0000026727ae7d10_0 .net *"_ivl_0", 31 0, L_0000026727b68c10;  1 drivers
v0000026727ae9250_0 .net *"_ivl_10", 7 0, L_0000026727b67630;  1 drivers
L_0000026727b690e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ae8350_0 .net *"_ivl_3", 30 0, L_0000026727b690e8;  1 drivers
L_0000026727b69130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ae99d0_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69130;  1 drivers
v0000026727ae8ad0_0 .net *"_ivl_6", 0 0, L_0000026727b67db0;  1 drivers
v0000026727ae8490_0 .net *"_ivl_8", 7 0, L_0000026727b67b30;  1 drivers
v0000026727ae8530_0 .net "a", 7 0, L_0000026727b67a90;  alias, 1 drivers
v0000026727ae94d0_0 .net "b", 7 0, L_0000026727b68170;  alias, 1 drivers
v0000026727ae8cb0_0 .net "exp_difference", 7 0, L_0000026727b688f0;  alias, 1 drivers
v0000026727ae8710_0 .net "sum_mult_selector", 0 0, v0000026727aee6e0_0;  alias, 1 drivers
L_0000026727b68c10 .concat [ 1 31 0 0], v0000026727aee6e0_0, L_0000026727b690e8;
L_0000026727b67db0 .cmp/eq 32, L_0000026727b68c10, L_0000026727b69130;
L_0000026727b67b30 .arith/sub 8, L_0000026727b67a90, L_0000026727b68170;
L_0000026727b67630 .arith/sum 8, L_0000026727b67a90, L_0000026727b68170;
L_0000026727b688f0 .functor MUXZ 8, L_0000026727b67630, L_0000026727b67b30, L_0000026727b67db0, C4<>;
S_0000026727a54460 .scope module, "fract_ULA" "ULA" 3 173, 3 587 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 29 "a";
    .port_info 3 /INPUT 29 "b";
    .port_info 4 /INPUT 23 "fractA";
    .port_info 5 /INPUT 23 "fractB";
    .port_info 6 /INPUT 1 "sign_a";
    .port_info 7 /INPUT 1 "sign_b";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /INPUT 1 "op";
    .port_info 10 /OUTPUT 29 "c";
    .port_info 11 /OUTPUT 1 "done";
    .port_info 12 /OUTPUT 1 "sign_c";
P_0000026727a6b200 .param/l "DONE" 0 3 601, +C4<00000000000000000000000000000100>;
P_0000026727a6b238 .param/l "IDLE" 0 3 601, +C4<00000000000000000000000000000000>;
P_0000026727a6b270 .param/l "MULT" 0 3 601, +C4<00000000000000000000000000000011>;
P_0000026727a6b2a8 .param/l "SOMA" 0 3 601, +C4<00000000000000000000000000000010>;
P_0000026727a6b2e0 .param/l "START" 0 3 601, +C4<00000000000000000000000000000001>;
P_0000026727a6b318 .param/l "TRATAR_MULT" 0 3 601, +C4<00000000000000000000000000000110>;
v0000026727ae8d50_0 .net *"_ivl_0", 0 0, L_0000026727bc17a0;  1 drivers
v0000026727ae9b10_0 .net *"_ivl_11", 23 0, L_0000026727bc1ac0;  1 drivers
v0000026727ae8df0_0 .net *"_ivl_12", 47 0, L_0000026727bc2a60;  1 drivers
v0000026727ae87b0_0 .net *"_ivl_16", 0 0, L_0000026727bc2060;  1 drivers
v0000026727ae8e90_0 .net *"_ivl_19", 23 0, L_0000026727bc1840;  1 drivers
L_0000026727b69490 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ae8850_0 .net/2u *"_ivl_2", 23 0, L_0000026727b69490;  1 drivers
v0000026727ae7c70_0 .net *"_ivl_20", 23 0, L_0000026727bc1de0;  1 drivers
v0000026727ae88f0_0 .net *"_ivl_23", 23 0, L_0000026727bc2ec0;  1 drivers
v0000026727ae8990_0 .net *"_ivl_24", 23 0, L_0000026727bc13e0;  1 drivers
v0000026727ae9750_0 .net *"_ivl_29", 0 0, L_0000026727bc2b00;  1 drivers
L_0000026727b69520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026727ae8fd0_0 .net/2u *"_ivl_30", 0 0, L_0000026727b69520;  1 drivers
v0000026727ae8a30_0 .net *"_ivl_33", 26 0, L_0000026727bc1980;  1 drivers
L_0000026727b69568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026727ae97f0_0 .net/2u *"_ivl_34", 0 0, L_0000026727b69568;  1 drivers
v0000026727ae9070_0 .net *"_ivl_36", 28 0, L_0000026727bc18e0;  1 drivers
v0000026727ae8b70_0 .net *"_ivl_5", 23 0, L_0000026727bc1d40;  1 drivers
v0000026727ae8030_0 .net *"_ivl_6", 47 0, L_0000026727bc2d80;  1 drivers
L_0000026727b694d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727ae9570_0 .net/2u *"_ivl_8", 23 0, L_0000026727b694d8;  1 drivers
v0000026727ae8c10_0 .net "a", 28 0, L_0000026727bc2560;  alias, 1 drivers
v0000026727ae9110_0 .net "b", 28 0, L_0000026727bc1ca0;  alias, 1 drivers
v0000026727ae91b0_0 .net "c", 28 0, L_0000026727bc2f60;  alias, 1 drivers
v0000026727ae96b0_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727ae9890_0 .var "counter", 4 0;
v0000026727ae7db0_0 .var "done", 0 0;
v0000026727ae7ef0_0 .net "fractA", 22 0, L_0000026727b679f0;  alias, 1 drivers
v0000026727ae7f90_0 .net "fractB", 22 0, L_0000026727b68350;  alias, 1 drivers
v0000026727aea360_0 .var "mult_result", 47 0;
v0000026727aea900_0 .net "multiplicador", 23 0, L_0000026727bc1fc0;  1 drivers
v0000026727aeb3a0_0 .net "multiplicando", 47 0, L_0000026727bc1700;  1 drivers
v0000026727aea5e0_0 .net "op", 0 0, v0000026727aee6e0_0;  alias, 1 drivers
v0000026727aea7c0_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727aeb620_0 .net "sign_a", 0 0, L_0000026727b67270;  alias, 1 drivers
v0000026727aea0e0_0 .net "sign_b", 0 0, L_0000026727b68b70;  alias, 1 drivers
v0000026727ae9e60_0 .var "sign_c", 0 0;
v0000026727aeb6c0_0 .var "soma_result", 28 0;
v0000026727aeb1c0_0 .net "start", 0 0, v0000026727b644d0_0;  alias, 1 drivers
v0000026727aea540_0 .var "states", 2 0;
E_0000026727ac0a40 .event anyedge, v0000026727aea7c0_0;
L_0000026727bc17a0 .cmp/gt 29, L_0000026727bc2560, L_0000026727bc1ca0;
L_0000026727bc1d40 .part L_0000026727bc2560, 3, 24;
L_0000026727bc2d80 .concat [ 24 24 0 0], L_0000026727bc1d40, L_0000026727b69490;
L_0000026727bc1ac0 .part L_0000026727bc1ca0, 3, 24;
L_0000026727bc2a60 .concat [ 24 24 0 0], L_0000026727bc1ac0, L_0000026727b694d8;
L_0000026727bc1700 .functor MUXZ 48, L_0000026727bc2a60, L_0000026727bc2d80, L_0000026727bc17a0, C4<>;
L_0000026727bc2060 .cmp/gt 29, L_0000026727bc1ca0, L_0000026727bc2560;
L_0000026727bc1840 .part L_0000026727bc2560, 3, 24;
L_0000026727bc1de0 .concat [ 24 0 0 0], L_0000026727bc1840;
L_0000026727bc2ec0 .part L_0000026727bc1ca0, 3, 24;
L_0000026727bc13e0 .concat [ 24 0 0 0], L_0000026727bc2ec0;
L_0000026727bc1fc0 .functor MUXZ 24, L_0000026727bc13e0, L_0000026727bc1de0, L_0000026727bc2060, C4<>;
L_0000026727bc2b00 .reduce/nor v0000026727aee6e0_0;
L_0000026727bc1980 .part v0000026727aea360_0, 21, 27;
L_0000026727bc18e0 .concat [ 1 27 1 0], L_0000026727b69568, L_0000026727bc1980, L_0000026727b69520;
L_0000026727bc2f60 .functor MUXZ 29, L_0000026727bc18e0, v0000026727aeb6c0_0, L_0000026727bc2b00, C4<>;
S_0000026727a6ef80 .scope module, "incremento_decremento" "incremento_decremento" 3 210, 3 715 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 2 "normalize_selector";
    .port_info 1 /INPUT 8 "exp_in";
    .port_info 2 /OUTPUT 8 "exp_out";
v0000026727aea680_0 .net *"_ivl_0", 31 0, L_0000026727bc12a0;  1 drivers
v0000026727aea220_0 .net *"_ivl_10", 7 0, L_0000026727bc2e20;  1 drivers
v0000026727aead60_0 .net *"_ivl_12", 31 0, L_0000026727bc22e0;  1 drivers
L_0000026727b697a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aeae00_0 .net *"_ivl_15", 29 0, L_0000026727b697a8;  1 drivers
L_0000026727b697f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000026727aea720_0 .net/2u *"_ivl_16", 31 0, L_0000026727b697f0;  1 drivers
v0000026727ae9d20_0 .net *"_ivl_18", 0 0, L_0000026727bc2380;  1 drivers
L_0000026727b69838 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000026727aeaf40_0 .net/2u *"_ivl_20", 7 0, L_0000026727b69838;  1 drivers
v0000026727aea400_0 .net *"_ivl_22", 7 0, L_0000026727bc2420;  1 drivers
v0000026727aea180_0 .net *"_ivl_24", 7 0, L_0000026727bc2c40;  1 drivers
L_0000026727b696d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aeb940_0 .net *"_ivl_3", 29 0, L_0000026727b696d0;  1 drivers
L_0000026727b69718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727aeaae0_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69718;  1 drivers
v0000026727aea2c0_0 .net *"_ivl_6", 0 0, L_0000026727bc1c00;  1 drivers
L_0000026727b69760 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000026727aeba80_0 .net/2u *"_ivl_8", 7 0, L_0000026727b69760;  1 drivers
v0000026727ae9c80_0 .net "exp_in", 7 0, L_0000026727bc1b60;  alias, 1 drivers
v0000026727aeab80_0 .net "exp_out", 7 0, L_0000026727bc24c0;  alias, 1 drivers
v0000026727aea4a0_0 .net "normalize_selector", 1 0, v0000026727b649d0_0;  alias, 1 drivers
L_0000026727bc12a0 .concat [ 2 30 0 0], v0000026727b649d0_0, L_0000026727b696d0;
L_0000026727bc1c00 .cmp/eq 32, L_0000026727bc12a0, L_0000026727b69718;
L_0000026727bc2e20 .arith/sum 8, L_0000026727bc1b60, L_0000026727b69760;
L_0000026727bc22e0 .concat [ 2 30 0 0], v0000026727b649d0_0, L_0000026727b697a8;
L_0000026727bc2380 .cmp/eq 32, L_0000026727bc22e0, L_0000026727b697f0;
L_0000026727bc2420 .arith/sub 8, L_0000026727bc1b60, L_0000026727b69838;
L_0000026727bc2c40 .functor MUXZ 8, L_0000026727bc1b60, L_0000026727bc2420, L_0000026727bc2380, C4<>;
L_0000026727bc24c0 .functor MUXZ 8, L_0000026727bc2c40, L_0000026727bc2e20, L_0000026727bc1c00, C4<>;
S_0000026727a6f110 .scope module, "left_right" "left_right" 3 229, 3 728 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 2 "normalize_selector";
    .port_info 2 /OUTPUT 29 "A_shifted";
v0000026727ae9f00_0 .net "A", 28 0, L_0000026727bc2ce0;  alias, 1 drivers
v0000026727ae9dc0_0 .net "A_shifted", 28 0, L_0000026727bc29c0;  alias, 1 drivers
v0000026727ae9fa0_0 .net *"_ivl_0", 31 0, L_0000026727bc26a0;  1 drivers
v0000026727aebb20_0 .net *"_ivl_10", 27 0, L_0000026727bc2740;  1 drivers
L_0000026727b699a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026727aeb120_0 .net *"_ivl_12", 0 0, L_0000026727b699a0;  1 drivers
v0000026727aeafe0_0 .net *"_ivl_14", 31 0, L_0000026727bc2880;  1 drivers
L_0000026727b699e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aeac20_0 .net *"_ivl_17", 29 0, L_0000026727b699e8;  1 drivers
L_0000026727b69a30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000026727aea040_0 .net/2u *"_ivl_18", 31 0, L_0000026727b69a30;  1 drivers
v0000026727aeb9e0_0 .net *"_ivl_20", 0 0, L_0000026727bc1200;  1 drivers
v0000026727aeaea0_0 .net *"_ivl_22", 28 0, L_0000026727bc2920;  1 drivers
v0000026727aeb260_0 .net *"_ivl_24", 27 0, L_0000026727bc1340;  1 drivers
L_0000026727b69a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026727aea860_0 .net *"_ivl_26", 0 0, L_0000026727b69a78;  1 drivers
v0000026727aeb580_0 .net *"_ivl_28", 28 0, L_0000026727bc1480;  1 drivers
L_0000026727b69910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aea9a0_0 .net *"_ivl_3", 29 0, L_0000026727b69910;  1 drivers
L_0000026727b69958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026727aeb300_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69958;  1 drivers
v0000026727aeb760_0 .net *"_ivl_6", 0 0, L_0000026727bc10c0;  1 drivers
v0000026727aeb800_0 .net *"_ivl_8", 28 0, L_0000026727bc1160;  1 drivers
v0000026727aeb8a0_0 .net "normalize_selector", 1 0, v0000026727b649d0_0;  alias, 1 drivers
L_0000026727bc26a0 .concat [ 2 30 0 0], v0000026727b649d0_0, L_0000026727b69910;
L_0000026727bc10c0 .cmp/eq 32, L_0000026727bc26a0, L_0000026727b69958;
L_0000026727bc2740 .part L_0000026727bc2ce0, 1, 28;
L_0000026727bc1160 .concat [ 28 1 0 0], L_0000026727bc2740, L_0000026727b699a0;
L_0000026727bc2880 .concat [ 2 30 0 0], v0000026727b649d0_0, L_0000026727b699e8;
L_0000026727bc1200 .cmp/eq 32, L_0000026727bc2880, L_0000026727b69a30;
L_0000026727bc1340 .part L_0000026727bc2ce0, 0, 28;
L_0000026727bc2920 .concat [ 1 28 0 0], L_0000026727b69a78, L_0000026727bc1340;
L_0000026727bc1480 .functor MUXZ 29, L_0000026727bc2ce0, L_0000026727bc2920, L_0000026727bc1200, C4<>;
L_0000026727bc29c0 .functor MUXZ 29, L_0000026727bc1480, L_0000026727bc1160, L_0000026727bc10c0, C4<>;
S_0000026727a6f2a0 .scope module, "regA" "Reg32" 3 96, 3 433 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_0000026727ac1a80 .param/l "N" 0 3 438, +C4<00000000000000000000000000100000>;
L_0000026727ac9c00 .functor OR 1, v0000026727b68f30_0, v0000026727b68030_0, C4<0>, C4<0>;
v0000026727aeaa40_0 .net *"_ivl_1", 0 0, L_0000026727ac9c00;  1 drivers
v0000026727aeb080_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727aeacc0_0 .net "load", 0 0, v0000026727b64930_0;  alias, 1 drivers
v0000026727aeb440_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727aeb4e0_0 .net "x", 31 0, v0000026727b67950_0;  alias, 1 drivers
v0000026727aee960_0 .var "x_out", 31 0;
E_0000026727ac0f40 .event posedge, L_0000026727ac9c00;
S_0000026727aeec60 .scope module, "regB" "Reg32" 3 101, 3 433 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_0000026727ac1800 .param/l "N" 0 3 438, +C4<00000000000000000000000000100000>;
L_0000026727ac9ea0 .functor OR 1, v0000026727b68f30_0, v0000026727b68030_0, C4<0>, C4<0>;
v0000026727aee820_0 .net *"_ivl_1", 0 0, L_0000026727ac9ea0;  1 drivers
v0000026727aece80_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727aed560_0 .net "load", 0 0, v0000026727b64930_0;  alias, 1 drivers
v0000026727aedf60_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727aeeaa0_0 .net "x", 31 0, v0000026727b683f0_0;  alias, 1 drivers
v0000026727aed7e0_0 .var "x_out", 31 0;
E_0000026727ac1ac0 .event posedge, L_0000026727ac9ea0;
S_0000026727aeedf0 .scope module, "regOP" "Reg1" 3 106, 3 458 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 1 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_0000026727ac0cc0 .param/l "N" 0 3 463, +C4<00000000000000000000000000000001>;
L_0000026727ac9340 .functor OR 1, v0000026727b68f30_0, v0000026727b68030_0, C4<0>, C4<0>;
v0000026727aed2e0_0 .net *"_ivl_1", 0 0, L_0000026727ac9340;  1 drivers
v0000026727aed600_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727aed6a0_0 .net "load", 0 0, v0000026727b64930_0;  alias, 1 drivers
v0000026727aed880_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727aed9c0_0 .net "x", 0 0, v0000026727b655b0_0;  alias, 1 drivers
v0000026727aee6e0_0 .var "x_out", 0 0;
E_0000026727ac18c0 .event negedge, L_0000026727ac9340;
S_0000026727a6f4d0 .scope module, "shift_right" "shift_right" 3 160, 3 516 0, S_0000026727a784d0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 8 "shift_num";
    .port_info 2 /OUTPUT 29 "A_shifted";
    .port_info 3 /INPUT 1 "sum_mult_selector";
v0000026727aed1a0_0 .net "A", 28 0, L_0000026727bc1f20;  1 drivers
v0000026727aee000_0 .net "A_shifted", 28 0, L_0000026727bc2560;  alias, 1 drivers
v0000026727aee8c0_0 .net *"_ivl_0", 31 0, L_0000026727b67310;  1 drivers
L_0000026727b692e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aedc40_0 .net *"_ivl_3", 30 0, L_0000026727b692e0;  1 drivers
L_0000026727b69328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026727aed380_0 .net/2u *"_ivl_4", 31 0, L_0000026727b69328;  1 drivers
v0000026727aed740_0 .net *"_ivl_6", 0 0, L_0000026727b68e90;  1 drivers
v0000026727aed240_0 .net *"_ivl_8", 28 0, L_0000026727bc2100;  1 drivers
v0000026727aee3c0_0 .net "shift_num", 7 0, L_0000026727b68df0;  alias, 1 drivers
v0000026727aedce0_0 .net "sum_mult_selector", 0 0, v0000026727aee6e0_0;  alias, 1 drivers
L_0000026727b67310 .concat [ 1 31 0 0], v0000026727aee6e0_0, L_0000026727b692e0;
L_0000026727b68e90 .cmp/eq 32, L_0000026727b67310, L_0000026727b69328;
L_0000026727bc2100 .shift/r 29, L_0000026727bc1f20, L_0000026727b68df0;
L_0000026727bc2560 .functor MUXZ 29, L_0000026727bc1f20, L_0000026727bc2100, L_0000026727b68e90, C4<>;
S_0000026727b66210 .scope module, "UC" "UC" 3 26, 3 251 0, S_0000026727acf450;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "exp_difference";
    .port_info 4 /INPUT 29 "big_ULA_out";
    .port_info 5 /INPUT 29 "fract_UC";
    .port_info 6 /INPUT 1 "done_ULA";
    .port_info 7 /INPUT 2 "op";
    .port_info 8 /OUTPUT 1 "inicializa";
    .port_info 9 /OUTPUT 1 "ULA_START";
    .port_info 10 /OUTPUT 1 "continue_selector";
    .port_info 11 /OUTPUT 1 "sum_mult_selector";
    .port_info 12 /OUTPUT 2 "normalize_selector";
    .port_info 13 /OUTPUT 1 "exp_fract_selector";
    .port_info 14 /OUTPUT 8 "shift_A";
    .port_info 15 /OUTPUT 1 "normalized";
    .port_info 16 /OUTPUT 1 "done";
P_0000026727a74fe0 .param/l "DONE" 0 3 281, +C4<00000000000000000000000000001000>;
P_0000026727a75018 .param/l "IDLE" 0 3 283, +C4<00000000000000000000000000001010>;
P_0000026727a75050 .param/l "arredonda" 0 3 280, +C4<00000000000000000000000000000111>;
P_0000026727a75088 .param/l "bigULA" 0 3 277, +C4<00000000000000000000000000000100>;
P_0000026727a750c0 .param/l "init" 0 3 273, +C4<00000000000000000000000000000000>;
P_0000026727a750f8 .param/l "normalizado" 0 3 282, +C4<00000000000000000000000000001001>;
P_0000026727a75130 .param/l "normalizing" 0 3 279, +C4<00000000000000000000000000000110>;
P_0000026727a75168 .param/l "selectRepeatedMux" 0 3 278, +C4<00000000000000000000000000000101>;
P_0000026727a751a0 .param/l "selectULAIN" 0 3 275, +C4<00000000000000000000000000000010>;
P_0000026727a751d8 .param/l "shiftaULAIN" 0 3 276, +C4<00000000000000000000000000000011>;
P_0000026727a75210 .param/l "smallULA" 0 3 274, +C4<00000000000000000000000000000001>;
v0000026727b644d0_0 .var "ULA_START", 0 0;
v0000026727b653d0_0 .net "big_ULA_out", 28 0, L_0000026727ac98f0;  alias, 1 drivers
v0000026727b65470_0 .net "clk", 0 0, v0000026727b68f30_0;  alias, 1 drivers
v0000026727b64390_0 .var "continue_selector", 0 0;
v0000026727b64c50_0 .var "done", 0 0;
v0000026727b641b0_0 .net "done_ULA", 0 0, v0000026727ae7db0_0;  alias, 1 drivers
v0000026727b65dd0_0 .net "exp_difference", 7 0, L_0000026727ac97a0;  alias, 1 drivers
v0000026727b64110_0 .var "exp_fract_selector", 0 0;
v0000026727b64430_0 .net "fract_UC", 28 0, L_0000026727ac9f80;  alias, 1 drivers
v0000026727b64930_0 .var "inicializa", 0 0;
v0000026727b649d0_0 .var "normalize_selector", 1 0;
v0000026727b650b0_0 .var "normalized", 0 0;
v0000026727b64d90_0 .net "op", 1 0, v0000026727b67130_0;  alias, 1 drivers
v0000026727b64a70_0 .net "reset", 0 0, v0000026727b68030_0;  alias, 1 drivers
v0000026727b64ed0_0 .var "shift_A", 7 0;
v0000026727b64f70_0 .net "start", 0 0, v0000026727b680d0_0;  alias, 1 drivers
v0000026727b65510_0 .var "state", 3 0;
v0000026727b655b0_0 .var "sum_mult_selector", 0 0;
E_0000026727ac0d40/0 .event anyedge, v0000026727aea7c0_0;
E_0000026727ac0d40/1 .event posedge, v0000026727ae8210_0;
E_0000026727ac0d40 .event/or E_0000026727ac0d40/0, E_0000026727ac0d40/1;
    .scope S_0000026727b66210;
T_0 ;
    %wait E_0000026727ac0d40;
    %load/vec4 v0000026727b64a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026727b65510_0;
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %load/vec4 v0000026727b64c50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v0000026727b64f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
T_0.15 ;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0000026727b641b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
T_0.17 ;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0000026727b64430_0;
    %parti/s 3, 26, 6;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026727b64430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
T_0.19 ;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0000026727b64c50_0;
    %pad/u 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000026727b64f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000026727b65510_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000026727b64c50_0;
    %pad/u 4;
    %assign/vec4 v0000026727b65510_0, 0;
T_0.21 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026727b66210;
T_1 ;
    %wait E_0000026727ac07c0;
    %load/vec4 v0000026727b65510_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v0000026727b64a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b644d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64390_0, 0;
    %load/vec4 v0000026727b64d90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000026727b655b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b650b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64c50_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b64930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b644d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64390_0, 0;
    %load/vec4 v0000026727b64d90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000026727b655b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b650b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64c50_0, 0;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0000026727b64d90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000026727b655b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64930_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0000026727b65dd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b64110_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0000026727b65dd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727b64110_0, 0;
T_1.16 ;
T_1.15 ;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0000026727b64d90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026727b64ed0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0000026727b65dd0_0;
    %assign/vec4 v0000026727b64ed0_0, 0;
T_1.19 ;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0000026727b64d90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000026727b655b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b644d0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0000026727b653d0_0;
    %parti/s 2, 27, 6;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0000026727b653d0_0;
    %parti/s 1, 26, 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
T_1.23 ;
T_1.21 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026727b649d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b64390_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b650b0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727b64c50_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026727a6f2a0;
T_2 ;
    %wait E_0000026727ac0f40;
    %load/vec4 v0000026727aeb440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026727aee960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026727aeacc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000026727aeb4e0_0;
    %assign/vec4 v0000026727aee960_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026727aeec60;
T_3 ;
    %wait E_0000026727ac1ac0;
    %load/vec4 v0000026727aedf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026727aed7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026727aed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026727aeeaa0_0;
    %assign/vec4 v0000026727aed7e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026727aeedf0;
T_4 ;
    %wait E_0000026727ac18c0;
    %load/vec4 v0000026727aed880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727aee6e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026727aed6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000026727aed9c0_0;
    %assign/vec4 v0000026727aee6e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026727a54460;
T_5 ;
    %wait E_0000026727ac0a40;
    %load/vec4 v0000026727aea7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026727a54460;
T_6 ;
    %wait E_0000026727ac07c0;
    %load/vec4 v0000026727aea540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000026727aeb1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000026727aea5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
T_6.9 ;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000026727ae9890_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
T_6.11 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026727a54460;
T_7 ;
    %wait E_0000026727ac07c0;
    %load/vec4 v0000026727aea7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026727aea540_0, 0;
T_7.0 ;
    %load/vec4 v0000026727aea540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026727ae7db0_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026727ae9890_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000026727aea360_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000026727aeb620_0;
    %load/vec4 v0000026727aea0e0_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0000026727ae8c10_0;
    %load/vec4 v0000026727ae9110_0;
    %add;
    %assign/vec4 v0000026727aeb6c0_0, 0;
    %load/vec4 v0000026727aeb620_0;
    %assign/vec4 v0000026727ae9e60_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000026727aeb620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %cmp/u;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %sub;
    %assign/vec4 v0000026727aeb6c0_0, 0;
    %load/vec4 v0000026727aeb620_0;
    %assign/vec4 v0000026727ae9e60_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %sub;
    %assign/vec4 v0000026727aeb6c0_0, 0;
    %load/vec4 v0000026727aea0e0_0;
    %assign/vec4 v0000026727ae9e60_0, 0;
T_7.13 ;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %sub;
    %assign/vec4 v0000026727aeb6c0_0, 0;
    %load/vec4 v0000026727aeb620_0;
    %assign/vec4 v0000026727ae9e60_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0000026727ae9110_0;
    %load/vec4 v0000026727ae8c10_0;
    %sub;
    %assign/vec4 v0000026727aeb6c0_0, 0;
    %load/vec4 v0000026727aea0e0_0;
    %assign/vec4 v0000026727ae9e60_0, 0;
T_7.15 ;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000026727aeb620_0;
    %load/vec4 v0000026727aea0e0_0;
    %xor;
    %assign/vec4 v0000026727ae9e60_0, 0;
    %load/vec4 v0000026727aea900_0;
    %load/vec4 v0000026727ae9890_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0000026727aea360_0;
    %load/vec4 v0000026727aeb3a0_0;
    %ix/getv 4, v0000026727ae9890_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000026727aea360_0, 0;
T_7.16 ;
    %load/vec4 v0000026727ae9890_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026727ae9890_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026727ae7db0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026727a54140;
T_8 ;
    %wait E_0000026727ac07c0;
    %load/vec4 v0000026727ae9930_0;
    %assign/vec4 v0000026727ae8170_0, 0;
    %load/vec4 v0000026727ae9430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %load/vec4 v0000026727ae8f30_0;
    %parti/s 26, 3, 3;
    %addi 1, 0, 26;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026727ae9430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %load/vec4 v0000026727ae8f30_0;
    %parti/s 26, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000026727ae8f30_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %load/vec4 v0000026727ae8f30_0;
    %parti/s 26, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
    %load/vec4 v0000026727ae8f30_0;
    %parti/s 26, 3, 3;
    %addi 1, 0, 26;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026727ae8670_0, 4, 5;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026727acf2c0;
T_9 ;
    %vpi_call 2 25 "$dumpfile", "_testbenches/vvp/floating_point.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026727acf450 {0 0 0};
    %pushi/vec4 3221225487, 0, 32;
    %store/vec4 v0000026727b67950_0, 0, 32;
    %pushi/vec4 3246391303, 0, 32;
    %store/vec4 v0000026727b683f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026727b67130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68f30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026727b680d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %delay 28000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v0000026727b67950_0, 0, 32;
    %pushi/vec4 3221225479, 0, 32;
    %store/vec4 v0000026727b683f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026727b67130_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v0000026727b67950_0, 0, 32;
    %pushi/vec4 3221225479, 0, 32;
    %store/vec4 v0000026727b683f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026727b67130_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v0000026727b67950_0, 0, 32;
    %pushi/vec4 3246391303, 0, 32;
    %store/vec4 v0000026727b683f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026727b67130_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026727b68030_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000026727acf2c0;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v0000026727b68f30_0;
    %inv;
    %store/vec4 v0000026727b68f30_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\floating_point_tb.v";
    ".\floating_point.v";
