INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
