# Arithmetic-and-Logical-Unit-8-bit
##8-bit Arithmetic Logic Unit (ALU) in Verilog This repository contains the source code for a simple 8-bit Arithmetic Logic Unit (ALU) designed in Verilog. The project demonstrates fundamental digital logic design concepts by building individual functional units for arithmetic and bitwise logic, and then integrating them into a complete system controlled by a multiplexer.

The entire system is verified using a SystemVerilog testbench.

##âœ¨ Features The ALU accepts two 8-bit inputs (A and B) and performs one of eight operations based on a 3-bit select line (Sel):

Sel Operation Description 000 ||A + B || Addition || A - B || Subtraction 001 || A * B || Multiplication 010 || A AND B || Bitwise AND 011 || A OR B || Bitwise OR 100 || A XOR B || Bitwise XOR 101 || Bitwise NOT of input A 110 ||  NOT B || Bitwise NOT of input B 111||

##ðŸ“‚ Project Structure The project is broken down into several modular Verilog files:

. â”œâ”€â”€ ALU_System.v # Top-level module integrating all units. â”œâ”€â”€ ALU.v # The core 8-to-1 MUX for selecting the operation result. â”‚ â”œâ”€â”€ 8_bit_Adder.v # 8-bit Ripple Carry Adder. â”œâ”€â”€ SUB_8_bit.v # 8-bit Subtractor. â”œâ”€â”€ 8bit_Mul.v # 8-bit Multiplier. â”‚ â”œâ”€â”€ AND.v # Bitwise AND gate. â”œâ”€â”€ OR.v # Bitwise OR gate. â”œâ”€â”€ XOR.v # Bitwise XOR gate. â”œâ”€â”€ NOT1.v # Bitwise NOT gate. â”‚ â””â”€â”€ ALU_System_tb.v # SystemVerilog testbench to verify all operations.
