{"vcs1":{"timestamp_begin":1696902546.873990311, "rt":0.86, "ut":0.30, "st":0.29}}
{"vcselab":{"timestamp_begin":1696902547.905697721, "rt":0.92, "ut":0.52, "st":0.28}}
{"link":{"timestamp_begin":1696902548.977044018, "rt":0.93, "ut":0.15, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696902546.047466953}
{"VCS_COMP_START_TIME": 1696902546.047466953}
{"VCS_COMP_END_TIME": 1696902550.080229820}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338116}}
{"stitch_vcselab": {"peak_mem": 238956}}
