RISC-V CPU with 2 stage pipeline, FYI: https://inst.eecs.berkeley.edu/~cs61c/su20/projects/proj3/
  
If you have any question for my implementation, please feel free to contact me.
