// Seed: 2700803971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2
);
  uwire id_4 = id_1;
  wire  id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input  tri0 id_0,
    output wire id_1
);
  tri id_3;
  id_4 :
  assert property (@(negedge id_3) id_3)
  else $display;
  assign id_3 = 1'h0 && 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  wire id_6;
endmodule
