// Seed: 10987412
module module_0 (
    input wand id_0,
    input tri  id_1
);
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_20 = 32'd45
) (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7
    , id_17,
    input wand id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    output supply0 id_13,
    input tri id_14,
    input wor id_15
);
  parameter id_18 = -1;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_13 = (-1);
  wire id_19, _id_20;
  wire id_21;
  logic [7:0] id_22;
  logic [1 : !  id_20] id_23;
  assign id_22[1===-1] = id_19;
endmodule
