// Seed: 1424032089
module module_0 (
    input tri id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd42
) (
    output tri0 id_0,
    output tri id_1,
    output wand id_2,
    input supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    input wire _id_6,
    input tri0 id_7,
    input tri id_8
);
  assign id_4 = id_6;
  id_10 :
  assert property (@(negedge 1 && -1) id_3)
  else $signed(19);
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_8,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire [id_6 : id_6] id_11;
endmodule
