vhdtdtfi -lib work pwm.vhd -prj PWM -o pwm.spl -module pwm -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 pwm.spl {C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/pwm.sym} 
xst -intstyle ise -ifn "C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/pwm.xst" -ofn "C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/pwm.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim pwm.ngc pwm_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc pwm.ucf -p xc6slx9-tqg144-3 "pwm.ngc" pwm.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o pwm_map.ncd pwm.ngd pwm.pcf 
par -w -intstyle ise -ol high -mt off pwm_map.ncd pwm.ncd pwm.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml pwm.twx pwm.ncd -o pwm.twr pwm.pcf -ucf pwm.ucf 
bitgen -intstyle ise -f pwm.ut pwm.ncd 
