// Seed: 1708126261
module module_0 (
    output tri0 id_0
);
  parameter id_2 = 1;
  wire  id_3;
  logic id_4 = id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7
);
  parameter id_9 = -1;
  parameter id_10 = id_9;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_7 = 1;
  parameter id_8 = id_7;
endmodule
