{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667885380065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667885380066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 23:29:39 2022 " "Processing started: Mon Nov 07 23:29:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667885380066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885380066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUARM -c CPUARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUARM -c CPUARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885380066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667885380629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667885380629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageromc.sv 1 1 " "Found 1 design units, including 1 entities, in source file imageromc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROMC " "Found entity 1: ImageROMC" {  } { { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageCounter " "Found entity 1: ImageCounter" {  } { { "ImageCounter.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageromtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imageromtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROMTB " "Found entity 1: ImageROMTB" {  } { { "ImageROMTB.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemTB " "Found entity 1: DataMemTB" {  } { { "DataMemTB.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/DataMemTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file insmemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InsMemTB " "Found entity 1: InsMemTB" {  } { { "InsMemTB.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/InsMemTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file insmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InsMemory " "Found entity 1: InsMemory" {  } { { "InsMemory.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/InsMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outdatat InsMemory.sv(14) " "Verilog HDL Implicit Net warning at InsMemory.sv(14): created implicit net for \"outdatat\"" {  } { { "InsMemory.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/InsMemory.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667885393253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROMC ImageROMC:Irom " "Elaborating entity \"ImageROMC\" for hierarchy \"ImageROMC:Irom\"" {  } { { "CPU.sv" "Irom" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageCounter ImageROMC:Irom\|ImageCounter:pc " "Elaborating entity \"ImageCounter\" for hierarchy \"ImageROMC:Irom\|ImageCounter:pc\"" {  } { { "ImageROMC.sv" "pc" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ImageCounter.sv(10) " "Verilog HDL assignment warning at ImageCounter.sv(10): truncated value with size 32 to match size of target (14)" {  } { { "ImageCounter.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageCounter.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667885393256 "|ImageROMC|ImageCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM ImageROMC:Irom\|ImageROM:memoria " "Elaborating entity \"ImageROM\" for hierarchy \"ImageROMC:Irom\|ImageROM:memoria\"" {  } { { "ImageROMC.sv" "memoria" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "altsyncram_component" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file EncryptedImage.mif " "Parameter \"init_file\" = \"EncryptedImage.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667885393310 ""}  } { { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667885393310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndg1 " "Found entity 1: altsyncram_ndg1" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndg1 ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated " "Elaborating entity \"altsyncram_ndg1\" for hierarchy \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_ndg1.tdf" "rden_decode" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667885393496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885393496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_ndg1.tdf" "mux2" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:RAM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:RAM\"" {  } { { "CPU.sv" "RAM" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885393500 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "52 0 15 DataMemory.sv(11) " "Verilog HDL warning at DataMemory.sv(11): number of words (52) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "DataMemory.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/DataMemory.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667885393501 "|CPU|DataMemory:RAM"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a0 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a1 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a2 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a3 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a4 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a5 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a6 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a7 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a8 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a9 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a10 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a11 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a12 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a13 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a14 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a15 " "Synthesized away node \"ImageROMC:Irom\|ImageROM:memoria\|altsyncram:altsyncram_component\|altsyncram_ndg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/db/altsyncram_ndg1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ImageROM.v" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROM.v" 82 0 0 } } { "ImageROMC.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/ImageROMC.sv" 8 0 0 } } { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885393601 "|CPU|ImageROMC:Irom|ImageROM:memoria|altsyncram:altsyncram_component|altsyncram_ndg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1667885393601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1667885393601 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667885393987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667885394015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667885394204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667885394204 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885394260 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885394260 "|CPU|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "CPU.sv" "" { Text "C:/Users/david/OneDrive/Documents/TEC/Taller-D/Proyecto-Taller/Proyecto/CPU.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667885394260 "|CPU|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667885394260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667885394261 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667885394261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667885394261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667885394286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 23:29:54 2022 " "Processing ended: Mon Nov 07 23:29:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667885394286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667885394286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667885394286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667885394286 ""}
