# Generated by Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os)

.model XORMultiPortMemory
.inputs clock reset io_wrAddr_0[0] io_wrAddr_0[1] io_wrAddr_0[2] io_wrAddr_0[3] io_wrAddr_1[0] io_wrAddr_1[1] io_wrAddr_1[2] io_wrAddr_1[3] io_wrData_0[0] io_wrData_0[1] io_wrData_0[2] io_wrData_0[3] io_wrData_0[4] io_wrData_0[5] io_wrData_0[6] io_wrData_0[7] io_wrData_1[0] io_wrData_1[1] io_wrData_1[2] io_wrData_1[3] io_wrData_1[4] io_wrData_1[5] io_wrData_1[6] io_wrData_1[7] io_wrEna_0 io_wrEna_1 io_rdAddr_0[0] io_rdAddr_0[1] io_rdAddr_0[2] io_rdAddr_0[3] io_rdAddr_1[0] io_rdAddr_1[1] io_rdAddr_1[2] io_rdAddr_1[3]
.outputs io_rdData_0[0] io_rdData_0[1] io_rdData_0[2] io_rdData_0[3] io_rdData_0[4] io_rdData_0[5] io_rdData_0[6] io_rdData_0[7] io_rdData_1[0] io_rdData_1[1] io_rdData_1[2] io_rdData_1[3] io_rdData_1[4] io_rdData_1[5] io_rdData_1[6] io_rdData_1[7]
.names $false
.names $true
1
.names $undef
.names Memory_2.io_rdData[0] Memory_4.io_rdData[0] io_rdData_0[0]
10 1
01 1
.names Memory_2.io_rdData[1] Memory_4.io_rdData[1] io_rdData_0[1]
10 1
01 1
.names Memory_2.io_rdData[2] Memory_4.io_rdData[2] io_rdData_0[2]
10 1
01 1
.names Memory_2.io_rdData[3] Memory_4.io_rdData[3] io_rdData_0[3]
10 1
01 1
.names Memory_2.io_rdData[4] Memory_4.io_rdData[4] io_rdData_0[4]
10 1
01 1
.names Memory_2.io_rdData[5] Memory_4.io_rdData[5] io_rdData_0[5]
10 1
01 1
.names Memory_2.io_rdData[6] Memory_4.io_rdData[6] io_rdData_0[6]
10 1
01 1
.names Memory_2.io_rdData[7] Memory_4.io_rdData[7] io_rdData_0[7]
10 1
01 1
.names Memory_3.io_rdData[0] Memory_5.io_rdData[0] io_rdData_1[0]
10 1
01 1
.names Memory_3.io_rdData[1] Memory_5.io_rdData[1] io_rdData_1[1]
10 1
01 1
.names Memory_3.io_rdData[2] Memory_5.io_rdData[2] io_rdData_1[2]
10 1
01 1
.names Memory_3.io_rdData[3] Memory_5.io_rdData[3] io_rdData_1[3]
10 1
01 1
.names Memory_3.io_rdData[4] Memory_5.io_rdData[4] io_rdData_1[4]
10 1
01 1
.names Memory_3.io_rdData[5] Memory_5.io_rdData[5] io_rdData_1[5]
10 1
01 1
.names Memory_3.io_rdData[6] Memory_5.io_rdData[6] io_rdData_1[6]
10 1
01 1
.names Memory_3.io_rdData[7] Memory_5.io_rdData[7] io_rdData_1[7]
10 1
01 1
.names io_wrData_0[0] Memory_1.io_rdData[0] Memory_2_io_wrData[0]
10 1
01 1
.names io_wrData_0[1] Memory_1.io_rdData[1] Memory_2_io_wrData[1]
10 1
01 1
.names io_wrData_0[2] Memory_1.io_rdData[2] Memory_2_io_wrData[2]
10 1
01 1
.names io_wrData_0[3] Memory_1.io_rdData[3] Memory_2_io_wrData[3]
10 1
01 1
.names io_wrData_0[4] Memory_1.io_rdData[4] Memory_2_io_wrData[4]
10 1
01 1
.names io_wrData_0[5] Memory_1.io_rdData[5] Memory_2_io_wrData[5]
10 1
01 1
.names io_wrData_0[6] Memory_1.io_rdData[6] Memory_2_io_wrData[6]
10 1
01 1
.names io_wrData_0[7] Memory_1.io_rdData[7] Memory_2_io_wrData[7]
10 1
01 1
.names io_wrData_1[0] Memory.io_rdData[0] Memory_1_io_wrData[0]
10 1
01 1
.names io_wrData_1[1] Memory.io_rdData[1] Memory_1_io_wrData[1]
10 1
01 1
.names io_wrData_1[2] Memory.io_rdData[2] Memory_1_io_wrData[2]
10 1
01 1
.names io_wrData_1[3] Memory.io_rdData[3] Memory_1_io_wrData[3]
10 1
01 1
.names io_wrData_1[4] Memory.io_rdData[4] Memory_1_io_wrData[4]
10 1
01 1
.names io_wrData_1[5] Memory.io_rdData[5] Memory_1_io_wrData[5]
10 1
01 1
.names io_wrData_1[6] Memory.io_rdData[6] Memory_1_io_wrData[6]
10 1
01 1
.names io_wrData_1[7] Memory.io_rdData[7] Memory_1_io_wrData[7]
10 1
01 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] Memory.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory.mem[0][0] Memory.mem[1][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory.mem[0][1] Memory.mem[1][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory.mem[0][2] Memory.mem[1][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory.mem[0][3] Memory.mem[1][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory.mem[0][4] Memory.mem[1][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory.mem[0][5] Memory.mem[1][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory.mem[0][6] Memory.mem[1][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory.mem[0][7] Memory.mem[1][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory.mem[2][0] Memory.mem[3][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory.mem[2][1] Memory.mem[3][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory.mem[2][2] Memory.mem[3][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory.mem[2][3] Memory.mem[3][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory.mem[2][4] Memory.mem[3][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory.mem[2][5] Memory.mem[3][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory.mem[2][6] Memory.mem[3][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory.mem[2][7] Memory.mem[3][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory.mem[4][0] Memory.mem[5][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory.mem[4][1] Memory.mem[5][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory.mem[4][2] Memory.mem[5][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory.mem[4][3] Memory.mem[5][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory.mem[4][4] Memory.mem[5][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory.mem[4][5] Memory.mem[5][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory.mem[4][6] Memory.mem[5][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory.mem[4][7] Memory.mem[5][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory.mem[6][0] Memory.mem[7][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory.mem[6][1] Memory.mem[7][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory.mem[6][2] Memory.mem[7][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory.mem[6][3] Memory.mem[7][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory.mem[6][4] Memory.mem[7][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory.mem[6][5] Memory.mem[7][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory.mem[6][6] Memory.mem[7][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory.mem[6][7] Memory.mem[7][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory.mem[8][0] Memory.mem[9][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory.mem[8][1] Memory.mem[9][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory.mem[8][2] Memory.mem[9][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory.mem[8][3] Memory.mem[9][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory.mem[8][4] Memory.mem[9][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory.mem[8][5] Memory.mem[9][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory.mem[8][6] Memory.mem[9][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory.mem[8][7] Memory.mem[9][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory.mem[10][0] Memory.mem[11][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory.mem[10][1] Memory.mem[11][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory.mem[10][2] Memory.mem[11][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory.mem[10][3] Memory.mem[11][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory.mem[10][4] Memory.mem[11][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory.mem[10][5] Memory.mem[11][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory.mem[10][6] Memory.mem[11][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory.mem[10][7] Memory.mem[11][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory.mem[12][0] Memory.mem[13][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory.mem[12][1] Memory.mem[13][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory.mem[12][2] Memory.mem[13][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory.mem[12][3] Memory.mem[13][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory.mem[12][4] Memory.mem[13][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory.mem[12][5] Memory.mem[13][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory.mem[12][6] Memory.mem[13][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory.mem[12][7] Memory.mem[13][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory.mem[14][0] Memory.mem[15][0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory.mem[14][1] Memory.mem[15][1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory.mem[14][2] Memory.mem[15][2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory.mem[14][3] Memory.mem[15][3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory.mem[14][4] Memory.mem[15][4] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory.mem[14][5] Memory.mem[15][5] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory.mem[14][6] Memory.mem[15][6] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory.mem[14][7] Memory.mem[15][7] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory.mem[0][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory.mem[0][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory.mem[0][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory.mem[0][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory.mem[0][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory.mem[0][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory.mem[0][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory.mem[0][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory.mem[1][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory.mem[1][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory.mem[1][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory.mem[1][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory.mem[1][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory.mem[1][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory.mem[1][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory.mem[1][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory.mem[2][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory.mem[2][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory.mem[2][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory.mem[2][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory.mem[2][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory.mem[2][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory.mem[2][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory.mem[2][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory.mem[3][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory.mem[3][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory.mem[3][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory.mem[3][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory.mem[3][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory.mem[3][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory.mem[3][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory.mem[3][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory.mem[4][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory.mem[4][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory.mem[4][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory.mem[4][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory.mem[4][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory.mem[4][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory.mem[4][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory.mem[4][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory.mem[5][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory.mem[5][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory.mem[5][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory.mem[5][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory.mem[5][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory.mem[5][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory.mem[5][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory.mem[5][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory.mem[6][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory.mem[6][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory.mem[6][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory.mem[6][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory.mem[6][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory.mem[6][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory.mem[6][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory.mem[6][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory.mem[7][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory.mem[7][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory.mem[7][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory.mem[7][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory.mem[7][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory.mem[7][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory.mem[7][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory.mem[7][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory.mem[8][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory.mem[8][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory.mem[8][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory.mem[8][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory.mem[8][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory.mem[8][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory.mem[8][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory.mem[8][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory.mem[9][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory.mem[9][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory.mem[9][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory.mem[9][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory.mem[9][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory.mem[9][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory.mem[9][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory.mem[9][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory.mem[10][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory.mem[10][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory.mem[10][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory.mem[10][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory.mem[10][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory.mem[10][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory.mem[10][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory.mem[10][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory.mem[11][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory.mem[11][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory.mem[11][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory.mem[11][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory.mem[11][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory.mem[11][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory.mem[11][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory.mem[11][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory.mem[12][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory.mem[12][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory.mem[12][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory.mem[12][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory.mem[12][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory.mem[12][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory.mem[12][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory.mem[12][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory.mem[13][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory.mem[13][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory.mem[13][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory.mem[13][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory.mem[13][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory.mem[13][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory.mem[13][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory.mem[13][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory.mem[14][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory.mem[14][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory.mem[14][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory.mem[14][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory.mem[14][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory.mem[14][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory.mem[14][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory.mem[14][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory.mem[15][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory.mem[15][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory.mem[15][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory.mem[15][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory.mem[15][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory.mem[15][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory.mem[15][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory.mem[15][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[0] Memory.mem[0][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[1] Memory.mem[0][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[2] Memory.mem[0][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[3] Memory.mem[0][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[4] Memory.mem[0][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[5] Memory.mem[0][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[6] Memory.mem[0][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$127[7] Memory.mem[0][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[0] Memory.mem[4][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[1] Memory.mem[4][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[2] Memory.mem[4][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[3] Memory.mem[4][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[4] Memory.mem[4][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[5] Memory.mem[4][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[6] Memory.mem[4][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$165[7] Memory.mem[4][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[0] Memory.mem[3][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[1] Memory.mem[3][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[2] Memory.mem[3][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[3] Memory.mem[3][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[4] Memory.mem[3][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[5] Memory.mem[3][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[6] Memory.mem[3][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$155[7] Memory.mem[3][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[0] Memory.mem[1][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[1] Memory.mem[1][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[2] Memory.mem[1][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[3] Memory.mem[1][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[4] Memory.mem[1][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[5] Memory.mem[1][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[6] Memory.mem[1][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$137[7] Memory.mem[1][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[0] Memory.mem[6][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[1] Memory.mem[6][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[2] Memory.mem[6][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[3] Memory.mem[6][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[4] Memory.mem[6][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[5] Memory.mem[6][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[6] Memory.mem[6][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$177[7] Memory.mem[6][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[0] Memory.mem[7][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[1] Memory.mem[7][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[2] Memory.mem[7][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[3] Memory.mem[7][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[4] Memory.mem[7][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[5] Memory.mem[7][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[6] Memory.mem[7][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$183[7] Memory.mem[7][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[0] Memory.mem[5][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[1] Memory.mem[5][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[2] Memory.mem[5][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[3] Memory.mem[5][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[4] Memory.mem[5][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[5] Memory.mem[5][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[6] Memory.mem[5][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$171[7] Memory.mem[5][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[0] Memory.mem[2][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[1] Memory.mem[2][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[2] Memory.mem[2][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[3] Memory.mem[2][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[4] Memory.mem[2][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[5] Memory.mem[2][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[6] Memory.mem[2][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$147[7] Memory.mem[2][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[0] Memory.mem[8][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[1] Memory.mem[8][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[2] Memory.mem[8][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[3] Memory.mem[8][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[4] Memory.mem[8][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[5] Memory.mem[8][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[6] Memory.mem[8][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$193[7] Memory.mem[8][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[0] Memory.mem[9][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[1] Memory.mem[9][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[2] Memory.mem[9][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[3] Memory.mem[9][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[4] Memory.mem[9][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[5] Memory.mem[9][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[6] Memory.mem[9][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$199[7] Memory.mem[9][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[0] Memory.mem[10][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[1] Memory.mem[10][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[2] Memory.mem[10][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[3] Memory.mem[10][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[4] Memory.mem[10][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[5] Memory.mem[10][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[6] Memory.mem[10][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$205[7] Memory.mem[10][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[0] Memory.mem[11][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[1] Memory.mem[11][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[2] Memory.mem[11][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[3] Memory.mem[11][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[4] Memory.mem[11][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[5] Memory.mem[11][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[6] Memory.mem[11][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$211[7] Memory.mem[11][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[0] Memory.mem[12][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[1] Memory.mem[12][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[2] Memory.mem[12][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[3] Memory.mem[12][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[4] Memory.mem[12][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[5] Memory.mem[12][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[6] Memory.mem[12][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$219[7] Memory.mem[12][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[0] Memory.mem[13][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[1] Memory.mem[13][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[2] Memory.mem[13][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[3] Memory.mem[13][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[4] Memory.mem[13][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[5] Memory.mem[13][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[6] Memory.mem[13][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$225[7] Memory.mem[13][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[0] Memory.mem[14][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[1] Memory.mem[14][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[2] Memory.mem[14][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[3] Memory.mem[14][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[4] Memory.mem[14][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[5] Memory.mem[14][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[6] Memory.mem[14][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$231[7] Memory.mem[14][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[0] Memory.mem[15][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[1] Memory.mem[15][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[2] Memory.mem[15][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[3] Memory.mem[15][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[4] Memory.mem[15][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[5] Memory.mem[15][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[6] Memory.mem[15][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$237[7] Memory.mem[15][7] re clock 2
.latch io_wrAddr_1[0] $techmap\Memory.$memory\mem$rdreg[0]$q$64[0] re clock 2
.latch io_wrAddr_1[1] $techmap\Memory.$memory\mem$rdreg[0]$q$64[1] re clock 2
.latch io_wrAddr_1[2] $techmap\Memory.$memory\mem$rdreg[0]$q$64[2] re clock 2
.latch io_wrAddr_1[3] $techmap\Memory.$memory\mem$rdreg[0]$q$64[3] re clock 2
.names $techmap\Memory.$auto$rtlil.cc:1629:And$233 io_wrEna_0 $techmap\Memory.$memory\mem$wren[15][0][0]$y$235
11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] Memory_1.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory_1.mem[0][0] Memory_1.mem[1][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory_1.mem[0][1] Memory_1.mem[1][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory_1.mem[0][2] Memory_1.mem[1][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory_1.mem[0][3] Memory_1.mem[1][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory_1.mem[0][4] Memory_1.mem[1][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory_1.mem[0][5] Memory_1.mem[1][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory_1.mem[0][6] Memory_1.mem[1][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory_1.mem[0][7] Memory_1.mem[1][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory_1.mem[2][0] Memory_1.mem[3][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory_1.mem[2][1] Memory_1.mem[3][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory_1.mem[2][2] Memory_1.mem[3][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory_1.mem[2][3] Memory_1.mem[3][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory_1.mem[2][4] Memory_1.mem[3][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory_1.mem[2][5] Memory_1.mem[3][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory_1.mem[2][6] Memory_1.mem[3][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory_1.mem[2][7] Memory_1.mem[3][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory_1.mem[4][0] Memory_1.mem[5][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory_1.mem[4][1] Memory_1.mem[5][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory_1.mem[4][2] Memory_1.mem[5][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory_1.mem[4][3] Memory_1.mem[5][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory_1.mem[4][4] Memory_1.mem[5][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory_1.mem[4][5] Memory_1.mem[5][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory_1.mem[4][6] Memory_1.mem[5][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory_1.mem[4][7] Memory_1.mem[5][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory_1.mem[6][0] Memory_1.mem[7][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory_1.mem[6][1] Memory_1.mem[7][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory_1.mem[6][2] Memory_1.mem[7][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory_1.mem[6][3] Memory_1.mem[7][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory_1.mem[6][4] Memory_1.mem[7][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory_1.mem[6][5] Memory_1.mem[7][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory_1.mem[6][6] Memory_1.mem[7][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory_1.mem[6][7] Memory_1.mem[7][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory_1.mem[8][0] Memory_1.mem[9][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory_1.mem[8][1] Memory_1.mem[9][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory_1.mem[8][2] Memory_1.mem[9][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory_1.mem[8][3] Memory_1.mem[9][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory_1.mem[8][4] Memory_1.mem[9][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory_1.mem[8][5] Memory_1.mem[9][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory_1.mem[8][6] Memory_1.mem[9][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory_1.mem[8][7] Memory_1.mem[9][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory_1.mem[10][0] Memory_1.mem[11][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory_1.mem[10][1] Memory_1.mem[11][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory_1.mem[10][2] Memory_1.mem[11][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory_1.mem[10][3] Memory_1.mem[11][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory_1.mem[10][4] Memory_1.mem[11][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory_1.mem[10][5] Memory_1.mem[11][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory_1.mem[10][6] Memory_1.mem[11][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory_1.mem[10][7] Memory_1.mem[11][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory_1.mem[12][0] Memory_1.mem[13][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory_1.mem[12][1] Memory_1.mem[13][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory_1.mem[12][2] Memory_1.mem[13][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory_1.mem[12][3] Memory_1.mem[13][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory_1.mem[12][4] Memory_1.mem[13][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory_1.mem[12][5] Memory_1.mem[13][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory_1.mem[12][6] Memory_1.mem[13][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory_1.mem[12][7] Memory_1.mem[13][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory_1.mem[14][0] Memory_1.mem[15][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory_1.mem[14][1] Memory_1.mem[15][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory_1.mem[14][2] Memory_1.mem[15][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory_1.mem[14][3] Memory_1.mem[15][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory_1.mem[14][4] Memory_1.mem[15][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory_1.mem[14][5] Memory_1.mem[15][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory_1.mem[14][6] Memory_1.mem[15][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory_1.mem[14][7] Memory_1.mem[15][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory_1.mem[0][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory_1.mem[0][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory_1.mem[0][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory_1.mem[0][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory_1.mem[0][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory_1.mem[0][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory_1.mem[0][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory_1.mem[0][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory_1.mem[1][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory_1.mem[1][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory_1.mem[1][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory_1.mem[1][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory_1.mem[1][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory_1.mem[1][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory_1.mem[1][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory_1.mem[1][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory_1.mem[2][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory_1.mem[2][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory_1.mem[2][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory_1.mem[2][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory_1.mem[2][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory_1.mem[2][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory_1.mem[2][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory_1.mem[2][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory_1.mem[3][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory_1.mem[3][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory_1.mem[3][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory_1.mem[3][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory_1.mem[3][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory_1.mem[3][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory_1.mem[3][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory_1.mem[3][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory_1.mem[4][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory_1.mem[4][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory_1.mem[4][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory_1.mem[4][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory_1.mem[4][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory_1.mem[4][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory_1.mem[4][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory_1.mem[4][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory_1.mem[5][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory_1.mem[5][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory_1.mem[5][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory_1.mem[5][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory_1.mem[5][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory_1.mem[5][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory_1.mem[5][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory_1.mem[5][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory_1.mem[6][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory_1.mem[6][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory_1.mem[6][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory_1.mem[6][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory_1.mem[6][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory_1.mem[6][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory_1.mem[6][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory_1.mem[6][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory_1.mem[7][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory_1.mem[7][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory_1.mem[7][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory_1.mem[7][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory_1.mem[7][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory_1.mem[7][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory_1.mem[7][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory_1.mem[7][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory_1.mem[8][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory_1.mem[8][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory_1.mem[8][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory_1.mem[8][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory_1.mem[8][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory_1.mem[8][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory_1.mem[8][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory_1.mem[8][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory_1.mem[9][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory_1.mem[9][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory_1.mem[9][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory_1.mem[9][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory_1.mem[9][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory_1.mem[9][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory_1.mem[9][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory_1.mem[9][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory_1.mem[10][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory_1.mem[10][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory_1.mem[10][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory_1.mem[10][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory_1.mem[10][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory_1.mem[10][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory_1.mem[10][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory_1.mem[10][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory_1.mem[11][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory_1.mem[11][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory_1.mem[11][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory_1.mem[11][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory_1.mem[11][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory_1.mem[11][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory_1.mem[11][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory_1.mem[11][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory_1.mem[12][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory_1.mem[12][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory_1.mem[12][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory_1.mem[12][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory_1.mem[12][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory_1.mem[12][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory_1.mem[12][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory_1.mem[12][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory_1.mem[13][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory_1.mem[13][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory_1.mem[13][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory_1.mem[13][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory_1.mem[13][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory_1.mem[13][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory_1.mem[13][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory_1.mem[13][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory_1.mem[14][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory_1.mem[14][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory_1.mem[14][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory_1.mem[14][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory_1.mem[14][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory_1.mem[14][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory_1.mem[14][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory_1.mem[14][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory_1.mem[15][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory_1.mem[15][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory_1.mem[15][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory_1.mem[15][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory_1.mem[15][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory_1.mem[15][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory_1.mem[15][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory_1.mem[15][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[0] Memory_1.mem[0][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[1] Memory_1.mem[0][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[2] Memory_1.mem[0][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[3] Memory_1.mem[0][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[4] Memory_1.mem[0][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[5] Memory_1.mem[0][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[6] Memory_1.mem[0][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$127[7] Memory_1.mem[0][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[0] Memory_1.mem[4][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[1] Memory_1.mem[4][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[2] Memory_1.mem[4][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[3] Memory_1.mem[4][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[4] Memory_1.mem[4][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[5] Memory_1.mem[4][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[6] Memory_1.mem[4][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$165[7] Memory_1.mem[4][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[0] Memory_1.mem[3][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[1] Memory_1.mem[3][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[2] Memory_1.mem[3][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[3] Memory_1.mem[3][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[4] Memory_1.mem[3][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[5] Memory_1.mem[3][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[6] Memory_1.mem[3][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$155[7] Memory_1.mem[3][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[0] Memory_1.mem[1][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[1] Memory_1.mem[1][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[2] Memory_1.mem[1][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[3] Memory_1.mem[1][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[4] Memory_1.mem[1][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[5] Memory_1.mem[1][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[6] Memory_1.mem[1][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$137[7] Memory_1.mem[1][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[0] Memory_1.mem[6][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[1] Memory_1.mem[6][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[2] Memory_1.mem[6][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[3] Memory_1.mem[6][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[4] Memory_1.mem[6][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[5] Memory_1.mem[6][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[6] Memory_1.mem[6][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$177[7] Memory_1.mem[6][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[0] Memory_1.mem[7][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[1] Memory_1.mem[7][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[2] Memory_1.mem[7][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[3] Memory_1.mem[7][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[4] Memory_1.mem[7][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[5] Memory_1.mem[7][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[6] Memory_1.mem[7][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$183[7] Memory_1.mem[7][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[0] Memory_1.mem[5][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[1] Memory_1.mem[5][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[2] Memory_1.mem[5][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[3] Memory_1.mem[5][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[4] Memory_1.mem[5][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[5] Memory_1.mem[5][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[6] Memory_1.mem[5][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$171[7] Memory_1.mem[5][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[0] Memory_1.mem[2][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[1] Memory_1.mem[2][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[2] Memory_1.mem[2][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[3] Memory_1.mem[2][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[4] Memory_1.mem[2][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[5] Memory_1.mem[2][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[6] Memory_1.mem[2][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$147[7] Memory_1.mem[2][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[0] Memory_1.mem[8][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[1] Memory_1.mem[8][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[2] Memory_1.mem[8][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[3] Memory_1.mem[8][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[4] Memory_1.mem[8][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[5] Memory_1.mem[8][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[6] Memory_1.mem[8][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$193[7] Memory_1.mem[8][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[0] Memory_1.mem[9][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[1] Memory_1.mem[9][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[2] Memory_1.mem[9][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[3] Memory_1.mem[9][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[4] Memory_1.mem[9][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[5] Memory_1.mem[9][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[6] Memory_1.mem[9][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$199[7] Memory_1.mem[9][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[0] Memory_1.mem[10][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[1] Memory_1.mem[10][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[2] Memory_1.mem[10][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[3] Memory_1.mem[10][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[4] Memory_1.mem[10][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[5] Memory_1.mem[10][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[6] Memory_1.mem[10][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$205[7] Memory_1.mem[10][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[0] Memory_1.mem[11][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[1] Memory_1.mem[11][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[2] Memory_1.mem[11][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[3] Memory_1.mem[11][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[4] Memory_1.mem[11][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[5] Memory_1.mem[11][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[6] Memory_1.mem[11][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$211[7] Memory_1.mem[11][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[0] Memory_1.mem[12][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[1] Memory_1.mem[12][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[2] Memory_1.mem[12][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[3] Memory_1.mem[12][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[4] Memory_1.mem[12][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[5] Memory_1.mem[12][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[6] Memory_1.mem[12][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$219[7] Memory_1.mem[12][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[0] Memory_1.mem[13][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[1] Memory_1.mem[13][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[2] Memory_1.mem[13][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[3] Memory_1.mem[13][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[4] Memory_1.mem[13][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[5] Memory_1.mem[13][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[6] Memory_1.mem[13][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$225[7] Memory_1.mem[13][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[0] Memory_1.mem[14][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[1] Memory_1.mem[14][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[2] Memory_1.mem[14][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[3] Memory_1.mem[14][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[4] Memory_1.mem[14][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[5] Memory_1.mem[14][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[6] Memory_1.mem[14][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$231[7] Memory_1.mem[14][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[0] Memory_1.mem[15][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[1] Memory_1.mem[15][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[2] Memory_1.mem[15][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[3] Memory_1.mem[15][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[4] Memory_1.mem[15][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[5] Memory_1.mem[15][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[6] Memory_1.mem[15][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$237[7] Memory_1.mem[15][7] re clock 2
.latch io_wrAddr_0[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[0] re clock 2
.latch io_wrAddr_0[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[1] re clock 2
.latch io_wrAddr_0[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[2] re clock 2
.latch io_wrAddr_0[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$64[3] re clock 2
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$233 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235
11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_2.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory_2.mem[0][0] Memory_2.mem[1][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory_2.mem[0][1] Memory_2.mem[1][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory_2.mem[0][2] Memory_2.mem[1][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory_2.mem[0][3] Memory_2.mem[1][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory_2.mem[0][4] Memory_2.mem[1][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory_2.mem[0][5] Memory_2.mem[1][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory_2.mem[0][6] Memory_2.mem[1][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory_2.mem[0][7] Memory_2.mem[1][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory_2.mem[2][0] Memory_2.mem[3][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory_2.mem[2][1] Memory_2.mem[3][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory_2.mem[2][2] Memory_2.mem[3][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory_2.mem[2][3] Memory_2.mem[3][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory_2.mem[2][4] Memory_2.mem[3][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory_2.mem[2][5] Memory_2.mem[3][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory_2.mem[2][6] Memory_2.mem[3][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory_2.mem[2][7] Memory_2.mem[3][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory_2.mem[4][0] Memory_2.mem[5][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory_2.mem[4][1] Memory_2.mem[5][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory_2.mem[4][2] Memory_2.mem[5][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory_2.mem[4][3] Memory_2.mem[5][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory_2.mem[4][4] Memory_2.mem[5][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory_2.mem[4][5] Memory_2.mem[5][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory_2.mem[4][6] Memory_2.mem[5][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory_2.mem[4][7] Memory_2.mem[5][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory_2.mem[6][0] Memory_2.mem[7][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory_2.mem[6][1] Memory_2.mem[7][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory_2.mem[6][2] Memory_2.mem[7][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory_2.mem[6][3] Memory_2.mem[7][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory_2.mem[6][4] Memory_2.mem[7][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory_2.mem[6][5] Memory_2.mem[7][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory_2.mem[6][6] Memory_2.mem[7][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory_2.mem[6][7] Memory_2.mem[7][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory_2.mem[8][0] Memory_2.mem[9][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory_2.mem[8][1] Memory_2.mem[9][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory_2.mem[8][2] Memory_2.mem[9][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory_2.mem[8][3] Memory_2.mem[9][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory_2.mem[8][4] Memory_2.mem[9][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory_2.mem[8][5] Memory_2.mem[9][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory_2.mem[8][6] Memory_2.mem[9][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory_2.mem[8][7] Memory_2.mem[9][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory_2.mem[10][0] Memory_2.mem[11][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory_2.mem[10][1] Memory_2.mem[11][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory_2.mem[10][2] Memory_2.mem[11][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory_2.mem[10][3] Memory_2.mem[11][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory_2.mem[10][4] Memory_2.mem[11][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory_2.mem[10][5] Memory_2.mem[11][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory_2.mem[10][6] Memory_2.mem[11][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory_2.mem[10][7] Memory_2.mem[11][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory_2.mem[12][0] Memory_2.mem[13][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory_2.mem[12][1] Memory_2.mem[13][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory_2.mem[12][2] Memory_2.mem[13][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory_2.mem[12][3] Memory_2.mem[13][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory_2.mem[12][4] Memory_2.mem[13][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory_2.mem[12][5] Memory_2.mem[13][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory_2.mem[12][6] Memory_2.mem[13][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory_2.mem[12][7] Memory_2.mem[13][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory_2.mem[14][0] Memory_2.mem[15][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory_2.mem[14][1] Memory_2.mem[15][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory_2.mem[14][2] Memory_2.mem[15][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory_2.mem[14][3] Memory_2.mem[15][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory_2.mem[14][4] Memory_2.mem[15][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory_2.mem[14][5] Memory_2.mem[15][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory_2.mem[14][6] Memory_2.mem[15][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory_2.mem[14][7] Memory_2.mem[15][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory_2.mem[0][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory_2.mem[0][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory_2.mem[0][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory_2.mem[0][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory_2.mem[0][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory_2.mem[0][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory_2.mem[0][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory_2.mem[0][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory_2.mem[1][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory_2.mem[1][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory_2.mem[1][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory_2.mem[1][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory_2.mem[1][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory_2.mem[1][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory_2.mem[1][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory_2.mem[1][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory_2.mem[2][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory_2.mem[2][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory_2.mem[2][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory_2.mem[2][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory_2.mem[2][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory_2.mem[2][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory_2.mem[2][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory_2.mem[2][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory_2.mem[3][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory_2.mem[3][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory_2.mem[3][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory_2.mem[3][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory_2.mem[3][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory_2.mem[3][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory_2.mem[3][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory_2.mem[3][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory_2.mem[4][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory_2.mem[4][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory_2.mem[4][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory_2.mem[4][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory_2.mem[4][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory_2.mem[4][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory_2.mem[4][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory_2.mem[4][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory_2.mem[5][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory_2.mem[5][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory_2.mem[5][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory_2.mem[5][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory_2.mem[5][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory_2.mem[5][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory_2.mem[5][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory_2.mem[5][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory_2.mem[6][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory_2.mem[6][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory_2.mem[6][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory_2.mem[6][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory_2.mem[6][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory_2.mem[6][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory_2.mem[6][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory_2.mem[6][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory_2.mem[7][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory_2.mem[7][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory_2.mem[7][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory_2.mem[7][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory_2.mem[7][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory_2.mem[7][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory_2.mem[7][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory_2.mem[7][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory_2.mem[8][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory_2.mem[8][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory_2.mem[8][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory_2.mem[8][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory_2.mem[8][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory_2.mem[8][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory_2.mem[8][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory_2.mem[8][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory_2.mem[9][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory_2.mem[9][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory_2.mem[9][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory_2.mem[9][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory_2.mem[9][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory_2.mem[9][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory_2.mem[9][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory_2.mem[9][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory_2.mem[10][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory_2.mem[10][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory_2.mem[10][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory_2.mem[10][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory_2.mem[10][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory_2.mem[10][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory_2.mem[10][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory_2.mem[10][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory_2.mem[11][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory_2.mem[11][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory_2.mem[11][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory_2.mem[11][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory_2.mem[11][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory_2.mem[11][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory_2.mem[11][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory_2.mem[11][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory_2.mem[12][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory_2.mem[12][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory_2.mem[12][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory_2.mem[12][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory_2.mem[12][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory_2.mem[12][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory_2.mem[12][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory_2.mem[12][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory_2.mem[13][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory_2.mem[13][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory_2.mem[13][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory_2.mem[13][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory_2.mem[13][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory_2.mem[13][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory_2.mem[13][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory_2.mem[13][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory_2.mem[14][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory_2.mem[14][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory_2.mem[14][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory_2.mem[14][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory_2.mem[14][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory_2.mem[14][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory_2.mem[14][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory_2.mem[14][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory_2.mem[15][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory_2.mem[15][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory_2.mem[15][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory_2.mem[15][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory_2.mem[15][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory_2.mem[15][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory_2.mem[15][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory_2.mem[15][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[0] Memory_2.mem[0][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[1] Memory_2.mem[0][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[2] Memory_2.mem[0][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[3] Memory_2.mem[0][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[4] Memory_2.mem[0][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[5] Memory_2.mem[0][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[6] Memory_2.mem[0][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$127[7] Memory_2.mem[0][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[0] Memory_2.mem[4][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[1] Memory_2.mem[4][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[2] Memory_2.mem[4][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[3] Memory_2.mem[4][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[4] Memory_2.mem[4][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[5] Memory_2.mem[4][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[6] Memory_2.mem[4][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$165[7] Memory_2.mem[4][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[0] Memory_2.mem[3][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[1] Memory_2.mem[3][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[2] Memory_2.mem[3][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[3] Memory_2.mem[3][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[4] Memory_2.mem[3][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[5] Memory_2.mem[3][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[6] Memory_2.mem[3][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$155[7] Memory_2.mem[3][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[0] Memory_2.mem[1][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[1] Memory_2.mem[1][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[2] Memory_2.mem[1][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[3] Memory_2.mem[1][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[4] Memory_2.mem[1][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[5] Memory_2.mem[1][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[6] Memory_2.mem[1][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$137[7] Memory_2.mem[1][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[0] Memory_2.mem[6][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[1] Memory_2.mem[6][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[2] Memory_2.mem[6][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[3] Memory_2.mem[6][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[4] Memory_2.mem[6][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[5] Memory_2.mem[6][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[6] Memory_2.mem[6][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$177[7] Memory_2.mem[6][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[0] Memory_2.mem[7][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[1] Memory_2.mem[7][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[2] Memory_2.mem[7][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[3] Memory_2.mem[7][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[4] Memory_2.mem[7][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[5] Memory_2.mem[7][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[6] Memory_2.mem[7][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$183[7] Memory_2.mem[7][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[0] Memory_2.mem[5][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[1] Memory_2.mem[5][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[2] Memory_2.mem[5][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[3] Memory_2.mem[5][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[4] Memory_2.mem[5][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[5] Memory_2.mem[5][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[6] Memory_2.mem[5][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$171[7] Memory_2.mem[5][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[0] Memory_2.mem[2][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[1] Memory_2.mem[2][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[2] Memory_2.mem[2][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[3] Memory_2.mem[2][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[4] Memory_2.mem[2][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[5] Memory_2.mem[2][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[6] Memory_2.mem[2][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$147[7] Memory_2.mem[2][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[0] Memory_2.mem[8][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[1] Memory_2.mem[8][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[2] Memory_2.mem[8][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[3] Memory_2.mem[8][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[4] Memory_2.mem[8][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[5] Memory_2.mem[8][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[6] Memory_2.mem[8][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$193[7] Memory_2.mem[8][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[0] Memory_2.mem[9][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[1] Memory_2.mem[9][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[2] Memory_2.mem[9][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[3] Memory_2.mem[9][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[4] Memory_2.mem[9][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[5] Memory_2.mem[9][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[6] Memory_2.mem[9][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$199[7] Memory_2.mem[9][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[0] Memory_2.mem[10][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[1] Memory_2.mem[10][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[2] Memory_2.mem[10][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[3] Memory_2.mem[10][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[4] Memory_2.mem[10][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[5] Memory_2.mem[10][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[6] Memory_2.mem[10][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$205[7] Memory_2.mem[10][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[0] Memory_2.mem[11][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[1] Memory_2.mem[11][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[2] Memory_2.mem[11][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[3] Memory_2.mem[11][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[4] Memory_2.mem[11][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[5] Memory_2.mem[11][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[6] Memory_2.mem[11][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$211[7] Memory_2.mem[11][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[0] Memory_2.mem[12][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[1] Memory_2.mem[12][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[2] Memory_2.mem[12][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[3] Memory_2.mem[12][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[4] Memory_2.mem[12][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[5] Memory_2.mem[12][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[6] Memory_2.mem[12][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$219[7] Memory_2.mem[12][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[0] Memory_2.mem[13][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[1] Memory_2.mem[13][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[2] Memory_2.mem[13][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[3] Memory_2.mem[13][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[4] Memory_2.mem[13][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[5] Memory_2.mem[13][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[6] Memory_2.mem[13][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$225[7] Memory_2.mem[13][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[0] Memory_2.mem[14][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[1] Memory_2.mem[14][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[2] Memory_2.mem[14][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[3] Memory_2.mem[14][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[4] Memory_2.mem[14][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[5] Memory_2.mem[14][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[6] Memory_2.mem[14][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$231[7] Memory_2.mem[14][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[0] Memory_2.mem[15][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[1] Memory_2.mem[15][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[2] Memory_2.mem[15][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[3] Memory_2.mem[15][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[4] Memory_2.mem[15][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[5] Memory_2.mem[15][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[6] Memory_2.mem[15][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$237[7] Memory_2.mem[15][7] re clock 2
.names $undef Memory_2_io_wrData[0] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[1] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[2] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[3] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[4] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[5] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[6] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6]
1-0 1
-11 1
.names $undef Memory_2_io_wrData[7] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7]
1-0 1
-11 1
.names $undef io_wrAddr_0[0] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0]
1-0 1
-11 1
.names $undef io_wrAddr_0[1] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1]
1-0 1
-11 1
.names $undef io_wrAddr_0[2] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2]
1-0 1
-11 1
.names $undef io_wrAddr_0[3] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_3.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory_3.mem[0][0] Memory_3.mem[1][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory_3.mem[0][1] Memory_3.mem[1][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory_3.mem[0][2] Memory_3.mem[1][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory_3.mem[0][3] Memory_3.mem[1][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory_3.mem[0][4] Memory_3.mem[1][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory_3.mem[0][5] Memory_3.mem[1][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory_3.mem[0][6] Memory_3.mem[1][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory_3.mem[0][7] Memory_3.mem[1][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory_3.mem[2][0] Memory_3.mem[3][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory_3.mem[2][1] Memory_3.mem[3][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory_3.mem[2][2] Memory_3.mem[3][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory_3.mem[2][3] Memory_3.mem[3][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory_3.mem[2][4] Memory_3.mem[3][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory_3.mem[2][5] Memory_3.mem[3][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory_3.mem[2][6] Memory_3.mem[3][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory_3.mem[2][7] Memory_3.mem[3][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory_3.mem[4][0] Memory_3.mem[5][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory_3.mem[4][1] Memory_3.mem[5][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory_3.mem[4][2] Memory_3.mem[5][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory_3.mem[4][3] Memory_3.mem[5][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory_3.mem[4][4] Memory_3.mem[5][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory_3.mem[4][5] Memory_3.mem[5][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory_3.mem[4][6] Memory_3.mem[5][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory_3.mem[4][7] Memory_3.mem[5][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory_3.mem[6][0] Memory_3.mem[7][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory_3.mem[6][1] Memory_3.mem[7][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory_3.mem[6][2] Memory_3.mem[7][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory_3.mem[6][3] Memory_3.mem[7][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory_3.mem[6][4] Memory_3.mem[7][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory_3.mem[6][5] Memory_3.mem[7][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory_3.mem[6][6] Memory_3.mem[7][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory_3.mem[6][7] Memory_3.mem[7][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory_3.mem[8][0] Memory_3.mem[9][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory_3.mem[8][1] Memory_3.mem[9][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory_3.mem[8][2] Memory_3.mem[9][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory_3.mem[8][3] Memory_3.mem[9][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory_3.mem[8][4] Memory_3.mem[9][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory_3.mem[8][5] Memory_3.mem[9][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory_3.mem[8][6] Memory_3.mem[9][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory_3.mem[8][7] Memory_3.mem[9][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory_3.mem[10][0] Memory_3.mem[11][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory_3.mem[10][1] Memory_3.mem[11][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory_3.mem[10][2] Memory_3.mem[11][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory_3.mem[10][3] Memory_3.mem[11][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory_3.mem[10][4] Memory_3.mem[11][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory_3.mem[10][5] Memory_3.mem[11][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory_3.mem[10][6] Memory_3.mem[11][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory_3.mem[10][7] Memory_3.mem[11][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory_3.mem[12][0] Memory_3.mem[13][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory_3.mem[12][1] Memory_3.mem[13][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory_3.mem[12][2] Memory_3.mem[13][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory_3.mem[12][3] Memory_3.mem[13][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory_3.mem[12][4] Memory_3.mem[13][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory_3.mem[12][5] Memory_3.mem[13][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory_3.mem[12][6] Memory_3.mem[13][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory_3.mem[12][7] Memory_3.mem[13][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory_3.mem[14][0] Memory_3.mem[15][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory_3.mem[14][1] Memory_3.mem[15][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory_3.mem[14][2] Memory_3.mem[15][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory_3.mem[14][3] Memory_3.mem[15][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory_3.mem[14][4] Memory_3.mem[15][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory_3.mem[14][5] Memory_3.mem[15][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory_3.mem[14][6] Memory_3.mem[15][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory_3.mem[14][7] Memory_3.mem[15][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory_3.mem[0][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory_3.mem[0][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory_3.mem[0][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory_3.mem[0][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory_3.mem[0][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory_3.mem[0][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory_3.mem[0][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory_3.mem[0][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory_3.mem[1][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory_3.mem[1][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory_3.mem[1][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory_3.mem[1][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory_3.mem[1][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory_3.mem[1][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory_3.mem[1][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory_3.mem[1][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory_3.mem[2][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory_3.mem[2][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory_3.mem[2][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory_3.mem[2][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory_3.mem[2][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory_3.mem[2][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory_3.mem[2][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory_3.mem[2][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory_3.mem[3][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory_3.mem[3][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory_3.mem[3][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory_3.mem[3][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory_3.mem[3][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory_3.mem[3][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory_3.mem[3][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory_3.mem[3][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory_3.mem[4][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory_3.mem[4][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory_3.mem[4][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory_3.mem[4][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory_3.mem[4][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory_3.mem[4][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory_3.mem[4][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory_3.mem[4][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory_3.mem[5][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory_3.mem[5][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory_3.mem[5][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory_3.mem[5][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory_3.mem[5][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory_3.mem[5][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory_3.mem[5][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory_3.mem[5][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory_3.mem[6][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory_3.mem[6][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory_3.mem[6][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory_3.mem[6][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory_3.mem[6][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory_3.mem[6][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory_3.mem[6][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory_3.mem[6][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory_3.mem[7][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory_3.mem[7][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory_3.mem[7][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory_3.mem[7][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory_3.mem[7][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory_3.mem[7][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory_3.mem[7][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory_3.mem[7][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory_3.mem[8][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory_3.mem[8][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory_3.mem[8][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory_3.mem[8][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory_3.mem[8][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory_3.mem[8][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory_3.mem[8][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory_3.mem[8][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory_3.mem[9][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory_3.mem[9][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory_3.mem[9][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory_3.mem[9][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory_3.mem[9][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory_3.mem[9][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory_3.mem[9][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory_3.mem[9][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory_3.mem[10][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory_3.mem[10][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory_3.mem[10][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory_3.mem[10][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory_3.mem[10][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory_3.mem[10][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory_3.mem[10][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory_3.mem[10][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory_3.mem[11][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory_3.mem[11][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory_3.mem[11][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory_3.mem[11][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory_3.mem[11][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory_3.mem[11][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory_3.mem[11][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory_3.mem[11][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory_3.mem[12][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory_3.mem[12][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory_3.mem[12][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory_3.mem[12][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory_3.mem[12][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory_3.mem[12][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory_3.mem[12][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory_3.mem[12][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory_3.mem[13][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory_3.mem[13][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory_3.mem[13][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory_3.mem[13][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory_3.mem[13][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory_3.mem[13][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory_3.mem[13][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory_3.mem[13][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory_3.mem[14][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory_3.mem[14][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory_3.mem[14][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory_3.mem[14][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory_3.mem[14][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory_3.mem[14][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory_3.mem[14][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory_3.mem[14][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory_3.mem[15][0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory_3.mem[15][1] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory_3.mem[15][2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory_3.mem[15][3] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory_3.mem[15][4] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory_3.mem[15][5] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory_3.mem[15][6] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory_3.mem[15][7] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$auto$rtlil.cc:1641:Eq$111
0 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1641:Eq$113
0 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$auto$rtlil.cc:1641:Eq$117
0 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1641:Eq$119
0 1
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[0] Memory_3.mem[0][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[1] Memory_3.mem[0][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[2] Memory_3.mem[0][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[3] Memory_3.mem[0][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[4] Memory_3.mem[0][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[5] Memory_3.mem[0][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[6] Memory_3.mem[0][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$127[7] Memory_3.mem[0][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[0] Memory_3.mem[4][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[1] Memory_3.mem[4][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[2] Memory_3.mem[4][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[3] Memory_3.mem[4][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[4] Memory_3.mem[4][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[5] Memory_3.mem[4][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[6] Memory_3.mem[4][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$165[7] Memory_3.mem[4][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[0] Memory_3.mem[3][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[1] Memory_3.mem[3][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[2] Memory_3.mem[3][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[3] Memory_3.mem[3][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[4] Memory_3.mem[3][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[5] Memory_3.mem[3][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[6] Memory_3.mem[3][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$155[7] Memory_3.mem[3][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[0] Memory_3.mem[1][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[1] Memory_3.mem[1][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[2] Memory_3.mem[1][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[3] Memory_3.mem[1][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[4] Memory_3.mem[1][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[5] Memory_3.mem[1][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[6] Memory_3.mem[1][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$137[7] Memory_3.mem[1][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[0] Memory_3.mem[6][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[1] Memory_3.mem[6][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[2] Memory_3.mem[6][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[3] Memory_3.mem[6][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[4] Memory_3.mem[6][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[5] Memory_3.mem[6][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[6] Memory_3.mem[6][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$177[7] Memory_3.mem[6][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[0] Memory_3.mem[7][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[1] Memory_3.mem[7][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[2] Memory_3.mem[7][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[3] Memory_3.mem[7][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[4] Memory_3.mem[7][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[5] Memory_3.mem[7][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[6] Memory_3.mem[7][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$183[7] Memory_3.mem[7][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[0] Memory_3.mem[5][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[1] Memory_3.mem[5][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[2] Memory_3.mem[5][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[3] Memory_3.mem[5][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[4] Memory_3.mem[5][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[5] Memory_3.mem[5][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[6] Memory_3.mem[5][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$171[7] Memory_3.mem[5][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[0] Memory_3.mem[2][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[1] Memory_3.mem[2][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[2] Memory_3.mem[2][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[3] Memory_3.mem[2][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[4] Memory_3.mem[2][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[5] Memory_3.mem[2][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[6] Memory_3.mem[2][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$147[7] Memory_3.mem[2][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[0] Memory_3.mem[8][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[1] Memory_3.mem[8][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[2] Memory_3.mem[8][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[3] Memory_3.mem[8][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[4] Memory_3.mem[8][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[5] Memory_3.mem[8][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[6] Memory_3.mem[8][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$193[7] Memory_3.mem[8][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[0] Memory_3.mem[9][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[1] Memory_3.mem[9][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[2] Memory_3.mem[9][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[3] Memory_3.mem[9][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[4] Memory_3.mem[9][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[5] Memory_3.mem[9][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[6] Memory_3.mem[9][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$199[7] Memory_3.mem[9][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[0] Memory_3.mem[10][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[1] Memory_3.mem[10][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[2] Memory_3.mem[10][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[3] Memory_3.mem[10][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[4] Memory_3.mem[10][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[5] Memory_3.mem[10][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[6] Memory_3.mem[10][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$205[7] Memory_3.mem[10][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[0] Memory_3.mem[11][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[1] Memory_3.mem[11][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[2] Memory_3.mem[11][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[3] Memory_3.mem[11][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[4] Memory_3.mem[11][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[5] Memory_3.mem[11][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[6] Memory_3.mem[11][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$211[7] Memory_3.mem[11][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[0] Memory_3.mem[12][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[1] Memory_3.mem[12][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[2] Memory_3.mem[12][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[3] Memory_3.mem[12][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[4] Memory_3.mem[12][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[5] Memory_3.mem[12][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[6] Memory_3.mem[12][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$219[7] Memory_3.mem[12][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[0] Memory_3.mem[13][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[1] Memory_3.mem[13][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[2] Memory_3.mem[13][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[3] Memory_3.mem[13][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[4] Memory_3.mem[13][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[5] Memory_3.mem[13][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[6] Memory_3.mem[13][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$225[7] Memory_3.mem[13][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[0] Memory_3.mem[14][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[1] Memory_3.mem[14][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[2] Memory_3.mem[14][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[3] Memory_3.mem[14][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[4] Memory_3.mem[14][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[5] Memory_3.mem[14][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[6] Memory_3.mem[14][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$231[7] Memory_3.mem[14][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[0] Memory_3.mem[15][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[1] Memory_3.mem[15][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[2] Memory_3.mem[15][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[3] Memory_3.mem[15][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[4] Memory_3.mem[15][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[5] Memory_3.mem[15][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[6] Memory_3.mem[15][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$237[7] Memory_3.mem[15][7] re clock 2
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$111 $techmap\Memory.$auto$rtlil.cc:1641:Eq$113 $techmap\Memory.$auto$rtlil.cc:1629:And$115
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$117 $techmap\Memory.$auto$rtlil.cc:1641:Eq$119 $techmap\Memory.$auto$rtlil.cc:1629:And$121
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$115 $techmap\Memory.$auto$rtlil.cc:1629:And$121 $techmap\Memory.$auto$rtlil.cc:1629:And$123
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$123 io_wrEna_0 $techmap\Memory.$memory\mem$wren[0][0][0]$y$125
11 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$auto$rtlil.cc:1641:Eq$113 $techmap\Memory.$auto$rtlil.cc:1629:And$131
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$131 $techmap\Memory.$auto$rtlil.cc:1629:And$121 $techmap\Memory.$auto$rtlil.cc:1629:And$133
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$133 io_wrEna_0 $techmap\Memory.$memory\mem$wren[1][0][0]$y$135
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$111 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1629:And$141
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$141 $techmap\Memory.$auto$rtlil.cc:1629:And$121 $techmap\Memory.$auto$rtlil.cc:1629:And$143
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$143 io_wrEna_0 $techmap\Memory.$memory\mem$wren[2][0][0]$y$145
11 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1629:And$149
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$149 $techmap\Memory.$auto$rtlil.cc:1629:And$121 $techmap\Memory.$auto$rtlil.cc:1629:And$151
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$151 io_wrEna_0 $techmap\Memory.$memory\mem$wren[3][0][0]$y$153
11 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$auto$rtlil.cc:1641:Eq$119 $techmap\Memory.$auto$rtlil.cc:1629:And$159
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$115 $techmap\Memory.$auto$rtlil.cc:1629:And$159 $techmap\Memory.$auto$rtlil.cc:1629:And$161
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$161 io_wrEna_0 $techmap\Memory.$memory\mem$wren[4][0][0]$y$163
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$131 $techmap\Memory.$auto$rtlil.cc:1629:And$159 $techmap\Memory.$auto$rtlil.cc:1629:And$167
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$167 io_wrEna_0 $techmap\Memory.$memory\mem$wren[5][0][0]$y$169
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$141 $techmap\Memory.$auto$rtlil.cc:1629:And$159 $techmap\Memory.$auto$rtlil.cc:1629:And$173
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$173 io_wrEna_0 $techmap\Memory.$memory\mem$wren[6][0][0]$y$175
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$149 $techmap\Memory.$auto$rtlil.cc:1629:And$159 $techmap\Memory.$auto$rtlil.cc:1629:And$179
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$179 io_wrEna_0 $techmap\Memory.$memory\mem$wren[7][0][0]$y$181
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$117 $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1629:And$187
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$115 $techmap\Memory.$auto$rtlil.cc:1629:And$187 $techmap\Memory.$auto$rtlil.cc:1629:And$189
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$189 io_wrEna_0 $techmap\Memory.$memory\mem$wren[8][0][0]$y$191
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$131 $techmap\Memory.$auto$rtlil.cc:1629:And$187 $techmap\Memory.$auto$rtlil.cc:1629:And$195
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$195 io_wrEna_0 $techmap\Memory.$memory\mem$wren[9][0][0]$y$197
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$141 $techmap\Memory.$auto$rtlil.cc:1629:And$187 $techmap\Memory.$auto$rtlil.cc:1629:And$201
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$201 io_wrEna_0 $techmap\Memory.$memory\mem$wren[10][0][0]$y$203
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$149 $techmap\Memory.$auto$rtlil.cc:1629:And$187 $techmap\Memory.$auto$rtlil.cc:1629:And$207
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$207 io_wrEna_0 $techmap\Memory.$memory\mem$wren[11][0][0]$y$209
11 1
.names $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1629:And$213
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$115 $techmap\Memory.$auto$rtlil.cc:1629:And$213 $techmap\Memory.$auto$rtlil.cc:1629:And$215
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$215 io_wrEna_0 $techmap\Memory.$memory\mem$wren[12][0][0]$y$217
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$131 $techmap\Memory.$auto$rtlil.cc:1629:And$213 $techmap\Memory.$auto$rtlil.cc:1629:And$221
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$221 io_wrEna_0 $techmap\Memory.$memory\mem$wren[13][0][0]$y$223
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$141 $techmap\Memory.$auto$rtlil.cc:1629:And$213 $techmap\Memory.$auto$rtlil.cc:1629:And$227
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$227 io_wrEna_0 $techmap\Memory.$memory\mem$wren[14][0][0]$y$229
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$149 $techmap\Memory.$auto$rtlil.cc:1629:And$213 $techmap\Memory.$auto$rtlil.cc:1629:And$233
11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] Memory_4.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_4.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_4.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory_4.mem[0][0] Memory_4.mem[1][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory_4.mem[0][1] Memory_4.mem[1][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory_4.mem[0][2] Memory_4.mem[1][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory_4.mem[0][3] Memory_4.mem[1][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory_4.mem[0][4] Memory_4.mem[1][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory_4.mem[0][5] Memory_4.mem[1][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory_4.mem[0][6] Memory_4.mem[1][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory_4.mem[0][7] Memory_4.mem[1][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory_4.mem[2][0] Memory_4.mem[3][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory_4.mem[2][1] Memory_4.mem[3][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory_4.mem[2][2] Memory_4.mem[3][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory_4.mem[2][3] Memory_4.mem[3][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory_4.mem[2][4] Memory_4.mem[3][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory_4.mem[2][5] Memory_4.mem[3][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory_4.mem[2][6] Memory_4.mem[3][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory_4.mem[2][7] Memory_4.mem[3][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory_4.mem[4][0] Memory_4.mem[5][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory_4.mem[4][1] Memory_4.mem[5][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory_4.mem[4][2] Memory_4.mem[5][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory_4.mem[4][3] Memory_4.mem[5][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory_4.mem[4][4] Memory_4.mem[5][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory_4.mem[4][5] Memory_4.mem[5][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory_4.mem[4][6] Memory_4.mem[5][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory_4.mem[4][7] Memory_4.mem[5][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory_4.mem[6][0] Memory_4.mem[7][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory_4.mem[6][1] Memory_4.mem[7][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory_4.mem[6][2] Memory_4.mem[7][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory_4.mem[6][3] Memory_4.mem[7][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory_4.mem[6][4] Memory_4.mem[7][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory_4.mem[6][5] Memory_4.mem[7][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory_4.mem[6][6] Memory_4.mem[7][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory_4.mem[6][7] Memory_4.mem[7][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory_4.mem[8][0] Memory_4.mem[9][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory_4.mem[8][1] Memory_4.mem[9][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory_4.mem[8][2] Memory_4.mem[9][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory_4.mem[8][3] Memory_4.mem[9][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory_4.mem[8][4] Memory_4.mem[9][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory_4.mem[8][5] Memory_4.mem[9][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory_4.mem[8][6] Memory_4.mem[9][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory_4.mem[8][7] Memory_4.mem[9][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory_4.mem[10][0] Memory_4.mem[11][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory_4.mem[10][1] Memory_4.mem[11][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory_4.mem[10][2] Memory_4.mem[11][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory_4.mem[10][3] Memory_4.mem[11][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory_4.mem[10][4] Memory_4.mem[11][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory_4.mem[10][5] Memory_4.mem[11][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory_4.mem[10][6] Memory_4.mem[11][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory_4.mem[10][7] Memory_4.mem[11][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory_4.mem[12][0] Memory_4.mem[13][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory_4.mem[12][1] Memory_4.mem[13][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory_4.mem[12][2] Memory_4.mem[13][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory_4.mem[12][3] Memory_4.mem[13][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory_4.mem[12][4] Memory_4.mem[13][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory_4.mem[12][5] Memory_4.mem[13][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory_4.mem[12][6] Memory_4.mem[13][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory_4.mem[12][7] Memory_4.mem[13][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory_4.mem[14][0] Memory_4.mem[15][0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory_4.mem[14][1] Memory_4.mem[15][1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory_4.mem[14][2] Memory_4.mem[15][2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory_4.mem[14][3] Memory_4.mem[15][3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory_4.mem[14][4] Memory_4.mem[15][4] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory_4.mem[14][5] Memory_4.mem[15][5] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory_4.mem[14][6] Memory_4.mem[15][6] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory_4.mem[14][7] Memory_4.mem[15][7] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_4.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory_4.mem[0][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory_4.mem[0][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory_4.mem[0][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory_4.mem[0][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory_4.mem[0][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory_4.mem[0][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory_4.mem[0][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory_4.mem[0][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory_4.mem[1][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory_4.mem[1][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory_4.mem[1][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory_4.mem[1][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory_4.mem[1][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory_4.mem[1][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory_4.mem[1][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory_4.mem[1][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory_4.mem[2][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory_4.mem[2][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory_4.mem[2][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory_4.mem[2][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory_4.mem[2][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory_4.mem[2][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory_4.mem[2][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory_4.mem[2][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory_4.mem[3][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory_4.mem[3][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory_4.mem[3][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory_4.mem[3][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory_4.mem[3][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory_4.mem[3][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory_4.mem[3][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory_4.mem[3][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory_4.mem[4][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory_4.mem[4][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory_4.mem[4][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory_4.mem[4][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory_4.mem[4][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory_4.mem[4][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory_4.mem[4][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory_4.mem[4][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory_4.mem[5][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory_4.mem[5][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory_4.mem[5][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory_4.mem[5][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory_4.mem[5][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory_4.mem[5][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory_4.mem[5][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory_4.mem[5][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory_4.mem[6][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory_4.mem[6][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory_4.mem[6][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory_4.mem[6][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory_4.mem[6][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory_4.mem[6][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory_4.mem[6][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory_4.mem[6][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory_4.mem[7][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory_4.mem[7][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory_4.mem[7][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory_4.mem[7][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory_4.mem[7][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory_4.mem[7][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory_4.mem[7][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory_4.mem[7][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory_4.mem[8][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory_4.mem[8][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory_4.mem[8][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory_4.mem[8][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory_4.mem[8][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory_4.mem[8][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory_4.mem[8][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory_4.mem[8][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory_4.mem[9][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory_4.mem[9][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory_4.mem[9][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory_4.mem[9][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory_4.mem[9][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory_4.mem[9][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory_4.mem[9][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory_4.mem[9][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory_4.mem[10][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory_4.mem[10][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory_4.mem[10][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory_4.mem[10][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory_4.mem[10][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory_4.mem[10][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory_4.mem[10][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory_4.mem[10][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory_4.mem[11][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory_4.mem[11][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory_4.mem[11][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory_4.mem[11][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory_4.mem[11][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory_4.mem[11][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory_4.mem[11][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory_4.mem[11][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory_4.mem[12][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory_4.mem[12][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory_4.mem[12][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory_4.mem[12][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory_4.mem[12][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory_4.mem[12][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory_4.mem[12][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory_4.mem[12][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory_4.mem[13][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory_4.mem[13][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory_4.mem[13][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory_4.mem[13][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory_4.mem[13][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory_4.mem[13][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory_4.mem[13][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory_4.mem[13][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory_4.mem[14][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory_4.mem[14][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory_4.mem[14][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory_4.mem[14][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory_4.mem[14][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory_4.mem[14][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory_4.mem[14][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory_4.mem[14][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory_4.mem[15][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory_4.mem[15][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory_4.mem[15][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory_4.mem[15][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory_4.mem[15][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory_4.mem[15][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory_4.mem[15][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory_4.mem[15][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[0] Memory_4.mem[0][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[1] Memory_4.mem[0][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[2] Memory_4.mem[0][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[3] Memory_4.mem[0][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[4] Memory_4.mem[0][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[5] Memory_4.mem[0][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[6] Memory_4.mem[0][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[0][0][0]$y$127[7] Memory_4.mem[0][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[0] Memory_4.mem[4][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[1] Memory_4.mem[4][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[2] Memory_4.mem[4][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[3] Memory_4.mem[4][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[4] Memory_4.mem[4][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[5] Memory_4.mem[4][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[6] Memory_4.mem[4][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[4][0][0]$y$165[7] Memory_4.mem[4][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[0] Memory_4.mem[3][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[1] Memory_4.mem[3][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[2] Memory_4.mem[3][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[3] Memory_4.mem[3][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[4] Memory_4.mem[3][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[5] Memory_4.mem[3][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[6] Memory_4.mem[3][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[3][0][0]$y$155[7] Memory_4.mem[3][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[0] Memory_4.mem[1][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[1] Memory_4.mem[1][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[2] Memory_4.mem[1][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[3] Memory_4.mem[1][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[4] Memory_4.mem[1][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[5] Memory_4.mem[1][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[6] Memory_4.mem[1][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[1][0][0]$y$137[7] Memory_4.mem[1][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[0] Memory_4.mem[6][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[1] Memory_4.mem[6][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[2] Memory_4.mem[6][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[3] Memory_4.mem[6][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[4] Memory_4.mem[6][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[5] Memory_4.mem[6][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[6] Memory_4.mem[6][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[6][0][0]$y$177[7] Memory_4.mem[6][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[0] Memory_4.mem[7][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[1] Memory_4.mem[7][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[2] Memory_4.mem[7][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[3] Memory_4.mem[7][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[4] Memory_4.mem[7][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[5] Memory_4.mem[7][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[6] Memory_4.mem[7][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[7][0][0]$y$183[7] Memory_4.mem[7][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[0] Memory_4.mem[5][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[1] Memory_4.mem[5][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[2] Memory_4.mem[5][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[3] Memory_4.mem[5][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[4] Memory_4.mem[5][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[5] Memory_4.mem[5][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[6] Memory_4.mem[5][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[5][0][0]$y$171[7] Memory_4.mem[5][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[0] Memory_4.mem[2][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[1] Memory_4.mem[2][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[2] Memory_4.mem[2][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[3] Memory_4.mem[2][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[4] Memory_4.mem[2][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[5] Memory_4.mem[2][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[6] Memory_4.mem[2][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[2][0][0]$y$147[7] Memory_4.mem[2][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[0] Memory_4.mem[8][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[1] Memory_4.mem[8][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[2] Memory_4.mem[8][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[3] Memory_4.mem[8][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[4] Memory_4.mem[8][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[5] Memory_4.mem[8][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[6] Memory_4.mem[8][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[8][0][0]$y$193[7] Memory_4.mem[8][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[0] Memory_4.mem[9][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[1] Memory_4.mem[9][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[2] Memory_4.mem[9][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[3] Memory_4.mem[9][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[4] Memory_4.mem[9][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[5] Memory_4.mem[9][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[6] Memory_4.mem[9][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[9][0][0]$y$199[7] Memory_4.mem[9][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[0] Memory_4.mem[10][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[1] Memory_4.mem[10][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[2] Memory_4.mem[10][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[3] Memory_4.mem[10][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[4] Memory_4.mem[10][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[5] Memory_4.mem[10][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[6] Memory_4.mem[10][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[10][0][0]$y$205[7] Memory_4.mem[10][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[0] Memory_4.mem[11][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[1] Memory_4.mem[11][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[2] Memory_4.mem[11][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[3] Memory_4.mem[11][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[4] Memory_4.mem[11][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[5] Memory_4.mem[11][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[6] Memory_4.mem[11][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[11][0][0]$y$211[7] Memory_4.mem[11][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[0] Memory_4.mem[12][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[1] Memory_4.mem[12][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[2] Memory_4.mem[12][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[3] Memory_4.mem[12][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[4] Memory_4.mem[12][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[5] Memory_4.mem[12][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[6] Memory_4.mem[12][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[12][0][0]$y$219[7] Memory_4.mem[12][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[0] Memory_4.mem[13][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[1] Memory_4.mem[13][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[2] Memory_4.mem[13][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[3] Memory_4.mem[13][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[4] Memory_4.mem[13][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[5] Memory_4.mem[13][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[6] Memory_4.mem[13][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[13][0][0]$y$225[7] Memory_4.mem[13][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[0] Memory_4.mem[14][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[1] Memory_4.mem[14][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[2] Memory_4.mem[14][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[3] Memory_4.mem[14][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[4] Memory_4.mem[14][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[5] Memory_4.mem[14][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[6] Memory_4.mem[14][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[14][0][0]$y$231[7] Memory_4.mem[14][7] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[0] Memory_4.mem[15][0] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[1] Memory_4.mem[15][1] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[2] Memory_4.mem[15][2] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[3] Memory_4.mem[15][3] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[4] Memory_4.mem[15][4] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[5] Memory_4.mem[15][5] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[6] Memory_4.mem[15][6] re clock 2
.latch $techmap\Memory_4.$memory\mem$wrmux[15][0][0]$y$237[7] Memory_4.mem[15][7] re clock 2
.latch io_rdAddr_0[0] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[0] re clock 2
.latch io_rdAddr_0[1] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[1] re clock 2
.latch io_rdAddr_0[2] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[2] re clock 2
.latch io_rdAddr_0[3] $techmap\Memory_2.$memory\mem$rdreg[0]$q$64[3] re clock 2
.names $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$111 $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$113 $techmap\Memory_1.$auto$rtlil.cc:1629:And$115
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$117 $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$119 $techmap\Memory_1.$auto$rtlil.cc:1629:And$121
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$115 $techmap\Memory_1.$auto$rtlil.cc:1629:And$121 $techmap\Memory_1.$auto$rtlil.cc:1629:And$123
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$123 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125
11 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$113 $techmap\Memory_1.$auto$rtlil.cc:1629:And$131
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$131 $techmap\Memory_1.$auto$rtlil.cc:1629:And$121 $techmap\Memory_1.$auto$rtlil.cc:1629:And$133
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$133 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$111 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_1.$auto$rtlil.cc:1629:And$141
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$141 $techmap\Memory_1.$auto$rtlil.cc:1629:And$121 $techmap\Memory_1.$auto$rtlil.cc:1629:And$143
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$143 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145
11 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_1.$auto$rtlil.cc:1629:And$149
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$149 $techmap\Memory_1.$auto$rtlil.cc:1629:And$121 $techmap\Memory_1.$auto$rtlil.cc:1629:And$151
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$151 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153
11 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$119 $techmap\Memory_1.$auto$rtlil.cc:1629:And$159
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$115 $techmap\Memory_1.$auto$rtlil.cc:1629:And$159 $techmap\Memory_1.$auto$rtlil.cc:1629:And$161
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$161 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$131 $techmap\Memory_1.$auto$rtlil.cc:1629:And$159 $techmap\Memory_1.$auto$rtlil.cc:1629:And$167
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$167 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$141 $techmap\Memory_1.$auto$rtlil.cc:1629:And$159 $techmap\Memory_1.$auto$rtlil.cc:1629:And$173
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$173 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$149 $techmap\Memory_1.$auto$rtlil.cc:1629:And$159 $techmap\Memory_1.$auto$rtlil.cc:1629:And$179
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$179 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$117 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_1.$auto$rtlil.cc:1629:And$187
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$115 $techmap\Memory_1.$auto$rtlil.cc:1629:And$187 $techmap\Memory_1.$auto$rtlil.cc:1629:And$189
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$189 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$131 $techmap\Memory_1.$auto$rtlil.cc:1629:And$187 $techmap\Memory_1.$auto$rtlil.cc:1629:And$195
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$195 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$141 $techmap\Memory_1.$auto$rtlil.cc:1629:And$187 $techmap\Memory_1.$auto$rtlil.cc:1629:And$201
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$201 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$149 $techmap\Memory_1.$auto$rtlil.cc:1629:And$187 $techmap\Memory_1.$auto$rtlil.cc:1629:And$207
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$207 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209
11 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_1.$auto$rtlil.cc:1629:And$213
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$115 $techmap\Memory_1.$auto$rtlil.cc:1629:And$213 $techmap\Memory_1.$auto$rtlil.cc:1629:And$215
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$215 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$131 $techmap\Memory_1.$auto$rtlil.cc:1629:And$213 $techmap\Memory_1.$auto$rtlil.cc:1629:And$221
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$221 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$141 $techmap\Memory_1.$auto$rtlil.cc:1629:And$213 $techmap\Memory_1.$auto$rtlil.cc:1629:And$227
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$227 io_wrEna_1 $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229
11 1
.names $techmap\Memory_1.$auto$rtlil.cc:1629:And$149 $techmap\Memory_1.$auto$rtlil.cc:1629:And$213 $techmap\Memory_1.$auto$rtlil.cc:1629:And$233
11 1
.names $undef Memory_1_io_wrData[0] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[1] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[2] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[3] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[4] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[5] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[6] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6]
1-0 1
-11 1
.names $undef Memory_1_io_wrData[7] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7]
1-0 1
-11 1
.names $undef io_wrAddr_1[0] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0]
1-0 1
-11 1
.names $undef io_wrAddr_1[1] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1]
1-0 1
-11 1
.names $undef io_wrAddr_1[2] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2]
1-0 1
-11 1
.names $undef io_wrAddr_1[3] io_wrEna_1 $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[0] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[1] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[3] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[4] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[5] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[6] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[7] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] Memory_5.io_rdData[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[0] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[2] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[3] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[4] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[5] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[6] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[7] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$a$66[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[0] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[2] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[3] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[4] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[5] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[6] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[7] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] $techmap\Memory_5.$memory\mem$rdmux[0][0][0]$b$67[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[1] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[2] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[3] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[4] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[5] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[6] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[7] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$a$69[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[1] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[2] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[3] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[4] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[5] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[6] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[7] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][0]$b$70[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[1] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[2] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[3] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[4] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[5] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[6] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[7] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$a$72[7]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[0]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[1] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[1]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[2] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[2]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[3] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[3]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[4] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[4]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[5] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[5]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[6] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[6]
1-0 1
-11 1
.names $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[7] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] $techmap\Memory_5.$memory\mem$rdmux[0][1][1]$b$73[7]
1-0 1
-11 1
.names Memory_5.mem[0][0] Memory_5.mem[1][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[0]
1-0 1
-11 1
.names Memory_5.mem[0][1] Memory_5.mem[1][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[1]
1-0 1
-11 1
.names Memory_5.mem[0][2] Memory_5.mem[1][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[2]
1-0 1
-11 1
.names Memory_5.mem[0][3] Memory_5.mem[1][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[3]
1-0 1
-11 1
.names Memory_5.mem[0][4] Memory_5.mem[1][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[4]
1-0 1
-11 1
.names Memory_5.mem[0][5] Memory_5.mem[1][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[5]
1-0 1
-11 1
.names Memory_5.mem[0][6] Memory_5.mem[1][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[6]
1-0 1
-11 1
.names Memory_5.mem[0][7] Memory_5.mem[1][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$a$75[7]
1-0 1
-11 1
.names Memory_5.mem[2][0] Memory_5.mem[3][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[0]
1-0 1
-11 1
.names Memory_5.mem[2][1] Memory_5.mem[3][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[1]
1-0 1
-11 1
.names Memory_5.mem[2][2] Memory_5.mem[3][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[2]
1-0 1
-11 1
.names Memory_5.mem[2][3] Memory_5.mem[3][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[3]
1-0 1
-11 1
.names Memory_5.mem[2][4] Memory_5.mem[3][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[4]
1-0 1
-11 1
.names Memory_5.mem[2][5] Memory_5.mem[3][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[5]
1-0 1
-11 1
.names Memory_5.mem[2][6] Memory_5.mem[3][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[6]
1-0 1
-11 1
.names Memory_5.mem[2][7] Memory_5.mem[3][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][0]$b$76[7]
1-0 1
-11 1
.names Memory_5.mem[4][0] Memory_5.mem[5][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[0]
1-0 1
-11 1
.names Memory_5.mem[4][1] Memory_5.mem[5][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[1]
1-0 1
-11 1
.names Memory_5.mem[4][2] Memory_5.mem[5][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[2]
1-0 1
-11 1
.names Memory_5.mem[4][3] Memory_5.mem[5][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[3]
1-0 1
-11 1
.names Memory_5.mem[4][4] Memory_5.mem[5][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[4]
1-0 1
-11 1
.names Memory_5.mem[4][5] Memory_5.mem[5][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[5]
1-0 1
-11 1
.names Memory_5.mem[4][6] Memory_5.mem[5][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[6]
1-0 1
-11 1
.names Memory_5.mem[4][7] Memory_5.mem[5][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$a$78[7]
1-0 1
-11 1
.names Memory_5.mem[6][0] Memory_5.mem[7][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[0]
1-0 1
-11 1
.names Memory_5.mem[6][1] Memory_5.mem[7][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[1]
1-0 1
-11 1
.names Memory_5.mem[6][2] Memory_5.mem[7][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[2]
1-0 1
-11 1
.names Memory_5.mem[6][3] Memory_5.mem[7][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[3]
1-0 1
-11 1
.names Memory_5.mem[6][4] Memory_5.mem[7][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[4]
1-0 1
-11 1
.names Memory_5.mem[6][5] Memory_5.mem[7][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[5]
1-0 1
-11 1
.names Memory_5.mem[6][6] Memory_5.mem[7][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[6]
1-0 1
-11 1
.names Memory_5.mem[6][7] Memory_5.mem[7][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][1]$b$79[7]
1-0 1
-11 1
.names Memory_5.mem[8][0] Memory_5.mem[9][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[0]
1-0 1
-11 1
.names Memory_5.mem[8][1] Memory_5.mem[9][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[1]
1-0 1
-11 1
.names Memory_5.mem[8][2] Memory_5.mem[9][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[2]
1-0 1
-11 1
.names Memory_5.mem[8][3] Memory_5.mem[9][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[3]
1-0 1
-11 1
.names Memory_5.mem[8][4] Memory_5.mem[9][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[4]
1-0 1
-11 1
.names Memory_5.mem[8][5] Memory_5.mem[9][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[5]
1-0 1
-11 1
.names Memory_5.mem[8][6] Memory_5.mem[9][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[6]
1-0 1
-11 1
.names Memory_5.mem[8][7] Memory_5.mem[9][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$a$81[7]
1-0 1
-11 1
.names Memory_5.mem[10][0] Memory_5.mem[11][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[0]
1-0 1
-11 1
.names Memory_5.mem[10][1] Memory_5.mem[11][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[1]
1-0 1
-11 1
.names Memory_5.mem[10][2] Memory_5.mem[11][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[2]
1-0 1
-11 1
.names Memory_5.mem[10][3] Memory_5.mem[11][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[3]
1-0 1
-11 1
.names Memory_5.mem[10][4] Memory_5.mem[11][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[4]
1-0 1
-11 1
.names Memory_5.mem[10][5] Memory_5.mem[11][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[5]
1-0 1
-11 1
.names Memory_5.mem[10][6] Memory_5.mem[11][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[6]
1-0 1
-11 1
.names Memory_5.mem[10][7] Memory_5.mem[11][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][2]$b$82[7]
1-0 1
-11 1
.names Memory_5.mem[12][0] Memory_5.mem[13][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[0]
1-0 1
-11 1
.names Memory_5.mem[12][1] Memory_5.mem[13][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[1]
1-0 1
-11 1
.names Memory_5.mem[12][2] Memory_5.mem[13][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[2]
1-0 1
-11 1
.names Memory_5.mem[12][3] Memory_5.mem[13][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[3]
1-0 1
-11 1
.names Memory_5.mem[12][4] Memory_5.mem[13][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[4]
1-0 1
-11 1
.names Memory_5.mem[12][5] Memory_5.mem[13][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[5]
1-0 1
-11 1
.names Memory_5.mem[12][6] Memory_5.mem[13][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[6]
1-0 1
-11 1
.names Memory_5.mem[12][7] Memory_5.mem[13][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$a$84[7]
1-0 1
-11 1
.names Memory_5.mem[14][0] Memory_5.mem[15][0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[0]
1-0 1
-11 1
.names Memory_5.mem[14][1] Memory_5.mem[15][1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[1]
1-0 1
-11 1
.names Memory_5.mem[14][2] Memory_5.mem[15][2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[2]
1-0 1
-11 1
.names Memory_5.mem[14][3] Memory_5.mem[15][3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[3]
1-0 1
-11 1
.names Memory_5.mem[14][4] Memory_5.mem[15][4] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[4]
1-0 1
-11 1
.names Memory_5.mem[14][5] Memory_5.mem[15][5] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[5]
1-0 1
-11 1
.names Memory_5.mem[14][6] Memory_5.mem[15][6] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[6]
1-0 1
-11 1
.names Memory_5.mem[14][7] Memory_5.mem[15][7] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] $techmap\Memory_5.$memory\mem$rdmux[0][2][3]$b$85[7]
1-0 1
-11 1
.names Memory_5.mem[0][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[0]
1-0 1
-11 1
.names Memory_5.mem[0][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[1]
1-0 1
-11 1
.names Memory_5.mem[0][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[2]
1-0 1
-11 1
.names Memory_5.mem[0][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[3]
1-0 1
-11 1
.names Memory_5.mem[0][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[4]
1-0 1
-11 1
.names Memory_5.mem[0][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[5]
1-0 1
-11 1
.names Memory_5.mem[0][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[6]
1-0 1
-11 1
.names Memory_5.mem[0][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[0][0][0]$y$125 $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[7]
1-0 1
-11 1
.names Memory_5.mem[1][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[0]
1-0 1
-11 1
.names Memory_5.mem[1][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[1]
1-0 1
-11 1
.names Memory_5.mem[1][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[2]
1-0 1
-11 1
.names Memory_5.mem[1][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[3]
1-0 1
-11 1
.names Memory_5.mem[1][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[4]
1-0 1
-11 1
.names Memory_5.mem[1][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[5]
1-0 1
-11 1
.names Memory_5.mem[1][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[6]
1-0 1
-11 1
.names Memory_5.mem[1][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[1][0][0]$y$135 $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[7]
1-0 1
-11 1
.names Memory_5.mem[2][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[0]
1-0 1
-11 1
.names Memory_5.mem[2][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[1]
1-0 1
-11 1
.names Memory_5.mem[2][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[2]
1-0 1
-11 1
.names Memory_5.mem[2][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[3]
1-0 1
-11 1
.names Memory_5.mem[2][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[4]
1-0 1
-11 1
.names Memory_5.mem[2][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[5]
1-0 1
-11 1
.names Memory_5.mem[2][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[6]
1-0 1
-11 1
.names Memory_5.mem[2][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[2][0][0]$y$145 $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[7]
1-0 1
-11 1
.names Memory_5.mem[3][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[0]
1-0 1
-11 1
.names Memory_5.mem[3][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[1]
1-0 1
-11 1
.names Memory_5.mem[3][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[2]
1-0 1
-11 1
.names Memory_5.mem[3][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[3]
1-0 1
-11 1
.names Memory_5.mem[3][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[4]
1-0 1
-11 1
.names Memory_5.mem[3][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[5]
1-0 1
-11 1
.names Memory_5.mem[3][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[6]
1-0 1
-11 1
.names Memory_5.mem[3][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[3][0][0]$y$153 $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[7]
1-0 1
-11 1
.names Memory_5.mem[4][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[0]
1-0 1
-11 1
.names Memory_5.mem[4][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[1]
1-0 1
-11 1
.names Memory_5.mem[4][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[2]
1-0 1
-11 1
.names Memory_5.mem[4][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[3]
1-0 1
-11 1
.names Memory_5.mem[4][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[4]
1-0 1
-11 1
.names Memory_5.mem[4][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[5]
1-0 1
-11 1
.names Memory_5.mem[4][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[6]
1-0 1
-11 1
.names Memory_5.mem[4][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[4][0][0]$y$163 $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[7]
1-0 1
-11 1
.names Memory_5.mem[5][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[0]
1-0 1
-11 1
.names Memory_5.mem[5][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[1]
1-0 1
-11 1
.names Memory_5.mem[5][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[2]
1-0 1
-11 1
.names Memory_5.mem[5][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[3]
1-0 1
-11 1
.names Memory_5.mem[5][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[4]
1-0 1
-11 1
.names Memory_5.mem[5][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[5]
1-0 1
-11 1
.names Memory_5.mem[5][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[6]
1-0 1
-11 1
.names Memory_5.mem[5][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[5][0][0]$y$169 $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[7]
1-0 1
-11 1
.names Memory_5.mem[6][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[0]
1-0 1
-11 1
.names Memory_5.mem[6][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[1]
1-0 1
-11 1
.names Memory_5.mem[6][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[2]
1-0 1
-11 1
.names Memory_5.mem[6][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[3]
1-0 1
-11 1
.names Memory_5.mem[6][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[4]
1-0 1
-11 1
.names Memory_5.mem[6][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[5]
1-0 1
-11 1
.names Memory_5.mem[6][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[6]
1-0 1
-11 1
.names Memory_5.mem[6][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[6][0][0]$y$175 $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[7]
1-0 1
-11 1
.names Memory_5.mem[7][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[0]
1-0 1
-11 1
.names Memory_5.mem[7][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[1]
1-0 1
-11 1
.names Memory_5.mem[7][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[2]
1-0 1
-11 1
.names Memory_5.mem[7][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[3]
1-0 1
-11 1
.names Memory_5.mem[7][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[4]
1-0 1
-11 1
.names Memory_5.mem[7][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[5]
1-0 1
-11 1
.names Memory_5.mem[7][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[6]
1-0 1
-11 1
.names Memory_5.mem[7][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[7][0][0]$y$181 $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[7]
1-0 1
-11 1
.names Memory_5.mem[8][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[0]
1-0 1
-11 1
.names Memory_5.mem[8][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[1]
1-0 1
-11 1
.names Memory_5.mem[8][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[2]
1-0 1
-11 1
.names Memory_5.mem[8][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[3]
1-0 1
-11 1
.names Memory_5.mem[8][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[4]
1-0 1
-11 1
.names Memory_5.mem[8][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[5]
1-0 1
-11 1
.names Memory_5.mem[8][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[6]
1-0 1
-11 1
.names Memory_5.mem[8][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[8][0][0]$y$191 $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[7]
1-0 1
-11 1
.names Memory_5.mem[9][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[0]
1-0 1
-11 1
.names Memory_5.mem[9][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[1]
1-0 1
-11 1
.names Memory_5.mem[9][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[2]
1-0 1
-11 1
.names Memory_5.mem[9][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[3]
1-0 1
-11 1
.names Memory_5.mem[9][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[4]
1-0 1
-11 1
.names Memory_5.mem[9][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[5]
1-0 1
-11 1
.names Memory_5.mem[9][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[6]
1-0 1
-11 1
.names Memory_5.mem[9][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[9][0][0]$y$197 $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[7]
1-0 1
-11 1
.names Memory_5.mem[10][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[0]
1-0 1
-11 1
.names Memory_5.mem[10][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[1]
1-0 1
-11 1
.names Memory_5.mem[10][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[2]
1-0 1
-11 1
.names Memory_5.mem[10][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[3]
1-0 1
-11 1
.names Memory_5.mem[10][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[4]
1-0 1
-11 1
.names Memory_5.mem[10][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[5]
1-0 1
-11 1
.names Memory_5.mem[10][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[6]
1-0 1
-11 1
.names Memory_5.mem[10][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[10][0][0]$y$203 $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[7]
1-0 1
-11 1
.names Memory_5.mem[11][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[0]
1-0 1
-11 1
.names Memory_5.mem[11][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[1]
1-0 1
-11 1
.names Memory_5.mem[11][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[2]
1-0 1
-11 1
.names Memory_5.mem[11][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[3]
1-0 1
-11 1
.names Memory_5.mem[11][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[4]
1-0 1
-11 1
.names Memory_5.mem[11][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[5]
1-0 1
-11 1
.names Memory_5.mem[11][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[6]
1-0 1
-11 1
.names Memory_5.mem[11][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[11][0][0]$y$209 $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[7]
1-0 1
-11 1
.names Memory_5.mem[12][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[0]
1-0 1
-11 1
.names Memory_5.mem[12][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[1]
1-0 1
-11 1
.names Memory_5.mem[12][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[2]
1-0 1
-11 1
.names Memory_5.mem[12][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[3]
1-0 1
-11 1
.names Memory_5.mem[12][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[4]
1-0 1
-11 1
.names Memory_5.mem[12][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[5]
1-0 1
-11 1
.names Memory_5.mem[12][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[6]
1-0 1
-11 1
.names Memory_5.mem[12][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[12][0][0]$y$217 $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[7]
1-0 1
-11 1
.names Memory_5.mem[13][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[0]
1-0 1
-11 1
.names Memory_5.mem[13][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[1]
1-0 1
-11 1
.names Memory_5.mem[13][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[2]
1-0 1
-11 1
.names Memory_5.mem[13][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[3]
1-0 1
-11 1
.names Memory_5.mem[13][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[4]
1-0 1
-11 1
.names Memory_5.mem[13][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[5]
1-0 1
-11 1
.names Memory_5.mem[13][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[6]
1-0 1
-11 1
.names Memory_5.mem[13][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[13][0][0]$y$223 $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[7]
1-0 1
-11 1
.names Memory_5.mem[14][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[0]
1-0 1
-11 1
.names Memory_5.mem[14][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[1]
1-0 1
-11 1
.names Memory_5.mem[14][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[2]
1-0 1
-11 1
.names Memory_5.mem[14][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[3]
1-0 1
-11 1
.names Memory_5.mem[14][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[4]
1-0 1
-11 1
.names Memory_5.mem[14][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[5]
1-0 1
-11 1
.names Memory_5.mem[14][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[6]
1-0 1
-11 1
.names Memory_5.mem[14][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[14][0][0]$y$229 $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[7]
1-0 1
-11 1
.names Memory_5.mem[15][0] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[0]
1-0 1
-11 1
.names Memory_5.mem[15][1] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[1]
1-0 1
-11 1
.names Memory_5.mem[15][2] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[2]
1-0 1
-11 1
.names Memory_5.mem[15][3] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[3]
1-0 1
-11 1
.names Memory_5.mem[15][4] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[4]
1-0 1
-11 1
.names Memory_5.mem[15][5] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[5]
1-0 1
-11 1
.names Memory_5.mem[15][6] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[6]
1-0 1
-11 1
.names Memory_5.mem[15][7] $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_1.$memory\mem$wren[15][0][0]$y$235 $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[7]
1-0 1
-11 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$111
0 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$113
0 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$117
0 1
.names $techmap\Memory_1.$0$memwr$\mem$XORMultiPortMemory16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_1.$auto$rtlil.cc:1641:Eq$119
0 1
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[0] Memory_5.mem[0][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[1] Memory_5.mem[0][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[2] Memory_5.mem[0][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[3] Memory_5.mem[0][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[4] Memory_5.mem[0][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[5] Memory_5.mem[0][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[6] Memory_5.mem[0][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[0][0][0]$y$127[7] Memory_5.mem[0][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[0] Memory_5.mem[4][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[1] Memory_5.mem[4][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[2] Memory_5.mem[4][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[3] Memory_5.mem[4][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[4] Memory_5.mem[4][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[5] Memory_5.mem[4][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[6] Memory_5.mem[4][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[4][0][0]$y$165[7] Memory_5.mem[4][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[0] Memory_5.mem[3][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[1] Memory_5.mem[3][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[2] Memory_5.mem[3][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[3] Memory_5.mem[3][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[4] Memory_5.mem[3][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[5] Memory_5.mem[3][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[6] Memory_5.mem[3][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[3][0][0]$y$155[7] Memory_5.mem[3][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[0] Memory_5.mem[1][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[1] Memory_5.mem[1][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[2] Memory_5.mem[1][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[3] Memory_5.mem[1][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[4] Memory_5.mem[1][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[5] Memory_5.mem[1][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[6] Memory_5.mem[1][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[1][0][0]$y$137[7] Memory_5.mem[1][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[0] Memory_5.mem[6][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[1] Memory_5.mem[6][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[2] Memory_5.mem[6][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[3] Memory_5.mem[6][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[4] Memory_5.mem[6][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[5] Memory_5.mem[6][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[6] Memory_5.mem[6][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[6][0][0]$y$177[7] Memory_5.mem[6][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[0] Memory_5.mem[7][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[1] Memory_5.mem[7][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[2] Memory_5.mem[7][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[3] Memory_5.mem[7][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[4] Memory_5.mem[7][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[5] Memory_5.mem[7][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[6] Memory_5.mem[7][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[7][0][0]$y$183[7] Memory_5.mem[7][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[0] Memory_5.mem[5][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[1] Memory_5.mem[5][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[2] Memory_5.mem[5][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[3] Memory_5.mem[5][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[4] Memory_5.mem[5][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[5] Memory_5.mem[5][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[6] Memory_5.mem[5][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[5][0][0]$y$171[7] Memory_5.mem[5][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[0] Memory_5.mem[2][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[1] Memory_5.mem[2][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[2] Memory_5.mem[2][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[3] Memory_5.mem[2][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[4] Memory_5.mem[2][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[5] Memory_5.mem[2][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[6] Memory_5.mem[2][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[2][0][0]$y$147[7] Memory_5.mem[2][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[0] Memory_5.mem[8][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[1] Memory_5.mem[8][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[2] Memory_5.mem[8][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[3] Memory_5.mem[8][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[4] Memory_5.mem[8][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[5] Memory_5.mem[8][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[6] Memory_5.mem[8][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[8][0][0]$y$193[7] Memory_5.mem[8][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[0] Memory_5.mem[9][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[1] Memory_5.mem[9][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[2] Memory_5.mem[9][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[3] Memory_5.mem[9][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[4] Memory_5.mem[9][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[5] Memory_5.mem[9][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[6] Memory_5.mem[9][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[9][0][0]$y$199[7] Memory_5.mem[9][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[0] Memory_5.mem[10][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[1] Memory_5.mem[10][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[2] Memory_5.mem[10][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[3] Memory_5.mem[10][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[4] Memory_5.mem[10][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[5] Memory_5.mem[10][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[6] Memory_5.mem[10][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[10][0][0]$y$205[7] Memory_5.mem[10][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[0] Memory_5.mem[11][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[1] Memory_5.mem[11][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[2] Memory_5.mem[11][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[3] Memory_5.mem[11][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[4] Memory_5.mem[11][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[5] Memory_5.mem[11][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[6] Memory_5.mem[11][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[11][0][0]$y$211[7] Memory_5.mem[11][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[0] Memory_5.mem[12][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[1] Memory_5.mem[12][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[2] Memory_5.mem[12][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[3] Memory_5.mem[12][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[4] Memory_5.mem[12][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[5] Memory_5.mem[12][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[6] Memory_5.mem[12][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[12][0][0]$y$219[7] Memory_5.mem[12][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[0] Memory_5.mem[13][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[1] Memory_5.mem[13][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[2] Memory_5.mem[13][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[3] Memory_5.mem[13][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[4] Memory_5.mem[13][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[5] Memory_5.mem[13][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[6] Memory_5.mem[13][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[13][0][0]$y$225[7] Memory_5.mem[13][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[0] Memory_5.mem[14][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[1] Memory_5.mem[14][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[2] Memory_5.mem[14][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[3] Memory_5.mem[14][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[4] Memory_5.mem[14][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[5] Memory_5.mem[14][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[6] Memory_5.mem[14][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[14][0][0]$y$231[7] Memory_5.mem[14][7] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[0] Memory_5.mem[15][0] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[1] Memory_5.mem[15][1] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[2] Memory_5.mem[15][2] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[3] Memory_5.mem[15][3] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[4] Memory_5.mem[15][4] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[5] Memory_5.mem[15][5] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[6] Memory_5.mem[15][6] re clock 2
.latch $techmap\Memory_5.$memory\mem$wrmux[15][0][0]$y$237[7] Memory_5.mem[15][7] re clock 2
.latch io_rdAddr_1[0] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[0] re clock 2
.latch io_rdAddr_1[1] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[1] re clock 2
.latch io_rdAddr_1[2] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[2] re clock 2
.latch io_rdAddr_1[3] $techmap\Memory_3.$memory\mem$rdreg[0]$q$64[3] re clock 2
.names Memory_5.io_rdData[0] Memory_5.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_5.io_rdData[1] Memory_5.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_5.io_rdData[2] Memory_5.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_5.io_rdData[3] Memory_5.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_5.io_rdData[4] Memory_5.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_5.io_rdData[5] Memory_5.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_5.io_rdData[6] Memory_5.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_5.io_rdData[7] Memory_5.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_1 Memory_5.mem_MPORT_en
1 1
.names Memory_1_io_wrData[0] Memory_5.mem_MPORT_data[0]
1 1
.names Memory_1_io_wrData[1] Memory_5.mem_MPORT_data[1]
1 1
.names Memory_1_io_wrData[2] Memory_5.mem_MPORT_data[2]
1 1
.names Memory_1_io_wrData[3] Memory_5.mem_MPORT_data[3]
1 1
.names Memory_1_io_wrData[4] Memory_5.mem_MPORT_data[4]
1 1
.names Memory_1_io_wrData[5] Memory_5.mem_MPORT_data[5]
1 1
.names Memory_1_io_wrData[6] Memory_5.mem_MPORT_data[6]
1 1
.names Memory_1_io_wrData[7] Memory_5.mem_MPORT_data[7]
1 1
.names io_wrAddr_1[0] Memory_5.mem_MPORT_addr[0]
1 1
.names io_wrAddr_1[1] Memory_5.mem_MPORT_addr[1]
1 1
.names io_wrAddr_1[2] Memory_5.mem_MPORT_addr[2]
1 1
.names io_wrAddr_1[3] Memory_5.mem_MPORT_addr[3]
1 1
.names io_wrEna_1 Memory_5.io_wrEna
1 1
.names Memory_1_io_wrData[0] Memory_5.io_wrData[0]
1 1
.names Memory_1_io_wrData[1] Memory_5.io_wrData[1]
1 1
.names Memory_1_io_wrData[2] Memory_5.io_wrData[2]
1 1
.names Memory_1_io_wrData[3] Memory_5.io_wrData[3]
1 1
.names Memory_1_io_wrData[4] Memory_5.io_wrData[4]
1 1
.names Memory_1_io_wrData[5] Memory_5.io_wrData[5]
1 1
.names Memory_1_io_wrData[6] Memory_5.io_wrData[6]
1 1
.names Memory_1_io_wrData[7] Memory_5.io_wrData[7]
1 1
.names io_wrAddr_1[0] Memory_5.io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_5.io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_5.io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_5.io_wrAddr[3]
1 1
.names io_rdAddr_1[0] Memory_5.io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_5.io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_5.io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_5.io_rdAddr[3]
1 1
.names clock Memory_5.clock
1 1
.names Memory_4.io_rdData[0] Memory_4.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_4.io_rdData[1] Memory_4.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_4.io_rdData[2] Memory_4.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_4.io_rdData[3] Memory_4.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_4.io_rdData[4] Memory_4.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_4.io_rdData[5] Memory_4.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_4.io_rdData[6] Memory_4.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_4.io_rdData[7] Memory_4.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_1 Memory_4.mem_MPORT_en
1 1
.names Memory_1_io_wrData[0] Memory_4.mem_MPORT_data[0]
1 1
.names Memory_1_io_wrData[1] Memory_4.mem_MPORT_data[1]
1 1
.names Memory_1_io_wrData[2] Memory_4.mem_MPORT_data[2]
1 1
.names Memory_1_io_wrData[3] Memory_4.mem_MPORT_data[3]
1 1
.names Memory_1_io_wrData[4] Memory_4.mem_MPORT_data[4]
1 1
.names Memory_1_io_wrData[5] Memory_4.mem_MPORT_data[5]
1 1
.names Memory_1_io_wrData[6] Memory_4.mem_MPORT_data[6]
1 1
.names Memory_1_io_wrData[7] Memory_4.mem_MPORT_data[7]
1 1
.names io_wrAddr_1[0] Memory_4.mem_MPORT_addr[0]
1 1
.names io_wrAddr_1[1] Memory_4.mem_MPORT_addr[1]
1 1
.names io_wrAddr_1[2] Memory_4.mem_MPORT_addr[2]
1 1
.names io_wrAddr_1[3] Memory_4.mem_MPORT_addr[3]
1 1
.names io_wrEna_1 Memory_4.io_wrEna
1 1
.names Memory_1_io_wrData[0] Memory_4.io_wrData[0]
1 1
.names Memory_1_io_wrData[1] Memory_4.io_wrData[1]
1 1
.names Memory_1_io_wrData[2] Memory_4.io_wrData[2]
1 1
.names Memory_1_io_wrData[3] Memory_4.io_wrData[3]
1 1
.names Memory_1_io_wrData[4] Memory_4.io_wrData[4]
1 1
.names Memory_1_io_wrData[5] Memory_4.io_wrData[5]
1 1
.names Memory_1_io_wrData[6] Memory_4.io_wrData[6]
1 1
.names Memory_1_io_wrData[7] Memory_4.io_wrData[7]
1 1
.names io_wrAddr_1[0] Memory_4.io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_4.io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_4.io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_4.io_wrAddr[3]
1 1
.names io_rdAddr_0[0] Memory_4.io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_4.io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_4.io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_4.io_rdAddr[3]
1 1
.names clock Memory_4.clock
1 1
.names Memory_3.io_rdData[0] Memory_3.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_3.io_rdData[1] Memory_3.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_3.io_rdData[2] Memory_3.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_3.io_rdData[3] Memory_3.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_3.io_rdData[4] Memory_3.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_3.io_rdData[5] Memory_3.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_3.io_rdData[6] Memory_3.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_3.io_rdData[7] Memory_3.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_0 Memory_3.mem_MPORT_en
1 1
.names Memory_2_io_wrData[0] Memory_3.mem_MPORT_data[0]
1 1
.names Memory_2_io_wrData[1] Memory_3.mem_MPORT_data[1]
1 1
.names Memory_2_io_wrData[2] Memory_3.mem_MPORT_data[2]
1 1
.names Memory_2_io_wrData[3] Memory_3.mem_MPORT_data[3]
1 1
.names Memory_2_io_wrData[4] Memory_3.mem_MPORT_data[4]
1 1
.names Memory_2_io_wrData[5] Memory_3.mem_MPORT_data[5]
1 1
.names Memory_2_io_wrData[6] Memory_3.mem_MPORT_data[6]
1 1
.names Memory_2_io_wrData[7] Memory_3.mem_MPORT_data[7]
1 1
.names io_wrAddr_0[0] Memory_3.mem_MPORT_addr[0]
1 1
.names io_wrAddr_0[1] Memory_3.mem_MPORT_addr[1]
1 1
.names io_wrAddr_0[2] Memory_3.mem_MPORT_addr[2]
1 1
.names io_wrAddr_0[3] Memory_3.mem_MPORT_addr[3]
1 1
.names io_wrEna_0 Memory_3.io_wrEna
1 1
.names Memory_2_io_wrData[0] Memory_3.io_wrData[0]
1 1
.names Memory_2_io_wrData[1] Memory_3.io_wrData[1]
1 1
.names Memory_2_io_wrData[2] Memory_3.io_wrData[2]
1 1
.names Memory_2_io_wrData[3] Memory_3.io_wrData[3]
1 1
.names Memory_2_io_wrData[4] Memory_3.io_wrData[4]
1 1
.names Memory_2_io_wrData[5] Memory_3.io_wrData[5]
1 1
.names Memory_2_io_wrData[6] Memory_3.io_wrData[6]
1 1
.names Memory_2_io_wrData[7] Memory_3.io_wrData[7]
1 1
.names io_wrAddr_0[0] Memory_3.io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_3.io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_3.io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_3.io_wrAddr[3]
1 1
.names io_rdAddr_1[0] Memory_3.io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_3.io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_3.io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_3.io_rdAddr[3]
1 1
.names clock Memory_3.clock
1 1
.names Memory_2.io_rdData[0] Memory_2.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_2.io_rdData[1] Memory_2.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_2.io_rdData[2] Memory_2.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_2.io_rdData[3] Memory_2.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_2.io_rdData[4] Memory_2.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_2.io_rdData[5] Memory_2.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_2.io_rdData[6] Memory_2.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_2.io_rdData[7] Memory_2.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_0 Memory_2.mem_MPORT_en
1 1
.names Memory_2_io_wrData[0] Memory_2.mem_MPORT_data[0]
1 1
.names Memory_2_io_wrData[1] Memory_2.mem_MPORT_data[1]
1 1
.names Memory_2_io_wrData[2] Memory_2.mem_MPORT_data[2]
1 1
.names Memory_2_io_wrData[3] Memory_2.mem_MPORT_data[3]
1 1
.names Memory_2_io_wrData[4] Memory_2.mem_MPORT_data[4]
1 1
.names Memory_2_io_wrData[5] Memory_2.mem_MPORT_data[5]
1 1
.names Memory_2_io_wrData[6] Memory_2.mem_MPORT_data[6]
1 1
.names Memory_2_io_wrData[7] Memory_2.mem_MPORT_data[7]
1 1
.names io_wrAddr_0[0] Memory_2.mem_MPORT_addr[0]
1 1
.names io_wrAddr_0[1] Memory_2.mem_MPORT_addr[1]
1 1
.names io_wrAddr_0[2] Memory_2.mem_MPORT_addr[2]
1 1
.names io_wrAddr_0[3] Memory_2.mem_MPORT_addr[3]
1 1
.names io_wrEna_0 Memory_2.io_wrEna
1 1
.names Memory_2_io_wrData[0] Memory_2.io_wrData[0]
1 1
.names Memory_2_io_wrData[1] Memory_2.io_wrData[1]
1 1
.names Memory_2_io_wrData[2] Memory_2.io_wrData[2]
1 1
.names Memory_2_io_wrData[3] Memory_2.io_wrData[3]
1 1
.names Memory_2_io_wrData[4] Memory_2.io_wrData[4]
1 1
.names Memory_2_io_wrData[5] Memory_2.io_wrData[5]
1 1
.names Memory_2_io_wrData[6] Memory_2.io_wrData[6]
1 1
.names Memory_2_io_wrData[7] Memory_2.io_wrData[7]
1 1
.names io_wrAddr_0[0] Memory_2.io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_2.io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_2.io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_2.io_wrAddr[3]
1 1
.names io_rdAddr_0[0] Memory_2.io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_2.io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_2.io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_2.io_rdAddr[3]
1 1
.names clock Memory_2.clock
1 1
.names Memory_1.io_rdData[0] Memory_1.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_1.io_rdData[1] Memory_1.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_1.io_rdData[2] Memory_1.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_1.io_rdData[3] Memory_1.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_1.io_rdData[4] Memory_1.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_1.io_rdData[5] Memory_1.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_1.io_rdData[6] Memory_1.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_1.io_rdData[7] Memory_1.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_1 Memory_1.mem_MPORT_en
1 1
.names Memory_1_io_wrData[0] Memory_1.mem_MPORT_data[0]
1 1
.names Memory_1_io_wrData[1] Memory_1.mem_MPORT_data[1]
1 1
.names Memory_1_io_wrData[2] Memory_1.mem_MPORT_data[2]
1 1
.names Memory_1_io_wrData[3] Memory_1.mem_MPORT_data[3]
1 1
.names Memory_1_io_wrData[4] Memory_1.mem_MPORT_data[4]
1 1
.names Memory_1_io_wrData[5] Memory_1.mem_MPORT_data[5]
1 1
.names Memory_1_io_wrData[6] Memory_1.mem_MPORT_data[6]
1 1
.names Memory_1_io_wrData[7] Memory_1.mem_MPORT_data[7]
1 1
.names io_wrAddr_1[0] Memory_1.mem_MPORT_addr[0]
1 1
.names io_wrAddr_1[1] Memory_1.mem_MPORT_addr[1]
1 1
.names io_wrAddr_1[2] Memory_1.mem_MPORT_addr[2]
1 1
.names io_wrAddr_1[3] Memory_1.mem_MPORT_addr[3]
1 1
.names io_wrEna_1 Memory_1.io_wrEna
1 1
.names Memory_1_io_wrData[0] Memory_1.io_wrData[0]
1 1
.names Memory_1_io_wrData[1] Memory_1.io_wrData[1]
1 1
.names Memory_1_io_wrData[2] Memory_1.io_wrData[2]
1 1
.names Memory_1_io_wrData[3] Memory_1.io_wrData[3]
1 1
.names Memory_1_io_wrData[4] Memory_1.io_wrData[4]
1 1
.names Memory_1_io_wrData[5] Memory_1.io_wrData[5]
1 1
.names Memory_1_io_wrData[6] Memory_1.io_wrData[6]
1 1
.names Memory_1_io_wrData[7] Memory_1.io_wrData[7]
1 1
.names io_wrAddr_1[0] Memory_1.io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_1.io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_1.io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_1.io_wrAddr[3]
1 1
.names io_wrAddr_0[0] Memory_1.io_rdAddr[0]
1 1
.names io_wrAddr_0[1] Memory_1.io_rdAddr[1]
1 1
.names io_wrAddr_0[2] Memory_1.io_rdAddr[2]
1 1
.names io_wrAddr_0[3] Memory_1.io_rdAddr[3]
1 1
.names clock Memory_1.clock
1 1
.names Memory.io_rdData[0] Memory.mem_io_rdData_MPORT_data[0]
1 1
.names Memory.io_rdData[1] Memory.mem_io_rdData_MPORT_data[1]
1 1
.names Memory.io_rdData[2] Memory.mem_io_rdData_MPORT_data[2]
1 1
.names Memory.io_rdData[3] Memory.mem_io_rdData_MPORT_data[3]
1 1
.names Memory.io_rdData[4] Memory.mem_io_rdData_MPORT_data[4]
1 1
.names Memory.io_rdData[5] Memory.mem_io_rdData_MPORT_data[5]
1 1
.names Memory.io_rdData[6] Memory.mem_io_rdData_MPORT_data[6]
1 1
.names Memory.io_rdData[7] Memory.mem_io_rdData_MPORT_data[7]
1 1
.names io_wrEna_0 Memory.mem_MPORT_en
1 1
.names Memory_2_io_wrData[0] Memory.mem_MPORT_data[0]
1 1
.names Memory_2_io_wrData[1] Memory.mem_MPORT_data[1]
1 1
.names Memory_2_io_wrData[2] Memory.mem_MPORT_data[2]
1 1
.names Memory_2_io_wrData[3] Memory.mem_MPORT_data[3]
1 1
.names Memory_2_io_wrData[4] Memory.mem_MPORT_data[4]
1 1
.names Memory_2_io_wrData[5] Memory.mem_MPORT_data[5]
1 1
.names Memory_2_io_wrData[6] Memory.mem_MPORT_data[6]
1 1
.names Memory_2_io_wrData[7] Memory.mem_MPORT_data[7]
1 1
.names io_wrAddr_0[0] Memory.mem_MPORT_addr[0]
1 1
.names io_wrAddr_0[1] Memory.mem_MPORT_addr[1]
1 1
.names io_wrAddr_0[2] Memory.mem_MPORT_addr[2]
1 1
.names io_wrAddr_0[3] Memory.mem_MPORT_addr[3]
1 1
.names io_wrEna_0 Memory.io_wrEna
1 1
.names Memory_2_io_wrData[0] Memory.io_wrData[0]
1 1
.names Memory_2_io_wrData[1] Memory.io_wrData[1]
1 1
.names Memory_2_io_wrData[2] Memory.io_wrData[2]
1 1
.names Memory_2_io_wrData[3] Memory.io_wrData[3]
1 1
.names Memory_2_io_wrData[4] Memory.io_wrData[4]
1 1
.names Memory_2_io_wrData[5] Memory.io_wrData[5]
1 1
.names Memory_2_io_wrData[6] Memory.io_wrData[6]
1 1
.names Memory_2_io_wrData[7] Memory.io_wrData[7]
1 1
.names io_wrAddr_0[0] Memory.io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory.io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory.io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory.io_wrAddr[3]
1 1
.names io_wrAddr_1[0] Memory.io_rdAddr[0]
1 1
.names io_wrAddr_1[1] Memory.io_rdAddr[1]
1 1
.names io_wrAddr_1[2] Memory.io_rdAddr[2]
1 1
.names io_wrAddr_1[3] Memory.io_rdAddr[3]
1 1
.names clock Memory.clock
1 1
.names clock Memory_1_clock
1 1
.names io_wrAddr_0[0] Memory_1_io_rdAddr[0]
1 1
.names io_wrAddr_0[1] Memory_1_io_rdAddr[1]
1 1
.names io_wrAddr_0[2] Memory_1_io_rdAddr[2]
1 1
.names io_wrAddr_0[3] Memory_1_io_rdAddr[3]
1 1
.names Memory_1.io_rdData[0] Memory_1_io_rdData[0]
1 1
.names Memory_1.io_rdData[1] Memory_1_io_rdData[1]
1 1
.names Memory_1.io_rdData[2] Memory_1_io_rdData[2]
1 1
.names Memory_1.io_rdData[3] Memory_1_io_rdData[3]
1 1
.names Memory_1.io_rdData[4] Memory_1_io_rdData[4]
1 1
.names Memory_1.io_rdData[5] Memory_1_io_rdData[5]
1 1
.names Memory_1.io_rdData[6] Memory_1_io_rdData[6]
1 1
.names Memory_1.io_rdData[7] Memory_1_io_rdData[7]
1 1
.names io_wrAddr_1[0] Memory_1_io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_1_io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_1_io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_1_io_wrAddr[3]
1 1
.names io_wrEna_1 Memory_1_io_wrEna
1 1
.names clock Memory_2_clock
1 1
.names io_rdAddr_0[0] Memory_2_io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_2_io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_2_io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_2_io_rdAddr[3]
1 1
.names Memory_2.io_rdData[0] Memory_2_io_rdData[0]
1 1
.names Memory_2.io_rdData[1] Memory_2_io_rdData[1]
1 1
.names Memory_2.io_rdData[2] Memory_2_io_rdData[2]
1 1
.names Memory_2.io_rdData[3] Memory_2_io_rdData[3]
1 1
.names Memory_2.io_rdData[4] Memory_2_io_rdData[4]
1 1
.names Memory_2.io_rdData[5] Memory_2_io_rdData[5]
1 1
.names Memory_2.io_rdData[6] Memory_2_io_rdData[6]
1 1
.names Memory_2.io_rdData[7] Memory_2_io_rdData[7]
1 1
.names io_wrAddr_0[0] Memory_2_io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_2_io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_2_io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_2_io_wrAddr[3]
1 1
.names io_wrEna_0 Memory_2_io_wrEna
1 1
.names clock Memory_3_clock
1 1
.names io_rdAddr_1[0] Memory_3_io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_3_io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_3_io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_3_io_rdAddr[3]
1 1
.names Memory_3.io_rdData[0] Memory_3_io_rdData[0]
1 1
.names Memory_3.io_rdData[1] Memory_3_io_rdData[1]
1 1
.names Memory_3.io_rdData[2] Memory_3_io_rdData[2]
1 1
.names Memory_3.io_rdData[3] Memory_3_io_rdData[3]
1 1
.names Memory_3.io_rdData[4] Memory_3_io_rdData[4]
1 1
.names Memory_3.io_rdData[5] Memory_3_io_rdData[5]
1 1
.names Memory_3.io_rdData[6] Memory_3_io_rdData[6]
1 1
.names Memory_3.io_rdData[7] Memory_3_io_rdData[7]
1 1
.names io_wrAddr_0[0] Memory_3_io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_3_io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_3_io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_3_io_wrAddr[3]
1 1
.names Memory_2_io_wrData[0] Memory_3_io_wrData[0]
1 1
.names Memory_2_io_wrData[1] Memory_3_io_wrData[1]
1 1
.names Memory_2_io_wrData[2] Memory_3_io_wrData[2]
1 1
.names Memory_2_io_wrData[3] Memory_3_io_wrData[3]
1 1
.names Memory_2_io_wrData[4] Memory_3_io_wrData[4]
1 1
.names Memory_2_io_wrData[5] Memory_3_io_wrData[5]
1 1
.names Memory_2_io_wrData[6] Memory_3_io_wrData[6]
1 1
.names Memory_2_io_wrData[7] Memory_3_io_wrData[7]
1 1
.names io_wrEna_0 Memory_3_io_wrEna
1 1
.names clock Memory_4_clock
1 1
.names io_rdAddr_0[0] Memory_4_io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_4_io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_4_io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_4_io_rdAddr[3]
1 1
.names Memory_4.io_rdData[0] Memory_4_io_rdData[0]
1 1
.names Memory_4.io_rdData[1] Memory_4_io_rdData[1]
1 1
.names Memory_4.io_rdData[2] Memory_4_io_rdData[2]
1 1
.names Memory_4.io_rdData[3] Memory_4_io_rdData[3]
1 1
.names Memory_4.io_rdData[4] Memory_4_io_rdData[4]
1 1
.names Memory_4.io_rdData[5] Memory_4_io_rdData[5]
1 1
.names Memory_4.io_rdData[6] Memory_4_io_rdData[6]
1 1
.names Memory_4.io_rdData[7] Memory_4_io_rdData[7]
1 1
.names io_wrAddr_1[0] Memory_4_io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_4_io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_4_io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_4_io_wrAddr[3]
1 1
.names Memory_1_io_wrData[0] Memory_4_io_wrData[0]
1 1
.names Memory_1_io_wrData[1] Memory_4_io_wrData[1]
1 1
.names Memory_1_io_wrData[2] Memory_4_io_wrData[2]
1 1
.names Memory_1_io_wrData[3] Memory_4_io_wrData[3]
1 1
.names Memory_1_io_wrData[4] Memory_4_io_wrData[4]
1 1
.names Memory_1_io_wrData[5] Memory_4_io_wrData[5]
1 1
.names Memory_1_io_wrData[6] Memory_4_io_wrData[6]
1 1
.names Memory_1_io_wrData[7] Memory_4_io_wrData[7]
1 1
.names io_wrEna_1 Memory_4_io_wrEna
1 1
.names clock Memory_5_clock
1 1
.names io_rdAddr_1[0] Memory_5_io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_5_io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_5_io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_5_io_rdAddr[3]
1 1
.names Memory_5.io_rdData[0] Memory_5_io_rdData[0]
1 1
.names Memory_5.io_rdData[1] Memory_5_io_rdData[1]
1 1
.names Memory_5.io_rdData[2] Memory_5_io_rdData[2]
1 1
.names Memory_5.io_rdData[3] Memory_5_io_rdData[3]
1 1
.names Memory_5.io_rdData[4] Memory_5_io_rdData[4]
1 1
.names Memory_5.io_rdData[5] Memory_5_io_rdData[5]
1 1
.names Memory_5.io_rdData[6] Memory_5_io_rdData[6]
1 1
.names Memory_5.io_rdData[7] Memory_5_io_rdData[7]
1 1
.names io_wrAddr_1[0] Memory_5_io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_5_io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_5_io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_5_io_wrAddr[3]
1 1
.names Memory_1_io_wrData[0] Memory_5_io_wrData[0]
1 1
.names Memory_1_io_wrData[1] Memory_5_io_wrData[1]
1 1
.names Memory_1_io_wrData[2] Memory_5_io_wrData[2]
1 1
.names Memory_1_io_wrData[3] Memory_5_io_wrData[3]
1 1
.names Memory_1_io_wrData[4] Memory_5_io_wrData[4]
1 1
.names Memory_1_io_wrData[5] Memory_5_io_wrData[5]
1 1
.names Memory_1_io_wrData[6] Memory_5_io_wrData[6]
1 1
.names Memory_1_io_wrData[7] Memory_5_io_wrData[7]
1 1
.names io_wrEna_1 Memory_5_io_wrEna
1 1
.names clock Memory_clock
1 1
.names io_wrAddr_1[0] Memory_io_rdAddr[0]
1 1
.names io_wrAddr_1[1] Memory_io_rdAddr[1]
1 1
.names io_wrAddr_1[2] Memory_io_rdAddr[2]
1 1
.names io_wrAddr_1[3] Memory_io_rdAddr[3]
1 1
.names Memory.io_rdData[0] Memory_io_rdData[0]
1 1
.names Memory.io_rdData[1] Memory_io_rdData[1]
1 1
.names Memory.io_rdData[2] Memory_io_rdData[2]
1 1
.names Memory.io_rdData[3] Memory_io_rdData[3]
1 1
.names Memory.io_rdData[4] Memory_io_rdData[4]
1 1
.names Memory.io_rdData[5] Memory_io_rdData[5]
1 1
.names Memory.io_rdData[6] Memory_io_rdData[6]
1 1
.names Memory.io_rdData[7] Memory_io_rdData[7]
1 1
.names io_wrAddr_0[0] Memory_io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_io_wrAddr[3]
1 1
.names Memory_2_io_wrData[0] Memory_io_wrData[0]
1 1
.names Memory_2_io_wrData[1] Memory_io_wrData[1]
1 1
.names Memory_2_io_wrData[2] Memory_io_wrData[2]
1 1
.names Memory_2_io_wrData[3] Memory_io_wrData[3]
1 1
.names Memory_2_io_wrData[4] Memory_io_wrData[4]
1 1
.names Memory_2_io_wrData[5] Memory_io_wrData[5]
1 1
.names Memory_2_io_wrData[6] Memory_io_wrData[6]
1 1
.names Memory_2_io_wrData[7] Memory_io_wrData[7]
1 1
.names io_wrEna_0 Memory_io_wrEna
1 1
.names Memory_2.io_rdData[0] xors_2_0[0]
1 1
.names Memory_2.io_rdData[1] xors_2_0[1]
1 1
.names Memory_2.io_rdData[2] xors_2_0[2]
1 1
.names Memory_2.io_rdData[3] xors_2_0[3]
1 1
.names Memory_2.io_rdData[4] xors_2_0[4]
1 1
.names Memory_2.io_rdData[5] xors_2_0[5]
1 1
.names Memory_2.io_rdData[6] xors_2_0[6]
1 1
.names Memory_2.io_rdData[7] xors_2_0[7]
1 1
.names Memory_3.io_rdData[0] xors_3_0[0]
1 1
.names Memory_3.io_rdData[1] xors_3_0[1]
1 1
.names Memory_3.io_rdData[2] xors_3_0[2]
1 1
.names Memory_3.io_rdData[3] xors_3_0[3]
1 1
.names Memory_3.io_rdData[4] xors_3_0[4]
1 1
.names Memory_3.io_rdData[5] xors_3_0[5]
1 1
.names Memory_3.io_rdData[6] xors_3_0[6]
1 1
.names Memory_3.io_rdData[7] xors_3_0[7]
1 1
.end
