0.7
2020.1
May 27 2020
19:59:15
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_layer_V_data_0_V.v,1699560073,systemVerilog,,,,AESL_axi_s_input_layer_V_data_0_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_0_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_0_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_10_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_10_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_11_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_11_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_1_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_1_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_2_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_2_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_3_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_3_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_4_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_4_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_5_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_5_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_6_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_6_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_7_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_7_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_8_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_8_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer7_out_V_data_9_V.v,1699560073,systemVerilog,,,,AESL_axi_s_layer7_out_V_data_9_V,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1699560075,systemVerilog,,,,AESL_deadlock_detect_unit,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1699560075,systemVerilog,,,,AESL_deadlock_detector,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1699560075,systemVerilog,,,,AESL_deadlock_report_unit,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1699560073,systemVerilog,,,,fifo,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v,1699559973,systemVerilog,,,,conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.v,1699560036,systemVerilog,,,,conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb;conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_s.v,1699560014,systemVerilog,,,,dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.v,1699559993,systemVerilog,,,,dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V.v,1699560038,systemVerilog,,,,dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V;dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v,1699560038,systemVerilog,,,,fifo_w16_d1_A;fifo_w16_d1_A_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A.v,1699560037,systemVerilog,,,,fifo_w16_d36_A;fifo_w16_d36_A_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w16_d625_A.v,1699560037,systemVerilog,,,,fifo_w16_d625_A,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1699560075,systemVerilog,,,,apatb_myproject_top,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v,1699560029,systemVerilog,,,,myproject,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_26_1_1.v,1699560038,systemVerilog,,,,myproject_mul_mul_16s_16s_26_1_1;myproject_mul_mul_16s_16s_26_1_1_DSP48_0,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_9s_25_1_1.v,1699560038,systemVerilog,,,,myproject_mul_mul_16s_9s_25_1_1;myproject_mul_mul_16s_9s_25_1_1_DSP48_1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_124_18_1_1.v,1699560037,systemVerilog,,,,myproject_mux_124_18_1_1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_164_16_1_1.v,1699560036,systemVerilog,,,,myproject_mux_164_16_1_1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_2568_16_1_1.v,1699560036,systemVerilog,,,,myproject_mux_2568_16_1_1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_mux_42_16_1_1.v,1699560036,systemVerilog,,,,myproject_mux_42_16_1_1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v,1699559975,systemVerilog,,,,pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.v,1699560036,systemVerilog,,,,pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg;pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s.v,1699560021,systemVerilog,,,,reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v,1699560019,systemVerilog,,,,reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v,1699560038,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v,1699559974,systemVerilog,,,,relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s.v,1699560027,systemVerilog,,,,softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s.v,1699560023,systemVerilog,,,,softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1.v,1699560038,systemVerilog,,,,softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1;softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_exp_table1_rom,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK.v,1699560038,systemVerilog,,,,softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK;softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_invert_tqcK_rom,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0.v,1699560038,systemVerilog,,,,start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0;start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_12u_config6_U0_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU.v,1699560038,systemVerilog,,,,start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU;start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4rcU_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.v,1699560038,systemVerilog,,,,start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0;start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0.v,1699560038,systemVerilog,,,,start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0;start_for_softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_U0_shiftReg,/home/pominiq/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
