$date
	Sun Oct 23 00:28:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#916681
b1001 !
1"
#916682
b1001 &
b1001 %
1$
#916683
0"
#916686
b11100 &
b11100 %
#916690
b1110 &
b1110 %
#916694
b111 &
b111 %
#916698
b10110 &
b10110 %
#916702
b1011 &
b1011 %
#916706
b100010 &
b100010 %
#916710
b10001 &
b10001 %
#916714
b110100 &
b110100 %
#916718
b11010 &
b11010 %
#916722
b1101 &
b1101 %
#916726
b101000 &
b101000 %
#916730
b10100 &
b10100 %
#916734
b1010 &
b1010 %
#916738
b101 &
b101 %
#916742
b10000 &
b10000 %
#916746
b1000 &
b1000 %
#916750
b100 &
b100 %
#916754
b10 &
b10 %
#916758
b1 &
1#
b1 %
#916762
b0 &
b0 %
0#
0$
#1982340
b1101 !
1"
#1982342
b1101 &
b1101 %
1$
#1982343
0"
#1982346
b101000 &
b101000 %
#1982350
b10100 &
b10100 %
#1982354
b1010 &
b1010 %
#1982358
b101 &
b101 %
#1982362
b10000 &
b10000 %
#1982366
b1000 &
b1000 %
#1982370
b100 &
b100 %
#1982374
b10 &
b10 %
#1982378
b1 &
b1 %
1#
#1982382
b0 &
0#
b0 %
0$
#2910058
b100 &
b100 %
1$
b100 !
1"
#2910059
0"
#2910062
b10 &
b10 %
#2910066
b1 &
b1 %
1#
#2910070
b0 &
0#
b0 %
0$
#4500012
