/home/atorkmabrains/mabrains/risc-v/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultRV32Config/SimDTM.cc
/home/atorkmabrains/mabrains/risc-v/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultRV32Config/SimDTM.v
/home/atorkmabrains/mabrains/risc-v/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultRV32Config/plusarg_reader.v