/***************************************************************************
                          main.cpp  -  description
                             -------------------
    begin                : Sun Jan 19 11:31:05 CET 2003
    copyright            : (C) 2003 by Pieter Palmers
    email                : ppalmers@ox.lan
 ***************************************************************************/

/***************************************************************************
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 ***************************************************************************/

#ifdef HAVE_CONFIG_H
#include <config.h>
#endif

#include <iostream.h>
#include <stdlib.h>
#include <stdio.h>
#include <sys/io.h>
#include <errno.h>
#include <unistd.h>
#include <pthread.h>
#include "lib/libpci.h"
       #include <sys/types.h>
       #include <sys/stat.h>
       #include <fcntl.h>

static u16 samBoot[]={
0xD0CE,0x0111,0xD0CE,0x01D5,0x0001,0x0003,0x0004,0x0006,
0x0001,0x0003,0x0002,0x0002,0x0006,0x0002,0x0001,0x0006,
0x0006,0x7A0C,0xE628,0x0001,0xD448,0x1010,0xC4CB,0xD1CB,
0xE2FE,0x4F01,0xE3FC,0x4E0D,0xE0FA,0x4700,0x8407,0xD148,
0x0104,0x9107,0x7A08,0x7A09,0xC590,0xD1CB,0xE2FE,0x4F01,
0xE3EE,0xC74D,0x6DFA,0xD44A,0x012E,0xC449,0x7816,0x7819,
0x7821,0x781D,0x782E,0x7830,0x7835,0x783A,0x783F,0x7849,
0x784C,0x786E,0x786D,0x7914,0x01F8,0x7A10,0x7A11,0x7915,
0x0000,0x7913,0x0007,0x7A12,0xD1CA,0xC44F,0xC4C4,0xD0CE,
0x01CB,0xC64F,0xC54F,0xC44F,0xCB4C,0xD5C4,0x78C4,0xC64F,
0xC74F,0xCF4C,0xC64F,0xC54F,0xCB4C,0x3D09,0xC64F,0xC54F,
0xCB4C,0x3D08,0xD449,0x0130,0xE302,0xC480,0x786C,0xCF80,
0x78B2,0xC04F,0xC4C9,0x7867,0xC64F,0xC54F,0xCB4C,0xC04F,
0xC5CB,0x78A9,0xC54F,0xC44F,0xC94A,0xD1CE,0x8405,0x785B,
0xC54F,0xC44F,0xC94A,0xD1CE,0x8406,0x7855,0xC74F,0xC64F,
0xCD4E,0xC74F,0xC54F,0xCB4E,0xC74F,0xC44F,0xC94E,0xD1CF,
0x7892,0xC64F,0xC54F,0xCB4C,0xC549,0xC04F,0x0001,0x0400,
0xC4CB,0x0115,0x0406,0xC04F,0xD0C1,0x7D01,0x6CFC,0xD0CA,
0x8418,0x0001,0xC4CB,0xD1C9,0x0001,0x840C,0xE901,0x0000,
0x7803,0xE911,0xD048,0xFFFF,0x7B00,0xE920,0xD1C8,0xC04F,
0xC14F,0xC24F,0xC34F,0xC44F,0xC54F,0xC64F,0xC74F,0xD1CA,
0x8704,0x0001,0x0410,0xC4CB,0xC54F,0xC44F,0xC94A,0x3C0D,
0xC54F,0xC44F,0xC94A,0x3C0F,0xC54F,0xC44F,0xC94A,0x3C0E,
0x0001,0xD448,0x2010,0xD548,0x3010,0xD749,0x013A,0xE304,
0xD448,0x1010,0xD548,0x1010,0xC4CB,0xC5CB,0x0006,0xC4CB,
0x7B0D,0xE3FE,0x78B5,0x0006,0xC4CB,0x0001,0xC5C9,0x3510,
0xE2FD,0xCA49,0x0006,0xC5CB,0x78AB,0xC74D,0xC64D,0xC54D,
0xC44D,0xC34D,0xC24D,0xC14D,0xC04D,0x7A05,0x840C,0x4100,
0xE101,0x4104,0xE301,0x4201,0xE501,0x4302,0xD94A,0xD94B,
0x3C0C,0x0001,0x0400,0xC4CB,0xD0C8,0x0110,0x0406,0xC0C1,
0xC04D,0x7C01,0x6CFC,0xD0CF,0x013B,0xD448,0x55AA,0x78D3,
0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000
};

struct __es1968_t {
  unsigned io_port;
//	spinlock_t reg_lock;

 /* ISIS extentions */
  struct pci_access *pacc;
  struct pci_dev *dev;
  int isis_found;
 u8 MMT_addr[4];
};

typedef struct __es1968_t es1968_t;

int initmaxi(es1968_t *chip, char * filename);

/* ISIS functions */
/* no spinlock */
#define ISIS_DATA     0x46
#define ISIS_ADDRESS  0x44

#define PRE_READ_DELAY 100
#define PRE_WRITE_DELAY 100

  /* control port functions */
static void __isis_write_control(es1968_t *chip, u8 data)
{
  int i=0;
  outw(0x1, chip->io_port + ISIS_ADDRESS);
  while ((inw(chip->io_port + ISIS_DATA) & (1<<6) == 1) && i < 100000) {
    // not ready to accept control
    i++;
  }
	 outb(data, chip->io_port + ISIS_DATA);
}

inline static void isis_write_control(es1968_t *chip, u8 data)
{
//	unsigned long flags;
	//spin_lock_irqsave(&chip->reg_lock, flags);
  usleep(PRE_WRITE_DELAY); // dirty hack to get timing correct.
	__isis_write_control(chip, data);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
}

/* no spinlock */
static u8 __isis_read_control(es1968_t *chip)
{
	outb(0x1, chip->io_port + ISIS_ADDRESS);
	return inb(chip->io_port + ISIS_DATA);
}

inline static u8 isis_read_control(es1968_t *chip)
{
	//unsigned long flags;
	u8 result;
	//spin_lock_irqsave(&chip->reg_lock, flags);
  usleep(PRE_READ_DELAY); // dirty hack to get timing correct.
	result = __isis_read_control(chip);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
	return result;
}
  /* data8 port functions */

static void __isis_write_data8(es1968_t *chip, u8 data)
{
  int i=0;
  outw(0x0, chip->io_port + ISIS_ADDRESS);
  while ((inw(chip->io_port + ISIS_DATA) & (1<<6) == 1) && i < 100000) {
    // not ready to accept control
    i++;
  }
	outb(data, chip->io_port + ISIS_DATA);
}

inline static void isis_write_data8(es1968_t *chip, u8 data)
{
	//unsigned long flags;
	//spin_lock_irqsave(&chip->reg_lock, flags);
  usleep(PRE_WRITE_DELAY); // dirty hack to get timing correct.
	__isis_write_data8(chip, data);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
}

/* no spinlock */
static u8 __isis_read_data8(es1968_t *chip)
{
	outb(0x0, chip->io_port + ISIS_ADDRESS);
	return inb(chip->io_port + ISIS_DATA);
}

inline static u8 isis_read_data8(es1968_t *chip)
{
	//unsigned long flags;
	u8 result;
	//spin_lock_irqsave(&chip->reg_lock, flags);
  usleep(PRE_READ_DELAY); // dirty hack to get timing correct.
	result = __isis_read_data8(chip);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
	return result;
}
  /* data16 port functions */

static void __isis_write_data16(es1968_t *chip, u16 data)
{
	outw(0x2, chip->io_port + ISIS_ADDRESS);
	outw(data, chip->io_port + ISIS_DATA);
}

inline static void isis_write_data16(es1968_t *chip, u16 data)
{
	//unsigned long flags;
	//spin_lock_irqsave(&chip->reg_lock, flags);
	__isis_write_data16(chip, data);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
}

/* no spinlock */
static u16 __isis_read_data16(es1968_t *chip)
{
	outb(0x2, chip->io_port + ISIS_ADDRESS);
	return inw(chip->io_port + ISIS_DATA);
}

inline static u16 isis_read_data16(es1968_t *chip)
{
	//unsigned long flags;
	u16 result;
	//spin_lock_irqsave(&chip->reg_lock, flags);
	result = __isis_read_data16(chip);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
	return result;
}

  /* data16 burst transfer functions */

static void __isis_burstwrite_data16(es1968_t *chip, u16 *data, u16 length)
{
  int i;
  u16 v;
	outw(0x2, chip->io_port + ISIS_ADDRESS);

  for(i=0; i<length; i++) {
    v=*data;
  	outw(v, chip->io_port + ISIS_DATA);
    data++;
  }

}

inline static void isis_burstwrite_data16(es1968_t *chip, u16 *buffer, u16 length)
{
	//unsigned long flags;
	//spin_lock_irqsave(&chip->reg_lock, flags);
	__isis_burstwrite_data16(chip, buffer, length);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
}

/* no spinlock */
void __isis_burstread_data16(es1968_t *chip, u16 *buffer, u16 length)
{
  int i;
  u16 *pos=buffer;

	outb(0x2, chip->io_port + ISIS_ADDRESS);

  for(i=0; i<length; i++) {
  	*pos=inw(chip->io_port + ISIS_DATA);
    pos++;
  }
}

void isis_burstread_data16(es1968_t *chip, u16 *buffer, u16 length)
{
	//unsigned long flags;
	//spin_lock_irqsave(&chip->reg_lock, flags);
  __isis_burstread_data16(chip, buffer, length);
	//spin_unlock_irqrestore(&chip->reg_lock, flags);

}

int pci_setup_isis(es1968_t *chip) {

  //unsigned int c;
  chip->isis_found = 0;

  chip->pacc = pci_alloc();		/* Get the pci_access structure */
  /* Set all options you want -- here we stick with the defaults */
  pci_init(chip->pacc);		/* Initialize the PCI library */
  pci_scan_bus(chip->pacc);		/* We want to get the list of devices */
  for(chip->dev=chip->pacc->devices; chip->dev; chip->dev=chip->dev->next)	/* Iterate over all devices */
    {
      pci_fill_info(chip->dev, PCI_FILL_IDENT | PCI_FILL_IRQ | PCI_FILL_BASES | PCI_FILL_ROM_BASE | PCI_FILL_SIZES);	/* Fill in header info we need */
       if ((chip->dev->vendor_id == 0x125d) && (chip->dev->device_id == 0x1978)) {
           chip->isis_found = 1;
           break;
        }
    }
  if (chip->isis_found) {
    /* display some usefull info */
    printf(" Maxisound found at %02x:%02x.%d vendor=%04x device=%04x irq=%d base0=%lx\n",
             chip->dev->bus, chip->dev->dev, chip->dev->func, chip->dev->vendor_id, chip->dev->device_id,
             chip->dev->irq, chip->dev->base_addr[0]);
    chip->io_port=chip->dev->base_addr[0] & 0xFFFE;
    return(0); // Success
  }
  else {
    printf(" Maxisound not found!\n");
    return -1;
  }

}

int main(int argc, char *argv[])
{
  cout << "Maxisound ISIS Maestro enabler" << endl;
  cout << "(c) 2003, Pieter Palmers" << endl;
  cout << "Released under GPL" << endl << endl;

  es1968_t isis;

  if(EPERM==iopl(3)) {
   printf(" ERROR: no permission (make sure you are root)\n");
   return -1;
  }

  if (argc != 2) {
   printf("USAGE: maxistart firmware\n");
   printf("  eg. maxistart /etc/isis/pci64.bin\n");
   return -1;
  }

 /* sscanf(argv[1],"%X",&isis.io_base);
  if (baseaddress == 0) {
   printf("baseaddress not valid.\n\n");
   printf("USAGE: maxistart baseaddr firmware\n");
   printf("  eg. maxistart 0xB400 /etc/isis/pci64.bin\n");
   return -1;
  } */


  printf("Searching for ISIS card on PCI bus...\n");
  if (pci_setup_isis(&isis)) {
    printf(" not found!\n");
  }
  else {
    initmaxi(&isis, argv[1]);
  }
  printf("Cleaning up\n");

  pci_cleanup(isis.pacc);		/* Close everything */
  return 0;
}

int initmaxi(es1968_t *chip, char * filename) {
  int iobase = chip->io_port;
  unsigned int w;
  int sam_err=0;
   printf("ISIS init started...\n");

 printf(" disabling SAM interrupt\n");

#define SAM_INTERRUPT (1<<3)
 outw(inw(0x18) & ~SAM_INTERRUPT, 0x18);

        /*
     Upload the firmware to the ISIS card
  */
/*
*/
/* Console mode
101458:	IO Read	GPIO Direction  (68,2)	0x0001
101459:	PCI Read	Config A|Config B| (50,4)	0x9A040140     ;10011010 00000100 00000001 01000000
101460:	PCI Read	Legacy audio|Reserved| (40,4)	0x00001343 ;00000000 00000000 00010011 01000011
101461:	PCI Write	Config A|Config B| (50,4)	0x9A040158     ;10011010 00000100 00000001 01011000 ; set mpu401 decode = 34x
101462:	PCI Write	Legacy audio|Reserved| (40,4)	0x0000134B ;00000000 00000000 00010011 01001011 ; enable mpu401
   Multimedia mode (no significant difference)
1595:	IO Read	GPIO Direction  (68,2)	0x0001	rep: 0
1596:	PCI Read	Config A|Config B| (50,4)	0x9A440140
1597:	PCI Read	Legacy audio|Reserved| (40,4)	0x00001343
1598:	PCI Write	Config A|Config B| (50,4)	0x9A440158
1599:	PCI Write	Legacy audio|Reserved| (40,4)	0x0000134B

*/
   printf(" Enabling MPU-401\n");
  w=pci_read_word(chip->dev,0x50); /* Access to configuration space */
	w |= 0x18;
  pci_write_word(chip->dev,0x50, w); /* Access to configuration space */

/* Console mode
101464:	IO Read	Host Interrupt control  (18,1)	0x00
; disable interrupt
101465:	IO Write	Host Interrupt control  (18,1)	0x00
101466:	IO Read	Ring bus control A  (36,2)	0xB000
101467:	IO Write	Ring bus control A  (36,2)	0x3000	; disable i²s
   Multimedia mode
1601:	IO Read	Host Interrupt control  (18,1)	0x00	rep: 0
1602:	IO Write	Host Interrupt control  (18,1)	0x00	rep: 0
1603:	IO Read	Ring bus control A  (36,2)	0xB000	rep: 0
1604:	IO Write	Ring bus control A  (36,2)	0x3000	rep: 0


*/

/* Console mode
101463:	IO Write	GPIO Direction  (68,2)	  0x0003
101468:	IO Read	GPIO Mask  (64,2)	          0x0FF7
101469:	IO Write	GPIO Mask  (64,2)	0x0193 ; 0000000110010011
101470:	IO Read	GPIO Direction  (68,2)	0x0003
101471:	IO Write	GPIO Direction  (68,2)	0x0E64 ; 0000111001100100
; select µclock as clock input
; µclock SEL1=1 & CS8402A transparant; SEL0=0
; => 12.288Mhz
101472:	IO Read	GPIO Data  (60,2)	0x701A   ; 0111000000011010
101473:	IO Write	GPIO Data  (60,2)	0x7024 ; 0111000**01*i1**

  Multimedia mode
1600:	IO Write	GPIO Direction  (68,2)	0x0003	rep: 0
1605:	IO Read	GPIO Mask  (64,2)	0x0FF7	rep: 0
1606:	IO Write	GPIO Mask  (64,2)	0x0193	rep: 0
1607:	IO Read	GPIO Direction  (68,2)	0x0003	rep: 0
1608:	IO Write	GPIO Direction  (68,2)	0x0E64	rep: 0
1609:	IO Read	GPIO Data  (60,2)	0x701A	rep: 0
1610:	IO Write	GPIO Data  (60,2)	0x7024	rep: 0

*/
   printf(" Setting clock source\n");
 outw(0x0193, iobase + 0x64); // set mask
 outw(0x0E64, iobase + 0x68); // set direction
 w = inw(iobase + 0x60);
 w &= 0xFF9F;
 w |= 0x0024;
 outw(w,iobase + 0x60);

/* Console mode
; The misterious PLD input
101476:	IO Read	GPIO Mask  (64,2)	0x0FFF
101477:	IO Write	GPIO Mask  (64,2)	0x0DFF ; 0000110111111111
101478:	IO Read	GPIO Data  (60,2)	0x7012
101479:	IO Write	GPIO Data  (60,2)	0x7212 ; xxxx**1*********

   Multimedia mode
1613:	IO Read	GPIO Mask  (64,2)	0x0FFF	rep: 0
1614:	IO Write	GPIO Mask  (64,2)	0x0DFF	rep: 0
1615:	IO Read	GPIO Data  (60,2)	0x7012	rep: 0
1616:	IO Write	GPIO Data  (60,2)	0x7212	rep: 0

*/
 printf(" Setting the misterious PLD\n");
 outw(0x0DFF, iobase + 0x64); // set mask
 w = inw(iobase + 0x60);
 w |= 0x0200;
 outw(w,iobase + 0x60);

/* both console & mm
; mask all writes, nothing can be adjusted
101480:	IO Read	GPIO Mask  (64,2)	0x0DFF
101481:	IO Write	GPIO Mask  (64,2)	0x0FFF
*/

 outw(0x0FFF, iobase + 0x64); // set mask


/*
; boot SAM9707
*/
/* Multimedia modus only
1620:	SAM Read  from 	CONTROL	value 20   ; 00100000 => data pending from sam on DATA8
1622:	SAM Read  from 	DATA8	value 00     ; read the data
1624:	SAM Read  from 	CONTROL	value A0   ; 10100000 => no data pending from sam
*/
 // do an ISIS reset
// while((isis_read_control(chip) & (1 << 7)) == 0) {
//  isis_read_data8(chip);
// }
// isis_write_control(chip,0xFF);
 printf(" Resetting the SAM\n");

 isis_write_control(chip,0x70);
 //isis_write_data8(chip,0);
 isis_write_data8(chip,0x11);

 usleep(10000);   // give it some time

 // read & discard values???
 printf("  read CTRL: %02X\n ", isis_read_control(chip));
 while((isis_read_control(chip) & (1 << 7)) == 1) {
 }
 printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 printf("  read CTRL: %02X\n ", isis_read_control(chip));
 printf(" Switching to standalone\n");

 isis_write_control(chip,0xFF);
 printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 printf("  read CTRL: %02X\n ", isis_read_control(chip));

/* First load the boot code
 *
 */
 usleep(10000);   // give it some time

 printf(" Booting SAM\n");

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

 isis_burstwrite_data16(chip,samBoot, sizeof(samBoot)/sizeof(u16));
 /*
2136:	SAM Read  from 	CONTROL	value 80
2139:	SAM Write to   	CONTROL	value 04
*/
 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x04);

/*
2142:	SAM Read  from 	CONTROL	value 80
2145:	SAM Write to   	CONTROL	value 00
2148:	SAM Read  from 	CONTROL	value 00
2150:	IO Read	Host Interrupt status  (1A,1)	0x00	rep: 0
2151:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0
2153:	SAM Read  from 	DATA8	value 00
2156:	SAM Read  from 	CONTROL	value 00
2158:	IO Read	Host Interrupt status  (1A,1)	0x00	rep: 0
2159:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0
2161:	SAM Read  from 	DATA8	value 00
2164:	SAM Read  from 	CONTROL	value 80
*/
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

 /*
2167:	SAM Write to   	CONTROL	value 05
2170:	SAM Read  from 	CONTROL	value 80
2173:	SAM Write to   	CONTROL	value 00
2176:	SAM Read  from 	CONTROL	value 80
2179:	SAM Write to   	CONTROL	value 00
2182:	SAM Read  from 	CONTROL	value 80
2185:	SAM Write to   	CONTROL	value 00
2188:	SAM Read  from 	CONTROL	value 80
2191:	SAM Write to   	CONTROL	value 0B
2194:	SAM Read  from 	CONTROL	value 80
2197:	SAM Write to   	CONTROL	value 00
2200:	SAM Read  from 	CONTROL	value 80
2203:	SAM Write to   	CONTROL	value 02
2206:	SAM Read  from 	CONTROL	value 80
2209:	SAM Write to   	CONTROL	value 00
2212:	SAM Read  from 	CONTROL	value 80
2215:	SAM Write to   	CONTROL	value 00
2218:	SAM Read  from 	CONTROL	value 80
2221:	SAM Write to   	CONTROL	value 57
2224:	SAM Read  from 	CONTROL	value 80
2227:	SAM Write to   	CONTROL	value 6B
2230:	SAM Read  from 	CONTROL	value 80
2232:	SAM Read  from 	CONTROL	value 00
2234:	SAM Read  from 	DATA8	value 10        */
 isis_write_control(chip,0x05);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x0B);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x02);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x57);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x6B);


 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 usleep(10000);   // give it some time

/* now the firmware is burst written from the file pci64.bin
 *
 * first we open the firmware file. I know file manipulation isn't
 * supposed to be done in kernel drivers, but this is a first hack,
 * and I don't know how to load firmware otherwise (yet).
 *
 */
   printf(" Uploading firmware\n");
    unsigned int FIRMWARE_MULTIMEDIA_SIZE = 55982;
    int fd;

    if ((fd = open(filename, O_RDONLY))<0) {
       printf("  error opening the firmware file\n");
       return -1;
    };

    if((FIRMWARE_MULTIMEDIA_SIZE=lseek(fd,0x0,SEEK_END)) <= 0x400) {
       printf("  error determining length of the firmware file\n");
       close(fd);
       return -1;
    };
    if(lseek(fd,0x400,SEEK_SET) != 0x400) {
       printf("  error setting offset in the firmware file\n");
       close(fd);
       return -1;
    };

    u16 *firmware = (u16 *)malloc(FIRMWARE_MULTIMEDIA_SIZE*sizeof(u16));
    unsigned int bytesread=read(fd, firmware, (FIRMWARE_MULTIMEDIA_SIZE-0x400));

    if(bytesread != (FIRMWARE_MULTIMEDIA_SIZE-0x400)) {
       printf("  error reading (seek) the firmware file\n");
       free(firmware);
       close(fd);
       return -1;
    }
   printf("  starting burst write of firmware (size: %d write: %d)\n",FIRMWARE_MULTIMEDIA_SIZE/2,(FIRMWARE_MULTIMEDIA_SIZE-0x400)/2);

    isis_burstwrite_data16(chip,firmware, (FIRMWARE_MULTIMEDIA_SIZE-0x400)/2);
   printf("  firmware written\n");

    free (firmware);
    close(fd);

  /* firmware is sent */
/*
57196:	SAM Read  from 	CONTROL	value 80
57199:	SAM Write to   	CONTROL	value 09
57202:	SAM Read  from 	CONTROL	value 80
57205:	SAM Write to   	CONTROL	value 00
57208:	SAM Read  from 	CONTROL	value 80
57211:	SAM Write to   	CONTROL	value 02
57214:	SAM Read  from 	DATA8	value 10
57216:	SAM Read  from 	CONTROL	value 80
57217:	IO Read	Host Interrupt control  (18,1)	0x00	rep: 0
57218:	IO Write	Host Interrupt control  (18,1)	0x00	rep: 0
*/
 printf(" doing somthing misterious\n");
 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

 printf("  write control: %02X\n ", 0x09);
 isis_write_control(chip,0x09);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

 printf("  write control: %02X\n ", 0x0);
 isis_write_control(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

 printf("  write control: %02X\n ", 0x02);
 isis_write_control(chip,0x02);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 printf(" disabling SAM interrupt\n");

 outw(inw(iobase + 0x18) & ~SAM_INTERRUPT, iobase + 0x18);

/*
57220:	SAM Read  from 	CONTROL	value 80
57223:	SAM Write to   	CONTROL	value 3F ; switch to uart mode
*/
 printf(" switching to UART mode\n");
 isis_write_control(chip,0x3F);

/*
57226:	SAM Read  from 	CONTROL	value 80
57229:	SAM Read  from 	CONTROL	value 80
57232:	SAM Read  from 	CONTROL	value 80
57235:	SAM Read  from 	CONTROL	value 80
57238:	SAM Read  from 	CONTROL	value 80
57241:	SAM Read  from 	CONTROL	value 80
57244:	SAM Read  from 	CONTROL	value 80
57247:	SAM Read  from 	CONTROL	value 80
57250:	SAM Read  from 	CONTROL	value 80
57253:	SAM Read  from 	CONTROL	value 80
57256:	SAM Read  from 	CONTROL	value 80
57259:	SAM Read  from 	CONTROL	value 80
57262:	SAM Read  from 	CONTROL	value 80
57265:	SAM Read  from 	CONTROL	value 80
57268:	SAM Read  from 	CONTROL	value 80
57271:	SAM Read  from 	CONTROL	value 00
*/
 printf("  awaiting SAM response\n");
 usleep(10000);   // give it some time

 while((isis_read_control(chip) & (1 << 7)) == 1) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }

/* This is to be expected, as the SAM raises interrupt when
   it has info available
57273:	IO Read	Host Interrupt status  (1A,1)	0x08	rep: 0
57274:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0
*/
 if((inw(0x1A) & SAM_INTERRUPT) == 1) {
  printf("  SAM raised interrupt\n");
 }

/* This value is the value that is to be returned on
successfull switch to UART mode
57276:	SAM Read  from 	DATA8	value FE
*/

 if((w=isis_read_data8(chip)) != 0xFE) {
  printf("  SAM: not the expected response (%02X)\n",w);
   sam_err+=1;
 }
 else {
  printf("  SAM responded OK\n");
 }

/* silly
57278:	IO Read	Host Interrupt control  (18,1)	0x00	rep: 0
57279:	IO Write	Host Interrupt control  (18,1)	0x08	rep: 0
57280:	IO Read	Host Interrupt control  (18,1)	0x08	rep: 0
57281:	IO Write	Host Interrupt control  (18,1)	0x00	rep: 0
*/

/* Get MMT address
57283:	SAM Read  from 	CONTROL	value 80
57286:	SAM Write to   	CONTROL	value 03  ; get MMT address
57289:	SAM Read  from 	CONTROL	value 80
57292:	SAM Write to   	DATA8	value 00    ; according to dream progref, parameter should be 0
*/
  printf(" reading MMT address\n");

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_control(chip,0x03);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  printf("  read DATA8: %02X\n ", isis_read_data8(chip));
 }
 isis_write_data8(chip,0x00);

/*
57295:	SAM Read  from 	CONTROL	value 80
57298:	SAM Read  from 	CONTROL	value 80
57301:	SAM Read  from 	CONTROL	value 80
57304:	SAM Read  from 	CONTROL	value 80
57307:	SAM Read  from 	CONTROL	value 80
57310:	SAM Read  from 	CONTROL	value 80
57313:	SAM Read  from 	CONTROL	value A0
57316:	SAM Read  from 	CONTROL	value 20
57318:	IO Read	Host Interrupt status  (1A,1)	0x08	rep: 0
57319:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0
57321:	SAM Read  from 	DATA8	value 19
57324:	SAM Read  from 	CONTROL	value 20
57326:	IO Read	Host Interrupt status  (1A,1)	0x08	rep: 0
57327:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0

57329:	SAM Read  from 	DATA8	value 6B
57332:	SAM Read  from 	CONTROL	value 20
57334:	IO Read	Host Interrupt status  (1A,1)	0x08	rep: 0
57335:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0

57337:	SAM Read  from 	DATA8	value 00
57340:	SAM Read  from 	CONTROL	value 20
57342:	IO Read	Host Interrupt status  (1A,1)	0x08	rep: 0
57343:	IO Write	Host Interrupt status  (1A,1)	0x08	rep: 0

57345:	SAM Read  from 	DATA8	value 00
57347:	IO Read	Host Interrupt control  (18,1)	0x00	rep: 0
57348:	IO Write	Host Interrupt control  (18,1)	0x08	rep: 0
*/
 int i=0;
 for (i=0;i<4;i++) {
  while((isis_read_control(chip) & (1 << 7)) == 1) {
//   usleep(1);
  }
  chip->MMT_addr[i]=isis_read_data8(chip);
  printf("  MMT[%d]= %02X\n ", i, chip->MMT_addr[i]);
 }

/*  I don't want to enable the interrupts yet
57349:	IO Read	Host Interrupt control  (18,1)	0x08	rep: 0
57350:	IO Write	Host Interrupt control  (18,1)	0x00	rep: 0
*/
  outb(0x00,iobase + 0x18);

/* Now the driver does a read-modify write on the MMT
   I don't know how to do this, so I won't
 */

/* again the clock setup
57627:	IO Read	GPIO Mask  (64,2)	0x0FFF	rep: 0
57628:	IO Write	GPIO Mask  (64,2)	0xFF9B	rep: 0     ; 11111111 10011011
57629:	IO Write	GPIO Data  (60,2)	0x0024	rep: 0     ; 00000000 00100100
57642:	IO Read	GPIO Mask  (64,2)	0x0F9B	rep: 0
57643:	IO Write	GPIO Mask  (64,2)	0xFFFF	rep: 0

*/

/*   don't know ctrl 5
57631:	SAM Read  from 	CONTROL	value B0
57634:	SAM Write to   	CONTROL	value 05
57637:	SAM Read  from 	CONTROL	value B0
57640:	SAM Write to   	DATA8	value 01
*/
 printf(" doing more misterious things\n");
 while((isis_read_control(chip) & (1 << 7)) == 0) {
  isis_read_data8(chip);
 }
 isis_write_control(chip,0x05);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  isis_read_data8(chip);
 }
 isis_write_data8(chip,0x01);

/* don't know 2C either
57645:	SAM Read  from 	CONTROL	value B0
57648:	SAM Write to   	CONTROL	value 2C
57651:	SAM Read  from 	CONTROL	value B0
57654:	SAM Write to   	DATA8	value 00

*/
 printf(" doing even more misterious things\n");
 while((isis_read_control(chip) & (1 << 7)) == 0) {
  isis_read_data8(chip);
 }
 isis_write_control(chip,0x2C);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  isis_read_data8(chip);
 }
 isis_write_data8(chip,0x00);

/* test if interrupt is functional
57913:	SAM Write to   	CONTROL	value 48 ; generate interrupt
57916:	SAM Read  from 	CONTROL	value 80
57919:	SAM Write to   	DATA8	value 00
57922:	SAM Read  from 	DATA8	value FE
57924:	SAM Read  from 	DATA8	value FE
57926:	SAM Read  from 	DATA8	value FE
57928:	SAM Read  from 	DATA8	value FE
57930:	SAM Read  from 	DATA8	value FE
57932:	SAM Read  from 	DATA8	value FE
57934:	SAM Read  from 	DATA8	value 88
*/

 // outb((1 << 3),iobase + 0x18);

 printf(" looking for interrupt response...\n");
 isis_write_control(chip,0x48);
 isis_write_data8(chip,0x00);

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  w= isis_read_data8(chip);
  printf("  read DATA8: %02X\n ", w);
 }
 if (w==0x88) printf("  respose OK!\n ");
 else {
   printf("  strange response\n ");
   sam_err+=1;
   }




/*
57935:	IO Read	GPIO Mask  (64,2)	0x0FFF	rep: 0
57936:	IO Write	GPIO Mask  (64,2)	0x07FF	rep: 0  ; 00000111 11111111
57937:	IO Read	GPIO Data  (60,2)	0x7012	rep: 0
57938:	IO Write	GPIO Data  (60,2)	0x7812	rep: 0  ; set bit 11 (= unmute output channels)
57939:	IO Read	GPIO Mask  (64,2)	0x07FF	rep: 0
57940:	IO Write	GPIO Mask  (64,2)	0x0FFF	rep: 0
*/
 printf(" unmuting output channels\n");
 outw(0x7FF, iobase + 0x64); // set mask
 w = inw(iobase + 0x60);
 w |= (1 << 11);
 outw(w,iobase + 0x60);
 outw(0xFFF, iobase + 0x64); // set mask

 printf(" checking if SAM still has data to send...\n");

 while((isis_read_control(chip) & (1 << 7)) == 0) {
  w= isis_read_data8(chip);
  printf("  read DATA8: %02X\n ", w);
 }


 printf(" done.\n\n");
 printf("-----------------------------------------------\n");
 printf("ISIS init complete.\n");
 printf("I have %d strange responses. \n",sam_err);
 if (sam_err > 0) {
   printf("Chances are that your card won't work.\n");
   printf("You can try running this program again, or you\n");
   printf("can try loading the ALSA snd-es1968 driver to\n");
   printf("see if it works.\n");
 } else {
   printf("Your card responded as expected. Although there \n");
   printf("is no guarantee, it will probably work. To use\n");
   printf("it you have to load the ALSA snd-es1968 driver.\n");
 }
 printf("-----------------------------------------------\n");

  return 0;
	//spin_unlock_irqrestore(&chip->reg_lock, flags);
}
