{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "vivado",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_area.ys",
            "verific": true
        }
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/arbiter/rtl",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "log2",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/log2/rtl",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/max/rtl",
            "top_module": "top"
        },
        {
            "name": "mem_ctrl",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/multiplier/rtl",
            "top_module": "top"
        }
    ]
}
