// Seed: 1638436919
module module_0 #(
    parameter id_5 = 32'd8
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output reg id_1;
  wor id_4 = !1 < -1;
  logic _id_5 = 1;
  wire [1 : id_5] id_6;
  always_ff id_1 <= id_5;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd88,
    parameter id_8 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wor id_11;
  input wire id_10;
  output uwire id_9;
  inout wire _id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output tri0 id_3;
  output reg id_2;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_10
  );
  assign modCall_1.id_5 = 0;
  output wire id_1;
  logic [7:0][id_8 : id_7] id_13, id_14;
  assign id_9  = 1;
  assign id_11 = -1;
  always @(posedge id_13[id_7]) id_2 = id_13;
  assign id_3 = -1;
endmodule
