// Seed: 1749547840
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  wand id_2,
    output tri  id_3,
    input  wire id_4,
    input  wand id_5,
    output wand id_6
    , id_8
);
  logic [1 : -1] id_9;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output tri1 id_2
    , id_9,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7
);
  generate
    assign id_1 = id_9;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
