-- VHDL for IBM SMS ALD page 45.20.01.1
-- Title: CONS CYCLE CTRL MATRIX DRIVE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/27/2020 3:01:09 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_20_01_1_CONS_CYCLE_CTRL_MATRIX_DRIVE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MS_CONS_STOP_RESET:	 in STD_LOGIC;
		PS_MASTER_ERROR:	 in STD_LOGIC;
		PS_CONS_STOP_CR_COMPLETE:	 in STD_LOGIC;
		PS_CONS_MX_Y6_POS:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 in STD_LOGIC;
		PS_CONS_PRINTER_NOT_BUSY:	 in STD_LOGIC;
		PS_PRTR_LOCKED_CND_PROCEED:	 in STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 in STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE_1:	 in STD_LOGIC;
		PS_CONS_MX_X1A_POS:	 in STD_LOGIC;
		PS_CONS_PRINTER_STROBE:	 in STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 in STD_LOGIC;
		PS_ALTER_ROUTINE:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_NO_SCAN:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_CONS_MX_Y_DC_RESET:	 out STD_LOGIC;
		MS_CONS_MX_X_DC_RESET:	 out STD_LOGIC;
		PS_CONS_MX_X_DRIVE_1:	 out STD_LOGIC;
		PS_CONS_MX_X_DRIVE_2:	 out STD_LOGIC;
		PS_CONS_MX_Y_DRIVE_1:	 out STD_LOGIC;
		PS_CONS_MX_Y_DRIVE_2:	 out STD_LOGIC;
		PS_CONS_MX_ADDR_DRIVE:	 out STD_LOGIC);
end ALD_45_20_01_1_CONS_CYCLE_CTRL_MATRIX_DRIVE;

architecture behavioral of ALD_45_20_01_1_CONS_CYCLE_CTRL_MATRIX_DRIVE is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_4A_B: STD_LOGIC;
	signal OUT_3A_K: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_1A_D: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_3C_L: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_L: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;
	signal OUT_DOT_1I: STD_LOGIC;

begin

	OUT_5A_G <= NOT(MS_CONS_STOP_RESET );
	OUT_4A_B <= NOT(OUT_5A_G AND PS_CONS_STOP_CR_COMPLETE AND PS_MASTER_ERROR );
	OUT_3A_K <= NOT(OUT_4A_B AND MS_PROGRAM_RESET_4 );
	OUT_2A_B <= OUT_3A_K;
	OUT_1A_D <= NOT OUT_2A_B;
	OUT_2B_D <= NOT OUT_3C_L;
	OUT_1B_C <= NOT OUT_2A_B;
	OUT_4C_D <= NOT(PS_CONS_MX_Y6_POS AND PS_CONS_CLOCK_1_POS AND PS_CONS_PRINTER_NOT_BUSY );
	OUT_3C_L <= OUT_DOT_4C;
	OUT_2C_D <= NOT OUT_3C_L;
	OUT_4D_C <= NOT(PS_PRTR_LOCKED_CND_PROCEED AND MS_CONSOLE_CHECK_STROBE_1 );
	OUT_4E_C <= NOT(PS_CONS_PRINTER_NOT_BUSY AND PS_CONS_CLOCK_2_POS AND PS_PRTR_LOCKED_CND_PROCEED );
	OUT_3E_L <= OUT_DOT_4E;
	OUT_2E_R <= NOT OUT_3E_L;
	OUT_4F_G <= NOT(MS_CONSOLE_CHECK_STROBE_1 );
	OUT_4G_NoPin <= NOT(PS_CONS_MX_X1A_POS AND PS_CONS_PRINTER_STROBE AND PS_CONS_CLOCK_4_POS );
	OUT_3G_D <= NOT OUT_4G_NoPin;
	OUT_2G_F <= NOT OUT_3E_L;
	OUT_4H_G <= NOT(PS_ALTER_ROUTINE AND PS_D_CYCLE );
	OUT_3H_F <= NOT OUT_DOT_4H;
	OUT_4I_D <= NOT(PS_NO_SCAN AND PS_LOGIC_GATE_D_1 );
	OUT_DOT_4C <= OUT_4C_D OR OUT_4D_C;
	OUT_DOT_4E <= OUT_4E_C OR OUT_4F_G;
	OUT_DOT_4H <= OUT_4H_G OR OUT_4I_D;
	OUT_DOT_1I <= OUT_3G_D OR OUT_3H_F;

	MS_CONS_MX_Y_DC_RESET <= OUT_1A_D;
	PS_CONS_MX_X_DRIVE_1 <= OUT_2B_D;
	MS_CONS_MX_X_DC_RESET <= OUT_1B_C;
	PS_CONS_MX_X_DRIVE_2 <= OUT_2C_D;
	PS_CONS_MX_Y_DRIVE_1 <= OUT_2E_R;
	PS_CONS_MX_Y_DRIVE_2 <= OUT_2G_F;
	PS_CONS_MX_ADDR_DRIVE <= OUT_DOT_1I;


end;
