## D24.2 General system control registers

This section lists the System registers in AArch64 that are not part of one of the other listed groups.

* [D24.2.1 ACCDATA\_EL1, Accelerator Data](D24.2/arm-D24.2.1.md)
* [D24.2.2 ACTLR\_EL1, Auxiliary Control Register (EL1)](D24.2/arm-D24.2.2.md)
* [D24.2.3 ACTLR\_EL2, Auxiliary Control Register (EL2)](D24.2/arm-D24.2.3.md)
* [D24.2.4 ACTLR\_EL3, Auxiliary Control Register (EL3)](D24.2/arm-D24.2.4.md)
* [D24.2.5 ACTLRMASK\_EL1, Auxiliary Control Masking Register (EL1)](D24.2/arm-D24.2.5.md)
* [D24.2.6 ACTLRMASK\_EL2, Auxiliary Control Masking Register (EL2)](D24.2/arm-D24.2.6.md)
* [D24.2.7 AFSR0\_EL1, Auxiliary Fault Status Register 0 (EL1)](D24.2/arm-D24.2.7.md)
* [D24.2.8 AFSR0\_EL2, Auxiliary Fault Status Register 0 (EL2)](D24.2/arm-D24.2.8.md)
* [D24.2.9 AFSR0\_EL3, Auxiliary Fault Status Register 0 (EL3)](D24.2/arm-D24.2.9.md)
* [D24.2.10 AFSR1\_EL1, Auxiliary Fault Status Register 1 (EL1)](D24.2/arm-D24.2.10.md)
* [D24.2.11 AFSR1\_EL2, Auxiliary Fault Status Register 1 (EL2)](D24.2/arm-D24.2.11.md)
* [D24.2.12 AFSR1\_EL3, Auxiliary Fault Status Register 1 (EL3)](D24.2/arm-D24.2.12.md)
* [D24.2.13 AIDR\_EL1, Auxiliary ID Register](D24.2/arm-D24.2.13.md)
* [D24.2.14 AMAIR2\_EL1, Extended Auxiliary Memory Attribute Indirection Register (EL1)](D24.2/arm-D24.2.14.md)
* [D24.2.15 AMAIR2\_EL2, Extended Auxiliary Memory Attribute Indirection Register (EL2)](D24.2/arm-D24.2.15.md)
* [D24.2.16 AMAIR2\_EL3, Extended Auxiliary Memory Attribute Indirection Register (EL3)](D24.2/arm-D24.2.16.md)
* [D24.2.17 AMAIR\_EL1, Auxiliary Memory Attribute Indirection Register (EL1)](D24.2/arm-D24.2.17.md)
* [D24.2.18 AMAIR\_EL2, Auxiliary Memory Attribute Indirection Register (EL2)](D24.2/arm-D24.2.18.md)
* [D24.2.19 AMAIR\_EL3, Auxiliary Memory Attribute Indirection Register (EL3)](D24.2/arm-D24.2.19.md)
* [D24.2.20 APAS, Associate PA space](D24.2/arm-D24.2.20.md)
* [D24.2.21 APDAKeyHi\_EL1, Pointer Authentication Key A for Data (bits[127:64])](D24.2/arm-D24.2.21.md)
* [D24.2.22 APDAKeyLo\_EL1, Pointer Authentication Key A for Data (bits[63:0])](D24.2/arm-D24.2.22.md)
* [D24.2.23 APDBKeyHi\_EL1, Pointer Authentication Key B for Data (bits[127:64])](D24.2/arm-D24.2.23.md)
* [D24.2.24 APDBKeyLo\_EL1, Pointer Authentication Key B for Data (bits[63:0])](D24.2/arm-D24.2.24.md)
* [D24.2.25 APGAKeyHi\_EL1, Pointer Authentication Key A for Code (bits[127:64])](D24.2/arm-D24.2.25.md)
* [D24.2.26 APGAKeyLo\_EL1, Pointer Authentication Key A for Code (bits[63:0])](D24.2/arm-D24.2.26.md)
* [D24.2.27 APIAKeyHi\_EL1, Pointer Authentication Key A for Instruction (bits[127:64])](D24.2/arm-D24.2.27.md)
* [D24.2.28 APIAKeyLo\_EL1, Pointer Authentication Key A for Instruction (bits[63:0])](D24.2/arm-D24.2.28.md)
* [D24.2.29 APIBKeyHi\_EL1, Pointer Authentication Key B for Instruction (bits[127:64])](D24.2/arm-D24.2.29.md)
* [D24.2.30 APIBKeyLo\_EL1, Pointer Authentication Key B for Instruction (bits[63:0])](D24.2/arm-D24.2.30.md)
* [D24.2.31 CCSIDR2\_EL1, Current Cache Size ID Register 2](D24.2/arm-D24.2.31.md)
* [D24.2.32 CCSIDR\_EL1, Current Cache Size ID Register](D24.2/arm-D24.2.32.md)
* [D24.2.33 CLIDR\_EL1, Cache Level ID Register](D24.2/arm-D24.2.33.md)
* [D24.2.34 CONTEXTIDR\_EL1, Context ID Register (EL1)](D24.2/arm-D24.2.34.md)
* [D24.2.35 CONTEXTIDR\_EL2, Context ID Register (EL2)](D24.2/arm-D24.2.35.md)
* [D24.2.36 CPACR\_EL1, Architectural Feature Access Control Register](D24.2/arm-D24.2.36.md)
* [D24.2.37 CPACRMASK\_EL1, Architectural Feature Access Control Masking Register](D24.2/arm-D24.2.37.md)
* [D24.2.38 CPTR\_EL2, Architectural Feature Trap Register (EL2)](D24.2/arm-D24.2.38.md)
* [D24.2.39 CPTR\_EL3, Architectural Feature Trap Register (EL3)](D24.2/arm-D24.2.39.md)
* [D24.2.40 CPTRMASK\_EL2, Architectural Feature Trap Masking Register](D24.2/arm-D24.2.40.md)
* [D24.2.41 CSSELR\_EL1, Cache Size Selection Register](D24.2/arm-D24.2.41.md)
* [D24.2.42 CTR\_EL0, Cache Type Register](D24.2/arm-D24.2.42.md)
* [D24.2.43 DACR32\_EL2, Domain Access Control Register](D24.2/arm-D24.2.43.md)
* [D24.2.44 DCZID\_EL0, Data Cache Zero ID Register](D24.2/arm-D24.2.44.md)
* [D24.2.45 ESR\_EL1, Exception Syndrome Register (EL1)](D24.2/arm-D24.2.45.md)
* [D24.2.46 ESR\_EL2, Exception Syndrome Register (EL2)](D24.2/arm-D24.2.46.md)
* [D24.2.47 ESR\_EL3, Exception Syndrome Register (EL3)](D24.2/arm-D24.2.47.md)
* [D24.2.48 FAR\_EL1, Fault Address Register (EL1)](D24.2/arm-D24.2.48.md)
* [D24.2.49 FAR\_EL2, Fault Address Register (EL2)](D24.2/arm-D24.2.49.md)
* [D24.2.50 FAR\_EL3, Fault Address Register (EL3)](D24.2/arm-D24.2.50.md)
* [D24.2.51 FGWTE3\_EL3, Fine-Grained Write Traps EL3](D24.2/arm-D24.2.51.md)
* [D24.2.52 FPEXC32\_EL2, Floating-Point Exception Control Register](D24.2/arm-D24.2.52.md)
* [D24.2.53 GCR\_EL1, Tag Control Register.](D24.2/arm-D24.2.53.md)
* [D24.2.54 GMID\_EL1, Multiple tag transfer ID Register](D24.2/arm-D24.2.54.md)
* [D24.2.55 GPCBW\_EL3, Granule Protection Check Bypass Window Register (EL3)](D24.2/arm-D24.2.55.md)
* [D24.2.56 GPCCR\_EL3, Granule Protection Check Control Register (EL3)](D24.2/arm-D24.2.56.md)
* [D24.2.57 GPTBR\_EL3, Granule Protection Table Base Register](D24.2/arm-D24.2.57.md)
* [D24.2.58 HACDBSBR\_EL2, Hardware Accelerator for Cleaning Dirty State Base Register](D24.2/arm-D24.2.58.md)
* [D24.2.59 HACDBSCONS\_EL2, Hardware Accelerator for Cleaning Dirty State Consumer Register](D24.2/arm-D24.2.59.md)
* [D24.2.60 HACR\_EL2, Hypervisor Auxiliary Control Register](D24.2/arm-D24.2.60.md)
* [D24.2.61 HAFGRTR\_EL2, Hypervisor Activity Monitors Fine-Grained Read Trap Register](D24.2/arm-D24.2.61.md)
* [D24.2.62 HCR\_EL2, Hypervisor Configuration Register](D24.2/arm-D24.2.62.md)
* [D24.2.63 HCRX\_EL2, Extended Hypervisor Configuration Register](D24.2/arm-D24.2.63.md)
* [D24.2.64 HDBSSBR\_EL2, Hardware Dirty State Tracking Structure Base Register](D24.2/arm-D24.2.64.md)
* [D24.2.65 HDBSSPROD\_EL2, Hardware Dirty State Tracking Structure Producer Register](D24.2/arm-D24.2.65.md)
* [D24.2.66 HDFGRTR2\_EL2, Hypervisor Debug Fine-Grained Read Trap Register 2](D24.2/arm-D24.2.66.md)
* [D24.2.67 HDFGRTR\_EL2, Hypervisor Debug Fine-Grained Read Trap Register](D24.2/arm-D24.2.67.md)
* [D24.2.68 HDFGWTR2\_EL2, Hypervisor Debug Fine-Grained Write Trap Register 2](D24.2/arm-D24.2.68.md)
* [D24.2.69 HDFGWTR\_EL2, Hypervisor Debug Fine-Grained Write Trap Register](D24.2/arm-D24.2.69.md)
* [D24.2.70 HFGITR2\_EL2, Hypervisor Fine-Grained Instruction Trap Register 2](D24.2/arm-D24.2.70.md)
* [D24.2.71 HFGITR\_EL2, Hypervisor Fine-Grained Instruction Trap Register](D24.2/arm-D24.2.71.md)
* [D24.2.72 HFGRTR2\_EL2, Hypervisor Fine-Grained Read Trap Register 2](D24.2/arm-D24.2.72.md)
* [D24.2.73 HFGRTR\_EL2, Hypervisor Fine-Grained Read Trap Register](D24.2/arm-D24.2.73.md)
* [D24.2.74 HFGWTR2\_EL2, Hypervisor Fine-Grained Write Trap Register 2](D24.2/arm-D24.2.74.md)
* [D24.2.75 HFGWTR\_EL2, Hypervisor Fine-Grained Write Trap Register](D24.2/arm-D24.2.75.md)
* [D24.2.76 HPFAR\_EL2, Hypervisor IPA Fault Address Register](D24.2/arm-D24.2.76.md)
* [D24.2.77 HSTR\_EL2, Hypervisor System Trap Register](D24.2/arm-D24.2.77.md)
* [D24.2.78 ID\_AA64AFR0\_EL1, AArch64 Auxiliary Feature Register 0](D24.2/arm-D24.2.78.md)
* [D24.2.79 ID\_AA64AFR1\_EL1, AArch64 Auxiliary Feature Register 1](D24.2/arm-D24.2.79.md)
* [D24.2.80 ID\_AA64DFR0\_EL1, AArch64 Debug Feature Register 0](D24.2/arm-D24.2.80.md)
* [D24.2.81 ID\_AA64DFR1\_EL1, AArch64 Debug Feature Register 1](D24.2/arm-D24.2.81.md)
* [D24.2.82 ID\_AA64DFR2\_EL1, AArch64 Debug Feature Register 2](D24.2/arm-D24.2.82.md)
* [D24.2.83 ID\_AA64FPFR0\_EL1, AArch64 Floating-point Feature Register 0](D24.2/arm-D24.2.83.md)
* [D24.2.84 ID\_AA64ISAR0\_EL1, AArch64 Instruction Set Attribute Register 0](D24.2/arm-D24.2.84.md)
* [D24.2.85 ID\_AA64ISAR1\_EL1, AArch64 Instruction Set Attribute Register 1](D24.2/arm-D24.2.85.md)
* [D24.2.86 ID\_AA64ISAR2\_EL1, AArch64 Instruction Set Attribute Register 2](D24.2/arm-D24.2.86.md)
* [D24.2.87 ID\_AA64ISAR3\_EL1, AArch64 Instruction Set Attribute Register 3](D24.2/arm-D24.2.87.md)
* [D24.2.88 ID\_AA64MMFR0\_EL1, AArch64 Memory Model Feature Register 0](D24.2/arm-D24.2.88.md)
* [D24.2.89 ID\_AA64MMFR1\_EL1, AArch64 Memory Model Feature Register 1](D24.2/arm-D24.2.89.md)
* [D24.2.90 ID\_AA64MMFR2\_EL1, AArch64 Memory Model Feature Register 2](D24.2/arm-D24.2.90.md)
* [D24.2.91 ID\_AA64MMFR3\_EL1, AArch64 Memory Model Feature Register 3](D24.2/arm-D24.2.91.md)
* [D24.2.92 ID\_AA64MMFR4\_EL1, AArch64 Memory Model Feature Register 4](D24.2/arm-D24.2.92.md)
* [D24.2.93 ID\_AA64PFR0\_EL1, AArch64 Processor Feature Register 0](D24.2/arm-D24.2.93.md)
* [D24.2.94 ID\_AA64PFR1\_EL1, AArch64 Processor Feature Register 1](D24.2/arm-D24.2.94.md)
* [D24.2.95 ID\_AA64PFR2\_EL1, AArch64 Processor Feature Register 2](D24.2/arm-D24.2.95.md)
* [D24.2.96 ID\_AA64SMFR0\_EL1, SME Feature ID Register 0](D24.2/arm-D24.2.96.md)
* [D24.2.97 ID\_AA64ZFR0\_EL1, SVE Feature ID Register 0](D24.2/arm-D24.2.97.md)
* [D24.2.98 ID\_AFR0\_EL1, AArch32 Auxiliary Feature Register 0](D24.2/arm-D24.2.98.md)
* [D24.2.99 ID\_DFR0\_EL1, AArch32 Debug Feature Register 0](D24.2/arm-D24.2.99.md)
* [D24.2.100 ID\_DFR1\_EL1, AArch32 Debug Feature Register 1](D24.2/arm-D24.2.100.md)
* [D24.2.101 ID\_ISAR0\_EL1, AArch32 Instruction Set Attribute Register 0](D24.2/arm-D24.2.101.md)
* [D24.2.102 ID\_ISAR1\_EL1, AArch32 Instruction Set Attribute Register 1](D24.2/arm-D24.2.102.md)
* [D24.2.103 ID\_ISAR2\_EL1, AArch32 Instruction Set Attribute Register 2](D24.2/arm-D24.2.103.md)
* [D24.2.104 ID\_ISAR3\_EL1, AArch32 Instruction Set Attribute Register 3](D24.2/arm-D24.2.104.md)
* [D24.2.105 ID\_ISAR4\_EL1, AArch32 Instruction Set Attribute Register 4](D24.2/arm-D24.2.105.md)
* [D24.2.106 ID\_ISAR5\_EL1, AArch32 Instruction Set Attribute Register 5](D24.2/arm-D24.2.106.md)
* [D24.2.107 ID\_ISAR6\_EL1, AArch32 Instruction Set Attribute Register 6](D24.2/arm-D24.2.107.md)
* [D24.2.108 ID\_MMFR0\_EL1, AArch32 Memory Model Feature Register 0](D24.2/arm-D24.2.108.md)
* [D24.2.109 ID\_MMFR1\_EL1, AArch32 Memory Model Feature Register 1](D24.2/arm-D24.2.109.md)
* [D24.2.110 ID\_MMFR2\_EL1, AArch32 Memory Model Feature Register 2](D24.2/arm-D24.2.110.md)
* [D24.2.111 ID\_MMFR3\_EL1, AArch32 Memory Model Feature Register 3](D24.2/arm-D24.2.111.md)
* [D24.2.112 ID\_MMFR4\_EL1, AArch32 Memory Model Feature Register 4](D24.2/arm-D24.2.112.md)
* [D24.2.113 ID\_MMFR5\_EL1, AArch32 Memory Model Feature Register 5](D24.2/arm-D24.2.113.md)
* [D24.2.114 ID\_PFR0\_EL1, AArch32 Processor Feature Register 0](D24.2/arm-D24.2.114.md)
* [D24.2.115 ID\_PFR1\_EL1, AArch32 Processor Feature Register 1](D24.2/arm-D24.2.115.md)
* [D24.2.116 ID\_PFR2\_EL1, AArch32 Processor Feature Register 2](D24.2/arm-D24.2.116.md)
* [D24.2.117 IFSR32\_EL2, Instruction Fault Status Register (EL2)](D24.2/arm-D24.2.117.md)
* [D24.2.118 ISR\_EL1, Interrupt Status Register](D24.2/arm-D24.2.118.md)
* [D24.2.119 LORC\_EL1, LORegion Control (EL1)](D24.2/arm-D24.2.119.md)
* [D24.2.120 LOREA\_EL1, LORegion End Address (EL1)](D24.2/arm-D24.2.120.md)
* [D24.2.121 LORID\_EL1, LORegionID (EL1)](D24.2/arm-D24.2.121.md)
* [D24.2.122 LORN\_EL1, LORegion Number (EL1)](D24.2/arm-D24.2.122.md)
* [D24.2.123 LORSA\_EL1, LORegion Start Address (EL1)](D24.2/arm-D24.2.123.md)
* [D24.2.124 MAIR2\_EL1, Extended Memory Attribute Indirection Register (EL1)](D24.2/arm-D24.2.124.md)
* [D24.2.125 MAIR2\_EL2, Extended Memory Attribute Indirection Register (EL2)](D24.2/arm-D24.2.125.md)
* [D24.2.126 MAIR2\_EL3, Extended Memory Attribute Indirection Register (EL3)](D24.2/arm-D24.2.126.md)
* [D24.2.127 MAIR\_EL1, Memory Attribute Indirection Register (EL1)](D24.2/arm-D24.2.127.md)
* [D24.2.128 MAIR\_EL2, Memory Attribute Indirection Register (EL2)](D24.2/arm-D24.2.128.md)
* [D24.2.129 MAIR\_EL3, Memory Attribute Indirection Register (EL3)](D24.2/arm-D24.2.129.md)
* [D24.2.130 MECID\_A0\_EL2, Alternate MECID for EL2 and EL2&amp;0 translation regimes](D24.2/arm-D24.2.130.md)
* [D24.2.131 MECID\_A1\_EL2, Alternate MECID for EL2&amp;0 translation regimes.](D24.2/arm-D24.2.131.md)
* [D24.2.132 MECID\_P0\_EL2, Primary MECID for EL2 and EL2&amp;0 translation regimes](D24.2/arm-D24.2.132.md)
* [D24.2.133 MECID\_P1\_EL2, Primary MECID for EL2&amp;0 translation regimes](D24.2/arm-D24.2.133.md)
* [D24.2.134 MECID\_RL\_A\_EL3, Realm PA space Alternate MECID for EL3 stage 1 translation regime](D24.2/arm-D24.2.134.md)
* [D24.2.135 MECIDR\_EL2, MEC Identification Register](D24.2/arm-D24.2.135.md)
* [D24.2.136 MFAR\_EL3, Physical Fault Address Register (EL3)](D24.2/arm-D24.2.136.md)
* [D24.2.137 MIDR\_EL1, Main ID Register](D24.2/arm-D24.2.137.md)
* [D24.2.138 MPIDR\_EL1, Multiprocessor Affinity Register](D24.2/arm-D24.2.138.md)
* [D24.2.139 MVFR0\_EL1, AArch32 Media and VFP Feature Register 0](D24.2/arm-D24.2.139.md)
* [D24.2.140 MVFR1\_EL1, AArch32 Media and VFP Feature Register 1](D24.2/arm-D24.2.140.md)
* [D24.2.141 MVFR2\_EL1, AArch32 Media and VFP Feature Register 2](D24.2/arm-D24.2.141.md)
* [D24.2.142 PAR\_EL1, Physical Address Register](D24.2/arm-D24.2.142.md)
* [D24.2.143 PFAR\_EL1, Physical Fault Address Register (EL1)](D24.2/arm-D24.2.143.md)
* [D24.2.144 PFAR\_EL2, Physical Fault Address Register (EL2)](D24.2/arm-D24.2.144.md)
* [D24.2.145 PIR\_EL1, Permission Indirection Register 1 (EL1)](D24.2/arm-D24.2.145.md)
* [D24.2.146 PIR\_EL2, Permission Indirection Register 2 (EL2)](D24.2/arm-D24.2.146.md)
* [D24.2.147 PIR\_EL3, Permission Indirection Register 3 (EL3)](D24.2/arm-D24.2.147.md)
* [D24.2.148 PIRE0\_EL1, Permission Indirection Register 0 (EL1)](D24.2/arm-D24.2.148.md)
* [D24.2.149 PIRE0\_EL2, Permission Indirection Register 0 (EL2)](D24.2/arm-D24.2.149.md)
* [D24.2.150 POR\_EL0, Permission Overlay Register 0 (EL0)](D24.2/arm-D24.2.150.md)
* [D24.2.151 POR\_EL1, Permission Overlay Register 1 (EL1)](D24.2/arm-D24.2.151.md)
* [D24.2.152 POR\_EL2, Permission Overlay Register 2 (EL2)](D24.2/arm-D24.2.152.md)
* [D24.2.153 POR\_EL3, Permission Overlay Register 3 (EL3)](D24.2/arm-D24.2.153.md)
* [D24.2.154 RCWMASK\_EL1, Read Check Write Instruction Mask (EL1)](D24.2/arm-D24.2.154.md)
* [D24.2.155 RCWSMASK\_EL1, Software Read Check Write Instruction Mask (EL1)](D24.2/arm-D24.2.155.md)
* [D24.2.156 REVIDR\_EL1, Revision ID Register](D24.2/arm-D24.2.156.md)
* [D24.2.157 RGSR\_EL1, Random Allocation Tag Seed Register.](D24.2/arm-D24.2.157.md)
* [D24.2.158 RMR\_EL1, Reset Management Register (EL1)](D24.2/arm-D24.2.158.md)
* [D24.2.159 RMR\_EL2, Reset Management Register (EL2)](D24.2/arm-D24.2.159.md)
* [D24.2.160 RMR\_EL3, Reset Management Register (EL3)](D24.2/arm-D24.2.160.md)
* [D24.2.161 RNDR, Random Number](D24.2/arm-D24.2.161.md)
* [D24.2.162 RNDRRS, Random Number Full Entropy](D24.2/arm-D24.2.162.md)
* [D24.2.163 RVBAR\_EL1, Reset Vector Base Address Register (if EL2 and EL3 not implemented)](D24.2/arm-D24.2.163.md)
* [D24.2.164 RVBAR\_EL2, Reset Vector Base Address Register (if EL3 not implemented)](D24.2/arm-D24.2.164.md)
* [D24.2.165 RVBAR\_EL3, Reset Vector Base Address Register (if EL3 implemented)](D24.2/arm-D24.2.165.md)
* [D24.2.166 S2PIR\_EL2, Stage 2 Permission Indirection Register (EL2)](D24.2/arm-D24.2.166.md)
* [D24.2.167 S2POR\_EL1, Stage 2 Permission Overlay Register (EL1)](D24.2/arm-D24.2.167.md)
* [D24.2.168 S3\_&lt;op1&gt;\_&lt;Cn&gt;\_&lt;Cm&gt;\_&lt;op2&gt;, IMPLEMENTATION DEFINED Registers](D24.2/arm-D24.2.168.md)
* [D24.2.169 SCR\_EL3, Secure Configuration Register](D24.2/arm-D24.2.169.md)
* [D24.2.170 SCTLR2\_EL1, System Control Register (EL1)](D24.2/arm-D24.2.170.md)
* [D24.2.171 SCTLR2\_EL2, System Control Register (EL2)](D24.2/arm-D24.2.171.md)
* [D24.2.172 SCTLR2\_EL3, System Control Register (EL3)](D24.2/arm-D24.2.172.md)
* [D24.2.173 SCTLR2MASK\_EL1, Extended System Control Masking Register (EL1)](D24.2/arm-D24.2.173.md)
* [D24.2.174 SCTLR2MASK\_EL2, Extended System Control Masking Register (EL2)](D24.2/arm-D24.2.174.md)
* [D24.2.175 SCTLR\_EL1, System Control Register (EL1)](D24.2/arm-D24.2.175.md)
* [D24.2.176 SCTLR\_EL2, System Control Register (EL2)](D24.2/arm-D24.2.176.md)
* [D24.2.177 SCTLR\_EL3, System Control Register (EL3)](D24.2/arm-D24.2.177.md)
* [D24.2.178 SCTLRMASK\_EL1, System Control Masking Register (EL1)](D24.2/arm-D24.2.178.md)
* [D24.2.179 SCTLRMASK\_EL2, System Control Masking Register (EL2)](D24.2/arm-D24.2.179.md)
* [D24.2.180 SCXTNUM\_EL0, EL0 Read/Write Software Context Number](D24.2/arm-D24.2.180.md)
* [D24.2.181 SCXTNUM\_EL1, EL1 Read/Write Software Context Number](D24.2/arm-D24.2.181.md)
* [D24.2.182 SCXTNUM\_EL2, EL2 Read/Write Software Context Number](D24.2/arm-D24.2.182.md)
* [D24.2.183 SCXTNUM\_EL3, EL3 Read/Write Software Context Number](D24.2/arm-D24.2.183.md)
* [D24.2.184 SMCR\_EL1, SME Control Register (EL1)](D24.2/arm-D24.2.184.md)
* [D24.2.185 SMCR\_EL2, SME Control Register (EL2)](D24.2/arm-D24.2.185.md)
* [D24.2.186 SMCR\_EL3, SME Control Register (EL3)](D24.2/arm-D24.2.186.md)
* [D24.2.187 SMIDR\_EL1, Streaming Mode Identification Register](D24.2/arm-D24.2.187.md)
* [D24.2.188 SMPRI\_EL1, Streaming Mode Priority Register](D24.2/arm-D24.2.188.md)
* [D24.2.189 SMPRIMAP\_EL2, Streaming Mode Priority Mapping Register](D24.2/arm-D24.2.189.md)
* [D24.2.190 TCR2\_EL1, Extended Translation Control Register (EL1)](D24.2/arm-D24.2.190.md)
* [D24.2.191 TCR2\_EL2, Extended Translation Control Register (EL2)](D24.2/arm-D24.2.191.md)
* [D24.2.192 TCR2MASK\_EL1, Extended Translation Control Masking Register (EL1)](D24.2/arm-D24.2.192.md)
* [D24.2.193 TCR2MASK\_EL2, Extended Translation Control Masking Register (EL2)](D24.2/arm-D24.2.193.md)
* [D24.2.194 TCR\_EL1, Translation Control Register (EL1)](D24.2/arm-D24.2.194.md)
* [D24.2.195 TCR\_EL2, Translation Control Register (EL2)](D24.2/arm-D24.2.195.md)
* [D24.2.196 TCR\_EL3, Translation Control Register (EL3)](D24.2/arm-D24.2.196.md)
* [D24.2.197 TCRMASK\_EL1, Translation Control Masking Register (EL1)](D24.2/arm-D24.2.197.md)
* [D24.2.198 TCRMASK\_EL2, Translation Control Masking Register (EL2)](D24.2/arm-D24.2.198.md)
* [D24.2.199 TFSR\_EL1, Tag Fault Status Register (EL1)](D24.2/arm-D24.2.199.md)
* [D24.2.200 TFSR\_EL2, Tag Fault Status Register (EL2)](D24.2/arm-D24.2.200.md)
* [D24.2.201 TFSR\_EL3, Tag Fault Status Register (EL3)](D24.2/arm-D24.2.201.md)
* [D24.2.202 TFSRE0\_EL1, Tag Fault Status Register (EL0).](D24.2/arm-D24.2.202.md)
* [D24.2.203 TPIDR2\_EL0, EL0 Read/Write Software Thread ID Register 2](D24.2/arm-D24.2.203.md)
* [D24.2.204 TPIDR\_EL0, EL0 Read/Write Software Thread ID Register](D24.2/arm-D24.2.204.md)
* [D24.2.205 TPIDR\_EL1, EL1 Software Thread ID Register](D24.2/arm-D24.2.205.md)
* [D24.2.206 TPIDR\_EL2, EL2 Software Thread ID Register](D24.2/arm-D24.2.206.md)
* [D24.2.207 TPIDR\_EL3, EL3 Software Thread ID Register](D24.2/arm-D24.2.207.md)
* [D24.2.208 TPIDRRO\_EL0, EL0 Read-Only Software Thread ID Register](D24.2/arm-D24.2.208.md)
* [D24.2.209 TTBR0\_EL1, Translation Table Base Register 0 (EL1)](D24.2/arm-D24.2.209.md)
* [D24.2.210 TTBR0\_EL2, Translation Table Base Register 0 (EL2)](D24.2/arm-D24.2.210.md)
* [D24.2.211 TTBR0\_EL3, Translation Table Base Register 0 (EL3)](D24.2/arm-D24.2.211.md)
* [D24.2.212 TTBR1\_EL1, Translation Table Base Register 1 (EL1)](D24.2/arm-D24.2.212.md)
* [D24.2.213 TTBR1\_EL2, Translation Table Base Register 1 (EL2)](D24.2/arm-D24.2.213.md)
* [D24.2.214 VBAR\_EL1, Vector Base Address Register (EL1)](D24.2/arm-D24.2.214.md)
* [D24.2.215 VBAR\_EL2, Vector Base Address Register (EL2)](D24.2/arm-D24.2.215.md)
* [D24.2.216 VBAR\_EL3, Vector Base Address Register (EL3)](D24.2/arm-D24.2.216.md)
* [D24.2.217 VMECID\_A\_EL2, Alternate MECID for EL1&amp;0 stage 2 translation regime](D24.2/arm-D24.2.217.md)
* [D24.2.218 VMECID\_P\_EL2, Primary MECID for EL1&amp;0 stage 2 translation regime](D24.2/arm-D24.2.218.md)
* [D24.2.219 VMPIDR\_EL2, Virtualization Multiprocessor ID Register](D24.2/arm-D24.2.219.md)
* [D24.2.220 VNCR\_EL2, Virtual Nested Control Register](D24.2/arm-D24.2.220.md)
* [D24.2.221 VPIDR\_EL2, Virtualization Processor ID Register](D24.2/arm-D24.2.221.md)
* [D24.2.222 VSTCR\_EL2, Virtualization Secure Translation Control Register](D24.2/arm-D24.2.222.md)
* [D24.2.223 VSTTBR\_EL2, Virtualization Secure Translation Table Base Register](D24.2/arm-D24.2.223.md)
* [D24.2.224 VTCR\_EL2, Virtualization Translation Control Register](D24.2/arm-D24.2.224.md)
* [D24.2.225 VTTBR\_EL2, Virtualization Translation Table Base Register](D24.2/arm-D24.2.225.md)
* [D24.2.226 ZCR\_EL1, SVE Control Register (EL1)](D24.2/arm-D24.2.226.md)
* [D24.2.227 ZCR\_EL2, SVE Control Register (EL2)](D24.2/arm-D24.2.227.md)
* [D24.2.228 ZCR\_EL3, SVE Control Register (EL3)](D24.2/arm-D24.2.228.md)
