// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/02/2025 18:49:21"

// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	CLK,
	Reset,
	Data_BUS_READ,
	Prog_BUS_READ,
	CS,
	CS_P,
	WE,
	ADDR,
	ADDR_Prog,
	Data_BUS_WRITE);
input 	CLK;
input 	Reset;
input 	[31:0] Data_BUS_READ;
input 	[31:0] Prog_BUS_READ;
output 	CS;
output 	CS_P;
output 	WE;
output 	[31:0] ADDR;
output 	[31:0] ADDR_Prog;
output 	[31:0] Data_BUS_WRITE;

// Design Ports Information
// CS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CS_P	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[20]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[21]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[22]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[23]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[24]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[25]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[26]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[27]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[28]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[29]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[30]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[31]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[2]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[6]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[7]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[8]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[9]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[10]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[11]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[12]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[14]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[15]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[16]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[17]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[19]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[20]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[21]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[22]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[23]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[24]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[25]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[26]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[27]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[28]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[29]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[30]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_Prog[31]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[1]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[3]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[4]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[6]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[7]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[8]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[9]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[10]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[11]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[13]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[14]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[15]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[16]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[17]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[19]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[20]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[21]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[22]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[23]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[24]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[25]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[26]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[27]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[28]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[29]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[30]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[31]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[14]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[13]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[12]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[10]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[9]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[8]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[28]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[29]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[26]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[27]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[31]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[30]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[0]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[2]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[3]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[5]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[17]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[16]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[19]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[18]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[20]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[0]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[13]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[15]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[16]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[18]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[19]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[20]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[21]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[22]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[23]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[25]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[26]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[28]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[29]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[31]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[25]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[21]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[22]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[24]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Prog_BUS_READ[23]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_v.sdo");
// synopsys translate_on

wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CLK~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire CLK_SYS;
wire \CLK_SYS~clkctrl_outclk ;
wire \Prog_BUS_READ[0]~input_o ;
wire \Prog_BUS_READ[11]~input_o ;
wire \~GND~combout ;
wire \PC|Add3~1 ;
wire \PC|Add3~3 ;
wire \PC|Add3~4_combout ;
wire \Prog_BUS_READ[4]~input_o ;
wire \Prog_BUS_READ[6]~input_o ;
wire \Prog_BUS_READ[8]~input_o ;
wire \Prog_BUS_READ[9]~input_o ;
wire \Prog_BUS_READ[10]~input_o ;
wire \addrDecoding_Prog|Add0~1 ;
wire \addrDecoding_Prog|Add0~4 ;
wire \addrDecoding_Prog|Add0~7 ;
wire \addrDecoding_Prog|Add0~10 ;
wire \addrDecoding_Prog|Add0~12_combout ;
wire \Prog_BUS_READ[15]~input_o ;
wire \Prog_BUS_READ[14]~input_o ;
wire \Prog_BUS_READ[13]~input_o ;
wire \PC|address[6]~27 ;
wire \PC|address[7]~29 ;
wire \PC|address[8]~31 ;
wire \PC|address[9]~33 ;
wire \PC|address[10]~35 ;
wire \PC|address[11]~37 ;
wire \PC|address[12]~39 ;
wire \PC|address[13]~41 ;
wire \PC|address[14]~43 ;
wire \PC|address[15]~45 ;
wire \PC|address[16]~47 ;
wire \PC|address[17]~49 ;
wire \PC|address[18]~51 ;
wire \PC|address[19]~53 ;
wire \PC|address[20]~55 ;
wire \PC|address[21]~57 ;
wire \PC|address[22]~59 ;
wire \PC|address[23]~61 ;
wire \PC|address[24]~63 ;
wire \PC|address[25]~65 ;
wire \PC|address[26]~67 ;
wire \PC|address[27]~68_combout ;
wire \PC|address[26]~66_combout ;
wire \Prog_BUS_READ[31]~input_o ;
wire \Prog_BUS_READ[30]~input_o ;
wire \Prog_BUS_READ[26]~input_o ;
wire \Prog_BUS_READ[28]~input_o ;
wire \Control|Decoder1~0_combout ;
wire \PC|resetControl~0_combout ;
wire \Reset~input_o ;
wire \Reset~inputclkctrl_outclk ;
wire \PC|resetControl~q ;
wire \reset_control~combout ;
wire \PC|address[25]~64_combout ;
wire \PC|address[24]~62_combout ;
wire \PC|address[23]~60_combout ;
wire \PC|address[22]~58_combout ;
wire \PC|address[21]~56_combout ;
wire \PC|address[20]~54_combout ;
wire \PC|address[19]~52_combout ;
wire \PC|address[18]~50_combout ;
wire \PC|address[17]~48_combout ;
wire \PC|address[16]~46_combout ;
wire \PC|address[15]~44_combout ;
wire \PC|address[14]~42_combout ;
wire \PC|address[13]~40_combout ;
wire \Prog_BUS_READ[3]~input_o ;
wire \Prog_BUS_READ[2]~input_o ;
wire \Prog_BUS_READ[1]~input_o ;
wire \PC|Add1~0_combout ;
wire \PC|address~78_combout ;
wire \PC|address[1]~79_combout ;
wire \PC|Add1~1 ;
wire \PC|Add1~2_combout ;
wire \PC|address~80_combout ;
wire \PC|Add1~3 ;
wire \PC|Add1~5 ;
wire \PC|Add1~7 ;
wire \PC|Add1~9 ;
wire \PC|Add1~11 ;
wire \PC|Add1~13 ;
wire \PC|Add1~15 ;
wire \PC|Add1~17 ;
wire \PC|Add1~19 ;
wire \PC|Add1~21 ;
wire \PC|Add1~23 ;
wire \PC|Add1~25 ;
wire \PC|Add1~26_combout ;
wire \PC|Add1~24_combout ;
wire \PC|Add1~22_combout ;
wire \PC|Add1~20_combout ;
wire \PC|Add1~18_combout ;
wire \PC|Add1~16_combout ;
wire \PC|Add1~14_combout ;
wire \PC|Add1~12_combout ;
wire \PC|Add1~6_combout ;
wire \PC|Add1~4_combout ;
wire \PC|Add2~1 ;
wire \PC|Add2~3 ;
wire \PC|Add2~5 ;
wire \PC|Add2~7 ;
wire \PC|Add2~9 ;
wire \PC|Add2~11 ;
wire \PC|Add2~13 ;
wire \PC|Add2~15 ;
wire \PC|Add2~17 ;
wire \PC|Add2~19 ;
wire \PC|Add2~21 ;
wire \PC|Add2~22_combout ;
wire \PC|Add3~5 ;
wire \PC|Add3~7 ;
wire \PC|Add3~9 ;
wire \PC|Add3~11 ;
wire \PC|Add3~13 ;
wire \PC|Add3~15 ;
wire \PC|Add3~17 ;
wire \PC|Add3~19 ;
wire \PC|Add3~21 ;
wire \PC|Add3~22_combout ;
wire \PC|Add3~63_combout ;
wire \PC|Add1~27 ;
wire \PC|Add1~28_combout ;
wire \PC|Add2~23 ;
wire \PC|Add2~24_combout ;
wire \PC|Add3~23 ;
wire \PC|Add3~24_combout ;
wire \PC|Add3~62_combout ;
wire \PC|Add3~25 ;
wire \PC|Add3~26_combout ;
wire \PC|Add1~29 ;
wire \PC|Add1~30_combout ;
wire \PC|Add2~25 ;
wire \PC|Add2~26_combout ;
wire \PC|Add3~61_combout ;
wire \PC|Add1~31 ;
wire \PC|Add1~32_combout ;
wire \PC|Add2~27 ;
wire \PC|Add2~28_combout ;
wire \PC|Add3~27 ;
wire \PC|Add3~28_combout ;
wire \PC|Add3~60_combout ;
wire \PC|Add1~33 ;
wire \PC|Add1~34_combout ;
wire \PC|Add2~29 ;
wire \PC|Add2~30_combout ;
wire \PC|Add3~29 ;
wire \PC|Add3~30_combout ;
wire \PC|Add3~59_combout ;
wire \PC|Add3~31 ;
wire \PC|Add3~32_combout ;
wire \PC|Add1~35 ;
wire \PC|Add1~36_combout ;
wire \PC|Add2~31 ;
wire \PC|Add2~32_combout ;
wire \PC|Add3~58_combout ;
wire \PC|Add1~37 ;
wire \PC|Add1~38_combout ;
wire \PC|Add2~33 ;
wire \PC|Add2~34_combout ;
wire \PC|Add3~33 ;
wire \PC|Add3~34_combout ;
wire \PC|Add3~57_combout ;
wire \PC|Add3~35 ;
wire \PC|Add3~36_combout ;
wire \PC|Add1~39 ;
wire \PC|Add1~40_combout ;
wire \PC|Add2~35 ;
wire \PC|Add2~36_combout ;
wire \PC|Add3~56_combout ;
wire \PC|Add1~41 ;
wire \PC|Add1~42_combout ;
wire \PC|Add2~37 ;
wire \PC|Add2~38_combout ;
wire \PC|Add3~37 ;
wire \PC|Add3~38_combout ;
wire \PC|Add3~55_combout ;
wire \PC|Add3~39 ;
wire \PC|Add3~40_combout ;
wire \PC|Add1~43 ;
wire \PC|Add1~44_combout ;
wire \PC|Add2~39 ;
wire \PC|Add2~40_combout ;
wire \PC|Add3~54_combout ;
wire \PC|Add1~45 ;
wire \PC|Add1~46_combout ;
wire \PC|Add2~41 ;
wire \PC|Add2~42_combout ;
wire \PC|Add3~41 ;
wire \PC|Add3~42_combout ;
wire \PC|Add3~53_combout ;
wire \PC|Add1~47 ;
wire \PC|Add1~48_combout ;
wire \PC|Add2~43 ;
wire \PC|Add2~44_combout ;
wire \PC|Add3~43 ;
wire \PC|Add3~44_combout ;
wire \PC|Add3~52_combout ;
wire \PC|Add1~49 ;
wire \PC|Add1~50_combout ;
wire \PC|Add2~45 ;
wire \PC|Add2~46_combout ;
wire \PC|Add3~45 ;
wire \PC|Add3~46_combout ;
wire \PC|Add3~51_combout ;
wire \PC|Add1~51 ;
wire \PC|Add1~52_combout ;
wire \PC|Add2~47 ;
wire \PC|Add2~48_combout ;
wire \PC|Add3~47 ;
wire \PC|Add3~48_combout ;
wire \PC|Add3~50_combout ;
wire \PC|Add3~49 ;
wire \PC|Add3~71_combout ;
wire \PC|Add1~53 ;
wire \PC|Add1~54_combout ;
wire \PC|Add2~49 ;
wire \PC|Add2~50_combout ;
wire \PC|Add3~85_combout ;
wire \PC|address[10]~34_combout ;
wire \PC|Add2~16_combout ;
wire \PC|Add3~16_combout ;
wire \PC|Add3~68_combout ;
wire \addrDecoding_Prog|Add0~9_combout ;
wire \PC|address[9]~32_combout ;
wire \PC|Add2~14_combout ;
wire \PC|Add3~14_combout ;
wire \PC|Add3~66_combout ;
wire \addrDecoding_Prog|Add0~6_combout ;
wire \PC|address[8]~30_combout ;
wire \PC|Add2~12_combout ;
wire \PC|Add3~12_combout ;
wire \PC|Add3~67_combout ;
wire \addrDecoding_Prog|Add0~3_combout ;
wire \Prog_BUS_READ[7]~input_o ;
wire \PC|address[7]~28_combout ;
wire \PC|Add2~10_combout ;
wire \PC|Add3~10_combout ;
wire \PC|Add3~64_combout ;
wire \addrDecoding_Prog|Add0~0_combout ;
wire \PC|address[6]~26_combout ;
wire \PC|Add2~8_combout ;
wire \PC|Add3~8_combout ;
wire \PC|Add3~65_combout ;
wire \Prog_BUS_READ[5]~input_o ;
wire \PC|Add1~10_combout ;
wire \PC|Add2~6_combout ;
wire \PC|Add3~6_combout ;
wire \PC|Add3~89_combout ;
wire \PC|address[5]~feeder_combout ;
wire \PC|Add1~8_combout ;
wire \PC|Add2~4_combout ;
wire \PC|Add3~88_combout ;
wire \PC|address[4]~feeder_combout ;
wire \Prog_BUS_READ[12]~input_o ;
wire \PC|address[12]~38_combout ;
wire \PC|Add2~20_combout ;
wire \PC|Add3~20_combout ;
wire \PC|Add3~69_combout ;
wire \addrDecoding_Prog|LessThan1~0_combout ;
wire \addrDecoding_Prog|LessThan1~2_combout ;
wire \addrDecoding_Prog|LessThan0~3_combout ;
wire \addrDecoding_Prog|LessThan0~1_combout ;
wire \addrDecoding_Prog|LessThan0~2_combout ;
wire \addrDecoding_Prog|LessThan0~0_combout ;
wire \addrDecoding_Prog|LessThan0~4_combout ;
wire \PC|address[27]~69 ;
wire \PC|address[28]~71 ;
wire \PC|address[29]~73 ;
wire \PC|address[30]~74_combout ;
wire \PC|address[29]~72_combout ;
wire \PC|address[28]~70_combout ;
wire \PC|Add1~55 ;
wire \PC|Add1~56_combout ;
wire \PC|Add2~51 ;
wire \PC|Add2~52_combout ;
wire \PC|Add3~72 ;
wire \PC|Add3~73_combout ;
wire \PC|Add3~84_combout ;
wire \PC|Add1~57 ;
wire \PC|Add1~58_combout ;
wire \PC|Add2~53 ;
wire \PC|Add2~54_combout ;
wire \PC|Add3~74 ;
wire \PC|Add3~75_combout ;
wire \PC|Add3~83_combout ;
wire \PC|Add1~59 ;
wire \PC|Add1~60_combout ;
wire \PC|Add2~55 ;
wire \PC|Add2~56_combout ;
wire \PC|Add3~76 ;
wire \PC|Add3~77_combout ;
wire \PC|Add3~82_combout ;
wire \PC|address[30]~75 ;
wire \PC|address[31]~76_combout ;
wire \PC|Add1~61 ;
wire \PC|Add1~62_combout ;
wire \PC|Add2~57 ;
wire \PC|Add2~58_combout ;
wire \PC|Add3~78 ;
wire \PC|Add3~79_combout ;
wire \PC|Add3~81_combout ;
wire \addrDecoding_Prog|iAddressInst[5]~0_combout ;
wire \addrDecoding_Prog|iAddressInst[5]~1_combout ;
wire \Prog_BUS_READ[29]~input_o ;
wire \Control|Decoder1~2_combout ;
wire \Control|Decoder1~5_combout ;
wire \PC|Add3~2_combout ;
wire \PC|Add2~2_combout ;
wire \PC|Add3~87_combout ;
wire \PC|address[3]~feeder_combout ;
wire \Prog_BUS_READ[27]~input_o ;
wire \Control|Selector8~1_combout ;
wire \Control|Selector8~0_combout ;
wire \Control|Selector8~2_combout ;
wire \Control|mux2_ALU~1_combout ;
wire \Control|Selector6~0_combout ;
wire \Control|ALU_sel~0_combout ;
wire \Control|Selector7~0_combout ;
wire \Control|WideOr9~2_combout ;
wire \Control|output_data[19]~0_combout ;
wire \Control|output_data[19]~1_combout ;
wire \Control|output_data[19]~2_combout ;
wire \Control|output_data[19]~3_combout ;
wire \Prog_BUS_READ[20]~input_o ;
wire \Prog_BUS_READ[17]~input_o ;
wire \Prog_BUS_READ[16]~input_o ;
wire \Prog_BUS_READ[19]~input_o ;
wire \Prog_BUS_READ[18]~input_o ;
wire \Control|Decoder1~3_combout ;
wire \ADDR_Decoding|iWE~0_combout ;
wire \Prog_BUS_READ[25]~input_o ;
wire \Prog_BUS_READ[22]~input_o ;
wire \Prog_BUS_READ[24]~input_o ;
wire \Prog_BUS_READ[23]~input_o ;
wire \Register_File|Equal0~0_combout ;
wire \Prog_BUS_READ[21]~input_o ;
wire \Register_File|output_data_A~0_combout ;
wire \Control|mux2_ALU~2_combout ;
wire \Control|WideOr2~0_combout ;
wire \Control|Selector5~0_combout ;
wire \Control|Selector0~0_combout ;
wire \Control|Selector0~1_combout ;
wire \Control|Selector0~2_combout ;
wire \Control|Selector0~3_combout ;
wire \Control|Selector1~0_combout ;
wire \Control|Selector4~4_combout ;
wire \Control|Selector3~0_combout ;
wire \Control|Selector2~0_combout ;
wire \Control|Selector0~4_combout ;
wire \Register_File|Equal2~0_combout ;
wire \Control|Selector4~2_combout ;
wire \Register_File|comb~0_combout ;
wire \Register_File|register~1692_combout ;
wire \Register_File|register~1693_combout ;
wire \Register_File|register~393_q ;
wire \Register_File|register~1688_combout ;
wire \Register_File|register~1689_combout ;
wire \Register_File|register~425_q ;
wire \Register_File|register~1979_combout ;
wire \Register_File|register~1694_combout ;
wire \Register_File|register~1695_combout ;
wire \Register_File|register~489_q ;
wire \Register_File|register~1690_combout ;
wire \Register_File|register~1691_combout ;
wire \Register_File|register~457_q ;
wire \Register_File|register~1980_combout ;
wire \Register_File|register~1664_combout ;
wire \Register_File|register~1665_combout ;
wire \Register_File|register~329_q ;
wire \Register_File|register~1668_combout ;
wire \Register_File|register~1669_combout ;
wire \Register_File|register~265_q ;
wire \Register_File|register~1974_combout ;
wire \Register_File|register~1666_combout ;
wire \Register_File|register~1667_combout ;
wire \Register_File|register~297_q ;
wire \Register_File|register~1670_combout ;
wire \Register_File|register~1671_combout ;
wire \Register_File|register~361_q ;
wire \Register_File|register~1975_combout ;
wire \Register_File|register~1682_combout ;
wire \Register_File|register~1683_combout ;
wire \Register_File|register~41_q ;
wire \Register_File|register~1686_combout ;
wire \Register_File|register~1687_combout ;
wire \Register_File|register~105_q ;
wire \Register_File|register~1684_combout ;
wire \Register_File|register~1685_combout ;
wire \Register_File|register~9_q ;
wire \Register_File|register~1680_combout ;
wire \Register_File|register~1681_combout ;
wire \Register_File|register~73_q ;
wire \Register_File|register~1976_combout ;
wire \Register_File|register~1977_combout ;
wire \Register_File|register~1978_combout ;
wire \Register_File|register~1676_combout ;
wire \Register_File|register~1677_combout ;
wire \Register_File|register~137_q ;
wire \Register_File|register~1672_combout ;
wire \Register_File|register~1673_combout ;
wire \Register_File|register~169_q ;
wire \Register_File|register~1972_combout ;
wire \Register_File|register~1678_combout ;
wire \Register_File|register~1679_combout ;
wire \Register_File|register~233_q ;
wire \Register_File|register~1674_combout ;
wire \Register_File|register~1675_combout ;
wire \Register_File|register~201_q ;
wire \Register_File|register~1973_combout ;
wire \Register_File|register~1981_combout ;
wire \Register_File|register~1698_combout ;
wire \Register_File|register~585_q ;
wire \Register_File|register~1696_combout ;
wire \Register_File|register~713_q ;
wire \Register_File|register~1984_combout ;
wire \Register_File|register~1697_combout ;
wire \Register_File|register~841_q ;
wire \Register_File|register~1699_combout ;
wire \Register_File|register~969_q ;
wire \Register_File|register~1985_combout ;
wire \Register_File|register~1705_combout ;
wire \Register_File|register~777_q ;
wire \Register_File|register~1707_combout ;
wire \Register_File|register~905_q ;
wire \Register_File|register~1704_combout ;
wire \Register_File|register~649_q ;
wire \Register_File|register~1706_combout ;
wire \Register_File|register~521_q ;
wire \Register_File|register~1986_combout ;
wire \Register_File|register~1987_combout ;
wire \Register_File|register~1988_combout ;
wire \Register_File|register~1702_combout ;
wire \Register_File|register~553_q ;
wire \Register_File|register~1982_combout ;
wire \Register_File|register~1701_combout ;
wire \Register_File|register~681_q ;
wire \Register_File|register~1703_combout ;
wire \Register_File|register~937_q ;
wire \Register_File|register~1983_combout ;
wire \Register_File|register~1710_combout ;
wire \Register_File|register~617_q ;
wire \Register_File|register~1708_combout ;
wire \Register_File|register~873_q ;
wire \Register_File|register~1989_combout ;
wire \Register_File|register~1709_combout ;
wire \Register_File|register~745_q ;
wire \Register_File|register~1711_combout ;
wire \Register_File|register~1001_q ;
wire \Register_File|register~1990_combout ;
wire \Register_File|register~1991_combout ;
wire \Register_File|output_data_A~14_combout ;
wire \ALU|Add0~133_combout ;
wire \ALU|Add0~14_combout ;
wire \CTRL3|output_data[25]~0_combout ;
wire \CS_WB~combout ;
wire \Data_BUS_READ[0]~input_o ;
wire CLK_MUL;
wire \CLK_MUL~clkctrl_outclk ;
wire \Control|WideOr12~2_combout ;
wire \Control|WideOr12~3_combout ;
wire \Control|WideOr3~0_combout ;
wire \MULTIPLICADOR|U2|state.S2~q ;
wire \MULTIPLICADOR|U3|count[0]~6_combout ;
wire \MULTIPLICADOR|U3|count[4]~16 ;
wire \MULTIPLICADOR|U3|count[5]~17_combout ;
wire \MULTIPLICADOR|U3|Equal0~0_combout ;
wire \MULTIPLICADOR|U2|Load~0_combout ;
wire \MULTIPLICADOR|U3|count[5]~8_combout ;
wire \MULTIPLICADOR|U3|count[0]~7 ;
wire \MULTIPLICADOR|U3|count[1]~9_combout ;
wire \MULTIPLICADOR|U3|count[1]~10 ;
wire \MULTIPLICADOR|U3|count[2]~11_combout ;
wire \MULTIPLICADOR|U3|count[2]~12 ;
wire \MULTIPLICADOR|U3|count[3]~13_combout ;
wire \MULTIPLICADOR|U3|count[3]~14 ;
wire \MULTIPLICADOR|U3|count[4]~15_combout ;
wire \MULTIPLICADOR|U3|K~0_combout ;
wire \MULTIPLICADOR|U3|K~q ;
wire \MULTIPLICADOR|U2|state~8_combout ;
wire \MULTIPLICADOR|U2|state.S3~q ;
wire \MULTIPLICADOR|U2|Selector0~0_combout ;
wire \MULTIPLICADOR|U2|state.S0~q ;
wire \MULTIPLICADOR|U2|Selector1~0_combout ;
wire \MULTIPLICADOR|U2|state.S1~q ;
wire \MULTIPLICADOR|U0|acc_reg[1]~43_combout ;
wire \Register_File|register~416_q ;
wire \Register_File|register~480_q ;
wire \Register_File|register~384_q ;
wire \Register_File|register~448_q ;
wire \Register_File|register~2159_combout ;
wire \Register_File|register~2160_combout ;
wire \Register_File|register~288_q ;
wire \Register_File|register~2152_combout ;
wire \Register_File|register~320_q ;
wire \Register_File|register~352_q ;
wire \Register_File|register~2153_combout ;
wire \Register_File|register~0_q ;
wire \Register_File|register~32_q ;
wire \Register_File|register~2156_combout ;
wire \Register_File|register~96_q ;
wire \Register_File|register~64_q ;
wire \Register_File|register~2157_combout ;
wire \Register_File|register~192_q ;
wire \Register_File|register~128_q ;
wire \Register_File|register~2154_combout ;
wire \Register_File|register~160_q ;
wire \Register_File|register~224_q ;
wire \Register_File|register~2155_combout ;
wire \Register_File|register~2158_combout ;
wire \Register_File|register~2161_combout ;
wire \Register_File|register~736_q ;
wire \Register_File|register~608_q ;
wire \Register_File|register~2169_combout ;
wire \Register_File|register~864_q ;
wire \Register_File|register~992_q ;
wire \Register_File|register~2170_combout ;
wire \Register_File|register~832_q ;
wire \Register_File|register~576_q ;
wire \Register_File|register~2162_combout ;
wire \Register_File|register~960_q ;
wire \Register_File|register~704_q ;
wire \Register_File|register~2163_combout ;
wire \Register_File|register~640_q ;
wire \Register_File|register~896_q ;
wire \Register_File|register~512_q ;
wire \Register_File|register~768_q ;
wire \Register_File|register~2166_combout ;
wire \Register_File|register~2167_combout ;
wire \Register_File|register~1700_combout ;
wire \Register_File|register~800_q ;
wire \Register_File|register~928_q ;
wire \Register_File|register~544_q ;
wire \Register_File|register~672_q ;
wire \Register_File|register~2164_combout ;
wire \Register_File|register~2165_combout ;
wire \Register_File|register~2168_combout ;
wire \Register_File|register~2171_combout ;
wire \Register_File|output_data_A~23_combout ;
wire \Register_File|Equal1~0_combout ;
wire \Register_File|output_data_B~0_combout ;
wire \Register_File|register~385_q ;
wire \Register_File|register~417_q ;
wire \Register_File|register~1051_combout ;
wire \Register_File|register~449_q ;
wire \Register_File|register~481_q ;
wire \Register_File|register~1052_combout ;
wire \Register_File|register~129_q ;
wire \Register_File|register~161_q ;
wire \Register_File|register~1044_combout ;
wire \Register_File|register~225_q ;
wire \Register_File|register~193_q ;
wire \Register_File|register~1045_combout ;
wire \Register_File|register~65_q ;
wire \Register_File|register~1_q ;
wire \Register_File|register~1048_combout ;
wire \Register_File|register~97_q ;
wire \Register_File|register~33_q ;
wire \Register_File|register~1049_combout ;
wire \Register_File|register~353_q ;
wire \Register_File|register~257_q ;
wire \Register_File|register~321_q ;
wire \Register_File|register~1046_combout ;
wire \Register_File|register~289_q ;
wire \Register_File|register~1047_combout ;
wire \Register_File|register~1050_combout ;
wire \Register_File|register~1053_combout ;
wire \Register_File|register~673_q ;
wire \Register_File|register~929_q ;
wire \Register_File|register~801_q ;
wire \Register_File|register~545_q ;
wire \Register_File|register~1054_combout ;
wire \Register_File|register~1055_combout ;
wire \Register_File|register~961_q ;
wire \Register_File|register~577_q ;
wire \Register_File|register~705_q ;
wire \Register_File|register~1056_combout ;
wire \Register_File|register~833_q ;
wire \Register_File|register~1057_combout ;
wire \Register_File|register~897_q ;
wire \Register_File|register~769_q ;
wire \Register_File|register~513_q ;
wire \Register_File|register~641_q ;
wire \Register_File|register~1058_combout ;
wire \Register_File|register~1059_combout ;
wire \Register_File|register~1060_combout ;
wire \Register_File|register~737_q ;
wire \Register_File|register~865_q ;
wire \Register_File|register~609_q ;
wire \Register_File|register~1061_combout ;
wire \Register_File|register~1062_combout ;
wire \Register_File|register~1063_combout ;
wire \Register_File|output_data_B~2_combout ;
wire \ALU|Add0~22_combout ;
wire \ALU|Add0~23_combout ;
wire \ALU|Add0~25_cout ;
wire \ALU|Add0~27 ;
wire \ALU|Add0~28_combout ;
wire \ALU|Add0~105_combout ;
wire \Data_BUS_READ[2]~input_o ;
wire \Data_BUS_READ[3]~input_o ;
wire \Control|CS_WB_2~0_combout ;
wire \Control|Selector8~3_combout ;
wire \Data_BUS_READ[4]~input_o ;
wire \Data_BUS_READ[5]~input_o ;
wire \Data_BUS_READ[6]~input_o ;
wire \Data_BUS_READ[7]~input_o ;
wire \Register_File|register~872_q ;
wire \Register_File|register~1000_q ;
wire \Register_File|register~616_q ;
wire \Register_File|register~744_q ;
wire \Register_File|register~1201_combout ;
wire \Register_File|register~1202_combout ;
wire \Register_File|register~520_q ;
wire \Register_File|register~776_q ;
wire \Register_File|register~1198_combout ;
wire \Register_File|register~648_q ;
wire \Register_File|register~904_q ;
wire \Register_File|register~1199_combout ;
wire \Register_File|register~936_q ;
wire \Register_File|register~808_q ;
wire \Register_File|register~552_q ;
wire \Register_File|register~680_q ;
wire \Register_File|register~1196_combout ;
wire \Register_File|register~1197_combout ;
wire \Register_File|register~1200_combout ;
wire \Register_File|register~840_q ;
wire \Register_File|register~584_q ;
wire \Register_File|register~1194_combout ;
wire \Register_File|register~712_q ;
wire \Register_File|register~968_q ;
wire \Register_File|register~1195_combout ;
wire \Register_File|register~1203_combout ;
wire \Register_File|register~232_q ;
wire \Register_File|register~200_q ;
wire \Register_File|register~136_q ;
wire \Register_File|register~1186_combout ;
wire \Register_File|register~1187_combout ;
wire \Register_File|register~8_q ;
wire \Register_File|register~40_q ;
wire \Register_File|register~1188_combout ;
wire \Register_File|register~104_q ;
wire \Register_File|register~72_q ;
wire \Register_File|register~1189_combout ;
wire \Register_File|register~1190_combout ;
wire \Register_File|register~328_q ;
wire \Register_File|register~360_q ;
wire \Register_File|register~264_q ;
wire \Register_File|register~296_q ;
wire \Register_File|register~1184_combout ;
wire \Register_File|register~1185_combout ;
wire \Register_File|register~456_q ;
wire \Register_File|register~392_q ;
wire \Register_File|register~1191_combout ;
wire \Register_File|register~424_q ;
wire \Register_File|register~488_q ;
wire \Register_File|register~1192_combout ;
wire \Register_File|register~1193_combout ;
wire \Register_File|output_data_B~9_combout ;
wire \ALU|Add0~91_combout ;
wire \ALU|Add0~15_combout ;
wire \Register_File|register~903_q ;
wire \Register_File|register~775_q ;
wire \Register_File|register~647_q ;
wire \Register_File|register~519_q ;
wire \Register_File|register~1178_combout ;
wire \Register_File|register~1179_combout ;
wire \Register_File|register~583_q ;
wire \Register_File|register~711_q ;
wire \Register_File|register~1176_combout ;
wire \Register_File|register~967_q ;
wire \Register_File|register~839_q ;
wire \Register_File|register~1177_combout ;
wire \Register_File|register~1180_combout ;
wire \Register_File|register~679_q ;
wire \Register_File|register~935_q ;
wire \Register_File|register~807_q ;
wire \Register_File|register~551_q ;
wire \Register_File|register~1174_combout ;
wire \Register_File|register~1175_combout ;
wire \Register_File|register~871_q ;
wire \Register_File|register~615_q ;
wire \Register_File|register~1181_combout ;
wire \Register_File|register~743_q ;
wire \Register_File|register~1182_combout ;
wire \Register_File|register~1183_combout ;
wire \Register_File|register~391_q ;
wire \Register_File|register~423_q ;
wire \Register_File|register~1171_combout ;
wire \Register_File|register~455_q ;
wire \Register_File|register~487_q ;
wire \Register_File|register~1172_combout ;
wire \Register_File|register~199_q ;
wire \Register_File|register~135_q ;
wire \Register_File|register~167_q ;
wire \Register_File|register~1164_combout ;
wire \Register_File|register~231_q ;
wire \Register_File|register~1165_combout ;
wire \Register_File|register~263_q ;
wire \Register_File|register~327_q ;
wire \Register_File|register~1166_combout ;
wire \Register_File|register~295_q ;
wire \Register_File|register~359_q ;
wire \Register_File|register~1167_combout ;
wire \Register_File|register~103_q ;
wire \Register_File|register~39_q ;
wire \Register_File|register~7_q ;
wire \Register_File|register~71_q ;
wire \Register_File|register~1168_combout ;
wire \Register_File|register~1169_combout ;
wire \Register_File|register~1170_combout ;
wire \Register_File|register~1173_combout ;
wire \Register_File|output_data_B~8_combout ;
wire \ALU|Add0~16_combout ;
wire \Register_File|register~6_q ;
wire \Register_File|register~38_q ;
wire \Register_File|register~2036_combout ;
wire \Register_File|register~102_q ;
wire \Register_File|register~70_q ;
wire \Register_File|register~2037_combout ;
wire \Register_File|register~198_q ;
wire \Register_File|register~134_q ;
wire \Register_File|register~2034_combout ;
wire \Register_File|register~166_q ;
wire \Register_File|register~230_q ;
wire \Register_File|register~2035_combout ;
wire \Register_File|register~2038_combout ;
wire \Register_File|register~262_q ;
wire \Register_File|register~294_q ;
wire \Register_File|register~2032_combout ;
wire \Register_File|register~326_q ;
wire \Register_File|register~358_q ;
wire \Register_File|register~2033_combout ;
wire \Register_File|register~454_q ;
wire \Register_File|register~390_q ;
wire \Register_File|register~2039_combout ;
wire \Register_File|register~486_q ;
wire \Register_File|register~422_q ;
wire \Register_File|register~2040_combout ;
wire \Register_File|register~2041_combout ;
wire \Register_File|register~998_q ;
wire \Register_File|register~742_q ;
wire \Register_File|register~614_q ;
wire \Register_File|register~2049_combout ;
wire \Register_File|register~2050_combout ;
wire \Register_File|register~806_q ;
wire \Register_File|register~934_q ;
wire \Register_File|register~550_q ;
wire \Register_File|register~678_q ;
wire \Register_File|register~2044_combout ;
wire \Register_File|register~2045_combout ;
wire \Register_File|register~774_q ;
wire \Register_File|register~518_q ;
wire \Register_File|register~2046_combout ;
wire \Register_File|register~646_q ;
wire \Register_File|register~902_q ;
wire \Register_File|register~2047_combout ;
wire \Register_File|register~2048_combout ;
wire \Register_File|register~838_q ;
wire \Register_File|register~582_q ;
wire \Register_File|register~2042_combout ;
wire \Register_File|register~966_q ;
wire \Register_File|register~710_q ;
wire \Register_File|register~2043_combout ;
wire \Register_File|register~2051_combout ;
wire \Register_File|output_data_A~17_combout ;
wire \Register_File|register~261_q ;
wire \Register_File|register~325_q ;
wire \Register_File|register~1126_combout ;
wire \Register_File|register~357_q ;
wire \Register_File|register~1127_combout ;
wire \Register_File|register~5_q ;
wire \Register_File|register~69_q ;
wire \Register_File|register~1128_combout ;
wire \Register_File|register~37_q ;
wire \Register_File|register~101_q ;
wire \Register_File|register~1129_combout ;
wire \Register_File|register~1130_combout ;
wire \Register_File|register~389_q ;
wire \Register_File|register~421_q ;
wire \Register_File|register~1131_combout ;
wire \Register_File|register~453_q ;
wire \Register_File|register~485_q ;
wire \Register_File|register~1132_combout ;
wire \Register_File|register~197_q ;
wire \Register_File|register~133_q ;
wire \Register_File|register~165_q ;
wire \Register_File|register~1124_combout ;
wire \Register_File|register~229_q ;
wire \Register_File|register~1125_combout ;
wire \Register_File|register~1133_combout ;
wire \Register_File|register~965_q ;
wire \Register_File|register~581_q ;
wire \Register_File|register~709_q ;
wire \Register_File|register~1136_combout ;
wire \Register_File|register~837_q ;
wire \Register_File|register~1137_combout ;
wire \Register_File|register~901_q ;
wire \Register_File|register~645_q ;
wire \Register_File|register~517_q ;
wire \Register_File|register~1138_combout ;
wire \Register_File|register~773_q ;
wire \Register_File|register~1139_combout ;
wire \Register_File|register~1140_combout ;
wire \Register_File|register~677_q ;
wire \Register_File|register~933_q ;
wire \Register_File|register~805_q ;
wire \Register_File|register~549_q ;
wire \Register_File|register~1134_combout ;
wire \Register_File|register~1135_combout ;
wire \Register_File|register~997_q ;
wire \Register_File|register~741_q ;
wire \Register_File|register~613_q ;
wire \Register_File|register~869_q ;
wire \Register_File|register~1141_combout ;
wire \Register_File|register~1142_combout ;
wire \Register_File|register~1143_combout ;
wire \Register_File|output_data_B~6_combout ;
wire \ALU|Add0~18_combout ;
wire \Register_File|register~36_q ;
wire \Register_File|register~2076_combout ;
wire \Register_File|register~68_q ;
wire \Register_File|register~100_q ;
wire \Register_File|register~2077_combout ;
wire \Register_File|register~132_q ;
wire \Register_File|register~196_q ;
wire \Register_File|register~2074_combout ;
wire \Register_File|register~164_q ;
wire \Register_File|register~228_q ;
wire \Register_File|register~2075_combout ;
wire \Register_File|register~2078_combout ;
wire \Register_File|register~452_q ;
wire \Register_File|register~388_q ;
wire \Register_File|register~2079_combout ;
wire \Register_File|register~484_q ;
wire \Register_File|register~420_q ;
wire \Register_File|register~2080_combout ;
wire \Register_File|register~260_q ;
wire \Register_File|register~292_q ;
wire \Register_File|register~2072_combout ;
wire \Register_File|register~324_q ;
wire \Register_File|register~356_q ;
wire \Register_File|register~2073_combout ;
wire \Register_File|register~2081_combout ;
wire \Register_File|register~964_q ;
wire \Register_File|register~836_q ;
wire \Register_File|register~580_q ;
wire \Register_File|register~2082_combout ;
wire \Register_File|register~708_q ;
wire \Register_File|register~2083_combout ;
wire \Register_File|register~996_q ;
wire \Register_File|register~868_q ;
wire \Register_File|register~612_q ;
wire \Register_File|register~740_q ;
wire \Register_File|register~2089_combout ;
wire \Register_File|register~2090_combout ;
wire \Register_File|register~644_q ;
wire \Register_File|register~900_q ;
wire \Register_File|register~772_q ;
wire \Register_File|register~516_q ;
wire \Register_File|register~2086_combout ;
wire \Register_File|register~2087_combout ;
wire \Register_File|register~804_q ;
wire \Register_File|register~548_q ;
wire \Register_File|register~676_q ;
wire \Register_File|register~2084_combout ;
wire \Register_File|register~932_q ;
wire \Register_File|register~2085_combout ;
wire \Register_File|register~2088_combout ;
wire \Register_File|register~2091_combout ;
wire \Register_File|output_data_A~19_combout ;
wire \Register_File|register~451_q ;
wire \Register_File|register~483_q ;
wire \Register_File|register~387_q ;
wire \Register_File|register~419_q ;
wire \Register_File|register~2099_combout ;
wire \Register_File|register~2100_combout ;
wire \Register_File|register~323_q ;
wire \Register_File|register~259_q ;
wire \Register_File|register~2094_combout ;
wire \Register_File|register~291_q ;
wire \Register_File|register~355_q ;
wire \Register_File|register~2095_combout ;
wire \Register_File|register~35_q ;
wire \Register_File|register~99_q ;
wire \Register_File|register~3_q ;
wire \Register_File|register~67_q ;
wire \Register_File|register~2096_combout ;
wire \Register_File|register~2097_combout ;
wire \Register_File|register~2098_combout ;
wire \Register_File|register~227_q ;
wire \Register_File|register~163_q ;
wire \Register_File|register~131_q ;
wire \Register_File|register~2092_combout ;
wire \Register_File|register~2093_combout ;
wire \Register_File|register~2101_combout ;
wire \Register_File|register~835_q ;
wire \Register_File|register~963_q ;
wire \Register_File|register~579_q ;
wire \Register_File|register~707_q ;
wire \Register_File|register~2104_combout ;
wire \Register_File|register~2105_combout ;
wire \Register_File|register~771_q ;
wire \Register_File|register~643_q ;
wire \Register_File|register~515_q ;
wire \Register_File|register~2106_combout ;
wire \Register_File|register~899_q ;
wire \Register_File|register~2107_combout ;
wire \Register_File|register~2108_combout ;
wire \Register_File|register~995_q ;
wire \Register_File|register~739_q ;
wire \Register_File|register~867_q ;
wire \Register_File|register~611_q ;
wire \Register_File|register~2109_combout ;
wire \Register_File|register~2110_combout ;
wire \Register_File|register~547_q ;
wire \Register_File|register~803_q ;
wire \Register_File|register~2102_combout ;
wire \Register_File|register~931_q ;
wire \Register_File|register~675_q ;
wire \Register_File|register~2103_combout ;
wire \Register_File|register~2111_combout ;
wire \Register_File|output_data_A~20_combout ;
wire \ALU|Add0~20_combout ;
wire \Register_File|register~738_q ;
wire \Register_File|register~610_q ;
wire \Register_File|register~1081_combout ;
wire \Register_File|register~866_q ;
wire \Register_File|register~994_q ;
wire \Register_File|register~1082_combout ;
wire \Register_File|register~706_q ;
wire \Register_File|register~962_q ;
wire \Register_File|register~578_q ;
wire \Register_File|register~834_q ;
wire \Register_File|register~1074_combout ;
wire \Register_File|register~1075_combout ;
wire \Register_File|register~898_q ;
wire \Register_File|register~642_q ;
wire \Register_File|register~770_q ;
wire \Register_File|register~514_q ;
wire \Register_File|register~1078_combout ;
wire \Register_File|register~1079_combout ;
wire \Register_File|register~674_q ;
wire \Register_File|register~546_q ;
wire \Register_File|register~1076_combout ;
wire \Register_File|register~802_q ;
wire \Register_File|register~930_q ;
wire \Register_File|register~1077_combout ;
wire \Register_File|register~1080_combout ;
wire \Register_File|register~1083_combout ;
wire \Register_File|register~482_q ;
wire \Register_File|register~418_q ;
wire \Register_File|register~450_q ;
wire \Register_File|register~386_q ;
wire \Register_File|register~1071_combout ;
wire \Register_File|register~1072_combout ;
wire \Register_File|register~258_q ;
wire \Register_File|register~290_q ;
wire \Register_File|register~1064_combout ;
wire \Register_File|register~354_q ;
wire \Register_File|register~322_q ;
wire \Register_File|register~1065_combout ;
wire \Register_File|register~226_q ;
wire \Register_File|register~130_q ;
wire \Register_File|register~1066_combout ;
wire \Register_File|register~162_q ;
wire \Register_File|register~1067_combout ;
wire \Register_File|register~98_q ;
wire \Register_File|register~2_q ;
wire \Register_File|register~34_q ;
wire \Register_File|register~1068_combout ;
wire \Register_File|register~66_q ;
wire \Register_File|register~1069_combout ;
wire \Register_File|register~1070_combout ;
wire \Register_File|register~1073_combout ;
wire \Register_File|output_data_B~3_combout ;
wire \ALU|Add0~21_combout ;
wire \ALU|Add0~29 ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~33 ;
wire \ALU|Add0~35 ;
wire \ALU|Add0~37 ;
wire \ALU|Add0~39 ;
wire \ALU|Add0~41 ;
wire \ALU|Add0~42_combout ;
wire \Register_File|register~714_q ;
wire \Register_File|register~586_q ;
wire \Register_File|register~842_q ;
wire \Register_File|register~1234_combout ;
wire \Register_File|register~970_q ;
wire \Register_File|register~1235_combout ;
wire \Register_File|register~874_q ;
wire \Register_File|register~746_q ;
wire \Register_File|register~618_q ;
wire \Register_File|register~1241_combout ;
wire \Register_File|register~1002_q ;
wire \Register_File|register~1242_combout ;
wire \Register_File|register~906_q ;
wire \Register_File|register~522_q ;
wire \Register_File|register~778_q ;
wire \Register_File|register~1238_combout ;
wire \Register_File|register~650_q ;
wire \Register_File|register~1239_combout ;
wire \Register_File|register~938_q ;
wire \Register_File|register~810_q ;
wire \Register_File|register~682_q ;
wire \Register_File|register~554_q ;
wire \Register_File|register~1236_combout ;
wire \Register_File|register~1237_combout ;
wire \Register_File|register~1240_combout ;
wire \Register_File|register~1243_combout ;
wire \Register_File|register~426_q ;
wire \Register_File|register~490_q ;
wire \Register_File|register~458_q ;
wire \Register_File|register~394_q ;
wire \Register_File|register~1231_combout ;
wire \Register_File|register~1232_combout ;
wire \Register_File|register~362_q ;
wire \Register_File|register~298_q ;
wire \Register_File|register~266_q ;
wire \Register_File|register~1224_combout ;
wire \Register_File|register~1225_combout ;
wire \Register_File|register~138_q ;
wire \Register_File|register~202_q ;
wire \Register_File|register~1226_combout ;
wire \Register_File|register~170_q ;
wire \Register_File|register~234_q ;
wire \Register_File|register~1227_combout ;
wire \Register_File|register~42_q ;
wire \Register_File|register~10_q ;
wire \Register_File|register~1228_combout ;
wire \Register_File|register~74_q ;
wire \Register_File|register~106_q ;
wire \Register_File|register~1229_combout ;
wire \Register_File|register~1230_combout ;
wire \Register_File|register~1233_combout ;
wire \Register_File|output_data_B~11_combout ;
wire \ALU|Add0~131_combout ;
wire \ALU|Add0~13_combout ;
wire \ALU|Add0~45 ;
wire \ALU|Add0~46_combout ;
wire \ADDR_Decoding|Add0~1 ;
wire \ADDR_Decoding|Add0~4 ;
wire \ADDR_Decoding|Add0~7 ;
wire \ADDR_Decoding|Add0~10 ;
wire \ADDR_Decoding|Add0~13 ;
wire \ADDR_Decoding|Add0~16 ;
wire \ADDR_Decoding|Add0~19 ;
wire \ADDR_Decoding|Add0~21_combout ;
wire \Data_BUS_READ[27]~input_o ;
wire \Register_File|register~411_q ;
wire \Register_File|register~443_q ;
wire \Register_File|register~1571_combout ;
wire \Register_File|register~475_q ;
wire \Register_File|register~507_q ;
wire \Register_File|register~1572_combout ;
wire \Register_File|register~155_q ;
wire \Register_File|register~187_q ;
wire \Register_File|register~1564_combout ;
wire \Register_File|register~251_q ;
wire \Register_File|register~219_q ;
wire \Register_File|register~1565_combout ;
wire \Register_File|register~123_q ;
wire \Register_File|register~27_q ;
wire \Register_File|register~91_q ;
wire \Register_File|register~1568_combout ;
wire \Register_File|register~59_q ;
wire \Register_File|register~1569_combout ;
wire \Register_File|register~283_q ;
wire \Register_File|register~347_q ;
wire \Register_File|register~1566_combout ;
wire \Register_File|register~315_q ;
wire \Register_File|register~379_q ;
wire \Register_File|register~1567_combout ;
wire \Register_File|register~1570_combout ;
wire \Register_File|register~1573_combout ;
wire \Register_File|register~987_q ;
wire \Register_File|register~859_q ;
wire \Register_File|register~603_q ;
wire \Register_File|register~731_q ;
wire \Register_File|register~1576_combout ;
wire \Register_File|register~1577_combout ;
wire \Register_File|register~923_q ;
wire \Register_File|register~795_q ;
wire \Register_File|register~539_q ;
wire \Register_File|register~667_q ;
wire \Register_File|register~1578_combout ;
wire \Register_File|register~1579_combout ;
wire \Register_File|register~1580_combout ;
wire \Register_File|register~827_q ;
wire \Register_File|register~571_q ;
wire \Register_File|register~1574_combout ;
wire \Register_File|register~699_q ;
wire \Register_File|register~1575_combout ;
wire \Register_File|register~763_q ;
wire \Register_File|register~1019_q ;
wire \Register_File|register~635_q ;
wire \Register_File|register~891_q ;
wire \Register_File|register~1581_combout ;
wire \Register_File|register~1582_combout ;
wire \Register_File|register~1583_combout ;
wire \Register_File|output_data_B~28_combout ;
wire \MULTIPLICADOR|U2|Ad~1_combout ;
wire \MULTIPLICADOR|U0|acc_reg~42_combout ;
wire \ALU|Add0~8_combout ;
wire \Register_File|register~463_q ;
wire \Register_File|register~495_q ;
wire \Register_File|register~431_q ;
wire \Register_File|register~399_q ;
wire \Register_File|register~1859_combout ;
wire \Register_File|register~1860_combout ;
wire \Register_File|register~15_q ;
wire \Register_File|register~79_q ;
wire \Register_File|register~1856_combout ;
wire \Register_File|register~111_q ;
wire \Register_File|register~47_q ;
wire \Register_File|register~1857_combout ;
wire \Register_File|register~335_q ;
wire \Register_File|register~271_q ;
wire \Register_File|register~1854_combout ;
wire \Register_File|register~367_q ;
wire \Register_File|register~303_q ;
wire \Register_File|register~1855_combout ;
wire \Register_File|register~1858_combout ;
wire \Register_File|register~175_q ;
wire \Register_File|register~143_q ;
wire \Register_File|register~1852_combout ;
wire \Register_File|register~207_q ;
wire \Register_File|register~239_q ;
wire \Register_File|register~1853_combout ;
wire \Register_File|register~1861_combout ;
wire \Register_File|register~719_q ;
wire \Register_File|register~591_q ;
wire \Register_File|register~1864_combout ;
wire \Register_File|register~975_q ;
wire \Register_File|register~847_q ;
wire \Register_File|register~1865_combout ;
wire \Register_File|register~655_q ;
wire \Register_File|register~527_q ;
wire \Register_File|register~1866_combout ;
wire \Register_File|register~783_q ;
wire \Register_File|register~911_q ;
wire \Register_File|register~1867_combout ;
wire \Register_File|register~1868_combout ;
wire \Register_File|register~943_q ;
wire \Register_File|register~687_q ;
wire \Register_File|register~559_q ;
wire \Register_File|register~815_q ;
wire \Register_File|register~1862_combout ;
wire \Register_File|register~1863_combout ;
wire \Register_File|register~879_q ;
wire \Register_File|register~623_q ;
wire \Register_File|register~1869_combout ;
wire \Register_File|register~1007_q ;
wire \Register_File|register~1870_combout ;
wire \Register_File|register~1871_combout ;
wire \Register_File|output_data_A~8_combout ;
wire \Data_BUS_READ[14]~input_o ;
wire \ALU|Add0~12_combout ;
wire \Register_File|register~235_q ;
wire \Register_File|register~139_q ;
wire \Register_File|register~171_q ;
wire \Register_File|register~1932_combout ;
wire \Register_File|register~203_q ;
wire \Register_File|register~1933_combout ;
wire \Register_File|register~395_q ;
wire \Register_File|register~427_q ;
wire \Register_File|register~1939_combout ;
wire \Register_File|register~491_q ;
wire \Register_File|register~459_q ;
wire \Register_File|register~1940_combout ;
wire \Register_File|register~299_q ;
wire \Register_File|register~363_q ;
wire \Register_File|register~267_q ;
wire \Register_File|register~331_q ;
wire \Register_File|register~1934_combout ;
wire \Register_File|register~1935_combout ;
wire \Register_File|register~75_q ;
wire \Register_File|register~11_q ;
wire \Register_File|register~1936_combout ;
wire \Register_File|register~107_q ;
wire \Register_File|register~43_q ;
wire \Register_File|register~1937_combout ;
wire \Register_File|register~1938_combout ;
wire \Register_File|register~1941_combout ;
wire \Register_File|register~715_q ;
wire \Register_File|register~587_q ;
wire \Register_File|register~1944_combout ;
wire \Register_File|register~971_q ;
wire \Register_File|register~843_q ;
wire \Register_File|register~1945_combout ;
wire \Register_File|register~779_q ;
wire \Register_File|register~907_q ;
wire \Register_File|register~651_q ;
wire \Register_File|register~523_q ;
wire \Register_File|register~1946_combout ;
wire \Register_File|register~1947_combout ;
wire \Register_File|register~1948_combout ;
wire \Register_File|register~1003feeder_combout ;
wire \Register_File|register~1003_q ;
wire \Register_File|register~747_q ;
wire \Register_File|register~875_q ;
wire \Register_File|register~619_q ;
wire \Register_File|register~1949_combout ;
wire \Register_File|register~1950_combout ;
wire \Register_File|register~555_q ;
wire \Register_File|register~1942_combout ;
wire \Register_File|register~683_q ;
wire \Register_File|register~939_q ;
wire \Register_File|register~1943_combout ;
wire \Register_File|register~1951_combout ;
wire \Register_File|output_data_A~12_combout ;
wire \ALU|Add0~47 ;
wire \ALU|Add0~48_combout ;
wire \ALU|Add0~95_combout ;
wire \MULTIPLICADOR|U1|Soma[0]~1 ;
wire \MULTIPLICADOR|U1|Soma[1]~3 ;
wire \MULTIPLICADOR|U1|Soma[2]~5 ;
wire \MULTIPLICADOR|U1|Soma[3]~6_combout ;
wire \MULTIPLICADOR|U1|Soma[3]~7 ;
wire \MULTIPLICADOR|U1|Soma[4]~9 ;
wire \MULTIPLICADOR|U1|Soma[5]~11 ;
wire \MULTIPLICADOR|U1|Soma[6]~13 ;
wire \MULTIPLICADOR|U1|Soma[7]~15 ;
wire \MULTIPLICADOR|U1|Soma[8]~17 ;
wire \MULTIPLICADOR|U1|Soma[9]~19 ;
wire \MULTIPLICADOR|U1|Soma[10]~21 ;
wire \MULTIPLICADOR|U1|Soma[11]~22_combout ;
wire \MULTIPLICADOR|U0|acc_reg~34_combout ;
wire \MULTIPLICADOR|U1|Soma[10]~20_combout ;
wire \MULTIPLICADOR|U0|acc_reg~28_combout ;
wire \MULTIPLICADOR|U1|Soma[9]~18_combout ;
wire \MULTIPLICADOR|U0|acc_reg~29_combout ;
wire \MULTIPLICADOR|U1|Soma[8]~16_combout ;
wire \MULTIPLICADOR|U0|acc_reg~30_combout ;
wire \MULTIPLICADOR|U1|Soma[7]~14_combout ;
wire \MULTIPLICADOR|U0|acc_reg~31_combout ;
wire \MULTIPLICADOR|U1|Soma[6]~12_combout ;
wire \MULTIPLICADOR|U0|acc_reg~8_combout ;
wire \MULTIPLICADOR|U1|Soma[5]~10_combout ;
wire \MULTIPLICADOR|U0|acc_reg~9_combout ;
wire \MULTIPLICADOR|U1|Soma[4]~8_combout ;
wire \MULTIPLICADOR|U0|acc_reg~10_combout ;
wire \MULTIPLICADOR|U0|acc_reg~11_combout ;
wire \MULTIPLICADOR|U1|Soma[2]~4_combout ;
wire \MULTIPLICADOR|U0|acc_reg~12_combout ;
wire \MULTIPLICADOR|U1|Soma[1]~2_combout ;
wire \MULTIPLICADOR|U0|acc_reg~13_combout ;
wire \MULTIPLICADOR|U1|Soma[0]~0_combout ;
wire \MULTIPLICADOR|U0|acc_reg~14_combout ;
wire \MULTIPLICADOR|U0|acc_reg~15_combout ;
wire \MULTIPLICADOR|U0|acc_reg~16_combout ;
wire \Register_File|register~588_q ;
wire \Register_File|register~844_q ;
wire \Register_File|register~1922_combout ;
wire \Register_File|register~972_q ;
wire \Register_File|register~716_q ;
wire \Register_File|register~1923_combout ;
wire \Register_File|register~812_q ;
wire \Register_File|register~940_q ;
wire \Register_File|register~556_q ;
wire \Register_File|register~684_q ;
wire \Register_File|register~1924_combout ;
wire \Register_File|register~1925_combout ;
wire \Register_File|register~652_q ;
wire \Register_File|register~908_q ;
wire \Register_File|register~524_q ;
wire \Register_File|register~780_q ;
wire \Register_File|register~1926_combout ;
wire \Register_File|register~1927_combout ;
wire \Register_File|register~1928_combout ;
wire \Register_File|register~1004feeder_combout ;
wire \Register_File|register~1004_q ;
wire \Register_File|register~876_q ;
wire \Register_File|register~748_q ;
wire \Register_File|register~620_q ;
wire \Register_File|register~1929_combout ;
wire \Register_File|register~1930_combout ;
wire \Register_File|register~1931_combout ;
wire \Register_File|register~396_q ;
wire \Register_File|register~460_q ;
wire \Register_File|register~1919_combout ;
wire \Register_File|register~428_q ;
wire \Register_File|register~1920_combout ;
wire \Register_File|register~204_q ;
wire \Register_File|register~140_q ;
wire \Register_File|register~1914_combout ;
wire \Register_File|register~236_q ;
wire \Register_File|register~172_q ;
wire \Register_File|register~1915_combout ;
wire \Register_File|register~76_q ;
wire \Register_File|register~12_q ;
wire \Register_File|register~44_q ;
wire \Register_File|register~1916_combout ;
wire \Register_File|register~108_q ;
wire \Register_File|register~1917_combout ;
wire \Register_File|register~1918_combout ;
wire \Register_File|register~268_q ;
wire \Register_File|register~300_q ;
wire \Register_File|register~1912_combout ;
wire \Register_File|register~332_q ;
wire \Register_File|register~364_q ;
wire \Register_File|register~1913_combout ;
wire \Register_File|register~1921_combout ;
wire \Register_File|output_data_A~11_combout ;
wire \ALU|Add0~11_combout ;
wire \ALU|Add0~49 ;
wire \ALU|Add0~50_combout ;
wire \ALU|Add0~93_combout ;
wire \Data_BUS_READ[12]~input_o ;
wire \Register_File|register~1005_q ;
wire \Register_File|register~621_q ;
wire \Register_File|register~877_q ;
wire \Register_File|register~1301_combout ;
wire \Register_File|register~749_q ;
wire \Register_File|register~1302_combout ;
wire \Register_File|register~813_q ;
wire \Register_File|register~557_q ;
wire \Register_File|register~1294_combout ;
wire \Register_File|register~941_q ;
wire \Register_File|register~685_q ;
wire \Register_File|register~1295_combout ;
wire \Register_File|register~653_q ;
wire \Register_File|register~525_q ;
wire \Register_File|register~1298_combout ;
wire \Register_File|register~781_q ;
wire \Register_File|register~909_q ;
wire \Register_File|register~1299_combout ;
wire \Register_File|register~973_q ;
wire \Register_File|register~589_q ;
wire \Register_File|register~1296_combout ;
wire \Register_File|register~845_q ;
wire \Register_File|register~1297_combout ;
wire \Register_File|register~1300_combout ;
wire \Register_File|register~1303_combout ;
wire \Register_File|register~365_q ;
wire \Register_File|register~269_q ;
wire \Register_File|register~333_q ;
wire \Register_File|register~1286_combout ;
wire \Register_File|register~301_q ;
wire \Register_File|register~1287_combout ;
wire \Register_File|register~109_q ;
wire \Register_File|register~45_q ;
wire \Register_File|register~13_q ;
wire \Register_File|register~77_q ;
wire \Register_File|register~1288_combout ;
wire \Register_File|register~1289_combout ;
wire \Register_File|register~1290_combout ;
wire \Register_File|register~205_q ;
wire \Register_File|register~141_q ;
wire \Register_File|register~173_q ;
wire \Register_File|register~1284_combout ;
wire \Register_File|register~237_q ;
wire \Register_File|register~1285_combout ;
wire \Register_File|register~397_q ;
wire \Register_File|register~429_q ;
wire \Register_File|register~1291_combout ;
wire \Register_File|register~461_q ;
wire \Register_File|register~493_q ;
wire \Register_File|register~1292_combout ;
wire \Register_File|register~1293_combout ;
wire \Register_File|output_data_B~14_combout ;
wire \Register_File|register~622_q ;
wire \Register_File|register~750_q ;
wire \Register_File|register~1321_combout ;
wire \Register_File|register~1006_q ;
wire \Register_File|register~878_q ;
wire \Register_File|register~1322_combout ;
wire \Register_File|register~910_q ;
wire \Register_File|register~654_q ;
wire \Register_File|register~526_q ;
wire \Register_File|register~782_q ;
wire \Register_File|register~1318_combout ;
wire \Register_File|register~1319_combout ;
wire \Register_File|register~942_q ;
wire \Register_File|register~558_q ;
wire \Register_File|register~686_q ;
wire \Register_File|register~1316_combout ;
wire \Register_File|register~1317_combout ;
wire \Register_File|register~1320_combout ;
wire \Register_File|register~590_q ;
wire \Register_File|register~846_q ;
wire \Register_File|register~1314_combout ;
wire \Register_File|register~974_q ;
wire \Register_File|register~718_q ;
wire \Register_File|register~1315_combout ;
wire \Register_File|register~1323_combout ;
wire \Register_File|register~494_q ;
wire \Register_File|register~462_q ;
wire \Register_File|register~398_q ;
wire \Register_File|register~1311_combout ;
wire \Register_File|register~430_q ;
wire \Register_File|register~1312_combout ;
wire \Register_File|register~110_q ;
wire \Register_File|register~78_q ;
wire \Register_File|register~14_q ;
wire \Register_File|register~46_q ;
wire \Register_File|register~1308_combout ;
wire \Register_File|register~1309_combout ;
wire \Register_File|register~142_q ;
wire \Register_File|register~206_q ;
wire \Register_File|register~1306_combout ;
wire \Register_File|register~174_q ;
wire \Register_File|register~238_q ;
wire \Register_File|register~1307_combout ;
wire \Register_File|register~1310_combout ;
wire \Register_File|register~334_q ;
wire \Register_File|register~366_q ;
wire \Register_File|register~270_q ;
wire \Register_File|register~302_q ;
wire \Register_File|register~1304_combout ;
wire \Register_File|register~1305_combout ;
wire \Register_File|register~1313_combout ;
wire \Register_File|output_data_B~15_combout ;
wire \Register_File|register~368_q ;
wire \Register_File|register~336_q ;
wire \Register_File|register~272_q ;
wire \Register_File|register~304_q ;
wire \Register_File|register~1832_combout ;
wire \Register_File|register~1833_combout ;
wire \Register_File|register~208_q ;
wire \Register_File|register~144_q ;
wire \Register_File|register~1834_combout ;
wire \Register_File|register~176_q ;
wire \Register_File|register~1835_combout ;
wire \Register_File|register~80_q ;
wire \Register_File|register~112_q ;
wire \Register_File|register~16_q ;
wire \Register_File|register~48_q ;
wire \Register_File|register~1836_combout ;
wire \Register_File|register~1837_combout ;
wire \Register_File|register~1838_combout ;
wire \Register_File|register~400_q ;
wire \Register_File|register~464_q ;
wire \Register_File|register~1839_combout ;
wire \Register_File|register~496_q ;
wire \Register_File|register~432_q ;
wire \Register_File|register~1840_combout ;
wire \Register_File|register~1841_combout ;
wire \Register_File|register~848_q ;
wire \Register_File|register~592_q ;
wire \Register_File|register~1842_combout ;
wire \Register_File|register~720_q ;
wire \Register_File|register~976_q ;
wire \Register_File|register~1843_combout ;
wire \Register_File|register~752_q ;
wire \Register_File|register~624_q ;
wire \Register_File|register~1849_combout ;
wire \Register_File|register~880_q ;
wire \Register_File|register~1008_q ;
wire \Register_File|register~1850_combout ;
wire \Register_File|register~816_q ;
wire \Register_File|register~944_q ;
wire \Register_File|register~688_q ;
wire \Register_File|register~560_q ;
wire \Register_File|register~1844_combout ;
wire \Register_File|register~1845_combout ;
wire \Register_File|register~784_q ;
wire \Register_File|register~528_q ;
wire \Register_File|register~1846_combout ;
wire \Register_File|register~656_q ;
wire \Register_File|register~912_q ;
wire \Register_File|register~1847_combout ;
wire \Register_File|register~1848_combout ;
wire \Register_File|register~1851_combout ;
wire \Register_File|output_data_A~7_combout ;
wire \ALU|Add0~83_combout ;
wire \ALU|Add0~7_combout ;
wire \ALU|Add0~57 ;
wire \ALU|Add0~58_combout ;
wire \Data_BUS_READ[16]~input_o ;
wire \Register_File|register~240_q ;
wire \Register_File|register~1346_combout ;
wire \Register_File|register~1347_combout ;
wire \Register_File|register~1348_combout ;
wire \Register_File|register~1349_combout ;
wire \Register_File|register~1350_combout ;
wire \Register_File|register~1351_combout ;
wire \Register_File|register~1352_combout ;
wire \Register_File|register~1344_combout ;
wire \Register_File|register~1345_combout ;
wire \Register_File|register~1353_combout ;
wire \Register_File|register~1354_combout ;
wire \Register_File|register~1355_combout ;
wire \Register_File|register~1356_combout ;
wire \Register_File|register~1357_combout ;
wire \Register_File|register~1358_combout ;
wire \Register_File|register~1359_combout ;
wire \Register_File|register~1360_combout ;
wire \Register_File|register~1361_combout ;
wire \Register_File|register~1362_combout ;
wire \Register_File|register~1363_combout ;
wire \Register_File|output_data_B~17_combout ;
wire \Register_File|register~492_q ;
wire \Register_File|register~1271_combout ;
wire \Register_File|register~1272_combout ;
wire \Register_File|register~1264_combout ;
wire \Register_File|register~1265_combout ;
wire \Register_File|register~1268_combout ;
wire \Register_File|register~1269_combout ;
wire \Register_File|register~1266_combout ;
wire \Register_File|register~1267_combout ;
wire \Register_File|register~1270_combout ;
wire \Register_File|register~1273_combout ;
wire \Register_File|register~1274_combout ;
wire \Register_File|register~1275_combout ;
wire \Register_File|register~1281_combout ;
wire \Register_File|register~1282_combout ;
wire \Register_File|register~1278_combout ;
wire \Register_File|register~1279_combout ;
wire \Register_File|register~1276_combout ;
wire \Register_File|register~1277_combout ;
wire \Register_File|register~1280_combout ;
wire \Register_File|register~1283_combout ;
wire \Register_File|output_data_B~13_combout ;
wire \Data_BUS_READ[13]~input_o ;
wire \Register_File|register~717_q ;
wire \Register_File|register~1904_combout ;
wire \Register_File|register~1905_combout ;
wire \Register_File|register~1906_combout ;
wire \Register_File|register~1907_combout ;
wire \Register_File|register~1908_combout ;
wire \Register_File|register~1902_combout ;
wire \Register_File|register~1903_combout ;
wire \Register_File|register~1909_combout ;
wire \Register_File|register~1910_combout ;
wire \Register_File|register~1911_combout ;
wire \Register_File|register~1892_combout ;
wire \Register_File|register~1893_combout ;
wire \Register_File|register~1899_combout ;
wire \Register_File|register~1900_combout ;
wire \Register_File|register~1894_combout ;
wire \Register_File|register~1895_combout ;
wire \Register_File|register~1896_combout ;
wire \Register_File|register~1897_combout ;
wire \Register_File|register~1898_combout ;
wire \Register_File|register~1901_combout ;
wire \Register_File|output_data_A~10_combout ;
wire \MULTIPLICADOR|U0|acc_reg~17_combout ;
wire \MULTIPLICADOR|U0|acc_reg~19_combout ;
wire \MULTIPLICADOR|U0|acc_reg~20_combout ;
wire \Data_BUS_READ[11]~input_o ;
wire \Register_File|register~811_q ;
wire \Register_File|register~1254_combout ;
wire \Register_File|register~1255_combout ;
wire \Register_File|register~1258_combout ;
wire \Register_File|register~1259_combout ;
wire \Register_File|register~1256_combout ;
wire \Register_File|register~1257_combout ;
wire \Register_File|register~1260_combout ;
wire \Register_File|register~1261_combout ;
wire \Register_File|register~1262_combout ;
wire \Register_File|register~1263_combout ;
wire \Register_File|register~1251_combout ;
wire \Register_File|register~1252_combout ;
wire \Register_File|register~1244_combout ;
wire \Register_File|register~1245_combout ;
wire \Register_File|register~1246_combout ;
wire \Register_File|register~1247_combout ;
wire \Register_File|register~1248_combout ;
wire \Register_File|register~1249_combout ;
wire \Register_File|register~1250_combout ;
wire \Register_File|register~1253_combout ;
wire \Register_File|output_data_B~12_combout ;
wire \ALU|Add0~9_combout ;
wire \ALU|Add0~10_combout ;
wire \ALU|Add0~51 ;
wire \ALU|Add0~53 ;
wire \ALU|Add0~54_combout ;
wire \ALU|Add0~87_combout ;
wire \Register_File|register~814_q ;
wire \Register_File|register~1884_combout ;
wire \Register_File|register~1885_combout ;
wire \Register_File|register~1886_combout ;
wire \Register_File|register~1887_combout ;
wire \Register_File|register~1888_combout ;
wire \Register_File|register~1882_combout ;
wire \Register_File|register~1883_combout ;
wire \Register_File|register~1889_combout ;
wire \Register_File|register~1890_combout ;
wire \Register_File|register~1891_combout ;
wire \Register_File|register~1872_combout ;
wire \Register_File|register~1873_combout ;
wire \Register_File|register~1874_combout ;
wire \Register_File|register~1875_combout ;
wire \Register_File|register~1876_combout ;
wire \Register_File|register~1877_combout ;
wire \Register_File|register~1878_combout ;
wire \Register_File|register~1879_combout ;
wire \Register_File|register~1880_combout ;
wire \Register_File|register~1881_combout ;
wire \Register_File|output_data_A~9_combout ;
wire \ALU|Add0~55 ;
wire \ALU|Add0~56_combout ;
wire \ALU|Add0~85_combout ;
wire \Data_BUS_READ[15]~input_o ;
wire \Register_File|register~751_q ;
wire \Register_File|register~1341_combout ;
wire \Register_File|register~1342_combout ;
wire \Register_File|register~1334_combout ;
wire \Register_File|register~1335_combout ;
wire \Register_File|register~1338_combout ;
wire \Register_File|register~1339_combout ;
wire \Register_File|register~1336_combout ;
wire \Register_File|register~1337_combout ;
wire \Register_File|register~1340_combout ;
wire \Register_File|register~1343_combout ;
wire \Register_File|register~1331_combout ;
wire \Register_File|register~1332_combout ;
wire \Register_File|register~1324_combout ;
wire \Register_File|register~1325_combout ;
wire \Register_File|register~1328_combout ;
wire \Register_File|register~1329_combout ;
wire \Register_File|register~1326_combout ;
wire \Register_File|register~1327_combout ;
wire \Register_File|register~1330_combout ;
wire \Register_File|register~1333_combout ;
wire \Register_File|output_data_B~16_combout ;
wire \MULTIPLICADOR|U1|Soma[11]~23 ;
wire \MULTIPLICADOR|U1|Soma[12]~25 ;
wire \MULTIPLICADOR|U1|Soma[13]~27 ;
wire \MULTIPLICADOR|U1|Soma[14]~29 ;
wire \MULTIPLICADOR|U1|Soma[15]~31 ;
wire \MULTIPLICADOR|U1|Soma[16]~32_combout ;
wire \MULTIPLICADOR|U0|acc_reg~41_combout ;
wire \MULTIPLICADOR|U1|Soma[15]~30_combout ;
wire \MULTIPLICADOR|U0|acc_reg~35_combout ;
wire \MULTIPLICADOR|U1|Soma[14]~28_combout ;
wire \MULTIPLICADOR|U0|acc_reg~36_combout ;
wire \MULTIPLICADOR|U1|Soma[13]~26_combout ;
wire \MULTIPLICADOR|U0|acc_reg~37_combout ;
wire \MULTIPLICADOR|U1|Soma[12]~24_combout ;
wire \MULTIPLICADOR|U0|acc_reg~38_combout ;
wire \ALU|Add0~144_combout ;
wire \Register_File|register~988_q ;
wire \Register_File|register~732_q ;
wire \Register_File|register~604_q ;
wire \Register_File|register~860_q ;
wire \Register_File|register~2342_combout ;
wire \Register_File|register~2343_combout ;
wire \Register_File|register~764_q ;
wire \Register_File|register~636_q ;
wire \Register_File|register~2349_combout ;
wire \Register_File|register~1020_q ;
wire \Register_File|register~892_q ;
wire \Register_File|register~2350_combout ;
wire \Register_File|register~828_q ;
wire \Register_File|register~956_q ;
wire \Register_File|register~572_q ;
wire \Register_File|register~700_q ;
wire \Register_File|register~2344_combout ;
wire \Register_File|register~2345_combout ;
wire \Register_File|register~668_q ;
wire \Register_File|register~924_q ;
wire \Register_File|register~796_q ;
wire \Register_File|register~540_q ;
wire \Register_File|register~2346_combout ;
wire \Register_File|register~2347_combout ;
wire \Register_File|register~2348_combout ;
wire \Register_File|register~2351_combout ;
wire \Register_File|register~412_q ;
wire \Register_File|register~476_q ;
wire \Register_File|register~2339_combout ;
wire \Register_File|register~508_q ;
wire \Register_File|register~444_q ;
wire \Register_File|register~2340_combout ;
wire \Register_File|register~220_q ;
wire \Register_File|register~156_q ;
wire \Register_File|register~2334_combout ;
wire \Register_File|register~252_q ;
wire \Register_File|register~188_q ;
wire \Register_File|register~2335_combout ;
wire \Register_File|register~92_q ;
wire \Register_File|register~124_q ;
wire \Register_File|register~28_q ;
wire \Register_File|register~60_q ;
wire \Register_File|register~2336_combout ;
wire \Register_File|register~2337_combout ;
wire \Register_File|register~2338_combout ;
wire \Register_File|register~284_q ;
wire \Register_File|register~316_q ;
wire \Register_File|register~2332_combout ;
wire \Register_File|register~380_q ;
wire \Register_File|register~2333_combout ;
wire \Register_File|register~2341_combout ;
wire \Register_File|output_data_A~32_combout ;
wire \ALU|Add0~136_combout ;
wire \Register_File|register~826_q ;
wire \Register_File|register~954_q ;
wire \Register_File|register~698_q ;
wire \Register_File|register~570_q ;
wire \Register_File|register~2184_combout ;
wire \Register_File|register~2185_combout ;
wire \Register_File|register~538_q ;
wire \Register_File|register~794_q ;
wire \Register_File|register~2186_combout ;
wire \Register_File|register~922_q ;
wire \Register_File|register~666_q ;
wire \Register_File|register~2187_combout ;
wire \Register_File|register~2188_combout ;
wire \Register_File|register~1018feeder_combout ;
wire \Register_File|register~1018_q ;
wire \Register_File|register~762_q ;
wire \Register_File|register~634_q ;
wire \Register_File|register~2189_combout ;
wire \Register_File|register~890_q ;
wire \Register_File|register~2190_combout ;
wire \Register_File|register~602_q ;
wire \Register_File|register~858_q ;
wire \Register_File|register~2182_combout ;
wire \Register_File|register~730_q ;
wire \Register_File|register~986_q ;
wire \Register_File|register~2183_combout ;
wire \Register_File|register~2191_combout ;
wire \Register_File|register~282_q ;
wire \Register_File|register~314_q ;
wire \Register_File|register~2172_combout ;
wire \Register_File|register~378_q ;
wire \Register_File|register~346_q ;
wire \Register_File|register~2173_combout ;
wire \Register_File|register~442_q ;
wire \Register_File|register~506_q ;
wire \Register_File|register~410_q ;
wire \Register_File|register~474_q ;
wire \Register_File|register~2179_combout ;
wire \Register_File|register~2180_combout ;
wire \Register_File|register~90_q ;
wire \Register_File|register~122_q ;
wire \Register_File|register~26_q ;
wire \Register_File|register~58_q ;
wire \Register_File|register~2176_combout ;
wire \Register_File|register~2177_combout ;
wire \Register_File|register~186_q ;
wire \Register_File|register~250_q ;
wire \Register_File|register~218_q ;
wire \Register_File|register~2174_combout ;
wire \Register_File|register~2175_combout ;
wire \Register_File|register~2178_combout ;
wire \Register_File|register~2181_combout ;
wire \Register_File|output_data_A~24_combout ;
wire \Register_File|register~281_q ;
wire \Register_File|register~345_q ;
wire \Register_File|register~1526_combout ;
wire \Register_File|register~313_q ;
wire \Register_File|register~377_q ;
wire \Register_File|register~1527_combout ;
wire \Register_File|register~121_q ;
wire \Register_File|register~57_q ;
wire \Register_File|register~25_q ;
wire \Register_File|register~89_q ;
wire \Register_File|register~1528_combout ;
wire \Register_File|register~1529_combout ;
wire \Register_File|register~1530_combout ;
wire \Register_File|register~505_q ;
wire \Register_File|register~441_q ;
wire \Register_File|register~409_q ;
wire \Register_File|register~1531_combout ;
wire \Register_File|register~1532_combout ;
wire \Register_File|register~217_q ;
wire \Register_File|register~249_q ;
wire \Register_File|register~153_q ;
wire \Register_File|register~185_q ;
wire \Register_File|register~1524_combout ;
wire \Register_File|register~1525_combout ;
wire \Register_File|register~1533_combout ;
wire \Register_File|register~601_q ;
wire \Register_File|register~729_q ;
wire \Register_File|register~1536_combout ;
wire \Register_File|register~857_q ;
wire \Register_File|register~985_q ;
wire \Register_File|register~1537_combout ;
wire \Register_File|register~921_q ;
wire \Register_File|register~793_q ;
wire \Register_File|register~537_q ;
wire \Register_File|register~665_q ;
wire \Register_File|register~1538_combout ;
wire \Register_File|register~1539_combout ;
wire \Register_File|register~1540_combout ;
wire \Register_File|register~761_q ;
wire \Register_File|register~1017_q ;
wire \Register_File|register~633_q ;
wire \Register_File|register~889_q ;
wire \Register_File|register~1541_combout ;
wire \Register_File|register~1542_combout ;
wire \Register_File|register~825_q ;
wire \Register_File|register~569_q ;
wire \Register_File|register~1534_combout ;
wire \Register_File|register~953_q ;
wire \Register_File|register~697_q ;
wire \Register_File|register~1535_combout ;
wire \Register_File|register~1543_combout ;
wire \Register_File|output_data_B~26_combout ;
wire \ALU|Add0~113_combout ;
wire \Register_File|register~1010_q ;
wire \Register_File|register~882_q ;
wire \Register_File|register~754_q ;
wire \Register_File|register~626_q ;
wire \Register_File|register~1809_combout ;
wire \Register_File|register~1810_combout ;
wire \Register_File|register~818_q ;
wire \Register_File|register~946_q ;
wire \Register_File|register~690_q ;
wire \Register_File|register~562_q ;
wire \Register_File|register~1804_combout ;
wire \Register_File|register~1805_combout ;
wire \Register_File|register~786_q ;
wire \Register_File|register~530_q ;
wire \Register_File|register~1806_combout ;
wire \Register_File|register~914_q ;
wire \Register_File|register~658_q ;
wire \Register_File|register~1807_combout ;
wire \Register_File|register~1808_combout ;
wire \Register_File|register~978_q ;
wire \Register_File|register~594_q ;
wire \Register_File|register~850_q ;
wire \Register_File|register~1802_combout ;
wire \Register_File|register~722_q ;
wire \Register_File|register~1803_combout ;
wire \Register_File|register~1811_combout ;
wire \Register_File|register~402_q ;
wire \Register_File|register~466_q ;
wire \Register_File|register~1799_combout ;
wire \Register_File|register~434_q ;
wire \Register_File|register~1800_combout ;
wire \Register_File|register~82_q ;
wire \Register_File|register~114_q ;
wire \Register_File|register~18_q ;
wire \Register_File|register~50_q ;
wire \Register_File|register~1796_combout ;
wire \Register_File|register~1797_combout ;
wire \Register_File|register~146_q ;
wire \Register_File|register~210_q ;
wire \Register_File|register~1794_combout ;
wire \Register_File|register~242_q ;
wire \Register_File|register~178_q ;
wire \Register_File|register~1795_combout ;
wire \Register_File|register~1798_combout ;
wire \Register_File|register~274_q ;
wire \Register_File|register~306_q ;
wire \Register_File|register~1792_combout ;
wire \Register_File|register~338_q ;
wire \Register_File|register~370_q ;
wire \Register_File|register~1793_combout ;
wire \Register_File|register~1801_combout ;
wire \Register_File|output_data_A~5_combout ;
wire \ALU|Add0~79_combout ;
wire \ALU|Add0~5_combout ;
wire \Register_File|register~1009feeder_combout ;
wire \Register_File|register~1009_q ;
wire \Register_File|register~753_q ;
wire \Register_File|register~881_q ;
wire \Register_File|register~625_q ;
wire \Register_File|register~1829_combout ;
wire \Register_File|register~1830_combout ;
wire \Register_File|register~785_q ;
wire \Register_File|register~913_q ;
wire \Register_File|register~657_q ;
wire \Register_File|register~529_q ;
wire \Register_File|register~1826_combout ;
wire \Register_File|register~1827_combout ;
wire \Register_File|register~593_q ;
wire \Register_File|register~1824_combout ;
wire \Register_File|register~849_q ;
wire \Register_File|register~977_q ;
wire \Register_File|register~1825_combout ;
wire \Register_File|register~1828_combout ;
wire \Register_File|register~945_q ;
wire \Register_File|register~561_q ;
wire \Register_File|register~817_q ;
wire \Register_File|register~1822_combout ;
wire \Register_File|register~689_q ;
wire \Register_File|register~1823_combout ;
wire \Register_File|register~1831_combout ;
wire \Register_File|register~81_q ;
wire \Register_File|register~17_q ;
wire \Register_File|register~1816_combout ;
wire \Register_File|register~49_q ;
wire \Register_File|register~113_q ;
wire \Register_File|register~1817_combout ;
wire \Register_File|register~337_q ;
wire \Register_File|register~273_q ;
wire \Register_File|register~1814_combout ;
wire \Register_File|register~369_q ;
wire \Register_File|register~305_q ;
wire \Register_File|register~1815_combout ;
wire \Register_File|register~1818_combout ;
wire \Register_File|register~465_q ;
wire \Register_File|register~497_q ;
wire \Register_File|register~433_q ;
wire \Register_File|register~401_q ;
wire \Register_File|register~1819_combout ;
wire \Register_File|register~1820_combout ;
wire \Register_File|register~177_q ;
wire \Register_File|register~145_q ;
wire \Register_File|register~1812_combout ;
wire \Register_File|register~241_q ;
wire \Register_File|register~209_q ;
wire \Register_File|register~1813_combout ;
wire \Register_File|register~1821_combout ;
wire \Register_File|output_data_A~6_combout ;
wire \ALU|Add0~59 ;
wire \ALU|Add0~61 ;
wire \ALU|Add0~62_combout ;
wire \Data_BUS_READ[18]~input_o ;
wire \Data_BUS_READ[19]~input_o ;
wire \Register_File|register~404_q ;
wire \Register_File|register~1759_combout ;
wire \Register_File|register~436_q ;
wire \Register_File|register~500_q ;
wire \Register_File|register~1760_combout ;
wire \Register_File|register~308_q ;
wire \Register_File|register~276_q ;
wire \Register_File|register~1752_combout ;
wire \Register_File|register~340_q ;
wire \Register_File|register~372_q ;
wire \Register_File|register~1753_combout ;
wire \Register_File|register~84_q ;
wire \Register_File|register~116_q ;
wire \Register_File|register~20_q ;
wire \Register_File|register~52_q ;
wire \Register_File|register~1756_combout ;
wire \Register_File|register~1757_combout ;
wire \Register_File|register~148_q ;
wire \Register_File|register~212_q ;
wire \Register_File|register~1754_combout ;
wire \Register_File|register~180_q ;
wire \Register_File|register~244_q ;
wire \Register_File|register~1755_combout ;
wire \Register_File|register~1758_combout ;
wire \Register_File|register~1761_combout ;
wire \Register_File|register~788_q ;
wire \Register_File|register~532_q ;
wire \Register_File|register~1766_combout ;
wire \Register_File|register~916_q ;
wire \Register_File|register~660_q ;
wire \Register_File|register~1767_combout ;
wire \Register_File|register~692_q ;
wire \Register_File|register~564_q ;
wire \Register_File|register~1764_combout ;
wire \Register_File|register~948_q ;
wire \Register_File|register~820_q ;
wire \Register_File|register~1765_combout ;
wire \Register_File|register~1768_combout ;
wire \Register_File|register~852_q ;
wire \Register_File|register~596_q ;
wire \Register_File|register~1762_combout ;
wire \Register_File|register~980_q ;
wire \Register_File|register~724_q ;
wire \Register_File|register~1763_combout ;
wire \Register_File|register~756_q ;
wire \Register_File|register~628_q ;
wire \Register_File|register~1769_combout ;
wire \Register_File|register~884_q ;
wire \Register_File|register~1012_q ;
wire \Register_File|register~1770_combout ;
wire \Register_File|register~1771_combout ;
wire \Register_File|output_data_A~3_combout ;
wire \ALU|Add0~3_combout ;
wire \ALU|Add0~4_combout ;
wire \Register_File|register~595_q ;
wire \Register_File|register~723_q ;
wire \Register_File|register~1784_combout ;
wire \Register_File|register~851_q ;
wire \Register_File|register~979_q ;
wire \Register_File|register~1785_combout ;
wire \Register_File|register~787_q ;
wire \Register_File|register~915_q ;
wire \Register_File|register~659_q ;
wire \Register_File|register~531_q ;
wire \Register_File|register~1786_combout ;
wire \Register_File|register~1787_combout ;
wire \Register_File|register~1788_combout ;
wire \Register_File|register~627_q ;
wire \Register_File|register~1789_combout ;
wire \Register_File|register~755_q ;
wire \Register_File|register~1011feeder_combout ;
wire \Register_File|register~1011_q ;
wire \Register_File|register~1790_combout ;
wire \Register_File|register~563_q ;
wire \Register_File|register~819_q ;
wire \Register_File|register~1782_combout ;
wire \Register_File|register~691_q ;
wire \Register_File|register~947_q ;
wire \Register_File|register~1783_combout ;
wire \Register_File|register~1791_combout ;
wire \Register_File|register~307_q ;
wire \Register_File|register~371_q ;
wire \Register_File|register~275_q ;
wire \Register_File|register~339_q ;
wire \Register_File|register~1774_combout ;
wire \Register_File|register~1775_combout ;
wire \Register_File|register~83_q ;
wire \Register_File|register~19_q ;
wire \Register_File|register~1776_combout ;
wire \Register_File|register~115_q ;
wire \Register_File|register~51_q ;
wire \Register_File|register~1777_combout ;
wire \Register_File|register~1778_combout ;
wire \Register_File|register~147_q ;
wire \Register_File|register~179_q ;
wire \Register_File|register~1772_combout ;
wire \Register_File|register~211_q ;
wire \Register_File|register~243_q ;
wire \Register_File|register~1773_combout ;
wire \Register_File|register~467_q ;
wire \Register_File|register~435_q ;
wire \Register_File|register~403_q ;
wire \Register_File|register~1779_combout ;
wire \Register_File|register~499_q ;
wire \Register_File|register~1780_combout ;
wire \Register_File|register~1781_combout ;
wire \Register_File|output_data_A~4_combout ;
wire \ALU|Add0~63 ;
wire \ALU|Add0~65 ;
wire \ALU|Add0~66_combout ;
wire \ALU|Add0~75_combout ;
wire \D|output_data[20]~feeder_combout ;
wire \Data_BUS_READ[20]~input_o ;
wire \ALU|Add0~2_combout ;
wire \Register_File|register~437_q ;
wire \Register_File|register~405_q ;
wire \Register_File|register~1739_combout ;
wire \Register_File|register~501_q ;
wire \Register_File|register~469_q ;
wire \Register_File|register~1740_combout ;
wire \Register_File|register~21_q ;
wire \Register_File|register~85_q ;
wire \Register_File|register~1736_combout ;
wire \Register_File|register~117_q ;
wire \Register_File|register~53_q ;
wire \Register_File|register~1737_combout ;
wire \Register_File|register~277_q ;
wire \Register_File|register~341_q ;
wire \Register_File|register~1734_combout ;
wire \Register_File|register~373_q ;
wire \Register_File|register~309_q ;
wire \Register_File|register~1735_combout ;
wire \Register_File|register~1738_combout ;
wire \Register_File|register~245_q ;
wire \Register_File|register~181_q ;
wire \Register_File|register~149_q ;
wire \Register_File|register~1732_combout ;
wire \Register_File|register~213_q ;
wire \Register_File|register~1733_combout ;
wire \Register_File|register~1741_combout ;
wire \Register_File|register~949_q ;
wire \Register_File|register~821_q ;
wire \Register_File|register~565_q ;
wire \Register_File|register~1742_combout ;
wire \Register_File|register~1743_combout ;
wire \Register_File|register~725_q ;
wire \Register_File|register~597_q ;
wire \Register_File|register~1744_combout ;
wire \Register_File|register~981_q ;
wire \Register_File|register~853_q ;
wire \Register_File|register~1745_combout ;
wire \Register_File|register~661_q ;
wire \Register_File|register~533_q ;
wire \Register_File|register~1746_combout ;
wire \Register_File|register~917_q ;
wire \Register_File|register~789_q ;
wire \Register_File|register~1747_combout ;
wire \Register_File|register~1748_combout ;
wire \Register_File|register~1013_q ;
wire \Register_File|register~757_q ;
wire \Register_File|register~629_q ;
wire \Register_File|register~885_q ;
wire \Register_File|register~1749_combout ;
wire \Register_File|register~1750_combout ;
wire \Register_File|register~1751_combout ;
wire \Register_File|output_data_A~2_combout ;
wire \ALU|Add0~67 ;
wire \ALU|Add0~68_combout ;
wire \ALU|Add0~73_combout ;
wire \Register_File|register~54_q ;
wire \Register_File|register~22_q ;
wire \Register_File|register~1716_combout ;
wire \Register_File|register~118_q ;
wire \Register_File|register~86_q ;
wire \Register_File|register~1717_combout ;
wire \Register_File|register~150_q ;
wire \Register_File|register~214_q ;
wire \Register_File|register~1714_combout ;
wire \Register_File|register~182_q ;
wire \Register_File|register~246_q ;
wire \Register_File|register~1715_combout ;
wire \Register_File|register~1718_combout ;
wire \Register_File|register~438_q ;
wire \Register_File|register~502_q ;
wire \Register_File|register~406_q ;
wire \Register_File|register~1719_combout ;
wire \Register_File|register~1720_combout ;
wire \Register_File|register~278_q ;
wire \Register_File|register~310_q ;
wire \Register_File|register~1712_combout ;
wire \Register_File|register~342_q ;
wire \Register_File|register~374_q ;
wire \Register_File|register~1713_combout ;
wire \Register_File|register~1721_combout ;
wire \Register_File|register~854_q ;
wire \Register_File|register~598_q ;
wire \Register_File|register~1722_combout ;
wire \Register_File|register~726_q ;
wire \Register_File|register~982_q ;
wire \Register_File|register~1723_combout ;
wire \Register_File|register~1014_q ;
wire \Register_File|register~758_q ;
wire \Register_File|register~630_q ;
wire \Register_File|register~1729_combout ;
wire \Register_File|register~886_q ;
wire \Register_File|register~1730_combout ;
wire \Register_File|register~790_q ;
wire \Register_File|register~534_q ;
wire \Register_File|register~1726_combout ;
wire \Register_File|register~662_q ;
wire \Register_File|register~918_q ;
wire \Register_File|register~1727_combout ;
wire \Register_File|register~694_q ;
wire \Register_File|register~566_q ;
wire \Register_File|register~1724_combout ;
wire \Register_File|register~950_q ;
wire \Register_File|register~822_q ;
wire \Register_File|register~1725_combout ;
wire \Register_File|register~1728_combout ;
wire \Register_File|register~1731_combout ;
wire \Register_File|output_data_A~1_combout ;
wire \ALU|Add0~1_combout ;
wire \ALU|Add0~69 ;
wire \ALU|Add0~70_combout ;
wire \ALU|Add0~0_combout ;
wire \Data_BUS_READ[22]~input_o ;
wire \Data_BUS_READ[23]~input_o ;
wire \ALU|Add0~115_combout ;
wire \Register_File|register~55_q ;
wire \Register_File|register~23_q ;
wire \Register_File|register~87_q ;
wire \Register_File|register~2236_combout ;
wire \Register_File|register~119_q ;
wire \Register_File|register~2237_combout ;
wire \Register_File|register~343_q ;
wire \Register_File|register~279_q ;
wire \Register_File|register~2234_combout ;
wire \Register_File|register~375_q ;
wire \Register_File|register~311_q ;
wire \Register_File|register~2235_combout ;
wire \Register_File|register~2238_combout ;
wire \Register_File|register~247_q ;
wire \Register_File|register~215_q ;
wire \Register_File|register~183_q ;
wire \Register_File|register~2232_combout ;
wire \Register_File|register~2233_combout ;
wire \Register_File|register~407_q ;
wire \Register_File|register~439_q ;
wire \Register_File|register~2239_combout ;
wire \Register_File|register~503_q ;
wire \Register_File|register~471_q ;
wire \Register_File|register~2240_combout ;
wire \Register_File|register~2241_combout ;
wire \Register_File|register~567_q ;
wire \Register_File|register~823_q ;
wire \Register_File|register~2242_combout ;
wire \Register_File|register~695_q ;
wire \Register_File|register~951_q ;
wire \Register_File|register~2243_combout ;
wire \Register_File|register~1015_q ;
wire \Register_File|register~759_q ;
wire \Register_File|register~631_q ;
wire \Register_File|register~887_q ;
wire \Register_File|register~2249_combout ;
wire \Register_File|register~2250_combout ;
wire \Register_File|register~727_q ;
wire \Register_File|register~599_q ;
wire \Register_File|register~2244_combout ;
wire \Register_File|register~983_q ;
wire \Register_File|register~855_q ;
wire \Register_File|register~2245_combout ;
wire \Register_File|register~663_q ;
wire \Register_File|register~535_q ;
wire \Register_File|register~2246_combout ;
wire \Register_File|register~919_q ;
wire \Register_File|register~791_q ;
wire \Register_File|register~2247_combout ;
wire \Register_File|register~2248_combout ;
wire \Register_File|register~2251_combout ;
wire \Register_File|output_data_A~27_combout ;
wire \ALU|Add0~71 ;
wire \ALU|Add0~116_combout ;
wire \ALU|Add0~129_combout ;
wire \Register_File|register~151_q ;
wire \Register_File|register~1484_combout ;
wire \Register_File|register~1485_combout ;
wire \Register_File|register~1491_combout ;
wire \Register_File|register~1492_combout ;
wire \Register_File|register~1488_combout ;
wire \Register_File|register~1489_combout ;
wire \Register_File|register~1486_combout ;
wire \Register_File|register~1487_combout ;
wire \Register_File|register~1490_combout ;
wire \Register_File|register~1493_combout ;
wire \Register_File|register~1498_combout ;
wire \Register_File|register~1499_combout ;
wire \Register_File|register~1496_combout ;
wire \Register_File|register~1497_combout ;
wire \Register_File|register~1500_combout ;
wire \Register_File|register~1494_combout ;
wire \Register_File|register~1495_combout ;
wire \Register_File|register~1501_combout ;
wire \Register_File|register~1502_combout ;
wire \Register_File|register~1503_combout ;
wire \Register_File|output_data_B~24_combout ;
wire \Register_File|register~470_q ;
wire \Register_File|register~1471_combout ;
wire \Register_File|register~1472_combout ;
wire \Register_File|register~1468_combout ;
wire \Register_File|register~1469_combout ;
wire \Register_File|register~1466_combout ;
wire \Register_File|register~1467_combout ;
wire \Register_File|register~1470_combout ;
wire \Register_File|register~1464_combout ;
wire \Register_File|register~1465_combout ;
wire \Register_File|register~1473_combout ;
wire \Register_File|register~1474_combout ;
wire \Register_File|register~1475_combout ;
wire \Register_File|register~1476_combout ;
wire \Register_File|register~1477_combout ;
wire \Register_File|register~1478_combout ;
wire \Register_File|register~1479_combout ;
wire \Register_File|register~1480_combout ;
wire \Register_File|register~1481_combout ;
wire \Register_File|register~1482_combout ;
wire \Register_File|register~1483_combout ;
wire \Register_File|output_data_B~23_combout ;
wire \Data_BUS_READ[21]~input_o ;
wire \Register_File|register~693_q ;
wire \Register_File|register~1454_combout ;
wire \Register_File|register~1455_combout ;
wire \Register_File|register~1458_combout ;
wire \Register_File|register~1459_combout ;
wire \Register_File|register~1456_combout ;
wire \Register_File|register~1457_combout ;
wire \Register_File|register~1460_combout ;
wire \Register_File|register~1461_combout ;
wire \Register_File|register~1462_combout ;
wire \Register_File|register~1463_combout ;
wire \Register_File|register~1448_combout ;
wire \Register_File|register~1449_combout ;
wire \Register_File|register~1446_combout ;
wire \Register_File|register~1447_combout ;
wire \Register_File|register~1450_combout ;
wire \Register_File|register~1451_combout ;
wire \Register_File|register~1452_combout ;
wire \Register_File|register~1444_combout ;
wire \Register_File|register~1445_combout ;
wire \Register_File|register~1453_combout ;
wire \Register_File|output_data_B~22_combout ;
wire \Register_File|register~468_q ;
wire \Register_File|register~1431_combout ;
wire \Register_File|register~1432_combout ;
wire \Register_File|register~1424_combout ;
wire \Register_File|register~1425_combout ;
wire \Register_File|register~1428_combout ;
wire \Register_File|register~1429_combout ;
wire \Register_File|register~1426_combout ;
wire \Register_File|register~1427_combout ;
wire \Register_File|register~1430_combout ;
wire \Register_File|register~1433_combout ;
wire \Register_File|register~1441_combout ;
wire \Register_File|register~1442_combout ;
wire \Register_File|register~1438_combout ;
wire \Register_File|register~1439_combout ;
wire \Register_File|register~1436_combout ;
wire \Register_File|register~1437_combout ;
wire \Register_File|register~1440_combout ;
wire \Register_File|register~1434_combout ;
wire \Register_File|register~1435_combout ;
wire \Register_File|register~1443_combout ;
wire \Register_File|output_data_B~21_combout ;
wire \ALU|Add0~77_combout ;
wire \ALU|Add0~64_combout ;
wire \Register_File|register~883_q ;
wire \Register_File|register~1421_combout ;
wire \Register_File|register~1422_combout ;
wire \Register_File|register~1418_combout ;
wire \Register_File|register~1419_combout ;
wire \Register_File|register~1416_combout ;
wire \Register_File|register~1417_combout ;
wire \Register_File|register~1420_combout ;
wire \Register_File|register~1414_combout ;
wire \Register_File|register~1415_combout ;
wire \Register_File|register~1423_combout ;
wire \Register_File|register~1411_combout ;
wire \Register_File|register~1412_combout ;
wire \Register_File|register~1404_combout ;
wire \Register_File|register~1405_combout ;
wire \Register_File|register~1406_combout ;
wire \Register_File|register~1407_combout ;
wire \Register_File|register~1408_combout ;
wire \Register_File|register~1409_combout ;
wire \Register_File|register~1410_combout ;
wire \Register_File|register~1413_combout ;
wire \Register_File|output_data_B~20_combout ;
wire \Register_File|register~498_q ;
wire \Register_File|register~1391_combout ;
wire \Register_File|register~1392_combout ;
wire \Register_File|register~1386_combout ;
wire \Register_File|register~1387_combout ;
wire \Register_File|register~1388_combout ;
wire \Register_File|register~1389_combout ;
wire \Register_File|register~1390_combout ;
wire \Register_File|register~1384_combout ;
wire \Register_File|register~1385_combout ;
wire \Register_File|register~1393_combout ;
wire \Register_File|register~1398_combout ;
wire \Register_File|register~1399_combout ;
wire \Register_File|register~1396_combout ;
wire \Register_File|register~1397_combout ;
wire \Register_File|register~1400_combout ;
wire \Register_File|register~1401_combout ;
wire \Register_File|register~1402_combout ;
wire \Register_File|register~1394_combout ;
wire \Register_File|register~1395_combout ;
wire \Register_File|register~1403_combout ;
wire \Register_File|output_data_B~19_combout ;
wire \Data_BUS_READ[24]~input_o ;
wire \Register_File|register~696_q ;
wire \Register_File|register~568_q ;
wire \Register_File|register~2224_combout ;
wire \Register_File|register~952_q ;
wire \Register_File|register~824_q ;
wire \Register_File|register~2225_combout ;
wire \Register_File|register~664_q ;
wire \Register_File|register~792_q ;
wire \Register_File|register~536_q ;
wire \Register_File|register~2226_combout ;
wire \Register_File|register~920_q ;
wire \Register_File|register~2227_combout ;
wire \Register_File|register~2228_combout ;
wire \Register_File|register~600_q ;
wire \Register_File|register~856_q ;
wire \Register_File|register~2222_combout ;
wire \Register_File|register~984_q ;
wire \Register_File|register~728_q ;
wire \Register_File|register~2223_combout ;
wire \Register_File|register~632_q ;
wire \Register_File|register~760_q ;
wire \Register_File|register~2229_combout ;
wire \Register_File|register~888_q ;
wire \Register_File|register~1016_q ;
wire \Register_File|register~2230_combout ;
wire \Register_File|register~2231_combout ;
wire \Register_File|register~184_q ;
wire \Register_File|register~248_q ;
wire \Register_File|register~152_q ;
wire \Register_File|register~216_q ;
wire \Register_File|register~2214_combout ;
wire \Register_File|register~2215_combout ;
wire \Register_File|register~24_q ;
wire \Register_File|register~56_q ;
wire \Register_File|register~2216_combout ;
wire \Register_File|register~120_q ;
wire \Register_File|register~88_q ;
wire \Register_File|register~2217_combout ;
wire \Register_File|register~2218_combout ;
wire \Register_File|register~440_q ;
wire \Register_File|register~408_q ;
wire \Register_File|register~472_q ;
wire \Register_File|register~2219_combout ;
wire \Register_File|register~2220_combout ;
wire \Register_File|register~280_q ;
wire \Register_File|register~312_q ;
wire \Register_File|register~2212_combout ;
wire \Register_File|register~344_q ;
wire \Register_File|register~376_q ;
wire \Register_File|register~2213_combout ;
wire \Register_File|register~2221_combout ;
wire \Register_File|output_data_A~26_combout ;
wire \ALU|Add0~117 ;
wire \ALU|Add0~118_combout ;
wire \ALU|Add0~127_combout ;
wire \Register_File|register~504_q ;
wire \Register_File|register~1511_combout ;
wire \Register_File|register~1512_combout ;
wire \Register_File|register~1504_combout ;
wire \Register_File|register~1505_combout ;
wire \Register_File|register~1508_combout ;
wire \Register_File|register~1509_combout ;
wire \Register_File|register~1506_combout ;
wire \Register_File|register~1507_combout ;
wire \Register_File|register~1510_combout ;
wire \Register_File|register~1513_combout ;
wire \Register_File|register~1518_combout ;
wire \Register_File|register~1519_combout ;
wire \Register_File|register~1516_combout ;
wire \Register_File|register~1517_combout ;
wire \Register_File|register~1520_combout ;
wire \Register_File|register~1521_combout ;
wire \Register_File|register~1522_combout ;
wire \Register_File|register~1514_combout ;
wire \Register_File|register~1515_combout ;
wire \Register_File|register~1523_combout ;
wire \Register_File|output_data_B~25_combout ;
wire \ALU|Add0~114_combout ;
wire \ALU|Add0~119 ;
wire \ALU|Add0~120_combout ;
wire \ALU|Add0~125_combout ;
wire \Data_BUS_READ[25]~input_o ;
wire \Register_File|register~473_q ;
wire \Register_File|register~2199_combout ;
wire \Register_File|register~2200_combout ;
wire \Register_File|register~2194_combout ;
wire \Register_File|register~2195_combout ;
wire \Register_File|register~2196_combout ;
wire \Register_File|register~2197_combout ;
wire \Register_File|register~2198_combout ;
wire \Register_File|register~2192_combout ;
wire \Register_File|register~2193_combout ;
wire \Register_File|register~2201_combout ;
wire \Register_File|register~2204_combout ;
wire \Register_File|register~2205_combout ;
wire \Register_File|register~2206_combout ;
wire \Register_File|register~2207_combout ;
wire \Register_File|register~2208_combout ;
wire \Register_File|register~2209_combout ;
wire \Register_File|register~2210_combout ;
wire \Register_File|register~2202_combout ;
wire \Register_File|register~2203_combout ;
wire \Register_File|register~2211_combout ;
wire \Register_File|output_data_A~25_combout ;
wire \ALU|Add0~121 ;
wire \ALU|Add0~122_combout ;
wire \ALU|Add0~111_combout ;
wire \Data_BUS_READ[26]~input_o ;
wire \Register_File|register~154_q ;
wire \Register_File|register~1546_combout ;
wire \Register_File|register~1547_combout ;
wire \Register_File|register~1548_combout ;
wire \Register_File|register~1549_combout ;
wire \Register_File|register~1550_combout ;
wire \Register_File|register~1551_combout ;
wire \Register_File|register~1552_combout ;
wire \Register_File|register~1544_combout ;
wire \Register_File|register~1545_combout ;
wire \Register_File|register~1553_combout ;
wire \Register_File|register~1556_combout ;
wire \Register_File|register~1557_combout ;
wire \Register_File|register~1558_combout ;
wire \Register_File|register~1559_combout ;
wire \Register_File|register~1560_combout ;
wire \Register_File|register~1554_combout ;
wire \Register_File|register~1555_combout ;
wire \Register_File|register~1561_combout ;
wire \Register_File|register~1562_combout ;
wire \Register_File|register~1563_combout ;
wire \Register_File|output_data_B~27_combout ;
wire \ALU|Add0~112_combout ;
wire \ALU|Add0~123 ;
wire \ALU|Add0~138 ;
wire \ALU|Add0~145_combout ;
wire \ALU|Add0~158_combout ;
wire \Data_BUS_READ[28]~input_o ;
wire \Register_File|register~733_q ;
wire \Register_File|register~605_q ;
wire \Register_File|register~2324_combout ;
wire \Register_File|register~861_q ;
wire \Register_File|register~989_q ;
wire \Register_File|register~2325_combout ;
wire \Register_File|register~669_q ;
wire \Register_File|register~541_q ;
wire \Register_File|register~2326_combout ;
wire \Register_File|register~925_q ;
wire \Register_File|register~797_q ;
wire \Register_File|register~2327_combout ;
wire \Register_File|register~2328_combout ;
wire \Register_File|register~829_q ;
wire \Register_File|register~573_q ;
wire \Register_File|register~2322_combout ;
wire \Register_File|register~701_q ;
wire \Register_File|register~957_q ;
wire \Register_File|register~2323_combout ;
wire \Register_File|register~1021_q ;
wire \Register_File|register~765_q ;
wire \Register_File|register~637_q ;
wire \Register_File|register~893_q ;
wire \Register_File|register~2329_combout ;
wire \Register_File|register~2330_combout ;
wire \Register_File|register~2331_combout ;
wire \Register_File|register~413_q ;
wire \Register_File|register~445_q ;
wire \Register_File|register~2319_combout ;
wire \Register_File|register~509_q ;
wire \Register_File|register~477_q ;
wire \Register_File|register~2320_combout ;
wire \Register_File|register~253_q ;
wire \Register_File|register~189_q ;
wire \Register_File|register~2312_combout ;
wire \Register_File|register~221_q ;
wire \Register_File|register~2313_combout ;
wire \Register_File|register~29_q ;
wire \Register_File|register~93_q ;
wire \Register_File|register~2316_combout ;
wire \Register_File|register~61_q ;
wire \Register_File|register~125_q ;
wire \Register_File|register~2317_combout ;
wire \Register_File|register~285_q ;
wire \Register_File|register~349_q ;
wire \Register_File|register~2314_combout ;
wire \Register_File|register~381_q ;
wire \Register_File|register~317_q ;
wire \Register_File|register~2315_combout ;
wire \Register_File|register~2318_combout ;
wire \Register_File|register~2321_combout ;
wire \Register_File|output_data_A~31_combout ;
wire \ALU|Add0~143_combout ;
wire \ALU|Add0~146 ;
wire \ALU|Add0~147_combout ;
wire \ALU|Add0~156_combout ;
wire \Data_BUS_READ[29]~input_o ;
wire \Data_BUS_READ[31]~input_o ;
wire \Register_File|register~319_q ;
wire \Register_File|register~383_q ;
wire \Register_File|register~287_q ;
wire \Register_File|register~351_q ;
wire \Register_File|register~2274_combout ;
wire \Register_File|register~2275_combout ;
wire \Register_File|register~31_q ;
wire \Register_File|register~95_q ;
wire \Register_File|register~2276_combout ;
wire \Register_File|register~63_q ;
wire \Register_File|register~127_q ;
wire \Register_File|register~2277_combout ;
wire \Register_File|register~2278_combout ;
wire \Register_File|register~255_q ;
wire \Register_File|register~223_q ;
wire \Register_File|register~159_q ;
wire \Register_File|register~191_q ;
wire \Register_File|register~2272_combout ;
wire \Register_File|register~2273_combout ;
wire \Register_File|register~479_q ;
wire \Register_File|register~511_q ;
wire \Register_File|register~415_q ;
wire \Register_File|register~447_q ;
wire \Register_File|register~2279_combout ;
wire \Register_File|register~2280_combout ;
wire \Register_File|register~2281_combout ;
wire \Register_File|register~575_q ;
wire \Register_File|register~831_q ;
wire \Register_File|register~2282_combout ;
wire \Register_File|register~703_q ;
wire \Register_File|register~959_q ;
wire \Register_File|register~2283_combout ;
wire \Register_File|register~607_q ;
wire \Register_File|register~735_q ;
wire \Register_File|register~2284_combout ;
wire \Register_File|register~863_q ;
wire \Register_File|register~2285_combout ;
wire \Register_File|register~799_q ;
wire \Register_File|register~927_q ;
wire \Register_File|register~671_q ;
wire \Register_File|register~543_q ;
wire \Register_File|register~2286_combout ;
wire \Register_File|register~2287_combout ;
wire \Register_File|register~2288_combout ;
wire \Register_File|register~1023_q ;
wire \Register_File|register~639_q ;
wire \Register_File|register~895_q ;
wire \Register_File|register~2289_combout ;
wire \Register_File|register~767_q ;
wire \Register_File|register~2290_combout ;
wire \Register_File|register~2291_combout ;
wire \Register_File|output_data_A~29_combout ;
wire \ALU|Add0~140_combout ;
wire \ALU|Add0~141_combout ;
wire \Register_File|register~414_q ;
wire \Register_File|register~478_q ;
wire \Register_File|register~2299_combout ;
wire \Register_File|register~510_q ;
wire \Register_File|register~446_q ;
wire \Register_File|register~2300_combout ;
wire \Register_File|register~318_q ;
wire \Register_File|register~286_q ;
wire \Register_File|register~2292_combout ;
wire \Register_File|register~350_q ;
wire \Register_File|register~382_q ;
wire \Register_File|register~2293_combout ;
wire \Register_File|register~190_q ;
wire \Register_File|register~158_q ;
wire \Register_File|register~222_q ;
wire \Register_File|register~2294_combout ;
wire \Register_File|register~2295_combout ;
wire \Register_File|register~30_q ;
wire \Register_File|register~62_q ;
wire \Register_File|register~2296_combout ;
wire \Register_File|register~126_q ;
wire \Register_File|register~94_q ;
wire \Register_File|register~2297_combout ;
wire \Register_File|register~2298_combout ;
wire \Register_File|register~2301_combout ;
wire \Register_File|register~766_q ;
wire \Register_File|register~638_q ;
wire \Register_File|register~2309_combout ;
wire \Register_File|register~894_q ;
wire \Register_File|register~1022_q ;
wire \Register_File|register~2310_combout ;
wire \Register_File|register~670_q ;
wire \Register_File|register~798_q ;
wire \Register_File|register~542_q ;
wire \Register_File|register~2306_combout ;
wire \Register_File|register~926_q ;
wire \Register_File|register~2307_combout ;
wire \Register_File|register~702_q ;
wire \Register_File|register~574_q ;
wire \Register_File|register~2304_combout ;
wire \Register_File|register~958_q ;
wire \Register_File|register~830_q ;
wire \Register_File|register~2305_combout ;
wire \Register_File|register~2308_combout ;
wire \Register_File|register~862_q ;
wire \Register_File|register~606_q ;
wire \Register_File|register~2302_combout ;
wire \Register_File|register~734_q ;
wire \Register_File|register~990_q ;
wire \Register_File|register~2303_combout ;
wire \Register_File|register~2311_combout ;
wire \Register_File|output_data_A~30_combout ;
wire \ALU|Add0~142_combout ;
wire \ALU|Add0~148 ;
wire \ALU|Add0~150 ;
wire \ALU|Add0~151_combout ;
wire \Register_File|register~991_q ;
wire \Register_File|register~1656_combout ;
wire \Register_File|register~1657_combout ;
wire \Register_File|register~1658_combout ;
wire \Register_File|register~1659_combout ;
wire \Register_File|register~1660_combout ;
wire \Register_File|register~1654_combout ;
wire \Register_File|register~1655_combout ;
wire \Register_File|register~1661_combout ;
wire \Register_File|register~1662_combout ;
wire \Register_File|register~1663_combout ;
wire \Register_File|register~1648_combout ;
wire \Register_File|register~1649_combout ;
wire \Register_File|register~1646_combout ;
wire \Register_File|register~1647_combout ;
wire \Register_File|register~1650_combout ;
wire \Register_File|register~1651_combout ;
wire \Register_File|register~1652_combout ;
wire \Register_File|register~1644_combout ;
wire \Register_File|register~1645_combout ;
wire \Register_File|register~1653_combout ;
wire \Register_File|output_data_B~32_combout ;
wire \Data_BUS_READ[30]~input_o ;
wire \ALU|Add0~149_combout ;
wire \ALU|Add0~154_combout ;
wire \Register_File|register~254_q ;
wire \Register_File|register~1626_combout ;
wire \Register_File|register~1627_combout ;
wire \Register_File|register~1628_combout ;
wire \Register_File|register~1629_combout ;
wire \Register_File|register~1630_combout ;
wire \Register_File|register~1624_combout ;
wire \Register_File|register~1625_combout ;
wire \Register_File|register~1631_combout ;
wire \Register_File|register~1632_combout ;
wire \Register_File|register~1633_combout ;
wire \Register_File|register~1634_combout ;
wire \Register_File|register~1635_combout ;
wire \Register_File|register~1641_combout ;
wire \Register_File|register~1642_combout ;
wire \Register_File|register~1638_combout ;
wire \Register_File|register~1639_combout ;
wire \Register_File|register~1636_combout ;
wire \Register_File|register~1637_combout ;
wire \Register_File|register~1640_combout ;
wire \Register_File|register~1643_combout ;
wire \Register_File|output_data_B~31_combout ;
wire \Register_File|register~157_q ;
wire \Register_File|register~1604_combout ;
wire \Register_File|register~1605_combout ;
wire \Register_File|register~1611_combout ;
wire \Register_File|register~1612_combout ;
wire \Register_File|register~1606_combout ;
wire \Register_File|register~1607_combout ;
wire \Register_File|register~1608_combout ;
wire \Register_File|register~1609_combout ;
wire \Register_File|register~1610_combout ;
wire \Register_File|register~1613_combout ;
wire \Register_File|register~1621_combout ;
wire \Register_File|register~1622_combout ;
wire \Register_File|register~1614_combout ;
wire \Register_File|register~1615_combout ;
wire \Register_File|register~1618_combout ;
wire \Register_File|register~1619_combout ;
wire \Register_File|register~1616_combout ;
wire \Register_File|register~1617_combout ;
wire \Register_File|register~1620_combout ;
wire \Register_File|register~1623_combout ;
wire \Register_File|output_data_B~30_combout ;
wire \Register_File|register~348_q ;
wire \Register_File|register~1584_combout ;
wire \Register_File|register~1585_combout ;
wire \Register_File|register~1591_combout ;
wire \Register_File|register~1592_combout ;
wire \Register_File|register~1586_combout ;
wire \Register_File|register~1587_combout ;
wire \Register_File|register~1588_combout ;
wire \Register_File|register~1589_combout ;
wire \Register_File|register~1590_combout ;
wire \Register_File|register~1593_combout ;
wire \Register_File|register~1601_combout ;
wire \Register_File|register~1602_combout ;
wire \Register_File|register~1596_combout ;
wire \Register_File|register~1597_combout ;
wire \Register_File|register~1598_combout ;
wire \Register_File|register~1599_combout ;
wire \Register_File|register~1600_combout ;
wire \Register_File|register~1594_combout ;
wire \Register_File|register~1595_combout ;
wire \Register_File|register~1603_combout ;
wire \Register_File|output_data_B~29_combout ;
wire \Register_File|register~955_q ;
wire \Register_File|register~2262_combout ;
wire \Register_File|register~2263_combout ;
wire \Register_File|register~2266_combout ;
wire \Register_File|register~2267_combout ;
wire \Register_File|register~2264_combout ;
wire \Register_File|register~2265_combout ;
wire \Register_File|register~2268_combout ;
wire \Register_File|register~2269_combout ;
wire \Register_File|register~2270_combout ;
wire \Register_File|register~2271_combout ;
wire \Register_File|register~2259_combout ;
wire \Register_File|register~2260_combout ;
wire \Register_File|register~2256_combout ;
wire \Register_File|register~2257_combout ;
wire \Register_File|register~2254_combout ;
wire \Register_File|register~2255_combout ;
wire \Register_File|register~2258_combout ;
wire \Register_File|register~2252_combout ;
wire \Register_File|register~2253_combout ;
wire \Register_File|register~2261_combout ;
wire \Register_File|output_data_A~28_combout ;
wire \ALU|Add0~137_combout ;
wire \ALU|Add0~135_combout ;
wire \ADDR_Decoding|iAddress[2]~0_combout ;
wire \ADDR_Decoding|LessThan0~0_combout ;
wire \ADDR_Decoding|LessThan0~6_combout ;
wire \ADDR_Decoding|LessThan1~0_combout ;
wire \ADDR_Decoding|LessThan0~3_combout ;
wire \ADDR_Decoding|LessThan0~10_combout ;
wire \ADDR_Decoding|LessThan1~1_combout ;
wire \ADDR_Decoding|iAddress[2]~3_combout ;
wire \ADDR_Decoding|LessThan0~7_combout ;
wire \ADDR_Decoding|LessThan0~8_combout ;
wire \ADDR_Decoding|LessThan0~4_combout ;
wire \ADDR_Decoding|LessThan0~5_combout ;
wire \ADDR_Decoding|LessThan0~9_combout ;
wire \ADDR_Decoding|iAddress[2]~4_combout ;
wire \Data_BUS_READ[10]~input_o ;
wire \Register_File|register~330_q ;
wire \Register_File|register~1952_combout ;
wire \Register_File|register~1953_combout ;
wire \Register_File|register~1954_combout ;
wire \Register_File|register~1955_combout ;
wire \Register_File|register~1956_combout ;
wire \Register_File|register~1957_combout ;
wire \Register_File|register~1958_combout ;
wire \Register_File|register~1959_combout ;
wire \Register_File|register~1960_combout ;
wire \Register_File|register~1961_combout ;
wire \Register_File|register~1964_combout ;
wire \Register_File|register~1965_combout ;
wire \Register_File|register~1966_combout ;
wire \Register_File|register~1967_combout ;
wire \Register_File|register~1968_combout ;
wire \Register_File|register~1969_combout ;
wire \Register_File|register~1970_combout ;
wire \Register_File|register~1962_combout ;
wire \Register_File|register~1963_combout ;
wire \Register_File|register~1971_combout ;
wire \Register_File|output_data_A~13_combout ;
wire \MULTIPLICADOR|U0|acc_reg~32_combout ;
wire \MULTIPLICADOR|U0|acc_reg~33_combout ;
wire \MULTIPLICADOR|U0|acc_reg~18_combout ;
wire \ADDR_Decoding|Add0~18_combout ;
wire \Register_File|register~999_q ;
wire \Register_File|register~2029_combout ;
wire \Register_File|register~2030_combout ;
wire \Register_File|register~2022_combout ;
wire \Register_File|register~2023_combout ;
wire \Register_File|register~2026_combout ;
wire \Register_File|register~2027_combout ;
wire \Register_File|register~2024_combout ;
wire \Register_File|register~2025_combout ;
wire \Register_File|register~2028_combout ;
wire \Register_File|register~2031_combout ;
wire \Register_File|register~2014_combout ;
wire \Register_File|register~2015_combout ;
wire \Register_File|register~2016_combout ;
wire \Register_File|register~2017_combout ;
wire \Register_File|register~2018_combout ;
wire \Register_File|register~2012_combout ;
wire \Register_File|register~2013_combout ;
wire \Register_File|register~2019_combout ;
wire \Register_File|register~2020_combout ;
wire \Register_File|register~2021_combout ;
wire \Register_File|output_data_A~16_combout ;
wire \ALU|Add0~40_combout ;
wire \ALU|Add0~97_combout ;
wire \MULTIPLICADOR|U0|acc_reg~21_combout ;
wire \ADDR_Decoding|Add0~15_combout ;
wire \Register_File|register~870_q ;
wire \Register_File|register~1161_combout ;
wire \Register_File|register~1162_combout ;
wire \Register_File|register~1154_combout ;
wire \Register_File|register~1155_combout ;
wire \Register_File|register~1156_combout ;
wire \Register_File|register~1157_combout ;
wire \Register_File|register~1158_combout ;
wire \Register_File|register~1159_combout ;
wire \Register_File|register~1160_combout ;
wire \Register_File|register~1163_combout ;
wire \Register_File|register~1148_combout ;
wire \Register_File|register~1149_combout ;
wire \Register_File|register~1146_combout ;
wire \Register_File|register~1147_combout ;
wire \Register_File|register~1150_combout ;
wire \Register_File|register~1151_combout ;
wire \Register_File|register~1152_combout ;
wire \Register_File|register~1144_combout ;
wire \Register_File|register~1145_combout ;
wire \Register_File|register~1153_combout ;
wire \Register_File|output_data_B~7_combout ;
wire \ALU|Add0~17_combout ;
wire \ALU|Add0~38_combout ;
wire \ALU|Add0~99_combout ;
wire \MULTIPLICADOR|U0|acc_reg~22_combout ;
wire \ADDR_Decoding|Add0~12_combout ;
wire \Register_File|register~293_q ;
wire \Register_File|register~2054_combout ;
wire \Register_File|register~2055_combout ;
wire \Register_File|register~2056_combout ;
wire \Register_File|register~2057_combout ;
wire \Register_File|register~2058_combout ;
wire \Register_File|register~2052_combout ;
wire \Register_File|register~2053_combout ;
wire \Register_File|register~2059_combout ;
wire \Register_File|register~2060_combout ;
wire \Register_File|register~2061_combout ;
wire \Register_File|register~2066_combout ;
wire \Register_File|register~2067_combout ;
wire \Register_File|register~2064_combout ;
wire \Register_File|register~2065_combout ;
wire \Register_File|register~2068_combout ;
wire \Register_File|register~2062_combout ;
wire \Register_File|register~2063_combout ;
wire \Register_File|register~2069_combout ;
wire \Register_File|register~2070_combout ;
wire \Register_File|register~2071_combout ;
wire \Register_File|output_data_A~18_combout ;
wire \ALU|Add0~109_combout ;
wire \ALU|Add0~36_combout ;
wire \MULTIPLICADOR|U0|acc_reg~27_combout ;
wire \ADDR_Decoding|Add0~9_combout ;
wire \Register_File|register~4_q ;
wire \Register_File|register~1108_combout ;
wire \Register_File|register~1109_combout ;
wire \Register_File|register~1106_combout ;
wire \Register_File|register~1107_combout ;
wire \Register_File|register~1110_combout ;
wire \Register_File|register~1104_combout ;
wire \Register_File|register~1105_combout ;
wire \Register_File|register~1111_combout ;
wire \Register_File|register~1112_combout ;
wire \Register_File|register~1113_combout ;
wire \Register_File|register~1114_combout ;
wire \Register_File|register~1115_combout ;
wire \Register_File|register~1121_combout ;
wire \Register_File|register~1122_combout ;
wire \Register_File|register~1118_combout ;
wire \Register_File|register~1119_combout ;
wire \Register_File|register~1116_combout ;
wire \Register_File|register~1117_combout ;
wire \Register_File|register~1120_combout ;
wire \Register_File|register~1123_combout ;
wire \Register_File|output_data_B~5_combout ;
wire \ALU|Add0~19_combout ;
wire \ALU|Add0~34_combout ;
wire \ALU|Add0~107_combout ;
wire \MULTIPLICADOR|U0|acc_reg~26_combout ;
wire \ADDR_Decoding|Add0~6_combout ;
wire \Register_File|register~195_q ;
wire \Register_File|register~1084_combout ;
wire \Register_File|register~1085_combout ;
wire \Register_File|register~1091_combout ;
wire \Register_File|register~1092_combout ;
wire \Register_File|register~1088_combout ;
wire \Register_File|register~1089_combout ;
wire \Register_File|register~1086_combout ;
wire \Register_File|register~1087_combout ;
wire \Register_File|register~1090_combout ;
wire \Register_File|register~1093_combout ;
wire \Register_File|register~1101_combout ;
wire \Register_File|register~1102_combout ;
wire \Register_File|register~1094_combout ;
wire \Register_File|register~1095_combout ;
wire \Register_File|register~1096_combout ;
wire \Register_File|register~1097_combout ;
wire \Register_File|register~1098_combout ;
wire \Register_File|register~1099_combout ;
wire \Register_File|register~1100_combout ;
wire \Register_File|register~1103_combout ;
wire \Register_File|output_data_B~4_combout ;
wire \ALU|Add0~101_combout ;
wire \ALU|Add0~32_combout ;
wire \MULTIPLICADOR|U0|acc_reg~23_combout ;
wire \ADDR_Decoding|Add0~3_combout ;
wire \Register_File|register~194_q ;
wire \Register_File|register~2114_combout ;
wire \Register_File|register~2115_combout ;
wire \Register_File|register~2116_combout ;
wire \Register_File|register~2117_combout ;
wire \Register_File|register~2118_combout ;
wire \Register_File|register~2119_combout ;
wire \Register_File|register~2120_combout ;
wire \Register_File|register~2112_combout ;
wire \Register_File|register~2113_combout ;
wire \Register_File|register~2121_combout ;
wire \Register_File|register~2129_combout ;
wire \Register_File|register~2130_combout ;
wire \Register_File|register~2122_combout ;
wire \Register_File|register~2123_combout ;
wire \Register_File|register~2124_combout ;
wire \Register_File|register~2125_combout ;
wire \Register_File|register~2126_combout ;
wire \Register_File|register~2127_combout ;
wire \Register_File|register~2128_combout ;
wire \Register_File|register~2131_combout ;
wire \Register_File|output_data_A~21_combout ;
wire \ALU|Add0~103_combout ;
wire \ALU|Add0~30_combout ;
wire \MULTIPLICADOR|U0|acc_reg~24_combout ;
wire \ADDR_Decoding|Add0~0_combout ;
wire \Data_BUS_READ[1]~input_o ;
wire \Register_File|register~993_q ;
wire \Register_File|register~2149_combout ;
wire \Register_File|register~2150_combout ;
wire \Register_File|register~2142_combout ;
wire \Register_File|register~2143_combout ;
wire \Register_File|register~2144_combout ;
wire \Register_File|register~2145_combout ;
wire \Register_File|register~2146_combout ;
wire \Register_File|register~2147_combout ;
wire \Register_File|register~2148_combout ;
wire \Register_File|register~2151_combout ;
wire \Register_File|register~2139_combout ;
wire \Register_File|register~2140_combout ;
wire \Register_File|register~2132_combout ;
wire \Register_File|register~2133_combout ;
wire \Register_File|register~2136_combout ;
wire \Register_File|register~2137_combout ;
wire \Register_File|register~2134_combout ;
wire \Register_File|register~2135_combout ;
wire \Register_File|register~2138_combout ;
wire \Register_File|register~2141_combout ;
wire \Register_File|output_data_A~22_combout ;
wire \MULTIPLICADOR|U0|acc_reg~25_combout ;
wire \MULTIPLICADOR|U0|acc_reg[0]~39_combout ;
wire \MULTIPLICADOR|U0|acc_reg[0]~40_combout ;
wire \ALU|Add0~160_combout ;
wire \ALU|Add0~26_combout ;
wire \Register_File|register~256_q ;
wire \Register_File|register~1024_combout ;
wire \Register_File|register~1025_combout ;
wire \Register_File|register~1031_combout ;
wire \Register_File|register~1032_combout ;
wire \Register_File|register~1026_combout ;
wire \Register_File|register~1027_combout ;
wire \Register_File|register~1028_combout ;
wire \Register_File|register~1029_combout ;
wire \Register_File|register~1030_combout ;
wire \Register_File|register~1033_combout ;
wire \Register_File|register~1036_combout ;
wire \Register_File|register~1037_combout ;
wire \Register_File|register~1038_combout ;
wire \Register_File|register~1039_combout ;
wire \Register_File|register~1040_combout ;
wire \Register_File|register~1041_combout ;
wire \Register_File|register~1042_combout ;
wire \Register_File|register~1034_combout ;
wire \Register_File|register~1035_combout ;
wire \Register_File|register~1043_combout ;
wire \Register_File|output_data_B~1_combout ;
wire \Data_BUS_READ[8]~input_o ;
wire \Register_File|register~168_q ;
wire \Register_File|register~1994_combout ;
wire \Register_File|register~1995_combout ;
wire \Register_File|register~1996_combout ;
wire \Register_File|register~1997_combout ;
wire \Register_File|register~1998_combout ;
wire \Register_File|register~1999_combout ;
wire \Register_File|register~2000_combout ;
wire \Register_File|register~1992_combout ;
wire \Register_File|register~1993_combout ;
wire \Register_File|register~2001_combout ;
wire \Register_File|register~2004_combout ;
wire \Register_File|register~2005_combout ;
wire \Register_File|register~2006_combout ;
wire \Register_File|register~2007_combout ;
wire \Register_File|register~2008_combout ;
wire \Register_File|register~2002_combout ;
wire \Register_File|register~2003_combout ;
wire \Register_File|register~2009_combout ;
wire \Register_File|register~2010_combout ;
wire \Register_File|register~2011_combout ;
wire \Register_File|output_data_A~15_combout ;
wire \ALU|Add0~43 ;
wire \ALU|Add0~44_combout ;
wire \D|output_data[9]~feeder_combout ;
wire \Data_BUS_READ[9]~input_o ;
wire \Register_File|register~809_q ;
wire \Register_File|register~1214_combout ;
wire \Register_File|register~1215_combout ;
wire \Register_File|register~1216_combout ;
wire \Register_File|register~1217_combout ;
wire \Register_File|register~1218_combout ;
wire \Register_File|register~1219_combout ;
wire \Register_File|register~1220_combout ;
wire \Register_File|register~1221_combout ;
wire \Register_File|register~1222_combout ;
wire \Register_File|register~1223_combout ;
wire \Register_File|register~1211_combout ;
wire \Register_File|register~1212_combout ;
wire \Register_File|register~1208_combout ;
wire \Register_File|register~1209_combout ;
wire \Register_File|register~1206_combout ;
wire \Register_File|register~1207_combout ;
wire \Register_File|register~1210_combout ;
wire \Register_File|register~1204_combout ;
wire \Register_File|register~1205_combout ;
wire \Register_File|register~1213_combout ;
wire \Register_File|output_data_B~10_combout ;
wire \Data_BUS_READ[17]~input_o ;
wire \Register_File|register~721_q ;
wire \Register_File|register~1376_combout ;
wire \Register_File|register~1377_combout ;
wire \Register_File|register~1378_combout ;
wire \Register_File|register~1379_combout ;
wire \Register_File|register~1380_combout ;
wire \Register_File|register~1381_combout ;
wire \Register_File|register~1382_combout ;
wire \Register_File|register~1374_combout ;
wire \Register_File|register~1375_combout ;
wire \Register_File|register~1383_combout ;
wire \Register_File|register~1371_combout ;
wire \Register_File|register~1372_combout ;
wire \Register_File|register~1366_combout ;
wire \Register_File|register~1367_combout ;
wire \Register_File|register~1368_combout ;
wire \Register_File|register~1369_combout ;
wire \Register_File|register~1370_combout ;
wire \Register_File|register~1364_combout ;
wire \Register_File|register~1365_combout ;
wire \Register_File|register~1373_combout ;
wire \Register_File|output_data_B~18_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|Add0~60_combout ;
wire \ALU|Add0~81_combout ;
wire \ALU|Equal0~4_combout ;
wire \ALU|Equal0~3_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Equal0~2_combout ;
wire \ALU|Equal0~8_combout ;
wire \ALU|Equal0~6_combout ;
wire \ALU|Equal0~7_combout ;
wire \ALU|Add0~52_combout ;
wire \ALU|Add0~89_combout ;
wire \ALU|Equal0~5_combout ;
wire \ALU|Equal0~9_combout ;
wire \zeroFlag~combout ;
wire \PC|Add2~0_combout ;
wire \PC|Add3~0_combout ;
wire \PC|Add3~86_combout ;
wire \PC|address[2]~feeder_combout ;
wire \PC|address[11]~36_combout ;
wire \PC|Add2~18_combout ;
wire \PC|Add3~18_combout ;
wire \PC|Add3~70_combout ;
wire \addrDecoding_Prog|LessThan1~1_combout ;
wire \addrDecoding_Prog|LessThan0~5_combout ;
wire \Control|mux2_ALU~0_combout ;
wire \ADDR_Decoding|LessThan0~1_combout ;
wire \ADDR_Decoding|LessThan0~2_combout ;
wire \ADDR_Decoding|CS~0_combout ;
wire \ADDR_Decoding|CS~1_combout ;
wire \addrDecoding_Prog|CS_P~0_combout ;
wire [31:0] dout;
wire [31:0] dataOut_Inst_M;
wire [25:0] ctrl3;
wire [31:0] dataOut_Imm;
wire [31:0] fioA;
wire [31:0] dataOut_Mult;
wire [32:0] \MULTIPLICADOR|U0|acc_reg ;
wire [31:0] dataOut_M3;
wire [31:0] dataOut_ALU;
wire [31:0] dataOut_D2;
wire [31:0] \Intruction_Memory|altsyncram_component|auto_generated|q_a ;
wire [31:0] \Register_File|output_data_A ;
wire [31:0] \Register_File|output_data_B ;
wire [24:0] ctrl1;
wire [31:0] \CTRL1|output_data ;
wire [31:0] \Data_Memory|altsyncram_component|auto_generated|q_a ;
wire [31:0] dataOut_D1;
wire [5:0] \MULTIPLICADOR|U3|count ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [24:0] ctrl0;
wire [31:0] fioB;
wire [31:0] \D|output_data ;
wire [31:0] \PC|address ;
wire [31:0] dataOut_PC;
wire [31:0] dataOut_M1;
wire [31:0] \IMM|output_data ;
wire [31:0] addressCorrection_mem1;
wire [31:0] tempOut;
wire [31:0] writeBack;
wire [31:0] dataOut_Extend;
wire [31:0] \CTRL3|output_data ;
wire [31:0] addressCorrection_mem2;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [8:0] \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [8:0] \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;

assign CLK_MUL = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign CLK_SYS = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [7] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [8] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [9] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [10] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [11] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [12] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [13] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [14] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [15] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];

assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [0] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [1] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [6] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [26] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [27] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [28] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [29] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [30] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [31] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [2] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [3] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [4] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [5] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [16] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [17] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [18] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [19] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [20] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \Data_Memory|altsyncram_component|auto_generated|q_a [0] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [1] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [2] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [3] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [4] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [5] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [6] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [7] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [8] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \Data_Memory|altsyncram_component|auto_generated|q_a [9] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [10] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [11] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [12] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [13] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [14] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [15] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [16] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [17] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \Data_Memory|altsyncram_component|auto_generated|q_a [18] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [19] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [20] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [21] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [22] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [23] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [24] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [25] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [26] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \Data_Memory|altsyncram_component|auto_generated|q_a [27] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [28] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [29] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [30] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \Data_Memory|altsyncram_component|auto_generated|q_a [31] = \Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];

assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [21] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [22] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [23] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [2];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [24] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [3];
assign \Intruction_Memory|altsyncram_component|auto_generated|q_a [25] = \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [4];

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \CS~output (
	.i(!\ADDR_Decoding|CS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CS),
	.obar());
// synopsys translate_off
defparam \CS~output .bus_hold = "false";
defparam \CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N23
cycloneiv_io_obuf \CS_P~output (
	.i(!\addrDecoding_Prog|CS_P~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CS_P),
	.obar());
// synopsys translate_off
defparam \CS_P~output .bus_hold = "false";
defparam \CS_P~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiv_io_obuf \WE~output (
	.i(ctrl1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WE),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N23
cycloneiv_io_obuf \ADDR[0]~output (
	.i(dataOut_D1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[0]),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \ADDR[1]~output (
	.i(dataOut_D1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[1]),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneiv_io_obuf \ADDR[2]~output (
	.i(dataOut_D1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[2]),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \ADDR[3]~output (
	.i(dataOut_D1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[3]),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \ADDR[4]~output (
	.i(dataOut_D1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[4]),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N16
cycloneiv_io_obuf \ADDR[5]~output (
	.i(dataOut_D1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[5]),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \ADDR[6]~output (
	.i(dataOut_D1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[6]),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N23
cycloneiv_io_obuf \ADDR[7]~output (
	.i(dataOut_D1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[7]),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \ADDR[8]~output (
	.i(dataOut_D1[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[8]),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \ADDR[9]~output (
	.i(dataOut_D1[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[9]),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \ADDR[10]~output (
	.i(dataOut_D1[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[10]),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \ADDR[11]~output (
	.i(dataOut_D1[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[11]),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \ADDR[12]~output (
	.i(dataOut_D1[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[12]),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \ADDR[13]~output (
	.i(dataOut_D1[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[13]),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \ADDR[14]~output (
	.i(dataOut_D1[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[14]),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \ADDR[15]~output (
	.i(dataOut_D1[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[15]),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \ADDR[16]~output (
	.i(dataOut_D1[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[16]),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \ADDR[17]~output (
	.i(dataOut_D1[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[17]),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \ADDR[18]~output (
	.i(dataOut_D1[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[18]),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \ADDR[19]~output (
	.i(dataOut_D1[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[19]),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cycloneiv_io_obuf \ADDR[20]~output (
	.i(dataOut_D1[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[20]),
	.obar());
// synopsys translate_off
defparam \ADDR[20]~output .bus_hold = "false";
defparam \ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \ADDR[21]~output (
	.i(dataOut_D1[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[21]),
	.obar());
// synopsys translate_off
defparam \ADDR[21]~output .bus_hold = "false";
defparam \ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \ADDR[22]~output (
	.i(dataOut_D1[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[22]),
	.obar());
// synopsys translate_off
defparam \ADDR[22]~output .bus_hold = "false";
defparam \ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N16
cycloneiv_io_obuf \ADDR[23]~output (
	.i(dataOut_D1[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[23]),
	.obar());
// synopsys translate_off
defparam \ADDR[23]~output .bus_hold = "false";
defparam \ADDR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N2
cycloneiv_io_obuf \ADDR[24]~output (
	.i(dataOut_D1[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[24]),
	.obar());
// synopsys translate_off
defparam \ADDR[24]~output .bus_hold = "false";
defparam \ADDR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \ADDR[25]~output (
	.i(dataOut_D1[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[25]),
	.obar());
// synopsys translate_off
defparam \ADDR[25]~output .bus_hold = "false";
defparam \ADDR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N9
cycloneiv_io_obuf \ADDR[26]~output (
	.i(dataOut_D1[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[26]),
	.obar());
// synopsys translate_off
defparam \ADDR[26]~output .bus_hold = "false";
defparam \ADDR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \ADDR[27]~output (
	.i(dataOut_D1[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[27]),
	.obar());
// synopsys translate_off
defparam \ADDR[27]~output .bus_hold = "false";
defparam \ADDR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \ADDR[28]~output (
	.i(dataOut_D1[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[28]),
	.obar());
// synopsys translate_off
defparam \ADDR[28]~output .bus_hold = "false";
defparam \ADDR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \ADDR[29]~output (
	.i(dataOut_D1[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[29]),
	.obar());
// synopsys translate_off
defparam \ADDR[29]~output .bus_hold = "false";
defparam \ADDR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N16
cycloneiv_io_obuf \ADDR[30]~output (
	.i(dataOut_D1[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[30]),
	.obar());
// synopsys translate_off
defparam \ADDR[30]~output .bus_hold = "false";
defparam \ADDR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \ADDR[31]~output (
	.i(dataOut_D1[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[31]),
	.obar());
// synopsys translate_off
defparam \ADDR[31]~output .bus_hold = "false";
defparam \ADDR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N9
cycloneiv_io_obuf \ADDR_Prog[0]~output (
	.i(dataOut_PC[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[0]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[0]~output .bus_hold = "false";
defparam \ADDR_Prog[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N9
cycloneiv_io_obuf \ADDR_Prog[1]~output (
	.i(dataOut_PC[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[1]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[1]~output .bus_hold = "false";
defparam \ADDR_Prog[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N2
cycloneiv_io_obuf \ADDR_Prog[2]~output (
	.i(dataOut_PC[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[2]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[2]~output .bus_hold = "false";
defparam \ADDR_Prog[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[3]~output (
	.i(dataOut_PC[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[3]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[3]~output .bus_hold = "false";
defparam \ADDR_Prog[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \ADDR_Prog[4]~output (
	.i(dataOut_PC[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[4]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[4]~output .bus_hold = "false";
defparam \ADDR_Prog[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N9
cycloneiv_io_obuf \ADDR_Prog[5]~output (
	.i(dataOut_PC[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[5]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[5]~output .bus_hold = "false";
defparam \ADDR_Prog[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N2
cycloneiv_io_obuf \ADDR_Prog[6]~output (
	.i(dataOut_PC[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[6]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[6]~output .bus_hold = "false";
defparam \ADDR_Prog[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N9
cycloneiv_io_obuf \ADDR_Prog[7]~output (
	.i(dataOut_PC[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[7]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[7]~output .bus_hold = "false";
defparam \ADDR_Prog[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N9
cycloneiv_io_obuf \ADDR_Prog[8]~output (
	.i(dataOut_PC[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[8]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[8]~output .bus_hold = "false";
defparam \ADDR_Prog[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \ADDR_Prog[9]~output (
	.i(dataOut_PC[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[9]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[9]~output .bus_hold = "false";
defparam \ADDR_Prog[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N9
cycloneiv_io_obuf \ADDR_Prog[10]~output (
	.i(dataOut_PC[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[10]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[10]~output .bus_hold = "false";
defparam \ADDR_Prog[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[11]~output (
	.i(dataOut_PC[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[11]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[11]~output .bus_hold = "false";
defparam \ADDR_Prog[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N2
cycloneiv_io_obuf \ADDR_Prog[12]~output (
	.i(dataOut_PC[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[12]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[12]~output .bus_hold = "false";
defparam \ADDR_Prog[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \ADDR_Prog[13]~output (
	.i(dataOut_PC[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[13]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[13]~output .bus_hold = "false";
defparam \ADDR_Prog[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N9
cycloneiv_io_obuf \ADDR_Prog[14]~output (
	.i(dataOut_PC[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[14]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[14]~output .bus_hold = "false";
defparam \ADDR_Prog[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[15]~output (
	.i(dataOut_PC[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[15]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[15]~output .bus_hold = "false";
defparam \ADDR_Prog[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N16
cycloneiv_io_obuf \ADDR_Prog[16]~output (
	.i(dataOut_PC[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[16]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[16]~output .bus_hold = "false";
defparam \ADDR_Prog[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \ADDR_Prog[17]~output (
	.i(dataOut_PC[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[17]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[17]~output .bus_hold = "false";
defparam \ADDR_Prog[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N16
cycloneiv_io_obuf \ADDR_Prog[18]~output (
	.i(dataOut_PC[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[18]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[18]~output .bus_hold = "false";
defparam \ADDR_Prog[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiv_io_obuf \ADDR_Prog[19]~output (
	.i(dataOut_PC[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[19]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[19]~output .bus_hold = "false";
defparam \ADDR_Prog[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N2
cycloneiv_io_obuf \ADDR_Prog[20]~output (
	.i(dataOut_PC[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[20]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[20]~output .bus_hold = "false";
defparam \ADDR_Prog[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneiv_io_obuf \ADDR_Prog[21]~output (
	.i(dataOut_PC[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[21]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[21]~output .bus_hold = "false";
defparam \ADDR_Prog[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneiv_io_obuf \ADDR_Prog[22]~output (
	.i(dataOut_PC[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[22]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[22]~output .bus_hold = "false";
defparam \ADDR_Prog[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[23]~output (
	.i(dataOut_PC[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[23]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[23]~output .bus_hold = "false";
defparam \ADDR_Prog[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[24]~output (
	.i(dataOut_PC[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[24]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[24]~output .bus_hold = "false";
defparam \ADDR_Prog[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneiv_io_obuf \ADDR_Prog[25]~output (
	.i(dataOut_PC[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[25]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[25]~output .bus_hold = "false";
defparam \ADDR_Prog[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiv_io_obuf \ADDR_Prog[26]~output (
	.i(dataOut_PC[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[26]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[26]~output .bus_hold = "false";
defparam \ADDR_Prog[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N9
cycloneiv_io_obuf \ADDR_Prog[27]~output (
	.i(dataOut_PC[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[27]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[27]~output .bus_hold = "false";
defparam \ADDR_Prog[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N2
cycloneiv_io_obuf \ADDR_Prog[28]~output (
	.i(dataOut_PC[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[28]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[28]~output .bus_hold = "false";
defparam \ADDR_Prog[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N9
cycloneiv_io_obuf \ADDR_Prog[29]~output (
	.i(dataOut_PC[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[29]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[29]~output .bus_hold = "false";
defparam \ADDR_Prog[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N2
cycloneiv_io_obuf \ADDR_Prog[30]~output (
	.i(dataOut_PC[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[30]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[30]~output .bus_hold = "false";
defparam \ADDR_Prog[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \ADDR_Prog[31]~output (
	.i(dataOut_PC[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR_Prog[31]),
	.obar());
// synopsys translate_off
defparam \ADDR_Prog[31]~output .bus_hold = "false";
defparam \ADDR_Prog[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N23
cycloneiv_io_obuf \Data_BUS_WRITE[0]~output (
	.i(fioB[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[0]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[0]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \Data_BUS_WRITE[1]~output (
	.i(fioB[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[1]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[1]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[2]~output (
	.i(fioB[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[2]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[2]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N9
cycloneiv_io_obuf \Data_BUS_WRITE[3]~output (
	.i(fioB[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[3]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[3]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[4]~output (
	.i(fioB[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[4]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[4]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N23
cycloneiv_io_obuf \Data_BUS_WRITE[5]~output (
	.i(fioB[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[5]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[5]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \Data_BUS_WRITE[6]~output (
	.i(fioB[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[6]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[6]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N2
cycloneiv_io_obuf \Data_BUS_WRITE[7]~output (
	.i(fioB[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[7]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[7]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[8]~output (
	.i(fioB[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[8]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[8]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[9]~output (
	.i(fioB[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[9]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[9]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N9
cycloneiv_io_obuf \Data_BUS_WRITE[10]~output (
	.i(fioB[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[10]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[10]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \Data_BUS_WRITE[11]~output (
	.i(fioB[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[11]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[11]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \Data_BUS_WRITE[12]~output (
	.i(fioB[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[12]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[12]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \Data_BUS_WRITE[13]~output (
	.i(fioB[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[13]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[13]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N2
cycloneiv_io_obuf \Data_BUS_WRITE[14]~output (
	.i(fioB[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[14]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[14]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N2
cycloneiv_io_obuf \Data_BUS_WRITE[15]~output (
	.i(fioB[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[15]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[15]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N9
cycloneiv_io_obuf \Data_BUS_WRITE[16]~output (
	.i(fioB[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[16]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[16]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiv_io_obuf \Data_BUS_WRITE[17]~output (
	.i(fioB[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[17]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[17]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[18]~output (
	.i(fioB[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[18]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[18]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \Data_BUS_WRITE[19]~output (
	.i(fioB[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[19]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[19]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N9
cycloneiv_io_obuf \Data_BUS_WRITE[20]~output (
	.i(fioB[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[20]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[20]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N2
cycloneiv_io_obuf \Data_BUS_WRITE[21]~output (
	.i(fioB[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[21]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[21]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N2
cycloneiv_io_obuf \Data_BUS_WRITE[22]~output (
	.i(fioB[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[22]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[22]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \Data_BUS_WRITE[23]~output (
	.i(fioB[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[23]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[23]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N9
cycloneiv_io_obuf \Data_BUS_WRITE[24]~output (
	.i(fioB[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[24]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[24]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[25]~output (
	.i(fioB[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[25]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[25]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[26]~output (
	.i(fioB[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[26]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[26]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[27]~output (
	.i(fioB[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[27]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[27]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[28]~output (
	.i(fioB[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[28]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[28]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \Data_BUS_WRITE[29]~output (
	.i(fioB[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[29]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[29]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[30]~output (
	.i(fioB[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[30]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[30]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N9
cycloneiv_io_obuf \Data_BUS_WRITE[31]~output (
	.i(fioB[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[31]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[31]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiv_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 85;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 85;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 25;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 136;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 25;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 4;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \pll|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \pll|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll|altpll_component|auto_generated|pll1 .m = 136;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 625;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 625;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 91;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \CLK_SYS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_SYS}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_SYS~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_SYS~clkctrl .clock_type = "global clock";
defparam \CLK_SYS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \Prog_BUS_READ[0]~input (
	.i(Prog_BUS_READ[0]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[0]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[0]~input .bus_hold = "false";
defparam \Prog_BUS_READ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N8
cycloneiv_io_ibuf \Prog_BUS_READ[11]~input (
	.i(Prog_BUS_READ[11]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[11]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[11]~input .bus_hold = "false";
defparam \Prog_BUS_READ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneiv_lcell_comb \PC|Add3~0 (
// Equation(s):
// \PC|Add3~0_combout  = \PC|address [2] $ (VCC)
// \PC|Add3~1  = CARRY(\PC|address [2])

	.dataa(gnd),
	.datab(\PC|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|Add3~0_combout ),
	.cout(\PC|Add3~1 ));
// synopsys translate_off
defparam \PC|Add3~0 .lut_mask = 16'h33CC;
defparam \PC|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneiv_lcell_comb \PC|Add3~2 (
// Equation(s):
// \PC|Add3~2_combout  = (\PC|address [3] & (!\PC|Add3~1 )) # (!\PC|address [3] & ((\PC|Add3~1 ) # (GND)))
// \PC|Add3~3  = CARRY((!\PC|Add3~1 ) # (!\PC|address [3]))

	.dataa(gnd),
	.datab(\PC|address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~1 ),
	.combout(\PC|Add3~2_combout ),
	.cout(\PC|Add3~3 ));
// synopsys translate_off
defparam \PC|Add3~2 .lut_mask = 16'h3C3F;
defparam \PC|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneiv_lcell_comb \PC|Add3~4 (
// Equation(s):
// \PC|Add3~4_combout  = (\PC|address [4] & (\PC|Add3~3  $ (GND))) # (!\PC|address [4] & (!\PC|Add3~3  & VCC))
// \PC|Add3~5  = CARRY((\PC|address [4] & !\PC|Add3~3 ))

	.dataa(gnd),
	.datab(\PC|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~3 ),
	.combout(\PC|Add3~4_combout ),
	.cout(\PC|Add3~5 ));
// synopsys translate_off
defparam \PC|Add3~4 .lut_mask = 16'hC30C;
defparam \PC|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \Prog_BUS_READ[4]~input (
	.i(Prog_BUS_READ[4]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[4]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[4]~input .bus_hold = "false";
defparam \Prog_BUS_READ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N22
cycloneiv_io_ibuf \Prog_BUS_READ[6]~input (
	.i(Prog_BUS_READ[6]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[6]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[6]~input .bus_hold = "false";
defparam \Prog_BUS_READ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N8
cycloneiv_io_ibuf \Prog_BUS_READ[8]~input (
	.i(Prog_BUS_READ[8]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[8]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[8]~input .bus_hold = "false";
defparam \Prog_BUS_READ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \Prog_BUS_READ[9]~input (
	.i(Prog_BUS_READ[9]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[9]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[9]~input .bus_hold = "false";
defparam \Prog_BUS_READ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[10]~input (
	.i(Prog_BUS_READ[10]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[10]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[10]~input .bus_hold = "false";
defparam \Prog_BUS_READ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneiv_lcell_comb \addrDecoding_Prog|Add0~0 (
// Equation(s):
// \addrDecoding_Prog|Add0~0_combout  = (dataOut_PC[6] & (dataOut_PC[7] $ (VCC))) # (!dataOut_PC[6] & (dataOut_PC[7] & VCC))
// \addrDecoding_Prog|Add0~1  = CARRY((dataOut_PC[6] & dataOut_PC[7]))

	.dataa(dataOut_PC[6]),
	.datab(dataOut_PC[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\addrDecoding_Prog|Add0~0_combout ),
	.cout(\addrDecoding_Prog|Add0~1 ));
// synopsys translate_off
defparam \addrDecoding_Prog|Add0~0 .lut_mask = 16'h6688;
defparam \addrDecoding_Prog|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneiv_lcell_comb \addrDecoding_Prog|Add0~3 (
// Equation(s):
// \addrDecoding_Prog|Add0~3_combout  = (dataOut_PC[8] & (\addrDecoding_Prog|Add0~1  & VCC)) # (!dataOut_PC[8] & (!\addrDecoding_Prog|Add0~1 ))
// \addrDecoding_Prog|Add0~4  = CARRY((!dataOut_PC[8] & !\addrDecoding_Prog|Add0~1 ))

	.dataa(dataOut_PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addrDecoding_Prog|Add0~1 ),
	.combout(\addrDecoding_Prog|Add0~3_combout ),
	.cout(\addrDecoding_Prog|Add0~4 ));
// synopsys translate_off
defparam \addrDecoding_Prog|Add0~3 .lut_mask = 16'hA505;
defparam \addrDecoding_Prog|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneiv_lcell_comb \addrDecoding_Prog|Add0~6 (
// Equation(s):
// \addrDecoding_Prog|Add0~6_combout  = (dataOut_PC[9] & ((GND) # (!\addrDecoding_Prog|Add0~4 ))) # (!dataOut_PC[9] & (\addrDecoding_Prog|Add0~4  $ (GND)))
// \addrDecoding_Prog|Add0~7  = CARRY((dataOut_PC[9]) # (!\addrDecoding_Prog|Add0~4 ))

	.dataa(gnd),
	.datab(dataOut_PC[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addrDecoding_Prog|Add0~4 ),
	.combout(\addrDecoding_Prog|Add0~6_combout ),
	.cout(\addrDecoding_Prog|Add0~7 ));
// synopsys translate_off
defparam \addrDecoding_Prog|Add0~6 .lut_mask = 16'h3CCF;
defparam \addrDecoding_Prog|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneiv_lcell_comb \addrDecoding_Prog|Add0~9 (
// Equation(s):
// \addrDecoding_Prog|Add0~9_combout  = (dataOut_PC[10] & (\addrDecoding_Prog|Add0~7  & VCC)) # (!dataOut_PC[10] & (!\addrDecoding_Prog|Add0~7 ))
// \addrDecoding_Prog|Add0~10  = CARRY((!dataOut_PC[10] & !\addrDecoding_Prog|Add0~7 ))

	.dataa(gnd),
	.datab(dataOut_PC[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addrDecoding_Prog|Add0~7 ),
	.combout(\addrDecoding_Prog|Add0~9_combout ),
	.cout(\addrDecoding_Prog|Add0~10 ));
// synopsys translate_off
defparam \addrDecoding_Prog|Add0~9 .lut_mask = 16'hC303;
defparam \addrDecoding_Prog|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneiv_lcell_comb \addrDecoding_Prog|Add0~12 (
// Equation(s):
// \addrDecoding_Prog|Add0~12_combout  = dataOut_PC[11] $ (!\addrDecoding_Prog|Add0~10 )

	.dataa(dataOut_PC[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\addrDecoding_Prog|Add0~10 ),
	.combout(\addrDecoding_Prog|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|Add0~12 .lut_mask = 16'hA5A5;
defparam \addrDecoding_Prog|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[15]~input (
	.i(Prog_BUS_READ[15]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[15]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[15]~input .bus_hold = "false";
defparam \Prog_BUS_READ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y38_N0
cycloneiv_ram_block \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({addressCorrection_mem1[9],addressCorrection_mem1[8],addressCorrection_mem1[7],addressCorrection_mem1[6],addressCorrection_mem1[5],addressCorrection_mem1[4],addressCorrection_mem1[3],addressCorrection_mem1[2],addressCorrection_mem1[1],addressCorrection_mem1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Code.hex";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated|ALTSYNCRAM";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A0000000000000000000000001450000001FF0000000000000000000000000A500000000000000000000000000000000003200000000000000000100000000000000000000000000000000000000000003A0000001FF0000000A5000000000000000032000000125000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N28
cycloneiv_lcell_comb \dataOut_Inst_M[15] (
// Equation(s):
// dataOut_Inst_M[15] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(dataOut_Inst_M[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[15] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N12
cycloneiv_lcell_comb \tempOut[15] (
// Equation(s):
// tempOut[15] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[15]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[15]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[15]~input_o )))))

	.dataa(\Prog_BUS_READ[15]~input_o ),
	.datab(dataOut_Inst_M[15]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[15]),
	.cout());
// synopsys translate_off
defparam \tempOut[15] .lut_mask = 16'hACAA;
defparam \tempOut[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneiv_lcell_comb \dataOut_Extend[27] (
// Equation(s):
// dataOut_Extend[27] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[27] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneiv_lcell_comb \dataOut_Extend[26] (
// Equation(s):
// dataOut_Extend[26] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[26] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneiv_lcell_comb \dataOut_Extend[25] (
// Equation(s):
// dataOut_Extend[25] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[25] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneiv_lcell_comb \dataOut_Extend[24] (
// Equation(s):
// dataOut_Extend[24] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[24] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneiv_lcell_comb \dataOut_Extend[23] (
// Equation(s):
// dataOut_Extend[23] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[23] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneiv_lcell_comb \dataOut_Extend[22] (
// Equation(s):
// dataOut_Extend[22] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[22] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneiv_lcell_comb \dataOut_Extend[21] (
// Equation(s):
// dataOut_Extend[21] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[21] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneiv_lcell_comb \dataOut_Extend[20] (
// Equation(s):
// dataOut_Extend[20] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[20] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneiv_lcell_comb \dataOut_Extend[19] (
// Equation(s):
// dataOut_Extend[19] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[19] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneiv_lcell_comb \dataOut_Extend[18] (
// Equation(s):
// dataOut_Extend[18] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[18] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneiv_lcell_comb \dataOut_Extend[17] (
// Equation(s):
// dataOut_Extend[17] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[17] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneiv_lcell_comb \dataOut_Extend[16] (
// Equation(s):
// dataOut_Extend[16] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[16] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneiv_lcell_comb \dataOut_Extend[15] (
// Equation(s):
// dataOut_Extend[15] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[15] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \Prog_BUS_READ[14]~input (
	.i(Prog_BUS_READ[14]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[14]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[14]~input .bus_hold = "false";
defparam \Prog_BUS_READ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneiv_lcell_comb \dataOut_Inst_M[14] (
// Equation(s):
// dataOut_Inst_M[14] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[14] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneiv_lcell_comb \tempOut[14] (
// Equation(s):
// tempOut[14] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[14]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[14]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[14]~input_o )))))

	.dataa(\Prog_BUS_READ[14]~input_o ),
	.datab(dataOut_Inst_M[14]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[14]),
	.cout());
// synopsys translate_off
defparam \tempOut[14] .lut_mask = 16'hACAA;
defparam \tempOut[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneiv_lcell_comb \dataOut_Extend[14] (
// Equation(s):
// dataOut_Extend[14] = LCELL(tempOut[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[14]),
	.cin(gnd),
	.combout(dataOut_Extend[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[14] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[13]~input (
	.i(Prog_BUS_READ[13]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[13]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[13]~input .bus_hold = "false";
defparam \Prog_BUS_READ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneiv_lcell_comb \dataOut_Inst_M[13] (
// Equation(s):
// dataOut_Inst_M[13] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(dataOut_Inst_M[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[13] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneiv_lcell_comb \tempOut[13] (
// Equation(s):
// tempOut[13] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[13]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[13]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[13]~input_o )))))

	.dataa(\Prog_BUS_READ[13]~input_o ),
	.datab(dataOut_Inst_M[13]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[13]),
	.cout());
// synopsys translate_off
defparam \tempOut[13] .lut_mask = 16'hACAA;
defparam \tempOut[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneiv_lcell_comb \dataOut_Extend[13] (
// Equation(s):
// dataOut_Extend[13] = LCELL(tempOut[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[13]),
	.cin(gnd),
	.combout(dataOut_Extend[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[13] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneiv_lcell_comb \PC|address[6]~26 (
// Equation(s):
// \PC|address[6]~26_combout  = dataOut_Extend[6]
// \PC|address[6]~27  = CARRY(dataOut_Extend[6])

	.dataa(dataOut_Extend[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|address[6]~26_combout ),
	.cout(\PC|address[6]~27 ));
// synopsys translate_off
defparam \PC|address[6]~26 .lut_mask = 16'hAAAA;
defparam \PC|address[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneiv_lcell_comb \PC|address[7]~28 (
// Equation(s):
// \PC|address[7]~28_combout  = (dataOut_Extend[7] & (!\PC|address[6]~27  & VCC)) # (!dataOut_Extend[7] & (\PC|address[6]~27  $ (GND)))
// \PC|address[7]~29  = CARRY((!dataOut_Extend[7] & !\PC|address[6]~27 ))

	.dataa(dataOut_Extend[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[6]~27 ),
	.combout(\PC|address[7]~28_combout ),
	.cout(\PC|address[7]~29 ));
// synopsys translate_off
defparam \PC|address[7]~28 .lut_mask = 16'h5A05;
defparam \PC|address[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneiv_lcell_comb \PC|address[8]~30 (
// Equation(s):
// \PC|address[8]~30_combout  = (dataOut_Extend[8] & (\PC|address[7]~29  $ (GND))) # (!dataOut_Extend[8] & (!\PC|address[7]~29  & VCC))
// \PC|address[8]~31  = CARRY((dataOut_Extend[8] & !\PC|address[7]~29 ))

	.dataa(gnd),
	.datab(dataOut_Extend[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[7]~29 ),
	.combout(\PC|address[8]~30_combout ),
	.cout(\PC|address[8]~31 ));
// synopsys translate_off
defparam \PC|address[8]~30 .lut_mask = 16'hC30C;
defparam \PC|address[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneiv_lcell_comb \PC|address[9]~32 (
// Equation(s):
// \PC|address[9]~32_combout  = (dataOut_Extend[9] & (!\PC|address[8]~31 )) # (!dataOut_Extend[9] & ((\PC|address[8]~31 ) # (GND)))
// \PC|address[9]~33  = CARRY((!\PC|address[8]~31 ) # (!dataOut_Extend[9]))

	.dataa(gnd),
	.datab(dataOut_Extend[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[8]~31 ),
	.combout(\PC|address[9]~32_combout ),
	.cout(\PC|address[9]~33 ));
// synopsys translate_off
defparam \PC|address[9]~32 .lut_mask = 16'h3C3F;
defparam \PC|address[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneiv_lcell_comb \PC|address[10]~34 (
// Equation(s):
// \PC|address[10]~34_combout  = (dataOut_Extend[10] & (\PC|address[9]~33  $ (GND))) # (!dataOut_Extend[10] & (!\PC|address[9]~33  & VCC))
// \PC|address[10]~35  = CARRY((dataOut_Extend[10] & !\PC|address[9]~33 ))

	.dataa(gnd),
	.datab(dataOut_Extend[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[9]~33 ),
	.combout(\PC|address[10]~34_combout ),
	.cout(\PC|address[10]~35 ));
// synopsys translate_off
defparam \PC|address[10]~34 .lut_mask = 16'hC30C;
defparam \PC|address[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneiv_lcell_comb \PC|address[11]~36 (
// Equation(s):
// \PC|address[11]~36_combout  = (dataOut_Extend[11] & (!\PC|address[10]~35  & VCC)) # (!dataOut_Extend[11] & (\PC|address[10]~35  $ (GND)))
// \PC|address[11]~37  = CARRY((!dataOut_Extend[11] & !\PC|address[10]~35 ))

	.dataa(dataOut_Extend[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[10]~35 ),
	.combout(\PC|address[11]~36_combout ),
	.cout(\PC|address[11]~37 ));
// synopsys translate_off
defparam \PC|address[11]~36 .lut_mask = 16'h5A05;
defparam \PC|address[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneiv_lcell_comb \PC|address[12]~38 (
// Equation(s):
// \PC|address[12]~38_combout  = (dataOut_Extend[12] & ((\PC|address[11]~37 ) # (GND))) # (!dataOut_Extend[12] & (!\PC|address[11]~37 ))
// \PC|address[12]~39  = CARRY((dataOut_Extend[12]) # (!\PC|address[11]~37 ))

	.dataa(dataOut_Extend[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[11]~37 ),
	.combout(\PC|address[12]~38_combout ),
	.cout(\PC|address[12]~39 ));
// synopsys translate_off
defparam \PC|address[12]~38 .lut_mask = 16'hA5AF;
defparam \PC|address[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneiv_lcell_comb \PC|address[13]~40 (
// Equation(s):
// \PC|address[13]~40_combout  = (dataOut_Extend[13] & (!\PC|address[12]~39 )) # (!dataOut_Extend[13] & ((\PC|address[12]~39 ) # (GND)))
// \PC|address[13]~41  = CARRY((!\PC|address[12]~39 ) # (!dataOut_Extend[13]))

	.dataa(dataOut_Extend[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[12]~39 ),
	.combout(\PC|address[13]~40_combout ),
	.cout(\PC|address[13]~41 ));
// synopsys translate_off
defparam \PC|address[13]~40 .lut_mask = 16'h5A5F;
defparam \PC|address[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneiv_lcell_comb \PC|address[14]~42 (
// Equation(s):
// \PC|address[14]~42_combout  = (dataOut_Extend[14] & (\PC|address[13]~41  $ (GND))) # (!dataOut_Extend[14] & (!\PC|address[13]~41  & VCC))
// \PC|address[14]~43  = CARRY((dataOut_Extend[14] & !\PC|address[13]~41 ))

	.dataa(gnd),
	.datab(dataOut_Extend[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[13]~41 ),
	.combout(\PC|address[14]~42_combout ),
	.cout(\PC|address[14]~43 ));
// synopsys translate_off
defparam \PC|address[14]~42 .lut_mask = 16'hC30C;
defparam \PC|address[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneiv_lcell_comb \PC|address[15]~44 (
// Equation(s):
// \PC|address[15]~44_combout  = (dataOut_Extend[15] & (!\PC|address[14]~43 )) # (!dataOut_Extend[15] & ((\PC|address[14]~43 ) # (GND)))
// \PC|address[15]~45  = CARRY((!\PC|address[14]~43 ) # (!dataOut_Extend[15]))

	.dataa(dataOut_Extend[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[14]~43 ),
	.combout(\PC|address[15]~44_combout ),
	.cout(\PC|address[15]~45 ));
// synopsys translate_off
defparam \PC|address[15]~44 .lut_mask = 16'h5A5F;
defparam \PC|address[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneiv_lcell_comb \PC|address[16]~46 (
// Equation(s):
// \PC|address[16]~46_combout  = (dataOut_Extend[16] & (\PC|address[15]~45  $ (GND))) # (!dataOut_Extend[16] & (!\PC|address[15]~45  & VCC))
// \PC|address[16]~47  = CARRY((dataOut_Extend[16] & !\PC|address[15]~45 ))

	.dataa(dataOut_Extend[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[15]~45 ),
	.combout(\PC|address[16]~46_combout ),
	.cout(\PC|address[16]~47 ));
// synopsys translate_off
defparam \PC|address[16]~46 .lut_mask = 16'hA50A;
defparam \PC|address[16]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneiv_lcell_comb \PC|address[17]~48 (
// Equation(s):
// \PC|address[17]~48_combout  = (dataOut_Extend[17] & (!\PC|address[16]~47 )) # (!dataOut_Extend[17] & ((\PC|address[16]~47 ) # (GND)))
// \PC|address[17]~49  = CARRY((!\PC|address[16]~47 ) # (!dataOut_Extend[17]))

	.dataa(gnd),
	.datab(dataOut_Extend[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[16]~47 ),
	.combout(\PC|address[17]~48_combout ),
	.cout(\PC|address[17]~49 ));
// synopsys translate_off
defparam \PC|address[17]~48 .lut_mask = 16'h3C3F;
defparam \PC|address[17]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneiv_lcell_comb \PC|address[18]~50 (
// Equation(s):
// \PC|address[18]~50_combout  = (dataOut_Extend[18] & (\PC|address[17]~49  $ (GND))) # (!dataOut_Extend[18] & (!\PC|address[17]~49  & VCC))
// \PC|address[18]~51  = CARRY((dataOut_Extend[18] & !\PC|address[17]~49 ))

	.dataa(dataOut_Extend[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[17]~49 ),
	.combout(\PC|address[18]~50_combout ),
	.cout(\PC|address[18]~51 ));
// synopsys translate_off
defparam \PC|address[18]~50 .lut_mask = 16'hA50A;
defparam \PC|address[18]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneiv_lcell_comb \PC|address[19]~52 (
// Equation(s):
// \PC|address[19]~52_combout  = (dataOut_Extend[19] & (!\PC|address[18]~51 )) # (!dataOut_Extend[19] & ((\PC|address[18]~51 ) # (GND)))
// \PC|address[19]~53  = CARRY((!\PC|address[18]~51 ) # (!dataOut_Extend[19]))

	.dataa(dataOut_Extend[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[18]~51 ),
	.combout(\PC|address[19]~52_combout ),
	.cout(\PC|address[19]~53 ));
// synopsys translate_off
defparam \PC|address[19]~52 .lut_mask = 16'h5A5F;
defparam \PC|address[19]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneiv_lcell_comb \PC|address[20]~54 (
// Equation(s):
// \PC|address[20]~54_combout  = (dataOut_Extend[20] & (\PC|address[19]~53  $ (GND))) # (!dataOut_Extend[20] & (!\PC|address[19]~53  & VCC))
// \PC|address[20]~55  = CARRY((dataOut_Extend[20] & !\PC|address[19]~53 ))

	.dataa(gnd),
	.datab(dataOut_Extend[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[19]~53 ),
	.combout(\PC|address[20]~54_combout ),
	.cout(\PC|address[20]~55 ));
// synopsys translate_off
defparam \PC|address[20]~54 .lut_mask = 16'hC30C;
defparam \PC|address[20]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneiv_lcell_comb \PC|address[21]~56 (
// Equation(s):
// \PC|address[21]~56_combout  = (dataOut_Extend[21] & (!\PC|address[20]~55 )) # (!dataOut_Extend[21] & ((\PC|address[20]~55 ) # (GND)))
// \PC|address[21]~57  = CARRY((!\PC|address[20]~55 ) # (!dataOut_Extend[21]))

	.dataa(dataOut_Extend[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[20]~55 ),
	.combout(\PC|address[21]~56_combout ),
	.cout(\PC|address[21]~57 ));
// synopsys translate_off
defparam \PC|address[21]~56 .lut_mask = 16'h5A5F;
defparam \PC|address[21]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneiv_lcell_comb \PC|address[22]~58 (
// Equation(s):
// \PC|address[22]~58_combout  = (dataOut_Extend[22] & (\PC|address[21]~57  $ (GND))) # (!dataOut_Extend[22] & (!\PC|address[21]~57  & VCC))
// \PC|address[22]~59  = CARRY((dataOut_Extend[22] & !\PC|address[21]~57 ))

	.dataa(gnd),
	.datab(dataOut_Extend[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[21]~57 ),
	.combout(\PC|address[22]~58_combout ),
	.cout(\PC|address[22]~59 ));
// synopsys translate_off
defparam \PC|address[22]~58 .lut_mask = 16'hC30C;
defparam \PC|address[22]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneiv_lcell_comb \PC|address[23]~60 (
// Equation(s):
// \PC|address[23]~60_combout  = (dataOut_Extend[23] & (!\PC|address[22]~59 )) # (!dataOut_Extend[23] & ((\PC|address[22]~59 ) # (GND)))
// \PC|address[23]~61  = CARRY((!\PC|address[22]~59 ) # (!dataOut_Extend[23]))

	.dataa(dataOut_Extend[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[22]~59 ),
	.combout(\PC|address[23]~60_combout ),
	.cout(\PC|address[23]~61 ));
// synopsys translate_off
defparam \PC|address[23]~60 .lut_mask = 16'h5A5F;
defparam \PC|address[23]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneiv_lcell_comb \PC|address[24]~62 (
// Equation(s):
// \PC|address[24]~62_combout  = (dataOut_Extend[24] & (\PC|address[23]~61  $ (GND))) # (!dataOut_Extend[24] & (!\PC|address[23]~61  & VCC))
// \PC|address[24]~63  = CARRY((dataOut_Extend[24] & !\PC|address[23]~61 ))

	.dataa(dataOut_Extend[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[23]~61 ),
	.combout(\PC|address[24]~62_combout ),
	.cout(\PC|address[24]~63 ));
// synopsys translate_off
defparam \PC|address[24]~62 .lut_mask = 16'hA50A;
defparam \PC|address[24]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneiv_lcell_comb \PC|address[25]~64 (
// Equation(s):
// \PC|address[25]~64_combout  = (dataOut_Extend[25] & (!\PC|address[24]~63 )) # (!dataOut_Extend[25] & ((\PC|address[24]~63 ) # (GND)))
// \PC|address[25]~65  = CARRY((!\PC|address[24]~63 ) # (!dataOut_Extend[25]))

	.dataa(dataOut_Extend[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[24]~63 ),
	.combout(\PC|address[25]~64_combout ),
	.cout(\PC|address[25]~65 ));
// synopsys translate_off
defparam \PC|address[25]~64 .lut_mask = 16'h5A5F;
defparam \PC|address[25]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneiv_lcell_comb \PC|address[26]~66 (
// Equation(s):
// \PC|address[26]~66_combout  = (dataOut_Extend[26] & (\PC|address[25]~65  $ (GND))) # (!dataOut_Extend[26] & (!\PC|address[25]~65  & VCC))
// \PC|address[26]~67  = CARRY((dataOut_Extend[26] & !\PC|address[25]~65 ))

	.dataa(gnd),
	.datab(dataOut_Extend[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[25]~65 ),
	.combout(\PC|address[26]~66_combout ),
	.cout(\PC|address[26]~67 ));
// synopsys translate_off
defparam \PC|address[26]~66 .lut_mask = 16'hC30C;
defparam \PC|address[26]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneiv_lcell_comb \PC|address[27]~68 (
// Equation(s):
// \PC|address[27]~68_combout  = (dataOut_Extend[27] & (!\PC|address[26]~67 )) # (!dataOut_Extend[27] & ((\PC|address[26]~67 ) # (GND)))
// \PC|address[27]~69  = CARRY((!\PC|address[26]~67 ) # (!dataOut_Extend[27]))

	.dataa(gnd),
	.datab(dataOut_Extend[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[26]~67 ),
	.combout(\PC|address[27]~68_combout ),
	.cout(\PC|address[27]~69 ));
// synopsys translate_off
defparam \PC|address[27]~68 .lut_mask = 16'h3C3F;
defparam \PC|address[27]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X65_Y39_N0
cycloneiv_ram_block \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({addressCorrection_mem1[9],addressCorrection_mem1[8],addressCorrection_mem1[7],addressCorrection_mem1[6],addressCorrection_mem1[5],addressCorrection_mem1[4],addressCorrection_mem1[3],addressCorrection_mem1[2],addressCorrection_mem1[1],addressCorrection_mem1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Code.hex";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated|ALTSYNCRAM";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000001B90000000000000000000000001020000001C40000000000000000000000001000000000000000000000000001C90000001B20000000000000001D70000001D00000001D00000000000000000000000001B90000001C40000001000000001C90000001B20000001000000001D00000001D00000001D0000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneiv_lcell_comb \dataOut_Inst_M[31] (
// Equation(s):
// dataOut_Inst_M[31] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(dataOut_Inst_M[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[31] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N22
cycloneiv_io_ibuf \Prog_BUS_READ[31]~input (
	.i(Prog_BUS_READ[31]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[31]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[31]~input .bus_hold = "false";
defparam \Prog_BUS_READ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneiv_lcell_comb \tempOut[31] (
// Equation(s):
// tempOut[31] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[31]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[31])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[31]~input_o ))))))

	.dataa(dataOut_Inst_M[31]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[31]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[31]),
	.cout());
// synopsys translate_off
defparam \tempOut[31] .lut_mask = 16'hE2F0;
defparam \tempOut[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneiv_lcell_comb \dataOut_Inst_M[30] (
// Equation(s):
// dataOut_Inst_M[30] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[30] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \Prog_BUS_READ[30]~input (
	.i(Prog_BUS_READ[30]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[30]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[30]~input .bus_hold = "false";
defparam \Prog_BUS_READ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneiv_lcell_comb \tempOut[30] (
// Equation(s):
// tempOut[30] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & ((\Prog_BUS_READ[30]~input_o ))) # (!\addrDecoding_Prog|LessThan0~5_combout  & (dataOut_Inst_M[30])))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (((\Prog_BUS_READ[30]~input_o )))))

	.dataa(dataOut_Inst_M[30]),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\Prog_BUS_READ[30]~input_o ),
	.cin(gnd),
	.combout(tempOut[30]),
	.cout());
// synopsys translate_off
defparam \tempOut[30] .lut_mask = 16'hFB08;
defparam \tempOut[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N15
cycloneiv_io_ibuf \Prog_BUS_READ[26]~input (
	.i(Prog_BUS_READ[26]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[26]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[26]~input .bus_hold = "false";
defparam \Prog_BUS_READ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneiv_lcell_comb \dataOut_Inst_M[26] (
// Equation(s):
// dataOut_Inst_M[26] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(dataOut_Inst_M[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[26] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneiv_lcell_comb \tempOut[26] (
// Equation(s):
// tempOut[26] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[26]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[26]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[26]~input_o )))))

	.dataa(\Prog_BUS_READ[26]~input_o ),
	.datab(dataOut_Inst_M[26]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[26]),
	.cout());
// synopsys translate_off
defparam \tempOut[26] .lut_mask = 16'hACAA;
defparam \tempOut[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneiv_lcell_comb \dataOut_Inst_M[28] (
// Equation(s):
// dataOut_Inst_M[28] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(dataOut_Inst_M[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[28] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[28]~input (
	.i(Prog_BUS_READ[28]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[28]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[28]~input .bus_hold = "false";
defparam \Prog_BUS_READ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneiv_lcell_comb \tempOut[28] (
// Equation(s):
// tempOut[28] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[28]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[28])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[28]~input_o ))))))

	.dataa(dataOut_Inst_M[28]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[28]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[28]),
	.cout());
// synopsys translate_off
defparam \tempOut[28] .lut_mask = 16'hE2F0;
defparam \tempOut[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneiv_lcell_comb \Control|Decoder1~0 (
// Equation(s):
// \Control|Decoder1~0_combout  = (!tempOut[29] & (!tempOut[26] & !tempOut[28]))

	.dataa(tempOut[29]),
	.datab(gnd),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Decoder1~0 .lut_mask = 16'h0005;
defparam \Control|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneiv_lcell_comb \ctrl0[0] (
// Equation(s):
// ctrl0[0] = LCELL((!tempOut[31] & (tempOut[27] & (!tempOut[30] & \Control|Decoder1~0_combout ))))

	.dataa(tempOut[31]),
	.datab(tempOut[27]),
	.datac(tempOut[30]),
	.datad(\Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(ctrl0[0]),
	.cout());
// synopsys translate_off
defparam \ctrl0[0] .lut_mask = 16'h0400;
defparam \ctrl0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneiv_lcell_comb \PC|resetControl~0 (
// Equation(s):
// \PC|resetControl~0_combout  = (!\zeroFlag~combout  & (ctrl1[1] & !ctrl0[0]))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(ctrl0[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|resetControl~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|resetControl~0 .lut_mask = 16'h0404;
defparam \PC|resetControl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G26
cycloneiv_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \PC|resetControl (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|resetControl~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|resetControl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|resetControl .is_wysiwyg = "true";
defparam \PC|resetControl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneiv_lcell_comb reset_control(
// Equation(s):
// \reset_control~combout  = LCELL(\PC|resetControl~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|resetControl~q ),
	.cin(gnd),
	.combout(\reset_control~combout ),
	.cout());
// synopsys translate_off
defparam reset_control.lut_mask = 16'hFF00;
defparam reset_control.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \IMM|output_data[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[26]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[26] .is_wysiwyg = "true";
defparam \IMM|output_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneiv_lcell_comb \dataOut_Imm[26] (
// Equation(s):
// dataOut_Imm[26] = LCELL(\IMM|output_data [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [26]),
	.cin(gnd),
	.combout(dataOut_Imm[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[26] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \IMM|output_data[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[25]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[25] .is_wysiwyg = "true";
defparam \IMM|output_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneiv_lcell_comb \dataOut_Imm[25] (
// Equation(s):
// dataOut_Imm[25] = LCELL(\IMM|output_data [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [25]),
	.cin(gnd),
	.combout(dataOut_Imm[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[25] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \IMM|output_data[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[24]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[24] .is_wysiwyg = "true";
defparam \IMM|output_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneiv_lcell_comb \dataOut_Imm[24] (
// Equation(s):
// dataOut_Imm[24] = LCELL(\IMM|output_data [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[24] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N5
dffeas \IMM|output_data[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[23]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[23] .is_wysiwyg = "true";
defparam \IMM|output_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneiv_lcell_comb \dataOut_Imm[23] (
// Equation(s):
// dataOut_Imm[23] = LCELL(\IMM|output_data [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[23] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \IMM|output_data[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[21]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[21] .is_wysiwyg = "true";
defparam \IMM|output_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneiv_lcell_comb \dataOut_Imm[21] (
// Equation(s):
// dataOut_Imm[21] = LCELL(\IMM|output_data [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[21] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \IMM|output_data[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[19]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[19] .is_wysiwyg = "true";
defparam \IMM|output_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneiv_lcell_comb \dataOut_Imm[19] (
// Equation(s):
// dataOut_Imm[19] = LCELL(\IMM|output_data [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [19]),
	.cin(gnd),
	.combout(dataOut_Imm[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[19] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \IMM|output_data[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[18]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[18] .is_wysiwyg = "true";
defparam \IMM|output_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneiv_lcell_comb \dataOut_Imm[18] (
// Equation(s):
// dataOut_Imm[18] = LCELL(\IMM|output_data [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [18]),
	.cin(gnd),
	.combout(dataOut_Imm[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[18] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \IMM|output_data[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[17]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[17] .is_wysiwyg = "true";
defparam \IMM|output_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneiv_lcell_comb \dataOut_Imm[17] (
// Equation(s):
// dataOut_Imm[17] = LCELL(\IMM|output_data [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [17]),
	.cin(gnd),
	.combout(dataOut_Imm[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[17] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \IMM|output_data[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[16]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[16] .is_wysiwyg = "true";
defparam \IMM|output_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneiv_lcell_comb \dataOut_Imm[16] (
// Equation(s):
// dataOut_Imm[16] = LCELL(\IMM|output_data [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[16] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \IMM|output_data[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[14]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[14] .is_wysiwyg = "true";
defparam \IMM|output_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneiv_lcell_comb \dataOut_Imm[14] (
// Equation(s):
// dataOut_Imm[14] = LCELL(\IMM|output_data [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [14]),
	.cin(gnd),
	.combout(dataOut_Imm[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[14] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \IMM|output_data[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[13]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[13] .is_wysiwyg = "true";
defparam \IMM|output_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneiv_lcell_comb \dataOut_Imm[13] (
// Equation(s):
// dataOut_Imm[13] = LCELL(\IMM|output_data [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [13]),
	.cin(gnd),
	.combout(dataOut_Imm[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[13] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \IMM|output_data[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[12]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[12] .is_wysiwyg = "true";
defparam \IMM|output_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneiv_lcell_comb \dataOut_Imm[12] (
// Equation(s):
// dataOut_Imm[12] = LCELL(\IMM|output_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [12]),
	.cin(gnd),
	.combout(dataOut_Imm[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[12] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N15
dffeas \IMM|output_data[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[11]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[11] .is_wysiwyg = "true";
defparam \IMM|output_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneiv_lcell_comb \dataOut_Imm[11] (
// Equation(s):
// dataOut_Imm[11] = LCELL(\IMM|output_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [11]),
	.cin(gnd),
	.combout(dataOut_Imm[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[11] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N21
dffeas \IMM|output_data[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[10]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[10] .is_wysiwyg = "true";
defparam \IMM|output_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N8
cycloneiv_lcell_comb \dataOut_Imm[10] (
// Equation(s):
// dataOut_Imm[10] = LCELL(\IMM|output_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [10]),
	.cin(gnd),
	.combout(dataOut_Imm[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[10] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N25
dffeas \IMM|output_data[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[9]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[9] .is_wysiwyg = "true";
defparam \IMM|output_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N30
cycloneiv_lcell_comb \dataOut_Imm[9] (
// Equation(s):
// dataOut_Imm[9] = LCELL(\IMM|output_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [9]),
	.cin(gnd),
	.combout(dataOut_Imm[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[9] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \IMM|output_data[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[8]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[8] .is_wysiwyg = "true";
defparam \IMM|output_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneiv_lcell_comb \dataOut_Imm[8] (
// Equation(s):
// dataOut_Imm[8] = LCELL(\IMM|output_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[8] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N15
dffeas \IMM|output_data[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[7]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[7] .is_wysiwyg = "true";
defparam \IMM|output_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N8
cycloneiv_lcell_comb \dataOut_Imm[7] (
// Equation(s):
// dataOut_Imm[7] = LCELL(\IMM|output_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[7] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N13
dffeas \IMM|output_data[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[6]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[6] .is_wysiwyg = "true";
defparam \IMM|output_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N26
cycloneiv_lcell_comb \dataOut_Imm[6] (
// Equation(s):
// dataOut_Imm[6] = LCELL(\IMM|output_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [6]),
	.cin(gnd),
	.combout(dataOut_Imm[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[6] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[3]~input (
	.i(Prog_BUS_READ[3]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[3]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[3]~input .bus_hold = "false";
defparam \Prog_BUS_READ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y40_N0
cycloneiv_ram_block \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({addressCorrection_mem1[9],addressCorrection_mem1[8],addressCorrection_mem1[7],addressCorrection_mem1[6],addressCorrection_mem1[5],addressCorrection_mem1[4],addressCorrection_mem1[3],addressCorrection_mem1[2],addressCorrection_mem1[1],addressCorrection_mem1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Code.hex";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated|ALTSYNCRAM";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000014B0000000000000000000000000DC0000001E80000000000000000000000000A80000000000000000000000001F000000001B0000000000000000DF0000000A00000001F00000000000000000000000000AB0000001EC0000000A80000001F000000001B0000000080000001F00000000A00000001E8000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N18
cycloneiv_lcell_comb \dataOut_Inst_M[3] (
// Equation(s):
// dataOut_Inst_M[3] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(dataOut_Inst_M[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[3] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N26
cycloneiv_lcell_comb \tempOut[3] (
// Equation(s):
// tempOut[3] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[3]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[3]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[3]~input_o )))))

	.dataa(\Prog_BUS_READ[3]~input_o ),
	.datab(dataOut_Inst_M[3]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[3]),
	.cout());
// synopsys translate_off
defparam \tempOut[3] .lut_mask = 16'hACAA;
defparam \tempOut[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N6
cycloneiv_lcell_comb \dataOut_Extend[3] (
// Equation(s):
// dataOut_Extend[3] = LCELL(tempOut[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[3] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N7
dffeas \IMM|output_data[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[3]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[3] .is_wysiwyg = "true";
defparam \IMM|output_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N30
cycloneiv_lcell_comb \dataOut_Imm[3] (
// Equation(s):
// dataOut_Imm[3] = LCELL(\IMM|output_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [3]),
	.cin(gnd),
	.combout(dataOut_Imm[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[3] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneiv_lcell_comb \dataOut_Inst_M[2] (
// Equation(s):
// dataOut_Inst_M[2] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[2] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \Prog_BUS_READ[2]~input (
	.i(Prog_BUS_READ[2]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[2]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[2]~input .bus_hold = "false";
defparam \Prog_BUS_READ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneiv_lcell_comb \tempOut[2] (
// Equation(s):
// tempOut[2] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[2]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[2])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[2]~input_o ))))))

	.dataa(dataOut_Inst_M[2]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[2]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[2]),
	.cout());
// synopsys translate_off
defparam \tempOut[2] .lut_mask = 16'hE2F0;
defparam \tempOut[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneiv_lcell_comb \dataOut_Extend[2] (
// Equation(s):
// dataOut_Extend[2] = LCELL(tempOut[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[2]),
	.cin(gnd),
	.combout(dataOut_Extend[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[2] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \IMM|output_data[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[2]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[2] .is_wysiwyg = "true";
defparam \IMM|output_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneiv_lcell_comb \dataOut_Imm[2] (
// Equation(s):
// dataOut_Imm[2] = LCELL(\IMM|output_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [2]),
	.cin(gnd),
	.combout(dataOut_Imm[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[2] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[1]~input (
	.i(Prog_BUS_READ[1]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[1]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[1]~input .bus_hold = "false";
defparam \Prog_BUS_READ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneiv_lcell_comb \dataOut_Inst_M[1] (
// Equation(s):
// dataOut_Inst_M[1] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(dataOut_Inst_M[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[1] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneiv_lcell_comb \tempOut[1] (
// Equation(s):
// tempOut[1] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[1]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[1]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[1]~input_o )))))

	.dataa(\Prog_BUS_READ[1]~input_o ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(dataOut_Inst_M[1]),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[1]),
	.cout());
// synopsys translate_off
defparam \tempOut[1] .lut_mask = 16'hB8AA;
defparam \tempOut[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneiv_lcell_comb \dataOut_Extend[1] (
// Equation(s):
// dataOut_Extend[1] = LCELL(tempOut[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[1] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \IMM|output_data[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[1]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[1] .is_wysiwyg = "true";
defparam \IMM|output_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneiv_lcell_comb \dataOut_Imm[1] (
// Equation(s):
// dataOut_Imm[1] = LCELL(\IMM|output_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [1]),
	.cin(gnd),
	.combout(dataOut_Imm[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[1] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneiv_lcell_comb \dataOut_Extend[0] (
// Equation(s):
// dataOut_Extend[0] = LCELL(tempOut[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[0]),
	.cin(gnd),
	.combout(dataOut_Extend[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[0] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \IMM|output_data[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[0]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[0] .is_wysiwyg = "true";
defparam \IMM|output_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneiv_lcell_comb \dataOut_Imm[0] (
// Equation(s):
// dataOut_Imm[0] = LCELL(\IMM|output_data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[0] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneiv_lcell_comb \PC|Add1~0 (
// Equation(s):
// \PC|Add1~0_combout  = (dataOut_Imm[0] & (\PC|address [0] $ (VCC))) # (!dataOut_Imm[0] & (\PC|address [0] & VCC))
// \PC|Add1~1  = CARRY((dataOut_Imm[0] & \PC|address [0]))

	.dataa(dataOut_Imm[0]),
	.datab(\PC|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|Add1~0_combout ),
	.cout(\PC|Add1~1 ));
// synopsys translate_off
defparam \PC|Add1~0 .lut_mask = 16'h6688;
defparam \PC|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneiv_lcell_comb \PC|address~78 (
// Equation(s):
// \PC|address~78_combout  = (ctrl0[0] & ((dataOut_Extend[0]))) # (!ctrl0[0] & (\PC|Add1~0_combout ))

	.dataa(gnd),
	.datab(ctrl0[0]),
	.datac(\PC|Add1~0_combout ),
	.datad(dataOut_Extend[0]),
	.cin(gnd),
	.combout(\PC|address~78_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address~78 .lut_mask = 16'hFC30;
defparam \PC|address~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneiv_lcell_comb \PC|address[1]~79 (
// Equation(s):
// \PC|address[1]~79_combout  = (ctrl0[0]) # ((!\zeroFlag~combout  & ctrl1[1]))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(ctrl0[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|address[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[1]~79 .lut_mask = 16'hF4F4;
defparam \PC|address[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \PC|address[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address~78_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|address[1]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[0] .is_wysiwyg = "true";
defparam \PC|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneiv_lcell_comb \PC|Add1~2 (
// Equation(s):
// \PC|Add1~2_combout  = (dataOut_Imm[1] & ((\PC|address [1] & (\PC|Add1~1  & VCC)) # (!\PC|address [1] & (!\PC|Add1~1 )))) # (!dataOut_Imm[1] & ((\PC|address [1] & (!\PC|Add1~1 )) # (!\PC|address [1] & ((\PC|Add1~1 ) # (GND)))))
// \PC|Add1~3  = CARRY((dataOut_Imm[1] & (!\PC|address [1] & !\PC|Add1~1 )) # (!dataOut_Imm[1] & ((!\PC|Add1~1 ) # (!\PC|address [1]))))

	.dataa(dataOut_Imm[1]),
	.datab(\PC|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~1 ),
	.combout(\PC|Add1~2_combout ),
	.cout(\PC|Add1~3 ));
// synopsys translate_off
defparam \PC|Add1~2 .lut_mask = 16'h9617;
defparam \PC|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneiv_lcell_comb \PC|address~80 (
// Equation(s):
// \PC|address~80_combout  = (ctrl0[0] & ((dataOut_Extend[1]))) # (!ctrl0[0] & (\PC|Add1~2_combout ))

	.dataa(\PC|Add1~2_combout ),
	.datab(gnd),
	.datac(ctrl0[0]),
	.datad(dataOut_Extend[1]),
	.cin(gnd),
	.combout(\PC|address~80_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address~80 .lut_mask = 16'hFA0A;
defparam \PC|address~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \PC|address[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address~80_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|address[1]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[1] .is_wysiwyg = "true";
defparam \PC|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneiv_lcell_comb \PC|Add1~4 (
// Equation(s):
// \PC|Add1~4_combout  = ((\PC|address [2] $ (dataOut_Imm[2] $ (!\PC|Add1~3 )))) # (GND)
// \PC|Add1~5  = CARRY((\PC|address [2] & ((dataOut_Imm[2]) # (!\PC|Add1~3 ))) # (!\PC|address [2] & (dataOut_Imm[2] & !\PC|Add1~3 )))

	.dataa(\PC|address [2]),
	.datab(dataOut_Imm[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~3 ),
	.combout(\PC|Add1~4_combout ),
	.cout(\PC|Add1~5 ));
// synopsys translate_off
defparam \PC|Add1~4 .lut_mask = 16'h698E;
defparam \PC|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneiv_lcell_comb \PC|Add1~6 (
// Equation(s):
// \PC|Add1~6_combout  = (\PC|address [3] & ((dataOut_Imm[3] & (\PC|Add1~5  & VCC)) # (!dataOut_Imm[3] & (!\PC|Add1~5 )))) # (!\PC|address [3] & ((dataOut_Imm[3] & (!\PC|Add1~5 )) # (!dataOut_Imm[3] & ((\PC|Add1~5 ) # (GND)))))
// \PC|Add1~7  = CARRY((\PC|address [3] & (!dataOut_Imm[3] & !\PC|Add1~5 )) # (!\PC|address [3] & ((!\PC|Add1~5 ) # (!dataOut_Imm[3]))))

	.dataa(\PC|address [3]),
	.datab(dataOut_Imm[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~5 ),
	.combout(\PC|Add1~6_combout ),
	.cout(\PC|Add1~7 ));
// synopsys translate_off
defparam \PC|Add1~6 .lut_mask = 16'h9617;
defparam \PC|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneiv_lcell_comb \PC|Add1~8 (
// Equation(s):
// \PC|Add1~8_combout  = ((dataOut_Imm[4] $ (\PC|address [4] $ (!\PC|Add1~7 )))) # (GND)
// \PC|Add1~9  = CARRY((dataOut_Imm[4] & ((\PC|address [4]) # (!\PC|Add1~7 ))) # (!dataOut_Imm[4] & (\PC|address [4] & !\PC|Add1~7 )))

	.dataa(dataOut_Imm[4]),
	.datab(\PC|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~7 ),
	.combout(\PC|Add1~8_combout ),
	.cout(\PC|Add1~9 ));
// synopsys translate_off
defparam \PC|Add1~8 .lut_mask = 16'h698E;
defparam \PC|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneiv_lcell_comb \PC|Add1~10 (
// Equation(s):
// \PC|Add1~10_combout  = (\PC|address [5] & ((dataOut_Imm[5] & (\PC|Add1~9  & VCC)) # (!dataOut_Imm[5] & (!\PC|Add1~9 )))) # (!\PC|address [5] & ((dataOut_Imm[5] & (!\PC|Add1~9 )) # (!dataOut_Imm[5] & ((\PC|Add1~9 ) # (GND)))))
// \PC|Add1~11  = CARRY((\PC|address [5] & (!dataOut_Imm[5] & !\PC|Add1~9 )) # (!\PC|address [5] & ((!\PC|Add1~9 ) # (!dataOut_Imm[5]))))

	.dataa(\PC|address [5]),
	.datab(dataOut_Imm[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~9 ),
	.combout(\PC|Add1~10_combout ),
	.cout(\PC|Add1~11 ));
// synopsys translate_off
defparam \PC|Add1~10 .lut_mask = 16'h9617;
defparam \PC|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneiv_lcell_comb \PC|Add1~12 (
// Equation(s):
// \PC|Add1~12_combout  = ((\PC|address [6] $ (dataOut_Imm[6] $ (\PC|Add1~11 )))) # (GND)
// \PC|Add1~13  = CARRY((\PC|address [6] & (dataOut_Imm[6] & !\PC|Add1~11 )) # (!\PC|address [6] & ((dataOut_Imm[6]) # (!\PC|Add1~11 ))))

	.dataa(\PC|address [6]),
	.datab(dataOut_Imm[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~11 ),
	.combout(\PC|Add1~12_combout ),
	.cout(\PC|Add1~13 ));
// synopsys translate_off
defparam \PC|Add1~12 .lut_mask = 16'h964D;
defparam \PC|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneiv_lcell_comb \PC|Add1~14 (
// Equation(s):
// \PC|Add1~14_combout  = (dataOut_Imm[7] & ((\PC|address [7] & (!\PC|Add1~13 )) # (!\PC|address [7] & (\PC|Add1~13  & VCC)))) # (!dataOut_Imm[7] & ((\PC|address [7] & ((\PC|Add1~13 ) # (GND))) # (!\PC|address [7] & (!\PC|Add1~13 ))))
// \PC|Add1~15  = CARRY((dataOut_Imm[7] & (\PC|address [7] & !\PC|Add1~13 )) # (!dataOut_Imm[7] & ((\PC|address [7]) # (!\PC|Add1~13 ))))

	.dataa(dataOut_Imm[7]),
	.datab(\PC|address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~13 ),
	.combout(\PC|Add1~14_combout ),
	.cout(\PC|Add1~15 ));
// synopsys translate_off
defparam \PC|Add1~14 .lut_mask = 16'h694D;
defparam \PC|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneiv_lcell_comb \PC|Add1~16 (
// Equation(s):
// \PC|Add1~16_combout  = ((\PC|address [8] $ (dataOut_Imm[8] $ (!\PC|Add1~15 )))) # (GND)
// \PC|Add1~17  = CARRY((\PC|address [8] & ((dataOut_Imm[8]) # (!\PC|Add1~15 ))) # (!\PC|address [8] & (dataOut_Imm[8] & !\PC|Add1~15 )))

	.dataa(\PC|address [8]),
	.datab(dataOut_Imm[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~15 ),
	.combout(\PC|Add1~16_combout ),
	.cout(\PC|Add1~17 ));
// synopsys translate_off
defparam \PC|Add1~16 .lut_mask = 16'h698E;
defparam \PC|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneiv_lcell_comb \PC|Add1~18 (
// Equation(s):
// \PC|Add1~18_combout  = (\PC|address [9] & ((dataOut_Imm[9] & (\PC|Add1~17  & VCC)) # (!dataOut_Imm[9] & (!\PC|Add1~17 )))) # (!\PC|address [9] & ((dataOut_Imm[9] & (!\PC|Add1~17 )) # (!dataOut_Imm[9] & ((\PC|Add1~17 ) # (GND)))))
// \PC|Add1~19  = CARRY((\PC|address [9] & (!dataOut_Imm[9] & !\PC|Add1~17 )) # (!\PC|address [9] & ((!\PC|Add1~17 ) # (!dataOut_Imm[9]))))

	.dataa(\PC|address [9]),
	.datab(dataOut_Imm[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~17 ),
	.combout(\PC|Add1~18_combout ),
	.cout(\PC|Add1~19 ));
// synopsys translate_off
defparam \PC|Add1~18 .lut_mask = 16'h9617;
defparam \PC|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneiv_lcell_comb \PC|Add1~20 (
// Equation(s):
// \PC|Add1~20_combout  = ((\PC|address [10] $ (dataOut_Imm[10] $ (!\PC|Add1~19 )))) # (GND)
// \PC|Add1~21  = CARRY((\PC|address [10] & ((dataOut_Imm[10]) # (!\PC|Add1~19 ))) # (!\PC|address [10] & (dataOut_Imm[10] & !\PC|Add1~19 )))

	.dataa(\PC|address [10]),
	.datab(dataOut_Imm[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~19 ),
	.combout(\PC|Add1~20_combout ),
	.cout(\PC|Add1~21 ));
// synopsys translate_off
defparam \PC|Add1~20 .lut_mask = 16'h698E;
defparam \PC|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneiv_lcell_comb \PC|Add1~22 (
// Equation(s):
// \PC|Add1~22_combout  = (dataOut_Imm[11] & ((\PC|address [11] & (!\PC|Add1~21 )) # (!\PC|address [11] & (\PC|Add1~21  & VCC)))) # (!dataOut_Imm[11] & ((\PC|address [11] & ((\PC|Add1~21 ) # (GND))) # (!\PC|address [11] & (!\PC|Add1~21 ))))
// \PC|Add1~23  = CARRY((dataOut_Imm[11] & (\PC|address [11] & !\PC|Add1~21 )) # (!dataOut_Imm[11] & ((\PC|address [11]) # (!\PC|Add1~21 ))))

	.dataa(dataOut_Imm[11]),
	.datab(\PC|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~21 ),
	.combout(\PC|Add1~22_combout ),
	.cout(\PC|Add1~23 ));
// synopsys translate_off
defparam \PC|Add1~22 .lut_mask = 16'h694D;
defparam \PC|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneiv_lcell_comb \PC|Add1~24 (
// Equation(s):
// \PC|Add1~24_combout  = ((dataOut_Imm[12] $ (\PC|address [12] $ (\PC|Add1~23 )))) # (GND)
// \PC|Add1~25  = CARRY((dataOut_Imm[12] & ((!\PC|Add1~23 ) # (!\PC|address [12]))) # (!dataOut_Imm[12] & (!\PC|address [12] & !\PC|Add1~23 )))

	.dataa(dataOut_Imm[12]),
	.datab(\PC|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~23 ),
	.combout(\PC|Add1~24_combout ),
	.cout(\PC|Add1~25 ));
// synopsys translate_off
defparam \PC|Add1~24 .lut_mask = 16'h962B;
defparam \PC|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneiv_lcell_comb \PC|Add1~26 (
// Equation(s):
// \PC|Add1~26_combout  = (dataOut_Imm[13] & ((\PC|address [13] & (\PC|Add1~25  & VCC)) # (!\PC|address [13] & (!\PC|Add1~25 )))) # (!dataOut_Imm[13] & ((\PC|address [13] & (!\PC|Add1~25 )) # (!\PC|address [13] & ((\PC|Add1~25 ) # (GND)))))
// \PC|Add1~27  = CARRY((dataOut_Imm[13] & (!\PC|address [13] & !\PC|Add1~25 )) # (!dataOut_Imm[13] & ((!\PC|Add1~25 ) # (!\PC|address [13]))))

	.dataa(dataOut_Imm[13]),
	.datab(\PC|address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~25 ),
	.combout(\PC|Add1~26_combout ),
	.cout(\PC|Add1~27 ));
// synopsys translate_off
defparam \PC|Add1~26 .lut_mask = 16'h9617;
defparam \PC|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneiv_lcell_comb \PC|Add2~0 (
// Equation(s):
// \PC|Add2~0_combout  = \PC|Add1~4_combout  $ (VCC)
// \PC|Add2~1  = CARRY(\PC|Add1~4_combout )

	.dataa(gnd),
	.datab(\PC|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|Add2~0_combout ),
	.cout(\PC|Add2~1 ));
// synopsys translate_off
defparam \PC|Add2~0 .lut_mask = 16'h33CC;
defparam \PC|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneiv_lcell_comb \PC|Add2~2 (
// Equation(s):
// \PC|Add2~2_combout  = (\PC|Add1~6_combout  & (\PC|Add2~1  & VCC)) # (!\PC|Add1~6_combout  & (!\PC|Add2~1 ))
// \PC|Add2~3  = CARRY((!\PC|Add1~6_combout  & !\PC|Add2~1 ))

	.dataa(gnd),
	.datab(\PC|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~1 ),
	.combout(\PC|Add2~2_combout ),
	.cout(\PC|Add2~3 ));
// synopsys translate_off
defparam \PC|Add2~2 .lut_mask = 16'hC303;
defparam \PC|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneiv_lcell_comb \PC|Add2~4 (
// Equation(s):
// \PC|Add2~4_combout  = (\PC|Add1~8_combout  & ((GND) # (!\PC|Add2~3 ))) # (!\PC|Add1~8_combout  & (\PC|Add2~3  $ (GND)))
// \PC|Add2~5  = CARRY((\PC|Add1~8_combout ) # (!\PC|Add2~3 ))

	.dataa(\PC|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~3 ),
	.combout(\PC|Add2~4_combout ),
	.cout(\PC|Add2~5 ));
// synopsys translate_off
defparam \PC|Add2~4 .lut_mask = 16'h5AAF;
defparam \PC|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneiv_lcell_comb \PC|Add2~6 (
// Equation(s):
// \PC|Add2~6_combout  = (\PC|Add1~10_combout  & (\PC|Add2~5  & VCC)) # (!\PC|Add1~10_combout  & (!\PC|Add2~5 ))
// \PC|Add2~7  = CARRY((!\PC|Add1~10_combout  & !\PC|Add2~5 ))

	.dataa(\PC|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~5 ),
	.combout(\PC|Add2~6_combout ),
	.cout(\PC|Add2~7 ));
// synopsys translate_off
defparam \PC|Add2~6 .lut_mask = 16'hA505;
defparam \PC|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneiv_lcell_comb \PC|Add2~8 (
// Equation(s):
// \PC|Add2~8_combout  = (\PC|Add1~12_combout  & ((GND) # (!\PC|Add2~7 ))) # (!\PC|Add1~12_combout  & (\PC|Add2~7  $ (GND)))
// \PC|Add2~9  = CARRY((\PC|Add1~12_combout ) # (!\PC|Add2~7 ))

	.dataa(\PC|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~7 ),
	.combout(\PC|Add2~8_combout ),
	.cout(\PC|Add2~9 ));
// synopsys translate_off
defparam \PC|Add2~8 .lut_mask = 16'h5AAF;
defparam \PC|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneiv_lcell_comb \PC|Add2~10 (
// Equation(s):
// \PC|Add2~10_combout  = (\PC|Add1~14_combout  & (\PC|Add2~9  & VCC)) # (!\PC|Add1~14_combout  & (!\PC|Add2~9 ))
// \PC|Add2~11  = CARRY((!\PC|Add1~14_combout  & !\PC|Add2~9 ))

	.dataa(\PC|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~9 ),
	.combout(\PC|Add2~10_combout ),
	.cout(\PC|Add2~11 ));
// synopsys translate_off
defparam \PC|Add2~10 .lut_mask = 16'hA505;
defparam \PC|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneiv_lcell_comb \PC|Add2~12 (
// Equation(s):
// \PC|Add2~12_combout  = (\PC|Add1~16_combout  & ((GND) # (!\PC|Add2~11 ))) # (!\PC|Add1~16_combout  & (\PC|Add2~11  $ (GND)))
// \PC|Add2~13  = CARRY((\PC|Add1~16_combout ) # (!\PC|Add2~11 ))

	.dataa(\PC|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~11 ),
	.combout(\PC|Add2~12_combout ),
	.cout(\PC|Add2~13 ));
// synopsys translate_off
defparam \PC|Add2~12 .lut_mask = 16'h5AAF;
defparam \PC|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneiv_lcell_comb \PC|Add2~14 (
// Equation(s):
// \PC|Add2~14_combout  = (\PC|Add1~18_combout  & (\PC|Add2~13  & VCC)) # (!\PC|Add1~18_combout  & (!\PC|Add2~13 ))
// \PC|Add2~15  = CARRY((!\PC|Add1~18_combout  & !\PC|Add2~13 ))

	.dataa(gnd),
	.datab(\PC|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~13 ),
	.combout(\PC|Add2~14_combout ),
	.cout(\PC|Add2~15 ));
// synopsys translate_off
defparam \PC|Add2~14 .lut_mask = 16'hC303;
defparam \PC|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneiv_lcell_comb \PC|Add2~16 (
// Equation(s):
// \PC|Add2~16_combout  = (\PC|Add1~20_combout  & ((GND) # (!\PC|Add2~15 ))) # (!\PC|Add1~20_combout  & (\PC|Add2~15  $ (GND)))
// \PC|Add2~17  = CARRY((\PC|Add1~20_combout ) # (!\PC|Add2~15 ))

	.dataa(gnd),
	.datab(\PC|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~15 ),
	.combout(\PC|Add2~16_combout ),
	.cout(\PC|Add2~17 ));
// synopsys translate_off
defparam \PC|Add2~16 .lut_mask = 16'h3CCF;
defparam \PC|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneiv_lcell_comb \PC|Add2~18 (
// Equation(s):
// \PC|Add2~18_combout  = (\PC|Add1~22_combout  & (\PC|Add2~17  & VCC)) # (!\PC|Add1~22_combout  & (!\PC|Add2~17 ))
// \PC|Add2~19  = CARRY((!\PC|Add1~22_combout  & !\PC|Add2~17 ))

	.dataa(gnd),
	.datab(\PC|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~17 ),
	.combout(\PC|Add2~18_combout ),
	.cout(\PC|Add2~19 ));
// synopsys translate_off
defparam \PC|Add2~18 .lut_mask = 16'hC303;
defparam \PC|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneiv_lcell_comb \PC|Add2~20 (
// Equation(s):
// \PC|Add2~20_combout  = (\PC|Add1~24_combout  & ((GND) # (!\PC|Add2~19 ))) # (!\PC|Add1~24_combout  & (\PC|Add2~19  $ (GND)))
// \PC|Add2~21  = CARRY((\PC|Add1~24_combout ) # (!\PC|Add2~19 ))

	.dataa(gnd),
	.datab(\PC|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~19 ),
	.combout(\PC|Add2~20_combout ),
	.cout(\PC|Add2~21 ));
// synopsys translate_off
defparam \PC|Add2~20 .lut_mask = 16'h3CCF;
defparam \PC|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneiv_lcell_comb \PC|Add2~22 (
// Equation(s):
// \PC|Add2~22_combout  = (\PC|Add1~26_combout  & (\PC|Add2~21  & VCC)) # (!\PC|Add1~26_combout  & (!\PC|Add2~21 ))
// \PC|Add2~23  = CARRY((!\PC|Add1~26_combout  & !\PC|Add2~21 ))

	.dataa(\PC|Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~21 ),
	.combout(\PC|Add2~22_combout ),
	.cout(\PC|Add2~23 ));
// synopsys translate_off
defparam \PC|Add2~22 .lut_mask = 16'hA505;
defparam \PC|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneiv_lcell_comb \PC|Add3~6 (
// Equation(s):
// \PC|Add3~6_combout  = (\PC|address [5] & (!\PC|Add3~5 )) # (!\PC|address [5] & ((\PC|Add3~5 ) # (GND)))
// \PC|Add3~7  = CARRY((!\PC|Add3~5 ) # (!\PC|address [5]))

	.dataa(\PC|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~5 ),
	.combout(\PC|Add3~6_combout ),
	.cout(\PC|Add3~7 ));
// synopsys translate_off
defparam \PC|Add3~6 .lut_mask = 16'h5A5F;
defparam \PC|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneiv_lcell_comb \PC|Add3~8 (
// Equation(s):
// \PC|Add3~8_combout  = (\PC|address [6] & (!\PC|Add3~7  & VCC)) # (!\PC|address [6] & (\PC|Add3~7  $ (GND)))
// \PC|Add3~9  = CARRY((!\PC|address [6] & !\PC|Add3~7 ))

	.dataa(gnd),
	.datab(\PC|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~7 ),
	.combout(\PC|Add3~8_combout ),
	.cout(\PC|Add3~9 ));
// synopsys translate_off
defparam \PC|Add3~8 .lut_mask = 16'h3C03;
defparam \PC|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneiv_lcell_comb \PC|Add3~10 (
// Equation(s):
// \PC|Add3~10_combout  = (\PC|address [7] & ((\PC|Add3~9 ) # (GND))) # (!\PC|address [7] & (!\PC|Add3~9 ))
// \PC|Add3~11  = CARRY((\PC|address [7]) # (!\PC|Add3~9 ))

	.dataa(\PC|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~9 ),
	.combout(\PC|Add3~10_combout ),
	.cout(\PC|Add3~11 ));
// synopsys translate_off
defparam \PC|Add3~10 .lut_mask = 16'hA5AF;
defparam \PC|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneiv_lcell_comb \PC|Add3~12 (
// Equation(s):
// \PC|Add3~12_combout  = (\PC|address [8] & (\PC|Add3~11  $ (GND))) # (!\PC|address [8] & (!\PC|Add3~11  & VCC))
// \PC|Add3~13  = CARRY((\PC|address [8] & !\PC|Add3~11 ))

	.dataa(\PC|address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~11 ),
	.combout(\PC|Add3~12_combout ),
	.cout(\PC|Add3~13 ));
// synopsys translate_off
defparam \PC|Add3~12 .lut_mask = 16'hA50A;
defparam \PC|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneiv_lcell_comb \PC|Add3~14 (
// Equation(s):
// \PC|Add3~14_combout  = (\PC|address [9] & (!\PC|Add3~13 )) # (!\PC|address [9] & ((\PC|Add3~13 ) # (GND)))
// \PC|Add3~15  = CARRY((!\PC|Add3~13 ) # (!\PC|address [9]))

	.dataa(gnd),
	.datab(\PC|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~13 ),
	.combout(\PC|Add3~14_combout ),
	.cout(\PC|Add3~15 ));
// synopsys translate_off
defparam \PC|Add3~14 .lut_mask = 16'h3C3F;
defparam \PC|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneiv_lcell_comb \PC|Add3~16 (
// Equation(s):
// \PC|Add3~16_combout  = (\PC|address [10] & (\PC|Add3~15  $ (GND))) # (!\PC|address [10] & (!\PC|Add3~15  & VCC))
// \PC|Add3~17  = CARRY((\PC|address [10] & !\PC|Add3~15 ))

	.dataa(\PC|address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~15 ),
	.combout(\PC|Add3~16_combout ),
	.cout(\PC|Add3~17 ));
// synopsys translate_off
defparam \PC|Add3~16 .lut_mask = 16'hA50A;
defparam \PC|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneiv_lcell_comb \PC|Add3~18 (
// Equation(s):
// \PC|Add3~18_combout  = (\PC|address [11] & ((\PC|Add3~17 ) # (GND))) # (!\PC|address [11] & (!\PC|Add3~17 ))
// \PC|Add3~19  = CARRY((\PC|address [11]) # (!\PC|Add3~17 ))

	.dataa(gnd),
	.datab(\PC|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~17 ),
	.combout(\PC|Add3~18_combout ),
	.cout(\PC|Add3~19 ));
// synopsys translate_off
defparam \PC|Add3~18 .lut_mask = 16'hC3CF;
defparam \PC|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneiv_lcell_comb \PC|Add3~20 (
// Equation(s):
// \PC|Add3~20_combout  = (\PC|address [12] & (!\PC|Add3~19  & VCC)) # (!\PC|address [12] & (\PC|Add3~19  $ (GND)))
// \PC|Add3~21  = CARRY((!\PC|address [12] & !\PC|Add3~19 ))

	.dataa(gnd),
	.datab(\PC|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~19 ),
	.combout(\PC|Add3~20_combout ),
	.cout(\PC|Add3~21 ));
// synopsys translate_off
defparam \PC|Add3~20 .lut_mask = 16'h3C03;
defparam \PC|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneiv_lcell_comb \PC|Add3~22 (
// Equation(s):
// \PC|Add3~22_combout  = (\PC|address [13] & (!\PC|Add3~21 )) # (!\PC|address [13] & ((\PC|Add3~21 ) # (GND)))
// \PC|Add3~23  = CARRY((!\PC|Add3~21 ) # (!\PC|address [13]))

	.dataa(\PC|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~21 ),
	.combout(\PC|Add3~22_combout ),
	.cout(\PC|Add3~23 ));
// synopsys translate_off
defparam \PC|Add3~22 .lut_mask = 16'h5A5F;
defparam \PC|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneiv_lcell_comb \PC|Add3~63 (
// Equation(s):
// \PC|Add3~63_combout  = (\zeroFlag~combout  & (((\PC|Add3~22_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~22_combout )) # (!ctrl1[1] & ((\PC|Add3~22_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(\PC|Add2~22_combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~22_combout ),
	.cin(gnd),
	.combout(\PC|Add3~63_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~63 .lut_mask = 16'hEF40;
defparam \PC|Add3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \PC|address[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[13]~40_combout ),
	.asdata(\PC|Add3~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[13] .is_wysiwyg = "true";
defparam \PC|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneiv_lcell_comb \PC|Add1~28 (
// Equation(s):
// \PC|Add1~28_combout  = ((dataOut_Imm[14] $ (\PC|address [14] $ (!\PC|Add1~27 )))) # (GND)
// \PC|Add1~29  = CARRY((dataOut_Imm[14] & ((\PC|address [14]) # (!\PC|Add1~27 ))) # (!dataOut_Imm[14] & (\PC|address [14] & !\PC|Add1~27 )))

	.dataa(dataOut_Imm[14]),
	.datab(\PC|address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~27 ),
	.combout(\PC|Add1~28_combout ),
	.cout(\PC|Add1~29 ));
// synopsys translate_off
defparam \PC|Add1~28 .lut_mask = 16'h698E;
defparam \PC|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneiv_lcell_comb \PC|Add2~24 (
// Equation(s):
// \PC|Add2~24_combout  = (\PC|Add1~28_combout  & ((GND) # (!\PC|Add2~23 ))) # (!\PC|Add1~28_combout  & (\PC|Add2~23  $ (GND)))
// \PC|Add2~25  = CARRY((\PC|Add1~28_combout ) # (!\PC|Add2~23 ))

	.dataa(gnd),
	.datab(\PC|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~23 ),
	.combout(\PC|Add2~24_combout ),
	.cout(\PC|Add2~25 ));
// synopsys translate_off
defparam \PC|Add2~24 .lut_mask = 16'h3CCF;
defparam \PC|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneiv_lcell_comb \PC|Add3~24 (
// Equation(s):
// \PC|Add3~24_combout  = (\PC|address [14] & (\PC|Add3~23  $ (GND))) # (!\PC|address [14] & (!\PC|Add3~23  & VCC))
// \PC|Add3~25  = CARRY((\PC|address [14] & !\PC|Add3~23 ))

	.dataa(gnd),
	.datab(\PC|address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~23 ),
	.combout(\PC|Add3~24_combout ),
	.cout(\PC|Add3~25 ));
// synopsys translate_off
defparam \PC|Add3~24 .lut_mask = 16'hC30C;
defparam \PC|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneiv_lcell_comb \PC|Add3~62 (
// Equation(s):
// \PC|Add3~62_combout  = (\zeroFlag~combout  & (((\PC|Add3~24_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~24_combout )) # (!ctrl1[1] & ((\PC|Add3~24_combout )))))

	.dataa(\PC|Add2~24_combout ),
	.datab(\zeroFlag~combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~24_combout ),
	.cin(gnd),
	.combout(\PC|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~62 .lut_mask = 16'hEF20;
defparam \PC|Add3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \PC|address[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[14]~42_combout ),
	.asdata(\PC|Add3~62_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[14] .is_wysiwyg = "true";
defparam \PC|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneiv_lcell_comb \PC|Add3~26 (
// Equation(s):
// \PC|Add3~26_combout  = (\PC|address [15] & (!\PC|Add3~25 )) # (!\PC|address [15] & ((\PC|Add3~25 ) # (GND)))
// \PC|Add3~27  = CARRY((!\PC|Add3~25 ) # (!\PC|address [15]))

	.dataa(gnd),
	.datab(\PC|address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~25 ),
	.combout(\PC|Add3~26_combout ),
	.cout(\PC|Add3~27 ));
// synopsys translate_off
defparam \PC|Add3~26 .lut_mask = 16'h3C3F;
defparam \PC|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \IMM|output_data[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[15]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[15] .is_wysiwyg = "true";
defparam \IMM|output_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneiv_lcell_comb \dataOut_Imm[15] (
// Equation(s):
// dataOut_Imm[15] = LCELL(\IMM|output_data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[15] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneiv_lcell_comb \PC|Add1~30 (
// Equation(s):
// \PC|Add1~30_combout  = (\PC|address [15] & ((dataOut_Imm[15] & (\PC|Add1~29  & VCC)) # (!dataOut_Imm[15] & (!\PC|Add1~29 )))) # (!\PC|address [15] & ((dataOut_Imm[15] & (!\PC|Add1~29 )) # (!dataOut_Imm[15] & ((\PC|Add1~29 ) # (GND)))))
// \PC|Add1~31  = CARRY((\PC|address [15] & (!dataOut_Imm[15] & !\PC|Add1~29 )) # (!\PC|address [15] & ((!\PC|Add1~29 ) # (!dataOut_Imm[15]))))

	.dataa(\PC|address [15]),
	.datab(dataOut_Imm[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~29 ),
	.combout(\PC|Add1~30_combout ),
	.cout(\PC|Add1~31 ));
// synopsys translate_off
defparam \PC|Add1~30 .lut_mask = 16'h9617;
defparam \PC|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneiv_lcell_comb \PC|Add2~26 (
// Equation(s):
// \PC|Add2~26_combout  = (\PC|Add1~30_combout  & (\PC|Add2~25  & VCC)) # (!\PC|Add1~30_combout  & (!\PC|Add2~25 ))
// \PC|Add2~27  = CARRY((!\PC|Add1~30_combout  & !\PC|Add2~25 ))

	.dataa(gnd),
	.datab(\PC|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~25 ),
	.combout(\PC|Add2~26_combout ),
	.cout(\PC|Add2~27 ));
// synopsys translate_off
defparam \PC|Add2~26 .lut_mask = 16'hC303;
defparam \PC|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneiv_lcell_comb \PC|Add3~61 (
// Equation(s):
// \PC|Add3~61_combout  = (ctrl1[1] & ((\zeroFlag~combout  & (\PC|Add3~26_combout )) # (!\zeroFlag~combout  & ((\PC|Add2~26_combout ))))) # (!ctrl1[1] & (((\PC|Add3~26_combout ))))

	.dataa(ctrl1[1]),
	.datab(\zeroFlag~combout ),
	.datac(\PC|Add3~26_combout ),
	.datad(\PC|Add2~26_combout ),
	.cin(gnd),
	.combout(\PC|Add3~61_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~61 .lut_mask = 16'hF2D0;
defparam \PC|Add3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \PC|address[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[15]~44_combout ),
	.asdata(\PC|Add3~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[15] .is_wysiwyg = "true";
defparam \PC|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneiv_lcell_comb \PC|Add1~32 (
// Equation(s):
// \PC|Add1~32_combout  = ((dataOut_Imm[16] $ (\PC|address [16] $ (!\PC|Add1~31 )))) # (GND)
// \PC|Add1~33  = CARRY((dataOut_Imm[16] & ((\PC|address [16]) # (!\PC|Add1~31 ))) # (!dataOut_Imm[16] & (\PC|address [16] & !\PC|Add1~31 )))

	.dataa(dataOut_Imm[16]),
	.datab(\PC|address [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~31 ),
	.combout(\PC|Add1~32_combout ),
	.cout(\PC|Add1~33 ));
// synopsys translate_off
defparam \PC|Add1~32 .lut_mask = 16'h698E;
defparam \PC|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneiv_lcell_comb \PC|Add2~28 (
// Equation(s):
// \PC|Add2~28_combout  = (\PC|Add1~32_combout  & ((GND) # (!\PC|Add2~27 ))) # (!\PC|Add1~32_combout  & (\PC|Add2~27  $ (GND)))
// \PC|Add2~29  = CARRY((\PC|Add1~32_combout ) # (!\PC|Add2~27 ))

	.dataa(\PC|Add1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~27 ),
	.combout(\PC|Add2~28_combout ),
	.cout(\PC|Add2~29 ));
// synopsys translate_off
defparam \PC|Add2~28 .lut_mask = 16'h5AAF;
defparam \PC|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneiv_lcell_comb \PC|Add3~28 (
// Equation(s):
// \PC|Add3~28_combout  = (\PC|address [16] & (\PC|Add3~27  $ (GND))) # (!\PC|address [16] & (!\PC|Add3~27  & VCC))
// \PC|Add3~29  = CARRY((\PC|address [16] & !\PC|Add3~27 ))

	.dataa(\PC|address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~27 ),
	.combout(\PC|Add3~28_combout ),
	.cout(\PC|Add3~29 ));
// synopsys translate_off
defparam \PC|Add3~28 .lut_mask = 16'hA50A;
defparam \PC|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneiv_lcell_comb \PC|Add3~60 (
// Equation(s):
// \PC|Add3~60_combout  = (\zeroFlag~combout  & (((\PC|Add3~28_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~28_combout )) # (!ctrl1[1] & ((\PC|Add3~28_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(\PC|Add2~28_combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~28_combout ),
	.cin(gnd),
	.combout(\PC|Add3~60_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~60 .lut_mask = 16'hEF40;
defparam \PC|Add3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \PC|address[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[16]~46_combout ),
	.asdata(\PC|Add3~60_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[16] .is_wysiwyg = "true";
defparam \PC|address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneiv_lcell_comb \PC|Add1~34 (
// Equation(s):
// \PC|Add1~34_combout  = (\PC|address [17] & ((dataOut_Imm[17] & (\PC|Add1~33  & VCC)) # (!dataOut_Imm[17] & (!\PC|Add1~33 )))) # (!\PC|address [17] & ((dataOut_Imm[17] & (!\PC|Add1~33 )) # (!dataOut_Imm[17] & ((\PC|Add1~33 ) # (GND)))))
// \PC|Add1~35  = CARRY((\PC|address [17] & (!dataOut_Imm[17] & !\PC|Add1~33 )) # (!\PC|address [17] & ((!\PC|Add1~33 ) # (!dataOut_Imm[17]))))

	.dataa(\PC|address [17]),
	.datab(dataOut_Imm[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~33 ),
	.combout(\PC|Add1~34_combout ),
	.cout(\PC|Add1~35 ));
// synopsys translate_off
defparam \PC|Add1~34 .lut_mask = 16'h9617;
defparam \PC|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneiv_lcell_comb \PC|Add2~30 (
// Equation(s):
// \PC|Add2~30_combout  = (\PC|Add1~34_combout  & (\PC|Add2~29  & VCC)) # (!\PC|Add1~34_combout  & (!\PC|Add2~29 ))
// \PC|Add2~31  = CARRY((!\PC|Add1~34_combout  & !\PC|Add2~29 ))

	.dataa(\PC|Add1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~29 ),
	.combout(\PC|Add2~30_combout ),
	.cout(\PC|Add2~31 ));
// synopsys translate_off
defparam \PC|Add2~30 .lut_mask = 16'hA505;
defparam \PC|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneiv_lcell_comb \PC|Add3~30 (
// Equation(s):
// \PC|Add3~30_combout  = (\PC|address [17] & (!\PC|Add3~29 )) # (!\PC|address [17] & ((\PC|Add3~29 ) # (GND)))
// \PC|Add3~31  = CARRY((!\PC|Add3~29 ) # (!\PC|address [17]))

	.dataa(\PC|address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~29 ),
	.combout(\PC|Add3~30_combout ),
	.cout(\PC|Add3~31 ));
// synopsys translate_off
defparam \PC|Add3~30 .lut_mask = 16'h5A5F;
defparam \PC|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneiv_lcell_comb \PC|Add3~59 (
// Equation(s):
// \PC|Add3~59_combout  = (\zeroFlag~combout  & (((\PC|Add3~30_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~30_combout )) # (!ctrl1[1] & ((\PC|Add3~30_combout )))))

	.dataa(\PC|Add2~30_combout ),
	.datab(\PC|Add3~30_combout ),
	.datac(\zeroFlag~combout ),
	.datad(ctrl1[1]),
	.cin(gnd),
	.combout(\PC|Add3~59_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~59 .lut_mask = 16'hCACC;
defparam \PC|Add3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \PC|address[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[17]~48_combout ),
	.asdata(\PC|Add3~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[17] .is_wysiwyg = "true";
defparam \PC|address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneiv_lcell_comb \PC|Add3~32 (
// Equation(s):
// \PC|Add3~32_combout  = (\PC|address [18] & (\PC|Add3~31  $ (GND))) # (!\PC|address [18] & (!\PC|Add3~31  & VCC))
// \PC|Add3~33  = CARRY((\PC|address [18] & !\PC|Add3~31 ))

	.dataa(gnd),
	.datab(\PC|address [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~31 ),
	.combout(\PC|Add3~32_combout ),
	.cout(\PC|Add3~33 ));
// synopsys translate_off
defparam \PC|Add3~32 .lut_mask = 16'hC30C;
defparam \PC|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneiv_lcell_comb \PC|Add1~36 (
// Equation(s):
// \PC|Add1~36_combout  = ((dataOut_Imm[18] $ (\PC|address [18] $ (!\PC|Add1~35 )))) # (GND)
// \PC|Add1~37  = CARRY((dataOut_Imm[18] & ((\PC|address [18]) # (!\PC|Add1~35 ))) # (!dataOut_Imm[18] & (\PC|address [18] & !\PC|Add1~35 )))

	.dataa(dataOut_Imm[18]),
	.datab(\PC|address [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~35 ),
	.combout(\PC|Add1~36_combout ),
	.cout(\PC|Add1~37 ));
// synopsys translate_off
defparam \PC|Add1~36 .lut_mask = 16'h698E;
defparam \PC|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneiv_lcell_comb \PC|Add2~32 (
// Equation(s):
// \PC|Add2~32_combout  = (\PC|Add1~36_combout  & ((GND) # (!\PC|Add2~31 ))) # (!\PC|Add1~36_combout  & (\PC|Add2~31  $ (GND)))
// \PC|Add2~33  = CARRY((\PC|Add1~36_combout ) # (!\PC|Add2~31 ))

	.dataa(gnd),
	.datab(\PC|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~31 ),
	.combout(\PC|Add2~32_combout ),
	.cout(\PC|Add2~33 ));
// synopsys translate_off
defparam \PC|Add2~32 .lut_mask = 16'h3CCF;
defparam \PC|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneiv_lcell_comb \PC|Add3~58 (
// Equation(s):
// \PC|Add3~58_combout  = (\zeroFlag~combout  & (((\PC|Add3~32_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & ((\PC|Add2~32_combout ))) # (!ctrl1[1] & (\PC|Add3~32_combout ))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add3~32_combout ),
	.datad(\PC|Add2~32_combout ),
	.cin(gnd),
	.combout(\PC|Add3~58_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~58 .lut_mask = 16'hF4B0;
defparam \PC|Add3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \PC|address[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[18]~50_combout ),
	.asdata(\PC|Add3~58_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[18] .is_wysiwyg = "true";
defparam \PC|address[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneiv_lcell_comb \PC|Add1~38 (
// Equation(s):
// \PC|Add1~38_combout  = (dataOut_Imm[19] & ((\PC|address [19] & (\PC|Add1~37  & VCC)) # (!\PC|address [19] & (!\PC|Add1~37 )))) # (!dataOut_Imm[19] & ((\PC|address [19] & (!\PC|Add1~37 )) # (!\PC|address [19] & ((\PC|Add1~37 ) # (GND)))))
// \PC|Add1~39  = CARRY((dataOut_Imm[19] & (!\PC|address [19] & !\PC|Add1~37 )) # (!dataOut_Imm[19] & ((!\PC|Add1~37 ) # (!\PC|address [19]))))

	.dataa(dataOut_Imm[19]),
	.datab(\PC|address [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~37 ),
	.combout(\PC|Add1~38_combout ),
	.cout(\PC|Add1~39 ));
// synopsys translate_off
defparam \PC|Add1~38 .lut_mask = 16'h9617;
defparam \PC|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneiv_lcell_comb \PC|Add2~34 (
// Equation(s):
// \PC|Add2~34_combout  = (\PC|Add1~38_combout  & (\PC|Add2~33  & VCC)) # (!\PC|Add1~38_combout  & (!\PC|Add2~33 ))
// \PC|Add2~35  = CARRY((!\PC|Add1~38_combout  & !\PC|Add2~33 ))

	.dataa(gnd),
	.datab(\PC|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~33 ),
	.combout(\PC|Add2~34_combout ),
	.cout(\PC|Add2~35 ));
// synopsys translate_off
defparam \PC|Add2~34 .lut_mask = 16'hC303;
defparam \PC|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneiv_lcell_comb \PC|Add3~34 (
// Equation(s):
// \PC|Add3~34_combout  = (\PC|address [19] & (!\PC|Add3~33 )) # (!\PC|address [19] & ((\PC|Add3~33 ) # (GND)))
// \PC|Add3~35  = CARRY((!\PC|Add3~33 ) # (!\PC|address [19]))

	.dataa(gnd),
	.datab(\PC|address [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~33 ),
	.combout(\PC|Add3~34_combout ),
	.cout(\PC|Add3~35 ));
// synopsys translate_off
defparam \PC|Add3~34 .lut_mask = 16'h3C3F;
defparam \PC|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneiv_lcell_comb \PC|Add3~57 (
// Equation(s):
// \PC|Add3~57_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~34_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~34_combout )))) # (!ctrl1[1] & (((\PC|Add3~34_combout ))))

	.dataa(\PC|Add2~34_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add3~34_combout ),
	.cin(gnd),
	.combout(\PC|Add3~57_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~57 .lut_mask = 16'hFB08;
defparam \PC|Add3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \PC|address[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[19]~52_combout ),
	.asdata(\PC|Add3~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[19] .is_wysiwyg = "true";
defparam \PC|address[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneiv_lcell_comb \PC|Add3~36 (
// Equation(s):
// \PC|Add3~36_combout  = (\PC|address [20] & (\PC|Add3~35  $ (GND))) # (!\PC|address [20] & (!\PC|Add3~35  & VCC))
// \PC|Add3~37  = CARRY((\PC|address [20] & !\PC|Add3~35 ))

	.dataa(\PC|address [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~35 ),
	.combout(\PC|Add3~36_combout ),
	.cout(\PC|Add3~37 ));
// synopsys translate_off
defparam \PC|Add3~36 .lut_mask = 16'hA50A;
defparam \PC|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \IMM|output_data[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[20]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[20] .is_wysiwyg = "true";
defparam \IMM|output_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneiv_lcell_comb \dataOut_Imm[20] (
// Equation(s):
// dataOut_Imm[20] = LCELL(\IMM|output_data [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [20]),
	.cin(gnd),
	.combout(dataOut_Imm[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[20] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneiv_lcell_comb \PC|Add1~40 (
// Equation(s):
// \PC|Add1~40_combout  = ((\PC|address [20] $ (dataOut_Imm[20] $ (!\PC|Add1~39 )))) # (GND)
// \PC|Add1~41  = CARRY((\PC|address [20] & ((dataOut_Imm[20]) # (!\PC|Add1~39 ))) # (!\PC|address [20] & (dataOut_Imm[20] & !\PC|Add1~39 )))

	.dataa(\PC|address [20]),
	.datab(dataOut_Imm[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~39 ),
	.combout(\PC|Add1~40_combout ),
	.cout(\PC|Add1~41 ));
// synopsys translate_off
defparam \PC|Add1~40 .lut_mask = 16'h698E;
defparam \PC|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneiv_lcell_comb \PC|Add2~36 (
// Equation(s):
// \PC|Add2~36_combout  = (\PC|Add1~40_combout  & ((GND) # (!\PC|Add2~35 ))) # (!\PC|Add1~40_combout  & (\PC|Add2~35  $ (GND)))
// \PC|Add2~37  = CARRY((\PC|Add1~40_combout ) # (!\PC|Add2~35 ))

	.dataa(\PC|Add1~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~35 ),
	.combout(\PC|Add2~36_combout ),
	.cout(\PC|Add2~37 ));
// synopsys translate_off
defparam \PC|Add2~36 .lut_mask = 16'h5AAF;
defparam \PC|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneiv_lcell_comb \PC|Add3~56 (
// Equation(s):
// \PC|Add3~56_combout  = (\zeroFlag~combout  & (\PC|Add3~36_combout )) # (!\zeroFlag~combout  & ((ctrl1[1] & ((\PC|Add2~36_combout ))) # (!ctrl1[1] & (\PC|Add3~36_combout ))))

	.dataa(\PC|Add3~36_combout ),
	.datab(\PC|Add2~36_combout ),
	.datac(\zeroFlag~combout ),
	.datad(ctrl1[1]),
	.cin(gnd),
	.combout(\PC|Add3~56_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~56 .lut_mask = 16'hACAA;
defparam \PC|Add3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \PC|address[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[20]~54_combout ),
	.asdata(\PC|Add3~56_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[20] .is_wysiwyg = "true";
defparam \PC|address[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneiv_lcell_comb \PC|Add1~42 (
// Equation(s):
// \PC|Add1~42_combout  = (dataOut_Imm[21] & ((\PC|address [21] & (\PC|Add1~41  & VCC)) # (!\PC|address [21] & (!\PC|Add1~41 )))) # (!dataOut_Imm[21] & ((\PC|address [21] & (!\PC|Add1~41 )) # (!\PC|address [21] & ((\PC|Add1~41 ) # (GND)))))
// \PC|Add1~43  = CARRY((dataOut_Imm[21] & (!\PC|address [21] & !\PC|Add1~41 )) # (!dataOut_Imm[21] & ((!\PC|Add1~41 ) # (!\PC|address [21]))))

	.dataa(dataOut_Imm[21]),
	.datab(\PC|address [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~41 ),
	.combout(\PC|Add1~42_combout ),
	.cout(\PC|Add1~43 ));
// synopsys translate_off
defparam \PC|Add1~42 .lut_mask = 16'h9617;
defparam \PC|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneiv_lcell_comb \PC|Add2~38 (
// Equation(s):
// \PC|Add2~38_combout  = (\PC|Add1~42_combout  & (\PC|Add2~37  & VCC)) # (!\PC|Add1~42_combout  & (!\PC|Add2~37 ))
// \PC|Add2~39  = CARRY((!\PC|Add1~42_combout  & !\PC|Add2~37 ))

	.dataa(\PC|Add1~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~37 ),
	.combout(\PC|Add2~38_combout ),
	.cout(\PC|Add2~39 ));
// synopsys translate_off
defparam \PC|Add2~38 .lut_mask = 16'hA505;
defparam \PC|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneiv_lcell_comb \PC|Add3~38 (
// Equation(s):
// \PC|Add3~38_combout  = (\PC|address [21] & (!\PC|Add3~37 )) # (!\PC|address [21] & ((\PC|Add3~37 ) # (GND)))
// \PC|Add3~39  = CARRY((!\PC|Add3~37 ) # (!\PC|address [21]))

	.dataa(gnd),
	.datab(\PC|address [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~37 ),
	.combout(\PC|Add3~38_combout ),
	.cout(\PC|Add3~39 ));
// synopsys translate_off
defparam \PC|Add3~38 .lut_mask = 16'h3C3F;
defparam \PC|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneiv_lcell_comb \PC|Add3~55 (
// Equation(s):
// \PC|Add3~55_combout  = (\zeroFlag~combout  & (((\PC|Add3~38_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~38_combout )) # (!ctrl1[1] & ((\PC|Add3~38_combout )))))

	.dataa(\PC|Add2~38_combout ),
	.datab(\PC|Add3~38_combout ),
	.datac(\zeroFlag~combout ),
	.datad(ctrl1[1]),
	.cin(gnd),
	.combout(\PC|Add3~55_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~55 .lut_mask = 16'hCACC;
defparam \PC|Add3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \PC|address[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[21]~56_combout ),
	.asdata(\PC|Add3~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[21] .is_wysiwyg = "true";
defparam \PC|address[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneiv_lcell_comb \PC|Add3~40 (
// Equation(s):
// \PC|Add3~40_combout  = (\PC|address [22] & (\PC|Add3~39  $ (GND))) # (!\PC|address [22] & (!\PC|Add3~39  & VCC))
// \PC|Add3~41  = CARRY((\PC|address [22] & !\PC|Add3~39 ))

	.dataa(gnd),
	.datab(\PC|address [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~39 ),
	.combout(\PC|Add3~40_combout ),
	.cout(\PC|Add3~41 ));
// synopsys translate_off
defparam \PC|Add3~40 .lut_mask = 16'hC30C;
defparam \PC|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \IMM|output_data[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[22]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[22] .is_wysiwyg = "true";
defparam \IMM|output_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneiv_lcell_comb \dataOut_Imm[22] (
// Equation(s):
// dataOut_Imm[22] = LCELL(\IMM|output_data [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [22]),
	.cin(gnd),
	.combout(dataOut_Imm[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[22] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneiv_lcell_comb \PC|Add1~44 (
// Equation(s):
// \PC|Add1~44_combout  = ((\PC|address [22] $ (dataOut_Imm[22] $ (!\PC|Add1~43 )))) # (GND)
// \PC|Add1~45  = CARRY((\PC|address [22] & ((dataOut_Imm[22]) # (!\PC|Add1~43 ))) # (!\PC|address [22] & (dataOut_Imm[22] & !\PC|Add1~43 )))

	.dataa(\PC|address [22]),
	.datab(dataOut_Imm[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~43 ),
	.combout(\PC|Add1~44_combout ),
	.cout(\PC|Add1~45 ));
// synopsys translate_off
defparam \PC|Add1~44 .lut_mask = 16'h698E;
defparam \PC|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneiv_lcell_comb \PC|Add2~40 (
// Equation(s):
// \PC|Add2~40_combout  = (\PC|Add1~44_combout  & ((GND) # (!\PC|Add2~39 ))) # (!\PC|Add1~44_combout  & (\PC|Add2~39  $ (GND)))
// \PC|Add2~41  = CARRY((\PC|Add1~44_combout ) # (!\PC|Add2~39 ))

	.dataa(\PC|Add1~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~39 ),
	.combout(\PC|Add2~40_combout ),
	.cout(\PC|Add2~41 ));
// synopsys translate_off
defparam \PC|Add2~40 .lut_mask = 16'h5AAF;
defparam \PC|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneiv_lcell_comb \PC|Add3~54 (
// Equation(s):
// \PC|Add3~54_combout  = (ctrl1[1] & ((\zeroFlag~combout  & (\PC|Add3~40_combout )) # (!\zeroFlag~combout  & ((\PC|Add2~40_combout ))))) # (!ctrl1[1] & (\PC|Add3~40_combout ))

	.dataa(\PC|Add3~40_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add2~40_combout ),
	.cin(gnd),
	.combout(\PC|Add3~54_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~54 .lut_mask = 16'hAEA2;
defparam \PC|Add3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \PC|address[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[22]~58_combout ),
	.asdata(\PC|Add3~54_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[22] .is_wysiwyg = "true";
defparam \PC|address[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneiv_lcell_comb \PC|Add1~46 (
// Equation(s):
// \PC|Add1~46_combout  = (dataOut_Imm[23] & ((\PC|address [23] & (\PC|Add1~45  & VCC)) # (!\PC|address [23] & (!\PC|Add1~45 )))) # (!dataOut_Imm[23] & ((\PC|address [23] & (!\PC|Add1~45 )) # (!\PC|address [23] & ((\PC|Add1~45 ) # (GND)))))
// \PC|Add1~47  = CARRY((dataOut_Imm[23] & (!\PC|address [23] & !\PC|Add1~45 )) # (!dataOut_Imm[23] & ((!\PC|Add1~45 ) # (!\PC|address [23]))))

	.dataa(dataOut_Imm[23]),
	.datab(\PC|address [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~45 ),
	.combout(\PC|Add1~46_combout ),
	.cout(\PC|Add1~47 ));
// synopsys translate_off
defparam \PC|Add1~46 .lut_mask = 16'h9617;
defparam \PC|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneiv_lcell_comb \PC|Add2~42 (
// Equation(s):
// \PC|Add2~42_combout  = (\PC|Add1~46_combout  & (\PC|Add2~41  & VCC)) # (!\PC|Add1~46_combout  & (!\PC|Add2~41 ))
// \PC|Add2~43  = CARRY((!\PC|Add1~46_combout  & !\PC|Add2~41 ))

	.dataa(\PC|Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~41 ),
	.combout(\PC|Add2~42_combout ),
	.cout(\PC|Add2~43 ));
// synopsys translate_off
defparam \PC|Add2~42 .lut_mask = 16'hA505;
defparam \PC|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneiv_lcell_comb \PC|Add3~42 (
// Equation(s):
// \PC|Add3~42_combout  = (\PC|address [23] & (!\PC|Add3~41 )) # (!\PC|address [23] & ((\PC|Add3~41 ) # (GND)))
// \PC|Add3~43  = CARRY((!\PC|Add3~41 ) # (!\PC|address [23]))

	.dataa(\PC|address [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~41 ),
	.combout(\PC|Add3~42_combout ),
	.cout(\PC|Add3~43 ));
// synopsys translate_off
defparam \PC|Add3~42 .lut_mask = 16'h5A5F;
defparam \PC|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneiv_lcell_comb \PC|Add3~53 (
// Equation(s):
// \PC|Add3~53_combout  = (\zeroFlag~combout  & (((\PC|Add3~42_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~42_combout )) # (!ctrl1[1] & ((\PC|Add3~42_combout )))))

	.dataa(\PC|Add2~42_combout ),
	.datab(\PC|Add3~42_combout ),
	.datac(\zeroFlag~combout ),
	.datad(ctrl1[1]),
	.cin(gnd),
	.combout(\PC|Add3~53_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~53 .lut_mask = 16'hCACC;
defparam \PC|Add3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \PC|address[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[23]~60_combout ),
	.asdata(\PC|Add3~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[23] .is_wysiwyg = "true";
defparam \PC|address[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneiv_lcell_comb \PC|Add1~48 (
// Equation(s):
// \PC|Add1~48_combout  = ((dataOut_Imm[24] $ (\PC|address [24] $ (!\PC|Add1~47 )))) # (GND)
// \PC|Add1~49  = CARRY((dataOut_Imm[24] & ((\PC|address [24]) # (!\PC|Add1~47 ))) # (!dataOut_Imm[24] & (\PC|address [24] & !\PC|Add1~47 )))

	.dataa(dataOut_Imm[24]),
	.datab(\PC|address [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~47 ),
	.combout(\PC|Add1~48_combout ),
	.cout(\PC|Add1~49 ));
// synopsys translate_off
defparam \PC|Add1~48 .lut_mask = 16'h698E;
defparam \PC|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneiv_lcell_comb \PC|Add2~44 (
// Equation(s):
// \PC|Add2~44_combout  = (\PC|Add1~48_combout  & ((GND) # (!\PC|Add2~43 ))) # (!\PC|Add1~48_combout  & (\PC|Add2~43  $ (GND)))
// \PC|Add2~45  = CARRY((\PC|Add1~48_combout ) # (!\PC|Add2~43 ))

	.dataa(\PC|Add1~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~43 ),
	.combout(\PC|Add2~44_combout ),
	.cout(\PC|Add2~45 ));
// synopsys translate_off
defparam \PC|Add2~44 .lut_mask = 16'h5AAF;
defparam \PC|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneiv_lcell_comb \PC|Add3~44 (
// Equation(s):
// \PC|Add3~44_combout  = (\PC|address [24] & (\PC|Add3~43  $ (GND))) # (!\PC|address [24] & (!\PC|Add3~43  & VCC))
// \PC|Add3~45  = CARRY((\PC|address [24] & !\PC|Add3~43 ))

	.dataa(\PC|address [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~43 ),
	.combout(\PC|Add3~44_combout ),
	.cout(\PC|Add3~45 ));
// synopsys translate_off
defparam \PC|Add3~44 .lut_mask = 16'hA50A;
defparam \PC|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneiv_lcell_comb \PC|Add3~52 (
// Equation(s):
// \PC|Add3~52_combout  = (\zeroFlag~combout  & (((\PC|Add3~44_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~44_combout )) # (!ctrl1[1] & ((\PC|Add3~44_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add2~44_combout ),
	.datad(\PC|Add3~44_combout ),
	.cin(gnd),
	.combout(\PC|Add3~52_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~52 .lut_mask = 16'hFB40;
defparam \PC|Add3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \PC|address[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[24]~62_combout ),
	.asdata(\PC|Add3~52_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[24] .is_wysiwyg = "true";
defparam \PC|address[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneiv_lcell_comb \PC|Add1~50 (
// Equation(s):
// \PC|Add1~50_combout  = (\PC|address [25] & ((dataOut_Imm[25] & (\PC|Add1~49  & VCC)) # (!dataOut_Imm[25] & (!\PC|Add1~49 )))) # (!\PC|address [25] & ((dataOut_Imm[25] & (!\PC|Add1~49 )) # (!dataOut_Imm[25] & ((\PC|Add1~49 ) # (GND)))))
// \PC|Add1~51  = CARRY((\PC|address [25] & (!dataOut_Imm[25] & !\PC|Add1~49 )) # (!\PC|address [25] & ((!\PC|Add1~49 ) # (!dataOut_Imm[25]))))

	.dataa(\PC|address [25]),
	.datab(dataOut_Imm[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~49 ),
	.combout(\PC|Add1~50_combout ),
	.cout(\PC|Add1~51 ));
// synopsys translate_off
defparam \PC|Add1~50 .lut_mask = 16'h9617;
defparam \PC|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneiv_lcell_comb \PC|Add2~46 (
// Equation(s):
// \PC|Add2~46_combout  = (\PC|Add1~50_combout  & (\PC|Add2~45  & VCC)) # (!\PC|Add1~50_combout  & (!\PC|Add2~45 ))
// \PC|Add2~47  = CARRY((!\PC|Add1~50_combout  & !\PC|Add2~45 ))

	.dataa(gnd),
	.datab(\PC|Add1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~45 ),
	.combout(\PC|Add2~46_combout ),
	.cout(\PC|Add2~47 ));
// synopsys translate_off
defparam \PC|Add2~46 .lut_mask = 16'hC303;
defparam \PC|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneiv_lcell_comb \PC|Add3~46 (
// Equation(s):
// \PC|Add3~46_combout  = (\PC|address [25] & (!\PC|Add3~45 )) # (!\PC|address [25] & ((\PC|Add3~45 ) # (GND)))
// \PC|Add3~47  = CARRY((!\PC|Add3~45 ) # (!\PC|address [25]))

	.dataa(gnd),
	.datab(\PC|address [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~45 ),
	.combout(\PC|Add3~46_combout ),
	.cout(\PC|Add3~47 ));
// synopsys translate_off
defparam \PC|Add3~46 .lut_mask = 16'h3C3F;
defparam \PC|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneiv_lcell_comb \PC|Add3~51 (
// Equation(s):
// \PC|Add3~51_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~46_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~46_combout )))) # (!ctrl1[1] & (((\PC|Add3~46_combout ))))

	.dataa(\PC|Add2~46_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add3~46_combout ),
	.cin(gnd),
	.combout(\PC|Add3~51_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~51 .lut_mask = 16'hFB08;
defparam \PC|Add3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \PC|address[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[25]~64_combout ),
	.asdata(\PC|Add3~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[25] .is_wysiwyg = "true";
defparam \PC|address[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneiv_lcell_comb \PC|Add1~52 (
// Equation(s):
// \PC|Add1~52_combout  = ((\PC|address [26] $ (dataOut_Imm[26] $ (!\PC|Add1~51 )))) # (GND)
// \PC|Add1~53  = CARRY((\PC|address [26] & ((dataOut_Imm[26]) # (!\PC|Add1~51 ))) # (!\PC|address [26] & (dataOut_Imm[26] & !\PC|Add1~51 )))

	.dataa(\PC|address [26]),
	.datab(dataOut_Imm[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~51 ),
	.combout(\PC|Add1~52_combout ),
	.cout(\PC|Add1~53 ));
// synopsys translate_off
defparam \PC|Add1~52 .lut_mask = 16'h698E;
defparam \PC|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneiv_lcell_comb \PC|Add2~48 (
// Equation(s):
// \PC|Add2~48_combout  = (\PC|Add1~52_combout  & ((GND) # (!\PC|Add2~47 ))) # (!\PC|Add1~52_combout  & (\PC|Add2~47  $ (GND)))
// \PC|Add2~49  = CARRY((\PC|Add1~52_combout ) # (!\PC|Add2~47 ))

	.dataa(gnd),
	.datab(\PC|Add1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~47 ),
	.combout(\PC|Add2~48_combout ),
	.cout(\PC|Add2~49 ));
// synopsys translate_off
defparam \PC|Add2~48 .lut_mask = 16'h3CCF;
defparam \PC|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneiv_lcell_comb \PC|Add3~48 (
// Equation(s):
// \PC|Add3~48_combout  = (\PC|address [26] & (\PC|Add3~47  $ (GND))) # (!\PC|address [26] & (!\PC|Add3~47  & VCC))
// \PC|Add3~49  = CARRY((\PC|address [26] & !\PC|Add3~47 ))

	.dataa(\PC|address [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~47 ),
	.combout(\PC|Add3~48_combout ),
	.cout(\PC|Add3~49 ));
// synopsys translate_off
defparam \PC|Add3~48 .lut_mask = 16'hA50A;
defparam \PC|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneiv_lcell_comb \PC|Add3~50 (
// Equation(s):
// \PC|Add3~50_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~48_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~48_combout )))) # (!ctrl1[1] & (((\PC|Add3~48_combout ))))

	.dataa(\PC|Add2~48_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add3~48_combout ),
	.cin(gnd),
	.combout(\PC|Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~50 .lut_mask = 16'hFB08;
defparam \PC|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \PC|address[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[26]~66_combout ),
	.asdata(\PC|Add3~50_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[26] .is_wysiwyg = "true";
defparam \PC|address[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneiv_lcell_comb \PC|Add3~71 (
// Equation(s):
// \PC|Add3~71_combout  = (\PC|address [27] & (!\PC|Add3~49 )) # (!\PC|address [27] & ((\PC|Add3~49 ) # (GND)))
// \PC|Add3~72  = CARRY((!\PC|Add3~49 ) # (!\PC|address [27]))

	.dataa(gnd),
	.datab(\PC|address [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~49 ),
	.combout(\PC|Add3~71_combout ),
	.cout(\PC|Add3~72 ));
// synopsys translate_off
defparam \PC|Add3~71 .lut_mask = 16'h3C3F;
defparam \PC|Add3~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \IMM|output_data[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[27]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[27] .is_wysiwyg = "true";
defparam \IMM|output_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneiv_lcell_comb \dataOut_Imm[27] (
// Equation(s):
// dataOut_Imm[27] = LCELL(\IMM|output_data [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[27] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneiv_lcell_comb \PC|Add1~54 (
// Equation(s):
// \PC|Add1~54_combout  = (dataOut_Imm[27] & ((\PC|address [27] & (\PC|Add1~53  & VCC)) # (!\PC|address [27] & (!\PC|Add1~53 )))) # (!dataOut_Imm[27] & ((\PC|address [27] & (!\PC|Add1~53 )) # (!\PC|address [27] & ((\PC|Add1~53 ) # (GND)))))
// \PC|Add1~55  = CARRY((dataOut_Imm[27] & (!\PC|address [27] & !\PC|Add1~53 )) # (!dataOut_Imm[27] & ((!\PC|Add1~53 ) # (!\PC|address [27]))))

	.dataa(dataOut_Imm[27]),
	.datab(\PC|address [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~53 ),
	.combout(\PC|Add1~54_combout ),
	.cout(\PC|Add1~55 ));
// synopsys translate_off
defparam \PC|Add1~54 .lut_mask = 16'h9617;
defparam \PC|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneiv_lcell_comb \PC|Add2~50 (
// Equation(s):
// \PC|Add2~50_combout  = (\PC|Add1~54_combout  & (\PC|Add2~49  & VCC)) # (!\PC|Add1~54_combout  & (!\PC|Add2~49 ))
// \PC|Add2~51  = CARRY((!\PC|Add1~54_combout  & !\PC|Add2~49 ))

	.dataa(gnd),
	.datab(\PC|Add1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~49 ),
	.combout(\PC|Add2~50_combout ),
	.cout(\PC|Add2~51 ));
// synopsys translate_off
defparam \PC|Add2~50 .lut_mask = 16'hC303;
defparam \PC|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneiv_lcell_comb \PC|Add3~85 (
// Equation(s):
// \PC|Add3~85_combout  = (\zeroFlag~combout  & (\PC|Add3~71_combout )) # (!\zeroFlag~combout  & ((ctrl1[1] & ((\PC|Add2~50_combout ))) # (!ctrl1[1] & (\PC|Add3~71_combout ))))

	.dataa(\PC|Add3~71_combout ),
	.datab(\PC|Add2~50_combout ),
	.datac(\zeroFlag~combout ),
	.datad(ctrl1[1]),
	.cin(gnd),
	.combout(\PC|Add3~85_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~85 .lut_mask = 16'hACAA;
defparam \PC|Add3~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \PC|address[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[27]~68_combout ),
	.asdata(\PC|Add3~85_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[27] .is_wysiwyg = "true";
defparam \PC|address[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneiv_lcell_comb \dataOut_PC[27] (
// Equation(s):
// dataOut_PC[27] = LCELL(\PC|address [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [27]),
	.cin(gnd),
	.combout(dataOut_PC[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[27] .lut_mask = 16'hFF00;
defparam \dataOut_PC[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneiv_lcell_comb \addressCorrection_mem1[9] (
// Equation(s):
// addressCorrection_mem1[9] = LCELL((\addrDecoding_Prog|Add0~12_combout  & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_PC[27]) # (!\addrDecoding_Prog|LessThan0~5_combout )))))

	.dataa(\addrDecoding_Prog|Add0~12_combout ),
	.datab(dataOut_PC[27]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[9]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[9] .lut_mask = 16'h8A00;
defparam \addressCorrection_mem1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N4
cycloneiv_lcell_comb \dataOut_Inst_M[10] (
// Equation(s):
// dataOut_Inst_M[10] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(dataOut_Inst_M[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[10] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N16
cycloneiv_lcell_comb \tempOut[10] (
// Equation(s):
// tempOut[10] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[10]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[10]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[10]~input_o )))))

	.dataa(\Prog_BUS_READ[10]~input_o ),
	.datab(dataOut_Inst_M[10]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[10]),
	.cout());
// synopsys translate_off
defparam \tempOut[10] .lut_mask = 16'hACAA;
defparam \tempOut[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N20
cycloneiv_lcell_comb \dataOut_Extend[10] (
// Equation(s):
// dataOut_Extend[10] = LCELL(tempOut[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[10]),
	.cin(gnd),
	.combout(dataOut_Extend[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[10] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneiv_lcell_comb \PC|Add3~68 (
// Equation(s):
// \PC|Add3~68_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~16_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~16_combout )))) # (!ctrl1[1] & (((\PC|Add3~16_combout ))))

	.dataa(\PC|Add2~16_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add3~16_combout ),
	.cin(gnd),
	.combout(\PC|Add3~68_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~68 .lut_mask = 16'hFB08;
defparam \PC|Add3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \PC|address[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[10]~34_combout ),
	.asdata(\PC|Add3~68_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[10] .is_wysiwyg = "true";
defparam \PC|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneiv_lcell_comb \dataOut_PC[10] (
// Equation(s):
// dataOut_PC[10] = LCELL(\PC|address [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [10]),
	.cin(gnd),
	.combout(dataOut_PC[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[10] .lut_mask = 16'hFF00;
defparam \dataOut_PC[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneiv_lcell_comb \addressCorrection_mem1[8] (
// Equation(s):
// addressCorrection_mem1[8] = LCELL((\addrDecoding_Prog|Add0~9_combout  & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_PC[27]) # (!\addrDecoding_Prog|LessThan0~5_combout )))))

	.dataa(\addrDecoding_Prog|Add0~9_combout ),
	.datab(dataOut_PC[27]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[8]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[8] .lut_mask = 16'h8A00;
defparam \addressCorrection_mem1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N28
cycloneiv_lcell_comb \dataOut_Inst_M[9] (
// Equation(s):
// dataOut_Inst_M[9] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(dataOut_Inst_M[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[9] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N2
cycloneiv_lcell_comb \tempOut[9] (
// Equation(s):
// tempOut[9] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[9]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[9]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[9]~input_o )))))

	.dataa(\Prog_BUS_READ[9]~input_o ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(dataOut_Inst_M[9]),
	.cin(gnd),
	.combout(tempOut[9]),
	.cout());
// synopsys translate_off
defparam \tempOut[9] .lut_mask = 16'hBA8A;
defparam \tempOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N24
cycloneiv_lcell_comb \dataOut_Extend[9] (
// Equation(s):
// dataOut_Extend[9] = LCELL(tempOut[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[9]),
	.cin(gnd),
	.combout(dataOut_Extend[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[9] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneiv_lcell_comb \PC|Add3~66 (
// Equation(s):
// \PC|Add3~66_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~14_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~14_combout )))) # (!ctrl1[1] & (((\PC|Add3~14_combout ))))

	.dataa(ctrl1[1]),
	.datab(\zeroFlag~combout ),
	.datac(\PC|Add2~14_combout ),
	.datad(\PC|Add3~14_combout ),
	.cin(gnd),
	.combout(\PC|Add3~66_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~66 .lut_mask = 16'hFD20;
defparam \PC|Add3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \PC|address[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[9]~32_combout ),
	.asdata(\PC|Add3~66_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[9] .is_wysiwyg = "true";
defparam \PC|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneiv_lcell_comb \dataOut_PC[9] (
// Equation(s):
// dataOut_PC[9] = LCELL(\PC|address [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[9] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneiv_lcell_comb \addressCorrection_mem1[7] (
// Equation(s):
// addressCorrection_mem1[7] = LCELL((\addrDecoding_Prog|Add0~6_combout  & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_PC[27]) # (!\addrDecoding_Prog|LessThan0~5_combout )))))

	.dataa(\addrDecoding_Prog|Add0~6_combout ),
	.datab(dataOut_PC[27]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[7]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[7] .lut_mask = 16'h8A00;
defparam \addressCorrection_mem1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneiv_lcell_comb \dataOut_Inst_M[8] (
// Equation(s):
// dataOut_Inst_M[8] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(dataOut_Inst_M[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[8] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneiv_lcell_comb \tempOut[8] (
// Equation(s):
// tempOut[8] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[8]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[8]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[8]~input_o )))))

	.dataa(\Prog_BUS_READ[8]~input_o ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(dataOut_Inst_M[8]),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[8]),
	.cout());
// synopsys translate_off
defparam \tempOut[8] .lut_mask = 16'hB8AA;
defparam \tempOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneiv_lcell_comb \dataOut_Extend[8] (
// Equation(s):
// dataOut_Extend[8] = LCELL(tempOut[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[8]),
	.cin(gnd),
	.combout(dataOut_Extend[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[8] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneiv_lcell_comb \PC|Add3~67 (
// Equation(s):
// \PC|Add3~67_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~12_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~12_combout )))) # (!ctrl1[1] & (((\PC|Add3~12_combout ))))

	.dataa(\PC|Add2~12_combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add3~12_combout ),
	.datad(\zeroFlag~combout ),
	.cin(gnd),
	.combout(\PC|Add3~67_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~67 .lut_mask = 16'hF0B8;
defparam \PC|Add3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \PC|address[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[8]~30_combout ),
	.asdata(\PC|Add3~67_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[8] .is_wysiwyg = "true";
defparam \PC|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneiv_lcell_comb \dataOut_PC[8] (
// Equation(s):
// dataOut_PC[8] = LCELL(\PC|address [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[8] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneiv_lcell_comb \addressCorrection_mem1[6] (
// Equation(s):
// addressCorrection_mem1[6] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\addrDecoding_Prog|Add0~3_combout  & ((dataOut_PC[27]) # (!\addrDecoding_Prog|LessThan0~5_combout )))))

	.dataa(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datab(\addrDecoding_Prog|Add0~3_combout ),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(dataOut_PC[27]),
	.cin(gnd),
	.combout(addressCorrection_mem1[6]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[6] .lut_mask = 16'h8808;
defparam \addressCorrection_mem1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N10
cycloneiv_lcell_comb \dataOut_Inst_M[7] (
// Equation(s):
// dataOut_Inst_M[7] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[7] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N1
cycloneiv_io_ibuf \Prog_BUS_READ[7]~input (
	.i(Prog_BUS_READ[7]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[7]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[7]~input .bus_hold = "false";
defparam \Prog_BUS_READ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N20
cycloneiv_lcell_comb \tempOut[7] (
// Equation(s):
// tempOut[7] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[7]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[7])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[7]~input_o ))))))

	.dataa(dataOut_Inst_M[7]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\Prog_BUS_READ[7]~input_o ),
	.cin(gnd),
	.combout(tempOut[7]),
	.cout());
// synopsys translate_off
defparam \tempOut[7] .lut_mask = 16'hEF20;
defparam \tempOut[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N14
cycloneiv_lcell_comb \dataOut_Extend[7] (
// Equation(s):
// dataOut_Extend[7] = LCELL(tempOut[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[7]),
	.cin(gnd),
	.combout(dataOut_Extend[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[7] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneiv_lcell_comb \PC|Add3~64 (
// Equation(s):
// \PC|Add3~64_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((!\PC|Add3~10_combout ))) # (!\zeroFlag~combout  & (!\PC|Add2~10_combout )))) # (!ctrl1[1] & (((!\PC|Add3~10_combout ))))

	.dataa(\PC|Add2~10_combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add3~10_combout ),
	.datad(\zeroFlag~combout ),
	.cin(gnd),
	.combout(\PC|Add3~64_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~64 .lut_mask = 16'h0F47;
defparam \PC|Add3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \PC|address[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[7]~28_combout ),
	.asdata(\PC|Add3~64_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[7] .is_wysiwyg = "true";
defparam \PC|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneiv_lcell_comb \dataOut_PC[7] (
// Equation(s):
// dataOut_PC[7] = LCELL(!\PC|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[7] .lut_mask = 16'h0F0F;
defparam \dataOut_PC[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneiv_lcell_comb \addressCorrection_mem1[5] (
// Equation(s):
// addressCorrection_mem1[5] = LCELL((\addrDecoding_Prog|Add0~0_combout  & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_PC[27]) # (!\addrDecoding_Prog|LessThan0~5_combout )))))

	.dataa(\addrDecoding_Prog|Add0~0_combout ),
	.datab(dataOut_PC[27]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[5]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[5] .lut_mask = 16'h8A00;
defparam \addressCorrection_mem1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N16
cycloneiv_lcell_comb \dataOut_Inst_M[6] (
// Equation(s):
// dataOut_Inst_M[6] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[6] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N6
cycloneiv_lcell_comb \tempOut[6] (
// Equation(s):
// tempOut[6] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[6]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((dataOut_Inst_M[6]))))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[6]~input_o )))

	.dataa(\Prog_BUS_READ[6]~input_o ),
	.datab(dataOut_Inst_M[6]),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\addrDecoding_Prog|LessThan0~5_combout ),
	.cin(gnd),
	.combout(tempOut[6]),
	.cout());
// synopsys translate_off
defparam \tempOut[6] .lut_mask = 16'hAACA;
defparam \tempOut[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N12
cycloneiv_lcell_comb \dataOut_Extend[6] (
// Equation(s):
// dataOut_Extend[6] = LCELL(tempOut[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[6]),
	.cin(gnd),
	.combout(dataOut_Extend[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[6] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneiv_lcell_comb \PC|Add3~65 (
// Equation(s):
// \PC|Add3~65_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((!\PC|Add3~8_combout ))) # (!\zeroFlag~combout  & (!\PC|Add2~8_combout )))) # (!ctrl1[1] & (((!\PC|Add3~8_combout ))))

	.dataa(\PC|Add2~8_combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add3~8_combout ),
	.datad(\zeroFlag~combout ),
	.cin(gnd),
	.combout(\PC|Add3~65_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~65 .lut_mask = 16'h0F47;
defparam \PC|Add3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \PC|address[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[6]~26_combout ),
	.asdata(\PC|Add3~65_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[6] .is_wysiwyg = "true";
defparam \PC|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N4
cycloneiv_lcell_comb \dataOut_PC[6] (
// Equation(s):
// dataOut_PC[6] = LCELL(!\PC|address [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [6]),
	.cin(gnd),
	.combout(dataOut_PC[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[6] .lut_mask = 16'h00FF;
defparam \dataOut_PC[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N22
cycloneiv_lcell_comb \addressCorrection_mem1[4] (
// Equation(s):
// addressCorrection_mem1[4] = LCELL((!dataOut_PC[6] & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & !\addrDecoding_Prog|LessThan0~5_combout )))

	.dataa(gnd),
	.datab(dataOut_PC[6]),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\addrDecoding_Prog|LessThan0~5_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[4]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[4] .lut_mask = 16'h0030;
defparam \addressCorrection_mem1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneiv_lcell_comb \dataOut_Inst_M[5] (
// Equation(s):
// dataOut_Inst_M[5] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[5] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \Prog_BUS_READ[5]~input (
	.i(Prog_BUS_READ[5]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[5]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[5]~input .bus_hold = "false";
defparam \Prog_BUS_READ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneiv_lcell_comb \tempOut[5] (
// Equation(s):
// tempOut[5] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[5]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[5])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[5]~input_o ))))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(dataOut_Inst_M[5]),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\Prog_BUS_READ[5]~input_o ),
	.cin(gnd),
	.combout(tempOut[5]),
	.cout());
// synopsys translate_off
defparam \tempOut[5] .lut_mask = 16'hEF40;
defparam \tempOut[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneiv_lcell_comb \dataOut_Extend[5] (
// Equation(s):
// dataOut_Extend[5] = LCELL(tempOut[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[5]),
	.cin(gnd),
	.combout(dataOut_Extend[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[5] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \IMM|output_data[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[5]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[5] .is_wysiwyg = "true";
defparam \IMM|output_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneiv_lcell_comb \dataOut_Imm[5] (
// Equation(s):
// dataOut_Imm[5] = LCELL(\IMM|output_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [5]),
	.cin(gnd),
	.combout(dataOut_Imm[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[5] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneiv_lcell_comb \PC|Add3~89 (
// Equation(s):
// \PC|Add3~89_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~6_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~6_combout )))) # (!ctrl1[1] & (((\PC|Add3~6_combout ))))

	.dataa(\PC|Add2~6_combout ),
	.datab(\PC|Add3~6_combout ),
	.datac(ctrl1[1]),
	.datad(\zeroFlag~combout ),
	.cin(gnd),
	.combout(\PC|Add3~89_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~89 .lut_mask = 16'hCCAC;
defparam \PC|Add3~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneiv_lcell_comb \PC|address[5]~feeder (
// Equation(s):
// \PC|address[5]~feeder_combout  = \PC|Add3~89_combout 

	.dataa(\PC|Add3~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[5]~feeder .lut_mask = 16'hAAAA;
defparam \PC|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \PC|address[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[5]~feeder_combout ),
	.asdata(dataOut_Extend[5]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[5] .is_wysiwyg = "true";
defparam \PC|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneiv_lcell_comb \dataOut_PC[5] (
// Equation(s):
// dataOut_PC[5] = LCELL(\PC|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [5]),
	.cin(gnd),
	.combout(dataOut_PC[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[5] .lut_mask = 16'hFF00;
defparam \dataOut_PC[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneiv_lcell_comb \addressCorrection_mem1[3] (
// Equation(s):
// addressCorrection_mem1[3] = LCELL((!\addrDecoding_Prog|LessThan0~5_combout  & (\addrDecoding_Prog|iAddressInst[5]~1_combout  & dataOut_PC[5])))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(gnd),
	.datad(dataOut_PC[5]),
	.cin(gnd),
	.combout(addressCorrection_mem1[3]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[3] .lut_mask = 16'h4400;
defparam \addressCorrection_mem1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneiv_lcell_comb \dataOut_Inst_M[4] (
// Equation(s):
// dataOut_Inst_M[4] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[4] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneiv_lcell_comb \tempOut[4] (
// Equation(s):
// tempOut[4] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[4]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((dataOut_Inst_M[4]))))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (((\Prog_BUS_READ[4]~input_o )))))

	.dataa(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[4]~input_o ),
	.datad(dataOut_Inst_M[4]),
	.cin(gnd),
	.combout(tempOut[4]),
	.cout());
// synopsys translate_off
defparam \tempOut[4] .lut_mask = 16'hF2D0;
defparam \tempOut[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneiv_lcell_comb \dataOut_Extend[4] (
// Equation(s):
// dataOut_Extend[4] = LCELL(tempOut[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(dataOut_Extend[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[4] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \IMM|output_data[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[4]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[4] .is_wysiwyg = "true";
defparam \IMM|output_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneiv_lcell_comb \dataOut_Imm[4] (
// Equation(s):
// dataOut_Imm[4] = LCELL(\IMM|output_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[4] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneiv_lcell_comb \PC|Add3~88 (
// Equation(s):
// \PC|Add3~88_combout  = (\zeroFlag~combout  & (\PC|Add3~4_combout )) # (!\zeroFlag~combout  & ((ctrl1[1] & ((\PC|Add2~4_combout ))) # (!ctrl1[1] & (\PC|Add3~4_combout ))))

	.dataa(\PC|Add3~4_combout ),
	.datab(\zeroFlag~combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add2~4_combout ),
	.cin(gnd),
	.combout(\PC|Add3~88_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~88 .lut_mask = 16'hBA8A;
defparam \PC|Add3~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneiv_lcell_comb \PC|address[4]~feeder (
// Equation(s):
// \PC|address[4]~feeder_combout  = \PC|Add3~88_combout 

	.dataa(\PC|Add3~88_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[4]~feeder .lut_mask = 16'hAAAA;
defparam \PC|address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \PC|address[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[4]~feeder_combout ),
	.asdata(dataOut_Extend[4]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[4] .is_wysiwyg = "true";
defparam \PC|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneiv_lcell_comb \dataOut_PC[4] (
// Equation(s):
// dataOut_PC[4] = LCELL(\PC|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [4]),
	.cin(gnd),
	.combout(dataOut_PC[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[4] .lut_mask = 16'hFF00;
defparam \dataOut_PC[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneiv_lcell_comb \addressCorrection_mem1[2] (
// Equation(s):
// addressCorrection_mem1[2] = LCELL((dataOut_PC[4] & (!\addrDecoding_Prog|LessThan0~5_combout  & \addrDecoding_Prog|iAddressInst[5]~1_combout )))

	.dataa(dataOut_PC[4]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(gnd),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[2]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[2] .lut_mask = 16'h2200;
defparam \addressCorrection_mem1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneiv_lcell_comb \dataOut_Inst_M[12] (
// Equation(s):
// dataOut_Inst_M[12] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[12] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N8
cycloneiv_io_ibuf \Prog_BUS_READ[12]~input (
	.i(Prog_BUS_READ[12]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[12]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[12]~input .bus_hold = "false";
defparam \Prog_BUS_READ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneiv_lcell_comb \tempOut[12] (
// Equation(s):
// tempOut[12] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[12]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[12])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[12]~input_o ))))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(dataOut_Inst_M[12]),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\Prog_BUS_READ[12]~input_o ),
	.cin(gnd),
	.combout(tempOut[12]),
	.cout());
// synopsys translate_off
defparam \tempOut[12] .lut_mask = 16'hEF40;
defparam \tempOut[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneiv_lcell_comb \dataOut_Extend[12] (
// Equation(s):
// dataOut_Extend[12] = LCELL(tempOut[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[12] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneiv_lcell_comb \PC|Add3~69 (
// Equation(s):
// \PC|Add3~69_combout  = (\zeroFlag~combout  & (((!\PC|Add3~20_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (!\PC|Add2~20_combout )) # (!ctrl1[1] & ((!\PC|Add3~20_combout )))))

	.dataa(\PC|Add2~20_combout ),
	.datab(\zeroFlag~combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~20_combout ),
	.cin(gnd),
	.combout(\PC|Add3~69_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~69 .lut_mask = 16'h10DF;
defparam \PC|Add3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \PC|address[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[12]~38_combout ),
	.asdata(\PC|Add3~69_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[12] .is_wysiwyg = "true";
defparam \PC|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneiv_lcell_comb \dataOut_PC[12] (
// Equation(s):
// dataOut_PC[12] = LCELL(!\PC|address [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [12]),
	.cin(gnd),
	.combout(dataOut_PC[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[12] .lut_mask = 16'h00FF;
defparam \dataOut_PC[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan1~0 (
// Equation(s):
// \addrDecoding_Prog|LessThan1~0_combout  = (!dataOut_PC[9] & (!dataOut_PC[8] & ((!dataOut_PC[6]) # (!dataOut_PC[7]))))

	.dataa(dataOut_PC[7]),
	.datab(dataOut_PC[9]),
	.datac(dataOut_PC[8]),
	.datad(dataOut_PC[6]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan1~0 .lut_mask = 16'h0103;
defparam \addrDecoding_Prog|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan1~2 (
// Equation(s):
// \addrDecoding_Prog|LessThan1~2_combout  = (dataOut_PC[12] & (dataOut_PC[10] & (dataOut_PC[11] & !\addrDecoding_Prog|LessThan1~0_combout )))

	.dataa(dataOut_PC[12]),
	.datab(dataOut_PC[10]),
	.datac(dataOut_PC[11]),
	.datad(\addrDecoding_Prog|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan1~2 .lut_mask = 16'h0080;
defparam \addrDecoding_Prog|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneiv_lcell_comb \dataOut_PC[14] (
// Equation(s):
// dataOut_PC[14] = LCELL(\PC|address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [14]),
	.cin(gnd),
	.combout(dataOut_PC[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[14] .lut_mask = 16'hFF00;
defparam \dataOut_PC[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneiv_lcell_comb \dataOut_PC[13] (
// Equation(s):
// dataOut_PC[13] = LCELL(\PC|address [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[13] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~3 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~3_combout  = (!dataOut_PC[14] & !dataOut_PC[13])

	.dataa(gnd),
	.datab(dataOut_PC[14]),
	.datac(dataOut_PC[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~3 .lut_mask = 16'h0303;
defparam \addrDecoding_Prog|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneiv_lcell_comb \dataOut_PC[22] (
// Equation(s):
// dataOut_PC[22] = LCELL(\PC|address [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[22] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneiv_lcell_comb \dataOut_PC[20] (
// Equation(s):
// dataOut_PC[20] = LCELL(\PC|address [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [20]),
	.cin(gnd),
	.combout(dataOut_PC[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[20] .lut_mask = 16'hFF00;
defparam \dataOut_PC[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneiv_lcell_comb \dataOut_PC[19] (
// Equation(s):
// dataOut_PC[19] = LCELL(\PC|address [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[19] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneiv_lcell_comb \dataOut_PC[21] (
// Equation(s):
// dataOut_PC[21] = LCELL(\PC|address [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[21] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~1 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~1_combout  = (!dataOut_PC[22] & (!dataOut_PC[20] & (!dataOut_PC[19] & !dataOut_PC[21])))

	.dataa(dataOut_PC[22]),
	.datab(dataOut_PC[20]),
	.datac(dataOut_PC[19]),
	.datad(dataOut_PC[21]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~1 .lut_mask = 16'h0001;
defparam \addrDecoding_Prog|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneiv_lcell_comb \dataOut_PC[16] (
// Equation(s):
// dataOut_PC[16] = LCELL(\PC|address [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [16]),
	.cin(gnd),
	.combout(dataOut_PC[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[16] .lut_mask = 16'hFF00;
defparam \dataOut_PC[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneiv_lcell_comb \dataOut_PC[17] (
// Equation(s):
// dataOut_PC[17] = LCELL(\PC|address [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[17] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneiv_lcell_comb \dataOut_PC[18] (
// Equation(s):
// dataOut_PC[18] = LCELL(\PC|address [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [18]),
	.cin(gnd),
	.combout(dataOut_PC[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[18] .lut_mask = 16'hFF00;
defparam \dataOut_PC[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneiv_lcell_comb \dataOut_PC[15] (
// Equation(s):
// dataOut_PC[15] = LCELL(\PC|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [15]),
	.cin(gnd),
	.combout(dataOut_PC[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[15] .lut_mask = 16'hFF00;
defparam \dataOut_PC[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~2 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~2_combout  = (!dataOut_PC[16] & (!dataOut_PC[17] & (!dataOut_PC[18] & !dataOut_PC[15])))

	.dataa(dataOut_PC[16]),
	.datab(dataOut_PC[17]),
	.datac(dataOut_PC[18]),
	.datad(dataOut_PC[15]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~2 .lut_mask = 16'h0001;
defparam \addrDecoding_Prog|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneiv_lcell_comb \dataOut_PC[25] (
// Equation(s):
// dataOut_PC[25] = LCELL(\PC|address [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [25]),
	.cin(gnd),
	.combout(dataOut_PC[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[25] .lut_mask = 16'hFF00;
defparam \dataOut_PC[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneiv_lcell_comb \dataOut_PC[23] (
// Equation(s):
// dataOut_PC[23] = LCELL(\PC|address [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[23] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneiv_lcell_comb \dataOut_PC[24] (
// Equation(s):
// dataOut_PC[24] = LCELL(\PC|address [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [24]),
	.cin(gnd),
	.combout(dataOut_PC[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[24] .lut_mask = 16'hFF00;
defparam \dataOut_PC[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneiv_lcell_comb \dataOut_PC[26] (
// Equation(s):
// dataOut_PC[26] = LCELL(\PC|address [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [26]),
	.cin(gnd),
	.combout(dataOut_PC[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[26] .lut_mask = 16'hFF00;
defparam \dataOut_PC[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~0 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~0_combout  = (!dataOut_PC[25] & (!dataOut_PC[23] & (!dataOut_PC[24] & !dataOut_PC[26])))

	.dataa(dataOut_PC[25]),
	.datab(dataOut_PC[23]),
	.datac(dataOut_PC[24]),
	.datad(dataOut_PC[26]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~0 .lut_mask = 16'h0001;
defparam \addrDecoding_Prog|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~4 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~4_combout  = (\addrDecoding_Prog|LessThan0~3_combout  & (\addrDecoding_Prog|LessThan0~1_combout  & (\addrDecoding_Prog|LessThan0~2_combout  & \addrDecoding_Prog|LessThan0~0_combout )))

	.dataa(\addrDecoding_Prog|LessThan0~3_combout ),
	.datab(\addrDecoding_Prog|LessThan0~1_combout ),
	.datac(\addrDecoding_Prog|LessThan0~2_combout ),
	.datad(\addrDecoding_Prog|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~4 .lut_mask = 16'h8000;
defparam \addrDecoding_Prog|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneiv_lcell_comb \dataOut_Extend[30] (
// Equation(s):
// dataOut_Extend[30] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[30] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneiv_lcell_comb \dataOut_Extend[29] (
// Equation(s):
// dataOut_Extend[29] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[29] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneiv_lcell_comb \dataOut_Extend[28] (
// Equation(s):
// dataOut_Extend[28] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Extend[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[28] .lut_mask = 16'hF0F0;
defparam \dataOut_Extend[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneiv_lcell_comb \PC|address[28]~70 (
// Equation(s):
// \PC|address[28]~70_combout  = (dataOut_Extend[28] & (\PC|address[27]~69  $ (GND))) # (!dataOut_Extend[28] & (!\PC|address[27]~69  & VCC))
// \PC|address[28]~71  = CARRY((dataOut_Extend[28] & !\PC|address[27]~69 ))

	.dataa(gnd),
	.datab(dataOut_Extend[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[27]~69 ),
	.combout(\PC|address[28]~70_combout ),
	.cout(\PC|address[28]~71 ));
// synopsys translate_off
defparam \PC|address[28]~70 .lut_mask = 16'hC30C;
defparam \PC|address[28]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneiv_lcell_comb \PC|address[29]~72 (
// Equation(s):
// \PC|address[29]~72_combout  = (dataOut_Extend[29] & (!\PC|address[28]~71 )) # (!dataOut_Extend[29] & ((\PC|address[28]~71 ) # (GND)))
// \PC|address[29]~73  = CARRY((!\PC|address[28]~71 ) # (!dataOut_Extend[29]))

	.dataa(dataOut_Extend[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[28]~71 ),
	.combout(\PC|address[29]~72_combout ),
	.cout(\PC|address[29]~73 ));
// synopsys translate_off
defparam \PC|address[29]~72 .lut_mask = 16'h5A5F;
defparam \PC|address[29]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneiv_lcell_comb \PC|address[30]~74 (
// Equation(s):
// \PC|address[30]~74_combout  = (dataOut_Extend[30] & (\PC|address[29]~73  $ (GND))) # (!dataOut_Extend[30] & (!\PC|address[29]~73  & VCC))
// \PC|address[30]~75  = CARRY((dataOut_Extend[30] & !\PC|address[29]~73 ))

	.dataa(gnd),
	.datab(dataOut_Extend[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|address[29]~73 ),
	.combout(\PC|address[30]~74_combout ),
	.cout(\PC|address[30]~75 ));
// synopsys translate_off
defparam \PC|address[30]~74 .lut_mask = 16'hC30C;
defparam \PC|address[30]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \IMM|output_data[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[30]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[30] .is_wysiwyg = "true";
defparam \IMM|output_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneiv_lcell_comb \dataOut_Imm[30] (
// Equation(s):
// dataOut_Imm[30] = LCELL(\IMM|output_data [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [30]),
	.cin(gnd),
	.combout(dataOut_Imm[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[30] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \IMM|output_data[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[29]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[29] .is_wysiwyg = "true";
defparam \IMM|output_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneiv_lcell_comb \dataOut_Imm[29] (
// Equation(s):
// dataOut_Imm[29] = LCELL(\IMM|output_data [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMM|output_data [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Imm[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[29] .lut_mask = 16'hF0F0;
defparam \dataOut_Imm[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \IMM|output_data[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[28]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[28] .is_wysiwyg = "true";
defparam \IMM|output_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneiv_lcell_comb \dataOut_Imm[28] (
// Equation(s):
// dataOut_Imm[28] = LCELL(\IMM|output_data [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [28]),
	.cin(gnd),
	.combout(dataOut_Imm[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[28] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneiv_lcell_comb \PC|Add1~56 (
// Equation(s):
// \PC|Add1~56_combout  = ((\PC|address [28] $ (dataOut_Imm[28] $ (!\PC|Add1~55 )))) # (GND)
// \PC|Add1~57  = CARRY((\PC|address [28] & ((dataOut_Imm[28]) # (!\PC|Add1~55 ))) # (!\PC|address [28] & (dataOut_Imm[28] & !\PC|Add1~55 )))

	.dataa(\PC|address [28]),
	.datab(dataOut_Imm[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~55 ),
	.combout(\PC|Add1~56_combout ),
	.cout(\PC|Add1~57 ));
// synopsys translate_off
defparam \PC|Add1~56 .lut_mask = 16'h698E;
defparam \PC|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneiv_lcell_comb \PC|Add2~52 (
// Equation(s):
// \PC|Add2~52_combout  = (\PC|Add1~56_combout  & ((GND) # (!\PC|Add2~51 ))) # (!\PC|Add1~56_combout  & (\PC|Add2~51  $ (GND)))
// \PC|Add2~53  = CARRY((\PC|Add1~56_combout ) # (!\PC|Add2~51 ))

	.dataa(gnd),
	.datab(\PC|Add1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~51 ),
	.combout(\PC|Add2~52_combout ),
	.cout(\PC|Add2~53 ));
// synopsys translate_off
defparam \PC|Add2~52 .lut_mask = 16'h3CCF;
defparam \PC|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneiv_lcell_comb \PC|Add3~73 (
// Equation(s):
// \PC|Add3~73_combout  = (\PC|address [28] & (\PC|Add3~72  $ (GND))) # (!\PC|address [28] & (!\PC|Add3~72  & VCC))
// \PC|Add3~74  = CARRY((\PC|address [28] & !\PC|Add3~72 ))

	.dataa(gnd),
	.datab(\PC|address [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~72 ),
	.combout(\PC|Add3~73_combout ),
	.cout(\PC|Add3~74 ));
// synopsys translate_off
defparam \PC|Add3~73 .lut_mask = 16'hC30C;
defparam \PC|Add3~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneiv_lcell_comb \PC|Add3~84 (
// Equation(s):
// \PC|Add3~84_combout  = (\zeroFlag~combout  & (((\PC|Add3~73_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~52_combout )) # (!ctrl1[1] & ((\PC|Add3~73_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add2~52_combout ),
	.datad(\PC|Add3~73_combout ),
	.cin(gnd),
	.combout(\PC|Add3~84_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~84 .lut_mask = 16'hFB40;
defparam \PC|Add3~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \PC|address[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[28]~70_combout ),
	.asdata(\PC|Add3~84_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[28] .is_wysiwyg = "true";
defparam \PC|address[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneiv_lcell_comb \PC|Add1~58 (
// Equation(s):
// \PC|Add1~58_combout  = (\PC|address [29] & ((dataOut_Imm[29] & (\PC|Add1~57  & VCC)) # (!dataOut_Imm[29] & (!\PC|Add1~57 )))) # (!\PC|address [29] & ((dataOut_Imm[29] & (!\PC|Add1~57 )) # (!dataOut_Imm[29] & ((\PC|Add1~57 ) # (GND)))))
// \PC|Add1~59  = CARRY((\PC|address [29] & (!dataOut_Imm[29] & !\PC|Add1~57 )) # (!\PC|address [29] & ((!\PC|Add1~57 ) # (!dataOut_Imm[29]))))

	.dataa(\PC|address [29]),
	.datab(dataOut_Imm[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~57 ),
	.combout(\PC|Add1~58_combout ),
	.cout(\PC|Add1~59 ));
// synopsys translate_off
defparam \PC|Add1~58 .lut_mask = 16'h9617;
defparam \PC|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneiv_lcell_comb \PC|Add2~54 (
// Equation(s):
// \PC|Add2~54_combout  = (\PC|Add1~58_combout  & (\PC|Add2~53  & VCC)) # (!\PC|Add1~58_combout  & (!\PC|Add2~53 ))
// \PC|Add2~55  = CARRY((!\PC|Add1~58_combout  & !\PC|Add2~53 ))

	.dataa(\PC|Add1~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~53 ),
	.combout(\PC|Add2~54_combout ),
	.cout(\PC|Add2~55 ));
// synopsys translate_off
defparam \PC|Add2~54 .lut_mask = 16'hA505;
defparam \PC|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneiv_lcell_comb \PC|Add3~75 (
// Equation(s):
// \PC|Add3~75_combout  = (\PC|address [29] & (!\PC|Add3~74 )) # (!\PC|address [29] & ((\PC|Add3~74 ) # (GND)))
// \PC|Add3~76  = CARRY((!\PC|Add3~74 ) # (!\PC|address [29]))

	.dataa(\PC|address [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~74 ),
	.combout(\PC|Add3~75_combout ),
	.cout(\PC|Add3~76 ));
// synopsys translate_off
defparam \PC|Add3~75 .lut_mask = 16'h5A5F;
defparam \PC|Add3~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneiv_lcell_comb \PC|Add3~83 (
// Equation(s):
// \PC|Add3~83_combout  = (\zeroFlag~combout  & (((\PC|Add3~75_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~54_combout )) # (!ctrl1[1] & ((\PC|Add3~75_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add2~54_combout ),
	.datad(\PC|Add3~75_combout ),
	.cin(gnd),
	.combout(\PC|Add3~83_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~83 .lut_mask = 16'hFB40;
defparam \PC|Add3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \PC|address[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[29]~72_combout ),
	.asdata(\PC|Add3~83_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[29] .is_wysiwyg = "true";
defparam \PC|address[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneiv_lcell_comb \PC|Add1~60 (
// Equation(s):
// \PC|Add1~60_combout  = ((\PC|address [30] $ (dataOut_Imm[30] $ (!\PC|Add1~59 )))) # (GND)
// \PC|Add1~61  = CARRY((\PC|address [30] & ((dataOut_Imm[30]) # (!\PC|Add1~59 ))) # (!\PC|address [30] & (dataOut_Imm[30] & !\PC|Add1~59 )))

	.dataa(\PC|address [30]),
	.datab(dataOut_Imm[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add1~59 ),
	.combout(\PC|Add1~60_combout ),
	.cout(\PC|Add1~61 ));
// synopsys translate_off
defparam \PC|Add1~60 .lut_mask = 16'h698E;
defparam \PC|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneiv_lcell_comb \PC|Add2~56 (
// Equation(s):
// \PC|Add2~56_combout  = (\PC|Add1~60_combout  & ((GND) # (!\PC|Add2~55 ))) # (!\PC|Add1~60_combout  & (\PC|Add2~55  $ (GND)))
// \PC|Add2~57  = CARRY((\PC|Add1~60_combout ) # (!\PC|Add2~55 ))

	.dataa(gnd),
	.datab(\PC|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add2~55 ),
	.combout(\PC|Add2~56_combout ),
	.cout(\PC|Add2~57 ));
// synopsys translate_off
defparam \PC|Add2~56 .lut_mask = 16'h3CCF;
defparam \PC|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneiv_lcell_comb \PC|Add3~77 (
// Equation(s):
// \PC|Add3~77_combout  = (\PC|address [30] & (\PC|Add3~76  $ (GND))) # (!\PC|address [30] & (!\PC|Add3~76  & VCC))
// \PC|Add3~78  = CARRY((\PC|address [30] & !\PC|Add3~76 ))

	.dataa(gnd),
	.datab(\PC|address [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add3~76 ),
	.combout(\PC|Add3~77_combout ),
	.cout(\PC|Add3~78 ));
// synopsys translate_off
defparam \PC|Add3~77 .lut_mask = 16'hC30C;
defparam \PC|Add3~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneiv_lcell_comb \PC|Add3~82 (
// Equation(s):
// \PC|Add3~82_combout  = (\zeroFlag~combout  & (((\PC|Add3~77_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~56_combout )) # (!ctrl1[1] & ((\PC|Add3~77_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add2~56_combout ),
	.datad(\PC|Add3~77_combout ),
	.cin(gnd),
	.combout(\PC|Add3~82_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~82 .lut_mask = 16'hFB40;
defparam \PC|Add3~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \PC|address[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[30]~74_combout ),
	.asdata(\PC|Add3~82_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[30] .is_wysiwyg = "true";
defparam \PC|address[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneiv_lcell_comb \dataOut_PC[30] (
// Equation(s):
// dataOut_PC[30] = LCELL(\PC|address [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[30] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneiv_lcell_comb \dataOut_Extend[31] (
// Equation(s):
// dataOut_Extend[31] = LCELL(tempOut[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[15]),
	.cin(gnd),
	.combout(dataOut_Extend[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[31] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneiv_lcell_comb \PC|address[31]~76 (
// Equation(s):
// \PC|address[31]~76_combout  = \PC|address[30]~75  $ (dataOut_Extend[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_Extend[31]),
	.cin(\PC|address[30]~75 ),
	.combout(\PC|address[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[31]~76 .lut_mask = 16'h0FF0;
defparam \PC|address[31]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \IMM|output_data[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_Extend[31]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IMM|output_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IMM|output_data[31] .is_wysiwyg = "true";
defparam \IMM|output_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneiv_lcell_comb \dataOut_Imm[31] (
// Equation(s):
// dataOut_Imm[31] = LCELL(\IMM|output_data [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMM|output_data [31]),
	.cin(gnd),
	.combout(dataOut_Imm[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_Imm[31] .lut_mask = 16'hFF00;
defparam \dataOut_Imm[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneiv_lcell_comb \PC|Add1~62 (
// Equation(s):
// \PC|Add1~62_combout  = dataOut_Imm[31] $ (\PC|Add1~61  $ (\PC|address [31]))

	.dataa(dataOut_Imm[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [31]),
	.cin(\PC|Add1~61 ),
	.combout(\PC|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add1~62 .lut_mask = 16'hA55A;
defparam \PC|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneiv_lcell_comb \PC|Add2~58 (
// Equation(s):
// \PC|Add2~58_combout  = \PC|Add2~57  $ (!\PC|Add1~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|Add1~62_combout ),
	.cin(\PC|Add2~57 ),
	.combout(\PC|Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add2~58 .lut_mask = 16'hF00F;
defparam \PC|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneiv_lcell_comb \PC|Add3~79 (
// Equation(s):
// \PC|Add3~79_combout  = \PC|Add3~78  $ (\PC|address [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [31]),
	.cin(\PC|Add3~78 ),
	.combout(\PC|Add3~79_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~79 .lut_mask = 16'h0FF0;
defparam \PC|Add3~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneiv_lcell_comb \PC|Add3~81 (
// Equation(s):
// \PC|Add3~81_combout  = (ctrl1[1] & ((\zeroFlag~combout  & ((\PC|Add3~79_combout ))) # (!\zeroFlag~combout  & (\PC|Add2~58_combout )))) # (!ctrl1[1] & (((\PC|Add3~79_combout ))))

	.dataa(\PC|Add2~58_combout ),
	.datab(ctrl1[1]),
	.datac(\zeroFlag~combout ),
	.datad(\PC|Add3~79_combout ),
	.cin(gnd),
	.combout(\PC|Add3~81_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~81 .lut_mask = 16'hFB08;
defparam \PC|Add3~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \PC|address[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[31]~76_combout ),
	.asdata(\PC|Add3~81_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[31] .is_wysiwyg = "true";
defparam \PC|address[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneiv_lcell_comb \dataOut_PC[31] (
// Equation(s):
// dataOut_PC[31] = LCELL(\PC|address [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [31]),
	.cin(gnd),
	.combout(dataOut_PC[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[31] .lut_mask = 16'hFF00;
defparam \dataOut_PC[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneiv_lcell_comb \dataOut_PC[28] (
// Equation(s):
// dataOut_PC[28] = LCELL(\PC|address [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [28]),
	.cin(gnd),
	.combout(dataOut_PC[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[28] .lut_mask = 16'hFF00;
defparam \dataOut_PC[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneiv_lcell_comb \dataOut_PC[29] (
// Equation(s):
// dataOut_PC[29] = LCELL(\PC|address [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [29]),
	.cin(gnd),
	.combout(dataOut_PC[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[29] .lut_mask = 16'hFF00;
defparam \dataOut_PC[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneiv_lcell_comb \addrDecoding_Prog|iAddressInst[5]~0 (
// Equation(s):
// \addrDecoding_Prog|iAddressInst[5]~0_combout  = (!dataOut_PC[30] & (!dataOut_PC[31] & (!dataOut_PC[28] & !dataOut_PC[29])))

	.dataa(dataOut_PC[30]),
	.datab(dataOut_PC[31]),
	.datac(dataOut_PC[28]),
	.datad(dataOut_PC[29]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|iAddressInst[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|iAddressInst[5]~0 .lut_mask = 16'h0001;
defparam \addrDecoding_Prog|iAddressInst[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneiv_lcell_comb \addrDecoding_Prog|iAddressInst[5]~1 (
// Equation(s):
// \addrDecoding_Prog|iAddressInst[5]~1_combout  = (!\addrDecoding_Prog|LessThan1~2_combout  & (!dataOut_PC[27] & (\addrDecoding_Prog|LessThan0~4_combout  & \addrDecoding_Prog|iAddressInst[5]~0_combout )))

	.dataa(\addrDecoding_Prog|LessThan1~2_combout ),
	.datab(dataOut_PC[27]),
	.datac(\addrDecoding_Prog|LessThan0~4_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~0_combout ),
	.cin(gnd),
	.combout(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|iAddressInst[5]~1 .lut_mask = 16'h1000;
defparam \addrDecoding_Prog|iAddressInst[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \Prog_BUS_READ[29]~input (
	.i(Prog_BUS_READ[29]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[29]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[29]~input .bus_hold = "false";
defparam \Prog_BUS_READ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneiv_lcell_comb \dataOut_Inst_M[29] (
// Equation(s):
// dataOut_Inst_M[29] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(dataOut_Inst_M[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[29] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneiv_lcell_comb \tempOut[29] (
// Equation(s):
// tempOut[29] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[29]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((dataOut_Inst_M[29]))))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (((\Prog_BUS_READ[29]~input_o )))))

	.dataa(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[29]~input_o ),
	.datad(dataOut_Inst_M[29]),
	.cin(gnd),
	.combout(tempOut[29]),
	.cout());
// synopsys translate_off
defparam \tempOut[29] .lut_mask = 16'hF2D0;
defparam \tempOut[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneiv_lcell_comb \Control|Decoder1~2 (
// Equation(s):
// \Control|Decoder1~2_combout  = (tempOut[30] & tempOut[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[30]),
	.datad(tempOut[31]),
	.cin(gnd),
	.combout(\Control|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Decoder1~2 .lut_mask = 16'hF000;
defparam \Control|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneiv_lcell_comb \Control|Decoder1~5 (
// Equation(s):
// \Control|Decoder1~5_combout  = (tempOut[29] & (!tempOut[26] & (!tempOut[28] & \Control|Decoder1~2_combout )))

	.dataa(tempOut[29]),
	.datab(tempOut[26]),
	.datac(tempOut[28]),
	.datad(\Control|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\Control|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Decoder1~5 .lut_mask = 16'h0200;
defparam \Control|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneiv_lcell_comb \ctrl0[1] (
// Equation(s):
// ctrl0[1] = LCELL((!tempOut[27] & \Control|Decoder1~5_combout ))

	.dataa(tempOut[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control|Decoder1~5_combout ),
	.cin(gnd),
	.combout(ctrl0[1]),
	.cout());
// synopsys translate_off
defparam \ctrl0[1] .lut_mask = 16'h5500;
defparam \ctrl0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \CTRL1|output_data[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[1]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[1] .is_wysiwyg = "true";
defparam \CTRL1|output_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneiv_lcell_comb \ctrl1[1] (
// Equation(s):
// ctrl1[1] = LCELL(\CTRL1|output_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[1]),
	.cout());
// synopsys translate_off
defparam \ctrl1[1] .lut_mask = 16'hF0F0;
defparam \ctrl1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneiv_lcell_comb \PC|Add3~87 (
// Equation(s):
// \PC|Add3~87_combout  = (\zeroFlag~combout  & (((\PC|Add3~2_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & ((\PC|Add2~2_combout ))) # (!ctrl1[1] & (\PC|Add3~2_combout ))))

	.dataa(\zeroFlag~combout ),
	.datab(ctrl1[1]),
	.datac(\PC|Add3~2_combout ),
	.datad(\PC|Add2~2_combout ),
	.cin(gnd),
	.combout(\PC|Add3~87_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~87 .lut_mask = 16'hF4B0;
defparam \PC|Add3~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneiv_lcell_comb \PC|address[3]~feeder (
// Equation(s):
// \PC|address[3]~feeder_combout  = \PC|Add3~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|Add3~87_combout ),
	.cin(gnd),
	.combout(\PC|address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[3]~feeder .lut_mask = 16'hFF00;
defparam \PC|address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \PC|address[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[3]~feeder_combout ),
	.asdata(dataOut_Extend[3]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[3] .is_wysiwyg = "true";
defparam \PC|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N2
cycloneiv_lcell_comb \dataOut_PC[3] (
// Equation(s):
// dataOut_PC[3] = LCELL(\PC|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [3]),
	.cin(gnd),
	.combout(dataOut_PC[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[3] .lut_mask = 16'hFF00;
defparam \dataOut_PC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N0
cycloneiv_lcell_comb \addressCorrection_mem1[1] (
// Equation(s):
// addressCorrection_mem1[1] = LCELL((dataOut_PC[3] & (!\addrDecoding_Prog|LessThan0~5_combout  & \addrDecoding_Prog|iAddressInst[5]~1_combout )))

	.dataa(gnd),
	.datab(dataOut_PC[3]),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[1]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[1] .lut_mask = 16'h0C00;
defparam \addressCorrection_mem1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneiv_lcell_comb \dataOut_Inst_M[27] (
// Equation(s):
// dataOut_Inst_M[27] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[27] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N22
cycloneiv_io_ibuf \Prog_BUS_READ[27]~input (
	.i(Prog_BUS_READ[27]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[27]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[27]~input .bus_hold = "false";
defparam \Prog_BUS_READ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneiv_lcell_comb \tempOut[27] (
// Equation(s):
// tempOut[27] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[27]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[27])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[27]~input_o ))))))

	.dataa(dataOut_Inst_M[27]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[27]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[27]),
	.cout());
// synopsys translate_off
defparam \tempOut[27] .lut_mask = 16'hE2F0;
defparam \tempOut[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneiv_lcell_comb \Control|Selector8~1 (
// Equation(s):
// \Control|Selector8~1_combout  = (tempOut[31] & ((tempOut[27] & ((tempOut[28]) # (!tempOut[26]))) # (!tempOut[27] & ((!tempOut[28])))))

	.dataa(tempOut[31]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~1 .lut_mask = 16'h882A;
defparam \Control|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneiv_lcell_comb \Control|Selector8~0 (
// Equation(s):
// \Control|Selector8~0_combout  = (tempOut[27] & ((tempOut[31] & ((tempOut[28]))) # (!tempOut[31] & (!tempOut[26] & !tempOut[28]))))

	.dataa(tempOut[31]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~0 .lut_mask = 16'h8804;
defparam \Control|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneiv_lcell_comb \Control|Selector8~2 (
// Equation(s):
// \Control|Selector8~2_combout  = (tempOut[29] & (((\Control|Selector8~0_combout ) # (!tempOut[30])) # (!\Control|Selector8~1_combout ))) # (!tempOut[29] & ((\Control|Selector8~1_combout  $ (tempOut[30])) # (!\Control|Selector8~0_combout )))

	.dataa(tempOut[29]),
	.datab(\Control|Selector8~1_combout ),
	.datac(tempOut[30]),
	.datad(\Control|Selector8~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~2 .lut_mask = 16'hBE7F;
defparam \Control|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneiv_lcell_comb \Control|mux2_ALU~1 (
// Equation(s):
// \Control|mux2_ALU~1_combout  = (!tempOut[3] & (tempOut[5] & !tempOut[4]))

	.dataa(tempOut[3]),
	.datab(gnd),
	.datac(tempOut[5]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|mux2_ALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|mux2_ALU~1 .lut_mask = 16'h0050;
defparam \Control|mux2_ALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneiv_lcell_comb \Control|Selector6~0 (
// Equation(s):
// \Control|Selector6~0_combout  = (\Control|Selector8~2_combout  & (!tempOut[1] & (tempOut[2] & \Control|mux2_ALU~1_combout )))

	.dataa(\Control|Selector8~2_combout ),
	.datab(tempOut[1]),
	.datac(tempOut[2]),
	.datad(\Control|mux2_ALU~1_combout ),
	.cin(gnd),
	.combout(\Control|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector6~0 .lut_mask = 16'h2000;
defparam \Control|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneiv_lcell_comb \ctrl0[7] (
// Equation(s):
// ctrl0[7] = LCELL((\Control|Selector6~0_combout ) # ((tempOut[27] & (!\Control|Selector8~2_combout  & tempOut[29]))))

	.dataa(tempOut[27]),
	.datab(\Control|Selector8~2_combout ),
	.datac(tempOut[29]),
	.datad(\Control|Selector6~0_combout ),
	.cin(gnd),
	.combout(ctrl0[7]),
	.cout());
// synopsys translate_off
defparam \ctrl0[7] .lut_mask = 16'hFF20;
defparam \ctrl0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \CTRL1|output_data[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[7]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[7] .is_wysiwyg = "true";
defparam \CTRL1|output_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneiv_lcell_comb \ctrl1[7] (
// Equation(s):
// ctrl1[7] = LCELL(\CTRL1|output_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [7]),
	.cin(gnd),
	.combout(ctrl1[7]),
	.cout());
// synopsys translate_off
defparam \ctrl1[7] .lut_mask = 16'hFF00;
defparam \ctrl1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneiv_lcell_comb \Control|ALU_sel~0 (
// Equation(s):
// \Control|ALU_sel~0_combout  = (!tempOut[3] & ((tempOut[2] & (tempOut[0] & !tempOut[1])) # (!tempOut[2] & (!tempOut[0] & tempOut[1]))))

	.dataa(tempOut[3]),
	.datab(tempOut[2]),
	.datac(tempOut[0]),
	.datad(tempOut[1]),
	.cin(gnd),
	.combout(\Control|ALU_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|ALU_sel~0 .lut_mask = 16'h0140;
defparam \Control|ALU_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneiv_lcell_comb \Control|Selector7~0 (
// Equation(s):
// \Control|Selector7~0_combout  = (\Control|ALU_sel~0_combout  & (tempOut[5] & !tempOut[4]))

	.dataa(gnd),
	.datab(\Control|ALU_sel~0_combout ),
	.datac(tempOut[5]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector7~0 .lut_mask = 16'h00C0;
defparam \Control|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneiv_lcell_comb \ctrl0[6] (
// Equation(s):
// ctrl0[6] = LCELL((\Control|Decoder1~5_combout ) # ((\Control|Selector7~0_combout  & \Control|Selector8~2_combout )))

	.dataa(gnd),
	.datab(\Control|Selector7~0_combout ),
	.datac(\Control|Selector8~2_combout ),
	.datad(\Control|Decoder1~5_combout ),
	.cin(gnd),
	.combout(ctrl0[6]),
	.cout());
// synopsys translate_off
defparam \ctrl0[6] .lut_mask = 16'hFFC0;
defparam \ctrl0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \CTRL1|output_data[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[6]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[6] .is_wysiwyg = "true";
defparam \CTRL1|output_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneiv_lcell_comb \ctrl1[6] (
// Equation(s):
// ctrl1[6] = LCELL(\CTRL1|output_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[6]),
	.cout());
// synopsys translate_off
defparam \ctrl1[6] .lut_mask = 16'hF0F0;
defparam \ctrl1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneiv_lcell_comb \Control|WideOr9~2 (
// Equation(s):
// \Control|WideOr9~2_combout  = (tempOut[29] & (!tempOut[28] & (tempOut[27] $ (tempOut[26])))) # (!tempOut[29] & (tempOut[27] & ((tempOut[28]))))

	.dataa(tempOut[29]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr9~2 .lut_mask = 16'h4428;
defparam \Control|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneiv_lcell_comb \ctrl0[8] (
// Equation(s):
// ctrl0[8] = LCELL((\Control|WideOr9~2_combout  & (tempOut[30] & tempOut[31])))

	.dataa(gnd),
	.datab(\Control|WideOr9~2_combout ),
	.datac(tempOut[30]),
	.datad(tempOut[31]),
	.cin(gnd),
	.combout(ctrl0[8]),
	.cout());
// synopsys translate_off
defparam \ctrl0[8] .lut_mask = 16'hC000;
defparam \ctrl0[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \CTRL1|output_data[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[8]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[8] .is_wysiwyg = "true";
defparam \CTRL1|output_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneiv_lcell_comb \ctrl1[8] (
// Equation(s):
// ctrl1[8] = LCELL(\CTRL1|output_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [8]),
	.cin(gnd),
	.combout(ctrl1[8]),
	.cout());
// synopsys translate_off
defparam \ctrl1[8] .lut_mask = 16'hFF00;
defparam \ctrl1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneiv_lcell_comb \Control|output_data[19]~0 (
// Equation(s):
// \Control|output_data[19]~0_combout  = (tempOut[1] & (!tempOut[0] & (!tempOut[2]))) # (!tempOut[1] & (!tempOut[4] & ((tempOut[2]) # (!tempOut[0]))))

	.dataa(tempOut[0]),
	.datab(tempOut[1]),
	.datac(tempOut[2]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|output_data[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|output_data[19]~0 .lut_mask = 16'h0435;
defparam \Control|output_data[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneiv_lcell_comb \Control|output_data[19]~1 (
// Equation(s):
// \Control|output_data[19]~1_combout  = (tempOut[5] & (\Control|output_data[19]~0_combout  & !tempOut[3]))

	.dataa(gnd),
	.datab(tempOut[5]),
	.datac(\Control|output_data[19]~0_combout ),
	.datad(tempOut[3]),
	.cin(gnd),
	.combout(\Control|output_data[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|output_data[19]~1 .lut_mask = 16'h00C0;
defparam \Control|output_data[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneiv_lcell_comb \Control|output_data[19]~2 (
// Equation(s):
// \Control|output_data[19]~2_combout  = (tempOut[29] & (!tempOut[28] & ((!tempOut[26]) # (!tempOut[27])))) # (!tempOut[29] & (tempOut[27] & ((tempOut[28]))))

	.dataa(tempOut[29]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|output_data[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|output_data[19]~2 .lut_mask = 16'h442A;
defparam \Control|output_data[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneiv_lcell_comb \Control|output_data[19]~3 (
// Equation(s):
// \Control|output_data[19]~3_combout  = (\Control|output_data[19]~1_combout ) # ((ctrl0[0]) # ((\Control|Decoder1~2_combout  & \Control|output_data[19]~2_combout )))

	.dataa(\Control|Decoder1~2_combout ),
	.datab(\Control|output_data[19]~1_combout ),
	.datac(\Control|output_data[19]~2_combout ),
	.datad(ctrl0[0]),
	.cin(gnd),
	.combout(\Control|output_data[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|output_data[19]~3 .lut_mask = 16'hFFEC;
defparam \Control|output_data[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneiv_lcell_comb \dataOut_Inst_M[20] (
// Equation(s):
// dataOut_Inst_M[20] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(dataOut_Inst_M[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[20] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N1
cycloneiv_io_ibuf \Prog_BUS_READ[20]~input (
	.i(Prog_BUS_READ[20]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[20]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[20]~input .bus_hold = "false";
defparam \Prog_BUS_READ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneiv_lcell_comb \tempOut[20] (
// Equation(s):
// tempOut[20] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & ((\Prog_BUS_READ[20]~input_o ))) # (!\addrDecoding_Prog|LessThan0~5_combout  & (dataOut_Inst_M[20])))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (((\Prog_BUS_READ[20]~input_o )))))

	.dataa(dataOut_Inst_M[20]),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\Prog_BUS_READ[20]~input_o ),
	.datad(\addrDecoding_Prog|LessThan0~5_combout ),
	.cin(gnd),
	.combout(tempOut[20]),
	.cout());
// synopsys translate_off
defparam \tempOut[20] .lut_mask = 16'hF0B8;
defparam \tempOut[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneiv_lcell_comb \ctrl0[19] (
// Equation(s):
// ctrl0[19] = LCELL((\Control|output_data[19]~3_combout  & tempOut[20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|output_data[19]~3_combout ),
	.datad(tempOut[20]),
	.cin(gnd),
	.combout(ctrl0[19]),
	.cout());
// synopsys translate_off
defparam \ctrl0[19] .lut_mask = 16'hF000;
defparam \ctrl0[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \Prog_BUS_READ[17]~input (
	.i(Prog_BUS_READ[17]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[17]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[17]~input .bus_hold = "false";
defparam \Prog_BUS_READ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneiv_lcell_comb \dataOut_Inst_M[17] (
// Equation(s):
// dataOut_Inst_M[17] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(dataOut_Inst_M[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[17] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneiv_lcell_comb \tempOut[17] (
// Equation(s):
// tempOut[17] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[17]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[17]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[17]~input_o )))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\Prog_BUS_READ[17]~input_o ),
	.datad(dataOut_Inst_M[17]),
	.cin(gnd),
	.combout(tempOut[17]),
	.cout());
// synopsys translate_off
defparam \tempOut[17] .lut_mask = 16'hF4B0;
defparam \tempOut[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneiv_lcell_comb \ctrl0[16] (
// Equation(s):
// ctrl0[16] = LCELL((\Control|output_data[19]~3_combout  & tempOut[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|output_data[19]~3_combout ),
	.datad(tempOut[17]),
	.cin(gnd),
	.combout(ctrl0[16]),
	.cout());
// synopsys translate_off
defparam \ctrl0[16] .lut_mask = 16'hF000;
defparam \ctrl0[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneiv_lcell_comb \dataOut_Inst_M[16] (
// Equation(s):
// dataOut_Inst_M[16] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(dataOut_Inst_M[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[16] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \Prog_BUS_READ[16]~input (
	.i(Prog_BUS_READ[16]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[16]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[16]~input .bus_hold = "false";
defparam \Prog_BUS_READ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneiv_lcell_comb \tempOut[16] (
// Equation(s):
// tempOut[16] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[16]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[16])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[16]~input_o ))))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(dataOut_Inst_M[16]),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(\Prog_BUS_READ[16]~input_o ),
	.cin(gnd),
	.combout(tempOut[16]),
	.cout());
// synopsys translate_off
defparam \tempOut[16] .lut_mask = 16'hEF40;
defparam \tempOut[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneiv_lcell_comb \ctrl0[15] (
// Equation(s):
// ctrl0[15] = LCELL((\Control|output_data[19]~3_combout  & tempOut[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|output_data[19]~3_combout ),
	.datad(tempOut[16]),
	.cin(gnd),
	.combout(ctrl0[15]),
	.cout());
// synopsys translate_off
defparam \ctrl0[15] .lut_mask = 16'hF000;
defparam \ctrl0[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N16
cycloneiv_lcell_comb \dataOut_Inst_M[19] (
// Equation(s):
// dataOut_Inst_M[19] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Intruction_Memory|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Inst_M[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[19] .lut_mask = 16'hF0F0;
defparam \dataOut_Inst_M[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N1
cycloneiv_io_ibuf \Prog_BUS_READ[19]~input (
	.i(Prog_BUS_READ[19]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[19]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[19]~input .bus_hold = "false";
defparam \Prog_BUS_READ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N30
cycloneiv_lcell_comb \tempOut[19] (
// Equation(s):
// tempOut[19] = LCELL((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\addrDecoding_Prog|LessThan0~5_combout  & ((\Prog_BUS_READ[19]~input_o ))) # (!\addrDecoding_Prog|LessThan0~5_combout  & (dataOut_Inst_M[19])))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (((\Prog_BUS_READ[19]~input_o )))))

	.dataa(dataOut_Inst_M[19]),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\Prog_BUS_READ[19]~input_o ),
	.datad(\addrDecoding_Prog|LessThan0~5_combout ),
	.cin(gnd),
	.combout(tempOut[19]),
	.cout());
// synopsys translate_off
defparam \tempOut[19] .lut_mask = 16'hF0B8;
defparam \tempOut[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N20
cycloneiv_lcell_comb \ctrl0[18] (
// Equation(s):
// ctrl0[18] = LCELL((tempOut[19] & \Control|output_data[19]~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[19]),
	.datad(\Control|output_data[19]~3_combout ),
	.cin(gnd),
	.combout(ctrl0[18]),
	.cout());
// synopsys translate_off
defparam \ctrl0[18] .lut_mask = 16'hF000;
defparam \ctrl0[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneiv_lcell_comb \dataOut_Inst_M[18] (
// Equation(s):
// dataOut_Inst_M[18] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(dataOut_Inst_M[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[18] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \Prog_BUS_READ[18]~input (
	.i(Prog_BUS_READ[18]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[18]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[18]~input .bus_hold = "false";
defparam \Prog_BUS_READ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneiv_lcell_comb \tempOut[18] (
// Equation(s):
// tempOut[18] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[18]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[18])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[18]~input_o ))))))

	.dataa(dataOut_Inst_M[18]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[18]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[18]),
	.cout());
// synopsys translate_off
defparam \tempOut[18] .lut_mask = 16'hE2F0;
defparam \tempOut[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N18
cycloneiv_lcell_comb \ctrl0[17] (
// Equation(s):
// ctrl0[17] = LCELL((\Control|output_data[19]~3_combout  & tempOut[18]))

	.dataa(gnd),
	.datab(\Control|output_data[19]~3_combout ),
	.datac(gnd),
	.datad(tempOut[18]),
	.cin(gnd),
	.combout(ctrl0[17]),
	.cout());
// synopsys translate_off
defparam \ctrl0[17] .lut_mask = 16'hCC00;
defparam \ctrl0[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneiv_lcell_comb \Control|Decoder1~3 (
// Equation(s):
// \Control|Decoder1~3_combout  = (tempOut[26] & tempOut[28])

	.dataa(gnd),
	.datab(tempOut[26]),
	.datac(tempOut[28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Decoder1~3 .lut_mask = 16'hC0C0;
defparam \Control|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneiv_lcell_comb \ctrl0[3] (
// Equation(s):
// ctrl0[3] = LCELL((\Control|Decoder1~2_combout  & (\Control|Decoder1~3_combout  & (!tempOut[29] & tempOut[27]))))

	.dataa(\Control|Decoder1~2_combout ),
	.datab(\Control|Decoder1~3_combout ),
	.datac(tempOut[29]),
	.datad(tempOut[27]),
	.cin(gnd),
	.combout(ctrl0[3]),
	.cout());
// synopsys translate_off
defparam \ctrl0[3] .lut_mask = 16'h0800;
defparam \ctrl0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \CTRL1|output_data[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[3]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[3] .is_wysiwyg = "true";
defparam \CTRL1|output_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneiv_lcell_comb \ctrl1[3] (
// Equation(s):
// ctrl1[3] = LCELL(\CTRL1|output_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [3]),
	.cin(gnd),
	.combout(ctrl1[3]),
	.cout());
// synopsys translate_off
defparam \ctrl1[3] .lut_mask = 16'hFF00;
defparam \ctrl1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneiv_lcell_comb \ADDR_Decoding|iWE~0 (
// Equation(s):
// \ADDR_Decoding|iWE~0_combout  = (ctrl1[3] & !\ADDR_Decoding|CS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[3]),
	.datad(\ADDR_Decoding|CS~1_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|iWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|iWE~0 .lut_mask = 16'h00F0;
defparam \ADDR_Decoding|iWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y41_N0
cycloneiv_ram_block \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({addressCorrection_mem1[9],addressCorrection_mem1[8],addressCorrection_mem1[7],addressCorrection_mem1[6],addressCorrection_mem1[5],addressCorrection_mem1[4],addressCorrection_mem1[3],addressCorrection_mem1[2],addressCorrection_mem1[1],addressCorrection_mem1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Code.hex";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated|ALTSYNCRAM";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 9;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Intruction_Memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000A00000001F00000000000000000000000000100000000000000000000000001F00000001F00000000000000000000000000000000000000000000000000000000000000F00000001F00000000100000001F00000001F00000001E000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneiv_lcell_comb \dataOut_Inst_M[25] (
// Equation(s):
// dataOut_Inst_M[25] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(dataOut_Inst_M[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[25] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \Prog_BUS_READ[25]~input (
	.i(Prog_BUS_READ[25]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[25]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[25]~input .bus_hold = "false";
defparam \Prog_BUS_READ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneiv_lcell_comb \tempOut[25] (
// Equation(s):
// tempOut[25] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[25]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[25])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[25]~input_o ))))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(dataOut_Inst_M[25]),
	.datad(\Prog_BUS_READ[25]~input_o ),
	.cin(gnd),
	.combout(tempOut[25]),
	.cout());
// synopsys translate_off
defparam \tempOut[25] .lut_mask = 16'hFB40;
defparam \tempOut[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneiv_lcell_comb \ctrl0[24] (
// Equation(s):
// ctrl0[24] = LCELL((tempOut[25] & \Control|output_data[19]~3_combout ))

	.dataa(gnd),
	.datab(tempOut[25]),
	.datac(\Control|output_data[19]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl0[24]),
	.cout());
// synopsys translate_off
defparam \ctrl0[24] .lut_mask = 16'hC0C0;
defparam \ctrl0[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \Prog_BUS_READ[22]~input (
	.i(Prog_BUS_READ[22]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[22]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[22]~input .bus_hold = "false";
defparam \Prog_BUS_READ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N16
cycloneiv_lcell_comb \dataOut_Inst_M[22] (
// Equation(s):
// dataOut_Inst_M[22] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(dataOut_Inst_M[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[22] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N14
cycloneiv_lcell_comb \tempOut[22] (
// Equation(s):
// tempOut[22] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[22]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[22]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[22]~input_o )))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\Prog_BUS_READ[22]~input_o ),
	.datad(dataOut_Inst_M[22]),
	.cin(gnd),
	.combout(tempOut[22]),
	.cout());
// synopsys translate_off
defparam \tempOut[22] .lut_mask = 16'hF4B0;
defparam \tempOut[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N0
cycloneiv_lcell_comb \ctrl0[21] (
// Equation(s):
// ctrl0[21] = LCELL((tempOut[22] & \Control|output_data[19]~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[22]),
	.datad(\Control|output_data[19]~3_combout ),
	.cin(gnd),
	.combout(ctrl0[21]),
	.cout());
// synopsys translate_off
defparam \ctrl0[21] .lut_mask = 16'hF000;
defparam \ctrl0[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N22
cycloneiv_lcell_comb \dataOut_Inst_M[24] (
// Equation(s):
// dataOut_Inst_M[24] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(dataOut_Inst_M[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[24] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \Prog_BUS_READ[24]~input (
	.i(Prog_BUS_READ[24]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[24]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[24]~input .bus_hold = "false";
defparam \Prog_BUS_READ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N24
cycloneiv_lcell_comb \tempOut[24] (
// Equation(s):
// tempOut[24] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[24]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[24])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[24]~input_o ))))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(dataOut_Inst_M[24]),
	.datad(\Prog_BUS_READ[24]~input_o ),
	.cin(gnd),
	.combout(tempOut[24]),
	.cout());
// synopsys translate_off
defparam \tempOut[24] .lut_mask = 16'hFB40;
defparam \tempOut[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N10
cycloneiv_lcell_comb \ctrl0[23] (
// Equation(s):
// ctrl0[23] = LCELL((\Control|output_data[19]~3_combout  & tempOut[24]))

	.dataa(gnd),
	.datab(\Control|output_data[19]~3_combout ),
	.datac(gnd),
	.datad(tempOut[24]),
	.cin(gnd),
	.combout(ctrl0[23]),
	.cout());
// synopsys translate_off
defparam \ctrl0[23] .lut_mask = 16'hCC00;
defparam \ctrl0[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneiv_lcell_comb \dataOut_Inst_M[23] (
// Equation(s):
// dataOut_Inst_M[23] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(dataOut_Inst_M[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[23] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \Prog_BUS_READ[23]~input (
	.i(Prog_BUS_READ[23]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[23]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[23]~input .bus_hold = "false";
defparam \Prog_BUS_READ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneiv_lcell_comb \tempOut[23] (
// Equation(s):
// tempOut[23] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[23]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & (dataOut_Inst_M[23])) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((\Prog_BUS_READ[23]~input_o ))))))

	.dataa(dataOut_Inst_M[23]),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\Prog_BUS_READ[23]~input_o ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[23]),
	.cout());
// synopsys translate_off
defparam \tempOut[23] .lut_mask = 16'hE2F0;
defparam \tempOut[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N28
cycloneiv_lcell_comb \ctrl0[22] (
// Equation(s):
// ctrl0[22] = LCELL((\Control|output_data[19]~3_combout  & tempOut[23]))

	.dataa(gnd),
	.datab(\Control|output_data[19]~3_combout ),
	.datac(gnd),
	.datad(tempOut[23]),
	.cin(gnd),
	.combout(ctrl0[22]),
	.cout());
// synopsys translate_off
defparam \ctrl0[22] .lut_mask = 16'hCC00;
defparam \ctrl0[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneiv_lcell_comb \Register_File|Equal0~0 (
// Equation(s):
// \Register_File|Equal0~0_combout  = (!ctrl0[21] & (!ctrl0[23] & (!ctrl0[22] & !ctrl0[24])))

	.dataa(ctrl0[21]),
	.datab(ctrl0[23]),
	.datac(ctrl0[22]),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|Equal0~0 .lut_mask = 16'h0001;
defparam \Register_File|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \Prog_BUS_READ[21]~input (
	.i(Prog_BUS_READ[21]),
	.ibar(gnd),
	.o(\Prog_BUS_READ[21]~input_o ));
// synopsys translate_off
defparam \Prog_BUS_READ[21]~input .bus_hold = "false";
defparam \Prog_BUS_READ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneiv_lcell_comb \dataOut_Inst_M[21] (
// Equation(s):
// dataOut_Inst_M[21] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(dataOut_Inst_M[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[21] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneiv_lcell_comb \tempOut[21] (
// Equation(s):
// tempOut[21] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (((\Prog_BUS_READ[21]~input_o )))) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[21]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[21]~input_o )))))

	.dataa(\addrDecoding_Prog|LessThan0~5_combout ),
	.datab(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datac(\Prog_BUS_READ[21]~input_o ),
	.datad(dataOut_Inst_M[21]),
	.cin(gnd),
	.combout(tempOut[21]),
	.cout());
// synopsys translate_off
defparam \tempOut[21] .lut_mask = 16'hF4B0;
defparam \tempOut[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneiv_lcell_comb \ctrl0[20] (
// Equation(s):
// ctrl0[20] = LCELL((tempOut[21] & \Control|output_data[19]~3_combout ))

	.dataa(tempOut[21]),
	.datab(gnd),
	.datac(\Control|output_data[19]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl0[20]),
	.cout());
// synopsys translate_off
defparam \ctrl0[20] .lut_mask = 16'hA0A0;
defparam \ctrl0[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneiv_lcell_comb \Register_File|output_data_A~0 (
// Equation(s):
// \Register_File|output_data_A~0_combout  = (!ctrl0[24] & ((ctrl0[20]) # (!\Register_File|Equal0~0_combout )))

	.dataa(ctrl0[24]),
	.datab(gnd),
	.datac(\Register_File|Equal0~0_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~0 .lut_mask = 16'h5505;
defparam \Register_File|output_data_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneiv_lcell_comb \Control|mux2_ALU~2 (
// Equation(s):
// \Control|mux2_ALU~2_combout  = (tempOut[5] & !tempOut[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(tempOut[5]),
	.datad(tempOut[3]),
	.cin(gnd),
	.combout(\Control|mux2_ALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|mux2_ALU~2 .lut_mask = 16'h00F0;
defparam \Control|mux2_ALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneiv_lcell_comb \Control|WideOr2~0 (
// Equation(s):
// \Control|WideOr2~0_combout  = (tempOut[1] & ((tempOut[0]) # ((tempOut[2])))) # (!tempOut[1] & ((tempOut[4]) # ((tempOut[0] & !tempOut[2]))))

	.dataa(tempOut[0]),
	.datab(tempOut[1]),
	.datac(tempOut[2]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr2~0 .lut_mask = 16'hFBCA;
defparam \Control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneiv_lcell_comb \Control|Selector5~0 (
// Equation(s):
// \Control|Selector5~0_combout  = (tempOut[26] & (((tempOut[29])))) # (!tempOut[26] & ((tempOut[29] & ((tempOut[27]))) # (!tempOut[29] & (tempOut[31]))))

	.dataa(tempOut[31]),
	.datab(tempOut[26]),
	.datac(tempOut[29]),
	.datad(tempOut[27]),
	.cin(gnd),
	.combout(\Control|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector5~0 .lut_mask = 16'hF2C2;
defparam \Control|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneiv_lcell_comb \ctrl0[9] (
// Equation(s):
// ctrl0[9] = LCELL((\Control|Selector8~2_combout  & (\Control|mux2_ALU~2_combout  & (!\Control|WideOr2~0_combout ))) # (!\Control|Selector8~2_combout  & (((\Control|Selector5~0_combout )))))

	.dataa(\Control|mux2_ALU~2_combout ),
	.datab(\Control|WideOr2~0_combout ),
	.datac(\Control|Selector5~0_combout ),
	.datad(\Control|Selector8~2_combout ),
	.cin(gnd),
	.combout(ctrl0[9]),
	.cout());
// synopsys translate_off
defparam \ctrl0[9] .lut_mask = 16'h22F0;
defparam \ctrl0[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \CTRL1|output_data[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[9]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[9] .is_wysiwyg = "true";
defparam \CTRL1|output_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneiv_lcell_comb \ctrl1[9] (
// Equation(s):
// ctrl1[9] = LCELL(\CTRL1|output_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[9]),
	.cout());
// synopsys translate_off
defparam \ctrl1[9] .lut_mask = 16'hF0F0;
defparam \ctrl1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \CTRL3|output_data[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[9]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[9] .is_wysiwyg = "true";
defparam \CTRL3|output_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
cycloneiv_lcell_comb \ctrl3[9] (
// Equation(s):
// ctrl3[9] = LCELL(\CTRL3|output_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [9]),
	.cin(gnd),
	.combout(ctrl3[9]),
	.cout());
// synopsys translate_off
defparam \ctrl3[9] .lut_mask = 16'hFF00;
defparam \ctrl3[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneiv_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = (tempOut[27] & ((tempOut[26]) # (!tempOut[29])))

	.dataa(tempOut[29]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~0 .lut_mask = 16'hC4C4;
defparam \Control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneiv_lcell_comb \Control|Selector0~1 (
// Equation(s):
// \Control|Selector0~1_combout  = (tempOut[29] & (((!tempOut[28] & !\Control|Selector0~0_combout )))) # (!tempOut[29] & (\Control|Selector0~0_combout  & ((tempOut[28]) # (!tempOut[31]))))

	.dataa(tempOut[31]),
	.datab(tempOut[28]),
	.datac(tempOut[29]),
	.datad(\Control|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~1 .lut_mask = 16'h0D30;
defparam \Control|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneiv_lcell_comb \Control|Selector0~2 (
// Equation(s):
// \Control|Selector0~2_combout  = ((tempOut[30] & (!tempOut[31])) # (!tempOut[30] & ((!\Control|Decoder1~0_combout )))) # (!\Control|Selector0~1_combout )

	.dataa(tempOut[31]),
	.datab(\Control|Selector0~1_combout ),
	.datac(tempOut[30]),
	.datad(\Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~2 .lut_mask = 16'h737F;
defparam \Control|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneiv_lcell_comb \Control|Selector0~3 (
// Equation(s):
// \Control|Selector0~3_combout  = (tempOut[26] & (((!tempOut[28])))) # (!tempOut[26] & ((tempOut[28]) # ((tempOut[31] & tempOut[27]))))

	.dataa(tempOut[31]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~3 .lut_mask = 16'h0FF8;
defparam \Control|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneiv_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = (\Control|Decoder1~3_combout  & ((tempOut[24]) # ((tempOut[19] & \Control|Selector0~3_combout )))) # (!\Control|Decoder1~3_combout  & (((tempOut[19] & \Control|Selector0~3_combout ))))

	.dataa(\Control|Decoder1~3_combout ),
	.datab(tempOut[24]),
	.datac(tempOut[19]),
	.datad(\Control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\Control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector1~0 .lut_mask = 16'hF888;
defparam \Control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneiv_lcell_comb \Control|Selector4~4 (
// Equation(s):
// \Control|Selector4~4_combout  = (tempOut[5] & (!\Control|WideOr2~0_combout  & (!tempOut[3] & \Control|Selector0~2_combout )))

	.dataa(tempOut[5]),
	.datab(\Control|WideOr2~0_combout ),
	.datac(tempOut[3]),
	.datad(\Control|Selector0~2_combout ),
	.cin(gnd),
	.combout(\Control|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector4~4 .lut_mask = 16'h0200;
defparam \Control|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneiv_lcell_comb \ctrl0[13] (
// Equation(s):
// ctrl0[13] = LCELL((\Control|Selector0~2_combout  & (((\Control|Selector4~4_combout  & tempOut[14])))) # (!\Control|Selector0~2_combout  & ((\Control|Selector1~0_combout ) # ((\Control|Selector4~4_combout  & tempOut[14])))))

	.dataa(\Control|Selector0~2_combout ),
	.datab(\Control|Selector1~0_combout ),
	.datac(\Control|Selector4~4_combout ),
	.datad(tempOut[14]),
	.cin(gnd),
	.combout(ctrl0[13]),
	.cout());
// synopsys translate_off
defparam \ctrl0[13] .lut_mask = 16'hF444;
defparam \ctrl0[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \CTRL1|output_data[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[13]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[13] .is_wysiwyg = "true";
defparam \CTRL1|output_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneiv_lcell_comb \ctrl1[13] (
// Equation(s):
// ctrl1[13] = LCELL(\CTRL1|output_data [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[13]),
	.cout());
// synopsys translate_off
defparam \ctrl1[13] .lut_mask = 16'hF0F0;
defparam \ctrl1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \CTRL3|output_data[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[13]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[13] .is_wysiwyg = "true";
defparam \CTRL3|output_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N28
cycloneiv_lcell_comb \ctrl3[13] (
// Equation(s):
// ctrl3[13] = LCELL(\CTRL3|output_data [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [13]),
	.cin(gnd),
	.combout(ctrl3[13]),
	.cout());
// synopsys translate_off
defparam \ctrl3[13] .lut_mask = 16'hFF00;
defparam \ctrl3[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneiv_lcell_comb \Control|Selector3~0 (
// Equation(s):
// \Control|Selector3~0_combout  = (tempOut[22] & ((\Control|Decoder1~3_combout ) # ((tempOut[17] & \Control|Selector0~3_combout )))) # (!tempOut[22] & (tempOut[17] & ((\Control|Selector0~3_combout ))))

	.dataa(tempOut[22]),
	.datab(tempOut[17]),
	.datac(\Control|Decoder1~3_combout ),
	.datad(\Control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\Control|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector3~0 .lut_mask = 16'hECA0;
defparam \Control|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneiv_lcell_comb \ctrl0[11] (
// Equation(s):
// ctrl0[11] = LCELL((\Control|Selector0~2_combout  & (tempOut[12] & (\Control|Selector4~4_combout ))) # (!\Control|Selector0~2_combout  & ((\Control|Selector3~0_combout ) # ((tempOut[12] & \Control|Selector4~4_combout )))))

	.dataa(\Control|Selector0~2_combout ),
	.datab(tempOut[12]),
	.datac(\Control|Selector4~4_combout ),
	.datad(\Control|Selector3~0_combout ),
	.cin(gnd),
	.combout(ctrl0[11]),
	.cout());
// synopsys translate_off
defparam \ctrl0[11] .lut_mask = 16'hD5C0;
defparam \ctrl0[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N31
dffeas \CTRL1|output_data[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[11]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[11] .is_wysiwyg = "true";
defparam \CTRL1|output_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneiv_lcell_comb \ctrl1[11] (
// Equation(s):
// ctrl1[11] = LCELL(\CTRL1|output_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[11]),
	.cout());
// synopsys translate_off
defparam \ctrl1[11] .lut_mask = 16'hF0F0;
defparam \ctrl1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \CTRL3|output_data[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[11]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[11] .is_wysiwyg = "true";
defparam \CTRL3|output_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneiv_lcell_comb \ctrl3[11] (
// Equation(s):
// ctrl3[11] = LCELL(\CTRL3|output_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [11]),
	.cin(gnd),
	.combout(ctrl3[11]),
	.cout());
// synopsys translate_off
defparam \ctrl3[11] .lut_mask = 16'hFF00;
defparam \ctrl3[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneiv_lcell_comb \Control|Selector2~0 (
// Equation(s):
// \Control|Selector2~0_combout  = (\Control|Selector0~3_combout  & ((tempOut[18]) # ((tempOut[23] & \Control|Decoder1~3_combout )))) # (!\Control|Selector0~3_combout  & (tempOut[23] & (\Control|Decoder1~3_combout )))

	.dataa(\Control|Selector0~3_combout ),
	.datab(tempOut[23]),
	.datac(\Control|Decoder1~3_combout ),
	.datad(tempOut[18]),
	.cin(gnd),
	.combout(\Control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector2~0 .lut_mask = 16'hEAC0;
defparam \Control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneiv_lcell_comb \ctrl0[12] (
// Equation(s):
// ctrl0[12] = LCELL((\Control|Selector0~2_combout  & (((\Control|Selector4~4_combout  & tempOut[13])))) # (!\Control|Selector0~2_combout  & ((\Control|Selector2~0_combout ) # ((\Control|Selector4~4_combout  & tempOut[13])))))

	.dataa(\Control|Selector0~2_combout ),
	.datab(\Control|Selector2~0_combout ),
	.datac(\Control|Selector4~4_combout ),
	.datad(tempOut[13]),
	.cin(gnd),
	.combout(ctrl0[12]),
	.cout());
// synopsys translate_off
defparam \ctrl0[12] .lut_mask = 16'hF444;
defparam \ctrl0[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \CTRL1|output_data[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[12]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[12] .is_wysiwyg = "true";
defparam \CTRL1|output_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N24
cycloneiv_lcell_comb \ctrl1[12] (
// Equation(s):
// ctrl1[12] = LCELL(\CTRL1|output_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [12]),
	.cin(gnd),
	.combout(ctrl1[12]),
	.cout());
// synopsys translate_off
defparam \ctrl1[12] .lut_mask = 16'hFF00;
defparam \ctrl1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N25
dffeas \CTRL3|output_data[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[12]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[12] .is_wysiwyg = "true";
defparam \CTRL3|output_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N4
cycloneiv_lcell_comb \ctrl3[12] (
// Equation(s):
// ctrl3[12] = LCELL(\CTRL3|output_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [12]),
	.cin(gnd),
	.combout(ctrl3[12]),
	.cout());
// synopsys translate_off
defparam \ctrl3[12] .lut_mask = 16'hFF00;
defparam \ctrl3[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneiv_lcell_comb \Control|Selector0~4 (
// Equation(s):
// \Control|Selector0~4_combout  = (\Control|Decoder1~3_combout  & ((tempOut[25]) # ((tempOut[20] & \Control|Selector0~3_combout )))) # (!\Control|Decoder1~3_combout  & (tempOut[20] & ((\Control|Selector0~3_combout ))))

	.dataa(\Control|Decoder1~3_combout ),
	.datab(tempOut[20]),
	.datac(tempOut[25]),
	.datad(\Control|Selector0~3_combout ),
	.cin(gnd),
	.combout(\Control|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~4 .lut_mask = 16'hECA0;
defparam \Control|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneiv_lcell_comb \ctrl0[14] (
// Equation(s):
// ctrl0[14] = LCELL((\Control|Selector4~4_combout  & ((tempOut[15]) # ((!\Control|Selector0~2_combout  & \Control|Selector0~4_combout )))) # (!\Control|Selector4~4_combout  & (((!\Control|Selector0~2_combout  & \Control|Selector0~4_combout )))))

	.dataa(\Control|Selector4~4_combout ),
	.datab(tempOut[15]),
	.datac(\Control|Selector0~2_combout ),
	.datad(\Control|Selector0~4_combout ),
	.cin(gnd),
	.combout(ctrl0[14]),
	.cout());
// synopsys translate_off
defparam \ctrl0[14] .lut_mask = 16'h8F88;
defparam \ctrl0[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \CTRL1|output_data[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[14]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[14] .is_wysiwyg = "true";
defparam \CTRL1|output_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N0
cycloneiv_lcell_comb \ctrl1[14] (
// Equation(s):
// ctrl1[14] = LCELL(\CTRL1|output_data [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [14]),
	.cin(gnd),
	.combout(ctrl1[14]),
	.cout());
// synopsys translate_off
defparam \ctrl1[14] .lut_mask = 16'hFF00;
defparam \ctrl1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N1
dffeas \CTRL3|output_data[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[14]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[14] .is_wysiwyg = "true";
defparam \CTRL3|output_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N20
cycloneiv_lcell_comb \ctrl3[14] (
// Equation(s):
// ctrl3[14] = LCELL(\CTRL3|output_data [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [14]),
	.cin(gnd),
	.combout(ctrl3[14]),
	.cout());
// synopsys translate_off
defparam \ctrl3[14] .lut_mask = 16'hFF00;
defparam \ctrl3[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N18
cycloneiv_lcell_comb \Register_File|Equal2~0 (
// Equation(s):
// \Register_File|Equal2~0_combout  = (!ctrl3[13] & (!ctrl3[11] & (!ctrl3[12] & !ctrl3[14])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|Equal2~0 .lut_mask = 16'h0001;
defparam \Register_File|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneiv_lcell_comb \Control|Selector4~2 (
// Equation(s):
// \Control|Selector4~2_combout  = (\Control|Selector0~3_combout  & ((tempOut[16]) # ((tempOut[21] & \Control|Decoder1~3_combout )))) # (!\Control|Selector0~3_combout  & (tempOut[21] & (\Control|Decoder1~3_combout )))

	.dataa(\Control|Selector0~3_combout ),
	.datab(tempOut[21]),
	.datac(\Control|Decoder1~3_combout ),
	.datad(tempOut[16]),
	.cin(gnd),
	.combout(\Control|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector4~2 .lut_mask = 16'hEAC0;
defparam \Control|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneiv_lcell_comb \ctrl0[10] (
// Equation(s):
// ctrl0[10] = LCELL((\Control|Selector0~2_combout  & (((\Control|Selector4~4_combout  & tempOut[11])))) # (!\Control|Selector0~2_combout  & ((\Control|Selector4~2_combout ) # ((\Control|Selector4~4_combout  & tempOut[11])))))

	.dataa(\Control|Selector0~2_combout ),
	.datab(\Control|Selector4~2_combout ),
	.datac(\Control|Selector4~4_combout ),
	.datad(tempOut[11]),
	.cin(gnd),
	.combout(ctrl0[10]),
	.cout());
// synopsys translate_off
defparam \ctrl0[10] .lut_mask = 16'hF444;
defparam \ctrl0[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \CTRL1|output_data[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[10]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[10] .is_wysiwyg = "true";
defparam \CTRL1|output_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneiv_lcell_comb \ctrl1[10] (
// Equation(s):
// ctrl1[10] = LCELL(\CTRL1|output_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[10]),
	.cout());
// synopsys translate_off
defparam \ctrl1[10] .lut_mask = 16'hF0F0;
defparam \ctrl1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \CTRL3|output_data[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[10]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[10] .is_wysiwyg = "true";
defparam \CTRL3|output_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N22
cycloneiv_lcell_comb \ctrl3[10] (
// Equation(s):
// ctrl3[10] = LCELL(\CTRL3|output_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [10]),
	.cin(gnd),
	.combout(ctrl3[10]),
	.cout());
// synopsys translate_off
defparam \ctrl3[10] .lut_mask = 16'hFF00;
defparam \ctrl3[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N24
cycloneiv_lcell_comb \Register_File|comb~0 (
// Equation(s):
// \Register_File|comb~0_combout  = (ctrl3[9] & (!\reset_control~combout  & ((ctrl3[10]) # (!\Register_File|Equal2~0_combout ))))

	.dataa(ctrl3[9]),
	.datab(\Register_File|Equal2~0_combout ),
	.datac(\reset_control~combout ),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|comb~0 .lut_mask = 16'h0A02;
defparam \Register_File|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1692 (
// Equation(s):
// \Register_File|register~1692_combout  = (ctrl3[13] & (!ctrl3[11] & (ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1692_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1692 .lut_mask = 16'h0020;
defparam \Register_File|register~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1693 (
// Equation(s):
// \Register_File|register~1693_combout  = (\Register_File|comb~0_combout  & (\Register_File|register~1692_combout  & !ctrl3[14]))

	.dataa(\Register_File|comb~0_combout ),
	.datab(gnd),
	.datac(\Register_File|register~1692_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1693_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1693 .lut_mask = 16'h00A0;
defparam \Register_File|register~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N29
dffeas \Register_File|register~393 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~393 .is_wysiwyg = "true";
defparam \Register_File|register~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1688 (
// Equation(s):
// \Register_File|register~1688_combout  = (ctrl3[13] & (ctrl3[10] & (!ctrl3[11] & ctrl3[12])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[10]),
	.datac(ctrl3[11]),
	.datad(ctrl3[12]),
	.cin(gnd),
	.combout(\Register_File|register~1688_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1688 .lut_mask = 16'h0800;
defparam \Register_File|register~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1689 (
// Equation(s):
// \Register_File|register~1689_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1688_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1688_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1689_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1689 .lut_mask = 16'h5000;
defparam \Register_File|register~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N5
dffeas \Register_File|register~425 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~425 .is_wysiwyg = "true";
defparam \Register_File|register~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1979 (
// Equation(s):
// \Register_File|register~1979_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~425_q ))) # (!ctrl0[20] & (\Register_File|register~393_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~393_q ),
	.datad(\Register_File|register~425_q ),
	.cin(gnd),
	.combout(\Register_File|register~1979_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1979 .lut_mask = 16'hDC98;
defparam \Register_File|register~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1694 (
// Equation(s):
// \Register_File|register~1694_combout  = (ctrl3[13] & (ctrl3[11] & (ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1694_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1694 .lut_mask = 16'h8000;
defparam \Register_File|register~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1695 (
// Equation(s):
// \Register_File|register~1695_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1694_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1694_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1695_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1695 .lut_mask = 16'h5000;
defparam \Register_File|register~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N5
dffeas \Register_File|register~489 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~489 .is_wysiwyg = "true";
defparam \Register_File|register~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1690 (
// Equation(s):
// \Register_File|register~1690_combout  = (ctrl3[13] & (!ctrl3[10] & (ctrl3[11] & ctrl3[12])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[10]),
	.datac(ctrl3[11]),
	.datad(ctrl3[12]),
	.cin(gnd),
	.combout(\Register_File|register~1690_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1690 .lut_mask = 16'h2000;
defparam \Register_File|register~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1691 (
// Equation(s):
// \Register_File|register~1691_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1690_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1690_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1691_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1691 .lut_mask = 16'h5000;
defparam \Register_File|register~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N31
dffeas \Register_File|register~457 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~457 .is_wysiwyg = "true";
defparam \Register_File|register~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneiv_lcell_comb \Register_File|register~1980 (
// Equation(s):
// \Register_File|register~1980_combout  = (ctrl0[21] & ((\Register_File|register~1979_combout  & (\Register_File|register~489_q )) # (!\Register_File|register~1979_combout  & ((\Register_File|register~457_q ))))) # (!ctrl0[21] & 
// (\Register_File|register~1979_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1979_combout ),
	.datac(\Register_File|register~489_q ),
	.datad(\Register_File|register~457_q ),
	.cin(gnd),
	.combout(\Register_File|register~1980_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1980 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1664 (
// Equation(s):
// \Register_File|register~1664_combout  = (ctrl3[13] & (ctrl3[11] & (!ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1664_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1664 .lut_mask = 16'h0008;
defparam \Register_File|register~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N2
cycloneiv_lcell_comb \Register_File|register~1665 (
// Equation(s):
// \Register_File|register~1665_combout  = (\Register_File|comb~0_combout  & (!ctrl3[14] & \Register_File|register~1664_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(\Register_File|register~1664_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_File|register~1665_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1665 .lut_mask = 16'h2020;
defparam \Register_File|register~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N11
dffeas \Register_File|register~329 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~329 .is_wysiwyg = "true";
defparam \Register_File|register~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1668 (
// Equation(s):
// \Register_File|register~1668_combout  = (ctrl3[13] & (!ctrl3[11] & (!ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1668_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1668 .lut_mask = 16'h0002;
defparam \Register_File|register~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1669 (
// Equation(s):
// \Register_File|register~1669_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1668_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1668_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1669_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1669 .lut_mask = 16'h5000;
defparam \Register_File|register~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N21
dffeas \Register_File|register~265 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~265 .is_wysiwyg = "true";
defparam \Register_File|register~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1974 (
// Equation(s):
// \Register_File|register~1974_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~329_q )) # (!ctrl0[21] & ((\Register_File|register~265_q )))))

	.dataa(\Register_File|register~329_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~265_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1974_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1974 .lut_mask = 16'hEE30;
defparam \Register_File|register~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1666 (
// Equation(s):
// \Register_File|register~1666_combout  = (ctrl3[13] & (!ctrl3[11] & (!ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1666_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1666 .lut_mask = 16'h0200;
defparam \Register_File|register~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1667 (
// Equation(s):
// \Register_File|register~1667_combout  = (\Register_File|comb~0_combout  & (!ctrl3[14] & \Register_File|register~1666_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1666_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1667_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1667 .lut_mask = 16'h2200;
defparam \Register_File|register~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N19
dffeas \Register_File|register~297 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~297 .is_wysiwyg = "true";
defparam \Register_File|register~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N2
cycloneiv_lcell_comb \Register_File|register~1670 (
// Equation(s):
// \Register_File|register~1670_combout  = (ctrl3[13] & (ctrl3[11] & (!ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1670_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1670 .lut_mask = 16'h0800;
defparam \Register_File|register~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N22
cycloneiv_lcell_comb \Register_File|register~1671 (
// Equation(s):
// \Register_File|register~1671_combout  = (\Register_File|comb~0_combout  & (!ctrl3[14] & \Register_File|register~1670_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1670_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1671_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1671 .lut_mask = 16'h2200;
defparam \Register_File|register~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N13
dffeas \Register_File|register~361 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~361 .is_wysiwyg = "true";
defparam \Register_File|register~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1975 (
// Equation(s):
// \Register_File|register~1975_combout  = (\Register_File|register~1974_combout  & (((\Register_File|register~361_q ) # (!ctrl0[20])))) # (!\Register_File|register~1974_combout  & (\Register_File|register~297_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1974_combout ),
	.datab(\Register_File|register~297_q ),
	.datac(\Register_File|register~361_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1975_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1975 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1682 (
// Equation(s):
// \Register_File|register~1682_combout  = (!ctrl3[13] & (ctrl3[10] & (!ctrl3[11] & !ctrl3[12])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[10]),
	.datac(ctrl3[11]),
	.datad(ctrl3[12]),
	.cin(gnd),
	.combout(\Register_File|register~1682_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1682 .lut_mask = 16'h0004;
defparam \Register_File|register~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneiv_lcell_comb \Register_File|register~1683 (
// Equation(s):
// \Register_File|register~1683_combout  = (\Register_File|register~1682_combout  & (\Register_File|comb~0_combout  & !ctrl3[14]))

	.dataa(gnd),
	.datab(\Register_File|register~1682_combout ),
	.datac(\Register_File|comb~0_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1683_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1683 .lut_mask = 16'h00C0;
defparam \Register_File|register~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N5
dffeas \Register_File|register~41 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~41 .is_wysiwyg = "true";
defparam \Register_File|register~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1686 (
// Equation(s):
// \Register_File|register~1686_combout  = (!ctrl3[13] & (ctrl3[11] & (!ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1686_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1686 .lut_mask = 16'h0400;
defparam \Register_File|register~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
cycloneiv_lcell_comb \Register_File|register~1687 (
// Equation(s):
// \Register_File|register~1687_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1686_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1686_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1687_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1687 .lut_mask = 16'h5000;
defparam \Register_File|register~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N31
dffeas \Register_File|register~105 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~105 .is_wysiwyg = "true";
defparam \Register_File|register~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N10
cycloneiv_lcell_comb \Register_File|register~1684 (
// Equation(s):
// \Register_File|register~1684_combout  = (!ctrl3[13] & (!ctrl3[11] & (!ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1684_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1684 .lut_mask = 16'h0001;
defparam \Register_File|register~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1685 (
// Equation(s):
// \Register_File|register~1685_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1684_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1684_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1685_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1685 .lut_mask = 16'h5000;
defparam \Register_File|register~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N23
dffeas \Register_File|register~9 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~9 .is_wysiwyg = "true";
defparam \Register_File|register~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1680 (
// Equation(s):
// \Register_File|register~1680_combout  = (!ctrl3[13] & (ctrl3[11] & (!ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1680_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1680 .lut_mask = 16'h0004;
defparam \Register_File|register~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1681 (
// Equation(s):
// \Register_File|register~1681_combout  = (\Register_File|register~1680_combout  & (\Register_File|comb~0_combout  & !ctrl3[14]))

	.dataa(\Register_File|register~1680_combout ),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1681_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1681 .lut_mask = 16'h00A0;
defparam \Register_File|register~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \Register_File|register~73 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~73 .is_wysiwyg = "true";
defparam \Register_File|register~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1976 (
// Equation(s):
// \Register_File|register~1976_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~73_q ))) # (!ctrl0[21] & (\Register_File|register~9_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~9_q ),
	.datad(\Register_File|register~73_q ),
	.cin(gnd),
	.combout(\Register_File|register~1976_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1976 .lut_mask = 16'hDC98;
defparam \Register_File|register~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1977 (
// Equation(s):
// \Register_File|register~1977_combout  = (ctrl0[20] & ((\Register_File|register~1976_combout  & ((\Register_File|register~105_q ))) # (!\Register_File|register~1976_combout  & (\Register_File|register~41_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~1976_combout ))))

	.dataa(\Register_File|register~41_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~105_q ),
	.datad(\Register_File|register~1976_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1977_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1977 .lut_mask = 16'hF388;
defparam \Register_File|register~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneiv_lcell_comb \Register_File|register~1978 (
// Equation(s):
// \Register_File|register~1978_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~1975_combout )))) # (!ctrl0[23] & (!ctrl0[22] & ((\Register_File|register~1977_combout ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1975_combout ),
	.datad(\Register_File|register~1977_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1978_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1978 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1676 (
// Equation(s):
// \Register_File|register~1676_combout  = (!ctrl3[13] & (!ctrl3[11] & (ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1676_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1676 .lut_mask = 16'h0010;
defparam \Register_File|register~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N8
cycloneiv_lcell_comb \Register_File|register~1677 (
// Equation(s):
// \Register_File|register~1677_combout  = (\Register_File|comb~0_combout  & (!ctrl3[14] & \Register_File|register~1676_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1676_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1677_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1677 .lut_mask = 16'h2200;
defparam \Register_File|register~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N19
dffeas \Register_File|register~137 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~137 .is_wysiwyg = "true";
defparam \Register_File|register~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1672 (
// Equation(s):
// \Register_File|register~1672_combout  = (!ctrl3[13] & (!ctrl3[11] & (ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1672_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1672 .lut_mask = 16'h1000;
defparam \Register_File|register~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N4
cycloneiv_lcell_comb \Register_File|register~1673 (
// Equation(s):
// \Register_File|register~1673_combout  = (\Register_File|comb~0_combout  & (\Register_File|register~1672_combout  & !ctrl3[14]))

	.dataa(\Register_File|comb~0_combout ),
	.datab(\Register_File|register~1672_combout ),
	.datac(gnd),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1673_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1673 .lut_mask = 16'h0088;
defparam \Register_File|register~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N29
dffeas \Register_File|register~169 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~169 .is_wysiwyg = "true";
defparam \Register_File|register~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneiv_lcell_comb \Register_File|register~1972 (
// Equation(s):
// \Register_File|register~1972_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~169_q ))) # (!ctrl0[20] & (\Register_File|register~137_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~137_q ),
	.datad(\Register_File|register~169_q ),
	.cin(gnd),
	.combout(\Register_File|register~1972_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1972 .lut_mask = 16'hDC98;
defparam \Register_File|register~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1678 (
// Equation(s):
// \Register_File|register~1678_combout  = (!ctrl3[13] & (ctrl3[11] & (ctrl3[12] & ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1678_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1678 .lut_mask = 16'h4000;
defparam \Register_File|register~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1679 (
// Equation(s):
// \Register_File|register~1679_combout  = (!ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1678_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1678_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1679_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1679 .lut_mask = 16'h5000;
defparam \Register_File|register~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N15
dffeas \Register_File|register~233 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~233 .is_wysiwyg = "true";
defparam \Register_File|register~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1674 (
// Equation(s):
// \Register_File|register~1674_combout  = (!ctrl3[13] & (ctrl3[11] & (ctrl3[12] & !ctrl3[10])))

	.dataa(ctrl3[13]),
	.datab(ctrl3[11]),
	.datac(ctrl3[12]),
	.datad(ctrl3[10]),
	.cin(gnd),
	.combout(\Register_File|register~1674_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1674 .lut_mask = 16'h0040;
defparam \Register_File|register~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1675 (
// Equation(s):
// \Register_File|register~1675_combout  = (\Register_File|comb~0_combout  & (!ctrl3[14] & \Register_File|register~1674_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1674_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1675_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1675 .lut_mask = 16'h2200;
defparam \Register_File|register~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N9
dffeas \Register_File|register~201 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~201 .is_wysiwyg = "true";
defparam \Register_File|register~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneiv_lcell_comb \Register_File|register~1973 (
// Equation(s):
// \Register_File|register~1973_combout  = (\Register_File|register~1972_combout  & ((\Register_File|register~233_q ) # ((!ctrl0[21])))) # (!\Register_File|register~1972_combout  & (((\Register_File|register~201_q  & ctrl0[21]))))

	.dataa(\Register_File|register~1972_combout ),
	.datab(\Register_File|register~233_q ),
	.datac(\Register_File|register~201_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1973_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1973 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1981 (
// Equation(s):
// \Register_File|register~1981_combout  = (ctrl0[22] & ((\Register_File|register~1978_combout  & (\Register_File|register~1980_combout )) # (!\Register_File|register~1978_combout  & ((\Register_File|register~1973_combout ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1978_combout ))))

	.dataa(\Register_File|register~1980_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1978_combout ),
	.datad(\Register_File|register~1973_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1981_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1981 .lut_mask = 16'hBCB0;
defparam \Register_File|register~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1698 (
// Equation(s):
// \Register_File|register~1698_combout  = (\Register_File|comb~0_combout  & (\Register_File|register~1680_combout  & ctrl3[14]))

	.dataa(gnd),
	.datab(\Register_File|comb~0_combout ),
	.datac(\Register_File|register~1680_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1698_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1698 .lut_mask = 16'hC000;
defparam \Register_File|register~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N23
dffeas \Register_File|register~585 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~585 .is_wysiwyg = "true";
defparam \Register_File|register~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1696 (
// Equation(s):
// \Register_File|register~1696_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1674_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1674_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1696_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1696 .lut_mask = 16'h8800;
defparam \Register_File|register~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N25
dffeas \Register_File|register~713 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~713 .is_wysiwyg = "true";
defparam \Register_File|register~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N22
cycloneiv_lcell_comb \Register_File|register~1984 (
// Equation(s):
// \Register_File|register~1984_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~713_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~585_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~585_q ),
	.datad(\Register_File|register~713_q ),
	.cin(gnd),
	.combout(\Register_File|register~1984_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1984 .lut_mask = 16'hBA98;
defparam \Register_File|register~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1697 (
// Equation(s):
// \Register_File|register~1697_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1664_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(\Register_File|register~1664_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Register_File|register~1697_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1697 .lut_mask = 16'h8080;
defparam \Register_File|register~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N25
dffeas \Register_File|register~841 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~841 .is_wysiwyg = "true";
defparam \Register_File|register~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1699 (
// Equation(s):
// \Register_File|register~1699_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1690_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1690_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1699_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1699 .lut_mask = 16'hA000;
defparam \Register_File|register~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N7
dffeas \Register_File|register~969 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~969 .is_wysiwyg = "true";
defparam \Register_File|register~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N6
cycloneiv_lcell_comb \Register_File|register~1985 (
// Equation(s):
// \Register_File|register~1985_combout  = (\Register_File|register~1984_combout  & (((\Register_File|register~969_q ) # (!ctrl0[23])))) # (!\Register_File|register~1984_combout  & (\Register_File|register~841_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1984_combout ),
	.datab(\Register_File|register~841_q ),
	.datac(\Register_File|register~969_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1985_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1985 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1705 (
// Equation(s):
// \Register_File|register~1705_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1668_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1668_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1705_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1705 .lut_mask = 16'hA000;
defparam \Register_File|register~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N5
dffeas \Register_File|register~777 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~777 .is_wysiwyg = "true";
defparam \Register_File|register~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1707 (
// Equation(s):
// \Register_File|register~1707_combout  = (\Register_File|comb~0_combout  & (\Register_File|register~1692_combout  & ctrl3[14]))

	.dataa(\Register_File|comb~0_combout ),
	.datab(gnd),
	.datac(\Register_File|register~1692_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1707_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1707 .lut_mask = 16'hA000;
defparam \Register_File|register~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N27
dffeas \Register_File|register~905 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~905 .is_wysiwyg = "true";
defparam \Register_File|register~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N12
cycloneiv_lcell_comb \Register_File|register~1704 (
// Equation(s):
// \Register_File|register~1704_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1676_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1676_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1704_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1704 .lut_mask = 16'h8800;
defparam \Register_File|register~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N17
dffeas \Register_File|register~649 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~649 .is_wysiwyg = "true";
defparam \Register_File|register~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1706 (
// Equation(s):
// \Register_File|register~1706_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1684_combout ))

	.dataa(gnd),
	.datab(\Register_File|comb~0_combout ),
	.datac(ctrl3[14]),
	.datad(\Register_File|register~1684_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1706_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1706 .lut_mask = 16'hC000;
defparam \Register_File|register~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N31
dffeas \Register_File|register~521 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~521 .is_wysiwyg = "true";
defparam \Register_File|register~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1986 (
// Equation(s):
// \Register_File|register~1986_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~649_q )) # (!ctrl0[22] & ((\Register_File|register~521_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~649_q ),
	.datac(\Register_File|register~521_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1986_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1986 .lut_mask = 16'hEE50;
defparam \Register_File|register~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1987 (
// Equation(s):
// \Register_File|register~1987_combout  = (ctrl0[23] & ((\Register_File|register~1986_combout  & ((\Register_File|register~905_q ))) # (!\Register_File|register~1986_combout  & (\Register_File|register~777_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1986_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~777_q ),
	.datac(\Register_File|register~905_q ),
	.datad(\Register_File|register~1986_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1987_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1987 .lut_mask = 16'hF588;
defparam \Register_File|register~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1988 (
// Equation(s):
// \Register_File|register~1988_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~1985_combout )))) # (!ctrl0[21] & (!ctrl0[20] & ((\Register_File|register~1987_combout ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~1985_combout ),
	.datad(\Register_File|register~1987_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1988_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1988 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1702 (
// Equation(s):
// \Register_File|register~1702_combout  = (\Register_File|register~1682_combout  & (\Register_File|comb~0_combout  & ctrl3[14]))

	.dataa(gnd),
	.datab(\Register_File|register~1682_combout ),
	.datac(\Register_File|comb~0_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1702_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1702 .lut_mask = 16'hC000;
defparam \Register_File|register~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N3
dffeas \Register_File|register~553 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~553 .is_wysiwyg = "true";
defparam \Register_File|register~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneiv_lcell_comb \Register_File|register~1982 (
// Equation(s):
// \Register_File|register~1982_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~809_q )) # (!ctrl0[23] & ((\Register_File|register~553_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~809_q ),
	.datac(\Register_File|register~553_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1982_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1982 .lut_mask = 16'hEE50;
defparam \Register_File|register~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1701 (
// Equation(s):
// \Register_File|register~1701_combout  = (\Register_File|comb~0_combout  & (\Register_File|register~1672_combout  & ctrl3[14]))

	.dataa(\Register_File|comb~0_combout ),
	.datab(gnd),
	.datac(\Register_File|register~1672_combout ),
	.datad(ctrl3[14]),
	.cin(gnd),
	.combout(\Register_File|register~1701_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1701 .lut_mask = 16'hA000;
defparam \Register_File|register~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N9
dffeas \Register_File|register~681 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~681 .is_wysiwyg = "true";
defparam \Register_File|register~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1703 (
// Equation(s):
// \Register_File|register~1703_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1688_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1688_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1703_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1703 .lut_mask = 16'hA000;
defparam \Register_File|register~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N3
dffeas \Register_File|register~937 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~937 .is_wysiwyg = "true";
defparam \Register_File|register~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneiv_lcell_comb \Register_File|register~1983 (
// Equation(s):
// \Register_File|register~1983_combout  = (ctrl0[22] & ((\Register_File|register~1982_combout  & ((\Register_File|register~937_q ))) # (!\Register_File|register~1982_combout  & (\Register_File|register~681_q )))) # (!ctrl0[22] & 
// (\Register_File|register~1982_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1982_combout ),
	.datac(\Register_File|register~681_q ),
	.datad(\Register_File|register~937_q ),
	.cin(gnd),
	.combout(\Register_File|register~1983_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1983 .lut_mask = 16'hEC64;
defparam \Register_File|register~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1710 (
// Equation(s):
// \Register_File|register~1710_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1686_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1686_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1710_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1710 .lut_mask = 16'hA000;
defparam \Register_File|register~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N23
dffeas \Register_File|register~617 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~617 .is_wysiwyg = "true";
defparam \Register_File|register~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N18
cycloneiv_lcell_comb \Register_File|register~1708 (
// Equation(s):
// \Register_File|register~1708_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1670_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1670_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1708_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1708 .lut_mask = 16'h8800;
defparam \Register_File|register~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N13
dffeas \Register_File|register~873 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~873 .is_wysiwyg = "true";
defparam \Register_File|register~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1989 (
// Equation(s):
// \Register_File|register~1989_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~873_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~617_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~617_q ),
	.datad(\Register_File|register~873_q ),
	.cin(gnd),
	.combout(\Register_File|register~1989_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1989 .lut_mask = 16'hBA98;
defparam \Register_File|register~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1709 (
// Equation(s):
// \Register_File|register~1709_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1678_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1678_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1709_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1709 .lut_mask = 16'hA000;
defparam \Register_File|register~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N21
dffeas \Register_File|register~745 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~745 .is_wysiwyg = "true";
defparam \Register_File|register~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1711 (
// Equation(s):
// \Register_File|register~1711_combout  = (ctrl3[14] & (\Register_File|comb~0_combout  & \Register_File|register~1694_combout ))

	.dataa(ctrl3[14]),
	.datab(gnd),
	.datac(\Register_File|comb~0_combout ),
	.datad(\Register_File|register~1694_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1711_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1711 .lut_mask = 16'hA000;
defparam \Register_File|register~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \Register_File|register~1001 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1001 .is_wysiwyg = "true";
defparam \Register_File|register~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneiv_lcell_comb \Register_File|register~1990 (
// Equation(s):
// \Register_File|register~1990_combout  = (\Register_File|register~1989_combout  & (((\Register_File|register~1001_q )) # (!ctrl0[22]))) # (!\Register_File|register~1989_combout  & (ctrl0[22] & (\Register_File|register~745_q )))

	.dataa(\Register_File|register~1989_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~745_q ),
	.datad(\Register_File|register~1001_q ),
	.cin(gnd),
	.combout(\Register_File|register~1990_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1990 .lut_mask = 16'hEA62;
defparam \Register_File|register~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1991 (
// Equation(s):
// \Register_File|register~1991_combout  = (\Register_File|register~1988_combout  & (((\Register_File|register~1990_combout )) # (!ctrl0[20]))) # (!\Register_File|register~1988_combout  & (ctrl0[20] & (\Register_File|register~1983_combout )))

	.dataa(\Register_File|register~1988_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~1983_combout ),
	.datad(\Register_File|register~1990_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1991_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1991 .lut_mask = 16'hEA62;
defparam \Register_File|register~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneiv_lcell_comb \Register_File|output_data_A~14 (
// Equation(s):
// \Register_File|output_data_A~14_combout  = (ctrl0[24] & ((\Register_File|register~1991_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~1981_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~1981_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~1981_combout ),
	.datad(\Register_File|register~1991_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~14 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N25
dffeas \Register_File|output_data_A[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[9] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneiv_lcell_comb \fioA[9] (
// Equation(s):
// fioA[9] = LCELL(\Register_File|output_data_A [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [9]),
	.cin(gnd),
	.combout(fioA[9]),
	.cout());
// synopsys translate_off
defparam \fioA[9] .lut_mask = 16'hFF00;
defparam \fioA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneiv_lcell_comb \dataOut_M1[9] (
// Equation(s):
// dataOut_M1[9] = LCELL((ctrl1[8] & (dataOut_Imm[9])) # (!ctrl1[8] & ((fioB[9]))))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(dataOut_Imm[9]),
	.datad(fioB[9]),
	.cin(gnd),
	.combout(dataOut_M1[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[9] .lut_mask = 16'hF3C0;
defparam \dataOut_M1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneiv_lcell_comb \ALU|Add0~133 (
// Equation(s):
// \ALU|Add0~133_combout  = (ctrl1[7] & ((fioA[9] & ((dataOut_M1[9]) # (ctrl1[6]))) # (!fioA[9] & (dataOut_M1[9] & ctrl1[6]))))

	.dataa(ctrl1[7]),
	.datab(fioA[9]),
	.datac(dataOut_M1[9]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~133 .lut_mask = 16'hA880;
defparam \ALU|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneiv_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = ctrl1[6] $ (dataOut_M1[9])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[9]),
	.cin(gnd),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h55AA;
defparam \ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneiv_lcell_comb \CTRL3|output_data[25]~0 (
// Equation(s):
// \CTRL3|output_data[25]~0_combout  = !\ADDR_Decoding|CS~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADDR_Decoding|CS~1_combout ),
	.cin(gnd),
	.combout(\CTRL3|output_data[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CTRL3|output_data[25]~0 .lut_mask = 16'h00FF;
defparam \CTRL3|output_data[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \CTRL3|output_data[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\CTRL3|output_data[25]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[25] .is_wysiwyg = "true";
defparam \CTRL3|output_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneiv_lcell_comb \ctrl3[25] (
// Equation(s):
// ctrl3[25] = LCELL(\CTRL3|output_data [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [25]),
	.cin(gnd),
	.combout(ctrl3[25]),
	.cout());
// synopsys translate_off
defparam \ctrl3[25] .lut_mask = 16'hFF00;
defparam \ctrl3[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneiv_lcell_comb CS_WB(
// Equation(s):
// \CS_WB~combout  = LCELL(ctrl3[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ctrl3[25]),
	.cin(gnd),
	.combout(\CS_WB~combout ),
	.cout());
// synopsys translate_off
defparam CS_WB.lut_mask = 16'hFF00;
defparam CS_WB.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N8
cycloneiv_io_ibuf \Data_BUS_READ[0]~input (
	.i(Data_BUS_READ[0]),
	.ibar(gnd),
	.o(\Data_BUS_READ[0]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[0]~input .bus_hold = "false";
defparam \Data_BUS_READ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \CLK_MUL~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_MUL}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_MUL~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_MUL~clkctrl .clock_type = "global clock";
defparam \CLK_MUL~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneiv_lcell_comb \Control|WideOr12~2 (
// Equation(s):
// \Control|WideOr12~2_combout  = (tempOut[29] & (!tempOut[28] & ((!tempOut[26]) # (!tempOut[27])))) # (!tempOut[29] & (tempOut[27] & ((tempOut[28]))))

	.dataa(tempOut[29]),
	.datab(tempOut[27]),
	.datac(tempOut[26]),
	.datad(tempOut[28]),
	.cin(gnd),
	.combout(\Control|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr12~2 .lut_mask = 16'h442A;
defparam \Control|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneiv_lcell_comb \Control|WideOr12~3 (
// Equation(s):
// \Control|WideOr12~3_combout  = (tempOut[31] & (tempOut[30] & \Control|WideOr12~2_combout ))

	.dataa(tempOut[31]),
	.datab(gnd),
	.datac(tempOut[30]),
	.datad(\Control|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\Control|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr12~3 .lut_mask = 16'hA000;
defparam \Control|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneiv_lcell_comb \Control|WideOr3~0 (
// Equation(s):
// \Control|WideOr3~0_combout  = (tempOut[1] & (!tempOut[0] & (!tempOut[2] & tempOut[4]))) # (!tempOut[1] & (((tempOut[2] & !tempOut[4]))))

	.dataa(tempOut[0]),
	.datab(tempOut[1]),
	.datac(tempOut[2]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr3~0 .lut_mask = 16'h0430;
defparam \Control|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneiv_lcell_comb \ctrl0[5] (
// Equation(s):
// ctrl0[5] = LCELL((\Control|mux2_ALU~2_combout  & (!\Control|WideOr12~3_combout  & (!ctrl0[0] & \Control|WideOr3~0_combout ))))

	.dataa(\Control|mux2_ALU~2_combout ),
	.datab(\Control|WideOr12~3_combout ),
	.datac(ctrl0[0]),
	.datad(\Control|WideOr3~0_combout ),
	.cin(gnd),
	.combout(ctrl0[5]),
	.cout());
// synopsys translate_off
defparam \ctrl0[5] .lut_mask = 16'h0200;
defparam \ctrl0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \CTRL1|output_data[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(ctrl0[5]),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[5] .is_wysiwyg = "true";
defparam \CTRL1|output_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneiv_lcell_comb \ctrl1[5] (
// Equation(s):
// ctrl1[5] = LCELL(\CTRL1|output_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[5]),
	.cout());
// synopsys translate_off
defparam \ctrl1[5] .lut_mask = 16'hF0F0;
defparam \ctrl1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \MULTIPLICADOR|U2|state.S2 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U2|state.S1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U2|state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U2|state.S2 .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U2|state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[0]~6 (
// Equation(s):
// \MULTIPLICADOR|U3|count[0]~6_combout  = \MULTIPLICADOR|U3|count [0] $ (VCC)
// \MULTIPLICADOR|U3|count[0]~7  = CARRY(\MULTIPLICADOR|U3|count [0])

	.dataa(gnd),
	.datab(\MULTIPLICADOR|U3|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U3|count[0]~6_combout ),
	.cout(\MULTIPLICADOR|U3|count[0]~7 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[0]~6 .lut_mask = 16'h33CC;
defparam \MULTIPLICADOR|U3|count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[4]~15 (
// Equation(s):
// \MULTIPLICADOR|U3|count[4]~15_combout  = (\MULTIPLICADOR|U3|count [4] & (\MULTIPLICADOR|U3|count[3]~14  $ (GND))) # (!\MULTIPLICADOR|U3|count [4] & (!\MULTIPLICADOR|U3|count[3]~14  & VCC))
// \MULTIPLICADOR|U3|count[4]~16  = CARRY((\MULTIPLICADOR|U3|count [4] & !\MULTIPLICADOR|U3|count[3]~14 ))

	.dataa(\MULTIPLICADOR|U3|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U3|count[3]~14 ),
	.combout(\MULTIPLICADOR|U3|count[4]~15_combout ),
	.cout(\MULTIPLICADOR|U3|count[4]~16 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[4]~15 .lut_mask = 16'hA50A;
defparam \MULTIPLICADOR|U3|count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[5]~17 (
// Equation(s):
// \MULTIPLICADOR|U3|count[5]~17_combout  = \MULTIPLICADOR|U3|count[4]~16  $ (\MULTIPLICADOR|U3|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U3|count [5]),
	.cin(\MULTIPLICADOR|U3|count[4]~16 ),
	.combout(\MULTIPLICADOR|U3|count[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[5]~17 .lut_mask = 16'h0FF0;
defparam \MULTIPLICADOR|U3|count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \MULTIPLICADOR|U3|count[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[5] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneiv_lcell_comb \MULTIPLICADOR|U3|Equal0~0 (
// Equation(s):
// \MULTIPLICADOR|U3|Equal0~0_combout  = (((\MULTIPLICADOR|U3|count [0]) # (!\MULTIPLICADOR|U3|count [1])) # (!\MULTIPLICADOR|U3|count [3])) # (!\MULTIPLICADOR|U3|count [2])

	.dataa(\MULTIPLICADOR|U3|count [2]),
	.datab(\MULTIPLICADOR|U3|count [3]),
	.datac(\MULTIPLICADOR|U3|count [1]),
	.datad(\MULTIPLICADOR|U3|count [0]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U3|Equal0~0 .lut_mask = 16'hFF7F;
defparam \MULTIPLICADOR|U3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U2|Load~0 (
// Equation(s):
// \MULTIPLICADOR|U2|Load~0_combout  = (ctrl1[5] & !\MULTIPLICADOR|U2|state.S0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U2|state.S0~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U2|Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U2|Load~0 .lut_mask = 16'h00F0;
defparam \MULTIPLICADOR|U2|Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[5]~8 (
// Equation(s):
// \MULTIPLICADOR|U3|count[5]~8_combout  = (\MULTIPLICADOR|U2|Load~0_combout ) # ((\MULTIPLICADOR|U3|count [4] & (!\MULTIPLICADOR|U3|count [5] & !\MULTIPLICADOR|U3|Equal0~0_combout )))

	.dataa(\MULTIPLICADOR|U3|count [4]),
	.datab(\MULTIPLICADOR|U3|count [5]),
	.datac(\MULTIPLICADOR|U3|Equal0~0_combout ),
	.datad(\MULTIPLICADOR|U2|Load~0_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[5]~8 .lut_mask = 16'hFF02;
defparam \MULTIPLICADOR|U3|count[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \MULTIPLICADOR|U3|count[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[0] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[1]~9 (
// Equation(s):
// \MULTIPLICADOR|U3|count[1]~9_combout  = (\MULTIPLICADOR|U3|count [1] & (!\MULTIPLICADOR|U3|count[0]~7 )) # (!\MULTIPLICADOR|U3|count [1] & ((\MULTIPLICADOR|U3|count[0]~7 ) # (GND)))
// \MULTIPLICADOR|U3|count[1]~10  = CARRY((!\MULTIPLICADOR|U3|count[0]~7 ) # (!\MULTIPLICADOR|U3|count [1]))

	.dataa(gnd),
	.datab(\MULTIPLICADOR|U3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U3|count[0]~7 ),
	.combout(\MULTIPLICADOR|U3|count[1]~9_combout ),
	.cout(\MULTIPLICADOR|U3|count[1]~10 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[1]~9 .lut_mask = 16'h3C3F;
defparam \MULTIPLICADOR|U3|count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \MULTIPLICADOR|U3|count[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[1] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[2]~11 (
// Equation(s):
// \MULTIPLICADOR|U3|count[2]~11_combout  = (\MULTIPLICADOR|U3|count [2] & (\MULTIPLICADOR|U3|count[1]~10  $ (GND))) # (!\MULTIPLICADOR|U3|count [2] & (!\MULTIPLICADOR|U3|count[1]~10  & VCC))
// \MULTIPLICADOR|U3|count[2]~12  = CARRY((\MULTIPLICADOR|U3|count [2] & !\MULTIPLICADOR|U3|count[1]~10 ))

	.dataa(\MULTIPLICADOR|U3|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U3|count[1]~10 ),
	.combout(\MULTIPLICADOR|U3|count[2]~11_combout ),
	.cout(\MULTIPLICADOR|U3|count[2]~12 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[2]~11 .lut_mask = 16'hA50A;
defparam \MULTIPLICADOR|U3|count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \MULTIPLICADOR|U3|count[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[2] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U3|count[3]~13 (
// Equation(s):
// \MULTIPLICADOR|U3|count[3]~13_combout  = (\MULTIPLICADOR|U3|count [3] & (!\MULTIPLICADOR|U3|count[2]~12 )) # (!\MULTIPLICADOR|U3|count [3] & ((\MULTIPLICADOR|U3|count[2]~12 ) # (GND)))
// \MULTIPLICADOR|U3|count[3]~14  = CARRY((!\MULTIPLICADOR|U3|count[2]~12 ) # (!\MULTIPLICADOR|U3|count [3]))

	.dataa(gnd),
	.datab(\MULTIPLICADOR|U3|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U3|count[2]~12 ),
	.combout(\MULTIPLICADOR|U3|count[3]~13_combout ),
	.cout(\MULTIPLICADOR|U3|count[3]~14 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[3]~13 .lut_mask = 16'h3C3F;
defparam \MULTIPLICADOR|U3|count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \MULTIPLICADOR|U3|count[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[3] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \MULTIPLICADOR|U3|count[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|count[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULTIPLICADOR|U3|count[5]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|count[4] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneiv_lcell_comb \MULTIPLICADOR|U3|K~0 (
// Equation(s):
// \MULTIPLICADOR|U3|K~0_combout  = (\MULTIPLICADOR|U3|count [4] & (!\MULTIPLICADOR|U3|count [5] & (!\MULTIPLICADOR|U2|Load~0_combout  & !\MULTIPLICADOR|U3|Equal0~0_combout )))

	.dataa(\MULTIPLICADOR|U3|count [4]),
	.datab(\MULTIPLICADOR|U3|count [5]),
	.datac(\MULTIPLICADOR|U2|Load~0_combout ),
	.datad(\MULTIPLICADOR|U3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U3|K~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U3|K~0 .lut_mask = 16'h0002;
defparam \MULTIPLICADOR|U3|K~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \MULTIPLICADOR|U3|K (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U3|K~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U3|K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U3|K .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U3|K .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneiv_lcell_comb \MULTIPLICADOR|U2|state~8 (
// Equation(s):
// \MULTIPLICADOR|U2|state~8_combout  = (\MULTIPLICADOR|U2|state.S2~q  & \MULTIPLICADOR|U3|K~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U2|state.S2~q ),
	.datad(\MULTIPLICADOR|U3|K~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U2|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U2|state~8 .lut_mask = 16'hF000;
defparam \MULTIPLICADOR|U2|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \MULTIPLICADOR|U2|state.S3 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U2|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U2|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U2|state.S3 .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U2|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U2|Selector0~0 (
// Equation(s):
// \MULTIPLICADOR|U2|Selector0~0_combout  = (!\MULTIPLICADOR|U2|state.S3~q  & ((ctrl1[5]) # (\MULTIPLICADOR|U2|state.S0~q )))

	.dataa(\MULTIPLICADOR|U2|state.S3~q ),
	.datab(ctrl1[5]),
	.datac(\MULTIPLICADOR|U2|state.S0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U2|Selector0~0 .lut_mask = 16'h5454;
defparam \MULTIPLICADOR|U2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \MULTIPLICADOR|U2|state.S0 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U2|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U2|state.S0 .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U2|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U2|Selector1~0 (
// Equation(s):
// \MULTIPLICADOR|U2|Selector1~0_combout  = (ctrl1[5] & (((!\MULTIPLICADOR|U3|K~q  & \MULTIPLICADOR|U2|state.S2~q )) # (!\MULTIPLICADOR|U2|state.S0~q ))) # (!ctrl1[5] & (((!\MULTIPLICADOR|U3|K~q  & \MULTIPLICADOR|U2|state.S2~q ))))

	.dataa(ctrl1[5]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(\MULTIPLICADOR|U3|K~q ),
	.datad(\MULTIPLICADOR|U2|state.S2~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U2|Selector1~0 .lut_mask = 16'h2F22;
defparam \MULTIPLICADOR|U2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \MULTIPLICADOR|U2|state.S1 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U2|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U2|state.S1 .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U2|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg[1]~43 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg[1]~43_combout  = (\MULTIPLICADOR|U0|acc_reg [0] & (!\MULTIPLICADOR|U2|state.S1~q  & ((\MULTIPLICADOR|U2|state.S2~q ) # (\MULTIPLICADOR|U2|Load~0_combout )))) # (!\MULTIPLICADOR|U0|acc_reg [0] & (((\MULTIPLICADOR|U2|state.S2~q ) # 
// (\MULTIPLICADOR|U2|Load~0_combout ))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [0]),
	.datab(\MULTIPLICADOR|U2|state.S1~q ),
	.datac(\MULTIPLICADOR|U2|state.S2~q ),
	.datad(\MULTIPLICADOR|U2|Load~0_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[1]~43 .lut_mask = 16'h7770;
defparam \MULTIPLICADOR|U0|acc_reg[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N25
dffeas \Register_File|register~416 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~416 .is_wysiwyg = "true";
defparam \Register_File|register~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N13
dffeas \Register_File|register~480 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~480 .is_wysiwyg = "true";
defparam \Register_File|register~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N21
dffeas \Register_File|register~384 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~384 .is_wysiwyg = "true";
defparam \Register_File|register~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N5
dffeas \Register_File|register~448 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~448 .is_wysiwyg = "true";
defparam \Register_File|register~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
cycloneiv_lcell_comb \Register_File|register~2159 (
// Equation(s):
// \Register_File|register~2159_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~448_q ))) # (!ctrl0[21] & (\Register_File|register~384_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~384_q ),
	.datad(\Register_File|register~448_q ),
	.cin(gnd),
	.combout(\Register_File|register~2159_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2159 .lut_mask = 16'hDC98;
defparam \Register_File|register~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneiv_lcell_comb \Register_File|register~2160 (
// Equation(s):
// \Register_File|register~2160_combout  = (ctrl0[20] & ((\Register_File|register~2159_combout  & ((\Register_File|register~480_q ))) # (!\Register_File|register~2159_combout  & (\Register_File|register~416_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2159_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~416_q ),
	.datac(\Register_File|register~480_q ),
	.datad(\Register_File|register~2159_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2160_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2160 .lut_mask = 16'hF588;
defparam \Register_File|register~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N13
dffeas \Register_File|register~288 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~288 .is_wysiwyg = "true";
defparam \Register_File|register~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneiv_lcell_comb \Register_File|register~2152 (
// Equation(s):
// \Register_File|register~2152_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~288_q ))) # (!ctrl0[20] & (\Register_File|register~256_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~256_q ),
	.datad(\Register_File|register~288_q ),
	.cin(gnd),
	.combout(\Register_File|register~2152_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2152 .lut_mask = 16'hDC98;
defparam \Register_File|register~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N25
dffeas \Register_File|register~320 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~320 .is_wysiwyg = "true";
defparam \Register_File|register~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N11
dffeas \Register_File|register~352 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~352 .is_wysiwyg = "true";
defparam \Register_File|register~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneiv_lcell_comb \Register_File|register~2153 (
// Equation(s):
// \Register_File|register~2153_combout  = (ctrl0[21] & ((\Register_File|register~2152_combout  & ((\Register_File|register~352_q ))) # (!\Register_File|register~2152_combout  & (\Register_File|register~320_q )))) # (!ctrl0[21] & 
// (\Register_File|register~2152_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2152_combout ),
	.datac(\Register_File|register~320_q ),
	.datad(\Register_File|register~352_q ),
	.cin(gnd),
	.combout(\Register_File|register~2153_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2153 .lut_mask = 16'hEC64;
defparam \Register_File|register~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N7
dffeas \Register_File|register~0 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~0 .is_wysiwyg = "true";
defparam \Register_File|register~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \Register_File|register~32 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~32 .is_wysiwyg = "true";
defparam \Register_File|register~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2156 (
// Equation(s):
// \Register_File|register~2156_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~32_q ))) # (!ctrl0[20] & (\Register_File|register~0_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~0_q ),
	.datad(\Register_File|register~32_q ),
	.cin(gnd),
	.combout(\Register_File|register~2156_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2156 .lut_mask = 16'hDC98;
defparam \Register_File|register~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N19
dffeas \Register_File|register~96 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~96 .is_wysiwyg = "true";
defparam \Register_File|register~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y46_N29
dffeas \Register_File|register~64 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~64 .is_wysiwyg = "true";
defparam \Register_File|register~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2157 (
// Equation(s):
// \Register_File|register~2157_combout  = (ctrl0[21] & ((\Register_File|register~2156_combout  & (\Register_File|register~96_q )) # (!\Register_File|register~2156_combout  & ((\Register_File|register~64_q ))))) # (!ctrl0[21] & 
// (\Register_File|register~2156_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2156_combout ),
	.datac(\Register_File|register~96_q ),
	.datad(\Register_File|register~64_q ),
	.cin(gnd),
	.combout(\Register_File|register~2157_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2157 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N21
dffeas \Register_File|register~192 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~192 .is_wysiwyg = "true";
defparam \Register_File|register~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N21
dffeas \Register_File|register~128 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~128 .is_wysiwyg = "true";
defparam \Register_File|register~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
cycloneiv_lcell_comb \Register_File|register~2154 (
// Equation(s):
// \Register_File|register~2154_combout  = (ctrl0[21] & ((\Register_File|register~192_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~128_q  & !ctrl0[20]))))

	.dataa(\Register_File|register~192_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~128_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2154_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2154 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N29
dffeas \Register_File|register~160 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~160 .is_wysiwyg = "true";
defparam \Register_File|register~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N15
dffeas \Register_File|register~224 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~224 .is_wysiwyg = "true";
defparam \Register_File|register~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
cycloneiv_lcell_comb \Register_File|register~2155 (
// Equation(s):
// \Register_File|register~2155_combout  = (\Register_File|register~2154_combout  & (((\Register_File|register~224_q ) # (!ctrl0[20])))) # (!\Register_File|register~2154_combout  & (\Register_File|register~160_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2154_combout ),
	.datab(\Register_File|register~160_q ),
	.datac(\Register_File|register~224_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2155_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2155 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneiv_lcell_comb \Register_File|register~2158 (
// Equation(s):
// \Register_File|register~2158_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~2155_combout ))) # (!ctrl0[22] & (\Register_File|register~2157_combout ))))

	.dataa(\Register_File|register~2157_combout ),
	.datab(ctrl0[23]),
	.datac(ctrl0[22]),
	.datad(\Register_File|register~2155_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2158_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2158 .lut_mask = 16'hF2C2;
defparam \Register_File|register~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneiv_lcell_comb \Register_File|register~2161 (
// Equation(s):
// \Register_File|register~2161_combout  = (ctrl0[23] & ((\Register_File|register~2158_combout  & (\Register_File|register~2160_combout )) # (!\Register_File|register~2158_combout  & ((\Register_File|register~2153_combout ))))) # (!ctrl0[23] & 
// (((\Register_File|register~2158_combout ))))

	.dataa(\Register_File|register~2160_combout ),
	.datab(\Register_File|register~2153_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~2158_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2161_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2161 .lut_mask = 16'hAFC0;
defparam \Register_File|register~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N21
dffeas \Register_File|register~736 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~736 .is_wysiwyg = "true";
defparam \Register_File|register~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N7
dffeas \Register_File|register~608 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~608 .is_wysiwyg = "true";
defparam \Register_File|register~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneiv_lcell_comb \Register_File|register~2169 (
// Equation(s):
// \Register_File|register~2169_combout  = (ctrl0[22] & ((\Register_File|register~736_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~608_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~736_q ),
	.datac(\Register_File|register~608_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2169_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2169 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N9
dffeas \Register_File|register~864 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~864 .is_wysiwyg = "true";
defparam \Register_File|register~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N19
dffeas \Register_File|register~992 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~992 .is_wysiwyg = "true";
defparam \Register_File|register~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2170 (
// Equation(s):
// \Register_File|register~2170_combout  = (\Register_File|register~2169_combout  & (((\Register_File|register~992_q ) # (!ctrl0[23])))) # (!\Register_File|register~2169_combout  & (\Register_File|register~864_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2169_combout ),
	.datab(\Register_File|register~864_q ),
	.datac(\Register_File|register~992_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2170_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2170 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N13
dffeas \Register_File|register~832 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~832 .is_wysiwyg = "true";
defparam \Register_File|register~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N19
dffeas \Register_File|register~576 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~576 .is_wysiwyg = "true";
defparam \Register_File|register~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N12
cycloneiv_lcell_comb \Register_File|register~2162 (
// Equation(s):
// \Register_File|register~2162_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~832_q )) # (!ctrl0[23] & ((\Register_File|register~576_q )))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~832_q ),
	.datad(\Register_File|register~576_q ),
	.cin(gnd),
	.combout(\Register_File|register~2162_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2162 .lut_mask = 16'hD9C8;
defparam \Register_File|register~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N9
dffeas \Register_File|register~960 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~960 .is_wysiwyg = "true";
defparam \Register_File|register~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y50_N19
dffeas \Register_File|register~704 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~704 .is_wysiwyg = "true";
defparam \Register_File|register~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N8
cycloneiv_lcell_comb \Register_File|register~2163 (
// Equation(s):
// \Register_File|register~2163_combout  = (ctrl0[22] & ((\Register_File|register~2162_combout  & (\Register_File|register~960_q )) # (!\Register_File|register~2162_combout  & ((\Register_File|register~704_q ))))) # (!ctrl0[22] & 
// (\Register_File|register~2162_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2162_combout ),
	.datac(\Register_File|register~960_q ),
	.datad(\Register_File|register~704_q ),
	.cin(gnd),
	.combout(\Register_File|register~2163_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2163 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \Register_File|register~640 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~640 .is_wysiwyg = "true";
defparam \Register_File|register~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \Register_File|register~896 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~896 .is_wysiwyg = "true";
defparam \Register_File|register~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N19
dffeas \Register_File|register~512 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~512 .is_wysiwyg = "true";
defparam \Register_File|register~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N25
dffeas \Register_File|register~768 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~768 .is_wysiwyg = "true";
defparam \Register_File|register~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2166 (
// Equation(s):
// \Register_File|register~2166_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~768_q ))) # (!ctrl0[23] & (\Register_File|register~512_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~512_q ),
	.datad(\Register_File|register~768_q ),
	.cin(gnd),
	.combout(\Register_File|register~2166_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2166 .lut_mask = 16'hDC98;
defparam \Register_File|register~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2167 (
// Equation(s):
// \Register_File|register~2167_combout  = (ctrl0[22] & ((\Register_File|register~2166_combout  & ((\Register_File|register~896_q ))) # (!\Register_File|register~2166_combout  & (\Register_File|register~640_q )))) # (!ctrl0[22] & 
// (((\Register_File|register~2166_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~640_q ),
	.datac(\Register_File|register~896_q ),
	.datad(\Register_File|register~2166_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2167_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2167 .lut_mask = 16'hF588;
defparam \Register_File|register~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N26
cycloneiv_lcell_comb \Register_File|register~1700 (
// Equation(s):
// \Register_File|register~1700_combout  = (\Register_File|comb~0_combout  & (ctrl3[14] & \Register_File|register~1666_combout ))

	.dataa(\Register_File|comb~0_combout ),
	.datab(ctrl3[14]),
	.datac(gnd),
	.datad(\Register_File|register~1666_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1700_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1700 .lut_mask = 16'h8800;
defparam \Register_File|register~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N17
dffeas \Register_File|register~800 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~800 .is_wysiwyg = "true";
defparam \Register_File|register~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N27
dffeas \Register_File|register~928 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~928 .is_wysiwyg = "true";
defparam \Register_File|register~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N17
dffeas \Register_File|register~544 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~544 .is_wysiwyg = "true";
defparam \Register_File|register~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N13
dffeas \Register_File|register~672 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~672 .is_wysiwyg = "true";
defparam \Register_File|register~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneiv_lcell_comb \Register_File|register~2164 (
// Equation(s):
// \Register_File|register~2164_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~672_q ))) # (!ctrl0[22] & (\Register_File|register~544_q ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~544_q ),
	.datad(\Register_File|register~672_q ),
	.cin(gnd),
	.combout(\Register_File|register~2164_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2164 .lut_mask = 16'hDC98;
defparam \Register_File|register~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneiv_lcell_comb \Register_File|register~2165 (
// Equation(s):
// \Register_File|register~2165_combout  = (ctrl0[23] & ((\Register_File|register~2164_combout  & ((\Register_File|register~928_q ))) # (!\Register_File|register~2164_combout  & (\Register_File|register~800_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2164_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~800_q ),
	.datac(\Register_File|register~928_q ),
	.datad(\Register_File|register~2164_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2165_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2165 .lut_mask = 16'hF588;
defparam \Register_File|register~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneiv_lcell_comb \Register_File|register~2168 (
// Equation(s):
// \Register_File|register~2168_combout  = (ctrl0[20] & (((\Register_File|register~2165_combout ) # (ctrl0[21])))) # (!ctrl0[20] & (\Register_File|register~2167_combout  & ((!ctrl0[21]))))

	.dataa(\Register_File|register~2167_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2165_combout ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2168_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2168 .lut_mask = 16'hCCE2;
defparam \Register_File|register~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneiv_lcell_comb \Register_File|register~2171 (
// Equation(s):
// \Register_File|register~2171_combout  = (ctrl0[21] & ((\Register_File|register~2168_combout  & (\Register_File|register~2170_combout )) # (!\Register_File|register~2168_combout  & ((\Register_File|register~2163_combout ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2168_combout ))))

	.dataa(\Register_File|register~2170_combout ),
	.datab(\Register_File|register~2163_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2168_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2171_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2171 .lut_mask = 16'hAFC0;
defparam \Register_File|register~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneiv_lcell_comb \Register_File|output_data_A~23 (
// Equation(s):
// \Register_File|output_data_A~23_combout  = (\Register_File|register~2161_combout  & ((\Register_File|output_data_A~0_combout ) # ((\Register_File|register~2171_combout  & ctrl0[24])))) # (!\Register_File|register~2161_combout  & 
// (\Register_File|register~2171_combout  & ((ctrl0[24]))))

	.dataa(\Register_File|register~2161_combout ),
	.datab(\Register_File|register~2171_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~23_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~23 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N31
dffeas \Register_File|output_data_A[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[0] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneiv_lcell_comb \fioA[0] (
// Equation(s):
// fioA[0] = LCELL(\Register_File|output_data_A [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_A [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioA[0]),
	.cout());
// synopsys translate_off
defparam \fioA[0] .lut_mask = 16'hF0F0;
defparam \fioA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneiv_lcell_comb \Register_File|Equal1~0 (
// Equation(s):
// \Register_File|Equal1~0_combout  = (!ctrl0[16] & (!ctrl0[19] & (!ctrl0[18] & !ctrl0[17])))

	.dataa(ctrl0[16]),
	.datab(ctrl0[19]),
	.datac(ctrl0[18]),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|Equal1~0 .lut_mask = 16'h0001;
defparam \Register_File|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneiv_lcell_comb \Register_File|output_data_B~0 (
// Equation(s):
// \Register_File|output_data_B~0_combout  = (!ctrl0[19] & ((ctrl0[15]) # (!\Register_File|Equal1~0_combout )))

	.dataa(ctrl0[15]),
	.datab(ctrl0[19]),
	.datac(gnd),
	.datad(\Register_File|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~0 .lut_mask = 16'h2233;
defparam \Register_File|output_data_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N19
dffeas \Register_File|register~385 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~385 .is_wysiwyg = "true";
defparam \Register_File|register~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N29
dffeas \Register_File|register~417 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~417 .is_wysiwyg = "true";
defparam \Register_File|register~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1051 (
// Equation(s):
// \Register_File|register~1051_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~417_q ))) # (!ctrl0[15] & (\Register_File|register~385_q ))))

	.dataa(\Register_File|register~385_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~417_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1051_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1051 .lut_mask = 16'hFC22;
defparam \Register_File|register~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N31
dffeas \Register_File|register~449 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~449 .is_wysiwyg = "true";
defparam \Register_File|register~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \Register_File|register~481 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~481 .is_wysiwyg = "true";
defparam \Register_File|register~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1052 (
// Equation(s):
// \Register_File|register~1052_combout  = (\Register_File|register~1051_combout  & (((\Register_File|register~481_q )) # (!ctrl0[16]))) # (!\Register_File|register~1051_combout  & (ctrl0[16] & (\Register_File|register~449_q )))

	.dataa(\Register_File|register~1051_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~449_q ),
	.datad(\Register_File|register~481_q ),
	.cin(gnd),
	.combout(\Register_File|register~1052_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1052 .lut_mask = 16'hEA62;
defparam \Register_File|register~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N29
dffeas \Register_File|register~129 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~129 .is_wysiwyg = "true";
defparam \Register_File|register~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N17
dffeas \Register_File|register~161 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~161 .is_wysiwyg = "true";
defparam \Register_File|register~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneiv_lcell_comb \Register_File|register~1044 (
// Equation(s):
// \Register_File|register~1044_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~161_q ))) # (!ctrl0[15] & (\Register_File|register~129_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~129_q ),
	.datac(\Register_File|register~161_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1044_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1044 .lut_mask = 16'hFA44;
defparam \Register_File|register~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N23
dffeas \Register_File|register~225 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~225 .is_wysiwyg = "true";
defparam \Register_File|register~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y53_N13
dffeas \Register_File|register~193 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~193 .is_wysiwyg = "true";
defparam \Register_File|register~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneiv_lcell_comb \Register_File|register~1045 (
// Equation(s):
// \Register_File|register~1045_combout  = (ctrl0[16] & ((\Register_File|register~1044_combout  & (\Register_File|register~225_q )) # (!\Register_File|register~1044_combout  & ((\Register_File|register~193_q ))))) # (!ctrl0[16] & 
// (\Register_File|register~1044_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1044_combout ),
	.datac(\Register_File|register~225_q ),
	.datad(\Register_File|register~193_q ),
	.cin(gnd),
	.combout(\Register_File|register~1045_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1045 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N21
dffeas \Register_File|register~65 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~65 .is_wysiwyg = "true";
defparam \Register_File|register~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N25
dffeas \Register_File|register~1 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1 .is_wysiwyg = "true";
defparam \Register_File|register~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1048 (
// Equation(s):
// \Register_File|register~1048_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~65_q )) # (!ctrl0[16] & ((\Register_File|register~1_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~65_q ),
	.datad(\Register_File|register~1_q ),
	.cin(gnd),
	.combout(\Register_File|register~1048_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1048 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N15
dffeas \Register_File|register~97 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~97 .is_wysiwyg = "true";
defparam \Register_File|register~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N5
dffeas \Register_File|register~33 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~33 .is_wysiwyg = "true";
defparam \Register_File|register~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1049 (
// Equation(s):
// \Register_File|register~1049_combout  = (\Register_File|register~1048_combout  & ((\Register_File|register~97_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1048_combout  & (((\Register_File|register~33_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1048_combout ),
	.datab(\Register_File|register~97_q ),
	.datac(\Register_File|register~33_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1049_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1049 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N27
dffeas \Register_File|register~353 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~353 .is_wysiwyg = "true";
defparam \Register_File|register~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N31
dffeas \Register_File|register~257 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~257 .is_wysiwyg = "true";
defparam \Register_File|register~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N25
dffeas \Register_File|register~321 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~321 .is_wysiwyg = "true";
defparam \Register_File|register~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1046 (
// Equation(s):
// \Register_File|register~1046_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~321_q ))) # (!ctrl0[16] & (\Register_File|register~257_q ))))

	.dataa(\Register_File|register~257_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~321_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1046_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1046 .lut_mask = 16'hFC22;
defparam \Register_File|register~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N21
dffeas \Register_File|register~289 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~289 .is_wysiwyg = "true";
defparam \Register_File|register~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1047 (
// Equation(s):
// \Register_File|register~1047_combout  = (\Register_File|register~1046_combout  & ((\Register_File|register~353_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1046_combout  & (((\Register_File|register~289_q  & ctrl0[15]))))

	.dataa(\Register_File|register~353_q ),
	.datab(\Register_File|register~1046_combout ),
	.datac(\Register_File|register~289_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1047_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1047 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneiv_lcell_comb \Register_File|register~1050 (
// Equation(s):
// \Register_File|register~1050_combout  = (ctrl0[18] & (((\Register_File|register~1047_combout ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~1049_combout  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~1049_combout ),
	.datab(\Register_File|register~1047_combout ),
	.datac(ctrl0[18]),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1050_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1050 .lut_mask = 16'hF0CA;
defparam \Register_File|register~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneiv_lcell_comb \Register_File|register~1053 (
// Equation(s):
// \Register_File|register~1053_combout  = (ctrl0[17] & ((\Register_File|register~1050_combout  & (\Register_File|register~1052_combout )) # (!\Register_File|register~1050_combout  & ((\Register_File|register~1045_combout ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1050_combout ))))

	.dataa(\Register_File|register~1052_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1045_combout ),
	.datad(\Register_File|register~1050_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1053_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1053 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N27
dffeas \Register_File|register~673 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~673 .is_wysiwyg = "true";
defparam \Register_File|register~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N21
dffeas \Register_File|register~929 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~929 .is_wysiwyg = "true";
defparam \Register_File|register~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N9
dffeas \Register_File|register~801 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~801 .is_wysiwyg = "true";
defparam \Register_File|register~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N7
dffeas \Register_File|register~545 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~545 .is_wysiwyg = "true";
defparam \Register_File|register~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneiv_lcell_comb \Register_File|register~1054 (
// Equation(s):
// \Register_File|register~1054_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~801_q )) # (!ctrl0[18] & ((\Register_File|register~545_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~801_q ),
	.datad(\Register_File|register~545_q ),
	.cin(gnd),
	.combout(\Register_File|register~1054_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1054 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneiv_lcell_comb \Register_File|register~1055 (
// Equation(s):
// \Register_File|register~1055_combout  = (ctrl0[17] & ((\Register_File|register~1054_combout  & ((\Register_File|register~929_q ))) # (!\Register_File|register~1054_combout  & (\Register_File|register~673_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1054_combout ))))

	.dataa(\Register_File|register~673_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~929_q ),
	.datad(\Register_File|register~1054_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1055_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1055 .lut_mask = 16'hF388;
defparam \Register_File|register~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N27
dffeas \Register_File|register~961 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~961 .is_wysiwyg = "true";
defparam \Register_File|register~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N7
dffeas \Register_File|register~577 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~577 .is_wysiwyg = "true";
defparam \Register_File|register~577 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N13
dffeas \Register_File|register~705 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~705 .is_wysiwyg = "true";
defparam \Register_File|register~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1056 (
// Equation(s):
// \Register_File|register~1056_combout  = (ctrl0[17] & (((\Register_File|register~705_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~577_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~577_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~705_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1056_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1056 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N29
dffeas \Register_File|register~833 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~833 .is_wysiwyg = "true";
defparam \Register_File|register~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1057 (
// Equation(s):
// \Register_File|register~1057_combout  = (\Register_File|register~1056_combout  & ((\Register_File|register~961_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1056_combout  & (((\Register_File|register~833_q  & ctrl0[18]))))

	.dataa(\Register_File|register~961_q ),
	.datab(\Register_File|register~1056_combout ),
	.datac(\Register_File|register~833_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1057_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1057 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \Register_File|register~897 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~897 .is_wysiwyg = "true";
defparam \Register_File|register~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N29
dffeas \Register_File|register~769 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~769 .is_wysiwyg = "true";
defparam \Register_File|register~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N11
dffeas \Register_File|register~513 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~513 .is_wysiwyg = "true";
defparam \Register_File|register~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N17
dffeas \Register_File|register~641 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~641 .is_wysiwyg = "true";
defparam \Register_File|register~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1058 (
// Equation(s):
// \Register_File|register~1058_combout  = (ctrl0[17] & (((\Register_File|register~641_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~513_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~513_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~641_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1058_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1058 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1059 (
// Equation(s):
// \Register_File|register~1059_combout  = (ctrl0[18] & ((\Register_File|register~1058_combout  & (\Register_File|register~897_q )) # (!\Register_File|register~1058_combout  & ((\Register_File|register~769_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1058_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~897_q ),
	.datac(\Register_File|register~769_q ),
	.datad(\Register_File|register~1058_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1059_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1059 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1060 (
// Equation(s):
// \Register_File|register~1060_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~1057_combout )) # (!ctrl0[16] & ((\Register_File|register~1059_combout )))))

	.dataa(\Register_File|register~1057_combout ),
	.datab(ctrl0[15]),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1059_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1060_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1060 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \Register_File|register~737 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~737 .is_wysiwyg = "true";
defparam \Register_File|register~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N17
dffeas \Register_File|register~865 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~865 .is_wysiwyg = "true";
defparam \Register_File|register~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N9
dffeas \Register_File|register~609 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~609 .is_wysiwyg = "true";
defparam \Register_File|register~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1061 (
// Equation(s):
// \Register_File|register~1061_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~865_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~609_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~865_q ),
	.datad(\Register_File|register~609_q ),
	.cin(gnd),
	.combout(\Register_File|register~1061_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1061 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneiv_lcell_comb \Register_File|register~1062 (
// Equation(s):
// \Register_File|register~1062_combout  = (\Register_File|register~1061_combout  & ((\Register_File|register~993_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1061_combout  & (((\Register_File|register~737_q  & ctrl0[17]))))

	.dataa(\Register_File|register~993_q ),
	.datab(\Register_File|register~737_q ),
	.datac(\Register_File|register~1061_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1062_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1062 .lut_mask = 16'hACF0;
defparam \Register_File|register~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneiv_lcell_comb \Register_File|register~1063 (
// Equation(s):
// \Register_File|register~1063_combout  = (ctrl0[15] & ((\Register_File|register~1060_combout  & ((\Register_File|register~1062_combout ))) # (!\Register_File|register~1060_combout  & (\Register_File|register~1055_combout )))) # (!ctrl0[15] & 
// (((\Register_File|register~1060_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1055_combout ),
	.datac(\Register_File|register~1060_combout ),
	.datad(\Register_File|register~1062_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1063_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1063 .lut_mask = 16'hF858;
defparam \Register_File|register~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneiv_lcell_comb \Register_File|output_data_B~2 (
// Equation(s):
// \Register_File|output_data_B~2_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1053_combout ) # ((ctrl0[19] & \Register_File|register~1063_combout )))) # (!\Register_File|output_data_B~0_combout  & (ctrl0[19] & 
// ((\Register_File|register~1063_combout ))))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(ctrl0[19]),
	.datac(\Register_File|register~1053_combout ),
	.datad(\Register_File|register~1063_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~2 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \Register_File|output_data_B[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~2_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[1] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneiv_lcell_comb \fioB[1] (
// Equation(s):
// fioB[1] = LCELL(\Register_File|output_data_B [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[1]),
	.cout());
// synopsys translate_off
defparam \fioB[1] .lut_mask = 16'hF0F0;
defparam \fioB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneiv_lcell_comb \dataOut_M1[1] (
// Equation(s):
// dataOut_M1[1] = LCELL((ctrl1[8] & (dataOut_Imm[1])) # (!ctrl1[8] & ((fioB[1]))))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(dataOut_Imm[1]),
	.datad(fioB[1]),
	.cin(gnd),
	.combout(dataOut_M1[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[1] .lut_mask = 16'hF5A0;
defparam \dataOut_M1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneiv_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = ctrl1[6] $ (dataOut_M1[1])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[1]),
	.cin(gnd),
	.combout(\ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h55AA;
defparam \ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneiv_lcell_comb \dataOut_M1[0] (
// Equation(s):
// dataOut_M1[0] = LCELL((ctrl1[8] & ((dataOut_Imm[0]))) # (!ctrl1[8] & (fioB[0])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[0]),
	.datad(dataOut_Imm[0]),
	.cin(gnd),
	.combout(dataOut_M1[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[0] .lut_mask = 16'hFA50;
defparam \dataOut_M1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneiv_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = ctrl1[6] $ (dataOut_M1[0])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[0]),
	.cin(gnd),
	.combout(\ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'h55AA;
defparam \ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneiv_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_cout  = CARRY(ctrl1[6])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~25_cout ));
// synopsys translate_off
defparam \ALU|Add0~25 .lut_mask = 16'h00AA;
defparam \ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneiv_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = (fioA[0] & ((\ALU|Add0~23_combout  & (\ALU|Add0~25_cout  & VCC)) # (!\ALU|Add0~23_combout  & (!\ALU|Add0~25_cout )))) # (!fioA[0] & ((\ALU|Add0~23_combout  & (!\ALU|Add0~25_cout )) # (!\ALU|Add0~23_combout  & ((\ALU|Add0~25_cout ) 
// # (GND)))))
// \ALU|Add0~27  = CARRY((fioA[0] & (!\ALU|Add0~23_combout  & !\ALU|Add0~25_cout )) # (!fioA[0] & ((!\ALU|Add0~25_cout ) # (!\ALU|Add0~23_combout ))))

	.dataa(fioA[0]),
	.datab(\ALU|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~25_cout ),
	.combout(\ALU|Add0~26_combout ),
	.cout(\ALU|Add0~27 ));
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneiv_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = ((\ALU|Add0~22_combout  $ (fioA[1] $ (!\ALU|Add0~27 )))) # (GND)
// \ALU|Add0~29  = CARRY((\ALU|Add0~22_combout  & ((fioA[1]) # (!\ALU|Add0~27 ))) # (!\ALU|Add0~22_combout  & (fioA[1] & !\ALU|Add0~27 )))

	.dataa(\ALU|Add0~22_combout ),
	.datab(fioA[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~27 ),
	.combout(\ALU|Add0~28_combout ),
	.cout(\ALU|Add0~29 ));
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneiv_lcell_comb \ALU|Add0~105 (
// Equation(s):
// \ALU|Add0~105_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[1]) # (dataOut_M1[1]))) # (!ctrl1[6] & (fioA[1] & dataOut_M1[1]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[1]),
	.datad(dataOut_M1[1]),
	.cin(gnd),
	.combout(\ALU|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~105 .lut_mask = 16'hC880;
defparam \ALU|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneiv_lcell_comb \dataOut_ALU[1] (
// Equation(s):
// dataOut_ALU[1] = LCELL((\ALU|Add0~105_combout ) # ((!ctrl1[7] & \ALU|Add0~28_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~28_combout ),
	.datad(\ALU|Add0~105_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[1] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneiv_lcell_comb \dataOut_Mult[1] (
// Equation(s):
// dataOut_Mult[1] = LCELL(\MULTIPLICADOR|U0|acc_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [1]),
	.cin(gnd),
	.combout(dataOut_Mult[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[1] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneiv_lcell_comb \dataOut_D1[1] (
// Equation(s):
// dataOut_D1[1] = LCELL((ctrl1[4] & (dataOut_ALU[1])) # (!ctrl1[4] & ((dataOut_Mult[1]))))

	.dataa(dataOut_ALU[1]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[1]),
	.cin(gnd),
	.combout(dataOut_D1[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[1] .lut_mask = 16'hBB88;
defparam \dataOut_D1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneiv_lcell_comb \addressCorrection_mem2[1] (
// Equation(s):
// addressCorrection_mem2[1] = LCELL((!dataOut_D1[1] & !\ADDR_Decoding|CS~1_combout ))

	.dataa(dataOut_D1[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADDR_Decoding|CS~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[1]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[1] .lut_mask = 16'h0055;
defparam \addressCorrection_mem2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[2]~input (
	.i(Data_BUS_READ[2]),
	.ibar(gnd),
	.o(\Data_BUS_READ[2]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[2]~input .bus_hold = "false";
defparam \Data_BUS_READ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[3]~input (
	.i(Data_BUS_READ[3]),
	.ibar(gnd),
	.o(\Data_BUS_READ[3]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[3]~input .bus_hold = "false";
defparam \Data_BUS_READ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneiv_lcell_comb \Control|CS_WB_2~0 (
// Equation(s):
// \Control|CS_WB_2~0_combout  = (tempOut[0]) # ((tempOut[2]) # (tempOut[1] $ (tempOut[4])))

	.dataa(tempOut[0]),
	.datab(tempOut[1]),
	.datac(tempOut[2]),
	.datad(tempOut[4]),
	.cin(gnd),
	.combout(\Control|CS_WB_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|CS_WB_2~0 .lut_mask = 16'hFBFE;
defparam \Control|CS_WB_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneiv_lcell_comb \Control|Selector8~3 (
// Equation(s):
// \Control|Selector8~3_combout  = (tempOut[29] & ((tempOut[27]) # (tempOut[26])))

	.dataa(tempOut[27]),
	.datab(tempOut[26]),
	.datac(tempOut[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~3 .lut_mask = 16'hE0E0;
defparam \Control|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneiv_lcell_comb \ctrl0[2] (
// Equation(s):
// ctrl0[2] = LCELL((\Control|Selector8~2_combout  & (!\Control|CS_WB_2~0_combout  & (\Control|mux2_ALU~2_combout ))) # (!\Control|Selector8~2_combout  & (((\Control|Selector8~3_combout )))))

	.dataa(\Control|CS_WB_2~0_combout ),
	.datab(\Control|Selector8~2_combout ),
	.datac(\Control|mux2_ALU~2_combout ),
	.datad(\Control|Selector8~3_combout ),
	.cin(gnd),
	.combout(ctrl0[2]),
	.cout());
// synopsys translate_off
defparam \ctrl0[2] .lut_mask = 16'h7340;
defparam \ctrl0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \CTRL1|output_data[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[2]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[2] .is_wysiwyg = "true";
defparam \CTRL1|output_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneiv_lcell_comb \ctrl1[2] (
// Equation(s):
// ctrl1[2] = LCELL(\CTRL1|output_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CTRL1|output_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(ctrl1[2]),
	.cout());
// synopsys translate_off
defparam \ctrl1[2] .lut_mask = 16'hF0F0;
defparam \ctrl1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \CTRL3|output_data[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl1[2]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL3|output_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL3|output_data[2] .is_wysiwyg = "true";
defparam \CTRL3|output_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N24
cycloneiv_lcell_comb \ctrl3[2] (
// Equation(s):
// ctrl3[2] = LCELL(\CTRL3|output_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL3|output_data [2]),
	.cin(gnd),
	.combout(ctrl3[2]),
	.cout());
// synopsys translate_off
defparam \ctrl3[2] .lut_mask = 16'hFF00;
defparam \ctrl3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[4]~input (
	.i(Data_BUS_READ[4]),
	.ibar(gnd),
	.o(\Data_BUS_READ[4]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[4]~input .bus_hold = "false";
defparam \Data_BUS_READ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[5]~input (
	.i(Data_BUS_READ[5]),
	.ibar(gnd),
	.o(\Data_BUS_READ[5]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[5]~input .bus_hold = "false";
defparam \Data_BUS_READ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[6]~input (
	.i(Data_BUS_READ[6]),
	.ibar(gnd),
	.o(\Data_BUS_READ[6]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[6]~input .bus_hold = "false";
defparam \Data_BUS_READ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \D|output_data[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[7]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[7] .is_wysiwyg = "true";
defparam \D|output_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneiv_lcell_comb \dataOut_D2[7] (
// Equation(s):
// dataOut_D2[7] = LCELL(\D|output_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [7]),
	.cin(gnd),
	.combout(dataOut_D2[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[7] .lut_mask = 16'hFF00;
defparam \dataOut_D2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[7]~input (
	.i(Data_BUS_READ[7]),
	.ibar(gnd),
	.o(\Data_BUS_READ[7]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[7]~input .bus_hold = "false";
defparam \Data_BUS_READ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y47_N23
dffeas \Register_File|register~872 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~872 .is_wysiwyg = "true";
defparam \Register_File|register~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N25
dffeas \Register_File|register~1000 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1000 .is_wysiwyg = "true";
defparam \Register_File|register~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \Register_File|register~616 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~616 .is_wysiwyg = "true";
defparam \Register_File|register~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \Register_File|register~744 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~744 .is_wysiwyg = "true";
defparam \Register_File|register~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1201 (
// Equation(s):
// \Register_File|register~1201_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~744_q ))) # (!ctrl0[17] & (\Register_File|register~616_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~616_q ),
	.datac(\Register_File|register~744_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1201_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1201 .lut_mask = 16'hFA44;
defparam \Register_File|register~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1202 (
// Equation(s):
// \Register_File|register~1202_combout  = (ctrl0[18] & ((\Register_File|register~1201_combout  & ((\Register_File|register~1000_q ))) # (!\Register_File|register~1201_combout  & (\Register_File|register~872_q )))) # (!ctrl0[18] & 
// (((\Register_File|register~1201_combout ))))

	.dataa(\Register_File|register~872_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1000_q ),
	.datad(\Register_File|register~1201_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1202_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1202 .lut_mask = 16'hF388;
defparam \Register_File|register~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N19
dffeas \Register_File|register~520 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~520 .is_wysiwyg = "true";
defparam \Register_File|register~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \Register_File|register~776 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~776 .is_wysiwyg = "true";
defparam \Register_File|register~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1198 (
// Equation(s):
// \Register_File|register~1198_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~776_q ))) # (!ctrl0[18] & (\Register_File|register~520_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~520_q ),
	.datac(\Register_File|register~776_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1198_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1198 .lut_mask = 16'hFA44;
defparam \Register_File|register~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N21
dffeas \Register_File|register~648 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~648 .is_wysiwyg = "true";
defparam \Register_File|register~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N3
dffeas \Register_File|register~904 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~904 .is_wysiwyg = "true";
defparam \Register_File|register~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1199 (
// Equation(s):
// \Register_File|register~1199_combout  = (ctrl0[17] & ((\Register_File|register~1198_combout  & ((\Register_File|register~904_q ))) # (!\Register_File|register~1198_combout  & (\Register_File|register~648_q )))) # (!ctrl0[17] & 
// (\Register_File|register~1198_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1198_combout ),
	.datac(\Register_File|register~648_q ),
	.datad(\Register_File|register~904_q ),
	.cin(gnd),
	.combout(\Register_File|register~1199_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1199 .lut_mask = 16'hEC64;
defparam \Register_File|register~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N7
dffeas \Register_File|register~936 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~936 .is_wysiwyg = "true";
defparam \Register_File|register~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N13
dffeas \Register_File|register~808 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~808 .is_wysiwyg = "true";
defparam \Register_File|register~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N7
dffeas \Register_File|register~552 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~552 .is_wysiwyg = "true";
defparam \Register_File|register~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N25
dffeas \Register_File|register~680 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~680 .is_wysiwyg = "true";
defparam \Register_File|register~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1196 (
// Equation(s):
// \Register_File|register~1196_combout  = (ctrl0[17] & (((\Register_File|register~680_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~552_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~552_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~680_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1196_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1196 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1197 (
// Equation(s):
// \Register_File|register~1197_combout  = (ctrl0[18] & ((\Register_File|register~1196_combout  & (\Register_File|register~936_q )) # (!\Register_File|register~1196_combout  & ((\Register_File|register~808_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1196_combout ))))

	.dataa(\Register_File|register~936_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~808_q ),
	.datad(\Register_File|register~1196_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1197_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1197 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1200 (
// Equation(s):
// \Register_File|register~1200_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1197_combout ))) # (!ctrl0[15] & (\Register_File|register~1199_combout ))))

	.dataa(\Register_File|register~1199_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1197_combout ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1200_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1200 .lut_mask = 16'hFC22;
defparam \Register_File|register~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N5
dffeas \Register_File|register~840 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~840 .is_wysiwyg = "true";
defparam \Register_File|register~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N7
dffeas \Register_File|register~584 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~584 .is_wysiwyg = "true";
defparam \Register_File|register~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1194 (
// Equation(s):
// \Register_File|register~1194_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~840_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~584_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~840_q ),
	.datad(\Register_File|register~584_q ),
	.cin(gnd),
	.combout(\Register_File|register~1194_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1194 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N31
dffeas \Register_File|register~712 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~712 .is_wysiwyg = "true";
defparam \Register_File|register~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y47_N13
dffeas \Register_File|register~968 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~968 .is_wysiwyg = "true";
defparam \Register_File|register~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1195 (
// Equation(s):
// \Register_File|register~1195_combout  = (\Register_File|register~1194_combout  & (((\Register_File|register~968_q ) # (!ctrl0[17])))) # (!\Register_File|register~1194_combout  & (\Register_File|register~712_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1194_combout ),
	.datab(\Register_File|register~712_q ),
	.datac(\Register_File|register~968_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1195_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1195 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1203 (
// Equation(s):
// \Register_File|register~1203_combout  = (\Register_File|register~1200_combout  & ((\Register_File|register~1202_combout ) # ((!ctrl0[16])))) # (!\Register_File|register~1200_combout  & (((\Register_File|register~1195_combout  & ctrl0[16]))))

	.dataa(\Register_File|register~1202_combout ),
	.datab(\Register_File|register~1200_combout ),
	.datac(\Register_File|register~1195_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1203_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1203 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N27
dffeas \Register_File|register~232 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~232 .is_wysiwyg = "true";
defparam \Register_File|register~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N25
dffeas \Register_File|register~200 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~200 .is_wysiwyg = "true";
defparam \Register_File|register~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N31
dffeas \Register_File|register~136 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~136 .is_wysiwyg = "true";
defparam \Register_File|register~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1186 (
// Equation(s):
// \Register_File|register~1186_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~200_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~136_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~200_q ),
	.datad(\Register_File|register~136_q ),
	.cin(gnd),
	.combout(\Register_File|register~1186_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1186 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1187 (
// Equation(s):
// \Register_File|register~1187_combout  = (\Register_File|register~1186_combout  & ((\Register_File|register~232_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1186_combout  & (((\Register_File|register~168_q  & ctrl0[15]))))

	.dataa(\Register_File|register~232_q ),
	.datab(\Register_File|register~1186_combout ),
	.datac(\Register_File|register~168_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1187_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1187 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \Register_File|register~8 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~8 .is_wysiwyg = "true";
defparam \Register_File|register~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \Register_File|register~40 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~40 .is_wysiwyg = "true";
defparam \Register_File|register~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1188 (
// Equation(s):
// \Register_File|register~1188_combout  = (ctrl0[15] & (((\Register_File|register~40_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~8_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~8_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~40_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1188_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1188 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N19
dffeas \Register_File|register~104 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~104 .is_wysiwyg = "true";
defparam \Register_File|register~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \Register_File|register~72 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~72 .is_wysiwyg = "true";
defparam \Register_File|register~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1189 (
// Equation(s):
// \Register_File|register~1189_combout  = (\Register_File|register~1188_combout  & ((\Register_File|register~104_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1188_combout  & (((\Register_File|register~72_q  & ctrl0[16]))))

	.dataa(\Register_File|register~1188_combout ),
	.datab(\Register_File|register~104_q ),
	.datac(\Register_File|register~72_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1189_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1189 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1190 (
// Equation(s):
// \Register_File|register~1190_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~1187_combout )) # (!ctrl0[17] & ((\Register_File|register~1189_combout )))))

	.dataa(\Register_File|register~1187_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1189_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1190_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1190 .lut_mask = 16'hEE30;
defparam \Register_File|register~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N17
dffeas \Register_File|register~328 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~328 .is_wysiwyg = "true";
defparam \Register_File|register~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N15
dffeas \Register_File|register~360 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~360 .is_wysiwyg = "true";
defparam \Register_File|register~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N7
dffeas \Register_File|register~264 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~264 .is_wysiwyg = "true";
defparam \Register_File|register~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N29
dffeas \Register_File|register~296 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~296 .is_wysiwyg = "true";
defparam \Register_File|register~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1184 (
// Equation(s):
// \Register_File|register~1184_combout  = (ctrl0[15] & (((\Register_File|register~296_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~264_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~264_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~296_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1184_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1184 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1185 (
// Equation(s):
// \Register_File|register~1185_combout  = (ctrl0[16] & ((\Register_File|register~1184_combout  & ((\Register_File|register~360_q ))) # (!\Register_File|register~1184_combout  & (\Register_File|register~328_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1184_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~328_q ),
	.datac(\Register_File|register~360_q ),
	.datad(\Register_File|register~1184_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1185_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1185 .lut_mask = 16'hF588;
defparam \Register_File|register~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N25
dffeas \Register_File|register~456 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~456 .is_wysiwyg = "true";
defparam \Register_File|register~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N13
dffeas \Register_File|register~392 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~392 .is_wysiwyg = "true";
defparam \Register_File|register~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1191 (
// Equation(s):
// \Register_File|register~1191_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~456_q )) # (!ctrl0[16] & ((\Register_File|register~392_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~456_q ),
	.datad(\Register_File|register~392_q ),
	.cin(gnd),
	.combout(\Register_File|register~1191_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1191 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N9
dffeas \Register_File|register~424 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~424 .is_wysiwyg = "true";
defparam \Register_File|register~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N25
dffeas \Register_File|register~488 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~488 .is_wysiwyg = "true";
defparam \Register_File|register~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1192 (
// Equation(s):
// \Register_File|register~1192_combout  = (\Register_File|register~1191_combout  & (((\Register_File|register~488_q )) # (!ctrl0[15]))) # (!\Register_File|register~1191_combout  & (ctrl0[15] & (\Register_File|register~424_q )))

	.dataa(\Register_File|register~1191_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~424_q ),
	.datad(\Register_File|register~488_q ),
	.cin(gnd),
	.combout(\Register_File|register~1192_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1192 .lut_mask = 16'hEA62;
defparam \Register_File|register~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1193 (
// Equation(s):
// \Register_File|register~1193_combout  = (ctrl0[18] & ((\Register_File|register~1190_combout  & ((\Register_File|register~1192_combout ))) # (!\Register_File|register~1190_combout  & (\Register_File|register~1185_combout )))) # (!ctrl0[18] & 
// (\Register_File|register~1190_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1190_combout ),
	.datac(\Register_File|register~1185_combout ),
	.datad(\Register_File|register~1192_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1193_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1193 .lut_mask = 16'hEC64;
defparam \Register_File|register~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneiv_lcell_comb \Register_File|output_data_B~9 (
// Equation(s):
// \Register_File|output_data_B~9_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1193_combout ) # ((\Register_File|register~1203_combout  & ctrl0[19])))) # (!\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1203_combout  & (ctrl0[19])))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(\Register_File|register~1203_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1193_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~9 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \Register_File|output_data_B[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~9_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[8] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneiv_lcell_comb \fioB[8] (
// Equation(s):
// fioB[8] = LCELL(\Register_File|output_data_B [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[8]),
	.cout());
// synopsys translate_off
defparam \fioB[8] .lut_mask = 16'hF0F0;
defparam \fioB[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneiv_lcell_comb \dataOut_M1[8] (
// Equation(s):
// dataOut_M1[8] = LCELL((ctrl1[8] & (dataOut_Imm[8])) # (!ctrl1[8] & ((fioB[8]))))

	.dataa(ctrl1[8]),
	.datab(dataOut_Imm[8]),
	.datac(gnd),
	.datad(fioB[8]),
	.cin(gnd),
	.combout(dataOut_M1[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[8] .lut_mask = 16'hDD88;
defparam \dataOut_M1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneiv_lcell_comb \ALU|Add0~91 (
// Equation(s):
// \ALU|Add0~91_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[8]) # (dataOut_M1[8]))) # (!ctrl1[6] & (fioA[8] & dataOut_M1[8]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[8]),
	.datad(dataOut_M1[8]),
	.cin(gnd),
	.combout(\ALU|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~91 .lut_mask = 16'hC880;
defparam \ALU|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneiv_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = ctrl1[6] $ (dataOut_M1[8])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[8]),
	.cin(gnd),
	.combout(\ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'h55AA;
defparam \ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N23
dffeas \Register_File|register~903 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~903 .is_wysiwyg = "true";
defparam \Register_File|register~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N9
dffeas \Register_File|register~775 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~775 .is_wysiwyg = "true";
defparam \Register_File|register~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N25
dffeas \Register_File|register~647 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~647 .is_wysiwyg = "true";
defparam \Register_File|register~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N11
dffeas \Register_File|register~519 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~519 .is_wysiwyg = "true";
defparam \Register_File|register~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1178 (
// Equation(s):
// \Register_File|register~1178_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~647_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~519_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~647_q ),
	.datad(\Register_File|register~519_q ),
	.cin(gnd),
	.combout(\Register_File|register~1178_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1178 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1179 (
// Equation(s):
// \Register_File|register~1179_combout  = (ctrl0[18] & ((\Register_File|register~1178_combout  & (\Register_File|register~903_q )) # (!\Register_File|register~1178_combout  & ((\Register_File|register~775_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1178_combout ))))

	.dataa(\Register_File|register~903_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~775_q ),
	.datad(\Register_File|register~1178_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1179_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1179 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N27
dffeas \Register_File|register~583 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~583 .is_wysiwyg = "true";
defparam \Register_File|register~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N5
dffeas \Register_File|register~711 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~711 .is_wysiwyg = "true";
defparam \Register_File|register~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1176 (
// Equation(s):
// \Register_File|register~1176_combout  = (ctrl0[17] & (((\Register_File|register~711_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~583_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~583_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~711_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1176_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1176 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N3
dffeas \Register_File|register~967 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~967 .is_wysiwyg = "true";
defparam \Register_File|register~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y51_N17
dffeas \Register_File|register~839 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~839 .is_wysiwyg = "true";
defparam \Register_File|register~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1177 (
// Equation(s):
// \Register_File|register~1177_combout  = (\Register_File|register~1176_combout  & ((\Register_File|register~967_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1176_combout  & (((\Register_File|register~839_q  & ctrl0[18]))))

	.dataa(\Register_File|register~1176_combout ),
	.datab(\Register_File|register~967_q ),
	.datac(\Register_File|register~839_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1177_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1177 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1180 (
// Equation(s):
// \Register_File|register~1180_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1177_combout ))) # (!ctrl0[16] & (\Register_File|register~1179_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1179_combout ),
	.datac(\Register_File|register~1177_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1180_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1180 .lut_mask = 16'hFA44;
defparam \Register_File|register~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N25
dffeas \Register_File|register~679 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~679 .is_wysiwyg = "true";
defparam \Register_File|register~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N19
dffeas \Register_File|register~935 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~935 .is_wysiwyg = "true";
defparam \Register_File|register~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N13
dffeas \Register_File|register~807 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~807 .is_wysiwyg = "true";
defparam \Register_File|register~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \Register_File|register~551 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~551 .is_wysiwyg = "true";
defparam \Register_File|register~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1174 (
// Equation(s):
// \Register_File|register~1174_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~807_q )) # (!ctrl0[18] & ((\Register_File|register~551_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~807_q ),
	.datad(\Register_File|register~551_q ),
	.cin(gnd),
	.combout(\Register_File|register~1174_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1174 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1175 (
// Equation(s):
// \Register_File|register~1175_combout  = (ctrl0[17] & ((\Register_File|register~1174_combout  & ((\Register_File|register~935_q ))) # (!\Register_File|register~1174_combout  & (\Register_File|register~679_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1174_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~679_q ),
	.datac(\Register_File|register~935_q ),
	.datad(\Register_File|register~1174_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1175_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1175 .lut_mask = 16'hF588;
defparam \Register_File|register~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \Register_File|register~871 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~871 .is_wysiwyg = "true";
defparam \Register_File|register~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \Register_File|register~615 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~615 .is_wysiwyg = "true";
defparam \Register_File|register~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1181 (
// Equation(s):
// \Register_File|register~1181_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~871_q )) # (!ctrl0[18] & ((\Register_File|register~615_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~871_q ),
	.datad(\Register_File|register~615_q ),
	.cin(gnd),
	.combout(\Register_File|register~1181_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1181 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N25
dffeas \Register_File|register~743 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~743 .is_wysiwyg = "true";
defparam \Register_File|register~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneiv_lcell_comb \Register_File|register~1182 (
// Equation(s):
// \Register_File|register~1182_combout  = (\Register_File|register~1181_combout  & (((\Register_File|register~999_q )) # (!ctrl0[17]))) # (!\Register_File|register~1181_combout  & (ctrl0[17] & ((\Register_File|register~743_q ))))

	.dataa(\Register_File|register~1181_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~999_q ),
	.datad(\Register_File|register~743_q ),
	.cin(gnd),
	.combout(\Register_File|register~1182_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1182 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1183 (
// Equation(s):
// \Register_File|register~1183_combout  = (\Register_File|register~1180_combout  & (((\Register_File|register~1182_combout )) # (!ctrl0[15]))) # (!\Register_File|register~1180_combout  & (ctrl0[15] & (\Register_File|register~1175_combout )))

	.dataa(\Register_File|register~1180_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~1175_combout ),
	.datad(\Register_File|register~1182_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1183_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1183 .lut_mask = 16'hEA62;
defparam \Register_File|register~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N11
dffeas \Register_File|register~391 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~391 .is_wysiwyg = "true";
defparam \Register_File|register~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N19
dffeas \Register_File|register~423 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~423 .is_wysiwyg = "true";
defparam \Register_File|register~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N18
cycloneiv_lcell_comb \Register_File|register~1171 (
// Equation(s):
// \Register_File|register~1171_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~423_q ))) # (!ctrl0[15] & (\Register_File|register~391_q ))))

	.dataa(\Register_File|register~391_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~423_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1171_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1171 .lut_mask = 16'hFC22;
defparam \Register_File|register~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N31
dffeas \Register_File|register~455 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~455 .is_wysiwyg = "true";
defparam \Register_File|register~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N23
dffeas \Register_File|register~487 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~487 .is_wysiwyg = "true";
defparam \Register_File|register~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1172 (
// Equation(s):
// \Register_File|register~1172_combout  = (ctrl0[16] & ((\Register_File|register~1171_combout  & ((\Register_File|register~487_q ))) # (!\Register_File|register~1171_combout  & (\Register_File|register~455_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1171_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1171_combout ),
	.datac(\Register_File|register~455_q ),
	.datad(\Register_File|register~487_q ),
	.cin(gnd),
	.combout(\Register_File|register~1172_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1172 .lut_mask = 16'hEC64;
defparam \Register_File|register~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N1
dffeas \Register_File|register~199 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~199 .is_wysiwyg = "true";
defparam \Register_File|register~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N17
dffeas \Register_File|register~135 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~135 .is_wysiwyg = "true";
defparam \Register_File|register~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N5
dffeas \Register_File|register~167 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~167 .is_wysiwyg = "true";
defparam \Register_File|register~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
cycloneiv_lcell_comb \Register_File|register~1164 (
// Equation(s):
// \Register_File|register~1164_combout  = (ctrl0[15] & (((\Register_File|register~167_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~135_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~135_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~167_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1164_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1164 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N31
dffeas \Register_File|register~231 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~231 .is_wysiwyg = "true";
defparam \Register_File|register~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1165 (
// Equation(s):
// \Register_File|register~1165_combout  = (\Register_File|register~1164_combout  & (((\Register_File|register~231_q ) # (!ctrl0[16])))) # (!\Register_File|register~1164_combout  & (\Register_File|register~199_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~199_q ),
	.datab(\Register_File|register~1164_combout ),
	.datac(\Register_File|register~231_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1165_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1165 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N7
dffeas \Register_File|register~263 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~263 .is_wysiwyg = "true";
defparam \Register_File|register~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N9
dffeas \Register_File|register~327 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~327 .is_wysiwyg = "true";
defparam \Register_File|register~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1166 (
// Equation(s):
// \Register_File|register~1166_combout  = (ctrl0[16] & (((\Register_File|register~327_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~263_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~263_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~327_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1166_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1166 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N31
dffeas \Register_File|register~295 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~295 .is_wysiwyg = "true";
defparam \Register_File|register~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N25
dffeas \Register_File|register~359 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~359 .is_wysiwyg = "true";
defparam \Register_File|register~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1167 (
// Equation(s):
// \Register_File|register~1167_combout  = (\Register_File|register~1166_combout  & (((\Register_File|register~359_q )) # (!ctrl0[15]))) # (!\Register_File|register~1166_combout  & (ctrl0[15] & (\Register_File|register~295_q )))

	.dataa(\Register_File|register~1166_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~295_q ),
	.datad(\Register_File|register~359_q ),
	.cin(gnd),
	.combout(\Register_File|register~1167_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1167 .lut_mask = 16'hEA62;
defparam \Register_File|register~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N11
dffeas \Register_File|register~103 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~103 .is_wysiwyg = "true";
defparam \Register_File|register~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N15
dffeas \Register_File|register~39 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~39 .is_wysiwyg = "true";
defparam \Register_File|register~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N15
dffeas \Register_File|register~7 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~7 .is_wysiwyg = "true";
defparam \Register_File|register~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N25
dffeas \Register_File|register~71 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~71 .is_wysiwyg = "true";
defparam \Register_File|register~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1168 (
// Equation(s):
// \Register_File|register~1168_combout  = (ctrl0[16] & (((\Register_File|register~71_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~7_q  & ((!ctrl0[15]))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~7_q ),
	.datac(\Register_File|register~71_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1168_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1168 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1169 (
// Equation(s):
// \Register_File|register~1169_combout  = (ctrl0[15] & ((\Register_File|register~1168_combout  & (\Register_File|register~103_q )) # (!\Register_File|register~1168_combout  & ((\Register_File|register~39_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1168_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~103_q ),
	.datac(\Register_File|register~39_q ),
	.datad(\Register_File|register~1168_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1169_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1169 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1170 (
// Equation(s):
// \Register_File|register~1170_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~1167_combout )) # (!ctrl0[18] & ((\Register_File|register~1169_combout )))))

	.dataa(\Register_File|register~1167_combout ),
	.datab(ctrl0[17]),
	.datac(ctrl0[18]),
	.datad(\Register_File|register~1169_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1170_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1170 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1173 (
// Equation(s):
// \Register_File|register~1173_combout  = (ctrl0[17] & ((\Register_File|register~1170_combout  & (\Register_File|register~1172_combout )) # (!\Register_File|register~1170_combout  & ((\Register_File|register~1165_combout ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1170_combout ))))

	.dataa(\Register_File|register~1172_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1165_combout ),
	.datad(\Register_File|register~1170_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1173_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1173 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneiv_lcell_comb \Register_File|output_data_B~8 (
// Equation(s):
// \Register_File|output_data_B~8_combout  = (ctrl0[19] & ((\Register_File|register~1183_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1173_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1173_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1183_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1173_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~8 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N27
dffeas \Register_File|output_data_B[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~8_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[7] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneiv_lcell_comb \fioB[7] (
// Equation(s):
// fioB[7] = LCELL(\Register_File|output_data_B [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[7]),
	.cout());
// synopsys translate_off
defparam \fioB[7] .lut_mask = 16'hF0F0;
defparam \fioB[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneiv_lcell_comb \dataOut_M1[7] (
// Equation(s):
// dataOut_M1[7] = LCELL((ctrl1[8] & (dataOut_Imm[7])) # (!ctrl1[8] & ((fioB[7]))))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(dataOut_Imm[7]),
	.datad(fioB[7]),
	.cin(gnd),
	.combout(dataOut_M1[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[7] .lut_mask = 16'hF3C0;
defparam \dataOut_M1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneiv_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ctrl1[6] $ (dataOut_M1[7])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[7]),
	.cin(gnd),
	.combout(\ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h55AA;
defparam \ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N31
dffeas \Register_File|register~6 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~6 .is_wysiwyg = "true";
defparam \Register_File|register~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \Register_File|register~38 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~38 .is_wysiwyg = "true";
defparam \Register_File|register~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneiv_lcell_comb \Register_File|register~2036 (
// Equation(s):
// \Register_File|register~2036_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~38_q ))) # (!ctrl0[20] & (\Register_File|register~6_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~6_q ),
	.datad(\Register_File|register~38_q ),
	.cin(gnd),
	.combout(\Register_File|register~2036_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2036 .lut_mask = 16'hDC98;
defparam \Register_File|register~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N23
dffeas \Register_File|register~102 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~102 .is_wysiwyg = "true";
defparam \Register_File|register~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N1
dffeas \Register_File|register~70 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~70 .is_wysiwyg = "true";
defparam \Register_File|register~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneiv_lcell_comb \Register_File|register~2037 (
// Equation(s):
// \Register_File|register~2037_combout  = (\Register_File|register~2036_combout  & (((\Register_File|register~102_q )) # (!ctrl0[21]))) # (!\Register_File|register~2036_combout  & (ctrl0[21] & ((\Register_File|register~70_q ))))

	.dataa(\Register_File|register~2036_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~102_q ),
	.datad(\Register_File|register~70_q ),
	.cin(gnd),
	.combout(\Register_File|register~2037_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2037 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y53_N7
dffeas \Register_File|register~198 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~198 .is_wysiwyg = "true";
defparam \Register_File|register~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N25
dffeas \Register_File|register~134 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~134 .is_wysiwyg = "true";
defparam \Register_File|register~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
cycloneiv_lcell_comb \Register_File|register~2034 (
// Equation(s):
// \Register_File|register~2034_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~198_q )) # (!ctrl0[21] & ((\Register_File|register~134_q )))))

	.dataa(\Register_File|register~198_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~134_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2034_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2034 .lut_mask = 16'hEE30;
defparam \Register_File|register~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \Register_File|register~166 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~166 .is_wysiwyg = "true";
defparam \Register_File|register~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N27
dffeas \Register_File|register~230 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~230 .is_wysiwyg = "true";
defparam \Register_File|register~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
cycloneiv_lcell_comb \Register_File|register~2035 (
// Equation(s):
// \Register_File|register~2035_combout  = (\Register_File|register~2034_combout  & (((\Register_File|register~230_q ) # (!ctrl0[20])))) # (!\Register_File|register~2034_combout  & (\Register_File|register~166_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2034_combout ),
	.datab(\Register_File|register~166_q ),
	.datac(\Register_File|register~230_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2035_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2035 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneiv_lcell_comb \Register_File|register~2038 (
// Equation(s):
// \Register_File|register~2038_combout  = (ctrl0[22] & (((\Register_File|register~2035_combout ) # (ctrl0[23])))) # (!ctrl0[22] & (\Register_File|register~2037_combout  & ((!ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2037_combout ),
	.datac(\Register_File|register~2035_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2038_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2038 .lut_mask = 16'hAAE4;
defparam \Register_File|register~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N29
dffeas \Register_File|register~262 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~262 .is_wysiwyg = "true";
defparam \Register_File|register~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N5
dffeas \Register_File|register~294 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~294 .is_wysiwyg = "true";
defparam \Register_File|register~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneiv_lcell_comb \Register_File|register~2032 (
// Equation(s):
// \Register_File|register~2032_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~294_q ))) # (!ctrl0[20] & (\Register_File|register~262_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~262_q ),
	.datad(\Register_File|register~294_q ),
	.cin(gnd),
	.combout(\Register_File|register~2032_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2032 .lut_mask = 16'hDC98;
defparam \Register_File|register~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N19
dffeas \Register_File|register~326 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~326 .is_wysiwyg = "true";
defparam \Register_File|register~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N3
dffeas \Register_File|register~358 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~358 .is_wysiwyg = "true";
defparam \Register_File|register~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneiv_lcell_comb \Register_File|register~2033 (
// Equation(s):
// \Register_File|register~2033_combout  = (ctrl0[21] & ((\Register_File|register~2032_combout  & ((\Register_File|register~358_q ))) # (!\Register_File|register~2032_combout  & (\Register_File|register~326_q )))) # (!ctrl0[21] & 
// (\Register_File|register~2032_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2032_combout ),
	.datac(\Register_File|register~326_q ),
	.datad(\Register_File|register~358_q ),
	.cin(gnd),
	.combout(\Register_File|register~2033_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2033 .lut_mask = 16'hEC64;
defparam \Register_File|register~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N19
dffeas \Register_File|register~454 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~454 .is_wysiwyg = "true";
defparam \Register_File|register~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N31
dffeas \Register_File|register~390 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~390 .is_wysiwyg = "true";
defparam \Register_File|register~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneiv_lcell_comb \Register_File|register~2039 (
// Equation(s):
// \Register_File|register~2039_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~454_q )) # (!ctrl0[21] & ((\Register_File|register~390_q )))))

	.dataa(\Register_File|register~454_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~390_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2039_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2039 .lut_mask = 16'hEE30;
defparam \Register_File|register~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N15
dffeas \Register_File|register~486 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~486 .is_wysiwyg = "true";
defparam \Register_File|register~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \Register_File|register~422 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~422 .is_wysiwyg = "true";
defparam \Register_File|register~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneiv_lcell_comb \Register_File|register~2040 (
// Equation(s):
// \Register_File|register~2040_combout  = (\Register_File|register~2039_combout  & (((\Register_File|register~486_q )) # (!ctrl0[20]))) # (!\Register_File|register~2039_combout  & (ctrl0[20] & ((\Register_File|register~422_q ))))

	.dataa(\Register_File|register~2039_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~486_q ),
	.datad(\Register_File|register~422_q ),
	.cin(gnd),
	.combout(\Register_File|register~2040_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2040 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneiv_lcell_comb \Register_File|register~2041 (
// Equation(s):
// \Register_File|register~2041_combout  = (\Register_File|register~2038_combout  & (((\Register_File|register~2040_combout ) # (!ctrl0[23])))) # (!\Register_File|register~2038_combout  & (\Register_File|register~2033_combout  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2038_combout ),
	.datab(\Register_File|register~2033_combout ),
	.datac(\Register_File|register~2040_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2041_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2041 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N9
dffeas \Register_File|register~998 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~998 .is_wysiwyg = "true";
defparam \Register_File|register~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N9
dffeas \Register_File|register~742 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~742 .is_wysiwyg = "true";
defparam \Register_File|register~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N19
dffeas \Register_File|register~614 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~614 .is_wysiwyg = "true";
defparam \Register_File|register~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneiv_lcell_comb \Register_File|register~2049 (
// Equation(s):
// \Register_File|register~2049_combout  = (ctrl0[22] & ((\Register_File|register~742_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~614_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~742_q ),
	.datac(\Register_File|register~614_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2049_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2049 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneiv_lcell_comb \Register_File|register~2050 (
// Equation(s):
// \Register_File|register~2050_combout  = (\Register_File|register~2049_combout  & ((\Register_File|register~998_q ) # ((!ctrl0[23])))) # (!\Register_File|register~2049_combout  & (((\Register_File|register~870_q  & ctrl0[23]))))

	.dataa(\Register_File|register~998_q ),
	.datab(\Register_File|register~2049_combout ),
	.datac(\Register_File|register~870_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2050_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2050 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N1
dffeas \Register_File|register~806 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~806 .is_wysiwyg = "true";
defparam \Register_File|register~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N3
dffeas \Register_File|register~934 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~934 .is_wysiwyg = "true";
defparam \Register_File|register~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N27
dffeas \Register_File|register~550 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~550 .is_wysiwyg = "true";
defparam \Register_File|register~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N31
dffeas \Register_File|register~678 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~678 .is_wysiwyg = "true";
defparam \Register_File|register~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneiv_lcell_comb \Register_File|register~2044 (
// Equation(s):
// \Register_File|register~2044_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~678_q ))) # (!ctrl0[22] & (\Register_File|register~550_q ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~550_q ),
	.datad(\Register_File|register~678_q ),
	.cin(gnd),
	.combout(\Register_File|register~2044_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2044 .lut_mask = 16'hDC98;
defparam \Register_File|register~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2045 (
// Equation(s):
// \Register_File|register~2045_combout  = (ctrl0[23] & ((\Register_File|register~2044_combout  & ((\Register_File|register~934_q ))) # (!\Register_File|register~2044_combout  & (\Register_File|register~806_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2044_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~806_q ),
	.datac(\Register_File|register~934_q ),
	.datad(\Register_File|register~2044_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2045_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2045 .lut_mask = 16'hF588;
defparam \Register_File|register~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N7
dffeas \Register_File|register~774 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~774 .is_wysiwyg = "true";
defparam \Register_File|register~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N21
dffeas \Register_File|register~518 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~518 .is_wysiwyg = "true";
defparam \Register_File|register~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
cycloneiv_lcell_comb \Register_File|register~2046 (
// Equation(s):
// \Register_File|register~2046_combout  = (ctrl0[23] & ((\Register_File|register~774_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~518_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~774_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~518_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2046_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2046 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N1
dffeas \Register_File|register~646 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~646 .is_wysiwyg = "true";
defparam \Register_File|register~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N31
dffeas \Register_File|register~902 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~902 .is_wysiwyg = "true";
defparam \Register_File|register~902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneiv_lcell_comb \Register_File|register~2047 (
// Equation(s):
// \Register_File|register~2047_combout  = (\Register_File|register~2046_combout  & (((\Register_File|register~902_q ) # (!ctrl0[22])))) # (!\Register_File|register~2046_combout  & (\Register_File|register~646_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~2046_combout ),
	.datab(\Register_File|register~646_q ),
	.datac(\Register_File|register~902_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2047_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2047 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneiv_lcell_comb \Register_File|register~2048 (
// Equation(s):
// \Register_File|register~2048_combout  = (ctrl0[20] & ((\Register_File|register~2045_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~2047_combout  & !ctrl0[21]))))

	.dataa(\Register_File|register~2045_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2047_combout ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2048_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2048 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N29
dffeas \Register_File|register~838 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~838 .is_wysiwyg = "true";
defparam \Register_File|register~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N15
dffeas \Register_File|register~582 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~582 .is_wysiwyg = "true";
defparam \Register_File|register~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N14
cycloneiv_lcell_comb \Register_File|register~2042 (
// Equation(s):
// \Register_File|register~2042_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~838_q )) # (!ctrl0[23] & ((\Register_File|register~582_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~838_q ),
	.datac(\Register_File|register~582_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2042_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2042 .lut_mask = 16'hEE50;
defparam \Register_File|register~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N11
dffeas \Register_File|register~966 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~966 .is_wysiwyg = "true";
defparam \Register_File|register~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y50_N27
dffeas \Register_File|register~710 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~710 .is_wysiwyg = "true";
defparam \Register_File|register~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N26
cycloneiv_lcell_comb \Register_File|register~2043 (
// Equation(s):
// \Register_File|register~2043_combout  = (\Register_File|register~2042_combout  & ((\Register_File|register~966_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2042_combout  & (((\Register_File|register~710_q  & ctrl0[22]))))

	.dataa(\Register_File|register~2042_combout ),
	.datab(\Register_File|register~966_q ),
	.datac(\Register_File|register~710_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2043_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2043 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneiv_lcell_comb \Register_File|register~2051 (
// Equation(s):
// \Register_File|register~2051_combout  = (\Register_File|register~2048_combout  & ((\Register_File|register~2050_combout ) # ((!ctrl0[21])))) # (!\Register_File|register~2048_combout  & (((ctrl0[21] & \Register_File|register~2043_combout ))))

	.dataa(\Register_File|register~2050_combout ),
	.datab(\Register_File|register~2048_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2043_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2051_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2051 .lut_mask = 16'hBC8C;
defparam \Register_File|register~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneiv_lcell_comb \Register_File|output_data_A~17 (
// Equation(s):
// \Register_File|output_data_A~17_combout  = (ctrl0[24] & ((\Register_File|register~2051_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2041_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~2041_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~2041_combout ),
	.datad(\Register_File|register~2051_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~17_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~17 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N17
dffeas \Register_File|output_data_A[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[6] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneiv_lcell_comb \fioA[6] (
// Equation(s):
// fioA[6] = LCELL(\Register_File|output_data_A [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [6]),
	.cin(gnd),
	.combout(fioA[6]),
	.cout());
// synopsys translate_off
defparam \fioA[6] .lut_mask = 16'hFF00;
defparam \fioA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N19
dffeas \Register_File|register~261 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~261 .is_wysiwyg = "true";
defparam \Register_File|register~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N17
dffeas \Register_File|register~325 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~325 .is_wysiwyg = "true";
defparam \Register_File|register~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1126 (
// Equation(s):
// \Register_File|register~1126_combout  = (ctrl0[16] & (((\Register_File|register~325_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~261_q  & ((!ctrl0[15]))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~261_q ),
	.datac(\Register_File|register~325_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1126_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1126 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N19
dffeas \Register_File|register~357 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~357 .is_wysiwyg = "true";
defparam \Register_File|register~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1127 (
// Equation(s):
// \Register_File|register~1127_combout  = (\Register_File|register~1126_combout  & ((\Register_File|register~357_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1126_combout  & (((\Register_File|register~293_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1126_combout ),
	.datab(\Register_File|register~357_q ),
	.datac(\Register_File|register~293_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1127_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1127 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N21
dffeas \Register_File|register~5 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~5 .is_wysiwyg = "true";
defparam \Register_File|register~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N1
dffeas \Register_File|register~69 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~69 .is_wysiwyg = "true";
defparam \Register_File|register~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1128 (
// Equation(s):
// \Register_File|register~1128_combout  = (ctrl0[16] & (((\Register_File|register~69_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~5_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~5_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~69_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1128_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1128 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N7
dffeas \Register_File|register~37 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~37 .is_wysiwyg = "true";
defparam \Register_File|register~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \Register_File|register~101 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~101 .is_wysiwyg = "true";
defparam \Register_File|register~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1129 (
// Equation(s):
// \Register_File|register~1129_combout  = (\Register_File|register~1128_combout  & (((\Register_File|register~101_q )) # (!ctrl0[15]))) # (!\Register_File|register~1128_combout  & (ctrl0[15] & (\Register_File|register~37_q )))

	.dataa(\Register_File|register~1128_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~37_q ),
	.datad(\Register_File|register~101_q ),
	.cin(gnd),
	.combout(\Register_File|register~1129_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1129 .lut_mask = 16'hEA62;
defparam \Register_File|register~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneiv_lcell_comb \Register_File|register~1130 (
// Equation(s):
// \Register_File|register~1130_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~1127_combout )) # (!ctrl0[18] & ((\Register_File|register~1129_combout )))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1127_combout ),
	.datac(ctrl0[18]),
	.datad(\Register_File|register~1129_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1130_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1130 .lut_mask = 16'hE5E0;
defparam \Register_File|register~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N31
dffeas \Register_File|register~389 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~389 .is_wysiwyg = "true";
defparam \Register_File|register~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N17
dffeas \Register_File|register~421 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~421 .is_wysiwyg = "true";
defparam \Register_File|register~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1131 (
// Equation(s):
// \Register_File|register~1131_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~421_q ))) # (!ctrl0[15] & (\Register_File|register~389_q ))))

	.dataa(\Register_File|register~389_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~421_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1131_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1131 .lut_mask = 16'hFC22;
defparam \Register_File|register~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N19
dffeas \Register_File|register~453 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~453 .is_wysiwyg = "true";
defparam \Register_File|register~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N3
dffeas \Register_File|register~485 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~485 .is_wysiwyg = "true";
defparam \Register_File|register~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
cycloneiv_lcell_comb \Register_File|register~1132 (
// Equation(s):
// \Register_File|register~1132_combout  = (ctrl0[16] & ((\Register_File|register~1131_combout  & ((\Register_File|register~485_q ))) # (!\Register_File|register~1131_combout  & (\Register_File|register~453_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1131_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1131_combout ),
	.datac(\Register_File|register~453_q ),
	.datad(\Register_File|register~485_q ),
	.cin(gnd),
	.combout(\Register_File|register~1132_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1132 .lut_mask = 16'hEC64;
defparam \Register_File|register~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N5
dffeas \Register_File|register~197 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~197 .is_wysiwyg = "true";
defparam \Register_File|register~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N5
dffeas \Register_File|register~133 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~133 .is_wysiwyg = "true";
defparam \Register_File|register~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N9
dffeas \Register_File|register~165 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~165 .is_wysiwyg = "true";
defparam \Register_File|register~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N8
cycloneiv_lcell_comb \Register_File|register~1124 (
// Equation(s):
// \Register_File|register~1124_combout  = (ctrl0[15] & (((\Register_File|register~165_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~133_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~133_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~165_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1124_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1124 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N27
dffeas \Register_File|register~229 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~229 .is_wysiwyg = "true";
defparam \Register_File|register~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
cycloneiv_lcell_comb \Register_File|register~1125 (
// Equation(s):
// \Register_File|register~1125_combout  = (\Register_File|register~1124_combout  & (((\Register_File|register~229_q ) # (!ctrl0[16])))) # (!\Register_File|register~1124_combout  & (\Register_File|register~197_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~197_q ),
	.datab(\Register_File|register~1124_combout ),
	.datac(\Register_File|register~229_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1125_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1125 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneiv_lcell_comb \Register_File|register~1133 (
// Equation(s):
// \Register_File|register~1133_combout  = (\Register_File|register~1130_combout  & ((\Register_File|register~1132_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1130_combout  & (((ctrl0[17] & \Register_File|register~1125_combout ))))

	.dataa(\Register_File|register~1130_combout ),
	.datab(\Register_File|register~1132_combout ),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1125_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1133_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1133 .lut_mask = 16'hDA8A;
defparam \Register_File|register~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N23
dffeas \Register_File|register~965 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~965 .is_wysiwyg = "true";
defparam \Register_File|register~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N3
dffeas \Register_File|register~581 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~581 .is_wysiwyg = "true";
defparam \Register_File|register~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N1
dffeas \Register_File|register~709 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~709 .is_wysiwyg = "true";
defparam \Register_File|register~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1136 (
// Equation(s):
// \Register_File|register~1136_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~709_q ))) # (!ctrl0[17] & (\Register_File|register~581_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~581_q ),
	.datac(\Register_File|register~709_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1136_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1136 .lut_mask = 16'hFA44;
defparam \Register_File|register~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N9
dffeas \Register_File|register~837 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~837 .is_wysiwyg = "true";
defparam \Register_File|register~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1137 (
// Equation(s):
// \Register_File|register~1137_combout  = (\Register_File|register~1136_combout  & ((\Register_File|register~965_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1136_combout  & (((\Register_File|register~837_q  & ctrl0[18]))))

	.dataa(\Register_File|register~965_q ),
	.datab(\Register_File|register~1136_combout ),
	.datac(\Register_File|register~837_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1137_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1137 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N23
dffeas \Register_File|register~901 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~901 .is_wysiwyg = "true";
defparam \Register_File|register~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N13
dffeas \Register_File|register~645 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~645 .is_wysiwyg = "true";
defparam \Register_File|register~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N15
dffeas \Register_File|register~517 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~517 .is_wysiwyg = "true";
defparam \Register_File|register~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N12
cycloneiv_lcell_comb \Register_File|register~1138 (
// Equation(s):
// \Register_File|register~1138_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~645_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~517_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~645_q ),
	.datad(\Register_File|register~517_q ),
	.cin(gnd),
	.combout(\Register_File|register~1138_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1138 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N13
dffeas \Register_File|register~773 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~773 .is_wysiwyg = "true";
defparam \Register_File|register~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1139 (
// Equation(s):
// \Register_File|register~1139_combout  = (\Register_File|register~1138_combout  & ((\Register_File|register~901_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1138_combout  & (((\Register_File|register~773_q  & ctrl0[18]))))

	.dataa(\Register_File|register~901_q ),
	.datab(\Register_File|register~1138_combout ),
	.datac(\Register_File|register~773_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1139_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1139 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneiv_lcell_comb \Register_File|register~1140 (
// Equation(s):
// \Register_File|register~1140_combout  = (ctrl0[16] & ((\Register_File|register~1137_combout ) # ((ctrl0[15])))) # (!ctrl0[16] & (((!ctrl0[15] & \Register_File|register~1139_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1137_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1139_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1140_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1140 .lut_mask = 16'hADA8;
defparam \Register_File|register~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N23
dffeas \Register_File|register~677 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~677 .is_wysiwyg = "true";
defparam \Register_File|register~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \Register_File|register~933 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~933 .is_wysiwyg = "true";
defparam \Register_File|register~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N31
dffeas \Register_File|register~805 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~805 .is_wysiwyg = "true";
defparam \Register_File|register~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N21
dffeas \Register_File|register~549 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~549 .is_wysiwyg = "true";
defparam \Register_File|register~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneiv_lcell_comb \Register_File|register~1134 (
// Equation(s):
// \Register_File|register~1134_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~805_q )) # (!ctrl0[18] & ((\Register_File|register~549_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~805_q ),
	.datad(\Register_File|register~549_q ),
	.cin(gnd),
	.combout(\Register_File|register~1134_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1134 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneiv_lcell_comb \Register_File|register~1135 (
// Equation(s):
// \Register_File|register~1135_combout  = (ctrl0[17] & ((\Register_File|register~1134_combout  & ((\Register_File|register~933_q ))) # (!\Register_File|register~1134_combout  & (\Register_File|register~677_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1134_combout ))))

	.dataa(\Register_File|register~677_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~933_q ),
	.datad(\Register_File|register~1134_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1135_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1135 .lut_mask = 16'hF388;
defparam \Register_File|register~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \Register_File|register~997 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~997 .is_wysiwyg = "true";
defparam \Register_File|register~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N25
dffeas \Register_File|register~741 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~741 .is_wysiwyg = "true";
defparam \Register_File|register~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N21
dffeas \Register_File|register~613 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~613 .is_wysiwyg = "true";
defparam \Register_File|register~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N1
dffeas \Register_File|register~869 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~869 .is_wysiwyg = "true";
defparam \Register_File|register~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
cycloneiv_lcell_comb \Register_File|register~1141 (
// Equation(s):
// \Register_File|register~1141_combout  = (ctrl0[18] & (((\Register_File|register~869_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~613_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~613_q ),
	.datac(\Register_File|register~869_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1141_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1141 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneiv_lcell_comb \Register_File|register~1142 (
// Equation(s):
// \Register_File|register~1142_combout  = (\Register_File|register~1141_combout  & ((\Register_File|register~997_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1141_combout  & (((\Register_File|register~741_q  & ctrl0[17]))))

	.dataa(\Register_File|register~997_q ),
	.datab(\Register_File|register~741_q ),
	.datac(\Register_File|register~1141_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1142_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1142 .lut_mask = 16'hACF0;
defparam \Register_File|register~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneiv_lcell_comb \Register_File|register~1143 (
// Equation(s):
// \Register_File|register~1143_combout  = (ctrl0[15] & ((\Register_File|register~1140_combout  & ((\Register_File|register~1142_combout ))) # (!\Register_File|register~1140_combout  & (\Register_File|register~1135_combout )))) # (!ctrl0[15] & 
// (\Register_File|register~1140_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1140_combout ),
	.datac(\Register_File|register~1135_combout ),
	.datad(\Register_File|register~1142_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1143_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1143 .lut_mask = 16'hEC64;
defparam \Register_File|register~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneiv_lcell_comb \Register_File|output_data_B~6 (
// Equation(s):
// \Register_File|output_data_B~6_combout  = (ctrl0[19] & ((\Register_File|register~1143_combout ) # ((\Register_File|register~1133_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1133_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1133_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1143_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~6 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \Register_File|output_data_B[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~6_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[5] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneiv_lcell_comb \fioB[5] (
// Equation(s):
// fioB[5] = LCELL(\Register_File|output_data_B [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[5]),
	.cout());
// synopsys translate_off
defparam \fioB[5] .lut_mask = 16'hF0F0;
defparam \fioB[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneiv_lcell_comb \dataOut_M1[5] (
// Equation(s):
// dataOut_M1[5] = LCELL((ctrl1[8] & ((dataOut_Imm[5]))) # (!ctrl1[8] & (fioB[5])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[5]),
	.datad(dataOut_Imm[5]),
	.cin(gnd),
	.combout(dataOut_M1[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[5] .lut_mask = 16'hFA50;
defparam \dataOut_M1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneiv_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = ctrl1[6] $ (dataOut_M1[5])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[5]),
	.cin(gnd),
	.combout(\ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h55AA;
defparam \ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N13
dffeas \Register_File|register~36 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~36 .is_wysiwyg = "true";
defparam \Register_File|register~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneiv_lcell_comb \Register_File|register~2076 (
// Equation(s):
// \Register_File|register~2076_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~36_q ))) # (!ctrl0[20] & (\Register_File|register~4_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~4_q ),
	.datad(\Register_File|register~36_q ),
	.cin(gnd),
	.combout(\Register_File|register~2076_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2076 .lut_mask = 16'hDC98;
defparam \Register_File|register~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N21
dffeas \Register_File|register~68 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~68 .is_wysiwyg = "true";
defparam \Register_File|register~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N3
dffeas \Register_File|register~100 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~100 .is_wysiwyg = "true";
defparam \Register_File|register~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2077 (
// Equation(s):
// \Register_File|register~2077_combout  = (\Register_File|register~2076_combout  & (((\Register_File|register~100_q ) # (!ctrl0[21])))) # (!\Register_File|register~2076_combout  & (\Register_File|register~68_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~2076_combout ),
	.datab(\Register_File|register~68_q ),
	.datac(\Register_File|register~100_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2077_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2077 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N27
dffeas \Register_File|register~132 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~132 .is_wysiwyg = "true";
defparam \Register_File|register~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N17
dffeas \Register_File|register~196 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~196 .is_wysiwyg = "true";
defparam \Register_File|register~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
cycloneiv_lcell_comb \Register_File|register~2074 (
// Equation(s):
// \Register_File|register~2074_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~196_q ))) # (!ctrl0[21] & (\Register_File|register~132_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~132_q ),
	.datad(\Register_File|register~196_q ),
	.cin(gnd),
	.combout(\Register_File|register~2074_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2074 .lut_mask = 16'hDC98;
defparam \Register_File|register~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N21
dffeas \Register_File|register~164 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~164 .is_wysiwyg = "true";
defparam \Register_File|register~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N11
dffeas \Register_File|register~228 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~228 .is_wysiwyg = "true";
defparam \Register_File|register~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
cycloneiv_lcell_comb \Register_File|register~2075 (
// Equation(s):
// \Register_File|register~2075_combout  = (\Register_File|register~2074_combout  & (((\Register_File|register~228_q ) # (!ctrl0[20])))) # (!\Register_File|register~2074_combout  & (\Register_File|register~164_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2074_combout ),
	.datab(\Register_File|register~164_q ),
	.datac(\Register_File|register~228_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2075_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2075 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2078 (
// Equation(s):
// \Register_File|register~2078_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~2075_combout ))) # (!ctrl0[22] & (\Register_File|register~2077_combout ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2077_combout ),
	.datad(\Register_File|register~2075_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2078_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2078 .lut_mask = 16'hDC98;
defparam \Register_File|register~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N17
dffeas \Register_File|register~452 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~452 .is_wysiwyg = "true";
defparam \Register_File|register~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N25
dffeas \Register_File|register~388 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~388 .is_wysiwyg = "true";
defparam \Register_File|register~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneiv_lcell_comb \Register_File|register~2079 (
// Equation(s):
// \Register_File|register~2079_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~452_q )) # (!ctrl0[21] & ((\Register_File|register~388_q )))))

	.dataa(\Register_File|register~452_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~388_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2079_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2079 .lut_mask = 16'hEE30;
defparam \Register_File|register~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \Register_File|register~484 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~484 .is_wysiwyg = "true";
defparam \Register_File|register~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y50_N11
dffeas \Register_File|register~420 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~420 .is_wysiwyg = "true";
defparam \Register_File|register~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneiv_lcell_comb \Register_File|register~2080 (
// Equation(s):
// \Register_File|register~2080_combout  = (ctrl0[20] & ((\Register_File|register~2079_combout  & (\Register_File|register~484_q )) # (!\Register_File|register~2079_combout  & ((\Register_File|register~420_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~2079_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2079_combout ),
	.datac(\Register_File|register~484_q ),
	.datad(\Register_File|register~420_q ),
	.cin(gnd),
	.combout(\Register_File|register~2080_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2080 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N25
dffeas \Register_File|register~260 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~260 .is_wysiwyg = "true";
defparam \Register_File|register~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N9
dffeas \Register_File|register~292 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~292 .is_wysiwyg = "true";
defparam \Register_File|register~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N24
cycloneiv_lcell_comb \Register_File|register~2072 (
// Equation(s):
// \Register_File|register~2072_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~292_q ))) # (!ctrl0[20] & (\Register_File|register~260_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~260_q ),
	.datad(\Register_File|register~292_q ),
	.cin(gnd),
	.combout(\Register_File|register~2072_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2072 .lut_mask = 16'hDC98;
defparam \Register_File|register~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N17
dffeas \Register_File|register~324 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~324 .is_wysiwyg = "true";
defparam \Register_File|register~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N5
dffeas \Register_File|register~356 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~356 .is_wysiwyg = "true";
defparam \Register_File|register~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneiv_lcell_comb \Register_File|register~2073 (
// Equation(s):
// \Register_File|register~2073_combout  = (ctrl0[21] & ((\Register_File|register~2072_combout  & ((\Register_File|register~356_q ))) # (!\Register_File|register~2072_combout  & (\Register_File|register~324_q )))) # (!ctrl0[21] & 
// (\Register_File|register~2072_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2072_combout ),
	.datac(\Register_File|register~324_q ),
	.datad(\Register_File|register~356_q ),
	.cin(gnd),
	.combout(\Register_File|register~2073_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2073 .lut_mask = 16'hEC64;
defparam \Register_File|register~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
cycloneiv_lcell_comb \Register_File|register~2081 (
// Equation(s):
// \Register_File|register~2081_combout  = (ctrl0[23] & ((\Register_File|register~2078_combout  & (\Register_File|register~2080_combout )) # (!\Register_File|register~2078_combout  & ((\Register_File|register~2073_combout ))))) # (!ctrl0[23] & 
// (\Register_File|register~2078_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2078_combout ),
	.datac(\Register_File|register~2080_combout ),
	.datad(\Register_File|register~2073_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2081_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2081 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N17
dffeas \Register_File|register~964 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~964 .is_wysiwyg = "true";
defparam \Register_File|register~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N9
dffeas \Register_File|register~836 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~836 .is_wysiwyg = "true";
defparam \Register_File|register~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N11
dffeas \Register_File|register~580 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~580 .is_wysiwyg = "true";
defparam \Register_File|register~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N10
cycloneiv_lcell_comb \Register_File|register~2082 (
// Equation(s):
// \Register_File|register~2082_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~836_q )) # (!ctrl0[23] & ((\Register_File|register~580_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~836_q ),
	.datac(\Register_File|register~580_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2082_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2082 .lut_mask = 16'hEE50;
defparam \Register_File|register~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N29
dffeas \Register_File|register~708 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~708 .is_wysiwyg = "true";
defparam \Register_File|register~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N28
cycloneiv_lcell_comb \Register_File|register~2083 (
// Equation(s):
// \Register_File|register~2083_combout  = (\Register_File|register~2082_combout  & ((\Register_File|register~964_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2082_combout  & (((\Register_File|register~708_q  & ctrl0[22]))))

	.dataa(\Register_File|register~964_q ),
	.datab(\Register_File|register~2082_combout ),
	.datac(\Register_File|register~708_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2083_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2083 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N27
dffeas \Register_File|register~996 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~996 .is_wysiwyg = "true";
defparam \Register_File|register~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N27
dffeas \Register_File|register~868 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~868 .is_wysiwyg = "true";
defparam \Register_File|register~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \Register_File|register~612 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~612 .is_wysiwyg = "true";
defparam \Register_File|register~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N29
dffeas \Register_File|register~740 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~740 .is_wysiwyg = "true";
defparam \Register_File|register~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneiv_lcell_comb \Register_File|register~2089 (
// Equation(s):
// \Register_File|register~2089_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~740_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~612_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~612_q ),
	.datad(\Register_File|register~740_q ),
	.cin(gnd),
	.combout(\Register_File|register~2089_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2089 .lut_mask = 16'hBA98;
defparam \Register_File|register~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2090 (
// Equation(s):
// \Register_File|register~2090_combout  = (ctrl0[23] & ((\Register_File|register~2089_combout  & (\Register_File|register~996_q )) # (!\Register_File|register~2089_combout  & ((\Register_File|register~868_q ))))) # (!ctrl0[23] & 
// (((\Register_File|register~2089_combout ))))

	.dataa(\Register_File|register~996_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~868_q ),
	.datad(\Register_File|register~2089_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2090_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2090 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \Register_File|register~644 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~644 .is_wysiwyg = "true";
defparam \Register_File|register~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \Register_File|register~900 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~900 .is_wysiwyg = "true";
defparam \Register_File|register~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N31
dffeas \Register_File|register~772 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~772 .is_wysiwyg = "true";
defparam \Register_File|register~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N29
dffeas \Register_File|register~516 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~516 .is_wysiwyg = "true";
defparam \Register_File|register~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
cycloneiv_lcell_comb \Register_File|register~2086 (
// Equation(s):
// \Register_File|register~2086_combout  = (ctrl0[23] & ((\Register_File|register~772_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~516_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~772_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~516_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2086_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2086 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneiv_lcell_comb \Register_File|register~2087 (
// Equation(s):
// \Register_File|register~2087_combout  = (ctrl0[22] & ((\Register_File|register~2086_combout  & ((\Register_File|register~900_q ))) # (!\Register_File|register~2086_combout  & (\Register_File|register~644_q )))) # (!ctrl0[22] & 
// (((\Register_File|register~2086_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~644_q ),
	.datac(\Register_File|register~900_q ),
	.datad(\Register_File|register~2086_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2087_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2087 .lut_mask = 16'hF588;
defparam \Register_File|register~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N11
dffeas \Register_File|register~804 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~804 .is_wysiwyg = "true";
defparam \Register_File|register~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N3
dffeas \Register_File|register~548 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~548 .is_wysiwyg = "true";
defparam \Register_File|register~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N9
dffeas \Register_File|register~676 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~676 .is_wysiwyg = "true";
defparam \Register_File|register~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneiv_lcell_comb \Register_File|register~2084 (
// Equation(s):
// \Register_File|register~2084_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~676_q ))) # (!ctrl0[22] & (\Register_File|register~548_q ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~548_q ),
	.datad(\Register_File|register~676_q ),
	.cin(gnd),
	.combout(\Register_File|register~2084_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2084 .lut_mask = 16'hDC98;
defparam \Register_File|register~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N21
dffeas \Register_File|register~932 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~932 .is_wysiwyg = "true";
defparam \Register_File|register~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneiv_lcell_comb \Register_File|register~2085 (
// Equation(s):
// \Register_File|register~2085_combout  = (\Register_File|register~2084_combout  & (((\Register_File|register~932_q ) # (!ctrl0[23])))) # (!\Register_File|register~2084_combout  & (\Register_File|register~804_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~804_q ),
	.datab(\Register_File|register~2084_combout ),
	.datac(\Register_File|register~932_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2085_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2085 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
cycloneiv_lcell_comb \Register_File|register~2088 (
// Equation(s):
// \Register_File|register~2088_combout  = (ctrl0[20] & (((ctrl0[21]) # (\Register_File|register~2085_combout )))) # (!ctrl0[20] & (\Register_File|register~2087_combout  & (!ctrl0[21])))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2087_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2085_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2088_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2088 .lut_mask = 16'hAEA4;
defparam \Register_File|register~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
cycloneiv_lcell_comb \Register_File|register~2091 (
// Equation(s):
// \Register_File|register~2091_combout  = (ctrl0[21] & ((\Register_File|register~2088_combout  & ((\Register_File|register~2090_combout ))) # (!\Register_File|register~2088_combout  & (\Register_File|register~2083_combout )))) # (!ctrl0[21] & 
// (((\Register_File|register~2088_combout ))))

	.dataa(\Register_File|register~2083_combout ),
	.datab(\Register_File|register~2090_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2088_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2091_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2091 .lut_mask = 16'hCFA0;
defparam \Register_File|register~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneiv_lcell_comb \Register_File|output_data_A~19 (
// Equation(s):
// \Register_File|output_data_A~19_combout  = (ctrl0[24] & ((\Register_File|register~2091_combout ) # ((\Register_File|register~2081_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~2081_combout  & 
// ((\Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2081_combout ),
	.datac(\Register_File|register~2091_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~19_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~19 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N9
dffeas \Register_File|output_data_A[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_A~19_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[4] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneiv_lcell_comb \fioA[4] (
// Equation(s):
// fioA[4] = LCELL(\Register_File|output_data_A [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_A [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioA[4]),
	.cout());
// synopsys translate_off
defparam \fioA[4] .lut_mask = 16'hF0F0;
defparam \fioA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N5
dffeas \Register_File|register~451 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~451 .is_wysiwyg = "true";
defparam \Register_File|register~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \Register_File|register~483 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~483 .is_wysiwyg = "true";
defparam \Register_File|register~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N15
dffeas \Register_File|register~387 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~387 .is_wysiwyg = "true";
defparam \Register_File|register~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N7
dffeas \Register_File|register~419 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~419 .is_wysiwyg = "true";
defparam \Register_File|register~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
cycloneiv_lcell_comb \Register_File|register~2099 (
// Equation(s):
// \Register_File|register~2099_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~419_q ))) # (!ctrl0[20] & (\Register_File|register~387_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~387_q ),
	.datad(\Register_File|register~419_q ),
	.cin(gnd),
	.combout(\Register_File|register~2099_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2099 .lut_mask = 16'hDC98;
defparam \Register_File|register~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneiv_lcell_comb \Register_File|register~2100 (
// Equation(s):
// \Register_File|register~2100_combout  = (ctrl0[21] & ((\Register_File|register~2099_combout  & ((\Register_File|register~483_q ))) # (!\Register_File|register~2099_combout  & (\Register_File|register~451_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2099_combout ))))

	.dataa(\Register_File|register~451_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~483_q ),
	.datad(\Register_File|register~2099_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2100_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2100 .lut_mask = 16'hF388;
defparam \Register_File|register~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N1
dffeas \Register_File|register~323 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~323 .is_wysiwyg = "true";
defparam \Register_File|register~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \Register_File|register~259 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~259 .is_wysiwyg = "true";
defparam \Register_File|register~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneiv_lcell_comb \Register_File|register~2094 (
// Equation(s):
// \Register_File|register~2094_combout  = (ctrl0[21] & ((\Register_File|register~323_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~259_q  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~323_q ),
	.datac(\Register_File|register~259_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2094_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2094 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N9
dffeas \Register_File|register~291 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~291 .is_wysiwyg = "true";
defparam \Register_File|register~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N23
dffeas \Register_File|register~355 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~355 .is_wysiwyg = "true";
defparam \Register_File|register~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneiv_lcell_comb \Register_File|register~2095 (
// Equation(s):
// \Register_File|register~2095_combout  = (\Register_File|register~2094_combout  & (((\Register_File|register~355_q ) # (!ctrl0[20])))) # (!\Register_File|register~2094_combout  & (\Register_File|register~291_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2094_combout ),
	.datab(\Register_File|register~291_q ),
	.datac(\Register_File|register~355_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2095_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2095 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N27
dffeas \Register_File|register~35 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~35 .is_wysiwyg = "true";
defparam \Register_File|register~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N7
dffeas \Register_File|register~99 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~99 .is_wysiwyg = "true";
defparam \Register_File|register~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N17
dffeas \Register_File|register~3 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~3 .is_wysiwyg = "true";
defparam \Register_File|register~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \Register_File|register~67 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~67 .is_wysiwyg = "true";
defparam \Register_File|register~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
cycloneiv_lcell_comb \Register_File|register~2096 (
// Equation(s):
// \Register_File|register~2096_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~67_q ))) # (!ctrl0[21] & (\Register_File|register~3_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~3_q ),
	.datad(\Register_File|register~67_q ),
	.cin(gnd),
	.combout(\Register_File|register~2096_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2096 .lut_mask = 16'hDC98;
defparam \Register_File|register~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneiv_lcell_comb \Register_File|register~2097 (
// Equation(s):
// \Register_File|register~2097_combout  = (ctrl0[20] & ((\Register_File|register~2096_combout  & ((\Register_File|register~99_q ))) # (!\Register_File|register~2096_combout  & (\Register_File|register~35_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2096_combout ))))

	.dataa(\Register_File|register~35_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~99_q ),
	.datad(\Register_File|register~2096_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2097_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2097 .lut_mask = 16'hF388;
defparam \Register_File|register~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2098 (
// Equation(s):
// \Register_File|register~2098_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~2095_combout )) # (!ctrl0[23] & ((\Register_File|register~2097_combout )))))

	.dataa(\Register_File|register~2095_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2097_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2098_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2098 .lut_mask = 16'hEE30;
defparam \Register_File|register~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N19
dffeas \Register_File|register~227 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~227 .is_wysiwyg = "true";
defparam \Register_File|register~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N1
dffeas \Register_File|register~163 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~163 .is_wysiwyg = "true";
defparam \Register_File|register~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N9
dffeas \Register_File|register~131 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~131 .is_wysiwyg = "true";
defparam \Register_File|register~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneiv_lcell_comb \Register_File|register~2092 (
// Equation(s):
// \Register_File|register~2092_combout  = (ctrl0[20] & ((\Register_File|register~163_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~131_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~163_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~131_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2092_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2092 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
cycloneiv_lcell_comb \Register_File|register~2093 (
// Equation(s):
// \Register_File|register~2093_combout  = (ctrl0[21] & ((\Register_File|register~2092_combout  & (\Register_File|register~227_q )) # (!\Register_File|register~2092_combout  & ((\Register_File|register~195_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2092_combout ))))

	.dataa(\Register_File|register~227_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~195_q ),
	.datad(\Register_File|register~2092_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2093_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2093 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneiv_lcell_comb \Register_File|register~2101 (
// Equation(s):
// \Register_File|register~2101_combout  = (ctrl0[22] & ((\Register_File|register~2098_combout  & (\Register_File|register~2100_combout )) # (!\Register_File|register~2098_combout  & ((\Register_File|register~2093_combout ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2098_combout ))))

	.dataa(\Register_File|register~2100_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2098_combout ),
	.datad(\Register_File|register~2093_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2101_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2101 .lut_mask = 16'hBCB0;
defparam \Register_File|register~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N13
dffeas \Register_File|register~835 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~835 .is_wysiwyg = "true";
defparam \Register_File|register~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y51_N15
dffeas \Register_File|register~963 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~963 .is_wysiwyg = "true";
defparam \Register_File|register~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N11
dffeas \Register_File|register~579 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~579 .is_wysiwyg = "true";
defparam \Register_File|register~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N29
dffeas \Register_File|register~707 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~707 .is_wysiwyg = "true";
defparam \Register_File|register~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N10
cycloneiv_lcell_comb \Register_File|register~2104 (
// Equation(s):
// \Register_File|register~2104_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~707_q ))) # (!ctrl0[22] & (\Register_File|register~579_q ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~579_q ),
	.datad(\Register_File|register~707_q ),
	.cin(gnd),
	.combout(\Register_File|register~2104_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2104 .lut_mask = 16'hDC98;
defparam \Register_File|register~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N14
cycloneiv_lcell_comb \Register_File|register~2105 (
// Equation(s):
// \Register_File|register~2105_combout  = (ctrl0[23] & ((\Register_File|register~2104_combout  & ((\Register_File|register~963_q ))) # (!\Register_File|register~2104_combout  & (\Register_File|register~835_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2104_combout ))))

	.dataa(\Register_File|register~835_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~963_q ),
	.datad(\Register_File|register~2104_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2105_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2105 .lut_mask = 16'hF388;
defparam \Register_File|register~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N9
dffeas \Register_File|register~771 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~771 .is_wysiwyg = "true";
defparam \Register_File|register~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \Register_File|register~643 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~643 .is_wysiwyg = "true";
defparam \Register_File|register~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N9
dffeas \Register_File|register~515 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~515 .is_wysiwyg = "true";
defparam \Register_File|register~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N8
cycloneiv_lcell_comb \Register_File|register~2106 (
// Equation(s):
// \Register_File|register~2106_combout  = (ctrl0[22] & ((\Register_File|register~643_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~515_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~643_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~515_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2106_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2106 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \Register_File|register~899 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~899 .is_wysiwyg = "true";
defparam \Register_File|register~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneiv_lcell_comb \Register_File|register~2107 (
// Equation(s):
// \Register_File|register~2107_combout  = (\Register_File|register~2106_combout  & (((\Register_File|register~899_q ) # (!ctrl0[23])))) # (!\Register_File|register~2106_combout  & (\Register_File|register~771_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~771_q ),
	.datab(\Register_File|register~2106_combout ),
	.datac(\Register_File|register~899_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2107_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2107 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneiv_lcell_comb \Register_File|register~2108 (
// Equation(s):
// \Register_File|register~2108_combout  = (ctrl0[21] & ((\Register_File|register~2105_combout ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~2107_combout  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2105_combout ),
	.datac(\Register_File|register~2107_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2108_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2108 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N1
dffeas \Register_File|register~995 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~995 .is_wysiwyg = "true";
defparam \Register_File|register~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N1
dffeas \Register_File|register~739 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~739 .is_wysiwyg = "true";
defparam \Register_File|register~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N9
dffeas \Register_File|register~867 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~867 .is_wysiwyg = "true";
defparam \Register_File|register~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N19
dffeas \Register_File|register~611 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~611 .is_wysiwyg = "true";
defparam \Register_File|register~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneiv_lcell_comb \Register_File|register~2109 (
// Equation(s):
// \Register_File|register~2109_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~867_q )) # (!ctrl0[23] & ((\Register_File|register~611_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~867_q ),
	.datac(\Register_File|register~611_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2109_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2109 .lut_mask = 16'hEE50;
defparam \Register_File|register~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneiv_lcell_comb \Register_File|register~2110 (
// Equation(s):
// \Register_File|register~2110_combout  = (ctrl0[22] & ((\Register_File|register~2109_combout  & (\Register_File|register~995_q )) # (!\Register_File|register~2109_combout  & ((\Register_File|register~739_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2109_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~995_q ),
	.datac(\Register_File|register~739_q ),
	.datad(\Register_File|register~2109_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2110_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2110 .lut_mask = 16'hDDA0;
defparam \Register_File|register~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \Register_File|register~547 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~547 .is_wysiwyg = "true";
defparam \Register_File|register~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N29
dffeas \Register_File|register~803 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~803 .is_wysiwyg = "true";
defparam \Register_File|register~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneiv_lcell_comb \Register_File|register~2102 (
// Equation(s):
// \Register_File|register~2102_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~803_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~547_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~547_q ),
	.datad(\Register_File|register~803_q ),
	.cin(gnd),
	.combout(\Register_File|register~2102_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2102 .lut_mask = 16'hBA98;
defparam \Register_File|register~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N19
dffeas \Register_File|register~931 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~931 .is_wysiwyg = "true";
defparam \Register_File|register~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N1
dffeas \Register_File|register~675 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~675 .is_wysiwyg = "true";
defparam \Register_File|register~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneiv_lcell_comb \Register_File|register~2103 (
// Equation(s):
// \Register_File|register~2103_combout  = (\Register_File|register~2102_combout  & ((\Register_File|register~931_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2102_combout  & (((\Register_File|register~675_q  & ctrl0[22]))))

	.dataa(\Register_File|register~2102_combout ),
	.datab(\Register_File|register~931_q ),
	.datac(\Register_File|register~675_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2103_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2103 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneiv_lcell_comb \Register_File|register~2111 (
// Equation(s):
// \Register_File|register~2111_combout  = (\Register_File|register~2108_combout  & (((\Register_File|register~2110_combout )) # (!ctrl0[20]))) # (!\Register_File|register~2108_combout  & (ctrl0[20] & ((\Register_File|register~2103_combout ))))

	.dataa(\Register_File|register~2108_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2110_combout ),
	.datad(\Register_File|register~2103_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2111_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2111 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneiv_lcell_comb \Register_File|output_data_A~20 (
// Equation(s):
// \Register_File|output_data_A~20_combout  = (ctrl0[24] & ((\Register_File|register~2111_combout ) # ((\Register_File|register~2101_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~2101_combout  & 
// ((\Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2101_combout ),
	.datac(\Register_File|register~2111_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~20_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~20 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N19
dffeas \Register_File|output_data_A[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[3] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneiv_lcell_comb \fioA[3] (
// Equation(s):
// fioA[3] = LCELL(\Register_File|output_data_A [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [3]),
	.cin(gnd),
	.combout(fioA[3]),
	.cout());
// synopsys translate_off
defparam \fioA[3] .lut_mask = 16'hFF00;
defparam \fioA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneiv_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = ctrl1[6] $ (dataOut_M1[3])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[3]),
	.cin(gnd),
	.combout(\ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h55AA;
defparam \ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \Register_File|register~738 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~738 .is_wysiwyg = "true";
defparam \Register_File|register~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \Register_File|register~610 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~610 .is_wysiwyg = "true";
defparam \Register_File|register~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1081 (
// Equation(s):
// \Register_File|register~1081_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~738_q )) # (!ctrl0[17] & ((\Register_File|register~610_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~738_q ),
	.datad(\Register_File|register~610_q ),
	.cin(gnd),
	.combout(\Register_File|register~1081_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1081 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N15
dffeas \Register_File|register~866 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~866 .is_wysiwyg = "true";
defparam \Register_File|register~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N13
dffeas \Register_File|register~994 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~994 .is_wysiwyg = "true";
defparam \Register_File|register~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1082 (
// Equation(s):
// \Register_File|register~1082_combout  = (\Register_File|register~1081_combout  & (((\Register_File|register~994_q ) # (!ctrl0[18])))) # (!\Register_File|register~1081_combout  & (\Register_File|register~866_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1081_combout ),
	.datab(\Register_File|register~866_q ),
	.datac(\Register_File|register~994_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1082_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1082 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N17
dffeas \Register_File|register~706 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~706 .is_wysiwyg = "true";
defparam \Register_File|register~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y47_N19
dffeas \Register_File|register~962 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~962 .is_wysiwyg = "true";
defparam \Register_File|register~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N31
dffeas \Register_File|register~578 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~578 .is_wysiwyg = "true";
defparam \Register_File|register~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N25
dffeas \Register_File|register~834 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~834 .is_wysiwyg = "true";
defparam \Register_File|register~834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1074 (
// Equation(s):
// \Register_File|register~1074_combout  = (ctrl0[18] & (((\Register_File|register~834_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~578_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~578_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~834_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1074_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1074 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1075 (
// Equation(s):
// \Register_File|register~1075_combout  = (ctrl0[17] & ((\Register_File|register~1074_combout  & ((\Register_File|register~962_q ))) # (!\Register_File|register~1074_combout  & (\Register_File|register~706_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1074_combout ))))

	.dataa(\Register_File|register~706_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~962_q ),
	.datad(\Register_File|register~1074_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1075_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1075 .lut_mask = 16'hF388;
defparam \Register_File|register~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \Register_File|register~898 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~898 .is_wysiwyg = "true";
defparam \Register_File|register~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \Register_File|register~642 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~642 .is_wysiwyg = "true";
defparam \Register_File|register~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N5
dffeas \Register_File|register~770 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~770 .is_wysiwyg = "true";
defparam \Register_File|register~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N3
dffeas \Register_File|register~514 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~514 .is_wysiwyg = "true";
defparam \Register_File|register~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1078 (
// Equation(s):
// \Register_File|register~1078_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~770_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~514_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~770_q ),
	.datad(\Register_File|register~514_q ),
	.cin(gnd),
	.combout(\Register_File|register~1078_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1078 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1079 (
// Equation(s):
// \Register_File|register~1079_combout  = (ctrl0[17] & ((\Register_File|register~1078_combout  & (\Register_File|register~898_q )) # (!\Register_File|register~1078_combout  & ((\Register_File|register~642_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1078_combout ))))

	.dataa(\Register_File|register~898_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~642_q ),
	.datad(\Register_File|register~1078_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1079_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1079 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N3
dffeas \Register_File|register~674 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~674 .is_wysiwyg = "true";
defparam \Register_File|register~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \Register_File|register~546 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~546 .is_wysiwyg = "true";
defparam \Register_File|register~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneiv_lcell_comb \Register_File|register~1076 (
// Equation(s):
// \Register_File|register~1076_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~674_q )) # (!ctrl0[17] & ((\Register_File|register~546_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~674_q ),
	.datad(\Register_File|register~546_q ),
	.cin(gnd),
	.combout(\Register_File|register~1076_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1076 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N23
dffeas \Register_File|register~802 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~802 .is_wysiwyg = "true";
defparam \Register_File|register~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N1
dffeas \Register_File|register~930 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~930 .is_wysiwyg = "true";
defparam \Register_File|register~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1077 (
// Equation(s):
// \Register_File|register~1077_combout  = (\Register_File|register~1076_combout  & (((\Register_File|register~930_q )) # (!ctrl0[18]))) # (!\Register_File|register~1076_combout  & (ctrl0[18] & (\Register_File|register~802_q )))

	.dataa(\Register_File|register~1076_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~802_q ),
	.datad(\Register_File|register~930_q ),
	.cin(gnd),
	.combout(\Register_File|register~1077_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1077 .lut_mask = 16'hEA62;
defparam \Register_File|register~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneiv_lcell_comb \Register_File|register~1080 (
// Equation(s):
// \Register_File|register~1080_combout  = (ctrl0[15] & (((ctrl0[16]) # (\Register_File|register~1077_combout )))) # (!ctrl0[15] & (\Register_File|register~1079_combout  & (!ctrl0[16])))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1079_combout ),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1077_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1080_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1080 .lut_mask = 16'hAEA4;
defparam \Register_File|register~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneiv_lcell_comb \Register_File|register~1083 (
// Equation(s):
// \Register_File|register~1083_combout  = (ctrl0[16] & ((\Register_File|register~1080_combout  & (\Register_File|register~1082_combout )) # (!\Register_File|register~1080_combout  & ((\Register_File|register~1075_combout ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1080_combout ))))

	.dataa(\Register_File|register~1082_combout ),
	.datab(\Register_File|register~1075_combout ),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1080_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1083_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1083 .lut_mask = 16'hAFC0;
defparam \Register_File|register~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N5
dffeas \Register_File|register~482 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~482 .is_wysiwyg = "true";
defparam \Register_File|register~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \Register_File|register~418 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~418 .is_wysiwyg = "true";
defparam \Register_File|register~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N27
dffeas \Register_File|register~450 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~450 .is_wysiwyg = "true";
defparam \Register_File|register~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N7
dffeas \Register_File|register~386 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~386 .is_wysiwyg = "true";
defparam \Register_File|register~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1071 (
// Equation(s):
// \Register_File|register~1071_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~450_q )) # (!ctrl0[16] & ((\Register_File|register~386_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~450_q ),
	.datad(\Register_File|register~386_q ),
	.cin(gnd),
	.combout(\Register_File|register~1071_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1071 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1072 (
// Equation(s):
// \Register_File|register~1072_combout  = (ctrl0[15] & ((\Register_File|register~1071_combout  & (\Register_File|register~482_q )) # (!\Register_File|register~1071_combout  & ((\Register_File|register~418_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1071_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~482_q ),
	.datac(\Register_File|register~418_q ),
	.datad(\Register_File|register~1071_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1072_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1072 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N19
dffeas \Register_File|register~258 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~258 .is_wysiwyg = "true";
defparam \Register_File|register~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N13
dffeas \Register_File|register~290 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~290 .is_wysiwyg = "true";
defparam \Register_File|register~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1064 (
// Equation(s):
// \Register_File|register~1064_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~290_q ))) # (!ctrl0[15] & (\Register_File|register~258_q ))))

	.dataa(\Register_File|register~258_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~290_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1064_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1064 .lut_mask = 16'hFC22;
defparam \Register_File|register~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N7
dffeas \Register_File|register~354 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~354 .is_wysiwyg = "true";
defparam \Register_File|register~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N25
dffeas \Register_File|register~322 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~322 .is_wysiwyg = "true";
defparam \Register_File|register~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1065 (
// Equation(s):
// \Register_File|register~1065_combout  = (\Register_File|register~1064_combout  & (((\Register_File|register~354_q )) # (!ctrl0[16]))) # (!\Register_File|register~1064_combout  & (ctrl0[16] & ((\Register_File|register~322_q ))))

	.dataa(\Register_File|register~1064_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~354_q ),
	.datad(\Register_File|register~322_q ),
	.cin(gnd),
	.combout(\Register_File|register~1065_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1065 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N31
dffeas \Register_File|register~226 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~226 .is_wysiwyg = "true";
defparam \Register_File|register~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N5
dffeas \Register_File|register~130 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~130 .is_wysiwyg = "true";
defparam \Register_File|register~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N10
cycloneiv_lcell_comb \Register_File|register~1066 (
// Equation(s):
// \Register_File|register~1066_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~194_q ))) # (!ctrl0[16] & (\Register_File|register~130_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~130_q ),
	.datac(\Register_File|register~194_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1066_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1066 .lut_mask = 16'hFA44;
defparam \Register_File|register~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \Register_File|register~162 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~162 .is_wysiwyg = "true";
defparam \Register_File|register~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1067 (
// Equation(s):
// \Register_File|register~1067_combout  = (\Register_File|register~1066_combout  & ((\Register_File|register~226_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1066_combout  & (((\Register_File|register~162_q  & ctrl0[15]))))

	.dataa(\Register_File|register~226_q ),
	.datab(\Register_File|register~1066_combout ),
	.datac(\Register_File|register~162_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1067_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1067 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N7
dffeas \Register_File|register~98 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~98 .is_wysiwyg = "true";
defparam \Register_File|register~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \Register_File|register~2 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~2 .is_wysiwyg = "true";
defparam \Register_File|register~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N1
dffeas \Register_File|register~34 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~34 .is_wysiwyg = "true";
defparam \Register_File|register~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1068 (
// Equation(s):
// \Register_File|register~1068_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~34_q ))) # (!ctrl0[15] & (\Register_File|register~2_q ))))

	.dataa(\Register_File|register~2_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~34_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1068_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1068 .lut_mask = 16'hFC22;
defparam \Register_File|register~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \Register_File|register~66 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~66 .is_wysiwyg = "true";
defparam \Register_File|register~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1069 (
// Equation(s):
// \Register_File|register~1069_combout  = (\Register_File|register~1068_combout  & ((\Register_File|register~98_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1068_combout  & (((\Register_File|register~66_q  & ctrl0[16]))))

	.dataa(\Register_File|register~98_q ),
	.datab(\Register_File|register~1068_combout ),
	.datac(\Register_File|register~66_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1069_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1069 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1070 (
// Equation(s):
// \Register_File|register~1070_combout  = (ctrl0[17] & ((\Register_File|register~1067_combout ) # ((ctrl0[18])))) # (!ctrl0[17] & (((\Register_File|register~1069_combout  & !ctrl0[18]))))

	.dataa(\Register_File|register~1067_combout ),
	.datab(\Register_File|register~1069_combout ),
	.datac(ctrl0[17]),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1070_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1070 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1073 (
// Equation(s):
// \Register_File|register~1073_combout  = (ctrl0[18] & ((\Register_File|register~1070_combout  & (\Register_File|register~1072_combout )) # (!\Register_File|register~1070_combout  & ((\Register_File|register~1065_combout ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1070_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1072_combout ),
	.datac(\Register_File|register~1065_combout ),
	.datad(\Register_File|register~1070_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1073_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1073 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneiv_lcell_comb \Register_File|output_data_B~3 (
// Equation(s):
// \Register_File|output_data_B~3_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1073_combout ) # ((\Register_File|register~1083_combout  & ctrl0[19])))) # (!\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1083_combout  & (ctrl0[19])))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(\Register_File|register~1083_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1073_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~3 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \Register_File|output_data_B[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~3_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[2] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneiv_lcell_comb \fioB[2] (
// Equation(s):
// fioB[2] = LCELL(\Register_File|output_data_B [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[2]),
	.cout());
// synopsys translate_off
defparam \fioB[2] .lut_mask = 16'hF0F0;
defparam \fioB[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneiv_lcell_comb \dataOut_M1[2] (
// Equation(s):
// dataOut_M1[2] = LCELL((ctrl1[8] & ((dataOut_Imm[2]))) # (!ctrl1[8] & (fioB[2])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[2]),
	.datad(dataOut_Imm[2]),
	.cin(gnd),
	.combout(dataOut_M1[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[2] .lut_mask = 16'hFA50;
defparam \dataOut_M1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneiv_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = ctrl1[6] $ (dataOut_M1[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[2]),
	.cin(gnd),
	.combout(\ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneiv_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = (fioA[2] & ((\ALU|Add0~21_combout  & (\ALU|Add0~29  & VCC)) # (!\ALU|Add0~21_combout  & (!\ALU|Add0~29 )))) # (!fioA[2] & ((\ALU|Add0~21_combout  & (!\ALU|Add0~29 )) # (!\ALU|Add0~21_combout  & ((\ALU|Add0~29 ) # (GND)))))
// \ALU|Add0~31  = CARRY((fioA[2] & (!\ALU|Add0~21_combout  & !\ALU|Add0~29 )) # (!fioA[2] & ((!\ALU|Add0~29 ) # (!\ALU|Add0~21_combout ))))

	.dataa(fioA[2]),
	.datab(\ALU|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~29 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h9617;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneiv_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = ((fioA[3] $ (\ALU|Add0~20_combout  $ (!\ALU|Add0~31 )))) # (GND)
// \ALU|Add0~33  = CARRY((fioA[3] & ((\ALU|Add0~20_combout ) # (!\ALU|Add0~31 ))) # (!fioA[3] & (\ALU|Add0~20_combout  & !\ALU|Add0~31 )))

	.dataa(fioA[3]),
	.datab(\ALU|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~32_combout ),
	.cout(\ALU|Add0~33 ));
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h698E;
defparam \ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneiv_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_combout  = (\ALU|Add0~19_combout  & ((fioA[4] & (\ALU|Add0~33  & VCC)) # (!fioA[4] & (!\ALU|Add0~33 )))) # (!\ALU|Add0~19_combout  & ((fioA[4] & (!\ALU|Add0~33 )) # (!fioA[4] & ((\ALU|Add0~33 ) # (GND)))))
// \ALU|Add0~35  = CARRY((\ALU|Add0~19_combout  & (!fioA[4] & !\ALU|Add0~33 )) # (!\ALU|Add0~19_combout  & ((!\ALU|Add0~33 ) # (!fioA[4]))))

	.dataa(\ALU|Add0~19_combout ),
	.datab(fioA[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~33 ),
	.combout(\ALU|Add0~34_combout ),
	.cout(\ALU|Add0~35 ));
// synopsys translate_off
defparam \ALU|Add0~34 .lut_mask = 16'h9617;
defparam \ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneiv_lcell_comb \ALU|Add0~36 (
// Equation(s):
// \ALU|Add0~36_combout  = ((\ALU|Add0~18_combout  $ (fioA[5] $ (!\ALU|Add0~35 )))) # (GND)
// \ALU|Add0~37  = CARRY((\ALU|Add0~18_combout  & ((fioA[5]) # (!\ALU|Add0~35 ))) # (!\ALU|Add0~18_combout  & (fioA[5] & !\ALU|Add0~35 )))

	.dataa(\ALU|Add0~18_combout ),
	.datab(fioA[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~35 ),
	.combout(\ALU|Add0~36_combout ),
	.cout(\ALU|Add0~37 ));
// synopsys translate_off
defparam \ALU|Add0~36 .lut_mask = 16'h698E;
defparam \ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneiv_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = (\ALU|Add0~17_combout  & ((fioA[6] & (\ALU|Add0~37  & VCC)) # (!fioA[6] & (!\ALU|Add0~37 )))) # (!\ALU|Add0~17_combout  & ((fioA[6] & (!\ALU|Add0~37 )) # (!fioA[6] & ((\ALU|Add0~37 ) # (GND)))))
// \ALU|Add0~39  = CARRY((\ALU|Add0~17_combout  & (!fioA[6] & !\ALU|Add0~37 )) # (!\ALU|Add0~17_combout  & ((!\ALU|Add0~37 ) # (!fioA[6]))))

	.dataa(\ALU|Add0~17_combout ),
	.datab(fioA[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~37 ),
	.combout(\ALU|Add0~38_combout ),
	.cout(\ALU|Add0~39 ));
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h9617;
defparam \ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneiv_lcell_comb \ALU|Add0~40 (
// Equation(s):
// \ALU|Add0~40_combout  = ((fioA[7] $ (\ALU|Add0~16_combout  $ (!\ALU|Add0~39 )))) # (GND)
// \ALU|Add0~41  = CARRY((fioA[7] & ((\ALU|Add0~16_combout ) # (!\ALU|Add0~39 ))) # (!fioA[7] & (\ALU|Add0~16_combout  & !\ALU|Add0~39 )))

	.dataa(fioA[7]),
	.datab(\ALU|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~39 ),
	.combout(\ALU|Add0~40_combout ),
	.cout(\ALU|Add0~41 ));
// synopsys translate_off
defparam \ALU|Add0~40 .lut_mask = 16'h698E;
defparam \ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneiv_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = (fioA[8] & ((\ALU|Add0~15_combout  & (\ALU|Add0~41  & VCC)) # (!\ALU|Add0~15_combout  & (!\ALU|Add0~41 )))) # (!fioA[8] & ((\ALU|Add0~15_combout  & (!\ALU|Add0~41 )) # (!\ALU|Add0~15_combout  & ((\ALU|Add0~41 ) # (GND)))))
// \ALU|Add0~43  = CARRY((fioA[8] & (!\ALU|Add0~15_combout  & !\ALU|Add0~41 )) # (!fioA[8] & ((!\ALU|Add0~41 ) # (!\ALU|Add0~15_combout ))))

	.dataa(fioA[8]),
	.datab(\ALU|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~41 ),
	.combout(\ALU|Add0~42_combout ),
	.cout(\ALU|Add0~43 ));
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h9617;
defparam \ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneiv_lcell_comb \dataOut_ALU[8] (
// Equation(s):
// dataOut_ALU[8] = LCELL((\ALU|Add0~91_combout ) # ((!ctrl1[7] & \ALU|Add0~42_combout )))

	.dataa(\ALU|Add0~91_combout ),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_ALU[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[8] .lut_mask = 16'hBABA;
defparam \dataOut_ALU[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N13
dffeas \Register_File|register~714 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~714 .is_wysiwyg = "true";
defparam \Register_File|register~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N27
dffeas \Register_File|register~586 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~586 .is_wysiwyg = "true";
defparam \Register_File|register~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N17
dffeas \Register_File|register~842 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~842 .is_wysiwyg = "true";
defparam \Register_File|register~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1234 (
// Equation(s):
// \Register_File|register~1234_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~842_q ))) # (!ctrl0[18] & (\Register_File|register~586_q ))))

	.dataa(\Register_File|register~586_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~842_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1234_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1234 .lut_mask = 16'hFC22;
defparam \Register_File|register~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N27
dffeas \Register_File|register~970 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~970 .is_wysiwyg = "true";
defparam \Register_File|register~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1235 (
// Equation(s):
// \Register_File|register~1235_combout  = (\Register_File|register~1234_combout  & (((\Register_File|register~970_q ) # (!ctrl0[17])))) # (!\Register_File|register~1234_combout  & (\Register_File|register~714_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~714_q ),
	.datab(\Register_File|register~1234_combout ),
	.datac(\Register_File|register~970_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1235_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1235 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N27
dffeas \Register_File|register~874 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~874 .is_wysiwyg = "true";
defparam \Register_File|register~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \Register_File|register~746 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~746 .is_wysiwyg = "true";
defparam \Register_File|register~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N17
dffeas \Register_File|register~618 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~618 .is_wysiwyg = "true";
defparam \Register_File|register~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1241 (
// Equation(s):
// \Register_File|register~1241_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~746_q )) # (!ctrl0[17] & ((\Register_File|register~618_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~746_q ),
	.datad(\Register_File|register~618_q ),
	.cin(gnd),
	.combout(\Register_File|register~1241_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1241 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \Register_File|register~1002 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1002 .is_wysiwyg = "true";
defparam \Register_File|register~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1242 (
// Equation(s):
// \Register_File|register~1242_combout  = (\Register_File|register~1241_combout  & (((\Register_File|register~1002_q ) # (!ctrl0[18])))) # (!\Register_File|register~1241_combout  & (\Register_File|register~874_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~874_q ),
	.datab(\Register_File|register~1241_combout ),
	.datac(\Register_File|register~1002_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1242_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1242 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \Register_File|register~906 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~906 .is_wysiwyg = "true";
defparam \Register_File|register~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N7
dffeas \Register_File|register~522 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~522 .is_wysiwyg = "true";
defparam \Register_File|register~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N13
dffeas \Register_File|register~778 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~778 .is_wysiwyg = "true";
defparam \Register_File|register~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1238 (
// Equation(s):
// \Register_File|register~1238_combout  = (ctrl0[18] & (((\Register_File|register~778_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~522_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~522_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~778_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1238_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1238 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N17
dffeas \Register_File|register~650 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~650 .is_wysiwyg = "true";
defparam \Register_File|register~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1239 (
// Equation(s):
// \Register_File|register~1239_combout  = (\Register_File|register~1238_combout  & ((\Register_File|register~906_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1238_combout  & (((\Register_File|register~650_q  & ctrl0[17]))))

	.dataa(\Register_File|register~906_q ),
	.datab(\Register_File|register~1238_combout ),
	.datac(\Register_File|register~650_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1239_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1239 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N19
dffeas \Register_File|register~938 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~938 .is_wysiwyg = "true";
defparam \Register_File|register~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y46_N29
dffeas \Register_File|register~810 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~810 .is_wysiwyg = "true";
defparam \Register_File|register~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N21
dffeas \Register_File|register~682 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~682 .is_wysiwyg = "true";
defparam \Register_File|register~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N15
dffeas \Register_File|register~554 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~554 .is_wysiwyg = "true";
defparam \Register_File|register~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1236 (
// Equation(s):
// \Register_File|register~1236_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~682_q )) # (!ctrl0[17] & ((\Register_File|register~554_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~682_q ),
	.datad(\Register_File|register~554_q ),
	.cin(gnd),
	.combout(\Register_File|register~1236_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1236 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1237 (
// Equation(s):
// \Register_File|register~1237_combout  = (ctrl0[18] & ((\Register_File|register~1236_combout  & (\Register_File|register~938_q )) # (!\Register_File|register~1236_combout  & ((\Register_File|register~810_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1236_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~938_q ),
	.datac(\Register_File|register~810_q ),
	.datad(\Register_File|register~1236_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1237_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1237 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1240 (
// Equation(s):
// \Register_File|register~1240_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1237_combout ))) # (!ctrl0[15] & (\Register_File|register~1239_combout ))))

	.dataa(\Register_File|register~1239_combout ),
	.datab(ctrl0[16]),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1237_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1240_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1240 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1243 (
// Equation(s):
// \Register_File|register~1243_combout  = (ctrl0[16] & ((\Register_File|register~1240_combout  & ((\Register_File|register~1242_combout ))) # (!\Register_File|register~1240_combout  & (\Register_File|register~1235_combout )))) # (!ctrl0[16] & 
// (((\Register_File|register~1240_combout ))))

	.dataa(\Register_File|register~1235_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1242_combout ),
	.datad(\Register_File|register~1240_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1243_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1243 .lut_mask = 16'hF388;
defparam \Register_File|register~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \Register_File|register~426 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~426 .is_wysiwyg = "true";
defparam \Register_File|register~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \Register_File|register~490 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~490 .is_wysiwyg = "true";
defparam \Register_File|register~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N27
dffeas \Register_File|register~458 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~458 .is_wysiwyg = "true";
defparam \Register_File|register~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N21
dffeas \Register_File|register~394 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~394 .is_wysiwyg = "true";
defparam \Register_File|register~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneiv_lcell_comb \Register_File|register~1231 (
// Equation(s):
// \Register_File|register~1231_combout  = (ctrl0[16] & ((\Register_File|register~458_q ) # ((ctrl0[15])))) # (!ctrl0[16] & (((\Register_File|register~394_q  & !ctrl0[15]))))

	.dataa(\Register_File|register~458_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~394_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1231_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1231 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneiv_lcell_comb \Register_File|register~1232 (
// Equation(s):
// \Register_File|register~1232_combout  = (ctrl0[15] & ((\Register_File|register~1231_combout  & ((\Register_File|register~490_q ))) # (!\Register_File|register~1231_combout  & (\Register_File|register~426_q )))) # (!ctrl0[15] & 
// (((\Register_File|register~1231_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~426_q ),
	.datac(\Register_File|register~490_q ),
	.datad(\Register_File|register~1231_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1232_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1232 .lut_mask = 16'hF588;
defparam \Register_File|register~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \Register_File|register~362 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~362 .is_wysiwyg = "true";
defparam \Register_File|register~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N17
dffeas \Register_File|register~298 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~298 .is_wysiwyg = "true";
defparam \Register_File|register~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \Register_File|register~266 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~266 .is_wysiwyg = "true";
defparam \Register_File|register~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1224 (
// Equation(s):
// \Register_File|register~1224_combout  = (ctrl0[15] & ((\Register_File|register~298_q ) # ((ctrl0[16])))) # (!ctrl0[15] & (((\Register_File|register~266_q  & !ctrl0[16]))))

	.dataa(\Register_File|register~298_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~266_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1224_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1224 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1225 (
// Equation(s):
// \Register_File|register~1225_combout  = (ctrl0[16] & ((\Register_File|register~1224_combout  & (\Register_File|register~362_q )) # (!\Register_File|register~1224_combout  & ((\Register_File|register~330_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1224_combout ))))

	.dataa(\Register_File|register~362_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~330_q ),
	.datad(\Register_File|register~1224_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1225_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1225 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N23
dffeas \Register_File|register~138 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~138 .is_wysiwyg = "true";
defparam \Register_File|register~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N1
dffeas \Register_File|register~202 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~202 .is_wysiwyg = "true";
defparam \Register_File|register~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
cycloneiv_lcell_comb \Register_File|register~1226 (
// Equation(s):
// \Register_File|register~1226_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~202_q )))) # (!ctrl0[16] & (!ctrl0[15] & (\Register_File|register~138_q )))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~138_q ),
	.datad(\Register_File|register~202_q ),
	.cin(gnd),
	.combout(\Register_File|register~1226_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1226 .lut_mask = 16'hBA98;
defparam \Register_File|register~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N5
dffeas \Register_File|register~170 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~170 .is_wysiwyg = "true";
defparam \Register_File|register~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N23
dffeas \Register_File|register~234 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~234 .is_wysiwyg = "true";
defparam \Register_File|register~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1227 (
// Equation(s):
// \Register_File|register~1227_combout  = (\Register_File|register~1226_combout  & (((\Register_File|register~234_q ) # (!ctrl0[15])))) # (!\Register_File|register~1226_combout  & (\Register_File|register~170_q  & ((ctrl0[15]))))

	.dataa(\Register_File|register~1226_combout ),
	.datab(\Register_File|register~170_q ),
	.datac(\Register_File|register~234_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1227_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1227 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \Register_File|register~42 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~42 .is_wysiwyg = "true";
defparam \Register_File|register~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N3
dffeas \Register_File|register~10 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~10 .is_wysiwyg = "true";
defparam \Register_File|register~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneiv_lcell_comb \Register_File|register~1228 (
// Equation(s):
// \Register_File|register~1228_combout  = (ctrl0[15] & ((\Register_File|register~42_q ) # ((ctrl0[16])))) # (!ctrl0[15] & (((\Register_File|register~10_q  & !ctrl0[16]))))

	.dataa(\Register_File|register~42_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~10_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1228_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1228 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N9
dffeas \Register_File|register~74 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~74 .is_wysiwyg = "true";
defparam \Register_File|register~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N7
dffeas \Register_File|register~106 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~106 .is_wysiwyg = "true";
defparam \Register_File|register~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneiv_lcell_comb \Register_File|register~1229 (
// Equation(s):
// \Register_File|register~1229_combout  = (\Register_File|register~1228_combout  & (((\Register_File|register~106_q ) # (!ctrl0[16])))) # (!\Register_File|register~1228_combout  & (\Register_File|register~74_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1228_combout ),
	.datab(\Register_File|register~74_q ),
	.datac(\Register_File|register~106_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1229_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1229 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneiv_lcell_comb \Register_File|register~1230 (
// Equation(s):
// \Register_File|register~1230_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~1227_combout )) # (!ctrl0[17] & ((\Register_File|register~1229_combout )))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1227_combout ),
	.datac(\Register_File|register~1229_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1230_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1230 .lut_mask = 16'hEE50;
defparam \Register_File|register~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneiv_lcell_comb \Register_File|register~1233 (
// Equation(s):
// \Register_File|register~1233_combout  = (ctrl0[18] & ((\Register_File|register~1230_combout  & (\Register_File|register~1232_combout )) # (!\Register_File|register~1230_combout  & ((\Register_File|register~1225_combout ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1230_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1232_combout ),
	.datac(\Register_File|register~1225_combout ),
	.datad(\Register_File|register~1230_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1233_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1233 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneiv_lcell_comb \Register_File|output_data_B~11 (
// Equation(s):
// \Register_File|output_data_B~11_combout  = (ctrl0[19] & ((\Register_File|register~1243_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1233_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1233_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1243_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1233_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~11 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \Register_File|output_data_B[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~11_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[10] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneiv_lcell_comb \fioB[10] (
// Equation(s):
// fioB[10] = LCELL(\Register_File|output_data_B [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[10]),
	.cout());
// synopsys translate_off
defparam \fioB[10] .lut_mask = 16'hF0F0;
defparam \fioB[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneiv_lcell_comb \dataOut_M1[10] (
// Equation(s):
// dataOut_M1[10] = LCELL((ctrl1[8] & ((dataOut_Imm[10]))) # (!ctrl1[8] & (fioB[10])))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(fioB[10]),
	.datad(dataOut_Imm[10]),
	.cin(gnd),
	.combout(dataOut_M1[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[10] .lut_mask = 16'hFC30;
defparam \dataOut_M1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneiv_lcell_comb \ALU|Add0~131 (
// Equation(s):
// \ALU|Add0~131_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[10]) # (fioA[10]))) # (!ctrl1[6] & (dataOut_M1[10] & fioA[10]))))

	.dataa(ctrl1[6]),
	.datab(dataOut_M1[10]),
	.datac(ctrl1[7]),
	.datad(fioA[10]),
	.cin(gnd),
	.combout(\ALU|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~131 .lut_mask = 16'hE080;
defparam \ALU|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneiv_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_combout  = ctrl1[6] $ (dataOut_M1[10])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[10]),
	.cin(gnd),
	.combout(\ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~13 .lut_mask = 16'h55AA;
defparam \ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneiv_lcell_comb \ALU|Add0~44 (
// Equation(s):
// \ALU|Add0~44_combout  = ((\ALU|Add0~14_combout  $ (fioA[9] $ (!\ALU|Add0~43 )))) # (GND)
// \ALU|Add0~45  = CARRY((\ALU|Add0~14_combout  & ((fioA[9]) # (!\ALU|Add0~43 ))) # (!\ALU|Add0~14_combout  & (fioA[9] & !\ALU|Add0~43 )))

	.dataa(\ALU|Add0~14_combout ),
	.datab(fioA[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~43 ),
	.combout(\ALU|Add0~44_combout ),
	.cout(\ALU|Add0~45 ));
// synopsys translate_off
defparam \ALU|Add0~44 .lut_mask = 16'h698E;
defparam \ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneiv_lcell_comb \ALU|Add0~46 (
// Equation(s):
// \ALU|Add0~46_combout  = (fioA[10] & ((\ALU|Add0~13_combout  & (\ALU|Add0~45  & VCC)) # (!\ALU|Add0~13_combout  & (!\ALU|Add0~45 )))) # (!fioA[10] & ((\ALU|Add0~13_combout  & (!\ALU|Add0~45 )) # (!\ALU|Add0~13_combout  & ((\ALU|Add0~45 ) # (GND)))))
// \ALU|Add0~47  = CARRY((fioA[10] & (!\ALU|Add0~13_combout  & !\ALU|Add0~45 )) # (!fioA[10] & ((!\ALU|Add0~45 ) # (!\ALU|Add0~13_combout ))))

	.dataa(fioA[10]),
	.datab(\ALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~45 ),
	.combout(\ALU|Add0~46_combout ),
	.cout(\ALU|Add0~47 ));
// synopsys translate_off
defparam \ALU|Add0~46 .lut_mask = 16'h9617;
defparam \ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneiv_lcell_comb \dataOut_ALU[10] (
// Equation(s):
// dataOut_ALU[10] = LCELL((\ALU|Add0~131_combout ) # ((!ctrl1[7] & \ALU|Add0~46_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~131_combout ),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[10] .lut_mask = 16'hCFCC;
defparam \dataOut_ALU[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N6
cycloneiv_lcell_comb \dataOut_Mult[10] (
// Equation(s):
// dataOut_Mult[10] = LCELL(\MULTIPLICADOR|U0|acc_reg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [10]),
	.cin(gnd),
	.combout(dataOut_Mult[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[10] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N26
cycloneiv_lcell_comb \dataOut_D1[10] (
// Equation(s):
// dataOut_D1[10] = LCELL((ctrl1[4] & (dataOut_ALU[10])) # (!ctrl1[4] & ((dataOut_Mult[10]))))

	.dataa(dataOut_ALU[10]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[10]),
	.cin(gnd),
	.combout(dataOut_D1[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[10] .lut_mask = 16'hBB88;
defparam \dataOut_D1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N21
dffeas \D|output_data[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[10]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[10] .is_wysiwyg = "true";
defparam \D|output_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N20
cycloneiv_lcell_comb \dataOut_D2[10] (
// Equation(s):
// dataOut_D2[10] = LCELL(\D|output_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[10] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneiv_lcell_comb \ADDR_Decoding|Add0~0 (
// Equation(s):
// \ADDR_Decoding|Add0~0_combout  = (dataOut_D1[2] & (dataOut_D1[1] $ (VCC))) # (!dataOut_D1[2] & (dataOut_D1[1] & VCC))
// \ADDR_Decoding|Add0~1  = CARRY((dataOut_D1[2] & dataOut_D1[1]))

	.dataa(dataOut_D1[2]),
	.datab(dataOut_D1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADDR_Decoding|Add0~0_combout ),
	.cout(\ADDR_Decoding|Add0~1 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~0 .lut_mask = 16'h6688;
defparam \ADDR_Decoding|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneiv_lcell_comb \ADDR_Decoding|Add0~3 (
// Equation(s):
// \ADDR_Decoding|Add0~3_combout  = (dataOut_D1[3] & (!\ADDR_Decoding|Add0~1 )) # (!dataOut_D1[3] & ((\ADDR_Decoding|Add0~1 ) # (GND)))
// \ADDR_Decoding|Add0~4  = CARRY((!\ADDR_Decoding|Add0~1 ) # (!dataOut_D1[3]))

	.dataa(gnd),
	.datab(dataOut_D1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~1 ),
	.combout(\ADDR_Decoding|Add0~3_combout ),
	.cout(\ADDR_Decoding|Add0~4 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~3 .lut_mask = 16'h3C3F;
defparam \ADDR_Decoding|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneiv_lcell_comb \ADDR_Decoding|Add0~6 (
// Equation(s):
// \ADDR_Decoding|Add0~6_combout  = (dataOut_D1[4] & ((GND) # (!\ADDR_Decoding|Add0~4 ))) # (!dataOut_D1[4] & (\ADDR_Decoding|Add0~4  $ (GND)))
// \ADDR_Decoding|Add0~7  = CARRY((dataOut_D1[4]) # (!\ADDR_Decoding|Add0~4 ))

	.dataa(dataOut_D1[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~4 ),
	.combout(\ADDR_Decoding|Add0~6_combout ),
	.cout(\ADDR_Decoding|Add0~7 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~6 .lut_mask = 16'h5AAF;
defparam \ADDR_Decoding|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneiv_lcell_comb \ADDR_Decoding|Add0~9 (
// Equation(s):
// \ADDR_Decoding|Add0~9_combout  = (dataOut_D1[5] & (!\ADDR_Decoding|Add0~7 )) # (!dataOut_D1[5] & ((\ADDR_Decoding|Add0~7 ) # (GND)))
// \ADDR_Decoding|Add0~10  = CARRY((!\ADDR_Decoding|Add0~7 ) # (!dataOut_D1[5]))

	.dataa(dataOut_D1[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~7 ),
	.combout(\ADDR_Decoding|Add0~9_combout ),
	.cout(\ADDR_Decoding|Add0~10 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~9 .lut_mask = 16'h5A5F;
defparam \ADDR_Decoding|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneiv_lcell_comb \ADDR_Decoding|Add0~12 (
// Equation(s):
// \ADDR_Decoding|Add0~12_combout  = (dataOut_D1[6] & ((GND) # (!\ADDR_Decoding|Add0~10 ))) # (!dataOut_D1[6] & (\ADDR_Decoding|Add0~10  $ (GND)))
// \ADDR_Decoding|Add0~13  = CARRY((dataOut_D1[6]) # (!\ADDR_Decoding|Add0~10 ))

	.dataa(gnd),
	.datab(dataOut_D1[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~10 ),
	.combout(\ADDR_Decoding|Add0~12_combout ),
	.cout(\ADDR_Decoding|Add0~13 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~12 .lut_mask = 16'h3CCF;
defparam \ADDR_Decoding|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneiv_lcell_comb \ADDR_Decoding|Add0~15 (
// Equation(s):
// \ADDR_Decoding|Add0~15_combout  = (dataOut_D1[7] & (\ADDR_Decoding|Add0~13  & VCC)) # (!dataOut_D1[7] & (!\ADDR_Decoding|Add0~13 ))
// \ADDR_Decoding|Add0~16  = CARRY((!dataOut_D1[7] & !\ADDR_Decoding|Add0~13 ))

	.dataa(dataOut_D1[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~13 ),
	.combout(\ADDR_Decoding|Add0~15_combout ),
	.cout(\ADDR_Decoding|Add0~16 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~15 .lut_mask = 16'hA505;
defparam \ADDR_Decoding|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneiv_lcell_comb \ADDR_Decoding|Add0~18 (
// Equation(s):
// \ADDR_Decoding|Add0~18_combout  = (dataOut_D1[8] & (\ADDR_Decoding|Add0~16  $ (GND))) # (!dataOut_D1[8] & (!\ADDR_Decoding|Add0~16  & VCC))
// \ADDR_Decoding|Add0~19  = CARRY((dataOut_D1[8] & !\ADDR_Decoding|Add0~16 ))

	.dataa(dataOut_D1[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADDR_Decoding|Add0~16 ),
	.combout(\ADDR_Decoding|Add0~18_combout ),
	.cout(\ADDR_Decoding|Add0~19 ));
// synopsys translate_off
defparam \ADDR_Decoding|Add0~18 .lut_mask = 16'hA50A;
defparam \ADDR_Decoding|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneiv_lcell_comb \ADDR_Decoding|Add0~21 (
// Equation(s):
// \ADDR_Decoding|Add0~21_combout  = \ADDR_Decoding|Add0~19  $ (!dataOut_D1[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_D1[9]),
	.cin(\ADDR_Decoding|Add0~19 ),
	.combout(\ADDR_Decoding|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|Add0~21 .lut_mask = 16'hF00F;
defparam \ADDR_Decoding|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \D|output_data[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[27]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[27] .is_wysiwyg = "true";
defparam \D|output_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneiv_lcell_comb \dataOut_D2[27] (
// Equation(s):
// dataOut_D2[27] = LCELL(\D|output_data [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[27] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[27]~input (
	.i(Data_BUS_READ[27]),
	.ibar(gnd),
	.o(\Data_BUS_READ[27]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[27]~input .bus_hold = "false";
defparam \Data_BUS_READ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y53_N9
dffeas \Register_File|register~411 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~411 .is_wysiwyg = "true";
defparam \Register_File|register~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N21
dffeas \Register_File|register~443 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~443 .is_wysiwyg = "true";
defparam \Register_File|register~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1571 (
// Equation(s):
// \Register_File|register~1571_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~443_q ))) # (!ctrl0[15] & (\Register_File|register~411_q ))))

	.dataa(\Register_File|register~411_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~443_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1571_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1571 .lut_mask = 16'hFC22;
defparam \Register_File|register~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N15
dffeas \Register_File|register~475 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~475 .is_wysiwyg = "true";
defparam \Register_File|register~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N29
dffeas \Register_File|register~507 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~507 .is_wysiwyg = "true";
defparam \Register_File|register~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1572 (
// Equation(s):
// \Register_File|register~1572_combout  = (\Register_File|register~1571_combout  & (((\Register_File|register~507_q )) # (!ctrl0[16]))) # (!\Register_File|register~1571_combout  & (ctrl0[16] & (\Register_File|register~475_q )))

	.dataa(\Register_File|register~1571_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~475_q ),
	.datad(\Register_File|register~507_q ),
	.cin(gnd),
	.combout(\Register_File|register~1572_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1572 .lut_mask = 16'hEA62;
defparam \Register_File|register~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N9
dffeas \Register_File|register~155 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~155 .is_wysiwyg = "true";
defparam \Register_File|register~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N19
dffeas \Register_File|register~187 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~187 .is_wysiwyg = "true";
defparam \Register_File|register~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneiv_lcell_comb \Register_File|register~1564 (
// Equation(s):
// \Register_File|register~1564_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~187_q ))) # (!ctrl0[15] & (\Register_File|register~155_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~155_q ),
	.datac(\Register_File|register~187_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1564_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1564 .lut_mask = 16'hFA44;
defparam \Register_File|register~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N13
dffeas \Register_File|register~251 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~251 .is_wysiwyg = "true";
defparam \Register_File|register~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N19
dffeas \Register_File|register~219 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~219 .is_wysiwyg = "true";
defparam \Register_File|register~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneiv_lcell_comb \Register_File|register~1565 (
// Equation(s):
// \Register_File|register~1565_combout  = (ctrl0[16] & ((\Register_File|register~1564_combout  & (\Register_File|register~251_q )) # (!\Register_File|register~1564_combout  & ((\Register_File|register~219_q ))))) # (!ctrl0[16] & 
// (\Register_File|register~1564_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1564_combout ),
	.datac(\Register_File|register~251_q ),
	.datad(\Register_File|register~219_q ),
	.cin(gnd),
	.combout(\Register_File|register~1565_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1565 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N7
dffeas \Register_File|register~123 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~123 .is_wysiwyg = "true";
defparam \Register_File|register~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N17
dffeas \Register_File|register~27 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~27 .is_wysiwyg = "true";
defparam \Register_File|register~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N5
dffeas \Register_File|register~91 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~91 .is_wysiwyg = "true";
defparam \Register_File|register~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1568 (
// Equation(s):
// \Register_File|register~1568_combout  = (ctrl0[16] & (((\Register_File|register~91_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~27_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~27_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~91_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1568_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1568 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N7
dffeas \Register_File|register~59 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~59 .is_wysiwyg = "true";
defparam \Register_File|register~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1569 (
// Equation(s):
// \Register_File|register~1569_combout  = (\Register_File|register~1568_combout  & ((\Register_File|register~123_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1568_combout  & (((\Register_File|register~59_q  & ctrl0[15]))))

	.dataa(\Register_File|register~123_q ),
	.datab(\Register_File|register~1568_combout ),
	.datac(\Register_File|register~59_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1569_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1569 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N27
dffeas \Register_File|register~283 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~283 .is_wysiwyg = "true";
defparam \Register_File|register~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N1
dffeas \Register_File|register~347 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~347 .is_wysiwyg = "true";
defparam \Register_File|register~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1566 (
// Equation(s):
// \Register_File|register~1566_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~347_q ))) # (!ctrl0[16] & (\Register_File|register~283_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~283_q ),
	.datac(\Register_File|register~347_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1566_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1566 .lut_mask = 16'hFA44;
defparam \Register_File|register~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N29
dffeas \Register_File|register~315 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~315 .is_wysiwyg = "true";
defparam \Register_File|register~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N3
dffeas \Register_File|register~379 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~379 .is_wysiwyg = "true";
defparam \Register_File|register~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1567 (
// Equation(s):
// \Register_File|register~1567_combout  = (\Register_File|register~1566_combout  & (((\Register_File|register~379_q )) # (!ctrl0[15]))) # (!\Register_File|register~1566_combout  & (ctrl0[15] & (\Register_File|register~315_q )))

	.dataa(\Register_File|register~1566_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~315_q ),
	.datad(\Register_File|register~379_q ),
	.cin(gnd),
	.combout(\Register_File|register~1567_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1567 .lut_mask = 16'hEA62;
defparam \Register_File|register~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1570 (
// Equation(s):
// \Register_File|register~1570_combout  = (ctrl0[18] & (((ctrl0[17]) # (\Register_File|register~1567_combout )))) # (!ctrl0[18] & (\Register_File|register~1569_combout  & (!ctrl0[17])))

	.dataa(\Register_File|register~1569_combout ),
	.datab(ctrl0[18]),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1567_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1570_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1570 .lut_mask = 16'hCEC2;
defparam \Register_File|register~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1573 (
// Equation(s):
// \Register_File|register~1573_combout  = (\Register_File|register~1570_combout  & ((\Register_File|register~1572_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1570_combout  & (((\Register_File|register~1565_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1572_combout ),
	.datab(\Register_File|register~1565_combout ),
	.datac(\Register_File|register~1570_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1573_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1573 .lut_mask = 16'hACF0;
defparam \Register_File|register~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N31
dffeas \Register_File|register~987 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~987 .is_wysiwyg = "true";
defparam \Register_File|register~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N9
dffeas \Register_File|register~859 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~859 .is_wysiwyg = "true";
defparam \Register_File|register~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N31
dffeas \Register_File|register~603 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~603 .is_wysiwyg = "true";
defparam \Register_File|register~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N13
dffeas \Register_File|register~731 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~731 .is_wysiwyg = "true";
defparam \Register_File|register~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1576 (
// Equation(s):
// \Register_File|register~1576_combout  = (ctrl0[17] & (((\Register_File|register~731_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~603_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~603_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~731_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1576_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1576 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1577 (
// Equation(s):
// \Register_File|register~1577_combout  = (ctrl0[18] & ((\Register_File|register~1576_combout  & (\Register_File|register~987_q )) # (!\Register_File|register~1576_combout  & ((\Register_File|register~859_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1576_combout ))))

	.dataa(\Register_File|register~987_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~859_q ),
	.datad(\Register_File|register~1576_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1577_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1577 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N25
dffeas \Register_File|register~923 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~923 .is_wysiwyg = "true";
defparam \Register_File|register~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y48_N3
dffeas \Register_File|register~795 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~795 .is_wysiwyg = "true";
defparam \Register_File|register~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N29
dffeas \Register_File|register~539 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~539 .is_wysiwyg = "true";
defparam \Register_File|register~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y52_N17
dffeas \Register_File|register~667 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~667 .is_wysiwyg = "true";
defparam \Register_File|register~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1578 (
// Equation(s):
// \Register_File|register~1578_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~667_q ))) # (!ctrl0[17] & (\Register_File|register~539_q ))))

	.dataa(\Register_File|register~539_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~667_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1578_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1578 .lut_mask = 16'hFC22;
defparam \Register_File|register~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1579 (
// Equation(s):
// \Register_File|register~1579_combout  = (ctrl0[18] & ((\Register_File|register~1578_combout  & (\Register_File|register~923_q )) # (!\Register_File|register~1578_combout  & ((\Register_File|register~795_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1578_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~923_q ),
	.datac(\Register_File|register~795_q ),
	.datad(\Register_File|register~1578_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1579_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1579 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1580 (
// Equation(s):
// \Register_File|register~1580_combout  = (ctrl0[16] & ((\Register_File|register~1577_combout ) # ((ctrl0[15])))) # (!ctrl0[16] & (((!ctrl0[15] & \Register_File|register~1579_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1577_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1579_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1580_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1580 .lut_mask = 16'hADA8;
defparam \Register_File|register~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N29
dffeas \Register_File|register~827 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~827 .is_wysiwyg = "true";
defparam \Register_File|register~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N15
dffeas \Register_File|register~571 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~571 .is_wysiwyg = "true";
defparam \Register_File|register~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneiv_lcell_comb \Register_File|register~1574 (
// Equation(s):
// \Register_File|register~1574_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~827_q )) # (!ctrl0[18] & ((\Register_File|register~571_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~827_q ),
	.datad(\Register_File|register~571_q ),
	.cin(gnd),
	.combout(\Register_File|register~1574_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1574 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N25
dffeas \Register_File|register~699 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~699 .is_wysiwyg = "true";
defparam \Register_File|register~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneiv_lcell_comb \Register_File|register~1575 (
// Equation(s):
// \Register_File|register~1575_combout  = (\Register_File|register~1574_combout  & (((\Register_File|register~955_q ) # (!ctrl0[17])))) # (!\Register_File|register~1574_combout  & (\Register_File|register~699_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1574_combout ),
	.datab(\Register_File|register~699_q ),
	.datac(\Register_File|register~955_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1575_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1575 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \Register_File|register~763 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~763 .is_wysiwyg = "true";
defparam \Register_File|register~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N11
dffeas \Register_File|register~1019 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1019 .is_wysiwyg = "true";
defparam \Register_File|register~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \Register_File|register~635 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~635 .is_wysiwyg = "true";
defparam \Register_File|register~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N29
dffeas \Register_File|register~891 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~891 .is_wysiwyg = "true";
defparam \Register_File|register~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1581 (
// Equation(s):
// \Register_File|register~1581_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~891_q ))) # (!ctrl0[18] & (\Register_File|register~635_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~635_q ),
	.datac(\Register_File|register~891_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1581_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1581 .lut_mask = 16'hFA44;
defparam \Register_File|register~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1582 (
// Equation(s):
// \Register_File|register~1582_combout  = (ctrl0[17] & ((\Register_File|register~1581_combout  & ((\Register_File|register~1019_q ))) # (!\Register_File|register~1581_combout  & (\Register_File|register~763_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1581_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~763_q ),
	.datac(\Register_File|register~1019_q ),
	.datad(\Register_File|register~1581_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1582_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1582 .lut_mask = 16'hF588;
defparam \Register_File|register~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1583 (
// Equation(s):
// \Register_File|register~1583_combout  = (\Register_File|register~1580_combout  & (((\Register_File|register~1582_combout ) # (!ctrl0[15])))) # (!\Register_File|register~1580_combout  & (\Register_File|register~1575_combout  & (ctrl0[15])))

	.dataa(\Register_File|register~1580_combout ),
	.datab(\Register_File|register~1575_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1582_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1583_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1583 .lut_mask = 16'hEA4A;
defparam \Register_File|register~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneiv_lcell_comb \Register_File|output_data_B~28 (
// Equation(s):
// \Register_File|output_data_B~28_combout  = (\Register_File|register~1573_combout  & ((\Register_File|output_data_B~0_combout ) # ((ctrl0[19] & \Register_File|register~1583_combout )))) # (!\Register_File|register~1573_combout  & (ctrl0[19] & 
// ((\Register_File|register~1583_combout ))))

	.dataa(\Register_File|register~1573_combout ),
	.datab(ctrl0[19]),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1583_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~28_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~28 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \Register_File|output_data_B[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[27] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneiv_lcell_comb \fioB[27] (
// Equation(s):
// fioB[27] = LCELL(\Register_File|output_data_B [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[27]),
	.cout());
// synopsys translate_off
defparam \fioB[27] .lut_mask = 16'hF0F0;
defparam \fioB[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneiv_lcell_comb \MULTIPLICADOR|U2|Ad~1 (
// Equation(s):
// \MULTIPLICADOR|U2|Ad~1_combout  = (\MULTIPLICADOR|U2|state.S1~q  & \MULTIPLICADOR|U0|acc_reg [0])

	.dataa(\MULTIPLICADOR|U2|state.S1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [0]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U2|Ad~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U2|Ad~1 .lut_mask = 16'hAA00;
defparam \MULTIPLICADOR|U2|Ad~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~42 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~42_combout  = (\MULTIPLICADOR|U2|state.S2~q ) # ((\MULTIPLICADOR|U2|Ad~1_combout ) # ((ctrl1[5] & !\MULTIPLICADOR|U2|state.S0~q )))

	.dataa(ctrl1[5]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(\MULTIPLICADOR|U2|state.S2~q ),
	.datad(\MULTIPLICADOR|U2|Ad~1_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~42 .lut_mask = 16'hFFF2;
defparam \MULTIPLICADOR|U0|acc_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneiv_lcell_comb \dataOut_M1[15] (
// Equation(s):
// dataOut_M1[15] = LCELL((ctrl1[8] & ((dataOut_Imm[15]))) # (!ctrl1[8] & (fioB[15])))

	.dataa(fioB[15]),
	.datab(dataOut_Imm[15]),
	.datac(gnd),
	.datad(ctrl1[8]),
	.cin(gnd),
	.combout(dataOut_M1[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[15] .lut_mask = 16'hCCAA;
defparam \dataOut_M1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneiv_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ctrl1[6] $ (dataOut_M1[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[15]),
	.cin(gnd),
	.combout(\ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N23
dffeas \Register_File|register~463 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~463 .is_wysiwyg = "true";
defparam \Register_File|register~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N15
dffeas \Register_File|register~495 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~495 .is_wysiwyg = "true";
defparam \Register_File|register~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N9
dffeas \Register_File|register~431 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~431 .is_wysiwyg = "true";
defparam \Register_File|register~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N3
dffeas \Register_File|register~399 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~399 .is_wysiwyg = "true";
defparam \Register_File|register~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneiv_lcell_comb \Register_File|register~1859 (
// Equation(s):
// \Register_File|register~1859_combout  = (ctrl0[20] & ((\Register_File|register~431_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~399_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~431_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~399_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1859_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1859 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneiv_lcell_comb \Register_File|register~1860 (
// Equation(s):
// \Register_File|register~1860_combout  = (ctrl0[21] & ((\Register_File|register~1859_combout  & ((\Register_File|register~495_q ))) # (!\Register_File|register~1859_combout  & (\Register_File|register~463_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~1859_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~463_q ),
	.datac(\Register_File|register~495_q ),
	.datad(\Register_File|register~1859_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1860_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1860 .lut_mask = 16'hF588;
defparam \Register_File|register~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N15
dffeas \Register_File|register~15 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~15 .is_wysiwyg = "true";
defparam \Register_File|register~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N29
dffeas \Register_File|register~79 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~79 .is_wysiwyg = "true";
defparam \Register_File|register~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1856 (
// Equation(s):
// \Register_File|register~1856_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~79_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~15_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~15_q ),
	.datad(\Register_File|register~79_q ),
	.cin(gnd),
	.combout(\Register_File|register~1856_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1856 .lut_mask = 16'hBA98;
defparam \Register_File|register~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \Register_File|register~111 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~111 .is_wysiwyg = "true";
defparam \Register_File|register~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \Register_File|register~47 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~47 .is_wysiwyg = "true";
defparam \Register_File|register~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1857 (
// Equation(s):
// \Register_File|register~1857_combout  = (\Register_File|register~1856_combout  & (((\Register_File|register~111_q )) # (!ctrl0[20]))) # (!\Register_File|register~1856_combout  & (ctrl0[20] & ((\Register_File|register~47_q ))))

	.dataa(\Register_File|register~1856_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~111_q ),
	.datad(\Register_File|register~47_q ),
	.cin(gnd),
	.combout(\Register_File|register~1857_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1857 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N3
dffeas \Register_File|register~335 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~335 .is_wysiwyg = "true";
defparam \Register_File|register~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N29
dffeas \Register_File|register~271 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~271 .is_wysiwyg = "true";
defparam \Register_File|register~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1854 (
// Equation(s):
// \Register_File|register~1854_combout  = (ctrl0[21] & ((\Register_File|register~335_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~271_q  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~335_q ),
	.datac(\Register_File|register~271_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1854_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1854 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N3
dffeas \Register_File|register~367 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~367 .is_wysiwyg = "true";
defparam \Register_File|register~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N1
dffeas \Register_File|register~303 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~303 .is_wysiwyg = "true";
defparam \Register_File|register~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
cycloneiv_lcell_comb \Register_File|register~1855 (
// Equation(s):
// \Register_File|register~1855_combout  = (\Register_File|register~1854_combout  & (((\Register_File|register~367_q )) # (!ctrl0[20]))) # (!\Register_File|register~1854_combout  & (ctrl0[20] & ((\Register_File|register~303_q ))))

	.dataa(\Register_File|register~1854_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~367_q ),
	.datad(\Register_File|register~303_q ),
	.cin(gnd),
	.combout(\Register_File|register~1855_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1855 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1858 (
// Equation(s):
// \Register_File|register~1858_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~1855_combout ))) # (!ctrl0[23] & (\Register_File|register~1857_combout ))))

	.dataa(\Register_File|register~1857_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1855_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1858_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1858 .lut_mask = 16'hFC22;
defparam \Register_File|register~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N25
dffeas \Register_File|register~175 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~175 .is_wysiwyg = "true";
defparam \Register_File|register~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N5
dffeas \Register_File|register~143 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~143 .is_wysiwyg = "true";
defparam \Register_File|register~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneiv_lcell_comb \Register_File|register~1852 (
// Equation(s):
// \Register_File|register~1852_combout  = (ctrl0[20] & ((\Register_File|register~175_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~143_q  & !ctrl0[21]))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~175_q ),
	.datac(\Register_File|register~143_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1852_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1852 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N29
dffeas \Register_File|register~207 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~207 .is_wysiwyg = "true";
defparam \Register_File|register~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N3
dffeas \Register_File|register~239 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~239 .is_wysiwyg = "true";
defparam \Register_File|register~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N28
cycloneiv_lcell_comb \Register_File|register~1853 (
// Equation(s):
// \Register_File|register~1853_combout  = (\Register_File|register~1852_combout  & (((\Register_File|register~239_q )) # (!ctrl0[21]))) # (!\Register_File|register~1852_combout  & (ctrl0[21] & (\Register_File|register~207_q )))

	.dataa(\Register_File|register~1852_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~207_q ),
	.datad(\Register_File|register~239_q ),
	.cin(gnd),
	.combout(\Register_File|register~1853_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1853 .lut_mask = 16'hEA62;
defparam \Register_File|register~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1861 (
// Equation(s):
// \Register_File|register~1861_combout  = (\Register_File|register~1858_combout  & ((\Register_File|register~1860_combout ) # ((!ctrl0[22])))) # (!\Register_File|register~1858_combout  & (((ctrl0[22] & \Register_File|register~1853_combout ))))

	.dataa(\Register_File|register~1860_combout ),
	.datab(\Register_File|register~1858_combout ),
	.datac(ctrl0[22]),
	.datad(\Register_File|register~1853_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1861_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1861 .lut_mask = 16'hBC8C;
defparam \Register_File|register~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N21
dffeas \Register_File|register~719 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~719 .is_wysiwyg = "true";
defparam \Register_File|register~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N31
dffeas \Register_File|register~591 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~591 .is_wysiwyg = "true";
defparam \Register_File|register~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1864 (
// Equation(s):
// \Register_File|register~1864_combout  = (ctrl0[22] & ((\Register_File|register~719_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~591_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~719_q ),
	.datac(\Register_File|register~591_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1864_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1864 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N27
dffeas \Register_File|register~975 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~975 .is_wysiwyg = "true";
defparam \Register_File|register~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N17
dffeas \Register_File|register~847 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~847 .is_wysiwyg = "true";
defparam \Register_File|register~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1865 (
// Equation(s):
// \Register_File|register~1865_combout  = (\Register_File|register~1864_combout  & (((\Register_File|register~975_q )) # (!ctrl0[23]))) # (!\Register_File|register~1864_combout  & (ctrl0[23] & ((\Register_File|register~847_q ))))

	.dataa(\Register_File|register~1864_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~975_q ),
	.datad(\Register_File|register~847_q ),
	.cin(gnd),
	.combout(\Register_File|register~1865_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1865 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N1
dffeas \Register_File|register~655 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~655 .is_wysiwyg = "true";
defparam \Register_File|register~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N19
dffeas \Register_File|register~527 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~527 .is_wysiwyg = "true";
defparam \Register_File|register~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N18
cycloneiv_lcell_comb \Register_File|register~1866 (
// Equation(s):
// \Register_File|register~1866_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~655_q )) # (!ctrl0[22] & ((\Register_File|register~527_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~655_q ),
	.datac(\Register_File|register~527_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1866_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1866 .lut_mask = 16'hEE50;
defparam \Register_File|register~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N1
dffeas \Register_File|register~783 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~783 .is_wysiwyg = "true";
defparam \Register_File|register~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N19
dffeas \Register_File|register~911 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~911 .is_wysiwyg = "true";
defparam \Register_File|register~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1867 (
// Equation(s):
// \Register_File|register~1867_combout  = (\Register_File|register~1866_combout  & (((\Register_File|register~911_q ) # (!ctrl0[23])))) # (!\Register_File|register~1866_combout  & (\Register_File|register~783_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1866_combout ),
	.datab(\Register_File|register~783_q ),
	.datac(\Register_File|register~911_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1867_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1867 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1868 (
// Equation(s):
// \Register_File|register~1868_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~1865_combout )) # (!ctrl0[21] & ((\Register_File|register~1867_combout )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1865_combout ),
	.datac(\Register_File|register~1867_combout ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1868_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1868 .lut_mask = 16'hEE50;
defparam \Register_File|register~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N15
dffeas \Register_File|register~943 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~943 .is_wysiwyg = "true";
defparam \Register_File|register~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N25
dffeas \Register_File|register~687 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~687 .is_wysiwyg = "true";
defparam \Register_File|register~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N23
dffeas \Register_File|register~559 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~559 .is_wysiwyg = "true";
defparam \Register_File|register~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N25
dffeas \Register_File|register~815 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~815 .is_wysiwyg = "true";
defparam \Register_File|register~815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1862 (
// Equation(s):
// \Register_File|register~1862_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~815_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~559_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~559_q ),
	.datad(\Register_File|register~815_q ),
	.cin(gnd),
	.combout(\Register_File|register~1862_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1862 .lut_mask = 16'hBA98;
defparam \Register_File|register~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N24
cycloneiv_lcell_comb \Register_File|register~1863 (
// Equation(s):
// \Register_File|register~1863_combout  = (ctrl0[22] & ((\Register_File|register~1862_combout  & (\Register_File|register~943_q )) # (!\Register_File|register~1862_combout  & ((\Register_File|register~687_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1862_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~943_q ),
	.datac(\Register_File|register~687_q ),
	.datad(\Register_File|register~1862_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1863_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1863 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N21
dffeas \Register_File|register~879 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~879 .is_wysiwyg = "true";
defparam \Register_File|register~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N11
dffeas \Register_File|register~623 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~623 .is_wysiwyg = "true";
defparam \Register_File|register~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1869 (
// Equation(s):
// \Register_File|register~1869_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~879_q )) # (!ctrl0[23] & ((\Register_File|register~623_q )))))

	.dataa(\Register_File|register~879_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~623_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1869_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1869 .lut_mask = 16'hEE30;
defparam \Register_File|register~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N13
dffeas \Register_File|register~1007 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1007 .is_wysiwyg = "true";
defparam \Register_File|register~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1870 (
// Equation(s):
// \Register_File|register~1870_combout  = (\Register_File|register~1869_combout  & (((\Register_File|register~1007_q )) # (!ctrl0[22]))) # (!\Register_File|register~1869_combout  & (ctrl0[22] & (\Register_File|register~751_q )))

	.dataa(\Register_File|register~1869_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~751_q ),
	.datad(\Register_File|register~1007_q ),
	.cin(gnd),
	.combout(\Register_File|register~1870_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1870 .lut_mask = 16'hEA62;
defparam \Register_File|register~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1871 (
// Equation(s):
// \Register_File|register~1871_combout  = (ctrl0[20] & ((\Register_File|register~1868_combout  & ((\Register_File|register~1870_combout ))) # (!\Register_File|register~1868_combout  & (\Register_File|register~1863_combout )))) # (!ctrl0[20] & 
// (\Register_File|register~1868_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1868_combout ),
	.datac(\Register_File|register~1863_combout ),
	.datad(\Register_File|register~1870_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1871_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1871 .lut_mask = 16'hEC64;
defparam \Register_File|register~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneiv_lcell_comb \Register_File|output_data_A~8 (
// Equation(s):
// \Register_File|output_data_A~8_combout  = (\Register_File|register~1861_combout  & ((\Register_File|output_data_A~0_combout ) # ((ctrl0[24] & \Register_File|register~1871_combout )))) # (!\Register_File|register~1861_combout  & (((ctrl0[24] & 
// \Register_File|register~1871_combout ))))

	.dataa(\Register_File|register~1861_combout ),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(ctrl0[24]),
	.datad(\Register_File|register~1871_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~8 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \Register_File|output_data_A[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[15] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneiv_lcell_comb \fioA[15] (
// Equation(s):
// fioA[15] = LCELL(\Register_File|output_data_A [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [15]),
	.cin(gnd),
	.combout(fioA[15]),
	.cout());
// synopsys translate_off
defparam \fioA[15] .lut_mask = 16'hFF00;
defparam \fioA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[14]~input (
	.i(Data_BUS_READ[14]),
	.ibar(gnd),
	.o(\Data_BUS_READ[14]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[14]~input .bus_hold = "false";
defparam \Data_BUS_READ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneiv_lcell_comb \dataOut_M1[11] (
// Equation(s):
// dataOut_M1[11] = LCELL((ctrl1[8] & (dataOut_Imm[11])) # (!ctrl1[8] & ((fioB[11]))))

	.dataa(gnd),
	.datab(dataOut_Imm[11]),
	.datac(fioB[11]),
	.datad(ctrl1[8]),
	.cin(gnd),
	.combout(dataOut_M1[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[11] .lut_mask = 16'hCCF0;
defparam \dataOut_M1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneiv_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ctrl1[6] $ (dataOut_M1[11])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(dataOut_M1[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h5A5A;
defparam \ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N7
dffeas \Register_File|register~235 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~235 .is_wysiwyg = "true";
defparam \Register_File|register~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N7
dffeas \Register_File|register~139 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~139 .is_wysiwyg = "true";
defparam \Register_File|register~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N13
dffeas \Register_File|register~171 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~171 .is_wysiwyg = "true";
defparam \Register_File|register~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N6
cycloneiv_lcell_comb \Register_File|register~1932 (
// Equation(s):
// \Register_File|register~1932_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~171_q ))) # (!ctrl0[20] & (\Register_File|register~139_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~139_q ),
	.datad(\Register_File|register~171_q ),
	.cin(gnd),
	.combout(\Register_File|register~1932_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1932 .lut_mask = 16'hDC98;
defparam \Register_File|register~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N15
dffeas \Register_File|register~203 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~203 .is_wysiwyg = "true";
defparam \Register_File|register~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1933 (
// Equation(s):
// \Register_File|register~1933_combout  = (\Register_File|register~1932_combout  & ((\Register_File|register~235_q ) # ((!ctrl0[21])))) # (!\Register_File|register~1932_combout  & (((\Register_File|register~203_q  & ctrl0[21]))))

	.dataa(\Register_File|register~235_q ),
	.datab(\Register_File|register~1932_combout ),
	.datac(\Register_File|register~203_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1933_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1933 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N1
dffeas \Register_File|register~395 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~395 .is_wysiwyg = "true";
defparam \Register_File|register~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N1
dffeas \Register_File|register~427 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~427 .is_wysiwyg = "true";
defparam \Register_File|register~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
cycloneiv_lcell_comb \Register_File|register~1939 (
// Equation(s):
// \Register_File|register~1939_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~427_q ))) # (!ctrl0[20] & (\Register_File|register~395_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~395_q ),
	.datad(\Register_File|register~427_q ),
	.cin(gnd),
	.combout(\Register_File|register~1939_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1939 .lut_mask = 16'hDC98;
defparam \Register_File|register~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N25
dffeas \Register_File|register~491 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~491 .is_wysiwyg = "true";
defparam \Register_File|register~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N13
dffeas \Register_File|register~459 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~459 .is_wysiwyg = "true";
defparam \Register_File|register~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1940 (
// Equation(s):
// \Register_File|register~1940_combout  = (\Register_File|register~1939_combout  & (((\Register_File|register~491_q )) # (!ctrl0[21]))) # (!\Register_File|register~1939_combout  & (ctrl0[21] & ((\Register_File|register~459_q ))))

	.dataa(\Register_File|register~1939_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~491_q ),
	.datad(\Register_File|register~459_q ),
	.cin(gnd),
	.combout(\Register_File|register~1940_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1940 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N9
dffeas \Register_File|register~299 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~299 .is_wysiwyg = "true";
defparam \Register_File|register~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N11
dffeas \Register_File|register~363 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~363 .is_wysiwyg = "true";
defparam \Register_File|register~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N9
dffeas \Register_File|register~267 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~267 .is_wysiwyg = "true";
defparam \Register_File|register~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N11
dffeas \Register_File|register~331 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~331 .is_wysiwyg = "true";
defparam \Register_File|register~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1934 (
// Equation(s):
// \Register_File|register~1934_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~331_q ))) # (!ctrl0[21] & (\Register_File|register~267_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~267_q ),
	.datad(\Register_File|register~331_q ),
	.cin(gnd),
	.combout(\Register_File|register~1934_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1934 .lut_mask = 16'hDC98;
defparam \Register_File|register~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1935 (
// Equation(s):
// \Register_File|register~1935_combout  = (ctrl0[20] & ((\Register_File|register~1934_combout  & ((\Register_File|register~363_q ))) # (!\Register_File|register~1934_combout  & (\Register_File|register~299_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~1934_combout ))))

	.dataa(\Register_File|register~299_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~363_q ),
	.datad(\Register_File|register~1934_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1935_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1935 .lut_mask = 16'hF388;
defparam \Register_File|register~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N5
dffeas \Register_File|register~75 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~75 .is_wysiwyg = "true";
defparam \Register_File|register~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \Register_File|register~11 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~11 .is_wysiwyg = "true";
defparam \Register_File|register~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1936 (
// Equation(s):
// \Register_File|register~1936_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~75_q )) # (!ctrl0[21] & ((\Register_File|register~11_q )))))

	.dataa(\Register_File|register~75_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~11_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1936_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1936 .lut_mask = 16'hEE30;
defparam \Register_File|register~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N23
dffeas \Register_File|register~107 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~107 .is_wysiwyg = "true";
defparam \Register_File|register~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N15
dffeas \Register_File|register~43 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~43 .is_wysiwyg = "true";
defparam \Register_File|register~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1937 (
// Equation(s):
// \Register_File|register~1937_combout  = (\Register_File|register~1936_combout  & (((\Register_File|register~107_q )) # (!ctrl0[20]))) # (!\Register_File|register~1936_combout  & (ctrl0[20] & ((\Register_File|register~43_q ))))

	.dataa(\Register_File|register~1936_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~107_q ),
	.datad(\Register_File|register~43_q ),
	.cin(gnd),
	.combout(\Register_File|register~1937_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1937 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1938 (
// Equation(s):
// \Register_File|register~1938_combout  = (ctrl0[23] & ((\Register_File|register~1935_combout ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~1937_combout  & !ctrl0[22]))))

	.dataa(\Register_File|register~1935_combout ),
	.datab(\Register_File|register~1937_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1938_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1938 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1941 (
// Equation(s):
// \Register_File|register~1941_combout  = (ctrl0[22] & ((\Register_File|register~1938_combout  & ((\Register_File|register~1940_combout ))) # (!\Register_File|register~1938_combout  & (\Register_File|register~1933_combout )))) # (!ctrl0[22] & 
// (((\Register_File|register~1938_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1933_combout ),
	.datac(\Register_File|register~1940_combout ),
	.datad(\Register_File|register~1938_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1941_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1941 .lut_mask = 16'hF588;
defparam \Register_File|register~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N9
dffeas \Register_File|register~715 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~715 .is_wysiwyg = "true";
defparam \Register_File|register~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N15
dffeas \Register_File|register~587 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~587 .is_wysiwyg = "true";
defparam \Register_File|register~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1944 (
// Equation(s):
// \Register_File|register~1944_combout  = (ctrl0[22] & ((\Register_File|register~715_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~587_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~715_q ),
	.datac(\Register_File|register~587_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1944_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1944 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N31
dffeas \Register_File|register~971 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~971 .is_wysiwyg = "true";
defparam \Register_File|register~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y51_N21
dffeas \Register_File|register~843 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~843 .is_wysiwyg = "true";
defparam \Register_File|register~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1945 (
// Equation(s):
// \Register_File|register~1945_combout  = (\Register_File|register~1944_combout  & (((\Register_File|register~971_q )) # (!ctrl0[23]))) # (!\Register_File|register~1944_combout  & (ctrl0[23] & ((\Register_File|register~843_q ))))

	.dataa(\Register_File|register~1944_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~971_q ),
	.datad(\Register_File|register~843_q ),
	.cin(gnd),
	.combout(\Register_File|register~1945_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1945 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N15
dffeas \Register_File|register~779 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~779 .is_wysiwyg = "true";
defparam \Register_File|register~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N17
dffeas \Register_File|register~907 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~907 .is_wysiwyg = "true";
defparam \Register_File|register~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N29
dffeas \Register_File|register~651 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~651 .is_wysiwyg = "true";
defparam \Register_File|register~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N27
dffeas \Register_File|register~523 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~523 .is_wysiwyg = "true";
defparam \Register_File|register~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N26
cycloneiv_lcell_comb \Register_File|register~1946 (
// Equation(s):
// \Register_File|register~1946_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~651_q )) # (!ctrl0[22] & ((\Register_File|register~523_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~651_q ),
	.datac(\Register_File|register~523_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1946_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1946 .lut_mask = 16'hEE50;
defparam \Register_File|register~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1947 (
// Equation(s):
// \Register_File|register~1947_combout  = (ctrl0[23] & ((\Register_File|register~1946_combout  & ((\Register_File|register~907_q ))) # (!\Register_File|register~1946_combout  & (\Register_File|register~779_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1946_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~779_q ),
	.datac(\Register_File|register~907_q ),
	.datad(\Register_File|register~1946_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1947_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1947 .lut_mask = 16'hF588;
defparam \Register_File|register~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1948 (
// Equation(s):
// \Register_File|register~1948_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~1945_combout )) # (!ctrl0[21] & ((\Register_File|register~1947_combout )))))

	.dataa(\Register_File|register~1945_combout ),
	.datab(ctrl0[20]),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1947_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1948_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1948 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1003feeder (
// Equation(s):
// \Register_File|register~1003feeder_combout  = writeBack[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeBack[11]),
	.cin(gnd),
	.combout(\Register_File|register~1003feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1003feeder .lut_mask = 16'hFF00;
defparam \Register_File|register~1003feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \Register_File|register~1003 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|register~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1003 .is_wysiwyg = "true";
defparam \Register_File|register~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N25
dffeas \Register_File|register~747 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~747 .is_wysiwyg = "true";
defparam \Register_File|register~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N17
dffeas \Register_File|register~875 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~875 .is_wysiwyg = "true";
defparam \Register_File|register~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N31
dffeas \Register_File|register~619 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~619 .is_wysiwyg = "true";
defparam \Register_File|register~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1949 (
// Equation(s):
// \Register_File|register~1949_combout  = (ctrl0[23] & ((\Register_File|register~875_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~619_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~875_q ),
	.datac(\Register_File|register~619_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1949_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1949 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1950 (
// Equation(s):
// \Register_File|register~1950_combout  = (ctrl0[22] & ((\Register_File|register~1949_combout  & (\Register_File|register~1003_q )) # (!\Register_File|register~1949_combout  & ((\Register_File|register~747_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1949_combout ))))

	.dataa(\Register_File|register~1003_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~747_q ),
	.datad(\Register_File|register~1949_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1950_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1950 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \Register_File|register~555 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~555 .is_wysiwyg = "true";
defparam \Register_File|register~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1942 (
// Equation(s):
// \Register_File|register~1942_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~811_q )) # (!ctrl0[23] & ((\Register_File|register~555_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~811_q ),
	.datac(\Register_File|register~555_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1942_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1942 .lut_mask = 16'hEE50;
defparam \Register_File|register~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \Register_File|register~683 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~683 .is_wysiwyg = "true";
defparam \Register_File|register~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N27
dffeas \Register_File|register~939 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~939 .is_wysiwyg = "true";
defparam \Register_File|register~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneiv_lcell_comb \Register_File|register~1943 (
// Equation(s):
// \Register_File|register~1943_combout  = (ctrl0[22] & ((\Register_File|register~1942_combout  & ((\Register_File|register~939_q ))) # (!\Register_File|register~1942_combout  & (\Register_File|register~683_q )))) # (!ctrl0[22] & 
// (\Register_File|register~1942_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1942_combout ),
	.datac(\Register_File|register~683_q ),
	.datad(\Register_File|register~939_q ),
	.cin(gnd),
	.combout(\Register_File|register~1943_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1943 .lut_mask = 16'hEC64;
defparam \Register_File|register~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1951 (
// Equation(s):
// \Register_File|register~1951_combout  = (ctrl0[20] & ((\Register_File|register~1948_combout  & (\Register_File|register~1950_combout )) # (!\Register_File|register~1948_combout  & ((\Register_File|register~1943_combout ))))) # (!ctrl0[20] & 
// (\Register_File|register~1948_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1948_combout ),
	.datac(\Register_File|register~1950_combout ),
	.datad(\Register_File|register~1943_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1951_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1951 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
cycloneiv_lcell_comb \Register_File|output_data_A~12 (
// Equation(s):
// \Register_File|output_data_A~12_combout  = (ctrl0[24] & ((\Register_File|register~1951_combout ) # ((\Register_File|register~1941_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~1941_combout  & 
// (\Register_File|output_data_A~0_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~1941_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(\Register_File|register~1951_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~12 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N11
dffeas \Register_File|output_data_A[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[11] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneiv_lcell_comb \fioA[11] (
// Equation(s):
// fioA[11] = LCELL(\Register_File|output_data_A [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [11]),
	.cin(gnd),
	.combout(fioA[11]),
	.cout());
// synopsys translate_off
defparam \fioA[11] .lut_mask = 16'hFF00;
defparam \fioA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneiv_lcell_comb \ALU|Add0~48 (
// Equation(s):
// \ALU|Add0~48_combout  = ((\ALU|Add0~12_combout  $ (fioA[11] $ (!\ALU|Add0~47 )))) # (GND)
// \ALU|Add0~49  = CARRY((\ALU|Add0~12_combout  & ((fioA[11]) # (!\ALU|Add0~47 ))) # (!\ALU|Add0~12_combout  & (fioA[11] & !\ALU|Add0~47 )))

	.dataa(\ALU|Add0~12_combout ),
	.datab(fioA[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~47 ),
	.combout(\ALU|Add0~48_combout ),
	.cout(\ALU|Add0~49 ));
// synopsys translate_off
defparam \ALU|Add0~48 .lut_mask = 16'h698E;
defparam \ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneiv_lcell_comb \ALU|Add0~95 (
// Equation(s):
// \ALU|Add0~95_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[11]) # (dataOut_M1[11]))) # (!ctrl1[6] & (fioA[11] & dataOut_M1[11]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[11]),
	.datad(dataOut_M1[11]),
	.cin(gnd),
	.combout(\ALU|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~95 .lut_mask = 16'hC880;
defparam \ALU|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneiv_lcell_comb \dataOut_ALU[11] (
// Equation(s):
// dataOut_ALU[11] = LCELL((\ALU|Add0~95_combout ) # ((!ctrl1[7] & \ALU|Add0~48_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~48_combout ),
	.datad(\ALU|Add0~95_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[11] .lut_mask = 16'hFF50;
defparam \dataOut_ALU[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[0]~0 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[0]~0_combout  = (\MULTIPLICADOR|U0|acc_reg [16] & (fioB[0] $ (VCC))) # (!\MULTIPLICADOR|U0|acc_reg [16] & (fioB[0] & VCC))
// \MULTIPLICADOR|U1|Soma[0]~1  = CARRY((\MULTIPLICADOR|U0|acc_reg [16] & fioB[0]))

	.dataa(\MULTIPLICADOR|U0|acc_reg [16]),
	.datab(fioB[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U1|Soma[0]~0_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[0]~1 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[0]~0 .lut_mask = 16'h6688;
defparam \MULTIPLICADOR|U1|Soma[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[1]~2 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[1]~2_combout  = (fioB[1] & ((\MULTIPLICADOR|U0|acc_reg [17] & (\MULTIPLICADOR|U1|Soma[0]~1  & VCC)) # (!\MULTIPLICADOR|U0|acc_reg [17] & (!\MULTIPLICADOR|U1|Soma[0]~1 )))) # (!fioB[1] & ((\MULTIPLICADOR|U0|acc_reg [17] & 
// (!\MULTIPLICADOR|U1|Soma[0]~1 )) # (!\MULTIPLICADOR|U0|acc_reg [17] & ((\MULTIPLICADOR|U1|Soma[0]~1 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[1]~3  = CARRY((fioB[1] & (!\MULTIPLICADOR|U0|acc_reg [17] & !\MULTIPLICADOR|U1|Soma[0]~1 )) # (!fioB[1] & ((!\MULTIPLICADOR|U1|Soma[0]~1 ) # (!\MULTIPLICADOR|U0|acc_reg [17]))))

	.dataa(fioB[1]),
	.datab(\MULTIPLICADOR|U0|acc_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[0]~1 ),
	.combout(\MULTIPLICADOR|U1|Soma[1]~2_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[1]~3 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[1]~2 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[2]~4 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[2]~4_combout  = ((fioB[2] $ (\MULTIPLICADOR|U0|acc_reg [18] $ (!\MULTIPLICADOR|U1|Soma[1]~3 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[2]~5  = CARRY((fioB[2] & ((\MULTIPLICADOR|U0|acc_reg [18]) # (!\MULTIPLICADOR|U1|Soma[1]~3 ))) # (!fioB[2] & (\MULTIPLICADOR|U0|acc_reg [18] & !\MULTIPLICADOR|U1|Soma[1]~3 )))

	.dataa(fioB[2]),
	.datab(\MULTIPLICADOR|U0|acc_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[1]~3 ),
	.combout(\MULTIPLICADOR|U1|Soma[2]~4_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[2]~5 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[2]~4 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[3]~6 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[3]~6_combout  = (fioB[3] & ((\MULTIPLICADOR|U0|acc_reg [19] & (\MULTIPLICADOR|U1|Soma[2]~5  & VCC)) # (!\MULTIPLICADOR|U0|acc_reg [19] & (!\MULTIPLICADOR|U1|Soma[2]~5 )))) # (!fioB[3] & ((\MULTIPLICADOR|U0|acc_reg [19] & 
// (!\MULTIPLICADOR|U1|Soma[2]~5 )) # (!\MULTIPLICADOR|U0|acc_reg [19] & ((\MULTIPLICADOR|U1|Soma[2]~5 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[3]~7  = CARRY((fioB[3] & (!\MULTIPLICADOR|U0|acc_reg [19] & !\MULTIPLICADOR|U1|Soma[2]~5 )) # (!fioB[3] & ((!\MULTIPLICADOR|U1|Soma[2]~5 ) # (!\MULTIPLICADOR|U0|acc_reg [19]))))

	.dataa(fioB[3]),
	.datab(\MULTIPLICADOR|U0|acc_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[2]~5 ),
	.combout(\MULTIPLICADOR|U1|Soma[3]~6_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[3]~7 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[3]~6 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[4]~8 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[4]~8_combout  = ((fioB[4] $ (\MULTIPLICADOR|U0|acc_reg [20] $ (!\MULTIPLICADOR|U1|Soma[3]~7 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[4]~9  = CARRY((fioB[4] & ((\MULTIPLICADOR|U0|acc_reg [20]) # (!\MULTIPLICADOR|U1|Soma[3]~7 ))) # (!fioB[4] & (\MULTIPLICADOR|U0|acc_reg [20] & !\MULTIPLICADOR|U1|Soma[3]~7 )))

	.dataa(fioB[4]),
	.datab(\MULTIPLICADOR|U0|acc_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[3]~7 ),
	.combout(\MULTIPLICADOR|U1|Soma[4]~8_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[4]~9 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[4]~8 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[5]~10 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[5]~10_combout  = (fioB[5] & ((\MULTIPLICADOR|U0|acc_reg [21] & (\MULTIPLICADOR|U1|Soma[4]~9  & VCC)) # (!\MULTIPLICADOR|U0|acc_reg [21] & (!\MULTIPLICADOR|U1|Soma[4]~9 )))) # (!fioB[5] & ((\MULTIPLICADOR|U0|acc_reg [21] & 
// (!\MULTIPLICADOR|U1|Soma[4]~9 )) # (!\MULTIPLICADOR|U0|acc_reg [21] & ((\MULTIPLICADOR|U1|Soma[4]~9 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[5]~11  = CARRY((fioB[5] & (!\MULTIPLICADOR|U0|acc_reg [21] & !\MULTIPLICADOR|U1|Soma[4]~9 )) # (!fioB[5] & ((!\MULTIPLICADOR|U1|Soma[4]~9 ) # (!\MULTIPLICADOR|U0|acc_reg [21]))))

	.dataa(fioB[5]),
	.datab(\MULTIPLICADOR|U0|acc_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[4]~9 ),
	.combout(\MULTIPLICADOR|U1|Soma[5]~10_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[5]~11 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[5]~10 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[6]~12 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[6]~12_combout  = ((fioB[6] $ (\MULTIPLICADOR|U0|acc_reg [22] $ (!\MULTIPLICADOR|U1|Soma[5]~11 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[6]~13  = CARRY((fioB[6] & ((\MULTIPLICADOR|U0|acc_reg [22]) # (!\MULTIPLICADOR|U1|Soma[5]~11 ))) # (!fioB[6] & (\MULTIPLICADOR|U0|acc_reg [22] & !\MULTIPLICADOR|U1|Soma[5]~11 )))

	.dataa(fioB[6]),
	.datab(\MULTIPLICADOR|U0|acc_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[5]~11 ),
	.combout(\MULTIPLICADOR|U1|Soma[6]~12_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[6]~13 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[6]~12 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[7]~14 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[7]~14_combout  = (\MULTIPLICADOR|U0|acc_reg [23] & ((fioB[7] & (\MULTIPLICADOR|U1|Soma[6]~13  & VCC)) # (!fioB[7] & (!\MULTIPLICADOR|U1|Soma[6]~13 )))) # (!\MULTIPLICADOR|U0|acc_reg [23] & ((fioB[7] & (!\MULTIPLICADOR|U1|Soma[6]~13 
// )) # (!fioB[7] & ((\MULTIPLICADOR|U1|Soma[6]~13 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[7]~15  = CARRY((\MULTIPLICADOR|U0|acc_reg [23] & (!fioB[7] & !\MULTIPLICADOR|U1|Soma[6]~13 )) # (!\MULTIPLICADOR|U0|acc_reg [23] & ((!\MULTIPLICADOR|U1|Soma[6]~13 ) # (!fioB[7]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [23]),
	.datab(fioB[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[6]~13 ),
	.combout(\MULTIPLICADOR|U1|Soma[7]~14_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[7]~15 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[7]~14 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[8]~16 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[8]~16_combout  = ((fioB[8] $ (\MULTIPLICADOR|U0|acc_reg [24] $ (!\MULTIPLICADOR|U1|Soma[7]~15 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[8]~17  = CARRY((fioB[8] & ((\MULTIPLICADOR|U0|acc_reg [24]) # (!\MULTIPLICADOR|U1|Soma[7]~15 ))) # (!fioB[8] & (\MULTIPLICADOR|U0|acc_reg [24] & !\MULTIPLICADOR|U1|Soma[7]~15 )))

	.dataa(fioB[8]),
	.datab(\MULTIPLICADOR|U0|acc_reg [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[7]~15 ),
	.combout(\MULTIPLICADOR|U1|Soma[8]~16_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[8]~17 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[8]~16 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[9]~18 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[9]~18_combout  = (fioB[9] & ((\MULTIPLICADOR|U0|acc_reg [25] & (\MULTIPLICADOR|U1|Soma[8]~17  & VCC)) # (!\MULTIPLICADOR|U0|acc_reg [25] & (!\MULTIPLICADOR|U1|Soma[8]~17 )))) # (!fioB[9] & ((\MULTIPLICADOR|U0|acc_reg [25] & 
// (!\MULTIPLICADOR|U1|Soma[8]~17 )) # (!\MULTIPLICADOR|U0|acc_reg [25] & ((\MULTIPLICADOR|U1|Soma[8]~17 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[9]~19  = CARRY((fioB[9] & (!\MULTIPLICADOR|U0|acc_reg [25] & !\MULTIPLICADOR|U1|Soma[8]~17 )) # (!fioB[9] & ((!\MULTIPLICADOR|U1|Soma[8]~17 ) # (!\MULTIPLICADOR|U0|acc_reg [25]))))

	.dataa(fioB[9]),
	.datab(\MULTIPLICADOR|U0|acc_reg [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[8]~17 ),
	.combout(\MULTIPLICADOR|U1|Soma[9]~18_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[9]~19 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[9]~18 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[10]~20 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[10]~20_combout  = ((fioB[10] $ (\MULTIPLICADOR|U0|acc_reg [26] $ (!\MULTIPLICADOR|U1|Soma[9]~19 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[10]~21  = CARRY((fioB[10] & ((\MULTIPLICADOR|U0|acc_reg [26]) # (!\MULTIPLICADOR|U1|Soma[9]~19 ))) # (!fioB[10] & (\MULTIPLICADOR|U0|acc_reg [26] & !\MULTIPLICADOR|U1|Soma[9]~19 )))

	.dataa(fioB[10]),
	.datab(\MULTIPLICADOR|U0|acc_reg [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[9]~19 ),
	.combout(\MULTIPLICADOR|U1|Soma[10]~20_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[10]~21 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[10]~20 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[11]~22 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[11]~22_combout  = (\MULTIPLICADOR|U0|acc_reg [27] & ((fioB[11] & (\MULTIPLICADOR|U1|Soma[10]~21  & VCC)) # (!fioB[11] & (!\MULTIPLICADOR|U1|Soma[10]~21 )))) # (!\MULTIPLICADOR|U0|acc_reg [27] & ((fioB[11] & 
// (!\MULTIPLICADOR|U1|Soma[10]~21 )) # (!fioB[11] & ((\MULTIPLICADOR|U1|Soma[10]~21 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[11]~23  = CARRY((\MULTIPLICADOR|U0|acc_reg [27] & (!fioB[11] & !\MULTIPLICADOR|U1|Soma[10]~21 )) # (!\MULTIPLICADOR|U0|acc_reg [27] & ((!\MULTIPLICADOR|U1|Soma[10]~21 ) # (!fioB[11]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [27]),
	.datab(fioB[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[10]~21 ),
	.combout(\MULTIPLICADOR|U1|Soma[11]~22_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[11]~23 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[11]~22 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~34 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~34_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U1|Soma[11]~22_combout )) # (!\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U0|acc_reg [28])))))

	.dataa(\MULTIPLICADOR|U2|Load~0_combout ),
	.datab(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datac(\MULTIPLICADOR|U1|Soma[11]~22_combout ),
	.datad(\MULTIPLICADOR|U0|acc_reg [28]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~34 .lut_mask = 16'h5140;
defparam \MULTIPLICADOR|U0|acc_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \MULTIPLICADOR|U0|acc_reg[27] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[27] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~28 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~28_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[10]~20_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [27]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [27]),
	.datab(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datac(\MULTIPLICADOR|U1|Soma[10]~20_combout ),
	.datad(\MULTIPLICADOR|U2|Load~0_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~28 .lut_mask = 16'h00E2;
defparam \MULTIPLICADOR|U0|acc_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \MULTIPLICADOR|U0|acc_reg[26] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[26] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~29 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~29_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[9]~18_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [26]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [26]),
	.datad(\MULTIPLICADOR|U1|Soma[9]~18_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~29 .lut_mask = 16'h3210;
defparam \MULTIPLICADOR|U0|acc_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \MULTIPLICADOR|U0|acc_reg[25] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[25] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~30 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~30_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[8]~16_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [25]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [25]),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U1|Soma[8]~16_combout ),
	.datad(\MULTIPLICADOR|U2|Ad~1_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~30 .lut_mask = 16'h3022;
defparam \MULTIPLICADOR|U0|acc_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N7
dffeas \MULTIPLICADOR|U0|acc_reg[24] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[24] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~31 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~31_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[7]~14_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [24]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U0|acc_reg [24]),
	.datac(\MULTIPLICADOR|U2|Load~0_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[7]~14_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~31 .lut_mask = 16'h0E04;
defparam \MULTIPLICADOR|U0|acc_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \MULTIPLICADOR|U0|acc_reg[23] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[23] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~8 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~8_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[6]~12_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [23]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [23]),
	.datad(\MULTIPLICADOR|U1|Soma[6]~12_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~8 .lut_mask = 16'h3210;
defparam \MULTIPLICADOR|U0|acc_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \MULTIPLICADOR|U0|acc_reg[22] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[22] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~9 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~9_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[5]~10_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [22]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [22]),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U1|Soma[5]~10_combout ),
	.datad(\MULTIPLICADOR|U2|Ad~1_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~9 .lut_mask = 16'h3022;
defparam \MULTIPLICADOR|U0|acc_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \MULTIPLICADOR|U0|acc_reg[21] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[21] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~10 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~10_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[4]~8_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [21]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [21]),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[4]~8_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~10 .lut_mask = 16'h3202;
defparam \MULTIPLICADOR|U0|acc_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \MULTIPLICADOR|U0|acc_reg[20] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[20] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~11 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~11_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U1|Soma[3]~6_combout )) # (!\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U0|acc_reg [20])))))

	.dataa(\MULTIPLICADOR|U1|Soma[3]~6_combout ),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [20]),
	.datad(\MULTIPLICADOR|U2|Ad~1_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~11 .lut_mask = 16'h2230;
defparam \MULTIPLICADOR|U0|acc_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \MULTIPLICADOR|U0|acc_reg[19] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[19] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~12 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~12_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[2]~4_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [19]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U2|Load~0_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [19]),
	.datad(\MULTIPLICADOR|U1|Soma[2]~4_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~12 .lut_mask = 16'h3210;
defparam \MULTIPLICADOR|U0|acc_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \MULTIPLICADOR|U0|acc_reg[18] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[18] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~13 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~13_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[1]~2_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [18]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U0|acc_reg [18]),
	.datac(\MULTIPLICADOR|U2|Load~0_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[1]~2_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~13 .lut_mask = 16'h0E04;
defparam \MULTIPLICADOR|U0|acc_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \MULTIPLICADOR|U0|acc_reg[17] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[17] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~14 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~14_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[0]~0_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [17]))))

	.dataa(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datab(\MULTIPLICADOR|U0|acc_reg [17]),
	.datac(\MULTIPLICADOR|U2|Load~0_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[0]~0_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~14 .lut_mask = 16'h0E04;
defparam \MULTIPLICADOR|U0|acc_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \MULTIPLICADOR|U0|acc_reg[16] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[16] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~15 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~15_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [16])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[15]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [16]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [16]),
	.datab(fioA[15]),
	.datac(\MULTIPLICADOR|U2|state.S0~q ),
	.datad(ctrl1[5]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~15 .lut_mask = 16'hACAA;
defparam \MULTIPLICADOR|U0|acc_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \MULTIPLICADOR|U0|acc_reg[15] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[15] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~16 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~16_combout  = (ctrl1[5] & ((\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [15])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((fioA[14]))))) # (!ctrl1[5] & (((\MULTIPLICADOR|U0|acc_reg [15]))))

	.dataa(ctrl1[5]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(\MULTIPLICADOR|U0|acc_reg [15]),
	.datad(fioA[14]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~16 .lut_mask = 16'hF2D0;
defparam \MULTIPLICADOR|U0|acc_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \MULTIPLICADOR|U0|acc_reg[14] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[14] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N7
dffeas \D|output_data[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[13]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[13] .is_wysiwyg = "true";
defparam \D|output_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneiv_lcell_comb \dataOut_D2[13] (
// Equation(s):
// dataOut_D2[13] = LCELL(\D|output_data [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [13]),
	.cin(gnd),
	.combout(dataOut_D2[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[13] .lut_mask = 16'hFF00;
defparam \dataOut_D2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N3
dffeas \Register_File|register~588 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~588 .is_wysiwyg = "true";
defparam \Register_File|register~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N21
dffeas \Register_File|register~844 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~844 .is_wysiwyg = "true";
defparam \Register_File|register~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N2
cycloneiv_lcell_comb \Register_File|register~1922 (
// Equation(s):
// \Register_File|register~1922_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~844_q ))) # (!ctrl0[23] & (\Register_File|register~588_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~588_q ),
	.datad(\Register_File|register~844_q ),
	.cin(gnd),
	.combout(\Register_File|register~1922_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1922 .lut_mask = 16'hDC98;
defparam \Register_File|register~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N15
dffeas \Register_File|register~972 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~972 .is_wysiwyg = "true";
defparam \Register_File|register~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y47_N29
dffeas \Register_File|register~716 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~716 .is_wysiwyg = "true";
defparam \Register_File|register~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1923 (
// Equation(s):
// \Register_File|register~1923_combout  = (\Register_File|register~1922_combout  & ((\Register_File|register~972_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1922_combout  & (((\Register_File|register~716_q  & ctrl0[22]))))

	.dataa(\Register_File|register~1922_combout ),
	.datab(\Register_File|register~972_q ),
	.datac(\Register_File|register~716_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1923_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1923 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N9
dffeas \Register_File|register~812 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~812 .is_wysiwyg = "true";
defparam \Register_File|register~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N31
dffeas \Register_File|register~940 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~940 .is_wysiwyg = "true";
defparam \Register_File|register~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N11
dffeas \Register_File|register~556 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~556 .is_wysiwyg = "true";
defparam \Register_File|register~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N29
dffeas \Register_File|register~684 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~684 .is_wysiwyg = "true";
defparam \Register_File|register~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N10
cycloneiv_lcell_comb \Register_File|register~1924 (
// Equation(s):
// \Register_File|register~1924_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~684_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~556_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~556_q ),
	.datad(\Register_File|register~684_q ),
	.cin(gnd),
	.combout(\Register_File|register~1924_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1924 .lut_mask = 16'hBA98;
defparam \Register_File|register~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1925 (
// Equation(s):
// \Register_File|register~1925_combout  = (ctrl0[23] & ((\Register_File|register~1924_combout  & ((\Register_File|register~940_q ))) # (!\Register_File|register~1924_combout  & (\Register_File|register~812_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1924_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~812_q ),
	.datac(\Register_File|register~940_q ),
	.datad(\Register_File|register~1924_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1925_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1925 .lut_mask = 16'hF588;
defparam \Register_File|register~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \Register_File|register~652 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~652 .is_wysiwyg = "true";
defparam \Register_File|register~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N11
dffeas \Register_File|register~908 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~908 .is_wysiwyg = "true";
defparam \Register_File|register~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N25
dffeas \Register_File|register~524 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~524 .is_wysiwyg = "true";
defparam \Register_File|register~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N11
dffeas \Register_File|register~780 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~780 .is_wysiwyg = "true";
defparam \Register_File|register~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1926 (
// Equation(s):
// \Register_File|register~1926_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~780_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~524_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~524_q ),
	.datad(\Register_File|register~780_q ),
	.cin(gnd),
	.combout(\Register_File|register~1926_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1926 .lut_mask = 16'hBA98;
defparam \Register_File|register~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1927 (
// Equation(s):
// \Register_File|register~1927_combout  = (ctrl0[22] & ((\Register_File|register~1926_combout  & ((\Register_File|register~908_q ))) # (!\Register_File|register~1926_combout  & (\Register_File|register~652_q )))) # (!ctrl0[22] & 
// (((\Register_File|register~1926_combout ))))

	.dataa(\Register_File|register~652_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~908_q ),
	.datad(\Register_File|register~1926_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1927_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1927 .lut_mask = 16'hF388;
defparam \Register_File|register~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1928 (
// Equation(s):
// \Register_File|register~1928_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~1925_combout )) # (!ctrl0[20] & ((\Register_File|register~1927_combout )))))

	.dataa(\Register_File|register~1925_combout ),
	.datab(ctrl0[21]),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~1927_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1928_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1928 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1004feeder (
// Equation(s):
// \Register_File|register~1004feeder_combout  = writeBack[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeBack[12]),
	.cin(gnd),
	.combout(\Register_File|register~1004feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1004feeder .lut_mask = 16'hFF00;
defparam \Register_File|register~1004feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N5
dffeas \Register_File|register~1004 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|register~1004feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1004 .is_wysiwyg = "true";
defparam \Register_File|register~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y48_N25
dffeas \Register_File|register~876 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~876 .is_wysiwyg = "true";
defparam \Register_File|register~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N15
dffeas \Register_File|register~748 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~748 .is_wysiwyg = "true";
defparam \Register_File|register~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N5
dffeas \Register_File|register~620 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~620 .is_wysiwyg = "true";
defparam \Register_File|register~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1929 (
// Equation(s):
// \Register_File|register~1929_combout  = (ctrl0[22] & ((\Register_File|register~748_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~620_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~748_q ),
	.datac(\Register_File|register~620_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1929_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1929 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1930 (
// Equation(s):
// \Register_File|register~1930_combout  = (ctrl0[23] & ((\Register_File|register~1929_combout  & (\Register_File|register~1004_q )) # (!\Register_File|register~1929_combout  & ((\Register_File|register~876_q ))))) # (!ctrl0[23] & 
// (((\Register_File|register~1929_combout ))))

	.dataa(\Register_File|register~1004_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~876_q ),
	.datad(\Register_File|register~1929_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1930_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1930 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1931 (
// Equation(s):
// \Register_File|register~1931_combout  = (\Register_File|register~1928_combout  & (((\Register_File|register~1930_combout ) # (!ctrl0[21])))) # (!\Register_File|register~1928_combout  & (\Register_File|register~1923_combout  & (ctrl0[21])))

	.dataa(\Register_File|register~1923_combout ),
	.datab(\Register_File|register~1928_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1930_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1931_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1931 .lut_mask = 16'hEC2C;
defparam \Register_File|register~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \Register_File|register~396 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~396 .is_wysiwyg = "true";
defparam \Register_File|register~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N9
dffeas \Register_File|register~460 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~460 .is_wysiwyg = "true";
defparam \Register_File|register~460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1919 (
// Equation(s):
// \Register_File|register~1919_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~460_q ))) # (!ctrl0[21] & (\Register_File|register~396_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~396_q ),
	.datad(\Register_File|register~460_q ),
	.cin(gnd),
	.combout(\Register_File|register~1919_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1919 .lut_mask = 16'hDC98;
defparam \Register_File|register~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N17
dffeas \Register_File|register~428 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~428 .is_wysiwyg = "true";
defparam \Register_File|register~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneiv_lcell_comb \Register_File|register~1920 (
// Equation(s):
// \Register_File|register~1920_combout  = (\Register_File|register~1919_combout  & (((\Register_File|register~492_q ) # (!ctrl0[20])))) # (!\Register_File|register~1919_combout  & (\Register_File|register~428_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1919_combout ),
	.datab(\Register_File|register~428_q ),
	.datac(\Register_File|register~492_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1920_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1920 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N9
dffeas \Register_File|register~204 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~204 .is_wysiwyg = "true";
defparam \Register_File|register~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N11
dffeas \Register_File|register~140 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~140 .is_wysiwyg = "true";
defparam \Register_File|register~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1914 (
// Equation(s):
// \Register_File|register~1914_combout  = (ctrl0[21] & ((\Register_File|register~204_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~140_q  & !ctrl0[20]))))

	.dataa(\Register_File|register~204_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~140_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1914_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1914 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \Register_File|register~236 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~236 .is_wysiwyg = "true";
defparam \Register_File|register~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N9
dffeas \Register_File|register~172 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~172 .is_wysiwyg = "true";
defparam \Register_File|register~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1915 (
// Equation(s):
// \Register_File|register~1915_combout  = (\Register_File|register~1914_combout  & (((\Register_File|register~236_q )) # (!ctrl0[20]))) # (!\Register_File|register~1914_combout  & (ctrl0[20] & ((\Register_File|register~172_q ))))

	.dataa(\Register_File|register~1914_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~236_q ),
	.datad(\Register_File|register~172_q ),
	.cin(gnd),
	.combout(\Register_File|register~1915_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1915 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N13
dffeas \Register_File|register~76 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~76 .is_wysiwyg = "true";
defparam \Register_File|register~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N23
dffeas \Register_File|register~12 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~12 .is_wysiwyg = "true";
defparam \Register_File|register~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N9
dffeas \Register_File|register~44 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~44 .is_wysiwyg = "true";
defparam \Register_File|register~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1916 (
// Equation(s):
// \Register_File|register~1916_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~44_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~12_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~12_q ),
	.datad(\Register_File|register~44_q ),
	.cin(gnd),
	.combout(\Register_File|register~1916_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1916 .lut_mask = 16'hBA98;
defparam \Register_File|register~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N15
dffeas \Register_File|register~108 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~108 .is_wysiwyg = "true";
defparam \Register_File|register~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1917 (
// Equation(s):
// \Register_File|register~1917_combout  = (\Register_File|register~1916_combout  & (((\Register_File|register~108_q ) # (!ctrl0[21])))) # (!\Register_File|register~1916_combout  & (\Register_File|register~76_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~76_q ),
	.datab(\Register_File|register~1916_combout ),
	.datac(\Register_File|register~108_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1917_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1917 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1918 (
// Equation(s):
// \Register_File|register~1918_combout  = (ctrl0[22] & ((\Register_File|register~1915_combout ) # ((ctrl0[23])))) # (!ctrl0[22] & (((!ctrl0[23] & \Register_File|register~1917_combout ))))

	.dataa(\Register_File|register~1915_combout ),
	.datab(ctrl0[22]),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1917_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1918_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1918 .lut_mask = 16'hCBC8;
defparam \Register_File|register~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N13
dffeas \Register_File|register~268 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~268 .is_wysiwyg = "true";
defparam \Register_File|register~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N11
dffeas \Register_File|register~300 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~300 .is_wysiwyg = "true";
defparam \Register_File|register~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1912 (
// Equation(s):
// \Register_File|register~1912_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~300_q ))) # (!ctrl0[20] & (\Register_File|register~268_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~268_q ),
	.datad(\Register_File|register~300_q ),
	.cin(gnd),
	.combout(\Register_File|register~1912_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1912 .lut_mask = 16'hDC98;
defparam \Register_File|register~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N27
dffeas \Register_File|register~332 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~332 .is_wysiwyg = "true";
defparam \Register_File|register~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N5
dffeas \Register_File|register~364 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~364 .is_wysiwyg = "true";
defparam \Register_File|register~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1913 (
// Equation(s):
// \Register_File|register~1913_combout  = (\Register_File|register~1912_combout  & (((\Register_File|register~364_q )) # (!ctrl0[21]))) # (!\Register_File|register~1912_combout  & (ctrl0[21] & (\Register_File|register~332_q )))

	.dataa(\Register_File|register~1912_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~332_q ),
	.datad(\Register_File|register~364_q ),
	.cin(gnd),
	.combout(\Register_File|register~1913_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1913 .lut_mask = 16'hEA62;
defparam \Register_File|register~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1921 (
// Equation(s):
// \Register_File|register~1921_combout  = (\Register_File|register~1918_combout  & ((\Register_File|register~1920_combout ) # ((!ctrl0[23])))) # (!\Register_File|register~1918_combout  & (((ctrl0[23] & \Register_File|register~1913_combout ))))

	.dataa(\Register_File|register~1920_combout ),
	.datab(\Register_File|register~1918_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1913_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1921_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1921 .lut_mask = 16'hBC8C;
defparam \Register_File|register~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
cycloneiv_lcell_comb \Register_File|output_data_A~11 (
// Equation(s):
// \Register_File|output_data_A~11_combout  = (\Register_File|register~1931_combout  & ((ctrl0[24]) # ((\Register_File|register~1921_combout  & \Register_File|output_data_A~0_combout )))) # (!\Register_File|register~1931_combout  & 
// (\Register_File|register~1921_combout  & (\Register_File|output_data_A~0_combout )))

	.dataa(\Register_File|register~1931_combout ),
	.datab(\Register_File|register~1921_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~11 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N17
dffeas \Register_File|output_data_A[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[12] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
cycloneiv_lcell_comb \fioA[12] (
// Equation(s):
// fioA[12] = LCELL(\Register_File|output_data_A [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [12]),
	.cin(gnd),
	.combout(fioA[12]),
	.cout());
// synopsys translate_off
defparam \fioA[12] .lut_mask = 16'hFF00;
defparam \fioA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneiv_lcell_comb \dataOut_M1[12] (
// Equation(s):
// dataOut_M1[12] = LCELL((ctrl1[8] & ((dataOut_Imm[12]))) # (!ctrl1[8] & (fioB[12])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[12]),
	.datad(dataOut_Imm[12]),
	.cin(gnd),
	.combout(dataOut_M1[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[12] .lut_mask = 16'hFA50;
defparam \dataOut_M1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneiv_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = ctrl1[6] $ (dataOut_M1[12])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[12]),
	.cin(gnd),
	.combout(\ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'h55AA;
defparam \ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneiv_lcell_comb \ALU|Add0~50 (
// Equation(s):
// \ALU|Add0~50_combout  = (fioA[12] & ((\ALU|Add0~11_combout  & (\ALU|Add0~49  & VCC)) # (!\ALU|Add0~11_combout  & (!\ALU|Add0~49 )))) # (!fioA[12] & ((\ALU|Add0~11_combout  & (!\ALU|Add0~49 )) # (!\ALU|Add0~11_combout  & ((\ALU|Add0~49 ) # (GND)))))
// \ALU|Add0~51  = CARRY((fioA[12] & (!\ALU|Add0~11_combout  & !\ALU|Add0~49 )) # (!fioA[12] & ((!\ALU|Add0~49 ) # (!\ALU|Add0~11_combout ))))

	.dataa(fioA[12]),
	.datab(\ALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~49 ),
	.combout(\ALU|Add0~50_combout ),
	.cout(\ALU|Add0~51 ));
// synopsys translate_off
defparam \ALU|Add0~50 .lut_mask = 16'h9617;
defparam \ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneiv_lcell_comb \ALU|Add0~93 (
// Equation(s):
// \ALU|Add0~93_combout  = (ctrl1[7] & ((fioA[12] & ((dataOut_M1[12]) # (ctrl1[6]))) # (!fioA[12] & (dataOut_M1[12] & ctrl1[6]))))

	.dataa(ctrl1[7]),
	.datab(fioA[12]),
	.datac(dataOut_M1[12]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~93 .lut_mask = 16'hA880;
defparam \ALU|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneiv_lcell_comb \dataOut_ALU[12] (
// Equation(s):
// dataOut_ALU[12] = LCELL((\ALU|Add0~93_combout ) # ((\ALU|Add0~50_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~50_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[12] .lut_mask = 16'hFF0A;
defparam \dataOut_ALU[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N30
cycloneiv_lcell_comb \dataOut_Mult[12] (
// Equation(s):
// dataOut_Mult[12] = LCELL(\MULTIPLICADOR|U0|acc_reg [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[12] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N10
cycloneiv_lcell_comb \dataOut_D1[12] (
// Equation(s):
// dataOut_D1[12] = LCELL((ctrl1[4] & (dataOut_ALU[12])) # (!ctrl1[4] & ((dataOut_Mult[12]))))

	.dataa(gnd),
	.datab(dataOut_ALU[12]),
	.datac(dataOut_Mult[12]),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[12] .lut_mask = 16'hCCF0;
defparam \dataOut_D1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N11
dffeas \D|output_data[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[12]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[12] .is_wysiwyg = "true";
defparam \D|output_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N10
cycloneiv_lcell_comb \dataOut_D2[12] (
// Equation(s):
// dataOut_D2[12] = LCELL(\D|output_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[12] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[12]~input (
	.i(Data_BUS_READ[12]),
	.ibar(gnd),
	.o(\Data_BUS_READ[12]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[12]~input .bus_hold = "false";
defparam \Data_BUS_READ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y46_N1
dffeas \Register_File|register~1005 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1005 .is_wysiwyg = "true";
defparam \Register_File|register~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \Register_File|register~621 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~621 .is_wysiwyg = "true";
defparam \Register_File|register~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N29
dffeas \Register_File|register~877 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~877 .is_wysiwyg = "true";
defparam \Register_File|register~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1301 (
// Equation(s):
// \Register_File|register~1301_combout  = (ctrl0[18] & (((\Register_File|register~877_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~621_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~621_q ),
	.datac(\Register_File|register~877_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1301_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1301 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N29
dffeas \Register_File|register~749 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~749 .is_wysiwyg = "true";
defparam \Register_File|register~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1302 (
// Equation(s):
// \Register_File|register~1302_combout  = (ctrl0[17] & ((\Register_File|register~1301_combout  & (\Register_File|register~1005_q )) # (!\Register_File|register~1301_combout  & ((\Register_File|register~749_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1301_combout ))))

	.dataa(\Register_File|register~1005_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1301_combout ),
	.datad(\Register_File|register~749_q ),
	.cin(gnd),
	.combout(\Register_File|register~1302_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1302 .lut_mask = 16'hBCB0;
defparam \Register_File|register~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \Register_File|register~813 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~813 .is_wysiwyg = "true";
defparam \Register_File|register~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N31
dffeas \Register_File|register~557 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~557 .is_wysiwyg = "true";
defparam \Register_File|register~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneiv_lcell_comb \Register_File|register~1294 (
// Equation(s):
// \Register_File|register~1294_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~813_q )) # (!ctrl0[18] & ((\Register_File|register~557_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~813_q ),
	.datad(\Register_File|register~557_q ),
	.cin(gnd),
	.combout(\Register_File|register~1294_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1294 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N15
dffeas \Register_File|register~941 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~941 .is_wysiwyg = "true";
defparam \Register_File|register~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \Register_File|register~685 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~685 .is_wysiwyg = "true";
defparam \Register_File|register~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneiv_lcell_comb \Register_File|register~1295 (
// Equation(s):
// \Register_File|register~1295_combout  = (ctrl0[17] & ((\Register_File|register~1294_combout  & (\Register_File|register~941_q )) # (!\Register_File|register~1294_combout  & ((\Register_File|register~685_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1294_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1294_combout ),
	.datac(\Register_File|register~941_q ),
	.datad(\Register_File|register~685_q ),
	.cin(gnd),
	.combout(\Register_File|register~1295_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1295 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N21
dffeas \Register_File|register~653 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~653 .is_wysiwyg = "true";
defparam \Register_File|register~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N3
dffeas \Register_File|register~525 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~525 .is_wysiwyg = "true";
defparam \Register_File|register~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1298 (
// Equation(s):
// \Register_File|register~1298_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~653_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~525_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~653_q ),
	.datad(\Register_File|register~525_q ),
	.cin(gnd),
	.combout(\Register_File|register~1298_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1298 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N21
dffeas \Register_File|register~781 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~781 .is_wysiwyg = "true";
defparam \Register_File|register~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N3
dffeas \Register_File|register~909 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~909 .is_wysiwyg = "true";
defparam \Register_File|register~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1299 (
// Equation(s):
// \Register_File|register~1299_combout  = (\Register_File|register~1298_combout  & (((\Register_File|register~909_q )) # (!ctrl0[18]))) # (!\Register_File|register~1298_combout  & (ctrl0[18] & (\Register_File|register~781_q )))

	.dataa(\Register_File|register~1298_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~781_q ),
	.datad(\Register_File|register~909_q ),
	.cin(gnd),
	.combout(\Register_File|register~1299_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1299 .lut_mask = 16'hEA62;
defparam \Register_File|register~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N11
dffeas \Register_File|register~973 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~973 .is_wysiwyg = "true";
defparam \Register_File|register~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y51_N19
dffeas \Register_File|register~589 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~589 .is_wysiwyg = "true";
defparam \Register_File|register~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1296 (
// Equation(s):
// \Register_File|register~1296_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~717_q ))) # (!ctrl0[17] & (\Register_File|register~589_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~589_q ),
	.datac(\Register_File|register~717_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1296_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1296 .lut_mask = 16'hFA44;
defparam \Register_File|register~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N1
dffeas \Register_File|register~845 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~845 .is_wysiwyg = "true";
defparam \Register_File|register~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1297 (
// Equation(s):
// \Register_File|register~1297_combout  = (\Register_File|register~1296_combout  & ((\Register_File|register~973_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1296_combout  & (((\Register_File|register~845_q  & ctrl0[18]))))

	.dataa(\Register_File|register~973_q ),
	.datab(\Register_File|register~1296_combout ),
	.datac(\Register_File|register~845_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1297_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1297 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1300 (
// Equation(s):
// \Register_File|register~1300_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1297_combout ))) # (!ctrl0[16] & (\Register_File|register~1299_combout ))))

	.dataa(\Register_File|register~1299_combout ),
	.datab(ctrl0[15]),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1297_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1300_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1300 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1303 (
// Equation(s):
// \Register_File|register~1303_combout  = (ctrl0[15] & ((\Register_File|register~1300_combout  & (\Register_File|register~1302_combout )) # (!\Register_File|register~1300_combout  & ((\Register_File|register~1295_combout ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1300_combout ))))

	.dataa(\Register_File|register~1302_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~1295_combout ),
	.datad(\Register_File|register~1300_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1303_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1303 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N23
dffeas \Register_File|register~365 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~365 .is_wysiwyg = "true";
defparam \Register_File|register~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N5
dffeas \Register_File|register~269 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~269 .is_wysiwyg = "true";
defparam \Register_File|register~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N15
dffeas \Register_File|register~333 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~333 .is_wysiwyg = "true";
defparam \Register_File|register~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1286 (
// Equation(s):
// \Register_File|register~1286_combout  = (ctrl0[16] & (((\Register_File|register~333_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~269_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~269_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~333_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1286_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1286 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N21
dffeas \Register_File|register~301 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~301 .is_wysiwyg = "true";
defparam \Register_File|register~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1287 (
// Equation(s):
// \Register_File|register~1287_combout  = (\Register_File|register~1286_combout  & ((\Register_File|register~365_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1286_combout  & (((\Register_File|register~301_q  & ctrl0[15]))))

	.dataa(\Register_File|register~365_q ),
	.datab(\Register_File|register~1286_combout ),
	.datac(\Register_File|register~301_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1287_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1287 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N23
dffeas \Register_File|register~109 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~109 .is_wysiwyg = "true";
defparam \Register_File|register~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \Register_File|register~45 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~45 .is_wysiwyg = "true";
defparam \Register_File|register~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N21
dffeas \Register_File|register~13 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~13 .is_wysiwyg = "true";
defparam \Register_File|register~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N13
dffeas \Register_File|register~77 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~77 .is_wysiwyg = "true";
defparam \Register_File|register~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1288 (
// Equation(s):
// \Register_File|register~1288_combout  = (ctrl0[16] & (((\Register_File|register~77_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~13_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~13_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~77_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1288_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1288 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1289 (
// Equation(s):
// \Register_File|register~1289_combout  = (ctrl0[15] & ((\Register_File|register~1288_combout  & (\Register_File|register~109_q )) # (!\Register_File|register~1288_combout  & ((\Register_File|register~45_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1288_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~109_q ),
	.datac(\Register_File|register~45_q ),
	.datad(\Register_File|register~1288_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1289_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1289 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1290 (
// Equation(s):
// \Register_File|register~1290_combout  = (ctrl0[18] & ((\Register_File|register~1287_combout ) # ((ctrl0[17])))) # (!ctrl0[18] & (((\Register_File|register~1289_combout  & !ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1287_combout ),
	.datac(\Register_File|register~1289_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1290_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1290 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N11
dffeas \Register_File|register~205 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~205 .is_wysiwyg = "true";
defparam \Register_File|register~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N3
dffeas \Register_File|register~141 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~141 .is_wysiwyg = "true";
defparam \Register_File|register~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N21
dffeas \Register_File|register~173 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~173 .is_wysiwyg = "true";
defparam \Register_File|register~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1284 (
// Equation(s):
// \Register_File|register~1284_combout  = (ctrl0[15] & (((\Register_File|register~173_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~141_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~141_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~173_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1284_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1284 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N3
dffeas \Register_File|register~237 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~237 .is_wysiwyg = "true";
defparam \Register_File|register~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N2
cycloneiv_lcell_comb \Register_File|register~1285 (
// Equation(s):
// \Register_File|register~1285_combout  = (\Register_File|register~1284_combout  & (((\Register_File|register~237_q ) # (!ctrl0[16])))) # (!\Register_File|register~1284_combout  & (\Register_File|register~205_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~205_q ),
	.datab(\Register_File|register~1284_combout ),
	.datac(\Register_File|register~237_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1285_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1285 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N27
dffeas \Register_File|register~397 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~397 .is_wysiwyg = "true";
defparam \Register_File|register~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N13
dffeas \Register_File|register~429 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~429 .is_wysiwyg = "true";
defparam \Register_File|register~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1291 (
// Equation(s):
// \Register_File|register~1291_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~429_q ))) # (!ctrl0[15] & (\Register_File|register~397_q ))))

	.dataa(\Register_File|register~397_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~429_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1291_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1291 .lut_mask = 16'hFC22;
defparam \Register_File|register~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N3
dffeas \Register_File|register~461 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~461 .is_wysiwyg = "true";
defparam \Register_File|register~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N29
dffeas \Register_File|register~493 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~493 .is_wysiwyg = "true";
defparam \Register_File|register~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N2
cycloneiv_lcell_comb \Register_File|register~1292 (
// Equation(s):
// \Register_File|register~1292_combout  = (ctrl0[16] & ((\Register_File|register~1291_combout  & ((\Register_File|register~493_q ))) # (!\Register_File|register~1291_combout  & (\Register_File|register~461_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1291_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1291_combout ),
	.datac(\Register_File|register~461_q ),
	.datad(\Register_File|register~493_q ),
	.cin(gnd),
	.combout(\Register_File|register~1292_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1292 .lut_mask = 16'hEC64;
defparam \Register_File|register~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1293 (
// Equation(s):
// \Register_File|register~1293_combout  = (\Register_File|register~1290_combout  & (((\Register_File|register~1292_combout ) # (!ctrl0[17])))) # (!\Register_File|register~1290_combout  & (\Register_File|register~1285_combout  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1290_combout ),
	.datab(\Register_File|register~1285_combout ),
	.datac(\Register_File|register~1292_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1293_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1293 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneiv_lcell_comb \Register_File|output_data_B~14 (
// Equation(s):
// \Register_File|output_data_B~14_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1293_combout ) # ((ctrl0[19] & \Register_File|register~1303_combout )))) # (!\Register_File|output_data_B~0_combout  & (ctrl0[19] & 
// (\Register_File|register~1303_combout )))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(ctrl0[19]),
	.datac(\Register_File|register~1303_combout ),
	.datad(\Register_File|register~1293_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~14 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \Register_File|output_data_B[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~14_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[13] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneiv_lcell_comb \fioB[13] (
// Equation(s):
// fioB[13] = LCELL(\Register_File|output_data_B [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[13]),
	.cout());
// synopsys translate_off
defparam \fioB[13] .lut_mask = 16'hF0F0;
defparam \fioB[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \Register_File|register~622 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~622 .is_wysiwyg = "true";
defparam \Register_File|register~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \Register_File|register~750 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~750 .is_wysiwyg = "true";
defparam \Register_File|register~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneiv_lcell_comb \Register_File|register~1321 (
// Equation(s):
// \Register_File|register~1321_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~750_q ))) # (!ctrl0[17] & (\Register_File|register~622_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~622_q ),
	.datac(\Register_File|register~750_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1321_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1321 .lut_mask = 16'hFA44;
defparam \Register_File|register~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N1
dffeas \Register_File|register~1006 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1006 .is_wysiwyg = "true";
defparam \Register_File|register~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N19
dffeas \Register_File|register~878 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~878 .is_wysiwyg = "true";
defparam \Register_File|register~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1322 (
// Equation(s):
// \Register_File|register~1322_combout  = (ctrl0[18] & ((\Register_File|register~1321_combout  & (\Register_File|register~1006_q )) # (!\Register_File|register~1321_combout  & ((\Register_File|register~878_q ))))) # (!ctrl0[18] & 
// (\Register_File|register~1321_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1321_combout ),
	.datac(\Register_File|register~1006_q ),
	.datad(\Register_File|register~878_q ),
	.cin(gnd),
	.combout(\Register_File|register~1322_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1322 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N31
dffeas \Register_File|register~910 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~910 .is_wysiwyg = "true";
defparam \Register_File|register~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N9
dffeas \Register_File|register~654 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~654 .is_wysiwyg = "true";
defparam \Register_File|register~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N15
dffeas \Register_File|register~526 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~526 .is_wysiwyg = "true";
defparam \Register_File|register~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N25
dffeas \Register_File|register~782 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~782 .is_wysiwyg = "true";
defparam \Register_File|register~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1318 (
// Equation(s):
// \Register_File|register~1318_combout  = (ctrl0[18] & (((\Register_File|register~782_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~526_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~526_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~782_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1318_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1318 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1319 (
// Equation(s):
// \Register_File|register~1319_combout  = (ctrl0[17] & ((\Register_File|register~1318_combout  & (\Register_File|register~910_q )) # (!\Register_File|register~1318_combout  & ((\Register_File|register~654_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1318_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~910_q ),
	.datac(\Register_File|register~654_q ),
	.datad(\Register_File|register~1318_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1319_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1319 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N11
dffeas \Register_File|register~942 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~942 .is_wysiwyg = "true";
defparam \Register_File|register~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N23
dffeas \Register_File|register~558 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~558 .is_wysiwyg = "true";
defparam \Register_File|register~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N17
dffeas \Register_File|register~686 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~686 .is_wysiwyg = "true";
defparam \Register_File|register~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1316 (
// Equation(s):
// \Register_File|register~1316_combout  = (ctrl0[17] & (((\Register_File|register~686_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~558_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~558_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~686_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1316_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1316 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1317 (
// Equation(s):
// \Register_File|register~1317_combout  = (\Register_File|register~1316_combout  & ((\Register_File|register~942_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1316_combout  & (((\Register_File|register~814_q  & ctrl0[18]))))

	.dataa(\Register_File|register~942_q ),
	.datab(\Register_File|register~1316_combout ),
	.datac(\Register_File|register~814_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1317_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1317 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1320 (
// Equation(s):
// \Register_File|register~1320_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1317_combout ))) # (!ctrl0[15] & (\Register_File|register~1319_combout ))))

	.dataa(\Register_File|register~1319_combout ),
	.datab(ctrl0[16]),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1317_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1320_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1320 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N23
dffeas \Register_File|register~590 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~590 .is_wysiwyg = "true";
defparam \Register_File|register~590 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y47_N1
dffeas \Register_File|register~846 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~846 .is_wysiwyg = "true";
defparam \Register_File|register~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1314 (
// Equation(s):
// \Register_File|register~1314_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~846_q ))) # (!ctrl0[18] & (\Register_File|register~590_q ))))

	.dataa(\Register_File|register~590_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~846_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1314_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1314 .lut_mask = 16'hFC22;
defparam \Register_File|register~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N19
dffeas \Register_File|register~974 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~974 .is_wysiwyg = "true";
defparam \Register_File|register~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y47_N1
dffeas \Register_File|register~718 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~718 .is_wysiwyg = "true";
defparam \Register_File|register~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1315 (
// Equation(s):
// \Register_File|register~1315_combout  = (\Register_File|register~1314_combout  & (((\Register_File|register~974_q )) # (!ctrl0[17]))) # (!\Register_File|register~1314_combout  & (ctrl0[17] & ((\Register_File|register~718_q ))))

	.dataa(\Register_File|register~1314_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~974_q ),
	.datad(\Register_File|register~718_q ),
	.cin(gnd),
	.combout(\Register_File|register~1315_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1315 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneiv_lcell_comb \Register_File|register~1323 (
// Equation(s):
// \Register_File|register~1323_combout  = (\Register_File|register~1320_combout  & ((\Register_File|register~1322_combout ) # ((!ctrl0[16])))) # (!\Register_File|register~1320_combout  & (((\Register_File|register~1315_combout  & ctrl0[16]))))

	.dataa(\Register_File|register~1322_combout ),
	.datab(\Register_File|register~1320_combout ),
	.datac(\Register_File|register~1315_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1323_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1323 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \Register_File|register~494 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~494 .is_wysiwyg = "true";
defparam \Register_File|register~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N23
dffeas \Register_File|register~462 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~462 .is_wysiwyg = "true";
defparam \Register_File|register~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N23
dffeas \Register_File|register~398 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~398 .is_wysiwyg = "true";
defparam \Register_File|register~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1311 (
// Equation(s):
// \Register_File|register~1311_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~462_q )) # (!ctrl0[16] & ((\Register_File|register~398_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~462_q ),
	.datad(\Register_File|register~398_q ),
	.cin(gnd),
	.combout(\Register_File|register~1311_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1311 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N1
dffeas \Register_File|register~430 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~430 .is_wysiwyg = "true";
defparam \Register_File|register~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1312 (
// Equation(s):
// \Register_File|register~1312_combout  = (\Register_File|register~1311_combout  & ((\Register_File|register~494_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1311_combout  & (((\Register_File|register~430_q  & ctrl0[15]))))

	.dataa(\Register_File|register~494_q ),
	.datab(\Register_File|register~1311_combout ),
	.datac(\Register_File|register~430_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1312_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1312 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N27
dffeas \Register_File|register~110 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~110 .is_wysiwyg = "true";
defparam \Register_File|register~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N25
dffeas \Register_File|register~78 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~78 .is_wysiwyg = "true";
defparam \Register_File|register~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N27
dffeas \Register_File|register~14 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~14 .is_wysiwyg = "true";
defparam \Register_File|register~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N25
dffeas \Register_File|register~46 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~46 .is_wysiwyg = "true";
defparam \Register_File|register~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1308 (
// Equation(s):
// \Register_File|register~1308_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~46_q ))) # (!ctrl0[15] & (\Register_File|register~14_q ))))

	.dataa(\Register_File|register~14_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~46_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1308_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1308 .lut_mask = 16'hFC22;
defparam \Register_File|register~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1309 (
// Equation(s):
// \Register_File|register~1309_combout  = (ctrl0[16] & ((\Register_File|register~1308_combout  & (\Register_File|register~110_q )) # (!\Register_File|register~1308_combout  & ((\Register_File|register~78_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1308_combout ))))

	.dataa(\Register_File|register~110_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~78_q ),
	.datad(\Register_File|register~1308_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1309_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1309 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N15
dffeas \Register_File|register~142 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~142 .is_wysiwyg = "true";
defparam \Register_File|register~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N13
dffeas \Register_File|register~206 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~206 .is_wysiwyg = "true";
defparam \Register_File|register~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1306 (
// Equation(s):
// \Register_File|register~1306_combout  = (ctrl0[16] & (((\Register_File|register~206_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~142_q  & ((!ctrl0[15]))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~142_q ),
	.datac(\Register_File|register~206_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1306_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1306 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N1
dffeas \Register_File|register~174 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~174 .is_wysiwyg = "true";
defparam \Register_File|register~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \Register_File|register~238 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~238 .is_wysiwyg = "true";
defparam \Register_File|register~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1307 (
// Equation(s):
// \Register_File|register~1307_combout  = (\Register_File|register~1306_combout  & (((\Register_File|register~238_q )) # (!ctrl0[15]))) # (!\Register_File|register~1306_combout  & (ctrl0[15] & (\Register_File|register~174_q )))

	.dataa(\Register_File|register~1306_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~174_q ),
	.datad(\Register_File|register~238_q ),
	.cin(gnd),
	.combout(\Register_File|register~1307_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1307 .lut_mask = 16'hEA62;
defparam \Register_File|register~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1310 (
// Equation(s):
// \Register_File|register~1310_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~1307_combout ))) # (!ctrl0[17] & (\Register_File|register~1309_combout ))))

	.dataa(\Register_File|register~1309_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1307_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1310_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1310 .lut_mask = 16'hFC22;
defparam \Register_File|register~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \Register_File|register~334 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~334 .is_wysiwyg = "true";
defparam \Register_File|register~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y47_N19
dffeas \Register_File|register~366 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~366 .is_wysiwyg = "true";
defparam \Register_File|register~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N31
dffeas \Register_File|register~270 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~270 .is_wysiwyg = "true";
defparam \Register_File|register~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N23
dffeas \Register_File|register~302 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~302 .is_wysiwyg = "true";
defparam \Register_File|register~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1304 (
// Equation(s):
// \Register_File|register~1304_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~302_q ))) # (!ctrl0[15] & (\Register_File|register~270_q ))))

	.dataa(\Register_File|register~270_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~302_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1304_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1304 .lut_mask = 16'hFC22;
defparam \Register_File|register~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1305 (
// Equation(s):
// \Register_File|register~1305_combout  = (ctrl0[16] & ((\Register_File|register~1304_combout  & ((\Register_File|register~366_q ))) # (!\Register_File|register~1304_combout  & (\Register_File|register~334_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1304_combout ))))

	.dataa(\Register_File|register~334_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~366_q ),
	.datad(\Register_File|register~1304_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1305_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1305 .lut_mask = 16'hF388;
defparam \Register_File|register~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1313 (
// Equation(s):
// \Register_File|register~1313_combout  = (ctrl0[18] & ((\Register_File|register~1310_combout  & (\Register_File|register~1312_combout )) # (!\Register_File|register~1310_combout  & ((\Register_File|register~1305_combout ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1310_combout ))))

	.dataa(\Register_File|register~1312_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1310_combout ),
	.datad(\Register_File|register~1305_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1313_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1313 .lut_mask = 16'hBCB0;
defparam \Register_File|register~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneiv_lcell_comb \Register_File|output_data_B~15 (
// Equation(s):
// \Register_File|output_data_B~15_combout  = (ctrl0[19] & ((\Register_File|register~1323_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1313_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// ((\Register_File|register~1313_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1323_combout ),
	.datad(\Register_File|register~1313_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~15 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \Register_File|output_data_B[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~15_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[14] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneiv_lcell_comb \fioB[14] (
// Equation(s):
// fioB[14] = LCELL(\Register_File|output_data_B [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[14]),
	.cout());
// synopsys translate_off
defparam \fioB[14] .lut_mask = 16'hF0F0;
defparam \fioB[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneiv_lcell_comb \dataOut_M1[16] (
// Equation(s):
// dataOut_M1[16] = LCELL((ctrl1[8] & ((dataOut_Imm[16]))) # (!ctrl1[8] & (fioB[16])))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(fioB[16]),
	.datad(dataOut_Imm[16]),
	.cin(gnd),
	.combout(dataOut_M1[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[16] .lut_mask = 16'hFC30;
defparam \dataOut_M1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N31
dffeas \Register_File|register~368 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~368 .is_wysiwyg = "true";
defparam \Register_File|register~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N23
dffeas \Register_File|register~336 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~336 .is_wysiwyg = "true";
defparam \Register_File|register~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N1
dffeas \Register_File|register~272 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~272 .is_wysiwyg = "true";
defparam \Register_File|register~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N29
dffeas \Register_File|register~304 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~304 .is_wysiwyg = "true";
defparam \Register_File|register~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1832 (
// Equation(s):
// \Register_File|register~1832_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~304_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~272_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~272_q ),
	.datad(\Register_File|register~304_q ),
	.cin(gnd),
	.combout(\Register_File|register~1832_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1832 .lut_mask = 16'hBA98;
defparam \Register_File|register~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1833 (
// Equation(s):
// \Register_File|register~1833_combout  = (ctrl0[21] & ((\Register_File|register~1832_combout  & (\Register_File|register~368_q )) # (!\Register_File|register~1832_combout  & ((\Register_File|register~336_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~1832_combout ))))

	.dataa(\Register_File|register~368_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~336_q ),
	.datad(\Register_File|register~1832_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1833_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1833 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N5
dffeas \Register_File|register~208 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~208 .is_wysiwyg = "true";
defparam \Register_File|register~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N7
dffeas \Register_File|register~144 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~144 .is_wysiwyg = "true";
defparam \Register_File|register~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
cycloneiv_lcell_comb \Register_File|register~1834 (
// Equation(s):
// \Register_File|register~1834_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~208_q )) # (!ctrl0[21] & ((\Register_File|register~144_q )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~208_q ),
	.datac(\Register_File|register~144_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1834_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1834 .lut_mask = 16'hEE50;
defparam \Register_File|register~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N9
dffeas \Register_File|register~176 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~176 .is_wysiwyg = "true";
defparam \Register_File|register~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1835 (
// Equation(s):
// \Register_File|register~1835_combout  = (\Register_File|register~1834_combout  & (((\Register_File|register~240_q ) # (!ctrl0[20])))) # (!\Register_File|register~1834_combout  & (\Register_File|register~176_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1834_combout ),
	.datab(\Register_File|register~176_q ),
	.datac(\Register_File|register~240_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1835_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1835 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N27
dffeas \Register_File|register~80 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~80 .is_wysiwyg = "true";
defparam \Register_File|register~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y46_N25
dffeas \Register_File|register~112 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~112 .is_wysiwyg = "true";
defparam \Register_File|register~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N7
dffeas \Register_File|register~16 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~16 .is_wysiwyg = "true";
defparam \Register_File|register~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N21
dffeas \Register_File|register~48 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~48 .is_wysiwyg = "true";
defparam \Register_File|register~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1836 (
// Equation(s):
// \Register_File|register~1836_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~48_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~16_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~16_q ),
	.datad(\Register_File|register~48_q ),
	.cin(gnd),
	.combout(\Register_File|register~1836_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1836 .lut_mask = 16'hBA98;
defparam \Register_File|register~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1837 (
// Equation(s):
// \Register_File|register~1837_combout  = (ctrl0[21] & ((\Register_File|register~1836_combout  & ((\Register_File|register~112_q ))) # (!\Register_File|register~1836_combout  & (\Register_File|register~80_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~1836_combout ))))

	.dataa(\Register_File|register~80_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~112_q ),
	.datad(\Register_File|register~1836_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1837_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1837 .lut_mask = 16'hF388;
defparam \Register_File|register~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1838 (
// Equation(s):
// \Register_File|register~1838_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~1835_combout )) # (!ctrl0[22] & ((\Register_File|register~1837_combout )))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1835_combout ),
	.datad(\Register_File|register~1837_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1838_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1838 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \Register_File|register~400 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~400 .is_wysiwyg = "true";
defparam \Register_File|register~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N23
dffeas \Register_File|register~464 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~464 .is_wysiwyg = "true";
defparam \Register_File|register~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1839 (
// Equation(s):
// \Register_File|register~1839_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~464_q ))) # (!ctrl0[21] & (\Register_File|register~400_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~400_q ),
	.datad(\Register_File|register~464_q ),
	.cin(gnd),
	.combout(\Register_File|register~1839_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1839 .lut_mask = 16'hDC98;
defparam \Register_File|register~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \Register_File|register~496 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~496 .is_wysiwyg = "true";
defparam \Register_File|register~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N9
dffeas \Register_File|register~432 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~432 .is_wysiwyg = "true";
defparam \Register_File|register~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1840 (
// Equation(s):
// \Register_File|register~1840_combout  = (ctrl0[20] & ((\Register_File|register~1839_combout  & (\Register_File|register~496_q )) # (!\Register_File|register~1839_combout  & ((\Register_File|register~432_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~1839_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1839_combout ),
	.datac(\Register_File|register~496_q ),
	.datad(\Register_File|register~432_q ),
	.cin(gnd),
	.combout(\Register_File|register~1840_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1840 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1841 (
// Equation(s):
// \Register_File|register~1841_combout  = (ctrl0[23] & ((\Register_File|register~1838_combout  & ((\Register_File|register~1840_combout ))) # (!\Register_File|register~1838_combout  & (\Register_File|register~1833_combout )))) # (!ctrl0[23] & 
// (((\Register_File|register~1838_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1833_combout ),
	.datac(\Register_File|register~1838_combout ),
	.datad(\Register_File|register~1840_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1841_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1841 .lut_mask = 16'hF858;
defparam \Register_File|register~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N13
dffeas \Register_File|register~848 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~848 .is_wysiwyg = "true";
defparam \Register_File|register~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N19
dffeas \Register_File|register~592 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~592 .is_wysiwyg = "true";
defparam \Register_File|register~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1842 (
// Equation(s):
// \Register_File|register~1842_combout  = (ctrl0[23] & ((\Register_File|register~848_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~592_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~848_q ),
	.datac(\Register_File|register~592_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1842_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1842 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N25
dffeas \Register_File|register~720 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~720 .is_wysiwyg = "true";
defparam \Register_File|register~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N31
dffeas \Register_File|register~976 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~976 .is_wysiwyg = "true";
defparam \Register_File|register~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1843 (
// Equation(s):
// \Register_File|register~1843_combout  = (ctrl0[22] & ((\Register_File|register~1842_combout  & ((\Register_File|register~976_q ))) # (!\Register_File|register~1842_combout  & (\Register_File|register~720_q )))) # (!ctrl0[22] & 
// (\Register_File|register~1842_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1842_combout ),
	.datac(\Register_File|register~720_q ),
	.datad(\Register_File|register~976_q ),
	.cin(gnd),
	.combout(\Register_File|register~1843_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1843 .lut_mask = 16'hEC64;
defparam \Register_File|register~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N31
dffeas \Register_File|register~752 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~752 .is_wysiwyg = "true";
defparam \Register_File|register~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N29
dffeas \Register_File|register~624 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~624 .is_wysiwyg = "true";
defparam \Register_File|register~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1849 (
// Equation(s):
// \Register_File|register~1849_combout  = (ctrl0[22] & ((\Register_File|register~752_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~624_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~752_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~624_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1849_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1849 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N17
dffeas \Register_File|register~880 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~880 .is_wysiwyg = "true";
defparam \Register_File|register~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N3
dffeas \Register_File|register~1008 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1008 .is_wysiwyg = "true";
defparam \Register_File|register~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1850 (
// Equation(s):
// \Register_File|register~1850_combout  = (\Register_File|register~1849_combout  & (((\Register_File|register~1008_q )) # (!ctrl0[23]))) # (!\Register_File|register~1849_combout  & (ctrl0[23] & (\Register_File|register~880_q )))

	.dataa(\Register_File|register~1849_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~880_q ),
	.datad(\Register_File|register~1008_q ),
	.cin(gnd),
	.combout(\Register_File|register~1850_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1850 .lut_mask = 16'hEA62;
defparam \Register_File|register~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N25
dffeas \Register_File|register~816 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~816 .is_wysiwyg = "true";
defparam \Register_File|register~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N23
dffeas \Register_File|register~944 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~944 .is_wysiwyg = "true";
defparam \Register_File|register~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N9
dffeas \Register_File|register~688 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~688 .is_wysiwyg = "true";
defparam \Register_File|register~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N27
dffeas \Register_File|register~560 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~560 .is_wysiwyg = "true";
defparam \Register_File|register~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1844 (
// Equation(s):
// \Register_File|register~1844_combout  = (ctrl0[22] & ((\Register_File|register~688_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~560_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~688_q ),
	.datac(\Register_File|register~560_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1844_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1844 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1845 (
// Equation(s):
// \Register_File|register~1845_combout  = (ctrl0[23] & ((\Register_File|register~1844_combout  & ((\Register_File|register~944_q ))) # (!\Register_File|register~1844_combout  & (\Register_File|register~816_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1844_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~816_q ),
	.datac(\Register_File|register~944_q ),
	.datad(\Register_File|register~1844_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1845_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1845 .lut_mask = 16'hF588;
defparam \Register_File|register~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N21
dffeas \Register_File|register~784 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~784 .is_wysiwyg = "true";
defparam \Register_File|register~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N27
dffeas \Register_File|register~528 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~528 .is_wysiwyg = "true";
defparam \Register_File|register~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1846 (
// Equation(s):
// \Register_File|register~1846_combout  = (ctrl0[23] & ((\Register_File|register~784_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~528_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~784_q ),
	.datac(\Register_File|register~528_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1846_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1846 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N19
dffeas \Register_File|register~656 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~656 .is_wysiwyg = "true";
defparam \Register_File|register~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \Register_File|register~912 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~912 .is_wysiwyg = "true";
defparam \Register_File|register~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1847 (
// Equation(s):
// \Register_File|register~1847_combout  = (\Register_File|register~1846_combout  & (((\Register_File|register~912_q ) # (!ctrl0[22])))) # (!\Register_File|register~1846_combout  & (\Register_File|register~656_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~1846_combout ),
	.datab(\Register_File|register~656_q ),
	.datac(\Register_File|register~912_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1847_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1847 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1848 (
// Equation(s):
// \Register_File|register~1848_combout  = (ctrl0[20] & ((\Register_File|register~1845_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~1847_combout  & !ctrl0[21]))))

	.dataa(\Register_File|register~1845_combout ),
	.datab(\Register_File|register~1847_combout ),
	.datac(ctrl0[20]),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1848_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1848 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1851 (
// Equation(s):
// \Register_File|register~1851_combout  = (ctrl0[21] & ((\Register_File|register~1848_combout  & ((\Register_File|register~1850_combout ))) # (!\Register_File|register~1848_combout  & (\Register_File|register~1843_combout )))) # (!ctrl0[21] & 
// (((\Register_File|register~1848_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1843_combout ),
	.datac(\Register_File|register~1850_combout ),
	.datad(\Register_File|register~1848_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1851_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1851 .lut_mask = 16'hF588;
defparam \Register_File|register~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneiv_lcell_comb \Register_File|output_data_A~7 (
// Equation(s):
// \Register_File|output_data_A~7_combout  = (\Register_File|register~1841_combout  & ((\Register_File|output_data_A~0_combout ) # ((ctrl0[24] & \Register_File|register~1851_combout )))) # (!\Register_File|register~1841_combout  & (((ctrl0[24] & 
// \Register_File|register~1851_combout ))))

	.dataa(\Register_File|register~1841_combout ),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(ctrl0[24]),
	.datad(\Register_File|register~1851_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~7 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N7
dffeas \Register_File|output_data_A[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[16] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneiv_lcell_comb \fioA[16] (
// Equation(s):
// fioA[16] = LCELL(\Register_File|output_data_A [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [16]),
	.cin(gnd),
	.combout(fioA[16]),
	.cout());
// synopsys translate_off
defparam \fioA[16] .lut_mask = 16'hFF00;
defparam \fioA[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneiv_lcell_comb \ALU|Add0~83 (
// Equation(s):
// \ALU|Add0~83_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[16]) # (fioA[16]))) # (!ctrl1[6] & (dataOut_M1[16] & fioA[16]))))

	.dataa(ctrl1[6]),
	.datab(dataOut_M1[16]),
	.datac(fioA[16]),
	.datad(ctrl1[7]),
	.cin(gnd),
	.combout(\ALU|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~83 .lut_mask = 16'hE800;
defparam \ALU|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneiv_lcell_comb \ALU|Add0~7 (
// Equation(s):
// \ALU|Add0~7_combout  = ctrl1[6] $ (dataOut_M1[16])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[16]),
	.cin(gnd),
	.combout(\ALU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~7 .lut_mask = 16'h55AA;
defparam \ALU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneiv_lcell_comb \ALU|Add0~56 (
// Equation(s):
// \ALU|Add0~56_combout  = ((\ALU|Add0~8_combout  $ (fioA[15] $ (!\ALU|Add0~55 )))) # (GND)
// \ALU|Add0~57  = CARRY((\ALU|Add0~8_combout  & ((fioA[15]) # (!\ALU|Add0~55 ))) # (!\ALU|Add0~8_combout  & (fioA[15] & !\ALU|Add0~55 )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(fioA[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~55 ),
	.combout(\ALU|Add0~56_combout ),
	.cout(\ALU|Add0~57 ));
// synopsys translate_off
defparam \ALU|Add0~56 .lut_mask = 16'h698E;
defparam \ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneiv_lcell_comb \ALU|Add0~58 (
// Equation(s):
// \ALU|Add0~58_combout  = (\ALU|Add0~7_combout  & ((fioA[16] & (\ALU|Add0~57  & VCC)) # (!fioA[16] & (!\ALU|Add0~57 )))) # (!\ALU|Add0~7_combout  & ((fioA[16] & (!\ALU|Add0~57 )) # (!fioA[16] & ((\ALU|Add0~57 ) # (GND)))))
// \ALU|Add0~59  = CARRY((\ALU|Add0~7_combout  & (!fioA[16] & !\ALU|Add0~57 )) # (!\ALU|Add0~7_combout  & ((!\ALU|Add0~57 ) # (!fioA[16]))))

	.dataa(\ALU|Add0~7_combout ),
	.datab(fioA[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~57 ),
	.combout(\ALU|Add0~58_combout ),
	.cout(\ALU|Add0~59 ));
// synopsys translate_off
defparam \ALU|Add0~58 .lut_mask = 16'h9617;
defparam \ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneiv_lcell_comb \dataOut_ALU[16] (
// Equation(s):
// dataOut_ALU[16] = LCELL((\ALU|Add0~83_combout ) # ((!ctrl1[7] & \ALU|Add0~58_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~83_combout ),
	.datad(\ALU|Add0~58_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[16] .lut_mask = 16'hF5F0;
defparam \dataOut_ALU[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneiv_lcell_comb \dataOut_Mult[16] (
// Equation(s):
// dataOut_Mult[16] = LCELL(\MULTIPLICADOR|U0|acc_reg [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [16]),
	.cin(gnd),
	.combout(dataOut_Mult[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[16] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneiv_lcell_comb \dataOut_D1[16] (
// Equation(s):
// dataOut_D1[16] = LCELL((ctrl1[4] & (dataOut_ALU[16])) # (!ctrl1[4] & ((dataOut_Mult[16]))))

	.dataa(dataOut_ALU[16]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[16]),
	.cin(gnd),
	.combout(dataOut_D1[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[16] .lut_mask = 16'hBB88;
defparam \dataOut_D1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \D|output_data[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[16]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[16] .is_wysiwyg = "true";
defparam \D|output_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneiv_lcell_comb \dataOut_D2[16] (
// Equation(s):
// dataOut_D2[16] = LCELL(\D|output_data [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[16] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[16]~input (
	.i(Data_BUS_READ[16]),
	.ibar(gnd),
	.o(\Data_BUS_READ[16]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[16]~input .bus_hold = "false";
defparam \Data_BUS_READ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y46_N0
cycloneiv_ram_block \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ADDR_Decoding|iWE~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({fioB[17],fioB[16],fioB[15],fioB[14],fioB[13],fioB[12],fioB[11],fioB[10],fioB[9]}),
	.portaaddr({addressCorrection_mem2[9],addressCorrection_mem2[8],addressCorrection_mem2[7],addressCorrection_mem2[6],addressCorrection_mem2[5],addressCorrection_mem2[4],addressCorrection_mem2[3],addressCorrection_mem2[2],addressCorrection_mem2[1],addressCorrection_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Data.hex";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|ALTSYNCRAM";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneiv_lcell_comb \dout[16] (
// Equation(s):
// dout[16] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(dout[16]),
	.cout());
// synopsys translate_off
defparam \dout[16] .lut_mask = 16'hFF00;
defparam \dout[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneiv_lcell_comb \dataOut_M3[16] (
// Equation(s):
// dataOut_M3[16] = LCELL((\CS_WB~combout  & ((dout[16]))) # (!\CS_WB~combout  & (\Data_BUS_READ[16]~input_o )))

	.dataa(\Data_BUS_READ[16]~input_o ),
	.datab(gnd),
	.datac(\CS_WB~combout ),
	.datad(dout[16]),
	.cin(gnd),
	.combout(dataOut_M3[16]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[16] .lut_mask = 16'hFA0A;
defparam \dataOut_M3[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneiv_lcell_comb \writeBack[16] (
// Equation(s):
// writeBack[16] = LCELL((ctrl3[2] & (dataOut_D2[16])) # (!ctrl3[2] & ((dataOut_M3[16]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[16]),
	.datad(dataOut_M3[16]),
	.cin(gnd),
	.combout(writeBack[16]),
	.cout());
// synopsys translate_off
defparam \writeBack[16] .lut_mask = 16'hF3C0;
defparam \writeBack[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \Register_File|register~240 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~240 .is_wysiwyg = "true";
defparam \Register_File|register~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1346 (
// Equation(s):
// \Register_File|register~1346_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~208_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~144_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~208_q ),
	.datad(\Register_File|register~144_q ),
	.cin(gnd),
	.combout(\Register_File|register~1346_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1346 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1347 (
// Equation(s):
// \Register_File|register~1347_combout  = (\Register_File|register~1346_combout  & ((\Register_File|register~240_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1346_combout  & (((\Register_File|register~176_q  & ctrl0[15]))))

	.dataa(\Register_File|register~240_q ),
	.datab(\Register_File|register~1346_combout ),
	.datac(\Register_File|register~176_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1347_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1347 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1348 (
// Equation(s):
// \Register_File|register~1348_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~48_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~16_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~48_q ),
	.datad(\Register_File|register~16_q ),
	.cin(gnd),
	.combout(\Register_File|register~1348_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1348 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1349 (
// Equation(s):
// \Register_File|register~1349_combout  = (\Register_File|register~1348_combout  & ((\Register_File|register~112_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1348_combout  & (((\Register_File|register~80_q  & ctrl0[16]))))

	.dataa(\Register_File|register~1348_combout ),
	.datab(\Register_File|register~112_q ),
	.datac(\Register_File|register~80_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1349_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1349 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1350 (
// Equation(s):
// \Register_File|register~1350_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~1347_combout )) # (!ctrl0[17] & ((\Register_File|register~1349_combout )))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1347_combout ),
	.datac(\Register_File|register~1349_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1350_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1350 .lut_mask = 16'hEE50;
defparam \Register_File|register~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1351 (
// Equation(s):
// \Register_File|register~1351_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~464_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~400_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~464_q ),
	.datad(\Register_File|register~400_q ),
	.cin(gnd),
	.combout(\Register_File|register~1351_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1351 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1352 (
// Equation(s):
// \Register_File|register~1352_combout  = (\Register_File|register~1351_combout  & (((\Register_File|register~496_q )) # (!ctrl0[15]))) # (!\Register_File|register~1351_combout  & (ctrl0[15] & (\Register_File|register~432_q )))

	.dataa(\Register_File|register~1351_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~432_q ),
	.datad(\Register_File|register~496_q ),
	.cin(gnd),
	.combout(\Register_File|register~1352_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1352 .lut_mask = 16'hEA62;
defparam \Register_File|register~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1344 (
// Equation(s):
// \Register_File|register~1344_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~304_q ))) # (!ctrl0[15] & (\Register_File|register~272_q ))))

	.dataa(\Register_File|register~272_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~304_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1344_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1344 .lut_mask = 16'hFC22;
defparam \Register_File|register~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneiv_lcell_comb \Register_File|register~1345 (
// Equation(s):
// \Register_File|register~1345_combout  = (ctrl0[16] & ((\Register_File|register~1344_combout  & ((\Register_File|register~368_q ))) # (!\Register_File|register~1344_combout  & (\Register_File|register~336_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1344_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~336_q ),
	.datac(\Register_File|register~368_q ),
	.datad(\Register_File|register~1344_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1345_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1345 .lut_mask = 16'hF588;
defparam \Register_File|register~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1353 (
// Equation(s):
// \Register_File|register~1353_combout  = (ctrl0[18] & ((\Register_File|register~1350_combout  & (\Register_File|register~1352_combout )) # (!\Register_File|register~1350_combout  & ((\Register_File|register~1345_combout ))))) # (!ctrl0[18] & 
// (\Register_File|register~1350_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1350_combout ),
	.datac(\Register_File|register~1352_combout ),
	.datad(\Register_File|register~1345_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1353_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1353 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1354 (
// Equation(s):
// \Register_File|register~1354_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~848_q ))) # (!ctrl0[18] & (\Register_File|register~592_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~592_q ),
	.datac(\Register_File|register~848_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1354_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1354 .lut_mask = 16'hFA44;
defparam \Register_File|register~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1355 (
// Equation(s):
// \Register_File|register~1355_combout  = (ctrl0[17] & ((\Register_File|register~1354_combout  & ((\Register_File|register~976_q ))) # (!\Register_File|register~1354_combout  & (\Register_File|register~720_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1354_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~720_q ),
	.datac(\Register_File|register~976_q ),
	.datad(\Register_File|register~1354_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1355_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1355 .lut_mask = 16'hF588;
defparam \Register_File|register~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1356 (
// Equation(s):
// \Register_File|register~1356_combout  = (ctrl0[17] & (((\Register_File|register~688_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~560_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~560_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~688_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1356_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1356 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1357 (
// Equation(s):
// \Register_File|register~1357_combout  = (\Register_File|register~1356_combout  & ((\Register_File|register~944_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1356_combout  & (((\Register_File|register~816_q  & ctrl0[18]))))

	.dataa(\Register_File|register~944_q ),
	.datab(\Register_File|register~1356_combout ),
	.datac(\Register_File|register~816_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1357_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1357 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1358 (
// Equation(s):
// \Register_File|register~1358_combout  = (ctrl0[18] & (((\Register_File|register~784_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~528_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~528_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~784_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1358_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1358 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1359 (
// Equation(s):
// \Register_File|register~1359_combout  = (ctrl0[17] & ((\Register_File|register~1358_combout  & ((\Register_File|register~912_q ))) # (!\Register_File|register~1358_combout  & (\Register_File|register~656_q )))) # (!ctrl0[17] & 
// (\Register_File|register~1358_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1358_combout ),
	.datac(\Register_File|register~656_q ),
	.datad(\Register_File|register~912_q ),
	.cin(gnd),
	.combout(\Register_File|register~1359_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1359 .lut_mask = 16'hEC64;
defparam \Register_File|register~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1360 (
// Equation(s):
// \Register_File|register~1360_combout  = (ctrl0[15] & ((\Register_File|register~1357_combout ) # ((ctrl0[16])))) # (!ctrl0[15] & (((\Register_File|register~1359_combout  & !ctrl0[16]))))

	.dataa(\Register_File|register~1357_combout ),
	.datab(\Register_File|register~1359_combout ),
	.datac(ctrl0[15]),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1360_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1360 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1361 (
// Equation(s):
// \Register_File|register~1361_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~752_q ))) # (!ctrl0[17] & (\Register_File|register~624_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~624_q ),
	.datac(\Register_File|register~752_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1361_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1361 .lut_mask = 16'hFA44;
defparam \Register_File|register~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1362 (
// Equation(s):
// \Register_File|register~1362_combout  = (\Register_File|register~1361_combout  & (((\Register_File|register~1008_q )) # (!ctrl0[18]))) # (!\Register_File|register~1361_combout  & (ctrl0[18] & ((\Register_File|register~880_q ))))

	.dataa(\Register_File|register~1361_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1008_q ),
	.datad(\Register_File|register~880_q ),
	.cin(gnd),
	.combout(\Register_File|register~1362_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1362 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1363 (
// Equation(s):
// \Register_File|register~1363_combout  = (\Register_File|register~1360_combout  & (((\Register_File|register~1362_combout ) # (!ctrl0[16])))) # (!\Register_File|register~1360_combout  & (\Register_File|register~1355_combout  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1355_combout ),
	.datab(\Register_File|register~1360_combout ),
	.datac(\Register_File|register~1362_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1363_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1363 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneiv_lcell_comb \Register_File|output_data_B~17 (
// Equation(s):
// \Register_File|output_data_B~17_combout  = (\Register_File|register~1353_combout  & ((\Register_File|output_data_B~0_combout ) # ((ctrl0[19] & \Register_File|register~1363_combout )))) # (!\Register_File|register~1353_combout  & (((ctrl0[19] & 
// \Register_File|register~1363_combout ))))

	.dataa(\Register_File|register~1353_combout ),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1363_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~17_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~17 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N5
dffeas \Register_File|output_data_B[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[16] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneiv_lcell_comb \fioB[16] (
// Equation(s):
// fioB[16] = LCELL(\Register_File|output_data_B [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[16]),
	.cout());
// synopsys translate_off
defparam \fioB[16] .lut_mask = 16'hF0F0;
defparam \fioB[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneiv_lcell_comb \dout[12] (
// Equation(s):
// dout[12] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(dout[12]),
	.cout());
// synopsys translate_off
defparam \dout[12] .lut_mask = 16'hFF00;
defparam \dout[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneiv_lcell_comb \dataOut_M3[12] (
// Equation(s):
// dataOut_M3[12] = LCELL((\CS_WB~combout  & ((dout[12]))) # (!\CS_WB~combout  & (\Data_BUS_READ[12]~input_o )))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(\Data_BUS_READ[12]~input_o ),
	.datad(dout[12]),
	.cin(gnd),
	.combout(dataOut_M3[12]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[12] .lut_mask = 16'hFC30;
defparam \dataOut_M3[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneiv_lcell_comb \writeBack[12] (
// Equation(s):
// writeBack[12] = LCELL((ctrl3[2] & (dataOut_D2[12])) # (!ctrl3[2] & ((dataOut_M3[12]))))

	.dataa(dataOut_D2[12]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[12]),
	.cin(gnd),
	.combout(writeBack[12]),
	.cout());
// synopsys translate_off
defparam \writeBack[12] .lut_mask = 16'hAFA0;
defparam \writeBack[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \Register_File|register~492 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~492 .is_wysiwyg = "true";
defparam \Register_File|register~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1271 (
// Equation(s):
// \Register_File|register~1271_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~460_q )) # (!ctrl0[16] & ((\Register_File|register~396_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~460_q ),
	.datad(\Register_File|register~396_q ),
	.cin(gnd),
	.combout(\Register_File|register~1271_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1271 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1272 (
// Equation(s):
// \Register_File|register~1272_combout  = (\Register_File|register~1271_combout  & ((\Register_File|register~492_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1271_combout  & (((\Register_File|register~428_q  & ctrl0[15]))))

	.dataa(\Register_File|register~492_q ),
	.datab(\Register_File|register~1271_combout ),
	.datac(\Register_File|register~428_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1272_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1272 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1264 (
// Equation(s):
// \Register_File|register~1264_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~300_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~268_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~300_q ),
	.datad(\Register_File|register~268_q ),
	.cin(gnd),
	.combout(\Register_File|register~1264_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1264 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1265 (
// Equation(s):
// \Register_File|register~1265_combout  = (ctrl0[16] & ((\Register_File|register~1264_combout  & ((\Register_File|register~364_q ))) # (!\Register_File|register~1264_combout  & (\Register_File|register~332_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1264_combout ))))

	.dataa(\Register_File|register~332_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~364_q ),
	.datad(\Register_File|register~1264_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1265_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1265 .lut_mask = 16'hF388;
defparam \Register_File|register~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1268 (
// Equation(s):
// \Register_File|register~1268_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~44_q ))) # (!ctrl0[15] & (\Register_File|register~12_q ))))

	.dataa(\Register_File|register~12_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~44_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1268_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1268 .lut_mask = 16'hFC22;
defparam \Register_File|register~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1269 (
// Equation(s):
// \Register_File|register~1269_combout  = (\Register_File|register~1268_combout  & ((\Register_File|register~108_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1268_combout  & (((\Register_File|register~76_q  & ctrl0[16]))))

	.dataa(\Register_File|register~1268_combout ),
	.datab(\Register_File|register~108_q ),
	.datac(\Register_File|register~76_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1269_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1269 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1266 (
// Equation(s):
// \Register_File|register~1266_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~204_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~140_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~204_q ),
	.datad(\Register_File|register~140_q ),
	.cin(gnd),
	.combout(\Register_File|register~1266_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1266 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1267 (
// Equation(s):
// \Register_File|register~1267_combout  = (ctrl0[15] & ((\Register_File|register~1266_combout  & ((\Register_File|register~236_q ))) # (!\Register_File|register~1266_combout  & (\Register_File|register~172_q )))) # (!ctrl0[15] & 
// (\Register_File|register~1266_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1266_combout ),
	.datac(\Register_File|register~172_q ),
	.datad(\Register_File|register~236_q ),
	.cin(gnd),
	.combout(\Register_File|register~1267_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1267 .lut_mask = 16'hEC64;
defparam \Register_File|register~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1270 (
// Equation(s):
// \Register_File|register~1270_combout  = (ctrl0[17] & (((\Register_File|register~1267_combout ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~1269_combout  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~1269_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1267_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1270_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1270 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1273 (
// Equation(s):
// \Register_File|register~1273_combout  = (ctrl0[18] & ((\Register_File|register~1270_combout  & (\Register_File|register~1272_combout )) # (!\Register_File|register~1270_combout  & ((\Register_File|register~1265_combout ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1270_combout ))))

	.dataa(\Register_File|register~1272_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1265_combout ),
	.datad(\Register_File|register~1270_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1273_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1273 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1274 (
// Equation(s):
// \Register_File|register~1274_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~844_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~588_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~844_q ),
	.datad(\Register_File|register~588_q ),
	.cin(gnd),
	.combout(\Register_File|register~1274_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1274 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1275 (
// Equation(s):
// \Register_File|register~1275_combout  = (\Register_File|register~1274_combout  & (((\Register_File|register~972_q ) # (!ctrl0[17])))) # (!\Register_File|register~1274_combout  & (\Register_File|register~716_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1274_combout ),
	.datab(\Register_File|register~716_q ),
	.datac(\Register_File|register~972_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1275_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1275 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1281 (
// Equation(s):
// \Register_File|register~1281_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~748_q ))) # (!ctrl0[17] & (\Register_File|register~620_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~620_q ),
	.datac(\Register_File|register~748_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1281_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1281 .lut_mask = 16'hFA44;
defparam \Register_File|register~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1282 (
// Equation(s):
// \Register_File|register~1282_combout  = (\Register_File|register~1281_combout  & ((\Register_File|register~1004_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1281_combout  & (((\Register_File|register~876_q  & ctrl0[18]))))

	.dataa(\Register_File|register~1004_q ),
	.datab(\Register_File|register~876_q ),
	.datac(\Register_File|register~1281_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1282_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1282 .lut_mask = 16'hACF0;
defparam \Register_File|register~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N10
cycloneiv_lcell_comb \Register_File|register~1278 (
// Equation(s):
// \Register_File|register~1278_combout  = (ctrl0[18] & (((\Register_File|register~780_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~524_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~524_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~780_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1278_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1278 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1279 (
// Equation(s):
// \Register_File|register~1279_combout  = (\Register_File|register~1278_combout  & ((\Register_File|register~908_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1278_combout  & (((\Register_File|register~652_q  & ctrl0[17]))))

	.dataa(\Register_File|register~908_q ),
	.datab(\Register_File|register~1278_combout ),
	.datac(\Register_File|register~652_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1279_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1279 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1276 (
// Equation(s):
// \Register_File|register~1276_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~684_q )) # (!ctrl0[17] & ((\Register_File|register~556_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~684_q ),
	.datad(\Register_File|register~556_q ),
	.cin(gnd),
	.combout(\Register_File|register~1276_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1276 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1277 (
// Equation(s):
// \Register_File|register~1277_combout  = (\Register_File|register~1276_combout  & ((\Register_File|register~940_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1276_combout  & (((\Register_File|register~812_q  & ctrl0[18]))))

	.dataa(\Register_File|register~940_q ),
	.datab(\Register_File|register~1276_combout ),
	.datac(\Register_File|register~812_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1277_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1277 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1280 (
// Equation(s):
// \Register_File|register~1280_combout  = (ctrl0[15] & (((\Register_File|register~1277_combout ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~1279_combout  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~1279_combout ),
	.datab(\Register_File|register~1277_combout ),
	.datac(ctrl0[15]),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1280_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1280 .lut_mask = 16'hF0CA;
defparam \Register_File|register~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1283 (
// Equation(s):
// \Register_File|register~1283_combout  = (ctrl0[16] & ((\Register_File|register~1280_combout  & ((\Register_File|register~1282_combout ))) # (!\Register_File|register~1280_combout  & (\Register_File|register~1275_combout )))) # (!ctrl0[16] & 
// (((\Register_File|register~1280_combout ))))

	.dataa(\Register_File|register~1275_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1282_combout ),
	.datad(\Register_File|register~1280_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1283_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1283 .lut_mask = 16'hF388;
defparam \Register_File|register~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneiv_lcell_comb \Register_File|output_data_B~13 (
// Equation(s):
// \Register_File|output_data_B~13_combout  = (ctrl0[19] & ((\Register_File|register~1283_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1273_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1273_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1273_combout ),
	.datad(\Register_File|register~1283_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~13 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N11
dffeas \Register_File|output_data_B[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~13_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[12] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneiv_lcell_comb \fioB[12] (
// Equation(s):
// fioB[12] = LCELL(\Register_File|output_data_B [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[12]),
	.cout());
// synopsys translate_off
defparam \fioB[12] .lut_mask = 16'hF0F0;
defparam \fioB[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneiv_lcell_comb \dout[13] (
// Equation(s):
// dout[13] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(dout[13]),
	.cout());
// synopsys translate_off
defparam \dout[13] .lut_mask = 16'hFF00;
defparam \dout[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \Data_BUS_READ[13]~input (
	.i(Data_BUS_READ[13]),
	.ibar(gnd),
	.o(\Data_BUS_READ[13]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[13]~input .bus_hold = "false";
defparam \Data_BUS_READ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneiv_lcell_comb \dataOut_M3[13] (
// Equation(s):
// dataOut_M3[13] = LCELL((\CS_WB~combout  & (dout[13])) # (!\CS_WB~combout  & ((\Data_BUS_READ[13]~input_o ))))

	.dataa(\CS_WB~combout ),
	.datab(dout[13]),
	.datac(\Data_BUS_READ[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M3[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[13] .lut_mask = 16'hD8D8;
defparam \dataOut_M3[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneiv_lcell_comb \writeBack[13] (
// Equation(s):
// writeBack[13] = LCELL((ctrl3[2] & (dataOut_D2[13])) # (!ctrl3[2] & ((dataOut_M3[13]))))

	.dataa(ctrl3[2]),
	.datab(gnd),
	.datac(dataOut_D2[13]),
	.datad(dataOut_M3[13]),
	.cin(gnd),
	.combout(writeBack[13]),
	.cout());
// synopsys translate_off
defparam \writeBack[13] .lut_mask = 16'hF5A0;
defparam \writeBack[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N17
dffeas \Register_File|register~717 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~717 .is_wysiwyg = "true";
defparam \Register_File|register~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N18
cycloneiv_lcell_comb \Register_File|register~1904 (
// Equation(s):
// \Register_File|register~1904_combout  = (ctrl0[22] & ((\Register_File|register~717_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~589_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~717_q ),
	.datac(\Register_File|register~589_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1904_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1904 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1905 (
// Equation(s):
// \Register_File|register~1905_combout  = (\Register_File|register~1904_combout  & (((\Register_File|register~973_q ) # (!ctrl0[23])))) # (!\Register_File|register~1904_combout  & (\Register_File|register~845_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1904_combout ),
	.datab(\Register_File|register~845_q ),
	.datac(\Register_File|register~973_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1905_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1905 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N2
cycloneiv_lcell_comb \Register_File|register~1906 (
// Equation(s):
// \Register_File|register~1906_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~653_q )) # (!ctrl0[22] & ((\Register_File|register~525_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~653_q ),
	.datac(\Register_File|register~525_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1906_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1906 .lut_mask = 16'hEE50;
defparam \Register_File|register~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N2
cycloneiv_lcell_comb \Register_File|register~1907 (
// Equation(s):
// \Register_File|register~1907_combout  = (ctrl0[23] & ((\Register_File|register~1906_combout  & (\Register_File|register~909_q )) # (!\Register_File|register~1906_combout  & ((\Register_File|register~781_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~1906_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1906_combout ),
	.datac(\Register_File|register~909_q ),
	.datad(\Register_File|register~781_q ),
	.cin(gnd),
	.combout(\Register_File|register~1907_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1907 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1908 (
// Equation(s):
// \Register_File|register~1908_combout  = (ctrl0[21] & ((\Register_File|register~1905_combout ) # ((ctrl0[20])))) # (!ctrl0[21] & (((!ctrl0[20] & \Register_File|register~1907_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1905_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~1907_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1908_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1908 .lut_mask = 16'hADA8;
defparam \Register_File|register~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneiv_lcell_comb \Register_File|register~1902 (
// Equation(s):
// \Register_File|register~1902_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~813_q )) # (!ctrl0[23] & ((\Register_File|register~557_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~813_q ),
	.datac(\Register_File|register~557_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1902_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1902 .lut_mask = 16'hEE50;
defparam \Register_File|register~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1903 (
// Equation(s):
// \Register_File|register~1903_combout  = (\Register_File|register~1902_combout  & ((\Register_File|register~941_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1902_combout  & (((\Register_File|register~685_q  & ctrl0[22]))))

	.dataa(\Register_File|register~1902_combout ),
	.datab(\Register_File|register~941_q ),
	.datac(\Register_File|register~685_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1903_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1903 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1909 (
// Equation(s):
// \Register_File|register~1909_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~877_q )) # (!ctrl0[23] & ((\Register_File|register~621_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~877_q ),
	.datac(\Register_File|register~621_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1909_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1909 .lut_mask = 16'hEE50;
defparam \Register_File|register~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1910 (
// Equation(s):
// \Register_File|register~1910_combout  = (ctrl0[22] & ((\Register_File|register~1909_combout  & (\Register_File|register~1005_q )) # (!\Register_File|register~1909_combout  & ((\Register_File|register~749_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1909_combout ))))

	.dataa(\Register_File|register~1005_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~749_q ),
	.datad(\Register_File|register~1909_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1910_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1910 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1911 (
// Equation(s):
// \Register_File|register~1911_combout  = (\Register_File|register~1908_combout  & (((\Register_File|register~1910_combout ) # (!ctrl0[20])))) # (!\Register_File|register~1908_combout  & (\Register_File|register~1903_combout  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1908_combout ),
	.datab(\Register_File|register~1903_combout ),
	.datac(\Register_File|register~1910_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1911_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1911 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneiv_lcell_comb \Register_File|register~1892 (
// Equation(s):
// \Register_File|register~1892_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~173_q ))) # (!ctrl0[20] & (\Register_File|register~141_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~141_q ),
	.datad(\Register_File|register~173_q ),
	.cin(gnd),
	.combout(\Register_File|register~1892_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1892 .lut_mask = 16'hDC98;
defparam \Register_File|register~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneiv_lcell_comb \Register_File|register~1893 (
// Equation(s):
// \Register_File|register~1893_combout  = (\Register_File|register~1892_combout  & (((\Register_File|register~237_q )) # (!ctrl0[21]))) # (!\Register_File|register~1892_combout  & (ctrl0[21] & (\Register_File|register~205_q )))

	.dataa(\Register_File|register~1892_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~205_q ),
	.datad(\Register_File|register~237_q ),
	.cin(gnd),
	.combout(\Register_File|register~1893_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1893 .lut_mask = 16'hEA62;
defparam \Register_File|register~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneiv_lcell_comb \Register_File|register~1899 (
// Equation(s):
// \Register_File|register~1899_combout  = (ctrl0[20] & ((\Register_File|register~429_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~397_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~429_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~397_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1899_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1899 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1900 (
// Equation(s):
// \Register_File|register~1900_combout  = (\Register_File|register~1899_combout  & (((\Register_File|register~493_q )) # (!ctrl0[21]))) # (!\Register_File|register~1899_combout  & (ctrl0[21] & ((\Register_File|register~461_q ))))

	.dataa(\Register_File|register~1899_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~493_q ),
	.datad(\Register_File|register~461_q ),
	.cin(gnd),
	.combout(\Register_File|register~1900_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1900 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1894 (
// Equation(s):
// \Register_File|register~1894_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~333_q ))) # (!ctrl0[21] & (\Register_File|register~269_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~269_q ),
	.datad(\Register_File|register~333_q ),
	.cin(gnd),
	.combout(\Register_File|register~1894_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1894 .lut_mask = 16'hDC98;
defparam \Register_File|register~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneiv_lcell_comb \Register_File|register~1895 (
// Equation(s):
// \Register_File|register~1895_combout  = (\Register_File|register~1894_combout  & (((\Register_File|register~365_q )) # (!ctrl0[20]))) # (!\Register_File|register~1894_combout  & (ctrl0[20] & ((\Register_File|register~301_q ))))

	.dataa(\Register_File|register~1894_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~365_q ),
	.datad(\Register_File|register~301_q ),
	.cin(gnd),
	.combout(\Register_File|register~1895_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1895 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1896 (
// Equation(s):
// \Register_File|register~1896_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~77_q )) # (!ctrl0[21] & ((\Register_File|register~13_q )))))

	.dataa(\Register_File|register~77_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~13_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1896_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1896 .lut_mask = 16'hEE30;
defparam \Register_File|register~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1897 (
// Equation(s):
// \Register_File|register~1897_combout  = (\Register_File|register~1896_combout  & (((\Register_File|register~109_q ) # (!ctrl0[20])))) # (!\Register_File|register~1896_combout  & (\Register_File|register~45_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~45_q ),
	.datab(\Register_File|register~1896_combout ),
	.datac(\Register_File|register~109_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1897_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1897 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1898 (
// Equation(s):
// \Register_File|register~1898_combout  = (ctrl0[23] & ((\Register_File|register~1895_combout ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~1897_combout  & !ctrl0[22]))))

	.dataa(\Register_File|register~1895_combout ),
	.datab(\Register_File|register~1897_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1898_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1898 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1901 (
// Equation(s):
// \Register_File|register~1901_combout  = (\Register_File|register~1898_combout  & (((\Register_File|register~1900_combout ) # (!ctrl0[22])))) # (!\Register_File|register~1898_combout  & (\Register_File|register~1893_combout  & ((ctrl0[22]))))

	.dataa(\Register_File|register~1893_combout ),
	.datab(\Register_File|register~1900_combout ),
	.datac(\Register_File|register~1898_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1901_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1901 .lut_mask = 16'hCAF0;
defparam \Register_File|register~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneiv_lcell_comb \Register_File|output_data_A~10 (
// Equation(s):
// \Register_File|output_data_A~10_combout  = (ctrl0[24] & ((\Register_File|register~1911_combout ) # ((\Register_File|register~1901_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (((\Register_File|register~1901_combout  & 
// \Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~1911_combout ),
	.datac(\Register_File|register~1901_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~10 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N13
dffeas \Register_File|output_data_A[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[13] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneiv_lcell_comb \fioA[13] (
// Equation(s):
// fioA[13] = LCELL(\Register_File|output_data_A [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [13]),
	.cin(gnd),
	.combout(fioA[13]),
	.cout());
// synopsys translate_off
defparam \fioA[13] .lut_mask = 16'hFF00;
defparam \fioA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N14
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~17 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~17_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [14])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[13]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [14]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [14]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(ctrl1[5]),
	.datad(fioA[13]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~17 .lut_mask = 16'hBA8A;
defparam \MULTIPLICADOR|U0|acc_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N15
dffeas \MULTIPLICADOR|U0|acc_reg[13] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[13] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~19 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~19_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [13])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[12]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [13]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [13]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(ctrl1[5]),
	.datad(fioA[12]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~19 .lut_mask = 16'hBA8A;
defparam \MULTIPLICADOR|U0|acc_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N9
dffeas \MULTIPLICADOR|U0|acc_reg[12] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[12] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N22
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~20 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~20_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [12])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[11]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [12]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [12]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(ctrl1[5]),
	.datad(fioA[11]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~20 .lut_mask = 16'hBA8A;
defparam \MULTIPLICADOR|U0|acc_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N23
dffeas \MULTIPLICADOR|U0|acc_reg[11] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[11] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N4
cycloneiv_lcell_comb \dataOut_Mult[11] (
// Equation(s):
// dataOut_Mult[11] = LCELL(\MULTIPLICADOR|U0|acc_reg [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[11] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N0
cycloneiv_lcell_comb \dataOut_D1[11] (
// Equation(s):
// dataOut_D1[11] = LCELL((ctrl1[4] & (dataOut_ALU[11])) # (!ctrl1[4] & ((dataOut_Mult[11]))))

	.dataa(dataOut_ALU[11]),
	.datab(gnd),
	.datac(dataOut_Mult[11]),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[11] .lut_mask = 16'hAAF0;
defparam \dataOut_D1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N1
dffeas \D|output_data[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[11]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[11] .is_wysiwyg = "true";
defparam \D|output_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneiv_lcell_comb \dataOut_D2[11] (
// Equation(s):
// dataOut_D2[11] = LCELL(\D|output_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[11] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneiv_lcell_comb \dout[11] (
// Equation(s):
// dout[11] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(dout[11]),
	.cout());
// synopsys translate_off
defparam \dout[11] .lut_mask = 16'hFF00;
defparam \dout[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[11]~input (
	.i(Data_BUS_READ[11]),
	.ibar(gnd),
	.o(\Data_BUS_READ[11]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[11]~input .bus_hold = "false";
defparam \Data_BUS_READ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneiv_lcell_comb \dataOut_M3[11] (
// Equation(s):
// dataOut_M3[11] = LCELL((\CS_WB~combout  & (dout[11])) # (!\CS_WB~combout  & ((\Data_BUS_READ[11]~input_o ))))

	.dataa(dout[11]),
	.datab(gnd),
	.datac(\CS_WB~combout ),
	.datad(\Data_BUS_READ[11]~input_o ),
	.cin(gnd),
	.combout(dataOut_M3[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[11] .lut_mask = 16'hAFA0;
defparam \dataOut_M3[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneiv_lcell_comb \writeBack[11] (
// Equation(s):
// writeBack[11] = LCELL((ctrl3[2] & (dataOut_D2[11])) # (!ctrl3[2] & ((dataOut_M3[11]))))

	.dataa(dataOut_D2[11]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[11]),
	.cin(gnd),
	.combout(writeBack[11]),
	.cout());
// synopsys translate_off
defparam \writeBack[11] .lut_mask = 16'hAFA0;
defparam \writeBack[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N25
dffeas \Register_File|register~811 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~811 .is_wysiwyg = "true";
defparam \Register_File|register~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneiv_lcell_comb \Register_File|register~1254 (
// Equation(s):
// \Register_File|register~1254_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~811_q )) # (!ctrl0[18] & ((\Register_File|register~555_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~811_q ),
	.datad(\Register_File|register~555_q ),
	.cin(gnd),
	.combout(\Register_File|register~1254_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1254 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneiv_lcell_comb \Register_File|register~1255 (
// Equation(s):
// \Register_File|register~1255_combout  = (ctrl0[17] & ((\Register_File|register~1254_combout  & (\Register_File|register~939_q )) # (!\Register_File|register~1254_combout  & ((\Register_File|register~683_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1254_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1254_combout ),
	.datac(\Register_File|register~939_q ),
	.datad(\Register_File|register~683_q ),
	.cin(gnd),
	.combout(\Register_File|register~1255_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1255 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1258 (
// Equation(s):
// \Register_File|register~1258_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~651_q ))) # (!ctrl0[17] & (\Register_File|register~523_q ))))

	.dataa(\Register_File|register~523_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~651_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1258_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1258 .lut_mask = 16'hFC22;
defparam \Register_File|register~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1259 (
// Equation(s):
// \Register_File|register~1259_combout  = (\Register_File|register~1258_combout  & (((\Register_File|register~907_q )) # (!ctrl0[18]))) # (!\Register_File|register~1258_combout  & (ctrl0[18] & (\Register_File|register~779_q )))

	.dataa(\Register_File|register~1258_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~779_q ),
	.datad(\Register_File|register~907_q ),
	.cin(gnd),
	.combout(\Register_File|register~1259_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1259 .lut_mask = 16'hEA62;
defparam \Register_File|register~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1256 (
// Equation(s):
// \Register_File|register~1256_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~715_q ))) # (!ctrl0[17] & (\Register_File|register~587_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~587_q ),
	.datac(\Register_File|register~715_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1256_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1256 .lut_mask = 16'hFA44;
defparam \Register_File|register~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1257 (
// Equation(s):
// \Register_File|register~1257_combout  = (\Register_File|register~1256_combout  & ((\Register_File|register~971_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1256_combout  & (((\Register_File|register~843_q  & ctrl0[18]))))

	.dataa(\Register_File|register~971_q ),
	.datab(\Register_File|register~1256_combout ),
	.datac(\Register_File|register~843_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1257_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1257 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1260 (
// Equation(s):
// \Register_File|register~1260_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1257_combout ))) # (!ctrl0[16] & (\Register_File|register~1259_combout ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1259_combout ),
	.datad(\Register_File|register~1257_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1260_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1260 .lut_mask = 16'hDC98;
defparam \Register_File|register~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1261 (
// Equation(s):
// \Register_File|register~1261_combout  = (ctrl0[18] & (((\Register_File|register~875_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~619_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~619_q ),
	.datac(\Register_File|register~875_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1261_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1261 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N2
cycloneiv_lcell_comb \Register_File|register~1262 (
// Equation(s):
// \Register_File|register~1262_combout  = (ctrl0[17] & ((\Register_File|register~1261_combout  & (\Register_File|register~1003_q )) # (!\Register_File|register~1261_combout  & ((\Register_File|register~747_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1261_combout ))))

	.dataa(\Register_File|register~1003_q ),
	.datab(\Register_File|register~747_q ),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1261_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1262_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1262 .lut_mask = 16'hAFC0;
defparam \Register_File|register~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1263 (
// Equation(s):
// \Register_File|register~1263_combout  = (\Register_File|register~1260_combout  & (((\Register_File|register~1262_combout ) # (!ctrl0[15])))) # (!\Register_File|register~1260_combout  & (\Register_File|register~1255_combout  & ((ctrl0[15]))))

	.dataa(\Register_File|register~1255_combout ),
	.datab(\Register_File|register~1260_combout ),
	.datac(\Register_File|register~1262_combout ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1263_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1263 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1251 (
// Equation(s):
// \Register_File|register~1251_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~427_q ))) # (!ctrl0[15] & (\Register_File|register~395_q ))))

	.dataa(\Register_File|register~395_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~427_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1251_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1251 .lut_mask = 16'hFC22;
defparam \Register_File|register~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
cycloneiv_lcell_comb \Register_File|register~1252 (
// Equation(s):
// \Register_File|register~1252_combout  = (ctrl0[16] & ((\Register_File|register~1251_combout  & (\Register_File|register~491_q )) # (!\Register_File|register~1251_combout  & ((\Register_File|register~459_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1251_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~491_q ),
	.datac(\Register_File|register~459_q ),
	.datad(\Register_File|register~1251_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1252_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1252 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N12
cycloneiv_lcell_comb \Register_File|register~1244 (
// Equation(s):
// \Register_File|register~1244_combout  = (ctrl0[15] & (((\Register_File|register~171_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~139_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~139_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~171_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1244_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1244 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N6
cycloneiv_lcell_comb \Register_File|register~1245 (
// Equation(s):
// \Register_File|register~1245_combout  = (ctrl0[16] & ((\Register_File|register~1244_combout  & ((\Register_File|register~235_q ))) # (!\Register_File|register~1244_combout  & (\Register_File|register~203_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1244_combout ))))

	.dataa(\Register_File|register~203_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~235_q ),
	.datad(\Register_File|register~1244_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1245_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1245 .lut_mask = 16'hF388;
defparam \Register_File|register~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1246 (
// Equation(s):
// \Register_File|register~1246_combout  = (ctrl0[16] & (((\Register_File|register~331_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~267_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~267_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~331_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1246_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1246 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1247 (
// Equation(s):
// \Register_File|register~1247_combout  = (\Register_File|register~1246_combout  & ((\Register_File|register~363_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1246_combout  & (((\Register_File|register~299_q  & ctrl0[15]))))

	.dataa(\Register_File|register~363_q ),
	.datab(\Register_File|register~1246_combout ),
	.datac(\Register_File|register~299_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1247_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1247 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1248 (
// Equation(s):
// \Register_File|register~1248_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~75_q )) # (!ctrl0[16] & ((\Register_File|register~11_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~75_q ),
	.datad(\Register_File|register~11_q ),
	.cin(gnd),
	.combout(\Register_File|register~1248_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1248 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1249 (
// Equation(s):
// \Register_File|register~1249_combout  = (\Register_File|register~1248_combout  & ((\Register_File|register~107_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1248_combout  & (((\Register_File|register~43_q  & ctrl0[15]))))

	.dataa(\Register_File|register~107_q ),
	.datab(\Register_File|register~1248_combout ),
	.datac(\Register_File|register~43_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1249_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1249 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1250 (
// Equation(s):
// \Register_File|register~1250_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~1247_combout )) # (!ctrl0[18] & ((\Register_File|register~1249_combout )))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1247_combout ),
	.datac(\Register_File|register~1249_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1250_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1250 .lut_mask = 16'hEE50;
defparam \Register_File|register~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
cycloneiv_lcell_comb \Register_File|register~1253 (
// Equation(s):
// \Register_File|register~1253_combout  = (\Register_File|register~1250_combout  & ((\Register_File|register~1252_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1250_combout  & (((\Register_File|register~1245_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1252_combout ),
	.datab(\Register_File|register~1245_combout ),
	.datac(\Register_File|register~1250_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1253_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1253 .lut_mask = 16'hACF0;
defparam \Register_File|register~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneiv_lcell_comb \Register_File|output_data_B~12 (
// Equation(s):
// \Register_File|output_data_B~12_combout  = (ctrl0[19] & ((\Register_File|register~1263_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1253_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1253_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1263_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1253_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~12 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N17
dffeas \Register_File|output_data_B[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~12_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[11] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneiv_lcell_comb \fioB[11] (
// Equation(s):
// fioB[11] = LCELL(\Register_File|output_data_B [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[11]),
	.cout());
// synopsys translate_off
defparam \fioB[11] .lut_mask = 16'hF0F0;
defparam \fioB[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneiv_lcell_comb \dout[14] (
// Equation(s):
// dout[14] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(dout[14]),
	.cout());
// synopsys translate_off
defparam \dout[14] .lut_mask = 16'hFF00;
defparam \dout[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneiv_lcell_comb \dataOut_M3[14] (
// Equation(s):
// dataOut_M3[14] = LCELL((\CS_WB~combout  & ((dout[14]))) # (!\CS_WB~combout  & (\Data_BUS_READ[14]~input_o )))

	.dataa(\CS_WB~combout ),
	.datab(gnd),
	.datac(\Data_BUS_READ[14]~input_o ),
	.datad(dout[14]),
	.cin(gnd),
	.combout(dataOut_M3[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[14] .lut_mask = 16'hFA50;
defparam \dataOut_M3[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneiv_lcell_comb \dataOut_M1[14] (
// Equation(s):
// dataOut_M1[14] = LCELL((ctrl1[8] & ((dataOut_Imm[14]))) # (!ctrl1[8] & (fioB[14])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[14]),
	.datad(dataOut_Imm[14]),
	.cin(gnd),
	.combout(dataOut_M1[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[14] .lut_mask = 16'hFA50;
defparam \dataOut_M1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneiv_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = ctrl1[6] $ (dataOut_M1[14])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(dataOut_M1[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'h5A5A;
defparam \ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneiv_lcell_comb \dataOut_M1[13] (
// Equation(s):
// dataOut_M1[13] = LCELL((ctrl1[8] & ((dataOut_Imm[13]))) # (!ctrl1[8] & (fioB[13])))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(fioB[13]),
	.datad(dataOut_Imm[13]),
	.cin(gnd),
	.combout(dataOut_M1[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[13] .lut_mask = 16'hFC30;
defparam \dataOut_M1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneiv_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = ctrl1[6] $ (dataOut_M1[13])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[13]),
	.cin(gnd),
	.combout(\ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h55AA;
defparam \ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneiv_lcell_comb \ALU|Add0~52 (
// Equation(s):
// \ALU|Add0~52_combout  = ((fioA[13] $ (\ALU|Add0~10_combout  $ (!\ALU|Add0~51 )))) # (GND)
// \ALU|Add0~53  = CARRY((fioA[13] & ((\ALU|Add0~10_combout ) # (!\ALU|Add0~51 ))) # (!fioA[13] & (\ALU|Add0~10_combout  & !\ALU|Add0~51 )))

	.dataa(fioA[13]),
	.datab(\ALU|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~51 ),
	.combout(\ALU|Add0~52_combout ),
	.cout(\ALU|Add0~53 ));
// synopsys translate_off
defparam \ALU|Add0~52 .lut_mask = 16'h698E;
defparam \ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneiv_lcell_comb \ALU|Add0~54 (
// Equation(s):
// \ALU|Add0~54_combout  = (fioA[14] & ((\ALU|Add0~9_combout  & (\ALU|Add0~53  & VCC)) # (!\ALU|Add0~9_combout  & (!\ALU|Add0~53 )))) # (!fioA[14] & ((\ALU|Add0~9_combout  & (!\ALU|Add0~53 )) # (!\ALU|Add0~9_combout  & ((\ALU|Add0~53 ) # (GND)))))
// \ALU|Add0~55  = CARRY((fioA[14] & (!\ALU|Add0~9_combout  & !\ALU|Add0~53 )) # (!fioA[14] & ((!\ALU|Add0~53 ) # (!\ALU|Add0~9_combout ))))

	.dataa(fioA[14]),
	.datab(\ALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~53 ),
	.combout(\ALU|Add0~54_combout ),
	.cout(\ALU|Add0~55 ));
// synopsys translate_off
defparam \ALU|Add0~54 .lut_mask = 16'h9617;
defparam \ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneiv_lcell_comb \ALU|Add0~87 (
// Equation(s):
// \ALU|Add0~87_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[14]) # (fioA[14]))) # (!ctrl1[6] & (dataOut_M1[14] & fioA[14]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(dataOut_M1[14]),
	.datad(fioA[14]),
	.cin(gnd),
	.combout(\ALU|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~87 .lut_mask = 16'hC880;
defparam \ALU|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneiv_lcell_comb \dataOut_ALU[14] (
// Equation(s):
// dataOut_ALU[14] = LCELL((\ALU|Add0~87_combout ) # ((\ALU|Add0~54_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~54_combout ),
	.datab(\ALU|Add0~87_combout ),
	.datac(ctrl1[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_ALU[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[14] .lut_mask = 16'hCECE;
defparam \dataOut_ALU[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneiv_lcell_comb \dataOut_Mult[14] (
// Equation(s):
// dataOut_Mult[14] = LCELL(\MULTIPLICADOR|U0|acc_reg [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [14]),
	.cin(gnd),
	.combout(dataOut_Mult[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[14] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneiv_lcell_comb \dataOut_D1[14] (
// Equation(s):
// dataOut_D1[14] = LCELL((ctrl1[4] & (dataOut_ALU[14])) # (!ctrl1[4] & ((dataOut_Mult[14]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[14]),
	.datad(dataOut_Mult[14]),
	.cin(gnd),
	.combout(dataOut_D1[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[14] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N11
dffeas \D|output_data[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[14]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[14] .is_wysiwyg = "true";
defparam \D|output_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneiv_lcell_comb \dataOut_D2[14] (
// Equation(s):
// dataOut_D2[14] = LCELL(\D|output_data [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[14]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[14] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneiv_lcell_comb \writeBack[14] (
// Equation(s):
// writeBack[14] = LCELL((ctrl3[2] & ((dataOut_D2[14]))) # (!ctrl3[2] & (dataOut_M3[14])))

	.dataa(gnd),
	.datab(dataOut_M3[14]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[14]),
	.cin(gnd),
	.combout(writeBack[14]),
	.cout());
// synopsys translate_off
defparam \writeBack[14] .lut_mask = 16'hFC0C;
defparam \writeBack[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N5
dffeas \Register_File|register~814 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~814 .is_wysiwyg = "true";
defparam \Register_File|register~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1884 (
// Equation(s):
// \Register_File|register~1884_combout  = (ctrl0[22] & ((\Register_File|register~686_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~558_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~686_q ),
	.datac(\Register_File|register~558_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1884_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1884 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneiv_lcell_comb \Register_File|register~1885 (
// Equation(s):
// \Register_File|register~1885_combout  = (ctrl0[23] & ((\Register_File|register~1884_combout  & ((\Register_File|register~942_q ))) # (!\Register_File|register~1884_combout  & (\Register_File|register~814_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1884_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~814_q ),
	.datac(\Register_File|register~942_q ),
	.datad(\Register_File|register~1884_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1885_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1885 .lut_mask = 16'hF588;
defparam \Register_File|register~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1886 (
// Equation(s):
// \Register_File|register~1886_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~782_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~526_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~526_q ),
	.datad(\Register_File|register~782_q ),
	.cin(gnd),
	.combout(\Register_File|register~1886_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1886 .lut_mask = 16'hBA98;
defparam \Register_File|register~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1887 (
// Equation(s):
// \Register_File|register~1887_combout  = (ctrl0[22] & ((\Register_File|register~1886_combout  & (\Register_File|register~910_q )) # (!\Register_File|register~1886_combout  & ((\Register_File|register~654_q ))))) # (!ctrl0[22] & 
// (\Register_File|register~1886_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1886_combout ),
	.datac(\Register_File|register~910_q ),
	.datad(\Register_File|register~654_q ),
	.cin(gnd),
	.combout(\Register_File|register~1887_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1887 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1888 (
// Equation(s):
// \Register_File|register~1888_combout  = (ctrl0[20] & ((\Register_File|register~1885_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((!ctrl0[21] & \Register_File|register~1887_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1885_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1887_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1888_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1888 .lut_mask = 16'hADA8;
defparam \Register_File|register~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1882 (
// Equation(s):
// \Register_File|register~1882_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~846_q ))) # (!ctrl0[23] & (\Register_File|register~590_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~590_q ),
	.datad(\Register_File|register~846_q ),
	.cin(gnd),
	.combout(\Register_File|register~1882_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1882 .lut_mask = 16'hDC98;
defparam \Register_File|register~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1883 (
// Equation(s):
// \Register_File|register~1883_combout  = (\Register_File|register~1882_combout  & (((\Register_File|register~974_q )) # (!ctrl0[22]))) # (!\Register_File|register~1882_combout  & (ctrl0[22] & (\Register_File|register~718_q )))

	.dataa(\Register_File|register~1882_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~718_q ),
	.datad(\Register_File|register~974_q ),
	.cin(gnd),
	.combout(\Register_File|register~1883_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1883 .lut_mask = 16'hEA62;
defparam \Register_File|register~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1889 (
// Equation(s):
// \Register_File|register~1889_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~750_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~622_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~622_q ),
	.datad(\Register_File|register~750_q ),
	.cin(gnd),
	.combout(\Register_File|register~1889_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1889 .lut_mask = 16'hBA98;
defparam \Register_File|register~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1890 (
// Equation(s):
// \Register_File|register~1890_combout  = (\Register_File|register~1889_combout  & ((\Register_File|register~1006_q ) # ((!ctrl0[23])))) # (!\Register_File|register~1889_combout  & (((\Register_File|register~878_q  & ctrl0[23]))))

	.dataa(\Register_File|register~1889_combout ),
	.datab(\Register_File|register~1006_q ),
	.datac(\Register_File|register~878_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1890_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1890 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1891 (
// Equation(s):
// \Register_File|register~1891_combout  = (\Register_File|register~1888_combout  & (((\Register_File|register~1890_combout ) # (!ctrl0[21])))) # (!\Register_File|register~1888_combout  & (\Register_File|register~1883_combout  & (ctrl0[21])))

	.dataa(\Register_File|register~1888_combout ),
	.datab(\Register_File|register~1883_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1890_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1891_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1891 .lut_mask = 16'hEA4A;
defparam \Register_File|register~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N30
cycloneiv_lcell_comb \Register_File|register~1872 (
// Equation(s):
// \Register_File|register~1872_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~302_q ))) # (!ctrl0[20] & (\Register_File|register~270_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~270_q ),
	.datad(\Register_File|register~302_q ),
	.cin(gnd),
	.combout(\Register_File|register~1872_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1872 .lut_mask = 16'hDC98;
defparam \Register_File|register~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1873 (
// Equation(s):
// \Register_File|register~1873_combout  = (ctrl0[21] & ((\Register_File|register~1872_combout  & ((\Register_File|register~366_q ))) # (!\Register_File|register~1872_combout  & (\Register_File|register~334_q )))) # (!ctrl0[21] & 
// (\Register_File|register~1872_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1872_combout ),
	.datac(\Register_File|register~334_q ),
	.datad(\Register_File|register~366_q ),
	.cin(gnd),
	.combout(\Register_File|register~1873_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1873 .lut_mask = 16'hEC64;
defparam \Register_File|register~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1874 (
// Equation(s):
// \Register_File|register~1874_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~206_q ))) # (!ctrl0[21] & (\Register_File|register~142_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~142_q ),
	.datad(\Register_File|register~206_q ),
	.cin(gnd),
	.combout(\Register_File|register~1874_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1874 .lut_mask = 16'hDC98;
defparam \Register_File|register~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
cycloneiv_lcell_comb \Register_File|register~1875 (
// Equation(s):
// \Register_File|register~1875_combout  = (\Register_File|register~1874_combout  & (((\Register_File|register~238_q )) # (!ctrl0[20]))) # (!\Register_File|register~1874_combout  & (ctrl0[20] & ((\Register_File|register~174_q ))))

	.dataa(\Register_File|register~1874_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~238_q ),
	.datad(\Register_File|register~174_q ),
	.cin(gnd),
	.combout(\Register_File|register~1875_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1875 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1876 (
// Equation(s):
// \Register_File|register~1876_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~46_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~14_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~14_q ),
	.datad(\Register_File|register~46_q ),
	.cin(gnd),
	.combout(\Register_File|register~1876_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1876 .lut_mask = 16'hBA98;
defparam \Register_File|register~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1877 (
// Equation(s):
// \Register_File|register~1877_combout  = (\Register_File|register~1876_combout  & (((\Register_File|register~110_q ) # (!ctrl0[21])))) # (!\Register_File|register~1876_combout  & (\Register_File|register~78_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~1876_combout ),
	.datab(\Register_File|register~78_q ),
	.datac(\Register_File|register~110_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1877_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1877 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1878 (
// Equation(s):
// \Register_File|register~1878_combout  = (ctrl0[22] & ((\Register_File|register~1875_combout ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~1877_combout  & !ctrl0[23]))))

	.dataa(\Register_File|register~1875_combout ),
	.datab(\Register_File|register~1877_combout ),
	.datac(ctrl0[22]),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1878_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1878 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1879 (
// Equation(s):
// \Register_File|register~1879_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~462_q ))) # (!ctrl0[21] & (\Register_File|register~398_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~398_q ),
	.datad(\Register_File|register~462_q ),
	.cin(gnd),
	.combout(\Register_File|register~1879_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1879 .lut_mask = 16'hDC98;
defparam \Register_File|register~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1880 (
// Equation(s):
// \Register_File|register~1880_combout  = (\Register_File|register~1879_combout  & (((\Register_File|register~494_q )) # (!ctrl0[20]))) # (!\Register_File|register~1879_combout  & (ctrl0[20] & ((\Register_File|register~430_q ))))

	.dataa(\Register_File|register~1879_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~494_q ),
	.datad(\Register_File|register~430_q ),
	.cin(gnd),
	.combout(\Register_File|register~1880_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1880 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1881 (
// Equation(s):
// \Register_File|register~1881_combout  = (\Register_File|register~1878_combout  & (((\Register_File|register~1880_combout ) # (!ctrl0[23])))) # (!\Register_File|register~1878_combout  & (\Register_File|register~1873_combout  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1873_combout ),
	.datab(\Register_File|register~1878_combout ),
	.datac(\Register_File|register~1880_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1881_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1881 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
cycloneiv_lcell_comb \Register_File|output_data_A~9 (
// Equation(s):
// \Register_File|output_data_A~9_combout  = (ctrl0[24] & ((\Register_File|register~1891_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~1881_combout )))) # (!ctrl0[24] & (((\Register_File|output_data_A~0_combout  & 
// \Register_File|register~1881_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~1891_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(\Register_File|register~1881_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~9 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \Register_File|output_data_A[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[14] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneiv_lcell_comb \fioA[14] (
// Equation(s):
// fioA[14] = LCELL(\Register_File|output_data_A [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [14]),
	.cin(gnd),
	.combout(fioA[14]),
	.cout());
// synopsys translate_off
defparam \fioA[14] .lut_mask = 16'hFF00;
defparam \fioA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneiv_lcell_comb \ALU|Add0~85 (
// Equation(s):
// \ALU|Add0~85_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[15]) # (fioA[15]))) # (!ctrl1[6] & (dataOut_M1[15] & fioA[15]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(dataOut_M1[15]),
	.datad(fioA[15]),
	.cin(gnd),
	.combout(\ALU|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~85 .lut_mask = 16'hC880;
defparam \ALU|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneiv_lcell_comb \dataOut_ALU[15] (
// Equation(s):
// dataOut_ALU[15] = LCELL((\ALU|Add0~85_combout ) # ((!ctrl1[7] & \ALU|Add0~56_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~56_combout ),
	.datad(\ALU|Add0~85_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[15] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneiv_lcell_comb \dataOut_Mult[15] (
// Equation(s):
// dataOut_Mult[15] = LCELL(\MULTIPLICADOR|U0|acc_reg [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[15] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneiv_lcell_comb \dataOut_D1[15] (
// Equation(s):
// dataOut_D1[15] = LCELL((ctrl1[4] & (dataOut_ALU[15])) # (!ctrl1[4] & ((dataOut_Mult[15]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[15]),
	.datad(dataOut_Mult[15]),
	.cin(gnd),
	.combout(dataOut_D1[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[15] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \D|output_data[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[15]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[15] .is_wysiwyg = "true";
defparam \D|output_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneiv_lcell_comb \dataOut_D2[15] (
// Equation(s):
// dataOut_D2[15] = LCELL(\D|output_data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [15]),
	.cin(gnd),
	.combout(dataOut_D2[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[15] .lut_mask = 16'hFF00;
defparam \dataOut_D2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[15]~input (
	.i(Data_BUS_READ[15]),
	.ibar(gnd),
	.o(\Data_BUS_READ[15]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[15]~input .bus_hold = "false";
defparam \Data_BUS_READ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneiv_lcell_comb \dout[15] (
// Equation(s):
// dout[15] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(dout[15]),
	.cout());
// synopsys translate_off
defparam \dout[15] .lut_mask = 16'hFF00;
defparam \dout[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneiv_lcell_comb \dataOut_M3[15] (
// Equation(s):
// dataOut_M3[15] = LCELL((\CS_WB~combout  & ((dout[15]))) # (!\CS_WB~combout  & (\Data_BUS_READ[15]~input_o )))

	.dataa(\Data_BUS_READ[15]~input_o ),
	.datab(gnd),
	.datac(\CS_WB~combout ),
	.datad(dout[15]),
	.cin(gnd),
	.combout(dataOut_M3[15]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[15] .lut_mask = 16'hFA0A;
defparam \dataOut_M3[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneiv_lcell_comb \writeBack[15] (
// Equation(s):
// writeBack[15] = LCELL((ctrl3[2] & (dataOut_D2[15])) # (!ctrl3[2] & ((dataOut_M3[15]))))

	.dataa(dataOut_D2[15]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[15]),
	.cin(gnd),
	.combout(writeBack[15]),
	.cout());
// synopsys translate_off
defparam \writeBack[15] .lut_mask = 16'hAFA0;
defparam \writeBack[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N15
dffeas \Register_File|register~751 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~751 .is_wysiwyg = "true";
defparam \Register_File|register~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1341 (
// Equation(s):
// \Register_File|register~1341_combout  = (ctrl0[18] & (((\Register_File|register~879_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~623_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~623_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~879_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1341_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1341 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1342 (
// Equation(s):
// \Register_File|register~1342_combout  = (ctrl0[17] & ((\Register_File|register~1341_combout  & ((\Register_File|register~1007_q ))) # (!\Register_File|register~1341_combout  & (\Register_File|register~751_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1341_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~751_q ),
	.datac(\Register_File|register~1007_q ),
	.datad(\Register_File|register~1341_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1342_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1342 .lut_mask = 16'hF588;
defparam \Register_File|register~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneiv_lcell_comb \Register_File|register~1334 (
// Equation(s):
// \Register_File|register~1334_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~815_q )) # (!ctrl0[18] & ((\Register_File|register~559_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~815_q ),
	.datad(\Register_File|register~559_q ),
	.cin(gnd),
	.combout(\Register_File|register~1334_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1334 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1335 (
// Equation(s):
// \Register_File|register~1335_combout  = (ctrl0[17] & ((\Register_File|register~1334_combout  & ((\Register_File|register~943_q ))) # (!\Register_File|register~1334_combout  & (\Register_File|register~687_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1334_combout ))))

	.dataa(\Register_File|register~687_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~943_q ),
	.datad(\Register_File|register~1334_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1335_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1335 .lut_mask = 16'hF388;
defparam \Register_File|register~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N0
cycloneiv_lcell_comb \Register_File|register~1338 (
// Equation(s):
// \Register_File|register~1338_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~655_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~527_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~655_q ),
	.datad(\Register_File|register~527_q ),
	.cin(gnd),
	.combout(\Register_File|register~1338_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1338 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1339 (
// Equation(s):
// \Register_File|register~1339_combout  = (\Register_File|register~1338_combout  & (((\Register_File|register~911_q )) # (!ctrl0[18]))) # (!\Register_File|register~1338_combout  & (ctrl0[18] & (\Register_File|register~783_q )))

	.dataa(\Register_File|register~1338_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~783_q ),
	.datad(\Register_File|register~911_q ),
	.cin(gnd),
	.combout(\Register_File|register~1339_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1339 .lut_mask = 16'hEA62;
defparam \Register_File|register~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1336 (
// Equation(s):
// \Register_File|register~1336_combout  = (ctrl0[17] & (((\Register_File|register~719_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~591_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~591_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~719_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1336_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1336 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1337 (
// Equation(s):
// \Register_File|register~1337_combout  = (ctrl0[18] & ((\Register_File|register~1336_combout  & (\Register_File|register~975_q )) # (!\Register_File|register~1336_combout  & ((\Register_File|register~847_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1336_combout ))))

	.dataa(\Register_File|register~975_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~847_q ),
	.datad(\Register_File|register~1336_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1337_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1337 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1340 (
// Equation(s):
// \Register_File|register~1340_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1337_combout ))) # (!ctrl0[16] & (\Register_File|register~1339_combout ))))

	.dataa(\Register_File|register~1339_combout ),
	.datab(ctrl0[15]),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1337_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1340_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1340 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1343 (
// Equation(s):
// \Register_File|register~1343_combout  = (ctrl0[15] & ((\Register_File|register~1340_combout  & (\Register_File|register~1342_combout )) # (!\Register_File|register~1340_combout  & ((\Register_File|register~1335_combout ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1340_combout ))))

	.dataa(\Register_File|register~1342_combout ),
	.datab(\Register_File|register~1335_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1340_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1343_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1343 .lut_mask = 16'hAFC0;
defparam \Register_File|register~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N8
cycloneiv_lcell_comb \Register_File|register~1331 (
// Equation(s):
// \Register_File|register~1331_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~431_q ))) # (!ctrl0[15] & (\Register_File|register~399_q ))))

	.dataa(\Register_File|register~399_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~431_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1331_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1331 .lut_mask = 16'hFC22;
defparam \Register_File|register~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N22
cycloneiv_lcell_comb \Register_File|register~1332 (
// Equation(s):
// \Register_File|register~1332_combout  = (ctrl0[16] & ((\Register_File|register~1331_combout  & ((\Register_File|register~495_q ))) # (!\Register_File|register~1331_combout  & (\Register_File|register~463_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1331_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1331_combout ),
	.datac(\Register_File|register~463_q ),
	.datad(\Register_File|register~495_q ),
	.cin(gnd),
	.combout(\Register_File|register~1332_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1332 .lut_mask = 16'hEC64;
defparam \Register_File|register~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneiv_lcell_comb \Register_File|register~1324 (
// Equation(s):
// \Register_File|register~1324_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~175_q ))) # (!ctrl0[15] & (\Register_File|register~143_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~143_q ),
	.datac(\Register_File|register~175_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1324_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1324 .lut_mask = 16'hFA44;
defparam \Register_File|register~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N2
cycloneiv_lcell_comb \Register_File|register~1325 (
// Equation(s):
// \Register_File|register~1325_combout  = (\Register_File|register~1324_combout  & (((\Register_File|register~239_q )) # (!ctrl0[16]))) # (!\Register_File|register~1324_combout  & (ctrl0[16] & ((\Register_File|register~207_q ))))

	.dataa(\Register_File|register~1324_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~239_q ),
	.datad(\Register_File|register~207_q ),
	.cin(gnd),
	.combout(\Register_File|register~1325_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1325 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1328 (
// Equation(s):
// \Register_File|register~1328_combout  = (ctrl0[16] & (((\Register_File|register~79_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~15_q  & ((!ctrl0[15]))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~15_q ),
	.datac(\Register_File|register~79_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1328_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1328 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1329 (
// Equation(s):
// \Register_File|register~1329_combout  = (\Register_File|register~1328_combout  & ((\Register_File|register~111_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1328_combout  & (((\Register_File|register~47_q  & ctrl0[15]))))

	.dataa(\Register_File|register~111_q ),
	.datab(\Register_File|register~1328_combout ),
	.datac(\Register_File|register~47_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1329_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1329 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N2
cycloneiv_lcell_comb \Register_File|register~1326 (
// Equation(s):
// \Register_File|register~1326_combout  = (ctrl0[16] & (((\Register_File|register~335_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~271_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~271_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~335_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1326_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1326 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1327 (
// Equation(s):
// \Register_File|register~1327_combout  = (\Register_File|register~1326_combout  & (((\Register_File|register~367_q )) # (!ctrl0[15]))) # (!\Register_File|register~1326_combout  & (ctrl0[15] & (\Register_File|register~303_q )))

	.dataa(\Register_File|register~1326_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~303_q ),
	.datad(\Register_File|register~367_q ),
	.cin(gnd),
	.combout(\Register_File|register~1327_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1327 .lut_mask = 16'hEA62;
defparam \Register_File|register~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1330 (
// Equation(s):
// \Register_File|register~1330_combout  = (ctrl0[18] & (((\Register_File|register~1327_combout ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~1329_combout  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1329_combout ),
	.datac(\Register_File|register~1327_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1330_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1330 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1333 (
// Equation(s):
// \Register_File|register~1333_combout  = (\Register_File|register~1330_combout  & ((\Register_File|register~1332_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1330_combout  & (((\Register_File|register~1325_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1332_combout ),
	.datab(\Register_File|register~1325_combout ),
	.datac(\Register_File|register~1330_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1333_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1333 .lut_mask = 16'hACF0;
defparam \Register_File|register~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneiv_lcell_comb \Register_File|output_data_B~16 (
// Equation(s):
// \Register_File|output_data_B~16_combout  = (\Register_File|register~1343_combout  & ((ctrl0[19]) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1333_combout )))) # (!\Register_File|register~1343_combout  & 
// (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1333_combout ))))

	.dataa(\Register_File|register~1343_combout ),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1333_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~16_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~16 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \Register_File|output_data_B[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~16_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[15] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneiv_lcell_comb \fioB[15] (
// Equation(s):
// fioB[15] = LCELL(\Register_File|output_data_B [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[15]),
	.cout());
// synopsys translate_off
defparam \fioB[15] .lut_mask = 16'hF0F0;
defparam \fioB[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[12]~24 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[12]~24_combout  = ((\MULTIPLICADOR|U0|acc_reg [28] $ (fioB[12] $ (!\MULTIPLICADOR|U1|Soma[11]~23 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[12]~25  = CARRY((\MULTIPLICADOR|U0|acc_reg [28] & ((fioB[12]) # (!\MULTIPLICADOR|U1|Soma[11]~23 ))) # (!\MULTIPLICADOR|U0|acc_reg [28] & (fioB[12] & !\MULTIPLICADOR|U1|Soma[11]~23 )))

	.dataa(\MULTIPLICADOR|U0|acc_reg [28]),
	.datab(fioB[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[11]~23 ),
	.combout(\MULTIPLICADOR|U1|Soma[12]~24_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[12]~25 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[12]~24 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[13]~26 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[13]~26_combout  = (\MULTIPLICADOR|U0|acc_reg [29] & ((fioB[13] & (\MULTIPLICADOR|U1|Soma[12]~25  & VCC)) # (!fioB[13] & (!\MULTIPLICADOR|U1|Soma[12]~25 )))) # (!\MULTIPLICADOR|U0|acc_reg [29] & ((fioB[13] & 
// (!\MULTIPLICADOR|U1|Soma[12]~25 )) # (!fioB[13] & ((\MULTIPLICADOR|U1|Soma[12]~25 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[13]~27  = CARRY((\MULTIPLICADOR|U0|acc_reg [29] & (!fioB[13] & !\MULTIPLICADOR|U1|Soma[12]~25 )) # (!\MULTIPLICADOR|U0|acc_reg [29] & ((!\MULTIPLICADOR|U1|Soma[12]~25 ) # (!fioB[13]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [29]),
	.datab(fioB[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[12]~25 ),
	.combout(\MULTIPLICADOR|U1|Soma[13]~26_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[13]~27 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[13]~26 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[14]~28 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[14]~28_combout  = ((fioB[14] $ (\MULTIPLICADOR|U0|acc_reg [30] $ (!\MULTIPLICADOR|U1|Soma[13]~27 )))) # (GND)
// \MULTIPLICADOR|U1|Soma[14]~29  = CARRY((fioB[14] & ((\MULTIPLICADOR|U0|acc_reg [30]) # (!\MULTIPLICADOR|U1|Soma[13]~27 ))) # (!fioB[14] & (\MULTIPLICADOR|U0|acc_reg [30] & !\MULTIPLICADOR|U1|Soma[13]~27 )))

	.dataa(fioB[14]),
	.datab(\MULTIPLICADOR|U0|acc_reg [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[13]~27 ),
	.combout(\MULTIPLICADOR|U1|Soma[14]~28_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[14]~29 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[14]~28 .lut_mask = 16'h698E;
defparam \MULTIPLICADOR|U1|Soma[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[15]~30 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[15]~30_combout  = (\MULTIPLICADOR|U0|acc_reg [31] & ((fioB[15] & (\MULTIPLICADOR|U1|Soma[14]~29  & VCC)) # (!fioB[15] & (!\MULTIPLICADOR|U1|Soma[14]~29 )))) # (!\MULTIPLICADOR|U0|acc_reg [31] & ((fioB[15] & 
// (!\MULTIPLICADOR|U1|Soma[14]~29 )) # (!fioB[15] & ((\MULTIPLICADOR|U1|Soma[14]~29 ) # (GND)))))
// \MULTIPLICADOR|U1|Soma[15]~31  = CARRY((\MULTIPLICADOR|U0|acc_reg [31] & (!fioB[15] & !\MULTIPLICADOR|U1|Soma[14]~29 )) # (!\MULTIPLICADOR|U0|acc_reg [31] & ((!\MULTIPLICADOR|U1|Soma[14]~29 ) # (!fioB[15]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [31]),
	.datab(fioB[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULTIPLICADOR|U1|Soma[14]~29 ),
	.combout(\MULTIPLICADOR|U1|Soma[15]~30_combout ),
	.cout(\MULTIPLICADOR|U1|Soma[15]~31 ));
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[15]~30 .lut_mask = 16'h9617;
defparam \MULTIPLICADOR|U1|Soma[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U1|Soma[16]~32 (
// Equation(s):
// \MULTIPLICADOR|U1|Soma[16]~32_combout  = !\MULTIPLICADOR|U1|Soma[15]~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MULTIPLICADOR|U1|Soma[15]~31 ),
	.combout(\MULTIPLICADOR|U1|Soma[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U1|Soma[16]~32 .lut_mask = 16'h0F0F;
defparam \MULTIPLICADOR|U1|Soma[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~41 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~41_combout  = (\MULTIPLICADOR|U0|acc_reg~42_combout  & (\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[16]~32_combout )))) # (!\MULTIPLICADOR|U0|acc_reg~42_combout  & ((\MULTIPLICADOR|U0|acc_reg [32]) # 
// ((\MULTIPLICADOR|U2|Ad~1_combout  & \MULTIPLICADOR|U1|Soma[16]~32_combout ))))

	.dataa(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.datab(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [32]),
	.datad(\MULTIPLICADOR|U1|Soma[16]~32_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~41 .lut_mask = 16'hDC50;
defparam \MULTIPLICADOR|U0|acc_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \MULTIPLICADOR|U0|acc_reg[32] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[32] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~35 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~35_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[15]~30_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [32]))))

	.dataa(\MULTIPLICADOR|U2|Load~0_combout ),
	.datab(\MULTIPLICADOR|U0|acc_reg [32]),
	.datac(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[15]~30_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~35 .lut_mask = 16'h5404;
defparam \MULTIPLICADOR|U0|acc_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \MULTIPLICADOR|U0|acc_reg[31] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[31] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~36 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~36_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[14]~28_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [31]))))

	.dataa(\MULTIPLICADOR|U0|acc_reg [31]),
	.datab(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datac(\MULTIPLICADOR|U2|Load~0_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[14]~28_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~36 .lut_mask = 16'h0E02;
defparam \MULTIPLICADOR|U0|acc_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \MULTIPLICADOR|U0|acc_reg[30] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[30] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~37 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~37_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[13]~26_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [30]))))

	.dataa(\MULTIPLICADOR|U2|Load~0_combout ),
	.datab(\MULTIPLICADOR|U0|acc_reg [30]),
	.datac(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datad(\MULTIPLICADOR|U1|Soma[13]~26_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~37 .lut_mask = 16'h5404;
defparam \MULTIPLICADOR|U0|acc_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \MULTIPLICADOR|U0|acc_reg[29] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[29] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~38 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~38_combout  = (!\MULTIPLICADOR|U2|Load~0_combout  & ((\MULTIPLICADOR|U2|Ad~1_combout  & ((\MULTIPLICADOR|U1|Soma[12]~24_combout ))) # (!\MULTIPLICADOR|U2|Ad~1_combout  & (\MULTIPLICADOR|U0|acc_reg [29]))))

	.dataa(\MULTIPLICADOR|U2|Load~0_combout ),
	.datab(\MULTIPLICADOR|U2|Ad~1_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [29]),
	.datad(\MULTIPLICADOR|U1|Soma[12]~24_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~38 .lut_mask = 16'h5410;
defparam \MULTIPLICADOR|U0|acc_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \MULTIPLICADOR|U0|acc_reg[28] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[28] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneiv_lcell_comb \dataOut_Mult[28] (
// Equation(s):
// dataOut_Mult[28] = LCELL(\MULTIPLICADOR|U0|acc_reg [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [28]),
	.cin(gnd),
	.combout(dataOut_Mult[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[28] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneiv_lcell_comb \dataOut_M1[28] (
// Equation(s):
// dataOut_M1[28] = LCELL((ctrl1[8] & ((dataOut_Imm[28]))) # (!ctrl1[8] & (fioB[28])))

	.dataa(fioB[28]),
	.datab(gnd),
	.datac(ctrl1[8]),
	.datad(dataOut_Imm[28]),
	.cin(gnd),
	.combout(dataOut_M1[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[28] .lut_mask = 16'hFA0A;
defparam \dataOut_M1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneiv_lcell_comb \ALU|Add0~144 (
// Equation(s):
// \ALU|Add0~144_combout  = ctrl1[6] $ (dataOut_M1[28])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[28]),
	.cin(gnd),
	.combout(\ALU|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~144 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N17
dffeas \Register_File|register~988 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~988 .is_wysiwyg = "true";
defparam \Register_File|register~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N23
dffeas \Register_File|register~732 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~732 .is_wysiwyg = "true";
defparam \Register_File|register~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N1
dffeas \Register_File|register~604 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~604 .is_wysiwyg = "true";
defparam \Register_File|register~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N27
dffeas \Register_File|register~860 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~860 .is_wysiwyg = "true";
defparam \Register_File|register~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N0
cycloneiv_lcell_comb \Register_File|register~2342 (
// Equation(s):
// \Register_File|register~2342_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~860_q ))) # (!ctrl0[23] & (\Register_File|register~604_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~604_q ),
	.datad(\Register_File|register~860_q ),
	.cin(gnd),
	.combout(\Register_File|register~2342_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2342 .lut_mask = 16'hDC98;
defparam \Register_File|register~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
cycloneiv_lcell_comb \Register_File|register~2343 (
// Equation(s):
// \Register_File|register~2343_combout  = (ctrl0[22] & ((\Register_File|register~2342_combout  & (\Register_File|register~988_q )) # (!\Register_File|register~2342_combout  & ((\Register_File|register~732_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2342_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~988_q ),
	.datac(\Register_File|register~732_q ),
	.datad(\Register_File|register~2342_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2343_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2343 .lut_mask = 16'hDDA0;
defparam \Register_File|register~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N29
dffeas \Register_File|register~764 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~764 .is_wysiwyg = "true";
defparam \Register_File|register~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N27
dffeas \Register_File|register~636 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~636 .is_wysiwyg = "true";
defparam \Register_File|register~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2349 (
// Equation(s):
// \Register_File|register~2349_combout  = (ctrl0[22] & ((\Register_File|register~764_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~636_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~764_q ),
	.datac(\Register_File|register~636_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2349_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2349 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N25
dffeas \Register_File|register~1020 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1020 .is_wysiwyg = "true";
defparam \Register_File|register~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y45_N27
dffeas \Register_File|register~892 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~892 .is_wysiwyg = "true";
defparam \Register_File|register~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneiv_lcell_comb \Register_File|register~2350 (
// Equation(s):
// \Register_File|register~2350_combout  = (\Register_File|register~2349_combout  & ((\Register_File|register~1020_q ) # ((!ctrl0[23])))) # (!\Register_File|register~2349_combout  & (((\Register_File|register~892_q  & ctrl0[23]))))

	.dataa(\Register_File|register~2349_combout ),
	.datab(\Register_File|register~1020_q ),
	.datac(\Register_File|register~892_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2350_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2350 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N29
dffeas \Register_File|register~828 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~828 .is_wysiwyg = "true";
defparam \Register_File|register~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N7
dffeas \Register_File|register~956 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~956 .is_wysiwyg = "true";
defparam \Register_File|register~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N3
dffeas \Register_File|register~572 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~572 .is_wysiwyg = "true";
defparam \Register_File|register~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N1
dffeas \Register_File|register~700 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~700 .is_wysiwyg = "true";
defparam \Register_File|register~700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2344 (
// Equation(s):
// \Register_File|register~2344_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~700_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~572_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~572_q ),
	.datad(\Register_File|register~700_q ),
	.cin(gnd),
	.combout(\Register_File|register~2344_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2344 .lut_mask = 16'hBA98;
defparam \Register_File|register~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2345 (
// Equation(s):
// \Register_File|register~2345_combout  = (ctrl0[23] & ((\Register_File|register~2344_combout  & ((\Register_File|register~956_q ))) # (!\Register_File|register~2344_combout  & (\Register_File|register~828_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2344_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~828_q ),
	.datac(\Register_File|register~956_q ),
	.datad(\Register_File|register~2344_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2345_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2345 .lut_mask = 16'hF588;
defparam \Register_File|register~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N19
dffeas \Register_File|register~668 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~668 .is_wysiwyg = "true";
defparam \Register_File|register~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N9
dffeas \Register_File|register~924 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~924 .is_wysiwyg = "true";
defparam \Register_File|register~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N15
dffeas \Register_File|register~796 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~796 .is_wysiwyg = "true";
defparam \Register_File|register~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N17
dffeas \Register_File|register~540 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~540 .is_wysiwyg = "true";
defparam \Register_File|register~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
cycloneiv_lcell_comb \Register_File|register~2346 (
// Equation(s):
// \Register_File|register~2346_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~796_q )) # (!ctrl0[23] & ((\Register_File|register~540_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~796_q ),
	.datac(\Register_File|register~540_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2346_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2346 .lut_mask = 16'hEE50;
defparam \Register_File|register~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneiv_lcell_comb \Register_File|register~2347 (
// Equation(s):
// \Register_File|register~2347_combout  = (ctrl0[22] & ((\Register_File|register~2346_combout  & ((\Register_File|register~924_q ))) # (!\Register_File|register~2346_combout  & (\Register_File|register~668_q )))) # (!ctrl0[22] & 
// (((\Register_File|register~2346_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~668_q ),
	.datac(\Register_File|register~924_q ),
	.datad(\Register_File|register~2346_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2347_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2347 .lut_mask = 16'hF588;
defparam \Register_File|register~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2348 (
// Equation(s):
// \Register_File|register~2348_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~2345_combout )) # (!ctrl0[20] & ((\Register_File|register~2347_combout )))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2345_combout ),
	.datac(\Register_File|register~2347_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2348_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2348 .lut_mask = 16'hEE50;
defparam \Register_File|register~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneiv_lcell_comb \Register_File|register~2351 (
// Equation(s):
// \Register_File|register~2351_combout  = (ctrl0[21] & ((\Register_File|register~2348_combout  & ((\Register_File|register~2350_combout ))) # (!\Register_File|register~2348_combout  & (\Register_File|register~2343_combout )))) # (!ctrl0[21] & 
// (((\Register_File|register~2348_combout ))))

	.dataa(\Register_File|register~2343_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~2350_combout ),
	.datad(\Register_File|register~2348_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2351_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2351 .lut_mask = 16'hF388;
defparam \Register_File|register~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N25
dffeas \Register_File|register~412 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~412 .is_wysiwyg = "true";
defparam \Register_File|register~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N13
dffeas \Register_File|register~476 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~476 .is_wysiwyg = "true";
defparam \Register_File|register~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
cycloneiv_lcell_comb \Register_File|register~2339 (
// Equation(s):
// \Register_File|register~2339_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~476_q ))) # (!ctrl0[21] & (\Register_File|register~412_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~412_q ),
	.datad(\Register_File|register~476_q ),
	.cin(gnd),
	.combout(\Register_File|register~2339_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2339 .lut_mask = 16'hDC98;
defparam \Register_File|register~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N15
dffeas \Register_File|register~508 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~508 .is_wysiwyg = "true";
defparam \Register_File|register~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \Register_File|register~444 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~444 .is_wysiwyg = "true";
defparam \Register_File|register~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneiv_lcell_comb \Register_File|register~2340 (
// Equation(s):
// \Register_File|register~2340_combout  = (ctrl0[20] & ((\Register_File|register~2339_combout  & (\Register_File|register~508_q )) # (!\Register_File|register~2339_combout  & ((\Register_File|register~444_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~2339_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2339_combout ),
	.datac(\Register_File|register~508_q ),
	.datad(\Register_File|register~444_q ),
	.cin(gnd),
	.combout(\Register_File|register~2340_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2340 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N31
dffeas \Register_File|register~220 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~220 .is_wysiwyg = "true";
defparam \Register_File|register~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N25
dffeas \Register_File|register~156 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~156 .is_wysiwyg = "true";
defparam \Register_File|register~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
cycloneiv_lcell_comb \Register_File|register~2334 (
// Equation(s):
// \Register_File|register~2334_combout  = (ctrl0[21] & ((\Register_File|register~220_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~156_q  & !ctrl0[20]))))

	.dataa(\Register_File|register~220_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~156_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2334_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2334 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \Register_File|register~252 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~252 .is_wysiwyg = "true";
defparam \Register_File|register~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N17
dffeas \Register_File|register~188 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~188 .is_wysiwyg = "true";
defparam \Register_File|register~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
cycloneiv_lcell_comb \Register_File|register~2335 (
// Equation(s):
// \Register_File|register~2335_combout  = (\Register_File|register~2334_combout  & (((\Register_File|register~252_q )) # (!ctrl0[20]))) # (!\Register_File|register~2334_combout  & (ctrl0[20] & ((\Register_File|register~188_q ))))

	.dataa(\Register_File|register~2334_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~252_q ),
	.datad(\Register_File|register~188_q ),
	.cin(gnd),
	.combout(\Register_File|register~2335_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2335 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N15
dffeas \Register_File|register~92 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~92 .is_wysiwyg = "true";
defparam \Register_File|register~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y46_N13
dffeas \Register_File|register~124 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~124 .is_wysiwyg = "true";
defparam \Register_File|register~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N13
dffeas \Register_File|register~28 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~28 .is_wysiwyg = "true";
defparam \Register_File|register~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N23
dffeas \Register_File|register~60 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~60 .is_wysiwyg = "true";
defparam \Register_File|register~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneiv_lcell_comb \Register_File|register~2336 (
// Equation(s):
// \Register_File|register~2336_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~60_q ))) # (!ctrl0[20] & (\Register_File|register~28_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~28_q ),
	.datad(\Register_File|register~60_q ),
	.cin(gnd),
	.combout(\Register_File|register~2336_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2336 .lut_mask = 16'hDC98;
defparam \Register_File|register~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneiv_lcell_comb \Register_File|register~2337 (
// Equation(s):
// \Register_File|register~2337_combout  = (ctrl0[21] & ((\Register_File|register~2336_combout  & ((\Register_File|register~124_q ))) # (!\Register_File|register~2336_combout  & (\Register_File|register~92_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2336_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~92_q ),
	.datac(\Register_File|register~124_q ),
	.datad(\Register_File|register~2336_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2337_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2337 .lut_mask = 16'hF588;
defparam \Register_File|register~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneiv_lcell_comb \Register_File|register~2338 (
// Equation(s):
// \Register_File|register~2338_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~2335_combout )) # (!ctrl0[22] & ((\Register_File|register~2337_combout )))))

	.dataa(\Register_File|register~2335_combout ),
	.datab(\Register_File|register~2337_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2338_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2338 .lut_mask = 16'hFA0C;
defparam \Register_File|register~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N15
dffeas \Register_File|register~284 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~284 .is_wysiwyg = "true";
defparam \Register_File|register~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N25
dffeas \Register_File|register~316 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~316 .is_wysiwyg = "true";
defparam \Register_File|register~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneiv_lcell_comb \Register_File|register~2332 (
// Equation(s):
// \Register_File|register~2332_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~316_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~284_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~284_q ),
	.datad(\Register_File|register~316_q ),
	.cin(gnd),
	.combout(\Register_File|register~2332_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2332 .lut_mask = 16'hBA98;
defparam \Register_File|register~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N19
dffeas \Register_File|register~380 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~380 .is_wysiwyg = "true";
defparam \Register_File|register~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneiv_lcell_comb \Register_File|register~2333 (
// Equation(s):
// \Register_File|register~2333_combout  = (\Register_File|register~2332_combout  & (((\Register_File|register~380_q )) # (!ctrl0[21]))) # (!\Register_File|register~2332_combout  & (ctrl0[21] & (\Register_File|register~348_q )))

	.dataa(\Register_File|register~2332_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~348_q ),
	.datad(\Register_File|register~380_q ),
	.cin(gnd),
	.combout(\Register_File|register~2333_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2333 .lut_mask = 16'hEA62;
defparam \Register_File|register~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2341 (
// Equation(s):
// \Register_File|register~2341_combout  = (\Register_File|register~2338_combout  & ((\Register_File|register~2340_combout ) # ((!ctrl0[23])))) # (!\Register_File|register~2338_combout  & (((\Register_File|register~2333_combout  & ctrl0[23]))))

	.dataa(\Register_File|register~2340_combout ),
	.datab(\Register_File|register~2338_combout ),
	.datac(\Register_File|register~2333_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2341_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2341 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneiv_lcell_comb \Register_File|output_data_A~32 (
// Equation(s):
// \Register_File|output_data_A~32_combout  = (\Register_File|output_data_A~0_combout  & ((\Register_File|register~2341_combout ) # ((\Register_File|register~2351_combout  & ctrl0[24])))) # (!\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~2351_combout  & ((ctrl0[24]))))

	.dataa(\Register_File|output_data_A~0_combout ),
	.datab(\Register_File|register~2351_combout ),
	.datac(\Register_File|register~2341_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~32_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~32 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N27
dffeas \Register_File|output_data_A[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[28] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneiv_lcell_comb \fioA[28] (
// Equation(s):
// fioA[28] = LCELL(\Register_File|output_data_A [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [28]),
	.cin(gnd),
	.combout(fioA[28]),
	.cout());
// synopsys translate_off
defparam \fioA[28] .lut_mask = 16'hFF00;
defparam \fioA[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneiv_lcell_comb \dataOut_M1[27] (
// Equation(s):
// dataOut_M1[27] = LCELL((ctrl1[8] & (dataOut_Imm[27])) # (!ctrl1[8] & ((fioB[27]))))

	.dataa(dataOut_Imm[27]),
	.datab(ctrl1[8]),
	.datac(gnd),
	.datad(fioB[27]),
	.cin(gnd),
	.combout(dataOut_M1[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[27] .lut_mask = 16'hBB88;
defparam \dataOut_M1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneiv_lcell_comb \ALU|Add0~136 (
// Equation(s):
// \ALU|Add0~136_combout  = dataOut_M1[27] $ (ctrl1[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(dataOut_M1[27]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~136 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N21
dffeas \Register_File|register~826 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~826 .is_wysiwyg = "true";
defparam \Register_File|register~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N15
dffeas \Register_File|register~954 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~954 .is_wysiwyg = "true";
defparam \Register_File|register~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \Register_File|register~698 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~698 .is_wysiwyg = "true";
defparam \Register_File|register~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N11
dffeas \Register_File|register~570 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~570 .is_wysiwyg = "true";
defparam \Register_File|register~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneiv_lcell_comb \Register_File|register~2184 (
// Equation(s):
// \Register_File|register~2184_combout  = (ctrl0[22] & ((\Register_File|register~698_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~570_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~698_q ),
	.datac(\Register_File|register~570_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2184_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2184 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
cycloneiv_lcell_comb \Register_File|register~2185 (
// Equation(s):
// \Register_File|register~2185_combout  = (ctrl0[23] & ((\Register_File|register~2184_combout  & ((\Register_File|register~954_q ))) # (!\Register_File|register~2184_combout  & (\Register_File|register~826_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2184_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~826_q ),
	.datac(\Register_File|register~954_q ),
	.datad(\Register_File|register~2184_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2185_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2185 .lut_mask = 16'hF588;
defparam \Register_File|register~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N13
dffeas \Register_File|register~538 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~538 .is_wysiwyg = "true";
defparam \Register_File|register~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y52_N7
dffeas \Register_File|register~794 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~794 .is_wysiwyg = "true";
defparam \Register_File|register~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N12
cycloneiv_lcell_comb \Register_File|register~2186 (
// Equation(s):
// \Register_File|register~2186_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~794_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~538_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~538_q ),
	.datad(\Register_File|register~794_q ),
	.cin(gnd),
	.combout(\Register_File|register~2186_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2186 .lut_mask = 16'hBA98;
defparam \Register_File|register~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N23
dffeas \Register_File|register~922 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~922 .is_wysiwyg = "true";
defparam \Register_File|register~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y52_N21
dffeas \Register_File|register~666 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~666 .is_wysiwyg = "true";
defparam \Register_File|register~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N22
cycloneiv_lcell_comb \Register_File|register~2187 (
// Equation(s):
// \Register_File|register~2187_combout  = (\Register_File|register~2186_combout  & (((\Register_File|register~922_q )) # (!ctrl0[22]))) # (!\Register_File|register~2186_combout  & (ctrl0[22] & ((\Register_File|register~666_q ))))

	.dataa(\Register_File|register~2186_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~922_q ),
	.datad(\Register_File|register~666_q ),
	.cin(gnd),
	.combout(\Register_File|register~2187_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2187 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
cycloneiv_lcell_comb \Register_File|register~2188 (
// Equation(s):
// \Register_File|register~2188_combout  = (ctrl0[20] & ((\Register_File|register~2185_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~2187_combout  & !ctrl0[21]))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2185_combout ),
	.datac(\Register_File|register~2187_combout ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2188_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2188 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1018feeder (
// Equation(s):
// \Register_File|register~1018feeder_combout  = writeBack[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeBack[26]),
	.cin(gnd),
	.combout(\Register_File|register~1018feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1018feeder .lut_mask = 16'hFF00;
defparam \Register_File|register~1018feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \Register_File|register~1018 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|register~1018feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1018 .is_wysiwyg = "true";
defparam \Register_File|register~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N17
dffeas \Register_File|register~762 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~762 .is_wysiwyg = "true";
defparam \Register_File|register~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N31
dffeas \Register_File|register~634 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~634 .is_wysiwyg = "true";
defparam \Register_File|register~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneiv_lcell_comb \Register_File|register~2189 (
// Equation(s):
// \Register_File|register~2189_combout  = (ctrl0[22] & ((\Register_File|register~762_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~634_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~762_q ),
	.datac(\Register_File|register~634_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2189_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2189 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N3
dffeas \Register_File|register~890 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~890 .is_wysiwyg = "true";
defparam \Register_File|register~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
cycloneiv_lcell_comb \Register_File|register~2190 (
// Equation(s):
// \Register_File|register~2190_combout  = (\Register_File|register~2189_combout  & ((\Register_File|register~1018_q ) # ((!ctrl0[23])))) # (!\Register_File|register~2189_combout  & (((\Register_File|register~890_q  & ctrl0[23]))))

	.dataa(\Register_File|register~1018_q ),
	.datab(\Register_File|register~2189_combout ),
	.datac(\Register_File|register~890_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2190_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2190 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N21
dffeas \Register_File|register~602 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~602 .is_wysiwyg = "true";
defparam \Register_File|register~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N25
dffeas \Register_File|register~858 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~858 .is_wysiwyg = "true";
defparam \Register_File|register~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
cycloneiv_lcell_comb \Register_File|register~2182 (
// Equation(s):
// \Register_File|register~2182_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~858_q ))) # (!ctrl0[23] & (\Register_File|register~602_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~602_q ),
	.datad(\Register_File|register~858_q ),
	.cin(gnd),
	.combout(\Register_File|register~2182_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2182 .lut_mask = 16'hDC98;
defparam \Register_File|register~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N1
dffeas \Register_File|register~730 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~730 .is_wysiwyg = "true";
defparam \Register_File|register~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y49_N19
dffeas \Register_File|register~986 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~986 .is_wysiwyg = "true";
defparam \Register_File|register~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N0
cycloneiv_lcell_comb \Register_File|register~2183 (
// Equation(s):
// \Register_File|register~2183_combout  = (\Register_File|register~2182_combout  & (((\Register_File|register~986_q )) # (!ctrl0[22]))) # (!\Register_File|register~2182_combout  & (ctrl0[22] & (\Register_File|register~730_q )))

	.dataa(\Register_File|register~2182_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~730_q ),
	.datad(\Register_File|register~986_q ),
	.cin(gnd),
	.combout(\Register_File|register~2183_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2183 .lut_mask = 16'hEA62;
defparam \Register_File|register~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
cycloneiv_lcell_comb \Register_File|register~2191 (
// Equation(s):
// \Register_File|register~2191_combout  = (ctrl0[21] & ((\Register_File|register~2188_combout  & (\Register_File|register~2190_combout )) # (!\Register_File|register~2188_combout  & ((\Register_File|register~2183_combout ))))) # (!ctrl0[21] & 
// (\Register_File|register~2188_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2188_combout ),
	.datac(\Register_File|register~2190_combout ),
	.datad(\Register_File|register~2183_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2191_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2191 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N31
dffeas \Register_File|register~282 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~282 .is_wysiwyg = "true";
defparam \Register_File|register~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N21
dffeas \Register_File|register~314 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~314 .is_wysiwyg = "true";
defparam \Register_File|register~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
cycloneiv_lcell_comb \Register_File|register~2172 (
// Equation(s):
// \Register_File|register~2172_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~314_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~282_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~282_q ),
	.datad(\Register_File|register~314_q ),
	.cin(gnd),
	.combout(\Register_File|register~2172_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2172 .lut_mask = 16'hBA98;
defparam \Register_File|register~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N27
dffeas \Register_File|register~378 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~378 .is_wysiwyg = "true";
defparam \Register_File|register~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N11
dffeas \Register_File|register~346 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~346 .is_wysiwyg = "true";
defparam \Register_File|register~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneiv_lcell_comb \Register_File|register~2173 (
// Equation(s):
// \Register_File|register~2173_combout  = (\Register_File|register~2172_combout  & ((\Register_File|register~378_q ) # ((!ctrl0[21])))) # (!\Register_File|register~2172_combout  & (((\Register_File|register~346_q  & ctrl0[21]))))

	.dataa(\Register_File|register~2172_combout ),
	.datab(\Register_File|register~378_q ),
	.datac(\Register_File|register~346_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2173_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2173 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N5
dffeas \Register_File|register~442 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~442 .is_wysiwyg = "true";
defparam \Register_File|register~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N31
dffeas \Register_File|register~506 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~506 .is_wysiwyg = "true";
defparam \Register_File|register~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N21
dffeas \Register_File|register~410 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~410 .is_wysiwyg = "true";
defparam \Register_File|register~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N7
dffeas \Register_File|register~474 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~474 .is_wysiwyg = "true";
defparam \Register_File|register~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneiv_lcell_comb \Register_File|register~2179 (
// Equation(s):
// \Register_File|register~2179_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~474_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~410_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~410_q ),
	.datad(\Register_File|register~474_q ),
	.cin(gnd),
	.combout(\Register_File|register~2179_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2179 .lut_mask = 16'hBA98;
defparam \Register_File|register~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneiv_lcell_comb \Register_File|register~2180 (
// Equation(s):
// \Register_File|register~2180_combout  = (ctrl0[20] & ((\Register_File|register~2179_combout  & ((\Register_File|register~506_q ))) # (!\Register_File|register~2179_combout  & (\Register_File|register~442_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2179_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~442_q ),
	.datac(\Register_File|register~506_q ),
	.datad(\Register_File|register~2179_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2180_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2180 .lut_mask = 16'hF588;
defparam \Register_File|register~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \Register_File|register~90 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~90 .is_wysiwyg = "true";
defparam \Register_File|register~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N11
dffeas \Register_File|register~122 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~122 .is_wysiwyg = "true";
defparam \Register_File|register~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N31
dffeas \Register_File|register~26 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~26 .is_wysiwyg = "true";
defparam \Register_File|register~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N17
dffeas \Register_File|register~58 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~58 .is_wysiwyg = "true";
defparam \Register_File|register~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N30
cycloneiv_lcell_comb \Register_File|register~2176 (
// Equation(s):
// \Register_File|register~2176_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~58_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~26_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~26_q ),
	.datad(\Register_File|register~58_q ),
	.cin(gnd),
	.combout(\Register_File|register~2176_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2176 .lut_mask = 16'hBA98;
defparam \Register_File|register~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneiv_lcell_comb \Register_File|register~2177 (
// Equation(s):
// \Register_File|register~2177_combout  = (ctrl0[21] & ((\Register_File|register~2176_combout  & ((\Register_File|register~122_q ))) # (!\Register_File|register~2176_combout  & (\Register_File|register~90_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2176_combout ))))

	.dataa(\Register_File|register~90_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~122_q ),
	.datad(\Register_File|register~2176_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2177_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2177 .lut_mask = 16'hF388;
defparam \Register_File|register~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \Register_File|register~186 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~186 .is_wysiwyg = "true";
defparam \Register_File|register~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N11
dffeas \Register_File|register~250 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~250 .is_wysiwyg = "true";
defparam \Register_File|register~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N9
dffeas \Register_File|register~218 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~218 .is_wysiwyg = "true";
defparam \Register_File|register~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneiv_lcell_comb \Register_File|register~2174 (
// Equation(s):
// \Register_File|register~2174_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~218_q ))) # (!ctrl0[21] & (\Register_File|register~154_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~154_q ),
	.datad(\Register_File|register~218_q ),
	.cin(gnd),
	.combout(\Register_File|register~2174_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2174 .lut_mask = 16'hDC98;
defparam \Register_File|register~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
cycloneiv_lcell_comb \Register_File|register~2175 (
// Equation(s):
// \Register_File|register~2175_combout  = (ctrl0[20] & ((\Register_File|register~2174_combout  & ((\Register_File|register~250_q ))) # (!\Register_File|register~2174_combout  & (\Register_File|register~186_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2174_combout ))))

	.dataa(\Register_File|register~186_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~250_q ),
	.datad(\Register_File|register~2174_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2175_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2175 .lut_mask = 16'hF388;
defparam \Register_File|register~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
cycloneiv_lcell_comb \Register_File|register~2178 (
// Equation(s):
// \Register_File|register~2178_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~2175_combout ))) # (!ctrl0[22] & (\Register_File|register~2177_combout ))))

	.dataa(\Register_File|register~2177_combout ),
	.datab(\Register_File|register~2175_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2178_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2178 .lut_mask = 16'hFC0A;
defparam \Register_File|register~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
cycloneiv_lcell_comb \Register_File|register~2181 (
// Equation(s):
// \Register_File|register~2181_combout  = (ctrl0[23] & ((\Register_File|register~2178_combout  & ((\Register_File|register~2180_combout ))) # (!\Register_File|register~2178_combout  & (\Register_File|register~2173_combout )))) # (!ctrl0[23] & 
// (((\Register_File|register~2178_combout ))))

	.dataa(\Register_File|register~2173_combout ),
	.datab(\Register_File|register~2180_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~2178_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2181_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2181 .lut_mask = 16'hCFA0;
defparam \Register_File|register~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
cycloneiv_lcell_comb \Register_File|output_data_A~24 (
// Equation(s):
// \Register_File|output_data_A~24_combout  = (\Register_File|register~2191_combout  & ((ctrl0[24]) # ((\Register_File|register~2181_combout  & \Register_File|output_data_A~0_combout )))) # (!\Register_File|register~2191_combout  & 
// (\Register_File|register~2181_combout  & ((\Register_File|output_data_A~0_combout ))))

	.dataa(\Register_File|register~2191_combout ),
	.datab(\Register_File|register~2181_combout ),
	.datac(ctrl0[24]),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~24_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~24 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N21
dffeas \Register_File|output_data_A[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[26] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneiv_lcell_comb \fioA[26] (
// Equation(s):
// fioA[26] = LCELL(\Register_File|output_data_A [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [26]),
	.cin(gnd),
	.combout(fioA[26]),
	.cout());
// synopsys translate_off
defparam \fioA[26] .lut_mask = 16'hFF00;
defparam \fioA[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N13
dffeas \Register_File|register~281 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~281 .is_wysiwyg = "true";
defparam \Register_File|register~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N31
dffeas \Register_File|register~345 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~345 .is_wysiwyg = "true";
defparam \Register_File|register~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneiv_lcell_comb \Register_File|register~1526 (
// Equation(s):
// \Register_File|register~1526_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~345_q ))) # (!ctrl0[16] & (\Register_File|register~281_q ))))

	.dataa(\Register_File|register~281_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~345_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1526_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1526 .lut_mask = 16'hFC22;
defparam \Register_File|register~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N11
dffeas \Register_File|register~313 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~313 .is_wysiwyg = "true";
defparam \Register_File|register~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N1
dffeas \Register_File|register~377 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~377 .is_wysiwyg = "true";
defparam \Register_File|register~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneiv_lcell_comb \Register_File|register~1527 (
// Equation(s):
// \Register_File|register~1527_combout  = (\Register_File|register~1526_combout  & (((\Register_File|register~377_q )) # (!ctrl0[15]))) # (!\Register_File|register~1526_combout  & (ctrl0[15] & (\Register_File|register~313_q )))

	.dataa(\Register_File|register~1526_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~313_q ),
	.datad(\Register_File|register~377_q ),
	.cin(gnd),
	.combout(\Register_File|register~1527_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1527 .lut_mask = 16'hEA62;
defparam \Register_File|register~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N11
dffeas \Register_File|register~121 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~121 .is_wysiwyg = "true";
defparam \Register_File|register~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N31
dffeas \Register_File|register~57 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~57 .is_wysiwyg = "true";
defparam \Register_File|register~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N19
dffeas \Register_File|register~25 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~25 .is_wysiwyg = "true";
defparam \Register_File|register~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \Register_File|register~89 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~89 .is_wysiwyg = "true";
defparam \Register_File|register~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1528 (
// Equation(s):
// \Register_File|register~1528_combout  = (ctrl0[16] & (((\Register_File|register~89_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~25_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~25_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~89_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1528_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1528 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1529 (
// Equation(s):
// \Register_File|register~1529_combout  = (ctrl0[15] & ((\Register_File|register~1528_combout  & (\Register_File|register~121_q )) # (!\Register_File|register~1528_combout  & ((\Register_File|register~57_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1528_combout ))))

	.dataa(\Register_File|register~121_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~57_q ),
	.datad(\Register_File|register~1528_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1529_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1529 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1530 (
// Equation(s):
// \Register_File|register~1530_combout  = (ctrl0[18] & ((\Register_File|register~1527_combout ) # ((ctrl0[17])))) # (!ctrl0[18] & (((!ctrl0[17] & \Register_File|register~1529_combout ))))

	.dataa(\Register_File|register~1527_combout ),
	.datab(ctrl0[18]),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1529_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1530_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1530 .lut_mask = 16'hCBC8;
defparam \Register_File|register~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N9
dffeas \Register_File|register~505 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~505 .is_wysiwyg = "true";
defparam \Register_File|register~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N11
dffeas \Register_File|register~441 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~441 .is_wysiwyg = "true";
defparam \Register_File|register~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N23
dffeas \Register_File|register~409 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~409 .is_wysiwyg = "true";
defparam \Register_File|register~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1531 (
// Equation(s):
// \Register_File|register~1531_combout  = (ctrl0[16] & (ctrl0[15])) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~441_q )) # (!ctrl0[15] & ((\Register_File|register~409_q )))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~441_q ),
	.datad(\Register_File|register~409_q ),
	.cin(gnd),
	.combout(\Register_File|register~1531_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1531 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1532 (
// Equation(s):
// \Register_File|register~1532_combout  = (ctrl0[16] & ((\Register_File|register~1531_combout  & (\Register_File|register~505_q )) # (!\Register_File|register~1531_combout  & ((\Register_File|register~473_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1531_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~505_q ),
	.datac(\Register_File|register~473_q ),
	.datad(\Register_File|register~1531_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1532_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1532 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N11
dffeas \Register_File|register~217 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~217 .is_wysiwyg = "true";
defparam \Register_File|register~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N9
dffeas \Register_File|register~249 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~249 .is_wysiwyg = "true";
defparam \Register_File|register~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N31
dffeas \Register_File|register~153 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~153 .is_wysiwyg = "true";
defparam \Register_File|register~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N3
dffeas \Register_File|register~185 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~185 .is_wysiwyg = "true";
defparam \Register_File|register~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneiv_lcell_comb \Register_File|register~1524 (
// Equation(s):
// \Register_File|register~1524_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~185_q ))) # (!ctrl0[15] & (\Register_File|register~153_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~153_q ),
	.datac(\Register_File|register~185_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1524_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1524 .lut_mask = 16'hFA44;
defparam \Register_File|register~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneiv_lcell_comb \Register_File|register~1525 (
// Equation(s):
// \Register_File|register~1525_combout  = (ctrl0[16] & ((\Register_File|register~1524_combout  & ((\Register_File|register~249_q ))) # (!\Register_File|register~1524_combout  & (\Register_File|register~217_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1524_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~217_q ),
	.datac(\Register_File|register~249_q ),
	.datad(\Register_File|register~1524_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1525_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1525 .lut_mask = 16'hF588;
defparam \Register_File|register~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneiv_lcell_comb \Register_File|register~1533 (
// Equation(s):
// \Register_File|register~1533_combout  = (\Register_File|register~1530_combout  & ((\Register_File|register~1532_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1530_combout  & (((\Register_File|register~1525_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1530_combout ),
	.datab(\Register_File|register~1532_combout ),
	.datac(\Register_File|register~1525_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1533_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1533 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N23
dffeas \Register_File|register~601 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~601 .is_wysiwyg = "true";
defparam \Register_File|register~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N29
dffeas \Register_File|register~729 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~729 .is_wysiwyg = "true";
defparam \Register_File|register~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1536 (
// Equation(s):
// \Register_File|register~1536_combout  = (ctrl0[17] & (((\Register_File|register~729_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~601_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~601_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~729_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1536_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1536 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N25
dffeas \Register_File|register~857 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~857 .is_wysiwyg = "true";
defparam \Register_File|register~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N3
dffeas \Register_File|register~985 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~985 .is_wysiwyg = "true";
defparam \Register_File|register~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1537 (
// Equation(s):
// \Register_File|register~1537_combout  = (ctrl0[18] & ((\Register_File|register~1536_combout  & ((\Register_File|register~985_q ))) # (!\Register_File|register~1536_combout  & (\Register_File|register~857_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1536_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1536_combout ),
	.datac(\Register_File|register~857_q ),
	.datad(\Register_File|register~985_q ),
	.cin(gnd),
	.combout(\Register_File|register~1537_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1537 .lut_mask = 16'hEC64;
defparam \Register_File|register~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N21
dffeas \Register_File|register~921 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~921 .is_wysiwyg = "true";
defparam \Register_File|register~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y48_N19
dffeas \Register_File|register~793 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~793 .is_wysiwyg = "true";
defparam \Register_File|register~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N31
dffeas \Register_File|register~537 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~537 .is_wysiwyg = "true";
defparam \Register_File|register~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N13
dffeas \Register_File|register~665 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~665 .is_wysiwyg = "true";
defparam \Register_File|register~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1538 (
// Equation(s):
// \Register_File|register~1538_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~665_q ))) # (!ctrl0[17] & (\Register_File|register~537_q ))))

	.dataa(\Register_File|register~537_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~665_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1538_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1538 .lut_mask = 16'hFC22;
defparam \Register_File|register~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1539 (
// Equation(s):
// \Register_File|register~1539_combout  = (ctrl0[18] & ((\Register_File|register~1538_combout  & (\Register_File|register~921_q )) # (!\Register_File|register~1538_combout  & ((\Register_File|register~793_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1538_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~921_q ),
	.datac(\Register_File|register~793_q ),
	.datad(\Register_File|register~1538_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1539_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1539 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1540 (
// Equation(s):
// \Register_File|register~1540_combout  = (ctrl0[16] & ((\Register_File|register~1537_combout ) # ((ctrl0[15])))) # (!ctrl0[16] & (((!ctrl0[15] & \Register_File|register~1539_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1537_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1539_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1540_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1540 .lut_mask = 16'hADA8;
defparam \Register_File|register~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N29
dffeas \Register_File|register~761 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~761 .is_wysiwyg = "true";
defparam \Register_File|register~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N19
dffeas \Register_File|register~1017 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1017 .is_wysiwyg = "true";
defparam \Register_File|register~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N31
dffeas \Register_File|register~633 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~633 .is_wysiwyg = "true";
defparam \Register_File|register~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \Register_File|register~889 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~889 .is_wysiwyg = "true";
defparam \Register_File|register~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1541 (
// Equation(s):
// \Register_File|register~1541_combout  = (ctrl0[18] & (((\Register_File|register~889_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~633_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~633_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~889_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1541_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1541 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1542 (
// Equation(s):
// \Register_File|register~1542_combout  = (ctrl0[17] & ((\Register_File|register~1541_combout  & ((\Register_File|register~1017_q ))) # (!\Register_File|register~1541_combout  & (\Register_File|register~761_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1541_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~761_q ),
	.datac(\Register_File|register~1017_q ),
	.datad(\Register_File|register~1541_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1542_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1542 .lut_mask = 16'hF588;
defparam \Register_File|register~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N5
dffeas \Register_File|register~825 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~825 .is_wysiwyg = "true";
defparam \Register_File|register~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N5
dffeas \Register_File|register~569 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~569 .is_wysiwyg = "true";
defparam \Register_File|register~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneiv_lcell_comb \Register_File|register~1534 (
// Equation(s):
// \Register_File|register~1534_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~825_q )) # (!ctrl0[18] & ((\Register_File|register~569_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~825_q ),
	.datad(\Register_File|register~569_q ),
	.cin(gnd),
	.combout(\Register_File|register~1534_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1534 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N23
dffeas \Register_File|register~953 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~953 .is_wysiwyg = "true";
defparam \Register_File|register~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N3
dffeas \Register_File|register~697 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~697 .is_wysiwyg = "true";
defparam \Register_File|register~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1535 (
// Equation(s):
// \Register_File|register~1535_combout  = (ctrl0[17] & ((\Register_File|register~1534_combout  & (\Register_File|register~953_q )) # (!\Register_File|register~1534_combout  & ((\Register_File|register~697_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1534_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1534_combout ),
	.datac(\Register_File|register~953_q ),
	.datad(\Register_File|register~697_q ),
	.cin(gnd),
	.combout(\Register_File|register~1535_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1535 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1543 (
// Equation(s):
// \Register_File|register~1543_combout  = (\Register_File|register~1540_combout  & ((\Register_File|register~1542_combout ) # ((!ctrl0[15])))) # (!\Register_File|register~1540_combout  & (((ctrl0[15] & \Register_File|register~1535_combout ))))

	.dataa(\Register_File|register~1540_combout ),
	.datab(\Register_File|register~1542_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1535_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1543_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1543 .lut_mask = 16'hDA8A;
defparam \Register_File|register~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneiv_lcell_comb \Register_File|output_data_B~26 (
// Equation(s):
// \Register_File|output_data_B~26_combout  = (ctrl0[19] & ((\Register_File|register~1543_combout ) # ((\Register_File|register~1533_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1533_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1533_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1543_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~26_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~26 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \Register_File|output_data_B[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[25] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneiv_lcell_comb \fioB[25] (
// Equation(s):
// fioB[25] = LCELL(\Register_File|output_data_B [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [25]),
	.cin(gnd),
	.combout(fioB[25]),
	.cout());
// synopsys translate_off
defparam \fioB[25] .lut_mask = 16'hFF00;
defparam \fioB[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneiv_lcell_comb \dataOut_M1[25] (
// Equation(s):
// dataOut_M1[25] = LCELL((ctrl1[8] & (dataOut_Imm[25])) # (!ctrl1[8] & ((fioB[25]))))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(dataOut_Imm[25]),
	.datad(fioB[25]),
	.cin(gnd),
	.combout(dataOut_M1[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[25] .lut_mask = 16'hF5A0;
defparam \dataOut_M1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneiv_lcell_comb \ALU|Add0~113 (
// Equation(s):
// \ALU|Add0~113_combout  = ctrl1[6] $ (dataOut_M1[25])

	.dataa(gnd),
	.datab(ctrl1[6]),
	.datac(dataOut_M1[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~113 .lut_mask = 16'h3C3C;
defparam \ALU|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \Register_File|register~1010 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1010 .is_wysiwyg = "true";
defparam \Register_File|register~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N23
dffeas \Register_File|register~882 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~882 .is_wysiwyg = "true";
defparam \Register_File|register~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N23
dffeas \Register_File|register~754 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~754 .is_wysiwyg = "true";
defparam \Register_File|register~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N25
dffeas \Register_File|register~626 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~626 .is_wysiwyg = "true";
defparam \Register_File|register~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1809 (
// Equation(s):
// \Register_File|register~1809_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~754_q )) # (!ctrl0[22] & ((\Register_File|register~626_q )))))

	.dataa(\Register_File|register~754_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~626_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1809_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1809 .lut_mask = 16'hEE30;
defparam \Register_File|register~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1810 (
// Equation(s):
// \Register_File|register~1810_combout  = (ctrl0[23] & ((\Register_File|register~1809_combout  & (\Register_File|register~1010_q )) # (!\Register_File|register~1809_combout  & ((\Register_File|register~882_q ))))) # (!ctrl0[23] & 
// (((\Register_File|register~1809_combout ))))

	.dataa(\Register_File|register~1010_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~882_q ),
	.datad(\Register_File|register~1809_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1810_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1810 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \Register_File|register~818 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~818 .is_wysiwyg = "true";
defparam \Register_File|register~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \Register_File|register~946 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~946 .is_wysiwyg = "true";
defparam \Register_File|register~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N13
dffeas \Register_File|register~690 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~690 .is_wysiwyg = "true";
defparam \Register_File|register~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N19
dffeas \Register_File|register~562 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~562 .is_wysiwyg = "true";
defparam \Register_File|register~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1804 (
// Equation(s):
// \Register_File|register~1804_combout  = (ctrl0[22] & ((\Register_File|register~690_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~562_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~690_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~562_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1804_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1804 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneiv_lcell_comb \Register_File|register~1805 (
// Equation(s):
// \Register_File|register~1805_combout  = (ctrl0[23] & ((\Register_File|register~1804_combout  & ((\Register_File|register~946_q ))) # (!\Register_File|register~1804_combout  & (\Register_File|register~818_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1804_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~818_q ),
	.datac(\Register_File|register~946_q ),
	.datad(\Register_File|register~1804_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1805_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1805 .lut_mask = 16'hF588;
defparam \Register_File|register~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N11
dffeas \Register_File|register~786 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~786 .is_wysiwyg = "true";
defparam \Register_File|register~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N13
dffeas \Register_File|register~530 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~530 .is_wysiwyg = "true";
defparam \Register_File|register~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1806 (
// Equation(s):
// \Register_File|register~1806_combout  = (ctrl0[23] & ((\Register_File|register~786_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~530_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~786_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~530_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1806_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1806 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N5
dffeas \Register_File|register~914 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~914 .is_wysiwyg = "true";
defparam \Register_File|register~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N27
dffeas \Register_File|register~658 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~658 .is_wysiwyg = "true";
defparam \Register_File|register~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N4
cycloneiv_lcell_comb \Register_File|register~1807 (
// Equation(s):
// \Register_File|register~1807_combout  = (\Register_File|register~1806_combout  & (((\Register_File|register~914_q )) # (!ctrl0[22]))) # (!\Register_File|register~1806_combout  & (ctrl0[22] & ((\Register_File|register~658_q ))))

	.dataa(\Register_File|register~1806_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~914_q ),
	.datad(\Register_File|register~658_q ),
	.cin(gnd),
	.combout(\Register_File|register~1807_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1807 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N16
cycloneiv_lcell_comb \Register_File|register~1808 (
// Equation(s):
// \Register_File|register~1808_combout  = (ctrl0[20] & ((\Register_File|register~1805_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~1807_combout  & !ctrl0[21]))))

	.dataa(\Register_File|register~1805_combout ),
	.datab(\Register_File|register~1807_combout ),
	.datac(ctrl0[20]),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1808_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1808 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N23
dffeas \Register_File|register~978 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~978 .is_wysiwyg = "true";
defparam \Register_File|register~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N31
dffeas \Register_File|register~594 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~594 .is_wysiwyg = "true";
defparam \Register_File|register~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N21
dffeas \Register_File|register~850 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~850 .is_wysiwyg = "true";
defparam \Register_File|register~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneiv_lcell_comb \Register_File|register~1802 (
// Equation(s):
// \Register_File|register~1802_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~850_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~594_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~594_q ),
	.datad(\Register_File|register~850_q ),
	.cin(gnd),
	.combout(\Register_File|register~1802_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1802 .lut_mask = 16'hBA98;
defparam \Register_File|register~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N17
dffeas \Register_File|register~722 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~722 .is_wysiwyg = "true";
defparam \Register_File|register~722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1803 (
// Equation(s):
// \Register_File|register~1803_combout  = (\Register_File|register~1802_combout  & ((\Register_File|register~978_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1802_combout  & (((\Register_File|register~722_q  & ctrl0[22]))))

	.dataa(\Register_File|register~978_q ),
	.datab(\Register_File|register~1802_combout ),
	.datac(\Register_File|register~722_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1803_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1803 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1811 (
// Equation(s):
// \Register_File|register~1811_combout  = (\Register_File|register~1808_combout  & ((\Register_File|register~1810_combout ) # ((!ctrl0[21])))) # (!\Register_File|register~1808_combout  & (((ctrl0[21] & \Register_File|register~1803_combout ))))

	.dataa(\Register_File|register~1810_combout ),
	.datab(\Register_File|register~1808_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1803_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1811_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1811 .lut_mask = 16'hBC8C;
defparam \Register_File|register~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N17
dffeas \Register_File|register~402 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~402 .is_wysiwyg = "true";
defparam \Register_File|register~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N11
dffeas \Register_File|register~466 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~466 .is_wysiwyg = "true";
defparam \Register_File|register~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1799 (
// Equation(s):
// \Register_File|register~1799_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~466_q ))) # (!ctrl0[21] & (\Register_File|register~402_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~402_q ),
	.datad(\Register_File|register~466_q ),
	.cin(gnd),
	.combout(\Register_File|register~1799_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1799 .lut_mask = 16'hDC98;
defparam \Register_File|register~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \Register_File|register~434 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~434 .is_wysiwyg = "true";
defparam \Register_File|register~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1800 (
// Equation(s):
// \Register_File|register~1800_combout  = (ctrl0[20] & ((\Register_File|register~1799_combout  & (\Register_File|register~498_q )) # (!\Register_File|register~1799_combout  & ((\Register_File|register~434_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~1799_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1799_combout ),
	.datac(\Register_File|register~498_q ),
	.datad(\Register_File|register~434_q ),
	.cin(gnd),
	.combout(\Register_File|register~1800_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1800 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N29
dffeas \Register_File|register~82 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~82 .is_wysiwyg = "true";
defparam \Register_File|register~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N23
dffeas \Register_File|register~114 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~114 .is_wysiwyg = "true";
defparam \Register_File|register~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N15
dffeas \Register_File|register~18 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~18 .is_wysiwyg = "true";
defparam \Register_File|register~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N29
dffeas \Register_File|register~50 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~50 .is_wysiwyg = "true";
defparam \Register_File|register~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1796 (
// Equation(s):
// \Register_File|register~1796_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~50_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~18_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~18_q ),
	.datad(\Register_File|register~50_q ),
	.cin(gnd),
	.combout(\Register_File|register~1796_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1796 .lut_mask = 16'hBA98;
defparam \Register_File|register~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1797 (
// Equation(s):
// \Register_File|register~1797_combout  = (ctrl0[21] & ((\Register_File|register~1796_combout  & ((\Register_File|register~114_q ))) # (!\Register_File|register~1796_combout  & (\Register_File|register~82_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~1796_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~82_q ),
	.datac(\Register_File|register~114_q ),
	.datad(\Register_File|register~1796_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1797_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1797 .lut_mask = 16'hF588;
defparam \Register_File|register~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N3
dffeas \Register_File|register~146 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~146 .is_wysiwyg = "true";
defparam \Register_File|register~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N29
dffeas \Register_File|register~210 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~210 .is_wysiwyg = "true";
defparam \Register_File|register~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N2
cycloneiv_lcell_comb \Register_File|register~1794 (
// Equation(s):
// \Register_File|register~1794_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~210_q ))) # (!ctrl0[21] & (\Register_File|register~146_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~146_q ),
	.datad(\Register_File|register~210_q ),
	.cin(gnd),
	.combout(\Register_File|register~1794_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1794 .lut_mask = 16'hDC98;
defparam \Register_File|register~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N15
dffeas \Register_File|register~242 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~242 .is_wysiwyg = "true";
defparam \Register_File|register~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N25
dffeas \Register_File|register~178 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~178 .is_wysiwyg = "true";
defparam \Register_File|register~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1795 (
// Equation(s):
// \Register_File|register~1795_combout  = (\Register_File|register~1794_combout  & (((\Register_File|register~242_q )) # (!ctrl0[20]))) # (!\Register_File|register~1794_combout  & (ctrl0[20] & ((\Register_File|register~178_q ))))

	.dataa(\Register_File|register~1794_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~242_q ),
	.datad(\Register_File|register~178_q ),
	.cin(gnd),
	.combout(\Register_File|register~1795_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1795 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1798 (
// Equation(s):
// \Register_File|register~1798_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~1795_combout ))) # (!ctrl0[22] & (\Register_File|register~1797_combout ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1797_combout ),
	.datad(\Register_File|register~1795_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1798_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1798 .lut_mask = 16'hDC98;
defparam \Register_File|register~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N13
dffeas \Register_File|register~274 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~274 .is_wysiwyg = "true";
defparam \Register_File|register~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N17
dffeas \Register_File|register~306 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~306 .is_wysiwyg = "true";
defparam \Register_File|register~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1792 (
// Equation(s):
// \Register_File|register~1792_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~306_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~274_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~274_q ),
	.datad(\Register_File|register~306_q ),
	.cin(gnd),
	.combout(\Register_File|register~1792_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1792 .lut_mask = 16'hBA98;
defparam \Register_File|register~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N11
dffeas \Register_File|register~338 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~338 .is_wysiwyg = "true";
defparam \Register_File|register~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N15
dffeas \Register_File|register~370 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~370 .is_wysiwyg = "true";
defparam \Register_File|register~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1793 (
// Equation(s):
// \Register_File|register~1793_combout  = (\Register_File|register~1792_combout  & (((\Register_File|register~370_q )) # (!ctrl0[21]))) # (!\Register_File|register~1792_combout  & (ctrl0[21] & (\Register_File|register~338_q )))

	.dataa(\Register_File|register~1792_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~338_q ),
	.datad(\Register_File|register~370_q ),
	.cin(gnd),
	.combout(\Register_File|register~1793_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1793 .lut_mask = 16'hEA62;
defparam \Register_File|register~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1801 (
// Equation(s):
// \Register_File|register~1801_combout  = (\Register_File|register~1798_combout  & ((\Register_File|register~1800_combout ) # ((!ctrl0[23])))) # (!\Register_File|register~1798_combout  & (((ctrl0[23] & \Register_File|register~1793_combout ))))

	.dataa(\Register_File|register~1800_combout ),
	.datab(\Register_File|register~1798_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1793_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1801_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1801 .lut_mask = 16'hBC8C;
defparam \Register_File|register~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
cycloneiv_lcell_comb \Register_File|output_data_A~5 (
// Equation(s):
// \Register_File|output_data_A~5_combout  = (\Register_File|register~1811_combout  & ((ctrl0[24]) # ((\Register_File|register~1801_combout  & \Register_File|output_data_A~0_combout )))) # (!\Register_File|register~1811_combout  & 
// (\Register_File|register~1801_combout  & (\Register_File|output_data_A~0_combout )))

	.dataa(\Register_File|register~1811_combout ),
	.datab(\Register_File|register~1801_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~5 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N27
dffeas \Register_File|output_data_A[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[18] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneiv_lcell_comb \fioA[18] (
// Equation(s):
// fioA[18] = LCELL(\Register_File|output_data_A [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [18]),
	.cin(gnd),
	.combout(fioA[18]),
	.cout());
// synopsys translate_off
defparam \fioA[18] .lut_mask = 16'hFF00;
defparam \fioA[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneiv_lcell_comb \dataOut_M1[18] (
// Equation(s):
// dataOut_M1[18] = LCELL((ctrl1[8] & ((dataOut_Imm[18]))) # (!ctrl1[8] & (fioB[18])))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(fioB[18]),
	.datad(dataOut_Imm[18]),
	.cin(gnd),
	.combout(dataOut_M1[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[18] .lut_mask = 16'hFA50;
defparam \dataOut_M1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneiv_lcell_comb \ALU|Add0~79 (
// Equation(s):
// \ALU|Add0~79_combout  = (ctrl1[7] & ((fioA[18] & ((ctrl1[6]) # (dataOut_M1[18]))) # (!fioA[18] & (ctrl1[6] & dataOut_M1[18]))))

	.dataa(ctrl1[7]),
	.datab(fioA[18]),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[18]),
	.cin(gnd),
	.combout(\ALU|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~79 .lut_mask = 16'hA880;
defparam \ALU|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneiv_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_combout  = ctrl1[6] $ (dataOut_M1[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[18]),
	.cin(gnd),
	.combout(\ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1009feeder (
// Equation(s):
// \Register_File|register~1009feeder_combout  = writeBack[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeBack[17]),
	.cin(gnd),
	.combout(\Register_File|register~1009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1009feeder .lut_mask = 16'hFF00;
defparam \Register_File|register~1009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N1
dffeas \Register_File|register~1009 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|register~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1009 .is_wysiwyg = "true";
defparam \Register_File|register~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N25
dffeas \Register_File|register~753 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~753 .is_wysiwyg = "true";
defparam \Register_File|register~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N25
dffeas \Register_File|register~881 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~881 .is_wysiwyg = "true";
defparam \Register_File|register~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N23
dffeas \Register_File|register~625 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~625 .is_wysiwyg = "true";
defparam \Register_File|register~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1829 (
// Equation(s):
// \Register_File|register~1829_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~881_q )) # (!ctrl0[23] & ((\Register_File|register~625_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~881_q ),
	.datac(\Register_File|register~625_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1829_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1829 .lut_mask = 16'hEE50;
defparam \Register_File|register~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1830 (
// Equation(s):
// \Register_File|register~1830_combout  = (ctrl0[22] & ((\Register_File|register~1829_combout  & (\Register_File|register~1009_q )) # (!\Register_File|register~1829_combout  & ((\Register_File|register~753_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1829_combout ))))

	.dataa(\Register_File|register~1009_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~753_q ),
	.datad(\Register_File|register~1829_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1830_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1830 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N29
dffeas \Register_File|register~785 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~785 .is_wysiwyg = "true";
defparam \Register_File|register~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N7
dffeas \Register_File|register~913 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~913 .is_wysiwyg = "true";
defparam \Register_File|register~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N15
dffeas \Register_File|register~657 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~657 .is_wysiwyg = "true";
defparam \Register_File|register~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N17
dffeas \Register_File|register~529 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~529 .is_wysiwyg = "true";
defparam \Register_File|register~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1826 (
// Equation(s):
// \Register_File|register~1826_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~657_q )) # (!ctrl0[22] & ((\Register_File|register~529_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~657_q ),
	.datac(\Register_File|register~529_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1826_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1826 .lut_mask = 16'hEE50;
defparam \Register_File|register~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1827 (
// Equation(s):
// \Register_File|register~1827_combout  = (ctrl0[23] & ((\Register_File|register~1826_combout  & ((\Register_File|register~913_q ))) # (!\Register_File|register~1826_combout  & (\Register_File|register~785_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1826_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~785_q ),
	.datac(\Register_File|register~913_q ),
	.datad(\Register_File|register~1826_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1827_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1827 .lut_mask = 16'hF588;
defparam \Register_File|register~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N27
dffeas \Register_File|register~593 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~593 .is_wysiwyg = "true";
defparam \Register_File|register~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1824 (
// Equation(s):
// \Register_File|register~1824_combout  = (ctrl0[22] & ((\Register_File|register~721_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~593_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~721_q ),
	.datac(\Register_File|register~593_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1824_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1824 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N5
dffeas \Register_File|register~849 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~849 .is_wysiwyg = "true";
defparam \Register_File|register~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N15
dffeas \Register_File|register~977 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~977 .is_wysiwyg = "true";
defparam \Register_File|register~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1825 (
// Equation(s):
// \Register_File|register~1825_combout  = (\Register_File|register~1824_combout  & (((\Register_File|register~977_q ) # (!ctrl0[23])))) # (!\Register_File|register~1824_combout  & (\Register_File|register~849_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1824_combout ),
	.datab(\Register_File|register~849_q ),
	.datac(\Register_File|register~977_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1825_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1825 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1828 (
// Equation(s):
// \Register_File|register~1828_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~1825_combout )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~1827_combout )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~1827_combout ),
	.datad(\Register_File|register~1825_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1828_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1828 .lut_mask = 16'hBA98;
defparam \Register_File|register~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N11
dffeas \Register_File|register~945 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~945 .is_wysiwyg = "true";
defparam \Register_File|register~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \Register_File|register~561 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~561 .is_wysiwyg = "true";
defparam \Register_File|register~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N15
dffeas \Register_File|register~817 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~817 .is_wysiwyg = "true";
defparam \Register_File|register~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneiv_lcell_comb \Register_File|register~1822 (
// Equation(s):
// \Register_File|register~1822_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~817_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~561_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~561_q ),
	.datad(\Register_File|register~817_q ),
	.cin(gnd),
	.combout(\Register_File|register~1822_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1822 .lut_mask = 16'hBA98;
defparam \Register_File|register~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N17
dffeas \Register_File|register~689 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~689 .is_wysiwyg = "true";
defparam \Register_File|register~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneiv_lcell_comb \Register_File|register~1823 (
// Equation(s):
// \Register_File|register~1823_combout  = (\Register_File|register~1822_combout  & ((\Register_File|register~945_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1822_combout  & (((\Register_File|register~689_q  & ctrl0[22]))))

	.dataa(\Register_File|register~945_q ),
	.datab(\Register_File|register~1822_combout ),
	.datac(\Register_File|register~689_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1823_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1823 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1831 (
// Equation(s):
// \Register_File|register~1831_combout  = (\Register_File|register~1828_combout  & ((\Register_File|register~1830_combout ) # ((!ctrl0[20])))) # (!\Register_File|register~1828_combout  & (((\Register_File|register~1823_combout  & ctrl0[20]))))

	.dataa(\Register_File|register~1830_combout ),
	.datab(\Register_File|register~1828_combout ),
	.datac(\Register_File|register~1823_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1831_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1831 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N21
dffeas \Register_File|register~81 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~81 .is_wysiwyg = "true";
defparam \Register_File|register~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N7
dffeas \Register_File|register~17 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~17 .is_wysiwyg = "true";
defparam \Register_File|register~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1816 (
// Equation(s):
// \Register_File|register~1816_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~81_q )) # (!ctrl0[21] & ((\Register_File|register~17_q )))))

	.dataa(\Register_File|register~81_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~17_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1816_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1816 .lut_mask = 16'hEE30;
defparam \Register_File|register~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \Register_File|register~49 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~49 .is_wysiwyg = "true";
defparam \Register_File|register~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N15
dffeas \Register_File|register~113 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~113 .is_wysiwyg = "true";
defparam \Register_File|register~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1817 (
// Equation(s):
// \Register_File|register~1817_combout  = (\Register_File|register~1816_combout  & (((\Register_File|register~113_q ) # (!ctrl0[20])))) # (!\Register_File|register~1816_combout  & (\Register_File|register~49_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1816_combout ),
	.datab(\Register_File|register~49_q ),
	.datac(\Register_File|register~113_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1817_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1817 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N23
dffeas \Register_File|register~337 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~337 .is_wysiwyg = "true";
defparam \Register_File|register~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N13
dffeas \Register_File|register~273 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~273 .is_wysiwyg = "true";
defparam \Register_File|register~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1814 (
// Equation(s):
// \Register_File|register~1814_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~337_q )) # (!ctrl0[21] & ((\Register_File|register~273_q )))))

	.dataa(\Register_File|register~337_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~273_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1814_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1814 .lut_mask = 16'hEE30;
defparam \Register_File|register~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N31
dffeas \Register_File|register~369 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~369 .is_wysiwyg = "true";
defparam \Register_File|register~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N25
dffeas \Register_File|register~305 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~305 .is_wysiwyg = "true";
defparam \Register_File|register~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1815 (
// Equation(s):
// \Register_File|register~1815_combout  = (\Register_File|register~1814_combout  & (((\Register_File|register~369_q )) # (!ctrl0[20]))) # (!\Register_File|register~1814_combout  & (ctrl0[20] & ((\Register_File|register~305_q ))))

	.dataa(\Register_File|register~1814_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~369_q ),
	.datad(\Register_File|register~305_q ),
	.cin(gnd),
	.combout(\Register_File|register~1815_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1815 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1818 (
// Equation(s):
// \Register_File|register~1818_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~1815_combout ))) # (!ctrl0[23] & (\Register_File|register~1817_combout ))))

	.dataa(\Register_File|register~1817_combout ),
	.datab(ctrl0[22]),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1815_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1818_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1818 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N15
dffeas \Register_File|register~465 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~465 .is_wysiwyg = "true";
defparam \Register_File|register~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N1
dffeas \Register_File|register~497 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~497 .is_wysiwyg = "true";
defparam \Register_File|register~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N27
dffeas \Register_File|register~433 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~433 .is_wysiwyg = "true";
defparam \Register_File|register~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N25
dffeas \Register_File|register~401 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~401 .is_wysiwyg = "true";
defparam \Register_File|register~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1819 (
// Equation(s):
// \Register_File|register~1819_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~433_q )) # (!ctrl0[20] & ((\Register_File|register~401_q )))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~433_q ),
	.datac(\Register_File|register~401_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1819_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1819 .lut_mask = 16'hEE50;
defparam \Register_File|register~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneiv_lcell_comb \Register_File|register~1820 (
// Equation(s):
// \Register_File|register~1820_combout  = (ctrl0[21] & ((\Register_File|register~1819_combout  & ((\Register_File|register~497_q ))) # (!\Register_File|register~1819_combout  & (\Register_File|register~465_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~1819_combout ))))

	.dataa(\Register_File|register~465_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~497_q ),
	.datad(\Register_File|register~1819_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1820_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1820 .lut_mask = 16'hF388;
defparam \Register_File|register~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N7
dffeas \Register_File|register~177 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~177 .is_wysiwyg = "true";
defparam \Register_File|register~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N17
dffeas \Register_File|register~145 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~145 .is_wysiwyg = "true";
defparam \Register_File|register~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneiv_lcell_comb \Register_File|register~1812 (
// Equation(s):
// \Register_File|register~1812_combout  = (ctrl0[20] & ((\Register_File|register~177_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~145_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~177_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~145_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1812_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1812 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N1
dffeas \Register_File|register~241 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~241 .is_wysiwyg = "true";
defparam \Register_File|register~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \Register_File|register~209 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~209 .is_wysiwyg = "true";
defparam \Register_File|register~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneiv_lcell_comb \Register_File|register~1813 (
// Equation(s):
// \Register_File|register~1813_combout  = (\Register_File|register~1812_combout  & ((\Register_File|register~241_q ) # ((!ctrl0[21])))) # (!\Register_File|register~1812_combout  & (((\Register_File|register~209_q  & ctrl0[21]))))

	.dataa(\Register_File|register~1812_combout ),
	.datab(\Register_File|register~241_q ),
	.datac(\Register_File|register~209_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1813_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1813 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneiv_lcell_comb \Register_File|register~1821 (
// Equation(s):
// \Register_File|register~1821_combout  = (\Register_File|register~1818_combout  & ((\Register_File|register~1820_combout ) # ((!ctrl0[22])))) # (!\Register_File|register~1818_combout  & (((\Register_File|register~1813_combout  & ctrl0[22]))))

	.dataa(\Register_File|register~1818_combout ),
	.datab(\Register_File|register~1820_combout ),
	.datac(\Register_File|register~1813_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1821_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1821 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneiv_lcell_comb \Register_File|output_data_A~6 (
// Equation(s):
// \Register_File|output_data_A~6_combout  = (ctrl0[24] & ((\Register_File|register~1831_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~1821_combout )))) # (!ctrl0[24] & (((\Register_File|output_data_A~0_combout  & 
// \Register_File|register~1821_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~1831_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(\Register_File|register~1821_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~6 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N17
dffeas \Register_File|output_data_A[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[17] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
cycloneiv_lcell_comb \fioA[17] (
// Equation(s):
// fioA[17] = LCELL(\Register_File|output_data_A [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [17]),
	.cin(gnd),
	.combout(fioA[17]),
	.cout());
// synopsys translate_off
defparam \fioA[17] .lut_mask = 16'hFF00;
defparam \fioA[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneiv_lcell_comb \ALU|Add0~60 (
// Equation(s):
// \ALU|Add0~60_combout  = ((\ALU|Add0~6_combout  $ (fioA[17] $ (!\ALU|Add0~59 )))) # (GND)
// \ALU|Add0~61  = CARRY((\ALU|Add0~6_combout  & ((fioA[17]) # (!\ALU|Add0~59 ))) # (!\ALU|Add0~6_combout  & (fioA[17] & !\ALU|Add0~59 )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(fioA[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~59 ),
	.combout(\ALU|Add0~60_combout ),
	.cout(\ALU|Add0~61 ));
// synopsys translate_off
defparam \ALU|Add0~60 .lut_mask = 16'h698E;
defparam \ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneiv_lcell_comb \ALU|Add0~62 (
// Equation(s):
// \ALU|Add0~62_combout  = (\ALU|Add0~5_combout  & ((fioA[18] & (\ALU|Add0~61  & VCC)) # (!fioA[18] & (!\ALU|Add0~61 )))) # (!\ALU|Add0~5_combout  & ((fioA[18] & (!\ALU|Add0~61 )) # (!fioA[18] & ((\ALU|Add0~61 ) # (GND)))))
// \ALU|Add0~63  = CARRY((\ALU|Add0~5_combout  & (!fioA[18] & !\ALU|Add0~61 )) # (!\ALU|Add0~5_combout  & ((!\ALU|Add0~61 ) # (!fioA[18]))))

	.dataa(\ALU|Add0~5_combout ),
	.datab(fioA[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~61 ),
	.combout(\ALU|Add0~62_combout ),
	.cout(\ALU|Add0~63 ));
// synopsys translate_off
defparam \ALU|Add0~62 .lut_mask = 16'h9617;
defparam \ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneiv_lcell_comb \dataOut_ALU[18] (
// Equation(s):
// dataOut_ALU[18] = LCELL((\ALU|Add0~79_combout ) # ((!ctrl1[7] & \ALU|Add0~62_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~79_combout ),
	.datad(\ALU|Add0~62_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[18] .lut_mask = 16'hF3F0;
defparam \dataOut_ALU[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneiv_lcell_comb \dataOut_Mult[18] (
// Equation(s):
// dataOut_Mult[18] = LCELL(\MULTIPLICADOR|U0|acc_reg [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [18]),
	.cin(gnd),
	.combout(dataOut_Mult[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[18] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneiv_lcell_comb \dataOut_D1[18] (
// Equation(s):
// dataOut_D1[18] = LCELL((ctrl1[4] & (dataOut_ALU[18])) # (!ctrl1[4] & ((dataOut_Mult[18]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[18]),
	.datad(dataOut_Mult[18]),
	.cin(gnd),
	.combout(dataOut_D1[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[18] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \D|output_data[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[18]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[18] .is_wysiwyg = "true";
defparam \D|output_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N4
cycloneiv_lcell_comb \dataOut_D2[18] (
// Equation(s):
// dataOut_D2[18] = LCELL(\D|output_data [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [18]),
	.cin(gnd),
	.combout(dataOut_D2[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[18] .lut_mask = 16'hFF00;
defparam \dataOut_D2[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[18]~input (
	.i(Data_BUS_READ[18]),
	.ibar(gnd),
	.o(\Data_BUS_READ[18]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[18]~input .bus_hold = "false";
defparam \Data_BUS_READ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[19]~input (
	.i(Data_BUS_READ[19]),
	.ibar(gnd),
	.o(\Data_BUS_READ[19]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[19]~input .bus_hold = "false";
defparam \Data_BUS_READ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y50_N31
dffeas \Register_File|register~404 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~404 .is_wysiwyg = "true";
defparam \Register_File|register~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
cycloneiv_lcell_comb \Register_File|register~1759 (
// Equation(s):
// \Register_File|register~1759_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~468_q ))) # (!ctrl0[21] & (\Register_File|register~404_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~404_q ),
	.datad(\Register_File|register~468_q ),
	.cin(gnd),
	.combout(\Register_File|register~1759_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1759 .lut_mask = 16'hDC98;
defparam \Register_File|register~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \Register_File|register~436 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~436 .is_wysiwyg = "true";
defparam \Register_File|register~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \Register_File|register~500 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~500 .is_wysiwyg = "true";
defparam \Register_File|register~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneiv_lcell_comb \Register_File|register~1760 (
// Equation(s):
// \Register_File|register~1760_combout  = (\Register_File|register~1759_combout  & (((\Register_File|register~500_q ) # (!ctrl0[20])))) # (!\Register_File|register~1759_combout  & (\Register_File|register~436_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1759_combout ),
	.datab(\Register_File|register~436_q ),
	.datac(\Register_File|register~500_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1760_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1760 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N9
dffeas \Register_File|register~308 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~308 .is_wysiwyg = "true";
defparam \Register_File|register~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N17
dffeas \Register_File|register~276 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~276 .is_wysiwyg = "true";
defparam \Register_File|register~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1752 (
// Equation(s):
// \Register_File|register~1752_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~308_q )) # (!ctrl0[20] & ((\Register_File|register~276_q )))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~308_q ),
	.datac(\Register_File|register~276_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1752_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1752 .lut_mask = 16'hEE50;
defparam \Register_File|register~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N21
dffeas \Register_File|register~340 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~340 .is_wysiwyg = "true";
defparam \Register_File|register~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N1
dffeas \Register_File|register~372 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~372 .is_wysiwyg = "true";
defparam \Register_File|register~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
cycloneiv_lcell_comb \Register_File|register~1753 (
// Equation(s):
// \Register_File|register~1753_combout  = (\Register_File|register~1752_combout  & (((\Register_File|register~372_q )) # (!ctrl0[21]))) # (!\Register_File|register~1752_combout  & (ctrl0[21] & (\Register_File|register~340_q )))

	.dataa(\Register_File|register~1752_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~340_q ),
	.datad(\Register_File|register~372_q ),
	.cin(gnd),
	.combout(\Register_File|register~1753_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1753 .lut_mask = 16'hEA62;
defparam \Register_File|register~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N17
dffeas \Register_File|register~84 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~84 .is_wysiwyg = "true";
defparam \Register_File|register~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N11
dffeas \Register_File|register~116 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~116 .is_wysiwyg = "true";
defparam \Register_File|register~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N19
dffeas \Register_File|register~20 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~20 .is_wysiwyg = "true";
defparam \Register_File|register~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y48_N13
dffeas \Register_File|register~52 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~52 .is_wysiwyg = "true";
defparam \Register_File|register~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1756 (
// Equation(s):
// \Register_File|register~1756_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~52_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~20_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~20_q ),
	.datad(\Register_File|register~52_q ),
	.cin(gnd),
	.combout(\Register_File|register~1756_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1756 .lut_mask = 16'hBA98;
defparam \Register_File|register~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1757 (
// Equation(s):
// \Register_File|register~1757_combout  = (ctrl0[21] & ((\Register_File|register~1756_combout  & ((\Register_File|register~116_q ))) # (!\Register_File|register~1756_combout  & (\Register_File|register~84_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~1756_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~84_q ),
	.datac(\Register_File|register~116_q ),
	.datad(\Register_File|register~1756_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1757_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1757 .lut_mask = 16'hF588;
defparam \Register_File|register~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N19
dffeas \Register_File|register~148 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~148 .is_wysiwyg = "true";
defparam \Register_File|register~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N17
dffeas \Register_File|register~212 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~212 .is_wysiwyg = "true";
defparam \Register_File|register~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
cycloneiv_lcell_comb \Register_File|register~1754 (
// Equation(s):
// \Register_File|register~1754_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~212_q ))) # (!ctrl0[21] & (\Register_File|register~148_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~148_q ),
	.datad(\Register_File|register~212_q ),
	.cin(gnd),
	.combout(\Register_File|register~1754_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1754 .lut_mask = 16'hDC98;
defparam \Register_File|register~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \Register_File|register~180 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~180 .is_wysiwyg = "true";
defparam \Register_File|register~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N19
dffeas \Register_File|register~244 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~244 .is_wysiwyg = "true";
defparam \Register_File|register~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1755 (
// Equation(s):
// \Register_File|register~1755_combout  = (\Register_File|register~1754_combout  & (((\Register_File|register~244_q ) # (!ctrl0[20])))) # (!\Register_File|register~1754_combout  & (\Register_File|register~180_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1754_combout ),
	.datab(\Register_File|register~180_q ),
	.datac(\Register_File|register~244_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1755_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1755 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1758 (
// Equation(s):
// \Register_File|register~1758_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~1755_combout ))) # (!ctrl0[22] & (\Register_File|register~1757_combout ))))

	.dataa(\Register_File|register~1757_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~1755_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1758_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1758 .lut_mask = 16'hFC22;
defparam \Register_File|register~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
cycloneiv_lcell_comb \Register_File|register~1761 (
// Equation(s):
// \Register_File|register~1761_combout  = (ctrl0[23] & ((\Register_File|register~1758_combout  & (\Register_File|register~1760_combout )) # (!\Register_File|register~1758_combout  & ((\Register_File|register~1753_combout ))))) # (!ctrl0[23] & 
// (((\Register_File|register~1758_combout ))))

	.dataa(\Register_File|register~1760_combout ),
	.datab(\Register_File|register~1753_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1758_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1761_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1761 .lut_mask = 16'hAFC0;
defparam \Register_File|register~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N9
dffeas \Register_File|register~788 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~788 .is_wysiwyg = "true";
defparam \Register_File|register~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N7
dffeas \Register_File|register~532 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~532 .is_wysiwyg = "true";
defparam \Register_File|register~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneiv_lcell_comb \Register_File|register~1766 (
// Equation(s):
// \Register_File|register~1766_combout  = (ctrl0[23] & ((\Register_File|register~788_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~532_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~788_q ),
	.datac(\Register_File|register~532_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1766_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1766 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N27
dffeas \Register_File|register~916 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~916 .is_wysiwyg = "true";
defparam \Register_File|register~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N15
dffeas \Register_File|register~660 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~660 .is_wysiwyg = "true";
defparam \Register_File|register~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N26
cycloneiv_lcell_comb \Register_File|register~1767 (
// Equation(s):
// \Register_File|register~1767_combout  = (\Register_File|register~1766_combout  & (((\Register_File|register~916_q )) # (!ctrl0[22]))) # (!\Register_File|register~1766_combout  & (ctrl0[22] & ((\Register_File|register~660_q ))))

	.dataa(\Register_File|register~1766_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~916_q ),
	.datad(\Register_File|register~660_q ),
	.cin(gnd),
	.combout(\Register_File|register~1767_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1767 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N5
dffeas \Register_File|register~692 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~692 .is_wysiwyg = "true";
defparam \Register_File|register~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N31
dffeas \Register_File|register~564 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~564 .is_wysiwyg = "true";
defparam \Register_File|register~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1764 (
// Equation(s):
// \Register_File|register~1764_combout  = (ctrl0[22] & ((\Register_File|register~692_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~564_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~692_q ),
	.datac(\Register_File|register~564_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1764_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1764 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N15
dffeas \Register_File|register~948 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~948 .is_wysiwyg = "true";
defparam \Register_File|register~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N21
dffeas \Register_File|register~820 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~820 .is_wysiwyg = "true";
defparam \Register_File|register~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneiv_lcell_comb \Register_File|register~1765 (
// Equation(s):
// \Register_File|register~1765_combout  = (ctrl0[23] & ((\Register_File|register~1764_combout  & (\Register_File|register~948_q )) # (!\Register_File|register~1764_combout  & ((\Register_File|register~820_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~1764_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1764_combout ),
	.datac(\Register_File|register~948_q ),
	.datad(\Register_File|register~820_q ),
	.cin(gnd),
	.combout(\Register_File|register~1765_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1765 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneiv_lcell_comb \Register_File|register~1768 (
// Equation(s):
// \Register_File|register~1768_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~1765_combout ))) # (!ctrl0[20] & (\Register_File|register~1767_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1767_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~1765_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1768_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1768 .lut_mask = 16'hF4A4;
defparam \Register_File|register~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N1
dffeas \Register_File|register~852 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~852 .is_wysiwyg = "true";
defparam \Register_File|register~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \Register_File|register~596 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~596 .is_wysiwyg = "true";
defparam \Register_File|register~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N24
cycloneiv_lcell_comb \Register_File|register~1762 (
// Equation(s):
// \Register_File|register~1762_combout  = (ctrl0[23] & ((\Register_File|register~852_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~596_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~852_q ),
	.datac(\Register_File|register~596_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1762_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1762 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N11
dffeas \Register_File|register~980 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~980 .is_wysiwyg = "true";
defparam \Register_File|register~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N31
dffeas \Register_File|register~724 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~724 .is_wysiwyg = "true";
defparam \Register_File|register~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1763 (
// Equation(s):
// \Register_File|register~1763_combout  = (\Register_File|register~1762_combout  & ((\Register_File|register~980_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1762_combout  & (((\Register_File|register~724_q  & ctrl0[22]))))

	.dataa(\Register_File|register~1762_combout ),
	.datab(\Register_File|register~980_q ),
	.datac(\Register_File|register~724_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1763_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1763 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N27
dffeas \Register_File|register~756 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~756 .is_wysiwyg = "true";
defparam \Register_File|register~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N1
dffeas \Register_File|register~628 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~628 .is_wysiwyg = "true";
defparam \Register_File|register~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1769 (
// Equation(s):
// \Register_File|register~1769_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~756_q )) # (!ctrl0[22] & ((\Register_File|register~628_q )))))

	.dataa(\Register_File|register~756_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~628_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1769_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1769 .lut_mask = 16'hEE30;
defparam \Register_File|register~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \Register_File|register~884 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~884 .is_wysiwyg = "true";
defparam \Register_File|register~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \Register_File|register~1012 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1012 .is_wysiwyg = "true";
defparam \Register_File|register~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1770 (
// Equation(s):
// \Register_File|register~1770_combout  = (\Register_File|register~1769_combout  & (((\Register_File|register~1012_q )) # (!ctrl0[23]))) # (!\Register_File|register~1769_combout  & (ctrl0[23] & (\Register_File|register~884_q )))

	.dataa(\Register_File|register~1769_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~884_q ),
	.datad(\Register_File|register~1012_q ),
	.cin(gnd),
	.combout(\Register_File|register~1770_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1770 .lut_mask = 16'hEA62;
defparam \Register_File|register~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1771 (
// Equation(s):
// \Register_File|register~1771_combout  = (\Register_File|register~1768_combout  & (((\Register_File|register~1770_combout ) # (!ctrl0[21])))) # (!\Register_File|register~1768_combout  & (\Register_File|register~1763_combout  & (ctrl0[21])))

	.dataa(\Register_File|register~1768_combout ),
	.datab(\Register_File|register~1763_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1770_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1771_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1771 .lut_mask = 16'hEA4A;
defparam \Register_File|register~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
cycloneiv_lcell_comb \Register_File|output_data_A~3 (
// Equation(s):
// \Register_File|output_data_A~3_combout  = (ctrl0[24] & ((\Register_File|register~1771_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~1761_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~1761_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~1761_combout ),
	.datad(\Register_File|register~1771_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~3 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N25
dffeas \Register_File|output_data_A[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[20] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneiv_lcell_comb \fioA[20] (
// Equation(s):
// fioA[20] = LCELL(\Register_File|output_data_A [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [20]),
	.cin(gnd),
	.combout(fioA[20]),
	.cout());
// synopsys translate_off
defparam \fioA[20] .lut_mask = 16'hFF00;
defparam \fioA[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneiv_lcell_comb \dataOut_M1[20] (
// Equation(s):
// dataOut_M1[20] = LCELL((ctrl1[8] & (dataOut_Imm[20])) # (!ctrl1[8] & ((fioB[20]))))

	.dataa(dataOut_Imm[20]),
	.datab(gnd),
	.datac(ctrl1[8]),
	.datad(fioB[20]),
	.cin(gnd),
	.combout(dataOut_M1[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[20] .lut_mask = 16'hAFA0;
defparam \dataOut_M1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneiv_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = ctrl1[6] $ (dataOut_M1[20])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[20]),
	.cin(gnd),
	.combout(\ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h55AA;
defparam \ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneiv_lcell_comb \dataOut_M1[19] (
// Equation(s):
// dataOut_M1[19] = LCELL((ctrl1[8] & ((dataOut_Imm[19]))) # (!ctrl1[8] & (fioB[19])))

	.dataa(ctrl1[8]),
	.datab(fioB[19]),
	.datac(dataOut_Imm[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M1[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[19] .lut_mask = 16'hE4E4;
defparam \dataOut_M1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneiv_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ctrl1[6] $ (dataOut_M1[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[19]),
	.cin(gnd),
	.combout(\ALU|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N19
dffeas \Register_File|register~595 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~595 .is_wysiwyg = "true";
defparam \Register_File|register~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N25
dffeas \Register_File|register~723 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~723 .is_wysiwyg = "true";
defparam \Register_File|register~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1784 (
// Equation(s):
// \Register_File|register~1784_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~723_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~595_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~595_q ),
	.datad(\Register_File|register~723_q ),
	.cin(gnd),
	.combout(\Register_File|register~1784_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1784 .lut_mask = 16'hBA98;
defparam \Register_File|register~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N1
dffeas \Register_File|register~851 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~851 .is_wysiwyg = "true";
defparam \Register_File|register~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N23
dffeas \Register_File|register~979 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~979 .is_wysiwyg = "true";
defparam \Register_File|register~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1785 (
// Equation(s):
// \Register_File|register~1785_combout  = (\Register_File|register~1784_combout  & (((\Register_File|register~979_q ) # (!ctrl0[23])))) # (!\Register_File|register~1784_combout  & (\Register_File|register~851_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1784_combout ),
	.datab(\Register_File|register~851_q ),
	.datac(\Register_File|register~979_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1785_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1785 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N29
dffeas \Register_File|register~787 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~787 .is_wysiwyg = "true";
defparam \Register_File|register~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N3
dffeas \Register_File|register~915 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~915 .is_wysiwyg = "true";
defparam \Register_File|register~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N25
dffeas \Register_File|register~659 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~659 .is_wysiwyg = "true";
defparam \Register_File|register~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N15
dffeas \Register_File|register~531 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~531 .is_wysiwyg = "true";
defparam \Register_File|register~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1786 (
// Equation(s):
// \Register_File|register~1786_combout  = (ctrl0[22] & ((\Register_File|register~659_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~531_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~659_q ),
	.datac(\Register_File|register~531_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1786_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1786 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N2
cycloneiv_lcell_comb \Register_File|register~1787 (
// Equation(s):
// \Register_File|register~1787_combout  = (ctrl0[23] & ((\Register_File|register~1786_combout  & ((\Register_File|register~915_q ))) # (!\Register_File|register~1786_combout  & (\Register_File|register~787_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~1786_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~787_q ),
	.datac(\Register_File|register~915_q ),
	.datad(\Register_File|register~1786_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1787_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1787 .lut_mask = 16'hF588;
defparam \Register_File|register~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1788 (
// Equation(s):
// \Register_File|register~1788_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~1785_combout )) # (!ctrl0[21] & ((\Register_File|register~1787_combout )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1785_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~1787_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1788_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1788 .lut_mask = 16'hE5E0;
defparam \Register_File|register~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N3
dffeas \Register_File|register~627 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~627 .is_wysiwyg = "true";
defparam \Register_File|register~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1789 (
// Equation(s):
// \Register_File|register~1789_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~883_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~627_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~627_q ),
	.datad(\Register_File|register~883_q ),
	.cin(gnd),
	.combout(\Register_File|register~1789_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1789 .lut_mask = 16'hBA98;
defparam \Register_File|register~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N31
dffeas \Register_File|register~755 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~755 .is_wysiwyg = "true";
defparam \Register_File|register~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1011feeder (
// Equation(s):
// \Register_File|register~1011feeder_combout  = writeBack[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeBack[19]),
	.cin(gnd),
	.combout(\Register_File|register~1011feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1011feeder .lut_mask = 16'hFF00;
defparam \Register_File|register~1011feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N17
dffeas \Register_File|register~1011 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|register~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1011 .is_wysiwyg = "true";
defparam \Register_File|register~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1790 (
// Equation(s):
// \Register_File|register~1790_combout  = (\Register_File|register~1789_combout  & (((\Register_File|register~1011_q )) # (!ctrl0[22]))) # (!\Register_File|register~1789_combout  & (ctrl0[22] & (\Register_File|register~755_q )))

	.dataa(\Register_File|register~1789_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~755_q ),
	.datad(\Register_File|register~1011_q ),
	.cin(gnd),
	.combout(\Register_File|register~1790_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1790 .lut_mask = 16'hEA62;
defparam \Register_File|register~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N27
dffeas \Register_File|register~563 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~563 .is_wysiwyg = "true";
defparam \Register_File|register~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N1
dffeas \Register_File|register~819 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~819 .is_wysiwyg = "true";
defparam \Register_File|register~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N26
cycloneiv_lcell_comb \Register_File|register~1782 (
// Equation(s):
// \Register_File|register~1782_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~819_q ))) # (!ctrl0[23] & (\Register_File|register~563_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~563_q ),
	.datad(\Register_File|register~819_q ),
	.cin(gnd),
	.combout(\Register_File|register~1782_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1782 .lut_mask = 16'hDC98;
defparam \Register_File|register~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N21
dffeas \Register_File|register~691 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~691 .is_wysiwyg = "true";
defparam \Register_File|register~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N11
dffeas \Register_File|register~947 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~947 .is_wysiwyg = "true";
defparam \Register_File|register~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N20
cycloneiv_lcell_comb \Register_File|register~1783 (
// Equation(s):
// \Register_File|register~1783_combout  = (\Register_File|register~1782_combout  & (((\Register_File|register~947_q )) # (!ctrl0[22]))) # (!\Register_File|register~1782_combout  & (ctrl0[22] & (\Register_File|register~691_q )))

	.dataa(\Register_File|register~1782_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~691_q ),
	.datad(\Register_File|register~947_q ),
	.cin(gnd),
	.combout(\Register_File|register~1783_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1783 .lut_mask = 16'hEA62;
defparam \Register_File|register~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1791 (
// Equation(s):
// \Register_File|register~1791_combout  = (\Register_File|register~1788_combout  & ((\Register_File|register~1790_combout ) # ((!ctrl0[20])))) # (!\Register_File|register~1788_combout  & (((\Register_File|register~1783_combout  & ctrl0[20]))))

	.dataa(\Register_File|register~1788_combout ),
	.datab(\Register_File|register~1790_combout ),
	.datac(\Register_File|register~1783_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1791_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1791 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N13
dffeas \Register_File|register~307 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~307 .is_wysiwyg = "true";
defparam \Register_File|register~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N15
dffeas \Register_File|register~371 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~371 .is_wysiwyg = "true";
defparam \Register_File|register~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N21
dffeas \Register_File|register~275 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~275 .is_wysiwyg = "true";
defparam \Register_File|register~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N3
dffeas \Register_File|register~339 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~339 .is_wysiwyg = "true";
defparam \Register_File|register~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1774 (
// Equation(s):
// \Register_File|register~1774_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~339_q ))) # (!ctrl0[21] & (\Register_File|register~275_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~275_q ),
	.datad(\Register_File|register~339_q ),
	.cin(gnd),
	.combout(\Register_File|register~1774_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1774 .lut_mask = 16'hDC98;
defparam \Register_File|register~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1775 (
// Equation(s):
// \Register_File|register~1775_combout  = (ctrl0[20] & ((\Register_File|register~1774_combout  & ((\Register_File|register~371_q ))) # (!\Register_File|register~1774_combout  & (\Register_File|register~307_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~1774_combout ))))

	.dataa(\Register_File|register~307_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~371_q ),
	.datad(\Register_File|register~1774_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1775_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1775 .lut_mask = 16'hF388;
defparam \Register_File|register~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N1
dffeas \Register_File|register~83 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~83 .is_wysiwyg = "true";
defparam \Register_File|register~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N13
dffeas \Register_File|register~19 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~19 .is_wysiwyg = "true";
defparam \Register_File|register~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1776 (
// Equation(s):
// \Register_File|register~1776_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~83_q )) # (!ctrl0[21] & ((\Register_File|register~19_q )))))

	.dataa(\Register_File|register~83_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~19_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1776_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1776 .lut_mask = 16'hEE30;
defparam \Register_File|register~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N27
dffeas \Register_File|register~115 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~115 .is_wysiwyg = "true";
defparam \Register_File|register~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N21
dffeas \Register_File|register~51 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~51 .is_wysiwyg = "true";
defparam \Register_File|register~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1777 (
// Equation(s):
// \Register_File|register~1777_combout  = (ctrl0[20] & ((\Register_File|register~1776_combout  & (\Register_File|register~115_q )) # (!\Register_File|register~1776_combout  & ((\Register_File|register~51_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~1776_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1776_combout ),
	.datac(\Register_File|register~115_q ),
	.datad(\Register_File|register~51_q ),
	.cin(gnd),
	.combout(\Register_File|register~1777_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1777 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1778 (
// Equation(s):
// \Register_File|register~1778_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~1775_combout )) # (!ctrl0[23] & ((\Register_File|register~1777_combout )))))

	.dataa(\Register_File|register~1775_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~1777_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1778_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1778 .lut_mask = 16'hEE30;
defparam \Register_File|register~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N29
dffeas \Register_File|register~147 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~147 .is_wysiwyg = "true";
defparam \Register_File|register~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N29
dffeas \Register_File|register~179 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~179 .is_wysiwyg = "true";
defparam \Register_File|register~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1772 (
// Equation(s):
// \Register_File|register~1772_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~179_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~147_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~147_q ),
	.datad(\Register_File|register~179_q ),
	.cin(gnd),
	.combout(\Register_File|register~1772_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1772 .lut_mask = 16'hBA98;
defparam \Register_File|register~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N15
dffeas \Register_File|register~211 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~211 .is_wysiwyg = "true";
defparam \Register_File|register~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N31
dffeas \Register_File|register~243 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~243 .is_wysiwyg = "true";
defparam \Register_File|register~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1773 (
// Equation(s):
// \Register_File|register~1773_combout  = (\Register_File|register~1772_combout  & (((\Register_File|register~243_q )) # (!ctrl0[21]))) # (!\Register_File|register~1772_combout  & (ctrl0[21] & (\Register_File|register~211_q )))

	.dataa(\Register_File|register~1772_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~211_q ),
	.datad(\Register_File|register~243_q ),
	.cin(gnd),
	.combout(\Register_File|register~1773_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1773 .lut_mask = 16'hEA62;
defparam \Register_File|register~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N13
dffeas \Register_File|register~467 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~467 .is_wysiwyg = "true";
defparam \Register_File|register~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N27
dffeas \Register_File|register~435 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~435 .is_wysiwyg = "true";
defparam \Register_File|register~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N7
dffeas \Register_File|register~403 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~403 .is_wysiwyg = "true";
defparam \Register_File|register~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneiv_lcell_comb \Register_File|register~1779 (
// Equation(s):
// \Register_File|register~1779_combout  = (ctrl0[20] & ((\Register_File|register~435_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~403_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~435_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~403_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1779_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1779 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N17
dffeas \Register_File|register~499 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~499 .is_wysiwyg = "true";
defparam \Register_File|register~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1780 (
// Equation(s):
// \Register_File|register~1780_combout  = (\Register_File|register~1779_combout  & (((\Register_File|register~499_q ) # (!ctrl0[21])))) # (!\Register_File|register~1779_combout  & (\Register_File|register~467_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~467_q ),
	.datab(\Register_File|register~1779_combout ),
	.datac(\Register_File|register~499_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1780_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1780 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneiv_lcell_comb \Register_File|register~1781 (
// Equation(s):
// \Register_File|register~1781_combout  = (ctrl0[22] & ((\Register_File|register~1778_combout  & ((\Register_File|register~1780_combout ))) # (!\Register_File|register~1778_combout  & (\Register_File|register~1773_combout )))) # (!ctrl0[22] & 
// (\Register_File|register~1778_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1778_combout ),
	.datac(\Register_File|register~1773_combout ),
	.datad(\Register_File|register~1780_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1781_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1781 .lut_mask = 16'hEC64;
defparam \Register_File|register~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneiv_lcell_comb \Register_File|output_data_A~4 (
// Equation(s):
// \Register_File|output_data_A~4_combout  = (\Register_File|register~1791_combout  & ((ctrl0[24]) # ((\Register_File|register~1781_combout  & \Register_File|output_data_A~0_combout )))) # (!\Register_File|register~1791_combout  & 
// (\Register_File|register~1781_combout  & (\Register_File|output_data_A~0_combout )))

	.dataa(\Register_File|register~1791_combout ),
	.datab(\Register_File|register~1781_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~4 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N29
dffeas \Register_File|output_data_A[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[19] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneiv_lcell_comb \fioA[19] (
// Equation(s):
// fioA[19] = LCELL(\Register_File|output_data_A [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [19]),
	.cin(gnd),
	.combout(fioA[19]),
	.cout());
// synopsys translate_off
defparam \fioA[19] .lut_mask = 16'hFF00;
defparam \fioA[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneiv_lcell_comb \ALU|Add0~64 (
// Equation(s):
// \ALU|Add0~64_combout  = ((\ALU|Add0~4_combout  $ (fioA[19] $ (!\ALU|Add0~63 )))) # (GND)
// \ALU|Add0~65  = CARRY((\ALU|Add0~4_combout  & ((fioA[19]) # (!\ALU|Add0~63 ))) # (!\ALU|Add0~4_combout  & (fioA[19] & !\ALU|Add0~63 )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(fioA[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~63 ),
	.combout(\ALU|Add0~64_combout ),
	.cout(\ALU|Add0~65 ));
// synopsys translate_off
defparam \ALU|Add0~64 .lut_mask = 16'h698E;
defparam \ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneiv_lcell_comb \ALU|Add0~66 (
// Equation(s):
// \ALU|Add0~66_combout  = (fioA[20] & ((\ALU|Add0~3_combout  & (\ALU|Add0~65  & VCC)) # (!\ALU|Add0~3_combout  & (!\ALU|Add0~65 )))) # (!fioA[20] & ((\ALU|Add0~3_combout  & (!\ALU|Add0~65 )) # (!\ALU|Add0~3_combout  & ((\ALU|Add0~65 ) # (GND)))))
// \ALU|Add0~67  = CARRY((fioA[20] & (!\ALU|Add0~3_combout  & !\ALU|Add0~65 )) # (!fioA[20] & ((!\ALU|Add0~65 ) # (!\ALU|Add0~3_combout ))))

	.dataa(fioA[20]),
	.datab(\ALU|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~65 ),
	.combout(\ALU|Add0~66_combout ),
	.cout(\ALU|Add0~67 ));
// synopsys translate_off
defparam \ALU|Add0~66 .lut_mask = 16'h9617;
defparam \ALU|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneiv_lcell_comb \ALU|Add0~75 (
// Equation(s):
// \ALU|Add0~75_combout  = (ctrl1[7] & ((dataOut_M1[20] & ((ctrl1[6]) # (fioA[20]))) # (!dataOut_M1[20] & (ctrl1[6] & fioA[20]))))

	.dataa(dataOut_M1[20]),
	.datab(ctrl1[6]),
	.datac(fioA[20]),
	.datad(ctrl1[7]),
	.cin(gnd),
	.combout(\ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~75 .lut_mask = 16'hE800;
defparam \ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneiv_lcell_comb \dataOut_ALU[20] (
// Equation(s):
// dataOut_ALU[20] = LCELL((\ALU|Add0~75_combout ) # ((!ctrl1[7] & \ALU|Add0~66_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~66_combout ),
	.datad(\ALU|Add0~75_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[20] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneiv_lcell_comb \dataOut_Mult[20] (
// Equation(s):
// dataOut_Mult[20] = LCELL(\MULTIPLICADOR|U0|acc_reg [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [20]),
	.cin(gnd),
	.combout(dataOut_Mult[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[20] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneiv_lcell_comb \dataOut_D1[20] (
// Equation(s):
// dataOut_D1[20] = LCELL((ctrl1[4] & (dataOut_ALU[20])) # (!ctrl1[4] & ((dataOut_Mult[20]))))

	.dataa(dataOut_ALU[20]),
	.datab(gnd),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[20]),
	.cin(gnd),
	.combout(dataOut_D1[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[20] .lut_mask = 16'hAFA0;
defparam \dataOut_D1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneiv_lcell_comb \D|output_data[20]~feeder (
// Equation(s):
// \D|output_data[20]~feeder_combout  = dataOut_D1[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_D1[20]),
	.cin(gnd),
	.combout(\D|output_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D|output_data[20]~feeder .lut_mask = 16'hFF00;
defparam \D|output_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \D|output_data[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\D|output_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[20] .is_wysiwyg = "true";
defparam \D|output_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneiv_lcell_comb \dataOut_D2[20] (
// Equation(s):
// dataOut_D2[20] = LCELL(\D|output_data [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [20]),
	.cin(gnd),
	.combout(dataOut_D2[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[20] .lut_mask = 16'hFF00;
defparam \dataOut_D2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[20]~input (
	.i(Data_BUS_READ[20]),
	.ibar(gnd),
	.o(\Data_BUS_READ[20]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[20]~input .bus_hold = "false";
defparam \Data_BUS_READ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneiv_lcell_comb \dataOut_M1[21] (
// Equation(s):
// dataOut_M1[21] = LCELL((ctrl1[8] & (dataOut_Imm[21])) # (!ctrl1[8] & ((fioB[21]))))

	.dataa(dataOut_Imm[21]),
	.datab(fioB[21]),
	.datac(gnd),
	.datad(ctrl1[8]),
	.cin(gnd),
	.combout(dataOut_M1[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[21] .lut_mask = 16'hAACC;
defparam \dataOut_M1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneiv_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = ctrl1[6] $ (dataOut_M1[21])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[21]),
	.cin(gnd),
	.combout(\ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h55AA;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N15
dffeas \Register_File|register~437 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~437 .is_wysiwyg = "true";
defparam \Register_File|register~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N15
dffeas \Register_File|register~405 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~405 .is_wysiwyg = "true";
defparam \Register_File|register~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneiv_lcell_comb \Register_File|register~1739 (
// Equation(s):
// \Register_File|register~1739_combout  = (ctrl0[20] & ((\Register_File|register~437_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~405_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~437_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~405_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1739_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1739 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N25
dffeas \Register_File|register~501 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~501 .is_wysiwyg = "true";
defparam \Register_File|register~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N25
dffeas \Register_File|register~469 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~469 .is_wysiwyg = "true";
defparam \Register_File|register~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1740 (
// Equation(s):
// \Register_File|register~1740_combout  = (\Register_File|register~1739_combout  & (((\Register_File|register~501_q )) # (!ctrl0[21]))) # (!\Register_File|register~1739_combout  & (ctrl0[21] & ((\Register_File|register~469_q ))))

	.dataa(\Register_File|register~1739_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~501_q ),
	.datad(\Register_File|register~469_q ),
	.cin(gnd),
	.combout(\Register_File|register~1740_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1740 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N17
dffeas \Register_File|register~21 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~21 .is_wysiwyg = "true";
defparam \Register_File|register~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \Register_File|register~85 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~85 .is_wysiwyg = "true";
defparam \Register_File|register~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1736 (
// Equation(s):
// \Register_File|register~1736_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~85_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~21_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~21_q ),
	.datad(\Register_File|register~85_q ),
	.cin(gnd),
	.combout(\Register_File|register~1736_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1736 .lut_mask = 16'hBA98;
defparam \Register_File|register~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N27
dffeas \Register_File|register~117 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~117 .is_wysiwyg = "true";
defparam \Register_File|register~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \Register_File|register~53 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~53 .is_wysiwyg = "true";
defparam \Register_File|register~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1737 (
// Equation(s):
// \Register_File|register~1737_combout  = (\Register_File|register~1736_combout  & (((\Register_File|register~117_q )) # (!ctrl0[20]))) # (!\Register_File|register~1736_combout  & (ctrl0[20] & ((\Register_File|register~53_q ))))

	.dataa(\Register_File|register~1736_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~117_q ),
	.datad(\Register_File|register~53_q ),
	.cin(gnd),
	.combout(\Register_File|register~1737_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1737 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N5
dffeas \Register_File|register~277 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~277 .is_wysiwyg = "true";
defparam \Register_File|register~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N29
dffeas \Register_File|register~341 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~341 .is_wysiwyg = "true";
defparam \Register_File|register~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1734 (
// Equation(s):
// \Register_File|register~1734_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~341_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~277_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~277_q ),
	.datad(\Register_File|register~341_q ),
	.cin(gnd),
	.combout(\Register_File|register~1734_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1734 .lut_mask = 16'hBA98;
defparam \Register_File|register~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N27
dffeas \Register_File|register~373 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~373 .is_wysiwyg = "true";
defparam \Register_File|register~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N29
dffeas \Register_File|register~309 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~309 .is_wysiwyg = "true";
defparam \Register_File|register~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneiv_lcell_comb \Register_File|register~1735 (
// Equation(s):
// \Register_File|register~1735_combout  = (\Register_File|register~1734_combout  & (((\Register_File|register~373_q )) # (!ctrl0[20]))) # (!\Register_File|register~1734_combout  & (ctrl0[20] & ((\Register_File|register~309_q ))))

	.dataa(\Register_File|register~1734_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~373_q ),
	.datad(\Register_File|register~309_q ),
	.cin(gnd),
	.combout(\Register_File|register~1735_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1735 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1738 (
// Equation(s):
// \Register_File|register~1738_combout  = (ctrl0[23] & (((\Register_File|register~1735_combout ) # (ctrl0[22])))) # (!ctrl0[23] & (\Register_File|register~1737_combout  & ((!ctrl0[22]))))

	.dataa(\Register_File|register~1737_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~1735_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1738_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1738 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N23
dffeas \Register_File|register~245 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~245 .is_wysiwyg = "true";
defparam \Register_File|register~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N21
dffeas \Register_File|register~181 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~181 .is_wysiwyg = "true";
defparam \Register_File|register~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N13
dffeas \Register_File|register~149 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~149 .is_wysiwyg = "true";
defparam \Register_File|register~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneiv_lcell_comb \Register_File|register~1732 (
// Equation(s):
// \Register_File|register~1732_combout  = (ctrl0[20] & ((\Register_File|register~181_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~149_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~181_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~149_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1732_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1732 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N25
dffeas \Register_File|register~213 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~213 .is_wysiwyg = "true";
defparam \Register_File|register~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
cycloneiv_lcell_comb \Register_File|register~1733 (
// Equation(s):
// \Register_File|register~1733_combout  = (\Register_File|register~1732_combout  & ((\Register_File|register~245_q ) # ((!ctrl0[21])))) # (!\Register_File|register~1732_combout  & (((\Register_File|register~213_q  & ctrl0[21]))))

	.dataa(\Register_File|register~245_q ),
	.datab(\Register_File|register~1732_combout ),
	.datac(\Register_File|register~213_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1733_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1733 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1741 (
// Equation(s):
// \Register_File|register~1741_combout  = (\Register_File|register~1738_combout  & ((\Register_File|register~1740_combout ) # ((!ctrl0[22])))) # (!\Register_File|register~1738_combout  & (((\Register_File|register~1733_combout  & ctrl0[22]))))

	.dataa(\Register_File|register~1740_combout ),
	.datab(\Register_File|register~1738_combout ),
	.datac(\Register_File|register~1733_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1741_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1741 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N31
dffeas \Register_File|register~949 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~949 .is_wysiwyg = "true";
defparam \Register_File|register~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y46_N21
dffeas \Register_File|register~821 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~821 .is_wysiwyg = "true";
defparam \Register_File|register~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N19
dffeas \Register_File|register~565 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~565 .is_wysiwyg = "true";
defparam \Register_File|register~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1742 (
// Equation(s):
// \Register_File|register~1742_combout  = (ctrl0[23] & ((\Register_File|register~821_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~565_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~821_q ),
	.datac(\Register_File|register~565_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1742_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1742 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N8
cycloneiv_lcell_comb \Register_File|register~1743 (
// Equation(s):
// \Register_File|register~1743_combout  = (ctrl0[22] & ((\Register_File|register~1742_combout  & (\Register_File|register~949_q )) # (!\Register_File|register~1742_combout  & ((\Register_File|register~693_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1742_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~949_q ),
	.datac(\Register_File|register~693_q ),
	.datad(\Register_File|register~1742_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1743_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1743 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N9
dffeas \Register_File|register~725 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~725 .is_wysiwyg = "true";
defparam \Register_File|register~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N15
dffeas \Register_File|register~597 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~597 .is_wysiwyg = "true";
defparam \Register_File|register~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1744 (
// Equation(s):
// \Register_File|register~1744_combout  = (ctrl0[22] & ((\Register_File|register~725_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~597_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~725_q ),
	.datac(\Register_File|register~597_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1744_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1744 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N7
dffeas \Register_File|register~981 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~981 .is_wysiwyg = "true";
defparam \Register_File|register~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N29
dffeas \Register_File|register~853 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~853 .is_wysiwyg = "true";
defparam \Register_File|register~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N6
cycloneiv_lcell_comb \Register_File|register~1745 (
// Equation(s):
// \Register_File|register~1745_combout  = (ctrl0[23] & ((\Register_File|register~1744_combout  & (\Register_File|register~981_q )) # (!\Register_File|register~1744_combout  & ((\Register_File|register~853_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~1744_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1744_combout ),
	.datac(\Register_File|register~981_q ),
	.datad(\Register_File|register~853_q ),
	.cin(gnd),
	.combout(\Register_File|register~1745_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1745 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N17
dffeas \Register_File|register~661 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~661 .is_wysiwyg = "true";
defparam \Register_File|register~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N23
dffeas \Register_File|register~533 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~533 .is_wysiwyg = "true";
defparam \Register_File|register~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N22
cycloneiv_lcell_comb \Register_File|register~1746 (
// Equation(s):
// \Register_File|register~1746_combout  = (ctrl0[22] & ((\Register_File|register~661_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~533_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~661_q ),
	.datac(\Register_File|register~533_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1746_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1746 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N1
dffeas \Register_File|register~917 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~917 .is_wysiwyg = "true";
defparam \Register_File|register~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N19
dffeas \Register_File|register~789 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~789 .is_wysiwyg = "true";
defparam \Register_File|register~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1747 (
// Equation(s):
// \Register_File|register~1747_combout  = (ctrl0[23] & ((\Register_File|register~1746_combout  & (\Register_File|register~917_q )) # (!\Register_File|register~1746_combout  & ((\Register_File|register~789_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~1746_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1746_combout ),
	.datac(\Register_File|register~917_q ),
	.datad(\Register_File|register~789_q ),
	.cin(gnd),
	.combout(\Register_File|register~1747_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1747 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1748 (
// Equation(s):
// \Register_File|register~1748_combout  = (ctrl0[21] & ((\Register_File|register~1745_combout ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~1747_combout  & !ctrl0[20]))))

	.dataa(\Register_File|register~1745_combout ),
	.datab(\Register_File|register~1747_combout ),
	.datac(ctrl0[21]),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1748_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1748 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N7
dffeas \Register_File|register~1013 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1013 .is_wysiwyg = "true";
defparam \Register_File|register~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N5
dffeas \Register_File|register~757 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~757 .is_wysiwyg = "true";
defparam \Register_File|register~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N11
dffeas \Register_File|register~629 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~629 .is_wysiwyg = "true";
defparam \Register_File|register~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N25
dffeas \Register_File|register~885 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~885 .is_wysiwyg = "true";
defparam \Register_File|register~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1749 (
// Equation(s):
// \Register_File|register~1749_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~885_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~629_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~629_q ),
	.datad(\Register_File|register~885_q ),
	.cin(gnd),
	.combout(\Register_File|register~1749_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1749 .lut_mask = 16'hBA98;
defparam \Register_File|register~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1750 (
// Equation(s):
// \Register_File|register~1750_combout  = (ctrl0[22] & ((\Register_File|register~1749_combout  & (\Register_File|register~1013_q )) # (!\Register_File|register~1749_combout  & ((\Register_File|register~757_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~1749_combout ))))

	.dataa(\Register_File|register~1013_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~757_q ),
	.datad(\Register_File|register~1749_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1750_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1750 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1751 (
// Equation(s):
// \Register_File|register~1751_combout  = (ctrl0[20] & ((\Register_File|register~1748_combout  & ((\Register_File|register~1750_combout ))) # (!\Register_File|register~1748_combout  & (\Register_File|register~1743_combout )))) # (!ctrl0[20] & 
// (((\Register_File|register~1748_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1743_combout ),
	.datac(\Register_File|register~1748_combout ),
	.datad(\Register_File|register~1750_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1751_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1751 .lut_mask = 16'hF858;
defparam \Register_File|register~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
cycloneiv_lcell_comb \Register_File|output_data_A~2 (
// Equation(s):
// \Register_File|output_data_A~2_combout  = (\Register_File|register~1741_combout  & ((\Register_File|output_data_A~0_combout ) # ((\Register_File|register~1751_combout  & ctrl0[24])))) # (!\Register_File|register~1741_combout  & 
// (\Register_File|register~1751_combout  & ((ctrl0[24]))))

	.dataa(\Register_File|register~1741_combout ),
	.datab(\Register_File|register~1751_combout ),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~2 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \Register_File|output_data_A[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[21] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneiv_lcell_comb \fioA[21] (
// Equation(s):
// fioA[21] = LCELL(\Register_File|output_data_A [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [21]),
	.cin(gnd),
	.combout(fioA[21]),
	.cout());
// synopsys translate_off
defparam \fioA[21] .lut_mask = 16'hFF00;
defparam \fioA[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneiv_lcell_comb \ALU|Add0~68 (
// Equation(s):
// \ALU|Add0~68_combout  = ((\ALU|Add0~2_combout  $ (fioA[21] $ (!\ALU|Add0~67 )))) # (GND)
// \ALU|Add0~69  = CARRY((\ALU|Add0~2_combout  & ((fioA[21]) # (!\ALU|Add0~67 ))) # (!\ALU|Add0~2_combout  & (fioA[21] & !\ALU|Add0~67 )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(fioA[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~67 ),
	.combout(\ALU|Add0~68_combout ),
	.cout(\ALU|Add0~69 ));
// synopsys translate_off
defparam \ALU|Add0~68 .lut_mask = 16'h698E;
defparam \ALU|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneiv_lcell_comb \ALU|Add0~73 (
// Equation(s):
// \ALU|Add0~73_combout  = (ctrl1[7] & ((fioA[21] & ((dataOut_M1[21]) # (ctrl1[6]))) # (!fioA[21] & (dataOut_M1[21] & ctrl1[6]))))

	.dataa(fioA[21]),
	.datab(dataOut_M1[21]),
	.datac(ctrl1[7]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~73 .lut_mask = 16'hE080;
defparam \ALU|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneiv_lcell_comb \dataOut_ALU[21] (
// Equation(s):
// dataOut_ALU[21] = LCELL((\ALU|Add0~73_combout ) # ((!ctrl1[7] & \ALU|Add0~68_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~68_combout ),
	.datad(\ALU|Add0~73_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[21] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneiv_lcell_comb \dataOut_Mult[21] (
// Equation(s):
// dataOut_Mult[21] = LCELL(\MULTIPLICADOR|U0|acc_reg [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[21] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneiv_lcell_comb \dataOut_D1[21] (
// Equation(s):
// dataOut_D1[21] = LCELL((ctrl1[4] & (dataOut_ALU[21])) # (!ctrl1[4] & ((dataOut_Mult[21]))))

	.dataa(dataOut_ALU[21]),
	.datab(gnd),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[21]),
	.cin(gnd),
	.combout(dataOut_D1[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[21] .lut_mask = 16'hAFA0;
defparam \dataOut_D1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N25
dffeas \D|output_data[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[21]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[21] .is_wysiwyg = "true";
defparam \D|output_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneiv_lcell_comb \dataOut_D2[21] (
// Equation(s):
// dataOut_D2[21] = LCELL(\D|output_data [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[21] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N27
dffeas \Register_File|register~54 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~54 .is_wysiwyg = "true";
defparam \Register_File|register~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N5
dffeas \Register_File|register~22 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~22 .is_wysiwyg = "true";
defparam \Register_File|register~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1716 (
// Equation(s):
// \Register_File|register~1716_combout  = (ctrl0[20] & ((\Register_File|register~54_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~22_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~54_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~22_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1716_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1716 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N27
dffeas \Register_File|register~118 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~118 .is_wysiwyg = "true";
defparam \Register_File|register~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N1
dffeas \Register_File|register~86 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~86 .is_wysiwyg = "true";
defparam \Register_File|register~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1717 (
// Equation(s):
// \Register_File|register~1717_combout  = (\Register_File|register~1716_combout  & (((\Register_File|register~118_q )) # (!ctrl0[21]))) # (!\Register_File|register~1716_combout  & (ctrl0[21] & ((\Register_File|register~86_q ))))

	.dataa(\Register_File|register~1716_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~118_q ),
	.datad(\Register_File|register~86_q ),
	.cin(gnd),
	.combout(\Register_File|register~1717_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1717 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N27
dffeas \Register_File|register~150 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~150 .is_wysiwyg = "true";
defparam \Register_File|register~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y51_N21
dffeas \Register_File|register~214 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~214 .is_wysiwyg = "true";
defparam \Register_File|register~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
cycloneiv_lcell_comb \Register_File|register~1714 (
// Equation(s):
// \Register_File|register~1714_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~214_q ))) # (!ctrl0[21] & (\Register_File|register~150_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~150_q ),
	.datad(\Register_File|register~214_q ),
	.cin(gnd),
	.combout(\Register_File|register~1714_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1714 .lut_mask = 16'hDC98;
defparam \Register_File|register~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N25
dffeas \Register_File|register~182 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~182 .is_wysiwyg = "true";
defparam \Register_File|register~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \Register_File|register~246 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~246 .is_wysiwyg = "true";
defparam \Register_File|register~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1715 (
// Equation(s):
// \Register_File|register~1715_combout  = (\Register_File|register~1714_combout  & (((\Register_File|register~246_q ) # (!ctrl0[20])))) # (!\Register_File|register~1714_combout  & (\Register_File|register~182_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~1714_combout ),
	.datab(\Register_File|register~182_q ),
	.datac(\Register_File|register~246_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1715_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1715 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneiv_lcell_comb \Register_File|register~1718 (
// Equation(s):
// \Register_File|register~1718_combout  = (ctrl0[22] & (((ctrl0[23]) # (\Register_File|register~1715_combout )))) # (!ctrl0[22] & (\Register_File|register~1717_combout  & (!ctrl0[23])))

	.dataa(\Register_File|register~1717_combout ),
	.datab(ctrl0[22]),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~1715_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1718_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1718 .lut_mask = 16'hCEC2;
defparam \Register_File|register~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N21
dffeas \Register_File|register~438 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~438 .is_wysiwyg = "true";
defparam \Register_File|register~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N3
dffeas \Register_File|register~502 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~502 .is_wysiwyg = "true";
defparam \Register_File|register~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \Register_File|register~406 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~406 .is_wysiwyg = "true";
defparam \Register_File|register~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1719 (
// Equation(s):
// \Register_File|register~1719_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~470_q ))) # (!ctrl0[21] & (\Register_File|register~406_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~406_q ),
	.datad(\Register_File|register~470_q ),
	.cin(gnd),
	.combout(\Register_File|register~1719_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1719 .lut_mask = 16'hDC98;
defparam \Register_File|register~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneiv_lcell_comb \Register_File|register~1720 (
// Equation(s):
// \Register_File|register~1720_combout  = (ctrl0[20] & ((\Register_File|register~1719_combout  & ((\Register_File|register~502_q ))) # (!\Register_File|register~1719_combout  & (\Register_File|register~438_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~1719_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~438_q ),
	.datac(\Register_File|register~502_q ),
	.datad(\Register_File|register~1719_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1720_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1720 .lut_mask = 16'hF588;
defparam \Register_File|register~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N23
dffeas \Register_File|register~278 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~278 .is_wysiwyg = "true";
defparam \Register_File|register~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N27
dffeas \Register_File|register~310 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~310 .is_wysiwyg = "true";
defparam \Register_File|register~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1712 (
// Equation(s):
// \Register_File|register~1712_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~310_q ))) # (!ctrl0[20] & (\Register_File|register~278_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~278_q ),
	.datad(\Register_File|register~310_q ),
	.cin(gnd),
	.combout(\Register_File|register~1712_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1712 .lut_mask = 16'hDC98;
defparam \Register_File|register~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \Register_File|register~342 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~342 .is_wysiwyg = "true";
defparam \Register_File|register~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N19
dffeas \Register_File|register~374 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~374 .is_wysiwyg = "true";
defparam \Register_File|register~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1713 (
// Equation(s):
// \Register_File|register~1713_combout  = (ctrl0[21] & ((\Register_File|register~1712_combout  & ((\Register_File|register~374_q ))) # (!\Register_File|register~1712_combout  & (\Register_File|register~342_q )))) # (!ctrl0[21] & 
// (\Register_File|register~1712_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1712_combout ),
	.datac(\Register_File|register~342_q ),
	.datad(\Register_File|register~374_q ),
	.cin(gnd),
	.combout(\Register_File|register~1713_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1713 .lut_mask = 16'hEC64;
defparam \Register_File|register~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1721 (
// Equation(s):
// \Register_File|register~1721_combout  = (\Register_File|register~1718_combout  & (((\Register_File|register~1720_combout )) # (!ctrl0[23]))) # (!\Register_File|register~1718_combout  & (ctrl0[23] & ((\Register_File|register~1713_combout ))))

	.dataa(\Register_File|register~1718_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~1720_combout ),
	.datad(\Register_File|register~1713_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1721_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1721 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N9
dffeas \Register_File|register~854 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~854 .is_wysiwyg = "true";
defparam \Register_File|register~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N15
dffeas \Register_File|register~598 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~598 .is_wysiwyg = "true";
defparam \Register_File|register~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1722 (
// Equation(s):
// \Register_File|register~1722_combout  = (ctrl0[23] & ((\Register_File|register~854_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~598_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~854_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~598_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1722_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1722 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N29
dffeas \Register_File|register~726 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~726 .is_wysiwyg = "true";
defparam \Register_File|register~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N7
dffeas \Register_File|register~982 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~982 .is_wysiwyg = "true";
defparam \Register_File|register~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1723 (
// Equation(s):
// \Register_File|register~1723_combout  = (ctrl0[22] & ((\Register_File|register~1722_combout  & ((\Register_File|register~982_q ))) # (!\Register_File|register~1722_combout  & (\Register_File|register~726_q )))) # (!ctrl0[22] & 
// (\Register_File|register~1722_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~1722_combout ),
	.datac(\Register_File|register~726_q ),
	.datad(\Register_File|register~982_q ),
	.cin(gnd),
	.combout(\Register_File|register~1723_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1723 .lut_mask = 16'hEC64;
defparam \Register_File|register~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N13
dffeas \Register_File|register~1014 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1014 .is_wysiwyg = "true";
defparam \Register_File|register~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N9
dffeas \Register_File|register~758 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~758 .is_wysiwyg = "true";
defparam \Register_File|register~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N15
dffeas \Register_File|register~630 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~630 .is_wysiwyg = "true";
defparam \Register_File|register~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1729 (
// Equation(s):
// \Register_File|register~1729_combout  = (ctrl0[22] & ((\Register_File|register~758_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~630_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~758_q ),
	.datac(\Register_File|register~630_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1729_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1729 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N7
dffeas \Register_File|register~886 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~886 .is_wysiwyg = "true";
defparam \Register_File|register~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1730 (
// Equation(s):
// \Register_File|register~1730_combout  = (\Register_File|register~1729_combout  & ((\Register_File|register~1014_q ) # ((!ctrl0[23])))) # (!\Register_File|register~1729_combout  & (((\Register_File|register~886_q  & ctrl0[23]))))

	.dataa(\Register_File|register~1014_q ),
	.datab(\Register_File|register~1729_combout ),
	.datac(\Register_File|register~886_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1730_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1730 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N1
dffeas \Register_File|register~790 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~790 .is_wysiwyg = "true";
defparam \Register_File|register~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N3
dffeas \Register_File|register~534 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~534 .is_wysiwyg = "true";
defparam \Register_File|register~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneiv_lcell_comb \Register_File|register~1726 (
// Equation(s):
// \Register_File|register~1726_combout  = (ctrl0[23] & ((\Register_File|register~790_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~534_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~790_q ),
	.datac(\Register_File|register~534_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1726_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1726 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N9
dffeas \Register_File|register~662 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~662 .is_wysiwyg = "true";
defparam \Register_File|register~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y47_N23
dffeas \Register_File|register~918 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~918 .is_wysiwyg = "true";
defparam \Register_File|register~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1727 (
// Equation(s):
// \Register_File|register~1727_combout  = (\Register_File|register~1726_combout  & (((\Register_File|register~918_q ) # (!ctrl0[22])))) # (!\Register_File|register~1726_combout  & (\Register_File|register~662_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~1726_combout ),
	.datab(\Register_File|register~662_q ),
	.datac(\Register_File|register~918_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1727_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1727 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N21
dffeas \Register_File|register~694 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~694 .is_wysiwyg = "true";
defparam \Register_File|register~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N7
dffeas \Register_File|register~566 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~566 .is_wysiwyg = "true";
defparam \Register_File|register~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneiv_lcell_comb \Register_File|register~1724 (
// Equation(s):
// \Register_File|register~1724_combout  = (ctrl0[22] & ((\Register_File|register~694_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~566_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~694_q ),
	.datac(\Register_File|register~566_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1724_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1724 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N27
dffeas \Register_File|register~950 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~950 .is_wysiwyg = "true";
defparam \Register_File|register~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N13
dffeas \Register_File|register~822 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~822 .is_wysiwyg = "true";
defparam \Register_File|register~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneiv_lcell_comb \Register_File|register~1725 (
// Equation(s):
// \Register_File|register~1725_combout  = (ctrl0[23] & ((\Register_File|register~1724_combout  & (\Register_File|register~950_q )) # (!\Register_File|register~1724_combout  & ((\Register_File|register~822_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~1724_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1724_combout ),
	.datac(\Register_File|register~950_q ),
	.datad(\Register_File|register~822_q ),
	.cin(gnd),
	.combout(\Register_File|register~1725_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1725 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneiv_lcell_comb \Register_File|register~1728 (
// Equation(s):
// \Register_File|register~1728_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~1725_combout ))) # (!ctrl0[20] & (\Register_File|register~1727_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1727_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~1725_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1728_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1728 .lut_mask = 16'hF4A4;
defparam \Register_File|register~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneiv_lcell_comb \Register_File|register~1731 (
// Equation(s):
// \Register_File|register~1731_combout  = (ctrl0[21] & ((\Register_File|register~1728_combout  & ((\Register_File|register~1730_combout ))) # (!\Register_File|register~1728_combout  & (\Register_File|register~1723_combout )))) # (!ctrl0[21] & 
// (((\Register_File|register~1728_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~1723_combout ),
	.datac(\Register_File|register~1730_combout ),
	.datad(\Register_File|register~1728_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1731_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1731 .lut_mask = 16'hF588;
defparam \Register_File|register~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneiv_lcell_comb \Register_File|output_data_A~1 (
// Equation(s):
// \Register_File|output_data_A~1_combout  = (ctrl0[24] & ((\Register_File|register~1731_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~1721_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~1721_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~1721_combout ),
	.datad(\Register_File|register~1731_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~1 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \Register_File|output_data_A[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[22] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneiv_lcell_comb \fioA[22] (
// Equation(s):
// fioA[22] = LCELL(\Register_File|output_data_A [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [22]),
	.cin(gnd),
	.combout(fioA[22]),
	.cout());
// synopsys translate_off
defparam \fioA[22] .lut_mask = 16'hFF00;
defparam \fioA[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneiv_lcell_comb \dataOut_M1[22] (
// Equation(s):
// dataOut_M1[22] = LCELL((ctrl1[8] & (dataOut_Imm[22])) # (!ctrl1[8] & ((fioB[22]))))

	.dataa(dataOut_Imm[22]),
	.datab(gnd),
	.datac(ctrl1[8]),
	.datad(fioB[22]),
	.cin(gnd),
	.combout(dataOut_M1[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[22] .lut_mask = 16'hAFA0;
defparam \dataOut_M1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneiv_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_combout  = ctrl1[6] $ (dataOut_M1[22])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[22]),
	.cin(gnd),
	.combout(\ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneiv_lcell_comb \ALU|Add0~70 (
// Equation(s):
// \ALU|Add0~70_combout  = (fioA[22] & ((\ALU|Add0~1_combout  & (\ALU|Add0~69  & VCC)) # (!\ALU|Add0~1_combout  & (!\ALU|Add0~69 )))) # (!fioA[22] & ((\ALU|Add0~1_combout  & (!\ALU|Add0~69 )) # (!\ALU|Add0~1_combout  & ((\ALU|Add0~69 ) # (GND)))))
// \ALU|Add0~71  = CARRY((fioA[22] & (!\ALU|Add0~1_combout  & !\ALU|Add0~69 )) # (!fioA[22] & ((!\ALU|Add0~69 ) # (!\ALU|Add0~1_combout ))))

	.dataa(fioA[22]),
	.datab(\ALU|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~69 ),
	.combout(\ALU|Add0~70_combout ),
	.cout(\ALU|Add0~71 ));
// synopsys translate_off
defparam \ALU|Add0~70 .lut_mask = 16'h9617;
defparam \ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneiv_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = (ctrl1[7] & ((fioA[22] & ((ctrl1[6]) # (dataOut_M1[22]))) # (!fioA[22] & (ctrl1[6] & dataOut_M1[22]))))

	.dataa(ctrl1[7]),
	.datab(fioA[22]),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[22]),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'hA880;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneiv_lcell_comb \dataOut_ALU[22] (
// Equation(s):
// dataOut_ALU[22] = LCELL((\ALU|Add0~0_combout ) # ((!ctrl1[7] & \ALU|Add0~70_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~70_combout ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[22] .lut_mask = 16'hFF50;
defparam \dataOut_ALU[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneiv_lcell_comb \dataOut_Mult[22] (
// Equation(s):
// dataOut_Mult[22] = LCELL(\MULTIPLICADOR|U0|acc_reg [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [22]),
	.cin(gnd),
	.combout(dataOut_Mult[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[22] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneiv_lcell_comb \dataOut_D1[22] (
// Equation(s):
// dataOut_D1[22] = LCELL((ctrl1[4] & (dataOut_ALU[22])) # (!ctrl1[4] & ((dataOut_Mult[22]))))

	.dataa(gnd),
	.datab(dataOut_ALU[22]),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[22]),
	.cin(gnd),
	.combout(dataOut_D1[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[22] .lut_mask = 16'hCFC0;
defparam \dataOut_D1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \D|output_data[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[22]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[22] .is_wysiwyg = "true";
defparam \D|output_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneiv_lcell_comb \dataOut_D2[22] (
// Equation(s):
// dataOut_D2[22] = LCELL(\D|output_data [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[22] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[22]~input (
	.i(Data_BUS_READ[22]),
	.ibar(gnd),
	.o(\Data_BUS_READ[22]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[22]~input .bus_hold = "false";
defparam \Data_BUS_READ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[23]~input (
	.i(Data_BUS_READ[23]),
	.ibar(gnd),
	.o(\Data_BUS_READ[23]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[23]~input .bus_hold = "false";
defparam \Data_BUS_READ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y44_N0
cycloneiv_ram_block \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ADDR_Decoding|iWE~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({fioB[26],fioB[25],fioB[24],fioB[23],fioB[22],fioB[21],fioB[20],fioB[19],fioB[18]}),
	.portaaddr({addressCorrection_mem2[9],addressCorrection_mem2[8],addressCorrection_mem2[7],addressCorrection_mem2[6],addressCorrection_mem2[5],addressCorrection_mem2[4],addressCorrection_mem2[3],addressCorrection_mem2[2],addressCorrection_mem2[1],addressCorrection_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Data.hex";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|ALTSYNCRAM";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneiv_lcell_comb \dout[23] (
// Equation(s):
// dout[23] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(dout[23]),
	.cout());
// synopsys translate_off
defparam \dout[23] .lut_mask = 16'hFF00;
defparam \dout[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneiv_lcell_comb \dataOut_M3[23] (
// Equation(s):
// dataOut_M3[23] = LCELL((\CS_WB~combout  & ((dout[23]))) # (!\CS_WB~combout  & (\Data_BUS_READ[23]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[23]~input_o ),
	.datac(\CS_WB~combout ),
	.datad(dout[23]),
	.cin(gnd),
	.combout(dataOut_M3[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[23] .lut_mask = 16'hFC0C;
defparam \dataOut_M3[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneiv_lcell_comb \dataOut_M1[23] (
// Equation(s):
// dataOut_M1[23] = LCELL((ctrl1[8] & ((dataOut_Imm[23]))) # (!ctrl1[8] & (fioB[23])))

	.dataa(fioB[23]),
	.datab(gnd),
	.datac(dataOut_Imm[23]),
	.datad(ctrl1[8]),
	.cin(gnd),
	.combout(dataOut_M1[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[23] .lut_mask = 16'hF0AA;
defparam \dataOut_M1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneiv_lcell_comb \ALU|Add0~115 (
// Equation(s):
// \ALU|Add0~115_combout  = ctrl1[6] $ (dataOut_M1[23])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[23]),
	.cin(gnd),
	.combout(\ALU|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~115 .lut_mask = 16'h55AA;
defparam \ALU|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N15
dffeas \Register_File|register~55 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~55 .is_wysiwyg = "true";
defparam \Register_File|register~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \Register_File|register~23 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~23 .is_wysiwyg = "true";
defparam \Register_File|register~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N17
dffeas \Register_File|register~87 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~87 .is_wysiwyg = "true";
defparam \Register_File|register~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneiv_lcell_comb \Register_File|register~2236 (
// Equation(s):
// \Register_File|register~2236_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~87_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~23_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~23_q ),
	.datad(\Register_File|register~87_q ),
	.cin(gnd),
	.combout(\Register_File|register~2236_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2236 .lut_mask = 16'hBA98;
defparam \Register_File|register~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N19
dffeas \Register_File|register~119 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~119 .is_wysiwyg = "true";
defparam \Register_File|register~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneiv_lcell_comb \Register_File|register~2237 (
// Equation(s):
// \Register_File|register~2237_combout  = (\Register_File|register~2236_combout  & (((\Register_File|register~119_q ) # (!ctrl0[20])))) # (!\Register_File|register~2236_combout  & (\Register_File|register~55_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~55_q ),
	.datab(\Register_File|register~2236_combout ),
	.datac(\Register_File|register~119_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2237_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2237 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N15
dffeas \Register_File|register~343 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~343 .is_wysiwyg = "true";
defparam \Register_File|register~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N17
dffeas \Register_File|register~279 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~279 .is_wysiwyg = "true";
defparam \Register_File|register~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneiv_lcell_comb \Register_File|register~2234 (
// Equation(s):
// \Register_File|register~2234_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~343_q )) # (!ctrl0[21] & ((\Register_File|register~279_q )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~343_q ),
	.datac(\Register_File|register~279_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2234_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2234 .lut_mask = 16'hEE50;
defparam \Register_File|register~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N7
dffeas \Register_File|register~375 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~375 .is_wysiwyg = "true";
defparam \Register_File|register~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N17
dffeas \Register_File|register~311 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~311 .is_wysiwyg = "true";
defparam \Register_File|register~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneiv_lcell_comb \Register_File|register~2235 (
// Equation(s):
// \Register_File|register~2235_combout  = (\Register_File|register~2234_combout  & (((\Register_File|register~375_q )) # (!ctrl0[20]))) # (!\Register_File|register~2234_combout  & (ctrl0[20] & ((\Register_File|register~311_q ))))

	.dataa(\Register_File|register~2234_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~375_q ),
	.datad(\Register_File|register~311_q ),
	.cin(gnd),
	.combout(\Register_File|register~2235_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2235 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
cycloneiv_lcell_comb \Register_File|register~2238 (
// Equation(s):
// \Register_File|register~2238_combout  = (ctrl0[23] & (((ctrl0[22]) # (\Register_File|register~2235_combout )))) # (!ctrl0[23] & (\Register_File|register~2237_combout  & (!ctrl0[22])))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2237_combout ),
	.datac(ctrl0[22]),
	.datad(\Register_File|register~2235_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2238_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2238 .lut_mask = 16'hAEA4;
defparam \Register_File|register~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N5
dffeas \Register_File|register~247 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~247 .is_wysiwyg = "true";
defparam \Register_File|register~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N31
dffeas \Register_File|register~215 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~215 .is_wysiwyg = "true";
defparam \Register_File|register~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N15
dffeas \Register_File|register~183 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~183 .is_wysiwyg = "true";
defparam \Register_File|register~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
cycloneiv_lcell_comb \Register_File|register~2232 (
// Equation(s):
// \Register_File|register~2232_combout  = (ctrl0[20] & ((\Register_File|register~183_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~151_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~183_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~151_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2232_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2232 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
cycloneiv_lcell_comb \Register_File|register~2233 (
// Equation(s):
// \Register_File|register~2233_combout  = (ctrl0[21] & ((\Register_File|register~2232_combout  & (\Register_File|register~247_q )) # (!\Register_File|register~2232_combout  & ((\Register_File|register~215_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2232_combout ))))

	.dataa(\Register_File|register~247_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~215_q ),
	.datad(\Register_File|register~2232_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2233_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2233 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N3
dffeas \Register_File|register~407 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~407 .is_wysiwyg = "true";
defparam \Register_File|register~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N7
dffeas \Register_File|register~439 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~439 .is_wysiwyg = "true";
defparam \Register_File|register~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
cycloneiv_lcell_comb \Register_File|register~2239 (
// Equation(s):
// \Register_File|register~2239_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~439_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~407_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~407_q ),
	.datad(\Register_File|register~439_q ),
	.cin(gnd),
	.combout(\Register_File|register~2239_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2239 .lut_mask = 16'hBA98;
defparam \Register_File|register~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N25
dffeas \Register_File|register~503 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~503 .is_wysiwyg = "true";
defparam \Register_File|register~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N1
dffeas \Register_File|register~471 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~471 .is_wysiwyg = "true";
defparam \Register_File|register~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneiv_lcell_comb \Register_File|register~2240 (
// Equation(s):
// \Register_File|register~2240_combout  = (\Register_File|register~2239_combout  & (((\Register_File|register~503_q )) # (!ctrl0[21]))) # (!\Register_File|register~2239_combout  & (ctrl0[21] & ((\Register_File|register~471_q ))))

	.dataa(\Register_File|register~2239_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~503_q ),
	.datad(\Register_File|register~471_q ),
	.cin(gnd),
	.combout(\Register_File|register~2240_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2240 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneiv_lcell_comb \Register_File|register~2241 (
// Equation(s):
// \Register_File|register~2241_combout  = (ctrl0[22] & ((\Register_File|register~2238_combout  & ((\Register_File|register~2240_combout ))) # (!\Register_File|register~2238_combout  & (\Register_File|register~2233_combout )))) # (!ctrl0[22] & 
// (\Register_File|register~2238_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2238_combout ),
	.datac(\Register_File|register~2233_combout ),
	.datad(\Register_File|register~2240_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2241_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2241 .lut_mask = 16'hEC64;
defparam \Register_File|register~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N13
dffeas \Register_File|register~567 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~567 .is_wysiwyg = "true";
defparam \Register_File|register~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N9
dffeas \Register_File|register~823 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~823 .is_wysiwyg = "true";
defparam \Register_File|register~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N12
cycloneiv_lcell_comb \Register_File|register~2242 (
// Equation(s):
// \Register_File|register~2242_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~823_q ))) # (!ctrl0[23] & (\Register_File|register~567_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~567_q ),
	.datad(\Register_File|register~823_q ),
	.cin(gnd),
	.combout(\Register_File|register~2242_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2242 .lut_mask = 16'hDC98;
defparam \Register_File|register~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N17
dffeas \Register_File|register~695 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~695 .is_wysiwyg = "true";
defparam \Register_File|register~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N31
dffeas \Register_File|register~951 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~951 .is_wysiwyg = "true";
defparam \Register_File|register~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
cycloneiv_lcell_comb \Register_File|register~2243 (
// Equation(s):
// \Register_File|register~2243_combout  = (ctrl0[22] & ((\Register_File|register~2242_combout  & ((\Register_File|register~951_q ))) # (!\Register_File|register~2242_combout  & (\Register_File|register~695_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2242_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2242_combout ),
	.datac(\Register_File|register~695_q ),
	.datad(\Register_File|register~951_q ),
	.cin(gnd),
	.combout(\Register_File|register~2243_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2243 .lut_mask = 16'hEC64;
defparam \Register_File|register~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \Register_File|register~1015 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1015 .is_wysiwyg = "true";
defparam \Register_File|register~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N25
dffeas \Register_File|register~759 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~759 .is_wysiwyg = "true";
defparam \Register_File|register~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N7
dffeas \Register_File|register~631 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~631 .is_wysiwyg = "true";
defparam \Register_File|register~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N1
dffeas \Register_File|register~887 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~887 .is_wysiwyg = "true";
defparam \Register_File|register~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneiv_lcell_comb \Register_File|register~2249 (
// Equation(s):
// \Register_File|register~2249_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~887_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~631_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~631_q ),
	.datad(\Register_File|register~887_q ),
	.cin(gnd),
	.combout(\Register_File|register~2249_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2249 .lut_mask = 16'hBA98;
defparam \Register_File|register~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneiv_lcell_comb \Register_File|register~2250 (
// Equation(s):
// \Register_File|register~2250_combout  = (ctrl0[22] & ((\Register_File|register~2249_combout  & (\Register_File|register~1015_q )) # (!\Register_File|register~2249_combout  & ((\Register_File|register~759_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2249_combout ))))

	.dataa(\Register_File|register~1015_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~759_q ),
	.datad(\Register_File|register~2249_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2250_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2250 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N5
dffeas \Register_File|register~727 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~727 .is_wysiwyg = "true";
defparam \Register_File|register~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N3
dffeas \Register_File|register~599 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~599 .is_wysiwyg = "true";
defparam \Register_File|register~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N2
cycloneiv_lcell_comb \Register_File|register~2244 (
// Equation(s):
// \Register_File|register~2244_combout  = (ctrl0[22] & ((\Register_File|register~727_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~599_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~727_q ),
	.datac(\Register_File|register~599_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2244_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2244 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N19
dffeas \Register_File|register~983 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~983 .is_wysiwyg = "true";
defparam \Register_File|register~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y50_N21
dffeas \Register_File|register~855 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~855 .is_wysiwyg = "true";
defparam \Register_File|register~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N18
cycloneiv_lcell_comb \Register_File|register~2245 (
// Equation(s):
// \Register_File|register~2245_combout  = (\Register_File|register~2244_combout  & (((\Register_File|register~983_q )) # (!ctrl0[23]))) # (!\Register_File|register~2244_combout  & (ctrl0[23] & ((\Register_File|register~855_q ))))

	.dataa(\Register_File|register~2244_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~983_q ),
	.datad(\Register_File|register~855_q ),
	.cin(gnd),
	.combout(\Register_File|register~2245_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2245 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N21
dffeas \Register_File|register~663 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~663 .is_wysiwyg = "true";
defparam \Register_File|register~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N11
dffeas \Register_File|register~535 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~535 .is_wysiwyg = "true";
defparam \Register_File|register~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N10
cycloneiv_lcell_comb \Register_File|register~2246 (
// Equation(s):
// \Register_File|register~2246_combout  = (ctrl0[22] & ((\Register_File|register~663_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~535_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~663_q ),
	.datac(\Register_File|register~535_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2246_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2246 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N21
dffeas \Register_File|register~919 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~919 .is_wysiwyg = "true";
defparam \Register_File|register~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N27
dffeas \Register_File|register~791 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~791 .is_wysiwyg = "true";
defparam \Register_File|register~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
cycloneiv_lcell_comb \Register_File|register~2247 (
// Equation(s):
// \Register_File|register~2247_combout  = (ctrl0[23] & ((\Register_File|register~2246_combout  & (\Register_File|register~919_q )) # (!\Register_File|register~2246_combout  & ((\Register_File|register~791_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2246_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2246_combout ),
	.datac(\Register_File|register~919_q ),
	.datad(\Register_File|register~791_q ),
	.cin(gnd),
	.combout(\Register_File|register~2247_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2247 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
cycloneiv_lcell_comb \Register_File|register~2248 (
// Equation(s):
// \Register_File|register~2248_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~2245_combout )) # (!ctrl0[21] & ((\Register_File|register~2247_combout )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2245_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2247_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2248_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2248 .lut_mask = 16'hE5E0;
defparam \Register_File|register~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
cycloneiv_lcell_comb \Register_File|register~2251 (
// Equation(s):
// \Register_File|register~2251_combout  = (ctrl0[20] & ((\Register_File|register~2248_combout  & ((\Register_File|register~2250_combout ))) # (!\Register_File|register~2248_combout  & (\Register_File|register~2243_combout )))) # (!ctrl0[20] & 
// (((\Register_File|register~2248_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2243_combout ),
	.datac(\Register_File|register~2250_combout ),
	.datad(\Register_File|register~2248_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2251_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2251 .lut_mask = 16'hF588;
defparam \Register_File|register~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
cycloneiv_lcell_comb \Register_File|output_data_A~27 (
// Equation(s):
// \Register_File|output_data_A~27_combout  = (ctrl0[24] & ((\Register_File|register~2251_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2241_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// (\Register_File|register~2241_combout )))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~2241_combout ),
	.datad(\Register_File|register~2251_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~27_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~27 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N11
dffeas \Register_File|output_data_A[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[23] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
cycloneiv_lcell_comb \fioA[23] (
// Equation(s):
// fioA[23] = LCELL(\Register_File|output_data_A [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [23]),
	.cin(gnd),
	.combout(fioA[23]),
	.cout());
// synopsys translate_off
defparam \fioA[23] .lut_mask = 16'hFF00;
defparam \fioA[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneiv_lcell_comb \ALU|Add0~116 (
// Equation(s):
// \ALU|Add0~116_combout  = ((\ALU|Add0~115_combout  $ (fioA[23] $ (!\ALU|Add0~71 )))) # (GND)
// \ALU|Add0~117  = CARRY((\ALU|Add0~115_combout  & ((fioA[23]) # (!\ALU|Add0~71 ))) # (!\ALU|Add0~115_combout  & (fioA[23] & !\ALU|Add0~71 )))

	.dataa(\ALU|Add0~115_combout ),
	.datab(fioA[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~71 ),
	.combout(\ALU|Add0~116_combout ),
	.cout(\ALU|Add0~117 ));
// synopsys translate_off
defparam \ALU|Add0~116 .lut_mask = 16'h698E;
defparam \ALU|Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneiv_lcell_comb \ALU|Add0~129 (
// Equation(s):
// \ALU|Add0~129_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[23]) # (dataOut_M1[23]))) # (!ctrl1[6] & (fioA[23] & dataOut_M1[23]))))

	.dataa(ctrl1[6]),
	.datab(fioA[23]),
	.datac(ctrl1[7]),
	.datad(dataOut_M1[23]),
	.cin(gnd),
	.combout(\ALU|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~129 .lut_mask = 16'hE080;
defparam \ALU|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneiv_lcell_comb \dataOut_ALU[23] (
// Equation(s):
// dataOut_ALU[23] = LCELL((\ALU|Add0~129_combout ) # ((\ALU|Add0~116_combout  & !ctrl1[7])))

	.dataa(gnd),
	.datab(\ALU|Add0~116_combout ),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~129_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[23] .lut_mask = 16'hFF0C;
defparam \dataOut_ALU[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneiv_lcell_comb \dataOut_Mult[23] (
// Equation(s):
// dataOut_Mult[23] = LCELL(\MULTIPLICADOR|U0|acc_reg [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[23] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneiv_lcell_comb \dataOut_D1[23] (
// Equation(s):
// dataOut_D1[23] = LCELL((ctrl1[4] & (dataOut_ALU[23])) # (!ctrl1[4] & ((dataOut_Mult[23]))))

	.dataa(ctrl1[4]),
	.datab(dataOut_ALU[23]),
	.datac(dataOut_Mult[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D1[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[23] .lut_mask = 16'hD8D8;
defparam \dataOut_D1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N17
dffeas \D|output_data[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[23]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[23] .is_wysiwyg = "true";
defparam \D|output_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneiv_lcell_comb \dataOut_D2[23] (
// Equation(s):
// dataOut_D2[23] = LCELL(\D|output_data [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[23]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[23] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneiv_lcell_comb \writeBack[23] (
// Equation(s):
// writeBack[23] = LCELL((ctrl3[2] & ((dataOut_D2[23]))) # (!ctrl3[2] & (dataOut_M3[23])))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_M3[23]),
	.datad(dataOut_D2[23]),
	.cin(gnd),
	.combout(writeBack[23]),
	.cout());
// synopsys translate_off
defparam \writeBack[23] .lut_mask = 16'hFC30;
defparam \writeBack[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N29
dffeas \Register_File|register~151 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~151 .is_wysiwyg = "true";
defparam \Register_File|register~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneiv_lcell_comb \Register_File|register~1484 (
// Equation(s):
// \Register_File|register~1484_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~183_q ))) # (!ctrl0[15] & (\Register_File|register~151_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~151_q ),
	.datac(\Register_File|register~183_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1484_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1484 .lut_mask = 16'hFA44;
defparam \Register_File|register~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneiv_lcell_comb \Register_File|register~1485 (
// Equation(s):
// \Register_File|register~1485_combout  = (ctrl0[16] & ((\Register_File|register~1484_combout  & (\Register_File|register~247_q )) # (!\Register_File|register~1484_combout  & ((\Register_File|register~215_q ))))) # (!ctrl0[16] & 
// (\Register_File|register~1484_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1484_combout ),
	.datac(\Register_File|register~247_q ),
	.datad(\Register_File|register~215_q ),
	.cin(gnd),
	.combout(\Register_File|register~1485_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1485 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
cycloneiv_lcell_comb \Register_File|register~1491 (
// Equation(s):
// \Register_File|register~1491_combout  = (ctrl0[16] & (ctrl0[15])) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~439_q )) # (!ctrl0[15] & ((\Register_File|register~407_q )))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~439_q ),
	.datad(\Register_File|register~407_q ),
	.cin(gnd),
	.combout(\Register_File|register~1491_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1491 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1492 (
// Equation(s):
// \Register_File|register~1492_combout  = (ctrl0[16] & ((\Register_File|register~1491_combout  & (\Register_File|register~503_q )) # (!\Register_File|register~1491_combout  & ((\Register_File|register~471_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1491_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~503_q ),
	.datac(\Register_File|register~471_q ),
	.datad(\Register_File|register~1491_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1492_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1492 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1488 (
// Equation(s):
// \Register_File|register~1488_combout  = (ctrl0[16] & (((\Register_File|register~87_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~23_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~23_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~87_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1488_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1488 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1489 (
// Equation(s):
// \Register_File|register~1489_combout  = (\Register_File|register~1488_combout  & ((\Register_File|register~119_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1488_combout  & (((\Register_File|register~55_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1488_combout ),
	.datab(\Register_File|register~119_q ),
	.datac(\Register_File|register~55_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1489_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1489 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1486 (
// Equation(s):
// \Register_File|register~1486_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~343_q ))) # (!ctrl0[16] & (\Register_File|register~279_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~279_q ),
	.datac(\Register_File|register~343_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1486_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1486 .lut_mask = 16'hFA44;
defparam \Register_File|register~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1487 (
// Equation(s):
// \Register_File|register~1487_combout  = (\Register_File|register~1486_combout  & (((\Register_File|register~375_q )) # (!ctrl0[15]))) # (!\Register_File|register~1486_combout  & (ctrl0[15] & (\Register_File|register~311_q )))

	.dataa(\Register_File|register~1486_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~311_q ),
	.datad(\Register_File|register~375_q ),
	.cin(gnd),
	.combout(\Register_File|register~1487_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1487 .lut_mask = 16'hEA62;
defparam \Register_File|register~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1490 (
// Equation(s):
// \Register_File|register~1490_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~1487_combout ))) # (!ctrl0[18] & (\Register_File|register~1489_combout ))))

	.dataa(\Register_File|register~1489_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1487_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1490_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1490 .lut_mask = 16'hFC22;
defparam \Register_File|register~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
cycloneiv_lcell_comb \Register_File|register~1493 (
// Equation(s):
// \Register_File|register~1493_combout  = (ctrl0[17] & ((\Register_File|register~1490_combout  & ((\Register_File|register~1492_combout ))) # (!\Register_File|register~1490_combout  & (\Register_File|register~1485_combout )))) # (!ctrl0[17] & 
// (((\Register_File|register~1490_combout ))))

	.dataa(\Register_File|register~1485_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1492_combout ),
	.datad(\Register_File|register~1490_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1493_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1493 .lut_mask = 16'hF388;
defparam \Register_File|register~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1498 (
// Equation(s):
// \Register_File|register~1498_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~663_q ))) # (!ctrl0[17] & (\Register_File|register~535_q ))))

	.dataa(\Register_File|register~535_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~663_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1498_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1498 .lut_mask = 16'hFC22;
defparam \Register_File|register~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
cycloneiv_lcell_comb \Register_File|register~1499 (
// Equation(s):
// \Register_File|register~1499_combout  = (ctrl0[18] & ((\Register_File|register~1498_combout  & ((\Register_File|register~919_q ))) # (!\Register_File|register~1498_combout  & (\Register_File|register~791_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1498_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1498_combout ),
	.datac(\Register_File|register~791_q ),
	.datad(\Register_File|register~919_q ),
	.cin(gnd),
	.combout(\Register_File|register~1499_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1499 .lut_mask = 16'hEC64;
defparam \Register_File|register~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1496 (
// Equation(s):
// \Register_File|register~1496_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~727_q )) # (!ctrl0[17] & ((\Register_File|register~599_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~727_q ),
	.datad(\Register_File|register~599_q ),
	.cin(gnd),
	.combout(\Register_File|register~1496_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1496 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N20
cycloneiv_lcell_comb \Register_File|register~1497 (
// Equation(s):
// \Register_File|register~1497_combout  = (\Register_File|register~1496_combout  & (((\Register_File|register~983_q )) # (!ctrl0[18]))) # (!\Register_File|register~1496_combout  & (ctrl0[18] & (\Register_File|register~855_q )))

	.dataa(\Register_File|register~1496_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~855_q ),
	.datad(\Register_File|register~983_q ),
	.cin(gnd),
	.combout(\Register_File|register~1497_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1497 .lut_mask = 16'hEA62;
defparam \Register_File|register~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
cycloneiv_lcell_comb \Register_File|register~1500 (
// Equation(s):
// \Register_File|register~1500_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1497_combout ))) # (!ctrl0[16] & (\Register_File|register~1499_combout ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1499_combout ),
	.datad(\Register_File|register~1497_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1500_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1500 .lut_mask = 16'hDC98;
defparam \Register_File|register~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneiv_lcell_comb \Register_File|register~1494 (
// Equation(s):
// \Register_File|register~1494_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~823_q ))) # (!ctrl0[18] & (\Register_File|register~567_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~567_q ),
	.datac(\Register_File|register~823_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1494_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1494 .lut_mask = 16'hFA44;
defparam \Register_File|register~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N30
cycloneiv_lcell_comb \Register_File|register~1495 (
// Equation(s):
// \Register_File|register~1495_combout  = (ctrl0[17] & ((\Register_File|register~1494_combout  & (\Register_File|register~951_q )) # (!\Register_File|register~1494_combout  & ((\Register_File|register~695_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1494_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1494_combout ),
	.datac(\Register_File|register~951_q ),
	.datad(\Register_File|register~695_q ),
	.cin(gnd),
	.combout(\Register_File|register~1495_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1495 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1501 (
// Equation(s):
// \Register_File|register~1501_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~887_q )) # (!ctrl0[18] & ((\Register_File|register~631_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~887_q ),
	.datad(\Register_File|register~631_q ),
	.cin(gnd),
	.combout(\Register_File|register~1501_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1501 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1502 (
// Equation(s):
// \Register_File|register~1502_combout  = (ctrl0[17] & ((\Register_File|register~1501_combout  & (\Register_File|register~1015_q )) # (!\Register_File|register~1501_combout  & ((\Register_File|register~759_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1501_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1501_combout ),
	.datac(\Register_File|register~1015_q ),
	.datad(\Register_File|register~759_q ),
	.cin(gnd),
	.combout(\Register_File|register~1502_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1502 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1503 (
// Equation(s):
// \Register_File|register~1503_combout  = (ctrl0[15] & ((\Register_File|register~1500_combout  & ((\Register_File|register~1502_combout ))) # (!\Register_File|register~1500_combout  & (\Register_File|register~1495_combout )))) # (!ctrl0[15] & 
// (\Register_File|register~1500_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1500_combout ),
	.datac(\Register_File|register~1495_combout ),
	.datad(\Register_File|register~1502_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1503_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1503 .lut_mask = 16'hEC64;
defparam \Register_File|register~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneiv_lcell_comb \Register_File|output_data_B~24 (
// Equation(s):
// \Register_File|output_data_B~24_combout  = (\Register_File|register~1493_combout  & ((\Register_File|output_data_B~0_combout ) # ((\Register_File|register~1503_combout  & ctrl0[19])))) # (!\Register_File|register~1493_combout  & 
// (((\Register_File|register~1503_combout  & ctrl0[19]))))

	.dataa(\Register_File|register~1493_combout ),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1503_combout ),
	.datad(ctrl0[19]),
	.cin(gnd),
	.combout(\Register_File|output_data_B~24_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~24 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \Register_File|output_data_B[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[23] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneiv_lcell_comb \fioB[23] (
// Equation(s):
// fioB[23] = LCELL(\Register_File|output_data_B [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [23]),
	.cin(gnd),
	.combout(fioB[23]),
	.cout());
// synopsys translate_off
defparam \fioB[23] .lut_mask = 16'hFF00;
defparam \fioB[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneiv_lcell_comb \dout[22] (
// Equation(s):
// dout[22] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(dout[22]),
	.cout());
// synopsys translate_off
defparam \dout[22] .lut_mask = 16'hFF00;
defparam \dout[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneiv_lcell_comb \dataOut_M3[22] (
// Equation(s):
// dataOut_M3[22] = LCELL((\CS_WB~combout  & ((dout[22]))) # (!\CS_WB~combout  & (\Data_BUS_READ[22]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[22]~input_o ),
	.datac(\CS_WB~combout ),
	.datad(dout[22]),
	.cin(gnd),
	.combout(dataOut_M3[22]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[22] .lut_mask = 16'hFC0C;
defparam \dataOut_M3[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneiv_lcell_comb \writeBack[22] (
// Equation(s):
// writeBack[22] = LCELL((ctrl3[2] & (dataOut_D2[22])) # (!ctrl3[2] & ((dataOut_M3[22]))))

	.dataa(dataOut_D2[22]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[22]),
	.cin(gnd),
	.combout(writeBack[22]),
	.cout());
// synopsys translate_off
defparam \writeBack[22] .lut_mask = 16'hAFA0;
defparam \writeBack[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N15
dffeas \Register_File|register~470 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~470 .is_wysiwyg = "true";
defparam \Register_File|register~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1471 (
// Equation(s):
// \Register_File|register~1471_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~470_q )) # (!ctrl0[16] & ((\Register_File|register~406_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~470_q ),
	.datad(\Register_File|register~406_q ),
	.cin(gnd),
	.combout(\Register_File|register~1471_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1471 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneiv_lcell_comb \Register_File|register~1472 (
// Equation(s):
// \Register_File|register~1472_combout  = (\Register_File|register~1471_combout  & (((\Register_File|register~502_q )) # (!ctrl0[15]))) # (!\Register_File|register~1471_combout  & (ctrl0[15] & (\Register_File|register~438_q )))

	.dataa(\Register_File|register~1471_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~438_q ),
	.datad(\Register_File|register~502_q ),
	.cin(gnd),
	.combout(\Register_File|register~1472_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1472 .lut_mask = 16'hEA62;
defparam \Register_File|register~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1468 (
// Equation(s):
// \Register_File|register~1468_combout  = (ctrl0[15] & (((\Register_File|register~54_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~22_q  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~22_q ),
	.datac(\Register_File|register~54_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1468_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1468 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1469 (
// Equation(s):
// \Register_File|register~1469_combout  = (\Register_File|register~1468_combout  & ((\Register_File|register~118_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1468_combout  & (((\Register_File|register~86_q  & ctrl0[16]))))

	.dataa(\Register_File|register~118_q ),
	.datab(\Register_File|register~1468_combout ),
	.datac(\Register_File|register~86_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1469_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1469 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1466 (
// Equation(s):
// \Register_File|register~1466_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~214_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~150_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~214_q ),
	.datad(\Register_File|register~150_q ),
	.cin(gnd),
	.combout(\Register_File|register~1466_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1466 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1467 (
// Equation(s):
// \Register_File|register~1467_combout  = (ctrl0[15] & ((\Register_File|register~1466_combout  & ((\Register_File|register~246_q ))) # (!\Register_File|register~1466_combout  & (\Register_File|register~182_q )))) # (!ctrl0[15] & 
// (\Register_File|register~1466_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1466_combout ),
	.datac(\Register_File|register~182_q ),
	.datad(\Register_File|register~246_q ),
	.cin(gnd),
	.combout(\Register_File|register~1467_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1467 .lut_mask = 16'hEC64;
defparam \Register_File|register~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1470 (
// Equation(s):
// \Register_File|register~1470_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~1467_combout ))) # (!ctrl0[17] & (\Register_File|register~1469_combout ))))

	.dataa(\Register_File|register~1469_combout ),
	.datab(\Register_File|register~1467_combout ),
	.datac(ctrl0[18]),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1470_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1470 .lut_mask = 16'hFC0A;
defparam \Register_File|register~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1464 (
// Equation(s):
// \Register_File|register~1464_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~310_q ))) # (!ctrl0[15] & (\Register_File|register~278_q ))))

	.dataa(\Register_File|register~278_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~310_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1464_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1464 .lut_mask = 16'hFC22;
defparam \Register_File|register~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1465 (
// Equation(s):
// \Register_File|register~1465_combout  = (\Register_File|register~1464_combout  & (((\Register_File|register~374_q ) # (!ctrl0[16])))) # (!\Register_File|register~1464_combout  & (\Register_File|register~342_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~342_q ),
	.datab(\Register_File|register~1464_combout ),
	.datac(\Register_File|register~374_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1465_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1465 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1473 (
// Equation(s):
// \Register_File|register~1473_combout  = (\Register_File|register~1470_combout  & ((\Register_File|register~1472_combout ) # ((!ctrl0[18])))) # (!\Register_File|register~1470_combout  & (((ctrl0[18] & \Register_File|register~1465_combout ))))

	.dataa(\Register_File|register~1472_combout ),
	.datab(\Register_File|register~1470_combout ),
	.datac(ctrl0[18]),
	.datad(\Register_File|register~1465_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1473_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1473 .lut_mask = 16'hBC8C;
defparam \Register_File|register~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1474 (
// Equation(s):
// \Register_File|register~1474_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~854_q )) # (!ctrl0[18] & ((\Register_File|register~598_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~854_q ),
	.datad(\Register_File|register~598_q ),
	.cin(gnd),
	.combout(\Register_File|register~1474_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1474 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1475 (
// Equation(s):
// \Register_File|register~1475_combout  = (ctrl0[17] & ((\Register_File|register~1474_combout  & ((\Register_File|register~982_q ))) # (!\Register_File|register~1474_combout  & (\Register_File|register~726_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1474_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~726_q ),
	.datac(\Register_File|register~982_q ),
	.datad(\Register_File|register~1474_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1475_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1475 .lut_mask = 16'hF588;
defparam \Register_File|register~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneiv_lcell_comb \Register_File|register~1476 (
// Equation(s):
// \Register_File|register~1476_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~694_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~566_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~694_q ),
	.datad(\Register_File|register~566_q ),
	.cin(gnd),
	.combout(\Register_File|register~1476_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1476 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneiv_lcell_comb \Register_File|register~1477 (
// Equation(s):
// \Register_File|register~1477_combout  = (\Register_File|register~1476_combout  & ((\Register_File|register~950_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1476_combout  & (((\Register_File|register~822_q  & ctrl0[18]))))

	.dataa(\Register_File|register~950_q ),
	.datab(\Register_File|register~1476_combout ),
	.datac(\Register_File|register~822_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1477_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1477 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1478 (
// Equation(s):
// \Register_File|register~1478_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~790_q ))) # (!ctrl0[18] & (\Register_File|register~534_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~534_q ),
	.datac(\Register_File|register~790_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1478_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1478 .lut_mask = 16'hFA44;
defparam \Register_File|register~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1479 (
// Equation(s):
// \Register_File|register~1479_combout  = (\Register_File|register~1478_combout  & ((\Register_File|register~918_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1478_combout  & (((\Register_File|register~662_q  & ctrl0[17]))))

	.dataa(\Register_File|register~918_q ),
	.datab(\Register_File|register~1478_combout ),
	.datac(\Register_File|register~662_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1479_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1479 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneiv_lcell_comb \Register_File|register~1480 (
// Equation(s):
// \Register_File|register~1480_combout  = (ctrl0[15] & ((\Register_File|register~1477_combout ) # ((ctrl0[16])))) # (!ctrl0[15] & (((\Register_File|register~1479_combout  & !ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1477_combout ),
	.datac(\Register_File|register~1479_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1480_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1480 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1481 (
// Equation(s):
// \Register_File|register~1481_combout  = (ctrl0[17] & (((\Register_File|register~758_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~630_q  & ((!ctrl0[18]))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~630_q ),
	.datac(\Register_File|register~758_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1481_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1481 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1482 (
// Equation(s):
// \Register_File|register~1482_combout  = (\Register_File|register~1481_combout  & (((\Register_File|register~1014_q ) # (!ctrl0[18])))) # (!\Register_File|register~1481_combout  & (\Register_File|register~886_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~886_q ),
	.datab(\Register_File|register~1481_combout ),
	.datac(\Register_File|register~1014_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1482_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1482 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneiv_lcell_comb \Register_File|register~1483 (
// Equation(s):
// \Register_File|register~1483_combout  = (\Register_File|register~1480_combout  & (((\Register_File|register~1482_combout ) # (!ctrl0[16])))) # (!\Register_File|register~1480_combout  & (\Register_File|register~1475_combout  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1475_combout ),
	.datab(\Register_File|register~1480_combout ),
	.datac(\Register_File|register~1482_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1483_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1483 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneiv_lcell_comb \Register_File|output_data_B~23 (
// Equation(s):
// \Register_File|output_data_B~23_combout  = (ctrl0[19] & ((\Register_File|register~1483_combout ) # ((\Register_File|register~1473_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1473_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1473_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1483_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~23_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~23 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \Register_File|output_data_B[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[22] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneiv_lcell_comb \fioB[22] (
// Equation(s):
// fioB[22] = LCELL(\Register_File|output_data_B [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [22]),
	.cin(gnd),
	.combout(fioB[22]),
	.cout());
// synopsys translate_off
defparam \fioB[22] .lut_mask = 16'hFF00;
defparam \fioB[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneiv_lcell_comb \dout[21] (
// Equation(s):
// dout[21] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(dout[21]),
	.cout());
// synopsys translate_off
defparam \dout[21] .lut_mask = 16'hFF00;
defparam \dout[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[21]~input (
	.i(Data_BUS_READ[21]),
	.ibar(gnd),
	.o(\Data_BUS_READ[21]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[21]~input .bus_hold = "false";
defparam \Data_BUS_READ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneiv_lcell_comb \dataOut_M3[21] (
// Equation(s):
// dataOut_M3[21] = LCELL((\CS_WB~combout  & (dout[21])) # (!\CS_WB~combout  & ((\Data_BUS_READ[21]~input_o ))))

	.dataa(\CS_WB~combout ),
	.datab(dout[21]),
	.datac(gnd),
	.datad(\Data_BUS_READ[21]~input_o ),
	.cin(gnd),
	.combout(dataOut_M3[21]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[21] .lut_mask = 16'hDD88;
defparam \dataOut_M3[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneiv_lcell_comb \writeBack[21] (
// Equation(s):
// writeBack[21] = LCELL((ctrl3[2] & (dataOut_D2[21])) # (!ctrl3[2] & ((dataOut_M3[21]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[21]),
	.datad(dataOut_M3[21]),
	.cin(gnd),
	.combout(writeBack[21]),
	.cout());
// synopsys translate_off
defparam \writeBack[21] .lut_mask = 16'hF3C0;
defparam \writeBack[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N9
dffeas \Register_File|register~693 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~693 .is_wysiwyg = "true";
defparam \Register_File|register~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1454 (
// Equation(s):
// \Register_File|register~1454_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~821_q ))) # (!ctrl0[18] & (\Register_File|register~565_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~565_q ),
	.datac(\Register_File|register~821_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1454_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1454 .lut_mask = 16'hFA44;
defparam \Register_File|register~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1455 (
// Equation(s):
// \Register_File|register~1455_combout  = (\Register_File|register~1454_combout  & (((\Register_File|register~949_q ) # (!ctrl0[17])))) # (!\Register_File|register~1454_combout  & (\Register_File|register~693_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~693_q ),
	.datab(\Register_File|register~1454_combout ),
	.datac(\Register_File|register~949_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1455_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1455 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1458 (
// Equation(s):
// \Register_File|register~1458_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~661_q ))) # (!ctrl0[17] & (\Register_File|register~533_q ))))

	.dataa(\Register_File|register~533_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~661_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1458_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1458 .lut_mask = 16'hFC22;
defparam \Register_File|register~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
cycloneiv_lcell_comb \Register_File|register~1459 (
// Equation(s):
// \Register_File|register~1459_combout  = (\Register_File|register~1458_combout  & ((\Register_File|register~917_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1458_combout  & (((\Register_File|register~789_q  & ctrl0[18]))))

	.dataa(\Register_File|register~917_q ),
	.datab(\Register_File|register~1458_combout ),
	.datac(\Register_File|register~789_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1459_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1459 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1456 (
// Equation(s):
// \Register_File|register~1456_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~725_q ))) # (!ctrl0[17] & (\Register_File|register~597_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~597_q ),
	.datac(\Register_File|register~725_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1456_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1456 .lut_mask = 16'hFA44;
defparam \Register_File|register~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1457 (
// Equation(s):
// \Register_File|register~1457_combout  = (ctrl0[18] & ((\Register_File|register~1456_combout  & (\Register_File|register~981_q )) # (!\Register_File|register~1456_combout  & ((\Register_File|register~853_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1456_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~981_q ),
	.datac(\Register_File|register~853_q ),
	.datad(\Register_File|register~1456_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1457_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1457 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1460 (
// Equation(s):
// \Register_File|register~1460_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1457_combout ))) # (!ctrl0[16] & (\Register_File|register~1459_combout ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1459_combout ),
	.datad(\Register_File|register~1457_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1460_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1460 .lut_mask = 16'hDC98;
defparam \Register_File|register~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1461 (
// Equation(s):
// \Register_File|register~1461_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~885_q )) # (!ctrl0[18] & ((\Register_File|register~629_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~885_q ),
	.datad(\Register_File|register~629_q ),
	.cin(gnd),
	.combout(\Register_File|register~1461_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1461 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneiv_lcell_comb \Register_File|register~1462 (
// Equation(s):
// \Register_File|register~1462_combout  = (ctrl0[17] & ((\Register_File|register~1461_combout  & ((\Register_File|register~1013_q ))) # (!\Register_File|register~1461_combout  & (\Register_File|register~757_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1461_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~757_q ),
	.datac(\Register_File|register~1013_q ),
	.datad(\Register_File|register~1461_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1462_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1462 .lut_mask = 16'hF588;
defparam \Register_File|register~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1463 (
// Equation(s):
// \Register_File|register~1463_combout  = (ctrl0[15] & ((\Register_File|register~1460_combout  & ((\Register_File|register~1462_combout ))) # (!\Register_File|register~1460_combout  & (\Register_File|register~1455_combout )))) # (!ctrl0[15] & 
// (((\Register_File|register~1460_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1455_combout ),
	.datac(\Register_File|register~1460_combout ),
	.datad(\Register_File|register~1462_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1463_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1463 .lut_mask = 16'hF858;
defparam \Register_File|register~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1448 (
// Equation(s):
// \Register_File|register~1448_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~85_q )) # (!ctrl0[16] & ((\Register_File|register~21_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~85_q ),
	.datad(\Register_File|register~21_q ),
	.cin(gnd),
	.combout(\Register_File|register~1448_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1448 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1449 (
// Equation(s):
// \Register_File|register~1449_combout  = (ctrl0[15] & ((\Register_File|register~1448_combout  & (\Register_File|register~117_q )) # (!\Register_File|register~1448_combout  & ((\Register_File|register~53_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1448_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~117_q ),
	.datac(\Register_File|register~53_q ),
	.datad(\Register_File|register~1448_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1449_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1449 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1446 (
// Equation(s):
// \Register_File|register~1446_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~341_q )) # (!ctrl0[16] & ((\Register_File|register~277_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~341_q ),
	.datad(\Register_File|register~277_q ),
	.cin(gnd),
	.combout(\Register_File|register~1446_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1446 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1447 (
// Equation(s):
// \Register_File|register~1447_combout  = (\Register_File|register~1446_combout  & ((\Register_File|register~373_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1446_combout  & (((\Register_File|register~309_q  & ctrl0[15]))))

	.dataa(\Register_File|register~373_q ),
	.datab(\Register_File|register~1446_combout ),
	.datac(\Register_File|register~309_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1447_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1447 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1450 (
// Equation(s):
// \Register_File|register~1450_combout  = (ctrl0[18] & (((\Register_File|register~1447_combout ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~1449_combout  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1449_combout ),
	.datac(\Register_File|register~1447_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1450_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1450 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1451 (
// Equation(s):
// \Register_File|register~1451_combout  = (ctrl0[16] & (ctrl0[15])) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~437_q )) # (!ctrl0[15] & ((\Register_File|register~405_q )))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~437_q ),
	.datad(\Register_File|register~405_q ),
	.cin(gnd),
	.combout(\Register_File|register~1451_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1451 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1452 (
// Equation(s):
// \Register_File|register~1452_combout  = (ctrl0[16] & ((\Register_File|register~1451_combout  & ((\Register_File|register~501_q ))) # (!\Register_File|register~1451_combout  & (\Register_File|register~469_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1451_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1451_combout ),
	.datac(\Register_File|register~469_q ),
	.datad(\Register_File|register~501_q ),
	.cin(gnd),
	.combout(\Register_File|register~1452_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1452 .lut_mask = 16'hEC64;
defparam \Register_File|register~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneiv_lcell_comb \Register_File|register~1444 (
// Equation(s):
// \Register_File|register~1444_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~181_q ))) # (!ctrl0[15] & (\Register_File|register~149_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~149_q ),
	.datac(\Register_File|register~181_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1444_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1444 .lut_mask = 16'hFA44;
defparam \Register_File|register~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N22
cycloneiv_lcell_comb \Register_File|register~1445 (
// Equation(s):
// \Register_File|register~1445_combout  = (\Register_File|register~1444_combout  & (((\Register_File|register~245_q ) # (!ctrl0[16])))) # (!\Register_File|register~1444_combout  & (\Register_File|register~213_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1444_combout ),
	.datab(\Register_File|register~213_q ),
	.datac(\Register_File|register~245_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1445_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1445 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
cycloneiv_lcell_comb \Register_File|register~1453 (
// Equation(s):
// \Register_File|register~1453_combout  = (ctrl0[17] & ((\Register_File|register~1450_combout  & (\Register_File|register~1452_combout )) # (!\Register_File|register~1450_combout  & ((\Register_File|register~1445_combout ))))) # (!ctrl0[17] & 
// (\Register_File|register~1450_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1450_combout ),
	.datac(\Register_File|register~1452_combout ),
	.datad(\Register_File|register~1445_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1453_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1453 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneiv_lcell_comb \Register_File|output_data_B~22 (
// Equation(s):
// \Register_File|output_data_B~22_combout  = (ctrl0[19] & ((\Register_File|register~1463_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1453_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1453_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1463_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1453_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~22_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~22 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N13
dffeas \Register_File|output_data_B[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[21] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneiv_lcell_comb \fioB[21] (
// Equation(s):
// fioB[21] = LCELL(\Register_File|output_data_B [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [21]),
	.cin(gnd),
	.combout(fioB[21]),
	.cout());
// synopsys translate_off
defparam \fioB[21] .lut_mask = 16'hFF00;
defparam \fioB[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneiv_lcell_comb \dout[20] (
// Equation(s):
// dout[20] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(dout[20]),
	.cout());
// synopsys translate_off
defparam \dout[20] .lut_mask = 16'hFF00;
defparam \dout[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneiv_lcell_comb \dataOut_M3[20] (
// Equation(s):
// dataOut_M3[20] = LCELL((\CS_WB~combout  & ((dout[20]))) # (!\CS_WB~combout  & (\Data_BUS_READ[20]~input_o )))

	.dataa(\Data_BUS_READ[20]~input_o ),
	.datab(gnd),
	.datac(dout[20]),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[20]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[20] .lut_mask = 16'hF0AA;
defparam \dataOut_M3[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneiv_lcell_comb \writeBack[20] (
// Equation(s):
// writeBack[20] = LCELL((ctrl3[2] & (dataOut_D2[20])) # (!ctrl3[2] & ((dataOut_M3[20]))))

	.dataa(ctrl3[2]),
	.datab(dataOut_D2[20]),
	.datac(dataOut_M3[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(writeBack[20]),
	.cout());
// synopsys translate_off
defparam \writeBack[20] .lut_mask = 16'hD8D8;
defparam \writeBack[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N11
dffeas \Register_File|register~468 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~468 .is_wysiwyg = "true";
defparam \Register_File|register~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1431 (
// Equation(s):
// \Register_File|register~1431_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~468_q )) # (!ctrl0[16] & ((\Register_File|register~404_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~468_q ),
	.datad(\Register_File|register~404_q ),
	.cin(gnd),
	.combout(\Register_File|register~1431_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1431 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1432 (
// Equation(s):
// \Register_File|register~1432_combout  = (\Register_File|register~1431_combout  & (((\Register_File|register~500_q )) # (!ctrl0[15]))) # (!\Register_File|register~1431_combout  & (ctrl0[15] & (\Register_File|register~436_q )))

	.dataa(\Register_File|register~1431_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~436_q ),
	.datad(\Register_File|register~500_q ),
	.cin(gnd),
	.combout(\Register_File|register~1432_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1432 .lut_mask = 16'hEA62;
defparam \Register_File|register~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1424 (
// Equation(s):
// \Register_File|register~1424_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~308_q ))) # (!ctrl0[15] & (\Register_File|register~276_q ))))

	.dataa(\Register_File|register~276_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~308_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1424_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1424 .lut_mask = 16'hFC22;
defparam \Register_File|register~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1425 (
// Equation(s):
// \Register_File|register~1425_combout  = (\Register_File|register~1424_combout  & (((\Register_File|register~372_q )) # (!ctrl0[16]))) # (!\Register_File|register~1424_combout  & (ctrl0[16] & ((\Register_File|register~340_q ))))

	.dataa(\Register_File|register~1424_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~372_q ),
	.datad(\Register_File|register~340_q ),
	.cin(gnd),
	.combout(\Register_File|register~1425_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1425 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1428 (
// Equation(s):
// \Register_File|register~1428_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~52_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~20_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~52_q ),
	.datad(\Register_File|register~20_q ),
	.cin(gnd),
	.combout(\Register_File|register~1428_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1428 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1429 (
// Equation(s):
// \Register_File|register~1429_combout  = (\Register_File|register~1428_combout  & (((\Register_File|register~116_q )) # (!ctrl0[16]))) # (!\Register_File|register~1428_combout  & (ctrl0[16] & (\Register_File|register~84_q )))

	.dataa(\Register_File|register~1428_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~84_q ),
	.datad(\Register_File|register~116_q ),
	.cin(gnd),
	.combout(\Register_File|register~1429_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1429 .lut_mask = 16'hEA62;
defparam \Register_File|register~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1426 (
// Equation(s):
// \Register_File|register~1426_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~212_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~148_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~212_q ),
	.datad(\Register_File|register~148_q ),
	.cin(gnd),
	.combout(\Register_File|register~1426_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1426 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1427 (
// Equation(s):
// \Register_File|register~1427_combout  = (ctrl0[15] & ((\Register_File|register~1426_combout  & (\Register_File|register~244_q )) # (!\Register_File|register~1426_combout  & ((\Register_File|register~180_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1426_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~244_q ),
	.datac(\Register_File|register~180_q ),
	.datad(\Register_File|register~1426_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1427_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1427 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1430 (
// Equation(s):
// \Register_File|register~1430_combout  = (ctrl0[17] & (((\Register_File|register~1427_combout ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~1429_combout  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~1429_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1427_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1430_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1430 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N2
cycloneiv_lcell_comb \Register_File|register~1433 (
// Equation(s):
// \Register_File|register~1433_combout  = (\Register_File|register~1430_combout  & ((\Register_File|register~1432_combout ) # ((!ctrl0[18])))) # (!\Register_File|register~1430_combout  & (((\Register_File|register~1425_combout  & ctrl0[18]))))

	.dataa(\Register_File|register~1432_combout ),
	.datab(\Register_File|register~1425_combout ),
	.datac(\Register_File|register~1430_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1433_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1433 .lut_mask = 16'hACF0;
defparam \Register_File|register~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1441 (
// Equation(s):
// \Register_File|register~1441_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~756_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~628_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~756_q ),
	.datad(\Register_File|register~628_q ),
	.cin(gnd),
	.combout(\Register_File|register~1441_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1441 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1442 (
// Equation(s):
// \Register_File|register~1442_combout  = (\Register_File|register~1441_combout  & (((\Register_File|register~1012_q )) # (!ctrl0[18]))) # (!\Register_File|register~1441_combout  & (ctrl0[18] & ((\Register_File|register~884_q ))))

	.dataa(\Register_File|register~1441_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1012_q ),
	.datad(\Register_File|register~884_q ),
	.cin(gnd),
	.combout(\Register_File|register~1442_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1442 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1438 (
// Equation(s):
// \Register_File|register~1438_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~788_q ))) # (!ctrl0[18] & (\Register_File|register~532_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~532_q ),
	.datac(\Register_File|register~788_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1438_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1438 .lut_mask = 16'hFA44;
defparam \Register_File|register~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1439 (
// Equation(s):
// \Register_File|register~1439_combout  = (ctrl0[17] & ((\Register_File|register~1438_combout  & (\Register_File|register~916_q )) # (!\Register_File|register~1438_combout  & ((\Register_File|register~660_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1438_combout ))))

	.dataa(\Register_File|register~916_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~660_q ),
	.datad(\Register_File|register~1438_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1439_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1439 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1436 (
// Equation(s):
// \Register_File|register~1436_combout  = (ctrl0[17] & (((\Register_File|register~692_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~564_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~564_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~692_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1436_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1436 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneiv_lcell_comb \Register_File|register~1437 (
// Equation(s):
// \Register_File|register~1437_combout  = (\Register_File|register~1436_combout  & ((\Register_File|register~948_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1436_combout  & (((\Register_File|register~820_q  & ctrl0[18]))))

	.dataa(\Register_File|register~1436_combout ),
	.datab(\Register_File|register~948_q ),
	.datac(\Register_File|register~820_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1437_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1437 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneiv_lcell_comb \Register_File|register~1440 (
// Equation(s):
// \Register_File|register~1440_combout  = (ctrl0[15] & (((\Register_File|register~1437_combout ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~1439_combout  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1439_combout ),
	.datac(\Register_File|register~1437_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1440_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1440 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1434 (
// Equation(s):
// \Register_File|register~1434_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~852_q ))) # (!ctrl0[18] & (\Register_File|register~596_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~596_q ),
	.datac(\Register_File|register~852_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1434_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1434 .lut_mask = 16'hFA44;
defparam \Register_File|register~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1435 (
// Equation(s):
// \Register_File|register~1435_combout  = (ctrl0[17] & ((\Register_File|register~1434_combout  & (\Register_File|register~980_q )) # (!\Register_File|register~1434_combout  & ((\Register_File|register~724_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1434_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1434_combout ),
	.datac(\Register_File|register~980_q ),
	.datad(\Register_File|register~724_q ),
	.cin(gnd),
	.combout(\Register_File|register~1435_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1435 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneiv_lcell_comb \Register_File|register~1443 (
// Equation(s):
// \Register_File|register~1443_combout  = (ctrl0[16] & ((\Register_File|register~1440_combout  & (\Register_File|register~1442_combout )) # (!\Register_File|register~1440_combout  & ((\Register_File|register~1435_combout ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1440_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1442_combout ),
	.datac(\Register_File|register~1440_combout ),
	.datad(\Register_File|register~1435_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1443_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1443 .lut_mask = 16'hDAD0;
defparam \Register_File|register~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneiv_lcell_comb \Register_File|output_data_B~21 (
// Equation(s):
// \Register_File|output_data_B~21_combout  = (ctrl0[19] & ((\Register_File|register~1443_combout ) # ((\Register_File|register~1433_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1433_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1433_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1443_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~21_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~21 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \Register_File|output_data_B[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[20] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneiv_lcell_comb \fioB[20] (
// Equation(s):
// fioB[20] = LCELL(\Register_File|output_data_B [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [20]),
	.cin(gnd),
	.combout(fioB[20]),
	.cout());
// synopsys translate_off
defparam \fioB[20] .lut_mask = 16'hFF00;
defparam \fioB[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N16
cycloneiv_lcell_comb \dout[19] (
// Equation(s):
// dout[19] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(dout[19]),
	.cout());
// synopsys translate_off
defparam \dout[19] .lut_mask = 16'hFF00;
defparam \dout[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N26
cycloneiv_lcell_comb \dataOut_M3[19] (
// Equation(s):
// dataOut_M3[19] = LCELL((\CS_WB~combout  & ((dout[19]))) # (!\CS_WB~combout  & (\Data_BUS_READ[19]~input_o )))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(\Data_BUS_READ[19]~input_o ),
	.datad(dout[19]),
	.cin(gnd),
	.combout(dataOut_M3[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[19] .lut_mask = 16'hFC30;
defparam \dataOut_M3[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneiv_lcell_comb \ALU|Add0~77 (
// Equation(s):
// \ALU|Add0~77_combout  = (ctrl1[7] & ((fioA[19] & ((ctrl1[6]) # (dataOut_M1[19]))) # (!fioA[19] & (ctrl1[6] & dataOut_M1[19]))))

	.dataa(ctrl1[7]),
	.datab(fioA[19]),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[19]),
	.cin(gnd),
	.combout(\ALU|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~77 .lut_mask = 16'hA880;
defparam \ALU|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneiv_lcell_comb \dataOut_ALU[19] (
// Equation(s):
// dataOut_ALU[19] = LCELL((\ALU|Add0~77_combout ) # ((\ALU|Add0~64_combout  & !ctrl1[7])))

	.dataa(gnd),
	.datab(\ALU|Add0~77_combout ),
	.datac(\ALU|Add0~64_combout ),
	.datad(ctrl1[7]),
	.cin(gnd),
	.combout(dataOut_ALU[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[19] .lut_mask = 16'hCCFC;
defparam \dataOut_ALU[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneiv_lcell_comb \dataOut_Mult[19] (
// Equation(s):
// dataOut_Mult[19] = LCELL(\MULTIPLICADOR|U0|acc_reg [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [19]),
	.cin(gnd),
	.combout(dataOut_Mult[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[19] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneiv_lcell_comb \dataOut_D1[19] (
// Equation(s):
// dataOut_D1[19] = LCELL((ctrl1[4] & (dataOut_ALU[19])) # (!ctrl1[4] & ((dataOut_Mult[19]))))

	.dataa(dataOut_ALU[19]),
	.datab(gnd),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[19]),
	.cin(gnd),
	.combout(dataOut_D1[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[19] .lut_mask = 16'hAFA0;
defparam \dataOut_D1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \D|output_data[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[19]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[19] .is_wysiwyg = "true";
defparam \D|output_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneiv_lcell_comb \dataOut_D2[19] (
// Equation(s):
// dataOut_D2[19] = LCELL(\D|output_data [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[19]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[19] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N2
cycloneiv_lcell_comb \writeBack[19] (
// Equation(s):
// writeBack[19] = LCELL((ctrl3[2] & ((dataOut_D2[19]))) # (!ctrl3[2] & (dataOut_M3[19])))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_M3[19]),
	.datad(dataOut_D2[19]),
	.cin(gnd),
	.combout(writeBack[19]),
	.cout());
// synopsys translate_off
defparam \writeBack[19] .lut_mask = 16'hFC30;
defparam \writeBack[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \Register_File|register~883 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~883 .is_wysiwyg = "true";
defparam \Register_File|register~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1421 (
// Equation(s):
// \Register_File|register~1421_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~883_q )) # (!ctrl0[18] & ((\Register_File|register~627_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~883_q ),
	.datad(\Register_File|register~627_q ),
	.cin(gnd),
	.combout(\Register_File|register~1421_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1421 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1422 (
// Equation(s):
// \Register_File|register~1422_combout  = (\Register_File|register~1421_combout  & (((\Register_File|register~1011_q )) # (!ctrl0[17]))) # (!\Register_File|register~1421_combout  & (ctrl0[17] & ((\Register_File|register~755_q ))))

	.dataa(\Register_File|register~1421_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1011_q ),
	.datad(\Register_File|register~755_q ),
	.cin(gnd),
	.combout(\Register_File|register~1422_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1422 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1418 (
// Equation(s):
// \Register_File|register~1418_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~659_q ))) # (!ctrl0[17] & (\Register_File|register~531_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~531_q ),
	.datac(\Register_File|register~659_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1418_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1418 .lut_mask = 16'hFA44;
defparam \Register_File|register~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1419 (
// Equation(s):
// \Register_File|register~1419_combout  = (ctrl0[18] & ((\Register_File|register~1418_combout  & ((\Register_File|register~915_q ))) # (!\Register_File|register~1418_combout  & (\Register_File|register~787_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1418_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1418_combout ),
	.datac(\Register_File|register~787_q ),
	.datad(\Register_File|register~915_q ),
	.cin(gnd),
	.combout(\Register_File|register~1419_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1419 .lut_mask = 16'hEC64;
defparam \Register_File|register~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1416 (
// Equation(s):
// \Register_File|register~1416_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~723_q )) # (!ctrl0[17] & ((\Register_File|register~595_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~723_q ),
	.datad(\Register_File|register~595_q ),
	.cin(gnd),
	.combout(\Register_File|register~1416_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1416 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1417 (
// Equation(s):
// \Register_File|register~1417_combout  = (ctrl0[18] & ((\Register_File|register~1416_combout  & (\Register_File|register~979_q )) # (!\Register_File|register~1416_combout  & ((\Register_File|register~851_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1416_combout ))))

	.dataa(\Register_File|register~979_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~851_q ),
	.datad(\Register_File|register~1416_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1417_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1417 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1420 (
// Equation(s):
// \Register_File|register~1420_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1417_combout ))) # (!ctrl0[16] & (\Register_File|register~1419_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1419_combout ),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1417_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1420_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1420 .lut_mask = 16'hF4A4;
defparam \Register_File|register~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneiv_lcell_comb \Register_File|register~1414 (
// Equation(s):
// \Register_File|register~1414_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~819_q ))) # (!ctrl0[18] & (\Register_File|register~563_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~563_q ),
	.datac(\Register_File|register~819_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1414_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1414 .lut_mask = 16'hFA44;
defparam \Register_File|register~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneiv_lcell_comb \Register_File|register~1415 (
// Equation(s):
// \Register_File|register~1415_combout  = (ctrl0[17] & ((\Register_File|register~1414_combout  & ((\Register_File|register~947_q ))) # (!\Register_File|register~1414_combout  & (\Register_File|register~691_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1414_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~691_q ),
	.datac(\Register_File|register~947_q ),
	.datad(\Register_File|register~1414_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1415_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1415 .lut_mask = 16'hF588;
defparam \Register_File|register~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1423 (
// Equation(s):
// \Register_File|register~1423_combout  = (ctrl0[15] & ((\Register_File|register~1420_combout  & (\Register_File|register~1422_combout )) # (!\Register_File|register~1420_combout  & ((\Register_File|register~1415_combout ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1420_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1422_combout ),
	.datac(\Register_File|register~1420_combout ),
	.datad(\Register_File|register~1415_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1423_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1423 .lut_mask = 16'hDAD0;
defparam \Register_File|register~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
cycloneiv_lcell_comb \Register_File|register~1411 (
// Equation(s):
// \Register_File|register~1411_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~435_q ))) # (!ctrl0[15] & (\Register_File|register~403_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~403_q ),
	.datac(\Register_File|register~435_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1411_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1411 .lut_mask = 16'hFA44;
defparam \Register_File|register~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1412 (
// Equation(s):
// \Register_File|register~1412_combout  = (\Register_File|register~1411_combout  & (((\Register_File|register~499_q )) # (!ctrl0[16]))) # (!\Register_File|register~1411_combout  & (ctrl0[16] & (\Register_File|register~467_q )))

	.dataa(\Register_File|register~1411_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~467_q ),
	.datad(\Register_File|register~499_q ),
	.cin(gnd),
	.combout(\Register_File|register~1412_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1412 .lut_mask = 16'hEA62;
defparam \Register_File|register~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneiv_lcell_comb \Register_File|register~1404 (
// Equation(s):
// \Register_File|register~1404_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~179_q ))) # (!ctrl0[15] & (\Register_File|register~147_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~147_q ),
	.datac(\Register_File|register~179_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1404_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1404 .lut_mask = 16'hFA44;
defparam \Register_File|register~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneiv_lcell_comb \Register_File|register~1405 (
// Equation(s):
// \Register_File|register~1405_combout  = (ctrl0[16] & ((\Register_File|register~1404_combout  & (\Register_File|register~243_q )) # (!\Register_File|register~1404_combout  & ((\Register_File|register~211_q ))))) # (!ctrl0[16] & 
// (\Register_File|register~1404_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1404_combout ),
	.datac(\Register_File|register~243_q ),
	.datad(\Register_File|register~211_q ),
	.cin(gnd),
	.combout(\Register_File|register~1405_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1405 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneiv_lcell_comb \Register_File|register~1406 (
// Equation(s):
// \Register_File|register~1406_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~339_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~275_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~339_q ),
	.datad(\Register_File|register~275_q ),
	.cin(gnd),
	.combout(\Register_File|register~1406_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1406 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1407 (
// Equation(s):
// \Register_File|register~1407_combout  = (\Register_File|register~1406_combout  & ((\Register_File|register~371_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1406_combout  & (((\Register_File|register~307_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1406_combout ),
	.datab(\Register_File|register~371_q ),
	.datac(\Register_File|register~307_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1407_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1407 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneiv_lcell_comb \Register_File|register~1408 (
// Equation(s):
// \Register_File|register~1408_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~83_q ))) # (!ctrl0[16] & (\Register_File|register~19_q ))))

	.dataa(\Register_File|register~19_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~83_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1408_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1408 .lut_mask = 16'hFC22;
defparam \Register_File|register~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1409 (
// Equation(s):
// \Register_File|register~1409_combout  = (\Register_File|register~1408_combout  & ((\Register_File|register~115_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1408_combout  & (((\Register_File|register~51_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1408_combout ),
	.datab(\Register_File|register~115_q ),
	.datac(\Register_File|register~51_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1409_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1409 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1410 (
// Equation(s):
// \Register_File|register~1410_combout  = (ctrl0[18] & ((\Register_File|register~1407_combout ) # ((ctrl0[17])))) # (!ctrl0[18] & (((\Register_File|register~1409_combout  & !ctrl0[17]))))

	.dataa(\Register_File|register~1407_combout ),
	.datab(\Register_File|register~1409_combout ),
	.datac(ctrl0[18]),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1410_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1410 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1413 (
// Equation(s):
// \Register_File|register~1413_combout  = (\Register_File|register~1410_combout  & ((\Register_File|register~1412_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1410_combout  & (((\Register_File|register~1405_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1412_combout ),
	.datab(\Register_File|register~1405_combout ),
	.datac(\Register_File|register~1410_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1413_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1413 .lut_mask = 16'hACF0;
defparam \Register_File|register~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneiv_lcell_comb \Register_File|output_data_B~20 (
// Equation(s):
// \Register_File|output_data_B~20_combout  = (ctrl0[19] & ((\Register_File|register~1423_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1413_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// ((\Register_File|register~1413_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1423_combout ),
	.datad(\Register_File|register~1413_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~20_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~20 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \Register_File|output_data_B[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[19] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneiv_lcell_comb \fioB[19] (
// Equation(s):
// fioB[19] = LCELL(\Register_File|output_data_B [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [19]),
	.cin(gnd),
	.combout(fioB[19]),
	.cout());
// synopsys translate_off
defparam \fioB[19] .lut_mask = 16'hFF00;
defparam \fioB[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N28
cycloneiv_lcell_comb \dout[18] (
// Equation(s):
// dout[18] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(dout[18]),
	.cout());
// synopsys translate_off
defparam \dout[18] .lut_mask = 16'hFF00;
defparam \dout[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N0
cycloneiv_lcell_comb \dataOut_M3[18] (
// Equation(s):
// dataOut_M3[18] = LCELL((\CS_WB~combout  & ((dout[18]))) # (!\CS_WB~combout  & (\Data_BUS_READ[18]~input_o )))

	.dataa(\Data_BUS_READ[18]~input_o ),
	.datab(\CS_WB~combout ),
	.datac(gnd),
	.datad(dout[18]),
	.cin(gnd),
	.combout(dataOut_M3[18]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[18] .lut_mask = 16'hEE22;
defparam \dataOut_M3[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
cycloneiv_lcell_comb \writeBack[18] (
// Equation(s):
// writeBack[18] = LCELL((ctrl3[2] & (dataOut_D2[18])) # (!ctrl3[2] & ((dataOut_M3[18]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[18]),
	.datad(dataOut_M3[18]),
	.cin(gnd),
	.combout(writeBack[18]),
	.cout());
// synopsys translate_off
defparam \writeBack[18] .lut_mask = 16'hF3C0;
defparam \writeBack[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \Register_File|register~498 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~498 .is_wysiwyg = "true";
defparam \Register_File|register~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1391 (
// Equation(s):
// \Register_File|register~1391_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~466_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~402_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~466_q ),
	.datad(\Register_File|register~402_q ),
	.cin(gnd),
	.combout(\Register_File|register~1391_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1391 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1392 (
// Equation(s):
// \Register_File|register~1392_combout  = (\Register_File|register~1391_combout  & ((\Register_File|register~498_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1391_combout  & (((\Register_File|register~434_q  & ctrl0[15]))))

	.dataa(\Register_File|register~498_q ),
	.datab(\Register_File|register~1391_combout ),
	.datac(\Register_File|register~434_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1392_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1392 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1386 (
// Equation(s):
// \Register_File|register~1386_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~210_q )) # (!ctrl0[16] & ((\Register_File|register~146_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~210_q ),
	.datad(\Register_File|register~146_q ),
	.cin(gnd),
	.combout(\Register_File|register~1386_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1386 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1387 (
// Equation(s):
// \Register_File|register~1387_combout  = (ctrl0[15] & ((\Register_File|register~1386_combout  & (\Register_File|register~242_q )) # (!\Register_File|register~1386_combout  & ((\Register_File|register~178_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1386_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~242_q ),
	.datac(\Register_File|register~178_q ),
	.datad(\Register_File|register~1386_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1387_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1387 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1388 (
// Equation(s):
// \Register_File|register~1388_combout  = (ctrl0[15] & (((\Register_File|register~50_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~18_q  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~18_q ),
	.datac(\Register_File|register~50_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1388_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1388 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1389 (
// Equation(s):
// \Register_File|register~1389_combout  = (ctrl0[16] & ((\Register_File|register~1388_combout  & (\Register_File|register~114_q )) # (!\Register_File|register~1388_combout  & ((\Register_File|register~82_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1388_combout ))))

	.dataa(\Register_File|register~114_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~82_q ),
	.datad(\Register_File|register~1388_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1389_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1389 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1390 (
// Equation(s):
// \Register_File|register~1390_combout  = (ctrl0[17] & ((\Register_File|register~1387_combout ) # ((ctrl0[18])))) # (!ctrl0[17] & (((\Register_File|register~1389_combout  & !ctrl0[18]))))

	.dataa(\Register_File|register~1387_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1389_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1390_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1390 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1384 (
// Equation(s):
// \Register_File|register~1384_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~306_q ))) # (!ctrl0[15] & (\Register_File|register~274_q ))))

	.dataa(\Register_File|register~274_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~306_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1384_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1384 .lut_mask = 16'hFC22;
defparam \Register_File|register~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneiv_lcell_comb \Register_File|register~1385 (
// Equation(s):
// \Register_File|register~1385_combout  = (ctrl0[16] & ((\Register_File|register~1384_combout  & ((\Register_File|register~370_q ))) # (!\Register_File|register~1384_combout  & (\Register_File|register~338_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1384_combout ))))

	.dataa(\Register_File|register~338_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~370_q ),
	.datad(\Register_File|register~1384_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1385_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1385 .lut_mask = 16'hF388;
defparam \Register_File|register~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1393 (
// Equation(s):
// \Register_File|register~1393_combout  = (\Register_File|register~1390_combout  & ((\Register_File|register~1392_combout ) # ((!ctrl0[18])))) # (!\Register_File|register~1390_combout  & (((\Register_File|register~1385_combout  & ctrl0[18]))))

	.dataa(\Register_File|register~1392_combout ),
	.datab(\Register_File|register~1390_combout ),
	.datac(\Register_File|register~1385_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1393_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1393 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
cycloneiv_lcell_comb \Register_File|register~1398 (
// Equation(s):
// \Register_File|register~1398_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~786_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~530_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~786_q ),
	.datad(\Register_File|register~530_q ),
	.cin(gnd),
	.combout(\Register_File|register~1398_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1398 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1399 (
// Equation(s):
// \Register_File|register~1399_combout  = (\Register_File|register~1398_combout  & (((\Register_File|register~914_q )) # (!ctrl0[17]))) # (!\Register_File|register~1398_combout  & (ctrl0[17] & (\Register_File|register~658_q )))

	.dataa(\Register_File|register~1398_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~658_q ),
	.datad(\Register_File|register~914_q ),
	.cin(gnd),
	.combout(\Register_File|register~1399_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1399 .lut_mask = 16'hEA62;
defparam \Register_File|register~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1396 (
// Equation(s):
// \Register_File|register~1396_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~690_q )) # (!ctrl0[17] & ((\Register_File|register~562_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~690_q ),
	.datad(\Register_File|register~562_q ),
	.cin(gnd),
	.combout(\Register_File|register~1396_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1396 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneiv_lcell_comb \Register_File|register~1397 (
// Equation(s):
// \Register_File|register~1397_combout  = (\Register_File|register~1396_combout  & ((\Register_File|register~946_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1396_combout  & (((\Register_File|register~818_q  & ctrl0[18]))))

	.dataa(\Register_File|register~946_q ),
	.datab(\Register_File|register~1396_combout ),
	.datac(\Register_File|register~818_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1397_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1397 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneiv_lcell_comb \Register_File|register~1400 (
// Equation(s):
// \Register_File|register~1400_combout  = (ctrl0[15] & (((\Register_File|register~1397_combout ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~1399_combout  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1399_combout ),
	.datac(\Register_File|register~1397_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1400_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1400 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1401 (
// Equation(s):
// \Register_File|register~1401_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~754_q ))) # (!ctrl0[17] & (\Register_File|register~626_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~626_q ),
	.datac(\Register_File|register~754_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1401_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1401 .lut_mask = 16'hFA44;
defparam \Register_File|register~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneiv_lcell_comb \Register_File|register~1402 (
// Equation(s):
// \Register_File|register~1402_combout  = (\Register_File|register~1401_combout  & (((\Register_File|register~1010_q ) # (!ctrl0[18])))) # (!\Register_File|register~1401_combout  & (\Register_File|register~882_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1401_combout ),
	.datab(\Register_File|register~882_q ),
	.datac(\Register_File|register~1010_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1402_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1402 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1394 (
// Equation(s):
// \Register_File|register~1394_combout  = (ctrl0[18] & (((\Register_File|register~850_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~594_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~594_q ),
	.datac(\Register_File|register~850_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1394_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1394 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1395 (
// Equation(s):
// \Register_File|register~1395_combout  = (ctrl0[17] & ((\Register_File|register~1394_combout  & ((\Register_File|register~978_q ))) # (!\Register_File|register~1394_combout  & (\Register_File|register~722_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1394_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~722_q ),
	.datac(\Register_File|register~978_q ),
	.datad(\Register_File|register~1394_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1395_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1395 .lut_mask = 16'hF588;
defparam \Register_File|register~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneiv_lcell_comb \Register_File|register~1403 (
// Equation(s):
// \Register_File|register~1403_combout  = (ctrl0[16] & ((\Register_File|register~1400_combout  & (\Register_File|register~1402_combout )) # (!\Register_File|register~1400_combout  & ((\Register_File|register~1395_combout ))))) # (!ctrl0[16] & 
// (\Register_File|register~1400_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1400_combout ),
	.datac(\Register_File|register~1402_combout ),
	.datad(\Register_File|register~1395_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1403_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1403 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneiv_lcell_comb \Register_File|output_data_B~19 (
// Equation(s):
// \Register_File|output_data_B~19_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1393_combout ) # ((ctrl0[19] & \Register_File|register~1403_combout )))) # (!\Register_File|output_data_B~0_combout  & (ctrl0[19] & 
// ((\Register_File|register~1403_combout ))))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(ctrl0[19]),
	.datac(\Register_File|register~1393_combout ),
	.datad(\Register_File|register~1403_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~19_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~19 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \Register_File|output_data_B[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[18] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneiv_lcell_comb \fioB[18] (
// Equation(s):
// fioB[18] = LCELL(\Register_File|output_data_B [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [18]),
	.cin(gnd),
	.combout(fioB[18]),
	.cout());
// synopsys translate_off
defparam \fioB[18] .lut_mask = 16'hFF00;
defparam \fioB[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N10
cycloneiv_lcell_comb \dout[24] (
// Equation(s):
// dout[24] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[24]),
	.cout());
// synopsys translate_off
defparam \dout[24] .lut_mask = 16'hF0F0;
defparam \dout[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[24]~input (
	.i(Data_BUS_READ[24]),
	.ibar(gnd),
	.o(\Data_BUS_READ[24]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[24]~input .bus_hold = "false";
defparam \Data_BUS_READ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N6
cycloneiv_lcell_comb \dataOut_M3[24] (
// Equation(s):
// dataOut_M3[24] = LCELL((\CS_WB~combout  & (dout[24])) # (!\CS_WB~combout  & ((\Data_BUS_READ[24]~input_o ))))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(dout[24]),
	.datad(\Data_BUS_READ[24]~input_o ),
	.cin(gnd),
	.combout(dataOut_M3[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[24] .lut_mask = 16'hF3C0;
defparam \dataOut_M3[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \Register_File|register~696 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~696 .is_wysiwyg = "true";
defparam \Register_File|register~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N23
dffeas \Register_File|register~568 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~568 .is_wysiwyg = "true";
defparam \Register_File|register~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneiv_lcell_comb \Register_File|register~2224 (
// Equation(s):
// \Register_File|register~2224_combout  = (ctrl0[22] & ((\Register_File|register~696_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~568_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~696_q ),
	.datac(\Register_File|register~568_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2224_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2224 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N19
dffeas \Register_File|register~952 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~952 .is_wysiwyg = "true";
defparam \Register_File|register~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N17
dffeas \Register_File|register~824 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~824 .is_wysiwyg = "true";
defparam \Register_File|register~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2225 (
// Equation(s):
// \Register_File|register~2225_combout  = (ctrl0[23] & ((\Register_File|register~2224_combout  & (\Register_File|register~952_q )) # (!\Register_File|register~2224_combout  & ((\Register_File|register~824_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2224_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2224_combout ),
	.datac(\Register_File|register~952_q ),
	.datad(\Register_File|register~824_q ),
	.cin(gnd),
	.combout(\Register_File|register~2225_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2225 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N11
dffeas \Register_File|register~664 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~664 .is_wysiwyg = "true";
defparam \Register_File|register~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y48_N1
dffeas \Register_File|register~792 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~792 .is_wysiwyg = "true";
defparam \Register_File|register~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y49_N31
dffeas \Register_File|register~536 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~536 .is_wysiwyg = "true";
defparam \Register_File|register~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N30
cycloneiv_lcell_comb \Register_File|register~2226 (
// Equation(s):
// \Register_File|register~2226_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~792_q )) # (!ctrl0[23] & ((\Register_File|register~536_q )))))

	.dataa(\Register_File|register~792_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~536_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2226_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2226 .lut_mask = 16'hEE30;
defparam \Register_File|register~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N1
dffeas \Register_File|register~920 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~920 .is_wysiwyg = "true";
defparam \Register_File|register~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
cycloneiv_lcell_comb \Register_File|register~2227 (
// Equation(s):
// \Register_File|register~2227_combout  = (\Register_File|register~2226_combout  & (((\Register_File|register~920_q ) # (!ctrl0[22])))) # (!\Register_File|register~2226_combout  & (\Register_File|register~664_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~664_q ),
	.datab(\Register_File|register~2226_combout ),
	.datac(\Register_File|register~920_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2227_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2227 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
cycloneiv_lcell_comb \Register_File|register~2228 (
// Equation(s):
// \Register_File|register~2228_combout  = (ctrl0[20] & ((\Register_File|register~2225_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((!ctrl0[21] & \Register_File|register~2227_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2225_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2227_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2228_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2228 .lut_mask = 16'hADA8;
defparam \Register_File|register~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N11
dffeas \Register_File|register~600 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~600 .is_wysiwyg = "true";
defparam \Register_File|register~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N29
dffeas \Register_File|register~856 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~856 .is_wysiwyg = "true";
defparam \Register_File|register~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
cycloneiv_lcell_comb \Register_File|register~2222 (
// Equation(s):
// \Register_File|register~2222_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~856_q ))) # (!ctrl0[23] & (\Register_File|register~600_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~600_q ),
	.datad(\Register_File|register~856_q ),
	.cin(gnd),
	.combout(\Register_File|register~2222_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2222 .lut_mask = 16'hDC98;
defparam \Register_File|register~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N19
dffeas \Register_File|register~984 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~984 .is_wysiwyg = "true";
defparam \Register_File|register~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N9
dffeas \Register_File|register~728 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~728 .is_wysiwyg = "true";
defparam \Register_File|register~728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
cycloneiv_lcell_comb \Register_File|register~2223 (
// Equation(s):
// \Register_File|register~2223_combout  = (\Register_File|register~2222_combout  & ((\Register_File|register~984_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2222_combout  & (((\Register_File|register~728_q  & ctrl0[22]))))

	.dataa(\Register_File|register~2222_combout ),
	.datab(\Register_File|register~984_q ),
	.datac(\Register_File|register~728_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2223_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2223 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \Register_File|register~632 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~632 .is_wysiwyg = "true";
defparam \Register_File|register~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N13
dffeas \Register_File|register~760 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~760 .is_wysiwyg = "true";
defparam \Register_File|register~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneiv_lcell_comb \Register_File|register~2229 (
// Equation(s):
// \Register_File|register~2229_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~760_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~632_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~632_q ),
	.datad(\Register_File|register~760_q ),
	.cin(gnd),
	.combout(\Register_File|register~2229_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2229 .lut_mask = 16'hBA98;
defparam \Register_File|register~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N11
dffeas \Register_File|register~888 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~888 .is_wysiwyg = "true";
defparam \Register_File|register~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N13
dffeas \Register_File|register~1016 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1016 .is_wysiwyg = "true";
defparam \Register_File|register~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneiv_lcell_comb \Register_File|register~2230 (
// Equation(s):
// \Register_File|register~2230_combout  = (\Register_File|register~2229_combout  & (((\Register_File|register~1016_q )) # (!ctrl0[23]))) # (!\Register_File|register~2229_combout  & (ctrl0[23] & (\Register_File|register~888_q )))

	.dataa(\Register_File|register~2229_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~888_q ),
	.datad(\Register_File|register~1016_q ),
	.cin(gnd),
	.combout(\Register_File|register~2230_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2230 .lut_mask = 16'hEA62;
defparam \Register_File|register~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
cycloneiv_lcell_comb \Register_File|register~2231 (
// Equation(s):
// \Register_File|register~2231_combout  = (\Register_File|register~2228_combout  & (((\Register_File|register~2230_combout ) # (!ctrl0[21])))) # (!\Register_File|register~2228_combout  & (\Register_File|register~2223_combout  & (ctrl0[21])))

	.dataa(\Register_File|register~2228_combout ),
	.datab(\Register_File|register~2223_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2230_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2231_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2231 .lut_mask = 16'hEA4A;
defparam \Register_File|register~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \Register_File|register~184 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~184 .is_wysiwyg = "true";
defparam \Register_File|register~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \Register_File|register~248 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~248 .is_wysiwyg = "true";
defparam \Register_File|register~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N23
dffeas \Register_File|register~152 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~152 .is_wysiwyg = "true";
defparam \Register_File|register~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N7
dffeas \Register_File|register~216 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~216 .is_wysiwyg = "true";
defparam \Register_File|register~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
cycloneiv_lcell_comb \Register_File|register~2214 (
// Equation(s):
// \Register_File|register~2214_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~216_q ))) # (!ctrl0[21] & (\Register_File|register~152_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~152_q ),
	.datad(\Register_File|register~216_q ),
	.cin(gnd),
	.combout(\Register_File|register~2214_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2214 .lut_mask = 16'hDC98;
defparam \Register_File|register~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneiv_lcell_comb \Register_File|register~2215 (
// Equation(s):
// \Register_File|register~2215_combout  = (ctrl0[20] & ((\Register_File|register~2214_combout  & ((\Register_File|register~248_q ))) # (!\Register_File|register~2214_combout  & (\Register_File|register~184_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2214_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~184_q ),
	.datac(\Register_File|register~248_q ),
	.datad(\Register_File|register~2214_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2215_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2215 .lut_mask = 16'hF588;
defparam \Register_File|register~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N25
dffeas \Register_File|register~24 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~24 .is_wysiwyg = "true";
defparam \Register_File|register~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N31
dffeas \Register_File|register~56 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~56 .is_wysiwyg = "true";
defparam \Register_File|register~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneiv_lcell_comb \Register_File|register~2216 (
// Equation(s):
// \Register_File|register~2216_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~56_q ))) # (!ctrl0[20] & (\Register_File|register~24_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~24_q ),
	.datad(\Register_File|register~56_q ),
	.cin(gnd),
	.combout(\Register_File|register~2216_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2216 .lut_mask = 16'hDC98;
defparam \Register_File|register~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N7
dffeas \Register_File|register~120 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~120 .is_wysiwyg = "true";
defparam \Register_File|register~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N21
dffeas \Register_File|register~88 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~88 .is_wysiwyg = "true";
defparam \Register_File|register~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N6
cycloneiv_lcell_comb \Register_File|register~2217 (
// Equation(s):
// \Register_File|register~2217_combout  = (ctrl0[21] & ((\Register_File|register~2216_combout  & (\Register_File|register~120_q )) # (!\Register_File|register~2216_combout  & ((\Register_File|register~88_q ))))) # (!ctrl0[21] & 
// (\Register_File|register~2216_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2216_combout ),
	.datac(\Register_File|register~120_q ),
	.datad(\Register_File|register~88_q ),
	.cin(gnd),
	.combout(\Register_File|register~2217_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2217 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
cycloneiv_lcell_comb \Register_File|register~2218 (
// Equation(s):
// \Register_File|register~2218_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~2215_combout )))) # (!ctrl0[22] & (!ctrl0[23] & ((\Register_File|register~2217_combout ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~2215_combout ),
	.datad(\Register_File|register~2217_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2218_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2218 .lut_mask = 16'hB9A8;
defparam \Register_File|register~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \Register_File|register~440 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~440 .is_wysiwyg = "true";
defparam \Register_File|register~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N19
dffeas \Register_File|register~408 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~408 .is_wysiwyg = "true";
defparam \Register_File|register~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N1
dffeas \Register_File|register~472 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~472 .is_wysiwyg = "true";
defparam \Register_File|register~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
cycloneiv_lcell_comb \Register_File|register~2219 (
// Equation(s):
// \Register_File|register~2219_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~472_q ))) # (!ctrl0[21] & (\Register_File|register~408_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~408_q ),
	.datad(\Register_File|register~472_q ),
	.cin(gnd),
	.combout(\Register_File|register~2219_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2219 .lut_mask = 16'hDC98;
defparam \Register_File|register~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneiv_lcell_comb \Register_File|register~2220 (
// Equation(s):
// \Register_File|register~2220_combout  = (ctrl0[20] & ((\Register_File|register~2219_combout  & ((\Register_File|register~504_q ))) # (!\Register_File|register~2219_combout  & (\Register_File|register~440_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2219_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~440_q ),
	.datac(\Register_File|register~504_q ),
	.datad(\Register_File|register~2219_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2220_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2220 .lut_mask = 16'hF588;
defparam \Register_File|register~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N5
dffeas \Register_File|register~280 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~280 .is_wysiwyg = "true";
defparam \Register_File|register~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N17
dffeas \Register_File|register~312 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~312 .is_wysiwyg = "true";
defparam \Register_File|register~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneiv_lcell_comb \Register_File|register~2212 (
// Equation(s):
// \Register_File|register~2212_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~312_q ))) # (!ctrl0[20] & (\Register_File|register~280_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~280_q ),
	.datad(\Register_File|register~312_q ),
	.cin(gnd),
	.combout(\Register_File|register~2212_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2212 .lut_mask = 16'hDC98;
defparam \Register_File|register~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N3
dffeas \Register_File|register~344 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~344 .is_wysiwyg = "true";
defparam \Register_File|register~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N23
dffeas \Register_File|register~376 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~376 .is_wysiwyg = "true";
defparam \Register_File|register~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneiv_lcell_comb \Register_File|register~2213 (
// Equation(s):
// \Register_File|register~2213_combout  = (ctrl0[21] & ((\Register_File|register~2212_combout  & ((\Register_File|register~376_q ))) # (!\Register_File|register~2212_combout  & (\Register_File|register~344_q )))) # (!ctrl0[21] & 
// (\Register_File|register~2212_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2212_combout ),
	.datac(\Register_File|register~344_q ),
	.datad(\Register_File|register~376_q ),
	.cin(gnd),
	.combout(\Register_File|register~2213_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2213 .lut_mask = 16'hEC64;
defparam \Register_File|register~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
cycloneiv_lcell_comb \Register_File|register~2221 (
// Equation(s):
// \Register_File|register~2221_combout  = (\Register_File|register~2218_combout  & (((\Register_File|register~2220_combout )) # (!ctrl0[23]))) # (!\Register_File|register~2218_combout  & (ctrl0[23] & ((\Register_File|register~2213_combout ))))

	.dataa(\Register_File|register~2218_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~2220_combout ),
	.datad(\Register_File|register~2213_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2221_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2221 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneiv_lcell_comb \Register_File|output_data_A~26 (
// Equation(s):
// \Register_File|output_data_A~26_combout  = (ctrl0[24] & ((\Register_File|register~2231_combout ) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2221_combout )))) # (!ctrl0[24] & (\Register_File|output_data_A~0_combout  & 
// ((\Register_File|register~2221_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~2231_combout ),
	.datad(\Register_File|register~2221_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~26_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~26 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N5
dffeas \Register_File|output_data_A[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[24] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneiv_lcell_comb \fioA[24] (
// Equation(s):
// fioA[24] = LCELL(\Register_File|output_data_A [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [24]),
	.cin(gnd),
	.combout(fioA[24]),
	.cout());
// synopsys translate_off
defparam \fioA[24] .lut_mask = 16'hFF00;
defparam \fioA[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneiv_lcell_comb \ALU|Add0~118 (
// Equation(s):
// \ALU|Add0~118_combout  = (\ALU|Add0~114_combout  & ((fioA[24] & (\ALU|Add0~117  & VCC)) # (!fioA[24] & (!\ALU|Add0~117 )))) # (!\ALU|Add0~114_combout  & ((fioA[24] & (!\ALU|Add0~117 )) # (!fioA[24] & ((\ALU|Add0~117 ) # (GND)))))
// \ALU|Add0~119  = CARRY((\ALU|Add0~114_combout  & (!fioA[24] & !\ALU|Add0~117 )) # (!\ALU|Add0~114_combout  & ((!\ALU|Add0~117 ) # (!fioA[24]))))

	.dataa(\ALU|Add0~114_combout ),
	.datab(fioA[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~117 ),
	.combout(\ALU|Add0~118_combout ),
	.cout(\ALU|Add0~119 ));
// synopsys translate_off
defparam \ALU|Add0~118 .lut_mask = 16'h9617;
defparam \ALU|Add0~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneiv_lcell_comb \ALU|Add0~127 (
// Equation(s):
// \ALU|Add0~127_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[24]) # (dataOut_M1[24]))) # (!ctrl1[6] & (fioA[24] & dataOut_M1[24]))))

	.dataa(ctrl1[6]),
	.datab(fioA[24]),
	.datac(ctrl1[7]),
	.datad(dataOut_M1[24]),
	.cin(gnd),
	.combout(\ALU|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~127 .lut_mask = 16'hE080;
defparam \ALU|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneiv_lcell_comb \dataOut_ALU[24] (
// Equation(s):
// dataOut_ALU[24] = LCELL((\ALU|Add0~127_combout ) # ((\ALU|Add0~118_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~118_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~127_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[24] .lut_mask = 16'hFF0A;
defparam \dataOut_ALU[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneiv_lcell_comb \dataOut_Mult[24] (
// Equation(s):
// dataOut_Mult[24] = LCELL(\MULTIPLICADOR|U0|acc_reg [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [24]),
	.cin(gnd),
	.combout(dataOut_Mult[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[24] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneiv_lcell_comb \dataOut_D1[24] (
// Equation(s):
// dataOut_D1[24] = LCELL((ctrl1[4] & (dataOut_ALU[24])) # (!ctrl1[4] & ((dataOut_Mult[24]))))

	.dataa(ctrl1[4]),
	.datab(gnd),
	.datac(dataOut_ALU[24]),
	.datad(dataOut_Mult[24]),
	.cin(gnd),
	.combout(dataOut_D1[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[24] .lut_mask = 16'hF5A0;
defparam \dataOut_D1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \D|output_data[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[24]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[24] .is_wysiwyg = "true";
defparam \D|output_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneiv_lcell_comb \dataOut_D2[24] (
// Equation(s):
// dataOut_D2[24] = LCELL(\D|output_data [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[24] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneiv_lcell_comb \writeBack[24] (
// Equation(s):
// writeBack[24] = LCELL((ctrl3[2] & ((dataOut_D2[24]))) # (!ctrl3[2] & (dataOut_M3[24])))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_M3[24]),
	.datad(dataOut_D2[24]),
	.cin(gnd),
	.combout(writeBack[24]),
	.cout());
// synopsys translate_off
defparam \writeBack[24] .lut_mask = 16'hFC30;
defparam \writeBack[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N11
dffeas \Register_File|register~504 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~504 .is_wysiwyg = "true";
defparam \Register_File|register~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1511 (
// Equation(s):
// \Register_File|register~1511_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~472_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~408_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~472_q ),
	.datad(\Register_File|register~408_q ),
	.cin(gnd),
	.combout(\Register_File|register~1511_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1511 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1512 (
// Equation(s):
// \Register_File|register~1512_combout  = (\Register_File|register~1511_combout  & ((\Register_File|register~504_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1511_combout  & (((\Register_File|register~440_q  & ctrl0[15]))))

	.dataa(\Register_File|register~504_q ),
	.datab(\Register_File|register~1511_combout ),
	.datac(\Register_File|register~440_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1512_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1512 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1504 (
// Equation(s):
// \Register_File|register~1504_combout  = (ctrl0[15] & (((\Register_File|register~312_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~280_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~280_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~312_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1504_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1504 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1505 (
// Equation(s):
// \Register_File|register~1505_combout  = (\Register_File|register~1504_combout  & (((\Register_File|register~376_q ) # (!ctrl0[16])))) # (!\Register_File|register~1504_combout  & (\Register_File|register~344_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~344_q ),
	.datab(\Register_File|register~1504_combout ),
	.datac(\Register_File|register~376_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1505_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1505 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
cycloneiv_lcell_comb \Register_File|register~1508 (
// Equation(s):
// \Register_File|register~1508_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~56_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~24_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~56_q ),
	.datad(\Register_File|register~24_q ),
	.cin(gnd),
	.combout(\Register_File|register~1508_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1508 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1509 (
// Equation(s):
// \Register_File|register~1509_combout  = (\Register_File|register~1508_combout  & (((\Register_File|register~120_q )) # (!ctrl0[16]))) # (!\Register_File|register~1508_combout  & (ctrl0[16] & (\Register_File|register~88_q )))

	.dataa(\Register_File|register~1508_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~88_q ),
	.datad(\Register_File|register~120_q ),
	.cin(gnd),
	.combout(\Register_File|register~1509_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1509 .lut_mask = 16'hEA62;
defparam \Register_File|register~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N6
cycloneiv_lcell_comb \Register_File|register~1506 (
// Equation(s):
// \Register_File|register~1506_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~216_q )) # (!ctrl0[16] & ((\Register_File|register~152_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~216_q ),
	.datad(\Register_File|register~152_q ),
	.cin(gnd),
	.combout(\Register_File|register~1506_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1506 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneiv_lcell_comb \Register_File|register~1507 (
// Equation(s):
// \Register_File|register~1507_combout  = (\Register_File|register~1506_combout  & ((\Register_File|register~248_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1506_combout  & (((\Register_File|register~184_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1506_combout ),
	.datab(\Register_File|register~248_q ),
	.datac(\Register_File|register~184_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1507_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1507 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1510 (
// Equation(s):
// \Register_File|register~1510_combout  = (ctrl0[17] & (((\Register_File|register~1507_combout ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~1509_combout  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~1509_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1507_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1510_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1510 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1513 (
// Equation(s):
// \Register_File|register~1513_combout  = (ctrl0[18] & ((\Register_File|register~1510_combout  & (\Register_File|register~1512_combout )) # (!\Register_File|register~1510_combout  & ((\Register_File|register~1505_combout ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1510_combout ))))

	.dataa(\Register_File|register~1512_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1505_combout ),
	.datad(\Register_File|register~1510_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1513_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1513 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N0
cycloneiv_lcell_comb \Register_File|register~1518 (
// Equation(s):
// \Register_File|register~1518_combout  = (ctrl0[18] & (((\Register_File|register~792_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~536_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~536_q ),
	.datac(\Register_File|register~792_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1518_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1518 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1519 (
// Equation(s):
// \Register_File|register~1519_combout  = (ctrl0[17] & ((\Register_File|register~1518_combout  & (\Register_File|register~920_q )) # (!\Register_File|register~1518_combout  & ((\Register_File|register~664_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1518_combout ))))

	.dataa(\Register_File|register~920_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~664_q ),
	.datad(\Register_File|register~1518_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1519_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1519 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneiv_lcell_comb \Register_File|register~1516 (
// Equation(s):
// \Register_File|register~1516_combout  = (ctrl0[17] & (((\Register_File|register~696_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~568_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~568_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~696_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1516_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1516 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1517 (
// Equation(s):
// \Register_File|register~1517_combout  = (ctrl0[18] & ((\Register_File|register~1516_combout  & ((\Register_File|register~952_q ))) # (!\Register_File|register~1516_combout  & (\Register_File|register~824_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1516_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1516_combout ),
	.datac(\Register_File|register~824_q ),
	.datad(\Register_File|register~952_q ),
	.cin(gnd),
	.combout(\Register_File|register~1517_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1517 .lut_mask = 16'hEC64;
defparam \Register_File|register~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1520 (
// Equation(s):
// \Register_File|register~1520_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1517_combout ))) # (!ctrl0[15] & (\Register_File|register~1519_combout ))))

	.dataa(\Register_File|register~1519_combout ),
	.datab(ctrl0[16]),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1517_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1520_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1520 .lut_mask = 16'hF2C2;
defparam \Register_File|register~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1521 (
// Equation(s):
// \Register_File|register~1521_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~760_q )) # (!ctrl0[17] & ((\Register_File|register~632_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~760_q ),
	.datad(\Register_File|register~632_q ),
	.cin(gnd),
	.combout(\Register_File|register~1521_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1521 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1522 (
// Equation(s):
// \Register_File|register~1522_combout  = (\Register_File|register~1521_combout  & (((\Register_File|register~1016_q )) # (!ctrl0[18]))) # (!\Register_File|register~1521_combout  & (ctrl0[18] & ((\Register_File|register~888_q ))))

	.dataa(\Register_File|register~1521_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1016_q ),
	.datad(\Register_File|register~888_q ),
	.cin(gnd),
	.combout(\Register_File|register~1522_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1522 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1514 (
// Equation(s):
// \Register_File|register~1514_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~856_q ))) # (!ctrl0[18] & (\Register_File|register~600_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~600_q ),
	.datac(\Register_File|register~856_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1514_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1514 .lut_mask = 16'hFA44;
defparam \Register_File|register~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
cycloneiv_lcell_comb \Register_File|register~1515 (
// Equation(s):
// \Register_File|register~1515_combout  = (ctrl0[17] & ((\Register_File|register~1514_combout  & ((\Register_File|register~984_q ))) # (!\Register_File|register~1514_combout  & (\Register_File|register~728_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1514_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~728_q ),
	.datac(\Register_File|register~984_q ),
	.datad(\Register_File|register~1514_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1515_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1515 .lut_mask = 16'hF588;
defparam \Register_File|register~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneiv_lcell_comb \Register_File|register~1523 (
// Equation(s):
// \Register_File|register~1523_combout  = (\Register_File|register~1520_combout  & (((\Register_File|register~1522_combout )) # (!ctrl0[16]))) # (!\Register_File|register~1520_combout  & (ctrl0[16] & ((\Register_File|register~1515_combout ))))

	.dataa(\Register_File|register~1520_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1522_combout ),
	.datad(\Register_File|register~1515_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1523_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1523 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneiv_lcell_comb \Register_File|output_data_B~25 (
// Equation(s):
// \Register_File|output_data_B~25_combout  = (ctrl0[19] & ((\Register_File|register~1523_combout ) # ((\Register_File|register~1513_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1513_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1513_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1523_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~25_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~25 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \Register_File|output_data_B[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[24] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneiv_lcell_comb \fioB[24] (
// Equation(s):
// fioB[24] = LCELL(\Register_File|output_data_B [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [24]),
	.cin(gnd),
	.combout(fioB[24]),
	.cout());
// synopsys translate_off
defparam \fioB[24] .lut_mask = 16'hFF00;
defparam \fioB[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneiv_lcell_comb \dataOut_M1[24] (
// Equation(s):
// dataOut_M1[24] = LCELL((ctrl1[8] & ((dataOut_Imm[24]))) # (!ctrl1[8] & (fioB[24])))

	.dataa(ctrl1[8]),
	.datab(fioB[24]),
	.datac(dataOut_Imm[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M1[24]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[24] .lut_mask = 16'hE4E4;
defparam \dataOut_M1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneiv_lcell_comb \ALU|Add0~114 (
// Equation(s):
// \ALU|Add0~114_combout  = ctrl1[6] $ (dataOut_M1[24])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[24]),
	.cin(gnd),
	.combout(\ALU|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~114 .lut_mask = 16'h55AA;
defparam \ALU|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneiv_lcell_comb \ALU|Add0~120 (
// Equation(s):
// \ALU|Add0~120_combout  = ((fioA[25] $ (\ALU|Add0~113_combout  $ (!\ALU|Add0~119 )))) # (GND)
// \ALU|Add0~121  = CARRY((fioA[25] & ((\ALU|Add0~113_combout ) # (!\ALU|Add0~119 ))) # (!fioA[25] & (\ALU|Add0~113_combout  & !\ALU|Add0~119 )))

	.dataa(fioA[25]),
	.datab(\ALU|Add0~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~119 ),
	.combout(\ALU|Add0~120_combout ),
	.cout(\ALU|Add0~121 ));
// synopsys translate_off
defparam \ALU|Add0~120 .lut_mask = 16'h698E;
defparam \ALU|Add0~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneiv_lcell_comb \ALU|Add0~125 (
// Equation(s):
// \ALU|Add0~125_combout  = (ctrl1[7] & ((fioA[25] & ((ctrl1[6]) # (dataOut_M1[25]))) # (!fioA[25] & (ctrl1[6] & dataOut_M1[25]))))

	.dataa(fioA[25]),
	.datab(ctrl1[6]),
	.datac(dataOut_M1[25]),
	.datad(ctrl1[7]),
	.cin(gnd),
	.combout(\ALU|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~125 .lut_mask = 16'hE800;
defparam \ALU|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneiv_lcell_comb \dataOut_ALU[25] (
// Equation(s):
// dataOut_ALU[25] = LCELL((\ALU|Add0~125_combout ) # ((\ALU|Add0~120_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~120_combout ),
	.datab(\ALU|Add0~125_combout ),
	.datac(gnd),
	.datad(ctrl1[7]),
	.cin(gnd),
	.combout(dataOut_ALU[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[25] .lut_mask = 16'hCCEE;
defparam \dataOut_ALU[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneiv_lcell_comb \dataOut_Mult[25] (
// Equation(s):
// dataOut_Mult[25] = LCELL(\MULTIPLICADOR|U0|acc_reg [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [25]),
	.cin(gnd),
	.combout(dataOut_Mult[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[25] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneiv_lcell_comb \dataOut_D1[25] (
// Equation(s):
// dataOut_D1[25] = LCELL((ctrl1[4] & (dataOut_ALU[25])) # (!ctrl1[4] & ((dataOut_Mult[25]))))

	.dataa(dataOut_ALU[25]),
	.datab(gnd),
	.datac(dataOut_Mult[25]),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[25] .lut_mask = 16'hAAF0;
defparam \dataOut_D1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \D|output_data[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[25]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[25] .is_wysiwyg = "true";
defparam \D|output_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N22
cycloneiv_lcell_comb \dataOut_D2[25] (
// Equation(s):
// dataOut_D2[25] = LCELL(\D|output_data [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [25]),
	.cin(gnd),
	.combout(dataOut_D2[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[25] .lut_mask = 16'hFF00;
defparam \dataOut_D2[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[25]~input (
	.i(Data_BUS_READ[25]),
	.ibar(gnd),
	.o(\Data_BUS_READ[25]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[25]~input .bus_hold = "false";
defparam \Data_BUS_READ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N20
cycloneiv_lcell_comb \dout[25] (
// Equation(s):
// dout[25] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[25]),
	.cout());
// synopsys translate_off
defparam \dout[25] .lut_mask = 16'hF0F0;
defparam \dout[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N28
cycloneiv_lcell_comb \dataOut_M3[25] (
// Equation(s):
// dataOut_M3[25] = LCELL((\CS_WB~combout  & ((dout[25]))) # (!\CS_WB~combout  & (\Data_BUS_READ[25]~input_o )))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(\Data_BUS_READ[25]~input_o ),
	.datad(dout[25]),
	.cin(gnd),
	.combout(dataOut_M3[25]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[25] .lut_mask = 16'hFC30;
defparam \dataOut_M3[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N12
cycloneiv_lcell_comb \writeBack[25] (
// Equation(s):
// writeBack[25] = LCELL((ctrl3[2] & (dataOut_D2[25])) # (!ctrl3[2] & ((dataOut_M3[25]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[25]),
	.datad(dataOut_M3[25]),
	.cin(gnd),
	.combout(writeBack[25]),
	.cout());
// synopsys translate_off
defparam \writeBack[25] .lut_mask = 16'hF3C0;
defparam \writeBack[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N17
dffeas \Register_File|register~473 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~473 .is_wysiwyg = "true";
defparam \Register_File|register~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
cycloneiv_lcell_comb \Register_File|register~2199 (
// Equation(s):
// \Register_File|register~2199_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~441_q ))) # (!ctrl0[20] & (\Register_File|register~409_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~409_q ),
	.datad(\Register_File|register~441_q ),
	.cin(gnd),
	.combout(\Register_File|register~2199_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2199 .lut_mask = 16'hDC98;
defparam \Register_File|register~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneiv_lcell_comb \Register_File|register~2200 (
// Equation(s):
// \Register_File|register~2200_combout  = (ctrl0[21] & ((\Register_File|register~2199_combout  & ((\Register_File|register~505_q ))) # (!\Register_File|register~2199_combout  & (\Register_File|register~473_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2199_combout ))))

	.dataa(\Register_File|register~473_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~505_q ),
	.datad(\Register_File|register~2199_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2200_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2200 .lut_mask = 16'hF388;
defparam \Register_File|register~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneiv_lcell_comb \Register_File|register~2194 (
// Equation(s):
// \Register_File|register~2194_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~345_q )) # (!ctrl0[21] & ((\Register_File|register~281_q )))))

	.dataa(\Register_File|register~345_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~281_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2194_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2194 .lut_mask = 16'hEE30;
defparam \Register_File|register~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneiv_lcell_comb \Register_File|register~2195 (
// Equation(s):
// \Register_File|register~2195_combout  = (\Register_File|register~2194_combout  & (((\Register_File|register~377_q ) # (!ctrl0[20])))) # (!\Register_File|register~2194_combout  & (\Register_File|register~313_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~313_q ),
	.datab(\Register_File|register~2194_combout ),
	.datac(\Register_File|register~377_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2195_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2195 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneiv_lcell_comb \Register_File|register~2196 (
// Equation(s):
// \Register_File|register~2196_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~89_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~25_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~25_q ),
	.datad(\Register_File|register~89_q ),
	.cin(gnd),
	.combout(\Register_File|register~2196_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2196 .lut_mask = 16'hBA98;
defparam \Register_File|register~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneiv_lcell_comb \Register_File|register~2197 (
// Equation(s):
// \Register_File|register~2197_combout  = (\Register_File|register~2196_combout  & (((\Register_File|register~121_q ) # (!ctrl0[20])))) # (!\Register_File|register~2196_combout  & (\Register_File|register~57_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2196_combout ),
	.datab(\Register_File|register~57_q ),
	.datac(\Register_File|register~121_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2197_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2197 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N4
cycloneiv_lcell_comb \Register_File|register~2198 (
// Equation(s):
// \Register_File|register~2198_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~2195_combout )))) # (!ctrl0[23] & (!ctrl0[22] & ((\Register_File|register~2197_combout ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2195_combout ),
	.datad(\Register_File|register~2197_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2198_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2198 .lut_mask = 16'hB9A8;
defparam \Register_File|register~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
cycloneiv_lcell_comb \Register_File|register~2192 (
// Equation(s):
// \Register_File|register~2192_combout  = (ctrl0[20] & ((\Register_File|register~185_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~153_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~185_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~153_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2192_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2192 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneiv_lcell_comb \Register_File|register~2193 (
// Equation(s):
// \Register_File|register~2193_combout  = (\Register_File|register~2192_combout  & ((\Register_File|register~249_q ) # ((!ctrl0[21])))) # (!\Register_File|register~2192_combout  & (((\Register_File|register~217_q  & ctrl0[21]))))

	.dataa(\Register_File|register~2192_combout ),
	.datab(\Register_File|register~249_q ),
	.datac(\Register_File|register~217_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2193_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2193 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneiv_lcell_comb \Register_File|register~2201 (
// Equation(s):
// \Register_File|register~2201_combout  = (ctrl0[22] & ((\Register_File|register~2198_combout  & (\Register_File|register~2200_combout )) # (!\Register_File|register~2198_combout  & ((\Register_File|register~2193_combout ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2198_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2200_combout ),
	.datac(\Register_File|register~2198_combout ),
	.datad(\Register_File|register~2193_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2201_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2201 .lut_mask = 16'hDAD0;
defparam \Register_File|register~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N22
cycloneiv_lcell_comb \Register_File|register~2204 (
// Equation(s):
// \Register_File|register~2204_combout  = (ctrl0[22] & ((\Register_File|register~729_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~601_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~729_q ),
	.datac(\Register_File|register~601_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2204_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2204 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N2
cycloneiv_lcell_comb \Register_File|register~2205 (
// Equation(s):
// \Register_File|register~2205_combout  = (\Register_File|register~2204_combout  & (((\Register_File|register~985_q )) # (!ctrl0[23]))) # (!\Register_File|register~2204_combout  & (ctrl0[23] & ((\Register_File|register~857_q ))))

	.dataa(\Register_File|register~2204_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~985_q ),
	.datad(\Register_File|register~857_q ),
	.cin(gnd),
	.combout(\Register_File|register~2205_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2205 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N30
cycloneiv_lcell_comb \Register_File|register~2206 (
// Equation(s):
// \Register_File|register~2206_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~665_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~537_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~537_q ),
	.datad(\Register_File|register~665_q ),
	.cin(gnd),
	.combout(\Register_File|register~2206_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2206 .lut_mask = 16'hBA98;
defparam \Register_File|register~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N20
cycloneiv_lcell_comb \Register_File|register~2207 (
// Equation(s):
// \Register_File|register~2207_combout  = (\Register_File|register~2206_combout  & (((\Register_File|register~921_q ) # (!ctrl0[23])))) # (!\Register_File|register~2206_combout  & (\Register_File|register~793_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~793_q ),
	.datab(\Register_File|register~2206_combout ),
	.datac(\Register_File|register~921_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2207_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2207 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N22
cycloneiv_lcell_comb \Register_File|register~2208 (
// Equation(s):
// \Register_File|register~2208_combout  = (ctrl0[21] & ((\Register_File|register~2205_combout ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~2207_combout  & !ctrl0[20]))))

	.dataa(\Register_File|register~2205_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~2207_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2208_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2208 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneiv_lcell_comb \Register_File|register~2209 (
// Equation(s):
// \Register_File|register~2209_combout  = (ctrl0[23] & ((\Register_File|register~889_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~633_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~889_q ),
	.datac(\Register_File|register~633_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2209_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2209 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneiv_lcell_comb \Register_File|register~2210 (
// Equation(s):
// \Register_File|register~2210_combout  = (\Register_File|register~2209_combout  & (((\Register_File|register~1017_q )) # (!ctrl0[22]))) # (!\Register_File|register~2209_combout  & (ctrl0[22] & (\Register_File|register~761_q )))

	.dataa(\Register_File|register~2209_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~761_q ),
	.datad(\Register_File|register~1017_q ),
	.cin(gnd),
	.combout(\Register_File|register~2210_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2210 .lut_mask = 16'hEA62;
defparam \Register_File|register~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneiv_lcell_comb \Register_File|register~2202 (
// Equation(s):
// \Register_File|register~2202_combout  = (ctrl0[23] & ((\Register_File|register~825_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~569_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~825_q ),
	.datac(\Register_File|register~569_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2202_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2202 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N2
cycloneiv_lcell_comb \Register_File|register~2203 (
// Equation(s):
// \Register_File|register~2203_combout  = (\Register_File|register~2202_combout  & ((\Register_File|register~953_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2202_combout  & (((\Register_File|register~697_q  & ctrl0[22]))))

	.dataa(\Register_File|register~953_q ),
	.datab(\Register_File|register~2202_combout ),
	.datac(\Register_File|register~697_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2203_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2203 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N20
cycloneiv_lcell_comb \Register_File|register~2211 (
// Equation(s):
// \Register_File|register~2211_combout  = (\Register_File|register~2208_combout  & ((\Register_File|register~2210_combout ) # ((!ctrl0[20])))) # (!\Register_File|register~2208_combout  & (((\Register_File|register~2203_combout  & ctrl0[20]))))

	.dataa(\Register_File|register~2208_combout ),
	.datab(\Register_File|register~2210_combout ),
	.datac(\Register_File|register~2203_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2211_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2211 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N18
cycloneiv_lcell_comb \Register_File|output_data_A~25 (
// Equation(s):
// \Register_File|output_data_A~25_combout  = (\Register_File|register~2201_combout  & ((\Register_File|output_data_A~0_combout ) # ((ctrl0[24] & \Register_File|register~2211_combout )))) # (!\Register_File|register~2201_combout  & (ctrl0[24] & 
// (\Register_File|register~2211_combout )))

	.dataa(\Register_File|register~2201_combout ),
	.datab(ctrl0[24]),
	.datac(\Register_File|register~2211_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~25_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~25 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N19
dffeas \Register_File|output_data_A[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[25] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N16
cycloneiv_lcell_comb \fioA[25] (
// Equation(s):
// fioA[25] = LCELL(\Register_File|output_data_A [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [25]),
	.cin(gnd),
	.combout(fioA[25]),
	.cout());
// synopsys translate_off
defparam \fioA[25] .lut_mask = 16'hFF00;
defparam \fioA[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneiv_lcell_comb \ALU|Add0~122 (
// Equation(s):
// \ALU|Add0~122_combout  = (\ALU|Add0~112_combout  & ((fioA[26] & (\ALU|Add0~121  & VCC)) # (!fioA[26] & (!\ALU|Add0~121 )))) # (!\ALU|Add0~112_combout  & ((fioA[26] & (!\ALU|Add0~121 )) # (!fioA[26] & ((\ALU|Add0~121 ) # (GND)))))
// \ALU|Add0~123  = CARRY((\ALU|Add0~112_combout  & (!fioA[26] & !\ALU|Add0~121 )) # (!\ALU|Add0~112_combout  & ((!\ALU|Add0~121 ) # (!fioA[26]))))

	.dataa(\ALU|Add0~112_combout ),
	.datab(fioA[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~121 ),
	.combout(\ALU|Add0~122_combout ),
	.cout(\ALU|Add0~123 ));
// synopsys translate_off
defparam \ALU|Add0~122 .lut_mask = 16'h9617;
defparam \ALU|Add0~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneiv_lcell_comb \ALU|Add0~111 (
// Equation(s):
// \ALU|Add0~111_combout  = (ctrl1[7] & ((fioA[26] & ((ctrl1[6]) # (dataOut_M1[26]))) # (!fioA[26] & (ctrl1[6] & dataOut_M1[26]))))

	.dataa(fioA[26]),
	.datab(ctrl1[6]),
	.datac(ctrl1[7]),
	.datad(dataOut_M1[26]),
	.cin(gnd),
	.combout(\ALU|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~111 .lut_mask = 16'hE080;
defparam \ALU|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneiv_lcell_comb \dataOut_ALU[26] (
// Equation(s):
// dataOut_ALU[26] = LCELL((\ALU|Add0~111_combout ) # ((\ALU|Add0~122_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~122_combout ),
	.datab(\ALU|Add0~111_combout ),
	.datac(ctrl1[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_ALU[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[26] .lut_mask = 16'hCECE;
defparam \dataOut_ALU[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneiv_lcell_comb \dataOut_Mult[26] (
// Equation(s):
// dataOut_Mult[26] = LCELL(\MULTIPLICADOR|U0|acc_reg [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [26]),
	.cin(gnd),
	.combout(dataOut_Mult[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[26] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneiv_lcell_comb \dataOut_D1[26] (
// Equation(s):
// dataOut_D1[26] = LCELL((ctrl1[4] & (dataOut_ALU[26])) # (!ctrl1[4] & ((dataOut_Mult[26]))))

	.dataa(dataOut_ALU[26]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[26]),
	.cin(gnd),
	.combout(dataOut_D1[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[26] .lut_mask = 16'hBB88;
defparam \dataOut_D1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \D|output_data[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[26]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[26] .is_wysiwyg = "true";
defparam \D|output_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N22
cycloneiv_lcell_comb \dataOut_D2[26] (
// Equation(s):
// dataOut_D2[26] = LCELL(\D|output_data [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [26]),
	.cin(gnd),
	.combout(dataOut_D2[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[26] .lut_mask = 16'hFF00;
defparam \dataOut_D2[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N6
cycloneiv_lcell_comb \dout[26] (
// Equation(s):
// dout[26] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(dout[26]),
	.cout());
// synopsys translate_off
defparam \dout[26] .lut_mask = 16'hFF00;
defparam \dout[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[26]~input (
	.i(Data_BUS_READ[26]),
	.ibar(gnd),
	.o(\Data_BUS_READ[26]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[26]~input .bus_hold = "false";
defparam \Data_BUS_READ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N24
cycloneiv_lcell_comb \dataOut_M3[26] (
// Equation(s):
// dataOut_M3[26] = LCELL((\CS_WB~combout  & (dout[26])) # (!\CS_WB~combout  & ((\Data_BUS_READ[26]~input_o ))))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(dout[26]),
	.datad(\Data_BUS_READ[26]~input_o ),
	.cin(gnd),
	.combout(dataOut_M3[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[26] .lut_mask = 16'hF3C0;
defparam \dataOut_M3[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N12
cycloneiv_lcell_comb \writeBack[26] (
// Equation(s):
// writeBack[26] = LCELL((ctrl3[2] & (dataOut_D2[26])) # (!ctrl3[2] & ((dataOut_M3[26]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[26]),
	.datad(dataOut_M3[26]),
	.cin(gnd),
	.combout(writeBack[26]),
	.cout());
// synopsys translate_off
defparam \writeBack[26] .lut_mask = 16'hF3C0;
defparam \writeBack[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N17
dffeas \Register_File|register~154 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~154 .is_wysiwyg = "true";
defparam \Register_File|register~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N8
cycloneiv_lcell_comb \Register_File|register~1546 (
// Equation(s):
// \Register_File|register~1546_combout  = (ctrl0[16] & (((\Register_File|register~218_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~154_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~154_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~218_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1546_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1546 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1547 (
// Equation(s):
// \Register_File|register~1547_combout  = (\Register_File|register~1546_combout  & (((\Register_File|register~250_q )) # (!ctrl0[15]))) # (!\Register_File|register~1546_combout  & (ctrl0[15] & (\Register_File|register~186_q )))

	.dataa(\Register_File|register~1546_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~186_q ),
	.datad(\Register_File|register~250_q ),
	.cin(gnd),
	.combout(\Register_File|register~1547_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1547 .lut_mask = 16'hEA62;
defparam \Register_File|register~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1548 (
// Equation(s):
// \Register_File|register~1548_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~58_q ))) # (!ctrl0[15] & (\Register_File|register~26_q ))))

	.dataa(\Register_File|register~26_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~58_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1548_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1548 .lut_mask = 16'hFC22;
defparam \Register_File|register~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1549 (
// Equation(s):
// \Register_File|register~1549_combout  = (\Register_File|register~1548_combout  & ((\Register_File|register~122_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1548_combout  & (((\Register_File|register~90_q  & ctrl0[16]))))

	.dataa(\Register_File|register~122_q ),
	.datab(\Register_File|register~1548_combout ),
	.datac(\Register_File|register~90_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1549_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1549 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneiv_lcell_comb \Register_File|register~1550 (
// Equation(s):
// \Register_File|register~1550_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~1547_combout )) # (!ctrl0[17] & ((\Register_File|register~1549_combout )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1547_combout ),
	.datad(\Register_File|register~1549_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1550_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1550 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneiv_lcell_comb \Register_File|register~1551 (
// Equation(s):
// \Register_File|register~1551_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~474_q )) # (!ctrl0[16] & ((\Register_File|register~410_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~474_q ),
	.datad(\Register_File|register~410_q ),
	.cin(gnd),
	.combout(\Register_File|register~1551_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1551 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1552 (
// Equation(s):
// \Register_File|register~1552_combout  = (ctrl0[15] & ((\Register_File|register~1551_combout  & (\Register_File|register~506_q )) # (!\Register_File|register~1551_combout  & ((\Register_File|register~442_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1551_combout ))))

	.dataa(\Register_File|register~506_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~442_q ),
	.datad(\Register_File|register~1551_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1552_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1552 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1544 (
// Equation(s):
// \Register_File|register~1544_combout  = (ctrl0[15] & (((\Register_File|register~314_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~282_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~282_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~314_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1544_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1544 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1545 (
// Equation(s):
// \Register_File|register~1545_combout  = (\Register_File|register~1544_combout  & (((\Register_File|register~378_q ) # (!ctrl0[16])))) # (!\Register_File|register~1544_combout  & (\Register_File|register~346_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~346_q ),
	.datab(\Register_File|register~1544_combout ),
	.datac(\Register_File|register~378_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1545_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1545 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1553 (
// Equation(s):
// \Register_File|register~1553_combout  = (ctrl0[18] & ((\Register_File|register~1550_combout  & (\Register_File|register~1552_combout )) # (!\Register_File|register~1550_combout  & ((\Register_File|register~1545_combout ))))) # (!ctrl0[18] & 
// (\Register_File|register~1550_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1550_combout ),
	.datac(\Register_File|register~1552_combout ),
	.datad(\Register_File|register~1545_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1553_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1553 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneiv_lcell_comb \Register_File|register~1556 (
// Equation(s):
// \Register_File|register~1556_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~698_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~570_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~698_q ),
	.datad(\Register_File|register~570_q ),
	.cin(gnd),
	.combout(\Register_File|register~1556_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1556 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1557 (
// Equation(s):
// \Register_File|register~1557_combout  = (ctrl0[18] & ((\Register_File|register~1556_combout  & (\Register_File|register~954_q )) # (!\Register_File|register~1556_combout  & ((\Register_File|register~826_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1556_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~954_q ),
	.datac(\Register_File|register~826_q ),
	.datad(\Register_File|register~1556_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1557_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1557 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N6
cycloneiv_lcell_comb \Register_File|register~1558 (
// Equation(s):
// \Register_File|register~1558_combout  = (ctrl0[18] & (((\Register_File|register~794_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~538_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~538_q ),
	.datac(\Register_File|register~794_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1558_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1558 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1559 (
// Equation(s):
// \Register_File|register~1559_combout  = (\Register_File|register~1558_combout  & ((\Register_File|register~922_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1558_combout  & (((\Register_File|register~666_q  & ctrl0[17]))))

	.dataa(\Register_File|register~1558_combout ),
	.datab(\Register_File|register~922_q ),
	.datac(\Register_File|register~666_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1559_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1559 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1560 (
// Equation(s):
// \Register_File|register~1560_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~1557_combout )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~1559_combout ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1557_combout ),
	.datad(\Register_File|register~1559_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1560_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1560 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1554 (
// Equation(s):
// \Register_File|register~1554_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~858_q ))) # (!ctrl0[18] & (\Register_File|register~602_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~602_q ),
	.datac(\Register_File|register~858_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1554_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1554 .lut_mask = 16'hFA44;
defparam \Register_File|register~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1555 (
// Equation(s):
// \Register_File|register~1555_combout  = (ctrl0[17] & ((\Register_File|register~1554_combout  & ((\Register_File|register~986_q ))) # (!\Register_File|register~1554_combout  & (\Register_File|register~730_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1554_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~730_q ),
	.datac(\Register_File|register~986_q ),
	.datad(\Register_File|register~1554_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1555_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1555 .lut_mask = 16'hF588;
defparam \Register_File|register~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1561 (
// Equation(s):
// \Register_File|register~1561_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~762_q ))) # (!ctrl0[17] & (\Register_File|register~634_q ))))

	.dataa(\Register_File|register~634_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~762_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1561_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1561 .lut_mask = 16'hFC22;
defparam \Register_File|register~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1562 (
// Equation(s):
// \Register_File|register~1562_combout  = (ctrl0[18] & ((\Register_File|register~1561_combout  & (\Register_File|register~1018_q )) # (!\Register_File|register~1561_combout  & ((\Register_File|register~890_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1561_combout ))))

	.dataa(\Register_File|register~1018_q ),
	.datab(\Register_File|register~890_q ),
	.datac(ctrl0[18]),
	.datad(\Register_File|register~1561_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1562_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1562 .lut_mask = 16'hAFC0;
defparam \Register_File|register~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1563 (
// Equation(s):
// \Register_File|register~1563_combout  = (\Register_File|register~1560_combout  & (((\Register_File|register~1562_combout )) # (!ctrl0[16]))) # (!\Register_File|register~1560_combout  & (ctrl0[16] & (\Register_File|register~1555_combout )))

	.dataa(\Register_File|register~1560_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1555_combout ),
	.datad(\Register_File|register~1562_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1563_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1563 .lut_mask = 16'hEA62;
defparam \Register_File|register~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneiv_lcell_comb \Register_File|output_data_B~27 (
// Equation(s):
// \Register_File|output_data_B~27_combout  = (\Register_File|register~1553_combout  & ((\Register_File|output_data_B~0_combout ) # ((\Register_File|register~1563_combout  & ctrl0[19])))) # (!\Register_File|register~1553_combout  & 
// (\Register_File|register~1563_combout  & ((ctrl0[19]))))

	.dataa(\Register_File|register~1553_combout ),
	.datab(\Register_File|register~1563_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(ctrl0[19]),
	.cin(gnd),
	.combout(\Register_File|output_data_B~27_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~27 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \Register_File|output_data_B[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[26] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneiv_lcell_comb \fioB[26] (
// Equation(s):
// fioB[26] = LCELL(\Register_File|output_data_B [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [26]),
	.cin(gnd),
	.combout(fioB[26]),
	.cout());
// synopsys translate_off
defparam \fioB[26] .lut_mask = 16'hFF00;
defparam \fioB[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneiv_lcell_comb \dataOut_M1[26] (
// Equation(s):
// dataOut_M1[26] = LCELL((ctrl1[8] & ((dataOut_Imm[26]))) # (!ctrl1[8] & (fioB[26])))

	.dataa(ctrl1[8]),
	.datab(fioB[26]),
	.datac(dataOut_Imm[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M1[26]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[26] .lut_mask = 16'hE4E4;
defparam \dataOut_M1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneiv_lcell_comb \ALU|Add0~112 (
// Equation(s):
// \ALU|Add0~112_combout  = ctrl1[6] $ (dataOut_M1[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[26]),
	.cin(gnd),
	.combout(\ALU|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~112 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneiv_lcell_comb \ALU|Add0~137 (
// Equation(s):
// \ALU|Add0~137_combout  = ((fioA[27] $ (\ALU|Add0~136_combout  $ (!\ALU|Add0~123 )))) # (GND)
// \ALU|Add0~138  = CARRY((fioA[27] & ((\ALU|Add0~136_combout ) # (!\ALU|Add0~123 ))) # (!fioA[27] & (\ALU|Add0~136_combout  & !\ALU|Add0~123 )))

	.dataa(fioA[27]),
	.datab(\ALU|Add0~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~123 ),
	.combout(\ALU|Add0~137_combout ),
	.cout(\ALU|Add0~138 ));
// synopsys translate_off
defparam \ALU|Add0~137 .lut_mask = 16'h698E;
defparam \ALU|Add0~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneiv_lcell_comb \ALU|Add0~145 (
// Equation(s):
// \ALU|Add0~145_combout  = (\ALU|Add0~144_combout  & ((fioA[28] & (\ALU|Add0~138  & VCC)) # (!fioA[28] & (!\ALU|Add0~138 )))) # (!\ALU|Add0~144_combout  & ((fioA[28] & (!\ALU|Add0~138 )) # (!fioA[28] & ((\ALU|Add0~138 ) # (GND)))))
// \ALU|Add0~146  = CARRY((\ALU|Add0~144_combout  & (!fioA[28] & !\ALU|Add0~138 )) # (!\ALU|Add0~144_combout  & ((!\ALU|Add0~138 ) # (!fioA[28]))))

	.dataa(\ALU|Add0~144_combout ),
	.datab(fioA[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~138 ),
	.combout(\ALU|Add0~145_combout ),
	.cout(\ALU|Add0~146 ));
// synopsys translate_off
defparam \ALU|Add0~145 .lut_mask = 16'h9617;
defparam \ALU|Add0~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneiv_lcell_comb \ALU|Add0~158 (
// Equation(s):
// \ALU|Add0~158_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[28]) # (dataOut_M1[28]))) # (!ctrl1[6] & (fioA[28] & dataOut_M1[28]))))

	.dataa(ctrl1[6]),
	.datab(fioA[28]),
	.datac(ctrl1[7]),
	.datad(dataOut_M1[28]),
	.cin(gnd),
	.combout(\ALU|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~158 .lut_mask = 16'hE080;
defparam \ALU|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneiv_lcell_comb \dataOut_ALU[28] (
// Equation(s):
// dataOut_ALU[28] = LCELL((\ALU|Add0~158_combout ) # ((\ALU|Add0~145_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~145_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~158_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[28] .lut_mask = 16'hFF0A;
defparam \dataOut_ALU[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneiv_lcell_comb \dataOut_D1[28] (
// Equation(s):
// dataOut_D1[28] = LCELL((ctrl1[4] & ((dataOut_ALU[28]))) # (!ctrl1[4] & (dataOut_Mult[28])))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_Mult[28]),
	.datad(dataOut_ALU[28]),
	.cin(gnd),
	.combout(dataOut_D1[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[28] .lut_mask = 16'hFC30;
defparam \dataOut_D1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \D|output_data[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[28]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[28] .is_wysiwyg = "true";
defparam \D|output_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N0
cycloneiv_lcell_comb \dataOut_D2[28] (
// Equation(s):
// dataOut_D2[28] = LCELL(\D|output_data [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [28]),
	.cin(gnd),
	.combout(dataOut_D2[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[28] .lut_mask = 16'hFF00;
defparam \dataOut_D2[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[28]~input (
	.i(Data_BUS_READ[28]),
	.ibar(gnd),
	.o(\Data_BUS_READ[28]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[28]~input .bus_hold = "false";
defparam \Data_BUS_READ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y50_N1
dffeas \Register_File|register~733 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~733 .is_wysiwyg = "true";
defparam \Register_File|register~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N11
dffeas \Register_File|register~605 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~605 .is_wysiwyg = "true";
defparam \Register_File|register~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N10
cycloneiv_lcell_comb \Register_File|register~2324 (
// Equation(s):
// \Register_File|register~2324_combout  = (ctrl0[22] & ((\Register_File|register~733_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~605_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~733_q ),
	.datac(\Register_File|register~605_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2324_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2324 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y51_N5
dffeas \Register_File|register~861 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~861 .is_wysiwyg = "true";
defparam \Register_File|register~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y51_N19
dffeas \Register_File|register~989 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~989 .is_wysiwyg = "true";
defparam \Register_File|register~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N18
cycloneiv_lcell_comb \Register_File|register~2325 (
// Equation(s):
// \Register_File|register~2325_combout  = (\Register_File|register~2324_combout  & (((\Register_File|register~989_q ) # (!ctrl0[23])))) # (!\Register_File|register~2324_combout  & (\Register_File|register~861_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2324_combout ),
	.datab(\Register_File|register~861_q ),
	.datac(\Register_File|register~989_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2325_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2325 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N9
dffeas \Register_File|register~669 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~669 .is_wysiwyg = "true";
defparam \Register_File|register~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N23
dffeas \Register_File|register~541 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~541 .is_wysiwyg = "true";
defparam \Register_File|register~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N22
cycloneiv_lcell_comb \Register_File|register~2326 (
// Equation(s):
// \Register_File|register~2326_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~669_q )) # (!ctrl0[22] & ((\Register_File|register~541_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~669_q ),
	.datac(\Register_File|register~541_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2326_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2326 .lut_mask = 16'hEE50;
defparam \Register_File|register~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N23
dffeas \Register_File|register~925 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~925 .is_wysiwyg = "true";
defparam \Register_File|register~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y44_N13
dffeas \Register_File|register~797 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~797 .is_wysiwyg = "true";
defparam \Register_File|register~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N22
cycloneiv_lcell_comb \Register_File|register~2327 (
// Equation(s):
// \Register_File|register~2327_combout  = (ctrl0[23] & ((\Register_File|register~2326_combout  & (\Register_File|register~925_q )) # (!\Register_File|register~2326_combout  & ((\Register_File|register~797_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2326_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2326_combout ),
	.datac(\Register_File|register~925_q ),
	.datad(\Register_File|register~797_q ),
	.cin(gnd),
	.combout(\Register_File|register~2327_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2327 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N30
cycloneiv_lcell_comb \Register_File|register~2328 (
// Equation(s):
// \Register_File|register~2328_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~2325_combout )))) # (!ctrl0[21] & (!ctrl0[20] & ((\Register_File|register~2327_combout ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2325_combout ),
	.datad(\Register_File|register~2327_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2328_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2328 .lut_mask = 16'hB9A8;
defparam \Register_File|register~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N3
dffeas \Register_File|register~829 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~829 .is_wysiwyg = "true";
defparam \Register_File|register~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N29
dffeas \Register_File|register~573 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~573 .is_wysiwyg = "true";
defparam \Register_File|register~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N28
cycloneiv_lcell_comb \Register_File|register~2322 (
// Equation(s):
// \Register_File|register~2322_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~829_q )) # (!ctrl0[23] & ((\Register_File|register~573_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~829_q ),
	.datac(\Register_File|register~573_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2322_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2322 .lut_mask = 16'hEE50;
defparam \Register_File|register~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N15
dffeas \Register_File|register~701 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~701 .is_wysiwyg = "true";
defparam \Register_File|register~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N5
dffeas \Register_File|register~957 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~957 .is_wysiwyg = "true";
defparam \Register_File|register~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N14
cycloneiv_lcell_comb \Register_File|register~2323 (
// Equation(s):
// \Register_File|register~2323_combout  = (ctrl0[22] & ((\Register_File|register~2322_combout  & ((\Register_File|register~957_q ))) # (!\Register_File|register~2322_combout  & (\Register_File|register~701_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2322_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2322_combout ),
	.datac(\Register_File|register~701_q ),
	.datad(\Register_File|register~957_q ),
	.cin(gnd),
	.combout(\Register_File|register~2323_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2323 .lut_mask = 16'hEC64;
defparam \Register_File|register~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N9
dffeas \Register_File|register~1021 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1021 .is_wysiwyg = "true";
defparam \Register_File|register~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N27
dffeas \Register_File|register~765 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~765 .is_wysiwyg = "true";
defparam \Register_File|register~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N27
dffeas \Register_File|register~637 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~637 .is_wysiwyg = "true";
defparam \Register_File|register~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N21
dffeas \Register_File|register~893 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~893 .is_wysiwyg = "true";
defparam \Register_File|register~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2329 (
// Equation(s):
// \Register_File|register~2329_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~893_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~637_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~637_q ),
	.datad(\Register_File|register~893_q ),
	.cin(gnd),
	.combout(\Register_File|register~2329_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2329 .lut_mask = 16'hBA98;
defparam \Register_File|register~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2330 (
// Equation(s):
// \Register_File|register~2330_combout  = (ctrl0[22] & ((\Register_File|register~2329_combout  & (\Register_File|register~1021_q )) # (!\Register_File|register~2329_combout  & ((\Register_File|register~765_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2329_combout ))))

	.dataa(\Register_File|register~1021_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~765_q ),
	.datad(\Register_File|register~2329_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2330_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2330 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N0
cycloneiv_lcell_comb \Register_File|register~2331 (
// Equation(s):
// \Register_File|register~2331_combout  = (\Register_File|register~2328_combout  & (((\Register_File|register~2330_combout )) # (!ctrl0[20]))) # (!\Register_File|register~2328_combout  & (ctrl0[20] & (\Register_File|register~2323_combout )))

	.dataa(\Register_File|register~2328_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2323_combout ),
	.datad(\Register_File|register~2330_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2331_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2331 .lut_mask = 16'hEA62;
defparam \Register_File|register~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N15
dffeas \Register_File|register~413 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~413 .is_wysiwyg = "true";
defparam \Register_File|register~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N3
dffeas \Register_File|register~445 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~445 .is_wysiwyg = "true";
defparam \Register_File|register~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
cycloneiv_lcell_comb \Register_File|register~2319 (
// Equation(s):
// \Register_File|register~2319_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~445_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~413_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~413_q ),
	.datad(\Register_File|register~445_q ),
	.cin(gnd),
	.combout(\Register_File|register~2319_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2319 .lut_mask = 16'hBA98;
defparam \Register_File|register~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N13
dffeas \Register_File|register~509 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~509 .is_wysiwyg = "true";
defparam \Register_File|register~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N5
dffeas \Register_File|register~477 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~477 .is_wysiwyg = "true";
defparam \Register_File|register~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneiv_lcell_comb \Register_File|register~2320 (
// Equation(s):
// \Register_File|register~2320_combout  = (ctrl0[21] & ((\Register_File|register~2319_combout  & (\Register_File|register~509_q )) # (!\Register_File|register~2319_combout  & ((\Register_File|register~477_q ))))) # (!ctrl0[21] & 
// (\Register_File|register~2319_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2319_combout ),
	.datac(\Register_File|register~509_q ),
	.datad(\Register_File|register~477_q ),
	.cin(gnd),
	.combout(\Register_File|register~2320_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2320 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N23
dffeas \Register_File|register~253 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~253 .is_wysiwyg = "true";
defparam \Register_File|register~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N25
dffeas \Register_File|register~189 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~189 .is_wysiwyg = "true";
defparam \Register_File|register~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneiv_lcell_comb \Register_File|register~2312 (
// Equation(s):
// \Register_File|register~2312_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~189_q ))) # (!ctrl0[20] & (\Register_File|register~157_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~157_q ),
	.datad(\Register_File|register~189_q ),
	.cin(gnd),
	.combout(\Register_File|register~2312_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2312 .lut_mask = 16'hDC98;
defparam \Register_File|register~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N19
dffeas \Register_File|register~221 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~221 .is_wysiwyg = "true";
defparam \Register_File|register~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneiv_lcell_comb \Register_File|register~2313 (
// Equation(s):
// \Register_File|register~2313_combout  = (\Register_File|register~2312_combout  & ((\Register_File|register~253_q ) # ((!ctrl0[21])))) # (!\Register_File|register~2312_combout  & (((\Register_File|register~221_q  & ctrl0[21]))))

	.dataa(\Register_File|register~253_q ),
	.datab(\Register_File|register~2312_combout ),
	.datac(\Register_File|register~221_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2313_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2313 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N11
dffeas \Register_File|register~29 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~29 .is_wysiwyg = "true";
defparam \Register_File|register~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N29
dffeas \Register_File|register~93 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~93 .is_wysiwyg = "true";
defparam \Register_File|register~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneiv_lcell_comb \Register_File|register~2316 (
// Equation(s):
// \Register_File|register~2316_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~93_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~29_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~29_q ),
	.datad(\Register_File|register~93_q ),
	.cin(gnd),
	.combout(\Register_File|register~2316_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2316 .lut_mask = 16'hBA98;
defparam \Register_File|register~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N25
dffeas \Register_File|register~61 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~61 .is_wysiwyg = "true";
defparam \Register_File|register~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N31
dffeas \Register_File|register~125 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~125 .is_wysiwyg = "true";
defparam \Register_File|register~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneiv_lcell_comb \Register_File|register~2317 (
// Equation(s):
// \Register_File|register~2317_combout  = (\Register_File|register~2316_combout  & (((\Register_File|register~125_q ) # (!ctrl0[20])))) # (!\Register_File|register~2316_combout  & (\Register_File|register~61_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2316_combout ),
	.datab(\Register_File|register~61_q ),
	.datac(\Register_File|register~125_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2317_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2317 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N27
dffeas \Register_File|register~285 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~285 .is_wysiwyg = "true";
defparam \Register_File|register~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N25
dffeas \Register_File|register~349 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~349 .is_wysiwyg = "true";
defparam \Register_File|register~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneiv_lcell_comb \Register_File|register~2314 (
// Equation(s):
// \Register_File|register~2314_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~349_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~285_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~285_q ),
	.datad(\Register_File|register~349_q ),
	.cin(gnd),
	.combout(\Register_File|register~2314_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2314 .lut_mask = 16'hBA98;
defparam \Register_File|register~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N21
dffeas \Register_File|register~381 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~381 .is_wysiwyg = "true";
defparam \Register_File|register~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N21
dffeas \Register_File|register~317 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~317 .is_wysiwyg = "true";
defparam \Register_File|register~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneiv_lcell_comb \Register_File|register~2315 (
// Equation(s):
// \Register_File|register~2315_combout  = (\Register_File|register~2314_combout  & (((\Register_File|register~381_q )) # (!ctrl0[20]))) # (!\Register_File|register~2314_combout  & (ctrl0[20] & ((\Register_File|register~317_q ))))

	.dataa(\Register_File|register~2314_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~381_q ),
	.datad(\Register_File|register~317_q ),
	.cin(gnd),
	.combout(\Register_File|register~2315_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2315 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneiv_lcell_comb \Register_File|register~2318 (
// Equation(s):
// \Register_File|register~2318_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~2315_combout ))) # (!ctrl0[23] & (\Register_File|register~2317_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2317_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~2315_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2318_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2318 .lut_mask = 16'hF4A4;
defparam \Register_File|register~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneiv_lcell_comb \Register_File|register~2321 (
// Equation(s):
// \Register_File|register~2321_combout  = (\Register_File|register~2318_combout  & ((\Register_File|register~2320_combout ) # ((!ctrl0[22])))) # (!\Register_File|register~2318_combout  & (((\Register_File|register~2313_combout  & ctrl0[22]))))

	.dataa(\Register_File|register~2320_combout ),
	.datab(\Register_File|register~2313_combout ),
	.datac(\Register_File|register~2318_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2321_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2321 .lut_mask = 16'hACF0;
defparam \Register_File|register~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneiv_lcell_comb \Register_File|output_data_A~31 (
// Equation(s):
// \Register_File|output_data_A~31_combout  = (ctrl0[24] & ((\Register_File|register~2331_combout ) # ((\Register_File|register~2321_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (((\Register_File|register~2321_combout  & 
// \Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2331_combout ),
	.datac(\Register_File|register~2321_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~31_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~31 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \Register_File|output_data_A[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[29] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneiv_lcell_comb \fioA[29] (
// Equation(s):
// fioA[29] = LCELL(\Register_File|output_data_A [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [29]),
	.cin(gnd),
	.combout(fioA[29]),
	.cout());
// synopsys translate_off
defparam \fioA[29] .lut_mask = 16'hFF00;
defparam \fioA[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneiv_lcell_comb \dataOut_M1[29] (
// Equation(s):
// dataOut_M1[29] = LCELL((ctrl1[8] & (dataOut_Imm[29])) # (!ctrl1[8] & ((fioB[29]))))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(dataOut_Imm[29]),
	.datad(fioB[29]),
	.cin(gnd),
	.combout(dataOut_M1[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[29] .lut_mask = 16'hF3C0;
defparam \dataOut_M1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneiv_lcell_comb \ALU|Add0~143 (
// Equation(s):
// \ALU|Add0~143_combout  = ctrl1[6] $ (dataOut_M1[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[29]),
	.cin(gnd),
	.combout(\ALU|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~143 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneiv_lcell_comb \ALU|Add0~147 (
// Equation(s):
// \ALU|Add0~147_combout  = ((fioA[29] $ (\ALU|Add0~143_combout  $ (!\ALU|Add0~146 )))) # (GND)
// \ALU|Add0~148  = CARRY((fioA[29] & ((\ALU|Add0~143_combout ) # (!\ALU|Add0~146 ))) # (!fioA[29] & (\ALU|Add0~143_combout  & !\ALU|Add0~146 )))

	.dataa(fioA[29]),
	.datab(\ALU|Add0~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~146 ),
	.combout(\ALU|Add0~147_combout ),
	.cout(\ALU|Add0~148 ));
// synopsys translate_off
defparam \ALU|Add0~147 .lut_mask = 16'h698E;
defparam \ALU|Add0~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneiv_lcell_comb \ALU|Add0~156 (
// Equation(s):
// \ALU|Add0~156_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[29]) # (fioA[29]))) # (!ctrl1[6] & (dataOut_M1[29] & fioA[29]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(dataOut_M1[29]),
	.datad(fioA[29]),
	.cin(gnd),
	.combout(\ALU|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~156 .lut_mask = 16'hC880;
defparam \ALU|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneiv_lcell_comb \dataOut_ALU[29] (
// Equation(s):
// dataOut_ALU[29] = LCELL((\ALU|Add0~156_combout ) # ((!ctrl1[7] & \ALU|Add0~147_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~147_combout ),
	.datad(\ALU|Add0~156_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[29] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneiv_lcell_comb \dataOut_Mult[29] (
// Equation(s):
// dataOut_Mult[29] = LCELL(\MULTIPLICADOR|U0|acc_reg [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [29]),
	.cin(gnd),
	.combout(dataOut_Mult[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[29] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneiv_lcell_comb \dataOut_D1[29] (
// Equation(s):
// dataOut_D1[29] = LCELL((ctrl1[4] & (dataOut_ALU[29])) # (!ctrl1[4] & ((dataOut_Mult[29]))))

	.dataa(dataOut_ALU[29]),
	.datab(ctrl1[4]),
	.datac(dataOut_Mult[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D1[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[29] .lut_mask = 16'hB8B8;
defparam \dataOut_D1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \D|output_data[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[29]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[29] .is_wysiwyg = "true";
defparam \D|output_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneiv_lcell_comb \dataOut_D2[29] (
// Equation(s):
// dataOut_D2[29] = LCELL(\D|output_data [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [29]),
	.cin(gnd),
	.combout(dataOut_D2[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[29] .lut_mask = 16'hFF00;
defparam \dataOut_D2[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[29]~input (
	.i(Data_BUS_READ[29]),
	.ibar(gnd),
	.o(\Data_BUS_READ[29]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[29]~input .bus_hold = "false";
defparam \Data_BUS_READ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[31]~input (
	.i(Data_BUS_READ[31]),
	.ibar(gnd),
	.o(\Data_BUS_READ[31]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[31]~input .bus_hold = "false";
defparam \Data_BUS_READ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y43_N0
cycloneiv_ram_block \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\ADDR_Decoding|iWE~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,fioB[31],fioB[30],fioB[29],fioB[28],fioB[27]}),
	.portaaddr({addressCorrection_mem2[9],addressCorrection_mem2[8],addressCorrection_mem2[7],addressCorrection_mem2[6],addressCorrection_mem2[5],addressCorrection_mem2[4],addressCorrection_mem2[3],addressCorrection_mem2[2],addressCorrection_mem2[1],addressCorrection_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Data.hex";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|ALTSYNCRAM";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneiv_lcell_comb \dout[31] (
// Equation(s):
// dout[31] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(dout[31]),
	.cout());
// synopsys translate_off
defparam \dout[31] .lut_mask = 16'hFF00;
defparam \dout[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneiv_lcell_comb \dataOut_M3[31] (
// Equation(s):
// dataOut_M3[31] = LCELL((\CS_WB~combout  & ((dout[31]))) # (!\CS_WB~combout  & (\Data_BUS_READ[31]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[31]~input_o ),
	.datac(\CS_WB~combout ),
	.datad(dout[31]),
	.cin(gnd),
	.combout(dataOut_M3[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[31] .lut_mask = 16'hFC0C;
defparam \dataOut_M3[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N29
dffeas \Register_File|register~319 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~319 .is_wysiwyg = "true";
defparam \Register_File|register~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N7
dffeas \Register_File|register~383 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~383 .is_wysiwyg = "true";
defparam \Register_File|register~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N7
dffeas \Register_File|register~287 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~287 .is_wysiwyg = "true";
defparam \Register_File|register~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N31
dffeas \Register_File|register~351 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~351 .is_wysiwyg = "true";
defparam \Register_File|register~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneiv_lcell_comb \Register_File|register~2274 (
// Equation(s):
// \Register_File|register~2274_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~351_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~287_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~287_q ),
	.datad(\Register_File|register~351_q ),
	.cin(gnd),
	.combout(\Register_File|register~2274_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2274 .lut_mask = 16'hBA98;
defparam \Register_File|register~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneiv_lcell_comb \Register_File|register~2275 (
// Equation(s):
// \Register_File|register~2275_combout  = (ctrl0[20] & ((\Register_File|register~2274_combout  & ((\Register_File|register~383_q ))) # (!\Register_File|register~2274_combout  & (\Register_File|register~319_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2274_combout ))))

	.dataa(\Register_File|register~319_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~383_q ),
	.datad(\Register_File|register~2274_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2275_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2275 .lut_mask = 16'hF388;
defparam \Register_File|register~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N1
dffeas \Register_File|register~31 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~31 .is_wysiwyg = "true";
defparam \Register_File|register~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N25
dffeas \Register_File|register~95 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~95 .is_wysiwyg = "true";
defparam \Register_File|register~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
cycloneiv_lcell_comb \Register_File|register~2276 (
// Equation(s):
// \Register_File|register~2276_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~95_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~31_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~31_q ),
	.datad(\Register_File|register~95_q ),
	.cin(gnd),
	.combout(\Register_File|register~2276_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2276 .lut_mask = 16'hBA98;
defparam \Register_File|register~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N29
dffeas \Register_File|register~63 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~63 .is_wysiwyg = "true";
defparam \Register_File|register~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N9
dffeas \Register_File|register~127 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~127 .is_wysiwyg = "true";
defparam \Register_File|register~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneiv_lcell_comb \Register_File|register~2277 (
// Equation(s):
// \Register_File|register~2277_combout  = (\Register_File|register~2276_combout  & (((\Register_File|register~127_q ) # (!ctrl0[20])))) # (!\Register_File|register~2276_combout  & (\Register_File|register~63_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2276_combout ),
	.datab(\Register_File|register~63_q ),
	.datac(\Register_File|register~127_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2277_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2277 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneiv_lcell_comb \Register_File|register~2278 (
// Equation(s):
// \Register_File|register~2278_combout  = (ctrl0[23] & ((\Register_File|register~2275_combout ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~2277_combout  & !ctrl0[22]))))

	.dataa(\Register_File|register~2275_combout ),
	.datab(\Register_File|register~2277_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2278_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2278 .lut_mask = 16'hF0AC;
defparam \Register_File|register~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N11
dffeas \Register_File|register~255 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~255 .is_wysiwyg = "true";
defparam \Register_File|register~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N27
dffeas \Register_File|register~223 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~223 .is_wysiwyg = "true";
defparam \Register_File|register~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N13
dffeas \Register_File|register~159 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~159 .is_wysiwyg = "true";
defparam \Register_File|register~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N17
dffeas \Register_File|register~191 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~191 .is_wysiwyg = "true";
defparam \Register_File|register~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneiv_lcell_comb \Register_File|register~2272 (
// Equation(s):
// \Register_File|register~2272_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~191_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~159_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~159_q ),
	.datad(\Register_File|register~191_q ),
	.cin(gnd),
	.combout(\Register_File|register~2272_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2272 .lut_mask = 16'hBA98;
defparam \Register_File|register~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N26
cycloneiv_lcell_comb \Register_File|register~2273 (
// Equation(s):
// \Register_File|register~2273_combout  = (ctrl0[21] & ((\Register_File|register~2272_combout  & (\Register_File|register~255_q )) # (!\Register_File|register~2272_combout  & ((\Register_File|register~223_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2272_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~255_q ),
	.datac(\Register_File|register~223_q ),
	.datad(\Register_File|register~2272_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2273_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2273 .lut_mask = 16'hDDA0;
defparam \Register_File|register~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N21
dffeas \Register_File|register~479 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~479 .is_wysiwyg = "true";
defparam \Register_File|register~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N7
dffeas \Register_File|register~511 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~511 .is_wysiwyg = "true";
defparam \Register_File|register~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N27
dffeas \Register_File|register~415 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~415 .is_wysiwyg = "true";
defparam \Register_File|register~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N19
dffeas \Register_File|register~447 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~447 .is_wysiwyg = "true";
defparam \Register_File|register~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
cycloneiv_lcell_comb \Register_File|register~2279 (
// Equation(s):
// \Register_File|register~2279_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~447_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~415_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~415_q ),
	.datad(\Register_File|register~447_q ),
	.cin(gnd),
	.combout(\Register_File|register~2279_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2279 .lut_mask = 16'hBA98;
defparam \Register_File|register~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneiv_lcell_comb \Register_File|register~2280 (
// Equation(s):
// \Register_File|register~2280_combout  = (ctrl0[21] & ((\Register_File|register~2279_combout  & ((\Register_File|register~511_q ))) # (!\Register_File|register~2279_combout  & (\Register_File|register~479_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2279_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~479_q ),
	.datac(\Register_File|register~511_q ),
	.datad(\Register_File|register~2279_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2280_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2280 .lut_mask = 16'hF588;
defparam \Register_File|register~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneiv_lcell_comb \Register_File|register~2281 (
// Equation(s):
// \Register_File|register~2281_combout  = (ctrl0[22] & ((\Register_File|register~2278_combout  & ((\Register_File|register~2280_combout ))) # (!\Register_File|register~2278_combout  & (\Register_File|register~2273_combout )))) # (!ctrl0[22] & 
// (\Register_File|register~2278_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2278_combout ),
	.datac(\Register_File|register~2273_combout ),
	.datad(\Register_File|register~2280_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2281_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2281 .lut_mask = 16'hEC64;
defparam \Register_File|register~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N17
dffeas \Register_File|register~575 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~575 .is_wysiwyg = "true";
defparam \Register_File|register~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N29
dffeas \Register_File|register~831 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~831 .is_wysiwyg = "true";
defparam \Register_File|register~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N16
cycloneiv_lcell_comb \Register_File|register~2282 (
// Equation(s):
// \Register_File|register~2282_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~831_q ))) # (!ctrl0[23] & (\Register_File|register~575_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~575_q ),
	.datad(\Register_File|register~831_q ),
	.cin(gnd),
	.combout(\Register_File|register~2282_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2282 .lut_mask = 16'hDC98;
defparam \Register_File|register~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N11
dffeas \Register_File|register~703 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~703 .is_wysiwyg = "true";
defparam \Register_File|register~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N19
dffeas \Register_File|register~959 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~959 .is_wysiwyg = "true";
defparam \Register_File|register~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N10
cycloneiv_lcell_comb \Register_File|register~2283 (
// Equation(s):
// \Register_File|register~2283_combout  = (ctrl0[22] & ((\Register_File|register~2282_combout  & ((\Register_File|register~959_q ))) # (!\Register_File|register~2282_combout  & (\Register_File|register~703_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2282_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2282_combout ),
	.datac(\Register_File|register~703_q ),
	.datad(\Register_File|register~959_q ),
	.cin(gnd),
	.combout(\Register_File|register~2283_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2283 .lut_mask = 16'hEC64;
defparam \Register_File|register~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N7
dffeas \Register_File|register~607 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~607 .is_wysiwyg = "true";
defparam \Register_File|register~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y50_N21
dffeas \Register_File|register~735 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~735 .is_wysiwyg = "true";
defparam \Register_File|register~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N6
cycloneiv_lcell_comb \Register_File|register~2284 (
// Equation(s):
// \Register_File|register~2284_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~735_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~607_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~607_q ),
	.datad(\Register_File|register~735_q ),
	.cin(gnd),
	.combout(\Register_File|register~2284_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2284 .lut_mask = 16'hBA98;
defparam \Register_File|register~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N13
dffeas \Register_File|register~863 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~863 .is_wysiwyg = "true";
defparam \Register_File|register~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N10
cycloneiv_lcell_comb \Register_File|register~2285 (
// Equation(s):
// \Register_File|register~2285_combout  = (\Register_File|register~2284_combout  & (((\Register_File|register~991_q )) # (!ctrl0[23]))) # (!\Register_File|register~2284_combout  & (ctrl0[23] & ((\Register_File|register~863_q ))))

	.dataa(\Register_File|register~2284_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~991_q ),
	.datad(\Register_File|register~863_q ),
	.cin(gnd),
	.combout(\Register_File|register~2285_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2285 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N29
dffeas \Register_File|register~799 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~799 .is_wysiwyg = "true";
defparam \Register_File|register~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y49_N11
dffeas \Register_File|register~927 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~927 .is_wysiwyg = "true";
defparam \Register_File|register~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N29
dffeas \Register_File|register~671 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~671 .is_wysiwyg = "true";
defparam \Register_File|register~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y51_N27
dffeas \Register_File|register~543 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~543 .is_wysiwyg = "true";
defparam \Register_File|register~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
cycloneiv_lcell_comb \Register_File|register~2286 (
// Equation(s):
// \Register_File|register~2286_combout  = (ctrl0[22] & ((\Register_File|register~671_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~543_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~671_q ),
	.datac(\Register_File|register~543_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2286_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2286 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N10
cycloneiv_lcell_comb \Register_File|register~2287 (
// Equation(s):
// \Register_File|register~2287_combout  = (ctrl0[23] & ((\Register_File|register~2286_combout  & ((\Register_File|register~927_q ))) # (!\Register_File|register~2286_combout  & (\Register_File|register~799_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2286_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~799_q ),
	.datac(\Register_File|register~927_q ),
	.datad(\Register_File|register~2286_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2287_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2287 .lut_mask = 16'hF588;
defparam \Register_File|register~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N4
cycloneiv_lcell_comb \Register_File|register~2288 (
// Equation(s):
// \Register_File|register~2288_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~2285_combout )))) # (!ctrl0[21] & (!ctrl0[20] & ((\Register_File|register~2287_combout ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2285_combout ),
	.datad(\Register_File|register~2287_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2288_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2288 .lut_mask = 16'hB9A8;
defparam \Register_File|register~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \Register_File|register~1023 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1023 .is_wysiwyg = "true";
defparam \Register_File|register~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N15
dffeas \Register_File|register~639 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~639 .is_wysiwyg = "true";
defparam \Register_File|register~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N9
dffeas \Register_File|register~895 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~895 .is_wysiwyg = "true";
defparam \Register_File|register~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneiv_lcell_comb \Register_File|register~2289 (
// Equation(s):
// \Register_File|register~2289_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~895_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~639_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~639_q ),
	.datad(\Register_File|register~895_q ),
	.cin(gnd),
	.combout(\Register_File|register~2289_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2289 .lut_mask = 16'hBA98;
defparam \Register_File|register~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \Register_File|register~767 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~767 .is_wysiwyg = "true";
defparam \Register_File|register~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneiv_lcell_comb \Register_File|register~2290 (
// Equation(s):
// \Register_File|register~2290_combout  = (\Register_File|register~2289_combout  & ((\Register_File|register~1023_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2289_combout  & (((\Register_File|register~767_q  & ctrl0[22]))))

	.dataa(\Register_File|register~1023_q ),
	.datab(\Register_File|register~2289_combout ),
	.datac(\Register_File|register~767_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2290_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2290 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneiv_lcell_comb \Register_File|register~2291 (
// Equation(s):
// \Register_File|register~2291_combout  = (\Register_File|register~2288_combout  & (((\Register_File|register~2290_combout ) # (!ctrl0[20])))) # (!\Register_File|register~2288_combout  & (\Register_File|register~2283_combout  & (ctrl0[20])))

	.dataa(\Register_File|register~2283_combout ),
	.datab(\Register_File|register~2288_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~2290_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2291_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2291 .lut_mask = 16'hEC2C;
defparam \Register_File|register~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneiv_lcell_comb \Register_File|output_data_A~29 (
// Equation(s):
// \Register_File|output_data_A~29_combout  = (ctrl0[24] & ((\Register_File|register~2291_combout ) # ((\Register_File|register~2281_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~2281_combout  & 
// ((\Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2281_combout ),
	.datac(\Register_File|register~2291_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~29_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~29 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N29
dffeas \Register_File|output_data_A[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[31] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneiv_lcell_comb \fioA[31] (
// Equation(s):
// fioA[31] = LCELL(\Register_File|output_data_A [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [31]),
	.cin(gnd),
	.combout(fioA[31]),
	.cout());
// synopsys translate_off
defparam \fioA[31] .lut_mask = 16'hFF00;
defparam \fioA[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneiv_lcell_comb \dataOut_M1[31] (
// Equation(s):
// dataOut_M1[31] = LCELL((ctrl1[8] & (dataOut_Imm[31])) # (!ctrl1[8] & ((fioB[31]))))

	.dataa(dataOut_Imm[31]),
	.datab(gnd),
	.datac(fioB[31]),
	.datad(ctrl1[8]),
	.cin(gnd),
	.combout(dataOut_M1[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[31] .lut_mask = 16'hAAF0;
defparam \dataOut_M1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneiv_lcell_comb \ALU|Add0~140 (
// Equation(s):
// \ALU|Add0~140_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[31]) # (dataOut_M1[31]))) # (!ctrl1[6] & (fioA[31] & dataOut_M1[31]))))

	.dataa(ctrl1[6]),
	.datab(fioA[31]),
	.datac(ctrl1[7]),
	.datad(dataOut_M1[31]),
	.cin(gnd),
	.combout(\ALU|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~140 .lut_mask = 16'hE080;
defparam \ALU|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneiv_lcell_comb \ALU|Add0~141 (
// Equation(s):
// \ALU|Add0~141_combout  = dataOut_M1[31] $ (ctrl1[6])

	.dataa(gnd),
	.datab(dataOut_M1[31]),
	.datac(ctrl1[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~141 .lut_mask = 16'h3C3C;
defparam \ALU|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \Register_File|register~414 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~414 .is_wysiwyg = "true";
defparam \Register_File|register~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N31
dffeas \Register_File|register~478 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~478 .is_wysiwyg = "true";
defparam \Register_File|register~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
cycloneiv_lcell_comb \Register_File|register~2299 (
// Equation(s):
// \Register_File|register~2299_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~478_q ))) # (!ctrl0[21] & (\Register_File|register~414_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~414_q ),
	.datad(\Register_File|register~478_q ),
	.cin(gnd),
	.combout(\Register_File|register~2299_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2299 .lut_mask = 16'hDC98;
defparam \Register_File|register~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N11
dffeas \Register_File|register~510 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~510 .is_wysiwyg = "true";
defparam \Register_File|register~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N29
dffeas \Register_File|register~446 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~446 .is_wysiwyg = "true";
defparam \Register_File|register~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneiv_lcell_comb \Register_File|register~2300 (
// Equation(s):
// \Register_File|register~2300_combout  = (\Register_File|register~2299_combout  & (((\Register_File|register~510_q )) # (!ctrl0[20]))) # (!\Register_File|register~2299_combout  & (ctrl0[20] & ((\Register_File|register~446_q ))))

	.dataa(\Register_File|register~2299_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~510_q ),
	.datad(\Register_File|register~446_q ),
	.cin(gnd),
	.combout(\Register_File|register~2300_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2300 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N1
dffeas \Register_File|register~318 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~318 .is_wysiwyg = "true";
defparam \Register_File|register~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N9
dffeas \Register_File|register~286 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~286 .is_wysiwyg = "true";
defparam \Register_File|register~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneiv_lcell_comb \Register_File|register~2292 (
// Equation(s):
// \Register_File|register~2292_combout  = (ctrl0[20] & ((\Register_File|register~318_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~286_q  & !ctrl0[21]))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~318_q ),
	.datac(\Register_File|register~286_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2292_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2292 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N23
dffeas \Register_File|register~350 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~350 .is_wysiwyg = "true";
defparam \Register_File|register~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N7
dffeas \Register_File|register~382 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~382 .is_wysiwyg = "true";
defparam \Register_File|register~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneiv_lcell_comb \Register_File|register~2293 (
// Equation(s):
// \Register_File|register~2293_combout  = (ctrl0[21] & ((\Register_File|register~2292_combout  & ((\Register_File|register~382_q ))) # (!\Register_File|register~2292_combout  & (\Register_File|register~350_q )))) # (!ctrl0[21] & 
// (\Register_File|register~2292_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2292_combout ),
	.datac(\Register_File|register~350_q ),
	.datad(\Register_File|register~382_q ),
	.cin(gnd),
	.combout(\Register_File|register~2293_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2293 .lut_mask = 16'hEC64;
defparam \Register_File|register~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N5
dffeas \Register_File|register~190 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~190 .is_wysiwyg = "true";
defparam \Register_File|register~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y52_N19
dffeas \Register_File|register~158 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~158 .is_wysiwyg = "true";
defparam \Register_File|register~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y52_N29
dffeas \Register_File|register~222 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~222 .is_wysiwyg = "true";
defparam \Register_File|register~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
cycloneiv_lcell_comb \Register_File|register~2294 (
// Equation(s):
// \Register_File|register~2294_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~222_q ))) # (!ctrl0[21] & (\Register_File|register~158_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~158_q ),
	.datad(\Register_File|register~222_q ),
	.cin(gnd),
	.combout(\Register_File|register~2294_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2294 .lut_mask = 16'hDC98;
defparam \Register_File|register~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
cycloneiv_lcell_comb \Register_File|register~2295 (
// Equation(s):
// \Register_File|register~2295_combout  = (ctrl0[20] & ((\Register_File|register~2294_combout  & ((\Register_File|register~254_q ))) # (!\Register_File|register~2294_combout  & (\Register_File|register~190_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2294_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~190_q ),
	.datac(\Register_File|register~254_q ),
	.datad(\Register_File|register~2294_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2295_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2295 .lut_mask = 16'hF588;
defparam \Register_File|register~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \Register_File|register~30 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~30 .is_wysiwyg = "true";
defparam \Register_File|register~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N29
dffeas \Register_File|register~62 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~62 .is_wysiwyg = "true";
defparam \Register_File|register~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2296 (
// Equation(s):
// \Register_File|register~2296_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~62_q ))) # (!ctrl0[20] & (\Register_File|register~30_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~30_q ),
	.datad(\Register_File|register~62_q ),
	.cin(gnd),
	.combout(\Register_File|register~2296_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2296 .lut_mask = 16'hDC98;
defparam \Register_File|register~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \Register_File|register~126 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~126 .is_wysiwyg = "true";
defparam \Register_File|register~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N17
dffeas \Register_File|register~94 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~94 .is_wysiwyg = "true";
defparam \Register_File|register~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneiv_lcell_comb \Register_File|register~2297 (
// Equation(s):
// \Register_File|register~2297_combout  = (\Register_File|register~2296_combout  & (((\Register_File|register~126_q )) # (!ctrl0[21]))) # (!\Register_File|register~2296_combout  & (ctrl0[21] & ((\Register_File|register~94_q ))))

	.dataa(\Register_File|register~2296_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~126_q ),
	.datad(\Register_File|register~94_q ),
	.cin(gnd),
	.combout(\Register_File|register~2297_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2297 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneiv_lcell_comb \Register_File|register~2298 (
// Equation(s):
// \Register_File|register~2298_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~2295_combout )))) # (!ctrl0[22] & (!ctrl0[23] & ((\Register_File|register~2297_combout ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~2295_combout ),
	.datad(\Register_File|register~2297_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2298_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2298 .lut_mask = 16'hB9A8;
defparam \Register_File|register~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneiv_lcell_comb \Register_File|register~2301 (
// Equation(s):
// \Register_File|register~2301_combout  = (ctrl0[23] & ((\Register_File|register~2298_combout  & (\Register_File|register~2300_combout )) # (!\Register_File|register~2298_combout  & ((\Register_File|register~2293_combout ))))) # (!ctrl0[23] & 
// (((\Register_File|register~2298_combout ))))

	.dataa(\Register_File|register~2300_combout ),
	.datab(\Register_File|register~2293_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~2298_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2301_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2301 .lut_mask = 16'hAFC0;
defparam \Register_File|register~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N5
dffeas \Register_File|register~766 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~766 .is_wysiwyg = "true";
defparam \Register_File|register~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N7
dffeas \Register_File|register~638 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~638 .is_wysiwyg = "true";
defparam \Register_File|register~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneiv_lcell_comb \Register_File|register~2309 (
// Equation(s):
// \Register_File|register~2309_combout  = (ctrl0[22] & ((\Register_File|register~766_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~638_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~766_q ),
	.datac(\Register_File|register~638_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2309_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2309 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N19
dffeas \Register_File|register~894 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~894 .is_wysiwyg = "true";
defparam \Register_File|register~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N25
dffeas \Register_File|register~1022 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~1022 .is_wysiwyg = "true";
defparam \Register_File|register~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneiv_lcell_comb \Register_File|register~2310 (
// Equation(s):
// \Register_File|register~2310_combout  = (\Register_File|register~2309_combout  & (((\Register_File|register~1022_q )) # (!ctrl0[23]))) # (!\Register_File|register~2309_combout  & (ctrl0[23] & (\Register_File|register~894_q )))

	.dataa(\Register_File|register~2309_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~894_q ),
	.datad(\Register_File|register~1022_q ),
	.cin(gnd),
	.combout(\Register_File|register~2310_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2310 .lut_mask = 16'hEA62;
defparam \Register_File|register~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N13
dffeas \Register_File|register~670 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~670 .is_wysiwyg = "true";
defparam \Register_File|register~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N23
dffeas \Register_File|register~798 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~798 .is_wysiwyg = "true";
defparam \Register_File|register~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N1
dffeas \Register_File|register~542 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~542 .is_wysiwyg = "true";
defparam \Register_File|register~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
cycloneiv_lcell_comb \Register_File|register~2306 (
// Equation(s):
// \Register_File|register~2306_combout  = (ctrl0[23] & ((\Register_File|register~798_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~542_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~798_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~542_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2306_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2306 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N7
dffeas \Register_File|register~926 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~926 .is_wysiwyg = "true";
defparam \Register_File|register~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2307 (
// Equation(s):
// \Register_File|register~2307_combout  = (\Register_File|register~2306_combout  & (((\Register_File|register~926_q ) # (!ctrl0[22])))) # (!\Register_File|register~2306_combout  & (\Register_File|register~670_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~670_q ),
	.datab(\Register_File|register~2306_combout ),
	.datac(\Register_File|register~926_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2307_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2307 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N5
dffeas \Register_File|register~702 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~702 .is_wysiwyg = "true";
defparam \Register_File|register~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N27
dffeas \Register_File|register~574 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~574 .is_wysiwyg = "true";
defparam \Register_File|register~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneiv_lcell_comb \Register_File|register~2304 (
// Equation(s):
// \Register_File|register~2304_combout  = (ctrl0[22] & ((\Register_File|register~702_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~574_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~702_q ),
	.datac(\Register_File|register~574_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2304_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2304 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N27
dffeas \Register_File|register~958 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~958 .is_wysiwyg = "true";
defparam \Register_File|register~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N13
dffeas \Register_File|register~830 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~830 .is_wysiwyg = "true";
defparam \Register_File|register~830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneiv_lcell_comb \Register_File|register~2305 (
// Equation(s):
// \Register_File|register~2305_combout  = (ctrl0[23] & ((\Register_File|register~2304_combout  & (\Register_File|register~958_q )) # (!\Register_File|register~2304_combout  & ((\Register_File|register~830_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2304_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2304_combout ),
	.datac(\Register_File|register~958_q ),
	.datad(\Register_File|register~830_q ),
	.cin(gnd),
	.combout(\Register_File|register~2305_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2305 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N4
cycloneiv_lcell_comb \Register_File|register~2308 (
// Equation(s):
// \Register_File|register~2308_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~2305_combout )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~2307_combout )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~2307_combout ),
	.datad(\Register_File|register~2305_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2308_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2308 .lut_mask = 16'hBA98;
defparam \Register_File|register~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N15
dffeas \Register_File|register~862 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~862 .is_wysiwyg = "true";
defparam \Register_File|register~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N13
dffeas \Register_File|register~606 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~606 .is_wysiwyg = "true";
defparam \Register_File|register~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
cycloneiv_lcell_comb \Register_File|register~2302 (
// Equation(s):
// \Register_File|register~2302_combout  = (ctrl0[23] & ((\Register_File|register~862_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~606_q  & !ctrl0[22]))))

	.dataa(\Register_File|register~862_q ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~606_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2302_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2302 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N27
dffeas \Register_File|register~734 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~734 .is_wysiwyg = "true";
defparam \Register_File|register~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N5
dffeas \Register_File|register~990 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~990 .is_wysiwyg = "true";
defparam \Register_File|register~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2303 (
// Equation(s):
// \Register_File|register~2303_combout  = (ctrl0[22] & ((\Register_File|register~2302_combout  & ((\Register_File|register~990_q ))) # (!\Register_File|register~2302_combout  & (\Register_File|register~734_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2302_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2302_combout ),
	.datac(\Register_File|register~734_q ),
	.datad(\Register_File|register~990_q ),
	.cin(gnd),
	.combout(\Register_File|register~2303_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2303 .lut_mask = 16'hEC64;
defparam \Register_File|register~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N26
cycloneiv_lcell_comb \Register_File|register~2311 (
// Equation(s):
// \Register_File|register~2311_combout  = (ctrl0[21] & ((\Register_File|register~2308_combout  & (\Register_File|register~2310_combout )) # (!\Register_File|register~2308_combout  & ((\Register_File|register~2303_combout ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2308_combout ))))

	.dataa(\Register_File|register~2310_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~2308_combout ),
	.datad(\Register_File|register~2303_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2311_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2311 .lut_mask = 16'hBCB0;
defparam \Register_File|register~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneiv_lcell_comb \Register_File|output_data_A~30 (
// Equation(s):
// \Register_File|output_data_A~30_combout  = (\Register_File|output_data_A~0_combout  & ((\Register_File|register~2301_combout ) # ((\Register_File|register~2311_combout  & ctrl0[24])))) # (!\Register_File|output_data_A~0_combout  & 
// (((\Register_File|register~2311_combout  & ctrl0[24]))))

	.dataa(\Register_File|output_data_A~0_combout ),
	.datab(\Register_File|register~2301_combout ),
	.datac(\Register_File|register~2311_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~30_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~30 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N11
dffeas \Register_File|output_data_A[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[30] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneiv_lcell_comb \fioA[30] (
// Equation(s):
// fioA[30] = LCELL(\Register_File|output_data_A [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [30]),
	.cin(gnd),
	.combout(fioA[30]),
	.cout());
// synopsys translate_off
defparam \fioA[30] .lut_mask = 16'hFF00;
defparam \fioA[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneiv_lcell_comb \dataOut_M1[30] (
// Equation(s):
// dataOut_M1[30] = LCELL((ctrl1[8] & (dataOut_Imm[30])) # (!ctrl1[8] & ((fioB[30]))))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(dataOut_Imm[30]),
	.datad(fioB[30]),
	.cin(gnd),
	.combout(dataOut_M1[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[30] .lut_mask = 16'hF3C0;
defparam \dataOut_M1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneiv_lcell_comb \ALU|Add0~142 (
// Equation(s):
// \ALU|Add0~142_combout  = ctrl1[6] $ (dataOut_M1[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[30]),
	.cin(gnd),
	.combout(\ALU|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~142 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneiv_lcell_comb \ALU|Add0~149 (
// Equation(s):
// \ALU|Add0~149_combout  = (fioA[30] & ((\ALU|Add0~142_combout  & (\ALU|Add0~148  & VCC)) # (!\ALU|Add0~142_combout  & (!\ALU|Add0~148 )))) # (!fioA[30] & ((\ALU|Add0~142_combout  & (!\ALU|Add0~148 )) # (!\ALU|Add0~142_combout  & ((\ALU|Add0~148 ) # 
// (GND)))))
// \ALU|Add0~150  = CARRY((fioA[30] & (!\ALU|Add0~142_combout  & !\ALU|Add0~148 )) # (!fioA[30] & ((!\ALU|Add0~148 ) # (!\ALU|Add0~142_combout ))))

	.dataa(fioA[30]),
	.datab(\ALU|Add0~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~148 ),
	.combout(\ALU|Add0~149_combout ),
	.cout(\ALU|Add0~150 ));
// synopsys translate_off
defparam \ALU|Add0~149 .lut_mask = 16'h9617;
defparam \ALU|Add0~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneiv_lcell_comb \ALU|Add0~151 (
// Equation(s):
// \ALU|Add0~151_combout  = fioA[31] $ (\ALU|Add0~150  $ (!\ALU|Add0~141_combout ))

	.dataa(gnd),
	.datab(fioA[31]),
	.datac(gnd),
	.datad(\ALU|Add0~141_combout ),
	.cin(\ALU|Add0~150 ),
	.combout(\ALU|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~151 .lut_mask = 16'h3CC3;
defparam \ALU|Add0~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneiv_lcell_comb \dataOut_ALU[31] (
// Equation(s):
// dataOut_ALU[31] = LCELL((\ALU|Add0~140_combout ) # ((!ctrl1[7] & \ALU|Add0~151_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~140_combout ),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~151_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[31] .lut_mask = 16'hCFCC;
defparam \dataOut_ALU[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneiv_lcell_comb \dataOut_Mult[31] (
// Equation(s):
// dataOut_Mult[31] = LCELL(\MULTIPLICADOR|U0|acc_reg [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [31]),
	.cin(gnd),
	.combout(dataOut_Mult[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[31] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneiv_lcell_comb \dataOut_D1[31] (
// Equation(s):
// dataOut_D1[31] = LCELL((ctrl1[4] & (dataOut_ALU[31])) # (!ctrl1[4] & ((dataOut_Mult[31]))))

	.dataa(gnd),
	.datab(dataOut_ALU[31]),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[31]),
	.cin(gnd),
	.combout(dataOut_D1[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[31] .lut_mask = 16'hCFC0;
defparam \dataOut_D1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \D|output_data[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[31]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[31] .is_wysiwyg = "true";
defparam \D|output_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneiv_lcell_comb \dataOut_D2[31] (
// Equation(s):
// dataOut_D2[31] = LCELL(\D|output_data [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[31]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[31] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneiv_lcell_comb \writeBack[31] (
// Equation(s):
// writeBack[31] = LCELL((ctrl3[2] & ((dataOut_D2[31]))) # (!ctrl3[2] & (dataOut_M3[31])))

	.dataa(gnd),
	.datab(dataOut_M3[31]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[31]),
	.cin(gnd),
	.combout(writeBack[31]),
	.cout());
// synopsys translate_off
defparam \writeBack[31] .lut_mask = 16'hFC0C;
defparam \writeBack[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y50_N11
dffeas \Register_File|register~991 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~991 .is_wysiwyg = "true";
defparam \Register_File|register~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N20
cycloneiv_lcell_comb \Register_File|register~1656 (
// Equation(s):
// \Register_File|register~1656_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~735_q )) # (!ctrl0[17] & ((\Register_File|register~607_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~735_q ),
	.datad(\Register_File|register~607_q ),
	.cin(gnd),
	.combout(\Register_File|register~1656_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1656 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1657 (
// Equation(s):
// \Register_File|register~1657_combout  = (ctrl0[18] & ((\Register_File|register~1656_combout  & (\Register_File|register~991_q )) # (!\Register_File|register~1656_combout  & ((\Register_File|register~863_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1656_combout ))))

	.dataa(\Register_File|register~991_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~863_q ),
	.datad(\Register_File|register~1656_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1657_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1657 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1658 (
// Equation(s):
// \Register_File|register~1658_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~671_q ))) # (!ctrl0[17] & (\Register_File|register~543_q ))))

	.dataa(\Register_File|register~543_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~671_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1658_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1658 .lut_mask = 16'hFC22;
defparam \Register_File|register~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1659 (
// Equation(s):
// \Register_File|register~1659_combout  = (ctrl0[18] & ((\Register_File|register~1658_combout  & (\Register_File|register~927_q )) # (!\Register_File|register~1658_combout  & ((\Register_File|register~799_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1658_combout ))))

	.dataa(\Register_File|register~927_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~799_q ),
	.datad(\Register_File|register~1658_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1659_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1659 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1660 (
// Equation(s):
// \Register_File|register~1660_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~1657_combout )) # (!ctrl0[16] & ((\Register_File|register~1659_combout )))))

	.dataa(\Register_File|register~1657_combout ),
	.datab(ctrl0[15]),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1659_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1660_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1660 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneiv_lcell_comb \Register_File|register~1654 (
// Equation(s):
// \Register_File|register~1654_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~831_q )) # (!ctrl0[18] & ((\Register_File|register~575_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~831_q ),
	.datad(\Register_File|register~575_q ),
	.cin(gnd),
	.combout(\Register_File|register~1654_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1654 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneiv_lcell_comb \Register_File|register~1655 (
// Equation(s):
// \Register_File|register~1655_combout  = (ctrl0[17] & ((\Register_File|register~1654_combout  & (\Register_File|register~959_q )) # (!\Register_File|register~1654_combout  & ((\Register_File|register~703_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1654_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1654_combout ),
	.datac(\Register_File|register~959_q ),
	.datad(\Register_File|register~703_q ),
	.cin(gnd),
	.combout(\Register_File|register~1655_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1655 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1661 (
// Equation(s):
// \Register_File|register~1661_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~895_q ))) # (!ctrl0[18] & (\Register_File|register~639_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~639_q ),
	.datac(\Register_File|register~895_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1661_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1661 .lut_mask = 16'hFA44;
defparam \Register_File|register~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneiv_lcell_comb \Register_File|register~1662 (
// Equation(s):
// \Register_File|register~1662_combout  = (ctrl0[17] & ((\Register_File|register~1661_combout  & (\Register_File|register~1023_q )) # (!\Register_File|register~1661_combout  & ((\Register_File|register~767_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1661_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1661_combout ),
	.datac(\Register_File|register~1023_q ),
	.datad(\Register_File|register~767_q ),
	.cin(gnd),
	.combout(\Register_File|register~1662_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1662 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1663 (
// Equation(s):
// \Register_File|register~1663_combout  = (\Register_File|register~1660_combout  & (((\Register_File|register~1662_combout )) # (!ctrl0[15]))) # (!\Register_File|register~1660_combout  & (ctrl0[15] & (\Register_File|register~1655_combout )))

	.dataa(\Register_File|register~1660_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~1655_combout ),
	.datad(\Register_File|register~1662_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1663_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1663 .lut_mask = 16'hEA62;
defparam \Register_File|register~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1648 (
// Equation(s):
// \Register_File|register~1648_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~95_q )) # (!ctrl0[16] & ((\Register_File|register~31_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~95_q ),
	.datad(\Register_File|register~31_q ),
	.cin(gnd),
	.combout(\Register_File|register~1648_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1648 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1649 (
// Equation(s):
// \Register_File|register~1649_combout  = (ctrl0[15] & ((\Register_File|register~1648_combout  & (\Register_File|register~127_q )) # (!\Register_File|register~1648_combout  & ((\Register_File|register~63_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1648_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~127_q ),
	.datac(\Register_File|register~63_q ),
	.datad(\Register_File|register~1648_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1649_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1649 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1646 (
// Equation(s):
// \Register_File|register~1646_combout  = (ctrl0[16] & (((\Register_File|register~351_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~287_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~287_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~351_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1646_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1646 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1647 (
// Equation(s):
// \Register_File|register~1647_combout  = (\Register_File|register~1646_combout  & (((\Register_File|register~383_q )) # (!ctrl0[15]))) # (!\Register_File|register~1646_combout  & (ctrl0[15] & (\Register_File|register~319_q )))

	.dataa(\Register_File|register~1646_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~319_q ),
	.datad(\Register_File|register~383_q ),
	.cin(gnd),
	.combout(\Register_File|register~1647_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1647 .lut_mask = 16'hEA62;
defparam \Register_File|register~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1650 (
// Equation(s):
// \Register_File|register~1650_combout  = (ctrl0[18] & (((ctrl0[17]) # (\Register_File|register~1647_combout )))) # (!ctrl0[18] & (\Register_File|register~1649_combout  & (!ctrl0[17])))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1649_combout ),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1647_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1650_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1650 .lut_mask = 16'hAEA4;
defparam \Register_File|register~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1651 (
// Equation(s):
// \Register_File|register~1651_combout  = (ctrl0[15] & (((\Register_File|register~447_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~415_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~415_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~447_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1651_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1651 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
cycloneiv_lcell_comb \Register_File|register~1652 (
// Equation(s):
// \Register_File|register~1652_combout  = (ctrl0[16] & ((\Register_File|register~1651_combout  & ((\Register_File|register~511_q ))) # (!\Register_File|register~1651_combout  & (\Register_File|register~479_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1651_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1651_combout ),
	.datac(\Register_File|register~479_q ),
	.datad(\Register_File|register~511_q ),
	.cin(gnd),
	.combout(\Register_File|register~1652_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1652 .lut_mask = 16'hEC64;
defparam \Register_File|register~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1644 (
// Equation(s):
// \Register_File|register~1644_combout  = (ctrl0[15] & (((\Register_File|register~191_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~159_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~159_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~191_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1644_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1644 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
cycloneiv_lcell_comb \Register_File|register~1645 (
// Equation(s):
// \Register_File|register~1645_combout  = (\Register_File|register~1644_combout  & (((\Register_File|register~255_q ) # (!ctrl0[16])))) # (!\Register_File|register~1644_combout  & (\Register_File|register~223_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~223_q ),
	.datab(\Register_File|register~1644_combout ),
	.datac(\Register_File|register~255_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1645_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1645 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N18
cycloneiv_lcell_comb \Register_File|register~1653 (
// Equation(s):
// \Register_File|register~1653_combout  = (\Register_File|register~1650_combout  & (((\Register_File|register~1652_combout )) # (!ctrl0[17]))) # (!\Register_File|register~1650_combout  & (ctrl0[17] & ((\Register_File|register~1645_combout ))))

	.dataa(\Register_File|register~1650_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1652_combout ),
	.datad(\Register_File|register~1645_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1653_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1653 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneiv_lcell_comb \Register_File|output_data_B~32 (
// Equation(s):
// \Register_File|output_data_B~32_combout  = (\Register_File|register~1663_combout  & ((ctrl0[19]) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1653_combout )))) # (!\Register_File|register~1663_combout  & 
// (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1653_combout ))))

	.dataa(\Register_File|register~1663_combout ),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1653_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~32_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~32 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N21
dffeas \Register_File|output_data_B[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[31] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
cycloneiv_lcell_comb \fioB[31] (
// Equation(s):
// fioB[31] = LCELL(\Register_File|output_data_B [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[31]),
	.cout());
// synopsys translate_off
defparam \fioB[31] .lut_mask = 16'hF0F0;
defparam \fioB[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneiv_lcell_comb \dout[30] (
// Equation(s):
// dout[30] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(dout[30]),
	.cout());
// synopsys translate_off
defparam \dout[30] .lut_mask = 16'hFF00;
defparam \dout[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[30]~input (
	.i(Data_BUS_READ[30]),
	.ibar(gnd),
	.o(\Data_BUS_READ[30]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[30]~input .bus_hold = "false";
defparam \Data_BUS_READ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneiv_lcell_comb \dataOut_M3[30] (
// Equation(s):
// dataOut_M3[30] = LCELL((\CS_WB~combout  & (dout[30])) # (!\CS_WB~combout  & ((\Data_BUS_READ[30]~input_o ))))

	.dataa(dout[30]),
	.datab(gnd),
	.datac(\Data_BUS_READ[30]~input_o ),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[30] .lut_mask = 16'hAAF0;
defparam \dataOut_M3[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneiv_lcell_comb \ALU|Add0~154 (
// Equation(s):
// \ALU|Add0~154_combout  = (ctrl1[7] & ((fioA[30] & ((ctrl1[6]) # (dataOut_M1[30]))) # (!fioA[30] & (ctrl1[6] & dataOut_M1[30]))))

	.dataa(ctrl1[7]),
	.datab(fioA[30]),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[30]),
	.cin(gnd),
	.combout(\ALU|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~154 .lut_mask = 16'hA880;
defparam \ALU|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneiv_lcell_comb \dataOut_ALU[30] (
// Equation(s):
// dataOut_ALU[30] = LCELL((\ALU|Add0~154_combout ) # ((!ctrl1[7] & \ALU|Add0~149_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~149_combout ),
	.datad(\ALU|Add0~154_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[30] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneiv_lcell_comb \dataOut_Mult[30] (
// Equation(s):
// dataOut_Mult[30] = LCELL(\MULTIPLICADOR|U0|acc_reg [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [30]),
	.cin(gnd),
	.combout(dataOut_Mult[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[30] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneiv_lcell_comb \dataOut_D1[30] (
// Equation(s):
// dataOut_D1[30] = LCELL((ctrl1[4] & (dataOut_ALU[30])) # (!ctrl1[4] & ((dataOut_Mult[30]))))

	.dataa(dataOut_ALU[30]),
	.datab(ctrl1[4]),
	.datac(dataOut_Mult[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D1[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[30] .lut_mask = 16'hB8B8;
defparam \dataOut_D1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \D|output_data[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[30]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[30] .is_wysiwyg = "true";
defparam \D|output_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneiv_lcell_comb \dataOut_D2[30] (
// Equation(s):
// dataOut_D2[30] = LCELL(\D|output_data [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[30]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[30] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneiv_lcell_comb \writeBack[30] (
// Equation(s):
// writeBack[30] = LCELL((ctrl3[2] & ((dataOut_D2[30]))) # (!ctrl3[2] & (dataOut_M3[30])))

	.dataa(gnd),
	.datab(dataOut_M3[30]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[30]),
	.cin(gnd),
	.combout(writeBack[30]),
	.cout());
// synopsys translate_off
defparam \writeBack[30] .lut_mask = 16'hFC0C;
defparam \writeBack[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N3
dffeas \Register_File|register~254 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~254 .is_wysiwyg = "true";
defparam \Register_File|register~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1626 (
// Equation(s):
// \Register_File|register~1626_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~222_q )) # (!ctrl0[16] & ((\Register_File|register~158_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~222_q ),
	.datad(\Register_File|register~158_q ),
	.cin(gnd),
	.combout(\Register_File|register~1626_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1626 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1627 (
// Equation(s):
// \Register_File|register~1627_combout  = (\Register_File|register~1626_combout  & ((\Register_File|register~254_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1626_combout  & (((\Register_File|register~190_q  & ctrl0[15]))))

	.dataa(\Register_File|register~254_q ),
	.datab(\Register_File|register~1626_combout ),
	.datac(\Register_File|register~190_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1627_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1627 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1628 (
// Equation(s):
// \Register_File|register~1628_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~62_q ))) # (!ctrl0[15] & (\Register_File|register~30_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~30_q ),
	.datac(\Register_File|register~62_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1628_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1628 .lut_mask = 16'hFA44;
defparam \Register_File|register~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1629 (
// Equation(s):
// \Register_File|register~1629_combout  = (\Register_File|register~1628_combout  & (((\Register_File|register~126_q )) # (!ctrl0[16]))) # (!\Register_File|register~1628_combout  & (ctrl0[16] & (\Register_File|register~94_q )))

	.dataa(\Register_File|register~1628_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~94_q ),
	.datad(\Register_File|register~126_q ),
	.cin(gnd),
	.combout(\Register_File|register~1629_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1629 .lut_mask = 16'hEA62;
defparam \Register_File|register~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1630 (
// Equation(s):
// \Register_File|register~1630_combout  = (ctrl0[17] & ((\Register_File|register~1627_combout ) # ((ctrl0[18])))) # (!ctrl0[17] & (((\Register_File|register~1629_combout  & !ctrl0[18]))))

	.dataa(\Register_File|register~1627_combout ),
	.datab(\Register_File|register~1629_combout ),
	.datac(ctrl0[17]),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1630_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1630 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1624 (
// Equation(s):
// \Register_File|register~1624_combout  = (ctrl0[15] & (((\Register_File|register~318_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~286_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~286_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~318_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1624_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1624 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1625 (
// Equation(s):
// \Register_File|register~1625_combout  = (ctrl0[16] & ((\Register_File|register~1624_combout  & ((\Register_File|register~382_q ))) # (!\Register_File|register~1624_combout  & (\Register_File|register~350_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1624_combout ))))

	.dataa(\Register_File|register~350_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~382_q ),
	.datad(\Register_File|register~1624_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1625_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1625 .lut_mask = 16'hF388;
defparam \Register_File|register~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
cycloneiv_lcell_comb \Register_File|register~1631 (
// Equation(s):
// \Register_File|register~1631_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~478_q )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~414_q ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~478_q ),
	.datad(\Register_File|register~414_q ),
	.cin(gnd),
	.combout(\Register_File|register~1631_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1631 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1632 (
// Equation(s):
// \Register_File|register~1632_combout  = (\Register_File|register~1631_combout  & ((\Register_File|register~510_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1631_combout  & (((\Register_File|register~446_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1631_combout ),
	.datab(\Register_File|register~510_q ),
	.datac(\Register_File|register~446_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1632_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1632 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1633 (
// Equation(s):
// \Register_File|register~1633_combout  = (\Register_File|register~1630_combout  & (((\Register_File|register~1632_combout ) # (!ctrl0[18])))) # (!\Register_File|register~1630_combout  & (\Register_File|register~1625_combout  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1630_combout ),
	.datab(\Register_File|register~1625_combout ),
	.datac(\Register_File|register~1632_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1633_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1633 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1634 (
// Equation(s):
// \Register_File|register~1634_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~862_q ))) # (!ctrl0[18] & (\Register_File|register~606_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~606_q ),
	.datac(\Register_File|register~862_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1634_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1634 .lut_mask = 16'hFA44;
defparam \Register_File|register~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1635 (
// Equation(s):
// \Register_File|register~1635_combout  = (ctrl0[17] & ((\Register_File|register~1634_combout  & ((\Register_File|register~990_q ))) # (!\Register_File|register~1634_combout  & (\Register_File|register~734_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1634_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~734_q ),
	.datac(\Register_File|register~990_q ),
	.datad(\Register_File|register~1634_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1635_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1635 .lut_mask = 16'hF588;
defparam \Register_File|register~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1641 (
// Equation(s):
// \Register_File|register~1641_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~766_q ))) # (!ctrl0[17] & (\Register_File|register~638_q ))))

	.dataa(\Register_File|register~638_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~766_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1641_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1641 .lut_mask = 16'hFC22;
defparam \Register_File|register~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1642 (
// Equation(s):
// \Register_File|register~1642_combout  = (\Register_File|register~1641_combout  & (((\Register_File|register~1022_q ) # (!ctrl0[18])))) # (!\Register_File|register~1641_combout  & (\Register_File|register~894_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1641_combout ),
	.datab(\Register_File|register~894_q ),
	.datac(\Register_File|register~1022_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1642_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1642 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1638 (
// Equation(s):
// \Register_File|register~1638_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~798_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~542_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~798_q ),
	.datad(\Register_File|register~542_q ),
	.cin(gnd),
	.combout(\Register_File|register~1638_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1638 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1639 (
// Equation(s):
// \Register_File|register~1639_combout  = (\Register_File|register~1638_combout  & ((\Register_File|register~926_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1638_combout  & (((\Register_File|register~670_q  & ctrl0[17]))))

	.dataa(\Register_File|register~926_q ),
	.datab(\Register_File|register~1638_combout ),
	.datac(\Register_File|register~670_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1639_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1639 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneiv_lcell_comb \Register_File|register~1636 (
// Equation(s):
// \Register_File|register~1636_combout  = (ctrl0[17] & (((\Register_File|register~702_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~574_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~574_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~702_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1636_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1636 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1637 (
// Equation(s):
// \Register_File|register~1637_combout  = (\Register_File|register~1636_combout  & ((\Register_File|register~958_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1636_combout  & (((\Register_File|register~830_q  & ctrl0[18]))))

	.dataa(\Register_File|register~958_q ),
	.datab(\Register_File|register~1636_combout ),
	.datac(\Register_File|register~830_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1637_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1637 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1640 (
// Equation(s):
// \Register_File|register~1640_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1637_combout ))) # (!ctrl0[15] & (\Register_File|register~1639_combout ))))

	.dataa(\Register_File|register~1639_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1637_combout ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1640_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1640 .lut_mask = 16'hFC22;
defparam \Register_File|register~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1643 (
// Equation(s):
// \Register_File|register~1643_combout  = (\Register_File|register~1640_combout  & (((\Register_File|register~1642_combout ) # (!ctrl0[16])))) # (!\Register_File|register~1640_combout  & (\Register_File|register~1635_combout  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1635_combout ),
	.datab(\Register_File|register~1642_combout ),
	.datac(\Register_File|register~1640_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1643_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1643 .lut_mask = 16'hCAF0;
defparam \Register_File|register~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneiv_lcell_comb \Register_File|output_data_B~31 (
// Equation(s):
// \Register_File|output_data_B~31_combout  = (\Register_File|register~1633_combout  & ((\Register_File|output_data_B~0_combout ) # ((ctrl0[19] & \Register_File|register~1643_combout )))) # (!\Register_File|register~1633_combout  & (((ctrl0[19] & 
// \Register_File|register~1643_combout ))))

	.dataa(\Register_File|register~1633_combout ),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|register~1643_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~31_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~31 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N25
dffeas \Register_File|output_data_B[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[30] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneiv_lcell_comb \fioB[30] (
// Equation(s):
// fioB[30] = LCELL(\Register_File|output_data_B [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[30]),
	.cout());
// synopsys translate_off
defparam \fioB[30] .lut_mask = 16'hF0F0;
defparam \fioB[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneiv_lcell_comb \dout[29] (
// Equation(s):
// dout[29] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(dout[29]),
	.cout());
// synopsys translate_off
defparam \dout[29] .lut_mask = 16'hFF00;
defparam \dout[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneiv_lcell_comb \dataOut_M3[29] (
// Equation(s):
// dataOut_M3[29] = LCELL((\CS_WB~combout  & ((dout[29]))) # (!\CS_WB~combout  & (\Data_BUS_READ[29]~input_o )))

	.dataa(\CS_WB~combout ),
	.datab(gnd),
	.datac(\Data_BUS_READ[29]~input_o ),
	.datad(dout[29]),
	.cin(gnd),
	.combout(dataOut_M3[29]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[29] .lut_mask = 16'hFA50;
defparam \dataOut_M3[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneiv_lcell_comb \writeBack[29] (
// Equation(s):
// writeBack[29] = LCELL((ctrl3[2] & (dataOut_D2[29])) # (!ctrl3[2] & ((dataOut_M3[29]))))

	.dataa(dataOut_D2[29]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[29]),
	.cin(gnd),
	.combout(writeBack[29]),
	.cout());
// synopsys translate_off
defparam \writeBack[29] .lut_mask = 16'hAFA0;
defparam \writeBack[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N27
dffeas \Register_File|register~157 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~157 .is_wysiwyg = "true";
defparam \Register_File|register~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1604 (
// Equation(s):
// \Register_File|register~1604_combout  = (ctrl0[15] & (((\Register_File|register~189_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~157_q  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~157_q ),
	.datac(\Register_File|register~189_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1604_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1604 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N22
cycloneiv_lcell_comb \Register_File|register~1605 (
// Equation(s):
// \Register_File|register~1605_combout  = (\Register_File|register~1604_combout  & (((\Register_File|register~253_q ) # (!ctrl0[16])))) # (!\Register_File|register~1604_combout  & (\Register_File|register~221_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1604_combout ),
	.datab(\Register_File|register~221_q ),
	.datac(\Register_File|register~253_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1605_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1605 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
cycloneiv_lcell_comb \Register_File|register~1611 (
// Equation(s):
// \Register_File|register~1611_combout  = (ctrl0[16] & (ctrl0[15])) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~445_q )) # (!ctrl0[15] & ((\Register_File|register~413_q )))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~445_q ),
	.datad(\Register_File|register~413_q ),
	.cin(gnd),
	.combout(\Register_File|register~1611_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1611 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1612 (
// Equation(s):
// \Register_File|register~1612_combout  = (ctrl0[16] & ((\Register_File|register~1611_combout  & (\Register_File|register~509_q )) # (!\Register_File|register~1611_combout  & ((\Register_File|register~477_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1611_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~509_q ),
	.datac(\Register_File|register~477_q ),
	.datad(\Register_File|register~1611_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1612_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1612 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1606 (
// Equation(s):
// \Register_File|register~1606_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~349_q ))) # (!ctrl0[16] & (\Register_File|register~285_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~285_q ),
	.datac(\Register_File|register~349_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1606_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1606 .lut_mask = 16'hFA44;
defparam \Register_File|register~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneiv_lcell_comb \Register_File|register~1607 (
// Equation(s):
// \Register_File|register~1607_combout  = (\Register_File|register~1606_combout  & ((\Register_File|register~381_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1606_combout  & (((\Register_File|register~317_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1606_combout ),
	.datab(\Register_File|register~381_q ),
	.datac(\Register_File|register~317_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1607_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1607 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1608 (
// Equation(s):
// \Register_File|register~1608_combout  = (ctrl0[16] & (((\Register_File|register~93_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~29_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~29_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~93_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1608_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1608 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneiv_lcell_comb \Register_File|register~1609 (
// Equation(s):
// \Register_File|register~1609_combout  = (ctrl0[15] & ((\Register_File|register~1608_combout  & (\Register_File|register~125_q )) # (!\Register_File|register~1608_combout  & ((\Register_File|register~61_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1608_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~125_q ),
	.datac(\Register_File|register~61_q ),
	.datad(\Register_File|register~1608_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1609_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1609 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1610 (
// Equation(s):
// \Register_File|register~1610_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~1607_combout )) # (!ctrl0[18] & ((\Register_File|register~1609_combout )))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1607_combout ),
	.datac(\Register_File|register~1609_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1610_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1610 .lut_mask = 16'hEE50;
defparam \Register_File|register~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1613 (
// Equation(s):
// \Register_File|register~1613_combout  = (\Register_File|register~1610_combout  & (((\Register_File|register~1612_combout ) # (!ctrl0[17])))) # (!\Register_File|register~1610_combout  & (\Register_File|register~1605_combout  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1605_combout ),
	.datab(\Register_File|register~1612_combout ),
	.datac(\Register_File|register~1610_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1613_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1613 .lut_mask = 16'hCAF0;
defparam \Register_File|register~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1621 (
// Equation(s):
// \Register_File|register~1621_combout  = (ctrl0[18] & (((\Register_File|register~893_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~637_q  & ((!ctrl0[17]))))

	.dataa(\Register_File|register~637_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~893_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1621_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1621 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1622 (
// Equation(s):
// \Register_File|register~1622_combout  = (\Register_File|register~1621_combout  & (((\Register_File|register~1021_q ) # (!ctrl0[17])))) # (!\Register_File|register~1621_combout  & (\Register_File|register~765_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~765_q ),
	.datab(\Register_File|register~1621_combout ),
	.datac(\Register_File|register~1021_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1622_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1622 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneiv_lcell_comb \Register_File|register~1614 (
// Equation(s):
// \Register_File|register~1614_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~829_q )) # (!ctrl0[18] & ((\Register_File|register~573_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~829_q ),
	.datad(\Register_File|register~573_q ),
	.cin(gnd),
	.combout(\Register_File|register~1614_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1614 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneiv_lcell_comb \Register_File|register~1615 (
// Equation(s):
// \Register_File|register~1615_combout  = (ctrl0[17] & ((\Register_File|register~1614_combout  & (\Register_File|register~957_q )) # (!\Register_File|register~1614_combout  & ((\Register_File|register~701_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1614_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1614_combout ),
	.datac(\Register_File|register~957_q ),
	.datad(\Register_File|register~701_q ),
	.cin(gnd),
	.combout(\Register_File|register~1615_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1615 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N8
cycloneiv_lcell_comb \Register_File|register~1618 (
// Equation(s):
// \Register_File|register~1618_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~669_q ))) # (!ctrl0[17] & (\Register_File|register~541_q ))))

	.dataa(\Register_File|register~541_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~669_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1618_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1618 .lut_mask = 16'hFC22;
defparam \Register_File|register~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N12
cycloneiv_lcell_comb \Register_File|register~1619 (
// Equation(s):
// \Register_File|register~1619_combout  = (ctrl0[18] & ((\Register_File|register~1618_combout  & (\Register_File|register~925_q )) # (!\Register_File|register~1618_combout  & ((\Register_File|register~797_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1618_combout ))))

	.dataa(\Register_File|register~925_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~797_q ),
	.datad(\Register_File|register~1618_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1619_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1619 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1616 (
// Equation(s):
// \Register_File|register~1616_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~733_q )) # (!ctrl0[17] & ((\Register_File|register~605_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~733_q ),
	.datad(\Register_File|register~605_q ),
	.cin(gnd),
	.combout(\Register_File|register~1616_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1616 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1617 (
// Equation(s):
// \Register_File|register~1617_combout  = (ctrl0[18] & ((\Register_File|register~1616_combout  & ((\Register_File|register~989_q ))) # (!\Register_File|register~1616_combout  & (\Register_File|register~861_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1616_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1616_combout ),
	.datac(\Register_File|register~861_q ),
	.datad(\Register_File|register~989_q ),
	.cin(gnd),
	.combout(\Register_File|register~1617_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1617 .lut_mask = 16'hEC64;
defparam \Register_File|register~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
cycloneiv_lcell_comb \Register_File|register~1620 (
// Equation(s):
// \Register_File|register~1620_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~1617_combout ))) # (!ctrl0[16] & (\Register_File|register~1619_combout ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1619_combout ),
	.datad(\Register_File|register~1617_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1620_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1620 .lut_mask = 16'hDC98;
defparam \Register_File|register~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1623 (
// Equation(s):
// \Register_File|register~1623_combout  = (ctrl0[15] & ((\Register_File|register~1620_combout  & (\Register_File|register~1622_combout )) # (!\Register_File|register~1620_combout  & ((\Register_File|register~1615_combout ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1620_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1622_combout ),
	.datac(\Register_File|register~1615_combout ),
	.datad(\Register_File|register~1620_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1623_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1623 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneiv_lcell_comb \Register_File|output_data_B~30 (
// Equation(s):
// \Register_File|output_data_B~30_combout  = (ctrl0[19] & ((\Register_File|register~1623_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1613_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1613_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1613_combout ),
	.datad(\Register_File|register~1623_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~30_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~30 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \Register_File|output_data_B[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[29] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneiv_lcell_comb \fioB[29] (
// Equation(s):
// fioB[29] = LCELL(\Register_File|output_data_B [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [29]),
	.cin(gnd),
	.combout(fioB[29]),
	.cout());
// synopsys translate_off
defparam \fioB[29] .lut_mask = 16'hFF00;
defparam \fioB[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N0
cycloneiv_lcell_comb \dout[28] (
// Equation(s):
// dout[28] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[28]),
	.cout());
// synopsys translate_off
defparam \dout[28] .lut_mask = 16'hF0F0;
defparam \dout[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N2
cycloneiv_lcell_comb \dataOut_M3[28] (
// Equation(s):
// dataOut_M3[28] = LCELL((\CS_WB~combout  & ((dout[28]))) # (!\CS_WB~combout  & (\Data_BUS_READ[28]~input_o )))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(\Data_BUS_READ[28]~input_o ),
	.datad(dout[28]),
	.cin(gnd),
	.combout(dataOut_M3[28]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[28] .lut_mask = 16'hFC30;
defparam \dataOut_M3[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N30
cycloneiv_lcell_comb \writeBack[28] (
// Equation(s):
// writeBack[28] = LCELL((ctrl3[2] & (dataOut_D2[28])) # (!ctrl3[2] & ((dataOut_M3[28]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[28]),
	.datad(dataOut_M3[28]),
	.cin(gnd),
	.combout(writeBack[28]),
	.cout());
// synopsys translate_off
defparam \writeBack[28] .lut_mask = 16'hF3C0;
defparam \writeBack[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N29
dffeas \Register_File|register~348 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~348 .is_wysiwyg = "true";
defparam \Register_File|register~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1584 (
// Equation(s):
// \Register_File|register~1584_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~316_q ))) # (!ctrl0[15] & (\Register_File|register~284_q ))))

	.dataa(\Register_File|register~284_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~316_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1584_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1584 .lut_mask = 16'hFC22;
defparam \Register_File|register~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1585 (
// Equation(s):
// \Register_File|register~1585_combout  = (ctrl0[16] & ((\Register_File|register~1584_combout  & ((\Register_File|register~380_q ))) # (!\Register_File|register~1584_combout  & (\Register_File|register~348_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1584_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~348_q ),
	.datac(\Register_File|register~380_q ),
	.datad(\Register_File|register~1584_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1585_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1585 .lut_mask = 16'hF588;
defparam \Register_File|register~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1591 (
// Equation(s):
// \Register_File|register~1591_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~476_q ))) # (!ctrl0[16] & (\Register_File|register~412_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~412_q ),
	.datac(\Register_File|register~476_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1591_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1591 .lut_mask = 16'hFA44;
defparam \Register_File|register~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneiv_lcell_comb \Register_File|register~1592 (
// Equation(s):
// \Register_File|register~1592_combout  = (\Register_File|register~1591_combout  & ((\Register_File|register~508_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1591_combout  & (((\Register_File|register~444_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1591_combout ),
	.datab(\Register_File|register~508_q ),
	.datac(\Register_File|register~444_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1592_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1592 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N30
cycloneiv_lcell_comb \Register_File|register~1586 (
// Equation(s):
// \Register_File|register~1586_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~220_q )) # (!ctrl0[16] & ((\Register_File|register~156_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~220_q ),
	.datad(\Register_File|register~156_q ),
	.cin(gnd),
	.combout(\Register_File|register~1586_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1586 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1587 (
// Equation(s):
// \Register_File|register~1587_combout  = (\Register_File|register~1586_combout  & ((\Register_File|register~252_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1586_combout  & (((\Register_File|register~188_q  & ctrl0[15]))))

	.dataa(\Register_File|register~252_q ),
	.datab(\Register_File|register~1586_combout ),
	.datac(\Register_File|register~188_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1587_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1587 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1588 (
// Equation(s):
// \Register_File|register~1588_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~60_q ))) # (!ctrl0[15] & (\Register_File|register~28_q ))))

	.dataa(\Register_File|register~28_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~60_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1588_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1588 .lut_mask = 16'hFC22;
defparam \Register_File|register~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1589 (
// Equation(s):
// \Register_File|register~1589_combout  = (ctrl0[16] & ((\Register_File|register~1588_combout  & (\Register_File|register~124_q )) # (!\Register_File|register~1588_combout  & ((\Register_File|register~92_q ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1588_combout ))))

	.dataa(\Register_File|register~124_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~92_q ),
	.datad(\Register_File|register~1588_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1589_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1589 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1590 (
// Equation(s):
// \Register_File|register~1590_combout  = (ctrl0[17] & ((\Register_File|register~1587_combout ) # ((ctrl0[18])))) # (!ctrl0[17] & (((\Register_File|register~1589_combout  & !ctrl0[18]))))

	.dataa(\Register_File|register~1587_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1589_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1590_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1590 .lut_mask = 16'hCCB8;
defparam \Register_File|register~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N14
cycloneiv_lcell_comb \Register_File|register~1593 (
// Equation(s):
// \Register_File|register~1593_combout  = (\Register_File|register~1590_combout  & (((\Register_File|register~1592_combout ) # (!ctrl0[18])))) # (!\Register_File|register~1590_combout  & (\Register_File|register~1585_combout  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1585_combout ),
	.datab(\Register_File|register~1592_combout ),
	.datac(\Register_File|register~1590_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1593_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1593 .lut_mask = 16'hCAF0;
defparam \Register_File|register~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1601 (
// Equation(s):
// \Register_File|register~1601_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~764_q ))) # (!ctrl0[17] & (\Register_File|register~636_q ))))

	.dataa(\Register_File|register~636_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~764_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1601_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1601 .lut_mask = 16'hFC22;
defparam \Register_File|register~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneiv_lcell_comb \Register_File|register~1602 (
// Equation(s):
// \Register_File|register~1602_combout  = (\Register_File|register~1601_combout  & (((\Register_File|register~1020_q ) # (!ctrl0[18])))) # (!\Register_File|register~1601_combout  & (\Register_File|register~892_q  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1601_combout ),
	.datab(\Register_File|register~892_q ),
	.datac(\Register_File|register~1020_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1602_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1602 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1596 (
// Equation(s):
// \Register_File|register~1596_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~700_q )) # (!ctrl0[17] & ((\Register_File|register~572_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~700_q ),
	.datad(\Register_File|register~572_q ),
	.cin(gnd),
	.combout(\Register_File|register~1596_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1596 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1597 (
// Equation(s):
// \Register_File|register~1597_combout  = (ctrl0[18] & ((\Register_File|register~1596_combout  & ((\Register_File|register~956_q ))) # (!\Register_File|register~1596_combout  & (\Register_File|register~828_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1596_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1596_combout ),
	.datac(\Register_File|register~828_q ),
	.datad(\Register_File|register~956_q ),
	.cin(gnd),
	.combout(\Register_File|register~1597_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1597 .lut_mask = 16'hEC64;
defparam \Register_File|register~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1598 (
// Equation(s):
// \Register_File|register~1598_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~796_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~540_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~796_q ),
	.datad(\Register_File|register~540_q ),
	.cin(gnd),
	.combout(\Register_File|register~1598_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1598 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1599 (
// Equation(s):
// \Register_File|register~1599_combout  = (\Register_File|register~1598_combout  & ((\Register_File|register~924_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1598_combout  & (((\Register_File|register~668_q  & ctrl0[17]))))

	.dataa(\Register_File|register~924_q ),
	.datab(\Register_File|register~1598_combout ),
	.datac(\Register_File|register~668_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1599_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1599 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneiv_lcell_comb \Register_File|register~1600 (
// Equation(s):
// \Register_File|register~1600_combout  = (ctrl0[15] & ((\Register_File|register~1597_combout ) # ((ctrl0[16])))) # (!ctrl0[15] & (((!ctrl0[16] & \Register_File|register~1599_combout ))))

	.dataa(\Register_File|register~1597_combout ),
	.datab(ctrl0[15]),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1599_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1600_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1600 .lut_mask = 16'hCBC8;
defparam \Register_File|register~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1594 (
// Equation(s):
// \Register_File|register~1594_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~860_q )) # (!ctrl0[18] & ((\Register_File|register~604_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~860_q ),
	.datad(\Register_File|register~604_q ),
	.cin(gnd),
	.combout(\Register_File|register~1594_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1594 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1595 (
// Equation(s):
// \Register_File|register~1595_combout  = (ctrl0[17] & ((\Register_File|register~1594_combout  & (\Register_File|register~988_q )) # (!\Register_File|register~1594_combout  & ((\Register_File|register~732_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1594_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1594_combout ),
	.datac(\Register_File|register~988_q ),
	.datad(\Register_File|register~732_q ),
	.cin(gnd),
	.combout(\Register_File|register~1595_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1595 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneiv_lcell_comb \Register_File|register~1603 (
// Equation(s):
// \Register_File|register~1603_combout  = (ctrl0[16] & ((\Register_File|register~1600_combout  & (\Register_File|register~1602_combout )) # (!\Register_File|register~1600_combout  & ((\Register_File|register~1595_combout ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1600_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1602_combout ),
	.datac(\Register_File|register~1600_combout ),
	.datad(\Register_File|register~1595_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1603_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1603 .lut_mask = 16'hDAD0;
defparam \Register_File|register~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneiv_lcell_comb \Register_File|output_data_B~29 (
// Equation(s):
// \Register_File|output_data_B~29_combout  = (ctrl0[19] & ((\Register_File|register~1603_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1593_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1593_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1593_combout ),
	.datad(\Register_File|register~1603_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~29_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~29 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \Register_File|output_data_B[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[28] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneiv_lcell_comb \fioB[28] (
// Equation(s):
// fioB[28] = LCELL(\Register_File|output_data_B [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [28]),
	.cin(gnd),
	.combout(fioB[28]),
	.cout());
// synopsys translate_off
defparam \fioB[28] .lut_mask = 16'hFF00;
defparam \fioB[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneiv_lcell_comb \dout[27] (
// Equation(s):
// dout[27] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(dout[27]),
	.cout());
// synopsys translate_off
defparam \dout[27] .lut_mask = 16'hFF00;
defparam \dout[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneiv_lcell_comb \dataOut_M3[27] (
// Equation(s):
// dataOut_M3[27] = LCELL((\CS_WB~combout  & ((dout[27]))) # (!\CS_WB~combout  & (\Data_BUS_READ[27]~input_o )))

	.dataa(\Data_BUS_READ[27]~input_o ),
	.datab(gnd),
	.datac(\CS_WB~combout ),
	.datad(dout[27]),
	.cin(gnd),
	.combout(dataOut_M3[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[27] .lut_mask = 16'hFA0A;
defparam \dataOut_M3[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneiv_lcell_comb \writeBack[27] (
// Equation(s):
// writeBack[27] = LCELL((ctrl3[2] & (dataOut_D2[27])) # (!ctrl3[2] & ((dataOut_M3[27]))))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[27]),
	.datad(dataOut_M3[27]),
	.cin(gnd),
	.combout(writeBack[27]),
	.cout());
// synopsys translate_off
defparam \writeBack[27] .lut_mask = 16'hF3C0;
defparam \writeBack[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N7
dffeas \Register_File|register~955 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~955 .is_wysiwyg = "true";
defparam \Register_File|register~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneiv_lcell_comb \Register_File|register~2262 (
// Equation(s):
// \Register_File|register~2262_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~827_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~571_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~571_q ),
	.datad(\Register_File|register~827_q ),
	.cin(gnd),
	.combout(\Register_File|register~2262_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2262 .lut_mask = 16'hBA98;
defparam \Register_File|register~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneiv_lcell_comb \Register_File|register~2263 (
// Equation(s):
// \Register_File|register~2263_combout  = (\Register_File|register~2262_combout  & ((\Register_File|register~955_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2262_combout  & (((\Register_File|register~699_q  & ctrl0[22]))))

	.dataa(\Register_File|register~955_q ),
	.datab(\Register_File|register~2262_combout ),
	.datac(\Register_File|register~699_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2263_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2263 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N28
cycloneiv_lcell_comb \Register_File|register~2266 (
// Equation(s):
// \Register_File|register~2266_combout  = (ctrl0[22] & ((\Register_File|register~667_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~539_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~667_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~539_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2266_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2266 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N24
cycloneiv_lcell_comb \Register_File|register~2267 (
// Equation(s):
// \Register_File|register~2267_combout  = (\Register_File|register~2266_combout  & (((\Register_File|register~923_q ) # (!ctrl0[23])))) # (!\Register_File|register~2266_combout  & (\Register_File|register~795_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2266_combout ),
	.datab(\Register_File|register~795_q ),
	.datac(\Register_File|register~923_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2267_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2267 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N30
cycloneiv_lcell_comb \Register_File|register~2264 (
// Equation(s):
// \Register_File|register~2264_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~731_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~603_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~603_q ),
	.datad(\Register_File|register~731_q ),
	.cin(gnd),
	.combout(\Register_File|register~2264_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2264 .lut_mask = 16'hBA98;
defparam \Register_File|register~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N30
cycloneiv_lcell_comb \Register_File|register~2265 (
// Equation(s):
// \Register_File|register~2265_combout  = (\Register_File|register~2264_combout  & (((\Register_File|register~987_q ) # (!ctrl0[23])))) # (!\Register_File|register~2264_combout  & (\Register_File|register~859_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2264_combout ),
	.datab(\Register_File|register~859_q ),
	.datac(\Register_File|register~987_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2265_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2265 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
cycloneiv_lcell_comb \Register_File|register~2268 (
// Equation(s):
// \Register_File|register~2268_combout  = (ctrl0[21] & (((\Register_File|register~2265_combout ) # (ctrl0[20])))) # (!ctrl0[21] & (\Register_File|register~2267_combout  & ((!ctrl0[20]))))

	.dataa(\Register_File|register~2267_combout ),
	.datab(\Register_File|register~2265_combout ),
	.datac(ctrl0[21]),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2268_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2268 .lut_mask = 16'hF0CA;
defparam \Register_File|register~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneiv_lcell_comb \Register_File|register~2269 (
// Equation(s):
// \Register_File|register~2269_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~891_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~635_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~635_q ),
	.datad(\Register_File|register~891_q ),
	.cin(gnd),
	.combout(\Register_File|register~2269_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2269 .lut_mask = 16'hBA98;
defparam \Register_File|register~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneiv_lcell_comb \Register_File|register~2270 (
// Equation(s):
// \Register_File|register~2270_combout  = (ctrl0[22] & ((\Register_File|register~2269_combout  & (\Register_File|register~1019_q )) # (!\Register_File|register~2269_combout  & ((\Register_File|register~763_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2269_combout ))))

	.dataa(\Register_File|register~1019_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~763_q ),
	.datad(\Register_File|register~2269_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2270_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2270 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
cycloneiv_lcell_comb \Register_File|register~2271 (
// Equation(s):
// \Register_File|register~2271_combout  = (ctrl0[20] & ((\Register_File|register~2268_combout  & ((\Register_File|register~2270_combout ))) # (!\Register_File|register~2268_combout  & (\Register_File|register~2263_combout )))) # (!ctrl0[20] & 
// (((\Register_File|register~2268_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2263_combout ),
	.datac(\Register_File|register~2268_combout ),
	.datad(\Register_File|register~2270_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2271_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2271 .lut_mask = 16'hF858;
defparam \Register_File|register~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneiv_lcell_comb \Register_File|register~2259 (
// Equation(s):
// \Register_File|register~2259_combout  = (ctrl0[20] & ((\Register_File|register~443_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~411_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~443_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~411_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2259_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2259 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneiv_lcell_comb \Register_File|register~2260 (
// Equation(s):
// \Register_File|register~2260_combout  = (\Register_File|register~2259_combout  & (((\Register_File|register~507_q ) # (!ctrl0[21])))) # (!\Register_File|register~2259_combout  & (\Register_File|register~475_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~2259_combout ),
	.datab(\Register_File|register~475_q ),
	.datac(\Register_File|register~507_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2260_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2260 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneiv_lcell_comb \Register_File|register~2256 (
// Equation(s):
// \Register_File|register~2256_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~91_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~27_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~27_q ),
	.datad(\Register_File|register~91_q ),
	.cin(gnd),
	.combout(\Register_File|register~2256_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2256 .lut_mask = 16'hBA98;
defparam \Register_File|register~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
cycloneiv_lcell_comb \Register_File|register~2257 (
// Equation(s):
// \Register_File|register~2257_combout  = (\Register_File|register~2256_combout  & (((\Register_File|register~123_q ) # (!ctrl0[20])))) # (!\Register_File|register~2256_combout  & (\Register_File|register~59_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2256_combout ),
	.datab(\Register_File|register~59_q ),
	.datac(\Register_File|register~123_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2257_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2257 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneiv_lcell_comb \Register_File|register~2254 (
// Equation(s):
// \Register_File|register~2254_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~347_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~283_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~283_q ),
	.datad(\Register_File|register~347_q ),
	.cin(gnd),
	.combout(\Register_File|register~2254_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2254 .lut_mask = 16'hBA98;
defparam \Register_File|register~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2255 (
// Equation(s):
// \Register_File|register~2255_combout  = (\Register_File|register~2254_combout  & (((\Register_File|register~379_q ) # (!ctrl0[20])))) # (!\Register_File|register~2254_combout  & (\Register_File|register~315_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~2254_combout ),
	.datab(\Register_File|register~315_q ),
	.datac(\Register_File|register~379_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2255_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2255 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N18
cycloneiv_lcell_comb \Register_File|register~2258 (
// Equation(s):
// \Register_File|register~2258_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~2255_combout )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~2257_combout )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2257_combout ),
	.datad(\Register_File|register~2255_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2258_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2258 .lut_mask = 16'hBA98;
defparam \Register_File|register~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
cycloneiv_lcell_comb \Register_File|register~2252 (
// Equation(s):
// \Register_File|register~2252_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~187_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~155_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~155_q ),
	.datad(\Register_File|register~187_q ),
	.cin(gnd),
	.combout(\Register_File|register~2252_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2252 .lut_mask = 16'hBA98;
defparam \Register_File|register~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneiv_lcell_comb \Register_File|register~2253 (
// Equation(s):
// \Register_File|register~2253_combout  = (\Register_File|register~2252_combout  & (((\Register_File|register~251_q )) # (!ctrl0[21]))) # (!\Register_File|register~2252_combout  & (ctrl0[21] & (\Register_File|register~219_q )))

	.dataa(\Register_File|register~2252_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~219_q ),
	.datad(\Register_File|register~251_q ),
	.cin(gnd),
	.combout(\Register_File|register~2253_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2253 .lut_mask = 16'hEA62;
defparam \Register_File|register~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N4
cycloneiv_lcell_comb \Register_File|register~2261 (
// Equation(s):
// \Register_File|register~2261_combout  = (ctrl0[22] & ((\Register_File|register~2258_combout  & (\Register_File|register~2260_combout )) # (!\Register_File|register~2258_combout  & ((\Register_File|register~2253_combout ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2258_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2260_combout ),
	.datac(\Register_File|register~2258_combout ),
	.datad(\Register_File|register~2253_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2261_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2261 .lut_mask = 16'hDAD0;
defparam \Register_File|register~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
cycloneiv_lcell_comb \Register_File|output_data_A~28 (
// Equation(s):
// \Register_File|output_data_A~28_combout  = (\Register_File|register~2271_combout  & ((ctrl0[24]) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2261_combout )))) # (!\Register_File|register~2271_combout  & 
// (\Register_File|output_data_A~0_combout  & (\Register_File|register~2261_combout )))

	.dataa(\Register_File|register~2271_combout ),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~2261_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~28_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~28 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N1
dffeas \Register_File|output_data_A[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[27] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneiv_lcell_comb \fioA[27] (
// Equation(s):
// fioA[27] = LCELL(\Register_File|output_data_A [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_A [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioA[27]),
	.cout());
// synopsys translate_off
defparam \fioA[27] .lut_mask = 16'hF0F0;
defparam \fioA[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneiv_lcell_comb \ALU|Add0~135 (
// Equation(s):
// \ALU|Add0~135_combout  = (ctrl1[7] & ((dataOut_M1[27] & ((fioA[27]) # (ctrl1[6]))) # (!dataOut_M1[27] & (fioA[27] & ctrl1[6]))))

	.dataa(dataOut_M1[27]),
	.datab(ctrl1[7]),
	.datac(fioA[27]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~135 .lut_mask = 16'hC880;
defparam \ALU|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneiv_lcell_comb \dataOut_ALU[27] (
// Equation(s):
// dataOut_ALU[27] = LCELL((\ALU|Add0~135_combout ) # ((\ALU|Add0~137_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~137_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~135_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[27] .lut_mask = 16'hFF0A;
defparam \dataOut_ALU[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneiv_lcell_comb \dataOut_Mult[27] (
// Equation(s):
// dataOut_Mult[27] = LCELL(\MULTIPLICADOR|U0|acc_reg [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [27]),
	.cin(gnd),
	.combout(dataOut_Mult[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[27] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneiv_lcell_comb \dataOut_D1[27] (
// Equation(s):
// dataOut_D1[27] = LCELL((ctrl1[4] & (dataOut_ALU[27])) # (!ctrl1[4] & ((dataOut_Mult[27]))))

	.dataa(dataOut_ALU[27]),
	.datab(gnd),
	.datac(ctrl1[4]),
	.datad(dataOut_Mult[27]),
	.cin(gnd),
	.combout(dataOut_D1[27]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[27] .lut_mask = 16'hAFA0;
defparam \dataOut_D1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneiv_lcell_comb \ADDR_Decoding|iAddress[2]~0 (
// Equation(s):
// \ADDR_Decoding|iAddress[2]~0_combout  = (!dataOut_D1[28] & (!dataOut_D1[31] & (!dataOut_D1[30] & !dataOut_D1[29])))

	.dataa(dataOut_D1[28]),
	.datab(dataOut_D1[31]),
	.datac(dataOut_D1[30]),
	.datad(dataOut_D1[29]),
	.cin(gnd),
	.combout(\ADDR_Decoding|iAddress[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|iAddress[2]~0 .lut_mask = 16'h0001;
defparam \ADDR_Decoding|iAddress[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~0 (
// Equation(s):
// \ADDR_Decoding|LessThan0~0_combout  = (!dataOut_D1[20] & (!dataOut_D1[19] & (!dataOut_D1[21] & !dataOut_D1[22])))

	.dataa(dataOut_D1[20]),
	.datab(dataOut_D1[19]),
	.datac(dataOut_D1[21]),
	.datad(dataOut_D1[22]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~0 .lut_mask = 16'h0001;
defparam \ADDR_Decoding|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~6 (
// Equation(s):
// \ADDR_Decoding|LessThan0~6_combout  = (!dataOut_D1[23] & (!dataOut_D1[25] & (!dataOut_D1[24] & !dataOut_D1[26])))

	.dataa(dataOut_D1[23]),
	.datab(dataOut_D1[25]),
	.datac(dataOut_D1[24]),
	.datad(dataOut_D1[26]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~6 .lut_mask = 16'h0001;
defparam \ADDR_Decoding|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N2
cycloneiv_lcell_comb \ADDR_Decoding|LessThan1~0 (
// Equation(s):
// \ADDR_Decoding|LessThan1~0_combout  = (dataOut_D1[12] & (dataOut_D1[10] & dataOut_D1[11]))

	.dataa(dataOut_D1[12]),
	.datab(gnd),
	.datac(dataOut_D1[10]),
	.datad(dataOut_D1[11]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan1~0 .lut_mask = 16'hA000;
defparam \ADDR_Decoding|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~3 (
// Equation(s):
// \ADDR_Decoding|LessThan0~3_combout  = (!dataOut_D1[4] & (((!dataOut_D1[2]) # (!dataOut_D1[3])) # (!dataOut_D1[1])))

	.dataa(dataOut_D1[4]),
	.datab(dataOut_D1[1]),
	.datac(dataOut_D1[3]),
	.datad(dataOut_D1[2]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~3 .lut_mask = 16'h1555;
defparam \ADDR_Decoding|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~10 (
// Equation(s):
// \ADDR_Decoding|LessThan0~10_combout  = (!dataOut_D1[7] & (!dataOut_D1[6] & ((\ADDR_Decoding|LessThan0~3_combout ) # (!dataOut_D1[5]))))

	.dataa(dataOut_D1[5]),
	.datab(dataOut_D1[7]),
	.datac(dataOut_D1[6]),
	.datad(\ADDR_Decoding|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~10 .lut_mask = 16'h0301;
defparam \ADDR_Decoding|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneiv_lcell_comb \ADDR_Decoding|LessThan1~1 (
// Equation(s):
// \ADDR_Decoding|LessThan1~1_combout  = (\ADDR_Decoding|LessThan1~0_combout  & ((dataOut_D1[9]) # ((dataOut_D1[8] & !\ADDR_Decoding|LessThan0~10_combout ))))

	.dataa(dataOut_D1[8]),
	.datab(dataOut_D1[9]),
	.datac(\ADDR_Decoding|LessThan1~0_combout ),
	.datad(\ADDR_Decoding|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan1~1 .lut_mask = 16'hC0E0;
defparam \ADDR_Decoding|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneiv_lcell_comb \ADDR_Decoding|iAddress[2]~3 (
// Equation(s):
// \ADDR_Decoding|iAddress[2]~3_combout  = (\ADDR_Decoding|LessThan0~0_combout  & (\ADDR_Decoding|LessThan0~6_combout  & (!\ADDR_Decoding|LessThan1~1_combout  & \ADDR_Decoding|LessThan0~2_combout )))

	.dataa(\ADDR_Decoding|LessThan0~0_combout ),
	.datab(\ADDR_Decoding|LessThan0~6_combout ),
	.datac(\ADDR_Decoding|LessThan1~1_combout ),
	.datad(\ADDR_Decoding|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|iAddress[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|iAddress[2]~3 .lut_mask = 16'h0800;
defparam \ADDR_Decoding|iAddress[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N12
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~7 (
// Equation(s):
// \ADDR_Decoding|LessThan0~7_combout  = (((!dataOut_D1[9] & !dataOut_D1[10])) # (!dataOut_D1[11])) # (!dataOut_D1[12])

	.dataa(dataOut_D1[12]),
	.datab(dataOut_D1[9]),
	.datac(dataOut_D1[10]),
	.datad(dataOut_D1[11]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~7 .lut_mask = 16'h57FF;
defparam \ADDR_Decoding|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~8 (
// Equation(s):
// \ADDR_Decoding|LessThan0~8_combout  = (\ADDR_Decoding|LessThan0~7_combout  & \ADDR_Decoding|LessThan0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|LessThan0~7_combout ),
	.datad(\ADDR_Decoding|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~8 .lut_mask = 16'hF000;
defparam \ADDR_Decoding|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~4 (
// Equation(s):
// \ADDR_Decoding|LessThan0~4_combout  = (dataOut_D1[7]) # ((dataOut_D1[6]) # ((dataOut_D1[5] & !\ADDR_Decoding|LessThan0~3_combout )))

	.dataa(dataOut_D1[7]),
	.datab(dataOut_D1[6]),
	.datac(dataOut_D1[5]),
	.datad(\ADDR_Decoding|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~4 .lut_mask = 16'hEEFE;
defparam \ADDR_Decoding|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~5 (
// Equation(s):
// \ADDR_Decoding|LessThan0~5_combout  = (((!\ADDR_Decoding|LessThan0~4_combout ) # (!dataOut_D1[12])) # (!dataOut_D1[11])) # (!dataOut_D1[8])

	.dataa(dataOut_D1[8]),
	.datab(dataOut_D1[11]),
	.datac(dataOut_D1[12]),
	.datad(\ADDR_Decoding|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~5 .lut_mask = 16'h7FFF;
defparam \ADDR_Decoding|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~9 (
// Equation(s):
// \ADDR_Decoding|LessThan0~9_combout  = (\ADDR_Decoding|LessThan0~2_combout  & (\ADDR_Decoding|LessThan0~0_combout  & (\ADDR_Decoding|LessThan0~8_combout  & \ADDR_Decoding|LessThan0~5_combout )))

	.dataa(\ADDR_Decoding|LessThan0~2_combout ),
	.datab(\ADDR_Decoding|LessThan0~0_combout ),
	.datac(\ADDR_Decoding|LessThan0~8_combout ),
	.datad(\ADDR_Decoding|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~9 .lut_mask = 16'h8000;
defparam \ADDR_Decoding|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneiv_lcell_comb \ADDR_Decoding|iAddress[2]~4 (
// Equation(s):
// \ADDR_Decoding|iAddress[2]~4_combout  = (dataOut_D1[27]) # (((\ADDR_Decoding|LessThan0~9_combout ) # (!\ADDR_Decoding|iAddress[2]~3_combout )) # (!\ADDR_Decoding|iAddress[2]~0_combout ))

	.dataa(dataOut_D1[27]),
	.datab(\ADDR_Decoding|iAddress[2]~0_combout ),
	.datac(\ADDR_Decoding|iAddress[2]~3_combout ),
	.datad(\ADDR_Decoding|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|iAddress[2]~4 .lut_mask = 16'hFFBF;
defparam \ADDR_Decoding|iAddress[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneiv_lcell_comb \addressCorrection_mem2[9] (
// Equation(s):
// addressCorrection_mem2[9] = LCELL((\ADDR_Decoding|Add0~21_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(\ADDR_Decoding|Add0~21_combout ),
	.datac(gnd),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[9]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[9] .lut_mask = 16'h00CC;
defparam \addressCorrection_mem2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneiv_lcell_comb \dout[10] (
// Equation(s):
// dout[10] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[10]),
	.cout());
// synopsys translate_off
defparam \dout[10] .lut_mask = 16'hF0F0;
defparam \dout[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[10]~input (
	.i(Data_BUS_READ[10]),
	.ibar(gnd),
	.o(\Data_BUS_READ[10]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[10]~input .bus_hold = "false";
defparam \Data_BUS_READ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneiv_lcell_comb \dataOut_M3[10] (
// Equation(s):
// dataOut_M3[10] = LCELL((\CS_WB~combout  & (dout[10])) # (!\CS_WB~combout  & ((\Data_BUS_READ[10]~input_o ))))

	.dataa(gnd),
	.datab(dout[10]),
	.datac(\Data_BUS_READ[10]~input_o ),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[10]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[10] .lut_mask = 16'hCCF0;
defparam \dataOut_M3[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneiv_lcell_comb \writeBack[10] (
// Equation(s):
// writeBack[10] = LCELL((ctrl3[2] & (dataOut_D2[10])) # (!ctrl3[2] & ((dataOut_M3[10]))))

	.dataa(dataOut_D2[10]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[10]),
	.cin(gnd),
	.combout(writeBack[10]),
	.cout());
// synopsys translate_off
defparam \writeBack[10] .lut_mask = 16'hAFA0;
defparam \writeBack[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N15
dffeas \Register_File|register~330 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~330 .is_wysiwyg = "true";
defparam \Register_File|register~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
cycloneiv_lcell_comb \Register_File|register~1952 (
// Equation(s):
// \Register_File|register~1952_combout  = (ctrl0[20] & (((\Register_File|register~298_q ) # (ctrl0[21])))) # (!ctrl0[20] & (\Register_File|register~266_q  & ((!ctrl0[21]))))

	.dataa(\Register_File|register~266_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~298_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1952_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1952 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1953 (
// Equation(s):
// \Register_File|register~1953_combout  = (\Register_File|register~1952_combout  & (((\Register_File|register~362_q ) # (!ctrl0[21])))) # (!\Register_File|register~1952_combout  & (\Register_File|register~330_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~330_q ),
	.datab(\Register_File|register~1952_combout ),
	.datac(\Register_File|register~362_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1953_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1953 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
cycloneiv_lcell_comb \Register_File|register~1954 (
// Equation(s):
// \Register_File|register~1954_combout  = (ctrl0[21] & (((\Register_File|register~202_q ) # (ctrl0[20])))) # (!ctrl0[21] & (\Register_File|register~138_q  & ((!ctrl0[20]))))

	.dataa(\Register_File|register~138_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~202_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1954_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1954 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneiv_lcell_comb \Register_File|register~1955 (
// Equation(s):
// \Register_File|register~1955_combout  = (\Register_File|register~1954_combout  & ((\Register_File|register~234_q ) # ((!ctrl0[20])))) # (!\Register_File|register~1954_combout  & (((\Register_File|register~170_q  & ctrl0[20]))))

	.dataa(\Register_File|register~234_q ),
	.datab(\Register_File|register~1954_combout ),
	.datac(\Register_File|register~170_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1955_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1955 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1956 (
// Equation(s):
// \Register_File|register~1956_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~42_q )) # (!ctrl0[20] & ((\Register_File|register~10_q )))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~42_q ),
	.datad(\Register_File|register~10_q ),
	.cin(gnd),
	.combout(\Register_File|register~1956_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1956 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1957 (
// Equation(s):
// \Register_File|register~1957_combout  = (\Register_File|register~1956_combout  & (((\Register_File|register~106_q )) # (!ctrl0[21]))) # (!\Register_File|register~1956_combout  & (ctrl0[21] & (\Register_File|register~74_q )))

	.dataa(\Register_File|register~1956_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~74_q ),
	.datad(\Register_File|register~106_q ),
	.cin(gnd),
	.combout(\Register_File|register~1957_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1957 .lut_mask = 16'hEA62;
defparam \Register_File|register~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1958 (
// Equation(s):
// \Register_File|register~1958_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~1955_combout )) # (!ctrl0[22] & ((\Register_File|register~1957_combout )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1955_combout ),
	.datac(ctrl0[22]),
	.datad(\Register_File|register~1957_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1958_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1958 .lut_mask = 16'hE5E0;
defparam \Register_File|register~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
cycloneiv_lcell_comb \Register_File|register~1959 (
// Equation(s):
// \Register_File|register~1959_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~458_q ))) # (!ctrl0[21] & (\Register_File|register~394_q ))))

	.dataa(\Register_File|register~394_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~458_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1959_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1959 .lut_mask = 16'hFC22;
defparam \Register_File|register~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneiv_lcell_comb \Register_File|register~1960 (
// Equation(s):
// \Register_File|register~1960_combout  = (\Register_File|register~1959_combout  & ((\Register_File|register~490_q ) # ((!ctrl0[20])))) # (!\Register_File|register~1959_combout  & (((\Register_File|register~426_q  & ctrl0[20]))))

	.dataa(\Register_File|register~490_q ),
	.datab(\Register_File|register~1959_combout ),
	.datac(\Register_File|register~426_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1960_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1960 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneiv_lcell_comb \Register_File|register~1961 (
// Equation(s):
// \Register_File|register~1961_combout  = (\Register_File|register~1958_combout  & (((\Register_File|register~1960_combout ) # (!ctrl0[23])))) # (!\Register_File|register~1958_combout  & (\Register_File|register~1953_combout  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1953_combout ),
	.datab(\Register_File|register~1958_combout ),
	.datac(\Register_File|register~1960_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1961_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1961 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1964 (
// Equation(s):
// \Register_File|register~1964_combout  = (ctrl0[22] & ((\Register_File|register~682_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~554_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~682_q ),
	.datac(\Register_File|register~554_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1964_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1964 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1965 (
// Equation(s):
// \Register_File|register~1965_combout  = (\Register_File|register~1964_combout  & (((\Register_File|register~938_q ) # (!ctrl0[23])))) # (!\Register_File|register~1964_combout  & (\Register_File|register~810_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~1964_combout ),
	.datab(\Register_File|register~810_q ),
	.datac(\Register_File|register~938_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1965_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1965 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N6
cycloneiv_lcell_comb \Register_File|register~1966 (
// Equation(s):
// \Register_File|register~1966_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~778_q )) # (!ctrl0[23] & ((\Register_File|register~522_q )))))

	.dataa(\Register_File|register~778_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~522_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1966_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1966 .lut_mask = 16'hEE30;
defparam \Register_File|register~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneiv_lcell_comb \Register_File|register~1967 (
// Equation(s):
// \Register_File|register~1967_combout  = (\Register_File|register~1966_combout  & (((\Register_File|register~906_q ) # (!ctrl0[22])))) # (!\Register_File|register~1966_combout  & (\Register_File|register~650_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~1966_combout ),
	.datab(\Register_File|register~650_q ),
	.datac(\Register_File|register~906_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1967_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1967 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1968 (
// Equation(s):
// \Register_File|register~1968_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~1965_combout )) # (!ctrl0[20] & ((\Register_File|register~1967_combout )))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~1965_combout ),
	.datad(\Register_File|register~1967_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1968_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1968 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneiv_lcell_comb \Register_File|register~1969 (
// Equation(s):
// \Register_File|register~1969_combout  = (ctrl0[22] & ((\Register_File|register~746_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~618_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~746_q ),
	.datac(\Register_File|register~618_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1969_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1969 .lut_mask = 16'hAAD8;
defparam \Register_File|register~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1970 (
// Equation(s):
// \Register_File|register~1970_combout  = (\Register_File|register~1969_combout  & ((\Register_File|register~1002_q ) # ((!ctrl0[23])))) # (!\Register_File|register~1969_combout  & (((\Register_File|register~874_q  & ctrl0[23]))))

	.dataa(\Register_File|register~1969_combout ),
	.datab(\Register_File|register~1002_q ),
	.datac(\Register_File|register~874_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~1970_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1970 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N26
cycloneiv_lcell_comb \Register_File|register~1962 (
// Equation(s):
// \Register_File|register~1962_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~842_q ))) # (!ctrl0[23] & (\Register_File|register~586_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~586_q ),
	.datad(\Register_File|register~842_q ),
	.cin(gnd),
	.combout(\Register_File|register~1962_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1962 .lut_mask = 16'hDC98;
defparam \Register_File|register~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
cycloneiv_lcell_comb \Register_File|register~1963 (
// Equation(s):
// \Register_File|register~1963_combout  = (\Register_File|register~1962_combout  & ((\Register_File|register~970_q ) # ((!ctrl0[22])))) # (!\Register_File|register~1962_combout  & (((\Register_File|register~714_q  & ctrl0[22]))))

	.dataa(\Register_File|register~970_q ),
	.datab(\Register_File|register~1962_combout ),
	.datac(\Register_File|register~714_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~1963_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1963 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1971 (
// Equation(s):
// \Register_File|register~1971_combout  = (\Register_File|register~1968_combout  & ((\Register_File|register~1970_combout ) # ((!ctrl0[21])))) # (!\Register_File|register~1968_combout  & (((\Register_File|register~1963_combout  & ctrl0[21]))))

	.dataa(\Register_File|register~1968_combout ),
	.datab(\Register_File|register~1970_combout ),
	.datac(\Register_File|register~1963_combout ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~1971_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1971 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneiv_lcell_comb \Register_File|output_data_A~13 (
// Equation(s):
// \Register_File|output_data_A~13_combout  = (\Register_File|register~1961_combout  & ((\Register_File|output_data_A~0_combout ) # ((ctrl0[24] & \Register_File|register~1971_combout )))) # (!\Register_File|register~1961_combout  & (((ctrl0[24] & 
// \Register_File|register~1971_combout ))))

	.dataa(\Register_File|register~1961_combout ),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(ctrl0[24]),
	.datad(\Register_File|register~1971_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~13 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \Register_File|output_data_A[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[10] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
cycloneiv_lcell_comb \fioA[10] (
// Equation(s):
// fioA[10] = LCELL(\Register_File|output_data_A [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [10]),
	.cin(gnd),
	.combout(fioA[10]),
	.cout());
// synopsys translate_off
defparam \fioA[10] .lut_mask = 16'hFF00;
defparam \fioA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~32 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~32_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (((\MULTIPLICADOR|U0|acc_reg [11])))) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & (fioA[10])) # (!ctrl1[5] & ((\MULTIPLICADOR|U0|acc_reg [11])))))

	.dataa(fioA[10]),
	.datab(\MULTIPLICADOR|U2|state.S0~q ),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U0|acc_reg [11]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~32 .lut_mask = 16'hEF20;
defparam \MULTIPLICADOR|U0|acc_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N17
dffeas \MULTIPLICADOR|U0|acc_reg[10] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[10] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~33 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~33_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (((\MULTIPLICADOR|U0|acc_reg [10])))) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & (fioA[9])) # (!ctrl1[5] & ((\MULTIPLICADOR|U0|acc_reg [10])))))

	.dataa(fioA[9]),
	.datab(\MULTIPLICADOR|U0|acc_reg [10]),
	.datac(\MULTIPLICADOR|U2|state.S0~q ),
	.datad(ctrl1[5]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~33 .lut_mask = 16'hCACC;
defparam \MULTIPLICADOR|U0|acc_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N27
dffeas \MULTIPLICADOR|U0|acc_reg[9] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U0|acc_reg~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[9] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~18 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~18_combout  = (ctrl1[5] & ((\MULTIPLICADOR|U2|state.S0~q  & ((\MULTIPLICADOR|U0|acc_reg [9]))) # (!\MULTIPLICADOR|U2|state.S0~q  & (fioA[8])))) # (!ctrl1[5] & (((\MULTIPLICADOR|U0|acc_reg [9]))))

	.dataa(fioA[8]),
	.datab(\MULTIPLICADOR|U0|acc_reg [9]),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U2|state.S0~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~18 .lut_mask = 16'hCCAC;
defparam \MULTIPLICADOR|U0|acc_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \MULTIPLICADOR|U0|acc_reg[8] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[8] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneiv_lcell_comb \dataOut_Mult[8] (
// Equation(s):
// dataOut_Mult[8] = LCELL(\MULTIPLICADOR|U0|acc_reg [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [8]),
	.cin(gnd),
	.combout(dataOut_Mult[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[8] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneiv_lcell_comb \dataOut_D1[8] (
// Equation(s):
// dataOut_D1[8] = LCELL((ctrl1[4] & (dataOut_ALU[8])) # (!ctrl1[4] & ((dataOut_Mult[8]))))

	.dataa(dataOut_ALU[8]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[8]),
	.cin(gnd),
	.combout(dataOut_D1[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[8] .lut_mask = 16'hBB88;
defparam \dataOut_D1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneiv_lcell_comb \addressCorrection_mem2[8] (
// Equation(s):
// addressCorrection_mem2[8] = LCELL((\ADDR_Decoding|Add0~18_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(\ADDR_Decoding|Add0~18_combout ),
	.datac(gnd),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[8]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[8] .lut_mask = 16'h00CC;
defparam \addressCorrection_mem2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y45_N0
cycloneiv_ram_block \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ADDR_Decoding|iWE~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({fioB[8],fioB[7],fioB[6],fioB[5],fioB[4],fioB[3],fioB[2],fioB[1],fioB[0]}),
	.portaaddr({addressCorrection_mem2[9],addressCorrection_mem2[8],addressCorrection_mem2[7],addressCorrection_mem2[6],addressCorrection_mem2[5],addressCorrection_mem2[4],addressCorrection_mem2[3],addressCorrection_mem2[2],addressCorrection_mem2[1],addressCorrection_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Data.hex";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|ALTSYNCRAM";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Data_Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8783A1C0D86832180B8582A14098482210078381A0C058281208038180A04018080200;
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneiv_lcell_comb \dout[7] (
// Equation(s):
// dout[7] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(dout[7]),
	.cout());
// synopsys translate_off
defparam \dout[7] .lut_mask = 16'hFF00;
defparam \dout[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneiv_lcell_comb \dataOut_M3[7] (
// Equation(s):
// dataOut_M3[7] = LCELL((\CS_WB~combout  & ((dout[7]))) # (!\CS_WB~combout  & (\Data_BUS_READ[7]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[7]~input_o ),
	.datac(\CS_WB~combout ),
	.datad(dout[7]),
	.cin(gnd),
	.combout(dataOut_M3[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[7] .lut_mask = 16'hFC0C;
defparam \dataOut_M3[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneiv_lcell_comb \writeBack[7] (
// Equation(s):
// writeBack[7] = LCELL((ctrl3[2] & (dataOut_D2[7])) # (!ctrl3[2] & ((dataOut_M3[7]))))

	.dataa(dataOut_D2[7]),
	.datab(dataOut_M3[7]),
	.datac(ctrl3[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(writeBack[7]),
	.cout());
// synopsys translate_off
defparam \writeBack[7] .lut_mask = 16'hACAC;
defparam \writeBack[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \Register_File|register~999 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~999 .is_wysiwyg = "true";
defparam \Register_File|register~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneiv_lcell_comb \Register_File|register~2029 (
// Equation(s):
// \Register_File|register~2029_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~871_q ))) # (!ctrl0[23] & (\Register_File|register~615_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~615_q ),
	.datad(\Register_File|register~871_q ),
	.cin(gnd),
	.combout(\Register_File|register~2029_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2029 .lut_mask = 16'hDC98;
defparam \Register_File|register~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneiv_lcell_comb \Register_File|register~2030 (
// Equation(s):
// \Register_File|register~2030_combout  = (ctrl0[22] & ((\Register_File|register~2029_combout  & (\Register_File|register~999_q )) # (!\Register_File|register~2029_combout  & ((\Register_File|register~743_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2029_combout ))))

	.dataa(\Register_File|register~999_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~743_q ),
	.datad(\Register_File|register~2029_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2030_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2030 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneiv_lcell_comb \Register_File|register~2022 (
// Equation(s):
// \Register_File|register~2022_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~807_q )) # (!ctrl0[23] & ((\Register_File|register~551_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~807_q ),
	.datac(\Register_File|register~551_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2022_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2022 .lut_mask = 16'hEE50;
defparam \Register_File|register~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneiv_lcell_comb \Register_File|register~2023 (
// Equation(s):
// \Register_File|register~2023_combout  = (ctrl0[22] & ((\Register_File|register~2022_combout  & ((\Register_File|register~935_q ))) # (!\Register_File|register~2022_combout  & (\Register_File|register~679_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2022_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2022_combout ),
	.datac(\Register_File|register~679_q ),
	.datad(\Register_File|register~935_q ),
	.cin(gnd),
	.combout(\Register_File|register~2023_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2023 .lut_mask = 16'hEC64;
defparam \Register_File|register~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N10
cycloneiv_lcell_comb \Register_File|register~2026 (
// Equation(s):
// \Register_File|register~2026_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~647_q )) # (!ctrl0[22] & ((\Register_File|register~519_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~647_q ),
	.datac(\Register_File|register~519_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2026_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2026 .lut_mask = 16'hEE50;
defparam \Register_File|register~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N22
cycloneiv_lcell_comb \Register_File|register~2027 (
// Equation(s):
// \Register_File|register~2027_combout  = (ctrl0[23] & ((\Register_File|register~2026_combout  & ((\Register_File|register~903_q ))) # (!\Register_File|register~2026_combout  & (\Register_File|register~775_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2026_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~775_q ),
	.datac(\Register_File|register~903_q ),
	.datad(\Register_File|register~2026_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2027_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2027 .lut_mask = 16'hF588;
defparam \Register_File|register~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N26
cycloneiv_lcell_comb \Register_File|register~2024 (
// Equation(s):
// \Register_File|register~2024_combout  = (ctrl0[22] & ((\Register_File|register~711_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~583_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~711_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~583_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2024_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2024 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N2
cycloneiv_lcell_comb \Register_File|register~2025 (
// Equation(s):
// \Register_File|register~2025_combout  = (ctrl0[23] & ((\Register_File|register~2024_combout  & ((\Register_File|register~967_q ))) # (!\Register_File|register~2024_combout  & (\Register_File|register~839_q )))) # (!ctrl0[23] & 
// (((\Register_File|register~2024_combout ))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~839_q ),
	.datac(\Register_File|register~967_q ),
	.datad(\Register_File|register~2024_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2025_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2025 .lut_mask = 16'hF588;
defparam \Register_File|register~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneiv_lcell_comb \Register_File|register~2028 (
// Equation(s):
// \Register_File|register~2028_combout  = (ctrl0[21] & (((\Register_File|register~2025_combout ) # (ctrl0[20])))) # (!ctrl0[21] & (\Register_File|register~2027_combout  & ((!ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2027_combout ),
	.datac(\Register_File|register~2025_combout ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2028_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2028 .lut_mask = 16'hAAE4;
defparam \Register_File|register~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneiv_lcell_comb \Register_File|register~2031 (
// Equation(s):
// \Register_File|register~2031_combout  = (ctrl0[20] & ((\Register_File|register~2028_combout  & (\Register_File|register~2030_combout )) # (!\Register_File|register~2028_combout  & ((\Register_File|register~2023_combout ))))) # (!ctrl0[20] & 
// (((\Register_File|register~2028_combout ))))

	.dataa(\Register_File|register~2030_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2023_combout ),
	.datad(\Register_File|register~2028_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2031_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2031 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneiv_lcell_comb \Register_File|register~2014 (
// Equation(s):
// \Register_File|register~2014_combout  = (ctrl0[21] & ((\Register_File|register~327_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~263_q  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~327_q ),
	.datac(\Register_File|register~263_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2014_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2014 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneiv_lcell_comb \Register_File|register~2015 (
// Equation(s):
// \Register_File|register~2015_combout  = (\Register_File|register~2014_combout  & (((\Register_File|register~359_q ) # (!ctrl0[20])))) # (!\Register_File|register~2014_combout  & (\Register_File|register~295_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~295_q ),
	.datab(\Register_File|register~2014_combout ),
	.datac(\Register_File|register~359_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2015_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2015 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneiv_lcell_comb \Register_File|register~2016 (
// Equation(s):
// \Register_File|register~2016_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~71_q ))) # (!ctrl0[21] & (\Register_File|register~7_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~7_q ),
	.datad(\Register_File|register~71_q ),
	.cin(gnd),
	.combout(\Register_File|register~2016_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2016 .lut_mask = 16'hDC98;
defparam \Register_File|register~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneiv_lcell_comb \Register_File|register~2017 (
// Equation(s):
// \Register_File|register~2017_combout  = (ctrl0[20] & ((\Register_File|register~2016_combout  & ((\Register_File|register~103_q ))) # (!\Register_File|register~2016_combout  & (\Register_File|register~39_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2016_combout ))))

	.dataa(\Register_File|register~39_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~103_q ),
	.datad(\Register_File|register~2016_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2017_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2017 .lut_mask = 16'hF388;
defparam \Register_File|register~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneiv_lcell_comb \Register_File|register~2018 (
// Equation(s):
// \Register_File|register~2018_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~2015_combout )) # (!ctrl0[23] & ((\Register_File|register~2017_combout )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2015_combout ),
	.datac(ctrl0[23]),
	.datad(\Register_File|register~2017_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2018_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2018 .lut_mask = 16'hE5E0;
defparam \Register_File|register~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneiv_lcell_comb \Register_File|register~2012 (
// Equation(s):
// \Register_File|register~2012_combout  = (ctrl0[21] & (((ctrl0[20])))) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~167_q )) # (!ctrl0[20] & ((\Register_File|register~135_q )))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~167_q ),
	.datac(\Register_File|register~135_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2012_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2012 .lut_mask = 16'hEE50;
defparam \Register_File|register~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneiv_lcell_comb \Register_File|register~2013 (
// Equation(s):
// \Register_File|register~2013_combout  = (\Register_File|register~2012_combout  & ((\Register_File|register~231_q ) # ((!ctrl0[21])))) # (!\Register_File|register~2012_combout  & (((\Register_File|register~199_q  & ctrl0[21]))))

	.dataa(\Register_File|register~231_q ),
	.datab(\Register_File|register~2012_combout ),
	.datac(\Register_File|register~199_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2013_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2013 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
cycloneiv_lcell_comb \Register_File|register~2019 (
// Equation(s):
// \Register_File|register~2019_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~423_q ))) # (!ctrl0[20] & (\Register_File|register~391_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~391_q ),
	.datad(\Register_File|register~423_q ),
	.cin(gnd),
	.combout(\Register_File|register~2019_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2019 .lut_mask = 16'hDC98;
defparam \Register_File|register~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneiv_lcell_comb \Register_File|register~2020 (
// Equation(s):
// \Register_File|register~2020_combout  = (\Register_File|register~2019_combout  & (((\Register_File|register~487_q ) # (!ctrl0[21])))) # (!\Register_File|register~2019_combout  & (\Register_File|register~455_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~2019_combout ),
	.datab(\Register_File|register~455_q ),
	.datac(\Register_File|register~487_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2020_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2020 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneiv_lcell_comb \Register_File|register~2021 (
// Equation(s):
// \Register_File|register~2021_combout  = (\Register_File|register~2018_combout  & (((\Register_File|register~2020_combout ) # (!ctrl0[22])))) # (!\Register_File|register~2018_combout  & (\Register_File|register~2013_combout  & ((ctrl0[22]))))

	.dataa(\Register_File|register~2018_combout ),
	.datab(\Register_File|register~2013_combout ),
	.datac(\Register_File|register~2020_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2021_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2021 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneiv_lcell_comb \Register_File|output_data_A~16 (
// Equation(s):
// \Register_File|output_data_A~16_combout  = (\Register_File|register~2031_combout  & ((ctrl0[24]) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2021_combout )))) # (!\Register_File|register~2031_combout  & 
// (\Register_File|output_data_A~0_combout  & (\Register_File|register~2021_combout )))

	.dataa(\Register_File|register~2031_combout ),
	.datab(\Register_File|output_data_A~0_combout ),
	.datac(\Register_File|register~2021_combout ),
	.datad(ctrl0[24]),
	.cin(gnd),
	.combout(\Register_File|output_data_A~16_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~16 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N19
dffeas \Register_File|output_data_A[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[7] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneiv_lcell_comb \fioA[7] (
// Equation(s):
// fioA[7] = LCELL(\Register_File|output_data_A [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [7]),
	.cin(gnd),
	.combout(fioA[7]),
	.cout());
// synopsys translate_off
defparam \fioA[7] .lut_mask = 16'hFF00;
defparam \fioA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneiv_lcell_comb \ALU|Add0~97 (
// Equation(s):
// \ALU|Add0~97_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[7]) # (dataOut_M1[7]))) # (!ctrl1[6] & (fioA[7] & dataOut_M1[7]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[7]),
	.datad(dataOut_M1[7]),
	.cin(gnd),
	.combout(\ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~97 .lut_mask = 16'hC880;
defparam \ALU|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneiv_lcell_comb \dataOut_ALU[7] (
// Equation(s):
// dataOut_ALU[7] = LCELL((\ALU|Add0~97_combout ) # ((!ctrl1[7] & \ALU|Add0~40_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~40_combout ),
	.datad(\ALU|Add0~97_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[7] .lut_mask = 16'hFF50;
defparam \dataOut_ALU[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~21 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~21_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [8])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[7]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [8]))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(\MULTIPLICADOR|U0|acc_reg [8]),
	.datac(ctrl1[5]),
	.datad(fioA[7]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~21 .lut_mask = 16'hDC8C;
defparam \MULTIPLICADOR|U0|acc_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \MULTIPLICADOR|U0|acc_reg[7] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U0|acc_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[7] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneiv_lcell_comb \dataOut_Mult[7] (
// Equation(s):
// dataOut_Mult[7] = LCELL(\MULTIPLICADOR|U0|acc_reg [7])

	.dataa(\MULTIPLICADOR|U0|acc_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[7] .lut_mask = 16'hAAAA;
defparam \dataOut_Mult[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneiv_lcell_comb \dataOut_D1[7] (
// Equation(s):
// dataOut_D1[7] = LCELL((ctrl1[4] & (dataOut_ALU[7])) # (!ctrl1[4] & ((dataOut_Mult[7]))))

	.dataa(dataOut_ALU[7]),
	.datab(dataOut_Mult[7]),
	.datac(gnd),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[7]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[7] .lut_mask = 16'hAACC;
defparam \dataOut_D1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneiv_lcell_comb \addressCorrection_mem2[7] (
// Equation(s):
// addressCorrection_mem2[7] = LCELL((\ADDR_Decoding|Add0~15_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|Add0~15_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[7]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[7] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneiv_lcell_comb \dout[6] (
// Equation(s):
// dout[6] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(dout[6]),
	.cout());
// synopsys translate_off
defparam \dout[6] .lut_mask = 16'hFF00;
defparam \dout[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneiv_lcell_comb \dataOut_M3[6] (
// Equation(s):
// dataOut_M3[6] = LCELL((\CS_WB~combout  & ((dout[6]))) # (!\CS_WB~combout  & (\Data_BUS_READ[6]~input_o )))

	.dataa(gnd),
	.datab(\CS_WB~combout ),
	.datac(\Data_BUS_READ[6]~input_o ),
	.datad(dout[6]),
	.cin(gnd),
	.combout(dataOut_M3[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[6] .lut_mask = 16'hFC30;
defparam \dataOut_M3[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \D|output_data[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[6]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[6] .is_wysiwyg = "true";
defparam \D|output_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneiv_lcell_comb \dataOut_D2[6] (
// Equation(s):
// dataOut_D2[6] = LCELL(\D|output_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[6] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneiv_lcell_comb \writeBack[6] (
// Equation(s):
// writeBack[6] = LCELL((ctrl3[2] & ((dataOut_D2[6]))) # (!ctrl3[2] & (dataOut_M3[6])))

	.dataa(dataOut_M3[6]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[6]),
	.cin(gnd),
	.combout(writeBack[6]),
	.cout());
// synopsys translate_off
defparam \writeBack[6] .lut_mask = 16'hFA0A;
defparam \writeBack[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N31
dffeas \Register_File|register~870 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~870 .is_wysiwyg = "true";
defparam \Register_File|register~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1161 (
// Equation(s):
// \Register_File|register~1161_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~742_q ))) # (!ctrl0[17] & (\Register_File|register~614_q ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~614_q ),
	.datac(\Register_File|register~742_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1161_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1161 .lut_mask = 16'hFA44;
defparam \Register_File|register~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1162 (
// Equation(s):
// \Register_File|register~1162_combout  = (ctrl0[18] & ((\Register_File|register~1161_combout  & ((\Register_File|register~998_q ))) # (!\Register_File|register~1161_combout  & (\Register_File|register~870_q )))) # (!ctrl0[18] & 
// (((\Register_File|register~1161_combout ))))

	.dataa(\Register_File|register~870_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~998_q ),
	.datad(\Register_File|register~1161_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1162_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1162 .lut_mask = 16'hF388;
defparam \Register_File|register~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1154 (
// Equation(s):
// \Register_File|register~1154_combout  = (ctrl0[18] & (((\Register_File|register~838_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~582_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~582_q ),
	.datac(\Register_File|register~838_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1154_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1154 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1155 (
// Equation(s):
// \Register_File|register~1155_combout  = (\Register_File|register~1154_combout  & (((\Register_File|register~966_q ) # (!ctrl0[17])))) # (!\Register_File|register~1154_combout  & (\Register_File|register~710_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~710_q ),
	.datab(\Register_File|register~1154_combout ),
	.datac(\Register_File|register~966_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1155_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1155 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneiv_lcell_comb \Register_File|register~1156 (
// Equation(s):
// \Register_File|register~1156_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~678_q )) # (!ctrl0[17] & ((\Register_File|register~550_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~678_q ),
	.datad(\Register_File|register~550_q ),
	.cin(gnd),
	.combout(\Register_File|register~1156_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1156 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1157 (
// Equation(s):
// \Register_File|register~1157_combout  = (ctrl0[18] & ((\Register_File|register~1156_combout  & ((\Register_File|register~934_q ))) # (!\Register_File|register~1156_combout  & (\Register_File|register~806_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1156_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1156_combout ),
	.datac(\Register_File|register~806_q ),
	.datad(\Register_File|register~934_q ),
	.cin(gnd),
	.combout(\Register_File|register~1157_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1157 .lut_mask = 16'hEC64;
defparam \Register_File|register~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N6
cycloneiv_lcell_comb \Register_File|register~1158 (
// Equation(s):
// \Register_File|register~1158_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~774_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~518_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~774_q ),
	.datad(\Register_File|register~518_q ),
	.cin(gnd),
	.combout(\Register_File|register~1158_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1158 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1159 (
// Equation(s):
// \Register_File|register~1159_combout  = (\Register_File|register~1158_combout  & ((\Register_File|register~902_q ) # ((!ctrl0[17])))) # (!\Register_File|register~1158_combout  & (((\Register_File|register~646_q  & ctrl0[17]))))

	.dataa(\Register_File|register~1158_combout ),
	.datab(\Register_File|register~902_q ),
	.datac(\Register_File|register~646_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1159_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1159 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1160 (
// Equation(s):
// \Register_File|register~1160_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~1157_combout )) # (!ctrl0[15] & ((\Register_File|register~1159_combout )))))

	.dataa(\Register_File|register~1157_combout ),
	.datab(ctrl0[16]),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1159_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1160_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1160 .lut_mask = 16'hE3E0;
defparam \Register_File|register~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneiv_lcell_comb \Register_File|register~1163 (
// Equation(s):
// \Register_File|register~1163_combout  = (ctrl0[16] & ((\Register_File|register~1160_combout  & (\Register_File|register~1162_combout )) # (!\Register_File|register~1160_combout  & ((\Register_File|register~1155_combout ))))) # (!ctrl0[16] & 
// (((\Register_File|register~1160_combout ))))

	.dataa(\Register_File|register~1162_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~1155_combout ),
	.datad(\Register_File|register~1160_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1163_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1163 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneiv_lcell_comb \Register_File|register~1148 (
// Equation(s):
// \Register_File|register~1148_combout  = (ctrl0[15] & (((\Register_File|register~38_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~6_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~6_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~38_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1148_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1148 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1149 (
// Equation(s):
// \Register_File|register~1149_combout  = (\Register_File|register~1148_combout  & ((\Register_File|register~102_q ) # ((!ctrl0[16])))) # (!\Register_File|register~1148_combout  & (((\Register_File|register~70_q  & ctrl0[16]))))

	.dataa(\Register_File|register~102_q ),
	.datab(\Register_File|register~1148_combout ),
	.datac(\Register_File|register~70_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1149_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1149 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N6
cycloneiv_lcell_comb \Register_File|register~1146 (
// Equation(s):
// \Register_File|register~1146_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~198_q )) # (!ctrl0[16] & ((\Register_File|register~134_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~198_q ),
	.datad(\Register_File|register~134_q ),
	.cin(gnd),
	.combout(\Register_File|register~1146_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1146 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1147 (
// Equation(s):
// \Register_File|register~1147_combout  = (\Register_File|register~1146_combout  & ((\Register_File|register~230_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1146_combout  & (((\Register_File|register~166_q  & ctrl0[15]))))

	.dataa(\Register_File|register~1146_combout ),
	.datab(\Register_File|register~230_q ),
	.datac(\Register_File|register~166_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1147_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1147 .lut_mask = 16'hD8AA;
defparam \Register_File|register~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneiv_lcell_comb \Register_File|register~1150 (
// Equation(s):
// \Register_File|register~1150_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~1147_combout ))) # (!ctrl0[17] & (\Register_File|register~1149_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1149_combout ),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1147_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1150_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1150 .lut_mask = 16'hF4A4;
defparam \Register_File|register~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1151 (
// Equation(s):
// \Register_File|register~1151_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & ((\Register_File|register~454_q ))) # (!ctrl0[16] & (\Register_File|register~390_q ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~390_q ),
	.datac(\Register_File|register~454_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1151_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1151 .lut_mask = 16'hFA44;
defparam \Register_File|register~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneiv_lcell_comb \Register_File|register~1152 (
// Equation(s):
// \Register_File|register~1152_combout  = (ctrl0[15] & ((\Register_File|register~1151_combout  & (\Register_File|register~486_q )) # (!\Register_File|register~1151_combout  & ((\Register_File|register~422_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1151_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~486_q ),
	.datac(\Register_File|register~422_q ),
	.datad(\Register_File|register~1151_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1152_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1152 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1144 (
// Equation(s):
// \Register_File|register~1144_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~294_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~262_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~294_q ),
	.datad(\Register_File|register~262_q ),
	.cin(gnd),
	.combout(\Register_File|register~1144_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1144 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneiv_lcell_comb \Register_File|register~1145 (
// Equation(s):
// \Register_File|register~1145_combout  = (\Register_File|register~1144_combout  & (((\Register_File|register~358_q ) # (!ctrl0[16])))) # (!\Register_File|register~1144_combout  & (\Register_File|register~326_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~326_q ),
	.datab(\Register_File|register~1144_combout ),
	.datac(\Register_File|register~358_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1145_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1145 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneiv_lcell_comb \Register_File|register~1153 (
// Equation(s):
// \Register_File|register~1153_combout  = (\Register_File|register~1150_combout  & (((\Register_File|register~1152_combout )) # (!ctrl0[18]))) # (!\Register_File|register~1150_combout  & (ctrl0[18] & ((\Register_File|register~1145_combout ))))

	.dataa(\Register_File|register~1150_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1152_combout ),
	.datad(\Register_File|register~1145_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1153_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1153 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneiv_lcell_comb \Register_File|output_data_B~7 (
// Equation(s):
// \Register_File|output_data_B~7_combout  = (\Register_File|output_data_B~0_combout  & ((\Register_File|register~1153_combout ) # ((\Register_File|register~1163_combout  & ctrl0[19])))) # (!\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1163_combout  & ((ctrl0[19]))))

	.dataa(\Register_File|output_data_B~0_combout ),
	.datab(\Register_File|register~1163_combout ),
	.datac(\Register_File|register~1153_combout ),
	.datad(ctrl0[19]),
	.cin(gnd),
	.combout(\Register_File|output_data_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~7 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \Register_File|output_data_B[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~7_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[6] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneiv_lcell_comb \fioB[6] (
// Equation(s):
// fioB[6] = LCELL(\Register_File|output_data_B [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[6]),
	.cout());
// synopsys translate_off
defparam \fioB[6] .lut_mask = 16'hF0F0;
defparam \fioB[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneiv_lcell_comb \dataOut_M1[6] (
// Equation(s):
// dataOut_M1[6] = LCELL((ctrl1[8] & ((dataOut_Imm[6]))) # (!ctrl1[8] & (fioB[6])))

	.dataa(gnd),
	.datab(fioB[6]),
	.datac(ctrl1[8]),
	.datad(dataOut_Imm[6]),
	.cin(gnd),
	.combout(dataOut_M1[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[6] .lut_mask = 16'hFC0C;
defparam \dataOut_M1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneiv_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = ctrl1[6] $ (dataOut_M1[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneiv_lcell_comb \ALU|Add0~99 (
// Equation(s):
// \ALU|Add0~99_combout  = (ctrl1[7] & ((dataOut_M1[6] & ((fioA[6]) # (ctrl1[6]))) # (!dataOut_M1[6] & (fioA[6] & ctrl1[6]))))

	.dataa(dataOut_M1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[6]),
	.datad(ctrl1[6]),
	.cin(gnd),
	.combout(\ALU|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~99 .lut_mask = 16'hC880;
defparam \ALU|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneiv_lcell_comb \dataOut_ALU[6] (
// Equation(s):
// dataOut_ALU[6] = LCELL((\ALU|Add0~99_combout ) # ((\ALU|Add0~38_combout  & !ctrl1[7])))

	.dataa(\ALU|Add0~38_combout ),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_ALU[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[6] .lut_mask = 16'hF2F2;
defparam \dataOut_ALU[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~22 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~22_combout  = (ctrl1[5] & ((\MULTIPLICADOR|U2|state.S0~q  & ((\MULTIPLICADOR|U0|acc_reg [7]))) # (!\MULTIPLICADOR|U2|state.S0~q  & (fioA[6])))) # (!ctrl1[5] & (((\MULTIPLICADOR|U0|acc_reg [7]))))

	.dataa(fioA[6]),
	.datab(\MULTIPLICADOR|U0|acc_reg [7]),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U2|state.S0~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~22 .lut_mask = 16'hCCAC;
defparam \MULTIPLICADOR|U0|acc_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \MULTIPLICADOR|U0|acc_reg[6] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U0|acc_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[6] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneiv_lcell_comb \dataOut_Mult[6] (
// Equation(s):
// dataOut_Mult[6] = LCELL(\MULTIPLICADOR|U0|acc_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[6] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneiv_lcell_comb \dataOut_D1[6] (
// Equation(s):
// dataOut_D1[6] = LCELL((ctrl1[4] & (dataOut_ALU[6])) # (!ctrl1[4] & ((dataOut_Mult[6]))))

	.dataa(dataOut_ALU[6]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[6]),
	.cin(gnd),
	.combout(dataOut_D1[6]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[6] .lut_mask = 16'hBB88;
defparam \dataOut_D1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneiv_lcell_comb \addressCorrection_mem2[6] (
// Equation(s):
// addressCorrection_mem2[6] = LCELL((\ADDR_Decoding|Add0~12_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|Add0~12_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[6]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[6] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneiv_lcell_comb \dout[5] (
// Equation(s):
// dout[5] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[5]),
	.cout());
// synopsys translate_off
defparam \dout[5] .lut_mask = 16'hF0F0;
defparam \dout[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneiv_lcell_comb \dataOut_M3[5] (
// Equation(s):
// dataOut_M3[5] = LCELL((\CS_WB~combout  & ((dout[5]))) # (!\CS_WB~combout  & (\Data_BUS_READ[5]~input_o )))

	.dataa(\Data_BUS_READ[5]~input_o ),
	.datab(gnd),
	.datac(\CS_WB~combout ),
	.datad(dout[5]),
	.cin(gnd),
	.combout(dataOut_M3[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[5] .lut_mask = 16'hFA0A;
defparam \dataOut_M3[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \D|output_data[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(dataOut_D1[5]),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[5] .is_wysiwyg = "true";
defparam \D|output_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneiv_lcell_comb \dataOut_D2[5] (
// Equation(s):
// dataOut_D2[5] = LCELL(\D|output_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [5]),
	.cin(gnd),
	.combout(dataOut_D2[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[5] .lut_mask = 16'hFF00;
defparam \dataOut_D2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneiv_lcell_comb \writeBack[5] (
// Equation(s):
// writeBack[5] = LCELL((ctrl3[2] & ((dataOut_D2[5]))) # (!ctrl3[2] & (dataOut_M3[5])))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_M3[5]),
	.datad(dataOut_D2[5]),
	.cin(gnd),
	.combout(writeBack[5]),
	.cout());
// synopsys translate_off
defparam \writeBack[5] .lut_mask = 16'hFC30;
defparam \writeBack[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N5
dffeas \Register_File|register~293 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~293 .is_wysiwyg = "true";
defparam \Register_File|register~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneiv_lcell_comb \Register_File|register~2054 (
// Equation(s):
// \Register_File|register~2054_combout  = (ctrl0[21] & ((\Register_File|register~325_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~261_q  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~325_q ),
	.datac(\Register_File|register~261_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2054_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2054 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneiv_lcell_comb \Register_File|register~2055 (
// Equation(s):
// \Register_File|register~2055_combout  = (ctrl0[20] & ((\Register_File|register~2054_combout  & ((\Register_File|register~357_q ))) # (!\Register_File|register~2054_combout  & (\Register_File|register~293_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2054_combout ))))

	.dataa(\Register_File|register~293_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~357_q ),
	.datad(\Register_File|register~2054_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2055_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2055 .lut_mask = 16'hF388;
defparam \Register_File|register~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
cycloneiv_lcell_comb \Register_File|register~2056 (
// Equation(s):
// \Register_File|register~2056_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~69_q ))) # (!ctrl0[21] & (\Register_File|register~5_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~5_q ),
	.datad(\Register_File|register~69_q ),
	.cin(gnd),
	.combout(\Register_File|register~2056_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2056 .lut_mask = 16'hDC98;
defparam \Register_File|register~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneiv_lcell_comb \Register_File|register~2057 (
// Equation(s):
// \Register_File|register~2057_combout  = (ctrl0[20] & ((\Register_File|register~2056_combout  & ((\Register_File|register~101_q ))) # (!\Register_File|register~2056_combout  & (\Register_File|register~37_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2056_combout ))))

	.dataa(\Register_File|register~37_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~101_q ),
	.datad(\Register_File|register~2056_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2057_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2057 .lut_mask = 16'hF388;
defparam \Register_File|register~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneiv_lcell_comb \Register_File|register~2058 (
// Equation(s):
// \Register_File|register~2058_combout  = (ctrl0[23] & ((\Register_File|register~2055_combout ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~2057_combout  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2055_combout ),
	.datac(\Register_File|register~2057_combout ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2058_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2058 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N4
cycloneiv_lcell_comb \Register_File|register~2052 (
// Equation(s):
// \Register_File|register~2052_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~165_q ))) # (!ctrl0[20] & (\Register_File|register~133_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~133_q ),
	.datad(\Register_File|register~165_q ),
	.cin(gnd),
	.combout(\Register_File|register~2052_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2052 .lut_mask = 16'hDC98;
defparam \Register_File|register~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneiv_lcell_comb \Register_File|register~2053 (
// Equation(s):
// \Register_File|register~2053_combout  = (\Register_File|register~2052_combout  & (((\Register_File|register~229_q )) # (!ctrl0[21]))) # (!\Register_File|register~2052_combout  & (ctrl0[21] & (\Register_File|register~197_q )))

	.dataa(\Register_File|register~2052_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~197_q ),
	.datad(\Register_File|register~229_q ),
	.cin(gnd),
	.combout(\Register_File|register~2053_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2053 .lut_mask = 16'hEA62;
defparam \Register_File|register~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneiv_lcell_comb \Register_File|register~2059 (
// Equation(s):
// \Register_File|register~2059_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~421_q ))) # (!ctrl0[20] & (\Register_File|register~389_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~389_q ),
	.datad(\Register_File|register~421_q ),
	.cin(gnd),
	.combout(\Register_File|register~2059_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2059 .lut_mask = 16'hDC98;
defparam \Register_File|register~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneiv_lcell_comb \Register_File|register~2060 (
// Equation(s):
// \Register_File|register~2060_combout  = (\Register_File|register~2059_combout  & (((\Register_File|register~485_q ) # (!ctrl0[21])))) # (!\Register_File|register~2059_combout  & (\Register_File|register~453_q  & ((ctrl0[21]))))

	.dataa(\Register_File|register~2059_combout ),
	.datab(\Register_File|register~453_q ),
	.datac(\Register_File|register~485_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2060_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2060 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneiv_lcell_comb \Register_File|register~2061 (
// Equation(s):
// \Register_File|register~2061_combout  = (\Register_File|register~2058_combout  & (((\Register_File|register~2060_combout )) # (!ctrl0[22]))) # (!\Register_File|register~2058_combout  & (ctrl0[22] & (\Register_File|register~2053_combout )))

	.dataa(\Register_File|register~2058_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2053_combout ),
	.datad(\Register_File|register~2060_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2061_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2061 .lut_mask = 16'hEA62;
defparam \Register_File|register~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N14
cycloneiv_lcell_comb \Register_File|register~2066 (
// Equation(s):
// \Register_File|register~2066_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~645_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~517_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~517_q ),
	.datad(\Register_File|register~645_q ),
	.cin(gnd),
	.combout(\Register_File|register~2066_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2066 .lut_mask = 16'hBA98;
defparam \Register_File|register~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
cycloneiv_lcell_comb \Register_File|register~2067 (
// Equation(s):
// \Register_File|register~2067_combout  = (ctrl0[23] & ((\Register_File|register~2066_combout  & (\Register_File|register~901_q )) # (!\Register_File|register~2066_combout  & ((\Register_File|register~773_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2066_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2066_combout ),
	.datac(\Register_File|register~901_q ),
	.datad(\Register_File|register~773_q ),
	.cin(gnd),
	.combout(\Register_File|register~2067_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2067 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N2
cycloneiv_lcell_comb \Register_File|register~2064 (
// Equation(s):
// \Register_File|register~2064_combout  = (ctrl0[22] & ((\Register_File|register~709_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~581_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~709_q ),
	.datac(\Register_File|register~581_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2064_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2064 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N22
cycloneiv_lcell_comb \Register_File|register~2065 (
// Equation(s):
// \Register_File|register~2065_combout  = (\Register_File|register~2064_combout  & (((\Register_File|register~965_q ) # (!ctrl0[23])))) # (!\Register_File|register~2064_combout  & (\Register_File|register~837_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2064_combout ),
	.datab(\Register_File|register~837_q ),
	.datac(\Register_File|register~965_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2065_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2065 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
cycloneiv_lcell_comb \Register_File|register~2068 (
// Equation(s):
// \Register_File|register~2068_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~2065_combout ))) # (!ctrl0[21] & (\Register_File|register~2067_combout ))))

	.dataa(\Register_File|register~2067_combout ),
	.datab(ctrl0[20]),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2065_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2068_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2068 .lut_mask = 16'hF2C2;
defparam \Register_File|register~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneiv_lcell_comb \Register_File|register~2062 (
// Equation(s):
// \Register_File|register~2062_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~805_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~549_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~549_q ),
	.datad(\Register_File|register~805_q ),
	.cin(gnd),
	.combout(\Register_File|register~2062_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2062 .lut_mask = 16'hBA98;
defparam \Register_File|register~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneiv_lcell_comb \Register_File|register~2063 (
// Equation(s):
// \Register_File|register~2063_combout  = (\Register_File|register~2062_combout  & ((\Register_File|register~933_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2062_combout  & (((\Register_File|register~677_q  & ctrl0[22]))))

	.dataa(\Register_File|register~2062_combout ),
	.datab(\Register_File|register~933_q ),
	.datac(\Register_File|register~677_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2063_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2063 .lut_mask = 16'hD8AA;
defparam \Register_File|register~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneiv_lcell_comb \Register_File|register~2069 (
// Equation(s):
// \Register_File|register~2069_combout  = (ctrl0[23] & ((\Register_File|register~869_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~613_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~869_q ),
	.datac(\Register_File|register~613_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2069_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2069 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneiv_lcell_comb \Register_File|register~2070 (
// Equation(s):
// \Register_File|register~2070_combout  = (\Register_File|register~2069_combout  & ((\Register_File|register~997_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2069_combout  & (((\Register_File|register~741_q  & ctrl0[22]))))

	.dataa(\Register_File|register~997_q ),
	.datab(\Register_File|register~2069_combout ),
	.datac(\Register_File|register~741_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2070_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2070 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneiv_lcell_comb \Register_File|register~2071 (
// Equation(s):
// \Register_File|register~2071_combout  = (\Register_File|register~2068_combout  & (((\Register_File|register~2070_combout ) # (!ctrl0[20])))) # (!\Register_File|register~2068_combout  & (\Register_File|register~2063_combout  & (ctrl0[20])))

	.dataa(\Register_File|register~2068_combout ),
	.datab(\Register_File|register~2063_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~2070_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2071_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2071 .lut_mask = 16'hEA4A;
defparam \Register_File|register~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneiv_lcell_comb \Register_File|output_data_A~18 (
// Equation(s):
// \Register_File|output_data_A~18_combout  = (ctrl0[24] & ((\Register_File|register~2071_combout ) # ((\Register_File|register~2061_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~2061_combout  & 
// ((\Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2061_combout ),
	.datac(\Register_File|register~2071_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~18_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~18 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N7
dffeas \Register_File|output_data_A[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[5] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
cycloneiv_lcell_comb \fioA[5] (
// Equation(s):
// fioA[5] = LCELL(\Register_File|output_data_A [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [5]),
	.cin(gnd),
	.combout(fioA[5]),
	.cout());
// synopsys translate_off
defparam \fioA[5] .lut_mask = 16'hFF00;
defparam \fioA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneiv_lcell_comb \ALU|Add0~109 (
// Equation(s):
// \ALU|Add0~109_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[5]) # (dataOut_M1[5]))) # (!ctrl1[6] & (fioA[5] & dataOut_M1[5]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[5]),
	.datad(dataOut_M1[5]),
	.cin(gnd),
	.combout(\ALU|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~109 .lut_mask = 16'hC880;
defparam \ALU|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneiv_lcell_comb \dataOut_ALU[5] (
// Equation(s):
// dataOut_ALU[5] = LCELL((\ALU|Add0~109_combout ) # ((!ctrl1[7] & \ALU|Add0~36_combout )))

	.dataa(\ALU|Add0~109_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[5] .lut_mask = 16'hAFAA;
defparam \dataOut_ALU[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~27 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~27_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [6])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[5]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [6]))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(\MULTIPLICADOR|U0|acc_reg [6]),
	.datac(ctrl1[5]),
	.datad(fioA[5]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~27 .lut_mask = 16'hDC8C;
defparam \MULTIPLICADOR|U0|acc_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \MULTIPLICADOR|U0|acc_reg[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[5] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneiv_lcell_comb \dataOut_Mult[5] (
// Equation(s):
// dataOut_Mult[5] = LCELL(\MULTIPLICADOR|U0|acc_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[5] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneiv_lcell_comb \dataOut_D1[5] (
// Equation(s):
// dataOut_D1[5] = LCELL((ctrl1[4] & (dataOut_ALU[5])) # (!ctrl1[4] & ((dataOut_Mult[5]))))

	.dataa(gnd),
	.datab(dataOut_ALU[5]),
	.datac(dataOut_Mult[5]),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[5]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[5] .lut_mask = 16'hCCF0;
defparam \dataOut_D1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneiv_lcell_comb \addressCorrection_mem2[5] (
// Equation(s):
// addressCorrection_mem2[5] = LCELL((\ADDR_Decoding|Add0~9_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|Add0~9_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[5]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[5] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneiv_lcell_comb \dout[4] (
// Equation(s):
// dout[4] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[4]),
	.cout());
// synopsys translate_off
defparam \dout[4] .lut_mask = 16'hF0F0;
defparam \dout[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneiv_lcell_comb \dataOut_M3[4] (
// Equation(s):
// dataOut_M3[4] = LCELL((\CS_WB~combout  & ((dout[4]))) # (!\CS_WB~combout  & (\Data_BUS_READ[4]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[4]~input_o ),
	.datac(\CS_WB~combout ),
	.datad(dout[4]),
	.cin(gnd),
	.combout(dataOut_M3[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[4] .lut_mask = 16'hFC0C;
defparam \dataOut_M3[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \D|output_data[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[4]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[4] .is_wysiwyg = "true";
defparam \D|output_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneiv_lcell_comb \dataOut_D2[4] (
// Equation(s):
// dataOut_D2[4] = LCELL(\D|output_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [4]),
	.cin(gnd),
	.combout(dataOut_D2[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[4] .lut_mask = 16'hFF00;
defparam \dataOut_D2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneiv_lcell_comb \writeBack[4] (
// Equation(s):
// writeBack[4] = LCELL((ctrl3[2] & ((dataOut_D2[4]))) # (!ctrl3[2] & (dataOut_M3[4])))

	.dataa(gnd),
	.datab(ctrl3[2]),
	.datac(dataOut_M3[4]),
	.datad(dataOut_D2[4]),
	.cin(gnd),
	.combout(writeBack[4]),
	.cout());
// synopsys translate_off
defparam \writeBack[4] .lut_mask = 16'hFC30;
defparam \writeBack[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N11
dffeas \Register_File|register~4 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~4 .is_wysiwyg = "true";
defparam \Register_File|register~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1108 (
// Equation(s):
// \Register_File|register~1108_combout  = (ctrl0[15] & (((\Register_File|register~36_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~4_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~4_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~36_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1108_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1108 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneiv_lcell_comb \Register_File|register~1109 (
// Equation(s):
// \Register_File|register~1109_combout  = (\Register_File|register~1108_combout  & (((\Register_File|register~100_q )) # (!ctrl0[16]))) # (!\Register_File|register~1108_combout  & (ctrl0[16] & (\Register_File|register~68_q )))

	.dataa(\Register_File|register~1108_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~68_q ),
	.datad(\Register_File|register~100_q ),
	.cin(gnd),
	.combout(\Register_File|register~1109_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1109 .lut_mask = 16'hEA62;
defparam \Register_File|register~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1106 (
// Equation(s):
// \Register_File|register~1106_combout  = (ctrl0[16] & (((\Register_File|register~196_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~132_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~132_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~196_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1106_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1106 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1107 (
// Equation(s):
// \Register_File|register~1107_combout  = (ctrl0[15] & ((\Register_File|register~1106_combout  & ((\Register_File|register~228_q ))) # (!\Register_File|register~1106_combout  & (\Register_File|register~164_q )))) # (!ctrl0[15] & 
// (\Register_File|register~1106_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1106_combout ),
	.datac(\Register_File|register~164_q ),
	.datad(\Register_File|register~228_q ),
	.cin(gnd),
	.combout(\Register_File|register~1107_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1107 .lut_mask = 16'hEC64;
defparam \Register_File|register~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1110 (
// Equation(s):
// \Register_File|register~1110_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~1107_combout )))) # (!ctrl0[17] & (!ctrl0[18] & (\Register_File|register~1109_combout )))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1109_combout ),
	.datad(\Register_File|register~1107_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1110_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1110 .lut_mask = 16'hBA98;
defparam \Register_File|register~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1104 (
// Equation(s):
// \Register_File|register~1104_combout  = (ctrl0[15] & ((ctrl0[16]) # ((\Register_File|register~292_q )))) # (!ctrl0[15] & (!ctrl0[16] & ((\Register_File|register~260_q ))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~292_q ),
	.datad(\Register_File|register~260_q ),
	.cin(gnd),
	.combout(\Register_File|register~1104_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1104 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1105 (
// Equation(s):
// \Register_File|register~1105_combout  = (ctrl0[16] & ((\Register_File|register~1104_combout  & (\Register_File|register~356_q )) # (!\Register_File|register~1104_combout  & ((\Register_File|register~324_q ))))) # (!ctrl0[16] & 
// (\Register_File|register~1104_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1104_combout ),
	.datac(\Register_File|register~356_q ),
	.datad(\Register_File|register~324_q ),
	.cin(gnd),
	.combout(\Register_File|register~1105_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1105 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1111 (
// Equation(s):
// \Register_File|register~1111_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~452_q )) # (!ctrl0[16] & ((\Register_File|register~388_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~452_q ),
	.datad(\Register_File|register~388_q ),
	.cin(gnd),
	.combout(\Register_File|register~1111_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1111 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N10
cycloneiv_lcell_comb \Register_File|register~1112 (
// Equation(s):
// \Register_File|register~1112_combout  = (ctrl0[15] & ((\Register_File|register~1111_combout  & (\Register_File|register~484_q )) # (!\Register_File|register~1111_combout  & ((\Register_File|register~420_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1111_combout ))))

	.dataa(\Register_File|register~484_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~420_q ),
	.datad(\Register_File|register~1111_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1112_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1112 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneiv_lcell_comb \Register_File|register~1113 (
// Equation(s):
// \Register_File|register~1113_combout  = (\Register_File|register~1110_combout  & (((\Register_File|register~1112_combout ) # (!ctrl0[18])))) # (!\Register_File|register~1110_combout  & (\Register_File|register~1105_combout  & ((ctrl0[18]))))

	.dataa(\Register_File|register~1110_combout ),
	.datab(\Register_File|register~1105_combout ),
	.datac(\Register_File|register~1112_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1113_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1113 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N8
cycloneiv_lcell_comb \Register_File|register~1114 (
// Equation(s):
// \Register_File|register~1114_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~836_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~580_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~836_q ),
	.datad(\Register_File|register~580_q ),
	.cin(gnd),
	.combout(\Register_File|register~1114_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1114 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1115 (
// Equation(s):
// \Register_File|register~1115_combout  = (ctrl0[17] & ((\Register_File|register~1114_combout  & (\Register_File|register~964_q )) # (!\Register_File|register~1114_combout  & ((\Register_File|register~708_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1114_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1114_combout ),
	.datac(\Register_File|register~964_q ),
	.datad(\Register_File|register~708_q ),
	.cin(gnd),
	.combout(\Register_File|register~1115_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1115 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1121 (
// Equation(s):
// \Register_File|register~1121_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~740_q )) # (!ctrl0[17] & ((\Register_File|register~612_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~740_q ),
	.datad(\Register_File|register~612_q ),
	.cin(gnd),
	.combout(\Register_File|register~1121_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1121 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneiv_lcell_comb \Register_File|register~1122 (
// Equation(s):
// \Register_File|register~1122_combout  = (ctrl0[18] & ((\Register_File|register~1121_combout  & ((\Register_File|register~996_q ))) # (!\Register_File|register~1121_combout  & (\Register_File|register~868_q )))) # (!ctrl0[18] & 
// (((\Register_File|register~1121_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~868_q ),
	.datac(\Register_File|register~996_q ),
	.datad(\Register_File|register~1121_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1122_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1122 .lut_mask = 16'hF588;
defparam \Register_File|register~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
cycloneiv_lcell_comb \Register_File|register~1118 (
// Equation(s):
// \Register_File|register~1118_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~772_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~516_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~772_q ),
	.datad(\Register_File|register~516_q ),
	.cin(gnd),
	.combout(\Register_File|register~1118_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1118 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1119 (
// Equation(s):
// \Register_File|register~1119_combout  = (\Register_File|register~1118_combout  & (((\Register_File|register~900_q )) # (!ctrl0[17]))) # (!\Register_File|register~1118_combout  & (ctrl0[17] & (\Register_File|register~644_q )))

	.dataa(\Register_File|register~1118_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~644_q ),
	.datad(\Register_File|register~900_q ),
	.cin(gnd),
	.combout(\Register_File|register~1119_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1119 .lut_mask = 16'hEA62;
defparam \Register_File|register~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneiv_lcell_comb \Register_File|register~1116 (
// Equation(s):
// \Register_File|register~1116_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~676_q )) # (!ctrl0[17] & ((\Register_File|register~548_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~676_q ),
	.datad(\Register_File|register~548_q ),
	.cin(gnd),
	.combout(\Register_File|register~1116_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1116 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneiv_lcell_comb \Register_File|register~1117 (
// Equation(s):
// \Register_File|register~1117_combout  = (\Register_File|register~1116_combout  & (((\Register_File|register~932_q )) # (!ctrl0[18]))) # (!\Register_File|register~1116_combout  & (ctrl0[18] & (\Register_File|register~804_q )))

	.dataa(\Register_File|register~1116_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~804_q ),
	.datad(\Register_File|register~932_q ),
	.cin(gnd),
	.combout(\Register_File|register~1117_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1117 .lut_mask = 16'hEA62;
defparam \Register_File|register~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1120 (
// Equation(s):
// \Register_File|register~1120_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~1117_combout ))) # (!ctrl0[15] & (\Register_File|register~1119_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1119_combout ),
	.datac(ctrl0[15]),
	.datad(\Register_File|register~1117_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1120_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1120 .lut_mask = 16'hF4A4;
defparam \Register_File|register~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N22
cycloneiv_lcell_comb \Register_File|register~1123 (
// Equation(s):
// \Register_File|register~1123_combout  = (ctrl0[16] & ((\Register_File|register~1120_combout  & ((\Register_File|register~1122_combout ))) # (!\Register_File|register~1120_combout  & (\Register_File|register~1115_combout )))) # (!ctrl0[16] & 
// (((\Register_File|register~1120_combout ))))

	.dataa(\Register_File|register~1115_combout ),
	.datab(\Register_File|register~1122_combout ),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1120_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1123_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1123 .lut_mask = 16'hCFA0;
defparam \Register_File|register~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneiv_lcell_comb \Register_File|output_data_B~5 (
// Equation(s):
// \Register_File|output_data_B~5_combout  = (ctrl0[19] & ((\Register_File|register~1123_combout ) # ((\Register_File|register~1113_combout  & \Register_File|output_data_B~0_combout )))) # (!ctrl0[19] & (\Register_File|register~1113_combout  & 
// (\Register_File|output_data_B~0_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1113_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1123_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~5 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N21
dffeas \Register_File|output_data_B[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~5_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[4] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneiv_lcell_comb \fioB[4] (
// Equation(s):
// fioB[4] = LCELL(\Register_File|output_data_B [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[4]),
	.cout());
// synopsys translate_off
defparam \fioB[4] .lut_mask = 16'hF0F0;
defparam \fioB[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneiv_lcell_comb \dataOut_M1[4] (
// Equation(s):
// dataOut_M1[4] = LCELL((ctrl1[8] & (dataOut_Imm[4])) # (!ctrl1[8] & ((fioB[4]))))

	.dataa(ctrl1[8]),
	.datab(dataOut_Imm[4]),
	.datac(fioB[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M1[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[4] .lut_mask = 16'hD8D8;
defparam \dataOut_M1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneiv_lcell_comb \ALU|Add0~19 (
// Equation(s):
// \ALU|Add0~19_combout  = ctrl1[6] $ (dataOut_M1[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[4]),
	.cin(gnd),
	.combout(\ALU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~19 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneiv_lcell_comb \ALU|Add0~107 (
// Equation(s):
// \ALU|Add0~107_combout  = (ctrl1[7] & ((fioA[4] & ((ctrl1[6]) # (dataOut_M1[4]))) # (!fioA[4] & (ctrl1[6] & dataOut_M1[4]))))

	.dataa(fioA[4]),
	.datab(ctrl1[7]),
	.datac(ctrl1[6]),
	.datad(dataOut_M1[4]),
	.cin(gnd),
	.combout(\ALU|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~107 .lut_mask = 16'hC880;
defparam \ALU|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneiv_lcell_comb \dataOut_ALU[4] (
// Equation(s):
// dataOut_ALU[4] = LCELL((\ALU|Add0~107_combout ) # ((!ctrl1[7] & \ALU|Add0~34_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~34_combout ),
	.datad(\ALU|Add0~107_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[4] .lut_mask = 16'hFF30;
defparam \dataOut_ALU[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~26 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~26_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (\MULTIPLICADOR|U0|acc_reg [5])) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & ((fioA[4]))) # (!ctrl1[5] & (\MULTIPLICADOR|U0|acc_reg [5]))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(\MULTIPLICADOR|U0|acc_reg [5]),
	.datac(ctrl1[5]),
	.datad(fioA[4]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~26 .lut_mask = 16'hDC8C;
defparam \MULTIPLICADOR|U0|acc_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \MULTIPLICADOR|U0|acc_reg[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U0|acc_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[4] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneiv_lcell_comb \dataOut_Mult[4] (
// Equation(s):
// dataOut_Mult[4] = LCELL(\MULTIPLICADOR|U0|acc_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [4]),
	.cin(gnd),
	.combout(dataOut_Mult[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[4] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneiv_lcell_comb \dataOut_D1[4] (
// Equation(s):
// dataOut_D1[4] = LCELL((ctrl1[4] & (dataOut_ALU[4])) # (!ctrl1[4] & ((dataOut_Mult[4]))))

	.dataa(dataOut_ALU[4]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[4]),
	.cin(gnd),
	.combout(dataOut_D1[4]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[4] .lut_mask = 16'hBB88;
defparam \dataOut_D1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneiv_lcell_comb \addressCorrection_mem2[4] (
// Equation(s):
// addressCorrection_mem2[4] = LCELL((\ADDR_Decoding|Add0~6_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|Add0~6_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[4]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[4] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N12
cycloneiv_lcell_comb \dout[3] (
// Equation(s):
// dout[3] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Memory|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(dout[3]),
	.cout());
// synopsys translate_off
defparam \dout[3] .lut_mask = 16'hF0F0;
defparam \dout[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N26
cycloneiv_lcell_comb \dataOut_M3[3] (
// Equation(s):
// dataOut_M3[3] = LCELL((\CS_WB~combout  & ((dout[3]))) # (!\CS_WB~combout  & (\Data_BUS_READ[3]~input_o )))

	.dataa(gnd),
	.datab(\Data_BUS_READ[3]~input_o ),
	.datac(dout[3]),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[3] .lut_mask = 16'hF0CC;
defparam \dataOut_M3[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \D|output_data[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[3]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[3] .is_wysiwyg = "true";
defparam \D|output_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N30
cycloneiv_lcell_comb \dataOut_D2[3] (
// Equation(s):
// dataOut_D2[3] = LCELL(\D|output_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[3] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N10
cycloneiv_lcell_comb \writeBack[3] (
// Equation(s):
// writeBack[3] = LCELL((ctrl3[2] & ((dataOut_D2[3]))) # (!ctrl3[2] & (dataOut_M3[3])))

	.dataa(dataOut_M3[3]),
	.datab(ctrl3[2]),
	.datac(dataOut_D2[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(writeBack[3]),
	.cout());
// synopsys translate_off
defparam \writeBack[3] .lut_mask = 16'hE2E2;
defparam \writeBack[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N21
dffeas \Register_File|register~195 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~195 .is_wysiwyg = "true";
defparam \Register_File|register~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N0
cycloneiv_lcell_comb \Register_File|register~1084 (
// Equation(s):
// \Register_File|register~1084_combout  = (ctrl0[15] & (((\Register_File|register~163_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~131_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~131_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~163_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1084_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1084 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N18
cycloneiv_lcell_comb \Register_File|register~1085 (
// Equation(s):
// \Register_File|register~1085_combout  = (\Register_File|register~1084_combout  & (((\Register_File|register~227_q ) # (!ctrl0[16])))) # (!\Register_File|register~1084_combout  & (\Register_File|register~195_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~195_q ),
	.datab(\Register_File|register~1084_combout ),
	.datac(\Register_File|register~227_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1085_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1085 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N6
cycloneiv_lcell_comb \Register_File|register~1091 (
// Equation(s):
// \Register_File|register~1091_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~419_q ))) # (!ctrl0[15] & (\Register_File|register~387_q ))))

	.dataa(\Register_File|register~387_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~419_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1091_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1091 .lut_mask = 16'hFC22;
defparam \Register_File|register~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
cycloneiv_lcell_comb \Register_File|register~1092 (
// Equation(s):
// \Register_File|register~1092_combout  = (ctrl0[16] & ((\Register_File|register~1091_combout  & ((\Register_File|register~483_q ))) # (!\Register_File|register~1091_combout  & (\Register_File|register~451_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1091_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1091_combout ),
	.datac(\Register_File|register~451_q ),
	.datad(\Register_File|register~483_q ),
	.cin(gnd),
	.combout(\Register_File|register~1092_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1092 .lut_mask = 16'hEC64;
defparam \Register_File|register~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneiv_lcell_comb \Register_File|register~1088 (
// Equation(s):
// \Register_File|register~1088_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~67_q )) # (!ctrl0[16] & ((\Register_File|register~3_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~67_q ),
	.datad(\Register_File|register~3_q ),
	.cin(gnd),
	.combout(\Register_File|register~1088_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1088 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneiv_lcell_comb \Register_File|register~1089 (
// Equation(s):
// \Register_File|register~1089_combout  = (ctrl0[15] & ((\Register_File|register~1088_combout  & (\Register_File|register~99_q )) # (!\Register_File|register~1088_combout  & ((\Register_File|register~35_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1088_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~99_q ),
	.datac(\Register_File|register~35_q ),
	.datad(\Register_File|register~1088_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1089_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1089 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneiv_lcell_comb \Register_File|register~1086 (
// Equation(s):
// \Register_File|register~1086_combout  = (ctrl0[16] & (((\Register_File|register~323_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~259_q  & ((!ctrl0[15]))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~259_q ),
	.datac(\Register_File|register~323_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1086_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1086 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1087 (
// Equation(s):
// \Register_File|register~1087_combout  = (\Register_File|register~1086_combout  & ((\Register_File|register~355_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1086_combout  & (((\Register_File|register~291_q  & ctrl0[15]))))

	.dataa(\Register_File|register~355_q ),
	.datab(\Register_File|register~1086_combout ),
	.datac(\Register_File|register~291_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1087_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1087 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneiv_lcell_comb \Register_File|register~1090 (
// Equation(s):
// \Register_File|register~1090_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~1087_combout ))) # (!ctrl0[18] & (\Register_File|register~1089_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1089_combout ),
	.datac(\Register_File|register~1087_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1090_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1090 .lut_mask = 16'hFA44;
defparam \Register_File|register~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneiv_lcell_comb \Register_File|register~1093 (
// Equation(s):
// \Register_File|register~1093_combout  = (ctrl0[17] & ((\Register_File|register~1090_combout  & ((\Register_File|register~1092_combout ))) # (!\Register_File|register~1090_combout  & (\Register_File|register~1085_combout )))) # (!ctrl0[17] & 
// (((\Register_File|register~1090_combout ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1085_combout ),
	.datac(\Register_File|register~1092_combout ),
	.datad(\Register_File|register~1090_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1093_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1093 .lut_mask = 16'hF588;
defparam \Register_File|register~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneiv_lcell_comb \Register_File|register~1101 (
// Equation(s):
// \Register_File|register~1101_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~867_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~611_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~867_q ),
	.datad(\Register_File|register~611_q ),
	.cin(gnd),
	.combout(\Register_File|register~1101_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1101 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1102 (
// Equation(s):
// \Register_File|register~1102_combout  = (\Register_File|register~1101_combout  & (((\Register_File|register~995_q ) # (!ctrl0[17])))) # (!\Register_File|register~1101_combout  & (\Register_File|register~739_q  & ((ctrl0[17]))))

	.dataa(\Register_File|register~1101_combout ),
	.datab(\Register_File|register~739_q ),
	.datac(\Register_File|register~995_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1102_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1102 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneiv_lcell_comb \Register_File|register~1094 (
// Equation(s):
// \Register_File|register~1094_combout  = (ctrl0[18] & (((\Register_File|register~803_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~547_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~547_q ),
	.datac(\Register_File|register~803_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1094_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1094 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneiv_lcell_comb \Register_File|register~1095 (
// Equation(s):
// \Register_File|register~1095_combout  = (\Register_File|register~1094_combout  & (((\Register_File|register~931_q )) # (!ctrl0[17]))) # (!\Register_File|register~1094_combout  & (ctrl0[17] & ((\Register_File|register~675_q ))))

	.dataa(\Register_File|register~1094_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~931_q ),
	.datad(\Register_File|register~675_q ),
	.cin(gnd),
	.combout(\Register_File|register~1095_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1095 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N28
cycloneiv_lcell_comb \Register_File|register~1096 (
// Equation(s):
// \Register_File|register~1096_combout  = (ctrl0[17] & (((\Register_File|register~707_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~579_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~579_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~707_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1096_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1096 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N12
cycloneiv_lcell_comb \Register_File|register~1097 (
// Equation(s):
// \Register_File|register~1097_combout  = (ctrl0[18] & ((\Register_File|register~1096_combout  & (\Register_File|register~963_q )) # (!\Register_File|register~1096_combout  & ((\Register_File|register~835_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1096_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~963_q ),
	.datac(\Register_File|register~835_q ),
	.datad(\Register_File|register~1096_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1097_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1097 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneiv_lcell_comb \Register_File|register~1098 (
// Equation(s):
// \Register_File|register~1098_combout  = (ctrl0[17] & (((\Register_File|register~643_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~515_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~515_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~643_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1098_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1098 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1099 (
// Equation(s):
// \Register_File|register~1099_combout  = (\Register_File|register~1098_combout  & (((\Register_File|register~899_q )) # (!ctrl0[18]))) # (!\Register_File|register~1098_combout  & (ctrl0[18] & (\Register_File|register~771_q )))

	.dataa(\Register_File|register~1098_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~771_q ),
	.datad(\Register_File|register~899_q ),
	.cin(gnd),
	.combout(\Register_File|register~1099_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1099 .lut_mask = 16'hEA62;
defparam \Register_File|register~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneiv_lcell_comb \Register_File|register~1100 (
// Equation(s):
// \Register_File|register~1100_combout  = (ctrl0[16] & ((\Register_File|register~1097_combout ) # ((ctrl0[15])))) # (!ctrl0[16] & (((\Register_File|register~1099_combout  & !ctrl0[15]))))

	.dataa(\Register_File|register~1097_combout ),
	.datab(\Register_File|register~1099_combout ),
	.datac(ctrl0[16]),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1100_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1100 .lut_mask = 16'hF0AC;
defparam \Register_File|register~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneiv_lcell_comb \Register_File|register~1103 (
// Equation(s):
// \Register_File|register~1103_combout  = (\Register_File|register~1100_combout  & ((\Register_File|register~1102_combout ) # ((!ctrl0[15])))) # (!\Register_File|register~1100_combout  & (((\Register_File|register~1095_combout  & ctrl0[15]))))

	.dataa(\Register_File|register~1102_combout ),
	.datab(\Register_File|register~1095_combout ),
	.datac(\Register_File|register~1100_combout ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1103_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1103 .lut_mask = 16'hACF0;
defparam \Register_File|register~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneiv_lcell_comb \Register_File|output_data_B~4 (
// Equation(s):
// \Register_File|output_data_B~4_combout  = (ctrl0[19] & ((\Register_File|register~1103_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1093_combout )))) # (!ctrl0[19] & (\Register_File|output_data_B~0_combout  & 
// (\Register_File|register~1093_combout )))

	.dataa(ctrl0[19]),
	.datab(\Register_File|output_data_B~0_combout ),
	.datac(\Register_File|register~1093_combout ),
	.datad(\Register_File|register~1103_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~4 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \Register_File|output_data_B[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~4_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[3] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneiv_lcell_comb \fioB[3] (
// Equation(s):
// fioB[3] = LCELL(\Register_File|output_data_B [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[3]),
	.cout());
// synopsys translate_off
defparam \fioB[3] .lut_mask = 16'hF0F0;
defparam \fioB[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N24
cycloneiv_lcell_comb \dataOut_M1[3] (
// Equation(s):
// dataOut_M1[3] = LCELL((ctrl1[8] & (dataOut_Imm[3])) # (!ctrl1[8] & ((fioB[3]))))

	.dataa(ctrl1[8]),
	.datab(gnd),
	.datac(dataOut_Imm[3]),
	.datad(fioB[3]),
	.cin(gnd),
	.combout(dataOut_M1[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[3] .lut_mask = 16'hF5A0;
defparam \dataOut_M1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneiv_lcell_comb \ALU|Add0~101 (
// Equation(s):
// \ALU|Add0~101_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[3]) # (fioA[3]))) # (!ctrl1[6] & (dataOut_M1[3] & fioA[3]))))

	.dataa(ctrl1[6]),
	.datab(dataOut_M1[3]),
	.datac(ctrl1[7]),
	.datad(fioA[3]),
	.cin(gnd),
	.combout(\ALU|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~101 .lut_mask = 16'hE080;
defparam \ALU|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneiv_lcell_comb \dataOut_ALU[3] (
// Equation(s):
// dataOut_ALU[3] = LCELL((\ALU|Add0~101_combout ) # ((!ctrl1[7] & \ALU|Add0~32_combout )))

	.dataa(gnd),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~101_combout ),
	.datad(\ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[3] .lut_mask = 16'hF3F0;
defparam \dataOut_ALU[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~23 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~23_combout  = (ctrl1[5] & ((\MULTIPLICADOR|U2|state.S0~q  & ((\MULTIPLICADOR|U0|acc_reg [4]))) # (!\MULTIPLICADOR|U2|state.S0~q  & (fioA[3])))) # (!ctrl1[5] & (((\MULTIPLICADOR|U0|acc_reg [4]))))

	.dataa(fioA[3]),
	.datab(ctrl1[5]),
	.datac(\MULTIPLICADOR|U0|acc_reg [4]),
	.datad(\MULTIPLICADOR|U2|state.S0~q ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~23 .lut_mask = 16'hF0B8;
defparam \MULTIPLICADOR|U0|acc_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \MULTIPLICADOR|U0|acc_reg[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[3] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneiv_lcell_comb \dataOut_Mult[3] (
// Equation(s):
// dataOut_Mult[3] = LCELL(\MULTIPLICADOR|U0|acc_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [3]),
	.cin(gnd),
	.combout(dataOut_Mult[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[3] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneiv_lcell_comb \dataOut_D1[3] (
// Equation(s):
// dataOut_D1[3] = LCELL((ctrl1[4] & (dataOut_ALU[3])) # (!ctrl1[4] & ((dataOut_Mult[3]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[3]),
	.datad(dataOut_Mult[3]),
	.cin(gnd),
	.combout(dataOut_D1[3]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[3] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneiv_lcell_comb \addressCorrection_mem2[3] (
// Equation(s):
// addressCorrection_mem2[3] = LCELL((\ADDR_Decoding|Add0~3_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(\ADDR_Decoding|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[3]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[3] .lut_mask = 16'h00AA;
defparam \addressCorrection_mem2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneiv_lcell_comb \dout[2] (
// Equation(s):
// dout[2] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(dout[2]),
	.cout());
// synopsys translate_off
defparam \dout[2] .lut_mask = 16'hFF00;
defparam \dout[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneiv_lcell_comb \dataOut_M3[2] (
// Equation(s):
// dataOut_M3[2] = LCELL((\CS_WB~combout  & ((dout[2]))) # (!\CS_WB~combout  & (\Data_BUS_READ[2]~input_o )))

	.dataa(\CS_WB~combout ),
	.datab(\Data_BUS_READ[2]~input_o ),
	.datac(gnd),
	.datad(dout[2]),
	.cin(gnd),
	.combout(dataOut_M3[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[2] .lut_mask = 16'hEE44;
defparam \dataOut_M3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N25
dffeas \D|output_data[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[2]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[2] .is_wysiwyg = "true";
defparam \D|output_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneiv_lcell_comb \dataOut_D2[2] (
// Equation(s):
// dataOut_D2[2] = LCELL(\D|output_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [2]),
	.cin(gnd),
	.combout(dataOut_D2[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[2] .lut_mask = 16'hFF00;
defparam \dataOut_D2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneiv_lcell_comb \writeBack[2] (
// Equation(s):
// writeBack[2] = LCELL((ctrl3[2] & ((dataOut_D2[2]))) # (!ctrl3[2] & (dataOut_M3[2])))

	.dataa(dataOut_M3[2]),
	.datab(ctrl3[2]),
	.datac(gnd),
	.datad(dataOut_D2[2]),
	.cin(gnd),
	.combout(writeBack[2]),
	.cout());
// synopsys translate_off
defparam \writeBack[2] .lut_mask = 16'hEE22;
defparam \writeBack[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N11
dffeas \Register_File|register~194 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~194 .is_wysiwyg = "true";
defparam \Register_File|register~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
cycloneiv_lcell_comb \Register_File|register~2114 (
// Equation(s):
// \Register_File|register~2114_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~194_q )) # (!ctrl0[21] & ((\Register_File|register~130_q )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~194_q ),
	.datac(\Register_File|register~130_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2114_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2114 .lut_mask = 16'hEE50;
defparam \Register_File|register~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneiv_lcell_comb \Register_File|register~2115 (
// Equation(s):
// \Register_File|register~2115_combout  = (\Register_File|register~2114_combout  & (((\Register_File|register~226_q )) # (!ctrl0[20]))) # (!\Register_File|register~2114_combout  & (ctrl0[20] & ((\Register_File|register~162_q ))))

	.dataa(\Register_File|register~2114_combout ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~226_q ),
	.datad(\Register_File|register~162_q ),
	.cin(gnd),
	.combout(\Register_File|register~2115_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2115 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneiv_lcell_comb \Register_File|register~2116 (
// Equation(s):
// \Register_File|register~2116_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~34_q ))) # (!ctrl0[20] & (\Register_File|register~2_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2_q ),
	.datad(\Register_File|register~34_q ),
	.cin(gnd),
	.combout(\Register_File|register~2116_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2116 .lut_mask = 16'hDC98;
defparam \Register_File|register~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneiv_lcell_comb \Register_File|register~2117 (
// Equation(s):
// \Register_File|register~2117_combout  = (\Register_File|register~2116_combout  & (((\Register_File|register~98_q )) # (!ctrl0[21]))) # (!\Register_File|register~2116_combout  & (ctrl0[21] & ((\Register_File|register~66_q ))))

	.dataa(\Register_File|register~2116_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~98_q ),
	.datad(\Register_File|register~66_q ),
	.cin(gnd),
	.combout(\Register_File|register~2117_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2117 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneiv_lcell_comb \Register_File|register~2118 (
// Equation(s):
// \Register_File|register~2118_combout  = (ctrl0[22] & ((\Register_File|register~2115_combout ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~2117_combout  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2115_combout ),
	.datac(\Register_File|register~2117_combout ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2118_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2118 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
cycloneiv_lcell_comb \Register_File|register~2119 (
// Equation(s):
// \Register_File|register~2119_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~450_q ))) # (!ctrl0[21] & (\Register_File|register~386_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~386_q ),
	.datad(\Register_File|register~450_q ),
	.cin(gnd),
	.combout(\Register_File|register~2119_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2119 .lut_mask = 16'hDC98;
defparam \Register_File|register~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneiv_lcell_comb \Register_File|register~2120 (
// Equation(s):
// \Register_File|register~2120_combout  = (ctrl0[20] & ((\Register_File|register~2119_combout  & ((\Register_File|register~482_q ))) # (!\Register_File|register~2119_combout  & (\Register_File|register~418_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2119_combout ))))

	.dataa(\Register_File|register~418_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~482_q ),
	.datad(\Register_File|register~2119_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2120_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2120 .lut_mask = 16'hF388;
defparam \Register_File|register~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneiv_lcell_comb \Register_File|register~2112 (
// Equation(s):
// \Register_File|register~2112_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~290_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~258_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~258_q ),
	.datad(\Register_File|register~290_q ),
	.cin(gnd),
	.combout(\Register_File|register~2112_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2112 .lut_mask = 16'hBA98;
defparam \Register_File|register~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneiv_lcell_comb \Register_File|register~2113 (
// Equation(s):
// \Register_File|register~2113_combout  = (ctrl0[21] & ((\Register_File|register~2112_combout  & (\Register_File|register~354_q )) # (!\Register_File|register~2112_combout  & ((\Register_File|register~322_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2112_combout ))))

	.dataa(\Register_File|register~354_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~322_q ),
	.datad(\Register_File|register~2112_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2113_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2113 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
cycloneiv_lcell_comb \Register_File|register~2121 (
// Equation(s):
// \Register_File|register~2121_combout  = (\Register_File|register~2118_combout  & (((\Register_File|register~2120_combout )) # (!ctrl0[23]))) # (!\Register_File|register~2118_combout  & (ctrl0[23] & ((\Register_File|register~2113_combout ))))

	.dataa(\Register_File|register~2118_combout ),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~2120_combout ),
	.datad(\Register_File|register~2113_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2121_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2121 .lut_mask = 16'hE6A2;
defparam \Register_File|register~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneiv_lcell_comb \Register_File|register~2129 (
// Equation(s):
// \Register_File|register~2129_combout  = (ctrl0[22] & ((ctrl0[23]) # ((\Register_File|register~738_q )))) # (!ctrl0[22] & (!ctrl0[23] & (\Register_File|register~610_q )))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~610_q ),
	.datad(\Register_File|register~738_q ),
	.cin(gnd),
	.combout(\Register_File|register~2129_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2129 .lut_mask = 16'hBA98;
defparam \Register_File|register~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneiv_lcell_comb \Register_File|register~2130 (
// Equation(s):
// \Register_File|register~2130_combout  = (\Register_File|register~2129_combout  & ((\Register_File|register~994_q ) # ((!ctrl0[23])))) # (!\Register_File|register~2129_combout  & (((\Register_File|register~866_q  & ctrl0[23]))))

	.dataa(\Register_File|register~994_q ),
	.datab(\Register_File|register~2129_combout ),
	.datac(\Register_File|register~866_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2130_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2130 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N30
cycloneiv_lcell_comb \Register_File|register~2122 (
// Equation(s):
// \Register_File|register~2122_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~834_q ))) # (!ctrl0[23] & (\Register_File|register~578_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~578_q ),
	.datad(\Register_File|register~834_q ),
	.cin(gnd),
	.combout(\Register_File|register~2122_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2122 .lut_mask = 16'hDC98;
defparam \Register_File|register~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N16
cycloneiv_lcell_comb \Register_File|register~2123 (
// Equation(s):
// \Register_File|register~2123_combout  = (ctrl0[22] & ((\Register_File|register~2122_combout  & ((\Register_File|register~962_q ))) # (!\Register_File|register~2122_combout  & (\Register_File|register~706_q )))) # (!ctrl0[22] & 
// (\Register_File|register~2122_combout ))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~2122_combout ),
	.datac(\Register_File|register~706_q ),
	.datad(\Register_File|register~962_q ),
	.cin(gnd),
	.combout(\Register_File|register~2123_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2123 .lut_mask = 16'hEC64;
defparam \Register_File|register~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneiv_lcell_comb \Register_File|register~2124 (
// Equation(s):
// \Register_File|register~2124_combout  = (ctrl0[23] & (ctrl0[22])) # (!ctrl0[23] & ((ctrl0[22] & ((\Register_File|register~674_q ))) # (!ctrl0[22] & (\Register_File|register~546_q ))))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~546_q ),
	.datad(\Register_File|register~674_q ),
	.cin(gnd),
	.combout(\Register_File|register~2124_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2124 .lut_mask = 16'hDC98;
defparam \Register_File|register~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneiv_lcell_comb \Register_File|register~2125 (
// Equation(s):
// \Register_File|register~2125_combout  = (\Register_File|register~2124_combout  & (((\Register_File|register~930_q ) # (!ctrl0[23])))) # (!\Register_File|register~2124_combout  & (\Register_File|register~802_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~802_q ),
	.datab(\Register_File|register~2124_combout ),
	.datac(\Register_File|register~930_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2125_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2125 .lut_mask = 16'hE2CC;
defparam \Register_File|register~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2126 (
// Equation(s):
// \Register_File|register~2126_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~770_q )) # (!ctrl0[23] & ((\Register_File|register~514_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~770_q ),
	.datac(\Register_File|register~514_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2126_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2126 .lut_mask = 16'hEE50;
defparam \Register_File|register~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneiv_lcell_comb \Register_File|register~2127 (
// Equation(s):
// \Register_File|register~2127_combout  = (ctrl0[22] & ((\Register_File|register~2126_combout  & ((\Register_File|register~898_q ))) # (!\Register_File|register~2126_combout  & (\Register_File|register~642_q )))) # (!ctrl0[22] & 
// (((\Register_File|register~2126_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~642_q ),
	.datac(\Register_File|register~898_q ),
	.datad(\Register_File|register~2126_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2127_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2127 .lut_mask = 16'hF588;
defparam \Register_File|register~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneiv_lcell_comb \Register_File|register~2128 (
// Equation(s):
// \Register_File|register~2128_combout  = (ctrl0[20] & ((\Register_File|register~2125_combout ) # ((ctrl0[21])))) # (!ctrl0[20] & (((!ctrl0[21] & \Register_File|register~2127_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2125_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2127_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2128_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2128 .lut_mask = 16'hADA8;
defparam \Register_File|register~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneiv_lcell_comb \Register_File|register~2131 (
// Equation(s):
// \Register_File|register~2131_combout  = (ctrl0[21] & ((\Register_File|register~2128_combout  & (\Register_File|register~2130_combout )) # (!\Register_File|register~2128_combout  & ((\Register_File|register~2123_combout ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2128_combout ))))

	.dataa(\Register_File|register~2130_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~2123_combout ),
	.datad(\Register_File|register~2128_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2131_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2131 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneiv_lcell_comb \Register_File|output_data_A~21 (
// Equation(s):
// \Register_File|output_data_A~21_combout  = (ctrl0[24] & ((\Register_File|register~2131_combout ) # ((\Register_File|register~2121_combout  & \Register_File|output_data_A~0_combout )))) # (!ctrl0[24] & (\Register_File|register~2121_combout  & 
// ((\Register_File|output_data_A~0_combout ))))

	.dataa(ctrl0[24]),
	.datab(\Register_File|register~2121_combout ),
	.datac(\Register_File|register~2131_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~21_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~21 .lut_mask = 16'hECA0;
defparam \Register_File|output_data_A~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N25
dffeas \Register_File|output_data_A[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[2] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneiv_lcell_comb \fioA[2] (
// Equation(s):
// fioA[2] = LCELL(\Register_File|output_data_A [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [2]),
	.cin(gnd),
	.combout(fioA[2]),
	.cout());
// synopsys translate_off
defparam \fioA[2] .lut_mask = 16'hFF00;
defparam \fioA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneiv_lcell_comb \ALU|Add0~103 (
// Equation(s):
// \ALU|Add0~103_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[2]) # (dataOut_M1[2]))) # (!ctrl1[6] & (fioA[2] & dataOut_M1[2]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[2]),
	.datad(dataOut_M1[2]),
	.cin(gnd),
	.combout(\ALU|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~103 .lut_mask = 16'hC880;
defparam \ALU|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneiv_lcell_comb \dataOut_ALU[2] (
// Equation(s):
// dataOut_ALU[2] = LCELL((\ALU|Add0~103_combout ) # ((!ctrl1[7] & \ALU|Add0~30_combout )))

	.dataa(\ALU|Add0~103_combout ),
	.datab(gnd),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[2] .lut_mask = 16'hAFAA;
defparam \dataOut_ALU[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~24 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~24_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (((\MULTIPLICADOR|U0|acc_reg [3])))) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & (fioA[2])) # (!ctrl1[5] & ((\MULTIPLICADOR|U0|acc_reg [3])))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(fioA[2]),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U0|acc_reg [3]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~24 .lut_mask = 16'hEF40;
defparam \MULTIPLICADOR|U0|acc_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N7
dffeas \MULTIPLICADOR|U0|acc_reg[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[2] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneiv_lcell_comb \dataOut_Mult[2] (
// Equation(s):
// dataOut_Mult[2] = LCELL(\MULTIPLICADOR|U0|acc_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [2]),
	.cin(gnd),
	.combout(dataOut_Mult[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[2] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneiv_lcell_comb \dataOut_D1[2] (
// Equation(s):
// dataOut_D1[2] = LCELL((ctrl1[4] & (dataOut_ALU[2])) # (!ctrl1[4] & ((dataOut_Mult[2]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[2]),
	.datad(dataOut_Mult[2]),
	.cin(gnd),
	.combout(dataOut_D1[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[2] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneiv_lcell_comb \addressCorrection_mem2[2] (
// Equation(s):
// addressCorrection_mem2[2] = LCELL((\ADDR_Decoding|Add0~0_combout  & !\ADDR_Decoding|iAddress[2]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR_Decoding|Add0~0_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~4_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[2]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[2] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneiv_lcell_comb \dout[1] (
// Equation(s):
// dout[1] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(dout[1]),
	.cout());
// synopsys translate_off
defparam \dout[1] .lut_mask = 16'hFF00;
defparam \dout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[1]~input (
	.i(Data_BUS_READ[1]),
	.ibar(gnd),
	.o(\Data_BUS_READ[1]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[1]~input .bus_hold = "false";
defparam \Data_BUS_READ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneiv_lcell_comb \dataOut_M3[1] (
// Equation(s):
// dataOut_M3[1] = LCELL((\CS_WB~combout  & (dout[1])) # (!\CS_WB~combout  & ((\Data_BUS_READ[1]~input_o ))))

	.dataa(\CS_WB~combout ),
	.datab(dout[1]),
	.datac(\Data_BUS_READ[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_M3[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[1] .lut_mask = 16'hD8D8;
defparam \dataOut_M3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N25
dffeas \D|output_data[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[1]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[1] .is_wysiwyg = "true";
defparam \D|output_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneiv_lcell_comb \dataOut_D2[1] (
// Equation(s):
// dataOut_D2[1] = LCELL(\D|output_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[1] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneiv_lcell_comb \writeBack[1] (
// Equation(s):
// writeBack[1] = LCELL((ctrl3[2] & ((dataOut_D2[1]))) # (!ctrl3[2] & (dataOut_M3[1])))

	.dataa(dataOut_M3[1]),
	.datab(gnd),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[1]),
	.cin(gnd),
	.combout(writeBack[1]),
	.cout());
// synopsys translate_off
defparam \writeBack[1] .lut_mask = 16'hFA0A;
defparam \writeBack[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N29
dffeas \Register_File|register~993 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~993 .is_wysiwyg = "true";
defparam \Register_File|register~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneiv_lcell_comb \Register_File|register~2149 (
// Equation(s):
// \Register_File|register~2149_combout  = (ctrl0[22] & (ctrl0[23])) # (!ctrl0[22] & ((ctrl0[23] & ((\Register_File|register~865_q ))) # (!ctrl0[23] & (\Register_File|register~609_q ))))

	.dataa(ctrl0[22]),
	.datab(ctrl0[23]),
	.datac(\Register_File|register~609_q ),
	.datad(\Register_File|register~865_q ),
	.cin(gnd),
	.combout(\Register_File|register~2149_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2149 .lut_mask = 16'hDC98;
defparam \Register_File|register~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneiv_lcell_comb \Register_File|register~2150 (
// Equation(s):
// \Register_File|register~2150_combout  = (\Register_File|register~2149_combout  & ((\Register_File|register~993_q ) # ((!ctrl0[22])))) # (!\Register_File|register~2149_combout  & (((\Register_File|register~737_q  & ctrl0[22]))))

	.dataa(\Register_File|register~993_q ),
	.datab(\Register_File|register~2149_combout ),
	.datac(\Register_File|register~737_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2150_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2150 .lut_mask = 16'hB8CC;
defparam \Register_File|register~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N6
cycloneiv_lcell_comb \Register_File|register~2142 (
// Equation(s):
// \Register_File|register~2142_combout  = (ctrl0[23] & ((ctrl0[22]) # ((\Register_File|register~801_q )))) # (!ctrl0[23] & (!ctrl0[22] & (\Register_File|register~545_q )))

	.dataa(ctrl0[23]),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~545_q ),
	.datad(\Register_File|register~801_q ),
	.cin(gnd),
	.combout(\Register_File|register~2142_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2142 .lut_mask = 16'hBA98;
defparam \Register_File|register~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneiv_lcell_comb \Register_File|register~2143 (
// Equation(s):
// \Register_File|register~2143_combout  = (ctrl0[22] & ((\Register_File|register~2142_combout  & (\Register_File|register~929_q )) # (!\Register_File|register~2142_combout  & ((\Register_File|register~673_q ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2142_combout ))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~929_q ),
	.datac(\Register_File|register~673_q ),
	.datad(\Register_File|register~2142_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2143_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2143 .lut_mask = 16'hDDA0;
defparam \Register_File|register~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N6
cycloneiv_lcell_comb \Register_File|register~2144 (
// Equation(s):
// \Register_File|register~2144_combout  = (ctrl0[22] & ((\Register_File|register~705_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~577_q  & !ctrl0[23]))))

	.dataa(\Register_File|register~705_q ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~577_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2144_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2144 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N26
cycloneiv_lcell_comb \Register_File|register~2145 (
// Equation(s):
// \Register_File|register~2145_combout  = (\Register_File|register~2144_combout  & (((\Register_File|register~961_q ) # (!ctrl0[23])))) # (!\Register_File|register~2144_combout  & (\Register_File|register~833_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2144_combout ),
	.datab(\Register_File|register~833_q ),
	.datac(\Register_File|register~961_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2145_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2145 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneiv_lcell_comb \Register_File|register~2146 (
// Equation(s):
// \Register_File|register~2146_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~641_q )) # (!ctrl0[22] & ((\Register_File|register~513_q )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~641_q ),
	.datac(\Register_File|register~513_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2146_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2146 .lut_mask = 16'hEE50;
defparam \Register_File|register~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneiv_lcell_comb \Register_File|register~2147 (
// Equation(s):
// \Register_File|register~2147_combout  = (\Register_File|register~2146_combout  & (((\Register_File|register~897_q ) # (!ctrl0[23])))) # (!\Register_File|register~2146_combout  & (\Register_File|register~769_q  & ((ctrl0[23]))))

	.dataa(\Register_File|register~2146_combout ),
	.datab(\Register_File|register~769_q ),
	.datac(\Register_File|register~897_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2147_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2147 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N14
cycloneiv_lcell_comb \Register_File|register~2148 (
// Equation(s):
// \Register_File|register~2148_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~2145_combout )) # (!ctrl0[21] & ((\Register_File|register~2147_combout )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~2145_combout ),
	.datac(ctrl0[21]),
	.datad(\Register_File|register~2147_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2148_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2148 .lut_mask = 16'hE5E0;
defparam \Register_File|register~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
cycloneiv_lcell_comb \Register_File|register~2151 (
// Equation(s):
// \Register_File|register~2151_combout  = (ctrl0[20] & ((\Register_File|register~2148_combout  & (\Register_File|register~2150_combout )) # (!\Register_File|register~2148_combout  & ((\Register_File|register~2143_combout ))))) # (!ctrl0[20] & 
// (((\Register_File|register~2148_combout ))))

	.dataa(\Register_File|register~2150_combout ),
	.datab(\Register_File|register~2143_combout ),
	.datac(ctrl0[20]),
	.datad(\Register_File|register~2148_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2151_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2151 .lut_mask = 16'hAFC0;
defparam \Register_File|register~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneiv_lcell_comb \Register_File|register~2139 (
// Equation(s):
// \Register_File|register~2139_combout  = (ctrl0[20] & ((\Register_File|register~417_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~385_q  & !ctrl0[21]))))

	.dataa(\Register_File|register~417_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~385_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2139_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2139 .lut_mask = 16'hCCB8;
defparam \Register_File|register~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneiv_lcell_comb \Register_File|register~2140 (
// Equation(s):
// \Register_File|register~2140_combout  = (ctrl0[21] & ((\Register_File|register~2139_combout  & ((\Register_File|register~481_q ))) # (!\Register_File|register~2139_combout  & (\Register_File|register~449_q )))) # (!ctrl0[21] & 
// (((\Register_File|register~2139_combout ))))

	.dataa(\Register_File|register~449_q ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~481_q ),
	.datad(\Register_File|register~2139_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2140_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2140 .lut_mask = 16'hF388;
defparam \Register_File|register~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneiv_lcell_comb \Register_File|register~2132 (
// Equation(s):
// \Register_File|register~2132_combout  = (ctrl0[20] & ((\Register_File|register~161_q ) # ((ctrl0[21])))) # (!ctrl0[20] & (((\Register_File|register~129_q  & !ctrl0[21]))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~161_q ),
	.datac(\Register_File|register~129_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2132_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2132 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N12
cycloneiv_lcell_comb \Register_File|register~2133 (
// Equation(s):
// \Register_File|register~2133_combout  = (ctrl0[21] & ((\Register_File|register~2132_combout  & (\Register_File|register~225_q )) # (!\Register_File|register~2132_combout  & ((\Register_File|register~193_q ))))) # (!ctrl0[21] & 
// (((\Register_File|register~2132_combout ))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~225_q ),
	.datac(\Register_File|register~193_q ),
	.datad(\Register_File|register~2132_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2133_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2133 .lut_mask = 16'hDDA0;
defparam \Register_File|register~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
cycloneiv_lcell_comb \Register_File|register~2136 (
// Equation(s):
// \Register_File|register~2136_combout  = (ctrl0[20] & (((ctrl0[21])))) # (!ctrl0[20] & ((ctrl0[21] & (\Register_File|register~65_q )) # (!ctrl0[21] & ((\Register_File|register~1_q )))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~65_q ),
	.datac(\Register_File|register~1_q ),
	.datad(ctrl0[21]),
	.cin(gnd),
	.combout(\Register_File|register~2136_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2136 .lut_mask = 16'hEE50;
defparam \Register_File|register~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneiv_lcell_comb \Register_File|register~2137 (
// Equation(s):
// \Register_File|register~2137_combout  = (ctrl0[20] & ((\Register_File|register~2136_combout  & ((\Register_File|register~97_q ))) # (!\Register_File|register~2136_combout  & (\Register_File|register~33_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2136_combout ))))

	.dataa(\Register_File|register~33_q ),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~97_q ),
	.datad(\Register_File|register~2136_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2137_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2137 .lut_mask = 16'hF388;
defparam \Register_File|register~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneiv_lcell_comb \Register_File|register~2134 (
// Equation(s):
// \Register_File|register~2134_combout  = (ctrl0[21] & ((\Register_File|register~321_q ) # ((ctrl0[20])))) # (!ctrl0[21] & (((\Register_File|register~257_q  & !ctrl0[20]))))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~321_q ),
	.datac(\Register_File|register~257_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~2134_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2134 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneiv_lcell_comb \Register_File|register~2135 (
// Equation(s):
// \Register_File|register~2135_combout  = (ctrl0[20] & ((\Register_File|register~2134_combout  & ((\Register_File|register~353_q ))) # (!\Register_File|register~2134_combout  & (\Register_File|register~289_q )))) # (!ctrl0[20] & 
// (((\Register_File|register~2134_combout ))))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~289_q ),
	.datac(\Register_File|register~353_q ),
	.datad(\Register_File|register~2134_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2135_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2135 .lut_mask = 16'hF588;
defparam \Register_File|register~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneiv_lcell_comb \Register_File|register~2138 (
// Equation(s):
// \Register_File|register~2138_combout  = (ctrl0[23] & (((\Register_File|register~2135_combout ) # (ctrl0[22])))) # (!ctrl0[23] & (\Register_File|register~2137_combout  & ((!ctrl0[22]))))

	.dataa(\Register_File|register~2137_combout ),
	.datab(\Register_File|register~2135_combout ),
	.datac(ctrl0[23]),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2138_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2138 .lut_mask = 16'hF0CA;
defparam \Register_File|register~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneiv_lcell_comb \Register_File|register~2141 (
// Equation(s):
// \Register_File|register~2141_combout  = (ctrl0[22] & ((\Register_File|register~2138_combout  & (\Register_File|register~2140_combout )) # (!\Register_File|register~2138_combout  & ((\Register_File|register~2133_combout ))))) # (!ctrl0[22] & 
// (((\Register_File|register~2138_combout ))))

	.dataa(\Register_File|register~2140_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~2133_combout ),
	.datad(\Register_File|register~2138_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2141_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2141 .lut_mask = 16'hBBC0;
defparam \Register_File|register~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N4
cycloneiv_lcell_comb \Register_File|output_data_A~22 (
// Equation(s):
// \Register_File|output_data_A~22_combout  = (\Register_File|register~2151_combout  & ((ctrl0[24]) # ((\Register_File|output_data_A~0_combout  & \Register_File|register~2141_combout )))) # (!\Register_File|register~2151_combout  & 
// (((\Register_File|output_data_A~0_combout  & \Register_File|register~2141_combout ))))

	.dataa(\Register_File|register~2151_combout ),
	.datab(ctrl0[24]),
	.datac(\Register_File|output_data_A~0_combout ),
	.datad(\Register_File|register~2141_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~22_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~22 .lut_mask = 16'hF888;
defparam \Register_File|output_data_A~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \Register_File|output_data_A[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_A~22_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[1] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneiv_lcell_comb \fioA[1] (
// Equation(s):
// fioA[1] = LCELL(\Register_File|output_data_A [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_A [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioA[1]),
	.cout());
// synopsys translate_off
defparam \fioA[1] .lut_mask = 16'hF0F0;
defparam \fioA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg~25 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg~25_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (((\MULTIPLICADOR|U0|acc_reg [2])))) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & (fioA[1])) # (!ctrl1[5] & ((\MULTIPLICADOR|U0|acc_reg [2])))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(fioA[1]),
	.datac(ctrl1[5]),
	.datad(\MULTIPLICADOR|U0|acc_reg [2]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg~25 .lut_mask = 16'hEF40;
defparam \MULTIPLICADOR|U0|acc_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \MULTIPLICADOR|U0|acc_reg[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MULTIPLICADOR|U0|acc_reg~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[1] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg[0]~39 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg[0]~39_combout  = (\MULTIPLICADOR|U2|state.S0~q  & (((\MULTIPLICADOR|U0|acc_reg [1])))) # (!\MULTIPLICADOR|U2|state.S0~q  & ((ctrl1[5] & (fioA[0])) # (!ctrl1[5] & ((\MULTIPLICADOR|U0|acc_reg [1])))))

	.dataa(\MULTIPLICADOR|U2|state.S0~q ),
	.datab(ctrl1[5]),
	.datac(fioA[0]),
	.datad(\MULTIPLICADOR|U0|acc_reg [1]),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[0]~39 .lut_mask = 16'hFB40;
defparam \MULTIPLICADOR|U0|acc_reg[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneiv_lcell_comb \MULTIPLICADOR|U0|acc_reg[0]~40 (
// Equation(s):
// \MULTIPLICADOR|U0|acc_reg[0]~40_combout  = (\MULTIPLICADOR|U0|acc_reg[1]~43_combout  & ((\MULTIPLICADOR|U0|acc_reg[0]~39_combout ))) # (!\MULTIPLICADOR|U0|acc_reg[1]~43_combout  & (\MULTIPLICADOR|U0|acc_reg [0]))

	.dataa(gnd),
	.datab(\MULTIPLICADOR|U0|acc_reg[1]~43_combout ),
	.datac(\MULTIPLICADOR|U0|acc_reg [0]),
	.datad(\MULTIPLICADOR|U0|acc_reg[0]~39_combout ),
	.cin(gnd),
	.combout(\MULTIPLICADOR|U0|acc_reg[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[0]~40 .lut_mask = 16'hFC30;
defparam \MULTIPLICADOR|U0|acc_reg[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \MULTIPLICADOR|U0|acc_reg[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\MULTIPLICADOR|U0|acc_reg[0]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULTIPLICADOR|U0|acc_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULTIPLICADOR|U0|acc_reg[0] .is_wysiwyg = "true";
defparam \MULTIPLICADOR|U0|acc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneiv_lcell_comb \dataOut_Mult[0] (
// Equation(s):
// dataOut_Mult[0] = LCELL(\MULTIPLICADOR|U0|acc_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [0]),
	.cin(gnd),
	.combout(dataOut_Mult[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[0] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneiv_lcell_comb \ALU|Add0~160 (
// Equation(s):
// \ALU|Add0~160_combout  = (ctrl1[7] & ((ctrl1[6] & ((dataOut_M1[0]) # (fioA[0]))) # (!ctrl1[6] & (dataOut_M1[0] & fioA[0]))))

	.dataa(ctrl1[6]),
	.datab(dataOut_M1[0]),
	.datac(ctrl1[7]),
	.datad(fioA[0]),
	.cin(gnd),
	.combout(\ALU|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~160 .lut_mask = 16'hE080;
defparam \ALU|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneiv_lcell_comb \dataOut_ALU[0] (
// Equation(s):
// dataOut_ALU[0] = LCELL((\ALU|Add0~160_combout ) # ((!ctrl1[7] & \ALU|Add0~26_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~160_combout ),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[0] .lut_mask = 16'hCFCC;
defparam \dataOut_ALU[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneiv_lcell_comb \dataOut_D1[0] (
// Equation(s):
// dataOut_D1[0] = LCELL((ctrl1[4] & ((dataOut_ALU[0]))) # (!ctrl1[4] & (dataOut_Mult[0])))

	.dataa(dataOut_Mult[0]),
	.datab(gnd),
	.datac(dataOut_ALU[0]),
	.datad(ctrl1[4]),
	.cin(gnd),
	.combout(dataOut_D1[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[0] .lut_mask = 16'hF0AA;
defparam \dataOut_D1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneiv_lcell_comb \addressCorrection_mem2[0] (
// Equation(s):
// addressCorrection_mem2[0] = LCELL((dataOut_D1[0] & !\ADDR_Decoding|CS~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(dataOut_D1[0]),
	.datad(\ADDR_Decoding|CS~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem2[0]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem2[0] .lut_mask = 16'h00F0;
defparam \addressCorrection_mem2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneiv_lcell_comb \dout[0] (
// Equation(s):
// dout[0] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(dout[0]),
	.cout());
// synopsys translate_off
defparam \dout[0] .lut_mask = 16'hFF00;
defparam \dout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneiv_lcell_comb \dataOut_M3[0] (
// Equation(s):
// dataOut_M3[0] = LCELL((\CS_WB~combout  & ((dout[0]))) # (!\CS_WB~combout  & (\Data_BUS_READ[0]~input_o )))

	.dataa(\CS_WB~combout ),
	.datab(\Data_BUS_READ[0]~input_o ),
	.datac(gnd),
	.datad(dout[0]),
	.cin(gnd),
	.combout(dataOut_M3[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[0] .lut_mask = 16'hEE44;
defparam \dataOut_M3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N31
dffeas \D|output_data[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[0]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[0] .is_wysiwyg = "true";
defparam \D|output_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneiv_lcell_comb \dataOut_D2[0] (
// Equation(s):
// dataOut_D2[0] = LCELL(\D|output_data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[0] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneiv_lcell_comb \writeBack[0] (
// Equation(s):
// writeBack[0] = LCELL((ctrl3[2] & ((dataOut_D2[0]))) # (!ctrl3[2] & (dataOut_M3[0])))

	.dataa(gnd),
	.datab(dataOut_M3[0]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[0]),
	.cin(gnd),
	.combout(writeBack[0]),
	.cout());
// synopsys translate_off
defparam \writeBack[0] .lut_mask = 16'hFC0C;
defparam \writeBack[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N21
dffeas \Register_File|register~256 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~256 .is_wysiwyg = "true";
defparam \Register_File|register~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneiv_lcell_comb \Register_File|register~1024 (
// Equation(s):
// \Register_File|register~1024_combout  = (ctrl0[15] & (((\Register_File|register~288_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~256_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~256_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~288_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1024_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1024 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1025 (
// Equation(s):
// \Register_File|register~1025_combout  = (\Register_File|register~1024_combout  & (((\Register_File|register~352_q ) # (!ctrl0[16])))) # (!\Register_File|register~1024_combout  & (\Register_File|register~320_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~1024_combout ),
	.datab(\Register_File|register~320_q ),
	.datac(\Register_File|register~352_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1025_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1025 .lut_mask = 16'hE4AA;
defparam \Register_File|register~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1031 (
// Equation(s):
// \Register_File|register~1031_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~448_q )) # (!ctrl0[16] & ((\Register_File|register~384_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~448_q ),
	.datad(\Register_File|register~384_q ),
	.cin(gnd),
	.combout(\Register_File|register~1031_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1031 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N24
cycloneiv_lcell_comb \Register_File|register~1032 (
// Equation(s):
// \Register_File|register~1032_combout  = (\Register_File|register~1031_combout  & (((\Register_File|register~480_q )) # (!ctrl0[15]))) # (!\Register_File|register~1031_combout  & (ctrl0[15] & (\Register_File|register~416_q )))

	.dataa(\Register_File|register~1031_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~416_q ),
	.datad(\Register_File|register~480_q ),
	.cin(gnd),
	.combout(\Register_File|register~1032_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1032 .lut_mask = 16'hEA62;
defparam \Register_File|register~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N20
cycloneiv_lcell_comb \Register_File|register~1026 (
// Equation(s):
// \Register_File|register~1026_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~192_q )) # (!ctrl0[16] & ((\Register_File|register~128_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~192_q ),
	.datad(\Register_File|register~128_q ),
	.cin(gnd),
	.combout(\Register_File|register~1026_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1026 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneiv_lcell_comb \Register_File|register~1027 (
// Equation(s):
// \Register_File|register~1027_combout  = (ctrl0[15] & ((\Register_File|register~1026_combout  & (\Register_File|register~224_q )) # (!\Register_File|register~1026_combout  & ((\Register_File|register~160_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1026_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~224_q ),
	.datac(\Register_File|register~160_q ),
	.datad(\Register_File|register~1026_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1027_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1027 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1028 (
// Equation(s):
// \Register_File|register~1028_combout  = (ctrl0[15] & (((\Register_File|register~32_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~0_q  & ((!ctrl0[16]))))

	.dataa(\Register_File|register~0_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~32_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1028_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1028 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1029 (
// Equation(s):
// \Register_File|register~1029_combout  = (\Register_File|register~1028_combout  & (((\Register_File|register~96_q )) # (!ctrl0[16]))) # (!\Register_File|register~1028_combout  & (ctrl0[16] & (\Register_File|register~64_q )))

	.dataa(\Register_File|register~1028_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~64_q ),
	.datad(\Register_File|register~96_q ),
	.cin(gnd),
	.combout(\Register_File|register~1029_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1029 .lut_mask = 16'hEA62;
defparam \Register_File|register~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneiv_lcell_comb \Register_File|register~1030 (
// Equation(s):
// \Register_File|register~1030_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~1027_combout )) # (!ctrl0[17] & ((\Register_File|register~1029_combout )))))

	.dataa(\Register_File|register~1027_combout ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~1029_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1030_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1030 .lut_mask = 16'hEE30;
defparam \Register_File|register~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneiv_lcell_comb \Register_File|register~1033 (
// Equation(s):
// \Register_File|register~1033_combout  = (ctrl0[18] & ((\Register_File|register~1030_combout  & ((\Register_File|register~1032_combout ))) # (!\Register_File|register~1030_combout  & (\Register_File|register~1025_combout )))) # (!ctrl0[18] & 
// (((\Register_File|register~1030_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1025_combout ),
	.datac(\Register_File|register~1032_combout ),
	.datad(\Register_File|register~1030_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1033_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1033 .lut_mask = 16'hF588;
defparam \Register_File|register~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneiv_lcell_comb \Register_File|register~1036 (
// Equation(s):
// \Register_File|register~1036_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~672_q )) # (!ctrl0[17] & ((\Register_File|register~544_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~672_q ),
	.datad(\Register_File|register~544_q ),
	.cin(gnd),
	.combout(\Register_File|register~1036_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1036 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneiv_lcell_comb \Register_File|register~1037 (
// Equation(s):
// \Register_File|register~1037_combout  = (\Register_File|register~1036_combout  & ((\Register_File|register~928_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1036_combout  & (((\Register_File|register~800_q  & ctrl0[18]))))

	.dataa(\Register_File|register~928_q ),
	.datab(\Register_File|register~1036_combout ),
	.datac(\Register_File|register~800_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1037_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1037 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
cycloneiv_lcell_comb \Register_File|register~1038 (
// Equation(s):
// \Register_File|register~1038_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~768_q )))) # (!ctrl0[18] & (!ctrl0[17] & ((\Register_File|register~512_q ))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~768_q ),
	.datad(\Register_File|register~512_q ),
	.cin(gnd),
	.combout(\Register_File|register~1038_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1038 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneiv_lcell_comb \Register_File|register~1039 (
// Equation(s):
// \Register_File|register~1039_combout  = (ctrl0[17] & ((\Register_File|register~1038_combout  & (\Register_File|register~896_q )) # (!\Register_File|register~1038_combout  & ((\Register_File|register~640_q ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1038_combout ))))

	.dataa(\Register_File|register~896_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~640_q ),
	.datad(\Register_File|register~1038_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1039_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1039 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneiv_lcell_comb \Register_File|register~1040 (
// Equation(s):
// \Register_File|register~1040_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & (\Register_File|register~1037_combout )) # (!ctrl0[15] & ((\Register_File|register~1039_combout )))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1037_combout ),
	.datac(\Register_File|register~1039_combout ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1040_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1040 .lut_mask = 16'hEE50;
defparam \Register_File|register~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneiv_lcell_comb \Register_File|register~1041 (
// Equation(s):
// \Register_File|register~1041_combout  = (ctrl0[17] & ((ctrl0[18]) # ((\Register_File|register~736_q )))) # (!ctrl0[17] & (!ctrl0[18] & ((\Register_File|register~608_q ))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~736_q ),
	.datad(\Register_File|register~608_q ),
	.cin(gnd),
	.combout(\Register_File|register~1041_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1041 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneiv_lcell_comb \Register_File|register~1042 (
// Equation(s):
// \Register_File|register~1042_combout  = (ctrl0[18] & ((\Register_File|register~1041_combout  & (\Register_File|register~992_q )) # (!\Register_File|register~1041_combout  & ((\Register_File|register~864_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1041_combout ))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~992_q ),
	.datac(\Register_File|register~864_q ),
	.datad(\Register_File|register~1041_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1042_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1042 .lut_mask = 16'hDDA0;
defparam \Register_File|register~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N18
cycloneiv_lcell_comb \Register_File|register~1034 (
// Equation(s):
// \Register_File|register~1034_combout  = (ctrl0[18] & ((ctrl0[17]) # ((\Register_File|register~832_q )))) # (!ctrl0[18] & (!ctrl0[17] & (\Register_File|register~576_q )))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~576_q ),
	.datad(\Register_File|register~832_q ),
	.cin(gnd),
	.combout(\Register_File|register~1034_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1034 .lut_mask = 16'hBA98;
defparam \Register_File|register~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N18
cycloneiv_lcell_comb \Register_File|register~1035 (
// Equation(s):
// \Register_File|register~1035_combout  = (\Register_File|register~1034_combout  & (((\Register_File|register~960_q )) # (!ctrl0[17]))) # (!\Register_File|register~1034_combout  & (ctrl0[17] & (\Register_File|register~704_q )))

	.dataa(\Register_File|register~1034_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~704_q ),
	.datad(\Register_File|register~960_q ),
	.cin(gnd),
	.combout(\Register_File|register~1035_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1035 .lut_mask = 16'hEA62;
defparam \Register_File|register~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneiv_lcell_comb \Register_File|register~1043 (
// Equation(s):
// \Register_File|register~1043_combout  = (\Register_File|register~1040_combout  & ((\Register_File|register~1042_combout ) # ((!ctrl0[16])))) # (!\Register_File|register~1040_combout  & (((ctrl0[16] & \Register_File|register~1035_combout ))))

	.dataa(\Register_File|register~1040_combout ),
	.datab(\Register_File|register~1042_combout ),
	.datac(ctrl0[16]),
	.datad(\Register_File|register~1035_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1043_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1043 .lut_mask = 16'hDA8A;
defparam \Register_File|register~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneiv_lcell_comb \Register_File|output_data_B~1 (
// Equation(s):
// \Register_File|output_data_B~1_combout  = (\Register_File|register~1033_combout  & ((\Register_File|output_data_B~0_combout ) # ((\Register_File|register~1043_combout  & ctrl0[19])))) # (!\Register_File|register~1033_combout  & 
// (\Register_File|register~1043_combout  & (ctrl0[19])))

	.dataa(\Register_File|register~1033_combout ),
	.datab(\Register_File|register~1043_combout ),
	.datac(ctrl0[19]),
	.datad(\Register_File|output_data_B~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~1 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \Register_File|output_data_B[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~1_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[0] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneiv_lcell_comb \fioB[0] (
// Equation(s):
// fioB[0] = LCELL(\Register_File|output_data_B [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[0]),
	.cout());
// synopsys translate_off
defparam \fioB[0] .lut_mask = 16'hF0F0;
defparam \fioB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneiv_lcell_comb \dout[8] (
// Equation(s):
// dout[8] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(dout[8]),
	.cout());
// synopsys translate_off
defparam \dout[8] .lut_mask = 16'hFF00;
defparam \dout[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[8]~input (
	.i(Data_BUS_READ[8]),
	.ibar(gnd),
	.o(\Data_BUS_READ[8]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[8]~input .bus_hold = "false";
defparam \Data_BUS_READ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneiv_lcell_comb \dataOut_M3[8] (
// Equation(s):
// dataOut_M3[8] = LCELL((\CS_WB~combout  & (dout[8])) # (!\CS_WB~combout  & ((\Data_BUS_READ[8]~input_o ))))

	.dataa(gnd),
	.datab(dout[8]),
	.datac(\Data_BUS_READ[8]~input_o ),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[8] .lut_mask = 16'hCCF0;
defparam \dataOut_M3[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N7
dffeas \D|output_data[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[8]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[8] .is_wysiwyg = "true";
defparam \D|output_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneiv_lcell_comb \dataOut_D2[8] (
// Equation(s):
// dataOut_D2[8] = LCELL(\D|output_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D|output_data [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_D2[8]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[8] .lut_mask = 16'hF0F0;
defparam \dataOut_D2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneiv_lcell_comb \writeBack[8] (
// Equation(s):
// writeBack[8] = LCELL((ctrl3[2] & ((dataOut_D2[8]))) # (!ctrl3[2] & (dataOut_M3[8])))

	.dataa(gnd),
	.datab(dataOut_M3[8]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[8]),
	.cin(gnd),
	.combout(writeBack[8]),
	.cout());
// synopsys translate_off
defparam \writeBack[8] .lut_mask = 16'hFC0C;
defparam \writeBack[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N17
dffeas \Register_File|register~168 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~168 .is_wysiwyg = "true";
defparam \Register_File|register~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
cycloneiv_lcell_comb \Register_File|register~1994 (
// Equation(s):
// \Register_File|register~1994_combout  = (ctrl0[20] & (ctrl0[21])) # (!ctrl0[20] & ((ctrl0[21] & ((\Register_File|register~200_q ))) # (!ctrl0[21] & (\Register_File|register~136_q ))))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~136_q ),
	.datad(\Register_File|register~200_q ),
	.cin(gnd),
	.combout(\Register_File|register~1994_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1994 .lut_mask = 16'hDC98;
defparam \Register_File|register~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneiv_lcell_comb \Register_File|register~1995 (
// Equation(s):
// \Register_File|register~1995_combout  = (\Register_File|register~1994_combout  & (((\Register_File|register~232_q ) # (!ctrl0[20])))) # (!\Register_File|register~1994_combout  & (\Register_File|register~168_q  & ((ctrl0[20]))))

	.dataa(\Register_File|register~168_q ),
	.datab(\Register_File|register~1994_combout ),
	.datac(\Register_File|register~232_q ),
	.datad(ctrl0[20]),
	.cin(gnd),
	.combout(\Register_File|register~1995_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1995 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneiv_lcell_comb \Register_File|register~1996 (
// Equation(s):
// \Register_File|register~1996_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & ((\Register_File|register~40_q ))) # (!ctrl0[20] & (\Register_File|register~8_q ))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~8_q ),
	.datad(\Register_File|register~40_q ),
	.cin(gnd),
	.combout(\Register_File|register~1996_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1996 .lut_mask = 16'hDC98;
defparam \Register_File|register~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1997 (
// Equation(s):
// \Register_File|register~1997_combout  = (\Register_File|register~1996_combout  & (((\Register_File|register~104_q )) # (!ctrl0[21]))) # (!\Register_File|register~1996_combout  & (ctrl0[21] & ((\Register_File|register~72_q ))))

	.dataa(\Register_File|register~1996_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~104_q ),
	.datad(\Register_File|register~72_q ),
	.cin(gnd),
	.combout(\Register_File|register~1997_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1997 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneiv_lcell_comb \Register_File|register~1998 (
// Equation(s):
// \Register_File|register~1998_combout  = (ctrl0[23] & (((ctrl0[22])))) # (!ctrl0[23] & ((ctrl0[22] & (\Register_File|register~1995_combout )) # (!ctrl0[22] & ((\Register_File|register~1997_combout )))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1995_combout ),
	.datac(ctrl0[22]),
	.datad(\Register_File|register~1997_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1998_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1998 .lut_mask = 16'hE5E0;
defparam \Register_File|register~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
cycloneiv_lcell_comb \Register_File|register~1999 (
// Equation(s):
// \Register_File|register~1999_combout  = (ctrl0[21] & ((ctrl0[20]) # ((\Register_File|register~456_q )))) # (!ctrl0[21] & (!ctrl0[20] & (\Register_File|register~392_q )))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~392_q ),
	.datad(\Register_File|register~456_q ),
	.cin(gnd),
	.combout(\Register_File|register~1999_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1999 .lut_mask = 16'hBA98;
defparam \Register_File|register~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneiv_lcell_comb \Register_File|register~2000 (
// Equation(s):
// \Register_File|register~2000_combout  = (ctrl0[20] & ((\Register_File|register~1999_combout  & (\Register_File|register~488_q )) # (!\Register_File|register~1999_combout  & ((\Register_File|register~424_q ))))) # (!ctrl0[20] & 
// (\Register_File|register~1999_combout ))

	.dataa(ctrl0[20]),
	.datab(\Register_File|register~1999_combout ),
	.datac(\Register_File|register~488_q ),
	.datad(\Register_File|register~424_q ),
	.cin(gnd),
	.combout(\Register_File|register~2000_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2000 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
cycloneiv_lcell_comb \Register_File|register~1992 (
// Equation(s):
// \Register_File|register~1992_combout  = (ctrl0[20] & ((ctrl0[21]) # ((\Register_File|register~296_q )))) # (!ctrl0[20] & (!ctrl0[21] & (\Register_File|register~264_q )))

	.dataa(ctrl0[20]),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~264_q ),
	.datad(\Register_File|register~296_q ),
	.cin(gnd),
	.combout(\Register_File|register~1992_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1992 .lut_mask = 16'hBA98;
defparam \Register_File|register~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneiv_lcell_comb \Register_File|register~1993 (
// Equation(s):
// \Register_File|register~1993_combout  = (\Register_File|register~1992_combout  & (((\Register_File|register~360_q )) # (!ctrl0[21]))) # (!\Register_File|register~1992_combout  & (ctrl0[21] & (\Register_File|register~328_q )))

	.dataa(\Register_File|register~1992_combout ),
	.datab(ctrl0[21]),
	.datac(\Register_File|register~328_q ),
	.datad(\Register_File|register~360_q ),
	.cin(gnd),
	.combout(\Register_File|register~1993_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1993 .lut_mask = 16'hEA62;
defparam \Register_File|register~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneiv_lcell_comb \Register_File|register~2001 (
// Equation(s):
// \Register_File|register~2001_combout  = (ctrl0[23] & ((\Register_File|register~1998_combout  & (\Register_File|register~2000_combout )) # (!\Register_File|register~1998_combout  & ((\Register_File|register~1993_combout ))))) # (!ctrl0[23] & 
// (\Register_File|register~1998_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~1998_combout ),
	.datac(\Register_File|register~2000_combout ),
	.datad(\Register_File|register~1993_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2001_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2001 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N6
cycloneiv_lcell_comb \Register_File|register~2004 (
// Equation(s):
// \Register_File|register~2004_combout  = (ctrl0[22] & ((\Register_File|register~680_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~552_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~680_q ),
	.datac(\Register_File|register~552_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2004_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2004 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneiv_lcell_comb \Register_File|register~2005 (
// Equation(s):
// \Register_File|register~2005_combout  = (ctrl0[23] & ((\Register_File|register~2004_combout  & (\Register_File|register~936_q )) # (!\Register_File|register~2004_combout  & ((\Register_File|register~808_q ))))) # (!ctrl0[23] & 
// (\Register_File|register~2004_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2004_combout ),
	.datac(\Register_File|register~936_q ),
	.datad(\Register_File|register~808_q ),
	.cin(gnd),
	.combout(\Register_File|register~2005_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2005 .lut_mask = 16'hE6C4;
defparam \Register_File|register~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneiv_lcell_comb \Register_File|register~2006 (
// Equation(s):
// \Register_File|register~2006_combout  = (ctrl0[23] & ((\Register_File|register~776_q ) # ((ctrl0[22])))) # (!ctrl0[23] & (((\Register_File|register~520_q  & !ctrl0[22]))))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~776_q ),
	.datac(\Register_File|register~520_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2006_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2006 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneiv_lcell_comb \Register_File|register~2007 (
// Equation(s):
// \Register_File|register~2007_combout  = (\Register_File|register~2006_combout  & (((\Register_File|register~904_q ) # (!ctrl0[22])))) # (!\Register_File|register~2006_combout  & (\Register_File|register~648_q  & ((ctrl0[22]))))

	.dataa(\Register_File|register~2006_combout ),
	.datab(\Register_File|register~648_q ),
	.datac(\Register_File|register~904_q ),
	.datad(ctrl0[22]),
	.cin(gnd),
	.combout(\Register_File|register~2007_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2007 .lut_mask = 16'hE4AA;
defparam \Register_File|register~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N18
cycloneiv_lcell_comb \Register_File|register~2008 (
// Equation(s):
// \Register_File|register~2008_combout  = (ctrl0[21] & (ctrl0[20])) # (!ctrl0[21] & ((ctrl0[20] & (\Register_File|register~2005_combout )) # (!ctrl0[20] & ((\Register_File|register~2007_combout )))))

	.dataa(ctrl0[21]),
	.datab(ctrl0[20]),
	.datac(\Register_File|register~2005_combout ),
	.datad(\Register_File|register~2007_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2008_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2008 .lut_mask = 16'hD9C8;
defparam \Register_File|register~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N6
cycloneiv_lcell_comb \Register_File|register~2002 (
// Equation(s):
// \Register_File|register~2002_combout  = (ctrl0[22] & (((ctrl0[23])))) # (!ctrl0[22] & ((ctrl0[23] & (\Register_File|register~840_q )) # (!ctrl0[23] & ((\Register_File|register~584_q )))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~840_q ),
	.datac(\Register_File|register~584_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2002_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2002 .lut_mask = 16'hEE50;
defparam \Register_File|register~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
cycloneiv_lcell_comb \Register_File|register~2003 (
// Equation(s):
// \Register_File|register~2003_combout  = (\Register_File|register~2002_combout  & (((\Register_File|register~968_q )) # (!ctrl0[22]))) # (!\Register_File|register~2002_combout  & (ctrl0[22] & (\Register_File|register~712_q )))

	.dataa(\Register_File|register~2002_combout ),
	.datab(ctrl0[22]),
	.datac(\Register_File|register~712_q ),
	.datad(\Register_File|register~968_q ),
	.cin(gnd),
	.combout(\Register_File|register~2003_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2003 .lut_mask = 16'hEA62;
defparam \Register_File|register~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneiv_lcell_comb \Register_File|register~2009 (
// Equation(s):
// \Register_File|register~2009_combout  = (ctrl0[22] & ((\Register_File|register~744_q ) # ((ctrl0[23])))) # (!ctrl0[22] & (((\Register_File|register~616_q  & !ctrl0[23]))))

	.dataa(ctrl0[22]),
	.datab(\Register_File|register~744_q ),
	.datac(\Register_File|register~616_q ),
	.datad(ctrl0[23]),
	.cin(gnd),
	.combout(\Register_File|register~2009_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2009 .lut_mask = 16'hAAD8;
defparam \Register_File|register~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneiv_lcell_comb \Register_File|register~2010 (
// Equation(s):
// \Register_File|register~2010_combout  = (ctrl0[23] & ((\Register_File|register~2009_combout  & ((\Register_File|register~1000_q ))) # (!\Register_File|register~2009_combout  & (\Register_File|register~872_q )))) # (!ctrl0[23] & 
// (\Register_File|register~2009_combout ))

	.dataa(ctrl0[23]),
	.datab(\Register_File|register~2009_combout ),
	.datac(\Register_File|register~872_q ),
	.datad(\Register_File|register~1000_q ),
	.cin(gnd),
	.combout(\Register_File|register~2010_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2010 .lut_mask = 16'hEC64;
defparam \Register_File|register~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneiv_lcell_comb \Register_File|register~2011 (
// Equation(s):
// \Register_File|register~2011_combout  = (ctrl0[21] & ((\Register_File|register~2008_combout  & ((\Register_File|register~2010_combout ))) # (!\Register_File|register~2008_combout  & (\Register_File|register~2003_combout )))) # (!ctrl0[21] & 
// (\Register_File|register~2008_combout ))

	.dataa(ctrl0[21]),
	.datab(\Register_File|register~2008_combout ),
	.datac(\Register_File|register~2003_combout ),
	.datad(\Register_File|register~2010_combout ),
	.cin(gnd),
	.combout(\Register_File|register~2011_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~2011 .lut_mask = 16'hEC64;
defparam \Register_File|register~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneiv_lcell_comb \Register_File|output_data_A~15 (
// Equation(s):
// \Register_File|output_data_A~15_combout  = (\Register_File|register~2001_combout  & ((\Register_File|output_data_A~0_combout ) # ((ctrl0[24] & \Register_File|register~2011_combout )))) # (!\Register_File|register~2001_combout  & (ctrl0[24] & 
// (\Register_File|register~2011_combout )))

	.dataa(\Register_File|register~2001_combout ),
	.datab(ctrl0[24]),
	.datac(\Register_File|register~2011_combout ),
	.datad(\Register_File|output_data_A~0_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_A~15_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_A~15 .lut_mask = 16'hEAC0;
defparam \Register_File|output_data_A~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \Register_File|output_data_A[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_A~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_A[8] .is_wysiwyg = "true";
defparam \Register_File|output_data_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneiv_lcell_comb \fioA[8] (
// Equation(s):
// fioA[8] = LCELL(\Register_File|output_data_A [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_A [8]),
	.cin(gnd),
	.combout(fioA[8]),
	.cout());
// synopsys translate_off
defparam \fioA[8] .lut_mask = 16'hFF00;
defparam \fioA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneiv_lcell_comb \dataOut_ALU[9] (
// Equation(s):
// dataOut_ALU[9] = LCELL((\ALU|Add0~133_combout ) # ((!ctrl1[7] & \ALU|Add0~44_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~133_combout ),
	.datad(\ALU|Add0~44_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[9] .lut_mask = 16'hF5F0;
defparam \dataOut_ALU[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N18
cycloneiv_lcell_comb \dataOut_Mult[9] (
// Equation(s):
// dataOut_Mult[9] = LCELL(\MULTIPLICADOR|U0|acc_reg [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [9]),
	.cin(gnd),
	.combout(dataOut_Mult[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[9] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N20
cycloneiv_lcell_comb \dataOut_D1[9] (
// Equation(s):
// dataOut_D1[9] = LCELL((ctrl1[4] & (dataOut_ALU[9])) # (!ctrl1[4] & ((dataOut_Mult[9]))))

	.dataa(dataOut_ALU[9]),
	.datab(ctrl1[4]),
	.datac(gnd),
	.datad(dataOut_Mult[9]),
	.cin(gnd),
	.combout(dataOut_D1[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[9] .lut_mask = 16'hBB88;
defparam \dataOut_D1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneiv_lcell_comb \D|output_data[9]~feeder (
// Equation(s):
// \D|output_data[9]~feeder_combout  = dataOut_D1[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_D1[9]),
	.cin(gnd),
	.combout(\D|output_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D|output_data[9]~feeder .lut_mask = 16'hFF00;
defparam \D|output_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \D|output_data[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\D|output_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[9] .is_wysiwyg = "true";
defparam \D|output_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneiv_lcell_comb \dataOut_D2[9] (
// Equation(s):
// dataOut_D2[9] = LCELL(\D|output_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [9]),
	.cin(gnd),
	.combout(dataOut_D2[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[9] .lut_mask = 16'hFF00;
defparam \dataOut_D2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[9]~input (
	.i(Data_BUS_READ[9]),
	.ibar(gnd),
	.o(\Data_BUS_READ[9]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[9]~input .bus_hold = "false";
defparam \Data_BUS_READ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneiv_lcell_comb \dout[9] (
// Equation(s):
// dout[9] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(dout[9]),
	.cout());
// synopsys translate_off
defparam \dout[9] .lut_mask = 16'hFF00;
defparam \dout[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneiv_lcell_comb \dataOut_M3[9] (
// Equation(s):
// dataOut_M3[9] = LCELL((\CS_WB~combout  & ((dout[9]))) # (!\CS_WB~combout  & (\Data_BUS_READ[9]~input_o )))

	.dataa(\CS_WB~combout ),
	.datab(gnd),
	.datac(\Data_BUS_READ[9]~input_o ),
	.datad(dout[9]),
	.cin(gnd),
	.combout(dataOut_M3[9]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[9] .lut_mask = 16'hFA50;
defparam \dataOut_M3[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneiv_lcell_comb \writeBack[9] (
// Equation(s):
// writeBack[9] = LCELL((ctrl3[2] & (dataOut_D2[9])) # (!ctrl3[2] & ((dataOut_M3[9]))))

	.dataa(gnd),
	.datab(dataOut_D2[9]),
	.datac(ctrl3[2]),
	.datad(dataOut_M3[9]),
	.cin(gnd),
	.combout(writeBack[9]),
	.cout());
// synopsys translate_off
defparam \writeBack[9] .lut_mask = 16'hCFC0;
defparam \writeBack[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N21
dffeas \Register_File|register~809 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~809 .is_wysiwyg = "true";
defparam \Register_File|register~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
cycloneiv_lcell_comb \Register_File|register~1214 (
// Equation(s):
// \Register_File|register~1214_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~809_q )) # (!ctrl0[18] & ((\Register_File|register~553_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~809_q ),
	.datad(\Register_File|register~553_q ),
	.cin(gnd),
	.combout(\Register_File|register~1214_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1214 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneiv_lcell_comb \Register_File|register~1215 (
// Equation(s):
// \Register_File|register~1215_combout  = (ctrl0[17] & ((\Register_File|register~1214_combout  & (\Register_File|register~937_q )) # (!\Register_File|register~1214_combout  & ((\Register_File|register~681_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1214_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1214_combout ),
	.datac(\Register_File|register~937_q ),
	.datad(\Register_File|register~681_q ),
	.cin(gnd),
	.combout(\Register_File|register~1215_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1215 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1216 (
// Equation(s):
// \Register_File|register~1216_combout  = (ctrl0[17] & (((\Register_File|register~713_q ) # (ctrl0[18])))) # (!ctrl0[17] & (\Register_File|register~585_q  & ((!ctrl0[18]))))

	.dataa(\Register_File|register~585_q ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~713_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1216_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1216 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1217 (
// Equation(s):
// \Register_File|register~1217_combout  = (\Register_File|register~1216_combout  & ((\Register_File|register~969_q ) # ((!ctrl0[18])))) # (!\Register_File|register~1216_combout  & (((\Register_File|register~841_q  & ctrl0[18]))))

	.dataa(\Register_File|register~969_q ),
	.datab(\Register_File|register~1216_combout ),
	.datac(\Register_File|register~841_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1217_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1217 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N16
cycloneiv_lcell_comb \Register_File|register~1218 (
// Equation(s):
// \Register_File|register~1218_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~649_q ))) # (!ctrl0[17] & (\Register_File|register~521_q ))))

	.dataa(\Register_File|register~521_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~649_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1218_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1218 .lut_mask = 16'hFC22;
defparam \Register_File|register~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1219 (
// Equation(s):
// \Register_File|register~1219_combout  = (ctrl0[18] & ((\Register_File|register~1218_combout  & (\Register_File|register~905_q )) # (!\Register_File|register~1218_combout  & ((\Register_File|register~777_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1218_combout ))))

	.dataa(\Register_File|register~905_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~777_q ),
	.datad(\Register_File|register~1218_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1219_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1219 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneiv_lcell_comb \Register_File|register~1220 (
// Equation(s):
// \Register_File|register~1220_combout  = (ctrl0[15] & (((ctrl0[16])))) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~1217_combout )) # (!ctrl0[16] & ((\Register_File|register~1219_combout )))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1217_combout ),
	.datac(\Register_File|register~1219_combout ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1220_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1220 .lut_mask = 16'hEE50;
defparam \Register_File|register~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneiv_lcell_comb \Register_File|register~1221 (
// Equation(s):
// \Register_File|register~1221_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & ((\Register_File|register~873_q ))) # (!ctrl0[18] & (\Register_File|register~617_q ))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~617_q ),
	.datac(\Register_File|register~873_q ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1221_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1221 .lut_mask = 16'hFA44;
defparam \Register_File|register~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneiv_lcell_comb \Register_File|register~1222 (
// Equation(s):
// \Register_File|register~1222_combout  = (ctrl0[17] & ((\Register_File|register~1221_combout  & (\Register_File|register~1001_q )) # (!\Register_File|register~1221_combout  & ((\Register_File|register~745_q ))))) # (!ctrl0[17] & 
// (\Register_File|register~1221_combout ))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1221_combout ),
	.datac(\Register_File|register~1001_q ),
	.datad(\Register_File|register~745_q ),
	.cin(gnd),
	.combout(\Register_File|register~1222_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1222 .lut_mask = 16'hE6C4;
defparam \Register_File|register~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneiv_lcell_comb \Register_File|register~1223 (
// Equation(s):
// \Register_File|register~1223_combout  = (ctrl0[15] & ((\Register_File|register~1220_combout  & ((\Register_File|register~1222_combout ))) # (!\Register_File|register~1220_combout  & (\Register_File|register~1215_combout )))) # (!ctrl0[15] & 
// (((\Register_File|register~1220_combout ))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1215_combout ),
	.datac(\Register_File|register~1220_combout ),
	.datad(\Register_File|register~1222_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1223_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1223 .lut_mask = 16'hF858;
defparam \Register_File|register~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N4
cycloneiv_lcell_comb \Register_File|register~1211 (
// Equation(s):
// \Register_File|register~1211_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~425_q ))) # (!ctrl0[15] & (\Register_File|register~393_q ))))

	.dataa(\Register_File|register~393_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~425_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1211_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1211 .lut_mask = 16'hFC22;
defparam \Register_File|register~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
cycloneiv_lcell_comb \Register_File|register~1212 (
// Equation(s):
// \Register_File|register~1212_combout  = (\Register_File|register~1211_combout  & (((\Register_File|register~489_q )) # (!ctrl0[16]))) # (!\Register_File|register~1211_combout  & (ctrl0[16] & (\Register_File|register~457_q )))

	.dataa(\Register_File|register~1211_combout ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~457_q ),
	.datad(\Register_File|register~489_q ),
	.cin(gnd),
	.combout(\Register_File|register~1212_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1212 .lut_mask = 16'hEA62;
defparam \Register_File|register~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneiv_lcell_comb \Register_File|register~1208 (
// Equation(s):
// \Register_File|register~1208_combout  = (ctrl0[15] & (ctrl0[16])) # (!ctrl0[15] & ((ctrl0[16] & (\Register_File|register~73_q )) # (!ctrl0[16] & ((\Register_File|register~9_q )))))

	.dataa(ctrl0[15]),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~73_q ),
	.datad(\Register_File|register~9_q ),
	.cin(gnd),
	.combout(\Register_File|register~1208_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1208 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
cycloneiv_lcell_comb \Register_File|register~1209 (
// Equation(s):
// \Register_File|register~1209_combout  = (\Register_File|register~1208_combout  & (((\Register_File|register~105_q )) # (!ctrl0[15]))) # (!\Register_File|register~1208_combout  & (ctrl0[15] & (\Register_File|register~41_q )))

	.dataa(\Register_File|register~1208_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~41_q ),
	.datad(\Register_File|register~105_q ),
	.cin(gnd),
	.combout(\Register_File|register~1209_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1209 .lut_mask = 16'hEA62;
defparam \Register_File|register~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneiv_lcell_comb \Register_File|register~1206 (
// Equation(s):
// \Register_File|register~1206_combout  = (ctrl0[16] & (((\Register_File|register~329_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~265_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~265_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~329_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1206_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1206 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneiv_lcell_comb \Register_File|register~1207 (
// Equation(s):
// \Register_File|register~1207_combout  = (ctrl0[15] & ((\Register_File|register~1206_combout  & (\Register_File|register~361_q )) # (!\Register_File|register~1206_combout  & ((\Register_File|register~297_q ))))) # (!ctrl0[15] & 
// (((\Register_File|register~1206_combout ))))

	.dataa(\Register_File|register~361_q ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~297_q ),
	.datad(\Register_File|register~1206_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1207_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1207 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneiv_lcell_comb \Register_File|register~1210 (
// Equation(s):
// \Register_File|register~1210_combout  = (ctrl0[18] & (((\Register_File|register~1207_combout ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~1209_combout  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1209_combout ),
	.datac(\Register_File|register~1207_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1210_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1210 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N28
cycloneiv_lcell_comb \Register_File|register~1204 (
// Equation(s):
// \Register_File|register~1204_combout  = (ctrl0[15] & (((\Register_File|register~169_q ) # (ctrl0[16])))) # (!ctrl0[15] & (\Register_File|register~137_q  & ((!ctrl0[16]))))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~137_q ),
	.datac(\Register_File|register~169_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1204_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1204 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1205 (
// Equation(s):
// \Register_File|register~1205_combout  = (\Register_File|register~1204_combout  & (((\Register_File|register~233_q ) # (!ctrl0[16])))) # (!\Register_File|register~1204_combout  & (\Register_File|register~201_q  & ((ctrl0[16]))))

	.dataa(\Register_File|register~201_q ),
	.datab(\Register_File|register~1204_combout ),
	.datac(\Register_File|register~233_q ),
	.datad(ctrl0[16]),
	.cin(gnd),
	.combout(\Register_File|register~1205_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1205 .lut_mask = 16'hE2CC;
defparam \Register_File|register~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneiv_lcell_comb \Register_File|register~1213 (
// Equation(s):
// \Register_File|register~1213_combout  = (\Register_File|register~1210_combout  & ((\Register_File|register~1212_combout ) # ((!ctrl0[17])))) # (!\Register_File|register~1210_combout  & (((\Register_File|register~1205_combout  & ctrl0[17]))))

	.dataa(\Register_File|register~1212_combout ),
	.datab(\Register_File|register~1210_combout ),
	.datac(\Register_File|register~1205_combout ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1213_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1213 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneiv_lcell_comb \Register_File|output_data_B~10 (
// Equation(s):
// \Register_File|output_data_B~10_combout  = (ctrl0[19] & ((\Register_File|register~1223_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1213_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1213_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1223_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1213_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~10 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \Register_File|output_data_B[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Register_File|output_data_B~10_combout ),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[9] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneiv_lcell_comb \fioB[9] (
// Equation(s):
// fioB[9] = LCELL(\Register_File|output_data_B [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_File|output_data_B [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(fioB[9]),
	.cout());
// synopsys translate_off
defparam \fioB[9] .lut_mask = 16'hF0F0;
defparam \fioB[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N26
cycloneiv_lcell_comb \dout[17] (
// Equation(s):
// dout[17] = LCELL(\Data_Memory|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(dout[17]),
	.cout());
// synopsys translate_off
defparam \dout[17] .lut_mask = 16'hFF00;
defparam \dout[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[17]~input (
	.i(Data_BUS_READ[17]),
	.ibar(gnd),
	.o(\Data_BUS_READ[17]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[17]~input .bus_hold = "false";
defparam \Data_BUS_READ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N8
cycloneiv_lcell_comb \dataOut_M3[17] (
// Equation(s):
// dataOut_M3[17] = LCELL((\CS_WB~combout  & (dout[17])) # (!\CS_WB~combout  & ((\Data_BUS_READ[17]~input_o ))))

	.dataa(gnd),
	.datab(dout[17]),
	.datac(\Data_BUS_READ[17]~input_o ),
	.datad(\CS_WB~combout ),
	.cin(gnd),
	.combout(dataOut_M3[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_M3[17] .lut_mask = 16'hCCF0;
defparam \dataOut_M3[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneiv_lcell_comb \dataOut_Mult[17] (
// Equation(s):
// dataOut_Mult[17] = LCELL(\MULTIPLICADOR|U0|acc_reg [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULTIPLICADOR|U0|acc_reg [17]),
	.cin(gnd),
	.combout(dataOut_Mult[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[17] .lut_mask = 16'hFF00;
defparam \dataOut_Mult[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneiv_lcell_comb \dataOut_D1[17] (
// Equation(s):
// dataOut_D1[17] = LCELL((ctrl1[4] & (dataOut_ALU[17])) # (!ctrl1[4] & ((dataOut_Mult[17]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[17]),
	.datad(dataOut_Mult[17]),
	.cin(gnd),
	.combout(dataOut_D1[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[17] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \D|output_data[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(dataOut_D1[17]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|output_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D|output_data[17] .is_wysiwyg = "true";
defparam \D|output_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneiv_lcell_comb \dataOut_D2[17] (
// Equation(s):
// dataOut_D2[17] = LCELL(\D|output_data [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D|output_data [17]),
	.cin(gnd),
	.combout(dataOut_D2[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_D2[17] .lut_mask = 16'hFF00;
defparam \dataOut_D2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneiv_lcell_comb \writeBack[17] (
// Equation(s):
// writeBack[17] = LCELL((ctrl3[2] & ((dataOut_D2[17]))) # (!ctrl3[2] & (dataOut_M3[17])))

	.dataa(gnd),
	.datab(dataOut_M3[17]),
	.datac(ctrl3[2]),
	.datad(dataOut_D2[17]),
	.cin(gnd),
	.combout(writeBack[17]),
	.cout());
// synopsys translate_off
defparam \writeBack[17] .lut_mask = 16'hFC0C;
defparam \writeBack[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N17
dffeas \Register_File|register~721 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(writeBack[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Register_File|register~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|register~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|register~721 .is_wysiwyg = "true";
defparam \Register_File|register~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N16
cycloneiv_lcell_comb \Register_File|register~1376 (
// Equation(s):
// \Register_File|register~1376_combout  = (ctrl0[18] & (ctrl0[17])) # (!ctrl0[18] & ((ctrl0[17] & (\Register_File|register~721_q )) # (!ctrl0[17] & ((\Register_File|register~593_q )))))

	.dataa(ctrl0[18]),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~721_q ),
	.datad(\Register_File|register~593_q ),
	.cin(gnd),
	.combout(\Register_File|register~1376_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1376 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y50_N4
cycloneiv_lcell_comb \Register_File|register~1377 (
// Equation(s):
// \Register_File|register~1377_combout  = (ctrl0[18] & ((\Register_File|register~1376_combout  & ((\Register_File|register~977_q ))) # (!\Register_File|register~1376_combout  & (\Register_File|register~849_q )))) # (!ctrl0[18] & 
// (\Register_File|register~1376_combout ))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~1376_combout ),
	.datac(\Register_File|register~849_q ),
	.datad(\Register_File|register~977_q ),
	.cin(gnd),
	.combout(\Register_File|register~1377_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1377 .lut_mask = 16'hEC64;
defparam \Register_File|register~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneiv_lcell_comb \Register_File|register~1378 (
// Equation(s):
// \Register_File|register~1378_combout  = (ctrl0[18] & (((ctrl0[17])))) # (!ctrl0[18] & ((ctrl0[17] & ((\Register_File|register~657_q ))) # (!ctrl0[17] & (\Register_File|register~529_q ))))

	.dataa(\Register_File|register~529_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~657_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1378_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1378 .lut_mask = 16'hFC22;
defparam \Register_File|register~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1379 (
// Equation(s):
// \Register_File|register~1379_combout  = (ctrl0[18] & ((\Register_File|register~1378_combout  & (\Register_File|register~913_q )) # (!\Register_File|register~1378_combout  & ((\Register_File|register~785_q ))))) # (!ctrl0[18] & 
// (((\Register_File|register~1378_combout ))))

	.dataa(\Register_File|register~913_q ),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~785_q ),
	.datad(\Register_File|register~1378_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1379_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1379 .lut_mask = 16'hBBC0;
defparam \Register_File|register~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N22
cycloneiv_lcell_comb \Register_File|register~1380 (
// Equation(s):
// \Register_File|register~1380_combout  = (ctrl0[16] & ((ctrl0[15]) # ((\Register_File|register~1377_combout )))) # (!ctrl0[16] & (!ctrl0[15] & ((\Register_File|register~1379_combout ))))

	.dataa(ctrl0[16]),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~1377_combout ),
	.datad(\Register_File|register~1379_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1380_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1380 .lut_mask = 16'hB9A8;
defparam \Register_File|register~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
cycloneiv_lcell_comb \Register_File|register~1381 (
// Equation(s):
// \Register_File|register~1381_combout  = (ctrl0[18] & (((\Register_File|register~881_q ) # (ctrl0[17])))) # (!ctrl0[18] & (\Register_File|register~625_q  & ((!ctrl0[17]))))

	.dataa(ctrl0[18]),
	.datab(\Register_File|register~625_q ),
	.datac(\Register_File|register~881_q ),
	.datad(ctrl0[17]),
	.cin(gnd),
	.combout(\Register_File|register~1381_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1381 .lut_mask = 16'hAAE4;
defparam \Register_File|register~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneiv_lcell_comb \Register_File|register~1382 (
// Equation(s):
// \Register_File|register~1382_combout  = (ctrl0[17] & ((\Register_File|register~1381_combout  & ((\Register_File|register~1009_q ))) # (!\Register_File|register~1381_combout  & (\Register_File|register~753_q )))) # (!ctrl0[17] & 
// (((\Register_File|register~1381_combout ))))

	.dataa(\Register_File|register~753_q ),
	.datab(\Register_File|register~1009_q ),
	.datac(ctrl0[17]),
	.datad(\Register_File|register~1381_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1382_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1382 .lut_mask = 16'hCFA0;
defparam \Register_File|register~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneiv_lcell_comb \Register_File|register~1374 (
// Equation(s):
// \Register_File|register~1374_combout  = (ctrl0[17] & (ctrl0[18])) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~817_q )) # (!ctrl0[18] & ((\Register_File|register~561_q )))))

	.dataa(ctrl0[17]),
	.datab(ctrl0[18]),
	.datac(\Register_File|register~817_q ),
	.datad(\Register_File|register~561_q ),
	.cin(gnd),
	.combout(\Register_File|register~1374_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1374 .lut_mask = 16'hD9C8;
defparam \Register_File|register~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneiv_lcell_comb \Register_File|register~1375 (
// Equation(s):
// \Register_File|register~1375_combout  = (\Register_File|register~1374_combout  & (((\Register_File|register~945_q )) # (!ctrl0[17]))) # (!\Register_File|register~1374_combout  & (ctrl0[17] & ((\Register_File|register~689_q ))))

	.dataa(\Register_File|register~1374_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~945_q ),
	.datad(\Register_File|register~689_q ),
	.cin(gnd),
	.combout(\Register_File|register~1375_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1375 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N8
cycloneiv_lcell_comb \Register_File|register~1383 (
// Equation(s):
// \Register_File|register~1383_combout  = (\Register_File|register~1380_combout  & (((\Register_File|register~1382_combout )) # (!ctrl0[15]))) # (!\Register_File|register~1380_combout  & (ctrl0[15] & ((\Register_File|register~1375_combout ))))

	.dataa(\Register_File|register~1380_combout ),
	.datab(ctrl0[15]),
	.datac(\Register_File|register~1382_combout ),
	.datad(\Register_File|register~1375_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1383_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1383 .lut_mask = 16'hE6A2;
defparam \Register_File|register~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
cycloneiv_lcell_comb \Register_File|register~1371 (
// Equation(s):
// \Register_File|register~1371_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~433_q ))) # (!ctrl0[15] & (\Register_File|register~401_q ))))

	.dataa(\Register_File|register~401_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~433_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1371_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1371 .lut_mask = 16'hFC22;
defparam \Register_File|register~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N14
cycloneiv_lcell_comb \Register_File|register~1372 (
// Equation(s):
// \Register_File|register~1372_combout  = (ctrl0[16] & ((\Register_File|register~1371_combout  & ((\Register_File|register~497_q ))) # (!\Register_File|register~1371_combout  & (\Register_File|register~465_q )))) # (!ctrl0[16] & 
// (\Register_File|register~1371_combout ))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~1371_combout ),
	.datac(\Register_File|register~465_q ),
	.datad(\Register_File|register~497_q ),
	.cin(gnd),
	.combout(\Register_File|register~1372_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1372 .lut_mask = 16'hEC64;
defparam \Register_File|register~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneiv_lcell_comb \Register_File|register~1366 (
// Equation(s):
// \Register_File|register~1366_combout  = (ctrl0[16] & (((\Register_File|register~337_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~273_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~273_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~337_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1366_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1366 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneiv_lcell_comb \Register_File|register~1367 (
// Equation(s):
// \Register_File|register~1367_combout  = (\Register_File|register~1366_combout  & ((\Register_File|register~369_q ) # ((!ctrl0[15])))) # (!\Register_File|register~1366_combout  & (((\Register_File|register~305_q  & ctrl0[15]))))

	.dataa(\Register_File|register~369_q ),
	.datab(\Register_File|register~1366_combout ),
	.datac(\Register_File|register~305_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1367_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1367 .lut_mask = 16'hB8CC;
defparam \Register_File|register~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneiv_lcell_comb \Register_File|register~1368 (
// Equation(s):
// \Register_File|register~1368_combout  = (ctrl0[16] & (((\Register_File|register~81_q ) # (ctrl0[15])))) # (!ctrl0[16] & (\Register_File|register~17_q  & ((!ctrl0[15]))))

	.dataa(\Register_File|register~17_q ),
	.datab(ctrl0[16]),
	.datac(\Register_File|register~81_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1368_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1368 .lut_mask = 16'hCCE2;
defparam \Register_File|register~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneiv_lcell_comb \Register_File|register~1369 (
// Equation(s):
// \Register_File|register~1369_combout  = (ctrl0[15] & ((\Register_File|register~1368_combout  & ((\Register_File|register~113_q ))) # (!\Register_File|register~1368_combout  & (\Register_File|register~49_q )))) # (!ctrl0[15] & 
// (\Register_File|register~1368_combout ))

	.dataa(ctrl0[15]),
	.datab(\Register_File|register~1368_combout ),
	.datac(\Register_File|register~49_q ),
	.datad(\Register_File|register~113_q ),
	.cin(gnd),
	.combout(\Register_File|register~1369_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1369 .lut_mask = 16'hEC64;
defparam \Register_File|register~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneiv_lcell_comb \Register_File|register~1370 (
// Equation(s):
// \Register_File|register~1370_combout  = (ctrl0[17] & (((ctrl0[18])))) # (!ctrl0[17] & ((ctrl0[18] & (\Register_File|register~1367_combout )) # (!ctrl0[18] & ((\Register_File|register~1369_combout )))))

	.dataa(ctrl0[17]),
	.datab(\Register_File|register~1367_combout ),
	.datac(\Register_File|register~1369_combout ),
	.datad(ctrl0[18]),
	.cin(gnd),
	.combout(\Register_File|register~1370_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1370 .lut_mask = 16'hEE50;
defparam \Register_File|register~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneiv_lcell_comb \Register_File|register~1364 (
// Equation(s):
// \Register_File|register~1364_combout  = (ctrl0[16] & (((ctrl0[15])))) # (!ctrl0[16] & ((ctrl0[15] & ((\Register_File|register~177_q ))) # (!ctrl0[15] & (\Register_File|register~145_q ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~145_q ),
	.datac(\Register_File|register~177_q ),
	.datad(ctrl0[15]),
	.cin(gnd),
	.combout(\Register_File|register~1364_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1364 .lut_mask = 16'hFA44;
defparam \Register_File|register~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneiv_lcell_comb \Register_File|register~1365 (
// Equation(s):
// \Register_File|register~1365_combout  = (ctrl0[16] & ((\Register_File|register~1364_combout  & ((\Register_File|register~241_q ))) # (!\Register_File|register~1364_combout  & (\Register_File|register~209_q )))) # (!ctrl0[16] & 
// (((\Register_File|register~1364_combout ))))

	.dataa(ctrl0[16]),
	.datab(\Register_File|register~209_q ),
	.datac(\Register_File|register~241_q ),
	.datad(\Register_File|register~1364_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1365_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1365 .lut_mask = 16'hF588;
defparam \Register_File|register~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneiv_lcell_comb \Register_File|register~1373 (
// Equation(s):
// \Register_File|register~1373_combout  = (ctrl0[17] & ((\Register_File|register~1370_combout  & (\Register_File|register~1372_combout )) # (!\Register_File|register~1370_combout  & ((\Register_File|register~1365_combout ))))) # (!ctrl0[17] & 
// (((\Register_File|register~1370_combout ))))

	.dataa(\Register_File|register~1372_combout ),
	.datab(ctrl0[17]),
	.datac(\Register_File|register~1370_combout ),
	.datad(\Register_File|register~1365_combout ),
	.cin(gnd),
	.combout(\Register_File|register~1373_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|register~1373 .lut_mask = 16'hBCB0;
defparam \Register_File|register~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N2
cycloneiv_lcell_comb \Register_File|output_data_B~18 (
// Equation(s):
// \Register_File|output_data_B~18_combout  = (ctrl0[19] & ((\Register_File|register~1383_combout ) # ((\Register_File|output_data_B~0_combout  & \Register_File|register~1373_combout )))) # (!ctrl0[19] & (((\Register_File|output_data_B~0_combout  & 
// \Register_File|register~1373_combout ))))

	.dataa(ctrl0[19]),
	.datab(\Register_File|register~1383_combout ),
	.datac(\Register_File|output_data_B~0_combout ),
	.datad(\Register_File|register~1373_combout ),
	.cin(gnd),
	.combout(\Register_File|output_data_B~18_combout ),
	.cout());
// synopsys translate_off
defparam \Register_File|output_data_B~18 .lut_mask = 16'hF888;
defparam \Register_File|output_data_B~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N3
dffeas \Register_File|output_data_B[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\Register_File|output_data_B~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Register_File|output_data_B [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Register_File|output_data_B[17] .is_wysiwyg = "true";
defparam \Register_File|output_data_B[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneiv_lcell_comb \fioB[17] (
// Equation(s):
// fioB[17] = LCELL(\Register_File|output_data_B [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Register_File|output_data_B [17]),
	.cin(gnd),
	.combout(fioB[17]),
	.cout());
// synopsys translate_off
defparam \fioB[17] .lut_mask = 16'hFF00;
defparam \fioB[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneiv_lcell_comb \dataOut_M1[17] (
// Equation(s):
// dataOut_M1[17] = LCELL((ctrl1[8] & ((dataOut_Imm[17]))) # (!ctrl1[8] & (fioB[17])))

	.dataa(gnd),
	.datab(ctrl1[8]),
	.datac(fioB[17]),
	.datad(dataOut_Imm[17]),
	.cin(gnd),
	.combout(dataOut_M1[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_M1[17] .lut_mask = 16'hFC30;
defparam \dataOut_M1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneiv_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = ctrl1[6] $ (dataOut_M1[17])

	.dataa(ctrl1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(dataOut_M1[17]),
	.cin(gnd),
	.combout(\ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h55AA;
defparam \ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneiv_lcell_comb \ALU|Add0~81 (
// Equation(s):
// \ALU|Add0~81_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[17]) # (dataOut_M1[17]))) # (!ctrl1[6] & (fioA[17] & dataOut_M1[17]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[17]),
	.datad(dataOut_M1[17]),
	.cin(gnd),
	.combout(\ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~81 .lut_mask = 16'hC880;
defparam \ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneiv_lcell_comb \dataOut_ALU[17] (
// Equation(s):
// dataOut_ALU[17] = LCELL((\ALU|Add0~81_combout ) # ((!ctrl1[7] & \ALU|Add0~60_combout )))

	.dataa(ctrl1[7]),
	.datab(gnd),
	.datac(\ALU|Add0~60_combout ),
	.datad(\ALU|Add0~81_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[17]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[17] .lut_mask = 16'hFF50;
defparam \dataOut_ALU[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneiv_lcell_comb \ALU|Equal0~4 (
// Equation(s):
// \ALU|Equal0~4_combout  = (!dataOut_ALU[17] & (!dataOut_ALU[15] & (!dataOut_ALU[18] & !dataOut_ALU[16])))

	.dataa(dataOut_ALU[17]),
	.datab(dataOut_ALU[15]),
	.datac(dataOut_ALU[18]),
	.datad(dataOut_ALU[16]),
	.cin(gnd),
	.combout(\ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~4 .lut_mask = 16'h0001;
defparam \ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneiv_lcell_comb \ALU|Equal0~3 (
// Equation(s):
// \ALU|Equal0~3_combout  = (!dataOut_ALU[21] & (!dataOut_ALU[22] & (!dataOut_ALU[19] & !dataOut_ALU[20])))

	.dataa(dataOut_ALU[21]),
	.datab(dataOut_ALU[22]),
	.datac(dataOut_ALU[19]),
	.datad(dataOut_ALU[20]),
	.cin(gnd),
	.combout(\ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneiv_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\ALU|Add0~156_combout  & (!dataOut_ALU[28] & ((ctrl1[7]) # (!\ALU|Add0~147_combout ))))

	.dataa(\ALU|Add0~156_combout ),
	.datab(ctrl1[7]),
	.datac(\ALU|Add0~147_combout ),
	.datad(dataOut_ALU[28]),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h0045;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneiv_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (!dataOut_ALU[25] & (!dataOut_ALU[23] & (!dataOut_ALU[24] & !dataOut_ALU[26])))

	.dataa(dataOut_ALU[25]),
	.datab(dataOut_ALU[23]),
	.datac(dataOut_ALU[24]),
	.datad(dataOut_ALU[26]),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneiv_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (\ALU|Equal0~0_combout  & (!dataOut_ALU[30] & (\ALU|Equal0~1_combout  & !dataOut_ALU[31])))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(dataOut_ALU[30]),
	.datac(\ALU|Equal0~1_combout ),
	.datad(dataOut_ALU[31]),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h0020;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneiv_lcell_comb \ALU|Equal0~8 (
// Equation(s):
// \ALU|Equal0~8_combout  = (!dataOut_ALU[1] & (!dataOut_ALU[0] & (!dataOut_ALU[2] & !dataOut_ALU[3])))

	.dataa(dataOut_ALU[1]),
	.datab(dataOut_ALU[0]),
	.datac(dataOut_ALU[2]),
	.datad(dataOut_ALU[3]),
	.cin(gnd),
	.combout(\ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~8 .lut_mask = 16'h0001;
defparam \ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneiv_lcell_comb \ALU|Equal0~6 (
// Equation(s):
// \ALU|Equal0~6_combout  = (!dataOut_ALU[7] & (!dataOut_ALU[11] & (!dataOut_ALU[9] & !dataOut_ALU[10])))

	.dataa(dataOut_ALU[7]),
	.datab(dataOut_ALU[11]),
	.datac(dataOut_ALU[9]),
	.datad(dataOut_ALU[10]),
	.cin(gnd),
	.combout(\ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~6 .lut_mask = 16'h0001;
defparam \ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneiv_lcell_comb \ALU|Equal0~7 (
// Equation(s):
// \ALU|Equal0~7_combout  = (!dataOut_ALU[4] & (!dataOut_ALU[5] & (!dataOut_ALU[6] & !dataOut_ALU[8])))

	.dataa(dataOut_ALU[4]),
	.datab(dataOut_ALU[5]),
	.datac(dataOut_ALU[6]),
	.datad(dataOut_ALU[8]),
	.cin(gnd),
	.combout(\ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~7 .lut_mask = 16'h0001;
defparam \ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneiv_lcell_comb \ALU|Add0~89 (
// Equation(s):
// \ALU|Add0~89_combout  = (ctrl1[7] & ((ctrl1[6] & ((fioA[13]) # (dataOut_M1[13]))) # (!ctrl1[6] & (fioA[13] & dataOut_M1[13]))))

	.dataa(ctrl1[6]),
	.datab(ctrl1[7]),
	.datac(fioA[13]),
	.datad(dataOut_M1[13]),
	.cin(gnd),
	.combout(\ALU|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~89 .lut_mask = 16'hC880;
defparam \ALU|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneiv_lcell_comb \dataOut_ALU[13] (
// Equation(s):
// dataOut_ALU[13] = LCELL((\ALU|Add0~89_combout ) # ((\ALU|Add0~52_combout  & !ctrl1[7])))

	.dataa(gnd),
	.datab(\ALU|Add0~52_combout ),
	.datac(ctrl1[7]),
	.datad(\ALU|Add0~89_combout ),
	.cin(gnd),
	.combout(dataOut_ALU[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_ALU[13] .lut_mask = 16'hFF0C;
defparam \dataOut_ALU[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneiv_lcell_comb \ALU|Equal0~5 (
// Equation(s):
// \ALU|Equal0~5_combout  = (!dataOut_ALU[13] & (!dataOut_ALU[27] & (!dataOut_ALU[12] & !dataOut_ALU[14])))

	.dataa(dataOut_ALU[13]),
	.datab(dataOut_ALU[27]),
	.datac(dataOut_ALU[12]),
	.datad(dataOut_ALU[14]),
	.cin(gnd),
	.combout(\ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneiv_lcell_comb \ALU|Equal0~9 (
// Equation(s):
// \ALU|Equal0~9_combout  = (\ALU|Equal0~8_combout  & (\ALU|Equal0~6_combout  & (\ALU|Equal0~7_combout  & \ALU|Equal0~5_combout )))

	.dataa(\ALU|Equal0~8_combout ),
	.datab(\ALU|Equal0~6_combout ),
	.datac(\ALU|Equal0~7_combout ),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~9 .lut_mask = 16'h8000;
defparam \ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneiv_lcell_comb zeroFlag(
// Equation(s):
// \zeroFlag~combout  = LCELL((\ALU|Equal0~4_combout  & (\ALU|Equal0~3_combout  & (\ALU|Equal0~2_combout  & \ALU|Equal0~9_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal0~9_combout ),
	.cin(gnd),
	.combout(\zeroFlag~combout ),
	.cout());
// synopsys translate_off
defparam zeroFlag.lut_mask = 16'h8000;
defparam zeroFlag.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneiv_lcell_comb \PC|Add3~86 (
// Equation(s):
// \PC|Add3~86_combout  = (\zeroFlag~combout  & (((\PC|Add3~0_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (\PC|Add2~0_combout )) # (!ctrl1[1] & ((\PC|Add3~0_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(\PC|Add2~0_combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~0_combout ),
	.cin(gnd),
	.combout(\PC|Add3~86_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~86 .lut_mask = 16'hEF40;
defparam \PC|Add3~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneiv_lcell_comb \PC|address[2]~feeder (
// Equation(s):
// \PC|address[2]~feeder_combout  = \PC|Add3~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|Add3~86_combout ),
	.cin(gnd),
	.combout(\PC|address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|address[2]~feeder .lut_mask = 16'hFF00;
defparam \PC|address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \PC|address[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[2]~feeder_combout ),
	.asdata(dataOut_Extend[2]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[2] .is_wysiwyg = "true";
defparam \PC|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneiv_lcell_comb \dataOut_PC[2] (
// Equation(s):
// dataOut_PC[2] = LCELL(\PC|address [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[2]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[2] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneiv_lcell_comb \addressCorrection_mem1[0] (
// Equation(s):
// addressCorrection_mem1[0] = LCELL((!\addrDecoding_Prog|LessThan0~5_combout  & (dataOut_PC[2] & \addrDecoding_Prog|iAddressInst[5]~1_combout )))

	.dataa(gnd),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(dataOut_PC[2]),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(addressCorrection_mem1[0]),
	.cout());
// synopsys translate_off
defparam \addressCorrection_mem1[0] .lut_mask = 16'h3000;
defparam \addressCorrection_mem1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N22
cycloneiv_lcell_comb \dataOut_Inst_M[11] (
// Equation(s):
// dataOut_Inst_M[11] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(dataOut_Inst_M[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[11] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N10
cycloneiv_lcell_comb \tempOut[11] (
// Equation(s):
// tempOut[11] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[11]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[11]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[11]~input_o )))))

	.dataa(\Prog_BUS_READ[11]~input_o ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(dataOut_Inst_M[11]),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(tempOut[11]),
	.cout());
// synopsys translate_off
defparam \tempOut[11] .lut_mask = 16'hB8AA;
defparam \tempOut[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N14
cycloneiv_lcell_comb \dataOut_Extend[11] (
// Equation(s):
// dataOut_Extend[11] = LCELL(tempOut[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tempOut[11]),
	.cin(gnd),
	.combout(dataOut_Extend[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_Extend[11] .lut_mask = 16'hFF00;
defparam \dataOut_Extend[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneiv_lcell_comb \PC|Add3~70 (
// Equation(s):
// \PC|Add3~70_combout  = (\zeroFlag~combout  & (((!\PC|Add3~18_combout )))) # (!\zeroFlag~combout  & ((ctrl1[1] & (!\PC|Add2~18_combout )) # (!ctrl1[1] & ((!\PC|Add3~18_combout )))))

	.dataa(\zeroFlag~combout ),
	.datab(\PC|Add2~18_combout ),
	.datac(ctrl1[1]),
	.datad(\PC|Add3~18_combout ),
	.cin(gnd),
	.combout(\PC|Add3~70_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add3~70 .lut_mask = 16'h10BF;
defparam \PC|Add3~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \PC|address[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\PC|address[11]~36_combout ),
	.asdata(\PC|Add3~70_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrl0[0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|address[11] .is_wysiwyg = "true";
defparam \PC|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneiv_lcell_comb \dataOut_PC[11] (
// Equation(s):
// dataOut_PC[11] = LCELL(!\PC|address [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[11]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[11] .lut_mask = 16'h0F0F;
defparam \dataOut_PC[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan1~1 (
// Equation(s):
// \addrDecoding_Prog|LessThan1~1_combout  = (dataOut_PC[11] & dataOut_PC[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(dataOut_PC[11]),
	.datad(dataOut_PC[12]),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan1~1 .lut_mask = 16'hF000;
defparam \addrDecoding_Prog|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneiv_lcell_comb \addrDecoding_Prog|LessThan0~5 (
// Equation(s):
// \addrDecoding_Prog|LessThan0~5_combout  = (\addrDecoding_Prog|LessThan0~4_combout  & (((!dataOut_PC[10] & \addrDecoding_Prog|LessThan1~0_combout )) # (!\addrDecoding_Prog|LessThan1~1_combout )))

	.dataa(\addrDecoding_Prog|LessThan1~1_combout ),
	.datab(dataOut_PC[10]),
	.datac(\addrDecoding_Prog|LessThan0~4_combout ),
	.datad(\addrDecoding_Prog|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\addrDecoding_Prog|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|LessThan0~5 .lut_mask = 16'h7050;
defparam \addrDecoding_Prog|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N18
cycloneiv_lcell_comb \dataOut_Inst_M[0] (
// Equation(s):
// dataOut_Inst_M[0] = LCELL(\Intruction_Memory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Intruction_Memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(dataOut_Inst_M[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_Inst_M[0] .lut_mask = 16'hFF00;
defparam \dataOut_Inst_M[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N0
cycloneiv_lcell_comb \tempOut[0] (
// Equation(s):
// tempOut[0] = LCELL((\addrDecoding_Prog|LessThan0~5_combout  & (\Prog_BUS_READ[0]~input_o )) # (!\addrDecoding_Prog|LessThan0~5_combout  & ((\addrDecoding_Prog|iAddressInst[5]~1_combout  & ((dataOut_Inst_M[0]))) # 
// (!\addrDecoding_Prog|iAddressInst[5]~1_combout  & (\Prog_BUS_READ[0]~input_o )))))

	.dataa(\Prog_BUS_READ[0]~input_o ),
	.datab(\addrDecoding_Prog|LessThan0~5_combout ),
	.datac(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.datad(dataOut_Inst_M[0]),
	.cin(gnd),
	.combout(tempOut[0]),
	.cout());
// synopsys translate_off
defparam \tempOut[0] .lut_mask = 16'hBA8A;
defparam \tempOut[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneiv_lcell_comb \Control|mux2_ALU~0 (
// Equation(s):
// \Control|mux2_ALU~0_combout  = (!tempOut[0] & !tempOut[2])

	.dataa(tempOut[0]),
	.datab(gnd),
	.datac(tempOut[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|mux2_ALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|mux2_ALU~0 .lut_mask = 16'h0505;
defparam \Control|mux2_ALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneiv_lcell_comb \ctrl0[4] (
// Equation(s):
// ctrl0[4] = LCELL((\Control|WideOr12~3_combout ) # ((ctrl0[0]) # ((\Control|mux2_ALU~0_combout  & \Control|mux2_ALU~1_combout ))))

	.dataa(\Control|mux2_ALU~0_combout ),
	.datab(\Control|WideOr12~3_combout ),
	.datac(ctrl0[0]),
	.datad(\Control|mux2_ALU~1_combout ),
	.cin(gnd),
	.combout(ctrl0[4]),
	.cout());
// synopsys translate_off
defparam \ctrl0[4] .lut_mask = 16'hFEFC;
defparam \ctrl0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \CTRL1|output_data[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(ctrl0[4]),
	.asdata(vcc),
	.clrn(!\reset_control~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CTRL1|output_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CTRL1|output_data[4] .is_wysiwyg = "true";
defparam \CTRL1|output_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneiv_lcell_comb \ctrl1[4] (
// Equation(s):
// ctrl1[4] = LCELL(\CTRL1|output_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CTRL1|output_data [4]),
	.cin(gnd),
	.combout(ctrl1[4]),
	.cout());
// synopsys translate_off
defparam \ctrl1[4] .lut_mask = 16'hFF00;
defparam \ctrl1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N24
cycloneiv_lcell_comb \dataOut_Mult[13] (
// Equation(s):
// dataOut_Mult[13] = LCELL(\MULTIPLICADOR|U0|acc_reg [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULTIPLICADOR|U0|acc_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_Mult[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_Mult[13] .lut_mask = 16'hF0F0;
defparam \dataOut_Mult[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N28
cycloneiv_lcell_comb \dataOut_D1[13] (
// Equation(s):
// dataOut_D1[13] = LCELL((ctrl1[4] & (dataOut_ALU[13])) # (!ctrl1[4] & ((dataOut_Mult[13]))))

	.dataa(gnd),
	.datab(ctrl1[4]),
	.datac(dataOut_ALU[13]),
	.datad(dataOut_Mult[13]),
	.cin(gnd),
	.combout(dataOut_D1[13]),
	.cout());
// synopsys translate_off
defparam \dataOut_D1[13] .lut_mask = 16'hF3C0;
defparam \dataOut_D1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~1 (
// Equation(s):
// \ADDR_Decoding|LessThan0~1_combout  = (!dataOut_D1[15] & (!dataOut_D1[16] & (!dataOut_D1[17] & !dataOut_D1[18])))

	.dataa(dataOut_D1[15]),
	.datab(dataOut_D1[16]),
	.datac(dataOut_D1[17]),
	.datad(dataOut_D1[18]),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~1 .lut_mask = 16'h0001;
defparam \ADDR_Decoding|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneiv_lcell_comb \ADDR_Decoding|LessThan0~2 (
// Equation(s):
// \ADDR_Decoding|LessThan0~2_combout  = (!dataOut_D1[13] & (!dataOut_D1[14] & \ADDR_Decoding|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(dataOut_D1[13]),
	.datac(dataOut_D1[14]),
	.datad(\ADDR_Decoding|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|LessThan0~2 .lut_mask = 16'h0300;
defparam \ADDR_Decoding|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneiv_lcell_comb \ADDR_Decoding|CS~0 (
// Equation(s):
// \ADDR_Decoding|CS~0_combout  = (dataOut_D1[27]) # (((!\ADDR_Decoding|iAddress[2]~0_combout ) # (!\ADDR_Decoding|LessThan0~0_combout )) # (!\ADDR_Decoding|LessThan0~6_combout ))

	.dataa(dataOut_D1[27]),
	.datab(\ADDR_Decoding|LessThan0~6_combout ),
	.datac(\ADDR_Decoding|LessThan0~0_combout ),
	.datad(\ADDR_Decoding|iAddress[2]~0_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|CS~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|CS~0 .lut_mask = 16'hBFFF;
defparam \ADDR_Decoding|CS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneiv_lcell_comb \ADDR_Decoding|CS~1 (
// Equation(s):
// \ADDR_Decoding|CS~1_combout  = ((\ADDR_Decoding|LessThan1~1_combout ) # ((\ADDR_Decoding|CS~0_combout ) # (\ADDR_Decoding|LessThan0~9_combout ))) # (!\ADDR_Decoding|LessThan0~2_combout )

	.dataa(\ADDR_Decoding|LessThan0~2_combout ),
	.datab(\ADDR_Decoding|LessThan1~1_combout ),
	.datac(\ADDR_Decoding|CS~0_combout ),
	.datad(\ADDR_Decoding|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\ADDR_Decoding|CS~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_Decoding|CS~1 .lut_mask = 16'hFFFD;
defparam \ADDR_Decoding|CS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneiv_lcell_comb \addrDecoding_Prog|CS_P~0 (
// Equation(s):
// \addrDecoding_Prog|CS_P~0_combout  = (\addrDecoding_Prog|LessThan0~5_combout ) # (!\addrDecoding_Prog|iAddressInst[5]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addrDecoding_Prog|LessThan0~5_combout ),
	.datad(\addrDecoding_Prog|iAddressInst[5]~1_combout ),
	.cin(gnd),
	.combout(\addrDecoding_Prog|CS_P~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrDecoding_Prog|CS_P~0 .lut_mask = 16'hF0FF;
defparam \addrDecoding_Prog|CS_P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneiv_lcell_comb \dataOut_PC[0] (
// Equation(s):
// dataOut_PC[0] = LCELL(\PC|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|address [0]),
	.cin(gnd),
	.combout(dataOut_PC[0]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[0] .lut_mask = 16'hFF00;
defparam \dataOut_PC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneiv_lcell_comb \dataOut_PC[1] (
// Equation(s):
// dataOut_PC[1] = LCELL(\PC|address [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(dataOut_PC[1]),
	.cout());
// synopsys translate_off
defparam \dataOut_PC[1] .lut_mask = 16'hF0F0;
defparam \dataOut_PC[1] .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
