vhdl work "ECE414_Project_Files_2019/UART_TX_CTRL.vhd"
verilog work "ECE414_Project_Files_2019/read_from_ram.v"
verilog work "DataPath.v"
verilog work "ControlUnit.v"
verilog work "ipcore_dir/ip_rom_input_code.v"
verilog work "ipcore_dir/ip_ram_output_code.v"
verilog work "ECE414_Project_Files_2019/read_ram_and_uart.v"
verilog work "CPU.v"
verilog work "ECE414_Project_Files_2019/top_level.v"
