Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pingwin/VIVADO/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c398fed5609043c5946621f2adc4d4ad --debug typical --relax --mt 8 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_binarisation_behav xil_defaultlib.tb_binarisation xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port de_in [/home/pingwin/Dokumenty/Verilog/binarisation/binarisation.srcs/sources_1/new/tb_binarisation.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.binarisation
Compiling module xil_defaultlib.tb_binarisation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_binarisation_behav
