;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -33
	SUB #0, -33
	ADD -2, <-20
	ADD 210, 60
	JMZ @270, @1
	JMZ @270, @1
	SUB @10, 0
	SUB 1, 200
	JMZ 100, 9
	ADD 18, 7
	SUB -7, <-124
	SUB @121, 103
	ADD <100, 10
	SUB @0, @2
	SUB @121, 103
	JMZ <-727, 140
	JMZ <-727, 140
	JMP -7, @-20
	SUB @10, 0
	SUB @0, @2
	SUB #12, @200
	SUB #0, -33
	ADD #12, @200
	SUB -207, <-120
	CMP 210, 60
	SUB 0, @20
	CMP @-127, 100
	ADD 210, 60
	SPL <127, 106
	SUB @121, 103
	MOV -7, <-20
	ADD #-30, 9
	DAT #8, #2
	SLT 20, @12
	ADD 100, 0
	JMN <-127, 100
	JMP -1, @-20
	SPL @800, @94
	SUB @127, 106
	ADD #270, <1
	SUB @121, 103
	CMP #0, -33
	SUB @808, <99
	CMP -207, <-120
	SPL 0, <753
	CMP -207, <-120
